 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 10
Design : CarryLookaheadAdder
Version: U-2022.12-SP7
Date   : Tue Dec 12 19:42:27 2023
****************************************

Operating Conditions: TYPICAL   Library: saed90nm_typ_ht
Wire Load Model Mode: enclosed

  Startpoint: B[0] (input port clocked by vsysclk)
  Endpoint: Sum[31] (output port clocked by vsysclk)
  Path Group: vsysclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CarryLookaheadAdder
                     8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vsysclk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  B[0] (in)                                0.00       1.00 r
  U65/Q (XOR2X1)                           0.22       1.22 f
  U64/Q (AO22X1)                           0.18       1.40 f
  U63/Q (AO22X1)                           0.18       1.59 f
  U62/Q (AO22X1)                           0.18       1.77 f
  U61/Q (AO22X1)                           0.18       1.95 f
  U60/Q (AO22X1)                           0.18       2.14 f
  U59/Q (AO22X1)                           0.18       2.32 f
  U58/Q (AO22X1)                           0.18       2.51 f
  U57/Q (AO22X1)                           0.18       2.69 f
  U56/Q (AO22X1)                           0.18       2.87 f
  U55/Q (AO22X1)                           0.18       3.06 f
  U54/Q (AO22X1)                           0.18       3.24 f
  U53/Q (AO22X1)                           0.18       3.42 f
  U52/Q (AO22X1)                           0.18       3.61 f
  U51/Q (AO22X1)                           0.18       3.79 f
  U50/Q (AO22X1)                           0.18       3.98 f
  U49/Q (AO22X1)                           0.18       4.16 f
  U48/Q (AO22X1)                           0.18       4.34 f
  U47/Q (AO22X1)                           0.18       4.53 f
  U46/Q (AO22X1)                           0.18       4.71 f
  U45/Q (AO22X1)                           0.18       4.89 f
  U44/Q (AO22X1)                           0.18       5.08 f
  U43/Q (AO22X1)                           0.18       5.26 f
  U42/Q (AO22X1)                           0.18       5.45 f
  U41/Q (AO22X1)                           0.18       5.63 f
  U40/Q (AO22X1)                           0.18       5.81 f
  U39/Q (AO22X1)                           0.18       6.00 f
  U38/Q (AO22X1)                           0.18       6.18 f
  U37/Q (AO22X1)                           0.18       6.36 f
  U36/Q (AO22X1)                           0.18       6.55 f
  U35/Q (AO22X1)                           0.18       6.73 f
  U34/Q (AO22X1)                           0.18       6.92 f
  U8/Q (XOR2X1)                            0.24       7.16 f
  Sum[31] (out)                            0.22       7.38 f
  data arrival time                                   7.38

  clock vsysclk (rise edge)               20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.50      19.50
  data required time                                 19.50
  -----------------------------------------------------------
  data required time                                 19.50
  data arrival time                                  -7.38
  -----------------------------------------------------------
  slack (MET)                                        12.12


  Startpoint: B[0] (input port clocked by vsysclk)
  Endpoint: Cout (output port clocked by vsysclk)
  Path Group: vsysclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CarryLookaheadAdder
                     8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vsysclk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  B[0] (in)                                0.00       1.00 r
  U65/Q (XOR2X1)                           0.22       1.22 f
  U64/Q (AO22X1)                           0.18       1.40 f
  U63/Q (AO22X1)                           0.18       1.59 f
  U62/Q (AO22X1)                           0.18       1.77 f
  U61/Q (AO22X1)                           0.18       1.95 f
  U60/Q (AO22X1)                           0.18       2.14 f
  U59/Q (AO22X1)                           0.18       2.32 f
  U58/Q (AO22X1)                           0.18       2.51 f
  U57/Q (AO22X1)                           0.18       2.69 f
  U56/Q (AO22X1)                           0.18       2.87 f
  U55/Q (AO22X1)                           0.18       3.06 f
  U54/Q (AO22X1)                           0.18       3.24 f
  U53/Q (AO22X1)                           0.18       3.42 f
  U52/Q (AO22X1)                           0.18       3.61 f
  U51/Q (AO22X1)                           0.18       3.79 f
  U50/Q (AO22X1)                           0.18       3.98 f
  U49/Q (AO22X1)                           0.18       4.16 f
  U48/Q (AO22X1)                           0.18       4.34 f
  U47/Q (AO22X1)                           0.18       4.53 f
  U46/Q (AO22X1)                           0.18       4.71 f
  U45/Q (AO22X1)                           0.18       4.89 f
  U44/Q (AO22X1)                           0.18       5.08 f
  U43/Q (AO22X1)                           0.18       5.26 f
  U42/Q (AO22X1)                           0.18       5.45 f
  U41/Q (AO22X1)                           0.18       5.63 f
  U40/Q (AO22X1)                           0.18       5.81 f
  U39/Q (AO22X1)                           0.18       6.00 f
  U38/Q (AO22X1)                           0.18       6.18 f
  U37/Q (AO22X1)                           0.18       6.36 f
  U36/Q (AO22X1)                           0.18       6.55 f
  U35/Q (AO22X1)                           0.18       6.73 f
  U34/Q (AO22X1)                           0.18       6.92 f
  U33/Q (AO22X1)                           0.20       7.11 f
  Cout (out)                               0.22       7.33 f
  data arrival time                                   7.33

  clock vsysclk (rise edge)               20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.50      19.50
  data required time                                 19.50
  -----------------------------------------------------------
  data required time                                 19.50
  data arrival time                                  -7.33
  -----------------------------------------------------------
  slack (MET)                                        12.17


  Startpoint: B[0] (input port clocked by vsysclk)
  Endpoint: Sum[30] (output port clocked by vsysclk)
  Path Group: vsysclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CarryLookaheadAdder
                     8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vsysclk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  B[0] (in)                                0.00       1.00 r
  U65/Q (XOR2X1)                           0.22       1.22 f
  U64/Q (AO22X1)                           0.18       1.40 f
  U63/Q (AO22X1)                           0.18       1.59 f
  U62/Q (AO22X1)                           0.18       1.77 f
  U61/Q (AO22X1)                           0.18       1.95 f
  U60/Q (AO22X1)                           0.18       2.14 f
  U59/Q (AO22X1)                           0.18       2.32 f
  U58/Q (AO22X1)                           0.18       2.51 f
  U57/Q (AO22X1)                           0.18       2.69 f
  U56/Q (AO22X1)                           0.18       2.87 f
  U55/Q (AO22X1)                           0.18       3.06 f
  U54/Q (AO22X1)                           0.18       3.24 f
  U53/Q (AO22X1)                           0.18       3.42 f
  U52/Q (AO22X1)                           0.18       3.61 f
  U51/Q (AO22X1)                           0.18       3.79 f
  U50/Q (AO22X1)                           0.18       3.98 f
  U49/Q (AO22X1)                           0.18       4.16 f
  U48/Q (AO22X1)                           0.18       4.34 f
  U47/Q (AO22X1)                           0.18       4.53 f
  U46/Q (AO22X1)                           0.18       4.71 f
  U45/Q (AO22X1)                           0.18       4.89 f
  U44/Q (AO22X1)                           0.18       5.08 f
  U43/Q (AO22X1)                           0.18       5.26 f
  U42/Q (AO22X1)                           0.18       5.45 f
  U41/Q (AO22X1)                           0.18       5.63 f
  U40/Q (AO22X1)                           0.18       5.81 f
  U39/Q (AO22X1)                           0.18       6.00 f
  U38/Q (AO22X1)                           0.18       6.18 f
  U37/Q (AO22X1)                           0.18       6.36 f
  U36/Q (AO22X1)                           0.18       6.55 f
  U35/Q (AO22X1)                           0.18       6.73 f
  U9/Q (XOR2X1)                            0.24       6.97 f
  Sum[30] (out)                            0.22       7.19 f
  data arrival time                                   7.19

  clock vsysclk (rise edge)               20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.50      19.50
  data required time                                 19.50
  -----------------------------------------------------------
  data required time                                 19.50
  data arrival time                                  -7.19
  -----------------------------------------------------------
  slack (MET)                                        12.31


  Startpoint: B[0] (input port clocked by vsysclk)
  Endpoint: Sum[29] (output port clocked by vsysclk)
  Path Group: vsysclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CarryLookaheadAdder
                     8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vsysclk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  B[0] (in)                                0.00       1.00 r
  U65/Q (XOR2X1)                           0.22       1.22 f
  U64/Q (AO22X1)                           0.18       1.40 f
  U63/Q (AO22X1)                           0.18       1.59 f
  U62/Q (AO22X1)                           0.18       1.77 f
  U61/Q (AO22X1)                           0.18       1.95 f
  U60/Q (AO22X1)                           0.18       2.14 f
  U59/Q (AO22X1)                           0.18       2.32 f
  U58/Q (AO22X1)                           0.18       2.51 f
  U57/Q (AO22X1)                           0.18       2.69 f
  U56/Q (AO22X1)                           0.18       2.87 f
  U55/Q (AO22X1)                           0.18       3.06 f
  U54/Q (AO22X1)                           0.18       3.24 f
  U53/Q (AO22X1)                           0.18       3.42 f
  U52/Q (AO22X1)                           0.18       3.61 f
  U51/Q (AO22X1)                           0.18       3.79 f
  U50/Q (AO22X1)                           0.18       3.98 f
  U49/Q (AO22X1)                           0.18       4.16 f
  U48/Q (AO22X1)                           0.18       4.34 f
  U47/Q (AO22X1)                           0.18       4.53 f
  U46/Q (AO22X1)                           0.18       4.71 f
  U45/Q (AO22X1)                           0.18       4.89 f
  U44/Q (AO22X1)                           0.18       5.08 f
  U43/Q (AO22X1)                           0.18       5.26 f
  U42/Q (AO22X1)                           0.18       5.45 f
  U41/Q (AO22X1)                           0.18       5.63 f
  U40/Q (AO22X1)                           0.18       5.81 f
  U39/Q (AO22X1)                           0.18       6.00 f
  U38/Q (AO22X1)                           0.18       6.18 f
  U37/Q (AO22X1)                           0.18       6.36 f
  U36/Q (AO22X1)                           0.18       6.55 f
  U11/Q (XOR2X1)                           0.24       6.79 f
  Sum[29] (out)                            0.22       7.01 f
  data arrival time                                   7.01

  clock vsysclk (rise edge)               20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.50      19.50
  data required time                                 19.50
  -----------------------------------------------------------
  data required time                                 19.50
  data arrival time                                  -7.01
  -----------------------------------------------------------
  slack (MET)                                        12.49


  Startpoint: B[0] (input port clocked by vsysclk)
  Endpoint: Sum[28] (output port clocked by vsysclk)
  Path Group: vsysclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CarryLookaheadAdder
                     8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vsysclk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  B[0] (in)                                0.00       1.00 r
  U65/Q (XOR2X1)                           0.22       1.22 f
  U64/Q (AO22X1)                           0.18       1.40 f
  U63/Q (AO22X1)                           0.18       1.59 f
  U62/Q (AO22X1)                           0.18       1.77 f
  U61/Q (AO22X1)                           0.18       1.95 f
  U60/Q (AO22X1)                           0.18       2.14 f
  U59/Q (AO22X1)                           0.18       2.32 f
  U58/Q (AO22X1)                           0.18       2.51 f
  U57/Q (AO22X1)                           0.18       2.69 f
  U56/Q (AO22X1)                           0.18       2.87 f
  U55/Q (AO22X1)                           0.18       3.06 f
  U54/Q (AO22X1)                           0.18       3.24 f
  U53/Q (AO22X1)                           0.18       3.42 f
  U52/Q (AO22X1)                           0.18       3.61 f
  U51/Q (AO22X1)                           0.18       3.79 f
  U50/Q (AO22X1)                           0.18       3.98 f
  U49/Q (AO22X1)                           0.18       4.16 f
  U48/Q (AO22X1)                           0.18       4.34 f
  U47/Q (AO22X1)                           0.18       4.53 f
  U46/Q (AO22X1)                           0.18       4.71 f
  U45/Q (AO22X1)                           0.18       4.89 f
  U44/Q (AO22X1)                           0.18       5.08 f
  U43/Q (AO22X1)                           0.18       5.26 f
  U42/Q (AO22X1)                           0.18       5.45 f
  U41/Q (AO22X1)                           0.18       5.63 f
  U40/Q (AO22X1)                           0.18       5.81 f
  U39/Q (AO22X1)                           0.18       6.00 f
  U38/Q (AO22X1)                           0.18       6.18 f
  U37/Q (AO22X1)                           0.18       6.36 f
  U12/Q (XOR2X1)                           0.24       6.60 f
  Sum[28] (out)                            0.22       6.82 f
  data arrival time                                   6.82

  clock vsysclk (rise edge)               20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.50      19.50
  data required time                                 19.50
  -----------------------------------------------------------
  data required time                                 19.50
  data arrival time                                  -6.82
  -----------------------------------------------------------
  slack (MET)                                        12.68


  Startpoint: B[0] (input port clocked by vsysclk)
  Endpoint: Sum[27] (output port clocked by vsysclk)
  Path Group: vsysclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CarryLookaheadAdder
                     8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vsysclk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  B[0] (in)                                0.00       1.00 r
  U65/Q (XOR2X1)                           0.22       1.22 f
  U64/Q (AO22X1)                           0.18       1.40 f
  U63/Q (AO22X1)                           0.18       1.59 f
  U62/Q (AO22X1)                           0.18       1.77 f
  U61/Q (AO22X1)                           0.18       1.95 f
  U60/Q (AO22X1)                           0.18       2.14 f
  U59/Q (AO22X1)                           0.18       2.32 f
  U58/Q (AO22X1)                           0.18       2.51 f
  U57/Q (AO22X1)                           0.18       2.69 f
  U56/Q (AO22X1)                           0.18       2.87 f
  U55/Q (AO22X1)                           0.18       3.06 f
  U54/Q (AO22X1)                           0.18       3.24 f
  U53/Q (AO22X1)                           0.18       3.42 f
  U52/Q (AO22X1)                           0.18       3.61 f
  U51/Q (AO22X1)                           0.18       3.79 f
  U50/Q (AO22X1)                           0.18       3.98 f
  U49/Q (AO22X1)                           0.18       4.16 f
  U48/Q (AO22X1)                           0.18       4.34 f
  U47/Q (AO22X1)                           0.18       4.53 f
  U46/Q (AO22X1)                           0.18       4.71 f
  U45/Q (AO22X1)                           0.18       4.89 f
  U44/Q (AO22X1)                           0.18       5.08 f
  U43/Q (AO22X1)                           0.18       5.26 f
  U42/Q (AO22X1)                           0.18       5.45 f
  U41/Q (AO22X1)                           0.18       5.63 f
  U40/Q (AO22X1)                           0.18       5.81 f
  U39/Q (AO22X1)                           0.18       6.00 f
  U38/Q (AO22X1)                           0.18       6.18 f
  U13/Q (XOR2X1)                           0.24       6.42 f
  Sum[27] (out)                            0.22       6.64 f
  data arrival time                                   6.64

  clock vsysclk (rise edge)               20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.50      19.50
  data required time                                 19.50
  -----------------------------------------------------------
  data required time                                 19.50
  data arrival time                                  -6.64
  -----------------------------------------------------------
  slack (MET)                                        12.86


  Startpoint: B[0] (input port clocked by vsysclk)
  Endpoint: Sum[26] (output port clocked by vsysclk)
  Path Group: vsysclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CarryLookaheadAdder
                     8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vsysclk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  B[0] (in)                                0.00       1.00 r
  U65/Q (XOR2X1)                           0.22       1.22 f
  U64/Q (AO22X1)                           0.18       1.40 f
  U63/Q (AO22X1)                           0.18       1.59 f
  U62/Q (AO22X1)                           0.18       1.77 f
  U61/Q (AO22X1)                           0.18       1.95 f
  U60/Q (AO22X1)                           0.18       2.14 f
  U59/Q (AO22X1)                           0.18       2.32 f
  U58/Q (AO22X1)                           0.18       2.51 f
  U57/Q (AO22X1)                           0.18       2.69 f
  U56/Q (AO22X1)                           0.18       2.87 f
  U55/Q (AO22X1)                           0.18       3.06 f
  U54/Q (AO22X1)                           0.18       3.24 f
  U53/Q (AO22X1)                           0.18       3.42 f
  U52/Q (AO22X1)                           0.18       3.61 f
  U51/Q (AO22X1)                           0.18       3.79 f
  U50/Q (AO22X1)                           0.18       3.98 f
  U49/Q (AO22X1)                           0.18       4.16 f
  U48/Q (AO22X1)                           0.18       4.34 f
  U47/Q (AO22X1)                           0.18       4.53 f
  U46/Q (AO22X1)                           0.18       4.71 f
  U45/Q (AO22X1)                           0.18       4.89 f
  U44/Q (AO22X1)                           0.18       5.08 f
  U43/Q (AO22X1)                           0.18       5.26 f
  U42/Q (AO22X1)                           0.18       5.45 f
  U41/Q (AO22X1)                           0.18       5.63 f
  U40/Q (AO22X1)                           0.18       5.81 f
  U39/Q (AO22X1)                           0.18       6.00 f
  U14/Q (XOR2X1)                           0.24       6.24 f
  Sum[26] (out)                            0.22       6.46 f
  data arrival time                                   6.46

  clock vsysclk (rise edge)               20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.50      19.50
  data required time                                 19.50
  -----------------------------------------------------------
  data required time                                 19.50
  data arrival time                                  -6.46
  -----------------------------------------------------------
  slack (MET)                                        13.04


  Startpoint: B[0] (input port clocked by vsysclk)
  Endpoint: Sum[25] (output port clocked by vsysclk)
  Path Group: vsysclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CarryLookaheadAdder
                     8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vsysclk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  B[0] (in)                                0.00       1.00 r
  U65/Q (XOR2X1)                           0.22       1.22 f
  U64/Q (AO22X1)                           0.18       1.40 f
  U63/Q (AO22X1)                           0.18       1.59 f
  U62/Q (AO22X1)                           0.18       1.77 f
  U61/Q (AO22X1)                           0.18       1.95 f
  U60/Q (AO22X1)                           0.18       2.14 f
  U59/Q (AO22X1)                           0.18       2.32 f
  U58/Q (AO22X1)                           0.18       2.51 f
  U57/Q (AO22X1)                           0.18       2.69 f
  U56/Q (AO22X1)                           0.18       2.87 f
  U55/Q (AO22X1)                           0.18       3.06 f
  U54/Q (AO22X1)                           0.18       3.24 f
  U53/Q (AO22X1)                           0.18       3.42 f
  U52/Q (AO22X1)                           0.18       3.61 f
  U51/Q (AO22X1)                           0.18       3.79 f
  U50/Q (AO22X1)                           0.18       3.98 f
  U49/Q (AO22X1)                           0.18       4.16 f
  U48/Q (AO22X1)                           0.18       4.34 f
  U47/Q (AO22X1)                           0.18       4.53 f
  U46/Q (AO22X1)                           0.18       4.71 f
  U45/Q (AO22X1)                           0.18       4.89 f
  U44/Q (AO22X1)                           0.18       5.08 f
  U43/Q (AO22X1)                           0.18       5.26 f
  U42/Q (AO22X1)                           0.18       5.45 f
  U41/Q (AO22X1)                           0.18       5.63 f
  U40/Q (AO22X1)                           0.18       5.81 f
  U15/Q (XOR2X1)                           0.24       6.05 f
  Sum[25] (out)                            0.22       6.27 f
  data arrival time                                   6.27

  clock vsysclk (rise edge)               20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.50      19.50
  data required time                                 19.50
  -----------------------------------------------------------
  data required time                                 19.50
  data arrival time                                  -6.27
  -----------------------------------------------------------
  slack (MET)                                        13.23


  Startpoint: B[0] (input port clocked by vsysclk)
  Endpoint: Sum[24] (output port clocked by vsysclk)
  Path Group: vsysclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CarryLookaheadAdder
                     8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vsysclk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  B[0] (in)                                0.00       1.00 r
  U65/Q (XOR2X1)                           0.22       1.22 f
  U64/Q (AO22X1)                           0.18       1.40 f
  U63/Q (AO22X1)                           0.18       1.59 f
  U62/Q (AO22X1)                           0.18       1.77 f
  U61/Q (AO22X1)                           0.18       1.95 f
  U60/Q (AO22X1)                           0.18       2.14 f
  U59/Q (AO22X1)                           0.18       2.32 f
  U58/Q (AO22X1)                           0.18       2.51 f
  U57/Q (AO22X1)                           0.18       2.69 f
  U56/Q (AO22X1)                           0.18       2.87 f
  U55/Q (AO22X1)                           0.18       3.06 f
  U54/Q (AO22X1)                           0.18       3.24 f
  U53/Q (AO22X1)                           0.18       3.42 f
  U52/Q (AO22X1)                           0.18       3.61 f
  U51/Q (AO22X1)                           0.18       3.79 f
  U50/Q (AO22X1)                           0.18       3.98 f
  U49/Q (AO22X1)                           0.18       4.16 f
  U48/Q (AO22X1)                           0.18       4.34 f
  U47/Q (AO22X1)                           0.18       4.53 f
  U46/Q (AO22X1)                           0.18       4.71 f
  U45/Q (AO22X1)                           0.18       4.89 f
  U44/Q (AO22X1)                           0.18       5.08 f
  U43/Q (AO22X1)                           0.18       5.26 f
  U42/Q (AO22X1)                           0.18       5.45 f
  U41/Q (AO22X1)                           0.18       5.63 f
  U16/Q (XOR2X1)                           0.24       5.87 f
  Sum[24] (out)                            0.22       6.09 f
  data arrival time                                   6.09

  clock vsysclk (rise edge)               20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.50      19.50
  data required time                                 19.50
  -----------------------------------------------------------
  data required time                                 19.50
  data arrival time                                  -6.09
  -----------------------------------------------------------
  slack (MET)                                        13.41


  Startpoint: B[0] (input port clocked by vsysclk)
  Endpoint: Sum[23] (output port clocked by vsysclk)
  Path Group: vsysclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CarryLookaheadAdder
                     8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vsysclk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.00       1.00 r
  B[0] (in)                                0.00       1.00 r
  U65/Q (XOR2X1)                           0.22       1.22 f
  U64/Q (AO22X1)                           0.18       1.40 f
  U63/Q (AO22X1)                           0.18       1.59 f
  U62/Q (AO22X1)                           0.18       1.77 f
  U61/Q (AO22X1)                           0.18       1.95 f
  U60/Q (AO22X1)                           0.18       2.14 f
  U59/Q (AO22X1)                           0.18       2.32 f
  U58/Q (AO22X1)                           0.18       2.51 f
  U57/Q (AO22X1)                           0.18       2.69 f
  U56/Q (AO22X1)                           0.18       2.87 f
  U55/Q (AO22X1)                           0.18       3.06 f
  U54/Q (AO22X1)                           0.18       3.24 f
  U53/Q (AO22X1)                           0.18       3.42 f
  U52/Q (AO22X1)                           0.18       3.61 f
  U51/Q (AO22X1)                           0.18       3.79 f
  U50/Q (AO22X1)                           0.18       3.98 f
  U49/Q (AO22X1)                           0.18       4.16 f
  U48/Q (AO22X1)                           0.18       4.34 f
  U47/Q (AO22X1)                           0.18       4.53 f
  U46/Q (AO22X1)                           0.18       4.71 f
  U45/Q (AO22X1)                           0.18       4.89 f
  U44/Q (AO22X1)                           0.18       5.08 f
  U43/Q (AO22X1)                           0.18       5.26 f
  U42/Q (AO22X1)                           0.18       5.45 f
  U17/Q (XOR2X1)                           0.24       5.69 f
  Sum[23] (out)                            0.22       5.90 f
  data arrival time                                   5.90

  clock vsysclk (rise edge)               20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.50      19.50
  data required time                                 19.50
  -----------------------------------------------------------
  data required time                                 19.50
  data arrival time                                  -5.90
  -----------------------------------------------------------
  slack (MET)                                        13.60


1
