cpu_to_be32	,	F_7
ENOMEM	,	V_33
spin_lock_init	,	F_15
mlx5_cmd_free_uar	,	F_6
mlx5_free_uuars	,	F_18
mlx5_cmd_exec	,	F_3
opcode	,	V_10
mlx5_core_dev	,	V_1
num_uars	,	V_28
mlx5_uuar_info	,	V_22
out_bitmap	,	V_39
need_lock	,	V_54
dev	,	V_2
u32	,	T_1
reg	,	V_51
mlx5_cmd_status_to_err	,	F_4
PAGE_SHIFT	,	V_43
bitmap	,	V_36
lock	,	V_30
uuarn	,	V_17
MLX5_BF_OFFSET	,	V_53
uuari	,	V_23
MLX5_BF_REGS_PER_PAGE	,	V_20
out_uars	,	V_35
BITS_TO_LONGS	,	F_12
offset	,	V_52
in	,	V_5
buf_size	,	V_46
count	,	V_38
index	,	V_40
be32_to_cpu	,	F_5
ioremap	,	F_13
mlx5_free_uar_mbox_out	,	V_15
bfs	,	V_34
mlx5_free_uar_mbox_in	,	V_14
ex	,	V_12
NUM_DRIVER_UARS	,	V_19
out_bfs	,	V_37
mlx5_alloc_uuars	,	F_9
PAGE_SIZE	,	V_45
GFP_KERNEL	,	V_32
MLX5_CMD_OP_ALLOC_UAR	,	V_11
status	,	V_13
mlx5_bf	,	V_24
iounmap	,	F_16
bf	,	V_25
kfree	,	F_17
regreg	,	V_50
num_low_latency_uuars	,	V_29
mutex_init	,	F_10
mlx5_alloc_uar_mbox_out	,	V_6
out	,	V_7
caps	,	V_47
"allocated uar index 0x%x, mmaped at %p\n"	,	L_1
NUM_LOW_LAT_UUARS	,	V_21
cpu_to_be16	,	F_2
addr	,	V_26
lock32	,	V_55
iseg_base	,	V_42
map	,	V_44
err	,	V_8
bf_reg_size	,	V_48
tot_uuars	,	V_18
uar	,	V_49
i	,	V_27
kcalloc	,	F_11
mlx5_cmd_alloc_uar	,	F_1
mlx5_alloc_uar_mbox_in	,	V_4
out_count	,	V_41
hdr	,	V_9
phys_addr_t	,	T_2
mlx5_core_dbg	,	F_14
uars	,	V_31
MLX5_CMD_OP_DEALLOC_UAR	,	V_16
need_uuar_lock	,	F_8
uarn	,	V_3
