$date
	Mon Apr 13 19:02:44 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 1 ! out $end
$var reg 1 " clk $end
$var reg 1 # in $end
$var reg 1 $ rst $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 1 $ clr $end
$var wire 1 # d $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x$
x#
0"
x!
$end
#10000
1"
#20000
0"
0$
0#
#30000
0!
1"
#40000
0"
1#
#50000
1!
1"
#60000
0"
0#
#70000
0!
1"
#80000
0"
1#
#90000
1"
1$
#100000
0"
