Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Wed Apr 28 10:13:42 2021
| Host         : seal-lambda running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing -max_paths 10 -file ./report/fn1_timing_paths_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
----------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             4.267ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/tmp_11_reg_415_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/val_1_reg_431_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.681ns  (logic 1.554ns (27.354%)  route 4.127ns (72.646%))
  Logic Levels:           5  (LUT4=2 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=321, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X28Y66         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_11_reg_415_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y66         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/tmp_11_reg_415_reg[8]/Q
                         net (fo=19, routed)          0.966     2.395    bd_0_i/hls_inst/inst/tmp_11_reg_415[8]
    SLICE_X28Y64         LUT4 (Prop_lut4_I2_O)        0.150     2.545 r  bd_0_i/hls_inst/inst/val_1_reg_431[7]_i_42/O
                         net (fo=61, routed)          0.946     3.491    bd_0_i/hls_inst/inst/val_1_reg_431[7]_i_42_n_0
    SLICE_X32Y64         LUT4 (Prop_lut4_I2_O)        0.352     3.843 r  bd_0_i/hls_inst/inst/val_1_reg_431[7]_i_33/O
                         net (fo=3, routed)           0.701     4.544    bd_0_i/hls_inst/inst/val_1_reg_431[7]_i_33_n_0
    SLICE_X32Y63         LUT6 (Prop_lut6_I1_O)        0.348     4.892 r  bd_0_i/hls_inst/inst/val_1_reg_431[7]_i_13/O
                         net (fo=1, routed)           0.867     5.758    bd_0_i/hls_inst/inst/val_1_reg_431[7]_i_13_n_0
    SLICE_X31Y65         LUT6 (Prop_lut6_I1_O)        0.124     5.882 r  bd_0_i/hls_inst/inst/val_1_reg_431[7]_i_6/O
                         net (fo=1, routed)           0.648     6.530    bd_0_i/hls_inst/inst/val_1_reg_431[7]_i_6_n_0
    SLICE_X31Y67         LUT6 (Prop_lut6_I4_O)        0.124     6.654 r  bd_0_i/hls_inst/inst/val_1_reg_431[7]_i_2/O
                         net (fo=1, routed)           0.000     6.654    bd_0_i/hls_inst/inst/val_1_fu_335_p3[7]
    SLICE_X31Y67         FDRE                                         r  bd_0_i/hls_inst/inst/val_1_reg_431_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=321, unset)          0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X31Y67         FDRE                                         r  bd_0_i/hls_inst/inst/val_1_reg_431_reg[7]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X31Y67         FDRE (Setup_fdre_C_D)        0.032    10.921    bd_0_i/hls_inst/inst/val_1_reg_431_reg[7]
  -------------------------------------------------------------------
                         required time                         10.921    
                         arrival time                          -6.654    
  -------------------------------------------------------------------
                         slack                                  4.267    

Slack (MET) :             4.606ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/tmp_11_reg_415_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/val_1_reg_431_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.341ns  (logic 1.304ns (24.414%)  route 4.037ns (75.586%))
  Logic Levels:           5  (LUT4=2 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=321, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X28Y66         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_11_reg_415_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y66         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/tmp_11_reg_415_reg[8]/Q
                         net (fo=19, routed)          0.966     2.395    bd_0_i/hls_inst/inst/tmp_11_reg_415[8]
    SLICE_X28Y64         LUT4 (Prop_lut4_I2_O)        0.150     2.545 r  bd_0_i/hls_inst/inst/val_1_reg_431[7]_i_42/O
                         net (fo=61, routed)          1.019     3.565    bd_0_i/hls_inst/inst/val_1_reg_431[7]_i_42_n_0
    SLICE_X27Y67         LUT4 (Prop_lut4_I2_O)        0.326     3.891 r  bd_0_i/hls_inst/inst/val_1_reg_431[5]_i_10/O
                         net (fo=2, routed)           0.823     4.713    bd_0_i/hls_inst/inst/val_1_reg_431[5]_i_10_n_0
    SLICE_X28Y66         LUT6 (Prop_lut6_I0_O)        0.124     4.837 r  bd_0_i/hls_inst/inst/val_1_reg_431[1]_i_5/O
                         net (fo=1, routed)           0.655     5.492    bd_0_i/hls_inst/inst/val_1_reg_431[1]_i_5_n_0
    SLICE_X29Y66         LUT6 (Prop_lut6_I3_O)        0.124     5.616 r  bd_0_i/hls_inst/inst/val_1_reg_431[1]_i_2/O
                         net (fo=2, routed)           0.574     6.190    bd_0_i/hls_inst/inst/val_1_reg_431[1]_i_2_n_0
    SLICE_X31Y66         LUT6 (Prop_lut6_I0_O)        0.124     6.314 r  bd_0_i/hls_inst/inst/val_1_reg_431[1]_i_1/O
                         net (fo=1, routed)           0.000     6.314    bd_0_i/hls_inst/inst/val_1_fu_335_p3[1]
    SLICE_X31Y66         FDRE                                         r  bd_0_i/hls_inst/inst/val_1_reg_431_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=321, unset)          0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X31Y66         FDRE                                         r  bd_0_i/hls_inst/inst/val_1_reg_431_reg[1]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X31Y66         FDRE (Setup_fdre_C_D)        0.031    10.920    bd_0_i/hls_inst/inst/val_1_reg_431_reg[1]
  -------------------------------------------------------------------
                         required time                         10.920    
                         arrival time                          -6.314    
  -------------------------------------------------------------------
                         slack                                  4.606    

Slack (MET) :             4.633ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/tmp_11_reg_415_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/val_1_reg_431_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.314ns  (logic 1.538ns (28.941%)  route 3.776ns (71.059%))
  Logic Levels:           5  (LUT4=2 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=321, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X28Y66         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_11_reg_415_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y66         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/tmp_11_reg_415_reg[8]/Q
                         net (fo=19, routed)          0.966     2.395    bd_0_i/hls_inst/inst/tmp_11_reg_415[8]
    SLICE_X28Y64         LUT4 (Prop_lut4_I2_O)        0.150     2.545 r  bd_0_i/hls_inst/inst/val_1_reg_431[7]_i_42/O
                         net (fo=61, routed)          0.828     3.373    bd_0_i/hls_inst/inst/val_1_reg_431[7]_i_42_n_0
    SLICE_X28Y68         LUT4 (Prop_lut4_I2_O)        0.352     3.725 r  bd_0_i/hls_inst/inst/val_1_reg_431[7]_i_23/O
                         net (fo=2, routed)           1.022     4.747    bd_0_i/hls_inst/inst/val_1_reg_431[7]_i_23_n_0
    SLICE_X30Y68         LUT6 (Prop_lut6_I1_O)        0.332     5.079 r  bd_0_i/hls_inst/inst/val_1_reg_431[3]_i_4/O
                         net (fo=1, routed)           0.303     5.382    bd_0_i/hls_inst/inst/val_1_reg_431[3]_i_4_n_0
    SLICE_X30Y67         LUT6 (Prop_lut6_I1_O)        0.124     5.506 r  bd_0_i/hls_inst/inst/val_1_reg_431[3]_i_2/O
                         net (fo=2, routed)           0.657     6.163    bd_0_i/hls_inst/inst/val_1_reg_431[3]_i_2_n_0
    SLICE_X31Y67         LUT6 (Prop_lut6_I0_O)        0.124     6.287 r  bd_0_i/hls_inst/inst/val_1_reg_431[3]_i_1/O
                         net (fo=1, routed)           0.000     6.287    bd_0_i/hls_inst/inst/val_1_fu_335_p3[3]
    SLICE_X31Y67         FDRE                                         r  bd_0_i/hls_inst/inst/val_1_reg_431_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=321, unset)          0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X31Y67         FDRE                                         r  bd_0_i/hls_inst/inst/val_1_reg_431_reg[3]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X31Y67         FDRE (Setup_fdre_C_D)        0.031    10.920    bd_0_i/hls_inst/inst/val_1_reg_431_reg[3]
  -------------------------------------------------------------------
                         required time                         10.920    
                         arrival time                          -6.287    
  -------------------------------------------------------------------
                         slack                                  4.633    

Slack (MET) :             4.636ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/tmp_11_reg_415_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/val_1_reg_431_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.309ns  (logic 1.538ns (28.968%)  route 3.771ns (71.032%))
  Logic Levels:           5  (LUT4=2 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=321, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X28Y66         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_11_reg_415_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y66         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/tmp_11_reg_415_reg[8]/Q
                         net (fo=19, routed)          0.966     2.395    bd_0_i/hls_inst/inst/tmp_11_reg_415[8]
    SLICE_X28Y64         LUT4 (Prop_lut4_I2_O)        0.150     2.545 r  bd_0_i/hls_inst/inst/val_1_reg_431[7]_i_42/O
                         net (fo=61, routed)          0.828     3.373    bd_0_i/hls_inst/inst/val_1_reg_431[7]_i_42_n_0
    SLICE_X28Y68         LUT4 (Prop_lut4_I2_O)        0.352     3.725 r  bd_0_i/hls_inst/inst/val_1_reg_431[7]_i_23/O
                         net (fo=2, routed)           1.022     4.747    bd_0_i/hls_inst/inst/val_1_reg_431[7]_i_23_n_0
    SLICE_X30Y68         LUT6 (Prop_lut6_I1_O)        0.332     5.079 r  bd_0_i/hls_inst/inst/val_1_reg_431[3]_i_4/O
                         net (fo=1, routed)           0.303     5.382    bd_0_i/hls_inst/inst/val_1_reg_431[3]_i_4_n_0
    SLICE_X30Y67         LUT6 (Prop_lut6_I1_O)        0.124     5.506 r  bd_0_i/hls_inst/inst/val_1_reg_431[3]_i_2/O
                         net (fo=2, routed)           0.652     6.158    bd_0_i/hls_inst/inst/val_1_reg_431[3]_i_2_n_0
    SLICE_X31Y67         LUT6 (Prop_lut6_I4_O)        0.124     6.282 r  bd_0_i/hls_inst/inst/val_1_reg_431[2]_i_1/O
                         net (fo=1, routed)           0.000     6.282    bd_0_i/hls_inst/inst/val_1_fu_335_p3[2]
    SLICE_X31Y67         FDRE                                         r  bd_0_i/hls_inst/inst/val_1_reg_431_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=321, unset)          0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X31Y67         FDRE                                         r  bd_0_i/hls_inst/inst/val_1_reg_431_reg[2]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X31Y67         FDRE (Setup_fdre_C_D)        0.029    10.918    bd_0_i/hls_inst/inst/val_1_reg_431_reg[2]
  -------------------------------------------------------------------
                         required time                         10.918    
                         arrival time                          -6.282    
  -------------------------------------------------------------------
                         slack                                  4.636    

Slack (MET) :             4.685ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/tmp_11_reg_415_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/val_1_reg_431_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.260ns  (logic 1.572ns (29.885%)  route 3.688ns (70.115%))
  Logic Levels:           5  (LUT4=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=321, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X28Y66         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_11_reg_415_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y66         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/tmp_11_reg_415_reg[8]/Q
                         net (fo=19, routed)          0.966     2.395    bd_0_i/hls_inst/inst/tmp_11_reg_415[8]
    SLICE_X28Y64         LUT4 (Prop_lut4_I2_O)        0.150     2.545 r  bd_0_i/hls_inst/inst/val_1_reg_431[7]_i_42/O
                         net (fo=61, routed)          0.914     3.459    bd_0_i/hls_inst/inst/val_1_reg_431[7]_i_42_n_0
    SLICE_X32Y63         LUT4 (Prop_lut4_I2_O)        0.326     3.785 r  bd_0_i/hls_inst/inst/val_1_reg_431[6]_i_12/O
                         net (fo=2, routed)           0.816     4.601    bd_0_i/hls_inst/inst/val_1_reg_431[6]_i_12_n_0
    SLICE_X29Y63         LUT6 (Prop_lut6_I0_O)        0.124     4.725 r  bd_0_i/hls_inst/inst/val_1_reg_431[6]_i_6/O
                         net (fo=1, routed)           0.000     4.725    bd_0_i/hls_inst/inst/val_1_reg_431[6]_i_6_n_0
    SLICE_X29Y63         MUXF7 (Prop_muxf7_I1_O)      0.217     4.942 r  bd_0_i/hls_inst/inst/val_1_reg_431_reg[6]_i_2/O
                         net (fo=2, routed)           0.992     5.934    bd_0_i/hls_inst/inst/val_1_reg_431_reg[6]_i_2_n_0
    SLICE_X31Y66         LUT6 (Prop_lut6_I2_O)        0.299     6.233 r  bd_0_i/hls_inst/inst/val_1_reg_431[5]_i_1/O
                         net (fo=1, routed)           0.000     6.233    bd_0_i/hls_inst/inst/val_1_fu_335_p3[5]
    SLICE_X31Y66         FDRE                                         r  bd_0_i/hls_inst/inst/val_1_reg_431_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=321, unset)          0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X31Y66         FDRE                                         r  bd_0_i/hls_inst/inst/val_1_reg_431_reg[5]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X31Y66         FDRE (Setup_fdre_C_D)        0.029    10.918    bd_0_i/hls_inst/inst/val_1_reg_431_reg[5]
  -------------------------------------------------------------------
                         required time                         10.918    
                         arrival time                          -6.233    
  -------------------------------------------------------------------
                         slack                                  4.685    

Slack (MET) :             4.714ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/tmp_11_reg_415_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/val_1_reg_431_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.232ns  (logic 1.505ns (28.763%)  route 3.727ns (71.237%))
  Logic Levels:           5  (LUT4=2 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=321, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X28Y66         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_11_reg_415_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y66         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/tmp_11_reg_415_reg[8]/Q
                         net (fo=19, routed)          0.966     2.395    bd_0_i/hls_inst/inst/tmp_11_reg_415[8]
    SLICE_X28Y64         LUT4 (Prop_lut4_I2_O)        0.150     2.545 r  bd_0_i/hls_inst/inst/val_1_reg_431[7]_i_42/O
                         net (fo=61, routed)          0.753     3.298    bd_0_i/hls_inst/inst/val_1_reg_431[7]_i_42_n_0
    SLICE_X33Y64         LUT4 (Prop_lut4_I2_O)        0.319     3.617 r  bd_0_i/hls_inst/inst/val_1_reg_431[7]_i_31/O
                         net (fo=3, routed)           0.745     4.363    bd_0_i/hls_inst/inst/val_1_reg_431[7]_i_31_n_0
    SLICE_X32Y64         LUT6 (Prop_lut6_I0_O)        0.332     4.695 r  bd_0_i/hls_inst/inst/val_1_reg_431[4]_i_9/O
                         net (fo=1, routed)           0.302     4.997    bd_0_i/hls_inst/inst/val_1_reg_431[4]_i_9_n_0
    SLICE_X32Y65         LUT6 (Prop_lut6_I5_O)        0.124     5.121 r  bd_0_i/hls_inst/inst/val_1_reg_431[4]_i_3/O
                         net (fo=2, routed)           0.961     6.081    bd_0_i/hls_inst/inst/val_1_reg_431[4]_i_3_n_0
    SLICE_X31Y67         LUT6 (Prop_lut6_I2_O)        0.124     6.205 r  bd_0_i/hls_inst/inst/val_1_reg_431[4]_i_1/O
                         net (fo=1, routed)           0.000     6.205    bd_0_i/hls_inst/inst/val_1_fu_335_p3[4]
    SLICE_X31Y67         FDRE                                         r  bd_0_i/hls_inst/inst/val_1_reg_431_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=321, unset)          0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X31Y67         FDRE                                         r  bd_0_i/hls_inst/inst/val_1_reg_431_reg[4]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X31Y67         FDRE (Setup_fdre_C_D)        0.031    10.920    bd_0_i/hls_inst/inst/val_1_reg_431_reg[4]
  -------------------------------------------------------------------
                         required time                         10.920    
                         arrival time                          -6.205    
  -------------------------------------------------------------------
                         slack                                  4.714    

Slack (MET) :             4.745ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/tmp_11_reg_415_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/val_1_reg_431_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.202ns  (logic 1.500ns (28.834%)  route 3.702ns (71.166%))
  Logic Levels:           5  (LUT4=2 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=321, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X28Y66         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_11_reg_415_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y66         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/tmp_11_reg_415_reg[8]/Q
                         net (fo=19, routed)          0.966     2.395    bd_0_i/hls_inst/inst/tmp_11_reg_415[8]
    SLICE_X28Y64         LUT4 (Prop_lut4_I2_O)        0.150     2.545 r  bd_0_i/hls_inst/inst/val_1_reg_431[7]_i_42/O
                         net (fo=61, routed)          0.844     3.389    bd_0_i/hls_inst/inst/val_1_reg_431[7]_i_42_n_0
    SLICE_X28Y67         LUT4 (Prop_lut4_I2_O)        0.320     3.709 r  bd_0_i/hls_inst/inst/val_1_reg_431[7]_i_24/O
                         net (fo=2, routed)           1.082     4.791    bd_0_i/hls_inst/inst/val_1_reg_431[7]_i_24_n_0
    SLICE_X30Y67         LUT6 (Prop_lut6_I1_O)        0.326     5.117 r  bd_0_i/hls_inst/inst/val_1_reg_431[7]_i_10/O
                         net (fo=2, routed)           0.171     5.288    bd_0_i/hls_inst/inst/val_1_reg_431[7]_i_10_n_0
    SLICE_X30Y67         LUT6 (Prop_lut6_I1_O)        0.124     5.412 r  bd_0_i/hls_inst/inst/val_1_reg_431[6]_i_4/O
                         net (fo=1, routed)           0.639     6.051    bd_0_i/hls_inst/inst/val_1_reg_431[6]_i_4_n_0
    SLICE_X31Y66         LUT6 (Prop_lut6_I4_O)        0.124     6.175 r  bd_0_i/hls_inst/inst/val_1_reg_431[6]_i_1/O
                         net (fo=1, routed)           0.000     6.175    bd_0_i/hls_inst/inst/val_1_fu_335_p3[6]
    SLICE_X31Y66         FDRE                                         r  bd_0_i/hls_inst/inst/val_1_reg_431_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=321, unset)          0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X31Y66         FDRE                                         r  bd_0_i/hls_inst/inst/val_1_reg_431_reg[6]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X31Y66         FDRE (Setup_fdre_C_D)        0.031    10.920    bd_0_i/hls_inst/inst/val_1_reg_431_reg[6]
  -------------------------------------------------------------------
                         required time                         10.920    
                         arrival time                          -6.175    
  -------------------------------------------------------------------
                         slack                                  4.745    

Slack (MET) :             4.776ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/tmp_11_reg_415_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/val_1_reg_431_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.217ns  (logic 1.532ns (29.364%)  route 3.685ns (70.636%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=321, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X28Y66         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_11_reg_415_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y66         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/tmp_11_reg_415_reg[8]/Q
                         net (fo=19, routed)          0.966     2.395    bd_0_i/hls_inst/inst/tmp_11_reg_415[8]
    SLICE_X28Y64         LUT4 (Prop_lut4_I2_O)        0.150     2.545 r  bd_0_i/hls_inst/inst/val_1_reg_431[7]_i_42/O
                         net (fo=61, routed)          0.957     3.503    bd_0_i/hls_inst/inst/val_1_reg_431[7]_i_42_n_0
    SLICE_X31Y62         LUT4 (Prop_lut4_I2_O)        0.352     3.855 r  bd_0_i/hls_inst/inst/val_1_reg_431[7]_i_36/O
                         net (fo=3, routed)           0.916     4.770    bd_0_i/hls_inst/inst/val_1_reg_431[7]_i_36_n_0
    SLICE_X32Y63         LUT6 (Prop_lut6_I3_O)        0.326     5.096 r  bd_0_i/hls_inst/inst/val_1_reg_431[0]_i_6/O
                         net (fo=1, routed)           0.305     5.402    bd_0_i/hls_inst/inst/val_1_reg_431[0]_i_6_n_0
    SLICE_X32Y65         LUT6 (Prop_lut6_I3_O)        0.124     5.526 r  bd_0_i/hls_inst/inst/val_1_reg_431[0]_i_2/O
                         net (fo=1, routed)           0.541     6.066    bd_0_i/hls_inst/inst/val_1_reg_431[0]_i_2_n_0
    SLICE_X30Y66         LUT5 (Prop_lut5_I0_O)        0.124     6.190 r  bd_0_i/hls_inst/inst/val_1_reg_431[0]_i_1/O
                         net (fo=1, routed)           0.000     6.190    bd_0_i/hls_inst/inst/val_1_fu_335_p3[0]
    SLICE_X30Y66         FDRE                                         r  bd_0_i/hls_inst/inst/val_1_reg_431_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=321, unset)          0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X30Y66         FDRE                                         r  bd_0_i/hls_inst/inst/val_1_reg_431_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X30Y66         FDRE (Setup_fdre_C_D)        0.077    10.966    bd_0_i/hls_inst/inst/val_1_reg_431_reg[0]
  -------------------------------------------------------------------
                         required time                         10.966    
                         arrival time                          -6.190    
  -------------------------------------------------------------------
                         slack                                  4.776    

Slack (MET) :             5.280ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sitodp_32s_64_6_no_dsp_1_U1/fn1_ap_sitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ZERO_DET_CC_1/CHAIN_GEN[7].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sitodp_32s_64_6_no_dsp_1_U1/fn1_ap_sitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.665ns  (logic 0.828ns (17.749%)  route 3.837ns (82.251%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=321, unset)          0.973     0.973    bd_0_i/hls_inst/inst/sitodp_32s_64_6_no_dsp_1_U1/fn1_ap_sitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ZERO_DET_CC_1/aclk
    SLICE_X40Y84         FDRE                                         r  bd_0_i/hls_inst/inst/sitodp_32s_64_6_no_dsp_1_U1/fn1_ap_sitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ZERO_DET_CC_1/CHAIN_GEN[7].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y84         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/sitodp_32s_64_6_no_dsp_1_U1/fn1_ap_sitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ZERO_DET_CC_1/CHAIN_GEN[7].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=41, routed)          1.166     2.595    bd_0_i/hls_inst/inst/sitodp_32s_64_6_no_dsp_1_U1/fn1_ap_sitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ZERO_DET_CC_1/norm_dist_skew[1]
    SLICE_X41Y83         LUT4 (Prop_lut4_I3_O)        0.124     2.719 r  bd_0_i/hls_inst/inst/sitodp_32s_64_6_no_dsp_1_U1/fn1_ap_sitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q[1]_i_5/O
                         net (fo=10, routed)          0.784     3.503    bd_0_i/hls_inst/inst/sitodp_32s_64_6_no_dsp_1_U1/fn1_ap_sitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q_reg[0]_1
    SLICE_X39Y80         LUT5 (Prop_lut5_I4_O)        0.124     3.627 r  bd_0_i/hls_inst/inst/sitodp_32s_64_6_no_dsp_1_U1/fn1_ap_sitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[0]_i_1__1/O
                         net (fo=33, routed)          1.887     5.514    bd_0_i/hls_inst/inst/sitodp_32s_64_6_no_dsp_1_U1/fn1_ap_sitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q_reg[20]
    SLICE_X41Y81         LUT6 (Prop_lut6_I3_O)        0.124     5.638 r  bd_0_i/hls_inst/inst/sitodp_32s_64_6_no_dsp_1_U1/fn1_ap_sitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q[24]_i_1/O
                         net (fo=1, routed)           0.000     5.638    bd_0_i/hls_inst/inst/sitodp_32s_64_6_no_dsp_1_U1/fn1_ap_sitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/shifted_temp[23]
    SLICE_X41Y81         FDRE                                         r  bd_0_i/hls_inst/inst/sitodp_32s_64_6_no_dsp_1_U1/fn1_ap_sitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=321, unset)          0.924    10.924    bd_0_i/hls_inst/inst/sitodp_32s_64_6_no_dsp_1_U1/fn1_ap_sitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/aclk
    SLICE_X41Y81         FDRE                                         r  bd_0_i/hls_inst/inst/sitodp_32s_64_6_no_dsp_1_U1/fn1_ap_sitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[24]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X41Y81         FDRE (Setup_fdre_C_D)        0.029    10.918    bd_0_i/hls_inst/inst/sitodp_32s_64_6_no_dsp_1_U1/fn1_ap_sitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[24]
  -------------------------------------------------------------------
                         required time                         10.918    
                         arrival time                          -5.638    
  -------------------------------------------------------------------
                         slack                                  5.280    

Slack (MET) :             5.348ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sitodp_32s_64_6_no_dsp_1_U1/fn1_ap_sitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ZERO_DET_CC_1/CHAIN_GEN[7].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sitodp_32s_64_6_no_dsp_1_U1/fn1_ap_sitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.645ns  (logic 0.828ns (17.827%)  route 3.817ns (82.173%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=321, unset)          0.973     0.973    bd_0_i/hls_inst/inst/sitodp_32s_64_6_no_dsp_1_U1/fn1_ap_sitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ZERO_DET_CC_1/aclk
    SLICE_X40Y84         FDRE                                         r  bd_0_i/hls_inst/inst/sitodp_32s_64_6_no_dsp_1_U1/fn1_ap_sitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ZERO_DET_CC_1/CHAIN_GEN[7].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y84         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/sitodp_32s_64_6_no_dsp_1_U1/fn1_ap_sitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ZERO_DET_CC_1/CHAIN_GEN[7].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=41, routed)          1.166     2.595    bd_0_i/hls_inst/inst/sitodp_32s_64_6_no_dsp_1_U1/fn1_ap_sitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ZERO_DET_CC_1/norm_dist_skew[1]
    SLICE_X41Y83         LUT4 (Prop_lut4_I3_O)        0.124     2.719 r  bd_0_i/hls_inst/inst/sitodp_32s_64_6_no_dsp_1_U1/fn1_ap_sitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q[1]_i_5/O
                         net (fo=10, routed)          0.784     3.503    bd_0_i/hls_inst/inst/sitodp_32s_64_6_no_dsp_1_U1/fn1_ap_sitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q_reg[0]_1
    SLICE_X39Y80         LUT5 (Prop_lut5_I4_O)        0.124     3.627 r  bd_0_i/hls_inst/inst/sitodp_32s_64_6_no_dsp_1_U1/fn1_ap_sitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[0]_i_1__1/O
                         net (fo=33, routed)          1.867     5.494    bd_0_i/hls_inst/inst/sitodp_32s_64_6_no_dsp_1_U1/fn1_ap_sitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/Z_C_DEL/i_pipe/norm_dist_skew[1]
    SLICE_X42Y83         LUT6 (Prop_lut6_I4_O)        0.124     5.618 r  bd_0_i/hls_inst/inst/sitodp_32s_64_6_no_dsp_1_U1/fn1_ap_sitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/Z_C_DEL/i_pipe/opt_has_pipe.first_q[13]_i_1/O
                         net (fo=1, routed)           0.000     5.618    bd_0_i/hls_inst/inst/sitodp_32s_64_6_no_dsp_1_U1/fn1_ap_sitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/shifted_temp[12]
    SLICE_X42Y83         FDRE                                         r  bd_0_i/hls_inst/inst/sitodp_32s_64_6_no_dsp_1_U1/fn1_ap_sitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=321, unset)          0.924    10.924    bd_0_i/hls_inst/inst/sitodp_32s_64_6_no_dsp_1_U1/fn1_ap_sitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/aclk
    SLICE_X42Y83         FDRE                                         r  bd_0_i/hls_inst/inst/sitodp_32s_64_6_no_dsp_1_U1/fn1_ap_sitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[13]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X42Y83         FDRE (Setup_fdre_C_D)        0.077    10.966    bd_0_i/hls_inst/inst/sitodp_32s_64_6_no_dsp_1_U1/fn1_ap_sitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[13]
  -------------------------------------------------------------------
                         required time                         10.966    
                         arrival time                          -5.618    
  -------------------------------------------------------------------
                         slack                                  5.348    




