// Seed: 3071793742
module module_0 (
    input  wor   id_0,
    output uwire id_1,
    input  tri1  id_2,
    input  tri0  id_3
);
  tri id_5;
  assign id_5 = 1;
  wire module_0;
endmodule
module module_1 (
    input  wand id_0,
    output wand id_1
);
  assign id_1 = (1'b0) ? 1 : 1 ? id_0 : 1 ? 1 : id_0 === 1 * 1 + 1'b0 ? ~id_0 : 1 ? id_0 : 1;
  module_0(
      id_0, id_1, id_0, id_0
  );
  assign id_1 = id_0;
  tri0 id_3 = 1;
  tri0 id_4;
  assign id_4 = ("" - 1);
endmodule
