Fitter report for fpdds
Fri May 10 07:38:59 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. Dual Purpose and Dedicated Pins
 15. I/O Bank Usage
 16. All Package Pins
 17. PLL Summary
 18. PLL Usage
 19. I/O Assignment Warnings
 20. Fitter Resource Utilization by Entity
 21. Delay Chain Summary
 22. Pad To Core Delay Chain Fanout
 23. Control Signals
 24. Global & Other Fast Signals
 25. Fitter RAM Summary
 26. |pavDOGFPGA|memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_0sk3:auto_generated|ALTSYNCRAM
 27. |pavDOGFPGA|divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_0sk3:auto_generated|ALTSYNCRAM
 28. |pavDOGFPGA|divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_0sk3:auto_generated|ALTSYNCRAM
 29. Fitter DSP Block Usage Summary
 30. DSP Block Details
 31. Routing Usage Summary
 32. LAB Logic Elements
 33. LAB-wide Signals
 34. LAB Signals Sourced
 35. LAB Signals Sourced Out
 36. LAB Distinct Inputs
 37. I/O Rules Summary
 38. I/O Rules Details
 39. I/O Rules Matrix
 40. Fitter Device Options
 41. Operating Settings and Conditions
 42. Estimated Delay Added for Hold Timing Summary
 43. Estimated Delay Added for Hold Timing Details
 44. Fitter Messages
 45. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Successful - Fri May 10 07:38:59 2019       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; fpdds                                       ;
; Top-level Entity Name              ; pavDOGFPGA                                  ;
; Family                             ; Cyclone IV E                                ;
; Device                             ; EP4CE22F17C6                                ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 7,812 / 22,320 ( 35 % )                     ;
;     Total combinational functions  ; 7,447 / 22,320 ( 33 % )                     ;
;     Dedicated logic registers      ; 4,034 / 22,320 ( 18 % )                     ;
; Total registers                    ; 4034                                        ;
; Total pins                         ; 6 / 154 ( 4 % )                             ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 9,685 / 608,256 ( 2 % )                     ;
; Embedded Multiplier 9-bit elements ; 90 / 132 ( 68 % )                           ;
; Total PLLs                         ; 1 / 4 ( 25 % )                              ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; EP4CE22F17C6                          ;                                       ;
; Maximum processors allowed for parallel compilation                ; All                                   ;                                       ;
; Minimum Core Junction Temperature                                  ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                                    ;                                       ;
; Fit Attempts to Skip                                               ; 0                                     ; 0.0                                   ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                    ; On                                    ; On                                    ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                           ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                       ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; PCI I/O                                                            ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input              ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                        ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.22        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   4.7%      ;
;     Processor 3            ;   4.6%      ;
;     Processor 4            ;   4.4%      ;
;     Processor 5            ;   4.2%      ;
;     Processor 6            ;   4.1%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                                                   ; Action          ; Operation        ; Reason              ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                                             ; Destination Port ; Destination Port Name ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[0]                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_gjt:auto_generated|mac_mult1                ; DATAA            ;                       ;
; divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[1]                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_gjt:auto_generated|mac_mult1                ; DATAA            ;                       ;
; divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[2]                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_gjt:auto_generated|mac_mult1                ; DATAA            ;                       ;
; divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[3]                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_gjt:auto_generated|mac_mult1                ; DATAA            ;                       ;
; divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[4]                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_gjt:auto_generated|mac_mult1                ; DATAA            ;                       ;
; divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[5]                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_gjt:auto_generated|mac_mult1                ; DATAA            ;                       ;
; divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[6]                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_gjt:auto_generated|mac_mult1                ; DATAA            ;                       ;
; divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[7]                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_gjt:auto_generated|mac_mult1                ; DATAA            ;                       ;
; divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[8]                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_gjt:auto_generated|mac_mult1                ; DATAA            ;                       ;
; divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[9]                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_gjt:auto_generated|mac_mult1                ; DATAA            ;                       ;
; divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[10]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_gjt:auto_generated|mac_mult1                ; DATAA            ;                       ;
; divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[11]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_gjt:auto_generated|mac_mult1                ; DATAA            ;                       ;
; divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[12]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_gjt:auto_generated|mac_mult1                ; DATAA            ;                       ;
; divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[13]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_gjt:auto_generated|mac_mult1                ; DATAA            ;                       ;
; divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[14]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_gjt:auto_generated|mac_mult1                ; DATAA            ;                       ;
; divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[15]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_gjt:auto_generated|mac_mult1                ; DATAA            ;                       ;
; divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[16]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_gjt:auto_generated|mac_mult1                ; DATAA            ;                       ;
; divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[17]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_gjt:auto_generated|mac_mult1                ; DATAA            ;                       ;
; divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[17]                        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[17]~_Duplicate_1                                                 ; Q                ;                       ;
; divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[18]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_gjt:auto_generated|mac_mult3                ; DATAA            ;                       ;
; divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[18]                        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[18]~_Duplicate_1                                                 ; Q                ;                       ;
; divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[19]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_gjt:auto_generated|mac_mult3                ; DATAA            ;                       ;
; divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[19]                        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[19]~_Duplicate_1                                                 ; Q                ;                       ;
; divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[20]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_gjt:auto_generated|mac_mult3                ; DATAA            ;                       ;
; divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[20]                        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[20]~_Duplicate_1                                                 ; Q                ;                       ;
; divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[21]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_gjt:auto_generated|mac_mult3                ; DATAA            ;                       ;
; divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[21]                        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[21]~_Duplicate_1                                                 ; Q                ;                       ;
; divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[22]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_gjt:auto_generated|mac_mult3                ; DATAA            ;                       ;
; divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[22]                        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[22]~_Duplicate_1                                                 ; Q                ;                       ;
; divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[23]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_gjt:auto_generated|mac_mult3                ; DATAA            ;                       ;
; divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[23]                        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[23]~_Duplicate_1                                                 ; Q                ;                       ;
; divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[24]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_gjt:auto_generated|mac_mult3                ; DATAA            ;                       ;
; divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[24]                        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[24]~_Duplicate_1                                                 ; Q                ;                       ;
; divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[25]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_gjt:auto_generated|mac_mult3                ; DATAA            ;                       ;
; divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[25]                        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[25]~_Duplicate_1                                                 ; Q                ;                       ;
; divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[26]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_gjt:auto_generated|mac_mult3                ; DATAA            ;                       ;
; divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[26]                        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[26]~_Duplicate_1                                                 ; Q                ;                       ;
; divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[27]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_gjt:auto_generated|mac_mult3                ; DATAA            ;                       ;
; divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[27]                        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[27]~_Duplicate_1                                                 ; Q                ;                       ;
; divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[28]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_gjt:auto_generated|mac_mult3                ; DATAA            ;                       ;
; divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[28]                        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[28]~_Duplicate_1                                                 ; Q                ;                       ;
; divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[29]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_gjt:auto_generated|mac_mult3                ; DATAA            ;                       ;
; divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[29]                        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[29]~_Duplicate_1                                                 ; Q                ;                       ;
; divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[30]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_gjt:auto_generated|mac_mult3                ; DATAA            ;                       ;
; divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[30]                        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[30]~_Duplicate_1                                                 ; Q                ;                       ;
; divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[31]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_gjt:auto_generated|mac_mult3                ; DATAA            ;                       ;
; divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[31]                        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[31]~_Duplicate_1                                                 ; Q                ;                       ;
; divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[32]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_gjt:auto_generated|mac_mult3                ; DATAA            ;                       ;
; divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[32]                        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[32]~_Duplicate_1                                                 ; Q                ;                       ;
; divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[33]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_gjt:auto_generated|mac_mult3                ; DATAA            ;                       ;
; divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[33]                        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[33]~_Duplicate_1                                                 ; Q                ;                       ;
; divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|e1_dffe_1[0]                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:q_partial_1|mult_ijt:auto_generated|mac_mult1                     ; DATAB            ;                       ;
; divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|e1_dffe_1[0]~0                       ; Deleted         ; Register Packing ; Timing optimization ; COMBOUT   ;                ;                                                                                                                                                                                              ;                  ;                       ;
; divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|e1_dffe_1[1]                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:q_partial_1|mult_ijt:auto_generated|mac_mult1                     ; DATAB            ;                       ;
; divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|e1_dffe_1[1]~1                       ; Deleted         ; Register Packing ; Timing optimization ; COMBOUT   ;                ;                                                                                                                                                                                              ;                  ;                       ;
; divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|e1_dffe_1[2]                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:q_partial_1|mult_ijt:auto_generated|mac_mult1                     ; DATAB            ;                       ;
; divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|e1_dffe_1[2]~2                       ; Deleted         ; Register Packing ; Timing optimization ; COMBOUT   ;                ;                                                                                                                                                                                              ;                  ;                       ;
; divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|e1_dffe_1[3]                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:q_partial_1|mult_ijt:auto_generated|mac_mult1                     ; DATAB            ;                       ;
; divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|e1_dffe_1[3]~3                       ; Deleted         ; Register Packing ; Timing optimization ; COMBOUT   ;                ;                                                                                                                                                                                              ;                  ;                       ;
; divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|e1_dffe_1[4]                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:q_partial_1|mult_ijt:auto_generated|mac_mult1                     ; DATAB            ;                       ;
; divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|e1_dffe_1[4]~4                       ; Deleted         ; Register Packing ; Timing optimization ; COMBOUT   ;                ;                                                                                                                                                                                              ;                  ;                       ;
; divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|e1_dffe_1[5]                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:q_partial_1|mult_ijt:auto_generated|mac_mult1                     ; DATAB            ;                       ;
; divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|e1_dffe_1[5]~5                       ; Deleted         ; Register Packing ; Timing optimization ; COMBOUT   ;                ;                                                                                                                                                                                              ;                  ;                       ;
; divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|e1_dffe_1[6]                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:q_partial_1|mult_ijt:auto_generated|mac_mult1                     ; DATAB            ;                       ;
; divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|e1_dffe_1[6]~6                       ; Deleted         ; Register Packing ; Timing optimization ; COMBOUT   ;                ;                                                                                                                                                                                              ;                  ;                       ;
; divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|e1_dffe_1[7]                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:q_partial_1|mult_ijt:auto_generated|mac_mult1                     ; DATAB            ;                       ;
; divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|e1_dffe_1[7]~7                       ; Deleted         ; Register Packing ; Timing optimization ; COMBOUT   ;                ;                                                                                                                                                                                              ;                  ;                       ;
; divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|e1_dffe_1[8]                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:q_partial_1|mult_ijt:auto_generated|mac_mult1                     ; DATAB            ;                       ;
; divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|e1_dffe_1[8]~8                       ; Deleted         ; Register Packing ; Timing optimization ; COMBOUT   ;                ;                                                                                                                                                                                              ;                  ;                       ;
; divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|e1_dffe_1[9]                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:q_partial_1|mult_ijt:auto_generated|mac_mult1                     ; DATAB            ;                       ;
; divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|e1_dffe_1[9]~9                       ; Deleted         ; Register Packing ; Timing optimization ; COMBOUT   ;                ;                                                                                                                                                                                              ;                  ;                       ;
; divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|e1_dffe_1[10]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:q_partial_1|mult_ijt:auto_generated|mac_mult1                     ; DATAB            ;                       ;
; divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|e1_dffe_1[10]~10                     ; Deleted         ; Register Packing ; Timing optimization ; COMBOUT   ;                ;                                                                                                                                                                                              ;                  ;                       ;
; divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|e1_dffe_1[11]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:q_partial_1|mult_ijt:auto_generated|mac_mult1                     ; DATAB            ;                       ;
; divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|e1_dffe_1[11]~11                     ; Deleted         ; Register Packing ; Timing optimization ; COMBOUT   ;                ;                                                                                                                                                                                              ;                  ;                       ;
; divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|e1_dffe_1[12]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:q_partial_1|mult_ijt:auto_generated|mac_mult1                     ; DATAB            ;                       ;
; divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|e1_dffe_1[12]~12                     ; Deleted         ; Register Packing ; Timing optimization ; COMBOUT   ;                ;                                                                                                                                                                                              ;                  ;                       ;
; divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|e1_dffe_1[13]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:q_partial_1|mult_ijt:auto_generated|mac_mult1                     ; DATAB            ;                       ;
; divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|e1_dffe_1[13]~13                     ; Deleted         ; Register Packing ; Timing optimization ; COMBOUT   ;                ;                                                                                                                                                                                              ;                  ;                       ;
; divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|e1_dffe_1[14]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:q_partial_1|mult_ijt:auto_generated|mac_mult1                     ; DATAB            ;                       ;
; divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|e1_dffe_1[14]~14                     ; Deleted         ; Register Packing ; Timing optimization ; COMBOUT   ;                ;                                                                                                                                                                                              ;                  ;                       ;
; divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|e1_dffe_1[15]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:q_partial_1|mult_ijt:auto_generated|mac_mult1                     ; DATAB            ;                       ;
; divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|e1_dffe_1[15]~15                     ; Deleted         ; Register Packing ; Timing optimization ; COMBOUT   ;                ;                                                                                                                                                                                              ;                  ;                       ;
; divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|e1_dffe_1[16]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:q_partial_1|mult_ijt:auto_generated|mac_mult1                     ; DATAB            ;                       ;
; divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|e1_dffe_1[16]~16                     ; Deleted         ; Register Packing ; Timing optimization ; COMBOUT   ;                ;                                                                                                                                                                                              ;                  ;                       ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[0]                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_gjt:auto_generated|mac_mult1                ; DATAA            ;                       ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[1]                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_gjt:auto_generated|mac_mult1                ; DATAA            ;                       ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[2]                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_gjt:auto_generated|mac_mult1                ; DATAA            ;                       ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[3]                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_gjt:auto_generated|mac_mult1                ; DATAA            ;                       ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[4]                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_gjt:auto_generated|mac_mult1                ; DATAA            ;                       ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[5]                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_gjt:auto_generated|mac_mult1                ; DATAA            ;                       ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[6]                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_gjt:auto_generated|mac_mult1                ; DATAA            ;                       ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[7]                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_gjt:auto_generated|mac_mult1                ; DATAA            ;                       ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[8]                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_gjt:auto_generated|mac_mult1                ; DATAA            ;                       ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[9]                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_gjt:auto_generated|mac_mult1                ; DATAA            ;                       ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[10]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_gjt:auto_generated|mac_mult1                ; DATAA            ;                       ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[11]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_gjt:auto_generated|mac_mult1                ; DATAA            ;                       ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[12]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_gjt:auto_generated|mac_mult1                ; DATAA            ;                       ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[13]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_gjt:auto_generated|mac_mult1                ; DATAA            ;                       ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[14]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_gjt:auto_generated|mac_mult1                ; DATAA            ;                       ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[15]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_gjt:auto_generated|mac_mult1                ; DATAA            ;                       ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[16]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_gjt:auto_generated|mac_mult1                ; DATAA            ;                       ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[17]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_gjt:auto_generated|mac_mult1                ; DATAA            ;                       ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[17]                        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[17]~_Duplicate_1                                                 ; Q                ;                       ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[18]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_gjt:auto_generated|mac_mult3                ; DATAA            ;                       ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[18]                        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[18]~_Duplicate_1                                                 ; Q                ;                       ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[19]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_gjt:auto_generated|mac_mult3                ; DATAA            ;                       ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[19]                        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[19]~_Duplicate_1                                                 ; Q                ;                       ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[20]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_gjt:auto_generated|mac_mult3                ; DATAA            ;                       ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[20]                        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[20]~_Duplicate_1                                                 ; Q                ;                       ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[21]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_gjt:auto_generated|mac_mult3                ; DATAA            ;                       ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[21]                        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[21]~_Duplicate_1                                                 ; Q                ;                       ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[22]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_gjt:auto_generated|mac_mult3                ; DATAA            ;                       ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[22]                        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[22]~_Duplicate_1                                                 ; Q                ;                       ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[23]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_gjt:auto_generated|mac_mult3                ; DATAA            ;                       ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[23]                        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[23]~_Duplicate_1                                                 ; Q                ;                       ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[24]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_gjt:auto_generated|mac_mult3                ; DATAA            ;                       ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[24]                        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[24]~_Duplicate_1                                                 ; Q                ;                       ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[25]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_gjt:auto_generated|mac_mult3                ; DATAA            ;                       ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[25]                        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[25]~_Duplicate_1                                                 ; Q                ;                       ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[26]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_gjt:auto_generated|mac_mult3                ; DATAA            ;                       ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[26]                        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[26]~_Duplicate_1                                                 ; Q                ;                       ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[27]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_gjt:auto_generated|mac_mult3                ; DATAA            ;                       ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[27]                        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[27]~_Duplicate_1                                                 ; Q                ;                       ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[28]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_gjt:auto_generated|mac_mult3                ; DATAA            ;                       ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[28]                        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[28]~_Duplicate_1                                                 ; Q                ;                       ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[29]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_gjt:auto_generated|mac_mult3                ; DATAA            ;                       ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[29]                        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[29]~_Duplicate_1                                                 ; Q                ;                       ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[30]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_gjt:auto_generated|mac_mult3                ; DATAA            ;                       ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[30]                        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[30]~_Duplicate_1                                                 ; Q                ;                       ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[31]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_gjt:auto_generated|mac_mult3                ; DATAA            ;                       ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[31]                        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[31]~_Duplicate_1                                                 ; Q                ;                       ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[32]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_gjt:auto_generated|mac_mult3                ; DATAA            ;                       ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[32]                        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[32]~_Duplicate_1                                                 ; Q                ;                       ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[33]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_gjt:auto_generated|mac_mult3                ; DATAA            ;                       ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[33]                        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[33]~_Duplicate_1                                                 ; Q                ;                       ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|e1_dffe_1[0]                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:q_partial_1|mult_ijt:auto_generated|mac_mult1                     ; DATAB            ;                       ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|e1_dffe_1[0]~0                       ; Deleted         ; Register Packing ; Timing optimization ; COMBOUT   ;                ;                                                                                                                                                                                              ;                  ;                       ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|e1_dffe_1[1]                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:q_partial_1|mult_ijt:auto_generated|mac_mult1                     ; DATAB            ;                       ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|e1_dffe_1[1]~1                       ; Deleted         ; Register Packing ; Timing optimization ; COMBOUT   ;                ;                                                                                                                                                                                              ;                  ;                       ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|e1_dffe_1[2]                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:q_partial_1|mult_ijt:auto_generated|mac_mult1                     ; DATAB            ;                       ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|e1_dffe_1[2]~2                       ; Deleted         ; Register Packing ; Timing optimization ; COMBOUT   ;                ;                                                                                                                                                                                              ;                  ;                       ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|e1_dffe_1[3]                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:q_partial_1|mult_ijt:auto_generated|mac_mult1                     ; DATAB            ;                       ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|e1_dffe_1[3]~3                       ; Deleted         ; Register Packing ; Timing optimization ; COMBOUT   ;                ;                                                                                                                                                                                              ;                  ;                       ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|e1_dffe_1[4]                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:q_partial_1|mult_ijt:auto_generated|mac_mult1                     ; DATAB            ;                       ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|e1_dffe_1[4]~4                       ; Deleted         ; Register Packing ; Timing optimization ; COMBOUT   ;                ;                                                                                                                                                                                              ;                  ;                       ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|e1_dffe_1[5]                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:q_partial_1|mult_ijt:auto_generated|mac_mult1                     ; DATAB            ;                       ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|e1_dffe_1[5]~5                       ; Deleted         ; Register Packing ; Timing optimization ; COMBOUT   ;                ;                                                                                                                                                                                              ;                  ;                       ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|e1_dffe_1[6]                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:q_partial_1|mult_ijt:auto_generated|mac_mult1                     ; DATAB            ;                       ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|e1_dffe_1[6]~6                       ; Deleted         ; Register Packing ; Timing optimization ; COMBOUT   ;                ;                                                                                                                                                                                              ;                  ;                       ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|e1_dffe_1[7]                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:q_partial_1|mult_ijt:auto_generated|mac_mult1                     ; DATAB            ;                       ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|e1_dffe_1[7]~7                       ; Deleted         ; Register Packing ; Timing optimization ; COMBOUT   ;                ;                                                                                                                                                                                              ;                  ;                       ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|e1_dffe_1[8]                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:q_partial_1|mult_ijt:auto_generated|mac_mult1                     ; DATAB            ;                       ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|e1_dffe_1[8]~8                       ; Deleted         ; Register Packing ; Timing optimization ; COMBOUT   ;                ;                                                                                                                                                                                              ;                  ;                       ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|e1_dffe_1[9]                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:q_partial_1|mult_ijt:auto_generated|mac_mult1                     ; DATAB            ;                       ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|e1_dffe_1[9]~9                       ; Deleted         ; Register Packing ; Timing optimization ; COMBOUT   ;                ;                                                                                                                                                                                              ;                  ;                       ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|e1_dffe_1[10]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:q_partial_1|mult_ijt:auto_generated|mac_mult1                     ; DATAB            ;                       ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|e1_dffe_1[10]~10                     ; Deleted         ; Register Packing ; Timing optimization ; COMBOUT   ;                ;                                                                                                                                                                                              ;                  ;                       ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|e1_dffe_1[11]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:q_partial_1|mult_ijt:auto_generated|mac_mult1                     ; DATAB            ;                       ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|e1_dffe_1[11]~11                     ; Deleted         ; Register Packing ; Timing optimization ; COMBOUT   ;                ;                                                                                                                                                                                              ;                  ;                       ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|e1_dffe_1[12]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:q_partial_1|mult_ijt:auto_generated|mac_mult1                     ; DATAB            ;                       ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|e1_dffe_1[12]~12                     ; Deleted         ; Register Packing ; Timing optimization ; COMBOUT   ;                ;                                                                                                                                                                                              ;                  ;                       ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|e1_dffe_1[13]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:q_partial_1|mult_ijt:auto_generated|mac_mult1                     ; DATAB            ;                       ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|e1_dffe_1[13]~13                     ; Deleted         ; Register Packing ; Timing optimization ; COMBOUT   ;                ;                                                                                                                                                                                              ;                  ;                       ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|e1_dffe_1[14]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:q_partial_1|mult_ijt:auto_generated|mac_mult1                     ; DATAB            ;                       ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|e1_dffe_1[14]~14                     ; Deleted         ; Register Packing ; Timing optimization ; COMBOUT   ;                ;                                                                                                                                                                                              ;                  ;                       ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|e1_dffe_1[15]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:q_partial_1|mult_ijt:auto_generated|mac_mult1                     ; DATAB            ;                       ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|e1_dffe_1[15]~15                     ; Deleted         ; Register Packing ; Timing optimization ; COMBOUT   ;                ;                                                                                                                                                                                              ;                  ;                       ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|e1_dffe_1[16]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:q_partial_1|mult_ijt:auto_generated|mac_mult1                     ; DATAB            ;                       ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|e1_dffe_1[16]~16                     ; Deleted         ; Register Packing ; Timing optimization ; COMBOUT   ;                ;                                                                                                                                                                                              ;                  ;                       ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|man_b_dffe1_dffe1[0]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:b1_prod|mult_9jt:auto_generated|mac_mult1                         ; DATAA            ;                       ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|man_b_dffe1_dffe1[1]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:b1_prod|mult_9jt:auto_generated|mac_mult1                         ; DATAA            ;                       ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|man_b_dffe1_dffe1[2]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:b1_prod|mult_9jt:auto_generated|mac_mult1                         ; DATAA            ;                       ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|man_b_dffe1_dffe1[3]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:b1_prod|mult_9jt:auto_generated|mac_mult1                         ; DATAA            ;                       ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|man_b_dffe1_dffe1[4]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:b1_prod|mult_9jt:auto_generated|mac_mult1                         ; DATAA            ;                       ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|man_b_dffe1_dffe1[5]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:b1_prod|mult_9jt:auto_generated|mac_mult1                         ; DATAA            ;                       ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|man_b_dffe1_dffe1[6]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:b1_prod|mult_9jt:auto_generated|mac_mult1                         ; DATAA            ;                       ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|man_b_dffe1_dffe1[7]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:b1_prod|mult_9jt:auto_generated|mac_mult1                         ; DATAA            ;                       ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|man_b_dffe1_dffe1[8]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:b1_prod|mult_9jt:auto_generated|mac_mult1                         ; DATAA            ;                       ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|man_b_dffe1_dffe1[9]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:b1_prod|mult_9jt:auto_generated|mac_mult1                         ; DATAA            ;                       ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|man_b_dffe1_dffe1[10]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:b1_prod|mult_9jt:auto_generated|mac_mult1                         ; DATAA            ;                       ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|man_b_dffe1_dffe1[11]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:b1_prod|mult_9jt:auto_generated|mac_mult1                         ; DATAA            ;                       ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|man_b_dffe1_dffe1[12]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:b1_prod|mult_9jt:auto_generated|mac_mult1                         ; DATAA            ;                       ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|man_b_dffe1_dffe1[13]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:b1_prod|mult_9jt:auto_generated|mac_mult1                         ; DATAA            ;                       ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|man_b_dffe1_dffe1[14]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:b1_prod|mult_9jt:auto_generated|mac_mult1                         ; DATAA            ;                       ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|man_b_dffe1_dffe1[15]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:b1_prod|mult_9jt:auto_generated|mac_mult1                         ; DATAA            ;                       ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|man_b_dffe1_dffe1[16]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:b1_prod|mult_9jt:auto_generated|mac_mult1                         ; DATAA            ;                       ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|man_b_dffe1_dffe1[17]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:b1_prod|mult_9jt:auto_generated|mac_mult1                         ; DATAA            ;                       ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|man_result_dffe[0]                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mymult1:inst23|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult5                                                          ; DATAB            ;                       ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|man_result_dffe[0]                   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|man_result_dffe[0]~_Duplicate_1                                            ; Q                ;                       ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|man_result_dffe[0]~_Duplicate_1      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mymult1:inst23|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult1                                                          ; DATAB            ;                       ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|man_result_dffe[0]~_Duplicate_1      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|man_result_dffe[0]~_Duplicate_2                                            ; Q                ;                       ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|man_result_dffe[1]                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mymult1:inst23|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult5                                                          ; DATAB            ;                       ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|man_result_dffe[1]                   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|man_result_dffe[1]~_Duplicate_1                                            ; Q                ;                       ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|man_result_dffe[1]~_Duplicate_1      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mymult1:inst23|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult1                                                          ; DATAB            ;                       ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|man_result_dffe[1]~_Duplicate_1      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|man_result_dffe[1]~_Duplicate_2                                            ; Q                ;                       ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|man_result_dffe[2]                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mymult1:inst23|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult5                                                          ; DATAB            ;                       ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|man_result_dffe[2]                   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|man_result_dffe[2]~_Duplicate_1                                            ; Q                ;                       ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|man_result_dffe[2]~_Duplicate_1      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mymult1:inst23|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult1                                                          ; DATAB            ;                       ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|man_result_dffe[2]~_Duplicate_1      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|man_result_dffe[2]~_Duplicate_2                                            ; Q                ;                       ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|man_result_dffe[3]                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mymult1:inst23|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult5                                                          ; DATAB            ;                       ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|man_result_dffe[3]                   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|man_result_dffe[3]~_Duplicate_1                                            ; Q                ;                       ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|man_result_dffe[3]~_Duplicate_1      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mymult1:inst23|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult1                                                          ; DATAB            ;                       ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|man_result_dffe[3]~_Duplicate_1      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|man_result_dffe[3]~_Duplicate_2                                            ; Q                ;                       ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|man_result_dffe[4]                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mymult1:inst23|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult5                                                          ; DATAB            ;                       ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|man_result_dffe[4]                   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|man_result_dffe[4]~_Duplicate_1                                            ; Q                ;                       ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|man_result_dffe[4]~_Duplicate_1      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mymult1:inst23|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult1                                                          ; DATAB            ;                       ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|man_result_dffe[4]~_Duplicate_1      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|man_result_dffe[4]~_Duplicate_2                                            ; Q                ;                       ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|man_result_dffe[5]                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mymult1:inst23|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult5                                                          ; DATAB            ;                       ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|man_result_dffe[5]                   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|man_result_dffe[5]~_Duplicate_1                                            ; Q                ;                       ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|man_result_dffe[5]~_Duplicate_1      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mymult1:inst23|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult1                                                          ; DATAB            ;                       ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|man_result_dffe[5]~_Duplicate_1      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|man_result_dffe[5]~_Duplicate_2                                            ; Q                ;                       ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|man_result_dffe[6]                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mymult1:inst23|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult5                                                          ; DATAB            ;                       ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|man_result_dffe[6]                   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|man_result_dffe[6]~_Duplicate_1                                            ; Q                ;                       ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|man_result_dffe[6]~_Duplicate_1      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mymult1:inst23|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult1                                                          ; DATAB            ;                       ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|man_result_dffe[6]~_Duplicate_1      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|man_result_dffe[6]~_Duplicate_2                                            ; Q                ;                       ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|man_result_dffe[7]                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mymult1:inst23|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult5                                                          ; DATAB            ;                       ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|man_result_dffe[7]                   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|man_result_dffe[7]~_Duplicate_1                                            ; Q                ;                       ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|man_result_dffe[7]~_Duplicate_1      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mymult1:inst23|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult1                                                          ; DATAB            ;                       ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|man_result_dffe[7]~_Duplicate_1      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|man_result_dffe[7]~_Duplicate_2                                            ; Q                ;                       ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|man_result_dffe[8]                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mymult1:inst23|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult5                                                          ; DATAB            ;                       ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|man_result_dffe[8]                   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|man_result_dffe[8]~_Duplicate_1                                            ; Q                ;                       ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|man_result_dffe[8]~_Duplicate_1      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mymult1:inst23|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult1                                                          ; DATAB            ;                       ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|man_result_dffe[8]~_Duplicate_1      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|man_result_dffe[8]~_Duplicate_2                                            ; Q                ;                       ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|man_result_dffe[9]                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mymult1:inst23|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult5                                                          ; DATAB            ;                       ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|man_result_dffe[9]                   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|man_result_dffe[9]~_Duplicate_1                                            ; Q                ;                       ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|man_result_dffe[9]~_Duplicate_1      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mymult1:inst23|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult1                                                          ; DATAB            ;                       ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|man_result_dffe[9]~_Duplicate_1      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|man_result_dffe[9]~_Duplicate_2                                            ; Q                ;                       ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|man_result_dffe[10]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mymult1:inst23|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult5                                                          ; DATAB            ;                       ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|man_result_dffe[10]                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|man_result_dffe[10]~_Duplicate_1                                           ; Q                ;                       ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|man_result_dffe[10]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mymult1:inst23|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult1                                                          ; DATAB            ;                       ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|man_result_dffe[10]~_Duplicate_1     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|man_result_dffe[10]~_Duplicate_2                                           ; Q                ;                       ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|man_result_dffe[11]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mymult1:inst23|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult5                                                          ; DATAB            ;                       ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|man_result_dffe[11]                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|man_result_dffe[11]~_Duplicate_1                                           ; Q                ;                       ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|man_result_dffe[11]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mymult1:inst23|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult1                                                          ; DATAB            ;                       ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|man_result_dffe[11]~_Duplicate_1     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|man_result_dffe[11]~_Duplicate_2                                           ; Q                ;                       ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|man_result_dffe[12]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mymult1:inst23|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult5                                                          ; DATAB            ;                       ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|man_result_dffe[12]                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|man_result_dffe[12]~_Duplicate_1                                           ; Q                ;                       ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|man_result_dffe[12]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mymult1:inst23|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult1                                                          ; DATAB            ;                       ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|man_result_dffe[12]~_Duplicate_1     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|man_result_dffe[12]~_Duplicate_2                                           ; Q                ;                       ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|man_result_dffe[13]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mymult1:inst23|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult5                                                          ; DATAB            ;                       ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|man_result_dffe[13]                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|man_result_dffe[13]~_Duplicate_1                                           ; Q                ;                       ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|man_result_dffe[13]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mymult1:inst23|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult1                                                          ; DATAB            ;                       ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|man_result_dffe[13]~_Duplicate_1     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|man_result_dffe[13]~_Duplicate_2                                           ; Q                ;                       ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|man_result_dffe[14]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mymult1:inst23|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult5                                                          ; DATAB            ;                       ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|man_result_dffe[14]                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|man_result_dffe[14]~_Duplicate_1                                           ; Q                ;                       ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|man_result_dffe[14]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mymult1:inst23|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult1                                                          ; DATAB            ;                       ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|man_result_dffe[14]~_Duplicate_1     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|man_result_dffe[14]~_Duplicate_2                                           ; Q                ;                       ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|man_result_dffe[15]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mymult1:inst23|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult5                                                          ; DATAB            ;                       ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|man_result_dffe[15]                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|man_result_dffe[15]~_Duplicate_1                                           ; Q                ;                       ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|man_result_dffe[15]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mymult1:inst23|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult1                                                          ; DATAB            ;                       ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|man_result_dffe[15]~_Duplicate_1     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|man_result_dffe[15]~_Duplicate_2                                           ; Q                ;                       ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|man_result_dffe[16]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mymult1:inst23|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult5                                                          ; DATAB            ;                       ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|man_result_dffe[16]                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|man_result_dffe[16]~_Duplicate_1                                           ; Q                ;                       ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|man_result_dffe[16]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mymult1:inst23|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult1                                                          ; DATAB            ;                       ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|man_result_dffe[16]~_Duplicate_1     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|man_result_dffe[16]~_Duplicate_2                                           ; Q                ;                       ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|man_result_dffe[17]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mymult1:inst23|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult5                                                          ; DATAB            ;                       ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|man_result_dffe[17]                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|man_result_dffe[17]~_Duplicate_1                                           ; Q                ;                       ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|man_result_dffe[17]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mymult1:inst23|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult1                                                          ; DATAB            ;                       ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|man_result_dffe[17]~_Duplicate_1     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|man_result_dffe[17]~_Duplicate_2                                           ; Q                ;                       ;
; memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[0]                                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|mymult1:inst|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult5                                  ; DATAB            ;                       ;
; memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[0]                                                   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[0]~_Duplicate_1                                                                            ; Q                ;                       ;
; memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[0]~_Duplicate_1                                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|mymult1:inst|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult1                                  ; DATAB            ;                       ;
; memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[0]~_Duplicate_1                                      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[0]~_Duplicate_2                                                                            ; Q                ;                       ;
; memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[1]                                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|mymult1:inst|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult5                                  ; DATAB            ;                       ;
; memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[1]                                                   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[1]~_Duplicate_1                                                                            ; Q                ;                       ;
; memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[1]~_Duplicate_1                                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|mymult1:inst|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult1                                  ; DATAB            ;                       ;
; memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[1]~_Duplicate_1                                      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[1]~_Duplicate_2                                                                            ; Q                ;                       ;
; memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[2]                                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|mymult1:inst|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult5                                  ; DATAB            ;                       ;
; memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[2]                                                   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[2]~_Duplicate_1                                                                            ; Q                ;                       ;
; memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[2]~_Duplicate_1                                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|mymult1:inst|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult1                                  ; DATAB            ;                       ;
; memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[2]~_Duplicate_1                                      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[2]~_Duplicate_2                                                                            ; Q                ;                       ;
; memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[3]                                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|mymult1:inst|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult5                                  ; DATAB            ;                       ;
; memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[3]                                                   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[3]~_Duplicate_1                                                                            ; Q                ;                       ;
; memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[3]~_Duplicate_1                                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|mymult1:inst|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult1                                  ; DATAB            ;                       ;
; memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[3]~_Duplicate_1                                      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[3]~_Duplicate_2                                                                            ; Q                ;                       ;
; memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[4]                                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|mymult1:inst|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult5                                  ; DATAB            ;                       ;
; memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[4]                                                   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[4]~_Duplicate_1                                                                            ; Q                ;                       ;
; memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[4]~_Duplicate_1                                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|mymult1:inst|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult1                                  ; DATAB            ;                       ;
; memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[4]~_Duplicate_1                                      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[4]~_Duplicate_2                                                                            ; Q                ;                       ;
; memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[5]                                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|mymult1:inst|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult5                                  ; DATAB            ;                       ;
; memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[5]                                                   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[5]~_Duplicate_1                                                                            ; Q                ;                       ;
; memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[5]~_Duplicate_1                                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|mymult1:inst|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult1                                  ; DATAB            ;                       ;
; memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[5]~_Duplicate_1                                      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[5]~_Duplicate_2                                                                            ; Q                ;                       ;
; memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[6]                                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|mymult1:inst|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult5                                  ; DATAB            ;                       ;
; memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[6]                                                   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[6]~_Duplicate_1                                                                            ; Q                ;                       ;
; memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[6]~_Duplicate_1                                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|mymult1:inst|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult1                                  ; DATAB            ;                       ;
; memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[6]~_Duplicate_1                                      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[6]~_Duplicate_2                                                                            ; Q                ;                       ;
; memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[7]                                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|mymult1:inst|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult5                                  ; DATAB            ;                       ;
; memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[7]                                                   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[7]~_Duplicate_1                                                                            ; Q                ;                       ;
; memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[7]~_Duplicate_1                                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|mymult1:inst|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult1                                  ; DATAB            ;                       ;
; memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[7]~_Duplicate_1                                      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[7]~_Duplicate_2                                                                            ; Q                ;                       ;
; memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[8]                                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|mymult1:inst|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult5                                  ; DATAB            ;                       ;
; memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[8]                                                   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[8]~_Duplicate_1                                                                            ; Q                ;                       ;
; memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[8]~_Duplicate_1                                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|mymult1:inst|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult1                                  ; DATAB            ;                       ;
; memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[8]~_Duplicate_1                                      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[8]~_Duplicate_2                                                                            ; Q                ;                       ;
; memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[9]                                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|mymult1:inst|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult5                                  ; DATAB            ;                       ;
; memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[9]                                                   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[9]~_Duplicate_1                                                                            ; Q                ;                       ;
; memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[9]~_Duplicate_1                                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|mymult1:inst|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult1                                  ; DATAB            ;                       ;
; memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[9]~_Duplicate_1                                      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[9]~_Duplicate_2                                                                            ; Q                ;                       ;
; memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[10]                                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|mymult1:inst|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult5                                  ; DATAB            ;                       ;
; memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[10]                                                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[10]~_Duplicate_1                                                                           ; Q                ;                       ;
; memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[10]~_Duplicate_1                                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|mymult1:inst|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult1                                  ; DATAB            ;                       ;
; memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[10]~_Duplicate_1                                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[10]~_Duplicate_2                                                                           ; Q                ;                       ;
; memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[11]                                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|mymult1:inst|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult5                                  ; DATAB            ;                       ;
; memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[11]                                                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[11]~_Duplicate_1                                                                           ; Q                ;                       ;
; memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[11]~_Duplicate_1                                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|mymult1:inst|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult1                                  ; DATAB            ;                       ;
; memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[11]~_Duplicate_1                                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[11]~_Duplicate_2                                                                           ; Q                ;                       ;
; memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[12]                                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|mymult1:inst|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult5                                  ; DATAB            ;                       ;
; memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[12]                                                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[12]~_Duplicate_1                                                                           ; Q                ;                       ;
; memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[12]~_Duplicate_1                                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|mymult1:inst|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult1                                  ; DATAB            ;                       ;
; memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[12]~_Duplicate_1                                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[12]~_Duplicate_2                                                                           ; Q                ;                       ;
; memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[13]                                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|mymult1:inst|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult5                                  ; DATAB            ;                       ;
; memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[13]                                                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[13]~_Duplicate_1                                                                           ; Q                ;                       ;
; memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[13]~_Duplicate_1                                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|mymult1:inst|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult1                                  ; DATAB            ;                       ;
; memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[13]~_Duplicate_1                                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[13]~_Duplicate_2                                                                           ; Q                ;                       ;
; memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[14]                                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|mymult1:inst|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult5                                  ; DATAB            ;                       ;
; memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[14]                                                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[14]~_Duplicate_1                                                                           ; Q                ;                       ;
; memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[14]~_Duplicate_1                                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|mymult1:inst|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult1                                  ; DATAB            ;                       ;
; memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[14]~_Duplicate_1                                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[14]~_Duplicate_2                                                                           ; Q                ;                       ;
; memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[15]                                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|mymult1:inst|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult5                                  ; DATAB            ;                       ;
; memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[15]                                                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[15]~_Duplicate_1                                                                           ; Q                ;                       ;
; memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[15]~_Duplicate_1                                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|mymult1:inst|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult1                                  ; DATAB            ;                       ;
; memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[15]~_Duplicate_1                                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[15]~_Duplicate_2                                                                           ; Q                ;                       ;
; memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[16]                                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|mymult1:inst|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult5                                  ; DATAB            ;                       ;
; memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[16]                                                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[16]~_Duplicate_1                                                                           ; Q                ;                       ;
; memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[16]~_Duplicate_1                                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|mymult1:inst|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult1                                  ; DATAB            ;                       ;
; memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[16]~_Duplicate_1                                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[16]~_Duplicate_2                                                                           ; Q                ;                       ;
; memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[17]                                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|mymult1:inst|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult5                                  ; DATAB            ;                       ;
; memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[17]                                                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[17]~_Duplicate_1                                                                           ; Q                ;                       ;
; memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[17]~_Duplicate_1                                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|mymult1:inst|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult1                                  ; DATAB            ;                       ;
; memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[17]~_Duplicate_1                                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[17]~_Duplicate_2                                                                           ; Q                ;                       ;
; memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[0]                                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|mymult1:inst1|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult5                                 ; DATAB            ;                       ;
; memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[0]                                       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[0]~_Duplicate_1                                                                ; Q                ;                       ;
; memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[0]~_Duplicate_1                          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|mymult1:inst1|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult1                                 ; DATAB            ;                       ;
; memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[0]~_Duplicate_1                          ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[0]~_Duplicate_2                                                                ; Q                ;                       ;
; memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[1]                                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|mymult1:inst1|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult5                                 ; DATAB            ;                       ;
; memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[1]                                       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[1]~_Duplicate_1                                                                ; Q                ;                       ;
; memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[1]~_Duplicate_1                          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|mymult1:inst1|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult1                                 ; DATAB            ;                       ;
; memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[1]~_Duplicate_1                          ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[1]~_Duplicate_2                                                                ; Q                ;                       ;
; memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[2]                                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|mymult1:inst1|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult5                                 ; DATAB            ;                       ;
; memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[2]                                       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[2]~_Duplicate_1                                                                ; Q                ;                       ;
; memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[2]~_Duplicate_1                          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|mymult1:inst1|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult1                                 ; DATAB            ;                       ;
; memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[2]~_Duplicate_1                          ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[2]~_Duplicate_2                                                                ; Q                ;                       ;
; memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[3]                                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|mymult1:inst1|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult5                                 ; DATAB            ;                       ;
; memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[3]                                       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[3]~_Duplicate_1                                                                ; Q                ;                       ;
; memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[3]~_Duplicate_1                          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|mymult1:inst1|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult1                                 ; DATAB            ;                       ;
; memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[3]~_Duplicate_1                          ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[3]~_Duplicate_2                                                                ; Q                ;                       ;
; memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[4]                                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|mymult1:inst1|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult5                                 ; DATAB            ;                       ;
; memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[4]                                       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[4]~_Duplicate_1                                                                ; Q                ;                       ;
; memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[4]~_Duplicate_1                          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|mymult1:inst1|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult1                                 ; DATAB            ;                       ;
; memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[4]~_Duplicate_1                          ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[4]~_Duplicate_2                                                                ; Q                ;                       ;
; memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[5]                                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|mymult1:inst1|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult5                                 ; DATAB            ;                       ;
; memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[5]                                       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[5]~_Duplicate_1                                                                ; Q                ;                       ;
; memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[5]~_Duplicate_1                          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|mymult1:inst1|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult1                                 ; DATAB            ;                       ;
; memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[5]~_Duplicate_1                          ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[5]~_Duplicate_2                                                                ; Q                ;                       ;
; memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[6]                                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|mymult1:inst1|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult5                                 ; DATAB            ;                       ;
; memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[6]                                       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[6]~_Duplicate_1                                                                ; Q                ;                       ;
; memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[6]~_Duplicate_1                          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|mymult1:inst1|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult1                                 ; DATAB            ;                       ;
; memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[6]~_Duplicate_1                          ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[6]~_Duplicate_2                                                                ; Q                ;                       ;
; memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[7]                                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|mymult1:inst1|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult5                                 ; DATAB            ;                       ;
; memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[7]                                       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[7]~_Duplicate_1                                                                ; Q                ;                       ;
; memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[7]~_Duplicate_1                          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|mymult1:inst1|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult1                                 ; DATAB            ;                       ;
; memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[7]~_Duplicate_1                          ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[7]~_Duplicate_2                                                                ; Q                ;                       ;
; memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[8]                                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|mymult1:inst1|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult5                                 ; DATAB            ;                       ;
; memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[8]                                       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[8]~_Duplicate_1                                                                ; Q                ;                       ;
; memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[8]~_Duplicate_1                          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|mymult1:inst1|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult1                                 ; DATAB            ;                       ;
; memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[8]~_Duplicate_1                          ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[8]~_Duplicate_2                                                                ; Q                ;                       ;
; memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[9]                                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|mymult1:inst1|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult5                                 ; DATAB            ;                       ;
; memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[9]                                       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[9]~_Duplicate_1                                                                ; Q                ;                       ;
; memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[9]~_Duplicate_1                          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|mymult1:inst1|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult1                                 ; DATAB            ;                       ;
; memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[9]~_Duplicate_1                          ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[9]~_Duplicate_2                                                                ; Q                ;                       ;
; memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[10]                                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|mymult1:inst1|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult5                                 ; DATAB            ;                       ;
; memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[10]                                      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[10]~_Duplicate_1                                                               ; Q                ;                       ;
; memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[10]~_Duplicate_1                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|mymult1:inst1|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult1                                 ; DATAB            ;                       ;
; memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[10]~_Duplicate_1                         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[10]~_Duplicate_2                                                               ; Q                ;                       ;
; memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[11]                                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|mymult1:inst1|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult5                                 ; DATAB            ;                       ;
; memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[11]                                      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[11]~_Duplicate_1                                                               ; Q                ;                       ;
; memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[11]~_Duplicate_1                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|mymult1:inst1|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult1                                 ; DATAB            ;                       ;
; memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[11]~_Duplicate_1                         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[11]~_Duplicate_2                                                               ; Q                ;                       ;
; memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[12]                                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|mymult1:inst1|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult5                                 ; DATAB            ;                       ;
; memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[12]                                      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[12]~_Duplicate_1                                                               ; Q                ;                       ;
; memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[12]~_Duplicate_1                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|mymult1:inst1|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult1                                 ; DATAB            ;                       ;
; memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[12]~_Duplicate_1                         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[12]~_Duplicate_2                                                               ; Q                ;                       ;
; memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[13]                                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|mymult1:inst1|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult5                                 ; DATAB            ;                       ;
; memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[13]                                      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[13]~_Duplicate_1                                                               ; Q                ;                       ;
; memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[13]~_Duplicate_1                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|mymult1:inst1|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult1                                 ; DATAB            ;                       ;
; memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[13]~_Duplicate_1                         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[13]~_Duplicate_2                                                               ; Q                ;                       ;
; memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[14]                                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|mymult1:inst1|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult5                                 ; DATAB            ;                       ;
; memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[14]                                      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[14]~_Duplicate_1                                                               ; Q                ;                       ;
; memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[14]~_Duplicate_1                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|mymult1:inst1|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult1                                 ; DATAB            ;                       ;
; memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[14]~_Duplicate_1                         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[14]~_Duplicate_2                                                               ; Q                ;                       ;
; memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[15]                                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|mymult1:inst1|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult5                                 ; DATAB            ;                       ;
; memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[15]                                      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[15]~_Duplicate_1                                                               ; Q                ;                       ;
; memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[15]~_Duplicate_1                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|mymult1:inst1|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult1                                 ; DATAB            ;                       ;
; memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[15]~_Duplicate_1                         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[15]~_Duplicate_2                                                               ; Q                ;                       ;
; memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[16]                                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|mymult1:inst1|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult5                                 ; DATAB            ;                       ;
; memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[16]                                      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[16]~_Duplicate_1                                                               ; Q                ;                       ;
; memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[16]~_Duplicate_1                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|mymult1:inst1|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult1                                 ; DATAB            ;                       ;
; memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[16]~_Duplicate_1                         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[16]~_Duplicate_2                                                               ; Q                ;                       ;
; memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[17]                                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|mymult1:inst1|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult5                                 ; DATAB            ;                       ;
; memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[17]                                      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[17]~_Duplicate_1                                                               ; Q                ;                       ;
; memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[17]~_Duplicate_1                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|mymult1:inst1|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult1                                 ; DATAB            ;                       ;
; memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[17]~_Duplicate_1                         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_out_dffe5[17]~_Duplicate_2                                                               ; Q                ;                       ;
; memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|man_out_dffe5[0]                                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|mymult1:inst3|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult3                                            ; DATAA            ;                       ;
; memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|man_out_dffe5[0]                                       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|man_out_dffe5[0]~_Duplicate_1                                                                ; Q                ;                       ;
; memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|man_out_dffe5[0]~_Duplicate_1                          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|mymult1:inst3|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult1                                            ; DATAA            ;                       ;
; memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|man_out_dffe5[0]~_Duplicate_1                          ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|man_out_dffe5[0]~_Duplicate_2                                                                ; Q                ;                       ;
; memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|man_out_dffe5[1]                                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|mymult1:inst3|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult3                                            ; DATAA            ;                       ;
; memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|man_out_dffe5[1]                                       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|man_out_dffe5[1]~_Duplicate_1                                                                ; Q                ;                       ;
; memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|man_out_dffe5[1]~_Duplicate_1                          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|mymult1:inst3|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult1                                            ; DATAA            ;                       ;
; memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|man_out_dffe5[1]~_Duplicate_1                          ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|man_out_dffe5[1]~_Duplicate_2                                                                ; Q                ;                       ;
; memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|man_out_dffe5[2]                                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|mymult1:inst3|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult3                                            ; DATAA            ;                       ;
; memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|man_out_dffe5[2]                                       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|man_out_dffe5[2]~_Duplicate_1                                                                ; Q                ;                       ;
; memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|man_out_dffe5[2]~_Duplicate_1                          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|mymult1:inst3|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult1                                            ; DATAA            ;                       ;
; memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|man_out_dffe5[2]~_Duplicate_1                          ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|man_out_dffe5[2]~_Duplicate_2                                                                ; Q                ;                       ;
; memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|man_out_dffe5[3]                                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|mymult1:inst3|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult3                                            ; DATAA            ;                       ;
; memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|man_out_dffe5[3]                                       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|man_out_dffe5[3]~_Duplicate_1                                                                ; Q                ;                       ;
; memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|man_out_dffe5[3]~_Duplicate_1                          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|mymult1:inst3|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult1                                            ; DATAA            ;                       ;
; memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|man_out_dffe5[3]~_Duplicate_1                          ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|man_out_dffe5[3]~_Duplicate_2                                                                ; Q                ;                       ;
; memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|man_out_dffe5[4]                                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|mymult1:inst3|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult3                                            ; DATAA            ;                       ;
; memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|man_out_dffe5[4]                                       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|man_out_dffe5[4]~_Duplicate_1                                                                ; Q                ;                       ;
; memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|man_out_dffe5[4]~_Duplicate_1                          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|mymult1:inst3|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult1                                            ; DATAA            ;                       ;
; memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|man_out_dffe5[4]~_Duplicate_1                          ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|man_out_dffe5[4]~_Duplicate_2                                                                ; Q                ;                       ;
; memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|man_out_dffe5[5]                                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|mymult1:inst3|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult3                                            ; DATAA            ;                       ;
; memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|man_out_dffe5[5]                                       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|man_out_dffe5[5]~_Duplicate_1                                                                ; Q                ;                       ;
; memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|man_out_dffe5[5]~_Duplicate_1                          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|mymult1:inst3|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult1                                            ; DATAA            ;                       ;
; memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|man_out_dffe5[5]~_Duplicate_1                          ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|man_out_dffe5[5]~_Duplicate_2                                                                ; Q                ;                       ;
; memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|man_out_dffe5[6]                                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|mymult1:inst3|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult3                                            ; DATAA            ;                       ;
; memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|man_out_dffe5[6]                                       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|man_out_dffe5[6]~_Duplicate_1                                                                ; Q                ;                       ;
; memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|man_out_dffe5[6]~_Duplicate_1                          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|mymult1:inst3|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult1                                            ; DATAA            ;                       ;
; memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|man_out_dffe5[6]~_Duplicate_1                          ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|man_out_dffe5[6]~_Duplicate_2                                                                ; Q                ;                       ;
; memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|man_out_dffe5[7]                                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|mymult1:inst3|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult3                                            ; DATAA            ;                       ;
; memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|man_out_dffe5[7]                                       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|man_out_dffe5[7]~_Duplicate_1                                                                ; Q                ;                       ;
; memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|man_out_dffe5[7]~_Duplicate_1                          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|mymult1:inst3|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult1                                            ; DATAA            ;                       ;
; memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|man_out_dffe5[7]~_Duplicate_1                          ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|man_out_dffe5[7]~_Duplicate_2                                                                ; Q                ;                       ;
; memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|man_out_dffe5[8]                                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|mymult1:inst3|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult3                                            ; DATAA            ;                       ;
; memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|man_out_dffe5[8]                                       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|man_out_dffe5[8]~_Duplicate_1                                                                ; Q                ;                       ;
; memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|man_out_dffe5[8]~_Duplicate_1                          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|mymult1:inst3|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult1                                            ; DATAA            ;                       ;
; memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|man_out_dffe5[8]~_Duplicate_1                          ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|man_out_dffe5[8]~_Duplicate_2                                                                ; Q                ;                       ;
; memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|man_out_dffe5[9]                                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|mymult1:inst3|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult3                                            ; DATAA            ;                       ;
; memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|man_out_dffe5[9]                                       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|man_out_dffe5[9]~_Duplicate_1                                                                ; Q                ;                       ;
; memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|man_out_dffe5[9]~_Duplicate_1                          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|mymult1:inst3|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult1                                            ; DATAA            ;                       ;
; memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|man_out_dffe5[9]~_Duplicate_1                          ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|man_out_dffe5[9]~_Duplicate_2                                                                ; Q                ;                       ;
; memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|man_out_dffe5[10]                                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|mymult1:inst3|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult3                                            ; DATAA            ;                       ;
; memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|man_out_dffe5[10]                                      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|man_out_dffe5[10]~_Duplicate_1                                                               ; Q                ;                       ;
; memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|man_out_dffe5[10]~_Duplicate_1                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|mymult1:inst3|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult1                                            ; DATAA            ;                       ;
; memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|man_out_dffe5[10]~_Duplicate_1                         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|man_out_dffe5[10]~_Duplicate_2                                                               ; Q                ;                       ;
; memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|man_out_dffe5[11]                                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|mymult1:inst3|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult3                                            ; DATAA            ;                       ;
; memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|man_out_dffe5[11]                                      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|man_out_dffe5[11]~_Duplicate_1                                                               ; Q                ;                       ;
; memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|man_out_dffe5[11]~_Duplicate_1                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|mymult1:inst3|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult1                                            ; DATAA            ;                       ;
; memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|man_out_dffe5[11]~_Duplicate_1                         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|man_out_dffe5[11]~_Duplicate_2                                                               ; Q                ;                       ;
; memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|man_out_dffe5[12]                                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|mymult1:inst3|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult3                                            ; DATAA            ;                       ;
; memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|man_out_dffe5[12]                                      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|man_out_dffe5[12]~_Duplicate_1                                                               ; Q                ;                       ;
; memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|man_out_dffe5[12]~_Duplicate_1                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|mymult1:inst3|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult1                                            ; DATAA            ;                       ;
; memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|man_out_dffe5[12]~_Duplicate_1                         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|man_out_dffe5[12]~_Duplicate_2                                                               ; Q                ;                       ;
; memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|man_out_dffe5[13]                                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|mymult1:inst3|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult3                                            ; DATAA            ;                       ;
; memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|man_out_dffe5[13]                                      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|man_out_dffe5[13]~_Duplicate_1                                                               ; Q                ;                       ;
; memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|man_out_dffe5[13]~_Duplicate_1                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|mymult1:inst3|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult1                                            ; DATAA            ;                       ;
; memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|man_out_dffe5[13]~_Duplicate_1                         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|man_out_dffe5[13]~_Duplicate_2                                                               ; Q                ;                       ;
; memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|man_out_dffe5[14]                                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|mymult1:inst3|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult3                                            ; DATAA            ;                       ;
; memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|man_out_dffe5[14]                                      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|man_out_dffe5[14]~_Duplicate_1                                                               ; Q                ;                       ;
; memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|man_out_dffe5[14]~_Duplicate_1                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|mymult1:inst3|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult1                                            ; DATAA            ;                       ;
; memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|man_out_dffe5[14]~_Duplicate_1                         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|man_out_dffe5[14]~_Duplicate_2                                                               ; Q                ;                       ;
; memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|man_out_dffe5[15]                                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|mymult1:inst3|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult3                                            ; DATAA            ;                       ;
; memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|man_out_dffe5[15]                                      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|man_out_dffe5[15]~_Duplicate_1                                                               ; Q                ;                       ;
; memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|man_out_dffe5[15]~_Duplicate_1                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|mymult1:inst3|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult1                                            ; DATAA            ;                       ;
; memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|man_out_dffe5[15]~_Duplicate_1                         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|man_out_dffe5[15]~_Duplicate_2                                                               ; Q                ;                       ;
; memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|man_out_dffe5[16]                                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|mymult1:inst3|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult3                                            ; DATAA            ;                       ;
; memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|man_out_dffe5[16]                                      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|man_out_dffe5[16]~_Duplicate_1                                                               ; Q                ;                       ;
; memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|man_out_dffe5[16]~_Duplicate_1                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|mymult1:inst3|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult1                                            ; DATAA            ;                       ;
; memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|man_out_dffe5[16]~_Duplicate_1                         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|man_out_dffe5[16]~_Duplicate_2                                                               ; Q                ;                       ;
; memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|man_out_dffe5[17]                                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|mymult1:inst3|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult3                                            ; DATAA            ;                       ;
; memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|man_out_dffe5[17]                                      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|man_out_dffe5[17]~_Duplicate_1                                                               ; Q                ;                       ;
; memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|man_out_dffe5[17]~_Duplicate_1                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|mymult1:inst3|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult1                                            ; DATAA            ;                       ;
; memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|man_out_dffe5[17]~_Duplicate_1                         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|man_out_dffe5[17]~_Duplicate_2                                                               ; Q                ;                       ;
; memristor:inst|diff:inst2|mymult1:inst2|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|man_result_ff[0]                                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|mymult1:inst1|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult3                                 ; DATAA            ;                       ;
; memristor:inst|diff:inst2|mymult1:inst2|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|man_result_ff[0]                                       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|mymult1:inst2|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|man_result_ff[0]~_Duplicate_1                                                                ; Q                ;                       ;
; memristor:inst|diff:inst2|mymult1:inst2|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|man_result_ff[0]~_Duplicate_1                          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|mymult1:inst1|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult1                                 ; DATAA            ;                       ;
; memristor:inst|diff:inst2|mymult1:inst2|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|man_result_ff[1]                                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|mymult1:inst1|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult3                                 ; DATAA            ;                       ;
; memristor:inst|diff:inst2|mymult1:inst2|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|man_result_ff[1]                                       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|mymult1:inst2|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|man_result_ff[1]~_Duplicate_1                                                                ; Q                ;                       ;
; memristor:inst|diff:inst2|mymult1:inst2|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|man_result_ff[1]~_Duplicate_1                          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|mymult1:inst1|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult1                                 ; DATAA            ;                       ;
; memristor:inst|diff:inst2|mymult1:inst2|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|man_result_ff[2]                                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|mymult1:inst1|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult3                                 ; DATAA            ;                       ;
; memristor:inst|diff:inst2|mymult1:inst2|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|man_result_ff[2]                                       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|mymult1:inst2|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|man_result_ff[2]~_Duplicate_1                                                                ; Q                ;                       ;
; memristor:inst|diff:inst2|mymult1:inst2|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|man_result_ff[2]~_Duplicate_1                          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|mymult1:inst1|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult1                                 ; DATAA            ;                       ;
; memristor:inst|diff:inst2|mymult1:inst2|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|man_result_ff[3]                                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|mymult1:inst1|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult3                                 ; DATAA            ;                       ;
; memristor:inst|diff:inst2|mymult1:inst2|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|man_result_ff[3]                                       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|mymult1:inst2|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|man_result_ff[3]~_Duplicate_1                                                                ; Q                ;                       ;
; memristor:inst|diff:inst2|mymult1:inst2|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|man_result_ff[3]~_Duplicate_1                          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|mymult1:inst1|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult1                                 ; DATAA            ;                       ;
; memristor:inst|diff:inst2|mymult1:inst2|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|man_result_ff[4]                                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|mymult1:inst1|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult3                                 ; DATAA            ;                       ;
; memristor:inst|diff:inst2|mymult1:inst2|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|man_result_ff[4]                                       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|mymult1:inst2|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|man_result_ff[4]~_Duplicate_1                                                                ; Q                ;                       ;
; memristor:inst|diff:inst2|mymult1:inst2|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|man_result_ff[4]~_Duplicate_1                          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|mymult1:inst1|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult1                                 ; DATAA            ;                       ;
; memristor:inst|diff:inst2|mymult1:inst2|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|man_result_ff[5]                                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|mymult1:inst1|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult3                                 ; DATAA            ;                       ;
; memristor:inst|diff:inst2|mymult1:inst2|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|man_result_ff[5]                                       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|mymult1:inst2|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|man_result_ff[5]~_Duplicate_1                                                                ; Q                ;                       ;
; memristor:inst|diff:inst2|mymult1:inst2|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|man_result_ff[5]~_Duplicate_1                          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|mymult1:inst1|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult1                                 ; DATAA            ;                       ;
; memristor:inst|diff:inst2|mymult1:inst2|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|man_result_ff[6]                                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|mymult1:inst1|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult3                                 ; DATAA            ;                       ;
; memristor:inst|diff:inst2|mymult1:inst2|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|man_result_ff[6]                                       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|mymult1:inst2|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|man_result_ff[6]~_Duplicate_1                                                                ; Q                ;                       ;
; memristor:inst|diff:inst2|mymult1:inst2|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|man_result_ff[6]~_Duplicate_1                          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|mymult1:inst1|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult1                                 ; DATAA            ;                       ;
; memristor:inst|diff:inst2|mymult1:inst2|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|man_result_ff[7]                                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|mymult1:inst1|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult3                                 ; DATAA            ;                       ;
; memristor:inst|diff:inst2|mymult1:inst2|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|man_result_ff[7]                                       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|mymult1:inst2|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|man_result_ff[7]~_Duplicate_1                                                                ; Q                ;                       ;
; memristor:inst|diff:inst2|mymult1:inst2|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|man_result_ff[7]~_Duplicate_1                          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|mymult1:inst1|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult1                                 ; DATAA            ;                       ;
; memristor:inst|diff:inst2|mymult1:inst2|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|man_result_ff[8]                                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|mymult1:inst1|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult3                                 ; DATAA            ;                       ;
; memristor:inst|diff:inst2|mymult1:inst2|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|man_result_ff[8]                                       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|mymult1:inst2|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|man_result_ff[8]~_Duplicate_1                                                                ; Q                ;                       ;
; memristor:inst|diff:inst2|mymult1:inst2|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|man_result_ff[8]~_Duplicate_1                          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|mymult1:inst1|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult1                                 ; DATAA            ;                       ;
; memristor:inst|diff:inst2|mymult1:inst2|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|man_result_ff[9]                                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|mymult1:inst1|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult3                                 ; DATAA            ;                       ;
; memristor:inst|diff:inst2|mymult1:inst2|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|man_result_ff[9]                                       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|mymult1:inst2|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|man_result_ff[9]~_Duplicate_1                                                                ; Q                ;                       ;
; memristor:inst|diff:inst2|mymult1:inst2|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|man_result_ff[9]~_Duplicate_1                          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|mymult1:inst1|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult1                                 ; DATAA            ;                       ;
; memristor:inst|diff:inst2|mymult1:inst2|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|man_result_ff[10]                                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|mymult1:inst1|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult3                                 ; DATAA            ;                       ;
; memristor:inst|diff:inst2|mymult1:inst2|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|man_result_ff[10]                                      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|mymult1:inst2|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|man_result_ff[10]~_Duplicate_1                                                               ; Q                ;                       ;
; memristor:inst|diff:inst2|mymult1:inst2|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|man_result_ff[10]~_Duplicate_1                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|mymult1:inst1|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult1                                 ; DATAA            ;                       ;
; memristor:inst|diff:inst2|mymult1:inst2|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|man_result_ff[11]                                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|mymult1:inst1|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult3                                 ; DATAA            ;                       ;
; memristor:inst|diff:inst2|mymult1:inst2|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|man_result_ff[11]                                      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|mymult1:inst2|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|man_result_ff[11]~_Duplicate_1                                                               ; Q                ;                       ;
; memristor:inst|diff:inst2|mymult1:inst2|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|man_result_ff[11]~_Duplicate_1                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|mymult1:inst1|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult1                                 ; DATAA            ;                       ;
; memristor:inst|diff:inst2|mymult1:inst2|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|man_result_ff[12]                                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|mymult1:inst1|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult3                                 ; DATAA            ;                       ;
; memristor:inst|diff:inst2|mymult1:inst2|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|man_result_ff[12]                                      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|mymult1:inst2|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|man_result_ff[12]~_Duplicate_1                                                               ; Q                ;                       ;
; memristor:inst|diff:inst2|mymult1:inst2|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|man_result_ff[12]~_Duplicate_1                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|mymult1:inst1|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult1                                 ; DATAA            ;                       ;
; memristor:inst|diff:inst2|mymult1:inst2|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|man_result_ff[13]                                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|mymult1:inst1|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult3                                 ; DATAA            ;                       ;
; memristor:inst|diff:inst2|mymult1:inst2|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|man_result_ff[13]                                      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|mymult1:inst2|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|man_result_ff[13]~_Duplicate_1                                                               ; Q                ;                       ;
; memristor:inst|diff:inst2|mymult1:inst2|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|man_result_ff[13]~_Duplicate_1                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|mymult1:inst1|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult1                                 ; DATAA            ;                       ;
; memristor:inst|diff:inst2|mymult1:inst2|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|man_result_ff[14]                                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|mymult1:inst1|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult3                                 ; DATAA            ;                       ;
; memristor:inst|diff:inst2|mymult1:inst2|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|man_result_ff[14]                                      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|mymult1:inst2|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|man_result_ff[14]~_Duplicate_1                                                               ; Q                ;                       ;
; memristor:inst|diff:inst2|mymult1:inst2|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|man_result_ff[14]~_Duplicate_1                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|mymult1:inst1|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult1                                 ; DATAA            ;                       ;
; memristor:inst|diff:inst2|mymult1:inst2|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|man_result_ff[15]                                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|mymult1:inst1|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult3                                 ; DATAA            ;                       ;
; memristor:inst|diff:inst2|mymult1:inst2|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|man_result_ff[15]                                      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|mymult1:inst2|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|man_result_ff[15]~_Duplicate_1                                                               ; Q                ;                       ;
; memristor:inst|diff:inst2|mymult1:inst2|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|man_result_ff[15]~_Duplicate_1                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|mymult1:inst1|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult1                                 ; DATAA            ;                       ;
; memristor:inst|diff:inst2|mymult1:inst2|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|man_result_ff[16]                                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|mymult1:inst1|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult3                                 ; DATAA            ;                       ;
; memristor:inst|diff:inst2|mymult1:inst2|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|man_result_ff[16]                                      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|mymult1:inst2|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|man_result_ff[16]~_Duplicate_1                                                               ; Q                ;                       ;
; memristor:inst|diff:inst2|mymult1:inst2|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|man_result_ff[16]~_Duplicate_1                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|mymult1:inst1|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult1                                 ; DATAA            ;                       ;
; memristor:inst|diff:inst2|mymult1:inst2|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|man_result_ff[17]                                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|mymult1:inst1|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult3                                 ; DATAA            ;                       ;
; memristor:inst|diff:inst2|mymult1:inst2|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|man_result_ff[17]                                      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|mymult1:inst2|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|man_result_ff[17]~_Duplicate_1                                                               ; Q                ;                       ;
; memristor:inst|diff:inst2|mymult1:inst2|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|man_result_ff[17]~_Duplicate_1                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|diff:inst2|mymult1:inst1|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult1                                 ; DATAA            ;                       ;
; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[0]          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_gjt:auto_generated|mac_mult1 ; DATAA            ;                       ;
; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[1]          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_gjt:auto_generated|mac_mult1 ; DATAA            ;                       ;
; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[2]          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_gjt:auto_generated|mac_mult1 ; DATAA            ;                       ;
; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[3]          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_gjt:auto_generated|mac_mult1 ; DATAA            ;                       ;
; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[4]          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_gjt:auto_generated|mac_mult1 ; DATAA            ;                       ;
; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[5]          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_gjt:auto_generated|mac_mult1 ; DATAA            ;                       ;
; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[6]          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_gjt:auto_generated|mac_mult1 ; DATAA            ;                       ;
; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[7]          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_gjt:auto_generated|mac_mult1 ; DATAA            ;                       ;
; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[8]          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_gjt:auto_generated|mac_mult1 ; DATAA            ;                       ;
; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[9]          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_gjt:auto_generated|mac_mult1 ; DATAA            ;                       ;
; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[10]         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_gjt:auto_generated|mac_mult1 ; DATAA            ;                       ;
; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[11]         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_gjt:auto_generated|mac_mult1 ; DATAA            ;                       ;
; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[12]         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_gjt:auto_generated|mac_mult1 ; DATAA            ;                       ;
; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[13]         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_gjt:auto_generated|mac_mult1 ; DATAA            ;                       ;
; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[14]         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_gjt:auto_generated|mac_mult1 ; DATAA            ;                       ;
; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[15]         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_gjt:auto_generated|mac_mult1 ; DATAA            ;                       ;
; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[16]         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_gjt:auto_generated|mac_mult1 ; DATAA            ;                       ;
; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[17]         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_gjt:auto_generated|mac_mult1 ; DATAA            ;                       ;
; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[17]         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[17]~_Duplicate_1                                  ; Q                ;                       ;
; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[18]         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_gjt:auto_generated|mac_mult3 ; DATAA            ;                       ;
; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[18]         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[18]~_Duplicate_1                                  ; Q                ;                       ;
; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[19]         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_gjt:auto_generated|mac_mult3 ; DATAA            ;                       ;
; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[19]         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[19]~_Duplicate_1                                  ; Q                ;                       ;
; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[20]         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_gjt:auto_generated|mac_mult3 ; DATAA            ;                       ;
; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[20]         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[20]~_Duplicate_1                                  ; Q                ;                       ;
; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[21]         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_gjt:auto_generated|mac_mult3 ; DATAA            ;                       ;
; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[21]         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[21]~_Duplicate_1                                  ; Q                ;                       ;
; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[22]         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_gjt:auto_generated|mac_mult3 ; DATAA            ;                       ;
; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[22]         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[22]~_Duplicate_1                                  ; Q                ;                       ;
; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[23]         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_gjt:auto_generated|mac_mult3 ; DATAA            ;                       ;
; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[23]         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[23]~_Duplicate_1                                  ; Q                ;                       ;
; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[24]         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_gjt:auto_generated|mac_mult3 ; DATAA            ;                       ;
; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[24]         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[24]~_Duplicate_1                                  ; Q                ;                       ;
; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[25]         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_gjt:auto_generated|mac_mult3 ; DATAA            ;                       ;
; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[25]         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[25]~_Duplicate_1                                  ; Q                ;                       ;
; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[26]         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_gjt:auto_generated|mac_mult3 ; DATAA            ;                       ;
; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[26]         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[26]~_Duplicate_1                                  ; Q                ;                       ;
; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[27]         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_gjt:auto_generated|mac_mult3 ; DATAA            ;                       ;
; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[27]         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[27]~_Duplicate_1                                  ; Q                ;                       ;
; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[28]         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_gjt:auto_generated|mac_mult3 ; DATAA            ;                       ;
; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[28]         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[28]~_Duplicate_1                                  ; Q                ;                       ;
; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[29]         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_gjt:auto_generated|mac_mult3 ; DATAA            ;                       ;
; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[29]         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[29]~_Duplicate_1                                  ; Q                ;                       ;
; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[30]         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_gjt:auto_generated|mac_mult3 ; DATAA            ;                       ;
; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[30]         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[30]~_Duplicate_1                                  ; Q                ;                       ;
; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[31]         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_gjt:auto_generated|mac_mult3 ; DATAA            ;                       ;
; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[31]         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[31]~_Duplicate_1                                  ; Q                ;                       ;
; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[32]         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_gjt:auto_generated|mac_mult3 ; DATAA            ;                       ;
; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[32]         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[32]~_Duplicate_1                                  ; Q                ;                       ;
; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[33]         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_gjt:auto_generated|mac_mult3 ; DATAA            ;                       ;
; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[33]         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|b1_dffe_0[33]~_Duplicate_1                                  ; Q                ;                       ;
; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|e1_dffe_1[0]          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:q_partial_1|mult_ijt:auto_generated|mac_mult1      ; DATAB            ;                       ;
; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|e1_dffe_1[0]~0        ; Deleted         ; Register Packing ; Timing optimization ; COMBOUT   ;                ;                                                                                                                                                                                              ;                  ;                       ;
; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|e1_dffe_1[1]          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:q_partial_1|mult_ijt:auto_generated|mac_mult1      ; DATAB            ;                       ;
; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|e1_dffe_1[1]~1        ; Deleted         ; Register Packing ; Timing optimization ; COMBOUT   ;                ;                                                                                                                                                                                              ;                  ;                       ;
; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|e1_dffe_1[2]          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:q_partial_1|mult_ijt:auto_generated|mac_mult1      ; DATAB            ;                       ;
; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|e1_dffe_1[2]~2        ; Deleted         ; Register Packing ; Timing optimization ; COMBOUT   ;                ;                                                                                                                                                                                              ;                  ;                       ;
; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|e1_dffe_1[3]          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:q_partial_1|mult_ijt:auto_generated|mac_mult1      ; DATAB            ;                       ;
; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|e1_dffe_1[3]~3        ; Deleted         ; Register Packing ; Timing optimization ; COMBOUT   ;                ;                                                                                                                                                                                              ;                  ;                       ;
; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|e1_dffe_1[4]          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:q_partial_1|mult_ijt:auto_generated|mac_mult1      ; DATAB            ;                       ;
; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|e1_dffe_1[4]~4        ; Deleted         ; Register Packing ; Timing optimization ; COMBOUT   ;                ;                                                                                                                                                                                              ;                  ;                       ;
; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|e1_dffe_1[5]          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:q_partial_1|mult_ijt:auto_generated|mac_mult1      ; DATAB            ;                       ;
; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|e1_dffe_1[5]~5        ; Deleted         ; Register Packing ; Timing optimization ; COMBOUT   ;                ;                                                                                                                                                                                              ;                  ;                       ;
; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|e1_dffe_1[6]          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:q_partial_1|mult_ijt:auto_generated|mac_mult1      ; DATAB            ;                       ;
; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|e1_dffe_1[6]~6        ; Deleted         ; Register Packing ; Timing optimization ; COMBOUT   ;                ;                                                                                                                                                                                              ;                  ;                       ;
; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|e1_dffe_1[7]          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:q_partial_1|mult_ijt:auto_generated|mac_mult1      ; DATAB            ;                       ;
; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|e1_dffe_1[7]~7        ; Deleted         ; Register Packing ; Timing optimization ; COMBOUT   ;                ;                                                                                                                                                                                              ;                  ;                       ;
; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|e1_dffe_1[8]          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:q_partial_1|mult_ijt:auto_generated|mac_mult1      ; DATAB            ;                       ;
; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|e1_dffe_1[8]~8        ; Deleted         ; Register Packing ; Timing optimization ; COMBOUT   ;                ;                                                                                                                                                                                              ;                  ;                       ;
; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|e1_dffe_1[9]          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:q_partial_1|mult_ijt:auto_generated|mac_mult1      ; DATAB            ;                       ;
; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|e1_dffe_1[9]~9        ; Deleted         ; Register Packing ; Timing optimization ; COMBOUT   ;                ;                                                                                                                                                                                              ;                  ;                       ;
; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|e1_dffe_1[10]         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:q_partial_1|mult_ijt:auto_generated|mac_mult1      ; DATAB            ;                       ;
; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|e1_dffe_1[10]~10      ; Deleted         ; Register Packing ; Timing optimization ; COMBOUT   ;                ;                                                                                                                                                                                              ;                  ;                       ;
; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|e1_dffe_1[11]         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:q_partial_1|mult_ijt:auto_generated|mac_mult1      ; DATAB            ;                       ;
; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|e1_dffe_1[11]~11      ; Deleted         ; Register Packing ; Timing optimization ; COMBOUT   ;                ;                                                                                                                                                                                              ;                  ;                       ;
; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|e1_dffe_1[12]         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:q_partial_1|mult_ijt:auto_generated|mac_mult1      ; DATAB            ;                       ;
; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|e1_dffe_1[12]~12      ; Deleted         ; Register Packing ; Timing optimization ; COMBOUT   ;                ;                                                                                                                                                                                              ;                  ;                       ;
; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|e1_dffe_1[13]         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:q_partial_1|mult_ijt:auto_generated|mac_mult1      ; DATAB            ;                       ;
; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|e1_dffe_1[13]~13      ; Deleted         ; Register Packing ; Timing optimization ; COMBOUT   ;                ;                                                                                                                                                                                              ;                  ;                       ;
; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|e1_dffe_1[14]         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:q_partial_1|mult_ijt:auto_generated|mac_mult1      ; DATAB            ;                       ;
; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|e1_dffe_1[14]~14      ; Deleted         ; Register Packing ; Timing optimization ; COMBOUT   ;                ;                                                                                                                                                                                              ;                  ;                       ;
; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|e1_dffe_1[15]         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:q_partial_1|mult_ijt:auto_generated|mac_mult1      ; DATAB            ;                       ;
; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|e1_dffe_1[15]~15      ; Deleted         ; Register Packing ; Timing optimization ; COMBOUT   ;                ;                                                                                                                                                                                              ;                  ;                       ;
; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|e1_dffe_1[16]         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:q_partial_1|mult_ijt:auto_generated|mac_mult1      ; DATAB            ;                       ;
; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|e1_dffe_1[16]~16      ; Deleted         ; Register Packing ; Timing optimization ; COMBOUT   ;                ;                                                                                                                                                                                              ;                  ;                       ;
; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|man_b_dffe1_dffe1[0]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:b1_prod|mult_9jt:auto_generated|mac_mult1          ; DATAA            ;                       ;
; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|man_b_dffe1_dffe1[1]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:b1_prod|mult_9jt:auto_generated|mac_mult1          ; DATAA            ;                       ;
; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|man_b_dffe1_dffe1[2]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:b1_prod|mult_9jt:auto_generated|mac_mult1          ; DATAA            ;                       ;
; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|man_b_dffe1_dffe1[3]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:b1_prod|mult_9jt:auto_generated|mac_mult1          ; DATAA            ;                       ;
; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|man_b_dffe1_dffe1[4]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:b1_prod|mult_9jt:auto_generated|mac_mult1          ; DATAA            ;                       ;
; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|man_b_dffe1_dffe1[5]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:b1_prod|mult_9jt:auto_generated|mac_mult1          ; DATAA            ;                       ;
; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|man_b_dffe1_dffe1[6]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:b1_prod|mult_9jt:auto_generated|mac_mult1          ; DATAA            ;                       ;
; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|man_b_dffe1_dffe1[7]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:b1_prod|mult_9jt:auto_generated|mac_mult1          ; DATAA            ;                       ;
; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|man_b_dffe1_dffe1[8]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:b1_prod|mult_9jt:auto_generated|mac_mult1          ; DATAA            ;                       ;
; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|man_b_dffe1_dffe1[9]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:b1_prod|mult_9jt:auto_generated|mac_mult1          ; DATAA            ;                       ;
; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|man_b_dffe1_dffe1[10] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:b1_prod|mult_9jt:auto_generated|mac_mult1          ; DATAA            ;                       ;
; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|man_b_dffe1_dffe1[11] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:b1_prod|mult_9jt:auto_generated|mac_mult1          ; DATAA            ;                       ;
; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|man_b_dffe1_dffe1[12] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:b1_prod|mult_9jt:auto_generated|mac_mult1          ; DATAA            ;                       ;
; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|man_b_dffe1_dffe1[13] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:b1_prod|mult_9jt:auto_generated|mac_mult1          ; DATAA            ;                       ;
; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|man_b_dffe1_dffe1[14] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:b1_prod|mult_9jt:auto_generated|mac_mult1          ; DATAA            ;                       ;
; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|man_b_dffe1_dffe1[15] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:b1_prod|mult_9jt:auto_generated|mac_mult1          ; DATAA            ;                       ;
; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|man_b_dffe1_dffe1[16] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:b1_prod|mult_9jt:auto_generated|mac_mult1          ; DATAA            ;                       ;
; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|man_b_dffe1_dffe1[17] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:b1_prod|mult_9jt:auto_generated|mac_mult1          ; DATAA            ;                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+----------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                       ;
+---------------------+----------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]        ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+----------------------+----------------------------+--------------------------+
; Placement (by node) ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 11988 ) ; 0.00 % ( 0 / 11988 )       ; 0.00 % ( 0 / 11988 )     ;
;     -- Achieved     ; 0.00 % ( 0 / 11988 ) ; 0.00 % ( 0 / 11988 )       ; 0.00 % ( 0 / 11988 )     ;
;                     ;                      ;                            ;                          ;
; Routing (by net)    ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+----------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 11975 )  ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 13 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/output_files/fpdds.pin.


+-------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                           ;
+---------------------------------------------+---------------------------+
; Resource                                    ; Usage                     ;
+---------------------------------------------+---------------------------+
; Total logic elements                        ; 7,812 / 22,320 ( 35 % )   ;
;     -- Combinational with no register       ; 3778                      ;
;     -- Register only                        ; 365                       ;
;     -- Combinational with a register        ; 3669                      ;
;                                             ;                           ;
; Logic element usage by number of LUT inputs ;                           ;
;     -- 4 input functions                    ; 2805                      ;
;     -- 3 input functions                    ; 3245                      ;
;     -- <=2 input functions                  ; 1397                      ;
;     -- Register only                        ; 365                       ;
;                                             ;                           ;
; Logic elements by mode                      ;                           ;
;     -- normal mode                          ; 5380                      ;
;     -- arithmetic mode                      ; 2067                      ;
;                                             ;                           ;
; Total registers*                            ; 4,034 / 23,018 ( 18 % )   ;
;     -- Dedicated logic registers            ; 4,034 / 22,320 ( 18 % )   ;
;     -- I/O registers                        ; 0 / 698 ( 0 % )           ;
;                                             ;                           ;
; Total LABs:  partially or completely used   ; 604 / 1,395 ( 43 % )      ;
; Virtual pins                                ; 0                         ;
; I/O pins                                    ; 6 / 154 ( 4 % )           ;
;     -- Clock pins                           ; 2 / 7 ( 29 % )            ;
;     -- Dedicated input pins                 ; 0 / 9 ( 0 % )             ;
;                                             ;                           ;
; M9Ks                                        ; 8 / 66 ( 12 % )           ;
; Total block memory bits                     ; 9,685 / 608,256 ( 2 % )   ;
; Total block memory implementation bits      ; 73,728 / 608,256 ( 12 % ) ;
; Embedded Multiplier 9-bit elements          ; 90 / 132 ( 68 % )         ;
; PLLs                                        ; 1 / 4 ( 25 % )            ;
; Global signals                              ; 3                         ;
;     -- Global clocks                        ; 3 / 20 ( 15 % )           ;
; JTAGs                                       ; 0 / 1 ( 0 % )             ;
; CRC blocks                                  ; 0 / 1 ( 0 % )             ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )             ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )             ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )             ;
; Average interconnect usage (total/H/V)      ; 13.0% / 12.6% / 13.6%     ;
; Peak interconnect usage (total/H/V)         ; 28.1% / 27.3% / 30.5%     ;
; Maximum fan-out                             ; 4110                      ;
; Highest non-global fan-out                  ; 116                       ;
; Total fan-out                               ; 33240                     ;
; Average fan-out                             ; 2.80                      ;
+---------------------------------------------+---------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                          ;
+---------------------------------------------+-----------------------+--------------------------------+
; Statistic                                   ; Top                   ; hard_block:auto_generated_inst ;
+---------------------------------------------+-----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                   ; Low                            ;
;                                             ;                       ;                                ;
; Total logic elements                        ; 7812 / 22320 ( 35 % ) ; 0 / 22320 ( 0 % )              ;
;     -- Combinational with no register       ; 3778                  ; 0                              ;
;     -- Register only                        ; 365                   ; 0                              ;
;     -- Combinational with a register        ; 3669                  ; 0                              ;
;                                             ;                       ;                                ;
; Logic element usage by number of LUT inputs ;                       ;                                ;
;     -- 4 input functions                    ; 2805                  ; 0                              ;
;     -- 3 input functions                    ; 3245                  ; 0                              ;
;     -- <=2 input functions                  ; 1397                  ; 0                              ;
;     -- Register only                        ; 365                   ; 0                              ;
;                                             ;                       ;                                ;
; Logic elements by mode                      ;                       ;                                ;
;     -- normal mode                          ; 5380                  ; 0                              ;
;     -- arithmetic mode                      ; 2067                  ; 0                              ;
;                                             ;                       ;                                ;
; Total registers                             ; 4034                  ; 0                              ;
;     -- Dedicated logic registers            ; 4034 / 22320 ( 18 % ) ; 0 / 22320 ( 0 % )              ;
;     -- I/O registers                        ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Total LABs:  partially or completely used   ; 604 / 1395 ( 43 % )   ; 0 / 1395 ( 0 % )               ;
;                                             ;                       ;                                ;
; Virtual pins                                ; 0                     ; 0                              ;
; I/O pins                                    ; 6                     ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 90 / 132 ( 68 % )     ; 0 / 132 ( 0 % )                ;
; Total memory bits                           ; 9685                  ; 0                              ;
; Total RAM block bits                        ; 73728                 ; 0                              ;
; PLL                                         ; 0 / 4 ( 0 % )         ; 1 / 4 ( 25 % )                 ;
; M9K                                         ; 8 / 66 ( 12 % )       ; 0 / 66 ( 0 % )                 ;
; Clock control block                         ; 1 / 24 ( 4 % )        ; 2 / 24 ( 8 % )                 ;
;                                             ;                       ;                                ;
; Connections                                 ;                       ;                                ;
;     -- Input Connections                    ; 43                    ; 1                              ;
;     -- Registered Input Connections         ; 1                     ; 0                              ;
;     -- Output Connections                   ; 1                     ; 43                             ;
;     -- Registered Output Connections        ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Internal Connections                        ;                       ;                                ;
;     -- Total Connections                    ; 35141                 ; 52                             ;
;     -- Registered Connections               ; 11044                 ; 0                              ;
;                                             ;                       ;                                ;
; External Connections                        ;                       ;                                ;
;     -- Top                                  ; 0                     ; 44                             ;
;     -- hard_block:auto_generated_inst       ; 44                    ; 0                              ;
;                                             ;                       ;                                ;
; Partition Interface                         ;                       ;                                ;
;     -- Input Ports                          ; 3                     ; 1                              ;
;     -- Output Ports                         ; 3                     ; 2                              ;
;     -- Bidir Ports                          ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Registered Ports                            ;                       ;                                ;
;     -- Registered Input Ports               ; 0                     ; 0                              ;
;     -- Registered Output Ports              ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Port Connectivity                           ;                       ;                                ;
;     -- Input Ports driven by GND            ; 0                     ; 0                              ;
;     -- Output Ports driven by GND           ; 0                     ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                     ; 0                              ;
;     -- Input Ports with no Source           ; 0                     ; 0                              ;
;     -- Output Ports with no Source          ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                     ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                     ; 0                              ;
+---------------------------------------------+-----------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                               ;
+---------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; Name    ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ; Slew Rate ;
+---------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; Reset   ; J15   ; 5        ; 53           ; 14           ; 0            ; 32                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; sel     ; E1    ; 1        ; 0            ; 16           ; 7            ; 68                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; z_i_clk ; R8    ; 3        ; 27           ; 0            ; 21           ; 4111                  ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
+---------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name   ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+--------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Clock0 ; B11   ; 7        ; 40           ; 34           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; Clock1 ; A12   ; 7        ; 43           ; 34           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; agb    ; D11   ; 7        ; 51           ; 34           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+--------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                         ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                    ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; C1       ; DIFFIO_L3n, DATA1, ASDO     ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; D2       ; DIFFIO_L4p, FLASH_nCE, nCSO ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; F4       ; nSTATUS                     ; -                        ; -                       ; Dedicated Programming Pin ;
; H1       ; DCLK                        ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; H2       ; DATA0                       ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; H5       ; nCONFIG                     ; -                        ; -                       ; Dedicated Programming Pin ;
; J3       ; nCE                         ; -                        ; -                       ; Dedicated Programming Pin ;
; J15      ; DIFFIO_R9p, DEV_CLRn        ; Use as regular IO        ; Reset                   ; Dual Purpose Pin          ;
; H14      ; CONF_DONE                   ; -                        ; -                       ; Dedicated Programming Pin ;
; H13      ; MSEL0                       ; -                        ; -                       ; Dedicated Programming Pin ;
; H12      ; MSEL1                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL2                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL3                       ; -                        ; -                       ; Dedicated Programming Pin ;
; F16      ; DIFFIO_R4n, nCEO            ; Use as programming pin   ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
; B11      ; DIFFIO_T20p, PADD0          ; Use as regular IO        ; Clock0                  ; Dual Purpose Pin          ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+


+-----------------------------------------------------------+
; I/O Bank Usage                                            ;
+----------+-----------------+---------------+--------------+
; I/O Bank ; Usage           ; VCCIO Voltage ; VREF Voltage ;
+----------+-----------------+---------------+--------------+
; 1        ; 5 / 14 ( 36 % ) ; 2.5V          ; --           ;
; 2        ; 0 / 16 ( 0 % )  ; 2.5V          ; --           ;
; 3        ; 1 / 25 ( 4 % )  ; 2.5V          ; --           ;
; 4        ; 0 / 20 ( 0 % )  ; 2.5V          ; --           ;
; 5        ; 1 / 18 ( 6 % )  ; 2.5V          ; --           ;
; 6        ; 1 / 13 ( 8 % )  ; 2.5V          ; --           ;
; 7        ; 3 / 24 ( 13 % ) ; 2.5V          ; --           ;
; 8        ; 0 / 24 ( 0 % )  ; 2.5V          ; --           ;
+----------+-----------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A2       ; 238        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A3       ; 239        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A4       ; 236        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A5       ; 232        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A6       ; 225        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A7       ; 220        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A8       ; 211        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A9       ; 209        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A10      ; 198        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A11      ; 188        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A12      ; 186        ; 7        ; Clock1                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A13      ; 179        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A14      ; 181        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A15      ; 191        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A16      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; B1       ; 5          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; B2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 242        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B4       ; 237        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B5       ; 233        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B6       ; 226        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B7       ; 221        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B8       ; 212        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B9       ; 210        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B10      ; 199        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B11      ; 189        ; 7        ; Clock0                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B12      ; 187        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B13      ; 180        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B14      ; 182        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B16      ; 164        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C1       ; 7          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; C2       ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C3       ; 245        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C4       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ; 224        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C7       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C8       ; 215        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C9       ; 200        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C10      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C11      ; 190        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C13      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C14      ; 175        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C15      ; 174        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C16      ; 173        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D1       ; 10         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D2       ; 9          ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; D3       ; 246        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D4       ;            ;          ; VCCD_PLL3                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D5       ; 241        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D6       ; 234        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D8       ; 216        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D9       ; 201        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D11      ; 177        ; 7        ; agb                                                       ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; D12      ; 178        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D13      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D14      ; 176        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D15      ; 170        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D16      ; 169        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E1       ; 26         ; 1        ; sel                                                       ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E5       ;            ;          ; GNDA3                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E6       ; 231        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E7       ; 227        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E8       ; 218        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E9       ; 205        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E10      ; 184        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E11      ; 183        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E12      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E15      ; 151        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; E16      ; 150        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F1       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F2       ; 13         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F3       ; 8          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F4       ; 11         ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F5       ;            ; --       ; VCCA3                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F8       ; 219        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F9       ; 197        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F12      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ; 161        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F14      ; 167        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F15      ; 163        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F16      ; 162        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G1       ; 16         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G2       ; 15         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G5       ; 12         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 155        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 156        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G15      ; 160        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G16      ; 159        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H1       ; 17         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; H2       ; 18         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; H3       ; 21         ; 1        ; #TCK                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H4       ; 20         ; 1        ; #TDI                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H5       ; 19         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H12      ; 154        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H13      ; 153        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H14      ; 152        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J1       ; 30         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J2       ; 29         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J3       ; 24         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J4       ; 23         ; 1        ; #TDO                                                      ; output ;              ;         ; --         ;                 ; --       ; --           ;
; J5       ; 22         ; 1        ; #TMS                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; J6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J13      ; 146        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J14      ; 144        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J15      ; 143        ; 5        ; Reset                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J16      ; 142        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K1       ; 37         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K2       ; 36         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K5       ; 45         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K15      ; 141        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K16      ; 140        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L1       ; 39         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L2       ; 38         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L3       ; 40         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L4       ; 46         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L5       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L7       ; 75         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L8       ; 79         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L12      ;            ; --       ; VCCA4                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L13      ; 136        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L14      ; 134        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L15      ; 138        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L16      ; 137        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M1       ; 28         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M2       ; 27         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M5       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M6       ; 64         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M7       ; 68         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M8       ; 81         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M10      ; 111        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M12      ;            ;          ; GNDA4                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M15      ; 149        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M16      ; 148        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N1       ; 44         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N2       ; 43         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N3       ; 52         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N4       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N5       ; 62         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N6       ; 63         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ; 82         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N9       ; 93         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ; 112        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N12      ; 117        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N13      ;            ;          ; VCCD_PLL4                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N14      ; 126        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N15      ; 133        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N16      ; 132        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P1       ; 51         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P2       ; 50         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P3       ; 53         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P4       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P6       ; 67         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P7       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P8       ; 85         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P9       ; 105        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P10      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P11      ; 106        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P14      ; 119        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P15      ; 127        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P16      ; 128        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R1       ; 49         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R3       ; 54         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R4       ; 60         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R5       ; 71         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R6       ; 73         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R7       ; 76         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R8       ; 86         ; 3        ; z_i_clk                                                   ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R9       ; 88         ; 4        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; R10      ; 96         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R11      ; 98         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R12      ; 100        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R13      ; 107        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R14      ; 120        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ; 129        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T1       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T2       ; 59         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T3       ; 55         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T4       ; 61         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T5       ; 72         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T6       ; 74         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T7       ; 77         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T8       ; 87         ; 3        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; T9       ; 89         ; 4        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; T10      ; 97         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T11      ; 99         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T12      ; 101        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T13      ; 108        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T14      ; 115        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T15      ; 116        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T16      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+----------------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                              ;
+-------------------------------+--------------------------------------------------------------------------+
; Name                          ; Clock1:inst18|altpll:altpll_component|Clock1_altpll2:auto_generated|pll1 ;
+-------------------------------+--------------------------------------------------------------------------+
; SDC pin name                  ; inst18|altpll_component|auto_generated|pll1                              ;
; PLL mode                      ; Normal                                                                   ;
; Compensate clock              ; clock0                                                                   ;
; Compensated input/output pins ; --                                                                       ;
; Switchover type               ; --                                                                       ;
; Input frequency 0             ; 50.0 MHz                                                                 ;
; Input frequency 1             ; --                                                                       ;
; Nominal PFD frequency         ; 50.0 MHz                                                                 ;
; Nominal VCO frequency         ; 300.0 MHz                                                                ;
; VCO post scale K counter      ; 2                                                                        ;
; VCO frequency control         ; Auto                                                                     ;
; VCO phase shift step          ; 416 ps                                                                   ;
; VCO multiply                  ; --                                                                       ;
; VCO divide                    ; --                                                                       ;
; Freq min lock                 ; 50.01 MHz                                                                ;
; Freq max lock                 ; 108.37 MHz                                                               ;
; M VCO Tap                     ; 0                                                                        ;
; M Initial                     ; 1                                                                        ;
; M value                       ; 6                                                                        ;
; N value                       ; 1                                                                        ;
; Charge pump current           ; setting 1                                                                ;
; Loop filter resistance        ; setting 27                                                               ;
; Loop filter capacitance       ; setting 0                                                                ;
; Bandwidth                     ; 1.03 MHz to 1.97 MHz                                                     ;
; Bandwidth type                ; Medium                                                                   ;
; Real time reconfigurable      ; Off                                                                      ;
; Scan chain MIF file           ; --                                                                       ;
; Preserve PLL counter order    ; Off                                                                      ;
; PLL location                  ; PLL_4                                                                    ;
; Inclk0 signal                 ; z_i_clk                                                                  ;
; Inclk1 signal                 ; --                                                                       ;
; Inclk0 signal type            ; Dedicated Pin                                                            ;
; Inclk1 signal type            ; --                                                                       ;
+-------------------------------+--------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+--------------+---------------+---------+---------+----------------------------------------------------+
; Name                                                                                 ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low   ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                       ;
+--------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+--------------+---------------+---------+---------+----------------------------------------------------+
; Clock1:inst18|altpll:altpll_component|Clock1_altpll2:auto_generated|wire_pll1_clk[0] ; clock0       ; 1    ; 50  ; 1.0 MHz          ; 0 (0 ps)    ; 0.15 (416 ps)    ; 25/75      ; C0      ; 300           ; 75/225 Even  ; --            ; 1       ; 0       ; inst18|altpll_component|auto_generated|pll1|clk[0] ;
; Clock1:inst18|altpll:altpll_component|Clock1_altpll2:auto_generated|wire_pll1_clk[1] ; clock1       ; 1    ; 50  ; 1.0 MHz          ; 0 (0 ps)    ; 0.15 (416 ps)    ; 50/50      ; C1      ; 300           ; 150/150 Even ; --            ; 1       ; 0       ; inst18|altpll_component|auto_generated|pll1|clk[1] ;
+--------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+--------------+---------------+---------+---------+----------------------------------------------------+


+------------------------------------------+
; I/O Assignment Warnings                  ;
+----------+-------------------------------+
; Pin Name ; Reason                        ;
+----------+-------------------------------+
; agb      ; Incomplete set of assignments ;
; Clock1   ; Incomplete set of assignments ;
; Clock0   ; Incomplete set of assignments ;
; z_i_clk  ; Incomplete set of assignments ;
; sel      ; Incomplete set of assignments ;
; Reset    ; Incomplete set of assignments ;
+----------+-------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------+
; Compilation Hierarchy Node                                                             ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                          ; Entity Name                      ; Library Name ;
+----------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------+
; |pavDOGFPGA                                                                            ; 7812 (9)    ; 4034 (0)                  ; 0 (0)         ; 9685        ; 8    ; 90           ; 6       ; 42        ; 6    ; 0            ; 3778 (9)     ; 365 (0)           ; 3669 (0)         ; |pavDOGFPGA                                                                                                                                                                                                                                                                                                                                                                  ; pavDOGFPGA                       ; work         ;
;    |Clock1:inst18|                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|Clock1:inst18                                                                                                                                                                                                                                                                                                                                                    ; Clock1                           ; work         ;
;       |altpll:altpll_component|                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|Clock1:inst18|altpll:altpll_component                                                                                                                                                                                                                                                                                                                            ; altpll                           ; work         ;
;          |Clock1_altpll2:auto_generated|                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|Clock1:inst18|altpll:altpll_component|Clock1_altpll2:auto_generated                                                                                                                                                                                                                                                                                              ; Clock1_altpll2                   ; work         ;
;    |add32:inst11|                                                                      ; 758 (0)     ; 311 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 447 (0)      ; 3 (0)             ; 308 (0)          ; |pavDOGFPGA|add32:inst11                                                                                                                                                                                                                                                                                                                                                     ; add32                            ; work         ;
;       |add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|                      ; 758 (310)   ; 311 (194)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 447 (126)    ; 3 (3)             ; 308 (153)        ; |pavDOGFPGA|add32:inst11|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component                                                                                                                                                                                                                                                                                           ; add32_altfp_add_sub_55j          ; work         ;
;          |add32_altbarrel_shift_35e:lbarrel_shift|                                     ; 111 (111)   ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 60 (60)      ; 0 (0)             ; 51 (51)          ; |pavDOGFPGA|add32:inst11|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altbarrel_shift_35e:lbarrel_shift                                                                                                                                                                                                                                                   ; add32_altbarrel_shift_35e        ; work         ;
;          |add32_altbarrel_shift_olb:rbarrel_shift|                                     ; 107 (107)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 107 (107)    ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|add32:inst11|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altbarrel_shift_olb:rbarrel_shift                                                                                                                                                                                                                                                   ; add32_altbarrel_shift_olb        ; work         ;
;          |add32_altpriority_encoder_e48:trailing_zeros_cnt|                            ; 27 (15)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 27 (15)      ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|add32:inst11|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt                                                                                                                                                                                                                                          ; add32_altpriority_encoder_e48    ; work         ;
;             |add32_altpriority_encoder_fj8:altpriority_encoder21|                      ; 12 (7)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (7)       ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|add32:inst11|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_fj8:altpriority_encoder21                                                                                                                                                                                      ; add32_altpriority_encoder_fj8    ; work         ;
;                |add32_altpriority_encoder_vh8:altpriority_encoder23|                   ; 3 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (2)        ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|add32:inst11|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_fj8:altpriority_encoder21|add32_altpriority_encoder_vh8:altpriority_encoder23                                                                                                                                  ; add32_altpriority_encoder_vh8    ; work         ;
;                   |add32_altpriority_encoder_qh8:altpriority_encoder25|                ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|add32:inst11|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_fj8:altpriority_encoder21|add32_altpriority_encoder_vh8:altpriority_encoder23|add32_altpriority_encoder_qh8:altpriority_encoder25                                                                              ; add32_altpriority_encoder_qh8    ; work         ;
;                |add32_altpriority_encoder_vh8:altpriority_encoder24|                   ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|add32:inst11|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_fj8:altpriority_encoder21|add32_altpriority_encoder_vh8:altpriority_encoder24                                                                                                                                  ; add32_altpriority_encoder_vh8    ; work         ;
;                   |add32_altpriority_encoder_qh8:altpriority_encoder25|                ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|add32:inst11|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_fj8:altpriority_encoder21|add32_altpriority_encoder_vh8:altpriority_encoder24|add32_altpriority_encoder_qh8:altpriority_encoder25                                                                              ; add32_altpriority_encoder_qh8    ; work         ;
;                   |add32_altpriority_encoder_qh8:altpriority_encoder26|                ; 1 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|add32:inst11|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_fj8:altpriority_encoder21|add32_altpriority_encoder_vh8:altpriority_encoder24|add32_altpriority_encoder_qh8:altpriority_encoder26                                                                              ; add32_altpriority_encoder_qh8    ; work         ;
;                      |add32_altpriority_encoder_nh8:altpriority_encoder27|             ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|add32:inst11|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_fj8:altpriority_encoder21|add32_altpriority_encoder_vh8:altpriority_encoder24|add32_altpriority_encoder_qh8:altpriority_encoder26|add32_altpriority_encoder_nh8:altpriority_encoder27                          ; add32_altpriority_encoder_nh8    ; work         ;
;          |add32_altpriority_encoder_qb6:leading_zeroes_cnt|                            ; 20 (20)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (19)      ; 0 (0)             ; 1 (1)            ; |pavDOGFPGA|add32:inst11|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_qb6:leading_zeroes_cnt                                                                                                                                                                                                                                          ; add32_altpriority_encoder_qb6    ; work         ;
;          |lpm_add_sub:add_sub1|                                                        ; 8 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|add32:inst11|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:add_sub1                                                                                                                                                                                                                                                                      ; lpm_add_sub                      ; work         ;
;             |add_sub_lcg:auto_generated|                                               ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|add32:inst11|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:add_sub1|add_sub_lcg:auto_generated                                                                                                                                                                                                                                           ; add_sub_lcg                      ; work         ;
;          |lpm_add_sub:add_sub2|                                                        ; 8 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|add32:inst11|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:add_sub2                                                                                                                                                                                                                                                                      ; lpm_add_sub                      ; work         ;
;             |add_sub_lcg:auto_generated|                                               ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|add32:inst11|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:add_sub2|add_sub_lcg:auto_generated                                                                                                                                                                                                                                           ; add_sub_lcg                      ; work         ;
;          |lpm_add_sub:add_sub3|                                                        ; 6 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|add32:inst11|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:add_sub3                                                                                                                                                                                                                                                                      ; lpm_add_sub                      ; work         ;
;             |add_sub_icg:auto_generated|                                               ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|add32:inst11|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:add_sub3|add_sub_icg:auto_generated                                                                                                                                                                                                                                           ; add_sub_icg                      ; work         ;
;          |lpm_add_sub:add_sub4|                                                        ; 7 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|add32:inst11|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:add_sub4                                                                                                                                                                                                                                                                      ; lpm_add_sub                      ; work         ;
;             |add_sub_kbg:auto_generated|                                               ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|add32:inst11|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:add_sub4|add_sub_kbg:auto_generated                                                                                                                                                                                                                                           ; add_sub_kbg                      ; work         ;
;          |lpm_add_sub:add_sub5|                                                        ; 9 (0)       ; 9 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (0)            ; |pavDOGFPGA|add32:inst11|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:add_sub5                                                                                                                                                                                                                                                                      ; lpm_add_sub                      ; work         ;
;             |add_sub_kpj:auto_generated|                                               ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |pavDOGFPGA|add32:inst11|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:add_sub5|add_sub_kpj:auto_generated                                                                                                                                                                                                                                           ; add_sub_kpj                      ; work         ;
;          |lpm_add_sub:add_sub6|                                                        ; 8 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (0)            ; |pavDOGFPGA|add32:inst11|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:add_sub6                                                                                                                                                                                                                                                                      ; lpm_add_sub                      ; work         ;
;             |add_sub_kbg:auto_generated|                                               ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |pavDOGFPGA|add32:inst11|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:add_sub6|add_sub_kbg:auto_generated                                                                                                                                                                                                                                           ; add_sub_kbg                      ; work         ;
;          |lpm_add_sub:man_2comp_res_lower|                                             ; 30 (0)      ; 15 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (0)       ; 0 (0)             ; 16 (0)           ; |pavDOGFPGA|add32:inst11|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:man_2comp_res_lower                                                                                                                                                                                                                                                           ; lpm_add_sub                      ; work         ;
;             |add_sub_3ql:auto_generated|                                               ; 30 (30)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 16 (16)          ; |pavDOGFPGA|add32:inst11|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:man_2comp_res_lower|add_sub_3ql:auto_generated                                                                                                                                                                                                                                ; add_sub_3ql                      ; work         ;
;          |lpm_add_sub:man_2comp_res_upper0|                                            ; 25 (0)      ; 13 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (0)       ; 0 (0)             ; 13 (0)           ; |pavDOGFPGA|add32:inst11|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:man_2comp_res_upper0                                                                                                                                                                                                                                                          ; lpm_add_sub                      ; work         ;
;             |add_sub_8bl:auto_generated|                                               ; 25 (25)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 13 (13)          ; |pavDOGFPGA|add32:inst11|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:man_2comp_res_upper0|add_sub_8bl:auto_generated                                                                                                                                                                                                                               ; add_sub_8bl                      ; work         ;
;          |lpm_add_sub:man_2comp_res_upper1|                                            ; 13 (0)      ; 13 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 13 (0)           ; |pavDOGFPGA|add32:inst11|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:man_2comp_res_upper1                                                                                                                                                                                                                                                          ; lpm_add_sub                      ; work         ;
;             |add_sub_8bl:auto_generated|                                               ; 13 (13)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 13 (13)          ; |pavDOGFPGA|add32:inst11|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:man_2comp_res_upper1|add_sub_8bl:auto_generated                                                                                                                                                                                                                               ; add_sub_8bl                      ; work         ;
;          |lpm_add_sub:man_add_sub_lower|                                               ; 30 (0)      ; 15 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (0)       ; 0 (0)             ; 15 (0)           ; |pavDOGFPGA|add32:inst11|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:man_add_sub_lower                                                                                                                                                                                                                                                             ; lpm_add_sub                      ; work         ;
;             |add_sub_3ql:auto_generated|                                               ; 30 (30)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 0 (0)             ; 15 (15)          ; |pavDOGFPGA|add32:inst11|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:man_add_sub_lower|add_sub_3ql:auto_generated                                                                                                                                                                                                                                  ; add_sub_3ql                      ; work         ;
;          |lpm_add_sub:man_add_sub_upper0|                                              ; 26 (0)      ; 14 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (0)       ; 0 (0)             ; 14 (0)           ; |pavDOGFPGA|add32:inst11|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:man_add_sub_upper0                                                                                                                                                                                                                                                            ; lpm_add_sub                      ; work         ;
;             |add_sub_8bl:auto_generated|                                               ; 26 (26)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 14 (14)          ; |pavDOGFPGA|add32:inst11|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:man_add_sub_upper0|add_sub_8bl:auto_generated                                                                                                                                                                                                                                 ; add_sub_8bl                      ; work         ;
;          |lpm_add_sub:man_add_sub_upper1|                                              ; 14 (0)      ; 14 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (0)           ; |pavDOGFPGA|add32:inst11|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:man_add_sub_upper1                                                                                                                                                                                                                                                            ; lpm_add_sub                      ; work         ;
;             |add_sub_8bl:auto_generated|                                               ; 14 (14)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; |pavDOGFPGA|add32:inst11|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:man_add_sub_upper1|add_sub_8bl:auto_generated                                                                                                                                                                                                                                 ; add_sub_8bl                      ; work         ;
;          |lpm_add_sub:man_res_rounding_add_sub_lower|                                  ; 14 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (0)       ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|add32:inst11|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:man_res_rounding_add_sub_lower                                                                                                                                                                                                                                                ; lpm_add_sub                      ; work         ;
;             |add_sub_qrg:auto_generated|                                               ; 14 (14)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|add32:inst11|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:man_res_rounding_add_sub_lower|add_sub_qrg:auto_generated                                                                                                                                                                                                                     ; add_sub_qrg                      ; work         ;
;          |lpm_add_sub:man_res_rounding_add_sub_upper1|                                 ; 11 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (0)       ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|add32:inst11|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:man_res_rounding_add_sub_upper1                                                                                                                                                                                                                                               ; lpm_add_sub                      ; work         ;
;             |add_sub_34h:auto_generated|                                               ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|add32:inst11|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:man_res_rounding_add_sub_upper1|add_sub_34h:auto_generated                                                                                                                                                                                                                    ; add_sub_34h                      ; work         ;
;          |lpm_compare:trailing_zeros_limit_comparator|                                 ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 1 (0)            ; |pavDOGFPGA|add32:inst11|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_compare:trailing_zeros_limit_comparator                                                                                                                                                                                                                                               ; lpm_compare                      ; work         ;
;             |cmpr_7rh:auto_generated|                                                  ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |pavDOGFPGA|add32:inst11|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_compare:trailing_zeros_limit_comparator|cmpr_7rh:auto_generated                                                                                                                                                                                                                       ; cmpr_7rh                         ; work         ;
;    |add32:inst26|                                                                      ; 709 (0)     ; 310 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 399 (0)      ; 7 (0)             ; 303 (0)          ; |pavDOGFPGA|add32:inst26                                                                                                                                                                                                                                                                                                                                                     ; add32                            ; work         ;
;       |add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|                      ; 709 (255)   ; 310 (193)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 399 (71)     ; 7 (7)             ; 303 (149)        ; |pavDOGFPGA|add32:inst26|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component                                                                                                                                                                                                                                                                                           ; add32_altfp_add_sub_55j          ; work         ;
;          |add32_altbarrel_shift_35e:lbarrel_shift|                                     ; 111 (111)   ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 61 (61)      ; 0 (0)             ; 50 (50)          ; |pavDOGFPGA|add32:inst26|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altbarrel_shift_35e:lbarrel_shift                                                                                                                                                                                                                                                   ; add32_altbarrel_shift_35e        ; work         ;
;          |add32_altbarrel_shift_olb:rbarrel_shift|                                     ; 112 (112)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 112 (112)    ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|add32:inst26|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altbarrel_shift_olb:rbarrel_shift                                                                                                                                                                                                                                                   ; add32_altbarrel_shift_olb        ; work         ;
;          |add32_altpriority_encoder_e48:trailing_zeros_cnt|                            ; 28 (23)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 28 (23)      ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|add32:inst26|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt                                                                                                                                                                                                                                          ; add32_altpriority_encoder_e48    ; work         ;
;             |add32_altpriority_encoder_f48:altpriority_encoder22|                      ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|add32:inst26|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_f48:altpriority_encoder22                                                                                                                                                                                      ; add32_altpriority_encoder_f48    ; work         ;
;                |add32_altpriority_encoder_vh8:altpriority_encoder29|                   ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|add32:inst26|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_f48:altpriority_encoder22|add32_altpriority_encoder_vh8:altpriority_encoder29                                                                                                                                  ; add32_altpriority_encoder_vh8    ; work         ;
;                   |add32_altpriority_encoder_qh8:altpriority_encoder25|                ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|add32:inst26|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_f48:altpriority_encoder22|add32_altpriority_encoder_vh8:altpriority_encoder29|add32_altpriority_encoder_qh8:altpriority_encoder25                                                                              ; add32_altpriority_encoder_qh8    ; work         ;
;             |add32_altpriority_encoder_fj8:altpriority_encoder21|                      ; 3 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (1)        ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|add32:inst26|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_fj8:altpriority_encoder21                                                                                                                                                                                      ; add32_altpriority_encoder_fj8    ; work         ;
;                |add32_altpriority_encoder_vh8:altpriority_encoder24|                   ; 2 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (1)        ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|add32:inst26|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_fj8:altpriority_encoder21|add32_altpriority_encoder_vh8:altpriority_encoder24                                                                                                                                  ; add32_altpriority_encoder_vh8    ; work         ;
;                   |add32_altpriority_encoder_qh8:altpriority_encoder25|                ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|add32:inst26|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_fj8:altpriority_encoder21|add32_altpriority_encoder_vh8:altpriority_encoder24|add32_altpriority_encoder_qh8:altpriority_encoder25                                                                              ; add32_altpriority_encoder_qh8    ; work         ;
;          |add32_altpriority_encoder_qb6:leading_zeroes_cnt|                            ; 20 (20)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (18)      ; 0 (0)             ; 2 (2)            ; |pavDOGFPGA|add32:inst26|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_qb6:leading_zeroes_cnt                                                                                                                                                                                                                                          ; add32_altpriority_encoder_qb6    ; work         ;
;          |lpm_add_sub:add_sub1|                                                        ; 8 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|add32:inst26|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:add_sub1                                                                                                                                                                                                                                                                      ; lpm_add_sub                      ; work         ;
;             |add_sub_lcg:auto_generated|                                               ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|add32:inst26|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:add_sub1|add_sub_lcg:auto_generated                                                                                                                                                                                                                                           ; add_sub_lcg                      ; work         ;
;          |lpm_add_sub:add_sub2|                                                        ; 8 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|add32:inst26|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:add_sub2                                                                                                                                                                                                                                                                      ; lpm_add_sub                      ; work         ;
;             |add_sub_lcg:auto_generated|                                               ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|add32:inst26|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:add_sub2|add_sub_lcg:auto_generated                                                                                                                                                                                                                                           ; add_sub_lcg                      ; work         ;
;          |lpm_add_sub:add_sub3|                                                        ; 6 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|add32:inst26|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:add_sub3                                                                                                                                                                                                                                                                      ; lpm_add_sub                      ; work         ;
;             |add_sub_icg:auto_generated|                                               ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|add32:inst26|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:add_sub3|add_sub_icg:auto_generated                                                                                                                                                                                                                                           ; add_sub_icg                      ; work         ;
;          |lpm_add_sub:add_sub4|                                                        ; 7 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|add32:inst26|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:add_sub4                                                                                                                                                                                                                                                                      ; lpm_add_sub                      ; work         ;
;             |add_sub_kbg:auto_generated|                                               ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|add32:inst26|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:add_sub4|add_sub_kbg:auto_generated                                                                                                                                                                                                                                           ; add_sub_kbg                      ; work         ;
;          |lpm_add_sub:add_sub5|                                                        ; 9 (0)       ; 9 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (0)            ; |pavDOGFPGA|add32:inst26|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:add_sub5                                                                                                                                                                                                                                                                      ; lpm_add_sub                      ; work         ;
;             |add_sub_kpj:auto_generated|                                               ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |pavDOGFPGA|add32:inst26|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:add_sub5|add_sub_kpj:auto_generated                                                                                                                                                                                                                                           ; add_sub_kpj                      ; work         ;
;          |lpm_add_sub:add_sub6|                                                        ; 8 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (0)            ; |pavDOGFPGA|add32:inst26|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:add_sub6                                                                                                                                                                                                                                                                      ; lpm_add_sub                      ; work         ;
;             |add_sub_kbg:auto_generated|                                               ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |pavDOGFPGA|add32:inst26|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:add_sub6|add_sub_kbg:auto_generated                                                                                                                                                                                                                                           ; add_sub_kbg                      ; work         ;
;          |lpm_add_sub:man_2comp_res_lower|                                             ; 30 (0)      ; 15 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (0)       ; 0 (0)             ; 15 (0)           ; |pavDOGFPGA|add32:inst26|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:man_2comp_res_lower                                                                                                                                                                                                                                                           ; lpm_add_sub                      ; work         ;
;             |add_sub_3ql:auto_generated|                                               ; 30 (30)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 0 (0)             ; 15 (15)          ; |pavDOGFPGA|add32:inst26|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:man_2comp_res_lower|add_sub_3ql:auto_generated                                                                                                                                                                                                                                ; add_sub_3ql                      ; work         ;
;          |lpm_add_sub:man_2comp_res_upper0|                                            ; 25 (0)      ; 13 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (0)       ; 0 (0)             ; 13 (0)           ; |pavDOGFPGA|add32:inst26|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:man_2comp_res_upper0                                                                                                                                                                                                                                                          ; lpm_add_sub                      ; work         ;
;             |add_sub_8bl:auto_generated|                                               ; 25 (25)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 13 (13)          ; |pavDOGFPGA|add32:inst26|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:man_2comp_res_upper0|add_sub_8bl:auto_generated                                                                                                                                                                                                                               ; add_sub_8bl                      ; work         ;
;          |lpm_add_sub:man_2comp_res_upper1|                                            ; 13 (0)      ; 13 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 13 (0)           ; |pavDOGFPGA|add32:inst26|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:man_2comp_res_upper1                                                                                                                                                                                                                                                          ; lpm_add_sub                      ; work         ;
;             |add_sub_8bl:auto_generated|                                               ; 13 (13)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 13 (13)          ; |pavDOGFPGA|add32:inst26|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:man_2comp_res_upper1|add_sub_8bl:auto_generated                                                                                                                                                                                                                               ; add_sub_8bl                      ; work         ;
;          |lpm_add_sub:man_add_sub_lower|                                               ; 30 (0)      ; 15 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (0)       ; 0 (0)             ; 15 (0)           ; |pavDOGFPGA|add32:inst26|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:man_add_sub_lower                                                                                                                                                                                                                                                             ; lpm_add_sub                      ; work         ;
;             |add_sub_3ql:auto_generated|                                               ; 30 (30)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 0 (0)             ; 15 (15)          ; |pavDOGFPGA|add32:inst26|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:man_add_sub_lower|add_sub_3ql:auto_generated                                                                                                                                                                                                                                  ; add_sub_3ql                      ; work         ;
;          |lpm_add_sub:man_add_sub_upper0|                                              ; 26 (0)      ; 14 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (0)       ; 0 (0)             ; 14 (0)           ; |pavDOGFPGA|add32:inst26|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:man_add_sub_upper0                                                                                                                                                                                                                                                            ; lpm_add_sub                      ; work         ;
;             |add_sub_8bl:auto_generated|                                               ; 26 (26)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 14 (14)          ; |pavDOGFPGA|add32:inst26|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:man_add_sub_upper0|add_sub_8bl:auto_generated                                                                                                                                                                                                                                 ; add_sub_8bl                      ; work         ;
;          |lpm_add_sub:man_add_sub_upper1|                                              ; 14 (0)      ; 14 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (0)           ; |pavDOGFPGA|add32:inst26|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:man_add_sub_upper1                                                                                                                                                                                                                                                            ; lpm_add_sub                      ; work         ;
;             |add_sub_8bl:auto_generated|                                               ; 14 (14)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; |pavDOGFPGA|add32:inst26|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:man_add_sub_upper1|add_sub_8bl:auto_generated                                                                                                                                                                                                                                 ; add_sub_8bl                      ; work         ;
;          |lpm_add_sub:man_res_rounding_add_sub_lower|                                  ; 14 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (0)       ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|add32:inst26|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:man_res_rounding_add_sub_lower                                                                                                                                                                                                                                                ; lpm_add_sub                      ; work         ;
;             |add_sub_qrg:auto_generated|                                               ; 14 (14)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|add32:inst26|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:man_res_rounding_add_sub_lower|add_sub_qrg:auto_generated                                                                                                                                                                                                                     ; add_sub_qrg                      ; work         ;
;          |lpm_add_sub:man_res_rounding_add_sub_upper1|                                 ; 11 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (0)       ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|add32:inst26|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:man_res_rounding_add_sub_upper1                                                                                                                                                                                                                                               ; lpm_add_sub                      ; work         ;
;             |add_sub_34h:auto_generated|                                               ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|add32:inst26|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:man_res_rounding_add_sub_upper1|add_sub_34h:auto_generated                                                                                                                                                                                                                    ; add_sub_34h                      ; work         ;
;          |lpm_compare:trailing_zeros_limit_comparator|                                 ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 1 (0)            ; |pavDOGFPGA|add32:inst26|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_compare:trailing_zeros_limit_comparator                                                                                                                                                                                                                                               ; lpm_compare                      ; work         ;
;             |cmpr_7rh:auto_generated|                                                  ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |pavDOGFPGA|add32:inst26|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_compare:trailing_zeros_limit_comparator|cmpr_7rh:auto_generated                                                                                                                                                                                                                       ; cmpr_7rh                         ; work         ;
;    |divider2:inst13|                                                                   ; 155 (0)     ; 114 (0)                   ; 0 (0)         ; 18          ; 1    ; 16           ; 0       ; 8         ; 0    ; 0            ; 41 (0)       ; 42 (0)            ; 72 (0)           ; |pavDOGFPGA|divider2:inst13                                                                                                                                                                                                                                                                                                                                                  ; divider2                         ; work         ;
;       |divider2_altfp_div_ach:divider2_altfp_div_ach_component|                        ; 155 (0)     ; 114 (0)                   ; 0 (0)         ; 18          ; 1    ; 16           ; 0       ; 8         ; 0    ; 0            ; 41 (0)       ; 42 (0)            ; 72 (0)           ; |pavDOGFPGA|divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component                                                                                                                                                                                                                                                                                          ; divider2_altfp_div_ach           ; work         ;
;          |divider2_altfp_div_pst_22f:altfp_div_pst1|                                   ; 155 (69)    ; 114 (114)                 ; 0 (0)         ; 18          ; 1    ; 16           ; 0       ; 8         ; 0    ; 0            ; 41 (3)       ; 42 (42)           ; 72 (24)          ; |pavDOGFPGA|divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1                                                                                                                                                                                                                                                ; divider2_altfp_div_pst_22f       ; work         ;
;             |altsyncram:altsyncram3|                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 18          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|altsyncram:altsyncram3                                                                                                                                                                                                                         ; altsyncram                       ; work         ;
;                |altsyncram_0sk3:auto_generated|                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 18          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_0sk3:auto_generated                                                                                                                                                                                          ; altsyncram_0sk3                  ; work         ;
;             |lpm_add_sub:remainder_sub_0|                                              ; 35 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (0)       ; 0 (0)             ; 24 (0)           ; |pavDOGFPGA|divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_add_sub:remainder_sub_0                                                                                                                                                                                                                    ; lpm_add_sub                      ; work         ;
;                |add_sub_4lg:auto_generated|                                            ; 35 (35)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 24 (24)          ; |pavDOGFPGA|divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_4lg:auto_generated                                                                                                                                                                                         ; add_sub_4lg                      ; work         ;
;             |lpm_mult:a1_prod|                                                         ; 17 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 10 (0)       ; 0 (0)             ; 7 (0)            ; |pavDOGFPGA|divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:a1_prod                                                                                                                                                                                                                               ; lpm_mult                         ; work         ;
;                |mult_cjt:auto_generated|                                               ; 17 (17)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 7 (7)            ; |pavDOGFPGA|divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:a1_prod|mult_cjt:auto_generated                                                                                                                                                                                                       ; mult_cjt                         ; work         ;
;             |lpm_mult:b1_prod|                                                         ; 16 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (0)           ; |pavDOGFPGA|divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:b1_prod                                                                                                                                                                                                                               ; lpm_mult                         ; work         ;
;                |mult_9jt:auto_generated|                                               ; 16 (16)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; |pavDOGFPGA|divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:b1_prod|mult_9jt:auto_generated                                                                                                                                                                                                       ; mult_9jt                         ; work         ;
;             |lpm_mult:q_partial_0|                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:q_partial_0                                                                                                                                                                                                                           ; lpm_mult                         ; work         ;
;                |mult_ijt:auto_generated|                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:q_partial_0|mult_ijt:auto_generated                                                                                                                                                                                                   ; mult_ijt                         ; work         ;
;             |lpm_mult:q_partial_1|                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:q_partial_1                                                                                                                                                                                                                           ; lpm_mult                         ; work         ;
;                |mult_ijt:auto_generated|                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:q_partial_1|mult_ijt:auto_generated                                                                                                                                                                                                   ; mult_ijt                         ; work         ;
;             |lpm_mult:remainder_mult_0|                                                ; 18 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 17 (0)       ; 0 (0)             ; 1 (0)            ; |pavDOGFPGA|divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:remainder_mult_0                                                                                                                                                                                                                      ; lpm_mult                         ; work         ;
;                |mult_gjt:auto_generated|                                               ; 18 (18)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 17 (17)      ; 0 (0)             ; 1 (1)            ; |pavDOGFPGA|divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_gjt:auto_generated                                                                                                                                                                                              ; mult_gjt                         ; work         ;
;    |divider2:inst24|                                                                   ; 245 (0)     ; 149 (0)                   ; 0 (0)         ; 4608        ; 1    ; 16           ; 0       ; 8         ; 0    ; 0            ; 96 (0)       ; 45 (0)            ; 104 (0)          ; |pavDOGFPGA|divider2:inst24                                                                                                                                                                                                                                                                                                                                                  ; divider2                         ; work         ;
;       |divider2_altfp_div_ach:divider2_altfp_div_ach_component|                        ; 245 (0)     ; 149 (0)                   ; 0 (0)         ; 4608        ; 1    ; 16           ; 0       ; 8         ; 0    ; 0            ; 96 (0)       ; 45 (0)            ; 104 (0)          ; |pavDOGFPGA|divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component                                                                                                                                                                                                                                                                                          ; divider2_altfp_div_ach           ; work         ;
;          |divider2_altfp_div_pst_22f:altfp_div_pst1|                                   ; 245 (114)   ; 149 (130)                 ; 0 (0)         ; 4608        ; 1    ; 16           ; 0       ; 8         ; 0    ; 0            ; 96 (42)      ; 45 (44)           ; 104 (27)         ; |pavDOGFPGA|divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1                                                                                                                                                                                                                                                ; divider2_altfp_div_pst_22f       ; work         ;
;             |altsyncram:altsyncram3|                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|altsyncram:altsyncram3                                                                                                                                                                                                                         ; altsyncram                       ; work         ;
;                |altsyncram_0sk3:auto_generated|                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_0sk3:auto_generated                                                                                                                                                                                          ; altsyncram_0sk3                  ; work         ;
;             |lpm_add_sub:bias_addition|                                                ; 10 (0)      ; 10 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (0)           ; |pavDOGFPGA|divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_add_sub:bias_addition                                                                                                                                                                                                                      ; lpm_add_sub                      ; work         ;
;                |add_sub_4pi:auto_generated|                                            ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |pavDOGFPGA|divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_add_sub:bias_addition|add_sub_4pi:auto_generated                                                                                                                                                                                           ; add_sub_4pi                      ; work         ;
;             |lpm_add_sub:exp_sub|                                                      ; 10 (0)      ; 9 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 9 (0)            ; |pavDOGFPGA|divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_add_sub:exp_sub                                                                                                                                                                                                                            ; lpm_add_sub                      ; work         ;
;                |add_sub_hth:auto_generated|                                            ; 10 (10)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 9 (9)            ; |pavDOGFPGA|divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_add_sub:exp_sub|add_sub_hth:auto_generated                                                                                                                                                                                                 ; add_sub_hth                      ; work         ;
;             |lpm_add_sub:quotient_process|                                             ; 23 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 15 (0)           ; |pavDOGFPGA|divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_add_sub:quotient_process                                                                                                                                                                                                                   ; lpm_add_sub                      ; work         ;
;                |add_sub_sug:auto_generated|                                            ; 23 (23)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 15 (15)          ; |pavDOGFPGA|divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_add_sub:quotient_process|add_sub_sug:auto_generated                                                                                                                                                                                        ; add_sub_sug                      ; work         ;
;             |lpm_add_sub:remainder_sub_0|                                              ; 35 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (0)       ; 0 (0)             ; 22 (0)           ; |pavDOGFPGA|divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_add_sub:remainder_sub_0                                                                                                                                                                                                                    ; lpm_add_sub                      ; work         ;
;                |add_sub_4lg:auto_generated|                                            ; 35 (35)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (13)      ; 0 (0)             ; 22 (22)          ; |pavDOGFPGA|divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_4lg:auto_generated                                                                                                                                                                                         ; add_sub_4lg                      ; work         ;
;             |lpm_compare:cmpr2|                                                        ; 3 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 1 (0)            ; |pavDOGFPGA|divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_compare:cmpr2                                                                                                                                                                                                                              ; lpm_compare                      ; work         ;
;                |cmpr_u3i:auto_generated|                                               ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; |pavDOGFPGA|divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_compare:cmpr2|cmpr_u3i:auto_generated                                                                                                                                                                                                      ; cmpr_u3i                         ; work         ;
;             |lpm_mult:a1_prod|                                                         ; 17 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 13 (0)       ; 0 (0)             ; 4 (0)            ; |pavDOGFPGA|divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:a1_prod                                                                                                                                                                                                                               ; lpm_mult                         ; work         ;
;                |mult_cjt:auto_generated|                                               ; 17 (17)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 13 (13)      ; 0 (0)             ; 4 (4)            ; |pavDOGFPGA|divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:a1_prod|mult_cjt:auto_generated                                                                                                                                                                                                       ; mult_cjt                         ; work         ;
;             |lpm_mult:b1_prod|                                                         ; 16 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (0)           ; |pavDOGFPGA|divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:b1_prod                                                                                                                                                                                                                               ; lpm_mult                         ; work         ;
;                |mult_9jt:auto_generated|                                               ; 16 (16)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; |pavDOGFPGA|divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:b1_prod|mult_9jt:auto_generated                                                                                                                                                                                                       ; mult_9jt                         ; work         ;
;             |lpm_mult:q_partial_0|                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:q_partial_0                                                                                                                                                                                                                           ; lpm_mult                         ; work         ;
;                |mult_ijt:auto_generated|                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:q_partial_0|mult_ijt:auto_generated                                                                                                                                                                                                   ; mult_ijt                         ; work         ;
;             |lpm_mult:q_partial_1|                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:q_partial_1                                                                                                                                                                                                                           ; lpm_mult                         ; work         ;
;                |mult_ijt:auto_generated|                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:q_partial_1|mult_ijt:auto_generated                                                                                                                                                                                                   ; mult_ijt                         ; work         ;
;             |lpm_mult:remainder_mult_0|                                                ; 18 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 18 (0)       ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:remainder_mult_0                                                                                                                                                                                                                      ; lpm_mult                         ; work         ;
;                |mult_gjt:auto_generated|                                               ; 18 (18)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 18 (18)      ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_gjt:auto_generated                                                                                                                                                                                              ; mult_gjt                         ; work         ;
;    |fpCompareLess:inst1|                                                               ; 33 (0)      ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 30 (0)       ; 0 (0)             ; 3 (0)            ; |pavDOGFPGA|fpCompareLess:inst1                                                                                                                                                                                                                                                                                                                                              ; fpCompareLess                    ; work         ;
;       |fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component|      ; 33 (26)     ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 30 (23)      ; 0 (0)             ; 3 (3)            ; |pavDOGFPGA|fpCompareLess:inst1|fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component                                                                                                                                                                                                                                                                    ; fpCompareLess_altfp_compare_88b  ; work         ;
;          |lpm_compare:cmpr1|                                                           ; 3 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|fpCompareLess:inst1|fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component|lpm_compare:cmpr1                                                                                                                                                                                                                                                  ; lpm_compare                      ; work         ;
;             |cmpr_kci:auto_generated|                                                  ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|fpCompareLess:inst1|fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component|lpm_compare:cmpr1|cmpr_kci:auto_generated                                                                                                                                                                                                                          ; cmpr_kci                         ; work         ;
;          |lpm_compare:cmpr2|                                                           ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|fpCompareLess:inst1|fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component|lpm_compare:cmpr2                                                                                                                                                                                                                                                  ; lpm_compare                      ; work         ;
;             |cmpr_kci:auto_generated|                                                  ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|fpCompareLess:inst1|fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component|lpm_compare:cmpr2|cmpr_kci:auto_generated                                                                                                                                                                                                                          ; cmpr_kci                         ; work         ;
;          |lpm_compare:cmpr3|                                                           ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|fpCompareLess:inst1|fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component|lpm_compare:cmpr3                                                                                                                                                                                                                                                  ; lpm_compare                      ; work         ;
;             |cmpr_kci:auto_generated|                                                  ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|fpCompareLess:inst1|fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component|lpm_compare:cmpr3|cmpr_kci:auto_generated                                                                                                                                                                                                                          ; cmpr_kci                         ; work         ;
;    |memristor:inst|                                                                    ; 5373 (0)    ; 2736 (0)                  ; 0 (0)         ; 4692        ; 2    ; 44           ; 4       ; 20        ; 0    ; 0            ; 2633 (0)     ; 185 (0)           ; 2555 (0)         ; |pavDOGFPGA|memristor:inst                                                                                                                                                                                                                                                                                                                                                   ; memristor                        ; work         ;
;       |SUB32:inst|                                                                     ; 782 (0)     ; 310 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 469 (0)      ; 3 (0)             ; 310 (0)          ; |pavDOGFPGA|memristor:inst|SUB32:inst                                                                                                                                                                                                                                                                                                                                        ; SUB32                            ; work         ;
;          |SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|                   ; 782 (306)   ; 310 (193)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 469 (121)    ; 3 (3)             ; 310 (153)        ; |pavDOGFPGA|memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component                                                                                                                                                                                                                                                                              ; SUB32_altfp_add_sub_66j          ; work         ;
;             |SUB32_altbarrel_shift_35e:lbarrel_shift|                                  ; 111 (111)   ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 62 (62)      ; 0 (0)             ; 49 (49)          ; |pavDOGFPGA|memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altbarrel_shift_35e:lbarrel_shift                                                                                                                                                                                                                                      ; SUB32_altbarrel_shift_35e        ; work         ;
;             |SUB32_altbarrel_shift_olb:rbarrel_shift|                                  ; 121 (121)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 120 (120)    ; 0 (0)             ; 1 (1)            ; |pavDOGFPGA|memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altbarrel_shift_olb:rbarrel_shift                                                                                                                                                                                                                                      ; SUB32_altbarrel_shift_olb        ; work         ;
;             |SUB32_altpriority_encoder_e48:trailing_zeros_cnt|                         ; 41 (31)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 41 (31)      ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_e48:trailing_zeros_cnt                                                                                                                                                                                                                             ; SUB32_altpriority_encoder_e48    ; work         ;
;                |SUB32_altpriority_encoder_f48:altpriority_encoder22|                   ; 1 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_e48:trailing_zeros_cnt|SUB32_altpriority_encoder_f48:altpriority_encoder22                                                                                                                                                                         ; SUB32_altpriority_encoder_f48    ; work         ;
;                   |SUB32_altpriority_encoder_vh8:altpriority_encoder29|                ; 1 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_e48:trailing_zeros_cnt|SUB32_altpriority_encoder_f48:altpriority_encoder22|SUB32_altpriority_encoder_vh8:altpriority_encoder29                                                                                                                     ; SUB32_altpriority_encoder_vh8    ; work         ;
;                      |SUB32_altpriority_encoder_qh8:altpriority_encoder25|             ; 1 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_e48:trailing_zeros_cnt|SUB32_altpriority_encoder_f48:altpriority_encoder22|SUB32_altpriority_encoder_vh8:altpriority_encoder29|SUB32_altpriority_encoder_qh8:altpriority_encoder25                                                                 ; SUB32_altpriority_encoder_qh8    ; work         ;
;                         |SUB32_altpriority_encoder_nh8:altpriority_encoder28|          ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_e48:trailing_zeros_cnt|SUB32_altpriority_encoder_f48:altpriority_encoder22|SUB32_altpriority_encoder_vh8:altpriority_encoder29|SUB32_altpriority_encoder_qh8:altpriority_encoder25|SUB32_altpriority_encoder_nh8:altpriority_encoder28             ; SUB32_altpriority_encoder_nh8    ; work         ;
;                |SUB32_altpriority_encoder_fj8:altpriority_encoder21|                   ; 9 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (3)        ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_e48:trailing_zeros_cnt|SUB32_altpriority_encoder_fj8:altpriority_encoder21                                                                                                                                                                         ; SUB32_altpriority_encoder_fj8    ; work         ;
;                   |SUB32_altpriority_encoder_vh8:altpriority_encoder23|                ; 3 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_e48:trailing_zeros_cnt|SUB32_altpriority_encoder_fj8:altpriority_encoder21|SUB32_altpriority_encoder_vh8:altpriority_encoder23                                                                                                                     ; SUB32_altpriority_encoder_vh8    ; work         ;
;                      |SUB32_altpriority_encoder_qh8:altpriority_encoder25|             ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_e48:trailing_zeros_cnt|SUB32_altpriority_encoder_fj8:altpriority_encoder21|SUB32_altpriority_encoder_vh8:altpriority_encoder23|SUB32_altpriority_encoder_qh8:altpriority_encoder25                                                                 ; SUB32_altpriority_encoder_qh8    ; work         ;
;                      |SUB32_altpriority_encoder_qh8:altpriority_encoder26|             ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_e48:trailing_zeros_cnt|SUB32_altpriority_encoder_fj8:altpriority_encoder21|SUB32_altpriority_encoder_vh8:altpriority_encoder23|SUB32_altpriority_encoder_qh8:altpriority_encoder26                                                                 ; SUB32_altpriority_encoder_qh8    ; work         ;
;                   |SUB32_altpriority_encoder_vh8:altpriority_encoder24|                ; 3 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_e48:trailing_zeros_cnt|SUB32_altpriority_encoder_fj8:altpriority_encoder21|SUB32_altpriority_encoder_vh8:altpriority_encoder24                                                                                                                     ; SUB32_altpriority_encoder_vh8    ; work         ;
;                      |SUB32_altpriority_encoder_qh8:altpriority_encoder25|             ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_e48:trailing_zeros_cnt|SUB32_altpriority_encoder_fj8:altpriority_encoder21|SUB32_altpriority_encoder_vh8:altpriority_encoder24|SUB32_altpriority_encoder_qh8:altpriority_encoder25                                                                 ; SUB32_altpriority_encoder_qh8    ; work         ;
;                      |SUB32_altpriority_encoder_qh8:altpriority_encoder26|             ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_e48:trailing_zeros_cnt|SUB32_altpriority_encoder_fj8:altpriority_encoder21|SUB32_altpriority_encoder_vh8:altpriority_encoder24|SUB32_altpriority_encoder_qh8:altpriority_encoder26                                                                 ; SUB32_altpriority_encoder_qh8    ; work         ;
;                         |SUB32_altpriority_encoder_nh8:altpriority_encoder27|          ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_e48:trailing_zeros_cnt|SUB32_altpriority_encoder_fj8:altpriority_encoder21|SUB32_altpriority_encoder_vh8:altpriority_encoder24|SUB32_altpriority_encoder_qh8:altpriority_encoder26|SUB32_altpriority_encoder_nh8:altpriority_encoder27             ; SUB32_altpriority_encoder_nh8    ; work         ;
;             |SUB32_altpriority_encoder_qb6:leading_zeroes_cnt|                         ; 20 (20)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (18)      ; 0 (0)             ; 2 (2)            ; |pavDOGFPGA|memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_qb6:leading_zeroes_cnt                                                                                                                                                                                                                             ; SUB32_altpriority_encoder_qb6    ; work         ;
;             |lpm_add_sub:add_sub1|                                                     ; 9 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (0)        ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:add_sub1                                                                                                                                                                                                                                                         ; lpm_add_sub                      ; work         ;
;                |add_sub_lcg:auto_generated|                                            ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:add_sub1|add_sub_lcg:auto_generated                                                                                                                                                                                                                              ; add_sub_lcg                      ; work         ;
;             |lpm_add_sub:add_sub2|                                                     ; 8 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:add_sub2                                                                                                                                                                                                                                                         ; lpm_add_sub                      ; work         ;
;                |add_sub_lcg:auto_generated|                                            ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:add_sub2|add_sub_lcg:auto_generated                                                                                                                                                                                                                              ; add_sub_lcg                      ; work         ;
;             |lpm_add_sub:add_sub3|                                                     ; 6 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:add_sub3                                                                                                                                                                                                                                                         ; lpm_add_sub                      ; work         ;
;                |add_sub_icg:auto_generated|                                            ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:add_sub3|add_sub_icg:auto_generated                                                                                                                                                                                                                              ; add_sub_icg                      ; work         ;
;             |lpm_add_sub:add_sub4|                                                     ; 7 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:add_sub4                                                                                                                                                                                                                                                         ; lpm_add_sub                      ; work         ;
;                |add_sub_kbg:auto_generated|                                            ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:add_sub4|add_sub_kbg:auto_generated                                                                                                                                                                                                                              ; add_sub_kbg                      ; work         ;
;             |lpm_add_sub:add_sub5|                                                     ; 9 (0)       ; 9 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (0)            ; |pavDOGFPGA|memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:add_sub5                                                                                                                                                                                                                                                         ; lpm_add_sub                      ; work         ;
;                |add_sub_kpj:auto_generated|                                            ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |pavDOGFPGA|memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:add_sub5|add_sub_kpj:auto_generated                                                                                                                                                                                                                              ; add_sub_kpj                      ; work         ;
;             |lpm_add_sub:add_sub6|                                                     ; 8 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (0)            ; |pavDOGFPGA|memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:add_sub6                                                                                                                                                                                                                                                         ; lpm_add_sub                      ; work         ;
;                |add_sub_kbg:auto_generated|                                            ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |pavDOGFPGA|memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:add_sub6|add_sub_kbg:auto_generated                                                                                                                                                                                                                              ; add_sub_kbg                      ; work         ;
;             |lpm_add_sub:man_2comp_res_lower|                                          ; 30 (0)      ; 15 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (0)       ; 0 (0)             ; 16 (0)           ; |pavDOGFPGA|memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:man_2comp_res_lower                                                                                                                                                                                                                                              ; lpm_add_sub                      ; work         ;
;                |add_sub_3ql:auto_generated|                                            ; 30 (30)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 16 (16)          ; |pavDOGFPGA|memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:man_2comp_res_lower|add_sub_3ql:auto_generated                                                                                                                                                                                                                   ; add_sub_3ql                      ; work         ;
;             |lpm_add_sub:man_2comp_res_upper0|                                         ; 25 (0)      ; 13 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (0)       ; 0 (0)             ; 14 (0)           ; |pavDOGFPGA|memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:man_2comp_res_upper0                                                                                                                                                                                                                                             ; lpm_add_sub                      ; work         ;
;                |add_sub_8bl:auto_generated|                                            ; 25 (25)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 14 (14)          ; |pavDOGFPGA|memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:man_2comp_res_upper0|add_sub_8bl:auto_generated                                                                                                                                                                                                                  ; add_sub_8bl                      ; work         ;
;             |lpm_add_sub:man_2comp_res_upper1|                                         ; 13 (0)      ; 13 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 13 (0)           ; |pavDOGFPGA|memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:man_2comp_res_upper1                                                                                                                                                                                                                                             ; lpm_add_sub                      ; work         ;
;                |add_sub_8bl:auto_generated|                                            ; 13 (13)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 13 (13)          ; |pavDOGFPGA|memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:man_2comp_res_upper1|add_sub_8bl:auto_generated                                                                                                                                                                                                                  ; add_sub_8bl                      ; work         ;
;             |lpm_add_sub:man_add_sub_lower|                                            ; 30 (0)      ; 15 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (0)       ; 0 (0)             ; 16 (0)           ; |pavDOGFPGA|memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:man_add_sub_lower                                                                                                                                                                                                                                                ; lpm_add_sub                      ; work         ;
;                |add_sub_3ql:auto_generated|                                            ; 30 (30)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 16 (16)          ; |pavDOGFPGA|memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:man_add_sub_lower|add_sub_3ql:auto_generated                                                                                                                                                                                                                     ; add_sub_3ql                      ; work         ;
;             |lpm_add_sub:man_add_sub_upper0|                                           ; 26 (0)      ; 14 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (0)       ; 0 (0)             ; 14 (0)           ; |pavDOGFPGA|memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:man_add_sub_upper0                                                                                                                                                                                                                                               ; lpm_add_sub                      ; work         ;
;                |add_sub_8bl:auto_generated|                                            ; 26 (26)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 14 (14)          ; |pavDOGFPGA|memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:man_add_sub_upper0|add_sub_8bl:auto_generated                                                                                                                                                                                                                    ; add_sub_8bl                      ; work         ;
;             |lpm_add_sub:man_add_sub_upper1|                                           ; 14 (0)      ; 14 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (0)           ; |pavDOGFPGA|memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:man_add_sub_upper1                                                                                                                                                                                                                                               ; lpm_add_sub                      ; work         ;
;                |add_sub_8bl:auto_generated|                                            ; 14 (14)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; |pavDOGFPGA|memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:man_add_sub_upper1|add_sub_8bl:auto_generated                                                                                                                                                                                                                    ; add_sub_8bl                      ; work         ;
;             |lpm_add_sub:man_res_rounding_add_sub_lower|                               ; 14 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (0)       ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:man_res_rounding_add_sub_lower                                                                                                                                                                                                                                   ; lpm_add_sub                      ; work         ;
;                |add_sub_qrg:auto_generated|                                            ; 14 (14)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:man_res_rounding_add_sub_lower|add_sub_qrg:auto_generated                                                                                                                                                                                                        ; add_sub_qrg                      ; work         ;
;             |lpm_add_sub:man_res_rounding_add_sub_upper1|                              ; 11 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (0)       ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:man_res_rounding_add_sub_upper1                                                                                                                                                                                                                                  ; lpm_add_sub                      ; work         ;
;                |add_sub_34h:auto_generated|                                            ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:man_res_rounding_add_sub_upper1|add_sub_34h:auto_generated                                                                                                                                                                                                       ; add_sub_34h                      ; work         ;
;             |lpm_compare:trailing_zeros_limit_comparator|                              ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 1 (0)            ; |pavDOGFPGA|memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_compare:trailing_zeros_limit_comparator                                                                                                                                                                                                                                  ; lpm_compare                      ; work         ;
;                |cmpr_7rh:auto_generated|                                               ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |pavDOGFPGA|memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_compare:trailing_zeros_limit_comparator|cmpr_7rh:auto_generated                                                                                                                                                                                                          ; cmpr_7rh                         ; work         ;
;       |add32:inst10|                                                                   ; 794 (0)     ; 316 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 476 (0)      ; 9 (0)             ; 309 (0)          ; |pavDOGFPGA|memristor:inst|add32:inst10                                                                                                                                                                                                                                                                                                                                      ; add32                            ; work         ;
;          |add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|                   ; 794 (345)   ; 316 (199)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 476 (152)    ; 9 (9)             ; 309 (157)        ; |pavDOGFPGA|memristor:inst|add32:inst10|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component                                                                                                                                                                                                                                                                            ; add32_altfp_add_sub_55j          ; work         ;
;             |add32_altbarrel_shift_35e:lbarrel_shift|                                  ; 111 (111)   ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 62 (62)      ; 0 (0)             ; 49 (49)          ; |pavDOGFPGA|memristor:inst|add32:inst10|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altbarrel_shift_35e:lbarrel_shift                                                                                                                                                                                                                                    ; add32_altbarrel_shift_35e        ; work         ;
;             |add32_altbarrel_shift_olb:rbarrel_shift|                                  ; 105 (105)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 105 (105)    ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|memristor:inst|add32:inst10|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altbarrel_shift_olb:rbarrel_shift                                                                                                                                                                                                                                    ; add32_altbarrel_shift_olb        ; work         ;
;             |add32_altpriority_encoder_e48:trailing_zeros_cnt|                         ; 28 (14)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 28 (14)      ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|memristor:inst|add32:inst10|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt                                                                                                                                                                                                                           ; add32_altpriority_encoder_e48    ; work         ;
;                |add32_altpriority_encoder_fj8:altpriority_encoder21|                   ; 14 (7)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (7)       ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|memristor:inst|add32:inst10|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_fj8:altpriority_encoder21                                                                                                                                                                       ; add32_altpriority_encoder_fj8    ; work         ;
;                   |add32_altpriority_encoder_vh8:altpriority_encoder23|                ; 5 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (4)        ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|memristor:inst|add32:inst10|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_fj8:altpriority_encoder21|add32_altpriority_encoder_vh8:altpriority_encoder23                                                                                                                   ; add32_altpriority_encoder_vh8    ; work         ;
;                      |add32_altpriority_encoder_qh8:altpriority_encoder25|             ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|memristor:inst|add32:inst10|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_fj8:altpriority_encoder21|add32_altpriority_encoder_vh8:altpriority_encoder23|add32_altpriority_encoder_qh8:altpriority_encoder25                                                               ; add32_altpriority_encoder_qh8    ; work         ;
;                   |add32_altpriority_encoder_vh8:altpriority_encoder24|                ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|memristor:inst|add32:inst10|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_fj8:altpriority_encoder21|add32_altpriority_encoder_vh8:altpriority_encoder24                                                                                                                   ; add32_altpriority_encoder_vh8    ; work         ;
;                      |add32_altpriority_encoder_qh8:altpriority_encoder25|             ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|memristor:inst|add32:inst10|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_fj8:altpriority_encoder21|add32_altpriority_encoder_vh8:altpriority_encoder24|add32_altpriority_encoder_qh8:altpriority_encoder25                                                               ; add32_altpriority_encoder_qh8    ; work         ;
;                      |add32_altpriority_encoder_qh8:altpriority_encoder26|             ; 1 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|memristor:inst|add32:inst10|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_fj8:altpriority_encoder21|add32_altpriority_encoder_vh8:altpriority_encoder24|add32_altpriority_encoder_qh8:altpriority_encoder26                                                               ; add32_altpriority_encoder_qh8    ; work         ;
;                         |add32_altpriority_encoder_nh8:altpriority_encoder27|          ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|memristor:inst|add32:inst10|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_fj8:altpriority_encoder21|add32_altpriority_encoder_vh8:altpriority_encoder24|add32_altpriority_encoder_qh8:altpriority_encoder26|add32_altpriority_encoder_nh8:altpriority_encoder27           ; add32_altpriority_encoder_nh8    ; work         ;
;             |add32_altpriority_encoder_qb6:leading_zeroes_cnt|                         ; 20 (20)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (19)      ; 0 (0)             ; 1 (1)            ; |pavDOGFPGA|memristor:inst|add32:inst10|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_qb6:leading_zeroes_cnt                                                                                                                                                                                                                           ; add32_altpriority_encoder_qb6    ; work         ;
;             |lpm_add_sub:add_sub1|                                                     ; 9 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (0)        ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|memristor:inst|add32:inst10|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:add_sub1                                                                                                                                                                                                                                                       ; lpm_add_sub                      ; work         ;
;                |add_sub_lcg:auto_generated|                                            ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|memristor:inst|add32:inst10|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:add_sub1|add_sub_lcg:auto_generated                                                                                                                                                                                                                            ; add_sub_lcg                      ; work         ;
;             |lpm_add_sub:add_sub2|                                                     ; 8 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|memristor:inst|add32:inst10|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:add_sub2                                                                                                                                                                                                                                                       ; lpm_add_sub                      ; work         ;
;                |add_sub_lcg:auto_generated|                                            ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|memristor:inst|add32:inst10|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:add_sub2|add_sub_lcg:auto_generated                                                                                                                                                                                                                            ; add_sub_lcg                      ; work         ;
;             |lpm_add_sub:add_sub3|                                                     ; 6 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|memristor:inst|add32:inst10|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:add_sub3                                                                                                                                                                                                                                                       ; lpm_add_sub                      ; work         ;
;                |add_sub_icg:auto_generated|                                            ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|memristor:inst|add32:inst10|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:add_sub3|add_sub_icg:auto_generated                                                                                                                                                                                                                            ; add_sub_icg                      ; work         ;
;             |lpm_add_sub:add_sub4|                                                     ; 7 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|memristor:inst|add32:inst10|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:add_sub4                                                                                                                                                                                                                                                       ; lpm_add_sub                      ; work         ;
;                |add_sub_kbg:auto_generated|                                            ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|memristor:inst|add32:inst10|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:add_sub4|add_sub_kbg:auto_generated                                                                                                                                                                                                                            ; add_sub_kbg                      ; work         ;
;             |lpm_add_sub:add_sub5|                                                     ; 9 (0)       ; 9 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (0)            ; |pavDOGFPGA|memristor:inst|add32:inst10|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:add_sub5                                                                                                                                                                                                                                                       ; lpm_add_sub                      ; work         ;
;                |add_sub_kpj:auto_generated|                                            ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |pavDOGFPGA|memristor:inst|add32:inst10|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:add_sub5|add_sub_kpj:auto_generated                                                                                                                                                                                                                            ; add_sub_kpj                      ; work         ;
;             |lpm_add_sub:add_sub6|                                                     ; 8 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (0)            ; |pavDOGFPGA|memristor:inst|add32:inst10|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:add_sub6                                                                                                                                                                                                                                                       ; lpm_add_sub                      ; work         ;
;                |add_sub_kbg:auto_generated|                                            ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |pavDOGFPGA|memristor:inst|add32:inst10|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:add_sub6|add_sub_kbg:auto_generated                                                                                                                                                                                                                            ; add_sub_kbg                      ; work         ;
;             |lpm_add_sub:man_2comp_res_lower|                                          ; 30 (0)      ; 15 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (0)       ; 0 (0)             ; 15 (0)           ; |pavDOGFPGA|memristor:inst|add32:inst10|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:man_2comp_res_lower                                                                                                                                                                                                                                            ; lpm_add_sub                      ; work         ;
;                |add_sub_3ql:auto_generated|                                            ; 30 (30)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 0 (0)             ; 15 (15)          ; |pavDOGFPGA|memristor:inst|add32:inst10|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:man_2comp_res_lower|add_sub_3ql:auto_generated                                                                                                                                                                                                                 ; add_sub_3ql                      ; work         ;
;             |lpm_add_sub:man_2comp_res_upper0|                                         ; 25 (0)      ; 13 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (0)       ; 0 (0)             ; 13 (0)           ; |pavDOGFPGA|memristor:inst|add32:inst10|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:man_2comp_res_upper0                                                                                                                                                                                                                                           ; lpm_add_sub                      ; work         ;
;                |add_sub_8bl:auto_generated|                                            ; 25 (25)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 13 (13)          ; |pavDOGFPGA|memristor:inst|add32:inst10|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:man_2comp_res_upper0|add_sub_8bl:auto_generated                                                                                                                                                                                                                ; add_sub_8bl                      ; work         ;
;             |lpm_add_sub:man_2comp_res_upper1|                                         ; 13 (0)      ; 13 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 13 (0)           ; |pavDOGFPGA|memristor:inst|add32:inst10|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:man_2comp_res_upper1                                                                                                                                                                                                                                           ; lpm_add_sub                      ; work         ;
;                |add_sub_8bl:auto_generated|                                            ; 13 (13)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 13 (13)          ; |pavDOGFPGA|memristor:inst|add32:inst10|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:man_2comp_res_upper1|add_sub_8bl:auto_generated                                                                                                                                                                                                                ; add_sub_8bl                      ; work         ;
;             |lpm_add_sub:man_add_sub_lower|                                            ; 30 (0)      ; 15 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (0)       ; 0 (0)             ; 15 (0)           ; |pavDOGFPGA|memristor:inst|add32:inst10|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:man_add_sub_lower                                                                                                                                                                                                                                              ; lpm_add_sub                      ; work         ;
;                |add_sub_3ql:auto_generated|                                            ; 30 (30)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 0 (0)             ; 15 (15)          ; |pavDOGFPGA|memristor:inst|add32:inst10|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:man_add_sub_lower|add_sub_3ql:auto_generated                                                                                                                                                                                                                   ; add_sub_3ql                      ; work         ;
;             |lpm_add_sub:man_add_sub_upper0|                                           ; 26 (0)      ; 14 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (0)       ; 0 (0)             ; 14 (0)           ; |pavDOGFPGA|memristor:inst|add32:inst10|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:man_add_sub_upper0                                                                                                                                                                                                                                             ; lpm_add_sub                      ; work         ;
;                |add_sub_8bl:auto_generated|                                            ; 26 (26)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 14 (14)          ; |pavDOGFPGA|memristor:inst|add32:inst10|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:man_add_sub_upper0|add_sub_8bl:auto_generated                                                                                                                                                                                                                  ; add_sub_8bl                      ; work         ;
;             |lpm_add_sub:man_add_sub_upper1|                                           ; 14 (0)      ; 14 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (0)           ; |pavDOGFPGA|memristor:inst|add32:inst10|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:man_add_sub_upper1                                                                                                                                                                                                                                             ; lpm_add_sub                      ; work         ;
;                |add_sub_8bl:auto_generated|                                            ; 14 (14)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; |pavDOGFPGA|memristor:inst|add32:inst10|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:man_add_sub_upper1|add_sub_8bl:auto_generated                                                                                                                                                                                                                  ; add_sub_8bl                      ; work         ;
;             |lpm_add_sub:man_res_rounding_add_sub_lower|                               ; 14 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (0)       ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|memristor:inst|add32:inst10|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:man_res_rounding_add_sub_lower                                                                                                                                                                                                                                 ; lpm_add_sub                      ; work         ;
;                |add_sub_qrg:auto_generated|                                            ; 14 (14)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|memristor:inst|add32:inst10|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:man_res_rounding_add_sub_lower|add_sub_qrg:auto_generated                                                                                                                                                                                                      ; add_sub_qrg                      ; work         ;
;             |lpm_add_sub:man_res_rounding_add_sub_upper1|                              ; 11 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (0)       ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|memristor:inst|add32:inst10|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:man_res_rounding_add_sub_upper1                                                                                                                                                                                                                                ; lpm_add_sub                      ; work         ;
;                |add_sub_34h:auto_generated|                                            ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|memristor:inst|add32:inst10|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:man_res_rounding_add_sub_upper1|add_sub_34h:auto_generated                                                                                                                                                                                                     ; add_sub_34h                      ; work         ;
;             |lpm_compare:trailing_zeros_limit_comparator|                              ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 1 (0)            ; |pavDOGFPGA|memristor:inst|add32:inst10|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_compare:trailing_zeros_limit_comparator                                                                                                                                                                                                                                ; lpm_compare                      ; work         ;
;                |cmpr_7rh:auto_generated|                                               ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |pavDOGFPGA|memristor:inst|add32:inst10|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_compare:trailing_zeros_limit_comparator|cmpr_7rh:auto_generated                                                                                                                                                                                                        ; cmpr_7rh                         ; work         ;
;       |diff:inst2|                                                                     ; 3239 (0)    ; 1709 (0)                  ; 0 (0)         ; 0           ; 0    ; 21           ; 3       ; 9         ; 0    ; 0            ; 1529 (0)     ; 105 (0)           ; 1605 (0)         ; |pavDOGFPGA|memristor:inst|diff:inst2                                                                                                                                                                                                                                                                                                                                        ; diff                             ; work         ;
;          |SUB32:inst4|                                                                 ; 720 (0)     ; 308 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 409 (0)      ; 6 (0)             ; 305 (0)          ; |pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst4                                                                                                                                                                                                                                                                                                                            ; SUB32                            ; work         ;
;             |SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|                ; 720 (267)   ; 308 (191)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 409 (81)     ; 6 (6)             ; 305 (153)        ; |pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst4|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component                                                                                                                                                                                                                                                                  ; SUB32_altfp_add_sub_66j          ; work         ;
;                |SUB32_altbarrel_shift_35e:lbarrel_shift|                               ; 111 (111)   ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 62 (62)      ; 0 (0)             ; 49 (49)          ; |pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst4|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altbarrel_shift_35e:lbarrel_shift                                                                                                                                                                                                                          ; SUB32_altbarrel_shift_35e        ; work         ;
;                |SUB32_altbarrel_shift_olb:rbarrel_shift|                               ; 114 (114)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 114 (114)    ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst4|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altbarrel_shift_olb:rbarrel_shift                                                                                                                                                                                                                          ; SUB32_altbarrel_shift_olb        ; work         ;
;                |SUB32_altpriority_encoder_e48:trailing_zeros_cnt|                      ; 32 (16)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 32 (16)      ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst4|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_e48:trailing_zeros_cnt                                                                                                                                                                                                                 ; SUB32_altpriority_encoder_e48    ; work         ;
;                   |SUB32_altpriority_encoder_f48:altpriority_encoder22|                ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst4|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_e48:trailing_zeros_cnt|SUB32_altpriority_encoder_f48:altpriority_encoder22                                                                                                                                                             ; SUB32_altpriority_encoder_f48    ; work         ;
;                      |SUB32_altpriority_encoder_vh8:altpriority_encoder29|             ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst4|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_e48:trailing_zeros_cnt|SUB32_altpriority_encoder_f48:altpriority_encoder22|SUB32_altpriority_encoder_vh8:altpriority_encoder29                                                                                                         ; SUB32_altpriority_encoder_vh8    ; work         ;
;                         |SUB32_altpriority_encoder_qh8:altpriority_encoder25|          ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst4|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_e48:trailing_zeros_cnt|SUB32_altpriority_encoder_f48:altpriority_encoder22|SUB32_altpriority_encoder_vh8:altpriority_encoder29|SUB32_altpriority_encoder_qh8:altpriority_encoder25                                                     ; SUB32_altpriority_encoder_qh8    ; work         ;
;                   |SUB32_altpriority_encoder_fj8:altpriority_encoder21|                ; 14 (9)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (9)       ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst4|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_e48:trailing_zeros_cnt|SUB32_altpriority_encoder_fj8:altpriority_encoder21                                                                                                                                                             ; SUB32_altpriority_encoder_fj8    ; work         ;
;                      |SUB32_altpriority_encoder_vh8:altpriority_encoder23|             ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst4|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_e48:trailing_zeros_cnt|SUB32_altpriority_encoder_fj8:altpriority_encoder21|SUB32_altpriority_encoder_vh8:altpriority_encoder23                                                                                                         ; SUB32_altpriority_encoder_vh8    ; work         ;
;                         |SUB32_altpriority_encoder_qh8:altpriority_encoder25|          ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst4|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_e48:trailing_zeros_cnt|SUB32_altpriority_encoder_fj8:altpriority_encoder21|SUB32_altpriority_encoder_vh8:altpriority_encoder23|SUB32_altpriority_encoder_qh8:altpriority_encoder25                                                     ; SUB32_altpriority_encoder_qh8    ; work         ;
;                         |SUB32_altpriority_encoder_qh8:altpriority_encoder26|          ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst4|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_e48:trailing_zeros_cnt|SUB32_altpriority_encoder_fj8:altpriority_encoder21|SUB32_altpriority_encoder_vh8:altpriority_encoder23|SUB32_altpriority_encoder_qh8:altpriority_encoder26                                                     ; SUB32_altpriority_encoder_qh8    ; work         ;
;                      |SUB32_altpriority_encoder_vh8:altpriority_encoder24|             ; 3 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst4|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_e48:trailing_zeros_cnt|SUB32_altpriority_encoder_fj8:altpriority_encoder21|SUB32_altpriority_encoder_vh8:altpriority_encoder24                                                                                                         ; SUB32_altpriority_encoder_vh8    ; work         ;
;                         |SUB32_altpriority_encoder_qh8:altpriority_encoder25|          ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst4|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_e48:trailing_zeros_cnt|SUB32_altpriority_encoder_fj8:altpriority_encoder21|SUB32_altpriority_encoder_vh8:altpriority_encoder24|SUB32_altpriority_encoder_qh8:altpriority_encoder25                                                     ; SUB32_altpriority_encoder_qh8    ; work         ;
;                         |SUB32_altpriority_encoder_qh8:altpriority_encoder26|          ; 1 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst4|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_e48:trailing_zeros_cnt|SUB32_altpriority_encoder_fj8:altpriority_encoder21|SUB32_altpriority_encoder_vh8:altpriority_encoder24|SUB32_altpriority_encoder_qh8:altpriority_encoder26                                                     ; SUB32_altpriority_encoder_qh8    ; work         ;
;                            |SUB32_altpriority_encoder_nh8:altpriority_encoder27|       ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst4|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_e48:trailing_zeros_cnt|SUB32_altpriority_encoder_fj8:altpriority_encoder21|SUB32_altpriority_encoder_vh8:altpriority_encoder24|SUB32_altpriority_encoder_qh8:altpriority_encoder26|SUB32_altpriority_encoder_nh8:altpriority_encoder27 ; SUB32_altpriority_encoder_nh8    ; work         ;
;                |SUB32_altpriority_encoder_qb6:leading_zeroes_cnt|                      ; 20 (20)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (19)      ; 0 (0)             ; 1 (1)            ; |pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst4|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_qb6:leading_zeroes_cnt                                                                                                                                                                                                                 ; SUB32_altpriority_encoder_qb6    ; work         ;
;                |lpm_add_sub:add_sub1|                                                  ; 8 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst4|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:add_sub1                                                                                                                                                                                                                                             ; lpm_add_sub                      ; work         ;
;                   |add_sub_lcg:auto_generated|                                         ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst4|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:add_sub1|add_sub_lcg:auto_generated                                                                                                                                                                                                                  ; add_sub_lcg                      ; work         ;
;                |lpm_add_sub:add_sub3|                                                  ; 6 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst4|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:add_sub3                                                                                                                                                                                                                                             ; lpm_add_sub                      ; work         ;
;                   |add_sub_icg:auto_generated|                                         ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst4|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:add_sub3|add_sub_icg:auto_generated                                                                                                                                                                                                                  ; add_sub_icg                      ; work         ;
;                |lpm_add_sub:add_sub4|                                                  ; 7 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst4|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:add_sub4                                                                                                                                                                                                                                             ; lpm_add_sub                      ; work         ;
;                   |add_sub_kbg:auto_generated|                                         ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst4|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:add_sub4|add_sub_kbg:auto_generated                                                                                                                                                                                                                  ; add_sub_kbg                      ; work         ;
;                |lpm_add_sub:add_sub5|                                                  ; 9 (0)       ; 9 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (0)            ; |pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst4|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:add_sub5                                                                                                                                                                                                                                             ; lpm_add_sub                      ; work         ;
;                   |add_sub_kpj:auto_generated|                                         ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst4|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:add_sub5|add_sub_kpj:auto_generated                                                                                                                                                                                                                  ; add_sub_kpj                      ; work         ;
;                |lpm_add_sub:add_sub6|                                                  ; 8 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (0)            ; |pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst4|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:add_sub6                                                                                                                                                                                                                                             ; lpm_add_sub                      ; work         ;
;                   |add_sub_kbg:auto_generated|                                         ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst4|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:add_sub6|add_sub_kbg:auto_generated                                                                                                                                                                                                                  ; add_sub_kbg                      ; work         ;
;                |lpm_add_sub:man_2comp_res_lower|                                       ; 30 (0)      ; 15 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (0)       ; 0 (0)             ; 15 (0)           ; |pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst4|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:man_2comp_res_lower                                                                                                                                                                                                                                  ; lpm_add_sub                      ; work         ;
;                   |add_sub_3ql:auto_generated|                                         ; 30 (30)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 0 (0)             ; 15 (15)          ; |pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst4|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:man_2comp_res_lower|add_sub_3ql:auto_generated                                                                                                                                                                                                       ; add_sub_3ql                      ; work         ;
;                |lpm_add_sub:man_2comp_res_upper0|                                      ; 25 (0)      ; 13 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (0)       ; 0 (0)             ; 13 (0)           ; |pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst4|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:man_2comp_res_upper0                                                                                                                                                                                                                                 ; lpm_add_sub                      ; work         ;
;                   |add_sub_8bl:auto_generated|                                         ; 25 (25)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 13 (13)          ; |pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst4|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:man_2comp_res_upper0|add_sub_8bl:auto_generated                                                                                                                                                                                                      ; add_sub_8bl                      ; work         ;
;                |lpm_add_sub:man_2comp_res_upper1|                                      ; 13 (0)      ; 13 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 13 (0)           ; |pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst4|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:man_2comp_res_upper1                                                                                                                                                                                                                                 ; lpm_add_sub                      ; work         ;
;                   |add_sub_8bl:auto_generated|                                         ; 13 (13)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 13 (13)          ; |pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst4|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:man_2comp_res_upper1|add_sub_8bl:auto_generated                                                                                                                                                                                                      ; add_sub_8bl                      ; work         ;
;                |lpm_add_sub:man_add_sub_lower|                                         ; 30 (0)      ; 15 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (0)       ; 0 (0)             ; 15 (0)           ; |pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst4|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:man_add_sub_lower                                                                                                                                                                                                                                    ; lpm_add_sub                      ; work         ;
;                   |add_sub_3ql:auto_generated|                                         ; 30 (30)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 0 (0)             ; 15 (15)          ; |pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst4|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:man_add_sub_lower|add_sub_3ql:auto_generated                                                                                                                                                                                                         ; add_sub_3ql                      ; work         ;
;                |lpm_add_sub:man_add_sub_upper0|                                        ; 26 (0)      ; 14 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (0)       ; 0 (0)             ; 14 (0)           ; |pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst4|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:man_add_sub_upper0                                                                                                                                                                                                                                   ; lpm_add_sub                      ; work         ;
;                   |add_sub_8bl:auto_generated|                                         ; 26 (26)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 14 (14)          ; |pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst4|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:man_add_sub_upper0|add_sub_8bl:auto_generated                                                                                                                                                                                                        ; add_sub_8bl                      ; work         ;
;                |lpm_add_sub:man_add_sub_upper1|                                        ; 14 (0)      ; 14 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (0)           ; |pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst4|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:man_add_sub_upper1                                                                                                                                                                                                                                   ; lpm_add_sub                      ; work         ;
;                   |add_sub_8bl:auto_generated|                                         ; 14 (14)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; |pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst4|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:man_add_sub_upper1|add_sub_8bl:auto_generated                                                                                                                                                                                                        ; add_sub_8bl                      ; work         ;
;                |lpm_add_sub:man_res_rounding_add_sub_lower|                            ; 14 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (0)       ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst4|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:man_res_rounding_add_sub_lower                                                                                                                                                                                                                       ; lpm_add_sub                      ; work         ;
;                   |add_sub_qrg:auto_generated|                                         ; 14 (14)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst4|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:man_res_rounding_add_sub_lower|add_sub_qrg:auto_generated                                                                                                                                                                                            ; add_sub_qrg                      ; work         ;
;                |lpm_add_sub:man_res_rounding_add_sub_upper1|                           ; 11 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (0)       ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst4|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:man_res_rounding_add_sub_upper1                                                                                                                                                                                                                      ; lpm_add_sub                      ; work         ;
;                   |add_sub_34h:auto_generated|                                         ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst4|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:man_res_rounding_add_sub_upper1|add_sub_34h:auto_generated                                                                                                                                                                                           ; add_sub_34h                      ; work         ;
;                |lpm_compare:trailing_zeros_limit_comparator|                           ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 1 (0)            ; |pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst4|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_compare:trailing_zeros_limit_comparator                                                                                                                                                                                                                      ; lpm_compare                      ; work         ;
;                   |cmpr_7rh:auto_generated|                                            ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst4|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_compare:trailing_zeros_limit_comparator|cmpr_7rh:auto_generated                                                                                                                                                                                              ; cmpr_7rh                         ; work         ;
;          |SUB32:inst5|                                                                 ; 714 (0)     ; 305 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 407 (0)      ; 2 (0)             ; 305 (0)          ; |pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst5                                                                                                                                                                                                                                                                                                                            ; SUB32                            ; work         ;
;             |SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|                ; 714 (321)   ; 305 (188)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 407 (140)    ; 2 (2)             ; 305 (151)        ; |pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component                                                                                                                                                                                                                                                                  ; SUB32_altfp_add_sub_66j          ; work         ;
;                |SUB32_altbarrel_shift_35e:lbarrel_shift|                               ; 111 (111)   ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 61 (61)      ; 0 (0)             ; 50 (50)          ; |pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altbarrel_shift_35e:lbarrel_shift                                                                                                                                                                                                                          ; SUB32_altbarrel_shift_35e        ; work         ;
;                |SUB32_altbarrel_shift_olb:rbarrel_shift|                               ; 105 (105)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 104 (104)    ; 0 (0)             ; 1 (1)            ; |pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altbarrel_shift_olb:rbarrel_shift                                                                                                                                                                                                                          ; SUB32_altbarrel_shift_olb        ; work         ;
;                |SUB32_altpriority_encoder_e48:trailing_zeros_cnt|                      ; 25 (14)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 25 (14)      ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_e48:trailing_zeros_cnt                                                                                                                                                                                                                 ; SUB32_altpriority_encoder_e48    ; work         ;
;                   |SUB32_altpriority_encoder_fj8:altpriority_encoder21|                ; 11 (6)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (6)       ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_e48:trailing_zeros_cnt|SUB32_altpriority_encoder_fj8:altpriority_encoder21                                                                                                                                                             ; SUB32_altpriority_encoder_fj8    ; work         ;
;                      |SUB32_altpriority_encoder_vh8:altpriority_encoder23|             ; 3 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (2)        ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_e48:trailing_zeros_cnt|SUB32_altpriority_encoder_fj8:altpriority_encoder21|SUB32_altpriority_encoder_vh8:altpriority_encoder23                                                                                                         ; SUB32_altpriority_encoder_vh8    ; work         ;
;                         |SUB32_altpriority_encoder_qh8:altpriority_encoder25|          ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_e48:trailing_zeros_cnt|SUB32_altpriority_encoder_fj8:altpriority_encoder21|SUB32_altpriority_encoder_vh8:altpriority_encoder23|SUB32_altpriority_encoder_qh8:altpriority_encoder25                                                     ; SUB32_altpriority_encoder_qh8    ; work         ;
;                      |SUB32_altpriority_encoder_vh8:altpriority_encoder24|             ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_e48:trailing_zeros_cnt|SUB32_altpriority_encoder_fj8:altpriority_encoder21|SUB32_altpriority_encoder_vh8:altpriority_encoder24                                                                                                         ; SUB32_altpriority_encoder_vh8    ; work         ;
;                         |SUB32_altpriority_encoder_qh8:altpriority_encoder25|          ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_e48:trailing_zeros_cnt|SUB32_altpriority_encoder_fj8:altpriority_encoder21|SUB32_altpriority_encoder_vh8:altpriority_encoder24|SUB32_altpriority_encoder_qh8:altpriority_encoder25                                                     ; SUB32_altpriority_encoder_qh8    ; work         ;
;                         |SUB32_altpriority_encoder_qh8:altpriority_encoder26|          ; 1 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_e48:trailing_zeros_cnt|SUB32_altpriority_encoder_fj8:altpriority_encoder21|SUB32_altpriority_encoder_vh8:altpriority_encoder24|SUB32_altpriority_encoder_qh8:altpriority_encoder26                                                     ; SUB32_altpriority_encoder_qh8    ; work         ;
;                            |SUB32_altpriority_encoder_nh8:altpriority_encoder27|       ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_e48:trailing_zeros_cnt|SUB32_altpriority_encoder_fj8:altpriority_encoder21|SUB32_altpriority_encoder_vh8:altpriority_encoder24|SUB32_altpriority_encoder_qh8:altpriority_encoder26|SUB32_altpriority_encoder_nh8:altpriority_encoder27 ; SUB32_altpriority_encoder_nh8    ; work         ;
;                |SUB32_altpriority_encoder_qb6:leading_zeroes_cnt|                      ; 20 (20)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (19)      ; 0 (0)             ; 1 (1)            ; |pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|SUB32_altpriority_encoder_qb6:leading_zeroes_cnt                                                                                                                                                                                                                 ; SUB32_altpriority_encoder_qb6    ; work         ;
;                |lpm_add_sub:add_sub1|                                                  ; 9 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (0)        ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:add_sub1                                                                                                                                                                                                                                             ; lpm_add_sub                      ; work         ;
;                   |add_sub_lcg:auto_generated|                                         ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:add_sub1|add_sub_lcg:auto_generated                                                                                                                                                                                                                  ; add_sub_lcg                      ; work         ;
;                |lpm_add_sub:add_sub2|                                                  ; 8 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:add_sub2                                                                                                                                                                                                                                             ; lpm_add_sub                      ; work         ;
;                   |add_sub_lcg:auto_generated|                                         ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:add_sub2|add_sub_lcg:auto_generated                                                                                                                                                                                                                  ; add_sub_lcg                      ; work         ;
;                |lpm_add_sub:add_sub3|                                                  ; 6 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:add_sub3                                                                                                                                                                                                                                             ; lpm_add_sub                      ; work         ;
;                   |add_sub_icg:auto_generated|                                         ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:add_sub3|add_sub_icg:auto_generated                                                                                                                                                                                                                  ; add_sub_icg                      ; work         ;
;                |lpm_add_sub:add_sub4|                                                  ; 7 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:add_sub4                                                                                                                                                                                                                                             ; lpm_add_sub                      ; work         ;
;                   |add_sub_kbg:auto_generated|                                         ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:add_sub4|add_sub_kbg:auto_generated                                                                                                                                                                                                                  ; add_sub_kbg                      ; work         ;
;                |lpm_add_sub:add_sub5|                                                  ; 9 (0)       ; 9 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (0)            ; |pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:add_sub5                                                                                                                                                                                                                                             ; lpm_add_sub                      ; work         ;
;                   |add_sub_kpj:auto_generated|                                         ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:add_sub5|add_sub_kpj:auto_generated                                                                                                                                                                                                                  ; add_sub_kpj                      ; work         ;
;                |lpm_add_sub:add_sub6|                                                  ; 8 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (0)            ; |pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:add_sub6                                                                                                                                                                                                                                             ; lpm_add_sub                      ; work         ;
;                   |add_sub_kbg:auto_generated|                                         ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:add_sub6|add_sub_kbg:auto_generated                                                                                                                                                                                                                  ; add_sub_kbg                      ; work         ;
;                |lpm_add_sub:man_2comp_res_lower|                                       ; 16 (0)      ; 15 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 15 (0)           ; |pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:man_2comp_res_lower                                                                                                                                                                                                                                  ; lpm_add_sub                      ; work         ;
;                   |add_sub_3ql:auto_generated|                                         ; 16 (16)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 15 (15)          ; |pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:man_2comp_res_lower|add_sub_3ql:auto_generated                                                                                                                                                                                                       ; add_sub_3ql                      ; work         ;
;                |lpm_add_sub:man_2comp_res_upper0|                                      ; 13 (0)      ; 13 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 13 (0)           ; |pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:man_2comp_res_upper0                                                                                                                                                                                                                                 ; lpm_add_sub                      ; work         ;
;                   |add_sub_8bl:auto_generated|                                         ; 13 (13)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 13 (13)          ; |pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:man_2comp_res_upper0|add_sub_8bl:auto_generated                                                                                                                                                                                                      ; add_sub_8bl                      ; work         ;
;                |lpm_add_sub:man_2comp_res_upper1|                                      ; 13 (0)      ; 13 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 13 (0)           ; |pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:man_2comp_res_upper1                                                                                                                                                                                                                                 ; lpm_add_sub                      ; work         ;
;                   |add_sub_8bl:auto_generated|                                         ; 13 (13)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 13 (13)          ; |pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:man_2comp_res_upper1|add_sub_8bl:auto_generated                                                                                                                                                                                                      ; add_sub_8bl                      ; work         ;
;                |lpm_add_sub:man_add_sub_lower|                                         ; 16 (0)      ; 15 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 15 (0)           ; |pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:man_add_sub_lower                                                                                                                                                                                                                                    ; lpm_add_sub                      ; work         ;
;                   |add_sub_3ql:auto_generated|                                         ; 16 (16)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 15 (15)          ; |pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:man_add_sub_lower|add_sub_3ql:auto_generated                                                                                                                                                                                                         ; add_sub_3ql                      ; work         ;
;                |lpm_add_sub:man_add_sub_upper0|                                        ; 14 (0)      ; 14 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (0)           ; |pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:man_add_sub_upper0                                                                                                                                                                                                                                   ; lpm_add_sub                      ; work         ;
;                   |add_sub_8bl:auto_generated|                                         ; 14 (14)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; |pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:man_add_sub_upper0|add_sub_8bl:auto_generated                                                                                                                                                                                                        ; add_sub_8bl                      ; work         ;
;                |lpm_add_sub:man_add_sub_upper1|                                        ; 14 (0)      ; 14 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (0)           ; |pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:man_add_sub_upper1                                                                                                                                                                                                                                   ; lpm_add_sub                      ; work         ;
;                   |add_sub_8bl:auto_generated|                                         ; 14 (14)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; |pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:man_add_sub_upper1|add_sub_8bl:auto_generated                                                                                                                                                                                                        ; add_sub_8bl                      ; work         ;
;                |lpm_add_sub:man_res_rounding_add_sub_lower|                            ; 14 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (0)       ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:man_res_rounding_add_sub_lower                                                                                                                                                                                                                       ; lpm_add_sub                      ; work         ;
;                   |add_sub_qrg:auto_generated|                                         ; 14 (14)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:man_res_rounding_add_sub_lower|add_sub_qrg:auto_generated                                                                                                                                                                                            ; add_sub_qrg                      ; work         ;
;                |lpm_add_sub:man_res_rounding_add_sub_upper1|                           ; 11 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (0)       ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:man_res_rounding_add_sub_upper1                                                                                                                                                                                                                      ; lpm_add_sub                      ; work         ;
;                   |add_sub_34h:auto_generated|                                         ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:man_res_rounding_add_sub_upper1|add_sub_34h:auto_generated                                                                                                                                                                                           ; add_sub_34h                      ; work         ;
;                |lpm_compare:trailing_zeros_limit_comparator|                           ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 1 (0)            ; |pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_compare:trailing_zeros_limit_comparator                                                                                                                                                                                                                      ; lpm_compare                      ; work         ;
;                   |cmpr_7rh:auto_generated|                                            ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |pavDOGFPGA|memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_compare:trailing_zeros_limit_comparator|cmpr_7rh:auto_generated                                                                                                                                                                                              ; cmpr_7rh                         ; work         ;
;          |add32:inst6|                                                                 ; 413 (0)     ; 250 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 162 (0)      ; 1 (0)             ; 250 (0)          ; |pavDOGFPGA|memristor:inst|diff:inst2|add32:inst6                                                                                                                                                                                                                                                                                                                            ; add32                            ; work         ;
;             |add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|                ; 413 (174)   ; 250 (133)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 162 (48)     ; 1 (1)             ; 250 (98)         ; |pavDOGFPGA|memristor:inst|diff:inst2|add32:inst6|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component                                                                                                                                                                                                                                                                  ; add32_altfp_add_sub_55j          ; work         ;
;                |add32_altbarrel_shift_35e:lbarrel_shift|                               ; 111 (111)   ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 61 (61)      ; 0 (0)             ; 50 (50)          ; |pavDOGFPGA|memristor:inst|diff:inst2|add32:inst6|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altbarrel_shift_35e:lbarrel_shift                                                                                                                                                                                                                          ; add32_altbarrel_shift_35e        ; work         ;
;                |add32_altpriority_encoder_qb6:leading_zeroes_cnt|                      ; 20 (20)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (19)      ; 0 (0)             ; 1 (1)            ; |pavDOGFPGA|memristor:inst|diff:inst2|add32:inst6|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_qb6:leading_zeroes_cnt                                                                                                                                                                                                                 ; add32_altpriority_encoder_qb6    ; work         ;
;                |lpm_add_sub:add_sub4|                                                  ; 7 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|memristor:inst|diff:inst2|add32:inst6|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:add_sub4                                                                                                                                                                                                                                             ; lpm_add_sub                      ; work         ;
;                   |add_sub_kbg:auto_generated|                                         ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|memristor:inst|diff:inst2|add32:inst6|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:add_sub4|add_sub_kbg:auto_generated                                                                                                                                                                                                                  ; add_sub_kbg                      ; work         ;
;                |lpm_add_sub:add_sub5|                                                  ; 9 (0)       ; 9 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (0)            ; |pavDOGFPGA|memristor:inst|diff:inst2|add32:inst6|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:add_sub5                                                                                                                                                                                                                                             ; lpm_add_sub                      ; work         ;
;                   |add_sub_kpj:auto_generated|                                         ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |pavDOGFPGA|memristor:inst|diff:inst2|add32:inst6|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:add_sub5|add_sub_kpj:auto_generated                                                                                                                                                                                                                  ; add_sub_kpj                      ; work         ;
;                |lpm_add_sub:add_sub6|                                                  ; 8 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (0)            ; |pavDOGFPGA|memristor:inst|diff:inst2|add32:inst6|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:add_sub6                                                                                                                                                                                                                                             ; lpm_add_sub                      ; work         ;
;                   |add_sub_kbg:auto_generated|                                         ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |pavDOGFPGA|memristor:inst|diff:inst2|add32:inst6|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:add_sub6|add_sub_kbg:auto_generated                                                                                                                                                                                                                  ; add_sub_kbg                      ; work         ;
;                |lpm_add_sub:man_2comp_res_lower|                                       ; 16 (0)      ; 15 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 15 (0)           ; |pavDOGFPGA|memristor:inst|diff:inst2|add32:inst6|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:man_2comp_res_lower                                                                                                                                                                                                                                  ; lpm_add_sub                      ; work         ;
;                   |add_sub_3ql:auto_generated|                                         ; 16 (16)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 15 (15)          ; |pavDOGFPGA|memristor:inst|diff:inst2|add32:inst6|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:man_2comp_res_lower|add_sub_3ql:auto_generated                                                                                                                                                                                                       ; add_sub_3ql                      ; work         ;
;                |lpm_add_sub:man_2comp_res_upper0|                                      ; 13 (0)      ; 13 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 13 (0)           ; |pavDOGFPGA|memristor:inst|diff:inst2|add32:inst6|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:man_2comp_res_upper0                                                                                                                                                                                                                                 ; lpm_add_sub                      ; work         ;
;                   |add_sub_8bl:auto_generated|                                         ; 13 (13)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 13 (13)          ; |pavDOGFPGA|memristor:inst|diff:inst2|add32:inst6|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:man_2comp_res_upper0|add_sub_8bl:auto_generated                                                                                                                                                                                                      ; add_sub_8bl                      ; work         ;
;                |lpm_add_sub:man_2comp_res_upper1|                                      ; 13 (0)      ; 13 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 13 (0)           ; |pavDOGFPGA|memristor:inst|diff:inst2|add32:inst6|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:man_2comp_res_upper1                                                                                                                                                                                                                                 ; lpm_add_sub                      ; work         ;
;                   |add_sub_8bl:auto_generated|                                         ; 13 (13)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 13 (13)          ; |pavDOGFPGA|memristor:inst|diff:inst2|add32:inst6|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:man_2comp_res_upper1|add_sub_8bl:auto_generated                                                                                                                                                                                                      ; add_sub_8bl                      ; work         ;
;                |lpm_add_sub:man_add_sub_lower|                                         ; 16 (0)      ; 15 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 15 (0)           ; |pavDOGFPGA|memristor:inst|diff:inst2|add32:inst6|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:man_add_sub_lower                                                                                                                                                                                                                                    ; lpm_add_sub                      ; work         ;
;                   |add_sub_3ql:auto_generated|                                         ; 16 (16)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 15 (15)          ; |pavDOGFPGA|memristor:inst|diff:inst2|add32:inst6|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:man_add_sub_lower|add_sub_3ql:auto_generated                                                                                                                                                                                                         ; add_sub_3ql                      ; work         ;
;                |lpm_add_sub:man_add_sub_upper0|                                        ; 14 (0)      ; 14 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (0)           ; |pavDOGFPGA|memristor:inst|diff:inst2|add32:inst6|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:man_add_sub_upper0                                                                                                                                                                                                                                   ; lpm_add_sub                      ; work         ;
;                   |add_sub_8bl:auto_generated|                                         ; 14 (14)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; |pavDOGFPGA|memristor:inst|diff:inst2|add32:inst6|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:man_add_sub_upper0|add_sub_8bl:auto_generated                                                                                                                                                                                                        ; add_sub_8bl                      ; work         ;
;                |lpm_add_sub:man_add_sub_upper1|                                        ; 14 (0)      ; 14 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (0)           ; |pavDOGFPGA|memristor:inst|diff:inst2|add32:inst6|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:man_add_sub_upper1                                                                                                                                                                                                                                   ; lpm_add_sub                      ; work         ;
;                   |add_sub_8bl:auto_generated|                                         ; 14 (14)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; |pavDOGFPGA|memristor:inst|diff:inst2|add32:inst6|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:man_add_sub_upper1|add_sub_8bl:auto_generated                                                                                                                                                                                                        ; add_sub_8bl                      ; work         ;
;                |lpm_add_sub:man_res_rounding_add_sub_lower|                            ; 14 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (0)       ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|memristor:inst|diff:inst2|add32:inst6|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:man_res_rounding_add_sub_lower                                                                                                                                                                                                                       ; lpm_add_sub                      ; work         ;
;                   |add_sub_qrg:auto_generated|                                         ; 14 (14)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|memristor:inst|diff:inst2|add32:inst6|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:man_res_rounding_add_sub_lower|add_sub_qrg:auto_generated                                                                                                                                                                                            ; add_sub_qrg                      ; work         ;
;                |lpm_add_sub:man_res_rounding_add_sub_upper1|                           ; 11 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (0)       ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|memristor:inst|diff:inst2|add32:inst6|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:man_res_rounding_add_sub_upper1                                                                                                                                                                                                                      ; lpm_add_sub                      ; work         ;
;                   |add_sub_34h:auto_generated|                                         ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|memristor:inst|diff:inst2|add32:inst6|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:man_res_rounding_add_sub_upper1|add_sub_34h:auto_generated                                                                                                                                                                                           ; add_sub_34h                      ; work         ;
;          |add32:inst7|                                                                 ; 771 (0)     ; 316 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 455 (0)      ; 6 (0)             ; 310 (0)          ; |pavDOGFPGA|memristor:inst|diff:inst2|add32:inst7                                                                                                                                                                                                                                                                                                                            ; add32                            ; work         ;
;             |add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|                ; 771 (327)   ; 316 (199)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 455 (136)    ; 6 (6)             ; 310 (156)        ; |pavDOGFPGA|memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component                                                                                                                                                                                                                                                                  ; add32_altfp_add_sub_55j          ; work         ;
;                |add32_altbarrel_shift_35e:lbarrel_shift|                               ; 111 (111)   ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 62 (62)      ; 0 (0)             ; 49 (49)          ; |pavDOGFPGA|memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altbarrel_shift_35e:lbarrel_shift                                                                                                                                                                                                                          ; add32_altbarrel_shift_35e        ; work         ;
;                |add32_altbarrel_shift_olb:rbarrel_shift|                               ; 105 (105)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 105 (105)    ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altbarrel_shift_olb:rbarrel_shift                                                                                                                                                                                                                          ; add32_altbarrel_shift_olb        ; work         ;
;                |add32_altpriority_encoder_e48:trailing_zeros_cnt|                      ; 25 (14)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 25 (14)      ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt                                                                                                                                                                                                                 ; add32_altpriority_encoder_e48    ; work         ;
;                   |add32_altpriority_encoder_fj8:altpriority_encoder21|                ; 11 (6)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (6)       ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_fj8:altpriority_encoder21                                                                                                                                                             ; add32_altpriority_encoder_fj8    ; work         ;
;                      |add32_altpriority_encoder_vh8:altpriority_encoder23|             ; 3 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (2)        ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_fj8:altpriority_encoder21|add32_altpriority_encoder_vh8:altpriority_encoder23                                                                                                         ; add32_altpriority_encoder_vh8    ; work         ;
;                         |add32_altpriority_encoder_qh8:altpriority_encoder25|          ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_fj8:altpriority_encoder21|add32_altpriority_encoder_vh8:altpriority_encoder23|add32_altpriority_encoder_qh8:altpriority_encoder25                                                     ; add32_altpriority_encoder_qh8    ; work         ;
;                      |add32_altpriority_encoder_vh8:altpriority_encoder24|             ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_fj8:altpriority_encoder21|add32_altpriority_encoder_vh8:altpriority_encoder24                                                                                                         ; add32_altpriority_encoder_vh8    ; work         ;
;                         |add32_altpriority_encoder_qh8:altpriority_encoder25|          ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_fj8:altpriority_encoder21|add32_altpriority_encoder_vh8:altpriority_encoder24|add32_altpriority_encoder_qh8:altpriority_encoder25                                                     ; add32_altpriority_encoder_qh8    ; work         ;
;                         |add32_altpriority_encoder_qh8:altpriority_encoder26|          ; 1 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_fj8:altpriority_encoder21|add32_altpriority_encoder_vh8:altpriority_encoder24|add32_altpriority_encoder_qh8:altpriority_encoder26                                                     ; add32_altpriority_encoder_qh8    ; work         ;
;                            |add32_altpriority_encoder_nh8:altpriority_encoder27|       ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_e48:trailing_zeros_cnt|add32_altpriority_encoder_fj8:altpriority_encoder21|add32_altpriority_encoder_vh8:altpriority_encoder24|add32_altpriority_encoder_qh8:altpriority_encoder26|add32_altpriority_encoder_nh8:altpriority_encoder27 ; add32_altpriority_encoder_nh8    ; work         ;
;                |add32_altpriority_encoder_qb6:leading_zeroes_cnt|                      ; 20 (20)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (18)      ; 0 (0)             ; 2 (2)            ; |pavDOGFPGA|memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|add32_altpriority_encoder_qb6:leading_zeroes_cnt                                                                                                                                                                                                                 ; add32_altpriority_encoder_qb6    ; work         ;
;                |lpm_add_sub:add_sub1|                                                  ; 9 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (0)        ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:add_sub1                                                                                                                                                                                                                                             ; lpm_add_sub                      ; work         ;
;                   |add_sub_lcg:auto_generated|                                         ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:add_sub1|add_sub_lcg:auto_generated                                                                                                                                                                                                                  ; add_sub_lcg                      ; work         ;
;                |lpm_add_sub:add_sub2|                                                  ; 8 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:add_sub2                                                                                                                                                                                                                                             ; lpm_add_sub                      ; work         ;
;                   |add_sub_lcg:auto_generated|                                         ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:add_sub2|add_sub_lcg:auto_generated                                                                                                                                                                                                                  ; add_sub_lcg                      ; work         ;
;                |lpm_add_sub:add_sub3|                                                  ; 6 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:add_sub3                                                                                                                                                                                                                                             ; lpm_add_sub                      ; work         ;
;                   |add_sub_icg:auto_generated|                                         ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:add_sub3|add_sub_icg:auto_generated                                                                                                                                                                                                                  ; add_sub_icg                      ; work         ;
;                |lpm_add_sub:add_sub4|                                                  ; 7 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:add_sub4                                                                                                                                                                                                                                             ; lpm_add_sub                      ; work         ;
;                   |add_sub_kbg:auto_generated|                                         ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:add_sub4|add_sub_kbg:auto_generated                                                                                                                                                                                                                  ; add_sub_kbg                      ; work         ;
;                |lpm_add_sub:add_sub5|                                                  ; 9 (0)       ; 9 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (0)            ; |pavDOGFPGA|memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:add_sub5                                                                                                                                                                                                                                             ; lpm_add_sub                      ; work         ;
;                   |add_sub_kpj:auto_generated|                                         ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |pavDOGFPGA|memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:add_sub5|add_sub_kpj:auto_generated                                                                                                                                                                                                                  ; add_sub_kpj                      ; work         ;
;                |lpm_add_sub:add_sub6|                                                  ; 8 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (0)            ; |pavDOGFPGA|memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:add_sub6                                                                                                                                                                                                                                             ; lpm_add_sub                      ; work         ;
;                   |add_sub_kbg:auto_generated|                                         ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |pavDOGFPGA|memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:add_sub6|add_sub_kbg:auto_generated                                                                                                                                                                                                                  ; add_sub_kbg                      ; work         ;
;                |lpm_add_sub:man_2comp_res_lower|                                       ; 30 (0)      ; 15 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (0)       ; 0 (0)             ; 15 (0)           ; |pavDOGFPGA|memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:man_2comp_res_lower                                                                                                                                                                                                                                  ; lpm_add_sub                      ; work         ;
;                   |add_sub_3ql:auto_generated|                                         ; 30 (30)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 0 (0)             ; 15 (15)          ; |pavDOGFPGA|memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:man_2comp_res_lower|add_sub_3ql:auto_generated                                                                                                                                                                                                       ; add_sub_3ql                      ; work         ;
;                |lpm_add_sub:man_2comp_res_upper0|                                      ; 25 (0)      ; 13 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (0)       ; 0 (0)             ; 13 (0)           ; |pavDOGFPGA|memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:man_2comp_res_upper0                                                                                                                                                                                                                                 ; lpm_add_sub                      ; work         ;
;                   |add_sub_8bl:auto_generated|                                         ; 25 (25)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 13 (13)          ; |pavDOGFPGA|memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:man_2comp_res_upper0|add_sub_8bl:auto_generated                                                                                                                                                                                                      ; add_sub_8bl                      ; work         ;
;                |lpm_add_sub:man_2comp_res_upper1|                                      ; 13 (0)      ; 13 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 13 (0)           ; |pavDOGFPGA|memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:man_2comp_res_upper1                                                                                                                                                                                                                                 ; lpm_add_sub                      ; work         ;
;                   |add_sub_8bl:auto_generated|                                         ; 13 (13)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 13 (13)          ; |pavDOGFPGA|memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:man_2comp_res_upper1|add_sub_8bl:auto_generated                                                                                                                                                                                                      ; add_sub_8bl                      ; work         ;
;                |lpm_add_sub:man_add_sub_lower|                                         ; 30 (0)      ; 15 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (0)       ; 0 (0)             ; 16 (0)           ; |pavDOGFPGA|memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:man_add_sub_lower                                                                                                                                                                                                                                    ; lpm_add_sub                      ; work         ;
;                   |add_sub_3ql:auto_generated|                                         ; 30 (30)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 16 (16)          ; |pavDOGFPGA|memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:man_add_sub_lower|add_sub_3ql:auto_generated                                                                                                                                                                                                         ; add_sub_3ql                      ; work         ;
;                |lpm_add_sub:man_add_sub_upper0|                                        ; 26 (0)      ; 14 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (0)       ; 0 (0)             ; 14 (0)           ; |pavDOGFPGA|memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:man_add_sub_upper0                                                                                                                                                                                                                                   ; lpm_add_sub                      ; work         ;
;                   |add_sub_8bl:auto_generated|                                         ; 26 (26)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 14 (14)          ; |pavDOGFPGA|memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:man_add_sub_upper0|add_sub_8bl:auto_generated                                                                                                                                                                                                        ; add_sub_8bl                      ; work         ;
;                |lpm_add_sub:man_add_sub_upper1|                                        ; 14 (0)      ; 14 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (0)           ; |pavDOGFPGA|memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:man_add_sub_upper1                                                                                                                                                                                                                                   ; lpm_add_sub                      ; work         ;
;                   |add_sub_8bl:auto_generated|                                         ; 14 (14)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; |pavDOGFPGA|memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:man_add_sub_upper1|add_sub_8bl:auto_generated                                                                                                                                                                                                        ; add_sub_8bl                      ; work         ;
;                |lpm_add_sub:man_res_rounding_add_sub_lower|                            ; 14 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (0)       ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:man_res_rounding_add_sub_lower                                                                                                                                                                                                                       ; lpm_add_sub                      ; work         ;
;                   |add_sub_qrg:auto_generated|                                         ; 14 (14)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:man_res_rounding_add_sub_lower|add_sub_qrg:auto_generated                                                                                                                                                                                            ; add_sub_qrg                      ; work         ;
;                |lpm_add_sub:man_res_rounding_add_sub_upper1|                           ; 11 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (0)       ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:man_res_rounding_add_sub_upper1                                                                                                                                                                                                                      ; lpm_add_sub                      ; work         ;
;                   |add_sub_34h:auto_generated|                                         ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:man_res_rounding_add_sub_upper1|add_sub_34h:auto_generated                                                                                                                                                                                           ; add_sub_34h                      ; work         ;
;                |lpm_compare:trailing_zeros_limit_comparator|                           ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 1 (0)            ; |pavDOGFPGA|memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_compare:trailing_zeros_limit_comparator                                                                                                                                                                                                                      ; lpm_compare                      ; work         ;
;                   |cmpr_7rh:auto_generated|                                            ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |pavDOGFPGA|memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_compare:trailing_zeros_limit_comparator|cmpr_7rh:auto_generated                                                                                                                                                                                              ; cmpr_7rh                         ; work         ;
;          |mymult1:inst1|                                                               ; 232 (0)     ; 198 (0)                   ; 0 (0)         ; 0           ; 0    ; 7            ; 1       ; 3         ; 0    ; 0            ; 32 (0)       ; 29 (0)            ; 171 (0)          ; |pavDOGFPGA|memristor:inst|diff:inst2|mymult1:inst1                                                                                                                                                                                                                                                                                                                          ; mymult1                          ; work         ;
;             |mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|                  ; 232 (133)   ; 198 (116)                 ; 0 (0)         ; 0           ; 0    ; 7            ; 1       ; 3         ; 0    ; 0            ; 32 (24)      ; 29 (9)            ; 171 (105)        ; |pavDOGFPGA|memristor:inst|diff:inst2|mymult1:inst1|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component                                                                                                                                                                                                                                                                  ; mymult1_altfp_mult_trn           ; work         ;
;                |lpm_add_sub:exp_add_adder|                                             ; 9 (0)       ; 9 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (0)            ; |pavDOGFPGA|memristor:inst|diff:inst2|mymult1:inst1|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_add_sub:exp_add_adder                                                                                                                                                                                                                                        ; lpm_add_sub                      ; work         ;
;                   |add_sub_tdj:auto_generated|                                         ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |pavDOGFPGA|memristor:inst|diff:inst2|mymult1:inst1|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_add_sub:exp_add_adder|add_sub_tdj:auto_generated                                                                                                                                                                                                             ; add_sub_tdj                      ; work         ;
;                |lpm_add_sub:exp_adj_adder|                                             ; 10 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (0)           ; |pavDOGFPGA|memristor:inst|diff:inst2|mymult1:inst1|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_add_sub:exp_adj_adder                                                                                                                                                                                                                                        ; lpm_add_sub                      ; work         ;
;                   |add_sub_i5h:auto_generated|                                         ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |pavDOGFPGA|memristor:inst|diff:inst2|mymult1:inst1|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_add_sub:exp_adj_adder|add_sub_i5h:auto_generated                                                                                                                                                                                                             ; add_sub_i5h                      ; work         ;
;                |lpm_mult:man_product2_mult|                                            ; 81 (0)      ; 73 (0)                    ; 0 (0)         ; 0           ; 0    ; 7            ; 1       ; 3         ; 0    ; 0            ; 8 (0)        ; 20 (0)            ; 53 (0)           ; |pavDOGFPGA|memristor:inst|diff:inst2|mymult1:inst1|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult                                                                                                                                                                                                                                       ; lpm_mult                         ; work         ;
;                   |mult_5ks:auto_generated|                                            ; 81 (81)     ; 73 (73)                   ; 0 (0)         ; 0           ; 0    ; 7            ; 1       ; 3         ; 0    ; 0            ; 8 (8)        ; 20 (20)           ; 53 (53)          ; |pavDOGFPGA|memristor:inst|diff:inst2|mymult1:inst1|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated                                                                                                                                                                                                               ; mult_5ks                         ; work         ;
;          |mymult1:inst2|                                                               ; 163 (0)     ; 134 (0)                   ; 0 (0)         ; 0           ; 0    ; 7            ; 1       ; 3         ; 0    ; 0            ; 29 (0)       ; 23 (0)            ; 111 (0)          ; |pavDOGFPGA|memristor:inst|diff:inst2|mymult1:inst2                                                                                                                                                                                                                                                                                                                          ; mymult1                          ; work         ;
;             |mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|                  ; 163 (82)    ; 134 (61)                  ; 0 (0)         ; 0           ; 0    ; 7            ; 1       ; 3         ; 0    ; 0            ; 29 (20)      ; 23 (2)            ; 111 (64)         ; |pavDOGFPGA|memristor:inst|diff:inst2|mymult1:inst2|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component                                                                                                                                                                                                                                                                  ; mymult1_altfp_mult_trn           ; work         ;
;                |lpm_add_sub:exp_adj_adder|                                             ; 1 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |pavDOGFPGA|memristor:inst|diff:inst2|mymult1:inst2|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_add_sub:exp_adj_adder                                                                                                                                                                                                                                        ; lpm_add_sub                      ; work         ;
;                   |add_sub_i5h:auto_generated|                                         ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |pavDOGFPGA|memristor:inst|diff:inst2|mymult1:inst2|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_add_sub:exp_adj_adder|add_sub_i5h:auto_generated                                                                                                                                                                                                             ; add_sub_i5h                      ; work         ;
;                |lpm_mult:man_product2_mult|                                            ; 82 (0)      ; 73 (0)                    ; 0 (0)         ; 0           ; 0    ; 7            ; 1       ; 3         ; 0    ; 0            ; 9 (0)        ; 21 (0)            ; 52 (0)           ; |pavDOGFPGA|memristor:inst|diff:inst2|mymult1:inst2|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult                                                                                                                                                                                                                                       ; lpm_mult                         ; work         ;
;                   |mult_5ks:auto_generated|                                            ; 82 (82)     ; 73 (73)                   ; 0 (0)         ; 0           ; 0    ; 7            ; 1       ; 3         ; 0    ; 0            ; 9 (9)        ; 21 (21)           ; 52 (52)          ; |pavDOGFPGA|memristor:inst|diff:inst2|mymult1:inst2|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated                                                                                                                                                                                                               ; mult_5ks                         ; work         ;
;          |mymult1:inst|                                                                ; 233 (0)     ; 198 (0)                   ; 0 (0)         ; 0           ; 0    ; 7            ; 1       ; 3         ; 0    ; 0            ; 35 (0)       ; 38 (0)            ; 160 (0)          ; |pavDOGFPGA|memristor:inst|diff:inst2|mymult1:inst                                                                                                                                                                                                                                                                                                                           ; mymult1                          ; work         ;
;             |mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|                  ; 233 (129)   ; 198 (116)                 ; 0 (0)         ; 0           ; 0    ; 7            ; 1       ; 3         ; 0    ; 0            ; 35 (23)      ; 38 (9)            ; 160 (102)        ; |pavDOGFPGA|memristor:inst|diff:inst2|mymult1:inst|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component                                                                                                                                                                                                                                                                   ; mymult1_altfp_mult_trn           ; work         ;
;                |lpm_add_sub:exp_add_adder|                                             ; 9 (0)       ; 9 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (0)             ; 5 (0)            ; |pavDOGFPGA|memristor:inst|diff:inst2|mymult1:inst|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_add_sub:exp_add_adder                                                                                                                                                                                                                                         ; lpm_add_sub                      ; work         ;
;                   |add_sub_tdj:auto_generated|                                         ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 5 (5)            ; |pavDOGFPGA|memristor:inst|diff:inst2|mymult1:inst|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_add_sub:exp_add_adder|add_sub_tdj:auto_generated                                                                                                                                                                                                              ; add_sub_tdj                      ; work         ;
;                |lpm_add_sub:exp_adj_adder|                                             ; 10 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (0)           ; |pavDOGFPGA|memristor:inst|diff:inst2|mymult1:inst|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_add_sub:exp_adj_adder                                                                                                                                                                                                                                         ; lpm_add_sub                      ; work         ;
;                   |add_sub_i5h:auto_generated|                                         ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |pavDOGFPGA|memristor:inst|diff:inst2|mymult1:inst|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_add_sub:exp_adj_adder|add_sub_i5h:auto_generated                                                                                                                                                                                                              ; add_sub_i5h                      ; work         ;
;                |lpm_mult:man_product2_mult|                                            ; 85 (0)      ; 73 (0)                    ; 0 (0)         ; 0           ; 0    ; 7            ; 1       ; 3         ; 0    ; 0            ; 12 (0)       ; 25 (0)            ; 48 (0)           ; |pavDOGFPGA|memristor:inst|diff:inst2|mymult1:inst|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult                                                                                                                                                                                                                                        ; lpm_mult                         ; work         ;
;                   |mult_5ks:auto_generated|                                            ; 85 (85)     ; 73 (73)                   ; 0 (0)         ; 0           ; 0    ; 7            ; 1       ; 3         ; 0    ; 0            ; 12 (12)      ; 25 (25)           ; 48 (48)          ; |pavDOGFPGA|memristor:inst|diff:inst2|mymult1:inst|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated                                                                                                                                                                                                                ; mult_5ks                         ; work         ;
;       |divider2:inst20|                                                                ; 269 (0)     ; 169 (0)                   ; 0 (0)         ; 4692        ; 2    ; 16           ; 0       ; 8         ; 0    ; 0            ; 100 (0)      ; 37 (0)            ; 132 (0)          ; |pavDOGFPGA|memristor:inst|divider2:inst20                                                                                                                                                                                                                                                                                                                                   ; divider2                         ; work         ;
;          |divider2_altfp_div_ach:divider2_altfp_div_ach_component|                     ; 269 (0)     ; 169 (0)                   ; 0 (0)         ; 4692        ; 2    ; 16           ; 0       ; 8         ; 0    ; 0            ; 100 (0)      ; 37 (0)            ; 132 (0)          ; |pavDOGFPGA|memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component                                                                                                                                                                                                                                                                           ; divider2_altfp_div_ach           ; work         ;
;             |divider2_altfp_div_pst_22f:altfp_div_pst1|                                ; 269 (116)   ; 169 (148)                 ; 0 (0)         ; 4692        ; 2    ; 16           ; 0       ; 8         ; 0    ; 0            ; 100 (28)     ; 37 (37)           ; 132 (51)         ; |pavDOGFPGA|memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1                                                                                                                                                                                                                                 ; divider2_altfp_div_pst_22f       ; work         ;
;                |altshift_taps:sign_pipe_dffe_0_rtl_0|                                  ; 2 (0)       ; 2 (0)                     ; 0 (0)         ; 84          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (0)            ; |pavDOGFPGA|memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|altshift_taps:sign_pipe_dffe_0_rtl_0                                                                                                                                                                                            ; altshift_taps                    ; work         ;
;                   |shift_taps_g7m:auto_generated|                                      ; 2 (0)       ; 2 (0)                     ; 0 (0)         ; 84          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (0)            ; |pavDOGFPGA|memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|altshift_taps:sign_pipe_dffe_0_rtl_0|shift_taps_g7m:auto_generated                                                                                                                                                              ; shift_taps_g7m                   ; work         ;
;                      |altsyncram_td81:altsyncram2|                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 84          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|altshift_taps:sign_pipe_dffe_0_rtl_0|shift_taps_g7m:auto_generated|altsyncram_td81:altsyncram2                                                                                                                                  ; altsyncram_td81                  ; work         ;
;                      |cntr_7pf:cntr1|                                                  ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |pavDOGFPGA|memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|altshift_taps:sign_pipe_dffe_0_rtl_0|shift_taps_g7m:auto_generated|cntr_7pf:cntr1                                                                                                                                               ; cntr_7pf                         ; work         ;
;                |altsyncram:altsyncram3|                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|altsyncram:altsyncram3                                                                                                                                                                                                          ; altsyncram                       ; work         ;
;                   |altsyncram_0sk3:auto_generated|                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_0sk3:auto_generated                                                                                                                                                                           ; altsyncram_0sk3                  ; work         ;
;                |lpm_add_sub:bias_addition|                                             ; 10 (0)      ; 10 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (0)           ; |pavDOGFPGA|memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_add_sub:bias_addition                                                                                                                                                                                                       ; lpm_add_sub                      ; work         ;
;                   |add_sub_4pi:auto_generated|                                         ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |pavDOGFPGA|memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_add_sub:bias_addition|add_sub_4pi:auto_generated                                                                                                                                                                            ; add_sub_4pi                      ; work         ;
;                |lpm_add_sub:exp_sub|                                                   ; 9 (0)       ; 9 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (0)            ; |pavDOGFPGA|memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_add_sub:exp_sub                                                                                                                                                                                                             ; lpm_add_sub                      ; work         ;
;                   |add_sub_hth:auto_generated|                                         ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |pavDOGFPGA|memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_add_sub:exp_sub|add_sub_hth:auto_generated                                                                                                                                                                                  ; add_sub_hth                      ; work         ;
;                |lpm_add_sub:quotient_process|                                          ; 23 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 17 (0)           ; |pavDOGFPGA|memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_add_sub:quotient_process                                                                                                                                                                                                    ; lpm_add_sub                      ; work         ;
;                   |add_sub_sug:auto_generated|                                         ; 23 (23)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 17 (17)          ; |pavDOGFPGA|memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_add_sub:quotient_process|add_sub_sug:auto_generated                                                                                                                                                                         ; add_sub_sug                      ; work         ;
;                |lpm_add_sub:remainder_sub_0|                                           ; 35 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (0)       ; 0 (0)             ; 23 (0)           ; |pavDOGFPGA|memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_add_sub:remainder_sub_0                                                                                                                                                                                                     ; lpm_add_sub                      ; work         ;
;                   |add_sub_4lg:auto_generated|                                         ; 35 (35)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 23 (23)          ; |pavDOGFPGA|memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_4lg:auto_generated                                                                                                                                                                          ; add_sub_4lg                      ; work         ;
;                |lpm_compare:cmpr2|                                                     ; 23 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (0)       ; 0 (0)             ; 1 (0)            ; |pavDOGFPGA|memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_compare:cmpr2                                                                                                                                                                                                               ; lpm_compare                      ; work         ;
;                   |cmpr_u3i:auto_generated|                                            ; 23 (23)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (22)      ; 0 (0)             ; 1 (1)            ; |pavDOGFPGA|memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_compare:cmpr2|cmpr_u3i:auto_generated                                                                                                                                                                                       ; cmpr_u3i                         ; work         ;
;                |lpm_mult:a1_prod|                                                      ; 17 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 14 (0)       ; 0 (0)             ; 3 (0)            ; |pavDOGFPGA|memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:a1_prod                                                                                                                                                                                                                ; lpm_mult                         ; work         ;
;                   |mult_cjt:auto_generated|                                            ; 17 (17)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 3 (3)            ; |pavDOGFPGA|memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:a1_prod|mult_cjt:auto_generated                                                                                                                                                                                        ; mult_cjt                         ; work         ;
;                |lpm_mult:b1_prod|                                                      ; 16 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (0)           ; |pavDOGFPGA|memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:b1_prod                                                                                                                                                                                                                ; lpm_mult                         ; work         ;
;                   |mult_9jt:auto_generated|                                            ; 16 (16)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; |pavDOGFPGA|memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:b1_prod|mult_9jt:auto_generated                                                                                                                                                                                        ; mult_9jt                         ; work         ;
;                |lpm_mult:q_partial_0|                                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:q_partial_0                                                                                                                                                                                                            ; lpm_mult                         ; work         ;
;                   |mult_ijt:auto_generated|                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:q_partial_0|mult_ijt:auto_generated                                                                                                                                                                                    ; mult_ijt                         ; work         ;
;                |lpm_mult:q_partial_1|                                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:q_partial_1                                                                                                                                                                                                            ; lpm_mult                         ; work         ;
;                   |mult_ijt:auto_generated|                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:q_partial_1|mult_ijt:auto_generated                                                                                                                                                                                    ; mult_ijt                         ; work         ;
;                |lpm_mult:remainder_mult_0|                                             ; 18 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 18 (0)       ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:remainder_mult_0                                                                                                                                                                                                       ; lpm_mult                         ; work         ;
;                   |mult_gjt:auto_generated|                                            ; 18 (18)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 18 (18)      ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_gjt:auto_generated                                                                                                                                                                               ; mult_gjt                         ; work         ;
;       |fpCompareGreat:inst16|                                                          ; 19 (0)      ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (0)       ; 0 (0)             ; 1 (0)            ; |pavDOGFPGA|memristor:inst|fpCompareGreat:inst16                                                                                                                                                                                                                                                                                                                             ; fpCompareGreat                   ; work         ;
;          |fpCompareGreat_altfp_compare_38b:fpCompareGreat_altfp_compare_38b_component| ; 19 (19)     ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (18)      ; 0 (0)             ; 1 (1)            ; |pavDOGFPGA|memristor:inst|fpCompareGreat:inst16|fpCompareGreat_altfp_compare_38b:fpCompareGreat_altfp_compare_38b_component                                                                                                                                                                                                                                                 ; fpCompareGreat_altfp_compare_38b ; work         ;
;       |fpCompareLess:inst17|                                                           ; 5 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 1 (0)            ; |pavDOGFPGA|memristor:inst|fpCompareLess:inst17                                                                                                                                                                                                                                                                                                                              ; fpCompareLess                    ; work         ;
;          |fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component|   ; 5 (5)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 1 (1)            ; |pavDOGFPGA|memristor:inst|fpCompareLess:inst17|fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component                                                                                                                                                                                                                                                    ; fpCompareLess_altfp_compare_88b  ; work         ;
;       |muxMeUp:inst9|                                                                  ; 32 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 32 (0)           ; |pavDOGFPGA|memristor:inst|muxMeUp:inst9                                                                                                                                                                                                                                                                                                                                     ; muxMeUp                          ; work         ;
;          |lpm_mux:LPM_MUX_component|                                                   ; 32 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 32 (0)           ; |pavDOGFPGA|memristor:inst|muxMeUp:inst9|lpm_mux:LPM_MUX_component                                                                                                                                                                                                                                                                                                           ; lpm_mux                          ; work         ;
;             |mux_69e:auto_generated|                                                   ; 32 (32)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 32 (32)          ; |pavDOGFPGA|memristor:inst|muxMeUp:inst9|lpm_mux:LPM_MUX_component|mux_69e:auto_generated                                                                                                                                                                                                                                                                                    ; mux_69e                          ; work         ;
;       |mymult1:inst3|                                                                  ; 235 (0)     ; 198 (0)                   ; 0 (0)         ; 0           ; 0    ; 7            ; 1       ; 3         ; 0    ; 0            ; 37 (0)       ; 31 (0)            ; 167 (0)          ; |pavDOGFPGA|memristor:inst|mymult1:inst3                                                                                                                                                                                                                                                                                                                                     ; mymult1                          ; work         ;
;          |mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|                     ; 235 (134)   ; 198 (116)                 ; 0 (0)         ; 0           ; 0    ; 7            ; 1       ; 3         ; 0    ; 0            ; 37 (28)      ; 31 (9)            ; 167 (102)        ; |pavDOGFPGA|memristor:inst|mymult1:inst3|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component                                                                                                                                                                                                                                                                             ; mymult1_altfp_mult_trn           ; work         ;
;             |lpm_add_sub:exp_add_adder|                                                ; 9 (0)       ; 9 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (0)            ; |pavDOGFPGA|memristor:inst|mymult1:inst3|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_add_sub:exp_add_adder                                                                                                                                                                                                                                                   ; lpm_add_sub                      ; work         ;
;                |add_sub_tdj:auto_generated|                                            ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |pavDOGFPGA|memristor:inst|mymult1:inst3|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_add_sub:exp_add_adder|add_sub_tdj:auto_generated                                                                                                                                                                                                                        ; add_sub_tdj                      ; work         ;
;             |lpm_add_sub:exp_adj_adder|                                                ; 10 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (0)           ; |pavDOGFPGA|memristor:inst|mymult1:inst3|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_add_sub:exp_adj_adder                                                                                                                                                                                                                                                   ; lpm_add_sub                      ; work         ;
;                |add_sub_i5h:auto_generated|                                            ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |pavDOGFPGA|memristor:inst|mymult1:inst3|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_add_sub:exp_adj_adder|add_sub_i5h:auto_generated                                                                                                                                                                                                                        ; add_sub_i5h                      ; work         ;
;             |lpm_mult:man_product2_mult|                                               ; 82 (0)      ; 73 (0)                    ; 0 (0)         ; 0           ; 0    ; 7            ; 1       ; 3         ; 0    ; 0            ; 9 (0)        ; 22 (0)            ; 51 (0)           ; |pavDOGFPGA|memristor:inst|mymult1:inst3|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult                                                                                                                                                                                                                                                  ; lpm_mult                         ; work         ;
;                |mult_5ks:auto_generated|                                               ; 82 (82)     ; 73 (73)                   ; 0 (0)         ; 0           ; 0    ; 7            ; 1       ; 3         ; 0    ; 0            ; 9 (9)        ; 22 (22)           ; 51 (51)          ; |pavDOGFPGA|memristor:inst|mymult1:inst3|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated                                                                                                                                                                                                                          ; mult_5ks                         ; work         ;
;       |regy:inst11|                                                                    ; 32 (0)      ; 32 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 32 (0)           ; |pavDOGFPGA|memristor:inst|regy:inst11                                                                                                                                                                                                                                                                                                                                       ; regy                             ; work         ;
;          |lpm_shiftreg:LPM_SHIFTREG_component|                                         ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 32 (32)          ; |pavDOGFPGA|memristor:inst|regy:inst11|lpm_shiftreg:LPM_SHIFTREG_component                                                                                                                                                                                                                                                                                                   ; lpm_shiftreg                     ; work         ;
;    |muxMeUp:inst17|                                                                    ; 32 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 31 (0)       ; 0 (0)             ; 1 (0)            ; |pavDOGFPGA|muxMeUp:inst17                                                                                                                                                                                                                                                                                                                                                   ; muxMeUp                          ; work         ;
;       |lpm_mux:LPM_MUX_component|                                                      ; 32 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 31 (0)       ; 0 (0)             ; 1 (0)            ; |pavDOGFPGA|muxMeUp:inst17|lpm_mux:LPM_MUX_component                                                                                                                                                                                                                                                                                                                         ; lpm_mux                          ; work         ;
;          |mux_69e:auto_generated|                                                      ; 32 (32)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 31 (31)      ; 0 (0)             ; 1 (1)            ; |pavDOGFPGA|muxMeUp:inst17|lpm_mux:LPM_MUX_component|mux_69e:auto_generated                                                                                                                                                                                                                                                                                                  ; mux_69e                          ; work         ;
;    |muxMeUp:inst7|                                                                     ; 9 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 1 (0)            ; |pavDOGFPGA|muxMeUp:inst7                                                                                                                                                                                                                                                                                                                                                    ; muxMeUp                          ; work         ;
;       |lpm_mux:LPM_MUX_component|                                                      ; 9 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 1 (0)            ; |pavDOGFPGA|muxMeUp:inst7|lpm_mux:LPM_MUX_component                                                                                                                                                                                                                                                                                                                          ; lpm_mux                          ; work         ;
;          |mux_69e:auto_generated|                                                      ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 1 (1)            ; |pavDOGFPGA|muxMeUp:inst7|lpm_mux:LPM_MUX_component|mux_69e:auto_generated                                                                                                                                                                                                                                                                                                   ; mux_69e                          ; work         ;
;    |mymult1:inst15|                                                                    ; 248 (0)     ; 208 (0)                   ; 0 (0)         ; 367         ; 4    ; 7            ; 1       ; 3         ; 0    ; 0            ; 40 (0)       ; 34 (0)            ; 174 (0)          ; |pavDOGFPGA|mymult1:inst15                                                                                                                                                                                                                                                                                                                                                   ; mymult1                          ; work         ;
;       |mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|                        ; 248 (139)   ; 208 (121)                 ; 0 (0)         ; 367         ; 4    ; 7            ; 1       ; 3         ; 0    ; 0            ; 40 (27)      ; 34 (12)           ; 174 (105)        ; |pavDOGFPGA|mymult1:inst15|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component                                                                                                                                                                                                                                                                                           ; mymult1_altfp_mult_trn           ; work         ;
;          |altshift_taps:dataa_exp_not_zero_ff_p1_rtl_0|                                ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 46          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |pavDOGFPGA|mymult1:inst15|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|altshift_taps:dataa_exp_not_zero_ff_p1_rtl_0                                                                                                                                                                                                                                              ; altshift_taps                    ; work         ;
;             |shift_taps_h7m:auto_generated|                                            ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 46          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |pavDOGFPGA|mymult1:inst15|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|altshift_taps:dataa_exp_not_zero_ff_p1_rtl_0|shift_taps_h7m:auto_generated                                                                                                                                                                                                                ; shift_taps_h7m                   ; work         ;
;                |altsyncram_rd81:altsyncram2|                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 46          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|mymult1:inst15|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|altshift_taps:dataa_exp_not_zero_ff_p1_rtl_0|shift_taps_h7m:auto_generated|altsyncram_rd81:altsyncram2                                                                                                                                                                                    ; altsyncram_rd81                  ; work         ;
;                |cntr_4pf:cntr1|                                                        ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |pavDOGFPGA|mymult1:inst15|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|altshift_taps:dataa_exp_not_zero_ff_p1_rtl_0|shift_taps_h7m:auto_generated|cntr_4pf:cntr1                                                                                                                                                                                                 ; cntr_4pf                         ; work         ;
;          |altshift_taps:input_is_infinity_dffe_0_rtl_0|                                ; 8 (0)       ; 4 (0)                     ; 0 (0)         ; 321         ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (0)        ; 1 (0)             ; 3 (0)            ; |pavDOGFPGA|mymult1:inst15|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|altshift_taps:input_is_infinity_dffe_0_rtl_0                                                                                                                                                                                                                                              ; altshift_taps                    ; work         ;
;             |shift_taps_t7m:auto_generated|                                            ; 8 (3)       ; 4 (2)                     ; 0 (0)         ; 321         ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (1)        ; 1 (1)             ; 3 (1)            ; |pavDOGFPGA|mymult1:inst15|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_t7m:auto_generated                                                                                                                                                                                                                ; shift_taps_t7m                   ; work         ;
;                |altsyncram_5o31:altsyncram4|                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 321         ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |pavDOGFPGA|mymult1:inst15|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_t7m:auto_generated|altsyncram_5o31:altsyncram4                                                                                                                                                                                    ; altsyncram_5o31                  ; work         ;
;                |cntr_6pf:cntr1|                                                        ; 5 (5)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 2 (2)            ; |pavDOGFPGA|mymult1:inst15|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_t7m:auto_generated|cntr_6pf:cntr1                                                                                                                                                                                                 ; cntr_6pf                         ; work         ;
;          |lpm_add_sub:exp_add_adder|                                                   ; 9 (0)       ; 9 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (0)            ; |pavDOGFPGA|mymult1:inst15|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_add_sub:exp_add_adder                                                                                                                                                                                                                                                                 ; lpm_add_sub                      ; work         ;
;             |add_sub_tdj:auto_generated|                                               ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |pavDOGFPGA|mymult1:inst15|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_add_sub:exp_add_adder|add_sub_tdj:auto_generated                                                                                                                                                                                                                                      ; add_sub_tdj                      ; work         ;
;          |lpm_add_sub:exp_adj_adder|                                                   ; 10 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (0)           ; |pavDOGFPGA|mymult1:inst15|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_add_sub:exp_adj_adder                                                                                                                                                                                                                                                                 ; lpm_add_sub                      ; work         ;
;             |add_sub_i5h:auto_generated|                                               ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |pavDOGFPGA|mymult1:inst15|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_add_sub:exp_adj_adder|add_sub_i5h:auto_generated                                                                                                                                                                                                                                      ; add_sub_i5h                      ; work         ;
;          |lpm_mult:man_product2_mult|                                                  ; 82 (0)      ; 73 (0)                    ; 0 (0)         ; 0           ; 0    ; 7            ; 1       ; 3         ; 0    ; 0            ; 9 (0)        ; 21 (0)            ; 52 (0)           ; |pavDOGFPGA|mymult1:inst15|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult                                                                                                                                                                                                                                                                ; lpm_mult                         ; work         ;
;             |mult_5ks:auto_generated|                                                  ; 82 (82)     ; 73 (73)                   ; 0 (0)         ; 0           ; 0    ; 7            ; 1       ; 3         ; 0    ; 0            ; 9 (9)        ; 21 (21)           ; 52 (52)          ; |pavDOGFPGA|mymult1:inst15|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated                                                                                                                                                                                                                                        ; mult_5ks                         ; work         ;
;    |mymult1:inst23|                                                                    ; 257 (0)     ; 205 (0)                   ; 0 (0)         ; 0           ; 0    ; 7            ; 1       ; 3         ; 0    ; 0            ; 44 (0)       ; 49 (0)            ; 164 (0)          ; |pavDOGFPGA|mymult1:inst23                                                                                                                                                                                                                                                                                                                                                   ; mymult1                          ; work         ;
;       |mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|                        ; 257 (142)   ; 205 (123)                 ; 0 (0)         ; 0           ; 0    ; 7            ; 1       ; 3         ; 0    ; 0            ; 44 (21)      ; 49 (14)           ; 164 (112)        ; |pavDOGFPGA|mymult1:inst23|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component                                                                                                                                                                                                                                                                                           ; mymult1_altfp_mult_trn           ; work         ;
;          |lpm_add_sub:exp_add_adder|                                                   ; 18 (0)      ; 9 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (0)        ; 8 (0)             ; 1 (0)            ; |pavDOGFPGA|mymult1:inst23|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_add_sub:exp_add_adder                                                                                                                                                                                                                                                                 ; lpm_add_sub                      ; work         ;
;             |add_sub_tdj:auto_generated|                                               ; 18 (18)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 8 (8)             ; 1 (1)            ; |pavDOGFPGA|mymult1:inst23|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_add_sub:exp_add_adder|add_sub_tdj:auto_generated                                                                                                                                                                                                                                      ; add_sub_tdj                      ; work         ;
;          |lpm_add_sub:exp_adj_adder|                                                   ; 10 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (0)           ; |pavDOGFPGA|mymult1:inst23|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_add_sub:exp_adj_adder                                                                                                                                                                                                                                                                 ; lpm_add_sub                      ; work         ;
;             |add_sub_i5h:auto_generated|                                               ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |pavDOGFPGA|mymult1:inst23|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_add_sub:exp_adj_adder|add_sub_i5h:auto_generated                                                                                                                                                                                                                                      ; add_sub_i5h                      ; work         ;
;          |lpm_mult:man_product2_mult|                                                  ; 87 (0)      ; 73 (0)                    ; 0 (0)         ; 0           ; 0    ; 7            ; 1       ; 3         ; 0    ; 0            ; 14 (0)       ; 27 (0)            ; 46 (0)           ; |pavDOGFPGA|mymult1:inst23|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult                                                                                                                                                                                                                                                                ; lpm_mult                         ; work         ;
;             |mult_5ks:auto_generated|                                                  ; 87 (87)     ; 73 (73)                   ; 0 (0)         ; 0           ; 0    ; 7            ; 1       ; 3         ; 0    ; 0            ; 14 (14)      ; 27 (27)           ; 46 (46)          ; |pavDOGFPGA|mymult1:inst23|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated                                                                                                                                                                                                                                        ; mult_5ks                         ; work         ;
+----------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                     ;
+---------+----------+---------------+---------------+-----------------------+-----+------+
; Name    ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+---------+----------+---------------+---------------+-----------------------+-----+------+
; agb     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Clock1  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Clock0  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; z_i_clk ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; sel     ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; Reset   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
+---------+----------+---------------+---------------+-----------------------+-----+------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                        ;
+---------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                     ; Pad To Core Index ; Setting ;
+---------------------------------------------------------------------------------------------------------+-------------------+---------+
; z_i_clk                                                                                                 ;                   ;         ;
; sel                                                                                                     ;                   ;         ;
; Reset                                                                                                   ;                   ;         ;
;      - memristor:inst|muxMeUp:inst9|lpm_mux:LPM_MUX_component|mux_69e:auto_generated|result_node[30]    ; 0                 ; 6       ;
;      - memristor:inst|muxMeUp:inst9|lpm_mux:LPM_MUX_component|mux_69e:auto_generated|result_node[29]~0  ; 0                 ; 6       ;
;      - memristor:inst|muxMeUp:inst9|lpm_mux:LPM_MUX_component|mux_69e:auto_generated|result_node[28]~1  ; 0                 ; 6       ;
;      - memristor:inst|muxMeUp:inst9|lpm_mux:LPM_MUX_component|mux_69e:auto_generated|result_node[27]    ; 0                 ; 6       ;
;      - memristor:inst|muxMeUp:inst9|lpm_mux:LPM_MUX_component|mux_69e:auto_generated|result_node[26]~2  ; 0                 ; 6       ;
;      - memristor:inst|muxMeUp:inst9|lpm_mux:LPM_MUX_component|mux_69e:auto_generated|result_node[25]~3  ; 0                 ; 6       ;
;      - memristor:inst|muxMeUp:inst9|lpm_mux:LPM_MUX_component|mux_69e:auto_generated|result_node[24]~4  ; 0                 ; 6       ;
;      - memristor:inst|muxMeUp:inst9|lpm_mux:LPM_MUX_component|mux_69e:auto_generated|result_node[23]    ; 0                 ; 6       ;
;      - memristor:inst|muxMeUp:inst9|lpm_mux:LPM_MUX_component|mux_69e:auto_generated|result_node[21]~5  ; 0                 ; 6       ;
;      - memristor:inst|muxMeUp:inst9|lpm_mux:LPM_MUX_component|mux_69e:auto_generated|result_node[20]    ; 0                 ; 6       ;
;      - memristor:inst|muxMeUp:inst9|lpm_mux:LPM_MUX_component|mux_69e:auto_generated|result_node[19]~6  ; 0                 ; 6       ;
;      - memristor:inst|muxMeUp:inst9|lpm_mux:LPM_MUX_component|mux_69e:auto_generated|result_node[18]~7  ; 0                 ; 6       ;
;      - memristor:inst|muxMeUp:inst9|lpm_mux:LPM_MUX_component|mux_69e:auto_generated|result_node[22]~8  ; 0                 ; 6       ;
;      - memristor:inst|muxMeUp:inst9|lpm_mux:LPM_MUX_component|mux_69e:auto_generated|result_node[17]    ; 0                 ; 6       ;
;      - memristor:inst|muxMeUp:inst9|lpm_mux:LPM_MUX_component|mux_69e:auto_generated|result_node[16]~9  ; 0                 ; 6       ;
;      - memristor:inst|muxMeUp:inst9|lpm_mux:LPM_MUX_component|mux_69e:auto_generated|result_node[3]~10  ; 0                 ; 6       ;
;      - memristor:inst|muxMeUp:inst9|lpm_mux:LPM_MUX_component|mux_69e:auto_generated|result_node[2]~11  ; 0                 ; 6       ;
;      - memristor:inst|muxMeUp:inst9|lpm_mux:LPM_MUX_component|mux_69e:auto_generated|result_node[1]~12  ; 0                 ; 6       ;
;      - memristor:inst|muxMeUp:inst9|lpm_mux:LPM_MUX_component|mux_69e:auto_generated|result_node[0]~13  ; 0                 ; 6       ;
;      - memristor:inst|muxMeUp:inst9|lpm_mux:LPM_MUX_component|mux_69e:auto_generated|result_node[5]~14  ; 0                 ; 6       ;
;      - memristor:inst|muxMeUp:inst9|lpm_mux:LPM_MUX_component|mux_69e:auto_generated|result_node[4]~15  ; 0                 ; 6       ;
;      - memristor:inst|muxMeUp:inst9|lpm_mux:LPM_MUX_component|mux_69e:auto_generated|result_node[7]~16  ; 0                 ; 6       ;
;      - memristor:inst|muxMeUp:inst9|lpm_mux:LPM_MUX_component|mux_69e:auto_generated|result_node[6]~17  ; 0                 ; 6       ;
;      - memristor:inst|muxMeUp:inst9|lpm_mux:LPM_MUX_component|mux_69e:auto_generated|result_node[11]    ; 0                 ; 6       ;
;      - memristor:inst|muxMeUp:inst9|lpm_mux:LPM_MUX_component|mux_69e:auto_generated|result_node[10]    ; 0                 ; 6       ;
;      - memristor:inst|muxMeUp:inst9|lpm_mux:LPM_MUX_component|mux_69e:auto_generated|result_node[9]~18  ; 0                 ; 6       ;
;      - memristor:inst|muxMeUp:inst9|lpm_mux:LPM_MUX_component|mux_69e:auto_generated|result_node[8]~19  ; 0                 ; 6       ;
;      - memristor:inst|muxMeUp:inst9|lpm_mux:LPM_MUX_component|mux_69e:auto_generated|result_node[13]    ; 0                 ; 6       ;
;      - memristor:inst|muxMeUp:inst9|lpm_mux:LPM_MUX_component|mux_69e:auto_generated|result_node[12]    ; 0                 ; 6       ;
;      - memristor:inst|muxMeUp:inst9|lpm_mux:LPM_MUX_component|mux_69e:auto_generated|result_node[15]~20 ; 0                 ; 6       ;
;      - memristor:inst|muxMeUp:inst9|lpm_mux:LPM_MUX_component|mux_69e:auto_generated|result_node[14]    ; 0                 ; 6       ;
;      - memristor:inst|muxMeUp:inst9|lpm_mux:LPM_MUX_component|mux_69e:auto_generated|result_node[31]~21 ; 0                 ; 6       ;
+---------------------------------------------------------------------------------------------------------+-------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+-------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                          ; Location           ; Fan-Out ; Usage                   ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+-------------------------+--------+----------------------+------------------+---------------------------+
; add32:inst11|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:add_sub1|add_sub_lcg:auto_generated|op_1~14                                                                                                                ; LCCOMB_X28_Y22_N16 ; 75      ; Sync. load              ; no     ; --                   ; --               ; --                        ;
; add32:inst11|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|man_leading_zeros_dffe31[4]                                                                                                                                            ; FF_X24_Y23_N19     ; 22      ; Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; add32:inst11|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[25]~2                                                                                                                   ; LCCOMB_X25_Y24_N28 ; 30      ; Sync. load              ; no     ; --                   ; --               ; --                        ;
; add32:inst26|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:add_sub1|add_sub_lcg:auto_generated|result[8]~14                                                                                                           ; LCCOMB_X39_Y13_N26 ; 80      ; Sync. load              ; no     ; --                   ; --               ; --                        ;
; add32:inst26|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|man_leading_zeros_dffe31[4]                                                                                                                                            ; FF_X40_Y11_N1      ; 22      ; Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; add32:inst26|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[25]~2                                                                                                                   ; LCCOMB_X47_Y11_N24 ; 30      ; Sync. load              ; no     ; --                   ; --               ; --                        ;
; memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:add_sub1|add_sub_lcg:auto_generated|result[8]~16                                                                                              ; LCCOMB_X28_Y29_N22 ; 107     ; Sync. load              ; no     ; --                   ; --               ; --                        ;
; memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_leading_zeros_dffe31[4]                                                                                                                               ; FF_X30_Y19_N1      ; 22      ; Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[25]~2                                                                                                      ; LCCOMB_X31_Y22_N14 ; 30      ; Sync. load              ; no     ; --                   ; --               ; --                        ;
; memristor:inst|add32:inst10|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:add_sub1|add_sub_lcg:auto_generated|result[8]~16                                                                                            ; LCCOMB_X36_Y17_N22 ; 89      ; Sync. load              ; no     ; --                   ; --               ; --                        ;
; memristor:inst|add32:inst10|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|man_leading_zeros_dffe31[4]                                                                                                                             ; FF_X39_Y20_N1      ; 22      ; Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; memristor:inst|add32:inst10|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[25]~2                                                                                                    ; LCCOMB_X44_Y22_N24 ; 30      ; Sync. load              ; no     ; --                   ; --               ; --                        ;
; memristor:inst|diff:inst2|SUB32:inst4|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:add_sub1|add_sub_lcg:auto_generated|op_1~14                                                                                       ; LCCOMB_X27_Y9_N26  ; 77      ; Sync. load              ; no     ; --                   ; --               ; --                        ;
; memristor:inst|diff:inst2|SUB32:inst4|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_leading_zeros_dffe31[4]                                                                                                                   ; FF_X35_Y11_N9      ; 22      ; Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; memristor:inst|diff:inst2|SUB32:inst4|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[25]~2                                                                                          ; LCCOMB_X35_Y9_N14  ; 30      ; Sync. load              ; no     ; --                   ; --               ; --                        ;
; memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|lpm_add_sub:add_sub1|add_sub_lcg:auto_generated|result[8]~16                                                                                  ; LCCOMB_X24_Y17_N18 ; 67      ; Sync. load              ; no     ; --                   ; --               ; --                        ;
; memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|man_leading_zeros_dffe31[4]                                                                                                                   ; FF_X15_Y22_N11     ; 22      ; Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; memristor:inst|diff:inst2|SUB32:inst5|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[25]~2                                                                                          ; LCCOMB_X18_Y22_N20 ; 30      ; Sync. load              ; no     ; --                   ; --               ; --                        ;
; memristor:inst|diff:inst2|add32:inst6|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|man_leading_zeros_dffe31[4]                                                                                                                   ; FF_X30_Y10_N1      ; 22      ; Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; memristor:inst|diff:inst2|add32:inst6|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[25]~2                                                                                          ; LCCOMB_X31_Y4_N12  ; 30      ; Sync. load              ; no     ; --                   ; --               ; --                        ;
; memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|lpm_add_sub:add_sub1|add_sub_lcg:auto_generated|result[8]~16                                                                                  ; LCCOMB_X19_Y13_N18 ; 64      ; Sync. load              ; no     ; --                   ; --               ; --                        ;
; memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|man_leading_zeros_dffe31[4]                                                                                                                   ; FF_X23_Y9_N3       ; 22      ; Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; memristor:inst|diff:inst2|add32:inst7|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[25]~2                                                                                          ; LCCOMB_X16_Y8_N10  ; 30      ; Sync. load              ; no     ; --                   ; --               ; --                        ;
; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|altshift_taps:sign_pipe_dffe_0_rtl_0|shift_taps_g7m:auto_generated|altsyncram_td81:altsyncram2|ram_block3a13 ; M9K_X22_Y17_N0     ; 33      ; Sync. clear             ; no     ; --                   ; --               ; --                        ;
; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|altshift_taps:sign_pipe_dffe_0_rtl_0|shift_taps_g7m:auto_generated|altsyncram_td81:altsyncram2|ram_block3a2  ; M9K_X22_Y17_N0     ; 33      ; Sync. clear             ; no     ; --                   ; --               ; --                        ;
; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|altshift_taps:sign_pipe_dffe_0_rtl_0|shift_taps_g7m:auto_generated|altsyncram_td81:altsyncram2|ram_block3a4  ; M9K_X22_Y17_N0     ; 33      ; Sync. clear             ; no     ; --                   ; --               ; --                        ;
; mymult1:inst15|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|altshift_taps:dataa_exp_not_zero_ff_p1_rtl_0|shift_taps_h7m:auto_generated|altsyncram_rd81:altsyncram2|ram_block3a10                                                   ; M9K_X33_Y19_N0     ; 24      ; Sync. clear             ; no     ; --                   ; --               ; --                        ;
; rtl~0                                                                                                                                                                                                                                         ; LCCOMB_X29_Y11_N24 ; 10      ; Sync. load              ; no     ; --                   ; --               ; --                        ;
; rtl~1                                                                                                                                                                                                                                         ; LCCOMB_X11_Y18_N16 ; 10      ; Sync. load              ; no     ; --                   ; --               ; --                        ;
; rtl~2                                                                                                                                                                                                                                         ; LCCOMB_X25_Y16_N18 ; 10      ; Sync. load              ; no     ; --                   ; --               ; --                        ;
; rtl~3                                                                                                                                                                                                                                         ; LCCOMB_X27_Y15_N30 ; 10      ; Sync. load              ; no     ; --                   ; --               ; --                        ;
; rtl~4                                                                                                                                                                                                                                         ; LCCOMB_X26_Y12_N14 ; 10      ; Sync. load              ; no     ; --                   ; --               ; --                        ;
; rtl~5                                                                                                                                                                                                                                         ; LCCOMB_X36_Y19_N20 ; 10      ; Sync. load              ; no     ; --                   ; --               ; --                        ;
; rtl~6                                                                                                                                                                                                                                         ; LCCOMB_X19_Y22_N20 ; 10      ; Sync. load              ; no     ; --                   ; --               ; --                        ;
; rtl~7                                                                                                                                                                                                                                         ; LCCOMB_X39_Y14_N14 ; 10      ; Sync. load              ; no     ; --                   ; --               ; --                        ;
; z_i_clk                                                                                                                                                                                                                                       ; PIN_R8             ; 2       ; Clock                   ; no     ; --                   ; --               ; --                        ;
; z_i_clk                                                                                                                                                                                                                                       ; PIN_R8             ; 4110    ; Clock                   ; yes    ; Global Clock         ; GCLK15           ; --                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+-------------------------+--------+----------------------+------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                            ;
+--------------------------------------------------------------------------------------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                 ; Location ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+--------------------------------------------------------------------------------------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Clock1:inst18|altpll:altpll_component|Clock1_altpll2:auto_generated|wire_pll1_clk[0] ; PLL_4    ; 34      ; 0                                    ; Global Clock         ; GCLK18           ; --                        ;
; Clock1:inst18|altpll:altpll_component|Clock1_altpll2:auto_generated|wire_pll1_clk[1] ; PLL_4    ; 9       ; 0                                    ; Global Clock         ; GCLK19           ; --                        ;
; z_i_clk                                                                              ; PIN_R8   ; 4110    ; 0                                    ; Global Clock         ; GCLK15           ; --                        ;
+--------------------------------------------------------------------------------------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+--------------+------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; Name                                                                                                                                                                                                                                       ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF          ; Location                                       ; Mixed Width RDW Mode ; Port A RDW Mode        ; Port B RDW Mode        ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+--------------+------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_0sk3:auto_generated|ALTSYNCRAM                                                         ; AUTO ; ROM              ; Single Clock ; 512          ; 9            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 4608 ; 2                           ; 9                           ; --                          ; --                          ; 18                  ; 1    ; divider2.hex ; M9K_X33_Y11_N0                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_0sk3:auto_generated|ALTSYNCRAM                                                         ; AUTO ; ROM              ; Single Clock ; 512          ; 9            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 4608 ; 512                         ; 9                           ; --                          ; --                          ; 4608                ; 1    ; divider2.hex ; M9K_X33_Y22_N0                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|altshift_taps:sign_pipe_dffe_0_rtl_0|shift_taps_g7m:auto_generated|altsyncram_td81:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 4            ; 21           ; 4            ; 21           ; yes                    ; no                      ; yes                    ; yes                     ; 84   ; 4                           ; 21                          ; 4                           ; 21                          ; 84                  ; 1    ; None         ; M9K_X22_Y17_N0                                 ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_0sk3:auto_generated|ALTSYNCRAM                                          ; AUTO ; ROM              ; Single Clock ; 512          ; 9            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 4608 ; 512                         ; 9                           ; --                          ; --                          ; 4608                ; 1    ; divider2.hex ; M9K_X22_Y10_N0                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; mymult1:inst15|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|altshift_taps:dataa_exp_not_zero_ff_p1_rtl_0|shift_taps_h7m:auto_generated|altsyncram_rd81:altsyncram2|ALTSYNCRAM                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 2            ; 23           ; 2            ; 23           ; yes                    ; no                      ; yes                    ; yes                     ; 46   ; 2                           ; 23                          ; 2                           ; 23                          ; 46                  ; 1    ; None         ; M9K_X33_Y19_N0                                 ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; mymult1:inst15|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_t7m:auto_generated|altsyncram_5o31:altsyncram4|ALTSYNCRAM                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 3            ; 107          ; 3            ; 107          ; yes                    ; no                      ; yes                    ; yes                     ; 321  ; 3                           ; 107                         ; 3                           ; 107                         ; 321                 ; 3    ; None         ; M9K_X22_Y22_N0, M9K_X22_Y16_N0, M9K_X33_Y14_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+--------------+------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |pavDOGFPGA|memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_0sk3:auto_generated|ALTSYNCRAM                                                    ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(111111110) (776) (510) (1FE)    ;(111111100) (774) (508) (1FC)   ;(111111010) (772) (506) (1FA)   ;(111111000) (770) (504) (1F8)   ;(111110110) (766) (502) (1F6)   ;(111110100) (764) (500) (1F4)   ;(111110010) (762) (498) (1F2)   ;(111110000) (760) (496) (1F0)   ;
;8;(111101110) (756) (494) (1EE)    ;(111101100) (754) (492) (1EC)   ;(111101010) (752) (490) (1EA)   ;(111101000) (750) (488) (1E8)   ;(111100110) (746) (486) (1E6)   ;(111100100) (744) (484) (1E4)   ;(111100010) (742) (482) (1E2)   ;(111100000) (740) (480) (1E0)   ;
;16;(111011111) (737) (479) (1DF)    ;(111011101) (735) (477) (1DD)   ;(111011011) (733) (475) (1DB)   ;(111011001) (731) (473) (1D9)   ;(111010111) (727) (471) (1D7)   ;(111010101) (725) (469) (1D5)   ;(111010011) (723) (467) (1D3)   ;(111010010) (722) (466) (1D2)   ;
;24;(111010000) (720) (464) (1D0)    ;(111001110) (716) (462) (1CE)   ;(111001100) (714) (460) (1CC)   ;(111001010) (712) (458) (1CA)   ;(111001001) (711) (457) (1C9)   ;(111000111) (707) (455) (1C7)   ;(111000101) (705) (453) (1C5)   ;(111000011) (703) (451) (1C3)   ;
;32;(111000001) (701) (449) (1C1)    ;(111000000) (700) (448) (1C0)   ;(110111110) (676) (446) (1BE)   ;(110111100) (674) (444) (1BC)   ;(110111010) (672) (442) (1BA)   ;(110111001) (671) (441) (1B9)   ;(110110111) (667) (439) (1B7)   ;(110110101) (665) (437) (1B5)   ;
;40;(110110100) (664) (436) (1B4)    ;(110110010) (662) (434) (1B2)   ;(110110000) (660) (432) (1B0)   ;(110101110) (656) (430) (1AE)   ;(110101101) (655) (429) (1AD)   ;(110101011) (653) (427) (1AB)   ;(110101001) (651) (425) (1A9)   ;(110101000) (650) (424) (1A8)   ;
;48;(110100110) (646) (422) (1A6)    ;(110100100) (644) (420) (1A4)   ;(110100011) (643) (419) (1A3)   ;(110100001) (641) (417) (1A1)   ;(110011111) (637) (415) (19F)   ;(110011110) (636) (414) (19E)   ;(110011100) (634) (412) (19C)   ;(110011011) (633) (411) (19B)   ;
;56;(110011001) (631) (409) (199)    ;(110010111) (627) (407) (197)   ;(110010110) (626) (406) (196)   ;(110010100) (624) (404) (194)   ;(110010010) (622) (402) (192)   ;(110010001) (621) (401) (191)   ;(110001111) (617) (399) (18F)   ;(110001110) (616) (398) (18E)   ;
;64;(110001100) (614) (396) (18C)    ;(110001011) (613) (395) (18B)   ;(110001001) (611) (393) (189)   ;(110000111) (607) (391) (187)   ;(110000110) (606) (390) (186)   ;(110000100) (604) (388) (184)   ;(110000011) (603) (387) (183)   ;(110000001) (601) (385) (181)   ;
;72;(110000000) (600) (384) (180)    ;(101111110) (576) (382) (17E)   ;(101111101) (575) (381) (17D)   ;(101111011) (573) (379) (17B)   ;(101111010) (572) (378) (17A)   ;(101111000) (570) (376) (178)   ;(101110111) (567) (375) (177)   ;(101110101) (565) (373) (175)   ;
;80;(101110100) (564) (372) (174)    ;(101110010) (562) (370) (172)   ;(101110001) (561) (369) (171)   ;(101101111) (557) (367) (16F)   ;(101101110) (556) (366) (16E)   ;(101101100) (554) (364) (16C)   ;(101101011) (553) (363) (16B)   ;(101101001) (551) (361) (169)   ;
;88;(101101000) (550) (360) (168)    ;(101100110) (546) (358) (166)   ;(101100101) (545) (357) (165)   ;(101100100) (544) (356) (164)   ;(101100010) (542) (354) (162)   ;(101100001) (541) (353) (161)   ;(101011111) (537) (351) (15F)   ;(101011110) (536) (350) (15E)   ;
;96;(101011100) (534) (348) (15C)    ;(101011011) (533) (347) (15B)   ;(101011010) (532) (346) (15A)   ;(101011000) (530) (344) (158)   ;(101010111) (527) (343) (157)   ;(101010101) (525) (341) (155)   ;(101010100) (524) (340) (154)   ;(101010011) (523) (339) (153)   ;
;104;(101010001) (521) (337) (151)    ;(101010000) (520) (336) (150)   ;(101001110) (516) (334) (14E)   ;(101001101) (515) (333) (14D)   ;(101001100) (514) (332) (14C)   ;(101001010) (512) (330) (14A)   ;(101001001) (511) (329) (149)   ;(101001000) (510) (328) (148)   ;
;112;(101000110) (506) (326) (146)    ;(101000101) (505) (325) (145)   ;(101000100) (504) (324) (144)   ;(101000010) (502) (322) (142)   ;(101000001) (501) (321) (141)   ;(101000000) (500) (320) (140)   ;(100111110) (476) (318) (13E)   ;(100111101) (475) (317) (13D)   ;
;120;(100111100) (474) (316) (13C)    ;(100111010) (472) (314) (13A)   ;(100111001) (471) (313) (139)   ;(100111000) (470) (312) (138)   ;(100110111) (467) (311) (137)   ;(100110101) (465) (309) (135)   ;(100110100) (464) (308) (134)   ;(100110011) (463) (307) (133)   ;
;128;(100110001) (461) (305) (131)    ;(100110000) (460) (304) (130)   ;(100101111) (457) (303) (12F)   ;(100101110) (456) (302) (12E)   ;(100101100) (454) (300) (12C)   ;(100101011) (453) (299) (12B)   ;(100101010) (452) (298) (12A)   ;(100101001) (451) (297) (129)   ;
;136;(100100111) (447) (295) (127)    ;(100100110) (446) (294) (126)   ;(100100101) (445) (293) (125)   ;(100100100) (444) (292) (124)   ;(100100010) (442) (290) (122)   ;(100100001) (441) (289) (121)   ;(100100000) (440) (288) (120)   ;(100011111) (437) (287) (11F)   ;
;144;(100011110) (436) (286) (11E)    ;(100011100) (434) (284) (11C)   ;(100011011) (433) (283) (11B)   ;(100011010) (432) (282) (11A)   ;(100011001) (431) (281) (119)   ;(100010111) (427) (279) (117)   ;(100010110) (426) (278) (116)   ;(100010101) (425) (277) (115)   ;
;152;(100010100) (424) (276) (114)    ;(100010011) (423) (275) (113)   ;(100010010) (422) (274) (112)   ;(100010000) (420) (272) (110)   ;(100001111) (417) (271) (10F)   ;(100001110) (416) (270) (10E)   ;(100001101) (415) (269) (10D)   ;(100001100) (414) (268) (10C)   ;
;160;(100001011) (413) (267) (10B)    ;(100001001) (411) (265) (109)   ;(100001000) (410) (264) (108)   ;(100000111) (407) (263) (107)   ;(100000110) (406) (262) (106)   ;(100000101) (405) (261) (105)   ;(100000100) (404) (260) (104)   ;(100000011) (403) (259) (103)   ;
;168;(100000001) (401) (257) (101)    ;(100000000) (400) (256) (100)   ;(011111111) (377) (255) (FF)   ;(011111110) (376) (254) (FE)   ;(011111101) (375) (253) (FD)   ;(011111100) (374) (252) (FC)   ;(011111011) (373) (251) (FB)   ;(011111010) (372) (250) (FA)   ;
;176;(011111000) (370) (248) (F8)    ;(011110111) (367) (247) (F7)   ;(011110110) (366) (246) (F6)   ;(011110101) (365) (245) (F5)   ;(011110100) (364) (244) (F4)   ;(011110011) (363) (243) (F3)   ;(011110010) (362) (242) (F2)   ;(011110001) (361) (241) (F1)   ;
;184;(011110000) (360) (240) (F0)    ;(011101111) (357) (239) (EF)   ;(011101110) (356) (238) (EE)   ;(011101100) (354) (236) (EC)   ;(011101011) (353) (235) (EB)   ;(011101010) (352) (234) (EA)   ;(011101001) (351) (233) (E9)   ;(011101000) (350) (232) (E8)   ;
;192;(011100111) (347) (231) (E7)    ;(011100110) (346) (230) (E6)   ;(011100101) (345) (229) (E5)   ;(011100100) (344) (228) (E4)   ;(011100011) (343) (227) (E3)   ;(011100010) (342) (226) (E2)   ;(011100001) (341) (225) (E1)   ;(011100000) (340) (224) (E0)   ;
;200;(011011111) (337) (223) (DF)    ;(011011110) (336) (222) (DE)   ;(011011101) (335) (221) (DD)   ;(011011100) (334) (220) (DC)   ;(011011011) (333) (219) (DB)   ;(011011010) (332) (218) (DA)   ;(011011001) (331) (217) (D9)   ;(011011000) (330) (216) (D8)   ;
;208;(011010111) (327) (215) (D7)    ;(011010110) (326) (214) (D6)   ;(011010101) (325) (213) (D5)   ;(011010100) (324) (212) (D4)   ;(011010011) (323) (211) (D3)   ;(011010010) (322) (210) (D2)   ;(011010001) (321) (209) (D1)   ;(011010000) (320) (208) (D0)   ;
;216;(011001111) (317) (207) (CF)    ;(011001110) (316) (206) (CE)   ;(011001101) (315) (205) (CD)   ;(011001100) (314) (204) (CC)   ;(011001011) (313) (203) (CB)   ;(011001010) (312) (202) (CA)   ;(011001001) (311) (201) (C9)   ;(011001000) (310) (200) (C8)   ;
;224;(011000111) (307) (199) (C7)    ;(011000110) (306) (198) (C6)   ;(011000101) (305) (197) (C5)   ;(011000100) (304) (196) (C4)   ;(011000011) (303) (195) (C3)   ;(011000010) (302) (194) (C2)   ;(011000001) (301) (193) (C1)   ;(011000000) (300) (192) (C0)   ;
;232;(010111111) (277) (191) (BF)    ;(010111110) (276) (190) (BE)   ;(010111101) (275) (189) (BD)   ;(010111100) (274) (188) (BC)   ;(010111011) (273) (187) (BB)   ;(010111011) (273) (187) (BB)   ;(010111010) (272) (186) (BA)   ;(010111001) (271) (185) (B9)   ;
;240;(010111000) (270) (184) (B8)    ;(010110111) (267) (183) (B7)   ;(010110110) (266) (182) (B6)   ;(010110101) (265) (181) (B5)   ;(010110100) (264) (180) (B4)   ;(010110011) (263) (179) (B3)   ;(010110010) (262) (178) (B2)   ;(010110001) (261) (177) (B1)   ;
;248;(010110000) (260) (176) (B0)    ;(010110000) (260) (176) (B0)   ;(010101111) (257) (175) (AF)   ;(010101110) (256) (174) (AE)   ;(010101101) (255) (173) (AD)   ;(010101100) (254) (172) (AC)   ;(010101011) (253) (171) (AB)   ;(010101010) (252) (170) (AA)   ;
;256;(010101001) (251) (169) (A9)    ;(010101000) (250) (168) (A8)   ;(010101000) (250) (168) (A8)   ;(010100111) (247) (167) (A7)   ;(010100110) (246) (166) (A6)   ;(010100101) (245) (165) (A5)   ;(010100100) (244) (164) (A4)   ;(010100011) (243) (163) (A3)   ;
;264;(010100010) (242) (162) (A2)    ;(010100001) (241) (161) (A1)   ;(010100001) (241) (161) (A1)   ;(010100000) (240) (160) (A0)   ;(010011111) (237) (159) (9F)   ;(010011110) (236) (158) (9E)   ;(010011101) (235) (157) (9D)   ;(010011100) (234) (156) (9C)   ;
;272;(010011011) (233) (155) (9B)    ;(010011011) (233) (155) (9B)   ;(010011010) (232) (154) (9A)   ;(010011001) (231) (153) (99)   ;(010011000) (230) (152) (98)   ;(010010111) (227) (151) (97)   ;(010010110) (226) (150) (96)   ;(010010101) (225) (149) (95)   ;
;280;(010010101) (225) (149) (95)    ;(010010100) (224) (148) (94)   ;(010010011) (223) (147) (93)   ;(010010010) (222) (146) (92)   ;(010010001) (221) (145) (91)   ;(010010001) (221) (145) (91)   ;(010010000) (220) (144) (90)   ;(010001111) (217) (143) (8F)   ;
;288;(010001110) (216) (142) (8E)    ;(010001101) (215) (141) (8D)   ;(010001100) (214) (140) (8C)   ;(010001100) (214) (140) (8C)   ;(010001011) (213) (139) (8B)   ;(010001010) (212) (138) (8A)   ;(010001001) (211) (137) (89)   ;(010001000) (210) (136) (88)   ;
;296;(010001000) (210) (136) (88)    ;(010000111) (207) (135) (87)   ;(010000110) (206) (134) (86)   ;(010000101) (205) (133) (85)   ;(010000100) (204) (132) (84)   ;(010000100) (204) (132) (84)   ;(010000011) (203) (131) (83)   ;(010000010) (202) (130) (82)   ;
;304;(010000001) (201) (129) (81)    ;(010000000) (200) (128) (80)   ;(010000000) (200) (128) (80)   ;(001111111) (177) (127) (7F)   ;(001111110) (176) (126) (7E)   ;(001111101) (175) (125) (7D)   ;(001111101) (175) (125) (7D)   ;(001111100) (174) (124) (7C)   ;
;312;(001111011) (173) (123) (7B)    ;(001111010) (172) (122) (7A)   ;(001111001) (171) (121) (79)   ;(001111001) (171) (121) (79)   ;(001111000) (170) (120) (78)   ;(001110111) (167) (119) (77)   ;(001110110) (166) (118) (76)   ;(001110110) (166) (118) (76)   ;
;320;(001110101) (165) (117) (75)    ;(001110100) (164) (116) (74)   ;(001110011) (163) (115) (73)   ;(001110011) (163) (115) (73)   ;(001110010) (162) (114) (72)   ;(001110001) (161) (113) (71)   ;(001110000) (160) (112) (70)   ;(001110000) (160) (112) (70)   ;
;328;(001101111) (157) (111) (6F)    ;(001101110) (156) (110) (6E)   ;(001101101) (155) (109) (6D)   ;(001101101) (155) (109) (6D)   ;(001101100) (154) (108) (6C)   ;(001101011) (153) (107) (6B)   ;(001101010) (152) (106) (6A)   ;(001101010) (152) (106) (6A)   ;
;336;(001101001) (151) (105) (69)    ;(001101000) (150) (104) (68)   ;(001101000) (150) (104) (68)   ;(001100111) (147) (103) (67)   ;(001100110) (146) (102) (66)   ;(001100101) (145) (101) (65)   ;(001100101) (145) (101) (65)   ;(001100100) (144) (100) (64)   ;
;344;(001100011) (143) (99) (63)    ;(001100011) (143) (99) (63)   ;(001100010) (142) (98) (62)   ;(001100001) (141) (97) (61)   ;(001100000) (140) (96) (60)   ;(001100000) (140) (96) (60)   ;(001011111) (137) (95) (5F)   ;(001011110) (136) (94) (5E)   ;
;352;(001011110) (136) (94) (5E)    ;(001011101) (135) (93) (5D)   ;(001011100) (134) (92) (5C)   ;(001011100) (134) (92) (5C)   ;(001011011) (133) (91) (5B)   ;(001011010) (132) (90) (5A)   ;(001011001) (131) (89) (59)   ;(001011001) (131) (89) (59)   ;
;360;(001011000) (130) (88) (58)    ;(001010111) (127) (87) (57)   ;(001010111) (127) (87) (57)   ;(001010110) (126) (86) (56)   ;(001010101) (125) (85) (55)   ;(001010101) (125) (85) (55)   ;(001010100) (124) (84) (54)   ;(001010011) (123) (83) (53)   ;
;368;(001010011) (123) (83) (53)    ;(001010010) (122) (82) (52)   ;(001010001) (121) (81) (51)   ;(001010001) (121) (81) (51)   ;(001010000) (120) (80) (50)   ;(001001111) (117) (79) (4F)   ;(001001111) (117) (79) (4F)   ;(001001110) (116) (78) (4E)   ;
;376;(001001101) (115) (77) (4D)    ;(001001101) (115) (77) (4D)   ;(001001100) (114) (76) (4C)   ;(001001011) (113) (75) (4B)   ;(001001011) (113) (75) (4B)   ;(001001010) (112) (74) (4A)   ;(001001001) (111) (73) (49)   ;(001001001) (111) (73) (49)   ;
;384;(001001000) (110) (72) (48)    ;(001000111) (107) (71) (47)   ;(001000111) (107) (71) (47)   ;(001000110) (106) (70) (46)   ;(001000101) (105) (69) (45)   ;(001000101) (105) (69) (45)   ;(001000100) (104) (68) (44)   ;(001000011) (103) (67) (43)   ;
;392;(001000011) (103) (67) (43)    ;(001000010) (102) (66) (42)   ;(001000010) (102) (66) (42)   ;(001000001) (101) (65) (41)   ;(001000000) (100) (64) (40)   ;(001000000) (100) (64) (40)   ;(000111111) (77) (63) (3F)   ;(000111110) (76) (62) (3E)   ;
;400;(000111110) (76) (62) (3E)    ;(000111101) (75) (61) (3D)   ;(000111100) (74) (60) (3C)   ;(000111100) (74) (60) (3C)   ;(000111011) (73) (59) (3B)   ;(000111011) (73) (59) (3B)   ;(000111010) (72) (58) (3A)   ;(000111001) (71) (57) (39)   ;
;408;(000111001) (71) (57) (39)    ;(000111000) (70) (56) (38)   ;(000111000) (70) (56) (38)   ;(000110111) (67) (55) (37)   ;(000110110) (66) (54) (36)   ;(000110110) (66) (54) (36)   ;(000110101) (65) (53) (35)   ;(000110100) (64) (52) (34)   ;
;416;(000110100) (64) (52) (34)    ;(000110011) (63) (51) (33)   ;(000110011) (63) (51) (33)   ;(000110010) (62) (50) (32)   ;(000110001) (61) (49) (31)   ;(000110001) (61) (49) (31)   ;(000110000) (60) (48) (30)   ;(000110000) (60) (48) (30)   ;
;424;(000101111) (57) (47) (2F)    ;(000101110) (56) (46) (2E)   ;(000101110) (56) (46) (2E)   ;(000101101) (55) (45) (2D)   ;(000101101) (55) (45) (2D)   ;(000101100) (54) (44) (2C)   ;(000101011) (53) (43) (2B)   ;(000101011) (53) (43) (2B)   ;
;432;(000101010) (52) (42) (2A)    ;(000101010) (52) (42) (2A)   ;(000101001) (51) (41) (29)   ;(000101001) (51) (41) (29)   ;(000101000) (50) (40) (28)   ;(000100111) (47) (39) (27)   ;(000100111) (47) (39) (27)   ;(000100110) (46) (38) (26)   ;
;440;(000100110) (46) (38) (26)    ;(000100101) (45) (37) (25)   ;(000100100) (44) (36) (24)   ;(000100100) (44) (36) (24)   ;(000100011) (43) (35) (23)   ;(000100011) (43) (35) (23)   ;(000100010) (42) (34) (22)   ;(000100010) (42) (34) (22)   ;
;448;(000100001) (41) (33) (21)    ;(000100000) (40) (32) (20)   ;(000100000) (40) (32) (20)   ;(000011111) (37) (31) (1F)   ;(000011111) (37) (31) (1F)   ;(000011110) (36) (30) (1E)   ;(000011110) (36) (30) (1E)   ;(000011101) (35) (29) (1D)   ;
;456;(000011101) (35) (29) (1D)    ;(000011100) (34) (28) (1C)   ;(000011011) (33) (27) (1B)   ;(000011011) (33) (27) (1B)   ;(000011010) (32) (26) (1A)   ;(000011010) (32) (26) (1A)   ;(000011001) (31) (25) (19)   ;(000011001) (31) (25) (19)   ;
;464;(000011000) (30) (24) (18)    ;(000011000) (30) (24) (18)   ;(000010111) (27) (23) (17)   ;(000010110) (26) (22) (16)   ;(000010110) (26) (22) (16)   ;(000010101) (25) (21) (15)   ;(000010101) (25) (21) (15)   ;(000010100) (24) (20) (14)   ;
;472;(000010100) (24) (20) (14)    ;(000010011) (23) (19) (13)   ;(000010011) (23) (19) (13)   ;(000010010) (22) (18) (12)   ;(000010010) (22) (18) (12)   ;(000010001) (21) (17) (11)   ;(000010001) (21) (17) (11)   ;(000010000) (20) (16) (10)   ;
;480;(000001111) (17) (15) (0F)    ;(000001111) (17) (15) (0F)   ;(000001110) (16) (14) (0E)   ;(000001110) (16) (14) (0E)   ;(000001101) (15) (13) (0D)   ;(000001101) (15) (13) (0D)   ;(000001100) (14) (12) (0C)   ;(000001100) (14) (12) (0C)   ;
;488;(000001011) (13) (11) (0B)    ;(000001011) (13) (11) (0B)   ;(000001010) (12) (10) (0A)   ;(000001010) (12) (10) (0A)   ;(000001001) (11) (9) (09)   ;(000001001) (11) (9) (09)   ;(000001000) (10) (8) (08)   ;(000001000) (10) (8) (08)   ;
;496;(000000111) (7) (7) (07)    ;(000000111) (7) (7) (07)   ;(000000110) (6) (6) (06)   ;(000000110) (6) (6) (06)   ;(000000101) (5) (5) (05)   ;(000000101) (5) (5) (05)   ;(000000100) (4) (4) (04)   ;(000000100) (4) (4) (04)   ;
;504;(000000011) (3) (3) (03)    ;(000000011) (3) (3) (03)   ;(000000010) (2) (2) (02)   ;(000000010) (2) (2) (02)   ;(000000001) (1) (1) (01)   ;(000000001) (1) (1) (01)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |pavDOGFPGA|divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_0sk3:auto_generated|ALTSYNCRAM                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(000000000) (0) (0) (00)    ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;
;8;(000000000) (0) (0) (00)    ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;
;16;(000000000) (0) (0) (00)    ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;
;24;(000000000) (0) (0) (00)    ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;
;32;(000000000) (0) (0) (00)    ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(110110111) (667) (439) (1B7)   ;(110110101) (665) (437) (1B5)   ;
;40;(000000000) (0) (0) (00)    ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;
;48;(000000000) (0) (0) (00)    ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;
;56;(000000000) (0) (0) (00)    ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;
;64;(000000000) (0) (0) (00)    ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;
;72;(000000000) (0) (0) (00)    ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;
;80;(000000000) (0) (0) (00)    ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;
;88;(000000000) (0) (0) (00)    ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;
;96;(000000000) (0) (0) (00)    ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;
;104;(000000000) (0) (0) (00)    ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;
;112;(000000000) (0) (0) (00)    ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;
;120;(000000000) (0) (0) (00)    ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;
;128;(000000000) (0) (0) (00)    ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;
;136;(000000000) (0) (0) (00)    ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;
;144;(000000000) (0) (0) (00)    ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;
;152;(000000000) (0) (0) (00)    ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;
;160;(000000000) (0) (0) (00)    ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;
;168;(000000000) (0) (0) (00)    ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;
;176;(000000000) (0) (0) (00)    ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;
;184;(000000000) (0) (0) (00)    ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;
;192;(000000000) (0) (0) (00)    ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;
;200;(000000000) (0) (0) (00)    ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;
;208;(000000000) (0) (0) (00)    ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;
;216;(000000000) (0) (0) (00)    ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;
;224;(000000000) (0) (0) (00)    ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;
;232;(000000000) (0) (0) (00)    ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;
;240;(000000000) (0) (0) (00)    ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;
;248;(000000000) (0) (0) (00)    ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;
;256;(000000000) (0) (0) (00)    ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;
;264;(000000000) (0) (0) (00)    ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;
;272;(000000000) (0) (0) (00)    ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;
;280;(000000000) (0) (0) (00)    ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;
;288;(000000000) (0) (0) (00)    ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;
;296;(000000000) (0) (0) (00)    ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;
;304;(000000000) (0) (0) (00)    ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;
;312;(000000000) (0) (0) (00)    ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;
;320;(000000000) (0) (0) (00)    ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;
;328;(000000000) (0) (0) (00)    ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;
;336;(000000000) (0) (0) (00)    ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;
;344;(000000000) (0) (0) (00)    ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;
;352;(000000000) (0) (0) (00)    ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;
;360;(000000000) (0) (0) (00)    ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;
;368;(000000000) (0) (0) (00)    ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;
;376;(000000000) (0) (0) (00)    ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;
;384;(000000000) (0) (0) (00)    ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;
;392;(000000000) (0) (0) (00)    ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;
;400;(000000000) (0) (0) (00)    ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;
;408;(000000000) (0) (0) (00)    ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;
;416;(000000000) (0) (0) (00)    ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;
;424;(000000000) (0) (0) (00)    ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;
;432;(000000000) (0) (0) (00)    ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;
;440;(000000000) (0) (0) (00)    ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;
;448;(000000000) (0) (0) (00)    ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;
;456;(000000000) (0) (0) (00)    ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;
;464;(000000000) (0) (0) (00)    ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;
;472;(000000000) (0) (0) (00)    ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;
;480;(000000000) (0) (0) (00)    ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;
;488;(000000000) (0) (0) (00)    ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;
;496;(000000000) (0) (0) (00)    ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;
;504;(000000000) (0) (0) (00)    ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |pavDOGFPGA|divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_0sk3:auto_generated|ALTSYNCRAM                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(111111110) (776) (510) (1FE)    ;(111111100) (774) (508) (1FC)   ;(111111010) (772) (506) (1FA)   ;(111111000) (770) (504) (1F8)   ;(111110110) (766) (502) (1F6)   ;(111110100) (764) (500) (1F4)   ;(111110010) (762) (498) (1F2)   ;(111110000) (760) (496) (1F0)   ;
;8;(111101110) (756) (494) (1EE)    ;(111101100) (754) (492) (1EC)   ;(111101010) (752) (490) (1EA)   ;(111101000) (750) (488) (1E8)   ;(111100110) (746) (486) (1E6)   ;(111100100) (744) (484) (1E4)   ;(111100010) (742) (482) (1E2)   ;(111100000) (740) (480) (1E0)   ;
;16;(111011111) (737) (479) (1DF)    ;(111011101) (735) (477) (1DD)   ;(111011011) (733) (475) (1DB)   ;(111011001) (731) (473) (1D9)   ;(111010111) (727) (471) (1D7)   ;(111010101) (725) (469) (1D5)   ;(111010011) (723) (467) (1D3)   ;(111010010) (722) (466) (1D2)   ;
;24;(111010000) (720) (464) (1D0)    ;(111001110) (716) (462) (1CE)   ;(111001100) (714) (460) (1CC)   ;(111001010) (712) (458) (1CA)   ;(111001001) (711) (457) (1C9)   ;(111000111) (707) (455) (1C7)   ;(111000101) (705) (453) (1C5)   ;(111000011) (703) (451) (1C3)   ;
;32;(111000001) (701) (449) (1C1)    ;(111000000) (700) (448) (1C0)   ;(110111110) (676) (446) (1BE)   ;(110111100) (674) (444) (1BC)   ;(110111010) (672) (442) (1BA)   ;(110111001) (671) (441) (1B9)   ;(110110111) (667) (439) (1B7)   ;(110110101) (665) (437) (1B5)   ;
;40;(110110100) (664) (436) (1B4)    ;(110110010) (662) (434) (1B2)   ;(110110000) (660) (432) (1B0)   ;(110101110) (656) (430) (1AE)   ;(110101101) (655) (429) (1AD)   ;(110101011) (653) (427) (1AB)   ;(110101001) (651) (425) (1A9)   ;(110101000) (650) (424) (1A8)   ;
;48;(110100110) (646) (422) (1A6)    ;(110100100) (644) (420) (1A4)   ;(110100011) (643) (419) (1A3)   ;(110100001) (641) (417) (1A1)   ;(110011111) (637) (415) (19F)   ;(110011110) (636) (414) (19E)   ;(110011100) (634) (412) (19C)   ;(110011011) (633) (411) (19B)   ;
;56;(110011001) (631) (409) (199)    ;(110010111) (627) (407) (197)   ;(110010110) (626) (406) (196)   ;(110010100) (624) (404) (194)   ;(110010010) (622) (402) (192)   ;(110010001) (621) (401) (191)   ;(110001111) (617) (399) (18F)   ;(110001110) (616) (398) (18E)   ;
;64;(110001100) (614) (396) (18C)    ;(110001011) (613) (395) (18B)   ;(110001001) (611) (393) (189)   ;(110000111) (607) (391) (187)   ;(110000110) (606) (390) (186)   ;(110000100) (604) (388) (184)   ;(110000011) (603) (387) (183)   ;(110000001) (601) (385) (181)   ;
;72;(110000000) (600) (384) (180)    ;(101111110) (576) (382) (17E)   ;(101111101) (575) (381) (17D)   ;(101111011) (573) (379) (17B)   ;(101111010) (572) (378) (17A)   ;(101111000) (570) (376) (178)   ;(101110111) (567) (375) (177)   ;(101110101) (565) (373) (175)   ;
;80;(101110100) (564) (372) (174)    ;(101110010) (562) (370) (172)   ;(101110001) (561) (369) (171)   ;(101101111) (557) (367) (16F)   ;(101101110) (556) (366) (16E)   ;(101101100) (554) (364) (16C)   ;(101101011) (553) (363) (16B)   ;(101101001) (551) (361) (169)   ;
;88;(101101000) (550) (360) (168)    ;(101100110) (546) (358) (166)   ;(101100101) (545) (357) (165)   ;(101100100) (544) (356) (164)   ;(101100010) (542) (354) (162)   ;(101100001) (541) (353) (161)   ;(101011111) (537) (351) (15F)   ;(101011110) (536) (350) (15E)   ;
;96;(101011100) (534) (348) (15C)    ;(101011011) (533) (347) (15B)   ;(101011010) (532) (346) (15A)   ;(101011000) (530) (344) (158)   ;(101010111) (527) (343) (157)   ;(101010101) (525) (341) (155)   ;(101010100) (524) (340) (154)   ;(101010011) (523) (339) (153)   ;
;104;(101010001) (521) (337) (151)    ;(101010000) (520) (336) (150)   ;(101001110) (516) (334) (14E)   ;(101001101) (515) (333) (14D)   ;(101001100) (514) (332) (14C)   ;(101001010) (512) (330) (14A)   ;(101001001) (511) (329) (149)   ;(101001000) (510) (328) (148)   ;
;112;(101000110) (506) (326) (146)    ;(101000101) (505) (325) (145)   ;(101000100) (504) (324) (144)   ;(101000010) (502) (322) (142)   ;(101000001) (501) (321) (141)   ;(101000000) (500) (320) (140)   ;(100111110) (476) (318) (13E)   ;(100111101) (475) (317) (13D)   ;
;120;(100111100) (474) (316) (13C)    ;(100111010) (472) (314) (13A)   ;(100111001) (471) (313) (139)   ;(100111000) (470) (312) (138)   ;(100110111) (467) (311) (137)   ;(100110101) (465) (309) (135)   ;(100110100) (464) (308) (134)   ;(100110011) (463) (307) (133)   ;
;128;(100110001) (461) (305) (131)    ;(100110000) (460) (304) (130)   ;(100101111) (457) (303) (12F)   ;(100101110) (456) (302) (12E)   ;(100101100) (454) (300) (12C)   ;(100101011) (453) (299) (12B)   ;(100101010) (452) (298) (12A)   ;(100101001) (451) (297) (129)   ;
;136;(100100111) (447) (295) (127)    ;(100100110) (446) (294) (126)   ;(100100101) (445) (293) (125)   ;(100100100) (444) (292) (124)   ;(100100010) (442) (290) (122)   ;(100100001) (441) (289) (121)   ;(100100000) (440) (288) (120)   ;(100011111) (437) (287) (11F)   ;
;144;(100011110) (436) (286) (11E)    ;(100011100) (434) (284) (11C)   ;(100011011) (433) (283) (11B)   ;(100011010) (432) (282) (11A)   ;(100011001) (431) (281) (119)   ;(100010111) (427) (279) (117)   ;(100010110) (426) (278) (116)   ;(100010101) (425) (277) (115)   ;
;152;(100010100) (424) (276) (114)    ;(100010011) (423) (275) (113)   ;(100010010) (422) (274) (112)   ;(100010000) (420) (272) (110)   ;(100001111) (417) (271) (10F)   ;(100001110) (416) (270) (10E)   ;(100001101) (415) (269) (10D)   ;(100001100) (414) (268) (10C)   ;
;160;(100001011) (413) (267) (10B)    ;(100001001) (411) (265) (109)   ;(100001000) (410) (264) (108)   ;(100000111) (407) (263) (107)   ;(100000110) (406) (262) (106)   ;(100000101) (405) (261) (105)   ;(100000100) (404) (260) (104)   ;(100000011) (403) (259) (103)   ;
;168;(100000001) (401) (257) (101)    ;(100000000) (400) (256) (100)   ;(011111111) (377) (255) (FF)   ;(011111110) (376) (254) (FE)   ;(011111101) (375) (253) (FD)   ;(011111100) (374) (252) (FC)   ;(011111011) (373) (251) (FB)   ;(011111010) (372) (250) (FA)   ;
;176;(011111000) (370) (248) (F8)    ;(011110111) (367) (247) (F7)   ;(011110110) (366) (246) (F6)   ;(011110101) (365) (245) (F5)   ;(011110100) (364) (244) (F4)   ;(011110011) (363) (243) (F3)   ;(011110010) (362) (242) (F2)   ;(011110001) (361) (241) (F1)   ;
;184;(011110000) (360) (240) (F0)    ;(011101111) (357) (239) (EF)   ;(011101110) (356) (238) (EE)   ;(011101100) (354) (236) (EC)   ;(011101011) (353) (235) (EB)   ;(011101010) (352) (234) (EA)   ;(011101001) (351) (233) (E9)   ;(011101000) (350) (232) (E8)   ;
;192;(011100111) (347) (231) (E7)    ;(011100110) (346) (230) (E6)   ;(011100101) (345) (229) (E5)   ;(011100100) (344) (228) (E4)   ;(011100011) (343) (227) (E3)   ;(011100010) (342) (226) (E2)   ;(011100001) (341) (225) (E1)   ;(011100000) (340) (224) (E0)   ;
;200;(011011111) (337) (223) (DF)    ;(011011110) (336) (222) (DE)   ;(011011101) (335) (221) (DD)   ;(011011100) (334) (220) (DC)   ;(011011011) (333) (219) (DB)   ;(011011010) (332) (218) (DA)   ;(011011001) (331) (217) (D9)   ;(011011000) (330) (216) (D8)   ;
;208;(011010111) (327) (215) (D7)    ;(011010110) (326) (214) (D6)   ;(011010101) (325) (213) (D5)   ;(011010100) (324) (212) (D4)   ;(011010011) (323) (211) (D3)   ;(011010010) (322) (210) (D2)   ;(011010001) (321) (209) (D1)   ;(011010000) (320) (208) (D0)   ;
;216;(011001111) (317) (207) (CF)    ;(011001110) (316) (206) (CE)   ;(011001101) (315) (205) (CD)   ;(011001100) (314) (204) (CC)   ;(011001011) (313) (203) (CB)   ;(011001010) (312) (202) (CA)   ;(011001001) (311) (201) (C9)   ;(011001000) (310) (200) (C8)   ;
;224;(011000111) (307) (199) (C7)    ;(011000110) (306) (198) (C6)   ;(011000101) (305) (197) (C5)   ;(011000100) (304) (196) (C4)   ;(011000011) (303) (195) (C3)   ;(011000010) (302) (194) (C2)   ;(011000001) (301) (193) (C1)   ;(011000000) (300) (192) (C0)   ;
;232;(010111111) (277) (191) (BF)    ;(010111110) (276) (190) (BE)   ;(010111101) (275) (189) (BD)   ;(010111100) (274) (188) (BC)   ;(010111011) (273) (187) (BB)   ;(010111011) (273) (187) (BB)   ;(010111010) (272) (186) (BA)   ;(010111001) (271) (185) (B9)   ;
;240;(010111000) (270) (184) (B8)    ;(010110111) (267) (183) (B7)   ;(010110110) (266) (182) (B6)   ;(010110101) (265) (181) (B5)   ;(010110100) (264) (180) (B4)   ;(010110011) (263) (179) (B3)   ;(010110010) (262) (178) (B2)   ;(010110001) (261) (177) (B1)   ;
;248;(010110000) (260) (176) (B0)    ;(010110000) (260) (176) (B0)   ;(010101111) (257) (175) (AF)   ;(010101110) (256) (174) (AE)   ;(010101101) (255) (173) (AD)   ;(010101100) (254) (172) (AC)   ;(010101011) (253) (171) (AB)   ;(010101010) (252) (170) (AA)   ;
;256;(010101001) (251) (169) (A9)    ;(010101000) (250) (168) (A8)   ;(010101000) (250) (168) (A8)   ;(010100111) (247) (167) (A7)   ;(010100110) (246) (166) (A6)   ;(010100101) (245) (165) (A5)   ;(010100100) (244) (164) (A4)   ;(010100011) (243) (163) (A3)   ;
;264;(010100010) (242) (162) (A2)    ;(010100001) (241) (161) (A1)   ;(010100001) (241) (161) (A1)   ;(010100000) (240) (160) (A0)   ;(010011111) (237) (159) (9F)   ;(010011110) (236) (158) (9E)   ;(010011101) (235) (157) (9D)   ;(010011100) (234) (156) (9C)   ;
;272;(010011011) (233) (155) (9B)    ;(010011011) (233) (155) (9B)   ;(010011010) (232) (154) (9A)   ;(010011001) (231) (153) (99)   ;(010011000) (230) (152) (98)   ;(010010111) (227) (151) (97)   ;(010010110) (226) (150) (96)   ;(010010101) (225) (149) (95)   ;
;280;(010010101) (225) (149) (95)    ;(010010100) (224) (148) (94)   ;(010010011) (223) (147) (93)   ;(010010010) (222) (146) (92)   ;(010010001) (221) (145) (91)   ;(010010001) (221) (145) (91)   ;(010010000) (220) (144) (90)   ;(010001111) (217) (143) (8F)   ;
;288;(010001110) (216) (142) (8E)    ;(010001101) (215) (141) (8D)   ;(010001100) (214) (140) (8C)   ;(010001100) (214) (140) (8C)   ;(010001011) (213) (139) (8B)   ;(010001010) (212) (138) (8A)   ;(010001001) (211) (137) (89)   ;(010001000) (210) (136) (88)   ;
;296;(010001000) (210) (136) (88)    ;(010000111) (207) (135) (87)   ;(010000110) (206) (134) (86)   ;(010000101) (205) (133) (85)   ;(010000100) (204) (132) (84)   ;(010000100) (204) (132) (84)   ;(010000011) (203) (131) (83)   ;(010000010) (202) (130) (82)   ;
;304;(010000001) (201) (129) (81)    ;(010000000) (200) (128) (80)   ;(010000000) (200) (128) (80)   ;(001111111) (177) (127) (7F)   ;(001111110) (176) (126) (7E)   ;(001111101) (175) (125) (7D)   ;(001111101) (175) (125) (7D)   ;(001111100) (174) (124) (7C)   ;
;312;(001111011) (173) (123) (7B)    ;(001111010) (172) (122) (7A)   ;(001111001) (171) (121) (79)   ;(001111001) (171) (121) (79)   ;(001111000) (170) (120) (78)   ;(001110111) (167) (119) (77)   ;(001110110) (166) (118) (76)   ;(001110110) (166) (118) (76)   ;
;320;(001110101) (165) (117) (75)    ;(001110100) (164) (116) (74)   ;(001110011) (163) (115) (73)   ;(001110011) (163) (115) (73)   ;(001110010) (162) (114) (72)   ;(001110001) (161) (113) (71)   ;(001110000) (160) (112) (70)   ;(001110000) (160) (112) (70)   ;
;328;(001101111) (157) (111) (6F)    ;(001101110) (156) (110) (6E)   ;(001101101) (155) (109) (6D)   ;(001101101) (155) (109) (6D)   ;(001101100) (154) (108) (6C)   ;(001101011) (153) (107) (6B)   ;(001101010) (152) (106) (6A)   ;(001101010) (152) (106) (6A)   ;
;336;(001101001) (151) (105) (69)    ;(001101000) (150) (104) (68)   ;(001101000) (150) (104) (68)   ;(001100111) (147) (103) (67)   ;(001100110) (146) (102) (66)   ;(001100101) (145) (101) (65)   ;(001100101) (145) (101) (65)   ;(001100100) (144) (100) (64)   ;
;344;(001100011) (143) (99) (63)    ;(001100011) (143) (99) (63)   ;(001100010) (142) (98) (62)   ;(001100001) (141) (97) (61)   ;(001100000) (140) (96) (60)   ;(001100000) (140) (96) (60)   ;(001011111) (137) (95) (5F)   ;(001011110) (136) (94) (5E)   ;
;352;(001011110) (136) (94) (5E)    ;(001011101) (135) (93) (5D)   ;(001011100) (134) (92) (5C)   ;(001011100) (134) (92) (5C)   ;(001011011) (133) (91) (5B)   ;(001011010) (132) (90) (5A)   ;(001011001) (131) (89) (59)   ;(001011001) (131) (89) (59)   ;
;360;(001011000) (130) (88) (58)    ;(001010111) (127) (87) (57)   ;(001010111) (127) (87) (57)   ;(001010110) (126) (86) (56)   ;(001010101) (125) (85) (55)   ;(001010101) (125) (85) (55)   ;(001010100) (124) (84) (54)   ;(001010011) (123) (83) (53)   ;
;368;(001010011) (123) (83) (53)    ;(001010010) (122) (82) (52)   ;(001010001) (121) (81) (51)   ;(001010001) (121) (81) (51)   ;(001010000) (120) (80) (50)   ;(001001111) (117) (79) (4F)   ;(001001111) (117) (79) (4F)   ;(001001110) (116) (78) (4E)   ;
;376;(001001101) (115) (77) (4D)    ;(001001101) (115) (77) (4D)   ;(001001100) (114) (76) (4C)   ;(001001011) (113) (75) (4B)   ;(001001011) (113) (75) (4B)   ;(001001010) (112) (74) (4A)   ;(001001001) (111) (73) (49)   ;(001001001) (111) (73) (49)   ;
;384;(001001000) (110) (72) (48)    ;(001000111) (107) (71) (47)   ;(001000111) (107) (71) (47)   ;(001000110) (106) (70) (46)   ;(001000101) (105) (69) (45)   ;(001000101) (105) (69) (45)   ;(001000100) (104) (68) (44)   ;(001000011) (103) (67) (43)   ;
;392;(001000011) (103) (67) (43)    ;(001000010) (102) (66) (42)   ;(001000010) (102) (66) (42)   ;(001000001) (101) (65) (41)   ;(001000000) (100) (64) (40)   ;(001000000) (100) (64) (40)   ;(000111111) (77) (63) (3F)   ;(000111110) (76) (62) (3E)   ;
;400;(000111110) (76) (62) (3E)    ;(000111101) (75) (61) (3D)   ;(000111100) (74) (60) (3C)   ;(000111100) (74) (60) (3C)   ;(000111011) (73) (59) (3B)   ;(000111011) (73) (59) (3B)   ;(000111010) (72) (58) (3A)   ;(000111001) (71) (57) (39)   ;
;408;(000111001) (71) (57) (39)    ;(000111000) (70) (56) (38)   ;(000111000) (70) (56) (38)   ;(000110111) (67) (55) (37)   ;(000110110) (66) (54) (36)   ;(000110110) (66) (54) (36)   ;(000110101) (65) (53) (35)   ;(000110100) (64) (52) (34)   ;
;416;(000110100) (64) (52) (34)    ;(000110011) (63) (51) (33)   ;(000110011) (63) (51) (33)   ;(000110010) (62) (50) (32)   ;(000110001) (61) (49) (31)   ;(000110001) (61) (49) (31)   ;(000110000) (60) (48) (30)   ;(000110000) (60) (48) (30)   ;
;424;(000101111) (57) (47) (2F)    ;(000101110) (56) (46) (2E)   ;(000101110) (56) (46) (2E)   ;(000101101) (55) (45) (2D)   ;(000101101) (55) (45) (2D)   ;(000101100) (54) (44) (2C)   ;(000101011) (53) (43) (2B)   ;(000101011) (53) (43) (2B)   ;
;432;(000101010) (52) (42) (2A)    ;(000101010) (52) (42) (2A)   ;(000101001) (51) (41) (29)   ;(000101001) (51) (41) (29)   ;(000101000) (50) (40) (28)   ;(000100111) (47) (39) (27)   ;(000100111) (47) (39) (27)   ;(000100110) (46) (38) (26)   ;
;440;(000100110) (46) (38) (26)    ;(000100101) (45) (37) (25)   ;(000100100) (44) (36) (24)   ;(000100100) (44) (36) (24)   ;(000100011) (43) (35) (23)   ;(000100011) (43) (35) (23)   ;(000100010) (42) (34) (22)   ;(000100010) (42) (34) (22)   ;
;448;(000100001) (41) (33) (21)    ;(000100000) (40) (32) (20)   ;(000100000) (40) (32) (20)   ;(000011111) (37) (31) (1F)   ;(000011111) (37) (31) (1F)   ;(000011110) (36) (30) (1E)   ;(000011110) (36) (30) (1E)   ;(000011101) (35) (29) (1D)   ;
;456;(000011101) (35) (29) (1D)    ;(000011100) (34) (28) (1C)   ;(000011011) (33) (27) (1B)   ;(000011011) (33) (27) (1B)   ;(000011010) (32) (26) (1A)   ;(000011010) (32) (26) (1A)   ;(000011001) (31) (25) (19)   ;(000011001) (31) (25) (19)   ;
;464;(000011000) (30) (24) (18)    ;(000011000) (30) (24) (18)   ;(000010111) (27) (23) (17)   ;(000010110) (26) (22) (16)   ;(000010110) (26) (22) (16)   ;(000010101) (25) (21) (15)   ;(000010101) (25) (21) (15)   ;(000010100) (24) (20) (14)   ;
;472;(000010100) (24) (20) (14)    ;(000010011) (23) (19) (13)   ;(000010011) (23) (19) (13)   ;(000010010) (22) (18) (12)   ;(000010010) (22) (18) (12)   ;(000010001) (21) (17) (11)   ;(000010001) (21) (17) (11)   ;(000010000) (20) (16) (10)   ;
;480;(000001111) (17) (15) (0F)    ;(000001111) (17) (15) (0F)   ;(000001110) (16) (14) (0E)   ;(000001110) (16) (14) (0E)   ;(000001101) (15) (13) (0D)   ;(000001101) (15) (13) (0D)   ;(000001100) (14) (12) (0C)   ;(000001100) (14) (12) (0C)   ;
;488;(000001011) (13) (11) (0B)    ;(000001011) (13) (11) (0B)   ;(000001010) (12) (10) (0A)   ;(000001010) (12) (10) (0A)   ;(000001001) (11) (9) (09)   ;(000001001) (11) (9) (09)   ;(000001000) (10) (8) (08)   ;(000001000) (10) (8) (08)   ;
;496;(000000111) (7) (7) (07)    ;(000000111) (7) (7) (07)   ;(000000110) (6) (6) (06)   ;(000000110) (6) (6) (06)   ;(000000101) (5) (5) (05)   ;(000000101) (5) (5) (05)   ;(000000100) (4) (4) (04)   ;(000000100) (4) (4) (04)   ;
;504;(000000011) (3) (3) (03)    ;(000000011) (3) (3) (03)   ;(000000010) (2) (2) (02)   ;(000000010) (2) (2) (02)   ;(000000001) (1) (1) (01)   ;(000000001) (1) (1) (01)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;


+-----------------------------------------------------------------------------------------------+
; Fitter DSP Block Usage Summary                                                                ;
+---------------------------------------+-------------+---------------------+-------------------+
; Statistic                             ; Number Used ; Available per Block ; Maximum Available ;
+---------------------------------------+-------------+---------------------+-------------------+
; Simple Multipliers (9-bit)            ; 6           ; 2                   ; 132               ;
; Simple Multipliers (18-bit)           ; 42          ; 1                   ; 66                ;
; Embedded Multiplier Blocks            ; 48          ; --                  ; 66                ;
; Embedded Multiplier 9-bit elements    ; 90          ; 2                   ; 132               ;
; Signed Embedded Multipliers           ; 0           ; --                  ; --                ;
; Unsigned Embedded Multipliers         ; 48          ; --                  ; --                ;
; Mixed Sign Embedded Multipliers       ; 0           ; --                  ; --                ;
; Variable Sign Embedded Multipliers    ; 0           ; --                  ; --                ;
; Dedicated Input Shift Register Chains ; 0           ; --                  ; --                ;
+---------------------------------------+-------------+---------------------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; Name                                                                                                                                                                                            ; Mode                       ; Location           ; Sign Representation ; Has Input Shift Register Chain ; Data A Input Register ; Data B Input Register ; Pipeline Register ; Output Register ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:q_partial_1|mult_ijt:auto_generated|result[0]         ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y16_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:q_partial_1|mult_ijt:auto_generated|mac_mult1      ;                            ; DSPMULT_X13_Y16_N0 ; Unsigned            ;                                ; no                    ; yes                   ; no                ;                 ;
; mymult1:inst15|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out8                                                              ; Simple Multiplier (9-bit)  ; DSPOUT_X13_Y23_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    mymult1:inst15|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult7                                                          ;                            ; DSPMULT_X13_Y23_N0 ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; mymult1:inst15|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6                                                              ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y24_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    mymult1:inst15|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult5                                                          ;                            ; DSPMULT_X13_Y24_N0 ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; mymult1:inst15|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out4                                                              ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y25_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    mymult1:inst15|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult3                                                          ;                            ; DSPMULT_X13_Y25_N0 ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; mymult1:inst15|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2                                                              ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y26_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    mymult1:inst15|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult1                                                          ;                            ; DSPMULT_X13_Y26_N0 ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_gjt:auto_generated|mac_out4     ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y12_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_gjt:auto_generated|mac_mult3 ;                            ; DSPMULT_X13_Y12_N0 ; Unsigned            ;                                ; no                    ; yes                   ; no                ;                 ;
; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_gjt:auto_generated|w257w[0]     ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y13_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_gjt:auto_generated|mac_mult1 ;                            ; DSPMULT_X13_Y13_N0 ; Unsigned            ;                                ; yes                   ; no                    ; no                ;                 ;
; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:q_partial_0|mult_ijt:auto_generated|result[0]         ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y11_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:q_partial_0|mult_ijt:auto_generated|mac_mult1      ;                            ; DSPMULT_X13_Y11_N0 ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:a1_prod|mult_cjt:auto_generated|w170w[0]              ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y9_N2   ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:a1_prod|mult_cjt:auto_generated|mac_mult1          ;                            ; DSPMULT_X13_Y9_N0  ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:a1_prod|mult_cjt:auto_generated|mac_out4              ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y10_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:a1_prod|mult_cjt:auto_generated|mac_mult3          ;                            ; DSPMULT_X13_Y10_N0 ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:b1_prod|mult_9jt:auto_generated|w165w[0]              ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y14_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:b1_prod|mult_9jt:auto_generated|mac_mult1          ;                            ; DSPMULT_X13_Y14_N0 ; Unsigned            ;                                ; yes                   ; no                    ; no                ;                 ;
; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:b1_prod|mult_9jt:auto_generated|mac_out4              ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y15_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:b1_prod|mult_9jt:auto_generated|mac_mult3          ;                            ; DSPMULT_X13_Y15_N0 ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:q_partial_1|mult_ijt:auto_generated|result[0]                        ; Simple Multiplier (18-bit) ; DSPOUT_X42_Y13_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:q_partial_1|mult_ijt:auto_generated|mac_mult1                     ;                            ; DSPMULT_X42_Y13_N0 ; Unsigned            ;                                ; no                    ; yes                   ; no                ;                 ;
; divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_gjt:auto_generated|mac_out4                    ; Simple Multiplier (18-bit) ; DSPOUT_X42_Y9_N2   ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_gjt:auto_generated|mac_mult3                ;                            ; DSPMULT_X42_Y9_N0  ; Unsigned            ;                                ; no                    ; yes                   ; no                ;                 ;
; divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_gjt:auto_generated|w257w[0]                    ; Simple Multiplier (18-bit) ; DSPOUT_X42_Y10_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_gjt:auto_generated|mac_mult1                ;                            ; DSPMULT_X42_Y10_N0 ; Unsigned            ;                                ; yes                   ; no                    ; no                ;                 ;
; divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:q_partial_0|mult_ijt:auto_generated|result[0]                        ; Simple Multiplier (18-bit) ; DSPOUT_X42_Y8_N2   ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:q_partial_0|mult_ijt:auto_generated|mac_mult1                     ;                            ; DSPMULT_X42_Y8_N0  ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:q_partial_1|mult_ijt:auto_generated|result[0]                        ; Simple Multiplier (18-bit) ; DSPOUT_X42_Y29_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:q_partial_1|mult_ijt:auto_generated|mac_mult1                     ;                            ; DSPMULT_X42_Y29_N0 ; Unsigned            ;                                ; no                    ; yes                   ; no                ;                 ;
; mymult1:inst23|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out8                                                              ; Simple Multiplier (9-bit)  ; DSPOUT_X13_Y28_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    mymult1:inst23|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult7                                                          ;                            ; DSPMULT_X13_Y28_N0 ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; mymult1:inst23|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6                                                              ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y30_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    mymult1:inst23|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult5                                                          ;                            ; DSPMULT_X13_Y30_N0 ; Unsigned            ;                                ; yes                   ; no                    ; no                ;                 ;
; mymult1:inst23|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out4                                                              ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y31_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    mymult1:inst23|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult3                                                          ;                            ; DSPMULT_X13_Y31_N0 ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; mymult1:inst23|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2                                                              ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y29_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    mymult1:inst23|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult1                                                          ;                            ; DSPMULT_X13_Y29_N0 ; Unsigned            ;                                ; yes                   ; no                    ; no                ;                 ;
; divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:a1_prod|mult_cjt:auto_generated|w170w[0]                             ; Simple Multiplier (18-bit) ; DSPOUT_X42_Y7_N2   ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:a1_prod|mult_cjt:auto_generated|mac_mult1                         ;                            ; DSPMULT_X42_Y7_N0  ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:a1_prod|mult_cjt:auto_generated|mac_out4                             ; Simple Multiplier (18-bit) ; DSPOUT_X42_Y6_N2   ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:a1_prod|mult_cjt:auto_generated|mac_mult3                         ;                            ; DSPMULT_X42_Y6_N0  ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:b1_prod|mult_9jt:auto_generated|w165w[0]                             ; Simple Multiplier (18-bit) ; DSPOUT_X42_Y11_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:b1_prod|mult_9jt:auto_generated|mac_mult1                         ;                            ; DSPMULT_X42_Y11_N0 ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:b1_prod|mult_9jt:auto_generated|mac_out4                             ; Simple Multiplier (18-bit) ; DSPOUT_X42_Y12_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    divider2:inst13|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:b1_prod|mult_9jt:auto_generated|mac_mult3                         ;                            ; DSPMULT_X42_Y12_N0 ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; memristor:inst|mymult1:inst3|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out8                                                ; Simple Multiplier (9-bit)  ; DSPOUT_X42_Y17_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    memristor:inst|mymult1:inst3|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult7                                            ;                            ; DSPMULT_X42_Y17_N0 ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; memristor:inst|mymult1:inst3|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6                                                ; Simple Multiplier (18-bit) ; DSPOUT_X42_Y18_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    memristor:inst|mymult1:inst3|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult5                                            ;                            ; DSPMULT_X42_Y18_N0 ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; memristor:inst|mymult1:inst3|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out4                                                ; Simple Multiplier (18-bit) ; DSPOUT_X42_Y16_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    memristor:inst|mymult1:inst3|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult3                                            ;                            ; DSPMULT_X42_Y16_N0 ; Unsigned            ;                                ; yes                   ; no                    ; no                ;                 ;
; memristor:inst|mymult1:inst3|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2                                                ; Simple Multiplier (18-bit) ; DSPOUT_X42_Y15_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    memristor:inst|mymult1:inst3|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult1                                            ;                            ; DSPMULT_X42_Y15_N0 ; Unsigned            ;                                ; yes                   ; no                    ; no                ;                 ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_gjt:auto_generated|mac_out4                    ; Simple Multiplier (18-bit) ; DSPOUT_X42_Y26_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_gjt:auto_generated|mac_mult3                ;                            ; DSPMULT_X42_Y26_N0 ; Unsigned            ;                                ; no                    ; yes                   ; no                ;                 ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_gjt:auto_generated|w257w[0]                    ; Simple Multiplier (18-bit) ; DSPOUT_X42_Y27_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_gjt:auto_generated|mac_mult1                ;                            ; DSPMULT_X42_Y27_N0 ; Unsigned            ;                                ; yes                   ; no                    ; no                ;                 ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:q_partial_0|mult_ijt:auto_generated|result[0]                        ; Simple Multiplier (18-bit) ; DSPOUT_X42_Y25_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:q_partial_0|mult_ijt:auto_generated|mac_mult1                     ;                            ; DSPMULT_X42_Y25_N0 ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:a1_prod|mult_cjt:auto_generated|w170w[0]                             ; Simple Multiplier (18-bit) ; DSPOUT_X42_Y23_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:a1_prod|mult_cjt:auto_generated|mac_mult1                         ;                            ; DSPMULT_X42_Y23_N0 ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:a1_prod|mult_cjt:auto_generated|mac_out4                             ; Simple Multiplier (18-bit) ; DSPOUT_X42_Y24_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:a1_prod|mult_cjt:auto_generated|mac_mult3                         ;                            ; DSPMULT_X42_Y24_N0 ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:b1_prod|mult_9jt:auto_generated|w165w[0]                             ; Simple Multiplier (18-bit) ; DSPOUT_X42_Y22_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:b1_prod|mult_9jt:auto_generated|mac_mult1                         ;                            ; DSPMULT_X42_Y22_N0 ; Unsigned            ;                                ; yes                   ; no                    ; no                ;                 ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:b1_prod|mult_9jt:auto_generated|mac_out4                             ; Simple Multiplier (18-bit) ; DSPOUT_X42_Y21_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|lpm_mult:b1_prod|mult_9jt:auto_generated|mac_mult3                         ;                            ; DSPMULT_X42_Y21_N0 ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; memristor:inst|diff:inst2|mymult1:inst1|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out8                                     ; Simple Multiplier (9-bit)  ; DSPOUT_X13_Y19_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    memristor:inst|diff:inst2|mymult1:inst1|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult7                                 ;                            ; DSPMULT_X13_Y19_N0 ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; memristor:inst|diff:inst2|mymult1:inst1|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6                                     ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y20_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    memristor:inst|diff:inst2|mymult1:inst1|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult5                                 ;                            ; DSPMULT_X13_Y20_N0 ; Unsigned            ;                                ; yes                   ; no                    ; no                ;                 ;
; memristor:inst|diff:inst2|mymult1:inst1|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out4                                     ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y18_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    memristor:inst|diff:inst2|mymult1:inst1|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult3                                 ;                            ; DSPMULT_X13_Y18_N0 ; Unsigned            ;                                ; yes                   ; no                    ; no                ;                 ;
; memristor:inst|diff:inst2|mymult1:inst1|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2                                     ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y17_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    memristor:inst|diff:inst2|mymult1:inst1|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult1                                 ;                            ; DSPMULT_X13_Y17_N0 ; Unsigned            ;                                ; yes                   ; yes                   ; no                ;                 ;
; memristor:inst|diff:inst2|mymult1:inst|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out8                                      ; Simple Multiplier (9-bit)  ; DSPOUT_X13_Y8_N2   ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    memristor:inst|diff:inst2|mymult1:inst|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult7                                  ;                            ; DSPMULT_X13_Y8_N0  ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; memristor:inst|diff:inst2|mymult1:inst|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6                                      ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y6_N2   ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    memristor:inst|diff:inst2|mymult1:inst|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult5                                  ;                            ; DSPMULT_X13_Y6_N0  ; Unsigned            ;                                ; yes                   ; no                    ; no                ;                 ;
; memristor:inst|diff:inst2|mymult1:inst|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out4                                      ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y5_N2   ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    memristor:inst|diff:inst2|mymult1:inst|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult3                                  ;                            ; DSPMULT_X13_Y5_N0  ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; memristor:inst|diff:inst2|mymult1:inst|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2                                      ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y7_N2   ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    memristor:inst|diff:inst2|mymult1:inst|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult1                                  ;                            ; DSPMULT_X13_Y7_N0  ; Unsigned            ;                                ; yes                   ; no                    ; no                ;                 ;
; memristor:inst|diff:inst2|mymult1:inst2|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out8                                     ; Simple Multiplier (9-bit)  ; DSPOUT_X13_Y1_N2   ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    memristor:inst|diff:inst2|mymult1:inst2|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult7                                 ;                            ; DSPMULT_X13_Y1_N0  ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; memristor:inst|diff:inst2|mymult1:inst2|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6                                     ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y2_N2   ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    memristor:inst|diff:inst2|mymult1:inst2|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult5                                 ;                            ; DSPMULT_X13_Y2_N0  ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; memristor:inst|diff:inst2|mymult1:inst2|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out4                                     ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y3_N2   ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    memristor:inst|diff:inst2|mymult1:inst2|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult3                                 ;                            ; DSPMULT_X13_Y3_N0  ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; memristor:inst|diff:inst2|mymult1:inst2|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out2                                     ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y4_N2   ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    memristor:inst|diff:inst2|mymult1:inst2|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_mult1                                 ;                            ; DSPMULT_X13_Y4_N0  ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+


+--------------------------------------------------+
; Routing Usage Summary                            ;
+-----------------------+--------------------------+
; Routing Resource Type ; Usage                    ;
+-----------------------+--------------------------+
; Block interconnects   ; 11,848 / 71,559 ( 17 % ) ;
; C16 interconnects     ; 38 / 2,597 ( 1 % )       ;
; C4 interconnects      ; 6,718 / 46,848 ( 14 % )  ;
; Direct links          ; 1,695 / 71,559 ( 2 % )   ;
; Global clocks         ; 3 / 20 ( 15 % )          ;
; Local interconnects   ; 2,913 / 24,624 ( 12 % )  ;
; R24 interconnects     ; 97 / 2,496 ( 4 % )       ;
; R4 interconnects      ; 8,240 / 62,424 ( 13 % )  ;
+-----------------------+--------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 12.93) ; Number of LABs  (Total = 604) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 35                            ;
; 2                                           ; 22                            ;
; 3                                           ; 10                            ;
; 4                                           ; 10                            ;
; 5                                           ; 8                             ;
; 6                                           ; 6                             ;
; 7                                           ; 8                             ;
; 8                                           ; 9                             ;
; 9                                           ; 11                            ;
; 10                                          ; 13                            ;
; 11                                          ; 11                            ;
; 12                                          ; 15                            ;
; 13                                          ; 21                            ;
; 14                                          ; 38                            ;
; 15                                          ; 68                            ;
; 16                                          ; 319                           ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 0.90) ; Number of LABs  (Total = 604) ;
+------------------------------------+-------------------------------+
; 1 Clock                            ; 501                           ;
; 1 Sync. clear                      ; 10                            ;
; 1 Sync. load                       ; 32                            ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 19.28) ; Number of LABs  (Total = 604) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 2                             ;
; 1                                            ; 13                            ;
; 2                                            ; 29                            ;
; 3                                            ; 18                            ;
; 4                                            ; 10                            ;
; 5                                            ; 2                             ;
; 6                                            ; 6                             ;
; 7                                            ; 8                             ;
; 8                                            ; 4                             ;
; 9                                            ; 9                             ;
; 10                                           ; 5                             ;
; 11                                           ; 5                             ;
; 12                                           ; 8                             ;
; 13                                           ; 7                             ;
; 14                                           ; 15                            ;
; 15                                           ; 16                            ;
; 16                                           ; 60                            ;
; 17                                           ; 16                            ;
; 18                                           ; 22                            ;
; 19                                           ; 12                            ;
; 20                                           ; 24                            ;
; 21                                           ; 38                            ;
; 22                                           ; 34                            ;
; 23                                           ; 26                            ;
; 24                                           ; 26                            ;
; 25                                           ; 20                            ;
; 26                                           ; 32                            ;
; 27                                           ; 9                             ;
; 28                                           ; 16                            ;
; 29                                           ; 27                            ;
; 30                                           ; 46                            ;
; 31                                           ; 15                            ;
; 32                                           ; 24                            ;
+----------------------------------------------+-------------------------------+


+----------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                          ;
+--------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 10.26) ; Number of LABs  (Total = 604) ;
+--------------------------------------------------+-------------------------------+
; 0                                                ; 2                             ;
; 1                                                ; 42                            ;
; 2                                                ; 23                            ;
; 3                                                ; 19                            ;
; 4                                                ; 12                            ;
; 5                                                ; 17                            ;
; 6                                                ; 21                            ;
; 7                                                ; 20                            ;
; 8                                                ; 28                            ;
; 9                                                ; 42                            ;
; 10                                               ; 60                            ;
; 11                                               ; 44                            ;
; 12                                               ; 55                            ;
; 13                                               ; 50                            ;
; 14                                               ; 41                            ;
; 15                                               ; 54                            ;
; 16                                               ; 56                            ;
; 17                                               ; 10                            ;
; 18                                               ; 0                             ;
; 19                                               ; 2                             ;
; 20                                               ; 0                             ;
; 21                                               ; 1                             ;
; 22                                               ; 0                             ;
; 23                                               ; 0                             ;
; 24                                               ; 1                             ;
; 25                                               ; 0                             ;
; 26                                               ; 0                             ;
; 27                                               ; 0                             ;
; 28                                               ; 0                             ;
; 29                                               ; 0                             ;
; 30                                               ; 0                             ;
; 31                                               ; 1                             ;
; 32                                               ; 3                             ;
+--------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 16.93) ; Number of LABs  (Total = 604) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 3                             ;
; 2                                            ; 22                            ;
; 3                                            ; 10                            ;
; 4                                            ; 13                            ;
; 5                                            ; 16                            ;
; 6                                            ; 7                             ;
; 7                                            ; 11                            ;
; 8                                            ; 6                             ;
; 9                                            ; 9                             ;
; 10                                           ; 21                            ;
; 11                                           ; 14                            ;
; 12                                           ; 16                            ;
; 13                                           ; 29                            ;
; 14                                           ; 33                            ;
; 15                                           ; 37                            ;
; 16                                           ; 47                            ;
; 17                                           ; 34                            ;
; 18                                           ; 32                            ;
; 19                                           ; 34                            ;
; 20                                           ; 28                            ;
; 21                                           ; 22                            ;
; 22                                           ; 22                            ;
; 23                                           ; 12                            ;
; 24                                           ; 13                            ;
; 25                                           ; 13                            ;
; 26                                           ; 21                            ;
; 27                                           ; 14                            ;
; 28                                           ; 21                            ;
; 29                                           ; 6                             ;
; 30                                           ; 24                            ;
; 31                                           ; 9                             ;
; 32                                           ; 3                             ;
; 33                                           ; 1                             ;
; 34                                           ; 0                             ;
; 35                                           ; 1                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 12    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 18    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001 ; IO_000002    ; IO_000003 ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007 ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 6         ; 0            ; 6         ; 0            ; 0            ; 6         ; 6         ; 0            ; 6         ; 6         ; 0            ; 3            ; 0            ; 0            ; 3            ; 0            ; 3            ; 3            ; 0            ; 0            ; 0            ; 3            ; 0            ; 0            ; 0            ; 0            ; 0            ; 6         ; 0            ; 0            ;
; Total Unchecked    ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 0         ; 6            ; 0         ; 6            ; 6            ; 0         ; 0         ; 6            ; 0         ; 0         ; 6            ; 3            ; 6            ; 6            ; 3            ; 6            ; 3            ; 3            ; 6            ; 6            ; 6            ; 3            ; 6            ; 6            ; 6            ; 6            ; 6            ; 0         ; 6            ; 6            ;
; Total Fail         ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; agb                ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Clock1             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Clock0             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; z_i_clk            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sel                ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Reset              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary              ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+
; z_i_clk,I/O     ; z_i_clk              ; 432.9             ;
+-----------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                             ; Destination Register                                                                                                                                                                                                                                           ; Delay Added in ns ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; mymult1:inst23|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|man_result_ff[21]                                                                                                    ; memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|dataa_man_dffe1[25]                                                                                                                                                        ; 5.215             ;
; mymult1:inst23|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|man_result_ff[20]                                                                                                    ; memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|dataa_man_dffe1[25]                                                                                                                                                        ; 5.215             ;
; sel                                                                                                                                                                                         ; memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|dataa_man_dffe1[25]                                                                                                                                                        ; 5.215             ;
; z_i_clk                                                                                                                                                                                     ; memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|dataa_man_dffe1[25]                                                                                                                                                        ; 5.215             ;
; mymult1:inst23|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|exp_result_ff[7]                                                                                                     ; memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|dataa_man_dffe1[25]                                                                                                                                                        ; 5.051             ;
; mymult1:inst23|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|man_result_ff[2]                                                                                                     ; memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|dataa_man_dffe1[25]                                                                                                                                                        ; 4.475             ;
; mymult1:inst23|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|man_result_ff[1]                                                                                                     ; memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|dataa_man_dffe1[25]                                                                                                                                                        ; 4.475             ;
; mymult1:inst23|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|man_result_ff[0]                                                                                                     ; memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|dataa_man_dffe1[25]                                                                                                                                                        ; 4.475             ;
; mymult1:inst23|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|man_result_ff[10]                                                                                                    ; memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|dataa_man_dffe1[25]                                                                                                                                                        ; 4.475             ;
; mymult1:inst23|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|man_result_ff[8]                                                                                                     ; memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|dataa_man_dffe1[25]                                                                                                                                                        ; 4.475             ;
; mymult1:inst23|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|man_result_ff[9]                                                                                                     ; memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|dataa_man_dffe1[25]                                                                                                                                                        ; 4.475             ;
; mymult1:inst23|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|man_result_ff[7]                                                                                                     ; memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|dataa_man_dffe1[25]                                                                                                                                                        ; 4.475             ;
; mymult1:inst23|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|man_result_ff[6]                                                                                                     ; memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|dataa_man_dffe1[25]                                                                                                                                                        ; 4.475             ;
; mymult1:inst23|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|man_result_ff[5]                                                                                                     ; memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|dataa_man_dffe1[25]                                                                                                                                                        ; 4.475             ;
; mymult1:inst23|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|man_result_ff[4]                                                                                                     ; memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|dataa_man_dffe1[25]                                                                                                                                                        ; 4.475             ;
; mymult1:inst23|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|man_result_ff[3]                                                                                                     ; memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|dataa_man_dffe1[25]                                                                                                                                                        ; 4.475             ;
; mymult1:inst23|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|man_result_ff[14]                                                                                                    ; memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|dataa_man_dffe1[25]                                                                                                                                                        ; 4.475             ;
; mymult1:inst23|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|man_result_ff[12]                                                                                                    ; memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|dataa_man_dffe1[25]                                                                                                                                                        ; 4.475             ;
; mymult1:inst23|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|man_result_ff[13]                                                                                                    ; memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|dataa_man_dffe1[25]                                                                                                                                                        ; 4.475             ;
; mymult1:inst23|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|man_result_ff[11]                                                                                                    ; memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|dataa_man_dffe1[25]                                                                                                                                                        ; 4.475             ;
; mymult1:inst23|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|man_result_ff[22]                                                                                                    ; memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|dataa_man_dffe1[25]                                                                                                                                                        ; 4.475             ;
; mymult1:inst23|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|exp_result_ff[4]                                                                                                     ; memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|dataa_man_dffe1[25]                                                                                                                                                        ; 4.475             ;
; mymult1:inst23|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|exp_result_ff[3]                                                                                                     ; memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|dataa_man_dffe1[25]                                                                                                                                                        ; 4.475             ;
; mymult1:inst23|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|man_result_ff[19]                                                                                                    ; memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|dataa_man_dffe1[25]                                                                                                                                                        ; 4.475             ;
; mymult1:inst23|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|man_result_ff[18]                                                                                                    ; memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|dataa_man_dffe1[25]                                                                                                                                                        ; 4.475             ;
; mymult1:inst23|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|man_result_ff[17]                                                                                                    ; memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|dataa_man_dffe1[25]                                                                                                                                                        ; 4.475             ;
; mymult1:inst23|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|man_result_ff[15]                                                                                                    ; memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|dataa_man_dffe1[25]                                                                                                                                                        ; 4.475             ;
; mymult1:inst23|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|exp_result_ff[6]                                                                                                     ; memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|dataa_man_dffe1[25]                                                                                                                                                        ; 4.475             ;
; mymult1:inst23|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|exp_result_ff[2]                                                                                                     ; memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|dataa_man_dffe1[25]                                                                                                                                                        ; 4.475             ;
; mymult1:inst23|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|exp_result_ff[5]                                                                                                     ; memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|dataa_man_dffe1[25]                                                                                                                                                        ; 4.475             ;
; mymult1:inst23|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|man_result_ff[16]                                                                                                    ; memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|dataa_man_dffe1[25]                                                                                                                                                        ; 4.475             ;
; mymult1:inst23|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|exp_result_ff[1]                                                                                                     ; memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|dataa_man_dffe1[25]                                                                                                                                                        ; 4.475             ;
; mymult1:inst23|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|exp_result_ff[0]                                                                                                     ; memristor:inst|SUB32:inst|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component|dataa_man_dffe1[25]                                                                                                                                                        ; 4.475             ;
; divider2:inst24|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|sign_pipe_dffe_5                                                          ; mymult1:inst23|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|sign_node_ff0                                                                                                                                                                           ; 3.621             ;
; mymult1:inst23|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|sign_node_ff4                                                                                                        ; memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1|altshift_taps:sign_pipe_dffe_0_rtl_0|shift_taps_g7m:auto_generated|altsyncram_td81:altsyncram2|ram_block3a5~porta_datain_reg0 ; 3.436             ;
; mymult1:inst15|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|altshift_taps:dataa_exp_not_zero_ff_p1_rtl_0|shift_taps_h7m:auto_generated|altsyncram_rd81:altsyncram2|ram_block3a19 ; mymult1:inst23|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_add_sub:exp_add_adder|add_sub_tdj:auto_generated|pipeline_dffe[0]                                                                                                                   ; 3.074             ;
; mymult1:inst15|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|altshift_taps:dataa_exp_not_zero_ff_p1_rtl_0|shift_taps_h7m:auto_generated|altsyncram_rd81:altsyncram2|ram_block3a13 ; mymult1:inst23|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_add_sub:exp_add_adder|add_sub_tdj:auto_generated|pipeline_dffe[6]                                                                                                                   ; 2.835             ;
; mymult1:inst15|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|altshift_taps:dataa_exp_not_zero_ff_p1_rtl_0|shift_taps_h7m:auto_generated|altsyncram_rd81:altsyncram2|ram_block3a15 ; mymult1:inst23|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_add_sub:exp_add_adder|add_sub_tdj:auto_generated|pipeline_dffe[6]                                                                                                                   ; 2.835             ;
; mymult1:inst15|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|altshift_taps:dataa_exp_not_zero_ff_p1_rtl_0|shift_taps_h7m:auto_generated|altsyncram_rd81:altsyncram2|ram_block3a16 ; mymult1:inst23|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_add_sub:exp_add_adder|add_sub_tdj:auto_generated|pipeline_dffe[6]                                                                                                                   ; 2.835             ;
; mymult1:inst15|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|altshift_taps:dataa_exp_not_zero_ff_p1_rtl_0|shift_taps_h7m:auto_generated|altsyncram_rd81:altsyncram2|ram_block3a14 ; mymult1:inst23|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_add_sub:exp_add_adder|add_sub_tdj:auto_generated|pipeline_dffe[6]                                                                                                                   ; 2.835             ;
; mymult1:inst15|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|altshift_taps:dataa_exp_not_zero_ff_p1_rtl_0|shift_taps_h7m:auto_generated|altsyncram_rd81:altsyncram2|ram_block3a17 ; mymult1:inst23|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_add_sub:exp_add_adder|add_sub_tdj:auto_generated|pipeline_dffe[6]                                                                                                                   ; 2.835             ;
; mymult1:inst15|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|altshift_taps:dataa_exp_not_zero_ff_p1_rtl_0|shift_taps_h7m:auto_generated|altsyncram_rd81:altsyncram2|ram_block3a18 ; mymult1:inst23|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_add_sub:exp_add_adder|add_sub_tdj:auto_generated|pipeline_dffe[6]                                                                                                                   ; 2.835             ;
; mymult1:inst15|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|altshift_taps:dataa_exp_not_zero_ff_p1_rtl_0|shift_taps_h7m:auto_generated|altsyncram_rd81:altsyncram2|ram_block3a12 ; mymult1:inst23|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component|lpm_add_sub:exp_add_adder|add_sub_tdj:auto_generated|pipeline_dffe[7]                                                                                                                   ; 2.505             ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 43 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (119006): Selected device EP4CE22F17C6 for design "fpdds"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (15535): Implemented PLL "Clock1:inst18|altpll:altpll_component|Clock1_altpll2:auto_generated|pll1" as Cyclone IV E PLL type File: C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/db/clock1_altpll2.v Line: 43
    Info (15099): Implementing clock multiplication of 1, clock division of 50, and phase shift of 0 degrees (0 ps) for Clock1:inst18|altpll:altpll_component|Clock1_altpll2:auto_generated|wire_pll1_clk[0] port File: C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/db/clock1_altpll2.v Line: 43
    Info (15099): Implementing clock multiplication of 1, clock division of 50, and phase shift of 0 degrees (0 ps) for Clock1:inst18|altpll:altpll_component|Clock1_altpll2:auto_generated|wire_pll1_clk[1] port File: C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/db/clock1_altpll2.v Line: 43
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE10F17C6 is compatible
    Info (176445): Device EP4CE6F17C6 is compatible
    Info (176445): Device EP4CE15F17C6 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location H1
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location H2
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location F16
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'fpdds.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained generated clocks found in the design
Info (332144): No user constrained base clocks found in the design
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176353): Automatically promoted node Clock1:inst18|altpll:altpll_component|Clock1_altpll2:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_4) File: C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/db/clock1_altpll2.v Line: 77
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18
Info (176353): Automatically promoted node Clock1:inst18|altpll:altpll_component|Clock1_altpll2:auto_generated|wire_pll1_clk[1] (placed in counter C1 of PLL_4) File: C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/db/clock1_altpll2.v Line: 77
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19
Info (176353): Automatically promoted node z_i_clk~input (placed in PIN R8 (CLK15, DIFFCLK_6p))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G15
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 369 registers into blocks of type Embedded multiplier block
    Extra Info (176220): Created 213 register duplicates
Warning (15064): PLL "Clock1:inst18|altpll:altpll_component|Clock1_altpll2:auto_generated|pll1" output port clk[0] feeds output pin "Clock0~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance File: C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/db/clock1_altpll2.v Line: 43
Warning (15064): PLL "Clock1:inst18|altpll:altpll_component|Clock1_altpll2:auto_generated|pll1" output port clk[1] feeds output pin "Clock1~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance File: C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/db/clock1_altpll2.v Line: 43
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:06
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:03
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:05
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 11% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 25% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:04
Info (11888): Total time spent on timing analysis during the Fitter is 3.75 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:03
Info (144001): Generated suppressed messages file C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/output_files/fpdds.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 5688 megabytes
    Info: Processing ended: Fri May 10 07:39:01 2019
    Info: Elapsed time: 00:00:29
    Info: Total CPU time (on all processors): 00:00:49


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/output_files/fpdds.fit.smsg.


