{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 03 21:47:17 2018 " "Info: Processing started: Wed Jan 03 21:47:17 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off zljsq_pc -c zljsq_pc --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off zljsq_pc -c zljsq_pc --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "zljsq_pc.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU/zljsq_pc/zljsq_pc.vhd" 5 -1 0 } } { "d:/program files/qurtus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qurtus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CLK register register count\[1\] count\[5\] 275.03 MHz Internal " "Info: Clock \"CLK\" Internal fmax is restricted to 275.03 MHz between source register \"count\[1\]\" and destination register \"count\[5\]\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "1.818 ns 1.818 ns 3.636 ns " "Info: fmax restricted to Clock High delay (1.818 ns) plus Clock Low delay (1.818 ns) : restricted to 3.636 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.266 ns + Longest register register " "Info: + Longest register to register delay is 2.266 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns count\[1\] 1 REG LC_X7_Y13_N1 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X7_Y13_N1; Fanout = 4; REG Node = 'count\[1\]'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { count[1] } "NODE_NAME" } } { "zljsq_pc.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU/zljsq_pc/zljsq_pc.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.529 ns) + CELL(0.564 ns) 1.093 ns count\[1\]~19 2 COMB LC_X7_Y13_N1 2 " "Info: 2: + IC(0.529 ns) + CELL(0.564 ns) = 1.093 ns; Loc. = LC_X7_Y13_N1; Fanout = 2; COMB Node = 'count\[1\]~19'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "1.093 ns" { count[1] count[1]~19 } "NODE_NAME" } } { "zljsq_pc.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU/zljsq_pc/zljsq_pc.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.078 ns) 1.171 ns count\[2\]~21 3 COMB LC_X7_Y13_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.078 ns) = 1.171 ns; Loc. = LC_X7_Y13_N2; Fanout = 2; COMB Node = 'count\[2\]~21'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.078 ns" { count[1]~19 count[2]~21 } "NODE_NAME" } } { "zljsq_pc.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU/zljsq_pc/zljsq_pc.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.078 ns) 1.249 ns count\[3\]~23 4 COMB LC_X7_Y13_N3 2 " "Info: 4: + IC(0.000 ns) + CELL(0.078 ns) = 1.249 ns; Loc. = LC_X7_Y13_N3; Fanout = 2; COMB Node = 'count\[3\]~23'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.078 ns" { count[2]~21 count[3]~23 } "NODE_NAME" } } { "zljsq_pc.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU/zljsq_pc/zljsq_pc.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.178 ns) 1.427 ns count\[4\]~25 5 COMB LC_X7_Y13_N4 3 " "Info: 5: + IC(0.000 ns) + CELL(0.178 ns) = 1.427 ns; Loc. = LC_X7_Y13_N4; Fanout = 3; COMB Node = 'count\[4\]~25'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.178 ns" { count[3]~23 count[4]~25 } "NODE_NAME" } } { "zljsq_pc.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU/zljsq_pc/zljsq_pc.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.839 ns) 2.266 ns count\[5\] 6 REG LC_X7_Y13_N5 4 " "Info: 6: + IC(0.000 ns) + CELL(0.839 ns) = 2.266 ns; Loc. = LC_X7_Y13_N5; Fanout = 4; REG Node = 'count\[5\]'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.839 ns" { count[4]~25 count[5] } "NODE_NAME" } } { "zljsq_pc.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU/zljsq_pc/zljsq_pc.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.737 ns ( 76.65 % ) " "Info: Total cell delay = 1.737 ns ( 76.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.529 ns ( 23.35 % ) " "Info: Total interconnect delay = 0.529 ns ( 23.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "2.266 ns" { count[1] count[1]~19 count[2]~21 count[3]~23 count[4]~25 count[5] } "NODE_NAME" } } { "d:/program files/qurtus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qurtus2/quartus/bin/Technology_Viewer.qrui" "2.266 ns" { count[1] {} count[1]~19 {} count[2]~21 {} count[3]~23 {} count[4]~25 {} count[5] {} } { 0.000ns 0.529ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.564ns 0.078ns 0.078ns 0.178ns 0.839ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.768 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 2.768 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK PIN_10 8 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_10; Fanout = 8; CLK Node = 'CLK'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "zljsq_pc.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU/zljsq_pc/zljsq_pc.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.588 ns) + CELL(0.711 ns) 2.768 ns count\[5\] 2 REG LC_X7_Y13_N5 4 " "Info: 2: + IC(0.588 ns) + CELL(0.711 ns) = 2.768 ns; Loc. = LC_X7_Y13_N5; Fanout = 4; REG Node = 'count\[5\]'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "1.299 ns" { CLK count[5] } "NODE_NAME" } } { "zljsq_pc.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU/zljsq_pc/zljsq_pc.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 78.76 % ) " "Info: Total cell delay = 2.180 ns ( 78.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.588 ns ( 21.24 % ) " "Info: Total interconnect delay = 0.588 ns ( 21.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "2.768 ns" { CLK count[5] } "NODE_NAME" } } { "d:/program files/qurtus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qurtus2/quartus/bin/Technology_Viewer.qrui" "2.768 ns" { CLK {} CLK~out0 {} count[5] {} } { 0.000ns 0.000ns 0.588ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.768 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 2.768 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK PIN_10 8 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_10; Fanout = 8; CLK Node = 'CLK'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "zljsq_pc.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU/zljsq_pc/zljsq_pc.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.588 ns) + CELL(0.711 ns) 2.768 ns count\[1\] 2 REG LC_X7_Y13_N1 4 " "Info: 2: + IC(0.588 ns) + CELL(0.711 ns) = 2.768 ns; Loc. = LC_X7_Y13_N1; Fanout = 4; REG Node = 'count\[1\]'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "1.299 ns" { CLK count[1] } "NODE_NAME" } } { "zljsq_pc.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU/zljsq_pc/zljsq_pc.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 78.76 % ) " "Info: Total cell delay = 2.180 ns ( 78.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.588 ns ( 21.24 % ) " "Info: Total interconnect delay = 0.588 ns ( 21.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "2.768 ns" { CLK count[1] } "NODE_NAME" } } { "d:/program files/qurtus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qurtus2/quartus/bin/Technology_Viewer.qrui" "2.768 ns" { CLK {} CLK~out0 {} count[1] {} } { 0.000ns 0.000ns 0.588ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "2.768 ns" { CLK count[5] } "NODE_NAME" } } { "d:/program files/qurtus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qurtus2/quartus/bin/Technology_Viewer.qrui" "2.768 ns" { CLK {} CLK~out0 {} count[5] {} } { 0.000ns 0.000ns 0.588ns } { 0.000ns 1.469ns 0.711ns } "" } } { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "2.768 ns" { CLK count[1] } "NODE_NAME" } } { "d:/program files/qurtus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qurtus2/quartus/bin/Technology_Viewer.qrui" "2.768 ns" { CLK {} CLK~out0 {} count[1] {} } { 0.000ns 0.000ns 0.588ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "zljsq_pc.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU/zljsq_pc/zljsq_pc.vhd" 15 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "zljsq_pc.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU/zljsq_pc/zljsq_pc.vhd" 15 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "2.266 ns" { count[1] count[1]~19 count[2]~21 count[3]~23 count[4]~25 count[5] } "NODE_NAME" } } { "d:/program files/qurtus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qurtus2/quartus/bin/Technology_Viewer.qrui" "2.266 ns" { count[1] {} count[1]~19 {} count[2]~21 {} count[3]~23 {} count[4]~25 {} count[5] {} } { 0.000ns 0.529ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.564ns 0.078ns 0.078ns 0.178ns 0.839ns } "" } } { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "2.768 ns" { CLK count[5] } "NODE_NAME" } } { "d:/program files/qurtus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qurtus2/quartus/bin/Technology_Viewer.qrui" "2.768 ns" { CLK {} CLK~out0 {} count[5] {} } { 0.000ns 0.000ns 0.588ns } { 0.000ns 1.469ns 0.711ns } "" } } { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "2.768 ns" { CLK count[1] } "NODE_NAME" } } { "d:/program files/qurtus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qurtus2/quartus/bin/Technology_Viewer.qrui" "2.768 ns" { CLK {} CLK~out0 {} count[1] {} } { 0.000ns 0.000ns 0.588ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { count[5] } "NODE_NAME" } } { "d:/program files/qurtus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qurtus2/quartus/bin/Technology_Viewer.qrui" "" { count[5] {} } {  } {  } "" } } { "zljsq_pc.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU/zljsq_pc/zljsq_pc.vhd" 15 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "count\[5\] LD CLK 7.314 ns register " "Info: tsu for register \"count\[5\]\" (data pin = \"LD\", clock pin = \"CLK\") is 7.314 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.045 ns + Longest pin register " "Info: + Longest pin to register delay is 10.045 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns LD 1 PIN PIN_87 2 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_87; Fanout = 2; PIN Node = 'LD'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LD } "NODE_NAME" } } { "zljsq_pc.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU/zljsq_pc/zljsq_pc.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.876 ns) + CELL(0.442 ns) 7.793 ns process_0~1 2 COMB LC_X7_Y13_N9 3 " "Info: 2: + IC(5.876 ns) + CELL(0.442 ns) = 7.793 ns; Loc. = LC_X7_Y13_N9; Fanout = 3; COMB Node = 'process_0~1'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "6.318 ns" { LD process_0~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.437 ns) + CELL(0.564 ns) 8.794 ns count\[0\]~17 3 COMB LC_X7_Y13_N0 2 " "Info: 3: + IC(0.437 ns) + CELL(0.564 ns) = 8.794 ns; Loc. = LC_X7_Y13_N0; Fanout = 2; COMB Node = 'count\[0\]~17'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "1.001 ns" { process_0~1 count[0]~17 } "NODE_NAME" } } { "zljsq_pc.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU/zljsq_pc/zljsq_pc.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.078 ns) 8.872 ns count\[1\]~19 4 COMB LC_X7_Y13_N1 2 " "Info: 4: + IC(0.000 ns) + CELL(0.078 ns) = 8.872 ns; Loc. = LC_X7_Y13_N1; Fanout = 2; COMB Node = 'count\[1\]~19'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.078 ns" { count[0]~17 count[1]~19 } "NODE_NAME" } } { "zljsq_pc.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU/zljsq_pc/zljsq_pc.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.078 ns) 8.950 ns count\[2\]~21 5 COMB LC_X7_Y13_N2 2 " "Info: 5: + IC(0.000 ns) + CELL(0.078 ns) = 8.950 ns; Loc. = LC_X7_Y13_N2; Fanout = 2; COMB Node = 'count\[2\]~21'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.078 ns" { count[1]~19 count[2]~21 } "NODE_NAME" } } { "zljsq_pc.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU/zljsq_pc/zljsq_pc.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.078 ns) 9.028 ns count\[3\]~23 6 COMB LC_X7_Y13_N3 2 " "Info: 6: + IC(0.000 ns) + CELL(0.078 ns) = 9.028 ns; Loc. = LC_X7_Y13_N3; Fanout = 2; COMB Node = 'count\[3\]~23'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.078 ns" { count[2]~21 count[3]~23 } "NODE_NAME" } } { "zljsq_pc.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU/zljsq_pc/zljsq_pc.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.178 ns) 9.206 ns count\[4\]~25 7 COMB LC_X7_Y13_N4 3 " "Info: 7: + IC(0.000 ns) + CELL(0.178 ns) = 9.206 ns; Loc. = LC_X7_Y13_N4; Fanout = 3; COMB Node = 'count\[4\]~25'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.178 ns" { count[3]~23 count[4]~25 } "NODE_NAME" } } { "zljsq_pc.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU/zljsq_pc/zljsq_pc.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.839 ns) 10.045 ns count\[5\] 8 REG LC_X7_Y13_N5 4 " "Info: 8: + IC(0.000 ns) + CELL(0.839 ns) = 10.045 ns; Loc. = LC_X7_Y13_N5; Fanout = 4; REG Node = 'count\[5\]'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.839 ns" { count[4]~25 count[5] } "NODE_NAME" } } { "zljsq_pc.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU/zljsq_pc/zljsq_pc.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.732 ns ( 37.15 % ) " "Info: Total cell delay = 3.732 ns ( 37.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.313 ns ( 62.85 % ) " "Info: Total interconnect delay = 6.313 ns ( 62.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "10.045 ns" { LD process_0~1 count[0]~17 count[1]~19 count[2]~21 count[3]~23 count[4]~25 count[5] } "NODE_NAME" } } { "d:/program files/qurtus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qurtus2/quartus/bin/Technology_Viewer.qrui" "10.045 ns" { LD {} LD~out0 {} process_0~1 {} count[0]~17 {} count[1]~19 {} count[2]~21 {} count[3]~23 {} count[4]~25 {} count[5] {} } { 0.000ns 0.000ns 5.876ns 0.437ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 1.475ns 0.442ns 0.564ns 0.078ns 0.078ns 0.078ns 0.178ns 0.839ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "zljsq_pc.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU/zljsq_pc/zljsq_pc.vhd" 15 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.768 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 2.768 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK PIN_10 8 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_10; Fanout = 8; CLK Node = 'CLK'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "zljsq_pc.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU/zljsq_pc/zljsq_pc.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.588 ns) + CELL(0.711 ns) 2.768 ns count\[5\] 2 REG LC_X7_Y13_N5 4 " "Info: 2: + IC(0.588 ns) + CELL(0.711 ns) = 2.768 ns; Loc. = LC_X7_Y13_N5; Fanout = 4; REG Node = 'count\[5\]'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "1.299 ns" { CLK count[5] } "NODE_NAME" } } { "zljsq_pc.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU/zljsq_pc/zljsq_pc.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 78.76 % ) " "Info: Total cell delay = 2.180 ns ( 78.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.588 ns ( 21.24 % ) " "Info: Total interconnect delay = 0.588 ns ( 21.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "2.768 ns" { CLK count[5] } "NODE_NAME" } } { "d:/program files/qurtus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qurtus2/quartus/bin/Technology_Viewer.qrui" "2.768 ns" { CLK {} CLK~out0 {} count[5] {} } { 0.000ns 0.000ns 0.588ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "10.045 ns" { LD process_0~1 count[0]~17 count[1]~19 count[2]~21 count[3]~23 count[4]~25 count[5] } "NODE_NAME" } } { "d:/program files/qurtus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qurtus2/quartus/bin/Technology_Viewer.qrui" "10.045 ns" { LD {} LD~out0 {} process_0~1 {} count[0]~17 {} count[1]~19 {} count[2]~21 {} count[3]~23 {} count[4]~25 {} count[5] {} } { 0.000ns 0.000ns 5.876ns 0.437ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 1.475ns 0.442ns 0.564ns 0.078ns 0.078ns 0.078ns 0.178ns 0.839ns } "" } } { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "2.768 ns" { CLK count[5] } "NODE_NAME" } } { "d:/program files/qurtus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qurtus2/quartus/bin/Technology_Viewer.qrui" "2.768 ns" { CLK {} CLK~out0 {} count[5] {} } { 0.000ns 0.000ns 0.588ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK o\[7\] count\[7\] 8.522 ns register " "Info: tco from clock \"CLK\" to destination pin \"o\[7\]\" through register \"count\[7\]\" is 8.522 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.768 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 2.768 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK PIN_10 8 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_10; Fanout = 8; CLK Node = 'CLK'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "zljsq_pc.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU/zljsq_pc/zljsq_pc.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.588 ns) + CELL(0.711 ns) 2.768 ns count\[7\] 2 REG LC_X7_Y13_N7 2 " "Info: 2: + IC(0.588 ns) + CELL(0.711 ns) = 2.768 ns; Loc. = LC_X7_Y13_N7; Fanout = 2; REG Node = 'count\[7\]'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "1.299 ns" { CLK count[7] } "NODE_NAME" } } { "zljsq_pc.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU/zljsq_pc/zljsq_pc.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 78.76 % ) " "Info: Total cell delay = 2.180 ns ( 78.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.588 ns ( 21.24 % ) " "Info: Total interconnect delay = 0.588 ns ( 21.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "2.768 ns" { CLK count[7] } "NODE_NAME" } } { "d:/program files/qurtus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qurtus2/quartus/bin/Technology_Viewer.qrui" "2.768 ns" { CLK {} CLK~out0 {} count[7] {} } { 0.000ns 0.000ns 0.588ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "zljsq_pc.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU/zljsq_pc/zljsq_pc.vhd" 15 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.530 ns + Longest register pin " "Info: + Longest register to pin delay is 5.530 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns count\[7\] 1 REG LC_X7_Y13_N7 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X7_Y13_N7; Fanout = 2; REG Node = 'count\[7\]'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { count[7] } "NODE_NAME" } } { "zljsq_pc.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU/zljsq_pc/zljsq_pc.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.406 ns) + CELL(2.124 ns) 5.530 ns o\[7\] 2 PIN PIN_25 0 " "Info: 2: + IC(3.406 ns) + CELL(2.124 ns) = 5.530 ns; Loc. = PIN_25; Fanout = 0; PIN Node = 'o\[7\]'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "5.530 ns" { count[7] o[7] } "NODE_NAME" } } { "zljsq_pc.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU/zljsq_pc/zljsq_pc.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.124 ns ( 38.41 % ) " "Info: Total cell delay = 2.124 ns ( 38.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.406 ns ( 61.59 % ) " "Info: Total interconnect delay = 3.406 ns ( 61.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "5.530 ns" { count[7] o[7] } "NODE_NAME" } } { "d:/program files/qurtus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qurtus2/quartus/bin/Technology_Viewer.qrui" "5.530 ns" { count[7] {} o[7] {} } { 0.000ns 3.406ns } { 0.000ns 2.124ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "2.768 ns" { CLK count[7] } "NODE_NAME" } } { "d:/program files/qurtus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qurtus2/quartus/bin/Technology_Viewer.qrui" "2.768 ns" { CLK {} CLK~out0 {} count[7] {} } { 0.000ns 0.000ns 0.588ns } { 0.000ns 1.469ns 0.711ns } "" } } { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "5.530 ns" { count[7] o[7] } "NODE_NAME" } } { "d:/program files/qurtus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qurtus2/quartus/bin/Technology_Viewer.qrui" "5.530 ns" { count[7] {} o[7] {} } { 0.000ns 3.406ns } { 0.000ns 2.124ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "count\[5\] i\[5\] CLK -3.842 ns register " "Info: th for register \"count\[5\]\" (data pin = \"i\[5\]\", clock pin = \"CLK\") is -3.842 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.768 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 2.768 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK PIN_10 8 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_10; Fanout = 8; CLK Node = 'CLK'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "zljsq_pc.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU/zljsq_pc/zljsq_pc.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.588 ns) + CELL(0.711 ns) 2.768 ns count\[5\] 2 REG LC_X7_Y13_N5 4 " "Info: 2: + IC(0.588 ns) + CELL(0.711 ns) = 2.768 ns; Loc. = LC_X7_Y13_N5; Fanout = 4; REG Node = 'count\[5\]'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "1.299 ns" { CLK count[5] } "NODE_NAME" } } { "zljsq_pc.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU/zljsq_pc/zljsq_pc.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 78.76 % ) " "Info: Total cell delay = 2.180 ns ( 78.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.588 ns ( 21.24 % ) " "Info: Total interconnect delay = 0.588 ns ( 21.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "2.768 ns" { CLK count[5] } "NODE_NAME" } } { "d:/program files/qurtus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qurtus2/quartus/bin/Technology_Viewer.qrui" "2.768 ns" { CLK {} CLK~out0 {} count[5] {} } { 0.000ns 0.000ns 0.588ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "zljsq_pc.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU/zljsq_pc/zljsq_pc.vhd" 15 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.625 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.625 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns i\[5\] 1 PIN PIN_91 1 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_91; Fanout = 1; PIN Node = 'i\[5\]'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { i[5] } "NODE_NAME" } } { "zljsq_pc.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU/zljsq_pc/zljsq_pc.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.035 ns) + CELL(0.115 ns) 6.625 ns count\[5\] 2 REG LC_X7_Y13_N5 4 " "Info: 2: + IC(5.035 ns) + CELL(0.115 ns) = 6.625 ns; Loc. = LC_X7_Y13_N5; Fanout = 4; REG Node = 'count\[5\]'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "5.150 ns" { i[5] count[5] } "NODE_NAME" } } { "zljsq_pc.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU/zljsq_pc/zljsq_pc.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.590 ns ( 24.00 % ) " "Info: Total cell delay = 1.590 ns ( 24.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.035 ns ( 76.00 % ) " "Info: Total interconnect delay = 5.035 ns ( 76.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "6.625 ns" { i[5] count[5] } "NODE_NAME" } } { "d:/program files/qurtus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qurtus2/quartus/bin/Technology_Viewer.qrui" "6.625 ns" { i[5] {} i[5]~out0 {} count[5] {} } { 0.000ns 0.000ns 5.035ns } { 0.000ns 1.475ns 0.115ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "2.768 ns" { CLK count[5] } "NODE_NAME" } } { "d:/program files/qurtus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qurtus2/quartus/bin/Technology_Viewer.qrui" "2.768 ns" { CLK {} CLK~out0 {} count[5] {} } { 0.000ns 0.000ns 0.588ns } { 0.000ns 1.469ns 0.711ns } "" } } { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "6.625 ns" { i[5] count[5] } "NODE_NAME" } } { "d:/program files/qurtus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qurtus2/quartus/bin/Technology_Viewer.qrui" "6.625 ns" { i[5] {} i[5]~out0 {} count[5] {} } { 0.000ns 0.000ns 5.035ns } { 0.000ns 1.475ns 0.115ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "205 " "Info: Peak virtual memory: 205 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 03 21:47:17 2018 " "Info: Processing ended: Wed Jan 03 21:47:17 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
