{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Full Version " "Info: Version 8.1 Build 163 10/28/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 10 14:17:51 2015 " "Info: Processing started: Thu Dec 10 14:17:51 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off adder16 -c adder16 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off adder16 -c adder16 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "adder16.vhd" "" { Text "C:/Users/c/Desktop/bao1/adder16.vhd" 9 -1 0 } } { "c:/altera/81/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register tflip:TA8\|Q register tflip:TA15\|Q 329.16 MHz 3.038 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 329.16 MHz between source register \"tflip:TA8\|Q\" and destination register \"tflip:TA15\|Q\" (period= 3.038 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.824 ns + Longest register register " "Info: + Longest register to register delay is 2.824 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns tflip:TA8\|Q 1 REG LCFF_X70_Y1_N23 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X70_Y1_N23; Fanout = 11; REG Node = 'tflip:TA8\|Q'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tflip:TA8|Q } "NODE_NAME" } } { "tflip.vhd" "" { Text "C:/Users/c/Desktop/bao1/tflip.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.524 ns) + CELL(0.410 ns) 0.934 ns T~149 2 COMB LCCOMB_X70_Y1_N24 1 " "Info: 2: + IC(0.524 ns) + CELL(0.410 ns) = 0.934 ns; Loc. = LCCOMB_X70_Y1_N24; Fanout = 1; COMB Node = 'T~149'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.934 ns" { tflip:TA8|Q T~149 } "NODE_NAME" } } { "adder16.vhd" "" { Text "C:/Users/c/Desktop/bao1/adder16.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.275 ns) 1.472 ns T~8 3 COMB LCCOMB_X70_Y1_N26 7 " "Info: 3: + IC(0.263 ns) + CELL(0.275 ns) = 1.472 ns; Loc. = LCCOMB_X70_Y1_N26; Fanout = 7; COMB Node = 'T~8'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.538 ns" { T~149 T~8 } "NODE_NAME" } } { "adder16.vhd" "" { Text "C:/Users/c/Desktop/bao1/adder16.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.280 ns) + CELL(0.150 ns) 1.902 ns T~11 4 COMB LCCOMB_X70_Y1_N28 7 " "Info: 4: + IC(0.280 ns) + CELL(0.150 ns) = 1.902 ns; Loc. = LCCOMB_X70_Y1_N28; Fanout = 7; COMB Node = 'T~11'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.430 ns" { T~8 T~11 } "NODE_NAME" } } { "adder16.vhd" "" { Text "C:/Users/c/Desktop/bao1/adder16.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.150 ns) 2.337 ns T~14 5 COMB LCCOMB_X70_Y1_N12 2 " "Info: 5: + IC(0.285 ns) + CELL(0.150 ns) = 2.337 ns; Loc. = LCCOMB_X70_Y1_N12; Fanout = 2; COMB Node = 'T~14'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.435 ns" { T~11 T~14 } "NODE_NAME" } } { "adder16.vhd" "" { Text "C:/Users/c/Desktop/bao1/adder16.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.150 ns) 2.740 ns tflip:TA15\|Q~49 6 COMB LCCOMB_X70_Y1_N14 1 " "Info: 6: + IC(0.253 ns) + CELL(0.150 ns) = 2.740 ns; Loc. = LCCOMB_X70_Y1_N14; Fanout = 1; COMB Node = 'tflip:TA15\|Q~49'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.403 ns" { T~14 tflip:TA15|Q~49 } "NODE_NAME" } } { "tflip.vhd" "" { Text "C:/Users/c/Desktop/bao1/tflip.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.824 ns tflip:TA15\|Q 7 REG LCFF_X70_Y1_N15 10 " "Info: 7: + IC(0.000 ns) + CELL(0.084 ns) = 2.824 ns; Loc. = LCFF_X70_Y1_N15; Fanout = 10; REG Node = 'tflip:TA15\|Q'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.084 ns" { tflip:TA15|Q~49 tflip:TA15|Q } "NODE_NAME" } } { "tflip.vhd" "" { Text "C:/Users/c/Desktop/bao1/tflip.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.219 ns ( 43.17 % ) " "Info: Total cell delay = 1.219 ns ( 43.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.605 ns ( 56.83 % ) " "Info: Total interconnect delay = 1.605 ns ( 56.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "2.824 ns" { tflip:TA8|Q T~149 T~8 T~11 T~14 tflip:TA15|Q~49 tflip:TA15|Q } "NODE_NAME" } } { "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "2.824 ns" { tflip:TA8|Q {} T~149 {} T~8 {} T~11 {} T~14 {} tflip:TA15|Q~49 {} tflip:TA15|Q {} } { 0.000ns 0.524ns 0.263ns 0.280ns 0.285ns 0.253ns 0.000ns } { 0.000ns 0.410ns 0.275ns 0.150ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.887 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 3.887 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns CLK 1 CLK PIN_T29 16 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_T29; Fanout = 16; CLK Node = 'CLK'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "adder16.vhd" "" { Text "C:/Users/c/Desktop/bao1/adder16.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.508 ns) + CELL(0.537 ns) 3.887 ns tflip:TA15\|Q 2 REG LCFF_X70_Y1_N15 10 " "Info: 2: + IC(2.508 ns) + CELL(0.537 ns) = 3.887 ns; Loc. = LCFF_X70_Y1_N15; Fanout = 10; REG Node = 'tflip:TA15\|Q'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "3.045 ns" { CLK tflip:TA15|Q } "NODE_NAME" } } { "tflip.vhd" "" { Text "C:/Users/c/Desktop/bao1/tflip.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.379 ns ( 35.48 % ) " "Info: Total cell delay = 1.379 ns ( 35.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.508 ns ( 64.52 % ) " "Info: Total interconnect delay = 2.508 ns ( 64.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "3.887 ns" { CLK tflip:TA15|Q } "NODE_NAME" } } { "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "3.887 ns" { CLK {} CLK~combout {} tflip:TA15|Q {} } { 0.000ns 0.000ns 2.508ns } { 0.000ns 0.842ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 3.887 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 3.887 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns CLK 1 CLK PIN_T29 16 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_T29; Fanout = 16; CLK Node = 'CLK'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "adder16.vhd" "" { Text "C:/Users/c/Desktop/bao1/adder16.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.508 ns) + CELL(0.537 ns) 3.887 ns tflip:TA8\|Q 2 REG LCFF_X70_Y1_N23 11 " "Info: 2: + IC(2.508 ns) + CELL(0.537 ns) = 3.887 ns; Loc. = LCFF_X70_Y1_N23; Fanout = 11; REG Node = 'tflip:TA8\|Q'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "3.045 ns" { CLK tflip:TA8|Q } "NODE_NAME" } } { "tflip.vhd" "" { Text "C:/Users/c/Desktop/bao1/tflip.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.379 ns ( 35.48 % ) " "Info: Total cell delay = 1.379 ns ( 35.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.508 ns ( 64.52 % ) " "Info: Total interconnect delay = 2.508 ns ( 64.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "3.887 ns" { CLK tflip:TA8|Q } "NODE_NAME" } } { "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "3.887 ns" { CLK {} CLK~combout {} tflip:TA8|Q {} } { 0.000ns 0.000ns 2.508ns } { 0.000ns 0.842ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "3.887 ns" { CLK tflip:TA15|Q } "NODE_NAME" } } { "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "3.887 ns" { CLK {} CLK~combout {} tflip:TA15|Q {} } { 0.000ns 0.000ns 2.508ns } { 0.000ns 0.842ns 0.537ns } "" } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "3.887 ns" { CLK tflip:TA8|Q } "NODE_NAME" } } { "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "3.887 ns" { CLK {} CLK~combout {} tflip:TA8|Q {} } { 0.000ns 0.000ns 2.508ns } { 0.000ns 0.842ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "tflip.vhd" "" { Text "C:/Users/c/Desktop/bao1/tflip.vhd" 11 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "tflip.vhd" "" { Text "C:/Users/c/Desktop/bao1/tflip.vhd" 11 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "2.824 ns" { tflip:TA8|Q T~149 T~8 T~11 T~14 tflip:TA15|Q~49 tflip:TA15|Q } "NODE_NAME" } } { "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "2.824 ns" { tflip:TA8|Q {} T~149 {} T~8 {} T~11 {} T~14 {} tflip:TA15|Q~49 {} tflip:TA15|Q {} } { 0.000ns 0.524ns 0.263ns 0.280ns 0.285ns 0.253ns 0.000ns } { 0.000ns 0.410ns 0.275ns 0.150ns 0.150ns 0.150ns 0.084ns } "" } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "3.887 ns" { CLK tflip:TA15|Q } "NODE_NAME" } } { "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "3.887 ns" { CLK {} CLK~combout {} tflip:TA15|Q {} } { 0.000ns 0.000ns 2.508ns } { 0.000ns 0.842ns 0.537ns } "" } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "3.887 ns" { CLK tflip:TA8|Q } "NODE_NAME" } } { "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "3.887 ns" { CLK {} CLK~combout {} tflip:TA8|Q {} } { 0.000ns 0.000ns 2.508ns } { 0.000ns 0.842ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "tflip:TA15\|Q ENA CLK 5.052 ns register " "Info: tsu for register \"tflip:TA15\|Q\" (data pin = \"ENA\", clock pin = \"CLK\") is 5.052 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.975 ns + Longest pin register " "Info: + Longest pin to register delay is 8.975 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns ENA 1 PIN PIN_AB26 7 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_AB26; Fanout = 7; PIN Node = 'ENA'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENA } "NODE_NAME" } } { "adder16.vhd" "" { Text "C:/Users/c/Desktop/bao1/adder16.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.985 ns) + CELL(0.393 ns) 7.210 ns T~2 2 COMB LCCOMB_X70_Y1_N6 8 " "Info: 2: + IC(5.985 ns) + CELL(0.393 ns) = 7.210 ns; Loc. = LCCOMB_X70_Y1_N6; Fanout = 8; COMB Node = 'T~2'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "6.378 ns" { ENA T~2 } "NODE_NAME" } } { "adder16.vhd" "" { Text "C:/Users/c/Desktop/bao1/adder16.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.150 ns) 7.623 ns T~8 3 COMB LCCOMB_X70_Y1_N26 7 " "Info: 3: + IC(0.263 ns) + CELL(0.150 ns) = 7.623 ns; Loc. = LCCOMB_X70_Y1_N26; Fanout = 7; COMB Node = 'T~8'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.413 ns" { T~2 T~8 } "NODE_NAME" } } { "adder16.vhd" "" { Text "C:/Users/c/Desktop/bao1/adder16.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.280 ns) + CELL(0.150 ns) 8.053 ns T~11 4 COMB LCCOMB_X70_Y1_N28 7 " "Info: 4: + IC(0.280 ns) + CELL(0.150 ns) = 8.053 ns; Loc. = LCCOMB_X70_Y1_N28; Fanout = 7; COMB Node = 'T~11'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.430 ns" { T~8 T~11 } "NODE_NAME" } } { "adder16.vhd" "" { Text "C:/Users/c/Desktop/bao1/adder16.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.150 ns) 8.488 ns T~14 5 COMB LCCOMB_X70_Y1_N12 2 " "Info: 5: + IC(0.285 ns) + CELL(0.150 ns) = 8.488 ns; Loc. = LCCOMB_X70_Y1_N12; Fanout = 2; COMB Node = 'T~14'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.435 ns" { T~11 T~14 } "NODE_NAME" } } { "adder16.vhd" "" { Text "C:/Users/c/Desktop/bao1/adder16.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.150 ns) 8.891 ns tflip:TA15\|Q~49 6 COMB LCCOMB_X70_Y1_N14 1 " "Info: 6: + IC(0.253 ns) + CELL(0.150 ns) = 8.891 ns; Loc. = LCCOMB_X70_Y1_N14; Fanout = 1; COMB Node = 'tflip:TA15\|Q~49'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.403 ns" { T~14 tflip:TA15|Q~49 } "NODE_NAME" } } { "tflip.vhd" "" { Text "C:/Users/c/Desktop/bao1/tflip.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 8.975 ns tflip:TA15\|Q 7 REG LCFF_X70_Y1_N15 10 " "Info: 7: + IC(0.000 ns) + CELL(0.084 ns) = 8.975 ns; Loc. = LCFF_X70_Y1_N15; Fanout = 10; REG Node = 'tflip:TA15\|Q'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.084 ns" { tflip:TA15|Q~49 tflip:TA15|Q } "NODE_NAME" } } { "tflip.vhd" "" { Text "C:/Users/c/Desktop/bao1/tflip.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.909 ns ( 21.27 % ) " "Info: Total cell delay = 1.909 ns ( 21.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.066 ns ( 78.73 % ) " "Info: Total interconnect delay = 7.066 ns ( 78.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "8.975 ns" { ENA T~2 T~8 T~11 T~14 tflip:TA15|Q~49 tflip:TA15|Q } "NODE_NAME" } } { "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "8.975 ns" { ENA {} ENA~combout {} T~2 {} T~8 {} T~11 {} T~14 {} tflip:TA15|Q~49 {} tflip:TA15|Q {} } { 0.000ns 0.000ns 5.985ns 0.263ns 0.280ns 0.285ns 0.253ns 0.000ns } { 0.000ns 0.832ns 0.393ns 0.150ns 0.150ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "tflip.vhd" "" { Text "C:/Users/c/Desktop/bao1/tflip.vhd" 11 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.887 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 3.887 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns CLK 1 CLK PIN_T29 16 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_T29; Fanout = 16; CLK Node = 'CLK'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "adder16.vhd" "" { Text "C:/Users/c/Desktop/bao1/adder16.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.508 ns) + CELL(0.537 ns) 3.887 ns tflip:TA15\|Q 2 REG LCFF_X70_Y1_N15 10 " "Info: 2: + IC(2.508 ns) + CELL(0.537 ns) = 3.887 ns; Loc. = LCFF_X70_Y1_N15; Fanout = 10; REG Node = 'tflip:TA15\|Q'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "3.045 ns" { CLK tflip:TA15|Q } "NODE_NAME" } } { "tflip.vhd" "" { Text "C:/Users/c/Desktop/bao1/tflip.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.379 ns ( 35.48 % ) " "Info: Total cell delay = 1.379 ns ( 35.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.508 ns ( 64.52 % ) " "Info: Total interconnect delay = 2.508 ns ( 64.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "3.887 ns" { CLK tflip:TA15|Q } "NODE_NAME" } } { "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "3.887 ns" { CLK {} CLK~combout {} tflip:TA15|Q {} } { 0.000ns 0.000ns 2.508ns } { 0.000ns 0.842ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "8.975 ns" { ENA T~2 T~8 T~11 T~14 tflip:TA15|Q~49 tflip:TA15|Q } "NODE_NAME" } } { "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "8.975 ns" { ENA {} ENA~combout {} T~2 {} T~8 {} T~11 {} T~14 {} tflip:TA15|Q~49 {} tflip:TA15|Q {} } { 0.000ns 0.000ns 5.985ns 0.263ns 0.280ns 0.285ns 0.253ns 0.000ns } { 0.000ns 0.832ns 0.393ns 0.150ns 0.150ns 0.150ns 0.150ns 0.084ns } "" } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "3.887 ns" { CLK tflip:TA15|Q } "NODE_NAME" } } { "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "3.887 ns" { CLK {} CLK~combout {} tflip:TA15|Q {} } { 0.000ns 0.000ns 2.508ns } { 0.000ns 0.842ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK C3\[4\] tflip:TA14\|Q 14.512 ns register " "Info: tco from clock \"CLK\" to destination pin \"C3\[4\]\" through register \"tflip:TA14\|Q\" is 14.512 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 3.887 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 3.887 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns CLK 1 CLK PIN_T29 16 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_T29; Fanout = 16; CLK Node = 'CLK'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "adder16.vhd" "" { Text "C:/Users/c/Desktop/bao1/adder16.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.508 ns) + CELL(0.537 ns) 3.887 ns tflip:TA14\|Q 2 REG LCFF_X70_Y1_N3 11 " "Info: 2: + IC(2.508 ns) + CELL(0.537 ns) = 3.887 ns; Loc. = LCFF_X70_Y1_N3; Fanout = 11; REG Node = 'tflip:TA14\|Q'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "3.045 ns" { CLK tflip:TA14|Q } "NODE_NAME" } } { "tflip.vhd" "" { Text "C:/Users/c/Desktop/bao1/tflip.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.379 ns ( 35.48 % ) " "Info: Total cell delay = 1.379 ns ( 35.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.508 ns ( 64.52 % ) " "Info: Total interconnect delay = 2.508 ns ( 64.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "3.887 ns" { CLK tflip:TA14|Q } "NODE_NAME" } } { "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "3.887 ns" { CLK {} CLK~combout {} tflip:TA14|Q {} } { 0.000ns 0.000ns 2.508ns } { 0.000ns 0.842ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "tflip.vhd" "" { Text "C:/Users/c/Desktop/bao1/tflip.vhd" 11 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.375 ns + Longest register pin " "Info: + Longest register to pin delay is 10.375 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns tflip:TA14\|Q 1 REG LCFF_X70_Y1_N3 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X70_Y1_N3; Fanout = 11; REG Node = 'tflip:TA14\|Q'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tflip:TA14|Q } "NODE_NAME" } } { "tflip.vhd" "" { Text "C:/Users/c/Desktop/bao1/tflip.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.958 ns) + CELL(0.419 ns) 6.377 ns Mux23~29 2 COMB LCCOMB_X1_Y31_N12 1 " "Info: 2: + IC(5.958 ns) + CELL(0.419 ns) = 6.377 ns; Loc. = LCCOMB_X1_Y31_N12; Fanout = 1; COMB Node = 'Mux23~29'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "6.377 ns" { tflip:TA14|Q Mux23~29 } "NODE_NAME" } } { "adder16.vhd" "" { Text "C:/Users/c/Desktop/bao1/adder16.vhd" 108 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.386 ns) + CELL(2.612 ns) 10.375 ns C3\[4\] 3 PIN PIN_M8 0 " "Info: 3: + IC(1.386 ns) + CELL(2.612 ns) = 10.375 ns; Loc. = PIN_M8; Fanout = 0; PIN Node = 'C3\[4\]'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "3.998 ns" { Mux23~29 C3[4] } "NODE_NAME" } } { "adder16.vhd" "" { Text "C:/Users/c/Desktop/bao1/adder16.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.031 ns ( 29.21 % ) " "Info: Total cell delay = 3.031 ns ( 29.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.344 ns ( 70.79 % ) " "Info: Total interconnect delay = 7.344 ns ( 70.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "10.375 ns" { tflip:TA14|Q Mux23~29 C3[4] } "NODE_NAME" } } { "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "10.375 ns" { tflip:TA14|Q {} Mux23~29 {} C3[4] {} } { 0.000ns 5.958ns 1.386ns } { 0.000ns 0.419ns 2.612ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "3.887 ns" { CLK tflip:TA14|Q } "NODE_NAME" } } { "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "3.887 ns" { CLK {} CLK~combout {} tflip:TA14|Q {} } { 0.000ns 0.000ns 2.508ns } { 0.000ns 0.842ns 0.537ns } "" } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "10.375 ns" { tflip:TA14|Q Mux23~29 C3[4] } "NODE_NAME" } } { "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "10.375 ns" { tflip:TA14|Q {} Mux23~29 {} C3[4] {} } { 0.000ns 5.958ns 1.386ns } { 0.000ns 0.419ns 2.612ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "ENA T\[12\] 15.223 ns Longest " "Info: Longest tpd from source pin \"ENA\" to destination pin \"T\[12\]\" is 15.223 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns ENA 1 PIN PIN_AB26 7 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_AB26; Fanout = 7; PIN Node = 'ENA'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENA } "NODE_NAME" } } { "adder16.vhd" "" { Text "C:/Users/c/Desktop/bao1/adder16.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.985 ns) + CELL(0.393 ns) 7.210 ns T~2 2 COMB LCCOMB_X70_Y1_N6 8 " "Info: 2: + IC(5.985 ns) + CELL(0.393 ns) = 7.210 ns; Loc. = LCCOMB_X70_Y1_N6; Fanout = 8; COMB Node = 'T~2'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "6.378 ns" { ENA T~2 } "NODE_NAME" } } { "adder16.vhd" "" { Text "C:/Users/c/Desktop/bao1/adder16.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.150 ns) 7.623 ns T~8 3 COMB LCCOMB_X70_Y1_N26 7 " "Info: 3: + IC(0.263 ns) + CELL(0.150 ns) = 7.623 ns; Loc. = LCCOMB_X70_Y1_N26; Fanout = 7; COMB Node = 'T~8'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.413 ns" { T~2 T~8 } "NODE_NAME" } } { "adder16.vhd" "" { Text "C:/Users/c/Desktop/bao1/adder16.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.280 ns) + CELL(0.150 ns) 8.053 ns T~11 4 COMB LCCOMB_X70_Y1_N28 7 " "Info: 4: + IC(0.280 ns) + CELL(0.150 ns) = 8.053 ns; Loc. = LCCOMB_X70_Y1_N28; Fanout = 7; COMB Node = 'T~11'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.430 ns" { T~8 T~11 } "NODE_NAME" } } { "adder16.vhd" "" { Text "C:/Users/c/Desktop/bao1/adder16.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.498 ns) + CELL(2.672 ns) 15.223 ns T\[12\] 5 PIN PIN_AF1 0 " "Info: 5: + IC(4.498 ns) + CELL(2.672 ns) = 15.223 ns; Loc. = PIN_AF1; Fanout = 0; PIN Node = 'T\[12\]'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "7.170 ns" { T~11 T[12] } "NODE_NAME" } } { "adder16.vhd" "" { Text "C:/Users/c/Desktop/bao1/adder16.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.197 ns ( 27.57 % ) " "Info: Total cell delay = 4.197 ns ( 27.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "11.026 ns ( 72.43 % ) " "Info: Total interconnect delay = 11.026 ns ( 72.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "15.223 ns" { ENA T~2 T~8 T~11 T[12] } "NODE_NAME" } } { "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "15.223 ns" { ENA {} ENA~combout {} T~2 {} T~8 {} T~11 {} T[12] {} } { 0.000ns 0.000ns 5.985ns 0.263ns 0.280ns 4.498ns } { 0.000ns 0.832ns 0.393ns 0.150ns 0.150ns 2.672ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "tflip:TA2\|Q ENA CLK -2.734 ns register " "Info: th for register \"tflip:TA2\|Q\" (data pin = \"ENA\", clock pin = \"CLK\") is -2.734 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.887 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 3.887 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns CLK 1 CLK PIN_T29 16 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_T29; Fanout = 16; CLK Node = 'CLK'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "adder16.vhd" "" { Text "C:/Users/c/Desktop/bao1/adder16.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.508 ns) + CELL(0.537 ns) 3.887 ns tflip:TA2\|Q 2 REG LCFF_X70_Y1_N21 11 " "Info: 2: + IC(2.508 ns) + CELL(0.537 ns) = 3.887 ns; Loc. = LCFF_X70_Y1_N21; Fanout = 11; REG Node = 'tflip:TA2\|Q'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "3.045 ns" { CLK tflip:TA2|Q } "NODE_NAME" } } { "tflip.vhd" "" { Text "C:/Users/c/Desktop/bao1/tflip.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.379 ns ( 35.48 % ) " "Info: Total cell delay = 1.379 ns ( 35.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.508 ns ( 64.52 % ) " "Info: Total interconnect delay = 2.508 ns ( 64.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "3.887 ns" { CLK tflip:TA2|Q } "NODE_NAME" } } { "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "3.887 ns" { CLK {} CLK~combout {} tflip:TA2|Q {} } { 0.000ns 0.000ns 2.508ns } { 0.000ns 0.842ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "tflip.vhd" "" { Text "C:/Users/c/Desktop/bao1/tflip.vhd" 11 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.887 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.887 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns ENA 1 PIN PIN_AB26 7 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_AB26; Fanout = 7; PIN Node = 'ENA'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENA } "NODE_NAME" } } { "adder16.vhd" "" { Text "C:/Users/c/Desktop/bao1/adder16.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.821 ns) + CELL(0.150 ns) 6.803 ns tflip:TA2\|Q~23 2 COMB LCCOMB_X70_Y1_N20 1 " "Info: 2: + IC(5.821 ns) + CELL(0.150 ns) = 6.803 ns; Loc. = LCCOMB_X70_Y1_N20; Fanout = 1; COMB Node = 'tflip:TA2\|Q~23'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "5.971 ns" { ENA tflip:TA2|Q~23 } "NODE_NAME" } } { "tflip.vhd" "" { Text "C:/Users/c/Desktop/bao1/tflip.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 6.887 ns tflip:TA2\|Q 3 REG LCFF_X70_Y1_N21 11 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 6.887 ns; Loc. = LCFF_X70_Y1_N21; Fanout = 11; REG Node = 'tflip:TA2\|Q'" {  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "0.084 ns" { tflip:TA2|Q~23 tflip:TA2|Q } "NODE_NAME" } } { "tflip.vhd" "" { Text "C:/Users/c/Desktop/bao1/tflip.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.066 ns ( 15.48 % ) " "Info: Total cell delay = 1.066 ns ( 15.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.821 ns ( 84.52 % ) " "Info: Total interconnect delay = 5.821 ns ( 84.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "6.887 ns" { ENA tflip:TA2|Q~23 tflip:TA2|Q } "NODE_NAME" } } { "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "6.887 ns" { ENA {} ENA~combout {} tflip:TA2|Q~23 {} tflip:TA2|Q {} } { 0.000ns 0.000ns 5.821ns 0.000ns } { 0.000ns 0.832ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "3.887 ns" { CLK tflip:TA2|Q } "NODE_NAME" } } { "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "3.887 ns" { CLK {} CLK~combout {} tflip:TA2|Q {} } { 0.000ns 0.000ns 2.508ns } { 0.000ns 0.842ns 0.537ns } "" } } { "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin64/TimingClosureFloorplan.fld" "" "6.887 ns" { ENA tflip:TA2|Q~23 tflip:TA2|Q } "NODE_NAME" } } { "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin64/Technology_Viewer.qrui" "6.887 ns" { ENA {} ENA~combout {} tflip:TA2|Q~23 {} tflip:TA2|Q {} } { 0.000ns 0.000ns 5.821ns 0.000ns } { 0.000ns 0.832ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_UNUSED" "" "Info: Parallel compilation was enabled but no parallel operations were performed" {  } {  } 0 0 "Parallel compilation was enabled but no parallel operations were performed" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "247 " "Info: Peak virtual memory: 247 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 10 14:18:57 2015 " "Info: Processing ended: Thu Dec 10 14:18:57 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:01:06 " "Info: Elapsed time: 00:01:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
