// Seed: 1593659133
module module_0;
  assign id_1 = -1;
  assign id_2 = id_1 << {id_1, id_2};
  assign module_1.id_2 = 0;
  assign id_1 = 1;
endmodule
module module_1;
  assign id_1 = -1;
  assign id_2 = id_1;
  wire id_3;
  module_0 modCall_1 ();
  wire id_4;
endmodule
module module_2 (
    input supply1 id_0,
    input wor id_1,
    output wire id_2,
    input supply1 id_3,
    input supply1 id_4,
    input wand id_5,
    output wand id_6,
    input wire id_7,
    input tri0 id_8,
    output uwire id_9,
    input tri0 id_10,
    id_16,
    input supply1 id_11,
    input wor id_12,
    input wire id_13,
    input wor id_14
);
  integer id_17 (
      .id_0(id_4),
      .id_1(id_12),
      .id_2(-1)
  );
  tri id_18 = id_7;
  int id_19;
  tri0 id_20, id_21;
  assign id_16 = -1 + "";
  tri id_22;
  assign id_21 = id_22 == id_5;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
  wire id_23;
  wire id_24;
  wand id_25 = id_7;
  wire id_26;
  wire id_27;
endmodule
