From a60591d5bab420ad883bf0e46d551dcc10a23bea Mon Sep 17 00:00:00 2001
From: Binyuan Lan <lby@rock-chips.com>
Date: Mon, 30 Nov 2020 09:40:25 +0000
Subject: [PATCH] arm64: dts: rockchip: rk3566-evb3: fix clk for i2s3

Signed-off-by: Binyuan Lan <lby@rock-chips.com>
Change-Id: I58fa14ff7f9dfc33b9f4037377592f9721606082
---
 arch/arm64/boot/dts/rockchip/rk3566-evb3-ddr3-v10.dtsi | 9 ++++++---
 1 file changed, 6 insertions(+), 3 deletions(-)

diff --git a/arch/arm64/boot/dts/rockchip/rk3566-evb3-ddr3-v10.dtsi b/arch/arm64/boot/dts/rockchip/rk3566-evb3-ddr3-v10.dtsi
index 780bb201ffd9..6cb3a46e8025 100644
--- a/arch/arm64/boot/dts/rockchip/rk3566-evb3-ddr3-v10.dtsi
+++ b/arch/arm64/boot/dts/rockchip/rk3566-evb3-ddr3-v10.dtsi
@@ -110,10 +110,11 @@
 &i2s3_2ch {
 	status = "okay";
 	pinctrl-names = "default";
+	rockchip,clk-trcm = <1>;
 	pinctrl-0 = <&i2s3m1_sclk
-			     &i2s3m1_lrck
-			     &i2s3m1_sdi
-			     &i2s3m1_sdo>;
+		     &i2s3m1_lrck
+		     &i2s3m1_sdi
+		     &i2s3m1_sdo>;
 };
 
 &mdio1 {
@@ -188,6 +189,8 @@
 	compatible = "rockchip,rk809-codec", "rockchip,rk817-codec";
 	clocks = <&cru I2S3_MCLKOUT_TX>;
 	clock-names = "mclk";
+	assigned-clocks = <&cru I2S3_MCLKOUT_TX>;
+	assigned-clock-parents = <&cru CLK_I2S3_2CH_TX>;
 	pinctrl-names = "default";
 	pinctrl-0 = <&i2s3m1_mclk>;
 	hp-volume = <20>;
-- 
2.35.3

