# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do Tetris_Game_run_msim_rtl_systemverilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlib Finalsoc
# vmap Finalsoc Finalsoc
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap Finalsoc Finalsoc 
# Modifying modelsim.ini
# vlog -vlog01compat -work Finalsoc +incdir+C:/Users/shenj/OneDrive/Desktop/ECE385_Final_Project/Finalsoc/synthesis {C:/Users/shenj/OneDrive/Desktop/ECE385_Final_Project/Finalsoc/synthesis/Finalsoc.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:59:23 on Nov 30,2021
# vlog -reportprogress 300 -vlog01compat -work Finalsoc "+incdir+C:/Users/shenj/OneDrive/Desktop/ECE385_Final_Project/Finalsoc/synthesis" C:/Users/shenj/OneDrive/Desktop/ECE385_Final_Project/Finalsoc/synthesis/Finalsoc.v 
# -- Compiling module Finalsoc
# 
# Top level modules:
# 	Finalsoc
# End time: 19:59:23 on Nov 30,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Finalsoc +incdir+C:/Users/shenj/OneDrive/Desktop/ECE385_Final_Project/Finalsoc/synthesis/submodules {C:/Users/shenj/OneDrive/Desktop/ECE385_Final_Project/Finalsoc/synthesis/submodules/altera_reset_controller.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:59:23 on Nov 30,2021
# vlog -reportprogress 300 -vlog01compat -work Finalsoc "+incdir+C:/Users/shenj/OneDrive/Desktop/ECE385_Final_Project/Finalsoc/synthesis/submodules" C:/Users/shenj/OneDrive/Desktop/ECE385_Final_Project/Finalsoc/synthesis/submodules/altera_reset_controller.v 
# -- Compiling module altera_reset_controller
# 
# Top level modules:
# 	altera_reset_controller
# End time: 19:59:23 on Nov 30,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Finalsoc +incdir+C:/Users/shenj/OneDrive/Desktop/ECE385_Final_Project/Finalsoc/synthesis/submodules {C:/Users/shenj/OneDrive/Desktop/ECE385_Final_Project/Finalsoc/synthesis/submodules/altera_reset_synchronizer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:59:23 on Nov 30,2021
# vlog -reportprogress 300 -vlog01compat -work Finalsoc "+incdir+C:/Users/shenj/OneDrive/Desktop/ECE385_Final_Project/Finalsoc/synthesis/submodules" C:/Users/shenj/OneDrive/Desktop/ECE385_Final_Project/Finalsoc/synthesis/submodules/altera_reset_synchronizer.v 
# -- Compiling module altera_reset_synchronizer
# 
# Top level modules:
# 	altera_reset_synchronizer
# End time: 19:59:23 on Nov 30,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Finalsoc +incdir+C:/Users/shenj/OneDrive/Desktop/ECE385_Final_Project/Finalsoc/synthesis/submodules {C:/Users/shenj/OneDrive/Desktop/ECE385_Final_Project/Finalsoc/synthesis/submodules/Finalsoc_mm_interconnect_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:59:23 on Nov 30,2021
# vlog -reportprogress 300 -vlog01compat -work Finalsoc "+incdir+C:/Users/shenj/OneDrive/Desktop/ECE385_Final_Project/Finalsoc/synthesis/submodules" C:/Users/shenj/OneDrive/Desktop/ECE385_Final_Project/Finalsoc/synthesis/submodules/Finalsoc_mm_interconnect_0.v 
# -- Compiling module Finalsoc_mm_interconnect_0
# 
# Top level modules:
# 	Finalsoc_mm_interconnect_0
# End time: 19:59:23 on Nov 30,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Finalsoc +incdir+C:/Users/shenj/OneDrive/Desktop/ECE385_Final_Project/Finalsoc/synthesis/submodules {C:/Users/shenj/OneDrive/Desktop/ECE385_Final_Project/Finalsoc/synthesis/submodules/Finalsoc_mm_interconnect_0_avalon_st_adapter_006.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:59:23 on Nov 30,2021
# vlog -reportprogress 300 -vlog01compat -work Finalsoc "+incdir+C:/Users/shenj/OneDrive/Desktop/ECE385_Final_Project/Finalsoc/synthesis/submodules" C:/Users/shenj/OneDrive/Desktop/ECE385_Final_Project/Finalsoc/synthesis/submodules/Finalsoc_mm_interconnect_0_avalon_st_adapter_006.v 
# -- Compiling module Finalsoc_mm_interconnect_0_avalon_st_adapter_006
# 
# Top level modules:
# 	Finalsoc_mm_interconnect_0_avalon_st_adapter_006
# End time: 19:59:24 on Nov 30,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Finalsoc +incdir+C:/Users/shenj/OneDrive/Desktop/ECE385_Final_Project/Finalsoc/synthesis/submodules {C:/Users/shenj/OneDrive/Desktop/ECE385_Final_Project/Finalsoc/synthesis/submodules/Finalsoc_mm_interconnect_0_avalon_st_adapter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:59:24 on Nov 30,2021
# vlog -reportprogress 300 -vlog01compat -work Finalsoc "+incdir+C:/Users/shenj/OneDrive/Desktop/ECE385_Final_Project/Finalsoc/synthesis/submodules" C:/Users/shenj/OneDrive/Desktop/ECE385_Final_Project/Finalsoc/synthesis/submodules/Finalsoc_mm_interconnect_0_avalon_st_adapter.v 
# -- Compiling module Finalsoc_mm_interconnect_0_avalon_st_adapter
# 
# Top level modules:
# 	Finalsoc_mm_interconnect_0_avalon_st_adapter
# End time: 19:59:24 on Nov 30,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Finalsoc +incdir+C:/Users/shenj/OneDrive/Desktop/ECE385_Final_Project/Finalsoc/synthesis/submodules {C:/Users/shenj/OneDrive/Desktop/ECE385_Final_Project/Finalsoc/synthesis/submodules/altera_avalon_sc_fifo.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:59:24 on Nov 30,2021
# vlog -reportprogress 300 -vlog01compat -work Finalsoc "+incdir+C:/Users/shenj/OneDrive/Desktop/ECE385_Final_Project/Finalsoc/synthesis/submodules" C:/Users/shenj/OneDrive/Desktop/ECE385_Final_Project/Finalsoc/synthesis/submodules/altera_avalon_sc_fifo.v 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 19:59:24 on Nov 30,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Finalsoc +incdir+C:/Users/shenj/OneDrive/Desktop/ECE385_Final_Project/Finalsoc/synthesis/submodules {C:/Users/shenj/OneDrive/Desktop/ECE385_Final_Project/Finalsoc/synthesis/submodules/Finalsoc_usb_rst.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:59:24 on Nov 30,2021
# vlog -reportprogress 300 -vlog01compat -work Finalsoc "+incdir+C:/Users/shenj/OneDrive/Desktop/ECE385_Final_Project/Finalsoc/synthesis/submodules" C:/Users/shenj/OneDrive/Desktop/ECE385_Final_Project/Finalsoc/synthesis/submodules/Finalsoc_usb_rst.v 
# -- Compiling module Finalsoc_usb_rst
# 
# Top level modules:
# 	Finalsoc_usb_rst
# End time: 19:59:24 on Nov 30,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Finalsoc +incdir+C:/Users/shenj/OneDrive/Desktop/ECE385_Final_Project/Finalsoc/synthesis/submodules {C:/Users/shenj/OneDrive/Desktop/ECE385_Final_Project/Finalsoc/synthesis/submodules/Finalsoc_usb_gpx.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:59:24 on Nov 30,2021
# vlog -reportprogress 300 -vlog01compat -work Finalsoc "+incdir+C:/Users/shenj/OneDrive/Desktop/ECE385_Final_Project/Finalsoc/synthesis/submodules" C:/Users/shenj/OneDrive/Desktop/ECE385_Final_Project/Finalsoc/synthesis/submodules/Finalsoc_usb_gpx.v 
# -- Compiling module Finalsoc_usb_gpx
# 
# Top level modules:
# 	Finalsoc_usb_gpx
# End time: 19:59:24 on Nov 30,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Finalsoc +incdir+C:/Users/shenj/OneDrive/Desktop/ECE385_Final_Project/Finalsoc/synthesis/submodules {C:/Users/shenj/OneDrive/Desktop/ECE385_Final_Project/Finalsoc/synthesis/submodules/Finalsoc_timer_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:59:24 on Nov 30,2021
# vlog -reportprogress 300 -vlog01compat -work Finalsoc "+incdir+C:/Users/shenj/OneDrive/Desktop/ECE385_Final_Project/Finalsoc/synthesis/submodules" C:/Users/shenj/OneDrive/Desktop/ECE385_Final_Project/Finalsoc/synthesis/submodules/Finalsoc_timer_0.v 
# -- Compiling module Finalsoc_timer_0
# 
# Top level modules:
# 	Finalsoc_timer_0
# End time: 19:59:24 on Nov 30,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Finalsoc +incdir+C:/Users/shenj/OneDrive/Desktop/ECE385_Final_Project/Finalsoc/synthesis/submodules {C:/Users/shenj/OneDrive/Desktop/ECE385_Final_Project/Finalsoc/synthesis/submodules/Finalsoc_sysid_qsys_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:59:24 on Nov 30,2021
# vlog -reportprogress 300 -vlog01compat -work Finalsoc "+incdir+C:/Users/shenj/OneDrive/Desktop/ECE385_Final_Project/Finalsoc/synthesis/submodules" C:/Users/shenj/OneDrive/Desktop/ECE385_Final_Project/Finalsoc/synthesis/submodules/Finalsoc_sysid_qsys_0.v 
# -- Compiling module Finalsoc_sysid_qsys_0
# 
# Top level modules:
# 	Finalsoc_sysid_qsys_0
# End time: 19:59:24 on Nov 30,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Finalsoc +incdir+C:/Users/shenj/OneDrive/Desktop/ECE385_Final_Project/Finalsoc/synthesis/submodules {C:/Users/shenj/OneDrive/Desktop/ECE385_Final_Project/Finalsoc/synthesis/submodules/Finalsoc_spi0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:59:24 on Nov 30,2021
# vlog -reportprogress 300 -vlog01compat -work Finalsoc "+incdir+C:/Users/shenj/OneDrive/Desktop/ECE385_Final_Project/Finalsoc/synthesis/submodules" C:/Users/shenj/OneDrive/Desktop/ECE385_Final_Project/Finalsoc/synthesis/submodules/Finalsoc_spi0.v 
# -- Compiling module Finalsoc_spi0
# 
# Top level modules:
# 	Finalsoc_spi0
# End time: 19:59:24 on Nov 30,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Finalsoc +incdir+C:/Users/shenj/OneDrive/Desktop/ECE385_Final_Project/Finalsoc/synthesis/submodules {C:/Users/shenj/OneDrive/Desktop/ECE385_Final_Project/Finalsoc/synthesis/submodules/Finalsoc_sdram_pll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:59:24 on Nov 30,2021
# vlog -reportprogress 300 -vlog01compat -work Finalsoc "+incdir+C:/Users/shenj/OneDrive/Desktop/ECE385_Final_Project/Finalsoc/synthesis/submodules" C:/Users/shenj/OneDrive/Desktop/ECE385_Final_Project/Finalsoc/synthesis/submodules/Finalsoc_sdram_pll.v 
# -- Compiling module Finalsoc_sdram_pll_dffpipe_l2c
# -- Compiling module Finalsoc_sdram_pll_stdsync_sv6
# -- Compiling module Finalsoc_sdram_pll_altpll_vg92
# -- Compiling module Finalsoc_sdram_pll
# 
# Top level modules:
# 	Finalsoc_sdram_pll
# End time: 19:59:24 on Nov 30,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Finalsoc +incdir+C:/Users/shenj/OneDrive/Desktop/ECE385_Final_Project/Finalsoc/synthesis/submodules {C:/Users/shenj/OneDrive/Desktop/ECE385_Final_Project/Finalsoc/synthesis/submodules/Finalsoc_sdram.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:59:24 on Nov 30,2021
# vlog -reportprogress 300 -vlog01compat -work Finalsoc "+incdir+C:/Users/shenj/OneDrive/Desktop/ECE385_Final_Project/Finalsoc/synthesis/submodules" C:/Users/shenj/OneDrive/Desktop/ECE385_Final_Project/Finalsoc/synthesis/submodules/Finalsoc_sdram.v 
# -- Compiling module Finalsoc_sdram_input_efifo_module
# -- Compiling module Finalsoc_sdram
# 
# Top level modules:
# 	Finalsoc_sdram
# End time: 19:59:24 on Nov 30,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Finalsoc +incdir+C:/Users/shenj/OneDrive/Desktop/ECE385_Final_Project/Finalsoc/synthesis/submodules {C:/Users/shenj/OneDrive/Desktop/ECE385_Final_Project/Finalsoc/synthesis/submodules/Finalsoc_onchip_memory2_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:59:24 on Nov 30,2021
# vlog -reportprogress 300 -vlog01compat -work Finalsoc "+incdir+C:/Users/shenj/OneDrive/Desktop/ECE385_Final_Project/Finalsoc/synthesis/submodules" C:/Users/shenj/OneDrive/Desktop/ECE385_Final_Project/Finalsoc/synthesis/submodules/Finalsoc_onchip_memory2_0.v 
# -- Compiling module Finalsoc_onchip_memory2_0
# 
# Top level modules:
# 	Finalsoc_onchip_memory2_0
# End time: 19:59:24 on Nov 30,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Finalsoc +incdir+C:/Users/shenj/OneDrive/Desktop/ECE385_Final_Project/Finalsoc/synthesis/submodules {C:/Users/shenj/OneDrive/Desktop/ECE385_Final_Project/Finalsoc/synthesis/submodules/Finalsoc_nios2_gen2_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:59:24 on Nov 30,2021
# vlog -reportprogress 300 -vlog01compat -work Finalsoc "+incdir+C:/Users/shenj/OneDrive/Desktop/ECE385_Final_Project/Finalsoc/synthesis/submodules" C:/Users/shenj/OneDrive/Desktop/ECE385_Final_Project/Finalsoc/synthesis/submodules/Finalsoc_nios2_gen2_0.v 
# -- Compiling module Finalsoc_nios2_gen2_0
# 
# Top level modules:
# 	Finalsoc_nios2_gen2_0
# End time: 19:59:24 on Nov 30,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Finalsoc +incdir+C:/Users/shenj/OneDrive/Desktop/ECE385_Final_Project/Finalsoc/synthesis/submodules {C:/Users/shenj/OneDrive/Desktop/ECE385_Final_Project/Finalsoc/synthesis/submodules/Finalsoc_nios2_gen2_0_cpu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:59:24 on Nov 30,2021
# vlog -reportprogress 300 -vlog01compat -work Finalsoc "+incdir+C:/Users/shenj/OneDrive/Desktop/ECE385_Final_Project/Finalsoc/synthesis/submodules" C:/Users/shenj/OneDrive/Desktop/ECE385_Final_Project/Finalsoc/synthesis/submodules/Finalsoc_nios2_gen2_0_cpu.v 
# -- Compiling module Finalsoc_nios2_gen2_0_cpu_register_bank_a_module
# -- Compiling module Finalsoc_nios2_gen2_0_cpu_register_bank_b_module
# -- Compiling module Finalsoc_nios2_gen2_0_cpu_nios2_oci_debug
# -- Compiling module Finalsoc_nios2_gen2_0_cpu_nios2_oci_break
# -- Compiling module Finalsoc_nios2_gen2_0_cpu_nios2_oci_xbrk
# -- Compiling module Finalsoc_nios2_gen2_0_cpu_nios2_oci_dbrk
# -- Compiling module Finalsoc_nios2_gen2_0_cpu_nios2_oci_itrace
# -- Compiling module Finalsoc_nios2_gen2_0_cpu_nios2_oci_td_mode
# -- Compiling module Finalsoc_nios2_gen2_0_cpu_nios2_oci_dtrace
# -- Compiling module Finalsoc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt
# -- Compiling module Finalsoc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc
# -- Compiling module Finalsoc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc
# -- Compiling module Finalsoc_nios2_gen2_0_cpu_nios2_oci_fifo
# -- Compiling module Finalsoc_nios2_gen2_0_cpu_nios2_oci_pib
# -- Compiling module Finalsoc_nios2_gen2_0_cpu_nios2_oci_im
# -- Compiling module Finalsoc_nios2_gen2_0_cpu_nios2_performance_monitors
# -- Compiling module Finalsoc_nios2_gen2_0_cpu_nios2_avalon_reg
# -- Compiling module Finalsoc_nios2_gen2_0_cpu_ociram_sp_ram_module
# -- Compiling module Finalsoc_nios2_gen2_0_cpu_nios2_ocimem
# -- Compiling module Finalsoc_nios2_gen2_0_cpu_nios2_oci
# -- Compiling module Finalsoc_nios2_gen2_0_cpu
# 
# Top level modules:
# 	Finalsoc_nios2_gen2_0_cpu_nios2_performance_monitors
# 	Finalsoc_nios2_gen2_0_cpu
# End time: 19:59:24 on Nov 30,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Finalsoc +incdir+C:/Users/shenj/OneDrive/Desktop/ECE385_Final_Project/Finalsoc/synthesis/submodules {C:/Users/shenj/OneDrive/Desktop/ECE385_Final_Project/Finalsoc/synthesis/submodules/Finalsoc_nios2_gen2_0_cpu_debug_slave_sysclk.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:59:24 on Nov 30,2021
# vlog -reportprogress 300 -vlog01compat -work Finalsoc "+incdir+C:/Users/shenj/OneDrive/Desktop/ECE385_Final_Project/Finalsoc/synthesis/submodules" C:/Users/shenj/OneDrive/Desktop/ECE385_Final_Project/Finalsoc/synthesis/submodules/Finalsoc_nios2_gen2_0_cpu_debug_slave_sysclk.v 
# -- Compiling module Finalsoc_nios2_gen2_0_cpu_debug_slave_sysclk
# 
# Top level modules:
# 	Finalsoc_nios2_gen2_0_cpu_debug_slave_sysclk
# End time: 19:59:24 on Nov 30,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Finalsoc +incdir+C:/Users/shenj/OneDrive/Desktop/ECE385_Final_Project/Finalsoc/synthesis/submodules {C:/Users/shenj/OneDrive/Desktop/ECE385_Final_Project/Finalsoc/synthesis/submodules/Finalsoc_nios2_gen2_0_cpu_debug_slave_tck.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:59:24 on Nov 30,2021
# vlog -reportprogress 300 -vlog01compat -work Finalsoc "+incdir+C:/Users/shenj/OneDrive/Desktop/ECE385_Final_Project/Finalsoc/synthesis/submodules" C:/Users/shenj/OneDrive/Desktop/ECE385_Final_Project/Finalsoc/synthesis/submodules/Finalsoc_nios2_gen2_0_cpu_debug_slave_tck.v 
# -- Compiling module Finalsoc_nios2_gen2_0_cpu_debug_slave_tck
# 
# Top level modules:
# 	Finalsoc_nios2_gen2_0_cpu_debug_slave_tck
# End time: 19:59:24 on Nov 30,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Finalsoc +incdir+C:/Users/shenj/OneDrive/Desktop/ECE385_Final_Project/Finalsoc/synthesis/submodules {C:/Users/shenj/OneDrive/Desktop/ECE385_Final_Project/Finalsoc/synthesis/submodules/Finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:59:24 on Nov 30,2021
# vlog -reportprogress 300 -vlog01compat -work Finalsoc "+incdir+C:/Users/shenj/OneDrive/Desktop/ECE385_Final_Project/Finalsoc/synthesis/submodules" C:/Users/shenj/OneDrive/Desktop/ECE385_Final_Project/Finalsoc/synthesis/submodules/Finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper.v 
# -- Compiling module Finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper
# 
# Top level modules:
# 	Finalsoc_nios2_gen2_0_cpu_debug_slave_wrapper
# End time: 19:59:24 on Nov 30,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Finalsoc +incdir+C:/Users/shenj/OneDrive/Desktop/ECE385_Final_Project/Finalsoc/synthesis/submodules {C:/Users/shenj/OneDrive/Desktop/ECE385_Final_Project/Finalsoc/synthesis/submodules/Finalsoc_nios2_gen2_0_cpu_test_bench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:59:24 on Nov 30,2021
# vlog -reportprogress 300 -vlog01compat -work Finalsoc "+incdir+C:/Users/shenj/OneDrive/Desktop/ECE385_Final_Project/Finalsoc/synthesis/submodules" C:/Users/shenj/OneDrive/Desktop/ECE385_Final_Project/Finalsoc/synthesis/submodules/Finalsoc_nios2_gen2_0_cpu_test_bench.v 
# -- Compiling module Finalsoc_nios2_gen2_0_cpu_test_bench
# 
# Top level modules:
# 	Finalsoc_nios2_gen2_0_cpu_test_bench
# End time: 19:59:24 on Nov 30,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Finalsoc +incdir+C:/Users/shenj/OneDrive/Desktop/ECE385_Final_Project/Finalsoc/synthesis/submodules {C:/Users/shenj/OneDrive/Desktop/ECE385_Final_Project/Finalsoc/synthesis/submodules/Finalsoc_leds_pio.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:59:24 on Nov 30,2021
# vlog -reportprogress 300 -vlog01compat -work Finalsoc "+incdir+C:/Users/shenj/OneDrive/Desktop/ECE385_Final_Project/Finalsoc/synthesis/submodules" C:/Users/shenj/OneDrive/Desktop/ECE385_Final_Project/Finalsoc/synthesis/submodules/Finalsoc_leds_pio.v 
# -- Compiling module Finalsoc_leds_pio
# 
# Top level modules:
# 	Finalsoc_leds_pio
# End time: 19:59:25 on Nov 30,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Finalsoc +incdir+C:/Users/shenj/OneDrive/Desktop/ECE385_Final_Project/Finalsoc/synthesis/submodules {C:/Users/shenj/OneDrive/Desktop/ECE385_Final_Project/Finalsoc/synthesis/submodules/Finalsoc_keycode.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:59:25 on Nov 30,2021
# vlog -reportprogress 300 -vlog01compat -work Finalsoc "+incdir+C:/Users/shenj/OneDrive/Desktop/ECE385_Final_Project/Finalsoc/synthesis/submodules" C:/Users/shenj/OneDrive/Desktop/ECE385_Final_Project/Finalsoc/synthesis/submodules/Finalsoc_keycode.v 
# -- Compiling module Finalsoc_keycode
# 
# Top level modules:
# 	Finalsoc_keycode
# End time: 19:59:25 on Nov 30,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Finalsoc +incdir+C:/Users/shenj/OneDrive/Desktop/ECE385_Final_Project/Finalsoc/synthesis/submodules {C:/Users/shenj/OneDrive/Desktop/ECE385_Final_Project/Finalsoc/synthesis/submodules/Finalsoc_key.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:59:25 on Nov 30,2021
# vlog -reportprogress 300 -vlog01compat -work Finalsoc "+incdir+C:/Users/shenj/OneDrive/Desktop/ECE385_Final_Project/Finalsoc/synthesis/submodules" C:/Users/shenj/OneDrive/Desktop/ECE385_Final_Project/Finalsoc/synthesis/submodules/Finalsoc_key.v 
# -- Compiling module Finalsoc_key
# 
# Top level modules:
# 	Finalsoc_key
# End time: 19:59:25 on Nov 30,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Finalsoc +incdir+C:/Users/shenj/OneDrive/Desktop/ECE385_Final_Project/Finalsoc/synthesis/submodules {C:/Users/shenj/OneDrive/Desktop/ECE385_Final_Project/Finalsoc/synthesis/submodules/Finalsoc_jtag_uart_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:59:25 on Nov 30,2021
# vlog -reportprogress 300 -vlog01compat -work Finalsoc "+incdir+C:/Users/shenj/OneDrive/Desktop/ECE385_Final_Project/Finalsoc/synthesis/submodules" C:/Users/shenj/OneDrive/Desktop/ECE385_Final_Project/Finalsoc/synthesis/submodules/Finalsoc_jtag_uart_0.v 
# -- Compiling module Finalsoc_jtag_uart_0_sim_scfifo_w
# -- Compiling module Finalsoc_jtag_uart_0_scfifo_w
# -- Compiling module Finalsoc_jtag_uart_0_sim_scfifo_r
# -- Compiling module Finalsoc_jtag_uart_0_scfifo_r
# -- Compiling module Finalsoc_jtag_uart_0
# 
# Top level modules:
# 	Finalsoc_jtag_uart_0
# End time: 19:59:25 on Nov 30,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Finalsoc +incdir+C:/Users/shenj/OneDrive/Desktop/ECE385_Final_Project/Finalsoc/synthesis/submodules {C:/Users/shenj/OneDrive/Desktop/ECE385_Final_Project/Finalsoc/synthesis/submodules/Finalsoc_hex_digits_pio.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:59:25 on Nov 30,2021
# vlog -reportprogress 300 -vlog01compat -work Finalsoc "+incdir+C:/Users/shenj/OneDrive/Desktop/ECE385_Final_Project/Finalsoc/synthesis/submodules" C:/Users/shenj/OneDrive/Desktop/ECE385_Final_Project/Finalsoc/synthesis/submodules/Finalsoc_hex_digits_pio.v 
# -- Compiling module Finalsoc_hex_digits_pio
# 
# Top level modules:
# 	Finalsoc_hex_digits_pio
# End time: 19:59:25 on Nov 30,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/shenj/OneDrive/Desktop/ECE385_Final_Project {C:/Users/shenj/OneDrive/Desktop/ECE385_Final_Project/ram2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:59:25 on Nov 30,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/shenj/OneDrive/Desktop/ECE385_Final_Project" C:/Users/shenj/OneDrive/Desktop/ECE385_Final_Project/ram2.v 
# -- Compiling module ram2
# 
# Top level modules:
# 	ram2
# End time: 19:59:25 on Nov 30,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Finalsoc +incdir+C:/Users/shenj/OneDrive/Desktop/ECE385_Final_Project/Finalsoc/synthesis/submodules {C:/Users/shenj/OneDrive/Desktop/ECE385_Final_Project/Finalsoc/synthesis/submodules/Finalsoc_irq_mapper.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:59:25 on Nov 30,2021
# vlog -reportprogress 300 -sv -work Finalsoc "+incdir+C:/Users/shenj/OneDrive/Desktop/ECE385_Final_Project/Finalsoc/synthesis/submodules" C:/Users/shenj/OneDrive/Desktop/ECE385_Final_Project/Finalsoc/synthesis/submodules/Finalsoc_irq_mapper.sv 
# -- Compiling module Finalsoc_irq_mapper
# 
# Top level modules:
# 	Finalsoc_irq_mapper
# End time: 19:59:25 on Nov 30,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Finalsoc +incdir+C:/Users/shenj/OneDrive/Desktop/ECE385_Final_Project/Finalsoc/synthesis/submodules {C:/Users/shenj/OneDrive/Desktop/ECE385_Final_Project/Finalsoc/synthesis/submodules/Finalsoc_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:59:25 on Nov 30,2021
# vlog -reportprogress 300 -sv -work Finalsoc "+incdir+C:/Users/shenj/OneDrive/Desktop/ECE385_Final_Project/Finalsoc/synthesis/submodules" C:/Users/shenj/OneDrive/Desktop/ECE385_Final_Project/Finalsoc/synthesis/submodules/Finalsoc_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv 
# -- Compiling module Finalsoc_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0
# 
# Top level modules:
# 	Finalsoc_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0
# End time: 19:59:25 on Nov 30,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Finalsoc +incdir+C:/Users/shenj/OneDrive/Desktop/ECE385_Final_Project/Finalsoc/synthesis/submodules {C:/Users/shenj/OneDrive/Desktop/ECE385_Final_Project/Finalsoc/synthesis/submodules/Finalsoc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:59:25 on Nov 30,2021
# vlog -reportprogress 300 -sv -work Finalsoc "+incdir+C:/Users/shenj/OneDrive/Desktop/ECE385_Final_Project/Finalsoc/synthesis/submodules" C:/Users/shenj/OneDrive/Desktop/ECE385_Final_Project/Finalsoc/synthesis/submodules/Finalsoc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 
# -- Compiling module Finalsoc_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# 
# Top level modules:
# 	Finalsoc_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# End time: 19:59:25 on Nov 30,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
