{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1640610538719 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1640610538720 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "bus EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"bus\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1640610538851 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1640610539017 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1640610539017 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1640610539616 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1640610539627 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1640610539878 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1640610539878 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1640610539878 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1640610539878 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1640610539878 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1640610539878 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1640610539878 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1640610539878 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1640610539878 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1640610539878 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "d:/installed_software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/installed_software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/" { { 0 { 0 ""} 0 10252 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1640610539895 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "d:/installed_software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/installed_software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/" { { 0 { 0 ""} 0 10254 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1640610539895 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "d:/installed_software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/installed_software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/" { { 0 { 0 ""} 0 10256 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1640610539895 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "d:/installed_software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/installed_software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/" { { 0 { 0 ""} 0 10258 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1640610539895 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "d:/installed_software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/installed_software/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/" { { 0 { 0 ""} 0 10260 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1640610539895 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1640610539895 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1640610539901 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "bus.sdc " "Synopsys Design Constraints File file not found: 'bus.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1640610545838 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1640610545839 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1640610546035 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1640610546038 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1640610546042 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clock~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1640610547157 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top2:top_module_3\|clk_uart " "Destination node top2:top_module_3\|clk_uart" {  } { { "src/Team1/top2.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/top2.v" 181 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/" { { 0 { 0 ""} 0 265 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640610547157 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top2:top_module_2\|clk_uart " "Destination node top2:top_module_2\|clk_uart" {  } { { "src/Team1/top2.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/top2.v" 181 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/" { { 0 { 0 ""} 0 302 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640610547157 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top2:top_module_1\|clk_uart " "Destination node top2:top_module_1\|clk_uart" {  } { { "src/Team1/top2.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/top2.v" 181 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/" { { 0 { 0 ""} 0 847 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640610547157 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1640610547157 ""}  } { { "tops_combined.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/tops_combined.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/" { { 0 { 0 ""} 0 10226 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1640610547157 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "top2:top_module_1\|clk_uart  " "Automatically promoted node top2:top_module_1\|clk_uart " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1640610547158 ""}  } { { "src/Team1/top2.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/top2.v" 181 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/" { { 0 { 0 ""} 0 847 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1640610547158 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "top2:top_module_2\|clk_uart  " "Automatically promoted node top2:top_module_2\|clk_uart " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1640610547158 ""}  } { { "src/Team1/top2.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/top2.v" 181 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/" { { 0 { 0 ""} 0 302 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1640610547158 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "top2:top_module_3\|clk_uart  " "Automatically promoted node top2:top_module_3\|clk_uart " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1640610547158 ""}  } { { "src/Team1/top2.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/top2.v" 181 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/" { { 0 { 0 ""} 0 265 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1640610547158 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "top2:top_module_1\|scaledclock:CLK_DIV\|clk  " "Automatically promoted node top2:top_module_1\|scaledclock:CLK_DIV\|clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1640610547158 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top2:top_module_1\|scaledclock:CLK_DIV\|clk~0 " "Destination node top2:top_module_1\|scaledclock:CLK_DIV\|clk~0" {  } { { "src/Team1/scaledclock.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/scaledclock.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/" { { 0 { 0 ""} 0 4358 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640610547158 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "scaled_clk1~output " "Destination node scaled_clk1~output" {  } { { "tops_combined.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/tops_combined.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/" { { 0 { 0 ""} 0 10167 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640610547158 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1640610547158 ""}  } { { "src/Team1/scaledclock.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/scaledclock.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/" { { 0 { 0 ""} 0 846 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1640610547158 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "top2:top_module_2\|scaledclock:CLK_DIV\|clk  " "Automatically promoted node top2:top_module_2\|scaledclock:CLK_DIV\|clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1640610547159 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top2:top_module_2\|scaledclock:CLK_DIV\|clk~0 " "Destination node top2:top_module_2\|scaledclock:CLK_DIV\|clk~0" {  } { { "src/Team1/scaledclock.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/scaledclock.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/" { { 0 { 0 ""} 0 4368 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640610547159 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "scaled_clk2~output " "Destination node scaled_clk2~output" {  } { { "tops_combined.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/tops_combined.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/" { { 0 { 0 ""} 0 10168 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640610547159 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1640610547159 ""}  } { { "src/Team1/scaledclock.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/scaledclock.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/" { { 0 { 0 ""} 0 301 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1640610547159 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "top2:top_module_3\|scaledclock:CLK_DIV\|clk  " "Automatically promoted node top2:top_module_3\|scaledclock:CLK_DIV\|clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1640610547160 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top2:top_module_3\|scaledclock:CLK_DIV\|clk~0 " "Destination node top2:top_module_3\|scaledclock:CLK_DIV\|clk~0" {  } { { "src/Team1/scaledclock.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/scaledclock.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/" { { 0 { 0 ""} 0 4378 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640610547160 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "scaled_clk3~output " "Destination node scaled_clk3~output" {  } { { "tops_combined.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/tops_combined.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/" { { 0 { 0 ""} 0 10169 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640610547160 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1640610547160 ""}  } { { "src/Team1/scaledclock.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/scaledclock.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/" { { 0 { 0 ""} 0 264 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1640610547160 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst1  " "Automatically promoted node rst1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1640610547160 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top2:top_module_1\|increment_module:INCREMENT\|slave_port:SLAVE_PORT\|slave_in_port:SLAVE_IN_PORT\|rx_done " "Destination node top2:top_module_1\|increment_module:INCREMENT\|slave_port:SLAVE_PORT\|slave_in_port:SLAVE_IN_PORT\|rx_done" {  } { { "src/Team1/slave_in_port.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/slave_in_port.v" 28 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/" { { 0 { 0 ""} 0 3208 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640610547160 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top2:top_module_1\|increment_module:INCREMENT\|slave_port:SLAVE_PORT\|slave_in_port:SLAVE_IN_PORT\|data\[0\]~0 " "Destination node top2:top_module_1\|increment_module:INCREMENT\|slave_port:SLAVE_PORT\|slave_in_port:SLAVE_IN_PORT\|data\[0\]~0" {  } { { "src/Team1/slave_in_port.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/slave_in_port.v" 212 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/" { { 0 { 0 ""} 0 4763 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640610547160 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top2:top_module_1\|increment_module:INCREMENT\|slave_port:SLAVE_PORT\|slave_out_port:SLAVE_OUT_PORT\|data_idle " "Destination node top2:top_module_1\|increment_module:INCREMENT\|slave_port:SLAVE_PORT\|slave_out_port:SLAVE_OUT_PORT\|data_idle" {  } { { "src/Team1/slave_out_port.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/slave_out_port.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/" { { 0 { 0 ""} 0 3199 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640610547160 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top2:top_module_1\|bridge_module:OUTPUT_BRIDGE\|slave_port:SLAVE_PORT\|slave_out_port:SLAVE_OUT_PORT\|data_idle " "Destination node top2:top_module_1\|bridge_module:OUTPUT_BRIDGE\|slave_port:SLAVE_PORT\|slave_out_port:SLAVE_OUT_PORT\|data_idle" {  } { { "src/Team1/slave_out_port.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/slave_out_port.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/" { { 0 { 0 ""} 0 3386 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640610547160 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top2:top_module_1\|Bus_interconnect:BUS\|Bus_Arbiter:Bus_Arbiter1\|previous_slave_sel\[0\]~0 " "Destination node top2:top_module_1\|Bus_interconnect:BUS\|Bus_Arbiter:Bus_Arbiter1\|previous_slave_sel\[0\]~0" {  } { { "src/Team1/Bus_Arbiter.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/Bus_Arbiter.v" 127 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/" { { 0 { 0 ""} 0 6309 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640610547160 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top2:top_module_1\|bridge_module:OUTPUT_BRIDGE\|slave_port:SLAVE_PORT\|slave_out_port:SLAVE_OUT_PORT\|slave_tx_done " "Destination node top2:top_module_1\|bridge_module:OUTPUT_BRIDGE\|slave_port:SLAVE_PORT\|slave_out_port:SLAVE_OUT_PORT\|slave_tx_done" {  } { { "src/Team1/slave_out_port.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/slave_out_port.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/" { { 0 { 0 ""} 0 3368 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640610547160 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top2:top_module_1\|increment_module:INCREMENT\|slave_port:SLAVE_PORT\|slave_out_port:SLAVE_OUT_PORT\|slave_tx_done " "Destination node top2:top_module_1\|increment_module:INCREMENT\|slave_port:SLAVE_PORT\|slave_out_port:SLAVE_OUT_PORT\|slave_tx_done" {  } { { "src/Team1/slave_out_port.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/slave_out_port.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/" { { 0 { 0 ""} 0 3181 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640610547160 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top2:top_module_1\|increment_module:INCREMENT\|slave_port:SLAVE_PORT\|slave_out_port:SLAVE_OUT_PORT\|data_counter\[2\] " "Destination node top2:top_module_1\|increment_module:INCREMENT\|slave_port:SLAVE_PORT\|slave_out_port:SLAVE_OUT_PORT\|data_counter\[2\]" {  } { { "src/Team1/slave_out_port.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/slave_out_port.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/" { { 0 { 0 ""} 0 3196 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640610547160 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top2:top_module_1\|increment_module:INCREMENT\|slave_port:SLAVE_PORT\|slave_out_port:SLAVE_OUT_PORT\|data_counter\[1\] " "Destination node top2:top_module_1\|increment_module:INCREMENT\|slave_port:SLAVE_PORT\|slave_out_port:SLAVE_OUT_PORT\|data_counter\[1\]" {  } { { "src/Team1/slave_out_port.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/slave_out_port.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/" { { 0 { 0 ""} 0 3197 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640610547160 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top2:top_module_1\|increment_module:INCREMENT\|slave_port:SLAVE_PORT\|slave_out_port:SLAVE_OUT_PORT\|data_counter\[0\] " "Destination node top2:top_module_1\|increment_module:INCREMENT\|slave_port:SLAVE_PORT\|slave_out_port:SLAVE_OUT_PORT\|data_counter\[0\]" {  } { { "src/Team1/slave_out_port.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/slave_out_port.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/" { { 0 { 0 ""} 0 3198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640610547160 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1640610547160 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1640610547160 ""}  } { { "tops_combined.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/tops_combined.v" 72 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/" { { 0 { 0 ""} 0 849 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1640610547160 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst2  " "Automatically promoted node rst2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1640610547162 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top2:top_module_2\|increment_module:INCREMENT\|slave_port:SLAVE_PORT\|slave_in_port:SLAVE_IN_PORT\|rx_done " "Destination node top2:top_module_2\|increment_module:INCREMENT\|slave_port:SLAVE_PORT\|slave_in_port:SLAVE_IN_PORT\|rx_done" {  } { { "src/Team1/slave_in_port.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/slave_in_port.v" 28 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/" { { 0 { 0 ""} 0 2224 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640610547162 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top2:top_module_2\|increment_module:INCREMENT\|slave_port:SLAVE_PORT\|slave_in_port:SLAVE_IN_PORT\|data\[0\]~0 " "Destination node top2:top_module_2\|increment_module:INCREMENT\|slave_port:SLAVE_PORT\|slave_in_port:SLAVE_IN_PORT\|data\[0\]~0" {  } { { "src/Team1/slave_in_port.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/slave_in_port.v" 212 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/" { { 0 { 0 ""} 0 4715 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640610547162 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top2:top_module_2\|increment_module:INCREMENT\|slave_port:SLAVE_PORT\|slave_out_port:SLAVE_OUT_PORT\|data_idle " "Destination node top2:top_module_2\|increment_module:INCREMENT\|slave_port:SLAVE_PORT\|slave_out_port:SLAVE_OUT_PORT\|data_idle" {  } { { "src/Team1/slave_out_port.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/slave_out_port.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/" { { 0 { 0 ""} 0 2215 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640610547162 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top2:top_module_2\|bridge_module:OUTPUT_BRIDGE\|slave_port:SLAVE_PORT\|slave_out_port:SLAVE_OUT_PORT\|data_idle " "Destination node top2:top_module_2\|bridge_module:OUTPUT_BRIDGE\|slave_port:SLAVE_PORT\|slave_out_port:SLAVE_OUT_PORT\|data_idle" {  } { { "src/Team1/slave_out_port.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/slave_out_port.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/" { { 0 { 0 ""} 0 2402 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640610547162 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top2:top_module_2\|Bus_interconnect:BUS\|Bus_Arbiter:Bus_Arbiter1\|previous_slave_sel\[0\]~0 " "Destination node top2:top_module_2\|Bus_interconnect:BUS\|Bus_Arbiter:Bus_Arbiter1\|previous_slave_sel\[0\]~0" {  } { { "src/Team1/Bus_Arbiter.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/Bus_Arbiter.v" 127 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/" { { 0 { 0 ""} 0 5862 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640610547162 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top2:top_module_2\|bridge_module:OUTPUT_BRIDGE\|slave_port:SLAVE_PORT\|slave_out_port:SLAVE_OUT_PORT\|slave_tx_done " "Destination node top2:top_module_2\|bridge_module:OUTPUT_BRIDGE\|slave_port:SLAVE_PORT\|slave_out_port:SLAVE_OUT_PORT\|slave_tx_done" {  } { { "src/Team1/slave_out_port.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/slave_out_port.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/" { { 0 { 0 ""} 0 2384 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640610547162 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top2:top_module_2\|increment_module:INCREMENT\|slave_port:SLAVE_PORT\|slave_out_port:SLAVE_OUT_PORT\|slave_tx_done " "Destination node top2:top_module_2\|increment_module:INCREMENT\|slave_port:SLAVE_PORT\|slave_out_port:SLAVE_OUT_PORT\|slave_tx_done" {  } { { "src/Team1/slave_out_port.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/slave_out_port.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/" { { 0 { 0 ""} 0 2197 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640610547162 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top2:top_module_2\|increment_module:INCREMENT\|slave_port:SLAVE_PORT\|slave_out_port:SLAVE_OUT_PORT\|data_counter\[2\] " "Destination node top2:top_module_2\|increment_module:INCREMENT\|slave_port:SLAVE_PORT\|slave_out_port:SLAVE_OUT_PORT\|data_counter\[2\]" {  } { { "src/Team1/slave_out_port.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/slave_out_port.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/" { { 0 { 0 ""} 0 2212 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640610547162 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top2:top_module_2\|increment_module:INCREMENT\|slave_port:SLAVE_PORT\|slave_out_port:SLAVE_OUT_PORT\|data_counter\[1\] " "Destination node top2:top_module_2\|increment_module:INCREMENT\|slave_port:SLAVE_PORT\|slave_out_port:SLAVE_OUT_PORT\|data_counter\[1\]" {  } { { "src/Team1/slave_out_port.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/slave_out_port.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/" { { 0 { 0 ""} 0 2213 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640610547162 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top2:top_module_2\|increment_module:INCREMENT\|slave_port:SLAVE_PORT\|slave_out_port:SLAVE_OUT_PORT\|data_counter\[0\] " "Destination node top2:top_module_2\|increment_module:INCREMENT\|slave_port:SLAVE_PORT\|slave_out_port:SLAVE_OUT_PORT\|data_counter\[0\]" {  } { { "src/Team1/slave_out_port.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/slave_out_port.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/" { { 0 { 0 ""} 0 2214 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640610547162 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1640610547162 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1640610547162 ""}  } { { "tops_combined.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/tops_combined.v" 72 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/" { { 0 { 0 ""} 0 850 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1640610547162 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst3  " "Automatically promoted node rst3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1640610547164 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top2:top_module_3\|increment_module:INCREMENT\|slave_port:SLAVE_PORT\|slave_in_port:SLAVE_IN_PORT\|rx_done " "Destination node top2:top_module_3\|increment_module:INCREMENT\|slave_port:SLAVE_PORT\|slave_in_port:SLAVE_IN_PORT\|rx_done" {  } { { "src/Team1/slave_in_port.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/slave_in_port.v" 28 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/" { { 0 { 0 ""} 0 1127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640610547164 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top2:top_module_3\|increment_module:INCREMENT\|slave_port:SLAVE_PORT\|slave_in_port:SLAVE_IN_PORT\|data\[0\]~0 " "Destination node top2:top_module_3\|increment_module:INCREMENT\|slave_port:SLAVE_PORT\|slave_in_port:SLAVE_IN_PORT\|data\[0\]~0" {  } { { "src/Team1/slave_in_port.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/slave_in_port.v" 212 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/" { { 0 { 0 ""} 0 4667 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640610547164 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top2:top_module_3\|increment_module:INCREMENT\|slave_port:SLAVE_PORT\|slave_out_port:SLAVE_OUT_PORT\|data_idle " "Destination node top2:top_module_3\|increment_module:INCREMENT\|slave_port:SLAVE_PORT\|slave_out_port:SLAVE_OUT_PORT\|data_idle" {  } { { "src/Team1/slave_out_port.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/slave_out_port.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/" { { 0 { 0 ""} 0 1118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640610547164 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top2:top_module_3\|bridge_module:OUTPUT_BRIDGE\|slave_port:SLAVE_PORT\|slave_out_port:SLAVE_OUT_PORT\|data_idle " "Destination node top2:top_module_3\|bridge_module:OUTPUT_BRIDGE\|slave_port:SLAVE_PORT\|slave_out_port:SLAVE_OUT_PORT\|data_idle" {  } { { "src/Team1/slave_out_port.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/slave_out_port.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/" { { 0 { 0 ""} 0 1305 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640610547164 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top2:top_module_3\|Bus_interconnect:BUS\|Bus_Arbiter:Bus_Arbiter1\|previous_slave_sel\[0\]~0 " "Destination node top2:top_module_3\|Bus_interconnect:BUS\|Bus_Arbiter:Bus_Arbiter1\|previous_slave_sel\[0\]~0" {  } { { "src/Team1/Bus_Arbiter.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/Bus_Arbiter.v" 127 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/" { { 0 { 0 ""} 0 5426 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640610547164 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top2:top_module_3\|bridge_module:OUTPUT_BRIDGE\|slave_port:SLAVE_PORT\|slave_out_port:SLAVE_OUT_PORT\|slave_tx_done " "Destination node top2:top_module_3\|bridge_module:OUTPUT_BRIDGE\|slave_port:SLAVE_PORT\|slave_out_port:SLAVE_OUT_PORT\|slave_tx_done" {  } { { "src/Team1/slave_out_port.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/slave_out_port.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/" { { 0 { 0 ""} 0 1287 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640610547164 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top2:top_module_3\|increment_module:INCREMENT\|slave_port:SLAVE_PORT\|slave_out_port:SLAVE_OUT_PORT\|slave_tx_done " "Destination node top2:top_module_3\|increment_module:INCREMENT\|slave_port:SLAVE_PORT\|slave_out_port:SLAVE_OUT_PORT\|slave_tx_done" {  } { { "src/Team1/slave_out_port.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/slave_out_port.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/" { { 0 { 0 ""} 0 1100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640610547164 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top2:top_module_3\|increment_module:INCREMENT\|slave_port:SLAVE_PORT\|slave_out_port:SLAVE_OUT_PORT\|data_counter\[2\] " "Destination node top2:top_module_3\|increment_module:INCREMENT\|slave_port:SLAVE_PORT\|slave_out_port:SLAVE_OUT_PORT\|data_counter\[2\]" {  } { { "src/Team1/slave_out_port.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/slave_out_port.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/" { { 0 { 0 ""} 0 1115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640610547164 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top2:top_module_3\|increment_module:INCREMENT\|slave_port:SLAVE_PORT\|slave_out_port:SLAVE_OUT_PORT\|data_counter\[1\] " "Destination node top2:top_module_3\|increment_module:INCREMENT\|slave_port:SLAVE_PORT\|slave_out_port:SLAVE_OUT_PORT\|data_counter\[1\]" {  } { { "src/Team1/slave_out_port.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/slave_out_port.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/" { { 0 { 0 ""} 0 1116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640610547164 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top2:top_module_3\|increment_module:INCREMENT\|slave_port:SLAVE_PORT\|slave_out_port:SLAVE_OUT_PORT\|data_counter\[0\] " "Destination node top2:top_module_3\|increment_module:INCREMENT\|slave_port:SLAVE_PORT\|slave_out_port:SLAVE_OUT_PORT\|data_counter\[0\]" {  } { { "src/Team1/slave_out_port.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/src/Team1/slave_out_port.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/" { { 0 { 0 ""} 0 1117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640610547164 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1640610547164 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1640610547164 ""}  } { { "tops_combined.v" "" { Text "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/tops_combined.v" 72 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/" { { 0 { 0 ""} 0 851 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1640610547164 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1640610548870 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1640610548891 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1640610548893 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1640610548923 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1640610548972 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1640610549007 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1640610549007 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1640610549019 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1640610549025 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1640610549047 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1640610549047 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_BLON " "Node \"LCD_BLON\" is assigned to location or region, but does not exist in design" {  } { { "d:/installed_software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/installed_software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_BLON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1640610551494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[0\] " "Node \"LCD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/installed_software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/installed_software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1640610551494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[1\] " "Node \"LCD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/installed_software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/installed_software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1640610551494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[2\] " "Node \"LCD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/installed_software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/installed_software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1640610551494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[3\] " "Node \"LCD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/installed_software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/installed_software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1640610551494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[4\] " "Node \"LCD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/installed_software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/installed_software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1640610551494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[5\] " "Node \"LCD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/installed_software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/installed_software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1640610551494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[6\] " "Node \"LCD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/installed_software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/installed_software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1640610551494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[7\] " "Node \"LCD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/installed_software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/installed_software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1640610551494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_EN " "Node \"LCD_EN\" is assigned to location or region, but does not exist in design" {  } { { "d:/installed_software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/installed_software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1640610551494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_ON " "Node \"LCD_ON\" is assigned to location or region, but does not exist in design" {  } { { "d:/installed_software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/installed_software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_ON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1640610551494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RS " "Node \"LCD_RS\" is assigned to location or region, but does not exist in design" {  } { { "d:/installed_software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/installed_software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_RS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1640610551494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RW " "Node \"LCD_RW\" is assigned to location or region, but does not exist in design" {  } { { "d:/installed_software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/installed_software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_RW" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1640610551494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "bi_uart_tx1 " "Node \"bi_uart_tx1\" is assigned to location or region, but does not exist in design" {  } { { "d:/installed_software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/installed_software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "bi_uart_tx1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1640610551494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "bi_uart_tx2 " "Node \"bi_uart_tx2\" is assigned to location or region, but does not exist in design" {  } { { "d:/installed_software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/installed_software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "bi_uart_tx2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1640610551494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "bi_uart_tx3 " "Node \"bi_uart_tx3\" is assigned to location or region, but does not exist in design" {  } { { "d:/installed_software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/installed_software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "bi_uart_tx3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1640610551494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "bo_uart_tx1 " "Node \"bo_uart_tx1\" is assigned to location or region, but does not exist in design" {  } { { "d:/installed_software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/installed_software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "bo_uart_tx1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1640610551494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "bo_uart_tx2 " "Node \"bo_uart_tx2\" is assigned to location or region, but does not exist in design" {  } { { "d:/installed_software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/installed_software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "bo_uart_tx2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1640610551494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "bo_uart_tx3 " "Node \"bo_uart_tx3\" is assigned to location or region, but does not exist in design" {  } { { "d:/installed_software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/installed_software/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "bo_uart_tx3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1640610551494 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1640610551494 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:12 " "Fitter preparation operations ending: elapsed time is 00:00:12" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1640610551497 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1640610551524 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1640610557367 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1640610560758 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1640610560979 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1640610581878 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:21 " "Fitter placement operations ending: elapsed time is 00:00:21" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1640610581878 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1640610583583 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "8 X69_Y24 X80_Y36 " "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X69_Y24 to location X80_Y36" {  } { { "loc" "" { Generic "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/" { { 1 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X69_Y24 to location X80_Y36"} { { 12 { 0 ""} 69 24 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1640610597025 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1640610597025 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1640610605830 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1640610605830 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:15 " "Fitter routing operations ending: elapsed time is 00:00:15" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1640610605845 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 9.45 " "Total time spent on timing analysis during the Fitter is 9.45 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1640610606399 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1640610606505 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1640610608015 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1640610608021 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1640610609441 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1640610611875 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1640610614950 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/output_files/bus.fit.smsg " "Generated suppressed messages file D:/Academics/ADS/Project/Bus_project/System_BUS_Design/3. Quartus Projects/combined_bus/output_files/bus.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1640610615891 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 25 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5790 " "Peak virtual memory: 5790 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1640610618244 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 27 18:40:18 2021 " "Processing ended: Mon Dec 27 18:40:18 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1640610618244 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:21 " "Elapsed time: 00:01:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1640610618244 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:13 " "Total CPU time (on all processors): 00:02:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1640610618244 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1640610618244 ""}
