#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 1;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x144f05020 .scope module, "main" "main" 2 4;
 .timescale 0 -1;
L_0x600002668930 .functor XOR 1, v0x600003f68360_0, v0x600003f68630_0, C4<0>, C4<0>;
L_0x6000026689a0 .functor XOR 1, L_0x600002668930, v0x600003f68900_0, C4<0>, C4<0>;
L_0x600002668a10 .functor XOR 1, v0x600003f682d0_0, v0x600003f685a0_0, C4<0>, C4<0>;
L_0x600002668a80 .functor XOR 1, L_0x600002668a10, v0x600003f68870_0, C4<0>, C4<0>;
L_0x600002668af0 .functor XOR 1, v0x600003f68900_0, v0x600003f685a0_0, C4<0>, C4<0>;
L_0x600002668b60 .functor AND 1, v0x600003f68000_0, L_0x600002668af0, C4<1>, C4<1>;
L_0x600002668bd0 .functor XOR 1, v0x600003f68870_0, v0x600003f685a0_0, C4<0>, C4<0>;
L_0x600002668c40 .functor AND 1, v0x600003f68000_0, L_0x600002668bd0, C4<1>, C4<1>;
L_0x600002668cb0 .functor AND 1, v0x600003f68900_0, v0x600003f682d0_0, C4<1>, C4<1>;
L_0x600002668d20 .functor AND 1, L_0x600002668cb0, v0x600003f68090_0, C4<1>, C4<1>;
L_0x600002668d90 .functor AND 1, v0x600003f68870_0, v0x600003f682d0_0, C4<1>, C4<1>;
L_0x600002668e00 .functor AND 1, L_0x600002668d90, v0x600003f68090_0, C4<1>, C4<1>;
L_0x600002668e70 .functor AND 1, v0x600003f685a0_0, v0x600003f68360_0, C4<1>, C4<1>;
L_0x600002668f50 .functor AND 1, L_0x600002668e70, v0x600003f68090_0, C4<1>, C4<1>;
L_0x600002668fc0 .functor AND 1, v0x600003f68630_0, v0x600003f68360_0, C4<1>, C4<1>;
L_0x600002668ee0 .functor AND 1, L_0x600002668fc0, v0x600003f68090_0, C4<1>, C4<1>;
v0x600003f68b40_0 .net *"_ivl_0", 0 0, L_0x600002668930;  1 drivers
v0x600003f68bd0_0 .net *"_ivl_12", 0 0, L_0x600002668bd0;  1 drivers
v0x600003f68c60_0 .net *"_ivl_16", 0 0, L_0x600002668cb0;  1 drivers
v0x600003f68cf0_0 .net *"_ivl_20", 0 0, L_0x600002668d90;  1 drivers
v0x600003f68d80_0 .net *"_ivl_24", 0 0, L_0x600002668e70;  1 drivers
v0x600003f68e10_0 .net *"_ivl_28", 0 0, L_0x600002668fc0;  1 drivers
v0x600003f68ea0_0 .net *"_ivl_4", 0 0, L_0x600002668a10;  1 drivers
v0x600003f68f30_0 .net *"_ivl_8", 0 0, L_0x600002668af0;  1 drivers
v0x600003f68fc0_0 .var "clk", 0 0;
v0x600003f69050_0 .net "q0", 0 0, v0x600003f68000_0;  1 drivers
v0x600003f690e0_0 .net "q0bar", 0 0, v0x600003f68090_0;  1 drivers
v0x600003f69170_0 .net "q1", 0 0, v0x600003f682d0_0;  1 drivers
v0x600003f69200_0 .net "q1bar", 0 0, v0x600003f68360_0;  1 drivers
v0x600003f69290_0 .net "q2", 0 0, v0x600003f685a0_0;  1 drivers
v0x600003f69320_0 .net "q2bar", 0 0, v0x600003f68630_0;  1 drivers
v0x600003f693b0_0 .net "q3", 0 0, v0x600003f68870_0;  1 drivers
v0x600003f69440_0 .net "q3bar", 0 0, v0x600003f68900_0;  1 drivers
S_0x144f05190 .scope module, "ff0" "SRFlipFlop" 2 10, 3 1 0, S_0x144f05020;
 .timescale 0 -1;
    .port_info 0 /INPUT 1 "S";
    .port_info 1 /INPUT 1 "R";
    .port_info 2 /INPUT 1 "clock";
    .port_info 3 /OUTPUT 1 "Q";
    .port_info 4 /OUTPUT 1 "Qbar";
v0x600003f68000_0 .var "Q", 0 0;
v0x600003f68090_0 .var "Qbar", 0 0;
v0x600003f68120_0 .net "R", 0 0, L_0x600002668a80;  1 drivers
v0x600003f681b0_0 .net "S", 0 0, L_0x6000026689a0;  1 drivers
v0x600003f68240_0 .net "clock", 0 0, v0x600003f68fc0_0;  1 drivers
E_0x600000368c60 .event posedge, v0x600003f68240_0;
S_0x144f043c0 .scope module, "ff1" "SRFlipFlop" 2 11, 3 1 0, S_0x144f05020;
 .timescale 0 -1;
    .port_info 0 /INPUT 1 "S";
    .port_info 1 /INPUT 1 "R";
    .port_info 2 /INPUT 1 "clock";
    .port_info 3 /OUTPUT 1 "Q";
    .port_info 4 /OUTPUT 1 "Qbar";
v0x600003f682d0_0 .var "Q", 0 0;
v0x600003f68360_0 .var "Qbar", 0 0;
v0x600003f683f0_0 .net "R", 0 0, L_0x600002668c40;  1 drivers
v0x600003f68480_0 .net "S", 0 0, L_0x600002668b60;  1 drivers
v0x600003f68510_0 .net "clock", 0 0, v0x600003f68fc0_0;  alias, 1 drivers
S_0x144f04530 .scope module, "ff2" "SRFlipFlop" 2 12, 3 1 0, S_0x144f05020;
 .timescale 0 -1;
    .port_info 0 /INPUT 1 "S";
    .port_info 1 /INPUT 1 "R";
    .port_info 2 /INPUT 1 "clock";
    .port_info 3 /OUTPUT 1 "Q";
    .port_info 4 /OUTPUT 1 "Qbar";
v0x600003f685a0_0 .var "Q", 0 0;
v0x600003f68630_0 .var "Qbar", 0 0;
v0x600003f686c0_0 .net "R", 0 0, L_0x600002668e00;  1 drivers
v0x600003f68750_0 .net "S", 0 0, L_0x600002668d20;  1 drivers
v0x600003f687e0_0 .net "clock", 0 0, v0x600003f68fc0_0;  alias, 1 drivers
S_0x144f05720 .scope module, "ff3" "SRFlipFlop" 2 13, 3 1 0, S_0x144f05020;
 .timescale 0 -1;
    .port_info 0 /INPUT 1 "S";
    .port_info 1 /INPUT 1 "R";
    .port_info 2 /INPUT 1 "clock";
    .port_info 3 /OUTPUT 1 "Q";
    .port_info 4 /OUTPUT 1 "Qbar";
v0x600003f68870_0 .var "Q", 0 0;
v0x600003f68900_0 .var "Qbar", 0 0;
v0x600003f68990_0 .net "R", 0 0, L_0x600002668ee0;  1 drivers
v0x600003f68a20_0 .net "S", 0 0, L_0x600002668f50;  1 drivers
v0x600003f68ab0_0 .net "clock", 0 0, v0x600003f68fc0_0;  alias, 1 drivers
    .scope S_0x144f05190;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003f68000_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003f68090_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x144f05190;
T_1 ;
    %wait E_0x600000368c60;
    %load/vec4 v0x600003f681b0_0;
    %load/vec4 v0x600003f68120_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003f68000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003f68090_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x600003f681b0_0;
    %inv;
    %load/vec4 v0x600003f68120_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003f68000_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003f68090_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x600003f681b0_0;
    %inv;
    %load/vec4 v0x600003f68120_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x600003f68000_0;
    %assign/vec4 v0x600003f68000_0, 0;
    %load/vec4 v0x600003f68090_0;
    %assign/vec4 v0x600003f68090_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0x600003f681b0_0;
    %load/vec4 v0x600003f68120_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x600003f68000_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x600003f68090_0, 0;
T_1.6 ;
T_1.5 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x144f043c0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003f682d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003f68360_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x144f043c0;
T_3 ;
    %wait E_0x600000368c60;
    %load/vec4 v0x600003f68480_0;
    %load/vec4 v0x600003f683f0_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003f682d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003f68360_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x600003f68480_0;
    %inv;
    %load/vec4 v0x600003f683f0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003f682d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003f68360_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x600003f68480_0;
    %inv;
    %load/vec4 v0x600003f683f0_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0x600003f682d0_0;
    %assign/vec4 v0x600003f682d0_0, 0;
    %load/vec4 v0x600003f68360_0;
    %assign/vec4 v0x600003f68360_0, 0;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0x600003f68480_0;
    %load/vec4 v0x600003f683f0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x600003f682d0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x600003f68360_0, 0;
T_3.6 ;
T_3.5 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x144f04530;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003f685a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003f68630_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0x144f04530;
T_5 ;
    %wait E_0x600000368c60;
    %load/vec4 v0x600003f68750_0;
    %load/vec4 v0x600003f686c0_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003f685a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003f68630_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x600003f68750_0;
    %inv;
    %load/vec4 v0x600003f686c0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003f685a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003f68630_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x600003f68750_0;
    %inv;
    %load/vec4 v0x600003f686c0_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x600003f685a0_0;
    %assign/vec4 v0x600003f685a0_0, 0;
    %load/vec4 v0x600003f68630_0;
    %assign/vec4 v0x600003f68630_0, 0;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x600003f68750_0;
    %load/vec4 v0x600003f686c0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.6, 8;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x600003f685a0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x600003f68630_0, 0;
T_5.6 ;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x144f05720;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003f68870_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003f68900_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0x144f05720;
T_7 ;
    %wait E_0x600000368c60;
    %load/vec4 v0x600003f68a20_0;
    %load/vec4 v0x600003f68990_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003f68870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003f68900_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x600003f68a20_0;
    %inv;
    %load/vec4 v0x600003f68990_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003f68870_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003f68900_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x600003f68a20_0;
    %inv;
    %load/vec4 v0x600003f68990_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x600003f68870_0;
    %assign/vec4 v0x600003f68870_0, 0;
    %load/vec4 v0x600003f68900_0;
    %assign/vec4 v0x600003f68900_0, 0;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0x600003f68a20_0;
    %load/vec4 v0x600003f68990_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.6, 8;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x600003f68870_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x600003f68900_0, 0;
T_7.6 ;
T_7.5 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x144f05020;
T_8 ;
    %vpi_call 2 17 "$monitor", "CLK=%b,q3=%b,q2=%b,q1=%b,q0=%b", v0x600003f68fc0_0, v0x600003f693b0_0, v0x600003f69290_0, v0x600003f69170_0, v0x600003f69050_0 {0 0 0};
    %vpi_call 2 18 "$dumpfile", "design.vcd" {0 0 0};
    %vpi_call 2 19 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x144f05020 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003f68fc0_0, 0, 1;
    %delay 1600, 0;
    %vpi_call 2 22 "$finish" {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x144f05020;
T_9 ;
    %delay 50, 0;
    %load/vec4 v0x600003f68fc0_0;
    %inv;
    %store/vec4 v0x600003f68fc0_0, 0, 1;
    %jmp T_9;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "main.v";
    "./design.v";
