Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sat Apr 20 19:12:16 2024
| Host         : LAPTOP-CTGPC8H5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file binarytoexcess3code_timing_summary_routed.rpt -pb binarytoexcess3code_timing_summary_routed.pb -rpx binarytoexcess3code_timing_summary_routed.rpx -warn_on_violation
| Design       : binarytoexcess3code
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    4          inf        0.000                      0                    4           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 a[3]
                            (input port)
  Destination:            y[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.985ns  (logic 3.894ns (55.739%)  route 3.092ns (44.261%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  a[3] (IN)
                         net (fo=0)                   0.000     0.000    a[3]
    U16                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  a_IBUF[3]_inst/O
                         net (fo=4, routed)           1.371     2.306    a_IBUF[3]
    SLICE_X0Y3           LUT4 (Prop_lut4_I0_O)        0.152     2.458 r  y_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.721     4.179    y_OBUF[3]
    W15                  OBUF (Prop_obuf_I_O)         2.807     6.985 r  y_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.985    y[3]
    W15                                                               r  y[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[3]
                            (input port)
  Destination:            y[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.964ns  (logic 3.896ns (55.949%)  route 3.068ns (44.051%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 f  a[3] (IN)
                         net (fo=0)                   0.000     0.000    a[3]
    U16                  IBUF (Prop_ibuf_I_O)         0.935     0.935 f  a_IBUF[3]_inst/O
                         net (fo=4, routed)           1.368     2.303    a_IBUF[3]
    SLICE_X0Y3           LUT4 (Prop_lut4_I2_O)        0.152     2.455 r  y_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.700     4.155    y_OBUF[0]
    U15                  OBUF (Prop_obuf_I_O)         2.809     6.964 r  y_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.964    y[0]
    U15                                                               r  y[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[3]
                            (input port)
  Destination:            y[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.861ns  (logic 3.666ns (53.428%)  route 3.195ns (46.572%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 f  a[3] (IN)
                         net (fo=0)                   0.000     0.000    a[3]
    U16                  IBUF (Prop_ibuf_I_O)         0.935     0.935 f  a_IBUF[3]_inst/O
                         net (fo=4, routed)           1.371     2.306    a_IBUF[3]
    SLICE_X0Y3           LUT4 (Prop_lut4_I0_O)        0.124     2.430 r  y_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.825     4.254    y_OBUF[2]
    W13                  OBUF (Prop_obuf_I_O)         2.607     6.861 r  y_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.861    y[2]
    W13                                                               r  y[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[3]
                            (input port)
  Destination:            y[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.696ns  (logic 3.657ns (54.611%)  route 3.039ns (45.389%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 f  a[3] (IN)
                         net (fo=0)                   0.000     0.000    a[3]
    U16                  IBUF (Prop_ibuf_I_O)         0.935     0.935 f  a_IBUF[3]_inst/O
                         net (fo=4, routed)           1.368     2.303    a_IBUF[3]
    SLICE_X0Y3           LUT4 (Prop_lut4_I1_O)        0.124     2.427 r  y_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.671     4.098    y_OBUF[1]
    W14                  OBUF (Prop_obuf_I_O)         2.598     6.696 r  y_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.696    y[1]
    W14                                                               r  y[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            y[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.086ns  (logic 1.325ns (63.526%)  route 0.761ns (36.474%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    U14                  IBUF (Prop_ibuf_I_O)         0.165     0.165 r  a_IBUF[0]_inst/O
                         net (fo=4, routed)           0.419     0.584    a_IBUF[0]
    SLICE_X0Y3           LUT4 (Prop_lut4_I3_O)        0.045     0.629 r  y_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.342     0.971    y_OBUF[1]
    W14                  OBUF (Prop_obuf_I_O)         1.115     2.086 r  y_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.086    y[1]
    W14                                                               r  y[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[2]
                            (input port)
  Destination:            y[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.125ns  (logic 1.332ns (62.698%)  route 0.793ns (37.302%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  a[2] (IN)
                         net (fo=0)                   0.000     0.000    a[2]
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  a_IBUF[2]_inst/O
                         net (fo=4, routed)           0.401     0.564    a_IBUF[2]
    SLICE_X0Y3           LUT4 (Prop_lut4_I1_O)        0.045     0.609 r  y_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.392     1.001    y_OBUF[2]
    W13                  OBUF (Prop_obuf_I_O)         1.124     2.125 r  y_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.125    y[2]
    W13                                                               r  y[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[2]
                            (input port)
  Destination:            y[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.158ns  (logic 1.395ns (64.641%)  route 0.763ns (35.359%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  a[2] (IN)
                         net (fo=0)                   0.000     0.000    a[2]
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  a_IBUF[2]_inst/O
                         net (fo=4, routed)           0.401     0.564    a_IBUF[2]
    SLICE_X0Y3           LUT4 (Prop_lut4_I1_O)        0.049     0.613 r  y_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.362     0.976    y_OBUF[3]
    W15                  OBUF (Prop_obuf_I_O)         1.183     2.158 r  y_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.158    y[3]
    W15                                                               r  y[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            y[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.167ns  (logic 1.400ns (64.616%)  route 0.767ns (35.384%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 f  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    U14                  IBUF (Prop_ibuf_I_O)         0.165     0.165 f  a_IBUF[0]_inst/O
                         net (fo=4, routed)           0.419     0.584    a_IBUF[0]
    SLICE_X0Y3           LUT4 (Prop_lut4_I3_O)        0.048     0.632 r  y_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.348     0.980    y_OBUF[0]
    U15                  OBUF (Prop_obuf_I_O)         1.187     2.167 r  y_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.167    y[0]
    U15                                                               r  y[0] (OUT)
  -------------------------------------------------------------------    -------------------





