# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../UniDec.gen/sources_1/ip/fir_compiler_2/sim/fir_compiler_2.vhd" \
"../../../../UniDec.srcs/sources_1/new/FIR_TB.vhd" \

# Do not sort compile order
nosort
