{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 27 19:04:32 2018 " "Info: Processing started: Tue Mar 27 19:04:32 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LVDS_complete -c LVDS_complete " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off LVDS_complete -c LVDS_complete" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LVDS_complete.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file LVDS_complete.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LVDS_complete-behavior " "Info: Found design unit 1: LVDS_complete-behavior" {  } { { "LVDS_complete.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/LVDS_complete/LVDS_complete.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 LVDS_complete " "Info: Found entity 1: LVDS_complete" {  } { { "LVDS_complete.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/LVDS_complete/LVDS_complete.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../LVDS_Coder/LVDS_Coder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../LVDS_Coder/LVDS_Coder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LVDS_Coder-behavior " "Info: Found design unit 1: LVDS_Coder-behavior" {  } { { "../LVDS_Coder/LVDS_Coder.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/LVDS_Coder/LVDS_Coder.vhd" 24 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 LVDS_Coder " "Info: Found entity 1: LVDS_Coder" {  } { { "../LVDS_Coder/LVDS_Coder.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/LVDS_Coder/LVDS_Coder.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../LVDS_tx/LVDS_tx.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../LVDS_tx/LVDS_tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LVDS_tx-behavior " "Info: Found design unit 1: LVDS_tx-behavior" {  } { { "../LVDS_tx/LVDS_tx.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/LVDS_tx/LVDS_tx.vhd" 23 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 LVDS_tx " "Info: Found entity 1: LVDS_tx" {  } { { "../LVDS_tx/LVDS_tx.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/LVDS_tx/LVDS_tx.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../VGA_Timer/VGA_Timer.vhd 3 1 " "Info: Found 3 design units, including 1 entities, in source file ../VGA_Timer/VGA_Timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_params " "Info: Found design unit 1: VGA_params" {  } { { "../VGA_Timer/VGA_Timer.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/VGA_Timer/VGA_Timer.vhd" 1 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 VGA_Timer-behavior " "Info: Found design unit 2: VGA_Timer-behavior" {  } { { "../VGA_Timer/VGA_Timer.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/VGA_Timer/VGA_Timer.vhd" 38 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 VGA_Timer " "Info: Found entity 1: VGA_Timer" {  } { { "../VGA_Timer/VGA_Timer.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/VGA_Timer/VGA_Timer.vhd" 19 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../VGA_Video_Generator/VGA_Video_Generator.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../VGA_Video_Generator/VGA_Video_Generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_Video_Generator-behavior " "Info: Found design unit 1: VGA_Video_Generator-behavior" {  } { { "../VGA_Video_Generator/VGA_Video_Generator.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/VGA_Video_Generator/VGA_Video_Generator.vhd" 20 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 VGA_Video_Generator " "Info: Found entity 1: VGA_Video_Generator" {  } { { "../VGA_Video_Generator/VGA_Video_Generator.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/VGA_Video_Generator/VGA_Video_Generator.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll25_175MHz.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file pll25_175MHz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll25_175mhz-SYN " "Info: Found design unit 1: pll25_175mhz-SYN" {  } { { "pll25_175MHz.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/LVDS_complete/pll25_175MHz.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 pll25_175MHz " "Info: Found entity 1: pll25_175MHz" {  } { { "pll25_175MHz.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/LVDS_complete/pll25_175MHz.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "LVDS_complete " "Info: Elaborating entity \"LVDS_complete\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll25_175MHz pll25_175MHz:comp_pll25_175MHz " "Info: Elaborating entity \"pll25_175MHz\" for hierarchy \"pll25_175MHz:comp_pll25_175MHz\"" {  } { { "LVDS_complete.vhd" "comp_pll25_175MHz" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/LVDS_complete/LVDS_complete.vhd" 104 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component\"" {  } { { "pll25_175MHz.vhd" "altpll_component" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/LVDS_complete/pll25_175MHz.vhd" 137 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component\"" {  } { { "pll25_175MHz.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/LVDS_complete/pll25_175MHz.vhd" 137 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component " "Info: Instantiated megafunction \"pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Info: Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info: Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Info: Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info: Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 2 " "Info: Parameter \"clk1_divide_by\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Info: Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 7 " "Info: Parameter \"clk1_multiply_by\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Info: Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info: Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Info: Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info: Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info: Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info: Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Info: Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info: Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info: Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info: Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info: Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Info: Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info: Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info: Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info: Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Info: Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info: Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Info: Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Info: Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Info: Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Info: Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info: Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info: Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Info: Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Info: Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info: Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info: Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info: Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info: Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info: Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info: Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Info: Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Info: Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Info: Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Info: Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Info: Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info: Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info: Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Info: Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info: Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info: Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info: Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Info: Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info: Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info: Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info: Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "pll25_175MHz.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/LVDS_complete/pll25_175MHz.vhd" 137 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Timer VGA_Timer:comp_VGA_Timer " "Info: Elaborating entity \"VGA_Timer\" for hierarchy \"VGA_Timer:comp_VGA_Timer\"" {  } { { "LVDS_complete.vhd" "comp_VGA_Timer" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/LVDS_complete/LVDS_complete.vhd" 113 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Video_Generator VGA_Video_Generator:comp_VGA_Video_Generator " "Info: Elaborating entity \"VGA_Video_Generator\" for hierarchy \"VGA_Video_Generator:comp_VGA_Video_Generator\"" {  } { { "LVDS_complete.vhd" "comp_VGA_Video_Generator" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/LVDS_complete/LVDS_complete.vhd" 125 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LVDS_Coder LVDS_Coder:comp_LVDS_Coder " "Info: Elaborating entity \"LVDS_Coder\" for hierarchy \"LVDS_Coder:comp_LVDS_Coder\"" {  } { { "LVDS_complete.vhd" "comp_LVDS_Coder" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/LVDS_complete/LVDS_complete.vhd" 137 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LVDS_tx LVDS_tx:comp_LVDS_tx " "Info: Elaborating entity \"LVDS_tx\" for hierarchy \"LVDS_tx:comp_LVDS_tx\"" {  } { { "LVDS_complete.vhd" "comp_LVDS_tx" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/LVDS_complete/LVDS_complete.vhd" 153 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Info: Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "VGA_Video_Generator:comp_VGA_Video_Generator\|Div0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"VGA_Video_Generator:comp_VGA_Video_Generator\|Div0\"" {  } { { "../VGA_Video_Generator/VGA_Video_Generator.vhd" "Div0" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/VGA_Video_Generator/VGA_Video_Generator.vhd" 33 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_Video_Generator:comp_VGA_Video_Generator\|lpm_divide:Div0 " "Info: Elaborated megafunction instantiation \"VGA_Video_Generator:comp_VGA_Video_Generator\|lpm_divide:Div0\"" {  } { { "../VGA_Video_Generator/VGA_Video_Generator.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/VGA_Video_Generator/VGA_Video_Generator.vhd" 33 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_Video_Generator:comp_VGA_Video_Generator\|lpm_divide:Div0 " "Info: Instantiated megafunction \"VGA_Video_Generator:comp_VGA_Video_Generator\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Info: Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Info: Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../VGA_Video_Generator/VGA_Video_Generator.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/VGA_Video_Generator/VGA_Video_Generator.vhd" 33 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_dem.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_dem.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_dem " "Info: Found entity 1: lpm_divide_dem" {  } { { "db/lpm_divide_dem.tdf" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/LVDS_complete/db/lpm_divide_dem.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_nlh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_nlh " "Info: Found entity 1: sign_div_unsign_nlh" {  } { { "db/sign_div_unsign_nlh.tdf" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/LVDS_complete/db/sign_div_unsign_nlh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_g2f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_g2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_g2f " "Info: Found entity 1: alt_u_div_g2f" {  } { { "db/alt_u_div_g2f.tdf" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/LVDS_complete/db/alt_u_div_g2f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Info: Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/LVDS_complete/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Info: Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/LVDS_complete/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "280 " "Info: Implemented 280 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Info: Implemented 1 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Info: Implemented 6 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "272 " "Info: Implemented 272 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Info: Implemented 1 ClockLock PLLs" {  } {  } 0 0 "Implemented %1!d! ClockLock PLLs" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "308 " "Info: Peak virtual memory: 308 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 27 19:04:35 2018 " "Info: Processing ended: Tue Mar 27 19:04:35 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 27 19:04:36 2018 " "Info: Processing started: Tue Mar 27 19:04:36 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off LVDS_complete -c LVDS_complete " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off LVDS_complete -c LVDS_complete" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "LVDS_complete EP2C20F484C7 " "Info: Selected device EP2C20F484C7 for design \"LVDS_complete\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component\|pll Cyclone II PLL " "Info: Implemented PLL \"pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component\|_clk0 1 2 0 0 " "Info: Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component\|_clk1 7 2 0 0 " "Info: Implementing clock multiplication of 7, clock division of 2, and phase shift of 0 degrees (0 ps) for pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component\|_clk1 port" {  } { { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 524 3 0 } }  } 0 0 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Info: Device EP2C15AF484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Info: Device EP2C35F484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Info: Device EP2C50F484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Info: Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Info: Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Info: Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "7 7 " "Warning: No exact pin location assignment(s) for 7 pins of 7 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tx0 " "Info: Pin tx0 not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { tx0 } } } { "LVDS_complete.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/LVDS_complete/LVDS_complete.vhd" 11 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { tx0 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tx1 " "Info: Pin tx1 not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { tx1 } } } { "LVDS_complete.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/LVDS_complete/LVDS_complete.vhd" 11 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { tx1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tx2 " "Info: Pin tx2 not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { tx2 } } } { "LVDS_complete.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/LVDS_complete/LVDS_complete.vhd" 11 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { tx2 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tx3 " "Info: Pin tx3 not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { tx3 } } } { "LVDS_complete.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/LVDS_complete/LVDS_complete.vhd" 11 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { tx3 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "txc " "Info: Pin txc not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { txc } } } { "LVDS_complete.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/LVDS_complete/LVDS_complete.vhd" 11 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { txc } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_port " "Info: Pin debug_port not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { debug_port } } } { "LVDS_complete.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/LVDS_complete/LVDS_complete.vhd" 12 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_port } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock " "Info: Pin clock not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { clock } } } { "LVDS_complete.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/LVDS_complete/LVDS_complete.vhd" 10 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component\|_clk0 (placed in counter C2 of PLL_1) " "Info: Automatically promoted node pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component\|_clk0 (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_X0_Y1_N1 " "Info: Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_X0_Y1_N1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 524 3 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component\|_clk1 (placed in counter C0 of PLL_1) " "Info: Automatically promoted node pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component\|_clk1 (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 524 3 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_USER_OPTIMIZATION_GOALS" "" "Info: Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 0 "Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "5 unused 3.3V 0 5 0 " "Info: Number of I/O pins in group: 5 (unused VREF, 3.3V VCCIO, 0 input, 5 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 1 40 " "Info: I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 1 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 3 30 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  30 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 43 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 40 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 39 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 35 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 40 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component\|pll clk\[1\] txc " "Warning: PLL \"pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component\|pll\" output port clk\[1\] feeds output pin \"txc\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } } { "pll25_175MHz.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/LVDS_complete/pll25_175MHz.vhd" 137 0 0 } } { "LVDS_complete.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/LVDS_complete/LVDS_complete.vhd" 104 0 0 } } { "LVDS_complete.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/LVDS_complete/LVDS_complete.vhd" 11 -1 0 } }  } 0 0 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "2.184 ns register register " "Info: Estimated most critical path is register to register delay of 2.184 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns LVDS_tx:comp_LVDS_tx\|counter\[1\] 1 REG LAB_X24_Y8 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X24_Y8; Fanout = 9; REG Node = 'LVDS_tx:comp_LVDS_tx\|counter\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LVDS_tx:comp_LVDS_tx|counter[1] } "NODE_NAME" } } { "../LVDS_tx/LVDS_tx.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/LVDS_tx/LVDS_tx.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.560 ns) + CELL(0.178 ns) 0.738 ns LVDS_tx:comp_LVDS_tx\|Mux2~1 2 COMB LAB_X24_Y8 1 " "Info: 2: + IC(0.560 ns) + CELL(0.178 ns) = 0.738 ns; Loc. = LAB_X24_Y8; Fanout = 1; COMB Node = 'LVDS_tx:comp_LVDS_tx\|Mux2~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.738 ns" { LVDS_tx:comp_LVDS_tx|counter[1] LVDS_tx:comp_LVDS_tx|Mux2~1 } "NODE_NAME" } } { "../LVDS_tx/LVDS_tx.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/LVDS_tx/LVDS_tx.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.131 ns) + CELL(0.544 ns) 1.413 ns LVDS_tx:comp_LVDS_tx\|Mux2~2 3 COMB LAB_X24_Y8 1 " "Info: 3: + IC(0.131 ns) + CELL(0.544 ns) = 1.413 ns; Loc. = LAB_X24_Y8; Fanout = 1; COMB Node = 'LVDS_tx:comp_LVDS_tx\|Mux2~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.675 ns" { LVDS_tx:comp_LVDS_tx|Mux2~1 LVDS_tx:comp_LVDS_tx|Mux2~2 } "NODE_NAME" } } { "../LVDS_tx/LVDS_tx.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/LVDS_tx/LVDS_tx.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.131 ns) + CELL(0.544 ns) 2.088 ns LVDS_tx:comp_LVDS_tx\|Mux2~3 4 COMB LAB_X24_Y8 1 " "Info: 4: + IC(0.131 ns) + CELL(0.544 ns) = 2.088 ns; Loc. = LAB_X24_Y8; Fanout = 1; COMB Node = 'LVDS_tx:comp_LVDS_tx\|Mux2~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.675 ns" { LVDS_tx:comp_LVDS_tx|Mux2~2 LVDS_tx:comp_LVDS_tx|Mux2~3 } "NODE_NAME" } } { "../LVDS_tx/LVDS_tx.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/LVDS_tx/LVDS_tx.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 2.184 ns LVDS_tx:comp_LVDS_tx\|tx2_out 5 REG LAB_X24_Y8 1 " "Info: 5: + IC(0.000 ns) + CELL(0.096 ns) = 2.184 ns; Loc. = LAB_X24_Y8; Fanout = 1; REG Node = 'LVDS_tx:comp_LVDS_tx\|tx2_out'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { LVDS_tx:comp_LVDS_tx|Mux2~3 LVDS_tx:comp_LVDS_tx|tx2_out } "NODE_NAME" } } { "../LVDS_tx/LVDS_tx.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/LVDS_tx/LVDS_tx.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.362 ns ( 62.36 % ) " "Info: Total cell delay = 1.362 ns ( 62.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.822 ns ( 37.64 % ) " "Info: Total interconnect delay = 0.822 ns ( 37.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.184 ns" { LVDS_tx:comp_LVDS_tx|counter[1] LVDS_tx:comp_LVDS_tx|Mux2~1 LVDS_tx:comp_LVDS_tx|Mux2~2 LVDS_tx:comp_LVDS_tx|Mux2~3 LVDS_tx:comp_LVDS_tx|tx2_out } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X12_Y0 X24_Y13 " "Info: Peak interconnect usage is 1% of the available device resources in the region that extends from location X12_Y0 to location X24_Y13" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "6 " "Warning: Found 6 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tx0 0 " "Info: Pin \"tx0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tx1 0 " "Info: Pin \"tx1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tx2 0 " "Info: Pin \"tx2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tx3 0 " "Info: Pin \"tx3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "txc 0 " "Info: Pin \"txc\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_port 0 " "Info: Pin \"debug_port\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "340 " "Info: Peak virtual memory: 340 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 27 19:04:39 2018 " "Info: Processing ended: Tue Mar 27 19:04:39 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 27 19:04:40 2018 " "Info: Processing started: Tue Mar 27 19:04:40 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off LVDS_complete -c LVDS_complete " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off LVDS_complete -c LVDS_complete" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IPGMIO_CONDONE_ERROR_CHECKS_DISABLED" "" "Info: The Active Serial/Parallel mode CONF_DONE pin error check is disabled" {  } {  } 0 0 "The Active Serial/Parallel mode CONF_DONE pin error check is disabled" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "298 " "Info: Peak virtual memory: 298 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 27 19:04:42 2018 " "Info: Processing ended: Tue Mar 27 19:04:42 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 27 19:04:43 2018 " "Info: Processing started: Tue Mar 27 19:04:43 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off LVDS_complete -c LVDS_complete --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off LVDS_complete -c LVDS_complete --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component\|_clk0 register VGA_Timer:comp_VGA_Timer\|column\[7\] register VGA_Video_Generator:comp_VGA_Video_Generator\|B\[2\] 28.181 ns " "Info: Slack time is 28.181 ns for clock \"pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component\|_clk0\" between source register \"VGA_Timer:comp_VGA_Timer\|column\[7\]\" and destination register \"VGA_Video_Generator:comp_VGA_Video_Generator\|B\[2\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "84.61 MHz 11.819 ns " "Info: Fmax is 84.61 MHz (period= 11.819 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "39.761 ns + Largest register register " "Info: + Largest register to register requirement is 39.761 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "40.000 ns + " "Info: + Setup relationship between source and destination is 40.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 37.581 ns " "Info: + Latch edge is 37.581 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component\|_clk0 40.000 ns -2.419 ns  50 " "Info: Clock period of Destination clock \"pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component\|_clk0\" is 40.000 ns with  offset of -2.419 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.419 ns " "Info: - Launch edge is -2.419 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component\|_clk0 40.000 ns -2.419 ns  50 " "Info: Clock period of Source clock \"pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component\|_clk0\" is 40.000 ns with  offset of -2.419 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Largest " "Info: + Largest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component\|_clk0 destination 2.526 ns + Shortest register " "Info: + Shortest clock path from clock \"pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component\|_clk0\" to destination register is 2.526 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component\|_clk0 1 CLK PLL_1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 2; CLK Node = 'pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.000 ns) 0.929 ns pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G2 68 " "Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G2; Fanout = 68; COMB Node = 'pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.929 ns" { pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.995 ns) + CELL(0.602 ns) 2.526 ns VGA_Video_Generator:comp_VGA_Video_Generator\|B\[2\] 3 REG LCFF_X25_Y12_N29 2 " "Info: 3: + IC(0.995 ns) + CELL(0.602 ns) = 2.526 ns; Loc. = LCFF_X25_Y12_N29; Fanout = 2; REG Node = 'VGA_Video_Generator:comp_VGA_Video_Generator\|B\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.597 ns" { pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0~clkctrl VGA_Video_Generator:comp_VGA_Video_Generator|B[2] } "NODE_NAME" } } { "../VGA_Video_Generator/VGA_Video_Generator.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/VGA_Video_Generator/VGA_Video_Generator.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 23.83 % ) " "Info: Total cell delay = 0.602 ns ( 23.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.924 ns ( 76.17 % ) " "Info: Total interconnect delay = 1.924 ns ( 76.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.526 ns" { pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0~clkctrl VGA_Video_Generator:comp_VGA_Video_Generator|B[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.526 ns" { pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 {} pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0~clkctrl {} VGA_Video_Generator:comp_VGA_Video_Generator|B[2] {} } { 0.000ns 0.929ns 0.995ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component\|_clk0 source 2.526 ns - Longest register " "Info: - Longest clock path from clock \"pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component\|_clk0\" to source register is 2.526 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component\|_clk0 1 CLK PLL_1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 2; CLK Node = 'pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.000 ns) 0.929 ns pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G2 68 " "Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G2; Fanout = 68; COMB Node = 'pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.929 ns" { pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.995 ns) + CELL(0.602 ns) 2.526 ns VGA_Timer:comp_VGA_Timer\|column\[7\] 3 REG LCFF_X23_Y12_N17 7 " "Info: 3: + IC(0.995 ns) + CELL(0.602 ns) = 2.526 ns; Loc. = LCFF_X23_Y12_N17; Fanout = 7; REG Node = 'VGA_Timer:comp_VGA_Timer\|column\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.597 ns" { pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0~clkctrl VGA_Timer:comp_VGA_Timer|column[7] } "NODE_NAME" } } { "../VGA_Timer/VGA_Timer.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/VGA_Timer/VGA_Timer.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 23.83 % ) " "Info: Total cell delay = 0.602 ns ( 23.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.924 ns ( 76.17 % ) " "Info: Total interconnect delay = 1.924 ns ( 76.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.526 ns" { pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0~clkctrl VGA_Timer:comp_VGA_Timer|column[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.526 ns" { pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 {} pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0~clkctrl {} VGA_Timer:comp_VGA_Timer|column[7] {} } { 0.000ns 0.929ns 0.995ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.526 ns" { pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0~clkctrl VGA_Video_Generator:comp_VGA_Video_Generator|B[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.526 ns" { pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 {} pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0~clkctrl {} VGA_Video_Generator:comp_VGA_Video_Generator|B[2] {} } { 0.000ns 0.929ns 0.995ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.526 ns" { pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0~clkctrl VGA_Timer:comp_VGA_Timer|column[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.526 ns" { pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 {} pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0~clkctrl {} VGA_Timer:comp_VGA_Timer|column[7] {} } { 0.000ns 0.929ns 0.995ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "../VGA_Timer/VGA_Timer.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/VGA_Timer/VGA_Timer.vhd" 48 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns - " "Info: - Micro setup delay of destination is -0.038 ns" {  } { { "../VGA_Video_Generator/VGA_Video_Generator.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/VGA_Video_Generator/VGA_Video_Generator.vhd" 29 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.526 ns" { pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0~clkctrl VGA_Video_Generator:comp_VGA_Video_Generator|B[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.526 ns" { pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 {} pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0~clkctrl {} VGA_Video_Generator:comp_VGA_Video_Generator|B[2] {} } { 0.000ns 0.929ns 0.995ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.526 ns" { pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0~clkctrl VGA_Timer:comp_VGA_Timer|column[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.526 ns" { pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 {} pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0~clkctrl {} VGA_Timer:comp_VGA_Timer|column[7] {} } { 0.000ns 0.929ns 0.995ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.580 ns - Longest register register " "Info: - Longest register to register delay is 11.580 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_Timer:comp_VGA_Timer\|column\[7\] 1 REG LCFF_X23_Y12_N17 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y12_N17; Fanout = 7; REG Node = 'VGA_Timer:comp_VGA_Timer\|column\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Timer:comp_VGA_Timer|column[7] } "NODE_NAME" } } { "../VGA_Timer/VGA_Timer.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/VGA_Timer/VGA_Timer.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.872 ns) + CELL(0.495 ns) 1.367 ns VGA_Video_Generator:comp_VGA_Video_Generator\|lpm_divide:Div0\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_6_result_int\[4\]~1 2 COMB LCCOMB_X21_Y12_N0 2 " "Info: 2: + IC(0.872 ns) + CELL(0.495 ns) = 1.367 ns; Loc. = LCCOMB_X21_Y12_N0; Fanout = 2; COMB Node = 'VGA_Video_Generator:comp_VGA_Video_Generator\|lpm_divide:Div0\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_6_result_int\[4\]~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.367 ns" { VGA_Timer:comp_VGA_Timer|column[7] VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[4]~1 } "NODE_NAME" } } { "db/alt_u_div_g2f.tdf" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/LVDS_complete/db/alt_u_div_g2f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.447 ns VGA_Video_Generator:comp_VGA_Video_Generator\|lpm_divide:Div0\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_6_result_int\[5\]~3 3 COMB LCCOMB_X21_Y12_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 1.447 ns; Loc. = LCCOMB_X21_Y12_N2; Fanout = 2; COMB Node = 'VGA_Video_Generator:comp_VGA_Video_Generator\|lpm_divide:Div0\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_6_result_int\[5\]~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[4]~1 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[5]~3 } "NODE_NAME" } } { "db/alt_u_div_g2f.tdf" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/LVDS_complete/db/alt_u_div_g2f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.527 ns VGA_Video_Generator:comp_VGA_Video_Generator\|lpm_divide:Div0\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_6_result_int\[6\]~5 4 COMB LCCOMB_X21_Y12_N4 1 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 1.527 ns; Loc. = LCCOMB_X21_Y12_N4; Fanout = 1; COMB Node = 'VGA_Video_Generator:comp_VGA_Video_Generator\|lpm_divide:Div0\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_6_result_int\[6\]~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[5]~3 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[6]~5 } "NODE_NAME" } } { "db/alt_u_div_g2f.tdf" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/LVDS_complete/db/alt_u_div_g2f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 1.985 ns VGA_Video_Generator:comp_VGA_Video_Generator\|lpm_divide:Div0\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_6_result_int\[7\]~6 5 COMB LCCOMB_X21_Y12_N6 15 " "Info: 5: + IC(0.000 ns) + CELL(0.458 ns) = 1.985 ns; Loc. = LCCOMB_X21_Y12_N6; Fanout = 15; COMB Node = 'VGA_Video_Generator:comp_VGA_Video_Generator\|lpm_divide:Div0\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_6_result_int\[7\]~6'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[6]~5 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[7]~6 } "NODE_NAME" } } { "db/alt_u_div_g2f.tdf" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/LVDS_complete/db/alt_u_div_g2f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.846 ns) + CELL(0.319 ns) 3.150 ns VGA_Video_Generator:comp_VGA_Video_Generator\|lpm_divide:Div0\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|StageOut\[52\]~51 6 COMB LCCOMB_X24_Y12_N28 2 " "Info: 6: + IC(0.846 ns) + CELL(0.319 ns) = 3.150 ns; Loc. = LCCOMB_X24_Y12_N28; Fanout = 2; COMB Node = 'VGA_Video_Generator:comp_VGA_Video_Generator\|lpm_divide:Div0\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|StageOut\[52\]~51'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.165 ns" { VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[7]~6 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[52]~51 } "NODE_NAME" } } { "db/alt_u_div_g2f.tdf" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/LVDS_complete/db/alt_u_div_g2f.tdf" 88 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.802 ns) + CELL(0.495 ns) 4.447 ns VGA_Video_Generator:comp_VGA_Video_Generator\|lpm_divide:Div0\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_7_result_int\[5\]~3 7 COMB LCCOMB_X21_Y12_N22 2 " "Info: 7: + IC(0.802 ns) + CELL(0.495 ns) = 4.447 ns; Loc. = LCCOMB_X21_Y12_N22; Fanout = 2; COMB Node = 'VGA_Video_Generator:comp_VGA_Video_Generator\|lpm_divide:Div0\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_7_result_int\[5\]~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.297 ns" { VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[52]~51 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[5]~3 } "NODE_NAME" } } { "db/alt_u_div_g2f.tdf" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/LVDS_complete/db/alt_u_div_g2f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.527 ns VGA_Video_Generator:comp_VGA_Video_Generator\|lpm_divide:Div0\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_7_result_int\[6\]~5 8 COMB LCCOMB_X21_Y12_N24 1 " "Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 4.527 ns; Loc. = LCCOMB_X21_Y12_N24; Fanout = 1; COMB Node = 'VGA_Video_Generator:comp_VGA_Video_Generator\|lpm_divide:Div0\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_7_result_int\[6\]~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[5]~3 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[6]~5 } "NODE_NAME" } } { "db/alt_u_div_g2f.tdf" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/LVDS_complete/db/alt_u_div_g2f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.607 ns VGA_Video_Generator:comp_VGA_Video_Generator\|lpm_divide:Div0\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_7_result_int\[7\]~7 9 COMB LCCOMB_X21_Y12_N26 1 " "Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 4.607 ns; Loc. = LCCOMB_X21_Y12_N26; Fanout = 1; COMB Node = 'VGA_Video_Generator:comp_VGA_Video_Generator\|lpm_divide:Div0\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_7_result_int\[7\]~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[6]~5 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[7]~7 } "NODE_NAME" } } { "db/alt_u_div_g2f.tdf" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/LVDS_complete/db/alt_u_div_g2f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 5.065 ns VGA_Video_Generator:comp_VGA_Video_Generator\|lpm_divide:Div0\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_7_result_int\[8\]~8 10 COMB LCCOMB_X21_Y12_N28 13 " "Info: 10: + IC(0.000 ns) + CELL(0.458 ns) = 5.065 ns; Loc. = LCCOMB_X21_Y12_N28; Fanout = 13; COMB Node = 'VGA_Video_Generator:comp_VGA_Video_Generator\|lpm_divide:Div0\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_7_result_int\[8\]~8'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[7]~7 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[8]~8 } "NODE_NAME" } } { "db/alt_u_div_g2f.tdf" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/LVDS_complete/db/alt_u_div_g2f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.883 ns) + CELL(0.322 ns) 6.270 ns VGA_Video_Generator:comp_VGA_Video_Generator\|lpm_divide:Div0\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|StageOut\[61\]~42 11 COMB LCCOMB_X24_Y12_N6 2 " "Info: 11: + IC(0.883 ns) + CELL(0.322 ns) = 6.270 ns; Loc. = LCCOMB_X24_Y12_N6; Fanout = 2; COMB Node = 'VGA_Video_Generator:comp_VGA_Video_Generator\|lpm_divide:Div0\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|StageOut\[61\]~42'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.205 ns" { VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[8]~8 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[61]~42 } "NODE_NAME" } } { "db/alt_u_div_g2f.tdf" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/LVDS_complete/db/alt_u_div_g2f.tdf" 88 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.840 ns) + CELL(0.620 ns) 7.730 ns VGA_Video_Generator:comp_VGA_Video_Generator\|lpm_divide:Div0\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_8_result_int\[6\]~5 12 COMB LCCOMB_X25_Y12_N14 1 " "Info: 12: + IC(0.840 ns) + CELL(0.620 ns) = 7.730 ns; Loc. = LCCOMB_X25_Y12_N14; Fanout = 1; COMB Node = 'VGA_Video_Generator:comp_VGA_Video_Generator\|lpm_divide:Div0\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_8_result_int\[6\]~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.460 ns" { VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[61]~42 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[6]~5 } "NODE_NAME" } } { "db/alt_u_div_g2f.tdf" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/LVDS_complete/db/alt_u_div_g2f.tdf" 66 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 7.810 ns VGA_Video_Generator:comp_VGA_Video_Generator\|lpm_divide:Div0\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_8_result_int\[7\]~7 13 COMB LCCOMB_X25_Y12_N16 1 " "Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 7.810 ns; Loc. = LCCOMB_X25_Y12_N16; Fanout = 1; COMB Node = 'VGA_Video_Generator:comp_VGA_Video_Generator\|lpm_divide:Div0\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_8_result_int\[7\]~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[6]~5 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[7]~7 } "NODE_NAME" } } { "db/alt_u_div_g2f.tdf" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/LVDS_complete/db/alt_u_div_g2f.tdf" 66 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 8.268 ns VGA_Video_Generator:comp_VGA_Video_Generator\|lpm_divide:Div0\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_8_result_int\[8\]~8 14 COMB LCCOMB_X25_Y12_N18 9 " "Info: 14: + IC(0.000 ns) + CELL(0.458 ns) = 8.268 ns; Loc. = LCCOMB_X25_Y12_N18; Fanout = 9; COMB Node = 'VGA_Video_Generator:comp_VGA_Video_Generator\|lpm_divide:Div0\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_8_result_int\[8\]~8'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[7]~7 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[8]~8 } "NODE_NAME" } } { "db/alt_u_div_g2f.tdf" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/LVDS_complete/db/alt_u_div_g2f.tdf" 66 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.593 ns) + CELL(0.178 ns) 9.039 ns VGA_Video_Generator:comp_VGA_Video_Generator\|lpm_divide:Div0\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|StageOut\[68\]~214 15 COMB LCCOMB_X24_Y12_N14 1 " "Info: 15: + IC(0.593 ns) + CELL(0.178 ns) = 9.039 ns; Loc. = LCCOMB_X24_Y12_N14; Fanout = 1; COMB Node = 'VGA_Video_Generator:comp_VGA_Video_Generator\|lpm_divide:Div0\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|StageOut\[68\]~214'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.771 ns" { VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[8]~8 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[68]~214 } "NODE_NAME" } } { "db/alt_u_div_g2f.tdf" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/LVDS_complete/db/alt_u_div_g2f.tdf" 88 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.517 ns) 10.054 ns VGA_Video_Generator:comp_VGA_Video_Generator\|lpm_divide:Div0\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_9_result_int\[5\]~3 16 COMB LCCOMB_X25_Y12_N2 1 " "Info: 16: + IC(0.498 ns) + CELL(0.517 ns) = 10.054 ns; Loc. = LCCOMB_X25_Y12_N2; Fanout = 1; COMB Node = 'VGA_Video_Generator:comp_VGA_Video_Generator\|lpm_divide:Div0\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_9_result_int\[5\]~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.015 ns" { VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[68]~214 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[5]~3 } "NODE_NAME" } } { "db/alt_u_div_g2f.tdf" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/LVDS_complete/db/alt_u_div_g2f.tdf" 71 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.134 ns VGA_Video_Generator:comp_VGA_Video_Generator\|lpm_divide:Div0\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_9_result_int\[6\]~5 17 COMB LCCOMB_X25_Y12_N4 1 " "Info: 17: + IC(0.000 ns) + CELL(0.080 ns) = 10.134 ns; Loc. = LCCOMB_X25_Y12_N4; Fanout = 1; COMB Node = 'VGA_Video_Generator:comp_VGA_Video_Generator\|lpm_divide:Div0\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_9_result_int\[6\]~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[5]~3 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[6]~5 } "NODE_NAME" } } { "db/alt_u_div_g2f.tdf" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/LVDS_complete/db/alt_u_div_g2f.tdf" 71 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.214 ns VGA_Video_Generator:comp_VGA_Video_Generator\|lpm_divide:Div0\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_9_result_int\[7\]~7 18 COMB LCCOMB_X25_Y12_N6 1 " "Info: 18: + IC(0.000 ns) + CELL(0.080 ns) = 10.214 ns; Loc. = LCCOMB_X25_Y12_N6; Fanout = 1; COMB Node = 'VGA_Video_Generator:comp_VGA_Video_Generator\|lpm_divide:Div0\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_9_result_int\[7\]~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[6]~5 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[7]~7 } "NODE_NAME" } } { "db/alt_u_div_g2f.tdf" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/LVDS_complete/db/alt_u_div_g2f.tdf" 71 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 10.672 ns VGA_Video_Generator:comp_VGA_Video_Generator\|lpm_divide:Div0\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_9_result_int\[8\]~8 19 COMB LCCOMB_X25_Y12_N8 1 " "Info: 19: + IC(0.000 ns) + CELL(0.458 ns) = 10.672 ns; Loc. = LCCOMB_X25_Y12_N8; Fanout = 1; COMB Node = 'VGA_Video_Generator:comp_VGA_Video_Generator\|lpm_divide:Div0\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_9_result_int\[8\]~8'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[7]~7 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[8]~8 } "NODE_NAME" } } { "db/alt_u_div_g2f.tdf" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/LVDS_complete/db/alt_u_div_g2f.tdf" 71 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.291 ns) + CELL(0.521 ns) 11.484 ns VGA_Video_Generator:comp_VGA_Video_Generator\|B~9 20 COMB LCCOMB_X25_Y12_N28 1 " "Info: 20: + IC(0.291 ns) + CELL(0.521 ns) = 11.484 ns; Loc. = LCCOMB_X25_Y12_N28; Fanout = 1; COMB Node = 'VGA_Video_Generator:comp_VGA_Video_Generator\|B~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.812 ns" { VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[8]~8 VGA_Video_Generator:comp_VGA_Video_Generator|B~9 } "NODE_NAME" } } { "../VGA_Video_Generator/VGA_Video_Generator.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/VGA_Video_Generator/VGA_Video_Generator.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 11.580 ns VGA_Video_Generator:comp_VGA_Video_Generator\|B\[2\] 21 REG LCFF_X25_Y12_N29 2 " "Info: 21: + IC(0.000 ns) + CELL(0.096 ns) = 11.580 ns; Loc. = LCFF_X25_Y12_N29; Fanout = 2; REG Node = 'VGA_Video_Generator:comp_VGA_Video_Generator\|B\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { VGA_Video_Generator:comp_VGA_Video_Generator|B~9 VGA_Video_Generator:comp_VGA_Video_Generator|B[2] } "NODE_NAME" } } { "../VGA_Video_Generator/VGA_Video_Generator.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/VGA_Video_Generator/VGA_Video_Generator.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.955 ns ( 51.42 % ) " "Info: Total cell delay = 5.955 ns ( 51.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.625 ns ( 48.58 % ) " "Info: Total interconnect delay = 5.625 ns ( 48.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.580 ns" { VGA_Timer:comp_VGA_Timer|column[7] VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[4]~1 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[5]~3 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[6]~5 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[7]~6 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[52]~51 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[5]~3 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[6]~5 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[7]~7 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[8]~8 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[61]~42 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[6]~5 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[7]~7 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[8]~8 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[68]~214 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[5]~3 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[6]~5 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[7]~7 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[8]~8 VGA_Video_Generator:comp_VGA_Video_Generator|B~9 VGA_Video_Generator:comp_VGA_Video_Generator|B[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.580 ns" { VGA_Timer:comp_VGA_Timer|column[7] {} VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[4]~1 {} VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[5]~3 {} VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[6]~5 {} VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[7]~6 {} VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[52]~51 {} VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[5]~3 {} VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[6]~5 {} VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[7]~7 {} VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[8]~8 {} VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[61]~42 {} VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[6]~5 {} VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[7]~7 {} VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[8]~8 {} VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[68]~214 {} VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[5]~3 {} VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[6]~5 {} VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[7]~7 {} VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[8]~8 {} VGA_Video_Generator:comp_VGA_Video_Generator|B~9 {} VGA_Video_Generator:comp_VGA_Video_Generator|B[2] {} } { 0.000ns 0.872ns 0.000ns 0.000ns 0.000ns 0.846ns 0.802ns 0.000ns 0.000ns 0.000ns 0.883ns 0.840ns 0.000ns 0.000ns 0.593ns 0.498ns 0.000ns 0.000ns 0.000ns 0.291ns 0.000ns } { 0.000ns 0.495ns 0.080ns 0.080ns 0.458ns 0.319ns 0.495ns 0.080ns 0.080ns 0.458ns 0.322ns 0.620ns 0.080ns 0.458ns 0.178ns 0.517ns 0.080ns 0.080ns 0.458ns 0.521ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.526 ns" { pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0~clkctrl VGA_Video_Generator:comp_VGA_Video_Generator|B[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.526 ns" { pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 {} pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0~clkctrl {} VGA_Video_Generator:comp_VGA_Video_Generator|B[2] {} } { 0.000ns 0.929ns 0.995ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.526 ns" { pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0~clkctrl VGA_Timer:comp_VGA_Timer|column[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.526 ns" { pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 {} pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0~clkctrl {} VGA_Timer:comp_VGA_Timer|column[7] {} } { 0.000ns 0.929ns 0.995ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.580 ns" { VGA_Timer:comp_VGA_Timer|column[7] VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[4]~1 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[5]~3 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[6]~5 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[7]~6 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[52]~51 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[5]~3 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[6]~5 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[7]~7 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[8]~8 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[61]~42 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[6]~5 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[7]~7 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[8]~8 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[68]~214 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[5]~3 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[6]~5 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[7]~7 VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[8]~8 VGA_Video_Generator:comp_VGA_Video_Generator|B~9 VGA_Video_Generator:comp_VGA_Video_Generator|B[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.580 ns" { VGA_Timer:comp_VGA_Timer|column[7] {} VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[4]~1 {} VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[5]~3 {} VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[6]~5 {} VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[7]~6 {} VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[52]~51 {} VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[5]~3 {} VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[6]~5 {} VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[7]~7 {} VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[8]~8 {} VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[61]~42 {} VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[6]~5 {} VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[7]~7 {} VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[8]~8 {} VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[68]~214 {} VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[5]~3 {} VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[6]~5 {} VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[7]~7 {} VGA_Video_Generator:comp_VGA_Video_Generator|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[8]~8 {} VGA_Video_Generator:comp_VGA_Video_Generator|B~9 {} VGA_Video_Generator:comp_VGA_Video_Generator|B[2] {} } { 0.000ns 0.872ns 0.000ns 0.000ns 0.000ns 0.846ns 0.802ns 0.000ns 0.000ns 0.000ns 0.883ns 0.840ns 0.000ns 0.000ns 0.593ns 0.498ns 0.000ns 0.000ns 0.000ns 0.291ns 0.000ns } { 0.000ns 0.495ns 0.080ns 0.080ns 0.458ns 0.319ns 0.495ns 0.080ns 0.080ns 0.458ns 0.322ns 0.620ns 0.080ns 0.458ns 0.178ns 0.517ns 0.080ns 0.080ns 0.458ns 0.521ns 0.096ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component\|_clk1 register LVDS_tx:comp_LVDS_tx\|counter\[1\] register LVDS_tx:comp_LVDS_tx\|tx2_out 2.914 ns " "Info: Slack time is 2.914 ns for clock \"pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component\|_clk1\" between source register \"LVDS_tx:comp_LVDS_tx\|counter\[1\]\" and destination register \"LVDS_tx:comp_LVDS_tx\|tx2_out\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "357.14 MHz 2.8 ns " "Info: Fmax is 357.14 MHz (period= 2.8 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "5.475 ns + Largest register register " "Info: + Largest register to register requirement is 5.475 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "5.714 ns + " "Info: + Setup relationship between source and destination is 5.714 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 3.295 ns " "Info: + Latch edge is 3.295 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component\|_clk1 5.714 ns -2.419 ns  50 " "Info: Clock period of Destination clock \"pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component\|_clk1\" is 5.714 ns with  offset of -2.419 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.419 ns " "Info: - Launch edge is -2.419 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component\|_clk1 5.714 ns -2.419 ns  50 " "Info: Clock period of Source clock \"pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component\|_clk1\" is 5.714 ns with  offset of -2.419 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Largest " "Info: + Largest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component\|_clk1 destination 2.511 ns + Shortest register " "Info: + Shortest clock path from clock \"pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component\|_clk1\" to destination register is 2.511 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.000 ns) 0.929 ns pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G3 14 " "Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G3; Fanout = 14; COMB Node = 'pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.929 ns" { pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.980 ns) + CELL(0.602 ns) 2.511 ns LVDS_tx:comp_LVDS_tx\|tx2_out 3 REG LCFF_X24_Y8_N21 1 " "Info: 3: + IC(0.980 ns) + CELL(0.602 ns) = 2.511 ns; Loc. = LCFF_X24_Y8_N21; Fanout = 1; REG Node = 'LVDS_tx:comp_LVDS_tx\|tx2_out'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.582 ns" { pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1~clkctrl LVDS_tx:comp_LVDS_tx|tx2_out } "NODE_NAME" } } { "../LVDS_tx/LVDS_tx.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/LVDS_tx/LVDS_tx.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 23.97 % ) " "Info: Total cell delay = 0.602 ns ( 23.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.909 ns ( 76.03 % ) " "Info: Total interconnect delay = 1.909 ns ( 76.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.511 ns" { pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1~clkctrl LVDS_tx:comp_LVDS_tx|tx2_out } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.511 ns" { pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 {} pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1~clkctrl {} LVDS_tx:comp_LVDS_tx|tx2_out {} } { 0.000ns 0.929ns 0.980ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component\|_clk1 source 2.511 ns - Longest register " "Info: - Longest clock path from clock \"pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component\|_clk1\" to source register is 2.511 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.000 ns) 0.929 ns pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G3 14 " "Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G3; Fanout = 14; COMB Node = 'pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.929 ns" { pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.980 ns) + CELL(0.602 ns) 2.511 ns LVDS_tx:comp_LVDS_tx\|counter\[1\] 3 REG LCFF_X24_Y8_N25 9 " "Info: 3: + IC(0.980 ns) + CELL(0.602 ns) = 2.511 ns; Loc. = LCFF_X24_Y8_N25; Fanout = 9; REG Node = 'LVDS_tx:comp_LVDS_tx\|counter\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.582 ns" { pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1~clkctrl LVDS_tx:comp_LVDS_tx|counter[1] } "NODE_NAME" } } { "../LVDS_tx/LVDS_tx.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/LVDS_tx/LVDS_tx.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 23.97 % ) " "Info: Total cell delay = 0.602 ns ( 23.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.909 ns ( 76.03 % ) " "Info: Total interconnect delay = 1.909 ns ( 76.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.511 ns" { pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1~clkctrl LVDS_tx:comp_LVDS_tx|counter[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.511 ns" { pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 {} pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1~clkctrl {} LVDS_tx:comp_LVDS_tx|counter[1] {} } { 0.000ns 0.929ns 0.980ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.511 ns" { pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1~clkctrl LVDS_tx:comp_LVDS_tx|tx2_out } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.511 ns" { pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 {} pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1~clkctrl {} LVDS_tx:comp_LVDS_tx|tx2_out {} } { 0.000ns 0.929ns 0.980ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.511 ns" { pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1~clkctrl LVDS_tx:comp_LVDS_tx|counter[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.511 ns" { pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 {} pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1~clkctrl {} LVDS_tx:comp_LVDS_tx|counter[1] {} } { 0.000ns 0.929ns 0.980ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "../LVDS_tx/LVDS_tx.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/LVDS_tx/LVDS_tx.vhd" 32 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns - " "Info: - Micro setup delay of destination is -0.038 ns" {  } { { "../LVDS_tx/LVDS_tx.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/LVDS_tx/LVDS_tx.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.511 ns" { pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1~clkctrl LVDS_tx:comp_LVDS_tx|tx2_out } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.511 ns" { pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 {} pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1~clkctrl {} LVDS_tx:comp_LVDS_tx|tx2_out {} } { 0.000ns 0.929ns 0.980ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.511 ns" { pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1~clkctrl LVDS_tx:comp_LVDS_tx|counter[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.511 ns" { pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 {} pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1~clkctrl {} LVDS_tx:comp_LVDS_tx|counter[1] {} } { 0.000ns 0.929ns 0.980ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.561 ns - Longest register register " "Info: - Longest register to register delay is 2.561 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns LVDS_tx:comp_LVDS_tx\|counter\[1\] 1 REG LCFF_X24_Y8_N25 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y8_N25; Fanout = 9; REG Node = 'LVDS_tx:comp_LVDS_tx\|counter\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LVDS_tx:comp_LVDS_tx|counter[1] } "NODE_NAME" } } { "../LVDS_tx/LVDS_tx.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/LVDS_tx/LVDS_tx.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.408 ns) + CELL(0.545 ns) 0.953 ns LVDS_tx:comp_LVDS_tx\|Mux2~1 2 COMB LCCOMB_X24_Y8_N16 1 " "Info: 2: + IC(0.408 ns) + CELL(0.545 ns) = 0.953 ns; Loc. = LCCOMB_X24_Y8_N16; Fanout = 1; COMB Node = 'LVDS_tx:comp_LVDS_tx\|Mux2~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.953 ns" { LVDS_tx:comp_LVDS_tx|counter[1] LVDS_tx:comp_LVDS_tx|Mux2~1 } "NODE_NAME" } } { "../LVDS_tx/LVDS_tx.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/LVDS_tx/LVDS_tx.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.519 ns) + CELL(0.521 ns) 1.993 ns LVDS_tx:comp_LVDS_tx\|Mux2~2 3 COMB LCCOMB_X24_Y8_N28 1 " "Info: 3: + IC(0.519 ns) + CELL(0.521 ns) = 1.993 ns; Loc. = LCCOMB_X24_Y8_N28; Fanout = 1; COMB Node = 'LVDS_tx:comp_LVDS_tx\|Mux2~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.040 ns" { LVDS_tx:comp_LVDS_tx|Mux2~1 LVDS_tx:comp_LVDS_tx|Mux2~2 } "NODE_NAME" } } { "../LVDS_tx/LVDS_tx.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/LVDS_tx/LVDS_tx.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.178 ns) 2.465 ns LVDS_tx:comp_LVDS_tx\|Mux2~3 4 COMB LCCOMB_X24_Y8_N20 1 " "Info: 4: + IC(0.294 ns) + CELL(0.178 ns) = 2.465 ns; Loc. = LCCOMB_X24_Y8_N20; Fanout = 1; COMB Node = 'LVDS_tx:comp_LVDS_tx\|Mux2~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.472 ns" { LVDS_tx:comp_LVDS_tx|Mux2~2 LVDS_tx:comp_LVDS_tx|Mux2~3 } "NODE_NAME" } } { "../LVDS_tx/LVDS_tx.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/LVDS_tx/LVDS_tx.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 2.561 ns LVDS_tx:comp_LVDS_tx\|tx2_out 5 REG LCFF_X24_Y8_N21 1 " "Info: 5: + IC(0.000 ns) + CELL(0.096 ns) = 2.561 ns; Loc. = LCFF_X24_Y8_N21; Fanout = 1; REG Node = 'LVDS_tx:comp_LVDS_tx\|tx2_out'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { LVDS_tx:comp_LVDS_tx|Mux2~3 LVDS_tx:comp_LVDS_tx|tx2_out } "NODE_NAME" } } { "../LVDS_tx/LVDS_tx.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/LVDS_tx/LVDS_tx.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.340 ns ( 52.32 % ) " "Info: Total cell delay = 1.340 ns ( 52.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.221 ns ( 47.68 % ) " "Info: Total interconnect delay = 1.221 ns ( 47.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.561 ns" { LVDS_tx:comp_LVDS_tx|counter[1] LVDS_tx:comp_LVDS_tx|Mux2~1 LVDS_tx:comp_LVDS_tx|Mux2~2 LVDS_tx:comp_LVDS_tx|Mux2~3 LVDS_tx:comp_LVDS_tx|tx2_out } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.561 ns" { LVDS_tx:comp_LVDS_tx|counter[1] {} LVDS_tx:comp_LVDS_tx|Mux2~1 {} LVDS_tx:comp_LVDS_tx|Mux2~2 {} LVDS_tx:comp_LVDS_tx|Mux2~3 {} LVDS_tx:comp_LVDS_tx|tx2_out {} } { 0.000ns 0.408ns 0.519ns 0.294ns 0.000ns } { 0.000ns 0.545ns 0.521ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.511 ns" { pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1~clkctrl LVDS_tx:comp_LVDS_tx|tx2_out } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.511 ns" { pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 {} pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1~clkctrl {} LVDS_tx:comp_LVDS_tx|tx2_out {} } { 0.000ns 0.929ns 0.980ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.511 ns" { pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1~clkctrl LVDS_tx:comp_LVDS_tx|counter[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.511 ns" { pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 {} pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1~clkctrl {} LVDS_tx:comp_LVDS_tx|counter[1] {} } { 0.000ns 0.929ns 0.980ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.561 ns" { LVDS_tx:comp_LVDS_tx|counter[1] LVDS_tx:comp_LVDS_tx|Mux2~1 LVDS_tx:comp_LVDS_tx|Mux2~2 LVDS_tx:comp_LVDS_tx|Mux2~3 LVDS_tx:comp_LVDS_tx|tx2_out } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.561 ns" { LVDS_tx:comp_LVDS_tx|counter[1] {} LVDS_tx:comp_LVDS_tx|Mux2~1 {} LVDS_tx:comp_LVDS_tx|Mux2~2 {} LVDS_tx:comp_LVDS_tx|Mux2~3 {} LVDS_tx:comp_LVDS_tx|tx2_out {} } { 0.000ns 0.408ns 0.519ns 0.294ns 0.000ns } { 0.000ns 0.545ns 0.521ns 0.178ns 0.096ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "clock " "Info: No valid register-to-register data paths exist for clock \"clock\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component\|_clk0 register VGA_Video_Generator:comp_VGA_Video_Generator\|B\[2\] register VGA_Video_Generator:comp_VGA_Video_Generator\|B\[2\] 445 ps " "Info: Minimum slack time is 445 ps for clock \"pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component\|_clk0\" between source register \"VGA_Video_Generator:comp_VGA_Video_Generator\|B\[2\]\" and destination register \"VGA_Video_Generator:comp_VGA_Video_Generator\|B\[2\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.454 ns + Shortest register register " "Info: + Shortest register to register delay is 0.454 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_Video_Generator:comp_VGA_Video_Generator\|B\[2\] 1 REG LCFF_X25_Y12_N29 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y12_N29; Fanout = 2; REG Node = 'VGA_Video_Generator:comp_VGA_Video_Generator\|B\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Video_Generator:comp_VGA_Video_Generator|B[2] } "NODE_NAME" } } { "../VGA_Video_Generator/VGA_Video_Generator.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/VGA_Video_Generator/VGA_Video_Generator.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.358 ns) 0.358 ns VGA_Video_Generator:comp_VGA_Video_Generator\|B~9 2 COMB LCCOMB_X25_Y12_N28 1 " "Info: 2: + IC(0.000 ns) + CELL(0.358 ns) = 0.358 ns; Loc. = LCCOMB_X25_Y12_N28; Fanout = 1; COMB Node = 'VGA_Video_Generator:comp_VGA_Video_Generator\|B~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.358 ns" { VGA_Video_Generator:comp_VGA_Video_Generator|B[2] VGA_Video_Generator:comp_VGA_Video_Generator|B~9 } "NODE_NAME" } } { "../VGA_Video_Generator/VGA_Video_Generator.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/VGA_Video_Generator/VGA_Video_Generator.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 0.454 ns VGA_Video_Generator:comp_VGA_Video_Generator\|B\[2\] 3 REG LCFF_X25_Y12_N29 2 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 0.454 ns; Loc. = LCFF_X25_Y12_N29; Fanout = 2; REG Node = 'VGA_Video_Generator:comp_VGA_Video_Generator\|B\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { VGA_Video_Generator:comp_VGA_Video_Generator|B~9 VGA_Video_Generator:comp_VGA_Video_Generator|B[2] } "NODE_NAME" } } { "../VGA_Video_Generator/VGA_Video_Generator.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/VGA_Video_Generator/VGA_Video_Generator.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.454 ns ( 100.00 % ) " "Info: Total cell delay = 0.454 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { VGA_Video_Generator:comp_VGA_Video_Generator|B[2] VGA_Video_Generator:comp_VGA_Video_Generator|B~9 VGA_Video_Generator:comp_VGA_Video_Generator|B[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "0.454 ns" { VGA_Video_Generator:comp_VGA_Video_Generator|B[2] {} VGA_Video_Generator:comp_VGA_Video_Generator|B~9 {} VGA_Video_Generator:comp_VGA_Video_Generator|B[2] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.358ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.009 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.009 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.419 ns " "Info: + Latch edge is -2.419 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component\|_clk0 40.000 ns -2.419 ns  50 " "Info: Clock period of Destination clock \"pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component\|_clk0\" is 40.000 ns with  offset of -2.419 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.419 ns " "Info: - Launch edge is -2.419 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component\|_clk0 40.000 ns -2.419 ns  50 " "Info: Clock period of Source clock \"pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component\|_clk0\" is 40.000 ns with  offset of -2.419 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component\|_clk0 destination 2.526 ns + Longest register " "Info: + Longest clock path from clock \"pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component\|_clk0\" to destination register is 2.526 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component\|_clk0 1 CLK PLL_1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 2; CLK Node = 'pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.000 ns) 0.929 ns pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G2 68 " "Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G2; Fanout = 68; COMB Node = 'pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.929 ns" { pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.995 ns) + CELL(0.602 ns) 2.526 ns VGA_Video_Generator:comp_VGA_Video_Generator\|B\[2\] 3 REG LCFF_X25_Y12_N29 2 " "Info: 3: + IC(0.995 ns) + CELL(0.602 ns) = 2.526 ns; Loc. = LCFF_X25_Y12_N29; Fanout = 2; REG Node = 'VGA_Video_Generator:comp_VGA_Video_Generator\|B\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.597 ns" { pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0~clkctrl VGA_Video_Generator:comp_VGA_Video_Generator|B[2] } "NODE_NAME" } } { "../VGA_Video_Generator/VGA_Video_Generator.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/VGA_Video_Generator/VGA_Video_Generator.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 23.83 % ) " "Info: Total cell delay = 0.602 ns ( 23.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.924 ns ( 76.17 % ) " "Info: Total interconnect delay = 1.924 ns ( 76.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.526 ns" { pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0~clkctrl VGA_Video_Generator:comp_VGA_Video_Generator|B[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.526 ns" { pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 {} pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0~clkctrl {} VGA_Video_Generator:comp_VGA_Video_Generator|B[2] {} } { 0.000ns 0.929ns 0.995ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component\|_clk0 source 2.526 ns - Shortest register " "Info: - Shortest clock path from clock \"pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component\|_clk0\" to source register is 2.526 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component\|_clk0 1 CLK PLL_1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 2; CLK Node = 'pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.000 ns) 0.929 ns pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G2 68 " "Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G2; Fanout = 68; COMB Node = 'pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.929 ns" { pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.995 ns) + CELL(0.602 ns) 2.526 ns VGA_Video_Generator:comp_VGA_Video_Generator\|B\[2\] 3 REG LCFF_X25_Y12_N29 2 " "Info: 3: + IC(0.995 ns) + CELL(0.602 ns) = 2.526 ns; Loc. = LCFF_X25_Y12_N29; Fanout = 2; REG Node = 'VGA_Video_Generator:comp_VGA_Video_Generator\|B\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.597 ns" { pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0~clkctrl VGA_Video_Generator:comp_VGA_Video_Generator|B[2] } "NODE_NAME" } } { "../VGA_Video_Generator/VGA_Video_Generator.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/VGA_Video_Generator/VGA_Video_Generator.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 23.83 % ) " "Info: Total cell delay = 0.602 ns ( 23.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.924 ns ( 76.17 % ) " "Info: Total interconnect delay = 1.924 ns ( 76.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.526 ns" { pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0~clkctrl VGA_Video_Generator:comp_VGA_Video_Generator|B[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.526 ns" { pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 {} pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0~clkctrl {} VGA_Video_Generator:comp_VGA_Video_Generator|B[2] {} } { 0.000ns 0.929ns 0.995ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.526 ns" { pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0~clkctrl VGA_Video_Generator:comp_VGA_Video_Generator|B[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.526 ns" { pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 {} pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0~clkctrl {} VGA_Video_Generator:comp_VGA_Video_Generator|B[2] {} } { 0.000ns 0.929ns 0.995ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "../VGA_Video_Generator/VGA_Video_Generator.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/VGA_Video_Generator/VGA_Video_Generator.vhd" 29 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "../VGA_Video_Generator/VGA_Video_Generator.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/VGA_Video_Generator/VGA_Video_Generator.vhd" 29 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.526 ns" { pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0~clkctrl VGA_Video_Generator:comp_VGA_Video_Generator|B[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.526 ns" { pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 {} pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0~clkctrl {} VGA_Video_Generator:comp_VGA_Video_Generator|B[2] {} } { 0.000ns 0.929ns 0.995ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { VGA_Video_Generator:comp_VGA_Video_Generator|B[2] VGA_Video_Generator:comp_VGA_Video_Generator|B~9 VGA_Video_Generator:comp_VGA_Video_Generator|B[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "0.454 ns" { VGA_Video_Generator:comp_VGA_Video_Generator|B[2] {} VGA_Video_Generator:comp_VGA_Video_Generator|B~9 {} VGA_Video_Generator:comp_VGA_Video_Generator|B[2] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.358ns 0.096ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.526 ns" { pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0~clkctrl VGA_Video_Generator:comp_VGA_Video_Generator|B[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.526 ns" { pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0 {} pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk0~clkctrl {} VGA_Video_Generator:comp_VGA_Video_Generator|B[2] {} } { 0.000ns 0.929ns 0.995ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component\|_clk1 register LVDS_tx:comp_LVDS_tx\|counter\[1\] register LVDS_tx:comp_LVDS_tx\|counter\[1\] 445 ps " "Info: Minimum slack time is 445 ps for clock \"pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component\|_clk1\" between source register \"LVDS_tx:comp_LVDS_tx\|counter\[1\]\" and destination register \"LVDS_tx:comp_LVDS_tx\|counter\[1\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.454 ns + Shortest register register " "Info: + Shortest register to register delay is 0.454 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns LVDS_tx:comp_LVDS_tx\|counter\[1\] 1 REG LCFF_X24_Y8_N25 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y8_N25; Fanout = 9; REG Node = 'LVDS_tx:comp_LVDS_tx\|counter\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LVDS_tx:comp_LVDS_tx|counter[1] } "NODE_NAME" } } { "../LVDS_tx/LVDS_tx.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/LVDS_tx/LVDS_tx.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.358 ns) 0.358 ns LVDS_tx:comp_LVDS_tx\|counter\[1\]~4 2 COMB LCCOMB_X24_Y8_N24 1 " "Info: 2: + IC(0.000 ns) + CELL(0.358 ns) = 0.358 ns; Loc. = LCCOMB_X24_Y8_N24; Fanout = 1; COMB Node = 'LVDS_tx:comp_LVDS_tx\|counter\[1\]~4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.358 ns" { LVDS_tx:comp_LVDS_tx|counter[1] LVDS_tx:comp_LVDS_tx|counter[1]~4 } "NODE_NAME" } } { "../LVDS_tx/LVDS_tx.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/LVDS_tx/LVDS_tx.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 0.454 ns LVDS_tx:comp_LVDS_tx\|counter\[1\] 3 REG LCFF_X24_Y8_N25 9 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 0.454 ns; Loc. = LCFF_X24_Y8_N25; Fanout = 9; REG Node = 'LVDS_tx:comp_LVDS_tx\|counter\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { LVDS_tx:comp_LVDS_tx|counter[1]~4 LVDS_tx:comp_LVDS_tx|counter[1] } "NODE_NAME" } } { "../LVDS_tx/LVDS_tx.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/LVDS_tx/LVDS_tx.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.454 ns ( 100.00 % ) " "Info: Total cell delay = 0.454 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { LVDS_tx:comp_LVDS_tx|counter[1] LVDS_tx:comp_LVDS_tx|counter[1]~4 LVDS_tx:comp_LVDS_tx|counter[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "0.454 ns" { LVDS_tx:comp_LVDS_tx|counter[1] {} LVDS_tx:comp_LVDS_tx|counter[1]~4 {} LVDS_tx:comp_LVDS_tx|counter[1] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.358ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.009 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.009 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.419 ns " "Info: + Latch edge is -2.419 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component\|_clk1 5.714 ns -2.419 ns  50 " "Info: Clock period of Destination clock \"pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component\|_clk1\" is 5.714 ns with  offset of -2.419 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.419 ns " "Info: - Launch edge is -2.419 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component\|_clk1 5.714 ns -2.419 ns  50 " "Info: Clock period of Source clock \"pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component\|_clk1\" is 5.714 ns with  offset of -2.419 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component\|_clk1 destination 2.511 ns + Longest register " "Info: + Longest clock path from clock \"pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component\|_clk1\" to destination register is 2.511 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.000 ns) 0.929 ns pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G3 14 " "Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G3; Fanout = 14; COMB Node = 'pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.929 ns" { pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.980 ns) + CELL(0.602 ns) 2.511 ns LVDS_tx:comp_LVDS_tx\|counter\[1\] 3 REG LCFF_X24_Y8_N25 9 " "Info: 3: + IC(0.980 ns) + CELL(0.602 ns) = 2.511 ns; Loc. = LCFF_X24_Y8_N25; Fanout = 9; REG Node = 'LVDS_tx:comp_LVDS_tx\|counter\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.582 ns" { pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1~clkctrl LVDS_tx:comp_LVDS_tx|counter[1] } "NODE_NAME" } } { "../LVDS_tx/LVDS_tx.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/LVDS_tx/LVDS_tx.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 23.97 % ) " "Info: Total cell delay = 0.602 ns ( 23.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.909 ns ( 76.03 % ) " "Info: Total interconnect delay = 1.909 ns ( 76.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.511 ns" { pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1~clkctrl LVDS_tx:comp_LVDS_tx|counter[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.511 ns" { pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 {} pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1~clkctrl {} LVDS_tx:comp_LVDS_tx|counter[1] {} } { 0.000ns 0.929ns 0.980ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component\|_clk1 source 2.511 ns - Shortest register " "Info: - Shortest clock path from clock \"pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component\|_clk1\" to source register is 2.511 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.000 ns) 0.929 ns pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G3 14 " "Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G3; Fanout = 14; COMB Node = 'pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.929 ns" { pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.980 ns) + CELL(0.602 ns) 2.511 ns LVDS_tx:comp_LVDS_tx\|counter\[1\] 3 REG LCFF_X24_Y8_N25 9 " "Info: 3: + IC(0.980 ns) + CELL(0.602 ns) = 2.511 ns; Loc. = LCFF_X24_Y8_N25; Fanout = 9; REG Node = 'LVDS_tx:comp_LVDS_tx\|counter\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.582 ns" { pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1~clkctrl LVDS_tx:comp_LVDS_tx|counter[1] } "NODE_NAME" } } { "../LVDS_tx/LVDS_tx.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/LVDS_tx/LVDS_tx.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 23.97 % ) " "Info: Total cell delay = 0.602 ns ( 23.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.909 ns ( 76.03 % ) " "Info: Total interconnect delay = 1.909 ns ( 76.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.511 ns" { pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1~clkctrl LVDS_tx:comp_LVDS_tx|counter[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.511 ns" { pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 {} pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1~clkctrl {} LVDS_tx:comp_LVDS_tx|counter[1] {} } { 0.000ns 0.929ns 0.980ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.511 ns" { pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1~clkctrl LVDS_tx:comp_LVDS_tx|counter[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.511 ns" { pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 {} pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1~clkctrl {} LVDS_tx:comp_LVDS_tx|counter[1] {} } { 0.000ns 0.929ns 0.980ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "../LVDS_tx/LVDS_tx.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/LVDS_tx/LVDS_tx.vhd" 32 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "../LVDS_tx/LVDS_tx.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/LVDS_tx/LVDS_tx.vhd" 32 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.511 ns" { pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1~clkctrl LVDS_tx:comp_LVDS_tx|counter[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.511 ns" { pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 {} pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1~clkctrl {} LVDS_tx:comp_LVDS_tx|counter[1] {} } { 0.000ns 0.929ns 0.980ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { LVDS_tx:comp_LVDS_tx|counter[1] LVDS_tx:comp_LVDS_tx|counter[1]~4 LVDS_tx:comp_LVDS_tx|counter[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "0.454 ns" { LVDS_tx:comp_LVDS_tx|counter[1] {} LVDS_tx:comp_LVDS_tx|counter[1]~4 {} LVDS_tx:comp_LVDS_tx|counter[1] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.358ns 0.096ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.511 ns" { pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1~clkctrl LVDS_tx:comp_LVDS_tx|counter[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.511 ns" { pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 {} pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1~clkctrl {} LVDS_tx:comp_LVDS_tx|counter[1] {} } { 0.000ns 0.929ns 0.980ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock tx0 LVDS_tx:comp_LVDS_tx\|tx0_out 4.563 ns register " "Info: tco from clock \"clock\" to destination pin \"tx0\" through register \"LVDS_tx:comp_LVDS_tx\|tx0_out\" is 4.563 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "clock pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component\|_clk1 -2.419 ns + " "Info: + Offset between input clock \"clock\" and output clock \"pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component\|_clk1\" is -2.419 ns" {  } { { "LVDS_complete.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/LVDS_complete/LVDS_complete.vhd" 10 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component\|_clk1 source 2.511 ns + Longest register " "Info: + Longest clock path from clock \"pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component\|_clk1\" to source register is 2.511 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.000 ns) 0.929 ns pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G3 14 " "Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G3; Fanout = 14; COMB Node = 'pll25_175MHz:comp_pll25_175MHz\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.929 ns" { pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.980 ns) + CELL(0.602 ns) 2.511 ns LVDS_tx:comp_LVDS_tx\|tx0_out 3 REG LCFF_X24_Y8_N9 1 " "Info: 3: + IC(0.980 ns) + CELL(0.602 ns) = 2.511 ns; Loc. = LCFF_X24_Y8_N9; Fanout = 1; REG Node = 'LVDS_tx:comp_LVDS_tx\|tx0_out'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.582 ns" { pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1~clkctrl LVDS_tx:comp_LVDS_tx|tx0_out } "NODE_NAME" } } { "../LVDS_tx/LVDS_tx.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/LVDS_tx/LVDS_tx.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 23.97 % ) " "Info: Total cell delay = 0.602 ns ( 23.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.909 ns ( 76.03 % ) " "Info: Total interconnect delay = 1.909 ns ( 76.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.511 ns" { pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1~clkctrl LVDS_tx:comp_LVDS_tx|tx0_out } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.511 ns" { pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 {} pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1~clkctrl {} LVDS_tx:comp_LVDS_tx|tx0_out {} } { 0.000ns 0.929ns 0.980ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "../LVDS_tx/LVDS_tx.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/LVDS_tx/LVDS_tx.vhd" 14 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.194 ns + Longest register pin " "Info: + Longest register to pin delay is 4.194 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns LVDS_tx:comp_LVDS_tx\|tx0_out 1 REG LCFF_X24_Y8_N9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y8_N9; Fanout = 1; REG Node = 'LVDS_tx:comp_LVDS_tx\|tx0_out'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LVDS_tx:comp_LVDS_tx|tx0_out } "NODE_NAME" } } { "../LVDS_tx/LVDS_tx.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/LVDS_tx/LVDS_tx.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.188 ns) + CELL(3.006 ns) 4.194 ns tx0 2 PIN PIN_AA11 0 " "Info: 2: + IC(1.188 ns) + CELL(3.006 ns) = 4.194 ns; Loc. = PIN_AA11; Fanout = 0; PIN Node = 'tx0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.194 ns" { LVDS_tx:comp_LVDS_tx|tx0_out tx0 } "NODE_NAME" } } { "LVDS_complete.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/LVDS_complete/LVDS_complete.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.006 ns ( 71.67 % ) " "Info: Total cell delay = 3.006 ns ( 71.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.188 ns ( 28.33 % ) " "Info: Total interconnect delay = 1.188 ns ( 28.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.194 ns" { LVDS_tx:comp_LVDS_tx|tx0_out tx0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.194 ns" { LVDS_tx:comp_LVDS_tx|tx0_out {} tx0 {} } { 0.000ns 1.188ns } { 0.000ns 3.006ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.511 ns" { pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1~clkctrl LVDS_tx:comp_LVDS_tx|tx0_out } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.511 ns" { pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1 {} pll25_175MHz:comp_pll25_175MHz|altpll:altpll_component|_clk1~clkctrl {} LVDS_tx:comp_LVDS_tx|tx0_out {} } { 0.000ns 0.929ns 0.980ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.194 ns" { LVDS_tx:comp_LVDS_tx|tx0_out tx0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.194 ns" { LVDS_tx:comp_LVDS_tx|tx0_out {} tx0 {} } { 0.000ns 1.188ns } { 0.000ns 3.006ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITAN_REQUIREMENTS_MET_SLOW" "" "Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for slow timing model timing analysis. See Report window for more details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "249 " "Info: Peak virtual memory: 249 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 27 19:04:43 2018 " "Info: Processing ended: Tue Mar 27 19:04:43 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 6 s " "Info: Quartus II Full Compilation was successful. 0 errors, 6 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
