INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/239122/Desktop/de1-project/UART/UART/UART.srcs/sources_1/new/cnt_up_down.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cnt_up_down'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/239122/Desktop/de1-project/UART/UART/UART.srcs/sources_1/new/serialiser.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'serialiser'
ERROR: [VRFC 10-3167] cannot convert type 'std_logic_vector' to type 'natural' [C:/Users/239122/Desktop/de1-project/UART/UART/UART.srcs/sources_1/new/serialiser.vhd:58]
ERROR: [VRFC 10-3782] unit 'behavioral' ignored due to previous errors [C:/Users/239122/Desktop/de1-project/UART/UART/UART.srcs/sources_1/new/serialiser.vhd:51]
INFO: [VRFC 10-3070] VHDL file 'C:/Users/239122/Desktop/de1-project/UART/UART/UART.srcs/sources_1/new/serialiser.vhd' ignored due to errors
