
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns -210.77

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns -0.36

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack -0.36

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: cs_registers_i.minstret_counter_i.counter_q[56]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3465.01    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  0.86    0.70    1.14 ^ cs_registers_i.minstret_counter_i.counter_q[56]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.14   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ cs_registers_i.minstret_counter_i.counter_q[56]$_DFFE_PN0P_/CK (DFFR_X1)
                          1.26    1.26   library removal time
                                  1.26   data required time
-----------------------------------------------------------------------------
                                  1.26   data required time
                                 -1.14   data arrival time
-----------------------------------------------------------------------------
                                 -0.11   slack (VIOLATED)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    1.05    0.01    0.04    1.14 ^ core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.14 ^ _29919_/A2 (AND2_X1)
                                  1.14   data arrival time

                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                          0.00    1.10   clock reconvergence pessimism
                                  1.10 v _29919_/A1 (AND2_X1)
                          0.00    1.10   clock gating hold time
                                  1.10   data required time
-----------------------------------------------------------------------------
                                  1.10   data required time
                                 -1.14   data arrival time
-----------------------------------------------------------------------------
                                  0.04   slack (MET)


Startpoint: cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/CK (DFFR_X1)
     2    3.67    0.01    0.07    0.07 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/QN (DFFR_X1)
                                         _01164_ (net)
                  0.01    0.00    0.07 ^ _28337_/A1 (OAI22_X1)
     1    1.20    0.01    0.01    0.08 v _28337_/ZN (OAI22_X1)
                                         _02831_ (net)
                  0.01    0.00    0.08 v cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/D (DFFR_X1)
                                  0.08   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/CK (DFFR_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.08   data arrival time
-----------------------------------------------------------------------------
                                  0.08   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: cs_registers_i.minstret_counter_i.counter_q[56]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3465.01    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  0.86    0.70    1.14 ^ cs_registers_i.minstret_counter_i.counter_q[56]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.14   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ cs_registers_i.minstret_counter_i.counter_q[56]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.15    2.05   library recovery time
                                  2.05   data required time
-----------------------------------------------------------------------------
                                  2.05   data required time
                                 -1.14   data arrival time
-----------------------------------------------------------------------------
                                  0.91   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    0.97    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[182]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/CK (DFF_X1)
     1    3.57    0.01    0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[1] (net)
                  0.01    0.00    0.09 ^ _16515_/A (BUF_X4)
     4   19.34    0.01    0.03    0.12 ^ _16515_/Z (BUF_X4)
                                         _10699_ (net)
                  0.01    0.00    0.12 ^ _16516_/A (BUF_X16)
    10   38.91    0.01    0.02    0.14 ^ _16516_/Z (BUF_X16)
                                         _10700_ (net)
                  0.01    0.00    0.14 ^ _16517_/A (BUF_X16)
    10   61.96    0.01    0.03    0.17 ^ _16517_/Z (BUF_X16)
                                         _10701_ (net)
                  0.01    0.00    0.17 ^ _16518_/A (BUF_X32)
    10   42.40    0.01    0.02    0.19 ^ _16518_/Z (BUF_X32)
                                         _10702_ (net)
                  0.01    0.00    0.20 ^ _16519_/A (BUF_X16)
    10   38.24    0.01    0.02    0.22 ^ _16519_/Z (BUF_X16)
                                         _10703_ (net)
                  0.01    0.00    0.22 ^ _16520_/A (BUF_X8)
    10   30.34    0.01    0.03    0.25 ^ _16520_/Z (BUF_X8)
                                         _10704_ (net)
                  0.01    0.00    0.25 ^ _16566_/A (BUF_X4)
    19   45.49    0.03    0.04    0.29 ^ _16566_/Z (BUF_X4)
                                         _10750_ (net)
                  0.03    0.01    0.30 ^ _18246_/A (BUF_X1)
    10   25.83    0.06    0.09    0.38 ^ _18246_/Z (BUF_X1)
                                         _12363_ (net)
                  0.06    0.00    0.39 ^ _18247_/A (BUF_X1)
    10   27.64    0.06    0.09    0.48 ^ _18247_/Z (BUF_X1)
                                         _12364_ (net)
                  0.06    0.00    0.48 ^ _18354_/S (MUX2_X1)
     1    1.22    0.01    0.06    0.54 v _18354_/Z (MUX2_X1)
                                         _12469_ (net)
                  0.01    0.00    0.54 v _18355_/B (MUX2_X1)
     1    1.26    0.01    0.06    0.60 v _18355_/Z (MUX2_X1)
                                         _12470_ (net)
                  0.01    0.00    0.60 v _18356_/B (MUX2_X1)
     1    0.96    0.01    0.06    0.66 v _18356_/Z (MUX2_X1)
                                         _12471_ (net)
                  0.01    0.00    0.66 v _18357_/B (MUX2_X1)
     1    1.58    0.01    0.06    0.71 v _18357_/Z (MUX2_X1)
                                         _12472_ (net)
                  0.01    0.00    0.71 v _18358_/B1 (AOI21_X1)
     8   33.38    0.16    0.18    0.89 ^ _18358_/ZN (AOI21_X1)
                                         _12473_ (net)
                  0.16    0.02    0.91 ^ _20581_/A1 (AND2_X1)
     1    1.70    0.01    0.05    0.96 ^ _20581_/ZN (AND2_X1)
                                         _03899_ (net)
                  0.01    0.00    0.96 ^ _20582_/A (AOI21_X1)
     2    7.47    0.03    0.02    0.98 v _20582_/ZN (AOI21_X1)
                                         _03900_ (net)
                  0.03    0.00    0.98 v _20603_/A (INV_X1)
     7   15.57    0.04    0.06    1.04 ^ _20603_/ZN (INV_X1)
                                         _03911_ (net)
                  0.04    0.00    1.04 ^ _20604_/A2 (NAND2_X1)
     1    3.56    0.02    0.02    1.07 v _20604_/ZN (NAND2_X1)
                                         _14828_ (net)
                  0.02    0.00    1.07 v _30153_/B (FA_X1)
     1    6.87    0.02    0.09    1.16 v _30153_/CO (FA_X1)
                                         _14830_ (net)
                  0.02    0.00    1.16 v _30168_/CI (FA_X1)
     1    1.76    0.01    0.11    1.27 ^ _30168_/S (FA_X1)
                                         _14892_ (net)
                  0.01    0.00    1.27 ^ _21493_/A (INV_X1)
     1    2.80    0.01    0.01    1.28 v _21493_/ZN (INV_X1)
                                         _14895_ (net)
                  0.01    0.00    1.28 v _30169_/CI (FA_X1)
     1    4.38    0.02    0.09    1.38 v _30169_/S (FA_X1)
                                         _14897_ (net)
                  0.02    0.00    1.38 v _30174_/A (FA_X1)
     1    2.03    0.01    0.12    1.49 ^ _30174_/S (FA_X1)
                                         _14916_ (net)
                  0.01    0.00    1.49 ^ _21168_/A (INV_X1)
     1    4.00    0.01    0.01    1.50 v _21168_/ZN (INV_X1)
                                         _14930_ (net)
                  0.01    0.00    1.50 v _30178_/A (FA_X1)
     1    5.64    0.02    0.12    1.62 ^ _30178_/S (FA_X1)
                                         _14934_ (net)
                  0.02    0.00    1.62 ^ _30179_/A (FA_X1)
     1    1.72    0.01    0.09    1.71 v _30179_/S (FA_X1)
                                         _14937_ (net)
                  0.01    0.00    1.71 v _21495_/A (INV_X1)
     1    3.99    0.01    0.02    1.73 ^ _21495_/ZN (INV_X1)
                                         _16125_ (net)
                  0.01    0.00    1.73 ^ _30534_/A (HA_X1)
     2    4.70    0.04    0.06    1.80 ^ _30534_/S (HA_X1)
                                         _16128_ (net)
                  0.04    0.00    1.80 ^ _23568_/B2 (AOI21_X1)
     3    6.36    0.02    0.03    1.83 v _23568_/ZN (AOI21_X1)
                                         _06079_ (net)
                  0.02    0.00    1.83 v _23570_/A (AOI21_X1)
     3    6.62    0.04    0.07    1.90 ^ _23570_/ZN (AOI21_X1)
                                         _06081_ (net)
                  0.04    0.00    1.90 ^ _23655_/A4 (AND4_X1)
     2    3.80    0.02    0.07    1.97 ^ _23655_/ZN (AND4_X1)
                                         _06162_ (net)
                  0.02    0.00    1.97 ^ _23717_/A1 (NOR2_X1)
     1    1.66    0.01    0.01    1.98 v _23717_/ZN (NOR2_X1)
                                         _06222_ (net)
                  0.01    0.00    1.98 v _23718_/B2 (AOI21_X1)
     3    9.98    0.06    0.07    2.05 ^ _23718_/ZN (AOI21_X1)
                                         _06223_ (net)
                  0.06    0.00    2.05 ^ _23719_/B1 (AOI21_X1)
     1    2.54    0.02    0.02    2.07 v _23719_/ZN (AOI21_X1)
                                         _06224_ (net)
                  0.02    0.00    2.07 v _23720_/B (XOR2_X1)
     1    8.93    0.05    0.07    2.15 ^ _23720_/Z (XOR2_X1)
                                         _06225_ (net)
                  0.05    0.00    2.15 ^ _23721_/A2 (NOR2_X1)
     1    1.66    0.02    0.01    2.16 v _23721_/ZN (NOR2_X1)
                                         _06226_ (net)
                  0.02    0.00    2.16 v _23722_/A3 (NOR3_X1)
     2    8.47    0.07    0.11    2.27 ^ _23722_/ZN (NOR3_X1)
                                         _06227_ (net)
                  0.07    0.00    2.27 ^ _23724_/B1 (OAI22_X1)
     1    1.67    0.02    0.03    2.30 v _23724_/ZN (OAI22_X1)
                                         _06229_ (net)
                  0.02    0.00    2.30 v _23725_/B2 (AOI21_X1)
     4   16.23    0.09    0.11    2.41 ^ _23725_/ZN (AOI21_X1)
                                         _06230_ (net)
                  0.09    0.00    2.41 ^ _23726_/A (BUF_X1)
    10   22.23    0.05    0.08    2.49 ^ _23726_/Z (BUF_X1)
                                         _06231_ (net)
                  0.05    0.00    2.49 ^ _24205_/B2 (OAI21_X1)
     1    1.33    0.02    0.02    2.52 v _24205_/ZN (OAI21_X1)
                                         _01371_ (net)
                  0.02    0.00    2.52 v gen_regfile_ff.register_file_i.rf_reg_q[182]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.52   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[182]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.52   data arrival time
-----------------------------------------------------------------------------
                                 -0.36   slack (VIOLATED)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: cs_registers_i.minstret_counter_i.counter_q[56]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3465.01    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  0.86    0.70    1.14 ^ cs_registers_i.minstret_counter_i.counter_q[56]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.14   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ cs_registers_i.minstret_counter_i.counter_q[56]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.15    2.05   library recovery time
                                  2.05   data required time
-----------------------------------------------------------------------------
                                  2.05   data required time
                                 -1.14   data arrival time
-----------------------------------------------------------------------------
                                  0.91   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    0.97    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[182]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/CK (DFF_X1)
     1    3.57    0.01    0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[1] (net)
                  0.01    0.00    0.09 ^ _16515_/A (BUF_X4)
     4   19.34    0.01    0.03    0.12 ^ _16515_/Z (BUF_X4)
                                         _10699_ (net)
                  0.01    0.00    0.12 ^ _16516_/A (BUF_X16)
    10   38.91    0.01    0.02    0.14 ^ _16516_/Z (BUF_X16)
                                         _10700_ (net)
                  0.01    0.00    0.14 ^ _16517_/A (BUF_X16)
    10   61.96    0.01    0.03    0.17 ^ _16517_/Z (BUF_X16)
                                         _10701_ (net)
                  0.01    0.00    0.17 ^ _16518_/A (BUF_X32)
    10   42.40    0.01    0.02    0.19 ^ _16518_/Z (BUF_X32)
                                         _10702_ (net)
                  0.01    0.00    0.20 ^ _16519_/A (BUF_X16)
    10   38.24    0.01    0.02    0.22 ^ _16519_/Z (BUF_X16)
                                         _10703_ (net)
                  0.01    0.00    0.22 ^ _16520_/A (BUF_X8)
    10   30.34    0.01    0.03    0.25 ^ _16520_/Z (BUF_X8)
                                         _10704_ (net)
                  0.01    0.00    0.25 ^ _16566_/A (BUF_X4)
    19   45.49    0.03    0.04    0.29 ^ _16566_/Z (BUF_X4)
                                         _10750_ (net)
                  0.03    0.01    0.30 ^ _18246_/A (BUF_X1)
    10   25.83    0.06    0.09    0.38 ^ _18246_/Z (BUF_X1)
                                         _12363_ (net)
                  0.06    0.00    0.39 ^ _18247_/A (BUF_X1)
    10   27.64    0.06    0.09    0.48 ^ _18247_/Z (BUF_X1)
                                         _12364_ (net)
                  0.06    0.00    0.48 ^ _18354_/S (MUX2_X1)
     1    1.22    0.01    0.06    0.54 v _18354_/Z (MUX2_X1)
                                         _12469_ (net)
                  0.01    0.00    0.54 v _18355_/B (MUX2_X1)
     1    1.26    0.01    0.06    0.60 v _18355_/Z (MUX2_X1)
                                         _12470_ (net)
                  0.01    0.00    0.60 v _18356_/B (MUX2_X1)
     1    0.96    0.01    0.06    0.66 v _18356_/Z (MUX2_X1)
                                         _12471_ (net)
                  0.01    0.00    0.66 v _18357_/B (MUX2_X1)
     1    1.58    0.01    0.06    0.71 v _18357_/Z (MUX2_X1)
                                         _12472_ (net)
                  0.01    0.00    0.71 v _18358_/B1 (AOI21_X1)
     8   33.38    0.16    0.18    0.89 ^ _18358_/ZN (AOI21_X1)
                                         _12473_ (net)
                  0.16    0.02    0.91 ^ _20581_/A1 (AND2_X1)
     1    1.70    0.01    0.05    0.96 ^ _20581_/ZN (AND2_X1)
                                         _03899_ (net)
                  0.01    0.00    0.96 ^ _20582_/A (AOI21_X1)
     2    7.47    0.03    0.02    0.98 v _20582_/ZN (AOI21_X1)
                                         _03900_ (net)
                  0.03    0.00    0.98 v _20603_/A (INV_X1)
     7   15.57    0.04    0.06    1.04 ^ _20603_/ZN (INV_X1)
                                         _03911_ (net)
                  0.04    0.00    1.04 ^ _20604_/A2 (NAND2_X1)
     1    3.56    0.02    0.02    1.07 v _20604_/ZN (NAND2_X1)
                                         _14828_ (net)
                  0.02    0.00    1.07 v _30153_/B (FA_X1)
     1    6.87    0.02    0.09    1.16 v _30153_/CO (FA_X1)
                                         _14830_ (net)
                  0.02    0.00    1.16 v _30168_/CI (FA_X1)
     1    1.76    0.01    0.11    1.27 ^ _30168_/S (FA_X1)
                                         _14892_ (net)
                  0.01    0.00    1.27 ^ _21493_/A (INV_X1)
     1    2.80    0.01    0.01    1.28 v _21493_/ZN (INV_X1)
                                         _14895_ (net)
                  0.01    0.00    1.28 v _30169_/CI (FA_X1)
     1    4.38    0.02    0.09    1.38 v _30169_/S (FA_X1)
                                         _14897_ (net)
                  0.02    0.00    1.38 v _30174_/A (FA_X1)
     1    2.03    0.01    0.12    1.49 ^ _30174_/S (FA_X1)
                                         _14916_ (net)
                  0.01    0.00    1.49 ^ _21168_/A (INV_X1)
     1    4.00    0.01    0.01    1.50 v _21168_/ZN (INV_X1)
                                         _14930_ (net)
                  0.01    0.00    1.50 v _30178_/A (FA_X1)
     1    5.64    0.02    0.12    1.62 ^ _30178_/S (FA_X1)
                                         _14934_ (net)
                  0.02    0.00    1.62 ^ _30179_/A (FA_X1)
     1    1.72    0.01    0.09    1.71 v _30179_/S (FA_X1)
                                         _14937_ (net)
                  0.01    0.00    1.71 v _21495_/A (INV_X1)
     1    3.99    0.01    0.02    1.73 ^ _21495_/ZN (INV_X1)
                                         _16125_ (net)
                  0.01    0.00    1.73 ^ _30534_/A (HA_X1)
     2    4.70    0.04    0.06    1.80 ^ _30534_/S (HA_X1)
                                         _16128_ (net)
                  0.04    0.00    1.80 ^ _23568_/B2 (AOI21_X1)
     3    6.36    0.02    0.03    1.83 v _23568_/ZN (AOI21_X1)
                                         _06079_ (net)
                  0.02    0.00    1.83 v _23570_/A (AOI21_X1)
     3    6.62    0.04    0.07    1.90 ^ _23570_/ZN (AOI21_X1)
                                         _06081_ (net)
                  0.04    0.00    1.90 ^ _23655_/A4 (AND4_X1)
     2    3.80    0.02    0.07    1.97 ^ _23655_/ZN (AND4_X1)
                                         _06162_ (net)
                  0.02    0.00    1.97 ^ _23717_/A1 (NOR2_X1)
     1    1.66    0.01    0.01    1.98 v _23717_/ZN (NOR2_X1)
                                         _06222_ (net)
                  0.01    0.00    1.98 v _23718_/B2 (AOI21_X1)
     3    9.98    0.06    0.07    2.05 ^ _23718_/ZN (AOI21_X1)
                                         _06223_ (net)
                  0.06    0.00    2.05 ^ _23719_/B1 (AOI21_X1)
     1    2.54    0.02    0.02    2.07 v _23719_/ZN (AOI21_X1)
                                         _06224_ (net)
                  0.02    0.00    2.07 v _23720_/B (XOR2_X1)
     1    8.93    0.05    0.07    2.15 ^ _23720_/Z (XOR2_X1)
                                         _06225_ (net)
                  0.05    0.00    2.15 ^ _23721_/A2 (NOR2_X1)
     1    1.66    0.02    0.01    2.16 v _23721_/ZN (NOR2_X1)
                                         _06226_ (net)
                  0.02    0.00    2.16 v _23722_/A3 (NOR3_X1)
     2    8.47    0.07    0.11    2.27 ^ _23722_/ZN (NOR3_X1)
                                         _06227_ (net)
                  0.07    0.00    2.27 ^ _23724_/B1 (OAI22_X1)
     1    1.67    0.02    0.03    2.30 v _23724_/ZN (OAI22_X1)
                                         _06229_ (net)
                  0.02    0.00    2.30 v _23725_/B2 (AOI21_X1)
     4   16.23    0.09    0.11    2.41 ^ _23725_/ZN (AOI21_X1)
                                         _06230_ (net)
                  0.09    0.00    2.41 ^ _23726_/A (BUF_X1)
    10   22.23    0.05    0.08    2.49 ^ _23726_/Z (BUF_X1)
                                         _06231_ (net)
                  0.05    0.00    2.49 ^ _24205_/B2 (OAI21_X1)
     1    1.33    0.02    0.02    2.52 v _24205_/ZN (OAI21_X1)
                                         _01371_ (net)
                  0.02    0.00    2.52 v gen_regfile_ff.register_file_i.rf_reg_q[182]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.52   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[182]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.52   data arrival time
-----------------------------------------------------------------------------
                                 -0.36   slack (VIOLATED)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max slew

Pin                                    Limit    Slew   Slack
------------------------------------------------------------
_20440_/ZN                              0.20    0.24   -0.04 (VIOLATED)

max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_22344_/ZN                             23.23   36.93  -13.70 (VIOLATED)
_20440_/ZN                             10.47   23.52  -13.05 (VIOLATED)
_27512_/ZN                             23.23   36.08  -12.85 (VIOLATED)
_22176_/ZN                             23.23   34.77  -11.54 (VIOLATED)
_27522_/ZN                             23.23   34.59  -11.35 (VIOLATED)
_17048_/Z                              25.33   36.28  -10.95 (VIOLATED)
_27504_/ZN                             23.23   33.49  -10.26 (VIOLATED)
_19924_/ZN                             25.33   34.91   -9.58 (VIOLATED)
_24776_/ZN                             16.02   24.97   -8.95 (VIOLATED)
_20328_/ZN                             16.02   24.88   -8.85 (VIOLATED)
_22089_/ZN                             23.23   31.85   -8.62 (VIOLATED)
_18417_/ZN                             26.02   34.44   -8.42 (VIOLATED)
_22284_/ZN                             23.23   31.64   -8.41 (VIOLATED)
_22217_/ZN                             23.23   31.61   -8.38 (VIOLATED)
_18358_/ZN                             25.33   33.38   -8.05 (VIOLATED)
_22073_/ZN                             23.23   31.20   -7.97 (VIOLATED)
_18303_/ZN                             25.33   33.16   -7.83 (VIOLATED)
_19183_/ZN                             26.70   34.36   -7.66 (VIOLATED)
_18471_/ZN                             25.33   32.89   -7.56 (VIOLATED)
_22911_/ZN                             10.47   17.93   -7.46 (VIOLATED)
_22133_/ZN                             23.23   30.68   -7.45 (VIOLATED)
_20890_/ZN                             16.02   23.39   -7.37 (VIOLATED)
_26507_/ZN                             13.01   20.30   -7.29 (VIOLATED)
_19553_/ZN                             26.02   33.22   -7.20 (VIOLATED)
_22052_/ZN                             23.23   29.98   -6.75 (VIOLATED)
_18977_/ZN                             26.02   32.76   -6.75 (VIOLATED)
_19370_/ZN                             26.02   32.23   -6.21 (VIOLATED)
_27740_/ZN                             10.47   16.63   -6.16 (VIOLATED)
_17534_/ZN                             13.81   19.90   -6.09 (VIOLATED)
_18429_/ZN                             26.02   31.91   -5.89 (VIOLATED)
_20147_/ZN                             10.47   16.22   -5.75 (VIOLATED)
_18215_/ZN                             26.02   31.72   -5.71 (VIOLATED)
_19731_/ZN                             26.02   31.70   -5.68 (VIOLATED)
_25831_/ZN                             10.47   16.15   -5.68 (VIOLATED)
_23513_/ZN                             13.81   19.40   -5.59 (VIOLATED)
_22363_/ZN                             26.05   31.23   -5.17 (VIOLATED)
_18055_/ZN                             28.99   33.92   -4.93 (VIOLATED)
_20319_/Z                              25.33   30.07   -4.74 (VIOLATED)
_18603_/ZN                             26.02   30.50   -4.48 (VIOLATED)
_18225_/ZN                             26.02   30.48   -4.47 (VIOLATED)
_20318_/Z                              25.33   28.56   -3.23 (VIOLATED)
_18615_/ZN                             28.99   31.66   -2.66 (VIOLATED)
_19384_/ZN                             26.70   29.05   -2.35 (VIOLATED)
_18028_/ZN                             26.02   28.36   -2.35 (VIOLATED)
_26289_/ZN                             13.81   15.97   -2.17 (VIOLATED)
_20352_/ZN                             16.02   17.71   -1.69 (VIOLATED)
_17229_/ZN                             16.02   17.36   -1.34 (VIOLATED)
_22366_/ZN                             16.02   17.26   -1.24 (VIOLATED)
_23322_/ZN                             10.47   11.57   -1.09 (VIOLATED)
_23367_/ZN                             16.02   17.00   -0.98 (VIOLATED)
_22868_/ZN                             10.47   11.41   -0.94 (VIOLATED)
_22831_/ZN                             10.47   11.38   -0.91 (VIOLATED)
_27770_/ZN                             10.47   11.24   -0.77 (VIOLATED)
_19863_/ZN                             25.33   26.05   -0.72 (VIOLATED)
_17619_/ZN                             16.02   16.70   -0.68 (VIOLATED)
_28321_/ZN                             16.02   16.48   -0.46 (VIOLATED)
_20148_/ZN                             10.47   10.87   -0.40 (VIOLATED)
_20174_/ZN                             11.48   11.86   -0.38 (VIOLATED)
_21836_/ZN                             10.47   10.77   -0.30 (VIOLATED)


==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
-0.04136066511273384

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
-0.2083

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
-13.702973365783691

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
23.23150062561035

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.5898

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 1

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 59

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 1145

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 948

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[182]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/CK (DFF_X1)
   0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/Q (DFF_X1)
   0.03    0.12 ^ _16515_/Z (BUF_X4)
   0.03    0.14 ^ _16516_/Z (BUF_X16)
   0.03    0.17 ^ _16517_/Z (BUF_X16)
   0.02    0.19 ^ _16518_/Z (BUF_X32)
   0.03    0.22 ^ _16519_/Z (BUF_X16)
   0.03    0.25 ^ _16520_/Z (BUF_X8)
   0.04    0.29 ^ _16566_/Z (BUF_X4)
   0.09    0.38 ^ _18246_/Z (BUF_X1)
   0.09    0.48 ^ _18247_/Z (BUF_X1)
   0.06    0.54 v _18354_/Z (MUX2_X1)
   0.06    0.60 v _18355_/Z (MUX2_X1)
   0.06    0.66 v _18356_/Z (MUX2_X1)
   0.06    0.71 v _18357_/Z (MUX2_X1)
   0.18    0.89 ^ _18358_/ZN (AOI21_X1)
   0.07    0.96 ^ _20581_/ZN (AND2_X1)
   0.02    0.98 v _20582_/ZN (AOI21_X1)
   0.06    1.04 ^ _20603_/ZN (INV_X1)
   0.03    1.07 v _20604_/ZN (NAND2_X1)
   0.09    1.16 v _30153_/CO (FA_X1)
   0.11    1.27 ^ _30168_/S (FA_X1)
   0.01    1.28 v _21493_/ZN (INV_X1)
   0.09    1.38 v _30169_/S (FA_X1)
   0.12    1.49 ^ _30174_/S (FA_X1)
   0.01    1.50 v _21168_/ZN (INV_X1)
   0.12    1.62 ^ _30178_/S (FA_X1)
   0.09    1.71 v _30179_/S (FA_X1)
   0.02    1.73 ^ _21495_/ZN (INV_X1)
   0.06    1.80 ^ _30534_/S (HA_X1)
   0.03    1.83 v _23568_/ZN (AOI21_X1)
   0.07    1.90 ^ _23570_/ZN (AOI21_X1)
   0.07    1.97 ^ _23655_/ZN (AND4_X1)
   0.01    1.98 v _23717_/ZN (NOR2_X1)
   0.07    2.05 ^ _23718_/ZN (AOI21_X1)
   0.03    2.07 v _23719_/ZN (AOI21_X1)
   0.07    2.15 ^ _23720_/Z (XOR2_X1)
   0.02    2.16 v _23721_/ZN (NOR2_X1)
   0.11    2.27 ^ _23722_/ZN (NOR3_X1)
   0.03    2.30 v _23724_/ZN (OAI22_X1)
   0.11    2.41 ^ _23725_/ZN (AOI21_X1)
   0.09    2.49 ^ _23726_/Z (BUF_X1)
   0.03    2.52 v _24205_/ZN (OAI21_X1)
   0.00    2.52 v gen_regfile_ff.register_file_i.rf_reg_q[182]$_DFFE_PN0P_/D (DFFR_X1)
           2.52   data arrival time

   2.20    2.20   clock core_clock (rise edge)
   0.00    2.20   clock network delay (ideal)
   0.00    2.20   clock reconvergence pessimism
           2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[182]$_DFFE_PN0P_/CK (DFFR_X1)
  -0.04    2.16   library setup time
           2.16   data required time
---------------------------------------------------------
           2.16   data required time
          -2.52   data arrival time
---------------------------------------------------------
          -0.36   slack (VIOLATED)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/CK (DFFR_X1)
   0.07    0.07 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/QN (DFFR_X1)
   0.01    0.08 v _28337_/ZN (OAI22_X1)
   0.00    0.08 v cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/D (DFFR_X1)
           0.08   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/CK (DFFR_X1)
   0.00    0.00   library hold time
           0.00   data required time
---------------------------------------------------------
           0.00   data required time
          -0.08   data arrival time
---------------------------------------------------------
           0.08   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
2.5171

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
-0.3608

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
-14.333956

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.11e-02   1.46e-03   1.56e-04   1.27e-02  16.2%
Combinational          2.98e-02   3.51e-02   4.29e-04   6.54e-02  83.3%
Clock                  1.63e-06   3.75e-04   2.97e-08   3.76e-04   0.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.09e-02   3.70e-02   5.85e-04   7.85e-02 100.0%
                          52.1%      47.1%       0.7%
