Fitter report for hl2b5up
Tue Oct 01 18:53:37 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Incremental Compilation Routing Preservation
 11. Pin-Out File
 12. Fitter Resource Usage Summary
 13. Fitter Partition Statistics
 14. Input Pins
 15. Output Pins
 16. Bidir Pins
 17. Dual Purpose and Dedicated Pins
 18. I/O Bank Usage
 19. All Package Pins
 20. PLL Summary
 21. PLL Usage
 22. I/O Assignment Warnings
 23. Fitter Resource Utilization by Entity
 24. Delay Chain Summary
 25. Pad To Core Delay Chain Fanout
 26. Control Signals
 27. Global & Other Fast Signals
 28. Non-Global High Fan-Out Signals
 29. Fitter RAM Summary
 30. |hermeslite|radio:radio_i|FirInterp8_1024:fi|firromI_1024:rom|altsyncram:altsyncram_component|altsyncram_8j91:auto_generated|ALTSYNCRAM
 31. |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|firromH:rom|altsyncram:altsyncram_component|altsyncram_od91:auto_generated|ALTSYNCRAM
 32. |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|firromH:rom|altsyncram:altsyncram_component|altsyncram_md91:auto_generated|ALTSYNCRAM
 33. |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|firromH:rom|altsyncram:altsyncram_component|altsyncram_kd91:auto_generated|ALTSYNCRAM
 34. |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|firromH:rom|altsyncram:altsyncram_component|altsyncram_qd91:auto_generated|ALTSYNCRAM
 35. |hermeslite|radio:radio_i|mix2:VNA1.mix2_0|nco2:nco2_i|sincos:sincos_i|coarserom:coarserom_i|altsyncram:rom_rtl_0|altsyncram_u371:auto_generated|ALTSYNCRAM
 36. |hermeslite|radio:radio_i|mix2:VNA1.MDC[2].mix2_i|nco2:nco2_i|sincos:sincos_i|coarserom:coarserom_i|altsyncram:rom_rtl_0|altsyncram_u371:auto_generated|ALTSYNCRAM
 37. Fitter DSP Block Usage Summary
 38. DSP Block Details
 39. Routing Usage Summary
 40. LAB Logic Elements
 41. LAB-wide Signals
 42. LAB Signals Sourced
 43. LAB Signals Sourced Out
 44. LAB Distinct Inputs
 45. I/O Rules Summary
 46. I/O Rules Details
 47. I/O Rules Matrix
 48. Fitter Device Options
 49. Operating Settings and Conditions
 50. Estimated Delay Added for Hold Timing Summary
 51. Estimated Delay Added for Hold Timing Details
 52. Fitter Messages
 53. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Successful - Tue Oct 01 18:53:36 2019       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; hl2b5up                                     ;
; Top-level Entity Name              ; hermeslite                                  ;
; Family                             ; Cyclone IV E                                ;
; Device                             ; EP4CE22E22C8                                ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 20,085 / 22,320 ( 90 % )                    ;
;     Total combinational functions  ; 15,170 / 22,320 ( 68 % )                    ;
;     Dedicated logic registers      ; 15,933 / 22,320 ( 71 % )                    ;
; Total registers                    ; 15971                                       ;
; Total pins                         ; 80 / 80 ( 100 % )                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 342,544 / 608,256 ( 56 % )                  ;
; Embedded Multiplier 9-bit elements ; 92 / 132 ( 70 % )                           ;
; Total PLLs                         ; 2 / 4 ( 50 % )                              ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; EP4CE22E22C8                          ;                                       ;
; Minimum Core Junction Temperature                                  ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                                    ;                                       ;
; Router Timing Optimization Level                                   ; MAXIMUM                               ; Normal                                ;
; Placement Effort Multiplier                                        ; 4.0                                   ; 1.0                                   ;
; Fit Attempts to Skip                                               ; 0                                     ; 0.0                                   ;
; Device I/O Standard                                                ; 3.3-V LVCMOS                          ;                                       ;
; SDO Pin                                                            ; On                                    ;                                       ;
; SCE Pin                                                            ; On                                    ;                                       ;
; DCLK Pin                                                           ; On                                    ;                                       ;
; Data[0] Pin                                                        ; On                                    ;                                       ;
; Perform Physical Synthesis for Combinational Logic for Performance ; On                                    ; Off                                   ;
; Fitter Effort                                                      ; Standard Fit                          ; Auto Fit                              ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                    ; On                                    ; On                                    ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Router Effort Multiplier                                           ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                       ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; PCI I/O                                                            ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input              ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                        ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.04        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   4.2%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------+-----------------+------------------+---------------------------------+-----------+----------------+------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                  ; Action          ; Operation        ; Reason                          ; Node Port ; Node Port Name ; Destination Node                                                                                                             ; Destination Port ; Destination Port Name ;
+-------------------------------------------------------------------------------------------------------+-----------------+------------------+---------------------------------+-----------+----------------+------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; ad9866:ad9866_i|rffe_ad9866_rx_d1[0]                                                                  ; Packed Register ; Register Packing ; Fast Input Register assignment  ; Q         ;                ; rffe_ad9866_rx[0]~input                                                                                                      ; O                ;                       ;
; ad9866:ad9866_i|rffe_ad9866_rx_d1[1]                                                                  ; Packed Register ; Register Packing ; Fast Input Register assignment  ; Q         ;                ; rffe_ad9866_rx[1]~input                                                                                                      ; O                ;                       ;
; ad9866:ad9866_i|rffe_ad9866_rx_d1[2]                                                                  ; Packed Register ; Register Packing ; Fast Input Register assignment  ; Q         ;                ; rffe_ad9866_rx[2]~input                                                                                                      ; O                ;                       ;
; ad9866:ad9866_i|rffe_ad9866_rx_d1[3]                                                                  ; Packed Register ; Register Packing ; Fast Input Register assignment  ; Q         ;                ; rffe_ad9866_rx[3]~input                                                                                                      ; O                ;                       ;
; ad9866:ad9866_i|rffe_ad9866_rx_d1[4]                                                                  ; Packed Register ; Register Packing ; Fast Input Register assignment  ; Q         ;                ; rffe_ad9866_rx[4]~input                                                                                                      ; O                ;                       ;
; ad9866:ad9866_i|rffe_ad9866_rx_d1[5]                                                                  ; Packed Register ; Register Packing ; Fast Input Register assignment  ; Q         ;                ; rffe_ad9866_rx[5]~input                                                                                                      ; O                ;                       ;
; ad9866:ad9866_i|rffe_ad9866_rxsync_d1                                                                 ; Packed Register ; Register Packing ; Fast Input Register assignment  ; Q         ;                ; rffe_ad9866_rxsync~input                                                                                                     ; O                ;                       ;
; ad9866:ad9866_i|rffe_ad9866_tx[0]                                                                     ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; rffe_ad9866_tx[0]~output                                                                                                     ; I                ;                       ;
; ad9866:ad9866_i|rffe_ad9866_tx[1]                                                                     ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; rffe_ad9866_tx[1]~output                                                                                                     ; I                ;                       ;
; ad9866:ad9866_i|rffe_ad9866_tx[2]                                                                     ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; rffe_ad9866_tx[2]~output                                                                                                     ; I                ;                       ;
; ad9866:ad9866_i|rffe_ad9866_tx[3]                                                                     ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; rffe_ad9866_tx[3]~output                                                                                                     ; I                ;                       ;
; ad9866:ad9866_i|rffe_ad9866_tx[4]                                                                     ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; rffe_ad9866_tx[4]~output                                                                                                     ; I                ;                       ;
; ad9866:ad9866_i|rffe_ad9866_tx[5]                                                                     ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; rffe_ad9866_tx[5]~output                                                                                                     ; I                ;                       ;
; ad9866:ad9866_i|rffe_ad9866_txsync                                                                    ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; rffe_ad9866_txsync~output                                                                                                    ; I                ;                       ;
; ad9866:ad9866_i|tx_en_d1                                                                              ; Duplicated      ; Register Packing ; Fast Output Register assignment ; Q         ;                ; ad9866:ad9866_i|tx_en_d1~_Duplicate_1                                                                                        ; Q                ;                       ;
; ad9866:ad9866_i|tx_en_d1                                                                              ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; rffe_ad9866_txquiet_n~output                                                                                                 ; I                ;                       ;
; control:control_i|ad9866ctrl:ad9866ctrl_i|dut2_data[15]                                               ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; rffe_ad9866_sdio~output                                                                                                      ; I                ;                       ;
; control:control_i|ad9866ctrl:ad9866ctrl_i|rffe_ad9866_sclk                                            ; Duplicated      ; Register Packing ; Fast Output Register assignment ; Q         ;                ; control:control_i|ad9866ctrl:ad9866ctrl_i|rffe_ad9866_sclk~_Duplicate_1                                                      ; Q                ;                       ;
; control:control_i|ad9866ctrl:ad9866ctrl_i|rffe_ad9866_sclk                                            ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; rffe_ad9866_sclk~output                                                                                                      ; I                ;                       ;
; control:control_i|ad9866ctrl:ad9866ctrl_i|rffe_ad9866_sen_n                                           ; Duplicated      ; Register Packing ; Fast Output Register assignment ; Q         ;                ; control:control_i|ad9866ctrl:ad9866ctrl_i|rffe_ad9866_sen_n~_Duplicate_1                                                     ; Q                ;                       ;
; control:control_i|ad9866ctrl:ad9866ctrl_i|rffe_ad9866_sen_n                                           ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; rffe_ad9866_sen_n~output                                                                                                     ; I                ;                       ;
; control:control_i|cw_support:cw_support_i|cw_delay_line[16]                                           ; Duplicated      ; Register Packing ; Fast Output Register assignment ; Q         ;                ; control:control_i|cw_support:cw_support_i|cw_delay_line[16]~_Duplicate_1                                                     ; Q                ;                       ;
; control:control_i|cw_support:cw_support_i|cw_delay_line[16]                                           ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; io_db1_5~output                                                                                                              ; I                ;                       ;
; control:control_i|i2c:i2c_i|i2c_bus2:i2c_bus2_i|i2c_master:i2c_master_i|scl_o_reg                     ; Duplicated      ; Register Packing ; Fast Output Register assignment ; Q         ;                ; control:control_i|i2c:i2c_i|i2c_bus2:i2c_bus2_i|i2c_master:i2c_master_i|scl_o_reg~_Duplicate_1                               ; Q                ;                       ;
; control:control_i|i2c:i2c_i|i2c_bus2:i2c_bus2_i|i2c_master:i2c_master_i|scl_o_reg                     ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; clk_scl1~output                                                                                                              ; I                ;                       ;
; control:control_i|i2c:i2c_i|i2c_bus2:i2c_bus2_i|i2c_master:i2c_master_i|scl_o_reg                     ; Inverted        ; Register Packing ; Fast Output Register assignment ; Q         ;                ;                                                                                                                              ;                  ;                       ;
; control:control_i|i2c:i2c_i|i2c_bus2:i2c_bus2_i|i2c_master:i2c_master_i|scl_o_reg~_Duplicate_1        ; Duplicated      ; Register Packing ; Fast Output Register assignment ; Q         ;                ; control:control_i|i2c:i2c_i|i2c_bus2:i2c_bus2_i|i2c_master:i2c_master_i|scl_o_reg~_Duplicate_2                               ; Q                ;                       ;
; control:control_i|i2c:i2c_i|i2c_bus2:i2c_bus2_i|i2c_master:i2c_master_i|scl_o_reg~_Duplicate_1        ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; io_scl2~output                                                                                                               ; I                ;                       ;
; control:control_i|i2c:i2c_i|i2c_bus2:i2c_bus2_i|i2c_master:i2c_master_i|scl_o_reg~_Duplicate_1        ; Inverted        ; Register Packing ; Fast Output Register assignment ; Q         ;                ;                                                                                                                              ;                  ;                       ;
; control:control_i|pwr_clk1p2                                                                          ; Duplicated      ; Register Packing ; Fast Output Register assignment ; Q         ;                ; control:control_i|pwr_clk1p2~_Duplicate_1                                                                                    ; Q                ;                       ;
; control:control_i|pwr_clk1p2                                                                          ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; pwr_clk1p2~output                                                                                                            ; I                ;                       ;
; control:control_i|pwr_clk3p3                                                                          ; Duplicated      ; Register Packing ; Fast Output Register assignment ; Q         ;                ; control:control_i|pwr_clk3p3~_Duplicate_1                                                                                    ; Q                ;                       ;
; control:control_i|pwr_clk3p3                                                                          ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; pwr_clk3p3~output                                                                                                            ; I                ;                       ;
; control:control_i|resetcounter[15]                                                                    ; Duplicated      ; Register Packing ; Fast Output Register assignment ; Q         ;                ; control:control_i|resetcounter[15]~_Duplicate_1                                                                              ; Q                ;                       ;
; control:control_i|resetcounter[15]                                                                    ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; rffe_ad9866_rst_n~output                                                                                                     ; I                ;                       ;
; control:control_i|slow_adc:slow_adc_i|i2c_master:i2c_master_i|scl_i_reg                               ; Inverted        ; Register Packing ; Fast Input Register assignment  ; Q         ;                ;                                                                                                                              ;                  ;                       ;
; control:control_i|slow_adc:slow_adc_i|i2c_master:i2c_master_i|scl_i_reg                               ; Packed Register ; Register Packing ; Fast Input Register assignment  ; Q         ;                ; io_adc_scl~input                                                                                                             ; O                ;                       ;
; control:control_i|slow_adc:slow_adc_i|i2c_master:i2c_master_i|scl_o_reg                               ; Duplicated      ; Register Packing ; Fast Output Register assignment ; Q         ;                ; control:control_i|slow_adc:slow_adc_i|i2c_master:i2c_master_i|scl_o_reg~_Duplicate_1                                         ; Q                ;                       ;
; control:control_i|slow_adc:slow_adc_i|i2c_master:i2c_master_i|scl_o_reg                               ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; io_adc_scl~output                                                                                                            ; I                ;                       ;
; control:control_i|slow_adc:slow_adc_i|i2c_master:i2c_master_i|scl_o_reg                               ; Inverted        ; Register Packing ; Fast Output Register assignment ; Q         ;                ;                                                                                                                              ;                  ;                       ;
; control:control_i|slow_adc:slow_adc_i|i2c_master:i2c_master_i|sda_i_reg                               ; Inverted        ; Register Packing ; Fast Input Register assignment  ; Q         ;                ;                                                                                                                              ;                  ;                       ;
; control:control_i|slow_adc:slow_adc_i|i2c_master:i2c_master_i|sda_i_reg                               ; Packed Register ; Register Packing ; Fast Input Register assignment  ; Q         ;                ; io_adc_sda~input                                                                                                             ; O                ;                       ;
; control:control_i|slow_adc:slow_adc_i|i2c_master:i2c_master_i|sda_i_reg~INV                           ; Created         ; Register Packing ; Fast Input Register assignment  ; COMBOUT   ;                ;                                                                                                                              ;                  ;                       ;
; control:control_i|slow_adc:slow_adc_i|i2c_master:i2c_master_i|sda_o_reg                               ; Duplicated      ; Register Packing ; Fast Output Register assignment ; Q         ;                ; control:control_i|slow_adc:slow_adc_i|i2c_master:i2c_master_i|sda_o_reg~_Duplicate_1                                         ; Q                ;                       ;
; control:control_i|slow_adc:slow_adc_i|i2c_master:i2c_master_i|sda_o_reg                               ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; io_adc_sda~output                                                                                                            ; I                ;                       ;
; control:control_i|slow_adc:slow_adc_i|i2c_master:i2c_master_i|sda_o_reg                               ; Inverted        ; Register Packing ; Fast Output Register assignment ; Q         ;                ;                                                                                                                              ;                  ;                       ;
; radio:radio_i|FirInterp8_1024:fi|reg_coef[0]                                                          ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|FirInterp8_1024:fi|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1                                            ; DATAB            ;                       ;
; radio:radio_i|FirInterp8_1024:fi|reg_coef[0]                                                          ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|FirInterp8_1024:fi|reg_coef[0]~_Duplicate_1                                                                    ; Q                ;                       ;
; radio:radio_i|FirInterp8_1024:fi|reg_coef[0]~_Duplicate_1                                             ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|FirInterp8_1024:fi|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1                                            ; DATAB            ;                       ;
; radio:radio_i|FirInterp8_1024:fi|reg_coef[1]                                                          ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|FirInterp8_1024:fi|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1                                            ; DATAB            ;                       ;
; radio:radio_i|FirInterp8_1024:fi|reg_coef[1]                                                          ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|FirInterp8_1024:fi|reg_coef[1]~_Duplicate_1                                                                    ; Q                ;                       ;
; radio:radio_i|FirInterp8_1024:fi|reg_coef[1]~_Duplicate_1                                             ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|FirInterp8_1024:fi|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1                                            ; DATAB            ;                       ;
; radio:radio_i|FirInterp8_1024:fi|reg_coef[2]                                                          ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|FirInterp8_1024:fi|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1                                            ; DATAB            ;                       ;
; radio:radio_i|FirInterp8_1024:fi|reg_coef[2]                                                          ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|FirInterp8_1024:fi|reg_coef[2]~_Duplicate_1                                                                    ; Q                ;                       ;
; radio:radio_i|FirInterp8_1024:fi|reg_coef[2]~_Duplicate_1                                             ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|FirInterp8_1024:fi|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1                                            ; DATAB            ;                       ;
; radio:radio_i|FirInterp8_1024:fi|reg_coef[3]                                                          ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|FirInterp8_1024:fi|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1                                            ; DATAB            ;                       ;
; radio:radio_i|FirInterp8_1024:fi|reg_coef[3]                                                          ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|FirInterp8_1024:fi|reg_coef[3]~_Duplicate_1                                                                    ; Q                ;                       ;
; radio:radio_i|FirInterp8_1024:fi|reg_coef[3]~_Duplicate_1                                             ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|FirInterp8_1024:fi|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1                                            ; DATAB            ;                       ;
; radio:radio_i|FirInterp8_1024:fi|reg_coef[4]                                                          ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|FirInterp8_1024:fi|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1                                            ; DATAB            ;                       ;
; radio:radio_i|FirInterp8_1024:fi|reg_coef[4]                                                          ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|FirInterp8_1024:fi|reg_coef[4]~_Duplicate_1                                                                    ; Q                ;                       ;
; radio:radio_i|FirInterp8_1024:fi|reg_coef[4]~_Duplicate_1                                             ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|FirInterp8_1024:fi|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1                                            ; DATAB            ;                       ;
; radio:radio_i|FirInterp8_1024:fi|reg_coef[5]                                                          ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|FirInterp8_1024:fi|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1                                            ; DATAB            ;                       ;
; radio:radio_i|FirInterp8_1024:fi|reg_coef[5]                                                          ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|FirInterp8_1024:fi|reg_coef[5]~_Duplicate_1                                                                    ; Q                ;                       ;
; radio:radio_i|FirInterp8_1024:fi|reg_coef[5]~_Duplicate_1                                             ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|FirInterp8_1024:fi|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1                                            ; DATAB            ;                       ;
; radio:radio_i|FirInterp8_1024:fi|reg_coef[6]                                                          ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|FirInterp8_1024:fi|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1                                            ; DATAB            ;                       ;
; radio:radio_i|FirInterp8_1024:fi|reg_coef[6]                                                          ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|FirInterp8_1024:fi|reg_coef[6]~_Duplicate_1                                                                    ; Q                ;                       ;
; radio:radio_i|FirInterp8_1024:fi|reg_coef[6]~_Duplicate_1                                             ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|FirInterp8_1024:fi|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1                                            ; DATAB            ;                       ;
; radio:radio_i|FirInterp8_1024:fi|reg_coef[7]                                                          ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|FirInterp8_1024:fi|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1                                            ; DATAB            ;                       ;
; radio:radio_i|FirInterp8_1024:fi|reg_coef[7]                                                          ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|FirInterp8_1024:fi|reg_coef[7]~_Duplicate_1                                                                    ; Q                ;                       ;
; radio:radio_i|FirInterp8_1024:fi|reg_coef[7]~_Duplicate_1                                             ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|FirInterp8_1024:fi|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1                                            ; DATAB            ;                       ;
; radio:radio_i|FirInterp8_1024:fi|reg_coef[8]                                                          ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|FirInterp8_1024:fi|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1                                            ; DATAB            ;                       ;
; radio:radio_i|FirInterp8_1024:fi|reg_coef[8]                                                          ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|FirInterp8_1024:fi|reg_coef[8]~_Duplicate_1                                                                    ; Q                ;                       ;
; radio:radio_i|FirInterp8_1024:fi|reg_coef[8]~_Duplicate_1                                             ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|FirInterp8_1024:fi|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1                                            ; DATAB            ;                       ;
; radio:radio_i|FirInterp8_1024:fi|reg_coef[9]                                                          ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|FirInterp8_1024:fi|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1                                            ; DATAB            ;                       ;
; radio:radio_i|FirInterp8_1024:fi|reg_coef[9]                                                          ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|FirInterp8_1024:fi|reg_coef[9]~_Duplicate_1                                                                    ; Q                ;                       ;
; radio:radio_i|FirInterp8_1024:fi|reg_coef[9]~_Duplicate_1                                             ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|FirInterp8_1024:fi|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1                                            ; DATAB            ;                       ;
; radio:radio_i|FirInterp8_1024:fi|reg_coef[10]                                                         ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|FirInterp8_1024:fi|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1                                            ; DATAB            ;                       ;
; radio:radio_i|FirInterp8_1024:fi|reg_coef[10]                                                         ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|FirInterp8_1024:fi|reg_coef[10]~_Duplicate_1                                                                   ; Q                ;                       ;
; radio:radio_i|FirInterp8_1024:fi|reg_coef[10]~_Duplicate_1                                            ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|FirInterp8_1024:fi|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1                                            ; DATAB            ;                       ;
; radio:radio_i|FirInterp8_1024:fi|reg_coef[11]                                                         ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|FirInterp8_1024:fi|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1                                            ; DATAB            ;                       ;
; radio:radio_i|FirInterp8_1024:fi|reg_coef[11]                                                         ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|FirInterp8_1024:fi|reg_coef[11]~_Duplicate_1                                                                   ; Q                ;                       ;
; radio:radio_i|FirInterp8_1024:fi|reg_coef[11]~_Duplicate_1                                            ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|FirInterp8_1024:fi|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1                                            ; DATAB            ;                       ;
; radio:radio_i|FirInterp8_1024:fi|reg_coef[12]                                                         ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|FirInterp8_1024:fi|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1                                            ; DATAB            ;                       ;
; radio:radio_i|FirInterp8_1024:fi|reg_coef[12]                                                         ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|FirInterp8_1024:fi|reg_coef[12]~_Duplicate_1                                                                   ; Q                ;                       ;
; radio:radio_i|FirInterp8_1024:fi|reg_coef[12]~_Duplicate_1                                            ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|FirInterp8_1024:fi|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1                                            ; DATAB            ;                       ;
; radio:radio_i|FirInterp8_1024:fi|reg_coef[13]                                                         ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|FirInterp8_1024:fi|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1                                            ; DATAB            ;                       ;
; radio:radio_i|FirInterp8_1024:fi|reg_coef[13]                                                         ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|FirInterp8_1024:fi|reg_coef[13]~_Duplicate_1                                                                   ; Q                ;                       ;
; radio:radio_i|FirInterp8_1024:fi|reg_coef[13]~_Duplicate_1                                            ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|FirInterp8_1024:fi|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1                                            ; DATAB            ;                       ;
; radio:radio_i|FirInterp8_1024:fi|reg_coef[14]                                                         ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|FirInterp8_1024:fi|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1                                            ; DATAB            ;                       ;
; radio:radio_i|FirInterp8_1024:fi|reg_coef[14]                                                         ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|FirInterp8_1024:fi|reg_coef[14]~_Duplicate_1                                                                   ; Q                ;                       ;
; radio:radio_i|FirInterp8_1024:fi|reg_coef[14]~_Duplicate_1                                            ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|FirInterp8_1024:fi|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1                                            ; DATAB            ;                       ;
; radio:radio_i|FirInterp8_1024:fi|reg_coef[15]                                                         ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|FirInterp8_1024:fi|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1                                            ; DATAB            ;                       ;
; radio:radio_i|FirInterp8_1024:fi|reg_coef[15]                                                         ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|FirInterp8_1024:fi|reg_coef[15]~_Duplicate_1                                                                   ; Q                ;                       ;
; radio:radio_i|FirInterp8_1024:fi|reg_coef[15]~_Duplicate_1                                            ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|FirInterp8_1024:fi|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1                                            ; DATAB            ;                       ;
; radio:radio_i|FirInterp8_1024:fi|reg_coef[16]                                                         ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|FirInterp8_1024:fi|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1                                            ; DATAB            ;                       ;
; radio:radio_i|FirInterp8_1024:fi|reg_coef[16]                                                         ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|FirInterp8_1024:fi|reg_coef[16]~_Duplicate_1                                                                   ; Q                ;                       ;
; radio:radio_i|FirInterp8_1024:fi|reg_coef[16]~_Duplicate_1                                            ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|FirInterp8_1024:fi|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1                                            ; DATAB            ;                       ;
; radio:radio_i|FirInterp8_1024:fi|reg_coef[17]                                                         ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|FirInterp8_1024:fi|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1                                            ; DATAB            ;                       ;
; radio:radio_i|FirInterp8_1024:fi|reg_coef[17]                                                         ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|FirInterp8_1024:fi|reg_coef[17]~_Duplicate_1                                                                   ; Q                ;                       ;
; radio:radio_i|FirInterp8_1024:fi|reg_coef[17]~_Duplicate_1                                            ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|FirInterp8_1024:fi|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1                                            ; DATAB            ;                       ;
; radio:radio_i|FirInterp8_1024:fi|reg_q[0]                                                             ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|FirInterp8_1024:fi|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1                                            ; DATAA            ;                       ;
; radio:radio_i|FirInterp8_1024:fi|reg_q[1]                                                             ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|FirInterp8_1024:fi|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1                                            ; DATAA            ;                       ;
; radio:radio_i|FirInterp8_1024:fi|reg_q[2]                                                             ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|FirInterp8_1024:fi|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1                                            ; DATAA            ;                       ;
; radio:radio_i|FirInterp8_1024:fi|reg_q[3]                                                             ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|FirInterp8_1024:fi|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1                                            ; DATAA            ;                       ;
; radio:radio_i|FirInterp8_1024:fi|reg_q[4]                                                             ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|FirInterp8_1024:fi|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1                                            ; DATAA            ;                       ;
; radio:radio_i|FirInterp8_1024:fi|reg_q[5]                                                             ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|FirInterp8_1024:fi|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1                                            ; DATAA            ;                       ;
; radio:radio_i|FirInterp8_1024:fi|reg_q[6]                                                             ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|FirInterp8_1024:fi|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1                                            ; DATAA            ;                       ;
; radio:radio_i|FirInterp8_1024:fi|reg_q[7]                                                             ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|FirInterp8_1024:fi|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1                                            ; DATAA            ;                       ;
; radio:radio_i|FirInterp8_1024:fi|reg_q[8]                                                             ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|FirInterp8_1024:fi|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1                                            ; DATAA            ;                       ;
; radio:radio_i|FirInterp8_1024:fi|reg_q[9]                                                             ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|FirInterp8_1024:fi|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1                                            ; DATAA            ;                       ;
; radio:radio_i|FirInterp8_1024:fi|reg_q[10]                                                            ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|FirInterp8_1024:fi|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1                                            ; DATAA            ;                       ;
; radio:radio_i|FirInterp8_1024:fi|reg_q[11]                                                            ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|FirInterp8_1024:fi|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1                                            ; DATAA            ;                       ;
; radio:radio_i|FirInterp8_1024:fi|reg_q[12]                                                            ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|FirInterp8_1024:fi|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1                                            ; DATAA            ;                       ;
; radio:radio_i|FirInterp8_1024:fi|reg_q[13]                                                            ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|FirInterp8_1024:fi|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1                                            ; DATAA            ;                       ;
; radio:radio_i|FirInterp8_1024:fi|reg_q[14]                                                            ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|FirInterp8_1024:fi|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1                                            ; DATAA            ;                       ;
; radio:radio_i|FirInterp8_1024:fi|reg_q[15]                                                            ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|FirInterp8_1024:fi|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1                                            ; DATAA            ;                       ;
; radio:radio_i|FirInterp8_1024:fi|reg_q[16]                                                            ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|FirInterp8_1024:fi|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1                                            ; DATAA            ;                       ;
; radio:radio_i|FirInterp8_1024:fi|reg_q[17]                                                            ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|FirInterp8_1024:fi|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1                                            ; DATAA            ;                       ;
; radio:radio_i|FirInterp8_1024:fi|reg_q[18]                                                            ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|FirInterp8_1024:fi|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1                                            ; DATAA            ;                       ;
; radio:radio_i|FirInterp8_1024:fi|reg_q[19]                                                            ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|FirInterp8_1024:fi|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1                                            ; DATAA            ;                       ;
; radio:radio_i|FirInterp8_1024:fi|reg_q[20]                                                            ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|FirInterp8_1024:fi|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1                                            ; DATAA            ;                       ;
; radio:radio_i|FirInterp8_1024:fi|reg_q[21]                                                            ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|FirInterp8_1024:fi|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1                                            ; DATAA            ;                       ;
; radio:radio_i|FirInterp8_1024:fi|reg_q[22]                                                            ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|FirInterp8_1024:fi|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1                                            ; DATAA            ;                       ;
; radio:radio_i|FirInterp8_1024:fi|reg_q[23]                                                            ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|FirInterp8_1024:fi|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1                                            ; DATAA            ;                       ;
; radio:radio_i|FirInterp8_1024:fi|reg_q[24]                                                            ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|FirInterp8_1024:fi|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1                                            ; DATAA            ;                       ;
; radio:radio_i|FirInterp8_1024:fi|reg_q[25]                                                            ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|FirInterp8_1024:fi|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1                                            ; DATAA            ;                       ;
; radio:radio_i|FirInterp8_1024:fi|reg_q[26]                                                            ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|FirInterp8_1024:fi|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1                                            ; DATAA            ;                       ;
; radio:radio_i|FirInterp8_1024:fi|reg_q[27]                                                            ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|FirInterp8_1024:fi|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1                                            ; DATAA            ;                       ;
; radio:radio_i|FirInterp8_1024:fi|reg_q[28]                                                            ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|FirInterp8_1024:fi|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1                                            ; DATAA            ;                       ;
; radio:radio_i|FirInterp8_1024:fi|reg_q[29]                                                            ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|FirInterp8_1024:fi|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1                                            ; DATAA            ;                       ;
; radio:radio_i|FirInterp8_1024:fi|reg_q[30]                                                            ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|FirInterp8_1024:fi|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1                                            ; DATAA            ;                       ;
; radio:radio_i|FirInterp8_1024:fi|reg_q[31]                                                            ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|FirInterp8_1024:fi|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1                                            ; DATAA            ;                       ;
; radio:radio_i|FirInterp8_1024:fi|reg_q[32]                                                            ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|FirInterp8_1024:fi|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1                                            ; DATAA            ;                       ;
; radio:radio_i|FirInterp8_1024:fi|reg_q[33]                                                            ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|FirInterp8_1024:fi|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1                                            ; DATAA            ;                       ;
; radio:radio_i|FirInterp8_1024:fi|reg_q[34]                                                            ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|FirInterp8_1024:fi|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1                                            ; DATAA            ;                       ;
; radio:radio_i|FirInterp8_1024:fi|reg_q[35]                                                            ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|FirInterp8_1024:fi|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1                                            ; DATAA            ;                       ;
; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|adcq[0]                                                         ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|mix2:VNA1.mix2_0|lpm_mult:Mult0|mult_06t:auto_generated|mac_mult1                                              ; DATAA            ;                       ;
; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|adcq[0]                                                         ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|adcq[0]~_Duplicate_1                                                                   ; Q                ;                       ;
; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|adcq[0]~_Duplicate_1                                            ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|mix2:VNA1.mix2_0|lpm_mult:Mult1|mult_06t:auto_generated|mac_mult1                                              ; DATAA            ;                       ;
; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|adcq[0]~_Duplicate_1                                            ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|adcq[0]~_Duplicate_2                                                                   ; Q                ;                       ;
; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|adcq[0]~_Duplicate_2                                            ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|lpm_mult:Mult0|mult_06t:auto_generated|mac_mult1                                       ; DATAA            ;                       ;
; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|adcq[0]~_Duplicate_2                                            ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|adcq[0]~_Duplicate_3                                                                   ; Q                ;                       ;
; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|adcq[0]~_Duplicate_3                                            ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|lpm_mult:Mult1|mult_06t:auto_generated|mac_mult1                                       ; DATAA            ;                       ;
; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|adcq[1]                                                         ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|mix2:VNA1.mix2_0|lpm_mult:Mult0|mult_06t:auto_generated|mac_mult1                                              ; DATAA            ;                       ;
; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|adcq[1]                                                         ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|adcq[1]~_Duplicate_1                                                                   ; Q                ;                       ;
; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|adcq[1]~_Duplicate_1                                            ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|mix2:VNA1.mix2_0|lpm_mult:Mult1|mult_06t:auto_generated|mac_mult1                                              ; DATAA            ;                       ;
; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|adcq[1]~_Duplicate_1                                            ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|adcq[1]~_Duplicate_2                                                                   ; Q                ;                       ;
; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|adcq[1]~_Duplicate_2                                            ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|lpm_mult:Mult0|mult_06t:auto_generated|mac_mult1                                       ; DATAA            ;                       ;
; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|adcq[1]~_Duplicate_2                                            ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|adcq[1]~_Duplicate_3                                                                   ; Q                ;                       ;
; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|adcq[1]~_Duplicate_3                                            ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|lpm_mult:Mult1|mult_06t:auto_generated|mac_mult1                                       ; DATAA            ;                       ;
; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|adcq[2]                                                         ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|mix2:VNA1.mix2_0|lpm_mult:Mult0|mult_06t:auto_generated|mac_mult1                                              ; DATAA            ;                       ;
; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|adcq[2]                                                         ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|adcq[2]~_Duplicate_1                                                                   ; Q                ;                       ;
; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|adcq[2]~_Duplicate_1                                            ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|mix2:VNA1.mix2_0|lpm_mult:Mult1|mult_06t:auto_generated|mac_mult1                                              ; DATAA            ;                       ;
; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|adcq[2]~_Duplicate_1                                            ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|adcq[2]~_Duplicate_2                                                                   ; Q                ;                       ;
; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|adcq[2]~_Duplicate_2                                            ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|lpm_mult:Mult0|mult_06t:auto_generated|mac_mult1                                       ; DATAA            ;                       ;
; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|adcq[2]~_Duplicate_2                                            ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|adcq[2]~_Duplicate_3                                                                   ; Q                ;                       ;
; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|adcq[2]~_Duplicate_3                                            ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|lpm_mult:Mult1|mult_06t:auto_generated|mac_mult1                                       ; DATAA            ;                       ;
; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|adcq[3]                                                         ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|mix2:VNA1.mix2_0|lpm_mult:Mult0|mult_06t:auto_generated|mac_mult1                                              ; DATAA            ;                       ;
; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|adcq[3]                                                         ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|adcq[3]~_Duplicate_1                                                                   ; Q                ;                       ;
; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|adcq[3]~_Duplicate_1                                            ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|mix2:VNA1.mix2_0|lpm_mult:Mult1|mult_06t:auto_generated|mac_mult1                                              ; DATAA            ;                       ;
; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|adcq[3]~_Duplicate_1                                            ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|adcq[3]~_Duplicate_2                                                                   ; Q                ;                       ;
; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|adcq[3]~_Duplicate_2                                            ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|lpm_mult:Mult0|mult_06t:auto_generated|mac_mult1                                       ; DATAA            ;                       ;
; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|adcq[3]~_Duplicate_2                                            ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|adcq[3]~_Duplicate_3                                                                   ; Q                ;                       ;
; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|adcq[3]~_Duplicate_3                                            ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|lpm_mult:Mult1|mult_06t:auto_generated|mac_mult1                                       ; DATAA            ;                       ;
; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|adcq[4]                                                         ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|mix2:VNA1.mix2_0|lpm_mult:Mult0|mult_06t:auto_generated|mac_mult1                                              ; DATAA            ;                       ;
; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|adcq[4]                                                         ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|adcq[4]~_Duplicate_1                                                                   ; Q                ;                       ;
; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|adcq[4]~_Duplicate_1                                            ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|mix2:VNA1.mix2_0|lpm_mult:Mult1|mult_06t:auto_generated|mac_mult1                                              ; DATAA            ;                       ;
; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|adcq[4]~_Duplicate_1                                            ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|adcq[4]~_Duplicate_2                                                                   ; Q                ;                       ;
; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|adcq[4]~_Duplicate_2                                            ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|lpm_mult:Mult0|mult_06t:auto_generated|mac_mult1                                       ; DATAA            ;                       ;
; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|adcq[4]~_Duplicate_2                                            ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|adcq[4]~_Duplicate_3                                                                   ; Q                ;                       ;
; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|adcq[4]~_Duplicate_3                                            ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|lpm_mult:Mult1|mult_06t:auto_generated|mac_mult1                                       ; DATAA            ;                       ;
; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|adcq[5]                                                         ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|mix2:VNA1.mix2_0|lpm_mult:Mult0|mult_06t:auto_generated|mac_mult1                                              ; DATAA            ;                       ;
; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|adcq[5]                                                         ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|adcq[5]~_Duplicate_1                                                                   ; Q                ;                       ;
; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|adcq[5]~_Duplicate_1                                            ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|mix2:VNA1.mix2_0|lpm_mult:Mult1|mult_06t:auto_generated|mac_mult1                                              ; DATAA            ;                       ;
; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|adcq[5]~_Duplicate_1                                            ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|adcq[5]~_Duplicate_2                                                                   ; Q                ;                       ;
; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|adcq[5]~_Duplicate_2                                            ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|lpm_mult:Mult0|mult_06t:auto_generated|mac_mult1                                       ; DATAA            ;                       ;
; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|adcq[5]~_Duplicate_2                                            ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|adcq[5]~_Duplicate_3                                                                   ; Q                ;                       ;
; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|adcq[5]~_Duplicate_3                                            ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|lpm_mult:Mult1|mult_06t:auto_generated|mac_mult1                                       ; DATAA            ;                       ;
; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|adcq[6]                                                         ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|mix2:VNA1.mix2_0|lpm_mult:Mult0|mult_06t:auto_generated|mac_mult1                                              ; DATAA            ;                       ;
; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|adcq[6]                                                         ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|adcq[6]~_Duplicate_1                                                                   ; Q                ;                       ;
; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|adcq[6]~_Duplicate_1                                            ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|mix2:VNA1.mix2_0|lpm_mult:Mult1|mult_06t:auto_generated|mac_mult1                                              ; DATAA            ;                       ;
; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|adcq[6]~_Duplicate_1                                            ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|adcq[6]~_Duplicate_2                                                                   ; Q                ;                       ;
; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|adcq[6]~_Duplicate_2                                            ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|lpm_mult:Mult0|mult_06t:auto_generated|mac_mult1                                       ; DATAA            ;                       ;
; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|adcq[6]~_Duplicate_2                                            ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|adcq[6]~_Duplicate_3                                                                   ; Q                ;                       ;
; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|adcq[6]~_Duplicate_3                                            ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|lpm_mult:Mult1|mult_06t:auto_generated|mac_mult1                                       ; DATAA            ;                       ;
; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|adcq[7]                                                         ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|mix2:VNA1.mix2_0|lpm_mult:Mult0|mult_06t:auto_generated|mac_mult1                                              ; DATAA            ;                       ;
; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|adcq[7]                                                         ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|adcq[7]~_Duplicate_1                                                                   ; Q                ;                       ;
; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|adcq[7]~_Duplicate_1                                            ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|mix2:VNA1.mix2_0|lpm_mult:Mult1|mult_06t:auto_generated|mac_mult1                                              ; DATAA            ;                       ;
; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|adcq[7]~_Duplicate_1                                            ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|adcq[7]~_Duplicate_2                                                                   ; Q                ;                       ;
; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|adcq[7]~_Duplicate_2                                            ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|lpm_mult:Mult0|mult_06t:auto_generated|mac_mult1                                       ; DATAA            ;                       ;
; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|adcq[7]~_Duplicate_2                                            ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|adcq[7]~_Duplicate_3                                                                   ; Q                ;                       ;
; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|adcq[7]~_Duplicate_3                                            ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|lpm_mult:Mult1|mult_06t:auto_generated|mac_mult1                                       ; DATAA            ;                       ;
; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|adcq[8]                                                         ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|mix2:VNA1.mix2_0|lpm_mult:Mult0|mult_06t:auto_generated|mac_mult1                                              ; DATAA            ;                       ;
; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|adcq[8]                                                         ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|adcq[8]~_Duplicate_1                                                                   ; Q                ;                       ;
; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|adcq[8]~_Duplicate_1                                            ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|mix2:VNA1.mix2_0|lpm_mult:Mult1|mult_06t:auto_generated|mac_mult1                                              ; DATAA            ;                       ;
; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|adcq[8]~_Duplicate_1                                            ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|adcq[8]~_Duplicate_2                                                                   ; Q                ;                       ;
; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|adcq[8]~_Duplicate_2                                            ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|lpm_mult:Mult0|mult_06t:auto_generated|mac_mult1                                       ; DATAA            ;                       ;
; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|adcq[8]~_Duplicate_2                                            ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|adcq[8]~_Duplicate_3                                                                   ; Q                ;                       ;
; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|adcq[8]~_Duplicate_3                                            ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|lpm_mult:Mult1|mult_06t:auto_generated|mac_mult1                                       ; DATAA            ;                       ;
; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|adcq[9]                                                         ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|mix2:VNA1.mix2_0|lpm_mult:Mult0|mult_06t:auto_generated|mac_mult1                                              ; DATAA            ;                       ;
; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|adcq[9]                                                         ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|adcq[9]~_Duplicate_1                                                                   ; Q                ;                       ;
; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|adcq[9]~_Duplicate_1                                            ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|mix2:VNA1.mix2_0|lpm_mult:Mult1|mult_06t:auto_generated|mac_mult1                                              ; DATAA            ;                       ;
; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|adcq[9]~_Duplicate_1                                            ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|adcq[9]~_Duplicate_2                                                                   ; Q                ;                       ;
; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|adcq[9]~_Duplicate_2                                            ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|lpm_mult:Mult0|mult_06t:auto_generated|mac_mult1                                       ; DATAA            ;                       ;
; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|adcq[9]~_Duplicate_2                                            ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|adcq[9]~_Duplicate_3                                                                   ; Q                ;                       ;
; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|adcq[9]~_Duplicate_3                                            ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|lpm_mult:Mult1|mult_06t:auto_generated|mac_mult1                                       ; DATAA            ;                       ;
; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|adcq[10]                                                        ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|mix2:VNA1.mix2_0|lpm_mult:Mult0|mult_06t:auto_generated|mac_mult1                                              ; DATAA            ;                       ;
; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|adcq[10]                                                        ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|adcq[10]~_Duplicate_1                                                                  ; Q                ;                       ;
; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|adcq[10]~_Duplicate_1                                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|mix2:VNA1.mix2_0|lpm_mult:Mult1|mult_06t:auto_generated|mac_mult1                                              ; DATAA            ;                       ;
; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|adcq[10]~_Duplicate_1                                           ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|adcq[10]~_Duplicate_2                                                                  ; Q                ;                       ;
; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|adcq[10]~_Duplicate_2                                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|lpm_mult:Mult0|mult_06t:auto_generated|mac_mult1                                       ; DATAA            ;                       ;
; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|adcq[10]~_Duplicate_2                                           ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|adcq[10]~_Duplicate_3                                                                  ; Q                ;                       ;
; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|adcq[10]~_Duplicate_3                                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|lpm_mult:Mult1|mult_06t:auto_generated|mac_mult1                                       ; DATAA            ;                       ;
; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|adcq[11]                                                        ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|mix2:VNA1.mix2_0|lpm_mult:Mult0|mult_06t:auto_generated|mac_mult1                                              ; DATAA            ;                       ;
; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|adcq[11]                                                        ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|adcq[11]~_Duplicate_1                                                                  ; Q                ;                       ;
; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|adcq[11]~_Duplicate_1                                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|mix2:VNA1.mix2_0|lpm_mult:Mult1|mult_06t:auto_generated|mac_mult1                                              ; DATAA            ;                       ;
; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|adcq[11]~_Duplicate_1                                           ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|adcq[11]~_Duplicate_2                                                                  ; Q                ;                       ;
; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|adcq[11]~_Duplicate_2                                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|lpm_mult:Mult0|mult_06t:auto_generated|mac_mult1                                       ; DATAA            ;                       ;
; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|adcq[11]~_Duplicate_2                                           ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|adcq[11]~_Duplicate_3                                                                  ; Q                ;                       ;
; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|adcq[11]~_Duplicate_3                                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|lpm_mult:Mult1|mult_06t:auto_generated|mac_mult1                                       ; DATAA            ;                       ;
; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|i_data_d[10]                                                    ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|lpm_mult:Mult0|mult_06t:auto_generated|mac_out2                                        ; DATAOUT          ;                       ;
; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|i_data_d[11]                                                    ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|lpm_mult:Mult0|mult_06t:auto_generated|mac_out2                                        ; DATAOUT          ;                       ;
; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|i_data_d[12]                                                    ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|lpm_mult:Mult0|mult_06t:auto_generated|mac_out2                                        ; DATAOUT          ;                       ;
; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|i_data_d[13]                                                    ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|lpm_mult:Mult0|mult_06t:auto_generated|mac_out2                                        ; DATAOUT          ;                       ;
; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|i_data_d[14]                                                    ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|lpm_mult:Mult0|mult_06t:auto_generated|mac_out2                                        ; DATAOUT          ;                       ;
; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|i_data_d[15]                                                    ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|lpm_mult:Mult0|mult_06t:auto_generated|mac_out2                                        ; DATAOUT          ;                       ;
; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|i_data_d[16]                                                    ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|lpm_mult:Mult0|mult_06t:auto_generated|mac_out2                                        ; DATAOUT          ;                       ;
; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|i_data_d[17]                                                    ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|lpm_mult:Mult0|mult_06t:auto_generated|mac_out2                                        ; DATAOUT          ;                       ;
; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|i_data_d[18]                                                    ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|lpm_mult:Mult0|mult_06t:auto_generated|mac_out2                                        ; DATAOUT          ;                       ;
; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|i_data_d[19]                                                    ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|lpm_mult:Mult0|mult_06t:auto_generated|mac_out2                                        ; DATAOUT          ;                       ;
; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|i_data_d[20]                                                    ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|lpm_mult:Mult0|mult_06t:auto_generated|mac_out2                                        ; DATAOUT          ;                       ;
; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|i_data_d[21]                                                    ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|lpm_mult:Mult0|mult_06t:auto_generated|mac_out2                                        ; DATAOUT          ;                       ;
; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|i_data_d[22]                                                    ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|lpm_mult:Mult0|mult_06t:auto_generated|mac_out2                                        ; DATAOUT          ;                       ;
; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|i_data_d[23]                                                    ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|lpm_mult:Mult0|mult_06t:auto_generated|mac_out2                                        ; DATAOUT          ;                       ;
; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|i_data_d[24]                                                    ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|lpm_mult:Mult0|mult_06t:auto_generated|mac_out2                                        ; DATAOUT          ;                       ;
; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|i_data_d[25]                                                    ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|lpm_mult:Mult0|mult_06t:auto_generated|mac_out2                                        ; DATAOUT          ;                       ;
; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|i_data_d[26]                                                    ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|lpm_mult:Mult0|mult_06t:auto_generated|mac_out2                                        ; DATAOUT          ;                       ;
; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|i_data_d[27]                                                    ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|lpm_mult:Mult0|mult_06t:auto_generated|mac_out2                                        ; DATAOUT          ;                       ;
; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|i_data_d[28]                                                    ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|lpm_mult:Mult0|mult_06t:auto_generated|mac_out2                                        ; DATAOUT          ;                       ;
; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|q_data_d[10]                                                    ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|lpm_mult:Mult1|mult_06t:auto_generated|mac_out2                                        ; DATAOUT          ;                       ;
; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|q_data_d[11]                                                    ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|lpm_mult:Mult1|mult_06t:auto_generated|mac_out2                                        ; DATAOUT          ;                       ;
; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|q_data_d[12]                                                    ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|lpm_mult:Mult1|mult_06t:auto_generated|mac_out2                                        ; DATAOUT          ;                       ;
; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|q_data_d[13]                                                    ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|lpm_mult:Mult1|mult_06t:auto_generated|mac_out2                                        ; DATAOUT          ;                       ;
; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|q_data_d[14]                                                    ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|lpm_mult:Mult1|mult_06t:auto_generated|mac_out2                                        ; DATAOUT          ;                       ;
; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|q_data_d[15]                                                    ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|lpm_mult:Mult1|mult_06t:auto_generated|mac_out2                                        ; DATAOUT          ;                       ;
; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|q_data_d[16]                                                    ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|lpm_mult:Mult1|mult_06t:auto_generated|mac_out2                                        ; DATAOUT          ;                       ;
; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|q_data_d[17]                                                    ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|lpm_mult:Mult1|mult_06t:auto_generated|mac_out2                                        ; DATAOUT          ;                       ;
; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|q_data_d[18]                                                    ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|lpm_mult:Mult1|mult_06t:auto_generated|mac_out2                                        ; DATAOUT          ;                       ;
; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|q_data_d[19]                                                    ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|lpm_mult:Mult1|mult_06t:auto_generated|mac_out2                                        ; DATAOUT          ;                       ;
; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|q_data_d[20]                                                    ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|lpm_mult:Mult1|mult_06t:auto_generated|mac_out2                                        ; DATAOUT          ;                       ;
; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|q_data_d[21]                                                    ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|lpm_mult:Mult1|mult_06t:auto_generated|mac_out2                                        ; DATAOUT          ;                       ;
; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|q_data_d[22]                                                    ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|lpm_mult:Mult1|mult_06t:auto_generated|mac_out2                                        ; DATAOUT          ;                       ;
; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|q_data_d[23]                                                    ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|lpm_mult:Mult1|mult_06t:auto_generated|mac_out2                                        ; DATAOUT          ;                       ;
; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|q_data_d[24]                                                    ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|lpm_mult:Mult1|mult_06t:auto_generated|mac_out2                                        ; DATAOUT          ;                       ;
; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|q_data_d[25]                                                    ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|lpm_mult:Mult1|mult_06t:auto_generated|mac_out2                                        ; DATAOUT          ;                       ;
; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|q_data_d[26]                                                    ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|lpm_mult:Mult1|mult_06t:auto_generated|mac_out2                                        ; DATAOUT          ;                       ;
; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|q_data_d[27]                                                    ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|lpm_mult:Mult1|mult_06t:auto_generated|mac_out2                                        ; DATAOUT          ;                       ;
; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|q_data_d[28]                                                    ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|lpm_mult:Mult1|mult_06t:auto_generated|mac_out2                                        ; DATAOUT          ;                       ;
; radio:radio_i|mix2:VNA1.mix2_0|i_data_d[10]                                                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|mix2:VNA1.mix2_0|lpm_mult:Mult0|mult_06t:auto_generated|mac_out2                                               ; DATAOUT          ;                       ;
; radio:radio_i|mix2:VNA1.mix2_0|i_data_d[11]                                                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|mix2:VNA1.mix2_0|lpm_mult:Mult0|mult_06t:auto_generated|mac_out2                                               ; DATAOUT          ;                       ;
; radio:radio_i|mix2:VNA1.mix2_0|i_data_d[12]                                                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|mix2:VNA1.mix2_0|lpm_mult:Mult0|mult_06t:auto_generated|mac_out2                                               ; DATAOUT          ;                       ;
; radio:radio_i|mix2:VNA1.mix2_0|i_data_d[13]                                                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|mix2:VNA1.mix2_0|lpm_mult:Mult0|mult_06t:auto_generated|mac_out2                                               ; DATAOUT          ;                       ;
; radio:radio_i|mix2:VNA1.mix2_0|i_data_d[14]                                                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|mix2:VNA1.mix2_0|lpm_mult:Mult0|mult_06t:auto_generated|mac_out2                                               ; DATAOUT          ;                       ;
; radio:radio_i|mix2:VNA1.mix2_0|i_data_d[15]                                                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|mix2:VNA1.mix2_0|lpm_mult:Mult0|mult_06t:auto_generated|mac_out2                                               ; DATAOUT          ;                       ;
; radio:radio_i|mix2:VNA1.mix2_0|i_data_d[16]                                                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|mix2:VNA1.mix2_0|lpm_mult:Mult0|mult_06t:auto_generated|mac_out2                                               ; DATAOUT          ;                       ;
; radio:radio_i|mix2:VNA1.mix2_0|i_data_d[17]                                                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|mix2:VNA1.mix2_0|lpm_mult:Mult0|mult_06t:auto_generated|mac_out2                                               ; DATAOUT          ;                       ;
; radio:radio_i|mix2:VNA1.mix2_0|i_data_d[18]                                                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|mix2:VNA1.mix2_0|lpm_mult:Mult0|mult_06t:auto_generated|mac_out2                                               ; DATAOUT          ;                       ;
; radio:radio_i|mix2:VNA1.mix2_0|i_data_d[19]                                                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|mix2:VNA1.mix2_0|lpm_mult:Mult0|mult_06t:auto_generated|mac_out2                                               ; DATAOUT          ;                       ;
; radio:radio_i|mix2:VNA1.mix2_0|i_data_d[20]                                                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|mix2:VNA1.mix2_0|lpm_mult:Mult0|mult_06t:auto_generated|mac_out2                                               ; DATAOUT          ;                       ;
; radio:radio_i|mix2:VNA1.mix2_0|i_data_d[21]                                                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|mix2:VNA1.mix2_0|lpm_mult:Mult0|mult_06t:auto_generated|mac_out2                                               ; DATAOUT          ;                       ;
; radio:radio_i|mix2:VNA1.mix2_0|i_data_d[22]                                                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|mix2:VNA1.mix2_0|lpm_mult:Mult0|mult_06t:auto_generated|mac_out2                                               ; DATAOUT          ;                       ;
; radio:radio_i|mix2:VNA1.mix2_0|i_data_d[23]                                                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|mix2:VNA1.mix2_0|lpm_mult:Mult0|mult_06t:auto_generated|mac_out2                                               ; DATAOUT          ;                       ;
; radio:radio_i|mix2:VNA1.mix2_0|i_data_d[24]                                                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|mix2:VNA1.mix2_0|lpm_mult:Mult0|mult_06t:auto_generated|mac_out2                                               ; DATAOUT          ;                       ;
; radio:radio_i|mix2:VNA1.mix2_0|i_data_d[25]                                                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|mix2:VNA1.mix2_0|lpm_mult:Mult0|mult_06t:auto_generated|mac_out2                                               ; DATAOUT          ;                       ;
; radio:radio_i|mix2:VNA1.mix2_0|i_data_d[26]                                                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|mix2:VNA1.mix2_0|lpm_mult:Mult0|mult_06t:auto_generated|mac_out2                                               ; DATAOUT          ;                       ;
; radio:radio_i|mix2:VNA1.mix2_0|i_data_d[27]                                                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|mix2:VNA1.mix2_0|lpm_mult:Mult0|mult_06t:auto_generated|mac_out2                                               ; DATAOUT          ;                       ;
; radio:radio_i|mix2:VNA1.mix2_0|i_data_d[28]                                                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|mix2:VNA1.mix2_0|lpm_mult:Mult0|mult_06t:auto_generated|mac_out2                                               ; DATAOUT          ;                       ;
; radio:radio_i|mix2:VNA1.mix2_0|q_data_d[10]                                                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|mix2:VNA1.mix2_0|lpm_mult:Mult1|mult_06t:auto_generated|mac_out2                                               ; DATAOUT          ;                       ;
; radio:radio_i|mix2:VNA1.mix2_0|q_data_d[11]                                                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|mix2:VNA1.mix2_0|lpm_mult:Mult1|mult_06t:auto_generated|mac_out2                                               ; DATAOUT          ;                       ;
; radio:radio_i|mix2:VNA1.mix2_0|q_data_d[12]                                                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|mix2:VNA1.mix2_0|lpm_mult:Mult1|mult_06t:auto_generated|mac_out2                                               ; DATAOUT          ;                       ;
; radio:radio_i|mix2:VNA1.mix2_0|q_data_d[13]                                                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|mix2:VNA1.mix2_0|lpm_mult:Mult1|mult_06t:auto_generated|mac_out2                                               ; DATAOUT          ;                       ;
; radio:radio_i|mix2:VNA1.mix2_0|q_data_d[14]                                                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|mix2:VNA1.mix2_0|lpm_mult:Mult1|mult_06t:auto_generated|mac_out2                                               ; DATAOUT          ;                       ;
; radio:radio_i|mix2:VNA1.mix2_0|q_data_d[15]                                                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|mix2:VNA1.mix2_0|lpm_mult:Mult1|mult_06t:auto_generated|mac_out2                                               ; DATAOUT          ;                       ;
; radio:radio_i|mix2:VNA1.mix2_0|q_data_d[16]                                                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|mix2:VNA1.mix2_0|lpm_mult:Mult1|mult_06t:auto_generated|mac_out2                                               ; DATAOUT          ;                       ;
; radio:radio_i|mix2:VNA1.mix2_0|q_data_d[17]                                                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|mix2:VNA1.mix2_0|lpm_mult:Mult1|mult_06t:auto_generated|mac_out2                                               ; DATAOUT          ;                       ;
; radio:radio_i|mix2:VNA1.mix2_0|q_data_d[18]                                                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|mix2:VNA1.mix2_0|lpm_mult:Mult1|mult_06t:auto_generated|mac_out2                                               ; DATAOUT          ;                       ;
; radio:radio_i|mix2:VNA1.mix2_0|q_data_d[19]                                                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|mix2:VNA1.mix2_0|lpm_mult:Mult1|mult_06t:auto_generated|mac_out2                                               ; DATAOUT          ;                       ;
; radio:radio_i|mix2:VNA1.mix2_0|q_data_d[20]                                                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|mix2:VNA1.mix2_0|lpm_mult:Mult1|mult_06t:auto_generated|mac_out2                                               ; DATAOUT          ;                       ;
; radio:radio_i|mix2:VNA1.mix2_0|q_data_d[21]                                                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|mix2:VNA1.mix2_0|lpm_mult:Mult1|mult_06t:auto_generated|mac_out2                                               ; DATAOUT          ;                       ;
; radio:radio_i|mix2:VNA1.mix2_0|q_data_d[22]                                                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|mix2:VNA1.mix2_0|lpm_mult:Mult1|mult_06t:auto_generated|mac_out2                                               ; DATAOUT          ;                       ;
; radio:radio_i|mix2:VNA1.mix2_0|q_data_d[23]                                                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|mix2:VNA1.mix2_0|lpm_mult:Mult1|mult_06t:auto_generated|mac_out2                                               ; DATAOUT          ;                       ;
; radio:radio_i|mix2:VNA1.mix2_0|q_data_d[24]                                                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|mix2:VNA1.mix2_0|lpm_mult:Mult1|mult_06t:auto_generated|mac_out2                                               ; DATAOUT          ;                       ;
; radio:radio_i|mix2:VNA1.mix2_0|q_data_d[25]                                                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|mix2:VNA1.mix2_0|lpm_mult:Mult1|mult_06t:auto_generated|mac_out2                                               ; DATAOUT          ;                       ;
; radio:radio_i|mix2:VNA1.mix2_0|q_data_d[26]                                                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|mix2:VNA1.mix2_0|lpm_mult:Mult1|mult_06t:auto_generated|mac_out2                                               ; DATAOUT          ;                       ;
; radio:radio_i|mix2:VNA1.mix2_0|q_data_d[27]                                                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|mix2:VNA1.mix2_0|lpm_mult:Mult1|mult_06t:auto_generated|mac_out2                                               ; DATAOUT          ;                       ;
; radio:radio_i|mix2:VNA1.mix2_0|q_data_d[28]                                                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|mix2:VNA1.mix2_0|lpm_mult:Mult1|mult_06t:auto_generated|mac_out2                                               ; DATAOUT          ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[0]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[0]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[0]~_Duplicate_1                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[0]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[0]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[0]~_Duplicate_2                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[0]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[0]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[0]~_Duplicate_3                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[0]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[0]~_Duplicate_3  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[0]~_Duplicate_4                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[0]~_Duplicate_4  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1           ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[0]~_Duplicate_4  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[0]~_Duplicate_5                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[0]~_Duplicate_5  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[0]~_Duplicate_5  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[0]~_Duplicate_6                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[0]~_Duplicate_6  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1           ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[0]~_Duplicate_6  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[0]~_Duplicate_7                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[0]~_Duplicate_7  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[1]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[1]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[1]~_Duplicate_1                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[1]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[1]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[1]~_Duplicate_2                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[1]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[1]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[1]~_Duplicate_3                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[1]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[1]~_Duplicate_3  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[1]~_Duplicate_4                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[1]~_Duplicate_4  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1           ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[1]~_Duplicate_4  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[1]~_Duplicate_5                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[1]~_Duplicate_5  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[1]~_Duplicate_5  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[1]~_Duplicate_6                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[1]~_Duplicate_6  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1           ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[1]~_Duplicate_6  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[1]~_Duplicate_7                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[1]~_Duplicate_7  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[2]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[2]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[2]~_Duplicate_1                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[2]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[2]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[2]~_Duplicate_2                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[2]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[2]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[2]~_Duplicate_3                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[2]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[2]~_Duplicate_3  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[2]~_Duplicate_4                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[2]~_Duplicate_4  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1           ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[2]~_Duplicate_4  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[2]~_Duplicate_5                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[2]~_Duplicate_5  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[2]~_Duplicate_5  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[2]~_Duplicate_6                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[2]~_Duplicate_6  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1           ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[2]~_Duplicate_6  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[2]~_Duplicate_7                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[2]~_Duplicate_7  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[3]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[3]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[3]~_Duplicate_1                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[3]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[3]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[3]~_Duplicate_2                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[3]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[3]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[3]~_Duplicate_3                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[3]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[3]~_Duplicate_3  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[3]~_Duplicate_4                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[3]~_Duplicate_4  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1           ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[3]~_Duplicate_4  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[3]~_Duplicate_5                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[3]~_Duplicate_5  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[3]~_Duplicate_5  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[3]~_Duplicate_6                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[3]~_Duplicate_6  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1           ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[3]~_Duplicate_6  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[3]~_Duplicate_7                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[3]~_Duplicate_7  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[4]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[4]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[4]~_Duplicate_1                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[4]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[4]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[4]~_Duplicate_2                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[4]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[4]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[4]~_Duplicate_3                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[4]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[4]~_Duplicate_3  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[4]~_Duplicate_4                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[4]~_Duplicate_4  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1           ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[4]~_Duplicate_4  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[4]~_Duplicate_5                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[4]~_Duplicate_5  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[4]~_Duplicate_5  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[4]~_Duplicate_6                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[4]~_Duplicate_6  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1           ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[4]~_Duplicate_6  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[4]~_Duplicate_7                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[4]~_Duplicate_7  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[5]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[5]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[5]~_Duplicate_1                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[5]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[5]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[5]~_Duplicate_2                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[5]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[5]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[5]~_Duplicate_3                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[5]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[5]~_Duplicate_3  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[5]~_Duplicate_4                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[5]~_Duplicate_4  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1           ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[5]~_Duplicate_4  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[5]~_Duplicate_5                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[5]~_Duplicate_5  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[5]~_Duplicate_5  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[5]~_Duplicate_6                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[5]~_Duplicate_6  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1           ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[5]~_Duplicate_6  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[5]~_Duplicate_7                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[5]~_Duplicate_7  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[6]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[6]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[6]~_Duplicate_1                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[6]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[6]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[6]~_Duplicate_2                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[6]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[6]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[6]~_Duplicate_3                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[6]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[6]~_Duplicate_3  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[6]~_Duplicate_4                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[6]~_Duplicate_4  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1           ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[6]~_Duplicate_4  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[6]~_Duplicate_5                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[6]~_Duplicate_5  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[6]~_Duplicate_5  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[6]~_Duplicate_6                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[6]~_Duplicate_6  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1           ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[6]~_Duplicate_6  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[6]~_Duplicate_7                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[6]~_Duplicate_7  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[7]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[7]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[7]~_Duplicate_1                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[7]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[7]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[7]~_Duplicate_2                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[7]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[7]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[7]~_Duplicate_3                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[7]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[7]~_Duplicate_3  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[7]~_Duplicate_4                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[7]~_Duplicate_4  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1           ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[7]~_Duplicate_4  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[7]~_Duplicate_5                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[7]~_Duplicate_5  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[7]~_Duplicate_5  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[7]~_Duplicate_6                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[7]~_Duplicate_6  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1           ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[7]~_Duplicate_6  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[7]~_Duplicate_7                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[7]~_Duplicate_7  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[8]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[8]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[8]~_Duplicate_1                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[8]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[8]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[8]~_Duplicate_2                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[8]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[8]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[8]~_Duplicate_3                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[8]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[8]~_Duplicate_3  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[8]~_Duplicate_4                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[8]~_Duplicate_4  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1           ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[8]~_Duplicate_4  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[8]~_Duplicate_5                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[8]~_Duplicate_5  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[8]~_Duplicate_5  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[8]~_Duplicate_6                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[8]~_Duplicate_6  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1           ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[8]~_Duplicate_6  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[8]~_Duplicate_7                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[8]~_Duplicate_7  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[9]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[9]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[9]~_Duplicate_1                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[9]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[9]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[9]~_Duplicate_2                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[9]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[9]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[9]~_Duplicate_3                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[9]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[9]~_Duplicate_3  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[9]~_Duplicate_4                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[9]~_Duplicate_4  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1           ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[9]~_Duplicate_4  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[9]~_Duplicate_5                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[9]~_Duplicate_5  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[9]~_Duplicate_5  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[9]~_Duplicate_6                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[9]~_Duplicate_6  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1           ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[9]~_Duplicate_6  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[9]~_Duplicate_7                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[9]~_Duplicate_7  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[10]              ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[10]              ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[10]~_Duplicate_1                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[10]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[10]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[10]~_Duplicate_2                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[10]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[10]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[10]~_Duplicate_3                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[10]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[10]~_Duplicate_3 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[10]~_Duplicate_4                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[10]~_Duplicate_4 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1           ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[10]~_Duplicate_4 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[10]~_Duplicate_5                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[10]~_Duplicate_5 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[10]~_Duplicate_5 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[10]~_Duplicate_6                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[10]~_Duplicate_6 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1           ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[10]~_Duplicate_6 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[10]~_Duplicate_7                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[10]~_Duplicate_7 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[11]              ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[11]              ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[11]~_Duplicate_1                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[11]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[11]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[11]~_Duplicate_2                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[11]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[11]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[11]~_Duplicate_3                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[11]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[11]~_Duplicate_3 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[11]~_Duplicate_4                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[11]~_Duplicate_4 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1           ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[11]~_Duplicate_4 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[11]~_Duplicate_5                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[11]~_Duplicate_5 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[11]~_Duplicate_5 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[11]~_Duplicate_6                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[11]~_Duplicate_6 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1           ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[11]~_Duplicate_6 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[11]~_Duplicate_7                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[11]~_Duplicate_7 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[12]              ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[12]              ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[12]~_Duplicate_1                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[12]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[12]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[12]~_Duplicate_2                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[12]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[12]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[12]~_Duplicate_3                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[12]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[12]~_Duplicate_3 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[12]~_Duplicate_4                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[12]~_Duplicate_4 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1           ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[12]~_Duplicate_4 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[12]~_Duplicate_5                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[12]~_Duplicate_5 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[12]~_Duplicate_5 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[12]~_Duplicate_6                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[12]~_Duplicate_6 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1           ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[12]~_Duplicate_6 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[12]~_Duplicate_7                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[12]~_Duplicate_7 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[13]              ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[13]              ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[13]~_Duplicate_1                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[13]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[13]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[13]~_Duplicate_2                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[13]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[13]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[13]~_Duplicate_3                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[13]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[13]~_Duplicate_3 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[13]~_Duplicate_4                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[13]~_Duplicate_4 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1           ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[13]~_Duplicate_4 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[13]~_Duplicate_5                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[13]~_Duplicate_5 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[13]~_Duplicate_5 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[13]~_Duplicate_6                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[13]~_Duplicate_6 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1           ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[13]~_Duplicate_6 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[13]~_Duplicate_7                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[13]~_Duplicate_7 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[14]              ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[14]              ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[14]~_Duplicate_1                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[14]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[14]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[14]~_Duplicate_2                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[14]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[14]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[14]~_Duplicate_3                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[14]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[14]~_Duplicate_3 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[14]~_Duplicate_4                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[14]~_Duplicate_4 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1           ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[14]~_Duplicate_4 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[14]~_Duplicate_5                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[14]~_Duplicate_5 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[14]~_Duplicate_5 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[14]~_Duplicate_6                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[14]~_Duplicate_6 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1           ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[14]~_Duplicate_6 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[14]~_Duplicate_7                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[14]~_Duplicate_7 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[15]              ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[15]              ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[15]~_Duplicate_1                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[15]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[15]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[15]~_Duplicate_2                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[15]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[15]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[15]~_Duplicate_3                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[15]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[15]~_Duplicate_3 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[15]~_Duplicate_4                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[15]~_Duplicate_4 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1           ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[15]~_Duplicate_4 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[15]~_Duplicate_5                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[15]~_Duplicate_5 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[15]~_Duplicate_5 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[15]~_Duplicate_6                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[15]~_Duplicate_6 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1           ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[15]~_Duplicate_6 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[15]~_Duplicate_7                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[15]~_Duplicate_7 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[16]              ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[16]              ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[16]~_Duplicate_1                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[16]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[16]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[16]~_Duplicate_2                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[16]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[16]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[16]~_Duplicate_3                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[16]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[16]~_Duplicate_3 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[16]~_Duplicate_4                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[16]~_Duplicate_4 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1           ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[16]~_Duplicate_4 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[16]~_Duplicate_5                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[16]~_Duplicate_5 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[16]~_Duplicate_5 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[16]~_Duplicate_6                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[16]~_Duplicate_6 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1           ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[16]~_Duplicate_6 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[16]~_Duplicate_7                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[16]~_Duplicate_7 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[17]              ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[17]              ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[17]~_Duplicate_1                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[17]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[17]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[17]~_Duplicate_2                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[17]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[17]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[17]~_Duplicate_3                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[17]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[17]~_Duplicate_3 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[17]~_Duplicate_4                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[17]~_Duplicate_4 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1           ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[17]~_Duplicate_4 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[17]~_Duplicate_5                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[17]~_Duplicate_5 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[17]~_Duplicate_5 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[17]~_Duplicate_6                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[17]~_Duplicate_6 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1           ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[17]~_Duplicate_6 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[17]~_Duplicate_7                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_coef[17]~_Duplicate_7 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_q[0]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_q[1]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_q[2]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_q[3]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_q[4]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_q[5]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_q[6]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_q[7]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_q[8]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_q[9]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_q[10]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_q[11]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_q[12]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_q[13]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_q[14]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_q[15]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_q[16]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_q[17]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_q[18]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_q[19]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_q[20]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_q[21]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_q[22]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_q[23]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_q[24]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_q[25]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_q[26]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_q[27]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_q[28]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_q[29]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_q[30]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_q[31]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_q[32]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_q[33]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_q[34]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|reg_q[35]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[0]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[0]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[0]~_Duplicate_1                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[0]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[0]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[0]~_Duplicate_2                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[0]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[0]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[0]~_Duplicate_3                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[0]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[0]~_Duplicate_3  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[0]~_Duplicate_4                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[0]~_Duplicate_4  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1           ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[0]~_Duplicate_4  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[0]~_Duplicate_5                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[0]~_Duplicate_5  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[0]~_Duplicate_5  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[0]~_Duplicate_6                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[0]~_Duplicate_6  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1           ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[0]~_Duplicate_6  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[0]~_Duplicate_7                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[0]~_Duplicate_7  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[1]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[1]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[1]~_Duplicate_1                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[1]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[1]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[1]~_Duplicate_2                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[1]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[1]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[1]~_Duplicate_3                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[1]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[1]~_Duplicate_3  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[1]~_Duplicate_4                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[1]~_Duplicate_4  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1           ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[1]~_Duplicate_4  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[1]~_Duplicate_5                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[1]~_Duplicate_5  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[1]~_Duplicate_5  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[1]~_Duplicate_6                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[1]~_Duplicate_6  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1           ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[1]~_Duplicate_6  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[1]~_Duplicate_7                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[1]~_Duplicate_7  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[2]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[2]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[2]~_Duplicate_1                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[2]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[2]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[2]~_Duplicate_2                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[2]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[2]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[2]~_Duplicate_3                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[2]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[2]~_Duplicate_3  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[2]~_Duplicate_4                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[2]~_Duplicate_4  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1           ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[2]~_Duplicate_4  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[2]~_Duplicate_5                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[2]~_Duplicate_5  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[2]~_Duplicate_5  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[2]~_Duplicate_6                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[2]~_Duplicate_6  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1           ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[2]~_Duplicate_6  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[2]~_Duplicate_7                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[2]~_Duplicate_7  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[3]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[3]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[3]~_Duplicate_1                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[3]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[3]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[3]~_Duplicate_2                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[3]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[3]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[3]~_Duplicate_3                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[3]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[3]~_Duplicate_3  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[3]~_Duplicate_4                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[3]~_Duplicate_4  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1           ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[3]~_Duplicate_4  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[3]~_Duplicate_5                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[3]~_Duplicate_5  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[3]~_Duplicate_5  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[3]~_Duplicate_6                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[3]~_Duplicate_6  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1           ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[3]~_Duplicate_6  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[3]~_Duplicate_7                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[3]~_Duplicate_7  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[4]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[4]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[4]~_Duplicate_1                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[4]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[4]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[4]~_Duplicate_2                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[4]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[4]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[4]~_Duplicate_3                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[4]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[4]~_Duplicate_3  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[4]~_Duplicate_4                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[4]~_Duplicate_4  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1           ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[4]~_Duplicate_4  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[4]~_Duplicate_5                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[4]~_Duplicate_5  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[4]~_Duplicate_5  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[4]~_Duplicate_6                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[4]~_Duplicate_6  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1           ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[4]~_Duplicate_6  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[4]~_Duplicate_7                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[4]~_Duplicate_7  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[5]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[5]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[5]~_Duplicate_1                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[5]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[5]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[5]~_Duplicate_2                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[5]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[5]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[5]~_Duplicate_3                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[5]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[5]~_Duplicate_3  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[5]~_Duplicate_4                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[5]~_Duplicate_4  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1           ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[5]~_Duplicate_4  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[5]~_Duplicate_5                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[5]~_Duplicate_5  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[5]~_Duplicate_5  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[5]~_Duplicate_6                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[5]~_Duplicate_6  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1           ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[5]~_Duplicate_6  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[5]~_Duplicate_7                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[5]~_Duplicate_7  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[6]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[6]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[6]~_Duplicate_1                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[6]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[6]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[6]~_Duplicate_2                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[6]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[6]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[6]~_Duplicate_3                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[6]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[6]~_Duplicate_3  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[6]~_Duplicate_4                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[6]~_Duplicate_4  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1           ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[6]~_Duplicate_4  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[6]~_Duplicate_5                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[6]~_Duplicate_5  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[6]~_Duplicate_5  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[6]~_Duplicate_6                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[6]~_Duplicate_6  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1           ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[6]~_Duplicate_6  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[6]~_Duplicate_7                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[6]~_Duplicate_7  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[7]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[7]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[7]~_Duplicate_1                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[7]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[7]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[7]~_Duplicate_2                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[7]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[7]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[7]~_Duplicate_3                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[7]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[7]~_Duplicate_3  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[7]~_Duplicate_4                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[7]~_Duplicate_4  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1           ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[7]~_Duplicate_4  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[7]~_Duplicate_5                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[7]~_Duplicate_5  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[7]~_Duplicate_5  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[7]~_Duplicate_6                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[7]~_Duplicate_6  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1           ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[7]~_Duplicate_6  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[7]~_Duplicate_7                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[7]~_Duplicate_7  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[8]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[8]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[8]~_Duplicate_1                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[8]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[8]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[8]~_Duplicate_2                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[8]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[8]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[8]~_Duplicate_3                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[8]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[8]~_Duplicate_3  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[8]~_Duplicate_4                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[8]~_Duplicate_4  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1           ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[8]~_Duplicate_4  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[8]~_Duplicate_5                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[8]~_Duplicate_5  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[8]~_Duplicate_5  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[8]~_Duplicate_6                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[8]~_Duplicate_6  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1           ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[8]~_Duplicate_6  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[8]~_Duplicate_7                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[8]~_Duplicate_7  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[9]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[9]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[9]~_Duplicate_1                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[9]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[9]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[9]~_Duplicate_2                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[9]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[9]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[9]~_Duplicate_3                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[9]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[9]~_Duplicate_3  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[9]~_Duplicate_4                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[9]~_Duplicate_4  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1           ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[9]~_Duplicate_4  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[9]~_Duplicate_5                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[9]~_Duplicate_5  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[9]~_Duplicate_5  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[9]~_Duplicate_6                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[9]~_Duplicate_6  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1           ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[9]~_Duplicate_6  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[9]~_Duplicate_7                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[9]~_Duplicate_7  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[10]              ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[10]              ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[10]~_Duplicate_1                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[10]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[10]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[10]~_Duplicate_2                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[10]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[10]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[10]~_Duplicate_3                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[10]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[10]~_Duplicate_3 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[10]~_Duplicate_4                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[10]~_Duplicate_4 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1           ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[10]~_Duplicate_4 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[10]~_Duplicate_5                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[10]~_Duplicate_5 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[10]~_Duplicate_5 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[10]~_Duplicate_6                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[10]~_Duplicate_6 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1           ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[10]~_Duplicate_6 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[10]~_Duplicate_7                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[10]~_Duplicate_7 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[11]              ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[11]              ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[11]~_Duplicate_1                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[11]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[11]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[11]~_Duplicate_2                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[11]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[11]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[11]~_Duplicate_3                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[11]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[11]~_Duplicate_3 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[11]~_Duplicate_4                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[11]~_Duplicate_4 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1           ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[11]~_Duplicate_4 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[11]~_Duplicate_5                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[11]~_Duplicate_5 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[11]~_Duplicate_5 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[11]~_Duplicate_6                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[11]~_Duplicate_6 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1           ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[11]~_Duplicate_6 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[11]~_Duplicate_7                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[11]~_Duplicate_7 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[12]              ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[12]              ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[12]~_Duplicate_1                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[12]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[12]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[12]~_Duplicate_2                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[12]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[12]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[12]~_Duplicate_3                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[12]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[12]~_Duplicate_3 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[12]~_Duplicate_4                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[12]~_Duplicate_4 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1           ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[12]~_Duplicate_4 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[12]~_Duplicate_5                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[12]~_Duplicate_5 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[12]~_Duplicate_5 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[12]~_Duplicate_6                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[12]~_Duplicate_6 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1           ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[12]~_Duplicate_6 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[12]~_Duplicate_7                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[12]~_Duplicate_7 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[13]              ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[13]              ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[13]~_Duplicate_1                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[13]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[13]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[13]~_Duplicate_2                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[13]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[13]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[13]~_Duplicate_3                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[13]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[13]~_Duplicate_3 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[13]~_Duplicate_4                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[13]~_Duplicate_4 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1           ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[13]~_Duplicate_4 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[13]~_Duplicate_5                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[13]~_Duplicate_5 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[13]~_Duplicate_5 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[13]~_Duplicate_6                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[13]~_Duplicate_6 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1           ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[13]~_Duplicate_6 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[13]~_Duplicate_7                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[13]~_Duplicate_7 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[14]              ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[14]              ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[14]~_Duplicate_1                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[14]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[14]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[14]~_Duplicate_2                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[14]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[14]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[14]~_Duplicate_3                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[14]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[14]~_Duplicate_3 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[14]~_Duplicate_4                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[14]~_Duplicate_4 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1           ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[14]~_Duplicate_4 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[14]~_Duplicate_5                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[14]~_Duplicate_5 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[14]~_Duplicate_5 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[14]~_Duplicate_6                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[14]~_Duplicate_6 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1           ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[14]~_Duplicate_6 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[14]~_Duplicate_7                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[14]~_Duplicate_7 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[15]              ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[15]              ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[15]~_Duplicate_1                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[15]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[15]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[15]~_Duplicate_2                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[15]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[15]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[15]~_Duplicate_3                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[15]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[15]~_Duplicate_3 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[15]~_Duplicate_4                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[15]~_Duplicate_4 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1           ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[15]~_Duplicate_4 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[15]~_Duplicate_5                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[15]~_Duplicate_5 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[15]~_Duplicate_5 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[15]~_Duplicate_6                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[15]~_Duplicate_6 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1           ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[15]~_Duplicate_6 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[15]~_Duplicate_7                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[15]~_Duplicate_7 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[16]              ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[16]              ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[16]~_Duplicate_1                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[16]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[16]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[16]~_Duplicate_2                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[16]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[16]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[16]~_Duplicate_3                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[16]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[16]~_Duplicate_3 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[16]~_Duplicate_4                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[16]~_Duplicate_4 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1           ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[16]~_Duplicate_4 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[16]~_Duplicate_5                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[16]~_Duplicate_5 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[16]~_Duplicate_5 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[16]~_Duplicate_6                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[16]~_Duplicate_6 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1           ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[16]~_Duplicate_6 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[16]~_Duplicate_7                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[16]~_Duplicate_7 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[17]              ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[17]              ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[17]~_Duplicate_1                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[17]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[17]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[17]~_Duplicate_2                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[17]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[17]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[17]~_Duplicate_3                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[17]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[17]~_Duplicate_3 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[17]~_Duplicate_4                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[17]~_Duplicate_4 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1           ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[17]~_Duplicate_4 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[17]~_Duplicate_5                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[17]~_Duplicate_5 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[17]~_Duplicate_5 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[17]~_Duplicate_6                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[17]~_Duplicate_6 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1           ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[17]~_Duplicate_6 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[17]~_Duplicate_7                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_coef[17]~_Duplicate_7 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_q[0]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_q[1]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_q[2]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_q[3]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_q[4]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_q[5]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_q[6]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_q[7]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_q[8]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_q[9]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_q[10]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_q[11]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_q[12]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_q[13]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_q[14]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_q[15]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_q[16]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_q[17]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_q[18]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_q[19]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_q[20]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_q[21]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_q[22]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_q[23]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_q[24]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_q[25]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_q[26]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_q[27]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_q[28]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_q[29]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_q[30]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_q[31]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_q[32]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_q[33]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_q[34]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|reg_q[35]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[0]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[0]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[0]~_Duplicate_1                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[0]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[0]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[0]~_Duplicate_2                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[0]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[0]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[0]~_Duplicate_3                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[0]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[0]~_Duplicate_3  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[0]~_Duplicate_4                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[0]~_Duplicate_4  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1           ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[0]~_Duplicate_4  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[0]~_Duplicate_5                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[0]~_Duplicate_5  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[0]~_Duplicate_5  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[0]~_Duplicate_6                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[0]~_Duplicate_6  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1           ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[0]~_Duplicate_6  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[0]~_Duplicate_7                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[0]~_Duplicate_7  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[1]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[1]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[1]~_Duplicate_1                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[1]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[1]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[1]~_Duplicate_2                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[1]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[1]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[1]~_Duplicate_3                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[1]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[1]~_Duplicate_3  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[1]~_Duplicate_4                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[1]~_Duplicate_4  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1           ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[1]~_Duplicate_4  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[1]~_Duplicate_5                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[1]~_Duplicate_5  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[1]~_Duplicate_5  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[1]~_Duplicate_6                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[1]~_Duplicate_6  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1           ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[1]~_Duplicate_6  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[1]~_Duplicate_7                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[1]~_Duplicate_7  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[2]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[2]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[2]~_Duplicate_1                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[2]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[2]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[2]~_Duplicate_2                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[2]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[2]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[2]~_Duplicate_3                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[2]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[2]~_Duplicate_3  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[2]~_Duplicate_4                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[2]~_Duplicate_4  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1           ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[2]~_Duplicate_4  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[2]~_Duplicate_5                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[2]~_Duplicate_5  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[2]~_Duplicate_5  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[2]~_Duplicate_6                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[2]~_Duplicate_6  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1           ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[2]~_Duplicate_6  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[2]~_Duplicate_7                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[2]~_Duplicate_7  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[3]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[3]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[3]~_Duplicate_1                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[3]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[3]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[3]~_Duplicate_2                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[3]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[3]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[3]~_Duplicate_3                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[3]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[3]~_Duplicate_3  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[3]~_Duplicate_4                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[3]~_Duplicate_4  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1           ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[3]~_Duplicate_4  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[3]~_Duplicate_5                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[3]~_Duplicate_5  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[3]~_Duplicate_5  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[3]~_Duplicate_6                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[3]~_Duplicate_6  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1           ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[3]~_Duplicate_6  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[3]~_Duplicate_7                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[3]~_Duplicate_7  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[4]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[4]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[4]~_Duplicate_1                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[4]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[4]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[4]~_Duplicate_2                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[4]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[4]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[4]~_Duplicate_3                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[4]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[4]~_Duplicate_3  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[4]~_Duplicate_4                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[4]~_Duplicate_4  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1           ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[4]~_Duplicate_4  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[4]~_Duplicate_5                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[4]~_Duplicate_5  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[4]~_Duplicate_5  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[4]~_Duplicate_6                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[4]~_Duplicate_6  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1           ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[4]~_Duplicate_6  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[4]~_Duplicate_7                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[4]~_Duplicate_7  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[5]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[5]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[5]~_Duplicate_1                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[5]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[5]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[5]~_Duplicate_2                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[5]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[5]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[5]~_Duplicate_3                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[5]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[5]~_Duplicate_3  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[5]~_Duplicate_4                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[5]~_Duplicate_4  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1           ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[5]~_Duplicate_4  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[5]~_Duplicate_5                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[5]~_Duplicate_5  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[5]~_Duplicate_5  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[5]~_Duplicate_6                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[5]~_Duplicate_6  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1           ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[5]~_Duplicate_6  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[5]~_Duplicate_7                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[5]~_Duplicate_7  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[6]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[6]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[6]~_Duplicate_1                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[6]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[6]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[6]~_Duplicate_2                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[6]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[6]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[6]~_Duplicate_3                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[6]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[6]~_Duplicate_3  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[6]~_Duplicate_4                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[6]~_Duplicate_4  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1           ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[6]~_Duplicate_4  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[6]~_Duplicate_5                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[6]~_Duplicate_5  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[6]~_Duplicate_5  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[6]~_Duplicate_6                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[6]~_Duplicate_6  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1           ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[6]~_Duplicate_6  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[6]~_Duplicate_7                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[6]~_Duplicate_7  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[7]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[7]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[7]~_Duplicate_1                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[7]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[7]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[7]~_Duplicate_2                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[7]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[7]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[7]~_Duplicate_3                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[7]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[7]~_Duplicate_3  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[7]~_Duplicate_4                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[7]~_Duplicate_4  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1           ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[7]~_Duplicate_4  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[7]~_Duplicate_5                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[7]~_Duplicate_5  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[7]~_Duplicate_5  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[7]~_Duplicate_6                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[7]~_Duplicate_6  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1           ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[7]~_Duplicate_6  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[7]~_Duplicate_7                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[7]~_Duplicate_7  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[8]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[8]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[8]~_Duplicate_1                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[8]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[8]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[8]~_Duplicate_2                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[8]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[8]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[8]~_Duplicate_3                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[8]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[8]~_Duplicate_3  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[8]~_Duplicate_4                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[8]~_Duplicate_4  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1           ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[8]~_Duplicate_4  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[8]~_Duplicate_5                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[8]~_Duplicate_5  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[8]~_Duplicate_5  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[8]~_Duplicate_6                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[8]~_Duplicate_6  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1           ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[8]~_Duplicate_6  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[8]~_Duplicate_7                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[8]~_Duplicate_7  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[9]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[9]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[9]~_Duplicate_1                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[9]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[9]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[9]~_Duplicate_2                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[9]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[9]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[9]~_Duplicate_3                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[9]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[9]~_Duplicate_3  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[9]~_Duplicate_4                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[9]~_Duplicate_4  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1           ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[9]~_Duplicate_4  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[9]~_Duplicate_5                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[9]~_Duplicate_5  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[9]~_Duplicate_5  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[9]~_Duplicate_6                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[9]~_Duplicate_6  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1           ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[9]~_Duplicate_6  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[9]~_Duplicate_7                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[9]~_Duplicate_7  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[10]              ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[10]              ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[10]~_Duplicate_1                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[10]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[10]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[10]~_Duplicate_2                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[10]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[10]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[10]~_Duplicate_3                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[10]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[10]~_Duplicate_3 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[10]~_Duplicate_4                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[10]~_Duplicate_4 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1           ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[10]~_Duplicate_4 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[10]~_Duplicate_5                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[10]~_Duplicate_5 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[10]~_Duplicate_5 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[10]~_Duplicate_6                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[10]~_Duplicate_6 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1           ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[10]~_Duplicate_6 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[10]~_Duplicate_7                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[10]~_Duplicate_7 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[11]              ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[11]              ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[11]~_Duplicate_1                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[11]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[11]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[11]~_Duplicate_2                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[11]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[11]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[11]~_Duplicate_3                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[11]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[11]~_Duplicate_3 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[11]~_Duplicate_4                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[11]~_Duplicate_4 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1           ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[11]~_Duplicate_4 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[11]~_Duplicate_5                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[11]~_Duplicate_5 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[11]~_Duplicate_5 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[11]~_Duplicate_6                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[11]~_Duplicate_6 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1           ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[11]~_Duplicate_6 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[11]~_Duplicate_7                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[11]~_Duplicate_7 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[12]              ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[12]              ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[12]~_Duplicate_1                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[12]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[12]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[12]~_Duplicate_2                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[12]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[12]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[12]~_Duplicate_3                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[12]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[12]~_Duplicate_3 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[12]~_Duplicate_4                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[12]~_Duplicate_4 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1           ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[12]~_Duplicate_4 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[12]~_Duplicate_5                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[12]~_Duplicate_5 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[12]~_Duplicate_5 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[12]~_Duplicate_6                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[12]~_Duplicate_6 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1           ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[12]~_Duplicate_6 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[12]~_Duplicate_7                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[12]~_Duplicate_7 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[13]              ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[13]              ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[13]~_Duplicate_1                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[13]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[13]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[13]~_Duplicate_2                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[13]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[13]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[13]~_Duplicate_3                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[13]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[13]~_Duplicate_3 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[13]~_Duplicate_4                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[13]~_Duplicate_4 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1           ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[13]~_Duplicate_4 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[13]~_Duplicate_5                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[13]~_Duplicate_5 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[13]~_Duplicate_5 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[13]~_Duplicate_6                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[13]~_Duplicate_6 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1           ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[13]~_Duplicate_6 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[13]~_Duplicate_7                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[13]~_Duplicate_7 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[14]              ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[14]              ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[14]~_Duplicate_1                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[14]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[14]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[14]~_Duplicate_2                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[14]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[14]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[14]~_Duplicate_3                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[14]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[14]~_Duplicate_3 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[14]~_Duplicate_4                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[14]~_Duplicate_4 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1           ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[14]~_Duplicate_4 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[14]~_Duplicate_5                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[14]~_Duplicate_5 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[14]~_Duplicate_5 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[14]~_Duplicate_6                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[14]~_Duplicate_6 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1           ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[14]~_Duplicate_6 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[14]~_Duplicate_7                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[14]~_Duplicate_7 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[15]              ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[15]              ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[15]~_Duplicate_1                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[15]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[15]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[15]~_Duplicate_2                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[15]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[15]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[15]~_Duplicate_3                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[15]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[15]~_Duplicate_3 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[15]~_Duplicate_4                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[15]~_Duplicate_4 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1           ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[15]~_Duplicate_4 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[15]~_Duplicate_5                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[15]~_Duplicate_5 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[15]~_Duplicate_5 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[15]~_Duplicate_6                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[15]~_Duplicate_6 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1           ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[15]~_Duplicate_6 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[15]~_Duplicate_7                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[15]~_Duplicate_7 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[16]              ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[16]              ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[16]~_Duplicate_1                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[16]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[16]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[16]~_Duplicate_2                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[16]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[16]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[16]~_Duplicate_3                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[16]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[16]~_Duplicate_3 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[16]~_Duplicate_4                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[16]~_Duplicate_4 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1           ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[16]~_Duplicate_4 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[16]~_Duplicate_5                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[16]~_Duplicate_5 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[16]~_Duplicate_5 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[16]~_Duplicate_6                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[16]~_Duplicate_6 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1           ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[16]~_Duplicate_6 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[16]~_Duplicate_7                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[16]~_Duplicate_7 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[17]              ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[17]              ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[17]~_Duplicate_1                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[17]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[17]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[17]~_Duplicate_2                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[17]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[17]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[17]~_Duplicate_3                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[17]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[17]~_Duplicate_3 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[17]~_Duplicate_4                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[17]~_Duplicate_4 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1           ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[17]~_Duplicate_4 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[17]~_Duplicate_5                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[17]~_Duplicate_5 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[17]~_Duplicate_5 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[17]~_Duplicate_6                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[17]~_Duplicate_6 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1           ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[17]~_Duplicate_6 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[17]~_Duplicate_7                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_coef[17]~_Duplicate_7 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_q[0]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_q[1]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_q[2]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_q[3]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_q[4]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_q[5]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_q[6]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_q[7]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_q[8]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_q[9]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_q[10]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_q[11]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_q[12]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_q[13]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_q[14]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_q[15]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_q[16]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_q[17]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_q[18]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_q[19]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_q[20]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_q[21]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_q[22]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_q[23]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_q[24]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_q[25]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_q[26]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_q[27]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_q[28]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_q[29]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_q[30]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_q[31]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_q[32]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_q[33]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_q[34]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|reg_q[35]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[0]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[0]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[0]~_Duplicate_1                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[0]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[0]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[0]~_Duplicate_2                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[0]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[0]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[0]~_Duplicate_3                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[0]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[0]~_Duplicate_3  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[0]~_Duplicate_4                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[0]~_Duplicate_4  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1           ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[0]~_Duplicate_4  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[0]~_Duplicate_5                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[0]~_Duplicate_5  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[0]~_Duplicate_5  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[0]~_Duplicate_6                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[0]~_Duplicate_6  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1           ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[0]~_Duplicate_6  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[0]~_Duplicate_7                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[0]~_Duplicate_7  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[1]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[1]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[1]~_Duplicate_1                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[1]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[1]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[1]~_Duplicate_2                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[1]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[1]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[1]~_Duplicate_3                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[1]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[1]~_Duplicate_3  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[1]~_Duplicate_4                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[1]~_Duplicate_4  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1           ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[1]~_Duplicate_4  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[1]~_Duplicate_5                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[1]~_Duplicate_5  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[1]~_Duplicate_5  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[1]~_Duplicate_6                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[1]~_Duplicate_6  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1           ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[1]~_Duplicate_6  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[1]~_Duplicate_7                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[1]~_Duplicate_7  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[2]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[2]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[2]~_Duplicate_1                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[2]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[2]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[2]~_Duplicate_2                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[2]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[2]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[2]~_Duplicate_3                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[2]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[2]~_Duplicate_3  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[2]~_Duplicate_4                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[2]~_Duplicate_4  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1           ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[2]~_Duplicate_4  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[2]~_Duplicate_5                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[2]~_Duplicate_5  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[2]~_Duplicate_5  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[2]~_Duplicate_6                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[2]~_Duplicate_6  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1           ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[2]~_Duplicate_6  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[2]~_Duplicate_7                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[2]~_Duplicate_7  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[3]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[3]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[3]~_Duplicate_1                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[3]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[3]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[3]~_Duplicate_2                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[3]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[3]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[3]~_Duplicate_3                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[3]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[3]~_Duplicate_3  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[3]~_Duplicate_4                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[3]~_Duplicate_4  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1           ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[3]~_Duplicate_4  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[3]~_Duplicate_5                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[3]~_Duplicate_5  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[3]~_Duplicate_5  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[3]~_Duplicate_6                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[3]~_Duplicate_6  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1           ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[3]~_Duplicate_6  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[3]~_Duplicate_7                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[3]~_Duplicate_7  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[4]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[4]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[4]~_Duplicate_1                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[4]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[4]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[4]~_Duplicate_2                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[4]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[4]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[4]~_Duplicate_3                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[4]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[4]~_Duplicate_3  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[4]~_Duplicate_4                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[4]~_Duplicate_4  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1           ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[4]~_Duplicate_4  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[4]~_Duplicate_5                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[4]~_Duplicate_5  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[4]~_Duplicate_5  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[4]~_Duplicate_6                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[4]~_Duplicate_6  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1           ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[4]~_Duplicate_6  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[4]~_Duplicate_7                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[4]~_Duplicate_7  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[5]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[5]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[5]~_Duplicate_1                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[5]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[5]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[5]~_Duplicate_2                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[5]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[5]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[5]~_Duplicate_3                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[5]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[5]~_Duplicate_3  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[5]~_Duplicate_4                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[5]~_Duplicate_4  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1           ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[5]~_Duplicate_4  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[5]~_Duplicate_5                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[5]~_Duplicate_5  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[5]~_Duplicate_5  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[5]~_Duplicate_6                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[5]~_Duplicate_6  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1           ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[5]~_Duplicate_6  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[5]~_Duplicate_7                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[5]~_Duplicate_7  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[6]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[6]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[6]~_Duplicate_1                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[6]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[6]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[6]~_Duplicate_2                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[6]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[6]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[6]~_Duplicate_3                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[6]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[6]~_Duplicate_3  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[6]~_Duplicate_4                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[6]~_Duplicate_4  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1           ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[6]~_Duplicate_4  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[6]~_Duplicate_5                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[6]~_Duplicate_5  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[6]~_Duplicate_5  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[6]~_Duplicate_6                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[6]~_Duplicate_6  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1           ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[6]~_Duplicate_6  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[6]~_Duplicate_7                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[6]~_Duplicate_7  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[7]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[7]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[7]~_Duplicate_1                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[7]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[7]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[7]~_Duplicate_2                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[7]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[7]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[7]~_Duplicate_3                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[7]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[7]~_Duplicate_3  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[7]~_Duplicate_4                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[7]~_Duplicate_4  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1           ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[7]~_Duplicate_4  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[7]~_Duplicate_5                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[7]~_Duplicate_5  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[7]~_Duplicate_5  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[7]~_Duplicate_6                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[7]~_Duplicate_6  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1           ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[7]~_Duplicate_6  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[7]~_Duplicate_7                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[7]~_Duplicate_7  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[8]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[8]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[8]~_Duplicate_1                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[8]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[8]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[8]~_Duplicate_2                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[8]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[8]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[8]~_Duplicate_3                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[8]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[8]~_Duplicate_3  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[8]~_Duplicate_4                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[8]~_Duplicate_4  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1           ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[8]~_Duplicate_4  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[8]~_Duplicate_5                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[8]~_Duplicate_5  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[8]~_Duplicate_5  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[8]~_Duplicate_6                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[8]~_Duplicate_6  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1           ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[8]~_Duplicate_6  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[8]~_Duplicate_7                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[8]~_Duplicate_7  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[9]               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[9]               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[9]~_Duplicate_1                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[9]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[9]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[9]~_Duplicate_2                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[9]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[9]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[9]~_Duplicate_3                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[9]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[9]~_Duplicate_3  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[9]~_Duplicate_4                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[9]~_Duplicate_4  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1           ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[9]~_Duplicate_4  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[9]~_Duplicate_5                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[9]~_Duplicate_5  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[9]~_Duplicate_5  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[9]~_Duplicate_6                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[9]~_Duplicate_6  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1           ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[9]~_Duplicate_6  ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[9]~_Duplicate_7                         ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[9]~_Duplicate_7  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[10]              ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[10]              ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[10]~_Duplicate_1                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[10]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[10]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[10]~_Duplicate_2                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[10]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[10]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[10]~_Duplicate_3                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[10]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[10]~_Duplicate_3 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[10]~_Duplicate_4                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[10]~_Duplicate_4 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1           ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[10]~_Duplicate_4 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[10]~_Duplicate_5                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[10]~_Duplicate_5 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[10]~_Duplicate_5 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[10]~_Duplicate_6                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[10]~_Duplicate_6 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1           ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[10]~_Duplicate_6 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[10]~_Duplicate_7                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[10]~_Duplicate_7 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[11]              ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[11]              ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[11]~_Duplicate_1                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[11]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[11]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[11]~_Duplicate_2                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[11]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[11]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[11]~_Duplicate_3                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[11]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[11]~_Duplicate_3 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[11]~_Duplicate_4                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[11]~_Duplicate_4 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1           ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[11]~_Duplicate_4 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[11]~_Duplicate_5                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[11]~_Duplicate_5 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[11]~_Duplicate_5 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[11]~_Duplicate_6                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[11]~_Duplicate_6 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1           ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[11]~_Duplicate_6 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[11]~_Duplicate_7                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[11]~_Duplicate_7 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[12]              ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[12]              ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[12]~_Duplicate_1                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[12]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[12]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[12]~_Duplicate_2                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[12]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[12]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[12]~_Duplicate_3                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[12]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[12]~_Duplicate_3 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[12]~_Duplicate_4                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[12]~_Duplicate_4 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1           ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[12]~_Duplicate_4 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[12]~_Duplicate_5                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[12]~_Duplicate_5 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[12]~_Duplicate_5 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[12]~_Duplicate_6                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[12]~_Duplicate_6 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1           ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[12]~_Duplicate_6 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[12]~_Duplicate_7                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[12]~_Duplicate_7 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[13]              ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[13]              ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[13]~_Duplicate_1                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[13]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[13]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[13]~_Duplicate_2                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[13]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[13]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[13]~_Duplicate_3                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[13]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[13]~_Duplicate_3 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[13]~_Duplicate_4                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[13]~_Duplicate_4 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1           ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[13]~_Duplicate_4 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[13]~_Duplicate_5                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[13]~_Duplicate_5 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[13]~_Duplicate_5 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[13]~_Duplicate_6                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[13]~_Duplicate_6 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1           ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[13]~_Duplicate_6 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[13]~_Duplicate_7                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[13]~_Duplicate_7 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[14]              ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[14]              ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[14]~_Duplicate_1                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[14]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[14]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[14]~_Duplicate_2                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[14]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[14]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[14]~_Duplicate_3                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[14]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[14]~_Duplicate_3 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[14]~_Duplicate_4                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[14]~_Duplicate_4 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1           ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[14]~_Duplicate_4 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[14]~_Duplicate_5                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[14]~_Duplicate_5 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[14]~_Duplicate_5 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[14]~_Duplicate_6                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[14]~_Duplicate_6 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1           ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[14]~_Duplicate_6 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[14]~_Duplicate_7                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[14]~_Duplicate_7 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[15]              ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[15]              ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[15]~_Duplicate_1                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[15]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[15]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[15]~_Duplicate_2                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[15]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[15]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[15]~_Duplicate_3                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[15]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[15]~_Duplicate_3 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[15]~_Duplicate_4                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[15]~_Duplicate_4 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1           ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[15]~_Duplicate_4 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[15]~_Duplicate_5                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[15]~_Duplicate_5 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[15]~_Duplicate_5 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[15]~_Duplicate_6                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[15]~_Duplicate_6 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1           ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[15]~_Duplicate_6 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[15]~_Duplicate_7                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[15]~_Duplicate_7 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[16]              ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[16]              ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[16]~_Duplicate_1                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[16]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[16]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[16]~_Duplicate_2                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[16]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[16]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[16]~_Duplicate_3                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[16]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[16]~_Duplicate_3 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[16]~_Duplicate_4                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[16]~_Duplicate_4 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1           ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[16]~_Duplicate_4 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[16]~_Duplicate_5                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[16]~_Duplicate_5 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[16]~_Duplicate_5 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[16]~_Duplicate_6                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[16]~_Duplicate_6 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1           ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[16]~_Duplicate_6 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[16]~_Duplicate_7                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[16]~_Duplicate_7 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[17]              ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[17]              ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[17]~_Duplicate_1                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[17]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[17]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[17]~_Duplicate_2                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[17]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[17]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[17]~_Duplicate_3                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[17]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[17]~_Duplicate_3 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[17]~_Duplicate_4                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[17]~_Duplicate_4 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1           ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[17]~_Duplicate_4 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[17]~_Duplicate_5                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[17]~_Duplicate_5 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[17]~_Duplicate_5 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[17]~_Duplicate_6                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[17]~_Duplicate_6 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1           ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[17]~_Duplicate_6 ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[17]~_Duplicate_7                        ; Q                ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_coef[17]~_Duplicate_7 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_q[0]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_q[1]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_q[2]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_q[3]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_q[4]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_q[5]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_q[6]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_q[7]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_q[8]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_q[9]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_q[10]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_q[11]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_q[12]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_q[13]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_q[14]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_q[15]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_q[16]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_q[17]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_q[18]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_q[19]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_q[20]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_q[21]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_q[22]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_q[23]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_q[24]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_q[25]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_q[26]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_q[27]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_q[28]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_q[29]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_q[30]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_q[31]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_q[32]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_q[33]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_q[34]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|reg_q[35]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:AE|reg_q[0]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:AE|reg_q[1]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:AE|reg_q[2]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:AE|reg_q[3]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:AE|reg_q[4]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:AE|reg_q[5]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:AE|reg_q[6]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:AE|reg_q[7]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:AE|reg_q[8]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:AE|reg_q[9]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:AE|reg_q[10]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:AE|reg_q[11]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:AE|reg_q[12]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:AE|reg_q[13]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:AE|reg_q[14]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:AE|reg_q[15]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:AE|reg_q[16]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:AE|reg_q[17]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:AE|reg_q[18]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:AE|reg_q[19]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:AE|reg_q[20]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:AE|reg_q[21]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:AE|reg_q[22]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:AE|reg_q[23]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:AE|reg_q[24]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:AE|reg_q[25]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:AE|reg_q[26]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:AE|reg_q[27]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:AE|reg_q[28]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:AE|reg_q[29]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:AE|reg_q[30]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:AE|reg_q[31]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:AE|reg_q[32]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:AE|reg_q[33]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:AE|reg_q[34]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:AE|reg_q[35]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:BF|reg_q[0]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:BF|reg_q[1]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:BF|reg_q[2]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:BF|reg_q[3]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:BF|reg_q[4]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:BF|reg_q[5]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:BF|reg_q[6]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:BF|reg_q[7]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:BF|reg_q[8]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:BF|reg_q[9]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:BF|reg_q[10]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:BF|reg_q[11]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:BF|reg_q[12]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:BF|reg_q[13]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:BF|reg_q[14]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:BF|reg_q[15]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:BF|reg_q[16]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:BF|reg_q[17]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:BF|reg_q[18]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:BF|reg_q[19]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:BF|reg_q[20]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:BF|reg_q[21]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:BF|reg_q[22]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:BF|reg_q[23]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:BF|reg_q[24]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:BF|reg_q[25]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:BF|reg_q[26]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:BF|reg_q[27]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:BF|reg_q[28]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:BF|reg_q[29]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:BF|reg_q[30]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:BF|reg_q[31]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:BF|reg_q[32]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:BF|reg_q[33]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:BF|reg_q[34]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:BF|reg_q[35]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:CG|reg_q[0]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:CG|reg_q[1]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:CG|reg_q[2]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:CG|reg_q[3]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:CG|reg_q[4]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:CG|reg_q[5]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:CG|reg_q[6]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:CG|reg_q[7]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:CG|reg_q[8]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:CG|reg_q[9]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:CG|reg_q[10]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:CG|reg_q[11]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:CG|reg_q[12]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:CG|reg_q[13]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:CG|reg_q[14]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:CG|reg_q[15]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:CG|reg_q[16]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:CG|reg_q[17]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:CG|reg_q[18]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:CG|reg_q[19]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:CG|reg_q[20]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:CG|reg_q[21]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:CG|reg_q[22]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:CG|reg_q[23]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:CG|reg_q[24]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:CG|reg_q[25]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:CG|reg_q[26]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:CG|reg_q[27]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:CG|reg_q[28]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:CG|reg_q[29]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:CG|reg_q[30]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:CG|reg_q[31]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:CG|reg_q[32]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:CG|reg_q[33]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:CG|reg_q[34]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:CG|reg_q[35]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:DH|reg_q[0]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:DH|reg_q[1]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:DH|reg_q[2]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:DH|reg_q[3]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:DH|reg_q[4]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:DH|reg_q[5]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:DH|reg_q[6]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:DH|reg_q[7]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:DH|reg_q[8]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:DH|reg_q[9]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:DH|reg_q[10]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:DH|reg_q[11]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:DH|reg_q[12]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:DH|reg_q[13]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:DH|reg_q[14]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:DH|reg_q[15]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:DH|reg_q[16]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:DH|reg_q[17]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:DH|reg_q[18]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:DH|reg_q[19]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:DH|reg_q[20]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:DH|reg_q[21]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:DH|reg_q[22]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:DH|reg_q[23]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:DH|reg_q[24]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:DH|reg_q[25]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:DH|reg_q[26]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:DH|reg_q[27]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:DH|reg_q[28]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:DH|reg_q[29]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:DH|reg_q[30]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:DH|reg_q[31]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:DH|reg_q[32]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:DH|reg_q[33]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:DH|reg_q[34]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:DH|reg_q[35]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:AE|reg_q[0]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:AE|reg_q[1]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:AE|reg_q[2]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:AE|reg_q[3]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:AE|reg_q[4]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:AE|reg_q[5]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:AE|reg_q[6]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:AE|reg_q[7]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:AE|reg_q[8]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:AE|reg_q[9]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:AE|reg_q[10]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:AE|reg_q[11]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:AE|reg_q[12]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:AE|reg_q[13]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:AE|reg_q[14]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:AE|reg_q[15]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:AE|reg_q[16]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:AE|reg_q[17]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:AE|reg_q[18]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:AE|reg_q[19]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:AE|reg_q[20]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:AE|reg_q[21]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:AE|reg_q[22]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:AE|reg_q[23]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:AE|reg_q[24]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:AE|reg_q[25]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:AE|reg_q[26]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:AE|reg_q[27]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:AE|reg_q[28]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:AE|reg_q[29]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:AE|reg_q[30]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:AE|reg_q[31]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:AE|reg_q[32]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:AE|reg_q[33]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:AE|reg_q[34]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:AE|reg_q[35]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:BF|reg_q[0]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:BF|reg_q[1]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:BF|reg_q[2]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:BF|reg_q[3]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:BF|reg_q[4]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:BF|reg_q[5]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:BF|reg_q[6]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:BF|reg_q[7]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:BF|reg_q[8]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:BF|reg_q[9]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:BF|reg_q[10]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:BF|reg_q[11]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:BF|reg_q[12]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:BF|reg_q[13]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:BF|reg_q[14]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:BF|reg_q[15]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:BF|reg_q[16]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:BF|reg_q[17]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:BF|reg_q[18]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:BF|reg_q[19]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:BF|reg_q[20]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:BF|reg_q[21]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:BF|reg_q[22]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:BF|reg_q[23]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:BF|reg_q[24]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:BF|reg_q[25]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:BF|reg_q[26]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:BF|reg_q[27]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:BF|reg_q[28]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:BF|reg_q[29]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:BF|reg_q[30]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:BF|reg_q[31]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:BF|reg_q[32]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:BF|reg_q[33]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:BF|reg_q[34]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:BF|reg_q[35]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:CG|reg_q[0]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:CG|reg_q[1]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:CG|reg_q[2]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:CG|reg_q[3]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:CG|reg_q[4]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:CG|reg_q[5]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:CG|reg_q[6]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:CG|reg_q[7]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:CG|reg_q[8]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:CG|reg_q[9]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:CG|reg_q[10]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:CG|reg_q[11]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:CG|reg_q[12]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:CG|reg_q[13]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:CG|reg_q[14]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:CG|reg_q[15]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:CG|reg_q[16]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:CG|reg_q[17]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:CG|reg_q[18]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:CG|reg_q[19]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:CG|reg_q[20]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:CG|reg_q[21]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:CG|reg_q[22]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:CG|reg_q[23]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:CG|reg_q[24]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:CG|reg_q[25]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:CG|reg_q[26]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:CG|reg_q[27]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:CG|reg_q[28]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:CG|reg_q[29]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:CG|reg_q[30]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:CG|reg_q[31]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:CG|reg_q[32]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:CG|reg_q[33]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:CG|reg_q[34]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:CG|reg_q[35]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:DH|reg_q[0]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:DH|reg_q[1]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:DH|reg_q[2]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:DH|reg_q[3]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:DH|reg_q[4]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:DH|reg_q[5]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:DH|reg_q[6]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:DH|reg_q[7]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:DH|reg_q[8]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:DH|reg_q[9]                  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:DH|reg_q[10]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:DH|reg_q[11]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:DH|reg_q[12]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:DH|reg_q[13]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:DH|reg_q[14]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:DH|reg_q[15]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:DH|reg_q[16]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:DH|reg_q[17]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:DH|reg_q[18]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:DH|reg_q[19]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:DH|reg_q[20]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:DH|reg_q[21]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:DH|reg_q[22]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:DH|reg_q[23]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:DH|reg_q[24]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:DH|reg_q[25]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:DH|reg_q[26]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:DH|reg_q[27]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:DH|reg_q[28]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:DH|reg_q[29]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:DH|reg_q[30]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:DH|reg_q[31]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:DH|reg_q[32]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:DH|reg_q[33]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:DH|reg_q[34]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:DH|reg_q[35]                 ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:AE|reg_q[0]                            ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1           ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:AE|reg_q[1]                            ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1           ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:AE|reg_q[2]                            ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1           ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:AE|reg_q[3]                            ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1           ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:AE|reg_q[4]                            ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1           ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:AE|reg_q[5]                            ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1           ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:AE|reg_q[6]                            ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1           ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:AE|reg_q[7]                            ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1           ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:AE|reg_q[8]                            ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1           ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:AE|reg_q[9]                            ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1           ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:AE|reg_q[10]                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1           ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:AE|reg_q[11]                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1           ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:AE|reg_q[12]                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1           ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:AE|reg_q[13]                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1           ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:AE|reg_q[14]                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1           ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:AE|reg_q[15]                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1           ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:AE|reg_q[16]                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1           ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:AE|reg_q[17]                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1           ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:AE|reg_q[18]                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1           ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:AE|reg_q[19]                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1           ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:AE|reg_q[20]                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1           ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:AE|reg_q[21]                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1           ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:AE|reg_q[22]                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1           ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:AE|reg_q[23]                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1           ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:AE|reg_q[24]                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1           ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:AE|reg_q[25]                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1           ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:AE|reg_q[26]                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1           ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:AE|reg_q[27]                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1           ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:AE|reg_q[28]                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1           ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:AE|reg_q[29]                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1           ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:AE|reg_q[30]                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1           ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:AE|reg_q[31]                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1           ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:AE|reg_q[32]                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1           ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:AE|reg_q[33]                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1           ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:AE|reg_q[34]                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1           ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:AE|reg_q[35]                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1           ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:BF|reg_q[0]                            ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1           ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:BF|reg_q[1]                            ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1           ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:BF|reg_q[2]                            ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1           ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:BF|reg_q[3]                            ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1           ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:BF|reg_q[4]                            ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1           ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:BF|reg_q[5]                            ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1           ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:BF|reg_q[6]                            ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1           ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:BF|reg_q[7]                            ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1           ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:BF|reg_q[8]                            ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1           ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:BF|reg_q[9]                            ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1           ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:BF|reg_q[10]                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1           ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:BF|reg_q[11]                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1           ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:BF|reg_q[12]                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1           ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:BF|reg_q[13]                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1           ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:BF|reg_q[14]                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1           ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:BF|reg_q[15]                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1           ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:BF|reg_q[16]                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1           ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:BF|reg_q[17]                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1           ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:BF|reg_q[18]                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1           ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:BF|reg_q[19]                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1           ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:BF|reg_q[20]                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1           ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:BF|reg_q[21]                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1           ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:BF|reg_q[22]                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1           ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:BF|reg_q[23]                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1           ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:BF|reg_q[24]                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1           ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:BF|reg_q[25]                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1           ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:BF|reg_q[26]                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1           ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:BF|reg_q[27]                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1           ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:BF|reg_q[28]                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1           ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:BF|reg_q[29]                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1           ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:BF|reg_q[30]                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1           ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:BF|reg_q[31]                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1           ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:BF|reg_q[32]                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1           ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:BF|reg_q[33]                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1           ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:BF|reg_q[34]                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1           ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:BF|reg_q[35]                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1           ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:CG|reg_q[0]                            ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1           ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:CG|reg_q[1]                            ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1           ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:CG|reg_q[2]                            ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1           ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:CG|reg_q[3]                            ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1           ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:CG|reg_q[4]                            ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1           ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:CG|reg_q[5]                            ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1           ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:CG|reg_q[6]                            ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1           ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:CG|reg_q[7]                            ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1           ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:CG|reg_q[8]                            ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1           ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:CG|reg_q[9]                            ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1           ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:CG|reg_q[10]                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1           ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:CG|reg_q[11]                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1           ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:CG|reg_q[12]                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1           ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:CG|reg_q[13]                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1           ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:CG|reg_q[14]                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1           ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:CG|reg_q[15]                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1           ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:CG|reg_q[16]                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1           ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:CG|reg_q[17]                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1           ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:CG|reg_q[18]                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1           ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:CG|reg_q[19]                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1           ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:CG|reg_q[20]                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1           ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:CG|reg_q[21]                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1           ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:CG|reg_q[22]                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1           ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:CG|reg_q[23]                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1           ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:CG|reg_q[24]                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1           ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:CG|reg_q[25]                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1           ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:CG|reg_q[26]                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1           ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:CG|reg_q[27]                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1           ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:CG|reg_q[28]                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1           ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:CG|reg_q[29]                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1           ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:CG|reg_q[30]                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1           ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:CG|reg_q[31]                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1           ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:CG|reg_q[32]                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1           ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:CG|reg_q[33]                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1           ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:CG|reg_q[34]                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1           ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:CG|reg_q[35]                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1           ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:DH|reg_q[0]                            ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1           ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:DH|reg_q[1]                            ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1           ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:DH|reg_q[2]                            ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1           ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:DH|reg_q[3]                            ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1           ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:DH|reg_q[4]                            ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1           ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:DH|reg_q[5]                            ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1           ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:DH|reg_q[6]                            ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1           ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:DH|reg_q[7]                            ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1           ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:DH|reg_q[8]                            ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1           ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:DH|reg_q[9]                            ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1           ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:DH|reg_q[10]                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1           ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:DH|reg_q[11]                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1           ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:DH|reg_q[12]                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1           ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:DH|reg_q[13]                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1           ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:DH|reg_q[14]                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1           ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:DH|reg_q[15]                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1           ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:DH|reg_q[16]                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1           ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:DH|reg_q[17]                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1           ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:DH|reg_q[18]                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1           ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:DH|reg_q[19]                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1           ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:DH|reg_q[20]                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1           ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:DH|reg_q[21]                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1           ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:DH|reg_q[22]                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1           ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:DH|reg_q[23]                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1           ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:DH|reg_q[24]                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1           ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:DH|reg_q[25]                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1           ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:DH|reg_q[26]                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1           ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:DH|reg_q[27]                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1           ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:DH|reg_q[28]                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1           ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:DH|reg_q[29]                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1           ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:DH|reg_q[30]                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1           ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:DH|reg_q[31]                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1           ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:DH|reg_q[32]                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1           ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:DH|reg_q[33]                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1           ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:DH|reg_q[34]                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1           ; DATAA            ;                       ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:DH|reg_q[35]                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1           ; DATAA            ;                       ;
+-------------------------------------------------------------------------------------------------------+-----------------+------------------+---------------------------------+-----------+----------------+------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                                                                                        ;
+-----------------------------+----------------+--------------+---------------------------------------------------------------------------------+---------------+----------------------------+
; Name                        ; Ignored Entity ; Ignored From ; Ignored To                                                                      ; Ignored Value ; Ignored Source             ;
+-----------------------------+----------------+--------------+---------------------------------------------------------------------------------+---------------+----------------------------+
; SDO Pin                     ;                ;              ; asmi_interface:asmi_interface_i|asmi_asmi_parallel_0:asmi_inst|sd2~ALTERA_SDO   ; ON            ; Compiler or HDL Assignment ;
; SCE Pin                     ;                ;              ; asmi_interface:asmi_interface_i|asmi_asmi_parallel_0:asmi_inst|sd2~ALTERA_SCE   ; ON            ; Compiler or HDL Assignment ;
; DCLK Pin                    ;                ;              ; asmi_interface:asmi_interface_i|asmi_asmi_parallel_0:asmi_inst|sd2~ALTERA_DCLK  ; ON            ; Compiler or HDL Assignment ;
; Data[0] Pin                 ;                ;              ; asmi_interface:asmi_interface_i|asmi_asmi_parallel_0:asmi_inst|sd2~ALTERA_DATA0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; hermeslite     ;              ; clk_s*                                                                          ; ON            ; QSF Assignment             ;
; Fast Input Register         ; hermeslite     ;              ; io_s*                                                                           ; ON            ; QSF Assignment             ;
; Fast Output Register        ; hermeslite     ;              ; io_led*                                                                         ; ON            ; QSF Assignment             ;
; Fast Output Register        ; hermeslite     ;              ; pa_*                                                                            ; ON            ; QSF Assignment             ;
; Fast Output Register        ; hermeslite     ;              ; rffe_rfsw_sel                                                                   ; ON            ; QSF Assignment             ;
; Fast Output Enable Register ; hermeslite     ;              ; clk_s*                                                                          ; ON            ; QSF Assignment             ;
; Fast Output Enable Register ; hermeslite     ;              ; io_adc_s*                                                                       ; ON            ; QSF Assignment             ;
; Fast Output Enable Register ; hermeslite     ;              ; io_s*                                                                           ; ON            ; QSF Assignment             ;
; I/O Standard                ; hermeslite     ;              ; io_cn4_2                                                                        ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; hermeslite     ;              ; io_cn4_3                                                                        ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; hermeslite     ;              ; io_cn4_6                                                                        ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; hermeslite     ;              ; io_cn4_7                                                                        ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; hermeslite     ;              ; io_cn5_2                                                                        ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; hermeslite     ;              ; io_cn5_3                                                                        ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; hermeslite     ;              ; io_cn5_6                                                                        ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; hermeslite     ;              ; io_cn5_7                                                                        ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; hermeslite     ;              ; io_db24                                                                         ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; hermeslite     ;              ; phy_rx                                                                          ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; hermeslite     ;              ; phy_tx                                                                          ; 2.5 V         ; QSF Assignment             ;
+-----------------------------+----------------+--------------+---------------------------------------------------------------------------------+---------------+----------------------------+


+----------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                       ;
+---------------------+----------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]        ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+----------------------+----------------------------+--------------------------+
; Placement (by node) ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 33026 ) ; 0.00 % ( 0 / 33026 )       ; 0.00 % ( 0 / 33026 )     ;
;     -- Achieved     ; 0.00 % ( 0 / 33026 ) ; 0.00 % ( 0 / 33026 )       ; 0.00 % ( 0 / 33026 )     ;
;                     ;                      ;                            ;                          ;
; Routing (by net)    ;                      ;                            ;                          ;
;     -- Requested    ; 0.02 % ( 5 / 23065 ) ; 0.02 % ( 5 / 23065 )       ; 0.00 % ( 0 / 23065 )     ;
;     -- Achieved     ; 0.02 % ( 5 / 23065 ) ; 0.02 % ( 5 / 23065 )       ; 0.00 % ( 0 / 23065 )     ;
+---------------------+----------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 33018 )  ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 8 )      ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Routing Preservation                                                                                                   ;
+--------------------------------+--------------------------------+------------------------+-----------------------+---------------------+-------+
; Partition 1                    ; Partition 2                    ; Preservation Requested ; Preservation Achieved ; Preservation Method ; Notes ;
+--------------------------------+--------------------------------+------------------------+-----------------------+---------------------+-------+
; Top                            ; Top                            ; 0.02 % ( 20 / 95482 )  ; 0.02 % ( 16 / 95482 ) ; Design Partitions   ;       ;
; hard_block:auto_generated_inst ; Top                            ; 0.00 % ( 0 / 2505 )    ; 0.00 % ( 0 / 2505 )   ; N/A                 ;       ;
; Top                            ; hard_block:auto_generated_inst ; 0.00 % ( 0 / 2505 )    ; 0.00 % ( 0 / 2505 )   ; N/A                 ;       ;
; hard_block:auto_generated_inst ; hard_block:auto_generated_inst ; 0.00 % ( 0 / 20 )      ; 0.00 % ( 0 / 20 )     ; N/A                 ;       ;
+--------------------------------+--------------------------------+------------------------+-----------------------+---------------------+-------+
Note: The table contains rows with duplicate information to facilitate sorting by Partition.


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/dev/git/Radioberry-2.x/gateware-ethernet-p1/hl2b5up/hl2b5up.pin.


+--------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                            ;
+---------------------------------------------+----------------------------+
; Resource                                    ; Usage                      ;
+---------------------------------------------+----------------------------+
; Total logic elements                        ; 20,085 / 22,320 ( 90 % )   ;
;     -- Combinational with no register       ; 4152                       ;
;     -- Register only                        ; 4915                       ;
;     -- Combinational with a register        ; 11018                      ;
;                                             ;                            ;
; Logic element usage by number of LUT inputs ;                            ;
;     -- 4 input functions                    ; 3288                       ;
;     -- 3 input functions                    ; 8958                       ;
;     -- <=2 input functions                  ; 2924                       ;
;     -- Register only                        ; 4915                       ;
;                                             ;                            ;
; Logic elements by mode                      ;                            ;
;     -- normal mode                          ; 6006                       ;
;     -- arithmetic mode                      ; 9164                       ;
;                                             ;                            ;
; Total registers*                            ; 15,971 / 22,648 ( 71 % )   ;
;     -- Dedicated logic registers            ; 15,933 / 22,320 ( 71 % )   ;
;     -- I/O registers                        ; 38 / 328 ( 12 % )          ;
;                                             ;                            ;
; Total LABs:  partially or completely used   ; 1,395 / 1,395 ( 100 % )    ;
; Virtual pins                                ; 0                          ;
; I/O pins                                    ; 80 / 80 ( 100 % )          ;
;     -- Clock pins                           ; 8 / 7 ( 114 % )            ;
;     -- Dedicated input pins                 ; 0 / 9 ( 0 % )              ;
;                                             ;                            ;
; M9Ks                                        ; 42 / 66 ( 64 % )           ;
; Total block memory bits                     ; 342,544 / 608,256 ( 56 % ) ;
; Total block memory implementation bits      ; 387,072 / 608,256 ( 64 % ) ;
; Embedded Multiplier 9-bit elements          ; 92 / 132 ( 70 % )          ;
; PLLs                                        ; 2 / 4 ( 50 % )             ;
; Global signals                              ; 7                          ;
;     -- Global clocks                        ; 7 / 20 ( 35 % )            ;
; JTAGs                                       ; 0 / 1 ( 0 % )              ;
; CRC blocks                                  ; 0 / 1 ( 0 % )              ;
; ASMI blocks                                 ; 1 / 1 ( 100 % )            ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )              ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )              ;
; Average interconnect usage (total/H/V)      ; 26.1% / 28.2% / 23.3%      ;
; Peak interconnect usage (total/H/V)         ; 48.3% / 54.2% / 39.8%      ;
; Maximum fan-out                             ; 10123                      ;
; Highest non-global fan-out                  ; 3356                       ;
; Total fan-out                               ; 97521                      ;
; Average fan-out                             ; 2.84                       ;
+---------------------------------------------+----------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+-------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                           ;
+---------------------------------------------+------------------------+--------------------------------+
; Statistic                                   ; Top                    ; hard_block:auto_generated_inst ;
+---------------------------------------------+------------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                    ; Low                            ;
;                                             ;                        ;                                ;
; Total logic elements                        ; 20085 / 22320 ( 90 % ) ; 0 / 22320 ( 0 % )              ;
;     -- Combinational with no register       ; 4152                   ; 0                              ;
;     -- Register only                        ; 4915                   ; 0                              ;
;     -- Combinational with a register        ; 11018                  ; 0                              ;
;                                             ;                        ;                                ;
; Logic element usage by number of LUT inputs ;                        ;                                ;
;     -- 4 input functions                    ; 3288                   ; 0                              ;
;     -- 3 input functions                    ; 8958                   ; 0                              ;
;     -- <=2 input functions                  ; 2924                   ; 0                              ;
;     -- Register only                        ; 4915                   ; 0                              ;
;                                             ;                        ;                                ;
; Logic elements by mode                      ;                        ;                                ;
;     -- normal mode                          ; 6006                   ; 0                              ;
;     -- arithmetic mode                      ; 9164                   ; 0                              ;
;                                             ;                        ;                                ;
; Total registers                             ; 15971                  ; 0                              ;
;     -- Dedicated logic registers            ; 15933 / 22320 ( 71 % ) ; 0 / 22320 ( 0 % )              ;
;     -- I/O registers                        ; 76                     ; 0                              ;
;                                             ;                        ;                                ;
; Total LABs:  partially or completely used   ; 1395 / 1395 ( 100 % )  ; 0 / 1395 ( 0 % )               ;
;                                             ;                        ;                                ;
; Virtual pins                                ; 0                      ; 0                              ;
; I/O pins                                    ; 80                     ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 92 / 132 ( 70 % )      ; 0 / 132 ( 0 % )                ;
; Total memory bits                           ; 342544                 ; 0                              ;
; Total RAM block bits                        ; 387072                 ; 0                              ;
; PLL                                         ; 0 / 4 ( 0 % )          ; 2 / 4 ( 50 % )                 ;
; M9K                                         ; 42 / 66 ( 63 % )       ; 0 / 66 ( 0 % )                 ;
; ASMI block                                  ; 1 / 1 ( 100 % )        ; 0 / 1 ( 0 % )                  ;
; Clock control block                         ; 1 / 24 ( 4 % )         ; 6 / 24 ( 25 % )                ;
; Double Data Rate I/O output circuitry       ; 24 / 220 ( 10 % )      ; 0 / 220 ( 0 % )                ;
;                                             ;                        ;                                ;
; Connections                                 ;                        ;                                ;
;     -- Input Connections                    ; 14858                  ; 5                              ;
;     -- Registered Input Connections         ; 14758                  ; 0                              ;
;     -- Output Connections                   ; 12                     ; 14851                          ;
;     -- Registered Output Connections        ; 2                      ; 0                              ;
;                                             ;                        ;                                ;
; Internal Connections                        ;                        ;                                ;
;     -- Total Connections                    ; 100512                 ; 14866                          ;
;     -- Registered Connections               ; 60180                  ; 0                              ;
;                                             ;                        ;                                ;
; External Connections                        ;                        ;                                ;
;     -- Top                                  ; 14                     ; 14856                          ;
;     -- hard_block:auto_generated_inst       ; 14856                  ; 0                              ;
;                                             ;                        ;                                ;
; Partition Interface                         ;                        ;                                ;
;     -- Input Ports                          ; 33                     ; 5                              ;
;     -- Output Ports                         ; 40                     ; 8                              ;
;     -- Bidir Ports                          ; 7                      ; 0                              ;
;                                             ;                        ;                                ;
; Registered Ports                            ;                        ;                                ;
;     -- Registered Input Ports               ; 0                      ; 0                              ;
;     -- Registered Output Ports              ; 0                      ; 0                              ;
;                                             ;                        ;                                ;
; Port Connectivity                           ;                        ;                                ;
;     -- Input Ports driven by GND            ; 0                      ; 0                              ;
;     -- Output Ports driven by GND           ; 0                      ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                      ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                      ; 0                              ;
;     -- Input Ports with no Source           ; 0                      ; 0                              ;
;     -- Output Ports with no Source          ; 0                      ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                      ; 1                              ;
;     -- Output Ports with no Fanout          ; 0                      ; 0                              ;
+---------------------------------------------+------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------------------------------------------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; Name                                                                            ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ; Slew Rate ;
+---------------------------------------------------------------------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; asmi_interface:asmi_interface_i|asmi_asmi_parallel_0:asmi_inst|sd2~ALTERA_DATA0 ; 13    ; 1        ; 0            ; 22           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; On           ; 3.3-V LVCMOS ; --                        ; Fitter               ; no        ;
; io_cn10                                                                         ; 23    ; 1        ; 0            ; 16           ; 7            ; 9                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; no        ;
; io_cn8                                                                          ; 25    ; 2        ; 0            ; 16           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; no        ;
; io_cn9                                                                          ; 24    ; 2        ; 0            ; 16           ; 14           ; 10                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; no        ;
; io_db1_2                                                                        ; 76    ; 5        ; 53           ; 6            ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; io_db1_3                                                                        ; 77    ; 5        ; 53           ; 6            ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; io_db1_4                                                                        ; 80    ; 5        ; 53           ; 9            ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; io_db1_6                                                                        ; 85    ; 5        ; 53           ; 13           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; io_lvds_rxn                                                                     ; 89    ; 5        ; 53           ; 17           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; io_lvds_rxp                                                                     ; 88    ; 5        ; 53           ; 17           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; io_phone_ring                                                                   ; 90    ; 6        ; 53           ; 17           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; no        ;
; io_phone_tip                                                                    ; 91    ; 6        ; 53           ; 17           ; 0            ; 6                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; no        ;
; io_tp2                                                                          ; 55    ; 4        ; 27           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; io_tp7                                                                          ; 129   ; 8        ; 25           ; 34           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; no        ;
; io_tp8                                                                          ; 128   ; 8        ; 25           ; 34           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; no        ;
; io_tp9                                                                          ; 127   ; 7        ; 25           ; 34           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; no        ;
; phy_clk125                                                                      ; 52    ; 3        ; 27           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; phy_rst_n                                                                       ; 49    ; 3        ; 18           ; 0            ; 7            ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; phy_rx[0]                                                                       ; 58    ; 4        ; 34           ; 0            ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; phy_rx[1]                                                                       ; 59    ; 4        ; 34           ; 0            ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; phy_rx[2]                                                                       ; 60    ; 4        ; 36           ; 0            ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; phy_rx[3]                                                                       ; 64    ; 4        ; 38           ; 0            ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; phy_rx_clk                                                                      ; 53    ; 3        ; 27           ; 0            ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; phy_rx_dv                                                                       ; 54    ; 4        ; 27           ; 0            ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; rffe_ad9866_clk76p8                                                             ; 126   ; 7        ; 25           ; 34           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; no        ;
; rffe_ad9866_rx[0]                                                               ; 120   ; 7        ; 38           ; 34           ; 14           ; 0                     ; 2                  ; no     ; yes            ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; no        ;
; rffe_ad9866_rx[1]                                                               ; 121   ; 7        ; 34           ; 34           ; 0            ; 0                     ; 2                  ; no     ; yes            ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; no        ;
; rffe_ad9866_rx[2]                                                               ; 125   ; 7        ; 29           ; 34           ; 14           ; 0                     ; 2                  ; no     ; yes            ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; no        ;
; rffe_ad9866_rx[3]                                                               ; 132   ; 8        ; 20           ; 34           ; 7            ; 0                     ; 2                  ; no     ; yes            ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; no        ;
; rffe_ad9866_rx[4]                                                               ; 133   ; 8        ; 20           ; 34           ; 14           ; 0                     ; 2                  ; no     ; yes            ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; no        ;
; rffe_ad9866_rx[5]                                                               ; 135   ; 8        ; 18           ; 34           ; 0            ; 0                     ; 2                  ; no     ; yes            ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; no        ;
; rffe_ad9866_rxclk                                                               ; 112   ; 7        ; 47           ; 34           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; no        ;
; rffe_ad9866_rxsync                                                              ; 115   ; 7        ; 45           ; 34           ; 14           ; 0                     ; 12                 ; no     ; yes            ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; no        ;
+---------------------------------------------------------------------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name                                                                           ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+--------------------------------------------------------------------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; asmi_interface:asmi_interface_i|asmi_asmi_parallel_0:asmi_inst|sd2~ALTERA_DCLK ; 12    ; 1        ; 0            ; 22           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; yes           ; no       ; On           ; 3.3-V LVCMOS ; Default          ; Off                               ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; asmi_interface:asmi_interface_i|asmi_asmi_parallel_0:asmi_inst|sd2~ALTERA_SCE  ; 8     ; 1        ; 0            ; 25           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; yes           ; no       ; On           ; 3.3-V LVCMOS ; Default          ; Off                               ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; asmi_interface:asmi_interface_i|asmi_asmi_parallel_0:asmi_inst|sd2~ALTERA_SDO  ; 6     ; 1        ; 0            ; 27           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; yes           ; no       ; On           ; 3.3-V LVCMOS ; Default          ; Off                               ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; clk_recovered                                                                  ; 72    ; 4        ; 49           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; io_db1_5                                                                       ; 83    ; 5        ; 53           ; 11           ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; io_led_d2                                                                      ; 98    ; 6        ; 53           ; 20           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; io_led_d3                                                                      ; 99    ; 6        ; 53           ; 20           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; io_led_d4                                                                      ; 100   ; 6        ; 53           ; 21           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; io_led_d5                                                                      ; 101   ; 6        ; 53           ; 21           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; io_lvds_txn                                                                    ; 86    ; 5        ; 53           ; 14           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; io_lvds_txp                                                                    ; 87    ; 5        ; 53           ; 14           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; pa_exttr                                                                       ; 28    ; 2        ; 0            ; 14           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; pa_inttr                                                                       ; 7     ; 1        ; 0            ; 26           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; phy_mdc                                                                        ; 51    ; 3        ; 20           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; phy_tx[0]                                                                      ; 71    ; 4        ; 49           ; 0            ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; phy_tx[1]                                                                      ; 69    ; 4        ; 47           ; 0            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; phy_tx[2]                                                                      ; 68    ; 4        ; 45           ; 0            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; phy_tx[3]                                                                      ; 67    ; 4        ; 43           ; 0            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; phy_tx_clk                                                                     ; 66    ; 4        ; 43           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; phy_tx_en                                                                      ; 65    ; 4        ; 38           ; 0            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; pwr_clk1p2                                                                     ; 46    ; 3        ; 11           ; 0            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; pwr_clk3p3                                                                     ; 44    ; 3        ; 5            ; 0            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; pwr_envbias                                                                    ; 39    ; 3        ; 1            ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; pwr_envop                                                                      ; 42    ; 3        ; 3            ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; pwr_envpa                                                                      ; 43    ; 3        ; 5            ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; rffe_ad9866_mode                                                               ; 136   ; 8        ; 18           ; 34           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; rffe_ad9866_pga5                                                               ; 105   ; 6        ; 53           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; rffe_ad9866_rst_n                                                              ; 119   ; 7        ; 38           ; 34           ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; rffe_ad9866_sclk                                                               ; 110   ; 7        ; 51           ; 34           ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; rffe_ad9866_sdio                                                               ; 111   ; 7        ; 49           ; 34           ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; rffe_ad9866_sen_n                                                              ; 106   ; 6        ; 53           ; 30           ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; rffe_ad9866_tx[0]                                                              ; 137   ; 8        ; 16           ; 34           ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; rffe_ad9866_tx[1]                                                              ; 141   ; 8        ; 7            ; 34           ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; rffe_ad9866_tx[2]                                                              ; 142   ; 8        ; 3            ; 34           ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; rffe_ad9866_tx[3]                                                              ; 143   ; 8        ; 1            ; 34           ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; rffe_ad9866_tx[4]                                                              ; 144   ; 8        ; 1            ; 34           ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; rffe_ad9866_tx[5]                                                              ; 10    ; 1        ; 0            ; 23           ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; rffe_ad9866_txquiet_n                                                          ; 113   ; 7        ; 45           ; 34           ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; rffe_ad9866_txsync                                                             ; 114   ; 7        ; 45           ; 34           ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; rffe_rfsw_sel                                                                  ; 11    ; 1        ; 0            ; 23           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+--------------------------------------------------------------------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+----------------------+----------------------+------------------------------------------------------------------------------------+
; Name       ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Output Termination                ; Termination Control Block ; Output Buffer Pre-emphasis ; Location assigned by ; Output Enable Source ; Output Enable Group                                                                ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+----------------------+----------------------+------------------------------------------------------------------------------------+
; clk_scl1   ; 103   ; 6        ; 53           ; 22           ; 7            ; 1                     ; 0                  ; no     ; no             ; yes             ; no                     ; yes           ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; control:control_i|i2c:i2c_i|scl1_t~0 (inverted)                                    ;
; clk_sda1   ; 104   ; 6        ; 53           ; 22           ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; control:control_i|i2c:i2c_i|sda1_t~0 (inverted)                                    ;
; io_adc_scl ; 33    ; 2        ; 0            ; 6            ; 14           ; 0                     ; 2                  ; no     ; yes            ; yes             ; no                     ; yes           ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; control:control_i|slow_adc:slow_adc_i|i2c_master:i2c_master_i|scl_o_reg (inverted) ;
; io_adc_sda ; 32    ; 2        ; 0            ; 7            ; 7            ; 0                     ; 3                  ; no     ; yes            ; yes             ; no                     ; yes           ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; control:control_i|slow_adc:slow_adc_i|i2c_master:i2c_master_i|sda_o_reg (inverted) ;
; io_scl2    ; 31    ; 2        ; 0            ; 10           ; 21           ; 1                     ; 0                  ; no     ; no             ; yes             ; no                     ; yes           ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; control:control_i|i2c:i2c_i|scl2_t~0 (inverted)                                    ;
; io_sda2    ; 30    ; 2        ; 0            ; 11           ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; control:control_i|i2c:i2c_i|sda2_t~0 (inverted)                                    ;
; phy_mdio   ; 50    ; 3        ; 20           ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; network:network_inst|phy_cfg:phy_cfg_inst|mdio:mdio_inst|mdio_high_z               ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+----------------------+----------------------+------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                                                                                            ;
+----------+----------------------------------------+--------------------------+---------------------------------------------------------------------------------+---------------------------+
; Location ; Pin Name                               ; Reserved As              ; User Signal Name                                                                ; Pin Type                  ;
+----------+----------------------------------------+--------------------------+---------------------------------------------------------------------------------+---------------------------+
; 6        ; DIFFIO_L3n, DATA1, ASDO                ; As input tri-stated      ; asmi_interface:asmi_interface_i|asmi_asmi_parallel_0:asmi_inst|sd2~ALTERA_SDO   ; Dual Purpose Pin          ;
; 8        ; DIFFIO_L4p, FLASH_nCE, nCSO            ; As input tri-stated      ; asmi_interface:asmi_interface_i|asmi_asmi_parallel_0:asmi_inst|sd2~ALTERA_SCE   ; Dual Purpose Pin          ;
; 9        ; nSTATUS                                ; -                        ; -                                                                               ; Dedicated Programming Pin ;
; 12       ; DCLK                                   ; As output driving ground ; asmi_interface:asmi_interface_i|asmi_asmi_parallel_0:asmi_inst|sd2~ALTERA_DCLK  ; Dual Purpose Pin          ;
; 13       ; DATA0                                  ; As input tri-stated      ; asmi_interface:asmi_interface_i|asmi_asmi_parallel_0:asmi_inst|sd2~ALTERA_DATA0 ; Dual Purpose Pin          ;
; 14       ; nCONFIG                                ; -                        ; -                                                                               ; Dedicated Programming Pin ;
; 21       ; nCE                                    ; -                        ; -                                                                               ; Dedicated Programming Pin ;
; 86       ; DIFFIO_R9n, DEV_OE                     ; Use as regular IO        ; io_lvds_txn                                                                     ; Dual Purpose Pin          ;
; 87       ; DIFFIO_R9p, DEV_CLRn                   ; Use as regular IO        ; io_lvds_txp                                                                     ; Dual Purpose Pin          ;
; 92       ; CONF_DONE                              ; -                        ; -                                                                               ; Dedicated Programming Pin ;
; 94       ; MSEL0                                  ; -                        ; -                                                                               ; Dedicated Programming Pin ;
; 96       ; MSEL1                                  ; -                        ; -                                                                               ; Dedicated Programming Pin ;
; 97       ; MSEL2                                  ; -                        ; -                                                                               ; Dedicated Programming Pin ;
; 97       ; MSEL3                                  ; -                        ; -                                                                               ; Dedicated Programming Pin ;
; 98       ; DIFFIO_R5n, INIT_DONE                  ; Use as regular IO        ; io_led_d2                                                                       ; Dual Purpose Pin          ;
; 99       ; DIFFIO_R5p, CRC_ERROR                  ; Use as regular IO        ; io_led_d3                                                                       ; Dual Purpose Pin          ;
; 101      ; DIFFIO_R4n, nCEO                       ; Use as programming pin   ; io_led_d5                                                                       ; Dual Purpose Pin          ;
; 103      ; DIFFIO_R4p, CLKUSR                     ; Use as regular IO        ; clk_scl1                                                                        ; Dual Purpose Pin          ;
; 106      ; DIFFIO_R1n, PADD20, DQS2R/CQ3R,CDPCLK5 ; Use as regular IO        ; rffe_ad9866_sen_n                                                               ; Dual Purpose Pin          ;
; 120      ; DIFFIO_T19n, PADD1                     ; Use as regular IO        ; rffe_ad9866_rx[0]                                                               ; Dual Purpose Pin          ;
; 121      ; DIFFIO_T17p, PADD4, DQS2T/CQ3T,DPCLK8  ; Use as regular IO        ; rffe_ad9866_rx[1]                                                               ; Dual Purpose Pin          ;
; 125      ; DIFFIO_T13p, PADD12, DQS4T/CQ5T,DPCLK9 ; Use as regular IO        ; rffe_ad9866_rx[2]                                                               ; Dual Purpose Pin          ;
; 132      ; DIFFIO_T10n, DATA2                     ; Use as regular IO        ; rffe_ad9866_rx[3]                                                               ; Dual Purpose Pin          ;
; 133      ; DIFFIO_T10p, DATA3                     ; Use as regular IO        ; rffe_ad9866_rx[4]                                                               ; Dual Purpose Pin          ;
; 135      ; DIFFIO_T9p, DATA4                      ; Use as regular IO        ; rffe_ad9866_rx[5]                                                               ; Dual Purpose Pin          ;
; 137      ; DATA5                                  ; Use as regular IO        ; rffe_ad9866_tx[0]                                                               ; Dual Purpose Pin          ;
; 142      ; DATA12, DQS1T/CQ1T#,CDPCLK7            ; Use as regular IO        ; rffe_ad9866_tx[2]                                                               ; Dual Purpose Pin          ;
+----------+----------------------------------------+--------------------------+---------------------------------------------------------------------------------+---------------------------+


+-------------------------------------------------------------+
; I/O Bank Usage                                              ;
+----------+-------------------+---------------+--------------+
; I/O Bank ; Usage             ; VCCIO Voltage ; VREF Voltage ;
+----------+-------------------+---------------+--------------+
; 1        ; 8 / 8 ( 100 % )   ; 3.3V          ; --           ;
; 2        ; 7 / 7 ( 100 % )   ; 3.3V          ; --           ;
; 3        ; 10 / 10 ( 100 % ) ; 2.5V          ; --           ;
; 4        ; 13 / 13 ( 100 % ) ; 2.5V          ; --           ;
; 5        ; 9 / 9 ( 100 % )   ; 2.5V          ; --           ;
; 6        ; 10 / 10 ( 100 % ) ; 3.3V          ; --           ;
; 7        ; 12 / 12 ( 100 % ) ; 3.3V          ; --           ;
; 8        ; 11 / 11 ( 100 % ) ; 3.3V          ; --           ;
+----------+-------------------+---------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                                              ;
+----------+------------+----------+---------------------------------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                                                  ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+---------------------------------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; 1        ;            ;          ; VCCD_PLL3                                                                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 2        ;            ;          ; GNDA3                                                                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 3        ;            ; --       ; VCCA3                                                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 4        ;            ;          ; GND                                                                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 5        ;            ;          ; VCCINT                                                                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 6        ; 7          ; 1        ; asmi_interface:asmi_interface_i|asmi_asmi_parallel_0:asmi_inst|sd2~ALTERA_SDO   ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; N               ; no       ; On           ;
; 7        ; 8          ; 1        ; pa_inttr                                                                        ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 8        ; 9          ; 1        ; asmi_interface:asmi_interface_i|asmi_asmi_parallel_0:asmi_inst|sd2~ALTERA_SCE   ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; N               ; no       ; On           ;
; 9        ; 11         ; 1        ; ^nSTATUS                                                                        ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 10       ; 15         ; 1        ; rffe_ad9866_tx[5]                                                               ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 11       ; 16         ; 1        ; rffe_rfsw_sel                                                                   ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 12       ; 17         ; 1        ; asmi_interface:asmi_interface_i|asmi_asmi_parallel_0:asmi_inst|sd2~ALTERA_DCLK  ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; N               ; no       ; On           ;
; 13       ; 18         ; 1        ; asmi_interface:asmi_interface_i|asmi_asmi_parallel_0:asmi_inst|sd2~ALTERA_DATA0 ; input  ; 3.3-V LVCMOS ;         ; Row I/O    ; N               ; no       ; On           ;
; 14       ; 19         ; 1        ; ^nCONFIG                                                                        ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 15       ; 20         ; 1        ; #TDI                                                                            ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 16       ; 21         ; 1        ; #TCK                                                                            ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 17       ;            ; 1        ; VCCIO1                                                                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 18       ; 22         ; 1        ; #TMS                                                                            ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 19       ;            ;          ; GND                                                                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 20       ; 23         ; 1        ; #TDO                                                                            ; output ;              ;         ; --         ;                 ; --       ; --           ;
; 21       ; 24         ; 1        ; ^nCE                                                                            ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 22       ;            ;          ; GND                                                                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 23       ; 26         ; 1        ; io_cn10                                                                         ; input  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 24       ; 27         ; 2        ; io_cn9                                                                          ; input  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 25       ; 28         ; 2        ; io_cn8                                                                          ; input  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 26       ;            ; 2        ; VCCIO2                                                                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 27       ;            ;          ; GND                                                                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 28       ; 31         ; 2        ; pa_exttr                                                                        ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 29       ;            ;          ; VCCINT                                                                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 30       ; 38         ; 2        ; io_sda2                                                                         ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 31       ; 40         ; 2        ; io_scl2                                                                         ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 32       ; 45         ; 2        ; io_adc_sda                                                                      ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 33       ; 46         ; 2        ; io_adc_scl                                                                      ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 34       ;            ;          ; VCCINT                                                                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 35       ;            ; --       ; VCCA1                                                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 36       ;            ;          ; GNDA1                                                                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 37       ;            ;          ; VCCD_PLL1                                                                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 38       ;            ;          ; VCCINT                                                                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 39       ; 54         ; 3        ; pwr_envbias                                                                     ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 40       ;            ; 3        ; VCCIO3                                                                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 41       ;            ;          ; GND                                                                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 42       ; 59         ; 3        ; pwr_envop                                                                       ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 43       ; 60         ; 3        ; pwr_envpa                                                                       ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 44       ; 61         ; 3        ; pwr_clk3p3                                                                      ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 45       ;            ;          ; VCCINT                                                                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 46       ; 67         ; 3        ; pwr_clk1p2                                                                      ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 47       ;            ; 3        ; VCCIO3                                                                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 48       ;            ;          ; GND                                                                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 49       ; 79         ; 3        ; phy_rst_n                                                                       ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 50       ; 81         ; 3        ; phy_mdio                                                                        ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 51       ; 82         ; 3        ; phy_mdc                                                                         ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 52       ; 86         ; 3        ; phy_clk125                                                                      ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 53       ; 87         ; 3        ; phy_rx_clk                                                                      ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 54       ; 88         ; 4        ; phy_rx_dv                                                                       ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 55       ; 89         ; 4        ; io_tp2                                                                          ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 56       ;            ; 4        ; VCCIO4                                                                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 57       ;            ;          ; GND                                                                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 58       ; 96         ; 4        ; phy_rx[0]                                                                       ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 59       ; 98         ; 4        ; phy_rx[1]                                                                       ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 60       ; 99         ; 4        ; phy_rx[2]                                                                       ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 61       ;            ;          ; VCCINT                                                                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 62       ;            ; 4        ; VCCIO4                                                                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 63       ;            ;          ; GND                                                                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 64       ; 105        ; 4        ; phy_rx[3]                                                                       ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 65       ; 106        ; 4        ; phy_tx_en                                                                       ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 66       ; 111        ; 4        ; phy_tx_clk                                                                      ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 67       ; 112        ; 4        ; phy_tx[3]                                                                       ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 68       ; 116        ; 4        ; phy_tx[2]                                                                       ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 69       ; 117        ; 4        ; phy_tx[1]                                                                       ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 70       ;            ;          ; VCCINT                                                                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 71       ; 119        ; 4        ; phy_tx[0]                                                                       ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 72       ; 120        ; 4        ; clk_recovered                                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 73       ;            ;          ; VCCD_PLL4                                                                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 74       ;            ;          ; GNDA4                                                                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 75       ;            ; --       ; VCCA4                                                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 76       ; 126        ; 5        ; io_db1_2                                                                        ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 77       ; 127        ; 5        ; io_db1_3                                                                        ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 78       ;            ;          ; VCCINT                                                                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 79       ;            ;          ; GND                                                                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 80       ; 134        ; 5        ; io_db1_4                                                                        ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 81       ;            ; 5        ; VCCIO5                                                                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 82       ;            ;          ; GND                                                                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 83       ; 138        ; 5        ; io_db1_5                                                                        ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 84       ;            ;          ; VCCINT                                                                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 85       ; 141        ; 5        ; io_db1_6                                                                        ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 86       ; 142        ; 5        ; io_lvds_txn                                                                     ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 87       ; 143        ; 5        ; io_lvds_txp                                                                     ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 88       ; 148        ; 5        ; io_lvds_rxp                                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 89       ; 149        ; 5        ; io_lvds_rxn                                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 90       ; 150        ; 6        ; io_phone_ring                                                                   ; input  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 91       ; 151        ; 6        ; io_phone_tip                                                                    ; input  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 92       ; 152        ; 6        ; ^CONF_DONE                                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 93       ;            ; 6        ; VCCIO6                                                                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 94       ; 153        ; 6        ; ^MSEL0                                                                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 95       ;            ;          ; GND                                                                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 96       ; 154        ; 6        ; ^MSEL1                                                                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 97       ; 155        ; 6        ; ^MSEL2                                                                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 97       ; 156        ; 6        ; ^MSEL3                                                                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 98       ; 159        ; 6        ; io_led_d2                                                                       ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 99       ; 160        ; 6        ; io_led_d3                                                                       ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 100      ; 161        ; 6        ; io_led_d4                                                                       ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 101      ; 162        ; 6        ; io_led_d5                                                                       ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 102      ;            ;          ; VCCINT                                                                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 103      ; 163        ; 6        ; clk_scl1                                                                        ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 104      ; 164        ; 6        ; clk_sda1                                                                        ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 105      ; 167        ; 6        ; rffe_ad9866_pga5                                                                ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 106      ; 173        ; 6        ; rffe_ad9866_sen_n                                                               ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 107      ;            ; --       ; VCCA2                                                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 108      ;            ;          ; GNDA2                                                                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 109      ;            ;          ; VCCD_PLL2                                                                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 110      ; 178        ; 7        ; rffe_ad9866_sclk                                                                ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 111      ; 180        ; 7        ; rffe_ad9866_sdio                                                                ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 112      ; 181        ; 7        ; rffe_ad9866_rxclk                                                               ; input  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 113      ; 182        ; 7        ; rffe_ad9866_txquiet_n                                                           ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 114      ; 183        ; 7        ; rffe_ad9866_txsync                                                              ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 115      ; 184        ; 7        ; rffe_ad9866_rxsync                                                              ; input  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 116      ;            ;          ; VCCINT                                                                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 117      ;            ; 7        ; VCCIO7                                                                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 118      ;            ;          ; GND                                                                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 119      ; 190        ; 7        ; rffe_ad9866_rst_n                                                               ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 120      ; 191        ; 7        ; rffe_ad9866_rx[0]                                                               ; input  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 121      ; 197        ; 7        ; rffe_ad9866_rx[1]                                                               ; input  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 122      ;            ; 7        ; VCCIO7                                                                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 123      ;            ;          ; GND                                                                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 124      ;            ;          ; VCCINT                                                                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 125      ; 205        ; 7        ; rffe_ad9866_rx[2]                                                               ; input  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 126      ; 209        ; 7        ; rffe_ad9866_clk76p8                                                             ; input  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 127      ; 210        ; 7        ; io_tp9                                                                          ; input  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 128      ; 211        ; 8        ; io_tp8                                                                          ; input  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 129      ; 212        ; 8        ; io_tp7                                                                          ; input  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 130      ;            ; 8        ; VCCIO8                                                                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 131      ;            ;          ; GND                                                                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 132      ; 218        ; 8        ; rffe_ad9866_rx[3]                                                               ; input  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 133      ; 219        ; 8        ; rffe_ad9866_rx[4]                                                               ; input  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 134      ;            ;          ; VCCINT                                                                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 135      ; 221        ; 8        ; rffe_ad9866_rx[5]                                                               ; input  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 136      ; 224        ; 8        ; rffe_ad9866_mode                                                                ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 137      ; 227        ; 8        ; rffe_ad9866_tx[0]                                                               ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 138      ;            ;          ; VCCINT                                                                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 139      ;            ; 8        ; VCCIO8                                                                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 140      ;            ;          ; GND                                                                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 141      ; 239        ; 8        ; rffe_ad9866_tx[1]                                                               ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 142      ; 242        ; 8        ; rffe_ad9866_tx[2]                                                               ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 143      ; 245        ; 8        ; rffe_ad9866_tx[3]                                                               ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 144      ; 246        ; 8        ; rffe_ad9866_tx[4]                                                               ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; EPAD     ;            ;          ; GND                                                                             ;        ;              ;         ; --         ;                 ; --       ; --           ;
+----------+------------+----------+---------------------------------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                                                                                                                          ;
+-------------------------------+------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+
; Name                          ; ethpll:ethpll_inst|altpll:altpll_component|ethpll_altpll:auto_generated|pll1 ; ad9866pll:ad9866pll_inst|altpll:altpll_component|ad9866pll_altpll:auto_generated|pll1 ;
+-------------------------------+------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+
; SDC pin name                  ; ethpll_inst|altpll_component|auto_generated|pll1                             ; ad9866pll_inst|altpll_component|auto_generated|pll1                                   ;
; PLL mode                      ; Normal                                                                       ; Normal                                                                                ;
; Compensate clock              ; clock0                                                                       ; clock0                                                                                ;
; Compensated input/output pins ; --                                                                           ; --                                                                                    ;
; Switchover type               ; --                                                                           ; --                                                                                    ;
; Input frequency 0             ; 125.0 MHz                                                                    ; 76.8 MHz                                                                              ;
; Input frequency 1             ; --                                                                           ; --                                                                                    ;
; Nominal PFD frequency         ; 125.0 MHz                                                                    ; 76.8 MHz                                                                              ;
; Nominal VCO frequency         ; 625.0 MHz                                                                    ; 614.4 MHz                                                                             ;
; VCO post scale K counter      ; 2                                                                            ; 2                                                                                     ;
; VCO frequency control         ; Auto                                                                         ; Auto                                                                                  ;
; VCO phase shift step          ; 200 ps                                                                       ; 203 ps                                                                                ;
; VCO multiply                  ; --                                                                           ; --                                                                                    ;
; VCO divide                    ; --                                                                           ; --                                                                                    ;
; Freq min lock                 ; 60.01 MHz                                                                    ; 37.5 MHz                                                                              ;
; Freq max lock                 ; 130.04 MHz                                                                   ; 81.27 MHz                                                                             ;
; M VCO Tap                     ; 0                                                                            ; 0                                                                                     ;
; M Initial                     ; 1                                                                            ; 1                                                                                     ;
; M value                       ; 5                                                                            ; 8                                                                                     ;
; N value                       ; 1                                                                            ; 1                                                                                     ;
; Charge pump current           ; setting 1                                                                    ; setting 1                                                                             ;
; Loop filter resistance        ; setting 28                                                                   ; setting 27                                                                            ;
; Loop filter capacitance       ; setting 0                                                                    ; setting 0                                                                             ;
; Bandwidth                     ; 1.19 MHz to 1.7 MHz                                                          ; 1.03 MHz to 1.97 MHz                                                                  ;
; Bandwidth type                ; Medium                                                                       ; Medium                                                                                ;
; Real time reconfigurable      ; Off                                                                          ; Off                                                                                   ;
; Scan chain MIF file           ; --                                                                           ; --                                                                                    ;
; Preserve PLL counter order    ; Off                                                                          ; Off                                                                                   ;
; PLL location                  ; PLL_4                                                                        ; PLL_3                                                                                 ;
; Inclk0 signal                 ; phy_clk125                                                                   ; rffe_ad9866_clk76p8                                                                   ;
; Inclk1 signal                 ; --                                                                           ; --                                                                                    ;
; Inclk0 signal type            ; Dedicated Pin                                                                ; Dedicated Pin                                                                         ;
; Inclk1 signal type            ; --                                                                           ; --                                                                                    ;
+-------------------------------+------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+---------------+------------------+------------+---------+---------------+--------------+---------------+---------+---------+------------------------------------------------------------+
; Name                                                                                               ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift   ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low   ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                               ;
+----------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+---------------+------------------+------------+---------+---------------+--------------+---------------+---------+---------+------------------------------------------------------------+
; ethpll:ethpll_inst|altpll:altpll_component|ethpll_altpll:auto_generated|wire_pll1_clk[0]           ; clock0       ; 1    ; 1   ; 125.0 MHz        ; 0 (0 ps)      ; 9.00 (200 ps)    ; 50/50      ; C2      ; 5             ; 3/2 Odd      ; --            ; 1       ; 0       ; ethpll_inst|altpll_component|auto_generated|pll1|clk[0]    ;
; ethpll:ethpll_inst|altpll:altpll_component|ethpll_altpll:auto_generated|wire_pll1_clk[1]           ; clock1       ; 1    ; 1   ; 125.0 MHz        ; 135 (3000 ps) ; 9.00 (200 ps)    ; 50/50      ; C4      ; 5             ; 3/2 Odd      ; --            ; 2       ; 7       ; ethpll_inst|altpll_component|auto_generated|pll1|clk[1]    ;
; remote_update_app:remote_update_app_i|altera_remote_update_core:remote_update_core|rublock_clock~0 ; clock2       ; 1    ; 50  ; 2.5 MHz          ; 0 (0 ps)      ; 0.18 (200 ps)    ; 50/50      ; C3      ; 250           ; 125/125 Even ; --            ; 1       ; 0       ; ethpll_inst|altpll_component|auto_generated|pll1|clk[2]    ;
; ethpll:ethpll_inst|altpll:altpll_component|ethpll_altpll:auto_generated|wire_pll1_clk[3]           ; clock3       ; 1    ; 5   ; 25.0 MHz         ; 99 (11000 ps) ; 1.80 (200 ps)    ; 50/50      ; C1      ; 25            ; 13/12 Odd    ; --            ; 7       ; 7       ; ethpll_inst|altpll_component|auto_generated|pll1|clk[3]    ;
; ethpll:ethpll_inst|altpll:altpll_component|ethpll_altpll:auto_generated|wire_pll1_clk[4]           ; clock4       ; 1    ; 10  ; 12.5 MHz         ; 0 (0 ps)      ; 0.90 (200 ps)    ; 50/50      ; C0      ; 50            ; 25/25 Even   ; --            ; 1       ; 0       ; ethpll_inst|altpll_component|auto_generated|pll1|clk[4]    ;
; ad9866pll:ad9866pll_inst|altpll:altpll_component|ad9866pll_altpll:auto_generated|wire_pll1_clk[0]  ; clock0       ; 1    ; 1   ; 76.8 MHz         ; 0 (0 ps)      ; 5.63 (203 ps)    ; 50/50      ; C0      ; 8             ; 4/4 Even     ; --            ; 1       ; 0       ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; ad9866pll:ad9866pll_inst|altpll:altpll_component|ad9866pll_altpll:auto_generated|wire_pll1_clk[1]  ; clock1       ; 2    ; 1   ; 153.6 MHz        ; 0 (0 ps)      ; 11.25 (203 ps)   ; 50/50      ; C1      ; 4             ; 2/2 Even     ; --            ; 1       ; 0       ; ad9866pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
+----------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+---------------+------------------+------------+---------+---------------+--------------+---------------+---------+---------+------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; I/O Assignment Warnings                                                                                               ;
+--------------------------------------------------------------------------------+--------------------------------------+
; Pin Name                                                                       ; Reason                               ;
+--------------------------------------------------------------------------------+--------------------------------------+
; pwr_clk3p3                                                                     ; Missing drive strength and slew rate ;
; pwr_clk1p2                                                                     ; Missing drive strength and slew rate ;
; pwr_envpa                                                                      ; Missing drive strength and slew rate ;
; pwr_envop                                                                      ; Missing drive strength and slew rate ;
; pwr_envbias                                                                    ; Missing drive strength and slew rate ;
; phy_tx[0]                                                                      ; Missing drive strength and slew rate ;
; phy_tx[1]                                                                      ; Missing drive strength and slew rate ;
; phy_tx[2]                                                                      ; Missing drive strength and slew rate ;
; phy_tx[3]                                                                      ; Missing drive strength and slew rate ;
; phy_tx_en                                                                      ; Missing drive strength and slew rate ;
; phy_tx_clk                                                                     ; Missing drive strength and slew rate ;
; phy_mdc                                                                        ; Missing drive strength and slew rate ;
; clk_recovered                                                                  ; Missing drive strength and slew rate ;
; rffe_ad9866_rst_n                                                              ; Missing drive strength               ;
; rffe_ad9866_tx[0]                                                              ; Missing drive strength               ;
; rffe_ad9866_tx[1]                                                              ; Missing drive strength               ;
; rffe_ad9866_tx[2]                                                              ; Missing drive strength               ;
; rffe_ad9866_tx[3]                                                              ; Missing drive strength               ;
; rffe_ad9866_tx[4]                                                              ; Missing drive strength               ;
; rffe_ad9866_tx[5]                                                              ; Missing drive strength               ;
; rffe_ad9866_txquiet_n                                                          ; Missing drive strength               ;
; rffe_ad9866_txsync                                                             ; Missing drive strength               ;
; rffe_ad9866_sdio                                                               ; Missing drive strength               ;
; rffe_ad9866_sclk                                                               ; Missing drive strength               ;
; rffe_ad9866_sen_n                                                              ; Missing drive strength               ;
; rffe_rfsw_sel                                                                  ; Missing drive strength               ;
; rffe_ad9866_mode                                                               ; Missing drive strength               ;
; rffe_ad9866_pga5                                                               ; Missing drive strength               ;
; io_led_d2                                                                      ; Missing drive strength               ;
; io_led_d3                                                                      ; Missing drive strength               ;
; io_led_d4                                                                      ; Missing drive strength               ;
; io_led_d5                                                                      ; Missing drive strength               ;
; io_lvds_txn                                                                    ; Missing drive strength and slew rate ;
; io_lvds_txp                                                                    ; Missing drive strength and slew rate ;
; io_db1_5                                                                       ; Missing drive strength and slew rate ;
; pa_inttr                                                                       ; Missing drive strength               ;
; pa_exttr                                                                       ; Missing drive strength               ;
; asmi_interface:asmi_interface_i|asmi_asmi_parallel_0:asmi_inst|sd2~ALTERA_DCLK ; Missing drive strength               ;
; asmi_interface:asmi_interface_i|asmi_asmi_parallel_0:asmi_inst|sd2~ALTERA_SCE  ; Missing drive strength               ;
; asmi_interface:asmi_interface_i|asmi_asmi_parallel_0:asmi_inst|sd2~ALTERA_SDO  ; Missing drive strength               ;
; phy_mdio                                                                       ; Missing drive strength and slew rate ;
; clk_sda1                                                                       ; Missing drive strength               ;
; clk_scl1                                                                       ; Missing drive strength               ;
; io_adc_scl                                                                     ; Missing drive strength               ;
; io_adc_sda                                                                     ; Missing drive strength               ;
; io_scl2                                                                        ; Missing drive strength               ;
; io_sda2                                                                        ; Missing drive strength               ;
+--------------------------------------------------------------------------------+--------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------+
; Compilation Hierarchy Node                                     ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                  ; Entity Name               ; Library Name ;
+----------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------+
; |hermeslite                                                    ; 20085 (8)   ; 15933 (2)                 ; 38 (38)       ; 342544      ; 42   ; 92           ; 0       ; 46        ; 80   ; 0            ; 4152 (4)     ; 4915 (1)          ; 11018 (3)        ; |hermeslite                                                                                                                                                                          ; hermeslite                ; work         ;
;    |ad9866:ad9866_i|                                           ; 50 (50)     ; 45 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 32 (32)           ; 15 (15)          ; |hermeslite|ad9866:ad9866_i                                                                                                                                                          ; ad9866                    ; work         ;
;    |ad9866pll:ad9866pll_inst|                                  ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |hermeslite|ad9866pll:ad9866pll_inst                                                                                                                                                 ; ad9866pll                 ; work         ;
;       |altpll:altpll_component|                                ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |hermeslite|ad9866pll:ad9866pll_inst|altpll:altpll_component                                                                                                                         ; altpll                    ; work         ;
;          |ad9866pll_altpll:auto_generated|                     ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |hermeslite|ad9866pll:ad9866pll_inst|altpll:altpll_component|ad9866pll_altpll:auto_generated                                                                                         ; ad9866pll_altpll          ; work         ;
;    |altclkctrl:ethtxext_clkmux_i|                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hermeslite|altclkctrl:ethtxext_clkmux_i                                                                                                                                             ; altclkctrl                ; work         ;
;       |altclkctrl_0hi:auto_generated|                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hermeslite|altclkctrl:ethtxext_clkmux_i|altclkctrl_0hi:auto_generated                                                                                                               ; altclkctrl_0hi            ; work         ;
;    |altclkctrl:ethtxint_clkmux_i|                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hermeslite|altclkctrl:ethtxint_clkmux_i                                                                                                                                             ; altclkctrl                ; work         ;
;       |altclkctrl_0hi:auto_generated|                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hermeslite|altclkctrl:ethtxint_clkmux_i|altclkctrl_0hi:auto_generated                                                                                                               ; altclkctrl_0hi            ; work         ;
;    |asmi_fifo:asmi_fifo_i|                                     ; 153 (0)     ; 127 (0)                   ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 26 (0)       ; 60 (0)            ; 67 (0)           ; |hermeslite|asmi_fifo:asmi_fifo_i                                                                                                                                                    ; asmi_fifo                 ; work         ;
;       |dcfifo:dcfifo_component|                                ; 153 (0)     ; 127 (0)                   ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 26 (0)       ; 60 (0)            ; 67 (0)           ; |hermeslite|asmi_fifo:asmi_fifo_i|dcfifo:dcfifo_component                                                                                                                            ; dcfifo                    ; work         ;
;          |dcfifo_pih1:auto_generated|                          ; 153 (46)    ; 127 (33)                  ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 26 (11)      ; 60 (25)           ; 67 (7)           ; |hermeslite|asmi_fifo:asmi_fifo_i|dcfifo:dcfifo_component|dcfifo_pih1:auto_generated                                                                                                 ; dcfifo_pih1               ; work         ;
;             |a_gray2bin_7ib:rdptr_g_gray2bin|                  ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 8 (8)            ; |hermeslite|asmi_fifo:asmi_fifo_i|dcfifo:dcfifo_component|dcfifo_pih1:auto_generated|a_gray2bin_7ib:rdptr_g_gray2bin                                                                 ; a_gray2bin_7ib            ; work         ;
;             |a_gray2bin_7ib:rs_dgwp_gray2bin|                  ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 9 (9)            ; |hermeslite|asmi_fifo:asmi_fifo_i|dcfifo:dcfifo_component|dcfifo_pih1:auto_generated|a_gray2bin_7ib:rs_dgwp_gray2bin                                                                 ; a_gray2bin_7ib            ; work         ;
;             |a_graycounter_2lc:wrptr_g1p|                      ; 21 (21)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 17 (17)          ; |hermeslite|asmi_fifo:asmi_fifo_i|dcfifo:dcfifo_component|dcfifo_pih1:auto_generated|a_graycounter_2lc:wrptr_g1p                                                                     ; a_graycounter_2lc         ; work         ;
;             |a_graycounter_677:rdptr_g1p|                      ; 23 (23)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 18 (18)          ; |hermeslite|asmi_fifo:asmi_fifo_i|dcfifo:dcfifo_component|dcfifo_pih1:auto_generated|a_graycounter_677:rdptr_g1p                                                                     ; a_graycounter_677         ; work         ;
;             |alt_synch_pipe_bpl:rs_dgwp|                       ; 22 (0)      ; 22 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 19 (0)            ; 3 (0)            ; |hermeslite|asmi_fifo:asmi_fifo_i|dcfifo:dcfifo_component|dcfifo_pih1:auto_generated|alt_synch_pipe_bpl:rs_dgwp                                                                      ; alt_synch_pipe_bpl        ; work         ;
;                |dffpipe_se9:dffpipe7|                          ; 22 (22)     ; 22 (22)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 19 (19)           ; 3 (3)            ; |hermeslite|asmi_fifo:asmi_fifo_i|dcfifo:dcfifo_component|dcfifo_pih1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe7                                                 ; dffpipe_se9               ; work         ;
;             |alt_synch_pipe_cpl:ws_dgrp|                       ; 22 (0)      ; 22 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (0)            ; 6 (0)            ; |hermeslite|asmi_fifo:asmi_fifo_i|dcfifo:dcfifo_component|dcfifo_pih1:auto_generated|alt_synch_pipe_cpl:ws_dgrp                                                                      ; alt_synch_pipe_cpl        ; work         ;
;                |dffpipe_te9:dffpipe10|                         ; 22 (22)     ; 22 (22)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 6 (6)            ; |hermeslite|asmi_fifo:asmi_fifo_i|dcfifo:dcfifo_component|dcfifo_pih1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe10                                                ; dffpipe_te9               ; work         ;
;             |altsyncram_av61:fifo_ram|                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hermeslite|asmi_fifo:asmi_fifo_i|dcfifo:dcfifo_component|dcfifo_pih1:auto_generated|altsyncram_av61:fifo_ram                                                                        ; altsyncram_av61           ; work         ;
;             |cmpr_o76:rdempty_eq_comp|                         ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 4 (4)            ; |hermeslite|asmi_fifo:asmi_fifo_i|dcfifo:dcfifo_component|dcfifo_pih1:auto_generated|cmpr_o76:rdempty_eq_comp                                                                        ; cmpr_o76                  ; work         ;
;             |cmpr_o76:wrfull_eq_comp|                          ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |hermeslite|asmi_fifo:asmi_fifo_i|dcfifo:dcfifo_component|dcfifo_pih1:auto_generated|cmpr_o76:wrfull_eq_comp                                                                         ; cmpr_o76                  ; work         ;
;             |dffpipe_pe9:rs_brp|                               ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |hermeslite|asmi_fifo:asmi_fifo_i|dcfifo:dcfifo_component|dcfifo_pih1:auto_generated|dffpipe_pe9:rs_brp                                                                              ; dffpipe_pe9               ; work         ;
;             |dffpipe_pe9:rs_bwp|                               ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |hermeslite|asmi_fifo:asmi_fifo_i|dcfifo:dcfifo_component|dcfifo_pih1:auto_generated|dffpipe_pe9:rs_bwp                                                                              ; dffpipe_pe9               ; work         ;
;    |asmi_interface:asmi_interface_i|                           ; 372 (167)   ; 206 (74)                  ; 0 (0)         ; 2064        ; 1    ; 0            ; 0       ; 0         ; 4    ; 0            ; 159 (86)     ; 9 (0)             ; 204 (81)         ; |hermeslite|asmi_interface:asmi_interface_i                                                                                                                                          ; asmi_interface            ; work         ;
;       |asmi_asmi_parallel_0:asmi_inst|                         ; 205 (121)   ; 132 (72)                  ; 0 (0)         ; 2064        ; 1    ; 0            ; 0       ; 0         ; 4    ; 0            ; 73 (49)      ; 9 (9)             ; 123 (60)         ; |hermeslite|asmi_interface:asmi_interface_i|asmi_asmi_parallel_0:asmi_inst                                                                                                           ; asmi_asmi_parallel_0      ; work         ;
;          |a_graycounter:addbyte_cntr|                          ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (0)            ; |hermeslite|asmi_interface:asmi_interface_i|asmi_asmi_parallel_0:asmi_inst|a_graycounter:addbyte_cntr                                                                                ; a_graycounter             ; work         ;
;             |a_graycounter_9vg:auto_generated|                 ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |hermeslite|asmi_interface:asmi_interface_i|asmi_asmi_parallel_0:asmi_inst|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated                                               ; a_graycounter_9vg         ; work         ;
;          |a_graycounter:gen_cntr|                              ; 4 (0)       ; 4 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (0)            ; |hermeslite|asmi_interface:asmi_interface_i|asmi_asmi_parallel_0:asmi_inst|a_graycounter:gen_cntr                                                                                    ; a_graycounter             ; work         ;
;             |a_graycounter_9vg:auto_generated|                 ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |hermeslite|asmi_interface:asmi_interface_i|asmi_asmi_parallel_0:asmi_inst|a_graycounter:gen_cntr|a_graycounter_9vg:auto_generated                                                   ; a_graycounter_9vg         ; work         ;
;          |a_graycounter:stage_cntr|                            ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (0)            ; |hermeslite|asmi_interface:asmi_interface_i|asmi_asmi_parallel_0:asmi_inst|a_graycounter:stage_cntr                                                                                  ; a_graycounter             ; work         ;
;             |a_graycounter_8vg:auto_generated|                 ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |hermeslite|asmi_interface:asmi_interface_i|asmi_asmi_parallel_0:asmi_inst|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated                                                 ; a_graycounter_8vg         ; work         ;
;          |a_graycounter:wrstage_cntr|                          ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (0)            ; |hermeslite|asmi_interface:asmi_interface_i|asmi_asmi_parallel_0:asmi_inst|a_graycounter:wrstage_cntr                                                                                ; a_graycounter             ; work         ;
;             |a_graycounter_8vg:auto_generated|                 ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |hermeslite|asmi_interface:asmi_interface_i|asmi_asmi_parallel_0:asmi_inst|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated                                               ; a_graycounter_8vg         ; work         ;
;          |lpm_compare:cmpr4|                                   ; 1 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |hermeslite|asmi_interface:asmi_interface_i|asmi_asmi_parallel_0:asmi_inst|lpm_compare:cmpr4                                                                                         ; lpm_compare               ; work         ;
;             |cmpr_7pd:auto_generated|                          ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |hermeslite|asmi_interface:asmi_interface_i|asmi_asmi_parallel_0:asmi_inst|lpm_compare:cmpr4|cmpr_7pd:auto_generated                                                                 ; cmpr_7pd                  ; work         ;
;          |lpm_compare:cmpr5|                                   ; 6 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 1 (0)            ; |hermeslite|asmi_interface:asmi_interface_i|asmi_asmi_parallel_0:asmi_inst|lpm_compare:cmpr5                                                                                         ; lpm_compare               ; work         ;
;             |cmpr_7pd:auto_generated|                          ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 1 (1)            ; |hermeslite|asmi_interface:asmi_interface_i|asmi_asmi_parallel_0:asmi_inst|lpm_compare:cmpr5|cmpr_7pd:auto_generated                                                                 ; cmpr_7pd                  ; work         ;
;          |lpm_counter:pgwr_data_cntr|                          ; 9 (0)       ; 9 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (0)            ; |hermeslite|asmi_interface:asmi_interface_i|asmi_asmi_parallel_0:asmi_inst|lpm_counter:pgwr_data_cntr                                                                                ; lpm_counter               ; work         ;
;             |cntr_haj:auto_generated|                          ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |hermeslite|asmi_interface:asmi_interface_i|asmi_asmi_parallel_0:asmi_inst|lpm_counter:pgwr_data_cntr|cntr_haj:auto_generated                                                        ; cntr_haj                  ; work         ;
;          |lpm_counter:pgwr_read_cntr|                          ; 9 (0)       ; 9 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (0)            ; |hermeslite|asmi_interface:asmi_interface_i|asmi_asmi_parallel_0:asmi_inst|lpm_counter:pgwr_read_cntr                                                                                ; lpm_counter               ; work         ;
;             |cntr_haj:auto_generated|                          ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |hermeslite|asmi_interface:asmi_interface_i|asmi_asmi_parallel_0:asmi_inst|lpm_counter:pgwr_read_cntr|cntr_haj:auto_generated                                                        ; cntr_haj                  ; work         ;
;          |scfifo:scfifo3|                                      ; 49 (0)      ; 29 (0)                    ; 0 (0)         ; 2064        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (0)       ; 0 (0)             ; 30 (0)           ; |hermeslite|asmi_interface:asmi_interface_i|asmi_asmi_parallel_0:asmi_inst|scfifo:scfifo3                                                                                            ; scfifo                    ; work         ;
;             |scfifo_3em:auto_generated|                        ; 49 (0)      ; 29 (0)                    ; 0 (0)         ; 2064        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (0)       ; 0 (0)             ; 30 (0)           ; |hermeslite|asmi_interface:asmi_interface_i|asmi_asmi_parallel_0:asmi_inst|scfifo:scfifo3|scfifo_3em:auto_generated                                                                  ; scfifo_3em                ; work         ;
;                |a_dpfifo_abs:dpfifo|                           ; 49 (10)     ; 29 (0)                    ; 0 (0)         ; 2064        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (10)      ; 0 (0)             ; 30 (0)           ; |hermeslite|asmi_interface:asmi_interface_i|asmi_asmi_parallel_0:asmi_inst|scfifo:scfifo3|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo                                              ; a_dpfifo_abs              ; work         ;
;                   |a_fefifo_48e:fifo_state|                    ; 20 (10)     ; 11 (2)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (7)        ; 0 (0)             ; 12 (3)           ; |hermeslite|asmi_interface:asmi_interface_i|asmi_asmi_parallel_0:asmi_inst|scfifo:scfifo3|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|a_fefifo_48e:fifo_state                      ; a_fefifo_48e              ; work         ;
;                      |cntr_go7:count_usedw|                    ; 10 (10)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 9 (9)            ; |hermeslite|asmi_interface:asmi_interface_i|asmi_asmi_parallel_0:asmi_inst|scfifo:scfifo3|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|a_fefifo_48e:fifo_state|cntr_go7:count_usedw ; cntr_go7                  ; work         ;
;                   |altsyncram_2lm1:FIFOram|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2064        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hermeslite|asmi_interface:asmi_interface_i|asmi_asmi_parallel_0:asmi_inst|scfifo:scfifo3|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|altsyncram_2lm1:FIFOram                      ; altsyncram_2lm1           ; work         ;
;                   |cntr_4ob:rd_ptr_count|                      ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |hermeslite|asmi_interface:asmi_interface_i|asmi_asmi_parallel_0:asmi_inst|scfifo:scfifo3|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:rd_ptr_count                        ; cntr_4ob                  ; work         ;
;                   |cntr_4ob:wr_ptr|                            ; 10 (10)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 9 (9)            ; |hermeslite|asmi_interface:asmi_interface_i|asmi_asmi_parallel_0:asmi_inst|scfifo:scfifo3|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr                              ; cntr_4ob                  ; work         ;
;    |control:control_i|                                         ; 934 (191)   ; 533 (144)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 397 (45)     ; 104 (37)          ; 433 (134)        ; |hermeslite|control:control_i                                                                                                                                                        ; control                   ; work         ;
;       |ad9866ctrl:ad9866ctrl_i|                                ; 111 (111)   ; 44 (44)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 66 (66)      ; 6 (6)             ; 39 (39)          ; |hermeslite|control:control_i|ad9866ctrl:ad9866ctrl_i                                                                                                                                ; ad9866ctrl                ; work         ;
;       |cw_support:cw_support_i|                                ; 35 (35)     ; 29 (29)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 17 (17)           ; 12 (12)          ; |hermeslite|control:control_i|cw_support:cw_support_i                                                                                                                                ; cw_support                ; work         ;
;       |debounce:de_phone_ring|                                 ; 24 (24)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 2 (2)             ; 17 (17)          ; |hermeslite|control:control_i|debounce:de_phone_ring                                                                                                                                 ; debounce                  ; work         ;
;       |debounce:de_phone_tip|                                  ; 25 (25)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 3 (3)             ; 16 (16)          ; |hermeslite|control:control_i|debounce:de_phone_tip                                                                                                                                  ; debounce                  ; work         ;
;       |debounce:de_txinhibit|                                  ; 24 (24)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 19 (19)          ; |hermeslite|control:control_i|debounce:de_txinhibit                                                                                                                                  ; debounce                  ; work         ;
;       |i2c:i2c_i|                                              ; 274 (20)    ; 118 (8)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 151 (11)     ; 2 (1)             ; 121 (6)          ; |hermeslite|control:control_i|i2c:i2c_i                                                                                                                                              ; i2c                       ; work         ;
;          |i2c_bus2:i2c_bus2_i|                                 ; 258 (95)    ; 110 (40)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 140 (49)     ; 1 (0)             ; 117 (46)         ; |hermeslite|control:control_i|i2c:i2c_i|i2c_bus2:i2c_bus2_i                                                                                                                          ; i2c_bus2                  ; work         ;
;             |i2c_master:i2c_master_i|                          ; 163 (163)   ; 70 (70)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 91 (91)      ; 1 (1)             ; 71 (71)          ; |hermeslite|control:control_i|i2c:i2c_i|i2c_bus2:i2c_bus2_i|i2c_master:i2c_master_i                                                                                                  ; i2c_master                ; work         ;
;       |led_flash:led_rxclip|                                   ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 2 (2)            ; |hermeslite|control:control_i|led_flash:led_rxclip                                                                                                                                   ; led_flash                 ; work         ;
;       |led_flash:led_rxgoodlvl|                                ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 2 (2)            ; |hermeslite|control:control_i|led_flash:led_rxgoodlvl                                                                                                                                ; led_flash                 ; work         ;
;       |slow_adc:slow_adc_i|                                    ; 246 (68)    ; 133 (56)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 113 (12)     ; 33 (25)           ; 100 (32)         ; |hermeslite|control:control_i|slow_adc:slow_adc_i                                                                                                                                    ; slow_adc                  ; work         ;
;          |i2c_master:i2c_master_i|                             ; 178 (178)   ; 77 (77)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 101 (101)    ; 8 (8)             ; 69 (69)          ; |hermeslite|control:control_i|slow_adc:slow_adc_i|i2c_master:i2c_master_i                                                                                                            ; i2c_master                ; work         ;
;    |dsiq_fifo:dsiq_fifo_i|                                     ; 252 (49)    ; 168 (2)                   ; 0 (0)         ; 65536       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 51 (14)      ; 69 (0)            ; 132 (36)         ; |hermeslite|dsiq_fifo:dsiq_fifo_i                                                                                                                                                    ; dsiq_fifo                 ; work         ;
;       |dcfifo_mixed_widths:fifo_i|                             ; 203 (0)     ; 166 (0)                   ; 0 (0)         ; 65536       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 37 (0)       ; 69 (0)            ; 97 (0)           ; |hermeslite|dsiq_fifo:dsiq_fifo_i|dcfifo_mixed_widths:fifo_i                                                                                                                         ; dcfifo_mixed_widths       ; work         ;
;          |dcfifo_92i1:auto_generated|                          ; 203 (50)    ; 166 (38)                  ; 0 (0)         ; 65536       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 37 (10)      ; 69 (27)           ; 97 (8)           ; |hermeslite|dsiq_fifo:dsiq_fifo_i|dcfifo_mixed_widths:fifo_i|dcfifo_92i1:auto_generated                                                                                              ; dcfifo_92i1               ; work         ;
;             |a_gray2bin_8ib:rdptr_g_gray2bin|                  ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 9 (9)            ; |hermeslite|dsiq_fifo:dsiq_fifo_i|dcfifo_mixed_widths:fifo_i|dcfifo_92i1:auto_generated|a_gray2bin_8ib:rdptr_g_gray2bin                                                              ; a_gray2bin_8ib            ; work         ;
;             |a_gray2bin_8ib:rs_dgwp_gray2bin|                  ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (11)          ; |hermeslite|dsiq_fifo:dsiq_fifo_i|dcfifo_mixed_widths:fifo_i|dcfifo_92i1:auto_generated|a_gray2bin_8ib:rs_dgwp_gray2bin                                                              ; a_gray2bin_8ib            ; work         ;
;             |a_gray2bin_8ib:wrptr_g_gray2bin|                  ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 8 (8)            ; |hermeslite|dsiq_fifo:dsiq_fifo_i|dcfifo_mixed_widths:fifo_i|dcfifo_92i1:auto_generated|a_gray2bin_8ib:wrptr_g_gray2bin                                                              ; a_gray2bin_8ib            ; work         ;
;             |a_gray2bin_8ib:ws_dgrp_gray2bin|                  ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (11)          ; |hermeslite|dsiq_fifo:dsiq_fifo_i|dcfifo_mixed_widths:fifo_i|dcfifo_92i1:auto_generated|a_gray2bin_8ib:ws_dgrp_gray2bin                                                              ; a_gray2bin_8ib            ; work         ;
;             |a_graycounter_07c:wrptr_g1p|                      ; 26 (26)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 16 (16)          ; |hermeslite|dsiq_fifo:dsiq_fifo_i|dcfifo_mixed_widths:fifo_i|dcfifo_92i1:auto_generated|a_graycounter_07c:wrptr_g1p                                                                  ; a_graycounter_07c         ; work         ;
;             |a_graycounter_5p6:rdptr_g1p|                      ; 24 (24)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 20 (20)          ; |hermeslite|dsiq_fifo:dsiq_fifo_i|dcfifo_mixed_widths:fifo_i|dcfifo_92i1:auto_generated|a_graycounter_5p6:rdptr_g1p                                                                  ; a_graycounter_5p6         ; work         ;
;             |alt_synch_pipe_ral:rs_dgwp|                       ; 24 (0)      ; 24 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 21 (0)            ; 3 (0)            ; |hermeslite|dsiq_fifo:dsiq_fifo_i|dcfifo_mixed_widths:fifo_i|dcfifo_92i1:auto_generated|alt_synch_pipe_ral:rs_dgwp                                                                   ; alt_synch_pipe_ral        ; work         ;
;                |dffpipe_c09:dffpipe13|                         ; 24 (24)     ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 21 (21)           ; 3 (3)            ; |hermeslite|dsiq_fifo:dsiq_fifo_i|dcfifo_mixed_widths:fifo_i|dcfifo_92i1:auto_generated|alt_synch_pipe_ral:rs_dgwp|dffpipe_c09:dffpipe13                                             ; dffpipe_c09               ; work         ;
;             |alt_synch_pipe_sal:ws_dgrp|                       ; 24 (0)      ; 24 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 17 (0)            ; 7 (0)            ; |hermeslite|dsiq_fifo:dsiq_fifo_i|dcfifo_mixed_widths:fifo_i|dcfifo_92i1:auto_generated|alt_synch_pipe_sal:ws_dgrp                                                                   ; alt_synch_pipe_sal        ; work         ;
;                |dffpipe_e09:dffpipe17|                         ; 24 (24)     ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 17 (17)           ; 7 (7)            ; |hermeslite|dsiq_fifo:dsiq_fifo_i|dcfifo_mixed_widths:fifo_i|dcfifo_92i1:auto_generated|alt_synch_pipe_sal:ws_dgrp|dffpipe_e09:dffpipe17                                             ; dffpipe_e09               ; work         ;
;             |altsyncram_4qu:fifo_ram|                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 65536       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hermeslite|dsiq_fifo:dsiq_fifo_i|dcfifo_mixed_widths:fifo_i|dcfifo_92i1:auto_generated|altsyncram_4qu:fifo_ram                                                                      ; altsyncram_4qu            ; work         ;
;             |cmpr_p76:rdempty_eq_comp|                         ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 4 (4)            ; |hermeslite|dsiq_fifo:dsiq_fifo_i|dcfifo_mixed_widths:fifo_i|dcfifo_92i1:auto_generated|cmpr_p76:rdempty_eq_comp                                                                     ; cmpr_p76                  ; work         ;
;             |cmpr_p76:wrfull_eq_comp|                          ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 5 (5)            ; |hermeslite|dsiq_fifo:dsiq_fifo_i|dcfifo_mixed_widths:fifo_i|dcfifo_92i1:auto_generated|cmpr_p76:wrfull_eq_comp                                                                      ; cmpr_p76                  ; work         ;
;             |cntr_pld:cntr_b|                                  ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |hermeslite|dsiq_fifo:dsiq_fifo_i|dcfifo_mixed_widths:fifo_i|dcfifo_92i1:auto_generated|cntr_pld:cntr_b                                                                              ; cntr_pld                  ; work         ;
;             |dffpipe_b09:rs_brp|                               ; 11 (11)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 8 (8)            ; |hermeslite|dsiq_fifo:dsiq_fifo_i|dcfifo_mixed_widths:fifo_i|dcfifo_92i1:auto_generated|dffpipe_b09:rs_brp                                                                           ; dffpipe_b09               ; work         ;
;             |dffpipe_b09:rs_bwp|                               ; 11 (11)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (11)          ; |hermeslite|dsiq_fifo:dsiq_fifo_i|dcfifo_mixed_widths:fifo_i|dcfifo_92i1:auto_generated|dffpipe_b09:rs_bwp                                                                           ; dffpipe_b09               ; work         ;
;             |dffpipe_b09:ws_brp|                               ; 11 (11)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (11)          ; |hermeslite|dsiq_fifo:dsiq_fifo_i|dcfifo_mixed_widths:fifo_i|dcfifo_92i1:auto_generated|dffpipe_b09:ws_brp                                                                           ; dffpipe_b09               ; work         ;
;             |dffpipe_d09:ws_bwp|                               ; 13 (13)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 12 (12)          ; |hermeslite|dsiq_fifo:dsiq_fifo_i|dcfifo_mixed_widths:fifo_i|dcfifo_92i1:auto_generated|dffpipe_d09:ws_bwp                                                                           ; dffpipe_d09               ; work         ;
;    |dsopenhpsdr1:dsopenhpsdr1_i|                               ; 146 (146)   ; 108 (108)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 31 (31)      ; 47 (47)           ; 68 (68)          ; |hermeslite|dsopenhpsdr1:dsopenhpsdr1_i                                                                                                                                              ; dsopenhpsdr1              ; work         ;
;    |ethpll:ethpll_inst|                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hermeslite|ethpll:ethpll_inst                                                                                                                                                       ; ethpll                    ; work         ;
;       |altpll:altpll_component|                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hermeslite|ethpll:ethpll_inst|altpll:altpll_component                                                                                                                               ; altpll                    ; work         ;
;          |ethpll_altpll:auto_generated|                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hermeslite|ethpll:ethpll_inst|altpll:altpll_component|ethpll_altpll:auto_generated                                                                                                  ; ethpll_altpll             ; work         ;
;    |network:network_inst|                                      ; 3353 (308)  ; 2154 (205)                ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1194 (109)   ; 924 (31)          ; 1235 (136)       ; |hermeslite|network:network_inst                                                                                                                                                     ; network                   ; work         ;
;       |arp:arp_inst|                                           ; 154 (150)   ; 100 (96)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 51 (51)      ; 23 (20)           ; 80 (80)          ; |hermeslite|network:network_inst|arp:arp_inst                                                                                                                                        ; arp                       ; work         ;
;          |sync:sync_inst1|                                     ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |hermeslite|network:network_inst|arp:arp_inst|sync:sync_inst1                                                                                                                        ; sync                      ; work         ;
;          |sync:sync_inst2|                                     ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |hermeslite|network:network_inst|arp:arp_inst|sync:sync_inst2                                                                                                                        ; sync                      ; work         ;
;       |cdc_sync:cdc_sync_inst1|                                ; 96 (96)     ; 96 (96)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 95 (95)           ; 1 (1)            ; |hermeslite|network:network_inst|cdc_sync:cdc_sync_inst1                                                                                                                             ; cdc_sync                  ; work         ;
;       |cdc_sync:cdc_sync_inst2|                                ; 64 (64)     ; 64 (64)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 52 (52)           ; 12 (12)          ; |hermeslite|network:network_inst|cdc_sync:cdc_sync_inst2                                                                                                                             ; cdc_sync                  ; work         ;
;       |cdc_sync:cdc_sync_inst7|                                ; 64 (64)     ; 64 (64)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 57 (57)           ; 7 (7)            ; |hermeslite|network:network_inst|cdc_sync:cdc_sync_inst7                                                                                                                             ; cdc_sync                  ; work         ;
;       |cdc_sync:cdc_sync_inst8|                                ; 96 (96)     ; 96 (96)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 95 (95)           ; 1 (1)            ; |hermeslite|network:network_inst|cdc_sync:cdc_sync_inst8                                                                                                                             ; cdc_sync                  ; work         ;
;       |cdc_sync:cdc_sync_inst9|                                ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; |hermeslite|network:network_inst|cdc_sync:cdc_sync_inst9                                                                                                                             ; cdc_sync                  ; work         ;
;       |dhcp:dhcp_inst|                                         ; 709 (707)   ; 314 (312)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 376 (376)    ; 81 (79)           ; 252 (252)        ; |hermeslite|network:network_inst|dhcp:dhcp_inst                                                                                                                                      ; dhcp                      ; work         ;
;          |sync:sync_inst1|                                     ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |hermeslite|network:network_inst|dhcp:dhcp_inst|sync:sync_inst1                                                                                                                      ; sync                      ; work         ;
;       |icmp:icmp_inst|                                         ; 373 (247)   ; 254 (143)                 ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 117 (102)    ; 113 (57)          ; 143 (90)         ; |hermeslite|network:network_inst|icmp:icmp_inst                                                                                                                                      ; icmp                      ; work         ;
;          |icmp_fifo:icmp_fifo_inst|                            ; 122 (0)     ; 107 (0)                   ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (0)       ; 53 (0)            ; 54 (0)           ; |hermeslite|network:network_inst|icmp:icmp_inst|icmp_fifo:icmp_fifo_inst                                                                                                             ; icmp_fifo                 ; work         ;
;             |dcfifo:dcfifo_component|                          ; 122 (0)     ; 107 (0)                   ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (0)       ; 53 (0)            ; 54 (0)           ; |hermeslite|network:network_inst|icmp:icmp_inst|icmp_fifo:icmp_fifo_inst|dcfifo:dcfifo_component                                                                                     ; dcfifo                    ; work         ;
;                |dcfifo_dqo1:auto_generated|                    ; 122 (36)    ; 107 (33)                  ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (3)       ; 53 (25)           ; 54 (5)           ; |hermeslite|network:network_inst|icmp:icmp_inst|icmp_fifo:icmp_fifo_inst|dcfifo:dcfifo_component|dcfifo_dqo1:auto_generated                                                          ; dcfifo_dqo1               ; work         ;
;                   |a_graycounter_2lc:wrptr_g1p|                ; 24 (24)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 20 (20)          ; |hermeslite|network:network_inst|icmp:icmp_inst|icmp_fifo:icmp_fifo_inst|dcfifo:dcfifo_component|dcfifo_dqo1:auto_generated|a_graycounter_2lc:wrptr_g1p                              ; a_graycounter_2lc         ; work         ;
;                   |a_graycounter_677:rdptr_g1p|                ; 22 (22)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 16 (16)          ; |hermeslite|network:network_inst|icmp:icmp_inst|icmp_fifo:icmp_fifo_inst|dcfifo:dcfifo_component|dcfifo_dqo1:auto_generated|a_graycounter_677:rdptr_g1p                              ; a_graycounter_677         ; work         ;
;                   |alt_synch_pipe_9pl:rs_dgwp|                 ; 22 (0)      ; 22 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 15 (0)            ; 7 (0)            ; |hermeslite|network:network_inst|icmp:icmp_inst|icmp_fifo:icmp_fifo_inst|dcfifo:dcfifo_component|dcfifo_dqo1:auto_generated|alt_synch_pipe_9pl:rs_dgwp                               ; alt_synch_pipe_9pl        ; work         ;
;                      |dffpipe_qe9:dffpipe12|                   ; 22 (22)     ; 22 (22)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 15 (15)           ; 7 (7)            ; |hermeslite|network:network_inst|icmp:icmp_inst|icmp_fifo:icmp_fifo_inst|dcfifo:dcfifo_component|dcfifo_dqo1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12         ; dffpipe_qe9               ; work         ;
;                   |alt_synch_pipe_apl:ws_dgrp|                 ; 22 (0)      ; 22 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 13 (0)            ; 9 (0)            ; |hermeslite|network:network_inst|icmp:icmp_inst|icmp_fifo:icmp_fifo_inst|dcfifo:dcfifo_component|dcfifo_dqo1:auto_generated|alt_synch_pipe_apl:ws_dgrp                               ; alt_synch_pipe_apl        ; work         ;
;                      |dffpipe_re9:dffpipe15|                   ; 22 (22)     ; 22 (22)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 13 (13)           ; 9 (9)            ; |hermeslite|network:network_inst|icmp:icmp_inst|icmp_fifo:icmp_fifo_inst|dcfifo:dcfifo_component|dcfifo_dqo1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe15         ; dffpipe_re9               ; work         ;
;                   |altsyncram_uj61:fifo_ram|                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hermeslite|network:network_inst|icmp:icmp_inst|icmp_fifo:icmp_fifo_inst|dcfifo:dcfifo_component|dcfifo_dqo1:auto_generated|altsyncram_uj61:fifo_ram                                 ; altsyncram_uj61           ; work         ;
;                   |cmpr_o76:rdempty_eq_comp|                   ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 6 (6)            ; |hermeslite|network:network_inst|icmp:icmp_inst|icmp_fifo:icmp_fifo_inst|dcfifo:dcfifo_component|dcfifo_dqo1:auto_generated|cmpr_o76:rdempty_eq_comp                                 ; cmpr_o76                  ; work         ;
;                   |cmpr_o76:wrfull_eq_comp|                    ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 6 (6)            ; |hermeslite|network:network_inst|icmp:icmp_inst|icmp_fifo:icmp_fifo_inst|dcfifo:dcfifo_component|dcfifo_dqo1:auto_generated|cmpr_o76:wrfull_eq_comp                                  ; cmpr_o76                  ; work         ;
;          |sync:sync_inst1|                                     ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |hermeslite|network:network_inst|icmp:icmp_inst|sync:sync_inst1                                                                                                                      ; sync                      ; work         ;
;          |sync:sync_inst2|                                     ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |hermeslite|network:network_inst|icmp:icmp_inst|sync:sync_inst2                                                                                                                      ; sync                      ; work         ;
;       |ip_recv:ip_recv_inst|                                   ; 212 (212)   ; 127 (127)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 77 (77)      ; 81 (81)           ; 54 (54)          ; |hermeslite|network:network_inst|ip_recv:ip_recv_inst                                                                                                                                ; ip_recv                   ; work         ;
;       |ip_send:ip_send_inst|                                   ; 386 (386)   ; 182 (182)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 167 (167)    ; 15 (15)           ; 204 (204)        ; |hermeslite|network:network_inst|ip_send:ip_send_inst                                                                                                                                ; ip_send                   ; work         ;
;       |mac_recv:mac_recv_inst|                                 ; 131 (131)   ; 107 (107)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 24 (24)      ; 95 (95)           ; 12 (12)          ; |hermeslite|network:network_inst|mac_recv:mac_recv_inst                                                                                                                              ; mac_recv                  ; work         ;
;       |mac_send:mac_send_inst|                                 ; 392 (317)   ; 139 (107)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 145 (103)    ; 1 (1)             ; 246 (213)        ; |hermeslite|network:network_inst|mac_send:mac_send_inst                                                                                                                              ; mac_send                  ; work         ;
;          |crc32:crc32_inst|                                    ; 75 (75)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 42 (42)      ; 0 (0)             ; 33 (33)          ; |hermeslite|network:network_inst|mac_send:mac_send_inst|crc32:crc32_inst                                                                                                             ; crc32                     ; work         ;
;       |phy_cfg:phy_cfg_inst|                                   ; 71 (16)     ; 28 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 43 (5)       ; 7 (0)             ; 21 (11)          ; |hermeslite|network:network_inst|phy_cfg:phy_cfg_inst                                                                                                                                ; phy_cfg                   ; work         ;
;          |mdio:mdio_inst|                                      ; 55 (55)     ; 17 (17)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 38 (38)      ; 7 (7)             ; 10 (10)          ; |hermeslite|network:network_inst|phy_cfg:phy_cfg_inst|mdio:mdio_inst                                                                                                                 ; mdio                      ; work         ;
;       |rgmii_recv:rgmii_recv_inst|                             ; 43 (28)     ; 34 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 20 (5)            ; 14 (14)          ; |hermeslite|network:network_inst|rgmii_recv:rgmii_recv_inst                                                                                                                          ; rgmii_recv                ; work         ;
;          |ddio_in:ddio_in_inst|                                ; 15 (0)      ; 15 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 15 (0)            ; 0 (0)            ; |hermeslite|network:network_inst|rgmii_recv:rgmii_recv_inst|ddio_in:ddio_in_inst                                                                                                     ; ddio_in                   ; work         ;
;             |altddio_in:ALTDDIO_IN_component|                  ; 15 (0)      ; 15 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 15 (0)            ; 0 (0)            ; |hermeslite|network:network_inst|rgmii_recv:rgmii_recv_inst|ddio_in:ddio_in_inst|altddio_in:ALTDDIO_IN_component                                                                     ; altddio_in                ; work         ;
;                |ddio_in_eef:auto_generated|                    ; 15 (15)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 15 (15)           ; 0 (0)            ; |hermeslite|network:network_inst|rgmii_recv:rgmii_recv_inst|ddio_in:ddio_in_inst|altddio_in:ALTDDIO_IN_component|ddio_in_eef:auto_generated                                          ; ddio_in_eef               ; work         ;
;       |rgmii_send:rgmii_send_inst|                             ; 80 (80)     ; 71 (71)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 1 (1)             ; 71 (71)          ; |hermeslite|network:network_inst|rgmii_send:rgmii_send_inst                                                                                                                          ; rgmii_send                ; work         ;
;          |ddio_out:ddio_out_inst|                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hermeslite|network:network_inst|rgmii_send:rgmii_send_inst|ddio_out:ddio_out_inst                                                                                                   ; ddio_out                  ; work         ;
;             |altddio_out:ALTDDIO_OUT_component|                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hermeslite|network:network_inst|rgmii_send:rgmii_send_inst|ddio_out:ddio_out_inst|altddio_out:ALTDDIO_OUT_component                                                                 ; altddio_out               ; work         ;
;                |ddio_out_t9j:auto_generated|                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hermeslite|network:network_inst|rgmii_send:rgmii_send_inst|ddio_out:ddio_out_inst|altddio_out:ALTDDIO_OUT_component|ddio_out_t9j:auto_generated                                     ; ddio_out_t9j              ; work         ;
;       |sync:sync_inst1|                                        ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |hermeslite|network:network_inst|sync:sync_inst1                                                                                                                                     ; sync                      ; work         ;
;       |sync:sync_inst2|                                        ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hermeslite|network:network_inst|sync:sync_inst2                                                                                                                                     ; sync                      ; work         ;
;       |udp_recv:udp_recv_inst|                                 ; 200 (200)   ; 156 (156)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 26 (26)      ; 123 (123)         ; 51 (51)          ; |hermeslite|network:network_inst|udp_recv:udp_recv_inst                                                                                                                              ; udp_recv                  ; work         ;
;       |udp_send:udp_send_inst|                                 ; 123 (123)   ; 81 (81)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 42 (42)      ; 0 (0)             ; 81 (81)          ; |hermeslite|network:network_inst|udp_send:udp_send_inst                                                                                                                              ; udp_send                  ; work         ;
;    |radio:radio_i|                                             ; 14166 (553) ; 12161 (314)               ; 0 (0)         ; 207360      ; 25   ; 92           ; 0       ; 46        ; 0    ; 0            ; 2003 (212)   ; 3531 (112)        ; 8632 (204)       ; |hermeslite|radio:radio_i                                                                                                                                                            ; radio                     ; work         ;
;       |CicInterpM5:in2|                                        ; 1032 (1032) ; 978 (978)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 43 (43)      ; 248 (248)         ; 741 (741)        ; |hermeslite|radio:radio_i|CicInterpM5:in2                                                                                                                                            ; CicInterpM5               ; work         ;
;       |FirInterp8_1024:fi|                                     ; 184 (184)   ; 173 (173)                 ; 0 (0)         ; 23040       ; 3    ; 4            ; 0       ; 2         ; 0    ; 0            ; 10 (10)      ; 53 (53)           ; 121 (121)        ; |hermeslite|radio:radio_i|FirInterp8_1024:fi                                                                                                                                         ; FirInterp8_1024           ; work         ;
;          |firram36I_1024:ram|                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hermeslite|radio:radio_i|FirInterp8_1024:fi|firram36I_1024:ram                                                                                                                      ; firram36I_1024            ; work         ;
;             |altsyncram:altsyncram_component|                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hermeslite|radio:radio_i|FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component                                                                                      ; altsyncram                ; work         ;
;                |altsyncram_qin1:auto_generated|                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hermeslite|radio:radio_i|FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_qin1:auto_generated                                                       ; altsyncram_qin1           ; work         ;
;          |firromI_1024:rom|                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 18432       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hermeslite|radio:radio_i|FirInterp8_1024:fi|firromI_1024:rom                                                                                                                        ; firromI_1024              ; work         ;
;             |altsyncram:altsyncram_component|                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 18432       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hermeslite|radio:radio_i|FirInterp8_1024:fi|firromI_1024:rom|altsyncram:altsyncram_component                                                                                        ; altsyncram                ; work         ;
;                |altsyncram_8j91:auto_generated|                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 18432       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hermeslite|radio:radio_i|FirInterp8_1024:fi|firromI_1024:rom|altsyncram:altsyncram_component|altsyncram_8j91:auto_generated                                                         ; altsyncram_8j91           ; work         ;
;          |lpm_mult:Mult0|                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hermeslite|radio:radio_i|FirInterp8_1024:fi|lpm_mult:Mult0                                                                                                                          ; lpm_mult                  ; work         ;
;             |mult_c6t:auto_generated|                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hermeslite|radio:radio_i|FirInterp8_1024:fi|lpm_mult:Mult0|mult_c6t:auto_generated                                                                                                  ; mult_c6t                  ; work         ;
;          |lpm_mult:Mult1|                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hermeslite|radio:radio_i|FirInterp8_1024:fi|lpm_mult:Mult1                                                                                                                          ; lpm_mult                  ; work         ;
;             |mult_c6t:auto_generated|                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hermeslite|radio:radio_i|FirInterp8_1024:fi|lpm_mult:Mult1|mult_c6t:auto_generated                                                                                                  ; mult_c6t                  ; work         ;
;       |cpl_cordic:cordic_inst|                                 ; 1768 (1768) ; 1050 (1050)               ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 642 (642)    ; 33 (33)           ; 1093 (1093)      ; |hermeslite|radio:radio_i|cpl_cordic:cordic_inst                                                                                                                                     ; cpl_cordic                ; work         ;
;       |lpm_mult:Mult0|                                         ; 72 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 8            ; 0       ; 4         ; 0    ; 0            ; 66 (0)       ; 0 (0)             ; 6 (0)            ; |hermeslite|radio:radio_i|lpm_mult:Mult0                                                                                                                                             ; lpm_mult                  ; work         ;
;          |mult_pgt:auto_generated|                             ; 72 (72)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 8            ; 0       ; 4         ; 0    ; 0            ; 66 (66)      ; 0 (0)             ; 6 (6)            ; |hermeslite|radio:radio_i|lpm_mult:Mult0|mult_pgt:auto_generated                                                                                                                     ; mult_pgt                  ; work         ;
;       |mix2:VNA1.MDC[2].mix2_i|                                ; 387 (111)   ; 314 (109)                 ; 0 (0)         ; 9216        ; 1    ; 8            ; 0       ; 4         ; 0    ; 0            ; 34 (2)       ; 109 (38)          ; 244 (71)         ; |hermeslite|radio:radio_i|mix2:VNA1.MDC[2].mix2_i                                                                                                                                    ; mix2                      ; work         ;
;          |lpm_mult:Mult0|                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hermeslite|radio:radio_i|mix2:VNA1.MDC[2].mix2_i|lpm_mult:Mult0                                                                                                                     ; lpm_mult                  ; work         ;
;             |mult_06t:auto_generated|                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hermeslite|radio:radio_i|mix2:VNA1.MDC[2].mix2_i|lpm_mult:Mult0|mult_06t:auto_generated                                                                                             ; mult_06t                  ; work         ;
;          |lpm_mult:Mult1|                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hermeslite|radio:radio_i|mix2:VNA1.MDC[2].mix2_i|lpm_mult:Mult1                                                                                                                     ; lpm_mult                  ; work         ;
;             |mult_06t:auto_generated|                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hermeslite|radio:radio_i|mix2:VNA1.MDC[2].mix2_i|lpm_mult:Mult1|mult_06t:auto_generated                                                                                             ; mult_06t                  ; work         ;
;          |nco2:nco2_i|                                         ; 276 (96)    ; 205 (64)                  ; 0 (0)         ; 9216        ; 1    ; 4            ; 0       ; 2         ; 0    ; 0            ; 32 (0)       ; 71 (29)           ; 173 (66)         ; |hermeslite|radio:radio_i|mix2:VNA1.MDC[2].mix2_i|nco2:nco2_i                                                                                                                        ; nco2                      ; work         ;
;             |sincos:sincos_i|                                  ; 181 (165)   ; 141 (141)                 ; 0 (0)         ; 9216        ; 1    ; 4            ; 0       ; 2         ; 0    ; 0            ; 32 (16)      ; 42 (42)           ; 107 (107)        ; |hermeslite|radio:radio_i|mix2:VNA1.MDC[2].mix2_i|nco2:nco2_i|sincos:sincos_i                                                                                                        ; sincos                    ; work         ;
;                |coarserom:coarserom_i|                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hermeslite|radio:radio_i|mix2:VNA1.MDC[2].mix2_i|nco2:nco2_i|sincos:sincos_i|coarserom:coarserom_i                                                                                  ; coarserom                 ; work         ;
;                   |altsyncram:rom_rtl_0|                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hermeslite|radio:radio_i|mix2:VNA1.MDC[2].mix2_i|nco2:nco2_i|sincos:sincos_i|coarserom:coarserom_i|altsyncram:rom_rtl_0                                                             ; altsyncram                ; work         ;
;                      |altsyncram_u371:auto_generated|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hermeslite|radio:radio_i|mix2:VNA1.MDC[2].mix2_i|nco2:nco2_i|sincos:sincos_i|coarserom:coarserom_i|altsyncram:rom_rtl_0|altsyncram_u371:auto_generated                              ; altsyncram_u371           ; work         ;
;                |lpm_mult:Mult0|                                ; 16 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (0)       ; 0 (0)             ; 0 (0)            ; |hermeslite|radio:radio_i|mix2:VNA1.MDC[2].mix2_i|nco2:nco2_i|sincos:sincos_i|lpm_mult:Mult0                                                                                         ; lpm_mult                  ; work         ;
;                   |multcore:mult_core|                         ; 16 (16)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (16)      ; 0 (0)             ; 0 (0)            ; |hermeslite|radio:radio_i|mix2:VNA1.MDC[2].mix2_i|nco2:nco2_i|sincos:sincos_i|lpm_mult:Mult0|multcore:mult_core                                                                      ; multcore                  ; work         ;
;                |lpm_mult:cosmult|                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hermeslite|radio:radio_i|mix2:VNA1.MDC[2].mix2_i|nco2:nco2_i|sincos:sincos_i|lpm_mult:cosmult                                                                                       ; lpm_mult                  ; work         ;
;                   |mult_51t:auto_generated|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hermeslite|radio:radio_i|mix2:VNA1.MDC[2].mix2_i|nco2:nco2_i|sincos:sincos_i|lpm_mult:cosmult|mult_51t:auto_generated                                                               ; mult_51t                  ; work         ;
;                |lpm_mult:sinmult|                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hermeslite|radio:radio_i|mix2:VNA1.MDC[2].mix2_i|nco2:nco2_i|sincos:sincos_i|lpm_mult:sinmult                                                                                       ; lpm_mult                  ; work         ;
;                   |mult_51t:auto_generated|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hermeslite|radio:radio_i|mix2:VNA1.MDC[2].mix2_i|nco2:nco2_i|sincos:sincos_i|lpm_mult:sinmult|mult_51t:auto_generated                                                               ; mult_51t                  ; work         ;
;       |mix2:VNA1.mix2_0|                                       ; 413 (109)   ; 313 (108)                 ; 0 (0)         ; 9216        ; 1    ; 8            ; 0       ; 4         ; 0    ; 0            ; 57 (1)       ; 136 (37)          ; 220 (71)         ; |hermeslite|radio:radio_i|mix2:VNA1.mix2_0                                                                                                                                           ; mix2                      ; work         ;
;          |lpm_mult:Mult0|                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hermeslite|radio:radio_i|mix2:VNA1.mix2_0|lpm_mult:Mult0                                                                                                                            ; lpm_mult                  ; work         ;
;             |mult_06t:auto_generated|                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hermeslite|radio:radio_i|mix2:VNA1.mix2_0|lpm_mult:Mult0|mult_06t:auto_generated                                                                                                    ; mult_06t                  ; work         ;
;          |lpm_mult:Mult1|                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hermeslite|radio:radio_i|mix2:VNA1.mix2_0|lpm_mult:Mult1                                                                                                                            ; lpm_mult                  ; work         ;
;             |mult_06t:auto_generated|                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hermeslite|radio:radio_i|mix2:VNA1.mix2_0|lpm_mult:Mult1|mult_06t:auto_generated                                                                                                    ; mult_06t                  ; work         ;
;          |nco2:nco2_i|                                         ; 304 (128)   ; 205 (64)                  ; 0 (0)         ; 9216        ; 1    ; 4            ; 0       ; 2         ; 0    ; 0            ; 56 (29)      ; 99 (30)           ; 149 (68)         ; |hermeslite|radio:radio_i|mix2:VNA1.mix2_0|nco2:nco2_i                                                                                                                               ; nco2                      ; work         ;
;             |sincos:sincos_i|                                  ; 177 (162)   ; 141 (141)                 ; 0 (0)         ; 9216        ; 1    ; 4            ; 0       ; 2         ; 0    ; 0            ; 27 (13)      ; 69 (69)           ; 81 (79)          ; |hermeslite|radio:radio_i|mix2:VNA1.mix2_0|nco2:nco2_i|sincos:sincos_i                                                                                                               ; sincos                    ; work         ;
;                |coarserom:coarserom_i|                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hermeslite|radio:radio_i|mix2:VNA1.mix2_0|nco2:nco2_i|sincos:sincos_i|coarserom:coarserom_i                                                                                         ; coarserom                 ; work         ;
;                   |altsyncram:rom_rtl_0|                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hermeslite|radio:radio_i|mix2:VNA1.mix2_0|nco2:nco2_i|sincos:sincos_i|coarserom:coarserom_i|altsyncram:rom_rtl_0                                                                    ; altsyncram                ; work         ;
;                      |altsyncram_u371:auto_generated|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hermeslite|radio:radio_i|mix2:VNA1.mix2_0|nco2:nco2_i|sincos:sincos_i|coarserom:coarserom_i|altsyncram:rom_rtl_0|altsyncram_u371:auto_generated                                     ; altsyncram_u371           ; work         ;
;                |lpm_mult:Mult0|                                ; 16 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (0)       ; 0 (0)             ; 2 (0)            ; |hermeslite|radio:radio_i|mix2:VNA1.mix2_0|nco2:nco2_i|sincos:sincos_i|lpm_mult:Mult0                                                                                                ; lpm_mult                  ; work         ;
;                   |multcore:mult_core|                         ; 16 (16)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 2 (2)            ; |hermeslite|radio:radio_i|mix2:VNA1.mix2_0|nco2:nco2_i|sincos:sincos_i|lpm_mult:Mult0|multcore:mult_core                                                                             ; multcore                  ; work         ;
;                |lpm_mult:cosmult|                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hermeslite|radio:radio_i|mix2:VNA1.mix2_0|nco2:nco2_i|sincos:sincos_i|lpm_mult:cosmult                                                                                              ; lpm_mult                  ; work         ;
;                   |mult_51t:auto_generated|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hermeslite|radio:radio_i|mix2:VNA1.mix2_0|nco2:nco2_i|sincos:sincos_i|lpm_mult:cosmult|mult_51t:auto_generated                                                                      ; mult_51t                  ; work         ;
;                |lpm_mult:sinmult|                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hermeslite|radio:radio_i|mix2:VNA1.mix2_0|nco2:nco2_i|sincos:sincos_i|lpm_mult:sinmult                                                                                              ; lpm_mult                  ; work         ;
;                   |mult_51t:auto_generated|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hermeslite|radio:radio_i|mix2:VNA1.mix2_0|nco2:nco2_i|sincos:sincos_i|lpm_mult:sinmult|mult_51t:auto_generated                                                                      ; mult_51t                  ; work         ;
;       |receiver_nco:VNA1.MDC[1].receiver_inst|                 ; 2569 (0)    ; 2312 (0)                  ; 0 (0)         ; 55296       ; 12   ; 16           ; 0       ; 8         ; 0    ; 0            ; 252 (0)      ; 721 (0)           ; 1596 (0)         ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst                                                                                                                     ; receiver_nco              ; work         ;
;          |cic:cic_inst_I2|                                     ; 257 (40)    ; 234 (17)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 23 (23)      ; 67 (1)            ; 167 (16)         ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|cic:cic_inst_I2                                                                                                     ; cic                       ; work         ;
;             |cic_comb:cic_stages[0].cic_comb_inst|             ; 51 (51)     ; 50 (50)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 26 (26)           ; 25 (25)          ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst                                                                ; cic_comb                  ; work         ;
;             |cic_comb:cic_stages[1].cic_comb_inst|             ; 50 (50)     ; 50 (50)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 23 (23)           ; 27 (27)          ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst                                                                ; cic_comb                  ; work         ;
;             |cic_comb:cic_stages[2].cic_comb_inst|             ; 42 (42)     ; 42 (42)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 17 (17)           ; 25 (25)          ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst                                                                ; cic_comb                  ; work         ;
;             |cic_integrator:cic_stages[0].cic_integrator_inst| ; 25 (25)     ; 25 (25)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 25 (25)          ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|cic:cic_inst_I2|cic_integrator:cic_stages[0].cic_integrator_inst                                                    ; cic_integrator            ; work         ;
;             |cic_integrator:cic_stages[1].cic_integrator_inst| ; 25 (25)     ; 25 (25)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 25 (25)          ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|cic:cic_inst_I2|cic_integrator:cic_stages[1].cic_integrator_inst                                                    ; cic_integrator            ; work         ;
;             |cic_integrator:cic_stages[2].cic_integrator_inst| ; 25 (25)     ; 25 (25)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 25 (25)          ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|cic:cic_inst_I2|cic_integrator:cic_stages[2].cic_integrator_inst                                                    ; cic_integrator            ; work         ;
;          |cic:cic_inst_Q2|                                     ; 233 (16)    ; 217 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (16)      ; 64 (0)            ; 153 (0)          ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|cic:cic_inst_Q2                                                                                                     ; cic                       ; work         ;
;             |cic_comb:cic_stages[0].cic_comb_inst|             ; 50 (50)     ; 50 (50)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 22 (22)           ; 28 (28)          ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst                                                                ; cic_comb                  ; work         ;
;             |cic_comb:cic_stages[1].cic_comb_inst|             ; 50 (50)     ; 50 (50)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 25 (25)           ; 25 (25)          ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst                                                                ; cic_comb                  ; work         ;
;             |cic_comb:cic_stages[2].cic_comb_inst|             ; 42 (42)     ; 42 (42)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 17 (17)           ; 25 (25)          ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst                                                                ; cic_comb                  ; work         ;
;             |cic_integrator:cic_stages[0].cic_integrator_inst| ; 25 (25)     ; 25 (25)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 25 (25)          ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[0].cic_integrator_inst                                                    ; cic_integrator            ; work         ;
;             |cic_integrator:cic_stages[1].cic_integrator_inst| ; 25 (25)     ; 25 (25)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 25 (25)          ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[1].cic_integrator_inst                                                    ; cic_integrator            ; work         ;
;             |cic_integrator:cic_stages[2].cic_integrator_inst| ; 25 (25)     ; 25 (25)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 25 (25)          ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[2].cic_integrator_inst                                                    ; cic_integrator            ; work         ;
;          |firX8R8:fir2|                                        ; 679 (157)   ; 544 (60)                  ; 0 (0)         ; 55296       ; 12   ; 16           ; 0       ; 8         ; 0    ; 0            ; 135 (97)     ; 198 (0)           ; 346 (65)         ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2                                                                                                        ; firX8R8                   ; work         ;
;             |fir256:AE|                                        ; 131 (131)   ; 121 (121)                 ; 0 (0)         ; 13824       ; 3    ; 4            ; 0       ; 2         ; 0    ; 0            ; 10 (10)      ; 50 (50)           ; 71 (71)          ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE                                                                                              ; fir256                    ; work         ;
;                |firram36:ram|                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 9216        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|firram36:ram                                                                                 ; firram36                  ; work         ;
;                   |altsyncram:altsyncram_component|            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 9216        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|firram36:ram|altsyncram:altsyncram_component                                                 ; altsyncram                ; work         ;
;                      |altsyncram_0jn1:auto_generated|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 9216        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated                  ; altsyncram_0jn1           ; work         ;
;                |firromH:rom|                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|firromH:rom                                                                                  ; firromH                   ; work         ;
;                   |altsyncram:altsyncram_component|            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|firromH:rom|altsyncram:altsyncram_component                                                  ; altsyncram                ; work         ;
;                      |altsyncram_kd91:auto_generated|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|firromH:rom|altsyncram:altsyncram_component|altsyncram_kd91:auto_generated                   ; altsyncram_kd91           ; work         ;
;                |lpm_mult:Mult0|                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0                                                                               ; lpm_mult                  ; work         ;
;                   |mult_c6t:auto_generated|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_c6t:auto_generated                                                       ; mult_c6t                  ; work         ;
;                |lpm_mult:Mult1|                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1                                                                               ; lpm_mult                  ; work         ;
;                   |mult_c6t:auto_generated|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_c6t:auto_generated                                                       ; mult_c6t                  ; work         ;
;             |fir256:BF|                                        ; 132 (132)   ; 121 (121)                 ; 0 (0)         ; 13824       ; 3    ; 4            ; 0       ; 2         ; 0    ; 0            ; 11 (11)      ; 50 (50)           ; 71 (71)          ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF                                                                                              ; fir256                    ; work         ;
;                |firram36:ram|                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 9216        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|firram36:ram                                                                                 ; firram36                  ; work         ;
;                   |altsyncram:altsyncram_component|            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 9216        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|firram36:ram|altsyncram:altsyncram_component                                                 ; altsyncram                ; work         ;
;                      |altsyncram_0jn1:auto_generated|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 9216        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated                  ; altsyncram_0jn1           ; work         ;
;                |firromH:rom|                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|firromH:rom                                                                                  ; firromH                   ; work         ;
;                   |altsyncram:altsyncram_component|            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|firromH:rom|altsyncram:altsyncram_component                                                  ; altsyncram                ; work         ;
;                      |altsyncram_md91:auto_generated|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|firromH:rom|altsyncram:altsyncram_component|altsyncram_md91:auto_generated                   ; altsyncram_md91           ; work         ;
;                |lpm_mult:Mult0|                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0                                                                               ; lpm_mult                  ; work         ;
;                   |mult_c6t:auto_generated|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_c6t:auto_generated                                                       ; mult_c6t                  ; work         ;
;                |lpm_mult:Mult1|                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1                                                                               ; lpm_mult                  ; work         ;
;                   |mult_c6t:auto_generated|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_c6t:auto_generated                                                       ; mult_c6t                  ; work         ;
;             |fir256:CG|                                        ; 131 (131)   ; 121 (121)                 ; 0 (0)         ; 13824       ; 3    ; 4            ; 0       ; 2         ; 0    ; 0            ; 10 (10)      ; 50 (50)           ; 71 (71)          ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG                                                                                              ; fir256                    ; work         ;
;                |firram36:ram|                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 9216        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|firram36:ram                                                                                 ; firram36                  ; work         ;
;                   |altsyncram:altsyncram_component|            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 9216        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|firram36:ram|altsyncram:altsyncram_component                                                 ; altsyncram                ; work         ;
;                      |altsyncram_0jn1:auto_generated|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 9216        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated                  ; altsyncram_0jn1           ; work         ;
;                |firromH:rom|                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|firromH:rom                                                                                  ; firromH                   ; work         ;
;                   |altsyncram:altsyncram_component|            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|firromH:rom|altsyncram:altsyncram_component                                                  ; altsyncram                ; work         ;
;                      |altsyncram_od91:auto_generated|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|firromH:rom|altsyncram:altsyncram_component|altsyncram_od91:auto_generated                   ; altsyncram_od91           ; work         ;
;                |lpm_mult:Mult0|                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0                                                                               ; lpm_mult                  ; work         ;
;                   |mult_c6t:auto_generated|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_c6t:auto_generated                                                       ; mult_c6t                  ; work         ;
;                |lpm_mult:Mult1|                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1                                                                               ; lpm_mult                  ; work         ;
;                   |mult_c6t:auto_generated|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_c6t:auto_generated                                                       ; mult_c6t                  ; work         ;
;             |fir256:DH|                                        ; 128 (128)   ; 121 (121)                 ; 0 (0)         ; 13824       ; 3    ; 4            ; 0       ; 2         ; 0    ; 0            ; 7 (7)        ; 48 (48)           ; 73 (73)          ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH                                                                                              ; fir256                    ; work         ;
;                |firram36:ram|                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 9216        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|firram36:ram                                                                                 ; firram36                  ; work         ;
;                   |altsyncram:altsyncram_component|            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 9216        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|firram36:ram|altsyncram:altsyncram_component                                                 ; altsyncram                ; work         ;
;                      |altsyncram_0jn1:auto_generated|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 9216        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated                  ; altsyncram_0jn1           ; work         ;
;                |firromH:rom|                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|firromH:rom                                                                                  ; firromH                   ; work         ;
;                   |altsyncram:altsyncram_component|            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|firromH:rom|altsyncram:altsyncram_component                                                  ; altsyncram                ; work         ;
;                      |altsyncram_qd91:auto_generated|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|firromH:rom|altsyncram:altsyncram_component|altsyncram_qd91:auto_generated                   ; altsyncram_qd91           ; work         ;
;                |lpm_mult:Mult0|                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0                                                                               ; lpm_mult                  ; work         ;
;                   |mult_c6t:auto_generated|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_c6t:auto_generated                                                       ; mult_c6t                  ; work         ;
;                |lpm_mult:Mult1|                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1                                                                               ; lpm_mult                  ; work         ;
;                   |mult_c6t:auto_generated|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_c6t:auto_generated                                                       ; mult_c6t                  ; work         ;
;          |varcic:varcic_inst_I1|                               ; 716 (82)    ; 667 (33)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 44 (44)      ; 204 (0)           ; 468 (38)         ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|varcic:varcic_inst_I1                                                                                               ; varcic                    ; work         ;
;             |cic_comb:cic_stages[0].cic_comb_inst|             ; 86 (86)     ; 86 (86)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 43 (43)           ; 43 (43)          ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst                                                          ; cic_comb                  ; work         ;
;             |cic_comb:cic_stages[1].cic_comb_inst|             ; 86 (86)     ; 86 (86)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 43 (43)           ; 43 (43)          ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst                                                          ; cic_comb                  ; work         ;
;             |cic_comb:cic_stages[2].cic_comb_inst|             ; 86 (86)     ; 86 (86)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 43 (43)           ; 43 (43)          ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst                                                          ; cic_comb                  ; work         ;
;             |cic_comb:cic_stages[3].cic_comb_inst|             ; 86 (86)     ; 86 (86)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 43 (43)           ; 43 (43)          ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst                                                          ; cic_comb                  ; work         ;
;             |cic_comb:cic_stages[4].cic_comb_inst|             ; 75 (75)     ; 75 (75)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 43 (43)          ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst                                                          ; cic_comb                  ; work         ;
;             |cic_integrator:cic_stages[0].cic_integrator_inst| ; 43 (43)     ; 43 (43)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 43 (43)          ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst                                              ; cic_integrator            ; work         ;
;             |cic_integrator:cic_stages[1].cic_integrator_inst| ; 43 (43)     ; 43 (43)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 43 (43)          ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst                                              ; cic_integrator            ; work         ;
;             |cic_integrator:cic_stages[2].cic_integrator_inst| ; 43 (43)     ; 43 (43)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 43 (43)          ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst                                              ; cic_integrator            ; work         ;
;             |cic_integrator:cic_stages[3].cic_integrator_inst| ; 43 (43)     ; 43 (43)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 43 (43)          ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst                                              ; cic_integrator            ; work         ;
;             |cic_integrator:cic_stages[4].cic_integrator_inst| ; 43 (43)     ; 43 (43)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 43 (43)          ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst                                              ; cic_integrator            ; work         ;
;          |varcic:varcic_inst_Q1|                               ; 684 (50)    ; 650 (16)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 34 (34)      ; 188 (0)           ; 462 (16)         ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|varcic:varcic_inst_Q1                                                                                               ; varcic                    ; work         ;
;             |cic_comb:cic_stages[0].cic_comb_inst|             ; 86 (86)     ; 86 (86)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 42 (42)           ; 44 (44)          ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst                                                          ; cic_comb                  ; work         ;
;             |cic_comb:cic_stages[1].cic_comb_inst|             ; 86 (86)     ; 86 (86)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 39 (39)           ; 47 (47)          ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst                                                          ; cic_comb                  ; work         ;
;             |cic_comb:cic_stages[2].cic_comb_inst|             ; 86 (86)     ; 86 (86)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 31 (31)           ; 55 (55)          ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst                                                          ; cic_comb                  ; work         ;
;             |cic_comb:cic_stages[3].cic_comb_inst|             ; 86 (86)     ; 86 (86)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 43 (43)           ; 43 (43)          ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst                                                          ; cic_comb                  ; work         ;
;             |cic_comb:cic_stages[4].cic_comb_inst|             ; 75 (75)     ; 75 (75)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 43 (43)          ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst                                                          ; cic_comb                  ; work         ;
;             |cic_integrator:cic_stages[0].cic_integrator_inst| ; 43 (43)     ; 43 (43)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 43 (43)          ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst                                              ; cic_integrator            ; work         ;
;             |cic_integrator:cic_stages[1].cic_integrator_inst| ; 43 (43)     ; 43 (43)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 43 (43)          ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst                                              ; cic_integrator            ; work         ;
;             |cic_integrator:cic_stages[2].cic_integrator_inst| ; 43 (43)     ; 43 (43)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 43 (43)          ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst                                              ; cic_integrator            ; work         ;
;             |cic_integrator:cic_stages[3].cic_integrator_inst| ; 43 (43)     ; 43 (43)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 43 (43)          ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst                                              ; cic_integrator            ; work         ;
;             |cic_integrator:cic_stages[4].cic_integrator_inst| ; 44 (44)     ; 43 (43)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 43 (43)          ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst                                              ; cic_integrator            ; work         ;
;       |receiver_nco:VNA1.MDC[2].receiver_inst|                 ; 2386 (0)    ; 2174 (0)                  ; 0 (0)         ; 36864       ; 4    ; 16           ; 0       ; 8         ; 0    ; 0            ; 212 (0)      ; 708 (0)           ; 1466 (0)         ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst                                                                                                                     ; receiver_nco              ; work         ;
;          |cic:cic_inst_I2|                                     ; 233 (16)    ; 217 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (16)      ; 67 (0)            ; 150 (0)          ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|cic:cic_inst_I2                                                                                                     ; cic                       ; work         ;
;             |cic_comb:cic_stages[0].cic_comb_inst|             ; 50 (50)     ; 50 (50)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 25 (25)           ; 25 (25)          ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst                                                                ; cic_comb                  ; work         ;
;             |cic_comb:cic_stages[1].cic_comb_inst|             ; 50 (50)     ; 50 (50)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 25 (25)           ; 25 (25)          ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst                                                                ; cic_comb                  ; work         ;
;             |cic_comb:cic_stages[2].cic_comb_inst|             ; 42 (42)     ; 42 (42)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 17 (17)           ; 25 (25)          ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst                                                                ; cic_comb                  ; work         ;
;             |cic_integrator:cic_stages[0].cic_integrator_inst| ; 25 (25)     ; 25 (25)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 25 (25)          ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|cic:cic_inst_I2|cic_integrator:cic_stages[0].cic_integrator_inst                                                    ; cic_integrator            ; work         ;
;             |cic_integrator:cic_stages[1].cic_integrator_inst| ; 25 (25)     ; 25 (25)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 25 (25)          ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|cic:cic_inst_I2|cic_integrator:cic_stages[1].cic_integrator_inst                                                    ; cic_integrator            ; work         ;
;             |cic_integrator:cic_stages[2].cic_integrator_inst| ; 25 (25)     ; 25 (25)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 25 (25)          ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|cic:cic_inst_I2|cic_integrator:cic_stages[2].cic_integrator_inst                                                    ; cic_integrator            ; work         ;
;          |cic:cic_inst_Q2|                                     ; 233 (16)    ; 217 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (16)      ; 67 (0)            ; 150 (0)          ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|cic:cic_inst_Q2                                                                                                     ; cic                       ; work         ;
;             |cic_comb:cic_stages[0].cic_comb_inst|             ; 50 (50)     ; 50 (50)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 25 (25)           ; 25 (25)          ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst                                                                ; cic_comb                  ; work         ;
;             |cic_comb:cic_stages[1].cic_comb_inst|             ; 50 (50)     ; 50 (50)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 25 (25)           ; 25 (25)          ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst                                                                ; cic_comb                  ; work         ;
;             |cic_comb:cic_stages[2].cic_comb_inst|             ; 42 (42)     ; 42 (42)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 17 (17)           ; 25 (25)          ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst                                                                ; cic_comb                  ; work         ;
;             |cic_integrator:cic_stages[0].cic_integrator_inst| ; 25 (25)     ; 25 (25)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 25 (25)          ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[0].cic_integrator_inst                                                    ; cic_integrator            ; work         ;
;             |cic_integrator:cic_stages[1].cic_integrator_inst| ; 25 (25)     ; 25 (25)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 25 (25)          ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[1].cic_integrator_inst                                                    ; cic_integrator            ; work         ;
;             |cic_integrator:cic_stages[2].cic_integrator_inst| ; 25 (25)     ; 25 (25)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 25 (25)          ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[2].cic_integrator_inst                                                    ; cic_integrator            ; work         ;
;          |firX8R8:fir2|                                        ; 551 (139)   ; 440 (48)                  ; 0 (0)         ; 36864       ; 4    ; 16           ; 0       ; 8         ; 0    ; 0            ; 111 (91)     ; 202 (0)           ; 238 (54)         ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2                                                                                                        ; firX8R8                   ; work         ;
;             |fir256:AE|                                        ; 100 (100)   ; 98 (98)                   ; 0 (0)         ; 9216        ; 1    ; 4            ; 0       ; 2         ; 0    ; 0            ; 2 (2)        ; 50 (50)           ; 48 (48)          ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:AE                                                                                              ; fir256                    ; work         ;
;                |firram36:ram|                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:AE|firram36:ram                                                                                 ; firram36                  ; work         ;
;                   |altsyncram:altsyncram_component|            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:AE|firram36:ram|altsyncram:altsyncram_component                                                 ; altsyncram                ; work         ;
;                      |altsyncram_0jn1:auto_generated|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:AE|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated                  ; altsyncram_0jn1           ; work         ;
;                |lpm_mult:Mult0|                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0                                                                               ; lpm_mult                  ; work         ;
;                   |mult_c6t:auto_generated|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_c6t:auto_generated                                                       ; mult_c6t                  ; work         ;
;                |lpm_mult:Mult1|                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1                                                                               ; lpm_mult                  ; work         ;
;                   |mult_c6t:auto_generated|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_c6t:auto_generated                                                       ; mult_c6t                  ; work         ;
;             |fir256:BF|                                        ; 104 (104)   ; 98 (98)                   ; 0 (0)         ; 9216        ; 1    ; 4            ; 0       ; 2         ; 0    ; 0            ; 6 (6)        ; 51 (51)           ; 47 (47)          ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:BF                                                                                              ; fir256                    ; work         ;
;                |firram36:ram|                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:BF|firram36:ram                                                                                 ; firram36                  ; work         ;
;                   |altsyncram:altsyncram_component|            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:BF|firram36:ram|altsyncram:altsyncram_component                                                 ; altsyncram                ; work         ;
;                      |altsyncram_0jn1:auto_generated|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:BF|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated                  ; altsyncram_0jn1           ; work         ;
;                |lpm_mult:Mult0|                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0                                                                               ; lpm_mult                  ; work         ;
;                   |mult_c6t:auto_generated|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_c6t:auto_generated                                                       ; mult_c6t                  ; work         ;
;                |lpm_mult:Mult1|                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1                                                                               ; lpm_mult                  ; work         ;
;                   |mult_c6t:auto_generated|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_c6t:auto_generated                                                       ; mult_c6t                  ; work         ;
;             |fir256:CG|                                        ; 106 (106)   ; 98 (98)                   ; 0 (0)         ; 9216        ; 1    ; 4            ; 0       ; 2         ; 0    ; 0            ; 8 (8)        ; 53 (53)           ; 45 (45)          ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:CG                                                                                              ; fir256                    ; work         ;
;                |firram36:ram|                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:CG|firram36:ram                                                                                 ; firram36                  ; work         ;
;                   |altsyncram:altsyncram_component|            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:CG|firram36:ram|altsyncram:altsyncram_component                                                 ; altsyncram                ; work         ;
;                      |altsyncram_0jn1:auto_generated|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:CG|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated                  ; altsyncram_0jn1           ; work         ;
;                |lpm_mult:Mult0|                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0                                                                               ; lpm_mult                  ; work         ;
;                   |mult_c6t:auto_generated|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_c6t:auto_generated                                                       ; mult_c6t                  ; work         ;
;                |lpm_mult:Mult1|                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1                                                                               ; lpm_mult                  ; work         ;
;                   |mult_c6t:auto_generated|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_c6t:auto_generated                                                       ; mult_c6t                  ; work         ;
;             |fir256:DH|                                        ; 102 (102)   ; 98 (98)                   ; 0 (0)         ; 9216        ; 1    ; 4            ; 0       ; 2         ; 0    ; 0            ; 4 (4)        ; 48 (48)           ; 50 (50)          ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:DH                                                                                              ; fir256                    ; work         ;
;                |firram36:ram|                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:DH|firram36:ram                                                                                 ; firram36                  ; work         ;
;                   |altsyncram:altsyncram_component|            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:DH|firram36:ram|altsyncram:altsyncram_component                                                 ; altsyncram                ; work         ;
;                      |altsyncram_0jn1:auto_generated|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:DH|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated                  ; altsyncram_0jn1           ; work         ;
;                |lpm_mult:Mult0|                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0                                                                               ; lpm_mult                  ; work         ;
;                   |mult_c6t:auto_generated|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_c6t:auto_generated                                                       ; mult_c6t                  ; work         ;
;                |lpm_mult:Mult1|                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1                                                                               ; lpm_mult                  ; work         ;
;                   |mult_c6t:auto_generated|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_c6t:auto_generated                                                       ; mult_c6t                  ; work         ;
;          |varcic:varcic_inst_I1|                               ; 684 (50)    ; 650 (16)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 34 (34)      ; 186 (0)           ; 464 (16)         ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|varcic:varcic_inst_I1                                                                                               ; varcic                    ; work         ;
;             |cic_comb:cic_stages[0].cic_comb_inst|             ; 86 (86)     ; 86 (86)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 43 (43)           ; 43 (43)          ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst                                                          ; cic_comb                  ; work         ;
;             |cic_comb:cic_stages[1].cic_comb_inst|             ; 86 (86)     ; 86 (86)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 43 (43)           ; 43 (43)          ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst                                                          ; cic_comb                  ; work         ;
;             |cic_comb:cic_stages[2].cic_comb_inst|             ; 87 (87)     ; 86 (86)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 41 (41)           ; 46 (46)          ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst                                                          ; cic_comb                  ; work         ;
;             |cic_comb:cic_stages[3].cic_comb_inst|             ; 86 (86)     ; 86 (86)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 27 (27)           ; 59 (59)          ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst                                                          ; cic_comb                  ; work         ;
;             |cic_comb:cic_stages[4].cic_comb_inst|             ; 75 (75)     ; 75 (75)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 43 (43)          ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst                                                          ; cic_comb                  ; work         ;
;             |cic_integrator:cic_stages[0].cic_integrator_inst| ; 43 (43)     ; 43 (43)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 43 (43)          ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst                                              ; cic_integrator            ; work         ;
;             |cic_integrator:cic_stages[1].cic_integrator_inst| ; 43 (43)     ; 43 (43)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 43 (43)          ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst                                              ; cic_integrator            ; work         ;
;             |cic_integrator:cic_stages[2].cic_integrator_inst| ; 43 (43)     ; 43 (43)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 43 (43)          ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst                                              ; cic_integrator            ; work         ;
;             |cic_integrator:cic_stages[3].cic_integrator_inst| ; 43 (43)     ; 43 (43)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 43 (43)          ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst                                              ; cic_integrator            ; work         ;
;             |cic_integrator:cic_stages[4].cic_integrator_inst| ; 43 (43)     ; 43 (43)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 43 (43)          ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst                                              ; cic_integrator            ; work         ;
;          |varcic:varcic_inst_Q1|                               ; 685 (51)    ; 650 (16)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 35 (35)      ; 186 (0)           ; 464 (16)         ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|varcic:varcic_inst_Q1                                                                                               ; varcic                    ; work         ;
;             |cic_comb:cic_stages[0].cic_comb_inst|             ; 86 (86)     ; 86 (86)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 43 (43)           ; 43 (43)          ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst                                                          ; cic_comb                  ; work         ;
;             |cic_comb:cic_stages[1].cic_comb_inst|             ; 86 (86)     ; 86 (86)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 43 (43)           ; 43 (43)          ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst                                                          ; cic_comb                  ; work         ;
;             |cic_comb:cic_stages[2].cic_comb_inst|             ; 86 (86)     ; 86 (86)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 42 (42)           ; 44 (44)          ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst                                                          ; cic_comb                  ; work         ;
;             |cic_comb:cic_stages[3].cic_comb_inst|             ; 86 (86)     ; 86 (86)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 54 (54)          ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst                                                          ; cic_comb                  ; work         ;
;             |cic_comb:cic_stages[4].cic_comb_inst|             ; 75 (75)     ; 75 (75)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 26 (26)           ; 49 (49)          ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst                                                          ; cic_comb                  ; work         ;
;             |cic_integrator:cic_stages[0].cic_integrator_inst| ; 43 (43)     ; 43 (43)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 43 (43)          ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst                                              ; cic_integrator            ; work         ;
;             |cic_integrator:cic_stages[1].cic_integrator_inst| ; 43 (43)     ; 43 (43)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 43 (43)          ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst                                              ; cic_integrator            ; work         ;
;             |cic_integrator:cic_stages[2].cic_integrator_inst| ; 43 (43)     ; 43 (43)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 43 (43)          ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst                                              ; cic_integrator            ; work         ;
;             |cic_integrator:cic_stages[3].cic_integrator_inst| ; 43 (43)     ; 43 (43)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 43 (43)          ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst                                              ; cic_integrator            ; work         ;
;             |cic_integrator:cic_stages[4].cic_integrator_inst| ; 43 (43)     ; 43 (43)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 43 (43)          ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst                                              ; cic_integrator            ; work         ;
;       |receiver_nco:VNA1.MDC[3].receiver_inst|                 ; 2378 (0)    ; 2174 (0)                  ; 0 (0)         ; 36864       ; 4    ; 16           ; 0       ; 8         ; 0    ; 0            ; 188 (0)      ; 670 (0)           ; 1520 (0)         ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst                                                                                                                     ; receiver_nco              ; work         ;
;          |cic:cic_inst_I2|                                     ; 233 (16)    ; 217 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 58 (0)            ; 175 (16)         ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|cic:cic_inst_I2                                                                                                     ; cic                       ; work         ;
;             |cic_comb:cic_stages[0].cic_comb_inst|             ; 50 (50)     ; 50 (50)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 25 (25)           ; 25 (25)          ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst                                                                ; cic_comb                  ; work         ;
;             |cic_comb:cic_stages[1].cic_comb_inst|             ; 50 (50)     ; 50 (50)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 24 (24)           ; 26 (26)          ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst                                                                ; cic_comb                  ; work         ;
;             |cic_comb:cic_stages[2].cic_comb_inst|             ; 42 (42)     ; 42 (42)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 9 (9)             ; 33 (33)          ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst                                                                ; cic_comb                  ; work         ;
;             |cic_integrator:cic_stages[0].cic_integrator_inst| ; 25 (25)     ; 25 (25)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 25 (25)          ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|cic:cic_inst_I2|cic_integrator:cic_stages[0].cic_integrator_inst                                                    ; cic_integrator            ; work         ;
;             |cic_integrator:cic_stages[1].cic_integrator_inst| ; 25 (25)     ; 25 (25)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 25 (25)          ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|cic:cic_inst_I2|cic_integrator:cic_stages[1].cic_integrator_inst                                                    ; cic_integrator            ; work         ;
;             |cic_integrator:cic_stages[2].cic_integrator_inst| ; 25 (25)     ; 25 (25)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 25 (25)          ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|cic:cic_inst_I2|cic_integrator:cic_stages[2].cic_integrator_inst                                                    ; cic_integrator            ; work         ;
;          |cic:cic_inst_Q2|                                     ; 229 (16)    ; 217 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 56 (0)            ; 161 (4)          ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|cic:cic_inst_Q2                                                                                                     ; cic                       ; work         ;
;             |cic_comb:cic_stages[0].cic_comb_inst|             ; 51 (51)     ; 50 (50)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 22 (22)           ; 29 (29)          ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst                                                                ; cic_comb                  ; work         ;
;             |cic_comb:cic_stages[1].cic_comb_inst|             ; 50 (50)     ; 50 (50)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 17 (17)           ; 33 (33)          ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst                                                                ; cic_comb                  ; work         ;
;             |cic_comb:cic_stages[2].cic_comb_inst|             ; 42 (42)     ; 42 (42)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 17 (17)           ; 25 (25)          ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst                                                                ; cic_comb                  ; work         ;
;             |cic_integrator:cic_stages[0].cic_integrator_inst| ; 25 (25)     ; 25 (25)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 25 (25)          ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[0].cic_integrator_inst                                                    ; cic_integrator            ; work         ;
;             |cic_integrator:cic_stages[1].cic_integrator_inst| ; 25 (25)     ; 25 (25)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 25 (25)          ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[1].cic_integrator_inst                                                    ; cic_integrator            ; work         ;
;             |cic_integrator:cic_stages[2].cic_integrator_inst| ; 25 (25)     ; 25 (25)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 25 (25)          ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[2].cic_integrator_inst                                                    ; cic_integrator            ; work         ;
;          |firX8R8:fir2|                                        ; 548 (141)   ; 440 (48)                  ; 0 (0)         ; 36864       ; 4    ; 16           ; 0       ; 8         ; 0    ; 0            ; 108 (93)     ; 176 (0)           ; 264 (51)         ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2                                                                                                        ; firX8R8                   ; work         ;
;             |fir256:AE|                                        ; 101 (101)   ; 98 (98)                   ; 0 (0)         ; 9216        ; 1    ; 4            ; 0       ; 2         ; 0    ; 0            ; 3 (3)        ; 50 (50)           ; 48 (48)          ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:AE                                                                                              ; fir256                    ; work         ;
;                |firram36:ram|                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:AE|firram36:ram                                                                                 ; firram36                  ; work         ;
;                   |altsyncram:altsyncram_component|            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:AE|firram36:ram|altsyncram:altsyncram_component                                                 ; altsyncram                ; work         ;
;                      |altsyncram_0jn1:auto_generated|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:AE|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated                  ; altsyncram_0jn1           ; work         ;
;                |lpm_mult:Mult0|                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0                                                                               ; lpm_mult                  ; work         ;
;                   |mult_c6t:auto_generated|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_c6t:auto_generated                                                       ; mult_c6t                  ; work         ;
;                |lpm_mult:Mult1|                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1                                                                               ; lpm_mult                  ; work         ;
;                   |mult_c6t:auto_generated|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_c6t:auto_generated                                                       ; mult_c6t                  ; work         ;
;             |fir256:BF|                                        ; 102 (102)   ; 98 (98)                   ; 0 (0)         ; 9216        ; 1    ; 4            ; 0       ; 2         ; 0    ; 0            ; 4 (4)        ; 52 (52)           ; 46 (46)          ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:BF                                                                                              ; fir256                    ; work         ;
;                |firram36:ram|                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:BF|firram36:ram                                                                                 ; firram36                  ; work         ;
;                   |altsyncram:altsyncram_component|            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:BF|firram36:ram|altsyncram:altsyncram_component                                                 ; altsyncram                ; work         ;
;                      |altsyncram_0jn1:auto_generated|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:BF|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated                  ; altsyncram_0jn1           ; work         ;
;                |lpm_mult:Mult0|                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0                                                                               ; lpm_mult                  ; work         ;
;                   |mult_c6t:auto_generated|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_c6t:auto_generated                                                       ; mult_c6t                  ; work         ;
;                |lpm_mult:Mult1|                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1                                                                               ; lpm_mult                  ; work         ;
;                   |mult_c6t:auto_generated|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_c6t:auto_generated                                                       ; mult_c6t                  ; work         ;
;             |fir256:CG|                                        ; 104 (104)   ; 98 (98)                   ; 0 (0)         ; 9216        ; 1    ; 4            ; 0       ; 2         ; 0    ; 0            ; 6 (6)        ; 40 (40)           ; 58 (58)          ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:CG                                                                                              ; fir256                    ; work         ;
;                |firram36:ram|                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:CG|firram36:ram                                                                                 ; firram36                  ; work         ;
;                   |altsyncram:altsyncram_component|            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:CG|firram36:ram|altsyncram:altsyncram_component                                                 ; altsyncram                ; work         ;
;                      |altsyncram_0jn1:auto_generated|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:CG|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated                  ; altsyncram_0jn1           ; work         ;
;                |lpm_mult:Mult0|                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0                                                                               ; lpm_mult                  ; work         ;
;                   |mult_c6t:auto_generated|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_c6t:auto_generated                                                       ; mult_c6t                  ; work         ;
;                |lpm_mult:Mult1|                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1                                                                               ; lpm_mult                  ; work         ;
;                   |mult_c6t:auto_generated|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_c6t:auto_generated                                                       ; mult_c6t                  ; work         ;
;             |fir256:DH|                                        ; 100 (100)   ; 98 (98)                   ; 0 (0)         ; 9216        ; 1    ; 4            ; 0       ; 2         ; 0    ; 0            ; 2 (2)        ; 34 (34)           ; 64 (64)          ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:DH                                                                                              ; fir256                    ; work         ;
;                |firram36:ram|                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:DH|firram36:ram                                                                                 ; firram36                  ; work         ;
;                   |altsyncram:altsyncram_component|            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:DH|firram36:ram|altsyncram:altsyncram_component                                                 ; altsyncram                ; work         ;
;                      |altsyncram_0jn1:auto_generated|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:DH|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated                  ; altsyncram_0jn1           ; work         ;
;                |lpm_mult:Mult0|                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0                                                                               ; lpm_mult                  ; work         ;
;                   |mult_c6t:auto_generated|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_c6t:auto_generated                                                       ; mult_c6t                  ; work         ;
;                |lpm_mult:Mult1|                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1                                                                               ; lpm_mult                  ; work         ;
;                   |mult_c6t:auto_generated|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_c6t:auto_generated                                                       ; mult_c6t                  ; work         ;
;          |varcic:varcic_inst_I1|                               ; 684 (50)    ; 650 (16)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 34 (34)      ; 197 (0)           ; 453 (16)         ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|varcic:varcic_inst_I1                                                                                               ; varcic                    ; work         ;
;             |cic_comb:cic_stages[0].cic_comb_inst|             ; 87 (87)     ; 86 (86)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 44 (44)           ; 43 (43)          ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst                                                          ; cic_comb                  ; work         ;
;             |cic_comb:cic_stages[1].cic_comb_inst|             ; 86 (86)     ; 86 (86)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 42 (42)           ; 44 (44)          ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst                                                          ; cic_comb                  ; work         ;
;             |cic_comb:cic_stages[2].cic_comb_inst|             ; 86 (86)     ; 86 (86)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 43 (43)           ; 43 (43)          ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst                                                          ; cic_comb                  ; work         ;
;             |cic_comb:cic_stages[3].cic_comb_inst|             ; 86 (86)     ; 86 (86)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 41 (41)           ; 45 (45)          ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst                                                          ; cic_comb                  ; work         ;
;             |cic_comb:cic_stages[4].cic_comb_inst|             ; 75 (75)     ; 75 (75)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 27 (27)           ; 48 (48)          ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst                                                          ; cic_comb                  ; work         ;
;             |cic_integrator:cic_stages[0].cic_integrator_inst| ; 43 (43)     ; 43 (43)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 43 (43)          ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst                                              ; cic_integrator            ; work         ;
;             |cic_integrator:cic_stages[1].cic_integrator_inst| ; 43 (43)     ; 43 (43)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 43 (43)          ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst                                              ; cic_integrator            ; work         ;
;             |cic_integrator:cic_stages[2].cic_integrator_inst| ; 43 (43)     ; 43 (43)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 43 (43)          ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst                                              ; cic_integrator            ; work         ;
;             |cic_integrator:cic_stages[3].cic_integrator_inst| ; 43 (43)     ; 43 (43)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 43 (43)          ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst                                              ; cic_integrator            ; work         ;
;             |cic_integrator:cic_stages[4].cic_integrator_inst| ; 43 (43)     ; 43 (43)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 43 (43)          ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst                                              ; cic_integrator            ; work         ;
;          |varcic:varcic_inst_Q1|                               ; 684 (50)    ; 650 (16)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 34 (34)      ; 183 (0)           ; 467 (16)         ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|varcic:varcic_inst_Q1                                                                                               ; varcic                    ; work         ;
;             |cic_comb:cic_stages[0].cic_comb_inst|             ; 86 (86)     ; 86 (86)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 43 (43)           ; 43 (43)          ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst                                                          ; cic_comb                  ; work         ;
;             |cic_comb:cic_stages[1].cic_comb_inst|             ; 87 (87)     ; 86 (86)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 44 (44)           ; 43 (43)          ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst                                                          ; cic_comb                  ; work         ;
;             |cic_comb:cic_stages[2].cic_comb_inst|             ; 86 (86)     ; 86 (86)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 31 (31)           ; 55 (55)          ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst                                                          ; cic_comb                  ; work         ;
;             |cic_comb:cic_stages[3].cic_comb_inst|             ; 86 (86)     ; 86 (86)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 33 (33)           ; 53 (53)          ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst                                                          ; cic_comb                  ; work         ;
;             |cic_comb:cic_stages[4].cic_comb_inst|             ; 75 (75)     ; 75 (75)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 43 (43)          ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst                                                          ; cic_comb                  ; work         ;
;             |cic_integrator:cic_stages[0].cic_integrator_inst| ; 43 (43)     ; 43 (43)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 43 (43)          ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst                                              ; cic_integrator            ; work         ;
;             |cic_integrator:cic_stages[1].cic_integrator_inst| ; 43 (43)     ; 43 (43)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 43 (43)          ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst                                              ; cic_integrator            ; work         ;
;             |cic_integrator:cic_stages[2].cic_integrator_inst| ; 43 (43)     ; 43 (43)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 43 (43)          ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst                                              ; cic_integrator            ; work         ;
;             |cic_integrator:cic_stages[3].cic_integrator_inst| ; 43 (43)     ; 43 (43)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 43 (43)          ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst                                              ; cic_integrator            ; work         ;
;             |cic_integrator:cic_stages[4].cic_integrator_inst| ; 43 (43)     ; 43 (43)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 43 (43)          ; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst                                              ; cic_integrator            ; work         ;
;       |receiver_nco:VNA1.receiver_0|                           ; 2387 (0)    ; 2174 (0)                  ; 0 (0)         ; 36864       ; 0    ; 16           ; 0       ; 8         ; 0    ; 0            ; 187 (0)      ; 740 (0)           ; 1460 (0)         ; |hermeslite|radio:radio_i|receiver_nco:VNA1.receiver_0                                                                                                                               ; receiver_nco              ; work         ;
;          |cic:cic_inst_I2|                                     ; 233 (16)    ; 217 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 67 (0)            ; 158 (8)          ; |hermeslite|radio:radio_i|receiver_nco:VNA1.receiver_0|cic:cic_inst_I2                                                                                                               ; cic                       ; work         ;
;             |cic_comb:cic_stages[0].cic_comb_inst|             ; 51 (51)     ; 50 (50)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 26 (26)           ; 25 (25)          ; |hermeslite|radio:radio_i|receiver_nco:VNA1.receiver_0|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst                                                                          ; cic_comb                  ; work         ;
;             |cic_comb:cic_stages[1].cic_comb_inst|             ; 50 (50)     ; 50 (50)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 23 (23)           ; 27 (27)          ; |hermeslite|radio:radio_i|receiver_nco:VNA1.receiver_0|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst                                                                          ; cic_comb                  ; work         ;
;             |cic_comb:cic_stages[2].cic_comb_inst|             ; 43 (43)     ; 42 (42)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 18 (18)           ; 25 (25)          ; |hermeslite|radio:radio_i|receiver_nco:VNA1.receiver_0|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst                                                                          ; cic_comb                  ; work         ;
;             |cic_integrator:cic_stages[0].cic_integrator_inst| ; 25 (25)     ; 25 (25)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 25 (25)          ; |hermeslite|radio:radio_i|receiver_nco:VNA1.receiver_0|cic:cic_inst_I2|cic_integrator:cic_stages[0].cic_integrator_inst                                                              ; cic_integrator            ; work         ;
;             |cic_integrator:cic_stages[1].cic_integrator_inst| ; 25 (25)     ; 25 (25)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 25 (25)          ; |hermeslite|radio:radio_i|receiver_nco:VNA1.receiver_0|cic:cic_inst_I2|cic_integrator:cic_stages[1].cic_integrator_inst                                                              ; cic_integrator            ; work         ;
;             |cic_integrator:cic_stages[2].cic_integrator_inst| ; 25 (25)     ; 25 (25)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 25 (25)          ; |hermeslite|radio:radio_i|receiver_nco:VNA1.receiver_0|cic:cic_inst_I2|cic_integrator:cic_stages[2].cic_integrator_inst                                                              ; cic_integrator            ; work         ;
;          |cic:cic_inst_Q2|                                     ; 234 (16)    ; 217 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 68 (0)            ; 166 (16)         ; |hermeslite|radio:radio_i|receiver_nco:VNA1.receiver_0|cic:cic_inst_Q2                                                                                                               ; cic                       ; work         ;
;             |cic_comb:cic_stages[0].cic_comb_inst|             ; 50 (50)     ; 50 (50)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 25 (25)           ; 25 (25)          ; |hermeslite|radio:radio_i|receiver_nco:VNA1.receiver_0|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst                                                                          ; cic_comb                  ; work         ;
;             |cic_comb:cic_stages[1].cic_comb_inst|             ; 50 (50)     ; 50 (50)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 25 (25)           ; 25 (25)          ; |hermeslite|radio:radio_i|receiver_nco:VNA1.receiver_0|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst                                                                          ; cic_comb                  ; work         ;
;             |cic_comb:cic_stages[2].cic_comb_inst|             ; 42 (42)     ; 42 (42)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 17 (17)           ; 25 (25)          ; |hermeslite|radio:radio_i|receiver_nco:VNA1.receiver_0|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst                                                                          ; cic_comb                  ; work         ;
;             |cic_integrator:cic_stages[0].cic_integrator_inst| ; 26 (26)     ; 25 (25)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 25 (25)          ; |hermeslite|radio:radio_i|receiver_nco:VNA1.receiver_0|cic:cic_inst_Q2|cic_integrator:cic_stages[0].cic_integrator_inst                                                              ; cic_integrator            ; work         ;
;             |cic_integrator:cic_stages[1].cic_integrator_inst| ; 25 (25)     ; 25 (25)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 25 (25)          ; |hermeslite|radio:radio_i|receiver_nco:VNA1.receiver_0|cic:cic_inst_Q2|cic_integrator:cic_stages[1].cic_integrator_inst                                                              ; cic_integrator            ; work         ;
;             |cic_integrator:cic_stages[2].cic_integrator_inst| ; 25 (25)     ; 25 (25)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 25 (25)          ; |hermeslite|radio:radio_i|receiver_nco:VNA1.receiver_0|cic:cic_inst_Q2|cic_integrator:cic_stages[2].cic_integrator_inst                                                              ; cic_integrator            ; work         ;
;          |firX8R8:fir2|                                        ; 551 (138)   ; 440 (48)                  ; 0 (0)         ; 36864       ; 0    ; 16           ; 0       ; 8         ; 0    ; 0            ; 111 (90)     ; 196 (0)           ; 244 (54)         ; |hermeslite|radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2                                                                                                                  ; firX8R8                   ; work         ;
;             |fir256:AE|                                        ; 101 (101)   ; 98 (98)                   ; 0 (0)         ; 9216        ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 3 (3)        ; 50 (50)           ; 48 (48)          ; |hermeslite|radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:AE                                                                                                        ; fir256                    ; work         ;
;                |firram36:ram|                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 9216        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hermeslite|radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:AE|firram36:ram                                                                                           ; firram36                  ; work         ;
;                   |altsyncram:altsyncram_component|            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 9216        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hermeslite|radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:AE|firram36:ram|altsyncram:altsyncram_component                                                           ; altsyncram                ; work         ;
;                      |altsyncram_0jn1:auto_generated|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 9216        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hermeslite|radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:AE|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated                            ; altsyncram_0jn1           ; work         ;
;                |lpm_mult:Mult0|                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hermeslite|radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:AE|lpm_mult:Mult0                                                                                         ; lpm_mult                  ; work         ;
;                   |mult_c6t:auto_generated|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hermeslite|radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_c6t:auto_generated                                                                 ; mult_c6t                  ; work         ;
;                |lpm_mult:Mult1|                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hermeslite|radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:AE|lpm_mult:Mult1                                                                                         ; lpm_mult                  ; work         ;
;                   |mult_c6t:auto_generated|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hermeslite|radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_c6t:auto_generated                                                                 ; mult_c6t                  ; work         ;
;             |fir256:BF|                                        ; 108 (108)   ; 98 (98)                   ; 0 (0)         ; 9216        ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 10 (10)      ; 50 (50)           ; 48 (48)          ; |hermeslite|radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:BF                                                                                                        ; fir256                    ; work         ;
;                |firram36:ram|                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 9216        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hermeslite|radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:BF|firram36:ram                                                                                           ; firram36                  ; work         ;
;                   |altsyncram:altsyncram_component|            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 9216        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hermeslite|radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:BF|firram36:ram|altsyncram:altsyncram_component                                                           ; altsyncram                ; work         ;
;                      |altsyncram_0jn1:auto_generated|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 9216        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hermeslite|radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:BF|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated                            ; altsyncram_0jn1           ; work         ;
;                |lpm_mult:Mult0|                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hermeslite|radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:BF|lpm_mult:Mult0                                                                                         ; lpm_mult                  ; work         ;
;                   |mult_c6t:auto_generated|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hermeslite|radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_c6t:auto_generated                                                                 ; mult_c6t                  ; work         ;
;                |lpm_mult:Mult1|                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hermeslite|radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:BF|lpm_mult:Mult1                                                                                         ; lpm_mult                  ; work         ;
;                   |mult_c6t:auto_generated|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hermeslite|radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_c6t:auto_generated                                                                 ; mult_c6t                  ; work         ;
;             |fir256:CG|                                        ; 103 (103)   ; 98 (98)                   ; 0 (0)         ; 9216        ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 5 (5)        ; 51 (51)           ; 47 (47)          ; |hermeslite|radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:CG                                                                                                        ; fir256                    ; work         ;
;                |firram36:ram|                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 9216        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hermeslite|radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:CG|firram36:ram                                                                                           ; firram36                  ; work         ;
;                   |altsyncram:altsyncram_component|            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 9216        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hermeslite|radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:CG|firram36:ram|altsyncram:altsyncram_component                                                           ; altsyncram                ; work         ;
;                      |altsyncram_0jn1:auto_generated|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 9216        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hermeslite|radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:CG|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated                            ; altsyncram_0jn1           ; work         ;
;                |lpm_mult:Mult0|                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hermeslite|radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:CG|lpm_mult:Mult0                                                                                         ; lpm_mult                  ; work         ;
;                   |mult_c6t:auto_generated|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hermeslite|radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_c6t:auto_generated                                                                 ; mult_c6t                  ; work         ;
;                |lpm_mult:Mult1|                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hermeslite|radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:CG|lpm_mult:Mult1                                                                                         ; lpm_mult                  ; work         ;
;                   |mult_c6t:auto_generated|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hermeslite|radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_c6t:auto_generated                                                                 ; mult_c6t                  ; work         ;
;             |fir256:DH|                                        ; 101 (101)   ; 98 (98)                   ; 0 (0)         ; 9216        ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 3 (3)        ; 45 (45)           ; 53 (53)          ; |hermeslite|radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:DH                                                                                                        ; fir256                    ; work         ;
;                |firram36:ram|                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 9216        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hermeslite|radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:DH|firram36:ram                                                                                           ; firram36                  ; work         ;
;                   |altsyncram:altsyncram_component|            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 9216        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hermeslite|radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:DH|firram36:ram|altsyncram:altsyncram_component                                                           ; altsyncram                ; work         ;
;                      |altsyncram_0jn1:auto_generated|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 9216        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hermeslite|radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:DH|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated                            ; altsyncram_0jn1           ; work         ;
;                |lpm_mult:Mult0|                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hermeslite|radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:DH|lpm_mult:Mult0                                                                                         ; lpm_mult                  ; work         ;
;                   |mult_c6t:auto_generated|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hermeslite|radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_c6t:auto_generated                                                                 ; mult_c6t                  ; work         ;
;                |lpm_mult:Mult1|                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hermeslite|radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:DH|lpm_mult:Mult1                                                                                         ; lpm_mult                  ; work         ;
;                   |mult_c6t:auto_generated|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hermeslite|radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_c6t:auto_generated                                                                 ; mult_c6t                  ; work         ;
;          |varcic:varcic_inst_I1|                               ; 685 (50)    ; 650 (16)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 34 (34)      ; 205 (0)           ; 446 (16)         ; |hermeslite|radio:radio_i|receiver_nco:VNA1.receiver_0|varcic:varcic_inst_I1                                                                                                         ; varcic                    ; work         ;
;             |cic_comb:cic_stages[0].cic_comb_inst|             ; 86 (86)     ; 86 (86)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 43 (43)           ; 43 (43)          ; |hermeslite|radio:radio_i|receiver_nco:VNA1.receiver_0|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst                                                                    ; cic_comb                  ; work         ;
;             |cic_comb:cic_stages[1].cic_comb_inst|             ; 86 (86)     ; 86 (86)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 43 (43)           ; 43 (43)          ; |hermeslite|radio:radio_i|receiver_nco:VNA1.receiver_0|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst                                                                    ; cic_comb                  ; work         ;
;             |cic_comb:cic_stages[2].cic_comb_inst|             ; 86 (86)     ; 86 (86)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 43 (43)           ; 43 (43)          ; |hermeslite|radio:radio_i|receiver_nco:VNA1.receiver_0|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst                                                                    ; cic_comb                  ; work         ;
;             |cic_comb:cic_stages[3].cic_comb_inst|             ; 86 (86)     ; 86 (86)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 43 (43)           ; 43 (43)          ; |hermeslite|radio:radio_i|receiver_nco:VNA1.receiver_0|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst                                                                    ; cic_comb                  ; work         ;
;             |cic_comb:cic_stages[4].cic_comb_inst|             ; 75 (75)     ; 75 (75)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 43 (43)          ; |hermeslite|radio:radio_i|receiver_nco:VNA1.receiver_0|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst                                                                    ; cic_comb                  ; work         ;
;             |cic_integrator:cic_stages[0].cic_integrator_inst| ; 43 (43)     ; 43 (43)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 43 (43)          ; |hermeslite|radio:radio_i|receiver_nco:VNA1.receiver_0|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst                                                        ; cic_integrator            ; work         ;
;             |cic_integrator:cic_stages[1].cic_integrator_inst| ; 43 (43)     ; 43 (43)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 43 (43)          ; |hermeslite|radio:radio_i|receiver_nco:VNA1.receiver_0|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst                                                        ; cic_integrator            ; work         ;
;             |cic_integrator:cic_stages[2].cic_integrator_inst| ; 43 (43)     ; 43 (43)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 43 (43)          ; |hermeslite|radio:radio_i|receiver_nco:VNA1.receiver_0|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst                                                        ; cic_integrator            ; work         ;
;             |cic_integrator:cic_stages[3].cic_integrator_inst| ; 43 (43)     ; 43 (43)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 43 (43)          ; |hermeslite|radio:radio_i|receiver_nco:VNA1.receiver_0|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst                                                        ; cic_integrator            ; work         ;
;             |cic_integrator:cic_stages[4].cic_integrator_inst| ; 44 (44)     ; 43 (43)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 43 (43)          ; |hermeslite|radio:radio_i|receiver_nco:VNA1.receiver_0|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst                                                        ; cic_integrator            ; work         ;
;          |varcic:varcic_inst_Q1|                               ; 684 (50)    ; 650 (16)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 34 (34)      ; 204 (0)           ; 446 (16)         ; |hermeslite|radio:radio_i|receiver_nco:VNA1.receiver_0|varcic:varcic_inst_Q1                                                                                                         ; varcic                    ; work         ;
;             |cic_comb:cic_stages[0].cic_comb_inst|             ; 86 (86)     ; 86 (86)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 43 (43)           ; 43 (43)          ; |hermeslite|radio:radio_i|receiver_nco:VNA1.receiver_0|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst                                                                    ; cic_comb                  ; work         ;
;             |cic_comb:cic_stages[1].cic_comb_inst|             ; 86 (86)     ; 86 (86)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 43 (43)           ; 43 (43)          ; |hermeslite|radio:radio_i|receiver_nco:VNA1.receiver_0|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst                                                                    ; cic_comb                  ; work         ;
;             |cic_comb:cic_stages[2].cic_comb_inst|             ; 86 (86)     ; 86 (86)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 43 (43)           ; 43 (43)          ; |hermeslite|radio:radio_i|receiver_nco:VNA1.receiver_0|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst                                                                    ; cic_comb                  ; work         ;
;             |cic_comb:cic_stages[3].cic_comb_inst|             ; 86 (86)     ; 86 (86)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 43 (43)           ; 43 (43)          ; |hermeslite|radio:radio_i|receiver_nco:VNA1.receiver_0|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst                                                                    ; cic_comb                  ; work         ;
;             |cic_comb:cic_stages[4].cic_comb_inst|             ; 75 (75)     ; 75 (75)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 43 (43)          ; |hermeslite|radio:radio_i|receiver_nco:VNA1.receiver_0|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst                                                                    ; cic_comb                  ; work         ;
;             |cic_integrator:cic_stages[0].cic_integrator_inst| ; 43 (43)     ; 43 (43)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 43 (43)          ; |hermeslite|radio:radio_i|receiver_nco:VNA1.receiver_0|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst                                                        ; cic_integrator            ; work         ;
;             |cic_integrator:cic_stages[1].cic_integrator_inst| ; 43 (43)     ; 43 (43)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 43 (43)          ; |hermeslite|radio:radio_i|receiver_nco:VNA1.receiver_0|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst                                                        ; cic_integrator            ; work         ;
;             |cic_integrator:cic_stages[2].cic_integrator_inst| ; 43 (43)     ; 43 (43)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 43 (43)          ; |hermeslite|radio:radio_i|receiver_nco:VNA1.receiver_0|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst                                                        ; cic_integrator            ; work         ;
;             |cic_integrator:cic_stages[3].cic_integrator_inst| ; 43 (43)     ; 43 (43)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 43 (43)          ; |hermeslite|radio:radio_i|receiver_nco:VNA1.receiver_0|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst                                                        ; cic_integrator            ; work         ;
;             |cic_integrator:cic_stages[4].cic_integrator_inst| ; 43 (43)     ; 43 (43)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 43 (43)          ; |hermeslite|radio:radio_i|receiver_nco:VNA1.receiver_0|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst                                                        ; cic_integrator            ; work         ;
;       |vna_scanner:VNA1.rx_vna|                                ; 290 (290)   ; 185 (185)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 100 (100)    ; 1 (1)             ; 189 (189)        ; |hermeslite|radio:radio_i|vna_scanner:VNA1.rx_vna                                                                                                                                    ; vna_scanner               ; work         ;
;    |remote_update_app:remote_update_app_i|                     ; 2 (1)       ; 2 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 1 (1)            ; |hermeslite|remote_update_app:remote_update_app_i                                                                                                                                    ; remote_update_app         ; work         ;
;       |altera_remote_update_core:remote_update_core|           ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |hermeslite|remote_update_app:remote_update_app_i|altera_remote_update_core:remote_update_core                                                                                       ; altera_remote_update_core ; work         ;
;    |sync:sync_ad9866_cw_keydown|                               ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |hermeslite|sync:sync_ad9866_cw_keydown                                                                                                                                              ; sync                      ; work         ;
;    |sync:sync_ad9866_tx_on|                                    ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |hermeslite|sync:sync_ad9866_tx_on                                                                                                                                                   ; sync                      ; work         ;
;    |sync:sync_inst1|                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hermeslite|sync:sync_inst1                                                                                                                                                          ; sync                      ; work         ;
;    |sync:sync_inst2|                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |hermeslite|sync:sync_inst2                                                                                                                                                          ; sync                      ; work         ;
;    |sync:sync_inst3|                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hermeslite|sync:sync_inst3                                                                                                                                                          ; sync                      ; work         ;
;    |sync:syncio_run|                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hermeslite|sync:syncio_run                                                                                                                                                          ; sync                      ; work         ;
;    |sync:syncio_rxclip|                                        ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |hermeslite|sync:syncio_rxclip                                                                                                                                                       ; sync                      ; work         ;
;    |sync:syncio_rxgoodlvl|                                     ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |hermeslite|sync:syncio_rxgoodlvl                                                                                                                                                    ; sync                      ; work         ;
;    |sync:syncio_txhang|                                        ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |hermeslite|sync:syncio_txhang                                                                                                                                                       ; sync                      ; work         ;
;    |sync_pulse:sync_pulse_ad9866|                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |hermeslite|sync_pulse:sync_pulse_ad9866                                                                                                                                             ; sync_pulse                ; work         ;
;    |sync_pulse:sync_pulse_usopenhpsdr1|                        ; 4 (4)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 2 (2)             ; 1 (1)            ; |hermeslite|sync_pulse:sync_pulse_usopenhpsdr1                                                                                                                                       ; sync_pulse                ; work         ;
;    |sync_pulse:sync_pulse_watchdog|                            ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |hermeslite|sync_pulse:sync_pulse_watchdog                                                                                                                                           ; sync_pulse                ; work         ;
;    |sync_pulse:sync_rxclrstatus_ad9866|                        ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |hermeslite|sync_pulse:sync_rxclrstatus_ad9866                                                                                                                                       ; sync_pulse                ; work         ;
;    |sync_pulse:syncio_cmd_rqst|                                ; 4 (4)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 3 (3)             ; 0 (0)            ; |hermeslite|sync_pulse:syncio_cmd_rqst                                                                                                                                               ; sync_pulse                ; work         ;
;    |sync_pulse:syncio_rqst_io|                                 ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 2 (2)             ; 0 (0)            ; |hermeslite|sync_pulse:syncio_rqst_io                                                                                                                                                ; sync_pulse                ; work         ;
;    |usbs_fifo:usbs_fifo_i|                                     ; 130 (2)     ; 118 (2)                   ; 0 (0)         ; 24576       ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (0)       ; 60 (0)            ; 58 (2)           ; |hermeslite|usbs_fifo:usbs_fifo_i                                                                                                                                                    ; usbs_fifo                 ; work         ;
;       |dcfifo:fifo_i|                                          ; 128 (0)     ; 116 (0)                   ; 0 (0)         ; 24576       ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (0)       ; 60 (0)            ; 56 (0)           ; |hermeslite|usbs_fifo:usbs_fifo_i|dcfifo:fifo_i                                                                                                                                      ; dcfifo                    ; work         ;
;          |dcfifo_svh1:auto_generated|                          ; 128 (37)    ; 116 (36)                  ; 0 (0)         ; 24576       ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (1)       ; 60 (24)           ; 56 (4)           ; |hermeslite|usbs_fifo:usbs_fifo_i|dcfifo:fifo_i|dcfifo_svh1:auto_generated                                                                                                           ; dcfifo_svh1               ; work         ;
;             |a_graycounter_27c:wrptr_g1p|                      ; 23 (23)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 1 (1)             ; 18 (18)          ; |hermeslite|usbs_fifo:usbs_fifo_i|dcfifo:fifo_i|dcfifo_svh1:auto_generated|a_graycounter_27c:wrptr_g1p                                                                               ; a_graycounter_27c         ; work         ;
;             |a_graycounter_5p6:rdptr_g1p|                      ; 24 (24)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 19 (19)          ; |hermeslite|usbs_fifo:usbs_fifo_i|dcfifo:fifo_i|dcfifo_svh1:auto_generated|a_graycounter_5p6:rdptr_g1p                                                                               ; a_graycounter_5p6         ; work         ;
;             |alt_synch_pipe_ual:rs_dgwp|                       ; 24 (0)      ; 24 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 17 (0)            ; 7 (0)            ; |hermeslite|usbs_fifo:usbs_fifo_i|dcfifo:fifo_i|dcfifo_svh1:auto_generated|alt_synch_pipe_ual:rs_dgwp                                                                                ; alt_synch_pipe_ual        ; work         ;
;                |dffpipe_h09:dffpipe9|                          ; 24 (24)     ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 17 (17)           ; 7 (7)            ; |hermeslite|usbs_fifo:usbs_fifo_i|dcfifo:fifo_i|dcfifo_svh1:auto_generated|alt_synch_pipe_ual:rs_dgwp|dffpipe_h09:dffpipe9                                                           ; dffpipe_h09               ; work         ;
;             |alt_synch_pipe_val:ws_dgrp|                       ; 24 (0)      ; 24 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 18 (0)            ; 6 (0)            ; |hermeslite|usbs_fifo:usbs_fifo_i|dcfifo:fifo_i|dcfifo_svh1:auto_generated|alt_synch_pipe_val:ws_dgrp                                                                                ; alt_synch_pipe_val        ; work         ;
;                |dffpipe_i09:dffpipe12|                         ; 24 (24)     ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 18 (18)           ; 6 (6)            ; |hermeslite|usbs_fifo:usbs_fifo_i|dcfifo:fifo_i|dcfifo_svh1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_i09:dffpipe12                                                          ; dffpipe_i09               ; work         ;
;             |altsyncram_5721:fifo_ram|                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 24576       ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hermeslite|usbs_fifo:usbs_fifo_i|dcfifo:fifo_i|dcfifo_svh1:auto_generated|altsyncram_5721:fifo_ram                                                                                  ; altsyncram_5721           ; work         ;
;             |cmpr_p76:rdempty_eq_comp|                         ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hermeslite|usbs_fifo:usbs_fifo_i|dcfifo:fifo_i|dcfifo_svh1:auto_generated|cmpr_p76:rdempty_eq_comp                                                                                  ; cmpr_p76                  ; work         ;
;             |cmpr_p76:rdfull_eq_comp|                          ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 6 (6)            ; |hermeslite|usbs_fifo:usbs_fifo_i|dcfifo:fifo_i|dcfifo_svh1:auto_generated|cmpr_p76:rdfull_eq_comp                                                                                   ; cmpr_p76                  ; work         ;
;             |cmpr_p76:wrempty_eq_comp|                         ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 6 (6)            ; |hermeslite|usbs_fifo:usbs_fifo_i|dcfifo:fifo_i|dcfifo_svh1:auto_generated|cmpr_p76:wrempty_eq_comp                                                                                  ; cmpr_p76                  ; work         ;
;             |cmpr_p76:wrfull_eq_comp|                          ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |hermeslite|usbs_fifo:usbs_fifo_i|dcfifo:fifo_i|dcfifo_svh1:auto_generated|cmpr_p76:wrfull_eq_comp                                                                                   ; cmpr_p76                  ; work         ;
;    |usiq_fifo:usiq_fifo_i|                                     ; 147 (0)     ; 128 (0)                   ; 0 (0)         ; 26624       ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (0)       ; 50 (0)            ; 79 (0)           ; |hermeslite|usiq_fifo:usiq_fifo_i                                                                                                                                                    ; usiq_fifo                 ; work         ;
;       |dcfifo:fifo_i|                                          ; 147 (0)     ; 128 (0)                   ; 0 (0)         ; 26624       ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (0)       ; 50 (0)            ; 79 (0)           ; |hermeslite|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i                                                                                                                                      ; dcfifo                    ; work         ;
;          |dcfifo_bdj1:auto_generated|                          ; 147 (44)    ; 128 (33)                  ; 0 (0)         ; 26624       ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (2)       ; 50 (22)           ; 79 (15)          ; |hermeslite|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_bdj1:auto_generated                                                                                                           ; dcfifo_bdj1               ; work         ;
;             |a_gray2bin_7ib:rdptr_g_gray2bin|                  ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 9 (9)            ; |hermeslite|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_bdj1:auto_generated|a_gray2bin_7ib:rdptr_g_gray2bin                                                                           ; a_gray2bin_7ib            ; work         ;
;             |a_gray2bin_7ib:rs_dgwp_gray2bin|                  ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 9 (9)            ; |hermeslite|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_bdj1:auto_generated|a_gray2bin_7ib:rs_dgwp_gray2bin                                                                           ; a_gray2bin_7ib            ; work         ;
;             |a_graycounter_17c:wrptr_g1p|                      ; 21 (21)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 16 (16)          ; |hermeslite|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_bdj1:auto_generated|a_graycounter_17c:wrptr_g1p                                                                               ; a_graycounter_17c         ; work         ;
;             |a_graycounter_4p6:rdptr_g1p|                      ; 22 (22)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 17 (17)          ; |hermeslite|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_bdj1:auto_generated|a_graycounter_4p6:rdptr_g1p                                                                               ; a_graycounter_4p6         ; work         ;
;             |alt_synch_pipe_qal:rs_dgwp|                       ; 22 (0)      ; 22 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 11 (0)            ; 11 (0)           ; |hermeslite|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_bdj1:auto_generated|alt_synch_pipe_qal:rs_dgwp                                                                                ; alt_synch_pipe_qal        ; work         ;
;                |dffpipe_f09:dffpipe14|                         ; 22 (22)     ; 22 (22)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 11 (11)           ; 11 (11)          ; |hermeslite|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_bdj1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_f09:dffpipe14                                                          ; dffpipe_f09               ; work         ;
;             |alt_synch_pipe_tal:ws_dgrp|                       ; 22 (0)      ; 22 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (0)            ; 6 (0)            ; |hermeslite|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_bdj1:auto_generated|alt_synch_pipe_tal:ws_dgrp                                                                                ; alt_synch_pipe_tal        ; work         ;
;                |dffpipe_g09:dffpipe17|                         ; 22 (22)     ; 22 (22)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 6 (6)            ; |hermeslite|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_bdj1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_g09:dffpipe17                                                          ; dffpipe_g09               ; work         ;
;             |altsyncram_f721:fifo_ram|                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 26624       ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |hermeslite|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_bdj1:auto_generated|altsyncram_f721:fifo_ram                                                                                  ; altsyncram_f721           ; work         ;
;             |cmpr_o76:rdempty_eq_comp|                         ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 4 (4)            ; |hermeslite|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_bdj1:auto_generated|cmpr_o76:rdempty_eq_comp                                                                                  ; cmpr_o76                  ; work         ;
;             |cmpr_o76:rdfull_eq_comp|                          ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |hermeslite|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_bdj1:auto_generated|cmpr_o76:rdfull_eq_comp                                                                                   ; cmpr_o76                  ; work         ;
;             |cmpr_o76:wrfull_eq_comp|                          ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 6 (6)            ; |hermeslite|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_bdj1:auto_generated|cmpr_o76:wrfull_eq_comp                                                                                   ; cmpr_o76                  ; work         ;
;             |dffpipe_a09:rs_brp|                               ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |hermeslite|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_bdj1:auto_generated|dffpipe_a09:rs_brp                                                                                        ; dffpipe_a09               ; work         ;
;             |dffpipe_a09:rs_bwp|                               ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 9 (9)            ; |hermeslite|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_bdj1:auto_generated|dffpipe_a09:rs_bwp                                                                                        ; dffpipe_a09               ; work         ;
;             |dffpipe_pu8:rdfull_reg|                           ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |hermeslite|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_bdj1:auto_generated|dffpipe_pu8:rdfull_reg                                                                                    ; dffpipe_pu8               ; work         ;
;    |usopenhpsdr1:usopenhpsdr1_i|                               ; 406 (406)   ; 145 (145)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 251 (251)    ; 7 (7)             ; 148 (148)        ; |hermeslite|usopenhpsdr1:usopenhpsdr1_i                                                                                                                                              ; usopenhpsdr1              ; work         ;
+----------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                                                                    ;
+---------------------------------------------------------------------------------+----------+---------------+---------------+-----------------------+------------+------+
; Name                                                                            ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO        ; TCOE ;
+---------------------------------------------------------------------------------+----------+---------------+---------------+-----------------------+------------+------+
; pwr_clk3p3                                                                      ; Output   ; --            ; --            ; --                    ; (0) 0 ps   ; --   ;
; pwr_clk1p2                                                                      ; Output   ; --            ; --            ; --                    ; (0) 0 ps   ; --   ;
; pwr_envpa                                                                       ; Output   ; --            ; --            ; --                    ; --         ; --   ;
; pwr_envop                                                                       ; Output   ; --            ; --            ; --                    ; --         ; --   ;
; pwr_envbias                                                                     ; Output   ; --            ; --            ; --                    ; --         ; --   ;
; phy_tx[0]                                                                       ; Output   ; --            ; --            ; --                    ; (1) 437 ps ; --   ;
; phy_tx[1]                                                                       ; Output   ; --            ; --            ; --                    ; (1) 437 ps ; --   ;
; phy_tx[2]                                                                       ; Output   ; --            ; --            ; --                    ; (1) 437 ps ; --   ;
; phy_tx[3]                                                                       ; Output   ; --            ; --            ; --                    ; (1) 437 ps ; --   ;
; phy_tx_en                                                                       ; Output   ; --            ; --            ; --                    ; (0) 0 ps   ; --   ;
; phy_tx_clk                                                                      ; Output   ; --            ; --            ; --                    ; --         ; --   ;
; phy_mdc                                                                         ; Output   ; --            ; --            ; --                    ; --         ; --   ;
; clk_recovered                                                                   ; Output   ; --            ; --            ; --                    ; --         ; --   ;
; rffe_ad9866_rst_n                                                               ; Output   ; --            ; --            ; --                    ; (0) 0 ps   ; --   ;
; rffe_ad9866_tx[0]                                                               ; Output   ; --            ; --            ; --                    ; (1) 437 ps ; --   ;
; rffe_ad9866_tx[1]                                                               ; Output   ; --            ; --            ; --                    ; (1) 437 ps ; --   ;
; rffe_ad9866_tx[2]                                                               ; Output   ; --            ; --            ; --                    ; (1) 437 ps ; --   ;
; rffe_ad9866_tx[3]                                                               ; Output   ; --            ; --            ; --                    ; (1) 437 ps ; --   ;
; rffe_ad9866_tx[4]                                                               ; Output   ; --            ; --            ; --                    ; (1) 437 ps ; --   ;
; rffe_ad9866_tx[5]                                                               ; Output   ; --            ; --            ; --                    ; (1) 458 ps ; --   ;
; rffe_ad9866_rxclk                                                               ; Input    ; --            ; --            ; --                    ; --         ; --   ;
; rffe_ad9866_txquiet_n                                                           ; Output   ; --            ; --            ; --                    ; (0) 0 ps   ; --   ;
; rffe_ad9866_txsync                                                              ; Output   ; --            ; --            ; --                    ; (1) 437 ps ; --   ;
; rffe_ad9866_sdio                                                                ; Output   ; --            ; --            ; --                    ; (0) 0 ps   ; --   ;
; rffe_ad9866_sclk                                                                ; Output   ; --            ; --            ; --                    ; (0) 0 ps   ; --   ;
; rffe_ad9866_sen_n                                                               ; Output   ; --            ; --            ; --                    ; (0) 0 ps   ; --   ;
; rffe_rfsw_sel                                                                   ; Output   ; --            ; --            ; --                    ; --         ; --   ;
; rffe_ad9866_mode                                                                ; Output   ; --            ; --            ; --                    ; --         ; --   ;
; rffe_ad9866_pga5                                                                ; Output   ; --            ; --            ; --                    ; --         ; --   ;
; io_led_d2                                                                       ; Output   ; --            ; --            ; --                    ; --         ; --   ;
; io_led_d3                                                                       ; Output   ; --            ; --            ; --                    ; --         ; --   ;
; io_led_d4                                                                       ; Output   ; --            ; --            ; --                    ; --         ; --   ;
; io_led_d5                                                                       ; Output   ; --            ; --            ; --                    ; --         ; --   ;
; io_lvds_rxn                                                                     ; Input    ; --            ; --            ; --                    ; --         ; --   ;
; io_lvds_rxp                                                                     ; Input    ; --            ; --            ; --                    ; --         ; --   ;
; io_lvds_txn                                                                     ; Output   ; --            ; --            ; --                    ; --         ; --   ;
; io_lvds_txp                                                                     ; Output   ; --            ; --            ; --                    ; --         ; --   ;
; io_db1_2                                                                        ; Input    ; --            ; --            ; --                    ; --         ; --   ;
; io_db1_3                                                                        ; Input    ; --            ; --            ; --                    ; --         ; --   ;
; io_db1_4                                                                        ; Input    ; --            ; --            ; --                    ; --         ; --   ;
; io_db1_5                                                                        ; Output   ; --            ; --            ; --                    ; (0) 0 ps   ; --   ;
; io_db1_6                                                                        ; Input    ; --            ; --            ; --                    ; --         ; --   ;
; io_tp2                                                                          ; Input    ; --            ; --            ; --                    ; --         ; --   ;
; io_tp7                                                                          ; Input    ; --            ; --            ; --                    ; --         ; --   ;
; io_tp8                                                                          ; Input    ; --            ; --            ; --                    ; --         ; --   ;
; io_tp9                                                                          ; Input    ; --            ; --            ; --                    ; --         ; --   ;
; pa_inttr                                                                        ; Output   ; --            ; --            ; --                    ; --         ; --   ;
; pa_exttr                                                                        ; Output   ; --            ; --            ; --                    ; --         ; --   ;
; asmi_interface:asmi_interface_i|asmi_asmi_parallel_0:asmi_inst|sd2~ALTERA_DCLK  ; Output   ; --            ; --            ; --                    ; --         ; --   ;
; asmi_interface:asmi_interface_i|asmi_asmi_parallel_0:asmi_inst|sd2~ALTERA_SCE   ; Output   ; --            ; --            ; --                    ; --         ; --   ;
; asmi_interface:asmi_interface_i|asmi_asmi_parallel_0:asmi_inst|sd2~ALTERA_SDO   ; Output   ; --            ; --            ; --                    ; --         ; --   ;
; phy_mdio                                                                        ; Bidir    ; (0) 0 ps      ; --            ; --                    ; --         ; --   ;
; clk_sda1                                                                        ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --         ; --   ;
; clk_scl1                                                                        ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; (0) 0 ps   ; --   ;
; io_adc_scl                                                                      ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps   ; --   ;
; io_adc_sda                                                                      ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps   ; --   ;
; io_scl2                                                                         ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; (0) 0 ps   ; --   ;
; io_sda2                                                                         ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --         ; --   ;
; phy_rst_n                                                                       ; Input    ; (6) 1314 ps   ; --            ; --                    ; --         ; --   ;
; io_phone_tip                                                                    ; Input    ; (0) 0 ps      ; --            ; --                    ; --         ; --   ;
; phy_clk125                                                                      ; Input    ; --            ; --            ; --                    ; --         ; --   ;
; rffe_ad9866_clk76p8                                                             ; Input    ; --            ; --            ; --                    ; --         ; --   ;
; phy_rx_clk                                                                      ; Input    ; (0) 0 ps      ; --            ; --                    ; --         ; --   ;
; io_cn10                                                                         ; Input    ; (0) 0 ps      ; --            ; --                    ; --         ; --   ;
; asmi_interface:asmi_interface_i|asmi_asmi_parallel_0:asmi_inst|sd2~ALTERA_DATA0 ; Input    ; --            ; (6) 1314 ps   ; --                    ; --         ; --   ;
; io_phone_ring                                                                   ; Input    ; (0) 0 ps      ; --            ; --                    ; --         ; --   ;
; io_cn8                                                                          ; Input    ; (0) 0 ps      ; --            ; --                    ; --         ; --   ;
; phy_rx[0]                                                                       ; Input    ; (4) 935 ps    ; --            ; --                    ; --         ; --   ;
; phy_rx[1]                                                                       ; Input    ; (4) 935 ps    ; --            ; --                    ; --         ; --   ;
; phy_rx[2]                                                                       ; Input    ; (4) 935 ps    ; --            ; --                    ; --         ; --   ;
; phy_rx[3]                                                                       ; Input    ; --            ; (5) 1127 ps   ; --                    ; --         ; --   ;
; phy_rx_dv                                                                       ; Input    ; (0) 0 ps      ; --            ; --                    ; --         ; --   ;
; rffe_ad9866_rxsync                                                              ; Input    ; --            ; --            ; (0) 0 ps              ; --         ; --   ;
; rffe_ad9866_rx[4]                                                               ; Input    ; --            ; --            ; (0) 0 ps              ; --         ; --   ;
; rffe_ad9866_rx[3]                                                               ; Input    ; --            ; --            ; (0) 0 ps              ; --         ; --   ;
; rffe_ad9866_rx[2]                                                               ; Input    ; --            ; --            ; (0) 0 ps              ; --         ; --   ;
; rffe_ad9866_rx[1]                                                               ; Input    ; --            ; --            ; (0) 0 ps              ; --         ; --   ;
; rffe_ad9866_rx[0]                                                               ; Input    ; --            ; --            ; (0) 0 ps              ; --         ; --   ;
; rffe_ad9866_rx[5]                                                               ; Input    ; --            ; --            ; (0) 0 ps              ; --         ; --   ;
; io_cn9                                                                          ; Input    ; (0) 0 ps      ; --            ; --                    ; --         ; --   ;
+---------------------------------------------------------------------------------+----------+---------------+---------------+-----------------------+------------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                           ; Pad To Core Index ; Setting ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; rffe_ad9866_rxclk                                                                                                                                             ;                   ;         ;
; io_lvds_rxn                                                                                                                                                   ;                   ;         ;
; io_lvds_rxp                                                                                                                                                   ;                   ;         ;
; io_db1_2                                                                                                                                                      ;                   ;         ;
; io_db1_3                                                                                                                                                      ;                   ;         ;
; io_db1_4                                                                                                                                                      ;                   ;         ;
; io_db1_6                                                                                                                                                      ;                   ;         ;
; io_tp2                                                                                                                                                        ;                   ;         ;
; io_tp7                                                                                                                                                        ;                   ;         ;
; io_tp8                                                                                                                                                        ;                   ;         ;
; io_tp9                                                                                                                                                        ;                   ;         ;
; phy_mdio                                                                                                                                                      ;                   ;         ;
;      - network:network_inst|phy_cfg:phy_cfg_inst|mdio:mdio_inst|rd_data[0]                                                                                    ; 0                 ; 0       ;
; clk_sda1                                                                                                                                                      ;                   ;         ;
;      - control:control_i|i2c:i2c_i|sda_i~0                                                                                                                    ; 1                 ; 6       ;
; clk_scl1                                                                                                                                                      ;                   ;         ;
;      - control:control_i|i2c:i2c_i|scl_i~0                                                                                                                    ; 1                 ; 6       ;
; io_adc_scl                                                                                                                                                    ;                   ;         ;
; io_adc_sda                                                                                                                                                    ;                   ;         ;
; io_scl2                                                                                                                                                       ;                   ;         ;
;      - control:control_i|i2c:i2c_i|scl_i~0                                                                                                                    ; 0                 ; 6       ;
; io_sda2                                                                                                                                                       ;                   ;         ;
;      - control:control_i|i2c:i2c_i|sda_i~0                                                                                                                    ; 0                 ; 6       ;
; phy_rst_n                                                                                                                                                     ;                   ;         ;
;      - control:control_i|io_led_d2~0                                                                                                                          ; 0                 ; 6       ;
;      - control:control_i|always0~0                                                                                                                            ; 0                 ; 6       ;
;      - ethup                                                                                                                                                  ; 0                 ; 6       ;
;      - control:control_i|resetcounter[0]~45                                                                                                                   ; 0                 ; 6       ;
; io_phone_tip                                                                                                                                                  ;                   ;         ;
; phy_clk125                                                                                                                                                    ;                   ;         ;
; rffe_ad9866_clk76p8                                                                                                                                           ;                   ;         ;
; phy_rx_clk                                                                                                                                                    ;                   ;         ;
; io_cn10                                                                                                                                                       ;                   ;         ;
; asmi_interface:asmi_interface_i|asmi_asmi_parallel_0:asmi_inst|sd2~ALTERA_DATA0                                                                               ;                   ;         ;
;      - asmi_interface:asmi_interface_i|asmi_asmi_parallel_0:asmi_inst|read_dout_reg[0]~feeder                                                                 ; 1                 ; 6       ;
; io_phone_ring                                                                                                                                                 ;                   ;         ;
; io_cn8                                                                                                                                                        ;                   ;         ;
; phy_rx[0]                                                                                                                                                     ;                   ;         ;
;      - network:network_inst|rgmii_recv:rgmii_recv_inst|ddio_in:ddio_in_inst|altddio_in:ALTDDIO_IN_component|ddio_in_eef:auto_generated|input_cell_l[0]~feeder ; 0                 ; 4       ;
;      - network:network_inst|rgmii_recv:rgmii_recv_inst|ddio_in:ddio_in_inst|altddio_in:ALTDDIO_IN_component|ddio_in_eef:auto_generated|input_cell_h[0]~feeder ; 0                 ; 4       ;
; phy_rx[1]                                                                                                                                                     ;                   ;         ;
;      - network:network_inst|rgmii_recv:rgmii_recv_inst|ddio_in:ddio_in_inst|altddio_in:ALTDDIO_IN_component|ddio_in_eef:auto_generated|input_cell_l[1]~feeder ; 0                 ; 4       ;
;      - network:network_inst|rgmii_recv:rgmii_recv_inst|ddio_in:ddio_in_inst|altddio_in:ALTDDIO_IN_component|ddio_in_eef:auto_generated|input_cell_h[1]~feeder ; 0                 ; 4       ;
; phy_rx[2]                                                                                                                                                     ;                   ;         ;
;      - network:network_inst|rgmii_recv:rgmii_recv_inst|ddio_in:ddio_in_inst|altddio_in:ALTDDIO_IN_component|ddio_in_eef:auto_generated|input_cell_l[2]~feeder ; 0                 ; 4       ;
;      - network:network_inst|rgmii_recv:rgmii_recv_inst|ddio_in:ddio_in_inst|altddio_in:ALTDDIO_IN_component|ddio_in_eef:auto_generated|input_cell_h[2]~feeder ; 0                 ; 4       ;
; phy_rx[3]                                                                                                                                                     ;                   ;         ;
;      - network:network_inst|rgmii_recv:rgmii_recv_inst|ddio_in:ddio_in_inst|altddio_in:ALTDDIO_IN_component|ddio_in_eef:auto_generated|input_cell_l[3]~feeder ; 1                 ; 5       ;
;      - network:network_inst|rgmii_recv:rgmii_recv_inst|ddio_in:ddio_in_inst|altddio_in:ALTDDIO_IN_component|ddio_in_eef:auto_generated|input_cell_h[3]~feeder ; 1                 ; 5       ;
; phy_rx_dv                                                                                                                                                     ;                   ;         ;
; rffe_ad9866_rxsync                                                                                                                                            ;                   ;         ;
; rffe_ad9866_rx[4]                                                                                                                                             ;                   ;         ;
; rffe_ad9866_rx[3]                                                                                                                                             ;                   ;         ;
; rffe_ad9866_rx[2]                                                                                                                                             ;                   ;         ;
; rffe_ad9866_rx[1]                                                                                                                                             ;                   ;         ;
; rffe_ad9866_rx[0]                                                                                                                                             ;                   ;         ;
; rffe_ad9866_rx[5]                                                                                                                                             ;                   ;         ;
; io_cn9                                                                                                                                                        ;                   ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+-----------------------------------------------------+--------+----------------------+------------------+---------------------------+---------------+---------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------+----------------+
; Name                                                                                                                                                                         ; Location           ; Fan-Out ; Usage                                               ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ; Input Clock 0 ; Input Clock 1 ; Input Clock 2                                                                            ; Input Clock 3                                                                            ; Clock Select 0   ; Clock Select 1 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+-----------------------------------------------------+--------+----------------------+------------------+---------------------------+---------------+---------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------+----------------+
; ad9866:ad9866_i|rffe_ad9866_rxsync_d1                                                                                                                                        ; FF_X45_Y34_N17     ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; ad9866:ad9866_i|rffe_ad9866_txsync~0                                                                                                                                         ; LCCOMB_X23_Y30_N4  ; 13      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; ad9866pll:ad9866pll_inst|altpll:altpll_component|ad9866pll_altpll:auto_generated|wire_pll1_clk[0]                                                                            ; PLL_3              ; 10122   ; Clock                                               ; yes    ; Global Clock         ; GCLK13           ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; ad9866pll:ad9866pll_inst|altpll:altpll_component|ad9866pll_altpll:auto_generated|wire_pll1_clk[1]                                                                            ; PLL_3              ; 2403    ; Clock                                               ; yes    ; Global Clock         ; GCLK14           ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; ad9866pll:ad9866pll_inst|altpll:altpll_component|ad9866pll_altpll:auto_generated|wire_pll1_locked                                                                            ; PLL_3              ; 5       ; Clock                                               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; altclkctrl:ethtxint_clkmux_i|altclkctrl_0hi:auto_generated|outclk                                                                                                            ; CLKCTRL_G15        ; 1339    ; Clock                                               ; yes    ; Global Clock         ; GCLK15           ; VCC                       ; --            ; --            ; ethpll:ethpll_inst|altpll:altpll_component|ethpll_altpll:auto_generated|wire_pll1_clk[4] ; ethpll:ethpll_inst|altpll:altpll_component|ethpll_altpll:auto_generated|wire_pll1_clk[0] ; speed_1gb_clksel ; VCC            ;
; asmi_fifo:asmi_fifo_i|dcfifo:dcfifo_component|dcfifo_pih1:auto_generated|valid_rdreq~0                                                                                       ; LCCOMB_X18_Y1_N22  ; 20      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; asmi_fifo:asmi_fifo_i|dcfifo:dcfifo_component|dcfifo_pih1:auto_generated|valid_wrreq~0                                                                                       ; LCCOMB_X23_Y1_N18  ; 20      ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; asmi_interface:asmi_interface_i|address[10]~0                                                                                                                                ; LCCOMB_X18_Y7_N14  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; asmi_interface:asmi_interface_i|address[23]~2                                                                                                                                ; LCCOMB_X18_Y7_N26  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; asmi_interface:asmi_interface_i|asmi_asmi_parallel_0:asmi_inst|clr_write_reg                                                                                                 ; FF_X16_Y7_N1       ; 20      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; asmi_interface:asmi_interface_i|asmi_asmi_parallel_0:asmi_inst|clr_write_reg2                                                                                                ; FF_X15_Y6_N31      ; 65      ; Sync. clear, Sync. load                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; asmi_interface:asmi_interface_i|asmi_asmi_parallel_0:asmi_inst|comb~1                                                                                                        ; LCCOMB_X16_Y7_N12  ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; asmi_interface:asmi_interface_i|asmi_asmi_parallel_0:asmi_inst|comb~10                                                                                                       ; LCCOMB_X16_Y7_N18  ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; asmi_interface:asmi_interface_i|asmi_asmi_parallel_0:asmi_inst|comb~11                                                                                                       ; LCCOMB_X18_Y5_N20  ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; asmi_interface:asmi_interface_i|asmi_asmi_parallel_0:asmi_inst|comb~8                                                                                                        ; LCCOMB_X16_Y6_N12  ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; asmi_interface:asmi_interface_i|asmi_asmi_parallel_0:asmi_inst|comb~9                                                                                                        ; LCCOMB_X15_Y6_N10  ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; asmi_interface:asmi_interface_i|asmi_asmi_parallel_0:asmi_inst|end_op_reg                                                                                                    ; FF_X16_Y6_N23      ; 15      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; asmi_interface:asmi_interface_i|asmi_asmi_parallel_0:asmi_inst|scfifo:scfifo3|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|_~0                                              ; LCCOMB_X20_Y8_N0   ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; asmi_interface:asmi_interface_i|asmi_asmi_parallel_0:asmi_inst|scfifo:scfifo3|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|a_fefifo_48e:fifo_state|b_full~0                 ; LCCOMB_X15_Y6_N30  ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; asmi_interface:asmi_interface_i|asmi_asmi_parallel_0:asmi_inst|scfifo:scfifo3|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|a_fefifo_48e:fifo_state|cntr_go7:count_usedw|_~0 ; LCCOMB_X20_Y5_N0   ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; asmi_interface:asmi_interface_i|asmi_asmi_parallel_0:asmi_inst|scfifo:scfifo3|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|a_fefifo_48e:fifo_state|valid_wreq~0             ; LCCOMB_X18_Y5_N26  ; 11      ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; asmi_interface:asmi_interface_i|asmi_asmi_parallel_0:asmi_inst|scfifo:scfifo3|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|_~0                              ; LCCOMB_X20_Y8_N8   ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; asmi_interface:asmi_interface_i|asmi_asmi_parallel_0:asmi_inst|wire_addr_reg_ena[0]                                                                                          ; LCCOMB_X16_Y6_N0   ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; asmi_interface:asmi_interface_i|asmi_asmi_parallel_0:asmi_inst|wire_asmi_opcode_reg_ena[0]                                                                                   ; LCCOMB_X14_Y6_N28  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; asmi_interface:asmi_interface_i|asmi_asmi_parallel_0:asmi_inst|wire_pgwrbuf_dataout_ena[0]~0                                                                                 ; LCCOMB_X15_Y8_N12  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; asmi_interface:asmi_interface_i|asmi_asmi_parallel_0:asmi_inst|wire_read_dout_reg_ena~0                                                                                      ; LCCOMB_X14_Y7_N8   ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; asmi_interface:asmi_interface_i|asmi_asmi_parallel_0:asmi_inst|wire_statreg_int_ena[0]~1                                                                                     ; LCCOMB_X15_Y7_N16  ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; asmi_interface:asmi_interface_i|asmi_asmi_parallel_0:asmi_inst|wire_write_prot_reg_ena                                                                                       ; LCCOMB_X15_Y8_N18  ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; asmi_interface:asmi_interface_i|asmi_asmi_parallel_0:asmi_inst|wire_write_reg_ena                                                                                            ; LCCOMB_X18_Y8_N4   ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; asmi_interface:asmi_interface_i|byte_count[0]~11                                                                                                                             ; LCCOMB_X17_Y6_N20  ; 9       ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; asmi_interface:asmi_interface_i|byte_count[0]~12                                                                                                                             ; LCCOMB_X17_Y6_N24  ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; asmi_interface:asmi_interface_i|page[6]~19                                                                                                                                   ; LCCOMB_X17_Y6_N26  ; 14      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; asmi_interface:asmi_interface_i|reset_delay[0]~25                                                                                                                            ; LCCOMB_X19_Y8_N10  ; 21      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; asmi_interface:asmi_interface_i|state[2]                                                                                                                                     ; FF_X18_Y7_N1       ; 40      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; clock_ethrxint                                                                                                                                                               ; LCCOMB_X28_Y1_N28  ; 1263    ; Clock                                               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; control:control_i|Equal3~3                                                                                                                                                   ; LCCOMB_X25_Y19_N16 ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; control:control_i|WideAnd1                                                                                                                                                   ; LCCOMB_X25_Y18_N18 ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; control:control_i|ad9866_rst~0                                                                                                                                               ; LCCOMB_X16_Y11_N16 ; 29      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; control:control_i|ad9866ctrl:ad9866ctrl_i|cmd_state_next~6                                                                                                                   ; LCCOMB_X20_Y12_N6  ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; control:control_i|ad9866ctrl:ad9866ctrl_i|dut1_pc[3]~1                                                                                                                       ; LCCOMB_X16_Y11_N28 ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; control:control_i|ad9866ctrl:ad9866ctrl_i|dut2_data[14]~13                                                                                                                   ; LCCOMB_X15_Y11_N26 ; 15      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; control:control_i|ad9866ctrl:ad9866ctrl_i|dut2_state                                                                                                                         ; FF_X15_Y11_N13     ; 27      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; control:control_i|ad9866ctrl:ad9866ctrl_i|rffe_ad9866_sclk~0                                                                                                                 ; LCCOMB_X15_Y11_N6  ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; control:control_i|ad9866ctrl:ad9866ctrl_i|rx_gain[6]~2                                                                                                                       ; LCCOMB_X18_Y11_N30 ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; control:control_i|ad9866ctrl:ad9866ctrl_i|tx_gain[3]~2                                                                                                                       ; LCCOMB_X20_Y12_N26 ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; control:control_i|always0~0                                                                                                                                                  ; LCCOMB_X11_Y6_N12  ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; control:control_i|always3~0                                                                                                                                                  ; LCCOMB_X23_Y19_N8  ; 6       ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; control:control_i|cw_support:cw_support_i|cw_power_timeout[9]~12                                                                                                             ; LCCOMB_X23_Y20_N28 ; 10      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; control:control_i|cw_support:cw_support_i|cw_power_timeout[9]~13                                                                                                             ; LCCOMB_X23_Y19_N0  ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; control:control_i|debounce:de_phone_ring|always0~0                                                                                                                           ; LCCOMB_X21_Y18_N24 ; 15      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; control:control_i|debounce:de_phone_ring|clean_pb~4                                                                                                                          ; LCCOMB_X19_Y18_N6  ; 15      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; control:control_i|debounce:de_phone_tip|always0~0                                                                                                                            ; LCCOMB_X15_Y5_N26  ; 14      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; control:control_i|debounce:de_phone_tip|clean_pb~4                                                                                                                           ; LCCOMB_X15_Y5_N24  ; 15      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; control:control_i|debounce:de_txinhibit|always0~0                                                                                                                            ; LCCOMB_X17_Y5_N6   ; 15      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; control:control_i|debounce:de_txinhibit|clean_pb~4                                                                                                                           ; LCCOMB_X17_Y5_N22  ; 15      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; control:control_i|fast_clk_cnt[4]~8                                                                                                                                          ; LCCOMB_X23_Y19_N22 ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; control:control_i|i2c:i2c_i|always1~0                                                                                                                                        ; LCCOMB_X15_Y10_N22 ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; control:control_i|i2c:i2c_i|i2c_bus2:i2c_bus2_i|data0_reg[0]~4                                                                                                               ; LCCOMB_X15_Y9_N6   ; 23      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; control:control_i|i2c:i2c_i|i2c_bus2:i2c_bus2_i|filter_select_reg[1]~10                                                                                                      ; LCCOMB_X15_Y10_N16 ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; control:control_i|i2c:i2c_i|i2c_bus2:i2c_bus2_i|i2c_master:i2c_master_i|addr_reg[6]~2                                                                                        ; LCCOMB_X10_Y8_N20  ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; control:control_i|i2c:i2c_i|i2c_bus2:i2c_bus2_i|i2c_master:i2c_master_i|bit_count_reg[3]~5                                                                                   ; LCCOMB_X11_Y8_N24  ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; control:control_i|i2c:i2c_i|i2c_bus2:i2c_bus2_i|i2c_master:i2c_master_i|data_reg[6]~2                                                                                        ; LCCOMB_X10_Y9_N30  ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; control:control_i|i2c:i2c_i|i2c_bus2:i2c_bus2_i|i2c_master:i2c_master_i|scl_o_reg~4                                                                                          ; LCCOMB_X9_Y10_N4   ; 17      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; control:control_i|i2c:i2c_i|i2c_bus2:i2c_bus2_i|i2c_master:i2c_master_i|state_reg~35                                                                                         ; LCCOMB_X11_Y10_N24 ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; control:control_i|i2c:i2c_i|i2c_bus2:i2c_bus2_i|state~21                                                                                                                     ; LCCOMB_X14_Y9_N18  ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; control:control_i|i2c:i2c_i|scl1_t~0                                                                                                                                         ; LCCOMB_X9_Y9_N20   ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; control:control_i|i2c:i2c_i|scl2_t~0                                                                                                                                         ; LCCOMB_X9_Y9_N14   ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; control:control_i|millisec_pulse                                                                                                                                             ; FF_X25_Y19_N17     ; 21      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; control:control_i|resp_cmd_addr[2]~0                                                                                                                                         ; LCCOMB_X20_Y9_N10  ; 38      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; control:control_i|resp_state.RESP_WAIT                                                                                                                                       ; FF_X17_Y9_N11      ; 44      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; control:control_i|slow_adc:slow_adc_i|Decoder3~6                                                                                                                             ; LCCOMB_X11_Y7_N12  ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; control:control_i|slow_adc:slow_adc_i|Decoder3~7                                                                                                                             ; LCCOMB_X11_Y7_N4   ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; control:control_i|slow_adc:slow_adc_i|Decoder3~8                                                                                                                             ; LCCOMB_X11_Y7_N14  ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; control:control_i|slow_adc:slow_adc_i|Mux0~1                                                                                                                                 ; LCCOMB_X11_Y7_N26  ; 13      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; control:control_i|slow_adc:slow_adc_i|i2c_master:i2c_master_i|bit_count_reg[3]~9                                                                                             ; LCCOMB_X9_Y8_N14   ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; control:control_i|slow_adc:slow_adc_i|i2c_master:i2c_master_i|data_out_reg[4]~2                                                                                              ; LCCOMB_X8_Y7_N8    ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; control:control_i|slow_adc:slow_adc_i|i2c_master:i2c_master_i|data_reg[6]~0                                                                                                  ; LCCOMB_X9_Y7_N8    ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; control:control_i|slow_adc:slow_adc_i|i2c_master:i2c_master_i|mode_stop_reg~2                                                                                                ; LCCOMB_X8_Y8_N4    ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; control:control_i|slow_adc:slow_adc_i|i2c_master:i2c_master_i|scl_o_reg~4                                                                                                    ; LCCOMB_X4_Y6_N26   ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; control:control_i|slow_adc:slow_adc_i|i2c_master:i2c_master_i|state_reg~32                                                                                                   ; LCCOMB_X8_Y7_N4    ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; control:control_i|slow_adc:slow_adc_i|msbnibble[0]~0                                                                                                                         ; LCCOMB_X11_Y7_N16  ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; dsiq_fifo:dsiq_fifo_i|allow_pop                                                                                                                                              ; FF_X18_Y3_N29      ; 34      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; dsiq_fifo:dsiq_fifo_i|dcfifo_mixed_widths:fifo_i|dcfifo_92i1:auto_generated|_~0                                                                                              ; LCCOMB_X19_Y2_N14  ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; dsiq_fifo:dsiq_fifo_i|dcfifo_mixed_widths:fifo_i|dcfifo_92i1:auto_generated|cmpr_p76:rdempty_eq_comp|aneb_result_wire[0]                                                     ; LCCOMB_X19_Y3_N0   ; 1       ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; dsiq_fifo:dsiq_fifo_i|dcfifo_mixed_widths:fifo_i|dcfifo_92i1:auto_generated|valid_rdreq~0                                                                                    ; LCCOMB_X18_Y3_N6   ; 27      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; dsiq_fifo:dsiq_fifo_i|dcfifo_mixed_widths:fifo_i|dcfifo_92i1:auto_generated|valid_wrreq~1                                                                                    ; LCCOMB_X19_Y2_N18  ; 24      ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; dsopenhpsdr1:dsopenhpsdr1_i|WideOr4~0                                                                                                                                        ; LCCOMB_X25_Y6_N10  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; dsopenhpsdr1:dsopenhpsdr1_i|WideOr5~0                                                                                                                                        ; LCCOMB_X21_Y6_N8   ; 9       ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; dsopenhpsdr1:dsopenhpsdr1_i|always2~0                                                                                                                                        ; LCCOMB_X27_Y6_N28  ; 10      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; dsopenhpsdr1:dsopenhpsdr1_i|cmd_data[25]                                                                                                                                     ; FF_X19_Y9_N11      ; 12      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; dsopenhpsdr1:dsopenhpsdr1_i|state.ASMI_CNT0                                                                                                                                  ; FF_X21_Y6_N23      ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; dsopenhpsdr1:dsopenhpsdr1_i|state.ASMI_CNT1                                                                                                                                  ; FF_X28_Y6_N19      ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; dsopenhpsdr1:dsopenhpsdr1_i|state.CMDCTRL                                                                                                                                    ; FF_X20_Y6_N19      ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; dsopenhpsdr1:dsopenhpsdr1_i|state.CMDDATA0                                                                                                                                   ; FF_X20_Y6_N23      ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; dsopenhpsdr1:dsopenhpsdr1_i|state.CMDDATA1                                                                                                                                   ; FF_X20_Y6_N25      ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; dsopenhpsdr1:dsopenhpsdr1_i|state.CMDDATA2                                                                                                                                   ; FF_X20_Y6_N11      ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; dsopenhpsdr1:dsopenhpsdr1_i|state.CMDDATA3                                                                                                                                   ; FF_X20_Y6_N15      ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; dsopenhpsdr1:dsopenhpsdr1_i|watchdog_cnt[6]~12                                                                                                                               ; LCCOMB_X27_Y6_N12  ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; dsopenhpsdr1:dsopenhpsdr1_i|wide_spectrum~1                                                                                                                                  ; LCCOMB_X27_Y6_N14  ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; ethpll:ethpll_inst|altpll:altpll_component|ethpll_altpll:auto_generated|wire_pll1_clk[0]                                                                                     ; PLL_4              ; 10      ; Clock                                               ; yes    ; Global Clock         ; GCLK17           ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; ethpll:ethpll_inst|altpll:altpll_component|ethpll_altpll:auto_generated|wire_pll1_clk[0]                                                                                     ; PLL_4              ; 2       ; Clock                                               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; ethpll:ethpll_inst|altpll:altpll_component|ethpll_altpll:auto_generated|wire_pll1_clk[1]                                                                                     ; PLL_4              ; 1       ; Clock                                               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; ethpll:ethpll_inst|altpll:altpll_component|ethpll_altpll:auto_generated|wire_pll1_clk[3]                                                                                     ; PLL_4              ; 1       ; Clock                                               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; ethpll:ethpll_inst|altpll:altpll_component|ethpll_altpll:auto_generated|wire_pll1_clk[4]                                                                                     ; PLL_4              ; 1       ; Clock                                               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; ethpll:ethpll_inst|altpll:altpll_component|ethpll_altpll:auto_generated|wire_pll1_locked                                                                                     ; PLL_4              ; 5       ; Async. clear                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; ethup                                                                                                                                                                        ; LCCOMB_X24_Y10_N2  ; 2       ; Async. clear                                        ; yes    ; Global Clock         ; GCLK16           ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; network:network_inst|arp:arp_inst|Selector14~8                                                                                                                               ; LCCOMB_X38_Y3_N24  ; 49      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; network:network_inst|arp:arp_inst|byte_no[1]~7                                                                                                                               ; LCCOMB_X40_Y5_N28  ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; network:network_inst|arp:arp_inst|remote_ip[4]~0                                                                                                                             ; LCCOMB_X40_Y5_N10  ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; network:network_inst|arp:arp_inst|state.ST_RX                                                                                                                                ; FF_X38_Y5_N27      ; 13      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; network:network_inst|arp:arp_inst|tx_active                                                                                                                                  ; LCCOMB_X45_Y7_N0   ; 11      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; network:network_inst|arp:arp_inst|tx_byte_no[4]~15                                                                                                                           ; LCCOMB_X46_Y7_N8   ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; network:network_inst|dhcp:dhcp_inst|Selector20~4                                                                                                                             ; LCCOMB_X32_Y8_N10  ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; network:network_inst|dhcp:dhcp_inst|Selector21~5                                                                                                                             ; LCCOMB_X31_Y7_N22  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; network:network_inst|dhcp:dhcp_inst|Selector28~0                                                                                                                             ; LCCOMB_X36_Y7_N4   ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; network:network_inst|dhcp:dhcp_inst|Selector31~0                                                                                                                             ; LCCOMB_X36_Y7_N0   ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; network:network_inst|dhcp:dhcp_inst|always1~0                                                                                                                                ; LCCOMB_X28_Y3_N26  ; 18      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; network:network_inst|dhcp:dhcp_inst|ip_accept[7]~3                                                                                                                           ; LCCOMB_X27_Y3_N20  ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; network:network_inst|dhcp:dhcp_inst|is_renewal~0                                                                                                                             ; LCCOMB_X28_Y3_N0   ; 81      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; network:network_inst|dhcp:dhcp_inst|lease[16]~9                                                                                                                              ; LCCOMB_X24_Y5_N16  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; network:network_inst|dhcp:dhcp_inst|lease[1]~10                                                                                                                              ; LCCOMB_X24_Y8_N20  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; network:network_inst|dhcp:dhcp_inst|lease[24]~8                                                                                                                              ; LCCOMB_X24_Y5_N30  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; network:network_inst|dhcp:dhcp_inst|lease[8]~11                                                                                                                              ; LCCOMB_X24_Y7_N2   ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; network:network_inst|dhcp:dhcp_inst|option[0]~3                                                                                                                              ; LCCOMB_X25_Y4_N14  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; network:network_inst|dhcp:dhcp_inst|option[8]~2                                                                                                                              ; LCCOMB_X28_Y4_N12  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; network:network_inst|dhcp:dhcp_inst|rx_byte_no[3]                                                                                                                            ; FF_X27_Y2_N17      ; 46      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; network:network_inst|dhcp:dhcp_inst|skip[0]~16                                                                                                                               ; LCCOMB_X26_Y2_N4   ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; network:network_inst|dhcp:dhcp_inst|state.DHCPSEND                                                                                                                           ; FF_X32_Y8_N13      ; 28      ; Clock enable, Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; network:network_inst|dhcp:dhcp_inst|target_mac[15]~5                                                                                                                         ; LCCOMB_X28_Y5_N14  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; network:network_inst|dhcp:dhcp_inst|target_mac[23]~4                                                                                                                         ; LCCOMB_X26_Y5_N28  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; network:network_inst|dhcp:dhcp_inst|target_mac[31]~3                                                                                                                         ; LCCOMB_X27_Y5_N26  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; network:network_inst|dhcp:dhcp_inst|target_mac[39]~2                                                                                                                         ; LCCOMB_X29_Y5_N30  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; network:network_inst|dhcp:dhcp_inst|target_mac[47]~1                                                                                                                         ; LCCOMB_X29_Y5_N18  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; network:network_inst|dhcp:dhcp_inst|target_mac[7]~0                                                                                                                          ; LCCOMB_X28_Y5_N18  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; network:network_inst|dhcp:dhcp_inst|temp_ip_accept[15]~5                                                                                                                     ; LCCOMB_X30_Y5_N6   ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; network:network_inst|dhcp:dhcp_inst|temp_ip_accept[23]~6                                                                                                                     ; LCCOMB_X30_Y5_N10  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; network:network_inst|dhcp:dhcp_inst|temp_ip_accept[31]~4                                                                                                                     ; LCCOMB_X29_Y6_N4   ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; network:network_inst|dhcp:dhcp_inst|temp_ip_accept[7]~7                                                                                                                      ; LCCOMB_X26_Y4_N20  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; network:network_inst|dhcp:dhcp_inst|tx_data[5]~27                                                                                                                            ; LCCOMB_X30_Y7_N26  ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; network:network_inst|dhcp:dhcp_inst|xid_sum[15]~33                                                                                                                           ; LCCOMB_X31_Y8_N24  ; 15      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; network:network_inst|dhcp_renew_timer[0]~58                                                                                                                                  ; LCCOMB_X23_Y8_N10  ; 18      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; network:network_inst|dhcp_renew_timer[17]~52                                                                                                                                 ; LCCOMB_X23_Y8_N4   ; 18      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; network:network_inst|dhcp_seconds_timer[0]~0                                                                                                                                 ; LCCOMB_X26_Y8_N20  ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; network:network_inst|dhcp_timer[0]~32                                                                                                                                        ; LCCOMB_X24_Y6_N10  ; 22      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; network:network_inst|dhcp_timer[8]~27                                                                                                                                        ; LCCOMB_X25_Y8_N22  ; 22      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; network:network_inst|icmp:icmp_inst|Selector42~0                                                                                                                             ; LCCOMB_X34_Y3_N30  ; 87      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; network:network_inst|icmp:icmp_inst|icmp_fifo:icmp_fifo_inst|dcfifo:dcfifo_component|dcfifo_dqo1:auto_generated|valid_rdreq~1                                                ; LCCOMB_X32_Y9_N26  ; 20      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; network:network_inst|icmp:icmp_inst|icmp_fifo:icmp_fifo_inst|dcfifo:dcfifo_component|dcfifo_dqo1:auto_generated|valid_wrreq~0                                                ; LCCOMB_X31_Y9_N14  ; 20      ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; network:network_inst|icmp:icmp_inst|length[0]~42                                                                                                                             ; LCCOMB_X31_Y2_N8   ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; network:network_inst|icmp:icmp_inst|state.ST_IDLE                                                                                                                            ; FF_X32_Y2_N1       ; 114     ; Async. clear                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; network:network_inst|icmp:icmp_inst|state.ST_PAYLOAD                                                                                                                         ; FF_X32_Y2_N9       ; 62      ; Sync. clear, Sync. load                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; network:network_inst|icmp:icmp_inst|sum[2]~1                                                                                                                                 ; LCCOMB_X34_Y2_N14  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; network:network_inst|icmp:icmp_inst|sum[9]~0                                                                                                                                 ; LCCOMB_X32_Y2_N6   ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; network:network_inst|ip_recv:ip_recv_inst|byte_no[10]~17                                                                                                                     ; LCCOMB_X32_Y3_N30  ; 11      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; network:network_inst|ip_recv:ip_recv_inst|header_len[2]~0                                                                                                                    ; LCCOMB_X28_Y3_N30  ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; network:network_inst|ip_recv:ip_recv_inst|packet_len[10]~1                                                                                                                   ; LCCOMB_X29_Y3_N24  ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; network:network_inst|ip_recv:ip_recv_inst|packet_len[7]~0                                                                                                                    ; LCCOMB_X29_Y3_N30  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; network:network_inst|ip_recv:ip_recv_inst|remote_ip[0]~0                                                                                                                     ; LCCOMB_X30_Y3_N0   ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; network:network_inst|ip_recv:ip_recv_inst|state.ST_IDLE                                                                                                                      ; FF_X28_Y3_N17      ; 15      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; network:network_inst|ip_recv:ip_recv_inst|temp_remote_ip[0]~4                                                                                                                ; LCCOMB_X29_Y3_N26  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; network:network_inst|ip_recv:ip_recv_inst|temp_remote_ip[16]~3                                                                                                               ; LCCOMB_X30_Y3_N2   ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; network:network_inst|ip_recv:ip_recv_inst|temp_remote_ip[24]~1                                                                                                               ; LCCOMB_X29_Y3_N18  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; network:network_inst|ip_recv:ip_recv_inst|temp_remote_ip[8]~2                                                                                                                ; LCCOMB_X29_Y3_N4   ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; network:network_inst|ip_recv:ip_recv_inst|to_ip[15]~1                                                                                                                        ; LCCOMB_X30_Y3_N18  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; network:network_inst|ip_recv:ip_recv_inst|to_ip[23]~2                                                                                                                        ; LCCOMB_X30_Y3_N24  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; network:network_inst|ip_recv:ip_recv_inst|to_ip[31]~3                                                                                                                        ; LCCOMB_X34_Y3_N0   ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; network:network_inst|ip_recv:ip_recv_inst|to_ip[7]~0                                                                                                                         ; LCCOMB_X34_Y3_N16  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; network:network_inst|ip_send:ip_send_inst|active                                                                                                                             ; LCCOMB_X44_Y9_N4   ; 64      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; network:network_inst|ip_send:ip_send_inst|byte_no[1]~15                                                                                                                      ; LCCOMB_X43_Y6_N14  ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; network:network_inst|ip_tx_enable                                                                                                                                            ; LCCOMB_X35_Y8_N12  ; 123     ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; network:network_inst|local_ip[7]~6                                                                                                                                           ; LCCOMB_X26_Y8_N16  ; 31      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; network:network_inst|mac_recv:mac_recv_inst|remote_mac[44]~2                                                                                                                 ; LCCOMB_X32_Y1_N14  ; 48      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; network:network_inst|mac_recv:mac_recv_inst|temp_remote_mac[44]~0                                                                                                            ; LCCOMB_X39_Y1_N8   ; 48      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; network:network_inst|mac_send:mac_send_inst|active~1                                                                                                                         ; LCCOMB_X46_Y8_N6   ; 122     ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; network:network_inst|mac_send:mac_send_inst|byte_no[1]~9                                                                                                                     ; LCCOMB_X47_Y8_N8   ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; network:network_inst|mac_send:mac_send_inst|shift_reg[60]~110                                                                                                                ; LCCOMB_X46_Y7_N30  ; 63      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; network:network_inst|mac_tx_enable                                                                                                                                           ; LCCOMB_X46_Y8_N30  ; 15      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; network:network_inst|phy_cfg:phy_cfg_inst|mdio:mdio_inst|mdio_high_z                                                                                                         ; FF_X23_Y4_N29      ; 2       ; Output enable                                       ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; network:network_inst|phy_cfg:phy_cfg_inst|mdio:mdio_inst|state.ST_IDLE                                                                                                       ; FF_X23_Y4_N5       ; 16      ; Sync. clear, Sync. load                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; network:network_inst|phy_cfg:phy_cfg_inst|mdio:mdio_inst|state.ST_READING                                                                                                    ; FF_X23_Y4_N21      ; 13      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; network:network_inst|phy_cfg:phy_cfg_inst|speed[1]~0                                                                                                                         ; LCCOMB_X23_Y4_N22  ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; network:network_inst|phy_cfg:phy_cfg_inst|word_no[0]~1                                                                                                                       ; LCCOMB_X23_Y4_N6   ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; network:network_inst|rgmii_rx_active                                                                                                                                         ; FF_X28_Y3_N31      ; 21      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; network:network_inst|rgmii_send:rgmii_send_inst|bytes_left[2]~4                                                                                                              ; LCCOMB_X47_Y9_N18  ; 4       ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; network:network_inst|speed_1gb_i                                                                                                                                             ; FF_X24_Y6_N15      ; 3       ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; network:network_inst|sync:sync_inst2|sync_chain[0]                                                                                                                           ; FF_X38_Y7_N27      ; 77      ; Clock enable, Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; network:network_inst|tx_protocol~10                                                                                                                                          ; LCCOMB_X36_Y9_N8   ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; network:network_inst|udp_recv:udp_recv_inst|byte_no[10]~21                                                                                                                   ; LCCOMB_X28_Y7_N10  ; 11      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; network:network_inst|udp_recv:udp_recv_inst|packet_len[10]~1                                                                                                                 ; LCCOMB_X27_Y7_N26  ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; network:network_inst|udp_recv:udp_recv_inst|packet_len[7]~0                                                                                                                  ; LCCOMB_X27_Y7_N10  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; network:network_inst|udp_recv:udp_recv_inst|remote_port[12]~0                                                                                                                ; LCCOMB_X28_Y3_N12  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; network:network_inst|udp_recv:udp_recv_inst|remote_port[4]~1                                                                                                                 ; LCCOMB_X28_Y7_N22  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; network:network_inst|udp_recv:udp_recv_inst|state.PORT                                                                                                                       ; FF_X28_Y7_N7       ; 14      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; network:network_inst|udp_recv:udp_recv_inst|to_port[0]~0                                                                                                                     ; LCCOMB_X27_Y7_N28  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; network:network_inst|udp_recv:udp_recv_inst|to_port[8]~1                                                                                                                     ; LCCOMB_X27_Y7_N6   ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; network:network_inst|udp_recv:udp_recv_inst|udp_destination_mac[44]~1                                                                                                        ; LCCOMB_X28_Y7_N12  ; 96      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; network:network_inst|udp_send:udp_send_inst|active~0                                                                                                                         ; LCCOMB_X35_Y8_N4   ; 31      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; network:network_inst|udp_send:udp_send_inst|byte_no[11]~50                                                                                                                   ; LCCOMB_X36_Y9_N16  ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; network:network_inst|udp_tx_enable~0                                                                                                                                         ; LCCOMB_X36_Y9_N6   ; 66      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; phy_clk125                                                                                                                                                                   ; PIN_52             ; 1       ; Clock                                               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; phy_rx_clk                                                                                                                                                                   ; PIN_53             ; 2       ; Clock                                               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; radio:radio_i|CicInterpM5:in2|Equal0~2                                                                                                                                       ; LCCOMB_X11_Y5_N4   ; 469     ; Clock enable, Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; radio:radio_i|FirInterp8_1024:fi|Rmult[13]~0                                                                                                                                 ; LCCOMB_X12_Y3_N12  ; 96      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; radio:radio_i|FirInterp8_1024:fi|Selector1~0                                                                                                                                 ; LCCOMB_X12_Y3_N26  ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; radio:radio_i|FirInterp8_1024:fi|WideOr10~0                                                                                                                                  ; LCCOMB_X12_Y3_N16  ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; radio:radio_i|FirInterp8_1024:fi|raddr[0]~10                                                                                                                                 ; LCCOMB_X15_Y3_N4   ; 14      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; radio:radio_i|FirInterp8_1024:fi|req                                                                                                                                         ; FF_X15_Y3_N29      ; 35      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; radio:radio_i|FirInterp8_1024:fi|rstate.rDone                                                                                                                                ; FF_X12_Y1_N29      ; 44      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; radio:radio_i|FirInterp8_1024:fi|rstate.rEnd1                                                                                                                                ; FF_X15_Y3_N27      ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; radio:radio_i|FirInterp8_1024:fi|rstate.rRun                                                                                                                                 ; FF_X12_Y3_N21      ; 100     ; Sync. clear, Sync. load                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; radio:radio_i|FirInterp8_1024:fi|rstate.rWait                                                                                                                                ; FF_X15_Y3_N3       ; 18      ; Sync. clear, Sync. load                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; radio:radio_i|FirInterp8_1024:fi|we                                                                                                                                          ; FF_X15_Y3_N1       ; 2       ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; radio:radio_i|cmd_state.CMD_FREQ2                                                                                                                                            ; FF_X16_Y15_N9      ; 39      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; radio:radio_i|cpl_cordic:cordic_inst|Equal0~10                                                                                                                               ; LCCOMB_X12_Y21_N8  ; 32      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; radio:radio_i|cpl_cordic:cordic_inst|Z[0][18]                                                                                                                                ; FF_X10_Y19_N23     ; 55      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; radio:radio_i|cpl_cordic:cordic_inst|Z[13][6]                                                                                                                                ; FF_X21_Y31_N15     ; 24      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; radio:radio_i|cpl_cordic:cordic_inst|Z[14][5]                                                                                                                                ; FF_X25_Y31_N15     ; 22      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; radio:radio_i|cpl_cordic:cordic_inst|Z[1][18]                                                                                                                                ; FF_X11_Y19_N19     ; 59      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; radio:radio_i|cpl_cordic:cordic_inst|Z[2][17]                                                                                                                                ; FF_X10_Y19_N17     ; 57      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; radio:radio_i|cpl_cordic:cordic_inst|Z[3][16]                                                                                                                                ; FF_X10_Y21_N31     ; 55      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; radio:radio_i|cpl_cordic:cordic_inst|Z[6][13]                                                                                                                                ; FF_X11_Y28_N31     ; 42      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; radio:radio_i|cpl_cordic:cordic_inst|Z[7][12]                                                                                                                                ; FF_X12_Y31_N23     ; 40      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; radio:radio_i|cpl_cordic:cordic_inst|Z[8][11]                                                                                                                                ; FF_X15_Y31_N15     ; 38      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; radio:radio_i|cpl_cordic:cordic_inst|Z[9][10]                                                                                                                                ; FF_X17_Y31_N23     ; 36      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; radio:radio_i|cpl_cordic:cordic_inst|phase[30]                                                                                                                               ; FF_X12_Y19_N29     ; 37      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; radio:radio_i|last_chan[4]~2                                                                                                                                                 ; LCCOMB_X16_Y15_N12 ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|nco2:nco2_i|sincos:sincos_i|cos[18]                                                                                                    ; FF_X15_Y30_N1      ; 19      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|nco2:nco2_i|sincos:sincos_i|sin[18]                                                                                                    ; FF_X15_Y30_N3      ; 19      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|state                                                                                                                                  ; FF_X15_Y24_N9      ; 224     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; radio:radio_i|mix2:VNA1.mix2_0|nco2:nco2_i|sincos:sincos_i|cos[18]                                                                                                           ; FF_X12_Y28_N27     ; 19      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; radio:radio_i|mix2:VNA1.mix2_0|nco2:nco2_i|sincos:sincos_i|sin[18]                                                                                                           ; FF_X14_Y25_N27     ; 19      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|cic:cic_inst_I2|out_strobe                                                                                              ; FF_X49_Y27_N3      ; 2873    ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|Equal0~0                                                                                                   ; LCCOMB_X32_Y17_N0  ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|Iacc[19]~24                                                                                                ; LCCOMB_X32_Y21_N28 ; 192     ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|Rmult[17]~1                                                                                      ; LCCOMB_X38_Y17_N4  ; 392     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|always0~0                                                                                        ; LCCOMB_X32_Y21_N24 ; 200     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|caddr[5]~7                                                                                       ; LCCOMB_X37_Y17_N26 ; 21      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|we                                                                                               ; FF_X37_Y17_N23     ; 422     ; Clock enable, Sync. clear, Sync. load, Write enable ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|counter[1]~23                                                                                    ; LCCOMB_X36_Y23_N28 ; 21      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|we                                                                                               ; FF_X36_Y23_N27     ; 422     ; Clock enable, Sync. clear, Sync. load, Write enable ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|Iaccum[10]~25                                                                                    ; LCCOMB_X40_Y23_N8  ; 392     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|counter[1]~23                                                                                    ; LCCOMB_X41_Y23_N24 ; 21      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|we                                                                                               ; FF_X40_Y23_N3      ; 422     ; Clock enable, Sync. clear, Sync. load, Write enable ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|caddr[3]~7                                                                                       ; LCCOMB_X20_Y21_N24 ; 21      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|we                                                                                               ; FF_X23_Y21_N9      ; 422     ; Clock enable, Sync. clear, Sync. load, Write enable ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|wstate[3]~1                                                                                                ; LCCOMB_X32_Y21_N8  ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|varcic:varcic_inst_I1|Equal0~7                                                                                          ; LCCOMB_X38_Y15_N28 ; 16      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|varcic:varcic_inst_I1|out_strobe                                                                                        ; FF_X38_Y15_N27     ; 3356    ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:DH|Rmult[26]~1                                                                                      ; LCCOMB_X19_Y21_N30 ; 392     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:AE|reg_q[17]~0                                                                                                ; LCCOMB_X37_Y17_N28 ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:BF|Imult[11]~1                                                                                                ; LCCOMB_X37_Y23_N4  ; 392     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:BF|reg_q[17]~0                                                                                                ; LCCOMB_X36_Y23_N30 ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:CG|reg_q[17]~0                                                                                                ; LCCOMB_X40_Y23_N10 ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:DH|reg_q[17]~0                                                                                                ; LCCOMB_X20_Y21_N0  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; radio:radio_i|rx_phase[0][31]~2                                                                                                                                              ; LCCOMB_X17_Y15_N2  ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; radio:radio_i|rx_phase[1][31]~35                                                                                                                                             ; LCCOMB_X16_Y15_N24 ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; radio:radio_i|rx_phase[2][31]~38                                                                                                                                             ; LCCOMB_X16_Y15_N20 ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; radio:radio_i|rx_phase[3][31]~37                                                                                                                                             ; LCCOMB_X16_Y15_N30 ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; radio:radio_i|tx_phase0[31]~0                                                                                                                                                ; LCCOMB_X17_Y15_N0  ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; radio:radio_i|vna                                                                                                                                                            ; FF_X16_Y21_N31     ; 112     ; Clock enable, Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; radio:radio_i|vna_scanner:VNA1.rx_vna|Tx_frequency_out[8]~3                                                                                                                  ; LCCOMB_X19_Y19_N14 ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; radio:radio_i|vna_scanner:VNA1.rx_vna|data_counter[0]~12                                                                                                                     ; LCCOMB_X27_Y20_N18 ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; radio:radio_i|vna_scanner:VNA1.rx_vna|vna_Q[24]~28                                                                                                                           ; LCCOMB_X18_Y20_N10 ; 56      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; radio:radio_i|vna_scanner:VNA1.rx_vna|vna_decimation[3]~0                                                                                                                    ; LCCOMB_X27_Y20_N22 ; 15      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; radio:radio_i|vna_scanner:VNA1.rx_vna|vna_state.VNA_CHANGE_FREQ                                                                                                              ; FF_X27_Y20_N21     ; 54      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; radio:radio_i|vna_scanner:VNA1.rx_vna|vna_state.VNA_WAIT_STABILIZE                                                                                                           ; FF_X27_Y20_N17     ; 86      ; Sync. clear, Sync. load                             ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; radio:radio_i|vna_scanner:VNA1.rx_vna|vna_state~23                                                                                                                           ; LCCOMB_X27_Y20_N28 ; 49      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; radio:radio_i|vna_scanner:VNA1.rx_vna|vna_state~31                                                                                                                           ; LCCOMB_X27_Y20_N12 ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; radio:radio_i|vna~2                                                                                                                                                          ; LCCOMB_X16_Y15_N18 ; 17      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; remote_update_app:remote_update_app_i|altera_remote_update_core:remote_update_core|rublock_clock~0                                                                           ; PLL_4              ; 938     ; Clock                                               ; yes    ; Global Clock         ; GCLK18           ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; rffe_ad9866_clk76p8                                                                                                                                                          ; PIN_126            ; 1       ; Clock                                               ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; sync:sync_inst2|sync_chain[0]                                                                                                                                                ; FF_X24_Y10_N3      ; 165     ; Clock enable, Sync. clear                           ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; sync_pulse:syncio_rqst_io|sig_out                                                                                                                                            ; LCCOMB_X17_Y9_N6   ; 44      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; usbs_fifo:usbs_fifo_i|dcfifo:fifo_i|dcfifo_svh1:auto_generated|valid_rdreq~0                                                                                                 ; LCCOMB_X34_Y12_N0  ; 23      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; usbs_fifo:usbs_fifo_i|dcfifo:fifo_i|dcfifo_svh1:auto_generated|valid_wrreq~0                                                                                                 ; LCCOMB_X32_Y12_N4  ; 24      ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_bdj1:auto_generated|valid_rdreq~0                                                                                                 ; LCCOMB_X25_Y12_N26 ; 21      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_bdj1:auto_generated|valid_wrreq~0                                                                                                 ; LCCOMB_X23_Y16_N20 ; 21      ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; usopenhpsdr1:usopenhpsdr1_i|Selector53~2                                                                                                                                     ; LCCOMB_X29_Y11_N6  ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; usopenhpsdr1:usopenhpsdr1_i|WideOr14~0                                                                                                                                       ; LCCOMB_X32_Y11_N0  ; 11      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; usopenhpsdr1:usopenhpsdr1_i|WideOr18                                                                                                                                         ; LCCOMB_X29_Y11_N16 ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; usopenhpsdr1:usopenhpsdr1_i|WideOr21~1                                                                                                                                       ; LCCOMB_X27_Y12_N26 ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; usopenhpsdr1:usopenhpsdr1_i|bs_cnt[5]~1                                                                                                                                      ; LCCOMB_X24_Y9_N24  ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; usopenhpsdr1:usopenhpsdr1_i|ep4_seq_no[14]~1                                                                                                                                 ; LCCOMB_X28_Y9_N24  ; 30      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; usopenhpsdr1:usopenhpsdr1_i|ep4_seq_no[1]~8                                                                                                                                  ; LCCOMB_X28_Y10_N8  ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; usopenhpsdr1:usopenhpsdr1_i|ep6_seq_no[24]~74                                                                                                                                ; LCCOMB_X24_Y10_N6  ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; usopenhpsdr1:usopenhpsdr1_i|round_bytes_next~0                                                                                                                               ; LCCOMB_X30_Y10_N16 ; 7       ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; usopenhpsdr1:usopenhpsdr1_i|set_bs_cnt[6]~6                                                                                                                                  ; LCCOMB_X20_Y12_N8  ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; usopenhpsdr1:usopenhpsdr1_i|state.DISCOVER2                                                                                                                                  ; FF_X29_Y12_N11     ; 19      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; usopenhpsdr1:usopenhpsdr1_i|state.START                                                                                                                                      ; FF_X25_Y12_N13     ; 21      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; usopenhpsdr1:usopenhpsdr1_i|state.WIDE4                                                                                                                                      ; FF_X27_Y12_N31     ; 13      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; usopenhpsdr1:usopenhpsdr1_i|udp_tx_length[2]~3                                                                                                                               ; LCCOMB_X25_Y12_N6  ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+-----------------------------------------------------+--------+----------------------+------------------+---------------------------+---------------+---------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------+----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+---------------+---------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------+----------------+
; Name                                                                                               ; Location          ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ; Input Clock 0 ; Input Clock 1 ; Input Clock 2                                                                            ; Input Clock 3                                                                            ; Clock Select 0   ; Clock Select 1 ;
+----------------------------------------------------------------------------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+---------------+---------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------+----------------+
; ad9866pll:ad9866pll_inst|altpll:altpll_component|ad9866pll_altpll:auto_generated|wire_pll1_clk[0]  ; PLL_3             ; 10122   ; 109                                  ; Global Clock         ; GCLK13           ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; ad9866pll:ad9866pll_inst|altpll:altpll_component|ad9866pll_altpll:auto_generated|wire_pll1_clk[1]  ; PLL_3             ; 2403    ; 350                                  ; Global Clock         ; GCLK14           ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; altclkctrl:ethtxext_clkmux_i|altclkctrl_0hi:auto_generated|outclk                                  ; CLKCTRL_G19       ; 1       ; 0                                    ; Global Clock         ; GCLK19           ; VCC                       ; --            ; --            ; ethpll:ethpll_inst|altpll:altpll_component|ethpll_altpll:auto_generated|wire_pll1_clk[3] ; ethpll:ethpll_inst|altpll:altpll_component|ethpll_altpll:auto_generated|wire_pll1_clk[1] ; speed_1gb_clksel ; VCC            ;
; altclkctrl:ethtxint_clkmux_i|altclkctrl_0hi:auto_generated|outclk                                  ; CLKCTRL_G15       ; 1339    ; 17                                   ; Global Clock         ; GCLK15           ; VCC                       ; --            ; --            ; ethpll:ethpll_inst|altpll:altpll_component|ethpll_altpll:auto_generated|wire_pll1_clk[4] ; ethpll:ethpll_inst|altpll:altpll_component|ethpll_altpll:auto_generated|wire_pll1_clk[0] ; speed_1gb_clksel ; VCC            ;
; ethpll:ethpll_inst|altpll:altpll_component|ethpll_altpll:auto_generated|wire_pll1_clk[0]           ; PLL_4             ; 10      ; 0                                    ; Global Clock         ; GCLK17           ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; ethup                                                                                              ; LCCOMB_X24_Y10_N2 ; 2       ; 0                                    ; Global Clock         ; GCLK16           ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
; remote_update_app:remote_update_app_i|altera_remote_update_core:remote_update_core|rublock_clock~0 ; PLL_4             ; 938     ; 22                                   ; Global Clock         ; GCLK18           ; --                        ; --            ; --            ; --                                                                                       ; --                                                                                       ; --               ; --             ;
+----------------------------------------------------------------------------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+---------------+---------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------+----------------+


+-------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                 ;
+---------------------------------------------------------------------------------------+---------+
; Name                                                                                  ; Fan-Out ;
+---------------------------------------------------------------------------------------+---------+
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|varcic:varcic_inst_I1|out_strobe ; 3356    ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|cic:cic_inst_I2|out_strobe       ; 2873    ;
; clock_ethrxint                                                                        ; 1263    ;
+---------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+--------------------------------------------+------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; Name                                                                                                                                                               ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF                                        ; Location                                                                                                               ; Mixed Width RDW Mode ; Port A RDW Mode        ; Port B RDW Mode        ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+--------------------------------------------+------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; asmi_fifo:asmi_fifo_i|dcfifo:dcfifo_component|dcfifo_pih1:auto_generated|altsyncram_av61:fifo_ram|ALTSYNCRAM                                                       ; AUTO ; Simple Dual Port ; Dual Clocks  ; 1024         ; 8            ; 1024         ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 8192  ; 1024                        ; 8                           ; 1024                        ; 8                           ; 8192                ; 1    ; None                                       ; M9K_X22_Y1_N0                                                                                                          ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; asmi_interface:asmi_interface_i|asmi_asmi_parallel_0:asmi_inst|scfifo:scfifo3|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|altsyncram_2lm1:FIFOram|ALTSYNCRAM     ; AUTO ; Simple Dual Port ; Single Clock ; 258          ; 8            ; 258          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 2064  ; 258                         ; 8                           ; 258                         ; 8                           ; 2064                ; 1    ; None                                       ; M9K_X22_Y8_N0                                                                                                          ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; dsiq_fifo:dsiq_fifo_i|dcfifo_mixed_widths:fifo_i|dcfifo_92i1:auto_generated|altsyncram_4qu:fifo_ram|ALTSYNCRAM                                                     ; AUTO ; Simple Dual Port ; Dual Clocks  ; 8192         ; 8            ; 2048         ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 65536 ; 8192                        ; 8                           ; 2048                        ; 32                          ; 65536               ; 8    ; None                                       ; M9K_X33_Y5_N0, M9K_X33_Y1_N0, M9K_X22_Y3_N0, M9K_X22_Y4_N0, M9K_X33_Y4_N0, M9K_X22_Y2_N0, M9K_X33_Y2_N0, M9K_X33_Y3_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; network:network_inst|icmp:icmp_inst|icmp_fifo:icmp_fifo_inst|dcfifo:dcfifo_component|dcfifo_dqo1:auto_generated|altsyncram_uj61:fifo_ram|ALTSYNCRAM                ; M9K  ; Simple Dual Port ; Dual Clocks  ; 1024         ; 8            ; 1024         ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 8192  ; 1024                        ; 8                           ; 1024                        ; 8                           ; 8192                ; 1    ; None                                       ; M9K_X33_Y9_N0                                                                                                          ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; radio:radio_i|FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_qin1:auto_generated|ALTSYNCRAM                                      ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 36           ; 128          ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 4608  ; 128                         ; 36                          ; 128                         ; 36                          ; 4608                ; 1    ; None                                       ; M9K_X22_Y5_N0                                                                                                          ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; radio:radio_i|FirInterp8_1024:fi|firromI_1024:rom|altsyncram:altsyncram_component|altsyncram_8j91:auto_generated|ALTSYNCRAM                                        ; AUTO ; ROM              ; Single Clock ; 1024         ; 18           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 18432 ; 1024                        ; 18                          ; --                          ; --                          ; 18432               ; 2    ; coefI8_1024.mif                            ; M9K_X22_Y7_N0, M9K_X22_Y6_N0                                                                                           ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|nco2:nco2_i|sincos:sincos_i|coarserom:coarserom_i|altsyncram:rom_rtl_0|altsyncram_u371:auto_generated|ALTSYNCRAM             ; AUTO ; ROM              ; Single Clock ; 256          ; 36           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 9216  ; 256                         ; 36                          ; --                          ; --                          ; 9216                ; 1    ; db/hl2b5up.ram0_coarserom_cf92808f.hdl.mif ; M9K_X22_Y32_N0                                                                                                         ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; radio:radio_i|mix2:VNA1.mix2_0|nco2:nco2_i|sincos:sincos_i|coarserom:coarserom_i|altsyncram:rom_rtl_0|altsyncram_u371:auto_generated|ALTSYNCRAM                    ; AUTO ; ROM              ; Single Clock ; 256          ; 36           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 9216  ; 256                         ; 36                          ; --                          ; --                          ; 9216                ; 1    ; db/hl2b5up.ram0_coarserom_cf92808f.hdl.mif ; M9K_X22_Y30_N0                                                                                                         ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 36           ; 256          ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 9216  ; 256                         ; 36                          ; 256                         ; 36                          ; 9216                ; 2    ; None                                       ; M9K_X33_Y18_N0, M9K_X33_Y19_N0                                                                                         ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|firromH:rom|altsyncram:altsyncram_component|altsyncram_kd91:auto_generated|ALTSYNCRAM  ; AUTO ; ROM              ; Single Clock ; 256          ; 18           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 4608  ; 256                         ; 18                          ; --                          ; --                          ; 4608                ; 1    ; coefL4AE.mif                               ; M9K_X33_Y16_N0                                                                                                         ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 36           ; 256          ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 9216  ; 256                         ; 36                          ; 256                         ; 36                          ; 9216                ; 2    ; None                                       ; M9K_X33_Y20_N0, M9K_X33_Y26_N0                                                                                         ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|firromH:rom|altsyncram:altsyncram_component|altsyncram_md91:auto_generated|ALTSYNCRAM  ; AUTO ; ROM              ; Single Clock ; 256          ; 18           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 4608  ; 256                         ; 18                          ; --                          ; --                          ; 4608                ; 1    ; coefL4BF.mif                               ; M9K_X33_Y23_N0                                                                                                         ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 36           ; 256          ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 9216  ; 256                         ; 36                          ; 256                         ; 36                          ; 9216                ; 2    ; None                                       ; M9K_X33_Y21_N0, M9K_X33_Y22_N0                                                                                         ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|firromH:rom|altsyncram:altsyncram_component|altsyncram_od91:auto_generated|ALTSYNCRAM  ; AUTO ; ROM              ; Single Clock ; 256          ; 18           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 4608  ; 256                         ; 18                          ; --                          ; --                          ; 4608                ; 1    ; coefL4CG.mif                               ; M9K_X33_Y24_N0                                                                                                         ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 36           ; 256          ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 9216  ; 256                         ; 36                          ; 256                         ; 36                          ; 9216                ; 2    ; None                                       ; M9K_X22_Y20_N0, M9K_X22_Y24_N0                                                                                         ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|firromH:rom|altsyncram:altsyncram_component|altsyncram_qd91:auto_generated|ALTSYNCRAM  ; AUTO ; ROM              ; Single Clock ; 256          ; 18           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 4608  ; 256                         ; 18                          ; --                          ; --                          ; 4608                ; 1    ; coefL4DH.mif                               ; M9K_X22_Y21_N0                                                                                                         ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:AE|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 36           ; 256          ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 9216  ; 256                         ; 36                          ; 256                         ; 36                          ; 9216                ; 2    ; None                                       ; M9K_X33_Y19_N0, M9K_X33_Y17_N0                                                                                         ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:BF|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 36           ; 256          ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 9216  ; 256                         ; 36                          ; 256                         ; 36                          ; 9216                ; 2    ; None                                       ; M9K_X33_Y26_N0, M9K_X33_Y29_N0                                                                                         ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:CG|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 36           ; 256          ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 9216  ; 256                         ; 36                          ; 256                         ; 36                          ; 9216                ; 2    ; None                                       ; M9K_X33_Y22_N0, M9K_X33_Y30_N0                                                                                         ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:DH|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 36           ; 256          ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 9216  ; 256                         ; 36                          ; 256                         ; 36                          ; 9216                ; 2    ; None                                       ; M9K_X22_Y24_N0, M9K_X22_Y25_N0                                                                                         ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:AE|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 36           ; 256          ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 9216  ; 256                         ; 36                          ; 256                         ; 36                          ; 9216                ; 1    ; None                                       ; M9K_X33_Y14_N0                                                                                                         ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:BF|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 36           ; 256          ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 9216  ; 256                         ; 36                          ; 256                         ; 36                          ; 9216                ; 1    ; None                                       ; M9K_X33_Y15_N0                                                                                                         ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:CG|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 36           ; 256          ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 9216  ; 256                         ; 36                          ; 256                         ; 36                          ; 9216                ; 1    ; None                                       ; M9K_X22_Y17_N0                                                                                                         ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:DH|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 36           ; 256          ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 9216  ; 256                         ; 36                          ; 256                         ; 36                          ; 9216                ; 1    ; None                                       ; M9K_X22_Y16_N0                                                                                                         ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:AE|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ALTSYNCRAM           ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 36           ; 256          ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 9216  ; 256                         ; 36                          ; 256                         ; 36                          ; 9216                ; 2    ; None                                       ; M9K_X33_Y18_N0, M9K_X33_Y17_N0                                                                                         ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:BF|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ALTSYNCRAM           ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 36           ; 256          ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 9216  ; 256                         ; 36                          ; 256                         ; 36                          ; 9216                ; 2    ; None                                       ; M9K_X33_Y20_N0, M9K_X33_Y29_N0                                                                                         ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:CG|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ALTSYNCRAM           ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 36           ; 256          ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 9216  ; 256                         ; 36                          ; 256                         ; 36                          ; 9216                ; 2    ; None                                       ; M9K_X33_Y21_N0, M9K_X33_Y30_N0                                                                                         ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:DH|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ALTSYNCRAM           ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 36           ; 256          ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 9216  ; 256                         ; 36                          ; 256                         ; 36                          ; 9216                ; 2    ; None                                       ; M9K_X22_Y20_N0, M9K_X22_Y25_N0                                                                                         ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; usbs_fifo:usbs_fifo_i|dcfifo:fifo_i|dcfifo_svh1:auto_generated|altsyncram_5721:fifo_ram|ALTSYNCRAM                                                                 ; AUTO ; Simple Dual Port ; Dual Clocks  ; 2048         ; 12           ; 2048         ; 12           ; yes                    ; no                      ; yes                    ; no                      ; 24576 ; 2048                        ; 12                          ; 2048                        ; 12                          ; 24576               ; 3    ; None                                       ; M9K_X33_Y12_N0, M9K_X33_Y13_N0, M9K_X33_Y11_N0                                                                         ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_bdj1:auto_generated|altsyncram_f721:fifo_ram|ALTSYNCRAM                                                                 ; AUTO ; Simple Dual Port ; Dual Clocks  ; 1024         ; 27           ; 1024         ; 27           ; yes                    ; no                      ; yes                    ; no                      ; 27648 ; 1024                        ; 26                          ; 1024                        ; 26                          ; 26624               ; 3    ; None                                       ; M9K_X22_Y13_N0, M9K_X22_Y15_N0, M9K_X22_Y14_N0                                                                         ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+--------------------------------------------+------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |hermeslite|radio:radio_i|FirInterp8_1024:fi|firromI_1024:rom|altsyncram:altsyncram_component|altsyncram_8j91:auto_generated|ALTSYNCRAM                                                                                                                          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(111111111111110101) (777765) (262133) (3FFF5)    ;(111111111111110110) (777766) (262134) (3FFF6)   ;(111111111111111000) (777770) (262136) (3FFF8)   ;(111111111111111010) (777772) (262138) (3FFFA)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(000000000000000001) (1) (1) (01)   ;(000000000000000100) (4) (4) (04)   ;(000000000000000111) (7) (7) (07)   ;
;8;(000000000000001001) (11) (9) (09)    ;(000000000000001011) (13) (11) (0B)   ;(000000000000001011) (13) (11) (0B)   ;(000000000000001011) (13) (11) (0B)   ;(000000000000001001) (11) (9) (09)   ;(000000000000000111) (7) (7) (07)   ;(000000000000000100) (4) (4) (04)   ;(000000000000000001) (1) (1) (01)   ;
;16;(111111111111111101) (777775) (262141) (3FFFD)    ;(111111111111111010) (777772) (262138) (3FFFA)   ;(111111111111111000) (777770) (262136) (3FFF8)   ;(111111111111110110) (777766) (262134) (3FFF6)   ;(111111111111110101) (777765) (262133) (3FFF5)   ;(111111111111110101) (777765) (262133) (3FFF5)   ;(111111111111110110) (777766) (262134) (3FFF6)   ;(111111111111111000) (777770) (262136) (3FFF8)   ;
;24;(111111111111111010) (777772) (262138) (3FFFA)    ;(111111111111111101) (777775) (262141) (3FFFD)   ;(000000000000000001) (1) (1) (01)   ;(000000000000000100) (4) (4) (04)   ;(000000000000000111) (7) (7) (07)   ;(000000000000001010) (12) (10) (0A)   ;(000000000000001011) (13) (11) (0B)   ;(000000000000001100) (14) (12) (0C)   ;
;32;(000000000000001011) (13) (11) (0B)    ;(000000000000001010) (12) (10) (0A)   ;(000000000000000111) (7) (7) (07)   ;(000000000000000100) (4) (4) (04)   ;(000000000000000001) (1) (1) (01)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(111111111111111010) (777772) (262138) (3FFFA)   ;(111111111111110111) (777767) (262135) (3FFF7)   ;
;40;(111111111111110101) (777765) (262133) (3FFF5)    ;(111111111111110100) (777764) (262132) (3FFF4)   ;(111111111111110100) (777764) (262132) (3FFF4)   ;(111111111111110101) (777765) (262133) (3FFF5)   ;(111111111111110111) (777767) (262135) (3FFF7)   ;(111111111111111010) (777772) (262138) (3FFFA)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(000000000000000001) (1) (1) (01)   ;
;48;(000000000000000100) (4) (4) (04)    ;(000000000000001000) (10) (8) (08)   ;(000000000000001010) (12) (10) (0A)   ;(000000000000001011) (13) (11) (0B)   ;(000000000000001100) (14) (12) (0C)   ;(000000000000001011) (13) (11) (0B)   ;(000000000000001010) (12) (10) (0A)   ;(000000000000000111) (7) (7) (07)   ;
;56;(000000000000000100) (4) (4) (04)    ;(000000000000000001) (1) (1) (01)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(111111111111111010) (777772) (262138) (3FFFA)   ;(111111111111110111) (777767) (262135) (3FFF7)   ;(111111111111110101) (777765) (262133) (3FFF5)   ;(111111111111110100) (777764) (262132) (3FFF4)   ;(111111111111110100) (777764) (262132) (3FFF4)   ;
;64;(111111111111110101) (777765) (262133) (3FFF5)    ;(111111111111110111) (777767) (262135) (3FFF7)   ;(111111111111111010) (777772) (262138) (3FFFA)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(000000000000000001) (1) (1) (01)   ;(000000000000000101) (5) (5) (05)   ;(000000000000001000) (10) (8) (08)   ;(000000000000001010) (12) (10) (0A)   ;
;72;(000000000000001100) (14) (12) (0C)    ;(000000000000001101) (15) (13) (0D)   ;(000000000000001100) (14) (12) (0C)   ;(000000000000001011) (13) (11) (0B)   ;(000000000000001000) (10) (8) (08)   ;(000000000000000101) (5) (5) (05)   ;(000000000000000001) (1) (1) (01)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;
;80;(111111111111111001) (777771) (262137) (3FFF9)    ;(111111111111110110) (777766) (262134) (3FFF6)   ;(111111111111110100) (777764) (262132) (3FFF4)   ;(111111111111110011) (777763) (262131) (3FFF3)   ;(111111111111110011) (777763) (262131) (3FFF3)   ;(111111111111110100) (777764) (262132) (3FFF4)   ;(111111111111110110) (777766) (262134) (3FFF6)   ;(111111111111111001) (777771) (262137) (3FFF9)   ;
;88;(111111111111111101) (777775) (262141) (3FFFD)    ;(000000000000000001) (1) (1) (01)   ;(000000000000000101) (5) (5) (05)   ;(000000000000001000) (10) (8) (08)   ;(000000000000001011) (13) (11) (0B)   ;(000000000000001101) (15) (13) (0D)   ;(000000000000001110) (16) (14) (0E)   ;(000000000000001101) (15) (13) (0D)   ;
;96;(000000000000001011) (13) (11) (0B)    ;(000000000000001001) (11) (9) (09)   ;(000000000000000101) (5) (5) (05)   ;(000000000000000001) (1) (1) (01)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(111111111111111001) (777771) (262137) (3FFF9)   ;(111111111111110110) (777766) (262134) (3FFF6)   ;(111111111111110011) (777763) (262131) (3FFF3)   ;
;104;(111111111111110010) (777762) (262130) (3FFF2)    ;(111111111111110010) (777762) (262130) (3FFF2)   ;(111111111111110011) (777763) (262131) (3FFF3)   ;(111111111111110101) (777765) (262133) (3FFF5)   ;(111111111111111001) (777771) (262137) (3FFF9)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(000000000000000001) (1) (1) (01)   ;(000000000000000101) (5) (5) (05)   ;
;112;(000000000000001001) (11) (9) (09)    ;(000000000000001100) (14) (12) (0C)   ;(000000000000001110) (16) (14) (0E)   ;(000000000000001111) (17) (15) (0F)   ;(000000000000001110) (16) (14) (0E)   ;(000000000000001101) (15) (13) (0D)   ;(000000000000001010) (12) (10) (0A)   ;(000000000000000110) (6) (6) (06)   ;
;120;(000000000000000001) (1) (1) (01)    ;(111111111111111101) (777775) (262141) (3FFFD)   ;(111111111111111000) (777770) (262136) (3FFF8)   ;(111111111111110101) (777765) (262133) (3FFF5)   ;(111111111111110010) (777762) (262130) (3FFF2)   ;(111111111111110000) (777760) (262128) (3FFF0)   ;(111111111111110000) (777760) (262128) (3FFF0)   ;(111111111111110001) (777761) (262129) (3FFF1)   ;
;128;(111111111111110100) (777764) (262132) (3FFF4)    ;(111111111111111000) (777770) (262136) (3FFF8)   ;(111111111111111100) (777774) (262140) (3FFFC)   ;(000000000000000001) (1) (1) (01)   ;(000000000000000110) (6) (6) (06)   ;(000000000000001010) (12) (10) (0A)   ;(000000000000001110) (16) (14) (0E)   ;(000000000000010000) (20) (16) (10)   ;
;136;(000000000000010001) (21) (17) (11)    ;(000000000000010000) (20) (16) (10)   ;(000000000000001110) (16) (14) (0E)   ;(000000000000001011) (13) (11) (0B)   ;(000000000000000111) (7) (7) (07)   ;(000000000000000010) (2) (2) (02)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(111111111111111000) (777770) (262136) (3FFF8)   ;
;144;(111111111111110011) (777763) (262131) (3FFF3)    ;(111111111111110000) (777760) (262128) (3FFF0)   ;(111111111111101110) (777756) (262126) (3FFEE)   ;(111111111111101110) (777756) (262126) (3FFEE)   ;(111111111111110000) (777760) (262128) (3FFF0)   ;(111111111111110010) (777762) (262130) (3FFF2)   ;(111111111111110110) (777766) (262134) (3FFF6)   ;(111111111111111011) (777773) (262139) (3FFFB)   ;
;152;(000000000000000001) (1) (1) (01)    ;(000000000000000110) (6) (6) (06)   ;(000000000000001011) (13) (11) (0B)   ;(000000000000001111) (17) (15) (0F)   ;(000000000000010010) (22) (18) (12)   ;(000000000000010011) (23) (19) (13)   ;(000000000000010011) (23) (19) (13)   ;(000000000000010000) (20) (16) (10)   ;
;160;(000000000000001101) (15) (13) (0D)    ;(000000000000001000) (10) (8) (08)   ;(000000000000000010) (2) (2) (02)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(111111111111110111) (777767) (262135) (3FFF7)   ;(111111111111110010) (777762) (262130) (3FFF2)   ;(111111111111101110) (777756) (262126) (3FFEE)   ;(111111111111101100) (777754) (262124) (3FFEC)   ;
;168;(111111111111101100) (777754) (262124) (3FFEC)    ;(111111111111101101) (777755) (262125) (3FFED)   ;(111111111111110000) (777760) (262128) (3FFF0)   ;(111111111111110100) (777764) (262132) (3FFF4)   ;(111111111111111010) (777772) (262138) (3FFFA)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000111) (7) (7) (07)   ;(000000000000001100) (14) (12) (0C)   ;
;176;(000000000000010001) (21) (17) (11)    ;(000000000000010101) (25) (21) (15)   ;(000000000000010110) (26) (22) (16)   ;(000000000000010110) (26) (22) (16)   ;(000000000000010011) (23) (19) (13)   ;(000000000000001111) (17) (15) (0F)   ;(000000000000001010) (12) (10) (0A)   ;(000000000000000011) (3) (3) (03)   ;
;184;(111111111111111100) (777774) (262140) (3FFFC)    ;(111111111111110110) (777766) (262134) (3FFF6)   ;(111111111111110000) (777760) (262128) (3FFF0)   ;(111111111111101100) (777754) (262124) (3FFEC)   ;(111111111111101001) (777751) (262121) (3FFE9)   ;(111111111111101000) (777750) (262120) (3FFE8)   ;(111111111111101001) (777751) (262121) (3FFE9)   ;(111111111111101101) (777755) (262125) (3FFED)   ;
;192;(111111111111110010) (777762) (262130) (3FFF2)    ;(111111111111111000) (777770) (262136) (3FFF8)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000111) (7) (7) (07)   ;(000000000000001110) (16) (14) (0E)   ;(000000000000010100) (24) (20) (14)   ;(000000000000011000) (30) (24) (18)   ;(000000000000011010) (32) (26) (1A)   ;
;200;(000000000000011010) (32) (26) (1A)    ;(000000000000010111) (27) (23) (17)   ;(000000000000010011) (23) (19) (13)   ;(000000000000001100) (14) (12) (0C)   ;(000000000000000101) (5) (5) (05)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(111111111111110101) (777765) (262133) (3FFF5)   ;(111111111111101110) (777756) (262126) (3FFEE)   ;
;208;(111111111111101000) (777750) (262120) (3FFE8)    ;(111111111111100101) (777745) (262117) (3FFE5)   ;(111111111111100011) (777743) (262115) (3FFE3)   ;(111111111111100101) (777745) (262117) (3FFE5)   ;(111111111111101001) (777751) (262121) (3FFE9)   ;(111111111111101111) (777757) (262127) (3FFEF)   ;(111111111111110110) (777766) (262134) (3FFF6)   ;(111111111111111111) (777777) (262143) (3FFFF)   ;
;216;(000000000000001000) (10) (8) (08)    ;(000000000000010000) (20) (16) (10)   ;(000000000000010111) (27) (23) (17)   ;(000000000000011100) (34) (28) (1C)   ;(000000000000011111) (37) (31) (1F)   ;(000000000000011111) (37) (31) (1F)   ;(000000000000011100) (34) (28) (1C)   ;(000000000000010111) (27) (23) (17)   ;
;224;(000000000000010000) (20) (16) (10)    ;(000000000000000111) (7) (7) (07)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(111111111111110011) (777763) (262131) (3FFF3)   ;(111111111111101010) (777752) (262122) (3FFEA)   ;(111111111111100011) (777743) (262115) (3FFE3)   ;(111111111111011111) (777737) (262111) (3FFDF)   ;(111111111111011101) (777735) (262109) (3FFDD)   ;
;232;(111111111111011110) (777736) (262110) (3FFDE)    ;(111111111111100011) (777743) (262115) (3FFE3)   ;(111111111111101010) (777752) (262122) (3FFEA)   ;(111111111111110011) (777763) (262131) (3FFF3)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(000000000000001000) (10) (8) (08)   ;(000000000000010011) (23) (19) (13)   ;(000000000000011100) (34) (28) (1C)   ;
;240;(000000000000100010) (42) (34) (22)    ;(000000000000100110) (46) (38) (26)   ;(000000000000100111) (47) (39) (27)   ;(000000000000100100) (44) (36) (24)   ;(000000000000011110) (36) (30) (1E)   ;(000000000000010101) (25) (21) (15)   ;(000000000000001010) (12) (10) (0A)   ;(111111111111111110) (777776) (262142) (3FFFE)   ;
;248;(111111111111110001) (777761) (262129) (3FFF1)    ;(111111111111100110) (777746) (262118) (3FFE6)   ;(111111111111011101) (777735) (262109) (3FFDD)   ;(111111111111010111) (777727) (262103) (3FFD7)   ;(111111111111010100) (777724) (262100) (3FFD4)   ;(111111111111010110) (777726) (262102) (3FFD6)   ;(111111111111011010) (777732) (262106) (3FFDA)   ;(111111111111100011) (777743) (262115) (3FFE3)   ;
;256;(111111111111101110) (777756) (262126) (3FFEE)    ;(111111111111111011) (777773) (262139) (3FFFB)   ;(000000000000001001) (11) (9) (09)   ;(000000000000010110) (26) (22) (16)   ;(000000000000100010) (42) (34) (22)   ;(000000000000101011) (53) (43) (2B)   ;(000000000000110000) (60) (48) (30)   ;(000000000000110001) (61) (49) (31)   ;
;264;(000000000000101110) (56) (46) (2E)    ;(000000000000100111) (47) (39) (27)   ;(000000000000011100) (34) (28) (1C)   ;(000000000000001110) (16) (14) (0E)   ;(111111111111111111) (777777) (262143) (3FFFF)   ;(111111111111101111) (777757) (262127) (3FFEF)   ;(111111111111100001) (777741) (262113) (3FFE1)   ;(111111111111010101) (777725) (262101) (3FFD5)   ;
;272;(111111111111001100) (777714) (262092) (3FFCC)    ;(111111111111001000) (777710) (262088) (3FFC8)   ;(111111111111001001) (777711) (262089) (3FFC9)   ;(111111111111001110) (777716) (262094) (3FFCE)   ;(111111111111011001) (777731) (262105) (3FFD9)   ;(111111111111100111) (777747) (262119) (3FFE7)   ;(111111111111110111) (777767) (262135) (3FFF7)   ;(000000000000001001) (11) (9) (09)   ;
;280;(000000000000011011) (33) (27) (1B)    ;(000000000000101010) (52) (42) (2A)   ;(000000000000110111) (67) (55) (37)   ;(000000000000111110) (76) (62) (3E)   ;(000000000001000001) (101) (65) (41)   ;(000000000000111110) (76) (62) (3E)   ;(000000000000110101) (65) (53) (35)   ;(000000000000100111) (47) (39) (27)   ;
;288;(000000000000010101) (25) (21) (15)    ;(000000000000000001) (1) (1) (01)   ;(111111111111101100) (777754) (262124) (3FFEC)   ;(111111111111011001) (777731) (262105) (3FFD9)   ;(111111111111001000) (777710) (262088) (3FFC8)   ;(111111111110111100) (777674) (262076) (3FFBC)   ;(111111111110110101) (777665) (262069) (3FFB5)   ;(111111111110110101) (777665) (262069) (3FFB5)   ;
;296;(111111111110111100) (777674) (262076) (3FFBC)    ;(111111111111001001) (777711) (262089) (3FFC9)   ;(111111111111011011) (777733) (262107) (3FFDB)   ;(111111111111110001) (777761) (262129) (3FFF1)   ;(000000000000001001) (11) (9) (09)   ;(000000000000100001) (41) (33) (21)   ;(000000000000110111) (67) (55) (37)   ;(000000000001001001) (111) (73) (49)   ;
;304;(000000000001010100) (124) (84) (54)    ;(000000000001011001) (131) (89) (59)   ;(000000000001010101) (125) (85) (55)   ;(000000000001001010) (112) (74) (4A)   ;(000000000000111000) (70) (56) (38)   ;(000000000000100000) (40) (32) (20)   ;(000000000000000101) (5) (5) (05)   ;(111111111111101000) (777750) (262120) (3FFE8)   ;
;312;(111111111111001100) (777714) (262092) (3FFCC)    ;(111111111110110100) (777664) (262068) (3FFB4)   ;(111111111110100010) (777642) (262050) (3FFA2)   ;(111111111110011000) (777630) (262040) (3FF98)   ;(111111111110010111) (777627) (262039) (3FF97)   ;(111111111110011111) (777637) (262047) (3FF9F)   ;(111111111110110000) (777660) (262064) (3FFB0)   ;(111111111111001001) (777711) (262089) (3FFC9)   ;
;320;(111111111111101000) (777750) (262120) (3FFE8)    ;(000000000000001010) (12) (10) (0A)   ;(000000000000101100) (54) (44) (2C)   ;(000000000001001100) (114) (76) (4C)   ;(000000000001100110) (146) (102) (66)   ;(000000000001111000) (170) (120) (78)   ;(000000000010000000) (200) (128) (80)   ;(000000000001111100) (174) (124) (7C)   ;
;328;(000000000001101101) (155) (109) (6D)    ;(000000000001010100) (124) (84) (54)   ;(000000000000110010) (62) (50) (32)   ;(000000000000001010) (12) (10) (0A)   ;(111111111111100000) (777740) (262112) (3FFE0)   ;(111111111110110111) (777667) (262071) (3FFB7)   ;(111111111110010010) (777622) (262034) (3FF92)   ;(111111111101110111) (777567) (262007) (3FF77)   ;
;336;(111111111101100110) (777546) (261990) (3FF66)    ;(111111111101100011) (777543) (261987) (3FF63)   ;(111111111101101110) (777556) (261998) (3FF6E)   ;(111111111110000111) (777607) (262023) (3FF87)   ;(111111111110101100) (777654) (262060) (3FFAC)   ;(111111111111011010) (777732) (262106) (3FFDA)   ;(000000000000001110) (16) (14) (0E)   ;(000000000001000010) (102) (66) (42)   ;
;344;(000000000001110011) (163) (115) (73)    ;(000000000010011100) (234) (156) (9C)   ;(000000000010111000) (270) (184) (B8)   ;(000000000011000101) (305) (197) (C5)   ;(000000000011000000) (300) (192) (C0)   ;(000000000010101001) (251) (169) (A9)   ;(000000000010000001) (201) (129) (81)   ;(000000000001001100) (114) (76) (4C)   ;
;352;(000000000000001101) (15) (13) (0D)    ;(111111111111001010) (777712) (262090) (3FFCA)   ;(111111111110001001) (777611) (262025) (3FF89)   ;(111111111101001111) (777517) (261967) (3FF4F)   ;(111111111100100100) (777444) (261924) (3FF24)   ;(111111111100001010) (777412) (261898) (3FF0A)   ;(111111111100000110) (777406) (261894) (3FF06)   ;(111111111100011010) (777432) (261914) (3FF1A)   ;
;360;(111111111101000011) (777503) (261955) (3FF43)    ;(111111111110000001) (777601) (262017) (3FF81)   ;(111111111111001101) (777715) (262093) (3FFCD)   ;(000000000000100010) (42) (34) (22)   ;(000000000001111001) (171) (121) (79)   ;(000000000011001000) (310) (200) (C8)   ;(000000000100001000) (410) (264) (108)   ;(000000000100110011) (463) (307) (133)   ;
;368;(000000000101000011) (503) (323) (143)    ;(000000000100110110) (466) (310) (136)   ;(000000000100001010) (412) (266) (10A)   ;(000000000011000011) (303) (195) (C3)   ;(000000000001100101) (145) (101) (65)   ;(111111111111111001) (777771) (262137) (3FFF9)   ;(111111111110001000) (777610) (262024) (3FF88)   ;(111111111100011100) (777434) (261916) (3FF1C)   ;
;376;(111111111011000000) (777300) (261824) (3FEC0)    ;(111111111001111110) (777176) (261758) (3FE7E)   ;(111111111001011101) (777135) (261725) (3FE5D)   ;(111111111001100010) (777142) (261730) (3FE62)   ;(111111111010010000) (777220) (261776) (3FE90)   ;(111111111011100011) (777343) (261859) (3FEE3)   ;(111111111101010111) (777527) (261975) (3FF57)   ;(111111111111100010) (777742) (262114) (3FFE2)   ;
;384;(000000000001110111) (167) (119) (77)    ;(000000000100001001) (411) (265) (109)   ;(000000000110001001) (611) (393) (189)   ;(000000000111101010) (752) (490) (1EA)   ;(000000001000100001) (1041) (545) (221)   ;(000000001000100110) (1046) (550) (226)   ;(000000000111110101) (765) (501) (1F5)   ;(000000000110010001) (621) (401) (191)   ;
;392;(000000000100000000) (400) (256) (100)    ;(000000000001001101) (115) (77) (4D)   ;(111111111110001000) (777610) (262024) (3FF88)   ;(111111111011000100) (777304) (261828) (3FEC4)   ;(111111111000010100) (777024) (261652) (3FE14)   ;(111111110110001011) (776613) (261515) (3FD8B)   ;(111111110100111000) (776470) (261432) (3FD38)   ;(111111110100100111) (776447) (261415) (3FD27)   ;
;400;(111111110101011101) (776535) (261469) (3FD5D)    ;(111111110111011001) (776731) (261593) (3FDD9)   ;(111111111010010100) (777224) (261780) (3FE94)   ;(111111111101111101) (777575) (262013) (3FF7D)   ;(000000000010000001) (201) (129) (81)   ;(000000000110000111) (607) (391) (187)   ;(000000001001110100) (1164) (628) (274)   ;(000000001100110001) (1461) (817) (331)   ;
;408;(000000001110100110) (1646) (934) (3A6)    ;(000000001111000100) (1704) (964) (3C4)   ;(000000001110000011) (1603) (899) (383)   ;(000000001011100100) (1344) (740) (2E4)   ;(000000000111110000) (760) (496) (1F0)   ;(000000000010111101) (275) (189) (BD)   ;(111111111101100100) (777544) (261988) (3FF64)   ;(111111111000001000) (777010) (261640) (3FE08)   ;
;416;(111111110011001010) (776312) (261322) (3FCCA)    ;(111111101111001110) (775716) (261070) (3FBCE)   ;(111111101100110000) (775460) (260912) (3FB30)   ;(111111101100000111) (775407) (260871) (3FB07)   ;(111111101101011101) (775535) (260957) (3FB5D)   ;(111111110000110010) (776062) (261170) (3FC32)   ;(111111110101110110) (776566) (261494) (3FD76)   ;(111111111100001111) (777417) (261903) (3FF0F)   ;
;424;(000000000011011001) (331) (217) (D9)    ;(000000001010100111) (1247) (679) (2A7)   ;(000000010001001010) (2112) (1098) (44A)   ;(000000010110010100) (2624) (1428) (594)   ;(000000011001011110) (3136) (1630) (65E)   ;(000000011010001100) (3214) (1676) (68C)   ;(000000011000001111) (3017) (1551) (60F)   ;(000000010011101011) (2353) (1259) (4EB)   ;
;432;(000000001100110100) (1464) (820) (334)    ;(000000000100001111) (417) (271) (10F)   ;(111111111010101110) (777256) (261806) (3FEAE)   ;(111111110001001100) (776114) (261196) (3FC4C)   ;(111111101000101010) (775052) (260650) (3FA2A)   ;(111111100010000100) (774204) (260228) (3F884)   ;(111111011110001100) (773614) (259980) (3F78C)   ;(111111011101101000) (773550) (259944) (3F768)   ;
;440;(111111100000100110) (774046) (260134) (3F826)    ;(111111100111000010) (774702) (260546) (3F9C2)   ;(111111110000011100) (776034) (261148) (3FC1C)   ;(111111111100000010) (777402) (261890) (3FF02)   ;(000000001000101101) (1055) (557) (22D)   ;(000000010101001110) (2516) (1358) (54E)   ;(000000100000001111) (4017) (2063) (80F)   ;(000000101000100000) (5040) (2592) (A20)   ;
;448;(000000101101000001) (5501) (2881) (B41)    ;(000000101101000100) (5504) (2884) (B44)   ;(000000101000010111) (5027) (2583) (A17)   ;(000000011111001001) (3711) (1993) (7C9)   ;(000000010010000101) (2205) (1157) (485)   ;(000000000010010110) (226) (150) (96)   ;(111111110001011010) (776132) (261210) (3FC5A)   ;(111111100001000000) (774100) (260160) (3F840)   ;
;456;(111111010010111001) (772271) (259257) (3F4B9)    ;(111111001000101100) (771054) (258604) (3F22C)   ;(111111000011101110) (770356) (258286) (3F0EE)   ;(111111000100110110) (770466) (258358) (3F136)   ;(111111001100010101) (771425) (258837) (3F315)   ;(111111011001110000) (773160) (259696) (3F670)   ;(111111101100000101) (775405) (260869) (3FB05)   ;(000000000001101011) (153) (107) (6B)   ;
;464;(000000011000011110) (3036) (1566) (61E)    ;(000000101110000110) (5606) (2950) (B86)   ;(000001000000001110) (10016) (4110) (100E)   ;(000001001100101001) (11451) (4905) (1329)   ;(000001010001101101) (12155) (5229) (146D)   ;(000001001110010111) (11627) (5015) (1397)   ;(000001000010011010) (10232) (4250) (109A)   ;(000000101110100010) (5642) (2978) (BA2)   ;
;472;(000000010100010100) (2424) (1300) (514)    ;(111111110110000101) (776605) (261509) (3FD85)   ;(111111010110110001) (772661) (259505) (3F5B1)   ;(111110111001101010) (767152) (257642) (3EE6A)   ;(111110100010000001) (764201) (256129) (3E881)   ;(111110010010101111) (762257) (255151) (3E4AF)   ;(111110001110000110) (761606) (254854) (3E386)   ;(111110010101011001) (762531) (255321) (3E559)   ;
;480;(111110101000110010) (765062) (256562) (3EA32)    ;(111111000111001001) (770711) (258505) (3F1C9)   ;(111111101110001010) (775612) (261002) (3FB8A)   ;(000000011010010111) (3227) (1687) (697)   ;(000001000111011111) (10737) (4575) (11DF)   ;(000001110000110100) (16064) (7220) (1C34)   ;(000010010001100101) (22145) (9317) (2465)   ;(000010100101100010) (24542) (10594) (2962)   ;
;488;(000010101001010101) (25125) (10837) (2A55)    ;(000010011010111101) (23275) (9917) (26BD)   ;(000001111010000111) (17207) (7815) (1E87)   ;(000001001000010101) (11025) (4629) (1215)   ;(000000001000111111) (1077) (575) (23F)   ;(111111000001010000) (770120) (258128) (3F050)   ;(111101110111101010) (756752) (253418) (3DDEA)   ;(111100110011101101) (746355) (249069) (3CCED)   ;
;496;(111011111101001110) (737516) (245582) (3BF4E)    ;(111011011011110011) (733363) (243443) (3B6F3)   ;(111011010110000000) (732600) (243072) (3B580)   ;(111011110000110111) (736067) (244791) (3BC37)   ;(111100101111010001) (745721) (248785) (3CBD1)   ;(111110010001101000) (762150) (255080) (3E468)   ;(000000010101101010) (2552) (1386) (56A)   ;(000010110110011011) (26633) (11675) (2D9B)   ;
;504;(000101101100100101) (55445) (23333) (5B25)    ;(001000101110110001) (105661) (35761) (8BB1)   ;(001011110010010101) (136225) (48277) (BC95)   ;(001110101011111011) (165373) (60155) (EAFB)   ;(010001010000011101) (212035) (70685) (1141D)   ;(010011010101110101) (232565) (79221) (13575)   ;(010100110011101111) (246357) (85231) (14CEF)   ;(010101100100001110) (254416) (88334) (1590E)   ;
;512;(010101100100001110) (254416) (88334) (1590E)    ;(010100110011101111) (246357) (85231) (14CEF)   ;(010011010101110101) (232565) (79221) (13575)   ;(010001010000011101) (212035) (70685) (1141D)   ;(001110101011111011) (165373) (60155) (EAFB)   ;(001011110010010101) (136225) (48277) (BC95)   ;(001000101110110001) (105661) (35761) (8BB1)   ;(000101101100100101) (55445) (23333) (5B25)   ;
;520;(000010110110011011) (26633) (11675) (2D9B)    ;(000000010101101010) (2552) (1386) (56A)   ;(111110010001101000) (762150) (255080) (3E468)   ;(111100101111010001) (745721) (248785) (3CBD1)   ;(111011110000110111) (736067) (244791) (3BC37)   ;(111011010110000000) (732600) (243072) (3B580)   ;(111011011011110011) (733363) (243443) (3B6F3)   ;(111011111101001110) (737516) (245582) (3BF4E)   ;
;528;(111100110011101101) (746355) (249069) (3CCED)    ;(111101110111101010) (756752) (253418) (3DDEA)   ;(111111000001010000) (770120) (258128) (3F050)   ;(000000001000111111) (1077) (575) (23F)   ;(000001001000010101) (11025) (4629) (1215)   ;(000001111010000111) (17207) (7815) (1E87)   ;(000010011010111101) (23275) (9917) (26BD)   ;(000010101001010101) (25125) (10837) (2A55)   ;
;536;(000010100101100010) (24542) (10594) (2962)    ;(000010010001100101) (22145) (9317) (2465)   ;(000001110000110100) (16064) (7220) (1C34)   ;(000001000111011111) (10737) (4575) (11DF)   ;(000000011010010111) (3227) (1687) (697)   ;(111111101110001010) (775612) (261002) (3FB8A)   ;(111111000111001001) (770711) (258505) (3F1C9)   ;(111110101000110010) (765062) (256562) (3EA32)   ;
;544;(111110010101011001) (762531) (255321) (3E559)    ;(111110001110000110) (761606) (254854) (3E386)   ;(111110010010101111) (762257) (255151) (3E4AF)   ;(111110100010000001) (764201) (256129) (3E881)   ;(111110111001101010) (767152) (257642) (3EE6A)   ;(111111010110110001) (772661) (259505) (3F5B1)   ;(111111110110000101) (776605) (261509) (3FD85)   ;(000000010100010100) (2424) (1300) (514)   ;
;552;(000000101110100010) (5642) (2978) (BA2)    ;(000001000010011010) (10232) (4250) (109A)   ;(000001001110010111) (11627) (5015) (1397)   ;(000001010001101101) (12155) (5229) (146D)   ;(000001001100101001) (11451) (4905) (1329)   ;(000001000000001110) (10016) (4110) (100E)   ;(000000101110000110) (5606) (2950) (B86)   ;(000000011000011110) (3036) (1566) (61E)   ;
;560;(000000000001101011) (153) (107) (6B)    ;(111111101100000101) (775405) (260869) (3FB05)   ;(111111011001110000) (773160) (259696) (3F670)   ;(111111001100010101) (771425) (258837) (3F315)   ;(111111000100110110) (770466) (258358) (3F136)   ;(111111000011101110) (770356) (258286) (3F0EE)   ;(111111001000101100) (771054) (258604) (3F22C)   ;(111111010010111001) (772271) (259257) (3F4B9)   ;
;568;(111111100001000000) (774100) (260160) (3F840)    ;(111111110001011010) (776132) (261210) (3FC5A)   ;(000000000010010110) (226) (150) (96)   ;(000000010010000101) (2205) (1157) (485)   ;(000000011111001001) (3711) (1993) (7C9)   ;(000000101000010111) (5027) (2583) (A17)   ;(000000101101000100) (5504) (2884) (B44)   ;(000000101101000001) (5501) (2881) (B41)   ;
;576;(000000101000100000) (5040) (2592) (A20)    ;(000000100000001111) (4017) (2063) (80F)   ;(000000010101001110) (2516) (1358) (54E)   ;(000000001000101101) (1055) (557) (22D)   ;(111111111100000010) (777402) (261890) (3FF02)   ;(111111110000011100) (776034) (261148) (3FC1C)   ;(111111100111000010) (774702) (260546) (3F9C2)   ;(111111100000100110) (774046) (260134) (3F826)   ;
;584;(111111011101101000) (773550) (259944) (3F768)    ;(111111011110001100) (773614) (259980) (3F78C)   ;(111111100010000100) (774204) (260228) (3F884)   ;(111111101000101010) (775052) (260650) (3FA2A)   ;(111111110001001100) (776114) (261196) (3FC4C)   ;(111111111010101110) (777256) (261806) (3FEAE)   ;(000000000100001111) (417) (271) (10F)   ;(000000001100110100) (1464) (820) (334)   ;
;592;(000000010011101011) (2353) (1259) (4EB)    ;(000000011000001111) (3017) (1551) (60F)   ;(000000011010001100) (3214) (1676) (68C)   ;(000000011001011110) (3136) (1630) (65E)   ;(000000010110010100) (2624) (1428) (594)   ;(000000010001001010) (2112) (1098) (44A)   ;(000000001010100111) (1247) (679) (2A7)   ;(000000000011011001) (331) (217) (D9)   ;
;600;(111111111100001111) (777417) (261903) (3FF0F)    ;(111111110101110110) (776566) (261494) (3FD76)   ;(111111110000110010) (776062) (261170) (3FC32)   ;(111111101101011101) (775535) (260957) (3FB5D)   ;(111111101100000111) (775407) (260871) (3FB07)   ;(111111101100110000) (775460) (260912) (3FB30)   ;(111111101111001110) (775716) (261070) (3FBCE)   ;(111111110011001010) (776312) (261322) (3FCCA)   ;
;608;(111111111000001000) (777010) (261640) (3FE08)    ;(111111111101100100) (777544) (261988) (3FF64)   ;(000000000010111101) (275) (189) (BD)   ;(000000000111110000) (760) (496) (1F0)   ;(000000001011100100) (1344) (740) (2E4)   ;(000000001110000011) (1603) (899) (383)   ;(000000001111000100) (1704) (964) (3C4)   ;(000000001110100110) (1646) (934) (3A6)   ;
;616;(000000001100110001) (1461) (817) (331)    ;(000000001001110100) (1164) (628) (274)   ;(000000000110000111) (607) (391) (187)   ;(000000000010000001) (201) (129) (81)   ;(111111111101111101) (777575) (262013) (3FF7D)   ;(111111111010010100) (777224) (261780) (3FE94)   ;(111111110111011001) (776731) (261593) (3FDD9)   ;(111111110101011101) (776535) (261469) (3FD5D)   ;
;624;(111111110100100111) (776447) (261415) (3FD27)    ;(111111110100111000) (776470) (261432) (3FD38)   ;(111111110110001011) (776613) (261515) (3FD8B)   ;(111111111000010100) (777024) (261652) (3FE14)   ;(111111111011000100) (777304) (261828) (3FEC4)   ;(111111111110001000) (777610) (262024) (3FF88)   ;(000000000001001101) (115) (77) (4D)   ;(000000000100000000) (400) (256) (100)   ;
;632;(000000000110010001) (621) (401) (191)    ;(000000000111110101) (765) (501) (1F5)   ;(000000001000100110) (1046) (550) (226)   ;(000000001000100001) (1041) (545) (221)   ;(000000000111101010) (752) (490) (1EA)   ;(000000000110001001) (611) (393) (189)   ;(000000000100001001) (411) (265) (109)   ;(000000000001110111) (167) (119) (77)   ;
;640;(111111111111100010) (777742) (262114) (3FFE2)    ;(111111111101010111) (777527) (261975) (3FF57)   ;(111111111011100011) (777343) (261859) (3FEE3)   ;(111111111010010000) (777220) (261776) (3FE90)   ;(111111111001100010) (777142) (261730) (3FE62)   ;(111111111001011101) (777135) (261725) (3FE5D)   ;(111111111001111110) (777176) (261758) (3FE7E)   ;(111111111011000000) (777300) (261824) (3FEC0)   ;
;648;(111111111100011100) (777434) (261916) (3FF1C)    ;(111111111110001000) (777610) (262024) (3FF88)   ;(111111111111111001) (777771) (262137) (3FFF9)   ;(000000000001100101) (145) (101) (65)   ;(000000000011000011) (303) (195) (C3)   ;(000000000100001010) (412) (266) (10A)   ;(000000000100110110) (466) (310) (136)   ;(000000000101000011) (503) (323) (143)   ;
;656;(000000000100110011) (463) (307) (133)    ;(000000000100001000) (410) (264) (108)   ;(000000000011001000) (310) (200) (C8)   ;(000000000001111001) (171) (121) (79)   ;(000000000000100010) (42) (34) (22)   ;(111111111111001101) (777715) (262093) (3FFCD)   ;(111111111110000001) (777601) (262017) (3FF81)   ;(111111111101000011) (777503) (261955) (3FF43)   ;
;664;(111111111100011010) (777432) (261914) (3FF1A)    ;(111111111100000110) (777406) (261894) (3FF06)   ;(111111111100001010) (777412) (261898) (3FF0A)   ;(111111111100100100) (777444) (261924) (3FF24)   ;(111111111101001111) (777517) (261967) (3FF4F)   ;(111111111110001001) (777611) (262025) (3FF89)   ;(111111111111001010) (777712) (262090) (3FFCA)   ;(000000000000001101) (15) (13) (0D)   ;
;672;(000000000001001100) (114) (76) (4C)    ;(000000000010000001) (201) (129) (81)   ;(000000000010101001) (251) (169) (A9)   ;(000000000011000000) (300) (192) (C0)   ;(000000000011000101) (305) (197) (C5)   ;(000000000010111000) (270) (184) (B8)   ;(000000000010011100) (234) (156) (9C)   ;(000000000001110011) (163) (115) (73)   ;
;680;(000000000001000010) (102) (66) (42)    ;(000000000000001110) (16) (14) (0E)   ;(111111111111011010) (777732) (262106) (3FFDA)   ;(111111111110101100) (777654) (262060) (3FFAC)   ;(111111111110000111) (777607) (262023) (3FF87)   ;(111111111101101110) (777556) (261998) (3FF6E)   ;(111111111101100011) (777543) (261987) (3FF63)   ;(111111111101100110) (777546) (261990) (3FF66)   ;
;688;(111111111101110111) (777567) (262007) (3FF77)    ;(111111111110010010) (777622) (262034) (3FF92)   ;(111111111110110111) (777667) (262071) (3FFB7)   ;(111111111111100000) (777740) (262112) (3FFE0)   ;(000000000000001010) (12) (10) (0A)   ;(000000000000110010) (62) (50) (32)   ;(000000000001010100) (124) (84) (54)   ;(000000000001101101) (155) (109) (6D)   ;
;696;(000000000001111100) (174) (124) (7C)    ;(000000000010000000) (200) (128) (80)   ;(000000000001111000) (170) (120) (78)   ;(000000000001100110) (146) (102) (66)   ;(000000000001001100) (114) (76) (4C)   ;(000000000000101100) (54) (44) (2C)   ;(000000000000001010) (12) (10) (0A)   ;(111111111111101000) (777750) (262120) (3FFE8)   ;
;704;(111111111111001001) (777711) (262089) (3FFC9)    ;(111111111110110000) (777660) (262064) (3FFB0)   ;(111111111110011111) (777637) (262047) (3FF9F)   ;(111111111110010111) (777627) (262039) (3FF97)   ;(111111111110011000) (777630) (262040) (3FF98)   ;(111111111110100010) (777642) (262050) (3FFA2)   ;(111111111110110100) (777664) (262068) (3FFB4)   ;(111111111111001100) (777714) (262092) (3FFCC)   ;
;712;(111111111111101000) (777750) (262120) (3FFE8)    ;(000000000000000101) (5) (5) (05)   ;(000000000000100000) (40) (32) (20)   ;(000000000000111000) (70) (56) (38)   ;(000000000001001010) (112) (74) (4A)   ;(000000000001010101) (125) (85) (55)   ;(000000000001011001) (131) (89) (59)   ;(000000000001010100) (124) (84) (54)   ;
;720;(000000000001001001) (111) (73) (49)    ;(000000000000110111) (67) (55) (37)   ;(000000000000100001) (41) (33) (21)   ;(000000000000001001) (11) (9) (09)   ;(111111111111110001) (777761) (262129) (3FFF1)   ;(111111111111011011) (777733) (262107) (3FFDB)   ;(111111111111001001) (777711) (262089) (3FFC9)   ;(111111111110111100) (777674) (262076) (3FFBC)   ;
;728;(111111111110110101) (777665) (262069) (3FFB5)    ;(111111111110110101) (777665) (262069) (3FFB5)   ;(111111111110111100) (777674) (262076) (3FFBC)   ;(111111111111001000) (777710) (262088) (3FFC8)   ;(111111111111011001) (777731) (262105) (3FFD9)   ;(111111111111101100) (777754) (262124) (3FFEC)   ;(000000000000000001) (1) (1) (01)   ;(000000000000010101) (25) (21) (15)   ;
;736;(000000000000100111) (47) (39) (27)    ;(000000000000110101) (65) (53) (35)   ;(000000000000111110) (76) (62) (3E)   ;(000000000001000001) (101) (65) (41)   ;(000000000000111110) (76) (62) (3E)   ;(000000000000110111) (67) (55) (37)   ;(000000000000101010) (52) (42) (2A)   ;(000000000000011011) (33) (27) (1B)   ;
;744;(000000000000001001) (11) (9) (09)    ;(111111111111110111) (777767) (262135) (3FFF7)   ;(111111111111100111) (777747) (262119) (3FFE7)   ;(111111111111011001) (777731) (262105) (3FFD9)   ;(111111111111001110) (777716) (262094) (3FFCE)   ;(111111111111001001) (777711) (262089) (3FFC9)   ;(111111111111001000) (777710) (262088) (3FFC8)   ;(111111111111001100) (777714) (262092) (3FFCC)   ;
;752;(111111111111010101) (777725) (262101) (3FFD5)    ;(111111111111100001) (777741) (262113) (3FFE1)   ;(111111111111101111) (777757) (262127) (3FFEF)   ;(111111111111111111) (777777) (262143) (3FFFF)   ;(000000000000001110) (16) (14) (0E)   ;(000000000000011100) (34) (28) (1C)   ;(000000000000100111) (47) (39) (27)   ;(000000000000101110) (56) (46) (2E)   ;
;760;(000000000000110001) (61) (49) (31)    ;(000000000000110000) (60) (48) (30)   ;(000000000000101011) (53) (43) (2B)   ;(000000000000100010) (42) (34) (22)   ;(000000000000010110) (26) (22) (16)   ;(000000000000001001) (11) (9) (09)   ;(111111111111111011) (777773) (262139) (3FFFB)   ;(111111111111101110) (777756) (262126) (3FFEE)   ;
;768;(111111111111100011) (777743) (262115) (3FFE3)    ;(111111111111011010) (777732) (262106) (3FFDA)   ;(111111111111010110) (777726) (262102) (3FFD6)   ;(111111111111010100) (777724) (262100) (3FFD4)   ;(111111111111010111) (777727) (262103) (3FFD7)   ;(111111111111011101) (777735) (262109) (3FFDD)   ;(111111111111100110) (777746) (262118) (3FFE6)   ;(111111111111110001) (777761) (262129) (3FFF1)   ;
;776;(111111111111111110) (777776) (262142) (3FFFE)    ;(000000000000001010) (12) (10) (0A)   ;(000000000000010101) (25) (21) (15)   ;(000000000000011110) (36) (30) (1E)   ;(000000000000100100) (44) (36) (24)   ;(000000000000100111) (47) (39) (27)   ;(000000000000100110) (46) (38) (26)   ;(000000000000100010) (42) (34) (22)   ;
;784;(000000000000011100) (34) (28) (1C)    ;(000000000000010011) (23) (19) (13)   ;(000000000000001000) (10) (8) (08)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(111111111111110011) (777763) (262131) (3FFF3)   ;(111111111111101010) (777752) (262122) (3FFEA)   ;(111111111111100011) (777743) (262115) (3FFE3)   ;(111111111111011110) (777736) (262110) (3FFDE)   ;
;792;(111111111111011101) (777735) (262109) (3FFDD)    ;(111111111111011111) (777737) (262111) (3FFDF)   ;(111111111111100011) (777743) (262115) (3FFE3)   ;(111111111111101010) (777752) (262122) (3FFEA)   ;(111111111111110011) (777763) (262131) (3FFF3)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(000000000000000111) (7) (7) (07)   ;(000000000000010000) (20) (16) (10)   ;
;800;(000000000000010111) (27) (23) (17)    ;(000000000000011100) (34) (28) (1C)   ;(000000000000011111) (37) (31) (1F)   ;(000000000000011111) (37) (31) (1F)   ;(000000000000011100) (34) (28) (1C)   ;(000000000000010111) (27) (23) (17)   ;(000000000000010000) (20) (16) (10)   ;(000000000000001000) (10) (8) (08)   ;
;808;(111111111111111111) (777777) (262143) (3FFFF)    ;(111111111111110110) (777766) (262134) (3FFF6)   ;(111111111111101111) (777757) (262127) (3FFEF)   ;(111111111111101001) (777751) (262121) (3FFE9)   ;(111111111111100101) (777745) (262117) (3FFE5)   ;(111111111111100011) (777743) (262115) (3FFE3)   ;(111111111111100101) (777745) (262117) (3FFE5)   ;(111111111111101000) (777750) (262120) (3FFE8)   ;
;816;(111111111111101110) (777756) (262126) (3FFEE)    ;(111111111111110101) (777765) (262133) (3FFF5)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(000000000000000101) (5) (5) (05)   ;(000000000000001100) (14) (12) (0C)   ;(000000000000010011) (23) (19) (13)   ;(000000000000010111) (27) (23) (17)   ;(000000000000011010) (32) (26) (1A)   ;
;824;(000000000000011010) (32) (26) (1A)    ;(000000000000011000) (30) (24) (18)   ;(000000000000010100) (24) (20) (14)   ;(000000000000001110) (16) (14) (0E)   ;(000000000000000111) (7) (7) (07)   ;(000000000000000000) (0) (0) (00)   ;(111111111111111000) (777770) (262136) (3FFF8)   ;(111111111111110010) (777762) (262130) (3FFF2)   ;
;832;(111111111111101101) (777755) (262125) (3FFED)    ;(111111111111101001) (777751) (262121) (3FFE9)   ;(111111111111101000) (777750) (262120) (3FFE8)   ;(111111111111101001) (777751) (262121) (3FFE9)   ;(111111111111101100) (777754) (262124) (3FFEC)   ;(111111111111110000) (777760) (262128) (3FFF0)   ;(111111111111110110) (777766) (262134) (3FFF6)   ;(111111111111111100) (777774) (262140) (3FFFC)   ;
;840;(000000000000000011) (3) (3) (03)    ;(000000000000001010) (12) (10) (0A)   ;(000000000000001111) (17) (15) (0F)   ;(000000000000010011) (23) (19) (13)   ;(000000000000010110) (26) (22) (16)   ;(000000000000010110) (26) (22) (16)   ;(000000000000010101) (25) (21) (15)   ;(000000000000010001) (21) (17) (11)   ;
;848;(000000000000001100) (14) (12) (0C)    ;(000000000000000111) (7) (7) (07)   ;(000000000000000000) (0) (0) (00)   ;(111111111111111010) (777772) (262138) (3FFFA)   ;(111111111111110100) (777764) (262132) (3FFF4)   ;(111111111111110000) (777760) (262128) (3FFF0)   ;(111111111111101101) (777755) (262125) (3FFED)   ;(111111111111101100) (777754) (262124) (3FFEC)   ;
;856;(111111111111101100) (777754) (262124) (3FFEC)    ;(111111111111101110) (777756) (262126) (3FFEE)   ;(111111111111110010) (777762) (262130) (3FFF2)   ;(111111111111110111) (777767) (262135) (3FFF7)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(000000000000000010) (2) (2) (02)   ;(000000000000001000) (10) (8) (08)   ;(000000000000001101) (15) (13) (0D)   ;
;864;(000000000000010000) (20) (16) (10)    ;(000000000000010011) (23) (19) (13)   ;(000000000000010011) (23) (19) (13)   ;(000000000000010010) (22) (18) (12)   ;(000000000000001111) (17) (15) (0F)   ;(000000000000001011) (13) (11) (0B)   ;(000000000000000110) (6) (6) (06)   ;(000000000000000001) (1) (1) (01)   ;
;872;(111111111111111011) (777773) (262139) (3FFFB)    ;(111111111111110110) (777766) (262134) (3FFF6)   ;(111111111111110010) (777762) (262130) (3FFF2)   ;(111111111111110000) (777760) (262128) (3FFF0)   ;(111111111111101110) (777756) (262126) (3FFEE)   ;(111111111111101110) (777756) (262126) (3FFEE)   ;(111111111111110000) (777760) (262128) (3FFF0)   ;(111111111111110011) (777763) (262131) (3FFF3)   ;
;880;(111111111111111000) (777770) (262136) (3FFF8)    ;(111111111111111101) (777775) (262141) (3FFFD)   ;(000000000000000010) (2) (2) (02)   ;(000000000000000111) (7) (7) (07)   ;(000000000000001011) (13) (11) (0B)   ;(000000000000001110) (16) (14) (0E)   ;(000000000000010000) (20) (16) (10)   ;(000000000000010001) (21) (17) (11)   ;
;888;(000000000000010000) (20) (16) (10)    ;(000000000000001110) (16) (14) (0E)   ;(000000000000001010) (12) (10) (0A)   ;(000000000000000110) (6) (6) (06)   ;(000000000000000001) (1) (1) (01)   ;(111111111111111100) (777774) (262140) (3FFFC)   ;(111111111111111000) (777770) (262136) (3FFF8)   ;(111111111111110100) (777764) (262132) (3FFF4)   ;
;896;(111111111111110001) (777761) (262129) (3FFF1)    ;(111111111111110000) (777760) (262128) (3FFF0)   ;(111111111111110000) (777760) (262128) (3FFF0)   ;(111111111111110010) (777762) (262130) (3FFF2)   ;(111111111111110101) (777765) (262133) (3FFF5)   ;(111111111111111000) (777770) (262136) (3FFF8)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(000000000000000001) (1) (1) (01)   ;
;904;(000000000000000110) (6) (6) (06)    ;(000000000000001010) (12) (10) (0A)   ;(000000000000001101) (15) (13) (0D)   ;(000000000000001110) (16) (14) (0E)   ;(000000000000001111) (17) (15) (0F)   ;(000000000000001110) (16) (14) (0E)   ;(000000000000001100) (14) (12) (0C)   ;(000000000000001001) (11) (9) (09)   ;
;912;(000000000000000101) (5) (5) (05)    ;(000000000000000001) (1) (1) (01)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(111111111111111001) (777771) (262137) (3FFF9)   ;(111111111111110101) (777765) (262133) (3FFF5)   ;(111111111111110011) (777763) (262131) (3FFF3)   ;(111111111111110010) (777762) (262130) (3FFF2)   ;(111111111111110010) (777762) (262130) (3FFF2)   ;
;920;(111111111111110011) (777763) (262131) (3FFF3)    ;(111111111111110110) (777766) (262134) (3FFF6)   ;(111111111111111001) (777771) (262137) (3FFF9)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(000000000000000001) (1) (1) (01)   ;(000000000000000101) (5) (5) (05)   ;(000000000000001001) (11) (9) (09)   ;(000000000000001011) (13) (11) (0B)   ;
;928;(000000000000001101) (15) (13) (0D)    ;(000000000000001110) (16) (14) (0E)   ;(000000000000001101) (15) (13) (0D)   ;(000000000000001011) (13) (11) (0B)   ;(000000000000001000) (10) (8) (08)   ;(000000000000000101) (5) (5) (05)   ;(000000000000000001) (1) (1) (01)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;
;936;(111111111111111001) (777771) (262137) (3FFF9)    ;(111111111111110110) (777766) (262134) (3FFF6)   ;(111111111111110100) (777764) (262132) (3FFF4)   ;(111111111111110011) (777763) (262131) (3FFF3)   ;(111111111111110011) (777763) (262131) (3FFF3)   ;(111111111111110100) (777764) (262132) (3FFF4)   ;(111111111111110110) (777766) (262134) (3FFF6)   ;(111111111111111001) (777771) (262137) (3FFF9)   ;
;944;(111111111111111101) (777775) (262141) (3FFFD)    ;(000000000000000001) (1) (1) (01)   ;(000000000000000101) (5) (5) (05)   ;(000000000000001000) (10) (8) (08)   ;(000000000000001011) (13) (11) (0B)   ;(000000000000001100) (14) (12) (0C)   ;(000000000000001101) (15) (13) (0D)   ;(000000000000001100) (14) (12) (0C)   ;
;952;(000000000000001010) (12) (10) (0A)    ;(000000000000001000) (10) (8) (08)   ;(000000000000000101) (5) (5) (05)   ;(000000000000000001) (1) (1) (01)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(111111111111111010) (777772) (262138) (3FFFA)   ;(111111111111110111) (777767) (262135) (3FFF7)   ;(111111111111110101) (777765) (262133) (3FFF5)   ;
;960;(111111111111110100) (777764) (262132) (3FFF4)    ;(111111111111110100) (777764) (262132) (3FFF4)   ;(111111111111110101) (777765) (262133) (3FFF5)   ;(111111111111110111) (777767) (262135) (3FFF7)   ;(111111111111111010) (777772) (262138) (3FFFA)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(000000000000000001) (1) (1) (01)   ;(000000000000000100) (4) (4) (04)   ;
;968;(000000000000000111) (7) (7) (07)    ;(000000000000001010) (12) (10) (0A)   ;(000000000000001011) (13) (11) (0B)   ;(000000000000001100) (14) (12) (0C)   ;(000000000000001011) (13) (11) (0B)   ;(000000000000001010) (12) (10) (0A)   ;(000000000000001000) (10) (8) (08)   ;(000000000000000100) (4) (4) (04)   ;
;976;(000000000000000001) (1) (1) (01)    ;(111111111111111101) (777775) (262141) (3FFFD)   ;(111111111111111010) (777772) (262138) (3FFFA)   ;(111111111111110111) (777767) (262135) (3FFF7)   ;(111111111111110101) (777765) (262133) (3FFF5)   ;(111111111111110100) (777764) (262132) (3FFF4)   ;(111111111111110100) (777764) (262132) (3FFF4)   ;(111111111111110101) (777765) (262133) (3FFF5)   ;
;984;(111111111111110111) (777767) (262135) (3FFF7)    ;(111111111111111010) (777772) (262138) (3FFFA)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(000000000000000001) (1) (1) (01)   ;(000000000000000100) (4) (4) (04)   ;(000000000000000111) (7) (7) (07)   ;(000000000000001010) (12) (10) (0A)   ;(000000000000001011) (13) (11) (0B)   ;
;992;(000000000000001100) (14) (12) (0C)    ;(000000000000001011) (13) (11) (0B)   ;(000000000000001010) (12) (10) (0A)   ;(000000000000000111) (7) (7) (07)   ;(000000000000000100) (4) (4) (04)   ;(000000000000000001) (1) (1) (01)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(111111111111111010) (777772) (262138) (3FFFA)   ;
;1000;(111111111111111000) (777770) (262136) (3FFF8)    ;(111111111111110110) (777766) (262134) (3FFF6)   ;(111111111111110101) (777765) (262133) (3FFF5)   ;(111111111111110101) (777765) (262133) (3FFF5)   ;(111111111111110110) (777766) (262134) (3FFF6)   ;(111111111111111000) (777770) (262136) (3FFF8)   ;(111111111111111010) (777772) (262138) (3FFFA)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;
;1008;(000000000000000001) (1) (1) (01)    ;(000000000000000100) (4) (4) (04)   ;(000000000000000111) (7) (7) (07)   ;(000000000000001001) (11) (9) (09)   ;(000000000000001011) (13) (11) (0B)   ;(000000000000001011) (13) (11) (0B)   ;(000000000000001011) (13) (11) (0B)   ;(000000000000001001) (11) (9) (09)   ;
;1016;(000000000000000111) (7) (7) (07)    ;(000000000000000100) (4) (4) (04)   ;(000000000000000001) (1) (1) (01)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(111111111111111010) (777772) (262138) (3FFFA)   ;(111111111111111000) (777770) (262136) (3FFF8)   ;(111111111111110110) (777766) (262134) (3FFF6)   ;(111111111111110101) (777765) (262133) (3FFF5)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|firromH:rom|altsyncram:altsyncram_component|altsyncram_od91:auto_generated|ALTSYNCRAM                                                                                    ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(111111111111111001) (777771) (262137) (3FFF9)    ;(111111111101110010) (777562) (262002) (3FF72)   ;(111111111110100010) (777642) (262050) (3FFA2)   ;(000000000001010001) (121) (81) (51)   ;(111111111110111101) (777675) (262077) (3FFBD)   ;(000000000000111010) (72) (58) (3A)   ;(111111111111001010) (777712) (262090) (3FFCA)   ;(000000000000110101) (65) (53) (35)   ;
;8;(111111111111001010) (777712) (262090) (3FFCA)    ;(000000000000110111) (67) (55) (37)   ;(111111111111000110) (777706) (262086) (3FFC6)   ;(000000000000111100) (74) (60) (3C)   ;(111111111111000001) (777701) (262081) (3FFC1)   ;(000000000001000001) (101) (65) (41)   ;(111111111110111100) (777674) (262076) (3FFBC)   ;(000000000001000101) (105) (69) (45)   ;
;16;(111111111110111001) (777671) (262073) (3FFB9)    ;(000000000001000111) (107) (71) (47)   ;(111111111110111000) (777670) (262072) (3FFB8)   ;(000000000001000111) (107) (71) (47)   ;(111111111110111010) (777672) (262074) (3FFBA)   ;(000000000001000011) (103) (67) (43)   ;(111111111111000000) (777700) (262080) (3FFC0)   ;(000000000000111011) (73) (59) (3B)   ;
;24;(111111111111001011) (777713) (262091) (3FFCB)    ;(000000000000101110) (56) (46) (2E)   ;(111111111111011011) (777733) (262107) (3FFDB)   ;(000000000000011010) (32) (26) (1A)   ;(111111111111110010) (777762) (262130) (3FFF2)   ;(111111111111111111) (777777) (262143) (3FFFF)   ;(000000000000010001) (21) (17) (11)   ;(111111111111011100) (777734) (262108) (3FFDC)   ;
;32;(000000000000111010) (72) (58) (3A)    ;(111111111110101101) (777655) (262061) (3FFAD)   ;(000000000001101110) (156) (110) (6E)   ;(111111111101110011) (777563) (262003) (3FF73)   ;(000000000010110000) (260) (176) (B0)   ;(111111111100101001) (777451) (261929) (3FF29)   ;(000000000100000010) (402) (258) (102)   ;(111111111011001101) (777315) (261837) (3FECD)   ;
;40;(000000000101101001) (551) (361) (169)    ;(111111111001011010) (777132) (261722) (3FE5A)   ;(000000000111101010) (752) (490) (1EA)   ;(111111110111001001) (776711) (261577) (3FDC9)   ;(000000001010001101) (1215) (653) (28D)   ;(111111110100010001) (776421) (261393) (3FD11)   ;(000000001101011111) (1537) (863) (35F)   ;(111111110000100010) (776042) (261154) (3FC22)   ;
;48;(000000010001110010) (2162) (1138) (472)    ;(111111101011100001) (775341) (260833) (3FAE1)   ;(000000010111101100) (2754) (1516) (5EC)   ;(111111100100011101) (774435) (260381) (3F91D)   ;(000000100000010011) (4023) (2067) (813)   ;(111111011001101110) (773156) (259694) (3F66E)   ;(000000101110000110) (5606) (2950) (B86)   ;(111111000111010000) (770720) (258512) (3F1D0)   ;
;56;(000001001000001110) (11016) (4622) (120E)    ;(111110011111001011) (763713) (255947) (3E7CB)   ;(000010001110011110) (21636) (9118) (239E)   ;(111011111110111010) (737672) (245690) (3BFBA)   ;(010001001111000010) (211702) (70594) (113C2)   ;(000111111110110101) (77665) (32693) (7FB5)   ;(111100101100100000) (745440) (248608) (3CB20)   ;(000010000110100111) (20647) (8615) (21A7)   ;
;64;(111110011100110011) (763463) (255795) (3E733)    ;(000001001110101110) (11656) (5038) (13AE)   ;(111110111110101101) (767655) (257965) (3EFAD)   ;(000000110111101111) (6757) (3567) (DEF)   ;(111111001111011100) (771734) (259036) (3F3DC)   ;(000000101010111100) (5274) (2748) (ABC)   ;(111111011001101000) (773150) (259688) (3F668)   ;(000000100010100110) (4246) (2214) (8A6)   ;
;72;(111111100000100111) (774047) (260135) (3F827)    ;(000000011100100111) (3447) (1831) (727)   ;(111111100101110100) (774564) (260468) (3F974)   ;(000000011000000011) (3003) (1539) (603)   ;(111111101001111000) (775170) (260728) (3FA78)   ;(000000010100011001) (2431) (1305) (519)   ;(111111101101001100) (775514) (260940) (3FB4C)   ;(000000010001011000) (2130) (1112) (458)   ;
;80;(111111101111111101) (775775) (261117) (3FBFD)    ;(000000001110110101) (1665) (949) (3B5)   ;(111111110010010100) (776224) (261268) (3FC94)   ;(000000001100101000) (1450) (808) (328)   ;(111111110100010111) (776427) (261399) (3FD17)   ;(000000001010101111) (1257) (687) (2AF)   ;(111111110110001000) (776610) (261512) (3FD88)   ;(000000001001000101) (1105) (581) (245)   ;
;88;(111111110111101100) (776754) (261612) (3FDEC)    ;(000000000111100111) (747) (487) (1E7)   ;(111111111001000011) (777103) (261699) (3FE43)   ;(000000000110010110) (626) (406) (196)   ;(111111111010001111) (777217) (261775) (3FE8F)   ;(000000000101001110) (516) (334) (14E)   ;(111111111011010010) (777322) (261842) (3FED2)   ;(000000000100010000) (420) (272) (110)   ;
;96;(111111111100001100) (777414) (261900) (3FF0C)    ;(000000000011011010) (332) (218) (DA)   ;(111111111100111110) (777476) (261950) (3FF3E)   ;(000000000010101011) (253) (171) (AB)   ;(111111111101101001) (777551) (261993) (3FF69)   ;(000000000010000100) (204) (132) (84)   ;(111111111110001110) (777616) (262030) (3FF8E)   ;(000000000001100011) (143) (99) (63)   ;
;104;(111111111110101100) (777654) (262060) (3FFAC)    ;(000000000001000111) (107) (71) (47)   ;(111111111111000101) (777705) (262085) (3FFC5)   ;(000000000000110001) (61) (49) (31)   ;(111111111111011001) (777731) (262105) (3FFD9)   ;(000000000000011111) (37) (31) (1F)   ;(111111111111101000) (777750) (262120) (3FFE8)   ;(000000000000010010) (22) (18) (12)   ;
;112;(111111111111110100) (777764) (262132) (3FFF4)    ;(000000000000000111) (7) (7) (07)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(000000000000001011) (13) (11) (0B)   ;(111111111111100100) (777744) (262116) (3FFE4)   ;(000000000001000001) (101) (65) (41)   ;(111111111101011001) (777531) (261977) (3FF59)   ;
;120;(111111111110110001) (777661) (262065) (3FFB1)    ;(000000000000000011) (3) (3) (03)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;128;(000000000000000011) (3) (3) (03)    ;(111111111111000101) (777705) (262085) (3FFC5)   ;(111111111101001111) (777517) (261967) (3FF4F)   ;(000000000000101010) (52) (42) (2A)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(111111111111110100) (777764) (262132) (3FFF4)   ;(000000000000010011) (23) (19) (13)   ;(111111111111101000) (777750) (262120) (3FFE8)   ;
;136;(000000000000011101) (35) (29) (1D)    ;(111111111111011101) (777735) (262109) (3FFDD)   ;(000000000000101010) (52) (42) (2A)   ;(111111111111001111) (777717) (262095) (3FFCF)   ;(000000000000111010) (72) (58) (3A)   ;(111111111110111100) (777674) (262076) (3FFBC)   ;(000000000001001111) (117) (79) (4F)   ;(111111111110100101) (777645) (262053) (3FFA5)   ;
;144;(000000000001101000) (150) (104) (68)    ;(111111111110001001) (777611) (262025) (3FF89)   ;(000000000010000110) (206) (134) (86)   ;(111111111101101001) (777551) (261993) (3FF69)   ;(000000000010101001) (251) (169) (A9)   ;(111111111101000011) (777503) (261955) (3FF43)   ;(000000000011010010) (322) (210) (D2)   ;(111111111100011000) (777430) (261912) (3FF18)   ;
;152;(000000000100000000) (400) (256) (100)    ;(111111111011100111) (777347) (261863) (3FEE7)   ;(000000000100110100) (464) (308) (134)   ;(111111111010110000) (777260) (261808) (3FEB0)   ;(000000000101101110) (556) (366) (16E)   ;(111111111001110011) (777163) (261747) (3FE73)   ;(000000000110101110) (656) (430) (1AE)   ;(111111111000101111) (777057) (261679) (3FE2F)   ;
;160;(000000000111110110) (766) (502) (1F6)    ;(111111110111100011) (776743) (261603) (3FDE3)   ;(000000001001000110) (1106) (582) (246)   ;(111111110110001111) (776617) (261519) (3FD8F)   ;(000000001010011110) (1236) (670) (29E)   ;(111111110100110010) (776462) (261426) (3FD32)   ;(000000001100000000) (1400) (768) (300)   ;(111111110011001010) (776312) (261322) (3FCCA)   ;
;168;(000000001101101110) (1556) (878) (36E)    ;(111111110001010101) (776125) (261205) (3FC55)   ;(000000001111101011) (1753) (1003) (3EB)   ;(111111101111010000) (775720) (261072) (3FBD0)   ;(000000010001111010) (2172) (1146) (47A)   ;(111111101100110101) (775465) (260917) (3FB35)   ;(000000010100100011) (2443) (1315) (523)   ;(111111101001111100) (775174) (260732) (3FA7C)   ;
;176;(000000010111110000) (2760) (1520) (5F0)    ;(111111100110010101) (774625) (260501) (3F995)   ;(000000011011110111) (3367) (1783) (6F7)   ;(111111100001100101) (774145) (260197) (3F865)   ;(000000100001011110) (4136) (2142) (85E)   ;(111111011010110100) (773264) (259764) (3F6B4)   ;(000000101001111001) (5171) (2681) (A79)   ;(111111001111111011) (771773) (259067) (3F3FB)   ;
;184;(000000111000101100) (7054) (3628) (E2C)    ;(111110111010010111) (767227) (257687) (3EE97)   ;(000001011011100011) (13343) (5859) (16E3)   ;(111101110110101101) (756655) (253357) (3DDAD)   ;(000100100110111100) (44674) (18876) (49BC)   ;(010011001001111010) (231172) (78458) (1327A)   ;(111101000111000110) (750706) (250310) (3D1C6)   ;(000001011111011110) (13736) (6110) (17DE)   ;
;192;(111111000001111111) (770177) (258175) (3F07F)    ;(000000101100011101) (5435) (2845) (B1D)   ;(111111011110011001) (773631) (259993) (3F799)   ;(000000011010001110) (3216) (1678) (68E)   ;(111111101011001001) (775311) (260809) (3FAC9)   ;(000000010000110011) (2063) (1075) (433)   ;(111111110010011001) (776231) (261273) (3FC99)   ;(000000001011000011) (1303) (707) (2C3)   ;
;200;(111111110111000100) (776704) (261572) (3FDC4)    ;(000000000111001100) (714) (460) (1CC)   ;(111111111010010011) (777223) (261779) (3FE93)   ;(000000000100011101) (435) (285) (11D)   ;(111111111100101000) (777450) (261928) (3FF28)   ;(000000000010011101) (235) (157) (9D)   ;(111111111110010110) (777626) (262038) (3FF96)   ;(000000000000111101) (75) (61) (3D)   ;
;208;(111111111111101001) (777751) (262121) (3FFE9)    ;(111111111111110110) (777766) (262134) (3FFF6)   ;(000000000000100110) (46) (38) (26)   ;(111111111111000001) (777701) (262081) (3FFC1)   ;(000000000001010011) (123) (83) (53)   ;(111111111110011011) (777633) (262043) (3FF9B)   ;(000000000001110011) (163) (115) (73)   ;(111111111110000000) (777600) (262016) (3FF80)   ;
;216;(000000000010001001) (211) (137) (89)    ;(111111111101101111) (777557) (261999) (3FF6F)   ;(000000000010010111) (227) (151) (97)   ;(111111111101100101) (777545) (261989) (3FF65)   ;(000000000010011101) (235) (157) (9D)   ;(111111111101100001) (777541) (261985) (3FF61)   ;(000000000010011110) (236) (158) (9E)   ;(111111111101100011) (777543) (261987) (3FF63)   ;
;224;(000000000010011011) (233) (155) (9B)    ;(111111111101101000) (777550) (261992) (3FF68)   ;(000000000010010100) (224) (148) (94)   ;(111111111101110000) (777560) (262000) (3FF70)   ;(000000000010001011) (213) (139) (8B)   ;(111111111101111011) (777573) (262011) (3FF7B)   ;(000000000010000000) (200) (128) (80)   ;(111111111110000110) (777606) (262022) (3FF86)   ;
;232;(000000000001110011) (163) (115) (73)    ;(111111111110010011) (777623) (262035) (3FF93)   ;(000000000001100110) (146) (102) (66)   ;(111111111110100000) (777640) (262048) (3FFA0)   ;(000000000001011001) (131) (89) (59)   ;(111111111110101101) (777655) (262061) (3FFAD)   ;(000000000001001101) (115) (77) (4D)   ;(111111111110111001) (777671) (262073) (3FFB9)   ;
;240;(000000000001000010) (102) (66) (42)    ;(111111111111000010) (777702) (262082) (3FFC2)   ;(000000000000111011) (73) (59) (3B)   ;(111111111111000110) (777706) (262086) (3FFC6)   ;(000000000000111011) (73) (59) (3B)   ;(111111111111000001) (777701) (262081) (3FFC1)   ;(000000000001000100) (104) (68) (44)   ;(111111111111000101) (777705) (262085) (3FFC5)   ;
;248;(111111111101100001) (777541) (261985) (3FF61)    ;(111111111111110000) (777760) (262128) (3FFF0)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|firromH:rom|altsyncram:altsyncram_component|altsyncram_md91:auto_generated|ALTSYNCRAM                                                                                    ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(111111111111110000) (777760) (262128) (3FFF0)    ;(111111111101100001) (777541) (261985) (3FF61)   ;(111111111111000101) (777705) (262085) (3FFC5)   ;(000000000001000100) (104) (68) (44)   ;(111111111111000001) (777701) (262081) (3FFC1)   ;(000000000000111011) (73) (59) (3B)   ;(111111111111000110) (777706) (262086) (3FFC6)   ;(000000000000111011) (73) (59) (3B)   ;
;8;(111111111111000010) (777702) (262082) (3FFC2)    ;(000000000001000010) (102) (66) (42)   ;(111111111110111001) (777671) (262073) (3FFB9)   ;(000000000001001101) (115) (77) (4D)   ;(111111111110101101) (777655) (262061) (3FFAD)   ;(000000000001011001) (131) (89) (59)   ;(111111111110100000) (777640) (262048) (3FFA0)   ;(000000000001100110) (146) (102) (66)   ;
;16;(111111111110010011) (777623) (262035) (3FF93)    ;(000000000001110011) (163) (115) (73)   ;(111111111110000110) (777606) (262022) (3FF86)   ;(000000000010000000) (200) (128) (80)   ;(111111111101111011) (777573) (262011) (3FF7B)   ;(000000000010001011) (213) (139) (8B)   ;(111111111101110000) (777560) (262000) (3FF70)   ;(000000000010010100) (224) (148) (94)   ;
;24;(111111111101101000) (777550) (261992) (3FF68)    ;(000000000010011011) (233) (155) (9B)   ;(111111111101100011) (777543) (261987) (3FF63)   ;(000000000010011110) (236) (158) (9E)   ;(111111111101100001) (777541) (261985) (3FF61)   ;(000000000010011101) (235) (157) (9D)   ;(111111111101100101) (777545) (261989) (3FF65)   ;(000000000010010111) (227) (151) (97)   ;
;32;(111111111101101111) (777557) (261999) (3FF6F)    ;(000000000010001001) (211) (137) (89)   ;(111111111110000000) (777600) (262016) (3FF80)   ;(000000000001110011) (163) (115) (73)   ;(111111111110011011) (777633) (262043) (3FF9B)   ;(000000000001010011) (123) (83) (53)   ;(111111111111000001) (777701) (262081) (3FFC1)   ;(000000000000100110) (46) (38) (26)   ;
;40;(111111111111110110) (777766) (262134) (3FFF6)    ;(111111111111101001) (777751) (262121) (3FFE9)   ;(000000000000111101) (75) (61) (3D)   ;(111111111110010110) (777626) (262038) (3FF96)   ;(000000000010011101) (235) (157) (9D)   ;(111111111100101000) (777450) (261928) (3FF28)   ;(000000000100011101) (435) (285) (11D)   ;(111111111010010011) (777223) (261779) (3FE93)   ;
;48;(000000000111001100) (714) (460) (1CC)    ;(111111110111000100) (776704) (261572) (3FDC4)   ;(000000001011000011) (1303) (707) (2C3)   ;(111111110010011001) (776231) (261273) (3FC99)   ;(000000010000110011) (2063) (1075) (433)   ;(111111101011001001) (775311) (260809) (3FAC9)   ;(000000011010001110) (3216) (1678) (68E)   ;(111111011110011001) (773631) (259993) (3F799)   ;
;56;(000000101100011101) (5435) (2845) (B1D)    ;(111111000001111111) (770177) (258175) (3F07F)   ;(000001011111011110) (13736) (6110) (17DE)   ;(111101000111000110) (750706) (250310) (3D1C6)   ;(010011001001111010) (231172) (78458) (1327A)   ;(000100100110111100) (44674) (18876) (49BC)   ;(111101110110101101) (756655) (253357) (3DDAD)   ;(000001011011100011) (13343) (5859) (16E3)   ;
;64;(111110111010010111) (767227) (257687) (3EE97)    ;(000000111000101100) (7054) (3628) (E2C)   ;(111111001111111011) (771773) (259067) (3F3FB)   ;(000000101001111001) (5171) (2681) (A79)   ;(111111011010110100) (773264) (259764) (3F6B4)   ;(000000100001011110) (4136) (2142) (85E)   ;(111111100001100101) (774145) (260197) (3F865)   ;(000000011011110111) (3367) (1783) (6F7)   ;
;72;(111111100110010101) (774625) (260501) (3F995)    ;(000000010111110000) (2760) (1520) (5F0)   ;(111111101001111100) (775174) (260732) (3FA7C)   ;(000000010100100011) (2443) (1315) (523)   ;(111111101100110101) (775465) (260917) (3FB35)   ;(000000010001111010) (2172) (1146) (47A)   ;(111111101111010000) (775720) (261072) (3FBD0)   ;(000000001111101011) (1753) (1003) (3EB)   ;
;80;(111111110001010101) (776125) (261205) (3FC55)    ;(000000001101101110) (1556) (878) (36E)   ;(111111110011001010) (776312) (261322) (3FCCA)   ;(000000001100000000) (1400) (768) (300)   ;(111111110100110010) (776462) (261426) (3FD32)   ;(000000001010011110) (1236) (670) (29E)   ;(111111110110001111) (776617) (261519) (3FD8F)   ;(000000001001000110) (1106) (582) (246)   ;
;88;(111111110111100011) (776743) (261603) (3FDE3)    ;(000000000111110110) (766) (502) (1F6)   ;(111111111000101111) (777057) (261679) (3FE2F)   ;(000000000110101110) (656) (430) (1AE)   ;(111111111001110011) (777163) (261747) (3FE73)   ;(000000000101101110) (556) (366) (16E)   ;(111111111010110000) (777260) (261808) (3FEB0)   ;(000000000100110100) (464) (308) (134)   ;
;96;(111111111011100111) (777347) (261863) (3FEE7)    ;(000000000100000000) (400) (256) (100)   ;(111111111100011000) (777430) (261912) (3FF18)   ;(000000000011010010) (322) (210) (D2)   ;(111111111101000011) (777503) (261955) (3FF43)   ;(000000000010101001) (251) (169) (A9)   ;(111111111101101001) (777551) (261993) (3FF69)   ;(000000000010000110) (206) (134) (86)   ;
;104;(111111111110001001) (777611) (262025) (3FF89)    ;(000000000001101000) (150) (104) (68)   ;(111111111110100101) (777645) (262053) (3FFA5)   ;(000000000001001111) (117) (79) (4F)   ;(111111111110111100) (777674) (262076) (3FFBC)   ;(000000000000111010) (72) (58) (3A)   ;(111111111111001111) (777717) (262095) (3FFCF)   ;(000000000000101010) (52) (42) (2A)   ;
;112;(111111111111011101) (777735) (262109) (3FFDD)    ;(000000000000011101) (35) (29) (1D)   ;(111111111111101000) (777750) (262120) (3FFE8)   ;(000000000000010011) (23) (19) (13)   ;(111111111111110100) (777764) (262132) (3FFF4)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(000000000000101010) (52) (42) (2A)   ;(111111111101001111) (777517) (261967) (3FF4F)   ;
;120;(111111111111000101) (777705) (262085) (3FFC5)    ;(000000000000000011) (3) (3) (03)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;128;(000000000000000011) (3) (3) (03)    ;(111111111110110001) (777661) (262065) (3FFB1)   ;(111111111101011001) (777531) (261977) (3FF59)   ;(000000000001000001) (101) (65) (41)   ;(111111111111100100) (777744) (262116) (3FFE4)   ;(000000000000001011) (13) (11) (0B)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;
;136;(000000000000000111) (7) (7) (07)    ;(111111111111110100) (777764) (262132) (3FFF4)   ;(000000000000010010) (22) (18) (12)   ;(111111111111101000) (777750) (262120) (3FFE8)   ;(000000000000011111) (37) (31) (1F)   ;(111111111111011001) (777731) (262105) (3FFD9)   ;(000000000000110001) (61) (49) (31)   ;(111111111111000101) (777705) (262085) (3FFC5)   ;
;144;(000000000001000111) (107) (71) (47)    ;(111111111110101100) (777654) (262060) (3FFAC)   ;(000000000001100011) (143) (99) (63)   ;(111111111110001110) (777616) (262030) (3FF8E)   ;(000000000010000100) (204) (132) (84)   ;(111111111101101001) (777551) (261993) (3FF69)   ;(000000000010101011) (253) (171) (AB)   ;(111111111100111110) (777476) (261950) (3FF3E)   ;
;152;(000000000011011010) (332) (218) (DA)    ;(111111111100001100) (777414) (261900) (3FF0C)   ;(000000000100010000) (420) (272) (110)   ;(111111111011010010) (777322) (261842) (3FED2)   ;(000000000101001110) (516) (334) (14E)   ;(111111111010001111) (777217) (261775) (3FE8F)   ;(000000000110010110) (626) (406) (196)   ;(111111111001000011) (777103) (261699) (3FE43)   ;
;160;(000000000111100111) (747) (487) (1E7)    ;(111111110111101100) (776754) (261612) (3FDEC)   ;(000000001001000101) (1105) (581) (245)   ;(111111110110001000) (776610) (261512) (3FD88)   ;(000000001010101111) (1257) (687) (2AF)   ;(111111110100010111) (776427) (261399) (3FD17)   ;(000000001100101000) (1450) (808) (328)   ;(111111110010010100) (776224) (261268) (3FC94)   ;
;168;(000000001110110101) (1665) (949) (3B5)    ;(111111101111111101) (775775) (261117) (3FBFD)   ;(000000010001011000) (2130) (1112) (458)   ;(111111101101001100) (775514) (260940) (3FB4C)   ;(000000010100011001) (2431) (1305) (519)   ;(111111101001111000) (775170) (260728) (3FA78)   ;(000000011000000011) (3003) (1539) (603)   ;(111111100101110100) (774564) (260468) (3F974)   ;
;176;(000000011100100111) (3447) (1831) (727)    ;(111111100000100111) (774047) (260135) (3F827)   ;(000000100010100110) (4246) (2214) (8A6)   ;(111111011001101000) (773150) (259688) (3F668)   ;(000000101010111100) (5274) (2748) (ABC)   ;(111111001111011100) (771734) (259036) (3F3DC)   ;(000000110111101111) (6757) (3567) (DEF)   ;(111110111110101101) (767655) (257965) (3EFAD)   ;
;184;(000001001110101110) (11656) (5038) (13AE)    ;(111110011100110011) (763463) (255795) (3E733)   ;(000010000110100111) (20647) (8615) (21A7)   ;(111100101100100000) (745440) (248608) (3CB20)   ;(000111111110110101) (77665) (32693) (7FB5)   ;(010001001111000010) (211702) (70594) (113C2)   ;(111011111110111010) (737672) (245690) (3BFBA)   ;(000010001110011110) (21636) (9118) (239E)   ;
;192;(111110011111001011) (763713) (255947) (3E7CB)    ;(000001001000001110) (11016) (4622) (120E)   ;(111111000111010000) (770720) (258512) (3F1D0)   ;(000000101110000110) (5606) (2950) (B86)   ;(111111011001101110) (773156) (259694) (3F66E)   ;(000000100000010011) (4023) (2067) (813)   ;(111111100100011101) (774435) (260381) (3F91D)   ;(000000010111101100) (2754) (1516) (5EC)   ;
;200;(111111101011100001) (775341) (260833) (3FAE1)    ;(000000010001110010) (2162) (1138) (472)   ;(111111110000100010) (776042) (261154) (3FC22)   ;(000000001101011111) (1537) (863) (35F)   ;(111111110100010001) (776421) (261393) (3FD11)   ;(000000001010001101) (1215) (653) (28D)   ;(111111110111001001) (776711) (261577) (3FDC9)   ;(000000000111101010) (752) (490) (1EA)   ;
;208;(111111111001011010) (777132) (261722) (3FE5A)    ;(000000000101101001) (551) (361) (169)   ;(111111111011001101) (777315) (261837) (3FECD)   ;(000000000100000010) (402) (258) (102)   ;(111111111100101001) (777451) (261929) (3FF29)   ;(000000000010110000) (260) (176) (B0)   ;(111111111101110011) (777563) (262003) (3FF73)   ;(000000000001101110) (156) (110) (6E)   ;
;216;(111111111110101101) (777655) (262061) (3FFAD)    ;(000000000000111010) (72) (58) (3A)   ;(111111111111011100) (777734) (262108) (3FFDC)   ;(000000000000010001) (21) (17) (11)   ;(111111111111111111) (777777) (262143) (3FFFF)   ;(111111111111110010) (777762) (262130) (3FFF2)   ;(000000000000011010) (32) (26) (1A)   ;(111111111111011011) (777733) (262107) (3FFDB)   ;
;224;(000000000000101110) (56) (46) (2E)    ;(111111111111001011) (777713) (262091) (3FFCB)   ;(000000000000111011) (73) (59) (3B)   ;(111111111111000000) (777700) (262080) (3FFC0)   ;(000000000001000011) (103) (67) (43)   ;(111111111110111010) (777672) (262074) (3FFBA)   ;(000000000001000111) (107) (71) (47)   ;(111111111110111000) (777670) (262072) (3FFB8)   ;
;232;(000000000001000111) (107) (71) (47)    ;(111111111110111001) (777671) (262073) (3FFB9)   ;(000000000001000101) (105) (69) (45)   ;(111111111110111100) (777674) (262076) (3FFBC)   ;(000000000001000001) (101) (65) (41)   ;(111111111111000001) (777701) (262081) (3FFC1)   ;(000000000000111100) (74) (60) (3C)   ;(111111111111000110) (777706) (262086) (3FFC6)   ;
;240;(000000000000110111) (67) (55) (37)    ;(111111111111001010) (777712) (262090) (3FFCA)   ;(000000000000110101) (65) (53) (35)   ;(111111111111001010) (777712) (262090) (3FFCA)   ;(000000000000111010) (72) (58) (3A)   ;(111111111110111101) (777675) (262077) (3FFBD)   ;(000000000001010001) (121) (81) (51)   ;(111111111110100010) (777642) (262050) (3FFA2)   ;
;248;(111111111101110010) (777562) (262002) (3FF72)    ;(111111111111111001) (777771) (262137) (3FFF9)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|firromH:rom|altsyncram:altsyncram_component|altsyncram_kd91:auto_generated|ALTSYNCRAM                                                                                    ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(111111111111100101) (777745) (262117) (3FFE5)    ;(111111111101010100) (777524) (261972) (3FF54)   ;(111111111111101001) (777751) (262121) (3FFE9)   ;(000000000000110000) (60) (48) (30)   ;(111111111111001100) (777714) (262092) (3FFCC)   ;(000000000000110100) (64) (52) (34)   ;(111111111111001010) (777712) (262090) (3FFCA)   ;(000000000000111001) (71) (57) (39)   ;
;8;(111111111111000010) (777702) (262082) (3FFC2)    ;(000000000001000100) (104) (68) (44)   ;(111111111110110101) (777665) (262069) (3FFB5)   ;(000000000001010011) (123) (83) (53)   ;(111111111110100101) (777645) (262053) (3FFA5)   ;(000000000001100100) (144) (100) (64)   ;(111111111110010010) (777622) (262034) (3FF92)   ;(000000000001111001) (171) (121) (79)   ;
;16;(111111111101111101) (777575) (262013) (3FF7D)    ;(000000000010001111) (217) (143) (8F)   ;(111111111101100110) (777546) (261990) (3FF66)   ;(000000000010100110) (246) (166) (A6)   ;(111111111101001101) (777515) (261965) (3FF4D)   ;(000000000010111111) (277) (191) (BF)   ;(111111111100110100) (777464) (261940) (3FF34)   ;(000000000011011001) (331) (217) (D9)   ;
;24;(111111111100011010) (777432) (261914) (3FF1A)    ;(000000000011110011) (363) (243) (F3)   ;(111111111011111111) (777377) (261887) (3FEFF)   ;(000000000100001110) (416) (270) (10E)   ;(111111111011100110) (777346) (261862) (3FEE6)   ;(000000000100100111) (447) (295) (127)   ;(111111111011001101) (777315) (261837) (3FECD)   ;(000000000100111111) (477) (319) (13F)   ;
;32;(111111111010110110) (777266) (261814) (3FEB6)    ;(000000000101010101) (525) (341) (155)   ;(111111111010100001) (777241) (261793) (3FEA1)   ;(000000000101101000) (550) (360) (168)   ;(111111111010010000) (777220) (261776) (3FE90)   ;(000000000101110111) (567) (375) (177)   ;(111111111010000100) (777204) (261764) (3FE84)   ;(000000000110000000) (600) (384) (180)   ;
;40;(111111111001111101) (777175) (261757) (3FE7D)    ;(000000000110000011) (603) (387) (183)   ;(111111111001111110) (777176) (261758) (3FE7E)   ;(000000000101111101) (575) (381) (17D)   ;(111111111010001010) (777212) (261770) (3FE8A)   ;(000000000101101100) (554) (364) (16C)   ;(111111111010100011) (777243) (261795) (3FEA3)   ;(000000000101001010) (512) (330) (14A)   ;
;48;(111111111011001111) (777317) (261839) (3FECF)    ;(000000000100010010) (422) (274) (112)   ;(111111111100010111) (777427) (261911) (3FF17)   ;(000000000010110101) (265) (181) (B5)   ;(111111111110001110) (777616) (262030) (3FF8E)   ;(000000000000011001) (31) (25) (19)   ;(000000000001011110) (136) (94) (5E)   ;(111111111011111001) (777371) (261881) (3FEF9)   ;
;56;(000000001000000101) (1005) (517) (205)    ;(111111110001010111) (776127) (261207) (3FC57)   ;(000000011011100101) (3345) (1765) (6E5)   ;(111110111111001111) (767717) (257999) (3EFCF)   ;(010100001010001111) (241217) (82575) (1428F)   ;(000001100010011100) (14234) (6300) (189C)   ;(111111001010011111) (771237) (258719) (3F29F)   ;(000000100111000110) (4706) (2502) (9C6)   ;
;64;(111111100000000110) (774006) (260102) (3F806)    ;(000000011011100011) (3343) (1763) (6E3)   ;(111111100111011010) (774732) (260570) (3F9DA)   ;(000000010110011011) (2633) (1435) (59B)   ;(111111101011010001) (775321) (260817) (3FAD1)   ;(000000010011010111) (2327) (1239) (4D7)   ;(111111101101110011) (775563) (260979) (3FB73)   ;(000000010001001101) (2115) (1101) (44D)   ;
;72;(111111101111101100) (775754) (261100) (3FBEC)    ;(000000001111100000) (1740) (992) (3E0)   ;(111111110001001111) (776117) (261199) (3FC4F)   ;(000000001110000101) (1605) (901) (385)   ;(111111110010100100) (776244) (261284) (3FCA4)   ;(000000001100110101) (1465) (821) (335)   ;(111111110011110000) (776360) (261360) (3FCF0)   ;(000000001011101100) (1354) (748) (2EC)   ;
;80;(111111110100110111) (776467) (261431) (3FD37)    ;(000000001010101000) (1250) (680) (2A8)   ;(111111110101111001) (776571) (261497) (3FD79)   ;(000000001001101000) (1150) (616) (268)   ;(111111110110110111) (776667) (261559) (3FDB7)   ;(000000001000101011) (1053) (555) (22B)   ;(111111110111110010) (776762) (261618) (3FDF2)   ;(000000000111110001) (761) (497) (1F1)   ;
;88;(111111111000101010) (777052) (261674) (3FE2A)    ;(000000000110111011) (673) (443) (1BB)   ;(111111111001011111) (777137) (261727) (3FE5F)   ;(000000000110000111) (607) (391) (187)   ;(111111111010010010) (777222) (261778) (3FE92)   ;(000000000101010111) (527) (343) (157)   ;(111111111011000000) (777300) (261824) (3FEC0)   ;(000000000100101001) (451) (297) (129)   ;
;96;(111111111011101100) (777354) (261868) (3FEEC)    ;(000000000011111111) (377) (255) (FF)   ;(111111111100010101) (777425) (261909) (3FF15)   ;(000000000011011001) (331) (217) (D9)   ;(111111111100111001) (777471) (261945) (3FF39)   ;(000000000010110101) (265) (181) (B5)   ;(111111111101011011) (777533) (261979) (3FF5B)   ;(000000000010010110) (226) (150) (96)   ;
;104;(111111111101111001) (777571) (262009) (3FF79)    ;(000000000001111001) (171) (121) (79)   ;(111111111110010011) (777623) (262035) (3FF93)   ;(000000000001100001) (141) (97) (61)   ;(111111111110101010) (777652) (262058) (3FFAA)   ;(000000000001001100) (114) (76) (4C)   ;(111111111110111101) (777675) (262077) (3FFBD)   ;(000000000000111011) (73) (59) (3B)   ;
;112;(111111111111001011) (777713) (262091) (3FFCB)    ;(000000000000101111) (57) (47) (2F)   ;(111111111111010110) (777726) (262102) (3FFD6)   ;(000000000000100110) (46) (38) (26)   ;(111111111111011110) (777736) (262110) (3FFDE)   ;(000000000000010111) (27) (23) (17)   ;(000000000000001011) (13) (11) (0B)   ;(111111111101001110) (777516) (261966) (3FF4E)   ;
;120;(111111111111010111) (777727) (262103) (3FFD7)    ;(000000000000000100) (4) (4) (04)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;128;(000000000000000001) (1) (1) (01)    ;(111111111110011100) (777634) (262044) (3FF9C)   ;(111111111101101010) (777552) (261994) (3FF6A)   ;(000000000001010000) (120) (80) (50)   ;(111111111111010000) (777720) (262096) (3FFD0)   ;(000000000000100000) (40) (32) (20)   ;(111111111111101000) (777750) (262120) (3FFE8)   ;(000000000000010011) (23) (19) (13)   ;
;136;(111111111111110000) (777760) (262128) (3FFF0)    ;(000000000000001101) (15) (13) (0D)   ;(111111111111110110) (777766) (262134) (3FFF6)   ;(000000000000000110) (6) (6) (06)   ;(111111111111111111) (777777) (262143) (3FFFF)   ;(111111111111111100) (777774) (262140) (3FFFC)   ;(000000000000001010) (12) (10) (0A)   ;(111111111111101110) (777756) (262126) (3FFEE)   ;
;144;(000000000000011010) (32) (26) (1A)    ;(111111111111011100) (777734) (262108) (3FFDC)   ;(000000000000101111) (57) (47) (2F)   ;(111111111111000100) (777704) (262084) (3FFC4)   ;(000000000001001010) (112) (74) (4A)   ;(111111111110100111) (777647) (262055) (3FFA7)   ;(000000000001101011) (153) (107) (6B)   ;(111111111110000010) (777602) (262018) (3FF82)   ;
;152;(000000000010010011) (223) (147) (93)    ;(111111111101010110) (777526) (261974) (3FF56)   ;(000000000011000011) (303) (195) (C3)   ;(111111111100100010) (777442) (261922) (3FF22)   ;(000000000011111100) (374) (252) (FC)   ;(111111111011100100) (777344) (261860) (3FEE4)   ;(000000000101000000) (500) (320) (140)   ;(111111111010011010) (777232) (261786) (3FE9A)   ;
;160;(000000000110001111) (617) (399) (18F)    ;(111111111001000100) (777104) (261700) (3FE44)   ;(000000000111101100) (754) (492) (1EC)   ;(111111110111100000) (776740) (261600) (3FDE0)   ;(000000001001011000) (1130) (600) (258)   ;(111111110101101011) (776553) (261483) (3FD6B)   ;(000000001011010111) (1327) (727) (2D7)   ;(111111110011100001) (776341) (261345) (3FCE1)   ;
;168;(000000001101101101) (1555) (877) (36D)    ;(111111110000111110) (776076) (261182) (3FC3E)   ;(000000010000011111) (2037) (1055) (41F)   ;(111111101101111011) (775573) (260987) (3FB7B)   ;(000000010011110110) (2366) (1270) (4F6)   ;(111111101010001101) (775215) (260749) (3FA8D)   ;(000000011000000000) (3000) (1536) (600)   ;(111111100101100011) (774543) (260451) (3F963)   ;
;176;(000000011101010001) (3521) (1873) (751)    ;(111111011111100000) (773740) (260064) (3F7E0)   ;(000000100100010001) (4421) (2321) (911)   ;(111111010111010000) (772720) (259536) (3F5D0)   ;(000000101110001100) (5614) (2956) (B8C)   ;(111111001011000011) (771303) (258755) (3F2C3)   ;(000000111101101010) (7552) (3946) (F6A)   ;(111110110110101100) (766654) (257452) (3EDAC)   ;
;184;(000001011001111001) (13171) (5753) (1679)    ;(111110001100011110) (761436) (254750) (3E31E)   ;(000010100000110011) (24063) (10291) (2833)   ;(111011111000100100) (737044) (245284) (3BE24)   ;(001011011001010110) (133126) (46678) (B656)   ;(001110100100100010) (164442) (59682) (E922)   ;(111011100110011010) (734632) (244122) (3B99A)   ;(000010100100011010) (24432) (10522) (291A)   ;
;192;(111110001100110111) (761467) (254775) (3E337)    ;(000001010111111001) (12771) (5625) (15F9)   ;(111110111001100000) (767140) (257632) (3EE60)   ;(000000111010011010) (7232) (3738) (E9A)   ;(111111001110100011) (771643) (258979) (3F3A3)   ;(000000101010100011) (5243) (2723) (AA3)   ;(111111011010111111) (773277) (259775) (3F6BF)   ;(000000100000100000) (4040) (2080) (820)   ;
;200;(111111100011010010) (774322) (260306) (3F8D2)    ;(000000011001100000) (3140) (1632) (660)   ;(111111101001010001) (775121) (260689) (3FA51)   ;(000000010100010100) (2424) (1300) (514)   ;(111111101101110100) (775564) (260980) (3FB74)   ;(000000010000010011) (2023) (1043) (413)   ;(111111110001011001) (776131) (261209) (3FC59)   ;(000000001101000110) (1506) (838) (346)   ;
;208;(111111110100010001) (776421) (261393) (3FD11)    ;(000000001010100000) (1240) (672) (2A0)   ;(111111110110101000) (776650) (261544) (3FDA8)   ;(000000001000010111) (1027) (535) (217)   ;(111111111000100100) (777044) (261668) (3FE24)   ;(000000000110100110) (646) (422) (1A6)   ;(111111111010001100) (777214) (261772) (3FE8C)   ;(000000000101000111) (507) (327) (147)   ;
;216;(111111111011100010) (777342) (261858) (3FEE2)    ;(000000000011111001) (371) (249) (F9)   ;(111111111100101001) (777451) (261929) (3FF29)   ;(000000000010111000) (270) (184) (B8)   ;(111111111101100100) (777544) (261988) (3FF64)   ;(000000000010000010) (202) (130) (82)   ;(111111111110010101) (777625) (262037) (3FF95)   ;(000000000001010111) (127) (87) (57)   ;
;224;(111111111110111100) (777674) (262076) (3FFBC)    ;(000000000000110100) (64) (52) (34)   ;(111111111111011011) (777733) (262107) (3FFDB)   ;(000000000000011000) (30) (24) (18)   ;(111111111111110011) (777763) (262131) (3FFF3)   ;(000000000000000011) (3) (3) (03)   ;(000000000000000101) (5) (5) (05)   ;(111111111111110100) (777764) (262132) (3FFF4)   ;
;232;(000000000000010010) (22) (18) (12)    ;(111111111111101001) (777751) (262121) (3FFE9)   ;(000000000000011011) (33) (27) (1B)   ;(111111111111100010) (777742) (262114) (3FFE2)   ;(000000000000100001) (41) (33) (21)   ;(111111111111011110) (777736) (262110) (3FFDE)   ;(000000000000100011) (43) (35) (23)   ;(111111111111011100) (777734) (262108) (3FFDC)   ;
;240;(000000000000100101) (45) (37) (25)    ;(111111111111011011) (777733) (262107) (3FFDB)   ;(000000000000100111) (47) (39) (27)   ;(111111111111010110) (777726) (262102) (3FFD6)   ;(000000000000110000) (60) (48) (30)   ;(111111111111000011) (777703) (262083) (3FFC3)   ;(000000000001010110) (126) (86) (56)   ;(111111111110000011) (777603) (262019) (3FF83)   ;
;248;(111111111110000110) (777606) (262022) (3FF86)    ;(111111111111111110) (777776) (262142) (3FFFE)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |hermeslite|radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|firromH:rom|altsyncram:altsyncram_component|altsyncram_qd91:auto_generated|ALTSYNCRAM                                                                                    ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(111111111111111110) (777776) (262142) (3FFFE)    ;(111111111110000110) (777606) (262022) (3FF86)   ;(111111111110000011) (777603) (262019) (3FF83)   ;(000000000001010110) (126) (86) (56)   ;(111111111111000011) (777703) (262083) (3FFC3)   ;(000000000000110000) (60) (48) (30)   ;(111111111111010110) (777726) (262102) (3FFD6)   ;(000000000000100111) (47) (39) (27)   ;
;8;(111111111111011011) (777733) (262107) (3FFDB)    ;(000000000000100101) (45) (37) (25)   ;(111111111111011100) (777734) (262108) (3FFDC)   ;(000000000000100011) (43) (35) (23)   ;(111111111111011110) (777736) (262110) (3FFDE)   ;(000000000000100001) (41) (33) (21)   ;(111111111111100010) (777742) (262114) (3FFE2)   ;(000000000000011011) (33) (27) (1B)   ;
;16;(111111111111101001) (777751) (262121) (3FFE9)    ;(000000000000010010) (22) (18) (12)   ;(111111111111110100) (777764) (262132) (3FFF4)   ;(000000000000000101) (5) (5) (05)   ;(000000000000000011) (3) (3) (03)   ;(111111111111110011) (777763) (262131) (3FFF3)   ;(000000000000011000) (30) (24) (18)   ;(111111111111011011) (777733) (262107) (3FFDB)   ;
;24;(000000000000110100) (64) (52) (34)    ;(111111111110111100) (777674) (262076) (3FFBC)   ;(000000000001010111) (127) (87) (57)   ;(111111111110010101) (777625) (262037) (3FF95)   ;(000000000010000010) (202) (130) (82)   ;(111111111101100100) (777544) (261988) (3FF64)   ;(000000000010111000) (270) (184) (B8)   ;(111111111100101001) (777451) (261929) (3FF29)   ;
;32;(000000000011111001) (371) (249) (F9)    ;(111111111011100010) (777342) (261858) (3FEE2)   ;(000000000101000111) (507) (327) (147)   ;(111111111010001100) (777214) (261772) (3FE8C)   ;(000000000110100110) (646) (422) (1A6)   ;(111111111000100100) (777044) (261668) (3FE24)   ;(000000001000010111) (1027) (535) (217)   ;(111111110110101000) (776650) (261544) (3FDA8)   ;
;40;(000000001010100000) (1240) (672) (2A0)    ;(111111110100010001) (776421) (261393) (3FD11)   ;(000000001101000110) (1506) (838) (346)   ;(111111110001011001) (776131) (261209) (3FC59)   ;(000000010000010011) (2023) (1043) (413)   ;(111111101101110100) (775564) (260980) (3FB74)   ;(000000010100010100) (2424) (1300) (514)   ;(111111101001010001) (775121) (260689) (3FA51)   ;
;48;(000000011001100000) (3140) (1632) (660)    ;(111111100011010010) (774322) (260306) (3F8D2)   ;(000000100000100000) (4040) (2080) (820)   ;(111111011010111111) (773277) (259775) (3F6BF)   ;(000000101010100011) (5243) (2723) (AA3)   ;(111111001110100011) (771643) (258979) (3F3A3)   ;(000000111010011010) (7232) (3738) (E9A)   ;(111110111001100000) (767140) (257632) (3EE60)   ;
;56;(000001010111111001) (12771) (5625) (15F9)    ;(111110001100110111) (761467) (254775) (3E337)   ;(000010100100011010) (24432) (10522) (291A)   ;(111011100110011010) (734632) (244122) (3B99A)   ;(001110100100100010) (164442) (59682) (E922)   ;(001011011001010110) (133126) (46678) (B656)   ;(111011111000100100) (737044) (245284) (3BE24)   ;(000010100000110011) (24063) (10291) (2833)   ;
;64;(111110001100011110) (761436) (254750) (3E31E)    ;(000001011001111001) (13171) (5753) (1679)   ;(111110110110101100) (766654) (257452) (3EDAC)   ;(000000111101101010) (7552) (3946) (F6A)   ;(111111001011000011) (771303) (258755) (3F2C3)   ;(000000101110001100) (5614) (2956) (B8C)   ;(111111010111010000) (772720) (259536) (3F5D0)   ;(000000100100010001) (4421) (2321) (911)   ;
;72;(111111011111100000) (773740) (260064) (3F7E0)    ;(000000011101010001) (3521) (1873) (751)   ;(111111100101100011) (774543) (260451) (3F963)   ;(000000011000000000) (3000) (1536) (600)   ;(111111101010001101) (775215) (260749) (3FA8D)   ;(000000010011110110) (2366) (1270) (4F6)   ;(111111101101111011) (775573) (260987) (3FB7B)   ;(000000010000011111) (2037) (1055) (41F)   ;
;80;(111111110000111110) (776076) (261182) (3FC3E)    ;(000000001101101101) (1555) (877) (36D)   ;(111111110011100001) (776341) (261345) (3FCE1)   ;(000000001011010111) (1327) (727) (2D7)   ;(111111110101101011) (776553) (261483) (3FD6B)   ;(000000001001011000) (1130) (600) (258)   ;(111111110111100000) (776740) (261600) (3FDE0)   ;(000000000111101100) (754) (492) (1EC)   ;
;88;(111111111001000100) (777104) (261700) (3FE44)    ;(000000000110001111) (617) (399) (18F)   ;(111111111010011010) (777232) (261786) (3FE9A)   ;(000000000101000000) (500) (320) (140)   ;(111111111011100100) (777344) (261860) (3FEE4)   ;(000000000011111100) (374) (252) (FC)   ;(111111111100100010) (777442) (261922) (3FF22)   ;(000000000011000011) (303) (195) (C3)   ;
;96;(111111111101010110) (777526) (261974) (3FF56)    ;(000000000010010011) (223) (147) (93)   ;(111111111110000010) (777602) (262018) (3FF82)   ;(000000000001101011) (153) (107) (6B)   ;(111111111110100111) (777647) (262055) (3FFA7)   ;(000000000001001010) (112) (74) (4A)   ;(111111111111000100) (777704) (262084) (3FFC4)   ;(000000000000101111) (57) (47) (2F)   ;
;104;(111111111111011100) (777734) (262108) (3FFDC)    ;(000000000000011010) (32) (26) (1A)   ;(111111111111101110) (777756) (262126) (3FFEE)   ;(000000000000001010) (12) (10) (0A)   ;(111111111111111100) (777774) (262140) (3FFFC)   ;(111111111111111111) (777777) (262143) (3FFFF)   ;(000000000000000110) (6) (6) (06)   ;(111111111111110110) (777766) (262134) (3FFF6)   ;
;112;(000000000000001101) (15) (13) (0D)    ;(111111111111110000) (777760) (262128) (3FFF0)   ;(000000000000010011) (23) (19) (13)   ;(111111111111101000) (777750) (262120) (3FFE8)   ;(000000000000100000) (40) (32) (20)   ;(111111111111010000) (777720) (262096) (3FFD0)   ;(000000000001010000) (120) (80) (50)   ;(111111111101101010) (777552) (261994) (3FF6A)   ;
;120;(111111111110011100) (777634) (262044) (3FF9C)    ;(000000000000000001) (1) (1) (01)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;128;(000000000000000100) (4) (4) (04)    ;(111111111111010111) (777727) (262103) (3FFD7)   ;(111111111101001110) (777516) (261966) (3FF4E)   ;(000000000000001011) (13) (11) (0B)   ;(000000000000010111) (27) (23) (17)   ;(111111111111011110) (777736) (262110) (3FFDE)   ;(000000000000100110) (46) (38) (26)   ;(111111111111010110) (777726) (262102) (3FFD6)   ;
;136;(000000000000101111) (57) (47) (2F)    ;(111111111111001011) (777713) (262091) (3FFCB)   ;(000000000000111011) (73) (59) (3B)   ;(111111111110111101) (777675) (262077) (3FFBD)   ;(000000000001001100) (114) (76) (4C)   ;(111111111110101010) (777652) (262058) (3FFAA)   ;(000000000001100001) (141) (97) (61)   ;(111111111110010011) (777623) (262035) (3FF93)   ;
;144;(000000000001111001) (171) (121) (79)    ;(111111111101111001) (777571) (262009) (3FF79)   ;(000000000010010110) (226) (150) (96)   ;(111111111101011011) (777533) (261979) (3FF5B)   ;(000000000010110101) (265) (181) (B5)   ;(111111111100111001) (777471) (261945) (3FF39)   ;(000000000011011001) (331) (217) (D9)   ;(111111111100010101) (777425) (261909) (3FF15)   ;
;152;(000000000011111111) (377) (255) (FF)    ;(111111111011101100) (777354) (261868) (3FEEC)   ;(000000000100101001) (451) (297) (129)   ;(111111111011000000) (777300) (261824) (3FEC0)   ;(000000000101010111) (527) (343) (157)   ;(111111111010010010) (777222) (261778) (3FE92)   ;(000000000110000111) (607) (391) (187)   ;(111111111001011111) (777137) (261727) (3FE5F)   ;
;160;(000000000110111011) (673) (443) (1BB)    ;(111111111000101010) (777052) (261674) (3FE2A)   ;(000000000111110001) (761) (497) (1F1)   ;(111111110111110010) (776762) (261618) (3FDF2)   ;(000000001000101011) (1053) (555) (22B)   ;(111111110110110111) (776667) (261559) (3FDB7)   ;(000000001001101000) (1150) (616) (268)   ;(111111110101111001) (776571) (261497) (3FD79)   ;
;168;(000000001010101000) (1250) (680) (2A8)    ;(111111110100110111) (776467) (261431) (3FD37)   ;(000000001011101100) (1354) (748) (2EC)   ;(111111110011110000) (776360) (261360) (3FCF0)   ;(000000001100110101) (1465) (821) (335)   ;(111111110010100100) (776244) (261284) (3FCA4)   ;(000000001110000101) (1605) (901) (385)   ;(111111110001001111) (776117) (261199) (3FC4F)   ;
;176;(000000001111100000) (1740) (992) (3E0)    ;(111111101111101100) (775754) (261100) (3FBEC)   ;(000000010001001101) (2115) (1101) (44D)   ;(111111101101110011) (775563) (260979) (3FB73)   ;(000000010011010111) (2327) (1239) (4D7)   ;(111111101011010001) (775321) (260817) (3FAD1)   ;(000000010110011011) (2633) (1435) (59B)   ;(111111100111011010) (774732) (260570) (3F9DA)   ;
;184;(000000011011100011) (3343) (1763) (6E3)    ;(111111100000000110) (774006) (260102) (3F806)   ;(000000100111000110) (4706) (2502) (9C6)   ;(111111001010011111) (771237) (258719) (3F29F)   ;(000001100010011100) (14234) (6300) (189C)   ;(010100001010001111) (241217) (82575) (1428F)   ;(111110111111001111) (767717) (257999) (3EFCF)   ;(000000011011100101) (3345) (1765) (6E5)   ;
;192;(111111110001010111) (776127) (261207) (3FC57)    ;(000000001000000101) (1005) (517) (205)   ;(111111111011111001) (777371) (261881) (3FEF9)   ;(000000000001011110) (136) (94) (5E)   ;(000000000000011001) (31) (25) (19)   ;(111111111110001110) (777616) (262030) (3FF8E)   ;(000000000010110101) (265) (181) (B5)   ;(111111111100010111) (777427) (261911) (3FF17)   ;
;200;(000000000100010010) (422) (274) (112)    ;(111111111011001111) (777317) (261839) (3FECF)   ;(000000000101001010) (512) (330) (14A)   ;(111111111010100011) (777243) (261795) (3FEA3)   ;(000000000101101100) (554) (364) (16C)   ;(111111111010001010) (777212) (261770) (3FE8A)   ;(000000000101111101) (575) (381) (17D)   ;(111111111001111110) (777176) (261758) (3FE7E)   ;
;208;(000000000110000011) (603) (387) (183)    ;(111111111001111101) (777175) (261757) (3FE7D)   ;(000000000110000000) (600) (384) (180)   ;(111111111010000100) (777204) (261764) (3FE84)   ;(000000000101110111) (567) (375) (177)   ;(111111111010010000) (777220) (261776) (3FE90)   ;(000000000101101000) (550) (360) (168)   ;(111111111010100001) (777241) (261793) (3FEA1)   ;
;216;(000000000101010101) (525) (341) (155)    ;(111111111010110110) (777266) (261814) (3FEB6)   ;(000000000100111111) (477) (319) (13F)   ;(111111111011001101) (777315) (261837) (3FECD)   ;(000000000100100111) (447) (295) (127)   ;(111111111011100110) (777346) (261862) (3FEE6)   ;(000000000100001110) (416) (270) (10E)   ;(111111111011111111) (777377) (261887) (3FEFF)   ;
;224;(000000000011110011) (363) (243) (F3)    ;(111111111100011010) (777432) (261914) (3FF1A)   ;(000000000011011001) (331) (217) (D9)   ;(111111111100110100) (777464) (261940) (3FF34)   ;(000000000010111111) (277) (191) (BF)   ;(111111111101001101) (777515) (261965) (3FF4D)   ;(000000000010100110) (246) (166) (A6)   ;(111111111101100110) (777546) (261990) (3FF66)   ;
;232;(000000000010001111) (217) (143) (8F)    ;(111111111101111101) (777575) (262013) (3FF7D)   ;(000000000001111001) (171) (121) (79)   ;(111111111110010010) (777622) (262034) (3FF92)   ;(000000000001100100) (144) (100) (64)   ;(111111111110100101) (777645) (262053) (3FFA5)   ;(000000000001010011) (123) (83) (53)   ;(111111111110110101) (777665) (262069) (3FFB5)   ;
;240;(000000000001000100) (104) (68) (44)    ;(111111111111000010) (777702) (262082) (3FFC2)   ;(000000000000111001) (71) (57) (39)   ;(111111111111001010) (777712) (262090) (3FFCA)   ;(000000000000110100) (64) (52) (34)   ;(111111111111001100) (777714) (262092) (3FFCC)   ;(000000000000110000) (60) (48) (30)   ;(111111111111101001) (777751) (262121) (3FFE9)   ;
;248;(111111111101010100) (777524) (261972) (3FF54)    ;(111111111111100101) (777745) (262117) (3FFE5)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |hermeslite|radio:radio_i|mix2:VNA1.mix2_0|nco2:nco2_i|sincos:sincos_i|coarserom:coarserom_i|altsyncram:rom_rtl_0|altsyncram_u371:auto_generated|ALTSYNCRAM                                                                                                      ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(000000001100100100111111111111111101) (1444777775) (211025917) (C93FFFD)    ;(000000100101101101111111111111110011) (260810467) (632815603) (25B7FFF3)   ;(000000111110110101111111111111011111) (-924156855) (1054343135) (3ED7FFDF)   ;(000001010111111101111111111111000010) (628294054) (1475870658) (57F7FFC2)   ;(000001110001000101111111111110011010) (-336673312) (1897398170) (7117FF9A)   ;(000010001010001101111111111101101001) (-119549283) (-1976041623) (-7-5-12-800-9-7)   ;(000010100011010100111111111100101110) (-1305516674) (-1554776274) (-5-12-10-1200-13-2)   ;(000010111100011011111111111011101000) (1803483218) (-1133510936) (-4-3-900-1-1-8)   ;
;8;(000011010101100010111111111010011010) (-940033250) (-712245606) (-2-10-7-40-1-6-6)    ;(000011101110101000111111111001000001) (-2127000677) (-291242431) (-1-1-5-120-1-11-15)   ;(000100000111101101111111110111011110) (-579550098) (-2017985058) (-7-8-4-80-2-2-2)   ;(000100100000110010111111110101110010) (-1567517568) (-1597244046) (-5-15-3-40-2-8-14)   ;(000100111001110110111111110011111011) (1536482243) (-1176765189) (-4-6-2-40-30-5)   ;(000101010010111010111111110001111011) (-1210034309) (-756286341) (-2-13-1-40-3-8-5)   ;(000101101011111100111111101111110001) (1891965279) (-336331791) (-1-40-120-40-15)   ;(000110000100111110111111101101011101) (476775535) (83622749) (4FBFB5D)   ;
;16;(000110011101111111111111101011000000) (-717191996) (503315136) (1DFFFAC0)    ;(000110110110111110111111101000011000) (-1913159562) (922483224) (36FBFA18)   ;(000111001111111101111111100101100111) (-371709101) (1341651303) (4FF7F967)   ;(000111101000111011111111100010101100) (-1368676690) (1760557228) (68EFF8AC)   ;(001000000001110111111111011111100111) (-1167553087) (-2116028441) (-7-14-200-8-1-9)   ;(001000011010110010111111011100011000) (1927446594) (-1697908968) (-6-5-3-40-8-14-8)   ;(001000110011101100111111011001000000) (724478948) (-1280051648) (-4-12-4-120-9-120)   ;(001001001100100101111111010101011101) (-2037037947) (-862456483) (-3-3-6-80-10-10-3)   ;
;24;(001001100101011100111111010001110001) (1051961679) (-445385615) (-1-10-8-120-11-8-15)    ;(001001111110010001111111001101111100) (-156006204) (-28839044) (-1-11-80-12-8-4)   ;(001010010111000101111111001001111100) (-1589196122) (387445372) (1717F27C)   ;(001010101111111000111111000101110011) (1475803267) (803467635) (2FE3F173)   ;(001011001000101000111111000001100000) (-1096713508) (1218703456) (48A3F060)   ;(001011100001011000111110111101000011) (1983283855) (1633939267) (6163EF43)   ;(001011111010000101111110111000011101) (763316091) (2048388637) (7A17EE1D)   ;(001100010010110000111110110011101101) (-2034200941) (314830061) (12C3ECED)   ;
;32;(001100101011011010111110101110110011) (1037798367) (728492979) (2B6BEBB3)    ;(001101000100000010111110101001101111) (-1744718491) (1141631599) (440BEA6F)   ;(001101011100100111111110100100100010) (1300280794) (1553983778) (5C9FE922)   ;(001101110101001011111110011111001100) (71312770) (1966073804) (752FE7CC)   ;(001110001101101100111110011001101011) (219436319) (-1917589909) (-7-2-4-12-1-9-9-5)   ;(001110100110001011111110010100000001) (-1016531729) (-1506810623) (-5-9-130-1-10-15-15)   ;(001110111110101000111110001110001101) (2020467485) (-1096555635) (-4-1-5-12-1-12-7-3)   ;(001111010111000011111110001000010000) (-779049464) (-686824944) (-2-8-150-1-13-150)   ;
;40;(001111101111011011111110000010001001) (-2044017567) (-277880695) (-10-90-1-15-7-7)    ;(010000000111110001111101111011111001) (-573569463) (-2016944391) (-7-8-3-8-2-10-7)   ;(010000100000000100111101110101011111) (-1625537593) (-1609310881) (-5-15-14-12-2-2-10-1)   ;(010000111000010101111101101110111011) (1395461543) (-1202201669) (-4-7-10-8-2-4-4-5)   ;(010001010000100011111101101000001110) (-1439055466) (-795878898) (-2-15-70-2-5-15-2)   ;(010001101000101111111101100001011000) (1574943646) (-390080424) (-1-7-40-2-7-10-8)   ;(010010000000111000111101011010011000) (70753230) (14931608) (E3D698)   ;(010010011000111110111101010011001111) (-1218214979) (419157199) (18FBD4CF)   ;
;48;(010010110001000001111101001011111100) (1806784078) (822596348) (3107D2FC)    ;(010011001001000001111101000100011111) (-1045733211) (1225249055) (4907D11F)   ;(010011100000111111111100111100111001) (1930263823) (1627377465) (60FFCF39)   ;(010011111000111001111100110101001010) (629295568) (2028457290) (78E7CD4A)   ;(010100010000110000111100101101010010) (2060745522) (281267026) (10C3CB52)   ;(010100101000100101111100100101010000) (750777224) (681036112) (2897C950)   ;(010101000000010110111100011101000101) (-2120740143) (1079756613) (405BC745)   ;(010101011000000011111100010100110000) (856258812) (1477428528) (580FC530)   ;
;56;(010101101111101110111100001100010010) (-685709522) (1874576146) (6FBBC312)    ;(010110000111010101111100000011101011) (-609586481) (-2024292117) (-7-8-10-8-3-15-1-5)   ;(010110011110111001111011111010111011) (-1958556857) (-1628979525) (-6-1-1-8-4-1-4-5)   ;(010110110110011001111011110010000001) (1001442071) (-1234715519) (-4-9-9-8-4-3-7-15)   ;(010111001101110110111011101000111110) (-1916075406) (-841237954) (-3-2-2-4-4-5-12-2)   ;(010111100101001111111011011111110010) (1034923280) (-448808974) (-1-10-120-4-80-14)   ;(010111111100100100111011010110011101) (-333045143) (-57428579) (-3-6-12-4-10-6-3)   ;(011000010011110110111011001100111110) (-1928235820) (333165374) (13DBB33E)   ;
;64;(011000101011000100111011000011010111) (1009763031) (722710743) (2B13B0D7)    ;(011001000010001110111010111001100110) (-1930756502) (1111207526) (423BAE66)   ;(011001011001010101111010101111101100) (978242106) (1498917868) (5957ABEC)   ;(011001110000010111111010100101101010) (-414726392) (1885317482) (705FA96A)   ;(011010000111010110111010011011011110) (-608603498) (-2024036642) (-7-8-10-4-5-9-2-2)   ;(011010011110010000111010010001001001) (-2009572019) (-1639734199) (-6-1-11-12-5-11-11-7)   ;(011010110101000110111010000110101011) (876426523) (-1256480341) (-4-10-14-4-5-14-5-5)   ;(011011001011111001111001111100000100) (-2111093078) (-874012924) (-3-4-1-8-60-15-12)   ;
;72;(011011100010100111111001110001010101) (764905643) (-492856235) (-1-13-60-6-3-10-11)    ;(011011111001010000111001100110011100) (-657063144) (-113010276) (-6-11-12-6-6-6-4)   ;(011100001111110110111001011011011010) (431386498) (-1881434406) (-70-2-4-6-9-2-6)   ;(011100100110010111111001010000010000) (-1002582112) (-1503685616) (-5-9-100-6-11-150)   ;(011100111100110100111001000100111101) (1834416345) (-1126985411) (-4-3-2-12-6-14-12-3)   ;(011101010011001100111000111001100001) (-1168103341) (-751595935) (-2-12-12-12-7-1-9-15)   ;(011101101001100000111000101101111100) (1657895092) (-377255044) (-1-6-7-12-7-4-8-4)   ;(011101111111101111111000100010001111) (-20073561) (-4224881) (-40-7-7-7-1)   ;
;80;(011110010101111010111000010110011000) (-1722264666) (367756696) (15EB8598)    ;(011110101011111111111000001010011001) (1082733935) (738165401) (2BFF8299)   ;(011111000010000001110111111110010010) (-1945806026) (1107787666) (42077F92)   ;(011111010111111101110111110010000010) (628192554) (1475837058) (57F77C82)   ;(011111101101110100110111100101101001) (-877776393) (1842575721) (6DD37969)   ;(100000000011100111110111011001000111) (-987653727) (-2086701497) (-7-12-60-8-9-11-9)   ;(100000011001010101110111001100011110) (1790344602) (-1722322146) (-6-6-10-8-8-12-14-2)   ;(100000101110111101110110111111101011) (45373623) (-1359515669) (-5-10-8-90-1-5)   ;
;88;(100001000100100001110110110010110000) (1253823072) (-997757776) (-3-11-7-8-9-3-50)    ;(100001011010000000110110100101101101) (-282145927) (-637310611) (-2-5-15-12-9-6-9-3)   ;(100001101111011001110110011000100001) (-2046114737) (-278436319) (-10-9-8-9-9-13-15)   ;(100010000100101101110110001011001101) (455661315) (79127245) (4B762CD)   ;(100010011001111100110101111101110000) (-1120309736) (435380080) (19F35F70)   ;(100010101111000110110101110000001011) (1411688717) (790322187) (2F1B5C0B)   ;(100011000100001010110101100010011110) (-1734829412) (1143691422) (442B589E)   ;(100011011001001001110101010100101001) (964168803) (1495749929) (59275529)   ;
;96;(100011101110000010110101000110101011) (-839800291) (1846235563) (6E0B51AB)    ;(100100000010110110110100111000100101) (266647045) (47926821) (2DB4E25)   ;(100100010111100101110100101010010111) (-1549322069) (395790999) (17974A97)   ;(100100101100001101110100011100000001) (1120676105) (741820161) (2C374701)   ;(100101000000110000110100001101100011) (-2086842105) (1086538595) (40C34363)   ;(100101010101001110110011111110111101) (369154027) (1429946301) (553B3FBD)   ;(100101101001100101110011110000001111) (-1296814927) (1771518991) (69973C0F)   ;(100101111101110111110011100001011001) (1125183187) (2111780953) (7DDF3859)   ;
;104;(100110010010000011110011010010011010) (868305398) (-1844497254) (-6-13-150-12-11-6-6)    ;(100110100110001001110011000011010100) (-1018663806) (-1507381036) (-5-9-13-8-12-15-2-12)   ;(100110111010001001110010110100000110) (1581332276) (-1171837690) (-4-5-13-8-13-2-15-10)   ;(100111001110000011110010100100110001) (-1879186021) (-837867215) (-3-1-150-13-6-12-15)   ;(100111100001110111110010010101010011) (684812041) (-505469613) (-1-14-20-13-10-10-13)   ;(100111110101100101110010000101101110) (-1232157222) (-174644882) (-10-6-8-13-14-9-2)   ;(101000001001001101110001110110000001) (1115616601) (154606977) (9371D81)   ;(101000011100101111110001100110001100) (-837352682) (482285964) (1CBF198C)   ;
;112;(101000110000001010110001010110001111) (1717645321) (808129935) (302B158F)    ;(101001000011011111110001000110001011) (-1809873035) (1132401035) (437F118B)   ;(101001010110101110110000110110000000) (509122952) (1455099264) (56BB0D80)   ;(101001101001110110110000100101101101) (-1275846389) (1775962477) (69DB096D)   ;(101001111100111000110000010101010010) (1028151578) (2095252818) (7CE30552)   ;(101010001111110100110000000100110000) (429273624) (-1881997008) (-70-2-12-15-14-130)   ;(101010100010101001101111110100000110) (-1378717724) (-1566114554) (-5-13-5-90-2-15-10)   ;(101010110101010111101111100011010110) (897280196) (-1252067114) (-4-10-10-10-7-2-10)   ;
;120;(101011000111111111101111010010011101) (1589729049) (-939592547) (-3-80-10-11-6-3)    ;(101011011010100000101111000001011110) (-242240346) (-628952994) (-2-5-7-130-15-10-2)   ;(101011101100111010101110110000010111) (1989755545) (-320148457) (-1-3-1-5-1-3-14-9)   ;(101011111111001110101110011111001001) (-61214067) (-12916791) (-12-5-1-8-3-7)   ;(101100010001011011101110001101110100) (798234730) (-1855003788) (-6-14-9-1-1-12-8-12)   ;(101100100011100001101101111100011000) (-1288736702) (-1551442152) (-5-12-7-9-20-14-8)   ;(101100110101100001101101101010110101) (911261135) (-1249453387) (-4-10-7-9-2-5-4-11)   ;(101101000111011001101101011001001010) (1543709926) (-949561782) (-3-8-9-9-2-9-11-6)   ;
;128;(101101011001001010101101000111011001) (-370259751) (-651505191) (-2-6-13-5-2-14-2-7)    ;(101101101010110101101100110101100001) (1782736059) (-355021471) (-1-5-2-9-3-2-9-15)   ;(101101111100011000101100100011100001) (-347233437) (-60634911) (-3-9-13-3-7-1-15)   ;(101110001101110100101100010001011011) (1564542133) (231916635) (DD2C45B)   ;(101110011111001001101011111111001110) (-583429580) (522633166) (1F26BFCE)   ;(101110110000010111101011101100111010) (1732568176) (811514682) (305EBB3A)   ;(101111000001011110101011011010100000) (-2010950408) (1098561184) (417AB6A0)   ;(101111010010011101101011000111111111) (88047129) (1383510527) (5276B1FF)   ;
;136;(101111100011010110101010110101010111) (-2115924417) (1666886999) (635AAD57)    ;(101111110100000110101010100010101001) (-35926693) (1947904169) (741AA8A9)   ;(110000000100110000101010001111110100) (460521764) (79864820) (4C2A3F4)   ;(110000010101010010101001111100111000) (-1772449826) (357211960) (154A9F38)   ;(110000100101101101101001101001110110) (260547870) (632724086) (25B69A76)   ;(110000110110000000101001010110101110) (-1989421936) (906139054) (360295AE)   ;(110001000110001011101001000011011111) (-1533973311) (1177456863) (462E90DF)   ;(110001010110001111101000110000001010) (470022364) (1446939658) (563E8C0A)   ;
;144;(110001100110001100101000011100101111) (-1827947487) (1714587439) (6632872F)    ;(110001110110000001101000001001001101) (159050171) (1980138061) (7606824D)   ;(110010000101101110100111110101100101) (-778850289) (-2051375771) (-7-10-4-5-8-2-9-11)   ;(110010010101010011100111100001110111) (1188147333) (-1790019465) (-6-10-11-1-8-7-8-9)   ;(110010100100110001100111001110000011) (-1168822527) (-1530498173) (-5-11-3-9-8-12-7-13)   ;(110010110100000110100110111010001001) (776173081) (-1273336183) (-4-11-14-5-9-1-7-7)   ;(110011000011010100100110100110001001) (1136621425) (-1018009207) (-3-12-10-13-9-6-7-7)   ;(110011010010011010100110010010000011) (-1250348279) (-764779389) (-2-13-9-5-9-11-7-13)   ;
;152;(110011100001011001100101111101110111) (648647085) (-513384585) (-1-14-9-9-100-8-9)    ;(110011110000001111100101101001100101) (-1760322633) (-264349083) (-15-12-1-10-5-9-11)   ;(110011111110111101100101010101001110) (-102325262) (-17410738) (-10-9-10-10-11-2)   ;(110100001101100011100101000000110000) (208123224) (-1920053200) (-7-2-7-1-10-15-130)   ;(110100011100000001100100101100001101) (2066118581) (-1677309171) (-6-3-15-9-11-4-15-3)   ;(110100101010010111100100010111100101) (-402851385) (-1436662299) (-5-5-10-1-11-10-1-11)   ;(110100111000100101100100000010110110) (1415146136) (-1198112586) (-4-7-6-9-11-15-4-10)   ;(110101000110101011100011101110000010) (1465592416) (-961660030) (-3-9-5-1-12-4-7-14)   ;
;160;(110101010100101001100011011001001001) (-1031377371) (-727304631) (-2-11-5-9-12-9-11-7)    ;(110101100010011110100011000100001010) (753619930) (-495308534) (-1-13-8-5-12-14-15-6)   ;(110101110000001011100010101111000110) (-1764352072) (-265409594) (-15-13-1-13-4-3-10)   ;(110101111101110000100010011001111100) (-217354604) (-37607812) (-2-3-13-13-9-8-4)   ;(110110001011001101100010000100101101) (1315420455) (188096813) (B36212D)   ;(110110011000100001100001101111011001) (-1253551565) (411442137) (18861BD9)   ;(110110100101101101100001011010000000) (260445904) (632690304) (25B61680)   ;(110110110010110000100001000100100001) (1965443145) (851579169) (32C21121)   ;
;168;(110110111111101011100000101110111101) (-836528917) (1068370877) (3FAE0BBD)    ;(110111001100011110100000011001010101) (-711080523) (1283065429) (4C7A0655)   ;(110111011001000111100000000011100111) (959916699) (1495138535) (591E00E7)   ;(110111100101101001011111101101110100) (-1891075380) (1705376628) (65A5FB74)   ;(110111110010000010011111010111111101) (-240078169) (1913255421) (7209F5FD)   ;(110111111110010010011111000010000001) (1179919257) (2118774913) (7E49F081)   ;(111000001010011001011110101011111111) (-103961457) (-1973032193) (-7-5-9-10-1-50-1)   ;(111000010110011000011110010101111010) (1295035738) (-1771969158) (-6-9-9-14-1-10-8-6)   ;
;176;(111000100010001111011101111111101111) (-1412936373) (-1573003281) (-5-13-12-2-20-1-1)    ;(111000101101111100011101101001100000) (-55938992) (-1376658848) (-5-20-14-2-5-100)   ;(111000111001100001011101010011001100) (1511058184) (-1182411572) (-4-6-7-10-2-11-3-4)   ;(111001000100111101011100111100110100) (1287504278) (-990523596) (-3-110-10-30-12-12)   ;(111001010000010000011100100110010111) (-1462465855) (-800994921) (-2-15-11-14-3-6-6-9)   ;(111001011011011010011100001111110110) (-150468716) (-613825546) (-2-4-9-6-3-120-10)   ;(111001100110011100011011111001010000) (1151526636) (-428753328) (-1-9-8-14-4-1-110)   ;(111001110001010101011011100010100111) (-1652443531) (-246040409) (-14-10-10-4-7-5-9)   ;
;184;(111001111100000100011011001011111001) (-373446407) (-65948935) (-3-14-14-4-130-7)    ;(111010000110101011011010110101000110) (653326506) (112045382) (6ADAD46)   ;(111010010001001001011010011110010000) (2111323620) (287680400) (1125A790)   ;(111010011011011110011010000111010110) (-958646570) (460956118) (1B79A1D6)   ;(111010100101101010011001110000010111) (257348731) (631872535) (25A99C17)   ;(111010101111101100011001011001010101) (1459345829) (800167509) (2FB19655)   ;(111010111001100110011001000010001110) (-1443624376) (966365326) (3999908E)   ;(111011000011010111011000101011000100) (-1820178344) (1130203844) (435D8AC4)   ;
;192;(111011001100111110011000010011110110) (-671181282) (1291420918) (4CF984F6)    ;(111011010110011101010111111100100100) (487793796) (1450540836) (56757F24)   ;(111011011111110010010111100101001111) (1614790869) (1607039311) (5FC9794F)   ;(111011101000111110010111001101110110) (-1366179378) (1761178486) (68F97376)   ;(111011110010000001010110110110011001) (-241184313) (1912958361) (72056D99)   ;(111011111010111011010110011110111001) (830812727) (2062378937) (7AED67B9)   ;(111100000011101011010110000111010101) (353260725) (61694421) (3AD61D5)   ;(111100001100010010010101101111101110) (1422255756) (206134254) (C495BEE)   ;
;200;(111100010100110000010101011000000011) (-1834714293) (348214787) (14C15603)    ;(111100011101000101010101000000010110) (-789717270) (487936022) (1D155016)   ;(111100100101010000010100101000100101) (225277749) (625035813) (25414A25)   ;(111100101101010010010100010000110000) (1227274764) (759776304) (2D494430)   ;(111100110101001010010011111000111001) (-2077697521) (891895353) (35293E39)   ;(111100111100111001010011100000111111) (-1118700515) (1021655103) (3CE5383F)   ;(111101000100011111010011001001000001) (-1710252547) (1149055553) (447D3241)   ;(111101001011111100010010110001000001) (-773257547) (1274096705) (4BF12C41)   ;
;208;(111101010011001111010010011000111110) (169739428) (1396516414) (533D263E)    ;(111101011010011000010010000000111000) (1082736422) (1516314680) (5A612038)   ;(111101100001011000010001101000101111) (1982731409) (1633753647) (61611A2F)   ;(111101101000001110010001010000100011) (-1426238901) (1748571171) (68391423)   ;(111101101110111011010000111000010101) (-769243919) (1861029397) (6EED0E15)   ;(111101110101011111010000100000000100) (94753060) (1971128324) (757D0804)   ;(111101111011111001010000000111110001) (928749817) (2078605809) (7BE501F1)   ;(111110000010001001001111101111011011) (-1124151101) (-2111505445) (-7-13-13-110-4-2-5)   ;
;216;(111110001000010000001111010111000011) (-315154131) (-2009008701) (-7-7-11-150-10-3-13)    ;(111110001110001101001110111110101000) (279840814) (-1909133400) (-7-1-12-11-10-5-8)   ;(111110010100000001001110100110001011) (1065837779) (-1811617397) (-6-11-15-11-1-6-7-5)   ;(111110011001101011001110001101101100) (1817834720) (-1716722836) (-6-6-5-3-1-12-9-4)   ;(111110011111001100001101110101001011) (-1916137617) (-1624187573) (-60-12-15-2-2-11-5)   ;(111110100100100010001101011100100111) (-1188140683) (-1534535897) (-5-11-7-7-2-8-13-9)   ;(111110101001101111001101000100000010) (-473143728) (-1447243518) (-5-6-4-3-2-14-15-14)   ;(111110101110110011001100101011011010) (32851202) (-1362310438) (-5-1-3-3-3-5-2-6)   ;
;224;(111110110011101101001100010010110000) (724848128) (-1279998800) (-4-12-4-11-3-11-50)    ;(111110111000011101001011111010000101) (1404843075) (-1200308603) (-4-7-8-11-4-1-7-11)   ;(111110111101000011001011100001011000) (1872839998) (-1123239848) (-4-2-15-3-4-7-10-8)   ;(111111000001100000001011001000101000) (952287862) (-1048530392) (-3-14-7-15-4-13-13-8)   ;(111111000101110011001010101111111000) (1375282582) (-976442376) (-3-10-3-3-5-40-8)   ;(111111001001111100001010010111000101) (1986279519) (-906975803) (-3-60-15-5-10-3-11)   ;(111111001101111100001001111110010001) (-1908692861) (-839868527) (-3-20-15-60-6-15)   ;(111111010001110001001001100101011100) (-1321695948) (-775644836) (-2-14-3-11-6-6-10-4)   ;
;232;(111111010101011101001001001100100101) (-947699037) (-713780443) (-2-10-8-11-6-12-13-11)    ;(111111011001000000001000110011101100) (-382704128) (-654275348) (-2-6-15-15-7-3-1-4)   ;(111111011100011000001000011010110010) (-52707220) (-597653838) (-2-3-9-15-7-9-4-14)   ;(111111011111100111001000000001110111) (264289685) (-543391625) (-20-6-3-7-15-8-9)   ;(111111100010101100000111101000111011) (771264591) (-491750853) (-1-13-4-15-8-5-12-5)   ;(111111100101100111000111001111111101) (1064261293) (-442731523) (-1-10-6-3-8-120-3)   ;(111111101000011000000110110110111110) (1547256194) (-396333634) (-1-7-9-15-9-2-4-2)   ;(111111101011000000000110011101111111) (1817253095) (-352295041) (-1-4-15-15-9-8-8-1)   ;
;240;(111111101101011101000110000100111110) (2052249994) (-311140034) (-1-2-8-11-9-14-12-2)    ;(111111101111110001000101101011111100) (-2016722404) (-272344324) (-10-3-11-10-50-4)   ;(111111110001111011000101010010111010) (-1604725506) (-236170054) (-14-1-3-10-11-4-6)   ;(111111110011111011000100111001110110) (-1404730612) (-202617226) (-12-1-3-11-1-8-10)   ;(111111110101110010000100100000110010) (-1215733716) (-171423694) (-10-3-7-11-7-12-14)   ;(111111110111011110000100000111101101) (-1041737023) (-143113747) (-8-8-7-11-14-1-3)   ;(111111111001000001000011101110101000) (-676742130) (-117163096) (-6-15-11-12-4-5-8)   ;(111111111010011010000011010101100010) (-545745236) (-93833886) (-5-9-7-12-10-9-14)   ;
;248;(111111111011101000000010111100011011) (-427750345) (-73388261) (-4-5-15-130-14-5)    ;(111111111100101110000010100011010100) (-321753454) (-55039788) (-3-4-7-13-7-2-12)   ;(111111111101101001000010001010001101) (-226756563) (-39574899) (-2-5-11-13-13-7-3)   ;(111111111110011010000001110001000101) (-145761673) (-26731451) (-1-9-7-14-3-11-11)   ;(111111111111000010000001010111111101) (-75765003) (-16247299) (-15-7-14-100-3)   ;(111111111111011111000000111110110101) (-40770113) (-8646731) (-8-3-150-4-11)   ;(111111111111110011000000100101101101) (-14773223) (-3405459) (-3-3-15-6-9-3)   ;(111111111111111101000000001100100100) (-2776334) (-785628) (-11-15-12-13-12)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |hermeslite|radio:radio_i|mix2:VNA1.MDC[2].mix2_i|nco2:nco2_i|sincos:sincos_i|coarserom:coarserom_i|altsyncram:rom_rtl_0|altsyncram_u371:auto_generated|ALTSYNCRAM                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(000000001100100100111111111111111101) (1444777775) (211025917) (C93FFFD)    ;(000000100101101101111111111111110011) (260810467) (632815603) (25B7FFF3)   ;(000000111110110101111111111111011111) (-924156855) (1054343135) (3ED7FFDF)   ;(000001010111111101111111111111000010) (628294054) (1475870658) (57F7FFC2)   ;(000001110001000101111111111110011010) (-336673312) (1897398170) (7117FF9A)   ;(000010001010001101111111111101101001) (-119549283) (-1976041623) (-7-5-12-800-9-7)   ;(000010100011010100111111111100101110) (-1305516674) (-1554776274) (-5-12-10-1200-13-2)   ;(000010111100011011111111111011101000) (1803483218) (-1133510936) (-4-3-900-1-1-8)   ;
;8;(000011010101100010111111111010011010) (-940033250) (-712245606) (-2-10-7-40-1-6-6)    ;(000011101110101000111111111001000001) (-2127000677) (-291242431) (-1-1-5-120-1-11-15)   ;(000100000111101101111111110111011110) (-579550098) (-2017985058) (-7-8-4-80-2-2-2)   ;(000100100000110010111111110101110010) (-1567517568) (-1597244046) (-5-15-3-40-2-8-14)   ;(000100111001110110111111110011111011) (1536482243) (-1176765189) (-4-6-2-40-30-5)   ;(000101010010111010111111110001111011) (-1210034309) (-756286341) (-2-13-1-40-3-8-5)   ;(000101101011111100111111101111110001) (1891965279) (-336331791) (-1-40-120-40-15)   ;(000110000100111110111111101101011101) (476775535) (83622749) (4FBFB5D)   ;
;16;(000110011101111111111111101011000000) (-717191996) (503315136) (1DFFFAC0)    ;(000110110110111110111111101000011000) (-1913159562) (922483224) (36FBFA18)   ;(000111001111111101111111100101100111) (-371709101) (1341651303) (4FF7F967)   ;(000111101000111011111111100010101100) (-1368676690) (1760557228) (68EFF8AC)   ;(001000000001110111111111011111100111) (-1167553087) (-2116028441) (-7-14-200-8-1-9)   ;(001000011010110010111111011100011000) (1927446594) (-1697908968) (-6-5-3-40-8-14-8)   ;(001000110011101100111111011001000000) (724478948) (-1280051648) (-4-12-4-120-9-120)   ;(001001001100100101111111010101011101) (-2037037947) (-862456483) (-3-3-6-80-10-10-3)   ;
;24;(001001100101011100111111010001110001) (1051961679) (-445385615) (-1-10-8-120-11-8-15)    ;(001001111110010001111111001101111100) (-156006204) (-28839044) (-1-11-80-12-8-4)   ;(001010010111000101111111001001111100) (-1589196122) (387445372) (1717F27C)   ;(001010101111111000111111000101110011) (1475803267) (803467635) (2FE3F173)   ;(001011001000101000111111000001100000) (-1096713508) (1218703456) (48A3F060)   ;(001011100001011000111110111101000011) (1983283855) (1633939267) (6163EF43)   ;(001011111010000101111110111000011101) (763316091) (2048388637) (7A17EE1D)   ;(001100010010110000111110110011101101) (-2034200941) (314830061) (12C3ECED)   ;
;32;(001100101011011010111110101110110011) (1037798367) (728492979) (2B6BEBB3)    ;(001101000100000010111110101001101111) (-1744718491) (1141631599) (440BEA6F)   ;(001101011100100111111110100100100010) (1300280794) (1553983778) (5C9FE922)   ;(001101110101001011111110011111001100) (71312770) (1966073804) (752FE7CC)   ;(001110001101101100111110011001101011) (219436319) (-1917589909) (-7-2-4-12-1-9-9-5)   ;(001110100110001011111110010100000001) (-1016531729) (-1506810623) (-5-9-130-1-10-15-15)   ;(001110111110101000111110001110001101) (2020467485) (-1096555635) (-4-1-5-12-1-12-7-3)   ;(001111010111000011111110001000010000) (-779049464) (-686824944) (-2-8-150-1-13-150)   ;
;40;(001111101111011011111110000010001001) (-2044017567) (-277880695) (-10-90-1-15-7-7)    ;(010000000111110001111101111011111001) (-573569463) (-2016944391) (-7-8-3-8-2-10-7)   ;(010000100000000100111101110101011111) (-1625537593) (-1609310881) (-5-15-14-12-2-2-10-1)   ;(010000111000010101111101101110111011) (1395461543) (-1202201669) (-4-7-10-8-2-4-4-5)   ;(010001010000100011111101101000001110) (-1439055466) (-795878898) (-2-15-70-2-5-15-2)   ;(010001101000101111111101100001011000) (1574943646) (-390080424) (-1-7-40-2-7-10-8)   ;(010010000000111000111101011010011000) (70753230) (14931608) (E3D698)   ;(010010011000111110111101010011001111) (-1218214979) (419157199) (18FBD4CF)   ;
;48;(010010110001000001111101001011111100) (1806784078) (822596348) (3107D2FC)    ;(010011001001000001111101000100011111) (-1045733211) (1225249055) (4907D11F)   ;(010011100000111111111100111100111001) (1930263823) (1627377465) (60FFCF39)   ;(010011111000111001111100110101001010) (629295568) (2028457290) (78E7CD4A)   ;(010100010000110000111100101101010010) (2060745522) (281267026) (10C3CB52)   ;(010100101000100101111100100101010000) (750777224) (681036112) (2897C950)   ;(010101000000010110111100011101000101) (-2120740143) (1079756613) (405BC745)   ;(010101011000000011111100010100110000) (856258812) (1477428528) (580FC530)   ;
;56;(010101101111101110111100001100010010) (-685709522) (1874576146) (6FBBC312)    ;(010110000111010101111100000011101011) (-609586481) (-2024292117) (-7-8-10-8-3-15-1-5)   ;(010110011110111001111011111010111011) (-1958556857) (-1628979525) (-6-1-1-8-4-1-4-5)   ;(010110110110011001111011110010000001) (1001442071) (-1234715519) (-4-9-9-8-4-3-7-15)   ;(010111001101110110111011101000111110) (-1916075406) (-841237954) (-3-2-2-4-4-5-12-2)   ;(010111100101001111111011011111110010) (1034923280) (-448808974) (-1-10-120-4-80-14)   ;(010111111100100100111011010110011101) (-333045143) (-57428579) (-3-6-12-4-10-6-3)   ;(011000010011110110111011001100111110) (-1928235820) (333165374) (13DBB33E)   ;
;64;(011000101011000100111011000011010111) (1009763031) (722710743) (2B13B0D7)    ;(011001000010001110111010111001100110) (-1930756502) (1111207526) (423BAE66)   ;(011001011001010101111010101111101100) (978242106) (1498917868) (5957ABEC)   ;(011001110000010111111010100101101010) (-414726392) (1885317482) (705FA96A)   ;(011010000111010110111010011011011110) (-608603498) (-2024036642) (-7-8-10-4-5-9-2-2)   ;(011010011110010000111010010001001001) (-2009572019) (-1639734199) (-6-1-11-12-5-11-11-7)   ;(011010110101000110111010000110101011) (876426523) (-1256480341) (-4-10-14-4-5-14-5-5)   ;(011011001011111001111001111100000100) (-2111093078) (-874012924) (-3-4-1-8-60-15-12)   ;
;72;(011011100010100111111001110001010101) (764905643) (-492856235) (-1-13-60-6-3-10-11)    ;(011011111001010000111001100110011100) (-657063144) (-113010276) (-6-11-12-6-6-6-4)   ;(011100001111110110111001011011011010) (431386498) (-1881434406) (-70-2-4-6-9-2-6)   ;(011100100110010111111001010000010000) (-1002582112) (-1503685616) (-5-9-100-6-11-150)   ;(011100111100110100111001000100111101) (1834416345) (-1126985411) (-4-3-2-12-6-14-12-3)   ;(011101010011001100111000111001100001) (-1168103341) (-751595935) (-2-12-12-12-7-1-9-15)   ;(011101101001100000111000101101111100) (1657895092) (-377255044) (-1-6-7-12-7-4-8-4)   ;(011101111111101111111000100010001111) (-20073561) (-4224881) (-40-7-7-7-1)   ;
;80;(011110010101111010111000010110011000) (-1722264666) (367756696) (15EB8598)    ;(011110101011111111111000001010011001) (1082733935) (738165401) (2BFF8299)   ;(011111000010000001110111111110010010) (-1945806026) (1107787666) (42077F92)   ;(011111010111111101110111110010000010) (628192554) (1475837058) (57F77C82)   ;(011111101101110100110111100101101001) (-877776393) (1842575721) (6DD37969)   ;(100000000011100111110111011001000111) (-987653727) (-2086701497) (-7-12-60-8-9-11-9)   ;(100000011001010101110111001100011110) (1790344602) (-1722322146) (-6-6-10-8-8-12-14-2)   ;(100000101110111101110110111111101011) (45373623) (-1359515669) (-5-10-8-90-1-5)   ;
;88;(100001000100100001110110110010110000) (1253823072) (-997757776) (-3-11-7-8-9-3-50)    ;(100001011010000000110110100101101101) (-282145927) (-637310611) (-2-5-15-12-9-6-9-3)   ;(100001101111011001110110011000100001) (-2046114737) (-278436319) (-10-9-8-9-9-13-15)   ;(100010000100101101110110001011001101) (455661315) (79127245) (4B762CD)   ;(100010011001111100110101111101110000) (-1120309736) (435380080) (19F35F70)   ;(100010101111000110110101110000001011) (1411688717) (790322187) (2F1B5C0B)   ;(100011000100001010110101100010011110) (-1734829412) (1143691422) (442B589E)   ;(100011011001001001110101010100101001) (964168803) (1495749929) (59275529)   ;
;96;(100011101110000010110101000110101011) (-839800291) (1846235563) (6E0B51AB)    ;(100100000010110110110100111000100101) (266647045) (47926821) (2DB4E25)   ;(100100010111100101110100101010010111) (-1549322069) (395790999) (17974A97)   ;(100100101100001101110100011100000001) (1120676105) (741820161) (2C374701)   ;(100101000000110000110100001101100011) (-2086842105) (1086538595) (40C34363)   ;(100101010101001110110011111110111101) (369154027) (1429946301) (553B3FBD)   ;(100101101001100101110011110000001111) (-1296814927) (1771518991) (69973C0F)   ;(100101111101110111110011100001011001) (1125183187) (2111780953) (7DDF3859)   ;
;104;(100110010010000011110011010010011010) (868305398) (-1844497254) (-6-13-150-12-11-6-6)    ;(100110100110001001110011000011010100) (-1018663806) (-1507381036) (-5-9-13-8-12-15-2-12)   ;(100110111010001001110010110100000110) (1581332276) (-1171837690) (-4-5-13-8-13-2-15-10)   ;(100111001110000011110010100100110001) (-1879186021) (-837867215) (-3-1-150-13-6-12-15)   ;(100111100001110111110010010101010011) (684812041) (-505469613) (-1-14-20-13-10-10-13)   ;(100111110101100101110010000101101110) (-1232157222) (-174644882) (-10-6-8-13-14-9-2)   ;(101000001001001101110001110110000001) (1115616601) (154606977) (9371D81)   ;(101000011100101111110001100110001100) (-837352682) (482285964) (1CBF198C)   ;
;112;(101000110000001010110001010110001111) (1717645321) (808129935) (302B158F)    ;(101001000011011111110001000110001011) (-1809873035) (1132401035) (437F118B)   ;(101001010110101110110000110110000000) (509122952) (1455099264) (56BB0D80)   ;(101001101001110110110000100101101101) (-1275846389) (1775962477) (69DB096D)   ;(101001111100111000110000010101010010) (1028151578) (2095252818) (7CE30552)   ;(101010001111110100110000000100110000) (429273624) (-1881997008) (-70-2-12-15-14-130)   ;(101010100010101001101111110100000110) (-1378717724) (-1566114554) (-5-13-5-90-2-15-10)   ;(101010110101010111101111100011010110) (897280196) (-1252067114) (-4-10-10-10-7-2-10)   ;
;120;(101011000111111111101111010010011101) (1589729049) (-939592547) (-3-80-10-11-6-3)    ;(101011011010100000101111000001011110) (-242240346) (-628952994) (-2-5-7-130-15-10-2)   ;(101011101100111010101110110000010111) (1989755545) (-320148457) (-1-3-1-5-1-3-14-9)   ;(101011111111001110101110011111001001) (-61214067) (-12916791) (-12-5-1-8-3-7)   ;(101100010001011011101110001101110100) (798234730) (-1855003788) (-6-14-9-1-1-12-8-12)   ;(101100100011100001101101111100011000) (-1288736702) (-1551442152) (-5-12-7-9-20-14-8)   ;(101100110101100001101101101010110101) (911261135) (-1249453387) (-4-10-7-9-2-5-4-11)   ;(101101000111011001101101011001001010) (1543709926) (-949561782) (-3-8-9-9-2-9-11-6)   ;
;128;(101101011001001010101101000111011001) (-370259751) (-651505191) (-2-6-13-5-2-14-2-7)    ;(101101101010110101101100110101100001) (1782736059) (-355021471) (-1-5-2-9-3-2-9-15)   ;(101101111100011000101100100011100001) (-347233437) (-60634911) (-3-9-13-3-7-1-15)   ;(101110001101110100101100010001011011) (1564542133) (231916635) (DD2C45B)   ;(101110011111001001101011111111001110) (-583429580) (522633166) (1F26BFCE)   ;(101110110000010111101011101100111010) (1732568176) (811514682) (305EBB3A)   ;(101111000001011110101011011010100000) (-2010950408) (1098561184) (417AB6A0)   ;(101111010010011101101011000111111111) (88047129) (1383510527) (5276B1FF)   ;
;136;(101111100011010110101010110101010111) (-2115924417) (1666886999) (635AAD57)    ;(101111110100000110101010100010101001) (-35926693) (1947904169) (741AA8A9)   ;(110000000100110000101010001111110100) (460521764) (79864820) (4C2A3F4)   ;(110000010101010010101001111100111000) (-1772449826) (357211960) (154A9F38)   ;(110000100101101101101001101001110110) (260547870) (632724086) (25B69A76)   ;(110000110110000000101001010110101110) (-1989421936) (906139054) (360295AE)   ;(110001000110001011101001000011011111) (-1533973311) (1177456863) (462E90DF)   ;(110001010110001111101000110000001010) (470022364) (1446939658) (563E8C0A)   ;
;144;(110001100110001100101000011100101111) (-1827947487) (1714587439) (6632872F)    ;(110001110110000001101000001001001101) (159050171) (1980138061) (7606824D)   ;(110010000101101110100111110101100101) (-778850289) (-2051375771) (-7-10-4-5-8-2-9-11)   ;(110010010101010011100111100001110111) (1188147333) (-1790019465) (-6-10-11-1-8-7-8-9)   ;(110010100100110001100111001110000011) (-1168822527) (-1530498173) (-5-11-3-9-8-12-7-13)   ;(110010110100000110100110111010001001) (776173081) (-1273336183) (-4-11-14-5-9-1-7-7)   ;(110011000011010100100110100110001001) (1136621425) (-1018009207) (-3-12-10-13-9-6-7-7)   ;(110011010010011010100110010010000011) (-1250348279) (-764779389) (-2-13-9-5-9-11-7-13)   ;
;152;(110011100001011001100101111101110111) (648647085) (-513384585) (-1-14-9-9-100-8-9)    ;(110011110000001111100101101001100101) (-1760322633) (-264349083) (-15-12-1-10-5-9-11)   ;(110011111110111101100101010101001110) (-102325262) (-17410738) (-10-9-10-10-11-2)   ;(110100001101100011100101000000110000) (208123224) (-1920053200) (-7-2-7-1-10-15-130)   ;(110100011100000001100100101100001101) (2066118581) (-1677309171) (-6-3-15-9-11-4-15-3)   ;(110100101010010111100100010111100101) (-402851385) (-1436662299) (-5-5-10-1-11-10-1-11)   ;(110100111000100101100100000010110110) (1415146136) (-1198112586) (-4-7-6-9-11-15-4-10)   ;(110101000110101011100011101110000010) (1465592416) (-961660030) (-3-9-5-1-12-4-7-14)   ;
;160;(110101010100101001100011011001001001) (-1031377371) (-727304631) (-2-11-5-9-12-9-11-7)    ;(110101100010011110100011000100001010) (753619930) (-495308534) (-1-13-8-5-12-14-15-6)   ;(110101110000001011100010101111000110) (-1764352072) (-265409594) (-15-13-1-13-4-3-10)   ;(110101111101110000100010011001111100) (-217354604) (-37607812) (-2-3-13-13-9-8-4)   ;(110110001011001101100010000100101101) (1315420455) (188096813) (B36212D)   ;(110110011000100001100001101111011001) (-1253551565) (411442137) (18861BD9)   ;(110110100101101101100001011010000000) (260445904) (632690304) (25B61680)   ;(110110110010110000100001000100100001) (1965443145) (851579169) (32C21121)   ;
;168;(110110111111101011100000101110111101) (-836528917) (1068370877) (3FAE0BBD)    ;(110111001100011110100000011001010101) (-711080523) (1283065429) (4C7A0655)   ;(110111011001000111100000000011100111) (959916699) (1495138535) (591E00E7)   ;(110111100101101001011111101101110100) (-1891075380) (1705376628) (65A5FB74)   ;(110111110010000010011111010111111101) (-240078169) (1913255421) (7209F5FD)   ;(110111111110010010011111000010000001) (1179919257) (2118774913) (7E49F081)   ;(111000001010011001011110101011111111) (-103961457) (-1973032193) (-7-5-9-10-1-50-1)   ;(111000010110011000011110010101111010) (1295035738) (-1771969158) (-6-9-9-14-1-10-8-6)   ;
;176;(111000100010001111011101111111101111) (-1412936373) (-1573003281) (-5-13-12-2-20-1-1)    ;(111000101101111100011101101001100000) (-55938992) (-1376658848) (-5-20-14-2-5-100)   ;(111000111001100001011101010011001100) (1511058184) (-1182411572) (-4-6-7-10-2-11-3-4)   ;(111001000100111101011100111100110100) (1287504278) (-990523596) (-3-110-10-30-12-12)   ;(111001010000010000011100100110010111) (-1462465855) (-800994921) (-2-15-11-14-3-6-6-9)   ;(111001011011011010011100001111110110) (-150468716) (-613825546) (-2-4-9-6-3-120-10)   ;(111001100110011100011011111001010000) (1151526636) (-428753328) (-1-9-8-14-4-1-110)   ;(111001110001010101011011100010100111) (-1652443531) (-246040409) (-14-10-10-4-7-5-9)   ;
;184;(111001111100000100011011001011111001) (-373446407) (-65948935) (-3-14-14-4-130-7)    ;(111010000110101011011010110101000110) (653326506) (112045382) (6ADAD46)   ;(111010010001001001011010011110010000) (2111323620) (287680400) (1125A790)   ;(111010011011011110011010000111010110) (-958646570) (460956118) (1B79A1D6)   ;(111010100101101010011001110000010111) (257348731) (631872535) (25A99C17)   ;(111010101111101100011001011001010101) (1459345829) (800167509) (2FB19655)   ;(111010111001100110011001000010001110) (-1443624376) (966365326) (3999908E)   ;(111011000011010111011000101011000100) (-1820178344) (1130203844) (435D8AC4)   ;
;192;(111011001100111110011000010011110110) (-671181282) (1291420918) (4CF984F6)    ;(111011010110011101010111111100100100) (487793796) (1450540836) (56757F24)   ;(111011011111110010010111100101001111) (1614790869) (1607039311) (5FC9794F)   ;(111011101000111110010111001101110110) (-1366179378) (1761178486) (68F97376)   ;(111011110010000001010110110110011001) (-241184313) (1912958361) (72056D99)   ;(111011111010111011010110011110111001) (830812727) (2062378937) (7AED67B9)   ;(111100000011101011010110000111010101) (353260725) (61694421) (3AD61D5)   ;(111100001100010010010101101111101110) (1422255756) (206134254) (C495BEE)   ;
;200;(111100010100110000010101011000000011) (-1834714293) (348214787) (14C15603)    ;(111100011101000101010101000000010110) (-789717270) (487936022) (1D155016)   ;(111100100101010000010100101000100101) (225277749) (625035813) (25414A25)   ;(111100101101010010010100010000110000) (1227274764) (759776304) (2D494430)   ;(111100110101001010010011111000111001) (-2077697521) (891895353) (35293E39)   ;(111100111100111001010011100000111111) (-1118700515) (1021655103) (3CE5383F)   ;(111101000100011111010011001001000001) (-1710252547) (1149055553) (447D3241)   ;(111101001011111100010010110001000001) (-773257547) (1274096705) (4BF12C41)   ;
;208;(111101010011001111010010011000111110) (169739428) (1396516414) (533D263E)    ;(111101011010011000010010000000111000) (1082736422) (1516314680) (5A612038)   ;(111101100001011000010001101000101111) (1982731409) (1633753647) (61611A2F)   ;(111101101000001110010001010000100011) (-1426238901) (1748571171) (68391423)   ;(111101101110111011010000111000010101) (-769243919) (1861029397) (6EED0E15)   ;(111101110101011111010000100000000100) (94753060) (1971128324) (757D0804)   ;(111101111011111001010000000111110001) (928749817) (2078605809) (7BE501F1)   ;(111110000010001001001111101111011011) (-1124151101) (-2111505445) (-7-13-13-110-4-2-5)   ;
;216;(111110001000010000001111010111000011) (-315154131) (-2009008701) (-7-7-11-150-10-3-13)    ;(111110001110001101001110111110101000) (279840814) (-1909133400) (-7-1-12-11-10-5-8)   ;(111110010100000001001110100110001011) (1065837779) (-1811617397) (-6-11-15-11-1-6-7-5)   ;(111110011001101011001110001101101100) (1817834720) (-1716722836) (-6-6-5-3-1-12-9-4)   ;(111110011111001100001101110101001011) (-1916137617) (-1624187573) (-60-12-15-2-2-11-5)   ;(111110100100100010001101011100100111) (-1188140683) (-1534535897) (-5-11-7-7-2-8-13-9)   ;(111110101001101111001101000100000010) (-473143728) (-1447243518) (-5-6-4-3-2-14-15-14)   ;(111110101110110011001100101011011010) (32851202) (-1362310438) (-5-1-3-3-3-5-2-6)   ;
;224;(111110110011101101001100010010110000) (724848128) (-1279998800) (-4-12-4-11-3-11-50)    ;(111110111000011101001011111010000101) (1404843075) (-1200308603) (-4-7-8-11-4-1-7-11)   ;(111110111101000011001011100001011000) (1872839998) (-1123239848) (-4-2-15-3-4-7-10-8)   ;(111111000001100000001011001000101000) (952287862) (-1048530392) (-3-14-7-15-4-13-13-8)   ;(111111000101110011001010101111111000) (1375282582) (-976442376) (-3-10-3-3-5-40-8)   ;(111111001001111100001010010111000101) (1986279519) (-906975803) (-3-60-15-5-10-3-11)   ;(111111001101111100001001111110010001) (-1908692861) (-839868527) (-3-20-15-60-6-15)   ;(111111010001110001001001100101011100) (-1321695948) (-775644836) (-2-14-3-11-6-6-10-4)   ;
;232;(111111010101011101001001001100100101) (-947699037) (-713780443) (-2-10-8-11-6-12-13-11)    ;(111111011001000000001000110011101100) (-382704128) (-654275348) (-2-6-15-15-7-3-1-4)   ;(111111011100011000001000011010110010) (-52707220) (-597653838) (-2-3-9-15-7-9-4-14)   ;(111111011111100111001000000001110111) (264289685) (-543391625) (-20-6-3-7-15-8-9)   ;(111111100010101100000111101000111011) (771264591) (-491750853) (-1-13-4-15-8-5-12-5)   ;(111111100101100111000111001111111101) (1064261293) (-442731523) (-1-10-6-3-8-120-3)   ;(111111101000011000000110110110111110) (1547256194) (-396333634) (-1-7-9-15-9-2-4-2)   ;(111111101011000000000110011101111111) (1817253095) (-352295041) (-1-4-15-15-9-8-8-1)   ;
;240;(111111101101011101000110000100111110) (2052249994) (-311140034) (-1-2-8-11-9-14-12-2)    ;(111111101111110001000101101011111100) (-2016722404) (-272344324) (-10-3-11-10-50-4)   ;(111111110001111011000101010010111010) (-1604725506) (-236170054) (-14-1-3-10-11-4-6)   ;(111111110011111011000100111001110110) (-1404730612) (-202617226) (-12-1-3-11-1-8-10)   ;(111111110101110010000100100000110010) (-1215733716) (-171423694) (-10-3-7-11-7-12-14)   ;(111111110111011110000100000111101101) (-1041737023) (-143113747) (-8-8-7-11-14-1-3)   ;(111111111001000001000011101110101000) (-676742130) (-117163096) (-6-15-11-12-4-5-8)   ;(111111111010011010000011010101100010) (-545745236) (-93833886) (-5-9-7-12-10-9-14)   ;
;248;(111111111011101000000010111100011011) (-427750345) (-73388261) (-4-5-15-130-14-5)    ;(111111111100101110000010100011010100) (-321753454) (-55039788) (-3-4-7-13-7-2-12)   ;(111111111101101001000010001010001101) (-226756563) (-39574899) (-2-5-11-13-13-7-3)   ;(111111111110011010000001110001000101) (-145761673) (-26731451) (-1-9-7-14-3-11-11)   ;(111111111111000010000001010111111101) (-75765003) (-16247299) (-15-7-14-100-3)   ;(111111111111011111000000111110110101) (-40770113) (-8646731) (-8-3-150-4-11)   ;(111111111111110011000000100101101101) (-14773223) (-3405459) (-3-3-15-6-9-3)   ;(111111111111111101000000001100100100) (-2776334) (-785628) (-11-15-12-13-12)   ;


+-----------------------------------------------------------------------------------------------+
; Fitter DSP Block Usage Summary                                                                ;
+---------------------------------------+-------------+---------------------+-------------------+
; Statistic                             ; Number Used ; Available per Block ; Maximum Available ;
+---------------------------------------+-------------+---------------------+-------------------+
; Simple Multipliers (9-bit)            ; 0           ; 2                   ; 132               ;
; Simple Multipliers (18-bit)           ; 46          ; 1                   ; 66                ;
; Embedded Multiplier Blocks            ; 46          ; --                  ; 66                ;
; Embedded Multiplier 9-bit elements    ; 92          ; 2                   ; 132               ;
; Signed Embedded Multipliers           ; 38          ; --                  ; --                ;
; Unsigned Embedded Multipliers         ; 8           ; --                  ; --                ;
; Mixed Sign Embedded Multipliers       ; 0           ; --                  ; --                ;
; Variable Sign Embedded Multipliers    ; 0           ; --                  ; --                ;
; Dedicated Input Shift Register Chains ; 0           ; --                  ; --                ;
+---------------------------------------+-------------+---------------------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; Name                                                                                                                            ; Mode                       ; Location           ; Sign Representation ; Has Input Shift Register Chain ; Data A Input Register ; Data B Input Register ; Pipeline Register ; Output Register ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; radio:radio_i|lpm_mult:Mult0|mult_pgt:auto_generated|mac_out8                                                                   ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y10_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    radio:radio_i|lpm_mult:Mult0|mult_pgt:auto_generated|mac_mult7                                                               ;                            ; DSPMULT_X13_Y10_N0 ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; radio:radio_i|lpm_mult:Mult0|mult_pgt:auto_generated|mac_out6                                                                   ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y9_N2   ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    radio:radio_i|lpm_mult:Mult0|mult_pgt:auto_generated|mac_mult5                                                               ;                            ; DSPMULT_X13_Y9_N0  ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; radio:radio_i|lpm_mult:Mult0|mult_pgt:auto_generated|mac_out4                                                                   ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y11_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    radio:radio_i|lpm_mult:Mult0|mult_pgt:auto_generated|mac_mult3                                                               ;                            ; DSPMULT_X13_Y11_N0 ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; radio:radio_i|lpm_mult:Mult0|mult_pgt:auto_generated|w507w[0]                                                                   ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y12_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    radio:radio_i|lpm_mult:Mult0|mult_pgt:auto_generated|mac_mult1                                                               ;                            ; DSPMULT_X13_Y12_N0 ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; radio:radio_i|FirInterp8_1024:fi|lpm_mult:Mult1|mult_c6t:auto_generated|mac_out2                                                ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y4_N2   ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    radio:radio_i|FirInterp8_1024:fi|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1                                            ;                            ; DSPMULT_X13_Y4_N0  ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; radio:radio_i|FirInterp8_1024:fi|lpm_mult:Mult0|mult_c6t:auto_generated|mac_out2                                                ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y5_N2   ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    radio:radio_i|FirInterp8_1024:fi|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1                                            ;                            ; DSPMULT_X13_Y5_N0  ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_c6t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y19_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ;                            ; DSPMULT_X13_Y19_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_c6t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X42_Y14_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ;                            ; DSPMULT_X42_Y14_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_c6t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X42_Y10_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ;                            ; DSPMULT_X42_Y10_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_c6t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y18_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ;                            ; DSPMULT_X13_Y18_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_c6t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y17_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ;                            ; DSPMULT_X13_Y17_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_c6t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X42_Y15_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ;                            ; DSPMULT_X42_Y15_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_c6t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X42_Y11_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ;                            ; DSPMULT_X42_Y11_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_c6t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y16_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ;                            ; DSPMULT_X13_Y16_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_c6t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X42_Y21_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ;                            ; DSPMULT_X42_Y21_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_c6t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X42_Y20_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ;                            ; DSPMULT_X42_Y20_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_c6t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X42_Y16_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ;                            ; DSPMULT_X42_Y16_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_c6t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y20_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ;                            ; DSPMULT_X13_Y20_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_c6t:auto_generated|mac_out2               ; Simple Multiplier (18-bit) ; DSPOUT_X42_Y24_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1           ;                            ; DSPMULT_X42_Y24_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_c6t:auto_generated|mac_out2               ; Simple Multiplier (18-bit) ; DSPOUT_X42_Y23_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1           ;                            ; DSPMULT_X42_Y23_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_c6t:auto_generated|mac_out2               ; Simple Multiplier (18-bit) ; DSPOUT_X42_Y18_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1           ;                            ; DSPMULT_X42_Y18_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_c6t:auto_generated|mac_out2               ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y22_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1           ;                            ; DSPMULT_X13_Y22_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_c6t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X42_Y28_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ;                            ; DSPMULT_X42_Y28_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_c6t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X42_Y26_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ;                            ; DSPMULT_X42_Y26_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_c6t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X42_Y19_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ;                            ; DSPMULT_X42_Y19_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_c6t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y23_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_c6t:auto_generated|mac_mult1 ;                            ; DSPMULT_X13_Y23_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_c6t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X42_Y22_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ;                            ; DSPMULT_X42_Y22_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_c6t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X42_Y27_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ;                            ; DSPMULT_X42_Y27_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_c6t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X42_Y12_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ;                            ; DSPMULT_X42_Y12_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_c6t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y24_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ;                            ; DSPMULT_X13_Y24_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_c6t:auto_generated|mac_out2               ; Simple Multiplier (18-bit) ; DSPOUT_X42_Y30_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1           ;                            ; DSPMULT_X42_Y30_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_c6t:auto_generated|mac_out2               ; Simple Multiplier (18-bit) ; DSPOUT_X42_Y25_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1           ;                            ; DSPMULT_X42_Y25_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_c6t:auto_generated|mac_out2               ; Simple Multiplier (18-bit) ; DSPOUT_X42_Y13_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1           ;                            ; DSPMULT_X42_Y13_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_c6t:auto_generated|mac_out2               ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y21_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1           ;                            ; DSPMULT_X13_Y21_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_c6t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X42_Y31_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ;                            ; DSPMULT_X42_Y31_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_c6t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X42_Y29_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ;                            ; DSPMULT_X42_Y29_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_c6t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X42_Y17_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ;                            ; DSPMULT_X42_Y17_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_c6t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y25_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_c6t:auto_generated|mac_mult1 ;                            ; DSPMULT_X13_Y25_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; radio:radio_i|mix2:VNA1.mix2_0|lpm_mult:Mult0|mult_06t:auto_generated|mac_out2                                                  ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y28_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    radio:radio_i|mix2:VNA1.mix2_0|lpm_mult:Mult0|mult_06t:auto_generated|mac_mult1                                              ;                            ; DSPMULT_X13_Y28_N0 ; Signed              ;                                ; no                    ; yes                   ; no                ;                 ;
; radio:radio_i|mix2:VNA1.mix2_0|lpm_mult:Mult1|mult_06t:auto_generated|mac_out2                                                  ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y26_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    radio:radio_i|mix2:VNA1.mix2_0|lpm_mult:Mult1|mult_06t:auto_generated|mac_mult1                                              ;                            ; DSPMULT_X13_Y26_N0 ; Signed              ;                                ; no                    ; yes                   ; no                ;                 ;
; radio:radio_i|mix2:VNA1.mix2_0|nco2:nco2_i|sincos:sincos_i|lpm_mult:sinmult|mult_51t:auto_generated|result[0]                   ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y31_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    radio:radio_i|mix2:VNA1.mix2_0|nco2:nco2_i|sincos:sincos_i|lpm_mult:sinmult|mult_51t:auto_generated|mac_mult1                ;                            ; DSPMULT_X13_Y31_N0 ; Unsigned            ;                                ; yes                   ; yes                   ; no                ;                 ;
; radio:radio_i|mix2:VNA1.mix2_0|nco2:nco2_i|sincos:sincos_i|lpm_mult:cosmult|mult_51t:auto_generated|result[0]                   ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y30_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    radio:radio_i|mix2:VNA1.mix2_0|nco2:nco2_i|sincos:sincos_i|lpm_mult:cosmult|mult_51t:auto_generated|mac_mult1                ;                            ; DSPMULT_X13_Y30_N0 ; Unsigned            ;                                ; yes                   ; yes                   ; no                ;                 ;
; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|lpm_mult:Mult0|mult_06t:auto_generated|mac_out2                                           ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y27_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    radio:radio_i|mix2:VNA1.MDC[2].mix2_i|lpm_mult:Mult0|mult_06t:auto_generated|mac_mult1                                       ;                            ; DSPMULT_X13_Y27_N0 ; Signed              ;                                ; no                    ; yes                   ; no                ;                 ;
; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|lpm_mult:Mult1|mult_06t:auto_generated|mac_out2                                           ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y29_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    radio:radio_i|mix2:VNA1.MDC[2].mix2_i|lpm_mult:Mult1|mult_06t:auto_generated|mac_mult1                                       ;                            ; DSPMULT_X13_Y29_N0 ; Signed              ;                                ; no                    ; yes                   ; no                ;                 ;
; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|nco2:nco2_i|sincos:sincos_i|lpm_mult:sinmult|mult_51t:auto_generated|result[0]            ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y32_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    radio:radio_i|mix2:VNA1.MDC[2].mix2_i|nco2:nco2_i|sincos:sincos_i|lpm_mult:sinmult|mult_51t:auto_generated|mac_mult1         ;                            ; DSPMULT_X13_Y32_N0 ; Unsigned            ;                                ; yes                   ; yes                   ; no                ;                 ;
; radio:radio_i|mix2:VNA1.MDC[2].mix2_i|nco2:nco2_i|sincos:sincos_i|lpm_mult:cosmult|mult_51t:auto_generated|result[0]            ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y33_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    radio:radio_i|mix2:VNA1.MDC[2].mix2_i|nco2:nco2_i|sincos:sincos_i|lpm_mult:cosmult|mult_51t:auto_generated|mac_mult1         ;                            ; DSPMULT_X13_Y33_N0 ; Unsigned            ;                                ; yes                   ; yes                   ; no                ;                 ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+


+--------------------------------------------------+
; Routing Usage Summary                            ;
+-----------------------+--------------------------+
; Routing Resource Type ; Usage                    ;
+-----------------------+--------------------------+
; Block interconnects   ; 28,990 / 71,559 ( 41 % ) ;
; C16 interconnects     ; 156 / 2,597 ( 6 % )      ;
; C4 interconnects      ; 11,324 / 46,848 ( 24 % ) ;
; Direct links          ; 7,650 / 71,559 ( 11 % )  ;
; Global clocks         ; 7 / 20 ( 35 % )          ;
; Local interconnects   ; 8,054 / 24,624 ( 33 % )  ;
; R24 interconnects     ; 332 / 2,496 ( 13 % )     ;
; R4 interconnects      ; 17,804 / 62,424 ( 29 % ) ;
+-----------------------+--------------------------+


+------------------------------------------------------------------------------+
; LAB Logic Elements                                                           ;
+---------------------------------------------+--------------------------------+
; Number of Logic Elements  (Average = 14.40) ; Number of LABs  (Total = 1395) ;
+---------------------------------------------+--------------------------------+
; 1                                           ; 10                             ;
; 2                                           ; 11                             ;
; 3                                           ; 8                              ;
; 4                                           ; 9                              ;
; 5                                           ; 5                              ;
; 6                                           ; 9                              ;
; 7                                           ; 16                             ;
; 8                                           ; 12                             ;
; 9                                           ; 38                             ;
; 10                                          ; 28                             ;
; 11                                          ; 27                             ;
; 12                                          ; 53                             ;
; 13                                          ; 102                            ;
; 14                                          ; 81                             ;
; 15                                          ; 85                             ;
; 16                                          ; 901                            ;
+---------------------------------------------+--------------------------------+


+---------------------------------------------------------------------+
; LAB-wide Signals                                                    ;
+------------------------------------+--------------------------------+
; LAB-wide Signals  (Average = 1.82) ; Number of LABs  (Total = 1395) ;
+------------------------------------+--------------------------------+
; 1 Async. clear                     ; 11                             ;
; 1 Clock                            ; 1178                           ;
; 1 Clock enable                     ; 807                            ;
; 1 Sync. clear                      ; 184                            ;
; 1 Sync. load                       ; 81                             ;
; 2 Clock enables                    ; 131                            ;
; 2 Clocks                           ; 140                            ;
+------------------------------------+--------------------------------+


+-------------------------------------------------------------------------------+
; LAB Signals Sourced                                                           ;
+----------------------------------------------+--------------------------------+
; Number of Signals Sourced  (Average = 24.17) ; Number of LABs  (Total = 1395) ;
+----------------------------------------------+--------------------------------+
; 0                                            ; 0                              ;
; 1                                            ; 7                              ;
; 2                                            ; 7                              ;
; 3                                            ; 4                              ;
; 4                                            ; 11                             ;
; 5                                            ; 3                              ;
; 6                                            ; 10                             ;
; 7                                            ; 4                              ;
; 8                                            ; 5                              ;
; 9                                            ; 9                              ;
; 10                                           ; 12                             ;
; 11                                           ; 11                             ;
; 12                                           ; 10                             ;
; 13                                           ; 11                             ;
; 14                                           ; 15                             ;
; 15                                           ; 26                             ;
; 16                                           ; 84                             ;
; 17                                           ; 19                             ;
; 18                                           ; 53                             ;
; 19                                           ; 33                             ;
; 20                                           ; 49                             ;
; 21                                           ; 35                             ;
; 22                                           ; 65                             ;
; 23                                           ; 51                             ;
; 24                                           ; 65                             ;
; 25                                           ; 67                             ;
; 26                                           ; 130                            ;
; 27                                           ; 46                             ;
; 28                                           ; 85                             ;
; 29                                           ; 55                             ;
; 30                                           ; 107                            ;
; 31                                           ; 94                             ;
; 32                                           ; 212                            ;
+----------------------------------------------+--------------------------------+


+-----------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                           ;
+--------------------------------------------------+--------------------------------+
; Number of Signals Sourced Out  (Average = 11.75) ; Number of LABs  (Total = 1395) ;
+--------------------------------------------------+--------------------------------+
; 0                                                ; 4                              ;
; 1                                                ; 20                             ;
; 2                                                ; 40                             ;
; 3                                                ; 31                             ;
; 4                                                ; 37                             ;
; 5                                                ; 24                             ;
; 6                                                ; 43                             ;
; 7                                                ; 56                             ;
; 8                                                ; 58                             ;
; 9                                                ; 94                             ;
; 10                                               ; 66                             ;
; 11                                               ; 92                             ;
; 12                                               ; 97                             ;
; 13                                               ; 145                            ;
; 14                                               ; 126                            ;
; 15                                               ; 75                             ;
; 16                                               ; 336                            ;
; 17                                               ; 16                             ;
; 18                                               ; 17                             ;
; 19                                               ; 4                              ;
; 20                                               ; 6                              ;
; 21                                               ; 0                              ;
; 22                                               ; 1                              ;
; 23                                               ; 1                              ;
; 24                                               ; 1                              ;
; 25                                               ; 1                              ;
; 26                                               ; 0                              ;
; 27                                               ; 1                              ;
; 28                                               ; 0                              ;
; 29                                               ; 0                              ;
; 30                                               ; 0                              ;
; 31                                               ; 1                              ;
; 32                                               ; 2                              ;
+--------------------------------------------------+--------------------------------+


+-------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                           ;
+----------------------------------------------+--------------------------------+
; Number of Distinct Inputs  (Average = 18.25) ; Number of LABs  (Total = 1395) ;
+----------------------------------------------+--------------------------------+
; 0                                            ; 0                              ;
; 1                                            ; 0                              ;
; 2                                            ; 10                             ;
; 3                                            ; 21                             ;
; 4                                            ; 21                             ;
; 5                                            ; 16                             ;
; 6                                            ; 36                             ;
; 7                                            ; 31                             ;
; 8                                            ; 37                             ;
; 9                                            ; 24                             ;
; 10                                           ; 32                             ;
; 11                                           ; 43                             ;
; 12                                           ; 37                             ;
; 13                                           ; 43                             ;
; 14                                           ; 47                             ;
; 15                                           ; 97                             ;
; 16                                           ; 62                             ;
; 17                                           ; 108                            ;
; 18                                           ; 122                            ;
; 19                                           ; 124                            ;
; 20                                           ; 42                             ;
; 21                                           ; 49                             ;
; 22                                           ; 28                             ;
; 23                                           ; 35                             ;
; 24                                           ; 53                             ;
; 25                                           ; 24                             ;
; 26                                           ; 37                             ;
; 27                                           ; 13                             ;
; 28                                           ; 13                             ;
; 29                                           ; 45                             ;
; 30                                           ; 18                             ;
; 31                                           ; 19                             ;
; 32                                           ; 16                             ;
; 33                                           ; 15                             ;
; 34                                           ; 13                             ;
; 35                                           ; 50                             ;
; 36                                           ; 7                              ;
; 37                                           ; 6                              ;
; 38                                           ; 1                              ;
+----------------------------------------------+--------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 16    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 14    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                             ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+-------------------------------------------------+---------------------+--------------------------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                     ; Area                ; Extra Information                    ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+-------------------------------------------------+---------------------+--------------------------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                          ; I/O                 ;                                      ;
; Pass         ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; 0 such failures found.                          ; I/O                 ;                                      ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                          ; I/O                 ;                                      ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.              ; I/O                 ;                                      ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.         ; I/O                 ;                                      ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                          ; I/O                 ;                                      ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                          ; I/O                 ;                                      ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.             ; I/O                 ;                                      ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                          ; I/O                 ;                                      ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                          ; I/O                 ;                                      ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.          ; I/O                 ;                                      ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                          ; I/O                 ;                                      ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found. ; I/O                 ;                                      ;
; Pass         ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; 0 such failures found.                          ; I/O                 ;                                      ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                          ; I/O                 ;                                      ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.          ; I/O                 ;                                      ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                          ; I/O                 ;                                      ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                          ; I/O                 ;                                      ;
; Pass         ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; 0 such failures found.                          ; I/O                 ;                                      ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found. ; I/O                 ;                                      ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; 0 such failures found.                          ; I/O                 ;                                      ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                          ; I/O                 ;                                      ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.          ; I/O                 ;                                      ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry assignments found. ; I/O                 ;                                      ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                 ; I/O                 ;                                      ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                 ; I/O                 ;                                      ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                 ; I/O                 ;                                      ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                          ; I/O                 ;                                      ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found. ; I/O                 ; 1 I/O(s) were assigned a toggle rate ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.         ; I/O                 ; 1 I/O(s) were assigned a toggle rate ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                            ; On Chip Termination ;                                      ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+-------------------------------------------------+---------------------+--------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules                                                                       ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+---------------------------------------------------------------------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass                                                                      ; 76           ; 31           ; 76           ; 0            ; 0            ; 80        ; 76           ; 0            ; 80        ; 80        ; 0            ; 17           ; 0            ; 4            ; 39           ; 0            ; 17           ; 39           ; 4            ; 0            ; 4            ; 17           ; 0            ; 0            ; 0            ; 0            ; 0            ; 80        ; 0            ; 0            ;
; Total Unchecked                                                                 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable                                                              ; 4            ; 49           ; 4            ; 80           ; 80           ; 0         ; 4            ; 80           ; 0         ; 0         ; 80           ; 63           ; 80           ; 76           ; 41           ; 80           ; 63           ; 41           ; 76           ; 80           ; 76           ; 63           ; 80           ; 80           ; 80           ; 80           ; 80           ; 0         ; 80           ; 80           ;
; Total Fail                                                                      ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; pwr_clk3p3                                                                      ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pwr_clk1p2                                                                      ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pwr_envpa                                                                       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pwr_envop                                                                       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pwr_envbias                                                                     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; phy_tx[0]                                                                       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; phy_tx[1]                                                                       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; phy_tx[2]                                                                       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; phy_tx[3]                                                                       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; phy_tx_en                                                                       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; phy_tx_clk                                                                      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; phy_mdc                                                                         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; clk_recovered                                                                   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rffe_ad9866_rst_n                                                               ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rffe_ad9866_tx[0]                                                               ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rffe_ad9866_tx[1]                                                               ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rffe_ad9866_tx[2]                                                               ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rffe_ad9866_tx[3]                                                               ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rffe_ad9866_tx[4]                                                               ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rffe_ad9866_tx[5]                                                               ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rffe_ad9866_rxclk                                                               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rffe_ad9866_txquiet_n                                                           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rffe_ad9866_txsync                                                              ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rffe_ad9866_sdio                                                                ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rffe_ad9866_sclk                                                                ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rffe_ad9866_sen_n                                                               ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rffe_rfsw_sel                                                                   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rffe_ad9866_mode                                                                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rffe_ad9866_pga5                                                                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; io_led_d2                                                                       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; io_led_d3                                                                       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; io_led_d4                                                                       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; io_led_d5                                                                       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; io_lvds_rxn                                                                     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; io_lvds_rxp                                                                     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; io_lvds_txn                                                                     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; io_lvds_txp                                                                     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; io_db1_2                                                                        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; io_db1_3                                                                        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; io_db1_4                                                                        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; io_db1_5                                                                        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; io_db1_6                                                                        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; io_tp2                                                                          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; io_tp7                                                                          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; io_tp8                                                                          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; io_tp9                                                                          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pa_inttr                                                                        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pa_exttr                                                                        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; asmi_interface:asmi_interface_i|asmi_asmi_parallel_0:asmi_inst|sd2~ALTERA_DCLK  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; asmi_interface:asmi_interface_i|asmi_asmi_parallel_0:asmi_inst|sd2~ALTERA_SCE   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; asmi_interface:asmi_interface_i|asmi_asmi_parallel_0:asmi_inst|sd2~ALTERA_SDO   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; phy_mdio                                                                        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; clk_sda1                                                                        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; clk_scl1                                                                        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; io_adc_scl                                                                      ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; io_adc_sda                                                                      ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; io_scl2                                                                         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; io_sda2                                                                         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; phy_rst_n                                                                       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; io_phone_tip                                                                    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; phy_clk125                                                                      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rffe_ad9866_clk76p8                                                             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; phy_rx_clk                                                                      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; io_cn10                                                                         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; asmi_interface:asmi_interface_i|asmi_asmi_parallel_0:asmi_inst|sd2~ALTERA_DATA0 ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; io_phone_ring                                                                   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; io_cn8                                                                          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; phy_rx[0]                                                                       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; phy_rx[1]                                                                       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; phy_rx[2]                                                                       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; phy_rx[3]                                                                       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; phy_rx_dv                                                                       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rffe_ad9866_rxsync                                                              ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rffe_ad9866_rx[4]                                                               ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rffe_ad9866_rx[3]                                                               ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rffe_ad9866_rx[2]                                                               ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rffe_ad9866_rx[1]                                                               ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rffe_ad9866_rx[0]                                                               ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rffe_ad9866_rx[5]                                                               ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; io_cn9                                                                          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+---------------------------------------------------------------------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; On                       ;
; nCEO                                                             ; Unreserved               ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+---------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                     ;
+---------------------------------------+---------------------------------------+-------------------+
; Source Clock(s)                       ; Destination Clock(s)                  ; Delay Added in ns ;
+---------------------------------------+---------------------------------------+-------------------+
; clock_76p8MHz                         ; clock_153p6_mhz                       ; 97.2              ;
; clock_2_5MHz,phy_rx_clk,I/O           ; clock_ethrxintfast,clock_ethrxintslow ; 30.8              ;
; clock_76p8MHz                         ; clock_76p8MHz                         ; 9.8               ;
; clock_2_5MHz                          ; clock_2_5MHz                          ; 4.9               ;
; clock_ethtxintfast,clock_ethtxintslow ; clock_ethtxintfast,clock_ethtxintslow ; 4.1               ;
; clock_153p6_mhz                       ; clock_153p6_mhz                       ; 3.0               ;
; I/O                                   ; clock_ethrxintfast,clock_ethrxintslow ; 2.9               ;
+---------------------------------------+---------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                ; Destination Register                                                                                                                                                                     ; Delay Added in ns ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; phy_rx_dv                                                                                                                                                      ; network:network_inst|rgmii_recv:rgmii_recv_inst|ddio_in:ddio_in_inst|altddio_in:ALTDDIO_IN_component|ddio_in_eef:auto_generated|input_cell_h[4]                                          ; 1.819             ;
; phy_rx_clk                                                                                                                                                     ; network:network_inst|mac_recv:mac_recv_inst|temp_remote_mac[43]                                                                                                                          ; 0.810             ;
; phy_rx_clk_div2                                                                                                                                                ; network:network_inst|mac_recv:mac_recv_inst|temp_remote_mac[43]                                                                                                                          ; 0.810             ;
; speed_1gb_clksel                                                                                                                                               ; network:network_inst|mac_recv:mac_recv_inst|temp_remote_mac[43]                                                                                                                          ; 0.810             ;
; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|varcic:varcic_inst_I1|out_data[10]                                                                        ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:AE|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a28~porta_datain_reg0  ; 0.669             ;
; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|varcic:varcic_inst_I1|out_data[0]                                                                         ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:AE|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a18~porta_datain_reg0  ; 0.666             ;
; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|varcic:varcic_inst_I1|out_data[1]                                                                         ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:AE|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a19~porta_datain_reg0  ; 0.666             ;
; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|varcic:varcic_inst_I1|out_data[9]                                                                         ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:AE|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a27~porta_datain_reg0  ; 0.666             ;
; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|varcic:varcic_inst_I1|out_data[3]                                                                         ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:AE|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a21~porta_datain_reg0  ; 0.666             ;
; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|varcic:varcic_inst_I1|out_data[6]                                                                         ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:AE|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a24~porta_datain_reg0  ; 0.666             ;
; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|varcic:varcic_inst_I1|out_data[7]                                                                         ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:AE|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a25~porta_datain_reg0  ; 0.666             ;
; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|varcic:varcic_inst_I1|out_data[5]                                                                         ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:AE|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a23~porta_datain_reg0  ; 0.651             ;
; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|varcic:varcic_inst_I1|out_data[11]                                                                        ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:AE|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a29~porta_datain_reg0  ; 0.644             ;
; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|varcic:varcic_inst_I1|out_data[12]                                                                        ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:AE|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a30~porta_datain_reg0  ; 0.644             ;
; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|varcic:varcic_inst_I1|out_data[14]                                                                        ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:AE|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a32~porta_datain_reg0  ; 0.644             ;
; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|varcic:varcic_inst_I1|out_data[15]                                                                        ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:AE|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a33~porta_datain_reg0  ; 0.644             ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|varcic:varcic_inst_I1|out_data[2]                                                                                   ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:CG|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a20~porta_datain_reg0            ; 0.621             ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|varcic:varcic_inst_I1|out_data[3]                                                                                   ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:CG|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a21~porta_datain_reg0            ; 0.621             ;
; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|varcic:varcic_inst_I1|out_data[1]                                                                         ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:AE|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a19~porta_datain_reg0  ; 0.619             ;
; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|varcic:varcic_inst_I1|out_data[2]                                                                         ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:AE|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a20~porta_datain_reg0  ; 0.619             ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|varcic:varcic_inst_I1|out_data[4]                                                                                   ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:CG|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a22~porta_datain_reg0            ; 0.618             ;
; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|varcic:varcic_inst_I1|out_data[5]                                                                         ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:AE|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a23~porta_datain_reg0  ; 0.617             ;
; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|varcic:varcic_inst_I1|out_data[6]                                                                         ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:AE|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a24~porta_datain_reg0  ; 0.617             ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|varcic:varcic_inst_I1|out_data[7]                                                                                   ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:CG|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a25~porta_datain_reg0            ; 0.617             ;
; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|varcic:varcic_inst_I1|out_data[7]                                                                         ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:AE|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a25~porta_datain_reg0  ; 0.616             ;
; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|varcic:varcic_inst_I1|out_data[14]                                                                        ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:AE|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a32~porta_datain_reg0  ; 0.616             ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|varcic:varcic_inst_I1|out_data[12]                                                                                  ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:CG|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a30~porta_datain_reg0            ; 0.616             ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|varcic:varcic_inst_I1|out_data[9]                                                                                   ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:CG|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a27~porta_datain_reg0            ; 0.615             ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|varcic:varcic_inst_I1|out_data[10]                                                                                  ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:CG|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a28~porta_datain_reg0            ; 0.615             ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|varcic:varcic_inst_I1|out_data[11]                                                                                  ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:CG|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a29~porta_datain_reg0            ; 0.615             ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|varcic:varcic_inst_I1|out_data[15]                                                                                  ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:BF|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a33~porta_datain_reg0            ; 0.615             ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|varcic:varcic_inst_I1|out_data[6]                                                                                   ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:CG|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a24~porta_datain_reg0            ; 0.615             ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|waddr[4]                                                                                     ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:AE|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a17~porta_address_reg0 ; 0.615             ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|waddr[3]                                                                                     ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:AE|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a17~porta_address_reg0 ; 0.615             ;
; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|varcic:varcic_inst_I1|out_data[12]                                                                        ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:AE|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a30~porta_datain_reg0  ; 0.614             ;
; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|varcic:varcic_inst_I1|out_data[13]                                                                        ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:AE|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a31~porta_datain_reg0  ; 0.614             ;
; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|varcic:varcic_inst_I1|out_data[8]                                                                         ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:AE|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a26~porta_datain_reg0  ; 0.613             ;
; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|varcic:varcic_inst_I1|out_data[9]                                                                         ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:AE|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a27~porta_datain_reg0  ; 0.613             ;
; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|varcic:varcic_inst_I1|out_data[0]                                                                         ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:AE|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a18~porta_datain_reg0  ; 0.613             ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|waddr[5]                                                                                     ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:AE|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a17~porta_address_reg0 ; 0.612             ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|waddr[2]                                                                                     ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:AE|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a17~porta_address_reg0 ; 0.612             ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|waddr[1]                                                                                     ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:AE|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a17~porta_address_reg0 ; 0.612             ;
; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|varcic:varcic_inst_I1|out_data[3]                                                                         ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:AE|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a21~porta_datain_reg0  ; 0.612             ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|varcic:varcic_inst_I1|out_data[11]                                                                        ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a29~porta_datain_reg0  ; 0.611             ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|varcic:varcic_inst_I1|out_data[8]                                                                                   ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:CG|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a26~porta_datain_reg0            ; 0.610             ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|varcic:varcic_inst_I1|out_data[0]                                                                                   ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:CG|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a18~porta_datain_reg0            ; 0.609             ;
; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|varcic:varcic_inst_I1|out_data[4]                                                                         ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:AE|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a22~porta_datain_reg0  ; 0.609             ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|waddr[0]                                                                                     ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:CG|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a35~porta_address_reg0           ; 0.609             ;
; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|varcic:varcic_inst_I1|out_data[10]                                                                        ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:AE|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a28~porta_datain_reg0  ; 0.608             ;
; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|varcic:varcic_inst_I1|out_data[15]                                                                        ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:AE|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a33~porta_datain_reg0  ; 0.608             ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|varcic:varcic_inst_Q1|out_data[0]                                                                         ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a0~porta_datain_reg0   ; 0.608             ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|varcic:varcic_inst_I1|out_data[4]                                                                         ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a22~porta_datain_reg0  ; 0.608             ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|varcic:varcic_inst_I1|out_data[5]                                                                         ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a23~porta_datain_reg0  ; 0.608             ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|varcic:varcic_inst_I1|out_data[6]                                                                         ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a24~porta_datain_reg0  ; 0.608             ;
; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|varcic:varcic_inst_I1|out_data[11]                                                                        ; radio:radio_i|receiver_nco:VNA1.MDC[3].receiver_inst|firX8R8:fir2|fir256:AE|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a29~porta_datain_reg0  ; 0.606             ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|varcic:varcic_inst_I1|out_data[5]                                                                                   ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:CG|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a23~porta_datain_reg0            ; 0.605             ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|varcic:varcic_inst_I1|out_data[13]                                                                        ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a31~porta_datain_reg0  ; 0.605             ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|varcic:varcic_inst_I1|out_data[14]                                                                        ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a32~porta_datain_reg0  ; 0.605             ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|varcic:varcic_inst_I1|out_data[8]                                                                         ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a26~porta_datain_reg0  ; 0.604             ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|varcic:varcic_inst_I1|out_data[9]                                                                         ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a27~porta_datain_reg0  ; 0.602             ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|varcic:varcic_inst_I1|out_data[10]                                                                        ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a28~porta_datain_reg0  ; 0.602             ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|varcic:varcic_inst_I1|out_data[2]                                                                         ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a20~porta_datain_reg0  ; 0.602             ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|varcic:varcic_inst_I1|out_data[3]                                                                         ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a21~porta_datain_reg0  ; 0.602             ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|varcic:varcic_inst_I1|out_data[7]                                                                         ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a25~porta_datain_reg0  ; 0.602             ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|varcic:varcic_inst_I1|out_data[12]                                                                        ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a30~porta_datain_reg0  ; 0.601             ;
; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|varcic:varcic_inst_I1|out_data[4]                                                                         ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:AE|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a22~porta_datain_reg0  ; 0.599             ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|varcic:varcic_inst_I1|out_data[15]                                                                        ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a33~porta_datain_reg0  ; 0.599             ;
; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|varcic:varcic_inst_I1|out_data[13]                                                                        ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:AE|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a31~porta_datain_reg0  ; 0.598             ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|varcic:varcic_inst_I1|out_data[1]                                                                                   ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:CG|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a19~porta_datain_reg0            ; 0.596             ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|varcic:varcic_inst_Q1|out_data[15]                                                                                  ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:AE|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a16~porta_datain_reg0            ; 0.596             ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|varcic:varcic_inst_I1|out_data[13]                                                                                  ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:CG|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a31~porta_datain_reg0            ; 0.594             ;
; radio:radio_i|receiver_nco:VNA1.receiver_0|varcic:varcic_inst_I1|out_data[14]                                                                                  ; radio:radio_i|receiver_nco:VNA1.receiver_0|firX8R8:fir2|fir256:CG|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a32~porta_datain_reg0            ; 0.594             ;
; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|varcic:varcic_inst_I1|out_data[2]                                                                         ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:AE|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a20~porta_datain_reg0  ; 0.590             ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|varcic:varcic_inst_I1|out_data[0]                                                                         ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a18~porta_datain_reg0  ; 0.590             ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|varcic:varcic_inst_I1|out_data[1]                                                                         ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a19~porta_datain_reg0  ; 0.590             ;
; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|varcic:varcic_inst_I1|out_data[8]                                                                         ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:AE|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a26~porta_datain_reg0  ; 0.588             ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|waddr[6]                                                                                     ; radio:radio_i|receiver_nco:VNA1.MDC[2].receiver_inst|firX8R8:fir2|fir256:AE|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a17~porta_address_reg0 ; 0.586             ;
; control:control_i|iresp[37]                                                                                                                                    ; usopenhpsdr1:usopenhpsdr1_i|udp_data[5]                                                                                                                                                  ; 0.557             ;
; network:network_inst|local_ip[2]                                                                                                                               ; network:network_inst|ip_send:ip_send_inst|shift_reg[34]                                                                                                                                  ; 0.456             ;
; network:network_inst|local_ip[9]                                                                                                                               ; network:network_inst|ip_send:ip_send_inst|shift_reg[41]                                                                                                                                  ; 0.456             ;
; network:network_inst|local_ip[17]                                                                                                                              ; network:network_inst|ip_send:ip_send_inst|shift_reg[49]                                                                                                                                  ; 0.456             ;
; network:network_inst|local_ip[25]                                                                                                                              ; network:network_inst|ip_send:ip_send_inst|shift_reg[57]                                                                                                                                  ; 0.456             ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|caddr[0]                                                                           ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|firromH:rom|altsyncram:altsyncram_component|altsyncram_md91:auto_generated|ram_block1a17~porta_address_reg0  ; 0.393             ;
; asmi_interface:asmi_interface_i|asmi_asmi_parallel_0:asmi_inst|scfifo:scfifo3|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[0] ; asmi_interface:asmi_interface_i|asmi_asmi_parallel_0:asmi_inst|scfifo:scfifo3|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|altsyncram_2lm1:FIFOram|ram_block1a0~porta_address_reg0      ; 0.387             ;
; usbs_fifo:usbs_fifo_i|dcfifo:fifo_i|dcfifo_svh1:auto_generated|wrptr_g[2]                                                                                      ; usbs_fifo:usbs_fifo_i|dcfifo:fifo_i|dcfifo_svh1:auto_generated|altsyncram_5721:fifo_ram|ram_block8a11~porta_address_reg0                                                                 ; 0.378             ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|banksel                                                                            ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|firromH:rom|altsyncram:altsyncram_component|altsyncram_qd91:auto_generated|ram_block1a17~porta_address_reg0  ; 0.375             ;
; dsiq_fifo:dsiq_fifo_i|dcfifo_mixed_widths:fifo_i|dcfifo_92i1:auto_generated|a_graycounter_5p6:rdptr_g1p|counter5a8                                             ; dsiq_fifo:dsiq_fifo_i|dcfifo_mixed_widths:fifo_i|dcfifo_92i1:auto_generated|altsyncram_4qu:fifo_ram|ram_block11a2~portb_address_reg0                                                     ; 0.359             ;
; dsiq_fifo:dsiq_fifo_i|dcfifo_mixed_widths:fifo_i|dcfifo_92i1:auto_generated|a_graycounter_5p6:rdptr_g1p|counter5a6                                             ; dsiq_fifo:dsiq_fifo_i|dcfifo_mixed_widths:fifo_i|dcfifo_92i1:auto_generated|altsyncram_4qu:fifo_ram|ram_block11a2~portb_address_reg0                                                     ; 0.359             ;
; dsiq_fifo:dsiq_fifo_i|dcfifo_mixed_widths:fifo_i|dcfifo_92i1:auto_generated|a_graycounter_5p6:rdptr_g1p|counter5a7                                             ; dsiq_fifo:dsiq_fifo_i|dcfifo_mixed_widths:fifo_i|dcfifo_92i1:auto_generated|altsyncram_4qu:fifo_ram|ram_block11a2~portb_address_reg0                                                     ; 0.359             ;
; dsiq_fifo:dsiq_fifo_i|dcfifo_mixed_widths:fifo_i|dcfifo_92i1:auto_generated|a_graycounter_5p6:rdptr_g1p|counter5a4                                             ; dsiq_fifo:dsiq_fifo_i|dcfifo_mixed_widths:fifo_i|dcfifo_92i1:auto_generated|altsyncram_4qu:fifo_ram|ram_block11a2~portb_address_reg0                                                     ; 0.359             ;
; dsiq_fifo:dsiq_fifo_i|dcfifo_mixed_widths:fifo_i|dcfifo_92i1:auto_generated|a_graycounter_5p6:rdptr_g1p|counter5a5                                             ; dsiq_fifo:dsiq_fifo_i|dcfifo_mixed_widths:fifo_i|dcfifo_92i1:auto_generated|altsyncram_4qu:fifo_ram|ram_block11a2~portb_address_reg0                                                     ; 0.359             ;
; dsiq_fifo:dsiq_fifo_i|dcfifo_mixed_widths:fifo_i|dcfifo_92i1:auto_generated|a_graycounter_5p6:rdptr_g1p|counter5a3                                             ; dsiq_fifo:dsiq_fifo_i|dcfifo_mixed_widths:fifo_i|dcfifo_92i1:auto_generated|altsyncram_4qu:fifo_ram|ram_block11a2~portb_address_reg0                                                     ; 0.359             ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|varcic:varcic_inst_Q1|out_data[1]                                                                         ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a1~porta_datain_reg0   ; 0.240             ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|varcic:varcic_inst_Q1|out_data[2]                                                                         ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a2~porta_datain_reg0   ; 0.240             ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|varcic:varcic_inst_Q1|out_data[5]                                                                         ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a5~porta_datain_reg0   ; 0.238             ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|varcic:varcic_inst_Q1|out_data[6]                                                                         ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a6~porta_datain_reg0   ; 0.238             ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|varcic:varcic_inst_Q1|out_data[11]                                                                        ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a11~porta_datain_reg0  ; 0.234             ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|varcic:varcic_inst_Q1|out_data[12]                                                                        ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a12~porta_datain_reg0  ; 0.234             ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|varcic:varcic_inst_Q1|out_data[3]                                                                         ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a3~porta_datain_reg0   ; 0.233             ;
; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|varcic:varcic_inst_Q1|out_data[4]                                                                         ; radio:radio_i|receiver_nco:VNA1.MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a4~porta_datain_reg0   ; 0.233             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (16303): High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time
    Info (16304): Mode behavior is affected by advanced setting Perform Register Retiming for Performance (default for this mode is On)
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (119006): Selected device EP4CE22E22C8 for design "hl2b5up"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (15535): Implemented PLL "ethpll:ethpll_inst|altpll:altpll_component|ethpll_altpll:auto_generated|pll1" as Cyclone IV E PLL type File: C:/dev/git/Radioberry-2.x/gateware-ethernet-p1/db/ethpll_altpll.v Line: 45
    Info (15099): Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for ethpll:ethpll_inst|altpll:altpll_component|ethpll_altpll:auto_generated|wire_pll1_clk[0] port File: C:/dev/git/Radioberry-2.x/gateware-ethernet-p1/db/ethpll_altpll.v Line: 45
    Info (15099): Implementing clock multiplication of 1, clock division of 1, and phase shift of 135 degrees (3000 ps) for ethpll:ethpll_inst|altpll:altpll_component|ethpll_altpll:auto_generated|wire_pll1_clk[1] port File: C:/dev/git/Radioberry-2.x/gateware-ethernet-p1/db/ethpll_altpll.v Line: 45
    Info (15099): Implementing clock multiplication of 1, clock division of 50, and phase shift of 0 degrees (0 ps) for remote_update_app:remote_update_app_i|altera_remote_update_core:remote_update_core|rublock_clock~0 port File: C:/dev/git/Radioberry-2.x/gateware-ethernet-p1/rtl/altera_remote_update_core.v Line: 134
    Info (15099): Implementing clock multiplication of 1, clock division of 5, and phase shift of 99 degrees (11000 ps) for ethpll:ethpll_inst|altpll:altpll_component|ethpll_altpll:auto_generated|wire_pll1_clk[3] port File: C:/dev/git/Radioberry-2.x/gateware-ethernet-p1/db/ethpll_altpll.v Line: 45
    Info (15099): Implementing clock multiplication of 1, clock division of 10, and phase shift of 0 degrees (0 ps) for ethpll:ethpll_inst|altpll:altpll_component|ethpll_altpll:auto_generated|wire_pll1_clk[4] port File: C:/dev/git/Radioberry-2.x/gateware-ethernet-p1/db/ethpll_altpll.v Line: 45
Info (15535): Implemented PLL "ad9866pll:ad9866pll_inst|altpll:altpll_component|ad9866pll_altpll:auto_generated|pll1" as Cyclone IV E PLL type File: C:/dev/git/Radioberry-2.x/gateware-ethernet-p1/db/ad9866pll_altpll.v Line: 50
    Info (15099): Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for ad9866pll:ad9866pll_inst|altpll:altpll_component|ad9866pll_altpll:auto_generated|wire_pll1_clk[0] port File: C:/dev/git/Radioberry-2.x/gateware-ethernet-p1/db/ad9866pll_altpll.v Line: 50
    Info (15099): Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for ad9866pll:ad9866pll_inst|altpll:altpll_component|ad9866pll_altpll:auto_generated|wire_pll1_clk[1] port File: C:/dev/git/Radioberry-2.x/gateware-ethernet-p1/db/ad9866pll_altpll.v Line: 50
Info (171004): Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE10E22C8 is compatible
    Info (176445): Device EP4CE6E22C8 is compatible
    Info (176445): Device EP4CE15E22C8 is compatible
Critical Warning (169123): Ignored reserve pin assignment to SPI programming pin Data[1]/ASDO File: C:/dev/git/Radioberry-2.x/gateware-ethernet-p1/rtl/asmi_asmi_parallel_0.v Line: 464
Critical Warning (169123): Ignored reserve pin assignment to SPI programming pin FLASH_nCE/nCSO File: C:/dev/git/Radioberry-2.x/gateware-ethernet-p1/rtl/asmi_asmi_parallel_0.v Line: 464
Critical Warning (169123): Ignored reserve pin assignment to SPI programming pin DCLK File: C:/dev/git/Radioberry-2.x/gateware-ethernet-p1/rtl/asmi_asmi_parallel_0.v Line: 464
Critical Warning (169123): Ignored reserve pin assignment to SPI programming pin Data[0] File: C:/dev/git/Radioberry-2.x/gateware-ethernet-p1/rtl/asmi_asmi_parallel_0.v Line: 464
Warning (169143): Ignored configuration mode setting -- set configuration mode to remote update mode operating in Active Serial programming mode File: C:/dev/git/Radioberry-2.x/gateware-ethernet-p1/rtl/altera_remote_update_core.v Line: 746
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_92i1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_e09:dffpipe17|dffe18a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_c09:dffpipe13|dffe14a* 
    Info (332165): Entity dcfifo_bdj1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_g09:dffpipe17|dffe18a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_f09:dffpipe14|dffe15a* 
    Info (332165): Entity dcfifo_dqo1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_re9:dffpipe15|dffe16a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a* 
    Info (332165): Entity dcfifo_pih1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_te9:dffpipe10|dffe11a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_se9:dffpipe7|dffe8a* 
    Info (332165): Entity dcfifo_svh1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_i09:dffpipe12|dffe13a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_h09:dffpipe9|dffe10a* 
Info (332104): Reading SDC File: 'sdc/hermeslite.sdc'
Warning (332174): Ignored filter at hermeslite.sdc(62): ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2] could not be matched with a port or pin or register or keeper or net or combinational node or node File: C:/dev/git/Radioberry-2.x/gateware-ethernet-p1/sdc/hermeslite.sdc Line: 62
Critical Warning (332049): Ignored create_generated_clock at hermeslite.sdc(62): Argument <targets> is not an object ID File: C:/dev/git/Radioberry-2.x/gateware-ethernet-p1/sdc/hermeslite.sdc Line: 62
    Info (332050): create_generated_clock -source {ad9866pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 16 -divide_by 5 -duty_cycle 50.00 -name clock_245p76_mhz {ad9866pll_inst|altpll_component|auto_generated|pll1|clk[2]} File: C:/dev/git/Radioberry-2.x/gateware-ethernet-p1/sdc/hermeslite.sdc Line: 62
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 22 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  400.000 clock_2_5MHz
    Info (332111):   80.000 clock_12p5MHz
    Info (332111):   40.000  clock_25MHz
    Info (332111):   13.020 clock_76p8MHz
    Info (332111):    8.000 clock_90_125MHz
    Info (332111):    8.000 clock_125MHz
    Info (332111):    6.510 clock_153p6_mhz
    Info (332111):    8.000 clock_ethrxintfast
    Info (332111):   80.000 clock_ethrxintslow
    Info (332111):    8.000 clock_ethtxextfast
    Info (332111):   40.000 clock_ethtxextslow
    Info (332111):    8.000 clock_ethtxintfast
    Info (332111):   80.000 clock_ethtxintslow
    Info (332111):    8.000 clock_txoutputfast
    Info (332111):   40.000 clock_txoutputslow
    Info (332111):    8.000   phy_clk125
    Info (332111):    8.000   phy_rx_clk
    Info (332111):   13.020 rffe_ad9866_clk76p8
    Info (332111):    6.510 virt_ad9866_rxclk_rx
    Info (332111):    6.510 virt_ad9866_rxclk_tx
    Info (332111):    8.000 virt_phy_rx_clk_fast
    Info (332111):   40.000 virt_phy_rx_clk_slow
Info (176353): Automatically promoted node ad9866pll:ad9866pll_inst|altpll:altpll_component|ad9866pll_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_3) File: C:/dev/git/Radioberry-2.x/gateware-ethernet-p1/db/ad9866pll_altpll.v Line: 92
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13
Info (176353): Automatically promoted node ad9866pll:ad9866pll_inst|altpll:altpll_component|ad9866pll_altpll:auto_generated|wire_pll1_clk[1] (placed in counter C1 of PLL_3) File: C:/dev/git/Radioberry-2.x/gateware-ethernet-p1/db/ad9866pll_altpll.v Line: 92
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14
Info (176353): Automatically promoted node ethpll:ethpll_inst|altpll:altpll_component|ethpll_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C2 of PLL_4) File: C:/dev/git/Radioberry-2.x/gateware-ethernet-p1/db/ethpll_altpll.v Line: 80
    Info (176355): Automatically promoted altclkctrl:ethtxint_clkmux_i|altclkctrl_0hi:auto_generated|clkctrl1 to use location or clock signal Global Clock CLKCTRL_G15 File: C:/dev/git/Radioberry-2.x/gateware-ethernet-p1/db/altclkctrl_0hi.tdf Line: 32
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17
Info (176353): Automatically promoted node ethpll:ethpll_inst|altpll:altpll_component|ethpll_altpll:auto_generated|wire_pll1_clk[1] (placed in counter C4 of PLL_4) File: C:/dev/git/Radioberry-2.x/gateware-ethernet-p1/db/ethpll_altpll.v Line: 80
    Info (176355): Automatically promoted altclkctrl:ethtxext_clkmux_i|altclkctrl_0hi:auto_generated|clkctrl1 to use location or clock signal Global Clock CLKCTRL_G19 File: C:/dev/git/Radioberry-2.x/gateware-ethernet-p1/db/altclkctrl_0hi.tdf Line: 32
Info (176353): Automatically promoted node ethpll:ethpll_inst|altpll:altpll_component|ethpll_altpll:auto_generated|wire_pll1_clk[3] (placed in counter C1 of PLL_4) File: C:/dev/git/Radioberry-2.x/gateware-ethernet-p1/db/ethpll_altpll.v Line: 80
    Info (176355): Automatically promoted altclkctrl:ethtxext_clkmux_i|altclkctrl_0hi:auto_generated|clkctrl1 to use location or clock signal Global Clock CLKCTRL_G19 File: C:/dev/git/Radioberry-2.x/gateware-ethernet-p1/db/altclkctrl_0hi.tdf Line: 32
Info (176353): Automatically promoted node ethpll:ethpll_inst|altpll:altpll_component|ethpll_altpll:auto_generated|wire_pll1_clk[4] (placed in counter C0 of PLL_4) File: C:/dev/git/Radioberry-2.x/gateware-ethernet-p1/db/ethpll_altpll.v Line: 80
    Info (176355): Automatically promoted altclkctrl:ethtxint_clkmux_i|altclkctrl_0hi:auto_generated|clkctrl1 to use location or clock signal Global Clock CLKCTRL_G15 File: C:/dev/git/Radioberry-2.x/gateware-ethernet-p1/db/altclkctrl_0hi.tdf Line: 32
Info (176353): Automatically promoted node remote_update_app:remote_update_app_i|altera_remote_update_core:remote_update_core|rublock_clock~0 (placed in counter C3 of PLL_4) File: C:/dev/git/Radioberry-2.x/gateware-ethernet-p1/db/ethpll_altpll.v Line: 80
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18
Info (176353): Automatically promoted node ethup  File: C:/dev/git/Radioberry-2.x/gateware-ethernet-p1/rtl/hermeslite.v Line: 208
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Warning (176548): DDIO pin "phy_rx_dv" is placed at location "PIN 54", but this dedicated clock I/O location cannot directly feed the data-in ports of the DDIO input registers, and consequently, this DDIO input circuit may not meet timing. File: C:/dev/git/Radioberry-2.x/gateware-ethernet-p1/rtl/hermeslite.v Line: 43
Info (176466): Following DDIO Input nodes are constrained by the Fitter to improve DDIO timing
    Info (176467): Node "network:network_inst|rgmii_recv:rgmii_recv_inst|ddio_in:ddio_in_inst|altddio_in:ALTDDIO_IN_component|ddio_in_eef:auto_generated|input_cell_h[0]" is constrained to location LAB_X34_Y1_N0 to improve DDIO timing File: C:/dev/git/Radioberry-2.x/gateware-ethernet-p1/db/ddio_in_eef.tdf Line: 32
    Info (176467): Node "network:network_inst|rgmii_recv:rgmii_recv_inst|ddio_in:ddio_in_inst|altddio_in:ALTDDIO_IN_component|ddio_in_eef:auto_generated|input_cell_l[0]" is constrained to location LAB_X34_Y1_N0 to improve DDIO timing File: C:/dev/git/Radioberry-2.x/gateware-ethernet-p1/db/ddio_in_eef.tdf Line: 33
    Info (176467): Node "network:network_inst|rgmii_recv:rgmii_recv_inst|ddio_in:ddio_in_inst|altddio_in:ALTDDIO_IN_component|ddio_in_eef:auto_generated|input_latch_l[0]" is constrained to location LAB_X34_Y1_N0 to improve DDIO timing File: C:/dev/git/Radioberry-2.x/gateware-ethernet-p1/db/ddio_in_eef.tdf Line: 34
    Info (176467): Node "phy_rx[0]~input" is constrained to location IOIBUF_X34_Y0_N22 to improve DDIO timing File: C:/dev/git/Radioberry-2.x/gateware-ethernet-p1/rtl/hermeslite.v Line: 42
    Info (176467): Node "phy_rx[0]" is constrained to location PIN 58 to improve DDIO timing File: C:/dev/git/Radioberry-2.x/gateware-ethernet-p1/rtl/hermeslite.v Line: 42
    Info (176467): Node "network:network_inst|rgmii_recv:rgmii_recv_inst|ddio_in:ddio_in_inst|altddio_in:ALTDDIO_IN_component|ddio_in_eef:auto_generated|input_cell_h[1]" is constrained to location LAB_X34_Y1_N0 to improve DDIO timing File: C:/dev/git/Radioberry-2.x/gateware-ethernet-p1/db/ddio_in_eef.tdf Line: 32
    Info (176467): Node "network:network_inst|rgmii_recv:rgmii_recv_inst|ddio_in:ddio_in_inst|altddio_in:ALTDDIO_IN_component|ddio_in_eef:auto_generated|input_cell_l[1]" is constrained to location LAB_X34_Y1_N0 to improve DDIO timing File: C:/dev/git/Radioberry-2.x/gateware-ethernet-p1/db/ddio_in_eef.tdf Line: 33
    Info (176467): Node "network:network_inst|rgmii_recv:rgmii_recv_inst|ddio_in:ddio_in_inst|altddio_in:ALTDDIO_IN_component|ddio_in_eef:auto_generated|input_latch_l[1]" is constrained to location LAB_X34_Y1_N0 to improve DDIO timing File: C:/dev/git/Radioberry-2.x/gateware-ethernet-p1/db/ddio_in_eef.tdf Line: 34
    Info (176467): Node "phy_rx[1]~input" is constrained to location IOIBUF_X34_Y0_N1 to improve DDIO timing File: C:/dev/git/Radioberry-2.x/gateware-ethernet-p1/rtl/hermeslite.v Line: 42
    Info (176467): Node "phy_rx[1]" is constrained to location PIN 59 to improve DDIO timing File: C:/dev/git/Radioberry-2.x/gateware-ethernet-p1/rtl/hermeslite.v Line: 42
    Info (176467): Node "network:network_inst|rgmii_recv:rgmii_recv_inst|ddio_in:ddio_in_inst|altddio_in:ALTDDIO_IN_component|ddio_in_eef:auto_generated|input_cell_h[2]" is constrained to location LAB_X36_Y1_N0 to improve DDIO timing File: C:/dev/git/Radioberry-2.x/gateware-ethernet-p1/db/ddio_in_eef.tdf Line: 32
    Info (176467): Node "network:network_inst|rgmii_recv:rgmii_recv_inst|ddio_in:ddio_in_inst|altddio_in:ALTDDIO_IN_component|ddio_in_eef:auto_generated|input_cell_l[2]" is constrained to location LAB_X36_Y1_N0 to improve DDIO timing File: C:/dev/git/Radioberry-2.x/gateware-ethernet-p1/db/ddio_in_eef.tdf Line: 33
    Info (176467): Node "network:network_inst|rgmii_recv:rgmii_recv_inst|ddio_in:ddio_in_inst|altddio_in:ALTDDIO_IN_component|ddio_in_eef:auto_generated|input_latch_l[2]" is constrained to location LAB_X36_Y1_N0 to improve DDIO timing File: C:/dev/git/Radioberry-2.x/gateware-ethernet-p1/db/ddio_in_eef.tdf Line: 34
    Info (176467): Node "phy_rx[2]~input" is constrained to location IOIBUF_X36_Y0_N22 to improve DDIO timing File: C:/dev/git/Radioberry-2.x/gateware-ethernet-p1/rtl/hermeslite.v Line: 42
    Info (176467): Node "phy_rx[2]" is constrained to location PIN 60 to improve DDIO timing File: C:/dev/git/Radioberry-2.x/gateware-ethernet-p1/rtl/hermeslite.v Line: 42
    Info (176467): Node "network:network_inst|rgmii_recv:rgmii_recv_inst|ddio_in:ddio_in_inst|altddio_in:ALTDDIO_IN_component|ddio_in_eef:auto_generated|input_cell_h[3]" is constrained to location LAB_X38_Y1_N0 to improve DDIO timing File: C:/dev/git/Radioberry-2.x/gateware-ethernet-p1/db/ddio_in_eef.tdf Line: 32
    Info (176467): Node "network:network_inst|rgmii_recv:rgmii_recv_inst|ddio_in:ddio_in_inst|altddio_in:ALTDDIO_IN_component|ddio_in_eef:auto_generated|input_cell_l[3]" is constrained to location LAB_X38_Y1_N0 to improve DDIO timing File: C:/dev/git/Radioberry-2.x/gateware-ethernet-p1/db/ddio_in_eef.tdf Line: 33
    Info (176467): Node "network:network_inst|rgmii_recv:rgmii_recv_inst|ddio_in:ddio_in_inst|altddio_in:ALTDDIO_IN_component|ddio_in_eef:auto_generated|input_latch_l[3]" is constrained to location LAB_X38_Y1_N0 to improve DDIO timing File: C:/dev/git/Radioberry-2.x/gateware-ethernet-p1/db/ddio_in_eef.tdf Line: 34
    Info (176467): Node "phy_rx[3]~input" is constrained to location IOIBUF_X38_Y0_N8 to improve DDIO timing File: C:/dev/git/Radioberry-2.x/gateware-ethernet-p1/rtl/hermeslite.v Line: 42
    Info (176467): Node "phy_rx[3]" is constrained to location PIN 64 to improve DDIO timing File: C:/dev/git/Radioberry-2.x/gateware-ethernet-p1/rtl/hermeslite.v Line: 42
    Info (176467): Node "network:network_inst|rgmii_recv:rgmii_recv_inst|ddio_in:ddio_in_inst|altddio_in:ALTDDIO_IN_component|ddio_in_eef:auto_generated|input_cell_h[4]" is constrained to location LAB_X27_Y1_N0 to improve DDIO timing File: C:/dev/git/Radioberry-2.x/gateware-ethernet-p1/db/ddio_in_eef.tdf Line: 32
    Info (176467): Node "network:network_inst|rgmii_recv:rgmii_recv_inst|ddio_in:ddio_in_inst|altddio_in:ALTDDIO_IN_component|ddio_in_eef:auto_generated|input_cell_l[4]" is constrained to location LAB_X27_Y1_N0 to improve DDIO timing File: C:/dev/git/Radioberry-2.x/gateware-ethernet-p1/db/ddio_in_eef.tdf Line: 33
    Info (176467): Node "network:network_inst|rgmii_recv:rgmii_recv_inst|ddio_in:ddio_in_inst|altddio_in:ALTDDIO_IN_component|ddio_in_eef:auto_generated|input_latch_l[4]" is constrained to location LAB_X27_Y1_N0 to improve DDIO timing File: C:/dev/git/Radioberry-2.x/gateware-ethernet-p1/db/ddio_in_eef.tdf Line: 34
    Info (176467): Node "phy_rx_dv~input" is constrained to location IOIBUF_X27_Y0_N8 to improve DDIO timing File: C:/dev/git/Radioberry-2.x/gateware-ethernet-p1/rtl/hermeslite.v Line: 43
    Info (176467): Node "phy_rx_dv" is constrained to location PIN 54 to improve DDIO timing File: C:/dev/git/Radioberry-2.x/gateware-ethernet-p1/rtl/hermeslite.v Line: 43
Info (176233): Starting register packing
Warning (176225): Can't pack node control:control_i|cw_support:cw_support_i|cw_power_timeout[5] to I/O pin File: C:/dev/git/Radioberry-2.x/gateware-ethernet-p1/rtl/cw_support.v Line: 42
    Warning (176228): Can't pack node control:control_i|debounce:de_phone_tip|pb_history[0] and I/O node io_phone_tip -- I/O node is a dedicated I/O pin File: C:/dev/git/Radioberry-2.x/gateware-ethernet-p1/rtl/debounce.v Line: 42
    Warning (176259): Can't pack logic cell control:control_i|cw_support:cw_support_i|cw_power_timeout[0] and I/O node "io_phone_tip" -- logic cell cannot be packed as I/O register File: C:/dev/git/Radioberry-2.x/gateware-ethernet-p1/rtl/cw_support.v Line: 42
    Warning (176259): Can't pack logic cell control:control_i|cw_support:cw_support_i|cw_power_timeout[3] and I/O node "io_phone_tip" -- logic cell cannot be packed as I/O register File: C:/dev/git/Radioberry-2.x/gateware-ethernet-p1/rtl/cw_support.v Line: 42
    Warning (176259): Can't pack logic cell control:control_i|cw_support:cw_support_i|cw_power_timeout[5] and I/O node "io_phone_tip" -- logic cell cannot be packed as I/O register File: C:/dev/git/Radioberry-2.x/gateware-ethernet-p1/rtl/cw_support.v Line: 42
Warning (176225): Can't pack node control:control_i|cw_support:cw_support_i|cw_power_timeout[5] to I/O pin File: C:/dev/git/Radioberry-2.x/gateware-ethernet-p1/rtl/cw_support.v Line: 42
    Warning (176228): Can't pack node control:control_i|debounce:de_phone_tip|pb_history[0] and I/O node io_phone_tip -- I/O node is a dedicated I/O pin File: C:/dev/git/Radioberry-2.x/gateware-ethernet-p1/rtl/debounce.v Line: 42
    Warning (176259): Can't pack logic cell control:control_i|cw_support:cw_support_i|cw_power_timeout[0] and I/O node "io_phone_tip" -- logic cell cannot be packed as I/O register File: C:/dev/git/Radioberry-2.x/gateware-ethernet-p1/rtl/cw_support.v Line: 42
    Warning (176259): Can't pack logic cell control:control_i|cw_support:cw_support_i|cw_power_timeout[3] and I/O node "io_phone_tip" -- logic cell cannot be packed as I/O register File: C:/dev/git/Radioberry-2.x/gateware-ethernet-p1/rtl/cw_support.v Line: 42
    Warning (176259): Can't pack logic cell control:control_i|cw_support:cw_support_i|cw_power_timeout[5] and I/O node "io_phone_tip" -- logic cell cannot be packed as I/O register File: C:/dev/git/Radioberry-2.x/gateware-ethernet-p1/rtl/cw_support.v Line: 42
Warning (176225): Can't pack node network:network_inst|mac_send:mac_send_inst|shift_reg[1] to I/O pin File: C:/dev/git/Radioberry-2.x/gateware-ethernet-p1/rtl/ethernet/mac_send.v Line: 69
    Warning (176259): Can't pack logic cell network:network_inst|mac_send:mac_send_inst|shift_reg[1] and I/O node "io_cn10" -- logic cell cannot be packed as I/O register File: C:/dev/git/Radioberry-2.x/gateware-ethernet-p1/rtl/ethernet/mac_send.v Line: 69
Warning (176225): Can't pack node network:network_inst|mac_send:mac_send_inst|shift_reg[1] to I/O pin File: C:/dev/git/Radioberry-2.x/gateware-ethernet-p1/rtl/ethernet/mac_send.v Line: 69
    Warning (176259): Can't pack logic cell network:network_inst|mac_send:mac_send_inst|shift_reg[1] and I/O node "io_cn10" -- logic cell cannot be packed as I/O register File: C:/dev/git/Radioberry-2.x/gateware-ethernet-p1/rtl/ethernet/mac_send.v Line: 69
Warning (176225): Can't pack node control:control_i|debounce:de_phone_ring|pb_history[0] to I/O pin File: C:/dev/git/Radioberry-2.x/gateware-ethernet-p1/rtl/debounce.v Line: 42
    Warning (176228): Can't pack node control:control_i|debounce:de_phone_ring|pb_history[0] and I/O node io_phone_ring -- I/O node is a dedicated I/O pin File: C:/dev/git/Radioberry-2.x/gateware-ethernet-p1/rtl/debounce.v Line: 42
Warning (176225): Can't pack node control:control_i|debounce:de_phone_ring|pb_history[0] to I/O pin File: C:/dev/git/Radioberry-2.x/gateware-ethernet-p1/rtl/debounce.v Line: 42
    Warning (176228): Can't pack node control:control_i|debounce:de_phone_ring|pb_history[0] and I/O node io_phone_ring -- I/O node is a dedicated I/O pin File: C:/dev/git/Radioberry-2.x/gateware-ethernet-p1/rtl/debounce.v Line: 42
Warning (176225): Can't pack node control:control_i|debounce:de_txinhibit|pb_history[0] to I/O pin File: C:/dev/git/Radioberry-2.x/gateware-ethernet-p1/rtl/debounce.v Line: 42
    Warning (176228): Can't pack node control:control_i|debounce:de_txinhibit|pb_history[0] and I/O node io_cn8 -- I/O node is a dedicated I/O pin File: C:/dev/git/Radioberry-2.x/gateware-ethernet-p1/rtl/debounce.v Line: 42
Warning (176225): Can't pack node control:control_i|debounce:de_txinhibit|pb_history[0] to I/O pin File: C:/dev/git/Radioberry-2.x/gateware-ethernet-p1/rtl/debounce.v Line: 42
    Warning (176228): Can't pack node control:control_i|debounce:de_txinhibit|pb_history[0] and I/O node io_cn8 -- I/O node is a dedicated I/O pin File: C:/dev/git/Radioberry-2.x/gateware-ethernet-p1/rtl/debounce.v Line: 42
Warning (176250): Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (176251): Ignoring some wildcard destinations of fast I/O register assignments
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "pwr_*" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "io_s*" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "io_adc_s*" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "clk_s*" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Input Register=ON" to "io_cn*" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Input Register=ON" to "io_adc_s*" matches multiple destination nodes -- some destinations are not valid targets for this assignment
Info (176235): Finished register packing
    Extra Info (176218): Packed 1272 registers into blocks of type Embedded multiplier block
    Extra Info (176218): Packed 76 registers into blocks of type Embedded multiplier output
    Extra Info (176218): Packed 9 registers into blocks of type I/O Input Buffer
    Extra Info (176218): Packed 19 registers into blocks of type I/O Output Buffer
    Extra Info (176220): Created 569 register duplicates
Warning (15064): PLL "ethpll:ethpll_inst|altpll:altpll_component|ethpll_altpll:auto_generated|pll1" output port clk[1] feeds output pin "phy_tx_clk~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance File: C:/dev/git/Radioberry-2.x/gateware-ethernet-p1/db/ethpll_altpll.v Line: 45
Warning (15064): PLL "ethpll:ethpll_inst|altpll:altpll_component|ethpll_altpll:auto_generated|pll1" output port clk[2] feeds output pin "asmi_interface:asmi_interface_i|asmi_asmi_parallel_0:asmi_inst|sd2~ALTERA_DCLK_OBUF" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance File: C:/dev/git/Radioberry-2.x/gateware-ethernet-p1/db/ethpll_altpll.v Line: 45
Warning (15064): PLL "ethpll:ethpll_inst|altpll:altpll_component|ethpll_altpll:auto_generated|pll1" output port clk[2] feeds output pin "phy_mdc~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance File: C:/dev/git/Radioberry-2.x/gateware-ethernet-p1/db/ethpll_altpll.v Line: 45
Info (128000): Starting physical synthesis optimizations for speed
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:07
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "clock_ethrxint~clkctrl" is assigned to location or region, but does not exist in design
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:28
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:15
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:04:37
Info (170193): Fitter routing operations beginning
Info (170239): Router is attempting to preserve 0.02 percent of routes from an earlier compilation, a user specified Routing Constraints File, or internal routing requirements.
Info (170094): Cannot route signal "phy_rx_dv~input" to atom "network:network_inst|rgmii_recv:rgmii_recv_inst|ddio_in:ddio_in_inst|altddio_in:ALTDDIO_IN_component|ddio_in_eef:auto_generated|input_cell_h[4]" in the best possible way
Info (170094): Cannot route signal "phy_rx_dv~input" to atom "network:network_inst|rgmii_recv:rgmii_recv_inst|ddio_in:ddio_in_inst|altddio_in:ALTDDIO_IN_component|ddio_in_eef:auto_generated|input_cell_l[4]" in the best possible way
Info (170195): Router estimated average interconnect usage is 23% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 45% of the available device resources in the region that extends from location X32_Y11 to location X42_Y22
Info (170194): Fitter routing operations ending: elapsed time is 00:00:58
Info (11888): Total time spent on timing analysis during the Fitter is 58.61 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:13
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169180): Following 1 pins must use external clamping diodes.
    Info (169178): Pin asmi_interface:asmi_interface_i|asmi_asmi_parallel_0:asmi_inst|sd2~ALTERA_DATA0 uses I/O standard 3.3-V LVCMOS at 13 File: C:/dev/git/Radioberry-2.x/gateware-ethernet-p1/rtl/asmi_asmi_parallel_0.v Line: 464
Warning (169177): 23 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin rffe_ad9866_rxclk uses I/O standard 3.3-V LVCMOS at 112 File: C:/dev/git/Radioberry-2.x/gateware-ethernet-p1/rtl/hermeslite.v Line: 66
    Info (169178): Pin io_tp7 uses I/O standard 3.3-V LVCMOS at 129 File: C:/dev/git/Radioberry-2.x/gateware-ethernet-p1/rtl/hermeslite.v Line: 110
    Info (169178): Pin io_tp8 uses I/O standard 3.3-V LVCMOS at 128 File: C:/dev/git/Radioberry-2.x/gateware-ethernet-p1/rtl/hermeslite.v Line: 111
    Info (169178): Pin io_tp9 uses I/O standard 3.3-V LVCMOS at 127 File: C:/dev/git/Radioberry-2.x/gateware-ethernet-p1/rtl/hermeslite.v Line: 112
    Info (169178): Pin clk_sda1 uses I/O standard 3.3-V LVCMOS at 104 File: C:/dev/git/Radioberry-2.x/gateware-ethernet-p1/rtl/hermeslite.v Line: 51
    Info (169178): Pin clk_scl1 uses I/O standard 3.3-V LVCMOS at 103 File: C:/dev/git/Radioberry-2.x/gateware-ethernet-p1/rtl/hermeslite.v Line: 52
    Info (169178): Pin io_adc_scl uses I/O standard 3.3-V LVCMOS at 33 File: C:/dev/git/Radioberry-2.x/gateware-ethernet-p1/rtl/hermeslite.v Line: 96
    Info (169178): Pin io_adc_sda uses I/O standard 3.3-V LVCMOS at 32 File: C:/dev/git/Radioberry-2.x/gateware-ethernet-p1/rtl/hermeslite.v Line: 97
    Info (169178): Pin io_scl2 uses I/O standard 3.3-V LVCMOS at 31 File: C:/dev/git/Radioberry-2.x/gateware-ethernet-p1/rtl/hermeslite.v Line: 98
    Info (169178): Pin io_sda2 uses I/O standard 3.3-V LVCMOS at 30 File: C:/dev/git/Radioberry-2.x/gateware-ethernet-p1/rtl/hermeslite.v Line: 99
    Info (169178): Pin io_phone_tip uses I/O standard 3.3-V LVCMOS at 91 File: C:/dev/git/Radioberry-2.x/gateware-ethernet-p1/rtl/hermeslite.v Line: 105
    Info (169178): Pin rffe_ad9866_clk76p8 uses I/O standard 3.3-V LVCMOS at 126 File: C:/dev/git/Radioberry-2.x/gateware-ethernet-p1/rtl/hermeslite.v Line: 74
    Info (169178): Pin io_cn10 uses I/O standard 3.3-V LVCMOS at 23 File: C:/dev/git/Radioberry-2.x/gateware-ethernet-p1/rtl/hermeslite.v Line: 95
    Info (169178): Pin io_phone_ring uses I/O standard 3.3-V LVCMOS at 90 File: C:/dev/git/Radioberry-2.x/gateware-ethernet-p1/rtl/hermeslite.v Line: 106
    Info (169178): Pin io_cn8 uses I/O standard 3.3-V LVCMOS at 25 File: C:/dev/git/Radioberry-2.x/gateware-ethernet-p1/rtl/hermeslite.v Line: 93
    Info (169178): Pin rffe_ad9866_rxsync uses I/O standard 3.3-V LVCMOS at 115 File: C:/dev/git/Radioberry-2.x/gateware-ethernet-p1/rtl/hermeslite.v Line: 65
    Info (169178): Pin rffe_ad9866_rx[4] uses I/O standard 3.3-V LVCMOS at 133 File: C:/dev/git/Radioberry-2.x/gateware-ethernet-p1/rtl/hermeslite.v Line: 64
    Info (169178): Pin rffe_ad9866_rx[3] uses I/O standard 3.3-V LVCMOS at 132 File: C:/dev/git/Radioberry-2.x/gateware-ethernet-p1/rtl/hermeslite.v Line: 64
    Info (169178): Pin rffe_ad9866_rx[2] uses I/O standard 3.3-V LVCMOS at 125 File: C:/dev/git/Radioberry-2.x/gateware-ethernet-p1/rtl/hermeslite.v Line: 64
    Info (169178): Pin rffe_ad9866_rx[1] uses I/O standard 3.3-V LVCMOS at 121 File: C:/dev/git/Radioberry-2.x/gateware-ethernet-p1/rtl/hermeslite.v Line: 64
    Info (169178): Pin rffe_ad9866_rx[0] uses I/O standard 3.3-V LVCMOS at 120 File: C:/dev/git/Radioberry-2.x/gateware-ethernet-p1/rtl/hermeslite.v Line: 64
    Info (169178): Pin rffe_ad9866_rx[5] uses I/O standard 3.3-V LVCMOS at 135 File: C:/dev/git/Radioberry-2.x/gateware-ethernet-p1/rtl/hermeslite.v Line: 64
    Info (169178): Pin io_cn9 uses I/O standard 3.3-V LVCMOS at 24 File: C:/dev/git/Radioberry-2.x/gateware-ethernet-p1/rtl/hermeslite.v Line: 94
Warning (169203): PCI-clamp diode is not supported in this mode. The following 1 pins must meet the Intel FPGA requirements for 3.3V, 3.0V, and 2.5V interfaces if they are connected to devices other than the supported configuration devices. In these cases, Intel recommends termination method as specified in the Application Note 447.
    Info (169178): Pin asmi_interface:asmi_interface_i|asmi_asmi_parallel_0:asmi_inst|sd2~ALTERA_DATA0 uses I/O standard 3.3-V LVCMOS at 13 File: C:/dev/git/Radioberry-2.x/gateware-ethernet-p1/rtl/asmi_asmi_parallel_0.v Line: 464
Info (144001): Generated suppressed messages file C:/dev/git/Radioberry-2.x/gateware-ethernet-p1/hl2b5up/hl2b5up.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 44 warnings
    Info: Peak virtual memory: 5660 megabytes
    Info: Processing ended: Tue Oct 01 18:53:42 2019
    Info: Elapsed time: 00:07:01
    Info: Total CPU time (on all processors): 00:10:42


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/dev/git/Radioberry-2.x/gateware-ethernet-p1/hl2b5up/hl2b5up.fit.smsg.


