{"vcs1":{"timestamp_begin":1684330907.249186800, "rt":1.94, "ut":0.56, "st":0.24}}
{"vcselab":{"timestamp_begin":1684330909.279397178, "rt":1.03, "ut":0.35, "st":0.06}}
{"link":{"timestamp_begin":1684330910.378371134, "rt":0.79, "ut":0.39, "st":0.26}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684330906.567056340}
{"VCS_COMP_START_TIME": 1684330906.567056340}
{"VCS_COMP_END_TIME": 1684330913.812557657}
{"VCS_USER_OPTIONS": "testbench.v test_syn.v -v /home/m110/m110061576/process/CBDK_TSMC90GUTM_Arm_f1.0/orig_lib/aci/sc-x/verilog/tsmc090.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 350064}}
{"stitch_vcselab": {"peak_mem": 222372}}
