=====
SETUP
3.322
8.079
11.401
phy_tx_clk_ibuf
0.000
0.683
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_fcs_s6
1.436
1.668
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_ifg_s36
2.947
3.400
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s9
4.090
4.552
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s8
4.724
5.241
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s6
5.655
6.210
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s4
6.898
7.360
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_preamble_s14
8.079
=====
SETUP
3.322
8.079
11.401
phy_tx_clk_ibuf
0.000
0.683
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_fcs_s6
1.436
1.668
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_ifg_s36
2.947
3.400
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s9
4.090
4.552
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s8
4.724
5.241
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s6
5.655
6.210
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s4
6.898
7.360
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_idle_s16
8.079
=====
SETUP
3.465
7.936
11.401
phy_tx_clk_ibuf
0.000
0.683
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_fcs_s6
1.436
1.668
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_ifg_s36
2.947
3.400
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s9
4.090
4.552
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s8
4.724
5.241
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s6
5.655
6.210
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s4
6.898
7.360
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s2
7.936
=====
SETUP
3.490
7.911
11.401
phy_tx_clk_ibuf
0.000
0.683
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_fcs_s6
1.436
1.668
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_ifg_s36
2.947
3.400
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s9
4.090
4.552
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s8
4.724
5.241
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s6
5.655
6.210
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s4
6.898
7.360
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_fcs_s6
7.911
=====
SETUP
3.490
7.911
11.401
phy_tx_clk_ibuf
0.000
0.683
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_fcs_s6
1.436
1.668
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_ifg_s36
2.947
3.400
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s9
4.090
4.552
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s8
4.724
5.241
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s6
5.655
6.210
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s4
6.898
7.360
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_pad_s8
7.911
=====
SETUP
3.490
7.911
11.401
phy_tx_clk_ibuf
0.000
0.683
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_fcs_s6
1.436
1.668
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_ifg_s36
2.947
3.400
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s9
4.090
4.552
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s8
4.724
5.241
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s6
5.655
6.210
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s4
6.898
7.360
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_jam_s4
7.911
=====
SETUP
3.490
7.911
11.401
phy_tx_clk_ibuf
0.000
0.683
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_fcs_s6
1.436
1.668
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_ifg_s36
2.947
3.400
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s9
4.090
4.552
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s8
4.724
5.241
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s6
5.655
6.210
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s4
6.898
7.360
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_pause_s12
7.911
=====
SETUP
3.493
7.908
11.401
phy_tx_clk_ibuf
0.000
0.683
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_fcs_s6
1.436
1.668
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_ifg_s36
2.947
3.400
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s9
4.090
4.552
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s8
4.724
5.241
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s6
5.655
6.210
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s4
6.898
7.360
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_data_s12
7.908
=====
SETUP
3.954
7.447
11.401
phy_tx_clk_ibuf
0.000
0.683
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_fcs_s6
1.436
1.668
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_ifg_s36
2.947
3.400
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s9
4.090
4.552
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s8
4.724
5.241
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s6
5.655
6.210
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_back_off_s18
6.898
7.447
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_back_off_s0
7.447
=====
SETUP
5.036
6.365
11.401
phy_tx_clk_ibuf
0.000
0.683
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_0_s1
1.436
1.668
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n231_s9
2.899
3.448
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n231_s10
3.449
4.004
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n231_s5
4.418
4.880
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n231_s3
5.052
5.622
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n231_s1
5.795
6.365
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg_1_s1
6.365
=====
SETUP
5.082
6.319
11.401
phy_tx_clk_ibuf
0.000
0.683
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_fcs_s6
1.436
1.668
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_ifg_s36
2.947
3.400
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_ifg_s33
4.090
4.543
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_ifg_s32
5.203
5.574
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1279_s0
5.749
6.319
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clr_retrans_cnt_s0
6.319
=====
SETUP
5.146
6.255
11.401
phy_tx_clk_ibuf
0.000
0.683
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_pause_s12
1.436
1.668
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1469_s7
1.939
2.392
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n285_s3
3.053
3.608
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n286_s7
4.121
4.574
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n276_s3
5.006
5.459
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n276_s2
5.706
6.255
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_14_s1
6.255
=====
SETUP
5.239
6.162
11.401
phy_tx_clk_ibuf
0.000
0.683
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0
1.436
1.668
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1103_s3
2.985
3.540
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1016_s3
3.984
4.355
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1016_s4
4.879
5.428
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/back_cnt_2_s1
6.162
=====
SETUP
5.239
6.162
11.401
phy_tx_clk_ibuf
0.000
0.683
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0
1.436
1.668
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1103_s3
2.985
3.540
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1016_s3
3.984
4.355
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1016_s4
4.879
5.428
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/back_cnt_3_s1
6.162
=====
SETUP
5.239
6.162
11.401
phy_tx_clk_ibuf
0.000
0.683
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0
1.436
1.668
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1103_s3
2.985
3.540
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1016_s3
3.984
4.355
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1016_s4
4.879
5.428
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/back_cnt_14_s1
6.162
=====
SETUP
5.239
6.162
11.401
phy_tx_clk_ibuf
0.000
0.683
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0
1.436
1.668
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1103_s3
2.985
3.540
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1016_s3
3.984
4.355
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1016_s4
4.879
5.428
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/back_cnt_15_s1
6.162
=====
SETUP
5.247
6.154
11.401
phy_tx_clk_ibuf
0.000
0.683
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0
1.436
1.668
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1103_s3
2.985
3.540
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1016_s3
3.984
4.355
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1016_s4
4.879
5.428
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/back_cnt_6_s1
6.154
=====
SETUP
5.247
6.154
11.401
phy_tx_clk_ibuf
0.000
0.683
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0
1.436
1.668
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1103_s3
2.985
3.540
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1016_s3
3.984
4.355
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1016_s4
4.879
5.428
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/back_cnt_10_s1
6.154
=====
SETUP
5.247
6.154
11.401
phy_tx_clk_ibuf
0.000
0.683
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0
1.436
1.668
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1103_s3
2.985
3.540
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1016_s3
3.984
4.355
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1016_s4
4.879
5.428
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/back_cnt_12_s1
6.154
=====
SETUP
5.256
6.145
11.401
phy_tx_clk_ibuf
0.000
0.683
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_pause_s12
1.436
1.668
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n284_s5
2.215
2.668
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n284_s3
3.164
3.719
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n277_s5
4.164
4.734
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n262_s3
4.908
5.361
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n262_s2
5.774
6.145
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_28_s1
6.145
=====
SETUP
5.270
6.131
11.401
phy_tx_clk_ibuf
0.000
0.683
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_pause_s12
1.436
1.668
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n283_s5
2.560
2.931
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n283_s3
3.591
4.108
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n275_s3
4.927
5.389
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n275_s2
5.561
6.131
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_15_s1
6.131
=====
SETUP
5.297
6.104
11.401
phy_tx_clk_ibuf
0.000
0.683
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_fcs_s6
1.436
1.668
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_ifg_s36
2.947
3.400
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_ifg_s33
4.090
4.543
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_ifg_s32
5.203
5.574
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s2
6.104
=====
SETUP
5.300
6.101
11.401
phy_tx_clk_ibuf
0.000
0.683
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_0_s1
1.436
1.668
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n229_s7
3.244
3.697
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n229_s4
3.944
4.406
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n229_s2
4.579
5.134
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n229_s1
5.531
6.101
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg_3_s1
6.101
=====
SETUP
5.365
6.036
11.401
phy_tx_clk_ibuf
0.000
0.683
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_0_s1
1.436
1.668
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n232_s8
3.823
4.194
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n232_s5
4.365
4.914
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n232_s2
4.915
5.485
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n232_s1
5.487
6.036
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg_0_s1
6.036
=====
SETUP
5.375
6.026
11.401
phy_tx_clk_ibuf
0.000
0.683
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_pause_s12
1.436
1.668
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1469_s7
1.939
2.392
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n285_s3
3.053
3.608
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n286_s7
4.121
4.574
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n286_s8
4.991
5.561
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n286_s9
5.564
6.026
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_4_s1
6.026
=====
HOLD
0.312
1.553
1.241
phy_tx_clk_ibuf
0.000
0.675
mac/mac_controller/u_triple_speed_mac/u_mac_tx_if_block/u_mii_tx_if/mii_tx_er_reg_s0
1.230
1.431
mac/mac_controller/u_triple_speed_mac/u_mac_tx_if_block/u_mii_tx_if/mii_tx_er_s0
1.553
=====
HOLD
0.425
1.666
1.241
phy_tx_clk_ibuf
0.000
0.675
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_12_s0
1.230
1.432
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_12_s0
1.434
1.666
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_12_s0
1.666
=====
HOLD
0.425
1.666
1.241
phy_tx_clk_ibuf
0.000
0.675
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_14_s0
1.230
1.432
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_14_s0
1.434
1.666
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_14_s0
1.666
=====
HOLD
0.425
1.666
1.241
phy_tx_clk_ibuf
0.000
0.675
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/cnt_0_s3
1.230
1.432
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n378_s4
1.434
1.666
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/cnt_0_s3
1.666
=====
HOLD
0.425
1.666
1.241
phy_tx_clk_ibuf
0.000
0.675
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/cnt_1_s1
1.230
1.432
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n377_s2
1.434
1.666
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/cnt_1_s1
1.666
=====
HOLD
0.425
1.666
1.241
phy_tx_clk_ibuf
0.000
0.675
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/gmii_tx_er_s3
1.230
1.432
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1534_s3
1.434
1.666
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/gmii_tx_er_s3
1.666
=====
HOLD
0.425
1.666
1.241
phy_tx_clk_ibuf
0.000
0.675
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/gmii_txd_0_s3
1.230
1.432
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1514_s3
1.434
1.666
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/gmii_txd_0_s3
1.666
=====
HOLD
0.425
1.666
1.241
phy_tx_clk_ibuf
0.000
0.675
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/gmii_txd_2_s3
1.230
1.432
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1512_s3
1.434
1.666
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/gmii_txd_2_s3
1.666
=====
HOLD
0.425
1.666
1.241
phy_tx_clk_ibuf
0.000
0.675
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/gmii_txd_3_s3
1.230
1.432
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1511_s3
1.434
1.666
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/gmii_txd_3_s3
1.666
=====
HOLD
0.425
1.666
1.241
phy_tx_clk_ibuf
0.000
0.675
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_1_s3
1.230
1.432
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n317_s3
1.434
1.666
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_1_s3
1.666
=====
HOLD
0.425
1.666
1.241
phy_tx_clk_ibuf
0.000
0.675
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_4_s3
1.230
1.432
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n314_s3
1.434
1.666
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_4_s3
1.666
=====
HOLD
0.425
1.666
1.241
phy_tx_clk_ibuf
0.000
0.675
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_7_s3
1.230
1.432
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n311_s3
1.434
1.666
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_7_s3
1.666
=====
HOLD
0.425
1.666
1.241
phy_tx_clk_ibuf
0.000
0.675
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_8_s3
1.230
1.432
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n310_s3
1.434
1.666
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_8_s3
1.666
=====
HOLD
0.425
1.666
1.241
phy_tx_clk_ibuf
0.000
0.675
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_9_s3
1.230
1.432
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n309_s3
1.434
1.666
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_9_s3
1.666
=====
HOLD
0.425
1.666
1.241
phy_tx_clk_ibuf
0.000
0.675
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_10_s3
1.230
1.432
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n308_s3
1.434
1.666
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_10_s3
1.666
=====
HOLD
0.425
1.666
1.241
phy_tx_clk_ibuf
0.000
0.675
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_12_s3
1.230
1.432
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n306_s3
1.434
1.666
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_12_s3
1.666
=====
HOLD
0.425
1.666
1.241
phy_tx_clk_ibuf
0.000
0.675
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_14_s3
1.230
1.432
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n304_s3
1.434
1.666
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_14_s3
1.666
=====
HOLD
0.425
1.666
1.241
phy_tx_clk_ibuf
0.000
0.675
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_15_s3
1.230
1.432
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n303_s3
1.434
1.666
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_15_s3
1.666
=====
HOLD
0.425
1.666
1.241
phy_tx_clk_ibuf
0.000
0.675
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_16_s3
1.230
1.432
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n302_s3
1.434
1.666
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_16_s3
1.666
=====
HOLD
0.425
1.666
1.241
phy_tx_clk_ibuf
0.000
0.675
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_18_s3
1.230
1.432
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n300_s3
1.434
1.666
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_18_s3
1.666
=====
HOLD
0.425
1.666
1.241
phy_tx_clk_ibuf
0.000
0.675
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_19_s3
1.230
1.432
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n299_s3
1.434
1.666
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_19_s3
1.666
=====
HOLD
0.425
1.666
1.241
phy_tx_clk_ibuf
0.000
0.675
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_20_s3
1.230
1.432
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n298_s3
1.434
1.666
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_20_s3
1.666
=====
HOLD
0.425
1.666
1.241
phy_tx_clk_ibuf
0.000
0.675
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_21_s3
1.230
1.432
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n297_s3
1.434
1.666
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_21_s3
1.666
=====
HOLD
0.425
1.666
1.241
phy_tx_clk_ibuf
0.000
0.675
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_23_s3
1.230
1.432
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n295_s3
1.434
1.666
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_23_s3
1.666
=====
HOLD
0.425
1.666
1.241
phy_tx_clk_ibuf
0.000
0.675
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_25_s3
1.230
1.432
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n293_s3
1.434
1.666
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_25_s3
1.666
