#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_000000000070d540 .scope module, "Exemplo_0901" "Exemplo_0901" 2 23;
 .timescale 0 0;
v000000000083e320_0 .net "clk", 0 0, v000000000070d6c0_0;  1 drivers
S_000000000083e020 .scope module, "clock1" "clock" 2 27, 2 7 0, S_000000000070d540;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "clk"
v000000000070d6c0_0 .var "clk", 0 0;
S_000000000083e1a0 .scope begin, "main" "main" 2 31, 2 31 0, S_000000000070d540;
 .timescale 0 0;
    .scope S_000000000083e020;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000070d6c0_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_000000000083e020;
T_1 ;
    %delay 12, 0;
    %load/vec4 v000000000070d6c0_0;
    %inv;
    %store/vec4 v000000000070d6c0_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_000000000070d540;
T_2 ;
    %fork t_1, S_000000000083e1a0;
    %jmp t_0;
    .scope S_000000000083e1a0;
t_1 ;
    %vpi_call 2 32 "$display", "\000" {0 0 0};
    %vpi_call 2 33 "$display", "Exemplo_0901 - Axell Brendow - 631822" {0 0 0};
    %vpi_call 2 34 "$display", "\000" {0 0 0};
    %vpi_call 2 36 "$dumpfile", "Exemplo_0901.vcd" {0 0 0};
    %vpi_call 2 37 "$dumpvars" {0 0 0};
    %delay 120, 0;
    %vpi_call 2 39 "$finish" {0 0 0};
    %end;
    .scope S_000000000070d540;
t_0 %join;
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "Exemplo_0901.v";
