git clone --depth 1 --no-tags https://github.com/CodingNguyen/ECEN350.git f:/verilog_sva_gh_scraper/data/full_repos/317382036
git clone --depth 1 --no-tags https://github.com/gisaiah416/CECS-341.git f:/verilog_sva_gh_scraper/data/full_repos/319437705
git clone --depth 1 --no-tags https://github.com/earth429/integrated-circuit-design.git f:/verilog_sva_gh_scraper/data/full_repos/320294348
git clone --depth 1 --no-tags https://github.com/Tubbz-alt/proto-dune.git f:/verilog_sva_gh_scraper/data/full_repos/320951024
git clone --depth 1 --no-tags https://github.com/racerxdl/riskow.git f:/verilog_sva_gh_scraper/data/full_repos/322460500
git clone --depth 1 --no-tags https://github.com/abdelazeem201/Systolic-array-implementation-in-RTL-for-TPU.git f:/verilog_sva_gh_scraper/data/full_repos/327681879
git clone --depth 1 --no-tags https://github.com/simbricks/simbricks.git f:/verilog_sva_gh_scraper/data/full_repos/327624432
git clone --depth 1 --no-tags https://github.com/WangXuan95/FPGA-RMII-SMII.git f:/verilog_sva_gh_scraper/data/full_repos/329188560
git clone --depth 1 --no-tags https://github.com/Daniel-GGB/My-Digital-IC-Library.git f:/verilog_sva_gh_scraper/data/full_repos/329862975
git clone --depth 1 --no-tags https://github.com/cjhonlyone/ADC-lvds.git f:/verilog_sva_gh_scraper/data/full_repos/328400076
git clone --depth 1 --no-tags https://github.com/DinoMax00/TJ-FPGA_MP3.git f:/verilog_sva_gh_scraper/data/full_repos/330848117
git clone --depth 1 --no-tags https://github.com/rave1sking/single_cycle_RISCV_CPU_Design-32bit.git f:/verilog_sva_gh_scraper/data/full_repos/323878345
git clone --depth 1 --no-tags https://github.com/mbattyani/sub-25-ns-nasdaq-itch-fpga-parser.git f:/verilog_sva_gh_scraper/data/full_repos/330244730
git clone --depth 1 --no-tags https://github.com/sudhamshu091/Single-Cycle-Risc-Processor-32-bit-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/327671545
git clone --depth 1 --no-tags https://github.com/barryZZJ/Hardware_Design.git f:/verilog_sva_gh_scraper/data/full_repos/324967363
git clone --depth 1 --no-tags https://github.com/milochen0418/hello-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/329653866
git clone --depth 1 --no-tags https://github.com/santoshsmalagi/Benchmarks.git f:/verilog_sva_gh_scraper/data/full_repos/322749088
git clone --depth 1 --no-tags https://github.com/zli87/Integrated_Circuit_Design_Laboratory_IC_Lab.git f:/verilog_sva_gh_scraper/data/full_repos/331049928
git clone --depth 1 --no-tags https://github.com/asinghani/crypto-accelerator-chip.git f:/verilog_sva_gh_scraper/data/full_repos/321844971
git clone --depth 1 --no-tags https://github.com/GhostFrankWu/SUSTech_CS207_Final-Project_2020f.git f:/verilog_sva_gh_scraper/data/full_repos/324298659
git clone --depth 1 --no-tags https://github.com/WiFiBoy/OK-iCE40Pro.git f:/verilog_sva_gh_scraper/data/full_repos/326950263
git clone --depth 1 --no-tags https://github.com/Saanlima/RISC5Verilog_psram.git f:/verilog_sva_gh_scraper/data/full_repos/328272558
git clone --depth 1 --no-tags https://github.com/abdelazeem201/Introduction-to-System-on-Chip-Design-Online-Course.git f:/verilog_sva_gh_scraper/data/full_repos/323971327
git clone --depth 1 --no-tags https://github.com/UDXS/floof.git f:/verilog_sva_gh_scraper/data/full_repos/326822155
git clone --depth 1 --no-tags https://github.com/Chair-for-Security-Engineering/AES_masked_BRAM.git f:/verilog_sva_gh_scraper/data/full_repos/324106377
git clone --depth 1 --no-tags https://github.com/GameboxSystems/DMTV-v2.git f:/verilog_sva_gh_scraper/data/full_repos/322765467
git clone --depth 1 --no-tags https://github.com/ajackevic/ELEC5882.git f:/verilog_sva_gh_scraper/data/full_repos/329668444
git clone --depth 1 --no-tags https://github.com/owczhlol/HITCCLab.git f:/verilog_sva_gh_scraper/data/full_repos/328091068
git clone --depth 1 --no-tags https://github.com/sudhamshu091/Single-Cycle-Risc-Pipelined-Processor-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/327718538
git clone --depth 1 --no-tags https://github.com/sudhamshu091/RISC-Pipelined-Processor-32-bit-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/327718219
git clone --depth 1 --no-tags https://github.com/Corle-hyz/UCAS-COD-Lab.git f:/verilog_sva_gh_scraper/data/full_repos/327823022
git clone --depth 1 --no-tags https://github.com/dldldlfma/super_small_toy_tpu.git f:/verilog_sva_gh_scraper/data/full_repos/329169638
git clone --depth 1 --no-tags https://github.com/CTSRD-CHERI/garnet.git f:/verilog_sva_gh_scraper/data/full_repos/326235560
git clone --depth 1 --no-tags https://github.com/qmj0923/2020-Fall-NJU-Experiments-in-Digital-Logical-Circuits.git f:/verilog_sva_gh_scraper/data/full_repos/330922002
git clone --depth 1 --no-tags https://github.com/folisa-ic/FlsV.git f:/verilog_sva_gh_scraper/data/full_repos/326408035
git clone --depth 1 --no-tags https://github.com/OpenXiangShan/env-scripts.git f:/verilog_sva_gh_scraper/data/full_repos/329483839
git clone --depth 1 --no-tags https://github.com/asinghani/crypto-accelerator-builds.git f:/verilog_sva_gh_scraper/data/full_repos/321862538
git clone --depth 1 --no-tags https://github.com/mattvenn/wrapped_rgb_mixer.git f:/verilog_sva_gh_scraper/data/full_repos/330656605
git clone --depth 1 --no-tags https://github.com/kimianoorbakhsh/Verilog-Matrix-Multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/330123417
git clone --depth 1 --no-tags https://github.com/cyyself/cpu232.git f:/verilog_sva_gh_scraper/data/full_repos/326612689
git clone --depth 1 --no-tags https://github.com/forth32/mc1201-02.git f:/verilog_sva_gh_scraper/data/full_repos/328333689
git clone --depth 1 --no-tags https://github.com/MaxMorning/Handwritting-number-distinguishing-with-DNN-by-Nexys-4-DDR-in-Verilog-HDL.git f:/verilog_sva_gh_scraper/data/full_repos/323502259
git clone --depth 1 --no-tags https://github.com/Armingodiz/LogicDesignFinalProject.git f:/verilog_sva_gh_scraper/data/full_repos/326687851
git clone --depth 1 --no-tags https://github.com/mikeroyal/FPGA-Guide.git f:/verilog_sva_gh_scraper/data/full_repos/328019296
git clone --depth 1 --no-tags https://github.com/jes/jescpu.git f:/verilog_sva_gh_scraper/data/full_repos/327161927
git clone --depth 1 --no-tags https://github.com/wuhanstudio/picorv32_MXO2.git f:/verilog_sva_gh_scraper/data/full_repos/330750862
git clone --depth 1 --no-tags https://github.com/paulsonkantony/risk-five.git f:/verilog_sva_gh_scraper/data/full_repos/323148217
git clone --depth 1 --no-tags https://github.com/TaKeTube/FPGA-based-3D-renderer-Project.git f:/verilog_sva_gh_scraper/data/full_repos/331038970
git clone --depth 1 --no-tags https://github.com/RBahrami/Adaptive-Median-Filter-in-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/328394373
git clone --depth 1 --no-tags https://github.com/GMUCERG/Ascon.git f:/verilog_sva_gh_scraper/data/full_repos/328028811
git clone --depth 1 --no-tags https://github.com/tomverbeure/spdif_pmod.git f:/verilog_sva_gh_scraper/data/full_repos/329215426
git clone --depth 1 --no-tags https://github.com/PetrM1/PMD85.git f:/verilog_sva_gh_scraper/data/full_repos/322950620
git clone --depth 1 --no-tags https://github.com/Pavendhan-PAV/Computer-Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/328401530
git clone --depth 1 --no-tags https://github.com/abdelazeem201/ASIC-Implementation-UART.git f:/verilog_sva_gh_scraper/data/full_repos/323160670
git clone --depth 1 --no-tags https://github.com/affanabbasi/G_Skywater130nm_1stTO.git f:/verilog_sva_gh_scraper/data/full_repos/322734046
git clone --depth 1 --no-tags https://github.com/ricynlee/femto.git f:/verilog_sva_gh_scraper/data/full_repos/325902266
git clone --depth 1 --no-tags https://github.com/goran-mahovlic/ECPIX5_blink.git f:/verilog_sva_gh_scraper/data/full_repos/322661479
git clone --depth 1 --no-tags https://github.com/UT-LCA/tpu_v2.git f:/verilog_sva_gh_scraper/data/full_repos/326702278
git clone --depth 1 --no-tags https://github.com/XduDavid/MIPS_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/323566895
git clone --depth 1 --no-tags https://github.com/PaletiKrishnasai/Computer-Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/328244614
git clone --depth 1 --no-tags https://github.com/duyubo/DigitalDesign-And-ComputerArchitecture.git f:/verilog_sva_gh_scraper/data/full_repos/322441776
git clone --depth 1 --no-tags https://github.com/kas573/AGC-and-FM.git f:/verilog_sva_gh_scraper/data/full_repos/323138082
git clone --depth 1 --no-tags https://github.com/acsoto/BUAA-Computer-Organization.git f:/verilog_sva_gh_scraper/data/full_repos/330423063
git clone --depth 1 --no-tags https://github.com/sudhamshu091/RISC-Processor-32-bit-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/326042177
git clone --depth 1 --no-tags https://github.com/CHN-ChenYi/Tetris-on-SWORD-LCDF2021.git f:/verilog_sva_gh_scraper/data/full_repos/326619877
git clone --depth 1 --no-tags https://github.com/lawrie/ulx3s_sms.git f:/verilog_sva_gh_scraper/data/full_repos/324344611
git clone --depth 1 --no-tags https://github.com/Utodev/smartROM.git f:/verilog_sva_gh_scraper/data/full_repos/327409667
git clone --depth 1 --no-tags https://github.com/amirhnajafiz-university/S3LC01.git f:/verilog_sva_gh_scraper/data/full_repos/326354369
git clone --depth 1 --no-tags https://github.com/ljl0222/DynamicPipeline.git f:/verilog_sva_gh_scraper/data/full_repos/324548490
git clone --depth 1 --no-tags https://github.com/mattvenn/mph-tristate-test.git f:/verilog_sva_gh_scraper/data/full_repos/328735520
git clone --depth 1 --no-tags https://github.com/maded2/68000.git f:/verilog_sva_gh_scraper/data/full_repos/326841223
git clone --depth 1 --no-tags https://github.com/yasir-javed/bram_xilinxise.git f:/verilog_sva_gh_scraper/data/full_repos/322203420
git clone --depth 1 --no-tags https://github.com/ombhilare999/Seven-Segment-with-Tang-Primer-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/326263099
git clone --depth 1 --no-tags https://github.com/kutukvpavel/ISA_POST_card.git f:/verilog_sva_gh_scraper/data/full_repos/328318243
git clone --depth 1 --no-tags https://github.com/JiaxuanCai/IntegratedHardwareDesign.git f:/verilog_sva_gh_scraper/data/full_repos/323280904
git clone --depth 1 --no-tags https://github.com/samidhm/DSP_Slice.git f:/verilog_sva_gh_scraper/data/full_repos/329566090
git clone --depth 1 --no-tags https://github.com/Iteratorlittle/myCPU.git f:/verilog_sva_gh_scraper/data/full_repos/330118158
git clone --depth 1 --no-tags https://github.com/sinamna/AUT-LC-Lab.git f:/verilog_sva_gh_scraper/data/full_repos/328323938
git clone --depth 1 --no-tags https://github.com/RBahrami/FIR-Filter.git f:/verilog_sva_gh_scraper/data/full_repos/328376507
git clone --depth 1 --no-tags https://github.com/RuyiZhou0622/HDLBits_Solutions.git f:/verilog_sva_gh_scraper/data/full_repos/327109997
git clone --depth 1 --no-tags https://github.com/bunnyverma29/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/330764751
git clone --depth 1 --no-tags https://github.com/yuanb/laser310_64k.git f:/verilog_sva_gh_scraper/data/full_repos/324908529
git clone --depth 1 --no-tags https://github.com/mirceanton/VHDL-Decryption.git f:/verilog_sva_gh_scraper/data/full_repos/324029592
git clone --depth 1 --no-tags https://github.com/MiSTer-devel/Arcade-QBert_MiSTer.git f:/verilog_sva_gh_scraper/data/full_repos/326196592
git clone --depth 1 --no-tags https://github.com/masc-ucsc/livehd_regression.git f:/verilog_sva_gh_scraper/data/full_repos/328000972
git clone --depth 1 --no-tags https://github.com/SyrexMinus/Combinational_lock_code.git f:/verilog_sva_gh_scraper/data/full_repos/328633263
git clone --depth 1 --no-tags https://github.com/shibo-chen/SE-prototype.git f:/verilog_sva_gh_scraper/data/full_repos/323137306
git clone --depth 1 --no-tags https://github.com/ehsanyousefzadehasl/MBC.git f:/verilog_sva_gh_scraper/data/full_repos/327462679
git clone --depth 1 --no-tags https://github.com/H874589148/Basic-Experiment-of-Microelectronics.git f:/verilog_sva_gh_scraper/data/full_repos/326710506
git clone --depth 1 --no-tags https://github.com/Mike-Rush/mp3_decoder_01.git f:/verilog_sva_gh_scraper/data/full_repos/325916180
git clone --depth 1 --no-tags https://github.com/amirhnajafiz-university/S3LC02.git f:/verilog_sva_gh_scraper/data/full_repos/327267847
git clone --depth 1 --no-tags https://github.com/Bankee-256/CQU_MIPS32.git f:/verilog_sva_gh_scraper/data/full_repos/330948360
git clone --depth 1 --no-tags https://github.com/hjzboss/mipscpu.git f:/verilog_sva_gh_scraper/data/full_repos/327602340
git clone --depth 1 --no-tags https://github.com/miyakelp/FPGA_MNIST_RandomForest.git f:/verilog_sva_gh_scraper/data/full_repos/322305301
git clone --depth 1 --no-tags https://github.com/jotego/jtsdram.git f:/verilog_sva_gh_scraper/data/full_repos/326787795
git clone --depth 1 --no-tags https://github.com/cyan333/2020CIM_FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/326804224
git clone --depth 1 --no-tags https://github.com/nguyenhong-hoa/IEEE754-FPCalculator.git f:/verilog_sva_gh_scraper/data/full_repos/326734668
git clone --depth 1 --no-tags https://github.com/songzhishuo/Step_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/330142806
git clone --depth 1 --no-tags https://github.com/duyhungdao/PCA-Linear-Precoder-on-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/327817607
git clone --depth 1 --no-tags https://github.com/FPGA-Systems/spi-mpc3201.git f:/verilog_sva_gh_scraper/data/full_repos/329597252
