<profile>

<section name = "Vivado HLS Report for 'fir'" level="0">
<item name = "Date">Sun Aug  7 01:22:16 2016
</item>
<item name = "Version">2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)</item>
<item name = "Project">fir_hls_proj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z010clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 8.52, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">163, 163, 164, 164, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
<column name="grp_fir_operator_s_fu_51">fir_operator_s, 161, 161, 161, 161, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, -, -</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">0, 2, 338, 382</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 1</column>
<column name="Register">-, -, 69, -</column>
<specialColumn name="Available">120, 80, 35200, 17600</specialColumn>
<specialColumn name="Utilization (%)">0, 2, 1, 2</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="fir_BUS_A_s_axi_U">fir_BUS_A_s_axi, 0, 0, 112, 168</column>
<column name="grp_fir_operator_s_fu_51">fir_operator_s, 0, 2, 226, 214</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">1, 4, 1, 4</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_reg_grp_fir_operator_s_fu_51_ap_start">1, 0, 1, 0</column>
<column name="input_val_read_reg_76">32, 0, 32, 0</column>
<column name="output_val_1_data_reg">32, 0, 32, 0</column>
<column name="output_val_1_vld_reg">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_BUS_A_AWVALID">in, 1, s_axi, BUS_A, pointer</column>
<column name="s_axi_BUS_A_AWREADY">out, 1, s_axi, BUS_A, pointer</column>
<column name="s_axi_BUS_A_AWADDR">in, 5, s_axi, BUS_A, pointer</column>
<column name="s_axi_BUS_A_WVALID">in, 1, s_axi, BUS_A, pointer</column>
<column name="s_axi_BUS_A_WREADY">out, 1, s_axi, BUS_A, pointer</column>
<column name="s_axi_BUS_A_WDATA">in, 32, s_axi, BUS_A, pointer</column>
<column name="s_axi_BUS_A_WSTRB">in, 4, s_axi, BUS_A, pointer</column>
<column name="s_axi_BUS_A_ARVALID">in, 1, s_axi, BUS_A, pointer</column>
<column name="s_axi_BUS_A_ARREADY">out, 1, s_axi, BUS_A, pointer</column>
<column name="s_axi_BUS_A_ARADDR">in, 5, s_axi, BUS_A, pointer</column>
<column name="s_axi_BUS_A_RVALID">out, 1, s_axi, BUS_A, pointer</column>
<column name="s_axi_BUS_A_RREADY">in, 1, s_axi, BUS_A, pointer</column>
<column name="s_axi_BUS_A_RDATA">out, 32, s_axi, BUS_A, pointer</column>
<column name="s_axi_BUS_A_RRESP">out, 2, s_axi, BUS_A, pointer</column>
<column name="s_axi_BUS_A_BVALID">out, 1, s_axi, BUS_A, pointer</column>
<column name="s_axi_BUS_A_BREADY">in, 1, s_axi, BUS_A, pointer</column>
<column name="s_axi_BUS_A_BRESP">out, 2, s_axi, BUS_A, pointer</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, fir, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, fir, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, fir, return value</column>
</table>
</item>
</section>
</profile>
