{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 16 00:02:45 2019 " "Info: Processing started: Wed Oct 16 00:02:45 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Lab3 -c Lab3 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Lab3 -c Lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "Lab3 EP2S15F484C3 " "Info: Automatically selected device EP2S15F484C3 for design Lab3" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ E13 " "Info: Pin ~DATA0~ is reserved at location E13" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ~DATA0~ } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab3/" 0 { } { { 0 { 0 ""} 0 757 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "44 44 " "Critical Warning: No exact pin location assignment(s) for 44 pins of 44 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataBus15\[7\] " "Info: Pin dataBus15\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { dataBus15[7] } } } { "Lab3.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab3/Lab3.bdf" { { 344 -64 112 360 "dataBus15\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataBus15[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab3/" 0 { } { { 0 { 0 ""} 0 330 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataBus15\[6\] " "Info: Pin dataBus15\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { dataBus15[6] } } } { "Lab3.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab3/Lab3.bdf" { { 344 -64 112 360 "dataBus15\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataBus15[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab3/" 0 { } { { 0 { 0 ""} 0 331 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataBus15\[5\] " "Info: Pin dataBus15\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { dataBus15[5] } } } { "Lab3.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab3/Lab3.bdf" { { 344 -64 112 360 "dataBus15\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataBus15[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab3/" 0 { } { { 0 { 0 ""} 0 332 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataBus15\[4\] " "Info: Pin dataBus15\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { dataBus15[4] } } } { "Lab3.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab3/Lab3.bdf" { { 344 -64 112 360 "dataBus15\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataBus15[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab3/" 0 { } { { 0 { 0 ""} 0 333 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataBus15\[3\] " "Info: Pin dataBus15\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { dataBus15[3] } } } { "Lab3.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab3/Lab3.bdf" { { 344 -64 112 360 "dataBus15\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataBus15[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab3/" 0 { } { { 0 { 0 ""} 0 334 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataBus15\[2\] " "Info: Pin dataBus15\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { dataBus15[2] } } } { "Lab3.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab3/Lab3.bdf" { { 344 -64 112 360 "dataBus15\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataBus15[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab3/" 0 { } { { 0 { 0 ""} 0 335 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataBus15\[1\] " "Info: Pin dataBus15\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { dataBus15[1] } } } { "Lab3.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab3/Lab3.bdf" { { 344 -64 112 360 "dataBus15\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataBus15[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab3/" 0 { } { { 0 { 0 ""} 0 336 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataBus15\[0\] " "Info: Pin dataBus15\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { dataBus15[0] } } } { "Lab3.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab3/Lab3.bdf" { { 344 -64 112 360 "dataBus15\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataBus15[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab3/" 0 { } { { 0 { 0 ""} 0 337 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ro/ra " "Info: Pin ro/ra not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ro/ra } } } { "Lab3.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab3/Lab3.bdf" { { 368 -344 -168 384 "ro/ra" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ro/ra } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab3/" 0 { } { { 0 { 0 ""} 0 346 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r/w " "Info: Pin r/w not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { r/w } } } { "Lab3.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab3/Lab3.bdf" { { 432 -336 -160 448 "r/w" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { r/w } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab3/" 0 { } { { 0 { 0 ""} 0 350 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr\[5\] " "Info: Pin addr\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { addr[5] } } } { "Lab3.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab3/Lab3.bdf" { { 352 -336 -160 368 "addr\[5..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab3/" 0 { } { { 0 { 0 ""} 0 324 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr\[4\] " "Info: Pin addr\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { addr[4] } } } { "Lab3.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab3/Lab3.bdf" { { 352 -336 -160 368 "addr\[5..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab3/" 0 { } { { 0 { 0 ""} 0 325 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr\[3\] " "Info: Pin addr\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { addr[3] } } } { "Lab3.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab3/Lab3.bdf" { { 352 -336 -160 368 "addr\[5..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab3/" 0 { } { { 0 { 0 ""} 0 326 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr\[2\] " "Info: Pin addr\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { addr[2] } } } { "Lab3.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab3/Lab3.bdf" { { 352 -336 -160 368 "addr\[5..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab3/" 0 { } { { 0 { 0 ""} 0 327 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr\[1\] " "Info: Pin addr\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { addr[1] } } } { "Lab3.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab3/Lab3.bdf" { { 352 -336 -160 368 "addr\[5..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab3/" 0 { } { { 0 { 0 ""} 0 328 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr\[0\] " "Info: Pin addr\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { addr[0] } } } { "Lab3.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab3/Lab3.bdf" { { 352 -336 -160 368 "addr\[5..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab3/" 0 { } { { 0 { 0 ""} 0 329 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_ROM\[7\] " "Info: Pin out_ROM\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { out_ROM[7] } } } { "Lab3.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab3/Lab3.bdf" { { 328 -64 112 344 "out_ROM\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_ROM[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab3/" 0 { } { { 0 { 0 ""} 0 338 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_ROM\[6\] " "Info: Pin out_ROM\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { out_ROM[6] } } } { "Lab3.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab3/Lab3.bdf" { { 328 -64 112 344 "out_ROM\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_ROM[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab3/" 0 { } { { 0 { 0 ""} 0 339 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_ROM\[5\] " "Info: Pin out_ROM\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { out_ROM[5] } } } { "Lab3.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab3/Lab3.bdf" { { 328 -64 112 344 "out_ROM\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_ROM[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab3/" 0 { } { { 0 { 0 ""} 0 340 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_ROM\[4\] " "Info: Pin out_ROM\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { out_ROM[4] } } } { "Lab3.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab3/Lab3.bdf" { { 328 -64 112 344 "out_ROM\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_ROM[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab3/" 0 { } { { 0 { 0 ""} 0 341 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_ROM\[3\] " "Info: Pin out_ROM\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { out_ROM[3] } } } { "Lab3.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab3/Lab3.bdf" { { 328 -64 112 344 "out_ROM\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_ROM[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab3/" 0 { } { { 0 { 0 ""} 0 342 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_ROM\[2\] " "Info: Pin out_ROM\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { out_ROM[2] } } } { "Lab3.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab3/Lab3.bdf" { { 328 -64 112 344 "out_ROM\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_ROM[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab3/" 0 { } { { 0 { 0 ""} 0 343 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_ROM\[1\] " "Info: Pin out_ROM\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { out_ROM[1] } } } { "Lab3.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab3/Lab3.bdf" { { 328 -64 112 344 "out_ROM\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_ROM[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab3/" 0 { } { { 0 { 0 ""} 0 344 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_ROM\[0\] " "Info: Pin out_ROM\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { out_ROM[0] } } } { "Lab3.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab3/Lab3.bdf" { { 328 -64 112 344 "out_ROM\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_ROM[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab3/" 0 { } { { 0 { 0 ""} 0 345 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[5\] " "Info: Pin address\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { address[5] } } } { "Lab3.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab3/Lab3.bdf" { { 360 -952 -784 376 "address\[5..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab3/" 0 { } { { 0 { 0 ""} 0 307 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[4\] " "Info: Pin address\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { address[4] } } } { "Lab3.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab3/Lab3.bdf" { { 360 -952 -784 376 "address\[5..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab3/" 0 { } { { 0 { 0 ""} 0 308 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[3\] " "Info: Pin address\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { address[3] } } } { "Lab3.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab3/Lab3.bdf" { { 360 -952 -784 376 "address\[5..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab3/" 0 { } { { 0 { 0 ""} 0 309 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[2\] " "Info: Pin address\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { address[2] } } } { "Lab3.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab3/Lab3.bdf" { { 360 -952 -784 376 "address\[5..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab3/" 0 { } { { 0 { 0 ""} 0 310 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[1\] " "Info: Pin address\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { address[1] } } } { "Lab3.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab3/Lab3.bdf" { { 360 -952 -784 376 "address\[5..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab3/" 0 { } { { 0 { 0 ""} 0 311 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[0\] " "Info: Pin address\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { address[0] } } } { "Lab3.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab3/Lab3.bdf" { { 360 -952 -784 376 "address\[5..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab3/" 0 { } { { 0 { 0 ""} 0 312 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { clk } } } { "Lab3.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab3/Lab3.bdf" { { 320 -952 -784 336 "clk" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab3/" 0 { } { { 0 { 0 ""} 0 348 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "size_of_buffer\[2\] " "Info: Pin size_of_buffer\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { size_of_buffer[2] } } } { "Lab3.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab3/Lab3.bdf" { { 424 -968 -784 440 "size_of_buffer\[2..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { size_of_buffer[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab3/" 0 { } { { 0 { 0 ""} 0 321 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "size_of_buffer\[1\] " "Info: Pin size_of_buffer\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { size_of_buffer[1] } } } { "Lab3.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab3/Lab3.bdf" { { 424 -968 -784 440 "size_of_buffer\[2..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { size_of_buffer[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab3/" 0 { } { { 0 { 0 ""} 0 322 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "size_of_buffer\[0\] " "Info: Pin size_of_buffer\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { size_of_buffer[0] } } } { "Lab3.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab3/Lab3.bdf" { { 424 -968 -784 440 "size_of_buffer\[2..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { size_of_buffer[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab3/" 0 { } { { 0 { 0 ""} 0 323 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "K\[6\] " "Info: Pin K\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { K[6] } } } { "Lab3.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab3/Lab3.bdf" { { 440 -952 -784 456 "K\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { K[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab3/" 0 { } { { 0 { 0 ""} 0 314 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "K\[5\] " "Info: Pin K\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { K[5] } } } { "Lab3.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab3/Lab3.bdf" { { 440 -952 -784 456 "K\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { K[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab3/" 0 { } { { 0 { 0 ""} 0 315 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "K\[4\] " "Info: Pin K\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { K[4] } } } { "Lab3.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab3/Lab3.bdf" { { 440 -952 -784 456 "K\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { K[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab3/" 0 { } { { 0 { 0 ""} 0 316 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "K\[3\] " "Info: Pin K\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { K[3] } } } { "Lab3.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab3/Lab3.bdf" { { 440 -952 -784 456 "K\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { K[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab3/" 0 { } { { 0 { 0 ""} 0 317 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "K\[1\] " "Info: Pin K\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { K[1] } } } { "Lab3.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab3/Lab3.bdf" { { 440 -952 -784 456 "K\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { K[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab3/" 0 { } { { 0 { 0 ""} 0 319 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "K\[2\] " "Info: Pin K\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { K[2] } } } { "Lab3.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab3/Lab3.bdf" { { 440 -952 -784 456 "K\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { K[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab3/" 0 { } { { 0 { 0 ""} 0 318 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "K\[7\] " "Info: Pin K\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { K[7] } } } { "Lab3.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab3/Lab3.bdf" { { 440 -952 -784 456 "K\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { K[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab3/" 0 { } { { 0 { 0 ""} 0 313 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "K\[0\] " "Info: Pin K\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { K[0] } } } { "Lab3.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab3/Lab3.bdf" { { 440 -952 -784 456 "K\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { K[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab3/" 0 { } { { 0 { 0 ""} 0 320 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rom/ram " "Info: Pin rom/ram not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { rom/ram } } } { "Lab3.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab3/Lab3.bdf" { { 408 -952 -784 424 "rom/ram" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom/ram } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab3/" 0 { } { { 0 { 0 ""} 0 349 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "start " "Info: Pin start not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { start } } } { "Lab3.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab3/Lab3.bdf" { { 376 -952 -784 392 "start" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { start } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab3/" 0 { } { { 0 { 0 ""} 0 347 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN N20 (CLK3p, Input)) " "Info: Automatically promoted node clk (placed in PIN N20 (CLK3p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Driver:inst\|lpm_counter3:inst2\|lpm_counter:lpm_counter_component\|cntr_04i:auto_generated\|counter_reg_bit1a\[7\] " "Info: Destination node Driver:inst\|lpm_counter3:inst2\|lpm_counter:lpm_counter_component\|cntr_04i:auto_generated\|counter_reg_bit1a\[7\]" {  } { { "db/cntr_04i.tdf" "" { Text "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab3/db/cntr_04i.tdf" 83 19 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Driver:inst|lpm_counter3:inst2|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab3/" 0 { } { { 0 { 0 ""} 0 242 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Driver:inst\|lpm_counter3:inst2\|lpm_counter:lpm_counter_component\|cntr_04i:auto_generated\|counter_reg_bit1a\[6\] " "Info: Destination node Driver:inst\|lpm_counter3:inst2\|lpm_counter:lpm_counter_component\|cntr_04i:auto_generated\|counter_reg_bit1a\[6\]" {  } { { "db/cntr_04i.tdf" "" { Text "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab3/db/cntr_04i.tdf" 83 19 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Driver:inst|lpm_counter3:inst2|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab3/" 0 { } { { 0 { 0 ""} 0 244 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Driver:inst\|lpm_counter3:inst2\|lpm_counter:lpm_counter_component\|cntr_04i:auto_generated\|counter_reg_bit1a\[5\] " "Info: Destination node Driver:inst\|lpm_counter3:inst2\|lpm_counter:lpm_counter_component\|cntr_04i:auto_generated\|counter_reg_bit1a\[5\]" {  } { { "db/cntr_04i.tdf" "" { Text "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab3/db/cntr_04i.tdf" 83 19 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Driver:inst|lpm_counter3:inst2|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab3/" 0 { } { { 0 { 0 ""} 0 246 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Driver:inst\|lpm_counter3:inst2\|lpm_counter:lpm_counter_component\|cntr_04i:auto_generated\|counter_reg_bit1a\[4\] " "Info: Destination node Driver:inst\|lpm_counter3:inst2\|lpm_counter:lpm_counter_component\|cntr_04i:auto_generated\|counter_reg_bit1a\[4\]" {  } { { "db/cntr_04i.tdf" "" { Text "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab3/db/cntr_04i.tdf" 83 19 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Driver:inst|lpm_counter3:inst2|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab3/" 0 { } { { 0 { 0 ""} 0 248 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Driver:inst\|lpm_counter3:inst2\|lpm_counter:lpm_counter_component\|cntr_04i:auto_generated\|counter_reg_bit1a\[3\] " "Info: Destination node Driver:inst\|lpm_counter3:inst2\|lpm_counter:lpm_counter_component\|cntr_04i:auto_generated\|counter_reg_bit1a\[3\]" {  } { { "db/cntr_04i.tdf" "" { Text "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab3/db/cntr_04i.tdf" 83 19 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Driver:inst|lpm_counter3:inst2|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab3/" 0 { } { { 0 { 0 ""} 0 250 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Driver:inst\|lpm_counter3:inst2\|lpm_counter:lpm_counter_component\|cntr_04i:auto_generated\|counter_reg_bit1a\[2\] " "Info: Destination node Driver:inst\|lpm_counter3:inst2\|lpm_counter:lpm_counter_component\|cntr_04i:auto_generated\|counter_reg_bit1a\[2\]" {  } { { "db/cntr_04i.tdf" "" { Text "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab3/db/cntr_04i.tdf" 83 19 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Driver:inst|lpm_counter3:inst2|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab3/" 0 { } { { 0 { 0 ""} 0 252 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Driver:inst\|lpm_counter3:inst2\|lpm_counter:lpm_counter_component\|cntr_04i:auto_generated\|counter_reg_bit1a\[1\] " "Info: Destination node Driver:inst\|lpm_counter3:inst2\|lpm_counter:lpm_counter_component\|cntr_04i:auto_generated\|counter_reg_bit1a\[1\]" {  } { { "db/cntr_04i.tdf" "" { Text "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab3/db/cntr_04i.tdf" 83 19 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Driver:inst|lpm_counter3:inst2|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab3/" 0 { } { { 0 { 0 ""} 0 254 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Driver:inst\|lpm_counter3:inst2\|lpm_counter:lpm_counter_component\|cntr_04i:auto_generated\|counter_reg_bit1a\[0\] " "Info: Destination node Driver:inst\|lpm_counter3:inst2\|lpm_counter:lpm_counter_component\|cntr_04i:auto_generated\|counter_reg_bit1a\[0\]" {  } { { "db/cntr_04i.tdf" "" { Text "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab3/db/cntr_04i.tdf" 83 19 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Driver:inst|lpm_counter3:inst2|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab3/" 0 { } { { 0 { 0 ""} 0 256 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Driver:inst\|lpm_counter2:inst10\|lpm_counter:lpm_counter_component\|cntr_83j:auto_generated\|counter_reg_bit1a\[2\] " "Info: Destination node Driver:inst\|lpm_counter2:inst10\|lpm_counter:lpm_counter_component\|cntr_83j:auto_generated\|counter_reg_bit1a\[2\]" {  } { { "db/cntr_83j.tdf" "" { Text "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab3/db/cntr_83j.tdf" 55 19 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Driver:inst|lpm_counter2:inst10|lpm_counter:lpm_counter_component|cntr_83j:auto_generated|safe_q[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab3/" 0 { } { { 0 { 0 ""} 0 220 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Driver:inst\|lpm_counter2:inst10\|lpm_counter:lpm_counter_component\|cntr_83j:auto_generated\|counter_reg_bit1a\[1\] " "Info: Destination node Driver:inst\|lpm_counter2:inst10\|lpm_counter:lpm_counter_component\|cntr_83j:auto_generated\|counter_reg_bit1a\[1\]" {  } { { "db/cntr_83j.tdf" "" { Text "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab3/db/cntr_83j.tdf" 55 19 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Driver:inst|lpm_counter2:inst10|lpm_counter:lpm_counter_component|cntr_83j:auto_generated|safe_q[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab3/" 0 { } { { 0 { 0 ""} 0 222 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { clk } } } { "Lab3.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab3/Lab3.bdf" { { 320 -952 -784 336 "clk" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab3/" 0 { } { { 0 { 0 ""} 0 348 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MemoryBlock:inst14\|Buffer:inst8\|inst15  " "Info: Automatically promoted node MemoryBlock:inst14\|Buffer:inst8\|inst15 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Buffer.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab3/Buffer.bdf" { { -160 432 496 -112 "inst15" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemoryBlock:inst14|Buffer:inst8|inst15 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab3/" 0 { } { { 0 { 0 ""} 0 137 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MemoryBlock:inst14\|Buffer:inst8\|inst16  " "Info: Automatically promoted node MemoryBlock:inst14\|Buffer:inst8\|inst16 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Buffer.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab3/Buffer.bdf" { { -88 432 496 -40 "inst16" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemoryBlock:inst14|Buffer:inst8|inst16 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab3/" 0 { } { { 0 { 0 ""} 0 139 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MemoryBlock:inst14\|Buffer:inst8\|inst17  " "Info: Automatically promoted node MemoryBlock:inst14\|Buffer:inst8\|inst17 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Buffer.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab3/Buffer.bdf" { { -8 432 496 40 "inst17" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemoryBlock:inst14|Buffer:inst8|inst17 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab3/" 0 { } { { 0 { 0 ""} 0 140 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MemoryBlock:inst14\|Buffer:inst8\|inst18  " "Info: Automatically promoted node MemoryBlock:inst14\|Buffer:inst8\|inst18 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Buffer.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab3/Buffer.bdf" { { 64 432 496 112 "inst18" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemoryBlock:inst14|Buffer:inst8|inst18 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab3/" 0 { } { { 0 { 0 ""} 0 141 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MemoryBlock:inst14\|Buffer:inst8\|inst19  " "Info: Automatically promoted node MemoryBlock:inst14\|Buffer:inst8\|inst19 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Buffer.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab3/Buffer.bdf" { { 144 432 496 192 "inst19" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemoryBlock:inst14|Buffer:inst8|inst19 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab3/" 0 { } { { 0 { 0 ""} 0 142 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MemoryBlock:inst14\|Buffer:inst8\|inst20  " "Info: Automatically promoted node MemoryBlock:inst14\|Buffer:inst8\|inst20 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Buffer.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab3/Buffer.bdf" { { 224 432 496 272 "inst20" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemoryBlock:inst14|Buffer:inst8|inst20 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab3/" 0 { } { { 0 { 0 ""} 0 143 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MemoryBlock:inst14\|Buffer:inst8\|inst21  " "Info: Automatically promoted node MemoryBlock:inst14\|Buffer:inst8\|inst21 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Buffer.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab3/Buffer.bdf" { { 304 432 496 352 "inst21" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemoryBlock:inst14|Buffer:inst8|inst21 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab3/" 0 { } { { 0 { 0 ""} 0 144 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Driver:inst\|lpm_compare5:inst24\|lpm_compare:lpm_compare_component\|cmpr_aig:auto_generated\|aneb_result_wire\[0\]  " "Info: Automatically promoted node Driver:inst\|lpm_compare5:inst24\|lpm_compare:lpm_compare_component\|cmpr_aig:auto_generated\|aneb_result_wire\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Driver:inst\|lpm_counter2:inst10\|lpm_counter:lpm_counter_component\|cntr_83j:auto_generated\|counter_reg_bit1a\[2\] " "Info: Destination node Driver:inst\|lpm_counter2:inst10\|lpm_counter:lpm_counter_component\|cntr_83j:auto_generated\|counter_reg_bit1a\[2\]" {  } { { "db/cntr_83j.tdf" "" { Text "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab3/db/cntr_83j.tdf" 55 19 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Driver:inst|lpm_counter2:inst10|lpm_counter:lpm_counter_component|cntr_83j:auto_generated|safe_q[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab3/" 0 { } { { 0 { 0 ""} 0 220 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Driver:inst\|lpm_counter2:inst10\|lpm_counter:lpm_counter_component\|cntr_83j:auto_generated\|counter_reg_bit1a\[1\] " "Info: Destination node Driver:inst\|lpm_counter2:inst10\|lpm_counter:lpm_counter_component\|cntr_83j:auto_generated\|counter_reg_bit1a\[1\]" {  } { { "db/cntr_83j.tdf" "" { Text "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab3/db/cntr_83j.tdf" 55 19 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Driver:inst|lpm_counter2:inst10|lpm_counter:lpm_counter_component|cntr_83j:auto_generated|safe_q[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab3/" 0 { } { { 0 { 0 ""} 0 222 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Driver:inst\|lpm_counter2:inst10\|lpm_counter:lpm_counter_component\|cntr_83j:auto_generated\|counter_reg_bit1a\[0\] " "Info: Destination node Driver:inst\|lpm_counter2:inst10\|lpm_counter:lpm_counter_component\|cntr_83j:auto_generated\|counter_reg_bit1a\[0\]" {  } { { "db/cntr_83j.tdf" "" { Text "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab3/db/cntr_83j.tdf" 55 19 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Driver:inst|lpm_counter2:inst10|lpm_counter:lpm_counter_component|cntr_83j:auto_generated|safe_q[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab3/" 0 { } { { 0 { 0 ""} 0 224 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "db/cmpr_aig.tdf" "" { Text "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab3/db/cmpr_aig.tdf" 30 18 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Driver:inst|lpm_compare5:inst24|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab3/" 0 { } { { 0 { 0 ""} 0 238 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Driver:inst\|FRONT_TO_SIGNAL:inst11\|inst8  " "Info: Automatically promoted node Driver:inst\|FRONT_TO_SIGNAL:inst11\|inst8 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Driver:inst\|FRONT_TO_SIGNAL:inst11\|inst16 " "Info: Destination node Driver:inst\|FRONT_TO_SIGNAL:inst11\|inst16" {  } { { "FRONT_TO_SIGNAL.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab3/FRONT_TO_SIGNAL.bdf" { { 200 328 392 248 "inst16" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Driver:inst|FRONT_TO_SIGNAL:inst11|inst16 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab3/" 0 { } { { 0 { 0 ""} 0 216 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Driver:inst\|FRONT_TO_SIGNAL:inst11\|inst8~0 " "Info: Destination node Driver:inst\|FRONT_TO_SIGNAL:inst11\|inst8~0" {  } { { "FRONT_TO_SIGNAL.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab3/FRONT_TO_SIGNAL.bdf" { { 120 376 440 200 "inst8" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Driver:inst|FRONT_TO_SIGNAL:inst11|inst8~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab3/" 0 { } { { 0 { 0 ""} 0 564 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "FRONT_TO_SIGNAL.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab3/FRONT_TO_SIGNAL.bdf" { { 120 376 440 200 "inst8" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Driver:inst|FRONT_TO_SIGNAL:inst11|inst8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab3/" 0 { } { { 0 { 0 ""} 0 215 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Driver:inst\|RS-trigger:inst23\|lpm_dff2:inst7\|lpm_ff:lpm_ff_component\|dffs\[0\]  " "Info: Automatically promoted node Driver:inst\|RS-trigger:inst23\|lpm_dff2:inst7\|lpm_ff:lpm_ff_component\|dffs\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Driver:inst\|RS-trigger:inst23\|inst1 " "Info: Destination node Driver:inst\|RS-trigger:inst23\|inst1" {  } { { "RS-trigger.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab3/RS-trigger.bdf" { { 144 472 536 192 "inst1" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Driver:inst|RS-trigger:inst23|inst1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab3/" 0 { } { { 0 { 0 ""} 0 464 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Driver:inst\|RS-trigger:inst23\|lpm_dff2:inst7\|lpm_ff:lpm_ff_component\|dffs\[0\]~0 " "Info: Destination node Driver:inst\|RS-trigger:inst23\|lpm_dff2:inst7\|lpm_ff:lpm_ff_component\|dffs\[0\]~0" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Driver:inst|RS-trigger:inst23|lpm_dff2:inst7|lpm_ff:lpm_ff_component|dffs[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab3/" 0 { } { { 0 { 0 ""} 0 565 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Driver:inst|RS-trigger:inst23|lpm_dff2:inst7|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab3/" 0 { } { { 0 { 0 ""} 0 463 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MemoryBlock:inst14\|Buffer:inst8\|FRONT_TO_SIGNAL:inst33\|inst8  " "Info: Automatically promoted node MemoryBlock:inst14\|Buffer:inst8\|FRONT_TO_SIGNAL:inst33\|inst8 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MemoryBlock:inst14\|Buffer:inst8\|FRONT_TO_SIGNAL:inst33\|inst16 " "Info: Destination node MemoryBlock:inst14\|Buffer:inst8\|FRONT_TO_SIGNAL:inst33\|inst16" {  } { { "FRONT_TO_SIGNAL.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab3/FRONT_TO_SIGNAL.bdf" { { 200 328 392 248 "inst16" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemoryBlock:inst14|Buffer:inst8|FRONT_TO_SIGNAL:inst33|inst16 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab3/" 0 { } { { 0 { 0 ""} 0 411 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MemoryBlock:inst14\|Buffer:inst8\|RS-trigger:inst14\|inst1 " "Info: Destination node MemoryBlock:inst14\|Buffer:inst8\|RS-trigger:inst14\|inst1" {  } { { "RS-trigger.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab3/RS-trigger.bdf" { { 144 472 536 192 "inst1" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemoryBlock:inst14|Buffer:inst8|RS-trigger:inst14|inst1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab3/" 0 { } { { 0 { 0 ""} 0 409 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MemoryBlock:inst14\|Buffer:inst8\|FRONT_TO_SIGNAL:inst33\|inst8~0 " "Info: Destination node MemoryBlock:inst14\|Buffer:inst8\|FRONT_TO_SIGNAL:inst33\|inst8~0" {  } { { "FRONT_TO_SIGNAL.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab3/FRONT_TO_SIGNAL.bdf" { { 120 376 440 200 "inst8" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemoryBlock:inst14|Buffer:inst8|FRONT_TO_SIGNAL:inst33|inst8~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab3/" 0 { } { { 0 { 0 ""} 0 569 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "FRONT_TO_SIGNAL.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab3/FRONT_TO_SIGNAL.bdf" { { 120 376 440 200 "inst8" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemoryBlock:inst14|Buffer:inst8|FRONT_TO_SIGNAL:inst33|inst8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab3/" 0 { } { { 0 { 0 ""} 0 410 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MemoryBlock:inst14\|Buffer:inst8\|FRONT_TO_SIGNAL:inst34\|inst8  " "Info: Automatically promoted node MemoryBlock:inst14\|Buffer:inst8\|FRONT_TO_SIGNAL:inst34\|inst8 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MemoryBlock:inst14\|Buffer:inst8\|RS-trigger:inst22\|inst1 " "Info: Destination node MemoryBlock:inst14\|Buffer:inst8\|RS-trigger:inst22\|inst1" {  } { { "RS-trigger.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab3/RS-trigger.bdf" { { 144 472 536 192 "inst1" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemoryBlock:inst14|Buffer:inst8|RS-trigger:inst22|inst1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab3/" 0 { } { { 0 { 0 ""} 0 458 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MemoryBlock:inst14\|Buffer:inst8\|FRONT_TO_SIGNAL:inst34\|inst16 " "Info: Destination node MemoryBlock:inst14\|Buffer:inst8\|FRONT_TO_SIGNAL:inst34\|inst16" {  } { { "FRONT_TO_SIGNAL.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab3/FRONT_TO_SIGNAL.bdf" { { 200 328 392 248 "inst16" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemoryBlock:inst14|Buffer:inst8|FRONT_TO_SIGNAL:inst34|inst16 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab3/" 0 { } { { 0 { 0 ""} 0 455 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MemoryBlock:inst14\|Buffer:inst8\|FRONT_TO_SIGNAL:inst34\|inst8~0 " "Info: Destination node MemoryBlock:inst14\|Buffer:inst8\|FRONT_TO_SIGNAL:inst34\|inst8~0" {  } { { "FRONT_TO_SIGNAL.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab3/FRONT_TO_SIGNAL.bdf" { { 120 376 440 200 "inst8" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemoryBlock:inst14|Buffer:inst8|FRONT_TO_SIGNAL:inst34|inst8~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab3/" 0 { } { { 0 { 0 ""} 0 567 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "FRONT_TO_SIGNAL.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab3/FRONT_TO_SIGNAL.bdf" { { 120 376 440 200 "inst8" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemoryBlock:inst14|Buffer:inst8|FRONT_TO_SIGNAL:inst34|inst8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab3/" 0 { } { { 0 { 0 ""} 0 454 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "43 unused 3.3V 19 24 0 " "Info: Number of I/O pins in group: 43 (unused VREF, 3.3V VCCIO, 19 input, 24 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 39 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 44 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 49 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  49 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 35 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 44 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 40 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 34 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 0 6 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use undetermined 0 6 " "Info: I/O bank number 10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "2.982 ns register memory " "Info: Estimated most critical path is register to memory delay of 2.982 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MemoryBlock:inst14\|Buffer:inst8\|lpm_dff0:inst10\|lpm_ff:lpm_ff_component\|dffs\[4\] 1 REG LAB_X17_Y13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X17_Y13; Fanout = 1; REG Node = 'MemoryBlock:inst14\|Buffer:inst8\|lpm_dff0:inst10\|lpm_ff:lpm_ff_component\|dffs\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemoryBlock:inst14|Buffer:inst8|lpm_dff0:inst10|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.426 ns) + CELL(0.378 ns) 0.804 ns MemoryBlock:inst14\|Buffer:inst8\|lpm_mux0:inst23\|lpm_mux:lpm_mux_component\|mux_g4e:auto_generated\|l3_w4_n0_mux_dataout~0 2 COMB LAB_X18_Y11 1 " "Info: 2: + IC(0.426 ns) + CELL(0.378 ns) = 0.804 ns; Loc. = LAB_X18_Y11; Fanout = 1; COMB Node = 'MemoryBlock:inst14\|Buffer:inst8\|lpm_mux0:inst23\|lpm_mux:lpm_mux_component\|mux_g4e:auto_generated\|l3_w4_n0_mux_dataout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.804 ns" { MemoryBlock:inst14|Buffer:inst8|lpm_dff0:inst10|lpm_ff:lpm_ff_component|dffs[4] MemoryBlock:inst14|Buffer:inst8|lpm_mux0:inst23|lpm_mux:lpm_mux_component|mux_g4e:auto_generated|l3_w4_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_g4e.tdf" "" { Text "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab3/db/mux_g4e.tdf" 81 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.757 ns) + CELL(0.272 ns) 1.833 ns MemoryBlock:inst14\|Buffer:inst8\|lpm_mux0:inst23\|lpm_mux:lpm_mux_component\|mux_g4e:auto_generated\|l3_w4_n0_mux_dataout~1 3 COMB LAB_X22_Y13 1 " "Info: 3: + IC(0.757 ns) + CELL(0.272 ns) = 1.833 ns; Loc. = LAB_X22_Y13; Fanout = 1; COMB Node = 'MemoryBlock:inst14\|Buffer:inst8\|lpm_mux0:inst23\|lpm_mux:lpm_mux_component\|mux_g4e:auto_generated\|l3_w4_n0_mux_dataout~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.029 ns" { MemoryBlock:inst14|Buffer:inst8|lpm_mux0:inst23|lpm_mux:lpm_mux_component|mux_g4e:auto_generated|l3_w4_n0_mux_dataout~0 MemoryBlock:inst14|Buffer:inst8|lpm_mux0:inst23|lpm_mux:lpm_mux_component|mux_g4e:auto_generated|l3_w4_n0_mux_dataout~1 } "NODE_NAME" } } { "db/mux_g4e.tdf" "" { Text "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab3/db/mux_g4e.tdf" 81 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.599 ns) + CELL(0.154 ns) 2.586 ns MemoryBlock:inst14\|lpm_bustri3:inst6\|lpm_bustri:lpm_bustri_component\|dout\[4\]~12 4 COMB LAB_X17_Y13 9 " "Info: 4: + IC(0.599 ns) + CELL(0.154 ns) = 2.586 ns; Loc. = LAB_X17_Y13; Fanout = 9; COMB Node = 'MemoryBlock:inst14\|lpm_bustri3:inst6\|lpm_bustri:lpm_bustri_component\|dout\[4\]~12'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.753 ns" { MemoryBlock:inst14|Buffer:inst8|lpm_mux0:inst23|lpm_mux:lpm_mux_component|mux_g4e:auto_generated|l3_w4_n0_mux_dataout~1 MemoryBlock:inst14|lpm_bustri3:inst6|lpm_bustri:lpm_bustri_component|dout[4]~12 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.134 ns) 2.982 ns MemoryBlock:inst14\|lpm_ram_dq0:inst2\|altsyncram:altsyncram_component\|altsyncram_4jc1:auto_generated\|ram_block1a4~porta_datain_reg0 5 MEM M512_X16_Y13 1 " "Info: 5: + IC(0.262 ns) + CELL(0.134 ns) = 2.982 ns; Loc. = M512_X16_Y13; Fanout = 1; MEM Node = 'MemoryBlock:inst14\|lpm_ram_dq0:inst2\|altsyncram:altsyncram_component\|altsyncram_4jc1:auto_generated\|ram_block1a4~porta_datain_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { MemoryBlock:inst14|lpm_bustri3:inst6|lpm_bustri:lpm_bustri_component|dout[4]~12 MemoryBlock:inst14|lpm_ram_dq0:inst2|altsyncram:altsyncram_component|altsyncram_4jc1:auto_generated|ram_block1a4~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_4jc1.tdf" "" { Text "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab3/db/altsyncram_4jc1.tdf" 120 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.938 ns ( 31.46 % ) " "Info: Total cell delay = 0.938 ns ( 31.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.044 ns ( 68.54 % ) " "Info: Total interconnect delay = 2.044 ns ( 68.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.982 ns" { MemoryBlock:inst14|Buffer:inst8|lpm_dff0:inst10|lpm_ff:lpm_ff_component|dffs[4] MemoryBlock:inst14|Buffer:inst8|lpm_mux0:inst23|lpm_mux:lpm_mux_component|mux_g4e:auto_generated|l3_w4_n0_mux_dataout~0 MemoryBlock:inst14|Buffer:inst8|lpm_mux0:inst23|lpm_mux:lpm_mux_component|mux_g4e:auto_generated|l3_w4_n0_mux_dataout~1 MemoryBlock:inst14|lpm_bustri3:inst6|lpm_bustri:lpm_bustri_component|dout[4]~12 MemoryBlock:inst14|lpm_ram_dq0:inst2|altsyncram:altsyncram_component|altsyncram_4jc1:auto_generated|ram_block1a4~porta_datain_reg0 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X13_Y0 X26_Y13 " "Info: Peak interconnect usage is 1% of the available device resources in the region that extends from location X13_Y0 to location X26_Y13" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "24 " "Warning: Found 24 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataBus15\[7\] 0 " "Info: Pin \"dataBus15\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataBus15\[6\] 0 " "Info: Pin \"dataBus15\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataBus15\[5\] 0 " "Info: Pin \"dataBus15\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataBus15\[4\] 0 " "Info: Pin \"dataBus15\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataBus15\[3\] 0 " "Info: Pin \"dataBus15\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataBus15\[2\] 0 " "Info: Pin \"dataBus15\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataBus15\[1\] 0 " "Info: Pin \"dataBus15\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataBus15\[0\] 0 " "Info: Pin \"dataBus15\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ro/ra 0 " "Info: Pin \"ro/ra\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r/w 0 " "Info: Pin \"r/w\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr\[5\] 0 " "Info: Pin \"addr\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr\[4\] 0 " "Info: Pin \"addr\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr\[3\] 0 " "Info: Pin \"addr\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr\[2\] 0 " "Info: Pin \"addr\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr\[1\] 0 " "Info: Pin \"addr\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr\[0\] 0 " "Info: Pin \"addr\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_ROM\[7\] 0 " "Info: Pin \"out_ROM\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_ROM\[6\] 0 " "Info: Pin \"out_ROM\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_ROM\[5\] 0 " "Info: Pin \"out_ROM\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_ROM\[4\] 0 " "Info: Pin \"out_ROM\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_ROM\[3\] 0 " "Info: Pin \"out_ROM\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_ROM\[2\] 0 " "Info: Pin \"out_ROM\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_ROM\[1\] 0 " "Info: Pin \"out_ROM\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_ROM\[0\] 0 " "Info: Pin \"out_ROM\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "292 " "Info: Peak virtual memory: 292 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 16 00:02:49 2019 " "Info: Processing ended: Wed Oct 16 00:02:49 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
