// Seed: 860268072
module module_0 ();
  initial begin
    id_1 <= 1;
    id_1 = id_1;
  end
endmodule
module module_1 (
    input  uwire id_0,
    output tri0  id_1,
    output logic id_2,
    output tri0  id_3,
    input  wor   id_4,
    input  tri0  id_5,
    output uwire id_6,
    output wand  id_7,
    input  tri   id_8,
    output logic id_9,
    input  logic id_10,
    input  logic id_11
);
  tri0 id_13 = 1 & ~1;
  module_0();
  initial begin
    #1 begin
      id_9 <= #1 id_11;
      if (1'h0) $display(id_8);
      id_2 = id_11;
      id_9 <= id_10;
    end
  end
  integer id_14;
endmodule
