
4.IMU.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000099c4  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000006b4  08009b78  08009b78  00019b78  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a22c  0800a22c  000201e0  2**0
                  CONTENTS
  4 .ARM          00000008  0800a22c  0800a22c  0001a22c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a234  0800a234  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a234  0800a234  0001a234  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a238  0800a238  0001a238  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  0800a23c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000201e0  2**0
                  CONTENTS
 10 .bss          000000bc  200001e0  200001e0  000201e0  2**3
                  ALLOC
 11 ._user_heap_stack 00000604  2000029c  2000029c  000201e0  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000ef77  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000301f  00000000  00000000  0002f187  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001168  00000000  00000000  000321a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000fd0  00000000  00000000  00033310  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000295aa  00000000  00000000  000342e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000106c8  00000000  00000000  0005d88a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e8b5b  00000000  00000000  0006df52  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  00156aad  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005cb0  00000000  00000000  00156b00  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	200001e0 	.word	0x200001e0
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08009b5c 	.word	0x08009b5c

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	200001e4 	.word	0x200001e4
 80001ec:	08009b5c 	.word	0x08009b5c

080001f0 <strlen>:
 80001f0:	4603      	mov	r3, r0
 80001f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001f6:	2a00      	cmp	r2, #0
 80001f8:	d1fb      	bne.n	80001f2 <strlen+0x2>
 80001fa:	1a18      	subs	r0, r3, r0
 80001fc:	3801      	subs	r0, #1
 80001fe:	4770      	bx	lr

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	; 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_d2uiz>:
 8000bc8:	004a      	lsls	r2, r1, #1
 8000bca:	d211      	bcs.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bcc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bd0:	d211      	bcs.n	8000bf6 <__aeabi_d2uiz+0x2e>
 8000bd2:	d50d      	bpl.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bd4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bd8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bdc:	d40e      	bmi.n	8000bfc <__aeabi_d2uiz+0x34>
 8000bde:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000be2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000be6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bea:	fa23 f002 	lsr.w	r0, r3, r2
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bfa:	d102      	bne.n	8000c02 <__aeabi_d2uiz+0x3a>
 8000bfc:	f04f 30ff 	mov.w	r0, #4294967295
 8000c00:	4770      	bx	lr
 8000c02:	f04f 0000 	mov.w	r0, #0
 8000c06:	4770      	bx	lr

08000c08 <__aeabi_d2f>:
 8000c08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c0c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c10:	bf24      	itt	cs
 8000c12:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c16:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c1a:	d90d      	bls.n	8000c38 <__aeabi_d2f+0x30>
 8000c1c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c20:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c24:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c28:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c2c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c30:	bf08      	it	eq
 8000c32:	f020 0001 	biceq.w	r0, r0, #1
 8000c36:	4770      	bx	lr
 8000c38:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c3c:	d121      	bne.n	8000c82 <__aeabi_d2f+0x7a>
 8000c3e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c42:	bfbc      	itt	lt
 8000c44:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c48:	4770      	bxlt	lr
 8000c4a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c4e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c52:	f1c2 0218 	rsb	r2, r2, #24
 8000c56:	f1c2 0c20 	rsb	ip, r2, #32
 8000c5a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c5e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c62:	bf18      	it	ne
 8000c64:	f040 0001 	orrne.w	r0, r0, #1
 8000c68:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c6c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c70:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c74:	ea40 000c 	orr.w	r0, r0, ip
 8000c78:	fa23 f302 	lsr.w	r3, r3, r2
 8000c7c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c80:	e7cc      	b.n	8000c1c <__aeabi_d2f+0x14>
 8000c82:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c86:	d107      	bne.n	8000c98 <__aeabi_d2f+0x90>
 8000c88:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c8c:	bf1e      	ittt	ne
 8000c8e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c92:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c96:	4770      	bxne	lr
 8000c98:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c9c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ca0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ca4:	4770      	bx	lr
 8000ca6:	bf00      	nop

08000ca8 <__aeabi_uldivmod>:
 8000ca8:	b953      	cbnz	r3, 8000cc0 <__aeabi_uldivmod+0x18>
 8000caa:	b94a      	cbnz	r2, 8000cc0 <__aeabi_uldivmod+0x18>
 8000cac:	2900      	cmp	r1, #0
 8000cae:	bf08      	it	eq
 8000cb0:	2800      	cmpeq	r0, #0
 8000cb2:	bf1c      	itt	ne
 8000cb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cbc:	f000 b9aa 	b.w	8001014 <__aeabi_idiv0>
 8000cc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cc8:	f000 f83c 	bl	8000d44 <__udivmoddi4>
 8000ccc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cd4:	b004      	add	sp, #16
 8000cd6:	4770      	bx	lr

08000cd8 <__aeabi_d2lz>:
 8000cd8:	b538      	push	{r3, r4, r5, lr}
 8000cda:	2200      	movs	r2, #0
 8000cdc:	2300      	movs	r3, #0
 8000cde:	4604      	mov	r4, r0
 8000ce0:	460d      	mov	r5, r1
 8000ce2:	f7ff ff0b 	bl	8000afc <__aeabi_dcmplt>
 8000ce6:	b928      	cbnz	r0, 8000cf4 <__aeabi_d2lz+0x1c>
 8000ce8:	4620      	mov	r0, r4
 8000cea:	4629      	mov	r1, r5
 8000cec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cf0:	f000 b80a 	b.w	8000d08 <__aeabi_d2ulz>
 8000cf4:	4620      	mov	r0, r4
 8000cf6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cfa:	f000 f805 	bl	8000d08 <__aeabi_d2ulz>
 8000cfe:	4240      	negs	r0, r0
 8000d00:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d04:	bd38      	pop	{r3, r4, r5, pc}
 8000d06:	bf00      	nop

08000d08 <__aeabi_d2ulz>:
 8000d08:	b5d0      	push	{r4, r6, r7, lr}
 8000d0a:	4b0c      	ldr	r3, [pc, #48]	; (8000d3c <__aeabi_d2ulz+0x34>)
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	4606      	mov	r6, r0
 8000d10:	460f      	mov	r7, r1
 8000d12:	f7ff fc81 	bl	8000618 <__aeabi_dmul>
 8000d16:	f7ff ff57 	bl	8000bc8 <__aeabi_d2uiz>
 8000d1a:	4604      	mov	r4, r0
 8000d1c:	f7ff fc02 	bl	8000524 <__aeabi_ui2d>
 8000d20:	4b07      	ldr	r3, [pc, #28]	; (8000d40 <__aeabi_d2ulz+0x38>)
 8000d22:	2200      	movs	r2, #0
 8000d24:	f7ff fc78 	bl	8000618 <__aeabi_dmul>
 8000d28:	4602      	mov	r2, r0
 8000d2a:	460b      	mov	r3, r1
 8000d2c:	4630      	mov	r0, r6
 8000d2e:	4639      	mov	r1, r7
 8000d30:	f7ff faba 	bl	80002a8 <__aeabi_dsub>
 8000d34:	f7ff ff48 	bl	8000bc8 <__aeabi_d2uiz>
 8000d38:	4621      	mov	r1, r4
 8000d3a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d3c:	3df00000 	.word	0x3df00000
 8000d40:	41f00000 	.word	0x41f00000

08000d44 <__udivmoddi4>:
 8000d44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d48:	9d08      	ldr	r5, [sp, #32]
 8000d4a:	4604      	mov	r4, r0
 8000d4c:	468e      	mov	lr, r1
 8000d4e:	2b00      	cmp	r3, #0
 8000d50:	d14d      	bne.n	8000dee <__udivmoddi4+0xaa>
 8000d52:	428a      	cmp	r2, r1
 8000d54:	4694      	mov	ip, r2
 8000d56:	d969      	bls.n	8000e2c <__udivmoddi4+0xe8>
 8000d58:	fab2 f282 	clz	r2, r2
 8000d5c:	b152      	cbz	r2, 8000d74 <__udivmoddi4+0x30>
 8000d5e:	fa01 f302 	lsl.w	r3, r1, r2
 8000d62:	f1c2 0120 	rsb	r1, r2, #32
 8000d66:	fa20 f101 	lsr.w	r1, r0, r1
 8000d6a:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d6e:	ea41 0e03 	orr.w	lr, r1, r3
 8000d72:	4094      	lsls	r4, r2
 8000d74:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d78:	0c21      	lsrs	r1, r4, #16
 8000d7a:	fbbe f6f8 	udiv	r6, lr, r8
 8000d7e:	fa1f f78c 	uxth.w	r7, ip
 8000d82:	fb08 e316 	mls	r3, r8, r6, lr
 8000d86:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000d8a:	fb06 f107 	mul.w	r1, r6, r7
 8000d8e:	4299      	cmp	r1, r3
 8000d90:	d90a      	bls.n	8000da8 <__udivmoddi4+0x64>
 8000d92:	eb1c 0303 	adds.w	r3, ip, r3
 8000d96:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d9a:	f080 811f 	bcs.w	8000fdc <__udivmoddi4+0x298>
 8000d9e:	4299      	cmp	r1, r3
 8000da0:	f240 811c 	bls.w	8000fdc <__udivmoddi4+0x298>
 8000da4:	3e02      	subs	r6, #2
 8000da6:	4463      	add	r3, ip
 8000da8:	1a5b      	subs	r3, r3, r1
 8000daa:	b2a4      	uxth	r4, r4
 8000dac:	fbb3 f0f8 	udiv	r0, r3, r8
 8000db0:	fb08 3310 	mls	r3, r8, r0, r3
 8000db4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000db8:	fb00 f707 	mul.w	r7, r0, r7
 8000dbc:	42a7      	cmp	r7, r4
 8000dbe:	d90a      	bls.n	8000dd6 <__udivmoddi4+0x92>
 8000dc0:	eb1c 0404 	adds.w	r4, ip, r4
 8000dc4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000dc8:	f080 810a 	bcs.w	8000fe0 <__udivmoddi4+0x29c>
 8000dcc:	42a7      	cmp	r7, r4
 8000dce:	f240 8107 	bls.w	8000fe0 <__udivmoddi4+0x29c>
 8000dd2:	4464      	add	r4, ip
 8000dd4:	3802      	subs	r0, #2
 8000dd6:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000dda:	1be4      	subs	r4, r4, r7
 8000ddc:	2600      	movs	r6, #0
 8000dde:	b11d      	cbz	r5, 8000de8 <__udivmoddi4+0xa4>
 8000de0:	40d4      	lsrs	r4, r2
 8000de2:	2300      	movs	r3, #0
 8000de4:	e9c5 4300 	strd	r4, r3, [r5]
 8000de8:	4631      	mov	r1, r6
 8000dea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dee:	428b      	cmp	r3, r1
 8000df0:	d909      	bls.n	8000e06 <__udivmoddi4+0xc2>
 8000df2:	2d00      	cmp	r5, #0
 8000df4:	f000 80ef 	beq.w	8000fd6 <__udivmoddi4+0x292>
 8000df8:	2600      	movs	r6, #0
 8000dfa:	e9c5 0100 	strd	r0, r1, [r5]
 8000dfe:	4630      	mov	r0, r6
 8000e00:	4631      	mov	r1, r6
 8000e02:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e06:	fab3 f683 	clz	r6, r3
 8000e0a:	2e00      	cmp	r6, #0
 8000e0c:	d14a      	bne.n	8000ea4 <__udivmoddi4+0x160>
 8000e0e:	428b      	cmp	r3, r1
 8000e10:	d302      	bcc.n	8000e18 <__udivmoddi4+0xd4>
 8000e12:	4282      	cmp	r2, r0
 8000e14:	f200 80f9 	bhi.w	800100a <__udivmoddi4+0x2c6>
 8000e18:	1a84      	subs	r4, r0, r2
 8000e1a:	eb61 0303 	sbc.w	r3, r1, r3
 8000e1e:	2001      	movs	r0, #1
 8000e20:	469e      	mov	lr, r3
 8000e22:	2d00      	cmp	r5, #0
 8000e24:	d0e0      	beq.n	8000de8 <__udivmoddi4+0xa4>
 8000e26:	e9c5 4e00 	strd	r4, lr, [r5]
 8000e2a:	e7dd      	b.n	8000de8 <__udivmoddi4+0xa4>
 8000e2c:	b902      	cbnz	r2, 8000e30 <__udivmoddi4+0xec>
 8000e2e:	deff      	udf	#255	; 0xff
 8000e30:	fab2 f282 	clz	r2, r2
 8000e34:	2a00      	cmp	r2, #0
 8000e36:	f040 8092 	bne.w	8000f5e <__udivmoddi4+0x21a>
 8000e3a:	eba1 010c 	sub.w	r1, r1, ip
 8000e3e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e42:	fa1f fe8c 	uxth.w	lr, ip
 8000e46:	2601      	movs	r6, #1
 8000e48:	0c20      	lsrs	r0, r4, #16
 8000e4a:	fbb1 f3f7 	udiv	r3, r1, r7
 8000e4e:	fb07 1113 	mls	r1, r7, r3, r1
 8000e52:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e56:	fb0e f003 	mul.w	r0, lr, r3
 8000e5a:	4288      	cmp	r0, r1
 8000e5c:	d908      	bls.n	8000e70 <__udivmoddi4+0x12c>
 8000e5e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e62:	f103 38ff 	add.w	r8, r3, #4294967295
 8000e66:	d202      	bcs.n	8000e6e <__udivmoddi4+0x12a>
 8000e68:	4288      	cmp	r0, r1
 8000e6a:	f200 80cb 	bhi.w	8001004 <__udivmoddi4+0x2c0>
 8000e6e:	4643      	mov	r3, r8
 8000e70:	1a09      	subs	r1, r1, r0
 8000e72:	b2a4      	uxth	r4, r4
 8000e74:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e78:	fb07 1110 	mls	r1, r7, r0, r1
 8000e7c:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000e80:	fb0e fe00 	mul.w	lr, lr, r0
 8000e84:	45a6      	cmp	lr, r4
 8000e86:	d908      	bls.n	8000e9a <__udivmoddi4+0x156>
 8000e88:	eb1c 0404 	adds.w	r4, ip, r4
 8000e8c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e90:	d202      	bcs.n	8000e98 <__udivmoddi4+0x154>
 8000e92:	45a6      	cmp	lr, r4
 8000e94:	f200 80bb 	bhi.w	800100e <__udivmoddi4+0x2ca>
 8000e98:	4608      	mov	r0, r1
 8000e9a:	eba4 040e 	sub.w	r4, r4, lr
 8000e9e:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000ea2:	e79c      	b.n	8000dde <__udivmoddi4+0x9a>
 8000ea4:	f1c6 0720 	rsb	r7, r6, #32
 8000ea8:	40b3      	lsls	r3, r6
 8000eaa:	fa22 fc07 	lsr.w	ip, r2, r7
 8000eae:	ea4c 0c03 	orr.w	ip, ip, r3
 8000eb2:	fa20 f407 	lsr.w	r4, r0, r7
 8000eb6:	fa01 f306 	lsl.w	r3, r1, r6
 8000eba:	431c      	orrs	r4, r3
 8000ebc:	40f9      	lsrs	r1, r7
 8000ebe:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000ec2:	fa00 f306 	lsl.w	r3, r0, r6
 8000ec6:	fbb1 f8f9 	udiv	r8, r1, r9
 8000eca:	0c20      	lsrs	r0, r4, #16
 8000ecc:	fa1f fe8c 	uxth.w	lr, ip
 8000ed0:	fb09 1118 	mls	r1, r9, r8, r1
 8000ed4:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000ed8:	fb08 f00e 	mul.w	r0, r8, lr
 8000edc:	4288      	cmp	r0, r1
 8000ede:	fa02 f206 	lsl.w	r2, r2, r6
 8000ee2:	d90b      	bls.n	8000efc <__udivmoddi4+0x1b8>
 8000ee4:	eb1c 0101 	adds.w	r1, ip, r1
 8000ee8:	f108 3aff 	add.w	sl, r8, #4294967295
 8000eec:	f080 8088 	bcs.w	8001000 <__udivmoddi4+0x2bc>
 8000ef0:	4288      	cmp	r0, r1
 8000ef2:	f240 8085 	bls.w	8001000 <__udivmoddi4+0x2bc>
 8000ef6:	f1a8 0802 	sub.w	r8, r8, #2
 8000efa:	4461      	add	r1, ip
 8000efc:	1a09      	subs	r1, r1, r0
 8000efe:	b2a4      	uxth	r4, r4
 8000f00:	fbb1 f0f9 	udiv	r0, r1, r9
 8000f04:	fb09 1110 	mls	r1, r9, r0, r1
 8000f08:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000f0c:	fb00 fe0e 	mul.w	lr, r0, lr
 8000f10:	458e      	cmp	lr, r1
 8000f12:	d908      	bls.n	8000f26 <__udivmoddi4+0x1e2>
 8000f14:	eb1c 0101 	adds.w	r1, ip, r1
 8000f18:	f100 34ff 	add.w	r4, r0, #4294967295
 8000f1c:	d26c      	bcs.n	8000ff8 <__udivmoddi4+0x2b4>
 8000f1e:	458e      	cmp	lr, r1
 8000f20:	d96a      	bls.n	8000ff8 <__udivmoddi4+0x2b4>
 8000f22:	3802      	subs	r0, #2
 8000f24:	4461      	add	r1, ip
 8000f26:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000f2a:	fba0 9402 	umull	r9, r4, r0, r2
 8000f2e:	eba1 010e 	sub.w	r1, r1, lr
 8000f32:	42a1      	cmp	r1, r4
 8000f34:	46c8      	mov	r8, r9
 8000f36:	46a6      	mov	lr, r4
 8000f38:	d356      	bcc.n	8000fe8 <__udivmoddi4+0x2a4>
 8000f3a:	d053      	beq.n	8000fe4 <__udivmoddi4+0x2a0>
 8000f3c:	b15d      	cbz	r5, 8000f56 <__udivmoddi4+0x212>
 8000f3e:	ebb3 0208 	subs.w	r2, r3, r8
 8000f42:	eb61 010e 	sbc.w	r1, r1, lr
 8000f46:	fa01 f707 	lsl.w	r7, r1, r7
 8000f4a:	fa22 f306 	lsr.w	r3, r2, r6
 8000f4e:	40f1      	lsrs	r1, r6
 8000f50:	431f      	orrs	r7, r3
 8000f52:	e9c5 7100 	strd	r7, r1, [r5]
 8000f56:	2600      	movs	r6, #0
 8000f58:	4631      	mov	r1, r6
 8000f5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f5e:	f1c2 0320 	rsb	r3, r2, #32
 8000f62:	40d8      	lsrs	r0, r3
 8000f64:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f68:	fa21 f303 	lsr.w	r3, r1, r3
 8000f6c:	4091      	lsls	r1, r2
 8000f6e:	4301      	orrs	r1, r0
 8000f70:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f74:	fa1f fe8c 	uxth.w	lr, ip
 8000f78:	fbb3 f0f7 	udiv	r0, r3, r7
 8000f7c:	fb07 3610 	mls	r6, r7, r0, r3
 8000f80:	0c0b      	lsrs	r3, r1, #16
 8000f82:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000f86:	fb00 f60e 	mul.w	r6, r0, lr
 8000f8a:	429e      	cmp	r6, r3
 8000f8c:	fa04 f402 	lsl.w	r4, r4, r2
 8000f90:	d908      	bls.n	8000fa4 <__udivmoddi4+0x260>
 8000f92:	eb1c 0303 	adds.w	r3, ip, r3
 8000f96:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f9a:	d22f      	bcs.n	8000ffc <__udivmoddi4+0x2b8>
 8000f9c:	429e      	cmp	r6, r3
 8000f9e:	d92d      	bls.n	8000ffc <__udivmoddi4+0x2b8>
 8000fa0:	3802      	subs	r0, #2
 8000fa2:	4463      	add	r3, ip
 8000fa4:	1b9b      	subs	r3, r3, r6
 8000fa6:	b289      	uxth	r1, r1
 8000fa8:	fbb3 f6f7 	udiv	r6, r3, r7
 8000fac:	fb07 3316 	mls	r3, r7, r6, r3
 8000fb0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fb4:	fb06 f30e 	mul.w	r3, r6, lr
 8000fb8:	428b      	cmp	r3, r1
 8000fba:	d908      	bls.n	8000fce <__udivmoddi4+0x28a>
 8000fbc:	eb1c 0101 	adds.w	r1, ip, r1
 8000fc0:	f106 38ff 	add.w	r8, r6, #4294967295
 8000fc4:	d216      	bcs.n	8000ff4 <__udivmoddi4+0x2b0>
 8000fc6:	428b      	cmp	r3, r1
 8000fc8:	d914      	bls.n	8000ff4 <__udivmoddi4+0x2b0>
 8000fca:	3e02      	subs	r6, #2
 8000fcc:	4461      	add	r1, ip
 8000fce:	1ac9      	subs	r1, r1, r3
 8000fd0:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000fd4:	e738      	b.n	8000e48 <__udivmoddi4+0x104>
 8000fd6:	462e      	mov	r6, r5
 8000fd8:	4628      	mov	r0, r5
 8000fda:	e705      	b.n	8000de8 <__udivmoddi4+0xa4>
 8000fdc:	4606      	mov	r6, r0
 8000fde:	e6e3      	b.n	8000da8 <__udivmoddi4+0x64>
 8000fe0:	4618      	mov	r0, r3
 8000fe2:	e6f8      	b.n	8000dd6 <__udivmoddi4+0x92>
 8000fe4:	454b      	cmp	r3, r9
 8000fe6:	d2a9      	bcs.n	8000f3c <__udivmoddi4+0x1f8>
 8000fe8:	ebb9 0802 	subs.w	r8, r9, r2
 8000fec:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000ff0:	3801      	subs	r0, #1
 8000ff2:	e7a3      	b.n	8000f3c <__udivmoddi4+0x1f8>
 8000ff4:	4646      	mov	r6, r8
 8000ff6:	e7ea      	b.n	8000fce <__udivmoddi4+0x28a>
 8000ff8:	4620      	mov	r0, r4
 8000ffa:	e794      	b.n	8000f26 <__udivmoddi4+0x1e2>
 8000ffc:	4640      	mov	r0, r8
 8000ffe:	e7d1      	b.n	8000fa4 <__udivmoddi4+0x260>
 8001000:	46d0      	mov	r8, sl
 8001002:	e77b      	b.n	8000efc <__udivmoddi4+0x1b8>
 8001004:	3b02      	subs	r3, #2
 8001006:	4461      	add	r1, ip
 8001008:	e732      	b.n	8000e70 <__udivmoddi4+0x12c>
 800100a:	4630      	mov	r0, r6
 800100c:	e709      	b.n	8000e22 <__udivmoddi4+0xde>
 800100e:	4464      	add	r4, ip
 8001010:	3802      	subs	r0, #2
 8001012:	e742      	b.n	8000e9a <__udivmoddi4+0x156>

08001014 <__aeabi_idiv0>:
 8001014:	4770      	bx	lr
 8001016:	bf00      	nop

08001018 <Accel_Writebyte>:

#ifndef SRC_ADXL345_C_
#define SRC_ADXL345_C_

void Accel_Writebyte(ADXL345 * adxl345, uint8_t register_address, uint8_t data)
{
 8001018:	b580      	push	{r7, lr}
 800101a:	b084      	sub	sp, #16
 800101c:	af00      	add	r7, sp, #0
 800101e:	6078      	str	r0, [r7, #4]
 8001020:	460b      	mov	r3, r1
 8001022:	70fb      	strb	r3, [r7, #3]
 8001024:	4613      	mov	r3, r2
 8001026:	70bb      	strb	r3, [r7, #2]
    uint8_t Trans[2]={register_address, data};
 8001028:	78fb      	ldrb	r3, [r7, #3]
 800102a:	733b      	strb	r3, [r7, #12]
 800102c:	78bb      	ldrb	r3, [r7, #2]
 800102e:	737b      	strb	r3, [r7, #13]
    I2C_Transmit(&(adxl345->I2C), adxl345->accel_address, Trans, 2);
 8001030:	6878      	ldr	r0, [r7, #4]
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	7a19      	ldrb	r1, [r3, #8]
 8001036:	f107 020c 	add.w	r2, r7, #12
 800103a:	2302      	movs	r3, #2
 800103c:	f000 ff48 	bl	8001ed0 <I2C_Transmit>
}
 8001040:	bf00      	nop
 8001042:	3710      	adds	r7, #16
 8001044:	46bd      	mov	sp, r7
 8001046:	bd80      	pop	{r7, pc}

08001048 <Accel_Init>:
    return Receive[0];
}


void Accel_Init(ADXL345* adxl345, I2C_TypeDef* i2c)
{
 8001048:	b580      	push	{r7, lr}
 800104a:	b082      	sub	sp, #8
 800104c:	af00      	add	r7, sp, #0
 800104e:	6078      	str	r0, [r7, #4]
 8001050:	6039      	str	r1, [r7, #0]
	adxl345->I2C.I2C = i2c;
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	683a      	ldr	r2, [r7, #0]
 8001056:	601a      	str	r2, [r3, #0]

	printf("Accel_Init address  : 0x%X\r\n", adxl345->accel_address);
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	7a1b      	ldrb	r3, [r3, #8]
 800105c:	4619      	mov	r1, r3
 800105e:	480d      	ldr	r0, [pc, #52]	; (8001094 <Accel_Init+0x4c>)
 8001060:	f004 fefa 	bl	8005e58 <iprintf>

	Accel_Writebyte(adxl345, ADXL345_POWER_CTL, 0);
 8001064:	2200      	movs	r2, #0
 8001066:	212d      	movs	r1, #45	; 0x2d
 8001068:	6878      	ldr	r0, [r7, #4]
 800106a:	f7ff ffd5 	bl	8001018 <Accel_Writebyte>
	Accel_Writebyte(adxl345, ADXL345_POWER_CTL, 16);
 800106e:	2210      	movs	r2, #16
 8001070:	212d      	movs	r1, #45	; 0x2d
 8001072:	6878      	ldr	r0, [r7, #4]
 8001074:	f7ff ffd0 	bl	8001018 <Accel_Writebyte>
	Accel_Writebyte(adxl345, ADXL345_DATA_FORMAT, 2);
 8001078:	2202      	movs	r2, #2
 800107a:	2131      	movs	r1, #49	; 0x31
 800107c:	6878      	ldr	r0, [r7, #4]
 800107e:	f7ff ffcb 	bl	8001018 <Accel_Writebyte>
	Accel_Writebyte(adxl345, ADXL345_POWER_CTL, 8);
 8001082:	2208      	movs	r2, #8
 8001084:	212d      	movs	r1, #45	; 0x2d
 8001086:	6878      	ldr	r0, [r7, #4]
 8001088:	f7ff ffc6 	bl	8001018 <Accel_Writebyte>

}
 800108c:	bf00      	nop
 800108e:	3708      	adds	r7, #8
 8001090:	46bd      	mov	sp, r7
 8001092:	bd80      	pop	{r7, pc}
 8001094:	08009b78 	.word	0x08009b78

08001098 <Magneto_Writebyte>:
#ifndef INC_HMC5883L_H_
#include "HMC5883L.h"
#endif

void Magneto_Writebyte(HMC5883L* hmc5883l, uint8_t register_address, uint8_t data)
{
 8001098:	b580      	push	{r7, lr}
 800109a:	b084      	sub	sp, #16
 800109c:	af00      	add	r7, sp, #0
 800109e:	6078      	str	r0, [r7, #4]
 80010a0:	460b      	mov	r3, r1
 80010a2:	70fb      	strb	r3, [r7, #3]
 80010a4:	4613      	mov	r3, r2
 80010a6:	70bb      	strb	r3, [r7, #2]
    uint8_t Trans[2]={register_address, data};
 80010a8:	78fb      	ldrb	r3, [r7, #3]
 80010aa:	733b      	strb	r3, [r7, #12]
 80010ac:	78bb      	ldrb	r3, [r7, #2]
 80010ae:	737b      	strb	r3, [r7, #13]
    I2C_Transmit(&(hmc5883l->I2C), hmc5883l->compass_address, Trans,2);
 80010b0:	6878      	ldr	r0, [r7, #4]
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	7a19      	ldrb	r1, [r3, #8]
 80010b6:	f107 020c 	add.w	r2, r7, #12
 80010ba:	2302      	movs	r3, #2
 80010bc:	f000 ff08 	bl	8001ed0 <I2C_Transmit>
}
 80010c0:	bf00      	nop
 80010c2:	3710      	adds	r7, #16
 80010c4:	46bd      	mov	sp, r7
 80010c6:	bd80      	pop	{r7, pc}

080010c8 <Magneto_Init>:
}



void Magneto_Init(HMC5883L* hmc5883l, I2C_TypeDef* i2c, double gauss)
{
 80010c8:	b580      	push	{r7, lr}
 80010ca:	b084      	sub	sp, #16
 80010cc:	af00      	add	r7, sp, #0
 80010ce:	60f8      	str	r0, [r7, #12]
 80010d0:	60b9      	str	r1, [r7, #8]
 80010d2:	ed87 0b00 	vstr	d0, [r7]
	printf("Magneto_Init -> GET : 0x%X | Gauss : %f\r\n", hmc5883l->compass_address, gauss);
 80010d6:	68fb      	ldr	r3, [r7, #12]
 80010d8:	7a1b      	ldrb	r3, [r3, #8]
 80010da:	4619      	mov	r1, r3
 80010dc:	e9d7 2300 	ldrd	r2, r3, [r7]
 80010e0:	4814      	ldr	r0, [pc, #80]	; (8001134 <Magneto_Init+0x6c>)
 80010e2:	f004 feb9 	bl	8005e58 <iprintf>

	hmc5883l->I2C.I2C = i2c;
 80010e6:	68fb      	ldr	r3, [r7, #12]
 80010e8:	68ba      	ldr	r2, [r7, #8]
 80010ea:	601a      	str	r2, [r3, #0]

	hmc5883l->error_code = SetScale(hmc5883l, gauss);
 80010ec:	ed97 0b00 	vldr	d0, [r7]
 80010f0:	68f8      	ldr	r0, [r7, #12]
 80010f2:	f000 f88d 	bl	8001210 <SetScale>
 80010f6:	4603      	mov	r3, r0
 80010f8:	461a      	mov	r2, r3
 80010fa:	68fb      	ldr	r3, [r7, #12]
 80010fc:	765a      	strb	r2, [r3, #25]
	if(hmc5883l->error_code == 1)
 80010fe:	68fb      	ldr	r3, [r7, #12]
 8001100:	7e5b      	ldrb	r3, [r3, #25]
 8001102:	2b01      	cmp	r3, #1
 8001104:	d102      	bne.n	800110c <Magneto_Init+0x44>
	{
		printf("Set Scale Error.\r\n");
 8001106:	480c      	ldr	r0, [pc, #48]	; (8001138 <Magneto_Init+0x70>)
 8001108:	f004 ff2c 	bl	8005f64 <puts>
	}
	hmc5883l->error_code = SetMeasurementMode(hmc5883l, Measurement_Continuous);
 800110c:	2100      	movs	r1, #0
 800110e:	68f8      	ldr	r0, [r7, #12]
 8001110:	f000 f96a 	bl	80013e8 <SetMeasurementMode>
 8001114:	4603      	mov	r3, r0
 8001116:	461a      	mov	r2, r3
 8001118:	68fb      	ldr	r3, [r7, #12]
 800111a:	765a      	strb	r2, [r3, #25]
	if(hmc5883l->error_code == 1)
 800111c:	68fb      	ldr	r3, [r7, #12]
 800111e:	7e5b      	ldrb	r3, [r3, #25]
 8001120:	2b01      	cmp	r3, #1
 8001122:	d102      	bne.n	800112a <Magneto_Init+0x62>
	{
		printf("Set Mode Error.\r\n");
 8001124:	4805      	ldr	r0, [pc, #20]	; (800113c <Magneto_Init+0x74>)
 8001126:	f004 ff1d 	bl	8005f64 <puts>
	}

}
 800112a:	bf00      	nop
 800112c:	3710      	adds	r7, #16
 800112e:	46bd      	mov	sp, r7
 8001130:	bd80      	pop	{r7, pc}
 8001132:	bf00      	nop
 8001134:	08009bc4 	.word	0x08009bc4
 8001138:	08009bf0 	.word	0x08009bf0
 800113c:	08009c04 	.word	0x08009c04

08001140 <Read_Magneto>:
	compassData->scaled_YAxis = compassData->YAxis * hmc5883l->m_Scale;
	compassData->scaled_ZAxis = compassData->ZAxis * hmc5883l->m_Scale;
}

void Read_Magneto(HMC5883L* hmc5883l, AxisData* compassData)
{
 8001140:	b580      	push	{r7, lr}
 8001142:	b086      	sub	sp, #24
 8001144:	af00      	add	r7, sp, #0
 8001146:	6078      	str	r0, [r7, #4]
 8001148:	6039      	str	r1, [r7, #0]
	uint8_t trans[1] = {DataRegisterBegin};
 800114a:	2303      	movs	r3, #3
 800114c:	753b      	strb	r3, [r7, #20]
	uint8_t buffer[6];

	I2C_Transmit(&(hmc5883l->I2C), hmc5883l->compass_address, trans, 1);
 800114e:	6878      	ldr	r0, [r7, #4]
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	7a19      	ldrb	r1, [r3, #8]
 8001154:	f107 0214 	add.w	r2, r7, #20
 8001158:	2301      	movs	r3, #1
 800115a:	f000 feb9 	bl	8001ed0 <I2C_Transmit>
	I2C_Receive(&(hmc5883l->I2C), hmc5883l->compass_address, buffer, sizeof(buffer));
 800115e:	6878      	ldr	r0, [r7, #4]
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	7a19      	ldrb	r1, [r3, #8]
 8001164:	f107 020c 	add.w	r2, r7, #12
 8001168:	2306      	movs	r3, #6
 800116a:	f000 ff3a 	bl	8001fe2 <I2C_Receive>


	//HAL_I2C_Mem_Read(&(SENSOR->i2c), SENSOR->magneto_address , DataRegisterBegin, I2C_MEMADD_SIZE_8BIT, buffer, sizeof(buffer), 10);
	compassData->XAxis = (int16_t)(buffer[0] << 8) | buffer[1];
 800116e:	7b3b      	ldrb	r3, [r7, #12]
 8001170:	021b      	lsls	r3, r3, #8
 8001172:	b21a      	sxth	r2, r3
 8001174:	7b7b      	ldrb	r3, [r7, #13]
 8001176:	b21b      	sxth	r3, r3
 8001178:	4313      	orrs	r3, r2
 800117a:	b21a      	sxth	r2, r3
 800117c:	683b      	ldr	r3, [r7, #0]
 800117e:	801a      	strh	r2, [r3, #0]
	compassData->YAxis = (int16_t)(buffer[2] << 8) | buffer[3];
 8001180:	7bbb      	ldrb	r3, [r7, #14]
 8001182:	021b      	lsls	r3, r3, #8
 8001184:	b21a      	sxth	r2, r3
 8001186:	7bfb      	ldrb	r3, [r7, #15]
 8001188:	b21b      	sxth	r3, r3
 800118a:	4313      	orrs	r3, r2
 800118c:	b21a      	sxth	r2, r3
 800118e:	683b      	ldr	r3, [r7, #0]
 8001190:	805a      	strh	r2, [r3, #2]
	compassData->ZAxis = (int16_t)(buffer[4] << 8) | buffer[5];
 8001192:	7c3b      	ldrb	r3, [r7, #16]
 8001194:	021b      	lsls	r3, r3, #8
 8001196:	b21a      	sxth	r2, r3
 8001198:	7c7b      	ldrb	r3, [r7, #17]
 800119a:	b21b      	sxth	r3, r3
 800119c:	4313      	orrs	r3, r2
 800119e:	b21a      	sxth	r2, r3
 80011a0:	683b      	ldr	r3, [r7, #0]
 80011a2:	809a      	strh	r2, [r3, #4]

	compassData->scaled_XAxis = compassData->XAxis * hmc5883l->m_Scale;
 80011a4:	683b      	ldr	r3, [r7, #0]
 80011a6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80011aa:	4618      	mov	r0, r3
 80011ac:	f7ff f9ca 	bl	8000544 <__aeabi_i2d>
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 80011b6:	f7ff fa2f 	bl	8000618 <__aeabi_dmul>
 80011ba:	4602      	mov	r2, r0
 80011bc:	460b      	mov	r3, r1
 80011be:	6839      	ldr	r1, [r7, #0]
 80011c0:	e9c1 2302 	strd	r2, r3, [r1, #8]
	compassData->scaled_YAxis = compassData->YAxis * hmc5883l->m_Scale;
 80011c4:	683b      	ldr	r3, [r7, #0]
 80011c6:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80011ca:	4618      	mov	r0, r3
 80011cc:	f7ff f9ba 	bl	8000544 <__aeabi_i2d>
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 80011d6:	f7ff fa1f 	bl	8000618 <__aeabi_dmul>
 80011da:	4602      	mov	r2, r0
 80011dc:	460b      	mov	r3, r1
 80011de:	6839      	ldr	r1, [r7, #0]
 80011e0:	e9c1 2304 	strd	r2, r3, [r1, #16]
	compassData->scaled_ZAxis = compassData->ZAxis * hmc5883l->m_Scale;
 80011e4:	683b      	ldr	r3, [r7, #0]
 80011e6:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80011ea:	4618      	mov	r0, r3
 80011ec:	f7ff f9aa 	bl	8000544 <__aeabi_i2d>
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 80011f6:	f7ff fa0f 	bl	8000618 <__aeabi_dmul>
 80011fa:	4602      	mov	r2, r0
 80011fc:	460b      	mov	r3, r1
 80011fe:	6839      	ldr	r1, [r7, #0]
 8001200:	e9c1 2306 	strd	r2, r3, [r1, #24]

}
 8001204:	bf00      	nop
 8001206:	3718      	adds	r7, #24
 8001208:	46bd      	mov	sp, r7
 800120a:	bd80      	pop	{r7, pc}
 800120c:	0000      	movs	r0, r0
	...

08001210 <SetScale>:
    compassData->headingDegrees = headingDegrees;
}


uint8_t SetScale(HMC5883L* hmc5883l, double gauss)
{
 8001210:	b580      	push	{r7, lr}
 8001212:	b086      	sub	sp, #24
 8001214:	af00      	add	r7, sp, #0
 8001216:	60f8      	str	r0, [r7, #12]
 8001218:	ed87 0b00 	vstr	d0, [r7]
	uint8_t regValue = 0x00;
 800121c:	2300      	movs	r3, #0
 800121e:	75fb      	strb	r3, [r7, #23]
//	printf("SetScale gauss: %f | regValue : 0x%X\r\n", gauss, regValue);
//
//	if(gauss == 1.3)printf("float complete\r\n");
//	else printf("float not working\r\n");

	if(gauss == 0.88)
 8001220:	a365      	add	r3, pc, #404	; (adr r3, 80013b8 <SetScale+0x1a8>)
 8001222:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001226:	e9d7 0100 	ldrd	r0, r1, [r7]
 800122a:	f7ff fc5d 	bl	8000ae8 <__aeabi_dcmpeq>
 800122e:	4603      	mov	r3, r0
 8001230:	2b00      	cmp	r3, #0
 8001232:	d008      	beq.n	8001246 <SetScale+0x36>
	{
		regValue = 0x00;
 8001234:	2300      	movs	r3, #0
 8001236:	75fb      	strb	r3, [r7, #23]
		hmc5883l->m_Scale = 0.73;
 8001238:	68f9      	ldr	r1, [r7, #12]
 800123a:	a361      	add	r3, pc, #388	; (adr r3, 80013c0 <SetScale+0x1b0>)
 800123c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001240:	e9c1 2304 	strd	r2, r3, [r1, #16]
 8001244:	e086      	b.n	8001354 <SetScale+0x144>
	}
	else if(gauss == 1.3)
 8001246:	a360      	add	r3, pc, #384	; (adr r3, 80013c8 <SetScale+0x1b8>)
 8001248:	e9d3 2300 	ldrd	r2, r3, [r3]
 800124c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001250:	f7ff fc4a 	bl	8000ae8 <__aeabi_dcmpeq>
 8001254:	4603      	mov	r3, r0
 8001256:	2b00      	cmp	r3, #0
 8001258:	d008      	beq.n	800126c <SetScale+0x5c>
	{
		regValue = 0x01;
 800125a:	2301      	movs	r3, #1
 800125c:	75fb      	strb	r3, [r7, #23]
		hmc5883l->m_Scale = 0.92;
 800125e:	68f9      	ldr	r1, [r7, #12]
 8001260:	a35b      	add	r3, pc, #364	; (adr r3, 80013d0 <SetScale+0x1c0>)
 8001262:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001266:	e9c1 2304 	strd	r2, r3, [r1, #16]
 800126a:	e073      	b.n	8001354 <SetScale+0x144>
		//printf("m_scale = %f \r\n", hmc5883l->m_Scale);
	}
	else if(gauss == 1.9)
 800126c:	a35a      	add	r3, pc, #360	; (adr r3, 80013d8 <SetScale+0x1c8>)
 800126e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001272:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001276:	f7ff fc37 	bl	8000ae8 <__aeabi_dcmpeq>
 800127a:	4603      	mov	r3, r0
 800127c:	2b00      	cmp	r3, #0
 800127e:	d008      	beq.n	8001292 <SetScale+0x82>
	{
		regValue = 0x02;
 8001280:	2302      	movs	r3, #2
 8001282:	75fb      	strb	r3, [r7, #23]
		hmc5883l->m_Scale = 1.22;
 8001284:	68f9      	ldr	r1, [r7, #12]
 8001286:	a356      	add	r3, pc, #344	; (adr r3, 80013e0 <SetScale+0x1d0>)
 8001288:	e9d3 2300 	ldrd	r2, r3, [r3]
 800128c:	e9c1 2304 	strd	r2, r3, [r1, #16]
 8001290:	e060      	b.n	8001354 <SetScale+0x144>
	}
	else if(gauss == 2.5)
 8001292:	f04f 0200 	mov.w	r2, #0
 8001296:	4b46      	ldr	r3, [pc, #280]	; (80013b0 <SetScale+0x1a0>)
 8001298:	e9d7 0100 	ldrd	r0, r1, [r7]
 800129c:	f7ff fc24 	bl	8000ae8 <__aeabi_dcmpeq>
 80012a0:	4603      	mov	r3, r0
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	d008      	beq.n	80012b8 <SetScale+0xa8>
	{
		regValue = 0x03;
 80012a6:	2303      	movs	r3, #3
 80012a8:	75fb      	strb	r3, [r7, #23]
		hmc5883l->m_Scale = 1.52;
 80012aa:	68f9      	ldr	r1, [r7, #12]
 80012ac:	a330      	add	r3, pc, #192	; (adr r3, 8001370 <SetScale+0x160>)
 80012ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012b2:	e9c1 2304 	strd	r2, r3, [r1, #16]
 80012b6:	e04d      	b.n	8001354 <SetScale+0x144>
	}
	else if(gauss == 4.0)
 80012b8:	f04f 0200 	mov.w	r2, #0
 80012bc:	4b3d      	ldr	r3, [pc, #244]	; (80013b4 <SetScale+0x1a4>)
 80012be:	e9d7 0100 	ldrd	r0, r1, [r7]
 80012c2:	f7ff fc11 	bl	8000ae8 <__aeabi_dcmpeq>
 80012c6:	4603      	mov	r3, r0
 80012c8:	2b00      	cmp	r3, #0
 80012ca:	d008      	beq.n	80012de <SetScale+0xce>
	{
		regValue = 0x04;
 80012cc:	2304      	movs	r3, #4
 80012ce:	75fb      	strb	r3, [r7, #23]
		hmc5883l->m_Scale = 2.27;
 80012d0:	68f9      	ldr	r1, [r7, #12]
 80012d2:	a329      	add	r3, pc, #164	; (adr r3, 8001378 <SetScale+0x168>)
 80012d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012d8:	e9c1 2304 	strd	r2, r3, [r1, #16]
 80012dc:	e03a      	b.n	8001354 <SetScale+0x144>
	}
	else if(gauss == 4.7)
 80012de:	a328      	add	r3, pc, #160	; (adr r3, 8001380 <SetScale+0x170>)
 80012e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012e4:	e9d7 0100 	ldrd	r0, r1, [r7]
 80012e8:	f7ff fbfe 	bl	8000ae8 <__aeabi_dcmpeq>
 80012ec:	4603      	mov	r3, r0
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	d008      	beq.n	8001304 <SetScale+0xf4>
	{
		regValue = 0x05;
 80012f2:	2305      	movs	r3, #5
 80012f4:	75fb      	strb	r3, [r7, #23]
		hmc5883l->m_Scale = 2.56;
 80012f6:	68f9      	ldr	r1, [r7, #12]
 80012f8:	a323      	add	r3, pc, #140	; (adr r3, 8001388 <SetScale+0x178>)
 80012fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012fe:	e9c1 2304 	strd	r2, r3, [r1, #16]
 8001302:	e027      	b.n	8001354 <SetScale+0x144>
	}
	else if(gauss == 5.6)
 8001304:	a322      	add	r3, pc, #136	; (adr r3, 8001390 <SetScale+0x180>)
 8001306:	e9d3 2300 	ldrd	r2, r3, [r3]
 800130a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800130e:	f7ff fbeb 	bl	8000ae8 <__aeabi_dcmpeq>
 8001312:	4603      	mov	r3, r0
 8001314:	2b00      	cmp	r3, #0
 8001316:	d008      	beq.n	800132a <SetScale+0x11a>
	{
		regValue = 0x06;
 8001318:	2306      	movs	r3, #6
 800131a:	75fb      	strb	r3, [r7, #23]
		hmc5883l->m_Scale = 3.03;
 800131c:	68f9      	ldr	r1, [r7, #12]
 800131e:	a31e      	add	r3, pc, #120	; (adr r3, 8001398 <SetScale+0x188>)
 8001320:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001324:	e9c1 2304 	strd	r2, r3, [r1, #16]
 8001328:	e014      	b.n	8001354 <SetScale+0x144>
	}
	else if(gauss == 8.1)
 800132a:	a31d      	add	r3, pc, #116	; (adr r3, 80013a0 <SetScale+0x190>)
 800132c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001330:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001334:	f7ff fbd8 	bl	8000ae8 <__aeabi_dcmpeq>
 8001338:	4603      	mov	r3, r0
 800133a:	2b00      	cmp	r3, #0
 800133c:	d008      	beq.n	8001350 <SetScale+0x140>
	{
		regValue = 0x07;
 800133e:	2307      	movs	r3, #7
 8001340:	75fb      	strb	r3, [r7, #23]
		hmc5883l->m_Scale = 4.35;
 8001342:	68f9      	ldr	r1, [r7, #12]
 8001344:	a318      	add	r3, pc, #96	; (adr r3, 80013a8 <SetScale+0x198>)
 8001346:	e9d3 2300 	ldrd	r2, r3, [r3]
 800134a:	e9c1 2304 	strd	r2, r3, [r1, #16]
 800134e:	e001      	b.n	8001354 <SetScale+0x144>
	}
	else{
		//printf("SetScale Func Error 0x%X\r\n", regValue);
		return ErrorCode_1_Num;
 8001350:	2301      	movs	r3, #1
 8001352:	e009      	b.n	8001368 <SetScale+0x158>
	}

	//printf("set Scale : %d\r\n", regValue);
	regValue = regValue << 5;
 8001354:	7dfb      	ldrb	r3, [r7, #23]
 8001356:	015b      	lsls	r3, r3, #5
 8001358:	75fb      	strb	r3, [r7, #23]
	Magneto_Writebyte(hmc5883l, ConfigurationRegisterB, regValue);
 800135a:	7dfb      	ldrb	r3, [r7, #23]
 800135c:	461a      	mov	r2, r3
 800135e:	2101      	movs	r1, #1
 8001360:	68f8      	ldr	r0, [r7, #12]
 8001362:	f7ff fe99 	bl	8001098 <Magneto_Writebyte>

	return regValue;
 8001366:	7dfb      	ldrb	r3, [r7, #23]
}
 8001368:	4618      	mov	r0, r3
 800136a:	3718      	adds	r7, #24
 800136c:	46bd      	mov	sp, r7
 800136e:	bd80      	pop	{r7, pc}
 8001370:	851eb852 	.word	0x851eb852
 8001374:	3ff851eb 	.word	0x3ff851eb
 8001378:	c28f5c29 	.word	0xc28f5c29
 800137c:	400228f5 	.word	0x400228f5
 8001380:	cccccccd 	.word	0xcccccccd
 8001384:	4012cccc 	.word	0x4012cccc
 8001388:	47ae147b 	.word	0x47ae147b
 800138c:	40047ae1 	.word	0x40047ae1
 8001390:	66666666 	.word	0x66666666
 8001394:	40166666 	.word	0x40166666
 8001398:	a3d70a3d 	.word	0xa3d70a3d
 800139c:	40083d70 	.word	0x40083d70
 80013a0:	33333333 	.word	0x33333333
 80013a4:	40203333 	.word	0x40203333
 80013a8:	66666666 	.word	0x66666666
 80013ac:	40116666 	.word	0x40116666
 80013b0:	40040000 	.word	0x40040000
 80013b4:	40100000 	.word	0x40100000
 80013b8:	c28f5c29 	.word	0xc28f5c29
 80013bc:	3fec28f5 	.word	0x3fec28f5
 80013c0:	f5c28f5c 	.word	0xf5c28f5c
 80013c4:	3fe75c28 	.word	0x3fe75c28
 80013c8:	cccccccd 	.word	0xcccccccd
 80013cc:	3ff4cccc 	.word	0x3ff4cccc
 80013d0:	d70a3d71 	.word	0xd70a3d71
 80013d4:	3fed70a3 	.word	0x3fed70a3
 80013d8:	66666666 	.word	0x66666666
 80013dc:	3ffe6666 	.word	0x3ffe6666
 80013e0:	b851eb85 	.word	0xb851eb85
 80013e4:	3ff3851e 	.word	0x3ff3851e

080013e8 <SetMeasurementMode>:


uint8_t SetMeasurementMode(HMC5883L* hmc5883l , uint8_t mode)
{
 80013e8:	b580      	push	{r7, lr}
 80013ea:	b082      	sub	sp, #8
 80013ec:	af00      	add	r7, sp, #0
 80013ee:	6078      	str	r0, [r7, #4]
 80013f0:	460b      	mov	r3, r1
 80013f2:	70fb      	strb	r3, [r7, #3]
	Magneto_Writebyte(hmc5883l, ModeRegister, mode);
 80013f4:	78fb      	ldrb	r3, [r7, #3]
 80013f6:	461a      	mov	r2, r3
 80013f8:	2102      	movs	r1, #2
 80013fa:	6878      	ldr	r0, [r7, #4]
 80013fc:	f7ff fe4c 	bl	8001098 <Magneto_Writebyte>
	if((mode == 0x00) | (mode == 0x01) | (mode == 0x03)) return 0;
 8001400:	78fb      	ldrb	r3, [r7, #3]
 8001402:	2b00      	cmp	r3, #0
 8001404:	bf0c      	ite	eq
 8001406:	2301      	moveq	r3, #1
 8001408:	2300      	movne	r3, #0
 800140a:	b2da      	uxtb	r2, r3
 800140c:	78fb      	ldrb	r3, [r7, #3]
 800140e:	2b01      	cmp	r3, #1
 8001410:	bf0c      	ite	eq
 8001412:	2301      	moveq	r3, #1
 8001414:	2300      	movne	r3, #0
 8001416:	b2db      	uxtb	r3, r3
 8001418:	4313      	orrs	r3, r2
 800141a:	b2db      	uxtb	r3, r3
 800141c:	461a      	mov	r2, r3
 800141e:	78fb      	ldrb	r3, [r7, #3]
 8001420:	2b03      	cmp	r3, #3
 8001422:	bf0c      	ite	eq
 8001424:	2301      	moveq	r3, #1
 8001426:	2300      	movne	r3, #0
 8001428:	b2db      	uxtb	r3, r3
 800142a:	4313      	orrs	r3, r2
 800142c:	2b00      	cmp	r3, #0
 800142e:	d001      	beq.n	8001434 <SetMeasurementMode+0x4c>
 8001430:	2300      	movs	r3, #0
 8001432:	e000      	b.n	8001436 <SetMeasurementMode+0x4e>
	else return ErrorCode_1_Num;
 8001434:	2301      	movs	r3, #1

}
 8001436:	4618      	mov	r0, r3
 8001438:	3708      	adds	r7, #8
 800143a:	46bd      	mov	sp, r7
 800143c:	bd80      	pop	{r7, pc}
	...

08001440 <HW579_Init>:




void HW579_Init(HW579* hw579, I2C_TypeDef* i2c, double gauss)
{
 8001440:	b580      	push	{r7, lr}
 8001442:	b084      	sub	sp, #16
 8001444:	af00      	add	r7, sp, #0
 8001446:	60f8      	str	r0, [r7, #12]
 8001448:	60b9      	str	r1, [r7, #8]
 800144a:	ed87 0b00 	vstr	d0, [r7]
	hw579->I2C.I2C = i2c;
 800144e:	68fb      	ldr	r3, [r7, #12]
 8001450:	68ba      	ldr	r2, [r7, #8]
 8001452:	601a      	str	r2, [r3, #0]
	hw579->MAGNETO = &hmc5883l;
 8001454:	68fb      	ldr	r3, [r7, #12]
 8001456:	4a13      	ldr	r2, [pc, #76]	; (80014a4 <HW579_Init+0x64>)
 8001458:	609a      	str	r2, [r3, #8]
	hw579->ACCEL   = &adxl345;
 800145a:	68fb      	ldr	r3, [r7, #12]
 800145c:	4a12      	ldr	r2, [pc, #72]	; (80014a8 <HW579_Init+0x68>)
 800145e:	60da      	str	r2, [r3, #12]
	hw579->GYRO    = &itg3205;
 8001460:	68fb      	ldr	r3, [r7, #12]
 8001462:	4a12      	ldr	r2, [pc, #72]	; (80014ac <HW579_Init+0x6c>)
 8001464:	611a      	str	r2, [r3, #16]

	getI2C_Address(hw579);
 8001466:	68f8      	ldr	r0, [r7, #12]
 8001468:	f000 f822 	bl	80014b0 <getI2C_Address>
	LL_mDelay(100);
 800146c:	2064      	movs	r0, #100	; 0x64
 800146e:	f003 fe21 	bl	80050b4 <LL_mDelay>

	Magneto_Init((hw579->MAGNETO), i2c, gauss);
 8001472:	68fb      	ldr	r3, [r7, #12]
 8001474:	689b      	ldr	r3, [r3, #8]
 8001476:	ed97 0b00 	vldr	d0, [r7]
 800147a:	68b9      	ldr	r1, [r7, #8]
 800147c:	4618      	mov	r0, r3
 800147e:	f7ff fe23 	bl	80010c8 <Magneto_Init>
	Accel_Init((hw579->ACCEL), i2c);
 8001482:	68fb      	ldr	r3, [r7, #12]
 8001484:	68db      	ldr	r3, [r3, #12]
 8001486:	68b9      	ldr	r1, [r7, #8]
 8001488:	4618      	mov	r0, r3
 800148a:	f7ff fddd 	bl	8001048 <Accel_Init>
	Gyro_Init((hw579->GYRO), i2c);
 800148e:	68fb      	ldr	r3, [r7, #12]
 8001490:	691b      	ldr	r3, [r3, #16]
 8001492:	68b9      	ldr	r1, [r7, #8]
 8001494:	4618      	mov	r0, r3
 8001496:	f000 f8db 	bl	8001650 <Gyro_Init>


}
 800149a:	bf00      	nop
 800149c:	3710      	adds	r7, #16
 800149e:	46bd      	mov	sp, r7
 80014a0:	bd80      	pop	{r7, pc}
 80014a2:	bf00      	nop
 80014a4:	20000200 	.word	0x20000200
 80014a8:	20000220 	.word	0x20000220
 80014ac:	2000022c 	.word	0x2000022c

080014b0 <getI2C_Address>:


void getI2C_Address(HW579* hw579)
{
 80014b0:	b580      	push	{r7, lr}
 80014b2:	b086      	sub	sp, #24
 80014b4:	af00      	add	r7, sp, #0
 80014b6:	6078      	str	r0, [r7, #4]
	uint8_t slave_address;
	uint8_t numSensors = 0;
 80014b8:	2300      	movs	r3, #0
 80014ba:	75bb      	strb	r3, [r7, #22]
	uint8_t sensors[3] = {0, };
 80014bc:	4b53      	ldr	r3, [pc, #332]	; (800160c <getI2C_Address+0x15c>)
 80014be:	881b      	ldrh	r3, [r3, #0]
 80014c0:	81bb      	strh	r3, [r7, #12]
 80014c2:	2300      	movs	r3, #0
 80014c4:	73bb      	strb	r3, [r7, #14]


	hw579->MAGNETO->I2C = hw579->I2C;
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	689b      	ldr	r3, [r3, #8]
 80014ca:	687a      	ldr	r2, [r7, #4]
 80014cc:	e892 0003 	ldmia.w	r2, {r0, r1}
 80014d0:	e883 0003 	stmia.w	r3, {r0, r1}
	hw579->ACCEL->I2C   = hw579->I2C;
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	68db      	ldr	r3, [r3, #12]
 80014d8:	687a      	ldr	r2, [r7, #4]
 80014da:	e892 0003 	ldmia.w	r2, {r0, r1}
 80014de:	e883 0003 	stmia.w	r3, {r0, r1}
	hw579->GYRO->I2C    = hw579->I2C;
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	691b      	ldr	r3, [r3, #16]
 80014e6:	687a      	ldr	r2, [r7, #4]
 80014e8:	e892 0003 	ldmia.w	r2, {r0, r1}
 80014ec:	e883 0003 	stmia.w	r3, {r0, r1}

	int state=0;
 80014f0:	2300      	movs	r3, #0
 80014f2:	613b      	str	r3, [r7, #16]
	for(slave_address = 1; slave_address < 128; slave_address++)
 80014f4:	2301      	movs	r3, #1
 80014f6:	75fb      	strb	r3, [r7, #23]
 80014f8:	e04f      	b.n	800159a <getI2C_Address+0xea>
	{
		hw579->I2C.I2C->CR1 |= I2C_CR1_START;
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	681b      	ldr	r3, [r3, #0]
 80014fe:	681a      	ldr	r2, [r3, #0]
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001508:	601a      	str	r2, [r3, #0]
		while(!(hw579->I2C.I2C->SR1 & I2C_SR1_SB));
 800150a:	bf00      	nop
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	695b      	ldr	r3, [r3, #20]
 8001512:	f003 0301 	and.w	r3, r3, #1
 8001516:	2b00      	cmp	r3, #0
 8001518:	d0f8      	beq.n	800150c <getI2C_Address+0x5c>

		hw579->I2C.I2C->DR=(slave_address<<1|0);
 800151a:	7dfb      	ldrb	r3, [r7, #23]
 800151c:	005a      	lsls	r2, r3, #1
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	611a      	str	r2, [r3, #16]
		while(!(hw579->I2C.I2C->SR1)|!(hw579->I2C.I2C->SR2)){};
 8001524:	bf00      	nop
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	695b      	ldr	r3, [r3, #20]
 800152c:	2b00      	cmp	r3, #0
 800152e:	bf0c      	ite	eq
 8001530:	2301      	moveq	r3, #1
 8001532:	2300      	movne	r3, #0
 8001534:	b2da      	uxtb	r2, r3
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	681b      	ldr	r3, [r3, #0]
 800153a:	699b      	ldr	r3, [r3, #24]
 800153c:	2b00      	cmp	r3, #0
 800153e:	bf0c      	ite	eq
 8001540:	2301      	moveq	r3, #1
 8001542:	2300      	movne	r3, #0
 8001544:	b2db      	uxtb	r3, r3
 8001546:	4313      	orrs	r3, r2
 8001548:	b2db      	uxtb	r3, r3
 800154a:	2b00      	cmp	r3, #0
 800154c:	d1eb      	bne.n	8001526 <getI2C_Address+0x76>
		hw579->I2C.I2C->CR1 |= I2C_CR1_STOP;
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	681a      	ldr	r2, [r3, #0]
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800155c:	601a      	str	r2, [r3, #0]

		LL_mDelay(10);	//minium wait time is 40 uS, but for sure, leave it 100 uS
 800155e:	200a      	movs	r0, #10
 8001560:	f003 fda8 	bl	80050b4 <LL_mDelay>

		state=(hw579->I2C.I2C->SR1 & I2C_SR1_ADDR);
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	695b      	ldr	r3, [r3, #20]
 800156a:	f003 0302 	and.w	r3, r3, #2
 800156e:	613b      	str	r3, [r7, #16]
		if (state==2)	// get NACK after send
 8001570:	693b      	ldr	r3, [r7, #16]
 8001572:	2b02      	cmp	r3, #2
 8001574:	d10e      	bne.n	8001594 <getI2C_Address+0xe4>
		{
			printf("Found I2C device at adress 0x%X (hexadecimal), or %3d (decimal) [%d]\r\n",slave_address, slave_address, numSensors);
 8001576:	7df9      	ldrb	r1, [r7, #23]
 8001578:	7dfa      	ldrb	r2, [r7, #23]
 800157a:	7dbb      	ldrb	r3, [r7, #22]
 800157c:	4824      	ldr	r0, [pc, #144]	; (8001610 <getI2C_Address+0x160>)
 800157e:	f004 fc6b 	bl	8005e58 <iprintf>
			sensors[numSensors] = slave_address;
 8001582:	7dbb      	ldrb	r3, [r7, #22]
 8001584:	3318      	adds	r3, #24
 8001586:	443b      	add	r3, r7
 8001588:	7dfa      	ldrb	r2, [r7, #23]
 800158a:	f803 2c0c 	strb.w	r2, [r3, #-12]
			numSensors++;
 800158e:	7dbb      	ldrb	r3, [r7, #22]
 8001590:	3301      	adds	r3, #1
 8001592:	75bb      	strb	r3, [r7, #22]
	for(slave_address = 1; slave_address < 128; slave_address++)
 8001594:	7dfb      	ldrb	r3, [r7, #23]
 8001596:	3301      	adds	r3, #1
 8001598:	75fb      	strb	r3, [r7, #23]
 800159a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800159e:	2b00      	cmp	r3, #0
 80015a0:	daab      	bge.n	80014fa <getI2C_Address+0x4a>


	}


	hw579->MAGNETO->compass_address = sensors[0] << 1;
 80015a2:	7b3a      	ldrb	r2, [r7, #12]
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	689b      	ldr	r3, [r3, #8]
 80015a8:	0052      	lsls	r2, r2, #1
 80015aa:	b2d2      	uxtb	r2, r2
 80015ac:	721a      	strb	r2, [r3, #8]
	hw579->ACCEL->accel_address	    = sensors[1] << 1;
 80015ae:	7b7a      	ldrb	r2, [r7, #13]
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	68db      	ldr	r3, [r3, #12]
 80015b4:	0052      	lsls	r2, r2, #1
 80015b6:	b2d2      	uxtb	r2, r2
 80015b8:	721a      	strb	r2, [r3, #8]
	hw579->GYRO->gyro_address   	= sensors[2] << 1;
 80015ba:	7bba      	ldrb	r2, [r7, #14]
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	691b      	ldr	r3, [r3, #16]
 80015c0:	0052      	lsls	r2, r2, #1
 80015c2:	b2d2      	uxtb	r2, r2
 80015c4:	721a      	strb	r2, [r3, #8]


	printf("MAGNETO : 0x%X  = 0x%X\r\n", hw579->MAGNETO->compass_address, sensors[0]<< 1);
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	689b      	ldr	r3, [r3, #8]
 80015ca:	7a1b      	ldrb	r3, [r3, #8]
 80015cc:	4619      	mov	r1, r3
 80015ce:	7b3b      	ldrb	r3, [r7, #12]
 80015d0:	005b      	lsls	r3, r3, #1
 80015d2:	461a      	mov	r2, r3
 80015d4:	480f      	ldr	r0, [pc, #60]	; (8001614 <getI2C_Address+0x164>)
 80015d6:	f004 fc3f 	bl	8005e58 <iprintf>
	printf("ACCEL   : 0x%X  = 0x%X\r\n", hw579->ACCEL->accel_address, sensors[1]<< 1);
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	68db      	ldr	r3, [r3, #12]
 80015de:	7a1b      	ldrb	r3, [r3, #8]
 80015e0:	4619      	mov	r1, r3
 80015e2:	7b7b      	ldrb	r3, [r7, #13]
 80015e4:	005b      	lsls	r3, r3, #1
 80015e6:	461a      	mov	r2, r3
 80015e8:	480b      	ldr	r0, [pc, #44]	; (8001618 <getI2C_Address+0x168>)
 80015ea:	f004 fc35 	bl	8005e58 <iprintf>
	printf("GYRO    : 0x%X  = 0x%X\r\n", hw579->GYRO->gyro_address, sensors[2]<< 1);
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	691b      	ldr	r3, [r3, #16]
 80015f2:	7a1b      	ldrb	r3, [r3, #8]
 80015f4:	4619      	mov	r1, r3
 80015f6:	7bbb      	ldrb	r3, [r7, #14]
 80015f8:	005b      	lsls	r3, r3, #1
 80015fa:	461a      	mov	r2, r3
 80015fc:	4807      	ldr	r0, [pc, #28]	; (800161c <getI2C_Address+0x16c>)
 80015fe:	f004 fc2b 	bl	8005e58 <iprintf>
	printf("ACCEL   : 0x%X\r\n", sensors[1] << 1);
	printf("GYRO    : 0x%X\r\n", sensors[2] << 1);
#endif


}
 8001602:	bf00      	nop
 8001604:	3718      	adds	r7, #24
 8001606:	46bd      	mov	sp, r7
 8001608:	bd80      	pop	{r7, pc}
 800160a:	bf00      	nop
 800160c:	08009d14 	.word	0x08009d14
 8001610:	08009c78 	.word	0x08009c78
 8001614:	08009cc0 	.word	0x08009cc0
 8001618:	08009cdc 	.word	0x08009cdc
 800161c:	08009cf8 	.word	0x08009cf8

08001620 <Gyro_Writebyte>:

#include "ITG3205.h"



void Gyro_Writebyte(ITG3205* itg3205, uint8_t register_address, uint8_t data){
 8001620:	b580      	push	{r7, lr}
 8001622:	b084      	sub	sp, #16
 8001624:	af00      	add	r7, sp, #0
 8001626:	6078      	str	r0, [r7, #4]
 8001628:	460b      	mov	r3, r1
 800162a:	70fb      	strb	r3, [r7, #3]
 800162c:	4613      	mov	r3, r2
 800162e:	70bb      	strb	r3, [r7, #2]
	/////////////////////////////////////////////////////////
	// |Start bit|AD+W|   |Register Address|   |DATA|   |P|//
	// |		 |	  |ACK|				   |ACK|	|ACK| |//
	/////////////////////////////////////////////////////////
	uint8_t Trans[2] = {register_address, data};
 8001630:	78fb      	ldrb	r3, [r7, #3]
 8001632:	733b      	strb	r3, [r7, #12]
 8001634:	78bb      	ldrb	r3, [r7, #2]
 8001636:	737b      	strb	r3, [r7, #13]

	I2C_Transmit(&(itg3205->I2C), itg3205->gyro_address, Trans, 2);
 8001638:	6878      	ldr	r0, [r7, #4]
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	7a19      	ldrb	r1, [r3, #8]
 800163e:	f107 020c 	add.w	r2, r7, #12
 8001642:	2302      	movs	r3, #2
 8001644:	f000 fc44 	bl	8001ed0 <I2C_Transmit>

}
 8001648:	bf00      	nop
 800164a:	3710      	adds	r7, #16
 800164c:	46bd      	mov	sp, r7
 800164e:	bd80      	pop	{r7, pc}

08001650 <Gyro_Init>:
	return Receive[0];
}



void Gyro_Init(ITG3205* itg3205, I2C_TypeDef* i2c){
 8001650:	b580      	push	{r7, lr}
 8001652:	b082      	sub	sp, #8
 8001654:	af00      	add	r7, sp, #0
 8001656:	6078      	str	r0, [r7, #4]
 8001658:	6039      	str	r1, [r7, #0]

	itg3205->I2C.I2C = i2c;
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	683a      	ldr	r2, [r7, #0]
 800165e:	601a      	str	r2, [r3, #0]
	itg3205->I2C.i2c_busy = 0;
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	2200      	movs	r2, #0
 8001664:	711a      	strb	r2, [r3, #4]
	itg3205->I2C.i2c_IsRx = 0;
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	2200      	movs	r2, #0
 800166a:	715a      	strb	r2, [r3, #5]

	printf("Gyro_Init -> GET    : 0x%X\r\n", itg3205->gyro_address);
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	7a1b      	ldrb	r3, [r3, #8]
 8001670:	4619      	mov	r1, r3
 8001672:	481a      	ldr	r0, [pc, #104]	; (80016dc <Gyro_Init+0x8c>)
 8001674:	f004 fbf0 	bl	8005e58 <iprintf>

    Gyro_Writebyte(itg3205,PWR_MGM,0x00);
 8001678:	2200      	movs	r2, #0
 800167a:	213e      	movs	r1, #62	; 0x3e
 800167c:	6878      	ldr	r0, [r7, #4]
 800167e:	f7ff ffcf 	bl	8001620 <Gyro_Writebyte>

    LL_mDelay(10);
 8001682:	200a      	movs	r0, #10
 8001684:	f003 fd16 	bl	80050b4 <LL_mDelay>
    Gyro_Writebyte(itg3205, PWR_MGM,0x01);
 8001688:	2201      	movs	r2, #1
 800168a:	213e      	movs	r1, #62	; 0x3e
 800168c:	6878      	ldr	r0, [r7, #4]
 800168e:	f7ff ffc7 	bl	8001620 <Gyro_Writebyte>

    Gyro_Writebyte(itg3205, SMPLRT_DIV,0X00);
 8001692:	2200      	movs	r2, #0
 8001694:	2115      	movs	r1, #21
 8001696:	6878      	ldr	r0, [r7, #4]
 8001698:	f7ff ffc2 	bl	8001620 <Gyro_Writebyte>

    Gyro_Writebyte(itg3205, DLPFFS_FS_SEL, RANGE2000 << 3);
 800169c:	2218      	movs	r2, #24
 800169e:	2118      	movs	r1, #24
 80016a0:	6878      	ldr	r0, [r7, #4]
 80016a2:	f7ff ffbd 	bl	8001620 <Gyro_Writebyte>

    Gyro_Writebyte(itg3205, DLPFFS_DLPF_CFG, BW256_SR8);
 80016a6:	2200      	movs	r2, #0
 80016a8:	2107      	movs	r1, #7
 80016aa:	6878      	ldr	r0, [r7, #4]
 80016ac:	f7ff ffb8 	bl	8001620 <Gyro_Writebyte>

    Gyro_Writebyte(itg3205, PWRMGM_CLK_SEL, PLL_ZGYRO_REF);
 80016b0:	2203      	movs	r2, #3
 80016b2:	2107      	movs	r1, #7
 80016b4:	6878      	ldr	r0, [r7, #4]
 80016b6:	f7ff ffb3 	bl	8001620 <Gyro_Writebyte>

    Gyro_Writebyte(itg3205, INTCFG_ITG_RDY_EN, INTSTATUS_ITG_RDY);
 80016ba:	2204      	movs	r2, #4
 80016bc:	2104      	movs	r1, #4
 80016be:	6878      	ldr	r0, [r7, #4]
 80016c0:	f7ff ffae 	bl	8001620 <Gyro_Writebyte>

    Gyro_Writebyte(itg3205, INTCFG_RAW_RDY_EN, INTSTATUS_RAW_DATA_RDY);
 80016c4:	2201      	movs	r2, #1
 80016c6:	2101      	movs	r1, #1
 80016c8:	6878      	ldr	r0, [r7, #4]
 80016ca:	f7ff ffa9 	bl	8001620 <Gyro_Writebyte>

    LL_mDelay(GYROSTART_UP_DELAY);
 80016ce:	2046      	movs	r0, #70	; 0x46
 80016d0:	f003 fcf0 	bl	80050b4 <LL_mDelay>

}
 80016d4:	bf00      	nop
 80016d6:	3708      	adds	r7, #8
 80016d8:	46bd      	mov	sp, r7
 80016da:	bd80      	pop	{r7, pc}
 80016dc:	08009d18 	.word	0x08009d18

080016e0 <LL_SYSCFG_SetEXTISource>:
  *         @arg @ref LL_SYSCFG_EXTI_LINE14
  *         @arg @ref LL_SYSCFG_EXTI_LINE15
  * @retval None
  */
__STATIC_INLINE void LL_SYSCFG_SetEXTISource(uint32_t Port, uint32_t Line)
{
 80016e0:	b480      	push	{r7}
 80016e2:	b085      	sub	sp, #20
 80016e4:	af00      	add	r7, sp, #0
 80016e6:	6078      	str	r0, [r7, #4]
 80016e8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SYSCFG->EXTICR[Line & 0xFF], (Line >> 16), Port << POSITION_VAL((Line >> 16)));
 80016ea:	4a13      	ldr	r2, [pc, #76]	; (8001738 <LL_SYSCFG_SetEXTISource+0x58>)
 80016ec:	683b      	ldr	r3, [r7, #0]
 80016ee:	b2db      	uxtb	r3, r3
 80016f0:	3302      	adds	r3, #2
 80016f2:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80016f6:	683b      	ldr	r3, [r7, #0]
 80016f8:	0c1b      	lsrs	r3, r3, #16
 80016fa:	43db      	mvns	r3, r3
 80016fc:	ea02 0103 	and.w	r1, r2, r3
 8001700:	683b      	ldr	r3, [r7, #0]
 8001702:	0c1b      	lsrs	r3, r3, #16
 8001704:	60fb      	str	r3, [r7, #12]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001706:	68fb      	ldr	r3, [r7, #12]
 8001708:	fa93 f3a3 	rbit	r3, r3
 800170c:	60bb      	str	r3, [r7, #8]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800170e:	68bb      	ldr	r3, [r7, #8]
 8001710:	fab3 f383 	clz	r3, r3
 8001714:	b2db      	uxtb	r3, r3
 8001716:	461a      	mov	r2, r3
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	fa03 f202 	lsl.w	r2, r3, r2
 800171e:	4806      	ldr	r0, [pc, #24]	; (8001738 <LL_SYSCFG_SetEXTISource+0x58>)
 8001720:	683b      	ldr	r3, [r7, #0]
 8001722:	b2db      	uxtb	r3, r3
 8001724:	430a      	orrs	r2, r1
 8001726:	3302      	adds	r3, #2
 8001728:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
}
 800172c:	bf00      	nop
 800172e:	3714      	adds	r7, #20
 8001730:	46bd      	mov	sp, r7
 8001732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001736:	4770      	bx	lr
 8001738:	40013800 	.word	0x40013800

0800173c <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 800173c:	b480      	push	{r7}
 800173e:	b089      	sub	sp, #36	; 0x24
 8001740:	af00      	add	r7, sp, #0
 8001742:	60f8      	str	r0, [r7, #12]
 8001744:	60b9      	str	r1, [r7, #8]
 8001746:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8001748:	68fb      	ldr	r3, [r7, #12]
 800174a:	681a      	ldr	r2, [r3, #0]
 800174c:	68bb      	ldr	r3, [r7, #8]
 800174e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001750:	697b      	ldr	r3, [r7, #20]
 8001752:	fa93 f3a3 	rbit	r3, r3
 8001756:	613b      	str	r3, [r7, #16]
  return result;
 8001758:	693b      	ldr	r3, [r7, #16]
 800175a:	fab3 f383 	clz	r3, r3
 800175e:	b2db      	uxtb	r3, r3
 8001760:	005b      	lsls	r3, r3, #1
 8001762:	2103      	movs	r1, #3
 8001764:	fa01 f303 	lsl.w	r3, r1, r3
 8001768:	43db      	mvns	r3, r3
 800176a:	401a      	ands	r2, r3
 800176c:	68bb      	ldr	r3, [r7, #8]
 800176e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001770:	69fb      	ldr	r3, [r7, #28]
 8001772:	fa93 f3a3 	rbit	r3, r3
 8001776:	61bb      	str	r3, [r7, #24]
  return result;
 8001778:	69bb      	ldr	r3, [r7, #24]
 800177a:	fab3 f383 	clz	r3, r3
 800177e:	b2db      	uxtb	r3, r3
 8001780:	005b      	lsls	r3, r3, #1
 8001782:	6879      	ldr	r1, [r7, #4]
 8001784:	fa01 f303 	lsl.w	r3, r1, r3
 8001788:	431a      	orrs	r2, r3
 800178a:	68fb      	ldr	r3, [r7, #12]
 800178c:	601a      	str	r2, [r3, #0]
}
 800178e:	bf00      	nop
 8001790:	3724      	adds	r7, #36	; 0x24
 8001792:	46bd      	mov	sp, r7
 8001794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001798:	4770      	bx	lr

0800179a <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_UP
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 800179a:	b480      	push	{r7}
 800179c:	b089      	sub	sp, #36	; 0x24
 800179e:	af00      	add	r7, sp, #0
 80017a0:	60f8      	str	r0, [r7, #12]
 80017a2:	60b9      	str	r1, [r7, #8]
 80017a4:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 80017a6:	68fb      	ldr	r3, [r7, #12]
 80017a8:	68da      	ldr	r2, [r3, #12]
 80017aa:	68bb      	ldr	r3, [r7, #8]
 80017ac:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017ae:	697b      	ldr	r3, [r7, #20]
 80017b0:	fa93 f3a3 	rbit	r3, r3
 80017b4:	613b      	str	r3, [r7, #16]
  return result;
 80017b6:	693b      	ldr	r3, [r7, #16]
 80017b8:	fab3 f383 	clz	r3, r3
 80017bc:	b2db      	uxtb	r3, r3
 80017be:	005b      	lsls	r3, r3, #1
 80017c0:	2103      	movs	r1, #3
 80017c2:	fa01 f303 	lsl.w	r3, r1, r3
 80017c6:	43db      	mvns	r3, r3
 80017c8:	401a      	ands	r2, r3
 80017ca:	68bb      	ldr	r3, [r7, #8]
 80017cc:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017ce:	69fb      	ldr	r3, [r7, #28]
 80017d0:	fa93 f3a3 	rbit	r3, r3
 80017d4:	61bb      	str	r3, [r7, #24]
  return result;
 80017d6:	69bb      	ldr	r3, [r7, #24]
 80017d8:	fab3 f383 	clz	r3, r3
 80017dc:	b2db      	uxtb	r3, r3
 80017de:	005b      	lsls	r3, r3, #1
 80017e0:	6879      	ldr	r1, [r7, #4]
 80017e2:	fa01 f303 	lsl.w	r3, r1, r3
 80017e6:	431a      	orrs	r2, r3
 80017e8:	68fb      	ldr	r3, [r7, #12]
 80017ea:	60da      	str	r2, [r3, #12]
}
 80017ec:	bf00      	nop
 80017ee:	3724      	adds	r7, #36	; 0x24
 80017f0:	46bd      	mov	sp, r7
 80017f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f6:	4770      	bx	lr

080017f8 <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 80017f8:	b480      	push	{r7}
 80017fa:	b083      	sub	sp, #12
 80017fc:	af00      	add	r7, sp, #0
 80017fe:	6078      	str	r0, [r7, #4]
 8001800:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 8001802:	683b      	ldr	r3, [r7, #0]
 8001804:	041a      	lsls	r2, r3, #16
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	619a      	str	r2, [r3, #24]
}
 800180a:	bf00      	nop
 800180c:	370c      	adds	r7, #12
 800180e:	46bd      	mov	sp, r7
 8001810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001814:	4770      	bx	lr
	...

08001818 <LL_AHB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 8001818:	b480      	push	{r7}
 800181a:	b085      	sub	sp, #20
 800181c:	af00      	add	r7, sp, #0
 800181e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB1ENR, Periphs);
 8001820:	4b08      	ldr	r3, [pc, #32]	; (8001844 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001822:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001824:	4907      	ldr	r1, [pc, #28]	; (8001844 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	4313      	orrs	r3, r2
 800182a:	630b      	str	r3, [r1, #48]	; 0x30
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 800182c:	4b05      	ldr	r3, [pc, #20]	; (8001844 <LL_AHB1_GRP1_EnableClock+0x2c>)
 800182e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	4013      	ands	r3, r2
 8001834:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001836:	68fb      	ldr	r3, [r7, #12]
}
 8001838:	bf00      	nop
 800183a:	3714      	adds	r7, #20
 800183c:	46bd      	mov	sp, r7
 800183e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001842:	4770      	bx	lr
 8001844:	40023800 	.word	0x40023800

08001848 <MX_GPIO_Init>:
     PA12   ------> USB_OTG_FS_DP
     PG11   ------> ETH_TX_EN
     PG13   ------> ETH_TXD0
*/
void MX_GPIO_Init(void)
{
 8001848:	b580      	push	{r7, lr}
 800184a:	b088      	sub	sp, #32
 800184c:	af00      	add	r7, sp, #0

  LL_EXTI_InitTypeDef EXTI_InitStruct = {0};
 800184e:	f107 0318 	add.w	r3, r7, #24
 8001852:	2200      	movs	r2, #0
 8001854:	601a      	str	r2, [r3, #0]
 8001856:	605a      	str	r2, [r3, #4]
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001858:	463b      	mov	r3, r7
 800185a:	2200      	movs	r2, #0
 800185c:	601a      	str	r2, [r3, #0]
 800185e:	605a      	str	r2, [r3, #4]
 8001860:	609a      	str	r2, [r3, #8]
 8001862:	60da      	str	r2, [r3, #12]
 8001864:	611a      	str	r2, [r3, #16]
 8001866:	615a      	str	r2, [r3, #20]

  /* GPIO Ports Clock Enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 8001868:	2004      	movs	r0, #4
 800186a:	f7ff ffd5 	bl	8001818 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOH);
 800186e:	2080      	movs	r0, #128	; 0x80
 8001870:	f7ff ffd2 	bl	8001818 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8001874:	2001      	movs	r0, #1
 8001876:	f7ff ffcf 	bl	8001818 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 800187a:	2002      	movs	r0, #2
 800187c:	f7ff ffcc 	bl	8001818 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOD);
 8001880:	2008      	movs	r0, #8
 8001882:	f7ff ffc9 	bl	8001818 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOG);
 8001886:	2040      	movs	r0, #64	; 0x40
 8001888:	f7ff ffc6 	bl	8001818 <LL_AHB1_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin);
 800188c:	f244 0181 	movw	r1, #16513	; 0x4081
 8001890:	4861      	ldr	r0, [pc, #388]	; (8001a18 <MX_GPIO_Init+0x1d0>)
 8001892:	f7ff ffb1 	bl	80017f8 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin);
 8001896:	2140      	movs	r1, #64	; 0x40
 8001898:	4860      	ldr	r0, [pc, #384]	; (8001a1c <MX_GPIO_Init+0x1d4>)
 800189a:	f7ff ffad 	bl	80017f8 <LL_GPIO_ResetOutputPin>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTC, LL_SYSCFG_EXTI_LINE13);
 800189e:	4960      	ldr	r1, [pc, #384]	; (8001a20 <MX_GPIO_Init+0x1d8>)
 80018a0:	2002      	movs	r0, #2
 80018a2:	f7ff ff1d 	bl	80016e0 <LL_SYSCFG_SetEXTISource>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_13;
 80018a6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80018aa:	61bb      	str	r3, [r7, #24]
  EXTI_InitStruct.LineCommand = ENABLE;
 80018ac:	2301      	movs	r3, #1
 80018ae:	773b      	strb	r3, [r7, #28]
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 80018b0:	2300      	movs	r3, #0
 80018b2:	777b      	strb	r3, [r7, #29]
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_RISING;
 80018b4:	2301      	movs	r3, #1
 80018b6:	77bb      	strb	r3, [r7, #30]
  LL_EXTI_Init(&EXTI_InitStruct);
 80018b8:	f107 0318 	add.w	r3, r7, #24
 80018bc:	4618      	mov	r0, r3
 80018be:	f002 f995 	bl	8003bec <LL_EXTI_Init>

  /**/
  LL_GPIO_SetPinPull(USER_Btn_GPIO_Port, USER_Btn_Pin, LL_GPIO_PULL_NO);
 80018c2:	2200      	movs	r2, #0
 80018c4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80018c8:	4856      	ldr	r0, [pc, #344]	; (8001a24 <MX_GPIO_Init+0x1dc>)
 80018ca:	f7ff ff66 	bl	800179a <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinMode(USER_Btn_GPIO_Port, USER_Btn_Pin, LL_GPIO_MODE_INPUT);
 80018ce:	2200      	movs	r2, #0
 80018d0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80018d4:	4853      	ldr	r0, [pc, #332]	; (8001a24 <MX_GPIO_Init+0x1dc>)
 80018d6:	f7ff ff31 	bl	800173c <LL_GPIO_SetPinMode>

  /**/
  GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 80018da:	2332      	movs	r3, #50	; 0x32
 80018dc:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80018de:	2302      	movs	r3, #2
 80018e0:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 80018e2:	2303      	movs	r3, #3
 80018e4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80018e6:	2300      	movs	r3, #0
 80018e8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80018ea:	2300      	movs	r3, #0
 80018ec:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_11;
 80018ee:	230b      	movs	r3, #11
 80018f0:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80018f2:	463b      	mov	r3, r7
 80018f4:	4619      	mov	r1, r3
 80018f6:	484b      	ldr	r0, [pc, #300]	; (8001a24 <MX_GPIO_Init+0x1dc>)
 80018f8:	f002 fafe 	bl	8003ef8 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 80018fc:	2386      	movs	r3, #134	; 0x86
 80018fe:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001900:	2302      	movs	r3, #2
 8001902:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8001904:	2303      	movs	r3, #3
 8001906:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001908:	2300      	movs	r3, #0
 800190a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800190c:	2300      	movs	r3, #0
 800190e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_11;
 8001910:	230b      	movs	r3, #11
 8001912:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001914:	463b      	mov	r3, r7
 8001916:	4619      	mov	r1, r3
 8001918:	4843      	ldr	r0, [pc, #268]	; (8001a28 <MX_GPIO_Init+0x1e0>)
 800191a:	f002 faed 	bl	8003ef8 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 800191e:	f244 0381 	movw	r3, #16513	; 0x4081
 8001922:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001924:	2301      	movs	r3, #1
 8001926:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001928:	2300      	movs	r3, #0
 800192a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800192c:	2300      	movs	r3, #0
 800192e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001930:	2300      	movs	r3, #0
 8001932:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001934:	463b      	mov	r3, r7
 8001936:	4619      	mov	r1, r3
 8001938:	4837      	ldr	r0, [pc, #220]	; (8001a18 <MX_GPIO_Init+0x1d0>)
 800193a:	f002 fadd 	bl	8003ef8 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_12;
 800193e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001942:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8001944:	2300      	movs	r3, #0
 8001946:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001948:	2300      	movs	r3, #0
 800194a:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800194c:	463b      	mov	r3, r7
 800194e:	4619      	mov	r1, r3
 8001950:	4831      	ldr	r0, [pc, #196]	; (8001a18 <MX_GPIO_Init+0x1d0>)
 8001952:	f002 fad1 	bl	8003ef8 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8001956:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800195a:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 800195c:	2302      	movs	r3, #2
 800195e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8001960:	2303      	movs	r3, #3
 8001962:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001964:	2300      	movs	r3, #0
 8001966:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001968:	2300      	movs	r3, #0
 800196a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_11;
 800196c:	230b      	movs	r3, #11
 800196e:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8001970:	463b      	mov	r3, r7
 8001972:	4619      	mov	r1, r3
 8001974:	4828      	ldr	r0, [pc, #160]	; (8001a18 <MX_GPIO_Init+0x1d0>)
 8001976:	f002 fabf 	bl	8003ef8 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 800197a:	2340      	movs	r3, #64	; 0x40
 800197c:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800197e:	2301      	movs	r3, #1
 8001980:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001982:	2300      	movs	r3, #0
 8001984:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001986:	2300      	movs	r3, #0
 8001988:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800198a:	2300      	movs	r3, #0
 800198c:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 800198e:	463b      	mov	r3, r7
 8001990:	4619      	mov	r1, r3
 8001992:	4822      	ldr	r0, [pc, #136]	; (8001a1c <MX_GPIO_Init+0x1d4>)
 8001994:	f002 fab0 	bl	8003ef8 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8001998:	2380      	movs	r3, #128	; 0x80
 800199a:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 800199c:	2300      	movs	r3, #0
 800199e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80019a0:	2300      	movs	r3, #0
 80019a2:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80019a4:	463b      	mov	r3, r7
 80019a6:	4619      	mov	r1, r3
 80019a8:	481c      	ldr	r0, [pc, #112]	; (8001a1c <MX_GPIO_Init+0x1d4>)
 80019aa:	f002 faa5 	bl	8003ef8 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 80019ae:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 80019b2:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80019b4:	2302      	movs	r3, #2
 80019b6:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 80019b8:	2303      	movs	r3, #3
 80019ba:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80019bc:	2300      	movs	r3, #0
 80019be:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80019c0:	2300      	movs	r3, #0
 80019c2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_10;
 80019c4:	230a      	movs	r3, #10
 80019c6:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019c8:	463b      	mov	r3, r7
 80019ca:	4619      	mov	r1, r3
 80019cc:	4816      	ldr	r0, [pc, #88]	; (8001a28 <MX_GPIO_Init+0x1e0>)
 80019ce:	f002 fa93 	bl	8003ef8 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = USB_VBUS_Pin;
 80019d2:	f44f 7300 	mov.w	r3, #512	; 0x200
 80019d6:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 80019d8:	2300      	movs	r3, #0
 80019da:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80019dc:	2300      	movs	r3, #0
 80019de:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 80019e0:	463b      	mov	r3, r7
 80019e2:	4619      	mov	r1, r3
 80019e4:	4810      	ldr	r0, [pc, #64]	; (8001a28 <MX_GPIO_Init+0x1e0>)
 80019e6:	f002 fa87 	bl	8003ef8 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 80019ea:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 80019ee:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80019f0:	2302      	movs	r3, #2
 80019f2:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 80019f4:	2303      	movs	r3, #3
 80019f6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80019f8:	2300      	movs	r3, #0
 80019fa:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80019fc:	2300      	movs	r3, #0
 80019fe:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_11;
 8001a00:	230b      	movs	r3, #11
 8001a02:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001a04:	463b      	mov	r3, r7
 8001a06:	4619      	mov	r1, r3
 8001a08:	4804      	ldr	r0, [pc, #16]	; (8001a1c <MX_GPIO_Init+0x1d4>)
 8001a0a:	f002 fa75 	bl	8003ef8 <LL_GPIO_Init>

}
 8001a0e:	bf00      	nop
 8001a10:	3720      	adds	r7, #32
 8001a12:	46bd      	mov	sp, r7
 8001a14:	bd80      	pop	{r7, pc}
 8001a16:	bf00      	nop
 8001a18:	40020400 	.word	0x40020400
 8001a1c:	40021800 	.word	0x40021800
 8001a20:	00f00003 	.word	0x00f00003
 8001a24:	40020800 	.word	0x40020800
 8001a28:	40020000 	.word	0x40020000

08001a2c <LL_I2C_Enable>:
  * @rmtoll CR1          PE            LL_I2C_Enable
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_Enable(I2C_TypeDef *I2Cx)
{
 8001a2c:	b480      	push	{r7}
 8001a2e:	b083      	sub	sp, #12
 8001a30:	af00      	add	r7, sp, #0
 8001a32:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->CR1, I2C_CR1_PE);
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	f043 0201 	orr.w	r2, r3, #1
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	601a      	str	r2, [r3, #0]
}
 8001a40:	bf00      	nop
 8001a42:	370c      	adds	r7, #12
 8001a44:	46bd      	mov	sp, r7
 8001a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a4a:	4770      	bx	lr

08001a4c <LL_I2C_IsEnabled>:
  * @rmtoll CR1          PE            LL_I2C_IsEnabled
  * @param  I2Cx I2C Instance.
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_I2C_IsEnabled(I2C_TypeDef *I2Cx)
{
 8001a4c:	b480      	push	{r7}
 8001a4e:	b083      	sub	sp, #12
 8001a50:	af00      	add	r7, sp, #0
 8001a52:	6078      	str	r0, [r7, #4]
  return (READ_BIT(I2Cx->CR1, I2C_CR1_PE) == (I2C_CR1_PE));
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	f003 0301 	and.w	r3, r3, #1
 8001a5c:	2b01      	cmp	r3, #1
 8001a5e:	bf0c      	ite	eq
 8001a60:	2301      	moveq	r3, #1
 8001a62:	2300      	movne	r3, #0
 8001a64:	b2db      	uxtb	r3, r3
}
 8001a66:	4618      	mov	r0, r3
 8001a68:	370c      	adds	r7, #12
 8001a6a:	46bd      	mov	sp, r7
 8001a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a70:	4770      	bx	lr

08001a72 <LL_I2C_EnableClockStretching>:
  * @rmtoll CR1          NOSTRETCH     LL_I2C_EnableClockStretching
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_EnableClockStretching(I2C_TypeDef *I2Cx)
{
 8001a72:	b480      	push	{r7}
 8001a74:	b083      	sub	sp, #12
 8001a76:	af00      	add	r7, sp, #0
 8001a78:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR1, I2C_CR1_NOSTRETCH);
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	601a      	str	r2, [r3, #0]
}
 8001a86:	bf00      	nop
 8001a88:	370c      	adds	r7, #12
 8001a8a:	46bd      	mov	sp, r7
 8001a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a90:	4770      	bx	lr

08001a92 <LL_I2C_DisableGeneralCall>:
  * @rmtoll CR1          ENGC          LL_I2C_DisableGeneralCall
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_DisableGeneralCall(I2C_TypeDef *I2Cx)
{
 8001a92:	b480      	push	{r7}
 8001a94:	b083      	sub	sp, #12
 8001a96:	af00      	add	r7, sp, #0
 8001a98:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR1, I2C_CR1_ENGC);
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	601a      	str	r2, [r3, #0]
}
 8001aa6:	bf00      	nop
 8001aa8:	370c      	adds	r7, #12
 8001aaa:	46bd      	mov	sp, r7
 8001aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab0:	4770      	bx	lr

08001ab2 <LL_I2C_SetOwnAddress2>:
  * @param  I2Cx I2C Instance.
  * @param  OwnAddress2 This parameter must be a value between Min_Data=0 and Max_Data=0x7F.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_SetOwnAddress2(I2C_TypeDef *I2Cx, uint32_t OwnAddress2)
{
 8001ab2:	b480      	push	{r7}
 8001ab4:	b083      	sub	sp, #12
 8001ab6:	af00      	add	r7, sp, #0
 8001ab8:	6078      	str	r0, [r7, #4]
 8001aba:	6039      	str	r1, [r7, #0]
  MODIFY_REG(I2Cx->OAR2, I2C_OAR2_ADD2, OwnAddress2);
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	68db      	ldr	r3, [r3, #12]
 8001ac0:	f023 02fe 	bic.w	r2, r3, #254	; 0xfe
 8001ac4:	683b      	ldr	r3, [r7, #0]
 8001ac6:	431a      	orrs	r2, r3
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	60da      	str	r2, [r3, #12]
}
 8001acc:	bf00      	nop
 8001ace:	370c      	adds	r7, #12
 8001ad0:	46bd      	mov	sp, r7
 8001ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad6:	4770      	bx	lr

08001ad8 <LL_I2C_DisableOwnAddress2>:
  * @rmtoll OAR2         ENDUAL        LL_I2C_DisableOwnAddress2
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_DisableOwnAddress2(I2C_TypeDef *I2Cx)
{
 8001ad8:	b480      	push	{r7}
 8001ada:	b083      	sub	sp, #12
 8001adc:	af00      	add	r7, sp, #0
 8001ade:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->OAR2, I2C_OAR2_ENDUAL);
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	68db      	ldr	r3, [r3, #12]
 8001ae4:	f023 0201 	bic.w	r2, r3, #1
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	60da      	str	r2, [r3, #12]
}
 8001aec:	bf00      	nop
 8001aee:	370c      	adds	r7, #12
 8001af0:	46bd      	mov	sp, r7
 8001af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001af6:	4770      	bx	lr

08001af8 <LL_I2C_DisableIT_TX>:
  *         CR2          ITBUFEN       LL_I2C_DisableIT_TX
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_DisableIT_TX(I2C_TypeDef *I2Cx)
{
 8001af8:	b480      	push	{r7}
 8001afa:	b083      	sub	sp, #12
 8001afc:	af00      	add	r7, sp, #0
 8001afe:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR2, I2C_CR2_ITEVTEN | I2C_CR2_ITBUFEN);
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	685b      	ldr	r3, [r3, #4]
 8001b04:	f423 62c0 	bic.w	r2, r3, #1536	; 0x600
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	605a      	str	r2, [r3, #4]
}
 8001b0c:	bf00      	nop
 8001b0e:	370c      	adds	r7, #12
 8001b10:	46bd      	mov	sp, r7
 8001b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b16:	4770      	bx	lr

08001b18 <LL_I2C_DisableIT_RX>:
  *         CR2          ITBUFEN       LL_I2C_DisableIT_RX
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_DisableIT_RX(I2C_TypeDef *I2Cx)
{
 8001b18:	b480      	push	{r7}
 8001b1a:	b083      	sub	sp, #12
 8001b1c:	af00      	add	r7, sp, #0
 8001b1e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR2, I2C_CR2_ITEVTEN | I2C_CR2_ITBUFEN);
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	685b      	ldr	r3, [r3, #4]
 8001b24:	f423 62c0 	bic.w	r2, r3, #1536	; 0x600
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	605a      	str	r2, [r3, #4]
}
 8001b2c:	bf00      	nop
 8001b2e:	370c      	adds	r7, #12
 8001b30:	46bd      	mov	sp, r7
 8001b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b36:	4770      	bx	lr

08001b38 <LL_I2C_IsActiveFlag_TXE>:
  * @rmtoll SR1          TXE           LL_I2C_IsActiveFlag_TXE
  * @param  I2Cx I2C Instance.
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_TXE(I2C_TypeDef *I2Cx)
{
 8001b38:	b480      	push	{r7}
 8001b3a:	b083      	sub	sp, #12
 8001b3c:	af00      	add	r7, sp, #0
 8001b3e:	6078      	str	r0, [r7, #4]
  return (READ_BIT(I2Cx->SR1, I2C_SR1_TXE) == (I2C_SR1_TXE));
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	695b      	ldr	r3, [r3, #20]
 8001b44:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001b48:	2b80      	cmp	r3, #128	; 0x80
 8001b4a:	bf0c      	ite	eq
 8001b4c:	2301      	moveq	r3, #1
 8001b4e:	2300      	movne	r3, #0
 8001b50:	b2db      	uxtb	r3, r3
}
 8001b52:	4618      	mov	r0, r3
 8001b54:	370c      	adds	r7, #12
 8001b56:	46bd      	mov	sp, r7
 8001b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b5c:	4770      	bx	lr

08001b5e <LL_I2C_IsActiveFlag_BTF>:
  * @rmtoll SR1          BTF           LL_I2C_IsActiveFlag_BTF
  * @param  I2Cx I2C Instance.
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_BTF(I2C_TypeDef *I2Cx)
{
 8001b5e:	b480      	push	{r7}
 8001b60:	b083      	sub	sp, #12
 8001b62:	af00      	add	r7, sp, #0
 8001b64:	6078      	str	r0, [r7, #4]
  return (READ_BIT(I2Cx->SR1, I2C_SR1_BTF) == (I2C_SR1_BTF));
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	695b      	ldr	r3, [r3, #20]
 8001b6a:	f003 0304 	and.w	r3, r3, #4
 8001b6e:	2b04      	cmp	r3, #4
 8001b70:	bf0c      	ite	eq
 8001b72:	2301      	moveq	r3, #1
 8001b74:	2300      	movne	r3, #0
 8001b76:	b2db      	uxtb	r3, r3
}
 8001b78:	4618      	mov	r0, r3
 8001b7a:	370c      	adds	r7, #12
 8001b7c:	46bd      	mov	sp, r7
 8001b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b82:	4770      	bx	lr

08001b84 <LL_I2C_IsActiveFlag_RXNE>:
  * @rmtoll SR1          RXNE          LL_I2C_IsActiveFlag_RXNE
  * @param  I2Cx I2C Instance.
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_RXNE(I2C_TypeDef *I2Cx)
{
 8001b84:	b480      	push	{r7}
 8001b86:	b083      	sub	sp, #12
 8001b88:	af00      	add	r7, sp, #0
 8001b8a:	6078      	str	r0, [r7, #4]
  return (READ_BIT(I2Cx->SR1, I2C_SR1_RXNE) == (I2C_SR1_RXNE));
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	695b      	ldr	r3, [r3, #20]
 8001b90:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001b94:	2b40      	cmp	r3, #64	; 0x40
 8001b96:	bf0c      	ite	eq
 8001b98:	2301      	moveq	r3, #1
 8001b9a:	2300      	movne	r3, #0
 8001b9c:	b2db      	uxtb	r3, r3
}
 8001b9e:	4618      	mov	r0, r3
 8001ba0:	370c      	adds	r7, #12
 8001ba2:	46bd      	mov	sp, r7
 8001ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba8:	4770      	bx	lr

08001baa <LL_I2C_IsActiveFlag_SB>:
  * @rmtoll SR1          SB            LL_I2C_IsActiveFlag_SB
  * @param  I2Cx I2C Instance.
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_SB(I2C_TypeDef *I2Cx)
{
 8001baa:	b480      	push	{r7}
 8001bac:	b083      	sub	sp, #12
 8001bae:	af00      	add	r7, sp, #0
 8001bb0:	6078      	str	r0, [r7, #4]
  return (READ_BIT(I2Cx->SR1, I2C_SR1_SB) == (I2C_SR1_SB));
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	695b      	ldr	r3, [r3, #20]
 8001bb6:	f003 0301 	and.w	r3, r3, #1
 8001bba:	2b01      	cmp	r3, #1
 8001bbc:	bf0c      	ite	eq
 8001bbe:	2301      	moveq	r3, #1
 8001bc0:	2300      	movne	r3, #0
 8001bc2:	b2db      	uxtb	r3, r3
}
 8001bc4:	4618      	mov	r0, r3
 8001bc6:	370c      	adds	r7, #12
 8001bc8:	46bd      	mov	sp, r7
 8001bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bce:	4770      	bx	lr

08001bd0 <LL_I2C_IsActiveFlag_ADDR>:
  * @rmtoll SR1          ADDR          LL_I2C_IsActiveFlag_ADDR
  * @param  I2Cx I2C Instance.
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_ADDR(I2C_TypeDef *I2Cx)
{
 8001bd0:	b480      	push	{r7}
 8001bd2:	b083      	sub	sp, #12
 8001bd4:	af00      	add	r7, sp, #0
 8001bd6:	6078      	str	r0, [r7, #4]
  return (READ_BIT(I2Cx->SR1, I2C_SR1_ADDR) == (I2C_SR1_ADDR));
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	695b      	ldr	r3, [r3, #20]
 8001bdc:	f003 0302 	and.w	r3, r3, #2
 8001be0:	2b02      	cmp	r3, #2
 8001be2:	bf0c      	ite	eq
 8001be4:	2301      	moveq	r3, #1
 8001be6:	2300      	movne	r3, #0
 8001be8:	b2db      	uxtb	r3, r3
}
 8001bea:	4618      	mov	r0, r3
 8001bec:	370c      	adds	r7, #12
 8001bee:	46bd      	mov	sp, r7
 8001bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf4:	4770      	bx	lr

08001bf6 <LL_I2C_IsActiveFlag_BUSY>:
  * @rmtoll SR2          BUSY          LL_I2C_IsActiveFlag_BUSY
  * @param  I2Cx I2C Instance.
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_BUSY(I2C_TypeDef *I2Cx)
{
 8001bf6:	b480      	push	{r7}
 8001bf8:	b083      	sub	sp, #12
 8001bfa:	af00      	add	r7, sp, #0
 8001bfc:	6078      	str	r0, [r7, #4]
  return (READ_BIT(I2Cx->SR2, I2C_SR2_BUSY) == (I2C_SR2_BUSY));
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	699b      	ldr	r3, [r3, #24]
 8001c02:	f003 0302 	and.w	r3, r3, #2
 8001c06:	2b02      	cmp	r3, #2
 8001c08:	bf0c      	ite	eq
 8001c0a:	2301      	moveq	r3, #1
 8001c0c:	2300      	movne	r3, #0
 8001c0e:	b2db      	uxtb	r3, r3
}
 8001c10:	4618      	mov	r0, r3
 8001c12:	370c      	adds	r7, #12
 8001c14:	46bd      	mov	sp, r7
 8001c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c1a:	4770      	bx	lr

08001c1c <LL_I2C_ClearFlag_ADDR>:
  * @rmtoll SR1          ADDR          LL_I2C_ClearFlag_ADDR
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_ClearFlag_ADDR(I2C_TypeDef *I2Cx)
{
 8001c1c:	b480      	push	{r7}
 8001c1e:	b085      	sub	sp, #20
 8001c20:	af00      	add	r7, sp, #0
 8001c22:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  tmpreg = I2Cx->SR1;
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	695b      	ldr	r3, [r3, #20]
 8001c28:	60fb      	str	r3, [r7, #12]
  (void) tmpreg;
 8001c2a:	68fb      	ldr	r3, [r7, #12]
  tmpreg = I2Cx->SR2;
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	699b      	ldr	r3, [r3, #24]
 8001c30:	60fb      	str	r3, [r7, #12]
  (void) tmpreg;
 8001c32:	68fb      	ldr	r3, [r7, #12]
}
 8001c34:	bf00      	nop
 8001c36:	3714      	adds	r7, #20
 8001c38:	46bd      	mov	sp, r7
 8001c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c3e:	4770      	bx	lr

08001c40 <LL_I2C_AcknowledgeNextData>:
  *         @arg @ref LL_I2C_ACK
  *         @arg @ref LL_I2C_NACK
  * @retval None
  */
__STATIC_INLINE void LL_I2C_AcknowledgeNextData(I2C_TypeDef *I2Cx, uint32_t TypeAcknowledge)
{
 8001c40:	b480      	push	{r7}
 8001c42:	b083      	sub	sp, #12
 8001c44:	af00      	add	r7, sp, #0
 8001c46:	6078      	str	r0, [r7, #4]
 8001c48:	6039      	str	r1, [r7, #0]
  MODIFY_REG(I2Cx->CR1, I2C_CR1_ACK, TypeAcknowledge);
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8001c52:	683b      	ldr	r3, [r7, #0]
 8001c54:	431a      	orrs	r2, r3
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	601a      	str	r2, [r3, #0]
}
 8001c5a:	bf00      	nop
 8001c5c:	370c      	adds	r7, #12
 8001c5e:	46bd      	mov	sp, r7
 8001c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c64:	4770      	bx	lr

08001c66 <LL_I2C_GenerateStartCondition>:
  * @rmtoll CR1          START         LL_I2C_GenerateStartCondition
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_GenerateStartCondition(I2C_TypeDef *I2Cx)
{
 8001c66:	b480      	push	{r7}
 8001c68:	b083      	sub	sp, #12
 8001c6a:	af00      	add	r7, sp, #0
 8001c6c:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->CR1, I2C_CR1_START);
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	601a      	str	r2, [r3, #0]
}
 8001c7a:	bf00      	nop
 8001c7c:	370c      	adds	r7, #12
 8001c7e:	46bd      	mov	sp, r7
 8001c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c84:	4770      	bx	lr

08001c86 <LL_I2C_GenerateStopCondition>:
  * @rmtoll CR1          STOP          LL_I2C_GenerateStopCondition
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_GenerateStopCondition(I2C_TypeDef *I2Cx)
{
 8001c86:	b480      	push	{r7}
 8001c88:	b083      	sub	sp, #12
 8001c8a:	af00      	add	r7, sp, #0
 8001c8c:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->CR1, I2C_CR1_STOP);
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	601a      	str	r2, [r3, #0]
}
 8001c9a:	bf00      	nop
 8001c9c:	370c      	adds	r7, #12
 8001c9e:	46bd      	mov	sp, r7
 8001ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca4:	4770      	bx	lr

08001ca6 <LL_I2C_DisableBitPOS>:
  * @rmtoll CR1          POS           LL_I2C_DisableBitPOS
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_DisableBitPOS(I2C_TypeDef *I2Cx)
{
 8001ca6:	b480      	push	{r7}
 8001ca8:	b083      	sub	sp, #12
 8001caa:	af00      	add	r7, sp, #0
 8001cac:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR1, I2C_CR1_POS);
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	601a      	str	r2, [r3, #0]
}
 8001cba:	bf00      	nop
 8001cbc:	370c      	adds	r7, #12
 8001cbe:	46bd      	mov	sp, r7
 8001cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc4:	4770      	bx	lr

08001cc6 <LL_I2C_ReceiveData8>:
  * @rmtoll DR           DR            LL_I2C_ReceiveData8
  * @param  I2Cx I2C Instance.
  * @retval Value between Min_Data=0x0 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_I2C_ReceiveData8(I2C_TypeDef *I2Cx)
{
 8001cc6:	b480      	push	{r7}
 8001cc8:	b083      	sub	sp, #12
 8001cca:	af00      	add	r7, sp, #0
 8001ccc:	6078      	str	r0, [r7, #4]
  return (uint8_t)(READ_BIT(I2Cx->DR, I2C_DR_DR));
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	691b      	ldr	r3, [r3, #16]
 8001cd2:	b2db      	uxtb	r3, r3
}
 8001cd4:	4618      	mov	r0, r3
 8001cd6:	370c      	adds	r7, #12
 8001cd8:	46bd      	mov	sp, r7
 8001cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cde:	4770      	bx	lr

08001ce0 <LL_I2C_TransmitData8>:
  * @param  I2Cx I2C Instance.
  * @param  Data Value between Min_Data=0x0 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_I2C_TransmitData8(I2C_TypeDef *I2Cx, uint8_t Data)
{
 8001ce0:	b480      	push	{r7}
 8001ce2:	b083      	sub	sp, #12
 8001ce4:	af00      	add	r7, sp, #0
 8001ce6:	6078      	str	r0, [r7, #4]
 8001ce8:	460b      	mov	r3, r1
 8001cea:	70fb      	strb	r3, [r7, #3]
  MODIFY_REG(I2Cx->DR, I2C_DR_DR, Data);
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	691b      	ldr	r3, [r3, #16]
 8001cf0:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8001cf4:	78fb      	ldrb	r3, [r7, #3]
 8001cf6:	431a      	orrs	r2, r3
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	611a      	str	r2, [r3, #16]
}
 8001cfc:	bf00      	nop
 8001cfe:	370c      	adds	r7, #12
 8001d00:	46bd      	mov	sp, r7
 8001d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d06:	4770      	bx	lr

08001d08 <LL_AHB1_GRP1_EnableClock>:
{
 8001d08:	b480      	push	{r7}
 8001d0a:	b085      	sub	sp, #20
 8001d0c:	af00      	add	r7, sp, #0
 8001d0e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 8001d10:	4b08      	ldr	r3, [pc, #32]	; (8001d34 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001d12:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001d14:	4907      	ldr	r1, [pc, #28]	; (8001d34 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	4313      	orrs	r3, r2
 8001d1a:	630b      	str	r3, [r1, #48]	; 0x30
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8001d1c:	4b05      	ldr	r3, [pc, #20]	; (8001d34 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001d1e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	4013      	ands	r3, r2
 8001d24:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001d26:	68fb      	ldr	r3, [r7, #12]
}
 8001d28:	bf00      	nop
 8001d2a:	3714      	adds	r7, #20
 8001d2c:	46bd      	mov	sp, r7
 8001d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d32:	4770      	bx	lr
 8001d34:	40023800 	.word	0x40023800

08001d38 <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8001d38:	b480      	push	{r7}
 8001d3a:	b085      	sub	sp, #20
 8001d3c:	af00      	add	r7, sp, #0
 8001d3e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR, Periphs);
 8001d40:	4b08      	ldr	r3, [pc, #32]	; (8001d64 <LL_APB1_GRP1_EnableClock+0x2c>)
 8001d42:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001d44:	4907      	ldr	r1, [pc, #28]	; (8001d64 <LL_APB1_GRP1_EnableClock+0x2c>)
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	4313      	orrs	r3, r2
 8001d4a:	640b      	str	r3, [r1, #64]	; 0x40
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8001d4c:	4b05      	ldr	r3, [pc, #20]	; (8001d64 <LL_APB1_GRP1_EnableClock+0x2c>)
 8001d4e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	4013      	ands	r3, r2
 8001d54:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001d56:	68fb      	ldr	r3, [r7, #12]
}
 8001d58:	bf00      	nop
 8001d5a:	3714      	adds	r7, #20
 8001d5c:	46bd      	mov	sp, r7
 8001d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d62:	4770      	bx	lr
 8001d64:	40023800 	.word	0x40023800

08001d68 <MX_I2C1_Init>:

/* USER CODE END 0 */

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001d68:	b580      	push	{r7, lr}
 8001d6a:	b08e      	sub	sp, #56	; 0x38
 8001d6c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN I2C1_Init 0 */

  /* USER CODE END I2C1_Init 0 */

  LL_I2C_InitTypeDef I2C_InitStruct = {0};
 8001d6e:	f107 0318 	add.w	r3, r7, #24
 8001d72:	2220      	movs	r2, #32
 8001d74:	2100      	movs	r1, #0
 8001d76:	4618      	mov	r0, r3
 8001d78:	f003 f9ec 	bl	8005154 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d7c:	463b      	mov	r3, r7
 8001d7e:	2200      	movs	r2, #0
 8001d80:	601a      	str	r2, [r3, #0]
 8001d82:	605a      	str	r2, [r3, #4]
 8001d84:	609a      	str	r2, [r3, #8]
 8001d86:	60da      	str	r2, [r3, #12]
 8001d88:	611a      	str	r2, [r3, #16]
 8001d8a:	615a      	str	r2, [r3, #20]

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8001d8c:	2002      	movs	r0, #2
 8001d8e:	f7ff ffbb 	bl	8001d08 <LL_AHB1_GRP1_EnableClock>
  /**I2C1 GPIO Configuration
  PB8   ------> I2C1_SCL
  PB9   ------> I2C1_SDA
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_8|LL_GPIO_PIN_9;
 8001d92:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001d96:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001d98:	2302      	movs	r3, #2
 8001d9a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8001d9c:	2303      	movs	r3, #3
 8001d9e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_OPENDRAIN;
 8001da0:	2301      	movs	r3, #1
 8001da2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001da4:	2300      	movs	r3, #0
 8001da6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_4;
 8001da8:	2304      	movs	r3, #4
 8001daa:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001dac:	463b      	mov	r3, r7
 8001dae:	4619      	mov	r1, r3
 8001db0:	4817      	ldr	r0, [pc, #92]	; (8001e10 <MX_I2C1_Init+0xa8>)
 8001db2:	f002 f8a1 	bl	8003ef8 <LL_GPIO_Init>

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_I2C1);
 8001db6:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 8001dba:	f7ff ffbd 	bl	8001d38 <LL_APB1_GRP1_EnableClock>

  /* USER CODE END I2C1_Init 1 */

  /** I2C Initialization
  */
  LL_I2C_DisableOwnAddress2(I2C1);
 8001dbe:	4815      	ldr	r0, [pc, #84]	; (8001e14 <MX_I2C1_Init+0xac>)
 8001dc0:	f7ff fe8a 	bl	8001ad8 <LL_I2C_DisableOwnAddress2>
  LL_I2C_DisableGeneralCall(I2C1);
 8001dc4:	4813      	ldr	r0, [pc, #76]	; (8001e14 <MX_I2C1_Init+0xac>)
 8001dc6:	f7ff fe64 	bl	8001a92 <LL_I2C_DisableGeneralCall>
  LL_I2C_EnableClockStretching(I2C1);
 8001dca:	4812      	ldr	r0, [pc, #72]	; (8001e14 <MX_I2C1_Init+0xac>)
 8001dcc:	f7ff fe51 	bl	8001a72 <LL_I2C_EnableClockStretching>
  I2C_InitStruct.PeripheralMode = LL_I2C_MODE_I2C;
 8001dd0:	2300      	movs	r3, #0
 8001dd2:	61bb      	str	r3, [r7, #24]
  I2C_InitStruct.ClockSpeed = 100000;
 8001dd4:	4b10      	ldr	r3, [pc, #64]	; (8001e18 <MX_I2C1_Init+0xb0>)
 8001dd6:	61fb      	str	r3, [r7, #28]
  I2C_InitStruct.DutyCycle = LL_I2C_DUTYCYCLE_2;
 8001dd8:	2300      	movs	r3, #0
 8001dda:	623b      	str	r3, [r7, #32]
  I2C_InitStruct.AnalogFilter = LL_I2C_ANALOGFILTER_ENABLE;
 8001ddc:	2300      	movs	r3, #0
 8001dde:	627b      	str	r3, [r7, #36]	; 0x24
  I2C_InitStruct.DigitalFilter = 0;
 8001de0:	2300      	movs	r3, #0
 8001de2:	62bb      	str	r3, [r7, #40]	; 0x28
  I2C_InitStruct.OwnAddress1 = 0;
 8001de4:	2300      	movs	r3, #0
 8001de6:	62fb      	str	r3, [r7, #44]	; 0x2c
  I2C_InitStruct.TypeAcknowledge = LL_I2C_ACK;
 8001de8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001dec:	633b      	str	r3, [r7, #48]	; 0x30
  I2C_InitStruct.OwnAddrSize = LL_I2C_OWNADDRESS1_7BIT;
 8001dee:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001df2:	637b      	str	r3, [r7, #52]	; 0x34
  LL_I2C_Init(I2C1, &I2C_InitStruct);
 8001df4:	f107 0318 	add.w	r3, r7, #24
 8001df8:	4619      	mov	r1, r3
 8001dfa:	4806      	ldr	r0, [pc, #24]	; (8001e14 <MX_I2C1_Init+0xac>)
 8001dfc:	f002 f9fc 	bl	80041f8 <LL_I2C_Init>
  LL_I2C_SetOwnAddress2(I2C1, 0);
 8001e00:	2100      	movs	r1, #0
 8001e02:	4804      	ldr	r0, [pc, #16]	; (8001e14 <MX_I2C1_Init+0xac>)
 8001e04:	f7ff fe55 	bl	8001ab2 <LL_I2C_SetOwnAddress2>
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001e08:	bf00      	nop
 8001e0a:	3738      	adds	r7, #56	; 0x38
 8001e0c:	46bd      	mov	sp, r7
 8001e0e:	bd80      	pop	{r7, pc}
 8001e10:	40020400 	.word	0x40020400
 8001e14:	40005400 	.word	0x40005400
 8001e18:	000186a0 	.word	0x000186a0

08001e1c <MX_I2C2_Init>:
/* I2C2 init function */
void MX_I2C2_Init(void)
{
 8001e1c:	b580      	push	{r7, lr}
 8001e1e:	b08e      	sub	sp, #56	; 0x38
 8001e20:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN I2C2_Init 0 */

  /* USER CODE END I2C2_Init 0 */

  LL_I2C_InitTypeDef I2C_InitStruct = {0};
 8001e22:	f107 0318 	add.w	r3, r7, #24
 8001e26:	2220      	movs	r2, #32
 8001e28:	2100      	movs	r1, #0
 8001e2a:	4618      	mov	r0, r3
 8001e2c:	f003 f992 	bl	8005154 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e30:	463b      	mov	r3, r7
 8001e32:	2200      	movs	r2, #0
 8001e34:	601a      	str	r2, [r3, #0]
 8001e36:	605a      	str	r2, [r3, #4]
 8001e38:	609a      	str	r2, [r3, #8]
 8001e3a:	60da      	str	r2, [r3, #12]
 8001e3c:	611a      	str	r2, [r3, #16]
 8001e3e:	615a      	str	r2, [r3, #20]

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8001e40:	2002      	movs	r0, #2
 8001e42:	f7ff ff61 	bl	8001d08 <LL_AHB1_GRP1_EnableClock>
  /**I2C2 GPIO Configuration
  PB10   ------> I2C2_SCL
  PB11   ------> I2C2_SDA
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_10|LL_GPIO_PIN_11;
 8001e46:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001e4a:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001e4c:	2302      	movs	r3, #2
 8001e4e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8001e50:	2303      	movs	r3, #3
 8001e52:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_OPENDRAIN;
 8001e54:	2301      	movs	r3, #1
 8001e56:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001e58:	2300      	movs	r3, #0
 8001e5a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_4;
 8001e5c:	2304      	movs	r3, #4
 8001e5e:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e60:	463b      	mov	r3, r7
 8001e62:	4619      	mov	r1, r3
 8001e64:	4817      	ldr	r0, [pc, #92]	; (8001ec4 <MX_I2C2_Init+0xa8>)
 8001e66:	f002 f847 	bl	8003ef8 <LL_GPIO_Init>

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_I2C2);
 8001e6a:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
 8001e6e:	f7ff ff63 	bl	8001d38 <LL_APB1_GRP1_EnableClock>

  /* USER CODE END I2C2_Init 1 */

  /** I2C Initialization
  */
  LL_I2C_DisableOwnAddress2(I2C2);
 8001e72:	4815      	ldr	r0, [pc, #84]	; (8001ec8 <MX_I2C2_Init+0xac>)
 8001e74:	f7ff fe30 	bl	8001ad8 <LL_I2C_DisableOwnAddress2>
  LL_I2C_DisableGeneralCall(I2C2);
 8001e78:	4813      	ldr	r0, [pc, #76]	; (8001ec8 <MX_I2C2_Init+0xac>)
 8001e7a:	f7ff fe0a 	bl	8001a92 <LL_I2C_DisableGeneralCall>
  LL_I2C_EnableClockStretching(I2C2);
 8001e7e:	4812      	ldr	r0, [pc, #72]	; (8001ec8 <MX_I2C2_Init+0xac>)
 8001e80:	f7ff fdf7 	bl	8001a72 <LL_I2C_EnableClockStretching>
  I2C_InitStruct.PeripheralMode = LL_I2C_MODE_I2C;
 8001e84:	2300      	movs	r3, #0
 8001e86:	61bb      	str	r3, [r7, #24]
  I2C_InitStruct.ClockSpeed = 100000;
 8001e88:	4b10      	ldr	r3, [pc, #64]	; (8001ecc <MX_I2C2_Init+0xb0>)
 8001e8a:	61fb      	str	r3, [r7, #28]
  I2C_InitStruct.DutyCycle = LL_I2C_DUTYCYCLE_2;
 8001e8c:	2300      	movs	r3, #0
 8001e8e:	623b      	str	r3, [r7, #32]
  I2C_InitStruct.AnalogFilter = LL_I2C_ANALOGFILTER_ENABLE;
 8001e90:	2300      	movs	r3, #0
 8001e92:	627b      	str	r3, [r7, #36]	; 0x24
  I2C_InitStruct.DigitalFilter = 0;
 8001e94:	2300      	movs	r3, #0
 8001e96:	62bb      	str	r3, [r7, #40]	; 0x28
  I2C_InitStruct.OwnAddress1 = 0;
 8001e98:	2300      	movs	r3, #0
 8001e9a:	62fb      	str	r3, [r7, #44]	; 0x2c
  I2C_InitStruct.TypeAcknowledge = LL_I2C_ACK;
 8001e9c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001ea0:	633b      	str	r3, [r7, #48]	; 0x30
  I2C_InitStruct.OwnAddrSize = LL_I2C_OWNADDRESS1_7BIT;
 8001ea2:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001ea6:	637b      	str	r3, [r7, #52]	; 0x34
  LL_I2C_Init(I2C2, &I2C_InitStruct);
 8001ea8:	f107 0318 	add.w	r3, r7, #24
 8001eac:	4619      	mov	r1, r3
 8001eae:	4806      	ldr	r0, [pc, #24]	; (8001ec8 <MX_I2C2_Init+0xac>)
 8001eb0:	f002 f9a2 	bl	80041f8 <LL_I2C_Init>
  LL_I2C_SetOwnAddress2(I2C2, 0);
 8001eb4:	2100      	movs	r1, #0
 8001eb6:	4804      	ldr	r0, [pc, #16]	; (8001ec8 <MX_I2C2_Init+0xac>)
 8001eb8:	f7ff fdfb 	bl	8001ab2 <LL_I2C_SetOwnAddress2>
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001ebc:	bf00      	nop
 8001ebe:	3738      	adds	r7, #56	; 0x38
 8001ec0:	46bd      	mov	sp, r7
 8001ec2:	bd80      	pop	{r7, pc}
 8001ec4:	40020400 	.word	0x40020400
 8001ec8:	40005800 	.word	0x40005800
 8001ecc:	000186a0 	.word	0x000186a0

08001ed0 <I2C_Transmit>:

/* USER CODE BEGIN 1 */
void I2C_Transmit(I2C_struct* I2C, uint8_t address, uint8_t* data, uint16_t size){
 8001ed0:	b580      	push	{r7, lr}
 8001ed2:	b086      	sub	sp, #24
 8001ed4:	af00      	add	r7, sp, #0
 8001ed6:	60f8      	str	r0, [r7, #12]
 8001ed8:	607a      	str	r2, [r7, #4]
 8001eda:	461a      	mov	r2, r3
 8001edc:	460b      	mov	r3, r1
 8001ede:	72fb      	strb	r3, [r7, #11]
 8001ee0:	4613      	mov	r3, r2
 8001ee2:	813b      	strh	r3, [r7, #8]
	if(I2C->i2c_busy==1) return;
 8001ee4:	68fb      	ldr	r3, [r7, #12]
 8001ee6:	791b      	ldrb	r3, [r3, #4]
 8001ee8:	2b01      	cmp	r3, #1
 8001eea:	d076      	beq.n	8001fda <I2C_Transmit+0x10a>
	I2C->i2c_busy = 1;
 8001eec:	68fb      	ldr	r3, [r7, #12]
 8001eee:	2201      	movs	r2, #1
 8001ef0:	711a      	strb	r2, [r3, #4]
	I2C->i2c_IsRx = 0;
 8001ef2:	68fb      	ldr	r3, [r7, #12]
 8001ef4:	2200      	movs	r2, #0
 8001ef6:	715a      	strb	r2, [r3, #5]

	LL_I2C_DisableIT_TX(I2C->I2C);				// Disable Interrupt
 8001ef8:	68fb      	ldr	r3, [r7, #12]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	4618      	mov	r0, r3
 8001efe:	f7ff fdfb 	bl	8001af8 <LL_I2C_DisableIT_TX>

	if(!LL_I2C_IsEnabled(I2C->I2C)){				// Enable I2C
 8001f02:	68fb      	ldr	r3, [r7, #12]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	4618      	mov	r0, r3
 8001f08:	f7ff fda0 	bl	8001a4c <LL_I2C_IsEnabled>
 8001f0c:	4603      	mov	r3, r0
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d104      	bne.n	8001f1c <I2C_Transmit+0x4c>
		LL_I2C_Enable(I2C->I2C);
 8001f12:	68fb      	ldr	r3, [r7, #12]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	4618      	mov	r0, r3
 8001f18:	f7ff fd88 	bl	8001a2c <LL_I2C_Enable>
	}
	LL_I2C_DisableBitPOS(I2C->I2C);				// Disable bit Position
 8001f1c:	68fb      	ldr	r3, [r7, #12]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	4618      	mov	r0, r3
 8001f22:	f7ff fec0 	bl	8001ca6 <LL_I2C_DisableBitPOS>

	while(LL_I2C_IsActiveFlag_BUSY(I2C->I2C));	// wait for Ready
 8001f26:	bf00      	nop
 8001f28:	68fb      	ldr	r3, [r7, #12]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	4618      	mov	r0, r3
 8001f2e:	f7ff fe62 	bl	8001bf6 <LL_I2C_IsActiveFlag_BUSY>
 8001f32:	4603      	mov	r3, r0
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	d1f7      	bne.n	8001f28 <I2C_Transmit+0x58>

	LL_I2C_GenerateStartCondition(I2C->I2C);		// Start bit
 8001f38:	68fb      	ldr	r3, [r7, #12]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	4618      	mov	r0, r3
 8001f3e:	f7ff fe92 	bl	8001c66 <LL_I2C_GenerateStartCondition>

	while(!LL_I2C_IsActiveFlag_SB(I2C->I2C));	// wait start bit
 8001f42:	bf00      	nop
 8001f44:	68fb      	ldr	r3, [r7, #12]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	4618      	mov	r0, r3
 8001f4a:	f7ff fe2e 	bl	8001baa <LL_I2C_IsActiveFlag_SB>
 8001f4e:	4603      	mov	r3, r0
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	d0f7      	beq.n	8001f44 <I2C_Transmit+0x74>
	LL_I2C_TransmitData8(I2C->I2C, address);		// transmit address
 8001f54:	68fb      	ldr	r3, [r7, #12]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	7afa      	ldrb	r2, [r7, #11]
 8001f5a:	4611      	mov	r1, r2
 8001f5c:	4618      	mov	r0, r3
 8001f5e:	f7ff febf 	bl	8001ce0 <LL_I2C_TransmitData8>

	while(!LL_I2C_IsActiveFlag_ADDR(I2C->I2C));	// wait for transmitting address
 8001f62:	bf00      	nop
 8001f64:	68fb      	ldr	r3, [r7, #12]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	4618      	mov	r0, r3
 8001f6a:	f7ff fe31 	bl	8001bd0 <LL_I2C_IsActiveFlag_ADDR>
 8001f6e:	4603      	mov	r3, r0
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	d0f7      	beq.n	8001f64 <I2C_Transmit+0x94>
	LL_I2C_ClearFlag_ADDR(I2C->I2C);				// clear address flag
 8001f74:	68fb      	ldr	r3, [r7, #12]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	4618      	mov	r0, r3
 8001f7a:	f7ff fe4f 	bl	8001c1c <LL_I2C_ClearFlag_ADDR>

	for(uint16_t i=0; i<size; i++){
 8001f7e:	2300      	movs	r3, #0
 8001f80:	82fb      	strh	r3, [r7, #22]
 8001f82:	e014      	b.n	8001fae <I2C_Transmit+0xde>
		LL_I2C_TransmitData8(I2C->I2C, data[i]);	// transmit data array
 8001f84:	68fb      	ldr	r3, [r7, #12]
 8001f86:	6818      	ldr	r0, [r3, #0]
 8001f88:	8afb      	ldrh	r3, [r7, #22]
 8001f8a:	687a      	ldr	r2, [r7, #4]
 8001f8c:	4413      	add	r3, r2
 8001f8e:	781b      	ldrb	r3, [r3, #0]
 8001f90:	4619      	mov	r1, r3
 8001f92:	f7ff fea5 	bl	8001ce0 <LL_I2C_TransmitData8>
		while(!LL_I2C_IsActiveFlag_TXE(I2C->I2C));	// wait to complete transmitting data
 8001f96:	bf00      	nop
 8001f98:	68fb      	ldr	r3, [r7, #12]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	4618      	mov	r0, r3
 8001f9e:	f7ff fdcb 	bl	8001b38 <LL_I2C_IsActiveFlag_TXE>
 8001fa2:	4603      	mov	r3, r0
 8001fa4:	2b00      	cmp	r3, #0
 8001fa6:	d0f7      	beq.n	8001f98 <I2C_Transmit+0xc8>
	for(uint16_t i=0; i<size; i++){
 8001fa8:	8afb      	ldrh	r3, [r7, #22]
 8001faa:	3301      	adds	r3, #1
 8001fac:	82fb      	strh	r3, [r7, #22]
 8001fae:	8afa      	ldrh	r2, [r7, #22]
 8001fb0:	893b      	ldrh	r3, [r7, #8]
 8001fb2:	429a      	cmp	r2, r3
 8001fb4:	d3e6      	bcc.n	8001f84 <I2C_Transmit+0xb4>
	}
	while(!LL_I2C_IsActiveFlag_BTF(I2C->I2C));	// wait Byte Transfer Finished flag.
 8001fb6:	bf00      	nop
 8001fb8:	68fb      	ldr	r3, [r7, #12]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	4618      	mov	r0, r3
 8001fbe:	f7ff fdce 	bl	8001b5e <LL_I2C_IsActiveFlag_BTF>
 8001fc2:	4603      	mov	r3, r0
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	d0f7      	beq.n	8001fb8 <I2C_Transmit+0xe8>

	LL_I2C_GenerateStopCondition(I2C->I2C);		// Stop bit (ready last data and NACK)
 8001fc8:	68fb      	ldr	r3, [r7, #12]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	4618      	mov	r0, r3
 8001fce:	f7ff fe5a 	bl	8001c86 <LL_I2C_GenerateStopCondition>

	I2C->i2c_busy = 0;
 8001fd2:	68fb      	ldr	r3, [r7, #12]
 8001fd4:	2200      	movs	r2, #0
 8001fd6:	711a      	strb	r2, [r3, #4]
 8001fd8:	e000      	b.n	8001fdc <I2C_Transmit+0x10c>
	if(I2C->i2c_busy==1) return;
 8001fda:	bf00      	nop
}
 8001fdc:	3718      	adds	r7, #24
 8001fde:	46bd      	mov	sp, r7
 8001fe0:	bd80      	pop	{r7, pc}

08001fe2 <I2C_Receive>:


void I2C_Receive(I2C_struct* I2C, uint8_t address, uint8_t* outputdata, uint16_t size){
 8001fe2:	b590      	push	{r4, r7, lr}
 8001fe4:	b087      	sub	sp, #28
 8001fe6:	af00      	add	r7, sp, #0
 8001fe8:	60f8      	str	r0, [r7, #12]
 8001fea:	607a      	str	r2, [r7, #4]
 8001fec:	461a      	mov	r2, r3
 8001fee:	460b      	mov	r3, r1
 8001ff0:	72fb      	strb	r3, [r7, #11]
 8001ff2:	4613      	mov	r3, r2
 8001ff4:	813b      	strh	r3, [r7, #8]
	if(I2C->i2c_busy==1) return;
 8001ff6:	68fb      	ldr	r3, [r7, #12]
 8001ff8:	791b      	ldrb	r3, [r3, #4]
 8001ffa:	2b01      	cmp	r3, #1
 8001ffc:	f000 808f 	beq.w	800211e <I2C_Receive+0x13c>
	I2C->i2c_busy = 1;
 8002000:	68fb      	ldr	r3, [r7, #12]
 8002002:	2201      	movs	r2, #1
 8002004:	711a      	strb	r2, [r3, #4]
	I2C->i2c_IsRx = 1;
 8002006:	68fb      	ldr	r3, [r7, #12]
 8002008:	2201      	movs	r2, #1
 800200a:	715a      	strb	r2, [r3, #5]


	address |= (0x01);	// LSB Set 1 for address_register_Read (Write => 0)
 800200c:	7afb      	ldrb	r3, [r7, #11]
 800200e:	f043 0301 	orr.w	r3, r3, #1
 8002012:	72fb      	strb	r3, [r7, #11]

	LL_I2C_DisableIT_RX(I2C->I2C);							//Disable Interrupt
 8002014:	68fb      	ldr	r3, [r7, #12]
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	4618      	mov	r0, r3
 800201a:	f7ff fd7d 	bl	8001b18 <LL_I2C_DisableIT_RX>

	if(!LL_I2C_IsEnabled(I2C->I2C)){						// Enable I2C
 800201e:	68fb      	ldr	r3, [r7, #12]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	4618      	mov	r0, r3
 8002024:	f7ff fd12 	bl	8001a4c <LL_I2C_IsEnabled>
 8002028:	4603      	mov	r3, r0
 800202a:	2b00      	cmp	r3, #0
 800202c:	d104      	bne.n	8002038 <I2C_Receive+0x56>
		LL_I2C_Enable(I2C->I2C);
 800202e:	68fb      	ldr	r3, [r7, #12]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	4618      	mov	r0, r3
 8002034:	f7ff fcfa 	bl	8001a2c <LL_I2C_Enable>
	}
	LL_I2C_DisableBitPOS(I2C->I2C);							// Disable bit Position
 8002038:	68fb      	ldr	r3, [r7, #12]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	4618      	mov	r0, r3
 800203e:	f7ff fe32 	bl	8001ca6 <LL_I2C_DisableBitPOS>

	while(LL_I2C_IsActiveFlag_BUSY(I2C->I2C));				// wait for Ready
 8002042:	bf00      	nop
 8002044:	68fb      	ldr	r3, [r7, #12]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	4618      	mov	r0, r3
 800204a:	f7ff fdd4 	bl	8001bf6 <LL_I2C_IsActiveFlag_BUSY>
 800204e:	4603      	mov	r3, r0
 8002050:	2b00      	cmp	r3, #0
 8002052:	d1f7      	bne.n	8002044 <I2C_Receive+0x62>

	if(size==1){											// when data size == 1
 8002054:	893b      	ldrh	r3, [r7, #8]
 8002056:	2b01      	cmp	r3, #1
 8002058:	d106      	bne.n	8002068 <I2C_Receive+0x86>
		LL_I2C_AcknowledgeNextData(I2C->I2C, LL_I2C_NACK);	// prepare to generate Non ACKnowledge after data receive
 800205a:	68fb      	ldr	r3, [r7, #12]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	2100      	movs	r1, #0
 8002060:	4618      	mov	r0, r3
 8002062:	f7ff fded 	bl	8001c40 <LL_I2C_AcknowledgeNextData>
 8002066:	e006      	b.n	8002076 <I2C_Receive+0x94>
	}else{													// when data size > 1
		LL_I2C_AcknowledgeNextData(I2C->I2C, LL_I2C_ACK);	// ACKnowledge
 8002068:	68fb      	ldr	r3, [r7, #12]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002070:	4618      	mov	r0, r3
 8002072:	f7ff fde5 	bl	8001c40 <LL_I2C_AcknowledgeNextData>
	}

	LL_I2C_GenerateStartCondition(I2C->I2C);				// Start bit
 8002076:	68fb      	ldr	r3, [r7, #12]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	4618      	mov	r0, r3
 800207c:	f7ff fdf3 	bl	8001c66 <LL_I2C_GenerateStartCondition>

	while(!LL_I2C_IsActiveFlag_SB(I2C->I2C));				// wait start bit
 8002080:	bf00      	nop
 8002082:	68fb      	ldr	r3, [r7, #12]
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	4618      	mov	r0, r3
 8002088:	f7ff fd8f 	bl	8001baa <LL_I2C_IsActiveFlag_SB>
 800208c:	4603      	mov	r3, r0
 800208e:	2b00      	cmp	r3, #0
 8002090:	d0f7      	beq.n	8002082 <I2C_Receive+0xa0>
	LL_I2C_TransmitData8(I2C->I2C, address);				// transmit address
 8002092:	68fb      	ldr	r3, [r7, #12]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	7afa      	ldrb	r2, [r7, #11]
 8002098:	4611      	mov	r1, r2
 800209a:	4618      	mov	r0, r3
 800209c:	f7ff fe20 	bl	8001ce0 <LL_I2C_TransmitData8>

	while(!LL_I2C_IsActiveFlag_ADDR(I2C->I2C));				// wait for transmitting address
 80020a0:	bf00      	nop
 80020a2:	68fb      	ldr	r3, [r7, #12]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	4618      	mov	r0, r3
 80020a8:	f7ff fd92 	bl	8001bd0 <LL_I2C_IsActiveFlag_ADDR>
 80020ac:	4603      	mov	r3, r0
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d0f7      	beq.n	80020a2 <I2C_Receive+0xc0>
	LL_I2C_ClearFlag_ADDR(I2C->I2C);						// clear address flag
 80020b2:	68fb      	ldr	r3, [r7, #12]
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	4618      	mov	r0, r3
 80020b8:	f7ff fdb0 	bl	8001c1c <LL_I2C_ClearFlag_ADDR>

	for(uint16_t i=0; i<size; i++){
 80020bc:	2300      	movs	r3, #0
 80020be:	82fb      	strh	r3, [r7, #22]
 80020c0:	e020      	b.n	8002104 <I2C_Receive+0x122>
		if(i==(size - 1)){									// after receiving last data, prepare to generate Non ACKnowledge
 80020c2:	8afa      	ldrh	r2, [r7, #22]
 80020c4:	893b      	ldrh	r3, [r7, #8]
 80020c6:	3b01      	subs	r3, #1
 80020c8:	429a      	cmp	r2, r3
 80020ca:	d105      	bne.n	80020d8 <I2C_Receive+0xf6>
			LL_I2C_AcknowledgeNextData(I2C->I2C, LL_I2C_NACK);
 80020cc:	68fb      	ldr	r3, [r7, #12]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	2100      	movs	r1, #0
 80020d2:	4618      	mov	r0, r3
 80020d4:	f7ff fdb4 	bl	8001c40 <LL_I2C_AcknowledgeNextData>
		}
		while(!LL_I2C_IsActiveFlag_RXNE(I2C->I2C));			// wait to complete receiving data
 80020d8:	bf00      	nop
 80020da:	68fb      	ldr	r3, [r7, #12]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	4618      	mov	r0, r3
 80020e0:	f7ff fd50 	bl	8001b84 <LL_I2C_IsActiveFlag_RXNE>
 80020e4:	4603      	mov	r3, r0
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d0f7      	beq.n	80020da <I2C_Receive+0xf8>
		outputdata[i] = LL_I2C_ReceiveData8(I2C->I2C);		// save data in array
 80020ea:	68fb      	ldr	r3, [r7, #12]
 80020ec:	6819      	ldr	r1, [r3, #0]
 80020ee:	8afb      	ldrh	r3, [r7, #22]
 80020f0:	687a      	ldr	r2, [r7, #4]
 80020f2:	18d4      	adds	r4, r2, r3
 80020f4:	4608      	mov	r0, r1
 80020f6:	f7ff fde6 	bl	8001cc6 <LL_I2C_ReceiveData8>
 80020fa:	4603      	mov	r3, r0
 80020fc:	7023      	strb	r3, [r4, #0]
	for(uint16_t i=0; i<size; i++){
 80020fe:	8afb      	ldrh	r3, [r7, #22]
 8002100:	3301      	adds	r3, #1
 8002102:	82fb      	strh	r3, [r7, #22]
 8002104:	8afa      	ldrh	r2, [r7, #22]
 8002106:	893b      	ldrh	r3, [r7, #8]
 8002108:	429a      	cmp	r2, r3
 800210a:	d3da      	bcc.n	80020c2 <I2C_Receive+0xe0>
	}
	LL_I2C_GenerateStopCondition(I2C->I2C);					// Stop bit
 800210c:	68fb      	ldr	r3, [r7, #12]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	4618      	mov	r0, r3
 8002112:	f7ff fdb8 	bl	8001c86 <LL_I2C_GenerateStopCondition>

	I2C->i2c_busy = 0;
 8002116:	68fb      	ldr	r3, [r7, #12]
 8002118:	2200      	movs	r2, #0
 800211a:	711a      	strb	r2, [r3, #4]
 800211c:	e000      	b.n	8002120 <I2C_Receive+0x13e>
	if(I2C->i2c_busy==1) return;
 800211e:	bf00      	nop
}
 8002120:	371c      	adds	r7, #28
 8002122:	46bd      	mov	sp, r7
 8002124:	bd90      	pop	{r4, r7, pc}

08002126 <LL_TIM_EnableCounter>:
  * @rmtoll CR1          CEN           LL_TIM_EnableCounter
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableCounter(TIM_TypeDef *TIMx)
{
 8002126:	b480      	push	{r7}
 8002128:	b083      	sub	sp, #12
 800212a:	af00      	add	r7, sp, #0
 800212c:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	f043 0201 	orr.w	r2, r3, #1
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	601a      	str	r2, [r3, #0]
}
 800213a:	bf00      	nop
 800213c:	370c      	adds	r7, #12
 800213e:	46bd      	mov	sp, r7
 8002140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002144:	4770      	bx	lr

08002146 <LL_TIM_CC_EnableChannel>:
  *         @arg @ref LL_TIM_CHANNEL_CH3N
  *         @arg @ref LL_TIM_CHANNEL_CH4
  * @retval None
  */
__STATIC_INLINE void LL_TIM_CC_EnableChannel(TIM_TypeDef *TIMx, uint32_t Channels)
{
 8002146:	b480      	push	{r7}
 8002148:	b083      	sub	sp, #12
 800214a:	af00      	add	r7, sp, #0
 800214c:	6078      	str	r0, [r7, #4]
 800214e:	6039      	str	r1, [r7, #0]
  SET_BIT(TIMx->CCER, Channels);
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	6a1a      	ldr	r2, [r3, #32]
 8002154:	683b      	ldr	r3, [r7, #0]
 8002156:	431a      	orrs	r2, r3
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	621a      	str	r2, [r3, #32]
}
 800215c:	bf00      	nop
 800215e:	370c      	adds	r7, #12
 8002160:	46bd      	mov	sp, r7
 8002162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002166:	4770      	bx	lr

08002168 <LL_TIM_CC_DisableChannel>:
  *         @arg @ref LL_TIM_CHANNEL_CH3N
  *         @arg @ref LL_TIM_CHANNEL_CH4
  * @retval None
  */
__STATIC_INLINE void LL_TIM_CC_DisableChannel(TIM_TypeDef *TIMx, uint32_t Channels)
{
 8002168:	b480      	push	{r7}
 800216a:	b083      	sub	sp, #12
 800216c:	af00      	add	r7, sp, #0
 800216e:	6078      	str	r0, [r7, #4]
 8002170:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(TIMx->CCER, Channels);
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	6a1a      	ldr	r2, [r3, #32]
 8002176:	683b      	ldr	r3, [r7, #0]
 8002178:	43db      	mvns	r3, r3
 800217a:	401a      	ands	r2, r3
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	621a      	str	r2, [r3, #32]
}
 8002180:	bf00      	nop
 8002182:	370c      	adds	r7, #12
 8002184:	46bd      	mov	sp, r7
 8002186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800218a:	4770      	bx	lr

0800218c <LL_USART_EnableIT_RXNE>:
  * @rmtoll CR1          RXNEIE        LL_USART_EnableIT_RXNE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableIT_RXNE(USART_TypeDef *USARTx)
{
 800218c:	b480      	push	{r7}
 800218e:	b089      	sub	sp, #36	; 0x24
 8002190:	af00      	add	r7, sp, #0
 8002192:	6078      	str	r0, [r7, #4]
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_RXNEIE);
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	330c      	adds	r3, #12
 8002198:	60fb      	str	r3, [r7, #12]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800219a:	68fb      	ldr	r3, [r7, #12]
 800219c:	e853 3f00 	ldrex	r3, [r3]
 80021a0:	60bb      	str	r3, [r7, #8]
   return(result);
 80021a2:	68bb      	ldr	r3, [r7, #8]
 80021a4:	f043 0320 	orr.w	r3, r3, #32
 80021a8:	61fb      	str	r3, [r7, #28]
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	330c      	adds	r3, #12
 80021ae:	69fa      	ldr	r2, [r7, #28]
 80021b0:	61ba      	str	r2, [r7, #24]
 80021b2:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80021b4:	6979      	ldr	r1, [r7, #20]
 80021b6:	69ba      	ldr	r2, [r7, #24]
 80021b8:	e841 2300 	strex	r3, r2, [r1]
 80021bc:	613b      	str	r3, [r7, #16]
   return(result);
 80021be:	693b      	ldr	r3, [r7, #16]
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	d1e7      	bne.n	8002194 <LL_USART_EnableIT_RXNE+0x8>
}
 80021c4:	bf00      	nop
 80021c6:	bf00      	nop
 80021c8:	3724      	adds	r7, #36	; 0x24
 80021ca:	46bd      	mov	sp, r7
 80021cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d0:	4770      	bx	lr

080021d2 <LL_USART_TransmitData8>:
  * @param  USARTx USART Instance
  * @param  Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_USART_TransmitData8(USART_TypeDef *USARTx, uint8_t Value)
{
 80021d2:	b480      	push	{r7}
 80021d4:	b083      	sub	sp, #12
 80021d6:	af00      	add	r7, sp, #0
 80021d8:	6078      	str	r0, [r7, #4]
 80021da:	460b      	mov	r3, r1
 80021dc:	70fb      	strb	r3, [r7, #3]
  USARTx->DR = Value;
 80021de:	78fa      	ldrb	r2, [r7, #3]
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	605a      	str	r2, [r3, #4]
}
 80021e4:	bf00      	nop
 80021e6:	370c      	adds	r7, #12
 80021e8:	46bd      	mov	sp, r7
 80021ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ee:	4770      	bx	lr

080021f0 <LL_GPIO_TogglePin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 80021f0:	b480      	push	{r7}
 80021f2:	b085      	sub	sp, #20
 80021f4:	af00      	add	r7, sp, #0
 80021f6:	6078      	str	r0, [r7, #4]
 80021f8:	6039      	str	r1, [r7, #0]
  uint32_t odr = READ_REG(GPIOx->ODR);
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	695b      	ldr	r3, [r3, #20]
 80021fe:	60fb      	str	r3, [r7, #12]
  WRITE_REG(GPIOx->BSRR, ((odr & PinMask) << 16u) | (~odr & PinMask));
 8002200:	68fa      	ldr	r2, [r7, #12]
 8002202:	683b      	ldr	r3, [r7, #0]
 8002204:	4013      	ands	r3, r2
 8002206:	041a      	lsls	r2, r3, #16
 8002208:	68fb      	ldr	r3, [r7, #12]
 800220a:	43d9      	mvns	r1, r3
 800220c:	683b      	ldr	r3, [r7, #0]
 800220e:	400b      	ands	r3, r1
 8002210:	431a      	orrs	r2, r3
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	619a      	str	r2, [r3, #24]
}
 8002216:	bf00      	nop
 8002218:	3714      	adds	r7, #20
 800221a:	46bd      	mov	sp, r7
 800221c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002220:	4770      	bx	lr
	...

08002224 <_write>:

/* Private function prototypes -----------------------------------------------*/
void SystemClock_Config(void);
/* USER CODE BEGIN PFP */
int _write(uint32_t file, uint8_t* ptr, uint32_t len )
{
 8002224:	b580      	push	{r7, lr}
 8002226:	b086      	sub	sp, #24
 8002228:	af00      	add	r7, sp, #0
 800222a:	60f8      	str	r0, [r7, #12]
 800222c:	60b9      	str	r1, [r7, #8]
 800222e:	607a      	str	r2, [r7, #4]

	for(int i = 0; i < len; i++)
 8002230:	2300      	movs	r3, #0
 8002232:	617b      	str	r3, [r7, #20]
 8002234:	e00d      	b.n	8002252 <_write+0x2e>
	{
		LL_USART_TransmitData8(USART3, *(ptr+i));
 8002236:	697b      	ldr	r3, [r7, #20]
 8002238:	68ba      	ldr	r2, [r7, #8]
 800223a:	4413      	add	r3, r2
 800223c:	781b      	ldrb	r3, [r3, #0]
 800223e:	4619      	mov	r1, r3
 8002240:	4808      	ldr	r0, [pc, #32]	; (8002264 <_write+0x40>)
 8002242:	f7ff ffc6 	bl	80021d2 <LL_USART_TransmitData8>
		HAL_Delay(1);
 8002246:	2001      	movs	r0, #1
 8002248:	f000 fe7a 	bl	8002f40 <HAL_Delay>
	for(int i = 0; i < len; i++)
 800224c:	697b      	ldr	r3, [r7, #20]
 800224e:	3301      	adds	r3, #1
 8002250:	617b      	str	r3, [r7, #20]
 8002252:	697b      	ldr	r3, [r7, #20]
 8002254:	687a      	ldr	r2, [r7, #4]
 8002256:	429a      	cmp	r2, r3
 8002258:	d8ed      	bhi.n	8002236 <_write+0x12>
	}

	return len;
 800225a:	687b      	ldr	r3, [r7, #4]

	//if(HAL_UART_Transmit(&huart3, ptr, len, len) == HAL_OK) return len;
	//else return 0;
}
 800225c:	4618      	mov	r0, r3
 800225e:	3718      	adds	r7, #24
 8002260:	46bd      	mov	sp, r7
 8002262:	bd80      	pop	{r7, pc}
 8002264:	40004800 	.word	0x40004800

08002268 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002268:	b580      	push	{r7, lr}
 800226a:	b082      	sub	sp, #8
 800226c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800226e:	f000 fdf5 	bl	8002e5c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002272:	f000 f89f 	bl	80023b4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002276:	f7ff fae7 	bl	8001848 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 800227a:	f000 fd63 	bl	8002d44 <MX_USART3_UART_Init>
  MX_TIM3_Init();
 800227e:	f000 fbfd 	bl	8002a7c <MX_TIM3_Init>
  MX_I2C1_Init();
 8002282:	f7ff fd71 	bl	8001d68 <MX_I2C1_Init>
  MX_I2C2_Init();
 8002286:	f7ff fdc9 	bl	8001e1c <MX_I2C2_Init>
  /* USER CODE BEGIN 2 */
  HW579_Init(&hw579, I2C1, 1.3);
 800228a:	ed9f 0b3d 	vldr	d0, [pc, #244]	; 8002380 <main+0x118>
 800228e:	493e      	ldr	r1, [pc, #248]	; (8002388 <main+0x120>)
 8002290:	483e      	ldr	r0, [pc, #248]	; (800238c <main+0x124>)
 8002292:	f7ff f8d5 	bl	8001440 <HW579_Init>

  LL_TIM_EnableCounter(TIM3);
 8002296:	483e      	ldr	r0, [pc, #248]	; (8002390 <main+0x128>)
 8002298:	f7ff ff45 	bl	8002126 <LL_TIM_EnableCounter>
  LL_USART_EnableIT_RXNE(USART3);	// Receive Complete Interrupt -> IRQ Handler
 800229c:	483d      	ldr	r0, [pc, #244]	; (8002394 <main+0x12c>)
 800229e:	f7ff ff75 	bl	800218c <LL_USART_EnableIT_RXNE>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  LL_TIM_CC_EnableChannel(TIM3, LL_TIM_CHANNEL_CH4);
 80022a2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80022a6:	483a      	ldr	r0, [pc, #232]	; (8002390 <main+0x128>)
 80022a8:	f7ff ff4d 	bl	8002146 <LL_TIM_CC_EnableChannel>
  for(int i=0; i< 4; i++)
 80022ac:	2300      	movs	r3, #0
 80022ae:	607b      	str	r3, [r7, #4]
 80022b0:	e013      	b.n	80022da <main+0x72>
   	  {
   		  TIM3->PSC = 3000 - 500*i;
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	4a38      	ldr	r2, [pc, #224]	; (8002398 <main+0x130>)
 80022b6:	fb02 f303 	mul.w	r3, r2, r3
 80022ba:	f603 32b8 	addw	r2, r3, #3000	; 0xbb8
 80022be:	4b34      	ldr	r3, [pc, #208]	; (8002390 <main+0x128>)
 80022c0:	629a      	str	r2, [r3, #40]	; 0x28
   		  printf("TIM3->PSC : %ld\r\n", TIM3->PSC);
 80022c2:	4b33      	ldr	r3, [pc, #204]	; (8002390 <main+0x128>)
 80022c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022c6:	4619      	mov	r1, r3
 80022c8:	4834      	ldr	r0, [pc, #208]	; (800239c <main+0x134>)
 80022ca:	f003 fdc5 	bl	8005e58 <iprintf>
   		  HAL_Delay(100);
 80022ce:	2064      	movs	r0, #100	; 0x64
 80022d0:	f000 fe36 	bl	8002f40 <HAL_Delay>
  for(int i=0; i< 4; i++)
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	3301      	adds	r3, #1
 80022d8:	607b      	str	r3, [r7, #4]
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	2b03      	cmp	r3, #3
 80022de:	dde8      	ble.n	80022b2 <main+0x4a>

   	  }
   LL_TIM_CC_DisableChannel(TIM3, LL_TIM_CHANNEL_CH4);
 80022e0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80022e4:	482a      	ldr	r0, [pc, #168]	; (8002390 <main+0x128>)
 80022e6:	f7ff ff3f 	bl	8002168 <LL_TIM_CC_DisableChannel>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  Read_Magneto((hw579.MAGNETO), &compassData);
 80022ea:	4b28      	ldr	r3, [pc, #160]	; (800238c <main+0x124>)
 80022ec:	689b      	ldr	r3, [r3, #8]
 80022ee:	492c      	ldr	r1, [pc, #176]	; (80023a0 <main+0x138>)
 80022f0:	4618      	mov	r0, r3
 80022f2:	f7fe ff25 	bl	8001140 <Read_Magneto>
	  printf("%d %d %d\r\n", compassData.XAxis, compassData.YAxis, compassData.ZAxis);
 80022f6:	4b2a      	ldr	r3, [pc, #168]	; (80023a0 <main+0x138>)
 80022f8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80022fc:	4619      	mov	r1, r3
 80022fe:	4b28      	ldr	r3, [pc, #160]	; (80023a0 <main+0x138>)
 8002300:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8002304:	461a      	mov	r2, r3
 8002306:	4b26      	ldr	r3, [pc, #152]	; (80023a0 <main+0x138>)
 8002308:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800230c:	4825      	ldr	r0, [pc, #148]	; (80023a4 <main+0x13c>)
 800230e:	f003 fda3 	bl	8005e58 <iprintf>

	  //printf("%lf\r\n", (double)fToInt/1000);
	  //fToInt += 1;
	  HAL_Delay(500);
 8002312:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002316:	f000 fe13 	bl	8002f40 <HAL_Delay>


	  if(uart3_rx_flag == 1)
 800231a:	4b23      	ldr	r3, [pc, #140]	; (80023a8 <main+0x140>)
 800231c:	781b      	ldrb	r3, [r3, #0]
 800231e:	2b01      	cmp	r3, #1
 8002320:	d129      	bne.n	8002376 <main+0x10e>
	  {
		  uart3_rx_flag = 0;
 8002322:	4b21      	ldr	r3, [pc, #132]	; (80023a8 <main+0x140>)
 8002324:	2200      	movs	r2, #0
 8002326:	701a      	strb	r2, [r3, #0]
		  LL_USART_TransmitData8(USART3, uart3_rx_data);	// Transmit received data
 8002328:	4b20      	ldr	r3, [pc, #128]	; (80023ac <main+0x144>)
 800232a:	781b      	ldrb	r3, [r3, #0]
 800232c:	4619      	mov	r1, r3
 800232e:	4819      	ldr	r0, [pc, #100]	; (8002394 <main+0x12c>)
 8002330:	f7ff ff4f 	bl	80021d2 <LL_USART_TransmitData8>
		  switch(uart3_rx_data)
 8002334:	4b1d      	ldr	r3, [pc, #116]	; (80023ac <main+0x144>)
 8002336:	781b      	ldrb	r3, [r3, #0]
 8002338:	2b32      	cmp	r3, #50	; 0x32
 800233a:	d016      	beq.n	800236a <main+0x102>
 800233c:	2b32      	cmp	r3, #50	; 0x32
 800233e:	dcd4      	bgt.n	80022ea <main+0x82>
 8002340:	2b30      	cmp	r3, #48	; 0x30
 8002342:	d002      	beq.n	800234a <main+0xe2>
 8002344:	2b31      	cmp	r3, #49	; 0x31
 8002346:	d00a      	beq.n	800235e <main+0xf6>
 8002348:	e016      	b.n	8002378 <main+0x110>
		  {
		  	  case '0':
		  		  LL_GPIO_TogglePin(GPIOB, LL_GPIO_PIN_0| LL_GPIO_PIN_7|LL_GPIO_PIN_14);
 800234a:	f244 0181 	movw	r1, #16513	; 0x4081
 800234e:	4818      	ldr	r0, [pc, #96]	; (80023b0 <main+0x148>)
 8002350:	f7ff ff4e 	bl	80021f0 <LL_GPIO_TogglePin>
		  		  HAL_Delay(500);
 8002354:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002358:	f000 fdf2 	bl	8002f40 <HAL_Delay>
		  		  break;
 800235c:	e00c      	b.n	8002378 <main+0x110>

		  	  case '1': LL_TIM_CC_EnableChannel(TIM3, LL_TIM_CHANNEL_CH4); break;
 800235e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002362:	480b      	ldr	r0, [pc, #44]	; (8002390 <main+0x128>)
 8002364:	f7ff feef 	bl	8002146 <LL_TIM_CC_EnableChannel>
 8002368:	e006      	b.n	8002378 <main+0x110>
		  	  case '2': LL_TIM_CC_DisableChannel(TIM3, LL_TIM_CHANNEL_CH4); break;
 800236a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800236e:	4808      	ldr	r0, [pc, #32]	; (8002390 <main+0x128>)
 8002370:	f7ff fefa 	bl	8002168 <LL_TIM_CC_DisableChannel>
 8002374:	e000      	b.n	8002378 <main+0x110>
		  }
	  }
 8002376:	bf00      	nop
	  Read_Magneto((hw579.MAGNETO), &compassData);
 8002378:	e7b7      	b.n	80022ea <main+0x82>
 800237a:	bf00      	nop
 800237c:	f3af 8000 	nop.w
 8002380:	cccccccd 	.word	0xcccccccd
 8002384:	3ff4cccc 	.word	0x3ff4cccc
 8002388:	40005400 	.word	0x40005400
 800238c:	20000238 	.word	0x20000238
 8002390:	40000400 	.word	0x40000400
 8002394:	40004800 	.word	0x40004800
 8002398:	fffffe0c 	.word	0xfffffe0c
 800239c:	08009d38 	.word	0x08009d38
 80023a0:	20000250 	.word	0x20000250
 80023a4:	08009d4c 	.word	0x08009d4c
 80023a8:	20000280 	.word	0x20000280
 80023ac:	20000281 	.word	0x20000281
 80023b0:	40020400 	.word	0x40020400

080023b4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80023b4:	b580      	push	{r7, lr}
 80023b6:	b094      	sub	sp, #80	; 0x50
 80023b8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80023ba:	f107 0320 	add.w	r3, r7, #32
 80023be:	2230      	movs	r2, #48	; 0x30
 80023c0:	2100      	movs	r1, #0
 80023c2:	4618      	mov	r0, r3
 80023c4:	f002 fec6 	bl	8005154 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80023c8:	f107 030c 	add.w	r3, r7, #12
 80023cc:	2200      	movs	r2, #0
 80023ce:	601a      	str	r2, [r3, #0]
 80023d0:	605a      	str	r2, [r3, #4]
 80023d2:	609a      	str	r2, [r3, #8]
 80023d4:	60da      	str	r2, [r3, #12]
 80023d6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80023d8:	2300      	movs	r3, #0
 80023da:	60bb      	str	r3, [r7, #8]
 80023dc:	4b2b      	ldr	r3, [pc, #172]	; (800248c <SystemClock_Config+0xd8>)
 80023de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023e0:	4a2a      	ldr	r2, [pc, #168]	; (800248c <SystemClock_Config+0xd8>)
 80023e2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80023e6:	6413      	str	r3, [r2, #64]	; 0x40
 80023e8:	4b28      	ldr	r3, [pc, #160]	; (800248c <SystemClock_Config+0xd8>)
 80023ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023ec:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80023f0:	60bb      	str	r3, [r7, #8]
 80023f2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80023f4:	2300      	movs	r3, #0
 80023f6:	607b      	str	r3, [r7, #4]
 80023f8:	4b25      	ldr	r3, [pc, #148]	; (8002490 <SystemClock_Config+0xdc>)
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	4a24      	ldr	r2, [pc, #144]	; (8002490 <SystemClock_Config+0xdc>)
 80023fe:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002402:	6013      	str	r3, [r2, #0]
 8002404:	4b22      	ldr	r3, [pc, #136]	; (8002490 <SystemClock_Config+0xdc>)
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800240c:	607b      	str	r3, [r7, #4]
 800240e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002410:	2301      	movs	r3, #1
 8002412:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002414:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002418:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800241a:	2302      	movs	r3, #2
 800241c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800241e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002422:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8002424:	2304      	movs	r3, #4
 8002426:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 180;
 8002428:	23b4      	movs	r3, #180	; 0xb4
 800242a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800242c:	2302      	movs	r3, #2
 800242e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8002430:	2304      	movs	r3, #4
 8002432:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002434:	f107 0320 	add.w	r3, r7, #32
 8002438:	4618      	mov	r0, r3
 800243a:	f000 fedb 	bl	80031f4 <HAL_RCC_OscConfig>
 800243e:	4603      	mov	r3, r0
 8002440:	2b00      	cmp	r3, #0
 8002442:	d001      	beq.n	8002448 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8002444:	f000 f826 	bl	8002494 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8002448:	f000 fe84 	bl	8003154 <HAL_PWREx_EnableOverDrive>
 800244c:	4603      	mov	r3, r0
 800244e:	2b00      	cmp	r3, #0
 8002450:	d001      	beq.n	8002456 <SystemClock_Config+0xa2>
  {
    Error_Handler();
 8002452:	f000 f81f 	bl	8002494 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002456:	230f      	movs	r3, #15
 8002458:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800245a:	2302      	movs	r3, #2
 800245c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800245e:	2300      	movs	r3, #0
 8002460:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002462:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8002466:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002468:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800246c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800246e:	f107 030c 	add.w	r3, r7, #12
 8002472:	2105      	movs	r1, #5
 8002474:	4618      	mov	r0, r3
 8002476:	f001 f935 	bl	80036e4 <HAL_RCC_ClockConfig>
 800247a:	4603      	mov	r3, r0
 800247c:	2b00      	cmp	r3, #0
 800247e:	d001      	beq.n	8002484 <SystemClock_Config+0xd0>
  {
    Error_Handler();
 8002480:	f000 f808 	bl	8002494 <Error_Handler>
  }
}
 8002484:	bf00      	nop
 8002486:	3750      	adds	r7, #80	; 0x50
 8002488:	46bd      	mov	sp, r7
 800248a:	bd80      	pop	{r7, pc}
 800248c:	40023800 	.word	0x40023800
 8002490:	40007000 	.word	0x40007000

08002494 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002494:	b480      	push	{r7}
 8002496:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8002498:	b672      	cpsid	i
}
 800249a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800249c:	e7fe      	b.n	800249c <Error_Handler+0x8>
	...

080024a0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80024a0:	b480      	push	{r7}
 80024a2:	b083      	sub	sp, #12
 80024a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80024a6:	2300      	movs	r3, #0
 80024a8:	607b      	str	r3, [r7, #4]
 80024aa:	4b10      	ldr	r3, [pc, #64]	; (80024ec <HAL_MspInit+0x4c>)
 80024ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024ae:	4a0f      	ldr	r2, [pc, #60]	; (80024ec <HAL_MspInit+0x4c>)
 80024b0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80024b4:	6453      	str	r3, [r2, #68]	; 0x44
 80024b6:	4b0d      	ldr	r3, [pc, #52]	; (80024ec <HAL_MspInit+0x4c>)
 80024b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024ba:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80024be:	607b      	str	r3, [r7, #4]
 80024c0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80024c2:	2300      	movs	r3, #0
 80024c4:	603b      	str	r3, [r7, #0]
 80024c6:	4b09      	ldr	r3, [pc, #36]	; (80024ec <HAL_MspInit+0x4c>)
 80024c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024ca:	4a08      	ldr	r2, [pc, #32]	; (80024ec <HAL_MspInit+0x4c>)
 80024cc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80024d0:	6413      	str	r3, [r2, #64]	; 0x40
 80024d2:	4b06      	ldr	r3, [pc, #24]	; (80024ec <HAL_MspInit+0x4c>)
 80024d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80024da:	603b      	str	r3, [r7, #0]
 80024dc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80024de:	bf00      	nop
 80024e0:	370c      	adds	r7, #12
 80024e2:	46bd      	mov	sp, r7
 80024e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e8:	4770      	bx	lr
 80024ea:	bf00      	nop
 80024ec:	40023800 	.word	0x40023800

080024f0 <LL_USART_IsActiveFlag_RXNE>:
{
 80024f0:	b480      	push	{r7}
 80024f2:	b083      	sub	sp, #12
 80024f4:	af00      	add	r7, sp, #0
 80024f6:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_RXNE) == (USART_SR_RXNE));
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	f003 0320 	and.w	r3, r3, #32
 8002500:	2b20      	cmp	r3, #32
 8002502:	bf0c      	ite	eq
 8002504:	2301      	moveq	r3, #1
 8002506:	2300      	movne	r3, #0
 8002508:	b2db      	uxtb	r3, r3
}
 800250a:	4618      	mov	r0, r3
 800250c:	370c      	adds	r7, #12
 800250e:	46bd      	mov	sp, r7
 8002510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002514:	4770      	bx	lr

08002516 <LL_USART_ClearFlag_RXNE>:
{
 8002516:	b480      	push	{r7}
 8002518:	b083      	sub	sp, #12
 800251a:	af00      	add	r7, sp, #0
 800251c:	6078      	str	r0, [r7, #4]
  WRITE_REG(USARTx->SR, ~(USART_SR_RXNE));
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	f06f 0220 	mvn.w	r2, #32
 8002524:	601a      	str	r2, [r3, #0]
}
 8002526:	bf00      	nop
 8002528:	370c      	adds	r7, #12
 800252a:	46bd      	mov	sp, r7
 800252c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002530:	4770      	bx	lr

08002532 <LL_USART_ReceiveData8>:
{
 8002532:	b480      	push	{r7}
 8002534:	b083      	sub	sp, #12
 8002536:	af00      	add	r7, sp, #0
 8002538:	6078      	str	r0, [r7, #4]
  return (uint8_t)(READ_BIT(USARTx->DR, USART_DR_DR));
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	685b      	ldr	r3, [r3, #4]
 800253e:	b2db      	uxtb	r3, r3
}
 8002540:	4618      	mov	r0, r3
 8002542:	370c      	adds	r7, #12
 8002544:	46bd      	mov	sp, r7
 8002546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800254a:	4770      	bx	lr

0800254c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800254c:	b480      	push	{r7}
 800254e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002550:	e7fe      	b.n	8002550 <NMI_Handler+0x4>

08002552 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002552:	b480      	push	{r7}
 8002554:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002556:	e7fe      	b.n	8002556 <HardFault_Handler+0x4>

08002558 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002558:	b480      	push	{r7}
 800255a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800255c:	e7fe      	b.n	800255c <MemManage_Handler+0x4>

0800255e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800255e:	b480      	push	{r7}
 8002560:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002562:	e7fe      	b.n	8002562 <BusFault_Handler+0x4>

08002564 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002564:	b480      	push	{r7}
 8002566:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002568:	e7fe      	b.n	8002568 <UsageFault_Handler+0x4>

0800256a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800256a:	b480      	push	{r7}
 800256c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800256e:	bf00      	nop
 8002570:	46bd      	mov	sp, r7
 8002572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002576:	4770      	bx	lr

08002578 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002578:	b480      	push	{r7}
 800257a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800257c:	bf00      	nop
 800257e:	46bd      	mov	sp, r7
 8002580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002584:	4770      	bx	lr

08002586 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002586:	b480      	push	{r7}
 8002588:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800258a:	bf00      	nop
 800258c:	46bd      	mov	sp, r7
 800258e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002592:	4770      	bx	lr

08002594 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002594:	b580      	push	{r7, lr}
 8002596:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002598:	f000 fcb2 	bl	8002f00 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800259c:	bf00      	nop
 800259e:	bd80      	pop	{r7, pc}

080025a0 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80025a0:	b480      	push	{r7}
 80025a2:	af00      	add	r7, sp, #0

  /* USER CODE END TIM3_IRQn 0 */
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80025a4:	bf00      	nop
 80025a6:	46bd      	mov	sp, r7
 80025a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ac:	4770      	bx	lr
	...

080025b0 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 80025b0:	b580      	push	{r7, lr}
 80025b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */
	if(LL_USART_IsActiveFlag_RXNE(USART3))
 80025b4:	480a      	ldr	r0, [pc, #40]	; (80025e0 <USART3_IRQHandler+0x30>)
 80025b6:	f7ff ff9b 	bl	80024f0 <LL_USART_IsActiveFlag_RXNE>
 80025ba:	4603      	mov	r3, r0
 80025bc:	2b00      	cmp	r3, #0
 80025be:	d00c      	beq.n	80025da <USART3_IRQHandler+0x2a>
	{
		LL_USART_ClearFlag_RXNE(USART3);
 80025c0:	4807      	ldr	r0, [pc, #28]	; (80025e0 <USART3_IRQHandler+0x30>)
 80025c2:	f7ff ffa8 	bl	8002516 <LL_USART_ClearFlag_RXNE>
		uart3_rx_data = LL_USART_ReceiveData8(USART3);
 80025c6:	4806      	ldr	r0, [pc, #24]	; (80025e0 <USART3_IRQHandler+0x30>)
 80025c8:	f7ff ffb3 	bl	8002532 <LL_USART_ReceiveData8>
 80025cc:	4603      	mov	r3, r0
 80025ce:	461a      	mov	r2, r3
 80025d0:	4b04      	ldr	r3, [pc, #16]	; (80025e4 <USART3_IRQHandler+0x34>)
 80025d2:	701a      	strb	r2, [r3, #0]
		uart3_rx_flag = 1;
 80025d4:	4b04      	ldr	r3, [pc, #16]	; (80025e8 <USART3_IRQHandler+0x38>)
 80025d6:	2201      	movs	r2, #1
 80025d8:	701a      	strb	r2, [r3, #0]

  /* USER CODE END USART3_IRQn 0 */
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80025da:	bf00      	nop
 80025dc:	bd80      	pop	{r7, pc}
 80025de:	bf00      	nop
 80025e0:	40004800 	.word	0x40004800
 80025e4:	20000281 	.word	0x20000281
 80025e8:	20000280 	.word	0x20000280

080025ec <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80025ec:	b480      	push	{r7}
 80025ee:	af00      	add	r7, sp, #0
	return 1;
 80025f0:	2301      	movs	r3, #1
}
 80025f2:	4618      	mov	r0, r3
 80025f4:	46bd      	mov	sp, r7
 80025f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025fa:	4770      	bx	lr

080025fc <_kill>:

int _kill(int pid, int sig)
{
 80025fc:	b580      	push	{r7, lr}
 80025fe:	b082      	sub	sp, #8
 8002600:	af00      	add	r7, sp, #0
 8002602:	6078      	str	r0, [r7, #4]
 8002604:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002606:	f002 fd7b 	bl	8005100 <__errno>
 800260a:	4603      	mov	r3, r0
 800260c:	2216      	movs	r2, #22
 800260e:	601a      	str	r2, [r3, #0]
	return -1;
 8002610:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002614:	4618      	mov	r0, r3
 8002616:	3708      	adds	r7, #8
 8002618:	46bd      	mov	sp, r7
 800261a:	bd80      	pop	{r7, pc}

0800261c <_exit>:

void _exit (int status)
{
 800261c:	b580      	push	{r7, lr}
 800261e:	b082      	sub	sp, #8
 8002620:	af00      	add	r7, sp, #0
 8002622:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002624:	f04f 31ff 	mov.w	r1, #4294967295
 8002628:	6878      	ldr	r0, [r7, #4]
 800262a:	f7ff ffe7 	bl	80025fc <_kill>
	while (1) {}		/* Make sure we hang here */
 800262e:	e7fe      	b.n	800262e <_exit+0x12>

08002630 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002630:	b580      	push	{r7, lr}
 8002632:	b086      	sub	sp, #24
 8002634:	af00      	add	r7, sp, #0
 8002636:	60f8      	str	r0, [r7, #12]
 8002638:	60b9      	str	r1, [r7, #8]
 800263a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800263c:	2300      	movs	r3, #0
 800263e:	617b      	str	r3, [r7, #20]
 8002640:	e00a      	b.n	8002658 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002642:	f3af 8000 	nop.w
 8002646:	4601      	mov	r1, r0
 8002648:	68bb      	ldr	r3, [r7, #8]
 800264a:	1c5a      	adds	r2, r3, #1
 800264c:	60ba      	str	r2, [r7, #8]
 800264e:	b2ca      	uxtb	r2, r1
 8002650:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002652:	697b      	ldr	r3, [r7, #20]
 8002654:	3301      	adds	r3, #1
 8002656:	617b      	str	r3, [r7, #20]
 8002658:	697a      	ldr	r2, [r7, #20]
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	429a      	cmp	r2, r3
 800265e:	dbf0      	blt.n	8002642 <_read+0x12>
	}

return len;
 8002660:	687b      	ldr	r3, [r7, #4]
}
 8002662:	4618      	mov	r0, r3
 8002664:	3718      	adds	r7, #24
 8002666:	46bd      	mov	sp, r7
 8002668:	bd80      	pop	{r7, pc}

0800266a <_close>:
	}
	return len;
}

int _close(int file)
{
 800266a:	b480      	push	{r7}
 800266c:	b083      	sub	sp, #12
 800266e:	af00      	add	r7, sp, #0
 8002670:	6078      	str	r0, [r7, #4]
	return -1;
 8002672:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002676:	4618      	mov	r0, r3
 8002678:	370c      	adds	r7, #12
 800267a:	46bd      	mov	sp, r7
 800267c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002680:	4770      	bx	lr

08002682 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002682:	b480      	push	{r7}
 8002684:	b083      	sub	sp, #12
 8002686:	af00      	add	r7, sp, #0
 8002688:	6078      	str	r0, [r7, #4]
 800268a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800268c:	683b      	ldr	r3, [r7, #0]
 800268e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002692:	605a      	str	r2, [r3, #4]
	return 0;
 8002694:	2300      	movs	r3, #0
}
 8002696:	4618      	mov	r0, r3
 8002698:	370c      	adds	r7, #12
 800269a:	46bd      	mov	sp, r7
 800269c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a0:	4770      	bx	lr

080026a2 <_isatty>:

int _isatty(int file)
{
 80026a2:	b480      	push	{r7}
 80026a4:	b083      	sub	sp, #12
 80026a6:	af00      	add	r7, sp, #0
 80026a8:	6078      	str	r0, [r7, #4]
	return 1;
 80026aa:	2301      	movs	r3, #1
}
 80026ac:	4618      	mov	r0, r3
 80026ae:	370c      	adds	r7, #12
 80026b0:	46bd      	mov	sp, r7
 80026b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b6:	4770      	bx	lr

080026b8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80026b8:	b480      	push	{r7}
 80026ba:	b085      	sub	sp, #20
 80026bc:	af00      	add	r7, sp, #0
 80026be:	60f8      	str	r0, [r7, #12]
 80026c0:	60b9      	str	r1, [r7, #8]
 80026c2:	607a      	str	r2, [r7, #4]
	return 0;
 80026c4:	2300      	movs	r3, #0
}
 80026c6:	4618      	mov	r0, r3
 80026c8:	3714      	adds	r7, #20
 80026ca:	46bd      	mov	sp, r7
 80026cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026d0:	4770      	bx	lr
	...

080026d4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80026d4:	b580      	push	{r7, lr}
 80026d6:	b086      	sub	sp, #24
 80026d8:	af00      	add	r7, sp, #0
 80026da:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80026dc:	4a14      	ldr	r2, [pc, #80]	; (8002730 <_sbrk+0x5c>)
 80026de:	4b15      	ldr	r3, [pc, #84]	; (8002734 <_sbrk+0x60>)
 80026e0:	1ad3      	subs	r3, r2, r3
 80026e2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80026e4:	697b      	ldr	r3, [r7, #20]
 80026e6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80026e8:	4b13      	ldr	r3, [pc, #76]	; (8002738 <_sbrk+0x64>)
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d102      	bne.n	80026f6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80026f0:	4b11      	ldr	r3, [pc, #68]	; (8002738 <_sbrk+0x64>)
 80026f2:	4a12      	ldr	r2, [pc, #72]	; (800273c <_sbrk+0x68>)
 80026f4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80026f6:	4b10      	ldr	r3, [pc, #64]	; (8002738 <_sbrk+0x64>)
 80026f8:	681a      	ldr	r2, [r3, #0]
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	4413      	add	r3, r2
 80026fe:	693a      	ldr	r2, [r7, #16]
 8002700:	429a      	cmp	r2, r3
 8002702:	d207      	bcs.n	8002714 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002704:	f002 fcfc 	bl	8005100 <__errno>
 8002708:	4603      	mov	r3, r0
 800270a:	220c      	movs	r2, #12
 800270c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800270e:	f04f 33ff 	mov.w	r3, #4294967295
 8002712:	e009      	b.n	8002728 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002714:	4b08      	ldr	r3, [pc, #32]	; (8002738 <_sbrk+0x64>)
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800271a:	4b07      	ldr	r3, [pc, #28]	; (8002738 <_sbrk+0x64>)
 800271c:	681a      	ldr	r2, [r3, #0]
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	4413      	add	r3, r2
 8002722:	4a05      	ldr	r2, [pc, #20]	; (8002738 <_sbrk+0x64>)
 8002724:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002726:	68fb      	ldr	r3, [r7, #12]
}
 8002728:	4618      	mov	r0, r3
 800272a:	3718      	adds	r7, #24
 800272c:	46bd      	mov	sp, r7
 800272e:	bd80      	pop	{r7, pc}
 8002730:	20030000 	.word	0x20030000
 8002734:	00000400 	.word	0x00000400
 8002738:	20000284 	.word	0x20000284
 800273c:	200002a0 	.word	0x200002a0

08002740 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002740:	b480      	push	{r7}
 8002742:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002744:	4b06      	ldr	r3, [pc, #24]	; (8002760 <SystemInit+0x20>)
 8002746:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800274a:	4a05      	ldr	r2, [pc, #20]	; (8002760 <SystemInit+0x20>)
 800274c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002750:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002754:	bf00      	nop
 8002756:	46bd      	mov	sp, r7
 8002758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800275c:	4770      	bx	lr
 800275e:	bf00      	nop
 8002760:	e000ed00 	.word	0xe000ed00

08002764 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002764:	b480      	push	{r7}
 8002766:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002768:	4b04      	ldr	r3, [pc, #16]	; (800277c <__NVIC_GetPriorityGrouping+0x18>)
 800276a:	68db      	ldr	r3, [r3, #12]
 800276c:	0a1b      	lsrs	r3, r3, #8
 800276e:	f003 0307 	and.w	r3, r3, #7
}
 8002772:	4618      	mov	r0, r3
 8002774:	46bd      	mov	sp, r7
 8002776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800277a:	4770      	bx	lr
 800277c:	e000ed00 	.word	0xe000ed00

08002780 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002780:	b480      	push	{r7}
 8002782:	b083      	sub	sp, #12
 8002784:	af00      	add	r7, sp, #0
 8002786:	4603      	mov	r3, r0
 8002788:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800278a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800278e:	2b00      	cmp	r3, #0
 8002790:	db0b      	blt.n	80027aa <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002792:	79fb      	ldrb	r3, [r7, #7]
 8002794:	f003 021f 	and.w	r2, r3, #31
 8002798:	4907      	ldr	r1, [pc, #28]	; (80027b8 <__NVIC_EnableIRQ+0x38>)
 800279a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800279e:	095b      	lsrs	r3, r3, #5
 80027a0:	2001      	movs	r0, #1
 80027a2:	fa00 f202 	lsl.w	r2, r0, r2
 80027a6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80027aa:	bf00      	nop
 80027ac:	370c      	adds	r7, #12
 80027ae:	46bd      	mov	sp, r7
 80027b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b4:	4770      	bx	lr
 80027b6:	bf00      	nop
 80027b8:	e000e100 	.word	0xe000e100

080027bc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80027bc:	b480      	push	{r7}
 80027be:	b083      	sub	sp, #12
 80027c0:	af00      	add	r7, sp, #0
 80027c2:	4603      	mov	r3, r0
 80027c4:	6039      	str	r1, [r7, #0]
 80027c6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80027c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	db0a      	blt.n	80027e6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80027d0:	683b      	ldr	r3, [r7, #0]
 80027d2:	b2da      	uxtb	r2, r3
 80027d4:	490c      	ldr	r1, [pc, #48]	; (8002808 <__NVIC_SetPriority+0x4c>)
 80027d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027da:	0112      	lsls	r2, r2, #4
 80027dc:	b2d2      	uxtb	r2, r2
 80027de:	440b      	add	r3, r1
 80027e0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80027e4:	e00a      	b.n	80027fc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80027e6:	683b      	ldr	r3, [r7, #0]
 80027e8:	b2da      	uxtb	r2, r3
 80027ea:	4908      	ldr	r1, [pc, #32]	; (800280c <__NVIC_SetPriority+0x50>)
 80027ec:	79fb      	ldrb	r3, [r7, #7]
 80027ee:	f003 030f 	and.w	r3, r3, #15
 80027f2:	3b04      	subs	r3, #4
 80027f4:	0112      	lsls	r2, r2, #4
 80027f6:	b2d2      	uxtb	r2, r2
 80027f8:	440b      	add	r3, r1
 80027fa:	761a      	strb	r2, [r3, #24]
}
 80027fc:	bf00      	nop
 80027fe:	370c      	adds	r7, #12
 8002800:	46bd      	mov	sp, r7
 8002802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002806:	4770      	bx	lr
 8002808:	e000e100 	.word	0xe000e100
 800280c:	e000ed00 	.word	0xe000ed00

08002810 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002810:	b480      	push	{r7}
 8002812:	b089      	sub	sp, #36	; 0x24
 8002814:	af00      	add	r7, sp, #0
 8002816:	60f8      	str	r0, [r7, #12]
 8002818:	60b9      	str	r1, [r7, #8]
 800281a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	f003 0307 	and.w	r3, r3, #7
 8002822:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002824:	69fb      	ldr	r3, [r7, #28]
 8002826:	f1c3 0307 	rsb	r3, r3, #7
 800282a:	2b04      	cmp	r3, #4
 800282c:	bf28      	it	cs
 800282e:	2304      	movcs	r3, #4
 8002830:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002832:	69fb      	ldr	r3, [r7, #28]
 8002834:	3304      	adds	r3, #4
 8002836:	2b06      	cmp	r3, #6
 8002838:	d902      	bls.n	8002840 <NVIC_EncodePriority+0x30>
 800283a:	69fb      	ldr	r3, [r7, #28]
 800283c:	3b03      	subs	r3, #3
 800283e:	e000      	b.n	8002842 <NVIC_EncodePriority+0x32>
 8002840:	2300      	movs	r3, #0
 8002842:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002844:	f04f 32ff 	mov.w	r2, #4294967295
 8002848:	69bb      	ldr	r3, [r7, #24]
 800284a:	fa02 f303 	lsl.w	r3, r2, r3
 800284e:	43da      	mvns	r2, r3
 8002850:	68bb      	ldr	r3, [r7, #8]
 8002852:	401a      	ands	r2, r3
 8002854:	697b      	ldr	r3, [r7, #20]
 8002856:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002858:	f04f 31ff 	mov.w	r1, #4294967295
 800285c:	697b      	ldr	r3, [r7, #20]
 800285e:	fa01 f303 	lsl.w	r3, r1, r3
 8002862:	43d9      	mvns	r1, r3
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002868:	4313      	orrs	r3, r2
         );
}
 800286a:	4618      	mov	r0, r3
 800286c:	3724      	adds	r7, #36	; 0x24
 800286e:	46bd      	mov	sp, r7
 8002870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002874:	4770      	bx	lr

08002876 <LL_TIM_EnableARRPreload>:
{
 8002876:	b480      	push	{r7}
 8002878:	b083      	sub	sp, #12
 800287a:	af00      	add	r7, sp, #0
 800287c:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_ARPE);
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	601a      	str	r2, [r3, #0]
}
 800288a:	bf00      	nop
 800288c:	370c      	adds	r7, #12
 800288e:	46bd      	mov	sp, r7
 8002890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002894:	4770      	bx	lr
	...

08002898 <LL_TIM_OC_DisableFast>:
  *         @arg @ref LL_TIM_CHANNEL_CH3
  *         @arg @ref LL_TIM_CHANNEL_CH4
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_DisableFast(TIM_TypeDef *TIMx, uint32_t Channel)
{
 8002898:	b480      	push	{r7}
 800289a:	b085      	sub	sp, #20
 800289c:	af00      	add	r7, sp, #0
 800289e:	6078      	str	r0, [r7, #4]
 80028a0:	6039      	str	r1, [r7, #0]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 80028a2:	683b      	ldr	r3, [r7, #0]
 80028a4:	2b01      	cmp	r3, #1
 80028a6:	d01c      	beq.n	80028e2 <LL_TIM_OC_DisableFast+0x4a>
 80028a8:	683b      	ldr	r3, [r7, #0]
 80028aa:	2b04      	cmp	r3, #4
 80028ac:	d017      	beq.n	80028de <LL_TIM_OC_DisableFast+0x46>
 80028ae:	683b      	ldr	r3, [r7, #0]
 80028b0:	2b10      	cmp	r3, #16
 80028b2:	d012      	beq.n	80028da <LL_TIM_OC_DisableFast+0x42>
 80028b4:	683b      	ldr	r3, [r7, #0]
 80028b6:	2b40      	cmp	r3, #64	; 0x40
 80028b8:	d00d      	beq.n	80028d6 <LL_TIM_OC_DisableFast+0x3e>
 80028ba:	683b      	ldr	r3, [r7, #0]
 80028bc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80028c0:	d007      	beq.n	80028d2 <LL_TIM_OC_DisableFast+0x3a>
 80028c2:	683b      	ldr	r3, [r7, #0]
 80028c4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80028c8:	d101      	bne.n	80028ce <LL_TIM_OC_DisableFast+0x36>
 80028ca:	2305      	movs	r3, #5
 80028cc:	e00a      	b.n	80028e4 <LL_TIM_OC_DisableFast+0x4c>
 80028ce:	2306      	movs	r3, #6
 80028d0:	e008      	b.n	80028e4 <LL_TIM_OC_DisableFast+0x4c>
 80028d2:	2304      	movs	r3, #4
 80028d4:	e006      	b.n	80028e4 <LL_TIM_OC_DisableFast+0x4c>
 80028d6:	2303      	movs	r3, #3
 80028d8:	e004      	b.n	80028e4 <LL_TIM_OC_DisableFast+0x4c>
 80028da:	2302      	movs	r3, #2
 80028dc:	e002      	b.n	80028e4 <LL_TIM_OC_DisableFast+0x4c>
 80028de:	2301      	movs	r3, #1
 80028e0:	e000      	b.n	80028e4 <LL_TIM_OC_DisableFast+0x4c>
 80028e2:	2300      	movs	r3, #0
 80028e4:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	3318      	adds	r3, #24
 80028ea:	4619      	mov	r1, r3
 80028ec:	7bfb      	ldrb	r3, [r7, #15]
 80028ee:	4a0b      	ldr	r2, [pc, #44]	; (800291c <LL_TIM_OC_DisableFast+0x84>)
 80028f0:	5cd3      	ldrb	r3, [r2, r3]
 80028f2:	440b      	add	r3, r1
 80028f4:	60bb      	str	r3, [r7, #8]
  CLEAR_BIT(*pReg, (TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel]));
 80028f6:	68bb      	ldr	r3, [r7, #8]
 80028f8:	681a      	ldr	r2, [r3, #0]
 80028fa:	7bfb      	ldrb	r3, [r7, #15]
 80028fc:	4908      	ldr	r1, [pc, #32]	; (8002920 <LL_TIM_OC_DisableFast+0x88>)
 80028fe:	5ccb      	ldrb	r3, [r1, r3]
 8002900:	4619      	mov	r1, r3
 8002902:	2304      	movs	r3, #4
 8002904:	408b      	lsls	r3, r1
 8002906:	43db      	mvns	r3, r3
 8002908:	401a      	ands	r2, r3
 800290a:	68bb      	ldr	r3, [r7, #8]
 800290c:	601a      	str	r2, [r3, #0]

}
 800290e:	bf00      	nop
 8002910:	3714      	adds	r7, #20
 8002912:	46bd      	mov	sp, r7
 8002914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002918:	4770      	bx	lr
 800291a:	bf00      	nop
 800291c:	08009d70 	.word	0x08009d70
 8002920:	08009d78 	.word	0x08009d78

08002924 <LL_TIM_OC_EnablePreload>:
  *         @arg @ref LL_TIM_CHANNEL_CH3
  *         @arg @ref LL_TIM_CHANNEL_CH4
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_EnablePreload(TIM_TypeDef *TIMx, uint32_t Channel)
{
 8002924:	b480      	push	{r7}
 8002926:	b085      	sub	sp, #20
 8002928:	af00      	add	r7, sp, #0
 800292a:	6078      	str	r0, [r7, #4]
 800292c:	6039      	str	r1, [r7, #0]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 800292e:	683b      	ldr	r3, [r7, #0]
 8002930:	2b01      	cmp	r3, #1
 8002932:	d01c      	beq.n	800296e <LL_TIM_OC_EnablePreload+0x4a>
 8002934:	683b      	ldr	r3, [r7, #0]
 8002936:	2b04      	cmp	r3, #4
 8002938:	d017      	beq.n	800296a <LL_TIM_OC_EnablePreload+0x46>
 800293a:	683b      	ldr	r3, [r7, #0]
 800293c:	2b10      	cmp	r3, #16
 800293e:	d012      	beq.n	8002966 <LL_TIM_OC_EnablePreload+0x42>
 8002940:	683b      	ldr	r3, [r7, #0]
 8002942:	2b40      	cmp	r3, #64	; 0x40
 8002944:	d00d      	beq.n	8002962 <LL_TIM_OC_EnablePreload+0x3e>
 8002946:	683b      	ldr	r3, [r7, #0]
 8002948:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800294c:	d007      	beq.n	800295e <LL_TIM_OC_EnablePreload+0x3a>
 800294e:	683b      	ldr	r3, [r7, #0]
 8002950:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002954:	d101      	bne.n	800295a <LL_TIM_OC_EnablePreload+0x36>
 8002956:	2305      	movs	r3, #5
 8002958:	e00a      	b.n	8002970 <LL_TIM_OC_EnablePreload+0x4c>
 800295a:	2306      	movs	r3, #6
 800295c:	e008      	b.n	8002970 <LL_TIM_OC_EnablePreload+0x4c>
 800295e:	2304      	movs	r3, #4
 8002960:	e006      	b.n	8002970 <LL_TIM_OC_EnablePreload+0x4c>
 8002962:	2303      	movs	r3, #3
 8002964:	e004      	b.n	8002970 <LL_TIM_OC_EnablePreload+0x4c>
 8002966:	2302      	movs	r3, #2
 8002968:	e002      	b.n	8002970 <LL_TIM_OC_EnablePreload+0x4c>
 800296a:	2301      	movs	r3, #1
 800296c:	e000      	b.n	8002970 <LL_TIM_OC_EnablePreload+0x4c>
 800296e:	2300      	movs	r3, #0
 8002970:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	3318      	adds	r3, #24
 8002976:	4619      	mov	r1, r3
 8002978:	7bfb      	ldrb	r3, [r7, #15]
 800297a:	4a0a      	ldr	r2, [pc, #40]	; (80029a4 <LL_TIM_OC_EnablePreload+0x80>)
 800297c:	5cd3      	ldrb	r3, [r2, r3]
 800297e:	440b      	add	r3, r1
 8002980:	60bb      	str	r3, [r7, #8]
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 8002982:	68bb      	ldr	r3, [r7, #8]
 8002984:	681a      	ldr	r2, [r3, #0]
 8002986:	7bfb      	ldrb	r3, [r7, #15]
 8002988:	4907      	ldr	r1, [pc, #28]	; (80029a8 <LL_TIM_OC_EnablePreload+0x84>)
 800298a:	5ccb      	ldrb	r3, [r1, r3]
 800298c:	4619      	mov	r1, r3
 800298e:	2308      	movs	r3, #8
 8002990:	408b      	lsls	r3, r1
 8002992:	431a      	orrs	r2, r3
 8002994:	68bb      	ldr	r3, [r7, #8]
 8002996:	601a      	str	r2, [r3, #0]
}
 8002998:	bf00      	nop
 800299a:	3714      	adds	r7, #20
 800299c:	46bd      	mov	sp, r7
 800299e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029a2:	4770      	bx	lr
 80029a4:	08009d70 	.word	0x08009d70
 80029a8:	08009d78 	.word	0x08009d78

080029ac <LL_TIM_SetClockSource>:
  *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE1
  *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE2
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetClockSource(TIM_TypeDef *TIMx, uint32_t ClockSource)
{
 80029ac:	b480      	push	{r7}
 80029ae:	b083      	sub	sp, #12
 80029b0:	af00      	add	r7, sp, #0
 80029b2:	6078      	str	r0, [r7, #4]
 80029b4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	689b      	ldr	r3, [r3, #8]
 80029ba:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80029be:	f023 0307 	bic.w	r3, r3, #7
 80029c2:	683a      	ldr	r2, [r7, #0]
 80029c4:	431a      	orrs	r2, r3
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	609a      	str	r2, [r3, #8]
}
 80029ca:	bf00      	nop
 80029cc:	370c      	adds	r7, #12
 80029ce:	46bd      	mov	sp, r7
 80029d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029d4:	4770      	bx	lr

080029d6 <LL_TIM_SetTriggerOutput>:
  *         @arg @ref LL_TIM_TRGO_OC3REF
  *         @arg @ref LL_TIM_TRGO_OC4REF
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetTriggerOutput(TIM_TypeDef *TIMx, uint32_t TimerSynchronization)
{
 80029d6:	b480      	push	{r7}
 80029d8:	b083      	sub	sp, #12
 80029da:	af00      	add	r7, sp, #0
 80029dc:	6078      	str	r0, [r7, #4]
 80029de:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	685b      	ldr	r3, [r3, #4]
 80029e4:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80029e8:	683b      	ldr	r3, [r7, #0]
 80029ea:	431a      	orrs	r2, r3
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	605a      	str	r2, [r3, #4]
}
 80029f0:	bf00      	nop
 80029f2:	370c      	adds	r7, #12
 80029f4:	46bd      	mov	sp, r7
 80029f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029fa:	4770      	bx	lr

080029fc <LL_TIM_DisableMasterSlaveMode>:
  * @rmtoll SMCR         MSM           LL_TIM_DisableMasterSlaveMode
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableMasterSlaveMode(TIM_TypeDef *TIMx)
{
 80029fc:	b480      	push	{r7}
 80029fe:	b083      	sub	sp, #12
 8002a00:	af00      	add	r7, sp, #0
 8002a02:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	689b      	ldr	r3, [r3, #8]
 8002a08:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	609a      	str	r2, [r3, #8]
}
 8002a10:	bf00      	nop
 8002a12:	370c      	adds	r7, #12
 8002a14:	46bd      	mov	sp, r7
 8002a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a1a:	4770      	bx	lr

08002a1c <LL_AHB1_GRP1_EnableClock>:
{
 8002a1c:	b480      	push	{r7}
 8002a1e:	b085      	sub	sp, #20
 8002a20:	af00      	add	r7, sp, #0
 8002a22:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 8002a24:	4b08      	ldr	r3, [pc, #32]	; (8002a48 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8002a26:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002a28:	4907      	ldr	r1, [pc, #28]	; (8002a48 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	4313      	orrs	r3, r2
 8002a2e:	630b      	str	r3, [r1, #48]	; 0x30
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8002a30:	4b05      	ldr	r3, [pc, #20]	; (8002a48 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8002a32:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	4013      	ands	r3, r2
 8002a38:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002a3a:	68fb      	ldr	r3, [r7, #12]
}
 8002a3c:	bf00      	nop
 8002a3e:	3714      	adds	r7, #20
 8002a40:	46bd      	mov	sp, r7
 8002a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a46:	4770      	bx	lr
 8002a48:	40023800 	.word	0x40023800

08002a4c <LL_APB1_GRP1_EnableClock>:
{
 8002a4c:	b480      	push	{r7}
 8002a4e:	b085      	sub	sp, #20
 8002a50:	af00      	add	r7, sp, #0
 8002a52:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR, Periphs);
 8002a54:	4b08      	ldr	r3, [pc, #32]	; (8002a78 <LL_APB1_GRP1_EnableClock+0x2c>)
 8002a56:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002a58:	4907      	ldr	r1, [pc, #28]	; (8002a78 <LL_APB1_GRP1_EnableClock+0x2c>)
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	4313      	orrs	r3, r2
 8002a5e:	640b      	str	r3, [r1, #64]	; 0x40
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8002a60:	4b05      	ldr	r3, [pc, #20]	; (8002a78 <LL_APB1_GRP1_EnableClock+0x2c>)
 8002a62:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	4013      	ands	r3, r2
 8002a68:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002a6a:	68fb      	ldr	r3, [r7, #12]
}
 8002a6c:	bf00      	nop
 8002a6e:	3714      	adds	r7, #20
 8002a70:	46bd      	mov	sp, r7
 8002a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a76:	4770      	bx	lr
 8002a78:	40023800 	.word	0x40023800

08002a7c <MX_TIM3_Init>:

/* USER CODE END 0 */

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8002a7c:	b580      	push	{r7, lr}
 8002a7e:	b094      	sub	sp, #80	; 0x50
 8002a80:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8002a82:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8002a86:	2200      	movs	r2, #0
 8002a88:	601a      	str	r2, [r3, #0]
 8002a8a:	605a      	str	r2, [r3, #4]
 8002a8c:	609a      	str	r2, [r3, #8]
 8002a8e:	60da      	str	r2, [r3, #12]
 8002a90:	611a      	str	r2, [r3, #16]
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 8002a92:	f107 031c 	add.w	r3, r7, #28
 8002a96:	2220      	movs	r2, #32
 8002a98:	2100      	movs	r1, #0
 8002a9a:	4618      	mov	r0, r3
 8002a9c:	f002 fb5a 	bl	8005154 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002aa0:	1d3b      	adds	r3, r7, #4
 8002aa2:	2200      	movs	r2, #0
 8002aa4:	601a      	str	r2, [r3, #0]
 8002aa6:	605a      	str	r2, [r3, #4]
 8002aa8:	609a      	str	r2, [r3, #8]
 8002aaa:	60da      	str	r2, [r3, #12]
 8002aac:	611a      	str	r2, [r3, #16]
 8002aae:	615a      	str	r2, [r3, #20]
  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM3);
 8002ab0:	2002      	movs	r0, #2
 8002ab2:	f7ff ffcb 	bl	8002a4c <LL_APB1_GRP1_EnableClock>

  /* TIM3 interrupt Init */
  NVIC_SetPriority(TIM3_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8002ab6:	f7ff fe55 	bl	8002764 <__NVIC_GetPriorityGrouping>
 8002aba:	4603      	mov	r3, r0
 8002abc:	2200      	movs	r2, #0
 8002abe:	2100      	movs	r1, #0
 8002ac0:	4618      	mov	r0, r3
 8002ac2:	f7ff fea5 	bl	8002810 <NVIC_EncodePriority>
 8002ac6:	4603      	mov	r3, r0
 8002ac8:	4619      	mov	r1, r3
 8002aca:	201d      	movs	r0, #29
 8002acc:	f7ff fe76 	bl	80027bc <__NVIC_SetPriority>
  NVIC_EnableIRQ(TIM3_IRQn);
 8002ad0:	201d      	movs	r0, #29
 8002ad2:	f7ff fe55 	bl	8002780 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  TIM_InitStruct.Prescaler = 999;
 8002ad6:	f240 33e7 	movw	r3, #999	; 0x3e7
 8002ada:	87bb      	strh	r3, [r7, #60]	; 0x3c
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8002adc:	2300      	movs	r3, #0
 8002ade:	643b      	str	r3, [r7, #64]	; 0x40
  TIM_InitStruct.Autoreload = 30-LL_TIM_IC_FILTER_FDIV1_N2;
 8002ae0:	4b25      	ldr	r3, [pc, #148]	; (8002b78 <MX_TIM3_Init+0xfc>)
 8002ae2:	647b      	str	r3, [r7, #68]	; 0x44
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8002ae4:	2300      	movs	r3, #0
 8002ae6:	64bb      	str	r3, [r7, #72]	; 0x48
  LL_TIM_Init(TIM3, &TIM_InitStruct);
 8002ae8:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8002aec:	4619      	mov	r1, r3
 8002aee:	4823      	ldr	r0, [pc, #140]	; (8002b7c <MX_TIM3_Init+0x100>)
 8002af0:	f001 fd68 	bl	80045c4 <LL_TIM_Init>
  LL_TIM_EnableARRPreload(TIM3);
 8002af4:	4821      	ldr	r0, [pc, #132]	; (8002b7c <MX_TIM3_Init+0x100>)
 8002af6:	f7ff febe 	bl	8002876 <LL_TIM_EnableARRPreload>
  LL_TIM_SetClockSource(TIM3, LL_TIM_CLOCKSOURCE_INTERNAL);
 8002afa:	2100      	movs	r1, #0
 8002afc:	481f      	ldr	r0, [pc, #124]	; (8002b7c <MX_TIM3_Init+0x100>)
 8002afe:	f7ff ff55 	bl	80029ac <LL_TIM_SetClockSource>
  LL_TIM_OC_EnablePreload(TIM3, LL_TIM_CHANNEL_CH4);
 8002b02:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002b06:	481d      	ldr	r0, [pc, #116]	; (8002b7c <MX_TIM3_Init+0x100>)
 8002b08:	f7ff ff0c 	bl	8002924 <LL_TIM_OC_EnablePreload>
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM1;
 8002b0c:	2360      	movs	r3, #96	; 0x60
 8002b0e:	61fb      	str	r3, [r7, #28]
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 8002b10:	2300      	movs	r3, #0
 8002b12:	623b      	str	r3, [r7, #32]
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 8002b14:	2300      	movs	r3, #0
 8002b16:	627b      	str	r3, [r7, #36]	; 0x24
  TIM_OC_InitStruct.CompareValue = 14;
 8002b18:	230e      	movs	r3, #14
 8002b1a:	62bb      	str	r3, [r7, #40]	; 0x28
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 8002b1c:	2300      	movs	r3, #0
 8002b1e:	62fb      	str	r3, [r7, #44]	; 0x2c
  LL_TIM_OC_Init(TIM3, LL_TIM_CHANNEL_CH4, &TIM_OC_InitStruct);
 8002b20:	f107 031c 	add.w	r3, r7, #28
 8002b24:	461a      	mov	r2, r3
 8002b26:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002b2a:	4814      	ldr	r0, [pc, #80]	; (8002b7c <MX_TIM3_Init+0x100>)
 8002b2c:	f001 fde4 	bl	80046f8 <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM3, LL_TIM_CHANNEL_CH4);
 8002b30:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002b34:	4811      	ldr	r0, [pc, #68]	; (8002b7c <MX_TIM3_Init+0x100>)
 8002b36:	f7ff feaf 	bl	8002898 <LL_TIM_OC_DisableFast>
  LL_TIM_SetTriggerOutput(TIM3, LL_TIM_TRGO_RESET);
 8002b3a:	2100      	movs	r1, #0
 8002b3c:	480f      	ldr	r0, [pc, #60]	; (8002b7c <MX_TIM3_Init+0x100>)
 8002b3e:	f7ff ff4a 	bl	80029d6 <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM3);
 8002b42:	480e      	ldr	r0, [pc, #56]	; (8002b7c <MX_TIM3_Init+0x100>)
 8002b44:	f7ff ff5a 	bl	80029fc <LL_TIM_DisableMasterSlaveMode>
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8002b48:	2002      	movs	r0, #2
 8002b4a:	f7ff ff67 	bl	8002a1c <LL_AHB1_GRP1_EnableClock>
    /**TIM3 GPIO Configuration
    PB1     ------> TIM3_CH4
    */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_1;
 8002b4e:	2302      	movs	r3, #2
 8002b50:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8002b52:	2302      	movs	r3, #2
 8002b54:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8002b56:	2300      	movs	r3, #0
 8002b58:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002b5a:	2300      	movs	r3, #0
 8002b5c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002b5e:	2300      	movs	r3, #0
 8002b60:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_2;
 8002b62:	2302      	movs	r3, #2
 8002b64:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002b66:	1d3b      	adds	r3, r7, #4
 8002b68:	4619      	mov	r1, r3
 8002b6a:	4805      	ldr	r0, [pc, #20]	; (8002b80 <MX_TIM3_Init+0x104>)
 8002b6c:	f001 f9c4 	bl	8003ef8 <LL_GPIO_Init>

}
 8002b70:	bf00      	nop
 8002b72:	3750      	adds	r7, #80	; 0x50
 8002b74:	46bd      	mov	sp, r7
 8002b76:	bd80      	pop	{r7, pc}
 8002b78:	fff0001e 	.word	0xfff0001e
 8002b7c:	40000400 	.word	0x40000400
 8002b80:	40020400 	.word	0x40020400

08002b84 <__NVIC_GetPriorityGrouping>:
{
 8002b84:	b480      	push	{r7}
 8002b86:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002b88:	4b04      	ldr	r3, [pc, #16]	; (8002b9c <__NVIC_GetPriorityGrouping+0x18>)
 8002b8a:	68db      	ldr	r3, [r3, #12]
 8002b8c:	0a1b      	lsrs	r3, r3, #8
 8002b8e:	f003 0307 	and.w	r3, r3, #7
}
 8002b92:	4618      	mov	r0, r3
 8002b94:	46bd      	mov	sp, r7
 8002b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b9a:	4770      	bx	lr
 8002b9c:	e000ed00 	.word	0xe000ed00

08002ba0 <__NVIC_EnableIRQ>:
{
 8002ba0:	b480      	push	{r7}
 8002ba2:	b083      	sub	sp, #12
 8002ba4:	af00      	add	r7, sp, #0
 8002ba6:	4603      	mov	r3, r0
 8002ba8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002baa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	db0b      	blt.n	8002bca <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002bb2:	79fb      	ldrb	r3, [r7, #7]
 8002bb4:	f003 021f 	and.w	r2, r3, #31
 8002bb8:	4907      	ldr	r1, [pc, #28]	; (8002bd8 <__NVIC_EnableIRQ+0x38>)
 8002bba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bbe:	095b      	lsrs	r3, r3, #5
 8002bc0:	2001      	movs	r0, #1
 8002bc2:	fa00 f202 	lsl.w	r2, r0, r2
 8002bc6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8002bca:	bf00      	nop
 8002bcc:	370c      	adds	r7, #12
 8002bce:	46bd      	mov	sp, r7
 8002bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bd4:	4770      	bx	lr
 8002bd6:	bf00      	nop
 8002bd8:	e000e100 	.word	0xe000e100

08002bdc <__NVIC_SetPriority>:
{
 8002bdc:	b480      	push	{r7}
 8002bde:	b083      	sub	sp, #12
 8002be0:	af00      	add	r7, sp, #0
 8002be2:	4603      	mov	r3, r0
 8002be4:	6039      	str	r1, [r7, #0]
 8002be6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002be8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	db0a      	blt.n	8002c06 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002bf0:	683b      	ldr	r3, [r7, #0]
 8002bf2:	b2da      	uxtb	r2, r3
 8002bf4:	490c      	ldr	r1, [pc, #48]	; (8002c28 <__NVIC_SetPriority+0x4c>)
 8002bf6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bfa:	0112      	lsls	r2, r2, #4
 8002bfc:	b2d2      	uxtb	r2, r2
 8002bfe:	440b      	add	r3, r1
 8002c00:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8002c04:	e00a      	b.n	8002c1c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002c06:	683b      	ldr	r3, [r7, #0]
 8002c08:	b2da      	uxtb	r2, r3
 8002c0a:	4908      	ldr	r1, [pc, #32]	; (8002c2c <__NVIC_SetPriority+0x50>)
 8002c0c:	79fb      	ldrb	r3, [r7, #7]
 8002c0e:	f003 030f 	and.w	r3, r3, #15
 8002c12:	3b04      	subs	r3, #4
 8002c14:	0112      	lsls	r2, r2, #4
 8002c16:	b2d2      	uxtb	r2, r2
 8002c18:	440b      	add	r3, r1
 8002c1a:	761a      	strb	r2, [r3, #24]
}
 8002c1c:	bf00      	nop
 8002c1e:	370c      	adds	r7, #12
 8002c20:	46bd      	mov	sp, r7
 8002c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c26:	4770      	bx	lr
 8002c28:	e000e100 	.word	0xe000e100
 8002c2c:	e000ed00 	.word	0xe000ed00

08002c30 <NVIC_EncodePriority>:
{
 8002c30:	b480      	push	{r7}
 8002c32:	b089      	sub	sp, #36	; 0x24
 8002c34:	af00      	add	r7, sp, #0
 8002c36:	60f8      	str	r0, [r7, #12]
 8002c38:	60b9      	str	r1, [r7, #8]
 8002c3a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	f003 0307 	and.w	r3, r3, #7
 8002c42:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002c44:	69fb      	ldr	r3, [r7, #28]
 8002c46:	f1c3 0307 	rsb	r3, r3, #7
 8002c4a:	2b04      	cmp	r3, #4
 8002c4c:	bf28      	it	cs
 8002c4e:	2304      	movcs	r3, #4
 8002c50:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002c52:	69fb      	ldr	r3, [r7, #28]
 8002c54:	3304      	adds	r3, #4
 8002c56:	2b06      	cmp	r3, #6
 8002c58:	d902      	bls.n	8002c60 <NVIC_EncodePriority+0x30>
 8002c5a:	69fb      	ldr	r3, [r7, #28]
 8002c5c:	3b03      	subs	r3, #3
 8002c5e:	e000      	b.n	8002c62 <NVIC_EncodePriority+0x32>
 8002c60:	2300      	movs	r3, #0
 8002c62:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002c64:	f04f 32ff 	mov.w	r2, #4294967295
 8002c68:	69bb      	ldr	r3, [r7, #24]
 8002c6a:	fa02 f303 	lsl.w	r3, r2, r3
 8002c6e:	43da      	mvns	r2, r3
 8002c70:	68bb      	ldr	r3, [r7, #8]
 8002c72:	401a      	ands	r2, r3
 8002c74:	697b      	ldr	r3, [r7, #20]
 8002c76:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002c78:	f04f 31ff 	mov.w	r1, #4294967295
 8002c7c:	697b      	ldr	r3, [r7, #20]
 8002c7e:	fa01 f303 	lsl.w	r3, r1, r3
 8002c82:	43d9      	mvns	r1, r3
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002c88:	4313      	orrs	r3, r2
}
 8002c8a:	4618      	mov	r0, r3
 8002c8c:	3724      	adds	r7, #36	; 0x24
 8002c8e:	46bd      	mov	sp, r7
 8002c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c94:	4770      	bx	lr

08002c96 <LL_USART_Enable>:
{
 8002c96:	b480      	push	{r7}
 8002c98:	b083      	sub	sp, #12
 8002c9a:	af00      	add	r7, sp, #0
 8002c9c:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	68db      	ldr	r3, [r3, #12]
 8002ca2:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	60da      	str	r2, [r3, #12]
}
 8002caa:	bf00      	nop
 8002cac:	370c      	adds	r7, #12
 8002cae:	46bd      	mov	sp, r7
 8002cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cb4:	4770      	bx	lr

08002cb6 <LL_USART_ConfigAsyncMode>:
{
 8002cb6:	b480      	push	{r7}
 8002cb8:	b083      	sub	sp, #12
 8002cba:	af00      	add	r7, sp, #0
 8002cbc:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	691b      	ldr	r3, [r3, #16]
 8002cc2:	f423 4290 	bic.w	r2, r3, #18432	; 0x4800
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	695b      	ldr	r3, [r3, #20]
 8002cce:	f023 022a 	bic.w	r2, r3, #42	; 0x2a
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	615a      	str	r2, [r3, #20]
}
 8002cd6:	bf00      	nop
 8002cd8:	370c      	adds	r7, #12
 8002cda:	46bd      	mov	sp, r7
 8002cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ce0:	4770      	bx	lr
	...

08002ce4 <LL_AHB1_GRP1_EnableClock>:
{
 8002ce4:	b480      	push	{r7}
 8002ce6:	b085      	sub	sp, #20
 8002ce8:	af00      	add	r7, sp, #0
 8002cea:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 8002cec:	4b08      	ldr	r3, [pc, #32]	; (8002d10 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8002cee:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002cf0:	4907      	ldr	r1, [pc, #28]	; (8002d10 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	4313      	orrs	r3, r2
 8002cf6:	630b      	str	r3, [r1, #48]	; 0x30
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8002cf8:	4b05      	ldr	r3, [pc, #20]	; (8002d10 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8002cfa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	4013      	ands	r3, r2
 8002d00:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002d02:	68fb      	ldr	r3, [r7, #12]
}
 8002d04:	bf00      	nop
 8002d06:	3714      	adds	r7, #20
 8002d08:	46bd      	mov	sp, r7
 8002d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d0e:	4770      	bx	lr
 8002d10:	40023800 	.word	0x40023800

08002d14 <LL_APB1_GRP1_EnableClock>:
{
 8002d14:	b480      	push	{r7}
 8002d16:	b085      	sub	sp, #20
 8002d18:	af00      	add	r7, sp, #0
 8002d1a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR, Periphs);
 8002d1c:	4b08      	ldr	r3, [pc, #32]	; (8002d40 <LL_APB1_GRP1_EnableClock+0x2c>)
 8002d1e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002d20:	4907      	ldr	r1, [pc, #28]	; (8002d40 <LL_APB1_GRP1_EnableClock+0x2c>)
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	4313      	orrs	r3, r2
 8002d26:	640b      	str	r3, [r1, #64]	; 0x40
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8002d28:	4b05      	ldr	r3, [pc, #20]	; (8002d40 <LL_APB1_GRP1_EnableClock+0x2c>)
 8002d2a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	4013      	ands	r3, r2
 8002d30:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002d32:	68fb      	ldr	r3, [r7, #12]
}
 8002d34:	bf00      	nop
 8002d36:	3714      	adds	r7, #20
 8002d38:	46bd      	mov	sp, r7
 8002d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d3e:	4770      	bx	lr
 8002d40:	40023800 	.word	0x40023800

08002d44 <MX_USART3_UART_Init>:
/* USER CODE END 0 */

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8002d44:	b580      	push	{r7, lr}
 8002d46:	b08e      	sub	sp, #56	; 0x38
 8002d48:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN USART3_Init 0 */

  /* USER CODE END USART3_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 8002d4a:	f107 031c 	add.w	r3, r7, #28
 8002d4e:	2200      	movs	r2, #0
 8002d50:	601a      	str	r2, [r3, #0]
 8002d52:	605a      	str	r2, [r3, #4]
 8002d54:	609a      	str	r2, [r3, #8]
 8002d56:	60da      	str	r2, [r3, #12]
 8002d58:	611a      	str	r2, [r3, #16]
 8002d5a:	615a      	str	r2, [r3, #20]
 8002d5c:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d5e:	1d3b      	adds	r3, r7, #4
 8002d60:	2200      	movs	r2, #0
 8002d62:	601a      	str	r2, [r3, #0]
 8002d64:	605a      	str	r2, [r3, #4]
 8002d66:	609a      	str	r2, [r3, #8]
 8002d68:	60da      	str	r2, [r3, #12]
 8002d6a:	611a      	str	r2, [r3, #16]
 8002d6c:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_USART3);
 8002d6e:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8002d72:	f7ff ffcf 	bl	8002d14 <LL_APB1_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOD);
 8002d76:	2008      	movs	r0, #8
 8002d78:	f7ff ffb4 	bl	8002ce4 <LL_AHB1_GRP1_EnableClock>
  /**USART3 GPIO Configuration
  PD8   ------> USART3_TX
  PD9   ------> USART3_RX
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_8|LL_GPIO_PIN_9;
 8002d7c:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002d80:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8002d82:	2302      	movs	r3, #2
 8002d84:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8002d86:	2303      	movs	r3, #3
 8002d88:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002d8a:	2300      	movs	r3, #0
 8002d8c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002d8e:	2300      	movs	r3, #0
 8002d90:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 8002d92:	2307      	movs	r3, #7
 8002d94:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002d96:	1d3b      	adds	r3, r7, #4
 8002d98:	4619      	mov	r1, r3
 8002d9a:	4819      	ldr	r0, [pc, #100]	; (8002e00 <MX_USART3_UART_Init+0xbc>)
 8002d9c:	f001 f8ac 	bl	8003ef8 <LL_GPIO_Init>

  /* USART3 interrupt Init */
  NVIC_SetPriority(USART3_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8002da0:	f7ff fef0 	bl	8002b84 <__NVIC_GetPriorityGrouping>
 8002da4:	4603      	mov	r3, r0
 8002da6:	2200      	movs	r2, #0
 8002da8:	2100      	movs	r1, #0
 8002daa:	4618      	mov	r0, r3
 8002dac:	f7ff ff40 	bl	8002c30 <NVIC_EncodePriority>
 8002db0:	4603      	mov	r3, r0
 8002db2:	4619      	mov	r1, r3
 8002db4:	2027      	movs	r0, #39	; 0x27
 8002db6:	f7ff ff11 	bl	8002bdc <__NVIC_SetPriority>
  NVIC_EnableIRQ(USART3_IRQn);
 8002dba:	2027      	movs	r0, #39	; 0x27
 8002dbc:	f7ff fef0 	bl	8002ba0 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  USART_InitStruct.BaudRate = 921600;
 8002dc0:	f44f 2361 	mov.w	r3, #921600	; 0xe1000
 8002dc4:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 8002dc6:	2300      	movs	r3, #0
 8002dc8:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8002dca:	2300      	movs	r3, #0
 8002dcc:	627b      	str	r3, [r7, #36]	; 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8002dce:	2300      	movs	r3, #0
 8002dd0:	62bb      	str	r3, [r7, #40]	; 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8002dd2:	230c      	movs	r3, #12
 8002dd4:	62fb      	str	r3, [r7, #44]	; 0x2c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8002dd6:	2300      	movs	r3, #0
 8002dd8:	633b      	str	r3, [r7, #48]	; 0x30
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8002dda:	2300      	movs	r3, #0
 8002ddc:	637b      	str	r3, [r7, #52]	; 0x34
  LL_USART_Init(USART3, &USART_InitStruct);
 8002dde:	f107 031c 	add.w	r3, r7, #28
 8002de2:	4619      	mov	r1, r3
 8002de4:	4807      	ldr	r0, [pc, #28]	; (8002e04 <MX_USART3_UART_Init+0xc0>)
 8002de6:	f002 f8d3 	bl	8004f90 <LL_USART_Init>
  LL_USART_ConfigAsyncMode(USART3);
 8002dea:	4806      	ldr	r0, [pc, #24]	; (8002e04 <MX_USART3_UART_Init+0xc0>)
 8002dec:	f7ff ff63 	bl	8002cb6 <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(USART3);
 8002df0:	4804      	ldr	r0, [pc, #16]	; (8002e04 <MX_USART3_UART_Init+0xc0>)
 8002df2:	f7ff ff50 	bl	8002c96 <LL_USART_Enable>
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8002df6:	bf00      	nop
 8002df8:	3738      	adds	r7, #56	; 0x38
 8002dfa:	46bd      	mov	sp, r7
 8002dfc:	bd80      	pop	{r7, pc}
 8002dfe:	bf00      	nop
 8002e00:	40020c00 	.word	0x40020c00
 8002e04:	40004800 	.word	0x40004800

08002e08 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8002e08:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002e40 <LoopFillZerobss+0x12>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002e0c:	480d      	ldr	r0, [pc, #52]	; (8002e44 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002e0e:	490e      	ldr	r1, [pc, #56]	; (8002e48 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002e10:	4a0e      	ldr	r2, [pc, #56]	; (8002e4c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002e12:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002e14:	e002      	b.n	8002e1c <LoopCopyDataInit>

08002e16 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002e16:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002e18:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002e1a:	3304      	adds	r3, #4

08002e1c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002e1c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002e1e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002e20:	d3f9      	bcc.n	8002e16 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002e22:	4a0b      	ldr	r2, [pc, #44]	; (8002e50 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002e24:	4c0b      	ldr	r4, [pc, #44]	; (8002e54 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002e26:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002e28:	e001      	b.n	8002e2e <LoopFillZerobss>

08002e2a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002e2a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002e2c:	3204      	adds	r2, #4

08002e2e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002e2e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002e30:	d3fb      	bcc.n	8002e2a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002e32:	f7ff fc85 	bl	8002740 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002e36:	f002 f969 	bl	800510c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002e3a:	f7ff fa15 	bl	8002268 <main>
  bx  lr    
 8002e3e:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8002e40:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8002e44:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002e48:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 8002e4c:	0800a23c 	.word	0x0800a23c
  ldr r2, =_sbss
 8002e50:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 8002e54:	2000029c 	.word	0x2000029c

08002e58 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002e58:	e7fe      	b.n	8002e58 <ADC_IRQHandler>
	...

08002e5c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002e5c:	b580      	push	{r7, lr}
 8002e5e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002e60:	4b0e      	ldr	r3, [pc, #56]	; (8002e9c <HAL_Init+0x40>)
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	4a0d      	ldr	r2, [pc, #52]	; (8002e9c <HAL_Init+0x40>)
 8002e66:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002e6a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002e6c:	4b0b      	ldr	r3, [pc, #44]	; (8002e9c <HAL_Init+0x40>)
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	4a0a      	ldr	r2, [pc, #40]	; (8002e9c <HAL_Init+0x40>)
 8002e72:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002e76:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002e78:	4b08      	ldr	r3, [pc, #32]	; (8002e9c <HAL_Init+0x40>)
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	4a07      	ldr	r2, [pc, #28]	; (8002e9c <HAL_Init+0x40>)
 8002e7e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002e82:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002e84:	2003      	movs	r0, #3
 8002e86:	f000 f931 	bl	80030ec <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002e8a:	2000      	movs	r0, #0
 8002e8c:	f000 f808 	bl	8002ea0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002e90:	f7ff fb06 	bl	80024a0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002e94:	2300      	movs	r3, #0
}
 8002e96:	4618      	mov	r0, r3
 8002e98:	bd80      	pop	{r7, pc}
 8002e9a:	bf00      	nop
 8002e9c:	40023c00 	.word	0x40023c00

08002ea0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002ea0:	b580      	push	{r7, lr}
 8002ea2:	b082      	sub	sp, #8
 8002ea4:	af00      	add	r7, sp, #0
 8002ea6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002ea8:	4b12      	ldr	r3, [pc, #72]	; (8002ef4 <HAL_InitTick+0x54>)
 8002eaa:	681a      	ldr	r2, [r3, #0]
 8002eac:	4b12      	ldr	r3, [pc, #72]	; (8002ef8 <HAL_InitTick+0x58>)
 8002eae:	781b      	ldrb	r3, [r3, #0]
 8002eb0:	4619      	mov	r1, r3
 8002eb2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002eb6:	fbb3 f3f1 	udiv	r3, r3, r1
 8002eba:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ebe:	4618      	mov	r0, r3
 8002ec0:	f000 f93b 	bl	800313a <HAL_SYSTICK_Config>
 8002ec4:	4603      	mov	r3, r0
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d001      	beq.n	8002ece <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002eca:	2301      	movs	r3, #1
 8002ecc:	e00e      	b.n	8002eec <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	2b0f      	cmp	r3, #15
 8002ed2:	d80a      	bhi.n	8002eea <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002ed4:	2200      	movs	r2, #0
 8002ed6:	6879      	ldr	r1, [r7, #4]
 8002ed8:	f04f 30ff 	mov.w	r0, #4294967295
 8002edc:	f000 f911 	bl	8003102 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002ee0:	4a06      	ldr	r2, [pc, #24]	; (8002efc <HAL_InitTick+0x5c>)
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002ee6:	2300      	movs	r3, #0
 8002ee8:	e000      	b.n	8002eec <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002eea:	2301      	movs	r3, #1
}
 8002eec:	4618      	mov	r0, r3
 8002eee:	3708      	adds	r7, #8
 8002ef0:	46bd      	mov	sp, r7
 8002ef2:	bd80      	pop	{r7, pc}
 8002ef4:	20000000 	.word	0x20000000
 8002ef8:	20000008 	.word	0x20000008
 8002efc:	20000004 	.word	0x20000004

08002f00 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002f00:	b480      	push	{r7}
 8002f02:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002f04:	4b06      	ldr	r3, [pc, #24]	; (8002f20 <HAL_IncTick+0x20>)
 8002f06:	781b      	ldrb	r3, [r3, #0]
 8002f08:	461a      	mov	r2, r3
 8002f0a:	4b06      	ldr	r3, [pc, #24]	; (8002f24 <HAL_IncTick+0x24>)
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	4413      	add	r3, r2
 8002f10:	4a04      	ldr	r2, [pc, #16]	; (8002f24 <HAL_IncTick+0x24>)
 8002f12:	6013      	str	r3, [r2, #0]
}
 8002f14:	bf00      	nop
 8002f16:	46bd      	mov	sp, r7
 8002f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f1c:	4770      	bx	lr
 8002f1e:	bf00      	nop
 8002f20:	20000008 	.word	0x20000008
 8002f24:	20000288 	.word	0x20000288

08002f28 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002f28:	b480      	push	{r7}
 8002f2a:	af00      	add	r7, sp, #0
  return uwTick;
 8002f2c:	4b03      	ldr	r3, [pc, #12]	; (8002f3c <HAL_GetTick+0x14>)
 8002f2e:	681b      	ldr	r3, [r3, #0]
}
 8002f30:	4618      	mov	r0, r3
 8002f32:	46bd      	mov	sp, r7
 8002f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f38:	4770      	bx	lr
 8002f3a:	bf00      	nop
 8002f3c:	20000288 	.word	0x20000288

08002f40 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002f40:	b580      	push	{r7, lr}
 8002f42:	b084      	sub	sp, #16
 8002f44:	af00      	add	r7, sp, #0
 8002f46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002f48:	f7ff ffee 	bl	8002f28 <HAL_GetTick>
 8002f4c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f58:	d005      	beq.n	8002f66 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002f5a:	4b0a      	ldr	r3, [pc, #40]	; (8002f84 <HAL_Delay+0x44>)
 8002f5c:	781b      	ldrb	r3, [r3, #0]
 8002f5e:	461a      	mov	r2, r3
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	4413      	add	r3, r2
 8002f64:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002f66:	bf00      	nop
 8002f68:	f7ff ffde 	bl	8002f28 <HAL_GetTick>
 8002f6c:	4602      	mov	r2, r0
 8002f6e:	68bb      	ldr	r3, [r7, #8]
 8002f70:	1ad3      	subs	r3, r2, r3
 8002f72:	68fa      	ldr	r2, [r7, #12]
 8002f74:	429a      	cmp	r2, r3
 8002f76:	d8f7      	bhi.n	8002f68 <HAL_Delay+0x28>
  {
  }
}
 8002f78:	bf00      	nop
 8002f7a:	bf00      	nop
 8002f7c:	3710      	adds	r7, #16
 8002f7e:	46bd      	mov	sp, r7
 8002f80:	bd80      	pop	{r7, pc}
 8002f82:	bf00      	nop
 8002f84:	20000008 	.word	0x20000008

08002f88 <__NVIC_SetPriorityGrouping>:
{
 8002f88:	b480      	push	{r7}
 8002f8a:	b085      	sub	sp, #20
 8002f8c:	af00      	add	r7, sp, #0
 8002f8e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	f003 0307 	and.w	r3, r3, #7
 8002f96:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002f98:	4b0c      	ldr	r3, [pc, #48]	; (8002fcc <__NVIC_SetPriorityGrouping+0x44>)
 8002f9a:	68db      	ldr	r3, [r3, #12]
 8002f9c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002f9e:	68ba      	ldr	r2, [r7, #8]
 8002fa0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002fa4:	4013      	ands	r3, r2
 8002fa6:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002fac:	68bb      	ldr	r3, [r7, #8]
 8002fae:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002fb0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002fb4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002fb8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002fba:	4a04      	ldr	r2, [pc, #16]	; (8002fcc <__NVIC_SetPriorityGrouping+0x44>)
 8002fbc:	68bb      	ldr	r3, [r7, #8]
 8002fbe:	60d3      	str	r3, [r2, #12]
}
 8002fc0:	bf00      	nop
 8002fc2:	3714      	adds	r7, #20
 8002fc4:	46bd      	mov	sp, r7
 8002fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fca:	4770      	bx	lr
 8002fcc:	e000ed00 	.word	0xe000ed00

08002fd0 <__NVIC_GetPriorityGrouping>:
{
 8002fd0:	b480      	push	{r7}
 8002fd2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002fd4:	4b04      	ldr	r3, [pc, #16]	; (8002fe8 <__NVIC_GetPriorityGrouping+0x18>)
 8002fd6:	68db      	ldr	r3, [r3, #12]
 8002fd8:	0a1b      	lsrs	r3, r3, #8
 8002fda:	f003 0307 	and.w	r3, r3, #7
}
 8002fde:	4618      	mov	r0, r3
 8002fe0:	46bd      	mov	sp, r7
 8002fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fe6:	4770      	bx	lr
 8002fe8:	e000ed00 	.word	0xe000ed00

08002fec <__NVIC_SetPriority>:
{
 8002fec:	b480      	push	{r7}
 8002fee:	b083      	sub	sp, #12
 8002ff0:	af00      	add	r7, sp, #0
 8002ff2:	4603      	mov	r3, r0
 8002ff4:	6039      	str	r1, [r7, #0]
 8002ff6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002ff8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	db0a      	blt.n	8003016 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003000:	683b      	ldr	r3, [r7, #0]
 8003002:	b2da      	uxtb	r2, r3
 8003004:	490c      	ldr	r1, [pc, #48]	; (8003038 <__NVIC_SetPriority+0x4c>)
 8003006:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800300a:	0112      	lsls	r2, r2, #4
 800300c:	b2d2      	uxtb	r2, r2
 800300e:	440b      	add	r3, r1
 8003010:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8003014:	e00a      	b.n	800302c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003016:	683b      	ldr	r3, [r7, #0]
 8003018:	b2da      	uxtb	r2, r3
 800301a:	4908      	ldr	r1, [pc, #32]	; (800303c <__NVIC_SetPriority+0x50>)
 800301c:	79fb      	ldrb	r3, [r7, #7]
 800301e:	f003 030f 	and.w	r3, r3, #15
 8003022:	3b04      	subs	r3, #4
 8003024:	0112      	lsls	r2, r2, #4
 8003026:	b2d2      	uxtb	r2, r2
 8003028:	440b      	add	r3, r1
 800302a:	761a      	strb	r2, [r3, #24]
}
 800302c:	bf00      	nop
 800302e:	370c      	adds	r7, #12
 8003030:	46bd      	mov	sp, r7
 8003032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003036:	4770      	bx	lr
 8003038:	e000e100 	.word	0xe000e100
 800303c:	e000ed00 	.word	0xe000ed00

08003040 <NVIC_EncodePriority>:
{
 8003040:	b480      	push	{r7}
 8003042:	b089      	sub	sp, #36	; 0x24
 8003044:	af00      	add	r7, sp, #0
 8003046:	60f8      	str	r0, [r7, #12]
 8003048:	60b9      	str	r1, [r7, #8]
 800304a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	f003 0307 	and.w	r3, r3, #7
 8003052:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003054:	69fb      	ldr	r3, [r7, #28]
 8003056:	f1c3 0307 	rsb	r3, r3, #7
 800305a:	2b04      	cmp	r3, #4
 800305c:	bf28      	it	cs
 800305e:	2304      	movcs	r3, #4
 8003060:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003062:	69fb      	ldr	r3, [r7, #28]
 8003064:	3304      	adds	r3, #4
 8003066:	2b06      	cmp	r3, #6
 8003068:	d902      	bls.n	8003070 <NVIC_EncodePriority+0x30>
 800306a:	69fb      	ldr	r3, [r7, #28]
 800306c:	3b03      	subs	r3, #3
 800306e:	e000      	b.n	8003072 <NVIC_EncodePriority+0x32>
 8003070:	2300      	movs	r3, #0
 8003072:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003074:	f04f 32ff 	mov.w	r2, #4294967295
 8003078:	69bb      	ldr	r3, [r7, #24]
 800307a:	fa02 f303 	lsl.w	r3, r2, r3
 800307e:	43da      	mvns	r2, r3
 8003080:	68bb      	ldr	r3, [r7, #8]
 8003082:	401a      	ands	r2, r3
 8003084:	697b      	ldr	r3, [r7, #20]
 8003086:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003088:	f04f 31ff 	mov.w	r1, #4294967295
 800308c:	697b      	ldr	r3, [r7, #20]
 800308e:	fa01 f303 	lsl.w	r3, r1, r3
 8003092:	43d9      	mvns	r1, r3
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003098:	4313      	orrs	r3, r2
}
 800309a:	4618      	mov	r0, r3
 800309c:	3724      	adds	r7, #36	; 0x24
 800309e:	46bd      	mov	sp, r7
 80030a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030a4:	4770      	bx	lr
	...

080030a8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80030a8:	b580      	push	{r7, lr}
 80030aa:	b082      	sub	sp, #8
 80030ac:	af00      	add	r7, sp, #0
 80030ae:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	3b01      	subs	r3, #1
 80030b4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80030b8:	d301      	bcc.n	80030be <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80030ba:	2301      	movs	r3, #1
 80030bc:	e00f      	b.n	80030de <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80030be:	4a0a      	ldr	r2, [pc, #40]	; (80030e8 <SysTick_Config+0x40>)
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	3b01      	subs	r3, #1
 80030c4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80030c6:	210f      	movs	r1, #15
 80030c8:	f04f 30ff 	mov.w	r0, #4294967295
 80030cc:	f7ff ff8e 	bl	8002fec <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80030d0:	4b05      	ldr	r3, [pc, #20]	; (80030e8 <SysTick_Config+0x40>)
 80030d2:	2200      	movs	r2, #0
 80030d4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80030d6:	4b04      	ldr	r3, [pc, #16]	; (80030e8 <SysTick_Config+0x40>)
 80030d8:	2207      	movs	r2, #7
 80030da:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80030dc:	2300      	movs	r3, #0
}
 80030de:	4618      	mov	r0, r3
 80030e0:	3708      	adds	r7, #8
 80030e2:	46bd      	mov	sp, r7
 80030e4:	bd80      	pop	{r7, pc}
 80030e6:	bf00      	nop
 80030e8:	e000e010 	.word	0xe000e010

080030ec <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80030ec:	b580      	push	{r7, lr}
 80030ee:	b082      	sub	sp, #8
 80030f0:	af00      	add	r7, sp, #0
 80030f2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80030f4:	6878      	ldr	r0, [r7, #4]
 80030f6:	f7ff ff47 	bl	8002f88 <__NVIC_SetPriorityGrouping>
}
 80030fa:	bf00      	nop
 80030fc:	3708      	adds	r7, #8
 80030fe:	46bd      	mov	sp, r7
 8003100:	bd80      	pop	{r7, pc}

08003102 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003102:	b580      	push	{r7, lr}
 8003104:	b086      	sub	sp, #24
 8003106:	af00      	add	r7, sp, #0
 8003108:	4603      	mov	r3, r0
 800310a:	60b9      	str	r1, [r7, #8]
 800310c:	607a      	str	r2, [r7, #4]
 800310e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003110:	2300      	movs	r3, #0
 8003112:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003114:	f7ff ff5c 	bl	8002fd0 <__NVIC_GetPriorityGrouping>
 8003118:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800311a:	687a      	ldr	r2, [r7, #4]
 800311c:	68b9      	ldr	r1, [r7, #8]
 800311e:	6978      	ldr	r0, [r7, #20]
 8003120:	f7ff ff8e 	bl	8003040 <NVIC_EncodePriority>
 8003124:	4602      	mov	r2, r0
 8003126:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800312a:	4611      	mov	r1, r2
 800312c:	4618      	mov	r0, r3
 800312e:	f7ff ff5d 	bl	8002fec <__NVIC_SetPriority>
}
 8003132:	bf00      	nop
 8003134:	3718      	adds	r7, #24
 8003136:	46bd      	mov	sp, r7
 8003138:	bd80      	pop	{r7, pc}

0800313a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800313a:	b580      	push	{r7, lr}
 800313c:	b082      	sub	sp, #8
 800313e:	af00      	add	r7, sp, #0
 8003140:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003142:	6878      	ldr	r0, [r7, #4]
 8003144:	f7ff ffb0 	bl	80030a8 <SysTick_Config>
 8003148:	4603      	mov	r3, r0
}
 800314a:	4618      	mov	r0, r3
 800314c:	3708      	adds	r7, #8
 800314e:	46bd      	mov	sp, r7
 8003150:	bd80      	pop	{r7, pc}
	...

08003154 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8003154:	b580      	push	{r7, lr}
 8003156:	b082      	sub	sp, #8
 8003158:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 800315a:	2300      	movs	r3, #0
 800315c:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800315e:	2300      	movs	r3, #0
 8003160:	603b      	str	r3, [r7, #0]
 8003162:	4b20      	ldr	r3, [pc, #128]	; (80031e4 <HAL_PWREx_EnableOverDrive+0x90>)
 8003164:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003166:	4a1f      	ldr	r2, [pc, #124]	; (80031e4 <HAL_PWREx_EnableOverDrive+0x90>)
 8003168:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800316c:	6413      	str	r3, [r2, #64]	; 0x40
 800316e:	4b1d      	ldr	r3, [pc, #116]	; (80031e4 <HAL_PWREx_EnableOverDrive+0x90>)
 8003170:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003172:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003176:	603b      	str	r3, [r7, #0]
 8003178:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800317a:	4b1b      	ldr	r3, [pc, #108]	; (80031e8 <HAL_PWREx_EnableOverDrive+0x94>)
 800317c:	2201      	movs	r2, #1
 800317e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003180:	f7ff fed2 	bl	8002f28 <HAL_GetTick>
 8003184:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8003186:	e009      	b.n	800319c <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8003188:	f7ff fece 	bl	8002f28 <HAL_GetTick>
 800318c:	4602      	mov	r2, r0
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	1ad3      	subs	r3, r2, r3
 8003192:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003196:	d901      	bls.n	800319c <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8003198:	2303      	movs	r3, #3
 800319a:	e01f      	b.n	80031dc <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800319c:	4b13      	ldr	r3, [pc, #76]	; (80031ec <HAL_PWREx_EnableOverDrive+0x98>)
 800319e:	685b      	ldr	r3, [r3, #4]
 80031a0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80031a4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80031a8:	d1ee      	bne.n	8003188 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80031aa:	4b11      	ldr	r3, [pc, #68]	; (80031f0 <HAL_PWREx_EnableOverDrive+0x9c>)
 80031ac:	2201      	movs	r2, #1
 80031ae:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80031b0:	f7ff feba 	bl	8002f28 <HAL_GetTick>
 80031b4:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80031b6:	e009      	b.n	80031cc <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80031b8:	f7ff feb6 	bl	8002f28 <HAL_GetTick>
 80031bc:	4602      	mov	r2, r0
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	1ad3      	subs	r3, r2, r3
 80031c2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80031c6:	d901      	bls.n	80031cc <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 80031c8:	2303      	movs	r3, #3
 80031ca:	e007      	b.n	80031dc <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80031cc:	4b07      	ldr	r3, [pc, #28]	; (80031ec <HAL_PWREx_EnableOverDrive+0x98>)
 80031ce:	685b      	ldr	r3, [r3, #4]
 80031d0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80031d4:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80031d8:	d1ee      	bne.n	80031b8 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 80031da:	2300      	movs	r3, #0
}
 80031dc:	4618      	mov	r0, r3
 80031de:	3708      	adds	r7, #8
 80031e0:	46bd      	mov	sp, r7
 80031e2:	bd80      	pop	{r7, pc}
 80031e4:	40023800 	.word	0x40023800
 80031e8:	420e0040 	.word	0x420e0040
 80031ec:	40007000 	.word	0x40007000
 80031f0:	420e0044 	.word	0x420e0044

080031f4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80031f4:	b580      	push	{r7, lr}
 80031f6:	b086      	sub	sp, #24
 80031f8:	af00      	add	r7, sp, #0
 80031fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d101      	bne.n	8003206 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003202:	2301      	movs	r3, #1
 8003204:	e267      	b.n	80036d6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	f003 0301 	and.w	r3, r3, #1
 800320e:	2b00      	cmp	r3, #0
 8003210:	d075      	beq.n	80032fe <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003212:	4b88      	ldr	r3, [pc, #544]	; (8003434 <HAL_RCC_OscConfig+0x240>)
 8003214:	689b      	ldr	r3, [r3, #8]
 8003216:	f003 030c 	and.w	r3, r3, #12
 800321a:	2b04      	cmp	r3, #4
 800321c:	d00c      	beq.n	8003238 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800321e:	4b85      	ldr	r3, [pc, #532]	; (8003434 <HAL_RCC_OscConfig+0x240>)
 8003220:	689b      	ldr	r3, [r3, #8]
 8003222:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003226:	2b08      	cmp	r3, #8
 8003228:	d112      	bne.n	8003250 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800322a:	4b82      	ldr	r3, [pc, #520]	; (8003434 <HAL_RCC_OscConfig+0x240>)
 800322c:	685b      	ldr	r3, [r3, #4]
 800322e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003232:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003236:	d10b      	bne.n	8003250 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003238:	4b7e      	ldr	r3, [pc, #504]	; (8003434 <HAL_RCC_OscConfig+0x240>)
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003240:	2b00      	cmp	r3, #0
 8003242:	d05b      	beq.n	80032fc <HAL_RCC_OscConfig+0x108>
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	685b      	ldr	r3, [r3, #4]
 8003248:	2b00      	cmp	r3, #0
 800324a:	d157      	bne.n	80032fc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800324c:	2301      	movs	r3, #1
 800324e:	e242      	b.n	80036d6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	685b      	ldr	r3, [r3, #4]
 8003254:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003258:	d106      	bne.n	8003268 <HAL_RCC_OscConfig+0x74>
 800325a:	4b76      	ldr	r3, [pc, #472]	; (8003434 <HAL_RCC_OscConfig+0x240>)
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	4a75      	ldr	r2, [pc, #468]	; (8003434 <HAL_RCC_OscConfig+0x240>)
 8003260:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003264:	6013      	str	r3, [r2, #0]
 8003266:	e01d      	b.n	80032a4 <HAL_RCC_OscConfig+0xb0>
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	685b      	ldr	r3, [r3, #4]
 800326c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003270:	d10c      	bne.n	800328c <HAL_RCC_OscConfig+0x98>
 8003272:	4b70      	ldr	r3, [pc, #448]	; (8003434 <HAL_RCC_OscConfig+0x240>)
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	4a6f      	ldr	r2, [pc, #444]	; (8003434 <HAL_RCC_OscConfig+0x240>)
 8003278:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800327c:	6013      	str	r3, [r2, #0]
 800327e:	4b6d      	ldr	r3, [pc, #436]	; (8003434 <HAL_RCC_OscConfig+0x240>)
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	4a6c      	ldr	r2, [pc, #432]	; (8003434 <HAL_RCC_OscConfig+0x240>)
 8003284:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003288:	6013      	str	r3, [r2, #0]
 800328a:	e00b      	b.n	80032a4 <HAL_RCC_OscConfig+0xb0>
 800328c:	4b69      	ldr	r3, [pc, #420]	; (8003434 <HAL_RCC_OscConfig+0x240>)
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	4a68      	ldr	r2, [pc, #416]	; (8003434 <HAL_RCC_OscConfig+0x240>)
 8003292:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003296:	6013      	str	r3, [r2, #0]
 8003298:	4b66      	ldr	r3, [pc, #408]	; (8003434 <HAL_RCC_OscConfig+0x240>)
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	4a65      	ldr	r2, [pc, #404]	; (8003434 <HAL_RCC_OscConfig+0x240>)
 800329e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80032a2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	685b      	ldr	r3, [r3, #4]
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d013      	beq.n	80032d4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032ac:	f7ff fe3c 	bl	8002f28 <HAL_GetTick>
 80032b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80032b2:	e008      	b.n	80032c6 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80032b4:	f7ff fe38 	bl	8002f28 <HAL_GetTick>
 80032b8:	4602      	mov	r2, r0
 80032ba:	693b      	ldr	r3, [r7, #16]
 80032bc:	1ad3      	subs	r3, r2, r3
 80032be:	2b64      	cmp	r3, #100	; 0x64
 80032c0:	d901      	bls.n	80032c6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80032c2:	2303      	movs	r3, #3
 80032c4:	e207      	b.n	80036d6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80032c6:	4b5b      	ldr	r3, [pc, #364]	; (8003434 <HAL_RCC_OscConfig+0x240>)
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d0f0      	beq.n	80032b4 <HAL_RCC_OscConfig+0xc0>
 80032d2:	e014      	b.n	80032fe <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032d4:	f7ff fe28 	bl	8002f28 <HAL_GetTick>
 80032d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80032da:	e008      	b.n	80032ee <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80032dc:	f7ff fe24 	bl	8002f28 <HAL_GetTick>
 80032e0:	4602      	mov	r2, r0
 80032e2:	693b      	ldr	r3, [r7, #16]
 80032e4:	1ad3      	subs	r3, r2, r3
 80032e6:	2b64      	cmp	r3, #100	; 0x64
 80032e8:	d901      	bls.n	80032ee <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80032ea:	2303      	movs	r3, #3
 80032ec:	e1f3      	b.n	80036d6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80032ee:	4b51      	ldr	r3, [pc, #324]	; (8003434 <HAL_RCC_OscConfig+0x240>)
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d1f0      	bne.n	80032dc <HAL_RCC_OscConfig+0xe8>
 80032fa:	e000      	b.n	80032fe <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80032fc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	f003 0302 	and.w	r3, r3, #2
 8003306:	2b00      	cmp	r3, #0
 8003308:	d063      	beq.n	80033d2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800330a:	4b4a      	ldr	r3, [pc, #296]	; (8003434 <HAL_RCC_OscConfig+0x240>)
 800330c:	689b      	ldr	r3, [r3, #8]
 800330e:	f003 030c 	and.w	r3, r3, #12
 8003312:	2b00      	cmp	r3, #0
 8003314:	d00b      	beq.n	800332e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003316:	4b47      	ldr	r3, [pc, #284]	; (8003434 <HAL_RCC_OscConfig+0x240>)
 8003318:	689b      	ldr	r3, [r3, #8]
 800331a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800331e:	2b08      	cmp	r3, #8
 8003320:	d11c      	bne.n	800335c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003322:	4b44      	ldr	r3, [pc, #272]	; (8003434 <HAL_RCC_OscConfig+0x240>)
 8003324:	685b      	ldr	r3, [r3, #4]
 8003326:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800332a:	2b00      	cmp	r3, #0
 800332c:	d116      	bne.n	800335c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800332e:	4b41      	ldr	r3, [pc, #260]	; (8003434 <HAL_RCC_OscConfig+0x240>)
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	f003 0302 	and.w	r3, r3, #2
 8003336:	2b00      	cmp	r3, #0
 8003338:	d005      	beq.n	8003346 <HAL_RCC_OscConfig+0x152>
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	68db      	ldr	r3, [r3, #12]
 800333e:	2b01      	cmp	r3, #1
 8003340:	d001      	beq.n	8003346 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003342:	2301      	movs	r3, #1
 8003344:	e1c7      	b.n	80036d6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003346:	4b3b      	ldr	r3, [pc, #236]	; (8003434 <HAL_RCC_OscConfig+0x240>)
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	691b      	ldr	r3, [r3, #16]
 8003352:	00db      	lsls	r3, r3, #3
 8003354:	4937      	ldr	r1, [pc, #220]	; (8003434 <HAL_RCC_OscConfig+0x240>)
 8003356:	4313      	orrs	r3, r2
 8003358:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800335a:	e03a      	b.n	80033d2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	68db      	ldr	r3, [r3, #12]
 8003360:	2b00      	cmp	r3, #0
 8003362:	d020      	beq.n	80033a6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003364:	4b34      	ldr	r3, [pc, #208]	; (8003438 <HAL_RCC_OscConfig+0x244>)
 8003366:	2201      	movs	r2, #1
 8003368:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800336a:	f7ff fddd 	bl	8002f28 <HAL_GetTick>
 800336e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003370:	e008      	b.n	8003384 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003372:	f7ff fdd9 	bl	8002f28 <HAL_GetTick>
 8003376:	4602      	mov	r2, r0
 8003378:	693b      	ldr	r3, [r7, #16]
 800337a:	1ad3      	subs	r3, r2, r3
 800337c:	2b02      	cmp	r3, #2
 800337e:	d901      	bls.n	8003384 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003380:	2303      	movs	r3, #3
 8003382:	e1a8      	b.n	80036d6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003384:	4b2b      	ldr	r3, [pc, #172]	; (8003434 <HAL_RCC_OscConfig+0x240>)
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	f003 0302 	and.w	r3, r3, #2
 800338c:	2b00      	cmp	r3, #0
 800338e:	d0f0      	beq.n	8003372 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003390:	4b28      	ldr	r3, [pc, #160]	; (8003434 <HAL_RCC_OscConfig+0x240>)
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	691b      	ldr	r3, [r3, #16]
 800339c:	00db      	lsls	r3, r3, #3
 800339e:	4925      	ldr	r1, [pc, #148]	; (8003434 <HAL_RCC_OscConfig+0x240>)
 80033a0:	4313      	orrs	r3, r2
 80033a2:	600b      	str	r3, [r1, #0]
 80033a4:	e015      	b.n	80033d2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80033a6:	4b24      	ldr	r3, [pc, #144]	; (8003438 <HAL_RCC_OscConfig+0x244>)
 80033a8:	2200      	movs	r2, #0
 80033aa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80033ac:	f7ff fdbc 	bl	8002f28 <HAL_GetTick>
 80033b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80033b2:	e008      	b.n	80033c6 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80033b4:	f7ff fdb8 	bl	8002f28 <HAL_GetTick>
 80033b8:	4602      	mov	r2, r0
 80033ba:	693b      	ldr	r3, [r7, #16]
 80033bc:	1ad3      	subs	r3, r2, r3
 80033be:	2b02      	cmp	r3, #2
 80033c0:	d901      	bls.n	80033c6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80033c2:	2303      	movs	r3, #3
 80033c4:	e187      	b.n	80036d6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80033c6:	4b1b      	ldr	r3, [pc, #108]	; (8003434 <HAL_RCC_OscConfig+0x240>)
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	f003 0302 	and.w	r3, r3, #2
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d1f0      	bne.n	80033b4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	f003 0308 	and.w	r3, r3, #8
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d036      	beq.n	800344c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	695b      	ldr	r3, [r3, #20]
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d016      	beq.n	8003414 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80033e6:	4b15      	ldr	r3, [pc, #84]	; (800343c <HAL_RCC_OscConfig+0x248>)
 80033e8:	2201      	movs	r2, #1
 80033ea:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80033ec:	f7ff fd9c 	bl	8002f28 <HAL_GetTick>
 80033f0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80033f2:	e008      	b.n	8003406 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80033f4:	f7ff fd98 	bl	8002f28 <HAL_GetTick>
 80033f8:	4602      	mov	r2, r0
 80033fa:	693b      	ldr	r3, [r7, #16]
 80033fc:	1ad3      	subs	r3, r2, r3
 80033fe:	2b02      	cmp	r3, #2
 8003400:	d901      	bls.n	8003406 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003402:	2303      	movs	r3, #3
 8003404:	e167      	b.n	80036d6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003406:	4b0b      	ldr	r3, [pc, #44]	; (8003434 <HAL_RCC_OscConfig+0x240>)
 8003408:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800340a:	f003 0302 	and.w	r3, r3, #2
 800340e:	2b00      	cmp	r3, #0
 8003410:	d0f0      	beq.n	80033f4 <HAL_RCC_OscConfig+0x200>
 8003412:	e01b      	b.n	800344c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003414:	4b09      	ldr	r3, [pc, #36]	; (800343c <HAL_RCC_OscConfig+0x248>)
 8003416:	2200      	movs	r2, #0
 8003418:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800341a:	f7ff fd85 	bl	8002f28 <HAL_GetTick>
 800341e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003420:	e00e      	b.n	8003440 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003422:	f7ff fd81 	bl	8002f28 <HAL_GetTick>
 8003426:	4602      	mov	r2, r0
 8003428:	693b      	ldr	r3, [r7, #16]
 800342a:	1ad3      	subs	r3, r2, r3
 800342c:	2b02      	cmp	r3, #2
 800342e:	d907      	bls.n	8003440 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003430:	2303      	movs	r3, #3
 8003432:	e150      	b.n	80036d6 <HAL_RCC_OscConfig+0x4e2>
 8003434:	40023800 	.word	0x40023800
 8003438:	42470000 	.word	0x42470000
 800343c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003440:	4b88      	ldr	r3, [pc, #544]	; (8003664 <HAL_RCC_OscConfig+0x470>)
 8003442:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003444:	f003 0302 	and.w	r3, r3, #2
 8003448:	2b00      	cmp	r3, #0
 800344a:	d1ea      	bne.n	8003422 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	f003 0304 	and.w	r3, r3, #4
 8003454:	2b00      	cmp	r3, #0
 8003456:	f000 8097 	beq.w	8003588 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800345a:	2300      	movs	r3, #0
 800345c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800345e:	4b81      	ldr	r3, [pc, #516]	; (8003664 <HAL_RCC_OscConfig+0x470>)
 8003460:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003462:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003466:	2b00      	cmp	r3, #0
 8003468:	d10f      	bne.n	800348a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800346a:	2300      	movs	r3, #0
 800346c:	60bb      	str	r3, [r7, #8]
 800346e:	4b7d      	ldr	r3, [pc, #500]	; (8003664 <HAL_RCC_OscConfig+0x470>)
 8003470:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003472:	4a7c      	ldr	r2, [pc, #496]	; (8003664 <HAL_RCC_OscConfig+0x470>)
 8003474:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003478:	6413      	str	r3, [r2, #64]	; 0x40
 800347a:	4b7a      	ldr	r3, [pc, #488]	; (8003664 <HAL_RCC_OscConfig+0x470>)
 800347c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800347e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003482:	60bb      	str	r3, [r7, #8]
 8003484:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003486:	2301      	movs	r3, #1
 8003488:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800348a:	4b77      	ldr	r3, [pc, #476]	; (8003668 <HAL_RCC_OscConfig+0x474>)
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003492:	2b00      	cmp	r3, #0
 8003494:	d118      	bne.n	80034c8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003496:	4b74      	ldr	r3, [pc, #464]	; (8003668 <HAL_RCC_OscConfig+0x474>)
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	4a73      	ldr	r2, [pc, #460]	; (8003668 <HAL_RCC_OscConfig+0x474>)
 800349c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80034a0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80034a2:	f7ff fd41 	bl	8002f28 <HAL_GetTick>
 80034a6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80034a8:	e008      	b.n	80034bc <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80034aa:	f7ff fd3d 	bl	8002f28 <HAL_GetTick>
 80034ae:	4602      	mov	r2, r0
 80034b0:	693b      	ldr	r3, [r7, #16]
 80034b2:	1ad3      	subs	r3, r2, r3
 80034b4:	2b02      	cmp	r3, #2
 80034b6:	d901      	bls.n	80034bc <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80034b8:	2303      	movs	r3, #3
 80034ba:	e10c      	b.n	80036d6 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80034bc:	4b6a      	ldr	r3, [pc, #424]	; (8003668 <HAL_RCC_OscConfig+0x474>)
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	d0f0      	beq.n	80034aa <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	689b      	ldr	r3, [r3, #8]
 80034cc:	2b01      	cmp	r3, #1
 80034ce:	d106      	bne.n	80034de <HAL_RCC_OscConfig+0x2ea>
 80034d0:	4b64      	ldr	r3, [pc, #400]	; (8003664 <HAL_RCC_OscConfig+0x470>)
 80034d2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80034d4:	4a63      	ldr	r2, [pc, #396]	; (8003664 <HAL_RCC_OscConfig+0x470>)
 80034d6:	f043 0301 	orr.w	r3, r3, #1
 80034da:	6713      	str	r3, [r2, #112]	; 0x70
 80034dc:	e01c      	b.n	8003518 <HAL_RCC_OscConfig+0x324>
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	689b      	ldr	r3, [r3, #8]
 80034e2:	2b05      	cmp	r3, #5
 80034e4:	d10c      	bne.n	8003500 <HAL_RCC_OscConfig+0x30c>
 80034e6:	4b5f      	ldr	r3, [pc, #380]	; (8003664 <HAL_RCC_OscConfig+0x470>)
 80034e8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80034ea:	4a5e      	ldr	r2, [pc, #376]	; (8003664 <HAL_RCC_OscConfig+0x470>)
 80034ec:	f043 0304 	orr.w	r3, r3, #4
 80034f0:	6713      	str	r3, [r2, #112]	; 0x70
 80034f2:	4b5c      	ldr	r3, [pc, #368]	; (8003664 <HAL_RCC_OscConfig+0x470>)
 80034f4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80034f6:	4a5b      	ldr	r2, [pc, #364]	; (8003664 <HAL_RCC_OscConfig+0x470>)
 80034f8:	f043 0301 	orr.w	r3, r3, #1
 80034fc:	6713      	str	r3, [r2, #112]	; 0x70
 80034fe:	e00b      	b.n	8003518 <HAL_RCC_OscConfig+0x324>
 8003500:	4b58      	ldr	r3, [pc, #352]	; (8003664 <HAL_RCC_OscConfig+0x470>)
 8003502:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003504:	4a57      	ldr	r2, [pc, #348]	; (8003664 <HAL_RCC_OscConfig+0x470>)
 8003506:	f023 0301 	bic.w	r3, r3, #1
 800350a:	6713      	str	r3, [r2, #112]	; 0x70
 800350c:	4b55      	ldr	r3, [pc, #340]	; (8003664 <HAL_RCC_OscConfig+0x470>)
 800350e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003510:	4a54      	ldr	r2, [pc, #336]	; (8003664 <HAL_RCC_OscConfig+0x470>)
 8003512:	f023 0304 	bic.w	r3, r3, #4
 8003516:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	689b      	ldr	r3, [r3, #8]
 800351c:	2b00      	cmp	r3, #0
 800351e:	d015      	beq.n	800354c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003520:	f7ff fd02 	bl	8002f28 <HAL_GetTick>
 8003524:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003526:	e00a      	b.n	800353e <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003528:	f7ff fcfe 	bl	8002f28 <HAL_GetTick>
 800352c:	4602      	mov	r2, r0
 800352e:	693b      	ldr	r3, [r7, #16]
 8003530:	1ad3      	subs	r3, r2, r3
 8003532:	f241 3288 	movw	r2, #5000	; 0x1388
 8003536:	4293      	cmp	r3, r2
 8003538:	d901      	bls.n	800353e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800353a:	2303      	movs	r3, #3
 800353c:	e0cb      	b.n	80036d6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800353e:	4b49      	ldr	r3, [pc, #292]	; (8003664 <HAL_RCC_OscConfig+0x470>)
 8003540:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003542:	f003 0302 	and.w	r3, r3, #2
 8003546:	2b00      	cmp	r3, #0
 8003548:	d0ee      	beq.n	8003528 <HAL_RCC_OscConfig+0x334>
 800354a:	e014      	b.n	8003576 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800354c:	f7ff fcec 	bl	8002f28 <HAL_GetTick>
 8003550:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003552:	e00a      	b.n	800356a <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003554:	f7ff fce8 	bl	8002f28 <HAL_GetTick>
 8003558:	4602      	mov	r2, r0
 800355a:	693b      	ldr	r3, [r7, #16]
 800355c:	1ad3      	subs	r3, r2, r3
 800355e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003562:	4293      	cmp	r3, r2
 8003564:	d901      	bls.n	800356a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003566:	2303      	movs	r3, #3
 8003568:	e0b5      	b.n	80036d6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800356a:	4b3e      	ldr	r3, [pc, #248]	; (8003664 <HAL_RCC_OscConfig+0x470>)
 800356c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800356e:	f003 0302 	and.w	r3, r3, #2
 8003572:	2b00      	cmp	r3, #0
 8003574:	d1ee      	bne.n	8003554 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003576:	7dfb      	ldrb	r3, [r7, #23]
 8003578:	2b01      	cmp	r3, #1
 800357a:	d105      	bne.n	8003588 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800357c:	4b39      	ldr	r3, [pc, #228]	; (8003664 <HAL_RCC_OscConfig+0x470>)
 800357e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003580:	4a38      	ldr	r2, [pc, #224]	; (8003664 <HAL_RCC_OscConfig+0x470>)
 8003582:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003586:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	699b      	ldr	r3, [r3, #24]
 800358c:	2b00      	cmp	r3, #0
 800358e:	f000 80a1 	beq.w	80036d4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003592:	4b34      	ldr	r3, [pc, #208]	; (8003664 <HAL_RCC_OscConfig+0x470>)
 8003594:	689b      	ldr	r3, [r3, #8]
 8003596:	f003 030c 	and.w	r3, r3, #12
 800359a:	2b08      	cmp	r3, #8
 800359c:	d05c      	beq.n	8003658 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	699b      	ldr	r3, [r3, #24]
 80035a2:	2b02      	cmp	r3, #2
 80035a4:	d141      	bne.n	800362a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80035a6:	4b31      	ldr	r3, [pc, #196]	; (800366c <HAL_RCC_OscConfig+0x478>)
 80035a8:	2200      	movs	r2, #0
 80035aa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035ac:	f7ff fcbc 	bl	8002f28 <HAL_GetTick>
 80035b0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80035b2:	e008      	b.n	80035c6 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80035b4:	f7ff fcb8 	bl	8002f28 <HAL_GetTick>
 80035b8:	4602      	mov	r2, r0
 80035ba:	693b      	ldr	r3, [r7, #16]
 80035bc:	1ad3      	subs	r3, r2, r3
 80035be:	2b02      	cmp	r3, #2
 80035c0:	d901      	bls.n	80035c6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80035c2:	2303      	movs	r3, #3
 80035c4:	e087      	b.n	80036d6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80035c6:	4b27      	ldr	r3, [pc, #156]	; (8003664 <HAL_RCC_OscConfig+0x470>)
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d1f0      	bne.n	80035b4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	69da      	ldr	r2, [r3, #28]
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	6a1b      	ldr	r3, [r3, #32]
 80035da:	431a      	orrs	r2, r3
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035e0:	019b      	lsls	r3, r3, #6
 80035e2:	431a      	orrs	r2, r3
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035e8:	085b      	lsrs	r3, r3, #1
 80035ea:	3b01      	subs	r3, #1
 80035ec:	041b      	lsls	r3, r3, #16
 80035ee:	431a      	orrs	r2, r3
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035f4:	061b      	lsls	r3, r3, #24
 80035f6:	491b      	ldr	r1, [pc, #108]	; (8003664 <HAL_RCC_OscConfig+0x470>)
 80035f8:	4313      	orrs	r3, r2
 80035fa:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80035fc:	4b1b      	ldr	r3, [pc, #108]	; (800366c <HAL_RCC_OscConfig+0x478>)
 80035fe:	2201      	movs	r2, #1
 8003600:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003602:	f7ff fc91 	bl	8002f28 <HAL_GetTick>
 8003606:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003608:	e008      	b.n	800361c <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800360a:	f7ff fc8d 	bl	8002f28 <HAL_GetTick>
 800360e:	4602      	mov	r2, r0
 8003610:	693b      	ldr	r3, [r7, #16]
 8003612:	1ad3      	subs	r3, r2, r3
 8003614:	2b02      	cmp	r3, #2
 8003616:	d901      	bls.n	800361c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003618:	2303      	movs	r3, #3
 800361a:	e05c      	b.n	80036d6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800361c:	4b11      	ldr	r3, [pc, #68]	; (8003664 <HAL_RCC_OscConfig+0x470>)
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003624:	2b00      	cmp	r3, #0
 8003626:	d0f0      	beq.n	800360a <HAL_RCC_OscConfig+0x416>
 8003628:	e054      	b.n	80036d4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800362a:	4b10      	ldr	r3, [pc, #64]	; (800366c <HAL_RCC_OscConfig+0x478>)
 800362c:	2200      	movs	r2, #0
 800362e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003630:	f7ff fc7a 	bl	8002f28 <HAL_GetTick>
 8003634:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003636:	e008      	b.n	800364a <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003638:	f7ff fc76 	bl	8002f28 <HAL_GetTick>
 800363c:	4602      	mov	r2, r0
 800363e:	693b      	ldr	r3, [r7, #16]
 8003640:	1ad3      	subs	r3, r2, r3
 8003642:	2b02      	cmp	r3, #2
 8003644:	d901      	bls.n	800364a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003646:	2303      	movs	r3, #3
 8003648:	e045      	b.n	80036d6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800364a:	4b06      	ldr	r3, [pc, #24]	; (8003664 <HAL_RCC_OscConfig+0x470>)
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003652:	2b00      	cmp	r3, #0
 8003654:	d1f0      	bne.n	8003638 <HAL_RCC_OscConfig+0x444>
 8003656:	e03d      	b.n	80036d4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	699b      	ldr	r3, [r3, #24]
 800365c:	2b01      	cmp	r3, #1
 800365e:	d107      	bne.n	8003670 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003660:	2301      	movs	r3, #1
 8003662:	e038      	b.n	80036d6 <HAL_RCC_OscConfig+0x4e2>
 8003664:	40023800 	.word	0x40023800
 8003668:	40007000 	.word	0x40007000
 800366c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003670:	4b1b      	ldr	r3, [pc, #108]	; (80036e0 <HAL_RCC_OscConfig+0x4ec>)
 8003672:	685b      	ldr	r3, [r3, #4]
 8003674:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	699b      	ldr	r3, [r3, #24]
 800367a:	2b01      	cmp	r3, #1
 800367c:	d028      	beq.n	80036d0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003688:	429a      	cmp	r2, r3
 800368a:	d121      	bne.n	80036d0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003696:	429a      	cmp	r2, r3
 8003698:	d11a      	bne.n	80036d0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800369a:	68fa      	ldr	r2, [r7, #12]
 800369c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80036a0:	4013      	ands	r3, r2
 80036a2:	687a      	ldr	r2, [r7, #4]
 80036a4:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80036a6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80036a8:	4293      	cmp	r3, r2
 80036aa:	d111      	bne.n	80036d0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80036b6:	085b      	lsrs	r3, r3, #1
 80036b8:	3b01      	subs	r3, #1
 80036ba:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80036bc:	429a      	cmp	r2, r3
 80036be:	d107      	bne.n	80036d0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036ca:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80036cc:	429a      	cmp	r2, r3
 80036ce:	d001      	beq.n	80036d4 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80036d0:	2301      	movs	r3, #1
 80036d2:	e000      	b.n	80036d6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80036d4:	2300      	movs	r3, #0
}
 80036d6:	4618      	mov	r0, r3
 80036d8:	3718      	adds	r7, #24
 80036da:	46bd      	mov	sp, r7
 80036dc:	bd80      	pop	{r7, pc}
 80036de:	bf00      	nop
 80036e0:	40023800 	.word	0x40023800

080036e4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80036e4:	b580      	push	{r7, lr}
 80036e6:	b084      	sub	sp, #16
 80036e8:	af00      	add	r7, sp, #0
 80036ea:	6078      	str	r0, [r7, #4]
 80036ec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d101      	bne.n	80036f8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80036f4:	2301      	movs	r3, #1
 80036f6:	e0cc      	b.n	8003892 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80036f8:	4b68      	ldr	r3, [pc, #416]	; (800389c <HAL_RCC_ClockConfig+0x1b8>)
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	f003 030f 	and.w	r3, r3, #15
 8003700:	683a      	ldr	r2, [r7, #0]
 8003702:	429a      	cmp	r2, r3
 8003704:	d90c      	bls.n	8003720 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003706:	4b65      	ldr	r3, [pc, #404]	; (800389c <HAL_RCC_ClockConfig+0x1b8>)
 8003708:	683a      	ldr	r2, [r7, #0]
 800370a:	b2d2      	uxtb	r2, r2
 800370c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800370e:	4b63      	ldr	r3, [pc, #396]	; (800389c <HAL_RCC_ClockConfig+0x1b8>)
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	f003 030f 	and.w	r3, r3, #15
 8003716:	683a      	ldr	r2, [r7, #0]
 8003718:	429a      	cmp	r2, r3
 800371a:	d001      	beq.n	8003720 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800371c:	2301      	movs	r3, #1
 800371e:	e0b8      	b.n	8003892 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	f003 0302 	and.w	r3, r3, #2
 8003728:	2b00      	cmp	r3, #0
 800372a:	d020      	beq.n	800376e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	f003 0304 	and.w	r3, r3, #4
 8003734:	2b00      	cmp	r3, #0
 8003736:	d005      	beq.n	8003744 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003738:	4b59      	ldr	r3, [pc, #356]	; (80038a0 <HAL_RCC_ClockConfig+0x1bc>)
 800373a:	689b      	ldr	r3, [r3, #8]
 800373c:	4a58      	ldr	r2, [pc, #352]	; (80038a0 <HAL_RCC_ClockConfig+0x1bc>)
 800373e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003742:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	f003 0308 	and.w	r3, r3, #8
 800374c:	2b00      	cmp	r3, #0
 800374e:	d005      	beq.n	800375c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003750:	4b53      	ldr	r3, [pc, #332]	; (80038a0 <HAL_RCC_ClockConfig+0x1bc>)
 8003752:	689b      	ldr	r3, [r3, #8]
 8003754:	4a52      	ldr	r2, [pc, #328]	; (80038a0 <HAL_RCC_ClockConfig+0x1bc>)
 8003756:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800375a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800375c:	4b50      	ldr	r3, [pc, #320]	; (80038a0 <HAL_RCC_ClockConfig+0x1bc>)
 800375e:	689b      	ldr	r3, [r3, #8]
 8003760:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	689b      	ldr	r3, [r3, #8]
 8003768:	494d      	ldr	r1, [pc, #308]	; (80038a0 <HAL_RCC_ClockConfig+0x1bc>)
 800376a:	4313      	orrs	r3, r2
 800376c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	f003 0301 	and.w	r3, r3, #1
 8003776:	2b00      	cmp	r3, #0
 8003778:	d044      	beq.n	8003804 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	685b      	ldr	r3, [r3, #4]
 800377e:	2b01      	cmp	r3, #1
 8003780:	d107      	bne.n	8003792 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003782:	4b47      	ldr	r3, [pc, #284]	; (80038a0 <HAL_RCC_ClockConfig+0x1bc>)
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800378a:	2b00      	cmp	r3, #0
 800378c:	d119      	bne.n	80037c2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800378e:	2301      	movs	r3, #1
 8003790:	e07f      	b.n	8003892 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	685b      	ldr	r3, [r3, #4]
 8003796:	2b02      	cmp	r3, #2
 8003798:	d003      	beq.n	80037a2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800379e:	2b03      	cmp	r3, #3
 80037a0:	d107      	bne.n	80037b2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80037a2:	4b3f      	ldr	r3, [pc, #252]	; (80038a0 <HAL_RCC_ClockConfig+0x1bc>)
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d109      	bne.n	80037c2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80037ae:	2301      	movs	r3, #1
 80037b0:	e06f      	b.n	8003892 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80037b2:	4b3b      	ldr	r3, [pc, #236]	; (80038a0 <HAL_RCC_ClockConfig+0x1bc>)
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	f003 0302 	and.w	r3, r3, #2
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	d101      	bne.n	80037c2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80037be:	2301      	movs	r3, #1
 80037c0:	e067      	b.n	8003892 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80037c2:	4b37      	ldr	r3, [pc, #220]	; (80038a0 <HAL_RCC_ClockConfig+0x1bc>)
 80037c4:	689b      	ldr	r3, [r3, #8]
 80037c6:	f023 0203 	bic.w	r2, r3, #3
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	685b      	ldr	r3, [r3, #4]
 80037ce:	4934      	ldr	r1, [pc, #208]	; (80038a0 <HAL_RCC_ClockConfig+0x1bc>)
 80037d0:	4313      	orrs	r3, r2
 80037d2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80037d4:	f7ff fba8 	bl	8002f28 <HAL_GetTick>
 80037d8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80037da:	e00a      	b.n	80037f2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80037dc:	f7ff fba4 	bl	8002f28 <HAL_GetTick>
 80037e0:	4602      	mov	r2, r0
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	1ad3      	subs	r3, r2, r3
 80037e6:	f241 3288 	movw	r2, #5000	; 0x1388
 80037ea:	4293      	cmp	r3, r2
 80037ec:	d901      	bls.n	80037f2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80037ee:	2303      	movs	r3, #3
 80037f0:	e04f      	b.n	8003892 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80037f2:	4b2b      	ldr	r3, [pc, #172]	; (80038a0 <HAL_RCC_ClockConfig+0x1bc>)
 80037f4:	689b      	ldr	r3, [r3, #8]
 80037f6:	f003 020c 	and.w	r2, r3, #12
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	685b      	ldr	r3, [r3, #4]
 80037fe:	009b      	lsls	r3, r3, #2
 8003800:	429a      	cmp	r2, r3
 8003802:	d1eb      	bne.n	80037dc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003804:	4b25      	ldr	r3, [pc, #148]	; (800389c <HAL_RCC_ClockConfig+0x1b8>)
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	f003 030f 	and.w	r3, r3, #15
 800380c:	683a      	ldr	r2, [r7, #0]
 800380e:	429a      	cmp	r2, r3
 8003810:	d20c      	bcs.n	800382c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003812:	4b22      	ldr	r3, [pc, #136]	; (800389c <HAL_RCC_ClockConfig+0x1b8>)
 8003814:	683a      	ldr	r2, [r7, #0]
 8003816:	b2d2      	uxtb	r2, r2
 8003818:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800381a:	4b20      	ldr	r3, [pc, #128]	; (800389c <HAL_RCC_ClockConfig+0x1b8>)
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	f003 030f 	and.w	r3, r3, #15
 8003822:	683a      	ldr	r2, [r7, #0]
 8003824:	429a      	cmp	r2, r3
 8003826:	d001      	beq.n	800382c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003828:	2301      	movs	r3, #1
 800382a:	e032      	b.n	8003892 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	f003 0304 	and.w	r3, r3, #4
 8003834:	2b00      	cmp	r3, #0
 8003836:	d008      	beq.n	800384a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003838:	4b19      	ldr	r3, [pc, #100]	; (80038a0 <HAL_RCC_ClockConfig+0x1bc>)
 800383a:	689b      	ldr	r3, [r3, #8]
 800383c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	68db      	ldr	r3, [r3, #12]
 8003844:	4916      	ldr	r1, [pc, #88]	; (80038a0 <HAL_RCC_ClockConfig+0x1bc>)
 8003846:	4313      	orrs	r3, r2
 8003848:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	f003 0308 	and.w	r3, r3, #8
 8003852:	2b00      	cmp	r3, #0
 8003854:	d009      	beq.n	800386a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003856:	4b12      	ldr	r3, [pc, #72]	; (80038a0 <HAL_RCC_ClockConfig+0x1bc>)
 8003858:	689b      	ldr	r3, [r3, #8]
 800385a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	691b      	ldr	r3, [r3, #16]
 8003862:	00db      	lsls	r3, r3, #3
 8003864:	490e      	ldr	r1, [pc, #56]	; (80038a0 <HAL_RCC_ClockConfig+0x1bc>)
 8003866:	4313      	orrs	r3, r2
 8003868:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800386a:	f000 f821 	bl	80038b0 <HAL_RCC_GetSysClockFreq>
 800386e:	4602      	mov	r2, r0
 8003870:	4b0b      	ldr	r3, [pc, #44]	; (80038a0 <HAL_RCC_ClockConfig+0x1bc>)
 8003872:	689b      	ldr	r3, [r3, #8]
 8003874:	091b      	lsrs	r3, r3, #4
 8003876:	f003 030f 	and.w	r3, r3, #15
 800387a:	490a      	ldr	r1, [pc, #40]	; (80038a4 <HAL_RCC_ClockConfig+0x1c0>)
 800387c:	5ccb      	ldrb	r3, [r1, r3]
 800387e:	fa22 f303 	lsr.w	r3, r2, r3
 8003882:	4a09      	ldr	r2, [pc, #36]	; (80038a8 <HAL_RCC_ClockConfig+0x1c4>)
 8003884:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003886:	4b09      	ldr	r3, [pc, #36]	; (80038ac <HAL_RCC_ClockConfig+0x1c8>)
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	4618      	mov	r0, r3
 800388c:	f7ff fb08 	bl	8002ea0 <HAL_InitTick>

  return HAL_OK;
 8003890:	2300      	movs	r3, #0
}
 8003892:	4618      	mov	r0, r3
 8003894:	3710      	adds	r7, #16
 8003896:	46bd      	mov	sp, r7
 8003898:	bd80      	pop	{r7, pc}
 800389a:	bf00      	nop
 800389c:	40023c00 	.word	0x40023c00
 80038a0:	40023800 	.word	0x40023800
 80038a4:	08009d58 	.word	0x08009d58
 80038a8:	20000000 	.word	0x20000000
 80038ac:	20000004 	.word	0x20000004

080038b0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80038b0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80038b4:	b094      	sub	sp, #80	; 0x50
 80038b6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80038b8:	2300      	movs	r3, #0
 80038ba:	647b      	str	r3, [r7, #68]	; 0x44
 80038bc:	2300      	movs	r3, #0
 80038be:	64fb      	str	r3, [r7, #76]	; 0x4c
 80038c0:	2300      	movs	r3, #0
 80038c2:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 80038c4:	2300      	movs	r3, #0
 80038c6:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80038c8:	4b79      	ldr	r3, [pc, #484]	; (8003ab0 <HAL_RCC_GetSysClockFreq+0x200>)
 80038ca:	689b      	ldr	r3, [r3, #8]
 80038cc:	f003 030c 	and.w	r3, r3, #12
 80038d0:	2b08      	cmp	r3, #8
 80038d2:	d00d      	beq.n	80038f0 <HAL_RCC_GetSysClockFreq+0x40>
 80038d4:	2b08      	cmp	r3, #8
 80038d6:	f200 80e1 	bhi.w	8003a9c <HAL_RCC_GetSysClockFreq+0x1ec>
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d002      	beq.n	80038e4 <HAL_RCC_GetSysClockFreq+0x34>
 80038de:	2b04      	cmp	r3, #4
 80038e0:	d003      	beq.n	80038ea <HAL_RCC_GetSysClockFreq+0x3a>
 80038e2:	e0db      	b.n	8003a9c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80038e4:	4b73      	ldr	r3, [pc, #460]	; (8003ab4 <HAL_RCC_GetSysClockFreq+0x204>)
 80038e6:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 80038e8:	e0db      	b.n	8003aa2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80038ea:	4b73      	ldr	r3, [pc, #460]	; (8003ab8 <HAL_RCC_GetSysClockFreq+0x208>)
 80038ec:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80038ee:	e0d8      	b.n	8003aa2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80038f0:	4b6f      	ldr	r3, [pc, #444]	; (8003ab0 <HAL_RCC_GetSysClockFreq+0x200>)
 80038f2:	685b      	ldr	r3, [r3, #4]
 80038f4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80038f8:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80038fa:	4b6d      	ldr	r3, [pc, #436]	; (8003ab0 <HAL_RCC_GetSysClockFreq+0x200>)
 80038fc:	685b      	ldr	r3, [r3, #4]
 80038fe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003902:	2b00      	cmp	r3, #0
 8003904:	d063      	beq.n	80039ce <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003906:	4b6a      	ldr	r3, [pc, #424]	; (8003ab0 <HAL_RCC_GetSysClockFreq+0x200>)
 8003908:	685b      	ldr	r3, [r3, #4]
 800390a:	099b      	lsrs	r3, r3, #6
 800390c:	2200      	movs	r2, #0
 800390e:	63bb      	str	r3, [r7, #56]	; 0x38
 8003910:	63fa      	str	r2, [r7, #60]	; 0x3c
 8003912:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003914:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003918:	633b      	str	r3, [r7, #48]	; 0x30
 800391a:	2300      	movs	r3, #0
 800391c:	637b      	str	r3, [r7, #52]	; 0x34
 800391e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8003922:	4622      	mov	r2, r4
 8003924:	462b      	mov	r3, r5
 8003926:	f04f 0000 	mov.w	r0, #0
 800392a:	f04f 0100 	mov.w	r1, #0
 800392e:	0159      	lsls	r1, r3, #5
 8003930:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003934:	0150      	lsls	r0, r2, #5
 8003936:	4602      	mov	r2, r0
 8003938:	460b      	mov	r3, r1
 800393a:	4621      	mov	r1, r4
 800393c:	1a51      	subs	r1, r2, r1
 800393e:	6139      	str	r1, [r7, #16]
 8003940:	4629      	mov	r1, r5
 8003942:	eb63 0301 	sbc.w	r3, r3, r1
 8003946:	617b      	str	r3, [r7, #20]
 8003948:	f04f 0200 	mov.w	r2, #0
 800394c:	f04f 0300 	mov.w	r3, #0
 8003950:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003954:	4659      	mov	r1, fp
 8003956:	018b      	lsls	r3, r1, #6
 8003958:	4651      	mov	r1, sl
 800395a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800395e:	4651      	mov	r1, sl
 8003960:	018a      	lsls	r2, r1, #6
 8003962:	4651      	mov	r1, sl
 8003964:	ebb2 0801 	subs.w	r8, r2, r1
 8003968:	4659      	mov	r1, fp
 800396a:	eb63 0901 	sbc.w	r9, r3, r1
 800396e:	f04f 0200 	mov.w	r2, #0
 8003972:	f04f 0300 	mov.w	r3, #0
 8003976:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800397a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800397e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003982:	4690      	mov	r8, r2
 8003984:	4699      	mov	r9, r3
 8003986:	4623      	mov	r3, r4
 8003988:	eb18 0303 	adds.w	r3, r8, r3
 800398c:	60bb      	str	r3, [r7, #8]
 800398e:	462b      	mov	r3, r5
 8003990:	eb49 0303 	adc.w	r3, r9, r3
 8003994:	60fb      	str	r3, [r7, #12]
 8003996:	f04f 0200 	mov.w	r2, #0
 800399a:	f04f 0300 	mov.w	r3, #0
 800399e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80039a2:	4629      	mov	r1, r5
 80039a4:	024b      	lsls	r3, r1, #9
 80039a6:	4621      	mov	r1, r4
 80039a8:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80039ac:	4621      	mov	r1, r4
 80039ae:	024a      	lsls	r2, r1, #9
 80039b0:	4610      	mov	r0, r2
 80039b2:	4619      	mov	r1, r3
 80039b4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80039b6:	2200      	movs	r2, #0
 80039b8:	62bb      	str	r3, [r7, #40]	; 0x28
 80039ba:	62fa      	str	r2, [r7, #44]	; 0x2c
 80039bc:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80039c0:	f7fd f972 	bl	8000ca8 <__aeabi_uldivmod>
 80039c4:	4602      	mov	r2, r0
 80039c6:	460b      	mov	r3, r1
 80039c8:	4613      	mov	r3, r2
 80039ca:	64fb      	str	r3, [r7, #76]	; 0x4c
 80039cc:	e058      	b.n	8003a80 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80039ce:	4b38      	ldr	r3, [pc, #224]	; (8003ab0 <HAL_RCC_GetSysClockFreq+0x200>)
 80039d0:	685b      	ldr	r3, [r3, #4]
 80039d2:	099b      	lsrs	r3, r3, #6
 80039d4:	2200      	movs	r2, #0
 80039d6:	4618      	mov	r0, r3
 80039d8:	4611      	mov	r1, r2
 80039da:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80039de:	623b      	str	r3, [r7, #32]
 80039e0:	2300      	movs	r3, #0
 80039e2:	627b      	str	r3, [r7, #36]	; 0x24
 80039e4:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80039e8:	4642      	mov	r2, r8
 80039ea:	464b      	mov	r3, r9
 80039ec:	f04f 0000 	mov.w	r0, #0
 80039f0:	f04f 0100 	mov.w	r1, #0
 80039f4:	0159      	lsls	r1, r3, #5
 80039f6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80039fa:	0150      	lsls	r0, r2, #5
 80039fc:	4602      	mov	r2, r0
 80039fe:	460b      	mov	r3, r1
 8003a00:	4641      	mov	r1, r8
 8003a02:	ebb2 0a01 	subs.w	sl, r2, r1
 8003a06:	4649      	mov	r1, r9
 8003a08:	eb63 0b01 	sbc.w	fp, r3, r1
 8003a0c:	f04f 0200 	mov.w	r2, #0
 8003a10:	f04f 0300 	mov.w	r3, #0
 8003a14:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003a18:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003a1c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003a20:	ebb2 040a 	subs.w	r4, r2, sl
 8003a24:	eb63 050b 	sbc.w	r5, r3, fp
 8003a28:	f04f 0200 	mov.w	r2, #0
 8003a2c:	f04f 0300 	mov.w	r3, #0
 8003a30:	00eb      	lsls	r3, r5, #3
 8003a32:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003a36:	00e2      	lsls	r2, r4, #3
 8003a38:	4614      	mov	r4, r2
 8003a3a:	461d      	mov	r5, r3
 8003a3c:	4643      	mov	r3, r8
 8003a3e:	18e3      	adds	r3, r4, r3
 8003a40:	603b      	str	r3, [r7, #0]
 8003a42:	464b      	mov	r3, r9
 8003a44:	eb45 0303 	adc.w	r3, r5, r3
 8003a48:	607b      	str	r3, [r7, #4]
 8003a4a:	f04f 0200 	mov.w	r2, #0
 8003a4e:	f04f 0300 	mov.w	r3, #0
 8003a52:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003a56:	4629      	mov	r1, r5
 8003a58:	028b      	lsls	r3, r1, #10
 8003a5a:	4621      	mov	r1, r4
 8003a5c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003a60:	4621      	mov	r1, r4
 8003a62:	028a      	lsls	r2, r1, #10
 8003a64:	4610      	mov	r0, r2
 8003a66:	4619      	mov	r1, r3
 8003a68:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003a6a:	2200      	movs	r2, #0
 8003a6c:	61bb      	str	r3, [r7, #24]
 8003a6e:	61fa      	str	r2, [r7, #28]
 8003a70:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003a74:	f7fd f918 	bl	8000ca8 <__aeabi_uldivmod>
 8003a78:	4602      	mov	r2, r0
 8003a7a:	460b      	mov	r3, r1
 8003a7c:	4613      	mov	r3, r2
 8003a7e:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003a80:	4b0b      	ldr	r3, [pc, #44]	; (8003ab0 <HAL_RCC_GetSysClockFreq+0x200>)
 8003a82:	685b      	ldr	r3, [r3, #4]
 8003a84:	0c1b      	lsrs	r3, r3, #16
 8003a86:	f003 0303 	and.w	r3, r3, #3
 8003a8a:	3301      	adds	r3, #1
 8003a8c:	005b      	lsls	r3, r3, #1
 8003a8e:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8003a90:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003a92:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003a94:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a98:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003a9a:	e002      	b.n	8003aa2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003a9c:	4b05      	ldr	r3, [pc, #20]	; (8003ab4 <HAL_RCC_GetSysClockFreq+0x204>)
 8003a9e:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003aa0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003aa2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8003aa4:	4618      	mov	r0, r3
 8003aa6:	3750      	adds	r7, #80	; 0x50
 8003aa8:	46bd      	mov	sp, r7
 8003aaa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003aae:	bf00      	nop
 8003ab0:	40023800 	.word	0x40023800
 8003ab4:	00f42400 	.word	0x00f42400
 8003ab8:	007a1200 	.word	0x007a1200

08003abc <LL_EXTI_EnableIT_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine)
{
 8003abc:	b480      	push	{r7}
 8003abe:	b083      	sub	sp, #12
 8003ac0:	af00      	add	r7, sp, #0
 8003ac2:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR, ExtiLine);
 8003ac4:	4b05      	ldr	r3, [pc, #20]	; (8003adc <LL_EXTI_EnableIT_0_31+0x20>)
 8003ac6:	681a      	ldr	r2, [r3, #0]
 8003ac8:	4904      	ldr	r1, [pc, #16]	; (8003adc <LL_EXTI_EnableIT_0_31+0x20>)
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	4313      	orrs	r3, r2
 8003ace:	600b      	str	r3, [r1, #0]
}
 8003ad0:	bf00      	nop
 8003ad2:	370c      	adds	r7, #12
 8003ad4:	46bd      	mov	sp, r7
 8003ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ada:	4770      	bx	lr
 8003adc:	40013c00 	.word	0x40013c00

08003ae0 <LL_EXTI_DisableIT_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableIT_0_31(uint32_t ExtiLine)
{
 8003ae0:	b480      	push	{r7}
 8003ae2:	b083      	sub	sp, #12
 8003ae4:	af00      	add	r7, sp, #0
 8003ae6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR, ExtiLine);
 8003ae8:	4b06      	ldr	r3, [pc, #24]	; (8003b04 <LL_EXTI_DisableIT_0_31+0x24>)
 8003aea:	681a      	ldr	r2, [r3, #0]
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	43db      	mvns	r3, r3
 8003af0:	4904      	ldr	r1, [pc, #16]	; (8003b04 <LL_EXTI_DisableIT_0_31+0x24>)
 8003af2:	4013      	ands	r3, r2
 8003af4:	600b      	str	r3, [r1, #0]
}
 8003af6:	bf00      	nop
 8003af8:	370c      	adds	r7, #12
 8003afa:	46bd      	mov	sp, r7
 8003afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b00:	4770      	bx	lr
 8003b02:	bf00      	nop
 8003b04:	40013c00 	.word	0x40013c00

08003b08 <LL_EXTI_EnableEvent_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableEvent_0_31(uint32_t ExtiLine)
{
 8003b08:	b480      	push	{r7}
 8003b0a:	b083      	sub	sp, #12
 8003b0c:	af00      	add	r7, sp, #0
 8003b0e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR, ExtiLine);
 8003b10:	4b05      	ldr	r3, [pc, #20]	; (8003b28 <LL_EXTI_EnableEvent_0_31+0x20>)
 8003b12:	685a      	ldr	r2, [r3, #4]
 8003b14:	4904      	ldr	r1, [pc, #16]	; (8003b28 <LL_EXTI_EnableEvent_0_31+0x20>)
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	4313      	orrs	r3, r2
 8003b1a:	604b      	str	r3, [r1, #4]

}
 8003b1c:	bf00      	nop
 8003b1e:	370c      	adds	r7, #12
 8003b20:	46bd      	mov	sp, r7
 8003b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b26:	4770      	bx	lr
 8003b28:	40013c00 	.word	0x40013c00

08003b2c <LL_EXTI_DisableEvent_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableEvent_0_31(uint32_t ExtiLine)
{
 8003b2c:	b480      	push	{r7}
 8003b2e:	b083      	sub	sp, #12
 8003b30:	af00      	add	r7, sp, #0
 8003b32:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR, ExtiLine);
 8003b34:	4b06      	ldr	r3, [pc, #24]	; (8003b50 <LL_EXTI_DisableEvent_0_31+0x24>)
 8003b36:	685a      	ldr	r2, [r3, #4]
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	43db      	mvns	r3, r3
 8003b3c:	4904      	ldr	r1, [pc, #16]	; (8003b50 <LL_EXTI_DisableEvent_0_31+0x24>)
 8003b3e:	4013      	ands	r3, r2
 8003b40:	604b      	str	r3, [r1, #4]
}
 8003b42:	bf00      	nop
 8003b44:	370c      	adds	r7, #12
 8003b46:	46bd      	mov	sp, r7
 8003b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b4c:	4770      	bx	lr
 8003b4e:	bf00      	nop
 8003b50:	40013c00 	.word	0x40013c00

08003b54 <LL_EXTI_EnableRisingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine)
{
 8003b54:	b480      	push	{r7}
 8003b56:	b083      	sub	sp, #12
 8003b58:	af00      	add	r7, sp, #0
 8003b5a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR, ExtiLine);
 8003b5c:	4b05      	ldr	r3, [pc, #20]	; (8003b74 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8003b5e:	689a      	ldr	r2, [r3, #8]
 8003b60:	4904      	ldr	r1, [pc, #16]	; (8003b74 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	4313      	orrs	r3, r2
 8003b66:	608b      	str	r3, [r1, #8]

}
 8003b68:	bf00      	nop
 8003b6a:	370c      	adds	r7, #12
 8003b6c:	46bd      	mov	sp, r7
 8003b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b72:	4770      	bx	lr
 8003b74:	40013c00 	.word	0x40013c00

08003b78 <LL_EXTI_DisableRisingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableRisingTrig_0_31(uint32_t ExtiLine)
{
 8003b78:	b480      	push	{r7}
 8003b7a:	b083      	sub	sp, #12
 8003b7c:	af00      	add	r7, sp, #0
 8003b7e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR, ExtiLine);
 8003b80:	4b06      	ldr	r3, [pc, #24]	; (8003b9c <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 8003b82:	689a      	ldr	r2, [r3, #8]
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	43db      	mvns	r3, r3
 8003b88:	4904      	ldr	r1, [pc, #16]	; (8003b9c <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 8003b8a:	4013      	ands	r3, r2
 8003b8c:	608b      	str	r3, [r1, #8]

}
 8003b8e:	bf00      	nop
 8003b90:	370c      	adds	r7, #12
 8003b92:	46bd      	mov	sp, r7
 8003b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b98:	4770      	bx	lr
 8003b9a:	bf00      	nop
 8003b9c:	40013c00 	.word	0x40013c00

08003ba0 <LL_EXTI_EnableFallingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableFallingTrig_0_31(uint32_t ExtiLine)
{
 8003ba0:	b480      	push	{r7}
 8003ba2:	b083      	sub	sp, #12
 8003ba4:	af00      	add	r7, sp, #0
 8003ba6:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR, ExtiLine);
 8003ba8:	4b05      	ldr	r3, [pc, #20]	; (8003bc0 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8003baa:	68da      	ldr	r2, [r3, #12]
 8003bac:	4904      	ldr	r1, [pc, #16]	; (8003bc0 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	4313      	orrs	r3, r2
 8003bb2:	60cb      	str	r3, [r1, #12]
}
 8003bb4:	bf00      	nop
 8003bb6:	370c      	adds	r7, #12
 8003bb8:	46bd      	mov	sp, r7
 8003bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bbe:	4770      	bx	lr
 8003bc0:	40013c00 	.word	0x40013c00

08003bc4 <LL_EXTI_DisableFallingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableFallingTrig_0_31(uint32_t ExtiLine)
{
 8003bc4:	b480      	push	{r7}
 8003bc6:	b083      	sub	sp, #12
 8003bc8:	af00      	add	r7, sp, #0
 8003bca:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR, ExtiLine);
 8003bcc:	4b06      	ldr	r3, [pc, #24]	; (8003be8 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 8003bce:	68da      	ldr	r2, [r3, #12]
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	43db      	mvns	r3, r3
 8003bd4:	4904      	ldr	r1, [pc, #16]	; (8003be8 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 8003bd6:	4013      	ands	r3, r2
 8003bd8:	60cb      	str	r3, [r1, #12]
}
 8003bda:	bf00      	nop
 8003bdc:	370c      	adds	r7, #12
 8003bde:	46bd      	mov	sp, r7
 8003be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003be4:	4770      	bx	lr
 8003be6:	bf00      	nop
 8003be8:	40013c00 	.word	0x40013c00

08003bec <LL_EXTI_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: EXTI registers are initialized
  *          - ERROR: not applicable
  */
uint32_t LL_EXTI_Init(LL_EXTI_InitTypeDef *EXTI_InitStruct)
{
 8003bec:	b580      	push	{r7, lr}
 8003bee:	b084      	sub	sp, #16
 8003bf0:	af00      	add	r7, sp, #0
 8003bf2:	6078      	str	r0, [r7, #4]
  ErrorStatus status = SUCCESS;
 8003bf4:	2300      	movs	r3, #0
 8003bf6:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_EXTI_LINE_0_31(EXTI_InitStruct->Line_0_31));
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->LineCommand));
  assert_param(IS_LL_EXTI_MODE(EXTI_InitStruct->Mode));

  /* ENABLE LineCommand */
  if (EXTI_InitStruct->LineCommand != DISABLE)
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	791b      	ldrb	r3, [r3, #4]
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d065      	beq.n	8003ccc <LL_EXTI_Init+0xe0>
  {
    assert_param(IS_LL_EXTI_TRIGGER(EXTI_InitStruct->Trigger));

    /* Configure EXTI Lines in range from 0 to 31 */
    if (EXTI_InitStruct->Line_0_31 != LL_EXTI_LINE_NONE)
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d06c      	beq.n	8003ce2 <LL_EXTI_Init+0xf6>
    {
      switch (EXTI_InitStruct->Mode)
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	795b      	ldrb	r3, [r3, #5]
 8003c0c:	2b02      	cmp	r3, #2
 8003c0e:	d01c      	beq.n	8003c4a <LL_EXTI_Init+0x5e>
 8003c10:	2b02      	cmp	r3, #2
 8003c12:	dc25      	bgt.n	8003c60 <LL_EXTI_Init+0x74>
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d002      	beq.n	8003c1e <LL_EXTI_Init+0x32>
 8003c18:	2b01      	cmp	r3, #1
 8003c1a:	d00b      	beq.n	8003c34 <LL_EXTI_Init+0x48>
 8003c1c:	e020      	b.n	8003c60 <LL_EXTI_Init+0x74>
      {
        case LL_EXTI_MODE_IT:
          /* First Disable Event on provided Lines */
          LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	4618      	mov	r0, r3
 8003c24:	f7ff ff82 	bl	8003b2c <LL_EXTI_DisableEvent_0_31>
          /* Then Enable IT on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	4618      	mov	r0, r3
 8003c2e:	f7ff ff45 	bl	8003abc <LL_EXTI_EnableIT_0_31>
          break;
 8003c32:	e018      	b.n	8003c66 <LL_EXTI_Init+0x7a>
        case LL_EXTI_MODE_EVENT:
          /* First Disable IT on provided Lines */
          LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	4618      	mov	r0, r3
 8003c3a:	f7ff ff51 	bl	8003ae0 <LL_EXTI_DisableIT_0_31>
          /* Then Enable Event on provided Lines */
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	4618      	mov	r0, r3
 8003c44:	f7ff ff60 	bl	8003b08 <LL_EXTI_EnableEvent_0_31>
          break;
 8003c48:	e00d      	b.n	8003c66 <LL_EXTI_Init+0x7a>
        case LL_EXTI_MODE_IT_EVENT:
          /* Directly Enable IT & Event on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	4618      	mov	r0, r3
 8003c50:	f7ff ff34 	bl	8003abc <LL_EXTI_EnableIT_0_31>
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	4618      	mov	r0, r3
 8003c5a:	f7ff ff55 	bl	8003b08 <LL_EXTI_EnableEvent_0_31>
          break;
 8003c5e:	e002      	b.n	8003c66 <LL_EXTI_Init+0x7a>
        default:
          status = ERROR;
 8003c60:	2301      	movs	r3, #1
 8003c62:	73fb      	strb	r3, [r7, #15]
          break;
 8003c64:	bf00      	nop
      }
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	799b      	ldrb	r3, [r3, #6]
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	d039      	beq.n	8003ce2 <LL_EXTI_Init+0xf6>
      {
        switch (EXTI_InitStruct->Trigger)
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	799b      	ldrb	r3, [r3, #6]
 8003c72:	2b03      	cmp	r3, #3
 8003c74:	d01c      	beq.n	8003cb0 <LL_EXTI_Init+0xc4>
 8003c76:	2b03      	cmp	r3, #3
 8003c78:	dc25      	bgt.n	8003cc6 <LL_EXTI_Init+0xda>
 8003c7a:	2b01      	cmp	r3, #1
 8003c7c:	d002      	beq.n	8003c84 <LL_EXTI_Init+0x98>
 8003c7e:	2b02      	cmp	r3, #2
 8003c80:	d00b      	beq.n	8003c9a <LL_EXTI_Init+0xae>
 8003c82:	e020      	b.n	8003cc6 <LL_EXTI_Init+0xda>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	4618      	mov	r0, r3
 8003c8a:	f7ff ff9b 	bl	8003bc4 <LL_EXTI_DisableFallingTrig_0_31>
            /* Then Enable Rising Trigger on provided Lines */
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	4618      	mov	r0, r3
 8003c94:	f7ff ff5e 	bl	8003b54 <LL_EXTI_EnableRisingTrig_0_31>
            break;
 8003c98:	e024      	b.n	8003ce4 <LL_EXTI_Init+0xf8>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	4618      	mov	r0, r3
 8003ca0:	f7ff ff6a 	bl	8003b78 <LL_EXTI_DisableRisingTrig_0_31>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	4618      	mov	r0, r3
 8003caa:	f7ff ff79 	bl	8003ba0 <LL_EXTI_EnableFallingTrig_0_31>
            break;
 8003cae:	e019      	b.n	8003ce4 <LL_EXTI_Init+0xf8>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	4618      	mov	r0, r3
 8003cb6:	f7ff ff4d 	bl	8003b54 <LL_EXTI_EnableRisingTrig_0_31>
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	4618      	mov	r0, r3
 8003cc0:	f7ff ff6e 	bl	8003ba0 <LL_EXTI_EnableFallingTrig_0_31>
            break;
 8003cc4:	e00e      	b.n	8003ce4 <LL_EXTI_Init+0xf8>
          default:
            status = ERROR;
 8003cc6:	2301      	movs	r3, #1
 8003cc8:	73fb      	strb	r3, [r7, #15]
            break;
 8003cca:	e00b      	b.n	8003ce4 <LL_EXTI_Init+0xf8>
  }
  /* DISABLE LineCommand */
  else
  {
    /* De-configure EXTI Lines in range from 0 to 31 */
    LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	4618      	mov	r0, r3
 8003cd2:	f7ff ff05 	bl	8003ae0 <LL_EXTI_DisableIT_0_31>
    LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	4618      	mov	r0, r3
 8003cdc:	f7ff ff26 	bl	8003b2c <LL_EXTI_DisableEvent_0_31>
 8003ce0:	e000      	b.n	8003ce4 <LL_EXTI_Init+0xf8>
      }
 8003ce2:	bf00      	nop
  }
  return status;
 8003ce4:	7bfb      	ldrb	r3, [r7, #15]
}
 8003ce6:	4618      	mov	r0, r3
 8003ce8:	3710      	adds	r7, #16
 8003cea:	46bd      	mov	sp, r7
 8003cec:	bd80      	pop	{r7, pc}

08003cee <LL_GPIO_SetPinMode>:
{
 8003cee:	b480      	push	{r7}
 8003cf0:	b089      	sub	sp, #36	; 0x24
 8003cf2:	af00      	add	r7, sp, #0
 8003cf4:	60f8      	str	r0, [r7, #12]
 8003cf6:	60b9      	str	r1, [r7, #8]
 8003cf8:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	681a      	ldr	r2, [r3, #0]
 8003cfe:	68bb      	ldr	r3, [r7, #8]
 8003d00:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d02:	697b      	ldr	r3, [r7, #20]
 8003d04:	fa93 f3a3 	rbit	r3, r3
 8003d08:	613b      	str	r3, [r7, #16]
  return result;
 8003d0a:	693b      	ldr	r3, [r7, #16]
 8003d0c:	fab3 f383 	clz	r3, r3
 8003d10:	b2db      	uxtb	r3, r3
 8003d12:	005b      	lsls	r3, r3, #1
 8003d14:	2103      	movs	r1, #3
 8003d16:	fa01 f303 	lsl.w	r3, r1, r3
 8003d1a:	43db      	mvns	r3, r3
 8003d1c:	401a      	ands	r2, r3
 8003d1e:	68bb      	ldr	r3, [r7, #8]
 8003d20:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d22:	69fb      	ldr	r3, [r7, #28]
 8003d24:	fa93 f3a3 	rbit	r3, r3
 8003d28:	61bb      	str	r3, [r7, #24]
  return result;
 8003d2a:	69bb      	ldr	r3, [r7, #24]
 8003d2c:	fab3 f383 	clz	r3, r3
 8003d30:	b2db      	uxtb	r3, r3
 8003d32:	005b      	lsls	r3, r3, #1
 8003d34:	6879      	ldr	r1, [r7, #4]
 8003d36:	fa01 f303 	lsl.w	r3, r1, r3
 8003d3a:	431a      	orrs	r2, r3
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	601a      	str	r2, [r3, #0]
}
 8003d40:	bf00      	nop
 8003d42:	3724      	adds	r7, #36	; 0x24
 8003d44:	46bd      	mov	sp, r7
 8003d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d4a:	4770      	bx	lr

08003d4c <LL_GPIO_SetPinOutputType>:
{
 8003d4c:	b480      	push	{r7}
 8003d4e:	b085      	sub	sp, #20
 8003d50:	af00      	add	r7, sp, #0
 8003d52:	60f8      	str	r0, [r7, #12]
 8003d54:	60b9      	str	r1, [r7, #8]
 8003d56:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	685a      	ldr	r2, [r3, #4]
 8003d5c:	68bb      	ldr	r3, [r7, #8]
 8003d5e:	43db      	mvns	r3, r3
 8003d60:	401a      	ands	r2, r3
 8003d62:	68bb      	ldr	r3, [r7, #8]
 8003d64:	6879      	ldr	r1, [r7, #4]
 8003d66:	fb01 f303 	mul.w	r3, r1, r3
 8003d6a:	431a      	orrs	r2, r3
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	605a      	str	r2, [r3, #4]
}
 8003d70:	bf00      	nop
 8003d72:	3714      	adds	r7, #20
 8003d74:	46bd      	mov	sp, r7
 8003d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d7a:	4770      	bx	lr

08003d7c <LL_GPIO_SetPinSpeed>:
{
 8003d7c:	b480      	push	{r7}
 8003d7e:	b089      	sub	sp, #36	; 0x24
 8003d80:	af00      	add	r7, sp, #0
 8003d82:	60f8      	str	r0, [r7, #12]
 8003d84:	60b9      	str	r1, [r7, #8]
 8003d86:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDER_OSPEEDR0 << (POSITION_VAL(Pin) * 2U)),
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	689a      	ldr	r2, [r3, #8]
 8003d8c:	68bb      	ldr	r3, [r7, #8]
 8003d8e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d90:	697b      	ldr	r3, [r7, #20]
 8003d92:	fa93 f3a3 	rbit	r3, r3
 8003d96:	613b      	str	r3, [r7, #16]
  return result;
 8003d98:	693b      	ldr	r3, [r7, #16]
 8003d9a:	fab3 f383 	clz	r3, r3
 8003d9e:	b2db      	uxtb	r3, r3
 8003da0:	005b      	lsls	r3, r3, #1
 8003da2:	2103      	movs	r1, #3
 8003da4:	fa01 f303 	lsl.w	r3, r1, r3
 8003da8:	43db      	mvns	r3, r3
 8003daa:	401a      	ands	r2, r3
 8003dac:	68bb      	ldr	r3, [r7, #8]
 8003dae:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003db0:	69fb      	ldr	r3, [r7, #28]
 8003db2:	fa93 f3a3 	rbit	r3, r3
 8003db6:	61bb      	str	r3, [r7, #24]
  return result;
 8003db8:	69bb      	ldr	r3, [r7, #24]
 8003dba:	fab3 f383 	clz	r3, r3
 8003dbe:	b2db      	uxtb	r3, r3
 8003dc0:	005b      	lsls	r3, r3, #1
 8003dc2:	6879      	ldr	r1, [r7, #4]
 8003dc4:	fa01 f303 	lsl.w	r3, r1, r3
 8003dc8:	431a      	orrs	r2, r3
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	609a      	str	r2, [r3, #8]
}
 8003dce:	bf00      	nop
 8003dd0:	3724      	adds	r7, #36	; 0x24
 8003dd2:	46bd      	mov	sp, r7
 8003dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dd8:	4770      	bx	lr

08003dda <LL_GPIO_SetPinPull>:
{
 8003dda:	b480      	push	{r7}
 8003ddc:	b089      	sub	sp, #36	; 0x24
 8003dde:	af00      	add	r7, sp, #0
 8003de0:	60f8      	str	r0, [r7, #12]
 8003de2:	60b9      	str	r1, [r7, #8]
 8003de4:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	68da      	ldr	r2, [r3, #12]
 8003dea:	68bb      	ldr	r3, [r7, #8]
 8003dec:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003dee:	697b      	ldr	r3, [r7, #20]
 8003df0:	fa93 f3a3 	rbit	r3, r3
 8003df4:	613b      	str	r3, [r7, #16]
  return result;
 8003df6:	693b      	ldr	r3, [r7, #16]
 8003df8:	fab3 f383 	clz	r3, r3
 8003dfc:	b2db      	uxtb	r3, r3
 8003dfe:	005b      	lsls	r3, r3, #1
 8003e00:	2103      	movs	r1, #3
 8003e02:	fa01 f303 	lsl.w	r3, r1, r3
 8003e06:	43db      	mvns	r3, r3
 8003e08:	401a      	ands	r2, r3
 8003e0a:	68bb      	ldr	r3, [r7, #8]
 8003e0c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e0e:	69fb      	ldr	r3, [r7, #28]
 8003e10:	fa93 f3a3 	rbit	r3, r3
 8003e14:	61bb      	str	r3, [r7, #24]
  return result;
 8003e16:	69bb      	ldr	r3, [r7, #24]
 8003e18:	fab3 f383 	clz	r3, r3
 8003e1c:	b2db      	uxtb	r3, r3
 8003e1e:	005b      	lsls	r3, r3, #1
 8003e20:	6879      	ldr	r1, [r7, #4]
 8003e22:	fa01 f303 	lsl.w	r3, r1, r3
 8003e26:	431a      	orrs	r2, r3
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	60da      	str	r2, [r3, #12]
}
 8003e2c:	bf00      	nop
 8003e2e:	3724      	adds	r7, #36	; 0x24
 8003e30:	46bd      	mov	sp, r7
 8003e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e36:	4770      	bx	lr

08003e38 <LL_GPIO_SetAFPin_0_7>:
{
 8003e38:	b480      	push	{r7}
 8003e3a:	b089      	sub	sp, #36	; 0x24
 8003e3c:	af00      	add	r7, sp, #0
 8003e3e:	60f8      	str	r0, [r7, #12]
 8003e40:	60b9      	str	r1, [r7, #8]
 8003e42:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	6a1a      	ldr	r2, [r3, #32]
 8003e48:	68bb      	ldr	r3, [r7, #8]
 8003e4a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e4c:	697b      	ldr	r3, [r7, #20]
 8003e4e:	fa93 f3a3 	rbit	r3, r3
 8003e52:	613b      	str	r3, [r7, #16]
  return result;
 8003e54:	693b      	ldr	r3, [r7, #16]
 8003e56:	fab3 f383 	clz	r3, r3
 8003e5a:	b2db      	uxtb	r3, r3
 8003e5c:	009b      	lsls	r3, r3, #2
 8003e5e:	210f      	movs	r1, #15
 8003e60:	fa01 f303 	lsl.w	r3, r1, r3
 8003e64:	43db      	mvns	r3, r3
 8003e66:	401a      	ands	r2, r3
 8003e68:	68bb      	ldr	r3, [r7, #8]
 8003e6a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e6c:	69fb      	ldr	r3, [r7, #28]
 8003e6e:	fa93 f3a3 	rbit	r3, r3
 8003e72:	61bb      	str	r3, [r7, #24]
  return result;
 8003e74:	69bb      	ldr	r3, [r7, #24]
 8003e76:	fab3 f383 	clz	r3, r3
 8003e7a:	b2db      	uxtb	r3, r3
 8003e7c:	009b      	lsls	r3, r3, #2
 8003e7e:	6879      	ldr	r1, [r7, #4]
 8003e80:	fa01 f303 	lsl.w	r3, r1, r3
 8003e84:	431a      	orrs	r2, r3
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	621a      	str	r2, [r3, #32]
}
 8003e8a:	bf00      	nop
 8003e8c:	3724      	adds	r7, #36	; 0x24
 8003e8e:	46bd      	mov	sp, r7
 8003e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e94:	4770      	bx	lr

08003e96 <LL_GPIO_SetAFPin_8_15>:
{
 8003e96:	b480      	push	{r7}
 8003e98:	b089      	sub	sp, #36	; 0x24
 8003e9a:	af00      	add	r7, sp, #0
 8003e9c:	60f8      	str	r0, [r7, #12]
 8003e9e:	60b9      	str	r1, [r7, #8]
 8003ea0:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003ea6:	68bb      	ldr	r3, [r7, #8]
 8003ea8:	0a1b      	lsrs	r3, r3, #8
 8003eaa:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003eac:	697b      	ldr	r3, [r7, #20]
 8003eae:	fa93 f3a3 	rbit	r3, r3
 8003eb2:	613b      	str	r3, [r7, #16]
  return result;
 8003eb4:	693b      	ldr	r3, [r7, #16]
 8003eb6:	fab3 f383 	clz	r3, r3
 8003eba:	b2db      	uxtb	r3, r3
 8003ebc:	009b      	lsls	r3, r3, #2
 8003ebe:	210f      	movs	r1, #15
 8003ec0:	fa01 f303 	lsl.w	r3, r1, r3
 8003ec4:	43db      	mvns	r3, r3
 8003ec6:	401a      	ands	r2, r3
 8003ec8:	68bb      	ldr	r3, [r7, #8]
 8003eca:	0a1b      	lsrs	r3, r3, #8
 8003ecc:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ece:	69fb      	ldr	r3, [r7, #28]
 8003ed0:	fa93 f3a3 	rbit	r3, r3
 8003ed4:	61bb      	str	r3, [r7, #24]
  return result;
 8003ed6:	69bb      	ldr	r3, [r7, #24]
 8003ed8:	fab3 f383 	clz	r3, r3
 8003edc:	b2db      	uxtb	r3, r3
 8003ede:	009b      	lsls	r3, r3, #2
 8003ee0:	6879      	ldr	r1, [r7, #4]
 8003ee2:	fa01 f303 	lsl.w	r3, r1, r3
 8003ee6:	431a      	orrs	r2, r3
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	625a      	str	r2, [r3, #36]	; 0x24
}
 8003eec:	bf00      	nop
 8003eee:	3724      	adds	r7, #36	; 0x24
 8003ef0:	46bd      	mov	sp, r7
 8003ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ef6:	4770      	bx	lr

08003ef8 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8003ef8:	b580      	push	{r7, lr}
 8003efa:	b088      	sub	sp, #32
 8003efc:	af00      	add	r7, sp, #0
 8003efe:	6078      	str	r0, [r7, #4]
 8003f00:	6039      	str	r1, [r7, #0]
  uint32_t pinpos     = 0x00000000U;
 8003f02:	2300      	movs	r3, #0
 8003f04:	61fb      	str	r3, [r7, #28]
  uint32_t currentpin = 0x00000000U;
 8003f06:	2300      	movs	r3, #0
 8003f08:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 8003f0a:	683b      	ldr	r3, [r7, #0]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f10:	697b      	ldr	r3, [r7, #20]
 8003f12:	fa93 f3a3 	rbit	r3, r3
 8003f16:	613b      	str	r3, [r7, #16]
  return result;
 8003f18:	693b      	ldr	r3, [r7, #16]
 8003f1a:	fab3 f383 	clz	r3, r3
 8003f1e:	b2db      	uxtb	r3, r3
 8003f20:	61fb      	str	r3, [r7, #28]
  
  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8003f22:	e050      	b.n	8003fc6 <LL_GPIO_Init+0xce>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001U << pinpos);
 8003f24:	683b      	ldr	r3, [r7, #0]
 8003f26:	681a      	ldr	r2, [r3, #0]
 8003f28:	2101      	movs	r1, #1
 8003f2a:	69fb      	ldr	r3, [r7, #28]
 8003f2c:	fa01 f303 	lsl.w	r3, r1, r3
 8003f30:	4013      	ands	r3, r2
 8003f32:	61bb      	str	r3, [r7, #24]
    
    if (currentpin)
 8003f34:	69bb      	ldr	r3, [r7, #24]
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d042      	beq.n	8003fc0 <LL_GPIO_Init+0xc8>
    {
      
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8003f3a:	683b      	ldr	r3, [r7, #0]
 8003f3c:	685b      	ldr	r3, [r3, #4]
 8003f3e:	2b01      	cmp	r3, #1
 8003f40:	d003      	beq.n	8003f4a <LL_GPIO_Init+0x52>
 8003f42:	683b      	ldr	r3, [r7, #0]
 8003f44:	685b      	ldr	r3, [r3, #4]
 8003f46:	2b02      	cmp	r3, #2
 8003f48:	d10d      	bne.n	8003f66 <LL_GPIO_Init+0x6e>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));
        
        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 8003f4a:	683b      	ldr	r3, [r7, #0]
 8003f4c:	689b      	ldr	r3, [r3, #8]
 8003f4e:	461a      	mov	r2, r3
 8003f50:	69b9      	ldr	r1, [r7, #24]
 8003f52:	6878      	ldr	r0, [r7, #4]
 8003f54:	f7ff ff12 	bl	8003d7c <LL_GPIO_SetPinSpeed>
        
        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));
        
        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, currentpin, GPIO_InitStruct->OutputType);
 8003f58:	683b      	ldr	r3, [r7, #0]
 8003f5a:	68db      	ldr	r3, [r3, #12]
 8003f5c:	461a      	mov	r2, r3
 8003f5e:	69b9      	ldr	r1, [r7, #24]
 8003f60:	6878      	ldr	r0, [r7, #4]
 8003f62:	f7ff fef3 	bl	8003d4c <LL_GPIO_SetPinOutputType>
      }
      
      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 8003f66:	683b      	ldr	r3, [r7, #0]
 8003f68:	691b      	ldr	r3, [r3, #16]
 8003f6a:	461a      	mov	r2, r3
 8003f6c:	69b9      	ldr	r1, [r7, #24]
 8003f6e:	6878      	ldr	r0, [r7, #4]
 8003f70:	f7ff ff33 	bl	8003dda <LL_GPIO_SetPinPull>
      
      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 8003f74:	683b      	ldr	r3, [r7, #0]
 8003f76:	685b      	ldr	r3, [r3, #4]
 8003f78:	2b02      	cmp	r3, #2
 8003f7a:	d11a      	bne.n	8003fb2 <LL_GPIO_Init+0xba>
 8003f7c:	69bb      	ldr	r3, [r7, #24]
 8003f7e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	fa93 f3a3 	rbit	r3, r3
 8003f86:	60bb      	str	r3, [r7, #8]
  return result;
 8003f88:	68bb      	ldr	r3, [r7, #8]
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));
        
        /* Speed mode configuration */
        if (POSITION_VAL(currentpin) < 0x00000008U)
 8003f8a:	fab3 f383 	clz	r3, r3
 8003f8e:	b2db      	uxtb	r3, r3
 8003f90:	2b07      	cmp	r3, #7
 8003f92:	d807      	bhi.n	8003fa4 <LL_GPIO_Init+0xac>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8003f94:	683b      	ldr	r3, [r7, #0]
 8003f96:	695b      	ldr	r3, [r3, #20]
 8003f98:	461a      	mov	r2, r3
 8003f9a:	69b9      	ldr	r1, [r7, #24]
 8003f9c:	6878      	ldr	r0, [r7, #4]
 8003f9e:	f7ff ff4b 	bl	8003e38 <LL_GPIO_SetAFPin_0_7>
 8003fa2:	e006      	b.n	8003fb2 <LL_GPIO_Init+0xba>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8003fa4:	683b      	ldr	r3, [r7, #0]
 8003fa6:	695b      	ldr	r3, [r3, #20]
 8003fa8:	461a      	mov	r2, r3
 8003faa:	69b9      	ldr	r1, [r7, #24]
 8003fac:	6878      	ldr	r0, [r7, #4]
 8003fae:	f7ff ff72 	bl	8003e96 <LL_GPIO_SetAFPin_8_15>
        }
      }
      
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 8003fb2:	683b      	ldr	r3, [r7, #0]
 8003fb4:	685b      	ldr	r3, [r3, #4]
 8003fb6:	461a      	mov	r2, r3
 8003fb8:	69b9      	ldr	r1, [r7, #24]
 8003fba:	6878      	ldr	r0, [r7, #4]
 8003fbc:	f7ff fe97 	bl	8003cee <LL_GPIO_SetPinMode>
    }
    pinpos++;
 8003fc0:	69fb      	ldr	r3, [r7, #28]
 8003fc2:	3301      	adds	r3, #1
 8003fc4:	61fb      	str	r3, [r7, #28]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8003fc6:	683b      	ldr	r3, [r7, #0]
 8003fc8:	681a      	ldr	r2, [r3, #0]
 8003fca:	69fb      	ldr	r3, [r7, #28]
 8003fcc:	fa22 f303 	lsr.w	r3, r2, r3
 8003fd0:	2b00      	cmp	r3, #0
 8003fd2:	d1a7      	bne.n	8003f24 <LL_GPIO_Init+0x2c>
  }

  return (SUCCESS);
 8003fd4:	2300      	movs	r3, #0
}
 8003fd6:	4618      	mov	r0, r3
 8003fd8:	3720      	adds	r7, #32
 8003fda:	46bd      	mov	sp, r7
 8003fdc:	bd80      	pop	{r7, pc}

08003fde <LL_I2C_Enable>:
{
 8003fde:	b480      	push	{r7}
 8003fe0:	b083      	sub	sp, #12
 8003fe2:	af00      	add	r7, sp, #0
 8003fe4:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->CR1, I2C_CR1_PE);
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	f043 0201 	orr.w	r2, r3, #1
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	601a      	str	r2, [r3, #0]
}
 8003ff2:	bf00      	nop
 8003ff4:	370c      	adds	r7, #12
 8003ff6:	46bd      	mov	sp, r7
 8003ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ffc:	4770      	bx	lr

08003ffe <LL_I2C_Disable>:
{
 8003ffe:	b480      	push	{r7}
 8004000:	b083      	sub	sp, #12
 8004002:	af00      	add	r7, sp, #0
 8004004:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR1, I2C_CR1_PE);
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	f023 0201 	bic.w	r2, r3, #1
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	601a      	str	r2, [r3, #0]
}
 8004012:	bf00      	nop
 8004014:	370c      	adds	r7, #12
 8004016:	46bd      	mov	sp, r7
 8004018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800401c:	4770      	bx	lr

0800401e <LL_I2C_ConfigFilters>:
{
 800401e:	b480      	push	{r7}
 8004020:	b085      	sub	sp, #20
 8004022:	af00      	add	r7, sp, #0
 8004024:	60f8      	str	r0, [r7, #12]
 8004026:	60b9      	str	r1, [r7, #8]
 8004028:	607a      	str	r2, [r7, #4]
  MODIFY_REG(I2Cx->FLTR, I2C_FLTR_ANOFF | I2C_FLTR_DNF, AnalogFilter | DigitalFilter);
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800402e:	f023 021f 	bic.w	r2, r3, #31
 8004032:	68b9      	ldr	r1, [r7, #8]
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	430b      	orrs	r3, r1
 8004038:	431a      	orrs	r2, r3
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	625a      	str	r2, [r3, #36]	; 0x24
}
 800403e:	bf00      	nop
 8004040:	3714      	adds	r7, #20
 8004042:	46bd      	mov	sp, r7
 8004044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004048:	4770      	bx	lr

0800404a <LL_I2C_SetOwnAddress1>:
{
 800404a:	b480      	push	{r7}
 800404c:	b085      	sub	sp, #20
 800404e:	af00      	add	r7, sp, #0
 8004050:	60f8      	str	r0, [r7, #12]
 8004052:	60b9      	str	r1, [r7, #8]
 8004054:	607a      	str	r2, [r7, #4]
  MODIFY_REG(I2Cx->OAR1, I2C_OAR1_ADD0 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD8_9 | I2C_OAR1_ADDMODE, OwnAddress1 | OwnAddrSize);
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	689b      	ldr	r3, [r3, #8]
 800405a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800405e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8004062:	68b9      	ldr	r1, [r7, #8]
 8004064:	687a      	ldr	r2, [r7, #4]
 8004066:	430a      	orrs	r2, r1
 8004068:	431a      	orrs	r2, r3
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	609a      	str	r2, [r3, #8]
}
 800406e:	bf00      	nop
 8004070:	3714      	adds	r7, #20
 8004072:	46bd      	mov	sp, r7
 8004074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004078:	4770      	bx	lr
	...

0800407c <LL_I2C_ConfigSpeed>:
{
 800407c:	b480      	push	{r7}
 800407e:	b087      	sub	sp, #28
 8004080:	af00      	add	r7, sp, #0
 8004082:	60f8      	str	r0, [r7, #12]
 8004084:	60b9      	str	r1, [r7, #8]
 8004086:	607a      	str	r2, [r7, #4]
 8004088:	603b      	str	r3, [r7, #0]
  uint32_t freqrange = 0x0U;
 800408a:	2300      	movs	r3, #0
 800408c:	613b      	str	r3, [r7, #16]
  uint32_t clockconfig = 0x0U;
 800408e:	2300      	movs	r3, #0
 8004090:	617b      	str	r3, [r7, #20]
  freqrange = __LL_I2C_FREQ_HZ_TO_MHZ(PeriphClock);
 8004092:	68bb      	ldr	r3, [r7, #8]
 8004094:	4a42      	ldr	r2, [pc, #264]	; (80041a0 <LL_I2C_ConfigSpeed+0x124>)
 8004096:	fba2 2303 	umull	r2, r3, r2, r3
 800409a:	0c9b      	lsrs	r3, r3, #18
 800409c:	613b      	str	r3, [r7, #16]
  MODIFY_REG(I2Cx->CR2, I2C_CR2_FREQ, freqrange);
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	685b      	ldr	r3, [r3, #4]
 80040a2:	f023 023f 	bic.w	r2, r3, #63	; 0x3f
 80040a6:	693b      	ldr	r3, [r7, #16]
 80040a8:	431a      	orrs	r2, r3
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	605a      	str	r2, [r3, #4]
  MODIFY_REG(I2Cx->TRISE, I2C_TRISE_TRISE, __LL_I2C_RISE_TIME(freqrange, ClockSpeed));
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	6a1b      	ldr	r3, [r3, #32]
 80040b2:	f023 023f 	bic.w	r2, r3, #63	; 0x3f
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	493a      	ldr	r1, [pc, #232]	; (80041a4 <LL_I2C_ConfigSpeed+0x128>)
 80040ba:	428b      	cmp	r3, r1
 80040bc:	d802      	bhi.n	80040c4 <LL_I2C_ConfigSpeed+0x48>
 80040be:	693b      	ldr	r3, [r7, #16]
 80040c0:	3301      	adds	r3, #1
 80040c2:	e009      	b.n	80040d8 <LL_I2C_ConfigSpeed+0x5c>
 80040c4:	693b      	ldr	r3, [r7, #16]
 80040c6:	f44f 7196 	mov.w	r1, #300	; 0x12c
 80040ca:	fb01 f303 	mul.w	r3, r1, r3
 80040ce:	4936      	ldr	r1, [pc, #216]	; (80041a8 <LL_I2C_ConfigSpeed+0x12c>)
 80040d0:	fba1 1303 	umull	r1, r3, r1, r3
 80040d4:	099b      	lsrs	r3, r3, #6
 80040d6:	3301      	adds	r3, #1
 80040d8:	431a      	orrs	r2, r3
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	621a      	str	r2, [r3, #32]
  if (ClockSpeed > LL_I2C_MAX_SPEED_STANDARD)
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	4a30      	ldr	r2, [pc, #192]	; (80041a4 <LL_I2C_ConfigSpeed+0x128>)
 80040e2:	4293      	cmp	r3, r2
 80040e4:	d939      	bls.n	800415a <LL_I2C_ConfigSpeed+0xde>
    clockconfig = LL_I2C_CLOCK_SPEED_FAST_MODE                                          | \
 80040e6:	683b      	ldr	r3, [r7, #0]
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	d117      	bne.n	800411c <LL_I2C_ConfigSpeed+0xa0>
                  __LL_I2C_SPEED_FAST_TO_CCR(PeriphClock, ClockSpeed, DutyCycle)        | \
 80040ec:	687a      	ldr	r2, [r7, #4]
 80040ee:	4613      	mov	r3, r2
 80040f0:	005b      	lsls	r3, r3, #1
 80040f2:	4413      	add	r3, r2
 80040f4:	68ba      	ldr	r2, [r7, #8]
 80040f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80040fa:	f3c3 030b 	ubfx	r3, r3, #0, #12
    clockconfig = LL_I2C_CLOCK_SPEED_FAST_MODE                                          | \
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d009      	beq.n	8004116 <LL_I2C_ConfigSpeed+0x9a>
                  __LL_I2C_SPEED_FAST_TO_CCR(PeriphClock, ClockSpeed, DutyCycle)        | \
 8004102:	687a      	ldr	r2, [r7, #4]
 8004104:	4613      	mov	r3, r2
 8004106:	005b      	lsls	r3, r3, #1
 8004108:	4413      	add	r3, r2
 800410a:	68ba      	ldr	r2, [r7, #8]
 800410c:	fbb2 f3f3 	udiv	r3, r2, r3
    clockconfig = LL_I2C_CLOCK_SPEED_FAST_MODE                                          | \
 8004110:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004114:	e01d      	b.n	8004152 <LL_I2C_ConfigSpeed+0xd6>
 8004116:	f248 0301 	movw	r3, #32769	; 0x8001
 800411a:	e01a      	b.n	8004152 <LL_I2C_ConfigSpeed+0xd6>
                  __LL_I2C_SPEED_FAST_TO_CCR(PeriphClock, ClockSpeed, DutyCycle)        | \
 800411c:	687a      	ldr	r2, [r7, #4]
 800411e:	4613      	mov	r3, r2
 8004120:	009b      	lsls	r3, r3, #2
 8004122:	4413      	add	r3, r2
 8004124:	009a      	lsls	r2, r3, #2
 8004126:	4413      	add	r3, r2
 8004128:	68ba      	ldr	r2, [r7, #8]
 800412a:	fbb2 f3f3 	udiv	r3, r2, r3
 800412e:	f3c3 030b 	ubfx	r3, r3, #0, #12
    clockconfig = LL_I2C_CLOCK_SPEED_FAST_MODE                                          | \
 8004132:	2b00      	cmp	r3, #0
 8004134:	d00b      	beq.n	800414e <LL_I2C_ConfigSpeed+0xd2>
                  __LL_I2C_SPEED_FAST_TO_CCR(PeriphClock, ClockSpeed, DutyCycle)        | \
 8004136:	687a      	ldr	r2, [r7, #4]
 8004138:	4613      	mov	r3, r2
 800413a:	009b      	lsls	r3, r3, #2
 800413c:	4413      	add	r3, r2
 800413e:	009a      	lsls	r2, r3, #2
 8004140:	4413      	add	r3, r2
 8004142:	68ba      	ldr	r2, [r7, #8]
 8004144:	fbb2 f3f3 	udiv	r3, r2, r3
    clockconfig = LL_I2C_CLOCK_SPEED_FAST_MODE                                          | \
 8004148:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800414c:	e001      	b.n	8004152 <LL_I2C_ConfigSpeed+0xd6>
 800414e:	f248 0301 	movw	r3, #32769	; 0x8001
 8004152:	683a      	ldr	r2, [r7, #0]
 8004154:	4313      	orrs	r3, r2
 8004156:	617b      	str	r3, [r7, #20]
 8004158:	e011      	b.n	800417e <LL_I2C_ConfigSpeed+0x102>
                  __LL_I2C_SPEED_STANDARD_TO_CCR(PeriphClock, ClockSpeed);
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	005b      	lsls	r3, r3, #1
 800415e:	68ba      	ldr	r2, [r7, #8]
 8004160:	fbb2 f2f3 	udiv	r2, r2, r3
 8004164:	f640 73fc 	movw	r3, #4092	; 0xffc
 8004168:	4013      	ands	r3, r2
    clockconfig = LL_I2C_CLOCK_SPEED_STANDARD_MODE                                      | \
 800416a:	2b00      	cmp	r3, #0
 800416c:	d005      	beq.n	800417a <LL_I2C_ConfigSpeed+0xfe>
                  __LL_I2C_SPEED_STANDARD_TO_CCR(PeriphClock, ClockSpeed);
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	005b      	lsls	r3, r3, #1
    clockconfig = LL_I2C_CLOCK_SPEED_STANDARD_MODE                                      | \
 8004172:	68ba      	ldr	r2, [r7, #8]
 8004174:	fbb2 f3f3 	udiv	r3, r2, r3
 8004178:	e000      	b.n	800417c <LL_I2C_ConfigSpeed+0x100>
 800417a:	2304      	movs	r3, #4
 800417c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(I2Cx->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), clockconfig);
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	69db      	ldr	r3, [r3, #28]
 8004182:	f423 434f 	bic.w	r3, r3, #52992	; 0xcf00
 8004186:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800418a:	697a      	ldr	r2, [r7, #20]
 800418c:	431a      	orrs	r2, r3
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	61da      	str	r2, [r3, #28]
}
 8004192:	bf00      	nop
 8004194:	371c      	adds	r7, #28
 8004196:	46bd      	mov	sp, r7
 8004198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800419c:	4770      	bx	lr
 800419e:	bf00      	nop
 80041a0:	431bde83 	.word	0x431bde83
 80041a4:	000186a0 	.word	0x000186a0
 80041a8:	10624dd3 	.word	0x10624dd3

080041ac <LL_I2C_SetMode>:
{
 80041ac:	b480      	push	{r7}
 80041ae:	b083      	sub	sp, #12
 80041b0:	af00      	add	r7, sp, #0
 80041b2:	6078      	str	r0, [r7, #4]
 80041b4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(I2Cx->CR1, I2C_CR1_SMBUS | I2C_CR1_SMBTYPE | I2C_CR1_ENARP, PeripheralMode);
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	f023 021a 	bic.w	r2, r3, #26
 80041be:	683b      	ldr	r3, [r7, #0]
 80041c0:	431a      	orrs	r2, r3
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	601a      	str	r2, [r3, #0]
}
 80041c6:	bf00      	nop
 80041c8:	370c      	adds	r7, #12
 80041ca:	46bd      	mov	sp, r7
 80041cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041d0:	4770      	bx	lr

080041d2 <LL_I2C_AcknowledgeNextData>:
{
 80041d2:	b480      	push	{r7}
 80041d4:	b083      	sub	sp, #12
 80041d6:	af00      	add	r7, sp, #0
 80041d8:	6078      	str	r0, [r7, #4]
 80041da:	6039      	str	r1, [r7, #0]
  MODIFY_REG(I2Cx->CR1, I2C_CR1_ACK, TypeAcknowledge);
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80041e4:	683b      	ldr	r3, [r7, #0]
 80041e6:	431a      	orrs	r2, r3
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	601a      	str	r2, [r3, #0]
}
 80041ec:	bf00      	nop
 80041ee:	370c      	adds	r7, #12
 80041f0:	46bd      	mov	sp, r7
 80041f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041f6:	4770      	bx	lr

080041f8 <LL_I2C_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS  I2C registers are initialized
  *          - ERROR  Not applicable
  */
uint32_t LL_I2C_Init(I2C_TypeDef *I2Cx, LL_I2C_InitTypeDef *I2C_InitStruct)
{
 80041f8:	b580      	push	{r7, lr}
 80041fa:	b086      	sub	sp, #24
 80041fc:	af00      	add	r7, sp, #0
 80041fe:	6078      	str	r0, [r7, #4]
 8004200:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_I2C_OWN_ADDRESS1(I2C_InitStruct->OwnAddress1));
  assert_param(IS_LL_I2C_TYPE_ACKNOWLEDGE(I2C_InitStruct->TypeAcknowledge));
  assert_param(IS_LL_I2C_OWN_ADDRSIZE(I2C_InitStruct->OwnAddrSize));

  /* Disable the selected I2Cx Peripheral */
  LL_I2C_Disable(I2Cx);
 8004202:	6878      	ldr	r0, [r7, #4]
 8004204:	f7ff fefb 	bl	8003ffe <LL_I2C_Disable>

  /* Retrieve Clock frequencies */
  LL_RCC_GetSystemClocksFreq(&rcc_clocks);
 8004208:	f107 0308 	add.w	r3, r7, #8
 800420c:	4618      	mov	r0, r3
 800420e:	f000 f89d 	bl	800434c <LL_RCC_GetSystemClocksFreq>
  /*---------------------------- I2Cx FLTR Configuration -----------------------
   * Configure the analog and digital noise filters with parameters :
   * - AnalogFilter: I2C_FLTR_ANFOFF bit
   * - DigitalFilter: I2C_FLTR_DNF[3:0] bits
   */
  LL_I2C_ConfigFilters(I2Cx, I2C_InitStruct->AnalogFilter, I2C_InitStruct->DigitalFilter);
 8004212:	683b      	ldr	r3, [r7, #0]
 8004214:	68d9      	ldr	r1, [r3, #12]
 8004216:	683b      	ldr	r3, [r7, #0]
 8004218:	691b      	ldr	r3, [r3, #16]
 800421a:	461a      	mov	r2, r3
 800421c:	6878      	ldr	r0, [r7, #4]
 800421e:	f7ff fefe 	bl	800401e <LL_I2C_ConfigFilters>
   * Configure the SCL speed :
   * - ClockSpeed: I2C_CR2_FREQ[5:0], I2C_TRISE_TRISE[5:0], I2C_CCR_FS,
   *           and I2C_CCR_CCR[11:0] bits
   * - DutyCycle: I2C_CCR_DUTY[7:0] bits
   */
  LL_I2C_ConfigSpeed(I2Cx, rcc_clocks.PCLK1_Frequency, I2C_InitStruct->ClockSpeed, I2C_InitStruct->DutyCycle);
 8004222:	6939      	ldr	r1, [r7, #16]
 8004224:	683b      	ldr	r3, [r7, #0]
 8004226:	685a      	ldr	r2, [r3, #4]
 8004228:	683b      	ldr	r3, [r7, #0]
 800422a:	689b      	ldr	r3, [r3, #8]
 800422c:	6878      	ldr	r0, [r7, #4]
 800422e:	f7ff ff25 	bl	800407c <LL_I2C_ConfigSpeed>
  /*---------------------------- I2Cx OAR1 Configuration -----------------------
   * Disable, Configure and Enable I2Cx device own address 1 with parameters :
   * - OwnAddress1:  I2C_OAR1_ADD[9:8], I2C_OAR1_ADD[7:1] and I2C_OAR1_ADD0 bits
   * - OwnAddrSize:  I2C_OAR1_ADDMODE bit
   */
  LL_I2C_SetOwnAddress1(I2Cx, I2C_InitStruct->OwnAddress1, I2C_InitStruct->OwnAddrSize);
 8004232:	683b      	ldr	r3, [r7, #0]
 8004234:	6959      	ldr	r1, [r3, #20]
 8004236:	683b      	ldr	r3, [r7, #0]
 8004238:	69db      	ldr	r3, [r3, #28]
 800423a:	461a      	mov	r2, r3
 800423c:	6878      	ldr	r0, [r7, #4]
 800423e:	f7ff ff04 	bl	800404a <LL_I2C_SetOwnAddress1>

  /*---------------------------- I2Cx MODE Configuration -----------------------
  * Configure I2Cx peripheral mode with parameter :
   * - PeripheralMode: I2C_CR1_SMBUS, I2C_CR1_SMBTYPE and I2C_CR1_ENARP bits
   */
  LL_I2C_SetMode(I2Cx, I2C_InitStruct->PeripheralMode);
 8004242:	683b      	ldr	r3, [r7, #0]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	4619      	mov	r1, r3
 8004248:	6878      	ldr	r0, [r7, #4]
 800424a:	f7ff ffaf 	bl	80041ac <LL_I2C_SetMode>

  /* Enable the selected I2Cx Peripheral */
  LL_I2C_Enable(I2Cx);
 800424e:	6878      	ldr	r0, [r7, #4]
 8004250:	f7ff fec5 	bl	8003fde <LL_I2C_Enable>
  /*---------------------------- I2Cx CR2 Configuration ------------------------
   * Configure the ACKnowledge or Non ACKnowledge condition
   * after the address receive match code or next received byte with parameter :
   * - TypeAcknowledge: I2C_CR2_NACK bit
   */
  LL_I2C_AcknowledgeNextData(I2Cx, I2C_InitStruct->TypeAcknowledge);
 8004254:	683b      	ldr	r3, [r7, #0]
 8004256:	699b      	ldr	r3, [r3, #24]
 8004258:	4619      	mov	r1, r3
 800425a:	6878      	ldr	r0, [r7, #4]
 800425c:	f7ff ffb9 	bl	80041d2 <LL_I2C_AcknowledgeNextData>

  return SUCCESS;
 8004260:	2300      	movs	r3, #0
}
 8004262:	4618      	mov	r0, r3
 8004264:	3718      	adds	r7, #24
 8004266:	46bd      	mov	sp, r7
 8004268:	bd80      	pop	{r7, pc}
	...

0800426c <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLLR (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 800426c:	b480      	push	{r7}
 800426e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8004270:	4b04      	ldr	r3, [pc, #16]	; (8004284 <LL_RCC_GetSysClkSource+0x18>)
 8004272:	689b      	ldr	r3, [r3, #8]
 8004274:	f003 030c 	and.w	r3, r3, #12
}
 8004278:	4618      	mov	r0, r3
 800427a:	46bd      	mov	sp, r7
 800427c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004280:	4770      	bx	lr
 8004282:	bf00      	nop
 8004284:	40023800 	.word	0x40023800

08004288 <LL_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
 8004288:	b480      	push	{r7}
 800428a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 800428c:	4b04      	ldr	r3, [pc, #16]	; (80042a0 <LL_RCC_GetAHBPrescaler+0x18>)
 800428e:	689b      	ldr	r3, [r3, #8]
 8004290:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8004294:	4618      	mov	r0, r3
 8004296:	46bd      	mov	sp, r7
 8004298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800429c:	4770      	bx	lr
 800429e:	bf00      	nop
 80042a0:	40023800 	.word	0x40023800

080042a4 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 80042a4:	b480      	push	{r7}
 80042a6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 80042a8:	4b04      	ldr	r3, [pc, #16]	; (80042bc <LL_RCC_GetAPB1Prescaler+0x18>)
 80042aa:	689b      	ldr	r3, [r3, #8]
 80042ac:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
}
 80042b0:	4618      	mov	r0, r3
 80042b2:	46bd      	mov	sp, r7
 80042b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042b8:	4770      	bx	lr
 80042ba:	bf00      	nop
 80042bc:	40023800 	.word	0x40023800

080042c0 <LL_RCC_GetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_4
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
{
 80042c0:	b480      	push	{r7}
 80042c2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 80042c4:	4b04      	ldr	r3, [pc, #16]	; (80042d8 <LL_RCC_GetAPB2Prescaler+0x18>)
 80042c6:	689b      	ldr	r3, [r3, #8]
 80042c8:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
}
 80042cc:	4618      	mov	r0, r3
 80042ce:	46bd      	mov	sp, r7
 80042d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042d4:	4770      	bx	lr
 80042d6:	bf00      	nop
 80042d8:	40023800 	.word	0x40023800

080042dc <LL_RCC_PLL_GetMainSource>:
  * @retval Returned value can be one of the following values:
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 80042dc:	b480      	push	{r7}
 80042de:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 80042e0:	4b04      	ldr	r3, [pc, #16]	; (80042f4 <LL_RCC_PLL_GetMainSource+0x18>)
 80042e2:	685b      	ldr	r3, [r3, #4]
 80042e4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
}
 80042e8:	4618      	mov	r0, r3
 80042ea:	46bd      	mov	sp, r7
 80042ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042f0:	4770      	bx	lr
 80042f2:	bf00      	nop
 80042f4:	40023800 	.word	0x40023800

080042f8 <LL_RCC_PLL_GetN>:
  * @retval Between 50/192(*) and 432
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 80042f8:	b480      	push	{r7}
 80042fa:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 80042fc:	4b04      	ldr	r3, [pc, #16]	; (8004310 <LL_RCC_PLL_GetN+0x18>)
 80042fe:	685b      	ldr	r3, [r3, #4]
 8004300:	099b      	lsrs	r3, r3, #6
 8004302:	f3c3 0308 	ubfx	r3, r3, #0, #9
}
 8004306:	4618      	mov	r0, r3
 8004308:	46bd      	mov	sp, r7
 800430a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800430e:	4770      	bx	lr
 8004310:	40023800 	.word	0x40023800

08004314 <LL_RCC_PLL_GetP>:
  *         @arg @ref LL_RCC_PLLP_DIV_4
  *         @arg @ref LL_RCC_PLLP_DIV_6
  *         @arg @ref LL_RCC_PLLP_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetP(void)
{
 8004314:	b480      	push	{r7}
 8004316:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP));
 8004318:	4b04      	ldr	r3, [pc, #16]	; (800432c <LL_RCC_PLL_GetP+0x18>)
 800431a:	685b      	ldr	r3, [r3, #4]
 800431c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
}
 8004320:	4618      	mov	r0, r3
 8004322:	46bd      	mov	sp, r7
 8004324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004328:	4770      	bx	lr
 800432a:	bf00      	nop
 800432c:	40023800 	.word	0x40023800

08004330 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_61
  *         @arg @ref LL_RCC_PLLM_DIV_62
  *         @arg @ref LL_RCC_PLLM_DIV_63
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 8004330:	b480      	push	{r7}
 8004332:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8004334:	4b04      	ldr	r3, [pc, #16]	; (8004348 <LL_RCC_PLL_GetDivider+0x18>)
 8004336:	685b      	ldr	r3, [r3, #4]
 8004338:	f003 033f 	and.w	r3, r3, #63	; 0x3f
}
 800433c:	4618      	mov	r0, r3
 800433e:	46bd      	mov	sp, r7
 8004340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004344:	4770      	bx	lr
 8004346:	bf00      	nop
 8004348:	40023800 	.word	0x40023800

0800434c <LL_RCC_GetSystemClocksFreq>:
  *         configuration based on this function will be incorrect.
  * @param  RCC_Clocks pointer to a @ref LL_RCC_ClocksTypeDef structure which will hold the clocks frequencies
  * @retval None
  */
void LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks)
{
 800434c:	b580      	push	{r7, lr}
 800434e:	b082      	sub	sp, #8
 8004350:	af00      	add	r7, sp, #0
 8004352:	6078      	str	r0, [r7, #4]
  /* Get SYSCLK frequency */
  RCC_Clocks->SYSCLK_Frequency = RCC_GetSystemClockFreq();
 8004354:	f000 f820 	bl	8004398 <RCC_GetSystemClockFreq>
 8004358:	4602      	mov	r2, r0
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	601a      	str	r2, [r3, #0]

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency   = RCC_GetHCLKClockFreq(RCC_Clocks->SYSCLK_Frequency);
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	4618      	mov	r0, r3
 8004364:	f000 f840 	bl	80043e8 <RCC_GetHCLKClockFreq>
 8004368:	4602      	mov	r2, r0
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	605a      	str	r2, [r3, #4]

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency  = RCC_GetPCLK1ClockFreq(RCC_Clocks->HCLK_Frequency);
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	685b      	ldr	r3, [r3, #4]
 8004372:	4618      	mov	r0, r3
 8004374:	f000 f84e 	bl	8004414 <RCC_GetPCLK1ClockFreq>
 8004378:	4602      	mov	r2, r0
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	609a      	str	r2, [r3, #8]

  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency  = RCC_GetPCLK2ClockFreq(RCC_Clocks->HCLK_Frequency);
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	685b      	ldr	r3, [r3, #4]
 8004382:	4618      	mov	r0, r3
 8004384:	f000 f85a 	bl	800443c <RCC_GetPCLK2ClockFreq>
 8004388:	4602      	mov	r2, r0
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	60da      	str	r2, [r3, #12]
}
 800438e:	bf00      	nop
 8004390:	3708      	adds	r7, #8
 8004392:	46bd      	mov	sp, r7
 8004394:	bd80      	pop	{r7, pc}
	...

08004398 <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
uint32_t RCC_GetSystemClockFreq(void)
{
 8004398:	b580      	push	{r7, lr}
 800439a:	b082      	sub	sp, #8
 800439c:	af00      	add	r7, sp, #0
  uint32_t frequency = 0U;
 800439e:	2300      	movs	r3, #0
 80043a0:	607b      	str	r3, [r7, #4]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 80043a2:	f7ff ff63 	bl	800426c <LL_RCC_GetSysClkSource>
 80043a6:	4603      	mov	r3, r0
 80043a8:	2b08      	cmp	r3, #8
 80043aa:	d00c      	beq.n	80043c6 <RCC_GetSystemClockFreq+0x2e>
 80043ac:	2b08      	cmp	r3, #8
 80043ae:	d80f      	bhi.n	80043d0 <RCC_GetSystemClockFreq+0x38>
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	d002      	beq.n	80043ba <RCC_GetSystemClockFreq+0x22>
 80043b4:	2b04      	cmp	r3, #4
 80043b6:	d003      	beq.n	80043c0 <RCC_GetSystemClockFreq+0x28>
 80043b8:	e00a      	b.n	80043d0 <RCC_GetSystemClockFreq+0x38>
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 80043ba:	4b09      	ldr	r3, [pc, #36]	; (80043e0 <RCC_GetSystemClockFreq+0x48>)
 80043bc:	607b      	str	r3, [r7, #4]
      break;
 80043be:	e00a      	b.n	80043d6 <RCC_GetSystemClockFreq+0x3e>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 80043c0:	4b08      	ldr	r3, [pc, #32]	; (80043e4 <RCC_GetSystemClockFreq+0x4c>)
 80043c2:	607b      	str	r3, [r7, #4]
      break;
 80043c4:	e007      	b.n	80043d6 <RCC_GetSystemClockFreq+0x3e>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS(LL_RCC_SYS_CLKSOURCE_STATUS_PLL);
 80043c6:	2008      	movs	r0, #8
 80043c8:	f000 f84c 	bl	8004464 <RCC_PLL_GetFreqDomain_SYS>
 80043cc:	6078      	str	r0, [r7, #4]
      break;
 80043ce:	e002      	b.n	80043d6 <RCC_GetSystemClockFreq+0x3e>
      frequency = RCC_PLL_GetFreqDomain_SYS(LL_RCC_SYS_CLKSOURCE_STATUS_PLLR);
      break;
#endif /* RCC_PLLR_SYSCLK_SUPPORT */

    default:
      frequency = HSI_VALUE;
 80043d0:	4b03      	ldr	r3, [pc, #12]	; (80043e0 <RCC_GetSystemClockFreq+0x48>)
 80043d2:	607b      	str	r3, [r7, #4]
      break;
 80043d4:	bf00      	nop
  }

  return frequency;
 80043d6:	687b      	ldr	r3, [r7, #4]
}
 80043d8:	4618      	mov	r0, r3
 80043da:	3708      	adds	r7, #8
 80043dc:	46bd      	mov	sp, r7
 80043de:	bd80      	pop	{r7, pc}
 80043e0:	00f42400 	.word	0x00f42400
 80043e4:	007a1200 	.word	0x007a1200

080043e8 <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 80043e8:	b580      	push	{r7, lr}
 80043ea:	b082      	sub	sp, #8
 80043ec:	af00      	add	r7, sp, #0
 80043ee:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 80043f0:	f7ff ff4a 	bl	8004288 <LL_RCC_GetAHBPrescaler>
 80043f4:	4603      	mov	r3, r0
 80043f6:	091b      	lsrs	r3, r3, #4
 80043f8:	f003 030f 	and.w	r3, r3, #15
 80043fc:	4a04      	ldr	r2, [pc, #16]	; (8004410 <RCC_GetHCLKClockFreq+0x28>)
 80043fe:	5cd3      	ldrb	r3, [r2, r3]
 8004400:	461a      	mov	r2, r3
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	40d3      	lsrs	r3, r2
}
 8004406:	4618      	mov	r0, r3
 8004408:	3708      	adds	r7, #8
 800440a:	46bd      	mov	sp, r7
 800440c:	bd80      	pop	{r7, pc}
 800440e:	bf00      	nop
 8004410:	08009d58 	.word	0x08009d58

08004414 <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 8004414:	b580      	push	{r7, lr}
 8004416:	b082      	sub	sp, #8
 8004418:	af00      	add	r7, sp, #0
 800441a:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 800441c:	f7ff ff42 	bl	80042a4 <LL_RCC_GetAPB1Prescaler>
 8004420:	4603      	mov	r3, r0
 8004422:	0a9b      	lsrs	r3, r3, #10
 8004424:	4a04      	ldr	r2, [pc, #16]	; (8004438 <RCC_GetPCLK1ClockFreq+0x24>)
 8004426:	5cd3      	ldrb	r3, [r2, r3]
 8004428:	461a      	mov	r2, r3
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	40d3      	lsrs	r3, r2
}
 800442e:	4618      	mov	r0, r3
 8004430:	3708      	adds	r7, #8
 8004432:	46bd      	mov	sp, r7
 8004434:	bd80      	pop	{r7, pc}
 8004436:	bf00      	nop
 8004438:	08009d68 	.word	0x08009d68

0800443c <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 800443c:	b580      	push	{r7, lr}
 800443e:	b082      	sub	sp, #8
 8004440:	af00      	add	r7, sp, #0
 8004442:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 8004444:	f7ff ff3c 	bl	80042c0 <LL_RCC_GetAPB2Prescaler>
 8004448:	4603      	mov	r3, r0
 800444a:	0b5b      	lsrs	r3, r3, #13
 800444c:	4a04      	ldr	r2, [pc, #16]	; (8004460 <RCC_GetPCLK2ClockFreq+0x24>)
 800444e:	5cd3      	ldrb	r3, [r2, r3]
 8004450:	461a      	mov	r2, r3
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	40d3      	lsrs	r3, r2
}
 8004456:	4618      	mov	r0, r3
 8004458:	3708      	adds	r7, #8
 800445a:	46bd      	mov	sp, r7
 800445c:	bd80      	pop	{r7, pc}
 800445e:	bf00      	nop
 8004460:	08009d68 	.word	0x08009d68

08004464 <RCC_PLL_GetFreqDomain_SYS>:
  * @brief  Return PLL clock frequency used for system domain
  * @param  SYSCLK_Source System clock source
  * @retval PLL clock frequency (in Hz)
  */
uint32_t RCC_PLL_GetFreqDomain_SYS(uint32_t SYSCLK_Source)
{
 8004464:	b590      	push	{r4, r7, lr}
 8004466:	b087      	sub	sp, #28
 8004468:	af00      	add	r7, sp, #0
 800446a:	6078      	str	r0, [r7, #4]
  uint32_t pllinputfreq = 0U, pllsource = 0U, plloutputfreq = 0U;
 800446c:	2300      	movs	r3, #0
 800446e:	617b      	str	r3, [r7, #20]
 8004470:	2300      	movs	r3, #0
 8004472:	60fb      	str	r3, [r7, #12]
 8004474:	2300      	movs	r3, #0
 8004476:	613b      	str	r3, [r7, #16]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
     SYSCLK = PLL_VCO / (PLLP or PLLR)
  */
  pllsource = LL_RCC_PLL_GetMainSource();
 8004478:	f7ff ff30 	bl	80042dc <LL_RCC_PLL_GetMainSource>
 800447c:	60f8      	str	r0, [r7, #12]

  switch (pllsource)
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	2b00      	cmp	r3, #0
 8004482:	d004      	beq.n	800448e <RCC_PLL_GetFreqDomain_SYS+0x2a>
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800448a:	d003      	beq.n	8004494 <RCC_PLL_GetFreqDomain_SYS+0x30>
 800448c:	e005      	b.n	800449a <RCC_PLL_GetFreqDomain_SYS+0x36>
  {
    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
 800448e:	4b12      	ldr	r3, [pc, #72]	; (80044d8 <RCC_PLL_GetFreqDomain_SYS+0x74>)
 8004490:	617b      	str	r3, [r7, #20]
      break;
 8004492:	e005      	b.n	80044a0 <RCC_PLL_GetFreqDomain_SYS+0x3c>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 8004494:	4b11      	ldr	r3, [pc, #68]	; (80044dc <RCC_PLL_GetFreqDomain_SYS+0x78>)
 8004496:	617b      	str	r3, [r7, #20]
      break;
 8004498:	e002      	b.n	80044a0 <RCC_PLL_GetFreqDomain_SYS+0x3c>

    default:
      pllinputfreq = HSI_VALUE;
 800449a:	4b0f      	ldr	r3, [pc, #60]	; (80044d8 <RCC_PLL_GetFreqDomain_SYS+0x74>)
 800449c:	617b      	str	r3, [r7, #20]
      break;
 800449e:	bf00      	nop
  }

  if (SYSCLK_Source == LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	2b08      	cmp	r3, #8
 80044a4:	d113      	bne.n	80044ce <RCC_PLL_GetFreqDomain_SYS+0x6a>
  {
    plloutputfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 80044a6:	f7ff ff43 	bl	8004330 <LL_RCC_PLL_GetDivider>
 80044aa:	4602      	mov	r2, r0
 80044ac:	697b      	ldr	r3, [r7, #20]
 80044ae:	fbb3 f4f2 	udiv	r4, r3, r2
 80044b2:	f7ff ff21 	bl	80042f8 <LL_RCC_PLL_GetN>
 80044b6:	4603      	mov	r3, r0
 80044b8:	fb03 f404 	mul.w	r4, r3, r4
 80044bc:	f7ff ff2a 	bl	8004314 <LL_RCC_PLL_GetP>
 80044c0:	4603      	mov	r3, r0
 80044c2:	0c1b      	lsrs	r3, r3, #16
 80044c4:	3301      	adds	r3, #1
 80044c6:	005b      	lsls	r3, r3, #1
 80044c8:	fbb4 f3f3 	udiv	r3, r4, r3
 80044cc:	613b      	str	r3, [r7, #16]
    plloutputfreq = __LL_RCC_CALC_PLLRCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
                                        LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
  }
#endif /* RCC_PLLR_SYSCLK_SUPPORT */

  return plloutputfreq;
 80044ce:	693b      	ldr	r3, [r7, #16]
}
 80044d0:	4618      	mov	r0, r3
 80044d2:	371c      	adds	r7, #28
 80044d4:	46bd      	mov	sp, r7
 80044d6:	bd90      	pop	{r4, r7, pc}
 80044d8:	00f42400 	.word	0x00f42400
 80044dc:	007a1200 	.word	0x007a1200

080044e0 <LL_TIM_SetPrescaler>:
{
 80044e0:	b480      	push	{r7}
 80044e2:	b083      	sub	sp, #12
 80044e4:	af00      	add	r7, sp, #0
 80044e6:	6078      	str	r0, [r7, #4]
 80044e8:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	683a      	ldr	r2, [r7, #0]
 80044ee:	629a      	str	r2, [r3, #40]	; 0x28
}
 80044f0:	bf00      	nop
 80044f2:	370c      	adds	r7, #12
 80044f4:	46bd      	mov	sp, r7
 80044f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044fa:	4770      	bx	lr

080044fc <LL_TIM_SetAutoReload>:
{
 80044fc:	b480      	push	{r7}
 80044fe:	b083      	sub	sp, #12
 8004500:	af00      	add	r7, sp, #0
 8004502:	6078      	str	r0, [r7, #4]
 8004504:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	683a      	ldr	r2, [r7, #0]
 800450a:	62da      	str	r2, [r3, #44]	; 0x2c
}
 800450c:	bf00      	nop
 800450e:	370c      	adds	r7, #12
 8004510:	46bd      	mov	sp, r7
 8004512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004516:	4770      	bx	lr

08004518 <LL_TIM_SetRepetitionCounter>:
{
 8004518:	b480      	push	{r7}
 800451a:	b083      	sub	sp, #12
 800451c:	af00      	add	r7, sp, #0
 800451e:	6078      	str	r0, [r7, #4]
 8004520:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	683a      	ldr	r2, [r7, #0]
 8004526:	631a      	str	r2, [r3, #48]	; 0x30
}
 8004528:	bf00      	nop
 800452a:	370c      	adds	r7, #12
 800452c:	46bd      	mov	sp, r7
 800452e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004532:	4770      	bx	lr

08004534 <LL_TIM_OC_SetCompareCH1>:
{
 8004534:	b480      	push	{r7}
 8004536:	b083      	sub	sp, #12
 8004538:	af00      	add	r7, sp, #0
 800453a:	6078      	str	r0, [r7, #4]
 800453c:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR1, CompareValue);
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	683a      	ldr	r2, [r7, #0]
 8004542:	635a      	str	r2, [r3, #52]	; 0x34
}
 8004544:	bf00      	nop
 8004546:	370c      	adds	r7, #12
 8004548:	46bd      	mov	sp, r7
 800454a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800454e:	4770      	bx	lr

08004550 <LL_TIM_OC_SetCompareCH2>:
{
 8004550:	b480      	push	{r7}
 8004552:	b083      	sub	sp, #12
 8004554:	af00      	add	r7, sp, #0
 8004556:	6078      	str	r0, [r7, #4]
 8004558:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR2, CompareValue);
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	683a      	ldr	r2, [r7, #0]
 800455e:	639a      	str	r2, [r3, #56]	; 0x38
}
 8004560:	bf00      	nop
 8004562:	370c      	adds	r7, #12
 8004564:	46bd      	mov	sp, r7
 8004566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800456a:	4770      	bx	lr

0800456c <LL_TIM_OC_SetCompareCH3>:
{
 800456c:	b480      	push	{r7}
 800456e:	b083      	sub	sp, #12
 8004570:	af00      	add	r7, sp, #0
 8004572:	6078      	str	r0, [r7, #4]
 8004574:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR3, CompareValue);
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	683a      	ldr	r2, [r7, #0]
 800457a:	63da      	str	r2, [r3, #60]	; 0x3c
}
 800457c:	bf00      	nop
 800457e:	370c      	adds	r7, #12
 8004580:	46bd      	mov	sp, r7
 8004582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004586:	4770      	bx	lr

08004588 <LL_TIM_OC_SetCompareCH4>:
{
 8004588:	b480      	push	{r7}
 800458a:	b083      	sub	sp, #12
 800458c:	af00      	add	r7, sp, #0
 800458e:	6078      	str	r0, [r7, #4]
 8004590:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR4, CompareValue);
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	683a      	ldr	r2, [r7, #0]
 8004596:	641a      	str	r2, [r3, #64]	; 0x40
}
 8004598:	bf00      	nop
 800459a:	370c      	adds	r7, #12
 800459c:	46bd      	mov	sp, r7
 800459e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045a2:	4770      	bx	lr

080045a4 <LL_TIM_GenerateEvent_UPDATE>:
  * @rmtoll EGR          UG            LL_TIM_GenerateEvent_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
 80045a4:	b480      	push	{r7}
 80045a6:	b083      	sub	sp, #12
 80045a8:	af00      	add	r7, sp, #0
 80045aa:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	695b      	ldr	r3, [r3, #20]
 80045b0:	f043 0201 	orr.w	r2, r3, #1
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	615a      	str	r2, [r3, #20]
}
 80045b8:	bf00      	nop
 80045ba:	370c      	adds	r7, #12
 80045bc:	46bd      	mov	sp, r7
 80045be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045c2:	4770      	bx	lr

080045c4 <LL_TIM_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, LL_TIM_InitTypeDef *TIM_InitStruct)
{
 80045c4:	b580      	push	{r7, lr}
 80045c6:	b084      	sub	sp, #16
 80045c8:	af00      	add	r7, sp, #0
 80045ca:	6078      	str	r0, [r7, #4]
 80045cc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(TIMx));
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	4a3d      	ldr	r2, [pc, #244]	; (80046cc <LL_TIM_Init+0x108>)
 80045d8:	4293      	cmp	r3, r2
 80045da:	d013      	beq.n	8004604 <LL_TIM_Init+0x40>
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80045e2:	d00f      	beq.n	8004604 <LL_TIM_Init+0x40>
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	4a3a      	ldr	r2, [pc, #232]	; (80046d0 <LL_TIM_Init+0x10c>)
 80045e8:	4293      	cmp	r3, r2
 80045ea:	d00b      	beq.n	8004604 <LL_TIM_Init+0x40>
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	4a39      	ldr	r2, [pc, #228]	; (80046d4 <LL_TIM_Init+0x110>)
 80045f0:	4293      	cmp	r3, r2
 80045f2:	d007      	beq.n	8004604 <LL_TIM_Init+0x40>
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	4a38      	ldr	r2, [pc, #224]	; (80046d8 <LL_TIM_Init+0x114>)
 80045f8:	4293      	cmp	r3, r2
 80045fa:	d003      	beq.n	8004604 <LL_TIM_Init+0x40>
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	4a37      	ldr	r2, [pc, #220]	; (80046dc <LL_TIM_Init+0x118>)
 8004600:	4293      	cmp	r3, r2
 8004602:	d106      	bne.n	8004612 <LL_TIM_Init+0x4e>
  {
    /* Select the Counter Mode */
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800460a:	683b      	ldr	r3, [r7, #0]
 800460c:	685b      	ldr	r3, [r3, #4]
 800460e:	4313      	orrs	r3, r2
 8004610:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	4a2d      	ldr	r2, [pc, #180]	; (80046cc <LL_TIM_Init+0x108>)
 8004616:	4293      	cmp	r3, r2
 8004618:	d02b      	beq.n	8004672 <LL_TIM_Init+0xae>
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004620:	d027      	beq.n	8004672 <LL_TIM_Init+0xae>
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	4a2a      	ldr	r2, [pc, #168]	; (80046d0 <LL_TIM_Init+0x10c>)
 8004626:	4293      	cmp	r3, r2
 8004628:	d023      	beq.n	8004672 <LL_TIM_Init+0xae>
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	4a29      	ldr	r2, [pc, #164]	; (80046d4 <LL_TIM_Init+0x110>)
 800462e:	4293      	cmp	r3, r2
 8004630:	d01f      	beq.n	8004672 <LL_TIM_Init+0xae>
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	4a28      	ldr	r2, [pc, #160]	; (80046d8 <LL_TIM_Init+0x114>)
 8004636:	4293      	cmp	r3, r2
 8004638:	d01b      	beq.n	8004672 <LL_TIM_Init+0xae>
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	4a27      	ldr	r2, [pc, #156]	; (80046dc <LL_TIM_Init+0x118>)
 800463e:	4293      	cmp	r3, r2
 8004640:	d017      	beq.n	8004672 <LL_TIM_Init+0xae>
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	4a26      	ldr	r2, [pc, #152]	; (80046e0 <LL_TIM_Init+0x11c>)
 8004646:	4293      	cmp	r3, r2
 8004648:	d013      	beq.n	8004672 <LL_TIM_Init+0xae>
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	4a25      	ldr	r2, [pc, #148]	; (80046e4 <LL_TIM_Init+0x120>)
 800464e:	4293      	cmp	r3, r2
 8004650:	d00f      	beq.n	8004672 <LL_TIM_Init+0xae>
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	4a24      	ldr	r2, [pc, #144]	; (80046e8 <LL_TIM_Init+0x124>)
 8004656:	4293      	cmp	r3, r2
 8004658:	d00b      	beq.n	8004672 <LL_TIM_Init+0xae>
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	4a23      	ldr	r2, [pc, #140]	; (80046ec <LL_TIM_Init+0x128>)
 800465e:	4293      	cmp	r3, r2
 8004660:	d007      	beq.n	8004672 <LL_TIM_Init+0xae>
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	4a22      	ldr	r2, [pc, #136]	; (80046f0 <LL_TIM_Init+0x12c>)
 8004666:	4293      	cmp	r3, r2
 8004668:	d003      	beq.n	8004672 <LL_TIM_Init+0xae>
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	4a21      	ldr	r2, [pc, #132]	; (80046f4 <LL_TIM_Init+0x130>)
 800466e:	4293      	cmp	r3, r2
 8004670:	d106      	bne.n	8004680 <LL_TIM_Init+0xbc>
  {
    /* Set the clock division */
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004678:	683b      	ldr	r3, [r7, #0]
 800467a:	68db      	ldr	r3, [r3, #12]
 800467c:	4313      	orrs	r3, r2
 800467e:	60fb      	str	r3, [r7, #12]
  }

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	68fa      	ldr	r2, [r7, #12]
 8004684:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 8004686:	683b      	ldr	r3, [r7, #0]
 8004688:	689b      	ldr	r3, [r3, #8]
 800468a:	4619      	mov	r1, r3
 800468c:	6878      	ldr	r0, [r7, #4]
 800468e:	f7ff ff35 	bl	80044fc <LL_TIM_SetAutoReload>

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 8004692:	683b      	ldr	r3, [r7, #0]
 8004694:	881b      	ldrh	r3, [r3, #0]
 8004696:	4619      	mov	r1, r3
 8004698:	6878      	ldr	r0, [r7, #4]
 800469a:	f7ff ff21 	bl	80044e0 <LL_TIM_SetPrescaler>

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	4a0a      	ldr	r2, [pc, #40]	; (80046cc <LL_TIM_Init+0x108>)
 80046a2:	4293      	cmp	r3, r2
 80046a4:	d003      	beq.n	80046ae <LL_TIM_Init+0xea>
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	4a0c      	ldr	r2, [pc, #48]	; (80046dc <LL_TIM_Init+0x118>)
 80046aa:	4293      	cmp	r3, r2
 80046ac:	d105      	bne.n	80046ba <LL_TIM_Init+0xf6>
  {
    /* Set the Repetition Counter value */
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 80046ae:	683b      	ldr	r3, [r7, #0]
 80046b0:	691b      	ldr	r3, [r3, #16]
 80046b2:	4619      	mov	r1, r3
 80046b4:	6878      	ldr	r0, [r7, #4]
 80046b6:	f7ff ff2f 	bl	8004518 <LL_TIM_SetRepetitionCounter>
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);
 80046ba:	6878      	ldr	r0, [r7, #4]
 80046bc:	f7ff ff72 	bl	80045a4 <LL_TIM_GenerateEvent_UPDATE>

  return SUCCESS;
 80046c0:	2300      	movs	r3, #0
}
 80046c2:	4618      	mov	r0, r3
 80046c4:	3710      	adds	r7, #16
 80046c6:	46bd      	mov	sp, r7
 80046c8:	bd80      	pop	{r7, pc}
 80046ca:	bf00      	nop
 80046cc:	40010000 	.word	0x40010000
 80046d0:	40000400 	.word	0x40000400
 80046d4:	40000800 	.word	0x40000800
 80046d8:	40000c00 	.word	0x40000c00
 80046dc:	40010400 	.word	0x40010400
 80046e0:	40014000 	.word	0x40014000
 80046e4:	40014400 	.word	0x40014400
 80046e8:	40014800 	.word	0x40014800
 80046ec:	40001800 	.word	0x40001800
 80046f0:	40001c00 	.word	0x40001c00
 80046f4:	40002000 	.word	0x40002000

080046f8 <LL_TIM_OC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx output channel is initialized
  *          - ERROR: TIMx output channel is not initialized
  */
ErrorStatus LL_TIM_OC_Init(TIM_TypeDef *TIMx, uint32_t Channel, LL_TIM_OC_InitTypeDef *TIM_OC_InitStruct)
{
 80046f8:	b580      	push	{r7, lr}
 80046fa:	b086      	sub	sp, #24
 80046fc:	af00      	add	r7, sp, #0
 80046fe:	60f8      	str	r0, [r7, #12]
 8004700:	60b9      	str	r1, [r7, #8]
 8004702:	607a      	str	r2, [r7, #4]
  ErrorStatus result = ERROR;
 8004704:	2301      	movs	r3, #1
 8004706:	75fb      	strb	r3, [r7, #23]

  switch (Channel)
 8004708:	68bb      	ldr	r3, [r7, #8]
 800470a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800470e:	d027      	beq.n	8004760 <LL_TIM_OC_Init+0x68>
 8004710:	68bb      	ldr	r3, [r7, #8]
 8004712:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004716:	d82a      	bhi.n	800476e <LL_TIM_OC_Init+0x76>
 8004718:	68bb      	ldr	r3, [r7, #8]
 800471a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800471e:	d018      	beq.n	8004752 <LL_TIM_OC_Init+0x5a>
 8004720:	68bb      	ldr	r3, [r7, #8]
 8004722:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004726:	d822      	bhi.n	800476e <LL_TIM_OC_Init+0x76>
 8004728:	68bb      	ldr	r3, [r7, #8]
 800472a:	2b01      	cmp	r3, #1
 800472c:	d003      	beq.n	8004736 <LL_TIM_OC_Init+0x3e>
 800472e:	68bb      	ldr	r3, [r7, #8]
 8004730:	2b10      	cmp	r3, #16
 8004732:	d007      	beq.n	8004744 <LL_TIM_OC_Init+0x4c>
      break;
    case LL_TIM_CHANNEL_CH4:
      result = OC4Config(TIMx, TIM_OC_InitStruct);
      break;
    default:
      break;
 8004734:	e01b      	b.n	800476e <LL_TIM_OC_Init+0x76>
      result = OC1Config(TIMx, TIM_OC_InitStruct);
 8004736:	6879      	ldr	r1, [r7, #4]
 8004738:	68f8      	ldr	r0, [r7, #12]
 800473a:	f000 f81f 	bl	800477c <OC1Config>
 800473e:	4603      	mov	r3, r0
 8004740:	75fb      	strb	r3, [r7, #23]
      break;
 8004742:	e015      	b.n	8004770 <LL_TIM_OC_Init+0x78>
      result = OC2Config(TIMx, TIM_OC_InitStruct);
 8004744:	6879      	ldr	r1, [r7, #4]
 8004746:	68f8      	ldr	r0, [r7, #12]
 8004748:	f000 f884 	bl	8004854 <OC2Config>
 800474c:	4603      	mov	r3, r0
 800474e:	75fb      	strb	r3, [r7, #23]
      break;
 8004750:	e00e      	b.n	8004770 <LL_TIM_OC_Init+0x78>
      result = OC3Config(TIMx, TIM_OC_InitStruct);
 8004752:	6879      	ldr	r1, [r7, #4]
 8004754:	68f8      	ldr	r0, [r7, #12]
 8004756:	f000 f8ed 	bl	8004934 <OC3Config>
 800475a:	4603      	mov	r3, r0
 800475c:	75fb      	strb	r3, [r7, #23]
      break;
 800475e:	e007      	b.n	8004770 <LL_TIM_OC_Init+0x78>
      result = OC4Config(TIMx, TIM_OC_InitStruct);
 8004760:	6879      	ldr	r1, [r7, #4]
 8004762:	68f8      	ldr	r0, [r7, #12]
 8004764:	f000 f956 	bl	8004a14 <OC4Config>
 8004768:	4603      	mov	r3, r0
 800476a:	75fb      	strb	r3, [r7, #23]
      break;
 800476c:	e000      	b.n	8004770 <LL_TIM_OC_Init+0x78>
      break;
 800476e:	bf00      	nop
  }

  return result;
 8004770:	7dfb      	ldrb	r3, [r7, #23]
}
 8004772:	4618      	mov	r0, r3
 8004774:	3718      	adds	r7, #24
 8004776:	46bd      	mov	sp, r7
 8004778:	bd80      	pop	{r7, pc}
	...

0800477c <OC1Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC1Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 800477c:	b580      	push	{r7, lr}
 800477e:	b086      	sub	sp, #24
 8004780:	af00      	add	r7, sp, #0
 8004782:	6078      	str	r0, [r7, #4]
 8004784:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 1: Reset the CC1E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC1E);
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	6a1b      	ldr	r3, [r3, #32]
 800478a:	f023 0201 	bic.w	r2, r3, #1
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	6a1b      	ldr	r3, [r3, #32]
 8004796:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	685b      	ldr	r3, [r3, #4]
 800479c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	699b      	ldr	r3, [r3, #24]
 80047a2:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC1S);
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	f023 0303 	bic.w	r3, r3, #3
 80047aa:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC1M, TIM_OCInitStruct->OCMode);
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80047b2:	683b      	ldr	r3, [r7, #0]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	4313      	orrs	r3, r2
 80047b8:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC1P, TIM_OCInitStruct->OCPolarity);
 80047ba:	697b      	ldr	r3, [r7, #20]
 80047bc:	f023 0202 	bic.w	r2, r3, #2
 80047c0:	683b      	ldr	r3, [r7, #0]
 80047c2:	691b      	ldr	r3, [r3, #16]
 80047c4:	4313      	orrs	r3, r2
 80047c6:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC1E, TIM_OCInitStruct->OCState);
 80047c8:	697b      	ldr	r3, [r7, #20]
 80047ca:	f023 0201 	bic.w	r2, r3, #1
 80047ce:	683b      	ldr	r3, [r7, #0]
 80047d0:	685b      	ldr	r3, [r3, #4]
 80047d2:	4313      	orrs	r3, r2
 80047d4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	4a1c      	ldr	r2, [pc, #112]	; (800484c <OC1Config+0xd0>)
 80047da:	4293      	cmp	r3, r2
 80047dc:	d003      	beq.n	80047e6 <OC1Config+0x6a>
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	4a1b      	ldr	r2, [pc, #108]	; (8004850 <OC1Config+0xd4>)
 80047e2:	4293      	cmp	r3, r2
 80047e4:	d11e      	bne.n	8004824 <OC1Config+0xa8>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NP, TIM_OCInitStruct->OCNPolarity << 2U);
 80047e6:	697b      	ldr	r3, [r7, #20]
 80047e8:	f023 0208 	bic.w	r2, r3, #8
 80047ec:	683b      	ldr	r3, [r7, #0]
 80047ee:	695b      	ldr	r3, [r3, #20]
 80047f0:	009b      	lsls	r3, r3, #2
 80047f2:	4313      	orrs	r3, r2
 80047f4:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NE, TIM_OCInitStruct->OCNState << 2U);
 80047f6:	697b      	ldr	r3, [r7, #20]
 80047f8:	f023 0204 	bic.w	r2, r3, #4
 80047fc:	683b      	ldr	r3, [r7, #0]
 80047fe:	689b      	ldr	r3, [r3, #8]
 8004800:	009b      	lsls	r3, r3, #2
 8004802:	4313      	orrs	r3, r2
 8004804:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1, TIM_OCInitStruct->OCIdleState);
 8004806:	693b      	ldr	r3, [r7, #16]
 8004808:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800480c:	683b      	ldr	r3, [r7, #0]
 800480e:	699b      	ldr	r3, [r3, #24]
 8004810:	4313      	orrs	r3, r2
 8004812:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1N, TIM_OCInitStruct->OCNIdleState << 1U);
 8004814:	693b      	ldr	r3, [r7, #16]
 8004816:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 800481a:	683b      	ldr	r3, [r7, #0]
 800481c:	69db      	ldr	r3, [r3, #28]
 800481e:	005b      	lsls	r3, r3, #1
 8004820:	4313      	orrs	r3, r2
 8004822:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	693a      	ldr	r2, [r7, #16]
 8004828:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	68fa      	ldr	r2, [r7, #12]
 800482e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH1(TIMx, TIM_OCInitStruct->CompareValue);
 8004830:	683b      	ldr	r3, [r7, #0]
 8004832:	68db      	ldr	r3, [r3, #12]
 8004834:	4619      	mov	r1, r3
 8004836:	6878      	ldr	r0, [r7, #4]
 8004838:	f7ff fe7c 	bl	8004534 <LL_TIM_OC_SetCompareCH1>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	697a      	ldr	r2, [r7, #20]
 8004840:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8004842:	2300      	movs	r3, #0
}
 8004844:	4618      	mov	r0, r3
 8004846:	3718      	adds	r7, #24
 8004848:	46bd      	mov	sp, r7
 800484a:	bd80      	pop	{r7, pc}
 800484c:	40010000 	.word	0x40010000
 8004850:	40010400 	.word	0x40010400

08004854 <OC2Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC2Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8004854:	b580      	push	{r7, lr}
 8004856:	b086      	sub	sp, #24
 8004858:	af00      	add	r7, sp, #0
 800485a:	6078      	str	r0, [r7, #4]
 800485c:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 2: Reset the CC2E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC2E);
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	6a1b      	ldr	r3, [r3, #32]
 8004862:	f023 0210 	bic.w	r2, r3, #16
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	6a1b      	ldr	r3, [r3, #32]
 800486e:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	685b      	ldr	r3, [r3, #4]
 8004874:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	699b      	ldr	r3, [r3, #24]
 800487a:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC2S);
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004882:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC2M, TIM_OCInitStruct->OCMode << 8U);
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 800488a:	683b      	ldr	r3, [r7, #0]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	021b      	lsls	r3, r3, #8
 8004890:	4313      	orrs	r3, r2
 8004892:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC2P, TIM_OCInitStruct->OCPolarity << 4U);
 8004894:	697b      	ldr	r3, [r7, #20]
 8004896:	f023 0220 	bic.w	r2, r3, #32
 800489a:	683b      	ldr	r3, [r7, #0]
 800489c:	691b      	ldr	r3, [r3, #16]
 800489e:	011b      	lsls	r3, r3, #4
 80048a0:	4313      	orrs	r3, r2
 80048a2:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC2E, TIM_OCInitStruct->OCState << 4U);
 80048a4:	697b      	ldr	r3, [r7, #20]
 80048a6:	f023 0210 	bic.w	r2, r3, #16
 80048aa:	683b      	ldr	r3, [r7, #0]
 80048ac:	685b      	ldr	r3, [r3, #4]
 80048ae:	011b      	lsls	r3, r3, #4
 80048b0:	4313      	orrs	r3, r2
 80048b2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	4a1d      	ldr	r2, [pc, #116]	; (800492c <OC2Config+0xd8>)
 80048b8:	4293      	cmp	r3, r2
 80048ba:	d003      	beq.n	80048c4 <OC2Config+0x70>
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	4a1c      	ldr	r2, [pc, #112]	; (8004930 <OC2Config+0xdc>)
 80048c0:	4293      	cmp	r3, r2
 80048c2:	d11f      	bne.n	8004904 <OC2Config+0xb0>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NP, TIM_OCInitStruct->OCNPolarity << 6U);
 80048c4:	697b      	ldr	r3, [r7, #20]
 80048c6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80048ca:	683b      	ldr	r3, [r7, #0]
 80048cc:	695b      	ldr	r3, [r3, #20]
 80048ce:	019b      	lsls	r3, r3, #6
 80048d0:	4313      	orrs	r3, r2
 80048d2:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NE, TIM_OCInitStruct->OCNState << 6U);
 80048d4:	697b      	ldr	r3, [r7, #20]
 80048d6:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 80048da:	683b      	ldr	r3, [r7, #0]
 80048dc:	689b      	ldr	r3, [r3, #8]
 80048de:	019b      	lsls	r3, r3, #6
 80048e0:	4313      	orrs	r3, r2
 80048e2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2, TIM_OCInitStruct->OCIdleState << 2U);
 80048e4:	693b      	ldr	r3, [r7, #16]
 80048e6:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80048ea:	683b      	ldr	r3, [r7, #0]
 80048ec:	699b      	ldr	r3, [r3, #24]
 80048ee:	009b      	lsls	r3, r3, #2
 80048f0:	4313      	orrs	r3, r2
 80048f2:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2N, TIM_OCInitStruct->OCNIdleState << 3U);
 80048f4:	693b      	ldr	r3, [r7, #16]
 80048f6:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80048fa:	683b      	ldr	r3, [r7, #0]
 80048fc:	69db      	ldr	r3, [r3, #28]
 80048fe:	00db      	lsls	r3, r3, #3
 8004900:	4313      	orrs	r3, r2
 8004902:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	693a      	ldr	r2, [r7, #16]
 8004908:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	68fa      	ldr	r2, [r7, #12]
 800490e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH2(TIMx, TIM_OCInitStruct->CompareValue);
 8004910:	683b      	ldr	r3, [r7, #0]
 8004912:	68db      	ldr	r3, [r3, #12]
 8004914:	4619      	mov	r1, r3
 8004916:	6878      	ldr	r0, [r7, #4]
 8004918:	f7ff fe1a 	bl	8004550 <LL_TIM_OC_SetCompareCH2>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	697a      	ldr	r2, [r7, #20]
 8004920:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8004922:	2300      	movs	r3, #0
}
 8004924:	4618      	mov	r0, r3
 8004926:	3718      	adds	r7, #24
 8004928:	46bd      	mov	sp, r7
 800492a:	bd80      	pop	{r7, pc}
 800492c:	40010000 	.word	0x40010000
 8004930:	40010400 	.word	0x40010400

08004934 <OC3Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC3Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8004934:	b580      	push	{r7, lr}
 8004936:	b086      	sub	sp, #24
 8004938:	af00      	add	r7, sp, #0
 800493a:	6078      	str	r0, [r7, #4]
 800493c:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 3: Reset the CC3E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC3E);
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	6a1b      	ldr	r3, [r3, #32]
 8004942:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	6a1b      	ldr	r3, [r3, #32]
 800494e:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	685b      	ldr	r3, [r3, #4]
 8004954:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	69db      	ldr	r3, [r3, #28]
 800495a:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC3S);
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	f023 0303 	bic.w	r3, r3, #3
 8004962:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC3M, TIM_OCInitStruct->OCMode);
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800496a:	683b      	ldr	r3, [r7, #0]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	4313      	orrs	r3, r2
 8004970:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC3P, TIM_OCInitStruct->OCPolarity << 8U);
 8004972:	697b      	ldr	r3, [r7, #20]
 8004974:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8004978:	683b      	ldr	r3, [r7, #0]
 800497a:	691b      	ldr	r3, [r3, #16]
 800497c:	021b      	lsls	r3, r3, #8
 800497e:	4313      	orrs	r3, r2
 8004980:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC3E, TIM_OCInitStruct->OCState << 8U);
 8004982:	697b      	ldr	r3, [r7, #20]
 8004984:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004988:	683b      	ldr	r3, [r7, #0]
 800498a:	685b      	ldr	r3, [r3, #4]
 800498c:	021b      	lsls	r3, r3, #8
 800498e:	4313      	orrs	r3, r2
 8004990:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	4a1d      	ldr	r2, [pc, #116]	; (8004a0c <OC3Config+0xd8>)
 8004996:	4293      	cmp	r3, r2
 8004998:	d003      	beq.n	80049a2 <OC3Config+0x6e>
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	4a1c      	ldr	r2, [pc, #112]	; (8004a10 <OC3Config+0xdc>)
 800499e:	4293      	cmp	r3, r2
 80049a0:	d11f      	bne.n	80049e2 <OC3Config+0xae>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NP, TIM_OCInitStruct->OCNPolarity << 10U);
 80049a2:	697b      	ldr	r3, [r7, #20]
 80049a4:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80049a8:	683b      	ldr	r3, [r7, #0]
 80049aa:	695b      	ldr	r3, [r3, #20]
 80049ac:	029b      	lsls	r3, r3, #10
 80049ae:	4313      	orrs	r3, r2
 80049b0:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NE, TIM_OCInitStruct->OCNState << 10U);
 80049b2:	697b      	ldr	r3, [r7, #20]
 80049b4:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80049b8:	683b      	ldr	r3, [r7, #0]
 80049ba:	689b      	ldr	r3, [r3, #8]
 80049bc:	029b      	lsls	r3, r3, #10
 80049be:	4313      	orrs	r3, r2
 80049c0:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3, TIM_OCInitStruct->OCIdleState << 4U);
 80049c2:	693b      	ldr	r3, [r7, #16]
 80049c4:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80049c8:	683b      	ldr	r3, [r7, #0]
 80049ca:	699b      	ldr	r3, [r3, #24]
 80049cc:	011b      	lsls	r3, r3, #4
 80049ce:	4313      	orrs	r3, r2
 80049d0:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3N, TIM_OCInitStruct->OCNIdleState << 5U);
 80049d2:	693b      	ldr	r3, [r7, #16]
 80049d4:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80049d8:	683b      	ldr	r3, [r7, #0]
 80049da:	69db      	ldr	r3, [r3, #28]
 80049dc:	015b      	lsls	r3, r3, #5
 80049de:	4313      	orrs	r3, r2
 80049e0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	693a      	ldr	r2, [r7, #16]
 80049e6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	68fa      	ldr	r2, [r7, #12]
 80049ec:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH3(TIMx, TIM_OCInitStruct->CompareValue);
 80049ee:	683b      	ldr	r3, [r7, #0]
 80049f0:	68db      	ldr	r3, [r3, #12]
 80049f2:	4619      	mov	r1, r3
 80049f4:	6878      	ldr	r0, [r7, #4]
 80049f6:	f7ff fdb9 	bl	800456c <LL_TIM_OC_SetCompareCH3>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	697a      	ldr	r2, [r7, #20]
 80049fe:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8004a00:	2300      	movs	r3, #0
}
 8004a02:	4618      	mov	r0, r3
 8004a04:	3718      	adds	r7, #24
 8004a06:	46bd      	mov	sp, r7
 8004a08:	bd80      	pop	{r7, pc}
 8004a0a:	bf00      	nop
 8004a0c:	40010000 	.word	0x40010000
 8004a10:	40010400 	.word	0x40010400

08004a14 <OC4Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC4Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8004a14:	b580      	push	{r7, lr}
 8004a16:	b086      	sub	sp, #24
 8004a18:	af00      	add	r7, sp, #0
 8004a1a:	6078      	str	r0, [r7, #4]
 8004a1c:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 4: Reset the CC4E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC4E);
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	6a1b      	ldr	r3, [r3, #32]
 8004a22:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	6a1b      	ldr	r3, [r3, #32]
 8004a2e:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  LL_TIM_ReadReg(TIMx, CR2);
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	685b      	ldr	r3, [r3, #4]
 8004a34:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	69db      	ldr	r3, [r3, #28]
 8004a3a:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC4S);
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004a42:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC4M, TIM_OCInitStruct->OCMode << 8U);
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 8004a4a:	683b      	ldr	r3, [r7, #0]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	021b      	lsls	r3, r3, #8
 8004a50:	4313      	orrs	r3, r2
 8004a52:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC4P, TIM_OCInitStruct->OCPolarity << 12U);
 8004a54:	693b      	ldr	r3, [r7, #16]
 8004a56:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8004a5a:	683b      	ldr	r3, [r7, #0]
 8004a5c:	691b      	ldr	r3, [r3, #16]
 8004a5e:	031b      	lsls	r3, r3, #12
 8004a60:	4313      	orrs	r3, r2
 8004a62:	613b      	str	r3, [r7, #16]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC4E, TIM_OCInitStruct->OCState << 12U);
 8004a64:	693b      	ldr	r3, [r7, #16]
 8004a66:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004a6a:	683b      	ldr	r3, [r7, #0]
 8004a6c:	685b      	ldr	r3, [r3, #4]
 8004a6e:	031b      	lsls	r3, r3, #12
 8004a70:	4313      	orrs	r3, r2
 8004a72:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	4a11      	ldr	r2, [pc, #68]	; (8004abc <OC4Config+0xa8>)
 8004a78:	4293      	cmp	r3, r2
 8004a7a:	d003      	beq.n	8004a84 <OC4Config+0x70>
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	4a10      	ldr	r2, [pc, #64]	; (8004ac0 <OC4Config+0xac>)
 8004a80:	4293      	cmp	r3, r2
 8004a82:	d107      	bne.n	8004a94 <OC4Config+0x80>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS4, TIM_OCInitStruct->OCIdleState << 6U);
 8004a84:	697b      	ldr	r3, [r7, #20]
 8004a86:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8004a8a:	683b      	ldr	r3, [r7, #0]
 8004a8c:	699b      	ldr	r3, [r3, #24]
 8004a8e:	019b      	lsls	r3, r3, #6
 8004a90:	4313      	orrs	r3, r2
 8004a92:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	697a      	ldr	r2, [r7, #20]
 8004a98:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	68fa      	ldr	r2, [r7, #12]
 8004a9e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH4(TIMx, TIM_OCInitStruct->CompareValue);
 8004aa0:	683b      	ldr	r3, [r7, #0]
 8004aa2:	68db      	ldr	r3, [r3, #12]
 8004aa4:	4619      	mov	r1, r3
 8004aa6:	6878      	ldr	r0, [r7, #4]
 8004aa8:	f7ff fd6e 	bl	8004588 <LL_TIM_OC_SetCompareCH4>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	693a      	ldr	r2, [r7, #16]
 8004ab0:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8004ab2:	2300      	movs	r3, #0
}
 8004ab4:	4618      	mov	r0, r3
 8004ab6:	3718      	adds	r7, #24
 8004ab8:	46bd      	mov	sp, r7
 8004aba:	bd80      	pop	{r7, pc}
 8004abc:	40010000 	.word	0x40010000
 8004ac0:	40010400 	.word	0x40010400

08004ac4 <LL_USART_IsEnabled>:
{
 8004ac4:	b480      	push	{r7}
 8004ac6:	b083      	sub	sp, #12
 8004ac8:	af00      	add	r7, sp, #0
 8004aca:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE));
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	68db      	ldr	r3, [r3, #12]
 8004ad0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004ad4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004ad8:	bf0c      	ite	eq
 8004ada:	2301      	moveq	r3, #1
 8004adc:	2300      	movne	r3, #0
 8004ade:	b2db      	uxtb	r3, r3
}
 8004ae0:	4618      	mov	r0, r3
 8004ae2:	370c      	adds	r7, #12
 8004ae4:	46bd      	mov	sp, r7
 8004ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aea:	4770      	bx	lr

08004aec <LL_USART_SetStopBitsLength>:
{
 8004aec:	b480      	push	{r7}
 8004aee:	b083      	sub	sp, #12
 8004af0:	af00      	add	r7, sp, #0
 8004af2:	6078      	str	r0, [r7, #4]
 8004af4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	691b      	ldr	r3, [r3, #16]
 8004afa:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8004afe:	683b      	ldr	r3, [r7, #0]
 8004b00:	431a      	orrs	r2, r3
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	611a      	str	r2, [r3, #16]
}
 8004b06:	bf00      	nop
 8004b08:	370c      	adds	r7, #12
 8004b0a:	46bd      	mov	sp, r7
 8004b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b10:	4770      	bx	lr

08004b12 <LL_USART_SetHWFlowCtrl>:
{
 8004b12:	b480      	push	{r7}
 8004b14:	b083      	sub	sp, #12
 8004b16:	af00      	add	r7, sp, #0
 8004b18:	6078      	str	r0, [r7, #4]
 8004b1a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	695b      	ldr	r3, [r3, #20]
 8004b20:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004b24:	683b      	ldr	r3, [r7, #0]
 8004b26:	431a      	orrs	r2, r3
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	615a      	str	r2, [r3, #20]
}
 8004b2c:	bf00      	nop
 8004b2e:	370c      	adds	r7, #12
 8004b30:	46bd      	mov	sp, r7
 8004b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b36:	4770      	bx	lr

08004b38 <LL_USART_SetBaudRate>:
{
 8004b38:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004b3c:	b0c0      	sub	sp, #256	; 0x100
 8004b3e:	af00      	add	r7, sp, #0
 8004b40:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8004b44:	f8c7 10f8 	str.w	r1, [r7, #248]	; 0xf8
 8004b48:	f8c7 20f4 	str.w	r2, [r7, #244]	; 0xf4
 8004b4c:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
  if (OverSampling == LL_USART_OVERSAMPLING_8)
 8004b50:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004b54:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004b58:	f040 810c 	bne.w	8004d74 <LL_USART_SetBaudRate+0x23c>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, BaudRate));
 8004b5c:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8004b60:	2200      	movs	r2, #0
 8004b62:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8004b66:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8004b6a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8004b6e:	4622      	mov	r2, r4
 8004b70:	462b      	mov	r3, r5
 8004b72:	1891      	adds	r1, r2, r2
 8004b74:	6639      	str	r1, [r7, #96]	; 0x60
 8004b76:	415b      	adcs	r3, r3
 8004b78:	667b      	str	r3, [r7, #100]	; 0x64
 8004b7a:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 8004b7e:	4621      	mov	r1, r4
 8004b80:	eb12 0801 	adds.w	r8, r2, r1
 8004b84:	4629      	mov	r1, r5
 8004b86:	eb43 0901 	adc.w	r9, r3, r1
 8004b8a:	f04f 0200 	mov.w	r2, #0
 8004b8e:	f04f 0300 	mov.w	r3, #0
 8004b92:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004b96:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004b9a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004b9e:	4690      	mov	r8, r2
 8004ba0:	4699      	mov	r9, r3
 8004ba2:	4623      	mov	r3, r4
 8004ba4:	eb18 0303 	adds.w	r3, r8, r3
 8004ba8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8004bac:	462b      	mov	r3, r5
 8004bae:	eb49 0303 	adc.w	r3, r9, r3
 8004bb2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8004bb6:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8004bba:	2200      	movs	r2, #0
 8004bbc:	469a      	mov	sl, r3
 8004bbe:	4693      	mov	fp, r2
 8004bc0:	eb1a 030a 	adds.w	r3, sl, sl
 8004bc4:	65bb      	str	r3, [r7, #88]	; 0x58
 8004bc6:	eb4b 030b 	adc.w	r3, fp, fp
 8004bca:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004bcc:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8004bd0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8004bd4:	f7fc f868 	bl	8000ca8 <__aeabi_uldivmod>
 8004bd8:	4602      	mov	r2, r0
 8004bda:	460b      	mov	r3, r1
 8004bdc:	4b64      	ldr	r3, [pc, #400]	; (8004d70 <LL_USART_SetBaudRate+0x238>)
 8004bde:	fba3 2302 	umull	r2, r3, r3, r2
 8004be2:	095b      	lsrs	r3, r3, #5
 8004be4:	b29b      	uxth	r3, r3
 8004be6:	011b      	lsls	r3, r3, #4
 8004be8:	b29c      	uxth	r4, r3
 8004bea:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8004bee:	2200      	movs	r2, #0
 8004bf0:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8004bf4:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8004bf8:	e9d7 8936 	ldrd	r8, r9, [r7, #216]	; 0xd8
 8004bfc:	4642      	mov	r2, r8
 8004bfe:	464b      	mov	r3, r9
 8004c00:	1891      	adds	r1, r2, r2
 8004c02:	6539      	str	r1, [r7, #80]	; 0x50
 8004c04:	415b      	adcs	r3, r3
 8004c06:	657b      	str	r3, [r7, #84]	; 0x54
 8004c08:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8004c0c:	4641      	mov	r1, r8
 8004c0e:	1851      	adds	r1, r2, r1
 8004c10:	64b9      	str	r1, [r7, #72]	; 0x48
 8004c12:	4649      	mov	r1, r9
 8004c14:	414b      	adcs	r3, r1
 8004c16:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004c18:	f04f 0200 	mov.w	r2, #0
 8004c1c:	f04f 0300 	mov.w	r3, #0
 8004c20:	e9d7 ab12 	ldrd	sl, fp, [r7, #72]	; 0x48
 8004c24:	4659      	mov	r1, fp
 8004c26:	00cb      	lsls	r3, r1, #3
 8004c28:	4651      	mov	r1, sl
 8004c2a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004c2e:	4651      	mov	r1, sl
 8004c30:	00ca      	lsls	r2, r1, #3
 8004c32:	4610      	mov	r0, r2
 8004c34:	4619      	mov	r1, r3
 8004c36:	4603      	mov	r3, r0
 8004c38:	4642      	mov	r2, r8
 8004c3a:	189b      	adds	r3, r3, r2
 8004c3c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004c40:	464b      	mov	r3, r9
 8004c42:	460a      	mov	r2, r1
 8004c44:	eb42 0303 	adc.w	r3, r2, r3
 8004c48:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 8004c4c:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8004c50:	2200      	movs	r2, #0
 8004c52:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8004c56:	f8c7 20cc 	str.w	r2, [r7, #204]	; 0xcc
 8004c5a:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	; 0xc8
 8004c5e:	460b      	mov	r3, r1
 8004c60:	18db      	adds	r3, r3, r3
 8004c62:	643b      	str	r3, [r7, #64]	; 0x40
 8004c64:	4613      	mov	r3, r2
 8004c66:	eb42 0303 	adc.w	r3, r2, r3
 8004c6a:	647b      	str	r3, [r7, #68]	; 0x44
 8004c6c:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8004c70:	e9d7 0134 	ldrd	r0, r1, [r7, #208]	; 0xd0
 8004c74:	f7fc f818 	bl	8000ca8 <__aeabi_uldivmod>
 8004c78:	4602      	mov	r2, r0
 8004c7a:	460b      	mov	r3, r1
 8004c7c:	4611      	mov	r1, r2
 8004c7e:	4b3c      	ldr	r3, [pc, #240]	; (8004d70 <LL_USART_SetBaudRate+0x238>)
 8004c80:	fba3 2301 	umull	r2, r3, r3, r1
 8004c84:	095b      	lsrs	r3, r3, #5
 8004c86:	2264      	movs	r2, #100	; 0x64
 8004c88:	fb02 f303 	mul.w	r3, r2, r3
 8004c8c:	1acb      	subs	r3, r1, r3
 8004c8e:	00db      	lsls	r3, r3, #3
 8004c90:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8004c94:	4b36      	ldr	r3, [pc, #216]	; (8004d70 <LL_USART_SetBaudRate+0x238>)
 8004c96:	fba3 2302 	umull	r2, r3, r3, r2
 8004c9a:	095b      	lsrs	r3, r3, #5
 8004c9c:	b29b      	uxth	r3, r3
 8004c9e:	005b      	lsls	r3, r3, #1
 8004ca0:	b29b      	uxth	r3, r3
 8004ca2:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8004ca6:	b29b      	uxth	r3, r3
 8004ca8:	4423      	add	r3, r4
 8004caa:	b29c      	uxth	r4, r3
 8004cac:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8004cb0:	2200      	movs	r2, #0
 8004cb2:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004cb6:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8004cba:	e9d7 8930 	ldrd	r8, r9, [r7, #192]	; 0xc0
 8004cbe:	4642      	mov	r2, r8
 8004cc0:	464b      	mov	r3, r9
 8004cc2:	1891      	adds	r1, r2, r2
 8004cc4:	63b9      	str	r1, [r7, #56]	; 0x38
 8004cc6:	415b      	adcs	r3, r3
 8004cc8:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004cca:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8004cce:	4641      	mov	r1, r8
 8004cd0:	1851      	adds	r1, r2, r1
 8004cd2:	6339      	str	r1, [r7, #48]	; 0x30
 8004cd4:	4649      	mov	r1, r9
 8004cd6:	414b      	adcs	r3, r1
 8004cd8:	637b      	str	r3, [r7, #52]	; 0x34
 8004cda:	f04f 0200 	mov.w	r2, #0
 8004cde:	f04f 0300 	mov.w	r3, #0
 8004ce2:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8004ce6:	4659      	mov	r1, fp
 8004ce8:	00cb      	lsls	r3, r1, #3
 8004cea:	4651      	mov	r1, sl
 8004cec:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004cf0:	4651      	mov	r1, sl
 8004cf2:	00ca      	lsls	r2, r1, #3
 8004cf4:	4610      	mov	r0, r2
 8004cf6:	4619      	mov	r1, r3
 8004cf8:	4603      	mov	r3, r0
 8004cfa:	4642      	mov	r2, r8
 8004cfc:	189b      	adds	r3, r3, r2
 8004cfe:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004d02:	464b      	mov	r3, r9
 8004d04:	460a      	mov	r2, r1
 8004d06:	eb42 0303 	adc.w	r3, r2, r3
 8004d0a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8004d0e:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8004d12:	2200      	movs	r2, #0
 8004d14:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004d18:	f8c7 20b4 	str.w	r2, [r7, #180]	; 0xb4
 8004d1c:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	; 0xb0
 8004d20:	460b      	mov	r3, r1
 8004d22:	18db      	adds	r3, r3, r3
 8004d24:	62bb      	str	r3, [r7, #40]	; 0x28
 8004d26:	4613      	mov	r3, r2
 8004d28:	eb42 0303 	adc.w	r3, r2, r3
 8004d2c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004d2e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004d32:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	; 0xb8
 8004d36:	f7fb ffb7 	bl	8000ca8 <__aeabi_uldivmod>
 8004d3a:	4602      	mov	r2, r0
 8004d3c:	460b      	mov	r3, r1
 8004d3e:	4b0c      	ldr	r3, [pc, #48]	; (8004d70 <LL_USART_SetBaudRate+0x238>)
 8004d40:	fba3 1302 	umull	r1, r3, r3, r2
 8004d44:	095b      	lsrs	r3, r3, #5
 8004d46:	2164      	movs	r1, #100	; 0x64
 8004d48:	fb01 f303 	mul.w	r3, r1, r3
 8004d4c:	1ad3      	subs	r3, r2, r3
 8004d4e:	00db      	lsls	r3, r3, #3
 8004d50:	3332      	adds	r3, #50	; 0x32
 8004d52:	4a07      	ldr	r2, [pc, #28]	; (8004d70 <LL_USART_SetBaudRate+0x238>)
 8004d54:	fba2 2303 	umull	r2, r3, r2, r3
 8004d58:	095b      	lsrs	r3, r3, #5
 8004d5a:	b29b      	uxth	r3, r3
 8004d5c:	f003 0307 	and.w	r3, r3, #7
 8004d60:	b29b      	uxth	r3, r3
 8004d62:	4423      	add	r3, r4
 8004d64:	b29b      	uxth	r3, r3
 8004d66:	461a      	mov	r2, r3
 8004d68:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004d6c:	609a      	str	r2, [r3, #8]
}
 8004d6e:	e107      	b.n	8004f80 <LL_USART_SetBaudRate+0x448>
 8004d70:	51eb851f 	.word	0x51eb851f
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 8004d74:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8004d78:	2200      	movs	r2, #0
 8004d7a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8004d7e:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8004d82:	e9d7 892a 	ldrd	r8, r9, [r7, #168]	; 0xa8
 8004d86:	4642      	mov	r2, r8
 8004d88:	464b      	mov	r3, r9
 8004d8a:	1891      	adds	r1, r2, r2
 8004d8c:	6239      	str	r1, [r7, #32]
 8004d8e:	415b      	adcs	r3, r3
 8004d90:	627b      	str	r3, [r7, #36]	; 0x24
 8004d92:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004d96:	4641      	mov	r1, r8
 8004d98:	1854      	adds	r4, r2, r1
 8004d9a:	4649      	mov	r1, r9
 8004d9c:	eb43 0501 	adc.w	r5, r3, r1
 8004da0:	f04f 0200 	mov.w	r2, #0
 8004da4:	f04f 0300 	mov.w	r3, #0
 8004da8:	00eb      	lsls	r3, r5, #3
 8004daa:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004dae:	00e2      	lsls	r2, r4, #3
 8004db0:	4614      	mov	r4, r2
 8004db2:	461d      	mov	r5, r3
 8004db4:	4643      	mov	r3, r8
 8004db6:	18e3      	adds	r3, r4, r3
 8004db8:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8004dbc:	464b      	mov	r3, r9
 8004dbe:	eb45 0303 	adc.w	r3, r5, r3
 8004dc2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 8004dc6:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8004dca:	2200      	movs	r2, #0
 8004dcc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8004dd0:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 8004dd4:	f04f 0200 	mov.w	r2, #0
 8004dd8:	f04f 0300 	mov.w	r3, #0
 8004ddc:	e9d7 4526 	ldrd	r4, r5, [r7, #152]	; 0x98
 8004de0:	4629      	mov	r1, r5
 8004de2:	008b      	lsls	r3, r1, #2
 8004de4:	4621      	mov	r1, r4
 8004de6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004dea:	4621      	mov	r1, r4
 8004dec:	008a      	lsls	r2, r1, #2
 8004dee:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	; 0xa0
 8004df2:	f7fb ff59 	bl	8000ca8 <__aeabi_uldivmod>
 8004df6:	4602      	mov	r2, r0
 8004df8:	460b      	mov	r3, r1
 8004dfa:	4b64      	ldr	r3, [pc, #400]	; (8004f8c <LL_USART_SetBaudRate+0x454>)
 8004dfc:	fba3 2302 	umull	r2, r3, r3, r2
 8004e00:	095b      	lsrs	r3, r3, #5
 8004e02:	b29b      	uxth	r3, r3
 8004e04:	011b      	lsls	r3, r3, #4
 8004e06:	b29c      	uxth	r4, r3
 8004e08:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8004e0c:	2200      	movs	r2, #0
 8004e0e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8004e12:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8004e16:	e9d7 8924 	ldrd	r8, r9, [r7, #144]	; 0x90
 8004e1a:	4642      	mov	r2, r8
 8004e1c:	464b      	mov	r3, r9
 8004e1e:	1891      	adds	r1, r2, r2
 8004e20:	61b9      	str	r1, [r7, #24]
 8004e22:	415b      	adcs	r3, r3
 8004e24:	61fb      	str	r3, [r7, #28]
 8004e26:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004e2a:	4641      	mov	r1, r8
 8004e2c:	1851      	adds	r1, r2, r1
 8004e2e:	6139      	str	r1, [r7, #16]
 8004e30:	4649      	mov	r1, r9
 8004e32:	414b      	adcs	r3, r1
 8004e34:	617b      	str	r3, [r7, #20]
 8004e36:	f04f 0200 	mov.w	r2, #0
 8004e3a:	f04f 0300 	mov.w	r3, #0
 8004e3e:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004e42:	4659      	mov	r1, fp
 8004e44:	00cb      	lsls	r3, r1, #3
 8004e46:	4651      	mov	r1, sl
 8004e48:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004e4c:	4651      	mov	r1, sl
 8004e4e:	00ca      	lsls	r2, r1, #3
 8004e50:	4610      	mov	r0, r2
 8004e52:	4619      	mov	r1, r3
 8004e54:	4603      	mov	r3, r0
 8004e56:	4642      	mov	r2, r8
 8004e58:	189b      	adds	r3, r3, r2
 8004e5a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8004e5e:	464b      	mov	r3, r9
 8004e60:	460a      	mov	r2, r1
 8004e62:	eb42 0303 	adc.w	r3, r2, r3
 8004e66:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8004e6a:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8004e6e:	2200      	movs	r2, #0
 8004e70:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8004e74:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 8004e78:	f04f 0200 	mov.w	r2, #0
 8004e7c:	f04f 0300 	mov.w	r3, #0
 8004e80:	e9d7 8920 	ldrd	r8, r9, [r7, #128]	; 0x80
 8004e84:	4649      	mov	r1, r9
 8004e86:	008b      	lsls	r3, r1, #2
 8004e88:	4641      	mov	r1, r8
 8004e8a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004e8e:	4641      	mov	r1, r8
 8004e90:	008a      	lsls	r2, r1, #2
 8004e92:	e9d7 0122 	ldrd	r0, r1, [r7, #136]	; 0x88
 8004e96:	f7fb ff07 	bl	8000ca8 <__aeabi_uldivmod>
 8004e9a:	4602      	mov	r2, r0
 8004e9c:	460b      	mov	r3, r1
 8004e9e:	4b3b      	ldr	r3, [pc, #236]	; (8004f8c <LL_USART_SetBaudRate+0x454>)
 8004ea0:	fba3 1302 	umull	r1, r3, r3, r2
 8004ea4:	095b      	lsrs	r3, r3, #5
 8004ea6:	2164      	movs	r1, #100	; 0x64
 8004ea8:	fb01 f303 	mul.w	r3, r1, r3
 8004eac:	1ad3      	subs	r3, r2, r3
 8004eae:	011b      	lsls	r3, r3, #4
 8004eb0:	3332      	adds	r3, #50	; 0x32
 8004eb2:	4a36      	ldr	r2, [pc, #216]	; (8004f8c <LL_USART_SetBaudRate+0x454>)
 8004eb4:	fba2 2303 	umull	r2, r3, r2, r3
 8004eb8:	095b      	lsrs	r3, r3, #5
 8004eba:	b29b      	uxth	r3, r3
 8004ebc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004ec0:	b29b      	uxth	r3, r3
 8004ec2:	4423      	add	r3, r4
 8004ec4:	b29c      	uxth	r4, r3
 8004ec6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8004eca:	2200      	movs	r2, #0
 8004ecc:	67bb      	str	r3, [r7, #120]	; 0x78
 8004ece:	67fa      	str	r2, [r7, #124]	; 0x7c
 8004ed0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8004ed4:	4642      	mov	r2, r8
 8004ed6:	464b      	mov	r3, r9
 8004ed8:	1891      	adds	r1, r2, r2
 8004eda:	60b9      	str	r1, [r7, #8]
 8004edc:	415b      	adcs	r3, r3
 8004ede:	60fb      	str	r3, [r7, #12]
 8004ee0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004ee4:	4641      	mov	r1, r8
 8004ee6:	1851      	adds	r1, r2, r1
 8004ee8:	6039      	str	r1, [r7, #0]
 8004eea:	4649      	mov	r1, r9
 8004eec:	414b      	adcs	r3, r1
 8004eee:	607b      	str	r3, [r7, #4]
 8004ef0:	f04f 0200 	mov.w	r2, #0
 8004ef4:	f04f 0300 	mov.w	r3, #0
 8004ef8:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004efc:	4659      	mov	r1, fp
 8004efe:	00cb      	lsls	r3, r1, #3
 8004f00:	4651      	mov	r1, sl
 8004f02:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004f06:	4651      	mov	r1, sl
 8004f08:	00ca      	lsls	r2, r1, #3
 8004f0a:	4610      	mov	r0, r2
 8004f0c:	4619      	mov	r1, r3
 8004f0e:	4603      	mov	r3, r0
 8004f10:	4642      	mov	r2, r8
 8004f12:	189b      	adds	r3, r3, r2
 8004f14:	673b      	str	r3, [r7, #112]	; 0x70
 8004f16:	464b      	mov	r3, r9
 8004f18:	460a      	mov	r2, r1
 8004f1a:	eb42 0303 	adc.w	r3, r2, r3
 8004f1e:	677b      	str	r3, [r7, #116]	; 0x74
 8004f20:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8004f24:	2200      	movs	r2, #0
 8004f26:	66bb      	str	r3, [r7, #104]	; 0x68
 8004f28:	66fa      	str	r2, [r7, #108]	; 0x6c
 8004f2a:	f04f 0200 	mov.w	r2, #0
 8004f2e:	f04f 0300 	mov.w	r3, #0
 8004f32:	e9d7 891a 	ldrd	r8, r9, [r7, #104]	; 0x68
 8004f36:	4649      	mov	r1, r9
 8004f38:	008b      	lsls	r3, r1, #2
 8004f3a:	4641      	mov	r1, r8
 8004f3c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004f40:	4641      	mov	r1, r8
 8004f42:	008a      	lsls	r2, r1, #2
 8004f44:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	; 0x70
 8004f48:	f7fb feae 	bl	8000ca8 <__aeabi_uldivmod>
 8004f4c:	4602      	mov	r2, r0
 8004f4e:	460b      	mov	r3, r1
 8004f50:	4b0e      	ldr	r3, [pc, #56]	; (8004f8c <LL_USART_SetBaudRate+0x454>)
 8004f52:	fba3 1302 	umull	r1, r3, r3, r2
 8004f56:	095b      	lsrs	r3, r3, #5
 8004f58:	2164      	movs	r1, #100	; 0x64
 8004f5a:	fb01 f303 	mul.w	r3, r1, r3
 8004f5e:	1ad3      	subs	r3, r2, r3
 8004f60:	011b      	lsls	r3, r3, #4
 8004f62:	3332      	adds	r3, #50	; 0x32
 8004f64:	4a09      	ldr	r2, [pc, #36]	; (8004f8c <LL_USART_SetBaudRate+0x454>)
 8004f66:	fba2 2303 	umull	r2, r3, r2, r3
 8004f6a:	095b      	lsrs	r3, r3, #5
 8004f6c:	b29b      	uxth	r3, r3
 8004f6e:	f003 030f 	and.w	r3, r3, #15
 8004f72:	b29b      	uxth	r3, r3
 8004f74:	4423      	add	r3, r4
 8004f76:	b29b      	uxth	r3, r3
 8004f78:	461a      	mov	r2, r3
 8004f7a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004f7e:	609a      	str	r2, [r3, #8]
}
 8004f80:	bf00      	nop
 8004f82:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8004f86:	46bd      	mov	sp, r7
 8004f88:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004f8c:	51eb851f 	.word	0x51eb851f

08004f90 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, LL_USART_InitTypeDef *USART_InitStruct)
{
 8004f90:	b580      	push	{r7, lr}
 8004f92:	b088      	sub	sp, #32
 8004f94:	af00      	add	r7, sp, #0
 8004f96:	6078      	str	r0, [r7, #4]
 8004f98:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 8004f9a:	2301      	movs	r3, #1
 8004f9c:	77fb      	strb	r3, [r7, #31]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 8004f9e:	2300      	movs	r3, #0
 8004fa0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 8004fa2:	6878      	ldr	r0, [r7, #4]
 8004fa4:	f7ff fd8e 	bl	8004ac4 <LL_USART_IsEnabled>
 8004fa8:	4603      	mov	r3, r0
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	d16c      	bne.n	8005088 <LL_USART_Init+0xf8>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	68db      	ldr	r3, [r3, #12]
 8004fb2:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8004fb6:	f023 030c 	bic.w	r3, r3, #12
 8004fba:	683a      	ldr	r2, [r7, #0]
 8004fbc:	6851      	ldr	r1, [r2, #4]
 8004fbe:	683a      	ldr	r2, [r7, #0]
 8004fc0:	68d2      	ldr	r2, [r2, #12]
 8004fc2:	4311      	orrs	r1, r2
 8004fc4:	683a      	ldr	r2, [r7, #0]
 8004fc6:	6912      	ldr	r2, [r2, #16]
 8004fc8:	4311      	orrs	r1, r2
 8004fca:	683a      	ldr	r2, [r7, #0]
 8004fcc:	6992      	ldr	r2, [r2, #24]
 8004fce:	430a      	orrs	r2, r1
 8004fd0:	431a      	orrs	r2, r3
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	60da      	str	r2, [r3, #12]
    /*---------------------------- USART CR2 Configuration -----------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 8004fd6:	683b      	ldr	r3, [r7, #0]
 8004fd8:	689b      	ldr	r3, [r3, #8]
 8004fda:	4619      	mov	r1, r3
 8004fdc:	6878      	ldr	r0, [r7, #4]
 8004fde:	f7ff fd85 	bl	8004aec <LL_USART_SetStopBitsLength>

    /*---------------------------- USART CR3 Configuration -----------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 8004fe2:	683b      	ldr	r3, [r7, #0]
 8004fe4:	695b      	ldr	r3, [r3, #20]
 8004fe6:	4619      	mov	r1, r3
 8004fe8:	6878      	ldr	r0, [r7, #4]
 8004fea:	f7ff fd92 	bl	8004b12 <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration -----------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    LL_RCC_GetSystemClocksFreq(&rcc_clocks);
 8004fee:	f107 0308 	add.w	r3, r7, #8
 8004ff2:	4618      	mov	r0, r3
 8004ff4:	f7ff f9aa 	bl	800434c <LL_RCC_GetSystemClocksFreq>
    if (USARTx == USART1)
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	4a26      	ldr	r2, [pc, #152]	; (8005094 <LL_USART_Init+0x104>)
 8004ffc:	4293      	cmp	r3, r2
 8004ffe:	d102      	bne.n	8005006 <LL_USART_Init+0x76>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 8005000:	697b      	ldr	r3, [r7, #20]
 8005002:	61bb      	str	r3, [r7, #24]
 8005004:	e02f      	b.n	8005066 <LL_USART_Init+0xd6>
    }
    else if (USARTx == USART2)
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	4a23      	ldr	r2, [pc, #140]	; (8005098 <LL_USART_Init+0x108>)
 800500a:	4293      	cmp	r3, r2
 800500c:	d102      	bne.n	8005014 <LL_USART_Init+0x84>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 800500e:	693b      	ldr	r3, [r7, #16]
 8005010:	61bb      	str	r3, [r7, #24]
 8005012:	e028      	b.n	8005066 <LL_USART_Init+0xd6>
    }
#if defined(USART3)
    else if (USARTx == USART3)
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	4a21      	ldr	r2, [pc, #132]	; (800509c <LL_USART_Init+0x10c>)
 8005018:	4293      	cmp	r3, r2
 800501a:	d102      	bne.n	8005022 <LL_USART_Init+0x92>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 800501c:	693b      	ldr	r3, [r7, #16]
 800501e:	61bb      	str	r3, [r7, #24]
 8005020:	e021      	b.n	8005066 <LL_USART_Init+0xd6>
    }
#endif /* USART3 */
#if defined(USART6)
    else if (USARTx == USART6)
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	4a1e      	ldr	r2, [pc, #120]	; (80050a0 <LL_USART_Init+0x110>)
 8005026:	4293      	cmp	r3, r2
 8005028:	d102      	bne.n	8005030 <LL_USART_Init+0xa0>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 800502a:	697b      	ldr	r3, [r7, #20]
 800502c:	61bb      	str	r3, [r7, #24]
 800502e:	e01a      	b.n	8005066 <LL_USART_Init+0xd6>
    }
#endif /* USART6 */
#if defined(UART4)
    else if (USARTx == UART4)
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	4a1c      	ldr	r2, [pc, #112]	; (80050a4 <LL_USART_Init+0x114>)
 8005034:	4293      	cmp	r3, r2
 8005036:	d102      	bne.n	800503e <LL_USART_Init+0xae>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8005038:	693b      	ldr	r3, [r7, #16]
 800503a:	61bb      	str	r3, [r7, #24]
 800503c:	e013      	b.n	8005066 <LL_USART_Init+0xd6>
    }
#endif /* UART4 */
#if defined(UART5)
    else if (USARTx == UART5)
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	4a19      	ldr	r2, [pc, #100]	; (80050a8 <LL_USART_Init+0x118>)
 8005042:	4293      	cmp	r3, r2
 8005044:	d102      	bne.n	800504c <LL_USART_Init+0xbc>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8005046:	693b      	ldr	r3, [r7, #16]
 8005048:	61bb      	str	r3, [r7, #24]
 800504a:	e00c      	b.n	8005066 <LL_USART_Init+0xd6>
    }
#endif /* UART5 */
#if defined(UART7)
    else if (USARTx == UART7)
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	4a17      	ldr	r2, [pc, #92]	; (80050ac <LL_USART_Init+0x11c>)
 8005050:	4293      	cmp	r3, r2
 8005052:	d102      	bne.n	800505a <LL_USART_Init+0xca>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8005054:	693b      	ldr	r3, [r7, #16]
 8005056:	61bb      	str	r3, [r7, #24]
 8005058:	e005      	b.n	8005066 <LL_USART_Init+0xd6>
    }
#endif /* UART7 */
#if defined(UART8)
    else if (USARTx == UART8)
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	4a14      	ldr	r2, [pc, #80]	; (80050b0 <LL_USART_Init+0x120>)
 800505e:	4293      	cmp	r3, r2
 8005060:	d101      	bne.n	8005066 <LL_USART_Init+0xd6>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8005062:	693b      	ldr	r3, [r7, #16]
 8005064:	61bb      	str	r3, [r7, #24]

    /* Configure the USART Baud Rate :
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 8005066:	69bb      	ldr	r3, [r7, #24]
 8005068:	2b00      	cmp	r3, #0
 800506a:	d00d      	beq.n	8005088 <LL_USART_Init+0xf8>
        && (USART_InitStruct->BaudRate != 0U))
 800506c:	683b      	ldr	r3, [r7, #0]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	2b00      	cmp	r3, #0
 8005072:	d009      	beq.n	8005088 <LL_USART_Init+0xf8>
    {
      status = SUCCESS;
 8005074:	2300      	movs	r3, #0
 8005076:	77fb      	strb	r3, [r7, #31]
      LL_USART_SetBaudRate(USARTx,
 8005078:	683b      	ldr	r3, [r7, #0]
 800507a:	699a      	ldr	r2, [r3, #24]
 800507c:	683b      	ldr	r3, [r7, #0]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	69b9      	ldr	r1, [r7, #24]
 8005082:	6878      	ldr	r0, [r7, #4]
 8005084:	f7ff fd58 	bl	8004b38 <LL_USART_SetBaudRate>
      assert_param(IS_LL_USART_BRR_MIN(USARTx->BRR));
    }
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 8005088:	7ffb      	ldrb	r3, [r7, #31]
}
 800508a:	4618      	mov	r0, r3
 800508c:	3720      	adds	r7, #32
 800508e:	46bd      	mov	sp, r7
 8005090:	bd80      	pop	{r7, pc}
 8005092:	bf00      	nop
 8005094:	40011000 	.word	0x40011000
 8005098:	40004400 	.word	0x40004400
 800509c:	40004800 	.word	0x40004800
 80050a0:	40011400 	.word	0x40011400
 80050a4:	40004c00 	.word	0x40004c00
 80050a8:	40005000 	.word	0x40005000
 80050ac:	40007800 	.word	0x40007800
 80050b0:	40007c00 	.word	0x40007c00

080050b4 <LL_mDelay>:
  *         will configure Systick to 1ms
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
void LL_mDelay(uint32_t Delay)
{
 80050b4:	b480      	push	{r7}
 80050b6:	b085      	sub	sp, #20
 80050b8:	af00      	add	r7, sp, #0
 80050ba:	6078      	str	r0, [r7, #4]
  __IO uint32_t  tmp = SysTick->CTRL;  /* Clear the COUNTFLAG first */
 80050bc:	4b0f      	ldr	r3, [pc, #60]	; (80050fc <LL_mDelay+0x48>)
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	60fb      	str	r3, [r7, #12]
  /* Add this code to indicate that local variable is not used */
  ((void)tmp);
 80050c2:	68fb      	ldr	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if(Delay < LL_MAX_DELAY)
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80050ca:	d00c      	beq.n	80050e6 <LL_mDelay+0x32>
  {
    Delay++;
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	3301      	adds	r3, #1
 80050d0:	607b      	str	r3, [r7, #4]
  }

  while (Delay)
 80050d2:	e008      	b.n	80050e6 <LL_mDelay+0x32>
  {
    if((SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) != 0U)
 80050d4:	4b09      	ldr	r3, [pc, #36]	; (80050fc <LL_mDelay+0x48>)
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80050dc:	2b00      	cmp	r3, #0
 80050de:	d002      	beq.n	80050e6 <LL_mDelay+0x32>
    {
      Delay--;
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	3b01      	subs	r3, #1
 80050e4:	607b      	str	r3, [r7, #4]
  while (Delay)
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	2b00      	cmp	r3, #0
 80050ea:	d1f3      	bne.n	80050d4 <LL_mDelay+0x20>
    }
  }
}
 80050ec:	bf00      	nop
 80050ee:	bf00      	nop
 80050f0:	3714      	adds	r7, #20
 80050f2:	46bd      	mov	sp, r7
 80050f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050f8:	4770      	bx	lr
 80050fa:	bf00      	nop
 80050fc:	e000e010 	.word	0xe000e010

08005100 <__errno>:
 8005100:	4b01      	ldr	r3, [pc, #4]	; (8005108 <__errno+0x8>)
 8005102:	6818      	ldr	r0, [r3, #0]
 8005104:	4770      	bx	lr
 8005106:	bf00      	nop
 8005108:	2000000c 	.word	0x2000000c

0800510c <__libc_init_array>:
 800510c:	b570      	push	{r4, r5, r6, lr}
 800510e:	4d0d      	ldr	r5, [pc, #52]	; (8005144 <__libc_init_array+0x38>)
 8005110:	4c0d      	ldr	r4, [pc, #52]	; (8005148 <__libc_init_array+0x3c>)
 8005112:	1b64      	subs	r4, r4, r5
 8005114:	10a4      	asrs	r4, r4, #2
 8005116:	2600      	movs	r6, #0
 8005118:	42a6      	cmp	r6, r4
 800511a:	d109      	bne.n	8005130 <__libc_init_array+0x24>
 800511c:	4d0b      	ldr	r5, [pc, #44]	; (800514c <__libc_init_array+0x40>)
 800511e:	4c0c      	ldr	r4, [pc, #48]	; (8005150 <__libc_init_array+0x44>)
 8005120:	f004 fd1c 	bl	8009b5c <_init>
 8005124:	1b64      	subs	r4, r4, r5
 8005126:	10a4      	asrs	r4, r4, #2
 8005128:	2600      	movs	r6, #0
 800512a:	42a6      	cmp	r6, r4
 800512c:	d105      	bne.n	800513a <__libc_init_array+0x2e>
 800512e:	bd70      	pop	{r4, r5, r6, pc}
 8005130:	f855 3b04 	ldr.w	r3, [r5], #4
 8005134:	4798      	blx	r3
 8005136:	3601      	adds	r6, #1
 8005138:	e7ee      	b.n	8005118 <__libc_init_array+0xc>
 800513a:	f855 3b04 	ldr.w	r3, [r5], #4
 800513e:	4798      	blx	r3
 8005140:	3601      	adds	r6, #1
 8005142:	e7f2      	b.n	800512a <__libc_init_array+0x1e>
 8005144:	0800a234 	.word	0x0800a234
 8005148:	0800a234 	.word	0x0800a234
 800514c:	0800a234 	.word	0x0800a234
 8005150:	0800a238 	.word	0x0800a238

08005154 <memset>:
 8005154:	4402      	add	r2, r0
 8005156:	4603      	mov	r3, r0
 8005158:	4293      	cmp	r3, r2
 800515a:	d100      	bne.n	800515e <memset+0xa>
 800515c:	4770      	bx	lr
 800515e:	f803 1b01 	strb.w	r1, [r3], #1
 8005162:	e7f9      	b.n	8005158 <memset+0x4>

08005164 <__cvt>:
 8005164:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005168:	ec55 4b10 	vmov	r4, r5, d0
 800516c:	2d00      	cmp	r5, #0
 800516e:	460e      	mov	r6, r1
 8005170:	4619      	mov	r1, r3
 8005172:	462b      	mov	r3, r5
 8005174:	bfbb      	ittet	lt
 8005176:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800517a:	461d      	movlt	r5, r3
 800517c:	2300      	movge	r3, #0
 800517e:	232d      	movlt	r3, #45	; 0x2d
 8005180:	700b      	strb	r3, [r1, #0]
 8005182:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005184:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8005188:	4691      	mov	r9, r2
 800518a:	f023 0820 	bic.w	r8, r3, #32
 800518e:	bfbc      	itt	lt
 8005190:	4622      	movlt	r2, r4
 8005192:	4614      	movlt	r4, r2
 8005194:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005198:	d005      	beq.n	80051a6 <__cvt+0x42>
 800519a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800519e:	d100      	bne.n	80051a2 <__cvt+0x3e>
 80051a0:	3601      	adds	r6, #1
 80051a2:	2102      	movs	r1, #2
 80051a4:	e000      	b.n	80051a8 <__cvt+0x44>
 80051a6:	2103      	movs	r1, #3
 80051a8:	ab03      	add	r3, sp, #12
 80051aa:	9301      	str	r3, [sp, #4]
 80051ac:	ab02      	add	r3, sp, #8
 80051ae:	9300      	str	r3, [sp, #0]
 80051b0:	ec45 4b10 	vmov	d0, r4, r5
 80051b4:	4653      	mov	r3, sl
 80051b6:	4632      	mov	r2, r6
 80051b8:	f001 fefa 	bl	8006fb0 <_dtoa_r>
 80051bc:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80051c0:	4607      	mov	r7, r0
 80051c2:	d102      	bne.n	80051ca <__cvt+0x66>
 80051c4:	f019 0f01 	tst.w	r9, #1
 80051c8:	d022      	beq.n	8005210 <__cvt+0xac>
 80051ca:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80051ce:	eb07 0906 	add.w	r9, r7, r6
 80051d2:	d110      	bne.n	80051f6 <__cvt+0x92>
 80051d4:	783b      	ldrb	r3, [r7, #0]
 80051d6:	2b30      	cmp	r3, #48	; 0x30
 80051d8:	d10a      	bne.n	80051f0 <__cvt+0x8c>
 80051da:	2200      	movs	r2, #0
 80051dc:	2300      	movs	r3, #0
 80051de:	4620      	mov	r0, r4
 80051e0:	4629      	mov	r1, r5
 80051e2:	f7fb fc81 	bl	8000ae8 <__aeabi_dcmpeq>
 80051e6:	b918      	cbnz	r0, 80051f0 <__cvt+0x8c>
 80051e8:	f1c6 0601 	rsb	r6, r6, #1
 80051ec:	f8ca 6000 	str.w	r6, [sl]
 80051f0:	f8da 3000 	ldr.w	r3, [sl]
 80051f4:	4499      	add	r9, r3
 80051f6:	2200      	movs	r2, #0
 80051f8:	2300      	movs	r3, #0
 80051fa:	4620      	mov	r0, r4
 80051fc:	4629      	mov	r1, r5
 80051fe:	f7fb fc73 	bl	8000ae8 <__aeabi_dcmpeq>
 8005202:	b108      	cbz	r0, 8005208 <__cvt+0xa4>
 8005204:	f8cd 900c 	str.w	r9, [sp, #12]
 8005208:	2230      	movs	r2, #48	; 0x30
 800520a:	9b03      	ldr	r3, [sp, #12]
 800520c:	454b      	cmp	r3, r9
 800520e:	d307      	bcc.n	8005220 <__cvt+0xbc>
 8005210:	9b03      	ldr	r3, [sp, #12]
 8005212:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005214:	1bdb      	subs	r3, r3, r7
 8005216:	4638      	mov	r0, r7
 8005218:	6013      	str	r3, [r2, #0]
 800521a:	b004      	add	sp, #16
 800521c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005220:	1c59      	adds	r1, r3, #1
 8005222:	9103      	str	r1, [sp, #12]
 8005224:	701a      	strb	r2, [r3, #0]
 8005226:	e7f0      	b.n	800520a <__cvt+0xa6>

08005228 <__exponent>:
 8005228:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800522a:	4603      	mov	r3, r0
 800522c:	2900      	cmp	r1, #0
 800522e:	bfb8      	it	lt
 8005230:	4249      	neglt	r1, r1
 8005232:	f803 2b02 	strb.w	r2, [r3], #2
 8005236:	bfb4      	ite	lt
 8005238:	222d      	movlt	r2, #45	; 0x2d
 800523a:	222b      	movge	r2, #43	; 0x2b
 800523c:	2909      	cmp	r1, #9
 800523e:	7042      	strb	r2, [r0, #1]
 8005240:	dd2a      	ble.n	8005298 <__exponent+0x70>
 8005242:	f10d 0407 	add.w	r4, sp, #7
 8005246:	46a4      	mov	ip, r4
 8005248:	270a      	movs	r7, #10
 800524a:	46a6      	mov	lr, r4
 800524c:	460a      	mov	r2, r1
 800524e:	fb91 f6f7 	sdiv	r6, r1, r7
 8005252:	fb07 1516 	mls	r5, r7, r6, r1
 8005256:	3530      	adds	r5, #48	; 0x30
 8005258:	2a63      	cmp	r2, #99	; 0x63
 800525a:	f104 34ff 	add.w	r4, r4, #4294967295
 800525e:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8005262:	4631      	mov	r1, r6
 8005264:	dcf1      	bgt.n	800524a <__exponent+0x22>
 8005266:	3130      	adds	r1, #48	; 0x30
 8005268:	f1ae 0502 	sub.w	r5, lr, #2
 800526c:	f804 1c01 	strb.w	r1, [r4, #-1]
 8005270:	1c44      	adds	r4, r0, #1
 8005272:	4629      	mov	r1, r5
 8005274:	4561      	cmp	r1, ip
 8005276:	d30a      	bcc.n	800528e <__exponent+0x66>
 8005278:	f10d 0209 	add.w	r2, sp, #9
 800527c:	eba2 020e 	sub.w	r2, r2, lr
 8005280:	4565      	cmp	r5, ip
 8005282:	bf88      	it	hi
 8005284:	2200      	movhi	r2, #0
 8005286:	4413      	add	r3, r2
 8005288:	1a18      	subs	r0, r3, r0
 800528a:	b003      	add	sp, #12
 800528c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800528e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005292:	f804 2f01 	strb.w	r2, [r4, #1]!
 8005296:	e7ed      	b.n	8005274 <__exponent+0x4c>
 8005298:	2330      	movs	r3, #48	; 0x30
 800529a:	3130      	adds	r1, #48	; 0x30
 800529c:	7083      	strb	r3, [r0, #2]
 800529e:	70c1      	strb	r1, [r0, #3]
 80052a0:	1d03      	adds	r3, r0, #4
 80052a2:	e7f1      	b.n	8005288 <__exponent+0x60>

080052a4 <_printf_float>:
 80052a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80052a8:	ed2d 8b02 	vpush	{d8}
 80052ac:	b08d      	sub	sp, #52	; 0x34
 80052ae:	460c      	mov	r4, r1
 80052b0:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80052b4:	4616      	mov	r6, r2
 80052b6:	461f      	mov	r7, r3
 80052b8:	4605      	mov	r5, r0
 80052ba:	f003 f98d 	bl	80085d8 <_localeconv_r>
 80052be:	f8d0 a000 	ldr.w	sl, [r0]
 80052c2:	4650      	mov	r0, sl
 80052c4:	f7fa ff94 	bl	80001f0 <strlen>
 80052c8:	2300      	movs	r3, #0
 80052ca:	930a      	str	r3, [sp, #40]	; 0x28
 80052cc:	6823      	ldr	r3, [r4, #0]
 80052ce:	9305      	str	r3, [sp, #20]
 80052d0:	f8d8 3000 	ldr.w	r3, [r8]
 80052d4:	f894 b018 	ldrb.w	fp, [r4, #24]
 80052d8:	3307      	adds	r3, #7
 80052da:	f023 0307 	bic.w	r3, r3, #7
 80052de:	f103 0208 	add.w	r2, r3, #8
 80052e2:	f8c8 2000 	str.w	r2, [r8]
 80052e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052ea:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80052ee:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 80052f2:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80052f6:	9307      	str	r3, [sp, #28]
 80052f8:	f8cd 8018 	str.w	r8, [sp, #24]
 80052fc:	ee08 0a10 	vmov	s16, r0
 8005300:	4b9f      	ldr	r3, [pc, #636]	; (8005580 <_printf_float+0x2dc>)
 8005302:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005306:	f04f 32ff 	mov.w	r2, #4294967295
 800530a:	f7fb fc1f 	bl	8000b4c <__aeabi_dcmpun>
 800530e:	bb88      	cbnz	r0, 8005374 <_printf_float+0xd0>
 8005310:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005314:	4b9a      	ldr	r3, [pc, #616]	; (8005580 <_printf_float+0x2dc>)
 8005316:	f04f 32ff 	mov.w	r2, #4294967295
 800531a:	f7fb fbf9 	bl	8000b10 <__aeabi_dcmple>
 800531e:	bb48      	cbnz	r0, 8005374 <_printf_float+0xd0>
 8005320:	2200      	movs	r2, #0
 8005322:	2300      	movs	r3, #0
 8005324:	4640      	mov	r0, r8
 8005326:	4649      	mov	r1, r9
 8005328:	f7fb fbe8 	bl	8000afc <__aeabi_dcmplt>
 800532c:	b110      	cbz	r0, 8005334 <_printf_float+0x90>
 800532e:	232d      	movs	r3, #45	; 0x2d
 8005330:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005334:	4b93      	ldr	r3, [pc, #588]	; (8005584 <_printf_float+0x2e0>)
 8005336:	4894      	ldr	r0, [pc, #592]	; (8005588 <_printf_float+0x2e4>)
 8005338:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800533c:	bf94      	ite	ls
 800533e:	4698      	movls	r8, r3
 8005340:	4680      	movhi	r8, r0
 8005342:	2303      	movs	r3, #3
 8005344:	6123      	str	r3, [r4, #16]
 8005346:	9b05      	ldr	r3, [sp, #20]
 8005348:	f023 0204 	bic.w	r2, r3, #4
 800534c:	6022      	str	r2, [r4, #0]
 800534e:	f04f 0900 	mov.w	r9, #0
 8005352:	9700      	str	r7, [sp, #0]
 8005354:	4633      	mov	r3, r6
 8005356:	aa0b      	add	r2, sp, #44	; 0x2c
 8005358:	4621      	mov	r1, r4
 800535a:	4628      	mov	r0, r5
 800535c:	f000 f9d8 	bl	8005710 <_printf_common>
 8005360:	3001      	adds	r0, #1
 8005362:	f040 8090 	bne.w	8005486 <_printf_float+0x1e2>
 8005366:	f04f 30ff 	mov.w	r0, #4294967295
 800536a:	b00d      	add	sp, #52	; 0x34
 800536c:	ecbd 8b02 	vpop	{d8}
 8005370:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005374:	4642      	mov	r2, r8
 8005376:	464b      	mov	r3, r9
 8005378:	4640      	mov	r0, r8
 800537a:	4649      	mov	r1, r9
 800537c:	f7fb fbe6 	bl	8000b4c <__aeabi_dcmpun>
 8005380:	b140      	cbz	r0, 8005394 <_printf_float+0xf0>
 8005382:	464b      	mov	r3, r9
 8005384:	2b00      	cmp	r3, #0
 8005386:	bfbc      	itt	lt
 8005388:	232d      	movlt	r3, #45	; 0x2d
 800538a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800538e:	487f      	ldr	r0, [pc, #508]	; (800558c <_printf_float+0x2e8>)
 8005390:	4b7f      	ldr	r3, [pc, #508]	; (8005590 <_printf_float+0x2ec>)
 8005392:	e7d1      	b.n	8005338 <_printf_float+0x94>
 8005394:	6863      	ldr	r3, [r4, #4]
 8005396:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800539a:	9206      	str	r2, [sp, #24]
 800539c:	1c5a      	adds	r2, r3, #1
 800539e:	d13f      	bne.n	8005420 <_printf_float+0x17c>
 80053a0:	2306      	movs	r3, #6
 80053a2:	6063      	str	r3, [r4, #4]
 80053a4:	9b05      	ldr	r3, [sp, #20]
 80053a6:	6861      	ldr	r1, [r4, #4]
 80053a8:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80053ac:	2300      	movs	r3, #0
 80053ae:	9303      	str	r3, [sp, #12]
 80053b0:	ab0a      	add	r3, sp, #40	; 0x28
 80053b2:	e9cd b301 	strd	fp, r3, [sp, #4]
 80053b6:	ab09      	add	r3, sp, #36	; 0x24
 80053b8:	ec49 8b10 	vmov	d0, r8, r9
 80053bc:	9300      	str	r3, [sp, #0]
 80053be:	6022      	str	r2, [r4, #0]
 80053c0:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80053c4:	4628      	mov	r0, r5
 80053c6:	f7ff fecd 	bl	8005164 <__cvt>
 80053ca:	9b06      	ldr	r3, [sp, #24]
 80053cc:	9909      	ldr	r1, [sp, #36]	; 0x24
 80053ce:	2b47      	cmp	r3, #71	; 0x47
 80053d0:	4680      	mov	r8, r0
 80053d2:	d108      	bne.n	80053e6 <_printf_float+0x142>
 80053d4:	1cc8      	adds	r0, r1, #3
 80053d6:	db02      	blt.n	80053de <_printf_float+0x13a>
 80053d8:	6863      	ldr	r3, [r4, #4]
 80053da:	4299      	cmp	r1, r3
 80053dc:	dd41      	ble.n	8005462 <_printf_float+0x1be>
 80053de:	f1ab 0b02 	sub.w	fp, fp, #2
 80053e2:	fa5f fb8b 	uxtb.w	fp, fp
 80053e6:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80053ea:	d820      	bhi.n	800542e <_printf_float+0x18a>
 80053ec:	3901      	subs	r1, #1
 80053ee:	465a      	mov	r2, fp
 80053f0:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80053f4:	9109      	str	r1, [sp, #36]	; 0x24
 80053f6:	f7ff ff17 	bl	8005228 <__exponent>
 80053fa:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80053fc:	1813      	adds	r3, r2, r0
 80053fe:	2a01      	cmp	r2, #1
 8005400:	4681      	mov	r9, r0
 8005402:	6123      	str	r3, [r4, #16]
 8005404:	dc02      	bgt.n	800540c <_printf_float+0x168>
 8005406:	6822      	ldr	r2, [r4, #0]
 8005408:	07d2      	lsls	r2, r2, #31
 800540a:	d501      	bpl.n	8005410 <_printf_float+0x16c>
 800540c:	3301      	adds	r3, #1
 800540e:	6123      	str	r3, [r4, #16]
 8005410:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8005414:	2b00      	cmp	r3, #0
 8005416:	d09c      	beq.n	8005352 <_printf_float+0xae>
 8005418:	232d      	movs	r3, #45	; 0x2d
 800541a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800541e:	e798      	b.n	8005352 <_printf_float+0xae>
 8005420:	9a06      	ldr	r2, [sp, #24]
 8005422:	2a47      	cmp	r2, #71	; 0x47
 8005424:	d1be      	bne.n	80053a4 <_printf_float+0x100>
 8005426:	2b00      	cmp	r3, #0
 8005428:	d1bc      	bne.n	80053a4 <_printf_float+0x100>
 800542a:	2301      	movs	r3, #1
 800542c:	e7b9      	b.n	80053a2 <_printf_float+0xfe>
 800542e:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8005432:	d118      	bne.n	8005466 <_printf_float+0x1c2>
 8005434:	2900      	cmp	r1, #0
 8005436:	6863      	ldr	r3, [r4, #4]
 8005438:	dd0b      	ble.n	8005452 <_printf_float+0x1ae>
 800543a:	6121      	str	r1, [r4, #16]
 800543c:	b913      	cbnz	r3, 8005444 <_printf_float+0x1a0>
 800543e:	6822      	ldr	r2, [r4, #0]
 8005440:	07d0      	lsls	r0, r2, #31
 8005442:	d502      	bpl.n	800544a <_printf_float+0x1a6>
 8005444:	3301      	adds	r3, #1
 8005446:	440b      	add	r3, r1
 8005448:	6123      	str	r3, [r4, #16]
 800544a:	65a1      	str	r1, [r4, #88]	; 0x58
 800544c:	f04f 0900 	mov.w	r9, #0
 8005450:	e7de      	b.n	8005410 <_printf_float+0x16c>
 8005452:	b913      	cbnz	r3, 800545a <_printf_float+0x1b6>
 8005454:	6822      	ldr	r2, [r4, #0]
 8005456:	07d2      	lsls	r2, r2, #31
 8005458:	d501      	bpl.n	800545e <_printf_float+0x1ba>
 800545a:	3302      	adds	r3, #2
 800545c:	e7f4      	b.n	8005448 <_printf_float+0x1a4>
 800545e:	2301      	movs	r3, #1
 8005460:	e7f2      	b.n	8005448 <_printf_float+0x1a4>
 8005462:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8005466:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005468:	4299      	cmp	r1, r3
 800546a:	db05      	blt.n	8005478 <_printf_float+0x1d4>
 800546c:	6823      	ldr	r3, [r4, #0]
 800546e:	6121      	str	r1, [r4, #16]
 8005470:	07d8      	lsls	r0, r3, #31
 8005472:	d5ea      	bpl.n	800544a <_printf_float+0x1a6>
 8005474:	1c4b      	adds	r3, r1, #1
 8005476:	e7e7      	b.n	8005448 <_printf_float+0x1a4>
 8005478:	2900      	cmp	r1, #0
 800547a:	bfd4      	ite	le
 800547c:	f1c1 0202 	rsble	r2, r1, #2
 8005480:	2201      	movgt	r2, #1
 8005482:	4413      	add	r3, r2
 8005484:	e7e0      	b.n	8005448 <_printf_float+0x1a4>
 8005486:	6823      	ldr	r3, [r4, #0]
 8005488:	055a      	lsls	r2, r3, #21
 800548a:	d407      	bmi.n	800549c <_printf_float+0x1f8>
 800548c:	6923      	ldr	r3, [r4, #16]
 800548e:	4642      	mov	r2, r8
 8005490:	4631      	mov	r1, r6
 8005492:	4628      	mov	r0, r5
 8005494:	47b8      	blx	r7
 8005496:	3001      	adds	r0, #1
 8005498:	d12c      	bne.n	80054f4 <_printf_float+0x250>
 800549a:	e764      	b.n	8005366 <_printf_float+0xc2>
 800549c:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80054a0:	f240 80e0 	bls.w	8005664 <_printf_float+0x3c0>
 80054a4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80054a8:	2200      	movs	r2, #0
 80054aa:	2300      	movs	r3, #0
 80054ac:	f7fb fb1c 	bl	8000ae8 <__aeabi_dcmpeq>
 80054b0:	2800      	cmp	r0, #0
 80054b2:	d034      	beq.n	800551e <_printf_float+0x27a>
 80054b4:	4a37      	ldr	r2, [pc, #220]	; (8005594 <_printf_float+0x2f0>)
 80054b6:	2301      	movs	r3, #1
 80054b8:	4631      	mov	r1, r6
 80054ba:	4628      	mov	r0, r5
 80054bc:	47b8      	blx	r7
 80054be:	3001      	adds	r0, #1
 80054c0:	f43f af51 	beq.w	8005366 <_printf_float+0xc2>
 80054c4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80054c8:	429a      	cmp	r2, r3
 80054ca:	db02      	blt.n	80054d2 <_printf_float+0x22e>
 80054cc:	6823      	ldr	r3, [r4, #0]
 80054ce:	07d8      	lsls	r0, r3, #31
 80054d0:	d510      	bpl.n	80054f4 <_printf_float+0x250>
 80054d2:	ee18 3a10 	vmov	r3, s16
 80054d6:	4652      	mov	r2, sl
 80054d8:	4631      	mov	r1, r6
 80054da:	4628      	mov	r0, r5
 80054dc:	47b8      	blx	r7
 80054de:	3001      	adds	r0, #1
 80054e0:	f43f af41 	beq.w	8005366 <_printf_float+0xc2>
 80054e4:	f04f 0800 	mov.w	r8, #0
 80054e8:	f104 091a 	add.w	r9, r4, #26
 80054ec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80054ee:	3b01      	subs	r3, #1
 80054f0:	4543      	cmp	r3, r8
 80054f2:	dc09      	bgt.n	8005508 <_printf_float+0x264>
 80054f4:	6823      	ldr	r3, [r4, #0]
 80054f6:	079b      	lsls	r3, r3, #30
 80054f8:	f100 8105 	bmi.w	8005706 <_printf_float+0x462>
 80054fc:	68e0      	ldr	r0, [r4, #12]
 80054fe:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005500:	4298      	cmp	r0, r3
 8005502:	bfb8      	it	lt
 8005504:	4618      	movlt	r0, r3
 8005506:	e730      	b.n	800536a <_printf_float+0xc6>
 8005508:	2301      	movs	r3, #1
 800550a:	464a      	mov	r2, r9
 800550c:	4631      	mov	r1, r6
 800550e:	4628      	mov	r0, r5
 8005510:	47b8      	blx	r7
 8005512:	3001      	adds	r0, #1
 8005514:	f43f af27 	beq.w	8005366 <_printf_float+0xc2>
 8005518:	f108 0801 	add.w	r8, r8, #1
 800551c:	e7e6      	b.n	80054ec <_printf_float+0x248>
 800551e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005520:	2b00      	cmp	r3, #0
 8005522:	dc39      	bgt.n	8005598 <_printf_float+0x2f4>
 8005524:	4a1b      	ldr	r2, [pc, #108]	; (8005594 <_printf_float+0x2f0>)
 8005526:	2301      	movs	r3, #1
 8005528:	4631      	mov	r1, r6
 800552a:	4628      	mov	r0, r5
 800552c:	47b8      	blx	r7
 800552e:	3001      	adds	r0, #1
 8005530:	f43f af19 	beq.w	8005366 <_printf_float+0xc2>
 8005534:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005538:	4313      	orrs	r3, r2
 800553a:	d102      	bne.n	8005542 <_printf_float+0x29e>
 800553c:	6823      	ldr	r3, [r4, #0]
 800553e:	07d9      	lsls	r1, r3, #31
 8005540:	d5d8      	bpl.n	80054f4 <_printf_float+0x250>
 8005542:	ee18 3a10 	vmov	r3, s16
 8005546:	4652      	mov	r2, sl
 8005548:	4631      	mov	r1, r6
 800554a:	4628      	mov	r0, r5
 800554c:	47b8      	blx	r7
 800554e:	3001      	adds	r0, #1
 8005550:	f43f af09 	beq.w	8005366 <_printf_float+0xc2>
 8005554:	f04f 0900 	mov.w	r9, #0
 8005558:	f104 0a1a 	add.w	sl, r4, #26
 800555c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800555e:	425b      	negs	r3, r3
 8005560:	454b      	cmp	r3, r9
 8005562:	dc01      	bgt.n	8005568 <_printf_float+0x2c4>
 8005564:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005566:	e792      	b.n	800548e <_printf_float+0x1ea>
 8005568:	2301      	movs	r3, #1
 800556a:	4652      	mov	r2, sl
 800556c:	4631      	mov	r1, r6
 800556e:	4628      	mov	r0, r5
 8005570:	47b8      	blx	r7
 8005572:	3001      	adds	r0, #1
 8005574:	f43f aef7 	beq.w	8005366 <_printf_float+0xc2>
 8005578:	f109 0901 	add.w	r9, r9, #1
 800557c:	e7ee      	b.n	800555c <_printf_float+0x2b8>
 800557e:	bf00      	nop
 8005580:	7fefffff 	.word	0x7fefffff
 8005584:	08009d84 	.word	0x08009d84
 8005588:	08009d88 	.word	0x08009d88
 800558c:	08009d90 	.word	0x08009d90
 8005590:	08009d8c 	.word	0x08009d8c
 8005594:	08009d94 	.word	0x08009d94
 8005598:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800559a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800559c:	429a      	cmp	r2, r3
 800559e:	bfa8      	it	ge
 80055a0:	461a      	movge	r2, r3
 80055a2:	2a00      	cmp	r2, #0
 80055a4:	4691      	mov	r9, r2
 80055a6:	dc37      	bgt.n	8005618 <_printf_float+0x374>
 80055a8:	f04f 0b00 	mov.w	fp, #0
 80055ac:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80055b0:	f104 021a 	add.w	r2, r4, #26
 80055b4:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80055b6:	9305      	str	r3, [sp, #20]
 80055b8:	eba3 0309 	sub.w	r3, r3, r9
 80055bc:	455b      	cmp	r3, fp
 80055be:	dc33      	bgt.n	8005628 <_printf_float+0x384>
 80055c0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80055c4:	429a      	cmp	r2, r3
 80055c6:	db3b      	blt.n	8005640 <_printf_float+0x39c>
 80055c8:	6823      	ldr	r3, [r4, #0]
 80055ca:	07da      	lsls	r2, r3, #31
 80055cc:	d438      	bmi.n	8005640 <_printf_float+0x39c>
 80055ce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80055d0:	9a05      	ldr	r2, [sp, #20]
 80055d2:	9909      	ldr	r1, [sp, #36]	; 0x24
 80055d4:	1a9a      	subs	r2, r3, r2
 80055d6:	eba3 0901 	sub.w	r9, r3, r1
 80055da:	4591      	cmp	r9, r2
 80055dc:	bfa8      	it	ge
 80055de:	4691      	movge	r9, r2
 80055e0:	f1b9 0f00 	cmp.w	r9, #0
 80055e4:	dc35      	bgt.n	8005652 <_printf_float+0x3ae>
 80055e6:	f04f 0800 	mov.w	r8, #0
 80055ea:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80055ee:	f104 0a1a 	add.w	sl, r4, #26
 80055f2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80055f6:	1a9b      	subs	r3, r3, r2
 80055f8:	eba3 0309 	sub.w	r3, r3, r9
 80055fc:	4543      	cmp	r3, r8
 80055fe:	f77f af79 	ble.w	80054f4 <_printf_float+0x250>
 8005602:	2301      	movs	r3, #1
 8005604:	4652      	mov	r2, sl
 8005606:	4631      	mov	r1, r6
 8005608:	4628      	mov	r0, r5
 800560a:	47b8      	blx	r7
 800560c:	3001      	adds	r0, #1
 800560e:	f43f aeaa 	beq.w	8005366 <_printf_float+0xc2>
 8005612:	f108 0801 	add.w	r8, r8, #1
 8005616:	e7ec      	b.n	80055f2 <_printf_float+0x34e>
 8005618:	4613      	mov	r3, r2
 800561a:	4631      	mov	r1, r6
 800561c:	4642      	mov	r2, r8
 800561e:	4628      	mov	r0, r5
 8005620:	47b8      	blx	r7
 8005622:	3001      	adds	r0, #1
 8005624:	d1c0      	bne.n	80055a8 <_printf_float+0x304>
 8005626:	e69e      	b.n	8005366 <_printf_float+0xc2>
 8005628:	2301      	movs	r3, #1
 800562a:	4631      	mov	r1, r6
 800562c:	4628      	mov	r0, r5
 800562e:	9205      	str	r2, [sp, #20]
 8005630:	47b8      	blx	r7
 8005632:	3001      	adds	r0, #1
 8005634:	f43f ae97 	beq.w	8005366 <_printf_float+0xc2>
 8005638:	9a05      	ldr	r2, [sp, #20]
 800563a:	f10b 0b01 	add.w	fp, fp, #1
 800563e:	e7b9      	b.n	80055b4 <_printf_float+0x310>
 8005640:	ee18 3a10 	vmov	r3, s16
 8005644:	4652      	mov	r2, sl
 8005646:	4631      	mov	r1, r6
 8005648:	4628      	mov	r0, r5
 800564a:	47b8      	blx	r7
 800564c:	3001      	adds	r0, #1
 800564e:	d1be      	bne.n	80055ce <_printf_float+0x32a>
 8005650:	e689      	b.n	8005366 <_printf_float+0xc2>
 8005652:	9a05      	ldr	r2, [sp, #20]
 8005654:	464b      	mov	r3, r9
 8005656:	4442      	add	r2, r8
 8005658:	4631      	mov	r1, r6
 800565a:	4628      	mov	r0, r5
 800565c:	47b8      	blx	r7
 800565e:	3001      	adds	r0, #1
 8005660:	d1c1      	bne.n	80055e6 <_printf_float+0x342>
 8005662:	e680      	b.n	8005366 <_printf_float+0xc2>
 8005664:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005666:	2a01      	cmp	r2, #1
 8005668:	dc01      	bgt.n	800566e <_printf_float+0x3ca>
 800566a:	07db      	lsls	r3, r3, #31
 800566c:	d538      	bpl.n	80056e0 <_printf_float+0x43c>
 800566e:	2301      	movs	r3, #1
 8005670:	4642      	mov	r2, r8
 8005672:	4631      	mov	r1, r6
 8005674:	4628      	mov	r0, r5
 8005676:	47b8      	blx	r7
 8005678:	3001      	adds	r0, #1
 800567a:	f43f ae74 	beq.w	8005366 <_printf_float+0xc2>
 800567e:	ee18 3a10 	vmov	r3, s16
 8005682:	4652      	mov	r2, sl
 8005684:	4631      	mov	r1, r6
 8005686:	4628      	mov	r0, r5
 8005688:	47b8      	blx	r7
 800568a:	3001      	adds	r0, #1
 800568c:	f43f ae6b 	beq.w	8005366 <_printf_float+0xc2>
 8005690:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005694:	2200      	movs	r2, #0
 8005696:	2300      	movs	r3, #0
 8005698:	f7fb fa26 	bl	8000ae8 <__aeabi_dcmpeq>
 800569c:	b9d8      	cbnz	r0, 80056d6 <_printf_float+0x432>
 800569e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80056a0:	f108 0201 	add.w	r2, r8, #1
 80056a4:	3b01      	subs	r3, #1
 80056a6:	4631      	mov	r1, r6
 80056a8:	4628      	mov	r0, r5
 80056aa:	47b8      	blx	r7
 80056ac:	3001      	adds	r0, #1
 80056ae:	d10e      	bne.n	80056ce <_printf_float+0x42a>
 80056b0:	e659      	b.n	8005366 <_printf_float+0xc2>
 80056b2:	2301      	movs	r3, #1
 80056b4:	4652      	mov	r2, sl
 80056b6:	4631      	mov	r1, r6
 80056b8:	4628      	mov	r0, r5
 80056ba:	47b8      	blx	r7
 80056bc:	3001      	adds	r0, #1
 80056be:	f43f ae52 	beq.w	8005366 <_printf_float+0xc2>
 80056c2:	f108 0801 	add.w	r8, r8, #1
 80056c6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80056c8:	3b01      	subs	r3, #1
 80056ca:	4543      	cmp	r3, r8
 80056cc:	dcf1      	bgt.n	80056b2 <_printf_float+0x40e>
 80056ce:	464b      	mov	r3, r9
 80056d0:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80056d4:	e6dc      	b.n	8005490 <_printf_float+0x1ec>
 80056d6:	f04f 0800 	mov.w	r8, #0
 80056da:	f104 0a1a 	add.w	sl, r4, #26
 80056de:	e7f2      	b.n	80056c6 <_printf_float+0x422>
 80056e0:	2301      	movs	r3, #1
 80056e2:	4642      	mov	r2, r8
 80056e4:	e7df      	b.n	80056a6 <_printf_float+0x402>
 80056e6:	2301      	movs	r3, #1
 80056e8:	464a      	mov	r2, r9
 80056ea:	4631      	mov	r1, r6
 80056ec:	4628      	mov	r0, r5
 80056ee:	47b8      	blx	r7
 80056f0:	3001      	adds	r0, #1
 80056f2:	f43f ae38 	beq.w	8005366 <_printf_float+0xc2>
 80056f6:	f108 0801 	add.w	r8, r8, #1
 80056fa:	68e3      	ldr	r3, [r4, #12]
 80056fc:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80056fe:	1a5b      	subs	r3, r3, r1
 8005700:	4543      	cmp	r3, r8
 8005702:	dcf0      	bgt.n	80056e6 <_printf_float+0x442>
 8005704:	e6fa      	b.n	80054fc <_printf_float+0x258>
 8005706:	f04f 0800 	mov.w	r8, #0
 800570a:	f104 0919 	add.w	r9, r4, #25
 800570e:	e7f4      	b.n	80056fa <_printf_float+0x456>

08005710 <_printf_common>:
 8005710:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005714:	4616      	mov	r6, r2
 8005716:	4699      	mov	r9, r3
 8005718:	688a      	ldr	r2, [r1, #8]
 800571a:	690b      	ldr	r3, [r1, #16]
 800571c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005720:	4293      	cmp	r3, r2
 8005722:	bfb8      	it	lt
 8005724:	4613      	movlt	r3, r2
 8005726:	6033      	str	r3, [r6, #0]
 8005728:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800572c:	4607      	mov	r7, r0
 800572e:	460c      	mov	r4, r1
 8005730:	b10a      	cbz	r2, 8005736 <_printf_common+0x26>
 8005732:	3301      	adds	r3, #1
 8005734:	6033      	str	r3, [r6, #0]
 8005736:	6823      	ldr	r3, [r4, #0]
 8005738:	0699      	lsls	r1, r3, #26
 800573a:	bf42      	ittt	mi
 800573c:	6833      	ldrmi	r3, [r6, #0]
 800573e:	3302      	addmi	r3, #2
 8005740:	6033      	strmi	r3, [r6, #0]
 8005742:	6825      	ldr	r5, [r4, #0]
 8005744:	f015 0506 	ands.w	r5, r5, #6
 8005748:	d106      	bne.n	8005758 <_printf_common+0x48>
 800574a:	f104 0a19 	add.w	sl, r4, #25
 800574e:	68e3      	ldr	r3, [r4, #12]
 8005750:	6832      	ldr	r2, [r6, #0]
 8005752:	1a9b      	subs	r3, r3, r2
 8005754:	42ab      	cmp	r3, r5
 8005756:	dc26      	bgt.n	80057a6 <_printf_common+0x96>
 8005758:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800575c:	1e13      	subs	r3, r2, #0
 800575e:	6822      	ldr	r2, [r4, #0]
 8005760:	bf18      	it	ne
 8005762:	2301      	movne	r3, #1
 8005764:	0692      	lsls	r2, r2, #26
 8005766:	d42b      	bmi.n	80057c0 <_printf_common+0xb0>
 8005768:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800576c:	4649      	mov	r1, r9
 800576e:	4638      	mov	r0, r7
 8005770:	47c0      	blx	r8
 8005772:	3001      	adds	r0, #1
 8005774:	d01e      	beq.n	80057b4 <_printf_common+0xa4>
 8005776:	6823      	ldr	r3, [r4, #0]
 8005778:	68e5      	ldr	r5, [r4, #12]
 800577a:	6832      	ldr	r2, [r6, #0]
 800577c:	f003 0306 	and.w	r3, r3, #6
 8005780:	2b04      	cmp	r3, #4
 8005782:	bf08      	it	eq
 8005784:	1aad      	subeq	r5, r5, r2
 8005786:	68a3      	ldr	r3, [r4, #8]
 8005788:	6922      	ldr	r2, [r4, #16]
 800578a:	bf0c      	ite	eq
 800578c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005790:	2500      	movne	r5, #0
 8005792:	4293      	cmp	r3, r2
 8005794:	bfc4      	itt	gt
 8005796:	1a9b      	subgt	r3, r3, r2
 8005798:	18ed      	addgt	r5, r5, r3
 800579a:	2600      	movs	r6, #0
 800579c:	341a      	adds	r4, #26
 800579e:	42b5      	cmp	r5, r6
 80057a0:	d11a      	bne.n	80057d8 <_printf_common+0xc8>
 80057a2:	2000      	movs	r0, #0
 80057a4:	e008      	b.n	80057b8 <_printf_common+0xa8>
 80057a6:	2301      	movs	r3, #1
 80057a8:	4652      	mov	r2, sl
 80057aa:	4649      	mov	r1, r9
 80057ac:	4638      	mov	r0, r7
 80057ae:	47c0      	blx	r8
 80057b0:	3001      	adds	r0, #1
 80057b2:	d103      	bne.n	80057bc <_printf_common+0xac>
 80057b4:	f04f 30ff 	mov.w	r0, #4294967295
 80057b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80057bc:	3501      	adds	r5, #1
 80057be:	e7c6      	b.n	800574e <_printf_common+0x3e>
 80057c0:	18e1      	adds	r1, r4, r3
 80057c2:	1c5a      	adds	r2, r3, #1
 80057c4:	2030      	movs	r0, #48	; 0x30
 80057c6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80057ca:	4422      	add	r2, r4
 80057cc:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80057d0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80057d4:	3302      	adds	r3, #2
 80057d6:	e7c7      	b.n	8005768 <_printf_common+0x58>
 80057d8:	2301      	movs	r3, #1
 80057da:	4622      	mov	r2, r4
 80057dc:	4649      	mov	r1, r9
 80057de:	4638      	mov	r0, r7
 80057e0:	47c0      	blx	r8
 80057e2:	3001      	adds	r0, #1
 80057e4:	d0e6      	beq.n	80057b4 <_printf_common+0xa4>
 80057e6:	3601      	adds	r6, #1
 80057e8:	e7d9      	b.n	800579e <_printf_common+0x8e>
	...

080057ec <_printf_i>:
 80057ec:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80057f0:	7e0f      	ldrb	r7, [r1, #24]
 80057f2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80057f4:	2f78      	cmp	r7, #120	; 0x78
 80057f6:	4691      	mov	r9, r2
 80057f8:	4680      	mov	r8, r0
 80057fa:	460c      	mov	r4, r1
 80057fc:	469a      	mov	sl, r3
 80057fe:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8005802:	d807      	bhi.n	8005814 <_printf_i+0x28>
 8005804:	2f62      	cmp	r7, #98	; 0x62
 8005806:	d80a      	bhi.n	800581e <_printf_i+0x32>
 8005808:	2f00      	cmp	r7, #0
 800580a:	f000 80d8 	beq.w	80059be <_printf_i+0x1d2>
 800580e:	2f58      	cmp	r7, #88	; 0x58
 8005810:	f000 80a3 	beq.w	800595a <_printf_i+0x16e>
 8005814:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005818:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800581c:	e03a      	b.n	8005894 <_printf_i+0xa8>
 800581e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005822:	2b15      	cmp	r3, #21
 8005824:	d8f6      	bhi.n	8005814 <_printf_i+0x28>
 8005826:	a101      	add	r1, pc, #4	; (adr r1, 800582c <_printf_i+0x40>)
 8005828:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800582c:	08005885 	.word	0x08005885
 8005830:	08005899 	.word	0x08005899
 8005834:	08005815 	.word	0x08005815
 8005838:	08005815 	.word	0x08005815
 800583c:	08005815 	.word	0x08005815
 8005840:	08005815 	.word	0x08005815
 8005844:	08005899 	.word	0x08005899
 8005848:	08005815 	.word	0x08005815
 800584c:	08005815 	.word	0x08005815
 8005850:	08005815 	.word	0x08005815
 8005854:	08005815 	.word	0x08005815
 8005858:	080059a5 	.word	0x080059a5
 800585c:	080058c9 	.word	0x080058c9
 8005860:	08005987 	.word	0x08005987
 8005864:	08005815 	.word	0x08005815
 8005868:	08005815 	.word	0x08005815
 800586c:	080059c7 	.word	0x080059c7
 8005870:	08005815 	.word	0x08005815
 8005874:	080058c9 	.word	0x080058c9
 8005878:	08005815 	.word	0x08005815
 800587c:	08005815 	.word	0x08005815
 8005880:	0800598f 	.word	0x0800598f
 8005884:	682b      	ldr	r3, [r5, #0]
 8005886:	1d1a      	adds	r2, r3, #4
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	602a      	str	r2, [r5, #0]
 800588c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005890:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005894:	2301      	movs	r3, #1
 8005896:	e0a3      	b.n	80059e0 <_printf_i+0x1f4>
 8005898:	6820      	ldr	r0, [r4, #0]
 800589a:	6829      	ldr	r1, [r5, #0]
 800589c:	0606      	lsls	r6, r0, #24
 800589e:	f101 0304 	add.w	r3, r1, #4
 80058a2:	d50a      	bpl.n	80058ba <_printf_i+0xce>
 80058a4:	680e      	ldr	r6, [r1, #0]
 80058a6:	602b      	str	r3, [r5, #0]
 80058a8:	2e00      	cmp	r6, #0
 80058aa:	da03      	bge.n	80058b4 <_printf_i+0xc8>
 80058ac:	232d      	movs	r3, #45	; 0x2d
 80058ae:	4276      	negs	r6, r6
 80058b0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80058b4:	485e      	ldr	r0, [pc, #376]	; (8005a30 <_printf_i+0x244>)
 80058b6:	230a      	movs	r3, #10
 80058b8:	e019      	b.n	80058ee <_printf_i+0x102>
 80058ba:	680e      	ldr	r6, [r1, #0]
 80058bc:	602b      	str	r3, [r5, #0]
 80058be:	f010 0f40 	tst.w	r0, #64	; 0x40
 80058c2:	bf18      	it	ne
 80058c4:	b236      	sxthne	r6, r6
 80058c6:	e7ef      	b.n	80058a8 <_printf_i+0xbc>
 80058c8:	682b      	ldr	r3, [r5, #0]
 80058ca:	6820      	ldr	r0, [r4, #0]
 80058cc:	1d19      	adds	r1, r3, #4
 80058ce:	6029      	str	r1, [r5, #0]
 80058d0:	0601      	lsls	r1, r0, #24
 80058d2:	d501      	bpl.n	80058d8 <_printf_i+0xec>
 80058d4:	681e      	ldr	r6, [r3, #0]
 80058d6:	e002      	b.n	80058de <_printf_i+0xf2>
 80058d8:	0646      	lsls	r6, r0, #25
 80058da:	d5fb      	bpl.n	80058d4 <_printf_i+0xe8>
 80058dc:	881e      	ldrh	r6, [r3, #0]
 80058de:	4854      	ldr	r0, [pc, #336]	; (8005a30 <_printf_i+0x244>)
 80058e0:	2f6f      	cmp	r7, #111	; 0x6f
 80058e2:	bf0c      	ite	eq
 80058e4:	2308      	moveq	r3, #8
 80058e6:	230a      	movne	r3, #10
 80058e8:	2100      	movs	r1, #0
 80058ea:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80058ee:	6865      	ldr	r5, [r4, #4]
 80058f0:	60a5      	str	r5, [r4, #8]
 80058f2:	2d00      	cmp	r5, #0
 80058f4:	bfa2      	ittt	ge
 80058f6:	6821      	ldrge	r1, [r4, #0]
 80058f8:	f021 0104 	bicge.w	r1, r1, #4
 80058fc:	6021      	strge	r1, [r4, #0]
 80058fe:	b90e      	cbnz	r6, 8005904 <_printf_i+0x118>
 8005900:	2d00      	cmp	r5, #0
 8005902:	d04d      	beq.n	80059a0 <_printf_i+0x1b4>
 8005904:	4615      	mov	r5, r2
 8005906:	fbb6 f1f3 	udiv	r1, r6, r3
 800590a:	fb03 6711 	mls	r7, r3, r1, r6
 800590e:	5dc7      	ldrb	r7, [r0, r7]
 8005910:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8005914:	4637      	mov	r7, r6
 8005916:	42bb      	cmp	r3, r7
 8005918:	460e      	mov	r6, r1
 800591a:	d9f4      	bls.n	8005906 <_printf_i+0x11a>
 800591c:	2b08      	cmp	r3, #8
 800591e:	d10b      	bne.n	8005938 <_printf_i+0x14c>
 8005920:	6823      	ldr	r3, [r4, #0]
 8005922:	07de      	lsls	r6, r3, #31
 8005924:	d508      	bpl.n	8005938 <_printf_i+0x14c>
 8005926:	6923      	ldr	r3, [r4, #16]
 8005928:	6861      	ldr	r1, [r4, #4]
 800592a:	4299      	cmp	r1, r3
 800592c:	bfde      	ittt	le
 800592e:	2330      	movle	r3, #48	; 0x30
 8005930:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005934:	f105 35ff 	addle.w	r5, r5, #4294967295
 8005938:	1b52      	subs	r2, r2, r5
 800593a:	6122      	str	r2, [r4, #16]
 800593c:	f8cd a000 	str.w	sl, [sp]
 8005940:	464b      	mov	r3, r9
 8005942:	aa03      	add	r2, sp, #12
 8005944:	4621      	mov	r1, r4
 8005946:	4640      	mov	r0, r8
 8005948:	f7ff fee2 	bl	8005710 <_printf_common>
 800594c:	3001      	adds	r0, #1
 800594e:	d14c      	bne.n	80059ea <_printf_i+0x1fe>
 8005950:	f04f 30ff 	mov.w	r0, #4294967295
 8005954:	b004      	add	sp, #16
 8005956:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800595a:	4835      	ldr	r0, [pc, #212]	; (8005a30 <_printf_i+0x244>)
 800595c:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8005960:	6829      	ldr	r1, [r5, #0]
 8005962:	6823      	ldr	r3, [r4, #0]
 8005964:	f851 6b04 	ldr.w	r6, [r1], #4
 8005968:	6029      	str	r1, [r5, #0]
 800596a:	061d      	lsls	r5, r3, #24
 800596c:	d514      	bpl.n	8005998 <_printf_i+0x1ac>
 800596e:	07df      	lsls	r7, r3, #31
 8005970:	bf44      	itt	mi
 8005972:	f043 0320 	orrmi.w	r3, r3, #32
 8005976:	6023      	strmi	r3, [r4, #0]
 8005978:	b91e      	cbnz	r6, 8005982 <_printf_i+0x196>
 800597a:	6823      	ldr	r3, [r4, #0]
 800597c:	f023 0320 	bic.w	r3, r3, #32
 8005980:	6023      	str	r3, [r4, #0]
 8005982:	2310      	movs	r3, #16
 8005984:	e7b0      	b.n	80058e8 <_printf_i+0xfc>
 8005986:	6823      	ldr	r3, [r4, #0]
 8005988:	f043 0320 	orr.w	r3, r3, #32
 800598c:	6023      	str	r3, [r4, #0]
 800598e:	2378      	movs	r3, #120	; 0x78
 8005990:	4828      	ldr	r0, [pc, #160]	; (8005a34 <_printf_i+0x248>)
 8005992:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005996:	e7e3      	b.n	8005960 <_printf_i+0x174>
 8005998:	0659      	lsls	r1, r3, #25
 800599a:	bf48      	it	mi
 800599c:	b2b6      	uxthmi	r6, r6
 800599e:	e7e6      	b.n	800596e <_printf_i+0x182>
 80059a0:	4615      	mov	r5, r2
 80059a2:	e7bb      	b.n	800591c <_printf_i+0x130>
 80059a4:	682b      	ldr	r3, [r5, #0]
 80059a6:	6826      	ldr	r6, [r4, #0]
 80059a8:	6961      	ldr	r1, [r4, #20]
 80059aa:	1d18      	adds	r0, r3, #4
 80059ac:	6028      	str	r0, [r5, #0]
 80059ae:	0635      	lsls	r5, r6, #24
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	d501      	bpl.n	80059b8 <_printf_i+0x1cc>
 80059b4:	6019      	str	r1, [r3, #0]
 80059b6:	e002      	b.n	80059be <_printf_i+0x1d2>
 80059b8:	0670      	lsls	r0, r6, #25
 80059ba:	d5fb      	bpl.n	80059b4 <_printf_i+0x1c8>
 80059bc:	8019      	strh	r1, [r3, #0]
 80059be:	2300      	movs	r3, #0
 80059c0:	6123      	str	r3, [r4, #16]
 80059c2:	4615      	mov	r5, r2
 80059c4:	e7ba      	b.n	800593c <_printf_i+0x150>
 80059c6:	682b      	ldr	r3, [r5, #0]
 80059c8:	1d1a      	adds	r2, r3, #4
 80059ca:	602a      	str	r2, [r5, #0]
 80059cc:	681d      	ldr	r5, [r3, #0]
 80059ce:	6862      	ldr	r2, [r4, #4]
 80059d0:	2100      	movs	r1, #0
 80059d2:	4628      	mov	r0, r5
 80059d4:	f7fa fc14 	bl	8000200 <memchr>
 80059d8:	b108      	cbz	r0, 80059de <_printf_i+0x1f2>
 80059da:	1b40      	subs	r0, r0, r5
 80059dc:	6060      	str	r0, [r4, #4]
 80059de:	6863      	ldr	r3, [r4, #4]
 80059e0:	6123      	str	r3, [r4, #16]
 80059e2:	2300      	movs	r3, #0
 80059e4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80059e8:	e7a8      	b.n	800593c <_printf_i+0x150>
 80059ea:	6923      	ldr	r3, [r4, #16]
 80059ec:	462a      	mov	r2, r5
 80059ee:	4649      	mov	r1, r9
 80059f0:	4640      	mov	r0, r8
 80059f2:	47d0      	blx	sl
 80059f4:	3001      	adds	r0, #1
 80059f6:	d0ab      	beq.n	8005950 <_printf_i+0x164>
 80059f8:	6823      	ldr	r3, [r4, #0]
 80059fa:	079b      	lsls	r3, r3, #30
 80059fc:	d413      	bmi.n	8005a26 <_printf_i+0x23a>
 80059fe:	68e0      	ldr	r0, [r4, #12]
 8005a00:	9b03      	ldr	r3, [sp, #12]
 8005a02:	4298      	cmp	r0, r3
 8005a04:	bfb8      	it	lt
 8005a06:	4618      	movlt	r0, r3
 8005a08:	e7a4      	b.n	8005954 <_printf_i+0x168>
 8005a0a:	2301      	movs	r3, #1
 8005a0c:	4632      	mov	r2, r6
 8005a0e:	4649      	mov	r1, r9
 8005a10:	4640      	mov	r0, r8
 8005a12:	47d0      	blx	sl
 8005a14:	3001      	adds	r0, #1
 8005a16:	d09b      	beq.n	8005950 <_printf_i+0x164>
 8005a18:	3501      	adds	r5, #1
 8005a1a:	68e3      	ldr	r3, [r4, #12]
 8005a1c:	9903      	ldr	r1, [sp, #12]
 8005a1e:	1a5b      	subs	r3, r3, r1
 8005a20:	42ab      	cmp	r3, r5
 8005a22:	dcf2      	bgt.n	8005a0a <_printf_i+0x21e>
 8005a24:	e7eb      	b.n	80059fe <_printf_i+0x212>
 8005a26:	2500      	movs	r5, #0
 8005a28:	f104 0619 	add.w	r6, r4, #25
 8005a2c:	e7f5      	b.n	8005a1a <_printf_i+0x22e>
 8005a2e:	bf00      	nop
 8005a30:	08009d96 	.word	0x08009d96
 8005a34:	08009da7 	.word	0x08009da7

08005a38 <_scanf_float>:
 8005a38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005a3c:	b087      	sub	sp, #28
 8005a3e:	4617      	mov	r7, r2
 8005a40:	9303      	str	r3, [sp, #12]
 8005a42:	688b      	ldr	r3, [r1, #8]
 8005a44:	1e5a      	subs	r2, r3, #1
 8005a46:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8005a4a:	bf83      	ittte	hi
 8005a4c:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8005a50:	195b      	addhi	r3, r3, r5
 8005a52:	9302      	strhi	r3, [sp, #8]
 8005a54:	2300      	movls	r3, #0
 8005a56:	bf86      	itte	hi
 8005a58:	f240 135d 	movwhi	r3, #349	; 0x15d
 8005a5c:	608b      	strhi	r3, [r1, #8]
 8005a5e:	9302      	strls	r3, [sp, #8]
 8005a60:	680b      	ldr	r3, [r1, #0]
 8005a62:	468b      	mov	fp, r1
 8005a64:	2500      	movs	r5, #0
 8005a66:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8005a6a:	f84b 3b1c 	str.w	r3, [fp], #28
 8005a6e:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8005a72:	4680      	mov	r8, r0
 8005a74:	460c      	mov	r4, r1
 8005a76:	465e      	mov	r6, fp
 8005a78:	46aa      	mov	sl, r5
 8005a7a:	46a9      	mov	r9, r5
 8005a7c:	9501      	str	r5, [sp, #4]
 8005a7e:	68a2      	ldr	r2, [r4, #8]
 8005a80:	b152      	cbz	r2, 8005a98 <_scanf_float+0x60>
 8005a82:	683b      	ldr	r3, [r7, #0]
 8005a84:	781b      	ldrb	r3, [r3, #0]
 8005a86:	2b4e      	cmp	r3, #78	; 0x4e
 8005a88:	d864      	bhi.n	8005b54 <_scanf_float+0x11c>
 8005a8a:	2b40      	cmp	r3, #64	; 0x40
 8005a8c:	d83c      	bhi.n	8005b08 <_scanf_float+0xd0>
 8005a8e:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8005a92:	b2c8      	uxtb	r0, r1
 8005a94:	280e      	cmp	r0, #14
 8005a96:	d93a      	bls.n	8005b0e <_scanf_float+0xd6>
 8005a98:	f1b9 0f00 	cmp.w	r9, #0
 8005a9c:	d003      	beq.n	8005aa6 <_scanf_float+0x6e>
 8005a9e:	6823      	ldr	r3, [r4, #0]
 8005aa0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005aa4:	6023      	str	r3, [r4, #0]
 8005aa6:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005aaa:	f1ba 0f01 	cmp.w	sl, #1
 8005aae:	f200 8113 	bhi.w	8005cd8 <_scanf_float+0x2a0>
 8005ab2:	455e      	cmp	r6, fp
 8005ab4:	f200 8105 	bhi.w	8005cc2 <_scanf_float+0x28a>
 8005ab8:	2501      	movs	r5, #1
 8005aba:	4628      	mov	r0, r5
 8005abc:	b007      	add	sp, #28
 8005abe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005ac2:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8005ac6:	2a0d      	cmp	r2, #13
 8005ac8:	d8e6      	bhi.n	8005a98 <_scanf_float+0x60>
 8005aca:	a101      	add	r1, pc, #4	; (adr r1, 8005ad0 <_scanf_float+0x98>)
 8005acc:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8005ad0:	08005c0f 	.word	0x08005c0f
 8005ad4:	08005a99 	.word	0x08005a99
 8005ad8:	08005a99 	.word	0x08005a99
 8005adc:	08005a99 	.word	0x08005a99
 8005ae0:	08005c6f 	.word	0x08005c6f
 8005ae4:	08005c47 	.word	0x08005c47
 8005ae8:	08005a99 	.word	0x08005a99
 8005aec:	08005a99 	.word	0x08005a99
 8005af0:	08005c1d 	.word	0x08005c1d
 8005af4:	08005a99 	.word	0x08005a99
 8005af8:	08005a99 	.word	0x08005a99
 8005afc:	08005a99 	.word	0x08005a99
 8005b00:	08005a99 	.word	0x08005a99
 8005b04:	08005bd5 	.word	0x08005bd5
 8005b08:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8005b0c:	e7db      	b.n	8005ac6 <_scanf_float+0x8e>
 8005b0e:	290e      	cmp	r1, #14
 8005b10:	d8c2      	bhi.n	8005a98 <_scanf_float+0x60>
 8005b12:	a001      	add	r0, pc, #4	; (adr r0, 8005b18 <_scanf_float+0xe0>)
 8005b14:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8005b18:	08005bc7 	.word	0x08005bc7
 8005b1c:	08005a99 	.word	0x08005a99
 8005b20:	08005bc7 	.word	0x08005bc7
 8005b24:	08005c5b 	.word	0x08005c5b
 8005b28:	08005a99 	.word	0x08005a99
 8005b2c:	08005b75 	.word	0x08005b75
 8005b30:	08005bb1 	.word	0x08005bb1
 8005b34:	08005bb1 	.word	0x08005bb1
 8005b38:	08005bb1 	.word	0x08005bb1
 8005b3c:	08005bb1 	.word	0x08005bb1
 8005b40:	08005bb1 	.word	0x08005bb1
 8005b44:	08005bb1 	.word	0x08005bb1
 8005b48:	08005bb1 	.word	0x08005bb1
 8005b4c:	08005bb1 	.word	0x08005bb1
 8005b50:	08005bb1 	.word	0x08005bb1
 8005b54:	2b6e      	cmp	r3, #110	; 0x6e
 8005b56:	d809      	bhi.n	8005b6c <_scanf_float+0x134>
 8005b58:	2b60      	cmp	r3, #96	; 0x60
 8005b5a:	d8b2      	bhi.n	8005ac2 <_scanf_float+0x8a>
 8005b5c:	2b54      	cmp	r3, #84	; 0x54
 8005b5e:	d077      	beq.n	8005c50 <_scanf_float+0x218>
 8005b60:	2b59      	cmp	r3, #89	; 0x59
 8005b62:	d199      	bne.n	8005a98 <_scanf_float+0x60>
 8005b64:	2d07      	cmp	r5, #7
 8005b66:	d197      	bne.n	8005a98 <_scanf_float+0x60>
 8005b68:	2508      	movs	r5, #8
 8005b6a:	e029      	b.n	8005bc0 <_scanf_float+0x188>
 8005b6c:	2b74      	cmp	r3, #116	; 0x74
 8005b6e:	d06f      	beq.n	8005c50 <_scanf_float+0x218>
 8005b70:	2b79      	cmp	r3, #121	; 0x79
 8005b72:	e7f6      	b.n	8005b62 <_scanf_float+0x12a>
 8005b74:	6821      	ldr	r1, [r4, #0]
 8005b76:	05c8      	lsls	r0, r1, #23
 8005b78:	d51a      	bpl.n	8005bb0 <_scanf_float+0x178>
 8005b7a:	9b02      	ldr	r3, [sp, #8]
 8005b7c:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8005b80:	6021      	str	r1, [r4, #0]
 8005b82:	f109 0901 	add.w	r9, r9, #1
 8005b86:	b11b      	cbz	r3, 8005b90 <_scanf_float+0x158>
 8005b88:	3b01      	subs	r3, #1
 8005b8a:	3201      	adds	r2, #1
 8005b8c:	9302      	str	r3, [sp, #8]
 8005b8e:	60a2      	str	r2, [r4, #8]
 8005b90:	68a3      	ldr	r3, [r4, #8]
 8005b92:	3b01      	subs	r3, #1
 8005b94:	60a3      	str	r3, [r4, #8]
 8005b96:	6923      	ldr	r3, [r4, #16]
 8005b98:	3301      	adds	r3, #1
 8005b9a:	6123      	str	r3, [r4, #16]
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	3b01      	subs	r3, #1
 8005ba0:	2b00      	cmp	r3, #0
 8005ba2:	607b      	str	r3, [r7, #4]
 8005ba4:	f340 8084 	ble.w	8005cb0 <_scanf_float+0x278>
 8005ba8:	683b      	ldr	r3, [r7, #0]
 8005baa:	3301      	adds	r3, #1
 8005bac:	603b      	str	r3, [r7, #0]
 8005bae:	e766      	b.n	8005a7e <_scanf_float+0x46>
 8005bb0:	eb1a 0f05 	cmn.w	sl, r5
 8005bb4:	f47f af70 	bne.w	8005a98 <_scanf_float+0x60>
 8005bb8:	6822      	ldr	r2, [r4, #0]
 8005bba:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8005bbe:	6022      	str	r2, [r4, #0]
 8005bc0:	f806 3b01 	strb.w	r3, [r6], #1
 8005bc4:	e7e4      	b.n	8005b90 <_scanf_float+0x158>
 8005bc6:	6822      	ldr	r2, [r4, #0]
 8005bc8:	0610      	lsls	r0, r2, #24
 8005bca:	f57f af65 	bpl.w	8005a98 <_scanf_float+0x60>
 8005bce:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005bd2:	e7f4      	b.n	8005bbe <_scanf_float+0x186>
 8005bd4:	f1ba 0f00 	cmp.w	sl, #0
 8005bd8:	d10e      	bne.n	8005bf8 <_scanf_float+0x1c0>
 8005bda:	f1b9 0f00 	cmp.w	r9, #0
 8005bde:	d10e      	bne.n	8005bfe <_scanf_float+0x1c6>
 8005be0:	6822      	ldr	r2, [r4, #0]
 8005be2:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8005be6:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8005bea:	d108      	bne.n	8005bfe <_scanf_float+0x1c6>
 8005bec:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8005bf0:	6022      	str	r2, [r4, #0]
 8005bf2:	f04f 0a01 	mov.w	sl, #1
 8005bf6:	e7e3      	b.n	8005bc0 <_scanf_float+0x188>
 8005bf8:	f1ba 0f02 	cmp.w	sl, #2
 8005bfc:	d055      	beq.n	8005caa <_scanf_float+0x272>
 8005bfe:	2d01      	cmp	r5, #1
 8005c00:	d002      	beq.n	8005c08 <_scanf_float+0x1d0>
 8005c02:	2d04      	cmp	r5, #4
 8005c04:	f47f af48 	bne.w	8005a98 <_scanf_float+0x60>
 8005c08:	3501      	adds	r5, #1
 8005c0a:	b2ed      	uxtb	r5, r5
 8005c0c:	e7d8      	b.n	8005bc0 <_scanf_float+0x188>
 8005c0e:	f1ba 0f01 	cmp.w	sl, #1
 8005c12:	f47f af41 	bne.w	8005a98 <_scanf_float+0x60>
 8005c16:	f04f 0a02 	mov.w	sl, #2
 8005c1a:	e7d1      	b.n	8005bc0 <_scanf_float+0x188>
 8005c1c:	b97d      	cbnz	r5, 8005c3e <_scanf_float+0x206>
 8005c1e:	f1b9 0f00 	cmp.w	r9, #0
 8005c22:	f47f af3c 	bne.w	8005a9e <_scanf_float+0x66>
 8005c26:	6822      	ldr	r2, [r4, #0]
 8005c28:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8005c2c:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8005c30:	f47f af39 	bne.w	8005aa6 <_scanf_float+0x6e>
 8005c34:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8005c38:	6022      	str	r2, [r4, #0]
 8005c3a:	2501      	movs	r5, #1
 8005c3c:	e7c0      	b.n	8005bc0 <_scanf_float+0x188>
 8005c3e:	2d03      	cmp	r5, #3
 8005c40:	d0e2      	beq.n	8005c08 <_scanf_float+0x1d0>
 8005c42:	2d05      	cmp	r5, #5
 8005c44:	e7de      	b.n	8005c04 <_scanf_float+0x1cc>
 8005c46:	2d02      	cmp	r5, #2
 8005c48:	f47f af26 	bne.w	8005a98 <_scanf_float+0x60>
 8005c4c:	2503      	movs	r5, #3
 8005c4e:	e7b7      	b.n	8005bc0 <_scanf_float+0x188>
 8005c50:	2d06      	cmp	r5, #6
 8005c52:	f47f af21 	bne.w	8005a98 <_scanf_float+0x60>
 8005c56:	2507      	movs	r5, #7
 8005c58:	e7b2      	b.n	8005bc0 <_scanf_float+0x188>
 8005c5a:	6822      	ldr	r2, [r4, #0]
 8005c5c:	0591      	lsls	r1, r2, #22
 8005c5e:	f57f af1b 	bpl.w	8005a98 <_scanf_float+0x60>
 8005c62:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8005c66:	6022      	str	r2, [r4, #0]
 8005c68:	f8cd 9004 	str.w	r9, [sp, #4]
 8005c6c:	e7a8      	b.n	8005bc0 <_scanf_float+0x188>
 8005c6e:	6822      	ldr	r2, [r4, #0]
 8005c70:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8005c74:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8005c78:	d006      	beq.n	8005c88 <_scanf_float+0x250>
 8005c7a:	0550      	lsls	r0, r2, #21
 8005c7c:	f57f af0c 	bpl.w	8005a98 <_scanf_float+0x60>
 8005c80:	f1b9 0f00 	cmp.w	r9, #0
 8005c84:	f43f af0f 	beq.w	8005aa6 <_scanf_float+0x6e>
 8005c88:	0591      	lsls	r1, r2, #22
 8005c8a:	bf58      	it	pl
 8005c8c:	9901      	ldrpl	r1, [sp, #4]
 8005c8e:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8005c92:	bf58      	it	pl
 8005c94:	eba9 0101 	subpl.w	r1, r9, r1
 8005c98:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8005c9c:	bf58      	it	pl
 8005c9e:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8005ca2:	6022      	str	r2, [r4, #0]
 8005ca4:	f04f 0900 	mov.w	r9, #0
 8005ca8:	e78a      	b.n	8005bc0 <_scanf_float+0x188>
 8005caa:	f04f 0a03 	mov.w	sl, #3
 8005cae:	e787      	b.n	8005bc0 <_scanf_float+0x188>
 8005cb0:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8005cb4:	4639      	mov	r1, r7
 8005cb6:	4640      	mov	r0, r8
 8005cb8:	4798      	blx	r3
 8005cba:	2800      	cmp	r0, #0
 8005cbc:	f43f aedf 	beq.w	8005a7e <_scanf_float+0x46>
 8005cc0:	e6ea      	b.n	8005a98 <_scanf_float+0x60>
 8005cc2:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005cc6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8005cca:	463a      	mov	r2, r7
 8005ccc:	4640      	mov	r0, r8
 8005cce:	4798      	blx	r3
 8005cd0:	6923      	ldr	r3, [r4, #16]
 8005cd2:	3b01      	subs	r3, #1
 8005cd4:	6123      	str	r3, [r4, #16]
 8005cd6:	e6ec      	b.n	8005ab2 <_scanf_float+0x7a>
 8005cd8:	1e6b      	subs	r3, r5, #1
 8005cda:	2b06      	cmp	r3, #6
 8005cdc:	d825      	bhi.n	8005d2a <_scanf_float+0x2f2>
 8005cde:	2d02      	cmp	r5, #2
 8005ce0:	d836      	bhi.n	8005d50 <_scanf_float+0x318>
 8005ce2:	455e      	cmp	r6, fp
 8005ce4:	f67f aee8 	bls.w	8005ab8 <_scanf_float+0x80>
 8005ce8:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005cec:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8005cf0:	463a      	mov	r2, r7
 8005cf2:	4640      	mov	r0, r8
 8005cf4:	4798      	blx	r3
 8005cf6:	6923      	ldr	r3, [r4, #16]
 8005cf8:	3b01      	subs	r3, #1
 8005cfa:	6123      	str	r3, [r4, #16]
 8005cfc:	e7f1      	b.n	8005ce2 <_scanf_float+0x2aa>
 8005cfe:	9802      	ldr	r0, [sp, #8]
 8005d00:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005d04:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8005d08:	9002      	str	r0, [sp, #8]
 8005d0a:	463a      	mov	r2, r7
 8005d0c:	4640      	mov	r0, r8
 8005d0e:	4798      	blx	r3
 8005d10:	6923      	ldr	r3, [r4, #16]
 8005d12:	3b01      	subs	r3, #1
 8005d14:	6123      	str	r3, [r4, #16]
 8005d16:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005d1a:	fa5f fa8a 	uxtb.w	sl, sl
 8005d1e:	f1ba 0f02 	cmp.w	sl, #2
 8005d22:	d1ec      	bne.n	8005cfe <_scanf_float+0x2c6>
 8005d24:	3d03      	subs	r5, #3
 8005d26:	b2ed      	uxtb	r5, r5
 8005d28:	1b76      	subs	r6, r6, r5
 8005d2a:	6823      	ldr	r3, [r4, #0]
 8005d2c:	05da      	lsls	r2, r3, #23
 8005d2e:	d52f      	bpl.n	8005d90 <_scanf_float+0x358>
 8005d30:	055b      	lsls	r3, r3, #21
 8005d32:	d510      	bpl.n	8005d56 <_scanf_float+0x31e>
 8005d34:	455e      	cmp	r6, fp
 8005d36:	f67f aebf 	bls.w	8005ab8 <_scanf_float+0x80>
 8005d3a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005d3e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8005d42:	463a      	mov	r2, r7
 8005d44:	4640      	mov	r0, r8
 8005d46:	4798      	blx	r3
 8005d48:	6923      	ldr	r3, [r4, #16]
 8005d4a:	3b01      	subs	r3, #1
 8005d4c:	6123      	str	r3, [r4, #16]
 8005d4e:	e7f1      	b.n	8005d34 <_scanf_float+0x2fc>
 8005d50:	46aa      	mov	sl, r5
 8005d52:	9602      	str	r6, [sp, #8]
 8005d54:	e7df      	b.n	8005d16 <_scanf_float+0x2de>
 8005d56:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8005d5a:	6923      	ldr	r3, [r4, #16]
 8005d5c:	2965      	cmp	r1, #101	; 0x65
 8005d5e:	f103 33ff 	add.w	r3, r3, #4294967295
 8005d62:	f106 35ff 	add.w	r5, r6, #4294967295
 8005d66:	6123      	str	r3, [r4, #16]
 8005d68:	d00c      	beq.n	8005d84 <_scanf_float+0x34c>
 8005d6a:	2945      	cmp	r1, #69	; 0x45
 8005d6c:	d00a      	beq.n	8005d84 <_scanf_float+0x34c>
 8005d6e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005d72:	463a      	mov	r2, r7
 8005d74:	4640      	mov	r0, r8
 8005d76:	4798      	blx	r3
 8005d78:	6923      	ldr	r3, [r4, #16]
 8005d7a:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8005d7e:	3b01      	subs	r3, #1
 8005d80:	1eb5      	subs	r5, r6, #2
 8005d82:	6123      	str	r3, [r4, #16]
 8005d84:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005d88:	463a      	mov	r2, r7
 8005d8a:	4640      	mov	r0, r8
 8005d8c:	4798      	blx	r3
 8005d8e:	462e      	mov	r6, r5
 8005d90:	6825      	ldr	r5, [r4, #0]
 8005d92:	f015 0510 	ands.w	r5, r5, #16
 8005d96:	d159      	bne.n	8005e4c <_scanf_float+0x414>
 8005d98:	7035      	strb	r5, [r6, #0]
 8005d9a:	6823      	ldr	r3, [r4, #0]
 8005d9c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8005da0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005da4:	d11b      	bne.n	8005dde <_scanf_float+0x3a6>
 8005da6:	9b01      	ldr	r3, [sp, #4]
 8005da8:	454b      	cmp	r3, r9
 8005daa:	eba3 0209 	sub.w	r2, r3, r9
 8005dae:	d123      	bne.n	8005df8 <_scanf_float+0x3c0>
 8005db0:	2200      	movs	r2, #0
 8005db2:	4659      	mov	r1, fp
 8005db4:	4640      	mov	r0, r8
 8005db6:	f000 ff25 	bl	8006c04 <_strtod_r>
 8005dba:	6822      	ldr	r2, [r4, #0]
 8005dbc:	9b03      	ldr	r3, [sp, #12]
 8005dbe:	f012 0f02 	tst.w	r2, #2
 8005dc2:	ec57 6b10 	vmov	r6, r7, d0
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	d021      	beq.n	8005e0e <_scanf_float+0x3d6>
 8005dca:	9903      	ldr	r1, [sp, #12]
 8005dcc:	1d1a      	adds	r2, r3, #4
 8005dce:	600a      	str	r2, [r1, #0]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	e9c3 6700 	strd	r6, r7, [r3]
 8005dd6:	68e3      	ldr	r3, [r4, #12]
 8005dd8:	3301      	adds	r3, #1
 8005dda:	60e3      	str	r3, [r4, #12]
 8005ddc:	e66d      	b.n	8005aba <_scanf_float+0x82>
 8005dde:	9b04      	ldr	r3, [sp, #16]
 8005de0:	2b00      	cmp	r3, #0
 8005de2:	d0e5      	beq.n	8005db0 <_scanf_float+0x378>
 8005de4:	9905      	ldr	r1, [sp, #20]
 8005de6:	230a      	movs	r3, #10
 8005de8:	462a      	mov	r2, r5
 8005dea:	3101      	adds	r1, #1
 8005dec:	4640      	mov	r0, r8
 8005dee:	f000 ff91 	bl	8006d14 <_strtol_r>
 8005df2:	9b04      	ldr	r3, [sp, #16]
 8005df4:	9e05      	ldr	r6, [sp, #20]
 8005df6:	1ac2      	subs	r2, r0, r3
 8005df8:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8005dfc:	429e      	cmp	r6, r3
 8005dfe:	bf28      	it	cs
 8005e00:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8005e04:	4912      	ldr	r1, [pc, #72]	; (8005e50 <_scanf_float+0x418>)
 8005e06:	4630      	mov	r0, r6
 8005e08:	f000 f8ba 	bl	8005f80 <siprintf>
 8005e0c:	e7d0      	b.n	8005db0 <_scanf_float+0x378>
 8005e0e:	9903      	ldr	r1, [sp, #12]
 8005e10:	f012 0f04 	tst.w	r2, #4
 8005e14:	f103 0204 	add.w	r2, r3, #4
 8005e18:	600a      	str	r2, [r1, #0]
 8005e1a:	d1d9      	bne.n	8005dd0 <_scanf_float+0x398>
 8005e1c:	f8d3 8000 	ldr.w	r8, [r3]
 8005e20:	ee10 2a10 	vmov	r2, s0
 8005e24:	ee10 0a10 	vmov	r0, s0
 8005e28:	463b      	mov	r3, r7
 8005e2a:	4639      	mov	r1, r7
 8005e2c:	f7fa fe8e 	bl	8000b4c <__aeabi_dcmpun>
 8005e30:	b128      	cbz	r0, 8005e3e <_scanf_float+0x406>
 8005e32:	4808      	ldr	r0, [pc, #32]	; (8005e54 <_scanf_float+0x41c>)
 8005e34:	f000 f89e 	bl	8005f74 <nanf>
 8005e38:	ed88 0a00 	vstr	s0, [r8]
 8005e3c:	e7cb      	b.n	8005dd6 <_scanf_float+0x39e>
 8005e3e:	4630      	mov	r0, r6
 8005e40:	4639      	mov	r1, r7
 8005e42:	f7fa fee1 	bl	8000c08 <__aeabi_d2f>
 8005e46:	f8c8 0000 	str.w	r0, [r8]
 8005e4a:	e7c4      	b.n	8005dd6 <_scanf_float+0x39e>
 8005e4c:	2500      	movs	r5, #0
 8005e4e:	e634      	b.n	8005aba <_scanf_float+0x82>
 8005e50:	08009db8 	.word	0x08009db8
 8005e54:	0800a228 	.word	0x0800a228

08005e58 <iprintf>:
 8005e58:	b40f      	push	{r0, r1, r2, r3}
 8005e5a:	4b0a      	ldr	r3, [pc, #40]	; (8005e84 <iprintf+0x2c>)
 8005e5c:	b513      	push	{r0, r1, r4, lr}
 8005e5e:	681c      	ldr	r4, [r3, #0]
 8005e60:	b124      	cbz	r4, 8005e6c <iprintf+0x14>
 8005e62:	69a3      	ldr	r3, [r4, #24]
 8005e64:	b913      	cbnz	r3, 8005e6c <iprintf+0x14>
 8005e66:	4620      	mov	r0, r4
 8005e68:	f001 ffaa 	bl	8007dc0 <__sinit>
 8005e6c:	ab05      	add	r3, sp, #20
 8005e6e:	9a04      	ldr	r2, [sp, #16]
 8005e70:	68a1      	ldr	r1, [r4, #8]
 8005e72:	9301      	str	r3, [sp, #4]
 8005e74:	4620      	mov	r0, r4
 8005e76:	f003 fb81 	bl	800957c <_vfiprintf_r>
 8005e7a:	b002      	add	sp, #8
 8005e7c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005e80:	b004      	add	sp, #16
 8005e82:	4770      	bx	lr
 8005e84:	2000000c 	.word	0x2000000c

08005e88 <_puts_r>:
 8005e88:	b570      	push	{r4, r5, r6, lr}
 8005e8a:	460e      	mov	r6, r1
 8005e8c:	4605      	mov	r5, r0
 8005e8e:	b118      	cbz	r0, 8005e98 <_puts_r+0x10>
 8005e90:	6983      	ldr	r3, [r0, #24]
 8005e92:	b90b      	cbnz	r3, 8005e98 <_puts_r+0x10>
 8005e94:	f001 ff94 	bl	8007dc0 <__sinit>
 8005e98:	69ab      	ldr	r3, [r5, #24]
 8005e9a:	68ac      	ldr	r4, [r5, #8]
 8005e9c:	b913      	cbnz	r3, 8005ea4 <_puts_r+0x1c>
 8005e9e:	4628      	mov	r0, r5
 8005ea0:	f001 ff8e 	bl	8007dc0 <__sinit>
 8005ea4:	4b2c      	ldr	r3, [pc, #176]	; (8005f58 <_puts_r+0xd0>)
 8005ea6:	429c      	cmp	r4, r3
 8005ea8:	d120      	bne.n	8005eec <_puts_r+0x64>
 8005eaa:	686c      	ldr	r4, [r5, #4]
 8005eac:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005eae:	07db      	lsls	r3, r3, #31
 8005eb0:	d405      	bmi.n	8005ebe <_puts_r+0x36>
 8005eb2:	89a3      	ldrh	r3, [r4, #12]
 8005eb4:	0598      	lsls	r0, r3, #22
 8005eb6:	d402      	bmi.n	8005ebe <_puts_r+0x36>
 8005eb8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005eba:	f002 fb92 	bl	80085e2 <__retarget_lock_acquire_recursive>
 8005ebe:	89a3      	ldrh	r3, [r4, #12]
 8005ec0:	0719      	lsls	r1, r3, #28
 8005ec2:	d51d      	bpl.n	8005f00 <_puts_r+0x78>
 8005ec4:	6923      	ldr	r3, [r4, #16]
 8005ec6:	b1db      	cbz	r3, 8005f00 <_puts_r+0x78>
 8005ec8:	3e01      	subs	r6, #1
 8005eca:	68a3      	ldr	r3, [r4, #8]
 8005ecc:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8005ed0:	3b01      	subs	r3, #1
 8005ed2:	60a3      	str	r3, [r4, #8]
 8005ed4:	bb39      	cbnz	r1, 8005f26 <_puts_r+0x9e>
 8005ed6:	2b00      	cmp	r3, #0
 8005ed8:	da38      	bge.n	8005f4c <_puts_r+0xc4>
 8005eda:	4622      	mov	r2, r4
 8005edc:	210a      	movs	r1, #10
 8005ede:	4628      	mov	r0, r5
 8005ee0:	f000 ff1a 	bl	8006d18 <__swbuf_r>
 8005ee4:	3001      	adds	r0, #1
 8005ee6:	d011      	beq.n	8005f0c <_puts_r+0x84>
 8005ee8:	250a      	movs	r5, #10
 8005eea:	e011      	b.n	8005f10 <_puts_r+0x88>
 8005eec:	4b1b      	ldr	r3, [pc, #108]	; (8005f5c <_puts_r+0xd4>)
 8005eee:	429c      	cmp	r4, r3
 8005ef0:	d101      	bne.n	8005ef6 <_puts_r+0x6e>
 8005ef2:	68ac      	ldr	r4, [r5, #8]
 8005ef4:	e7da      	b.n	8005eac <_puts_r+0x24>
 8005ef6:	4b1a      	ldr	r3, [pc, #104]	; (8005f60 <_puts_r+0xd8>)
 8005ef8:	429c      	cmp	r4, r3
 8005efa:	bf08      	it	eq
 8005efc:	68ec      	ldreq	r4, [r5, #12]
 8005efe:	e7d5      	b.n	8005eac <_puts_r+0x24>
 8005f00:	4621      	mov	r1, r4
 8005f02:	4628      	mov	r0, r5
 8005f04:	f000 ff5a 	bl	8006dbc <__swsetup_r>
 8005f08:	2800      	cmp	r0, #0
 8005f0a:	d0dd      	beq.n	8005ec8 <_puts_r+0x40>
 8005f0c:	f04f 35ff 	mov.w	r5, #4294967295
 8005f10:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005f12:	07da      	lsls	r2, r3, #31
 8005f14:	d405      	bmi.n	8005f22 <_puts_r+0x9a>
 8005f16:	89a3      	ldrh	r3, [r4, #12]
 8005f18:	059b      	lsls	r3, r3, #22
 8005f1a:	d402      	bmi.n	8005f22 <_puts_r+0x9a>
 8005f1c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005f1e:	f002 fb61 	bl	80085e4 <__retarget_lock_release_recursive>
 8005f22:	4628      	mov	r0, r5
 8005f24:	bd70      	pop	{r4, r5, r6, pc}
 8005f26:	2b00      	cmp	r3, #0
 8005f28:	da04      	bge.n	8005f34 <_puts_r+0xac>
 8005f2a:	69a2      	ldr	r2, [r4, #24]
 8005f2c:	429a      	cmp	r2, r3
 8005f2e:	dc06      	bgt.n	8005f3e <_puts_r+0xb6>
 8005f30:	290a      	cmp	r1, #10
 8005f32:	d004      	beq.n	8005f3e <_puts_r+0xb6>
 8005f34:	6823      	ldr	r3, [r4, #0]
 8005f36:	1c5a      	adds	r2, r3, #1
 8005f38:	6022      	str	r2, [r4, #0]
 8005f3a:	7019      	strb	r1, [r3, #0]
 8005f3c:	e7c5      	b.n	8005eca <_puts_r+0x42>
 8005f3e:	4622      	mov	r2, r4
 8005f40:	4628      	mov	r0, r5
 8005f42:	f000 fee9 	bl	8006d18 <__swbuf_r>
 8005f46:	3001      	adds	r0, #1
 8005f48:	d1bf      	bne.n	8005eca <_puts_r+0x42>
 8005f4a:	e7df      	b.n	8005f0c <_puts_r+0x84>
 8005f4c:	6823      	ldr	r3, [r4, #0]
 8005f4e:	250a      	movs	r5, #10
 8005f50:	1c5a      	adds	r2, r3, #1
 8005f52:	6022      	str	r2, [r4, #0]
 8005f54:	701d      	strb	r5, [r3, #0]
 8005f56:	e7db      	b.n	8005f10 <_puts_r+0x88>
 8005f58:	08009fc4 	.word	0x08009fc4
 8005f5c:	08009fe4 	.word	0x08009fe4
 8005f60:	08009fa4 	.word	0x08009fa4

08005f64 <puts>:
 8005f64:	4b02      	ldr	r3, [pc, #8]	; (8005f70 <puts+0xc>)
 8005f66:	4601      	mov	r1, r0
 8005f68:	6818      	ldr	r0, [r3, #0]
 8005f6a:	f7ff bf8d 	b.w	8005e88 <_puts_r>
 8005f6e:	bf00      	nop
 8005f70:	2000000c 	.word	0x2000000c

08005f74 <nanf>:
 8005f74:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8005f7c <nanf+0x8>
 8005f78:	4770      	bx	lr
 8005f7a:	bf00      	nop
 8005f7c:	7fc00000 	.word	0x7fc00000

08005f80 <siprintf>:
 8005f80:	b40e      	push	{r1, r2, r3}
 8005f82:	b500      	push	{lr}
 8005f84:	b09c      	sub	sp, #112	; 0x70
 8005f86:	ab1d      	add	r3, sp, #116	; 0x74
 8005f88:	9002      	str	r0, [sp, #8]
 8005f8a:	9006      	str	r0, [sp, #24]
 8005f8c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8005f90:	4809      	ldr	r0, [pc, #36]	; (8005fb8 <siprintf+0x38>)
 8005f92:	9107      	str	r1, [sp, #28]
 8005f94:	9104      	str	r1, [sp, #16]
 8005f96:	4909      	ldr	r1, [pc, #36]	; (8005fbc <siprintf+0x3c>)
 8005f98:	f853 2b04 	ldr.w	r2, [r3], #4
 8005f9c:	9105      	str	r1, [sp, #20]
 8005f9e:	6800      	ldr	r0, [r0, #0]
 8005fa0:	9301      	str	r3, [sp, #4]
 8005fa2:	a902      	add	r1, sp, #8
 8005fa4:	f003 f9c0 	bl	8009328 <_svfiprintf_r>
 8005fa8:	9b02      	ldr	r3, [sp, #8]
 8005faa:	2200      	movs	r2, #0
 8005fac:	701a      	strb	r2, [r3, #0]
 8005fae:	b01c      	add	sp, #112	; 0x70
 8005fb0:	f85d eb04 	ldr.w	lr, [sp], #4
 8005fb4:	b003      	add	sp, #12
 8005fb6:	4770      	bx	lr
 8005fb8:	2000000c 	.word	0x2000000c
 8005fbc:	ffff0208 	.word	0xffff0208

08005fc0 <sulp>:
 8005fc0:	b570      	push	{r4, r5, r6, lr}
 8005fc2:	4604      	mov	r4, r0
 8005fc4:	460d      	mov	r5, r1
 8005fc6:	ec45 4b10 	vmov	d0, r4, r5
 8005fca:	4616      	mov	r6, r2
 8005fcc:	f002 ff0a 	bl	8008de4 <__ulp>
 8005fd0:	ec51 0b10 	vmov	r0, r1, d0
 8005fd4:	b17e      	cbz	r6, 8005ff6 <sulp+0x36>
 8005fd6:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8005fda:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8005fde:	2b00      	cmp	r3, #0
 8005fe0:	dd09      	ble.n	8005ff6 <sulp+0x36>
 8005fe2:	051b      	lsls	r3, r3, #20
 8005fe4:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8005fe8:	2400      	movs	r4, #0
 8005fea:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8005fee:	4622      	mov	r2, r4
 8005ff0:	462b      	mov	r3, r5
 8005ff2:	f7fa fb11 	bl	8000618 <__aeabi_dmul>
 8005ff6:	bd70      	pop	{r4, r5, r6, pc}

08005ff8 <_strtod_l>:
 8005ff8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005ffc:	ed2d 8b02 	vpush	{d8}
 8006000:	b09d      	sub	sp, #116	; 0x74
 8006002:	461f      	mov	r7, r3
 8006004:	2300      	movs	r3, #0
 8006006:	9318      	str	r3, [sp, #96]	; 0x60
 8006008:	4ba2      	ldr	r3, [pc, #648]	; (8006294 <_strtod_l+0x29c>)
 800600a:	9213      	str	r2, [sp, #76]	; 0x4c
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	9305      	str	r3, [sp, #20]
 8006010:	4604      	mov	r4, r0
 8006012:	4618      	mov	r0, r3
 8006014:	4688      	mov	r8, r1
 8006016:	f7fa f8eb 	bl	80001f0 <strlen>
 800601a:	f04f 0a00 	mov.w	sl, #0
 800601e:	4605      	mov	r5, r0
 8006020:	f04f 0b00 	mov.w	fp, #0
 8006024:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8006028:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800602a:	781a      	ldrb	r2, [r3, #0]
 800602c:	2a2b      	cmp	r2, #43	; 0x2b
 800602e:	d04e      	beq.n	80060ce <_strtod_l+0xd6>
 8006030:	d83b      	bhi.n	80060aa <_strtod_l+0xb2>
 8006032:	2a0d      	cmp	r2, #13
 8006034:	d834      	bhi.n	80060a0 <_strtod_l+0xa8>
 8006036:	2a08      	cmp	r2, #8
 8006038:	d834      	bhi.n	80060a4 <_strtod_l+0xac>
 800603a:	2a00      	cmp	r2, #0
 800603c:	d03e      	beq.n	80060bc <_strtod_l+0xc4>
 800603e:	2300      	movs	r3, #0
 8006040:	930a      	str	r3, [sp, #40]	; 0x28
 8006042:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 8006044:	7833      	ldrb	r3, [r6, #0]
 8006046:	2b30      	cmp	r3, #48	; 0x30
 8006048:	f040 80b0 	bne.w	80061ac <_strtod_l+0x1b4>
 800604c:	7873      	ldrb	r3, [r6, #1]
 800604e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8006052:	2b58      	cmp	r3, #88	; 0x58
 8006054:	d168      	bne.n	8006128 <_strtod_l+0x130>
 8006056:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006058:	9301      	str	r3, [sp, #4]
 800605a:	ab18      	add	r3, sp, #96	; 0x60
 800605c:	9702      	str	r7, [sp, #8]
 800605e:	9300      	str	r3, [sp, #0]
 8006060:	4a8d      	ldr	r2, [pc, #564]	; (8006298 <_strtod_l+0x2a0>)
 8006062:	ab19      	add	r3, sp, #100	; 0x64
 8006064:	a917      	add	r1, sp, #92	; 0x5c
 8006066:	4620      	mov	r0, r4
 8006068:	f001 ffae 	bl	8007fc8 <__gethex>
 800606c:	f010 0707 	ands.w	r7, r0, #7
 8006070:	4605      	mov	r5, r0
 8006072:	d005      	beq.n	8006080 <_strtod_l+0x88>
 8006074:	2f06      	cmp	r7, #6
 8006076:	d12c      	bne.n	80060d2 <_strtod_l+0xda>
 8006078:	3601      	adds	r6, #1
 800607a:	2300      	movs	r3, #0
 800607c:	9617      	str	r6, [sp, #92]	; 0x5c
 800607e:	930a      	str	r3, [sp, #40]	; 0x28
 8006080:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006082:	2b00      	cmp	r3, #0
 8006084:	f040 8590 	bne.w	8006ba8 <_strtod_l+0xbb0>
 8006088:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800608a:	b1eb      	cbz	r3, 80060c8 <_strtod_l+0xd0>
 800608c:	4652      	mov	r2, sl
 800608e:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8006092:	ec43 2b10 	vmov	d0, r2, r3
 8006096:	b01d      	add	sp, #116	; 0x74
 8006098:	ecbd 8b02 	vpop	{d8}
 800609c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80060a0:	2a20      	cmp	r2, #32
 80060a2:	d1cc      	bne.n	800603e <_strtod_l+0x46>
 80060a4:	3301      	adds	r3, #1
 80060a6:	9317      	str	r3, [sp, #92]	; 0x5c
 80060a8:	e7be      	b.n	8006028 <_strtod_l+0x30>
 80060aa:	2a2d      	cmp	r2, #45	; 0x2d
 80060ac:	d1c7      	bne.n	800603e <_strtod_l+0x46>
 80060ae:	2201      	movs	r2, #1
 80060b0:	920a      	str	r2, [sp, #40]	; 0x28
 80060b2:	1c5a      	adds	r2, r3, #1
 80060b4:	9217      	str	r2, [sp, #92]	; 0x5c
 80060b6:	785b      	ldrb	r3, [r3, #1]
 80060b8:	2b00      	cmp	r3, #0
 80060ba:	d1c2      	bne.n	8006042 <_strtod_l+0x4a>
 80060bc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80060be:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 80060c2:	2b00      	cmp	r3, #0
 80060c4:	f040 856e 	bne.w	8006ba4 <_strtod_l+0xbac>
 80060c8:	4652      	mov	r2, sl
 80060ca:	465b      	mov	r3, fp
 80060cc:	e7e1      	b.n	8006092 <_strtod_l+0x9a>
 80060ce:	2200      	movs	r2, #0
 80060d0:	e7ee      	b.n	80060b0 <_strtod_l+0xb8>
 80060d2:	9a18      	ldr	r2, [sp, #96]	; 0x60
 80060d4:	b13a      	cbz	r2, 80060e6 <_strtod_l+0xee>
 80060d6:	2135      	movs	r1, #53	; 0x35
 80060d8:	a81a      	add	r0, sp, #104	; 0x68
 80060da:	f002 ff8e 	bl	8008ffa <__copybits>
 80060de:	9918      	ldr	r1, [sp, #96]	; 0x60
 80060e0:	4620      	mov	r0, r4
 80060e2:	f002 fb4d 	bl	8008780 <_Bfree>
 80060e6:	3f01      	subs	r7, #1
 80060e8:	2f04      	cmp	r7, #4
 80060ea:	d806      	bhi.n	80060fa <_strtod_l+0x102>
 80060ec:	e8df f007 	tbb	[pc, r7]
 80060f0:	1714030a 	.word	0x1714030a
 80060f4:	0a          	.byte	0x0a
 80060f5:	00          	.byte	0x00
 80060f6:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 80060fa:	0728      	lsls	r0, r5, #28
 80060fc:	d5c0      	bpl.n	8006080 <_strtod_l+0x88>
 80060fe:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8006102:	e7bd      	b.n	8006080 <_strtod_l+0x88>
 8006104:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 8006108:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800610a:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800610e:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8006112:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8006116:	e7f0      	b.n	80060fa <_strtod_l+0x102>
 8006118:	f8df b180 	ldr.w	fp, [pc, #384]	; 800629c <_strtod_l+0x2a4>
 800611c:	e7ed      	b.n	80060fa <_strtod_l+0x102>
 800611e:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 8006122:	f04f 3aff 	mov.w	sl, #4294967295
 8006126:	e7e8      	b.n	80060fa <_strtod_l+0x102>
 8006128:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800612a:	1c5a      	adds	r2, r3, #1
 800612c:	9217      	str	r2, [sp, #92]	; 0x5c
 800612e:	785b      	ldrb	r3, [r3, #1]
 8006130:	2b30      	cmp	r3, #48	; 0x30
 8006132:	d0f9      	beq.n	8006128 <_strtod_l+0x130>
 8006134:	2b00      	cmp	r3, #0
 8006136:	d0a3      	beq.n	8006080 <_strtod_l+0x88>
 8006138:	2301      	movs	r3, #1
 800613a:	f04f 0900 	mov.w	r9, #0
 800613e:	9304      	str	r3, [sp, #16]
 8006140:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006142:	9308      	str	r3, [sp, #32]
 8006144:	f8cd 901c 	str.w	r9, [sp, #28]
 8006148:	464f      	mov	r7, r9
 800614a:	220a      	movs	r2, #10
 800614c:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800614e:	7806      	ldrb	r6, [r0, #0]
 8006150:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8006154:	b2d9      	uxtb	r1, r3
 8006156:	2909      	cmp	r1, #9
 8006158:	d92a      	bls.n	80061b0 <_strtod_l+0x1b8>
 800615a:	9905      	ldr	r1, [sp, #20]
 800615c:	462a      	mov	r2, r5
 800615e:	f003 fb9a 	bl	8009896 <strncmp>
 8006162:	b398      	cbz	r0, 80061cc <_strtod_l+0x1d4>
 8006164:	2000      	movs	r0, #0
 8006166:	4632      	mov	r2, r6
 8006168:	463d      	mov	r5, r7
 800616a:	9005      	str	r0, [sp, #20]
 800616c:	4603      	mov	r3, r0
 800616e:	2a65      	cmp	r2, #101	; 0x65
 8006170:	d001      	beq.n	8006176 <_strtod_l+0x17e>
 8006172:	2a45      	cmp	r2, #69	; 0x45
 8006174:	d118      	bne.n	80061a8 <_strtod_l+0x1b0>
 8006176:	b91d      	cbnz	r5, 8006180 <_strtod_l+0x188>
 8006178:	9a04      	ldr	r2, [sp, #16]
 800617a:	4302      	orrs	r2, r0
 800617c:	d09e      	beq.n	80060bc <_strtod_l+0xc4>
 800617e:	2500      	movs	r5, #0
 8006180:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 8006184:	f108 0201 	add.w	r2, r8, #1
 8006188:	9217      	str	r2, [sp, #92]	; 0x5c
 800618a:	f898 2001 	ldrb.w	r2, [r8, #1]
 800618e:	2a2b      	cmp	r2, #43	; 0x2b
 8006190:	d075      	beq.n	800627e <_strtod_l+0x286>
 8006192:	2a2d      	cmp	r2, #45	; 0x2d
 8006194:	d07b      	beq.n	800628e <_strtod_l+0x296>
 8006196:	f04f 0c00 	mov.w	ip, #0
 800619a:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 800619e:	2909      	cmp	r1, #9
 80061a0:	f240 8082 	bls.w	80062a8 <_strtod_l+0x2b0>
 80061a4:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 80061a8:	2600      	movs	r6, #0
 80061aa:	e09d      	b.n	80062e8 <_strtod_l+0x2f0>
 80061ac:	2300      	movs	r3, #0
 80061ae:	e7c4      	b.n	800613a <_strtod_l+0x142>
 80061b0:	2f08      	cmp	r7, #8
 80061b2:	bfd8      	it	le
 80061b4:	9907      	ldrle	r1, [sp, #28]
 80061b6:	f100 0001 	add.w	r0, r0, #1
 80061ba:	bfda      	itte	le
 80061bc:	fb02 3301 	mlale	r3, r2, r1, r3
 80061c0:	9307      	strle	r3, [sp, #28]
 80061c2:	fb02 3909 	mlagt	r9, r2, r9, r3
 80061c6:	3701      	adds	r7, #1
 80061c8:	9017      	str	r0, [sp, #92]	; 0x5c
 80061ca:	e7bf      	b.n	800614c <_strtod_l+0x154>
 80061cc:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80061ce:	195a      	adds	r2, r3, r5
 80061d0:	9217      	str	r2, [sp, #92]	; 0x5c
 80061d2:	5d5a      	ldrb	r2, [r3, r5]
 80061d4:	2f00      	cmp	r7, #0
 80061d6:	d037      	beq.n	8006248 <_strtod_l+0x250>
 80061d8:	9005      	str	r0, [sp, #20]
 80061da:	463d      	mov	r5, r7
 80061dc:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 80061e0:	2b09      	cmp	r3, #9
 80061e2:	d912      	bls.n	800620a <_strtod_l+0x212>
 80061e4:	2301      	movs	r3, #1
 80061e6:	e7c2      	b.n	800616e <_strtod_l+0x176>
 80061e8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80061ea:	1c5a      	adds	r2, r3, #1
 80061ec:	9217      	str	r2, [sp, #92]	; 0x5c
 80061ee:	785a      	ldrb	r2, [r3, #1]
 80061f0:	3001      	adds	r0, #1
 80061f2:	2a30      	cmp	r2, #48	; 0x30
 80061f4:	d0f8      	beq.n	80061e8 <_strtod_l+0x1f0>
 80061f6:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 80061fa:	2b08      	cmp	r3, #8
 80061fc:	f200 84d9 	bhi.w	8006bb2 <_strtod_l+0xbba>
 8006200:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006202:	9005      	str	r0, [sp, #20]
 8006204:	2000      	movs	r0, #0
 8006206:	9308      	str	r3, [sp, #32]
 8006208:	4605      	mov	r5, r0
 800620a:	3a30      	subs	r2, #48	; 0x30
 800620c:	f100 0301 	add.w	r3, r0, #1
 8006210:	d014      	beq.n	800623c <_strtod_l+0x244>
 8006212:	9905      	ldr	r1, [sp, #20]
 8006214:	4419      	add	r1, r3
 8006216:	9105      	str	r1, [sp, #20]
 8006218:	462b      	mov	r3, r5
 800621a:	eb00 0e05 	add.w	lr, r0, r5
 800621e:	210a      	movs	r1, #10
 8006220:	4573      	cmp	r3, lr
 8006222:	d113      	bne.n	800624c <_strtod_l+0x254>
 8006224:	182b      	adds	r3, r5, r0
 8006226:	2b08      	cmp	r3, #8
 8006228:	f105 0501 	add.w	r5, r5, #1
 800622c:	4405      	add	r5, r0
 800622e:	dc1c      	bgt.n	800626a <_strtod_l+0x272>
 8006230:	9907      	ldr	r1, [sp, #28]
 8006232:	230a      	movs	r3, #10
 8006234:	fb03 2301 	mla	r3, r3, r1, r2
 8006238:	9307      	str	r3, [sp, #28]
 800623a:	2300      	movs	r3, #0
 800623c:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800623e:	1c51      	adds	r1, r2, #1
 8006240:	9117      	str	r1, [sp, #92]	; 0x5c
 8006242:	7852      	ldrb	r2, [r2, #1]
 8006244:	4618      	mov	r0, r3
 8006246:	e7c9      	b.n	80061dc <_strtod_l+0x1e4>
 8006248:	4638      	mov	r0, r7
 800624a:	e7d2      	b.n	80061f2 <_strtod_l+0x1fa>
 800624c:	2b08      	cmp	r3, #8
 800624e:	dc04      	bgt.n	800625a <_strtod_l+0x262>
 8006250:	9e07      	ldr	r6, [sp, #28]
 8006252:	434e      	muls	r6, r1
 8006254:	9607      	str	r6, [sp, #28]
 8006256:	3301      	adds	r3, #1
 8006258:	e7e2      	b.n	8006220 <_strtod_l+0x228>
 800625a:	f103 0c01 	add.w	ip, r3, #1
 800625e:	f1bc 0f10 	cmp.w	ip, #16
 8006262:	bfd8      	it	le
 8006264:	fb01 f909 	mulle.w	r9, r1, r9
 8006268:	e7f5      	b.n	8006256 <_strtod_l+0x25e>
 800626a:	2d10      	cmp	r5, #16
 800626c:	bfdc      	itt	le
 800626e:	230a      	movle	r3, #10
 8006270:	fb03 2909 	mlale	r9, r3, r9, r2
 8006274:	e7e1      	b.n	800623a <_strtod_l+0x242>
 8006276:	2300      	movs	r3, #0
 8006278:	9305      	str	r3, [sp, #20]
 800627a:	2301      	movs	r3, #1
 800627c:	e77c      	b.n	8006178 <_strtod_l+0x180>
 800627e:	f04f 0c00 	mov.w	ip, #0
 8006282:	f108 0202 	add.w	r2, r8, #2
 8006286:	9217      	str	r2, [sp, #92]	; 0x5c
 8006288:	f898 2002 	ldrb.w	r2, [r8, #2]
 800628c:	e785      	b.n	800619a <_strtod_l+0x1a2>
 800628e:	f04f 0c01 	mov.w	ip, #1
 8006292:	e7f6      	b.n	8006282 <_strtod_l+0x28a>
 8006294:	0800a06c 	.word	0x0800a06c
 8006298:	08009dc0 	.word	0x08009dc0
 800629c:	7ff00000 	.word	0x7ff00000
 80062a0:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80062a2:	1c51      	adds	r1, r2, #1
 80062a4:	9117      	str	r1, [sp, #92]	; 0x5c
 80062a6:	7852      	ldrb	r2, [r2, #1]
 80062a8:	2a30      	cmp	r2, #48	; 0x30
 80062aa:	d0f9      	beq.n	80062a0 <_strtod_l+0x2a8>
 80062ac:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 80062b0:	2908      	cmp	r1, #8
 80062b2:	f63f af79 	bhi.w	80061a8 <_strtod_l+0x1b0>
 80062b6:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 80062ba:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80062bc:	9206      	str	r2, [sp, #24]
 80062be:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80062c0:	1c51      	adds	r1, r2, #1
 80062c2:	9117      	str	r1, [sp, #92]	; 0x5c
 80062c4:	7852      	ldrb	r2, [r2, #1]
 80062c6:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 80062ca:	2e09      	cmp	r6, #9
 80062cc:	d937      	bls.n	800633e <_strtod_l+0x346>
 80062ce:	9e06      	ldr	r6, [sp, #24]
 80062d0:	1b89      	subs	r1, r1, r6
 80062d2:	2908      	cmp	r1, #8
 80062d4:	f644 661f 	movw	r6, #19999	; 0x4e1f
 80062d8:	dc02      	bgt.n	80062e0 <_strtod_l+0x2e8>
 80062da:	4576      	cmp	r6, lr
 80062dc:	bfa8      	it	ge
 80062de:	4676      	movge	r6, lr
 80062e0:	f1bc 0f00 	cmp.w	ip, #0
 80062e4:	d000      	beq.n	80062e8 <_strtod_l+0x2f0>
 80062e6:	4276      	negs	r6, r6
 80062e8:	2d00      	cmp	r5, #0
 80062ea:	d14d      	bne.n	8006388 <_strtod_l+0x390>
 80062ec:	9904      	ldr	r1, [sp, #16]
 80062ee:	4301      	orrs	r1, r0
 80062f0:	f47f aec6 	bne.w	8006080 <_strtod_l+0x88>
 80062f4:	2b00      	cmp	r3, #0
 80062f6:	f47f aee1 	bne.w	80060bc <_strtod_l+0xc4>
 80062fa:	2a69      	cmp	r2, #105	; 0x69
 80062fc:	d027      	beq.n	800634e <_strtod_l+0x356>
 80062fe:	dc24      	bgt.n	800634a <_strtod_l+0x352>
 8006300:	2a49      	cmp	r2, #73	; 0x49
 8006302:	d024      	beq.n	800634e <_strtod_l+0x356>
 8006304:	2a4e      	cmp	r2, #78	; 0x4e
 8006306:	f47f aed9 	bne.w	80060bc <_strtod_l+0xc4>
 800630a:	499f      	ldr	r1, [pc, #636]	; (8006588 <_strtod_l+0x590>)
 800630c:	a817      	add	r0, sp, #92	; 0x5c
 800630e:	f002 f8b3 	bl	8008478 <__match>
 8006312:	2800      	cmp	r0, #0
 8006314:	f43f aed2 	beq.w	80060bc <_strtod_l+0xc4>
 8006318:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800631a:	781b      	ldrb	r3, [r3, #0]
 800631c:	2b28      	cmp	r3, #40	; 0x28
 800631e:	d12d      	bne.n	800637c <_strtod_l+0x384>
 8006320:	499a      	ldr	r1, [pc, #616]	; (800658c <_strtod_l+0x594>)
 8006322:	aa1a      	add	r2, sp, #104	; 0x68
 8006324:	a817      	add	r0, sp, #92	; 0x5c
 8006326:	f002 f8bb 	bl	80084a0 <__hexnan>
 800632a:	2805      	cmp	r0, #5
 800632c:	d126      	bne.n	800637c <_strtod_l+0x384>
 800632e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006330:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 8006334:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8006338:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 800633c:	e6a0      	b.n	8006080 <_strtod_l+0x88>
 800633e:	210a      	movs	r1, #10
 8006340:	fb01 2e0e 	mla	lr, r1, lr, r2
 8006344:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8006348:	e7b9      	b.n	80062be <_strtod_l+0x2c6>
 800634a:	2a6e      	cmp	r2, #110	; 0x6e
 800634c:	e7db      	b.n	8006306 <_strtod_l+0x30e>
 800634e:	4990      	ldr	r1, [pc, #576]	; (8006590 <_strtod_l+0x598>)
 8006350:	a817      	add	r0, sp, #92	; 0x5c
 8006352:	f002 f891 	bl	8008478 <__match>
 8006356:	2800      	cmp	r0, #0
 8006358:	f43f aeb0 	beq.w	80060bc <_strtod_l+0xc4>
 800635c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800635e:	498d      	ldr	r1, [pc, #564]	; (8006594 <_strtod_l+0x59c>)
 8006360:	3b01      	subs	r3, #1
 8006362:	a817      	add	r0, sp, #92	; 0x5c
 8006364:	9317      	str	r3, [sp, #92]	; 0x5c
 8006366:	f002 f887 	bl	8008478 <__match>
 800636a:	b910      	cbnz	r0, 8006372 <_strtod_l+0x37a>
 800636c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800636e:	3301      	adds	r3, #1
 8006370:	9317      	str	r3, [sp, #92]	; 0x5c
 8006372:	f8df b230 	ldr.w	fp, [pc, #560]	; 80065a4 <_strtod_l+0x5ac>
 8006376:	f04f 0a00 	mov.w	sl, #0
 800637a:	e681      	b.n	8006080 <_strtod_l+0x88>
 800637c:	4886      	ldr	r0, [pc, #536]	; (8006598 <_strtod_l+0x5a0>)
 800637e:	f003 fa2f 	bl	80097e0 <nan>
 8006382:	ec5b ab10 	vmov	sl, fp, d0
 8006386:	e67b      	b.n	8006080 <_strtod_l+0x88>
 8006388:	9b05      	ldr	r3, [sp, #20]
 800638a:	9807      	ldr	r0, [sp, #28]
 800638c:	1af3      	subs	r3, r6, r3
 800638e:	2f00      	cmp	r7, #0
 8006390:	bf08      	it	eq
 8006392:	462f      	moveq	r7, r5
 8006394:	2d10      	cmp	r5, #16
 8006396:	9306      	str	r3, [sp, #24]
 8006398:	46a8      	mov	r8, r5
 800639a:	bfa8      	it	ge
 800639c:	f04f 0810 	movge.w	r8, #16
 80063a0:	f7fa f8c0 	bl	8000524 <__aeabi_ui2d>
 80063a4:	2d09      	cmp	r5, #9
 80063a6:	4682      	mov	sl, r0
 80063a8:	468b      	mov	fp, r1
 80063aa:	dd13      	ble.n	80063d4 <_strtod_l+0x3dc>
 80063ac:	4b7b      	ldr	r3, [pc, #492]	; (800659c <_strtod_l+0x5a4>)
 80063ae:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 80063b2:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 80063b6:	f7fa f92f 	bl	8000618 <__aeabi_dmul>
 80063ba:	4682      	mov	sl, r0
 80063bc:	4648      	mov	r0, r9
 80063be:	468b      	mov	fp, r1
 80063c0:	f7fa f8b0 	bl	8000524 <__aeabi_ui2d>
 80063c4:	4602      	mov	r2, r0
 80063c6:	460b      	mov	r3, r1
 80063c8:	4650      	mov	r0, sl
 80063ca:	4659      	mov	r1, fp
 80063cc:	f7f9 ff6e 	bl	80002ac <__adddf3>
 80063d0:	4682      	mov	sl, r0
 80063d2:	468b      	mov	fp, r1
 80063d4:	2d0f      	cmp	r5, #15
 80063d6:	dc38      	bgt.n	800644a <_strtod_l+0x452>
 80063d8:	9b06      	ldr	r3, [sp, #24]
 80063da:	2b00      	cmp	r3, #0
 80063dc:	f43f ae50 	beq.w	8006080 <_strtod_l+0x88>
 80063e0:	dd24      	ble.n	800642c <_strtod_l+0x434>
 80063e2:	2b16      	cmp	r3, #22
 80063e4:	dc0b      	bgt.n	80063fe <_strtod_l+0x406>
 80063e6:	496d      	ldr	r1, [pc, #436]	; (800659c <_strtod_l+0x5a4>)
 80063e8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80063ec:	e9d1 0100 	ldrd	r0, r1, [r1]
 80063f0:	4652      	mov	r2, sl
 80063f2:	465b      	mov	r3, fp
 80063f4:	f7fa f910 	bl	8000618 <__aeabi_dmul>
 80063f8:	4682      	mov	sl, r0
 80063fa:	468b      	mov	fp, r1
 80063fc:	e640      	b.n	8006080 <_strtod_l+0x88>
 80063fe:	9a06      	ldr	r2, [sp, #24]
 8006400:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 8006404:	4293      	cmp	r3, r2
 8006406:	db20      	blt.n	800644a <_strtod_l+0x452>
 8006408:	4c64      	ldr	r4, [pc, #400]	; (800659c <_strtod_l+0x5a4>)
 800640a:	f1c5 050f 	rsb	r5, r5, #15
 800640e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8006412:	4652      	mov	r2, sl
 8006414:	465b      	mov	r3, fp
 8006416:	e9d1 0100 	ldrd	r0, r1, [r1]
 800641a:	f7fa f8fd 	bl	8000618 <__aeabi_dmul>
 800641e:	9b06      	ldr	r3, [sp, #24]
 8006420:	1b5d      	subs	r5, r3, r5
 8006422:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8006426:	e9d4 2300 	ldrd	r2, r3, [r4]
 800642a:	e7e3      	b.n	80063f4 <_strtod_l+0x3fc>
 800642c:	9b06      	ldr	r3, [sp, #24]
 800642e:	3316      	adds	r3, #22
 8006430:	db0b      	blt.n	800644a <_strtod_l+0x452>
 8006432:	9b05      	ldr	r3, [sp, #20]
 8006434:	1b9e      	subs	r6, r3, r6
 8006436:	4b59      	ldr	r3, [pc, #356]	; (800659c <_strtod_l+0x5a4>)
 8006438:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 800643c:	e9d6 2300 	ldrd	r2, r3, [r6]
 8006440:	4650      	mov	r0, sl
 8006442:	4659      	mov	r1, fp
 8006444:	f7fa fa12 	bl	800086c <__aeabi_ddiv>
 8006448:	e7d6      	b.n	80063f8 <_strtod_l+0x400>
 800644a:	9b06      	ldr	r3, [sp, #24]
 800644c:	eba5 0808 	sub.w	r8, r5, r8
 8006450:	4498      	add	r8, r3
 8006452:	f1b8 0f00 	cmp.w	r8, #0
 8006456:	dd74      	ble.n	8006542 <_strtod_l+0x54a>
 8006458:	f018 030f 	ands.w	r3, r8, #15
 800645c:	d00a      	beq.n	8006474 <_strtod_l+0x47c>
 800645e:	494f      	ldr	r1, [pc, #316]	; (800659c <_strtod_l+0x5a4>)
 8006460:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8006464:	4652      	mov	r2, sl
 8006466:	465b      	mov	r3, fp
 8006468:	e9d1 0100 	ldrd	r0, r1, [r1]
 800646c:	f7fa f8d4 	bl	8000618 <__aeabi_dmul>
 8006470:	4682      	mov	sl, r0
 8006472:	468b      	mov	fp, r1
 8006474:	f038 080f 	bics.w	r8, r8, #15
 8006478:	d04f      	beq.n	800651a <_strtod_l+0x522>
 800647a:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 800647e:	dd22      	ble.n	80064c6 <_strtod_l+0x4ce>
 8006480:	2500      	movs	r5, #0
 8006482:	462e      	mov	r6, r5
 8006484:	9507      	str	r5, [sp, #28]
 8006486:	9505      	str	r5, [sp, #20]
 8006488:	2322      	movs	r3, #34	; 0x22
 800648a:	f8df b118 	ldr.w	fp, [pc, #280]	; 80065a4 <_strtod_l+0x5ac>
 800648e:	6023      	str	r3, [r4, #0]
 8006490:	f04f 0a00 	mov.w	sl, #0
 8006494:	9b07      	ldr	r3, [sp, #28]
 8006496:	2b00      	cmp	r3, #0
 8006498:	f43f adf2 	beq.w	8006080 <_strtod_l+0x88>
 800649c:	9918      	ldr	r1, [sp, #96]	; 0x60
 800649e:	4620      	mov	r0, r4
 80064a0:	f002 f96e 	bl	8008780 <_Bfree>
 80064a4:	9905      	ldr	r1, [sp, #20]
 80064a6:	4620      	mov	r0, r4
 80064a8:	f002 f96a 	bl	8008780 <_Bfree>
 80064ac:	4631      	mov	r1, r6
 80064ae:	4620      	mov	r0, r4
 80064b0:	f002 f966 	bl	8008780 <_Bfree>
 80064b4:	9907      	ldr	r1, [sp, #28]
 80064b6:	4620      	mov	r0, r4
 80064b8:	f002 f962 	bl	8008780 <_Bfree>
 80064bc:	4629      	mov	r1, r5
 80064be:	4620      	mov	r0, r4
 80064c0:	f002 f95e 	bl	8008780 <_Bfree>
 80064c4:	e5dc      	b.n	8006080 <_strtod_l+0x88>
 80064c6:	4b36      	ldr	r3, [pc, #216]	; (80065a0 <_strtod_l+0x5a8>)
 80064c8:	9304      	str	r3, [sp, #16]
 80064ca:	2300      	movs	r3, #0
 80064cc:	ea4f 1828 	mov.w	r8, r8, asr #4
 80064d0:	4650      	mov	r0, sl
 80064d2:	4659      	mov	r1, fp
 80064d4:	4699      	mov	r9, r3
 80064d6:	f1b8 0f01 	cmp.w	r8, #1
 80064da:	dc21      	bgt.n	8006520 <_strtod_l+0x528>
 80064dc:	b10b      	cbz	r3, 80064e2 <_strtod_l+0x4ea>
 80064de:	4682      	mov	sl, r0
 80064e0:	468b      	mov	fp, r1
 80064e2:	4b2f      	ldr	r3, [pc, #188]	; (80065a0 <_strtod_l+0x5a8>)
 80064e4:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 80064e8:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 80064ec:	4652      	mov	r2, sl
 80064ee:	465b      	mov	r3, fp
 80064f0:	e9d9 0100 	ldrd	r0, r1, [r9]
 80064f4:	f7fa f890 	bl	8000618 <__aeabi_dmul>
 80064f8:	4b2a      	ldr	r3, [pc, #168]	; (80065a4 <_strtod_l+0x5ac>)
 80064fa:	460a      	mov	r2, r1
 80064fc:	400b      	ands	r3, r1
 80064fe:	492a      	ldr	r1, [pc, #168]	; (80065a8 <_strtod_l+0x5b0>)
 8006500:	428b      	cmp	r3, r1
 8006502:	4682      	mov	sl, r0
 8006504:	d8bc      	bhi.n	8006480 <_strtod_l+0x488>
 8006506:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800650a:	428b      	cmp	r3, r1
 800650c:	bf86      	itte	hi
 800650e:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 80065ac <_strtod_l+0x5b4>
 8006512:	f04f 3aff 	movhi.w	sl, #4294967295
 8006516:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 800651a:	2300      	movs	r3, #0
 800651c:	9304      	str	r3, [sp, #16]
 800651e:	e084      	b.n	800662a <_strtod_l+0x632>
 8006520:	f018 0f01 	tst.w	r8, #1
 8006524:	d005      	beq.n	8006532 <_strtod_l+0x53a>
 8006526:	9b04      	ldr	r3, [sp, #16]
 8006528:	e9d3 2300 	ldrd	r2, r3, [r3]
 800652c:	f7fa f874 	bl	8000618 <__aeabi_dmul>
 8006530:	2301      	movs	r3, #1
 8006532:	9a04      	ldr	r2, [sp, #16]
 8006534:	3208      	adds	r2, #8
 8006536:	f109 0901 	add.w	r9, r9, #1
 800653a:	ea4f 0868 	mov.w	r8, r8, asr #1
 800653e:	9204      	str	r2, [sp, #16]
 8006540:	e7c9      	b.n	80064d6 <_strtod_l+0x4de>
 8006542:	d0ea      	beq.n	800651a <_strtod_l+0x522>
 8006544:	f1c8 0800 	rsb	r8, r8, #0
 8006548:	f018 020f 	ands.w	r2, r8, #15
 800654c:	d00a      	beq.n	8006564 <_strtod_l+0x56c>
 800654e:	4b13      	ldr	r3, [pc, #76]	; (800659c <_strtod_l+0x5a4>)
 8006550:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006554:	4650      	mov	r0, sl
 8006556:	4659      	mov	r1, fp
 8006558:	e9d3 2300 	ldrd	r2, r3, [r3]
 800655c:	f7fa f986 	bl	800086c <__aeabi_ddiv>
 8006560:	4682      	mov	sl, r0
 8006562:	468b      	mov	fp, r1
 8006564:	ea5f 1828 	movs.w	r8, r8, asr #4
 8006568:	d0d7      	beq.n	800651a <_strtod_l+0x522>
 800656a:	f1b8 0f1f 	cmp.w	r8, #31
 800656e:	dd1f      	ble.n	80065b0 <_strtod_l+0x5b8>
 8006570:	2500      	movs	r5, #0
 8006572:	462e      	mov	r6, r5
 8006574:	9507      	str	r5, [sp, #28]
 8006576:	9505      	str	r5, [sp, #20]
 8006578:	2322      	movs	r3, #34	; 0x22
 800657a:	f04f 0a00 	mov.w	sl, #0
 800657e:	f04f 0b00 	mov.w	fp, #0
 8006582:	6023      	str	r3, [r4, #0]
 8006584:	e786      	b.n	8006494 <_strtod_l+0x49c>
 8006586:	bf00      	nop
 8006588:	08009d91 	.word	0x08009d91
 800658c:	08009dd4 	.word	0x08009dd4
 8006590:	08009d89 	.word	0x08009d89
 8006594:	08009f14 	.word	0x08009f14
 8006598:	0800a228 	.word	0x0800a228
 800659c:	0800a108 	.word	0x0800a108
 80065a0:	0800a0e0 	.word	0x0800a0e0
 80065a4:	7ff00000 	.word	0x7ff00000
 80065a8:	7ca00000 	.word	0x7ca00000
 80065ac:	7fefffff 	.word	0x7fefffff
 80065b0:	f018 0310 	ands.w	r3, r8, #16
 80065b4:	bf18      	it	ne
 80065b6:	236a      	movne	r3, #106	; 0x6a
 80065b8:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 8006968 <_strtod_l+0x970>
 80065bc:	9304      	str	r3, [sp, #16]
 80065be:	4650      	mov	r0, sl
 80065c0:	4659      	mov	r1, fp
 80065c2:	2300      	movs	r3, #0
 80065c4:	f018 0f01 	tst.w	r8, #1
 80065c8:	d004      	beq.n	80065d4 <_strtod_l+0x5dc>
 80065ca:	e9d9 2300 	ldrd	r2, r3, [r9]
 80065ce:	f7fa f823 	bl	8000618 <__aeabi_dmul>
 80065d2:	2301      	movs	r3, #1
 80065d4:	ea5f 0868 	movs.w	r8, r8, asr #1
 80065d8:	f109 0908 	add.w	r9, r9, #8
 80065dc:	d1f2      	bne.n	80065c4 <_strtod_l+0x5cc>
 80065de:	b10b      	cbz	r3, 80065e4 <_strtod_l+0x5ec>
 80065e0:	4682      	mov	sl, r0
 80065e2:	468b      	mov	fp, r1
 80065e4:	9b04      	ldr	r3, [sp, #16]
 80065e6:	b1c3      	cbz	r3, 800661a <_strtod_l+0x622>
 80065e8:	f3cb 520a 	ubfx	r2, fp, #20, #11
 80065ec:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 80065f0:	2b00      	cmp	r3, #0
 80065f2:	4659      	mov	r1, fp
 80065f4:	dd11      	ble.n	800661a <_strtod_l+0x622>
 80065f6:	2b1f      	cmp	r3, #31
 80065f8:	f340 8124 	ble.w	8006844 <_strtod_l+0x84c>
 80065fc:	2b34      	cmp	r3, #52	; 0x34
 80065fe:	bfde      	ittt	le
 8006600:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 8006604:	f04f 33ff 	movle.w	r3, #4294967295
 8006608:	fa03 f202 	lslle.w	r2, r3, r2
 800660c:	f04f 0a00 	mov.w	sl, #0
 8006610:	bfcc      	ite	gt
 8006612:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8006616:	ea02 0b01 	andle.w	fp, r2, r1
 800661a:	2200      	movs	r2, #0
 800661c:	2300      	movs	r3, #0
 800661e:	4650      	mov	r0, sl
 8006620:	4659      	mov	r1, fp
 8006622:	f7fa fa61 	bl	8000ae8 <__aeabi_dcmpeq>
 8006626:	2800      	cmp	r0, #0
 8006628:	d1a2      	bne.n	8006570 <_strtod_l+0x578>
 800662a:	9b07      	ldr	r3, [sp, #28]
 800662c:	9300      	str	r3, [sp, #0]
 800662e:	9908      	ldr	r1, [sp, #32]
 8006630:	462b      	mov	r3, r5
 8006632:	463a      	mov	r2, r7
 8006634:	4620      	mov	r0, r4
 8006636:	f002 f90b 	bl	8008850 <__s2b>
 800663a:	9007      	str	r0, [sp, #28]
 800663c:	2800      	cmp	r0, #0
 800663e:	f43f af1f 	beq.w	8006480 <_strtod_l+0x488>
 8006642:	9b05      	ldr	r3, [sp, #20]
 8006644:	1b9e      	subs	r6, r3, r6
 8006646:	9b06      	ldr	r3, [sp, #24]
 8006648:	2b00      	cmp	r3, #0
 800664a:	bfb4      	ite	lt
 800664c:	4633      	movlt	r3, r6
 800664e:	2300      	movge	r3, #0
 8006650:	930c      	str	r3, [sp, #48]	; 0x30
 8006652:	9b06      	ldr	r3, [sp, #24]
 8006654:	2500      	movs	r5, #0
 8006656:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800665a:	9312      	str	r3, [sp, #72]	; 0x48
 800665c:	462e      	mov	r6, r5
 800665e:	9b07      	ldr	r3, [sp, #28]
 8006660:	4620      	mov	r0, r4
 8006662:	6859      	ldr	r1, [r3, #4]
 8006664:	f002 f84c 	bl	8008700 <_Balloc>
 8006668:	9005      	str	r0, [sp, #20]
 800666a:	2800      	cmp	r0, #0
 800666c:	f43f af0c 	beq.w	8006488 <_strtod_l+0x490>
 8006670:	9b07      	ldr	r3, [sp, #28]
 8006672:	691a      	ldr	r2, [r3, #16]
 8006674:	3202      	adds	r2, #2
 8006676:	f103 010c 	add.w	r1, r3, #12
 800667a:	0092      	lsls	r2, r2, #2
 800667c:	300c      	adds	r0, #12
 800667e:	f002 f831 	bl	80086e4 <memcpy>
 8006682:	ec4b ab10 	vmov	d0, sl, fp
 8006686:	aa1a      	add	r2, sp, #104	; 0x68
 8006688:	a919      	add	r1, sp, #100	; 0x64
 800668a:	4620      	mov	r0, r4
 800668c:	f002 fc26 	bl	8008edc <__d2b>
 8006690:	ec4b ab18 	vmov	d8, sl, fp
 8006694:	9018      	str	r0, [sp, #96]	; 0x60
 8006696:	2800      	cmp	r0, #0
 8006698:	f43f aef6 	beq.w	8006488 <_strtod_l+0x490>
 800669c:	2101      	movs	r1, #1
 800669e:	4620      	mov	r0, r4
 80066a0:	f002 f970 	bl	8008984 <__i2b>
 80066a4:	4606      	mov	r6, r0
 80066a6:	2800      	cmp	r0, #0
 80066a8:	f43f aeee 	beq.w	8006488 <_strtod_l+0x490>
 80066ac:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80066ae:	9904      	ldr	r1, [sp, #16]
 80066b0:	2b00      	cmp	r3, #0
 80066b2:	bfab      	itete	ge
 80066b4:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 80066b6:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 80066b8:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 80066ba:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 80066be:	bfac      	ite	ge
 80066c0:	eb03 0902 	addge.w	r9, r3, r2
 80066c4:	1ad7      	sublt	r7, r2, r3
 80066c6:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 80066c8:	eba3 0801 	sub.w	r8, r3, r1
 80066cc:	4490      	add	r8, r2
 80066ce:	4ba1      	ldr	r3, [pc, #644]	; (8006954 <_strtod_l+0x95c>)
 80066d0:	f108 38ff 	add.w	r8, r8, #4294967295
 80066d4:	4598      	cmp	r8, r3
 80066d6:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 80066da:	f280 80c7 	bge.w	800686c <_strtod_l+0x874>
 80066de:	eba3 0308 	sub.w	r3, r3, r8
 80066e2:	2b1f      	cmp	r3, #31
 80066e4:	eba2 0203 	sub.w	r2, r2, r3
 80066e8:	f04f 0101 	mov.w	r1, #1
 80066ec:	f300 80b1 	bgt.w	8006852 <_strtod_l+0x85a>
 80066f0:	fa01 f303 	lsl.w	r3, r1, r3
 80066f4:	930d      	str	r3, [sp, #52]	; 0x34
 80066f6:	2300      	movs	r3, #0
 80066f8:	9308      	str	r3, [sp, #32]
 80066fa:	eb09 0802 	add.w	r8, r9, r2
 80066fe:	9b04      	ldr	r3, [sp, #16]
 8006700:	45c1      	cmp	r9, r8
 8006702:	4417      	add	r7, r2
 8006704:	441f      	add	r7, r3
 8006706:	464b      	mov	r3, r9
 8006708:	bfa8      	it	ge
 800670a:	4643      	movge	r3, r8
 800670c:	42bb      	cmp	r3, r7
 800670e:	bfa8      	it	ge
 8006710:	463b      	movge	r3, r7
 8006712:	2b00      	cmp	r3, #0
 8006714:	bfc2      	ittt	gt
 8006716:	eba8 0803 	subgt.w	r8, r8, r3
 800671a:	1aff      	subgt	r7, r7, r3
 800671c:	eba9 0903 	subgt.w	r9, r9, r3
 8006720:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006722:	2b00      	cmp	r3, #0
 8006724:	dd17      	ble.n	8006756 <_strtod_l+0x75e>
 8006726:	4631      	mov	r1, r6
 8006728:	461a      	mov	r2, r3
 800672a:	4620      	mov	r0, r4
 800672c:	f002 f9ea 	bl	8008b04 <__pow5mult>
 8006730:	4606      	mov	r6, r0
 8006732:	2800      	cmp	r0, #0
 8006734:	f43f aea8 	beq.w	8006488 <_strtod_l+0x490>
 8006738:	4601      	mov	r1, r0
 800673a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800673c:	4620      	mov	r0, r4
 800673e:	f002 f937 	bl	80089b0 <__multiply>
 8006742:	900b      	str	r0, [sp, #44]	; 0x2c
 8006744:	2800      	cmp	r0, #0
 8006746:	f43f ae9f 	beq.w	8006488 <_strtod_l+0x490>
 800674a:	9918      	ldr	r1, [sp, #96]	; 0x60
 800674c:	4620      	mov	r0, r4
 800674e:	f002 f817 	bl	8008780 <_Bfree>
 8006752:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006754:	9318      	str	r3, [sp, #96]	; 0x60
 8006756:	f1b8 0f00 	cmp.w	r8, #0
 800675a:	f300 808c 	bgt.w	8006876 <_strtod_l+0x87e>
 800675e:	9b06      	ldr	r3, [sp, #24]
 8006760:	2b00      	cmp	r3, #0
 8006762:	dd08      	ble.n	8006776 <_strtod_l+0x77e>
 8006764:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006766:	9905      	ldr	r1, [sp, #20]
 8006768:	4620      	mov	r0, r4
 800676a:	f002 f9cb 	bl	8008b04 <__pow5mult>
 800676e:	9005      	str	r0, [sp, #20]
 8006770:	2800      	cmp	r0, #0
 8006772:	f43f ae89 	beq.w	8006488 <_strtod_l+0x490>
 8006776:	2f00      	cmp	r7, #0
 8006778:	dd08      	ble.n	800678c <_strtod_l+0x794>
 800677a:	9905      	ldr	r1, [sp, #20]
 800677c:	463a      	mov	r2, r7
 800677e:	4620      	mov	r0, r4
 8006780:	f002 fa1a 	bl	8008bb8 <__lshift>
 8006784:	9005      	str	r0, [sp, #20]
 8006786:	2800      	cmp	r0, #0
 8006788:	f43f ae7e 	beq.w	8006488 <_strtod_l+0x490>
 800678c:	f1b9 0f00 	cmp.w	r9, #0
 8006790:	dd08      	ble.n	80067a4 <_strtod_l+0x7ac>
 8006792:	4631      	mov	r1, r6
 8006794:	464a      	mov	r2, r9
 8006796:	4620      	mov	r0, r4
 8006798:	f002 fa0e 	bl	8008bb8 <__lshift>
 800679c:	4606      	mov	r6, r0
 800679e:	2800      	cmp	r0, #0
 80067a0:	f43f ae72 	beq.w	8006488 <_strtod_l+0x490>
 80067a4:	9a05      	ldr	r2, [sp, #20]
 80067a6:	9918      	ldr	r1, [sp, #96]	; 0x60
 80067a8:	4620      	mov	r0, r4
 80067aa:	f002 fa91 	bl	8008cd0 <__mdiff>
 80067ae:	4605      	mov	r5, r0
 80067b0:	2800      	cmp	r0, #0
 80067b2:	f43f ae69 	beq.w	8006488 <_strtod_l+0x490>
 80067b6:	68c3      	ldr	r3, [r0, #12]
 80067b8:	930b      	str	r3, [sp, #44]	; 0x2c
 80067ba:	2300      	movs	r3, #0
 80067bc:	60c3      	str	r3, [r0, #12]
 80067be:	4631      	mov	r1, r6
 80067c0:	f002 fa6a 	bl	8008c98 <__mcmp>
 80067c4:	2800      	cmp	r0, #0
 80067c6:	da60      	bge.n	800688a <_strtod_l+0x892>
 80067c8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80067ca:	ea53 030a 	orrs.w	r3, r3, sl
 80067ce:	f040 8082 	bne.w	80068d6 <_strtod_l+0x8de>
 80067d2:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80067d6:	2b00      	cmp	r3, #0
 80067d8:	d17d      	bne.n	80068d6 <_strtod_l+0x8de>
 80067da:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80067de:	0d1b      	lsrs	r3, r3, #20
 80067e0:	051b      	lsls	r3, r3, #20
 80067e2:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 80067e6:	d976      	bls.n	80068d6 <_strtod_l+0x8de>
 80067e8:	696b      	ldr	r3, [r5, #20]
 80067ea:	b913      	cbnz	r3, 80067f2 <_strtod_l+0x7fa>
 80067ec:	692b      	ldr	r3, [r5, #16]
 80067ee:	2b01      	cmp	r3, #1
 80067f0:	dd71      	ble.n	80068d6 <_strtod_l+0x8de>
 80067f2:	4629      	mov	r1, r5
 80067f4:	2201      	movs	r2, #1
 80067f6:	4620      	mov	r0, r4
 80067f8:	f002 f9de 	bl	8008bb8 <__lshift>
 80067fc:	4631      	mov	r1, r6
 80067fe:	4605      	mov	r5, r0
 8006800:	f002 fa4a 	bl	8008c98 <__mcmp>
 8006804:	2800      	cmp	r0, #0
 8006806:	dd66      	ble.n	80068d6 <_strtod_l+0x8de>
 8006808:	9904      	ldr	r1, [sp, #16]
 800680a:	4a53      	ldr	r2, [pc, #332]	; (8006958 <_strtod_l+0x960>)
 800680c:	465b      	mov	r3, fp
 800680e:	2900      	cmp	r1, #0
 8006810:	f000 8081 	beq.w	8006916 <_strtod_l+0x91e>
 8006814:	ea02 010b 	and.w	r1, r2, fp
 8006818:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800681c:	dc7b      	bgt.n	8006916 <_strtod_l+0x91e>
 800681e:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8006822:	f77f aea9 	ble.w	8006578 <_strtod_l+0x580>
 8006826:	4b4d      	ldr	r3, [pc, #308]	; (800695c <_strtod_l+0x964>)
 8006828:	4650      	mov	r0, sl
 800682a:	4659      	mov	r1, fp
 800682c:	2200      	movs	r2, #0
 800682e:	f7f9 fef3 	bl	8000618 <__aeabi_dmul>
 8006832:	460b      	mov	r3, r1
 8006834:	4303      	orrs	r3, r0
 8006836:	bf08      	it	eq
 8006838:	2322      	moveq	r3, #34	; 0x22
 800683a:	4682      	mov	sl, r0
 800683c:	468b      	mov	fp, r1
 800683e:	bf08      	it	eq
 8006840:	6023      	streq	r3, [r4, #0]
 8006842:	e62b      	b.n	800649c <_strtod_l+0x4a4>
 8006844:	f04f 32ff 	mov.w	r2, #4294967295
 8006848:	fa02 f303 	lsl.w	r3, r2, r3
 800684c:	ea03 0a0a 	and.w	sl, r3, sl
 8006850:	e6e3      	b.n	800661a <_strtod_l+0x622>
 8006852:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 8006856:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 800685a:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 800685e:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 8006862:	fa01 f308 	lsl.w	r3, r1, r8
 8006866:	9308      	str	r3, [sp, #32]
 8006868:	910d      	str	r1, [sp, #52]	; 0x34
 800686a:	e746      	b.n	80066fa <_strtod_l+0x702>
 800686c:	2300      	movs	r3, #0
 800686e:	9308      	str	r3, [sp, #32]
 8006870:	2301      	movs	r3, #1
 8006872:	930d      	str	r3, [sp, #52]	; 0x34
 8006874:	e741      	b.n	80066fa <_strtod_l+0x702>
 8006876:	9918      	ldr	r1, [sp, #96]	; 0x60
 8006878:	4642      	mov	r2, r8
 800687a:	4620      	mov	r0, r4
 800687c:	f002 f99c 	bl	8008bb8 <__lshift>
 8006880:	9018      	str	r0, [sp, #96]	; 0x60
 8006882:	2800      	cmp	r0, #0
 8006884:	f47f af6b 	bne.w	800675e <_strtod_l+0x766>
 8006888:	e5fe      	b.n	8006488 <_strtod_l+0x490>
 800688a:	465f      	mov	r7, fp
 800688c:	d16e      	bne.n	800696c <_strtod_l+0x974>
 800688e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006890:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006894:	b342      	cbz	r2, 80068e8 <_strtod_l+0x8f0>
 8006896:	4a32      	ldr	r2, [pc, #200]	; (8006960 <_strtod_l+0x968>)
 8006898:	4293      	cmp	r3, r2
 800689a:	d128      	bne.n	80068ee <_strtod_l+0x8f6>
 800689c:	9b04      	ldr	r3, [sp, #16]
 800689e:	4651      	mov	r1, sl
 80068a0:	b1eb      	cbz	r3, 80068de <_strtod_l+0x8e6>
 80068a2:	4b2d      	ldr	r3, [pc, #180]	; (8006958 <_strtod_l+0x960>)
 80068a4:	403b      	ands	r3, r7
 80068a6:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 80068aa:	f04f 32ff 	mov.w	r2, #4294967295
 80068ae:	d819      	bhi.n	80068e4 <_strtod_l+0x8ec>
 80068b0:	0d1b      	lsrs	r3, r3, #20
 80068b2:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80068b6:	fa02 f303 	lsl.w	r3, r2, r3
 80068ba:	4299      	cmp	r1, r3
 80068bc:	d117      	bne.n	80068ee <_strtod_l+0x8f6>
 80068be:	4b29      	ldr	r3, [pc, #164]	; (8006964 <_strtod_l+0x96c>)
 80068c0:	429f      	cmp	r7, r3
 80068c2:	d102      	bne.n	80068ca <_strtod_l+0x8d2>
 80068c4:	3101      	adds	r1, #1
 80068c6:	f43f addf 	beq.w	8006488 <_strtod_l+0x490>
 80068ca:	4b23      	ldr	r3, [pc, #140]	; (8006958 <_strtod_l+0x960>)
 80068cc:	403b      	ands	r3, r7
 80068ce:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 80068d2:	f04f 0a00 	mov.w	sl, #0
 80068d6:	9b04      	ldr	r3, [sp, #16]
 80068d8:	2b00      	cmp	r3, #0
 80068da:	d1a4      	bne.n	8006826 <_strtod_l+0x82e>
 80068dc:	e5de      	b.n	800649c <_strtod_l+0x4a4>
 80068de:	f04f 33ff 	mov.w	r3, #4294967295
 80068e2:	e7ea      	b.n	80068ba <_strtod_l+0x8c2>
 80068e4:	4613      	mov	r3, r2
 80068e6:	e7e8      	b.n	80068ba <_strtod_l+0x8c2>
 80068e8:	ea53 030a 	orrs.w	r3, r3, sl
 80068ec:	d08c      	beq.n	8006808 <_strtod_l+0x810>
 80068ee:	9b08      	ldr	r3, [sp, #32]
 80068f0:	b1db      	cbz	r3, 800692a <_strtod_l+0x932>
 80068f2:	423b      	tst	r3, r7
 80068f4:	d0ef      	beq.n	80068d6 <_strtod_l+0x8de>
 80068f6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80068f8:	9a04      	ldr	r2, [sp, #16]
 80068fa:	4650      	mov	r0, sl
 80068fc:	4659      	mov	r1, fp
 80068fe:	b1c3      	cbz	r3, 8006932 <_strtod_l+0x93a>
 8006900:	f7ff fb5e 	bl	8005fc0 <sulp>
 8006904:	4602      	mov	r2, r0
 8006906:	460b      	mov	r3, r1
 8006908:	ec51 0b18 	vmov	r0, r1, d8
 800690c:	f7f9 fcce 	bl	80002ac <__adddf3>
 8006910:	4682      	mov	sl, r0
 8006912:	468b      	mov	fp, r1
 8006914:	e7df      	b.n	80068d6 <_strtod_l+0x8de>
 8006916:	4013      	ands	r3, r2
 8006918:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800691c:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8006920:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8006924:	f04f 3aff 	mov.w	sl, #4294967295
 8006928:	e7d5      	b.n	80068d6 <_strtod_l+0x8de>
 800692a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800692c:	ea13 0f0a 	tst.w	r3, sl
 8006930:	e7e0      	b.n	80068f4 <_strtod_l+0x8fc>
 8006932:	f7ff fb45 	bl	8005fc0 <sulp>
 8006936:	4602      	mov	r2, r0
 8006938:	460b      	mov	r3, r1
 800693a:	ec51 0b18 	vmov	r0, r1, d8
 800693e:	f7f9 fcb3 	bl	80002a8 <__aeabi_dsub>
 8006942:	2200      	movs	r2, #0
 8006944:	2300      	movs	r3, #0
 8006946:	4682      	mov	sl, r0
 8006948:	468b      	mov	fp, r1
 800694a:	f7fa f8cd 	bl	8000ae8 <__aeabi_dcmpeq>
 800694e:	2800      	cmp	r0, #0
 8006950:	d0c1      	beq.n	80068d6 <_strtod_l+0x8de>
 8006952:	e611      	b.n	8006578 <_strtod_l+0x580>
 8006954:	fffffc02 	.word	0xfffffc02
 8006958:	7ff00000 	.word	0x7ff00000
 800695c:	39500000 	.word	0x39500000
 8006960:	000fffff 	.word	0x000fffff
 8006964:	7fefffff 	.word	0x7fefffff
 8006968:	08009de8 	.word	0x08009de8
 800696c:	4631      	mov	r1, r6
 800696e:	4628      	mov	r0, r5
 8006970:	f002 fb10 	bl	8008f94 <__ratio>
 8006974:	ec59 8b10 	vmov	r8, r9, d0
 8006978:	ee10 0a10 	vmov	r0, s0
 800697c:	2200      	movs	r2, #0
 800697e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8006982:	4649      	mov	r1, r9
 8006984:	f7fa f8c4 	bl	8000b10 <__aeabi_dcmple>
 8006988:	2800      	cmp	r0, #0
 800698a:	d07a      	beq.n	8006a82 <_strtod_l+0xa8a>
 800698c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800698e:	2b00      	cmp	r3, #0
 8006990:	d04a      	beq.n	8006a28 <_strtod_l+0xa30>
 8006992:	4b95      	ldr	r3, [pc, #596]	; (8006be8 <_strtod_l+0xbf0>)
 8006994:	2200      	movs	r2, #0
 8006996:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800699a:	f8df 924c 	ldr.w	r9, [pc, #588]	; 8006be8 <_strtod_l+0xbf0>
 800699e:	f04f 0800 	mov.w	r8, #0
 80069a2:	4b92      	ldr	r3, [pc, #584]	; (8006bec <_strtod_l+0xbf4>)
 80069a4:	403b      	ands	r3, r7
 80069a6:	930d      	str	r3, [sp, #52]	; 0x34
 80069a8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80069aa:	4b91      	ldr	r3, [pc, #580]	; (8006bf0 <_strtod_l+0xbf8>)
 80069ac:	429a      	cmp	r2, r3
 80069ae:	f040 80b0 	bne.w	8006b12 <_strtod_l+0xb1a>
 80069b2:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80069b6:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 80069ba:	ec4b ab10 	vmov	d0, sl, fp
 80069be:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80069c2:	f002 fa0f 	bl	8008de4 <__ulp>
 80069c6:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80069ca:	ec53 2b10 	vmov	r2, r3, d0
 80069ce:	f7f9 fe23 	bl	8000618 <__aeabi_dmul>
 80069d2:	4652      	mov	r2, sl
 80069d4:	465b      	mov	r3, fp
 80069d6:	f7f9 fc69 	bl	80002ac <__adddf3>
 80069da:	460b      	mov	r3, r1
 80069dc:	4983      	ldr	r1, [pc, #524]	; (8006bec <_strtod_l+0xbf4>)
 80069de:	4a85      	ldr	r2, [pc, #532]	; (8006bf4 <_strtod_l+0xbfc>)
 80069e0:	4019      	ands	r1, r3
 80069e2:	4291      	cmp	r1, r2
 80069e4:	4682      	mov	sl, r0
 80069e6:	d960      	bls.n	8006aaa <_strtod_l+0xab2>
 80069e8:	ee18 3a90 	vmov	r3, s17
 80069ec:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 80069f0:	4293      	cmp	r3, r2
 80069f2:	d104      	bne.n	80069fe <_strtod_l+0xa06>
 80069f4:	ee18 3a10 	vmov	r3, s16
 80069f8:	3301      	adds	r3, #1
 80069fa:	f43f ad45 	beq.w	8006488 <_strtod_l+0x490>
 80069fe:	f8df b200 	ldr.w	fp, [pc, #512]	; 8006c00 <_strtod_l+0xc08>
 8006a02:	f04f 3aff 	mov.w	sl, #4294967295
 8006a06:	9918      	ldr	r1, [sp, #96]	; 0x60
 8006a08:	4620      	mov	r0, r4
 8006a0a:	f001 feb9 	bl	8008780 <_Bfree>
 8006a0e:	9905      	ldr	r1, [sp, #20]
 8006a10:	4620      	mov	r0, r4
 8006a12:	f001 feb5 	bl	8008780 <_Bfree>
 8006a16:	4631      	mov	r1, r6
 8006a18:	4620      	mov	r0, r4
 8006a1a:	f001 feb1 	bl	8008780 <_Bfree>
 8006a1e:	4629      	mov	r1, r5
 8006a20:	4620      	mov	r0, r4
 8006a22:	f001 fead 	bl	8008780 <_Bfree>
 8006a26:	e61a      	b.n	800665e <_strtod_l+0x666>
 8006a28:	f1ba 0f00 	cmp.w	sl, #0
 8006a2c:	d11b      	bne.n	8006a66 <_strtod_l+0xa6e>
 8006a2e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006a32:	b9f3      	cbnz	r3, 8006a72 <_strtod_l+0xa7a>
 8006a34:	4b6c      	ldr	r3, [pc, #432]	; (8006be8 <_strtod_l+0xbf0>)
 8006a36:	2200      	movs	r2, #0
 8006a38:	4640      	mov	r0, r8
 8006a3a:	4649      	mov	r1, r9
 8006a3c:	f7fa f85e 	bl	8000afc <__aeabi_dcmplt>
 8006a40:	b9d0      	cbnz	r0, 8006a78 <_strtod_l+0xa80>
 8006a42:	4640      	mov	r0, r8
 8006a44:	4649      	mov	r1, r9
 8006a46:	4b6c      	ldr	r3, [pc, #432]	; (8006bf8 <_strtod_l+0xc00>)
 8006a48:	2200      	movs	r2, #0
 8006a4a:	f7f9 fde5 	bl	8000618 <__aeabi_dmul>
 8006a4e:	4680      	mov	r8, r0
 8006a50:	4689      	mov	r9, r1
 8006a52:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8006a56:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 8006a5a:	9315      	str	r3, [sp, #84]	; 0x54
 8006a5c:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8006a60:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8006a64:	e79d      	b.n	80069a2 <_strtod_l+0x9aa>
 8006a66:	f1ba 0f01 	cmp.w	sl, #1
 8006a6a:	d102      	bne.n	8006a72 <_strtod_l+0xa7a>
 8006a6c:	2f00      	cmp	r7, #0
 8006a6e:	f43f ad83 	beq.w	8006578 <_strtod_l+0x580>
 8006a72:	4b62      	ldr	r3, [pc, #392]	; (8006bfc <_strtod_l+0xc04>)
 8006a74:	2200      	movs	r2, #0
 8006a76:	e78e      	b.n	8006996 <_strtod_l+0x99e>
 8006a78:	f8df 917c 	ldr.w	r9, [pc, #380]	; 8006bf8 <_strtod_l+0xc00>
 8006a7c:	f04f 0800 	mov.w	r8, #0
 8006a80:	e7e7      	b.n	8006a52 <_strtod_l+0xa5a>
 8006a82:	4b5d      	ldr	r3, [pc, #372]	; (8006bf8 <_strtod_l+0xc00>)
 8006a84:	4640      	mov	r0, r8
 8006a86:	4649      	mov	r1, r9
 8006a88:	2200      	movs	r2, #0
 8006a8a:	f7f9 fdc5 	bl	8000618 <__aeabi_dmul>
 8006a8e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006a90:	4680      	mov	r8, r0
 8006a92:	4689      	mov	r9, r1
 8006a94:	b933      	cbnz	r3, 8006aa4 <_strtod_l+0xaac>
 8006a96:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8006a9a:	900e      	str	r0, [sp, #56]	; 0x38
 8006a9c:	930f      	str	r3, [sp, #60]	; 0x3c
 8006a9e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8006aa2:	e7dd      	b.n	8006a60 <_strtod_l+0xa68>
 8006aa4:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 8006aa8:	e7f9      	b.n	8006a9e <_strtod_l+0xaa6>
 8006aaa:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 8006aae:	9b04      	ldr	r3, [sp, #16]
 8006ab0:	2b00      	cmp	r3, #0
 8006ab2:	d1a8      	bne.n	8006a06 <_strtod_l+0xa0e>
 8006ab4:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8006ab8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006aba:	0d1b      	lsrs	r3, r3, #20
 8006abc:	051b      	lsls	r3, r3, #20
 8006abe:	429a      	cmp	r2, r3
 8006ac0:	d1a1      	bne.n	8006a06 <_strtod_l+0xa0e>
 8006ac2:	4640      	mov	r0, r8
 8006ac4:	4649      	mov	r1, r9
 8006ac6:	f7fa f907 	bl	8000cd8 <__aeabi_d2lz>
 8006aca:	f7f9 fd77 	bl	80005bc <__aeabi_l2d>
 8006ace:	4602      	mov	r2, r0
 8006ad0:	460b      	mov	r3, r1
 8006ad2:	4640      	mov	r0, r8
 8006ad4:	4649      	mov	r1, r9
 8006ad6:	f7f9 fbe7 	bl	80002a8 <__aeabi_dsub>
 8006ada:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006adc:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006ae0:	ea43 030a 	orr.w	r3, r3, sl
 8006ae4:	4313      	orrs	r3, r2
 8006ae6:	4680      	mov	r8, r0
 8006ae8:	4689      	mov	r9, r1
 8006aea:	d055      	beq.n	8006b98 <_strtod_l+0xba0>
 8006aec:	a336      	add	r3, pc, #216	; (adr r3, 8006bc8 <_strtod_l+0xbd0>)
 8006aee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006af2:	f7fa f803 	bl	8000afc <__aeabi_dcmplt>
 8006af6:	2800      	cmp	r0, #0
 8006af8:	f47f acd0 	bne.w	800649c <_strtod_l+0x4a4>
 8006afc:	a334      	add	r3, pc, #208	; (adr r3, 8006bd0 <_strtod_l+0xbd8>)
 8006afe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b02:	4640      	mov	r0, r8
 8006b04:	4649      	mov	r1, r9
 8006b06:	f7fa f817 	bl	8000b38 <__aeabi_dcmpgt>
 8006b0a:	2800      	cmp	r0, #0
 8006b0c:	f43f af7b 	beq.w	8006a06 <_strtod_l+0xa0e>
 8006b10:	e4c4      	b.n	800649c <_strtod_l+0x4a4>
 8006b12:	9b04      	ldr	r3, [sp, #16]
 8006b14:	b333      	cbz	r3, 8006b64 <_strtod_l+0xb6c>
 8006b16:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006b18:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8006b1c:	d822      	bhi.n	8006b64 <_strtod_l+0xb6c>
 8006b1e:	a32e      	add	r3, pc, #184	; (adr r3, 8006bd8 <_strtod_l+0xbe0>)
 8006b20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b24:	4640      	mov	r0, r8
 8006b26:	4649      	mov	r1, r9
 8006b28:	f7f9 fff2 	bl	8000b10 <__aeabi_dcmple>
 8006b2c:	b1a0      	cbz	r0, 8006b58 <_strtod_l+0xb60>
 8006b2e:	4649      	mov	r1, r9
 8006b30:	4640      	mov	r0, r8
 8006b32:	f7fa f849 	bl	8000bc8 <__aeabi_d2uiz>
 8006b36:	2801      	cmp	r0, #1
 8006b38:	bf38      	it	cc
 8006b3a:	2001      	movcc	r0, #1
 8006b3c:	f7f9 fcf2 	bl	8000524 <__aeabi_ui2d>
 8006b40:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006b42:	4680      	mov	r8, r0
 8006b44:	4689      	mov	r9, r1
 8006b46:	bb23      	cbnz	r3, 8006b92 <_strtod_l+0xb9a>
 8006b48:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8006b4c:	9010      	str	r0, [sp, #64]	; 0x40
 8006b4e:	9311      	str	r3, [sp, #68]	; 0x44
 8006b50:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8006b54:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8006b58:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006b5a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006b5c:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8006b60:	1a9b      	subs	r3, r3, r2
 8006b62:	9309      	str	r3, [sp, #36]	; 0x24
 8006b64:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8006b68:	eeb0 0a48 	vmov.f32	s0, s16
 8006b6c:	eef0 0a68 	vmov.f32	s1, s17
 8006b70:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8006b74:	f002 f936 	bl	8008de4 <__ulp>
 8006b78:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8006b7c:	ec53 2b10 	vmov	r2, r3, d0
 8006b80:	f7f9 fd4a 	bl	8000618 <__aeabi_dmul>
 8006b84:	ec53 2b18 	vmov	r2, r3, d8
 8006b88:	f7f9 fb90 	bl	80002ac <__adddf3>
 8006b8c:	4682      	mov	sl, r0
 8006b8e:	468b      	mov	fp, r1
 8006b90:	e78d      	b.n	8006aae <_strtod_l+0xab6>
 8006b92:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 8006b96:	e7db      	b.n	8006b50 <_strtod_l+0xb58>
 8006b98:	a311      	add	r3, pc, #68	; (adr r3, 8006be0 <_strtod_l+0xbe8>)
 8006b9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b9e:	f7f9 ffad 	bl	8000afc <__aeabi_dcmplt>
 8006ba2:	e7b2      	b.n	8006b0a <_strtod_l+0xb12>
 8006ba4:	2300      	movs	r3, #0
 8006ba6:	930a      	str	r3, [sp, #40]	; 0x28
 8006ba8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8006baa:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006bac:	6013      	str	r3, [r2, #0]
 8006bae:	f7ff ba6b 	b.w	8006088 <_strtod_l+0x90>
 8006bb2:	2a65      	cmp	r2, #101	; 0x65
 8006bb4:	f43f ab5f 	beq.w	8006276 <_strtod_l+0x27e>
 8006bb8:	2a45      	cmp	r2, #69	; 0x45
 8006bba:	f43f ab5c 	beq.w	8006276 <_strtod_l+0x27e>
 8006bbe:	2301      	movs	r3, #1
 8006bc0:	f7ff bb94 	b.w	80062ec <_strtod_l+0x2f4>
 8006bc4:	f3af 8000 	nop.w
 8006bc8:	94a03595 	.word	0x94a03595
 8006bcc:	3fdfffff 	.word	0x3fdfffff
 8006bd0:	35afe535 	.word	0x35afe535
 8006bd4:	3fe00000 	.word	0x3fe00000
 8006bd8:	ffc00000 	.word	0xffc00000
 8006bdc:	41dfffff 	.word	0x41dfffff
 8006be0:	94a03595 	.word	0x94a03595
 8006be4:	3fcfffff 	.word	0x3fcfffff
 8006be8:	3ff00000 	.word	0x3ff00000
 8006bec:	7ff00000 	.word	0x7ff00000
 8006bf0:	7fe00000 	.word	0x7fe00000
 8006bf4:	7c9fffff 	.word	0x7c9fffff
 8006bf8:	3fe00000 	.word	0x3fe00000
 8006bfc:	bff00000 	.word	0xbff00000
 8006c00:	7fefffff 	.word	0x7fefffff

08006c04 <_strtod_r>:
 8006c04:	4b01      	ldr	r3, [pc, #4]	; (8006c0c <_strtod_r+0x8>)
 8006c06:	f7ff b9f7 	b.w	8005ff8 <_strtod_l>
 8006c0a:	bf00      	nop
 8006c0c:	20000074 	.word	0x20000074

08006c10 <_strtol_l.constprop.0>:
 8006c10:	2b01      	cmp	r3, #1
 8006c12:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006c16:	d001      	beq.n	8006c1c <_strtol_l.constprop.0+0xc>
 8006c18:	2b24      	cmp	r3, #36	; 0x24
 8006c1a:	d906      	bls.n	8006c2a <_strtol_l.constprop.0+0x1a>
 8006c1c:	f7fe fa70 	bl	8005100 <__errno>
 8006c20:	2316      	movs	r3, #22
 8006c22:	6003      	str	r3, [r0, #0]
 8006c24:	2000      	movs	r0, #0
 8006c26:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006c2a:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8006d10 <_strtol_l.constprop.0+0x100>
 8006c2e:	460d      	mov	r5, r1
 8006c30:	462e      	mov	r6, r5
 8006c32:	f815 4b01 	ldrb.w	r4, [r5], #1
 8006c36:	f814 700c 	ldrb.w	r7, [r4, ip]
 8006c3a:	f017 0708 	ands.w	r7, r7, #8
 8006c3e:	d1f7      	bne.n	8006c30 <_strtol_l.constprop.0+0x20>
 8006c40:	2c2d      	cmp	r4, #45	; 0x2d
 8006c42:	d132      	bne.n	8006caa <_strtol_l.constprop.0+0x9a>
 8006c44:	782c      	ldrb	r4, [r5, #0]
 8006c46:	2701      	movs	r7, #1
 8006c48:	1cb5      	adds	r5, r6, #2
 8006c4a:	2b00      	cmp	r3, #0
 8006c4c:	d05b      	beq.n	8006d06 <_strtol_l.constprop.0+0xf6>
 8006c4e:	2b10      	cmp	r3, #16
 8006c50:	d109      	bne.n	8006c66 <_strtol_l.constprop.0+0x56>
 8006c52:	2c30      	cmp	r4, #48	; 0x30
 8006c54:	d107      	bne.n	8006c66 <_strtol_l.constprop.0+0x56>
 8006c56:	782c      	ldrb	r4, [r5, #0]
 8006c58:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8006c5c:	2c58      	cmp	r4, #88	; 0x58
 8006c5e:	d14d      	bne.n	8006cfc <_strtol_l.constprop.0+0xec>
 8006c60:	786c      	ldrb	r4, [r5, #1]
 8006c62:	2310      	movs	r3, #16
 8006c64:	3502      	adds	r5, #2
 8006c66:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8006c6a:	f108 38ff 	add.w	r8, r8, #4294967295
 8006c6e:	f04f 0c00 	mov.w	ip, #0
 8006c72:	fbb8 f9f3 	udiv	r9, r8, r3
 8006c76:	4666      	mov	r6, ip
 8006c78:	fb03 8a19 	mls	sl, r3, r9, r8
 8006c7c:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 8006c80:	f1be 0f09 	cmp.w	lr, #9
 8006c84:	d816      	bhi.n	8006cb4 <_strtol_l.constprop.0+0xa4>
 8006c86:	4674      	mov	r4, lr
 8006c88:	42a3      	cmp	r3, r4
 8006c8a:	dd24      	ble.n	8006cd6 <_strtol_l.constprop.0+0xc6>
 8006c8c:	f1bc 0f00 	cmp.w	ip, #0
 8006c90:	db1e      	blt.n	8006cd0 <_strtol_l.constprop.0+0xc0>
 8006c92:	45b1      	cmp	r9, r6
 8006c94:	d31c      	bcc.n	8006cd0 <_strtol_l.constprop.0+0xc0>
 8006c96:	d101      	bne.n	8006c9c <_strtol_l.constprop.0+0x8c>
 8006c98:	45a2      	cmp	sl, r4
 8006c9a:	db19      	blt.n	8006cd0 <_strtol_l.constprop.0+0xc0>
 8006c9c:	fb06 4603 	mla	r6, r6, r3, r4
 8006ca0:	f04f 0c01 	mov.w	ip, #1
 8006ca4:	f815 4b01 	ldrb.w	r4, [r5], #1
 8006ca8:	e7e8      	b.n	8006c7c <_strtol_l.constprop.0+0x6c>
 8006caa:	2c2b      	cmp	r4, #43	; 0x2b
 8006cac:	bf04      	itt	eq
 8006cae:	782c      	ldrbeq	r4, [r5, #0]
 8006cb0:	1cb5      	addeq	r5, r6, #2
 8006cb2:	e7ca      	b.n	8006c4a <_strtol_l.constprop.0+0x3a>
 8006cb4:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 8006cb8:	f1be 0f19 	cmp.w	lr, #25
 8006cbc:	d801      	bhi.n	8006cc2 <_strtol_l.constprop.0+0xb2>
 8006cbe:	3c37      	subs	r4, #55	; 0x37
 8006cc0:	e7e2      	b.n	8006c88 <_strtol_l.constprop.0+0x78>
 8006cc2:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 8006cc6:	f1be 0f19 	cmp.w	lr, #25
 8006cca:	d804      	bhi.n	8006cd6 <_strtol_l.constprop.0+0xc6>
 8006ccc:	3c57      	subs	r4, #87	; 0x57
 8006cce:	e7db      	b.n	8006c88 <_strtol_l.constprop.0+0x78>
 8006cd0:	f04f 3cff 	mov.w	ip, #4294967295
 8006cd4:	e7e6      	b.n	8006ca4 <_strtol_l.constprop.0+0x94>
 8006cd6:	f1bc 0f00 	cmp.w	ip, #0
 8006cda:	da05      	bge.n	8006ce8 <_strtol_l.constprop.0+0xd8>
 8006cdc:	2322      	movs	r3, #34	; 0x22
 8006cde:	6003      	str	r3, [r0, #0]
 8006ce0:	4646      	mov	r6, r8
 8006ce2:	b942      	cbnz	r2, 8006cf6 <_strtol_l.constprop.0+0xe6>
 8006ce4:	4630      	mov	r0, r6
 8006ce6:	e79e      	b.n	8006c26 <_strtol_l.constprop.0+0x16>
 8006ce8:	b107      	cbz	r7, 8006cec <_strtol_l.constprop.0+0xdc>
 8006cea:	4276      	negs	r6, r6
 8006cec:	2a00      	cmp	r2, #0
 8006cee:	d0f9      	beq.n	8006ce4 <_strtol_l.constprop.0+0xd4>
 8006cf0:	f1bc 0f00 	cmp.w	ip, #0
 8006cf4:	d000      	beq.n	8006cf8 <_strtol_l.constprop.0+0xe8>
 8006cf6:	1e69      	subs	r1, r5, #1
 8006cf8:	6011      	str	r1, [r2, #0]
 8006cfa:	e7f3      	b.n	8006ce4 <_strtol_l.constprop.0+0xd4>
 8006cfc:	2430      	movs	r4, #48	; 0x30
 8006cfe:	2b00      	cmp	r3, #0
 8006d00:	d1b1      	bne.n	8006c66 <_strtol_l.constprop.0+0x56>
 8006d02:	2308      	movs	r3, #8
 8006d04:	e7af      	b.n	8006c66 <_strtol_l.constprop.0+0x56>
 8006d06:	2c30      	cmp	r4, #48	; 0x30
 8006d08:	d0a5      	beq.n	8006c56 <_strtol_l.constprop.0+0x46>
 8006d0a:	230a      	movs	r3, #10
 8006d0c:	e7ab      	b.n	8006c66 <_strtol_l.constprop.0+0x56>
 8006d0e:	bf00      	nop
 8006d10:	08009e11 	.word	0x08009e11

08006d14 <_strtol_r>:
 8006d14:	f7ff bf7c 	b.w	8006c10 <_strtol_l.constprop.0>

08006d18 <__swbuf_r>:
 8006d18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006d1a:	460e      	mov	r6, r1
 8006d1c:	4614      	mov	r4, r2
 8006d1e:	4605      	mov	r5, r0
 8006d20:	b118      	cbz	r0, 8006d2a <__swbuf_r+0x12>
 8006d22:	6983      	ldr	r3, [r0, #24]
 8006d24:	b90b      	cbnz	r3, 8006d2a <__swbuf_r+0x12>
 8006d26:	f001 f84b 	bl	8007dc0 <__sinit>
 8006d2a:	4b21      	ldr	r3, [pc, #132]	; (8006db0 <__swbuf_r+0x98>)
 8006d2c:	429c      	cmp	r4, r3
 8006d2e:	d12b      	bne.n	8006d88 <__swbuf_r+0x70>
 8006d30:	686c      	ldr	r4, [r5, #4]
 8006d32:	69a3      	ldr	r3, [r4, #24]
 8006d34:	60a3      	str	r3, [r4, #8]
 8006d36:	89a3      	ldrh	r3, [r4, #12]
 8006d38:	071a      	lsls	r2, r3, #28
 8006d3a:	d52f      	bpl.n	8006d9c <__swbuf_r+0x84>
 8006d3c:	6923      	ldr	r3, [r4, #16]
 8006d3e:	b36b      	cbz	r3, 8006d9c <__swbuf_r+0x84>
 8006d40:	6923      	ldr	r3, [r4, #16]
 8006d42:	6820      	ldr	r0, [r4, #0]
 8006d44:	1ac0      	subs	r0, r0, r3
 8006d46:	6963      	ldr	r3, [r4, #20]
 8006d48:	b2f6      	uxtb	r6, r6
 8006d4a:	4283      	cmp	r3, r0
 8006d4c:	4637      	mov	r7, r6
 8006d4e:	dc04      	bgt.n	8006d5a <__swbuf_r+0x42>
 8006d50:	4621      	mov	r1, r4
 8006d52:	4628      	mov	r0, r5
 8006d54:	f000 ffa0 	bl	8007c98 <_fflush_r>
 8006d58:	bb30      	cbnz	r0, 8006da8 <__swbuf_r+0x90>
 8006d5a:	68a3      	ldr	r3, [r4, #8]
 8006d5c:	3b01      	subs	r3, #1
 8006d5e:	60a3      	str	r3, [r4, #8]
 8006d60:	6823      	ldr	r3, [r4, #0]
 8006d62:	1c5a      	adds	r2, r3, #1
 8006d64:	6022      	str	r2, [r4, #0]
 8006d66:	701e      	strb	r6, [r3, #0]
 8006d68:	6963      	ldr	r3, [r4, #20]
 8006d6a:	3001      	adds	r0, #1
 8006d6c:	4283      	cmp	r3, r0
 8006d6e:	d004      	beq.n	8006d7a <__swbuf_r+0x62>
 8006d70:	89a3      	ldrh	r3, [r4, #12]
 8006d72:	07db      	lsls	r3, r3, #31
 8006d74:	d506      	bpl.n	8006d84 <__swbuf_r+0x6c>
 8006d76:	2e0a      	cmp	r6, #10
 8006d78:	d104      	bne.n	8006d84 <__swbuf_r+0x6c>
 8006d7a:	4621      	mov	r1, r4
 8006d7c:	4628      	mov	r0, r5
 8006d7e:	f000 ff8b 	bl	8007c98 <_fflush_r>
 8006d82:	b988      	cbnz	r0, 8006da8 <__swbuf_r+0x90>
 8006d84:	4638      	mov	r0, r7
 8006d86:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006d88:	4b0a      	ldr	r3, [pc, #40]	; (8006db4 <__swbuf_r+0x9c>)
 8006d8a:	429c      	cmp	r4, r3
 8006d8c:	d101      	bne.n	8006d92 <__swbuf_r+0x7a>
 8006d8e:	68ac      	ldr	r4, [r5, #8]
 8006d90:	e7cf      	b.n	8006d32 <__swbuf_r+0x1a>
 8006d92:	4b09      	ldr	r3, [pc, #36]	; (8006db8 <__swbuf_r+0xa0>)
 8006d94:	429c      	cmp	r4, r3
 8006d96:	bf08      	it	eq
 8006d98:	68ec      	ldreq	r4, [r5, #12]
 8006d9a:	e7ca      	b.n	8006d32 <__swbuf_r+0x1a>
 8006d9c:	4621      	mov	r1, r4
 8006d9e:	4628      	mov	r0, r5
 8006da0:	f000 f80c 	bl	8006dbc <__swsetup_r>
 8006da4:	2800      	cmp	r0, #0
 8006da6:	d0cb      	beq.n	8006d40 <__swbuf_r+0x28>
 8006da8:	f04f 37ff 	mov.w	r7, #4294967295
 8006dac:	e7ea      	b.n	8006d84 <__swbuf_r+0x6c>
 8006dae:	bf00      	nop
 8006db0:	08009fc4 	.word	0x08009fc4
 8006db4:	08009fe4 	.word	0x08009fe4
 8006db8:	08009fa4 	.word	0x08009fa4

08006dbc <__swsetup_r>:
 8006dbc:	4b32      	ldr	r3, [pc, #200]	; (8006e88 <__swsetup_r+0xcc>)
 8006dbe:	b570      	push	{r4, r5, r6, lr}
 8006dc0:	681d      	ldr	r5, [r3, #0]
 8006dc2:	4606      	mov	r6, r0
 8006dc4:	460c      	mov	r4, r1
 8006dc6:	b125      	cbz	r5, 8006dd2 <__swsetup_r+0x16>
 8006dc8:	69ab      	ldr	r3, [r5, #24]
 8006dca:	b913      	cbnz	r3, 8006dd2 <__swsetup_r+0x16>
 8006dcc:	4628      	mov	r0, r5
 8006dce:	f000 fff7 	bl	8007dc0 <__sinit>
 8006dd2:	4b2e      	ldr	r3, [pc, #184]	; (8006e8c <__swsetup_r+0xd0>)
 8006dd4:	429c      	cmp	r4, r3
 8006dd6:	d10f      	bne.n	8006df8 <__swsetup_r+0x3c>
 8006dd8:	686c      	ldr	r4, [r5, #4]
 8006dda:	89a3      	ldrh	r3, [r4, #12]
 8006ddc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006de0:	0719      	lsls	r1, r3, #28
 8006de2:	d42c      	bmi.n	8006e3e <__swsetup_r+0x82>
 8006de4:	06dd      	lsls	r5, r3, #27
 8006de6:	d411      	bmi.n	8006e0c <__swsetup_r+0x50>
 8006de8:	2309      	movs	r3, #9
 8006dea:	6033      	str	r3, [r6, #0]
 8006dec:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8006df0:	81a3      	strh	r3, [r4, #12]
 8006df2:	f04f 30ff 	mov.w	r0, #4294967295
 8006df6:	e03e      	b.n	8006e76 <__swsetup_r+0xba>
 8006df8:	4b25      	ldr	r3, [pc, #148]	; (8006e90 <__swsetup_r+0xd4>)
 8006dfa:	429c      	cmp	r4, r3
 8006dfc:	d101      	bne.n	8006e02 <__swsetup_r+0x46>
 8006dfe:	68ac      	ldr	r4, [r5, #8]
 8006e00:	e7eb      	b.n	8006dda <__swsetup_r+0x1e>
 8006e02:	4b24      	ldr	r3, [pc, #144]	; (8006e94 <__swsetup_r+0xd8>)
 8006e04:	429c      	cmp	r4, r3
 8006e06:	bf08      	it	eq
 8006e08:	68ec      	ldreq	r4, [r5, #12]
 8006e0a:	e7e6      	b.n	8006dda <__swsetup_r+0x1e>
 8006e0c:	0758      	lsls	r0, r3, #29
 8006e0e:	d512      	bpl.n	8006e36 <__swsetup_r+0x7a>
 8006e10:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006e12:	b141      	cbz	r1, 8006e26 <__swsetup_r+0x6a>
 8006e14:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006e18:	4299      	cmp	r1, r3
 8006e1a:	d002      	beq.n	8006e22 <__swsetup_r+0x66>
 8006e1c:	4630      	mov	r0, r6
 8006e1e:	f002 f947 	bl	80090b0 <_free_r>
 8006e22:	2300      	movs	r3, #0
 8006e24:	6363      	str	r3, [r4, #52]	; 0x34
 8006e26:	89a3      	ldrh	r3, [r4, #12]
 8006e28:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8006e2c:	81a3      	strh	r3, [r4, #12]
 8006e2e:	2300      	movs	r3, #0
 8006e30:	6063      	str	r3, [r4, #4]
 8006e32:	6923      	ldr	r3, [r4, #16]
 8006e34:	6023      	str	r3, [r4, #0]
 8006e36:	89a3      	ldrh	r3, [r4, #12]
 8006e38:	f043 0308 	orr.w	r3, r3, #8
 8006e3c:	81a3      	strh	r3, [r4, #12]
 8006e3e:	6923      	ldr	r3, [r4, #16]
 8006e40:	b94b      	cbnz	r3, 8006e56 <__swsetup_r+0x9a>
 8006e42:	89a3      	ldrh	r3, [r4, #12]
 8006e44:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006e48:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006e4c:	d003      	beq.n	8006e56 <__swsetup_r+0x9a>
 8006e4e:	4621      	mov	r1, r4
 8006e50:	4630      	mov	r0, r6
 8006e52:	f001 fbed 	bl	8008630 <__smakebuf_r>
 8006e56:	89a0      	ldrh	r0, [r4, #12]
 8006e58:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006e5c:	f010 0301 	ands.w	r3, r0, #1
 8006e60:	d00a      	beq.n	8006e78 <__swsetup_r+0xbc>
 8006e62:	2300      	movs	r3, #0
 8006e64:	60a3      	str	r3, [r4, #8]
 8006e66:	6963      	ldr	r3, [r4, #20]
 8006e68:	425b      	negs	r3, r3
 8006e6a:	61a3      	str	r3, [r4, #24]
 8006e6c:	6923      	ldr	r3, [r4, #16]
 8006e6e:	b943      	cbnz	r3, 8006e82 <__swsetup_r+0xc6>
 8006e70:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8006e74:	d1ba      	bne.n	8006dec <__swsetup_r+0x30>
 8006e76:	bd70      	pop	{r4, r5, r6, pc}
 8006e78:	0781      	lsls	r1, r0, #30
 8006e7a:	bf58      	it	pl
 8006e7c:	6963      	ldrpl	r3, [r4, #20]
 8006e7e:	60a3      	str	r3, [r4, #8]
 8006e80:	e7f4      	b.n	8006e6c <__swsetup_r+0xb0>
 8006e82:	2000      	movs	r0, #0
 8006e84:	e7f7      	b.n	8006e76 <__swsetup_r+0xba>
 8006e86:	bf00      	nop
 8006e88:	2000000c 	.word	0x2000000c
 8006e8c:	08009fc4 	.word	0x08009fc4
 8006e90:	08009fe4 	.word	0x08009fe4
 8006e94:	08009fa4 	.word	0x08009fa4

08006e98 <quorem>:
 8006e98:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006e9c:	6903      	ldr	r3, [r0, #16]
 8006e9e:	690c      	ldr	r4, [r1, #16]
 8006ea0:	42a3      	cmp	r3, r4
 8006ea2:	4607      	mov	r7, r0
 8006ea4:	f2c0 8081 	blt.w	8006faa <quorem+0x112>
 8006ea8:	3c01      	subs	r4, #1
 8006eaa:	f101 0814 	add.w	r8, r1, #20
 8006eae:	f100 0514 	add.w	r5, r0, #20
 8006eb2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006eb6:	9301      	str	r3, [sp, #4]
 8006eb8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006ebc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006ec0:	3301      	adds	r3, #1
 8006ec2:	429a      	cmp	r2, r3
 8006ec4:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8006ec8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006ecc:	fbb2 f6f3 	udiv	r6, r2, r3
 8006ed0:	d331      	bcc.n	8006f36 <quorem+0x9e>
 8006ed2:	f04f 0e00 	mov.w	lr, #0
 8006ed6:	4640      	mov	r0, r8
 8006ed8:	46ac      	mov	ip, r5
 8006eda:	46f2      	mov	sl, lr
 8006edc:	f850 2b04 	ldr.w	r2, [r0], #4
 8006ee0:	b293      	uxth	r3, r2
 8006ee2:	fb06 e303 	mla	r3, r6, r3, lr
 8006ee6:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8006eea:	b29b      	uxth	r3, r3
 8006eec:	ebaa 0303 	sub.w	r3, sl, r3
 8006ef0:	f8dc a000 	ldr.w	sl, [ip]
 8006ef4:	0c12      	lsrs	r2, r2, #16
 8006ef6:	fa13 f38a 	uxtah	r3, r3, sl
 8006efa:	fb06 e202 	mla	r2, r6, r2, lr
 8006efe:	9300      	str	r3, [sp, #0]
 8006f00:	9b00      	ldr	r3, [sp, #0]
 8006f02:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8006f06:	b292      	uxth	r2, r2
 8006f08:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8006f0c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006f10:	f8bd 3000 	ldrh.w	r3, [sp]
 8006f14:	4581      	cmp	r9, r0
 8006f16:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006f1a:	f84c 3b04 	str.w	r3, [ip], #4
 8006f1e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8006f22:	d2db      	bcs.n	8006edc <quorem+0x44>
 8006f24:	f855 300b 	ldr.w	r3, [r5, fp]
 8006f28:	b92b      	cbnz	r3, 8006f36 <quorem+0x9e>
 8006f2a:	9b01      	ldr	r3, [sp, #4]
 8006f2c:	3b04      	subs	r3, #4
 8006f2e:	429d      	cmp	r5, r3
 8006f30:	461a      	mov	r2, r3
 8006f32:	d32e      	bcc.n	8006f92 <quorem+0xfa>
 8006f34:	613c      	str	r4, [r7, #16]
 8006f36:	4638      	mov	r0, r7
 8006f38:	f001 feae 	bl	8008c98 <__mcmp>
 8006f3c:	2800      	cmp	r0, #0
 8006f3e:	db24      	blt.n	8006f8a <quorem+0xf2>
 8006f40:	3601      	adds	r6, #1
 8006f42:	4628      	mov	r0, r5
 8006f44:	f04f 0c00 	mov.w	ip, #0
 8006f48:	f858 2b04 	ldr.w	r2, [r8], #4
 8006f4c:	f8d0 e000 	ldr.w	lr, [r0]
 8006f50:	b293      	uxth	r3, r2
 8006f52:	ebac 0303 	sub.w	r3, ip, r3
 8006f56:	0c12      	lsrs	r2, r2, #16
 8006f58:	fa13 f38e 	uxtah	r3, r3, lr
 8006f5c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8006f60:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006f64:	b29b      	uxth	r3, r3
 8006f66:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006f6a:	45c1      	cmp	r9, r8
 8006f6c:	f840 3b04 	str.w	r3, [r0], #4
 8006f70:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8006f74:	d2e8      	bcs.n	8006f48 <quorem+0xb0>
 8006f76:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006f7a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006f7e:	b922      	cbnz	r2, 8006f8a <quorem+0xf2>
 8006f80:	3b04      	subs	r3, #4
 8006f82:	429d      	cmp	r5, r3
 8006f84:	461a      	mov	r2, r3
 8006f86:	d30a      	bcc.n	8006f9e <quorem+0x106>
 8006f88:	613c      	str	r4, [r7, #16]
 8006f8a:	4630      	mov	r0, r6
 8006f8c:	b003      	add	sp, #12
 8006f8e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006f92:	6812      	ldr	r2, [r2, #0]
 8006f94:	3b04      	subs	r3, #4
 8006f96:	2a00      	cmp	r2, #0
 8006f98:	d1cc      	bne.n	8006f34 <quorem+0x9c>
 8006f9a:	3c01      	subs	r4, #1
 8006f9c:	e7c7      	b.n	8006f2e <quorem+0x96>
 8006f9e:	6812      	ldr	r2, [r2, #0]
 8006fa0:	3b04      	subs	r3, #4
 8006fa2:	2a00      	cmp	r2, #0
 8006fa4:	d1f0      	bne.n	8006f88 <quorem+0xf0>
 8006fa6:	3c01      	subs	r4, #1
 8006fa8:	e7eb      	b.n	8006f82 <quorem+0xea>
 8006faa:	2000      	movs	r0, #0
 8006fac:	e7ee      	b.n	8006f8c <quorem+0xf4>
	...

08006fb0 <_dtoa_r>:
 8006fb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006fb4:	ed2d 8b04 	vpush	{d8-d9}
 8006fb8:	ec57 6b10 	vmov	r6, r7, d0
 8006fbc:	b093      	sub	sp, #76	; 0x4c
 8006fbe:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8006fc0:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8006fc4:	9106      	str	r1, [sp, #24]
 8006fc6:	ee10 aa10 	vmov	sl, s0
 8006fca:	4604      	mov	r4, r0
 8006fcc:	9209      	str	r2, [sp, #36]	; 0x24
 8006fce:	930c      	str	r3, [sp, #48]	; 0x30
 8006fd0:	46bb      	mov	fp, r7
 8006fd2:	b975      	cbnz	r5, 8006ff2 <_dtoa_r+0x42>
 8006fd4:	2010      	movs	r0, #16
 8006fd6:	f001 fb6b 	bl	80086b0 <malloc>
 8006fda:	4602      	mov	r2, r0
 8006fdc:	6260      	str	r0, [r4, #36]	; 0x24
 8006fde:	b920      	cbnz	r0, 8006fea <_dtoa_r+0x3a>
 8006fe0:	4ba7      	ldr	r3, [pc, #668]	; (8007280 <_dtoa_r+0x2d0>)
 8006fe2:	21ea      	movs	r1, #234	; 0xea
 8006fe4:	48a7      	ldr	r0, [pc, #668]	; (8007284 <_dtoa_r+0x2d4>)
 8006fe6:	f002 fc89 	bl	80098fc <__assert_func>
 8006fea:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8006fee:	6005      	str	r5, [r0, #0]
 8006ff0:	60c5      	str	r5, [r0, #12]
 8006ff2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006ff4:	6819      	ldr	r1, [r3, #0]
 8006ff6:	b151      	cbz	r1, 800700e <_dtoa_r+0x5e>
 8006ff8:	685a      	ldr	r2, [r3, #4]
 8006ffa:	604a      	str	r2, [r1, #4]
 8006ffc:	2301      	movs	r3, #1
 8006ffe:	4093      	lsls	r3, r2
 8007000:	608b      	str	r3, [r1, #8]
 8007002:	4620      	mov	r0, r4
 8007004:	f001 fbbc 	bl	8008780 <_Bfree>
 8007008:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800700a:	2200      	movs	r2, #0
 800700c:	601a      	str	r2, [r3, #0]
 800700e:	1e3b      	subs	r3, r7, #0
 8007010:	bfaa      	itet	ge
 8007012:	2300      	movge	r3, #0
 8007014:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8007018:	f8c8 3000 	strge.w	r3, [r8]
 800701c:	4b9a      	ldr	r3, [pc, #616]	; (8007288 <_dtoa_r+0x2d8>)
 800701e:	bfbc      	itt	lt
 8007020:	2201      	movlt	r2, #1
 8007022:	f8c8 2000 	strlt.w	r2, [r8]
 8007026:	ea33 030b 	bics.w	r3, r3, fp
 800702a:	d11b      	bne.n	8007064 <_dtoa_r+0xb4>
 800702c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800702e:	f242 730f 	movw	r3, #9999	; 0x270f
 8007032:	6013      	str	r3, [r2, #0]
 8007034:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007038:	4333      	orrs	r3, r6
 800703a:	f000 8592 	beq.w	8007b62 <_dtoa_r+0xbb2>
 800703e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007040:	b963      	cbnz	r3, 800705c <_dtoa_r+0xac>
 8007042:	4b92      	ldr	r3, [pc, #584]	; (800728c <_dtoa_r+0x2dc>)
 8007044:	e022      	b.n	800708c <_dtoa_r+0xdc>
 8007046:	4b92      	ldr	r3, [pc, #584]	; (8007290 <_dtoa_r+0x2e0>)
 8007048:	9301      	str	r3, [sp, #4]
 800704a:	3308      	adds	r3, #8
 800704c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800704e:	6013      	str	r3, [r2, #0]
 8007050:	9801      	ldr	r0, [sp, #4]
 8007052:	b013      	add	sp, #76	; 0x4c
 8007054:	ecbd 8b04 	vpop	{d8-d9}
 8007058:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800705c:	4b8b      	ldr	r3, [pc, #556]	; (800728c <_dtoa_r+0x2dc>)
 800705e:	9301      	str	r3, [sp, #4]
 8007060:	3303      	adds	r3, #3
 8007062:	e7f3      	b.n	800704c <_dtoa_r+0x9c>
 8007064:	2200      	movs	r2, #0
 8007066:	2300      	movs	r3, #0
 8007068:	4650      	mov	r0, sl
 800706a:	4659      	mov	r1, fp
 800706c:	f7f9 fd3c 	bl	8000ae8 <__aeabi_dcmpeq>
 8007070:	ec4b ab19 	vmov	d9, sl, fp
 8007074:	4680      	mov	r8, r0
 8007076:	b158      	cbz	r0, 8007090 <_dtoa_r+0xe0>
 8007078:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800707a:	2301      	movs	r3, #1
 800707c:	6013      	str	r3, [r2, #0]
 800707e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007080:	2b00      	cmp	r3, #0
 8007082:	f000 856b 	beq.w	8007b5c <_dtoa_r+0xbac>
 8007086:	4883      	ldr	r0, [pc, #524]	; (8007294 <_dtoa_r+0x2e4>)
 8007088:	6018      	str	r0, [r3, #0]
 800708a:	1e43      	subs	r3, r0, #1
 800708c:	9301      	str	r3, [sp, #4]
 800708e:	e7df      	b.n	8007050 <_dtoa_r+0xa0>
 8007090:	ec4b ab10 	vmov	d0, sl, fp
 8007094:	aa10      	add	r2, sp, #64	; 0x40
 8007096:	a911      	add	r1, sp, #68	; 0x44
 8007098:	4620      	mov	r0, r4
 800709a:	f001 ff1f 	bl	8008edc <__d2b>
 800709e:	f3cb 550a 	ubfx	r5, fp, #20, #11
 80070a2:	ee08 0a10 	vmov	s16, r0
 80070a6:	2d00      	cmp	r5, #0
 80070a8:	f000 8084 	beq.w	80071b4 <_dtoa_r+0x204>
 80070ac:	ee19 3a90 	vmov	r3, s19
 80070b0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80070b4:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 80070b8:	4656      	mov	r6, sl
 80070ba:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 80070be:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80070c2:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 80070c6:	4b74      	ldr	r3, [pc, #464]	; (8007298 <_dtoa_r+0x2e8>)
 80070c8:	2200      	movs	r2, #0
 80070ca:	4630      	mov	r0, r6
 80070cc:	4639      	mov	r1, r7
 80070ce:	f7f9 f8eb 	bl	80002a8 <__aeabi_dsub>
 80070d2:	a365      	add	r3, pc, #404	; (adr r3, 8007268 <_dtoa_r+0x2b8>)
 80070d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070d8:	f7f9 fa9e 	bl	8000618 <__aeabi_dmul>
 80070dc:	a364      	add	r3, pc, #400	; (adr r3, 8007270 <_dtoa_r+0x2c0>)
 80070de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070e2:	f7f9 f8e3 	bl	80002ac <__adddf3>
 80070e6:	4606      	mov	r6, r0
 80070e8:	4628      	mov	r0, r5
 80070ea:	460f      	mov	r7, r1
 80070ec:	f7f9 fa2a 	bl	8000544 <__aeabi_i2d>
 80070f0:	a361      	add	r3, pc, #388	; (adr r3, 8007278 <_dtoa_r+0x2c8>)
 80070f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070f6:	f7f9 fa8f 	bl	8000618 <__aeabi_dmul>
 80070fa:	4602      	mov	r2, r0
 80070fc:	460b      	mov	r3, r1
 80070fe:	4630      	mov	r0, r6
 8007100:	4639      	mov	r1, r7
 8007102:	f7f9 f8d3 	bl	80002ac <__adddf3>
 8007106:	4606      	mov	r6, r0
 8007108:	460f      	mov	r7, r1
 800710a:	f7f9 fd35 	bl	8000b78 <__aeabi_d2iz>
 800710e:	2200      	movs	r2, #0
 8007110:	9000      	str	r0, [sp, #0]
 8007112:	2300      	movs	r3, #0
 8007114:	4630      	mov	r0, r6
 8007116:	4639      	mov	r1, r7
 8007118:	f7f9 fcf0 	bl	8000afc <__aeabi_dcmplt>
 800711c:	b150      	cbz	r0, 8007134 <_dtoa_r+0x184>
 800711e:	9800      	ldr	r0, [sp, #0]
 8007120:	f7f9 fa10 	bl	8000544 <__aeabi_i2d>
 8007124:	4632      	mov	r2, r6
 8007126:	463b      	mov	r3, r7
 8007128:	f7f9 fcde 	bl	8000ae8 <__aeabi_dcmpeq>
 800712c:	b910      	cbnz	r0, 8007134 <_dtoa_r+0x184>
 800712e:	9b00      	ldr	r3, [sp, #0]
 8007130:	3b01      	subs	r3, #1
 8007132:	9300      	str	r3, [sp, #0]
 8007134:	9b00      	ldr	r3, [sp, #0]
 8007136:	2b16      	cmp	r3, #22
 8007138:	d85a      	bhi.n	80071f0 <_dtoa_r+0x240>
 800713a:	9a00      	ldr	r2, [sp, #0]
 800713c:	4b57      	ldr	r3, [pc, #348]	; (800729c <_dtoa_r+0x2ec>)
 800713e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007142:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007146:	ec51 0b19 	vmov	r0, r1, d9
 800714a:	f7f9 fcd7 	bl	8000afc <__aeabi_dcmplt>
 800714e:	2800      	cmp	r0, #0
 8007150:	d050      	beq.n	80071f4 <_dtoa_r+0x244>
 8007152:	9b00      	ldr	r3, [sp, #0]
 8007154:	3b01      	subs	r3, #1
 8007156:	9300      	str	r3, [sp, #0]
 8007158:	2300      	movs	r3, #0
 800715a:	930b      	str	r3, [sp, #44]	; 0x2c
 800715c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800715e:	1b5d      	subs	r5, r3, r5
 8007160:	1e6b      	subs	r3, r5, #1
 8007162:	9305      	str	r3, [sp, #20]
 8007164:	bf45      	ittet	mi
 8007166:	f1c5 0301 	rsbmi	r3, r5, #1
 800716a:	9304      	strmi	r3, [sp, #16]
 800716c:	2300      	movpl	r3, #0
 800716e:	2300      	movmi	r3, #0
 8007170:	bf4c      	ite	mi
 8007172:	9305      	strmi	r3, [sp, #20]
 8007174:	9304      	strpl	r3, [sp, #16]
 8007176:	9b00      	ldr	r3, [sp, #0]
 8007178:	2b00      	cmp	r3, #0
 800717a:	db3d      	blt.n	80071f8 <_dtoa_r+0x248>
 800717c:	9b05      	ldr	r3, [sp, #20]
 800717e:	9a00      	ldr	r2, [sp, #0]
 8007180:	920a      	str	r2, [sp, #40]	; 0x28
 8007182:	4413      	add	r3, r2
 8007184:	9305      	str	r3, [sp, #20]
 8007186:	2300      	movs	r3, #0
 8007188:	9307      	str	r3, [sp, #28]
 800718a:	9b06      	ldr	r3, [sp, #24]
 800718c:	2b09      	cmp	r3, #9
 800718e:	f200 8089 	bhi.w	80072a4 <_dtoa_r+0x2f4>
 8007192:	2b05      	cmp	r3, #5
 8007194:	bfc4      	itt	gt
 8007196:	3b04      	subgt	r3, #4
 8007198:	9306      	strgt	r3, [sp, #24]
 800719a:	9b06      	ldr	r3, [sp, #24]
 800719c:	f1a3 0302 	sub.w	r3, r3, #2
 80071a0:	bfcc      	ite	gt
 80071a2:	2500      	movgt	r5, #0
 80071a4:	2501      	movle	r5, #1
 80071a6:	2b03      	cmp	r3, #3
 80071a8:	f200 8087 	bhi.w	80072ba <_dtoa_r+0x30a>
 80071ac:	e8df f003 	tbb	[pc, r3]
 80071b0:	59383a2d 	.word	0x59383a2d
 80071b4:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 80071b8:	441d      	add	r5, r3
 80071ba:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80071be:	2b20      	cmp	r3, #32
 80071c0:	bfc1      	itttt	gt
 80071c2:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80071c6:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 80071ca:	fa0b f303 	lslgt.w	r3, fp, r3
 80071ce:	fa26 f000 	lsrgt.w	r0, r6, r0
 80071d2:	bfda      	itte	le
 80071d4:	f1c3 0320 	rsble	r3, r3, #32
 80071d8:	fa06 f003 	lslle.w	r0, r6, r3
 80071dc:	4318      	orrgt	r0, r3
 80071de:	f7f9 f9a1 	bl	8000524 <__aeabi_ui2d>
 80071e2:	2301      	movs	r3, #1
 80071e4:	4606      	mov	r6, r0
 80071e6:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 80071ea:	3d01      	subs	r5, #1
 80071ec:	930e      	str	r3, [sp, #56]	; 0x38
 80071ee:	e76a      	b.n	80070c6 <_dtoa_r+0x116>
 80071f0:	2301      	movs	r3, #1
 80071f2:	e7b2      	b.n	800715a <_dtoa_r+0x1aa>
 80071f4:	900b      	str	r0, [sp, #44]	; 0x2c
 80071f6:	e7b1      	b.n	800715c <_dtoa_r+0x1ac>
 80071f8:	9b04      	ldr	r3, [sp, #16]
 80071fa:	9a00      	ldr	r2, [sp, #0]
 80071fc:	1a9b      	subs	r3, r3, r2
 80071fe:	9304      	str	r3, [sp, #16]
 8007200:	4253      	negs	r3, r2
 8007202:	9307      	str	r3, [sp, #28]
 8007204:	2300      	movs	r3, #0
 8007206:	930a      	str	r3, [sp, #40]	; 0x28
 8007208:	e7bf      	b.n	800718a <_dtoa_r+0x1da>
 800720a:	2300      	movs	r3, #0
 800720c:	9308      	str	r3, [sp, #32]
 800720e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007210:	2b00      	cmp	r3, #0
 8007212:	dc55      	bgt.n	80072c0 <_dtoa_r+0x310>
 8007214:	2301      	movs	r3, #1
 8007216:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800721a:	461a      	mov	r2, r3
 800721c:	9209      	str	r2, [sp, #36]	; 0x24
 800721e:	e00c      	b.n	800723a <_dtoa_r+0x28a>
 8007220:	2301      	movs	r3, #1
 8007222:	e7f3      	b.n	800720c <_dtoa_r+0x25c>
 8007224:	2300      	movs	r3, #0
 8007226:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007228:	9308      	str	r3, [sp, #32]
 800722a:	9b00      	ldr	r3, [sp, #0]
 800722c:	4413      	add	r3, r2
 800722e:	9302      	str	r3, [sp, #8]
 8007230:	3301      	adds	r3, #1
 8007232:	2b01      	cmp	r3, #1
 8007234:	9303      	str	r3, [sp, #12]
 8007236:	bfb8      	it	lt
 8007238:	2301      	movlt	r3, #1
 800723a:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800723c:	2200      	movs	r2, #0
 800723e:	6042      	str	r2, [r0, #4]
 8007240:	2204      	movs	r2, #4
 8007242:	f102 0614 	add.w	r6, r2, #20
 8007246:	429e      	cmp	r6, r3
 8007248:	6841      	ldr	r1, [r0, #4]
 800724a:	d93d      	bls.n	80072c8 <_dtoa_r+0x318>
 800724c:	4620      	mov	r0, r4
 800724e:	f001 fa57 	bl	8008700 <_Balloc>
 8007252:	9001      	str	r0, [sp, #4]
 8007254:	2800      	cmp	r0, #0
 8007256:	d13b      	bne.n	80072d0 <_dtoa_r+0x320>
 8007258:	4b11      	ldr	r3, [pc, #68]	; (80072a0 <_dtoa_r+0x2f0>)
 800725a:	4602      	mov	r2, r0
 800725c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8007260:	e6c0      	b.n	8006fe4 <_dtoa_r+0x34>
 8007262:	2301      	movs	r3, #1
 8007264:	e7df      	b.n	8007226 <_dtoa_r+0x276>
 8007266:	bf00      	nop
 8007268:	636f4361 	.word	0x636f4361
 800726c:	3fd287a7 	.word	0x3fd287a7
 8007270:	8b60c8b3 	.word	0x8b60c8b3
 8007274:	3fc68a28 	.word	0x3fc68a28
 8007278:	509f79fb 	.word	0x509f79fb
 800727c:	3fd34413 	.word	0x3fd34413
 8007280:	08009f1e 	.word	0x08009f1e
 8007284:	08009f35 	.word	0x08009f35
 8007288:	7ff00000 	.word	0x7ff00000
 800728c:	08009f1a 	.word	0x08009f1a
 8007290:	08009f11 	.word	0x08009f11
 8007294:	08009d95 	.word	0x08009d95
 8007298:	3ff80000 	.word	0x3ff80000
 800729c:	0800a108 	.word	0x0800a108
 80072a0:	08009f90 	.word	0x08009f90
 80072a4:	2501      	movs	r5, #1
 80072a6:	2300      	movs	r3, #0
 80072a8:	9306      	str	r3, [sp, #24]
 80072aa:	9508      	str	r5, [sp, #32]
 80072ac:	f04f 33ff 	mov.w	r3, #4294967295
 80072b0:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80072b4:	2200      	movs	r2, #0
 80072b6:	2312      	movs	r3, #18
 80072b8:	e7b0      	b.n	800721c <_dtoa_r+0x26c>
 80072ba:	2301      	movs	r3, #1
 80072bc:	9308      	str	r3, [sp, #32]
 80072be:	e7f5      	b.n	80072ac <_dtoa_r+0x2fc>
 80072c0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80072c2:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80072c6:	e7b8      	b.n	800723a <_dtoa_r+0x28a>
 80072c8:	3101      	adds	r1, #1
 80072ca:	6041      	str	r1, [r0, #4]
 80072cc:	0052      	lsls	r2, r2, #1
 80072ce:	e7b8      	b.n	8007242 <_dtoa_r+0x292>
 80072d0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80072d2:	9a01      	ldr	r2, [sp, #4]
 80072d4:	601a      	str	r2, [r3, #0]
 80072d6:	9b03      	ldr	r3, [sp, #12]
 80072d8:	2b0e      	cmp	r3, #14
 80072da:	f200 809d 	bhi.w	8007418 <_dtoa_r+0x468>
 80072de:	2d00      	cmp	r5, #0
 80072e0:	f000 809a 	beq.w	8007418 <_dtoa_r+0x468>
 80072e4:	9b00      	ldr	r3, [sp, #0]
 80072e6:	2b00      	cmp	r3, #0
 80072e8:	dd32      	ble.n	8007350 <_dtoa_r+0x3a0>
 80072ea:	4ab7      	ldr	r2, [pc, #732]	; (80075c8 <_dtoa_r+0x618>)
 80072ec:	f003 030f 	and.w	r3, r3, #15
 80072f0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80072f4:	e9d3 8900 	ldrd	r8, r9, [r3]
 80072f8:	9b00      	ldr	r3, [sp, #0]
 80072fa:	05d8      	lsls	r0, r3, #23
 80072fc:	ea4f 1723 	mov.w	r7, r3, asr #4
 8007300:	d516      	bpl.n	8007330 <_dtoa_r+0x380>
 8007302:	4bb2      	ldr	r3, [pc, #712]	; (80075cc <_dtoa_r+0x61c>)
 8007304:	ec51 0b19 	vmov	r0, r1, d9
 8007308:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800730c:	f7f9 faae 	bl	800086c <__aeabi_ddiv>
 8007310:	f007 070f 	and.w	r7, r7, #15
 8007314:	4682      	mov	sl, r0
 8007316:	468b      	mov	fp, r1
 8007318:	2503      	movs	r5, #3
 800731a:	4eac      	ldr	r6, [pc, #688]	; (80075cc <_dtoa_r+0x61c>)
 800731c:	b957      	cbnz	r7, 8007334 <_dtoa_r+0x384>
 800731e:	4642      	mov	r2, r8
 8007320:	464b      	mov	r3, r9
 8007322:	4650      	mov	r0, sl
 8007324:	4659      	mov	r1, fp
 8007326:	f7f9 faa1 	bl	800086c <__aeabi_ddiv>
 800732a:	4682      	mov	sl, r0
 800732c:	468b      	mov	fp, r1
 800732e:	e028      	b.n	8007382 <_dtoa_r+0x3d2>
 8007330:	2502      	movs	r5, #2
 8007332:	e7f2      	b.n	800731a <_dtoa_r+0x36a>
 8007334:	07f9      	lsls	r1, r7, #31
 8007336:	d508      	bpl.n	800734a <_dtoa_r+0x39a>
 8007338:	4640      	mov	r0, r8
 800733a:	4649      	mov	r1, r9
 800733c:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007340:	f7f9 f96a 	bl	8000618 <__aeabi_dmul>
 8007344:	3501      	adds	r5, #1
 8007346:	4680      	mov	r8, r0
 8007348:	4689      	mov	r9, r1
 800734a:	107f      	asrs	r7, r7, #1
 800734c:	3608      	adds	r6, #8
 800734e:	e7e5      	b.n	800731c <_dtoa_r+0x36c>
 8007350:	f000 809b 	beq.w	800748a <_dtoa_r+0x4da>
 8007354:	9b00      	ldr	r3, [sp, #0]
 8007356:	4f9d      	ldr	r7, [pc, #628]	; (80075cc <_dtoa_r+0x61c>)
 8007358:	425e      	negs	r6, r3
 800735a:	4b9b      	ldr	r3, [pc, #620]	; (80075c8 <_dtoa_r+0x618>)
 800735c:	f006 020f 	and.w	r2, r6, #15
 8007360:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007364:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007368:	ec51 0b19 	vmov	r0, r1, d9
 800736c:	f7f9 f954 	bl	8000618 <__aeabi_dmul>
 8007370:	1136      	asrs	r6, r6, #4
 8007372:	4682      	mov	sl, r0
 8007374:	468b      	mov	fp, r1
 8007376:	2300      	movs	r3, #0
 8007378:	2502      	movs	r5, #2
 800737a:	2e00      	cmp	r6, #0
 800737c:	d17a      	bne.n	8007474 <_dtoa_r+0x4c4>
 800737e:	2b00      	cmp	r3, #0
 8007380:	d1d3      	bne.n	800732a <_dtoa_r+0x37a>
 8007382:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007384:	2b00      	cmp	r3, #0
 8007386:	f000 8082 	beq.w	800748e <_dtoa_r+0x4de>
 800738a:	4b91      	ldr	r3, [pc, #580]	; (80075d0 <_dtoa_r+0x620>)
 800738c:	2200      	movs	r2, #0
 800738e:	4650      	mov	r0, sl
 8007390:	4659      	mov	r1, fp
 8007392:	f7f9 fbb3 	bl	8000afc <__aeabi_dcmplt>
 8007396:	2800      	cmp	r0, #0
 8007398:	d079      	beq.n	800748e <_dtoa_r+0x4de>
 800739a:	9b03      	ldr	r3, [sp, #12]
 800739c:	2b00      	cmp	r3, #0
 800739e:	d076      	beq.n	800748e <_dtoa_r+0x4de>
 80073a0:	9b02      	ldr	r3, [sp, #8]
 80073a2:	2b00      	cmp	r3, #0
 80073a4:	dd36      	ble.n	8007414 <_dtoa_r+0x464>
 80073a6:	9b00      	ldr	r3, [sp, #0]
 80073a8:	4650      	mov	r0, sl
 80073aa:	4659      	mov	r1, fp
 80073ac:	1e5f      	subs	r7, r3, #1
 80073ae:	2200      	movs	r2, #0
 80073b0:	4b88      	ldr	r3, [pc, #544]	; (80075d4 <_dtoa_r+0x624>)
 80073b2:	f7f9 f931 	bl	8000618 <__aeabi_dmul>
 80073b6:	9e02      	ldr	r6, [sp, #8]
 80073b8:	4682      	mov	sl, r0
 80073ba:	468b      	mov	fp, r1
 80073bc:	3501      	adds	r5, #1
 80073be:	4628      	mov	r0, r5
 80073c0:	f7f9 f8c0 	bl	8000544 <__aeabi_i2d>
 80073c4:	4652      	mov	r2, sl
 80073c6:	465b      	mov	r3, fp
 80073c8:	f7f9 f926 	bl	8000618 <__aeabi_dmul>
 80073cc:	4b82      	ldr	r3, [pc, #520]	; (80075d8 <_dtoa_r+0x628>)
 80073ce:	2200      	movs	r2, #0
 80073d0:	f7f8 ff6c 	bl	80002ac <__adddf3>
 80073d4:	46d0      	mov	r8, sl
 80073d6:	46d9      	mov	r9, fp
 80073d8:	4682      	mov	sl, r0
 80073da:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 80073de:	2e00      	cmp	r6, #0
 80073e0:	d158      	bne.n	8007494 <_dtoa_r+0x4e4>
 80073e2:	4b7e      	ldr	r3, [pc, #504]	; (80075dc <_dtoa_r+0x62c>)
 80073e4:	2200      	movs	r2, #0
 80073e6:	4640      	mov	r0, r8
 80073e8:	4649      	mov	r1, r9
 80073ea:	f7f8 ff5d 	bl	80002a8 <__aeabi_dsub>
 80073ee:	4652      	mov	r2, sl
 80073f0:	465b      	mov	r3, fp
 80073f2:	4680      	mov	r8, r0
 80073f4:	4689      	mov	r9, r1
 80073f6:	f7f9 fb9f 	bl	8000b38 <__aeabi_dcmpgt>
 80073fa:	2800      	cmp	r0, #0
 80073fc:	f040 8295 	bne.w	800792a <_dtoa_r+0x97a>
 8007400:	4652      	mov	r2, sl
 8007402:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8007406:	4640      	mov	r0, r8
 8007408:	4649      	mov	r1, r9
 800740a:	f7f9 fb77 	bl	8000afc <__aeabi_dcmplt>
 800740e:	2800      	cmp	r0, #0
 8007410:	f040 8289 	bne.w	8007926 <_dtoa_r+0x976>
 8007414:	ec5b ab19 	vmov	sl, fp, d9
 8007418:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800741a:	2b00      	cmp	r3, #0
 800741c:	f2c0 8148 	blt.w	80076b0 <_dtoa_r+0x700>
 8007420:	9a00      	ldr	r2, [sp, #0]
 8007422:	2a0e      	cmp	r2, #14
 8007424:	f300 8144 	bgt.w	80076b0 <_dtoa_r+0x700>
 8007428:	4b67      	ldr	r3, [pc, #412]	; (80075c8 <_dtoa_r+0x618>)
 800742a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800742e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007432:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007434:	2b00      	cmp	r3, #0
 8007436:	f280 80d5 	bge.w	80075e4 <_dtoa_r+0x634>
 800743a:	9b03      	ldr	r3, [sp, #12]
 800743c:	2b00      	cmp	r3, #0
 800743e:	f300 80d1 	bgt.w	80075e4 <_dtoa_r+0x634>
 8007442:	f040 826f 	bne.w	8007924 <_dtoa_r+0x974>
 8007446:	4b65      	ldr	r3, [pc, #404]	; (80075dc <_dtoa_r+0x62c>)
 8007448:	2200      	movs	r2, #0
 800744a:	4640      	mov	r0, r8
 800744c:	4649      	mov	r1, r9
 800744e:	f7f9 f8e3 	bl	8000618 <__aeabi_dmul>
 8007452:	4652      	mov	r2, sl
 8007454:	465b      	mov	r3, fp
 8007456:	f7f9 fb65 	bl	8000b24 <__aeabi_dcmpge>
 800745a:	9e03      	ldr	r6, [sp, #12]
 800745c:	4637      	mov	r7, r6
 800745e:	2800      	cmp	r0, #0
 8007460:	f040 8245 	bne.w	80078ee <_dtoa_r+0x93e>
 8007464:	9d01      	ldr	r5, [sp, #4]
 8007466:	2331      	movs	r3, #49	; 0x31
 8007468:	f805 3b01 	strb.w	r3, [r5], #1
 800746c:	9b00      	ldr	r3, [sp, #0]
 800746e:	3301      	adds	r3, #1
 8007470:	9300      	str	r3, [sp, #0]
 8007472:	e240      	b.n	80078f6 <_dtoa_r+0x946>
 8007474:	07f2      	lsls	r2, r6, #31
 8007476:	d505      	bpl.n	8007484 <_dtoa_r+0x4d4>
 8007478:	e9d7 2300 	ldrd	r2, r3, [r7]
 800747c:	f7f9 f8cc 	bl	8000618 <__aeabi_dmul>
 8007480:	3501      	adds	r5, #1
 8007482:	2301      	movs	r3, #1
 8007484:	1076      	asrs	r6, r6, #1
 8007486:	3708      	adds	r7, #8
 8007488:	e777      	b.n	800737a <_dtoa_r+0x3ca>
 800748a:	2502      	movs	r5, #2
 800748c:	e779      	b.n	8007382 <_dtoa_r+0x3d2>
 800748e:	9f00      	ldr	r7, [sp, #0]
 8007490:	9e03      	ldr	r6, [sp, #12]
 8007492:	e794      	b.n	80073be <_dtoa_r+0x40e>
 8007494:	9901      	ldr	r1, [sp, #4]
 8007496:	4b4c      	ldr	r3, [pc, #304]	; (80075c8 <_dtoa_r+0x618>)
 8007498:	4431      	add	r1, r6
 800749a:	910d      	str	r1, [sp, #52]	; 0x34
 800749c:	9908      	ldr	r1, [sp, #32]
 800749e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80074a2:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80074a6:	2900      	cmp	r1, #0
 80074a8:	d043      	beq.n	8007532 <_dtoa_r+0x582>
 80074aa:	494d      	ldr	r1, [pc, #308]	; (80075e0 <_dtoa_r+0x630>)
 80074ac:	2000      	movs	r0, #0
 80074ae:	f7f9 f9dd 	bl	800086c <__aeabi_ddiv>
 80074b2:	4652      	mov	r2, sl
 80074b4:	465b      	mov	r3, fp
 80074b6:	f7f8 fef7 	bl	80002a8 <__aeabi_dsub>
 80074ba:	9d01      	ldr	r5, [sp, #4]
 80074bc:	4682      	mov	sl, r0
 80074be:	468b      	mov	fp, r1
 80074c0:	4649      	mov	r1, r9
 80074c2:	4640      	mov	r0, r8
 80074c4:	f7f9 fb58 	bl	8000b78 <__aeabi_d2iz>
 80074c8:	4606      	mov	r6, r0
 80074ca:	f7f9 f83b 	bl	8000544 <__aeabi_i2d>
 80074ce:	4602      	mov	r2, r0
 80074d0:	460b      	mov	r3, r1
 80074d2:	4640      	mov	r0, r8
 80074d4:	4649      	mov	r1, r9
 80074d6:	f7f8 fee7 	bl	80002a8 <__aeabi_dsub>
 80074da:	3630      	adds	r6, #48	; 0x30
 80074dc:	f805 6b01 	strb.w	r6, [r5], #1
 80074e0:	4652      	mov	r2, sl
 80074e2:	465b      	mov	r3, fp
 80074e4:	4680      	mov	r8, r0
 80074e6:	4689      	mov	r9, r1
 80074e8:	f7f9 fb08 	bl	8000afc <__aeabi_dcmplt>
 80074ec:	2800      	cmp	r0, #0
 80074ee:	d163      	bne.n	80075b8 <_dtoa_r+0x608>
 80074f0:	4642      	mov	r2, r8
 80074f2:	464b      	mov	r3, r9
 80074f4:	4936      	ldr	r1, [pc, #216]	; (80075d0 <_dtoa_r+0x620>)
 80074f6:	2000      	movs	r0, #0
 80074f8:	f7f8 fed6 	bl	80002a8 <__aeabi_dsub>
 80074fc:	4652      	mov	r2, sl
 80074fe:	465b      	mov	r3, fp
 8007500:	f7f9 fafc 	bl	8000afc <__aeabi_dcmplt>
 8007504:	2800      	cmp	r0, #0
 8007506:	f040 80b5 	bne.w	8007674 <_dtoa_r+0x6c4>
 800750a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800750c:	429d      	cmp	r5, r3
 800750e:	d081      	beq.n	8007414 <_dtoa_r+0x464>
 8007510:	4b30      	ldr	r3, [pc, #192]	; (80075d4 <_dtoa_r+0x624>)
 8007512:	2200      	movs	r2, #0
 8007514:	4650      	mov	r0, sl
 8007516:	4659      	mov	r1, fp
 8007518:	f7f9 f87e 	bl	8000618 <__aeabi_dmul>
 800751c:	4b2d      	ldr	r3, [pc, #180]	; (80075d4 <_dtoa_r+0x624>)
 800751e:	4682      	mov	sl, r0
 8007520:	468b      	mov	fp, r1
 8007522:	4640      	mov	r0, r8
 8007524:	4649      	mov	r1, r9
 8007526:	2200      	movs	r2, #0
 8007528:	f7f9 f876 	bl	8000618 <__aeabi_dmul>
 800752c:	4680      	mov	r8, r0
 800752e:	4689      	mov	r9, r1
 8007530:	e7c6      	b.n	80074c0 <_dtoa_r+0x510>
 8007532:	4650      	mov	r0, sl
 8007534:	4659      	mov	r1, fp
 8007536:	f7f9 f86f 	bl	8000618 <__aeabi_dmul>
 800753a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800753c:	9d01      	ldr	r5, [sp, #4]
 800753e:	930f      	str	r3, [sp, #60]	; 0x3c
 8007540:	4682      	mov	sl, r0
 8007542:	468b      	mov	fp, r1
 8007544:	4649      	mov	r1, r9
 8007546:	4640      	mov	r0, r8
 8007548:	f7f9 fb16 	bl	8000b78 <__aeabi_d2iz>
 800754c:	4606      	mov	r6, r0
 800754e:	f7f8 fff9 	bl	8000544 <__aeabi_i2d>
 8007552:	3630      	adds	r6, #48	; 0x30
 8007554:	4602      	mov	r2, r0
 8007556:	460b      	mov	r3, r1
 8007558:	4640      	mov	r0, r8
 800755a:	4649      	mov	r1, r9
 800755c:	f7f8 fea4 	bl	80002a8 <__aeabi_dsub>
 8007560:	f805 6b01 	strb.w	r6, [r5], #1
 8007564:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007566:	429d      	cmp	r5, r3
 8007568:	4680      	mov	r8, r0
 800756a:	4689      	mov	r9, r1
 800756c:	f04f 0200 	mov.w	r2, #0
 8007570:	d124      	bne.n	80075bc <_dtoa_r+0x60c>
 8007572:	4b1b      	ldr	r3, [pc, #108]	; (80075e0 <_dtoa_r+0x630>)
 8007574:	4650      	mov	r0, sl
 8007576:	4659      	mov	r1, fp
 8007578:	f7f8 fe98 	bl	80002ac <__adddf3>
 800757c:	4602      	mov	r2, r0
 800757e:	460b      	mov	r3, r1
 8007580:	4640      	mov	r0, r8
 8007582:	4649      	mov	r1, r9
 8007584:	f7f9 fad8 	bl	8000b38 <__aeabi_dcmpgt>
 8007588:	2800      	cmp	r0, #0
 800758a:	d173      	bne.n	8007674 <_dtoa_r+0x6c4>
 800758c:	4652      	mov	r2, sl
 800758e:	465b      	mov	r3, fp
 8007590:	4913      	ldr	r1, [pc, #76]	; (80075e0 <_dtoa_r+0x630>)
 8007592:	2000      	movs	r0, #0
 8007594:	f7f8 fe88 	bl	80002a8 <__aeabi_dsub>
 8007598:	4602      	mov	r2, r0
 800759a:	460b      	mov	r3, r1
 800759c:	4640      	mov	r0, r8
 800759e:	4649      	mov	r1, r9
 80075a0:	f7f9 faac 	bl	8000afc <__aeabi_dcmplt>
 80075a4:	2800      	cmp	r0, #0
 80075a6:	f43f af35 	beq.w	8007414 <_dtoa_r+0x464>
 80075aa:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 80075ac:	1e6b      	subs	r3, r5, #1
 80075ae:	930f      	str	r3, [sp, #60]	; 0x3c
 80075b0:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80075b4:	2b30      	cmp	r3, #48	; 0x30
 80075b6:	d0f8      	beq.n	80075aa <_dtoa_r+0x5fa>
 80075b8:	9700      	str	r7, [sp, #0]
 80075ba:	e049      	b.n	8007650 <_dtoa_r+0x6a0>
 80075bc:	4b05      	ldr	r3, [pc, #20]	; (80075d4 <_dtoa_r+0x624>)
 80075be:	f7f9 f82b 	bl	8000618 <__aeabi_dmul>
 80075c2:	4680      	mov	r8, r0
 80075c4:	4689      	mov	r9, r1
 80075c6:	e7bd      	b.n	8007544 <_dtoa_r+0x594>
 80075c8:	0800a108 	.word	0x0800a108
 80075cc:	0800a0e0 	.word	0x0800a0e0
 80075d0:	3ff00000 	.word	0x3ff00000
 80075d4:	40240000 	.word	0x40240000
 80075d8:	401c0000 	.word	0x401c0000
 80075dc:	40140000 	.word	0x40140000
 80075e0:	3fe00000 	.word	0x3fe00000
 80075e4:	9d01      	ldr	r5, [sp, #4]
 80075e6:	4656      	mov	r6, sl
 80075e8:	465f      	mov	r7, fp
 80075ea:	4642      	mov	r2, r8
 80075ec:	464b      	mov	r3, r9
 80075ee:	4630      	mov	r0, r6
 80075f0:	4639      	mov	r1, r7
 80075f2:	f7f9 f93b 	bl	800086c <__aeabi_ddiv>
 80075f6:	f7f9 fabf 	bl	8000b78 <__aeabi_d2iz>
 80075fa:	4682      	mov	sl, r0
 80075fc:	f7f8 ffa2 	bl	8000544 <__aeabi_i2d>
 8007600:	4642      	mov	r2, r8
 8007602:	464b      	mov	r3, r9
 8007604:	f7f9 f808 	bl	8000618 <__aeabi_dmul>
 8007608:	4602      	mov	r2, r0
 800760a:	460b      	mov	r3, r1
 800760c:	4630      	mov	r0, r6
 800760e:	4639      	mov	r1, r7
 8007610:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8007614:	f7f8 fe48 	bl	80002a8 <__aeabi_dsub>
 8007618:	f805 6b01 	strb.w	r6, [r5], #1
 800761c:	9e01      	ldr	r6, [sp, #4]
 800761e:	9f03      	ldr	r7, [sp, #12]
 8007620:	1bae      	subs	r6, r5, r6
 8007622:	42b7      	cmp	r7, r6
 8007624:	4602      	mov	r2, r0
 8007626:	460b      	mov	r3, r1
 8007628:	d135      	bne.n	8007696 <_dtoa_r+0x6e6>
 800762a:	f7f8 fe3f 	bl	80002ac <__adddf3>
 800762e:	4642      	mov	r2, r8
 8007630:	464b      	mov	r3, r9
 8007632:	4606      	mov	r6, r0
 8007634:	460f      	mov	r7, r1
 8007636:	f7f9 fa7f 	bl	8000b38 <__aeabi_dcmpgt>
 800763a:	b9d0      	cbnz	r0, 8007672 <_dtoa_r+0x6c2>
 800763c:	4642      	mov	r2, r8
 800763e:	464b      	mov	r3, r9
 8007640:	4630      	mov	r0, r6
 8007642:	4639      	mov	r1, r7
 8007644:	f7f9 fa50 	bl	8000ae8 <__aeabi_dcmpeq>
 8007648:	b110      	cbz	r0, 8007650 <_dtoa_r+0x6a0>
 800764a:	f01a 0f01 	tst.w	sl, #1
 800764e:	d110      	bne.n	8007672 <_dtoa_r+0x6c2>
 8007650:	4620      	mov	r0, r4
 8007652:	ee18 1a10 	vmov	r1, s16
 8007656:	f001 f893 	bl	8008780 <_Bfree>
 800765a:	2300      	movs	r3, #0
 800765c:	9800      	ldr	r0, [sp, #0]
 800765e:	702b      	strb	r3, [r5, #0]
 8007660:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007662:	3001      	adds	r0, #1
 8007664:	6018      	str	r0, [r3, #0]
 8007666:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007668:	2b00      	cmp	r3, #0
 800766a:	f43f acf1 	beq.w	8007050 <_dtoa_r+0xa0>
 800766e:	601d      	str	r5, [r3, #0]
 8007670:	e4ee      	b.n	8007050 <_dtoa_r+0xa0>
 8007672:	9f00      	ldr	r7, [sp, #0]
 8007674:	462b      	mov	r3, r5
 8007676:	461d      	mov	r5, r3
 8007678:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800767c:	2a39      	cmp	r2, #57	; 0x39
 800767e:	d106      	bne.n	800768e <_dtoa_r+0x6de>
 8007680:	9a01      	ldr	r2, [sp, #4]
 8007682:	429a      	cmp	r2, r3
 8007684:	d1f7      	bne.n	8007676 <_dtoa_r+0x6c6>
 8007686:	9901      	ldr	r1, [sp, #4]
 8007688:	2230      	movs	r2, #48	; 0x30
 800768a:	3701      	adds	r7, #1
 800768c:	700a      	strb	r2, [r1, #0]
 800768e:	781a      	ldrb	r2, [r3, #0]
 8007690:	3201      	adds	r2, #1
 8007692:	701a      	strb	r2, [r3, #0]
 8007694:	e790      	b.n	80075b8 <_dtoa_r+0x608>
 8007696:	4ba6      	ldr	r3, [pc, #664]	; (8007930 <_dtoa_r+0x980>)
 8007698:	2200      	movs	r2, #0
 800769a:	f7f8 ffbd 	bl	8000618 <__aeabi_dmul>
 800769e:	2200      	movs	r2, #0
 80076a0:	2300      	movs	r3, #0
 80076a2:	4606      	mov	r6, r0
 80076a4:	460f      	mov	r7, r1
 80076a6:	f7f9 fa1f 	bl	8000ae8 <__aeabi_dcmpeq>
 80076aa:	2800      	cmp	r0, #0
 80076ac:	d09d      	beq.n	80075ea <_dtoa_r+0x63a>
 80076ae:	e7cf      	b.n	8007650 <_dtoa_r+0x6a0>
 80076b0:	9a08      	ldr	r2, [sp, #32]
 80076b2:	2a00      	cmp	r2, #0
 80076b4:	f000 80d7 	beq.w	8007866 <_dtoa_r+0x8b6>
 80076b8:	9a06      	ldr	r2, [sp, #24]
 80076ba:	2a01      	cmp	r2, #1
 80076bc:	f300 80ba 	bgt.w	8007834 <_dtoa_r+0x884>
 80076c0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80076c2:	2a00      	cmp	r2, #0
 80076c4:	f000 80b2 	beq.w	800782c <_dtoa_r+0x87c>
 80076c8:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80076cc:	9e07      	ldr	r6, [sp, #28]
 80076ce:	9d04      	ldr	r5, [sp, #16]
 80076d0:	9a04      	ldr	r2, [sp, #16]
 80076d2:	441a      	add	r2, r3
 80076d4:	9204      	str	r2, [sp, #16]
 80076d6:	9a05      	ldr	r2, [sp, #20]
 80076d8:	2101      	movs	r1, #1
 80076da:	441a      	add	r2, r3
 80076dc:	4620      	mov	r0, r4
 80076de:	9205      	str	r2, [sp, #20]
 80076e0:	f001 f950 	bl	8008984 <__i2b>
 80076e4:	4607      	mov	r7, r0
 80076e6:	2d00      	cmp	r5, #0
 80076e8:	dd0c      	ble.n	8007704 <_dtoa_r+0x754>
 80076ea:	9b05      	ldr	r3, [sp, #20]
 80076ec:	2b00      	cmp	r3, #0
 80076ee:	dd09      	ble.n	8007704 <_dtoa_r+0x754>
 80076f0:	42ab      	cmp	r3, r5
 80076f2:	9a04      	ldr	r2, [sp, #16]
 80076f4:	bfa8      	it	ge
 80076f6:	462b      	movge	r3, r5
 80076f8:	1ad2      	subs	r2, r2, r3
 80076fa:	9204      	str	r2, [sp, #16]
 80076fc:	9a05      	ldr	r2, [sp, #20]
 80076fe:	1aed      	subs	r5, r5, r3
 8007700:	1ad3      	subs	r3, r2, r3
 8007702:	9305      	str	r3, [sp, #20]
 8007704:	9b07      	ldr	r3, [sp, #28]
 8007706:	b31b      	cbz	r3, 8007750 <_dtoa_r+0x7a0>
 8007708:	9b08      	ldr	r3, [sp, #32]
 800770a:	2b00      	cmp	r3, #0
 800770c:	f000 80af 	beq.w	800786e <_dtoa_r+0x8be>
 8007710:	2e00      	cmp	r6, #0
 8007712:	dd13      	ble.n	800773c <_dtoa_r+0x78c>
 8007714:	4639      	mov	r1, r7
 8007716:	4632      	mov	r2, r6
 8007718:	4620      	mov	r0, r4
 800771a:	f001 f9f3 	bl	8008b04 <__pow5mult>
 800771e:	ee18 2a10 	vmov	r2, s16
 8007722:	4601      	mov	r1, r0
 8007724:	4607      	mov	r7, r0
 8007726:	4620      	mov	r0, r4
 8007728:	f001 f942 	bl	80089b0 <__multiply>
 800772c:	ee18 1a10 	vmov	r1, s16
 8007730:	4680      	mov	r8, r0
 8007732:	4620      	mov	r0, r4
 8007734:	f001 f824 	bl	8008780 <_Bfree>
 8007738:	ee08 8a10 	vmov	s16, r8
 800773c:	9b07      	ldr	r3, [sp, #28]
 800773e:	1b9a      	subs	r2, r3, r6
 8007740:	d006      	beq.n	8007750 <_dtoa_r+0x7a0>
 8007742:	ee18 1a10 	vmov	r1, s16
 8007746:	4620      	mov	r0, r4
 8007748:	f001 f9dc 	bl	8008b04 <__pow5mult>
 800774c:	ee08 0a10 	vmov	s16, r0
 8007750:	2101      	movs	r1, #1
 8007752:	4620      	mov	r0, r4
 8007754:	f001 f916 	bl	8008984 <__i2b>
 8007758:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800775a:	2b00      	cmp	r3, #0
 800775c:	4606      	mov	r6, r0
 800775e:	f340 8088 	ble.w	8007872 <_dtoa_r+0x8c2>
 8007762:	461a      	mov	r2, r3
 8007764:	4601      	mov	r1, r0
 8007766:	4620      	mov	r0, r4
 8007768:	f001 f9cc 	bl	8008b04 <__pow5mult>
 800776c:	9b06      	ldr	r3, [sp, #24]
 800776e:	2b01      	cmp	r3, #1
 8007770:	4606      	mov	r6, r0
 8007772:	f340 8081 	ble.w	8007878 <_dtoa_r+0x8c8>
 8007776:	f04f 0800 	mov.w	r8, #0
 800777a:	6933      	ldr	r3, [r6, #16]
 800777c:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8007780:	6918      	ldr	r0, [r3, #16]
 8007782:	f001 f8af 	bl	80088e4 <__hi0bits>
 8007786:	f1c0 0020 	rsb	r0, r0, #32
 800778a:	9b05      	ldr	r3, [sp, #20]
 800778c:	4418      	add	r0, r3
 800778e:	f010 001f 	ands.w	r0, r0, #31
 8007792:	f000 8092 	beq.w	80078ba <_dtoa_r+0x90a>
 8007796:	f1c0 0320 	rsb	r3, r0, #32
 800779a:	2b04      	cmp	r3, #4
 800779c:	f340 808a 	ble.w	80078b4 <_dtoa_r+0x904>
 80077a0:	f1c0 001c 	rsb	r0, r0, #28
 80077a4:	9b04      	ldr	r3, [sp, #16]
 80077a6:	4403      	add	r3, r0
 80077a8:	9304      	str	r3, [sp, #16]
 80077aa:	9b05      	ldr	r3, [sp, #20]
 80077ac:	4403      	add	r3, r0
 80077ae:	4405      	add	r5, r0
 80077b0:	9305      	str	r3, [sp, #20]
 80077b2:	9b04      	ldr	r3, [sp, #16]
 80077b4:	2b00      	cmp	r3, #0
 80077b6:	dd07      	ble.n	80077c8 <_dtoa_r+0x818>
 80077b8:	ee18 1a10 	vmov	r1, s16
 80077bc:	461a      	mov	r2, r3
 80077be:	4620      	mov	r0, r4
 80077c0:	f001 f9fa 	bl	8008bb8 <__lshift>
 80077c4:	ee08 0a10 	vmov	s16, r0
 80077c8:	9b05      	ldr	r3, [sp, #20]
 80077ca:	2b00      	cmp	r3, #0
 80077cc:	dd05      	ble.n	80077da <_dtoa_r+0x82a>
 80077ce:	4631      	mov	r1, r6
 80077d0:	461a      	mov	r2, r3
 80077d2:	4620      	mov	r0, r4
 80077d4:	f001 f9f0 	bl	8008bb8 <__lshift>
 80077d8:	4606      	mov	r6, r0
 80077da:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80077dc:	2b00      	cmp	r3, #0
 80077de:	d06e      	beq.n	80078be <_dtoa_r+0x90e>
 80077e0:	ee18 0a10 	vmov	r0, s16
 80077e4:	4631      	mov	r1, r6
 80077e6:	f001 fa57 	bl	8008c98 <__mcmp>
 80077ea:	2800      	cmp	r0, #0
 80077ec:	da67      	bge.n	80078be <_dtoa_r+0x90e>
 80077ee:	9b00      	ldr	r3, [sp, #0]
 80077f0:	3b01      	subs	r3, #1
 80077f2:	ee18 1a10 	vmov	r1, s16
 80077f6:	9300      	str	r3, [sp, #0]
 80077f8:	220a      	movs	r2, #10
 80077fa:	2300      	movs	r3, #0
 80077fc:	4620      	mov	r0, r4
 80077fe:	f000 ffe1 	bl	80087c4 <__multadd>
 8007802:	9b08      	ldr	r3, [sp, #32]
 8007804:	ee08 0a10 	vmov	s16, r0
 8007808:	2b00      	cmp	r3, #0
 800780a:	f000 81b1 	beq.w	8007b70 <_dtoa_r+0xbc0>
 800780e:	2300      	movs	r3, #0
 8007810:	4639      	mov	r1, r7
 8007812:	220a      	movs	r2, #10
 8007814:	4620      	mov	r0, r4
 8007816:	f000 ffd5 	bl	80087c4 <__multadd>
 800781a:	9b02      	ldr	r3, [sp, #8]
 800781c:	2b00      	cmp	r3, #0
 800781e:	4607      	mov	r7, r0
 8007820:	f300 808e 	bgt.w	8007940 <_dtoa_r+0x990>
 8007824:	9b06      	ldr	r3, [sp, #24]
 8007826:	2b02      	cmp	r3, #2
 8007828:	dc51      	bgt.n	80078ce <_dtoa_r+0x91e>
 800782a:	e089      	b.n	8007940 <_dtoa_r+0x990>
 800782c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800782e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8007832:	e74b      	b.n	80076cc <_dtoa_r+0x71c>
 8007834:	9b03      	ldr	r3, [sp, #12]
 8007836:	1e5e      	subs	r6, r3, #1
 8007838:	9b07      	ldr	r3, [sp, #28]
 800783a:	42b3      	cmp	r3, r6
 800783c:	bfbf      	itttt	lt
 800783e:	9b07      	ldrlt	r3, [sp, #28]
 8007840:	9607      	strlt	r6, [sp, #28]
 8007842:	1af2      	sublt	r2, r6, r3
 8007844:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8007846:	bfb6      	itet	lt
 8007848:	189b      	addlt	r3, r3, r2
 800784a:	1b9e      	subge	r6, r3, r6
 800784c:	930a      	strlt	r3, [sp, #40]	; 0x28
 800784e:	9b03      	ldr	r3, [sp, #12]
 8007850:	bfb8      	it	lt
 8007852:	2600      	movlt	r6, #0
 8007854:	2b00      	cmp	r3, #0
 8007856:	bfb7      	itett	lt
 8007858:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800785c:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8007860:	1a9d      	sublt	r5, r3, r2
 8007862:	2300      	movlt	r3, #0
 8007864:	e734      	b.n	80076d0 <_dtoa_r+0x720>
 8007866:	9e07      	ldr	r6, [sp, #28]
 8007868:	9d04      	ldr	r5, [sp, #16]
 800786a:	9f08      	ldr	r7, [sp, #32]
 800786c:	e73b      	b.n	80076e6 <_dtoa_r+0x736>
 800786e:	9a07      	ldr	r2, [sp, #28]
 8007870:	e767      	b.n	8007742 <_dtoa_r+0x792>
 8007872:	9b06      	ldr	r3, [sp, #24]
 8007874:	2b01      	cmp	r3, #1
 8007876:	dc18      	bgt.n	80078aa <_dtoa_r+0x8fa>
 8007878:	f1ba 0f00 	cmp.w	sl, #0
 800787c:	d115      	bne.n	80078aa <_dtoa_r+0x8fa>
 800787e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007882:	b993      	cbnz	r3, 80078aa <_dtoa_r+0x8fa>
 8007884:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8007888:	0d1b      	lsrs	r3, r3, #20
 800788a:	051b      	lsls	r3, r3, #20
 800788c:	b183      	cbz	r3, 80078b0 <_dtoa_r+0x900>
 800788e:	9b04      	ldr	r3, [sp, #16]
 8007890:	3301      	adds	r3, #1
 8007892:	9304      	str	r3, [sp, #16]
 8007894:	9b05      	ldr	r3, [sp, #20]
 8007896:	3301      	adds	r3, #1
 8007898:	9305      	str	r3, [sp, #20]
 800789a:	f04f 0801 	mov.w	r8, #1
 800789e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80078a0:	2b00      	cmp	r3, #0
 80078a2:	f47f af6a 	bne.w	800777a <_dtoa_r+0x7ca>
 80078a6:	2001      	movs	r0, #1
 80078a8:	e76f      	b.n	800778a <_dtoa_r+0x7da>
 80078aa:	f04f 0800 	mov.w	r8, #0
 80078ae:	e7f6      	b.n	800789e <_dtoa_r+0x8ee>
 80078b0:	4698      	mov	r8, r3
 80078b2:	e7f4      	b.n	800789e <_dtoa_r+0x8ee>
 80078b4:	f43f af7d 	beq.w	80077b2 <_dtoa_r+0x802>
 80078b8:	4618      	mov	r0, r3
 80078ba:	301c      	adds	r0, #28
 80078bc:	e772      	b.n	80077a4 <_dtoa_r+0x7f4>
 80078be:	9b03      	ldr	r3, [sp, #12]
 80078c0:	2b00      	cmp	r3, #0
 80078c2:	dc37      	bgt.n	8007934 <_dtoa_r+0x984>
 80078c4:	9b06      	ldr	r3, [sp, #24]
 80078c6:	2b02      	cmp	r3, #2
 80078c8:	dd34      	ble.n	8007934 <_dtoa_r+0x984>
 80078ca:	9b03      	ldr	r3, [sp, #12]
 80078cc:	9302      	str	r3, [sp, #8]
 80078ce:	9b02      	ldr	r3, [sp, #8]
 80078d0:	b96b      	cbnz	r3, 80078ee <_dtoa_r+0x93e>
 80078d2:	4631      	mov	r1, r6
 80078d4:	2205      	movs	r2, #5
 80078d6:	4620      	mov	r0, r4
 80078d8:	f000 ff74 	bl	80087c4 <__multadd>
 80078dc:	4601      	mov	r1, r0
 80078de:	4606      	mov	r6, r0
 80078e0:	ee18 0a10 	vmov	r0, s16
 80078e4:	f001 f9d8 	bl	8008c98 <__mcmp>
 80078e8:	2800      	cmp	r0, #0
 80078ea:	f73f adbb 	bgt.w	8007464 <_dtoa_r+0x4b4>
 80078ee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80078f0:	9d01      	ldr	r5, [sp, #4]
 80078f2:	43db      	mvns	r3, r3
 80078f4:	9300      	str	r3, [sp, #0]
 80078f6:	f04f 0800 	mov.w	r8, #0
 80078fa:	4631      	mov	r1, r6
 80078fc:	4620      	mov	r0, r4
 80078fe:	f000 ff3f 	bl	8008780 <_Bfree>
 8007902:	2f00      	cmp	r7, #0
 8007904:	f43f aea4 	beq.w	8007650 <_dtoa_r+0x6a0>
 8007908:	f1b8 0f00 	cmp.w	r8, #0
 800790c:	d005      	beq.n	800791a <_dtoa_r+0x96a>
 800790e:	45b8      	cmp	r8, r7
 8007910:	d003      	beq.n	800791a <_dtoa_r+0x96a>
 8007912:	4641      	mov	r1, r8
 8007914:	4620      	mov	r0, r4
 8007916:	f000 ff33 	bl	8008780 <_Bfree>
 800791a:	4639      	mov	r1, r7
 800791c:	4620      	mov	r0, r4
 800791e:	f000 ff2f 	bl	8008780 <_Bfree>
 8007922:	e695      	b.n	8007650 <_dtoa_r+0x6a0>
 8007924:	2600      	movs	r6, #0
 8007926:	4637      	mov	r7, r6
 8007928:	e7e1      	b.n	80078ee <_dtoa_r+0x93e>
 800792a:	9700      	str	r7, [sp, #0]
 800792c:	4637      	mov	r7, r6
 800792e:	e599      	b.n	8007464 <_dtoa_r+0x4b4>
 8007930:	40240000 	.word	0x40240000
 8007934:	9b08      	ldr	r3, [sp, #32]
 8007936:	2b00      	cmp	r3, #0
 8007938:	f000 80ca 	beq.w	8007ad0 <_dtoa_r+0xb20>
 800793c:	9b03      	ldr	r3, [sp, #12]
 800793e:	9302      	str	r3, [sp, #8]
 8007940:	2d00      	cmp	r5, #0
 8007942:	dd05      	ble.n	8007950 <_dtoa_r+0x9a0>
 8007944:	4639      	mov	r1, r7
 8007946:	462a      	mov	r2, r5
 8007948:	4620      	mov	r0, r4
 800794a:	f001 f935 	bl	8008bb8 <__lshift>
 800794e:	4607      	mov	r7, r0
 8007950:	f1b8 0f00 	cmp.w	r8, #0
 8007954:	d05b      	beq.n	8007a0e <_dtoa_r+0xa5e>
 8007956:	6879      	ldr	r1, [r7, #4]
 8007958:	4620      	mov	r0, r4
 800795a:	f000 fed1 	bl	8008700 <_Balloc>
 800795e:	4605      	mov	r5, r0
 8007960:	b928      	cbnz	r0, 800796e <_dtoa_r+0x9be>
 8007962:	4b87      	ldr	r3, [pc, #540]	; (8007b80 <_dtoa_r+0xbd0>)
 8007964:	4602      	mov	r2, r0
 8007966:	f240 21ea 	movw	r1, #746	; 0x2ea
 800796a:	f7ff bb3b 	b.w	8006fe4 <_dtoa_r+0x34>
 800796e:	693a      	ldr	r2, [r7, #16]
 8007970:	3202      	adds	r2, #2
 8007972:	0092      	lsls	r2, r2, #2
 8007974:	f107 010c 	add.w	r1, r7, #12
 8007978:	300c      	adds	r0, #12
 800797a:	f000 feb3 	bl	80086e4 <memcpy>
 800797e:	2201      	movs	r2, #1
 8007980:	4629      	mov	r1, r5
 8007982:	4620      	mov	r0, r4
 8007984:	f001 f918 	bl	8008bb8 <__lshift>
 8007988:	9b01      	ldr	r3, [sp, #4]
 800798a:	f103 0901 	add.w	r9, r3, #1
 800798e:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8007992:	4413      	add	r3, r2
 8007994:	9305      	str	r3, [sp, #20]
 8007996:	f00a 0301 	and.w	r3, sl, #1
 800799a:	46b8      	mov	r8, r7
 800799c:	9304      	str	r3, [sp, #16]
 800799e:	4607      	mov	r7, r0
 80079a0:	4631      	mov	r1, r6
 80079a2:	ee18 0a10 	vmov	r0, s16
 80079a6:	f7ff fa77 	bl	8006e98 <quorem>
 80079aa:	4641      	mov	r1, r8
 80079ac:	9002      	str	r0, [sp, #8]
 80079ae:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 80079b2:	ee18 0a10 	vmov	r0, s16
 80079b6:	f001 f96f 	bl	8008c98 <__mcmp>
 80079ba:	463a      	mov	r2, r7
 80079bc:	9003      	str	r0, [sp, #12]
 80079be:	4631      	mov	r1, r6
 80079c0:	4620      	mov	r0, r4
 80079c2:	f001 f985 	bl	8008cd0 <__mdiff>
 80079c6:	68c2      	ldr	r2, [r0, #12]
 80079c8:	f109 3bff 	add.w	fp, r9, #4294967295
 80079cc:	4605      	mov	r5, r0
 80079ce:	bb02      	cbnz	r2, 8007a12 <_dtoa_r+0xa62>
 80079d0:	4601      	mov	r1, r0
 80079d2:	ee18 0a10 	vmov	r0, s16
 80079d6:	f001 f95f 	bl	8008c98 <__mcmp>
 80079da:	4602      	mov	r2, r0
 80079dc:	4629      	mov	r1, r5
 80079de:	4620      	mov	r0, r4
 80079e0:	9207      	str	r2, [sp, #28]
 80079e2:	f000 fecd 	bl	8008780 <_Bfree>
 80079e6:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 80079ea:	ea43 0102 	orr.w	r1, r3, r2
 80079ee:	9b04      	ldr	r3, [sp, #16]
 80079f0:	430b      	orrs	r3, r1
 80079f2:	464d      	mov	r5, r9
 80079f4:	d10f      	bne.n	8007a16 <_dtoa_r+0xa66>
 80079f6:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80079fa:	d02a      	beq.n	8007a52 <_dtoa_r+0xaa2>
 80079fc:	9b03      	ldr	r3, [sp, #12]
 80079fe:	2b00      	cmp	r3, #0
 8007a00:	dd02      	ble.n	8007a08 <_dtoa_r+0xa58>
 8007a02:	9b02      	ldr	r3, [sp, #8]
 8007a04:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8007a08:	f88b a000 	strb.w	sl, [fp]
 8007a0c:	e775      	b.n	80078fa <_dtoa_r+0x94a>
 8007a0e:	4638      	mov	r0, r7
 8007a10:	e7ba      	b.n	8007988 <_dtoa_r+0x9d8>
 8007a12:	2201      	movs	r2, #1
 8007a14:	e7e2      	b.n	80079dc <_dtoa_r+0xa2c>
 8007a16:	9b03      	ldr	r3, [sp, #12]
 8007a18:	2b00      	cmp	r3, #0
 8007a1a:	db04      	blt.n	8007a26 <_dtoa_r+0xa76>
 8007a1c:	9906      	ldr	r1, [sp, #24]
 8007a1e:	430b      	orrs	r3, r1
 8007a20:	9904      	ldr	r1, [sp, #16]
 8007a22:	430b      	orrs	r3, r1
 8007a24:	d122      	bne.n	8007a6c <_dtoa_r+0xabc>
 8007a26:	2a00      	cmp	r2, #0
 8007a28:	ddee      	ble.n	8007a08 <_dtoa_r+0xa58>
 8007a2a:	ee18 1a10 	vmov	r1, s16
 8007a2e:	2201      	movs	r2, #1
 8007a30:	4620      	mov	r0, r4
 8007a32:	f001 f8c1 	bl	8008bb8 <__lshift>
 8007a36:	4631      	mov	r1, r6
 8007a38:	ee08 0a10 	vmov	s16, r0
 8007a3c:	f001 f92c 	bl	8008c98 <__mcmp>
 8007a40:	2800      	cmp	r0, #0
 8007a42:	dc03      	bgt.n	8007a4c <_dtoa_r+0xa9c>
 8007a44:	d1e0      	bne.n	8007a08 <_dtoa_r+0xa58>
 8007a46:	f01a 0f01 	tst.w	sl, #1
 8007a4a:	d0dd      	beq.n	8007a08 <_dtoa_r+0xa58>
 8007a4c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8007a50:	d1d7      	bne.n	8007a02 <_dtoa_r+0xa52>
 8007a52:	2339      	movs	r3, #57	; 0x39
 8007a54:	f88b 3000 	strb.w	r3, [fp]
 8007a58:	462b      	mov	r3, r5
 8007a5a:	461d      	mov	r5, r3
 8007a5c:	3b01      	subs	r3, #1
 8007a5e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8007a62:	2a39      	cmp	r2, #57	; 0x39
 8007a64:	d071      	beq.n	8007b4a <_dtoa_r+0xb9a>
 8007a66:	3201      	adds	r2, #1
 8007a68:	701a      	strb	r2, [r3, #0]
 8007a6a:	e746      	b.n	80078fa <_dtoa_r+0x94a>
 8007a6c:	2a00      	cmp	r2, #0
 8007a6e:	dd07      	ble.n	8007a80 <_dtoa_r+0xad0>
 8007a70:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8007a74:	d0ed      	beq.n	8007a52 <_dtoa_r+0xaa2>
 8007a76:	f10a 0301 	add.w	r3, sl, #1
 8007a7a:	f88b 3000 	strb.w	r3, [fp]
 8007a7e:	e73c      	b.n	80078fa <_dtoa_r+0x94a>
 8007a80:	9b05      	ldr	r3, [sp, #20]
 8007a82:	f809 ac01 	strb.w	sl, [r9, #-1]
 8007a86:	4599      	cmp	r9, r3
 8007a88:	d047      	beq.n	8007b1a <_dtoa_r+0xb6a>
 8007a8a:	ee18 1a10 	vmov	r1, s16
 8007a8e:	2300      	movs	r3, #0
 8007a90:	220a      	movs	r2, #10
 8007a92:	4620      	mov	r0, r4
 8007a94:	f000 fe96 	bl	80087c4 <__multadd>
 8007a98:	45b8      	cmp	r8, r7
 8007a9a:	ee08 0a10 	vmov	s16, r0
 8007a9e:	f04f 0300 	mov.w	r3, #0
 8007aa2:	f04f 020a 	mov.w	r2, #10
 8007aa6:	4641      	mov	r1, r8
 8007aa8:	4620      	mov	r0, r4
 8007aaa:	d106      	bne.n	8007aba <_dtoa_r+0xb0a>
 8007aac:	f000 fe8a 	bl	80087c4 <__multadd>
 8007ab0:	4680      	mov	r8, r0
 8007ab2:	4607      	mov	r7, r0
 8007ab4:	f109 0901 	add.w	r9, r9, #1
 8007ab8:	e772      	b.n	80079a0 <_dtoa_r+0x9f0>
 8007aba:	f000 fe83 	bl	80087c4 <__multadd>
 8007abe:	4639      	mov	r1, r7
 8007ac0:	4680      	mov	r8, r0
 8007ac2:	2300      	movs	r3, #0
 8007ac4:	220a      	movs	r2, #10
 8007ac6:	4620      	mov	r0, r4
 8007ac8:	f000 fe7c 	bl	80087c4 <__multadd>
 8007acc:	4607      	mov	r7, r0
 8007ace:	e7f1      	b.n	8007ab4 <_dtoa_r+0xb04>
 8007ad0:	9b03      	ldr	r3, [sp, #12]
 8007ad2:	9302      	str	r3, [sp, #8]
 8007ad4:	9d01      	ldr	r5, [sp, #4]
 8007ad6:	ee18 0a10 	vmov	r0, s16
 8007ada:	4631      	mov	r1, r6
 8007adc:	f7ff f9dc 	bl	8006e98 <quorem>
 8007ae0:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8007ae4:	9b01      	ldr	r3, [sp, #4]
 8007ae6:	f805 ab01 	strb.w	sl, [r5], #1
 8007aea:	1aea      	subs	r2, r5, r3
 8007aec:	9b02      	ldr	r3, [sp, #8]
 8007aee:	4293      	cmp	r3, r2
 8007af0:	dd09      	ble.n	8007b06 <_dtoa_r+0xb56>
 8007af2:	ee18 1a10 	vmov	r1, s16
 8007af6:	2300      	movs	r3, #0
 8007af8:	220a      	movs	r2, #10
 8007afa:	4620      	mov	r0, r4
 8007afc:	f000 fe62 	bl	80087c4 <__multadd>
 8007b00:	ee08 0a10 	vmov	s16, r0
 8007b04:	e7e7      	b.n	8007ad6 <_dtoa_r+0xb26>
 8007b06:	9b02      	ldr	r3, [sp, #8]
 8007b08:	2b00      	cmp	r3, #0
 8007b0a:	bfc8      	it	gt
 8007b0c:	461d      	movgt	r5, r3
 8007b0e:	9b01      	ldr	r3, [sp, #4]
 8007b10:	bfd8      	it	le
 8007b12:	2501      	movle	r5, #1
 8007b14:	441d      	add	r5, r3
 8007b16:	f04f 0800 	mov.w	r8, #0
 8007b1a:	ee18 1a10 	vmov	r1, s16
 8007b1e:	2201      	movs	r2, #1
 8007b20:	4620      	mov	r0, r4
 8007b22:	f001 f849 	bl	8008bb8 <__lshift>
 8007b26:	4631      	mov	r1, r6
 8007b28:	ee08 0a10 	vmov	s16, r0
 8007b2c:	f001 f8b4 	bl	8008c98 <__mcmp>
 8007b30:	2800      	cmp	r0, #0
 8007b32:	dc91      	bgt.n	8007a58 <_dtoa_r+0xaa8>
 8007b34:	d102      	bne.n	8007b3c <_dtoa_r+0xb8c>
 8007b36:	f01a 0f01 	tst.w	sl, #1
 8007b3a:	d18d      	bne.n	8007a58 <_dtoa_r+0xaa8>
 8007b3c:	462b      	mov	r3, r5
 8007b3e:	461d      	mov	r5, r3
 8007b40:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007b44:	2a30      	cmp	r2, #48	; 0x30
 8007b46:	d0fa      	beq.n	8007b3e <_dtoa_r+0xb8e>
 8007b48:	e6d7      	b.n	80078fa <_dtoa_r+0x94a>
 8007b4a:	9a01      	ldr	r2, [sp, #4]
 8007b4c:	429a      	cmp	r2, r3
 8007b4e:	d184      	bne.n	8007a5a <_dtoa_r+0xaaa>
 8007b50:	9b00      	ldr	r3, [sp, #0]
 8007b52:	3301      	adds	r3, #1
 8007b54:	9300      	str	r3, [sp, #0]
 8007b56:	2331      	movs	r3, #49	; 0x31
 8007b58:	7013      	strb	r3, [r2, #0]
 8007b5a:	e6ce      	b.n	80078fa <_dtoa_r+0x94a>
 8007b5c:	4b09      	ldr	r3, [pc, #36]	; (8007b84 <_dtoa_r+0xbd4>)
 8007b5e:	f7ff ba95 	b.w	800708c <_dtoa_r+0xdc>
 8007b62:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007b64:	2b00      	cmp	r3, #0
 8007b66:	f47f aa6e 	bne.w	8007046 <_dtoa_r+0x96>
 8007b6a:	4b07      	ldr	r3, [pc, #28]	; (8007b88 <_dtoa_r+0xbd8>)
 8007b6c:	f7ff ba8e 	b.w	800708c <_dtoa_r+0xdc>
 8007b70:	9b02      	ldr	r3, [sp, #8]
 8007b72:	2b00      	cmp	r3, #0
 8007b74:	dcae      	bgt.n	8007ad4 <_dtoa_r+0xb24>
 8007b76:	9b06      	ldr	r3, [sp, #24]
 8007b78:	2b02      	cmp	r3, #2
 8007b7a:	f73f aea8 	bgt.w	80078ce <_dtoa_r+0x91e>
 8007b7e:	e7a9      	b.n	8007ad4 <_dtoa_r+0xb24>
 8007b80:	08009f90 	.word	0x08009f90
 8007b84:	08009d94 	.word	0x08009d94
 8007b88:	08009f11 	.word	0x08009f11

08007b8c <__sflush_r>:
 8007b8c:	898a      	ldrh	r2, [r1, #12]
 8007b8e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007b92:	4605      	mov	r5, r0
 8007b94:	0710      	lsls	r0, r2, #28
 8007b96:	460c      	mov	r4, r1
 8007b98:	d458      	bmi.n	8007c4c <__sflush_r+0xc0>
 8007b9a:	684b      	ldr	r3, [r1, #4]
 8007b9c:	2b00      	cmp	r3, #0
 8007b9e:	dc05      	bgt.n	8007bac <__sflush_r+0x20>
 8007ba0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8007ba2:	2b00      	cmp	r3, #0
 8007ba4:	dc02      	bgt.n	8007bac <__sflush_r+0x20>
 8007ba6:	2000      	movs	r0, #0
 8007ba8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007bac:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007bae:	2e00      	cmp	r6, #0
 8007bb0:	d0f9      	beq.n	8007ba6 <__sflush_r+0x1a>
 8007bb2:	2300      	movs	r3, #0
 8007bb4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007bb8:	682f      	ldr	r7, [r5, #0]
 8007bba:	602b      	str	r3, [r5, #0]
 8007bbc:	d032      	beq.n	8007c24 <__sflush_r+0x98>
 8007bbe:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8007bc0:	89a3      	ldrh	r3, [r4, #12]
 8007bc2:	075a      	lsls	r2, r3, #29
 8007bc4:	d505      	bpl.n	8007bd2 <__sflush_r+0x46>
 8007bc6:	6863      	ldr	r3, [r4, #4]
 8007bc8:	1ac0      	subs	r0, r0, r3
 8007bca:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007bcc:	b10b      	cbz	r3, 8007bd2 <__sflush_r+0x46>
 8007bce:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007bd0:	1ac0      	subs	r0, r0, r3
 8007bd2:	2300      	movs	r3, #0
 8007bd4:	4602      	mov	r2, r0
 8007bd6:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007bd8:	6a21      	ldr	r1, [r4, #32]
 8007bda:	4628      	mov	r0, r5
 8007bdc:	47b0      	blx	r6
 8007bde:	1c43      	adds	r3, r0, #1
 8007be0:	89a3      	ldrh	r3, [r4, #12]
 8007be2:	d106      	bne.n	8007bf2 <__sflush_r+0x66>
 8007be4:	6829      	ldr	r1, [r5, #0]
 8007be6:	291d      	cmp	r1, #29
 8007be8:	d82c      	bhi.n	8007c44 <__sflush_r+0xb8>
 8007bea:	4a2a      	ldr	r2, [pc, #168]	; (8007c94 <__sflush_r+0x108>)
 8007bec:	40ca      	lsrs	r2, r1
 8007bee:	07d6      	lsls	r6, r2, #31
 8007bf0:	d528      	bpl.n	8007c44 <__sflush_r+0xb8>
 8007bf2:	2200      	movs	r2, #0
 8007bf4:	6062      	str	r2, [r4, #4]
 8007bf6:	04d9      	lsls	r1, r3, #19
 8007bf8:	6922      	ldr	r2, [r4, #16]
 8007bfa:	6022      	str	r2, [r4, #0]
 8007bfc:	d504      	bpl.n	8007c08 <__sflush_r+0x7c>
 8007bfe:	1c42      	adds	r2, r0, #1
 8007c00:	d101      	bne.n	8007c06 <__sflush_r+0x7a>
 8007c02:	682b      	ldr	r3, [r5, #0]
 8007c04:	b903      	cbnz	r3, 8007c08 <__sflush_r+0x7c>
 8007c06:	6560      	str	r0, [r4, #84]	; 0x54
 8007c08:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007c0a:	602f      	str	r7, [r5, #0]
 8007c0c:	2900      	cmp	r1, #0
 8007c0e:	d0ca      	beq.n	8007ba6 <__sflush_r+0x1a>
 8007c10:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007c14:	4299      	cmp	r1, r3
 8007c16:	d002      	beq.n	8007c1e <__sflush_r+0x92>
 8007c18:	4628      	mov	r0, r5
 8007c1a:	f001 fa49 	bl	80090b0 <_free_r>
 8007c1e:	2000      	movs	r0, #0
 8007c20:	6360      	str	r0, [r4, #52]	; 0x34
 8007c22:	e7c1      	b.n	8007ba8 <__sflush_r+0x1c>
 8007c24:	6a21      	ldr	r1, [r4, #32]
 8007c26:	2301      	movs	r3, #1
 8007c28:	4628      	mov	r0, r5
 8007c2a:	47b0      	blx	r6
 8007c2c:	1c41      	adds	r1, r0, #1
 8007c2e:	d1c7      	bne.n	8007bc0 <__sflush_r+0x34>
 8007c30:	682b      	ldr	r3, [r5, #0]
 8007c32:	2b00      	cmp	r3, #0
 8007c34:	d0c4      	beq.n	8007bc0 <__sflush_r+0x34>
 8007c36:	2b1d      	cmp	r3, #29
 8007c38:	d001      	beq.n	8007c3e <__sflush_r+0xb2>
 8007c3a:	2b16      	cmp	r3, #22
 8007c3c:	d101      	bne.n	8007c42 <__sflush_r+0xb6>
 8007c3e:	602f      	str	r7, [r5, #0]
 8007c40:	e7b1      	b.n	8007ba6 <__sflush_r+0x1a>
 8007c42:	89a3      	ldrh	r3, [r4, #12]
 8007c44:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007c48:	81a3      	strh	r3, [r4, #12]
 8007c4a:	e7ad      	b.n	8007ba8 <__sflush_r+0x1c>
 8007c4c:	690f      	ldr	r7, [r1, #16]
 8007c4e:	2f00      	cmp	r7, #0
 8007c50:	d0a9      	beq.n	8007ba6 <__sflush_r+0x1a>
 8007c52:	0793      	lsls	r3, r2, #30
 8007c54:	680e      	ldr	r6, [r1, #0]
 8007c56:	bf08      	it	eq
 8007c58:	694b      	ldreq	r3, [r1, #20]
 8007c5a:	600f      	str	r7, [r1, #0]
 8007c5c:	bf18      	it	ne
 8007c5e:	2300      	movne	r3, #0
 8007c60:	eba6 0807 	sub.w	r8, r6, r7
 8007c64:	608b      	str	r3, [r1, #8]
 8007c66:	f1b8 0f00 	cmp.w	r8, #0
 8007c6a:	dd9c      	ble.n	8007ba6 <__sflush_r+0x1a>
 8007c6c:	6a21      	ldr	r1, [r4, #32]
 8007c6e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8007c70:	4643      	mov	r3, r8
 8007c72:	463a      	mov	r2, r7
 8007c74:	4628      	mov	r0, r5
 8007c76:	47b0      	blx	r6
 8007c78:	2800      	cmp	r0, #0
 8007c7a:	dc06      	bgt.n	8007c8a <__sflush_r+0xfe>
 8007c7c:	89a3      	ldrh	r3, [r4, #12]
 8007c7e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007c82:	81a3      	strh	r3, [r4, #12]
 8007c84:	f04f 30ff 	mov.w	r0, #4294967295
 8007c88:	e78e      	b.n	8007ba8 <__sflush_r+0x1c>
 8007c8a:	4407      	add	r7, r0
 8007c8c:	eba8 0800 	sub.w	r8, r8, r0
 8007c90:	e7e9      	b.n	8007c66 <__sflush_r+0xda>
 8007c92:	bf00      	nop
 8007c94:	20400001 	.word	0x20400001

08007c98 <_fflush_r>:
 8007c98:	b538      	push	{r3, r4, r5, lr}
 8007c9a:	690b      	ldr	r3, [r1, #16]
 8007c9c:	4605      	mov	r5, r0
 8007c9e:	460c      	mov	r4, r1
 8007ca0:	b913      	cbnz	r3, 8007ca8 <_fflush_r+0x10>
 8007ca2:	2500      	movs	r5, #0
 8007ca4:	4628      	mov	r0, r5
 8007ca6:	bd38      	pop	{r3, r4, r5, pc}
 8007ca8:	b118      	cbz	r0, 8007cb2 <_fflush_r+0x1a>
 8007caa:	6983      	ldr	r3, [r0, #24]
 8007cac:	b90b      	cbnz	r3, 8007cb2 <_fflush_r+0x1a>
 8007cae:	f000 f887 	bl	8007dc0 <__sinit>
 8007cb2:	4b14      	ldr	r3, [pc, #80]	; (8007d04 <_fflush_r+0x6c>)
 8007cb4:	429c      	cmp	r4, r3
 8007cb6:	d11b      	bne.n	8007cf0 <_fflush_r+0x58>
 8007cb8:	686c      	ldr	r4, [r5, #4]
 8007cba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007cbe:	2b00      	cmp	r3, #0
 8007cc0:	d0ef      	beq.n	8007ca2 <_fflush_r+0xa>
 8007cc2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8007cc4:	07d0      	lsls	r0, r2, #31
 8007cc6:	d404      	bmi.n	8007cd2 <_fflush_r+0x3a>
 8007cc8:	0599      	lsls	r1, r3, #22
 8007cca:	d402      	bmi.n	8007cd2 <_fflush_r+0x3a>
 8007ccc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007cce:	f000 fc88 	bl	80085e2 <__retarget_lock_acquire_recursive>
 8007cd2:	4628      	mov	r0, r5
 8007cd4:	4621      	mov	r1, r4
 8007cd6:	f7ff ff59 	bl	8007b8c <__sflush_r>
 8007cda:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007cdc:	07da      	lsls	r2, r3, #31
 8007cde:	4605      	mov	r5, r0
 8007ce0:	d4e0      	bmi.n	8007ca4 <_fflush_r+0xc>
 8007ce2:	89a3      	ldrh	r3, [r4, #12]
 8007ce4:	059b      	lsls	r3, r3, #22
 8007ce6:	d4dd      	bmi.n	8007ca4 <_fflush_r+0xc>
 8007ce8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007cea:	f000 fc7b 	bl	80085e4 <__retarget_lock_release_recursive>
 8007cee:	e7d9      	b.n	8007ca4 <_fflush_r+0xc>
 8007cf0:	4b05      	ldr	r3, [pc, #20]	; (8007d08 <_fflush_r+0x70>)
 8007cf2:	429c      	cmp	r4, r3
 8007cf4:	d101      	bne.n	8007cfa <_fflush_r+0x62>
 8007cf6:	68ac      	ldr	r4, [r5, #8]
 8007cf8:	e7df      	b.n	8007cba <_fflush_r+0x22>
 8007cfa:	4b04      	ldr	r3, [pc, #16]	; (8007d0c <_fflush_r+0x74>)
 8007cfc:	429c      	cmp	r4, r3
 8007cfe:	bf08      	it	eq
 8007d00:	68ec      	ldreq	r4, [r5, #12]
 8007d02:	e7da      	b.n	8007cba <_fflush_r+0x22>
 8007d04:	08009fc4 	.word	0x08009fc4
 8007d08:	08009fe4 	.word	0x08009fe4
 8007d0c:	08009fa4 	.word	0x08009fa4

08007d10 <std>:
 8007d10:	2300      	movs	r3, #0
 8007d12:	b510      	push	{r4, lr}
 8007d14:	4604      	mov	r4, r0
 8007d16:	e9c0 3300 	strd	r3, r3, [r0]
 8007d1a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007d1e:	6083      	str	r3, [r0, #8]
 8007d20:	8181      	strh	r1, [r0, #12]
 8007d22:	6643      	str	r3, [r0, #100]	; 0x64
 8007d24:	81c2      	strh	r2, [r0, #14]
 8007d26:	6183      	str	r3, [r0, #24]
 8007d28:	4619      	mov	r1, r3
 8007d2a:	2208      	movs	r2, #8
 8007d2c:	305c      	adds	r0, #92	; 0x5c
 8007d2e:	f7fd fa11 	bl	8005154 <memset>
 8007d32:	4b05      	ldr	r3, [pc, #20]	; (8007d48 <std+0x38>)
 8007d34:	6263      	str	r3, [r4, #36]	; 0x24
 8007d36:	4b05      	ldr	r3, [pc, #20]	; (8007d4c <std+0x3c>)
 8007d38:	62a3      	str	r3, [r4, #40]	; 0x28
 8007d3a:	4b05      	ldr	r3, [pc, #20]	; (8007d50 <std+0x40>)
 8007d3c:	62e3      	str	r3, [r4, #44]	; 0x2c
 8007d3e:	4b05      	ldr	r3, [pc, #20]	; (8007d54 <std+0x44>)
 8007d40:	6224      	str	r4, [r4, #32]
 8007d42:	6323      	str	r3, [r4, #48]	; 0x30
 8007d44:	bd10      	pop	{r4, pc}
 8007d46:	bf00      	nop
 8007d48:	08009811 	.word	0x08009811
 8007d4c:	08009833 	.word	0x08009833
 8007d50:	0800986b 	.word	0x0800986b
 8007d54:	0800988f 	.word	0x0800988f

08007d58 <_cleanup_r>:
 8007d58:	4901      	ldr	r1, [pc, #4]	; (8007d60 <_cleanup_r+0x8>)
 8007d5a:	f000 b8af 	b.w	8007ebc <_fwalk_reent>
 8007d5e:	bf00      	nop
 8007d60:	08007c99 	.word	0x08007c99

08007d64 <__sfmoreglue>:
 8007d64:	b570      	push	{r4, r5, r6, lr}
 8007d66:	2268      	movs	r2, #104	; 0x68
 8007d68:	1e4d      	subs	r5, r1, #1
 8007d6a:	4355      	muls	r5, r2
 8007d6c:	460e      	mov	r6, r1
 8007d6e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8007d72:	f001 fa09 	bl	8009188 <_malloc_r>
 8007d76:	4604      	mov	r4, r0
 8007d78:	b140      	cbz	r0, 8007d8c <__sfmoreglue+0x28>
 8007d7a:	2100      	movs	r1, #0
 8007d7c:	e9c0 1600 	strd	r1, r6, [r0]
 8007d80:	300c      	adds	r0, #12
 8007d82:	60a0      	str	r0, [r4, #8]
 8007d84:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8007d88:	f7fd f9e4 	bl	8005154 <memset>
 8007d8c:	4620      	mov	r0, r4
 8007d8e:	bd70      	pop	{r4, r5, r6, pc}

08007d90 <__sfp_lock_acquire>:
 8007d90:	4801      	ldr	r0, [pc, #4]	; (8007d98 <__sfp_lock_acquire+0x8>)
 8007d92:	f000 bc26 	b.w	80085e2 <__retarget_lock_acquire_recursive>
 8007d96:	bf00      	nop
 8007d98:	2000028d 	.word	0x2000028d

08007d9c <__sfp_lock_release>:
 8007d9c:	4801      	ldr	r0, [pc, #4]	; (8007da4 <__sfp_lock_release+0x8>)
 8007d9e:	f000 bc21 	b.w	80085e4 <__retarget_lock_release_recursive>
 8007da2:	bf00      	nop
 8007da4:	2000028d 	.word	0x2000028d

08007da8 <__sinit_lock_acquire>:
 8007da8:	4801      	ldr	r0, [pc, #4]	; (8007db0 <__sinit_lock_acquire+0x8>)
 8007daa:	f000 bc1a 	b.w	80085e2 <__retarget_lock_acquire_recursive>
 8007dae:	bf00      	nop
 8007db0:	2000028e 	.word	0x2000028e

08007db4 <__sinit_lock_release>:
 8007db4:	4801      	ldr	r0, [pc, #4]	; (8007dbc <__sinit_lock_release+0x8>)
 8007db6:	f000 bc15 	b.w	80085e4 <__retarget_lock_release_recursive>
 8007dba:	bf00      	nop
 8007dbc:	2000028e 	.word	0x2000028e

08007dc0 <__sinit>:
 8007dc0:	b510      	push	{r4, lr}
 8007dc2:	4604      	mov	r4, r0
 8007dc4:	f7ff fff0 	bl	8007da8 <__sinit_lock_acquire>
 8007dc8:	69a3      	ldr	r3, [r4, #24]
 8007dca:	b11b      	cbz	r3, 8007dd4 <__sinit+0x14>
 8007dcc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007dd0:	f7ff bff0 	b.w	8007db4 <__sinit_lock_release>
 8007dd4:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8007dd8:	6523      	str	r3, [r4, #80]	; 0x50
 8007dda:	4b13      	ldr	r3, [pc, #76]	; (8007e28 <__sinit+0x68>)
 8007ddc:	4a13      	ldr	r2, [pc, #76]	; (8007e2c <__sinit+0x6c>)
 8007dde:	681b      	ldr	r3, [r3, #0]
 8007de0:	62a2      	str	r2, [r4, #40]	; 0x28
 8007de2:	42a3      	cmp	r3, r4
 8007de4:	bf04      	itt	eq
 8007de6:	2301      	moveq	r3, #1
 8007de8:	61a3      	streq	r3, [r4, #24]
 8007dea:	4620      	mov	r0, r4
 8007dec:	f000 f820 	bl	8007e30 <__sfp>
 8007df0:	6060      	str	r0, [r4, #4]
 8007df2:	4620      	mov	r0, r4
 8007df4:	f000 f81c 	bl	8007e30 <__sfp>
 8007df8:	60a0      	str	r0, [r4, #8]
 8007dfa:	4620      	mov	r0, r4
 8007dfc:	f000 f818 	bl	8007e30 <__sfp>
 8007e00:	2200      	movs	r2, #0
 8007e02:	60e0      	str	r0, [r4, #12]
 8007e04:	2104      	movs	r1, #4
 8007e06:	6860      	ldr	r0, [r4, #4]
 8007e08:	f7ff ff82 	bl	8007d10 <std>
 8007e0c:	68a0      	ldr	r0, [r4, #8]
 8007e0e:	2201      	movs	r2, #1
 8007e10:	2109      	movs	r1, #9
 8007e12:	f7ff ff7d 	bl	8007d10 <std>
 8007e16:	68e0      	ldr	r0, [r4, #12]
 8007e18:	2202      	movs	r2, #2
 8007e1a:	2112      	movs	r1, #18
 8007e1c:	f7ff ff78 	bl	8007d10 <std>
 8007e20:	2301      	movs	r3, #1
 8007e22:	61a3      	str	r3, [r4, #24]
 8007e24:	e7d2      	b.n	8007dcc <__sinit+0xc>
 8007e26:	bf00      	nop
 8007e28:	08009d80 	.word	0x08009d80
 8007e2c:	08007d59 	.word	0x08007d59

08007e30 <__sfp>:
 8007e30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e32:	4607      	mov	r7, r0
 8007e34:	f7ff ffac 	bl	8007d90 <__sfp_lock_acquire>
 8007e38:	4b1e      	ldr	r3, [pc, #120]	; (8007eb4 <__sfp+0x84>)
 8007e3a:	681e      	ldr	r6, [r3, #0]
 8007e3c:	69b3      	ldr	r3, [r6, #24]
 8007e3e:	b913      	cbnz	r3, 8007e46 <__sfp+0x16>
 8007e40:	4630      	mov	r0, r6
 8007e42:	f7ff ffbd 	bl	8007dc0 <__sinit>
 8007e46:	3648      	adds	r6, #72	; 0x48
 8007e48:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8007e4c:	3b01      	subs	r3, #1
 8007e4e:	d503      	bpl.n	8007e58 <__sfp+0x28>
 8007e50:	6833      	ldr	r3, [r6, #0]
 8007e52:	b30b      	cbz	r3, 8007e98 <__sfp+0x68>
 8007e54:	6836      	ldr	r6, [r6, #0]
 8007e56:	e7f7      	b.n	8007e48 <__sfp+0x18>
 8007e58:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8007e5c:	b9d5      	cbnz	r5, 8007e94 <__sfp+0x64>
 8007e5e:	4b16      	ldr	r3, [pc, #88]	; (8007eb8 <__sfp+0x88>)
 8007e60:	60e3      	str	r3, [r4, #12]
 8007e62:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8007e66:	6665      	str	r5, [r4, #100]	; 0x64
 8007e68:	f000 fbba 	bl	80085e0 <__retarget_lock_init_recursive>
 8007e6c:	f7ff ff96 	bl	8007d9c <__sfp_lock_release>
 8007e70:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8007e74:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8007e78:	6025      	str	r5, [r4, #0]
 8007e7a:	61a5      	str	r5, [r4, #24]
 8007e7c:	2208      	movs	r2, #8
 8007e7e:	4629      	mov	r1, r5
 8007e80:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8007e84:	f7fd f966 	bl	8005154 <memset>
 8007e88:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8007e8c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8007e90:	4620      	mov	r0, r4
 8007e92:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007e94:	3468      	adds	r4, #104	; 0x68
 8007e96:	e7d9      	b.n	8007e4c <__sfp+0x1c>
 8007e98:	2104      	movs	r1, #4
 8007e9a:	4638      	mov	r0, r7
 8007e9c:	f7ff ff62 	bl	8007d64 <__sfmoreglue>
 8007ea0:	4604      	mov	r4, r0
 8007ea2:	6030      	str	r0, [r6, #0]
 8007ea4:	2800      	cmp	r0, #0
 8007ea6:	d1d5      	bne.n	8007e54 <__sfp+0x24>
 8007ea8:	f7ff ff78 	bl	8007d9c <__sfp_lock_release>
 8007eac:	230c      	movs	r3, #12
 8007eae:	603b      	str	r3, [r7, #0]
 8007eb0:	e7ee      	b.n	8007e90 <__sfp+0x60>
 8007eb2:	bf00      	nop
 8007eb4:	08009d80 	.word	0x08009d80
 8007eb8:	ffff0001 	.word	0xffff0001

08007ebc <_fwalk_reent>:
 8007ebc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007ec0:	4606      	mov	r6, r0
 8007ec2:	4688      	mov	r8, r1
 8007ec4:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8007ec8:	2700      	movs	r7, #0
 8007eca:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007ece:	f1b9 0901 	subs.w	r9, r9, #1
 8007ed2:	d505      	bpl.n	8007ee0 <_fwalk_reent+0x24>
 8007ed4:	6824      	ldr	r4, [r4, #0]
 8007ed6:	2c00      	cmp	r4, #0
 8007ed8:	d1f7      	bne.n	8007eca <_fwalk_reent+0xe>
 8007eda:	4638      	mov	r0, r7
 8007edc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007ee0:	89ab      	ldrh	r3, [r5, #12]
 8007ee2:	2b01      	cmp	r3, #1
 8007ee4:	d907      	bls.n	8007ef6 <_fwalk_reent+0x3a>
 8007ee6:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007eea:	3301      	adds	r3, #1
 8007eec:	d003      	beq.n	8007ef6 <_fwalk_reent+0x3a>
 8007eee:	4629      	mov	r1, r5
 8007ef0:	4630      	mov	r0, r6
 8007ef2:	47c0      	blx	r8
 8007ef4:	4307      	orrs	r7, r0
 8007ef6:	3568      	adds	r5, #104	; 0x68
 8007ef8:	e7e9      	b.n	8007ece <_fwalk_reent+0x12>

08007efa <rshift>:
 8007efa:	6903      	ldr	r3, [r0, #16]
 8007efc:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8007f00:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007f04:	ea4f 1261 	mov.w	r2, r1, asr #5
 8007f08:	f100 0414 	add.w	r4, r0, #20
 8007f0c:	dd45      	ble.n	8007f9a <rshift+0xa0>
 8007f0e:	f011 011f 	ands.w	r1, r1, #31
 8007f12:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8007f16:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8007f1a:	d10c      	bne.n	8007f36 <rshift+0x3c>
 8007f1c:	f100 0710 	add.w	r7, r0, #16
 8007f20:	4629      	mov	r1, r5
 8007f22:	42b1      	cmp	r1, r6
 8007f24:	d334      	bcc.n	8007f90 <rshift+0x96>
 8007f26:	1a9b      	subs	r3, r3, r2
 8007f28:	009b      	lsls	r3, r3, #2
 8007f2a:	1eea      	subs	r2, r5, #3
 8007f2c:	4296      	cmp	r6, r2
 8007f2e:	bf38      	it	cc
 8007f30:	2300      	movcc	r3, #0
 8007f32:	4423      	add	r3, r4
 8007f34:	e015      	b.n	8007f62 <rshift+0x68>
 8007f36:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8007f3a:	f1c1 0820 	rsb	r8, r1, #32
 8007f3e:	40cf      	lsrs	r7, r1
 8007f40:	f105 0e04 	add.w	lr, r5, #4
 8007f44:	46a1      	mov	r9, r4
 8007f46:	4576      	cmp	r6, lr
 8007f48:	46f4      	mov	ip, lr
 8007f4a:	d815      	bhi.n	8007f78 <rshift+0x7e>
 8007f4c:	1a9a      	subs	r2, r3, r2
 8007f4e:	0092      	lsls	r2, r2, #2
 8007f50:	3a04      	subs	r2, #4
 8007f52:	3501      	adds	r5, #1
 8007f54:	42ae      	cmp	r6, r5
 8007f56:	bf38      	it	cc
 8007f58:	2200      	movcc	r2, #0
 8007f5a:	18a3      	adds	r3, r4, r2
 8007f5c:	50a7      	str	r7, [r4, r2]
 8007f5e:	b107      	cbz	r7, 8007f62 <rshift+0x68>
 8007f60:	3304      	adds	r3, #4
 8007f62:	1b1a      	subs	r2, r3, r4
 8007f64:	42a3      	cmp	r3, r4
 8007f66:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8007f6a:	bf08      	it	eq
 8007f6c:	2300      	moveq	r3, #0
 8007f6e:	6102      	str	r2, [r0, #16]
 8007f70:	bf08      	it	eq
 8007f72:	6143      	streq	r3, [r0, #20]
 8007f74:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007f78:	f8dc c000 	ldr.w	ip, [ip]
 8007f7c:	fa0c fc08 	lsl.w	ip, ip, r8
 8007f80:	ea4c 0707 	orr.w	r7, ip, r7
 8007f84:	f849 7b04 	str.w	r7, [r9], #4
 8007f88:	f85e 7b04 	ldr.w	r7, [lr], #4
 8007f8c:	40cf      	lsrs	r7, r1
 8007f8e:	e7da      	b.n	8007f46 <rshift+0x4c>
 8007f90:	f851 cb04 	ldr.w	ip, [r1], #4
 8007f94:	f847 cf04 	str.w	ip, [r7, #4]!
 8007f98:	e7c3      	b.n	8007f22 <rshift+0x28>
 8007f9a:	4623      	mov	r3, r4
 8007f9c:	e7e1      	b.n	8007f62 <rshift+0x68>

08007f9e <__hexdig_fun>:
 8007f9e:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8007fa2:	2b09      	cmp	r3, #9
 8007fa4:	d802      	bhi.n	8007fac <__hexdig_fun+0xe>
 8007fa6:	3820      	subs	r0, #32
 8007fa8:	b2c0      	uxtb	r0, r0
 8007faa:	4770      	bx	lr
 8007fac:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8007fb0:	2b05      	cmp	r3, #5
 8007fb2:	d801      	bhi.n	8007fb8 <__hexdig_fun+0x1a>
 8007fb4:	3847      	subs	r0, #71	; 0x47
 8007fb6:	e7f7      	b.n	8007fa8 <__hexdig_fun+0xa>
 8007fb8:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8007fbc:	2b05      	cmp	r3, #5
 8007fbe:	d801      	bhi.n	8007fc4 <__hexdig_fun+0x26>
 8007fc0:	3827      	subs	r0, #39	; 0x27
 8007fc2:	e7f1      	b.n	8007fa8 <__hexdig_fun+0xa>
 8007fc4:	2000      	movs	r0, #0
 8007fc6:	4770      	bx	lr

08007fc8 <__gethex>:
 8007fc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007fcc:	ed2d 8b02 	vpush	{d8}
 8007fd0:	b089      	sub	sp, #36	; 0x24
 8007fd2:	ee08 0a10 	vmov	s16, r0
 8007fd6:	9304      	str	r3, [sp, #16]
 8007fd8:	4bb4      	ldr	r3, [pc, #720]	; (80082ac <__gethex+0x2e4>)
 8007fda:	681b      	ldr	r3, [r3, #0]
 8007fdc:	9301      	str	r3, [sp, #4]
 8007fde:	4618      	mov	r0, r3
 8007fe0:	468b      	mov	fp, r1
 8007fe2:	4690      	mov	r8, r2
 8007fe4:	f7f8 f904 	bl	80001f0 <strlen>
 8007fe8:	9b01      	ldr	r3, [sp, #4]
 8007fea:	f8db 2000 	ldr.w	r2, [fp]
 8007fee:	4403      	add	r3, r0
 8007ff0:	4682      	mov	sl, r0
 8007ff2:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8007ff6:	9305      	str	r3, [sp, #20]
 8007ff8:	1c93      	adds	r3, r2, #2
 8007ffa:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8007ffe:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8008002:	32fe      	adds	r2, #254	; 0xfe
 8008004:	18d1      	adds	r1, r2, r3
 8008006:	461f      	mov	r7, r3
 8008008:	f813 0b01 	ldrb.w	r0, [r3], #1
 800800c:	9100      	str	r1, [sp, #0]
 800800e:	2830      	cmp	r0, #48	; 0x30
 8008010:	d0f8      	beq.n	8008004 <__gethex+0x3c>
 8008012:	f7ff ffc4 	bl	8007f9e <__hexdig_fun>
 8008016:	4604      	mov	r4, r0
 8008018:	2800      	cmp	r0, #0
 800801a:	d13a      	bne.n	8008092 <__gethex+0xca>
 800801c:	9901      	ldr	r1, [sp, #4]
 800801e:	4652      	mov	r2, sl
 8008020:	4638      	mov	r0, r7
 8008022:	f001 fc38 	bl	8009896 <strncmp>
 8008026:	4605      	mov	r5, r0
 8008028:	2800      	cmp	r0, #0
 800802a:	d168      	bne.n	80080fe <__gethex+0x136>
 800802c:	f817 000a 	ldrb.w	r0, [r7, sl]
 8008030:	eb07 060a 	add.w	r6, r7, sl
 8008034:	f7ff ffb3 	bl	8007f9e <__hexdig_fun>
 8008038:	2800      	cmp	r0, #0
 800803a:	d062      	beq.n	8008102 <__gethex+0x13a>
 800803c:	4633      	mov	r3, r6
 800803e:	7818      	ldrb	r0, [r3, #0]
 8008040:	2830      	cmp	r0, #48	; 0x30
 8008042:	461f      	mov	r7, r3
 8008044:	f103 0301 	add.w	r3, r3, #1
 8008048:	d0f9      	beq.n	800803e <__gethex+0x76>
 800804a:	f7ff ffa8 	bl	8007f9e <__hexdig_fun>
 800804e:	2301      	movs	r3, #1
 8008050:	fab0 f480 	clz	r4, r0
 8008054:	0964      	lsrs	r4, r4, #5
 8008056:	4635      	mov	r5, r6
 8008058:	9300      	str	r3, [sp, #0]
 800805a:	463a      	mov	r2, r7
 800805c:	4616      	mov	r6, r2
 800805e:	3201      	adds	r2, #1
 8008060:	7830      	ldrb	r0, [r6, #0]
 8008062:	f7ff ff9c 	bl	8007f9e <__hexdig_fun>
 8008066:	2800      	cmp	r0, #0
 8008068:	d1f8      	bne.n	800805c <__gethex+0x94>
 800806a:	9901      	ldr	r1, [sp, #4]
 800806c:	4652      	mov	r2, sl
 800806e:	4630      	mov	r0, r6
 8008070:	f001 fc11 	bl	8009896 <strncmp>
 8008074:	b980      	cbnz	r0, 8008098 <__gethex+0xd0>
 8008076:	b94d      	cbnz	r5, 800808c <__gethex+0xc4>
 8008078:	eb06 050a 	add.w	r5, r6, sl
 800807c:	462a      	mov	r2, r5
 800807e:	4616      	mov	r6, r2
 8008080:	3201      	adds	r2, #1
 8008082:	7830      	ldrb	r0, [r6, #0]
 8008084:	f7ff ff8b 	bl	8007f9e <__hexdig_fun>
 8008088:	2800      	cmp	r0, #0
 800808a:	d1f8      	bne.n	800807e <__gethex+0xb6>
 800808c:	1bad      	subs	r5, r5, r6
 800808e:	00ad      	lsls	r5, r5, #2
 8008090:	e004      	b.n	800809c <__gethex+0xd4>
 8008092:	2400      	movs	r4, #0
 8008094:	4625      	mov	r5, r4
 8008096:	e7e0      	b.n	800805a <__gethex+0x92>
 8008098:	2d00      	cmp	r5, #0
 800809a:	d1f7      	bne.n	800808c <__gethex+0xc4>
 800809c:	7833      	ldrb	r3, [r6, #0]
 800809e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80080a2:	2b50      	cmp	r3, #80	; 0x50
 80080a4:	d13b      	bne.n	800811e <__gethex+0x156>
 80080a6:	7873      	ldrb	r3, [r6, #1]
 80080a8:	2b2b      	cmp	r3, #43	; 0x2b
 80080aa:	d02c      	beq.n	8008106 <__gethex+0x13e>
 80080ac:	2b2d      	cmp	r3, #45	; 0x2d
 80080ae:	d02e      	beq.n	800810e <__gethex+0x146>
 80080b0:	1c71      	adds	r1, r6, #1
 80080b2:	f04f 0900 	mov.w	r9, #0
 80080b6:	7808      	ldrb	r0, [r1, #0]
 80080b8:	f7ff ff71 	bl	8007f9e <__hexdig_fun>
 80080bc:	1e43      	subs	r3, r0, #1
 80080be:	b2db      	uxtb	r3, r3
 80080c0:	2b18      	cmp	r3, #24
 80080c2:	d82c      	bhi.n	800811e <__gethex+0x156>
 80080c4:	f1a0 0210 	sub.w	r2, r0, #16
 80080c8:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80080cc:	f7ff ff67 	bl	8007f9e <__hexdig_fun>
 80080d0:	1e43      	subs	r3, r0, #1
 80080d2:	b2db      	uxtb	r3, r3
 80080d4:	2b18      	cmp	r3, #24
 80080d6:	d91d      	bls.n	8008114 <__gethex+0x14c>
 80080d8:	f1b9 0f00 	cmp.w	r9, #0
 80080dc:	d000      	beq.n	80080e0 <__gethex+0x118>
 80080de:	4252      	negs	r2, r2
 80080e0:	4415      	add	r5, r2
 80080e2:	f8cb 1000 	str.w	r1, [fp]
 80080e6:	b1e4      	cbz	r4, 8008122 <__gethex+0x15a>
 80080e8:	9b00      	ldr	r3, [sp, #0]
 80080ea:	2b00      	cmp	r3, #0
 80080ec:	bf14      	ite	ne
 80080ee:	2700      	movne	r7, #0
 80080f0:	2706      	moveq	r7, #6
 80080f2:	4638      	mov	r0, r7
 80080f4:	b009      	add	sp, #36	; 0x24
 80080f6:	ecbd 8b02 	vpop	{d8}
 80080fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80080fe:	463e      	mov	r6, r7
 8008100:	4625      	mov	r5, r4
 8008102:	2401      	movs	r4, #1
 8008104:	e7ca      	b.n	800809c <__gethex+0xd4>
 8008106:	f04f 0900 	mov.w	r9, #0
 800810a:	1cb1      	adds	r1, r6, #2
 800810c:	e7d3      	b.n	80080b6 <__gethex+0xee>
 800810e:	f04f 0901 	mov.w	r9, #1
 8008112:	e7fa      	b.n	800810a <__gethex+0x142>
 8008114:	230a      	movs	r3, #10
 8008116:	fb03 0202 	mla	r2, r3, r2, r0
 800811a:	3a10      	subs	r2, #16
 800811c:	e7d4      	b.n	80080c8 <__gethex+0x100>
 800811e:	4631      	mov	r1, r6
 8008120:	e7df      	b.n	80080e2 <__gethex+0x11a>
 8008122:	1bf3      	subs	r3, r6, r7
 8008124:	3b01      	subs	r3, #1
 8008126:	4621      	mov	r1, r4
 8008128:	2b07      	cmp	r3, #7
 800812a:	dc0b      	bgt.n	8008144 <__gethex+0x17c>
 800812c:	ee18 0a10 	vmov	r0, s16
 8008130:	f000 fae6 	bl	8008700 <_Balloc>
 8008134:	4604      	mov	r4, r0
 8008136:	b940      	cbnz	r0, 800814a <__gethex+0x182>
 8008138:	4b5d      	ldr	r3, [pc, #372]	; (80082b0 <__gethex+0x2e8>)
 800813a:	4602      	mov	r2, r0
 800813c:	21de      	movs	r1, #222	; 0xde
 800813e:	485d      	ldr	r0, [pc, #372]	; (80082b4 <__gethex+0x2ec>)
 8008140:	f001 fbdc 	bl	80098fc <__assert_func>
 8008144:	3101      	adds	r1, #1
 8008146:	105b      	asrs	r3, r3, #1
 8008148:	e7ee      	b.n	8008128 <__gethex+0x160>
 800814a:	f100 0914 	add.w	r9, r0, #20
 800814e:	f04f 0b00 	mov.w	fp, #0
 8008152:	f1ca 0301 	rsb	r3, sl, #1
 8008156:	f8cd 9008 	str.w	r9, [sp, #8]
 800815a:	f8cd b000 	str.w	fp, [sp]
 800815e:	9306      	str	r3, [sp, #24]
 8008160:	42b7      	cmp	r7, r6
 8008162:	d340      	bcc.n	80081e6 <__gethex+0x21e>
 8008164:	9802      	ldr	r0, [sp, #8]
 8008166:	9b00      	ldr	r3, [sp, #0]
 8008168:	f840 3b04 	str.w	r3, [r0], #4
 800816c:	eba0 0009 	sub.w	r0, r0, r9
 8008170:	1080      	asrs	r0, r0, #2
 8008172:	0146      	lsls	r6, r0, #5
 8008174:	6120      	str	r0, [r4, #16]
 8008176:	4618      	mov	r0, r3
 8008178:	f000 fbb4 	bl	80088e4 <__hi0bits>
 800817c:	1a30      	subs	r0, r6, r0
 800817e:	f8d8 6000 	ldr.w	r6, [r8]
 8008182:	42b0      	cmp	r0, r6
 8008184:	dd63      	ble.n	800824e <__gethex+0x286>
 8008186:	1b87      	subs	r7, r0, r6
 8008188:	4639      	mov	r1, r7
 800818a:	4620      	mov	r0, r4
 800818c:	f000 ff58 	bl	8009040 <__any_on>
 8008190:	4682      	mov	sl, r0
 8008192:	b1a8      	cbz	r0, 80081c0 <__gethex+0x1f8>
 8008194:	1e7b      	subs	r3, r7, #1
 8008196:	1159      	asrs	r1, r3, #5
 8008198:	f003 021f 	and.w	r2, r3, #31
 800819c:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 80081a0:	f04f 0a01 	mov.w	sl, #1
 80081a4:	fa0a f202 	lsl.w	r2, sl, r2
 80081a8:	420a      	tst	r2, r1
 80081aa:	d009      	beq.n	80081c0 <__gethex+0x1f8>
 80081ac:	4553      	cmp	r3, sl
 80081ae:	dd05      	ble.n	80081bc <__gethex+0x1f4>
 80081b0:	1eb9      	subs	r1, r7, #2
 80081b2:	4620      	mov	r0, r4
 80081b4:	f000 ff44 	bl	8009040 <__any_on>
 80081b8:	2800      	cmp	r0, #0
 80081ba:	d145      	bne.n	8008248 <__gethex+0x280>
 80081bc:	f04f 0a02 	mov.w	sl, #2
 80081c0:	4639      	mov	r1, r7
 80081c2:	4620      	mov	r0, r4
 80081c4:	f7ff fe99 	bl	8007efa <rshift>
 80081c8:	443d      	add	r5, r7
 80081ca:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80081ce:	42ab      	cmp	r3, r5
 80081d0:	da4c      	bge.n	800826c <__gethex+0x2a4>
 80081d2:	ee18 0a10 	vmov	r0, s16
 80081d6:	4621      	mov	r1, r4
 80081d8:	f000 fad2 	bl	8008780 <_Bfree>
 80081dc:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80081de:	2300      	movs	r3, #0
 80081e0:	6013      	str	r3, [r2, #0]
 80081e2:	27a3      	movs	r7, #163	; 0xa3
 80081e4:	e785      	b.n	80080f2 <__gethex+0x12a>
 80081e6:	1e73      	subs	r3, r6, #1
 80081e8:	9a05      	ldr	r2, [sp, #20]
 80081ea:	9303      	str	r3, [sp, #12]
 80081ec:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80081f0:	4293      	cmp	r3, r2
 80081f2:	d019      	beq.n	8008228 <__gethex+0x260>
 80081f4:	f1bb 0f20 	cmp.w	fp, #32
 80081f8:	d107      	bne.n	800820a <__gethex+0x242>
 80081fa:	9b02      	ldr	r3, [sp, #8]
 80081fc:	9a00      	ldr	r2, [sp, #0]
 80081fe:	f843 2b04 	str.w	r2, [r3], #4
 8008202:	9302      	str	r3, [sp, #8]
 8008204:	2300      	movs	r3, #0
 8008206:	9300      	str	r3, [sp, #0]
 8008208:	469b      	mov	fp, r3
 800820a:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800820e:	f7ff fec6 	bl	8007f9e <__hexdig_fun>
 8008212:	9b00      	ldr	r3, [sp, #0]
 8008214:	f000 000f 	and.w	r0, r0, #15
 8008218:	fa00 f00b 	lsl.w	r0, r0, fp
 800821c:	4303      	orrs	r3, r0
 800821e:	9300      	str	r3, [sp, #0]
 8008220:	f10b 0b04 	add.w	fp, fp, #4
 8008224:	9b03      	ldr	r3, [sp, #12]
 8008226:	e00d      	b.n	8008244 <__gethex+0x27c>
 8008228:	9b03      	ldr	r3, [sp, #12]
 800822a:	9a06      	ldr	r2, [sp, #24]
 800822c:	4413      	add	r3, r2
 800822e:	42bb      	cmp	r3, r7
 8008230:	d3e0      	bcc.n	80081f4 <__gethex+0x22c>
 8008232:	4618      	mov	r0, r3
 8008234:	9901      	ldr	r1, [sp, #4]
 8008236:	9307      	str	r3, [sp, #28]
 8008238:	4652      	mov	r2, sl
 800823a:	f001 fb2c 	bl	8009896 <strncmp>
 800823e:	9b07      	ldr	r3, [sp, #28]
 8008240:	2800      	cmp	r0, #0
 8008242:	d1d7      	bne.n	80081f4 <__gethex+0x22c>
 8008244:	461e      	mov	r6, r3
 8008246:	e78b      	b.n	8008160 <__gethex+0x198>
 8008248:	f04f 0a03 	mov.w	sl, #3
 800824c:	e7b8      	b.n	80081c0 <__gethex+0x1f8>
 800824e:	da0a      	bge.n	8008266 <__gethex+0x29e>
 8008250:	1a37      	subs	r7, r6, r0
 8008252:	4621      	mov	r1, r4
 8008254:	ee18 0a10 	vmov	r0, s16
 8008258:	463a      	mov	r2, r7
 800825a:	f000 fcad 	bl	8008bb8 <__lshift>
 800825e:	1bed      	subs	r5, r5, r7
 8008260:	4604      	mov	r4, r0
 8008262:	f100 0914 	add.w	r9, r0, #20
 8008266:	f04f 0a00 	mov.w	sl, #0
 800826a:	e7ae      	b.n	80081ca <__gethex+0x202>
 800826c:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8008270:	42a8      	cmp	r0, r5
 8008272:	dd72      	ble.n	800835a <__gethex+0x392>
 8008274:	1b45      	subs	r5, r0, r5
 8008276:	42ae      	cmp	r6, r5
 8008278:	dc36      	bgt.n	80082e8 <__gethex+0x320>
 800827a:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800827e:	2b02      	cmp	r3, #2
 8008280:	d02a      	beq.n	80082d8 <__gethex+0x310>
 8008282:	2b03      	cmp	r3, #3
 8008284:	d02c      	beq.n	80082e0 <__gethex+0x318>
 8008286:	2b01      	cmp	r3, #1
 8008288:	d11c      	bne.n	80082c4 <__gethex+0x2fc>
 800828a:	42ae      	cmp	r6, r5
 800828c:	d11a      	bne.n	80082c4 <__gethex+0x2fc>
 800828e:	2e01      	cmp	r6, #1
 8008290:	d112      	bne.n	80082b8 <__gethex+0x2f0>
 8008292:	9a04      	ldr	r2, [sp, #16]
 8008294:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8008298:	6013      	str	r3, [r2, #0]
 800829a:	2301      	movs	r3, #1
 800829c:	6123      	str	r3, [r4, #16]
 800829e:	f8c9 3000 	str.w	r3, [r9]
 80082a2:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80082a4:	2762      	movs	r7, #98	; 0x62
 80082a6:	601c      	str	r4, [r3, #0]
 80082a8:	e723      	b.n	80080f2 <__gethex+0x12a>
 80082aa:	bf00      	nop
 80082ac:	0800a06c 	.word	0x0800a06c
 80082b0:	08009f90 	.word	0x08009f90
 80082b4:	0800a004 	.word	0x0800a004
 80082b8:	1e71      	subs	r1, r6, #1
 80082ba:	4620      	mov	r0, r4
 80082bc:	f000 fec0 	bl	8009040 <__any_on>
 80082c0:	2800      	cmp	r0, #0
 80082c2:	d1e6      	bne.n	8008292 <__gethex+0x2ca>
 80082c4:	ee18 0a10 	vmov	r0, s16
 80082c8:	4621      	mov	r1, r4
 80082ca:	f000 fa59 	bl	8008780 <_Bfree>
 80082ce:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80082d0:	2300      	movs	r3, #0
 80082d2:	6013      	str	r3, [r2, #0]
 80082d4:	2750      	movs	r7, #80	; 0x50
 80082d6:	e70c      	b.n	80080f2 <__gethex+0x12a>
 80082d8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80082da:	2b00      	cmp	r3, #0
 80082dc:	d1f2      	bne.n	80082c4 <__gethex+0x2fc>
 80082de:	e7d8      	b.n	8008292 <__gethex+0x2ca>
 80082e0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80082e2:	2b00      	cmp	r3, #0
 80082e4:	d1d5      	bne.n	8008292 <__gethex+0x2ca>
 80082e6:	e7ed      	b.n	80082c4 <__gethex+0x2fc>
 80082e8:	1e6f      	subs	r7, r5, #1
 80082ea:	f1ba 0f00 	cmp.w	sl, #0
 80082ee:	d131      	bne.n	8008354 <__gethex+0x38c>
 80082f0:	b127      	cbz	r7, 80082fc <__gethex+0x334>
 80082f2:	4639      	mov	r1, r7
 80082f4:	4620      	mov	r0, r4
 80082f6:	f000 fea3 	bl	8009040 <__any_on>
 80082fa:	4682      	mov	sl, r0
 80082fc:	117b      	asrs	r3, r7, #5
 80082fe:	2101      	movs	r1, #1
 8008300:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8008304:	f007 071f 	and.w	r7, r7, #31
 8008308:	fa01 f707 	lsl.w	r7, r1, r7
 800830c:	421f      	tst	r7, r3
 800830e:	4629      	mov	r1, r5
 8008310:	4620      	mov	r0, r4
 8008312:	bf18      	it	ne
 8008314:	f04a 0a02 	orrne.w	sl, sl, #2
 8008318:	1b76      	subs	r6, r6, r5
 800831a:	f7ff fdee 	bl	8007efa <rshift>
 800831e:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8008322:	2702      	movs	r7, #2
 8008324:	f1ba 0f00 	cmp.w	sl, #0
 8008328:	d048      	beq.n	80083bc <__gethex+0x3f4>
 800832a:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800832e:	2b02      	cmp	r3, #2
 8008330:	d015      	beq.n	800835e <__gethex+0x396>
 8008332:	2b03      	cmp	r3, #3
 8008334:	d017      	beq.n	8008366 <__gethex+0x39e>
 8008336:	2b01      	cmp	r3, #1
 8008338:	d109      	bne.n	800834e <__gethex+0x386>
 800833a:	f01a 0f02 	tst.w	sl, #2
 800833e:	d006      	beq.n	800834e <__gethex+0x386>
 8008340:	f8d9 0000 	ldr.w	r0, [r9]
 8008344:	ea4a 0a00 	orr.w	sl, sl, r0
 8008348:	f01a 0f01 	tst.w	sl, #1
 800834c:	d10e      	bne.n	800836c <__gethex+0x3a4>
 800834e:	f047 0710 	orr.w	r7, r7, #16
 8008352:	e033      	b.n	80083bc <__gethex+0x3f4>
 8008354:	f04f 0a01 	mov.w	sl, #1
 8008358:	e7d0      	b.n	80082fc <__gethex+0x334>
 800835a:	2701      	movs	r7, #1
 800835c:	e7e2      	b.n	8008324 <__gethex+0x35c>
 800835e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008360:	f1c3 0301 	rsb	r3, r3, #1
 8008364:	9315      	str	r3, [sp, #84]	; 0x54
 8008366:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008368:	2b00      	cmp	r3, #0
 800836a:	d0f0      	beq.n	800834e <__gethex+0x386>
 800836c:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8008370:	f104 0314 	add.w	r3, r4, #20
 8008374:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8008378:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800837c:	f04f 0c00 	mov.w	ip, #0
 8008380:	4618      	mov	r0, r3
 8008382:	f853 2b04 	ldr.w	r2, [r3], #4
 8008386:	f1b2 3fff 	cmp.w	r2, #4294967295
 800838a:	d01c      	beq.n	80083c6 <__gethex+0x3fe>
 800838c:	3201      	adds	r2, #1
 800838e:	6002      	str	r2, [r0, #0]
 8008390:	2f02      	cmp	r7, #2
 8008392:	f104 0314 	add.w	r3, r4, #20
 8008396:	d13f      	bne.n	8008418 <__gethex+0x450>
 8008398:	f8d8 2000 	ldr.w	r2, [r8]
 800839c:	3a01      	subs	r2, #1
 800839e:	42b2      	cmp	r2, r6
 80083a0:	d10a      	bne.n	80083b8 <__gethex+0x3f0>
 80083a2:	1171      	asrs	r1, r6, #5
 80083a4:	2201      	movs	r2, #1
 80083a6:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80083aa:	f006 061f 	and.w	r6, r6, #31
 80083ae:	fa02 f606 	lsl.w	r6, r2, r6
 80083b2:	421e      	tst	r6, r3
 80083b4:	bf18      	it	ne
 80083b6:	4617      	movne	r7, r2
 80083b8:	f047 0720 	orr.w	r7, r7, #32
 80083bc:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80083be:	601c      	str	r4, [r3, #0]
 80083c0:	9b04      	ldr	r3, [sp, #16]
 80083c2:	601d      	str	r5, [r3, #0]
 80083c4:	e695      	b.n	80080f2 <__gethex+0x12a>
 80083c6:	4299      	cmp	r1, r3
 80083c8:	f843 cc04 	str.w	ip, [r3, #-4]
 80083cc:	d8d8      	bhi.n	8008380 <__gethex+0x3b8>
 80083ce:	68a3      	ldr	r3, [r4, #8]
 80083d0:	459b      	cmp	fp, r3
 80083d2:	db19      	blt.n	8008408 <__gethex+0x440>
 80083d4:	6861      	ldr	r1, [r4, #4]
 80083d6:	ee18 0a10 	vmov	r0, s16
 80083da:	3101      	adds	r1, #1
 80083dc:	f000 f990 	bl	8008700 <_Balloc>
 80083e0:	4681      	mov	r9, r0
 80083e2:	b918      	cbnz	r0, 80083ec <__gethex+0x424>
 80083e4:	4b1a      	ldr	r3, [pc, #104]	; (8008450 <__gethex+0x488>)
 80083e6:	4602      	mov	r2, r0
 80083e8:	2184      	movs	r1, #132	; 0x84
 80083ea:	e6a8      	b.n	800813e <__gethex+0x176>
 80083ec:	6922      	ldr	r2, [r4, #16]
 80083ee:	3202      	adds	r2, #2
 80083f0:	f104 010c 	add.w	r1, r4, #12
 80083f4:	0092      	lsls	r2, r2, #2
 80083f6:	300c      	adds	r0, #12
 80083f8:	f000 f974 	bl	80086e4 <memcpy>
 80083fc:	4621      	mov	r1, r4
 80083fe:	ee18 0a10 	vmov	r0, s16
 8008402:	f000 f9bd 	bl	8008780 <_Bfree>
 8008406:	464c      	mov	r4, r9
 8008408:	6923      	ldr	r3, [r4, #16]
 800840a:	1c5a      	adds	r2, r3, #1
 800840c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008410:	6122      	str	r2, [r4, #16]
 8008412:	2201      	movs	r2, #1
 8008414:	615a      	str	r2, [r3, #20]
 8008416:	e7bb      	b.n	8008390 <__gethex+0x3c8>
 8008418:	6922      	ldr	r2, [r4, #16]
 800841a:	455a      	cmp	r2, fp
 800841c:	dd0b      	ble.n	8008436 <__gethex+0x46e>
 800841e:	2101      	movs	r1, #1
 8008420:	4620      	mov	r0, r4
 8008422:	f7ff fd6a 	bl	8007efa <rshift>
 8008426:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800842a:	3501      	adds	r5, #1
 800842c:	42ab      	cmp	r3, r5
 800842e:	f6ff aed0 	blt.w	80081d2 <__gethex+0x20a>
 8008432:	2701      	movs	r7, #1
 8008434:	e7c0      	b.n	80083b8 <__gethex+0x3f0>
 8008436:	f016 061f 	ands.w	r6, r6, #31
 800843a:	d0fa      	beq.n	8008432 <__gethex+0x46a>
 800843c:	4453      	add	r3, sl
 800843e:	f1c6 0620 	rsb	r6, r6, #32
 8008442:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8008446:	f000 fa4d 	bl	80088e4 <__hi0bits>
 800844a:	42b0      	cmp	r0, r6
 800844c:	dbe7      	blt.n	800841e <__gethex+0x456>
 800844e:	e7f0      	b.n	8008432 <__gethex+0x46a>
 8008450:	08009f90 	.word	0x08009f90

08008454 <L_shift>:
 8008454:	f1c2 0208 	rsb	r2, r2, #8
 8008458:	0092      	lsls	r2, r2, #2
 800845a:	b570      	push	{r4, r5, r6, lr}
 800845c:	f1c2 0620 	rsb	r6, r2, #32
 8008460:	6843      	ldr	r3, [r0, #4]
 8008462:	6804      	ldr	r4, [r0, #0]
 8008464:	fa03 f506 	lsl.w	r5, r3, r6
 8008468:	432c      	orrs	r4, r5
 800846a:	40d3      	lsrs	r3, r2
 800846c:	6004      	str	r4, [r0, #0]
 800846e:	f840 3f04 	str.w	r3, [r0, #4]!
 8008472:	4288      	cmp	r0, r1
 8008474:	d3f4      	bcc.n	8008460 <L_shift+0xc>
 8008476:	bd70      	pop	{r4, r5, r6, pc}

08008478 <__match>:
 8008478:	b530      	push	{r4, r5, lr}
 800847a:	6803      	ldr	r3, [r0, #0]
 800847c:	3301      	adds	r3, #1
 800847e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008482:	b914      	cbnz	r4, 800848a <__match+0x12>
 8008484:	6003      	str	r3, [r0, #0]
 8008486:	2001      	movs	r0, #1
 8008488:	bd30      	pop	{r4, r5, pc}
 800848a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800848e:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8008492:	2d19      	cmp	r5, #25
 8008494:	bf98      	it	ls
 8008496:	3220      	addls	r2, #32
 8008498:	42a2      	cmp	r2, r4
 800849a:	d0f0      	beq.n	800847e <__match+0x6>
 800849c:	2000      	movs	r0, #0
 800849e:	e7f3      	b.n	8008488 <__match+0x10>

080084a0 <__hexnan>:
 80084a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80084a4:	680b      	ldr	r3, [r1, #0]
 80084a6:	115e      	asrs	r6, r3, #5
 80084a8:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 80084ac:	f013 031f 	ands.w	r3, r3, #31
 80084b0:	b087      	sub	sp, #28
 80084b2:	bf18      	it	ne
 80084b4:	3604      	addne	r6, #4
 80084b6:	2500      	movs	r5, #0
 80084b8:	1f37      	subs	r7, r6, #4
 80084ba:	4690      	mov	r8, r2
 80084bc:	6802      	ldr	r2, [r0, #0]
 80084be:	9301      	str	r3, [sp, #4]
 80084c0:	4682      	mov	sl, r0
 80084c2:	f846 5c04 	str.w	r5, [r6, #-4]
 80084c6:	46b9      	mov	r9, r7
 80084c8:	463c      	mov	r4, r7
 80084ca:	9502      	str	r5, [sp, #8]
 80084cc:	46ab      	mov	fp, r5
 80084ce:	7851      	ldrb	r1, [r2, #1]
 80084d0:	1c53      	adds	r3, r2, #1
 80084d2:	9303      	str	r3, [sp, #12]
 80084d4:	b341      	cbz	r1, 8008528 <__hexnan+0x88>
 80084d6:	4608      	mov	r0, r1
 80084d8:	9205      	str	r2, [sp, #20]
 80084da:	9104      	str	r1, [sp, #16]
 80084dc:	f7ff fd5f 	bl	8007f9e <__hexdig_fun>
 80084e0:	2800      	cmp	r0, #0
 80084e2:	d14f      	bne.n	8008584 <__hexnan+0xe4>
 80084e4:	9904      	ldr	r1, [sp, #16]
 80084e6:	9a05      	ldr	r2, [sp, #20]
 80084e8:	2920      	cmp	r1, #32
 80084ea:	d818      	bhi.n	800851e <__hexnan+0x7e>
 80084ec:	9b02      	ldr	r3, [sp, #8]
 80084ee:	459b      	cmp	fp, r3
 80084f0:	dd13      	ble.n	800851a <__hexnan+0x7a>
 80084f2:	454c      	cmp	r4, r9
 80084f4:	d206      	bcs.n	8008504 <__hexnan+0x64>
 80084f6:	2d07      	cmp	r5, #7
 80084f8:	dc04      	bgt.n	8008504 <__hexnan+0x64>
 80084fa:	462a      	mov	r2, r5
 80084fc:	4649      	mov	r1, r9
 80084fe:	4620      	mov	r0, r4
 8008500:	f7ff ffa8 	bl	8008454 <L_shift>
 8008504:	4544      	cmp	r4, r8
 8008506:	d950      	bls.n	80085aa <__hexnan+0x10a>
 8008508:	2300      	movs	r3, #0
 800850a:	f1a4 0904 	sub.w	r9, r4, #4
 800850e:	f844 3c04 	str.w	r3, [r4, #-4]
 8008512:	f8cd b008 	str.w	fp, [sp, #8]
 8008516:	464c      	mov	r4, r9
 8008518:	461d      	mov	r5, r3
 800851a:	9a03      	ldr	r2, [sp, #12]
 800851c:	e7d7      	b.n	80084ce <__hexnan+0x2e>
 800851e:	2929      	cmp	r1, #41	; 0x29
 8008520:	d156      	bne.n	80085d0 <__hexnan+0x130>
 8008522:	3202      	adds	r2, #2
 8008524:	f8ca 2000 	str.w	r2, [sl]
 8008528:	f1bb 0f00 	cmp.w	fp, #0
 800852c:	d050      	beq.n	80085d0 <__hexnan+0x130>
 800852e:	454c      	cmp	r4, r9
 8008530:	d206      	bcs.n	8008540 <__hexnan+0xa0>
 8008532:	2d07      	cmp	r5, #7
 8008534:	dc04      	bgt.n	8008540 <__hexnan+0xa0>
 8008536:	462a      	mov	r2, r5
 8008538:	4649      	mov	r1, r9
 800853a:	4620      	mov	r0, r4
 800853c:	f7ff ff8a 	bl	8008454 <L_shift>
 8008540:	4544      	cmp	r4, r8
 8008542:	d934      	bls.n	80085ae <__hexnan+0x10e>
 8008544:	f1a8 0204 	sub.w	r2, r8, #4
 8008548:	4623      	mov	r3, r4
 800854a:	f853 1b04 	ldr.w	r1, [r3], #4
 800854e:	f842 1f04 	str.w	r1, [r2, #4]!
 8008552:	429f      	cmp	r7, r3
 8008554:	d2f9      	bcs.n	800854a <__hexnan+0xaa>
 8008556:	1b3b      	subs	r3, r7, r4
 8008558:	f023 0303 	bic.w	r3, r3, #3
 800855c:	3304      	adds	r3, #4
 800855e:	3401      	adds	r4, #1
 8008560:	3e03      	subs	r6, #3
 8008562:	42b4      	cmp	r4, r6
 8008564:	bf88      	it	hi
 8008566:	2304      	movhi	r3, #4
 8008568:	4443      	add	r3, r8
 800856a:	2200      	movs	r2, #0
 800856c:	f843 2b04 	str.w	r2, [r3], #4
 8008570:	429f      	cmp	r7, r3
 8008572:	d2fb      	bcs.n	800856c <__hexnan+0xcc>
 8008574:	683b      	ldr	r3, [r7, #0]
 8008576:	b91b      	cbnz	r3, 8008580 <__hexnan+0xe0>
 8008578:	4547      	cmp	r7, r8
 800857a:	d127      	bne.n	80085cc <__hexnan+0x12c>
 800857c:	2301      	movs	r3, #1
 800857e:	603b      	str	r3, [r7, #0]
 8008580:	2005      	movs	r0, #5
 8008582:	e026      	b.n	80085d2 <__hexnan+0x132>
 8008584:	3501      	adds	r5, #1
 8008586:	2d08      	cmp	r5, #8
 8008588:	f10b 0b01 	add.w	fp, fp, #1
 800858c:	dd06      	ble.n	800859c <__hexnan+0xfc>
 800858e:	4544      	cmp	r4, r8
 8008590:	d9c3      	bls.n	800851a <__hexnan+0x7a>
 8008592:	2300      	movs	r3, #0
 8008594:	f844 3c04 	str.w	r3, [r4, #-4]
 8008598:	2501      	movs	r5, #1
 800859a:	3c04      	subs	r4, #4
 800859c:	6822      	ldr	r2, [r4, #0]
 800859e:	f000 000f 	and.w	r0, r0, #15
 80085a2:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 80085a6:	6022      	str	r2, [r4, #0]
 80085a8:	e7b7      	b.n	800851a <__hexnan+0x7a>
 80085aa:	2508      	movs	r5, #8
 80085ac:	e7b5      	b.n	800851a <__hexnan+0x7a>
 80085ae:	9b01      	ldr	r3, [sp, #4]
 80085b0:	2b00      	cmp	r3, #0
 80085b2:	d0df      	beq.n	8008574 <__hexnan+0xd4>
 80085b4:	f04f 32ff 	mov.w	r2, #4294967295
 80085b8:	f1c3 0320 	rsb	r3, r3, #32
 80085bc:	fa22 f303 	lsr.w	r3, r2, r3
 80085c0:	f856 2c04 	ldr.w	r2, [r6, #-4]
 80085c4:	401a      	ands	r2, r3
 80085c6:	f846 2c04 	str.w	r2, [r6, #-4]
 80085ca:	e7d3      	b.n	8008574 <__hexnan+0xd4>
 80085cc:	3f04      	subs	r7, #4
 80085ce:	e7d1      	b.n	8008574 <__hexnan+0xd4>
 80085d0:	2004      	movs	r0, #4
 80085d2:	b007      	add	sp, #28
 80085d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080085d8 <_localeconv_r>:
 80085d8:	4800      	ldr	r0, [pc, #0]	; (80085dc <_localeconv_r+0x4>)
 80085da:	4770      	bx	lr
 80085dc:	20000164 	.word	0x20000164

080085e0 <__retarget_lock_init_recursive>:
 80085e0:	4770      	bx	lr

080085e2 <__retarget_lock_acquire_recursive>:
 80085e2:	4770      	bx	lr

080085e4 <__retarget_lock_release_recursive>:
 80085e4:	4770      	bx	lr

080085e6 <__swhatbuf_r>:
 80085e6:	b570      	push	{r4, r5, r6, lr}
 80085e8:	460e      	mov	r6, r1
 80085ea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80085ee:	2900      	cmp	r1, #0
 80085f0:	b096      	sub	sp, #88	; 0x58
 80085f2:	4614      	mov	r4, r2
 80085f4:	461d      	mov	r5, r3
 80085f6:	da08      	bge.n	800860a <__swhatbuf_r+0x24>
 80085f8:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80085fc:	2200      	movs	r2, #0
 80085fe:	602a      	str	r2, [r5, #0]
 8008600:	061a      	lsls	r2, r3, #24
 8008602:	d410      	bmi.n	8008626 <__swhatbuf_r+0x40>
 8008604:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008608:	e00e      	b.n	8008628 <__swhatbuf_r+0x42>
 800860a:	466a      	mov	r2, sp
 800860c:	f001 f9b6 	bl	800997c <_fstat_r>
 8008610:	2800      	cmp	r0, #0
 8008612:	dbf1      	blt.n	80085f8 <__swhatbuf_r+0x12>
 8008614:	9a01      	ldr	r2, [sp, #4]
 8008616:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800861a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800861e:	425a      	negs	r2, r3
 8008620:	415a      	adcs	r2, r3
 8008622:	602a      	str	r2, [r5, #0]
 8008624:	e7ee      	b.n	8008604 <__swhatbuf_r+0x1e>
 8008626:	2340      	movs	r3, #64	; 0x40
 8008628:	2000      	movs	r0, #0
 800862a:	6023      	str	r3, [r4, #0]
 800862c:	b016      	add	sp, #88	; 0x58
 800862e:	bd70      	pop	{r4, r5, r6, pc}

08008630 <__smakebuf_r>:
 8008630:	898b      	ldrh	r3, [r1, #12]
 8008632:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008634:	079d      	lsls	r5, r3, #30
 8008636:	4606      	mov	r6, r0
 8008638:	460c      	mov	r4, r1
 800863a:	d507      	bpl.n	800864c <__smakebuf_r+0x1c>
 800863c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8008640:	6023      	str	r3, [r4, #0]
 8008642:	6123      	str	r3, [r4, #16]
 8008644:	2301      	movs	r3, #1
 8008646:	6163      	str	r3, [r4, #20]
 8008648:	b002      	add	sp, #8
 800864a:	bd70      	pop	{r4, r5, r6, pc}
 800864c:	ab01      	add	r3, sp, #4
 800864e:	466a      	mov	r2, sp
 8008650:	f7ff ffc9 	bl	80085e6 <__swhatbuf_r>
 8008654:	9900      	ldr	r1, [sp, #0]
 8008656:	4605      	mov	r5, r0
 8008658:	4630      	mov	r0, r6
 800865a:	f000 fd95 	bl	8009188 <_malloc_r>
 800865e:	b948      	cbnz	r0, 8008674 <__smakebuf_r+0x44>
 8008660:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008664:	059a      	lsls	r2, r3, #22
 8008666:	d4ef      	bmi.n	8008648 <__smakebuf_r+0x18>
 8008668:	f023 0303 	bic.w	r3, r3, #3
 800866c:	f043 0302 	orr.w	r3, r3, #2
 8008670:	81a3      	strh	r3, [r4, #12]
 8008672:	e7e3      	b.n	800863c <__smakebuf_r+0xc>
 8008674:	4b0d      	ldr	r3, [pc, #52]	; (80086ac <__smakebuf_r+0x7c>)
 8008676:	62b3      	str	r3, [r6, #40]	; 0x28
 8008678:	89a3      	ldrh	r3, [r4, #12]
 800867a:	6020      	str	r0, [r4, #0]
 800867c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008680:	81a3      	strh	r3, [r4, #12]
 8008682:	9b00      	ldr	r3, [sp, #0]
 8008684:	6163      	str	r3, [r4, #20]
 8008686:	9b01      	ldr	r3, [sp, #4]
 8008688:	6120      	str	r0, [r4, #16]
 800868a:	b15b      	cbz	r3, 80086a4 <__smakebuf_r+0x74>
 800868c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008690:	4630      	mov	r0, r6
 8008692:	f001 f985 	bl	80099a0 <_isatty_r>
 8008696:	b128      	cbz	r0, 80086a4 <__smakebuf_r+0x74>
 8008698:	89a3      	ldrh	r3, [r4, #12]
 800869a:	f023 0303 	bic.w	r3, r3, #3
 800869e:	f043 0301 	orr.w	r3, r3, #1
 80086a2:	81a3      	strh	r3, [r4, #12]
 80086a4:	89a0      	ldrh	r0, [r4, #12]
 80086a6:	4305      	orrs	r5, r0
 80086a8:	81a5      	strh	r5, [r4, #12]
 80086aa:	e7cd      	b.n	8008648 <__smakebuf_r+0x18>
 80086ac:	08007d59 	.word	0x08007d59

080086b0 <malloc>:
 80086b0:	4b02      	ldr	r3, [pc, #8]	; (80086bc <malloc+0xc>)
 80086b2:	4601      	mov	r1, r0
 80086b4:	6818      	ldr	r0, [r3, #0]
 80086b6:	f000 bd67 	b.w	8009188 <_malloc_r>
 80086ba:	bf00      	nop
 80086bc:	2000000c 	.word	0x2000000c

080086c0 <__ascii_mbtowc>:
 80086c0:	b082      	sub	sp, #8
 80086c2:	b901      	cbnz	r1, 80086c6 <__ascii_mbtowc+0x6>
 80086c4:	a901      	add	r1, sp, #4
 80086c6:	b142      	cbz	r2, 80086da <__ascii_mbtowc+0x1a>
 80086c8:	b14b      	cbz	r3, 80086de <__ascii_mbtowc+0x1e>
 80086ca:	7813      	ldrb	r3, [r2, #0]
 80086cc:	600b      	str	r3, [r1, #0]
 80086ce:	7812      	ldrb	r2, [r2, #0]
 80086d0:	1e10      	subs	r0, r2, #0
 80086d2:	bf18      	it	ne
 80086d4:	2001      	movne	r0, #1
 80086d6:	b002      	add	sp, #8
 80086d8:	4770      	bx	lr
 80086da:	4610      	mov	r0, r2
 80086dc:	e7fb      	b.n	80086d6 <__ascii_mbtowc+0x16>
 80086de:	f06f 0001 	mvn.w	r0, #1
 80086e2:	e7f8      	b.n	80086d6 <__ascii_mbtowc+0x16>

080086e4 <memcpy>:
 80086e4:	440a      	add	r2, r1
 80086e6:	4291      	cmp	r1, r2
 80086e8:	f100 33ff 	add.w	r3, r0, #4294967295
 80086ec:	d100      	bne.n	80086f0 <memcpy+0xc>
 80086ee:	4770      	bx	lr
 80086f0:	b510      	push	{r4, lr}
 80086f2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80086f6:	f803 4f01 	strb.w	r4, [r3, #1]!
 80086fa:	4291      	cmp	r1, r2
 80086fc:	d1f9      	bne.n	80086f2 <memcpy+0xe>
 80086fe:	bd10      	pop	{r4, pc}

08008700 <_Balloc>:
 8008700:	b570      	push	{r4, r5, r6, lr}
 8008702:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008704:	4604      	mov	r4, r0
 8008706:	460d      	mov	r5, r1
 8008708:	b976      	cbnz	r6, 8008728 <_Balloc+0x28>
 800870a:	2010      	movs	r0, #16
 800870c:	f7ff ffd0 	bl	80086b0 <malloc>
 8008710:	4602      	mov	r2, r0
 8008712:	6260      	str	r0, [r4, #36]	; 0x24
 8008714:	b920      	cbnz	r0, 8008720 <_Balloc+0x20>
 8008716:	4b18      	ldr	r3, [pc, #96]	; (8008778 <_Balloc+0x78>)
 8008718:	4818      	ldr	r0, [pc, #96]	; (800877c <_Balloc+0x7c>)
 800871a:	2166      	movs	r1, #102	; 0x66
 800871c:	f001 f8ee 	bl	80098fc <__assert_func>
 8008720:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008724:	6006      	str	r6, [r0, #0]
 8008726:	60c6      	str	r6, [r0, #12]
 8008728:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800872a:	68f3      	ldr	r3, [r6, #12]
 800872c:	b183      	cbz	r3, 8008750 <_Balloc+0x50>
 800872e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008730:	68db      	ldr	r3, [r3, #12]
 8008732:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008736:	b9b8      	cbnz	r0, 8008768 <_Balloc+0x68>
 8008738:	2101      	movs	r1, #1
 800873a:	fa01 f605 	lsl.w	r6, r1, r5
 800873e:	1d72      	adds	r2, r6, #5
 8008740:	0092      	lsls	r2, r2, #2
 8008742:	4620      	mov	r0, r4
 8008744:	f000 fc9d 	bl	8009082 <_calloc_r>
 8008748:	b160      	cbz	r0, 8008764 <_Balloc+0x64>
 800874a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800874e:	e00e      	b.n	800876e <_Balloc+0x6e>
 8008750:	2221      	movs	r2, #33	; 0x21
 8008752:	2104      	movs	r1, #4
 8008754:	4620      	mov	r0, r4
 8008756:	f000 fc94 	bl	8009082 <_calloc_r>
 800875a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800875c:	60f0      	str	r0, [r6, #12]
 800875e:	68db      	ldr	r3, [r3, #12]
 8008760:	2b00      	cmp	r3, #0
 8008762:	d1e4      	bne.n	800872e <_Balloc+0x2e>
 8008764:	2000      	movs	r0, #0
 8008766:	bd70      	pop	{r4, r5, r6, pc}
 8008768:	6802      	ldr	r2, [r0, #0]
 800876a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800876e:	2300      	movs	r3, #0
 8008770:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008774:	e7f7      	b.n	8008766 <_Balloc+0x66>
 8008776:	bf00      	nop
 8008778:	08009f1e 	.word	0x08009f1e
 800877c:	0800a080 	.word	0x0800a080

08008780 <_Bfree>:
 8008780:	b570      	push	{r4, r5, r6, lr}
 8008782:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008784:	4605      	mov	r5, r0
 8008786:	460c      	mov	r4, r1
 8008788:	b976      	cbnz	r6, 80087a8 <_Bfree+0x28>
 800878a:	2010      	movs	r0, #16
 800878c:	f7ff ff90 	bl	80086b0 <malloc>
 8008790:	4602      	mov	r2, r0
 8008792:	6268      	str	r0, [r5, #36]	; 0x24
 8008794:	b920      	cbnz	r0, 80087a0 <_Bfree+0x20>
 8008796:	4b09      	ldr	r3, [pc, #36]	; (80087bc <_Bfree+0x3c>)
 8008798:	4809      	ldr	r0, [pc, #36]	; (80087c0 <_Bfree+0x40>)
 800879a:	218a      	movs	r1, #138	; 0x8a
 800879c:	f001 f8ae 	bl	80098fc <__assert_func>
 80087a0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80087a4:	6006      	str	r6, [r0, #0]
 80087a6:	60c6      	str	r6, [r0, #12]
 80087a8:	b13c      	cbz	r4, 80087ba <_Bfree+0x3a>
 80087aa:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80087ac:	6862      	ldr	r2, [r4, #4]
 80087ae:	68db      	ldr	r3, [r3, #12]
 80087b0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80087b4:	6021      	str	r1, [r4, #0]
 80087b6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80087ba:	bd70      	pop	{r4, r5, r6, pc}
 80087bc:	08009f1e 	.word	0x08009f1e
 80087c0:	0800a080 	.word	0x0800a080

080087c4 <__multadd>:
 80087c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80087c8:	690d      	ldr	r5, [r1, #16]
 80087ca:	4607      	mov	r7, r0
 80087cc:	460c      	mov	r4, r1
 80087ce:	461e      	mov	r6, r3
 80087d0:	f101 0c14 	add.w	ip, r1, #20
 80087d4:	2000      	movs	r0, #0
 80087d6:	f8dc 3000 	ldr.w	r3, [ip]
 80087da:	b299      	uxth	r1, r3
 80087dc:	fb02 6101 	mla	r1, r2, r1, r6
 80087e0:	0c1e      	lsrs	r6, r3, #16
 80087e2:	0c0b      	lsrs	r3, r1, #16
 80087e4:	fb02 3306 	mla	r3, r2, r6, r3
 80087e8:	b289      	uxth	r1, r1
 80087ea:	3001      	adds	r0, #1
 80087ec:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80087f0:	4285      	cmp	r5, r0
 80087f2:	f84c 1b04 	str.w	r1, [ip], #4
 80087f6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80087fa:	dcec      	bgt.n	80087d6 <__multadd+0x12>
 80087fc:	b30e      	cbz	r6, 8008842 <__multadd+0x7e>
 80087fe:	68a3      	ldr	r3, [r4, #8]
 8008800:	42ab      	cmp	r3, r5
 8008802:	dc19      	bgt.n	8008838 <__multadd+0x74>
 8008804:	6861      	ldr	r1, [r4, #4]
 8008806:	4638      	mov	r0, r7
 8008808:	3101      	adds	r1, #1
 800880a:	f7ff ff79 	bl	8008700 <_Balloc>
 800880e:	4680      	mov	r8, r0
 8008810:	b928      	cbnz	r0, 800881e <__multadd+0x5a>
 8008812:	4602      	mov	r2, r0
 8008814:	4b0c      	ldr	r3, [pc, #48]	; (8008848 <__multadd+0x84>)
 8008816:	480d      	ldr	r0, [pc, #52]	; (800884c <__multadd+0x88>)
 8008818:	21b5      	movs	r1, #181	; 0xb5
 800881a:	f001 f86f 	bl	80098fc <__assert_func>
 800881e:	6922      	ldr	r2, [r4, #16]
 8008820:	3202      	adds	r2, #2
 8008822:	f104 010c 	add.w	r1, r4, #12
 8008826:	0092      	lsls	r2, r2, #2
 8008828:	300c      	adds	r0, #12
 800882a:	f7ff ff5b 	bl	80086e4 <memcpy>
 800882e:	4621      	mov	r1, r4
 8008830:	4638      	mov	r0, r7
 8008832:	f7ff ffa5 	bl	8008780 <_Bfree>
 8008836:	4644      	mov	r4, r8
 8008838:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800883c:	3501      	adds	r5, #1
 800883e:	615e      	str	r6, [r3, #20]
 8008840:	6125      	str	r5, [r4, #16]
 8008842:	4620      	mov	r0, r4
 8008844:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008848:	08009f90 	.word	0x08009f90
 800884c:	0800a080 	.word	0x0800a080

08008850 <__s2b>:
 8008850:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008854:	460c      	mov	r4, r1
 8008856:	4615      	mov	r5, r2
 8008858:	461f      	mov	r7, r3
 800885a:	2209      	movs	r2, #9
 800885c:	3308      	adds	r3, #8
 800885e:	4606      	mov	r6, r0
 8008860:	fb93 f3f2 	sdiv	r3, r3, r2
 8008864:	2100      	movs	r1, #0
 8008866:	2201      	movs	r2, #1
 8008868:	429a      	cmp	r2, r3
 800886a:	db09      	blt.n	8008880 <__s2b+0x30>
 800886c:	4630      	mov	r0, r6
 800886e:	f7ff ff47 	bl	8008700 <_Balloc>
 8008872:	b940      	cbnz	r0, 8008886 <__s2b+0x36>
 8008874:	4602      	mov	r2, r0
 8008876:	4b19      	ldr	r3, [pc, #100]	; (80088dc <__s2b+0x8c>)
 8008878:	4819      	ldr	r0, [pc, #100]	; (80088e0 <__s2b+0x90>)
 800887a:	21ce      	movs	r1, #206	; 0xce
 800887c:	f001 f83e 	bl	80098fc <__assert_func>
 8008880:	0052      	lsls	r2, r2, #1
 8008882:	3101      	adds	r1, #1
 8008884:	e7f0      	b.n	8008868 <__s2b+0x18>
 8008886:	9b08      	ldr	r3, [sp, #32]
 8008888:	6143      	str	r3, [r0, #20]
 800888a:	2d09      	cmp	r5, #9
 800888c:	f04f 0301 	mov.w	r3, #1
 8008890:	6103      	str	r3, [r0, #16]
 8008892:	dd16      	ble.n	80088c2 <__s2b+0x72>
 8008894:	f104 0909 	add.w	r9, r4, #9
 8008898:	46c8      	mov	r8, r9
 800889a:	442c      	add	r4, r5
 800889c:	f818 3b01 	ldrb.w	r3, [r8], #1
 80088a0:	4601      	mov	r1, r0
 80088a2:	3b30      	subs	r3, #48	; 0x30
 80088a4:	220a      	movs	r2, #10
 80088a6:	4630      	mov	r0, r6
 80088a8:	f7ff ff8c 	bl	80087c4 <__multadd>
 80088ac:	45a0      	cmp	r8, r4
 80088ae:	d1f5      	bne.n	800889c <__s2b+0x4c>
 80088b0:	f1a5 0408 	sub.w	r4, r5, #8
 80088b4:	444c      	add	r4, r9
 80088b6:	1b2d      	subs	r5, r5, r4
 80088b8:	1963      	adds	r3, r4, r5
 80088ba:	42bb      	cmp	r3, r7
 80088bc:	db04      	blt.n	80088c8 <__s2b+0x78>
 80088be:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80088c2:	340a      	adds	r4, #10
 80088c4:	2509      	movs	r5, #9
 80088c6:	e7f6      	b.n	80088b6 <__s2b+0x66>
 80088c8:	f814 3b01 	ldrb.w	r3, [r4], #1
 80088cc:	4601      	mov	r1, r0
 80088ce:	3b30      	subs	r3, #48	; 0x30
 80088d0:	220a      	movs	r2, #10
 80088d2:	4630      	mov	r0, r6
 80088d4:	f7ff ff76 	bl	80087c4 <__multadd>
 80088d8:	e7ee      	b.n	80088b8 <__s2b+0x68>
 80088da:	bf00      	nop
 80088dc:	08009f90 	.word	0x08009f90
 80088e0:	0800a080 	.word	0x0800a080

080088e4 <__hi0bits>:
 80088e4:	0c03      	lsrs	r3, r0, #16
 80088e6:	041b      	lsls	r3, r3, #16
 80088e8:	b9d3      	cbnz	r3, 8008920 <__hi0bits+0x3c>
 80088ea:	0400      	lsls	r0, r0, #16
 80088ec:	2310      	movs	r3, #16
 80088ee:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80088f2:	bf04      	itt	eq
 80088f4:	0200      	lsleq	r0, r0, #8
 80088f6:	3308      	addeq	r3, #8
 80088f8:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80088fc:	bf04      	itt	eq
 80088fe:	0100      	lsleq	r0, r0, #4
 8008900:	3304      	addeq	r3, #4
 8008902:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8008906:	bf04      	itt	eq
 8008908:	0080      	lsleq	r0, r0, #2
 800890a:	3302      	addeq	r3, #2
 800890c:	2800      	cmp	r0, #0
 800890e:	db05      	blt.n	800891c <__hi0bits+0x38>
 8008910:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8008914:	f103 0301 	add.w	r3, r3, #1
 8008918:	bf08      	it	eq
 800891a:	2320      	moveq	r3, #32
 800891c:	4618      	mov	r0, r3
 800891e:	4770      	bx	lr
 8008920:	2300      	movs	r3, #0
 8008922:	e7e4      	b.n	80088ee <__hi0bits+0xa>

08008924 <__lo0bits>:
 8008924:	6803      	ldr	r3, [r0, #0]
 8008926:	f013 0207 	ands.w	r2, r3, #7
 800892a:	4601      	mov	r1, r0
 800892c:	d00b      	beq.n	8008946 <__lo0bits+0x22>
 800892e:	07da      	lsls	r2, r3, #31
 8008930:	d423      	bmi.n	800897a <__lo0bits+0x56>
 8008932:	0798      	lsls	r0, r3, #30
 8008934:	bf49      	itett	mi
 8008936:	085b      	lsrmi	r3, r3, #1
 8008938:	089b      	lsrpl	r3, r3, #2
 800893a:	2001      	movmi	r0, #1
 800893c:	600b      	strmi	r3, [r1, #0]
 800893e:	bf5c      	itt	pl
 8008940:	600b      	strpl	r3, [r1, #0]
 8008942:	2002      	movpl	r0, #2
 8008944:	4770      	bx	lr
 8008946:	b298      	uxth	r0, r3
 8008948:	b9a8      	cbnz	r0, 8008976 <__lo0bits+0x52>
 800894a:	0c1b      	lsrs	r3, r3, #16
 800894c:	2010      	movs	r0, #16
 800894e:	b2da      	uxtb	r2, r3
 8008950:	b90a      	cbnz	r2, 8008956 <__lo0bits+0x32>
 8008952:	3008      	adds	r0, #8
 8008954:	0a1b      	lsrs	r3, r3, #8
 8008956:	071a      	lsls	r2, r3, #28
 8008958:	bf04      	itt	eq
 800895a:	091b      	lsreq	r3, r3, #4
 800895c:	3004      	addeq	r0, #4
 800895e:	079a      	lsls	r2, r3, #30
 8008960:	bf04      	itt	eq
 8008962:	089b      	lsreq	r3, r3, #2
 8008964:	3002      	addeq	r0, #2
 8008966:	07da      	lsls	r2, r3, #31
 8008968:	d403      	bmi.n	8008972 <__lo0bits+0x4e>
 800896a:	085b      	lsrs	r3, r3, #1
 800896c:	f100 0001 	add.w	r0, r0, #1
 8008970:	d005      	beq.n	800897e <__lo0bits+0x5a>
 8008972:	600b      	str	r3, [r1, #0]
 8008974:	4770      	bx	lr
 8008976:	4610      	mov	r0, r2
 8008978:	e7e9      	b.n	800894e <__lo0bits+0x2a>
 800897a:	2000      	movs	r0, #0
 800897c:	4770      	bx	lr
 800897e:	2020      	movs	r0, #32
 8008980:	4770      	bx	lr
	...

08008984 <__i2b>:
 8008984:	b510      	push	{r4, lr}
 8008986:	460c      	mov	r4, r1
 8008988:	2101      	movs	r1, #1
 800898a:	f7ff feb9 	bl	8008700 <_Balloc>
 800898e:	4602      	mov	r2, r0
 8008990:	b928      	cbnz	r0, 800899e <__i2b+0x1a>
 8008992:	4b05      	ldr	r3, [pc, #20]	; (80089a8 <__i2b+0x24>)
 8008994:	4805      	ldr	r0, [pc, #20]	; (80089ac <__i2b+0x28>)
 8008996:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800899a:	f000 ffaf 	bl	80098fc <__assert_func>
 800899e:	2301      	movs	r3, #1
 80089a0:	6144      	str	r4, [r0, #20]
 80089a2:	6103      	str	r3, [r0, #16]
 80089a4:	bd10      	pop	{r4, pc}
 80089a6:	bf00      	nop
 80089a8:	08009f90 	.word	0x08009f90
 80089ac:	0800a080 	.word	0x0800a080

080089b0 <__multiply>:
 80089b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80089b4:	4691      	mov	r9, r2
 80089b6:	690a      	ldr	r2, [r1, #16]
 80089b8:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80089bc:	429a      	cmp	r2, r3
 80089be:	bfb8      	it	lt
 80089c0:	460b      	movlt	r3, r1
 80089c2:	460c      	mov	r4, r1
 80089c4:	bfbc      	itt	lt
 80089c6:	464c      	movlt	r4, r9
 80089c8:	4699      	movlt	r9, r3
 80089ca:	6927      	ldr	r7, [r4, #16]
 80089cc:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80089d0:	68a3      	ldr	r3, [r4, #8]
 80089d2:	6861      	ldr	r1, [r4, #4]
 80089d4:	eb07 060a 	add.w	r6, r7, sl
 80089d8:	42b3      	cmp	r3, r6
 80089da:	b085      	sub	sp, #20
 80089dc:	bfb8      	it	lt
 80089de:	3101      	addlt	r1, #1
 80089e0:	f7ff fe8e 	bl	8008700 <_Balloc>
 80089e4:	b930      	cbnz	r0, 80089f4 <__multiply+0x44>
 80089e6:	4602      	mov	r2, r0
 80089e8:	4b44      	ldr	r3, [pc, #272]	; (8008afc <__multiply+0x14c>)
 80089ea:	4845      	ldr	r0, [pc, #276]	; (8008b00 <__multiply+0x150>)
 80089ec:	f240 115d 	movw	r1, #349	; 0x15d
 80089f0:	f000 ff84 	bl	80098fc <__assert_func>
 80089f4:	f100 0514 	add.w	r5, r0, #20
 80089f8:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80089fc:	462b      	mov	r3, r5
 80089fe:	2200      	movs	r2, #0
 8008a00:	4543      	cmp	r3, r8
 8008a02:	d321      	bcc.n	8008a48 <__multiply+0x98>
 8008a04:	f104 0314 	add.w	r3, r4, #20
 8008a08:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8008a0c:	f109 0314 	add.w	r3, r9, #20
 8008a10:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8008a14:	9202      	str	r2, [sp, #8]
 8008a16:	1b3a      	subs	r2, r7, r4
 8008a18:	3a15      	subs	r2, #21
 8008a1a:	f022 0203 	bic.w	r2, r2, #3
 8008a1e:	3204      	adds	r2, #4
 8008a20:	f104 0115 	add.w	r1, r4, #21
 8008a24:	428f      	cmp	r7, r1
 8008a26:	bf38      	it	cc
 8008a28:	2204      	movcc	r2, #4
 8008a2a:	9201      	str	r2, [sp, #4]
 8008a2c:	9a02      	ldr	r2, [sp, #8]
 8008a2e:	9303      	str	r3, [sp, #12]
 8008a30:	429a      	cmp	r2, r3
 8008a32:	d80c      	bhi.n	8008a4e <__multiply+0x9e>
 8008a34:	2e00      	cmp	r6, #0
 8008a36:	dd03      	ble.n	8008a40 <__multiply+0x90>
 8008a38:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8008a3c:	2b00      	cmp	r3, #0
 8008a3e:	d05a      	beq.n	8008af6 <__multiply+0x146>
 8008a40:	6106      	str	r6, [r0, #16]
 8008a42:	b005      	add	sp, #20
 8008a44:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008a48:	f843 2b04 	str.w	r2, [r3], #4
 8008a4c:	e7d8      	b.n	8008a00 <__multiply+0x50>
 8008a4e:	f8b3 a000 	ldrh.w	sl, [r3]
 8008a52:	f1ba 0f00 	cmp.w	sl, #0
 8008a56:	d024      	beq.n	8008aa2 <__multiply+0xf2>
 8008a58:	f104 0e14 	add.w	lr, r4, #20
 8008a5c:	46a9      	mov	r9, r5
 8008a5e:	f04f 0c00 	mov.w	ip, #0
 8008a62:	f85e 2b04 	ldr.w	r2, [lr], #4
 8008a66:	f8d9 1000 	ldr.w	r1, [r9]
 8008a6a:	fa1f fb82 	uxth.w	fp, r2
 8008a6e:	b289      	uxth	r1, r1
 8008a70:	fb0a 110b 	mla	r1, sl, fp, r1
 8008a74:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8008a78:	f8d9 2000 	ldr.w	r2, [r9]
 8008a7c:	4461      	add	r1, ip
 8008a7e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8008a82:	fb0a c20b 	mla	r2, sl, fp, ip
 8008a86:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8008a8a:	b289      	uxth	r1, r1
 8008a8c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8008a90:	4577      	cmp	r7, lr
 8008a92:	f849 1b04 	str.w	r1, [r9], #4
 8008a96:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8008a9a:	d8e2      	bhi.n	8008a62 <__multiply+0xb2>
 8008a9c:	9a01      	ldr	r2, [sp, #4]
 8008a9e:	f845 c002 	str.w	ip, [r5, r2]
 8008aa2:	9a03      	ldr	r2, [sp, #12]
 8008aa4:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8008aa8:	3304      	adds	r3, #4
 8008aaa:	f1b9 0f00 	cmp.w	r9, #0
 8008aae:	d020      	beq.n	8008af2 <__multiply+0x142>
 8008ab0:	6829      	ldr	r1, [r5, #0]
 8008ab2:	f104 0c14 	add.w	ip, r4, #20
 8008ab6:	46ae      	mov	lr, r5
 8008ab8:	f04f 0a00 	mov.w	sl, #0
 8008abc:	f8bc b000 	ldrh.w	fp, [ip]
 8008ac0:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8008ac4:	fb09 220b 	mla	r2, r9, fp, r2
 8008ac8:	4492      	add	sl, r2
 8008aca:	b289      	uxth	r1, r1
 8008acc:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8008ad0:	f84e 1b04 	str.w	r1, [lr], #4
 8008ad4:	f85c 2b04 	ldr.w	r2, [ip], #4
 8008ad8:	f8be 1000 	ldrh.w	r1, [lr]
 8008adc:	0c12      	lsrs	r2, r2, #16
 8008ade:	fb09 1102 	mla	r1, r9, r2, r1
 8008ae2:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8008ae6:	4567      	cmp	r7, ip
 8008ae8:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8008aec:	d8e6      	bhi.n	8008abc <__multiply+0x10c>
 8008aee:	9a01      	ldr	r2, [sp, #4]
 8008af0:	50a9      	str	r1, [r5, r2]
 8008af2:	3504      	adds	r5, #4
 8008af4:	e79a      	b.n	8008a2c <__multiply+0x7c>
 8008af6:	3e01      	subs	r6, #1
 8008af8:	e79c      	b.n	8008a34 <__multiply+0x84>
 8008afa:	bf00      	nop
 8008afc:	08009f90 	.word	0x08009f90
 8008b00:	0800a080 	.word	0x0800a080

08008b04 <__pow5mult>:
 8008b04:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008b08:	4615      	mov	r5, r2
 8008b0a:	f012 0203 	ands.w	r2, r2, #3
 8008b0e:	4606      	mov	r6, r0
 8008b10:	460f      	mov	r7, r1
 8008b12:	d007      	beq.n	8008b24 <__pow5mult+0x20>
 8008b14:	4c25      	ldr	r4, [pc, #148]	; (8008bac <__pow5mult+0xa8>)
 8008b16:	3a01      	subs	r2, #1
 8008b18:	2300      	movs	r3, #0
 8008b1a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008b1e:	f7ff fe51 	bl	80087c4 <__multadd>
 8008b22:	4607      	mov	r7, r0
 8008b24:	10ad      	asrs	r5, r5, #2
 8008b26:	d03d      	beq.n	8008ba4 <__pow5mult+0xa0>
 8008b28:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8008b2a:	b97c      	cbnz	r4, 8008b4c <__pow5mult+0x48>
 8008b2c:	2010      	movs	r0, #16
 8008b2e:	f7ff fdbf 	bl	80086b0 <malloc>
 8008b32:	4602      	mov	r2, r0
 8008b34:	6270      	str	r0, [r6, #36]	; 0x24
 8008b36:	b928      	cbnz	r0, 8008b44 <__pow5mult+0x40>
 8008b38:	4b1d      	ldr	r3, [pc, #116]	; (8008bb0 <__pow5mult+0xac>)
 8008b3a:	481e      	ldr	r0, [pc, #120]	; (8008bb4 <__pow5mult+0xb0>)
 8008b3c:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8008b40:	f000 fedc 	bl	80098fc <__assert_func>
 8008b44:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008b48:	6004      	str	r4, [r0, #0]
 8008b4a:	60c4      	str	r4, [r0, #12]
 8008b4c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8008b50:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008b54:	b94c      	cbnz	r4, 8008b6a <__pow5mult+0x66>
 8008b56:	f240 2171 	movw	r1, #625	; 0x271
 8008b5a:	4630      	mov	r0, r6
 8008b5c:	f7ff ff12 	bl	8008984 <__i2b>
 8008b60:	2300      	movs	r3, #0
 8008b62:	f8c8 0008 	str.w	r0, [r8, #8]
 8008b66:	4604      	mov	r4, r0
 8008b68:	6003      	str	r3, [r0, #0]
 8008b6a:	f04f 0900 	mov.w	r9, #0
 8008b6e:	07eb      	lsls	r3, r5, #31
 8008b70:	d50a      	bpl.n	8008b88 <__pow5mult+0x84>
 8008b72:	4639      	mov	r1, r7
 8008b74:	4622      	mov	r2, r4
 8008b76:	4630      	mov	r0, r6
 8008b78:	f7ff ff1a 	bl	80089b0 <__multiply>
 8008b7c:	4639      	mov	r1, r7
 8008b7e:	4680      	mov	r8, r0
 8008b80:	4630      	mov	r0, r6
 8008b82:	f7ff fdfd 	bl	8008780 <_Bfree>
 8008b86:	4647      	mov	r7, r8
 8008b88:	106d      	asrs	r5, r5, #1
 8008b8a:	d00b      	beq.n	8008ba4 <__pow5mult+0xa0>
 8008b8c:	6820      	ldr	r0, [r4, #0]
 8008b8e:	b938      	cbnz	r0, 8008ba0 <__pow5mult+0x9c>
 8008b90:	4622      	mov	r2, r4
 8008b92:	4621      	mov	r1, r4
 8008b94:	4630      	mov	r0, r6
 8008b96:	f7ff ff0b 	bl	80089b0 <__multiply>
 8008b9a:	6020      	str	r0, [r4, #0]
 8008b9c:	f8c0 9000 	str.w	r9, [r0]
 8008ba0:	4604      	mov	r4, r0
 8008ba2:	e7e4      	b.n	8008b6e <__pow5mult+0x6a>
 8008ba4:	4638      	mov	r0, r7
 8008ba6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008baa:	bf00      	nop
 8008bac:	0800a1d0 	.word	0x0800a1d0
 8008bb0:	08009f1e 	.word	0x08009f1e
 8008bb4:	0800a080 	.word	0x0800a080

08008bb8 <__lshift>:
 8008bb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008bbc:	460c      	mov	r4, r1
 8008bbe:	6849      	ldr	r1, [r1, #4]
 8008bc0:	6923      	ldr	r3, [r4, #16]
 8008bc2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008bc6:	68a3      	ldr	r3, [r4, #8]
 8008bc8:	4607      	mov	r7, r0
 8008bca:	4691      	mov	r9, r2
 8008bcc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008bd0:	f108 0601 	add.w	r6, r8, #1
 8008bd4:	42b3      	cmp	r3, r6
 8008bd6:	db0b      	blt.n	8008bf0 <__lshift+0x38>
 8008bd8:	4638      	mov	r0, r7
 8008bda:	f7ff fd91 	bl	8008700 <_Balloc>
 8008bde:	4605      	mov	r5, r0
 8008be0:	b948      	cbnz	r0, 8008bf6 <__lshift+0x3e>
 8008be2:	4602      	mov	r2, r0
 8008be4:	4b2a      	ldr	r3, [pc, #168]	; (8008c90 <__lshift+0xd8>)
 8008be6:	482b      	ldr	r0, [pc, #172]	; (8008c94 <__lshift+0xdc>)
 8008be8:	f240 11d9 	movw	r1, #473	; 0x1d9
 8008bec:	f000 fe86 	bl	80098fc <__assert_func>
 8008bf0:	3101      	adds	r1, #1
 8008bf2:	005b      	lsls	r3, r3, #1
 8008bf4:	e7ee      	b.n	8008bd4 <__lshift+0x1c>
 8008bf6:	2300      	movs	r3, #0
 8008bf8:	f100 0114 	add.w	r1, r0, #20
 8008bfc:	f100 0210 	add.w	r2, r0, #16
 8008c00:	4618      	mov	r0, r3
 8008c02:	4553      	cmp	r3, sl
 8008c04:	db37      	blt.n	8008c76 <__lshift+0xbe>
 8008c06:	6920      	ldr	r0, [r4, #16]
 8008c08:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008c0c:	f104 0314 	add.w	r3, r4, #20
 8008c10:	f019 091f 	ands.w	r9, r9, #31
 8008c14:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008c18:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8008c1c:	d02f      	beq.n	8008c7e <__lshift+0xc6>
 8008c1e:	f1c9 0e20 	rsb	lr, r9, #32
 8008c22:	468a      	mov	sl, r1
 8008c24:	f04f 0c00 	mov.w	ip, #0
 8008c28:	681a      	ldr	r2, [r3, #0]
 8008c2a:	fa02 f209 	lsl.w	r2, r2, r9
 8008c2e:	ea42 020c 	orr.w	r2, r2, ip
 8008c32:	f84a 2b04 	str.w	r2, [sl], #4
 8008c36:	f853 2b04 	ldr.w	r2, [r3], #4
 8008c3a:	4298      	cmp	r0, r3
 8008c3c:	fa22 fc0e 	lsr.w	ip, r2, lr
 8008c40:	d8f2      	bhi.n	8008c28 <__lshift+0x70>
 8008c42:	1b03      	subs	r3, r0, r4
 8008c44:	3b15      	subs	r3, #21
 8008c46:	f023 0303 	bic.w	r3, r3, #3
 8008c4a:	3304      	adds	r3, #4
 8008c4c:	f104 0215 	add.w	r2, r4, #21
 8008c50:	4290      	cmp	r0, r2
 8008c52:	bf38      	it	cc
 8008c54:	2304      	movcc	r3, #4
 8008c56:	f841 c003 	str.w	ip, [r1, r3]
 8008c5a:	f1bc 0f00 	cmp.w	ip, #0
 8008c5e:	d001      	beq.n	8008c64 <__lshift+0xac>
 8008c60:	f108 0602 	add.w	r6, r8, #2
 8008c64:	3e01      	subs	r6, #1
 8008c66:	4638      	mov	r0, r7
 8008c68:	612e      	str	r6, [r5, #16]
 8008c6a:	4621      	mov	r1, r4
 8008c6c:	f7ff fd88 	bl	8008780 <_Bfree>
 8008c70:	4628      	mov	r0, r5
 8008c72:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008c76:	f842 0f04 	str.w	r0, [r2, #4]!
 8008c7a:	3301      	adds	r3, #1
 8008c7c:	e7c1      	b.n	8008c02 <__lshift+0x4a>
 8008c7e:	3904      	subs	r1, #4
 8008c80:	f853 2b04 	ldr.w	r2, [r3], #4
 8008c84:	f841 2f04 	str.w	r2, [r1, #4]!
 8008c88:	4298      	cmp	r0, r3
 8008c8a:	d8f9      	bhi.n	8008c80 <__lshift+0xc8>
 8008c8c:	e7ea      	b.n	8008c64 <__lshift+0xac>
 8008c8e:	bf00      	nop
 8008c90:	08009f90 	.word	0x08009f90
 8008c94:	0800a080 	.word	0x0800a080

08008c98 <__mcmp>:
 8008c98:	b530      	push	{r4, r5, lr}
 8008c9a:	6902      	ldr	r2, [r0, #16]
 8008c9c:	690c      	ldr	r4, [r1, #16]
 8008c9e:	1b12      	subs	r2, r2, r4
 8008ca0:	d10e      	bne.n	8008cc0 <__mcmp+0x28>
 8008ca2:	f100 0314 	add.w	r3, r0, #20
 8008ca6:	3114      	adds	r1, #20
 8008ca8:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8008cac:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8008cb0:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8008cb4:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8008cb8:	42a5      	cmp	r5, r4
 8008cba:	d003      	beq.n	8008cc4 <__mcmp+0x2c>
 8008cbc:	d305      	bcc.n	8008cca <__mcmp+0x32>
 8008cbe:	2201      	movs	r2, #1
 8008cc0:	4610      	mov	r0, r2
 8008cc2:	bd30      	pop	{r4, r5, pc}
 8008cc4:	4283      	cmp	r3, r0
 8008cc6:	d3f3      	bcc.n	8008cb0 <__mcmp+0x18>
 8008cc8:	e7fa      	b.n	8008cc0 <__mcmp+0x28>
 8008cca:	f04f 32ff 	mov.w	r2, #4294967295
 8008cce:	e7f7      	b.n	8008cc0 <__mcmp+0x28>

08008cd0 <__mdiff>:
 8008cd0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008cd4:	460c      	mov	r4, r1
 8008cd6:	4606      	mov	r6, r0
 8008cd8:	4611      	mov	r1, r2
 8008cda:	4620      	mov	r0, r4
 8008cdc:	4690      	mov	r8, r2
 8008cde:	f7ff ffdb 	bl	8008c98 <__mcmp>
 8008ce2:	1e05      	subs	r5, r0, #0
 8008ce4:	d110      	bne.n	8008d08 <__mdiff+0x38>
 8008ce6:	4629      	mov	r1, r5
 8008ce8:	4630      	mov	r0, r6
 8008cea:	f7ff fd09 	bl	8008700 <_Balloc>
 8008cee:	b930      	cbnz	r0, 8008cfe <__mdiff+0x2e>
 8008cf0:	4b3a      	ldr	r3, [pc, #232]	; (8008ddc <__mdiff+0x10c>)
 8008cf2:	4602      	mov	r2, r0
 8008cf4:	f240 2132 	movw	r1, #562	; 0x232
 8008cf8:	4839      	ldr	r0, [pc, #228]	; (8008de0 <__mdiff+0x110>)
 8008cfa:	f000 fdff 	bl	80098fc <__assert_func>
 8008cfe:	2301      	movs	r3, #1
 8008d00:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008d04:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008d08:	bfa4      	itt	ge
 8008d0a:	4643      	movge	r3, r8
 8008d0c:	46a0      	movge	r8, r4
 8008d0e:	4630      	mov	r0, r6
 8008d10:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8008d14:	bfa6      	itte	ge
 8008d16:	461c      	movge	r4, r3
 8008d18:	2500      	movge	r5, #0
 8008d1a:	2501      	movlt	r5, #1
 8008d1c:	f7ff fcf0 	bl	8008700 <_Balloc>
 8008d20:	b920      	cbnz	r0, 8008d2c <__mdiff+0x5c>
 8008d22:	4b2e      	ldr	r3, [pc, #184]	; (8008ddc <__mdiff+0x10c>)
 8008d24:	4602      	mov	r2, r0
 8008d26:	f44f 7110 	mov.w	r1, #576	; 0x240
 8008d2a:	e7e5      	b.n	8008cf8 <__mdiff+0x28>
 8008d2c:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8008d30:	6926      	ldr	r6, [r4, #16]
 8008d32:	60c5      	str	r5, [r0, #12]
 8008d34:	f104 0914 	add.w	r9, r4, #20
 8008d38:	f108 0514 	add.w	r5, r8, #20
 8008d3c:	f100 0e14 	add.w	lr, r0, #20
 8008d40:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8008d44:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8008d48:	f108 0210 	add.w	r2, r8, #16
 8008d4c:	46f2      	mov	sl, lr
 8008d4e:	2100      	movs	r1, #0
 8008d50:	f859 3b04 	ldr.w	r3, [r9], #4
 8008d54:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8008d58:	fa1f f883 	uxth.w	r8, r3
 8008d5c:	fa11 f18b 	uxtah	r1, r1, fp
 8008d60:	0c1b      	lsrs	r3, r3, #16
 8008d62:	eba1 0808 	sub.w	r8, r1, r8
 8008d66:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8008d6a:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8008d6e:	fa1f f888 	uxth.w	r8, r8
 8008d72:	1419      	asrs	r1, r3, #16
 8008d74:	454e      	cmp	r6, r9
 8008d76:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8008d7a:	f84a 3b04 	str.w	r3, [sl], #4
 8008d7e:	d8e7      	bhi.n	8008d50 <__mdiff+0x80>
 8008d80:	1b33      	subs	r3, r6, r4
 8008d82:	3b15      	subs	r3, #21
 8008d84:	f023 0303 	bic.w	r3, r3, #3
 8008d88:	3304      	adds	r3, #4
 8008d8a:	3415      	adds	r4, #21
 8008d8c:	42a6      	cmp	r6, r4
 8008d8e:	bf38      	it	cc
 8008d90:	2304      	movcc	r3, #4
 8008d92:	441d      	add	r5, r3
 8008d94:	4473      	add	r3, lr
 8008d96:	469e      	mov	lr, r3
 8008d98:	462e      	mov	r6, r5
 8008d9a:	4566      	cmp	r6, ip
 8008d9c:	d30e      	bcc.n	8008dbc <__mdiff+0xec>
 8008d9e:	f10c 0203 	add.w	r2, ip, #3
 8008da2:	1b52      	subs	r2, r2, r5
 8008da4:	f022 0203 	bic.w	r2, r2, #3
 8008da8:	3d03      	subs	r5, #3
 8008daa:	45ac      	cmp	ip, r5
 8008dac:	bf38      	it	cc
 8008dae:	2200      	movcc	r2, #0
 8008db0:	441a      	add	r2, r3
 8008db2:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8008db6:	b17b      	cbz	r3, 8008dd8 <__mdiff+0x108>
 8008db8:	6107      	str	r7, [r0, #16]
 8008dba:	e7a3      	b.n	8008d04 <__mdiff+0x34>
 8008dbc:	f856 8b04 	ldr.w	r8, [r6], #4
 8008dc0:	fa11 f288 	uxtah	r2, r1, r8
 8008dc4:	1414      	asrs	r4, r2, #16
 8008dc6:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8008dca:	b292      	uxth	r2, r2
 8008dcc:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8008dd0:	f84e 2b04 	str.w	r2, [lr], #4
 8008dd4:	1421      	asrs	r1, r4, #16
 8008dd6:	e7e0      	b.n	8008d9a <__mdiff+0xca>
 8008dd8:	3f01      	subs	r7, #1
 8008dda:	e7ea      	b.n	8008db2 <__mdiff+0xe2>
 8008ddc:	08009f90 	.word	0x08009f90
 8008de0:	0800a080 	.word	0x0800a080

08008de4 <__ulp>:
 8008de4:	b082      	sub	sp, #8
 8008de6:	ed8d 0b00 	vstr	d0, [sp]
 8008dea:	9b01      	ldr	r3, [sp, #4]
 8008dec:	4912      	ldr	r1, [pc, #72]	; (8008e38 <__ulp+0x54>)
 8008dee:	4019      	ands	r1, r3
 8008df0:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 8008df4:	2900      	cmp	r1, #0
 8008df6:	dd05      	ble.n	8008e04 <__ulp+0x20>
 8008df8:	2200      	movs	r2, #0
 8008dfa:	460b      	mov	r3, r1
 8008dfc:	ec43 2b10 	vmov	d0, r2, r3
 8008e00:	b002      	add	sp, #8
 8008e02:	4770      	bx	lr
 8008e04:	4249      	negs	r1, r1
 8008e06:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 8008e0a:	ea4f 5021 	mov.w	r0, r1, asr #20
 8008e0e:	f04f 0200 	mov.w	r2, #0
 8008e12:	f04f 0300 	mov.w	r3, #0
 8008e16:	da04      	bge.n	8008e22 <__ulp+0x3e>
 8008e18:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 8008e1c:	fa41 f300 	asr.w	r3, r1, r0
 8008e20:	e7ec      	b.n	8008dfc <__ulp+0x18>
 8008e22:	f1a0 0114 	sub.w	r1, r0, #20
 8008e26:	291e      	cmp	r1, #30
 8008e28:	bfda      	itte	le
 8008e2a:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 8008e2e:	fa20 f101 	lsrle.w	r1, r0, r1
 8008e32:	2101      	movgt	r1, #1
 8008e34:	460a      	mov	r2, r1
 8008e36:	e7e1      	b.n	8008dfc <__ulp+0x18>
 8008e38:	7ff00000 	.word	0x7ff00000

08008e3c <__b2d>:
 8008e3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008e3e:	6905      	ldr	r5, [r0, #16]
 8008e40:	f100 0714 	add.w	r7, r0, #20
 8008e44:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8008e48:	1f2e      	subs	r6, r5, #4
 8008e4a:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8008e4e:	4620      	mov	r0, r4
 8008e50:	f7ff fd48 	bl	80088e4 <__hi0bits>
 8008e54:	f1c0 0320 	rsb	r3, r0, #32
 8008e58:	280a      	cmp	r0, #10
 8008e5a:	f8df c07c 	ldr.w	ip, [pc, #124]	; 8008ed8 <__b2d+0x9c>
 8008e5e:	600b      	str	r3, [r1, #0]
 8008e60:	dc14      	bgt.n	8008e8c <__b2d+0x50>
 8008e62:	f1c0 0e0b 	rsb	lr, r0, #11
 8008e66:	fa24 f10e 	lsr.w	r1, r4, lr
 8008e6a:	42b7      	cmp	r7, r6
 8008e6c:	ea41 030c 	orr.w	r3, r1, ip
 8008e70:	bf34      	ite	cc
 8008e72:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8008e76:	2100      	movcs	r1, #0
 8008e78:	3015      	adds	r0, #21
 8008e7a:	fa04 f000 	lsl.w	r0, r4, r0
 8008e7e:	fa21 f10e 	lsr.w	r1, r1, lr
 8008e82:	ea40 0201 	orr.w	r2, r0, r1
 8008e86:	ec43 2b10 	vmov	d0, r2, r3
 8008e8a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008e8c:	42b7      	cmp	r7, r6
 8008e8e:	bf3a      	itte	cc
 8008e90:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8008e94:	f1a5 0608 	subcc.w	r6, r5, #8
 8008e98:	2100      	movcs	r1, #0
 8008e9a:	380b      	subs	r0, #11
 8008e9c:	d017      	beq.n	8008ece <__b2d+0x92>
 8008e9e:	f1c0 0c20 	rsb	ip, r0, #32
 8008ea2:	fa04 f500 	lsl.w	r5, r4, r0
 8008ea6:	42be      	cmp	r6, r7
 8008ea8:	fa21 f40c 	lsr.w	r4, r1, ip
 8008eac:	ea45 0504 	orr.w	r5, r5, r4
 8008eb0:	bf8c      	ite	hi
 8008eb2:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 8008eb6:	2400      	movls	r4, #0
 8008eb8:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 8008ebc:	fa01 f000 	lsl.w	r0, r1, r0
 8008ec0:	fa24 f40c 	lsr.w	r4, r4, ip
 8008ec4:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8008ec8:	ea40 0204 	orr.w	r2, r0, r4
 8008ecc:	e7db      	b.n	8008e86 <__b2d+0x4a>
 8008ece:	ea44 030c 	orr.w	r3, r4, ip
 8008ed2:	460a      	mov	r2, r1
 8008ed4:	e7d7      	b.n	8008e86 <__b2d+0x4a>
 8008ed6:	bf00      	nop
 8008ed8:	3ff00000 	.word	0x3ff00000

08008edc <__d2b>:
 8008edc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008ee0:	4689      	mov	r9, r1
 8008ee2:	2101      	movs	r1, #1
 8008ee4:	ec57 6b10 	vmov	r6, r7, d0
 8008ee8:	4690      	mov	r8, r2
 8008eea:	f7ff fc09 	bl	8008700 <_Balloc>
 8008eee:	4604      	mov	r4, r0
 8008ef0:	b930      	cbnz	r0, 8008f00 <__d2b+0x24>
 8008ef2:	4602      	mov	r2, r0
 8008ef4:	4b25      	ldr	r3, [pc, #148]	; (8008f8c <__d2b+0xb0>)
 8008ef6:	4826      	ldr	r0, [pc, #152]	; (8008f90 <__d2b+0xb4>)
 8008ef8:	f240 310a 	movw	r1, #778	; 0x30a
 8008efc:	f000 fcfe 	bl	80098fc <__assert_func>
 8008f00:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8008f04:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8008f08:	bb35      	cbnz	r5, 8008f58 <__d2b+0x7c>
 8008f0a:	2e00      	cmp	r6, #0
 8008f0c:	9301      	str	r3, [sp, #4]
 8008f0e:	d028      	beq.n	8008f62 <__d2b+0x86>
 8008f10:	4668      	mov	r0, sp
 8008f12:	9600      	str	r6, [sp, #0]
 8008f14:	f7ff fd06 	bl	8008924 <__lo0bits>
 8008f18:	9900      	ldr	r1, [sp, #0]
 8008f1a:	b300      	cbz	r0, 8008f5e <__d2b+0x82>
 8008f1c:	9a01      	ldr	r2, [sp, #4]
 8008f1e:	f1c0 0320 	rsb	r3, r0, #32
 8008f22:	fa02 f303 	lsl.w	r3, r2, r3
 8008f26:	430b      	orrs	r3, r1
 8008f28:	40c2      	lsrs	r2, r0
 8008f2a:	6163      	str	r3, [r4, #20]
 8008f2c:	9201      	str	r2, [sp, #4]
 8008f2e:	9b01      	ldr	r3, [sp, #4]
 8008f30:	61a3      	str	r3, [r4, #24]
 8008f32:	2b00      	cmp	r3, #0
 8008f34:	bf14      	ite	ne
 8008f36:	2202      	movne	r2, #2
 8008f38:	2201      	moveq	r2, #1
 8008f3a:	6122      	str	r2, [r4, #16]
 8008f3c:	b1d5      	cbz	r5, 8008f74 <__d2b+0x98>
 8008f3e:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8008f42:	4405      	add	r5, r0
 8008f44:	f8c9 5000 	str.w	r5, [r9]
 8008f48:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8008f4c:	f8c8 0000 	str.w	r0, [r8]
 8008f50:	4620      	mov	r0, r4
 8008f52:	b003      	add	sp, #12
 8008f54:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008f58:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008f5c:	e7d5      	b.n	8008f0a <__d2b+0x2e>
 8008f5e:	6161      	str	r1, [r4, #20]
 8008f60:	e7e5      	b.n	8008f2e <__d2b+0x52>
 8008f62:	a801      	add	r0, sp, #4
 8008f64:	f7ff fcde 	bl	8008924 <__lo0bits>
 8008f68:	9b01      	ldr	r3, [sp, #4]
 8008f6a:	6163      	str	r3, [r4, #20]
 8008f6c:	2201      	movs	r2, #1
 8008f6e:	6122      	str	r2, [r4, #16]
 8008f70:	3020      	adds	r0, #32
 8008f72:	e7e3      	b.n	8008f3c <__d2b+0x60>
 8008f74:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008f78:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8008f7c:	f8c9 0000 	str.w	r0, [r9]
 8008f80:	6918      	ldr	r0, [r3, #16]
 8008f82:	f7ff fcaf 	bl	80088e4 <__hi0bits>
 8008f86:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8008f8a:	e7df      	b.n	8008f4c <__d2b+0x70>
 8008f8c:	08009f90 	.word	0x08009f90
 8008f90:	0800a080 	.word	0x0800a080

08008f94 <__ratio>:
 8008f94:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f98:	4688      	mov	r8, r1
 8008f9a:	4669      	mov	r1, sp
 8008f9c:	4681      	mov	r9, r0
 8008f9e:	f7ff ff4d 	bl	8008e3c <__b2d>
 8008fa2:	a901      	add	r1, sp, #4
 8008fa4:	4640      	mov	r0, r8
 8008fa6:	ec55 4b10 	vmov	r4, r5, d0
 8008faa:	f7ff ff47 	bl	8008e3c <__b2d>
 8008fae:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8008fb2:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8008fb6:	eba3 0c02 	sub.w	ip, r3, r2
 8008fba:	e9dd 3200 	ldrd	r3, r2, [sp]
 8008fbe:	1a9b      	subs	r3, r3, r2
 8008fc0:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8008fc4:	ec51 0b10 	vmov	r0, r1, d0
 8008fc8:	2b00      	cmp	r3, #0
 8008fca:	bfd6      	itet	le
 8008fcc:	460a      	movle	r2, r1
 8008fce:	462a      	movgt	r2, r5
 8008fd0:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8008fd4:	468b      	mov	fp, r1
 8008fd6:	462f      	mov	r7, r5
 8008fd8:	bfd4      	ite	le
 8008fda:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 8008fde:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8008fe2:	4620      	mov	r0, r4
 8008fe4:	ee10 2a10 	vmov	r2, s0
 8008fe8:	465b      	mov	r3, fp
 8008fea:	4639      	mov	r1, r7
 8008fec:	f7f7 fc3e 	bl	800086c <__aeabi_ddiv>
 8008ff0:	ec41 0b10 	vmov	d0, r0, r1
 8008ff4:	b003      	add	sp, #12
 8008ff6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08008ffa <__copybits>:
 8008ffa:	3901      	subs	r1, #1
 8008ffc:	b570      	push	{r4, r5, r6, lr}
 8008ffe:	1149      	asrs	r1, r1, #5
 8009000:	6914      	ldr	r4, [r2, #16]
 8009002:	3101      	adds	r1, #1
 8009004:	f102 0314 	add.w	r3, r2, #20
 8009008:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800900c:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8009010:	1f05      	subs	r5, r0, #4
 8009012:	42a3      	cmp	r3, r4
 8009014:	d30c      	bcc.n	8009030 <__copybits+0x36>
 8009016:	1aa3      	subs	r3, r4, r2
 8009018:	3b11      	subs	r3, #17
 800901a:	f023 0303 	bic.w	r3, r3, #3
 800901e:	3211      	adds	r2, #17
 8009020:	42a2      	cmp	r2, r4
 8009022:	bf88      	it	hi
 8009024:	2300      	movhi	r3, #0
 8009026:	4418      	add	r0, r3
 8009028:	2300      	movs	r3, #0
 800902a:	4288      	cmp	r0, r1
 800902c:	d305      	bcc.n	800903a <__copybits+0x40>
 800902e:	bd70      	pop	{r4, r5, r6, pc}
 8009030:	f853 6b04 	ldr.w	r6, [r3], #4
 8009034:	f845 6f04 	str.w	r6, [r5, #4]!
 8009038:	e7eb      	b.n	8009012 <__copybits+0x18>
 800903a:	f840 3b04 	str.w	r3, [r0], #4
 800903e:	e7f4      	b.n	800902a <__copybits+0x30>

08009040 <__any_on>:
 8009040:	f100 0214 	add.w	r2, r0, #20
 8009044:	6900      	ldr	r0, [r0, #16]
 8009046:	114b      	asrs	r3, r1, #5
 8009048:	4298      	cmp	r0, r3
 800904a:	b510      	push	{r4, lr}
 800904c:	db11      	blt.n	8009072 <__any_on+0x32>
 800904e:	dd0a      	ble.n	8009066 <__any_on+0x26>
 8009050:	f011 011f 	ands.w	r1, r1, #31
 8009054:	d007      	beq.n	8009066 <__any_on+0x26>
 8009056:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800905a:	fa24 f001 	lsr.w	r0, r4, r1
 800905e:	fa00 f101 	lsl.w	r1, r0, r1
 8009062:	428c      	cmp	r4, r1
 8009064:	d10b      	bne.n	800907e <__any_on+0x3e>
 8009066:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800906a:	4293      	cmp	r3, r2
 800906c:	d803      	bhi.n	8009076 <__any_on+0x36>
 800906e:	2000      	movs	r0, #0
 8009070:	bd10      	pop	{r4, pc}
 8009072:	4603      	mov	r3, r0
 8009074:	e7f7      	b.n	8009066 <__any_on+0x26>
 8009076:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800907a:	2900      	cmp	r1, #0
 800907c:	d0f5      	beq.n	800906a <__any_on+0x2a>
 800907e:	2001      	movs	r0, #1
 8009080:	e7f6      	b.n	8009070 <__any_on+0x30>

08009082 <_calloc_r>:
 8009082:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009084:	fba1 2402 	umull	r2, r4, r1, r2
 8009088:	b94c      	cbnz	r4, 800909e <_calloc_r+0x1c>
 800908a:	4611      	mov	r1, r2
 800908c:	9201      	str	r2, [sp, #4]
 800908e:	f000 f87b 	bl	8009188 <_malloc_r>
 8009092:	9a01      	ldr	r2, [sp, #4]
 8009094:	4605      	mov	r5, r0
 8009096:	b930      	cbnz	r0, 80090a6 <_calloc_r+0x24>
 8009098:	4628      	mov	r0, r5
 800909a:	b003      	add	sp, #12
 800909c:	bd30      	pop	{r4, r5, pc}
 800909e:	220c      	movs	r2, #12
 80090a0:	6002      	str	r2, [r0, #0]
 80090a2:	2500      	movs	r5, #0
 80090a4:	e7f8      	b.n	8009098 <_calloc_r+0x16>
 80090a6:	4621      	mov	r1, r4
 80090a8:	f7fc f854 	bl	8005154 <memset>
 80090ac:	e7f4      	b.n	8009098 <_calloc_r+0x16>
	...

080090b0 <_free_r>:
 80090b0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80090b2:	2900      	cmp	r1, #0
 80090b4:	d044      	beq.n	8009140 <_free_r+0x90>
 80090b6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80090ba:	9001      	str	r0, [sp, #4]
 80090bc:	2b00      	cmp	r3, #0
 80090be:	f1a1 0404 	sub.w	r4, r1, #4
 80090c2:	bfb8      	it	lt
 80090c4:	18e4      	addlt	r4, r4, r3
 80090c6:	f000 fca7 	bl	8009a18 <__malloc_lock>
 80090ca:	4a1e      	ldr	r2, [pc, #120]	; (8009144 <_free_r+0x94>)
 80090cc:	9801      	ldr	r0, [sp, #4]
 80090ce:	6813      	ldr	r3, [r2, #0]
 80090d0:	b933      	cbnz	r3, 80090e0 <_free_r+0x30>
 80090d2:	6063      	str	r3, [r4, #4]
 80090d4:	6014      	str	r4, [r2, #0]
 80090d6:	b003      	add	sp, #12
 80090d8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80090dc:	f000 bca2 	b.w	8009a24 <__malloc_unlock>
 80090e0:	42a3      	cmp	r3, r4
 80090e2:	d908      	bls.n	80090f6 <_free_r+0x46>
 80090e4:	6825      	ldr	r5, [r4, #0]
 80090e6:	1961      	adds	r1, r4, r5
 80090e8:	428b      	cmp	r3, r1
 80090ea:	bf01      	itttt	eq
 80090ec:	6819      	ldreq	r1, [r3, #0]
 80090ee:	685b      	ldreq	r3, [r3, #4]
 80090f0:	1949      	addeq	r1, r1, r5
 80090f2:	6021      	streq	r1, [r4, #0]
 80090f4:	e7ed      	b.n	80090d2 <_free_r+0x22>
 80090f6:	461a      	mov	r2, r3
 80090f8:	685b      	ldr	r3, [r3, #4]
 80090fa:	b10b      	cbz	r3, 8009100 <_free_r+0x50>
 80090fc:	42a3      	cmp	r3, r4
 80090fe:	d9fa      	bls.n	80090f6 <_free_r+0x46>
 8009100:	6811      	ldr	r1, [r2, #0]
 8009102:	1855      	adds	r5, r2, r1
 8009104:	42a5      	cmp	r5, r4
 8009106:	d10b      	bne.n	8009120 <_free_r+0x70>
 8009108:	6824      	ldr	r4, [r4, #0]
 800910a:	4421      	add	r1, r4
 800910c:	1854      	adds	r4, r2, r1
 800910e:	42a3      	cmp	r3, r4
 8009110:	6011      	str	r1, [r2, #0]
 8009112:	d1e0      	bne.n	80090d6 <_free_r+0x26>
 8009114:	681c      	ldr	r4, [r3, #0]
 8009116:	685b      	ldr	r3, [r3, #4]
 8009118:	6053      	str	r3, [r2, #4]
 800911a:	4421      	add	r1, r4
 800911c:	6011      	str	r1, [r2, #0]
 800911e:	e7da      	b.n	80090d6 <_free_r+0x26>
 8009120:	d902      	bls.n	8009128 <_free_r+0x78>
 8009122:	230c      	movs	r3, #12
 8009124:	6003      	str	r3, [r0, #0]
 8009126:	e7d6      	b.n	80090d6 <_free_r+0x26>
 8009128:	6825      	ldr	r5, [r4, #0]
 800912a:	1961      	adds	r1, r4, r5
 800912c:	428b      	cmp	r3, r1
 800912e:	bf04      	itt	eq
 8009130:	6819      	ldreq	r1, [r3, #0]
 8009132:	685b      	ldreq	r3, [r3, #4]
 8009134:	6063      	str	r3, [r4, #4]
 8009136:	bf04      	itt	eq
 8009138:	1949      	addeq	r1, r1, r5
 800913a:	6021      	streq	r1, [r4, #0]
 800913c:	6054      	str	r4, [r2, #4]
 800913e:	e7ca      	b.n	80090d6 <_free_r+0x26>
 8009140:	b003      	add	sp, #12
 8009142:	bd30      	pop	{r4, r5, pc}
 8009144:	20000290 	.word	0x20000290

08009148 <sbrk_aligned>:
 8009148:	b570      	push	{r4, r5, r6, lr}
 800914a:	4e0e      	ldr	r6, [pc, #56]	; (8009184 <sbrk_aligned+0x3c>)
 800914c:	460c      	mov	r4, r1
 800914e:	6831      	ldr	r1, [r6, #0]
 8009150:	4605      	mov	r5, r0
 8009152:	b911      	cbnz	r1, 800915a <sbrk_aligned+0x12>
 8009154:	f000 fb4c 	bl	80097f0 <_sbrk_r>
 8009158:	6030      	str	r0, [r6, #0]
 800915a:	4621      	mov	r1, r4
 800915c:	4628      	mov	r0, r5
 800915e:	f000 fb47 	bl	80097f0 <_sbrk_r>
 8009162:	1c43      	adds	r3, r0, #1
 8009164:	d00a      	beq.n	800917c <sbrk_aligned+0x34>
 8009166:	1cc4      	adds	r4, r0, #3
 8009168:	f024 0403 	bic.w	r4, r4, #3
 800916c:	42a0      	cmp	r0, r4
 800916e:	d007      	beq.n	8009180 <sbrk_aligned+0x38>
 8009170:	1a21      	subs	r1, r4, r0
 8009172:	4628      	mov	r0, r5
 8009174:	f000 fb3c 	bl	80097f0 <_sbrk_r>
 8009178:	3001      	adds	r0, #1
 800917a:	d101      	bne.n	8009180 <sbrk_aligned+0x38>
 800917c:	f04f 34ff 	mov.w	r4, #4294967295
 8009180:	4620      	mov	r0, r4
 8009182:	bd70      	pop	{r4, r5, r6, pc}
 8009184:	20000294 	.word	0x20000294

08009188 <_malloc_r>:
 8009188:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800918c:	1ccd      	adds	r5, r1, #3
 800918e:	f025 0503 	bic.w	r5, r5, #3
 8009192:	3508      	adds	r5, #8
 8009194:	2d0c      	cmp	r5, #12
 8009196:	bf38      	it	cc
 8009198:	250c      	movcc	r5, #12
 800919a:	2d00      	cmp	r5, #0
 800919c:	4607      	mov	r7, r0
 800919e:	db01      	blt.n	80091a4 <_malloc_r+0x1c>
 80091a0:	42a9      	cmp	r1, r5
 80091a2:	d905      	bls.n	80091b0 <_malloc_r+0x28>
 80091a4:	230c      	movs	r3, #12
 80091a6:	603b      	str	r3, [r7, #0]
 80091a8:	2600      	movs	r6, #0
 80091aa:	4630      	mov	r0, r6
 80091ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80091b0:	4e2e      	ldr	r6, [pc, #184]	; (800926c <_malloc_r+0xe4>)
 80091b2:	f000 fc31 	bl	8009a18 <__malloc_lock>
 80091b6:	6833      	ldr	r3, [r6, #0]
 80091b8:	461c      	mov	r4, r3
 80091ba:	bb34      	cbnz	r4, 800920a <_malloc_r+0x82>
 80091bc:	4629      	mov	r1, r5
 80091be:	4638      	mov	r0, r7
 80091c0:	f7ff ffc2 	bl	8009148 <sbrk_aligned>
 80091c4:	1c43      	adds	r3, r0, #1
 80091c6:	4604      	mov	r4, r0
 80091c8:	d14d      	bne.n	8009266 <_malloc_r+0xde>
 80091ca:	6834      	ldr	r4, [r6, #0]
 80091cc:	4626      	mov	r6, r4
 80091ce:	2e00      	cmp	r6, #0
 80091d0:	d140      	bne.n	8009254 <_malloc_r+0xcc>
 80091d2:	6823      	ldr	r3, [r4, #0]
 80091d4:	4631      	mov	r1, r6
 80091d6:	4638      	mov	r0, r7
 80091d8:	eb04 0803 	add.w	r8, r4, r3
 80091dc:	f000 fb08 	bl	80097f0 <_sbrk_r>
 80091e0:	4580      	cmp	r8, r0
 80091e2:	d13a      	bne.n	800925a <_malloc_r+0xd2>
 80091e4:	6821      	ldr	r1, [r4, #0]
 80091e6:	3503      	adds	r5, #3
 80091e8:	1a6d      	subs	r5, r5, r1
 80091ea:	f025 0503 	bic.w	r5, r5, #3
 80091ee:	3508      	adds	r5, #8
 80091f0:	2d0c      	cmp	r5, #12
 80091f2:	bf38      	it	cc
 80091f4:	250c      	movcc	r5, #12
 80091f6:	4629      	mov	r1, r5
 80091f8:	4638      	mov	r0, r7
 80091fa:	f7ff ffa5 	bl	8009148 <sbrk_aligned>
 80091fe:	3001      	adds	r0, #1
 8009200:	d02b      	beq.n	800925a <_malloc_r+0xd2>
 8009202:	6823      	ldr	r3, [r4, #0]
 8009204:	442b      	add	r3, r5
 8009206:	6023      	str	r3, [r4, #0]
 8009208:	e00e      	b.n	8009228 <_malloc_r+0xa0>
 800920a:	6822      	ldr	r2, [r4, #0]
 800920c:	1b52      	subs	r2, r2, r5
 800920e:	d41e      	bmi.n	800924e <_malloc_r+0xc6>
 8009210:	2a0b      	cmp	r2, #11
 8009212:	d916      	bls.n	8009242 <_malloc_r+0xba>
 8009214:	1961      	adds	r1, r4, r5
 8009216:	42a3      	cmp	r3, r4
 8009218:	6025      	str	r5, [r4, #0]
 800921a:	bf18      	it	ne
 800921c:	6059      	strne	r1, [r3, #4]
 800921e:	6863      	ldr	r3, [r4, #4]
 8009220:	bf08      	it	eq
 8009222:	6031      	streq	r1, [r6, #0]
 8009224:	5162      	str	r2, [r4, r5]
 8009226:	604b      	str	r3, [r1, #4]
 8009228:	4638      	mov	r0, r7
 800922a:	f104 060b 	add.w	r6, r4, #11
 800922e:	f000 fbf9 	bl	8009a24 <__malloc_unlock>
 8009232:	f026 0607 	bic.w	r6, r6, #7
 8009236:	1d23      	adds	r3, r4, #4
 8009238:	1af2      	subs	r2, r6, r3
 800923a:	d0b6      	beq.n	80091aa <_malloc_r+0x22>
 800923c:	1b9b      	subs	r3, r3, r6
 800923e:	50a3      	str	r3, [r4, r2]
 8009240:	e7b3      	b.n	80091aa <_malloc_r+0x22>
 8009242:	6862      	ldr	r2, [r4, #4]
 8009244:	42a3      	cmp	r3, r4
 8009246:	bf0c      	ite	eq
 8009248:	6032      	streq	r2, [r6, #0]
 800924a:	605a      	strne	r2, [r3, #4]
 800924c:	e7ec      	b.n	8009228 <_malloc_r+0xa0>
 800924e:	4623      	mov	r3, r4
 8009250:	6864      	ldr	r4, [r4, #4]
 8009252:	e7b2      	b.n	80091ba <_malloc_r+0x32>
 8009254:	4634      	mov	r4, r6
 8009256:	6876      	ldr	r6, [r6, #4]
 8009258:	e7b9      	b.n	80091ce <_malloc_r+0x46>
 800925a:	230c      	movs	r3, #12
 800925c:	603b      	str	r3, [r7, #0]
 800925e:	4638      	mov	r0, r7
 8009260:	f000 fbe0 	bl	8009a24 <__malloc_unlock>
 8009264:	e7a1      	b.n	80091aa <_malloc_r+0x22>
 8009266:	6025      	str	r5, [r4, #0]
 8009268:	e7de      	b.n	8009228 <_malloc_r+0xa0>
 800926a:	bf00      	nop
 800926c:	20000290 	.word	0x20000290

08009270 <__ssputs_r>:
 8009270:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009274:	688e      	ldr	r6, [r1, #8]
 8009276:	429e      	cmp	r6, r3
 8009278:	4682      	mov	sl, r0
 800927a:	460c      	mov	r4, r1
 800927c:	4690      	mov	r8, r2
 800927e:	461f      	mov	r7, r3
 8009280:	d838      	bhi.n	80092f4 <__ssputs_r+0x84>
 8009282:	898a      	ldrh	r2, [r1, #12]
 8009284:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8009288:	d032      	beq.n	80092f0 <__ssputs_r+0x80>
 800928a:	6825      	ldr	r5, [r4, #0]
 800928c:	6909      	ldr	r1, [r1, #16]
 800928e:	eba5 0901 	sub.w	r9, r5, r1
 8009292:	6965      	ldr	r5, [r4, #20]
 8009294:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009298:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800929c:	3301      	adds	r3, #1
 800929e:	444b      	add	r3, r9
 80092a0:	106d      	asrs	r5, r5, #1
 80092a2:	429d      	cmp	r5, r3
 80092a4:	bf38      	it	cc
 80092a6:	461d      	movcc	r5, r3
 80092a8:	0553      	lsls	r3, r2, #21
 80092aa:	d531      	bpl.n	8009310 <__ssputs_r+0xa0>
 80092ac:	4629      	mov	r1, r5
 80092ae:	f7ff ff6b 	bl	8009188 <_malloc_r>
 80092b2:	4606      	mov	r6, r0
 80092b4:	b950      	cbnz	r0, 80092cc <__ssputs_r+0x5c>
 80092b6:	230c      	movs	r3, #12
 80092b8:	f8ca 3000 	str.w	r3, [sl]
 80092bc:	89a3      	ldrh	r3, [r4, #12]
 80092be:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80092c2:	81a3      	strh	r3, [r4, #12]
 80092c4:	f04f 30ff 	mov.w	r0, #4294967295
 80092c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80092cc:	6921      	ldr	r1, [r4, #16]
 80092ce:	464a      	mov	r2, r9
 80092d0:	f7ff fa08 	bl	80086e4 <memcpy>
 80092d4:	89a3      	ldrh	r3, [r4, #12]
 80092d6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80092da:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80092de:	81a3      	strh	r3, [r4, #12]
 80092e0:	6126      	str	r6, [r4, #16]
 80092e2:	6165      	str	r5, [r4, #20]
 80092e4:	444e      	add	r6, r9
 80092e6:	eba5 0509 	sub.w	r5, r5, r9
 80092ea:	6026      	str	r6, [r4, #0]
 80092ec:	60a5      	str	r5, [r4, #8]
 80092ee:	463e      	mov	r6, r7
 80092f0:	42be      	cmp	r6, r7
 80092f2:	d900      	bls.n	80092f6 <__ssputs_r+0x86>
 80092f4:	463e      	mov	r6, r7
 80092f6:	6820      	ldr	r0, [r4, #0]
 80092f8:	4632      	mov	r2, r6
 80092fa:	4641      	mov	r1, r8
 80092fc:	f000 fb72 	bl	80099e4 <memmove>
 8009300:	68a3      	ldr	r3, [r4, #8]
 8009302:	1b9b      	subs	r3, r3, r6
 8009304:	60a3      	str	r3, [r4, #8]
 8009306:	6823      	ldr	r3, [r4, #0]
 8009308:	4433      	add	r3, r6
 800930a:	6023      	str	r3, [r4, #0]
 800930c:	2000      	movs	r0, #0
 800930e:	e7db      	b.n	80092c8 <__ssputs_r+0x58>
 8009310:	462a      	mov	r2, r5
 8009312:	f000 fb8d 	bl	8009a30 <_realloc_r>
 8009316:	4606      	mov	r6, r0
 8009318:	2800      	cmp	r0, #0
 800931a:	d1e1      	bne.n	80092e0 <__ssputs_r+0x70>
 800931c:	6921      	ldr	r1, [r4, #16]
 800931e:	4650      	mov	r0, sl
 8009320:	f7ff fec6 	bl	80090b0 <_free_r>
 8009324:	e7c7      	b.n	80092b6 <__ssputs_r+0x46>
	...

08009328 <_svfiprintf_r>:
 8009328:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800932c:	4698      	mov	r8, r3
 800932e:	898b      	ldrh	r3, [r1, #12]
 8009330:	061b      	lsls	r3, r3, #24
 8009332:	b09d      	sub	sp, #116	; 0x74
 8009334:	4607      	mov	r7, r0
 8009336:	460d      	mov	r5, r1
 8009338:	4614      	mov	r4, r2
 800933a:	d50e      	bpl.n	800935a <_svfiprintf_r+0x32>
 800933c:	690b      	ldr	r3, [r1, #16]
 800933e:	b963      	cbnz	r3, 800935a <_svfiprintf_r+0x32>
 8009340:	2140      	movs	r1, #64	; 0x40
 8009342:	f7ff ff21 	bl	8009188 <_malloc_r>
 8009346:	6028      	str	r0, [r5, #0]
 8009348:	6128      	str	r0, [r5, #16]
 800934a:	b920      	cbnz	r0, 8009356 <_svfiprintf_r+0x2e>
 800934c:	230c      	movs	r3, #12
 800934e:	603b      	str	r3, [r7, #0]
 8009350:	f04f 30ff 	mov.w	r0, #4294967295
 8009354:	e0d1      	b.n	80094fa <_svfiprintf_r+0x1d2>
 8009356:	2340      	movs	r3, #64	; 0x40
 8009358:	616b      	str	r3, [r5, #20]
 800935a:	2300      	movs	r3, #0
 800935c:	9309      	str	r3, [sp, #36]	; 0x24
 800935e:	2320      	movs	r3, #32
 8009360:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009364:	f8cd 800c 	str.w	r8, [sp, #12]
 8009368:	2330      	movs	r3, #48	; 0x30
 800936a:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8009514 <_svfiprintf_r+0x1ec>
 800936e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009372:	f04f 0901 	mov.w	r9, #1
 8009376:	4623      	mov	r3, r4
 8009378:	469a      	mov	sl, r3
 800937a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800937e:	b10a      	cbz	r2, 8009384 <_svfiprintf_r+0x5c>
 8009380:	2a25      	cmp	r2, #37	; 0x25
 8009382:	d1f9      	bne.n	8009378 <_svfiprintf_r+0x50>
 8009384:	ebba 0b04 	subs.w	fp, sl, r4
 8009388:	d00b      	beq.n	80093a2 <_svfiprintf_r+0x7a>
 800938a:	465b      	mov	r3, fp
 800938c:	4622      	mov	r2, r4
 800938e:	4629      	mov	r1, r5
 8009390:	4638      	mov	r0, r7
 8009392:	f7ff ff6d 	bl	8009270 <__ssputs_r>
 8009396:	3001      	adds	r0, #1
 8009398:	f000 80aa 	beq.w	80094f0 <_svfiprintf_r+0x1c8>
 800939c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800939e:	445a      	add	r2, fp
 80093a0:	9209      	str	r2, [sp, #36]	; 0x24
 80093a2:	f89a 3000 	ldrb.w	r3, [sl]
 80093a6:	2b00      	cmp	r3, #0
 80093a8:	f000 80a2 	beq.w	80094f0 <_svfiprintf_r+0x1c8>
 80093ac:	2300      	movs	r3, #0
 80093ae:	f04f 32ff 	mov.w	r2, #4294967295
 80093b2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80093b6:	f10a 0a01 	add.w	sl, sl, #1
 80093ba:	9304      	str	r3, [sp, #16]
 80093bc:	9307      	str	r3, [sp, #28]
 80093be:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80093c2:	931a      	str	r3, [sp, #104]	; 0x68
 80093c4:	4654      	mov	r4, sl
 80093c6:	2205      	movs	r2, #5
 80093c8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80093cc:	4851      	ldr	r0, [pc, #324]	; (8009514 <_svfiprintf_r+0x1ec>)
 80093ce:	f7f6 ff17 	bl	8000200 <memchr>
 80093d2:	9a04      	ldr	r2, [sp, #16]
 80093d4:	b9d8      	cbnz	r0, 800940e <_svfiprintf_r+0xe6>
 80093d6:	06d0      	lsls	r0, r2, #27
 80093d8:	bf44      	itt	mi
 80093da:	2320      	movmi	r3, #32
 80093dc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80093e0:	0711      	lsls	r1, r2, #28
 80093e2:	bf44      	itt	mi
 80093e4:	232b      	movmi	r3, #43	; 0x2b
 80093e6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80093ea:	f89a 3000 	ldrb.w	r3, [sl]
 80093ee:	2b2a      	cmp	r3, #42	; 0x2a
 80093f0:	d015      	beq.n	800941e <_svfiprintf_r+0xf6>
 80093f2:	9a07      	ldr	r2, [sp, #28]
 80093f4:	4654      	mov	r4, sl
 80093f6:	2000      	movs	r0, #0
 80093f8:	f04f 0c0a 	mov.w	ip, #10
 80093fc:	4621      	mov	r1, r4
 80093fe:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009402:	3b30      	subs	r3, #48	; 0x30
 8009404:	2b09      	cmp	r3, #9
 8009406:	d94e      	bls.n	80094a6 <_svfiprintf_r+0x17e>
 8009408:	b1b0      	cbz	r0, 8009438 <_svfiprintf_r+0x110>
 800940a:	9207      	str	r2, [sp, #28]
 800940c:	e014      	b.n	8009438 <_svfiprintf_r+0x110>
 800940e:	eba0 0308 	sub.w	r3, r0, r8
 8009412:	fa09 f303 	lsl.w	r3, r9, r3
 8009416:	4313      	orrs	r3, r2
 8009418:	9304      	str	r3, [sp, #16]
 800941a:	46a2      	mov	sl, r4
 800941c:	e7d2      	b.n	80093c4 <_svfiprintf_r+0x9c>
 800941e:	9b03      	ldr	r3, [sp, #12]
 8009420:	1d19      	adds	r1, r3, #4
 8009422:	681b      	ldr	r3, [r3, #0]
 8009424:	9103      	str	r1, [sp, #12]
 8009426:	2b00      	cmp	r3, #0
 8009428:	bfbb      	ittet	lt
 800942a:	425b      	neglt	r3, r3
 800942c:	f042 0202 	orrlt.w	r2, r2, #2
 8009430:	9307      	strge	r3, [sp, #28]
 8009432:	9307      	strlt	r3, [sp, #28]
 8009434:	bfb8      	it	lt
 8009436:	9204      	strlt	r2, [sp, #16]
 8009438:	7823      	ldrb	r3, [r4, #0]
 800943a:	2b2e      	cmp	r3, #46	; 0x2e
 800943c:	d10c      	bne.n	8009458 <_svfiprintf_r+0x130>
 800943e:	7863      	ldrb	r3, [r4, #1]
 8009440:	2b2a      	cmp	r3, #42	; 0x2a
 8009442:	d135      	bne.n	80094b0 <_svfiprintf_r+0x188>
 8009444:	9b03      	ldr	r3, [sp, #12]
 8009446:	1d1a      	adds	r2, r3, #4
 8009448:	681b      	ldr	r3, [r3, #0]
 800944a:	9203      	str	r2, [sp, #12]
 800944c:	2b00      	cmp	r3, #0
 800944e:	bfb8      	it	lt
 8009450:	f04f 33ff 	movlt.w	r3, #4294967295
 8009454:	3402      	adds	r4, #2
 8009456:	9305      	str	r3, [sp, #20]
 8009458:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8009524 <_svfiprintf_r+0x1fc>
 800945c:	7821      	ldrb	r1, [r4, #0]
 800945e:	2203      	movs	r2, #3
 8009460:	4650      	mov	r0, sl
 8009462:	f7f6 fecd 	bl	8000200 <memchr>
 8009466:	b140      	cbz	r0, 800947a <_svfiprintf_r+0x152>
 8009468:	2340      	movs	r3, #64	; 0x40
 800946a:	eba0 000a 	sub.w	r0, r0, sl
 800946e:	fa03 f000 	lsl.w	r0, r3, r0
 8009472:	9b04      	ldr	r3, [sp, #16]
 8009474:	4303      	orrs	r3, r0
 8009476:	3401      	adds	r4, #1
 8009478:	9304      	str	r3, [sp, #16]
 800947a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800947e:	4826      	ldr	r0, [pc, #152]	; (8009518 <_svfiprintf_r+0x1f0>)
 8009480:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009484:	2206      	movs	r2, #6
 8009486:	f7f6 febb 	bl	8000200 <memchr>
 800948a:	2800      	cmp	r0, #0
 800948c:	d038      	beq.n	8009500 <_svfiprintf_r+0x1d8>
 800948e:	4b23      	ldr	r3, [pc, #140]	; (800951c <_svfiprintf_r+0x1f4>)
 8009490:	bb1b      	cbnz	r3, 80094da <_svfiprintf_r+0x1b2>
 8009492:	9b03      	ldr	r3, [sp, #12]
 8009494:	3307      	adds	r3, #7
 8009496:	f023 0307 	bic.w	r3, r3, #7
 800949a:	3308      	adds	r3, #8
 800949c:	9303      	str	r3, [sp, #12]
 800949e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80094a0:	4433      	add	r3, r6
 80094a2:	9309      	str	r3, [sp, #36]	; 0x24
 80094a4:	e767      	b.n	8009376 <_svfiprintf_r+0x4e>
 80094a6:	fb0c 3202 	mla	r2, ip, r2, r3
 80094aa:	460c      	mov	r4, r1
 80094ac:	2001      	movs	r0, #1
 80094ae:	e7a5      	b.n	80093fc <_svfiprintf_r+0xd4>
 80094b0:	2300      	movs	r3, #0
 80094b2:	3401      	adds	r4, #1
 80094b4:	9305      	str	r3, [sp, #20]
 80094b6:	4619      	mov	r1, r3
 80094b8:	f04f 0c0a 	mov.w	ip, #10
 80094bc:	4620      	mov	r0, r4
 80094be:	f810 2b01 	ldrb.w	r2, [r0], #1
 80094c2:	3a30      	subs	r2, #48	; 0x30
 80094c4:	2a09      	cmp	r2, #9
 80094c6:	d903      	bls.n	80094d0 <_svfiprintf_r+0x1a8>
 80094c8:	2b00      	cmp	r3, #0
 80094ca:	d0c5      	beq.n	8009458 <_svfiprintf_r+0x130>
 80094cc:	9105      	str	r1, [sp, #20]
 80094ce:	e7c3      	b.n	8009458 <_svfiprintf_r+0x130>
 80094d0:	fb0c 2101 	mla	r1, ip, r1, r2
 80094d4:	4604      	mov	r4, r0
 80094d6:	2301      	movs	r3, #1
 80094d8:	e7f0      	b.n	80094bc <_svfiprintf_r+0x194>
 80094da:	ab03      	add	r3, sp, #12
 80094dc:	9300      	str	r3, [sp, #0]
 80094de:	462a      	mov	r2, r5
 80094e0:	4b0f      	ldr	r3, [pc, #60]	; (8009520 <_svfiprintf_r+0x1f8>)
 80094e2:	a904      	add	r1, sp, #16
 80094e4:	4638      	mov	r0, r7
 80094e6:	f7fb fedd 	bl	80052a4 <_printf_float>
 80094ea:	1c42      	adds	r2, r0, #1
 80094ec:	4606      	mov	r6, r0
 80094ee:	d1d6      	bne.n	800949e <_svfiprintf_r+0x176>
 80094f0:	89ab      	ldrh	r3, [r5, #12]
 80094f2:	065b      	lsls	r3, r3, #25
 80094f4:	f53f af2c 	bmi.w	8009350 <_svfiprintf_r+0x28>
 80094f8:	9809      	ldr	r0, [sp, #36]	; 0x24
 80094fa:	b01d      	add	sp, #116	; 0x74
 80094fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009500:	ab03      	add	r3, sp, #12
 8009502:	9300      	str	r3, [sp, #0]
 8009504:	462a      	mov	r2, r5
 8009506:	4b06      	ldr	r3, [pc, #24]	; (8009520 <_svfiprintf_r+0x1f8>)
 8009508:	a904      	add	r1, sp, #16
 800950a:	4638      	mov	r0, r7
 800950c:	f7fc f96e 	bl	80057ec <_printf_i>
 8009510:	e7eb      	b.n	80094ea <_svfiprintf_r+0x1c2>
 8009512:	bf00      	nop
 8009514:	0800a1dc 	.word	0x0800a1dc
 8009518:	0800a1e6 	.word	0x0800a1e6
 800951c:	080052a5 	.word	0x080052a5
 8009520:	08009271 	.word	0x08009271
 8009524:	0800a1e2 	.word	0x0800a1e2

08009528 <__sfputc_r>:
 8009528:	6893      	ldr	r3, [r2, #8]
 800952a:	3b01      	subs	r3, #1
 800952c:	2b00      	cmp	r3, #0
 800952e:	b410      	push	{r4}
 8009530:	6093      	str	r3, [r2, #8]
 8009532:	da08      	bge.n	8009546 <__sfputc_r+0x1e>
 8009534:	6994      	ldr	r4, [r2, #24]
 8009536:	42a3      	cmp	r3, r4
 8009538:	db01      	blt.n	800953e <__sfputc_r+0x16>
 800953a:	290a      	cmp	r1, #10
 800953c:	d103      	bne.n	8009546 <__sfputc_r+0x1e>
 800953e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009542:	f7fd bbe9 	b.w	8006d18 <__swbuf_r>
 8009546:	6813      	ldr	r3, [r2, #0]
 8009548:	1c58      	adds	r0, r3, #1
 800954a:	6010      	str	r0, [r2, #0]
 800954c:	7019      	strb	r1, [r3, #0]
 800954e:	4608      	mov	r0, r1
 8009550:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009554:	4770      	bx	lr

08009556 <__sfputs_r>:
 8009556:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009558:	4606      	mov	r6, r0
 800955a:	460f      	mov	r7, r1
 800955c:	4614      	mov	r4, r2
 800955e:	18d5      	adds	r5, r2, r3
 8009560:	42ac      	cmp	r4, r5
 8009562:	d101      	bne.n	8009568 <__sfputs_r+0x12>
 8009564:	2000      	movs	r0, #0
 8009566:	e007      	b.n	8009578 <__sfputs_r+0x22>
 8009568:	f814 1b01 	ldrb.w	r1, [r4], #1
 800956c:	463a      	mov	r2, r7
 800956e:	4630      	mov	r0, r6
 8009570:	f7ff ffda 	bl	8009528 <__sfputc_r>
 8009574:	1c43      	adds	r3, r0, #1
 8009576:	d1f3      	bne.n	8009560 <__sfputs_r+0xa>
 8009578:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800957c <_vfiprintf_r>:
 800957c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009580:	460d      	mov	r5, r1
 8009582:	b09d      	sub	sp, #116	; 0x74
 8009584:	4614      	mov	r4, r2
 8009586:	4698      	mov	r8, r3
 8009588:	4606      	mov	r6, r0
 800958a:	b118      	cbz	r0, 8009594 <_vfiprintf_r+0x18>
 800958c:	6983      	ldr	r3, [r0, #24]
 800958e:	b90b      	cbnz	r3, 8009594 <_vfiprintf_r+0x18>
 8009590:	f7fe fc16 	bl	8007dc0 <__sinit>
 8009594:	4b89      	ldr	r3, [pc, #548]	; (80097bc <_vfiprintf_r+0x240>)
 8009596:	429d      	cmp	r5, r3
 8009598:	d11b      	bne.n	80095d2 <_vfiprintf_r+0x56>
 800959a:	6875      	ldr	r5, [r6, #4]
 800959c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800959e:	07d9      	lsls	r1, r3, #31
 80095a0:	d405      	bmi.n	80095ae <_vfiprintf_r+0x32>
 80095a2:	89ab      	ldrh	r3, [r5, #12]
 80095a4:	059a      	lsls	r2, r3, #22
 80095a6:	d402      	bmi.n	80095ae <_vfiprintf_r+0x32>
 80095a8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80095aa:	f7ff f81a 	bl	80085e2 <__retarget_lock_acquire_recursive>
 80095ae:	89ab      	ldrh	r3, [r5, #12]
 80095b0:	071b      	lsls	r3, r3, #28
 80095b2:	d501      	bpl.n	80095b8 <_vfiprintf_r+0x3c>
 80095b4:	692b      	ldr	r3, [r5, #16]
 80095b6:	b9eb      	cbnz	r3, 80095f4 <_vfiprintf_r+0x78>
 80095b8:	4629      	mov	r1, r5
 80095ba:	4630      	mov	r0, r6
 80095bc:	f7fd fbfe 	bl	8006dbc <__swsetup_r>
 80095c0:	b1c0      	cbz	r0, 80095f4 <_vfiprintf_r+0x78>
 80095c2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80095c4:	07dc      	lsls	r4, r3, #31
 80095c6:	d50e      	bpl.n	80095e6 <_vfiprintf_r+0x6a>
 80095c8:	f04f 30ff 	mov.w	r0, #4294967295
 80095cc:	b01d      	add	sp, #116	; 0x74
 80095ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80095d2:	4b7b      	ldr	r3, [pc, #492]	; (80097c0 <_vfiprintf_r+0x244>)
 80095d4:	429d      	cmp	r5, r3
 80095d6:	d101      	bne.n	80095dc <_vfiprintf_r+0x60>
 80095d8:	68b5      	ldr	r5, [r6, #8]
 80095da:	e7df      	b.n	800959c <_vfiprintf_r+0x20>
 80095dc:	4b79      	ldr	r3, [pc, #484]	; (80097c4 <_vfiprintf_r+0x248>)
 80095de:	429d      	cmp	r5, r3
 80095e0:	bf08      	it	eq
 80095e2:	68f5      	ldreq	r5, [r6, #12]
 80095e4:	e7da      	b.n	800959c <_vfiprintf_r+0x20>
 80095e6:	89ab      	ldrh	r3, [r5, #12]
 80095e8:	0598      	lsls	r0, r3, #22
 80095ea:	d4ed      	bmi.n	80095c8 <_vfiprintf_r+0x4c>
 80095ec:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80095ee:	f7fe fff9 	bl	80085e4 <__retarget_lock_release_recursive>
 80095f2:	e7e9      	b.n	80095c8 <_vfiprintf_r+0x4c>
 80095f4:	2300      	movs	r3, #0
 80095f6:	9309      	str	r3, [sp, #36]	; 0x24
 80095f8:	2320      	movs	r3, #32
 80095fa:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80095fe:	f8cd 800c 	str.w	r8, [sp, #12]
 8009602:	2330      	movs	r3, #48	; 0x30
 8009604:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80097c8 <_vfiprintf_r+0x24c>
 8009608:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800960c:	f04f 0901 	mov.w	r9, #1
 8009610:	4623      	mov	r3, r4
 8009612:	469a      	mov	sl, r3
 8009614:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009618:	b10a      	cbz	r2, 800961e <_vfiprintf_r+0xa2>
 800961a:	2a25      	cmp	r2, #37	; 0x25
 800961c:	d1f9      	bne.n	8009612 <_vfiprintf_r+0x96>
 800961e:	ebba 0b04 	subs.w	fp, sl, r4
 8009622:	d00b      	beq.n	800963c <_vfiprintf_r+0xc0>
 8009624:	465b      	mov	r3, fp
 8009626:	4622      	mov	r2, r4
 8009628:	4629      	mov	r1, r5
 800962a:	4630      	mov	r0, r6
 800962c:	f7ff ff93 	bl	8009556 <__sfputs_r>
 8009630:	3001      	adds	r0, #1
 8009632:	f000 80aa 	beq.w	800978a <_vfiprintf_r+0x20e>
 8009636:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009638:	445a      	add	r2, fp
 800963a:	9209      	str	r2, [sp, #36]	; 0x24
 800963c:	f89a 3000 	ldrb.w	r3, [sl]
 8009640:	2b00      	cmp	r3, #0
 8009642:	f000 80a2 	beq.w	800978a <_vfiprintf_r+0x20e>
 8009646:	2300      	movs	r3, #0
 8009648:	f04f 32ff 	mov.w	r2, #4294967295
 800964c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009650:	f10a 0a01 	add.w	sl, sl, #1
 8009654:	9304      	str	r3, [sp, #16]
 8009656:	9307      	str	r3, [sp, #28]
 8009658:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800965c:	931a      	str	r3, [sp, #104]	; 0x68
 800965e:	4654      	mov	r4, sl
 8009660:	2205      	movs	r2, #5
 8009662:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009666:	4858      	ldr	r0, [pc, #352]	; (80097c8 <_vfiprintf_r+0x24c>)
 8009668:	f7f6 fdca 	bl	8000200 <memchr>
 800966c:	9a04      	ldr	r2, [sp, #16]
 800966e:	b9d8      	cbnz	r0, 80096a8 <_vfiprintf_r+0x12c>
 8009670:	06d1      	lsls	r1, r2, #27
 8009672:	bf44      	itt	mi
 8009674:	2320      	movmi	r3, #32
 8009676:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800967a:	0713      	lsls	r3, r2, #28
 800967c:	bf44      	itt	mi
 800967e:	232b      	movmi	r3, #43	; 0x2b
 8009680:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009684:	f89a 3000 	ldrb.w	r3, [sl]
 8009688:	2b2a      	cmp	r3, #42	; 0x2a
 800968a:	d015      	beq.n	80096b8 <_vfiprintf_r+0x13c>
 800968c:	9a07      	ldr	r2, [sp, #28]
 800968e:	4654      	mov	r4, sl
 8009690:	2000      	movs	r0, #0
 8009692:	f04f 0c0a 	mov.w	ip, #10
 8009696:	4621      	mov	r1, r4
 8009698:	f811 3b01 	ldrb.w	r3, [r1], #1
 800969c:	3b30      	subs	r3, #48	; 0x30
 800969e:	2b09      	cmp	r3, #9
 80096a0:	d94e      	bls.n	8009740 <_vfiprintf_r+0x1c4>
 80096a2:	b1b0      	cbz	r0, 80096d2 <_vfiprintf_r+0x156>
 80096a4:	9207      	str	r2, [sp, #28]
 80096a6:	e014      	b.n	80096d2 <_vfiprintf_r+0x156>
 80096a8:	eba0 0308 	sub.w	r3, r0, r8
 80096ac:	fa09 f303 	lsl.w	r3, r9, r3
 80096b0:	4313      	orrs	r3, r2
 80096b2:	9304      	str	r3, [sp, #16]
 80096b4:	46a2      	mov	sl, r4
 80096b6:	e7d2      	b.n	800965e <_vfiprintf_r+0xe2>
 80096b8:	9b03      	ldr	r3, [sp, #12]
 80096ba:	1d19      	adds	r1, r3, #4
 80096bc:	681b      	ldr	r3, [r3, #0]
 80096be:	9103      	str	r1, [sp, #12]
 80096c0:	2b00      	cmp	r3, #0
 80096c2:	bfbb      	ittet	lt
 80096c4:	425b      	neglt	r3, r3
 80096c6:	f042 0202 	orrlt.w	r2, r2, #2
 80096ca:	9307      	strge	r3, [sp, #28]
 80096cc:	9307      	strlt	r3, [sp, #28]
 80096ce:	bfb8      	it	lt
 80096d0:	9204      	strlt	r2, [sp, #16]
 80096d2:	7823      	ldrb	r3, [r4, #0]
 80096d4:	2b2e      	cmp	r3, #46	; 0x2e
 80096d6:	d10c      	bne.n	80096f2 <_vfiprintf_r+0x176>
 80096d8:	7863      	ldrb	r3, [r4, #1]
 80096da:	2b2a      	cmp	r3, #42	; 0x2a
 80096dc:	d135      	bne.n	800974a <_vfiprintf_r+0x1ce>
 80096de:	9b03      	ldr	r3, [sp, #12]
 80096e0:	1d1a      	adds	r2, r3, #4
 80096e2:	681b      	ldr	r3, [r3, #0]
 80096e4:	9203      	str	r2, [sp, #12]
 80096e6:	2b00      	cmp	r3, #0
 80096e8:	bfb8      	it	lt
 80096ea:	f04f 33ff 	movlt.w	r3, #4294967295
 80096ee:	3402      	adds	r4, #2
 80096f0:	9305      	str	r3, [sp, #20]
 80096f2:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80097d8 <_vfiprintf_r+0x25c>
 80096f6:	7821      	ldrb	r1, [r4, #0]
 80096f8:	2203      	movs	r2, #3
 80096fa:	4650      	mov	r0, sl
 80096fc:	f7f6 fd80 	bl	8000200 <memchr>
 8009700:	b140      	cbz	r0, 8009714 <_vfiprintf_r+0x198>
 8009702:	2340      	movs	r3, #64	; 0x40
 8009704:	eba0 000a 	sub.w	r0, r0, sl
 8009708:	fa03 f000 	lsl.w	r0, r3, r0
 800970c:	9b04      	ldr	r3, [sp, #16]
 800970e:	4303      	orrs	r3, r0
 8009710:	3401      	adds	r4, #1
 8009712:	9304      	str	r3, [sp, #16]
 8009714:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009718:	482c      	ldr	r0, [pc, #176]	; (80097cc <_vfiprintf_r+0x250>)
 800971a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800971e:	2206      	movs	r2, #6
 8009720:	f7f6 fd6e 	bl	8000200 <memchr>
 8009724:	2800      	cmp	r0, #0
 8009726:	d03f      	beq.n	80097a8 <_vfiprintf_r+0x22c>
 8009728:	4b29      	ldr	r3, [pc, #164]	; (80097d0 <_vfiprintf_r+0x254>)
 800972a:	bb1b      	cbnz	r3, 8009774 <_vfiprintf_r+0x1f8>
 800972c:	9b03      	ldr	r3, [sp, #12]
 800972e:	3307      	adds	r3, #7
 8009730:	f023 0307 	bic.w	r3, r3, #7
 8009734:	3308      	adds	r3, #8
 8009736:	9303      	str	r3, [sp, #12]
 8009738:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800973a:	443b      	add	r3, r7
 800973c:	9309      	str	r3, [sp, #36]	; 0x24
 800973e:	e767      	b.n	8009610 <_vfiprintf_r+0x94>
 8009740:	fb0c 3202 	mla	r2, ip, r2, r3
 8009744:	460c      	mov	r4, r1
 8009746:	2001      	movs	r0, #1
 8009748:	e7a5      	b.n	8009696 <_vfiprintf_r+0x11a>
 800974a:	2300      	movs	r3, #0
 800974c:	3401      	adds	r4, #1
 800974e:	9305      	str	r3, [sp, #20]
 8009750:	4619      	mov	r1, r3
 8009752:	f04f 0c0a 	mov.w	ip, #10
 8009756:	4620      	mov	r0, r4
 8009758:	f810 2b01 	ldrb.w	r2, [r0], #1
 800975c:	3a30      	subs	r2, #48	; 0x30
 800975e:	2a09      	cmp	r2, #9
 8009760:	d903      	bls.n	800976a <_vfiprintf_r+0x1ee>
 8009762:	2b00      	cmp	r3, #0
 8009764:	d0c5      	beq.n	80096f2 <_vfiprintf_r+0x176>
 8009766:	9105      	str	r1, [sp, #20]
 8009768:	e7c3      	b.n	80096f2 <_vfiprintf_r+0x176>
 800976a:	fb0c 2101 	mla	r1, ip, r1, r2
 800976e:	4604      	mov	r4, r0
 8009770:	2301      	movs	r3, #1
 8009772:	e7f0      	b.n	8009756 <_vfiprintf_r+0x1da>
 8009774:	ab03      	add	r3, sp, #12
 8009776:	9300      	str	r3, [sp, #0]
 8009778:	462a      	mov	r2, r5
 800977a:	4b16      	ldr	r3, [pc, #88]	; (80097d4 <_vfiprintf_r+0x258>)
 800977c:	a904      	add	r1, sp, #16
 800977e:	4630      	mov	r0, r6
 8009780:	f7fb fd90 	bl	80052a4 <_printf_float>
 8009784:	4607      	mov	r7, r0
 8009786:	1c78      	adds	r0, r7, #1
 8009788:	d1d6      	bne.n	8009738 <_vfiprintf_r+0x1bc>
 800978a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800978c:	07d9      	lsls	r1, r3, #31
 800978e:	d405      	bmi.n	800979c <_vfiprintf_r+0x220>
 8009790:	89ab      	ldrh	r3, [r5, #12]
 8009792:	059a      	lsls	r2, r3, #22
 8009794:	d402      	bmi.n	800979c <_vfiprintf_r+0x220>
 8009796:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009798:	f7fe ff24 	bl	80085e4 <__retarget_lock_release_recursive>
 800979c:	89ab      	ldrh	r3, [r5, #12]
 800979e:	065b      	lsls	r3, r3, #25
 80097a0:	f53f af12 	bmi.w	80095c8 <_vfiprintf_r+0x4c>
 80097a4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80097a6:	e711      	b.n	80095cc <_vfiprintf_r+0x50>
 80097a8:	ab03      	add	r3, sp, #12
 80097aa:	9300      	str	r3, [sp, #0]
 80097ac:	462a      	mov	r2, r5
 80097ae:	4b09      	ldr	r3, [pc, #36]	; (80097d4 <_vfiprintf_r+0x258>)
 80097b0:	a904      	add	r1, sp, #16
 80097b2:	4630      	mov	r0, r6
 80097b4:	f7fc f81a 	bl	80057ec <_printf_i>
 80097b8:	e7e4      	b.n	8009784 <_vfiprintf_r+0x208>
 80097ba:	bf00      	nop
 80097bc:	08009fc4 	.word	0x08009fc4
 80097c0:	08009fe4 	.word	0x08009fe4
 80097c4:	08009fa4 	.word	0x08009fa4
 80097c8:	0800a1dc 	.word	0x0800a1dc
 80097cc:	0800a1e6 	.word	0x0800a1e6
 80097d0:	080052a5 	.word	0x080052a5
 80097d4:	08009557 	.word	0x08009557
 80097d8:	0800a1e2 	.word	0x0800a1e2
 80097dc:	00000000 	.word	0x00000000

080097e0 <nan>:
 80097e0:	ed9f 0b01 	vldr	d0, [pc, #4]	; 80097e8 <nan+0x8>
 80097e4:	4770      	bx	lr
 80097e6:	bf00      	nop
 80097e8:	00000000 	.word	0x00000000
 80097ec:	7ff80000 	.word	0x7ff80000

080097f0 <_sbrk_r>:
 80097f0:	b538      	push	{r3, r4, r5, lr}
 80097f2:	4d06      	ldr	r5, [pc, #24]	; (800980c <_sbrk_r+0x1c>)
 80097f4:	2300      	movs	r3, #0
 80097f6:	4604      	mov	r4, r0
 80097f8:	4608      	mov	r0, r1
 80097fa:	602b      	str	r3, [r5, #0]
 80097fc:	f7f8 ff6a 	bl	80026d4 <_sbrk>
 8009800:	1c43      	adds	r3, r0, #1
 8009802:	d102      	bne.n	800980a <_sbrk_r+0x1a>
 8009804:	682b      	ldr	r3, [r5, #0]
 8009806:	b103      	cbz	r3, 800980a <_sbrk_r+0x1a>
 8009808:	6023      	str	r3, [r4, #0]
 800980a:	bd38      	pop	{r3, r4, r5, pc}
 800980c:	20000298 	.word	0x20000298

08009810 <__sread>:
 8009810:	b510      	push	{r4, lr}
 8009812:	460c      	mov	r4, r1
 8009814:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009818:	f000 f93a 	bl	8009a90 <_read_r>
 800981c:	2800      	cmp	r0, #0
 800981e:	bfab      	itete	ge
 8009820:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8009822:	89a3      	ldrhlt	r3, [r4, #12]
 8009824:	181b      	addge	r3, r3, r0
 8009826:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800982a:	bfac      	ite	ge
 800982c:	6563      	strge	r3, [r4, #84]	; 0x54
 800982e:	81a3      	strhlt	r3, [r4, #12]
 8009830:	bd10      	pop	{r4, pc}

08009832 <__swrite>:
 8009832:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009836:	461f      	mov	r7, r3
 8009838:	898b      	ldrh	r3, [r1, #12]
 800983a:	05db      	lsls	r3, r3, #23
 800983c:	4605      	mov	r5, r0
 800983e:	460c      	mov	r4, r1
 8009840:	4616      	mov	r6, r2
 8009842:	d505      	bpl.n	8009850 <__swrite+0x1e>
 8009844:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009848:	2302      	movs	r3, #2
 800984a:	2200      	movs	r2, #0
 800984c:	f000 f8b8 	bl	80099c0 <_lseek_r>
 8009850:	89a3      	ldrh	r3, [r4, #12]
 8009852:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009856:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800985a:	81a3      	strh	r3, [r4, #12]
 800985c:	4632      	mov	r2, r6
 800985e:	463b      	mov	r3, r7
 8009860:	4628      	mov	r0, r5
 8009862:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009866:	f000 b837 	b.w	80098d8 <_write_r>

0800986a <__sseek>:
 800986a:	b510      	push	{r4, lr}
 800986c:	460c      	mov	r4, r1
 800986e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009872:	f000 f8a5 	bl	80099c0 <_lseek_r>
 8009876:	1c43      	adds	r3, r0, #1
 8009878:	89a3      	ldrh	r3, [r4, #12]
 800987a:	bf15      	itete	ne
 800987c:	6560      	strne	r0, [r4, #84]	; 0x54
 800987e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8009882:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8009886:	81a3      	strheq	r3, [r4, #12]
 8009888:	bf18      	it	ne
 800988a:	81a3      	strhne	r3, [r4, #12]
 800988c:	bd10      	pop	{r4, pc}

0800988e <__sclose>:
 800988e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009892:	f000 b851 	b.w	8009938 <_close_r>

08009896 <strncmp>:
 8009896:	b510      	push	{r4, lr}
 8009898:	b17a      	cbz	r2, 80098ba <strncmp+0x24>
 800989a:	4603      	mov	r3, r0
 800989c:	3901      	subs	r1, #1
 800989e:	1884      	adds	r4, r0, r2
 80098a0:	f813 0b01 	ldrb.w	r0, [r3], #1
 80098a4:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 80098a8:	4290      	cmp	r0, r2
 80098aa:	d101      	bne.n	80098b0 <strncmp+0x1a>
 80098ac:	42a3      	cmp	r3, r4
 80098ae:	d101      	bne.n	80098b4 <strncmp+0x1e>
 80098b0:	1a80      	subs	r0, r0, r2
 80098b2:	bd10      	pop	{r4, pc}
 80098b4:	2800      	cmp	r0, #0
 80098b6:	d1f3      	bne.n	80098a0 <strncmp+0xa>
 80098b8:	e7fa      	b.n	80098b0 <strncmp+0x1a>
 80098ba:	4610      	mov	r0, r2
 80098bc:	e7f9      	b.n	80098b2 <strncmp+0x1c>

080098be <__ascii_wctomb>:
 80098be:	b149      	cbz	r1, 80098d4 <__ascii_wctomb+0x16>
 80098c0:	2aff      	cmp	r2, #255	; 0xff
 80098c2:	bf85      	ittet	hi
 80098c4:	238a      	movhi	r3, #138	; 0x8a
 80098c6:	6003      	strhi	r3, [r0, #0]
 80098c8:	700a      	strbls	r2, [r1, #0]
 80098ca:	f04f 30ff 	movhi.w	r0, #4294967295
 80098ce:	bf98      	it	ls
 80098d0:	2001      	movls	r0, #1
 80098d2:	4770      	bx	lr
 80098d4:	4608      	mov	r0, r1
 80098d6:	4770      	bx	lr

080098d8 <_write_r>:
 80098d8:	b538      	push	{r3, r4, r5, lr}
 80098da:	4d07      	ldr	r5, [pc, #28]	; (80098f8 <_write_r+0x20>)
 80098dc:	4604      	mov	r4, r0
 80098de:	4608      	mov	r0, r1
 80098e0:	4611      	mov	r1, r2
 80098e2:	2200      	movs	r2, #0
 80098e4:	602a      	str	r2, [r5, #0]
 80098e6:	461a      	mov	r2, r3
 80098e8:	f7f8 fc9c 	bl	8002224 <_write>
 80098ec:	1c43      	adds	r3, r0, #1
 80098ee:	d102      	bne.n	80098f6 <_write_r+0x1e>
 80098f0:	682b      	ldr	r3, [r5, #0]
 80098f2:	b103      	cbz	r3, 80098f6 <_write_r+0x1e>
 80098f4:	6023      	str	r3, [r4, #0]
 80098f6:	bd38      	pop	{r3, r4, r5, pc}
 80098f8:	20000298 	.word	0x20000298

080098fc <__assert_func>:
 80098fc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80098fe:	4614      	mov	r4, r2
 8009900:	461a      	mov	r2, r3
 8009902:	4b09      	ldr	r3, [pc, #36]	; (8009928 <__assert_func+0x2c>)
 8009904:	681b      	ldr	r3, [r3, #0]
 8009906:	4605      	mov	r5, r0
 8009908:	68d8      	ldr	r0, [r3, #12]
 800990a:	b14c      	cbz	r4, 8009920 <__assert_func+0x24>
 800990c:	4b07      	ldr	r3, [pc, #28]	; (800992c <__assert_func+0x30>)
 800990e:	9100      	str	r1, [sp, #0]
 8009910:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009914:	4906      	ldr	r1, [pc, #24]	; (8009930 <__assert_func+0x34>)
 8009916:	462b      	mov	r3, r5
 8009918:	f000 f81e 	bl	8009958 <fiprintf>
 800991c:	f000 f8ca 	bl	8009ab4 <abort>
 8009920:	4b04      	ldr	r3, [pc, #16]	; (8009934 <__assert_func+0x38>)
 8009922:	461c      	mov	r4, r3
 8009924:	e7f3      	b.n	800990e <__assert_func+0x12>
 8009926:	bf00      	nop
 8009928:	2000000c 	.word	0x2000000c
 800992c:	0800a1ed 	.word	0x0800a1ed
 8009930:	0800a1fa 	.word	0x0800a1fa
 8009934:	0800a228 	.word	0x0800a228

08009938 <_close_r>:
 8009938:	b538      	push	{r3, r4, r5, lr}
 800993a:	4d06      	ldr	r5, [pc, #24]	; (8009954 <_close_r+0x1c>)
 800993c:	2300      	movs	r3, #0
 800993e:	4604      	mov	r4, r0
 8009940:	4608      	mov	r0, r1
 8009942:	602b      	str	r3, [r5, #0]
 8009944:	f7f8 fe91 	bl	800266a <_close>
 8009948:	1c43      	adds	r3, r0, #1
 800994a:	d102      	bne.n	8009952 <_close_r+0x1a>
 800994c:	682b      	ldr	r3, [r5, #0]
 800994e:	b103      	cbz	r3, 8009952 <_close_r+0x1a>
 8009950:	6023      	str	r3, [r4, #0]
 8009952:	bd38      	pop	{r3, r4, r5, pc}
 8009954:	20000298 	.word	0x20000298

08009958 <fiprintf>:
 8009958:	b40e      	push	{r1, r2, r3}
 800995a:	b503      	push	{r0, r1, lr}
 800995c:	4601      	mov	r1, r0
 800995e:	ab03      	add	r3, sp, #12
 8009960:	4805      	ldr	r0, [pc, #20]	; (8009978 <fiprintf+0x20>)
 8009962:	f853 2b04 	ldr.w	r2, [r3], #4
 8009966:	6800      	ldr	r0, [r0, #0]
 8009968:	9301      	str	r3, [sp, #4]
 800996a:	f7ff fe07 	bl	800957c <_vfiprintf_r>
 800996e:	b002      	add	sp, #8
 8009970:	f85d eb04 	ldr.w	lr, [sp], #4
 8009974:	b003      	add	sp, #12
 8009976:	4770      	bx	lr
 8009978:	2000000c 	.word	0x2000000c

0800997c <_fstat_r>:
 800997c:	b538      	push	{r3, r4, r5, lr}
 800997e:	4d07      	ldr	r5, [pc, #28]	; (800999c <_fstat_r+0x20>)
 8009980:	2300      	movs	r3, #0
 8009982:	4604      	mov	r4, r0
 8009984:	4608      	mov	r0, r1
 8009986:	4611      	mov	r1, r2
 8009988:	602b      	str	r3, [r5, #0]
 800998a:	f7f8 fe7a 	bl	8002682 <_fstat>
 800998e:	1c43      	adds	r3, r0, #1
 8009990:	d102      	bne.n	8009998 <_fstat_r+0x1c>
 8009992:	682b      	ldr	r3, [r5, #0]
 8009994:	b103      	cbz	r3, 8009998 <_fstat_r+0x1c>
 8009996:	6023      	str	r3, [r4, #0]
 8009998:	bd38      	pop	{r3, r4, r5, pc}
 800999a:	bf00      	nop
 800999c:	20000298 	.word	0x20000298

080099a0 <_isatty_r>:
 80099a0:	b538      	push	{r3, r4, r5, lr}
 80099a2:	4d06      	ldr	r5, [pc, #24]	; (80099bc <_isatty_r+0x1c>)
 80099a4:	2300      	movs	r3, #0
 80099a6:	4604      	mov	r4, r0
 80099a8:	4608      	mov	r0, r1
 80099aa:	602b      	str	r3, [r5, #0]
 80099ac:	f7f8 fe79 	bl	80026a2 <_isatty>
 80099b0:	1c43      	adds	r3, r0, #1
 80099b2:	d102      	bne.n	80099ba <_isatty_r+0x1a>
 80099b4:	682b      	ldr	r3, [r5, #0]
 80099b6:	b103      	cbz	r3, 80099ba <_isatty_r+0x1a>
 80099b8:	6023      	str	r3, [r4, #0]
 80099ba:	bd38      	pop	{r3, r4, r5, pc}
 80099bc:	20000298 	.word	0x20000298

080099c0 <_lseek_r>:
 80099c0:	b538      	push	{r3, r4, r5, lr}
 80099c2:	4d07      	ldr	r5, [pc, #28]	; (80099e0 <_lseek_r+0x20>)
 80099c4:	4604      	mov	r4, r0
 80099c6:	4608      	mov	r0, r1
 80099c8:	4611      	mov	r1, r2
 80099ca:	2200      	movs	r2, #0
 80099cc:	602a      	str	r2, [r5, #0]
 80099ce:	461a      	mov	r2, r3
 80099d0:	f7f8 fe72 	bl	80026b8 <_lseek>
 80099d4:	1c43      	adds	r3, r0, #1
 80099d6:	d102      	bne.n	80099de <_lseek_r+0x1e>
 80099d8:	682b      	ldr	r3, [r5, #0]
 80099da:	b103      	cbz	r3, 80099de <_lseek_r+0x1e>
 80099dc:	6023      	str	r3, [r4, #0]
 80099de:	bd38      	pop	{r3, r4, r5, pc}
 80099e0:	20000298 	.word	0x20000298

080099e4 <memmove>:
 80099e4:	4288      	cmp	r0, r1
 80099e6:	b510      	push	{r4, lr}
 80099e8:	eb01 0402 	add.w	r4, r1, r2
 80099ec:	d902      	bls.n	80099f4 <memmove+0x10>
 80099ee:	4284      	cmp	r4, r0
 80099f0:	4623      	mov	r3, r4
 80099f2:	d807      	bhi.n	8009a04 <memmove+0x20>
 80099f4:	1e43      	subs	r3, r0, #1
 80099f6:	42a1      	cmp	r1, r4
 80099f8:	d008      	beq.n	8009a0c <memmove+0x28>
 80099fa:	f811 2b01 	ldrb.w	r2, [r1], #1
 80099fe:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009a02:	e7f8      	b.n	80099f6 <memmove+0x12>
 8009a04:	4402      	add	r2, r0
 8009a06:	4601      	mov	r1, r0
 8009a08:	428a      	cmp	r2, r1
 8009a0a:	d100      	bne.n	8009a0e <memmove+0x2a>
 8009a0c:	bd10      	pop	{r4, pc}
 8009a0e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009a12:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009a16:	e7f7      	b.n	8009a08 <memmove+0x24>

08009a18 <__malloc_lock>:
 8009a18:	4801      	ldr	r0, [pc, #4]	; (8009a20 <__malloc_lock+0x8>)
 8009a1a:	f7fe bde2 	b.w	80085e2 <__retarget_lock_acquire_recursive>
 8009a1e:	bf00      	nop
 8009a20:	2000028c 	.word	0x2000028c

08009a24 <__malloc_unlock>:
 8009a24:	4801      	ldr	r0, [pc, #4]	; (8009a2c <__malloc_unlock+0x8>)
 8009a26:	f7fe bddd 	b.w	80085e4 <__retarget_lock_release_recursive>
 8009a2a:	bf00      	nop
 8009a2c:	2000028c 	.word	0x2000028c

08009a30 <_realloc_r>:
 8009a30:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009a34:	4680      	mov	r8, r0
 8009a36:	4614      	mov	r4, r2
 8009a38:	460e      	mov	r6, r1
 8009a3a:	b921      	cbnz	r1, 8009a46 <_realloc_r+0x16>
 8009a3c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009a40:	4611      	mov	r1, r2
 8009a42:	f7ff bba1 	b.w	8009188 <_malloc_r>
 8009a46:	b92a      	cbnz	r2, 8009a54 <_realloc_r+0x24>
 8009a48:	f7ff fb32 	bl	80090b0 <_free_r>
 8009a4c:	4625      	mov	r5, r4
 8009a4e:	4628      	mov	r0, r5
 8009a50:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009a54:	f000 f835 	bl	8009ac2 <_malloc_usable_size_r>
 8009a58:	4284      	cmp	r4, r0
 8009a5a:	4607      	mov	r7, r0
 8009a5c:	d802      	bhi.n	8009a64 <_realloc_r+0x34>
 8009a5e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8009a62:	d812      	bhi.n	8009a8a <_realloc_r+0x5a>
 8009a64:	4621      	mov	r1, r4
 8009a66:	4640      	mov	r0, r8
 8009a68:	f7ff fb8e 	bl	8009188 <_malloc_r>
 8009a6c:	4605      	mov	r5, r0
 8009a6e:	2800      	cmp	r0, #0
 8009a70:	d0ed      	beq.n	8009a4e <_realloc_r+0x1e>
 8009a72:	42bc      	cmp	r4, r7
 8009a74:	4622      	mov	r2, r4
 8009a76:	4631      	mov	r1, r6
 8009a78:	bf28      	it	cs
 8009a7a:	463a      	movcs	r2, r7
 8009a7c:	f7fe fe32 	bl	80086e4 <memcpy>
 8009a80:	4631      	mov	r1, r6
 8009a82:	4640      	mov	r0, r8
 8009a84:	f7ff fb14 	bl	80090b0 <_free_r>
 8009a88:	e7e1      	b.n	8009a4e <_realloc_r+0x1e>
 8009a8a:	4635      	mov	r5, r6
 8009a8c:	e7df      	b.n	8009a4e <_realloc_r+0x1e>
	...

08009a90 <_read_r>:
 8009a90:	b538      	push	{r3, r4, r5, lr}
 8009a92:	4d07      	ldr	r5, [pc, #28]	; (8009ab0 <_read_r+0x20>)
 8009a94:	4604      	mov	r4, r0
 8009a96:	4608      	mov	r0, r1
 8009a98:	4611      	mov	r1, r2
 8009a9a:	2200      	movs	r2, #0
 8009a9c:	602a      	str	r2, [r5, #0]
 8009a9e:	461a      	mov	r2, r3
 8009aa0:	f7f8 fdc6 	bl	8002630 <_read>
 8009aa4:	1c43      	adds	r3, r0, #1
 8009aa6:	d102      	bne.n	8009aae <_read_r+0x1e>
 8009aa8:	682b      	ldr	r3, [r5, #0]
 8009aaa:	b103      	cbz	r3, 8009aae <_read_r+0x1e>
 8009aac:	6023      	str	r3, [r4, #0]
 8009aae:	bd38      	pop	{r3, r4, r5, pc}
 8009ab0:	20000298 	.word	0x20000298

08009ab4 <abort>:
 8009ab4:	b508      	push	{r3, lr}
 8009ab6:	2006      	movs	r0, #6
 8009ab8:	f000 f834 	bl	8009b24 <raise>
 8009abc:	2001      	movs	r0, #1
 8009abe:	f7f8 fdad 	bl	800261c <_exit>

08009ac2 <_malloc_usable_size_r>:
 8009ac2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009ac6:	1f18      	subs	r0, r3, #4
 8009ac8:	2b00      	cmp	r3, #0
 8009aca:	bfbc      	itt	lt
 8009acc:	580b      	ldrlt	r3, [r1, r0]
 8009ace:	18c0      	addlt	r0, r0, r3
 8009ad0:	4770      	bx	lr

08009ad2 <_raise_r>:
 8009ad2:	291f      	cmp	r1, #31
 8009ad4:	b538      	push	{r3, r4, r5, lr}
 8009ad6:	4604      	mov	r4, r0
 8009ad8:	460d      	mov	r5, r1
 8009ada:	d904      	bls.n	8009ae6 <_raise_r+0x14>
 8009adc:	2316      	movs	r3, #22
 8009ade:	6003      	str	r3, [r0, #0]
 8009ae0:	f04f 30ff 	mov.w	r0, #4294967295
 8009ae4:	bd38      	pop	{r3, r4, r5, pc}
 8009ae6:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8009ae8:	b112      	cbz	r2, 8009af0 <_raise_r+0x1e>
 8009aea:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009aee:	b94b      	cbnz	r3, 8009b04 <_raise_r+0x32>
 8009af0:	4620      	mov	r0, r4
 8009af2:	f000 f831 	bl	8009b58 <_getpid_r>
 8009af6:	462a      	mov	r2, r5
 8009af8:	4601      	mov	r1, r0
 8009afa:	4620      	mov	r0, r4
 8009afc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009b00:	f000 b818 	b.w	8009b34 <_kill_r>
 8009b04:	2b01      	cmp	r3, #1
 8009b06:	d00a      	beq.n	8009b1e <_raise_r+0x4c>
 8009b08:	1c59      	adds	r1, r3, #1
 8009b0a:	d103      	bne.n	8009b14 <_raise_r+0x42>
 8009b0c:	2316      	movs	r3, #22
 8009b0e:	6003      	str	r3, [r0, #0]
 8009b10:	2001      	movs	r0, #1
 8009b12:	e7e7      	b.n	8009ae4 <_raise_r+0x12>
 8009b14:	2400      	movs	r4, #0
 8009b16:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8009b1a:	4628      	mov	r0, r5
 8009b1c:	4798      	blx	r3
 8009b1e:	2000      	movs	r0, #0
 8009b20:	e7e0      	b.n	8009ae4 <_raise_r+0x12>
	...

08009b24 <raise>:
 8009b24:	4b02      	ldr	r3, [pc, #8]	; (8009b30 <raise+0xc>)
 8009b26:	4601      	mov	r1, r0
 8009b28:	6818      	ldr	r0, [r3, #0]
 8009b2a:	f7ff bfd2 	b.w	8009ad2 <_raise_r>
 8009b2e:	bf00      	nop
 8009b30:	2000000c 	.word	0x2000000c

08009b34 <_kill_r>:
 8009b34:	b538      	push	{r3, r4, r5, lr}
 8009b36:	4d07      	ldr	r5, [pc, #28]	; (8009b54 <_kill_r+0x20>)
 8009b38:	2300      	movs	r3, #0
 8009b3a:	4604      	mov	r4, r0
 8009b3c:	4608      	mov	r0, r1
 8009b3e:	4611      	mov	r1, r2
 8009b40:	602b      	str	r3, [r5, #0]
 8009b42:	f7f8 fd5b 	bl	80025fc <_kill>
 8009b46:	1c43      	adds	r3, r0, #1
 8009b48:	d102      	bne.n	8009b50 <_kill_r+0x1c>
 8009b4a:	682b      	ldr	r3, [r5, #0]
 8009b4c:	b103      	cbz	r3, 8009b50 <_kill_r+0x1c>
 8009b4e:	6023      	str	r3, [r4, #0]
 8009b50:	bd38      	pop	{r3, r4, r5, pc}
 8009b52:	bf00      	nop
 8009b54:	20000298 	.word	0x20000298

08009b58 <_getpid_r>:
 8009b58:	f7f8 bd48 	b.w	80025ec <_getpid>

08009b5c <_init>:
 8009b5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009b5e:	bf00      	nop
 8009b60:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009b62:	bc08      	pop	{r3}
 8009b64:	469e      	mov	lr, r3
 8009b66:	4770      	bx	lr

08009b68 <_fini>:
 8009b68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009b6a:	bf00      	nop
 8009b6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009b6e:	bc08      	pop	{r3}
 8009b70:	469e      	mov	lr, r3
 8009b72:	4770      	bx	lr
