{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1620605825090 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1620605825090 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 09 19:17:05 2021 " "Processing started: Sun May 09 19:17:05 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1620605825090 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620605825090 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_module -c top_module " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_module -c top_module" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620605825090 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1620605825503 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1620605825503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/javgg/documents/github/add_project/src/led_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/javgg/documents/github/add_project/src/led_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 LED_Mux " "Found entity 1: LED_Mux" {  } { { "../src/LED_Mux.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/LED_Mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620605832038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620605832038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/javgg/documents/github/add_project/src/disp_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/javgg/documents/github/add_project/src/disp_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 Disp_Mux " "Found entity 1: Disp_Mux" {  } { { "../src/Disp_Mux.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/Disp_Mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620605832039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620605832039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/javgg/documents/github/add_project/src/wordrom.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/javgg/documents/github/add_project/src/wordrom.v" { { "Info" "ISGN_ENTITY_NAME" "1 WORDROM " "Found entity 1: WORDROM" {  } { { "../src/WORDROM.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/WORDROM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620605832041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620605832041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/javgg/documents/github/add_project/src/uid_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/javgg/documents/github/add_project/src/uid_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 UID_ROM " "Found entity 1: UID_ROM" {  } { { "../src/UID_ROM.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/UID_ROM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620605832043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620605832043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/javgg/documents/github/add_project/src/top_module.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/javgg/documents/github/add_project/src/top_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_module " "Found entity 1: top_module" {  } { { "../src/top_module.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/top_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620605832044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620605832044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/javgg/documents/github/add_project/src/shift_right.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/javgg/documents/github/add_project/src/shift_right.v" { { "Info" "ISGN_ENTITY_NAME" "1 Shift_right " "Found entity 1: Shift_right" {  } { { "../src/Shift_right.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/Shift_right.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620605832046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620605832046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/javgg/documents/github/add_project/src/scrambler_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/javgg/documents/github/add_project/src/scrambler_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 scrambler_top " "Found entity 1: scrambler_top" {  } { { "../src/Scrambler_top.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/Scrambler_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620605832047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620605832047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/javgg/documents/github/add_project/src/scrambler_done.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/javgg/documents/github/add_project/src/scrambler_done.v" { { "Info" "ISGN_ENTITY_NAME" "1 scrambler_done " "Found entity 1: scrambler_done" {  } { { "../src/scrambler_done.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/scrambler_done.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620605832048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620605832048 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done Done scrambler_checker.v(5) " "Verilog HDL Declaration information at scrambler_checker.v(5): object \"done\" differs only in case from object \"Done\" in the same scope" {  } { { "../src/scrambler_checker.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/scrambler_checker.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1620605832050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/javgg/documents/github/add_project/src/scrambler_checker.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/javgg/documents/github/add_project/src/scrambler_checker.v" { { "Info" "ISGN_ENTITY_NAME" "1 scrambler_checker " "Found entity 1: scrambler_checker" {  } { { "../src/scrambler_checker.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/scrambler_checker.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620605832050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620605832050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/javgg/documents/github/add_project/src/scrambler.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/javgg/documents/github/add_project/src/scrambler.v" { { "Info" "ISGN_ENTITY_NAME" "1 scrambler " "Found entity 1: scrambler" {  } { { "../src/scrambler.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/scrambler.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620605832052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620605832052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/javgg/documents/github/add_project/src/scoring.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/javgg/documents/github/add_project/src/scoring.v" { { "Info" "ISGN_ENTITY_NAME" "1 Scoring " "Found entity 1: Scoring" {  } { { "../src/Scoring.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/Scoring.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620605832054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620605832054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/javgg/documents/github/add_project/src/score_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/javgg/documents/github/add_project/src/score_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 score_top " "Found entity 1: score_top" {  } { { "../src/Score_top.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/Score_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620605832056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620605832056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/javgg/documents/github/add_project/src/score_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/javgg/documents/github/add_project/src/score_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Score_RAM " "Found entity 1: Score_RAM" {  } { { "../src/Score_RAM.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/Score_RAM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620605832058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620605832058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/javgg/documents/github/add_project/src/rom_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/javgg/documents/github/add_project/src/rom_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_TB " "Found entity 1: ROM_TB" {  } { { "../src/ROM_TB.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/ROM_TB.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620605832059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620605832059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/javgg/documents/github/add_project/src/rng.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/javgg/documents/github/add_project/src/rng.v" { { "Info" "ISGN_ENTITY_NAME" "1 RNG " "Found entity 1: RNG" {  } { { "../src/RNG.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/RNG.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620605832061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620605832061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/javgg/documents/github/add_project/src/pw_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/javgg/documents/github/add_project/src/pw_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 PW_ROM " "Found entity 1: PW_ROM" {  } { { "../src/PW_ROM.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/PW_ROM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620605832062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620605832062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/javgg/documents/github/add_project/src/pw_checking.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/javgg/documents/github/add_project/src/pw_checking.v" { { "Info" "ISGN_ENTITY_NAME" "1 PW_Checking " "Found entity 1: PW_Checking" {  } { { "../src/PW_Checking.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/PW_Checking.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620605832064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620605832064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/javgg/documents/github/add_project/src/one_sec_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/javgg/documents/github/add_project/src/one_sec_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 One_sec_Timer " "Found entity 1: One_sec_Timer" {  } { { "../src/One_sec_Timer.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/One_sec_Timer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620605832065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620605832065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/javgg/documents/github/add_project/src/one_ms_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/javgg/documents/github/add_project/src/one_ms_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 One_ms_Timer " "Found entity 1: One_ms_Timer" {  } { { "../src/One_ms_Timer.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/One_ms_Timer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620605832066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620605832066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/javgg/documents/github/add_project/src/mod_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/javgg/documents/github/add_project/src/mod_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 mod_top " "Found entity 1: mod_top" {  } { { "../src/Mod_top.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/Mod_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620605832068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620605832068 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done Done Mod_checker.v(6) " "Verilog HDL Declaration information at Mod_checker.v(6): object \"done\" differs only in case from object \"Done\" in the same scope" {  } { { "../src/Mod_checker.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/Mod_checker.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1620605832070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/javgg/documents/github/add_project/src/mod_checker.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/javgg/documents/github/add_project/src/mod_checker.v" { { "Info" "ISGN_ENTITY_NAME" "1 mod_checker " "Found entity 1: mod_checker" {  } { { "../src/Mod_checker.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/Mod_checker.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620605832070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620605832070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/javgg/documents/github/add_project/src/mod.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/javgg/documents/github/add_project/src/mod.v" { { "Info" "ISGN_ENTITY_NAME" "1 mod " "Found entity 1: mod" {  } { { "../src/Mod.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/Mod.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620605832071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620605832071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/javgg/documents/github/add_project/src/loadregister.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/javgg/documents/github/add_project/src/loadregister.v" { { "Info" "ISGN_ENTITY_NAME" "1 LoadRegister " "Found entity 1: LoadRegister" {  } { { "../src/LoadRegister.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/LoadRegister.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620605832073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620605832073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/javgg/documents/github/add_project/src/led_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/javgg/documents/github/add_project/src/led_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 LED_Timer " "Found entity 1: LED_Timer" {  } { { "../src/LED_Timer.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/LED_Timer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620605832074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620605832074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/javgg/documents/github/add_project/src/idrom_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/javgg/documents/github/add_project/src/idrom_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 IDROM_Mux " "Found entity 1: IDROM_Mux" {  } { { "../src/IDROM_Mux.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/IDROM_Mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620605832076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620605832076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/javgg/documents/github/add_project/src/id_checking.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/javgg/documents/github/add_project/src/id_checking.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID_Checking " "Found entity 1: ID_Checking" {  } { { "../src/ID_Checking.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/ID_Checking.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620605832077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620605832077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/javgg/documents/github/add_project/src/handler_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/javgg/documents/github/add_project/src/handler_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 handler_top " "Found entity 1: handler_top" {  } { { "../src/handler_top.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/handler_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620605832079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620605832079 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "display Display handler.v(15) " "Verilog HDL Declaration information at handler.v(15): object \"display\" differs only in case from object \"Display\" in the same scope" {  } { { "../src/handler.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/handler.v" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1620605832080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/javgg/documents/github/add_project/src/handler.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/javgg/documents/github/add_project/src/handler.v" { { "Info" "ISGN_ENTITY_NAME" "1 handler " "Found entity 1: handler" {  } { { "../src/handler.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/handler.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620605832081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620605832081 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "GameController.v(18) " "Verilog HDL information at GameController.v(18): always construct contains both blocking and non-blocking assignments" {  } { { "../src/GameController.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/GameController.v" 18 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1620605832082 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "logOut LOGOUT GameController.v(7) " "Verilog HDL Declaration information at GameController.v(7): object \"logOut\" differs only in case from object \"LOGOUT\" in the same scope" {  } { { "../src/GameController.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/GameController.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1620605832082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/javgg/documents/github/add_project/src/gamecontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/javgg/documents/github/add_project/src/gamecontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 GameController " "Found entity 1: GameController" {  } { { "../src/GameController.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/GameController.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620605832082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620605832082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/javgg/documents/github/add_project/src/dec_7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/javgg/documents/github/add_project/src/dec_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 dec_7seg " "Found entity 1: dec_7seg" {  } { { "../src/dec_7seg.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/dec_7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620605832084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620605832084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/javgg/documents/github/add_project/src/counting_to_100.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/javgg/documents/github/add_project/src/counting_to_100.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counting_to_100 " "Found entity 1: Counting_to_100" {  } { { "../src/Counting_to_100.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/Counting_to_100.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620605832086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620605832086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/javgg/documents/github/add_project/src/counting_to_10.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/javgg/documents/github/add_project/src/counting_to_10.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counting_to_10 " "Found entity 1: Counting_to_10" {  } { { "../src/Counting_to_10.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/Counting_to_10.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620605832087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620605832087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/javgg/documents/github/add_project/src/bs.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/javgg/documents/github/add_project/src/bs.v" { { "Info" "ISGN_ENTITY_NAME" "1 ButtonShaper " "Found entity 1: ButtonShaper" {  } { { "../src/bs.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/bs.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620605832089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620605832089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/javgg/documents/github/add_project/src/authentication.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/javgg/documents/github/add_project/src/authentication.v" { { "Info" "ISGN_ENTITY_NAME" "1 Authentication " "Found entity 1: Authentication" {  } { { "../src/Authentication.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/Authentication.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620605832090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620605832090 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "start_Out top_module.v(28) " "Verilog HDL Implicit Net warning at top_module.v(28): created implicit net for \"start_Out\"" {  } { { "../src/top_module.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/top_module.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620605832090 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "change_Out top_module.v(29) " "Verilog HDL Implicit Net warning at top_module.v(29): created implicit net for \"change_Out\"" {  } { { "../src/top_module.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/top_module.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620605832090 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_module " "Elaborating entity \"top_module\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1620605832170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Authentication Authentication:Authentication1 " "Elaborating entity \"Authentication\" for hierarchy \"Authentication:Authentication1\"" {  } { { "../src/top_module.v" "Authentication1" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/top_module.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620605832193 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "status Authentication.v(39) " "Output port \"status\" at Authentication.v(39) has no driver" {  } { { "../src/Authentication.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/Authentication.v" 39 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1620605832194 "|top_module|Authentication:Authentication1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UID_ROM Authentication:Authentication1\|UID_ROM:User_ROM " "Elaborating entity \"UID_ROM\" for hierarchy \"Authentication:Authentication1\|UID_ROM:User_ROM\"" {  } { { "../src/Authentication.v" "User_ROM" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/Authentication.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620605832194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Authentication:Authentication1\|UID_ROM:User_ROM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Authentication:Authentication1\|UID_ROM:User_ROM\|altsyncram:altsyncram_component\"" {  } { { "../src/UID_ROM.v" "altsyncram_component" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/UID_ROM.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620605832234 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Authentication:Authentication1\|UID_ROM:User_ROM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Authentication:Authentication1\|UID_ROM:User_ROM\|altsyncram:altsyncram_component\"" {  } { { "../src/UID_ROM.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/UID_ROM.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620605832234 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Authentication:Authentication1\|UID_ROM:User_ROM\|altsyncram:altsyncram_component " "Instantiated megafunction \"Authentication:Authentication1\|UID_ROM:User_ROM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620605832235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620605832235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620605832235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UID_ROM.hex " "Parameter \"init_file\" = \"UID_ROM.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620605832235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620605832235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620605832235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620605832235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620605832235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620605832235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620605832235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620605832235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620605832235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620605832235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620605832235 ""}  } { { "../src/UID_ROM.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/UID_ROM.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620605832235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_shf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_shf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_shf1 " "Found entity 1: altsyncram_shf1" {  } { { "db/altsyncram_shf1.tdf" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/syn/db/altsyncram_shf1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620605832273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620605832273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_shf1 Authentication:Authentication1\|UID_ROM:User_ROM\|altsyncram:altsyncram_component\|altsyncram_shf1:auto_generated " "Elaborating entity \"altsyncram_shf1\" for hierarchy \"Authentication:Authentication1\|UID_ROM:User_ROM\|altsyncram:altsyncram_component\|altsyncram_shf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620605832273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PW_ROM Authentication:Authentication1\|PW_ROM:Password_ROM " "Elaborating entity \"PW_ROM\" for hierarchy \"Authentication:Authentication1\|PW_ROM:Password_ROM\"" {  } { { "../src/Authentication.v" "Password_ROM" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/Authentication.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620605832278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Authentication:Authentication1\|PW_ROM:Password_ROM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Authentication:Authentication1\|PW_ROM:Password_ROM\|altsyncram:altsyncram_component\"" {  } { { "../src/PW_ROM.v" "altsyncram_component" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/PW_ROM.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620605832286 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Authentication:Authentication1\|PW_ROM:Password_ROM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Authentication:Authentication1\|PW_ROM:Password_ROM\|altsyncram:altsyncram_component\"" {  } { { "../src/PW_ROM.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/PW_ROM.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620605832286 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Authentication:Authentication1\|PW_ROM:Password_ROM\|altsyncram:altsyncram_component " "Instantiated megafunction \"Authentication:Authentication1\|PW_ROM:Password_ROM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620605832286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620605832286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620605832286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file PW_ROM.hex " "Parameter \"init_file\" = \"PW_ROM.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620605832286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620605832286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620605832286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620605832286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620605832286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620605832286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620605832286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620605832286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620605832286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620605832286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620605832286 ""}  } { { "../src/PW_ROM.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/PW_ROM.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620605832286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0ff1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0ff1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0ff1 " "Found entity 1: altsyncram_0ff1" {  } { { "db/altsyncram_0ff1.tdf" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/syn/db/altsyncram_0ff1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620605832325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620605832325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0ff1 Authentication:Authentication1\|PW_ROM:Password_ROM\|altsyncram:altsyncram_component\|altsyncram_0ff1:auto_generated " "Elaborating entity \"altsyncram_0ff1\" for hierarchy \"Authentication:Authentication1\|PW_ROM:Password_ROM\|altsyncram:altsyncram_component\|altsyncram_0ff1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620605832325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_Checking Authentication:Authentication1\|ID_Checking:UserEnter " "Elaborating entity \"ID_Checking\" for hierarchy \"Authentication:Authentication1\|ID_Checking:UserEnter\"" {  } { { "../src/Authentication.v" "UserEnter" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/Authentication.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620605832329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PW_Checking Authentication:Authentication1\|PW_Checking:PasswordEnter " "Elaborating entity \"PW_Checking\" for hierarchy \"Authentication:Authentication1\|PW_Checking:PasswordEnter\"" {  } { { "../src/Authentication.v" "PasswordEnter" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/Authentication.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620605832331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ButtonShaper ButtonShaper:PassShaper " "Elaborating entity \"ButtonShaper\" for hierarchy \"ButtonShaper:PassShaper\"" {  } { { "../src/top_module.v" "PassShaper" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/top_module.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620605832333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GameController GameController:GameController1 " "Elaborating entity \"GameController\" for hierarchy \"GameController:GameController1\"" {  } { { "../src/top_module.v" "GameController1" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/top_module.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620605832336 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 GameController.v(39) " "Verilog HDL assignment warning at GameController.v(39): truncated value with size 32 to match size of target (4)" {  } { { "../src/GameController.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/GameController.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620605832337 "|top_module|GameController:GameController1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 GameController.v(50) " "Verilog HDL assignment warning at GameController.v(50): truncated value with size 32 to match size of target (2)" {  } { { "../src/GameController.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/GameController.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620605832337 "|top_module|GameController:GameController1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 GameController.v(68) " "Verilog HDL assignment warning at GameController.v(68): truncated value with size 32 to match size of target (4)" {  } { { "../src/GameController.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/GameController.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620605832337 "|top_module|GameController:GameController1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 GameController.v(71) " "Verilog HDL assignment warning at GameController.v(71): truncated value with size 32 to match size of target (4)" {  } { { "../src/GameController.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/GameController.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620605832337 "|top_module|GameController:GameController1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 GameController.v(89) " "Verilog HDL assignment warning at GameController.v(89): truncated value with size 32 to match size of target (1)" {  } { { "../src/GameController.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/GameController.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620605832337 "|top_module|GameController:GameController1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "score_top score_top:score_top1 " "Elaborating entity \"score_top\" for hierarchy \"score_top:score_top1\"" {  } { { "../src/top_module.v" "score_top1" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/top_module.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620605832338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Scoring score_top:score_top1\|Scoring:Scoring1 " "Elaborating entity \"Scoring\" for hierarchy \"score_top:score_top1\|Scoring:Scoring1\"" {  } { { "../src/Score_top.v" "Scoring1" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/Score_top.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620605832339 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Scoring.v(49) " "Verilog HDL assignment warning at Scoring.v(49): truncated value with size 32 to match size of target (5)" {  } { { "../src/Scoring.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/Scoring.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620605832341 "|top_module|score_top:score_top1|Scoring:Scoring1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Scoring.v(61) " "Verilog HDL assignment warning at Scoring.v(61): truncated value with size 32 to match size of target (5)" {  } { { "../src/Scoring.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/Scoring.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620605832341 "|top_module|score_top:score_top1|Scoring:Scoring1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Scoring.v(77) " "Verilog HDL assignment warning at Scoring.v(77): truncated value with size 32 to match size of target (5)" {  } { { "../src/Scoring.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/Scoring.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620605832341 "|top_module|score_top:score_top1|Scoring:Scoring1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Scoring.v(79) " "Verilog HDL assignment warning at Scoring.v(79): truncated value with size 32 to match size of target (5)" {  } { { "../src/Scoring.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/Scoring.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620605832341 "|top_module|score_top:score_top1|Scoring:Scoring1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Scoring.v(83) " "Verilog HDL assignment warning at Scoring.v(83): truncated value with size 32 to match size of target (5)" {  } { { "../src/Scoring.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/Scoring.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620605832341 "|top_module|score_top:score_top1|Scoring:Scoring1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Scoring.v(88) " "Verilog HDL assignment warning at Scoring.v(88): truncated value with size 32 to match size of target (5)" {  } { { "../src/Scoring.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/Scoring.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620605832341 "|top_module|score_top:score_top1|Scoring:Scoring1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Scoring.v(120) " "Verilog HDL assignment warning at Scoring.v(120): truncated value with size 32 to match size of target (5)" {  } { { "../src/Scoring.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/Scoring.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620605832341 "|top_module|score_top:score_top1|Scoring:Scoring1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Score_RAM score_top:score_top1\|Score_RAM:Score_RAM1 " "Elaborating entity \"Score_RAM\" for hierarchy \"score_top:score_top1\|Score_RAM:Score_RAM1\"" {  } { { "../src/Score_top.v" "Score_RAM1" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/Score_top.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620605832342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram score_top:score_top1\|Score_RAM:Score_RAM1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"score_top:score_top1\|Score_RAM:Score_RAM1\|altsyncram:altsyncram_component\"" {  } { { "../src/Score_RAM.v" "altsyncram_component" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/Score_RAM.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620605832347 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "score_top:score_top1\|Score_RAM:Score_RAM1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"score_top:score_top1\|Score_RAM:Score_RAM1\|altsyncram:altsyncram_component\"" {  } { { "../src/Score_RAM.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/Score_RAM.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620605832348 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "score_top:score_top1\|Score_RAM:Score_RAM1\|altsyncram:altsyncram_component " "Instantiated megafunction \"score_top:score_top1\|Score_RAM:Score_RAM1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620605832348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620605832348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../../Users/javgg/Documents/GitHub/ADD_Project/sim_scoring/Score_RAM.hex " "Parameter \"init_file\" = \"../../Users/javgg/Documents/GitHub/ADD_Project/sim_scoring/Score_RAM.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620605832348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620605832348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620605832348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620605832348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620605832348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620605832348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620605832348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620605832348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620605832348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620605832348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620605832348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620605832348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620605832348 ""}  } { { "../src/Score_RAM.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/Score_RAM.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620605832348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qft1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qft1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qft1 " "Found entity 1: altsyncram_qft1" {  } { { "db/altsyncram_qft1.tdf" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/syn/db/altsyncram_qft1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620605832387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620605832387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qft1 score_top:score_top1\|Score_RAM:Score_RAM1\|altsyncram:altsyncram_component\|altsyncram_qft1:auto_generated " "Elaborating entity \"altsyncram_qft1\" for hierarchy \"score_top:score_top1\|Score_RAM:Score_RAM1\|altsyncram:altsyncram_component\|altsyncram_qft1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620605832387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec_7seg score_top:score_top1\|dec_7seg:dec_7seg1 " "Elaborating entity \"dec_7seg\" for hierarchy \"score_top:score_top1\|dec_7seg:dec_7seg1\"" {  } { { "../src/Score_top.v" "dec_7seg1" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/Score_top.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620605832390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LED_Timer LED_Timer:LED_Timer1 " "Elaborating entity \"LED_Timer\" for hierarchy \"LED_Timer:LED_Timer1\"" {  } { { "../src/top_module.v" "LED_Timer1" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/top_module.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620605832393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "One_sec_Timer LED_Timer:LED_Timer1\|One_sec_Timer:One_sec_Timer_1 " "Elaborating entity \"One_sec_Timer\" for hierarchy \"LED_Timer:LED_Timer1\|One_sec_Timer:One_sec_Timer_1\"" {  } { { "../src/LED_Timer.v" "One_sec_Timer_1" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/LED_Timer.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620605832394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "One_ms_Timer LED_Timer:LED_Timer1\|One_sec_Timer:One_sec_Timer_1\|One_ms_Timer:One_ms_Timer_1 " "Elaborating entity \"One_ms_Timer\" for hierarchy \"LED_Timer:LED_Timer1\|One_sec_Timer:One_sec_Timer_1\|One_ms_Timer:One_ms_Timer_1\"" {  } { { "../src/One_sec_Timer.v" "One_ms_Timer_1" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/One_sec_Timer.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620605832395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counting_to_100 LED_Timer:LED_Timer1\|One_sec_Timer:One_sec_Timer_1\|Counting_to_100:Counting_to_100_1 " "Elaborating entity \"Counting_to_100\" for hierarchy \"LED_Timer:LED_Timer1\|One_sec_Timer:One_sec_Timer_1\|Counting_to_100:Counting_to_100_1\"" {  } { { "../src/One_sec_Timer.v" "Counting_to_100_1" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/One_sec_Timer.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620605832396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counting_to_10 LED_Timer:LED_Timer1\|One_sec_Timer:One_sec_Timer_1\|Counting_to_10:Counting_to_10_1 " "Elaborating entity \"Counting_to_10\" for hierarchy \"LED_Timer:LED_Timer1\|One_sec_Timer:One_sec_Timer_1\|Counting_to_10:Counting_to_10_1\"" {  } { { "../src/One_sec_Timer.v" "Counting_to_10_1" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/One_sec_Timer.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620605832397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shift_right LED_Timer:LED_Timer1\|Shift_right:Shift_right_1 " "Elaborating entity \"Shift_right\" for hierarchy \"LED_Timer:LED_Timer1\|Shift_right:Shift_right_1\"" {  } { { "../src/LED_Timer.v" "Shift_right_1" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/LED_Timer.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620605832399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "handler_top handler_top:handler_top1 " "Elaborating entity \"handler_top\" for hierarchy \"handler_top:handler_top1\"" {  } { { "../src/top_module.v" "handler_top1" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/top_module.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620605832400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RNG handler_top:handler_top1\|RNG:RNG1 " "Elaborating entity \"RNG\" for hierarchy \"handler_top:handler_top1\|RNG:RNG1\"" {  } { { "../src/handler_top.v" "RNG1" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/handler_top.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620605832402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scrambler_top handler_top:handler_top1\|scrambler_top:scrambler_top1 " "Elaborating entity \"scrambler_top\" for hierarchy \"handler_top:handler_top1\|scrambler_top:scrambler_top1\"" {  } { { "../src/handler_top.v" "scrambler_top1" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/handler_top.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620605832403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mod_top handler_top:handler_top1\|scrambler_top:scrambler_top1\|mod_top:mod_top1 " "Elaborating entity \"mod_top\" for hierarchy \"handler_top:handler_top1\|scrambler_top:scrambler_top1\|mod_top:mod_top1\"" {  } { { "../src/Scrambler_top.v" "mod_top1" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/Scrambler_top.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620605832405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mod handler_top:handler_top1\|scrambler_top:scrambler_top1\|mod_top:mod_top1\|mod:mod1 " "Elaborating entity \"mod\" for hierarchy \"handler_top:handler_top1\|scrambler_top:scrambler_top1\|mod_top:mod_top1\|mod:mod1\"" {  } { { "../src/Mod_top.v" "mod1" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/Mod_top.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620605832406 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Mod.v(18) " "Verilog HDL assignment warning at Mod.v(18): truncated value with size 32 to match size of target (4)" {  } { { "../src/Mod.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/Mod.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620605832406 "|top_module|handler_top:comb_3|scrambler_top:scrambler_top1|mod_top:mod_top1|mod:mod1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Mod.v(23) " "Verilog HDL assignment warning at Mod.v(23): truncated value with size 32 to match size of target (4)" {  } { { "../src/Mod.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/Mod.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620605832406 "|top_module|handler_top:comb_3|scrambler_top:scrambler_top1|mod_top:mod_top1|mod:mod1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Mod.v(28) " "Verilog HDL assignment warning at Mod.v(28): truncated value with size 32 to match size of target (4)" {  } { { "../src/Mod.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/Mod.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620605832406 "|top_module|handler_top:comb_3|scrambler_top:scrambler_top1|mod_top:mod_top1|mod:mod1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mod_checker handler_top:handler_top1\|scrambler_top:scrambler_top1\|mod_top:mod_top1\|mod_checker:mod_checker1 " "Elaborating entity \"mod_checker\" for hierarchy \"handler_top:handler_top1\|scrambler_top:scrambler_top1\|mod_top:mod_top1\|mod_checker:mod_checker1\"" {  } { { "../src/Mod_top.v" "mod_checker1" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/Mod_top.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620605832407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scrambler_done handler_top:handler_top1\|scrambler_top:scrambler_top1\|scrambler_done:scrambler_done1 " "Elaborating entity \"scrambler_done\" for hierarchy \"handler_top:handler_top1\|scrambler_top:scrambler_top1\|scrambler_done:scrambler_done1\"" {  } { { "../src/Scrambler_top.v" "scrambler_done1" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/Scrambler_top.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620605832409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scrambler handler_top:handler_top1\|scrambler_top:scrambler_top1\|scrambler_done:scrambler_done1\|scrambler:scrambler1 " "Elaborating entity \"scrambler\" for hierarchy \"handler_top:handler_top1\|scrambler_top:scrambler_top1\|scrambler_done:scrambler_done1\|scrambler:scrambler1\"" {  } { { "../src/scrambler_done.v" "scrambler1" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/scrambler_done.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620605832410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scrambler_checker handler_top:handler_top1\|scrambler_top:scrambler_top1\|scrambler_done:scrambler_done1\|scrambler_checker:scrambler_checker1 " "Elaborating entity \"scrambler_checker\" for hierarchy \"handler_top:handler_top1\|scrambler_top:scrambler_top1\|scrambler_done:scrambler_done1\|scrambler_checker:scrambler_checker1\"" {  } { { "../src/scrambler_done.v" "scrambler_checker1" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/scrambler_done.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620605832411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "handler handler_top:handler_top1\|handler:handler1 " "Elaborating entity \"handler\" for hierarchy \"handler_top:handler_top1\|handler:handler1\"" {  } { { "../src/handler_top.v" "handler1" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/handler_top.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620605832412 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "count handler.v(17) " "Verilog HDL or VHDL warning at handler.v(17): object \"count\" assigned a value but never read" {  } { { "../src/handler.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/handler.v" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1620605832415 "|top_module|handler_top:handler_top1|handler:handler1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WORDROM handler_top:handler_top1\|WORDROM:WORDROM1 " "Elaborating entity \"WORDROM\" for hierarchy \"handler_top:handler_top1\|WORDROM:WORDROM1\"" {  } { { "../src/handler_top.v" "WORDROM1" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/handler_top.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620605832415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram handler_top:handler_top1\|WORDROM:WORDROM1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"handler_top:handler_top1\|WORDROM:WORDROM1\|altsyncram:altsyncram_component\"" {  } { { "../src/WORDROM.v" "altsyncram_component" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/WORDROM.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620605832422 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "handler_top:handler_top1\|WORDROM:WORDROM1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"handler_top:handler_top1\|WORDROM:WORDROM1\|altsyncram:altsyncram_component\"" {  } { { "../src/WORDROM.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/WORDROM.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620605832422 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "handler_top:handler_top1\|WORDROM:WORDROM1\|altsyncram:altsyncram_component " "Instantiated megafunction \"handler_top:handler_top1\|WORDROM:WORDROM1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620605832423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620605832423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620605832423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file WORDROM.hex " "Parameter \"init_file\" = \"WORDROM.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620605832423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620605832423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620605832423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620605832423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620605832423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620605832423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620605832423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620605832423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620605832423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 48 " "Parameter \"width_a\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620605832423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620605832423 ""}  } { { "../src/WORDROM.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/WORDROM.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620605832423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2jf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2jf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2jf1 " "Found entity 1: altsyncram_2jf1" {  } { { "db/altsyncram_2jf1.tdf" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/syn/db/altsyncram_2jf1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620605832464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620605832464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2jf1 handler_top:handler_top1\|WORDROM:WORDROM1\|altsyncram:altsyncram_component\|altsyncram_2jf1:auto_generated " "Elaborating entity \"altsyncram_2jf1\" for hierarchy \"handler_top:handler_top1\|WORDROM:WORDROM1\|altsyncram:altsyncram_component\|altsyncram_2jf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620605832464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LED_Mux LED_Mux:Multiplexer1 " "Elaborating entity \"LED_Mux\" for hierarchy \"LED_Mux:Multiplexer1\"" {  } { { "../src/top_module.v" "Multiplexer1" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/top_module.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620605832469 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "timerSig LED_Mux.v(9) " "Verilog HDL Always Construct warning at LED_Mux.v(9): variable \"timerSig\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/LED_Mux.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/LED_Mux.v" 9 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1620605832471 "|top_module|LED_Mux:Multiplexer1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "authSig LED_Mux.v(11) " "Verilog HDL Always Construct warning at LED_Mux.v(11): variable \"authSig\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/LED_Mux.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/LED_Mux.v" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1620605832471 "|top_module|LED_Mux:Multiplexer1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Disp_Mux Disp_Mux:Multiplexer2 " "Elaborating entity \"Disp_Mux\" for hierarchy \"Disp_Mux:Multiplexer2\"" {  } { { "../src/top_module.v" "Multiplexer2" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/top_module.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620605832472 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "modeDisp Disp_Mux.v(15) " "Verilog HDL Always Construct warning at Disp_Mux.v(15): variable \"modeDisp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/Disp_Mux.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/Disp_Mux.v" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1620605832472 "|top_module|Disp_Mux:Multiplexer2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Scram0 Disp_Mux.v(19) " "Verilog HDL Always Construct warning at Disp_Mux.v(19): variable \"Scram0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/Disp_Mux.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/Disp_Mux.v" 19 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1620605832472 "|top_module|Disp_Mux:Multiplexer2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Scram1 Disp_Mux.v(19) " "Verilog HDL Always Construct warning at Disp_Mux.v(19): variable \"Scram1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/Disp_Mux.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/Disp_Mux.v" 19 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1620605832472 "|top_module|Disp_Mux:Multiplexer2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Scram2 Disp_Mux.v(19) " "Verilog HDL Always Construct warning at Disp_Mux.v(19): variable \"Scram2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/Disp_Mux.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/Disp_Mux.v" 19 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1620605832472 "|top_module|Disp_Mux:Multiplexer2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Scram3 Disp_Mux.v(20) " "Verilog HDL Always Construct warning at Disp_Mux.v(20): variable \"Scram3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/Disp_Mux.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/Disp_Mux.v" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1620605832473 "|top_module|Disp_Mux:Multiplexer2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Scram4 Disp_Mux.v(20) " "Verilog HDL Always Construct warning at Disp_Mux.v(20): variable \"Scram4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/Disp_Mux.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/Disp_Mux.v" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1620605832473 "|top_module|Disp_Mux:Multiplexer2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Scram5 Disp_Mux.v(20) " "Verilog HDL Always Construct warning at Disp_Mux.v(20): variable \"Scram5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/Disp_Mux.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/Disp_Mux.v" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1620605832473 "|top_module|Disp_Mux:Multiplexer2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Score0 Disp_Mux.v(23) " "Verilog HDL Always Construct warning at Disp_Mux.v(23): variable \"Score0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/Disp_Mux.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/Disp_Mux.v" 23 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1620605832473 "|top_module|Disp_Mux:Multiplexer2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Score1 Disp_Mux.v(24) " "Verilog HDL Always Construct warning at Disp_Mux.v(24): variable \"Score1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/Disp_Mux.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/Disp_Mux.v" 24 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1620605832473 "|top_module|Disp_Mux:Multiplexer2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Score2 Disp_Mux.v(27) " "Verilog HDL Always Construct warning at Disp_Mux.v(27): variable \"Score2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/Disp_Mux.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/Disp_Mux.v" 27 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1620605832473 "|top_module|Disp_Mux:Multiplexer2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Score3 Disp_Mux.v(27) " "Verilog HDL Always Construct warning at Disp_Mux.v(27): variable \"Score3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/Disp_Mux.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/Disp_Mux.v" 27 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1620605832473 "|top_module|Disp_Mux:Multiplexer2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Score4 Disp_Mux.v(28) " "Verilog HDL Always Construct warning at Disp_Mux.v(28): variable \"Score4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/Disp_Mux.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/Disp_Mux.v" 28 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1620605832473 "|top_module|Disp_Mux:Multiplexer2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Score5 Disp_Mux.v(28) " "Verilog HDL Always Construct warning at Disp_Mux.v(28): variable \"Score5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/Disp_Mux.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/Disp_Mux.v" 28 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1620605832473 "|top_module|Disp_Mux:Multiplexer2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Score0 Disp_Mux.v(31) " "Verilog HDL Always Construct warning at Disp_Mux.v(31): variable \"Score0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/Disp_Mux.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/Disp_Mux.v" 31 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1620605832473 "|top_module|Disp_Mux:Multiplexer2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Score1 Disp_Mux.v(32) " "Verilog HDL Always Construct warning at Disp_Mux.v(32): variable \"Score1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/Disp_Mux.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/Disp_Mux.v" 32 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1620605832473 "|top_module|Disp_Mux:Multiplexer2"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "handler_top:handler_top1\|WORDROM:WORDROM1\|altsyncram:altsyncram_component\|altsyncram_2jf1:auto_generated\|q_a\[7\] " "Synthesized away node \"handler_top:handler_top1\|WORDROM:WORDROM1\|altsyncram:altsyncram_component\|altsyncram_2jf1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_2jf1.tdf" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/syn/db/altsyncram_2jf1.tdf" 189 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../src/WORDROM.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/WORDROM.v" 82 0 0 } } { "../src/handler_top.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/handler_top.v" 24 0 0 } } { "../src/top_module.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/top_module.v" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620605832606 "|top_module|handler_top:handler_top1|WORDROM:WORDROM1|altsyncram:altsyncram_component|altsyncram_2jf1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "handler_top:handler_top1\|WORDROM:WORDROM1\|altsyncram:altsyncram_component\|altsyncram_2jf1:auto_generated\|q_a\[15\] " "Synthesized away node \"handler_top:handler_top1\|WORDROM:WORDROM1\|altsyncram:altsyncram_component\|altsyncram_2jf1:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_2jf1.tdf" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/syn/db/altsyncram_2jf1.tdf" 365 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../src/WORDROM.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/WORDROM.v" 82 0 0 } } { "../src/handler_top.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/handler_top.v" 24 0 0 } } { "../src/top_module.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/top_module.v" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620605832606 "|top_module|handler_top:handler_top1|WORDROM:WORDROM1|altsyncram:altsyncram_component|altsyncram_2jf1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "handler_top:handler_top1\|WORDROM:WORDROM1\|altsyncram:altsyncram_component\|altsyncram_2jf1:auto_generated\|q_a\[23\] " "Synthesized away node \"handler_top:handler_top1\|WORDROM:WORDROM1\|altsyncram:altsyncram_component\|altsyncram_2jf1:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_2jf1.tdf" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/syn/db/altsyncram_2jf1.tdf" 541 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../src/WORDROM.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/WORDROM.v" 82 0 0 } } { "../src/handler_top.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/handler_top.v" 24 0 0 } } { "../src/top_module.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/top_module.v" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620605832606 "|top_module|handler_top:handler_top1|WORDROM:WORDROM1|altsyncram:altsyncram_component|altsyncram_2jf1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "handler_top:handler_top1\|WORDROM:WORDROM1\|altsyncram:altsyncram_component\|altsyncram_2jf1:auto_generated\|q_a\[31\] " "Synthesized away node \"handler_top:handler_top1\|WORDROM:WORDROM1\|altsyncram:altsyncram_component\|altsyncram_2jf1:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_2jf1.tdf" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/syn/db/altsyncram_2jf1.tdf" 717 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../src/WORDROM.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/WORDROM.v" 82 0 0 } } { "../src/handler_top.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/handler_top.v" 24 0 0 } } { "../src/top_module.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/top_module.v" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620605832606 "|top_module|handler_top:handler_top1|WORDROM:WORDROM1|altsyncram:altsyncram_component|altsyncram_2jf1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "handler_top:handler_top1\|WORDROM:WORDROM1\|altsyncram:altsyncram_component\|altsyncram_2jf1:auto_generated\|q_a\[39\] " "Synthesized away node \"handler_top:handler_top1\|WORDROM:WORDROM1\|altsyncram:altsyncram_component\|altsyncram_2jf1:auto_generated\|q_a\[39\]\"" {  } { { "db/altsyncram_2jf1.tdf" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/syn/db/altsyncram_2jf1.tdf" 893 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../src/WORDROM.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/WORDROM.v" 82 0 0 } } { "../src/handler_top.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/handler_top.v" 24 0 0 } } { "../src/top_module.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/top_module.v" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620605832606 "|top_module|handler_top:handler_top1|WORDROM:WORDROM1|altsyncram:altsyncram_component|altsyncram_2jf1:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "handler_top:handler_top1\|WORDROM:WORDROM1\|altsyncram:altsyncram_component\|altsyncram_2jf1:auto_generated\|q_a\[47\] " "Synthesized away node \"handler_top:handler_top1\|WORDROM:WORDROM1\|altsyncram:altsyncram_component\|altsyncram_2jf1:auto_generated\|q_a\[47\]\"" {  } { { "db/altsyncram_2jf1.tdf" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/syn/db/altsyncram_2jf1.tdf" 1069 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../src/WORDROM.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/WORDROM.v" 82 0 0 } } { "../src/handler_top.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/handler_top.v" 24 0 0 } } { "../src/top_module.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/top_module.v" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620605832606 "|top_module|handler_top:handler_top1|WORDROM:WORDROM1|altsyncram:altsyncram_component|altsyncram_2jf1:auto_generated|ram_block1a47"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1620605832606 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1620605832606 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1620605833265 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1620605833736 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "26 " "26 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1620605834300 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "score_top:score_top1\|Score_RAM:Score_RAM1\|altsyncram:altsyncram_component\|altsyncram_qft1:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"score_top:score_top1\|Score_RAM:Score_RAM1\|altsyncram:altsyncram_component\|altsyncram_qft1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_qft1.tdf" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/syn/db/altsyncram_qft1.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../src/Score_RAM.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/Score_RAM.v" 86 0 0 } } { "../src/Score_top.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/Score_top.v" 17 0 0 } } { "../src/top_module.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/top_module.v" 36 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620605834306 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "Authentication:Authentication1\|PW_ROM:Password_ROM\|altsyncram:altsyncram_component\|altsyncram_0ff1:auto_generated\|ALTSYNCRAM 2 " "Removed 2 MSB VCC or GND address nodes from RAM block \"Authentication:Authentication1\|PW_ROM:Password_ROM\|altsyncram:altsyncram_component\|altsyncram_0ff1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_0ff1.tdf" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/syn/db/altsyncram_0ff1.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../src/PW_ROM.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/PW_ROM.v" 82 0 0 } } { "../src/Authentication.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/Authentication.v" 49 0 0 } } { "../src/top_module.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/top_module.v" 25 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620605834307 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "Authentication:Authentication1\|UID_ROM:User_ROM\|altsyncram:altsyncram_component\|altsyncram_shf1:auto_generated\|ALTSYNCRAM 2 " "Removed 2 MSB VCC or GND address nodes from RAM block \"Authentication:Authentication1\|UID_ROM:User_ROM\|altsyncram:altsyncram_component\|altsyncram_shf1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_shf1.tdf" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/syn/db/altsyncram_shf1.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../src/UID_ROM.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/UID_ROM.v" 82 0 0 } } { "../src/Authentication.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/Authentication.v" 48 0 0 } } { "../src/top_module.v" "" { Text "C:/Users/javgg/Documents/GitHub/ADD_Project/src/top_module.v" 25 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620605834307 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/javgg/Documents/GitHub/ADD_Project/syn/output_files/top_module.map.smsg " "Generated suppressed messages file C:/Users/javgg/Documents/GitHub/ADD_Project/syn/output_files/top_module.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620605834357 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1620605834471 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620605834471 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1156 " "Implemented 1156 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1620605834571 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1620605834571 ""} { "Info" "ICUT_CUT_TM_LCELLS" "991 " "Implemented 991 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1620605834571 ""} { "Info" "ICUT_CUT_TM_RAMS" "98 " "Implemented 98 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1620605834571 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1620605834571 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 46 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 46 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4845 " "Peak virtual memory: 4845 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1620605834592 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 09 19:17:14 2021 " "Processing ended: Sun May 09 19:17:14 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1620605834592 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1620605834592 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1620605834592 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1620605834592 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1620605835777 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1620605835777 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 09 19:17:15 2021 " "Processing started: Sun May 09 19:17:15 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1620605835777 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1620605835777 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off top_module -c top_module " "Command: quartus_fit --read_settings_files=off --write_settings_files=off top_module -c top_module" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1620605835778 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1620605835877 ""}
{ "Info" "0" "" "Project  = top_module" {  } {  } 0 0 "Project  = top_module" 0 0 "Fitter" 0 0 1620605835878 ""}
{ "Info" "0" "" "Revision = top_module" {  } {  } 0 0 "Revision = top_module" 0 0 "Fitter" 0 0 1620605835878 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1620605836015 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1620605836015 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "top_module 5CEBA4F23C7 " "Selected device 5CEBA4F23C7 for design \"top_module\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1620605836028 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1620605836060 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1620605836060 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1620605836306 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1620605836325 ""}
{ "Critical Warning" "WFSAC_FSAC_INITDONE_DISABLE_IN_AS" "" "Active serial configuration mode is selected with the INIT_DONE pin disabled. Depending on the configuration setup and board design, the INIT_DONE pin may need to be enabled in the design. For more information, refer to the Intel FPGA Knowledge Database solution number rd05092012_239" {  } {  } 1 11114 "Active serial configuration mode is selected with the INIT_DONE pin disabled. Depending on the configuration setup and board design, the INIT_DONE pin may need to be enabled in the design. For more information, refer to the Intel FPGA Knowledge Database solution number rd05092012_239" 0 0 "Fitter" 0 -1 1620605836471 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1620605836471 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1620605836487 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1620605840134 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 612 global CLKCTRL_G6 " "clk~inputCLKENA0 with 612 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1620605840243 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1620605840243 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1620605840244 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1620605840253 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1620605840255 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1620605840258 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1620605840260 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1620605840260 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1620605840262 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "top_module.sdc " "Synopsys Design Constraints File file not found: 'top_module.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1620605840997 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1620605840997 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1620605841010 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1620605841011 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1620605841011 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1620605841071 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1620605841073 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1620605841073 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1620605841143 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1620605842899 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1620605843188 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1620605845910 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1620605848132 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1620605849341 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1620605849342 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1620605850544 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "10 X33_Y0 X43_Y10 " "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X33_Y0 to location X43_Y10" {  } { { "loc" "" { Generic "C:/Users/javgg/Documents/GitHub/ADD_Project/syn/" { { 1 { 0 "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X33_Y0 to location X43_Y10"} { { 12 { 0 ""} 33 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1620605852989 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1620605852989 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1620605855241 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1620605855241 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1620605855243 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.23 " "Total time spent on timing analysis during the Fitter is 1.23 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1620605857400 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1620605857417 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1620605858103 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1620605858104 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1620605858780 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1620605861547 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/javgg/Documents/GitHub/ADD_Project/syn/output_files/top_module.fit.smsg " "Generated suppressed messages file C:/Users/javgg/Documents/GitHub/ADD_Project/syn/output_files/top_module.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1620605861809 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6324 " "Peak virtual memory: 6324 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1620605862419 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 09 19:17:42 2021 " "Processing ended: Sun May 09 19:17:42 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1620605862419 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1620605862419 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:59 " "Total CPU time (on all processors): 00:00:59" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1620605862419 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1620605862419 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1620605863528 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1620605863529 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 09 19:17:43 2021 " "Processing started: Sun May 09 19:17:43 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1620605863529 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1620605863529 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off top_module -c top_module " "Command: quartus_asm --read_settings_files=off --write_settings_files=off top_module -c top_module" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1620605863529 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1620605864199 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1620605866716 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4822 " "Peak virtual memory: 4822 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1620605868232 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 09 19:17:48 2021 " "Processing ended: Sun May 09 19:17:48 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1620605868232 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1620605868232 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1620605868232 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1620605868232 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1620605868860 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1620605869436 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1620605869436 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 09 19:17:49 2021 " "Processing started: Sun May 09 19:17:49 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1620605869436 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1620605869436 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta top_module -c top_module " "Command: quartus_sta top_module -c top_module" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1620605869436 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1620605869534 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1620605870175 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1620605870175 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1620605870208 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1620605870208 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "top_module.sdc " "Synopsys Design Constraints File file not found: 'top_module.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1620605870559 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1620605870560 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1620605870563 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620605870563 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1620605870568 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620605870568 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1620605870569 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1620605870578 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1620605870622 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1620605870622 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.023 " "Worst-case setup slack is -4.023" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620605870623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620605870623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.023           -1066.458 clk  " "   -4.023           -1066.458 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620605870623 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1620605870623 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.378 " "Worst-case hold slack is 0.378" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620605870627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620605870627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.378               0.000 clk  " "    0.378               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620605870627 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1620605870627 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1620605870629 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1620605870631 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620605870633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620605870633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636            -958.567 clk  " "   -2.636            -958.567 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620605870633 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1620605870633 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 22 synchronizer chains. " "Report Metastability: Found 22 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1620605870645 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620605870645 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1620605870648 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1620605870677 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1620605872043 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620605872146 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1620605872168 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1620605872168 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.003 " "Worst-case setup slack is -4.003" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620605872169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620605872169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.003           -1038.634 clk  " "   -4.003           -1038.634 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620605872169 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1620605872169 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.370 " "Worst-case hold slack is 0.370" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620605872174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620605872174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.370               0.000 clk  " "    0.370               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620605872174 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1620605872174 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1620605872176 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1620605872177 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620605872179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620605872179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636            -964.938 clk  " "   -2.636            -964.938 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620605872179 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1620605872179 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 22 synchronizer chains. " "Report Metastability: Found 22 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1620605872192 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620605872192 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1620605872194 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1620605872356 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1620605873578 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620605873675 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1620605873678 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1620605873678 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.631 " "Worst-case setup slack is -1.631" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620605873691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620605873691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.631            -266.371 clk  " "   -1.631            -266.371 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620605873691 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1620605873691 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.178 " "Worst-case hold slack is 0.178" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620605873697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620605873697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178               0.000 clk  " "    0.178               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620605873697 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1620605873697 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1620605873699 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1620605873700 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620605873702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620605873702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -498.566 clk  " "   -2.174            -498.566 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620605873702 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1620605873702 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 22 synchronizer chains. " "Report Metastability: Found 22 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1620605873714 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620605873714 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1620605873717 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620605873878 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1620605873881 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1620605873881 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.397 " "Worst-case setup slack is -1.397" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620605873889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620605873889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.397            -200.811 clk  " "   -1.397            -200.811 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620605873889 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1620605873889 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.149 " "Worst-case hold slack is 0.149" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620605873895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620605873895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.149               0.000 clk  " "    0.149               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620605873895 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1620605873895 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1620605873897 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1620605873899 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620605873901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620605873901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -499.128 clk  " "   -2.174            -499.128 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620605873901 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1620605873901 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 22 synchronizer chains. " "Report Metastability: Found 22 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1620605873914 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620605873914 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1620605875364 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1620605875366 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5109 " "Peak virtual memory: 5109 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1620605875415 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 09 19:17:55 2021 " "Processing ended: Sun May 09 19:17:55 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1620605875415 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1620605875415 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1620605875415 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1620605875415 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 58 s " "Quartus Prime Full Compilation was successful. 0 errors, 58 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1620605876066 ""}
