
---------- Begin Simulation Statistics ----------
final_tick                               2152818725967                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 623550                       # Simulator instruction rate (inst/s)
host_mem_usage                               10746820                       # Number of bytes of host memory used
host_op_rate                                  1153738                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1648.29                       # Real time elapsed on the host
host_tick_rate                             1306096087                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1027788100                       # Number of instructions simulated
sim_ops                                    1901689036                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.152819                       # Number of seconds simulated
sim_ticks                                2152818725967                       # Number of ticks simulated
system.cpu0.Branches                          2780018                       # Number of branches fetched
system.cpu0.committedInsts                   27788099                       # Number of instructions committed
system.cpu0.committedOps                     52797721                       # Number of ops (including micro ops) committed
system.cpu0.dtb.rdAccesses                   11113063                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                         5446                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    5557395                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                            8                       # TLB misses on write requests
system.cpu0.idle_fraction                    0.968572                       # Percentage of idle cycles
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                   38902351                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                           46                       # TLB misses on write requests
system.cpu0.not_idle_fraction                0.031428                       # Percentage of non-idle cycles
system.cpu0.numCycles                       203181919                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles              6385676.109008                       # Number of busy cycles
system.cpu0.num_cc_register_reads            13899961                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes           16672913                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts      2779471                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                  1214                       # Number of float alu accesses
system.cpu0.num_fp_insts                         1214                       # number of float instructions
system.cpu0.num_fp_register_reads                1401                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                679                       # number of times the floating registers were written
system.cpu0.num_func_calls                        384                       # number of times a function call or return occured
system.cpu0.num_idle_cycles              196796242.890992                       # Number of idle cycles
system.cpu0.num_int_alu_accesses             52796880                       # Number of integer alu accesses
system.cpu0.num_int_insts                    52796880                       # number of integer instructions
system.cpu0.num_int_register_reads          105592520                       # number of times the integer registers were read
system.cpu0.num_int_register_writes          44459432                       # number of times the integer registers were written
system.cpu0.num_load_insts                   11113060                       # Number of load instructions
system.cpu0.num_mem_refs                     16670454                       # number of memory refs
system.cpu0.num_store_insts                   5557394                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                  336      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                 36126368     68.42%     68.42% # Class of executed instruction
system.cpu0.op_class::IntMult                       5      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::IntDiv                       28      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatAdd                    144      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdAlu                     104      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdCvt                      54      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdMisc                    228      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::MemRead                11113000     21.05%     89.47% # Class of executed instruction
system.cpu0.op_class::MemWrite                5556913     10.52%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                 60      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite               481      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                  52797721                       # Class of executed instruction
system.cpu0.workload.numSyscalls                   12                       # Number of system calls
system.cpu1.Branches                        215582369                       # Number of branches fetched
system.cpu1.committedInsts                 1000000001                       # Number of instructions committed
system.cpu1.committedOps                   1848891315                       # Number of ops (including micro ops) committed
system.cpu1.dtb.rdAccesses                  237732525                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                          494                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                  154763543                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                         2407                       # TLB misses on write requests
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                 1414620291                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          123                       # TLB misses on write requests
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                      6464921099                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                6464921099                       # Number of busy cycles
system.cpu1.num_cc_register_reads          1112331519                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes          556730367                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts    175334735                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses              21730290                       # Number of float alu accesses
system.cpu1.num_fp_insts                     21730290                       # number of float instructions
system.cpu1.num_fp_register_reads            19908444                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes           14036840                       # number of times the floating registers were written
system.cpu1.num_func_calls                   16446915                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses           1826159272                       # Number of integer alu accesses
system.cpu1.num_int_insts                  1826159272                       # number of integer instructions
system.cpu1.num_int_register_reads         3632267493                       # number of times the integer registers were read
system.cpu1.num_int_register_writes        1465443469                       # number of times the integer registers were written
system.cpu1.num_load_insts                  237732464                       # Number of load instructions
system.cpu1.num_mem_refs                    392496002                       # number of memory refs
system.cpu1.num_store_insts                 154763538                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass             14567543      0.79%      0.79% # Class of executed instruction
system.cpu1.op_class::IntAlu               1425164457     77.08%     77.87% # Class of executed instruction
system.cpu1.op_class::IntMult                 2365421      0.13%     78.00% # Class of executed instruction
system.cpu1.op_class::IntDiv                  5630131      0.30%     78.30% # Class of executed instruction
system.cpu1.op_class::FloatAdd                3392193      0.18%     78.49% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     78.49% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     78.49% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     78.49% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     78.49% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     78.49% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     78.49% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     78.49% # Class of executed instruction
system.cpu1.op_class::SimdAdd                     758      0.00%     78.49% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     78.49% # Class of executed instruction
system.cpu1.op_class::SimdAlu                 1457411      0.08%     78.56% # Class of executed instruction
system.cpu1.op_class::SimdCmp                      12      0.00%     78.56% # Class of executed instruction
system.cpu1.op_class::SimdCvt                  524728      0.03%     78.59% # Class of executed instruction
system.cpu1.op_class::SimdMisc                2740097      0.15%     78.74% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     78.74% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     78.74% # Class of executed instruction
system.cpu1.op_class::SimdShift                   233      0.00%     78.74% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     78.74% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     78.74% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     78.74% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd             313781      0.02%     78.76% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     78.76% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  1      0.00%     78.76% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt              52090      0.00%     78.76% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv              31184      0.00%     78.76% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     78.76% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult            154505      0.01%     78.77% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     78.77% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt               768      0.00%     78.77% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     78.77% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     78.77% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     78.77% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     78.77% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     78.77% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     78.77% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     78.77% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     78.77% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     78.77% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     78.77% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     78.77% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     78.77% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     78.77% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     78.77% # Class of executed instruction
system.cpu1.op_class::MemRead               233507385     12.63%     91.40% # Class of executed instruction
system.cpu1.op_class::MemWrite              147606644      7.98%     99.38% # Class of executed instruction
system.cpu1.op_class::FloatMemRead            4225079      0.23%     99.61% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite           7156894      0.39%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                1848891315                       # Class of executed instruction
system.cpu1.workload.numSyscalls                  673                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       223381                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        689966                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     89246829                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          812                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    178494617                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            812                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2152818725967                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             352706                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        18944                       # Transaction distribution
system.membus.trans_dist::CleanEvict           204437                       # Transaction distribution
system.membus.trans_dist::ReadExReq            113879                       # Transaction distribution
system.membus.trans_dist::ReadExResp           113879                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        352706                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1156551                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1156551                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1156551                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     31073856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     31073856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                31073856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            466585                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  466585    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              466585                       # Request fanout histogram
system.membus.reqLayer4.occupancy          1107106507                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2497059396                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.numPwrStateTransitions                  1                       # Number of power state transitions
system.cpu0.pwrStateResidencyTicks::ON   2152818725967                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2152818725967                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     38901902                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        38901902                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     38901902                       # number of overall hits
system.cpu0.icache.overall_hits::total       38901902                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst          449                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           449                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst          449                       # number of overall misses
system.cpu0.icache.overall_misses::total          449                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst     37933695                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     37933695                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst     37933695                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     37933695                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     38902351                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     38902351                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     38902351                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     38902351                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000012                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000012                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000012                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000012                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 84484.844098                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 84484.844098                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 84484.844098                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 84484.844098                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks           18                       # number of writebacks
system.cpu0.icache.writebacks::total               18                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst          449                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          449                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst          449                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          449                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst     37634661                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     37634661                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst     37634661                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     37634661                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000012                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000012                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000012                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000012                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 83818.844098                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 83818.844098                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 83818.844098                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 83818.844098                       # average overall mshr miss latency
system.cpu0.icache.replacements                    18                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     38901902                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       38901902                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst          449                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          449                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst     37933695                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     37933695                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     38902351                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     38902351                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000012                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000012                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 84484.844098                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 84484.844098                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst          449                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          449                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst     37634661                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     37634661                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000012                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000012                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 83818.844098                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 83818.844098                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2152818725967                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          428.386884                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           38902351                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              449                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         86642.207127                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            83250                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst   428.386884                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.836693                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.836693                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          431                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          431                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.841797                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        311219257                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       311219257                       # Number of data accesses
system.cpu0.icache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu0.icache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu0.icache.tags.repl_valid_data             0                       # Number of global replacements
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2152818725967                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2152818725967                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2152818725967                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu0.itb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu0.itb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 2152818725967                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2152818725967                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2152818725967                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu0.dtb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu0.dtb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2152818725967                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     16322542                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16322542                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     16322542                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16322542                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       347916                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        347916                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       347916                       # number of overall misses
system.cpu0.dcache.overall_misses::total       347916                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data  30842188938                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  30842188938                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data  30842188938                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  30842188938                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     16670458                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16670458                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     16670458                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16670458                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.020870                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.020870                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.020870                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.020870                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 88648.377591                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 88648.377591                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 88648.377591                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 88648.377591                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks          520                       # number of writebacks
system.cpu0.dcache.writebacks::total              520                       # number of writebacks
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       347916                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       347916                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       347916                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       347916                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  30610476882                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  30610476882                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  30610476882                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  30610476882                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.020870                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.020870                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.020870                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.020870                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 87982.377591                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 87982.377591                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 87982.377591                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 87982.377591                       # average overall mshr miss latency
system.cpu0.dcache.replacements                347908                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     10765403                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10765403                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data       347660                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       347660                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data  30830468670                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  30830468670                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     11113063                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11113063                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.031284                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031284                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 88679.942099                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 88679.942099                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       347660                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       347660                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  30598927110                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  30598927110                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.031284                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.031284                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 88013.942099                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 88013.942099                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      5557139                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       5557139                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data          256                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          256                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data     11720268                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     11720268                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      5557395                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      5557395                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.000046                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000046                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 45782.296875                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 45782.296875                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data          256                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          256                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data     11549772                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     11549772                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.000046                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000046                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 45116.296875                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 45116.296875                       # average WriteReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2152818725967                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse            7.999997                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           16670458                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           347916                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            47.915181                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           166167                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     7.999997                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     1.000000                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024            8                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        133711580                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       133711580                       # Number of data accesses
system.cpu0.dcache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu0.dcache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu0.dcache.tags.repl_valid_data             0                       # Number of global replacements
system.cpu1.numPwrStateTransitions                  1                       # Number of power state transitions
system.cpu1.pwrStateResidencyTicks::ON   2152818725967                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2152818725967                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst   1414347261                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total      1414347261                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst   1414347261                       # number of overall hits
system.cpu1.icache.overall_hits::total     1414347261                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst       273030                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        273030                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst       273030                       # number of overall misses
system.cpu1.icache.overall_misses::total       273030                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   3110930955                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   3110930955                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   3110930955                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   3110930955                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst   1414620291                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total   1414620291                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst   1414620291                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total   1414620291                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000193                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000193                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000193                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000193                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 11394.099385                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 11394.099385                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 11394.099385                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 11394.099385                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks       272518                       # number of writebacks
system.cpu1.icache.writebacks::total           272518                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst       273030                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total       273030                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst       273030                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total       273030                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   2929092975                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   2929092975                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   2929092975                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   2929092975                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000193                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000193                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000193                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000193                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 10728.099385                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 10728.099385                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 10728.099385                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 10728.099385                       # average overall mshr miss latency
system.cpu1.icache.replacements                272518                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst   1414347261                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total     1414347261                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst       273030                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       273030                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   3110930955                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   3110930955                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst   1414620291                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total   1414620291                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000193                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000193                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 11394.099385                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 11394.099385                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst       273030                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total       273030                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   2929092975                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   2929092975                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000193                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000193                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 10728.099385                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 10728.099385                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2152818725967                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          511.986929                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs         1414620291                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           273030                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          5181.189946                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            88245                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst   511.986929                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999974                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999974                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          502                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses      11317235358                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses     11317235358                       # Number of data accesses
system.cpu1.icache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu1.icache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu1.icache.tags.repl_valid_data             0                       # Number of global replacements
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2152818725967                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2152818725967                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2152818725967                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu1.itb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu1.itb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 2152818725967                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2152818725967                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2152818725967                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu1.dtb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu1.dtb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2152818725967                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    303869675                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       303869675                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    303869675                       # number of overall hits
system.cpu1.dcache.overall_hits::total      303869675                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     88626393                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      88626393                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     88626393                       # number of overall misses
system.cpu1.dcache.overall_misses::total     88626393                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1005375343275                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1005375343275                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1005375343275                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1005375343275                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    392496068                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    392496068                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    392496068                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    392496068                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.225802                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.225802                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.225802                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.225802                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 11343.972255                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 11343.972255                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 11343.972255                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 11343.972255                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     60641070                       # number of writebacks
system.cpu1.dcache.writebacks::total         60641070                       # number of writebacks
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     88626393                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     88626393                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     88626393                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     88626393                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 946350165537                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 946350165537                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 946350165537                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 946350165537                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.225802                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.225802                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.225802                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.225802                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 10677.972255                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 10677.972255                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 10677.972255                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 10677.972255                       # average overall mshr miss latency
system.cpu1.dcache.replacements              88626385                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    172675952                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      172675952                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     65056573                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     65056573                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 737788215591                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 737788215591                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    237732525                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    237732525                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.273654                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.273654                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 11340.717495                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 11340.717495                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     65056573                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     65056573                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 694460537973                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 694460537973                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.273654                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.273654                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 10674.717495                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 10674.717495                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data    131193723                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total     131193723                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data     23569820                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total     23569820                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 267587127684                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 267587127684                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data    154763543                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total    154763543                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.152296                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.152296                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 11352.955928                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 11352.955928                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data     23569820                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total     23569820                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 251889627564                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 251889627564                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.152296                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.152296                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 10686.955928                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 10686.955928                       # average WriteReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2152818725967                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse            7.999997                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          392496068                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         88626393                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             4.428659                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           171162                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     7.999997                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     1.000000                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024            8                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses       3228594937                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses      3228594937                       # Number of data accesses
system.cpu1.dcache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu1.dcache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu1.dcache.tags.repl_valid_data             0                       # Number of global replacements
system.l2.pwrStateResidencyTicks::UNDEFINED 2152818725967                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.data                 458                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst              271532                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data            88509213                       # number of demand (read+write) hits
system.l2.demand_hits::total                 88781203                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.data                458                       # number of overall hits
system.l2.overall_hits::.cpu1.inst             271532                       # number of overall hits
system.l2.overall_hits::.cpu1.data           88509213                       # number of overall hits
system.l2.overall_hits::total                88781203                       # number of overall hits
system.l2.demand_misses::.cpu0.inst               449                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            347458                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1498                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            117180                       # number of demand (read+write) misses
system.l2.demand_misses::total                 466585                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst              449                       # number of overall misses
system.l2.overall_misses::.cpu0.data           347458                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1498                       # number of overall misses
system.l2.overall_misses::.cpu1.data           117180                       # number of overall misses
system.l2.overall_misses::total                466585                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst     37177119                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  30252813903                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    124545663                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data   9923349717                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      40337886402                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst     37177119                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  30252813903                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    124545663                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data   9923349717                       # number of overall miss cycles
system.l2.overall_miss_latency::total     40337886402                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst             449                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          347916                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst          273030                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        88626393                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             89247788                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst            449                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         347916                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst         273030                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       88626393                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            89247788                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst              1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.998684                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.005487                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.001322                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.005228                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst             1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.998684                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.005487                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.001322                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.005228                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82799.819599                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 87068.980720                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 83141.297063                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 84684.670737                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86453.457359                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82799.819599                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 87068.980720                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 83141.297063                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 84684.670737                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86453.457359                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               18944                       # number of writebacks
system.l2.writebacks::total                     18944                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst          449                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       347458                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1498                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       117180                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            466585                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst          449                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       347458                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1498                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       117180                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           466585                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst     34111002                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  27881063417                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    114322506                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data   9123481930                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  37152978855                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst     34111002                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  27881063417                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    114322506                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data   9123481930                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  37152978855                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.998684                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.005487                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.001322                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.005228                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.998684                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.005487                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.001322                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.005228                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 75971.051225                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 80242.974452                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 76316.759680                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 77858.695426                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79627.460924                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 75971.051225                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 80242.974452                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 76316.759680                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 77858.695426                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79627.460924                       # average overall mshr miss latency
system.l2.replacements                         224183                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     60641590                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         60641590                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     60641590                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     60641590                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       272536                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           272536                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       272536                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       272536                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           10                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            10                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data              142                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data         23456055                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total              23456197                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data            114                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         113765                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              113879                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data      9927729                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   9627281415                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    9637209144                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data          256                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data     23569820                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          23570076                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.445312                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.004827                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.004832                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 87085.342105                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 84624.281765                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84626.745440                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data          114                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       113765                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         113879                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data      9148243                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   8850721216                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   8859869459                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.445312                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.004827                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.004832                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 80247.745614                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 77798.279049                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 77800.731118                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu1.inst        271532                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             271532                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst          449                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1498                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1947                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst     37177119                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    124545663                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    161722782                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst          449                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst       273030                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         273479                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.005487                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.007119                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82799.819599                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 83141.297063                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83062.548536                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst          449                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1498                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1947                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst     34111002                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    114322506                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    148433508                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.005487                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.007119                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 75971.051225                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 76316.759680                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76237.035439                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data          316                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data     65053158                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          65053474                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       347344                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data         3415                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          350759                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  30242886174                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data    296068302                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  30538954476                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       347660                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     65056573                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      65404233                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.999091                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.000052                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.005363                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 87068.975350                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 86696.428111                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 87065.348219                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       347344                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data         3415                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       350759                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  27871915174                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data    272760714                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  28144675888                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.999091                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.000052                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.005363                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 80242.972886                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 79871.365739                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 80239.354908                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2152818725967                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 226811.510122                       # Cycle average of tags in use
system.l2.tags.total_refs                   178494607                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    466794                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    382.384107                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     76000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      73.858891                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst      223.710498                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data    192608.023516                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst      522.713297                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data    33383.203919                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000282                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000853                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.734741                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.001994                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.127347                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.865217                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024        242611                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1032                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4       241574                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.925488                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                2856380666                       # Number of tag accesses
system.l2.tags.data_accesses               2856380666                       # Number of data accesses
system.l2.tags.repl_invalid                         0                       # Number of initial replacements
system.l2.tags.repl_valid_tag                       0                       # Number of local replacements
system.l2.tags.repl_valid_data                      0                       # Number of global replacements
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2152818725967                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst         28736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      22237312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst         95872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data       7499520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           29861440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst        28736                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst        95872                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        124608                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1212416                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1212416                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst            449                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         347458                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1498                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         117180                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              466585                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        18944                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              18944                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst            13348                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         10329394                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst            44533                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data          3483582                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              13870857                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst        13348                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst        44533                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            57881                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         563176                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               563176                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         563176                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst           13348                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        10329394                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst           44533                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data         3483582                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             14434033                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     18917.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples       449.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    347458.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1498.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    117056.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000031652                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.457174207178                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1135                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1135                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1504072                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              17736                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      466585                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      18944                       # Number of write requests accepted
system.mem_ctrls.readBursts                    466585                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    18944                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    124                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    27                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             14572                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             14592                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             14570                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             14576                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             14590                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             14572                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             14567                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             14575                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             14586                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             14577                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            14574                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            14572                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            14569                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            14583                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            14573                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            14566                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::16            14586                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::17            14583                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::18            14563                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::19            14578                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::20            14583                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::21            14586                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::22            14577                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::23            14574                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::24            14571                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::25            14579                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::26            14589                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::27            14576                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::28            14575                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::29            14586                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::30            14582                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::31            14559                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               579                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               602                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               605                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               611                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               581                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               544                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               615                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               581                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               585                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               588                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              565                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              591                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              597                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              577                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              590                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              609                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::16              587                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::17              631                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::18              620                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::19              570                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::20              570                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::21              600                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::22              587                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::23              556                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::24              569                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::25              592                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::26              564                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::27              607                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::28              614                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::29              599                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::30              586                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::31              593                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      56.61                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  10322232951                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1554248052                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             18481568763                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     22128.82                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                39620.82                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                  0.00                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                466585                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                18944                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  464174                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2287                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   1135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   1135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   1135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   1135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                   1135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       485326                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean            64                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    64.000000                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-71       485326    100.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       485326                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1135                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     410.956828                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    133.411719                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1155.562390                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511           999     88.02%     88.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023           12      1.06%     89.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535            6      0.53%     89.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047           22      1.94%     91.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559           31      2.73%     94.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-3071           28      2.47%     96.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3583           17      1.50%     98.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-4095           10      0.88%     99.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4607            6      0.53%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-5119            2      0.18%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5631            1      0.09%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::26624-27135            1      0.09%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1135                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1135                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.621145                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.596145                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.925388                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              782     68.90%     68.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      0.09%     68.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              352     31.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1135                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               29853504                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    7936                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1207360                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                29861440                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1212416                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        13.87                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.56                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     13.87                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.56                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.08                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.07                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  2152767165246                       # Total gap between requests
system.mem_ctrls.avgGap                    4433859.08                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst        28736                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     22237312                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst        95872                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data      7491584                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      1207360                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 13348.081588751696                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 10329393.613952087238                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 44533.243251559114                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 3479895.408581110649                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 560827.525995101896                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst          449                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       347458                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1498                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       117180                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        18944                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     16057115                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  13989978367                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     54063615                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data   4421469666                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 119639990793683                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     35761.95                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     40263.80                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     36090.53                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     37732.29                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 6315455595.11                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                     0.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         378448080.191718                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         668106418.492767                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        639773756.093094                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy       22281283.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     186876762886.493744                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     47566585248.112762                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     669842186593.640503                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       905994144274.669678                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        420.840888                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 2045184721419                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  96776400000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  10857604548                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         378357636.383718                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         667946750.385566                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        639683240.313890                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       22222307.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     186876762886.493744                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     47565495486.192093                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     669842938916.593262                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       905993407231.607544                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        420.840546                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 2045186633827                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  96776400000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  10855692140                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2152818725967                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          65677712                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     60660534                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       272536                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        28537942                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         23570076                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        23570076                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        273479                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     65404233                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side          916                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1043740                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       818578                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side    265879171                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             267742405                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        29888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     22299904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     34915072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   9553117632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             9610362496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          224183                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1212416                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         89471971                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000009                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.003013                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               89471159    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    812      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           89471971                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       100007515377                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.6                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy       88537766607                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             4.1                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy         272757302                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         349121844                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            448883                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
