#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Jan 23 17:06:41 2025
# Process ID: 9052
# Current directory: C:/Users/joaoe/Desktop/Faculdade/Materias/PED/Vivado/exp-VHDL-4/exp-VHDL-4.runs/synth_1
# Command line: vivado.exe -log modulo_superior.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source modulo_superior.tcl
# Log file: C:/Users/joaoe/Desktop/Faculdade/Materias/PED/Vivado/exp-VHDL-4/exp-VHDL-4.runs/synth_1/modulo_superior.vds
# Journal file: C:/Users/joaoe/Desktop/Faculdade/Materias/PED/Vivado/exp-VHDL-4/exp-VHDL-4.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source modulo_superior.tcl -notrace
Command: synth_design -top modulo_superior -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 23196 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 362.371 ; gain = 100.836
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'modulo_superior' [C:/Users/joaoe/Desktop/Faculdade/Materias/PED/Vivado/exp-VHDL-4/exp-VHDL-4.srcs/sources_1/new/main_circuit.vhd:62]
INFO: [Synth 8-3491] module 'divisor_clock' declared at 'C:/Users/joaoe/Desktop/Faculdade/Materias/PED/Vivado/exp-VHDL-4/exp-VHDL-4.srcs/sources_1/new/main_circuit.vhd:28' bound to instance 'clk_div' of component 'divisor_clock' [C:/Users/joaoe/Desktop/Faculdade/Materias/PED/Vivado/exp-VHDL-4/exp-VHDL-4.srcs/sources_1/new/main_circuit.vhd:78]
INFO: [Synth 8-638] synthesizing module 'divisor_clock' [C:/Users/joaoe/Desktop/Faculdade/Materias/PED/Vivado/exp-VHDL-4/exp-VHDL-4.srcs/sources_1/new/main_circuit.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'divisor_clock' (1#1) [C:/Users/joaoe/Desktop/Faculdade/Materias/PED/Vivado/exp-VHDL-4/exp-VHDL-4.srcs/sources_1/new/main_circuit.vhd:33]
INFO: [Synth 8-3491] module 'flip_flop' declared at 'C:/Users/joaoe/Desktop/Faculdade/Materias/PED/Vivado/exp-VHDL-4/exp-VHDL-4.srcs/sources_1/new/main_circuit.vhd:5' bound to instance 'ff0' of component 'flip_flop' [C:/Users/joaoe/Desktop/Faculdade/Materias/PED/Vivado/exp-VHDL-4/exp-VHDL-4.srcs/sources_1/new/main_circuit.vhd:83]
INFO: [Synth 8-638] synthesizing module 'flip_flop' [C:/Users/joaoe/Desktop/Faculdade/Materias/PED/Vivado/exp-VHDL-4/exp-VHDL-4.srcs/sources_1/new/main_circuit.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'flip_flop' (2#1) [C:/Users/joaoe/Desktop/Faculdade/Materias/PED/Vivado/exp-VHDL-4/exp-VHDL-4.srcs/sources_1/new/main_circuit.vhd:12]
INFO: [Synth 8-3491] module 'flip_flop' declared at 'C:/Users/joaoe/Desktop/Faculdade/Materias/PED/Vivado/exp-VHDL-4/exp-VHDL-4.srcs/sources_1/new/main_circuit.vhd:5' bound to instance 'ff1' of component 'flip_flop' [C:/Users/joaoe/Desktop/Faculdade/Materias/PED/Vivado/exp-VHDL-4/exp-VHDL-4.srcs/sources_1/new/main_circuit.vhd:90]
INFO: [Synth 8-3491] module 'flip_flop' declared at 'C:/Users/joaoe/Desktop/Faculdade/Materias/PED/Vivado/exp-VHDL-4/exp-VHDL-4.srcs/sources_1/new/main_circuit.vhd:5' bound to instance 'ff2' of component 'flip_flop' [C:/Users/joaoe/Desktop/Faculdade/Materias/PED/Vivado/exp-VHDL-4/exp-VHDL-4.srcs/sources_1/new/main_circuit.vhd:97]
INFO: [Synth 8-3491] module 'flip_flop' declared at 'C:/Users/joaoe/Desktop/Faculdade/Materias/PED/Vivado/exp-VHDL-4/exp-VHDL-4.srcs/sources_1/new/main_circuit.vhd:5' bound to instance 'ff3' of component 'flip_flop' [C:/Users/joaoe/Desktop/Faculdade/Materias/PED/Vivado/exp-VHDL-4/exp-VHDL-4.srcs/sources_1/new/main_circuit.vhd:104]
INFO: [Synth 8-256] done synthesizing module 'modulo_superior' (3#1) [C:/Users/joaoe/Desktop/Faculdade/Materias/PED/Vivado/exp-VHDL-4/exp-VHDL-4.srcs/sources_1/new/main_circuit.vhd:62]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 419.012 ; gain = 157.477
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 419.012 ; gain = 157.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 419.012 ; gain = 157.477
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/joaoe/Desktop/Faculdade/Materias/PED/Vivado/exp-VHDL-4/exp-VHDL-4.srcs/constrs_1/imports/Vivado/Master.xdc]
CRITICAL WARNING: [Designutils 20-1307] Command 'Clock' is not supported in the xdc constraint file. [C:/Users/joaoe/Desktop/Faculdade/Materias/PED/Vivado/exp-VHDL-4/exp-VHDL-4.srcs/constrs_1/imports/Vivado/Master.xdc:6]
Finished Parsing XDC File [C:/Users/joaoe/Desktop/Faculdade/Materias/PED/Vivado/exp-VHDL-4/exp-VHDL-4.srcs/constrs_1/imports/Vivado/Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/joaoe/Desktop/Faculdade/Materias/PED/Vivado/exp-VHDL-4/exp-VHDL-4.srcs/constrs_1/imports/Vivado/Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/modulo_superior_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/modulo_superior_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 711.484 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 711.508 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 711.508 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 711.508 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 711.508 ; gain = 449.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 711.508 ; gain = 449.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 711.508 ; gain = 449.973
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "temp_clk" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 711.508 ; gain = 449.973
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
+---Registers : 
	               26 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module divisor_clock 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
+---Registers : 
	               26 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module flip_flop 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "clk_div/temp_clk" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 711.508 ; gain = 449.973
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 738.371 ; gain = 476.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 759.000 ; gain = 497.465
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 759.000 ; gain = 497.465
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 759.000 ; gain = 497.465
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 759.000 ; gain = 497.465
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 759.000 ; gain = 497.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 759.000 ; gain = 497.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 759.000 ; gain = 497.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 759.000 ; gain = 497.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     7|
|3     |LUT1   |     3|
|4     |LUT2   |     1|
|5     |LUT4   |     5|
|6     |LUT6   |     2|
|7     |FDCE   |     4|
|8     |FDRE   |    27|
|9     |IBUF   |     6|
|10    |OBUF   |     4|
+------+-------+------+

Report Instance Areas: 
+------+----------+--------------+------+
|      |Instance  |Module        |Cells |
+------+----------+--------------+------+
|1     |top       |              |    60|
|2     |  clk_div |divisor_clock |    44|
|3     |  ff0     |flip_flop     |     1|
|4     |  ff1     |flip_flop_0   |     2|
|5     |  ff2     |flip_flop_1   |     1|
|6     |  ff3     |flip_flop_2   |     1|
+------+----------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 759.000 ; gain = 497.465
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 759.000 ; gain = 204.969
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 759.000 ; gain = 497.465
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 761.160 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 0 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 761.160 ; gain = 511.184
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 761.160 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/joaoe/Desktop/Faculdade/Materias/PED/Vivado/exp-VHDL-4/exp-VHDL-4.runs/synth_1/modulo_superior.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file modulo_superior_utilization_synth.rpt -pb modulo_superior_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jan 23 17:06:59 2025...
