$date
	Wed Nov 19 14:24:06 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_imm_select_rv32i $end
$var wire 32 ! imm_tb [31:0] $end
$var reg 3 " cu_immtype_tb [2:0] $end
$var reg 25 # trimmed_instr_tb [24:0] $end
$scope module uut $end
$var wire 3 $ cu_immtype [2:0] $end
$var wire 25 % trimmed_instr [24:0] $end
$var reg 32 & imm [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 &
b0 %
b0 $
b0 #
b0 "
b0 !
$end
#10000
b11111111111111111111111111111001 !
b11111111111111111111111111111001 &
b1111111110010100000101001 #
b1111111110010100000101001 %
#20000
b1100000 !
b1100000 &
b11000001001001001000 #
b11000001001001001000 %
#30000
b11111111111111111111111111100010 !
b11111111111111111111111111100010 &
b1 "
b1 $
b1111111110001001001000010 #
b1111111110001001001000010 %
#40000
b11111111111111111111011110000110 !
b11111111111111111111011110000110 &
b10 "
b10 $
b1111100000010100000000110 #
b1111100000010100000000110 %
#50000
b10010101000000000000 !
b10010101000000000000 &
b11 "
b11 $
b1001010100011 #
b1001010100011 %
#60000
b1010000000 !
b1010000000 &
b100 "
b100 $
b10100000000000000001110 #
b10100000000000000001110 %
#70000
b0 !
b0 &
b111 "
b111 $
#80000
