#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Tue Mar 27 14:49:29 2018
# Process ID: 30804
# Current directory: /home/laurensvandam/pairhmm_posit_hdl
# Command line: vivado
# Log file: /home/laurensvandam/pairhmm_posit_hdl/vivado.log
# Journal file: /home/laurensvandam/pairhmm_posit_hdl/vivado.jou
#-----------------------------------------------------------
start_gui
create_project posit_add /home/laurensvandam/pairhmm_posit_hdl/posit_add -part xc7a35tcpg236-3
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/applics/xilinx-vivado-2017.1/Vivado/2017.1/data/ip'.
create_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 6172.613 ; gain = 102.125 ; free physical = 2321 ; free virtual = 15966
file mkdir /home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/new
close [ open /home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/new/test.v w ]
add_files /home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/new/test.v
update_compile_order -fileset sources_1
import_files -norecurse {/home/laurensvandam/pairhmm_posit_hdl/posit_add/Posit-Adder/posit_adder.v /home/laurensvandam/pairhmm_posit_hdl/posit_add/Posit-Adder/add_N.v /home/laurensvandam/pairhmm_posit_hdl/posit_add/Posit-Adder/posit_adder_8bit_tb.v /home/laurensvandam/pairhmm_posit_hdl/posit_add/Posit-Adder/sub_N.v /home/laurensvandam/pairhmm_posit_hdl/posit_add/Posit-Adder/LOD_N.v /home/laurensvandam/pairhmm_posit_hdl/posit_add/Posit-Adder/DSR_left_N_S.v /home/laurensvandam/pairhmm_posit_hdl/posit_add/Posit-Adder/add_mantovf.v /home/laurensvandam/pairhmm_posit_hdl/posit_add/Posit-Adder/data_extract.v /home/laurensvandam/pairhmm_posit_hdl/posit_add/Posit-Adder/DSR_right_N_S.v /home/laurensvandam/pairhmm_posit_hdl/posit_add/Posit-Adder/LZD_N.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 2
WARNING: [HDL 9-687] Illegal redeclaration of module <DSR_left_N_S>. [/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/DSR_left_N_S.v:1]
WARNING: [HDL 9-687] Illegal redeclaration of module <DSR_right_N_S>. [/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/DSR_right_N_S.v:1]
WARNING: [HDL 9-687] Illegal redeclaration of module <LOD_N>. [/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/LOD_N.v:1]
WARNING: [HDL 9-687] Illegal redeclaration of module <LOD>. [/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/LOD_N.v:22]
WARNING: [HDL 9-687] Illegal redeclaration of module <LZD_N>. [/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/LZD_N.v:1]
WARNING: [HDL 9-687] Illegal redeclaration of module <LZD>. [/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/LZD_N.v:22]
WARNING: [HDL 9-687] Illegal redeclaration of module <add_N>. [/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/add_N.v:1]
WARNING: [HDL 9-687] Illegal redeclaration of module <add_mantovf>. [/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/add_mantovf.v:1]
WARNING: [HDL 9-687] Illegal redeclaration of module <data_extract>. [/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/data_extract.v:1]
WARNING: [HDL 9-687] Illegal redeclaration of module <sub_N>. [/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/sub_N.v:1]
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'DSR_left_N_S()' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 1 of file /home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/DSR_left_N_S.v
Duplicate found at line 1 of file /home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/posit_adder.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'DSR_right_N_S()' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 1 of file /home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/DSR_right_N_S.v
Duplicate found at line 1 of file /home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/posit_adder.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'LOD_N()' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 1 of file /home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/LOD_N.v
Duplicate found at line 1 of file /home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/posit_adder.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'LOD()' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 22 of file /home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/LOD_N.v
Duplicate found at line 22 of file /home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/posit_adder.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'LZD_N()' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 1 of file /home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/LZD_N.v
Duplicate found at line 1 of file /home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/posit_adder.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'LZD()' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 22 of file /home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/LZD_N.v
Duplicate found at line 22 of file /home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/posit_adder.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'add_N()' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 1 of file /home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/add_N.v
Duplicate found at line 1 of file /home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/posit_adder.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'add_mantovf()' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 1 of file /home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/add_mantovf.v
Duplicate found at line 1 of file /home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/posit_adder.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'data_extract()' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 1 of file /home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/data_extract.v
Duplicate found at line 1 of file /home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/posit_adder.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'sub_N()' found in library 'xil_defaultlib'
Duplicate found at line 1 of file /home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/posit_adder.v
	(Active) Duplicate found at line 1 of file /home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/sub_N.v
[Tue Mar 27 14:59:15 2018] Launched synth_1...
Run output will be captured here: /home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.runs/synth_1/runme.log
remove_files  /home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/posit_adder_8bit_tb.v
move_files -fileset sim_1 [get_files  /home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/posit_adder_8bit_tb.v]
WARNING: [Vivado 12-818] No files matched '/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/posit_adder_8bit_tb.v'
ERROR: [Common 17-162] Invalid option value specified for '-files'.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 2
WARNING: [HDL 9-687] Illegal redeclaration of module <DSR_left_N_S>. [/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/DSR_left_N_S.v:1]
WARNING: [HDL 9-687] Illegal redeclaration of module <DSR_right_N_S>. [/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/DSR_right_N_S.v:1]
WARNING: [HDL 9-687] Illegal redeclaration of module <LOD_N>. [/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/LOD_N.v:1]
WARNING: [HDL 9-687] Illegal redeclaration of module <LOD>. [/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/LOD_N.v:22]
WARNING: [HDL 9-687] Illegal redeclaration of module <LZD_N>. [/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/LZD_N.v:1]
WARNING: [HDL 9-687] Illegal redeclaration of module <LZD>. [/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/LZD_N.v:22]
WARNING: [HDL 9-687] Illegal redeclaration of module <add_N>. [/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/add_N.v:1]
WARNING: [HDL 9-687] Illegal redeclaration of module <add_mantovf>. [/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/add_mantovf.v:1]
WARNING: [HDL 9-687] Illegal redeclaration of module <data_extract>. [/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/data_extract.v:1]
WARNING: [HDL 9-687] Illegal redeclaration of module <sub_N>. [/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/sub_N.v:1]
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'DSR_left_N_S()' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 1 of file /home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/DSR_left_N_S.v
Duplicate found at line 1 of file /home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/posit_adder.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'DSR_right_N_S()' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 1 of file /home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/DSR_right_N_S.v
Duplicate found at line 1 of file /home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/posit_adder.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'LOD_N()' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 1 of file /home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/LOD_N.v
Duplicate found at line 1 of file /home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/posit_adder.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'LOD()' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 22 of file /home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/LOD_N.v
Duplicate found at line 22 of file /home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/posit_adder.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'LZD_N()' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 1 of file /home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/LZD_N.v
Duplicate found at line 1 of file /home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/posit_adder.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'LZD()' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 22 of file /home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/LZD_N.v
Duplicate found at line 22 of file /home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/posit_adder.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'add_N()' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 1 of file /home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/add_N.v
Duplicate found at line 1 of file /home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/posit_adder.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'add_mantovf()' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 1 of file /home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/add_mantovf.v
Duplicate found at line 1 of file /home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/posit_adder.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'data_extract()' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 1 of file /home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/data_extract.v
Duplicate found at line 1 of file /home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/posit_adder.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'sub_N()' found in library 'xil_defaultlib'
Duplicate found at line 1 of file /home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/posit_adder.v
	(Active) Duplicate found at line 1 of file /home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/sub_N.v
[Tue Mar 27 15:00:09 2018] Launched synth_1...
Run output will be captured here: /home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Tue Mar 27 15:01:04 2018] Launched impl_1...
Run output will be captured here: /home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 23 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.1
INFO: [Device 21-403] Loading part xc7a35tcpg236-3
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 6598.672 ; gain = 0.000 ; free physical = 2000 ; free virtual = 15698
Restored from archive | CPU: 0.030000 secs | Memory: 0.290749 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 6598.672 ; gain = 0.000 ; free physical = 2000 ; free virtual = 15698
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 6746.449 ; gain = 305.086 ; free physical = 1906 ; free virtual = 15603
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-3
INFO: [Netlist 29-17] Analyzing 23 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'posit_adder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.sim/sim_1/behav'
xvlog -m64 --relax -prj posit_adder_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/DSR_left_N_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DSR_left_N_S
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/DSR_right_N_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DSR_right_N_S
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/LOD_N.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LOD_N
INFO: [VRFC 10-311] analyzing module LOD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/LZD_N.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LZD_N
INFO: [VRFC 10-311] analyzing module LZD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/add_N.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_N
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/add_mantovf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_mantovf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/data_extract.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_extract
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/sub_N.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sub_N
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/posit_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DSR_right_N_S
WARNING: [VRFC 10-1195] overwriting previous definition of module DSR_right_N_S [/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/DSR_right_N_S.v:1]
INFO: [VRFC 10-311] analyzing module LOD_N
WARNING: [VRFC 10-1195] overwriting previous definition of module LOD_N [/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/LOD_N.v:1]
INFO: [VRFC 10-311] analyzing module LOD
WARNING: [VRFC 10-1195] overwriting previous definition of module LOD [/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/LOD_N.v:22]
INFO: [VRFC 10-311] analyzing module LZD_N
WARNING: [VRFC 10-1195] overwriting previous definition of module LZD_N [/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/LZD_N.v:1]
INFO: [VRFC 10-311] analyzing module LZD
WARNING: [VRFC 10-1195] overwriting previous definition of module LZD [/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/LZD_N.v:22]
INFO: [VRFC 10-311] analyzing module DSR_left_N_S
WARNING: [VRFC 10-1195] overwriting previous definition of module DSR_left_N_S [/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/DSR_left_N_S.v:1]
INFO: [VRFC 10-311] analyzing module add_N
WARNING: [VRFC 10-1195] overwriting previous definition of module add_N [/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/add_N.v:1]
INFO: [VRFC 10-311] analyzing module sub_N
WARNING: [VRFC 10-1195] overwriting previous definition of module sub_N [/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/sub_N.v:1]
INFO: [VRFC 10-311] analyzing module data_extract
WARNING: [VRFC 10-1195] overwriting previous definition of module data_extract [/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/data_extract.v:1]
INFO: [VRFC 10-311] analyzing module add_mantovf
WARNING: [VRFC 10-1195] overwriting previous definition of module add_mantovf [/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/add_mantovf.v:1]
INFO: [VRFC 10-311] analyzing module posit_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.sim/sim_1/behav'
Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/applics/xilinx-vivado-2017.1/Vivado/2017.1/bin/unwrapped/lnx64.o/xelab -wto 2570ef0e721043cdaae16d02868fc0c5 --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot posit_adder_behav xil_defaultlib.posit_adder xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LOD(N=2)
Compiling module xil_defaultlib.LOD(N=4)
Compiling module xil_defaultlib.LOD(N=8)
Compiling module xil_defaultlib.LOD_N(N=8)
Compiling module xil_defaultlib.LZD(N=2)
Compiling module xil_defaultlib.LZD(N=4)
Compiling module xil_defaultlib.LZD(N=8)
Compiling module xil_defaultlib.LZD_N(N=8)
Compiling module xil_defaultlib.DSR_left_N_S(N=8,S=32'b011)
Compiling module xil_defaultlib.data_extract(N=8,es=4)
Compiling module xil_defaultlib.sub_N(N=32'b011)
Compiling module xil_defaultlib.add_N(N=32'b011)
Compiling module xil_defaultlib.sub_N(N=32'b01000)
Compiling module xil_defaultlib.DSR_right_N_S(N=8,S=32'b011)
Compiling module xil_defaultlib.add_N(N=8)
Compiling module xil_defaultlib.sub_N(N=8)
Compiling module xil_defaultlib.add_mantovf(N=32'b01000)
Compiling module xil_defaultlib.DSR_right_N_S(N=16,S=32'b011)
Compiling module xil_defaultlib.posit_adder
Compiling module xil_defaultlib.glbl
Built simulation snapshot posit_adder_behav

****** Webtalk v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source /home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.sim/sim_1/behav/xsim.dir/posit_adder_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Mar 27 15:04:08 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "posit_adder_behav -key {Behavioral:sim_1:Functional:posit_adder} -tclbatch {posit_adder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.1
Time resolution is 1 ps
source posit_adder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 7159.863 ; gain = 14.363 ; free physical = 1433 ; free virtual = 15159
INFO: [USF-XSim-96] XSim completed. Design snapshot 'posit_adder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 7159.863 ; gain = 22.539 ; free physical = 1433 ; free virtual = 15159
remove_files  /home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/new/test.v
file delete -force /home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/new/test.v
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse /home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/posit_adder_8bit_tb.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'posit_adder_8bit_tb_v' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.sim/sim_1/behav'
xvlog -m64 --relax -prj posit_adder_8bit_tb_v_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/DSR_left_N_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DSR_left_N_S
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/DSR_right_N_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DSR_right_N_S
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/LOD_N.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LOD_N
INFO: [VRFC 10-311] analyzing module LOD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/LZD_N.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LZD_N
INFO: [VRFC 10-311] analyzing module LZD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/add_N.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_N
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/add_mantovf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_mantovf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/data_extract.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_extract
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/posit_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DSR_right_N_S
WARNING: [VRFC 10-1195] overwriting previous definition of module DSR_right_N_S [/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/DSR_right_N_S.v:1]
INFO: [VRFC 10-311] analyzing module LOD_N
WARNING: [VRFC 10-1195] overwriting previous definition of module LOD_N [/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/LOD_N.v:1]
INFO: [VRFC 10-311] analyzing module LOD
WARNING: [VRFC 10-1195] overwriting previous definition of module LOD [/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/LOD_N.v:22]
INFO: [VRFC 10-311] analyzing module LZD_N
WARNING: [VRFC 10-1195] overwriting previous definition of module LZD_N [/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/LZD_N.v:1]
INFO: [VRFC 10-311] analyzing module LZD
WARNING: [VRFC 10-1195] overwriting previous definition of module LZD [/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/LZD_N.v:22]
INFO: [VRFC 10-311] analyzing module DSR_left_N_S
WARNING: [VRFC 10-1195] overwriting previous definition of module DSR_left_N_S [/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/DSR_left_N_S.v:1]
INFO: [VRFC 10-311] analyzing module add_N
WARNING: [VRFC 10-1195] overwriting previous definition of module add_N [/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/add_N.v:1]
INFO: [VRFC 10-311] analyzing module sub_N
INFO: [VRFC 10-311] analyzing module data_extract
WARNING: [VRFC 10-1195] overwriting previous definition of module data_extract [/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/data_extract.v:1]
INFO: [VRFC 10-311] analyzing module add_mantovf
WARNING: [VRFC 10-1195] overwriting previous definition of module add_mantovf [/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/add_mantovf.v:1]
INFO: [VRFC 10-311] analyzing module posit_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/sub_N.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sub_N
WARNING: [VRFC 10-1195] overwriting previous definition of module sub_N [/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/sub_N.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/posit_adder_8bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module posit_adder_8bit_tb_v
INFO: [VRFC 10-2458] undeclared symbol inf, assumed default net type wire [/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/posit_adder_8bit_tb.v:30]
INFO: [VRFC 10-2458] undeclared symbol zero, assumed default net type wire [/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/posit_adder_8bit_tb.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.sim/sim_1/behav'
Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/applics/xilinx-vivado-2017.1/Vivado/2017.1/bin/unwrapped/lnx64.o/xelab -wto 2570ef0e721043cdaae16d02868fc0c5 --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot posit_adder_8bit_tb_v_behav xil_defaultlib.posit_adder_8bit_tb_v xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/sub_N.v" Line 1. Module sub_N(N=32'b011) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/sub_N.v" Line 1. Module sub_N(N=32'b011) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/sub_N.v" Line 1. Module sub_N(N=32'b01000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/sub_N.v" Line 1. Module sub_N(N=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/sub_N.v" Line 1. Module sub_N(N=32'b01000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/sub_N.v" Line 1. Module sub_N(N=32'b011) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/sub_N.v" Line 1. Module sub_N(N=32'b011) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/sub_N.v" Line 1. Module sub_N(N=32'b01000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/sub_N.v" Line 1. Module sub_N(N=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/sub_N.v" Line 1. Module sub_N(N=32'b01000) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LOD(N=2)
Compiling module xil_defaultlib.LOD(N=4)
Compiling module xil_defaultlib.LOD(N=8)
Compiling module xil_defaultlib.LOD_N(N=8)
Compiling module xil_defaultlib.LZD(N=2)
Compiling module xil_defaultlib.LZD(N=4)
Compiling module xil_defaultlib.LZD(N=8)
Compiling module xil_defaultlib.LZD_N(N=8)
Compiling module xil_defaultlib.DSR_left_N_S(N=8,S=32'b011)
Compiling module xil_defaultlib.data_extract(N=8,es=4)
Compiling module xil_defaultlib.sub_N(N=32'b011)
Compiling module xil_defaultlib.add_N(N=32'b011)
Compiling module xil_defaultlib.sub_N(N=32'b01000)
Compiling module xil_defaultlib.DSR_right_N_S(N=8,S=32'b011)
Compiling module xil_defaultlib.add_N(N=8)
Compiling module xil_defaultlib.sub_N(N=8)
Compiling module xil_defaultlib.add_mantovf(N=32'b01000)
Compiling module xil_defaultlib.DSR_right_N_S(N=16,S=32'b011)
Compiling module xil_defaultlib.posit_adder(N=8,es=4)
Compiling module xil_defaultlib.posit_adder_8bit_tb_v
Compiling module xil_defaultlib.glbl
Built simulation snapshot posit_adder_8bit_tb_v_behav

****** Webtalk v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source /home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.sim/sim_1/behav/xsim.dir/posit_adder_8bit_tb_v_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Mar 27 15:07:17 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "posit_adder_8bit_tb_v_behav -key {Behavioral:sim_1:Functional:posit_adder_8bit_tb_v} -tclbatch {posit_adder_8bit_tb_v.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.1
Time resolution is 1 ps
source posit_adder_8bit_tb_v.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/posit_adder_8bit_tb_v/data1" to the wave window because it has 524288 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/posit_adder_8bit_tb_v/data2" to the wave window because it has 524288 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/posit_adder_8bit_tb_v/result" to the wave window because it has 524288 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 1000ns
WARNING: File Pin1_8bit.txt referenced on /home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/posit_adder_8bit_tb.v at line 34 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File Pin2_8bit.txt referenced on /home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/posit_adder_8bit_tb.v at line 35 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File Pout_8bit_ES4.txt referenced on /home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/posit_adder_8bit_tb.v at line 70 cannot be opened for reading. Please ensure that this file is available in the current working directory.
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 7245.051 ; gain = 40.383 ; free physical = 1407 ; free virtual = 15129
INFO: [USF-XSim-96] XSim completed. Design snapshot 'posit_adder_8bit_tb_v_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 7245.051 ; gain = 40.383 ; free physical = 1407 ; free virtual = 15129
set_property SOURCE_SET sources_1 [get_filesets sim_1]
import_files -fileset sim_1 -norecurse {/home/laurensvandam/pairhmm_posit_hdl/Pin1_8bit.txt /home/laurensvandam/pairhmm_posit_hdl/Pout_8bit_ES4.txt /home/laurensvandam/pairhmm_posit_hdl/Pin2_8bit.txt}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.sim/sim_1/behav/.nfs000000001421aa6f000011b4
WARNING: [Vivado 12-3661] Failed to remove file:/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.sim/sim_1/behav/.nfs000000001421aa71000011b5
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'posit_adder_8bit_tb_v' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.sim/sim_1/behav/Pin1_8bit.txt'
INFO: [SIM-utils-43] Exported '/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.sim/sim_1/behav/Pout_8bit_ES4.txt'
INFO: [SIM-utils-43] Exported '/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.sim/sim_1/behav/Pin2_8bit.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.sim/sim_1/behav'
xvlog -m64 --relax -prj posit_adder_8bit_tb_v_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/DSR_left_N_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DSR_left_N_S
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/DSR_right_N_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DSR_right_N_S
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/LOD_N.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LOD_N
INFO: [VRFC 10-311] analyzing module LOD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/LZD_N.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LZD_N
INFO: [VRFC 10-311] analyzing module LZD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/add_N.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_N
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/add_mantovf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_mantovf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/data_extract.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_extract
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/posit_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DSR_right_N_S
WARNING: [VRFC 10-1195] overwriting previous definition of module DSR_right_N_S [/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/DSR_right_N_S.v:1]
INFO: [VRFC 10-311] analyzing module LOD_N
WARNING: [VRFC 10-1195] overwriting previous definition of module LOD_N [/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/LOD_N.v:1]
INFO: [VRFC 10-311] analyzing module LOD
WARNING: [VRFC 10-1195] overwriting previous definition of module LOD [/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/LOD_N.v:22]
INFO: [VRFC 10-311] analyzing module LZD_N
WARNING: [VRFC 10-1195] overwriting previous definition of module LZD_N [/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/LZD_N.v:1]
INFO: [VRFC 10-311] analyzing module LZD
WARNING: [VRFC 10-1195] overwriting previous definition of module LZD [/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/LZD_N.v:22]
INFO: [VRFC 10-311] analyzing module DSR_left_N_S
WARNING: [VRFC 10-1195] overwriting previous definition of module DSR_left_N_S [/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/DSR_left_N_S.v:1]
INFO: [VRFC 10-311] analyzing module add_N
WARNING: [VRFC 10-1195] overwriting previous definition of module add_N [/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/add_N.v:1]
INFO: [VRFC 10-311] analyzing module sub_N
INFO: [VRFC 10-311] analyzing module data_extract
WARNING: [VRFC 10-1195] overwriting previous definition of module data_extract [/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/data_extract.v:1]
INFO: [VRFC 10-311] analyzing module add_mantovf
WARNING: [VRFC 10-1195] overwriting previous definition of module add_mantovf [/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/add_mantovf.v:1]
INFO: [VRFC 10-311] analyzing module posit_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/sub_N.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sub_N
WARNING: [VRFC 10-1195] overwriting previous definition of module sub_N [/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/sub_N.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/posit_adder_8bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module posit_adder_8bit_tb_v
INFO: [VRFC 10-2458] undeclared symbol inf, assumed default net type wire [/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/posit_adder_8bit_tb.v:30]
INFO: [VRFC 10-2458] undeclared symbol zero, assumed default net type wire [/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/posit_adder_8bit_tb.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.sim/sim_1/behav'
Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/applics/xilinx-vivado-2017.1/Vivado/2017.1/bin/unwrapped/lnx64.o/xelab -wto 2570ef0e721043cdaae16d02868fc0c5 --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot posit_adder_8bit_tb_v_behav xil_defaultlib.posit_adder_8bit_tb_v xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/sub_N.v" Line 1. Module sub_N(N=32'b011) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/sub_N.v" Line 1. Module sub_N(N=32'b011) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/sub_N.v" Line 1. Module sub_N(N=32'b01000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/sub_N.v" Line 1. Module sub_N(N=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/sub_N.v" Line 1. Module sub_N(N=32'b01000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/sub_N.v" Line 1. Module sub_N(N=32'b011) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/sub_N.v" Line 1. Module sub_N(N=32'b011) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/sub_N.v" Line 1. Module sub_N(N=32'b01000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/sub_N.v" Line 1. Module sub_N(N=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/sub_N.v" Line 1. Module sub_N(N=32'b01000) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LOD(N=2)
Compiling module xil_defaultlib.LOD(N=4)
Compiling module xil_defaultlib.LOD(N=8)
Compiling module xil_defaultlib.LOD_N(N=8)
Compiling module xil_defaultlib.LZD(N=2)
Compiling module xil_defaultlib.LZD(N=4)
Compiling module xil_defaultlib.LZD(N=8)
Compiling module xil_defaultlib.LZD_N(N=8)
Compiling module xil_defaultlib.DSR_left_N_S(N=8,S=32'b011)
Compiling module xil_defaultlib.data_extract(N=8,es=4)
Compiling module xil_defaultlib.sub_N(N=32'b011)
Compiling module xil_defaultlib.add_N(N=32'b011)
Compiling module xil_defaultlib.sub_N(N=32'b01000)
Compiling module xil_defaultlib.DSR_right_N_S(N=8,S=32'b011)
Compiling module xil_defaultlib.add_N(N=8)
Compiling module xil_defaultlib.sub_N(N=8)
Compiling module xil_defaultlib.add_mantovf(N=32'b01000)
Compiling module xil_defaultlib.DSR_right_N_S(N=16,S=32'b011)
Compiling module xil_defaultlib.posit_adder(N=8,es=4)
Compiling module xil_defaultlib.posit_adder_8bit_tb_v
Compiling module xil_defaultlib.glbl
Built simulation snapshot posit_adder_8bit_tb_v_behav

****** Webtalk v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source /home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.sim/sim_1/behav/xsim.dir/posit_adder_8bit_tb_v_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Mar 27 15:11:55 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "posit_adder_8bit_tb_v_behav -key {Behavioral:sim_1:Functional:posit_adder_8bit_tb_v} -tclbatch {posit_adder_8bit_tb_v.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.1
Time resolution is 1 ps
source posit_adder_8bit_tb_v.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/posit_adder_8bit_tb_v/data1" to the wave window because it has 524288 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/posit_adder_8bit_tb_v/data2" to the wave window because it has 524288 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/posit_adder_8bit_tb_v/result" to the wave window because it has 524288 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 1000ns
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 7245.051 ; gain = 0.000 ; free physical = 1377 ; free virtual = 15105
INFO: [USF-XSim-96] XSim completed. Design snapshot 'posit_adder_8bit_tb_v_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 7245.051 ; gain = 0.000 ; free physical = 1377 ; free virtual = 15105
step
Stopped at time : 1005 ns : File "/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/posit_adder_8bit_tb.v" Line 57
step
Stopped at time : 1005 ns : File "/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/posit_adder_8bit_tb.v" Line 57
add_bp {/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/posit_adder_8bit_tb.v} 57
remove_bps -file {/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/posit_adder_8bit_tb.v} -line 57
step
Stopped at time : 1005 ns : File "/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/posit_adder_8bit_tb.v" Line 60
step
Stopped at time : 1005 ns : File "/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/posit_adder_8bit_tb.v" Line 61
run all
$finish called at time : 655455 ns : File "/home/laurensvandam/pairhmm_posit_hdl/posit_add/posit_add.srcs/sources_1/imports/Posit-Adder/posit_adder_8bit_tb.v" Line 63
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Mar 27 15:44:05 2018...
