git clone --depth 1 --no-tags https://github.com/leoleoasd/mips_cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/382045927
git clone --depth 1 --no-tags https://github.com/YC-Vertex/ComputerOrganization-Assignments.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/379029688
git clone --depth 1 --no-tags https://github.com/karentp/TransactionLayerPCIe.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/380990230
git clone --depth 1 --no-tags https://github.com/bunnyverma29/verilog-image.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/384461286
git clone --depth 1 --no-tags https://github.com/HKpro2090/Basic-Calculator-implementation-using-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/384943950
git clone --depth 1 --no-tags https://github.com/minhna1112/FFT-Radix4-16Point-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/377595631
git clone --depth 1 --no-tags https://github.com/base-band/bladerf.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/383290627
git clone --depth 1 --no-tags https://github.com/DRubioG/VLIW.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/375821730
git clone --depth 1 --no-tags https://github.com/MasoudHeidary/FPGA-Verilog-Serial-Communication.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/377450891
git clone --depth 1 --no-tags https://github.com/DilankaLaknath/Multi_Core_FPGA_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/380801082
git clone --depth 1 --no-tags https://github.com/Jeff-Ray/Matrix-keyboard.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/377728780
git clone --depth 1 --no-tags https://github.com/mr-gaurav/32-BIT_RISC_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/378708247
git clone --depth 1 --no-tags https://github.com/arsalanyavari/UART-protocol.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/384694617
git clone --depth 1 --no-tags https://github.com/mfkiwl/Verilog-Program-Counter-and-Shifter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/382770769
git clone --depth 1 --no-tags https://github.com/makerinchina-iot/syn_rom.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/375015787
git clone --depth 1 --no-tags https://github.com/trung-pham-dinh/DigitalClock-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/375655652
git clone --depth 1 --no-tags https://github.com/Bragadeeshan/8-bit-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/382118975
git clone --depth 1 --no-tags https://github.com/SoujanyaSR/Tomasulo-Out-of-order-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/381757812
git clone --depth 1 --no-tags https://github.com/williamtien23/FPGA-DE10_LITE-I2C_Master.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/375178463
git clone --depth 1 --no-tags https://github.com/yhs0602/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/375676044
git clone --depth 1 --no-tags https://github.com/sa-patel/EECS151_FPGA_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/378061363
git clone --depth 1 --no-tags https://github.com/pravinism-007/DES_ENCRYPTION_IP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/379953816
git clone --depth 1 --no-tags https://github.com/JackeyLove1/TinyCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/384014569
git clone --depth 1 --no-tags https://github.com/dchwebb/WS2812_IP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/376030749
git clone --depth 1 --no-tags https://github.com/iremnurcolak/UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/377116932
git clone --depth 1 --no-tags https://github.com/microSharjeel/KNN_Final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/384368282
git clone --depth 1 --no-tags https://github.com/deoregaurav92/3-Stage-Pipelined-Half-precision-Floating-Point-Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/380659124
git clone --depth 1 --no-tags https://github.com/angithub34530/AN_VIPUsingFPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/381025046
git clone --depth 1 --no-tags https://github.com/akangakang/Digital-Component-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/380256939
git clone --depth 1 --no-tags https://github.com/Jamboii/vlsi-projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/379568460
git clone --depth 1 --no-tags https://github.com/megharaj123-sh/INSTRUCTION-FETCH.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/380429280
git clone --depth 1 --no-tags https://github.com/megharaj123-sh/ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/380427324
git clone --depth 1 --no-tags https://github.com/ahmadrmirzaei/ARM32-CACHE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/380063495
git clone --depth 1 --no-tags https://github.com/zyp-git01/course_risc-v.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/379220785
git clone --depth 1 --no-tags https://github.com/amir-pma/Arm-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/384492926
git clone --depth 1 --no-tags https://github.com/JoaoGMSF/Microwave.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/375063997
git clone --depth 1 --no-tags https://github.com/codamin/ARM-Processor-CALab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/376544692
git clone --depth 1 --no-tags https://github.com/ZLFan/EDA-Course.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/377768348
git clone --depth 1 --no-tags https://github.com/acada-sjtu/LSTM-IF-detection.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/380405184
git clone --depth 1 --no-tags https://github.com/Prokuma/Ayumu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/374971961
git clone --depth 1 --no-tags https://github.com/BStar14/single-cycle-mips-processor-eee3530.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/377868606
git clone --depth 1 --no-tags https://github.com/mfkiwl/Verilog-Register-File-and-ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/382770658
git clone --depth 1 --no-tags https://github.com/abhigy/Tic-Tac-Toe-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/381942718
git clone --depth 1 --no-tags https://github.com/RoyArch/buptsee_verilog_random.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/375252986
git clone --depth 1 --no-tags https://github.com/PrashanthHC16/Approximate-Multipliers.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/380350637
git clone --depth 1 --no-tags https://github.com/dec880126/Verilog-Practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/378078112
git clone --depth 1 --no-tags https://github.com/Liror/ECEG.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/377938767
git clone --depth 1 --no-tags https://github.com/siglabsoss/datapath.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/376651663
git clone --depth 1 --no-tags https://github.com/GVictorsd/riscie.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/384165749
git clone --depth 1 --no-tags https://github.com/mahimarrao/CAN_Bus_verilog-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/382725057
git clone --depth 1 --no-tags https://github.com/NgoMinhNhan/FloatingPoint_IEEE754.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/383650895
git clone --depth 1 --no-tags https://github.com/Chair-for-Security-Engineering/Low-Latency_Keccak.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/378956414
git clone --depth 1 --no-tags https://github.com/Vieloooo/miniRv-1-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/380870318
git clone --depth 1 --no-tags https://github.com/singhvishvendra700/Simple-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/378189015
git clone --depth 1 --no-tags https://github.com/pouyanhessabi/LD-final-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/378857258
git clone --depth 1 --no-tags https://github.com/LoialOtter/RISCy-ICE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/377377508
git clone --depth 1 --no-tags https://github.com/sahandzou/DESVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/376802685
git clone --depth 1 --no-tags https://github.com/shrubbroom/CHORD_wujian100_impl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/379676675
git clone --depth 1 --no-tags https://github.com/hchchiu/ICCAD2021_ProblemA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/381278387
git clone --depth 1 --no-tags https://github.com/ChetanPrakash057/Implementation-of-FIFO-Memory.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/382275687
git clone --depth 1 --no-tags https://github.com/david20571015/Programmable-Logic-System-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/381801314
git clone --depth 1 --no-tags https://github.com/yangzhch6/Multi-cycle-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/382807279
git clone --depth 1 --no-tags https://github.com/anudeepnrao/anudeepnrao.github.io.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/378581624
git clone --depth 1 --no-tags https://github.com/Asmaa601/Generic-QAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/377569662
git clone --depth 1 --no-tags https://github.com/leus8/micro-ucr-hash-rtl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/374488636
git clone --depth 1 --no-tags https://github.com/iknam/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/375352895
git clone --depth 1 --no-tags https://github.com/m-goldstein/computer_architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/374872317
git clone --depth 1 --no-tags https://github.com/leonbeier/MAX1000_Flash.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/375631736
git clone --depth 1 --no-tags https://github.com/Javier-GarciaMeza/MIPS-Pipelined.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/376139424
git clone --depth 1 --no-tags https://github.com/prernams/Booth-s-Multiplication-Algorithm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/377366658
git clone --depth 1 --no-tags https://github.com/vah5121/RISC-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/376910951
git clone --depth 1 --no-tags https://github.com/ychoudhury/Artix-7-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/376384586
git clone --depth 1 --no-tags https://github.com/jonathanyuen66/SystemVerilog-Super-Mario-Bros.-Clone-ECE-385.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/377295109
git clone --depth 1 --no-tags https://github.com/AbdullahAshfaq/riscv_proc_5_stage.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/384268940
git clone --depth 1 --no-tags https://github.com/SaiEshwarReddyYellu/Vivado_projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/384405193
git clone --depth 1 --no-tags https://github.com/SarmadWahab/Fpga_4_Peripherals.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/380816184
git clone --depth 1 --no-tags https://github.com/jhs951101/CAaL3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/381024413
git clone --depth 1 --no-tags https://github.com/BryantSuen/pipeline-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/383726782
git clone --depth 1 --no-tags https://github.com/ronakkmeena200/FIR-HPF.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/384210422
git clone --depth 1 --no-tags https://github.com/supuniprojects/CLEAN.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/379614456
git clone --depth 1 --no-tags https://github.com/Anubhav3084/Summer-project-2021.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/379473701
git clone --depth 1 --no-tags https://github.com/CansWang/precheck_debug.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/378394282
git clone --depth 1 --no-tags https://github.com/PashaShun/MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/380222472
git clone --depth 1 --no-tags https://github.com/lstolcman/vga_controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/377962430
git clone --depth 1 --no-tags https://github.com/7naren/vlsi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/377876989
git clone --depth 1 --no-tags https://github.com/subhashnew/CPU-implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/379858957
git clone --depth 1 --no-tags https://github.com/Darkgambler/PROYECTO2_DIGITALESII.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/380458643
git clone --depth 1 --no-tags https://github.com/mfkiwl/FPGA-3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/381149329
git clone --depth 1 --no-tags https://github.com/ruiqurm/cpu_design_and_practice_lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/383131373
git clone --depth 1 --no-tags https://github.com/neilwang0913/ArtDeD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/382462869
git clone --depth 1 --no-tags https://github.com/winstondo/FloatingPointUnit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/381530217
git clone --depth 1 --no-tags https://github.com/prvn777/ECN-104_ALU_PROJECT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/382605400
git clone --depth 1 --no-tags https://github.com/leahlt/A-Law_Compression_Decompression.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/383287969
git clone --depth 1 --no-tags https://github.com/zzfd97/axi_verilog_code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/375326528
git clone --depth 1 --no-tags https://github.com/zzfd97/M0SOC_LED.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/375326814
git clone --depth 1 --no-tags https://github.com/NT-marlowe/computer-architecture-2021.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/376466851
git clone --depth 1 --no-tags https://github.com/arpit-cracket/very-simple-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/376924004
git clone --depth 1 --no-tags https://github.com/embelon/wrapped_wb_hyperram.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/375846713
git clone --depth 1 --no-tags https://github.com/dogsc729/RISCV-Pipeline-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/377595739
git clone --depth 1 --no-tags https://github.com/RndMnkIII/k051962_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/377566343
git clone --depth 1 --no-tags https://github.com/chewei3/Digital-Integrated-Circuits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/375400814
git clone --depth 1 --no-tags https://github.com/krezefal/verilog-experience.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/375186086
git clone --depth 1 --no-tags https://github.com/rogerpease/PYNQAXIStreamCompressor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/375194104
git clone --depth 1 --no-tags https://github.com/Timothy-Liuxf/MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/374805572
git clone --depth 1 --no-tags https://github.com/shirleyqi26/CPEN-221-RISC-machine-lab-6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/374538991
git clone --depth 1 --no-tags https://github.com/chenm001/hhc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/379113240
git clone --depth 1 --no-tags https://github.com/kavindumadushanka972/simple-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/379367297
git clone --depth 1 --no-tags https://github.com/thomas-smith123/Verilog-UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/380406527
git clone --depth 1 --no-tags https://github.com/cheonhoo-jeon/LED_SCL_2021.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/381027360
git clone --depth 1 --no-tags https://github.com/GitGeorge-fn/Learning-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/384581301
git clone --depth 1 --no-tags https://github.com/ngnma/Digital-Logic-Design-Final-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/384671366
git clone --depth 1 --no-tags https://github.com/coleblackman/caravel-SHA256-zenhplp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/383883638
git clone --depth 1 --no-tags https://github.com/megharaj123-sh/MEMORY-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/380431022
git clone --depth 1 --no-tags https://github.com/nishatuap/VLSI-Lab-CSE458.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/382516543
git clone --depth 1 --no-tags https://github.com/RAJKUMAR0003/verilog-projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/382812163
git clone --depth 1 --no-tags https://github.com/jneirar/ArchLab05.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/383242662
git clone --depth 1 --no-tags https://github.com/danceinthedark/HD-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/382358778
git clone --depth 1 --no-tags https://github.com/FengYiCDQZ/verilog_source.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/382592532
git clone --depth 1 --no-tags https://github.com/ghazal-pouresfandiyar/CPU-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/382009870
git clone --depth 1 --no-tags https://github.com/Henry-Fielding/DE1_SoC_FPGA_demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/382283965
git clone --depth 1 --no-tags https://github.com/LeechCSE/FPGA-Game-Boxed.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/383665721
git clone --depth 1 --no-tags https://github.com/nretza/FPGA_chess.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/383256724
git clone --depth 1 --no-tags https://github.com/dbsdlqls/2021-1_EmbeddedSystem.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/381609737
git clone --depth 1 --no-tags https://github.com/henryzhang1996/master_slave_if.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/381649566
git clone --depth 1 --no-tags https://github.com/WShuai123/HDLBits-Study.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/382754720
git clone --depth 1 --no-tags https://github.com/clover-forever/COMPUTER-ORGANIZATION.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/384845510
git clone --depth 1 --no-tags https://github.com/EricTtTtT/IC-Design-Image-Processing-Filter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/375564548
git clone --depth 1 --no-tags https://github.com/10gyal/Microprocessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/379446423
git clone --depth 1 --no-tags https://github.com/HateHanzo/clk_switch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/374638159
git clone --depth 1 --no-tags https://github.com/deoregaurav92/Five-stage-32-bit-MIPS-architecture-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/380661965
git clone --depth 1 --no-tags https://github.com/Abhijith190300/Samir_Palnitkar.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/381001049
git clone --depth 1 --no-tags https://github.com/Waxpple/A_32_points_single_path_delay_FFT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/381249440
git clone --depth 1 --no-tags https://github.com/haoranlove11/CPU-and-RNT-computer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/381368029
git clone --depth 1 --no-tags https://github.com/Parsa2820/dsd-projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/384400727
git clone --depth 1 --no-tags https://github.com/qiany21/Arduino-on-RISC-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/375047124
git clone --depth 1 --no-tags https://github.com/xuyuan989/FPGA_CODE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/375950082
git clone --depth 1 --no-tags https://github.com/j-sidney/pynq_z2-ps.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/376902663
git clone --depth 1 --no-tags https://github.com/Motsu0417/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/377059991
git clone --depth 1 --no-tags https://github.com/bryangreener/fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/376663110
git clone --depth 1 --no-tags https://github.com/Jason-Du/DIC_HW5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/375624389
git clone --depth 1 --no-tags https://github.com/aw13422/Simple-calculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/375897288
git clone --depth 1 --no-tags https://github.com/siddhantsingh14/PACMAN.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/377622007
git clone --depth 1 --no-tags https://github.com/ZeroneBo/SnailArch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/378190224
git clone --depth 1 --no-tags https://github.com/EnriqueLaguna/MIPS_Single_cycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/378696536
git clone --depth 1 --no-tags https://github.com/horsada/WAP_Rover.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/379047203
git clone --depth 1 --no-tags https://github.com/jhalakrsharma/Thesis_Part1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/379815680
git clone --depth 1 --no-tags https://github.com/RndMnkIII/k052109_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/380271480
git clone --depth 1 --no-tags https://github.com/Osiris350/PCIE_2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/380336096
git clone --depth 1 --no-tags https://github.com/Ivan-Zhong/FPGA-Greedy-Snake.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/380253104
git clone --depth 1 --no-tags https://github.com/CODERGU7/Cordic_Algorithm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/381615270
git clone --depth 1 --no-tags https://github.com/schdoel/LD_Assignments.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/381752849
git clone --depth 1 --no-tags https://github.com/cosineAlh/A-simple-convolution-kernel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/381729145
git clone --depth 1 --no-tags https://github.com/TomAndrzejewski/engine-driver.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/381666019
git clone --depth 1 --no-tags https://github.com/gtli1452/pattern_gen.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/381640974
git clone --depth 1 --no-tags https://github.com/CrazyWang0501/test2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/382227932
git clone --depth 1 --no-tags https://github.com/Chatchaponz/FlappyBox-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/382622404
git clone --depth 1 --no-tags https://github.com/smithChart5/luna.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/383259263
git clone --depth 1 --no-tags https://github.com/Jason0322/CA_Project1_2021-Pipelined-CPU-in-verilog-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/383345214
git clone --depth 1 --no-tags https://github.com/lly0571/HDU_RV32I.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/383377204
git clone --depth 1 --no-tags https://github.com/mr-gaurav/Divisiblity-Test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/383796750
git clone --depth 1 --no-tags https://github.com/williamtien23/FPGA-DE10_LITE-VGA_IMAGE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/383923190
git clone --depth 1 --no-tags https://github.com/faezehsalehi-ac/Logic-circuit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/383504335
git clone --depth 1 --no-tags https://github.com/jiru1997/Sequence_detector_state_machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/382756975
git clone --depth 1 --no-tags https://github.com/tanuj-maheshwari/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/384085906
git clone --depth 1 --no-tags https://github.com/YNSHARSHEESWARREDDY/16-16-Vedic-Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/384428017
git clone --depth 1 --no-tags https://github.com/Sisker1111/2020-NCKU-IC-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/375402863
git clone --depth 1 --no-tags https://github.com/Ultenhofen/ECE_474-VLSI-SYSTEM-DESIGN.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/375565707
git clone --depth 1 --no-tags https://github.com/RuolinHuang/Hardware-Description-Language-Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/376309952
git clone --depth 1 --no-tags https://github.com/samblenny/eda_docs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/375818592
git clone --depth 1 --no-tags https://github.com/sstto/LogicDesignFinalProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/377153104
git clone --depth 1 --no-tags https://github.com/jwesterinen/hackdev.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/378219481
git clone --depth 1 --no-tags https://github.com/arman-hosain/CSE460_Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/378438377
git clone --depth 1 --no-tags https://github.com/amir-pma/Mips-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/384491391
git clone --depth 1 --no-tags https://github.com/dghani/fpga_tutorials.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/383214303
git clone --depth 1 --no-tags https://github.com/mehta-nitin/SNOW-2.0.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/384530188
git clone --depth 1 --no-tags https://github.com/TehWengWah/Number_Guessing_Game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/385046578
git clone --depth 1 --no-tags https://github.com/erdemer-code/cs240_projectCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/380205568
git clone --depth 1 --no-tags https://github.com/Thevakumar-Luheerathan/FPGA_matrix_multiplication.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/380155281
git clone --depth 1 --no-tags https://github.com/tnb918/FPGA-Applications.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/380168492
git clone --depth 1 --no-tags https://github.com/hansthisanke/CPU-Design---Verilog-Based.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/381270263
git clone --depth 1 --no-tags https://github.com/marwahmh/Pipelined-RISCV-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/377956458
git clone --depth 1 --no-tags https://github.com/18520460/hierarchical-32bit-CLA-adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/378074208
git clone --depth 1 --no-tags https://github.com/oddogan/FPGA-POS-Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/378071947
git clone --depth 1 --no-tags https://github.com/gbalaratnaswamy/MIPSProcessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/377473377
git clone --depth 1 --no-tags https://github.com/aaronrjmanj/Async-FIFO-RTL-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/380244609
git clone --depth 1 --no-tags https://github.com/otooooooooooooooooo/MIPS-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/379054306
git clone --depth 1 --no-tags https://github.com/rsk4421/Car-Speed-Controller-using-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/376591607
git clone --depth 1 --no-tags https://github.com/SoujanyaSR/ImageProcessing_HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/381799931
git clone --depth 1 --no-tags https://github.com/nagaokayuji/verilog-lib.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/382670345
git clone --depth 1 --no-tags https://github.com/PedroMO11/ArchLab04.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/382439439
git clone --depth 1 --no-tags https://github.com/abhi-star01/Verilog-Works.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/382442324
git clone --depth 1 --no-tags https://github.com/ytl0623/1082-Computer-Organization-Pipelined-CPU-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/382043441
