projectDir = '"./Sim"
designInfo = '("IMP_TOP" "top_tb" "config_all_verilog" "ams")
descriptionText = "None"
