TimeQuest Timing Analyzer report for MIPS32
Sat Aug 23 22:06:14 2014
Quartus II 64-Bit Version 12.0 Build 178 05/31/2012 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'CLOCK_50'
 12. Slow Model Hold: 'CLOCK_50'
 13. Slow Model Minimum Pulse Width: 'CLOCK_50'
 14. Setup Times
 15. Hold Times
 16. Clock to Output Times
 17. Minimum Clock to Output Times
 18. Fast Model Setup Summary
 19. Fast Model Hold Summary
 20. Fast Model Recovery Summary
 21. Fast Model Removal Summary
 22. Fast Model Minimum Pulse Width Summary
 23. Fast Model Setup: 'CLOCK_50'
 24. Fast Model Hold: 'CLOCK_50'
 25. Fast Model Minimum Pulse Width: 'CLOCK_50'
 26. Setup Times
 27. Hold Times
 28. Clock to Output Times
 29. Minimum Clock to Output Times
 30. Multicorner Timing Analysis Summary
 31. Setup Times
 32. Hold Times
 33. Clock to Output Times
 34. Minimum Clock to Output Times
 35. Setup Transfers
 36. Hold Transfers
 37. Report TCCS
 38. Report RSKM
 39. Unconstrained Paths
 40. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                      ;
+--------------------+---------------------------------------------------+
; Quartus II Version ; Version 12.0 Build 178 05/31/2012 SJ Full Version ;
; Revision Name      ; MIPS32                                            ;
; Device Family      ; Cyclone II                                        ;
; Device Name        ; EP2C35F672C6                                      ;
; Timing Models      ; Final                                             ;
; Delay Model        ; Combined                                          ;
; Rise/Fall Delays   ; Unavailable                                       ;
+--------------------+---------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ; < 0.1%      ;
;     5-8 processors         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                               ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets      ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; CLOCK_50   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+


+--------------------------------------------------+
; Slow Model Fmax Summary                          ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 107.43 MHz ; 107.43 MHz      ; CLOCK_50   ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------+
; Slow Model Setup Summary          ;
+----------+--------+---------------+
; Clock    ; Slack  ; End Point TNS ;
+----------+--------+---------------+
; CLOCK_50 ; -6.353 ; -737.485      ;
+----------+--------+---------------+


+----------------------------------+
; Slow Model Hold Summary          ;
+----------+-------+---------------+
; Clock    ; Slack ; End Point TNS ;
+----------+-------+---------------+
; CLOCK_50 ; 0.524 ; 0.000         ;
+----------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+----------+--------+--------------------+
; Clock    ; Slack  ; End Point TNS      ;
+----------+--------+--------------------+
; CLOCK_50 ; -1.880 ; -974.876           ;
+----------+--------+--------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK_50'                                                                                                                                                                                             ;
+--------+--------------------------------------------------------------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                ; To Node                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -6.353 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|ALUOp_EX[0]                    ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.006      ; 7.395      ;
; -6.305 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[2]  ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 7.343      ;
; -6.275 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[0]  ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 7.313      ;
; -6.258 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[1]              ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 7.296      ;
; -6.231 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|ALUSrc_EX                      ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 7.269      ;
; -6.231 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[4]  ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.006      ; 7.273      ;
; -6.229 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[1]  ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 7.267      ;
; -6.132 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[0]              ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 7.170      ;
; -6.078 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|ALUOp_EX[1]                    ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.006      ; 7.120      ;
; -5.987 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[5]  ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.006      ; 7.029      ;
; -5.906 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[7]              ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 6.942      ;
; -5.897 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[8]              ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 6.933      ;
; -5.884 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[3]              ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.008      ; 6.928      ;
; -5.869 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[15]             ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 6.903      ;
; -5.859 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[4]              ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.006      ; 6.901      ;
; -5.796 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[2]              ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 6.834      ;
; -5.785 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[9]              ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 6.821      ;
; -5.775 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[3]  ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.008      ; 6.819      ;
; -5.714 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[6]              ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 6.750      ;
; -5.709 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[5]              ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.008      ; 6.753      ;
; -5.538 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[14]             ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 6.576      ;
; -5.495 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[7]  ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 6.531      ;
; -5.486 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[8]  ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 6.522      ;
; -5.468 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[15]             ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 6.502      ;
; -5.417 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[11]             ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.006      ; 6.459      ;
; -5.412 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[10]             ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 6.448      ;
; -5.403 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[12]             ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 6.439      ;
; -5.396 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[14]             ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 6.434      ;
; -5.385 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[9]  ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 6.421      ;
; -5.372 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[12]             ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 6.408      ;
; -5.354 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[29]             ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.009      ; 6.399      ;
; -5.344 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[0]              ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.007      ; 6.387      ;
; -5.331 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[16]             ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 6.365      ;
; -5.327 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[4]              ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.007      ; 6.370      ;
; -5.307 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[6]  ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 6.343      ;
; -5.285 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[10] ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 6.321      ;
; -5.265 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|ALUOp_EX[0]                    ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[31] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.004      ; 6.305      ;
; -5.235 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[17]             ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.009      ; 6.280      ;
; -5.224 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[13]             ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 6.260      ;
; -5.217 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[2]  ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[31] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 6.253      ;
; -5.187 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[0]  ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[31] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 6.223      ;
; -5.170 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[1]              ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[31] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 6.206      ;
; -5.148 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[1]              ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.007      ; 6.191      ;
; -5.143 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|ALUSrc_EX                      ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[31] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 6.179      ;
; -5.143 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[4]  ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[31] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.004      ; 6.183      ;
; -5.141 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[1]  ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[31] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 6.177      ;
; -5.139 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[6]              ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.005      ; 6.180      ;
; -5.116 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|ALUOp_EX[0]                    ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[30] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.004      ; 6.156      ;
; -5.068 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[2]  ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[30] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 6.104      ;
; -5.044 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[2]              ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.007      ; 6.087      ;
; -5.044 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[21]             ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 6.078      ;
; -5.044 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[0]              ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[31] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 6.080      ;
; -5.038 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[0]  ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[30] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 6.074      ;
; -5.032 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[7]              ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.005      ; 6.073      ;
; -5.027 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|ALUOp_EX[0]                    ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[28] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.006      ; 6.069      ;
; -5.021 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[1]              ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[30] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 6.057      ;
; -5.017 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[0]  ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.004      ; 6.057      ;
; -5.006 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[28]             ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.009      ; 6.051      ;
; -5.002 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[18]             ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.009      ; 6.047      ;
; -5.000 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[1]              ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.004      ; 6.040      ;
; -4.994 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|ALUSrc_EX                      ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[30] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 6.030      ;
; -4.994 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[4]  ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[30] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.004      ; 6.034      ;
; -4.992 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[1]  ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[30] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 6.028      ;
; -4.990 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|ALUOp_EX[1]                    ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[31] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.004      ; 6.030      ;
; -4.986 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[3]              ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.007      ; 6.029      ;
; -4.986 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|ALUSrc_EX                      ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.004      ; 6.026      ;
; -4.979 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[2]  ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[28] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 6.017      ;
; -4.978 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|ALUOp_EX[0]                    ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.006      ; 6.020      ;
; -4.971 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[1]  ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.004      ; 6.011      ;
; -4.969 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[11]             ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.006      ; 6.011      ;
; -4.953 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[13]             ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 5.989      ;
; -4.949 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[0]  ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[28] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 5.987      ;
; -4.932 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[1]              ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[28] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 5.970      ;
; -4.930 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[2]  ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 5.968      ;
; -4.911 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|ALUOp_EX[0]                    ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[29] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.004      ; 5.951      ;
; -4.905 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|ALUSrc_EX                      ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[28] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 5.943      ;
; -4.905 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[4]  ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[28] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.006      ; 5.947      ;
; -4.903 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|ALUOp_EX[0]                    ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[26] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 5.941      ;
; -4.903 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|ALUOp_EX[0]                    ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[27] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.004      ; 5.943      ;
; -4.903 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[1]  ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[28] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 5.941      ;
; -4.900 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[0]  ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 5.938      ;
; -4.896 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[27]             ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.009      ; 5.941      ;
; -4.896 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[30]             ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.009      ; 5.941      ;
; -4.895 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[0]              ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[30] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 5.931      ;
; -4.894 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[26]             ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.004      ; 5.934      ;
; -4.883 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[1]              ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 5.921      ;
; -4.874 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[0]              ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.004      ; 5.914      ;
; -4.865 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[8]              ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.005      ; 5.906      ;
; -4.863 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[2]  ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[29] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 5.899      ;
; -4.862 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[5]              ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.007      ; 5.905      ;
; -4.857 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[24]             ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.004      ; 5.897      ;
; -4.856 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|ALUSrc_EX                      ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 5.894      ;
; -4.856 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[4]  ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.006      ; 5.898      ;
; -4.855 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[2]  ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[26] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 5.889      ;
; -4.855 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[2]  ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[27] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 5.891      ;
; -4.854 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[1]  ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.002      ; 5.892      ;
; -4.848 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[9]              ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.005      ; 5.889      ;
; -4.841 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|ALUOp_EX[1]                    ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[30] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.004      ; 5.881      ;
; -4.833 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[0]  ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[29] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 5.869      ;
; -4.826 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[19]             ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.009      ; 5.871      ;
+--------+--------------------------------------------------------------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK_50'                                                                                                                                                                                             ;
+-------+----------------------------------------------------------------+--------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                      ; To Node                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------+--------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.524 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[19]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[19]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.790      ;
; 0.530 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[17]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[17]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.796      ;
; 0.543 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[20]   ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Write_Register_MEM[4]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.809      ;
; 0.545 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[29]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|RegWrite_EX                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.811      ;
; 0.552 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[31]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|MemWrite_EX                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.818      ;
; 0.553 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[31]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|MemRead_EX                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.819      ;
; 0.661 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[7]      ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[7]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.927      ;
; 0.663 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[8]    ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.929      ;
; 0.664 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[2]      ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[2]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.930      ;
; 0.664 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[6]    ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.930      ;
; 0.664 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[7]    ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.930      ;
; 0.664 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[16]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[16]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.930      ;
; 0.665 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[9]    ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.931      ;
; 0.672 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[5]      ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[5]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.938      ;
; 0.674 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|MemWrite_EX          ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|MemWrite_MEM                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.940      ;
; 0.695 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[6]      ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[6]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 0.962      ;
; 0.699 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[4]      ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[4]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 0.966      ;
; 0.708 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[1]    ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.974      ;
; 0.708 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[3]      ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[3]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 0.975      ;
; 0.711 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[3] ; IF_PC_Reg:IF_PC_Reg|PC_IF[3]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.976      ;
; 0.714 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[6] ; IF_PC_Reg:IF_PC_Reg|PC_IF[6]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.979      ;
; 0.715 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[4] ; IF_PC_Reg:IF_PC_Reg|PC_IF[4]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.980      ;
; 0.724 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[0]    ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.990      ;
; 0.773 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[30]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|RegWrite_EX                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.039      ;
; 0.791 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[6]      ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[6]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.057      ;
; 0.791 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[19]   ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Write_Register_MEM[3]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.057      ;
; 0.807 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[10]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.073      ;
; 0.808 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[29]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|MemRead_EX                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.074      ;
; 0.825 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[29]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|MemWrite_EX                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.091      ;
; 0.830 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[4]      ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[4]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.096      ;
; 0.831 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[3]      ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[3]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.097      ;
; 0.834 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[15]   ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Write_Register_MEM[4]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.100      ;
; 0.836 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[2]    ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.102      ;
; 0.837 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[18]   ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Write_Register_MEM[2]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.103      ;
; 0.838 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[7] ; IF_PC_Reg:IF_PC_Reg|PC_IF[7]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.103      ;
; 0.843 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[2] ; IF_PC_Reg:IF_PC_Reg|PC_IF[2]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.108      ;
; 0.926 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|RegWrite_EX          ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|RegWrite_MEM                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 1.188      ;
; 0.963 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[5] ; IF_PC_Reg:IF_PC_Reg|PC_IF[5]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.228      ;
; 0.964 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[13]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[13]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.232      ;
; 0.968 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[7]      ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[7]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.235      ;
; 0.975 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[5]      ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[5]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.242      ;
; 0.981 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[14]   ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Write_Register_MEM[3]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.247      ;
; 0.984 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[16]   ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Write_Register_MEM[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.250      ;
; 0.985 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[31]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|ALUSrc_EX                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.253      ;
; 1.017 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[17]   ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Write_Register_MEM[1]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.283      ;
; 1.022 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[0]    ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Write_Data_MEM               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.012      ; 1.300      ;
; 1.076 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[18]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[18]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.342      ;
; 1.077 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|MemRead_EX           ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|MemtoReg_MEM                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 1.339      ;
; 1.078 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|MemRead_EX           ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|MemRead_MEM                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 1.340      ;
; 1.083 ; IF_PC_Reg:IF_PC_Reg|PC_IF[7]                                   ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[7]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.349      ;
; 1.094 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[12]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[12]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.362      ;
; 1.109 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[5]    ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 1.371      ;
; 1.114 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[25]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[28]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.010      ; 1.390      ;
; 1.156 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[18]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[1]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.422      ;
; 1.157 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[18]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.423      ;
; 1.157 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[18]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[14]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.423      ;
; 1.174 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[6]      ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[7]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.440      ;
; 1.187 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[12]   ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Write_Register_MEM[1]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 1.451      ;
; 1.197 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[13]   ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Write_Register_MEM[2]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 1.461      ;
; 1.201 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[20]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[30]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.007     ; 1.460      ;
; 1.205 ; IF_PC_Reg:IF_PC_Reg|PC_IF[6]                                   ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[6]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.471      ;
; 1.207 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|RegWrite_EX                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.473      ;
; 1.216 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[4]      ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[5]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.482      ;
; 1.217 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[3]      ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[4]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.483      ;
; 1.218 ; IF_PC_Reg:IF_PC_Reg|PC_IF[7]                                   ; IF_PC_Reg:IF_PC_Reg|PC_IF[7]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.484      ;
; 1.257 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[25]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[22]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.005     ; 1.518      ;
; 1.261 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[2]      ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[2]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 1.525      ;
; 1.282 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[20]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[9]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.550      ;
; 1.283 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[20]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[8]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.551      ;
; 1.284 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[20]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[6]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.552      ;
; 1.284 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[20]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[7]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.552      ;
; 1.286 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|ALUOp_EX[1]          ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Write_Register_MEM[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.004      ; 1.556      ;
; 1.287 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[4]      ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[6]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.553      ;
; 1.288 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[3]      ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[5]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.554      ;
; 1.290 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[16]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[1]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.556      ;
; 1.291 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[16]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.557      ;
; 1.291 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[16]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[14]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.557      ;
; 1.300 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[11]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[11]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 1.560      ;
; 1.313 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[20]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.579      ;
; 1.314 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[20]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[1]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.580      ;
; 1.314 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[20]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[14]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.580      ;
; 1.326 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[25]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[8]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.005     ; 1.587      ;
; 1.332 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[25]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[7]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.005     ; 1.593      ;
; 1.332 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[25]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[12]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.005     ; 1.593      ;
; 1.333 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[25]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[15]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.005     ; 1.594      ;
; 1.334 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[25]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[9]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.005     ; 1.595      ;
; 1.335 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[25]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[6]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.005     ; 1.596      ;
; 1.340 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[20]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[28]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.007     ; 1.599      ;
; 1.341 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[20]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[17]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.007     ; 1.600      ;
; 1.342 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[20]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[18]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.007     ; 1.601      ;
; 1.343 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[20]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[27]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.007     ; 1.602      ;
; 1.351 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[25]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[10]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.005     ; 1.612      ;
; 1.354 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[25]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[14]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.005     ; 1.615      ;
; 1.358 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[25]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[11]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.005     ; 1.619      ;
; 1.358 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[4]      ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[7]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.624      ;
; 1.359 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[27]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|RegWrite_EX                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.625      ;
; 1.359 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[3]      ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[6]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.625      ;
; 1.361 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[25]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[26]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.010      ; 1.637      ;
; 1.361 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[5]      ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[6]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.628      ;
; 1.362 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[25]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[31]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.010      ; 1.638      ;
+-------+----------------------------------------------------------------+--------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                              ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg5 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg5 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg6 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg6 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg7 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg7 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_address_reg5 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_address_reg5 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_address_reg6 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_address_reg6 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_address_reg7 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_address_reg7 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg12 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg12 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg13 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg13 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg14 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg14 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg15 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg15 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg16 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg16 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg17 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg17 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_we_reg       ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_we_reg       ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a10~portb_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a10~portb_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a11~portb_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a11~portb_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a12~portb_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a12~portb_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a13~portb_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a13~portb_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a14~portb_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a14~portb_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a15~portb_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a15~portb_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a16~portb_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a16~portb_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a17~portb_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a17~portb_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~portb_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~portb_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a19~portb_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a19~portb_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a1~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a1~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a20~portb_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a20~portb_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a21~portb_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a21~portb_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a22~portb_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a22~portb_memory_reg0 ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Setup Times                                                                       ;
+-----------------------+------------+-------+-------+------------+-----------------+
; Data Port             ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------------+------------+-------+-------+------------+-----------------+
; PCSrc_MEM             ; CLOCK_50   ; 3.843 ; 3.843 ; Rise       ; CLOCK_50        ;
; RegWrite_WB           ; CLOCK_50   ; 1.788 ; 1.788 ; Fall       ; CLOCK_50        ;
; Write_Data_WB[*]      ; CLOCK_50   ; 4.183 ; 4.183 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[0]     ; CLOCK_50   ; 3.796 ; 3.796 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[1]     ; CLOCK_50   ; 3.639 ; 3.639 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[2]     ; CLOCK_50   ; 3.526 ; 3.526 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[3]     ; CLOCK_50   ; 3.728 ; 3.728 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[4]     ; CLOCK_50   ; 4.086 ; 4.086 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[5]     ; CLOCK_50   ; 3.472 ; 3.472 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[6]     ; CLOCK_50   ; 3.791 ; 3.791 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[7]     ; CLOCK_50   ; 3.534 ; 3.534 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[8]     ; CLOCK_50   ; 3.571 ; 3.571 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[9]     ; CLOCK_50   ; 3.596 ; 3.596 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[10]    ; CLOCK_50   ; 3.724 ; 3.724 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[11]    ; CLOCK_50   ; 3.828 ; 3.828 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[12]    ; CLOCK_50   ; 3.720 ; 3.720 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[13]    ; CLOCK_50   ; 3.752 ; 3.752 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[14]    ; CLOCK_50   ; 3.627 ; 3.627 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[15]    ; CLOCK_50   ; 3.555 ; 3.555 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[16]    ; CLOCK_50   ; 3.774 ; 3.774 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[17]    ; CLOCK_50   ; 3.787 ; 3.787 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[18]    ; CLOCK_50   ; 3.911 ; 3.911 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[19]    ; CLOCK_50   ; 3.750 ; 3.750 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[20]    ; CLOCK_50   ; 3.690 ; 3.690 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[21]    ; CLOCK_50   ; 4.039 ; 4.039 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[22]    ; CLOCK_50   ; 4.044 ; 4.044 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[23]    ; CLOCK_50   ; 3.481 ; 3.481 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[24]    ; CLOCK_50   ; 3.873 ; 3.873 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[25]    ; CLOCK_50   ; 4.009 ; 4.009 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[26]    ; CLOCK_50   ; 3.705 ; 3.705 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[27]    ; CLOCK_50   ; 3.987 ; 3.987 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[28]    ; CLOCK_50   ; 3.745 ; 3.745 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[29]    ; CLOCK_50   ; 3.962 ; 3.962 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[30]    ; CLOCK_50   ; 3.821 ; 3.821 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[31]    ; CLOCK_50   ; 4.183 ; 4.183 ; Fall       ; CLOCK_50        ;
; Write_Register_WB[*]  ; CLOCK_50   ; 6.143 ; 6.143 ; Fall       ; CLOCK_50        ;
;  Write_Register_WB[0] ; CLOCK_50   ; 5.862 ; 5.862 ; Fall       ; CLOCK_50        ;
;  Write_Register_WB[1] ; CLOCK_50   ; 5.921 ; 5.921 ; Fall       ; CLOCK_50        ;
;  Write_Register_WB[2] ; CLOCK_50   ; 6.127 ; 6.127 ; Fall       ; CLOCK_50        ;
;  Write_Register_WB[3] ; CLOCK_50   ; 6.143 ; 6.143 ; Fall       ; CLOCK_50        ;
;  Write_Register_WB[4] ; CLOCK_50   ; 2.292 ; 2.292 ; Fall       ; CLOCK_50        ;
+-----------------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------------+
; Hold Times                                                                          ;
+-----------------------+------------+--------+--------+------------+-----------------+
; Data Port             ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------------+------------+--------+--------+------------+-----------------+
; PCSrc_MEM             ; CLOCK_50   ; -3.362 ; -3.362 ; Rise       ; CLOCK_50        ;
; RegWrite_WB           ; CLOCK_50   ; -0.563 ; -0.563 ; Fall       ; CLOCK_50        ;
; Write_Data_WB[*]      ; CLOCK_50   ; -3.182 ; -3.182 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[0]     ; CLOCK_50   ; -3.505 ; -3.505 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[1]     ; CLOCK_50   ; -3.347 ; -3.347 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[2]     ; CLOCK_50   ; -3.249 ; -3.249 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[3]     ; CLOCK_50   ; -3.401 ; -3.401 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[4]     ; CLOCK_50   ; -3.639 ; -3.639 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[5]     ; CLOCK_50   ; -3.182 ; -3.182 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[6]     ; CLOCK_50   ; -3.518 ; -3.518 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[7]     ; CLOCK_50   ; -3.263 ; -3.263 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[8]     ; CLOCK_50   ; -3.290 ; -3.290 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[9]     ; CLOCK_50   ; -3.325 ; -3.325 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[10]    ; CLOCK_50   ; -3.439 ; -3.439 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[11]    ; CLOCK_50   ; -3.532 ; -3.532 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[12]    ; CLOCK_50   ; -3.209 ; -3.209 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[13]    ; CLOCK_50   ; -3.253 ; -3.253 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[14]    ; CLOCK_50   ; -3.341 ; -3.341 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[15]    ; CLOCK_50   ; -3.250 ; -3.250 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[16]    ; CLOCK_50   ; -3.488 ; -3.488 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[17]    ; CLOCK_50   ; -3.204 ; -3.204 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[18]    ; CLOCK_50   ; -3.603 ; -3.603 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[19]    ; CLOCK_50   ; -3.464 ; -3.464 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[20]    ; CLOCK_50   ; -3.393 ; -3.393 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[21]    ; CLOCK_50   ; -3.606 ; -3.606 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[22]    ; CLOCK_50   ; -3.217 ; -3.217 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[23]    ; CLOCK_50   ; -3.210 ; -3.210 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[24]    ; CLOCK_50   ; -3.283 ; -3.283 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[25]    ; CLOCK_50   ; -3.469 ; -3.469 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[26]    ; CLOCK_50   ; -3.388 ; -3.388 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[27]    ; CLOCK_50   ; -3.438 ; -3.438 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[28]    ; CLOCK_50   ; -3.452 ; -3.452 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[29]    ; CLOCK_50   ; -3.663 ; -3.663 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[30]    ; CLOCK_50   ; -3.262 ; -3.262 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[31]    ; CLOCK_50   ; -3.609 ; -3.609 ; Fall       ; CLOCK_50        ;
; Write_Register_WB[*]  ; CLOCK_50   ; 0.081  ; 0.081  ; Fall       ; CLOCK_50        ;
;  Write_Register_WB[0] ; CLOCK_50   ; -3.227 ; -3.227 ; Fall       ; CLOCK_50        ;
;  Write_Register_WB[1] ; CLOCK_50   ; -3.257 ; -3.257 ; Fall       ; CLOCK_50        ;
;  Write_Register_WB[2] ; CLOCK_50   ; -3.230 ; -3.230 ; Fall       ; CLOCK_50        ;
;  Write_Register_WB[3] ; CLOCK_50   ; -3.194 ; -3.194 ; Fall       ; CLOCK_50        ;
;  Write_Register_WB[4] ; CLOCK_50   ; 0.081  ; 0.081  ; Fall       ; CLOCK_50        ;
+-----------------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------------+
; Clock to Output Times                                                              ;
+------------------------+------------+-------+-------+------------+-----------------+
; Data Port              ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------------------+------------+-------+-------+------------+-----------------+
; ALU_Result_MEM[*]      ; CLOCK_50   ; 8.045 ; 8.045 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[0]     ; CLOCK_50   ; 7.524 ; 7.524 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[1]     ; CLOCK_50   ; 7.684 ; 7.684 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[2]     ; CLOCK_50   ; 7.585 ; 7.585 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[3]     ; CLOCK_50   ; 7.361 ; 7.361 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[4]     ; CLOCK_50   ; 7.596 ; 7.596 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[5]     ; CLOCK_50   ; 7.612 ; 7.612 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[6]     ; CLOCK_50   ; 8.045 ; 8.045 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[7]     ; CLOCK_50   ; 7.558 ; 7.558 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[8]     ; CLOCK_50   ; 7.686 ; 7.686 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[9]     ; CLOCK_50   ; 7.698 ; 7.698 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[10]    ; CLOCK_50   ; 7.586 ; 7.586 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[11]    ; CLOCK_50   ; 7.337 ; 7.337 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[12]    ; CLOCK_50   ; 7.726 ; 7.726 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[13]    ; CLOCK_50   ; 7.353 ; 7.353 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[14]    ; CLOCK_50   ; 7.378 ; 7.378 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[15]    ; CLOCK_50   ; 7.564 ; 7.564 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[16]    ; CLOCK_50   ; 7.321 ; 7.321 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[17]    ; CLOCK_50   ; 7.906 ; 7.906 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[18]    ; CLOCK_50   ; 7.661 ; 7.661 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[19]    ; CLOCK_50   ; 7.718 ; 7.718 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[20]    ; CLOCK_50   ; 7.571 ; 7.571 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[21]    ; CLOCK_50   ; 7.694 ; 7.694 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[22]    ; CLOCK_50   ; 7.531 ; 7.531 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[23]    ; CLOCK_50   ; 7.930 ; 7.930 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[24]    ; CLOCK_50   ; 7.571 ; 7.571 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[25]    ; CLOCK_50   ; 7.676 ; 7.676 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[26]    ; CLOCK_50   ; 6.865 ; 6.865 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[27]    ; CLOCK_50   ; 7.532 ; 7.532 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[28]    ; CLOCK_50   ; 7.882 ; 7.882 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[29]    ; CLOCK_50   ; 7.760 ; 7.760 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[30]    ; CLOCK_50   ; 7.841 ; 7.841 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[31]    ; CLOCK_50   ; 7.576 ; 7.576 ; Rise       ; CLOCK_50        ;
; Branch_MEM             ; CLOCK_50   ; 7.675 ; 7.675 ; Rise       ; CLOCK_50        ;
; MemRead_MEM            ; CLOCK_50   ; 7.299 ; 7.299 ; Rise       ; CLOCK_50        ;
; MemWrite_MEM           ; CLOCK_50   ; 7.996 ; 7.996 ; Rise       ; CLOCK_50        ;
; MemtoReg_MEM           ; CLOCK_50   ; 6.816 ; 6.816 ; Rise       ; CLOCK_50        ;
; RegWrite_MEM           ; CLOCK_50   ; 6.822 ; 6.822 ; Rise       ; CLOCK_50        ;
; Write_Data_MEM         ; CLOCK_50   ; 7.638 ; 7.638 ; Rise       ; CLOCK_50        ;
; Write_Register_MEM[*]  ; CLOCK_50   ; 7.631 ; 7.631 ; Rise       ; CLOCK_50        ;
;  Write_Register_MEM[0] ; CLOCK_50   ; 7.631 ; 7.631 ; Rise       ; CLOCK_50        ;
;  Write_Register_MEM[1] ; CLOCK_50   ; 7.613 ; 7.613 ; Rise       ; CLOCK_50        ;
;  Write_Register_MEM[2] ; CLOCK_50   ; 7.613 ; 7.613 ; Rise       ; CLOCK_50        ;
;  Write_Register_MEM[3] ; CLOCK_50   ; 7.302 ; 7.302 ; Rise       ; CLOCK_50        ;
;  Write_Register_MEM[4] ; CLOCK_50   ; 7.295 ; 7.295 ; Rise       ; CLOCK_50        ;
; Zero_MEM               ; CLOCK_50   ; 7.570 ; 7.570 ; Rise       ; CLOCK_50        ;
+------------------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                      ;
+------------------------+------------+-------+-------+------------+-----------------+
; Data Port              ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------------------+------------+-------+-------+------------+-----------------+
; ALU_Result_MEM[*]      ; CLOCK_50   ; 6.865 ; 6.865 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[0]     ; CLOCK_50   ; 7.524 ; 7.524 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[1]     ; CLOCK_50   ; 7.684 ; 7.684 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[2]     ; CLOCK_50   ; 7.585 ; 7.585 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[3]     ; CLOCK_50   ; 7.361 ; 7.361 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[4]     ; CLOCK_50   ; 7.596 ; 7.596 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[5]     ; CLOCK_50   ; 7.612 ; 7.612 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[6]     ; CLOCK_50   ; 8.045 ; 8.045 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[7]     ; CLOCK_50   ; 7.558 ; 7.558 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[8]     ; CLOCK_50   ; 7.686 ; 7.686 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[9]     ; CLOCK_50   ; 7.698 ; 7.698 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[10]    ; CLOCK_50   ; 7.586 ; 7.586 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[11]    ; CLOCK_50   ; 7.337 ; 7.337 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[12]    ; CLOCK_50   ; 7.726 ; 7.726 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[13]    ; CLOCK_50   ; 7.353 ; 7.353 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[14]    ; CLOCK_50   ; 7.378 ; 7.378 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[15]    ; CLOCK_50   ; 7.564 ; 7.564 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[16]    ; CLOCK_50   ; 7.321 ; 7.321 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[17]    ; CLOCK_50   ; 7.906 ; 7.906 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[18]    ; CLOCK_50   ; 7.661 ; 7.661 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[19]    ; CLOCK_50   ; 7.718 ; 7.718 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[20]    ; CLOCK_50   ; 7.571 ; 7.571 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[21]    ; CLOCK_50   ; 7.694 ; 7.694 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[22]    ; CLOCK_50   ; 7.531 ; 7.531 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[23]    ; CLOCK_50   ; 7.930 ; 7.930 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[24]    ; CLOCK_50   ; 7.571 ; 7.571 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[25]    ; CLOCK_50   ; 7.676 ; 7.676 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[26]    ; CLOCK_50   ; 6.865 ; 6.865 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[27]    ; CLOCK_50   ; 7.532 ; 7.532 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[28]    ; CLOCK_50   ; 7.882 ; 7.882 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[29]    ; CLOCK_50   ; 7.760 ; 7.760 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[30]    ; CLOCK_50   ; 7.841 ; 7.841 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[31]    ; CLOCK_50   ; 7.576 ; 7.576 ; Rise       ; CLOCK_50        ;
; Branch_MEM             ; CLOCK_50   ; 7.675 ; 7.675 ; Rise       ; CLOCK_50        ;
; MemRead_MEM            ; CLOCK_50   ; 7.299 ; 7.299 ; Rise       ; CLOCK_50        ;
; MemWrite_MEM           ; CLOCK_50   ; 7.996 ; 7.996 ; Rise       ; CLOCK_50        ;
; MemtoReg_MEM           ; CLOCK_50   ; 6.816 ; 6.816 ; Rise       ; CLOCK_50        ;
; RegWrite_MEM           ; CLOCK_50   ; 6.822 ; 6.822 ; Rise       ; CLOCK_50        ;
; Write_Data_MEM         ; CLOCK_50   ; 7.638 ; 7.638 ; Rise       ; CLOCK_50        ;
; Write_Register_MEM[*]  ; CLOCK_50   ; 7.295 ; 7.295 ; Rise       ; CLOCK_50        ;
;  Write_Register_MEM[0] ; CLOCK_50   ; 7.631 ; 7.631 ; Rise       ; CLOCK_50        ;
;  Write_Register_MEM[1] ; CLOCK_50   ; 7.613 ; 7.613 ; Rise       ; CLOCK_50        ;
;  Write_Register_MEM[2] ; CLOCK_50   ; 7.613 ; 7.613 ; Rise       ; CLOCK_50        ;
;  Write_Register_MEM[3] ; CLOCK_50   ; 7.302 ; 7.302 ; Rise       ; CLOCK_50        ;
;  Write_Register_MEM[4] ; CLOCK_50   ; 7.295 ; 7.295 ; Rise       ; CLOCK_50        ;
; Zero_MEM               ; CLOCK_50   ; 7.570 ; 7.570 ; Rise       ; CLOCK_50        ;
+------------------------+------------+-------+-------+------------+-----------------+


+-----------------------------------+
; Fast Model Setup Summary          ;
+----------+--------+---------------+
; Clock    ; Slack  ; End Point TNS ;
+----------+--------+---------------+
; CLOCK_50 ; -2.388 ; -356.301      ;
+----------+--------+---------------+


+----------------------------------+
; Fast Model Hold Summary          ;
+----------+-------+---------------+
; Clock    ; Slack ; End Point TNS ;
+----------+-------+---------------+
; CLOCK_50 ; 0.242 ; 0.000         ;
+----------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+----------+--------+--------------------+
; Clock    ; Slack  ; End Point TNS      ;
+----------+--------+--------------------+
; CLOCK_50 ; -1.880 ; -974.876           ;
+----------+--------+--------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                             ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                           ; To Node                                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.388 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|ALUOp_EX[0]                                                                                               ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM                                                                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.005      ; 3.425      ;
; -2.361 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[2]                                                                             ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM                                                                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.391      ;
; -2.348 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[0]                                                                             ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM                                                                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.378      ;
; -2.333 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|ALUSrc_EX                                                                                                 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM                                                                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.363      ;
; -2.330 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[4]                                                                             ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM                                                                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.005      ; 3.367      ;
; -2.324 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[1]                                                                                         ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM                                                                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.354      ;
; -2.319 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[1]                                                                             ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM                                                                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.349      ;
; -2.275 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[0]                                                                                         ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM                                                                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.305      ;
; -2.266 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|ALUOp_EX[1]                                                                                               ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM                                                                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.005      ; 3.303      ;
; -2.236 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a3~porta_address_reg0 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[31]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.193      ;
; -2.236 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a3~porta_address_reg1 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[31]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.193      ;
; -2.236 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a3~porta_address_reg2 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[31]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.193      ;
; -2.236 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a3~porta_address_reg3 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[31]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.193      ;
; -2.236 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a3~porta_address_reg4 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[31]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.193      ;
; -2.236 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a3~porta_address_reg5 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[31]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.193      ;
; -2.236 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a3~porta_address_reg6 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[31]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.193      ;
; -2.236 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a3~porta_address_reg7 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[31]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.193      ;
; -2.198 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg0      ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg1 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.002     ; 2.695      ;
; -2.198 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg1      ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg1 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.002     ; 2.695      ;
; -2.198 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg2      ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg1 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.002     ; 2.695      ;
; -2.198 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg3      ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg1 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.002     ; 2.695      ;
; -2.198 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg4      ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg1 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.002     ; 2.695      ;
; -2.198 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg5      ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg1 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.002     ; 2.695      ;
; -2.198 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg6      ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg1 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.002     ; 2.695      ;
; -2.198 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg7      ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg1 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.002     ; 2.695      ;
; -2.197 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a3~porta_address_reg0 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[4]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.149      ;
; -2.197 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a3~porta_address_reg1 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[4]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.149      ;
; -2.197 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a3~porta_address_reg2 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[4]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.149      ;
; -2.197 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a3~porta_address_reg3 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[4]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.149      ;
; -2.197 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a3~porta_address_reg4 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[4]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.149      ;
; -2.197 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a3~porta_address_reg5 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[4]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.149      ;
; -2.197 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a3~porta_address_reg6 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[4]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.149      ;
; -2.197 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a3~porta_address_reg7 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[4]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.149      ;
; -2.184 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[5]                                                                             ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM                                                                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.005      ; 3.221      ;
; -2.170 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[2]                                                                                         ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM                                                                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.200      ;
; -2.155 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[3]                                                                                         ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM                                                                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.007      ; 3.194      ;
; -2.142 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg0      ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a3~porta_address_reg1 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.004      ; 2.645      ;
; -2.142 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg1      ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a3~porta_address_reg1 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.004      ; 2.645      ;
; -2.142 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg2      ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a3~porta_address_reg1 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.004      ; 2.645      ;
; -2.142 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg3      ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a3~porta_address_reg1 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.004      ; 2.645      ;
; -2.142 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg4      ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a3~porta_address_reg1 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.004      ; 2.645      ;
; -2.142 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg5      ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a3~porta_address_reg1 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.004      ; 2.645      ;
; -2.142 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg6      ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a3~porta_address_reg1 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.004      ; 2.645      ;
; -2.142 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg7      ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a3~porta_address_reg1 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.004      ; 2.645      ;
; -2.138 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[4]                                                                                         ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM                                                                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.005      ; 3.175      ;
; -2.133 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[7]                                                                                         ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM                                                                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.004     ; 3.161      ;
; -2.125 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[8]                                                                                         ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM                                                                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.004     ; 3.153      ;
; -2.124 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a3~porta_address_reg0 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[29]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.079      ;
; -2.124 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a3~porta_address_reg1 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[29]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.079      ;
; -2.124 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a3~porta_address_reg2 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[29]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.079      ;
; -2.124 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a3~porta_address_reg3 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[29]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.079      ;
; -2.124 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a3~porta_address_reg4 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[29]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.079      ;
; -2.124 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a3~porta_address_reg5 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[29]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.079      ;
; -2.124 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a3~porta_address_reg6 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[29]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.079      ;
; -2.124 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a3~porta_address_reg7 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[29]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.079      ;
; -2.121 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[3]                                                                             ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM                                                                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.007      ; 3.160      ;
; -2.118 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg0 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[1]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 3.082      ;
; -2.118 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg1 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[1]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 3.082      ;
; -2.118 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg2 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[1]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 3.082      ;
; -2.118 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg3 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[1]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 3.082      ;
; -2.118 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg4 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[1]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 3.082      ;
; -2.118 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg5 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[1]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 3.082      ;
; -2.118 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg6 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[1]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 3.082      ;
; -2.118 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg7 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[1]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 3.082      ;
; -2.110 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg0      ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a3~porta_address_reg2 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.004      ; 2.613      ;
; -2.110 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg1      ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a3~porta_address_reg2 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.004      ; 2.613      ;
; -2.110 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg2      ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a3~porta_address_reg2 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.004      ; 2.613      ;
; -2.110 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg3      ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a3~porta_address_reg2 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.004      ; 2.613      ;
; -2.110 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg4      ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a3~porta_address_reg2 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.004      ; 2.613      ;
; -2.110 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg5      ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a3~porta_address_reg2 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.004      ; 2.613      ;
; -2.110 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg6      ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a3~porta_address_reg2 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.004      ; 2.613      ;
; -2.110 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg7      ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a3~porta_address_reg2 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.004      ; 2.613      ;
; -2.109 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg0      ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a3~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.009      ; 2.617      ;
; -2.109 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg1      ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a3~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.009      ; 2.617      ;
; -2.109 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg2      ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a3~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.009      ; 2.617      ;
; -2.109 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg3      ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a3~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.009      ; 2.617      ;
; -2.109 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg4      ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a3~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.009      ; 2.617      ;
; -2.109 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg5      ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a3~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.009      ; 2.617      ;
; -2.109 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg6      ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a3~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.009      ; 2.617      ;
; -2.109 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg7      ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a3~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; 0.009      ; 2.617      ;
; -2.107 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a3~porta_address_reg0      ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg2 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.005     ; 2.601      ;
; -2.107 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a3~porta_address_reg1      ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg2 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.005     ; 2.601      ;
; -2.107 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a3~porta_address_reg2      ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg2 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.005     ; 2.601      ;
; -2.107 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a3~porta_address_reg3      ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg2 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.005     ; 2.601      ;
; -2.107 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a3~porta_address_reg4      ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg2 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.005     ; 2.601      ;
; -2.107 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a3~porta_address_reg5      ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg2 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.005     ; 2.601      ;
; -2.107 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a3~porta_address_reg6      ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg2 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.005     ; 2.601      ;
; -2.107 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a3~porta_address_reg7      ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg2 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.005     ; 2.601      ;
; -2.099 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg0 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[19]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.060      ;
; -2.099 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg1 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[19]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.060      ;
; -2.099 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg2 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[19]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.060      ;
; -2.099 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg3 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[19]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.060      ;
; -2.099 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg4 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[19]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.060      ;
; -2.099 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg5 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[19]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.060      ;
; -2.099 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg6 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[19]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.060      ;
; -2.099 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg7 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[19]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.060      ;
; -2.098 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg0      ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg2 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.002     ; 2.595      ;
; -2.098 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg1      ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg2 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.002     ; 2.595      ;
; -2.098 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg2      ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg2 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.002     ; 2.595      ;
; -2.098 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg3      ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg2 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.002     ; 2.595      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK_50'                                                                                                                                                                                             ;
+-------+----------------------------------------------------------------+--------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                      ; To Node                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------+--------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.242 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[19]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[19]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.394      ;
; 0.245 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[17]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[17]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.397      ;
; 0.253 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[20]   ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Write_Register_MEM[4]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.405      ;
; 0.256 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[29]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|RegWrite_EX                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.408      ;
; 0.257 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[31]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|MemWrite_EX                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.409      ;
; 0.259 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[31]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|MemRead_EX                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.411      ;
; 0.317 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[6]      ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[6]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 0.470      ;
; 0.320 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[4]      ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[4]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 0.473      ;
; 0.324 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[3]      ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[3]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 0.477      ;
; 0.325 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[1]    ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.477      ;
; 0.325 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[3] ; IF_PC_Reg:IF_PC_Reg|PC_IF[3]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.476      ;
; 0.326 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[7]      ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[7]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.478      ;
; 0.327 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[2]      ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[2]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.479      ;
; 0.327 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[6] ; IF_PC_Reg:IF_PC_Reg|PC_IF[6]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.478      ;
; 0.327 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[6]    ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.479      ;
; 0.327 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[8]    ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.479      ;
; 0.328 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[7]    ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.480      ;
; 0.328 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[16]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[16]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.480      ;
; 0.329 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[4] ; IF_PC_Reg:IF_PC_Reg|PC_IF[4]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.480      ;
; 0.329 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[9]    ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.481      ;
; 0.333 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[5]      ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[5]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.485      ;
; 0.334 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[0]    ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.486      ;
; 0.335 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|MemWrite_EX          ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|MemWrite_MEM                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.487      ;
; 0.355 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[6]      ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[6]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.507      ;
; 0.355 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[19]   ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Write_Register_MEM[3]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.507      ;
; 0.369 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[4]      ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[4]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.521      ;
; 0.370 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[3]      ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[3]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.522      ;
; 0.374 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[18]   ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Write_Register_MEM[2]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.526      ;
; 0.377 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[7] ; IF_PC_Reg:IF_PC_Reg|PC_IF[7]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.528      ;
; 0.378 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[15]   ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Write_Register_MEM[4]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.530      ;
; 0.378 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[30]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|RegWrite_EX                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.530      ;
; 0.379 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[29]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|MemRead_EX                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.531      ;
; 0.381 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[2] ; IF_PC_Reg:IF_PC_Reg|PC_IF[2]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.532      ;
; 0.389 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[29]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|MemWrite_EX                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.541      ;
; 0.400 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[10]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.552      ;
; 0.403 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[2]    ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.555      ;
; 0.422 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|RegWrite_EX          ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|RegWrite_MEM                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 0.570      ;
; 0.438 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[7]      ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[7]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 0.591      ;
; 0.441 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[5] ; IF_PC_Reg:IF_PC_Reg|PC_IF[5]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.592      ;
; 0.442 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[5]      ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[5]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 0.595      ;
; 0.444 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[13]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[13]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 0.599      ;
; 0.446 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[16]   ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Write_Register_MEM[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.598      ;
; 0.448 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[14]   ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Write_Register_MEM[3]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.600      ;
; 0.451 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[31]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|ALUSrc_EX                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 0.606      ;
; 0.452 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[17]   ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Write_Register_MEM[1]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.604      ;
; 0.488 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[0]    ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Write_Data_MEM               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.009      ; 0.649      ;
; 0.493 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[6]      ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[7]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.645      ;
; 0.505 ; IF_PC_Reg:IF_PC_Reg|PC_IF[7]                                   ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[7]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.509 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[4]      ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[5]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.661      ;
; 0.510 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[18]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[18]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.662      ;
; 0.510 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[3]      ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[4]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.662      ;
; 0.512 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[18]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[1]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.664      ;
; 0.512 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[18]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[14]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.664      ;
; 0.513 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[18]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.665      ;
; 0.515 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|MemRead_EX           ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|MemtoReg_MEM                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 0.663      ;
; 0.516 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|MemRead_EX           ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|MemRead_MEM                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 0.664      ;
; 0.523 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[25]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[28]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.007      ; 0.682      ;
; 0.524 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|RegWrite_EX                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.676      ;
; 0.525 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[12]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[12]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 0.680      ;
; 0.529 ; IF_PC_Reg:IF_PC_Reg|PC_IF[6]                                   ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[6]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.681      ;
; 0.534 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[5]    ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.007     ; 0.679      ;
; 0.538 ; IF_PC_Reg:IF_PC_Reg|PC_IF[7]                                   ; IF_PC_Reg:IF_PC_Reg|PC_IF[7]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.690      ;
; 0.538 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[12]   ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Write_Register_MEM[1]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 0.688      ;
; 0.544 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[4]      ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[6]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.696      ;
; 0.545 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[13]   ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Write_Register_MEM[2]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 0.695      ;
; 0.545 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[3]      ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[5]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.697      ;
; 0.563 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[20]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[30]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.011     ; 0.704      ;
; 0.569 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[16]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[1]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.721      ;
; 0.569 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[16]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[14]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.721      ;
; 0.570 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[16]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.722      ;
; 0.579 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[4]      ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[7]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.580 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[2]      ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[2]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.003     ; 0.729      ;
; 0.580 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[3]      ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[6]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.732      ;
; 0.582 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[25]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[22]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.005     ; 0.729      ;
; 0.582 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[5]      ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[6]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 0.735      ;
; 0.584 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|ALUOp_EX[1]          ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Write_Register_MEM[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.007      ; 0.743      ;
; 0.593 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[20]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[9]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 0.747      ;
; 0.594 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[20]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[6]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 0.748      ;
; 0.594 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[20]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[7]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 0.748      ;
; 0.594 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[20]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[8]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 0.748      ;
; 0.597 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[27]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|RegWrite_EX                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.749      ;
; 0.611 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[20]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.763      ;
; 0.612 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[20]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[1]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.764      ;
; 0.612 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[20]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[14]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.764      ;
; 0.615 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[3]      ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[7]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.767      ;
; 0.617 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[5]      ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[7]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 0.770      ;
; 0.619 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|ALUOp_EX[1]          ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Write_Register_MEM[3]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.007      ; 0.778      ;
; 0.624 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[25]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[10]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.005     ; 0.771      ;
; 0.626 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[25]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[8]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.005     ; 0.773      ;
; 0.626 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[25]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[14]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.005     ; 0.773      ;
; 0.627 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[11]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[11]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.009     ; 0.770      ;
; 0.628 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[25]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[12]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.005     ; 0.775      ;
; 0.629 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[25]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[15]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.005     ; 0.776      ;
; 0.630 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[25]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[7]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.005     ; 0.777      ;
; 0.630 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[25]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[9]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.005     ; 0.777      ;
; 0.630 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[25]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[11]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.005     ; 0.777      ;
; 0.631 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[25]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[6]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.005     ; 0.778      ;
; 0.632 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[18]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[3]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.009     ; 0.775      ;
; 0.633 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[18]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[5]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.009     ; 0.776      ;
; 0.634 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[20]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[17]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.011     ; 0.775      ;
+-------+----------------------------------------------------------------+--------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                              ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg5 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg5 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg6 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg6 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg7 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg7 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_address_reg5 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_address_reg5 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_address_reg6 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_address_reg6 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_address_reg7 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_address_reg7 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg12 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg12 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg13 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg13 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg14 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg14 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg15 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg15 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg16 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg16 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg17 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg17 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_we_reg       ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_we_reg       ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a10~portb_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a10~portb_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a11~portb_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a11~portb_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a12~portb_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a12~portb_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a13~portb_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a13~portb_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a14~portb_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a14~portb_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a15~portb_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a15~portb_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a16~portb_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a16~portb_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a17~portb_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a17~portb_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~portb_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~portb_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a19~portb_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a19~portb_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a1~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a1~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a20~portb_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a20~portb_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a21~portb_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a21~portb_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a22~portb_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a22~portb_memory_reg0 ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Setup Times                                                                       ;
+-----------------------+------------+-------+-------+------------+-----------------+
; Data Port             ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------------+------------+-------+-------+------------+-----------------+
; PCSrc_MEM             ; CLOCK_50   ; 2.086 ; 2.086 ; Rise       ; CLOCK_50        ;
; RegWrite_WB           ; CLOCK_50   ; 0.588 ; 0.588 ; Fall       ; CLOCK_50        ;
; Write_Data_WB[*]      ; CLOCK_50   ; 2.200 ; 2.200 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[0]     ; CLOCK_50   ; 2.036 ; 2.036 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[1]     ; CLOCK_50   ; 1.955 ; 1.955 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[2]     ; CLOCK_50   ; 1.905 ; 1.905 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[3]     ; CLOCK_50   ; 1.974 ; 1.974 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[4]     ; CLOCK_50   ; 2.162 ; 2.162 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[5]     ; CLOCK_50   ; 1.865 ; 1.865 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[6]     ; CLOCK_50   ; 2.026 ; 2.026 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[7]     ; CLOCK_50   ; 1.908 ; 1.908 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[8]     ; CLOCK_50   ; 1.933 ; 1.933 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[9]     ; CLOCK_50   ; 1.940 ; 1.940 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[10]    ; CLOCK_50   ; 1.990 ; 1.990 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[11]    ; CLOCK_50   ; 2.049 ; 2.049 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[12]    ; CLOCK_50   ; 1.985 ; 1.985 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[13]    ; CLOCK_50   ; 2.005 ; 2.005 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[14]    ; CLOCK_50   ; 1.947 ; 1.947 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[15]    ; CLOCK_50   ; 1.921 ; 1.921 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[16]    ; CLOCK_50   ; 2.015 ; 2.015 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[17]    ; CLOCK_50   ; 2.017 ; 2.017 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[18]    ; CLOCK_50   ; 2.103 ; 2.103 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[19]    ; CLOCK_50   ; 1.998 ; 1.998 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[20]    ; CLOCK_50   ; 1.951 ; 1.951 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[21]    ; CLOCK_50   ; 2.160 ; 2.160 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[22]    ; CLOCK_50   ; 2.125 ; 2.125 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[23]    ; CLOCK_50   ; 1.868 ; 1.868 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[24]    ; CLOCK_50   ; 2.074 ; 2.074 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[25]    ; CLOCK_50   ; 2.114 ; 2.114 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[26]    ; CLOCK_50   ; 1.964 ; 1.964 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[27]    ; CLOCK_50   ; 2.131 ; 2.131 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[28]    ; CLOCK_50   ; 1.990 ; 1.990 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[29]    ; CLOCK_50   ; 2.137 ; 2.137 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[30]    ; CLOCK_50   ; 2.043 ; 2.043 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[31]    ; CLOCK_50   ; 2.200 ; 2.200 ; Fall       ; CLOCK_50        ;
; Write_Register_WB[*]  ; CLOCK_50   ; 3.138 ; 3.138 ; Fall       ; CLOCK_50        ;
;  Write_Register_WB[0] ; CLOCK_50   ; 3.029 ; 3.029 ; Fall       ; CLOCK_50        ;
;  Write_Register_WB[1] ; CLOCK_50   ; 3.043 ; 3.043 ; Fall       ; CLOCK_50        ;
;  Write_Register_WB[2] ; CLOCK_50   ; 3.134 ; 3.134 ; Fall       ; CLOCK_50        ;
;  Write_Register_WB[3] ; CLOCK_50   ; 3.138 ; 3.138 ; Fall       ; CLOCK_50        ;
;  Write_Register_WB[4] ; CLOCK_50   ; 0.852 ; 0.852 ; Fall       ; CLOCK_50        ;
+-----------------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------------+
; Hold Times                                                                          ;
+-----------------------+------------+--------+--------+------------+-----------------+
; Data Port             ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------------+------------+--------+--------+------------+-----------------+
; PCSrc_MEM             ; CLOCK_50   ; -1.844 ; -1.844 ; Rise       ; CLOCK_50        ;
; RegWrite_WB           ; CLOCK_50   ; 0.058  ; 0.058  ; Fall       ; CLOCK_50        ;
; Write_Data_WB[*]      ; CLOCK_50   ; -1.711 ; -1.711 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[0]     ; CLOCK_50   ; -1.883 ; -1.883 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[1]     ; CLOCK_50   ; -1.807 ; -1.807 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[2]     ; CLOCK_50   ; -1.760 ; -1.760 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[3]     ; CLOCK_50   ; -1.795 ; -1.795 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[4]     ; CLOCK_50   ; -1.961 ; -1.961 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[5]     ; CLOCK_50   ; -1.711 ; -1.711 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[6]     ; CLOCK_50   ; -1.885 ; -1.885 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[7]     ; CLOCK_50   ; -1.767 ; -1.767 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[8]     ; CLOCK_50   ; -1.791 ; -1.791 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[9]     ; CLOCK_50   ; -1.799 ; -1.799 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[10]    ; CLOCK_50   ; -1.838 ; -1.838 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[11]    ; CLOCK_50   ; -1.892 ; -1.892 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[12]    ; CLOCK_50   ; -1.737 ; -1.737 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[13]    ; CLOCK_50   ; -1.764 ; -1.764 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[14]    ; CLOCK_50   ; -1.796 ; -1.796 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[15]    ; CLOCK_50   ; -1.761 ; -1.761 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[16]    ; CLOCK_50   ; -1.862 ; -1.862 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[17]    ; CLOCK_50   ; -1.733 ; -1.733 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[18]    ; CLOCK_50   ; -1.937 ; -1.937 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[19]    ; CLOCK_50   ; -1.849 ; -1.849 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[20]    ; CLOCK_50   ; -1.793 ; -1.793 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[21]    ; CLOCK_50   ; -1.918 ; -1.918 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[22]    ; CLOCK_50   ; -1.733 ; -1.733 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[23]    ; CLOCK_50   ; -1.722 ; -1.722 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[24]    ; CLOCK_50   ; -1.781 ; -1.781 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[25]    ; CLOCK_50   ; -1.838 ; -1.838 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[26]    ; CLOCK_50   ; -1.793 ; -1.793 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[27]    ; CLOCK_50   ; -1.864 ; -1.864 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[28]    ; CLOCK_50   ; -1.834 ; -1.834 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[29]    ; CLOCK_50   ; -1.973 ; -1.973 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[30]    ; CLOCK_50   ; -1.768 ; -1.768 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[31]    ; CLOCK_50   ; -1.923 ; -1.923 ; Fall       ; CLOCK_50        ;
; Write_Register_WB[*]  ; CLOCK_50   ; 0.295  ; 0.295  ; Fall       ; CLOCK_50        ;
;  Write_Register_WB[0] ; CLOCK_50   ; -1.771 ; -1.771 ; Fall       ; CLOCK_50        ;
;  Write_Register_WB[1] ; CLOCK_50   ; -1.786 ; -1.786 ; Fall       ; CLOCK_50        ;
;  Write_Register_WB[2] ; CLOCK_50   ; -1.760 ; -1.760 ; Fall       ; CLOCK_50        ;
;  Write_Register_WB[3] ; CLOCK_50   ; -1.747 ; -1.747 ; Fall       ; CLOCK_50        ;
;  Write_Register_WB[4] ; CLOCK_50   ; 0.295  ; 0.295  ; Fall       ; CLOCK_50        ;
+-----------------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------------+
; Clock to Output Times                                                              ;
+------------------------+------------+-------+-------+------------+-----------------+
; Data Port              ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------------------+------------+-------+-------+------------+-----------------+
; ALU_Result_MEM[*]      ; CLOCK_50   ; 4.451 ; 4.451 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[0]     ; CLOCK_50   ; 4.143 ; 4.143 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[1]     ; CLOCK_50   ; 4.283 ; 4.283 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[2]     ; CLOCK_50   ; 4.238 ; 4.238 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[3]     ; CLOCK_50   ; 4.128 ; 4.128 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[4]     ; CLOCK_50   ; 4.250 ; 4.250 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[5]     ; CLOCK_50   ; 4.245 ; 4.245 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[6]     ; CLOCK_50   ; 4.451 ; 4.451 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[7]     ; CLOCK_50   ; 4.219 ; 4.219 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[8]     ; CLOCK_50   ; 4.282 ; 4.282 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[9]     ; CLOCK_50   ; 4.301 ; 4.301 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[10]    ; CLOCK_50   ; 4.239 ; 4.239 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[11]    ; CLOCK_50   ; 4.106 ; 4.106 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[12]    ; CLOCK_50   ; 4.309 ; 4.309 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[13]    ; CLOCK_50   ; 4.117 ; 4.117 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[14]    ; CLOCK_50   ; 4.143 ; 4.143 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[15]    ; CLOCK_50   ; 4.227 ; 4.227 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[16]    ; CLOCK_50   ; 4.101 ; 4.101 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[17]    ; CLOCK_50   ; 4.387 ; 4.387 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[18]    ; CLOCK_50   ; 4.268 ; 4.268 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[19]    ; CLOCK_50   ; 4.304 ; 4.304 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[20]    ; CLOCK_50   ; 4.226 ; 4.226 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[21]    ; CLOCK_50   ; 4.292 ; 4.292 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[22]    ; CLOCK_50   ; 4.190 ; 4.190 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[23]    ; CLOCK_50   ; 4.404 ; 4.404 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[24]    ; CLOCK_50   ; 4.221 ; 4.221 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[25]    ; CLOCK_50   ; 4.278 ; 4.278 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[26]    ; CLOCK_50   ; 3.860 ; 3.860 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[27]    ; CLOCK_50   ; 4.132 ; 4.132 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[28]    ; CLOCK_50   ; 4.383 ; 4.383 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[29]    ; CLOCK_50   ; 4.323 ; 4.323 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[30]    ; CLOCK_50   ; 4.353 ; 4.353 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[31]    ; CLOCK_50   ; 4.189 ; 4.189 ; Rise       ; CLOCK_50        ;
; Branch_MEM             ; CLOCK_50   ; 4.267 ; 4.267 ; Rise       ; CLOCK_50        ;
; MemRead_MEM            ; CLOCK_50   ; 4.082 ; 4.082 ; Rise       ; CLOCK_50        ;
; MemWrite_MEM           ; CLOCK_50   ; 4.436 ; 4.436 ; Rise       ; CLOCK_50        ;
; MemtoReg_MEM           ; CLOCK_50   ; 3.813 ; 3.813 ; Rise       ; CLOCK_50        ;
; RegWrite_MEM           ; CLOCK_50   ; 3.816 ; 3.816 ; Rise       ; CLOCK_50        ;
; Write_Data_MEM         ; CLOCK_50   ; 4.249 ; 4.249 ; Rise       ; CLOCK_50        ;
; Write_Register_MEM[*]  ; CLOCK_50   ; 4.261 ; 4.261 ; Rise       ; CLOCK_50        ;
;  Write_Register_MEM[0] ; CLOCK_50   ; 4.259 ; 4.259 ; Rise       ; CLOCK_50        ;
;  Write_Register_MEM[1] ; CLOCK_50   ; 4.257 ; 4.257 ; Rise       ; CLOCK_50        ;
;  Write_Register_MEM[2] ; CLOCK_50   ; 4.261 ; 4.261 ; Rise       ; CLOCK_50        ;
;  Write_Register_MEM[3] ; CLOCK_50   ; 4.036 ; 4.036 ; Rise       ; CLOCK_50        ;
;  Write_Register_MEM[4] ; CLOCK_50   ; 4.027 ; 4.027 ; Rise       ; CLOCK_50        ;
; Zero_MEM               ; CLOCK_50   ; 4.167 ; 4.167 ; Rise       ; CLOCK_50        ;
+------------------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                      ;
+------------------------+------------+-------+-------+------------+-----------------+
; Data Port              ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------------------+------------+-------+-------+------------+-----------------+
; ALU_Result_MEM[*]      ; CLOCK_50   ; 3.860 ; 3.860 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[0]     ; CLOCK_50   ; 4.143 ; 4.143 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[1]     ; CLOCK_50   ; 4.283 ; 4.283 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[2]     ; CLOCK_50   ; 4.238 ; 4.238 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[3]     ; CLOCK_50   ; 4.128 ; 4.128 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[4]     ; CLOCK_50   ; 4.250 ; 4.250 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[5]     ; CLOCK_50   ; 4.245 ; 4.245 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[6]     ; CLOCK_50   ; 4.451 ; 4.451 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[7]     ; CLOCK_50   ; 4.219 ; 4.219 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[8]     ; CLOCK_50   ; 4.282 ; 4.282 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[9]     ; CLOCK_50   ; 4.301 ; 4.301 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[10]    ; CLOCK_50   ; 4.239 ; 4.239 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[11]    ; CLOCK_50   ; 4.106 ; 4.106 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[12]    ; CLOCK_50   ; 4.309 ; 4.309 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[13]    ; CLOCK_50   ; 4.117 ; 4.117 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[14]    ; CLOCK_50   ; 4.143 ; 4.143 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[15]    ; CLOCK_50   ; 4.227 ; 4.227 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[16]    ; CLOCK_50   ; 4.101 ; 4.101 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[17]    ; CLOCK_50   ; 4.387 ; 4.387 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[18]    ; CLOCK_50   ; 4.268 ; 4.268 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[19]    ; CLOCK_50   ; 4.304 ; 4.304 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[20]    ; CLOCK_50   ; 4.226 ; 4.226 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[21]    ; CLOCK_50   ; 4.292 ; 4.292 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[22]    ; CLOCK_50   ; 4.190 ; 4.190 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[23]    ; CLOCK_50   ; 4.404 ; 4.404 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[24]    ; CLOCK_50   ; 4.221 ; 4.221 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[25]    ; CLOCK_50   ; 4.278 ; 4.278 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[26]    ; CLOCK_50   ; 3.860 ; 3.860 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[27]    ; CLOCK_50   ; 4.132 ; 4.132 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[28]    ; CLOCK_50   ; 4.383 ; 4.383 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[29]    ; CLOCK_50   ; 4.323 ; 4.323 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[30]    ; CLOCK_50   ; 4.353 ; 4.353 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[31]    ; CLOCK_50   ; 4.189 ; 4.189 ; Rise       ; CLOCK_50        ;
; Branch_MEM             ; CLOCK_50   ; 4.267 ; 4.267 ; Rise       ; CLOCK_50        ;
; MemRead_MEM            ; CLOCK_50   ; 4.082 ; 4.082 ; Rise       ; CLOCK_50        ;
; MemWrite_MEM           ; CLOCK_50   ; 4.436 ; 4.436 ; Rise       ; CLOCK_50        ;
; MemtoReg_MEM           ; CLOCK_50   ; 3.813 ; 3.813 ; Rise       ; CLOCK_50        ;
; RegWrite_MEM           ; CLOCK_50   ; 3.816 ; 3.816 ; Rise       ; CLOCK_50        ;
; Write_Data_MEM         ; CLOCK_50   ; 4.249 ; 4.249 ; Rise       ; CLOCK_50        ;
; Write_Register_MEM[*]  ; CLOCK_50   ; 4.027 ; 4.027 ; Rise       ; CLOCK_50        ;
;  Write_Register_MEM[0] ; CLOCK_50   ; 4.259 ; 4.259 ; Rise       ; CLOCK_50        ;
;  Write_Register_MEM[1] ; CLOCK_50   ; 4.257 ; 4.257 ; Rise       ; CLOCK_50        ;
;  Write_Register_MEM[2] ; CLOCK_50   ; 4.261 ; 4.261 ; Rise       ; CLOCK_50        ;
;  Write_Register_MEM[3] ; CLOCK_50   ; 4.036 ; 4.036 ; Rise       ; CLOCK_50        ;
;  Write_Register_MEM[4] ; CLOCK_50   ; 4.027 ; 4.027 ; Rise       ; CLOCK_50        ;
; Zero_MEM               ; CLOCK_50   ; 4.167 ; 4.167 ; Rise       ; CLOCK_50        ;
+------------------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -6.353   ; 0.242 ; N/A      ; N/A     ; -1.880              ;
;  CLOCK_50        ; -6.353   ; 0.242 ; N/A      ; N/A     ; -1.880              ;
; Design-wide TNS  ; -737.485 ; 0.0   ; 0.0      ; 0.0     ; -974.876            ;
;  CLOCK_50        ; -737.485 ; 0.000 ; N/A      ; N/A     ; -974.876            ;
+------------------+----------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------------------+
; Setup Times                                                                       ;
+-----------------------+------------+-------+-------+------------+-----------------+
; Data Port             ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------------+------------+-------+-------+------------+-----------------+
; PCSrc_MEM             ; CLOCK_50   ; 3.843 ; 3.843 ; Rise       ; CLOCK_50        ;
; RegWrite_WB           ; CLOCK_50   ; 1.788 ; 1.788 ; Fall       ; CLOCK_50        ;
; Write_Data_WB[*]      ; CLOCK_50   ; 4.183 ; 4.183 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[0]     ; CLOCK_50   ; 3.796 ; 3.796 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[1]     ; CLOCK_50   ; 3.639 ; 3.639 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[2]     ; CLOCK_50   ; 3.526 ; 3.526 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[3]     ; CLOCK_50   ; 3.728 ; 3.728 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[4]     ; CLOCK_50   ; 4.086 ; 4.086 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[5]     ; CLOCK_50   ; 3.472 ; 3.472 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[6]     ; CLOCK_50   ; 3.791 ; 3.791 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[7]     ; CLOCK_50   ; 3.534 ; 3.534 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[8]     ; CLOCK_50   ; 3.571 ; 3.571 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[9]     ; CLOCK_50   ; 3.596 ; 3.596 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[10]    ; CLOCK_50   ; 3.724 ; 3.724 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[11]    ; CLOCK_50   ; 3.828 ; 3.828 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[12]    ; CLOCK_50   ; 3.720 ; 3.720 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[13]    ; CLOCK_50   ; 3.752 ; 3.752 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[14]    ; CLOCK_50   ; 3.627 ; 3.627 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[15]    ; CLOCK_50   ; 3.555 ; 3.555 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[16]    ; CLOCK_50   ; 3.774 ; 3.774 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[17]    ; CLOCK_50   ; 3.787 ; 3.787 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[18]    ; CLOCK_50   ; 3.911 ; 3.911 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[19]    ; CLOCK_50   ; 3.750 ; 3.750 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[20]    ; CLOCK_50   ; 3.690 ; 3.690 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[21]    ; CLOCK_50   ; 4.039 ; 4.039 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[22]    ; CLOCK_50   ; 4.044 ; 4.044 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[23]    ; CLOCK_50   ; 3.481 ; 3.481 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[24]    ; CLOCK_50   ; 3.873 ; 3.873 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[25]    ; CLOCK_50   ; 4.009 ; 4.009 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[26]    ; CLOCK_50   ; 3.705 ; 3.705 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[27]    ; CLOCK_50   ; 3.987 ; 3.987 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[28]    ; CLOCK_50   ; 3.745 ; 3.745 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[29]    ; CLOCK_50   ; 3.962 ; 3.962 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[30]    ; CLOCK_50   ; 3.821 ; 3.821 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[31]    ; CLOCK_50   ; 4.183 ; 4.183 ; Fall       ; CLOCK_50        ;
; Write_Register_WB[*]  ; CLOCK_50   ; 6.143 ; 6.143 ; Fall       ; CLOCK_50        ;
;  Write_Register_WB[0] ; CLOCK_50   ; 5.862 ; 5.862 ; Fall       ; CLOCK_50        ;
;  Write_Register_WB[1] ; CLOCK_50   ; 5.921 ; 5.921 ; Fall       ; CLOCK_50        ;
;  Write_Register_WB[2] ; CLOCK_50   ; 6.127 ; 6.127 ; Fall       ; CLOCK_50        ;
;  Write_Register_WB[3] ; CLOCK_50   ; 6.143 ; 6.143 ; Fall       ; CLOCK_50        ;
;  Write_Register_WB[4] ; CLOCK_50   ; 2.292 ; 2.292 ; Fall       ; CLOCK_50        ;
+-----------------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------------+
; Hold Times                                                                          ;
+-----------------------+------------+--------+--------+------------+-----------------+
; Data Port             ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------------+------------+--------+--------+------------+-----------------+
; PCSrc_MEM             ; CLOCK_50   ; -1.844 ; -1.844 ; Rise       ; CLOCK_50        ;
; RegWrite_WB           ; CLOCK_50   ; 0.058  ; 0.058  ; Fall       ; CLOCK_50        ;
; Write_Data_WB[*]      ; CLOCK_50   ; -1.711 ; -1.711 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[0]     ; CLOCK_50   ; -1.883 ; -1.883 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[1]     ; CLOCK_50   ; -1.807 ; -1.807 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[2]     ; CLOCK_50   ; -1.760 ; -1.760 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[3]     ; CLOCK_50   ; -1.795 ; -1.795 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[4]     ; CLOCK_50   ; -1.961 ; -1.961 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[5]     ; CLOCK_50   ; -1.711 ; -1.711 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[6]     ; CLOCK_50   ; -1.885 ; -1.885 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[7]     ; CLOCK_50   ; -1.767 ; -1.767 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[8]     ; CLOCK_50   ; -1.791 ; -1.791 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[9]     ; CLOCK_50   ; -1.799 ; -1.799 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[10]    ; CLOCK_50   ; -1.838 ; -1.838 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[11]    ; CLOCK_50   ; -1.892 ; -1.892 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[12]    ; CLOCK_50   ; -1.737 ; -1.737 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[13]    ; CLOCK_50   ; -1.764 ; -1.764 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[14]    ; CLOCK_50   ; -1.796 ; -1.796 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[15]    ; CLOCK_50   ; -1.761 ; -1.761 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[16]    ; CLOCK_50   ; -1.862 ; -1.862 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[17]    ; CLOCK_50   ; -1.733 ; -1.733 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[18]    ; CLOCK_50   ; -1.937 ; -1.937 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[19]    ; CLOCK_50   ; -1.849 ; -1.849 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[20]    ; CLOCK_50   ; -1.793 ; -1.793 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[21]    ; CLOCK_50   ; -1.918 ; -1.918 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[22]    ; CLOCK_50   ; -1.733 ; -1.733 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[23]    ; CLOCK_50   ; -1.722 ; -1.722 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[24]    ; CLOCK_50   ; -1.781 ; -1.781 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[25]    ; CLOCK_50   ; -1.838 ; -1.838 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[26]    ; CLOCK_50   ; -1.793 ; -1.793 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[27]    ; CLOCK_50   ; -1.864 ; -1.864 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[28]    ; CLOCK_50   ; -1.834 ; -1.834 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[29]    ; CLOCK_50   ; -1.973 ; -1.973 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[30]    ; CLOCK_50   ; -1.768 ; -1.768 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[31]    ; CLOCK_50   ; -1.923 ; -1.923 ; Fall       ; CLOCK_50        ;
; Write_Register_WB[*]  ; CLOCK_50   ; 0.295  ; 0.295  ; Fall       ; CLOCK_50        ;
;  Write_Register_WB[0] ; CLOCK_50   ; -1.771 ; -1.771 ; Fall       ; CLOCK_50        ;
;  Write_Register_WB[1] ; CLOCK_50   ; -1.786 ; -1.786 ; Fall       ; CLOCK_50        ;
;  Write_Register_WB[2] ; CLOCK_50   ; -1.760 ; -1.760 ; Fall       ; CLOCK_50        ;
;  Write_Register_WB[3] ; CLOCK_50   ; -1.747 ; -1.747 ; Fall       ; CLOCK_50        ;
;  Write_Register_WB[4] ; CLOCK_50   ; 0.295  ; 0.295  ; Fall       ; CLOCK_50        ;
+-----------------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------------+
; Clock to Output Times                                                              ;
+------------------------+------------+-------+-------+------------+-----------------+
; Data Port              ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------------------+------------+-------+-------+------------+-----------------+
; ALU_Result_MEM[*]      ; CLOCK_50   ; 8.045 ; 8.045 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[0]     ; CLOCK_50   ; 7.524 ; 7.524 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[1]     ; CLOCK_50   ; 7.684 ; 7.684 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[2]     ; CLOCK_50   ; 7.585 ; 7.585 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[3]     ; CLOCK_50   ; 7.361 ; 7.361 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[4]     ; CLOCK_50   ; 7.596 ; 7.596 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[5]     ; CLOCK_50   ; 7.612 ; 7.612 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[6]     ; CLOCK_50   ; 8.045 ; 8.045 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[7]     ; CLOCK_50   ; 7.558 ; 7.558 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[8]     ; CLOCK_50   ; 7.686 ; 7.686 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[9]     ; CLOCK_50   ; 7.698 ; 7.698 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[10]    ; CLOCK_50   ; 7.586 ; 7.586 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[11]    ; CLOCK_50   ; 7.337 ; 7.337 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[12]    ; CLOCK_50   ; 7.726 ; 7.726 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[13]    ; CLOCK_50   ; 7.353 ; 7.353 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[14]    ; CLOCK_50   ; 7.378 ; 7.378 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[15]    ; CLOCK_50   ; 7.564 ; 7.564 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[16]    ; CLOCK_50   ; 7.321 ; 7.321 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[17]    ; CLOCK_50   ; 7.906 ; 7.906 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[18]    ; CLOCK_50   ; 7.661 ; 7.661 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[19]    ; CLOCK_50   ; 7.718 ; 7.718 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[20]    ; CLOCK_50   ; 7.571 ; 7.571 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[21]    ; CLOCK_50   ; 7.694 ; 7.694 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[22]    ; CLOCK_50   ; 7.531 ; 7.531 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[23]    ; CLOCK_50   ; 7.930 ; 7.930 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[24]    ; CLOCK_50   ; 7.571 ; 7.571 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[25]    ; CLOCK_50   ; 7.676 ; 7.676 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[26]    ; CLOCK_50   ; 6.865 ; 6.865 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[27]    ; CLOCK_50   ; 7.532 ; 7.532 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[28]    ; CLOCK_50   ; 7.882 ; 7.882 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[29]    ; CLOCK_50   ; 7.760 ; 7.760 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[30]    ; CLOCK_50   ; 7.841 ; 7.841 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[31]    ; CLOCK_50   ; 7.576 ; 7.576 ; Rise       ; CLOCK_50        ;
; Branch_MEM             ; CLOCK_50   ; 7.675 ; 7.675 ; Rise       ; CLOCK_50        ;
; MemRead_MEM            ; CLOCK_50   ; 7.299 ; 7.299 ; Rise       ; CLOCK_50        ;
; MemWrite_MEM           ; CLOCK_50   ; 7.996 ; 7.996 ; Rise       ; CLOCK_50        ;
; MemtoReg_MEM           ; CLOCK_50   ; 6.816 ; 6.816 ; Rise       ; CLOCK_50        ;
; RegWrite_MEM           ; CLOCK_50   ; 6.822 ; 6.822 ; Rise       ; CLOCK_50        ;
; Write_Data_MEM         ; CLOCK_50   ; 7.638 ; 7.638 ; Rise       ; CLOCK_50        ;
; Write_Register_MEM[*]  ; CLOCK_50   ; 7.631 ; 7.631 ; Rise       ; CLOCK_50        ;
;  Write_Register_MEM[0] ; CLOCK_50   ; 7.631 ; 7.631 ; Rise       ; CLOCK_50        ;
;  Write_Register_MEM[1] ; CLOCK_50   ; 7.613 ; 7.613 ; Rise       ; CLOCK_50        ;
;  Write_Register_MEM[2] ; CLOCK_50   ; 7.613 ; 7.613 ; Rise       ; CLOCK_50        ;
;  Write_Register_MEM[3] ; CLOCK_50   ; 7.302 ; 7.302 ; Rise       ; CLOCK_50        ;
;  Write_Register_MEM[4] ; CLOCK_50   ; 7.295 ; 7.295 ; Rise       ; CLOCK_50        ;
; Zero_MEM               ; CLOCK_50   ; 7.570 ; 7.570 ; Rise       ; CLOCK_50        ;
+------------------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                      ;
+------------------------+------------+-------+-------+------------+-----------------+
; Data Port              ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------------------+------------+-------+-------+------------+-----------------+
; ALU_Result_MEM[*]      ; CLOCK_50   ; 3.860 ; 3.860 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[0]     ; CLOCK_50   ; 4.143 ; 4.143 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[1]     ; CLOCK_50   ; 4.283 ; 4.283 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[2]     ; CLOCK_50   ; 4.238 ; 4.238 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[3]     ; CLOCK_50   ; 4.128 ; 4.128 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[4]     ; CLOCK_50   ; 4.250 ; 4.250 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[5]     ; CLOCK_50   ; 4.245 ; 4.245 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[6]     ; CLOCK_50   ; 4.451 ; 4.451 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[7]     ; CLOCK_50   ; 4.219 ; 4.219 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[8]     ; CLOCK_50   ; 4.282 ; 4.282 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[9]     ; CLOCK_50   ; 4.301 ; 4.301 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[10]    ; CLOCK_50   ; 4.239 ; 4.239 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[11]    ; CLOCK_50   ; 4.106 ; 4.106 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[12]    ; CLOCK_50   ; 4.309 ; 4.309 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[13]    ; CLOCK_50   ; 4.117 ; 4.117 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[14]    ; CLOCK_50   ; 4.143 ; 4.143 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[15]    ; CLOCK_50   ; 4.227 ; 4.227 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[16]    ; CLOCK_50   ; 4.101 ; 4.101 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[17]    ; CLOCK_50   ; 4.387 ; 4.387 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[18]    ; CLOCK_50   ; 4.268 ; 4.268 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[19]    ; CLOCK_50   ; 4.304 ; 4.304 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[20]    ; CLOCK_50   ; 4.226 ; 4.226 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[21]    ; CLOCK_50   ; 4.292 ; 4.292 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[22]    ; CLOCK_50   ; 4.190 ; 4.190 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[23]    ; CLOCK_50   ; 4.404 ; 4.404 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[24]    ; CLOCK_50   ; 4.221 ; 4.221 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[25]    ; CLOCK_50   ; 4.278 ; 4.278 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[26]    ; CLOCK_50   ; 3.860 ; 3.860 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[27]    ; CLOCK_50   ; 4.132 ; 4.132 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[28]    ; CLOCK_50   ; 4.383 ; 4.383 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[29]    ; CLOCK_50   ; 4.323 ; 4.323 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[30]    ; CLOCK_50   ; 4.353 ; 4.353 ; Rise       ; CLOCK_50        ;
;  ALU_Result_MEM[31]    ; CLOCK_50   ; 4.189 ; 4.189 ; Rise       ; CLOCK_50        ;
; Branch_MEM             ; CLOCK_50   ; 4.267 ; 4.267 ; Rise       ; CLOCK_50        ;
; MemRead_MEM            ; CLOCK_50   ; 4.082 ; 4.082 ; Rise       ; CLOCK_50        ;
; MemWrite_MEM           ; CLOCK_50   ; 4.436 ; 4.436 ; Rise       ; CLOCK_50        ;
; MemtoReg_MEM           ; CLOCK_50   ; 3.813 ; 3.813 ; Rise       ; CLOCK_50        ;
; RegWrite_MEM           ; CLOCK_50   ; 3.816 ; 3.816 ; Rise       ; CLOCK_50        ;
; Write_Data_MEM         ; CLOCK_50   ; 4.249 ; 4.249 ; Rise       ; CLOCK_50        ;
; Write_Register_MEM[*]  ; CLOCK_50   ; 4.027 ; 4.027 ; Rise       ; CLOCK_50        ;
;  Write_Register_MEM[0] ; CLOCK_50   ; 4.259 ; 4.259 ; Rise       ; CLOCK_50        ;
;  Write_Register_MEM[1] ; CLOCK_50   ; 4.257 ; 4.257 ; Rise       ; CLOCK_50        ;
;  Write_Register_MEM[2] ; CLOCK_50   ; 4.261 ; 4.261 ; Rise       ; CLOCK_50        ;
;  Write_Register_MEM[3] ; CLOCK_50   ; 4.036 ; 4.036 ; Rise       ; CLOCK_50        ;
;  Write_Register_MEM[4] ; CLOCK_50   ; 4.027 ; 4.027 ; Rise       ; CLOCK_50        ;
; Zero_MEM               ; CLOCK_50   ; 4.167 ; 4.167 ; Rise       ; CLOCK_50        ;
+------------------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 16518    ; 416      ; 12       ; 64       ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 16518    ; 416      ; 12       ; 64       ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 39    ; 39   ;
; Unconstrained Input Port Paths  ; 670   ; 670  ;
; Unconstrained Output Ports      ; 44    ; 44   ;
; Unconstrained Output Port Paths ; 44    ; 44   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 12.0 Build 178 05/31/2012 SJ Full Version
    Info: Processing started: Sat Aug 23 22:06:13 2014
Info: Command: quartus_sta MIPS32 -c MIPS32
Info: qsta_default_script.tcl version: #4
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'MIPS32.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -6.353
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -6.353      -737.485 CLOCK_50 
Info (332146): Worst-case hold slack is 0.524
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.524         0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.880
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.880      -974.876 CLOCK_50 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.388
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.388      -356.301 CLOCK_50 
Info (332146): Worst-case hold slack is 0.242
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.242         0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.880
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.880      -974.876 CLOCK_50 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 399 megabytes
    Info: Processing ended: Sat Aug 23 22:06:14 2014
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


