Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Feb 14 14:48:13 2019
| Host         : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command      : report_design_analysis -timing -setup -max_paths 10 -extend -show_all -logic_level_distribution -logic_level_dist_paths 1000 -complexity -congestion -name design_analysis_1 -file design_analysis.txt
| Design       : wrapper
| Device       : xcvu9p
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-10
2. Logic Level Distribution
3. Complexity Characteristics (Cells)
4. Placed Maximum Level Congestion Reporting
5. Initial Estimated Router Congestion Reporting
6. Routed Maximum Level Congestion Reporting
7. SLR Net Crossing Reporting
8. Placed Tile Based Congestion Metric (Vertical)
9. Placed Tile Based Congestion Metric (Horizontal)

1. Setup Path Characteristics 1-10
----------------------------------

Setup Characteristics for Path #1
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
|      Characteristics      |   WorstPath to Src   |                                                                   Path #1                                                                   |  WorstPath from Dst  |
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
| Requirement               |               12.500 |                                                                                                                                      12.500 |               12.500 |
| Path Delay                |                0.787 |                                                                                                                                      11.989 |                0.383 |
| Logic Delay               | 0.096(13%)           | 2.872(24%)                                                                                                                                  | 0.097(26%)           |
| Net Delay                 | 0.691(87%)           | 9.117(76%)                                                                                                                                  | 0.286(74%)           |
| Clock Skew                |               -0.109 |                                                                                                                                      -0.195 |               -0.035 |
| Slack                     |               11.595 |                                                                                                                                       0.308 |               12.074 |
| Timing Exception          |                      |                                                                                                                                             |                      |
| Bounding Box Size         | 2% x 1%              | 12% x 1%                                                                                                                                    | 0% x 0%              |
| Clock Region Distance     | (0, 0)               | (1, 0)                                                                                                                                      | (0, 0)               |
| Cumulative Fanout         |                    1 |                                                                                                                                         281 |                    1 |
| Fixed Loc                 |                    0 |                                                                                                                                           0 |                    0 |
| Fixed Route               |                    0 |                                                                                                                                           0 |                    0 |
| Hold Fix Detour           |                    0 |                                                                                                                                           0 |                    0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                           0 |                    0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                | Safely Timed         |
| Logic Levels              |                    0 |                                                                                                                                          26 |                    0 |
| Routes                    |                    1 |                                                                                                                                          26 |                    1 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT2 LUT6 LUT6 LUT6 LUT5 LUT6 LUT2 LUT6 LUT2 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE FDRE            |
| Start Point Clock         | clk                  | clk                                                                                                                                         | clk                  |
| End Point Clock           | clk                  | clk                                                                                                                                         | clk                  |
| DSP Block                 | None                 | None                                                                                                                                        | None                 |
| BRAM                      | None                 | None                                                                                                                                        | None                 |
| IO Crossings              |                    0 |                                                                                                                                           0 |                    0 |
| SLR Crossings             |                    0 |                                                                                                                                           0 |                    0 |
| PBlocks                   |                    0 |                                                                                                                                           0 |                    0 |
| High Fanout               |                    1 |                                                                                                                                          35 |                    1 |
| Dont Touch                |                    0 |                                                                                                                                           0 |                    0 |
| Mark Debug                |                    0 |                                                                                                                                           0 |                    0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                      | FDRE/C               |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                      | FDRE/D               |
| Start Point Pin           | sr_p.sr_3[165]/C     | muon_cand_10.pt[1]/C                                                                                                                        | sr_p.sr_1_7.roi[6]/C |
| End Point Pin             | muon_cand_10.pt[1]/D | sr_p.sr_1_7.roi[6]/D                                                                                                                        | sr_p.sr_1[126]/D     |
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #2
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                   Path #2                                                                   |    WorstPath from Dst   |
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
| Requirement               |               12.500 |                                                                                                                                      12.500 |                  12.500 |
| Path Delay                |                0.787 |                                                                                                                                      11.963 |                   0.387 |
| Logic Delay               | 0.096(13%)           | 2.934(25%)                                                                                                                                  | 0.096(25%)              |
| Net Delay                 | 0.691(87%)           | 9.029(75%)                                                                                                                                  | 0.291(75%)              |
| Clock Skew                |               -0.109 |                                                                                                                                      -0.183 |                  -0.036 |
| Slack                     |               11.595 |                                                                                                                                       0.346 |                  12.069 |
| Timing Exception          |                      |                                                                                                                                             |                         |
| Bounding Box Size         | 2% x 1%              | 12% x 1%                                                                                                                                    | 0% x 0%                 |
| Clock Region Distance     | (0, 0)               | (1, 0)                                                                                                                                      | (0, 0)                  |
| Cumulative Fanout         |                    1 |                                                                                                                                         281 |                       1 |
| Fixed Loc                 |                    0 |                                                                                                                                           0 |                       0 |
| Fixed Route               |                    0 |                                                                                                                                           0 |                       0 |
| Hold Fix Detour           |                    0 |                                                                                                                                           0 |                       0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                           0 |                       0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                | Safely Timed            |
| Logic Levels              |                    0 |                                                                                                                                          26 |                       0 |
| Routes                    |                    1 |                                                                                                                                          26 |                       1 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT2 LUT6 LUT6 LUT6 LUT5 LUT6 LUT2 LUT6 LUT2 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE FDRE               |
| Start Point Clock         | clk                  | clk                                                                                                                                         | clk                     |
| End Point Clock           | clk                  | clk                                                                                                                                         | clk                     |
| DSP Block                 | None                 | None                                                                                                                                        | None                    |
| BRAM                      | None                 | None                                                                                                                                        | None                    |
| IO Crossings              |                    0 |                                                                                                                                           0 |                       0 |
| SLR Crossings             |                    0 |                                                                                                                                           0 |                       0 |
| PBlocks                   |                    0 |                                                                                                                                           0 |                       0 |
| High Fanout               |                    1 |                                                                                                                                          35 |                       1 |
| Dont Touch                |                    0 |                                                                                                                                           0 |                       0 |
| Mark Debug                |                    0 |                                                                                                                                           0 |                       0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                      | FDRE/C                  |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                      | FDRE/D                  |
| Start Point Pin           | sr_p.sr_3[165]/C     | muon_cand_10.pt[1]/C                                                                                                                        | sr_p.sr_1_7.sector[1]/C |
| End Point Pin             | muon_cand_10.pt[1]/D | sr_p.sr_1_7.sector[1]/D                                                                                                                     | sr_p.sr_1[113]/D        |
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #3
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                   Path #3                                                                   |    WorstPath from Dst   |
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
| Requirement               |               12.500 |                                                                                                                                      12.500 |                  12.500 |
| Path Delay                |                0.787 |                                                                                                                                      11.922 |                   0.557 |
| Logic Delay               | 0.096(13%)           | 2.900(25%)                                                                                                                                  | 0.096(18%)              |
| Net Delay                 | 0.691(87%)           | 9.022(75%)                                                                                                                                  | 0.461(82%)              |
| Clock Skew                |               -0.109 |                                                                                                                                      -0.199 |                  -0.022 |
| Slack                     |               11.595 |                                                                                                                                       0.371 |                  11.912 |
| Timing Exception          |                      |                                                                                                                                             |                         |
| Bounding Box Size         | 2% x 1%              | 12% x 1%                                                                                                                                    | 0% x 0%                 |
| Clock Region Distance     | (0, 0)               | (1, 0)                                                                                                                                      | (0, 0)                  |
| Cumulative Fanout         |                    1 |                                                                                                                                         281 |                       1 |
| Fixed Loc                 |                    0 |                                                                                                                                           0 |                       0 |
| Fixed Route               |                    0 |                                                                                                                                           0 |                       0 |
| Hold Fix Detour           |                    0 |                                                                                                                                           0 |                       0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                           0 |                       0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                | Safely Timed            |
| Logic Levels              |                    0 |                                                                                                                                          26 |                       0 |
| Routes                    |                    1 |                                                                                                                                          26 |                       1 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT2 LUT6 LUT6 LUT6 LUT5 LUT6 LUT2 LUT6 LUT2 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE FDRE               |
| Start Point Clock         | clk                  | clk                                                                                                                                         | clk                     |
| End Point Clock           | clk                  | clk                                                                                                                                         | clk                     |
| DSP Block                 | None                 | None                                                                                                                                        | None                    |
| BRAM                      | None                 | None                                                                                                                                        | None                    |
| IO Crossings              |                    0 |                                                                                                                                           0 |                       0 |
| SLR Crossings             |                    0 |                                                                                                                                           0 |                       0 |
| PBlocks                   |                    0 |                                                                                                                                           0 |                       0 |
| High Fanout               |                    1 |                                                                                                                                          35 |                       1 |
| Dont Touch                |                    0 |                                                                                                                                           0 |                       0 |
| Mark Debug                |                    0 |                                                                                                                                           0 |                       0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                      | FDRE/C                  |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                      | FDRE/D                  |
| Start Point Pin           | sr_p.sr_3[165]/C     | muon_cand_10.pt[1]/C                                                                                                                        | sr_p.sr_1_7.sector[0]/C |
| End Point Pin             | muon_cand_10.pt[1]/D | sr_p.sr_1_7.sector[0]/D                                                                                                                     | sr_p.sr_1[112]/D        |
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #4
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
|      Characteristics      |   WorstPath to Src   |                                                                   Path #4                                                                   |  WorstPath from Dst  |
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
| Requirement               |               12.500 |                                                                                                                                      12.500 |               12.500 |
| Path Delay                |                0.787 |                                                                                                                                      11.872 |                0.683 |
| Logic Delay               | 0.096(13%)           | 2.848(24%)                                                                                                                                  | 0.096(15%)           |
| Net Delay                 | 0.691(87%)           | 9.024(76%)                                                                                                                                  | 0.587(85%)           |
| Clock Skew                |               -0.109 |                                                                                                                                      -0.191 |               -0.027 |
| Slack                     |               11.595 |                                                                                                                                       0.429 |               11.782 |
| Timing Exception          |                      |                                                                                                                                             |                      |
| Bounding Box Size         | 2% x 1%              | 12% x 1%                                                                                                                                    | 0% x 0%              |
| Clock Region Distance     | (0, 0)               | (1, 0)                                                                                                                                      | (0, 0)               |
| Cumulative Fanout         |                    1 |                                                                                                                                         281 |                    1 |
| Fixed Loc                 |                    0 |                                                                                                                                           0 |                    0 |
| Fixed Route               |                    0 |                                                                                                                                           0 |                    0 |
| Hold Fix Detour           |                    0 |                                                                                                                                           0 |                    0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                           0 |                    0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                | Safely Timed         |
| Logic Levels              |                    0 |                                                                                                                                          26 |                    0 |
| Routes                    |                    1 |                                                                                                                                          26 |                    1 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT2 LUT6 LUT6 LUT6 LUT5 LUT6 LUT2 LUT6 LUT2 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE FDRE            |
| Start Point Clock         | clk                  | clk                                                                                                                                         | clk                  |
| End Point Clock           | clk                  | clk                                                                                                                                         | clk                  |
| DSP Block                 | None                 | None                                                                                                                                        | None                 |
| BRAM                      | None                 | None                                                                                                                                        | None                 |
| IO Crossings              |                    0 |                                                                                                                                           0 |                    0 |
| SLR Crossings             |                    0 |                                                                                                                                           0 |                    0 |
| PBlocks                   |                    0 |                                                                                                                                           0 |                    0 |
| High Fanout               |                    1 |                                                                                                                                          35 |                    1 |
| Dont Touch                |                    0 |                                                                                                                                           0 |                    0 |
| Mark Debug                |                    0 |                                                                                                                                           0 |                    0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                      | FDRE/C               |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                      | FDRE/D               |
| Start Point Pin           | sr_p.sr_3[165]/C     | muon_cand_10.pt[1]/C                                                                                                                        | sr_p.sr_1_7.roi[0]/C |
| End Point Pin             | muon_cand_10.pt[1]/D | sr_p.sr_1_7.roi[0]/D                                                                                                                        | sr_p.sr_1[120]/D     |
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #5
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------+
|      Characteristics      |   WorstPath to Src   |                                                                   Path #5                                                                   |  WorstPath from Dst |
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------+
| Requirement               |               12.500 |                                                                                                                                      12.500 |              12.500 |
| Path Delay                |                0.787 |                                                                                                                                      11.922 |               0.960 |
| Logic Delay               | 0.096(13%)           | 2.997(26%)                                                                                                                                  | 0.095(10%)          |
| Net Delay                 | 0.691(87%)           | 8.925(74%)                                                                                                                                  | 0.865(90%)          |
| Clock Skew                |               -0.109 |                                                                                                                                      -0.114 |              -0.035 |
| Slack                     |               11.595 |                                                                                                                                       0.456 |              11.497 |
| Timing Exception          |                      |                                                                                                                                             |                     |
| Bounding Box Size         | 2% x 1%              | 12% x 1%                                                                                                                                    | 0% x 0%             |
| Clock Region Distance     | (0, 0)               | (0, 0)                                                                                                                                      | (0, 0)              |
| Cumulative Fanout         |                    1 |                                                                                                                                         281 |                   1 |
| Fixed Loc                 |                    0 |                                                                                                                                           0 |                   0 |
| Fixed Route               |                    0 |                                                                                                                                           0 |                   0 |
| Hold Fix Detour           |                    0 |                                                                                                                                           0 |                   0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                           0 |                   0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                | Safely Timed        |
| Logic Levels              |                    0 |                                                                                                                                          26 |                   0 |
| Routes                    |                    1 |                                                                                                                                          26 |                   1 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT2 LUT6 LUT6 LUT6 LUT5 LUT6 LUT2 LUT6 LUT2 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE FDRE           |
| Start Point Clock         | clk                  | clk                                                                                                                                         | clk                 |
| End Point Clock           | clk                  | clk                                                                                                                                         | clk                 |
| DSP Block                 | None                 | None                                                                                                                                        | None                |
| BRAM                      | None                 | None                                                                                                                                        | None                |
| IO Crossings              |                    0 |                                                                                                                                           0 |                   0 |
| SLR Crossings             |                    0 |                                                                                                                                           0 |                   0 |
| PBlocks                   |                    0 |                                                                                                                                           0 |                   0 |
| High Fanout               |                    1 |                                                                                                                                          35 |                   1 |
| Dont Touch                |                    0 |                                                                                                                                           0 |                   0 |
| Mark Debug                |                    0 |                                                                                                                                           0 |                   0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                      | FDRE/C              |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                      | FDRE/D              |
| Start Point Pin           | sr_p.sr_3[165]/C     | muon_cand_10.pt[1]/C                                                                                                                        | sr_p.sr_1_7.pt[1]/C |
| End Point Pin             | muon_cand_10.pt[1]/D | sr_p.sr_1_7.pt[1]/D                                                                                                                         | sr_p.sr_1[117]/D    |
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #6
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                   Path #6                                                                   |                                                 WorstPath from Dst                                                 |
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Requirement               |               12.500 |                                                                                                                                      12.500 |                                                                                                             12.500 |
| Path Delay                |                0.787 |                                                                                                                                      11.800 |                                                                                                              9.464 |
| Logic Delay               | 0.096(13%)           | 2.978(26%)                                                                                                                                  | 1.980(21%)                                                                                                         |
| Net Delay                 | 0.691(87%)           | 8.822(74%)                                                                                                                                  | 7.484(79%)                                                                                                         |
| Clock Skew                |               -0.109 |                                                                                                                                      -0.173 |                                                                                                             -0.135 |
| Slack                     |               11.595 |                                                                                                                                       0.519 |                                                                                                              2.893 |
| Timing Exception          |                      |                                                                                                                                             |                                                                                                                    |
| Bounding Box Size         | 2% x 1%              | 12% x 1%                                                                                                                                    | 12% x 1%                                                                                                           |
| Clock Region Distance     | (0, 0)               | (1, 0)                                                                                                                                      | (1, 1)                                                                                                             |
| Cumulative Fanout         |                    1 |                                                                                                                                         318 |                                                                                                                230 |
| Fixed Loc                 |                    0 |                                                                                                                                           0 |                                                                                                                  0 |
| Fixed Route               |                    0 |                                                                                                                                           0 |                                                                                                                  0 |
| Hold Fix Detour           |                    0 |                                                                                                                                           0 |                                                                                                                  0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                           0 |                                                                                                                  0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                | Safely Timed                                                                                                       |
| Logic Levels              |                    0 |                                                                                                                                          26 |                                                                                                                 21 |
| Routes                    |                    1 |                                                                                                                                          26 |                                                                                                                 21 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT2 LUT6 LUT6 LUT6 LUT5 LUT6 LUT2 LUT6 LUT4 LUT4 LUT5 LUT5 LUT6 FDRE | FDRE LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT3 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                  | clk                                                                                                                                         | clk                                                                                                                |
| End Point Clock           | clk                  | clk                                                                                                                                         | clk                                                                                                                |
| DSP Block                 | None                 | None                                                                                                                                        | None                                                                                                               |
| BRAM                      | None                 | None                                                                                                                                        | None                                                                                                               |
| IO Crossings              |                    0 |                                                                                                                                           0 |                                                                                                                  0 |
| SLR Crossings             |                    0 |                                                                                                                                           0 |                                                                                                                  0 |
| PBlocks                   |                    0 |                                                                                                                                           0 |                                                                                                                  0 |
| High Fanout               |                    1 |                                                                                                                                          40 |                                                                                                                 35 |
| Dont Touch                |                    0 |                                                                                                                                           0 |                                                                                                                  0 |
| Mark Debug                |                    0 |                                                                                                                                           0 |                                                                                                                  0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                      | FDRE/C                                                                                                             |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                      | FDRE/D                                                                                                             |
| Start Point Pin           | sr_p.sr_3[165]/C     | muon_cand_10.pt[1]/C                                                                                                                        | sr_p.sr_1_12.sector_ret_772/C                                                                                      |
| End Point Pin             | muon_cand_10.pt[1]/D | sr_p.sr_1_12.sector_ret_772/D                                                                                                               | sr_p.sr_1[255]/D                                                                                                   |
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #7
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
|      Characteristics      |   WorstPath to Src   |                                                                   Path #7                                                                   |  WorstPath from Dst  |
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
| Requirement               |               12.500 |                                                                                                                                      12.500 |               12.500 |
| Path Delay                |                0.787 |                                                                                                                                      11.780 |                0.759 |
| Logic Delay               | 0.096(13%)           | 2.890(25%)                                                                                                                                  | 0.096(13%)           |
| Net Delay                 | 0.691(87%)           | 8.890(75%)                                                                                                                                  | 0.663(87%)           |
| Clock Skew                |               -0.109 |                                                                                                                                      -0.191 |               -0.040 |
| Slack                     |               11.595 |                                                                                                                                       0.521 |               11.693 |
| Timing Exception          |                      |                                                                                                                                             |                      |
| Bounding Box Size         | 2% x 1%              | 12% x 1%                                                                                                                                    | 0% x 0%              |
| Clock Region Distance     | (0, 0)               | (1, 0)                                                                                                                                      | (0, 0)               |
| Cumulative Fanout         |                    1 |                                                                                                                                         281 |                    1 |
| Fixed Loc                 |                    0 |                                                                                                                                           0 |                    0 |
| Fixed Route               |                    0 |                                                                                                                                           0 |                    0 |
| Hold Fix Detour           |                    0 |                                                                                                                                           0 |                    0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                           0 |                    0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                | Safely Timed         |
| Logic Levels              |                    0 |                                                                                                                                          26 |                    0 |
| Routes                    |                    1 |                                                                                                                                          26 |                    1 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT2 LUT6 LUT6 LUT6 LUT5 LUT6 LUT2 LUT6 LUT2 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE FDRE            |
| Start Point Clock         | clk                  | clk                                                                                                                                         | clk                  |
| End Point Clock           | clk                  | clk                                                                                                                                         | clk                  |
| DSP Block                 | None                 | None                                                                                                                                        | None                 |
| BRAM                      | None                 | None                                                                                                                                        | None                 |
| IO Crossings              |                    0 |                                                                                                                                           0 |                    0 |
| SLR Crossings             |                    0 |                                                                                                                                           0 |                    0 |
| PBlocks                   |                    0 |                                                                                                                                           0 |                    0 |
| High Fanout               |                    1 |                                                                                                                                          35 |                    1 |
| Dont Touch                |                    0 |                                                                                                                                           0 |                    0 |
| Mark Debug                |                    0 |                                                                                                                                           0 |                    0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                      | FDRE/C               |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                      | FDRE/D               |
| Start Point Pin           | sr_p.sr_3[165]/C     | muon_cand_10.pt[1]/C                                                                                                                        | sr_p.sr_1_7.roi[1]/C |
| End Point Pin             | muon_cand_10.pt[1]/D | sr_p.sr_1_7.roi[1]/D                                                                                                                        | sr_p.sr_1[121]/D     |
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #8
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                   Path #8                                                                   |                                                         WorstPath from Dst                                                        |
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |               12.500 |                                                                                                                                      12.500 |                                                                                                                            12.500 |
| Path Delay                |                0.787 |                                                                                                                                      11.796 |                                                                                                                            10.123 |
| Logic Delay               | 0.096(13%)           | 2.978(26%)                                                                                                                                  | 2.671(27%)                                                                                                                        |
| Net Delay                 | 0.691(87%)           | 8.818(74%)                                                                                                                                  | 7.452(73%)                                                                                                                        |
| Clock Skew                |               -0.109 |                                                                                                                                      -0.173 |                                                                                                                            -0.150 |
| Slack                     |               11.595 |                                                                                                                                       0.523 |                                                                                                                             2.219 |
| Timing Exception          |                      |                                                                                                                                             |                                                                                                                                   |
| Bounding Box Size         | 2% x 1%              | 12% x 1%                                                                                                                                    | 11% x 2%                                                                                                                          |
| Clock Region Distance     | (0, 0)               | (1, 0)                                                                                                                                      | (1, 1)                                                                                                                            |
| Cumulative Fanout         |                    1 |                                                                                                                                         318 |                                                                                                                               202 |
| Fixed Loc                 |                    0 |                                                                                                                                           0 |                                                                                                                                 0 |
| Fixed Route               |                    0 |                                                                                                                                           0 |                                                                                                                                 0 |
| Hold Fix Detour           |                    0 |                                                                                                                                           0 |                                                                                                                                 0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                           0 |                                                                                                                                 0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                | Safely Timed                                                                                                                      |
| Logic Levels              |                    0 |                                                                                                                                          26 |                                                                                                                                24 |
| Routes                    |                    1 |                                                                                                                                          26 |                                                                                                                                24 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT2 LUT6 LUT6 LUT6 LUT5 LUT6 LUT2 LUT6 LUT4 LUT4 LUT5 LUT5 LUT6 FDRE | FDRE LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT2 LUT6 LUT5 LUT4 LUT6 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT2 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                  | clk                                                                                                                                         | clk                                                                                                                               |
| End Point Clock           | clk                  | clk                                                                                                                                         | clk                                                                                                                               |
| DSP Block                 | None                 | None                                                                                                                                        | None                                                                                                                              |
| BRAM                      | None                 | None                                                                                                                                        | None                                                                                                                              |
| IO Crossings              |                    0 |                                                                                                                                           0 |                                                                                                                                 0 |
| SLR Crossings             |                    0 |                                                                                                                                           0 |                                                                                                                                 0 |
| PBlocks                   |                    0 |                                                                                                                                           0 |                                                                                                                                 0 |
| High Fanout               |                    1 |                                                                                                                                          40 |                                                                                                                                45 |
| Dont Touch                |                    0 |                                                                                                                                           0 |                                                                                                                                 0 |
| Mark Debug                |                    0 |                                                                                                                                           0 |                                                                                                                                 0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                      | FDRE/C                                                                                                                            |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                      | FDRE/D                                                                                                                            |
| Start Point Pin           | sr_p.sr_3[165]/C     | muon_cand_10.pt[1]/C                                                                                                                        | sr_p.sr_1_15.sector_ret_2745/C                                                                                                    |
| End Point Pin             | muon_cand_10.pt[1]/D | sr_p.sr_1_15.sector_ret_2745/D                                                                                                              | sr_p.sr_1[253]/D                                                                                                                  |
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #9
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
|      Characteristics      |   WorstPath to Src   |                                                                   Path #9                                                                   |  WorstPath from Dst  |
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
| Requirement               |               12.500 |                                                                                                                                      12.500 |               12.500 |
| Path Delay                |                0.787 |                                                                                                                                      11.753 |                0.290 |
| Logic Delay               | 0.096(13%)           | 2.815(24%)                                                                                                                                  | 0.096(34%)           |
| Net Delay                 | 0.691(87%)           | 8.938(76%)                                                                                                                                  | 0.194(66%)           |
| Clock Skew                |               -0.109 |                                                                                                                                      -0.186 |               -0.044 |
| Slack                     |               11.595 |                                                                                                                                       0.553 |               12.158 |
| Timing Exception          |                      |                                                                                                                                             |                      |
| Bounding Box Size         | 2% x 1%              | 12% x 1%                                                                                                                                    | 0% x 0%              |
| Clock Region Distance     | (0, 0)               | (1, 0)                                                                                                                                      | (0, 0)               |
| Cumulative Fanout         |                    1 |                                                                                                                                         281 |                    1 |
| Fixed Loc                 |                    0 |                                                                                                                                           0 |                    0 |
| Fixed Route               |                    0 |                                                                                                                                           0 |                    0 |
| Hold Fix Detour           |                    0 |                                                                                                                                           0 |                    0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                           0 |                    0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                | Safely Timed         |
| Logic Levels              |                    0 |                                                                                                                                          26 |                    0 |
| Routes                    |                    1 |                                                                                                                                          26 |                    1 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT2 LUT6 LUT6 LUT6 LUT5 LUT6 LUT2 LUT6 LUT2 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE FDRE            |
| Start Point Clock         | clk                  | clk                                                                                                                                         | clk                  |
| End Point Clock           | clk                  | clk                                                                                                                                         | clk                  |
| DSP Block                 | None                 | None                                                                                                                                        | None                 |
| BRAM                      | None                 | None                                                                                                                                        | None                 |
| IO Crossings              |                    0 |                                                                                                                                           0 |                    0 |
| SLR Crossings             |                    0 |                                                                                                                                           0 |                    0 |
| PBlocks                   |                    0 |                                                                                                                                           0 |                    0 |
| High Fanout               |                    1 |                                                                                                                                          35 |                    1 |
| Dont Touch                |                    0 |                                                                                                                                           0 |                    0 |
| Mark Debug                |                    0 |                                                                                                                                           0 |                    0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                      | FDRE/C               |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                      | FDRE/D               |
| Start Point Pin           | sr_p.sr_3[165]/C     | muon_cand_10.pt[1]/C                                                                                                                        | sr_p.sr_1_7.roi[7]/C |
| End Point Pin             | muon_cand_10.pt[1]/D | sr_p.sr_1_7.roi[7]/D                                                                                                                        | sr_p.sr_1[127]/D     |
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #10
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
|      Characteristics      |   WorstPath to Src   |                                                                   Path #10                                                                  |  WorstPath from Dst  |
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
| Requirement               |               12.500 |                                                                                                                                      12.500 |               12.500 |
| Path Delay                |                0.787 |                                                                                                                                      11.735 |                0.592 |
| Logic Delay               | 0.096(13%)           | 2.873(25%)                                                                                                                                  | 0.096(17%)           |
| Net Delay                 | 0.691(87%)           | 8.862(75%)                                                                                                                                  | 0.496(83%)           |
| Clock Skew                |               -0.109 |                                                                                                                                      -0.197 |               -0.022 |
| Slack                     |               11.595 |                                                                                                                                       0.560 |               11.877 |
| Timing Exception          |                      |                                                                                                                                             |                      |
| Bounding Box Size         | 2% x 1%              | 12% x 1%                                                                                                                                    | 0% x 0%              |
| Clock Region Distance     | (0, 0)               | (1, 0)                                                                                                                                      | (0, 0)               |
| Cumulative Fanout         |                    1 |                                                                                                                                         281 |                    1 |
| Fixed Loc                 |                    0 |                                                                                                                                           0 |                    0 |
| Fixed Route               |                    0 |                                                                                                                                           0 |                    0 |
| Hold Fix Detour           |                    0 |                                                                                                                                           0 |                    0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                           0 |                    0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                | Safely Timed         |
| Logic Levels              |                    0 |                                                                                                                                          26 |                    0 |
| Routes                    |                    1 |                                                                                                                                          26 |                    1 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT2 LUT6 LUT6 LUT6 LUT5 LUT6 LUT2 LUT6 LUT2 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE FDRE            |
| Start Point Clock         | clk                  | clk                                                                                                                                         | clk                  |
| End Point Clock           | clk                  | clk                                                                                                                                         | clk                  |
| DSP Block                 | None                 | None                                                                                                                                        | None                 |
| BRAM                      | None                 | None                                                                                                                                        | None                 |
| IO Crossings              |                    0 |                                                                                                                                           0 |                    0 |
| SLR Crossings             |                    0 |                                                                                                                                           0 |                    0 |
| PBlocks                   |                    0 |                                                                                                                                           0 |                    0 |
| High Fanout               |                    1 |                                                                                                                                          35 |                    1 |
| Dont Touch                |                    0 |                                                                                                                                           0 |                    0 |
| Mark Debug                |                    0 |                                                                                                                                           0 |                    0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                      | FDRE/C               |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                      | FDRE/D               |
| Start Point Pin           | sr_p.sr_3[165]/C     | muon_cand_10.pt[1]/C                                                                                                                        | sr_p.sr_1_7.roi[5]/C |
| End Point Pin             | muon_cand_10.pt[1]/D | sr_p.sr_1_7.roi[5]/D                                                                                                                        | sr_p.sr_1[125]/D     |
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+---+---+----+---+----+----+---+---+----+----+----+----+----+----+----+----+----+----+----+----+----+-----+----+----+----+
| End Point Clock | Requirement |  0  | 2 | 3 |  4 | 5 |  6 |  7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 | 21 | 22 |  23 | 24 | 25 | 26 |
+-----------------+-------------+-----+---+---+----+---+----+----+---+---+----+----+----+----+----+----+----+----+----+----+----+----+----+-----+----+----+----+
| clk             | 12.500ns    | 511 | 1 | 1 | 14 | 2 | 18 | 12 | 9 | 8 | 17 | 14 | 12 | 11 | 13 |  3 | 12 | 15 | 14 | 17 | 16 | 11 | 40 | 107 | 51 | 45 | 26 |
+-----------------+-------------+-----+---+---+----+---+----+----+---+---+----+----+----+----+----+----+----+----+----+----+----+----+----+-----+----+----+----+
* Columns represents the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Complexity Characteristics (Cells)
-------------------------------------

+----------------+------------------------------------------------------------+------+----------------+-----------------+---------+-----------+-----------+------------+-------------+-------------+------------+-----+------+------+------+
|    Instance    |                           Module                           | Rent | Average Fanout | Total Instances |   LUT1  |    LUT2   |    LUT3   |    LUT4    |     LUT5    |     LUT6    | Memory LUT | DSP | RAMB | MUXF | URAM |
+----------------+------------------------------------------------------------+------+----------------+-----------------+---------+-----------+-----------+------------+-------------+-------------+------------+-----+------+------+------+
| (top)          |                                                    wrapper | 0.78 |           3.82 |            8403 | 0(0.0%) | 100(1.8%) | 167(3.1%) | 556(10.3%) | 1366(25.2%) | 3233(59.6%) |          0 |   0 |    0 |    0 |    0 |
|  muon_sorter_1 | muon_sorter_I016_O016_D001_SHORTSR-freq80retfan10000_rev_1 | 0.64 |           4.42 |            5924 | 0(0.0%) |  99(1.9%) | 167(3.1%) |  471(8.8%) | 1366(25.6%) | 3233(60.6%) |          0 |   0 |    0 |    0 |    0 |
+----------------+------------------------------------------------------------+------+----------------+-----------------+---------+-----------+-----------+------------+-------------+-------------+------------+-----+------+------+------+
* Complexity Ranges 
** 0.0 - 0.3 -> Very Low, 0.3 - 0.5 -> low, 0.5 - 0.65 -> normal,  0.65 - 0.85 -> high, 0.85 - 1.0 -> very high
*** -* -> Not computable as cell size is very small


4. Placed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |       Congestion Window       |   Cell Names  | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     |                1 |       107% | (CLEM_X58Y480,CLEL_R_X58Y481) | wrapper(100%) |            0% |         5.125 | 87%          | 0%         |  26% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      |                1 |       105% | (CLEM_X57Y478,CLEL_R_X57Y479) | wrapper(100%) |            0% |             5 | 90%          | 0%         |   6% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                0 |       101% | (CLEM_X61Y479,CLEM_X61Y479)   | wrapper(100%) |            0% |         6.625 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      |                0 |       111% | (CLEM_X64Y490,CLEM_X64Y490)   | wrapper(100%) |            0% |             6 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
+-----------+------------------+------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


5. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+--------+------------------+------------------+-----------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction |  Type  | Congestion Level | Percentage Tiles |      Congestion Window      |   Cell Names  | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+--------+------------------+------------------+-----------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     | Global |                1 |           0.010% | (CLEM_X65Y496,CLEM_X66Y498) | wrapper(100%) |            0% |       5.40278 | 98%          | 0%         |   1% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     | Global |                1 |           0.004% | (CLEM_X57Y478,CLEM_X57Y480) | wrapper(100%) |            0% |          5.25 | 95%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      | Global |                1 |           0.015% | (CLEM_X58Y474,CLEM_X58Y477) | wrapper(100%) |            0% |        4.8125 | 81%          | 0%         |  39% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      | Global |                3 |           0.037% | (CLEM_X56Y488,CLEM_X67Y493) | wrapper(100%) |            0% |        5.3044 | 94%          | 0%         |   2% |   0% | NA   | NA   | 0%  |    0% |  0% |
| North     | Short  |                3 |           0.105% | (CLEM_X64Y490,CLEM_X67Y501) | wrapper(100%) |            0% |       5.27431 | 97%          | 0%         |   1% |   0% | NA   | NA   | 0%  |    0% |  0% |
| South     | Short  |                2 |           0.034% | (CLEM_X57Y487,CLEM_X58Y493) | wrapper(100%) |            0% |       5.34524 | 95%          | 0%         |   5% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      | Short  |                4 |           0.133% | (CLEM_X56Y473,CLEM_X63Y488) | wrapper(100%) |            0% |       5.05043 | 87%          | 0%         |  20% |   0% | NA   | 0%   | 0%  |    0% |  0% |
| West      | Short  |                4 |           0.113% | (CLEM_X52Y484,CLEM_X67Y499) | wrapper(100%) |            0% |       4.71322 | 83%          | 0%         |  10% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
+-----------+--------+------------------+------------------+-----------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


6. Routed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+-------------------+------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion | Congestion Window | Cell Names | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+-------------------+------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
* No router congested regions found.


7. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+-------------+-------------+-------------+
| Cell Names | Number of Nets crossing SLR | 0 - 1 Cuts  | 0 - 2 Cuts  | 1 - 2 Cuts  |
+------------+-----------------------------+-------------+-------------+-------------+
* Information not available. There are no nets crossing SLRs.


8. Placed Tile Based Congestion Metric (Vertical)
-------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |   Cell Names  | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+
| CLEM_X59Y481   | 359             | 433          | 43%                  | wrapper(100%) | Y                   |
| CLEM_X59Y480   | 359             | 434          | 42%                  | wrapper(100%) | Y                   |
| CLEM_X59Y479   | 359             | 436          | 42%                  | wrapper(100%) | Y                   |
| CLEL_R_X58Y478 | 356             | 437          | 41%                  | wrapper(100%) | Y                   |
| CLEL_R_X58Y481 | 356             | 433          | 41%                  | wrapper(100%) | Y                   |
| CLEL_R_X58Y480 | 356             | 434          | 41%                  | wrapper(100%) | Y                   |
| CLEL_R_X58Y479 | 356             | 436          | 41%                  | wrapper(100%) | Y                   |
| CLEM_X60Y480   | 363             | 434          | 40%                  | wrapper(100%) | Y                   |
| CLEM_X59Y476   | 359             | 439          | 40%                  | wrapper(100%) | Y                   |
| CLEM_X59Y478   | 359             | 437          | 39%                  | wrapper(100%) | Y                   |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+


9. Placed Tile Based Congestion Metric (Horizontal)
---------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |   Cell Names  | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+
| CLEM_X57Y490   | 350             | 424          | 36%                  | wrapper(100%) | Y                   |
| CLEL_R_X57Y490 | 352             | 424          | 35%                  | wrapper(100%) | Y                   |
| CLEM_X57Y491   | 350             | 423          | 35%                  | wrapper(100%) | Y                   |
| CLEL_R_X57Y489 | 352             | 425          | 34%                  | wrapper(100%) | Y                   |
| CLEM_X57Y492   | 350             | 422          | 34%                  | wrapper(100%) | N                   |
| CLEM_X56Y490   | 346             | 424          | 33%                  | wrapper(100%) | Y                   |
| CLEM_X58Y490   | 354             | 424          | 33%                  | wrapper(100%) | Y                   |
| CLEM_X57Y489   | 350             | 425          | 33%                  | wrapper(100%) | Y                   |
| CLEL_R_X57Y491 | 352             | 423          | 33%                  | wrapper(100%) | Y                   |
| CLEM_X56Y491   | 346             | 423          | 33%                  | wrapper(100%) | Y                   |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+


