{
  "module_name": "r8192E_hw.h",
  "hash_id": "0050f3fa0d823493c3a7b629eef6e3263f37076459fbfacf40e055d2687d1eb9",
  "original_prompt": "Ingested from linux-6.6.14/drivers/staging/rtl8192e/rtl8192e/r8192E_hw.h",
  "human_readable_source": " \n \n#ifndef R8180_HW\n#define R8180_HW\n\nenum baseband_config {\n\tBB_CONFIG_PHY_REG = 0,\n\tBB_CONFIG_AGC_TAB = 1,\n};\n\n#define RTL8190_EEPROM_ID\t0x8129\n#define EEPROM_VID\t\t0x02\n#define EEPROM_DID\t\t0x04\n#define EEPROM_NODE_ADDRESS_BYTE_0\t0x0C\n\n#define EEPROM_Default_ThermalMeter\t\t0x77\n#define EEPROM_Default_AntTxPowerDiff\t\t0x0\n#define EEPROM_Default_TxPwDiff_CrystalCap\t0x5\n#define EEPROM_Default_TxPower\t\t\t0x1010\n#define EEPROM_ICVersion_ChannelPlan\t0x7C\n#define EEPROM_Customer_ID\t\t\t0x7B\n#define EEPROM_RFInd_PowerDiff\t\t\t0x28\n\n#define EEPROM_ThermalMeter\t\t\t0x29\n#define EEPROM_TxPwDiff_CrystalCap\t\t0x2A\n#define EEPROM_TxPwIndex_CCK\t\t\t0x2C\n#define EEPROM_TxPwIndex_OFDM_24G\t0x3A\n\n#define EEPROM_CID_TOSHIBA\t\t\t\t0x4\n#define EEPROM_CID_NetCore\t\t\t\t0x5\nenum _RTL8192PCI_HW {\n\tMAC0\t\t\t= 0x000,\n\tMAC4\t\t\t= 0x004,\n\tPCIF\t\t\t= 0x009,\n#define MXDMA2_NO_LIMIT\t\t0x7\n\n#define\tMXDMA2_RX_SHIFT\t\t4\n#define\tMXDMA2_TX_SHIFT\t\t0\n\tPMR\t\t\t= 0x00c,\n\tEPROM_CMD\t\t= 0x00e,\n\n#define EPROM_CMD_9356SEL\tBIT4\n#define EPROM_CMD_OPERATING_MODE_SHIFT 6\n#define EPROM_CMD_NORMAL 0\n#define EPROM_CMD_PROGRAM 2\n#define EPROM_CS_BIT 3\n#define EPROM_CK_BIT 2\n#define EPROM_W_BIT 1\n#define EPROM_R_BIT 0\n\n\tANAPAR\t\t\t= 0x17,\n#define\tBB_GLOBAL_RESET_BIT\t0x1\n\tBB_GLOBAL_RESET\t\t= 0x020,\n\tBSSIDR\t\t\t= 0x02E,\n\tCMDR\t\t\t= 0x037,\n#define\t\tCR_RE\t\t\t\t\t0x08\n#define\t\tCR_TE\t\t\t\t\t0x04\n\tSIFS\t\t= 0x03E,\n\tRCR\t\t\t= 0x044,\n#define RCR_ONLYERLPKT\t\tBIT31\n#define RCR_CBSSID\t\tBIT23\n#define\tRCR_ADD3\t\tBIT21\n#define RCR_AMF\t\t\tBIT20\n#define RCR_ADF\t\t\tBIT18\n#define RCR_AICV\t\tBIT12\n#define\tRCR_AB\t\t\tBIT3\n#define\tRCR_AM\t\t\tBIT2\n#define\tRCR_APM\t\t\tBIT1\n#define\tRCR_AAP\t\t\tBIT0\n#define RCR_MXDMA_OFFSET\t8\n#define RCR_FIFO_OFFSET\t\t13\n\tSLOT_TIME\t\t= 0x049,\n\tACK_TIMEOUT\t\t= 0x04c,\n\tEDCAPARA_BE\t\t= 0x050,\n\tEDCAPARA_BK\t\t= 0x054,\n\tEDCAPARA_VO\t\t= 0x058,\n\tEDCAPARA_VI\t\t= 0x05C,\n#define\tAC_PARAM_TXOP_LIMIT_OFFSET\t\t16\n#define\tAC_PARAM_ECW_MAX_OFFSET\t\t12\n#define\tAC_PARAM_ECW_MIN_OFFSET\t\t\t8\n#define\tAC_PARAM_AIFS_OFFSET\t\t\t\t0\n\tBCN_TCFG\t\t= 0x062,\n#define BCN_TCFG_CW_SHIFT\t\t8\n#define BCN_TCFG_IFS\t\t\t0\n\tBCN_INTERVAL\t\t= 0x070,\n\tATIMWND\t\t\t= 0x072,\n\tBCN_DRV_EARLY_INT\t= 0x074,\n\tBCN_DMATIME\t\t= 0x076,\n\tBCN_ERR_THRESH\t\t= 0x078,\n\tRWCAM\t\t\t= 0x0A0,\n#define   TOTAL_CAM_ENTRY\t\t\t\t32\n\tWCAMI\t\t\t= 0x0A4,\n\tSECR\t\t\t= 0x0B0,\n#define\tSCR_TxUseDK\t\t\tBIT0\n#define   SCR_RxUseDK\t\t\tBIT1\n#define   SCR_TxEncEnable\t\tBIT2\n#define   SCR_RxDecEnable\t\tBIT3\n#define   SCR_NoSKMC\t\t\t\tBIT5\n\tSWREGULATOR\t= 0x0BD,\n\tINTA_MASK\t\t= 0x0f4,\n#define IMR_TBDOK\t\t\tBIT27\n#define IMR_TBDER\t\t\tBIT26\n#define IMR_TXFOVW\t\t\tBIT15\n#define IMR_TIMEOUT0\t\t\tBIT14\n#define IMR_BcnInt\t\t\tBIT13\n#define\tIMR_RXFOVW\t\t\tBIT12\n#define IMR_RDU\t\t\t\tBIT11\n#define IMR_RXCMDOK\t\t\tBIT10\n#define IMR_BDOK\t\t\tBIT9\n#define IMR_HIGHDOK\t\t\tBIT8\n#define\tIMR_COMDOK\t\t\tBIT7\n#define IMR_MGNTDOK\t\t\tBIT6\n#define IMR_HCCADOK\t\t\tBIT5\n#define\tIMR_BKDOK\t\t\tBIT4\n#define\tIMR_BEDOK\t\t\tBIT3\n#define\tIMR_VIDOK\t\t\tBIT2\n#define\tIMR_VODOK\t\t\tBIT1\n#define\tIMR_ROK\t\t\t\tBIT0\n\tISR\t\t\t= 0x0f8,\n\tTP_POLL\t\t\t= 0x0fd,\n#define TP_POLL_CQ\t\tBIT5\n\tPSR\t\t\t= 0x0ff,\n\tCPU_GEN\t\t\t= 0x100,\n#define\tCPU_CCK_LOOPBACK\t0x00030000\n#define\tCPU_GEN_SYSTEM_RESET\t0x00000001\n#define\tCPU_GEN_FIRMWARE_RESET\t0x00000008\n#define\tCPU_GEN_BOOT_RDY\t0x00000010\n#define\tCPU_GEN_FIRM_RDY\t0x00000020\n#define\tCPU_GEN_PUT_CODE_OK\t0x00000080\n#define\tCPU_GEN_BB_RST\t\t0x00000100\n#define\tCPU_GEN_PWR_STB_CPU\t0x00000004\n#define CPU_GEN_NO_LOOPBACK_MSK\t0xFFF8FFFF\n#define CPU_GEN_NO_LOOPBACK_SET\t0x00080000\n\tACM_HW_CTRL\t\t= 0x171,\n#define\tACM_HW_BEQ_EN\t\tBIT1\n#define\tACM_HW_VIQ_EN\t\tBIT2\n#define\tACM_HW_VOQ_EN\t\tBIT3\n\tRQPN1\t\t\t= 0x180,\n\tRQPN2\t\t\t= 0x184,\n\tRQPN3\t\t\t= 0x188,\n\tQPNR\t\t\t= 0x1F0,\n\tBQDA\t\t\t= 0x200,\n\tHQDA\t\t\t= 0x204,\n\tCQDA\t\t\t= 0x208,\n\tMQDA\t\t\t= 0x20C,\n\tHCCAQDA\t\t\t= 0x210,\n\tVOQDA\t\t\t= 0x214,\n\tVIQDA\t\t\t= 0x218,\n\tBEQDA\t\t\t= 0x21C,\n\tBKQDA\t\t\t= 0x220,\n\tRDQDA\t\t\t= 0x228,\n\n\tWFCRC0\t\t  = 0x2f0,\n\tWFCRC1\t\t  = 0x2f4,\n\tWFCRC2\t\t  = 0x2f8,\n\n\tBW_OPMODE\t\t= 0x300,\n#define\tBW_OPMODE_20MHZ\t\t\tBIT2\n\tIC_VERRSION\t\t= 0x301,\n\tMSR\t\t\t= 0x303,\n#define MSR_LINK_MASK\t\t(BIT(1) | BIT(0))\n#define MSR_LINK_MANAGED   2\n#define MSR_LINK_ADHOC     1\n#define MSR_LINK_MASTER    3\n\n#define\tMSR_NOLINK\t\t\t\t\t0x00\n#define\tMSR_ADHOC\t\t\t\t\t0x01\n#define\tMSR_INFRA\t\t\t\t\t0x02\n#define\tMSR_AP\t\t\t\t\t\t0x03\n\n\tRETRY_LIMIT\t\t= 0x304,\n#define RETRY_LIMIT_SHORT_SHIFT 8\n#define RETRY_LIMIT_LONG_SHIFT 0\n\tTSFR\t\t\t= 0x308,\n\tRRSR\t\t\t= 0x310,\n#define RRSR_SHORT_OFFSET\t\t\t23\n#define RRSR_1M\t\t\t\t\tBIT0\n#define RRSR_2M\t\t\t\t\tBIT1\n#define RRSR_5_5M\t\t\t\tBIT2\n#define RRSR_11M\t\t\t\tBIT3\n#define RRSR_6M\t\t\t\t\tBIT4\n#define RRSR_9M\t\t\t\t\tBIT5\n#define RRSR_12M\t\t\t\tBIT6\n#define RRSR_18M\t\t\t\tBIT7\n#define RRSR_24M\t\t\t\tBIT8\n#define RRSR_36M\t\t\t\tBIT9\n#define RRSR_48M\t\t\t\tBIT10\n#define RRSR_54M\t\t\t\tBIT11\n#define BRSR_AckShortPmb\t\t\tBIT23\n\tUFWP\t\t\t= 0x318,\n\tRATR0\t\t\t= 0x320,\n#define\tRATR_1M\t\t\t0x00000001\n#define\tRATR_2M\t\t\t0x00000002\n#define\tRATR_55M\t\t0x00000004\n#define\tRATR_11M\t\t0x00000008\n#define\tRATR_6M\t\t\t0x00000010\n#define\tRATR_9M\t\t\t0x00000020\n#define\tRATR_12M\t\t0x00000040\n#define\tRATR_18M\t\t0x00000080\n#define\tRATR_24M\t\t0x00000100\n#define\tRATR_36M\t\t0x00000200\n#define\tRATR_48M\t\t0x00000400\n#define\tRATR_54M\t\t0x00000800\n#define\tRATR_MCS0\t\t0x00001000\n#define\tRATR_MCS1\t\t0x00002000\n#define\tRATR_MCS2\t\t0x00004000\n#define\tRATR_MCS3\t\t0x00008000\n#define\tRATR_MCS4\t\t0x00010000\n#define\tRATR_MCS5\t\t0x00020000\n#define\tRATR_MCS6\t\t0x00040000\n#define\tRATR_MCS7\t\t0x00080000\n#define\tRATR_MCS8\t\t0x00100000\n#define\tRATR_MCS9\t\t0x00200000\n#define\tRATR_MCS10\t\t0x00400000\n#define\tRATR_MCS11\t\t0x00800000\n#define\tRATR_MCS12\t\t0x01000000\n#define\tRATR_MCS13\t\t0x02000000\n#define\tRATR_MCS14\t\t0x04000000\n#define\tRATR_MCS15\t\t0x08000000\n#define RATE_ALL_CCK\t\t(RATR_1M | RATR_2M | RATR_55M | RATR_11M)\n#define RATE_ALL_OFDM_AG\t(RATR_6M | RATR_9M | RATR_12M | RATR_18M | \\\n\t\t\t\tRATR_24M | RATR_36M | RATR_48M | RATR_54M)\n#define RATE_ALL_OFDM_1SS\t(RATR_MCS0 | RATR_MCS1 | RATR_MCS2 |\t\\\n\t\t\t\tRATR_MCS3 | RATR_MCS4 | RATR_MCS5 |\t\\\n\t\t\t\tRATR_MCS6 | RATR_MCS7)\n#define RATE_ALL_OFDM_2SS\t(RATR_MCS8 | RATR_MCS9 | RATR_MCS10 |\t\\\n\t\t\t\tRATR_MCS11 | RATR_MCS12 | RATR_MCS13 |\t\\\n\t\t\t\tRATR_MCS14|RATR_MCS15)\n\n\tDRIVER_RSSI\t\t= 0x32c,\n\tMCS_TXAGC\t\t= 0x340,\n\tCCK_TXAGC\t\t= 0x348,\n\tMAC_BLK_CTRL\t\t= 0x403,\n};\n\n#define GPI 0x108\n\n#define\tANAPAR_FOR_8192PCIE\t0x17\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}