# Image-Processing-FPGA
## Table of contents 
- [Aim](#Aim:)
- [About the Project](#About the Project:)
- [Theory](#Theory:)
- [Flowchart](#Flowchart:)
- [Tech Stack](#Tech Stack:)
- [Gettong Started](#Getting Started:)
- [Usage](#Usage:)
- [Screenshot and Demo](#Screenshot and Demo:)
- [Future work](#Future work:)
- [Troubleshooting](#Troubleshooting:)
- [Contributors](#Contributors:)
- [Mentors](#Mentors:)
- [Acknowledgement and Resources](#Acknowledgement and Resources:)

## Aim:
  To compress and decompress an image with the help of JPEG algorithm on FPGA using Tang Primer Dev Board.

## About the Project:
  
## Theory:
  FPGA stands for Field Programmable Gate Array. 
  
## Flowchart:
  <img src = "[https://imgs.search.brave.com/TwnSmfvodO8McvuEbxGHyze_HHV83S4_TenecpDC9wg/rs:fit:917:225:1/g:ce/aHR0cHM6Ly90c2Uz/Lm1tLmJpbmcubmV0/L3RoP2lkPU9JUC5P/eDhLZE9Lc2RjTzBf/dzg3S3R1RkN3SGFE/MSZwaWQ9QXBp](https://miro.medium.com/max/1400/1*JQ3JejBDau8TnNUPuzYSLw.png)" width="900" height="540">

## Tech Stack:
  - [Verilog](https://www.chipverify.com/verilog/verilog-tutorial)
  - [Tang Dynasty](https://tang.sipeed.com/en/getting-started/installing-td-ide/)
  - [Tang Primer Dev Board](https://tang.sipeed.com/en/hardware-overview/lichee-tang/)
  - [Modelsim Altera]()
  - [FPGA](https://www.intel.com/content/www/us/en/products/details/fpga/resources/overview.html)
  
## Getting Started:
  - Download and install Tang Dynasty by following the instructions mentioned in the link above.
  - Also istall the USB drivers of for Tang Primer Dev Board.
  - Download and Install Modelsim.
  - Clone or download the compression modules in this repo.
  - Open Tang Dynasty and generate RTL file by creating project and following [this process]().

## Usage:

## Screenshot and Demo:

## Future work:

## Troubleshooting:

## Contributors:

## Mentors:

## Acknowledgement and Resources:

