TimeQuest Timing Analyzer report for da
Tue Sep 29 19:09:05 2020
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Minimum Pulse Width: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Minimum Pulse Width: 'sys_clk'
 16. Clock to Output Times
 17. Minimum Clock to Output Times
 18. Slow 1200mV 85C Model Metastability Report
 19. Slow 1200mV 0C Model Fmax Summary
 20. Slow 1200mV 0C Model Setup Summary
 21. Slow 1200mV 0C Model Hold Summary
 22. Slow 1200mV 0C Model Recovery Summary
 23. Slow 1200mV 0C Model Removal Summary
 24. Slow 1200mV 0C Model Minimum Pulse Width Summary
 25. Slow 1200mV 0C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'
 26. Slow 1200mV 0C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'
 27. Slow 1200mV 0C Model Minimum Pulse Width: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'
 28. Slow 1200mV 0C Model Minimum Pulse Width: 'sys_clk'
 29. Clock to Output Times
 30. Minimum Clock to Output Times
 31. Slow 1200mV 0C Model Metastability Report
 32. Fast 1200mV 0C Model Setup Summary
 33. Fast 1200mV 0C Model Hold Summary
 34. Fast 1200mV 0C Model Recovery Summary
 35. Fast 1200mV 0C Model Removal Summary
 36. Fast 1200mV 0C Model Minimum Pulse Width Summary
 37. Fast 1200mV 0C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'
 38. Fast 1200mV 0C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'
 39. Fast 1200mV 0C Model Minimum Pulse Width: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'
 40. Fast 1200mV 0C Model Minimum Pulse Width: 'sys_clk'
 41. Clock to Output Times
 42. Minimum Clock to Output Times
 43. Fast 1200mV 0C Model Metastability Report
 44. Multicorner Timing Analysis Summary
 45. Clock to Output Times
 46. Minimum Clock to Output Times
 47. Board Trace Model Assignments
 48. Input Transition Times
 49. Signal Integrity Metrics (Slow 1200mv 0c Model)
 50. Signal Integrity Metrics (Slow 1200mv 85c Model)
 51. Signal Integrity Metrics (Fast 1200mv 0c Model)
 52. Setup Transfers
 53. Hold Transfers
 54. Report TCCS
 55. Report RSKM
 56. Unconstrained Paths
 57. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name      ; da                                                  ;
; Device Family      ; Cyclone IV E                                        ;
; Device Name        ; EP4CE10F17C8                                        ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Enabled                                             ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-----------------------------------------------------+-------------------------------------------------------+
; Clock Name                                        ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master  ; Source                                              ; Targets                                               ;
+---------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-----------------------------------------------------+-------------------------------------------------------+
; sys_clk                                           ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                     ; { sys_clk }                                           ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 8.000  ; 125.0 MHz ; 0.000 ; 4.000  ; 50.00      ; 2         ; 5           ;       ;        ;           ;            ; false    ; sys_clk ; u_pll|altpll_component|auto_generated|pll1|inclk[0] ; { u_pll|altpll_component|auto_generated|pll1|clk[0] } ;
+---------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-----------------------------------------------------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                ;
+------------+-----------------+---------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note                                           ;
+------------+-----------------+---------------------------------------------------+------------------------------------------------+
; 277.62 MHz ; 238.04 MHz      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+---------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                       ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 4.398 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                        ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.465 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.720 ; 0.000         ;
; sys_clk                                           ; 9.858 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                 ;
+-------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                  ; To Node                                                                                                                    ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 4.398 ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a0~porta_address_reg0 ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|q_a[8]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.090     ; 3.428      ;
; 4.398 ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a0~porta_address_reg0 ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|q_a[7]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.090     ; 3.428      ;
; 4.398 ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a0~porta_address_reg0 ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|q_a[6]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.090     ; 3.428      ;
; 4.398 ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a0~porta_address_reg0 ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|q_a[5]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.090     ; 3.428      ;
; 4.398 ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a0~porta_address_reg0 ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|q_a[4]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.090     ; 3.428      ;
; 4.398 ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a0~porta_address_reg0 ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|q_a[3]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.090     ; 3.428      ;
; 4.398 ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a0~porta_address_reg0 ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|q_a[2]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.090     ; 3.428      ;
; 4.398 ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a0~porta_address_reg0 ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|q_a[1]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.090     ; 3.428      ;
; 4.398 ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a0~porta_address_reg0 ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|q_a[0]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.090     ; 3.428      ;
; 4.398 ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a9~porta_address_reg0 ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|q_a[9]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.090     ; 3.428      ;
; 5.628 ; da_wave_send:u_da_wave_send|rd_addr[1]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[9]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.081     ; 2.292      ;
; 5.631 ; da_wave_send:u_da_wave_send|rd_addr[2]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[9]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.081     ; 2.289      ;
; 5.663 ; da_wave_send:u_da_wave_send|rd_addr[3]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[8]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.081     ; 2.257      ;
; 5.693 ; da_wave_send:u_da_wave_send|rd_addr[3]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[9]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.081     ; 2.227      ;
; 5.750 ; da_wave_send:u_da_wave_send|rd_addr[2]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[8]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.081     ; 2.170      ;
; 5.758 ; da_wave_send:u_da_wave_send|rd_addr[1]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[8]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.081     ; 2.162      ;
; 5.773 ; da_wave_send:u_da_wave_send|rd_addr[4]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[9]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.081     ; 2.147      ;
; 5.774 ; da_wave_send:u_da_wave_send|rd_addr[1]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[7]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.081     ; 2.146      ;
; 5.777 ; da_wave_send:u_da_wave_send|rd_addr[2]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[7]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.081     ; 2.143      ;
; 5.805 ; da_wave_send:u_da_wave_send|rd_addr[5]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[8]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.081     ; 2.115      ;
; 5.809 ; da_wave_send:u_da_wave_send|rd_addr[3]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[6]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.081     ; 2.111      ;
; 5.835 ; da_wave_send:u_da_wave_send|rd_addr[5]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[9]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.081     ; 2.085      ;
; 5.839 ; da_wave_send:u_da_wave_send|rd_addr[3]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[7]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.081     ; 2.081      ;
; 5.896 ; da_wave_send:u_da_wave_send|rd_addr[2]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[6]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.081     ; 2.024      ;
; 5.903 ; da_wave_send:u_da_wave_send|rd_addr[4]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[8]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.081     ; 2.017      ;
; 5.904 ; da_wave_send:u_da_wave_send|rd_addr[1]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[6]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.081     ; 2.016      ;
; 5.919 ; da_wave_send:u_da_wave_send|rd_addr[4]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[7]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.081     ; 2.001      ;
; 5.920 ; da_wave_send:u_da_wave_send|rd_addr[1]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[5]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.081     ; 2.000      ;
; 5.920 ; da_wave_send:u_da_wave_send|rd_addr[6]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[9]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.081     ; 2.000      ;
; 5.923 ; da_wave_send:u_da_wave_send|rd_addr[2]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[5]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.081     ; 1.997      ;
; 5.951 ; da_wave_send:u_da_wave_send|rd_addr[7]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[8]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.081     ; 1.969      ;
; 5.951 ; da_wave_send:u_da_wave_send|rd_addr[5]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[6]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.081     ; 1.969      ;
; 5.955 ; da_wave_send:u_da_wave_send|rd_addr[3]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[4]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.081     ; 1.965      ;
; 5.981 ; da_wave_send:u_da_wave_send|rd_addr[7]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[9]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.081     ; 1.939      ;
; 5.981 ; da_wave_send:u_da_wave_send|rd_addr[5]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[7]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.081     ; 1.939      ;
; 5.985 ; da_wave_send:u_da_wave_send|rd_addr[3]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[5]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.081     ; 1.935      ;
; 6.042 ; da_wave_send:u_da_wave_send|rd_addr[2]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[4]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.081     ; 1.878      ;
; 6.049 ; da_wave_send:u_da_wave_send|rd_addr[6]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[8]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.081     ; 1.871      ;
; 6.049 ; da_wave_send:u_da_wave_send|rd_addr[4]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[6]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.081     ; 1.871      ;
; 6.050 ; da_wave_send:u_da_wave_send|rd_addr[1]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[4]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.081     ; 1.870      ;
; 6.065 ; da_wave_send:u_da_wave_send|rd_addr[4]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[5]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.081     ; 1.855      ;
; 6.066 ; da_wave_send:u_da_wave_send|rd_addr[1]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[3]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.081     ; 1.854      ;
; 6.066 ; da_wave_send:u_da_wave_send|rd_addr[6]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[7]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.081     ; 1.854      ;
; 6.069 ; da_wave_send:u_da_wave_send|rd_addr[8]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[9]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.081     ; 1.851      ;
; 6.069 ; da_wave_send:u_da_wave_send|rd_addr[2]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[3]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.081     ; 1.851      ;
; 6.254 ; da_wave_send:u_da_wave_send|rd_addr[5]                                                                                     ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a0~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.315      ; 2.109      ;
; 6.260 ; da_wave_send:u_da_wave_send|rd_addr[4]                                                                                     ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a0~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.315      ; 2.103      ;
; 6.625 ; da_wave_send:u_da_wave_send|rd_addr[8]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[8]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.081     ; 1.295      ;
; 6.626 ; da_wave_send:u_da_wave_send|rd_addr[2]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[2]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.081     ; 1.294      ;
; 6.630 ; da_wave_send:u_da_wave_send|rd_addr[9]                                                                                     ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a0~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.315      ; 1.733      ;
; 6.632 ; da_wave_send:u_da_wave_send|rd_addr[9]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[9]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.081     ; 1.288      ;
; 6.633 ; da_wave_send:u_da_wave_send|rd_addr[3]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[3]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.081     ; 1.287      ;
; 6.634 ; da_wave_send:u_da_wave_send|rd_addr[6]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[6]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.081     ; 1.286      ;
; 6.634 ; da_wave_send:u_da_wave_send|rd_addr[4]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[4]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.081     ; 1.286      ;
; 6.635 ; da_wave_send:u_da_wave_send|rd_addr[1]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[2]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.081     ; 1.285      ;
; 6.649 ; da_wave_send:u_da_wave_send|rd_addr[4]                                                                                     ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a9~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.310      ; 1.709      ;
; 6.650 ; da_wave_send:u_da_wave_send|rd_addr[7]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[7]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.081     ; 1.270      ;
; 6.650 ; da_wave_send:u_da_wave_send|rd_addr[5]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[5]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.081     ; 1.270      ;
; 6.651 ; da_wave_send:u_da_wave_send|rd_addr[9]                                                                                     ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a9~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.310      ; 1.707      ;
; 6.655 ; da_wave_send:u_da_wave_send|rd_addr[5]                                                                                     ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a9~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.310      ; 1.703      ;
; 6.661 ; da_wave_send:u_da_wave_send|rd_addr[2]                                                                                     ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a9~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.310      ; 1.697      ;
; 6.670 ; da_wave_send:u_da_wave_send|rd_addr[7]                                                                                     ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a0~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.315      ; 1.693      ;
; 6.680 ; da_wave_send:u_da_wave_send|rd_addr[3]                                                                                     ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a9~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.310      ; 1.678      ;
; 6.684 ; da_wave_send:u_da_wave_send|rd_addr[8]                                                                                     ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a9~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.310      ; 1.674      ;
; 6.687 ; da_wave_send:u_da_wave_send|rd_addr[2]                                                                                     ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a0~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.315      ; 1.676      ;
; 6.689 ; da_wave_send:u_da_wave_send|rd_addr[6]                                                                                     ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a9~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.310      ; 1.669      ;
; 6.691 ; da_wave_send:u_da_wave_send|rd_addr[7]                                                                                     ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a9~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.310      ; 1.667      ;
; 6.696 ; da_wave_send:u_da_wave_send|rd_addr[3]                                                                                     ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a0~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.315      ; 1.667      ;
; 6.712 ; da_wave_send:u_da_wave_send|rd_addr[6]                                                                                     ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a0~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.315      ; 1.651      ;
; 6.787 ; da_wave_send:u_da_wave_send|rd_addr[8]                                                                                     ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a0~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.315      ; 1.576      ;
; 7.057 ; da_wave_send:u_da_wave_send|rd_addr[1]                                                                                     ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a0~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.315      ; 1.306      ;
; 7.062 ; da_wave_send:u_da_wave_send|rd_addr[1]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[1]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.081     ; 0.858      ;
; 7.066 ; da_wave_send:u_da_wave_send|rd_addr[1]                                                                                     ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a9~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.310      ; 1.292      ;
+-------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                  ;
+-------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                  ; To Node                                                                                                                    ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.465 ; da_wave_send:u_da_wave_send|rd_addr[1]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[1]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.522 ; da_wave_send:u_da_wave_send|rd_addr[1]                                                                                     ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a9~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.470      ; 1.246      ;
; 0.529 ; da_wave_send:u_da_wave_send|rd_addr[1]                                                                                     ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a0~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.258      ;
; 0.757 ; da_wave_send:u_da_wave_send|rd_addr[8]                                                                                     ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a0~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.486      ;
; 0.764 ; da_wave_send:u_da_wave_send|rd_addr[7]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[7]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; da_wave_send:u_da_wave_send|rd_addr[5]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[5]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; da_wave_send:u_da_wave_send|rd_addr[3]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[3]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.765 ; da_wave_send:u_da_wave_send|rd_addr[8]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[8]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.058      ;
; 0.766 ; da_wave_send:u_da_wave_send|rd_addr[9]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[9]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; da_wave_send:u_da_wave_send|rd_addr[6]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[6]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; da_wave_send:u_da_wave_send|rd_addr[4]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[4]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.059      ;
; 0.783 ; da_wave_send:u_da_wave_send|rd_addr[2]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[2]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.076      ;
; 0.783 ; da_wave_send:u_da_wave_send|rd_addr[1]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[2]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.076      ;
; 0.823 ; da_wave_send:u_da_wave_send|rd_addr[3]                                                                                     ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a0~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.552      ;
; 0.829 ; da_wave_send:u_da_wave_send|rd_addr[6]                                                                                     ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a0~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.558      ;
; 0.836 ; da_wave_send:u_da_wave_send|rd_addr[2]                                                                                     ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a0~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.565      ;
; 0.838 ; da_wave_send:u_da_wave_send|rd_addr[3]                                                                                     ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a9~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.470      ; 1.562      ;
; 0.851 ; da_wave_send:u_da_wave_send|rd_addr[7]                                                                                     ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a9~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.470      ; 1.575      ;
; 0.851 ; da_wave_send:u_da_wave_send|rd_addr[8]                                                                                     ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a9~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.470      ; 1.575      ;
; 0.852 ; da_wave_send:u_da_wave_send|rd_addr[6]                                                                                     ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a9~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.470      ; 1.576      ;
; 0.858 ; da_wave_send:u_da_wave_send|rd_addr[2]                                                                                     ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a9~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.470      ; 1.582      ;
; 0.868 ; da_wave_send:u_da_wave_send|rd_addr[7]                                                                                     ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a0~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.597      ;
; 0.877 ; da_wave_send:u_da_wave_send|rd_addr[5]                                                                                     ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a9~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.470      ; 1.601      ;
; 0.888 ; da_wave_send:u_da_wave_send|rd_addr[9]                                                                                     ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a9~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.470      ; 1.612      ;
; 0.889 ; da_wave_send:u_da_wave_send|rd_addr[4]                                                                                     ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a9~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.470      ; 1.613      ;
; 0.901 ; da_wave_send:u_da_wave_send|rd_addr[9]                                                                                     ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a0~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.630      ;
; 1.117 ; da_wave_send:u_da_wave_send|rd_addr[3]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[4]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.410      ;
; 1.118 ; da_wave_send:u_da_wave_send|rd_addr[7]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[8]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.411      ;
; 1.118 ; da_wave_send:u_da_wave_send|rd_addr[5]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[6]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.411      ;
; 1.125 ; da_wave_send:u_da_wave_send|rd_addr[2]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[3]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.418      ;
; 1.126 ; da_wave_send:u_da_wave_send|rd_addr[8]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[9]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.419      ;
; 1.126 ; da_wave_send:u_da_wave_send|rd_addr[1]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[3]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.419      ;
; 1.127 ; da_wave_send:u_da_wave_send|rd_addr[6]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[7]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.420      ;
; 1.127 ; da_wave_send:u_da_wave_send|rd_addr[4]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[5]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.420      ;
; 1.134 ; da_wave_send:u_da_wave_send|rd_addr[2]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[4]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.427      ;
; 1.135 ; da_wave_send:u_da_wave_send|rd_addr[1]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[4]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.428      ;
; 1.136 ; da_wave_send:u_da_wave_send|rd_addr[6]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[8]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.429      ;
; 1.136 ; da_wave_send:u_da_wave_send|rd_addr[4]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[6]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.429      ;
; 1.230 ; da_wave_send:u_da_wave_send|rd_addr[5]                                                                                     ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a0~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.959      ;
; 1.231 ; da_wave_send:u_da_wave_send|rd_addr[4]                                                                                     ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a0~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.960      ;
; 1.248 ; da_wave_send:u_da_wave_send|rd_addr[3]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[5]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.541      ;
; 1.249 ; da_wave_send:u_da_wave_send|rd_addr[7]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[9]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.542      ;
; 1.249 ; da_wave_send:u_da_wave_send|rd_addr[5]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[7]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.542      ;
; 1.257 ; da_wave_send:u_da_wave_send|rd_addr[3]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[6]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.550      ;
; 1.258 ; da_wave_send:u_da_wave_send|rd_addr[5]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[8]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.551      ;
; 1.265 ; da_wave_send:u_da_wave_send|rd_addr[2]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[5]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.558      ;
; 1.266 ; da_wave_send:u_da_wave_send|rd_addr[1]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[5]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.559      ;
; 1.267 ; da_wave_send:u_da_wave_send|rd_addr[6]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[9]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.560      ;
; 1.267 ; da_wave_send:u_da_wave_send|rd_addr[4]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[7]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.560      ;
; 1.274 ; da_wave_send:u_da_wave_send|rd_addr[2]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[6]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.567      ;
; 1.275 ; da_wave_send:u_da_wave_send|rd_addr[1]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[6]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.568      ;
; 1.276 ; da_wave_send:u_da_wave_send|rd_addr[4]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[8]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.569      ;
; 1.388 ; da_wave_send:u_da_wave_send|rd_addr[3]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[7]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.681      ;
; 1.389 ; da_wave_send:u_da_wave_send|rd_addr[5]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[9]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.682      ;
; 1.397 ; da_wave_send:u_da_wave_send|rd_addr[3]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[8]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.690      ;
; 1.405 ; da_wave_send:u_da_wave_send|rd_addr[2]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[7]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.698      ;
; 1.406 ; da_wave_send:u_da_wave_send|rd_addr[1]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[7]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.699      ;
; 1.407 ; da_wave_send:u_da_wave_send|rd_addr[4]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[9]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.700      ;
; 1.414 ; da_wave_send:u_da_wave_send|rd_addr[2]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[8]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.707      ;
; 1.415 ; da_wave_send:u_da_wave_send|rd_addr[1]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[8]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.708      ;
; 1.528 ; da_wave_send:u_da_wave_send|rd_addr[3]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[9]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.821      ;
; 1.545 ; da_wave_send:u_da_wave_send|rd_addr[2]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[9]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.838      ;
; 1.546 ; da_wave_send:u_da_wave_send|rd_addr[1]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[9]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.839      ;
; 3.089 ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a0~porta_address_reg0 ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|q_a[8]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.001      ; 3.301      ;
; 3.089 ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a0~porta_address_reg0 ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|q_a[7]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.001      ; 3.301      ;
; 3.089 ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a0~porta_address_reg0 ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|q_a[6]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.001      ; 3.301      ;
; 3.089 ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a0~porta_address_reg0 ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|q_a[5]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.001      ; 3.301      ;
; 3.089 ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a0~porta_address_reg0 ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|q_a[4]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.001      ; 3.301      ;
; 3.089 ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a0~porta_address_reg0 ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|q_a[3]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.001      ; 3.301      ;
; 3.089 ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a0~porta_address_reg0 ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|q_a[2]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.001      ; 3.301      ;
; 3.089 ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a0~porta_address_reg0 ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|q_a[1]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.001      ; 3.301      ;
; 3.089 ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a0~porta_address_reg0 ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|q_a[0]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.001      ; 3.301      ;
; 3.089 ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a9~porta_address_reg0 ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|q_a[9]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.001      ; 3.301      ;
+-------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                         ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                                                                     ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------+
; 3.720 ; 3.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; da_wave_send:u_da_wave_send|rd_addr[1]                                                                                     ;
; 3.720 ; 3.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; da_wave_send:u_da_wave_send|rd_addr[2]                                                                                     ;
; 3.720 ; 3.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; da_wave_send:u_da_wave_send|rd_addr[3]                                                                                     ;
; 3.720 ; 3.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; da_wave_send:u_da_wave_send|rd_addr[4]                                                                                     ;
; 3.720 ; 3.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; da_wave_send:u_da_wave_send|rd_addr[5]                                                                                     ;
; 3.720 ; 3.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; da_wave_send:u_da_wave_send|rd_addr[6]                                                                                     ;
; 3.720 ; 3.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; da_wave_send:u_da_wave_send|rd_addr[7]                                                                                     ;
; 3.720 ; 3.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; da_wave_send:u_da_wave_send|rd_addr[8]                                                                                     ;
; 3.720 ; 3.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; da_wave_send:u_da_wave_send|rd_addr[9]                                                                                     ;
; 3.731 ; 3.966        ; 0.235          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a9~porta_address_reg0 ;
; 3.732 ; 3.967        ; 0.235          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|q_a[9]                          ;
; 3.735 ; 3.970        ; 0.235          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 3.736 ; 3.971        ; 0.235          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|q_a[0]                          ;
; 3.736 ; 3.971        ; 0.235          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|q_a[1]                          ;
; 3.736 ; 3.971        ; 0.235          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|q_a[2]                          ;
; 3.736 ; 3.971        ; 0.235          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|q_a[3]                          ;
; 3.736 ; 3.971        ; 0.235          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|q_a[4]                          ;
; 3.736 ; 3.971        ; 0.235          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|q_a[5]                          ;
; 3.736 ; 3.971        ; 0.235          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|q_a[6]                          ;
; 3.736 ; 3.971        ; 0.235          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|q_a[7]                          ;
; 3.736 ; 3.971        ; 0.235          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|q_a[8]                          ;
; 3.776 ; 4.011        ; 0.235          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|q_a[0]                          ;
; 3.776 ; 4.011        ; 0.235          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|q_a[1]                          ;
; 3.776 ; 4.011        ; 0.235          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|q_a[2]                          ;
; 3.776 ; 4.011        ; 0.235          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|q_a[3]                          ;
; 3.776 ; 4.011        ; 0.235          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|q_a[4]                          ;
; 3.776 ; 4.011        ; 0.235          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|q_a[5]                          ;
; 3.776 ; 4.011        ; 0.235          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|q_a[6]                          ;
; 3.776 ; 4.011        ; 0.235          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|q_a[7]                          ;
; 3.776 ; 4.011        ; 0.235          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|q_a[8]                          ;
; 3.778 ; 4.013        ; 0.235          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 3.779 ; 4.014        ; 0.235          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|q_a[9]                          ;
; 3.781 ; 4.016        ; 0.235          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a9~porta_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|q_a[0]                          ;
; 3.799 ; 8.000        ; 4.201          ; Min Period       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|q_a[1]                          ;
; 3.799 ; 8.000        ; 4.201          ; Min Period       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|q_a[2]                          ;
; 3.799 ; 8.000        ; 4.201          ; Min Period       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|q_a[3]                          ;
; 3.799 ; 8.000        ; 4.201          ; Min Period       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|q_a[4]                          ;
; 3.799 ; 8.000        ; 4.201          ; Min Period       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|q_a[5]                          ;
; 3.799 ; 8.000        ; 4.201          ; Min Period       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|q_a[6]                          ;
; 3.799 ; 8.000        ; 4.201          ; Min Period       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|q_a[7]                          ;
; 3.799 ; 8.000        ; 4.201          ; Min Period       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|q_a[8]                          ;
; 3.799 ; 8.000        ; 4.201          ; Min Period       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|q_a[9]                          ;
; 3.799 ; 8.000        ; 4.201          ; Min Period       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a9~porta_address_reg0 ;
; 3.871 ; 4.059        ; 0.188          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; da_wave_send:u_da_wave_send|rd_addr[1]                                                                                     ;
; 3.871 ; 4.059        ; 0.188          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; da_wave_send:u_da_wave_send|rd_addr[2]                                                                                     ;
; 3.871 ; 4.059        ; 0.188          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; da_wave_send:u_da_wave_send|rd_addr[3]                                                                                     ;
; 3.871 ; 4.059        ; 0.188          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; da_wave_send:u_da_wave_send|rd_addr[4]                                                                                     ;
; 3.871 ; 4.059        ; 0.188          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; da_wave_send:u_da_wave_send|rd_addr[5]                                                                                     ;
; 3.871 ; 4.059        ; 0.188          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; da_wave_send:u_da_wave_send|rd_addr[6]                                                                                     ;
; 3.871 ; 4.059        ; 0.188          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; da_wave_send:u_da_wave_send|rd_addr[7]                                                                                     ;
; 3.871 ; 4.059        ; 0.188          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; da_wave_send:u_da_wave_send|rd_addr[8]                                                                                     ;
; 3.871 ; 4.059        ; 0.188          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; da_wave_send:u_da_wave_send|rd_addr[9]                                                                                     ;
; 3.967 ; 3.967        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]                                                    ;
; 3.967 ; 3.967        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk                                                      ;
; 3.984 ; 3.984        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_rom_1024x10b|altsyncram_component|auto_generated|ram_block1a0|clk0                                                       ;
; 3.988 ; 3.988        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_rom_1024x10b|altsyncram_component|auto_generated|ram_block1a9|clk0                                                       ;
; 3.989 ; 3.989        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_da_wave_send|rd_addr[1]|clk                                                                                              ;
; 3.989 ; 3.989        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_da_wave_send|rd_addr[2]|clk                                                                                              ;
; 3.989 ; 3.989        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_da_wave_send|rd_addr[3]|clk                                                                                              ;
; 3.989 ; 3.989        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_da_wave_send|rd_addr[4]|clk                                                                                              ;
; 3.989 ; 3.989        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_da_wave_send|rd_addr[5]|clk                                                                                              ;
; 3.989 ; 3.989        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_da_wave_send|rd_addr[6]|clk                                                                                              ;
; 3.989 ; 3.989        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_da_wave_send|rd_addr[7]|clk                                                                                              ;
; 3.989 ; 3.989        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_da_wave_send|rd_addr[8]|clk                                                                                              ;
; 3.989 ; 3.989        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_da_wave_send|rd_addr[9]|clk                                                                                              ;
; 4.011 ; 4.011        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_da_wave_send|rd_addr[1]|clk                                                                                              ;
; 4.011 ; 4.011        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_da_wave_send|rd_addr[2]|clk                                                                                              ;
; 4.011 ; 4.011        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_da_wave_send|rd_addr[3]|clk                                                                                              ;
; 4.011 ; 4.011        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_da_wave_send|rd_addr[4]|clk                                                                                              ;
; 4.011 ; 4.011        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_da_wave_send|rd_addr[5]|clk                                                                                              ;
; 4.011 ; 4.011        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_da_wave_send|rd_addr[6]|clk                                                                                              ;
; 4.011 ; 4.011        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_da_wave_send|rd_addr[7]|clk                                                                                              ;
; 4.011 ; 4.011        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_da_wave_send|rd_addr[8]|clk                                                                                              ;
; 4.011 ; 4.011        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_da_wave_send|rd_addr[9]|clk                                                                                              ;
; 4.012 ; 4.012        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_rom_1024x10b|altsyncram_component|auto_generated|ram_block1a9|clk0                                                       ;
; 4.015 ; 4.015        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_rom_1024x10b|altsyncram_component|auto_generated|ram_block1a0|clk0                                                       ;
; 4.031 ; 4.031        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]                                                    ;
; 4.031 ; 4.031        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk                                                      ;
; 5.513 ; 8.000        ; 2.487          ; Min Period       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; da_wave_send:u_da_wave_send|rd_addr[1]                                                                                     ;
; 5.513 ; 8.000        ; 2.487          ; Min Period       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; da_wave_send:u_da_wave_send|rd_addr[2]                                                                                     ;
; 5.513 ; 8.000        ; 2.487          ; Min Period       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; da_wave_send:u_da_wave_send|rd_addr[3]                                                                                     ;
; 5.513 ; 8.000        ; 2.487          ; Min Period       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; da_wave_send:u_da_wave_send|rd_addr[4]                                                                                     ;
; 5.513 ; 8.000        ; 2.487          ; Min Period       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; da_wave_send:u_da_wave_send|rd_addr[5]                                                                                     ;
; 5.513 ; 8.000        ; 2.487          ; Min Period       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; da_wave_send:u_da_wave_send|rd_addr[6]                                                                                     ;
; 5.513 ; 8.000        ; 2.487          ; Min Period       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; da_wave_send:u_da_wave_send|rd_addr[7]                                                                                     ;
; 5.513 ; 8.000        ; 2.487          ; Min Period       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; da_wave_send:u_da_wave_send|rd_addr[8]                                                                                     ;
; 5.513 ; 8.000        ; 2.487          ; Min Period       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; da_wave_send:u_da_wave_send|rd_addr[9]                                                                                     ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'sys_clk'                                                                                           ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------+
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.891  ; 9.891        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|o                                             ;
; 9.914  ; 9.914        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|i                                             ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|i                                             ;
; 10.085 ; 10.085       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.109 ; 10.109       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|o                                             ;
; 10.141 ; 10.141       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.141 ; 10.141       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; sys_clk ; Rise       ; sys_clk                                                     ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                      ;
+--------------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+--------------+------------+-------+-------+------------+---------------------------------------------------+
; da_clk       ; sys_clk    ;       ; 5.792 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; da_clk1      ; sys_clk    ;       ; 3.204 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; da_data[*]   ; sys_clk    ; 6.168 ; 6.018 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  da_data[0]  ; sys_clk    ; 6.130 ; 5.834 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  da_data[1]  ; sys_clk    ; 6.150 ; 5.828 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  da_data[2]  ; sys_clk    ; 5.973 ; 5.770 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  da_data[3]  ; sys_clk    ; 6.113 ; 5.816 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  da_data[4]  ; sys_clk    ; 5.877 ; 5.628 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  da_data[5]  ; sys_clk    ; 6.052 ; 5.785 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  da_data[6]  ; sys_clk    ; 6.038 ; 5.828 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  da_data[7]  ; sys_clk    ; 5.945 ; 5.770 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  da_data[8]  ; sys_clk    ; 5.726 ; 5.585 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  da_data[9]  ; sys_clk    ; 6.168 ; 6.018 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; da_data1[*]  ; sys_clk    ; 6.308 ; 6.166 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  da_data1[0] ; sys_clk    ; 6.308 ; 6.166 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  da_data1[1] ; sys_clk    ; 5.799 ; 5.665 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  da_data1[2] ; sys_clk    ; 6.014 ; 5.783 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  da_data1[3] ; sys_clk    ; 5.649 ; 5.513 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  da_data1[4] ; sys_clk    ; 5.700 ; 5.499 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  da_data1[5] ; sys_clk    ; 5.701 ; 5.507 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  da_data1[6] ; sys_clk    ; 5.648 ; 5.463 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  da_data1[7] ; sys_clk    ; 5.722 ; 5.531 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  da_data1[8] ; sys_clk    ; 5.627 ; 5.431 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  da_data1[9] ; sys_clk    ; 5.614 ; 5.433 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; da_clk       ; sys_clk    ; 5.972 ;       ; Fall       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; da_clk1      ; sys_clk    ; 3.101 ;       ; Fall       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                              ;
+--------------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+--------------+------------+-------+-------+------------+---------------------------------------------------+
; da_clk       ; sys_clk    ;       ; 5.293 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; da_clk1      ; sys_clk    ;       ; 2.705 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; da_data[*]   ; sys_clk    ; 5.138 ; 5.002 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  da_data[0]  ; sys_clk    ; 5.525 ; 5.239 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  da_data[1]  ; sys_clk    ; 5.544 ; 5.233 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  da_data[2]  ; sys_clk    ; 5.374 ; 5.178 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  da_data[3]  ; sys_clk    ; 5.508 ; 5.221 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  da_data[4]  ; sys_clk    ; 5.283 ; 5.042 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  da_data[5]  ; sys_clk    ; 5.445 ; 5.187 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  da_data[6]  ; sys_clk    ; 5.437 ; 5.236 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  da_data[7]  ; sys_clk    ; 5.348 ; 5.180 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  da_data[8]  ; sys_clk    ; 5.138 ; 5.002 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  da_data[9]  ; sys_clk    ; 5.562 ; 5.418 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; da_data1[*]  ; sys_clk    ; 5.029 ; 4.851 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  da_data1[0] ; sys_clk    ; 5.696 ; 5.558 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  da_data1[1] ; sys_clk    ; 5.207 ; 5.076 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  da_data1[2] ; sys_clk    ; 5.413 ; 5.190 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  da_data1[3] ; sys_clk    ; 5.063 ; 4.930 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  da_data1[4] ; sys_clk    ; 5.111 ; 4.917 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  da_data1[5] ; sys_clk    ; 5.112 ; 4.925 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  da_data1[6] ; sys_clk    ; 5.062 ; 4.882 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  da_data1[7] ; sys_clk    ; 5.133 ; 4.947 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  da_data1[8] ; sys_clk    ; 5.041 ; 4.851 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  da_data1[9] ; sys_clk    ; 5.029 ; 4.854 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; da_clk       ; sys_clk    ; 5.475 ;       ; Fall       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; da_clk1      ; sys_clk    ; 2.606 ;       ; Fall       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+---------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                 ;
+------------+-----------------+---------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note                                           ;
+------------+-----------------+---------------------------------------------------+------------------------------------------------+
; 305.34 MHz ; 238.04 MHz      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+---------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                        ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 4.725 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.416 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                          ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.716 ; 0.000         ;
; sys_clk                                           ; 9.855 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                  ;
+-------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                  ; To Node                                                                                                                    ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 4.725 ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a0~porta_address_reg0 ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|q_a[8]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.080     ; 3.119      ;
; 4.725 ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a0~porta_address_reg0 ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|q_a[7]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.080     ; 3.119      ;
; 4.725 ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a0~porta_address_reg0 ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|q_a[6]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.080     ; 3.119      ;
; 4.725 ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a0~porta_address_reg0 ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|q_a[5]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.080     ; 3.119      ;
; 4.725 ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a0~porta_address_reg0 ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|q_a[4]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.080     ; 3.119      ;
; 4.725 ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a0~porta_address_reg0 ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|q_a[3]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.080     ; 3.119      ;
; 4.725 ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a0~porta_address_reg0 ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|q_a[2]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.080     ; 3.119      ;
; 4.725 ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a0~porta_address_reg0 ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|q_a[1]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.080     ; 3.119      ;
; 4.725 ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a0~porta_address_reg0 ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|q_a[0]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.080     ; 3.119      ;
; 4.725 ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a9~porta_address_reg0 ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|q_a[9]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.080     ; 3.119      ;
; 5.859 ; da_wave_send:u_da_wave_send|rd_addr[1]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[9]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.073     ; 2.070      ;
; 5.864 ; da_wave_send:u_da_wave_send|rd_addr[2]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[9]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.073     ; 2.065      ;
; 5.910 ; da_wave_send:u_da_wave_send|rd_addr[3]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[8]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.073     ; 2.019      ;
; 5.949 ; da_wave_send:u_da_wave_send|rd_addr[3]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[9]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.073     ; 1.980      ;
; 5.985 ; da_wave_send:u_da_wave_send|rd_addr[1]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[7]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.073     ; 1.944      ;
; 5.985 ; da_wave_send:u_da_wave_send|rd_addr[4]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[9]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.073     ; 1.944      ;
; 5.989 ; da_wave_send:u_da_wave_send|rd_addr[2]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[8]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.073     ; 1.940      ;
; 5.990 ; da_wave_send:u_da_wave_send|rd_addr[2]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[7]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.073     ; 1.939      ;
; 5.996 ; da_wave_send:u_da_wave_send|rd_addr[1]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[8]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.073     ; 1.933      ;
; 6.031 ; da_wave_send:u_da_wave_send|rd_addr[5]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[8]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.073     ; 1.898      ;
; 6.036 ; da_wave_send:u_da_wave_send|rd_addr[3]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[6]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.073     ; 1.893      ;
; 6.070 ; da_wave_send:u_da_wave_send|rd_addr[5]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[9]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.073     ; 1.859      ;
; 6.075 ; da_wave_send:u_da_wave_send|rd_addr[3]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[7]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.073     ; 1.854      ;
; 6.111 ; da_wave_send:u_da_wave_send|rd_addr[1]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[5]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.073     ; 1.818      ;
; 6.111 ; da_wave_send:u_da_wave_send|rd_addr[6]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[9]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.073     ; 1.818      ;
; 6.111 ; da_wave_send:u_da_wave_send|rd_addr[4]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[7]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.073     ; 1.818      ;
; 6.115 ; da_wave_send:u_da_wave_send|rd_addr[2]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[6]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.073     ; 1.814      ;
; 6.116 ; da_wave_send:u_da_wave_send|rd_addr[2]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[5]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.073     ; 1.813      ;
; 6.121 ; da_wave_send:u_da_wave_send|rd_addr[4]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[8]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.073     ; 1.808      ;
; 6.122 ; da_wave_send:u_da_wave_send|rd_addr[1]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[6]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.073     ; 1.807      ;
; 6.157 ; da_wave_send:u_da_wave_send|rd_addr[7]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[8]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.073     ; 1.772      ;
; 6.157 ; da_wave_send:u_da_wave_send|rd_addr[5]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[6]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.073     ; 1.772      ;
; 6.162 ; da_wave_send:u_da_wave_send|rd_addr[3]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[4]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.073     ; 1.767      ;
; 6.196 ; da_wave_send:u_da_wave_send|rd_addr[7]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[9]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.073     ; 1.733      ;
; 6.196 ; da_wave_send:u_da_wave_send|rd_addr[5]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[7]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.073     ; 1.733      ;
; 6.201 ; da_wave_send:u_da_wave_send|rd_addr[3]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[5]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.073     ; 1.728      ;
; 6.237 ; da_wave_send:u_da_wave_send|rd_addr[1]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[3]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.073     ; 1.692      ;
; 6.237 ; da_wave_send:u_da_wave_send|rd_addr[6]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[7]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.073     ; 1.692      ;
; 6.237 ; da_wave_send:u_da_wave_send|rd_addr[4]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[5]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.073     ; 1.692      ;
; 6.241 ; da_wave_send:u_da_wave_send|rd_addr[8]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[9]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.073     ; 1.688      ;
; 6.241 ; da_wave_send:u_da_wave_send|rd_addr[2]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[4]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.073     ; 1.688      ;
; 6.242 ; da_wave_send:u_da_wave_send|rd_addr[2]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[3]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.073     ; 1.687      ;
; 6.247 ; da_wave_send:u_da_wave_send|rd_addr[6]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[8]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.073     ; 1.682      ;
; 6.247 ; da_wave_send:u_da_wave_send|rd_addr[4]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[6]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.073     ; 1.682      ;
; 6.248 ; da_wave_send:u_da_wave_send|rd_addr[1]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[4]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.073     ; 1.681      ;
; 6.308 ; da_wave_send:u_da_wave_send|rd_addr[5]                                                                                     ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a0~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.274      ; 2.005      ;
; 6.314 ; da_wave_send:u_da_wave_send|rd_addr[4]                                                                                     ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a0~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.274      ; 1.999      ;
; 6.665 ; da_wave_send:u_da_wave_send|rd_addr[9]                                                                                     ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a0~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.274      ; 1.648      ;
; 6.689 ; da_wave_send:u_da_wave_send|rd_addr[4]                                                                                     ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a9~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.272      ; 1.622      ;
; 6.691 ; da_wave_send:u_da_wave_send|rd_addr[9]                                                                                     ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a9~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.272      ; 1.620      ;
; 6.695 ; da_wave_send:u_da_wave_send|rd_addr[2]                                                                                     ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a9~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.272      ; 1.616      ;
; 6.698 ; da_wave_send:u_da_wave_send|rd_addr[5]                                                                                     ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a9~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.272      ; 1.613      ;
; 6.707 ; da_wave_send:u_da_wave_send|rd_addr[7]                                                                                     ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a0~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.274      ; 1.606      ;
; 6.712 ; da_wave_send:u_da_wave_send|rd_addr[3]                                                                                     ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a9~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.272      ; 1.599      ;
; 6.712 ; da_wave_send:u_da_wave_send|rd_addr[8]                                                                                     ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a9~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.272      ; 1.599      ;
; 6.722 ; da_wave_send:u_da_wave_send|rd_addr[2]                                                                                     ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a0~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.274      ; 1.591      ;
; 6.724 ; da_wave_send:u_da_wave_send|rd_addr[3]                                                                                     ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a0~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.274      ; 1.589      ;
; 6.728 ; da_wave_send:u_da_wave_send|rd_addr[6]                                                                                     ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a9~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.272      ; 1.583      ;
; 6.730 ; da_wave_send:u_da_wave_send|rd_addr[7]                                                                                     ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a9~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.272      ; 1.581      ;
; 6.748 ; da_wave_send:u_da_wave_send|rd_addr[6]                                                                                     ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a0~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.274      ; 1.565      ;
; 6.760 ; da_wave_send:u_da_wave_send|rd_addr[8]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[8]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.073     ; 1.169      ;
; 6.761 ; da_wave_send:u_da_wave_send|rd_addr[2]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[2]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.073     ; 1.168      ;
; 6.766 ; da_wave_send:u_da_wave_send|rd_addr[9]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[9]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.073     ; 1.163      ;
; 6.767 ; da_wave_send:u_da_wave_send|rd_addr[6]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[6]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.073     ; 1.162      ;
; 6.767 ; da_wave_send:u_da_wave_send|rd_addr[4]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[4]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.073     ; 1.162      ;
; 6.768 ; da_wave_send:u_da_wave_send|rd_addr[1]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[2]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.073     ; 1.161      ;
; 6.769 ; da_wave_send:u_da_wave_send|rd_addr[3]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[3]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.073     ; 1.160      ;
; 6.780 ; da_wave_send:u_da_wave_send|rd_addr[7]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[7]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.073     ; 1.149      ;
; 6.780 ; da_wave_send:u_da_wave_send|rd_addr[5]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[5]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.073     ; 1.149      ;
; 6.812 ; da_wave_send:u_da_wave_send|rd_addr[8]                                                                                     ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a0~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.274      ; 1.501      ;
; 7.071 ; da_wave_send:u_da_wave_send|rd_addr[1]                                                                                     ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a0~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.274      ; 1.242      ;
; 7.089 ; da_wave_send:u_da_wave_send|rd_addr[1]                                                                                     ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a9~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.272      ; 1.222      ;
; 7.159 ; da_wave_send:u_da_wave_send|rd_addr[1]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[1]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.073     ; 0.770      ;
+-------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                   ;
+-------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                  ; To Node                                                                                                                    ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.416 ; da_wave_send:u_da_wave_send|rd_addr[1]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[1]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.491 ; da_wave_send:u_da_wave_send|rd_addr[1]                                                                                     ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a9~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.414      ; 1.135      ;
; 0.494 ; da_wave_send:u_da_wave_send|rd_addr[1]                                                                                     ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a0~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.416      ; 1.140      ;
; 0.705 ; da_wave_send:u_da_wave_send|rd_addr[8]                                                                                     ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a0~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.416      ; 1.351      ;
; 0.708 ; da_wave_send:u_da_wave_send|rd_addr[8]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[8]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; da_wave_send:u_da_wave_send|rd_addr[3]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[3]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.976      ;
; 0.709 ; da_wave_send:u_da_wave_send|rd_addr[7]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[7]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.977      ;
; 0.709 ; da_wave_send:u_da_wave_send|rd_addr[5]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[5]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.977      ;
; 0.710 ; da_wave_send:u_da_wave_send|rd_addr[9]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[9]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.978      ;
; 0.712 ; da_wave_send:u_da_wave_send|rd_addr[6]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[6]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.980      ;
; 0.712 ; da_wave_send:u_da_wave_send|rd_addr[4]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[4]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.980      ;
; 0.730 ; da_wave_send:u_da_wave_send|rd_addr[2]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[2]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.998      ;
; 0.730 ; da_wave_send:u_da_wave_send|rd_addr[1]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[2]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.998      ;
; 0.767 ; da_wave_send:u_da_wave_send|rd_addr[3]                                                                                     ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a0~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.416      ; 1.413      ;
; 0.768 ; da_wave_send:u_da_wave_send|rd_addr[6]                                                                                     ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a0~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.416      ; 1.414      ;
; 0.777 ; da_wave_send:u_da_wave_send|rd_addr[2]                                                                                     ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a0~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.416      ; 1.423      ;
; 0.780 ; da_wave_send:u_da_wave_send|rd_addr[3]                                                                                     ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a9~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.414      ; 1.424      ;
; 0.787 ; da_wave_send:u_da_wave_send|rd_addr[7]                                                                                     ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a9~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.414      ; 1.431      ;
; 0.788 ; da_wave_send:u_da_wave_send|rd_addr[6]                                                                                     ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a9~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.414      ; 1.432      ;
; 0.788 ; da_wave_send:u_da_wave_send|rd_addr[8]                                                                                     ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a9~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.414      ; 1.432      ;
; 0.796 ; da_wave_send:u_da_wave_send|rd_addr[2]                                                                                     ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a9~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.414      ; 1.440      ;
; 0.803 ; da_wave_send:u_da_wave_send|rd_addr[7]                                                                                     ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a0~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.416      ; 1.449      ;
; 0.809 ; da_wave_send:u_da_wave_send|rd_addr[5]                                                                                     ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a9~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.414      ; 1.453      ;
; 0.820 ; da_wave_send:u_da_wave_send|rd_addr[9]                                                                                     ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a9~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.414      ; 1.464      ;
; 0.821 ; da_wave_send:u_da_wave_send|rd_addr[4]                                                                                     ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a9~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.414      ; 1.465      ;
; 0.831 ; da_wave_send:u_da_wave_send|rd_addr[9]                                                                                     ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a0~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.416      ; 1.477      ;
; 1.026 ; da_wave_send:u_da_wave_send|rd_addr[2]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[3]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.294      ;
; 1.027 ; da_wave_send:u_da_wave_send|rd_addr[8]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[9]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.295      ;
; 1.028 ; da_wave_send:u_da_wave_send|rd_addr[3]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[4]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.296      ;
; 1.029 ; da_wave_send:u_da_wave_send|rd_addr[1]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[3]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.297      ;
; 1.030 ; da_wave_send:u_da_wave_send|rd_addr[6]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[7]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.298      ;
; 1.030 ; da_wave_send:u_da_wave_send|rd_addr[4]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[5]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.298      ;
; 1.033 ; da_wave_send:u_da_wave_send|rd_addr[7]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[8]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.301      ;
; 1.033 ; da_wave_send:u_da_wave_send|rd_addr[5]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[6]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.301      ;
; 1.041 ; da_wave_send:u_da_wave_send|rd_addr[2]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[4]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.309      ;
; 1.045 ; da_wave_send:u_da_wave_send|rd_addr[1]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[4]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.313      ;
; 1.046 ; da_wave_send:u_da_wave_send|rd_addr[6]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[8]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.314      ;
; 1.046 ; da_wave_send:u_da_wave_send|rd_addr[4]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[6]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.314      ;
; 1.121 ; da_wave_send:u_da_wave_send|rd_addr[3]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[5]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.389      ;
; 1.127 ; da_wave_send:u_da_wave_send|rd_addr[5]                                                                                     ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a0~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.416      ; 1.773      ;
; 1.128 ; da_wave_send:u_da_wave_send|rd_addr[5]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[7]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.396      ;
; 1.128 ; da_wave_send:u_da_wave_send|rd_addr[7]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[9]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.396      ;
; 1.131 ; da_wave_send:u_da_wave_send|rd_addr[4]                                                                                     ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a0~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.416      ; 1.777      ;
; 1.148 ; da_wave_send:u_da_wave_send|rd_addr[2]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[5]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.416      ;
; 1.150 ; da_wave_send:u_da_wave_send|rd_addr[3]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[6]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.418      ;
; 1.151 ; da_wave_send:u_da_wave_send|rd_addr[1]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[5]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.419      ;
; 1.152 ; da_wave_send:u_da_wave_send|rd_addr[4]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[7]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.420      ;
; 1.152 ; da_wave_send:u_da_wave_send|rd_addr[6]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[9]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.420      ;
; 1.155 ; da_wave_send:u_da_wave_send|rd_addr[5]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[8]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.423      ;
; 1.163 ; da_wave_send:u_da_wave_send|rd_addr[2]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[6]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.431      ;
; 1.167 ; da_wave_send:u_da_wave_send|rd_addr[1]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[6]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.435      ;
; 1.168 ; da_wave_send:u_da_wave_send|rd_addr[4]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[8]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.436      ;
; 1.243 ; da_wave_send:u_da_wave_send|rd_addr[3]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[7]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.511      ;
; 1.250 ; da_wave_send:u_da_wave_send|rd_addr[5]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[9]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.518      ;
; 1.270 ; da_wave_send:u_da_wave_send|rd_addr[2]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[7]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.538      ;
; 1.272 ; da_wave_send:u_da_wave_send|rd_addr[3]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[8]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.540      ;
; 1.273 ; da_wave_send:u_da_wave_send|rd_addr[1]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[7]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.541      ;
; 1.274 ; da_wave_send:u_da_wave_send|rd_addr[4]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[9]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.542      ;
; 1.285 ; da_wave_send:u_da_wave_send|rd_addr[2]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[8]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.553      ;
; 1.289 ; da_wave_send:u_da_wave_send|rd_addr[1]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[8]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.557      ;
; 1.365 ; da_wave_send:u_da_wave_send|rd_addr[3]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[9]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.633      ;
; 1.392 ; da_wave_send:u_da_wave_send|rd_addr[2]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[9]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.660      ;
; 1.395 ; da_wave_send:u_da_wave_send|rd_addr[1]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[9]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.663      ;
; 2.813 ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a0~porta_address_reg0 ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|q_a[8]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.000      ; 3.003      ;
; 2.813 ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a0~porta_address_reg0 ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|q_a[7]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.000      ; 3.003      ;
; 2.813 ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a0~porta_address_reg0 ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|q_a[6]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.000      ; 3.003      ;
; 2.813 ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a0~porta_address_reg0 ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|q_a[5]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.000      ; 3.003      ;
; 2.813 ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a0~porta_address_reg0 ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|q_a[4]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.000      ; 3.003      ;
; 2.813 ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a0~porta_address_reg0 ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|q_a[3]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.000      ; 3.003      ;
; 2.813 ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a0~porta_address_reg0 ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|q_a[2]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.000      ; 3.003      ;
; 2.813 ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a0~porta_address_reg0 ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|q_a[1]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.000      ; 3.003      ;
; 2.813 ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a0~porta_address_reg0 ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|q_a[0]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.000      ; 3.003      ;
; 2.813 ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a9~porta_address_reg0 ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|q_a[9]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.000      ; 3.003      ;
+-------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                          ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                                                                     ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------+
; 3.716 ; 3.932        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; da_wave_send:u_da_wave_send|rd_addr[1]                                                                                     ;
; 3.716 ; 3.932        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; da_wave_send:u_da_wave_send|rd_addr[2]                                                                                     ;
; 3.716 ; 3.932        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; da_wave_send:u_da_wave_send|rd_addr[3]                                                                                     ;
; 3.716 ; 3.932        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; da_wave_send:u_da_wave_send|rd_addr[4]                                                                                     ;
; 3.716 ; 3.932        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; da_wave_send:u_da_wave_send|rd_addr[5]                                                                                     ;
; 3.716 ; 3.932        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; da_wave_send:u_da_wave_send|rd_addr[6]                                                                                     ;
; 3.716 ; 3.932        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; da_wave_send:u_da_wave_send|rd_addr[7]                                                                                     ;
; 3.716 ; 3.932        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; da_wave_send:u_da_wave_send|rd_addr[8]                                                                                     ;
; 3.716 ; 3.932        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; da_wave_send:u_da_wave_send|rd_addr[9]                                                                                     ;
; 3.728 ; 3.958        ; 0.230          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 3.729 ; 3.959        ; 0.230          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a9~porta_address_reg0 ;
; 3.735 ; 3.965        ; 0.230          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|q_a[0]                          ;
; 3.735 ; 3.965        ; 0.230          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|q_a[1]                          ;
; 3.735 ; 3.965        ; 0.230          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|q_a[2]                          ;
; 3.735 ; 3.965        ; 0.230          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|q_a[3]                          ;
; 3.735 ; 3.965        ; 0.230          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|q_a[4]                          ;
; 3.735 ; 3.965        ; 0.230          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|q_a[5]                          ;
; 3.735 ; 3.965        ; 0.230          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|q_a[6]                          ;
; 3.735 ; 3.965        ; 0.230          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|q_a[7]                          ;
; 3.735 ; 3.965        ; 0.230          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|q_a[8]                          ;
; 3.736 ; 3.966        ; 0.230          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|q_a[9]                          ;
; 3.798 ; 4.028        ; 0.230          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|q_a[0]                          ;
; 3.798 ; 4.028        ; 0.230          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|q_a[1]                          ;
; 3.798 ; 4.028        ; 0.230          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|q_a[2]                          ;
; 3.798 ; 4.028        ; 0.230          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|q_a[3]                          ;
; 3.798 ; 4.028        ; 0.230          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|q_a[4]                          ;
; 3.798 ; 4.028        ; 0.230          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|q_a[5]                          ;
; 3.798 ; 4.028        ; 0.230          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|q_a[6]                          ;
; 3.798 ; 4.028        ; 0.230          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|q_a[7]                          ;
; 3.798 ; 4.028        ; 0.230          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|q_a[8]                          ;
; 3.798 ; 4.028        ; 0.230          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|q_a[9]                          ;
; 3.799 ; 8.000        ; 4.201          ; Min Period       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|q_a[0]                          ;
; 3.799 ; 8.000        ; 4.201          ; Min Period       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|q_a[1]                          ;
; 3.799 ; 8.000        ; 4.201          ; Min Period       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|q_a[2]                          ;
; 3.799 ; 8.000        ; 4.201          ; Min Period       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|q_a[3]                          ;
; 3.799 ; 8.000        ; 4.201          ; Min Period       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|q_a[4]                          ;
; 3.799 ; 8.000        ; 4.201          ; Min Period       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|q_a[5]                          ;
; 3.799 ; 8.000        ; 4.201          ; Min Period       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|q_a[6]                          ;
; 3.799 ; 8.000        ; 4.201          ; Min Period       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|q_a[7]                          ;
; 3.799 ; 8.000        ; 4.201          ; Min Period       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|q_a[8]                          ;
; 3.799 ; 8.000        ; 4.201          ; Min Period       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|q_a[9]                          ;
; 3.799 ; 8.000        ; 4.201          ; Min Period       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a9~porta_address_reg0 ;
; 3.801 ; 4.031        ; 0.230          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 3.801 ; 4.031        ; 0.230          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a9~porta_address_reg0 ;
; 3.880 ; 4.064        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; da_wave_send:u_da_wave_send|rd_addr[1]                                                                                     ;
; 3.880 ; 4.064        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; da_wave_send:u_da_wave_send|rd_addr[2]                                                                                     ;
; 3.880 ; 4.064        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; da_wave_send:u_da_wave_send|rd_addr[3]                                                                                     ;
; 3.880 ; 4.064        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; da_wave_send:u_da_wave_send|rd_addr[4]                                                                                     ;
; 3.880 ; 4.064        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; da_wave_send:u_da_wave_send|rd_addr[5]                                                                                     ;
; 3.880 ; 4.064        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; da_wave_send:u_da_wave_send|rd_addr[6]                                                                                     ;
; 3.880 ; 4.064        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; da_wave_send:u_da_wave_send|rd_addr[7]                                                                                     ;
; 3.880 ; 4.064        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; da_wave_send:u_da_wave_send|rd_addr[8]                                                                                     ;
; 3.880 ; 4.064        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; da_wave_send:u_da_wave_send|rd_addr[9]                                                                                     ;
; 3.965 ; 3.965        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]                                                    ;
; 3.965 ; 3.965        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk                                                      ;
; 3.986 ; 3.986        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_da_wave_send|rd_addr[1]|clk                                                                                              ;
; 3.986 ; 3.986        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_da_wave_send|rd_addr[2]|clk                                                                                              ;
; 3.986 ; 3.986        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_da_wave_send|rd_addr[3]|clk                                                                                              ;
; 3.986 ; 3.986        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_da_wave_send|rd_addr[4]|clk                                                                                              ;
; 3.986 ; 3.986        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_da_wave_send|rd_addr[5]|clk                                                                                              ;
; 3.986 ; 3.986        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_da_wave_send|rd_addr[6]|clk                                                                                              ;
; 3.986 ; 3.986        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_da_wave_send|rd_addr[7]|clk                                                                                              ;
; 3.986 ; 3.986        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_da_wave_send|rd_addr[8]|clk                                                                                              ;
; 3.986 ; 3.986        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_da_wave_send|rd_addr[9]|clk                                                                                              ;
; 3.986 ; 3.986        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_rom_1024x10b|altsyncram_component|auto_generated|ram_block1a9|clk0                                                       ;
; 3.987 ; 3.987        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_rom_1024x10b|altsyncram_component|auto_generated|ram_block1a0|clk0                                                       ;
; 4.012 ; 4.012        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_rom_1024x10b|altsyncram_component|auto_generated|ram_block1a0|clk0                                                       ;
; 4.012 ; 4.012        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_rom_1024x10b|altsyncram_component|auto_generated|ram_block1a9|clk0                                                       ;
; 4.013 ; 4.013        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_da_wave_send|rd_addr[1]|clk                                                                                              ;
; 4.013 ; 4.013        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_da_wave_send|rd_addr[2]|clk                                                                                              ;
; 4.013 ; 4.013        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_da_wave_send|rd_addr[3]|clk                                                                                              ;
; 4.013 ; 4.013        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_da_wave_send|rd_addr[4]|clk                                                                                              ;
; 4.013 ; 4.013        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_da_wave_send|rd_addr[5]|clk                                                                                              ;
; 4.013 ; 4.013        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_da_wave_send|rd_addr[6]|clk                                                                                              ;
; 4.013 ; 4.013        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_da_wave_send|rd_addr[7]|clk                                                                                              ;
; 4.013 ; 4.013        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_da_wave_send|rd_addr[8]|clk                                                                                              ;
; 4.013 ; 4.013        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_da_wave_send|rd_addr[9]|clk                                                                                              ;
; 4.033 ; 4.033        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]                                                    ;
; 4.033 ; 4.033        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk                                                      ;
; 5.513 ; 8.000        ; 2.487          ; Min Period       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; da_wave_send:u_da_wave_send|rd_addr[1]                                                                                     ;
; 5.513 ; 8.000        ; 2.487          ; Min Period       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; da_wave_send:u_da_wave_send|rd_addr[2]                                                                                     ;
; 5.513 ; 8.000        ; 2.487          ; Min Period       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; da_wave_send:u_da_wave_send|rd_addr[3]                                                                                     ;
; 5.513 ; 8.000        ; 2.487          ; Min Period       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; da_wave_send:u_da_wave_send|rd_addr[4]                                                                                     ;
; 5.513 ; 8.000        ; 2.487          ; Min Period       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; da_wave_send:u_da_wave_send|rd_addr[5]                                                                                     ;
; 5.513 ; 8.000        ; 2.487          ; Min Period       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; da_wave_send:u_da_wave_send|rd_addr[6]                                                                                     ;
; 5.513 ; 8.000        ; 2.487          ; Min Period       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; da_wave_send:u_da_wave_send|rd_addr[7]                                                                                     ;
; 5.513 ; 8.000        ; 2.487          ; Min Period       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; da_wave_send:u_da_wave_send|rd_addr[8]                                                                                     ;
; 5.513 ; 8.000        ; 2.487          ; Min Period       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; da_wave_send:u_da_wave_send|rd_addr[9]                                                                                     ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'sys_clk'                                                                                            ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------+
; 9.855  ; 9.855        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.855  ; 9.855        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.904  ; 9.904        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|o                                             ;
; 9.921  ; 9.921        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|i                                             ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|i                                             ;
; 10.079 ; 10.079       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.096 ; 10.096       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|o                                             ;
; 10.144 ; 10.144       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.144 ; 10.144       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; sys_clk ; Rise       ; sys_clk                                                     ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                      ;
+--------------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+--------------+------------+-------+-------+------------+---------------------------------------------------+
; da_clk       ; sys_clk    ;       ; 5.128 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; da_clk1      ; sys_clk    ;       ; 2.986 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; da_data[*]   ; sys_clk    ; 5.769 ; 5.463 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  da_data[0]  ; sys_clk    ; 5.756 ; 5.293 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  da_data[1]  ; sys_clk    ; 5.769 ; 5.289 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  da_data[2]  ; sys_clk    ; 5.575 ; 5.239 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  da_data[3]  ; sys_clk    ; 5.719 ; 5.273 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  da_data[4]  ; sys_clk    ; 5.489 ; 5.109 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  da_data[5]  ; sys_clk    ; 5.675 ; 5.240 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  da_data[6]  ; sys_clk    ; 5.639 ; 5.283 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  da_data[7]  ; sys_clk    ; 5.550 ; 5.223 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  da_data[8]  ; sys_clk    ; 5.339 ; 5.068 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  da_data[9]  ; sys_clk    ; 5.757 ; 5.463 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; da_data1[*]  ; sys_clk    ; 5.869 ; 5.612 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  da_data1[0] ; sys_clk    ; 5.869 ; 5.612 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  da_data1[1] ; sys_clk    ; 5.388 ; 5.141 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  da_data1[2] ; sys_clk    ; 5.605 ; 5.261 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  da_data1[3] ; sys_clk    ; 5.262 ; 5.001 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  da_data1[4] ; sys_clk    ; 5.300 ; 5.005 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  da_data1[5] ; sys_clk    ; 5.295 ; 5.011 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  da_data1[6] ; sys_clk    ; 5.242 ; 4.969 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  da_data1[7] ; sys_clk    ; 5.309 ; 5.033 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  da_data1[8] ; sys_clk    ; 5.233 ; 4.942 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  da_data1[9] ; sys_clk    ; 5.228 ; 4.945 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; da_clk       ; sys_clk    ; 5.226 ;       ; Fall       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; da_clk1      ; sys_clk    ; 2.845 ;       ; Fall       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                              ;
+--------------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+--------------+------------+-------+-------+------------+---------------------------------------------------+
; da_clk       ; sys_clk    ;       ; 4.670 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; da_clk1      ; sys_clk    ;       ; 2.525 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; da_data[*]   ; sys_clk    ; 4.795 ; 4.534 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  da_data[0]  ; sys_clk    ; 5.193 ; 4.747 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  da_data[1]  ; sys_clk    ; 5.205 ; 4.743 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  da_data[2]  ; sys_clk    ; 5.020 ; 4.695 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  da_data[3]  ; sys_clk    ; 5.157 ; 4.727 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  da_data[4]  ; sys_clk    ; 4.938 ; 4.571 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  da_data[5]  ; sys_clk    ; 5.112 ; 4.693 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  da_data[6]  ; sys_clk    ; 5.083 ; 4.741 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  da_data[7]  ; sys_clk    ; 4.997 ; 4.683 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  da_data[8]  ; sys_clk    ; 4.795 ; 4.534 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  da_data[9]  ; sys_clk    ; 5.196 ; 4.914 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; da_data1[*]  ; sys_clk    ; 4.686 ; 4.410 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  da_data1[0] ; sys_clk    ; 5.301 ; 5.052 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  da_data1[1] ; sys_clk    ; 4.839 ; 4.600 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  da_data1[2] ; sys_clk    ; 5.048 ; 4.716 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  da_data1[3] ; sys_clk    ; 4.717 ; 4.465 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  da_data1[4] ; sys_clk    ; 4.755 ; 4.470 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  da_data1[5] ; sys_clk    ; 4.750 ; 4.476 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  da_data1[6] ; sys_clk    ; 4.699 ; 4.435 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  da_data1[7] ; sys_clk    ; 4.763 ; 4.497 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  da_data1[8] ; sys_clk    ; 4.691 ; 4.410 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  da_data1[9] ; sys_clk    ; 4.686 ; 4.412 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; da_clk       ; sys_clk    ; 4.770 ;       ; Fall       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; da_clk1      ; sys_clk    ; 2.388 ;       ; Fall       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+---------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                        ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 6.676 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.181 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                          ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.735 ; 0.000         ;
; sys_clk                                           ; 9.423 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                  ;
+-------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                  ; To Node                                                                                                                    ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 6.676 ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a0~porta_address_reg0 ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|q_a[8]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.047     ; 1.232      ;
; 6.676 ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a0~porta_address_reg0 ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|q_a[7]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.047     ; 1.232      ;
; 6.676 ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a0~porta_address_reg0 ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|q_a[6]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.047     ; 1.232      ;
; 6.676 ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a0~porta_address_reg0 ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|q_a[5]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.047     ; 1.232      ;
; 6.676 ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a0~porta_address_reg0 ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|q_a[4]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.047     ; 1.232      ;
; 6.676 ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a0~porta_address_reg0 ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|q_a[3]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.047     ; 1.232      ;
; 6.676 ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a0~porta_address_reg0 ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|q_a[2]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.047     ; 1.232      ;
; 6.676 ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a0~porta_address_reg0 ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|q_a[1]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.047     ; 1.232      ;
; 6.676 ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a0~porta_address_reg0 ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|q_a[0]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.047     ; 1.232      ;
; 6.676 ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a9~porta_address_reg0 ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|q_a[9]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.047     ; 1.232      ;
; 6.978 ; da_wave_send:u_da_wave_send|rd_addr[3]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[9]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.037     ; 0.972      ;
; 6.982 ; da_wave_send:u_da_wave_send|rd_addr[3]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[8]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.037     ; 0.968      ;
; 6.988 ; da_wave_send:u_da_wave_send|rd_addr[2]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[9]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.037     ; 0.962      ;
; 6.988 ; da_wave_send:u_da_wave_send|rd_addr[1]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[9]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.037     ; 0.962      ;
; 7.026 ; da_wave_send:u_da_wave_send|rd_addr[1]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[8]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.037     ; 0.924      ;
; 7.027 ; da_wave_send:u_da_wave_send|rd_addr[2]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[8]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.037     ; 0.923      ;
; 7.042 ; da_wave_send:u_da_wave_send|rd_addr[5]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[9]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.037     ; 0.908      ;
; 7.046 ; da_wave_send:u_da_wave_send|rd_addr[3]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[7]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.037     ; 0.904      ;
; 7.046 ; da_wave_send:u_da_wave_send|rd_addr[5]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[8]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.037     ; 0.904      ;
; 7.050 ; da_wave_send:u_da_wave_send|rd_addr[3]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[6]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.037     ; 0.900      ;
; 7.056 ; da_wave_send:u_da_wave_send|rd_addr[4]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[9]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.037     ; 0.894      ;
; 7.056 ; da_wave_send:u_da_wave_send|rd_addr[2]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[7]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.037     ; 0.894      ;
; 7.056 ; da_wave_send:u_da_wave_send|rd_addr[1]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[7]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.037     ; 0.894      ;
; 7.094 ; da_wave_send:u_da_wave_send|rd_addr[4]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[8]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.037     ; 0.856      ;
; 7.094 ; da_wave_send:u_da_wave_send|rd_addr[1]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[6]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.037     ; 0.856      ;
; 7.095 ; da_wave_send:u_da_wave_send|rd_addr[2]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[6]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.037     ; 0.855      ;
; 7.110 ; da_wave_send:u_da_wave_send|rd_addr[7]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[9]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.037     ; 0.840      ;
; 7.110 ; da_wave_send:u_da_wave_send|rd_addr[5]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[7]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.037     ; 0.840      ;
; 7.114 ; da_wave_send:u_da_wave_send|rd_addr[3]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[5]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.037     ; 0.836      ;
; 7.114 ; da_wave_send:u_da_wave_send|rd_addr[7]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[8]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.037     ; 0.836      ;
; 7.114 ; da_wave_send:u_da_wave_send|rd_addr[5]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[6]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.037     ; 0.836      ;
; 7.118 ; da_wave_send:u_da_wave_send|rd_addr[3]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[4]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.037     ; 0.832      ;
; 7.124 ; da_wave_send:u_da_wave_send|rd_addr[6]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[9]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.037     ; 0.826      ;
; 7.124 ; da_wave_send:u_da_wave_send|rd_addr[4]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[7]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.037     ; 0.826      ;
; 7.124 ; da_wave_send:u_da_wave_send|rd_addr[2]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[5]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.037     ; 0.826      ;
; 7.124 ; da_wave_send:u_da_wave_send|rd_addr[1]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[5]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.037     ; 0.826      ;
; 7.152 ; da_wave_send:u_da_wave_send|rd_addr[4]                                                                                     ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a0~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.136      ; 0.993      ;
; 7.156 ; da_wave_send:u_da_wave_send|rd_addr[5]                                                                                     ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a0~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.136      ; 0.989      ;
; 7.162 ; da_wave_send:u_da_wave_send|rd_addr[6]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[8]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.037     ; 0.788      ;
; 7.162 ; da_wave_send:u_da_wave_send|rd_addr[4]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[6]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.037     ; 0.788      ;
; 7.162 ; da_wave_send:u_da_wave_send|rd_addr[1]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[4]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.037     ; 0.788      ;
; 7.163 ; da_wave_send:u_da_wave_send|rd_addr[2]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[4]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.037     ; 0.787      ;
; 7.192 ; da_wave_send:u_da_wave_send|rd_addr[2]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[3]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.037     ; 0.758      ;
; 7.192 ; da_wave_send:u_da_wave_send|rd_addr[8]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[9]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.037     ; 0.758      ;
; 7.192 ; da_wave_send:u_da_wave_send|rd_addr[6]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[7]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.037     ; 0.758      ;
; 7.192 ; da_wave_send:u_da_wave_send|rd_addr[4]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[5]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.037     ; 0.758      ;
; 7.192 ; da_wave_send:u_da_wave_send|rd_addr[1]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[3]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.037     ; 0.758      ;
; 7.336 ; da_wave_send:u_da_wave_send|rd_addr[4]                                                                                     ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a9~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.134      ; 0.807      ;
; 7.336 ; da_wave_send:u_da_wave_send|rd_addr[9]                                                                                     ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a0~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.136      ; 0.809      ;
; 7.341 ; da_wave_send:u_da_wave_send|rd_addr[9]                                                                                     ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a9~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.134      ; 0.802      ;
; 7.344 ; da_wave_send:u_da_wave_send|rd_addr[5]                                                                                     ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a9~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.134      ; 0.799      ;
; 7.354 ; da_wave_send:u_da_wave_send|rd_addr[2]                                                                                     ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a9~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.134      ; 0.789      ;
; 7.355 ; da_wave_send:u_da_wave_send|rd_addr[7]                                                                                     ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a0~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.136      ; 0.790      ;
; 7.357 ; da_wave_send:u_da_wave_send|rd_addr[6]                                                                                     ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a9~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.134      ; 0.786      ;
; 7.358 ; da_wave_send:u_da_wave_send|rd_addr[7]                                                                                     ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a9~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.134      ; 0.785      ;
; 7.361 ; da_wave_send:u_da_wave_send|rd_addr[8]                                                                                     ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a9~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.134      ; 0.782      ;
; 7.364 ; da_wave_send:u_da_wave_send|rd_addr[3]                                                                                     ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a9~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.134      ; 0.779      ;
; 7.370 ; da_wave_send:u_da_wave_send|rd_addr[2]                                                                                     ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a0~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.136      ; 0.775      ;
; 7.375 ; da_wave_send:u_da_wave_send|rd_addr[6]                                                                                     ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a0~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.136      ; 0.770      ;
; 7.377 ; da_wave_send:u_da_wave_send|rd_addr[3]                                                                                     ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a0~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.136      ; 0.768      ;
; 7.398 ; da_wave_send:u_da_wave_send|rd_addr[2]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[2]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.037     ; 0.552      ;
; 7.398 ; da_wave_send:u_da_wave_send|rd_addr[9]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[9]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.037     ; 0.552      ;
; 7.398 ; da_wave_send:u_da_wave_send|rd_addr[8]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[8]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.037     ; 0.552      ;
; 7.398 ; da_wave_send:u_da_wave_send|rd_addr[6]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[6]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.037     ; 0.552      ;
; 7.398 ; da_wave_send:u_da_wave_send|rd_addr[4]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[4]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.037     ; 0.552      ;
; 7.398 ; da_wave_send:u_da_wave_send|rd_addr[1]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[2]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.037     ; 0.552      ;
; 7.402 ; da_wave_send:u_da_wave_send|rd_addr[3]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[3]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.037     ; 0.548      ;
; 7.407 ; da_wave_send:u_da_wave_send|rd_addr[7]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[7]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.037     ; 0.543      ;
; 7.407 ; da_wave_send:u_da_wave_send|rd_addr[5]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[5]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.037     ; 0.543      ;
; 7.414 ; da_wave_send:u_da_wave_send|rd_addr[8]                                                                                     ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a0~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.136      ; 0.731      ;
; 7.542 ; da_wave_send:u_da_wave_send|rd_addr[1]                                                                                     ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a9~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.134      ; 0.601      ;
; 7.543 ; da_wave_send:u_da_wave_send|rd_addr[1]                                                                                     ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a0~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.136      ; 0.602      ;
; 7.591 ; da_wave_send:u_da_wave_send|rd_addr[1]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[1]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.037     ; 0.359      ;
+-------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                   ;
+-------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                  ; To Node                                                                                                                    ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.181 ; da_wave_send:u_da_wave_send|rd_addr[1]                                                                                     ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a0~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.503      ;
; 0.184 ; da_wave_send:u_da_wave_send|rd_addr[1]                                                                                     ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a9~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 0.504      ;
; 0.193 ; da_wave_send:u_da_wave_send|rd_addr[1]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[1]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.299 ; da_wave_send:u_da_wave_send|rd_addr[8]                                                                                     ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a0~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.621      ;
; 0.305 ; da_wave_send:u_da_wave_send|rd_addr[8]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[8]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; da_wave_send:u_da_wave_send|rd_addr[5]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[5]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; da_wave_send:u_da_wave_send|rd_addr[3]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[3]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.306 ; da_wave_send:u_da_wave_send|rd_addr[9]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[9]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; da_wave_send:u_da_wave_send|rd_addr[7]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[7]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; da_wave_send:u_da_wave_send|rd_addr[4]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[4]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.307 ; da_wave_send:u_da_wave_send|rd_addr[6]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[6]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.428      ;
; 0.311 ; da_wave_send:u_da_wave_send|rd_addr[2]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[2]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.432      ;
; 0.311 ; da_wave_send:u_da_wave_send|rd_addr[1]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[2]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.432      ;
; 0.327 ; da_wave_send:u_da_wave_send|rd_addr[3]                                                                                     ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a0~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.649      ;
; 0.329 ; da_wave_send:u_da_wave_send|rd_addr[6]                                                                                     ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a0~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.651      ;
; 0.335 ; da_wave_send:u_da_wave_send|rd_addr[2]                                                                                     ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a0~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.657      ;
; 0.338 ; da_wave_send:u_da_wave_send|rd_addr[3]                                                                                     ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a9~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 0.658      ;
; 0.341 ; da_wave_send:u_da_wave_send|rd_addr[8]                                                                                     ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a9~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 0.661      ;
; 0.343 ; da_wave_send:u_da_wave_send|rd_addr[7]                                                                                     ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a9~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 0.663      ;
; 0.344 ; da_wave_send:u_da_wave_send|rd_addr[6]                                                                                     ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a9~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 0.664      ;
; 0.344 ; da_wave_send:u_da_wave_send|rd_addr[7]                                                                                     ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a0~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.666      ;
; 0.348 ; da_wave_send:u_da_wave_send|rd_addr[2]                                                                                     ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a9~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 0.668      ;
; 0.351 ; da_wave_send:u_da_wave_send|rd_addr[5]                                                                                     ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a9~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 0.671      ;
; 0.355 ; da_wave_send:u_da_wave_send|rd_addr[9]                                                                                     ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a0~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.677      ;
; 0.357 ; da_wave_send:u_da_wave_send|rd_addr[4]                                                                                     ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a9~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 0.677      ;
; 0.358 ; da_wave_send:u_da_wave_send|rd_addr[9]                                                                                     ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a9~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 0.678      ;
; 0.453 ; da_wave_send:u_da_wave_send|rd_addr[3]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[4]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.574      ;
; 0.454 ; da_wave_send:u_da_wave_send|rd_addr[5]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[6]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.575      ;
; 0.455 ; da_wave_send:u_da_wave_send|rd_addr[7]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[8]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.576      ;
; 0.463 ; da_wave_send:u_da_wave_send|rd_addr[2]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[3]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.584      ;
; 0.463 ; da_wave_send:u_da_wave_send|rd_addr[8]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[9]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.584      ;
; 0.464 ; da_wave_send:u_da_wave_send|rd_addr[4]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[5]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.585      ;
; 0.464 ; da_wave_send:u_da_wave_send|rd_addr[1]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[3]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.585      ;
; 0.465 ; da_wave_send:u_da_wave_send|rd_addr[6]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[7]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.586      ;
; 0.466 ; da_wave_send:u_da_wave_send|rd_addr[2]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[4]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.587      ;
; 0.467 ; da_wave_send:u_da_wave_send|rd_addr[4]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[6]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.588      ;
; 0.467 ; da_wave_send:u_da_wave_send|rd_addr[1]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[4]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.588      ;
; 0.468 ; da_wave_send:u_da_wave_send|rd_addr[6]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[8]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.589      ;
; 0.509 ; da_wave_send:u_da_wave_send|rd_addr[5]                                                                                     ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a0~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.831      ;
; 0.510 ; da_wave_send:u_da_wave_send|rd_addr[4]                                                                                     ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a0~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.832      ;
; 0.516 ; da_wave_send:u_da_wave_send|rd_addr[3]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[5]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.637      ;
; 0.517 ; da_wave_send:u_da_wave_send|rd_addr[5]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[7]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.638      ;
; 0.518 ; da_wave_send:u_da_wave_send|rd_addr[7]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[9]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.639      ;
; 0.519 ; da_wave_send:u_da_wave_send|rd_addr[3]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[6]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.640      ;
; 0.520 ; da_wave_send:u_da_wave_send|rd_addr[5]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[8]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.641      ;
; 0.529 ; da_wave_send:u_da_wave_send|rd_addr[2]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[5]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.650      ;
; 0.530 ; da_wave_send:u_da_wave_send|rd_addr[4]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[7]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.651      ;
; 0.530 ; da_wave_send:u_da_wave_send|rd_addr[1]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[5]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.651      ;
; 0.531 ; da_wave_send:u_da_wave_send|rd_addr[6]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[9]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.652      ;
; 0.532 ; da_wave_send:u_da_wave_send|rd_addr[2]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[6]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.653      ;
; 0.533 ; da_wave_send:u_da_wave_send|rd_addr[4]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[8]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.654      ;
; 0.533 ; da_wave_send:u_da_wave_send|rd_addr[1]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[6]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.654      ;
; 0.582 ; da_wave_send:u_da_wave_send|rd_addr[3]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[7]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.703      ;
; 0.583 ; da_wave_send:u_da_wave_send|rd_addr[5]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[9]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.704      ;
; 0.585 ; da_wave_send:u_da_wave_send|rd_addr[3]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[8]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.706      ;
; 0.595 ; da_wave_send:u_da_wave_send|rd_addr[2]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[7]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.716      ;
; 0.596 ; da_wave_send:u_da_wave_send|rd_addr[4]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[9]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.717      ;
; 0.596 ; da_wave_send:u_da_wave_send|rd_addr[1]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[7]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.717      ;
; 0.598 ; da_wave_send:u_da_wave_send|rd_addr[2]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[8]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.719      ;
; 0.599 ; da_wave_send:u_da_wave_send|rd_addr[1]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[8]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.720      ;
; 0.648 ; da_wave_send:u_da_wave_send|rd_addr[3]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[9]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.769      ;
; 0.661 ; da_wave_send:u_da_wave_send|rd_addr[2]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[9]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.782      ;
; 0.662 ; da_wave_send:u_da_wave_send|rd_addr[1]                                                                                     ; da_wave_send:u_da_wave_send|rd_addr[9]                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.783      ;
; 1.049 ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a0~porta_address_reg0 ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|q_a[8]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a0~porta_address_reg0 ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|q_a[7]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a0~porta_address_reg0 ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|q_a[6]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a0~porta_address_reg0 ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|q_a[5]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a0~porta_address_reg0 ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|q_a[4]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a0~porta_address_reg0 ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|q_a[3]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a0~porta_address_reg0 ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|q_a[2]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a0~porta_address_reg0 ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|q_a[1]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a0~porta_address_reg0 ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|q_a[0]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a9~porta_address_reg0 ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|q_a[9]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.012      ; 1.151      ;
+-------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                          ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                                                                     ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------+
; 3.735 ; 3.965        ; 0.230          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a9~porta_address_reg0 ;
; 3.736 ; 3.966        ; 0.230          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|q_a[9]                          ;
; 3.736 ; 3.966        ; 0.230          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 3.737 ; 3.967        ; 0.230          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|q_a[0]                          ;
; 3.737 ; 3.967        ; 0.230          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|q_a[1]                          ;
; 3.737 ; 3.967        ; 0.230          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|q_a[2]                          ;
; 3.737 ; 3.967        ; 0.230          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|q_a[3]                          ;
; 3.737 ; 3.967        ; 0.230          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|q_a[4]                          ;
; 3.737 ; 3.967        ; 0.230          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|q_a[5]                          ;
; 3.737 ; 3.967        ; 0.230          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|q_a[6]                          ;
; 3.737 ; 3.967        ; 0.230          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|q_a[7]                          ;
; 3.737 ; 3.967        ; 0.230          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|q_a[8]                          ;
; 3.799 ; 4.015        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; da_wave_send:u_da_wave_send|rd_addr[1]                                                                                     ;
; 3.799 ; 3.983        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; da_wave_send:u_da_wave_send|rd_addr[1]                                                                                     ;
; 3.799 ; 4.015        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; da_wave_send:u_da_wave_send|rd_addr[2]                                                                                     ;
; 3.799 ; 3.983        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; da_wave_send:u_da_wave_send|rd_addr[2]                                                                                     ;
; 3.799 ; 4.015        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; da_wave_send:u_da_wave_send|rd_addr[3]                                                                                     ;
; 3.799 ; 3.983        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; da_wave_send:u_da_wave_send|rd_addr[3]                                                                                     ;
; 3.799 ; 4.015        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; da_wave_send:u_da_wave_send|rd_addr[4]                                                                                     ;
; 3.799 ; 3.983        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; da_wave_send:u_da_wave_send|rd_addr[4]                                                                                     ;
; 3.799 ; 4.015        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; da_wave_send:u_da_wave_send|rd_addr[5]                                                                                     ;
; 3.799 ; 3.983        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; da_wave_send:u_da_wave_send|rd_addr[5]                                                                                     ;
; 3.799 ; 4.015        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; da_wave_send:u_da_wave_send|rd_addr[6]                                                                                     ;
; 3.799 ; 3.983        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; da_wave_send:u_da_wave_send|rd_addr[6]                                                                                     ;
; 3.799 ; 4.015        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; da_wave_send:u_da_wave_send|rd_addr[7]                                                                                     ;
; 3.799 ; 3.983        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; da_wave_send:u_da_wave_send|rd_addr[7]                                                                                     ;
; 3.799 ; 4.015        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; da_wave_send:u_da_wave_send|rd_addr[8]                                                                                     ;
; 3.799 ; 3.983        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; da_wave_send:u_da_wave_send|rd_addr[8]                                                                                     ;
; 3.799 ; 4.015        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; da_wave_send:u_da_wave_send|rd_addr[9]                                                                                     ;
; 3.799 ; 3.983        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; da_wave_send:u_da_wave_send|rd_addr[9]                                                                                     ;
; 3.799 ; 4.029        ; 0.230          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|q_a[0]                          ;
; 3.799 ; 4.029        ; 0.230          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|q_a[1]                          ;
; 3.799 ; 4.029        ; 0.230          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|q_a[2]                          ;
; 3.799 ; 4.029        ; 0.230          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|q_a[3]                          ;
; 3.799 ; 4.029        ; 0.230          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|q_a[4]                          ;
; 3.799 ; 4.029        ; 0.230          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|q_a[5]                          ;
; 3.799 ; 4.029        ; 0.230          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|q_a[6]                          ;
; 3.799 ; 4.029        ; 0.230          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|q_a[7]                          ;
; 3.799 ; 4.029        ; 0.230          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|q_a[8]                          ;
; 3.799 ; 4.029        ; 0.230          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|q_a[9]                          ;
; 3.801 ; 4.031        ; 0.230          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 3.801 ; 4.031        ; 0.230          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a9~porta_address_reg0 ;
; 3.979 ; 3.979        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_da_wave_send|rd_addr[1]|clk                                                                                              ;
; 3.979 ; 3.979        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_da_wave_send|rd_addr[2]|clk                                                                                              ;
; 3.979 ; 3.979        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_da_wave_send|rd_addr[3]|clk                                                                                              ;
; 3.979 ; 3.979        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_da_wave_send|rd_addr[4]|clk                                                                                              ;
; 3.979 ; 3.979        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_da_wave_send|rd_addr[5]|clk                                                                                              ;
; 3.979 ; 3.979        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_da_wave_send|rd_addr[6]|clk                                                                                              ;
; 3.979 ; 3.979        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_da_wave_send|rd_addr[7]|clk                                                                                              ;
; 3.979 ; 3.979        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_da_wave_send|rd_addr[8]|clk                                                                                              ;
; 3.979 ; 3.979        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_da_wave_send|rd_addr[9]|clk                                                                                              ;
; 3.979 ; 3.979        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_rom_1024x10b|altsyncram_component|auto_generated|ram_block1a0|clk0                                                       ;
; 3.979 ; 3.979        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_rom_1024x10b|altsyncram_component|auto_generated|ram_block1a9|clk0                                                       ;
; 3.999 ; 3.999        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]                                                    ;
; 3.999 ; 3.999        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk                                                      ;
; 4.001 ; 4.001        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]                                                    ;
; 4.001 ; 4.001        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk                                                      ;
; 4.020 ; 4.020        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_rom_1024x10b|altsyncram_component|auto_generated|ram_block1a0|clk0                                                       ;
; 4.021 ; 4.021        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_da_wave_send|rd_addr[1]|clk                                                                                              ;
; 4.021 ; 4.021        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_da_wave_send|rd_addr[2]|clk                                                                                              ;
; 4.021 ; 4.021        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_da_wave_send|rd_addr[3]|clk                                                                                              ;
; 4.021 ; 4.021        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_da_wave_send|rd_addr[4]|clk                                                                                              ;
; 4.021 ; 4.021        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_da_wave_send|rd_addr[5]|clk                                                                                              ;
; 4.021 ; 4.021        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_da_wave_send|rd_addr[6]|clk                                                                                              ;
; 4.021 ; 4.021        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_da_wave_send|rd_addr[7]|clk                                                                                              ;
; 4.021 ; 4.021        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_da_wave_send|rd_addr[8]|clk                                                                                              ;
; 4.021 ; 4.021        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_da_wave_send|rd_addr[9]|clk                                                                                              ;
; 4.021 ; 4.021        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_rom_1024x10b|altsyncram_component|auto_generated|ram_block1a9|clk0                                                       ;
; 6.000 ; 8.000        ; 2.000          ; Min Period       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; da_wave_send:u_da_wave_send|rd_addr[1]                                                                                     ;
; 6.000 ; 8.000        ; 2.000          ; Min Period       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; da_wave_send:u_da_wave_send|rd_addr[2]                                                                                     ;
; 6.000 ; 8.000        ; 2.000          ; Min Period       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; da_wave_send:u_da_wave_send|rd_addr[3]                                                                                     ;
; 6.000 ; 8.000        ; 2.000          ; Min Period       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; da_wave_send:u_da_wave_send|rd_addr[4]                                                                                     ;
; 6.000 ; 8.000        ; 2.000          ; Min Period       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; da_wave_send:u_da_wave_send|rd_addr[5]                                                                                     ;
; 6.000 ; 8.000        ; 2.000          ; Min Period       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; da_wave_send:u_da_wave_send|rd_addr[6]                                                                                     ;
; 6.000 ; 8.000        ; 2.000          ; Min Period       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; da_wave_send:u_da_wave_send|rd_addr[7]                                                                                     ;
; 6.000 ; 8.000        ; 2.000          ; Min Period       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; da_wave_send:u_da_wave_send|rd_addr[8]                                                                                     ;
; 6.000 ; 8.000        ; 2.000          ; Min Period       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; da_wave_send:u_da_wave_send|rd_addr[9]                                                                                     ;
; 6.000 ; 8.000        ; 2.000          ; Min Period       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|q_a[0]                          ;
; 6.000 ; 8.000        ; 2.000          ; Min Period       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|q_a[1]                          ;
; 6.000 ; 8.000        ; 2.000          ; Min Period       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|q_a[2]                          ;
; 6.000 ; 8.000        ; 2.000          ; Min Period       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|q_a[3]                          ;
; 6.000 ; 8.000        ; 2.000          ; Min Period       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|q_a[4]                          ;
; 6.000 ; 8.000        ; 2.000          ; Min Period       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|q_a[5]                          ;
; 6.000 ; 8.000        ; 2.000          ; Min Period       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|q_a[6]                          ;
; 6.000 ; 8.000        ; 2.000          ; Min Period       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|q_a[7]                          ;
; 6.000 ; 8.000        ; 2.000          ; Min Period       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|q_a[8]                          ;
; 6.000 ; 8.000        ; 2.000          ; Min Period       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|q_a[9]                          ;
; 6.000 ; 8.000        ; 2.000          ; Min Period       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 6.000 ; 8.000        ; 2.000          ; Min Period       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rom_1024x10b:u_rom_1024x10b|altsyncram:altsyncram_component|altsyncram_qka1:auto_generated|ram_block1a9~porta_address_reg0 ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'sys_clk'                                                                                            ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------+
; 9.423  ; 9.423        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.423  ; 9.423        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.448  ; 9.448        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|o                                             ;
; 9.450  ; 9.450        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|i                                             ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|i                                             ;
; 10.549 ; 10.549       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.552 ; 10.552       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|o                                             ;
; 10.576 ; 10.576       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.576 ; 10.576       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; sys_clk ; Rise       ; sys_clk                                                     ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                      ;
+--------------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+--------------+------------+-------+-------+------------+---------------------------------------------------+
; da_clk       ; sys_clk    ;       ; 3.174 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; da_clk1      ; sys_clk    ;       ; 1.472 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; da_data[*]   ; sys_clk    ; 2.727 ; 2.919 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  da_data[0]  ; sys_clk    ; 2.703 ; 2.783 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  da_data[1]  ; sys_clk    ; 2.695 ; 2.775 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  da_data[2]  ; sys_clk    ; 2.674 ; 2.762 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  da_data[3]  ; sys_clk    ; 2.699 ; 2.773 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  da_data[4]  ; sys_clk    ; 2.627 ; 2.703 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  da_data[5]  ; sys_clk    ; 2.672 ; 2.766 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  da_data[6]  ; sys_clk    ; 2.674 ; 2.835 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  da_data[7]  ; sys_clk    ; 2.639 ; 2.795 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  da_data[8]  ; sys_clk    ; 2.557 ; 2.711 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  da_data[9]  ; sys_clk    ; 2.727 ; 2.919 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; da_data1[*]  ; sys_clk    ; 2.867 ; 3.008 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  da_data1[0] ; sys_clk    ; 2.867 ; 3.008 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  da_data1[1] ; sys_clk    ; 2.615 ; 2.700 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  da_data1[2] ; sys_clk    ; 2.701 ; 2.783 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  da_data1[3] ; sys_clk    ; 2.523 ; 2.603 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  da_data1[4] ; sys_clk    ; 2.559 ; 2.626 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  da_data1[5] ; sys_clk    ; 2.563 ; 2.632 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  da_data1[6] ; sys_clk    ; 2.538 ; 2.605 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  da_data1[7] ; sys_clk    ; 2.574 ; 2.646 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  da_data1[8] ; sys_clk    ; 2.527 ; 2.591 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  da_data1[9] ; sys_clk    ; 2.515 ; 2.590 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; da_clk       ; sys_clk    ; 3.521 ;       ; Fall       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; da_clk1      ; sys_clk    ; 1.516 ;       ; Fall       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                              ;
+--------------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+--------------+------------+-------+-------+------------+---------------------------------------------------+
; da_clk       ; sys_clk    ;       ; 2.943 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; da_clk1      ; sys_clk    ;       ; 1.238 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; da_data[*]   ; sys_clk    ; 2.278 ; 2.415 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  da_data[0]  ; sys_clk    ; 2.414 ; 2.491 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  da_data[1]  ; sys_clk    ; 2.406 ; 2.483 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  da_data[2]  ; sys_clk    ; 2.386 ; 2.471 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  da_data[3]  ; sys_clk    ; 2.410 ; 2.481 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  da_data[4]  ; sys_clk    ; 2.342 ; 2.415 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  da_data[5]  ; sys_clk    ; 2.385 ; 2.476 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  da_data[6]  ; sys_clk    ; 2.390 ; 2.548 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  da_data[7]  ; sys_clk    ; 2.357 ; 2.510 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  da_data[8]  ; sys_clk    ; 2.278 ; 2.428 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  da_data[9]  ; sys_clk    ; 2.441 ; 2.628 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; da_data1[*]  ; sys_clk    ; 2.233 ; 2.305 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  da_data1[0] ; sys_clk    ; 2.571 ; 2.707 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  da_data1[1] ; sys_clk    ; 2.329 ; 2.411 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  da_data1[2] ; sys_clk    ; 2.412 ; 2.490 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  da_data1[3] ; sys_clk    ; 2.241 ; 2.318 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  da_data1[4] ; sys_clk    ; 2.276 ; 2.340 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  da_data1[5] ; sys_clk    ; 2.280 ; 2.345 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  da_data1[6] ; sys_clk    ; 2.255 ; 2.320 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  da_data1[7] ; sys_clk    ; 2.290 ; 2.359 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  da_data1[8] ; sys_clk    ; 2.245 ; 2.306 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  da_data1[9] ; sys_clk    ; 2.233 ; 2.305 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; da_clk       ; sys_clk    ; 3.288 ;       ; Fall       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; da_clk1      ; sys_clk    ; 1.280 ;       ; Fall       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+---------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                           ;
+----------------------------------------------------+-------+-------+----------+---------+---------------------+
; Clock                                              ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack                                   ; 4.398 ; 0.181 ; N/A      ; N/A     ; 3.716               ;
;  sys_clk                                           ; N/A   ; N/A   ; N/A      ; N/A     ; 9.423               ;
;  u_pll|altpll_component|auto_generated|pll1|clk[0] ; 4.398 ; 0.181 ; N/A      ; N/A     ; 3.716               ;
; Design-wide TNS                                    ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  sys_clk                                           ; N/A   ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+----------------------------------------------------+-------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                      ;
+--------------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+--------------+------------+-------+-------+------------+---------------------------------------------------+
; da_clk       ; sys_clk    ;       ; 5.792 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; da_clk1      ; sys_clk    ;       ; 3.204 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; da_data[*]   ; sys_clk    ; 6.168 ; 6.018 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  da_data[0]  ; sys_clk    ; 6.130 ; 5.834 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  da_data[1]  ; sys_clk    ; 6.150 ; 5.828 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  da_data[2]  ; sys_clk    ; 5.973 ; 5.770 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  da_data[3]  ; sys_clk    ; 6.113 ; 5.816 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  da_data[4]  ; sys_clk    ; 5.877 ; 5.628 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  da_data[5]  ; sys_clk    ; 6.052 ; 5.785 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  da_data[6]  ; sys_clk    ; 6.038 ; 5.828 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  da_data[7]  ; sys_clk    ; 5.945 ; 5.770 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  da_data[8]  ; sys_clk    ; 5.726 ; 5.585 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  da_data[9]  ; sys_clk    ; 6.168 ; 6.018 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; da_data1[*]  ; sys_clk    ; 6.308 ; 6.166 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  da_data1[0] ; sys_clk    ; 6.308 ; 6.166 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  da_data1[1] ; sys_clk    ; 5.799 ; 5.665 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  da_data1[2] ; sys_clk    ; 6.014 ; 5.783 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  da_data1[3] ; sys_clk    ; 5.649 ; 5.513 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  da_data1[4] ; sys_clk    ; 5.700 ; 5.499 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  da_data1[5] ; sys_clk    ; 5.701 ; 5.507 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  da_data1[6] ; sys_clk    ; 5.648 ; 5.463 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  da_data1[7] ; sys_clk    ; 5.722 ; 5.531 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  da_data1[8] ; sys_clk    ; 5.627 ; 5.431 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  da_data1[9] ; sys_clk    ; 5.614 ; 5.433 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; da_clk       ; sys_clk    ; 5.972 ;       ; Fall       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; da_clk1      ; sys_clk    ; 3.101 ;       ; Fall       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                              ;
+--------------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+--------------+------------+-------+-------+------------+---------------------------------------------------+
; da_clk       ; sys_clk    ;       ; 2.943 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; da_clk1      ; sys_clk    ;       ; 1.238 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; da_data[*]   ; sys_clk    ; 2.278 ; 2.415 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  da_data[0]  ; sys_clk    ; 2.414 ; 2.491 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  da_data[1]  ; sys_clk    ; 2.406 ; 2.483 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  da_data[2]  ; sys_clk    ; 2.386 ; 2.471 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  da_data[3]  ; sys_clk    ; 2.410 ; 2.481 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  da_data[4]  ; sys_clk    ; 2.342 ; 2.415 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  da_data[5]  ; sys_clk    ; 2.385 ; 2.476 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  da_data[6]  ; sys_clk    ; 2.390 ; 2.548 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  da_data[7]  ; sys_clk    ; 2.357 ; 2.510 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  da_data[8]  ; sys_clk    ; 2.278 ; 2.428 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  da_data[9]  ; sys_clk    ; 2.441 ; 2.628 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; da_data1[*]  ; sys_clk    ; 2.233 ; 2.305 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  da_data1[0] ; sys_clk    ; 2.571 ; 2.707 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  da_data1[1] ; sys_clk    ; 2.329 ; 2.411 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  da_data1[2] ; sys_clk    ; 2.412 ; 2.490 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  da_data1[3] ; sys_clk    ; 2.241 ; 2.318 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  da_data1[4] ; sys_clk    ; 2.276 ; 2.340 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  da_data1[5] ; sys_clk    ; 2.280 ; 2.345 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  da_data1[6] ; sys_clk    ; 2.255 ; 2.320 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  da_data1[7] ; sys_clk    ; 2.290 ; 2.359 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  da_data1[8] ; sys_clk    ; 2.245 ; 2.306 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  da_data1[9] ; sys_clk    ; 2.233 ; 2.305 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; da_clk       ; sys_clk    ; 3.288 ;       ; Fall       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; da_clk1      ; sys_clk    ; 1.280 ;       ; Fall       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; da_clk        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da_data[0]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da_data[1]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da_data[2]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da_data[3]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da_data[4]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da_data[5]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da_data[6]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da_data[7]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da_data[8]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da_data[9]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da_clk1       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da_data1[0]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da_data1[1]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da_data1[2]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da_data1[3]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da_data1[4]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da_data1[5]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da_data1[6]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da_data1[7]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da_data1[8]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da_data1[9]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; sys_rst_n               ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sys_clk                 ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; da_clk        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.09 V              ; -0.0043 V           ; 0.127 V                              ; 0.253 V                              ; 5.96e-09 s                  ; 5.64e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.09 V             ; -0.0043 V          ; 0.127 V                             ; 0.253 V                             ; 5.96e-09 s                 ; 5.64e-09 s                 ; Yes                       ; Yes                       ;
; da_data[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; da_data[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; da_data[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; da_data[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; da_data[4]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; da_data[5]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; da_data[6]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; da_data[7]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; da_data[8]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; da_data[9]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; da_clk1       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; da_data1[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; da_data1[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; da_data1[2]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; da_data1[3]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; da_data1[4]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; da_data1[5]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; da_data1[6]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; da_data1[7]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; da_data1[8]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; da_data1[9]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-09 V                   ; 3.18 V              ; -0.157 V            ; 0.147 V                              ; 0.259 V                              ; 2.81e-10 s                  ; 2.53e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-09 V                  ; 3.18 V             ; -0.157 V           ; 0.147 V                             ; 0.259 V                             ; 2.81e-10 s                 ; 2.53e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; da_clk        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.00172 V          ; 0.052 V                              ; 0.174 V                              ; 7.27e-09 s                  ; 7.12e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.00172 V         ; 0.052 V                             ; 0.174 V                             ; 7.27e-09 s                 ; 7.12e-09 s                 ; Yes                       ; Yes                       ;
; da_data[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; da_data[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; da_data[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; da_data[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; da_data[4]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; da_data[5]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; da_data[6]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; da_data[7]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; da_data[8]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; da_data[9]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; da_clk1       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; da_data1[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; da_data1[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; da_data1[2]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; da_data1[3]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; da_data1[4]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; da_data1[5]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; da_data1[6]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; da_data1[7]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; da_data1[8]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; da_data1[9]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.6e-07 V                    ; 3.13 V              ; -0.103 V            ; 0.164 V                              ; 0.134 V                              ; 3.14e-10 s                  ; 4.05e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.6e-07 V                   ; 3.13 V             ; -0.103 V           ; 0.164 V                             ; 0.134 V                             ; 3.14e-10 s                 ; 4.05e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; da_clk        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.47 V              ; -0.00847 V          ; 0.317 V                              ; 0.306 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.47 V             ; -0.00847 V         ; 0.317 V                             ; 0.306 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; da_data[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; da_data[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; da_data[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; da_data[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; da_data[4]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; da_data[5]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; da_data[6]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; da_data[7]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; da_data[8]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; da_data[9]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; da_clk1       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; da_data1[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; da_data1[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; da_data1[2]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; da_data1[3]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; da_data1[4]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; da_data1[5]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; da_data1[6]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; da_data1[7]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; da_data1[8]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; da_data1[9]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                   ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 73       ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                    ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 73       ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 9     ; 9    ;
; Unconstrained Output Ports      ; 22    ; 22   ;
; Unconstrained Output Port Paths ; 22    ; 22   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Tue Sep 29 19:09:03 2020
Info: Command: quartus_sta da -c da
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'da.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name sys_clk sys_clk
    Info (332110): create_generated_clock -source {u_pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name {u_pll|altpll_component|auto_generated|pll1|clk[0]} {u_pll|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 4.398
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.398               0.000 u_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.465
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.465               0.000 u_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 3.720
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.720               0.000 u_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.858               0.000 sys_clk 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 4.725
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.725               0.000 u_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.416
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.416               0.000 u_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 3.716
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.716               0.000 u_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.855               0.000 sys_clk 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 6.676
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.676               0.000 u_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.181
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.181               0.000 u_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 3.735
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.735               0.000 u_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.423               0.000 sys_clk 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4664 megabytes
    Info: Processing ended: Tue Sep 29 19:09:05 2020
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:03


