$date
	Fri Jul 22 11:48:26 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module sramtest $end
$var reg 2 ! addr [1:0] $end
$var reg 1 " clk $end
$var reg 1 # rd $end
$var reg 1 $ rst $end
$var reg 1 % wr $end
$scope module uut $end
$var wire 2 & addr [1:0] $end
$var wire 1 ' clk $end
$var wire 1 ( rd $end
$var wire 1 ) rst $end
$var wire 1 * wr $end
$var reg 16 + data [15:0] $end
$var integer 32 , i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b100 ,
bx +
0*
1)
1(
1'
bx &
0%
1$
1#
1"
bx !
$end
#40
0"
0'
#80
1"
1'
b1010000000001111 +
b1 !
b1 &
0$
0)
0#
0(
1%
1*
#120
0"
0'
#160
1"
1'
b1111111111111111 +
b10 !
b10 &
#200
0"
0'
#240
1"
1'
b1111 +
b11 !
b11 &
#280
0"
0'
#320
1"
1'
b100001100100001 +
b0 !
b0 &
#360
0"
0'
#400
b1010000000001111 +
1"
1'
b1 !
b1 &
1#
1(
0%
0*
#440
0"
0'
#480
b1111111111111111 +
1"
1'
b10 !
b10 &
#520
0"
0'
#560
b1111 +
1"
1'
b11 !
b11 &
#600
0"
0'
#640
1"
1'
