
Loading design for application trce from file xo3l_verilog_xo3l_verilog.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO3L-6900C
Package:     CABGA256
Performance: 5
Loading device for application trce from file 'xo3c6900.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.16.
Performance Hardware Data Status:   Preliminary    Version 37.5.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.0.240.2
Tue Feb 15 16:15:02 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o xo3l_verilog_xo3l_verilog.twr -gui -msgset C:/Users/Miguel Estrada/Documents/GitHub/project/xo3l/verilog/promote.xml xo3l_verilog_xo3l_verilog.ncd xo3l_verilog_xo3l_verilog.prf 
Design file:     xo3l_verilog_xo3l_verilog.ncd
Preference file: xo3l_verilog_xo3l_verilog.prf
Device,speed:    LCMXO3L-6900C,5
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

Based on the preference: FREQUENCY NET "CLKOP" 300.000000 MHz ;
A new generated preference: FREQUENCY NET "u_DPHY_TX_INST/u_oDDRx4/sclk" 75.000000 MHz ;
BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "PIXCLK_c" 50.000000 MHz ;
            1098 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 9.236ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              genblk4.u_colorbar_gen/linecnt[6]  (from PIXCLK_c +)
   Destination:    FF         Data in        genblk4.u_colorbar_gen/linecnt[10]  (to PIXCLK_c +)

   Delay:              10.614ns  (44.5% logic, 55.5% route), 12 logic levels.

 Constraint Details:

     10.614ns physical path delay genblk4.u_colorbar_gen/SLICE_170 to genblk4.u_colorbar_gen/SLICE_171 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 19.850ns) by 9.236ns

 Physical Path Details:

      Data path genblk4.u_colorbar_gen/SLICE_170 to genblk4.u_colorbar_gen/SLICE_171:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R22C23A.CLK to     R22C23A.Q0 genblk4.u_colorbar_gen/SLICE_170 (from PIXCLK_c)
ROUTE         3     1.407     R22C23A.Q0 to     R21C24B.B1 genblk4.u_colorbar_gen/linecnt[6]
CTOF_DEL    ---     0.452     R21C24B.B1 to     R21C24B.F1 genblk4.u_colorbar_gen/SLICE_382
ROUTE         1     0.885     R21C24B.F1 to     R21C24B.B0 genblk4.u_colorbar_gen/m15_i_a5_1_2_0
CTOF_DEL    ---     0.452     R21C24B.B0 to     R21C24B.F0 genblk4.u_colorbar_gen/SLICE_382
ROUTE         1     0.882     R21C24B.F0 to     R21C23C.B1 genblk4.u_colorbar_gen/N_8_0
CTOF_DEL    ---     0.452     R21C23C.B1 to     R21C23C.F1 genblk4.u_colorbar_gen/SLICE_377
ROUTE         1     0.384     R21C23C.F1 to     R21C23C.C0 genblk4.u_colorbar_gen/un2_linecnt_cry_0_0_RNO_0
CTOF_DEL    ---     0.452     R21C23C.C0 to     R21C23C.F0 genblk4.u_colorbar_gen/SLICE_377
ROUTE         1     1.149     R21C23C.F0 to     R22C24A.A0 genblk4.u_colorbar_gen/un38_N_5_mux
C0TOFCO_DE  ---     0.905     R22C24A.A0 to    R22C24A.FCO genblk4.u_colorbar_gen/SLICE_5
ROUTE         1     0.000    R22C24A.FCO to    R22C24B.FCI genblk4.u_colorbar_gen/un2_linecnt_cry_0
FCITOFCO_D  ---     0.146    R22C24B.FCI to    R22C24B.FCO genblk4.u_colorbar_gen/SLICE_4
ROUTE         1     0.000    R22C24B.FCO to    R22C24C.FCI genblk4.u_colorbar_gen/un2_linecnt_cry_2
FCITOFCO_D  ---     0.146    R22C24C.FCI to    R22C24C.FCO genblk4.u_colorbar_gen/SLICE_3
ROUTE         1     0.000    R22C24C.FCO to    R22C24D.FCI genblk4.u_colorbar_gen/un2_linecnt_cry_4
FCITOFCO_D  ---     0.146    R22C24D.FCI to    R22C24D.FCO genblk4.u_colorbar_gen/SLICE_2
ROUTE         1     0.000    R22C24D.FCO to    R22C25A.FCI genblk4.u_colorbar_gen/un2_linecnt_cry_6
FCITOFCO_D  ---     0.146    R22C25A.FCI to    R22C25A.FCO genblk4.u_colorbar_gen/SLICE_1
ROUTE         1     0.000    R22C25A.FCO to    R22C25B.FCI genblk4.u_colorbar_gen/un2_linecnt_cry_8
FCITOF1_DE  ---     0.569    R22C25B.FCI to     R22C25B.F1 genblk4.u_colorbar_gen/SLICE_0
ROUTE         1     1.180     R22C25B.F1 to     R21C23B.B0 genblk4.u_colorbar_gen/un2_linecnt_cry_9_0_S1
CTOF_DEL    ---     0.452     R21C23B.B0 to     R21C23B.F0 genblk4.u_colorbar_gen/SLICE_171
ROUTE         1     0.000     R21C23B.F0 to    R21C23B.DI0 genblk4.u_colorbar_gen/un65_linecnt[10] (to PIXCLK_c)
                  --------
                   10.614   (44.5% logic, 55.5% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path PIXCLK to genblk4.u_colorbar_gen/SLICE_170:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        32     2.315       C8.PADDI to    R22C23A.CLK PIXCLK_c
                  --------
                    2.315   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIXCLK to genblk4.u_colorbar_gen/SLICE_171:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        32     2.315       C8.PADDI to    R21C23B.CLK PIXCLK_c
                  --------
                    2.315   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 9.469ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              genblk4.u_colorbar_gen/linecnt[8]  (from PIXCLK_c +)
   Destination:    FF         Data in        genblk4.u_colorbar_gen/linecnt[10]  (to PIXCLK_c +)

   Delay:              10.381ns  (41.2% logic, 58.8% route), 11 logic levels.

 Constraint Details:

     10.381ns physical path delay genblk4.u_colorbar_gen/SLICE_170 to genblk4.u_colorbar_gen/SLICE_171 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 19.850ns) by 9.469ns

 Physical Path Details:

      Data path genblk4.u_colorbar_gen/SLICE_170 to genblk4.u_colorbar_gen/SLICE_171:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R22C23A.CLK to     R22C23A.Q1 genblk4.u_colorbar_gen/SLICE_170 (from PIXCLK_c)
ROUTE         6     2.155     R22C23A.Q1 to     R21C22B.B0 genblk4.u_colorbar_gen/linecnt[8]
CTOF_DEL    ---     0.452     R21C22B.B0 to     R21C22B.F0 genblk4.u_colorbar_gen/SLICE_380
ROUTE        10     1.238     R21C22B.F0 to     R21C23C.A1 genblk4.u_colorbar_gen/un1_linecnt_i_o6
CTOF_DEL    ---     0.452     R21C23C.A1 to     R21C23C.F1 genblk4.u_colorbar_gen/SLICE_377
ROUTE         1     0.384     R21C23C.F1 to     R21C23C.C0 genblk4.u_colorbar_gen/un2_linecnt_cry_0_0_RNO_0
CTOF_DEL    ---     0.452     R21C23C.C0 to     R21C23C.F0 genblk4.u_colorbar_gen/SLICE_377
ROUTE         1     1.149     R21C23C.F0 to     R22C24A.A0 genblk4.u_colorbar_gen/un38_N_5_mux
C0TOFCO_DE  ---     0.905     R22C24A.A0 to    R22C24A.FCO genblk4.u_colorbar_gen/SLICE_5
ROUTE         1     0.000    R22C24A.FCO to    R22C24B.FCI genblk4.u_colorbar_gen/un2_linecnt_cry_0
FCITOFCO_D  ---     0.146    R22C24B.FCI to    R22C24B.FCO genblk4.u_colorbar_gen/SLICE_4
ROUTE         1     0.000    R22C24B.FCO to    R22C24C.FCI genblk4.u_colorbar_gen/un2_linecnt_cry_2
FCITOFCO_D  ---     0.146    R22C24C.FCI to    R22C24C.FCO genblk4.u_colorbar_gen/SLICE_3
ROUTE         1     0.000    R22C24C.FCO to    R22C24D.FCI genblk4.u_colorbar_gen/un2_linecnt_cry_4
FCITOFCO_D  ---     0.146    R22C24D.FCI to    R22C24D.FCO genblk4.u_colorbar_gen/SLICE_2
ROUTE         1     0.000    R22C24D.FCO to    R22C25A.FCI genblk4.u_colorbar_gen/un2_linecnt_cry_6
FCITOFCO_D  ---     0.146    R22C25A.FCI to    R22C25A.FCO genblk4.u_colorbar_gen/SLICE_1
ROUTE         1     0.000    R22C25A.FCO to    R22C25B.FCI genblk4.u_colorbar_gen/un2_linecnt_cry_8
FCITOF1_DE  ---     0.569    R22C25B.FCI to     R22C25B.F1 genblk4.u_colorbar_gen/SLICE_0
ROUTE         1     1.180     R22C25B.F1 to     R21C23B.B0 genblk4.u_colorbar_gen/un2_linecnt_cry_9_0_S1
CTOF_DEL    ---     0.452     R21C23B.B0 to     R21C23B.F0 genblk4.u_colorbar_gen/SLICE_171
ROUTE         1     0.000     R21C23B.F0 to    R21C23B.DI0 genblk4.u_colorbar_gen/un65_linecnt[10] (to PIXCLK_c)
                  --------
                   10.381   (41.2% logic, 58.8% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path PIXCLK to genblk4.u_colorbar_gen/SLICE_170:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        32     2.315       C8.PADDI to    R22C23A.CLK PIXCLK_c
                  --------
                    2.315   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIXCLK to genblk4.u_colorbar_gen/SLICE_171:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        32     2.315       C8.PADDI to    R21C23B.CLK PIXCLK_c
                  --------
                    2.315   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 9.540ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              genblk4.u_colorbar_gen/linecnt[1]  (from PIXCLK_c +)
   Destination:    FF         Data in        genblk4.u_colorbar_gen/linecnt[10]  (to PIXCLK_c +)

   Delay:              10.310ns  (45.8% logic, 54.2% route), 12 logic levels.

 Constraint Details:

     10.310ns physical path delay genblk4.u_colorbar_gen/SLICE_168 to genblk4.u_colorbar_gen/SLICE_171 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 19.850ns) by 9.540ns

 Physical Path Details:

      Data path genblk4.u_colorbar_gen/SLICE_168 to genblk4.u_colorbar_gen/SLICE_171:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R22C23D.CLK to     R22C23D.Q1 genblk4.u_colorbar_gen/SLICE_168 (from PIXCLK_c)
ROUTE         5     1.604     R22C23D.Q1 to     R21C24A.A1 genblk4.u_colorbar_gen/linecnt[1]
CTOF_DEL    ---     0.452     R21C24A.A1 to     R21C24A.F1 genblk4.u_colorbar_gen/SLICE_431
ROUTE         1     0.384     R21C24A.F1 to     R21C24B.C0 genblk4.u_colorbar_gen/un2_linecnt_cry_0_0_RNO_3
CTOF_DEL    ---     0.452     R21C24B.C0 to     R21C24B.F0 genblk4.u_colorbar_gen/SLICE_382
ROUTE         1     0.882     R21C24B.F0 to     R21C23C.B1 genblk4.u_colorbar_gen/N_8_0
CTOF_DEL    ---     0.452     R21C23C.B1 to     R21C23C.F1 genblk4.u_colorbar_gen/SLICE_377
ROUTE         1     0.384     R21C23C.F1 to     R21C23C.C0 genblk4.u_colorbar_gen/un2_linecnt_cry_0_0_RNO_0
CTOF_DEL    ---     0.452     R21C23C.C0 to     R21C23C.F0 genblk4.u_colorbar_gen/SLICE_377
ROUTE         1     1.149     R21C23C.F0 to     R22C24A.A0 genblk4.u_colorbar_gen/un38_N_5_mux
C0TOFCO_DE  ---     0.905     R22C24A.A0 to    R22C24A.FCO genblk4.u_colorbar_gen/SLICE_5
ROUTE         1     0.000    R22C24A.FCO to    R22C24B.FCI genblk4.u_colorbar_gen/un2_linecnt_cry_0
FCITOFCO_D  ---     0.146    R22C24B.FCI to    R22C24B.FCO genblk4.u_colorbar_gen/SLICE_4
ROUTE         1     0.000    R22C24B.FCO to    R22C24C.FCI genblk4.u_colorbar_gen/un2_linecnt_cry_2
FCITOFCO_D  ---     0.146    R22C24C.FCI to    R22C24C.FCO genblk4.u_colorbar_gen/SLICE_3
ROUTE         1     0.000    R22C24C.FCO to    R22C24D.FCI genblk4.u_colorbar_gen/un2_linecnt_cry_4
FCITOFCO_D  ---     0.146    R22C24D.FCI to    R22C24D.FCO genblk4.u_colorbar_gen/SLICE_2
ROUTE         1     0.000    R22C24D.FCO to    R22C25A.FCI genblk4.u_colorbar_gen/un2_linecnt_cry_6
FCITOFCO_D  ---     0.146    R22C25A.FCI to    R22C25A.FCO genblk4.u_colorbar_gen/SLICE_1
ROUTE         1     0.000    R22C25A.FCO to    R22C25B.FCI genblk4.u_colorbar_gen/un2_linecnt_cry_8
FCITOF1_DE  ---     0.569    R22C25B.FCI to     R22C25B.F1 genblk4.u_colorbar_gen/SLICE_0
ROUTE         1     1.180     R22C25B.F1 to     R21C23B.B0 genblk4.u_colorbar_gen/un2_linecnt_cry_9_0_S1
CTOF_DEL    ---     0.452     R21C23B.B0 to     R21C23B.F0 genblk4.u_colorbar_gen/SLICE_171
ROUTE         1     0.000     R21C23B.F0 to    R21C23B.DI0 genblk4.u_colorbar_gen/un65_linecnt[10] (to PIXCLK_c)
                  --------
                   10.310   (45.8% logic, 54.2% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path PIXCLK to genblk4.u_colorbar_gen/SLICE_168:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        32     2.315       C8.PADDI to    R22C23D.CLK PIXCLK_c
                  --------
                    2.315   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIXCLK to genblk4.u_colorbar_gen/SLICE_171:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        32     2.315       C8.PADDI to    R21C23B.CLK PIXCLK_c
                  --------
                    2.315   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 9.564ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              genblk4.u_colorbar_gen/linecnt[4]  (from PIXCLK_c +)
   Destination:    FF         Data in        genblk4.u_colorbar_gen/linecnt[10]  (to PIXCLK_c +)

   Delay:              10.286ns  (46.0% logic, 54.0% route), 12 logic levels.

 Constraint Details:

     10.286ns physical path delay genblk4.u_colorbar_gen/SLICE_169 to genblk4.u_colorbar_gen/SLICE_171 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 19.850ns) by 9.564ns

 Physical Path Details:

      Data path genblk4.u_colorbar_gen/SLICE_169 to genblk4.u_colorbar_gen/SLICE_171:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R22C23C.CLK to     R22C23C.Q1 genblk4.u_colorbar_gen/SLICE_169 (from PIXCLK_c)
ROUTE         5     1.079     R22C23C.Q1 to     R21C24B.D1 genblk4.u_colorbar_gen/linecnt[4]
CTOF_DEL    ---     0.452     R21C24B.D1 to     R21C24B.F1 genblk4.u_colorbar_gen/SLICE_382
ROUTE         1     0.885     R21C24B.F1 to     R21C24B.B0 genblk4.u_colorbar_gen/m15_i_a5_1_2_0
CTOF_DEL    ---     0.452     R21C24B.B0 to     R21C24B.F0 genblk4.u_colorbar_gen/SLICE_382
ROUTE         1     0.882     R21C24B.F0 to     R21C23C.B1 genblk4.u_colorbar_gen/N_8_0
CTOF_DEL    ---     0.452     R21C23C.B1 to     R21C23C.F1 genblk4.u_colorbar_gen/SLICE_377
ROUTE         1     0.384     R21C23C.F1 to     R21C23C.C0 genblk4.u_colorbar_gen/un2_linecnt_cry_0_0_RNO_0
CTOF_DEL    ---     0.452     R21C23C.C0 to     R21C23C.F0 genblk4.u_colorbar_gen/SLICE_377
ROUTE         1     1.149     R21C23C.F0 to     R22C24A.A0 genblk4.u_colorbar_gen/un38_N_5_mux
C0TOFCO_DE  ---     0.905     R22C24A.A0 to    R22C24A.FCO genblk4.u_colorbar_gen/SLICE_5
ROUTE         1     0.000    R22C24A.FCO to    R22C24B.FCI genblk4.u_colorbar_gen/un2_linecnt_cry_0
FCITOFCO_D  ---     0.146    R22C24B.FCI to    R22C24B.FCO genblk4.u_colorbar_gen/SLICE_4
ROUTE         1     0.000    R22C24B.FCO to    R22C24C.FCI genblk4.u_colorbar_gen/un2_linecnt_cry_2
FCITOFCO_D  ---     0.146    R22C24C.FCI to    R22C24C.FCO genblk4.u_colorbar_gen/SLICE_3
ROUTE         1     0.000    R22C24C.FCO to    R22C24D.FCI genblk4.u_colorbar_gen/un2_linecnt_cry_4
FCITOFCO_D  ---     0.146    R22C24D.FCI to    R22C24D.FCO genblk4.u_colorbar_gen/SLICE_2
ROUTE         1     0.000    R22C24D.FCO to    R22C25A.FCI genblk4.u_colorbar_gen/un2_linecnt_cry_6
FCITOFCO_D  ---     0.146    R22C25A.FCI to    R22C25A.FCO genblk4.u_colorbar_gen/SLICE_1
ROUTE         1     0.000    R22C25A.FCO to    R22C25B.FCI genblk4.u_colorbar_gen/un2_linecnt_cry_8
FCITOF1_DE  ---     0.569    R22C25B.FCI to     R22C25B.F1 genblk4.u_colorbar_gen/SLICE_0
ROUTE         1     1.180     R22C25B.F1 to     R21C23B.B0 genblk4.u_colorbar_gen/un2_linecnt_cry_9_0_S1
CTOF_DEL    ---     0.452     R21C23B.B0 to     R21C23B.F0 genblk4.u_colorbar_gen/SLICE_171
ROUTE         1     0.000     R21C23B.F0 to    R21C23B.DI0 genblk4.u_colorbar_gen/un65_linecnt[10] (to PIXCLK_c)
                  --------
                   10.286   (46.0% logic, 54.0% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path PIXCLK to genblk4.u_colorbar_gen/SLICE_169:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        32     2.315       C8.PADDI to    R22C23C.CLK PIXCLK_c
                  --------
                    2.315   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIXCLK to genblk4.u_colorbar_gen/SLICE_171:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        32     2.315       C8.PADDI to    R21C23B.CLK PIXCLK_c
                  --------
                    2.315   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 9.759ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              genblk4.u_colorbar_gen/linecnt[10]  (from PIXCLK_c +)
   Destination:    FF         Data in        genblk4.u_colorbar_gen/linecnt[10]  (to PIXCLK_c +)

   Delay:              10.091ns  (46.8% logic, 53.2% route), 12 logic levels.

 Constraint Details:

     10.091ns physical path delay genblk4.u_colorbar_gen/SLICE_171 to genblk4.u_colorbar_gen/SLICE_171 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 19.850ns) by 9.759ns

 Physical Path Details:

      Data path genblk4.u_colorbar_gen/SLICE_171 to genblk4.u_colorbar_gen/SLICE_171:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R21C23B.CLK to     R21C23B.Q0 genblk4.u_colorbar_gen/SLICE_171 (from PIXCLK_c)
ROUTE         6     0.884     R21C23B.Q0 to     R21C24B.A1 genblk4.u_colorbar_gen/linecnt[10]
CTOF_DEL    ---     0.452     R21C24B.A1 to     R21C24B.F1 genblk4.u_colorbar_gen/SLICE_382
ROUTE         1     0.885     R21C24B.F1 to     R21C24B.B0 genblk4.u_colorbar_gen/m15_i_a5_1_2_0
CTOF_DEL    ---     0.452     R21C24B.B0 to     R21C24B.F0 genblk4.u_colorbar_gen/SLICE_382
ROUTE         1     0.882     R21C24B.F0 to     R21C23C.B1 genblk4.u_colorbar_gen/N_8_0
CTOF_DEL    ---     0.452     R21C23C.B1 to     R21C23C.F1 genblk4.u_colorbar_gen/SLICE_377
ROUTE         1     0.384     R21C23C.F1 to     R21C23C.C0 genblk4.u_colorbar_gen/un2_linecnt_cry_0_0_RNO_0
CTOF_DEL    ---     0.452     R21C23C.C0 to     R21C23C.F0 genblk4.u_colorbar_gen/SLICE_377
ROUTE         1     1.149     R21C23C.F0 to     R22C24A.A0 genblk4.u_colorbar_gen/un38_N_5_mux
C0TOFCO_DE  ---     0.905     R22C24A.A0 to    R22C24A.FCO genblk4.u_colorbar_gen/SLICE_5
ROUTE         1     0.000    R22C24A.FCO to    R22C24B.FCI genblk4.u_colorbar_gen/un2_linecnt_cry_0
FCITOFCO_D  ---     0.146    R22C24B.FCI to    R22C24B.FCO genblk4.u_colorbar_gen/SLICE_4
ROUTE         1     0.000    R22C24B.FCO to    R22C24C.FCI genblk4.u_colorbar_gen/un2_linecnt_cry_2
FCITOFCO_D  ---     0.146    R22C24C.FCI to    R22C24C.FCO genblk4.u_colorbar_gen/SLICE_3
ROUTE         1     0.000    R22C24C.FCO to    R22C24D.FCI genblk4.u_colorbar_gen/un2_linecnt_cry_4
FCITOFCO_D  ---     0.146    R22C24D.FCI to    R22C24D.FCO genblk4.u_colorbar_gen/SLICE_2
ROUTE         1     0.000    R22C24D.FCO to    R22C25A.FCI genblk4.u_colorbar_gen/un2_linecnt_cry_6
FCITOFCO_D  ---     0.146    R22C25A.FCI to    R22C25A.FCO genblk4.u_colorbar_gen/SLICE_1
ROUTE         1     0.000    R22C25A.FCO to    R22C25B.FCI genblk4.u_colorbar_gen/un2_linecnt_cry_8
FCITOF1_DE  ---     0.569    R22C25B.FCI to     R22C25B.F1 genblk4.u_colorbar_gen/SLICE_0
ROUTE         1     1.180     R22C25B.F1 to     R21C23B.B0 genblk4.u_colorbar_gen/un2_linecnt_cry_9_0_S1
CTOF_DEL    ---     0.452     R21C23B.B0 to     R21C23B.F0 genblk4.u_colorbar_gen/SLICE_171
ROUTE         1     0.000     R21C23B.F0 to    R21C23B.DI0 genblk4.u_colorbar_gen/un65_linecnt[10] (to PIXCLK_c)
                  --------
                   10.091   (46.8% logic, 53.2% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path PIXCLK to genblk4.u_colorbar_gen/SLICE_171:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        32     2.315       C8.PADDI to    R21C23B.CLK PIXCLK_c
                  --------
                    2.315   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIXCLK to genblk4.u_colorbar_gen/SLICE_171:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        32     2.315       C8.PADDI to    R21C23B.CLK PIXCLK_c
                  --------
                    2.315   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 9.879ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              genblk4.u_colorbar_gen/linecnt[0]  (from PIXCLK_c +)
   Destination:    FF         Data in        genblk4.u_colorbar_gen/linecnt[10]  (to PIXCLK_c +)

   Delay:               9.971ns  (47.4% logic, 52.6% route), 12 logic levels.

 Constraint Details:

      9.971ns physical path delay genblk4.u_colorbar_gen/SLICE_168 to genblk4.u_colorbar_gen/SLICE_171 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 19.850ns) by 9.879ns

 Physical Path Details:

      Data path genblk4.u_colorbar_gen/SLICE_168 to genblk4.u_colorbar_gen/SLICE_171:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R22C23D.CLK to     R22C23D.Q0 genblk4.u_colorbar_gen/SLICE_168 (from PIXCLK_c)
ROUTE         3     1.265     R22C23D.Q0 to     R21C24A.B1 genblk4.u_colorbar_gen/linecnt[0]
CTOF_DEL    ---     0.452     R21C24A.B1 to     R21C24A.F1 genblk4.u_colorbar_gen/SLICE_431
ROUTE         1     0.384     R21C24A.F1 to     R21C24B.C0 genblk4.u_colorbar_gen/un2_linecnt_cry_0_0_RNO_3
CTOF_DEL    ---     0.452     R21C24B.C0 to     R21C24B.F0 genblk4.u_colorbar_gen/SLICE_382
ROUTE         1     0.882     R21C24B.F0 to     R21C23C.B1 genblk4.u_colorbar_gen/N_8_0
CTOF_DEL    ---     0.452     R21C23C.B1 to     R21C23C.F1 genblk4.u_colorbar_gen/SLICE_377
ROUTE         1     0.384     R21C23C.F1 to     R21C23C.C0 genblk4.u_colorbar_gen/un2_linecnt_cry_0_0_RNO_0
CTOF_DEL    ---     0.452     R21C23C.C0 to     R21C23C.F0 genblk4.u_colorbar_gen/SLICE_377
ROUTE         1     1.149     R21C23C.F0 to     R22C24A.A0 genblk4.u_colorbar_gen/un38_N_5_mux
C0TOFCO_DE  ---     0.905     R22C24A.A0 to    R22C24A.FCO genblk4.u_colorbar_gen/SLICE_5
ROUTE         1     0.000    R22C24A.FCO to    R22C24B.FCI genblk4.u_colorbar_gen/un2_linecnt_cry_0
FCITOFCO_D  ---     0.146    R22C24B.FCI to    R22C24B.FCO genblk4.u_colorbar_gen/SLICE_4
ROUTE         1     0.000    R22C24B.FCO to    R22C24C.FCI genblk4.u_colorbar_gen/un2_linecnt_cry_2
FCITOFCO_D  ---     0.146    R22C24C.FCI to    R22C24C.FCO genblk4.u_colorbar_gen/SLICE_3
ROUTE         1     0.000    R22C24C.FCO to    R22C24D.FCI genblk4.u_colorbar_gen/un2_linecnt_cry_4
FCITOFCO_D  ---     0.146    R22C24D.FCI to    R22C24D.FCO genblk4.u_colorbar_gen/SLICE_2
ROUTE         1     0.000    R22C24D.FCO to    R22C25A.FCI genblk4.u_colorbar_gen/un2_linecnt_cry_6
FCITOFCO_D  ---     0.146    R22C25A.FCI to    R22C25A.FCO genblk4.u_colorbar_gen/SLICE_1
ROUTE         1     0.000    R22C25A.FCO to    R22C25B.FCI genblk4.u_colorbar_gen/un2_linecnt_cry_8
FCITOF1_DE  ---     0.569    R22C25B.FCI to     R22C25B.F1 genblk4.u_colorbar_gen/SLICE_0
ROUTE         1     1.180     R22C25B.F1 to     R21C23B.B0 genblk4.u_colorbar_gen/un2_linecnt_cry_9_0_S1
CTOF_DEL    ---     0.452     R21C23B.B0 to     R21C23B.F0 genblk4.u_colorbar_gen/SLICE_171
ROUTE         1     0.000     R21C23B.F0 to    R21C23B.DI0 genblk4.u_colorbar_gen/un65_linecnt[10] (to PIXCLK_c)
                  --------
                    9.971   (47.4% logic, 52.6% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path PIXCLK to genblk4.u_colorbar_gen/SLICE_168:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        32     2.315       C8.PADDI to    R22C23D.CLK PIXCLK_c
                  --------
                    2.315   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIXCLK to genblk4.u_colorbar_gen/SLICE_171:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        32     2.315       C8.PADDI to    R21C23B.CLK PIXCLK_c
                  --------
                    2.315   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 9.884ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              genblk4.u_colorbar_gen/linecnt[6]  (from PIXCLK_c +)
   Destination:    FF         Data in        genblk4.u_colorbar_gen/linecnt[8]  (to PIXCLK_c +)

   Delay:               9.966ns  (46.0% logic, 54.0% route), 11 logic levels.

 Constraint Details:

      9.966ns physical path delay genblk4.u_colorbar_gen/SLICE_170 to genblk4.u_colorbar_gen/SLICE_170 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 19.850ns) by 9.884ns

 Physical Path Details:

      Data path genblk4.u_colorbar_gen/SLICE_170 to genblk4.u_colorbar_gen/SLICE_170:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R22C23A.CLK to     R22C23A.Q0 genblk4.u_colorbar_gen/SLICE_170 (from PIXCLK_c)
ROUTE         3     1.407     R22C23A.Q0 to     R21C24B.B1 genblk4.u_colorbar_gen/linecnt[6]
CTOF_DEL    ---     0.452     R21C24B.B1 to     R21C24B.F1 genblk4.u_colorbar_gen/SLICE_382
ROUTE         1     0.885     R21C24B.F1 to     R21C24B.B0 genblk4.u_colorbar_gen/m15_i_a5_1_2_0
CTOF_DEL    ---     0.452     R21C24B.B0 to     R21C24B.F0 genblk4.u_colorbar_gen/SLICE_382
ROUTE         1     0.882     R21C24B.F0 to     R21C23C.B1 genblk4.u_colorbar_gen/N_8_0
CTOF_DEL    ---     0.452     R21C23C.B1 to     R21C23C.F1 genblk4.u_colorbar_gen/SLICE_377
ROUTE         1     0.384     R21C23C.F1 to     R21C23C.C0 genblk4.u_colorbar_gen/un2_linecnt_cry_0_0_RNO_0
CTOF_DEL    ---     0.452     R21C23C.C0 to     R21C23C.F0 genblk4.u_colorbar_gen/SLICE_377
ROUTE         1     1.149     R21C23C.F0 to     R22C24A.A0 genblk4.u_colorbar_gen/un38_N_5_mux
C0TOFCO_DE  ---     0.905     R22C24A.A0 to    R22C24A.FCO genblk4.u_colorbar_gen/SLICE_5
ROUTE         1     0.000    R22C24A.FCO to    R22C24B.FCI genblk4.u_colorbar_gen/un2_linecnt_cry_0
FCITOFCO_D  ---     0.146    R22C24B.FCI to    R22C24B.FCO genblk4.u_colorbar_gen/SLICE_4
ROUTE         1     0.000    R22C24B.FCO to    R22C24C.FCI genblk4.u_colorbar_gen/un2_linecnt_cry_2
FCITOFCO_D  ---     0.146    R22C24C.FCI to    R22C24C.FCO genblk4.u_colorbar_gen/SLICE_3
ROUTE         1     0.000    R22C24C.FCO to    R22C24D.FCI genblk4.u_colorbar_gen/un2_linecnt_cry_4
FCITOFCO_D  ---     0.146    R22C24D.FCI to    R22C24D.FCO genblk4.u_colorbar_gen/SLICE_2
ROUTE         1     0.000    R22C24D.FCO to    R22C25A.FCI genblk4.u_colorbar_gen/un2_linecnt_cry_6
FCITOF1_DE  ---     0.569    R22C25A.FCI to     R22C25A.F1 genblk4.u_colorbar_gen/SLICE_1
ROUTE         1     0.678     R22C25A.F1 to     R22C23A.C1 genblk4.u_colorbar_gen/un2_linecnt_cry_7_0_S1
CTOF_DEL    ---     0.452     R22C23A.C1 to     R22C23A.F1 genblk4.u_colorbar_gen/SLICE_170
ROUTE         1     0.000     R22C23A.F1 to    R22C23A.DI1 genblk4.u_colorbar_gen/un65_linecnt[8] (to PIXCLK_c)
                  --------
                    9.966   (46.0% logic, 54.0% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path PIXCLK to genblk4.u_colorbar_gen/SLICE_170:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        32     2.315       C8.PADDI to    R22C23A.CLK PIXCLK_c
                  --------
                    2.315   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIXCLK to genblk4.u_colorbar_gen/SLICE_170:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        32     2.315       C8.PADDI to    R22C23A.CLK PIXCLK_c
                  --------
                    2.315   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 9.981ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              genblk4.u_colorbar_gen/linecnt[6]  (from PIXCLK_c +)
   Destination:    FF         Data in        genblk4.u_colorbar_gen/linecnt[4]  (to PIXCLK_c +)

   Delay:               9.869ns  (43.5% logic, 56.5% route), 9 logic levels.

 Constraint Details:

      9.869ns physical path delay genblk4.u_colorbar_gen/SLICE_170 to genblk4.u_colorbar_gen/SLICE_169 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 19.850ns) by 9.981ns

 Physical Path Details:

      Data path genblk4.u_colorbar_gen/SLICE_170 to genblk4.u_colorbar_gen/SLICE_169:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R22C23A.CLK to     R22C23A.Q0 genblk4.u_colorbar_gen/SLICE_170 (from PIXCLK_c)
ROUTE         3     1.407     R22C23A.Q0 to     R21C24B.B1 genblk4.u_colorbar_gen/linecnt[6]
CTOF_DEL    ---     0.452     R21C24B.B1 to     R21C24B.F1 genblk4.u_colorbar_gen/SLICE_382
ROUTE         1     0.885     R21C24B.F1 to     R21C24B.B0 genblk4.u_colorbar_gen/m15_i_a5_1_2_0
CTOF_DEL    ---     0.452     R21C24B.B0 to     R21C24B.F0 genblk4.u_colorbar_gen/SLICE_382
ROUTE         1     0.882     R21C24B.F0 to     R21C23C.B1 genblk4.u_colorbar_gen/N_8_0
CTOF_DEL    ---     0.452     R21C23C.B1 to     R21C23C.F1 genblk4.u_colorbar_gen/SLICE_377
ROUTE         1     0.384     R21C23C.F1 to     R21C23C.C0 genblk4.u_colorbar_gen/un2_linecnt_cry_0_0_RNO_0
CTOF_DEL    ---     0.452     R21C23C.C0 to     R21C23C.F0 genblk4.u_colorbar_gen/SLICE_377
ROUTE         1     1.149     R21C23C.F0 to     R22C24A.A0 genblk4.u_colorbar_gen/un38_N_5_mux
C0TOFCO_DE  ---     0.905     R22C24A.A0 to    R22C24A.FCO genblk4.u_colorbar_gen/SLICE_5
ROUTE         1     0.000    R22C24A.FCO to    R22C24B.FCI genblk4.u_colorbar_gen/un2_linecnt_cry_0
FCITOFCO_D  ---     0.146    R22C24B.FCI to    R22C24B.FCO genblk4.u_colorbar_gen/SLICE_4
ROUTE         1     0.000    R22C24B.FCO to    R22C24C.FCI genblk4.u_colorbar_gen/un2_linecnt_cry_2
FCITOF1_DE  ---     0.569    R22C24C.FCI to     R22C24C.F1 genblk4.u_colorbar_gen/SLICE_3
ROUTE         1     0.873     R22C24C.F1 to     R22C23C.A1 genblk4.u_colorbar_gen/un2_linecnt_cry_3_0_S1
CTOF_DEL    ---     0.452     R22C23C.A1 to     R22C23C.F1 genblk4.u_colorbar_gen/SLICE_169
ROUTE         1     0.000     R22C23C.F1 to    R22C23C.DI1 genblk4.u_colorbar_gen/un65_linecnt[4] (to PIXCLK_c)
                  --------
                    9.869   (43.5% logic, 56.5% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path PIXCLK to genblk4.u_colorbar_gen/SLICE_170:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        32     2.315       C8.PADDI to    R22C23A.CLK PIXCLK_c
                  --------
                    2.315   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIXCLK to genblk4.u_colorbar_gen/SLICE_169:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        32     2.315       C8.PADDI to    R22C23C.CLK PIXCLK_c
                  --------
                    2.315   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 10.033ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              genblk4.u_colorbar_gen/linecnt[6]  (from PIXCLK_c +)
   Destination:    FF         Data in        genblk4.u_colorbar_gen/linecnt[3]  (to PIXCLK_c +)

   Delay:               9.817ns  (43.2% logic, 56.8% route), 9 logic levels.

 Constraint Details:

      9.817ns physical path delay genblk4.u_colorbar_gen/SLICE_170 to genblk4.u_colorbar_gen/SLICE_169 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 19.850ns) by 10.033ns

 Physical Path Details:

      Data path genblk4.u_colorbar_gen/SLICE_170 to genblk4.u_colorbar_gen/SLICE_169:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R22C23A.CLK to     R22C23A.Q0 genblk4.u_colorbar_gen/SLICE_170 (from PIXCLK_c)
ROUTE         3     1.407     R22C23A.Q0 to     R21C24B.B1 genblk4.u_colorbar_gen/linecnt[6]
CTOF_DEL    ---     0.452     R21C24B.B1 to     R21C24B.F1 genblk4.u_colorbar_gen/SLICE_382
ROUTE         1     0.885     R21C24B.F1 to     R21C24B.B0 genblk4.u_colorbar_gen/m15_i_a5_1_2_0
CTOF_DEL    ---     0.452     R21C24B.B0 to     R21C24B.F0 genblk4.u_colorbar_gen/SLICE_382
ROUTE         1     0.882     R21C24B.F0 to     R21C23C.B1 genblk4.u_colorbar_gen/N_8_0
CTOF_DEL    ---     0.452     R21C23C.B1 to     R21C23C.F1 genblk4.u_colorbar_gen/SLICE_377
ROUTE         1     0.384     R21C23C.F1 to     R21C23C.C0 genblk4.u_colorbar_gen/un2_linecnt_cry_0_0_RNO_0
CTOF_DEL    ---     0.452     R21C23C.C0 to     R21C23C.F0 genblk4.u_colorbar_gen/SLICE_377
ROUTE         1     1.149     R21C23C.F0 to     R22C24A.A0 genblk4.u_colorbar_gen/un38_N_5_mux
C0TOFCO_DE  ---     0.905     R22C24A.A0 to    R22C24A.FCO genblk4.u_colorbar_gen/SLICE_5
ROUTE         1     0.000    R22C24A.FCO to    R22C24B.FCI genblk4.u_colorbar_gen/un2_linecnt_cry_0
FCITOFCO_D  ---     0.146    R22C24B.FCI to    R22C24B.FCO genblk4.u_colorbar_gen/SLICE_4
ROUTE         1     0.000    R22C24B.FCO to    R22C24C.FCI genblk4.u_colorbar_gen/un2_linecnt_cry_2
FCITOF0_DE  ---     0.517    R22C24C.FCI to     R22C24C.F0 genblk4.u_colorbar_gen/SLICE_3
ROUTE         1     0.873     R22C24C.F0 to     R22C23C.A0 genblk4.u_colorbar_gen/un2_linecnt_cry_3_0_S0
CTOF_DEL    ---     0.452     R22C23C.A0 to     R22C23C.F0 genblk4.u_colorbar_gen/SLICE_169
ROUTE         1     0.000     R22C23C.F0 to    R22C23C.DI0 genblk4.u_colorbar_gen/un65_linecnt[3] (to PIXCLK_c)
                  --------
                    9.817   (43.2% logic, 56.8% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path PIXCLK to genblk4.u_colorbar_gen/SLICE_170:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        32     2.315       C8.PADDI to    R22C23A.CLK PIXCLK_c
                  --------
                    2.315   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIXCLK to genblk4.u_colorbar_gen/SLICE_169:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        32     2.315       C8.PADDI to    R22C23C.CLK PIXCLK_c
                  --------
                    2.315   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 10.052ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              genblk4.u_colorbar_gen/linecnt[6]  (from PIXCLK_c +)
   Destination:    FF         Data in        genblk4.u_colorbar_gen/linecnt[6]  (to PIXCLK_c +)

   Delay:               9.798ns  (45.3% logic, 54.7% route), 10 logic levels.

 Constraint Details:

      9.798ns physical path delay genblk4.u_colorbar_gen/SLICE_170 to genblk4.u_colorbar_gen/SLICE_170 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 19.850ns) by 10.052ns

 Physical Path Details:

      Data path genblk4.u_colorbar_gen/SLICE_170 to genblk4.u_colorbar_gen/SLICE_170:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R22C23A.CLK to     R22C23A.Q0 genblk4.u_colorbar_gen/SLICE_170 (from PIXCLK_c)
ROUTE         3     1.407     R22C23A.Q0 to     R21C24B.B1 genblk4.u_colorbar_gen/linecnt[6]
CTOF_DEL    ---     0.452     R21C24B.B1 to     R21C24B.F1 genblk4.u_colorbar_gen/SLICE_382
ROUTE         1     0.885     R21C24B.F1 to     R21C24B.B0 genblk4.u_colorbar_gen/m15_i_a5_1_2_0
CTOF_DEL    ---     0.452     R21C24B.B0 to     R21C24B.F0 genblk4.u_colorbar_gen/SLICE_382
ROUTE         1     0.882     R21C24B.F0 to     R21C23C.B1 genblk4.u_colorbar_gen/N_8_0
CTOF_DEL    ---     0.452     R21C23C.B1 to     R21C23C.F1 genblk4.u_colorbar_gen/SLICE_377
ROUTE         1     0.384     R21C23C.F1 to     R21C23C.C0 genblk4.u_colorbar_gen/un2_linecnt_cry_0_0_RNO_0
CTOF_DEL    ---     0.452     R21C23C.C0 to     R21C23C.F0 genblk4.u_colorbar_gen/SLICE_377
ROUTE         1     1.149     R21C23C.F0 to     R22C24A.A0 genblk4.u_colorbar_gen/un38_N_5_mux
C0TOFCO_DE  ---     0.905     R22C24A.A0 to    R22C24A.FCO genblk4.u_colorbar_gen/SLICE_5
ROUTE         1     0.000    R22C24A.FCO to    R22C24B.FCI genblk4.u_colorbar_gen/un2_linecnt_cry_0
FCITOFCO_D  ---     0.146    R22C24B.FCI to    R22C24B.FCO genblk4.u_colorbar_gen/SLICE_4
ROUTE         1     0.000    R22C24B.FCO to    R22C24C.FCI genblk4.u_colorbar_gen/un2_linecnt_cry_2
FCITOFCO_D  ---     0.146    R22C24C.FCI to    R22C24C.FCO genblk4.u_colorbar_gen/SLICE_3
ROUTE         1     0.000    R22C24C.FCO to    R22C24D.FCI genblk4.u_colorbar_gen/un2_linecnt_cry_4
FCITOF1_DE  ---     0.569    R22C24D.FCI to     R22C24D.F1 genblk4.u_colorbar_gen/SLICE_2
ROUTE         1     0.656     R22C24D.F1 to     R22C23A.C0 genblk4.u_colorbar_gen/un2_linecnt_cry_5_0_S1
CTOF_DEL    ---     0.452     R22C23A.C0 to     R22C23A.F0 genblk4.u_colorbar_gen/SLICE_170
ROUTE         1     0.000     R22C23A.F0 to    R22C23A.DI0 genblk4.u_colorbar_gen/un65_linecnt[6] (to PIXCLK_c)
                  --------
                    9.798   (45.3% logic, 54.7% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path PIXCLK to genblk4.u_colorbar_gen/SLICE_170:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        32     2.315       C8.PADDI to    R22C23A.CLK PIXCLK_c
                  --------
                    2.315   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIXCLK to genblk4.u_colorbar_gen/SLICE_170:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        32     2.315       C8.PADDI to    R22C23A.CLK PIXCLK_c
                  --------
                    2.315   (0.0% logic, 100.0% route), 0 logic levels.

Report:   92.902MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY NET "CLKOP" 300.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 0.241ns
         The internal maximum frequency of the following component is 323.415 MHz

 Logical Details:  Cell type  Pin name       Component name

   Destination:    IOLOGIC    CLK            i_HS_MGIOL

   Delay:               3.092ns -- based on Minimum Pulse Width

Report:  323.415MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY NET "CLKOS" 300.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 1.111ns
         The internal maximum frequency of the following component is 450.045 MHz

 Logical Details:  Cell type  Pin name       Component name

   Destination:    TIOLOGIC   ECLK           DCK_MGIOL

   Delay:               2.222ns -- based on Minimum Pulse Width

Report:  450.045MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY NET "byte_clk" 75.000000 MHz ;
            4096 items scored, 26 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 1.571ns (weighted slack = -3.142ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              genblk4.u_colorbar_gen/vsync  (from PIXCLK_c +)
   Destination:    FF         Data in        u_BYTE_PACKETIZER/u_packetheader/PH_En  (to byte_clk +)

   Delay:               6.442ns  (34.4% logic, 65.6% route), 5 logic levels.

 Constraint Details:

      6.442ns physical path delay genblk4.u_colorbar_gen/SLICE_312 to u_BYTE_PACKETIZER/u_packetheader/SLICE_193 exceeds
      (delay constraint based on source clock period of 20.000ns and destination clock period of 13.333ns)
      6.666ns delay constraint less
     -0.317ns skew and
      1.863ns feedback compensation and
      0.249ns CE_SET requirement (totaling 4.871ns) by 1.571ns

 Physical Path Details:

      Data path genblk4.u_colorbar_gen/SLICE_312 to u_BYTE_PACKETIZER/u_packetheader/SLICE_193:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R22C23B.CLK to     R22C23B.Q0 genblk4.u_colorbar_gen/SLICE_312 (from PIXCLK_c)
ROUTE         7     1.167     R22C23B.Q0 to     R16C21D.C1 w_vsync
CTOF_DEL    ---     0.452     R16C21D.C1 to     R16C21D.F1 SLICE_288
ROUTE         1     0.942     R16C21D.F1 to     R18C23D.D0 u_BYTE_PACKETIZER/VSYNC_start
CTOF_DEL    ---     0.452     R18C23D.D0 to     R18C23D.F0 u_BYTE_PACKETIZER/SLICE_227
ROUTE         5     0.573     R18C23D.F0 to     R18C23A.D1 u_BYTE_PACKETIZER/w_edge_detect_3
CTOF_DEL    ---     0.452     R18C23A.D1 to     R18C23A.F1 u_BYTE_PACKETIZER/u_packetheader/SLICE_193
ROUTE         1     0.678     R18C23A.F1 to     R18C25B.C0 u_BYTE_PACKETIZER/u_packetheader/un1_q_long_pkt_indicator_1_1
CTOF_DEL    ---     0.452     R18C25B.C0 to     R18C25B.F0 u_BYTE_PACKETIZER/SLICE_411
ROUTE         1     0.865     R18C25B.F0 to     R18C23A.CE u_BYTE_PACKETIZER/u_packetheader/un1_q_long_pkt_indicator_1_i (to byte_clk)
                  --------
                    6.442   (34.4% logic, 65.6% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path PIXCLK to genblk4.u_colorbar_gen/SLICE_312:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI PIXCLK
ROUTE        32     2.315       C8.PADDI to    R22C23B.CLK PIXCLK_c
                  --------
                    3.687   (37.2% logic, 62.8% route), 1 logic levels.

      Destination Clock Path PIXCLK to u_BYTE_PACKETIZER/u_packetheader/SLICE_193:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI PIXCLK
ROUTE        32     0.921       C8.PADDI to      LPLL.CLKI PIXCLK_c
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE       218     1.711    LPLL.CLKOS2 to    R18C23A.CLK byte_clk
                  --------
                    4.004   (34.3% logic, 65.7% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         5     1.863     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    1.863   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 1.399ns (weighted slack = -2.798ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              genblk4.u_colorbar_gen/vsync  (from PIXCLK_c +)
   Destination:    FF         Data in        u_BYTE_PACKETIZER/u_packetheader/PH_En  (to byte_clk +)

   Delay:               6.270ns  (35.4% logic, 64.6% route), 5 logic levels.

 Constraint Details:

      6.270ns physical path delay genblk4.u_colorbar_gen/SLICE_312 to u_BYTE_PACKETIZER/u_packetheader/SLICE_193 exceeds
      (delay constraint based on source clock period of 20.000ns and destination clock period of 13.333ns)
      6.666ns delay constraint less
     -0.317ns skew and
      1.863ns feedback compensation and
      0.249ns CE_SET requirement (totaling 4.871ns) by 1.399ns

 Physical Path Details:

      Data path genblk4.u_colorbar_gen/SLICE_312 to u_BYTE_PACKETIZER/u_packetheader/SLICE_193:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R22C23B.CLK to     R22C23B.Q0 genblk4.u_colorbar_gen/SLICE_312 (from PIXCLK_c)
ROUTE         7     1.052     R22C23B.Q0 to     R18C23D.D1 w_vsync
CTOF_DEL    ---     0.452     R18C23D.D1 to     R18C23D.F1 u_BYTE_PACKETIZER/SLICE_227
ROUTE         1     0.885     R18C23D.F1 to     R18C23D.B0 u_BYTE_PACKETIZER/VSYNC_end
CTOF_DEL    ---     0.452     R18C23D.B0 to     R18C23D.F0 u_BYTE_PACKETIZER/SLICE_227
ROUTE         5     0.573     R18C23D.F0 to     R18C23A.D1 u_BYTE_PACKETIZER/w_edge_detect_3
CTOF_DEL    ---     0.452     R18C23A.D1 to     R18C23A.F1 u_BYTE_PACKETIZER/u_packetheader/SLICE_193
ROUTE         1     0.678     R18C23A.F1 to     R18C25B.C0 u_BYTE_PACKETIZER/u_packetheader/un1_q_long_pkt_indicator_1_1
CTOF_DEL    ---     0.452     R18C25B.C0 to     R18C25B.F0 u_BYTE_PACKETIZER/SLICE_411
ROUTE         1     0.865     R18C25B.F0 to     R18C23A.CE u_BYTE_PACKETIZER/u_packetheader/un1_q_long_pkt_indicator_1_i (to byte_clk)
                  --------
                    6.270   (35.4% logic, 64.6% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path PIXCLK to genblk4.u_colorbar_gen/SLICE_312:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI PIXCLK
ROUTE        32     2.315       C8.PADDI to    R22C23B.CLK PIXCLK_c
                  --------
                    3.687   (37.2% logic, 62.8% route), 1 logic levels.

      Destination Clock Path PIXCLK to u_BYTE_PACKETIZER/u_packetheader/SLICE_193:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI PIXCLK
ROUTE        32     0.921       C8.PADDI to      LPLL.CLKI PIXCLK_c
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE       218     1.711    LPLL.CLKOS2 to    R18C23A.CLK byte_clk
                  --------
                    4.004   (34.3% logic, 65.7% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         5     1.863     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    1.863   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 1.257ns (weighted slack = -2.514ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              genblk4.u_colorbar_gen/hsync  (from PIXCLK_c +)
   Destination:    FF         Data in        u_BYTE_PACKETIZER/u_packetheader/PH_En  (to byte_clk +)

   Delay:               6.128ns  (36.2% logic, 63.8% route), 5 logic levels.

 Constraint Details:

      6.128ns physical path delay genblk4.u_colorbar_gen/SLICE_311 to u_BYTE_PACKETIZER/u_packetheader/SLICE_193 exceeds
      (delay constraint based on source clock period of 20.000ns and destination clock period of 13.333ns)
      6.666ns delay constraint less
     -0.317ns skew and
      1.863ns feedback compensation and
      0.249ns CE_SET requirement (totaling 4.871ns) by 1.257ns

 Physical Path Details:

      Data path genblk4.u_colorbar_gen/SLICE_311 to u_BYTE_PACKETIZER/u_packetheader/SLICE_193:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R21C22D.CLK to     R21C22D.Q0 genblk4.u_colorbar_gen/SLICE_311 (from PIXCLK_c)
ROUTE         4     0.936     R21C22D.Q0 to     R18C22A.D1 w_hsync
CTOF_DEL    ---     0.452     R18C22A.D1 to     R18C22A.F1 u_BYTE_PACKETIZER/SLICE_457
ROUTE         3     0.859     R18C22A.F1 to     R18C23D.A0 u_BYTE_PACKETIZER/HSYNC_end
CTOF_DEL    ---     0.452     R18C23D.A0 to     R18C23D.F0 u_BYTE_PACKETIZER/SLICE_227
ROUTE         5     0.573     R18C23D.F0 to     R18C23A.D1 u_BYTE_PACKETIZER/w_edge_detect_3
CTOF_DEL    ---     0.452     R18C23A.D1 to     R18C23A.F1 u_BYTE_PACKETIZER/u_packetheader/SLICE_193
ROUTE         1     0.678     R18C23A.F1 to     R18C25B.C0 u_BYTE_PACKETIZER/u_packetheader/un1_q_long_pkt_indicator_1_1
CTOF_DEL    ---     0.452     R18C25B.C0 to     R18C25B.F0 u_BYTE_PACKETIZER/SLICE_411
ROUTE         1     0.865     R18C25B.F0 to     R18C23A.CE u_BYTE_PACKETIZER/u_packetheader/un1_q_long_pkt_indicator_1_i (to byte_clk)
                  --------
                    6.128   (36.2% logic, 63.8% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path PIXCLK to genblk4.u_colorbar_gen/SLICE_311:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI PIXCLK
ROUTE        32     2.315       C8.PADDI to    R21C22D.CLK PIXCLK_c
                  --------
                    3.687   (37.2% logic, 62.8% route), 1 logic levels.

      Destination Clock Path PIXCLK to u_BYTE_PACKETIZER/u_packetheader/SLICE_193:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI PIXCLK
ROUTE        32     0.921       C8.PADDI to      LPLL.CLKI PIXCLK_c
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE       218     1.711    LPLL.CLKOS2 to    R18C23A.CLK byte_clk
                  --------
                    4.004   (34.3% logic, 65.7% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         5     1.863     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    1.863   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 1.084ns (weighted slack = -2.168ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              genblk4.u_colorbar_gen/hsync  (from PIXCLK_c +)
   Destination:    FF         Data in        u_BYTE_PACKETIZER/u_packetheader/PH_En  (to byte_clk +)

   Delay:               5.955ns  (37.2% logic, 62.8% route), 5 logic levels.

 Constraint Details:

      5.955ns physical path delay genblk4.u_colorbar_gen/SLICE_311 to u_BYTE_PACKETIZER/u_packetheader/SLICE_193 exceeds
      (delay constraint based on source clock period of 20.000ns and destination clock period of 13.333ns)
      6.666ns delay constraint less
     -0.317ns skew and
      1.863ns feedback compensation and
      0.249ns CE_SET requirement (totaling 4.871ns) by 1.084ns

 Physical Path Details:

      Data path genblk4.u_colorbar_gen/SLICE_311 to u_BYTE_PACKETIZER/u_packetheader/SLICE_193:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R21C22D.CLK to     R21C22D.Q0 genblk4.u_colorbar_gen/SLICE_311 (from PIXCLK_c)
ROUTE         4     0.936     R21C22D.Q0 to     R18C22A.D0 w_hsync
CTOF_DEL    ---     0.452     R18C22A.D0 to     R18C22A.F0 u_BYTE_PACKETIZER/SLICE_457
ROUTE         3     0.686     R18C22A.F0 to     R18C23D.C0 u_BYTE_PACKETIZER/HSYNC_start
CTOF_DEL    ---     0.452     R18C23D.C0 to     R18C23D.F0 u_BYTE_PACKETIZER/SLICE_227
ROUTE         5     0.573     R18C23D.F0 to     R18C23A.D1 u_BYTE_PACKETIZER/w_edge_detect_3
CTOF_DEL    ---     0.452     R18C23A.D1 to     R18C23A.F1 u_BYTE_PACKETIZER/u_packetheader/SLICE_193
ROUTE         1     0.678     R18C23A.F1 to     R18C25B.C0 u_BYTE_PACKETIZER/u_packetheader/un1_q_long_pkt_indicator_1_1
CTOF_DEL    ---     0.452     R18C25B.C0 to     R18C25B.F0 u_BYTE_PACKETIZER/SLICE_411
ROUTE         1     0.865     R18C25B.F0 to     R18C23A.CE u_BYTE_PACKETIZER/u_packetheader/un1_q_long_pkt_indicator_1_i (to byte_clk)
                  --------
                    5.955   (37.2% logic, 62.8% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path PIXCLK to genblk4.u_colorbar_gen/SLICE_311:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI PIXCLK
ROUTE        32     2.315       C8.PADDI to    R21C22D.CLK PIXCLK_c
                  --------
                    3.687   (37.2% logic, 62.8% route), 1 logic levels.

      Destination Clock Path PIXCLK to u_BYTE_PACKETIZER/u_packetheader/SLICE_193:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI PIXCLK
ROUTE        32     0.921       C8.PADDI to      LPLL.CLKI PIXCLK_c
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE       218     1.711    LPLL.CLKOS2 to    R18C23A.CLK byte_clk
                  --------
                    4.004   (34.3% logic, 65.7% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         5     1.863     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    1.863   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 0.918ns (weighted slack = -1.836ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              genblk4.u_colorbar_gen/vsync  (from PIXCLK_c +)
   Destination:    FF         Data in        u_BYTE_PACKETIZER/q_WC[11]  (to byte_clk +)

   Delay:               5.789ns  (30.5% logic, 69.5% route), 4 logic levels.

 Constraint Details:

      5.789ns physical path delay genblk4.u_colorbar_gen/SLICE_312 to u_BYTE_PACKETIZER/SLICE_411 exceeds
      (delay constraint based on source clock period of 20.000ns and destination clock period of 13.333ns)
      6.666ns delay constraint less
     -0.317ns skew and
      1.863ns feedback compensation and
      0.249ns CE_SET requirement (totaling 4.871ns) by 0.918ns

 Physical Path Details:

      Data path genblk4.u_colorbar_gen/SLICE_312 to u_BYTE_PACKETIZER/SLICE_411:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R22C23B.CLK to     R22C23B.Q0 genblk4.u_colorbar_gen/SLICE_312 (from PIXCLK_c)
ROUTE         7     1.167     R22C23B.Q0 to     R16C21D.C1 w_vsync
CTOF_DEL    ---     0.452     R16C21D.C1 to     R16C21D.F1 SLICE_288
ROUTE         1     0.942     R16C21D.F1 to     R18C23D.D0 u_BYTE_PACKETIZER/VSYNC_start
CTOF_DEL    ---     0.452     R18C23D.D0 to     R18C23D.F0 u_BYTE_PACKETIZER/SLICE_227
ROUTE         5     0.976     R18C23D.F0 to     R17C25D.C1 u_BYTE_PACKETIZER/w_edge_detect_3
CTOF_DEL    ---     0.452     R17C25D.C1 to     R17C25D.F1 u_BYTE_PACKETIZER/SLICE_226
ROUTE         1     0.939     R17C25D.F1 to     R18C25B.CE u_BYTE_PACKETIZER/w_edge_detect (to byte_clk)
                  --------
                    5.789   (30.5% logic, 69.5% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path PIXCLK to genblk4.u_colorbar_gen/SLICE_312:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI PIXCLK
ROUTE        32     2.315       C8.PADDI to    R22C23B.CLK PIXCLK_c
                  --------
                    3.687   (37.2% logic, 62.8% route), 1 logic levels.

      Destination Clock Path PIXCLK to u_BYTE_PACKETIZER/SLICE_411:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI PIXCLK
ROUTE        32     0.921       C8.PADDI to      LPLL.CLKI PIXCLK_c
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE       218     1.711    LPLL.CLKOS2 to    R18C25B.CLK byte_clk
                  --------
                    4.004   (34.3% logic, 65.7% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         5     1.863     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    1.863   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 0.856ns (weighted slack = -1.712ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              genblk4.u_colorbar_gen/vsync  (from PIXCLK_c +)
   Destination:    FF         Data in        u_BYTE_PACKETIZER/u_packetheader/q_vc[0]  (to byte_clk +)
                   FF                        u_BYTE_PACKETIZER/u_packetheader/q_dt[3]

   Delay:               5.727ns  (30.8% logic, 69.2% route), 4 logic levels.

 Constraint Details:

      5.727ns physical path delay genblk4.u_colorbar_gen/SLICE_312 to u_BYTE_PACKETIZER/u_packetheader/SLICE_416 exceeds
      (delay constraint based on source clock period of 20.000ns and destination clock period of 13.333ns)
      6.666ns delay constraint less
     -0.317ns skew and
      1.863ns feedback compensation and
      0.249ns CE_SET requirement (totaling 4.871ns) by 0.856ns

 Physical Path Details:

      Data path genblk4.u_colorbar_gen/SLICE_312 to u_BYTE_PACKETIZER/u_packetheader/SLICE_416:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R22C23B.CLK to     R22C23B.Q0 genblk4.u_colorbar_gen/SLICE_312 (from PIXCLK_c)
ROUTE         7     1.167     R22C23B.Q0 to     R16C21D.C1 w_vsync
CTOF_DEL    ---     0.452     R16C21D.C1 to     R16C21D.F1 SLICE_288
ROUTE         1     0.942     R16C21D.F1 to     R18C23D.D0 u_BYTE_PACKETIZER/VSYNC_start
CTOF_DEL    ---     0.452     R18C23D.D0 to     R18C23D.F0 u_BYTE_PACKETIZER/SLICE_227
ROUTE         5     0.573     R18C23D.F0 to     R18C23A.D0 u_BYTE_PACKETIZER/w_edge_detect_3
CTOF_DEL    ---     0.452     R18C23A.D0 to     R18C23A.F0 u_BYTE_PACKETIZER/u_packetheader/SLICE_193
ROUTE         6     1.280     R18C23A.F0 to     R16C26B.CE u_BYTE_PACKETIZER/u_packetheader/un1_q_long_pkt_indicator_1_1_i (to byte_clk)
                  --------
                    5.727   (30.8% logic, 69.2% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path PIXCLK to genblk4.u_colorbar_gen/SLICE_312:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI PIXCLK
ROUTE        32     2.315       C8.PADDI to    R22C23B.CLK PIXCLK_c
                  --------
                    3.687   (37.2% logic, 62.8% route), 1 logic levels.

      Destination Clock Path PIXCLK to u_BYTE_PACKETIZER/u_packetheader/SLICE_416:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI PIXCLK
ROUTE        32     0.921       C8.PADDI to      LPLL.CLKI PIXCLK_c
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE       218     1.711    LPLL.CLKOS2 to    R16C26B.CLK byte_clk
                  --------
                    4.004   (34.3% logic, 65.7% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         5     1.863     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    1.863   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 0.856ns (weighted slack = -1.712ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              genblk4.u_colorbar_gen/vsync  (from PIXCLK_c +)
   Destination:    FF         Data in        u_BYTE_PACKETIZER/u_packetheader/q_vc[1]  (to byte_clk +)

   Delay:               5.727ns  (30.8% logic, 69.2% route), 4 logic levels.

 Constraint Details:

      5.727ns physical path delay genblk4.u_colorbar_gen/SLICE_312 to u_BYTE_PACKETIZER/u_packetheader/SLICE_413 exceeds
      (delay constraint based on source clock period of 20.000ns and destination clock period of 13.333ns)
      6.666ns delay constraint less
     -0.317ns skew and
      1.863ns feedback compensation and
      0.249ns CE_SET requirement (totaling 4.871ns) by 0.856ns

 Physical Path Details:

      Data path genblk4.u_colorbar_gen/SLICE_312 to u_BYTE_PACKETIZER/u_packetheader/SLICE_413:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R22C23B.CLK to     R22C23B.Q0 genblk4.u_colorbar_gen/SLICE_312 (from PIXCLK_c)
ROUTE         7     1.167     R22C23B.Q0 to     R16C21D.C1 w_vsync
CTOF_DEL    ---     0.452     R16C21D.C1 to     R16C21D.F1 SLICE_288
ROUTE         1     0.942     R16C21D.F1 to     R18C23D.D0 u_BYTE_PACKETIZER/VSYNC_start
CTOF_DEL    ---     0.452     R18C23D.D0 to     R18C23D.F0 u_BYTE_PACKETIZER/SLICE_227
ROUTE         5     0.573     R18C23D.F0 to     R18C23A.D0 u_BYTE_PACKETIZER/w_edge_detect_3
CTOF_DEL    ---     0.452     R18C23A.D0 to     R18C23A.F0 u_BYTE_PACKETIZER/u_packetheader/SLICE_193
ROUTE         6     1.280     R18C23A.F0 to     R16C26A.CE u_BYTE_PACKETIZER/u_packetheader/un1_q_long_pkt_indicator_1_1_i (to byte_clk)
                  --------
                    5.727   (30.8% logic, 69.2% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path PIXCLK to genblk4.u_colorbar_gen/SLICE_312:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI PIXCLK
ROUTE        32     2.315       C8.PADDI to    R22C23B.CLK PIXCLK_c
                  --------
                    3.687   (37.2% logic, 62.8% route), 1 logic levels.

      Destination Clock Path PIXCLK to u_BYTE_PACKETIZER/u_packetheader/SLICE_413:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI PIXCLK
ROUTE        32     0.921       C8.PADDI to      LPLL.CLKI PIXCLK_c
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE       218     1.711    LPLL.CLKOS2 to    R16C26A.CLK byte_clk
                  --------
                    4.004   (34.3% logic, 65.7% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         5     1.863     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    1.863   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 0.820ns (weighted slack = -1.640ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              genblk4.u_colorbar_gen/vsync  (from PIXCLK_c +)
   Destination:    FF         Data in        u_BYTE_PACKETIZER/u_packetheader/q_dt[2]  (to byte_clk +)
                   FF                        u_BYTE_PACKETIZER/u_packetheader/q_long_pkt_indicator

   Delay:               5.691ns  (31.0% logic, 69.0% route), 4 logic levels.

 Constraint Details:

      5.691ns physical path delay genblk4.u_colorbar_gen/SLICE_312 to u_BYTE_PACKETIZER/SLICE_226 exceeds
      (delay constraint based on source clock period of 20.000ns and destination clock period of 13.333ns)
      6.666ns delay constraint less
     -0.317ns skew and
      1.863ns feedback compensation and
      0.249ns CE_SET requirement (totaling 4.871ns) by 0.820ns

 Physical Path Details:

      Data path genblk4.u_colorbar_gen/SLICE_312 to u_BYTE_PACKETIZER/SLICE_226:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R22C23B.CLK to     R22C23B.Q0 genblk4.u_colorbar_gen/SLICE_312 (from PIXCLK_c)
ROUTE         7     1.167     R22C23B.Q0 to     R16C21D.C1 w_vsync
CTOF_DEL    ---     0.452     R16C21D.C1 to     R16C21D.F1 SLICE_288
ROUTE         1     0.942     R16C21D.F1 to     R18C23D.D0 u_BYTE_PACKETIZER/VSYNC_start
CTOF_DEL    ---     0.452     R18C23D.D0 to     R18C23D.F0 u_BYTE_PACKETIZER/SLICE_227
ROUTE         5     0.573     R18C23D.F0 to     R18C23A.D0 u_BYTE_PACKETIZER/w_edge_detect_3
CTOF_DEL    ---     0.452     R18C23A.D0 to     R18C23A.F0 u_BYTE_PACKETIZER/u_packetheader/SLICE_193
ROUTE         6     1.244     R18C23A.F0 to     R17C25D.CE u_BYTE_PACKETIZER/u_packetheader/un1_q_long_pkt_indicator_1_1_i (to byte_clk)
                  --------
                    5.691   (31.0% logic, 69.0% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path PIXCLK to genblk4.u_colorbar_gen/SLICE_312:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI PIXCLK
ROUTE        32     2.315       C8.PADDI to    R22C23B.CLK PIXCLK_c
                  --------
                    3.687   (37.2% logic, 62.8% route), 1 logic levels.

      Destination Clock Path PIXCLK to u_BYTE_PACKETIZER/SLICE_226:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI PIXCLK
ROUTE        32     0.921       C8.PADDI to      LPLL.CLKI PIXCLK_c
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE       218     1.711    LPLL.CLKOS2 to    R17C25D.CLK byte_clk
                  --------
                    4.004   (34.3% logic, 65.7% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         5     1.863     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    1.863   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 0.746ns (weighted slack = -1.492ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              genblk4.u_colorbar_gen/vsync  (from PIXCLK_c +)
   Destination:    FF         Data in        u_BYTE_PACKETIZER/q_WC[11]  (to byte_clk +)

   Delay:               5.617ns  (31.4% logic, 68.6% route), 4 logic levels.

 Constraint Details:

      5.617ns physical path delay genblk4.u_colorbar_gen/SLICE_312 to u_BYTE_PACKETIZER/SLICE_411 exceeds
      (delay constraint based on source clock period of 20.000ns and destination clock period of 13.333ns)
      6.666ns delay constraint less
     -0.317ns skew and
      1.863ns feedback compensation and
      0.249ns CE_SET requirement (totaling 4.871ns) by 0.746ns

 Physical Path Details:

      Data path genblk4.u_colorbar_gen/SLICE_312 to u_BYTE_PACKETIZER/SLICE_411:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R22C23B.CLK to     R22C23B.Q0 genblk4.u_colorbar_gen/SLICE_312 (from PIXCLK_c)
ROUTE         7     1.052     R22C23B.Q0 to     R18C23D.D1 w_vsync
CTOF_DEL    ---     0.452     R18C23D.D1 to     R18C23D.F1 u_BYTE_PACKETIZER/SLICE_227
ROUTE         1     0.885     R18C23D.F1 to     R18C23D.B0 u_BYTE_PACKETIZER/VSYNC_end
CTOF_DEL    ---     0.452     R18C23D.B0 to     R18C23D.F0 u_BYTE_PACKETIZER/SLICE_227
ROUTE         5     0.976     R18C23D.F0 to     R17C25D.C1 u_BYTE_PACKETIZER/w_edge_detect_3
CTOF_DEL    ---     0.452     R17C25D.C1 to     R17C25D.F1 u_BYTE_PACKETIZER/SLICE_226
ROUTE         1     0.939     R17C25D.F1 to     R18C25B.CE u_BYTE_PACKETIZER/w_edge_detect (to byte_clk)
                  --------
                    5.617   (31.4% logic, 68.6% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path PIXCLK to genblk4.u_colorbar_gen/SLICE_312:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI PIXCLK
ROUTE        32     2.315       C8.PADDI to    R22C23B.CLK PIXCLK_c
                  --------
                    3.687   (37.2% logic, 62.8% route), 1 logic levels.

      Destination Clock Path PIXCLK to u_BYTE_PACKETIZER/SLICE_411:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI PIXCLK
ROUTE        32     0.921       C8.PADDI to      LPLL.CLKI PIXCLK_c
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE       218     1.711    LPLL.CLKOS2 to    R18C25B.CLK byte_clk
                  --------
                    4.004   (34.3% logic, 65.7% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         5     1.863     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    1.863   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 0.684ns (weighted slack = -1.368ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              genblk4.u_colorbar_gen/vsync  (from PIXCLK_c +)
   Destination:    FF         Data in        u_BYTE_PACKETIZER/u_packetheader/q_vc[1]  (to byte_clk +)

   Delay:               5.555ns  (31.8% logic, 68.2% route), 4 logic levels.

 Constraint Details:

      5.555ns physical path delay genblk4.u_colorbar_gen/SLICE_312 to u_BYTE_PACKETIZER/u_packetheader/SLICE_413 exceeds
      (delay constraint based on source clock period of 20.000ns and destination clock period of 13.333ns)
      6.666ns delay constraint less
     -0.317ns skew and
      1.863ns feedback compensation and
      0.249ns CE_SET requirement (totaling 4.871ns) by 0.684ns

 Physical Path Details:

      Data path genblk4.u_colorbar_gen/SLICE_312 to u_BYTE_PACKETIZER/u_packetheader/SLICE_413:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R22C23B.CLK to     R22C23B.Q0 genblk4.u_colorbar_gen/SLICE_312 (from PIXCLK_c)
ROUTE         7     1.052     R22C23B.Q0 to     R18C23D.D1 w_vsync
CTOF_DEL    ---     0.452     R18C23D.D1 to     R18C23D.F1 u_BYTE_PACKETIZER/SLICE_227
ROUTE         1     0.885     R18C23D.F1 to     R18C23D.B0 u_BYTE_PACKETIZER/VSYNC_end
CTOF_DEL    ---     0.452     R18C23D.B0 to     R18C23D.F0 u_BYTE_PACKETIZER/SLICE_227
ROUTE         5     0.573     R18C23D.F0 to     R18C23A.D0 u_BYTE_PACKETIZER/w_edge_detect_3
CTOF_DEL    ---     0.452     R18C23A.D0 to     R18C23A.F0 u_BYTE_PACKETIZER/u_packetheader/SLICE_193
ROUTE         6     1.280     R18C23A.F0 to     R16C26A.CE u_BYTE_PACKETIZER/u_packetheader/un1_q_long_pkt_indicator_1_1_i (to byte_clk)
                  --------
                    5.555   (31.8% logic, 68.2% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path PIXCLK to genblk4.u_colorbar_gen/SLICE_312:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI PIXCLK
ROUTE        32     2.315       C8.PADDI to    R22C23B.CLK PIXCLK_c
                  --------
                    3.687   (37.2% logic, 62.8% route), 1 logic levels.

      Destination Clock Path PIXCLK to u_BYTE_PACKETIZER/u_packetheader/SLICE_413:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI PIXCLK
ROUTE        32     0.921       C8.PADDI to      LPLL.CLKI PIXCLK_c
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE       218     1.711    LPLL.CLKOS2 to    R16C26A.CLK byte_clk
                  --------
                    4.004   (34.3% logic, 65.7% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         5     1.863     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    1.863   (0.0% logic, 100.0% route), 1 logic levels.

Warning:  60.702MHz is the maximum frequency for this preference.


================================================================================
Internal Preference: Timing Rule Check
            3 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------
This section of the Trace report will identify any inherent timing rule violations
in the design. These rules may be affected by other preferences.


Passed: D0_MGIOL meets CLK to ECLK skew range from -6.576ns to 6.691ns

   Max skew of 2.061ns meets timing requirement of 6.691ns by 4.630ns

   Max CLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.223         C8.PAD to       C8.PADDI PIXCLK
ROUTE        32     0.884       C8.PADDI to      LPLL.CLKI PIXCLK_c
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         5     0.517     LPLL.CLKOP to *LKSYNC0.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC0.ECLKO to  TCLKDIV0.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.357  TCLKDIV0.CLKI to TCLKDIV0.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     1.873 TCLKDIV0.CDIVX to   IOL_T16A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk (to u_DPHY_TX_INST/u_oDDRx4/eclkd)
                  --------
                    4.854   (32.6% logic, 67.4% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         5     1.715     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    1.715   (0.0% logic, 100.0% route), 1 logic levels.

   Min ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.223         C8.PAD to       C8.PADDI PIXCLK
ROUTE        32     0.884       C8.PADDI to      LPLL.CLKI PIXCLK_c
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         5     0.517     LPLL.CLKOP to *LKSYNC0.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.169 *LKSYNC0.ECLKO to  IOL_T16A.ECLK u_DPHY_TX_INST/u_oDDRx4/eclkd
                  --------
                    2.793   (43.8% logic, 56.2% route), 3 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         5     1.715     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    1.715   (0.0% logic, 100.0% route), 1 logic levels.

   Min skew of 1.832ns meets timing requirement of -6.576ns by 8.408ns

   Min CLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI PIXCLK
ROUTE        32     0.921       C8.PADDI to      LPLL.CLKI PIXCLK_c
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         5     0.543     LPLL.CLKOP to *LKSYNC0.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC0.ECLKO to  TCLKDIV0.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.343  TCLKDIV0.CLKI to TCLKDIV0.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     1.678 TCLKDIV0.CDIVX to   IOL_T16A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk (to u_DPHY_TX_INST/u_oDDRx4/eclkd)
                  --------
                    4.857   (35.3% logic, 64.7% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         5     1.863     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    1.863   (0.0% logic, 100.0% route), 1 logic levels.

   Max ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI PIXCLK
ROUTE        32     0.921       C8.PADDI to      LPLL.CLKI PIXCLK_c
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         5     0.543     LPLL.CLKOP to *LKSYNC0.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.189 *LKSYNC0.ECLKO to  IOL_T16A.ECLK u_DPHY_TX_INST/u_oDDRx4/eclkd
                  --------
                    3.025   (45.4% logic, 54.6% route), 3 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         5     1.863     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    1.863   (0.0% logic, 100.0% route), 1 logic levels.


Passed: D1_MGIOL meets CLK to ECLK skew range from -6.576ns to 6.691ns

   Max skew of 2.061ns meets timing requirement of 6.691ns by 4.630ns

   Max CLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.223         C8.PAD to       C8.PADDI PIXCLK
ROUTE        32     0.884       C8.PADDI to      LPLL.CLKI PIXCLK_c
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         5     0.517     LPLL.CLKOP to *LKSYNC0.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC0.ECLKO to  TCLKDIV0.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.357  TCLKDIV0.CLKI to TCLKDIV0.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     1.873 TCLKDIV0.CDIVX to   IOL_T14A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk (to u_DPHY_TX_INST/u_oDDRx4/eclkd)
                  --------
                    4.854   (32.6% logic, 67.4% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         5     1.715     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    1.715   (0.0% logic, 100.0% route), 1 logic levels.

   Min ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.223         C8.PAD to       C8.PADDI PIXCLK
ROUTE        32     0.884       C8.PADDI to      LPLL.CLKI PIXCLK_c
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         5     0.517     LPLL.CLKOP to *LKSYNC0.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.169 *LKSYNC0.ECLKO to  IOL_T14A.ECLK u_DPHY_TX_INST/u_oDDRx4/eclkd
                  --------
                    2.793   (43.8% logic, 56.2% route), 3 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         5     1.715     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    1.715   (0.0% logic, 100.0% route), 1 logic levels.

   Min skew of 1.832ns meets timing requirement of -6.576ns by 8.408ns

   Min CLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI PIXCLK
ROUTE        32     0.921       C8.PADDI to      LPLL.CLKI PIXCLK_c
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         5     0.543     LPLL.CLKOP to *LKSYNC0.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC0.ECLKO to  TCLKDIV0.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.343  TCLKDIV0.CLKI to TCLKDIV0.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     1.678 TCLKDIV0.CDIVX to   IOL_T14A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk (to u_DPHY_TX_INST/u_oDDRx4/eclkd)
                  --------
                    4.857   (35.3% logic, 64.7% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         5     1.863     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    1.863   (0.0% logic, 100.0% route), 1 logic levels.

   Max ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI PIXCLK
ROUTE        32     0.921       C8.PADDI to      LPLL.CLKI PIXCLK_c
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         5     0.543     LPLL.CLKOP to *LKSYNC0.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.189 *LKSYNC0.ECLKO to  IOL_T14A.ECLK u_DPHY_TX_INST/u_oDDRx4/eclkd
                  --------
                    3.025   (45.4% logic, 54.6% route), 3 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         5     1.863     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    1.863   (0.0% logic, 100.0% route), 1 logic levels.


Passed: DCK_MGIOL meets CLK to ECLK skew range from -6.576ns to 6.691ns

   Max skew of 1.254ns meets timing requirement of 6.691ns by 5.437ns

   Max CLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.223         C8.PAD to       C8.PADDI PIXCLK
ROUTE        32     0.884       C8.PADDI to      LPLL.CLKI PIXCLK_c
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         5     0.543     LPLL.CLKOP to *LKSYNC0.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC0.ECLKO to  TCLKDIV0.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.357  TCLKDIV0.CLKI to TCLKDIV0.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     1.873 TCLKDIV0.CDIVX to   IOL_T21A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk (to u_DPHY_TX_INST/u_oDDRx4/eclkc)
                  --------
                    4.880   (32.4% logic, 67.6% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         5     1.715     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    1.715   (0.0% logic, 100.0% route), 1 logic levels.

   Min ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.223         C8.PAD to       C8.PADDI PIXCLK
ROUTE        32     0.884       C8.PADDI to      LPLL.CLKI PIXCLK_c
CLKI2OS_DE  ---     0.833      LPLL.CLKI to     LPLL.CLKOS genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         1     0.517     LPLL.CLKOS to *LKSYNC1.ECLKI CLKOS
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst4_ECLKSYNCA
ROUTE         1     0.169 *LKSYNC1.ECLKO to  IOL_T21A.ECLK u_DPHY_TX_INST/u_oDDRx4/eclkc
                  --------
                    3.626   (56.7% logic, 43.3% route), 3 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         5     1.715     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    1.715   (0.0% logic, 100.0% route), 1 logic levels.

   Min skew of 0.973ns meets timing requirement of -6.576ns by 7.549ns

   Min CLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI PIXCLK
ROUTE        32     0.921       C8.PADDI to      LPLL.CLKI PIXCLK_c
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         5     0.517     LPLL.CLKOP to *LKSYNC0.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC0.ECLKO to  TCLKDIV0.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.343  TCLKDIV0.CLKI to TCLKDIV0.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     1.678 TCLKDIV0.CDIVX to   IOL_T21A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk (to u_DPHY_TX_INST/u_oDDRx4/eclkc)
                  --------
                    4.831   (35.5% logic, 64.5% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         5     1.863     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    1.863   (0.0% logic, 100.0% route), 1 logic levels.

   Max ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI PIXCLK
ROUTE        32     0.921       C8.PADDI to      LPLL.CLKI PIXCLK_c
CLKI2OS_DE  ---     0.833      LPLL.CLKI to     LPLL.CLKOS genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         1     0.543     LPLL.CLKOS to *LKSYNC1.ECLKI CLKOS
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst4_ECLKSYNCA
ROUTE         1     0.189 *LKSYNC1.ECLKO to  IOL_T21A.ECLK u_DPHY_TX_INST/u_oDDRx4/eclkc
                  --------
                    3.858   (57.2% logic, 42.8% route), 3 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         5     1.863     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    1.863   (0.0% logic, 100.0% route), 1 logic levels.


================================================================================
Internal Preference: FREQUENCY NET "u_DPHY_TX_INST/u_oDDRx4/sclk" 75.000000 MHz ;
            746 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 3.338ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CF5[1]  (from byte_clk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/Inst5_ODDRX4B0  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:              10.893ns  (22.3% logic, 77.7% route), 5 logic levels.

 Constraint Details:

     10.893ns physical path delay u_LP_HS_DELAY_CNTRL/SLICE_53 to D0_MGIOL meets
     13.333ns delay constraint less
     -1.062ns skew and
      0.000ns feedback compensation and
      0.164ns DO_SET requirement (totaling 14.231ns) by 3.338ns

 Physical Path Details:

      Data path u_LP_HS_DELAY_CNTRL/SLICE_53 to D0_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R15C20B.CLK to     R15C20B.Q0 u_LP_HS_DELAY_CNTRL/SLICE_53 (from byte_clk)
ROUTE        22     1.199     R15C20B.Q0 to     R16C21D.B0 u_LP_HS_DELAY_CNTRL/tmp1[1]
CTOF_DEL    ---     0.452     R16C21D.B0 to     R16C21D.F0 SLICE_288
ROUTE        64     2.501     R16C21D.F0 to     R12C18A.B1 u_LP_HS_DELAY_CNTRL/tmp1_i[1]
CTOF_DEL    ---     0.452     R12C18A.B1 to     R12C18A.F1 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_3/SLICE_127
ROUTE         1     1.254     R12C18A.F1 to     R12C19D.B1 u_LP_HS_DELAY_CNTRL/hold_data_CR31_ram_16
CTOOFX_DEL  ---     0.661     R12C19D.B1 to   R12C19D.OFX0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_3_RNILCPL4_0/SLICE_338
ROUTE         1     1.478   R12C19D.OFX0 to     R15C15B.D0 w_byte_D0_a[1]
CTOF_DEL    ---     0.452     R15C15B.D0 to     R15C15B.F0 SLICE_289
ROUTE         1     2.035     R15C15B.F0 to  IOL_T16A.TXD1 byte_D0_out[1] (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                   10.893   (22.3% logic, 77.7% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path PIXCLK to u_LP_HS_DELAY_CNTRL/SLICE_53:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI PIXCLK
ROUTE        32     0.921       C8.PADDI to      LPLL.CLKI PIXCLK_c
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE       218     1.711    LPLL.CLKOS2 to    R15C20B.CLK byte_clk
                  --------
                    4.004   (34.3% logic, 65.7% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         5     1.863     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    1.863   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path PIXCLK to D0_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI PIXCLK
ROUTE        32     0.921       C8.PADDI to      LPLL.CLKI PIXCLK_c
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         5     0.543     LPLL.CLKOP to *LKSYNC0.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC0.ECLKO to  TCLKDIV0.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.357  TCLKDIV0.CLKI to TCLKDIV0.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     1.873 TCLKDIV0.CDIVX to   IOL_T16A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    5.066   (34.1% logic, 65.9% route), 4 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         5     1.863     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    1.863   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 3.632ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CF5[3]  (from byte_clk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/Inst5_ODDRX4B1  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:              10.599ns  (15.6% logic, 84.4% route), 4 logic levels.

 Constraint Details:

     10.599ns physical path delay u_LP_HS_DELAY_CNTRL/SLICE_52 to D1_MGIOL meets
     13.333ns delay constraint less
     -1.062ns skew and
      0.000ns feedback compensation and
      0.164ns DO_SET requirement (totaling 14.231ns) by 3.632ns

 Physical Path Details:

      Data path u_LP_HS_DELAY_CNTRL/SLICE_52 to D1_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R15C20C.CLK to     R15C20C.Q0 u_LP_HS_DELAY_CNTRL/SLICE_52 (from byte_clk)
ROUTE        20     3.198     R15C20C.Q0 to     R14C20D.C0 u_LP_HS_DELAY_CNTRL/tmp1[3]
CTOF_DEL    ---     0.452     R14C20D.C0 to     R14C20D.F0 SLICE_429
ROUTE        16     2.642     R14C20D.F0 to     R14C18C.M0 u_LP_HS_DELAY_CNTRL/tmp3[4]
MTOOFX_DEL  ---     0.345     R14C18C.M0 to   R14C18C.OFX0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_1_RNIBGHI4_2/SLICE_328
ROUTE         1     1.522   R14C18C.OFX0 to      R9C17D.C1 w_byte_D1_a[3]
CTOF_DEL    ---     0.452      R9C17D.C1 to      R9C17D.F1 DataSPDT/SLICE_466
ROUTE         1     1.579      R9C17D.F1 to  IOL_T14A.TXD3 byte_D1_out[3] (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                   10.599   (15.6% logic, 84.4% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path PIXCLK to u_LP_HS_DELAY_CNTRL/SLICE_52:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI PIXCLK
ROUTE        32     0.921       C8.PADDI to      LPLL.CLKI PIXCLK_c
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE       218     1.711    LPLL.CLKOS2 to    R15C20C.CLK byte_clk
                  --------
                    4.004   (34.3% logic, 65.7% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         5     1.863     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    1.863   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path PIXCLK to D1_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI PIXCLK
ROUTE        32     0.921       C8.PADDI to      LPLL.CLKI PIXCLK_c
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         5     0.543     LPLL.CLKOP to *LKSYNC0.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC0.ECLKO to  TCLKDIV0.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.357  TCLKDIV0.CLKI to TCLKDIV0.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     1.873 TCLKDIV0.CDIVX to   IOL_T14A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    5.066   (34.1% logic, 65.9% route), 4 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         5     1.863     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    1.863   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 3.646ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CF5[3]  (from byte_clk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/Inst5_ODDRX4B1  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:              10.585ns  (15.7% logic, 84.3% route), 4 logic levels.

 Constraint Details:

     10.585ns physical path delay u_LP_HS_DELAY_CNTRL/SLICE_52 to D1_MGIOL meets
     13.333ns delay constraint less
     -1.062ns skew and
      0.000ns feedback compensation and
      0.164ns DO_SET requirement (totaling 14.231ns) by 3.646ns

 Physical Path Details:

      Data path u_LP_HS_DELAY_CNTRL/SLICE_52 to D1_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R15C20C.CLK to     R15C20C.Q0 u_LP_HS_DELAY_CNTRL/SLICE_52 (from byte_clk)
ROUTE        20     3.198     R15C20C.Q0 to     R14C20D.C0 u_LP_HS_DELAY_CNTRL/tmp1[3]
CTOF_DEL    ---     0.452     R14C20D.C0 to     R14C20D.F0 SLICE_429
ROUTE        16     2.278     R14C20D.F0 to     R14C18B.M0 u_LP_HS_DELAY_CNTRL/tmp3[4]
MTOOFX_DEL  ---     0.345     R14C18B.M0 to   R14C18B.OFX0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_1_RNIBGHI4_0/SLICE_330
ROUTE         1     1.522   R14C18B.OFX0 to      R9C17A.C1 w_byte_D1_a[1]
CTOF_DEL    ---     0.452      R9C17A.C1 to      R9C17A.F1 DataSPDT/SLICE_464
ROUTE         1     1.929      R9C17A.F1 to  IOL_T14A.TXD1 byte_D1_out[1] (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                   10.585   (15.7% logic, 84.3% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path PIXCLK to u_LP_HS_DELAY_CNTRL/SLICE_52:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI PIXCLK
ROUTE        32     0.921       C8.PADDI to      LPLL.CLKI PIXCLK_c
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE       218     1.711    LPLL.CLKOS2 to    R15C20C.CLK byte_clk
                  --------
                    4.004   (34.3% logic, 65.7% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         5     1.863     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    1.863   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path PIXCLK to D1_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI PIXCLK
ROUTE        32     0.921       C8.PADDI to      LPLL.CLKI PIXCLK_c
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         5     0.543     LPLL.CLKOP to *LKSYNC0.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC0.ECLKO to  TCLKDIV0.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.357  TCLKDIV0.CLKI to TCLKDIV0.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     1.873 TCLKDIV0.CDIVX to   IOL_T14A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    5.066   (34.1% logic, 65.9% route), 4 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         5     1.863     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    1.863   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 3.739ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CF5[1]  (from byte_clk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/Inst5_ODDRX4B0  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:              10.492ns  (23.1% logic, 76.9% route), 5 logic levels.

 Constraint Details:

     10.492ns physical path delay u_LP_HS_DELAY_CNTRL/SLICE_53 to D0_MGIOL meets
     13.333ns delay constraint less
     -1.062ns skew and
      0.000ns feedback compensation and
      0.164ns DO_SET requirement (totaling 14.231ns) by 3.739ns

 Physical Path Details:

      Data path u_LP_HS_DELAY_CNTRL/SLICE_53 to D0_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R15C20B.CLK to     R15C20B.Q0 u_LP_HS_DELAY_CNTRL/SLICE_53 (from byte_clk)
ROUTE        22     1.199     R15C20B.Q0 to     R16C21D.B0 u_LP_HS_DELAY_CNTRL/tmp1[1]
CTOF_DEL    ---     0.452     R16C21D.B0 to     R16C21D.F0 SLICE_288
ROUTE        64     2.469     R16C21D.F0 to     R12C19A.B1 u_LP_HS_DELAY_CNTRL/tmp1_i[1]
CTOF_DEL    ---     0.452     R12C19A.B1 to     R12C19A.F1 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram/SLICE_91
ROUTE         1     0.885     R12C19A.F1 to     R12C19D.B0 u_LP_HS_DELAY_CNTRL/hold_data_CR31_ram_0
CTOOFX_DEL  ---     0.661     R12C19D.B0 to   R12C19D.OFX0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_3_RNILCPL4_0/SLICE_338
ROUTE         1     1.478   R12C19D.OFX0 to     R15C15B.D0 w_byte_D0_a[1]
CTOF_DEL    ---     0.452     R15C15B.D0 to     R15C15B.F0 SLICE_289
ROUTE         1     2.035     R15C15B.F0 to  IOL_T16A.TXD1 byte_D0_out[1] (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                   10.492   (23.1% logic, 76.9% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path PIXCLK to u_LP_HS_DELAY_CNTRL/SLICE_53:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI PIXCLK
ROUTE        32     0.921       C8.PADDI to      LPLL.CLKI PIXCLK_c
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE       218     1.711    LPLL.CLKOS2 to    R15C20B.CLK byte_clk
                  --------
                    4.004   (34.3% logic, 65.7% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         5     1.863     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    1.863   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path PIXCLK to D0_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI PIXCLK
ROUTE        32     0.921       C8.PADDI to      LPLL.CLKI PIXCLK_c
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         5     0.543     LPLL.CLKOP to *LKSYNC0.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC0.ECLKO to  TCLKDIV0.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.357  TCLKDIV0.CLKI to TCLKDIV0.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     1.873 TCLKDIV0.CDIVX to   IOL_T16A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    5.066   (34.1% logic, 65.9% route), 4 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         5     1.863     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    1.863   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 3.768ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CF5[1]  (from byte_clk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/Inst5_ODDRX4B0  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:              10.463ns  (23.2% logic, 76.8% route), 5 logic levels.

 Constraint Details:

     10.463ns physical path delay u_LP_HS_DELAY_CNTRL/SLICE_53 to D0_MGIOL meets
     13.333ns delay constraint less
     -1.062ns skew and
      0.000ns feedback compensation and
      0.164ns DO_SET requirement (totaling 14.231ns) by 3.768ns

 Physical Path Details:

      Data path u_LP_HS_DELAY_CNTRL/SLICE_53 to D0_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R15C20B.CLK to     R15C20B.Q0 u_LP_HS_DELAY_CNTRL/SLICE_53 (from byte_clk)
ROUTE        22     1.199     R15C20B.Q0 to     R16C21D.B0 u_LP_HS_DELAY_CNTRL/tmp1[1]
CTOF_DEL    ---     0.452     R16C21D.B0 to     R16C21D.F0 SLICE_288
ROUTE        64     2.847     R16C21D.F0 to     R10C20B.B0 u_LP_HS_DELAY_CNTRL/tmp1_i[1]
CTOF_DEL    ---     0.452     R10C20B.B0 to     R10C20B.F0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_12/SLICE_101
ROUTE         1     1.180     R10C20B.F0 to     R11C19C.B1 u_LP_HS_DELAY_CNTRL/hold_data_CR31_ram_53
CTOOFX_DEL  ---     0.661     R11C19C.B1 to   R11C19C.OFX0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_0_RNI7GHI4_1/SLICE_333
ROUTE         1     1.057   R11C19C.OFX0 to      R9C17C.C0 w_byte_D0_a[6]
CTOF_DEL    ---     0.452      R9C17C.C0 to      R9C17C.F0 DataSPDT/SLICE_467
ROUTE         1     1.754      R9C17C.F0 to  IOL_T16A.TXD6 byte_D0_out[6] (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                   10.463   (23.2% logic, 76.8% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path PIXCLK to u_LP_HS_DELAY_CNTRL/SLICE_53:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI PIXCLK
ROUTE        32     0.921       C8.PADDI to      LPLL.CLKI PIXCLK_c
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE       218     1.711    LPLL.CLKOS2 to    R15C20B.CLK byte_clk
                  --------
                    4.004   (34.3% logic, 65.7% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         5     1.863     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    1.863   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path PIXCLK to D0_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI PIXCLK
ROUTE        32     0.921       C8.PADDI to      LPLL.CLKI PIXCLK_c
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         5     0.543     LPLL.CLKOP to *LKSYNC0.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC0.ECLKO to  TCLKDIV0.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.357  TCLKDIV0.CLKI to TCLKDIV0.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     1.873 TCLKDIV0.CDIVX to   IOL_T16A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    5.066   (34.1% logic, 65.9% route), 4 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         5     1.863     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    1.863   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 3.839ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CF5[3]  (from byte_clk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/Inst5_ODDRX4B1  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:              10.392ns  (16.0% logic, 84.0% route), 4 logic levels.

 Constraint Details:

     10.392ns physical path delay u_LP_HS_DELAY_CNTRL/SLICE_52 to D1_MGIOL meets
     13.333ns delay constraint less
     -1.062ns skew and
      0.000ns feedback compensation and
      0.164ns DO_SET requirement (totaling 14.231ns) by 3.839ns

 Physical Path Details:

      Data path u_LP_HS_DELAY_CNTRL/SLICE_52 to D1_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R15C20C.CLK to     R15C20C.Q0 u_LP_HS_DELAY_CNTRL/SLICE_52 (from byte_clk)
ROUTE        20     3.198     R15C20C.Q0 to     R14C20D.C0 u_LP_HS_DELAY_CNTRL/tmp1[3]
CTOF_DEL    ---     0.452     R14C20D.C0 to     R14C20D.F0 SLICE_429
ROUTE        16     2.642     R14C20D.F0 to     R14C18A.M0 u_LP_HS_DELAY_CNTRL/tmp3[4]
MTOOFX_DEL  ---     0.345     R14C18A.M0 to   R14C18A.OFX0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_1_RNIBGHI4_1/SLICE_329
ROUTE         1     0.851   R14C18A.OFX0 to     R14C17D.A1 w_byte_D1_a[2]
CTOF_DEL    ---     0.452     R14C17D.A1 to     R14C17D.F1 DataSPDT/SLICE_465
ROUTE         1     2.043     R14C17D.F1 to  IOL_T14A.TXD2 byte_D1_out[2] (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                   10.392   (16.0% logic, 84.0% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path PIXCLK to u_LP_HS_DELAY_CNTRL/SLICE_52:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI PIXCLK
ROUTE        32     0.921       C8.PADDI to      LPLL.CLKI PIXCLK_c
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE       218     1.711    LPLL.CLKOS2 to    R15C20C.CLK byte_clk
                  --------
                    4.004   (34.3% logic, 65.7% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         5     1.863     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    1.863   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path PIXCLK to D1_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI PIXCLK
ROUTE        32     0.921       C8.PADDI to      LPLL.CLKI PIXCLK_c
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         5     0.543     LPLL.CLKOP to *LKSYNC0.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC0.ECLKO to  TCLKDIV0.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.357  TCLKDIV0.CLKI to TCLKDIV0.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     1.873 TCLKDIV0.CDIVX to   IOL_T14A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    5.066   (34.1% logic, 65.9% route), 4 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         5     1.863     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    1.863   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 3.870ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CF5[1]  (from byte_clk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/Inst5_ODDRX4B0  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:              10.361ns  (23.4% logic, 76.6% route), 5 logic levels.

 Constraint Details:

     10.361ns physical path delay u_LP_HS_DELAY_CNTRL/SLICE_53 to D0_MGIOL meets
     13.333ns delay constraint less
     -1.062ns skew and
      0.000ns feedback compensation and
      0.164ns DO_SET requirement (totaling 14.231ns) by 3.870ns

 Physical Path Details:

      Data path u_LP_HS_DELAY_CNTRL/SLICE_53 to D0_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R15C20B.CLK to     R15C20B.Q0 u_LP_HS_DELAY_CNTRL/SLICE_53 (from byte_clk)
ROUTE        22     1.199     R15C20B.Q0 to     R16C21D.B0 u_LP_HS_DELAY_CNTRL/tmp1[1]
CTOF_DEL    ---     0.452     R16C21D.B0 to     R16C21D.F0 SLICE_288
ROUTE        64     2.847     R16C21D.F0 to     R10C20B.B1 u_LP_HS_DELAY_CNTRL/tmp1_i[1]
CTOF_DEL    ---     0.452     R10C20B.B1 to     R10C20B.F1 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_12/SLICE_101
ROUTE         1     1.028     R10C20B.F1 to     R11C20D.C1 u_LP_HS_DELAY_CNTRL/hold_data_CR31_ram_54
CTOOFX_DEL  ---     0.661     R11C20D.C1 to   R11C20D.OFX0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_0_RNI7GHI4_2/SLICE_332
ROUTE         1     1.355   R11C20D.OFX0 to      R9C17D.B0 w_byte_D0_a[7]
CTOF_DEL    ---     0.452      R9C17D.B0 to      R9C17D.F0 DataSPDT/SLICE_466
ROUTE         1     1.506      R9C17D.F0 to  IOL_T16A.TXD7 byte_D0_out[7] (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                   10.361   (23.4% logic, 76.6% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path PIXCLK to u_LP_HS_DELAY_CNTRL/SLICE_53:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI PIXCLK
ROUTE        32     0.921       C8.PADDI to      LPLL.CLKI PIXCLK_c
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE       218     1.711    LPLL.CLKOS2 to    R15C20B.CLK byte_clk
                  --------
                    4.004   (34.3% logic, 65.7% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         5     1.863     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    1.863   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path PIXCLK to D0_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI PIXCLK
ROUTE        32     0.921       C8.PADDI to      LPLL.CLKI PIXCLK_c
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         5     0.543     LPLL.CLKOP to *LKSYNC0.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC0.ECLKO to  TCLKDIV0.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.357  TCLKDIV0.CLKI to TCLKDIV0.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     1.873 TCLKDIV0.CDIVX to   IOL_T16A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    5.066   (34.1% logic, 65.9% route), 4 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         5     1.863     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    1.863   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 3.914ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CF5[1]  (from byte_clk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/Inst5_ODDRX4B0  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:              10.317ns  (23.5% logic, 76.5% route), 5 logic levels.

 Constraint Details:

     10.317ns physical path delay u_LP_HS_DELAY_CNTRL/SLICE_53 to D0_MGIOL meets
     13.333ns delay constraint less
     -1.062ns skew and
      0.000ns feedback compensation and
      0.164ns DO_SET requirement (totaling 14.231ns) by 3.914ns

 Physical Path Details:

      Data path u_LP_HS_DELAY_CNTRL/SLICE_53 to D0_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R15C20B.CLK to     R15C20B.Q0 u_LP_HS_DELAY_CNTRL/SLICE_53 (from byte_clk)
ROUTE        22     1.199     R15C20B.Q0 to     R16C21D.B0 u_LP_HS_DELAY_CNTRL/tmp1[1]
CTOF_DEL    ---     0.452     R16C21D.B0 to     R16C21D.F0 SLICE_288
ROUTE        64     2.501     R16C21D.F0 to     R12C17A.B1 u_LP_HS_DELAY_CNTRL/tmp1_i[1]
CTOF_DEL    ---     0.452     R12C17A.B1 to     R12C17A.F1 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_11/SLICE_103
ROUTE         1     0.678     R12C17A.F1 to     R12C19D.C1 u_LP_HS_DELAY_CNTRL/hold_data_CR31_ram_48
CTOOFX_DEL  ---     0.661     R12C19D.C1 to   R12C19D.OFX0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_3_RNILCPL4_0/SLICE_338
ROUTE         1     1.478   R12C19D.OFX0 to     R15C15B.D0 w_byte_D0_a[1]
CTOF_DEL    ---     0.452     R15C15B.D0 to     R15C15B.F0 SLICE_289
ROUTE         1     2.035     R15C15B.F0 to  IOL_T16A.TXD1 byte_D0_out[1] (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                   10.317   (23.5% logic, 76.5% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path PIXCLK to u_LP_HS_DELAY_CNTRL/SLICE_53:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI PIXCLK
ROUTE        32     0.921       C8.PADDI to      LPLL.CLKI PIXCLK_c
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE       218     1.711    LPLL.CLKOS2 to    R15C20B.CLK byte_clk
                  --------
                    4.004   (34.3% logic, 65.7% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         5     1.863     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    1.863   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path PIXCLK to D0_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI PIXCLK
ROUTE        32     0.921       C8.PADDI to      LPLL.CLKI PIXCLK_c
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         5     0.543     LPLL.CLKOP to *LKSYNC0.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC0.ECLKO to  TCLKDIV0.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.357  TCLKDIV0.CLKI to TCLKDIV0.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     1.873 TCLKDIV0.CDIVX to   IOL_T16A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    5.066   (34.1% logic, 65.9% route), 4 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         5     1.863     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    1.863   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 4.019ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CF5[1]  (from byte_clk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/Inst5_ODDRX4B1  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:              10.212ns  (23.8% logic, 76.2% route), 5 logic levels.

 Constraint Details:

     10.212ns physical path delay u_LP_HS_DELAY_CNTRL/SLICE_53 to D1_MGIOL meets
     13.333ns delay constraint less
     -1.062ns skew and
      0.000ns feedback compensation and
      0.164ns DO_SET requirement (totaling 14.231ns) by 4.019ns

 Physical Path Details:

      Data path u_LP_HS_DELAY_CNTRL/SLICE_53 to D1_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R15C20B.CLK to     R15C20B.Q0 u_LP_HS_DELAY_CNTRL/SLICE_53 (from byte_clk)
ROUTE        22     1.199     R15C20B.Q0 to     R16C21D.B0 u_LP_HS_DELAY_CNTRL/tmp1[1]
CTOF_DEL    ---     0.452     R16C21D.B0 to     R16C21D.F0 SLICE_288
ROUTE        64     3.227     R16C21D.F0 to     R10C17B.B0 u_LP_HS_DELAY_CNTRL/tmp1_i[1]
CTOF_DEL    ---     0.452     R10C17B.B0 to     R10C17B.F0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_14/SLICE_95
ROUTE         1     0.839     R10C17B.F0 to     R11C18D.D1 u_LP_HS_DELAY_CNTRL/hold_data_CR31_ram_61
CTOOFX_DEL  ---     0.661     R11C18D.D1 to   R11C18D.OFX0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_2_RNIMHNN4_1/SLICE_341
ROUTE         1     0.942   R11C18D.OFX0 to      R9C16C.D1 w_byte_D1_a[6]
CTOF_DEL    ---     0.452      R9C16C.D1 to      R9C16C.F1 DataSPDT/SLICE_469
ROUTE         1     1.579      R9C16C.F1 to  IOL_T14A.TXD6 byte_D1_out[6] (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                   10.212   (23.8% logic, 76.2% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path PIXCLK to u_LP_HS_DELAY_CNTRL/SLICE_53:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI PIXCLK
ROUTE        32     0.921       C8.PADDI to      LPLL.CLKI PIXCLK_c
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE       218     1.711    LPLL.CLKOS2 to    R15C20B.CLK byte_clk
                  --------
                    4.004   (34.3% logic, 65.7% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         5     1.863     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    1.863   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path PIXCLK to D1_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI PIXCLK
ROUTE        32     0.921       C8.PADDI to      LPLL.CLKI PIXCLK_c
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         5     0.543     LPLL.CLKOP to *LKSYNC0.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC0.ECLKO to  TCLKDIV0.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.357  TCLKDIV0.CLKI to TCLKDIV0.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     1.873 TCLKDIV0.CDIVX to   IOL_T14A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    5.066   (34.1% logic, 65.9% route), 4 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         5     1.863     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    1.863   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 4.026ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CF5[1]  (from byte_clk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/Inst5_ODDRX4B0  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:              10.205ns  (23.8% logic, 76.2% route), 5 logic levels.

 Constraint Details:

     10.205ns physical path delay u_LP_HS_DELAY_CNTRL/SLICE_53 to D0_MGIOL meets
     13.333ns delay constraint less
     -1.062ns skew and
      0.000ns feedback compensation and
      0.164ns DO_SET requirement (totaling 14.231ns) by 4.026ns

 Physical Path Details:

      Data path u_LP_HS_DELAY_CNTRL/SLICE_53 to D0_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R15C20B.CLK to     R15C20B.Q0 u_LP_HS_DELAY_CNTRL/SLICE_53 (from byte_clk)
ROUTE        22     1.199     R15C20B.Q0 to     R16C21D.B0 u_LP_HS_DELAY_CNTRL/tmp1[1]
CTOF_DEL    ---     0.452     R16C21D.B0 to     R16C21D.F0 SLICE_288
ROUTE        64     2.469     R16C21D.F0 to     R12C20A.B0 u_LP_HS_DELAY_CNTRL/tmp1_i[1]
CTOF_DEL    ---     0.452     R12C20A.B0 to     R12C20A.F0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_7/SLICE_115
ROUTE         1     1.149     R12C20A.F0 to     R12C17D.A0 u_LP_HS_DELAY_CNTRL/hold_data_CR31_ram_31
CTOOFX_DEL  ---     0.661     R12C17D.A0 to   R12C17D.OFX0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_3_RNILCPL4/SLICE_339
ROUTE         1     1.180   R12C17D.OFX0 to     R10C16D.B1 w_byte_D0_a[0]
CTOF_DEL    ---     0.452     R10C16D.B1 to     R10C16D.F1 DataSPDT/mux_byte_D0/SLICE_471
ROUTE         1     1.782     R10C16D.F1 to  IOL_T16A.TXD0 byte_D0_out[0] (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                   10.205   (23.8% logic, 76.2% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path PIXCLK to u_LP_HS_DELAY_CNTRL/SLICE_53:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI PIXCLK
ROUTE        32     0.921       C8.PADDI to      LPLL.CLKI PIXCLK_c
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE       218     1.711    LPLL.CLKOS2 to    R15C20B.CLK byte_clk
                  --------
                    4.004   (34.3% logic, 65.7% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         5     1.863     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    1.863   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path PIXCLK to D0_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI PIXCLK
ROUTE        32     0.921       C8.PADDI to      LPLL.CLKI PIXCLK_c
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         5     0.543     LPLL.CLKOP to *LKSYNC0.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC0.ECLKO to  TCLKDIV0.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.357  TCLKDIV0.CLKI to TCLKDIV0.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     1.873 TCLKDIV0.CDIVX to   IOL_T16A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    5.066   (34.1% logic, 65.9% route), 4 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         5     1.863     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    1.863   (0.0% logic, 100.0% route), 1 logic levels.

Report:  100.050MHz is the maximum frequency for this preference.

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "PIXCLK_c" 50.000000 MHz  |             |             |
;                                       |   50.000 MHz|   92.902 MHz|  12  
                                        |             |             |
FREQUENCY NET "CLKOP" 300.000000 MHz ;  |  300.000 MHz|  323.415 MHz|   0  
                                        |             |             |
FREQUENCY NET "CLKOS" 300.000000 MHz ;  |  300.000 MHz|  450.045 MHz|   0  
                                        |             |             |
FREQUENCY NET "byte_clk" 75.000000 MHz  |             |             |
;                                       |   75.000 MHz|   60.702 MHz|   5 *
                                        |             |             |
Timing Rule Check                       |            -|            -|   0  
                                        |             |             |
FREQUENCY NET                           |             |             |
"u_DPHY_TX_INST/u_oDDRx4/sclk"          |             |             |
75.000000 MHz ;                         |   75.000 MHz|  100.050 MHz|   5  
                                        |             |             |
----------------------------------------------------------------------------


1 preference(marked by "*" above) not met.

----------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
----------------------------------------------------------------------------
u_BYTE_PACKETIZER/w_edge_detect_3       |       5|      26|    100.00%
                                        |        |        |
u_BYTE_PACKETIZER/u_packetheader/un1_q_l|        |        |
ong_pkt_indicator_1_1_i                 |       6|      18|     69.23%
                                        |        |        |
w_vsync                                 |       7|      14|     53.85%
                                        |        |        |
w_hsync                                 |       4|      12|     46.15%
                                        |        |        |
u_BYTE_PACKETIZER/VSYNC_start           |       1|       7|     26.92%
                                        |        |        |
u_BYTE_PACKETIZER/VSYNC_end             |       1|       7|     26.92%
                                        |        |        |
u_BYTE_PACKETIZER/HSYNC_start           |       3|       6|     23.08%
                                        |        |        |
u_BYTE_PACKETIZER/HSYNC_end             |       3|       6|     23.08%
                                        |        |        |
u_BYTE_PACKETIZER/u_packetheader/un1_q_l|        |        |
ong_pkt_indicator_1_1                   |       1|       4|     15.38%
                                        |        |        |
u_BYTE_PACKETIZER/u_packetheader/un1_q_l|        |        |
ong_pkt_indicator_1_i                   |       1|       4|     15.38%
                                        |        |        |
u_BYTE_PACKETIZER/w_edge_detect         |       1|       4|     15.38%
                                        |        |        |
----------------------------------------------------------------------------


Clock Domains Analysis
------------------------

Found 7 clocks:

Clock Domain: u_DPHY_TX_INST/u_oDDRx4/sclk   Source: u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC.CDIVX   Loads: 5
   Covered under: FREQUENCY NET "u_DPHY_TX_INST/u_oDDRx4/sclk" 75.000000 MHz ;

   Data transfers from:
   Clock Domain: byte_clk   Source: genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0.CLKOS2
      Covered under: FREQUENCY NET "u_DPHY_TX_INST/u_oDDRx4/sclk" 75.000000 MHz ;   Transfers: 71

Clock Domain: u_DPHY_TX_INST/u_oDDRx4/eclkd   Source: u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA.ECLKO   Loads: 3
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: u_DPHY_TX_INST/u_oDDRx4/sclk   Source: u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC.CDIVX
      Covered under: Timing Rule Check   Transfers: 2

Clock Domain: u_DPHY_TX_INST/u_oDDRx4/eclkc   Source: u_DPHY_TX_INST/u_oDDRx4/Inst4_ECLKSYNCA.ECLKO   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: u_DPHY_TX_INST/u_oDDRx4/sclk   Source: u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC.CDIVX
      Covered under: Timing Rule Check   Transfers: 1

Clock Domain: byte_clk   Source: genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0.CLKOS2   Loads: 218
   Covered under: FREQUENCY NET "byte_clk" 75.000000 MHz ;

   Data transfers from:
   Clock Domain: PIXCLK_c   Source: PIXCLK.PAD
      Covered under: FREQUENCY NET "byte_clk" 75.000000 MHz ;   Transfers: 3

Clock Domain: PIXCLK_c   Source: PIXCLK.PAD   Loads: 32
   Covered under: FREQUENCY NET "PIXCLK_c" 50.000000 MHz ;

Clock Domain: CLKOS   Source: genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0.CLKOS   Loads: 1
   No transfer within this clock domain is found

Clock Domain: CLKOP   Source: genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0.CLKOP   Loads: 5
   No transfer within this clock domain is found


Timing summary (Setup):
---------------

Timing errors: 26  Score: 33200
Cumulative negative slack: 33200

Constraints cover 12091 paths, 7 nets, and 3753 connections (98.17% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.0.240.2
Tue Feb 15 16:15:02 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o xo3l_verilog_xo3l_verilog.twr -gui -msgset C:/Users/Miguel Estrada/Documents/GitHub/project/xo3l/verilog/promote.xml xo3l_verilog_xo3l_verilog.ncd xo3l_verilog_xo3l_verilog.prf 
Design file:     xo3l_verilog_xo3l_verilog.ncd
Preference file: xo3l_verilog_xo3l_verilog.prf
Device,speed:    LCMXO3L-6900C,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "PIXCLK_c" 50.000000 MHz ;
            1098 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.201ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              genblk4.u_colorbar_gen/color_cntr[6]  (from PIXCLK_c +)
   Destination:    FIFO8KB    Port           u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_7_0/pixel2byte_fifo_0_0(ASIC)  (to PIXCLK_c +)

   Delay:               0.306ns  (43.5% logic, 56.5% route), 1 logic levels.

 Constraint Details:

      0.306ns physical path delay genblk4.u_colorbar_gen/SLICE_15 to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_7_0/pixel2byte_fifo_0_0 meets
      0.051ns DATA_HLD and
      0.000ns delay constraint less
     -0.054ns skew requirement (totaling 0.105ns) by 0.201ns

 Physical Path Details:

      Data path genblk4.u_colorbar_gen/SLICE_15 to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_7_0/pixel2byte_fifo_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C29D.CLK to     R12C29D.Q1 genblk4.u_colorbar_gen/SLICE_15 (from PIXCLK_c)
ROUTE         2     0.173     R12C29D.Q1 to EBR_R13C27.DI6 w_pixdata[6] (to PIXCLK_c)
                  --------
                    0.306   (43.5% logic, 56.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path PIXCLK to genblk4.u_colorbar_gen/SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        32     0.907       C8.PADDI to    R12C29D.CLK PIXCLK_c
                  --------
                    0.907   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIXCLK to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_7_0/pixel2byte_fifo_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        32     0.961       C8.PADDI to *R_R13C27.CLKW PIXCLK_c
                  --------
                    0.961   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.238ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              genblk4.u_colorbar_gen/color_cntr[4]  (from PIXCLK_c +)
   Destination:    FIFO8KB    Port           u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_7_0/pixel2byte_fifo_0_0(ASIC)  (to PIXCLK_c +)

   Delay:               0.343ns  (38.8% logic, 61.2% route), 1 logic levels.

 Constraint Details:

      0.343ns physical path delay genblk4.u_colorbar_gen/SLICE_16 to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_7_0/pixel2byte_fifo_0_0 meets
      0.051ns DATA_HLD and
      0.000ns delay constraint less
     -0.054ns skew requirement (totaling 0.105ns) by 0.238ns

 Physical Path Details:

      Data path genblk4.u_colorbar_gen/SLICE_16 to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_7_0/pixel2byte_fifo_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C29C.CLK to     R12C29C.Q1 genblk4.u_colorbar_gen/SLICE_16 (from PIXCLK_c)
ROUTE         2     0.210     R12C29C.Q1 to EBR_R13C27.DI4 w_pixdata[4] (to PIXCLK_c)
                  --------
                    0.343   (38.8% logic, 61.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path PIXCLK to genblk4.u_colorbar_gen/SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        32     0.907       C8.PADDI to    R12C29C.CLK PIXCLK_c
                  --------
                    0.907   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIXCLK to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_7_0/pixel2byte_fifo_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        32     0.961       C8.PADDI to *R_R13C27.CLKW PIXCLK_c
                  --------
                    0.961   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.238ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              genblk4.u_colorbar_gen/color_cntr[5]  (from PIXCLK_c +)
   Destination:    FIFO8KB    Port           u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_7_0/pixel2byte_fifo_0_0(ASIC)  (to PIXCLK_c +)

   Delay:               0.343ns  (38.8% logic, 61.2% route), 1 logic levels.

 Constraint Details:

      0.343ns physical path delay genblk4.u_colorbar_gen/SLICE_15 to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_7_0/pixel2byte_fifo_0_0 meets
      0.051ns DATA_HLD and
      0.000ns delay constraint less
     -0.054ns skew requirement (totaling 0.105ns) by 0.238ns

 Physical Path Details:

      Data path genblk4.u_colorbar_gen/SLICE_15 to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_7_0/pixel2byte_fifo_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C29D.CLK to     R12C29D.Q0 genblk4.u_colorbar_gen/SLICE_15 (from PIXCLK_c)
ROUTE         2     0.210     R12C29D.Q0 to EBR_R13C27.DI5 w_pixdata[5] (to PIXCLK_c)
                  --------
                    0.343   (38.8% logic, 61.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path PIXCLK to genblk4.u_colorbar_gen/SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        32     0.907       C8.PADDI to    R12C29D.CLK PIXCLK_c
                  --------
                    0.907   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIXCLK to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_7_0/pixel2byte_fifo_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        32     0.961       C8.PADDI to *R_R13C27.CLKW PIXCLK_c
                  --------
                    0.961   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.321ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              genblk4.u_colorbar_gen/color_cntr[1]  (from PIXCLK_c +)
   Destination:    FIFO8KB    Port           u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_7_0/pixel2byte_fifo_0_0(ASIC)  (to PIXCLK_c +)

   Delay:               0.426ns  (31.2% logic, 68.8% route), 1 logic levels.

 Constraint Details:

      0.426ns physical path delay genblk4.u_colorbar_gen/SLICE_17 to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_7_0/pixel2byte_fifo_0_0 meets
      0.051ns DATA_HLD and
      0.000ns delay constraint less
     -0.054ns skew requirement (totaling 0.105ns) by 0.321ns

 Physical Path Details:

      Data path genblk4.u_colorbar_gen/SLICE_17 to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_7_0/pixel2byte_fifo_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C29B.CLK to     R12C29B.Q0 genblk4.u_colorbar_gen/SLICE_17 (from PIXCLK_c)
ROUTE         2     0.293     R12C29B.Q0 to EBR_R13C27.DI1 w_pixdata[1] (to PIXCLK_c)
                  --------
                    0.426   (31.2% logic, 68.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path PIXCLK to genblk4.u_colorbar_gen/SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        32     0.907       C8.PADDI to    R12C29B.CLK PIXCLK_c
                  --------
                    0.907   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIXCLK to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_7_0/pixel2byte_fifo_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        32     0.961       C8.PADDI to *R_R13C27.CLKW PIXCLK_c
                  --------
                    0.961   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.349ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              genblk4.u_colorbar_gen/color_cntr[0]  (from PIXCLK_c +)
   Destination:    FIFO8KB    Port           u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_7_0/pixel2byte_fifo_0_0(ASIC)  (to PIXCLK_c +)

   Delay:               0.454ns  (29.3% logic, 70.7% route), 1 logic levels.

 Constraint Details:

      0.454ns physical path delay genblk4.u_colorbar_gen/SLICE_18 to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_7_0/pixel2byte_fifo_0_0 meets
      0.051ns DATA_HLD and
      0.000ns delay constraint less
     -0.054ns skew requirement (totaling 0.105ns) by 0.349ns

 Physical Path Details:

      Data path genblk4.u_colorbar_gen/SLICE_18 to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_7_0/pixel2byte_fifo_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C29A.CLK to     R12C29A.Q1 genblk4.u_colorbar_gen/SLICE_18 (from PIXCLK_c)
ROUTE         2     0.321     R12C29A.Q1 to EBR_R13C27.DI0 w_pixdata[0] (to PIXCLK_c)
                  --------
                    0.454   (29.3% logic, 70.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path PIXCLK to genblk4.u_colorbar_gen/SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        32     0.907       C8.PADDI to    R12C29A.CLK PIXCLK_c
                  --------
                    0.907   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIXCLK to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_7_0/pixel2byte_fifo_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        32     0.961       C8.PADDI to *R_R13C27.CLKW PIXCLK_c
                  --------
                    0.961   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.349ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              genblk4.u_colorbar_gen/color_cntr[3]  (from PIXCLK_c +)
   Destination:    FIFO8KB    Port           u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_7_0/pixel2byte_fifo_0_0(ASIC)  (to PIXCLK_c +)

   Delay:               0.454ns  (29.3% logic, 70.7% route), 1 logic levels.

 Constraint Details:

      0.454ns physical path delay genblk4.u_colorbar_gen/SLICE_16 to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_7_0/pixel2byte_fifo_0_0 meets
      0.051ns DATA_HLD and
      0.000ns delay constraint less
     -0.054ns skew requirement (totaling 0.105ns) by 0.349ns

 Physical Path Details:

      Data path genblk4.u_colorbar_gen/SLICE_16 to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_7_0/pixel2byte_fifo_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C29C.CLK to     R12C29C.Q0 genblk4.u_colorbar_gen/SLICE_16 (from PIXCLK_c)
ROUTE         2     0.321     R12C29C.Q0 to EBR_R13C27.DI3 w_pixdata[3] (to PIXCLK_c)
                  --------
                    0.454   (29.3% logic, 70.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path PIXCLK to genblk4.u_colorbar_gen/SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        32     0.907       C8.PADDI to    R12C29C.CLK PIXCLK_c
                  --------
                    0.907   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIXCLK to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_7_0/pixel2byte_fifo_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        32     0.961       C8.PADDI to *R_R13C27.CLKW PIXCLK_c
                  --------
                    0.961   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              genblk4.u_colorbar_gen/color_cntr[3]  (from PIXCLK_c +)
   Destination:    FF         Data in        genblk4.u_colorbar_gen/color_cntr[3]  (to PIXCLK_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay genblk4.u_colorbar_gen/SLICE_16 to genblk4.u_colorbar_gen/SLICE_16 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path genblk4.u_colorbar_gen/SLICE_16 to genblk4.u_colorbar_gen/SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C29C.CLK to     R12C29C.Q0 genblk4.u_colorbar_gen/SLICE_16 (from PIXCLK_c)
ROUTE         2     0.132     R12C29C.Q0 to     R12C29C.A0 w_pixdata[3]
CTOF_DEL    ---     0.101     R12C29C.A0 to     R12C29C.F0 genblk4.u_colorbar_gen/SLICE_16
ROUTE         1     0.000     R12C29C.F0 to    R12C29C.DI0 genblk4.u_colorbar_gen/color_cntr_s[3] (to PIXCLK_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PIXCLK to genblk4.u_colorbar_gen/SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        32     0.907       C8.PADDI to    R12C29C.CLK PIXCLK_c
                  --------
                    0.907   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIXCLK to genblk4.u_colorbar_gen/SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        32     0.907       C8.PADDI to    R12C29C.CLK PIXCLK_c
                  --------
                    0.907   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              genblk4.u_colorbar_gen/color_cntr[2]  (from PIXCLK_c +)
   Destination:    FF         Data in        genblk4.u_colorbar_gen/color_cntr[2]  (to PIXCLK_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay genblk4.u_colorbar_gen/SLICE_17 to genblk4.u_colorbar_gen/SLICE_17 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path genblk4.u_colorbar_gen/SLICE_17 to genblk4.u_colorbar_gen/SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C29B.CLK to     R12C29B.Q1 genblk4.u_colorbar_gen/SLICE_17 (from PIXCLK_c)
ROUTE         2     0.132     R12C29B.Q1 to     R12C29B.A1 w_pixdata[2]
CTOF_DEL    ---     0.101     R12C29B.A1 to     R12C29B.F1 genblk4.u_colorbar_gen/SLICE_17
ROUTE         1     0.000     R12C29B.F1 to    R12C29B.DI1 genblk4.u_colorbar_gen/color_cntr_s[2] (to PIXCLK_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PIXCLK to genblk4.u_colorbar_gen/SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        32     0.907       C8.PADDI to    R12C29B.CLK PIXCLK_c
                  --------
                    0.907   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIXCLK to genblk4.u_colorbar_gen/SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        32     0.907       C8.PADDI to    R12C29B.CLK PIXCLK_c
                  --------
                    0.907   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              genblk4.u_colorbar_gen/color_cntr[9]  (from PIXCLK_c +)
   Destination:    FF         Data in        genblk4.u_colorbar_gen/color_cntr[9]  (to PIXCLK_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay genblk4.u_colorbar_gen/SLICE_13 to genblk4.u_colorbar_gen/SLICE_13 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path genblk4.u_colorbar_gen/SLICE_13 to genblk4.u_colorbar_gen/SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C30B.CLK to     R12C30B.Q0 genblk4.u_colorbar_gen/SLICE_13 (from PIXCLK_c)
ROUTE         2     0.132     R12C30B.Q0 to     R12C30B.A0 w_pixdata[9]
CTOF_DEL    ---     0.101     R12C30B.A0 to     R12C30B.F0 genblk4.u_colorbar_gen/SLICE_13
ROUTE         1     0.000     R12C30B.F0 to    R12C30B.DI0 genblk4.u_colorbar_gen/color_cntr_s[9] (to PIXCLK_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PIXCLK to genblk4.u_colorbar_gen/SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        32     0.907       C8.PADDI to    R12C30B.CLK PIXCLK_c
                  --------
                    0.907   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIXCLK to genblk4.u_colorbar_gen/SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        32     0.907       C8.PADDI to    R12C30B.CLK PIXCLK_c
                  --------
                    0.907   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              genblk4.u_colorbar_gen/color_cntr[7]  (from PIXCLK_c +)
   Destination:    FF         Data in        genblk4.u_colorbar_gen/color_cntr[7]  (to PIXCLK_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay genblk4.u_colorbar_gen/SLICE_14 to genblk4.u_colorbar_gen/SLICE_14 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path genblk4.u_colorbar_gen/SLICE_14 to genblk4.u_colorbar_gen/SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C30A.CLK to     R12C30A.Q0 genblk4.u_colorbar_gen/SLICE_14 (from PIXCLK_c)
ROUTE         2     0.132     R12C30A.Q0 to     R12C30A.A0 w_pixdata[7]
CTOF_DEL    ---     0.101     R12C30A.A0 to     R12C30A.F0 genblk4.u_colorbar_gen/SLICE_14
ROUTE         1     0.000     R12C30A.F0 to    R12C30A.DI0 genblk4.u_colorbar_gen/color_cntr_s[7] (to PIXCLK_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PIXCLK to genblk4.u_colorbar_gen/SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        32     0.907       C8.PADDI to    R12C30A.CLK PIXCLK_c
                  --------
                    0.907   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIXCLK to genblk4.u_colorbar_gen/SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        32     0.907       C8.PADDI to    R12C30A.CLK PIXCLK_c
                  --------
                    0.907   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
Preference: FREQUENCY NET "CLKOP" 300.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Preference: FREQUENCY NET "CLKOS" 300.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Preference: FREQUENCY NET "byte_clk" 75.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.136ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_BYTE_PACKETIZER/u_packetheader/q_byte_data[15]  (from byte_clk +)
   Destination:    FF         Data in        u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_4/RAM1  (to byte_clk +)
                   FF                        u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_4/RAM1

   Delay:               0.267ns  (49.8% logic, 50.2% route), 2 logic levels.

 Constraint Details:

      0.267ns physical path delay u_BYTE_PACKETIZER/u_packetheader/SLICE_79 to u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_4 meets
      0.131ns WD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.131ns) by 0.136ns

 Physical Path Details:

      Data path u_BYTE_PACKETIZER/u_packetheader/SLICE_79 to u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C27C.CLK to     R11C27C.Q1 u_BYTE_PACKETIZER/u_packetheader/SLICE_79 (from byte_clk)
ROUTE         1     0.134     R11C27C.Q1 to     R12C27C.D1 u_BYTE_PACKETIZER/u_packetheader/q_byte_data[15]
ZERO_DEL    ---     0.000     R12C27C.D1 to   R12C27C.WDO3 u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_4.1
ROUTE         1     0.000   R12C27C.WDO3 to    R12C27B.WD1 u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_4/WD3_INT (to byte_clk)
                  --------
                    0.267   (49.8% logic, 50.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_BYTE_PACKETIZER/u_packetheader/SLICE_79:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       218     0.698    LPLL.CLKOS2 to    R11C27C.CLK byte_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       218     0.698    LPLL.CLKOS2 to    R12C27B.WCK byte_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.138ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_BYTE_PACKETIZER/u_packetheader/q_byte_data[6]  (from byte_clk +)
   Destination:    FF         Data in        u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_6/RAM1  (to byte_clk +)
                   FF                        u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_6/RAM1

   Delay:               0.269ns  (49.4% logic, 50.6% route), 2 logic levels.

 Constraint Details:

      0.269ns physical path delay u_BYTE_PACKETIZER/u_packetheader/SLICE_479 to u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_6.4 meets
      0.131ns WD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.131ns) by 0.138ns

 Physical Path Details:

      Data path u_BYTE_PACKETIZER/u_packetheader/SLICE_479 to u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_6.4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C28D.CLK to     R12C28D.Q1 u_BYTE_PACKETIZER/u_packetheader/SLICE_479 (from byte_clk)
ROUTE         1     0.136     R12C28D.Q1 to     R12C28C.C1 u_BYTE_PACKETIZER/u_packetheader/q_byte_data[6]
ZERO_DEL    ---     0.000     R12C28C.C1 to   R12C28C.WDO2 u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_6.5
ROUTE         1     0.000   R12C28C.WDO2 to    R12C28B.WD0 u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_6/WD2_INT (to byte_clk)
                  --------
                    0.269   (49.4% logic, 50.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_BYTE_PACKETIZER/u_packetheader/SLICE_479:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       218     0.698    LPLL.CLKOS2 to    R12C28D.CLK byte_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_6.4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       218     0.698    LPLL.CLKOS2 to    R12C28B.WCK byte_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.140ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_BYTE_PACKETIZER/u_packetheader/q_byte_data[14]  (from byte_clk +)
   Destination:    FF         Data in        u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_4/RAM1  (to byte_clk +)
                   FF                        u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_4/RAM1

   Delay:               0.271ns  (49.1% logic, 50.9% route), 2 logic levels.

 Constraint Details:

      0.271ns physical path delay u_BYTE_PACKETIZER/u_packetheader/SLICE_79 to u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_4 meets
      0.131ns WD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.131ns) by 0.140ns

 Physical Path Details:

      Data path u_BYTE_PACKETIZER/u_packetheader/SLICE_79 to u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C27C.CLK to     R11C27C.Q0 u_BYTE_PACKETIZER/u_packetheader/SLICE_79 (from byte_clk)
ROUTE         1     0.138     R11C27C.Q0 to     R12C27C.C1 u_BYTE_PACKETIZER/u_packetheader/q_byte_data[14]
ZERO_DEL    ---     0.000     R12C27C.C1 to   R12C27C.WDO2 u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_4.1
ROUTE         1     0.000   R12C27C.WDO2 to    R12C27B.WD0 u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_4/WD2_INT (to byte_clk)
                  --------
                    0.271   (49.1% logic, 50.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_BYTE_PACKETIZER/u_packetheader/SLICE_79:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       218     0.698    LPLL.CLKOS2 to    R11C27C.CLK byte_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       218     0.698    LPLL.CLKOS2 to    R12C27B.WCK byte_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.145ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CF5[2]  (from byte_clk +)
   Destination:    FF         Data in        u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_5/RAM0  (to byte_clk +)
                   FF                        u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_5/RAM0

   Delay:               0.276ns  (48.2% logic, 51.8% route), 2 logic levels.

 Constraint Details:

      0.276ns physical path delay u_LP_HS_DELAY_CNTRL/SLICE_53 to u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_5/SLICE_121 meets
      0.131ns WAD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.131ns) by 0.145ns

 Physical Path Details:

      Data path u_LP_HS_DELAY_CNTRL/SLICE_53 to u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_5/SLICE_121:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C20B.CLK to     R15C20B.Q1 u_LP_HS_DELAY_CNTRL/SLICE_53 (from byte_clk)
ROUTE        21     0.143     R15C20B.Q1 to     R15C19C.C0 u_LP_HS_DELAY_CNTRL/tmp1[2]
ZERO_DEL    ---     0.000     R15C19C.C0 to  R15C19C.WADO2 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_5/SLICE_120
ROUTE         2     0.000  R15C19C.WADO2 to   R15C19A.WAD2 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_5/WAD2_INT (to byte_clk)
                  --------
                    0.276   (48.2% logic, 51.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_LP_HS_DELAY_CNTRL/SLICE_53:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       218     0.698    LPLL.CLKOS2 to    R15C20B.CLK byte_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_5/SLICE_121:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       218     0.698    LPLL.CLKOS2 to    R15C19A.WCK byte_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.145ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CF5[2]  (from byte_clk +)
   Destination:    FF         Data in        u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_5/RAM1  (to byte_clk +)
                   FF                        u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_5/RAM1

   Delay:               0.276ns  (48.2% logic, 51.8% route), 2 logic levels.

 Constraint Details:

      0.276ns physical path delay u_LP_HS_DELAY_CNTRL/SLICE_53 to u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_5/SLICE_122 meets
      0.131ns WAD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.131ns) by 0.145ns

 Physical Path Details:

      Data path u_LP_HS_DELAY_CNTRL/SLICE_53 to u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_5/SLICE_122:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C20B.CLK to     R15C20B.Q1 u_LP_HS_DELAY_CNTRL/SLICE_53 (from byte_clk)
ROUTE        21     0.143     R15C20B.Q1 to     R15C19C.C0 u_LP_HS_DELAY_CNTRL/tmp1[2]
ZERO_DEL    ---     0.000     R15C19C.C0 to  R15C19C.WADO2 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_5/SLICE_120
ROUTE         2     0.000  R15C19C.WADO2 to   R15C19B.WAD2 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_5/WAD2_INT (to byte_clk)
                  --------
                    0.276   (48.2% logic, 51.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_LP_HS_DELAY_CNTRL/SLICE_53:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       218     0.698    LPLL.CLKOS2 to    R15C20B.CLK byte_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_5/SLICE_122:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       218     0.698    LPLL.CLKOS2 to    R15C19B.WCK byte_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.213ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_BYTE_PACKETIZER/u_packetheader/q_byte_data[4]  (from byte_clk +)
   Destination:    FF         Data in        u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_6/RAM0  (to byte_clk +)
                   FF                        u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_6/RAM0

   Delay:               0.344ns  (38.7% logic, 61.3% route), 2 logic levels.

 Constraint Details:

      0.344ns physical path delay u_BYTE_PACKETIZER/u_packetheader/SLICE_77 to u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_6 meets
      0.131ns WD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.131ns) by 0.213ns

 Physical Path Details:

      Data path u_BYTE_PACKETIZER/u_packetheader/SLICE_77 to u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_6:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C28A.CLK to     R11C28A.Q1 u_BYTE_PACKETIZER/u_packetheader/SLICE_77 (from byte_clk)
ROUTE         1     0.211     R11C28A.Q1 to     R12C28C.A1 u_BYTE_PACKETIZER/u_packetheader/q_byte_data[4]
ZERO_DEL    ---     0.000     R12C28C.A1 to   R12C28C.WDO0 u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_6.5
ROUTE         1     0.000   R12C28C.WDO0 to    R12C28A.WD0 u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_6/WD0_INT (to byte_clk)
                  --------
                    0.344   (38.7% logic, 61.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_BYTE_PACKETIZER/u_packetheader/SLICE_77:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       218     0.698    LPLL.CLKOS2 to    R11C28A.CLK byte_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       218     0.698    LPLL.CLKOS2 to    R12C28A.WCK byte_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.219ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/FF_75  (from byte_clk +)
   Destination:    FF         Data in        u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_5/RAM1  (to byte_clk +)
                   FF                        u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_5/RAM1

   Delay:               0.350ns  (38.0% logic, 62.0% route), 2 logic levels.

 Constraint Details:

      0.350ns physical path delay u_BYTE_PACKETIZER/u_packetheader/SLICE_415 to u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_5.2 meets
      0.131ns WAD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.131ns) by 0.219ns

 Physical Path Details:

      Data path u_BYTE_PACKETIZER/u_packetheader/SLICE_415 to u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_5.2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C27C.CLK to     R14C27C.Q1 u_BYTE_PACKETIZER/u_packetheader/SLICE_415 (from byte_clk)
ROUTE         4     0.217     R14C27C.Q1 to     R14C28C.A0 u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/wptr_0
ZERO_DEL    ---     0.000     R14C28C.A0 to  R14C28C.WADO0 u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_5
ROUTE         2     0.000  R14C28C.WADO0 to   R14C28B.WAD0 u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_5/WAD0_INT (to byte_clk)
                  --------
                    0.350   (38.0% logic, 62.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_BYTE_PACKETIZER/u_packetheader/SLICE_415:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       218     0.698    LPLL.CLKOS2 to    R14C27C.CLK byte_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_5.2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       218     0.698    LPLL.CLKOS2 to    R14C28B.WCK byte_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.219ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/FF_75  (from byte_clk +)
   Destination:    FF         Data in        u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_5/RAM0  (to byte_clk +)
                   FF                        u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_5/RAM0

   Delay:               0.350ns  (38.0% logic, 62.0% route), 2 logic levels.

 Constraint Details:

      0.350ns physical path delay u_BYTE_PACKETIZER/u_packetheader/SLICE_415 to u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_5.3 meets
      0.131ns WAD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.131ns) by 0.219ns

 Physical Path Details:

      Data path u_BYTE_PACKETIZER/u_packetheader/SLICE_415 to u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_5.3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C27C.CLK to     R14C27C.Q1 u_BYTE_PACKETIZER/u_packetheader/SLICE_415 (from byte_clk)
ROUTE         4     0.217     R14C27C.Q1 to     R14C28C.A0 u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/wptr_0
ZERO_DEL    ---     0.000     R14C28C.A0 to  R14C28C.WADO0 u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_5
ROUTE         2     0.000  R14C28C.WADO0 to   R14C28A.WAD0 u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_5/WAD0_INT (to byte_clk)
                  --------
                    0.350   (38.0% logic, 62.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_BYTE_PACKETIZER/u_packetheader/SLICE_415:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       218     0.698    LPLL.CLKOS2 to    R14C27C.CLK byte_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_5.3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       218     0.698    LPLL.CLKOS2 to    R14C28A.WCK byte_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.224ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_BYTE_PACKETIZER/u_packetheader/q_byte_data[5]  (from byte_clk +)
   Destination:    FF         Data in        u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_6/RAM0  (to byte_clk +)
                   FF                        u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_6/RAM0

   Delay:               0.355ns  (37.5% logic, 62.5% route), 2 logic levels.

 Constraint Details:

      0.355ns physical path delay u_BYTE_PACKETIZER/u_packetheader/SLICE_479 to u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_6 meets
      0.131ns WD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.131ns) by 0.224ns

 Physical Path Details:

      Data path u_BYTE_PACKETIZER/u_packetheader/SLICE_479 to u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_6:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C28D.CLK to     R12C28D.Q0 u_BYTE_PACKETIZER/u_packetheader/SLICE_479 (from byte_clk)
ROUTE         1     0.222     R12C28D.Q0 to     R12C28C.B1 u_BYTE_PACKETIZER/u_packetheader/q_byte_data[5]
ZERO_DEL    ---     0.000     R12C28C.B1 to   R12C28C.WDO1 u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_6.5
ROUTE         1     0.000   R12C28C.WDO1 to    R12C28A.WD1 u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_6/WD1_INT (to byte_clk)
                  --------
                    0.355   (37.5% logic, 62.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_BYTE_PACKETIZER/u_packetheader/SLICE_479:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       218     0.698    LPLL.CLKOS2 to    R12C28D.CLK byte_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       218     0.698    LPLL.CLKOS2 to    R12C28A.WCK byte_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.229ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CF5[2]  (from byte_clk +)
   Destination:    FF         Data in        u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_1/RAM0  (to byte_clk +)
                   FF                        u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_1/RAM0

   Delay:               0.360ns  (36.9% logic, 63.1% route), 2 logic levels.

 Constraint Details:

      0.360ns physical path delay u_LP_HS_DELAY_CNTRL/SLICE_53 to u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_1/SLICE_133 meets
      0.131ns WAD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.131ns) by 0.229ns

 Physical Path Details:

      Data path u_LP_HS_DELAY_CNTRL/SLICE_53 to u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_1/SLICE_133:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C20B.CLK to     R15C20B.Q1 u_LP_HS_DELAY_CNTRL/SLICE_53 (from byte_clk)
ROUTE        21     0.227     R15C20B.Q1 to     R15C18C.C0 u_LP_HS_DELAY_CNTRL/tmp1[2]
ZERO_DEL    ---     0.000     R15C18C.C0 to  R15C18C.WADO2 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_1/SLICE_132
ROUTE         2     0.000  R15C18C.WADO2 to   R15C18A.WAD2 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_1/WAD2_INT (to byte_clk)
                  --------
                    0.360   (36.9% logic, 63.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_LP_HS_DELAY_CNTRL/SLICE_53:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       218     0.698    LPLL.CLKOS2 to    R15C20B.CLK byte_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_1/SLICE_133:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       218     0.698    LPLL.CLKOS2 to    R15C18A.WCK byte_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
Preference: FREQUENCY NET "u_DPHY_TX_INST/u_oDDRx4/sclk" 75.000000 MHz ;
            746 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_DPHY_TX_INST/u_oDDRx4/FF_1  (from u_DPHY_TX_INST/u_oDDRx4/sclk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/FF_0  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay SLICE_445 to SLICE_445 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path SLICE_445 to SLICE_445:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C20B.CLK to     R14C20B.Q1 SLICE_445 (from u_DPHY_TX_INST/u_oDDRx4/sclk)
ROUTE         1     0.152     R14C20B.Q1 to     R14C20B.M0 u_DPHY_TX_INST/u_oDDRx4/opensync_2 (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC to SLICE_445:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     0.713 TCLKDIV0.CDIVX to    R14C20B.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    0.713   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC to SLICE_445:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     0.713 TCLKDIV0.CDIVX to    R14C20B.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    0.713   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_DPHY_TX_INST/u_oDDRx4/FF_3  (from u_DPHY_TX_INST/u_oDDRx4/sclk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/FF_2  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay SLICE_429 to SLICE_429 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path SLICE_429 to SLICE_429:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C20D.CLK to     R14C20D.Q1 SLICE_429 (from u_DPHY_TX_INST/u_oDDRx4/sclk)
ROUTE         2     0.154     R14C20D.Q1 to     R14C20D.M0 u_DPHY_TX_INST/u_oDDRx4/opensync_0 (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC to SLICE_429:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     0.713 TCLKDIV0.CDIVX to    R14C20D.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    0.713   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC to SLICE_429:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     0.713 TCLKDIV0.CDIVX to    R14C20D.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    0.713   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_DPHY_TX_INST/u_oDDRx4/FF_2  (from u_DPHY_TX_INST/u_oDDRx4/sclk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/FF_1  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay SLICE_429 to SLICE_445 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path SLICE_429 to SLICE_445:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C20D.CLK to     R14C20D.Q0 SLICE_429 (from u_DPHY_TX_INST/u_oDDRx4/sclk)
ROUTE         2     0.154     R14C20D.Q0 to     R14C20B.M1 u_DPHY_TX_INST/u_oDDRx4/opensync_1 (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC to SLICE_429:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     0.713 TCLKDIV0.CDIVX to    R14C20D.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    0.713   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC to SLICE_445:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     0.713 TCLKDIV0.CDIVX to    R14C20B.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    0.713   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_DPHY_TX_INST/u_oDDRx4/FF_0  (from u_DPHY_TX_INST/u_oDDRx4/sclk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/FF_3  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay SLICE_445 to SLICE_429 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path SLICE_445 to SLICE_429:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C20B.CLK to     R14C20B.Q0 SLICE_445 (from u_DPHY_TX_INST/u_oDDRx4/sclk)
ROUTE         3     0.154     R14C20B.Q0 to     R14C20D.M1 u_DPHY_TX_INST/u_oDDRx4/FF_0_Q (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC to SLICE_445:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     0.713 TCLKDIV0.CDIVX to    R14C20B.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    0.713   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC to SLICE_429:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     0.713 TCLKDIV0.CDIVX to    R14C20D.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    0.713   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.307ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_DPHY_TX_INST/u_oDDRx4/FF_0  (from u_DPHY_TX_INST/u_oDDRx4/sclk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/FF_3  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)
                   FF                        u_DPHY_TX_INST/u_oDDRx4/FF_2

   Delay:               0.283ns  (47.0% logic, 53.0% route), 1 logic levels.

 Constraint Details:

      0.283ns physical path delay SLICE_445 to SLICE_429 meets
     -0.024ns CE_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.024ns) by 0.307ns

 Physical Path Details:

      Data path SLICE_445 to SLICE_429:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C20B.CLK to     R14C20B.Q0 SLICE_445 (from u_DPHY_TX_INST/u_oDDRx4/sclk)
ROUTE         3     0.150     R14C20B.Q0 to     R14C20D.CE u_DPHY_TX_INST/u_oDDRx4/FF_0_Q (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                    0.283   (47.0% logic, 53.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC to SLICE_445:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     0.713 TCLKDIV0.CDIVX to    R14C20B.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    0.713   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC to SLICE_429:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     0.713 TCLKDIV0.CDIVX to    R14C20D.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    0.713   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.307ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_DPHY_TX_INST/u_oDDRx4/FF_0  (from u_DPHY_TX_INST/u_oDDRx4/sclk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/FF_1  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)
                   FF                        u_DPHY_TX_INST/u_oDDRx4/FF_0

   Delay:               0.283ns  (47.0% logic, 53.0% route), 1 logic levels.

 Constraint Details:

      0.283ns physical path delay SLICE_445 to SLICE_445 meets
     -0.024ns CE_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.024ns) by 0.307ns

 Physical Path Details:

      Data path SLICE_445 to SLICE_445:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C20B.CLK to     R14C20B.Q0 SLICE_445 (from u_DPHY_TX_INST/u_oDDRx4/sclk)
ROUTE         3     0.150     R14C20B.Q0 to     R14C20B.CE u_DPHY_TX_INST/u_oDDRx4/FF_0_Q (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                    0.283   (47.0% logic, 53.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC to SLICE_445:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     0.713 TCLKDIV0.CDIVX to    R14C20B.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    0.713   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC to SLICE_445:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     0.713 TCLKDIV0.CDIVX to    R14C20B.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    0.713   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.775ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Sync_RAM   Q              u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_10/RAM0  (from byte_clk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/Inst5_ODDRX4B1  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:               1.172ns  (45.5% logic, 54.5% route), 3 logic levels.

 Constraint Details:

      1.172ns physical path delay u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_10/SLICE_106 to D1_MGIOL meets
     -0.024ns DO_HLD and
      0.000ns delay constraint less
     -0.421ns skew less
      0.000ns feedback compensation requirement (totaling 0.397ns) by 0.775ns

 Physical Path Details:

      Data path u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_10/SLICE_106 to D1_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
CLKTOF_DEL  ---     0.276    R10C18A.WCK to     R10C18A.F1 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_10/SLICE_106 (from byte_clk)
ROUTE         1     0.053     R10C18A.F1 to     R10C17D.D0 u_LP_HS_DELAY_CNTRL/hold_data_CR31_ram_44
CTOOFX_DEL  ---     0.156     R10C17D.D0 to   R10C17D.OFX0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_2_RNIMHNN4_0/SLICE_326
ROUTE         1     0.137   R10C17D.OFX0 to      R9C17B.C1 w_byte_D1_a[5]
CTOF_DEL    ---     0.101      R9C17B.C1 to      R9C17B.F1 DataSPDT/SLICE_468
ROUTE         1     0.449      R9C17B.F1 to  IOL_T14A.TXD5 byte_D1_out[5] (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                    1.172   (45.5% logic, 54.5% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path PIXCLK to u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_10/SLICE_106:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C8.PAD to       C8.PADDI PIXCLK
ROUTE        32     0.351       C8.PADDI to      LPLL.CLKI PIXCLK_c
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE       218     0.698    LPLL.CLKOS2 to    R10C18A.WCK byte_clk
                  --------
                    1.531   (31.5% logic, 68.5% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         5     0.751     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.751   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path PIXCLK to D1_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C8.PAD to       C8.PADDI PIXCLK
ROUTE        32     0.351       C8.PADDI to      LPLL.CLKI PIXCLK_c
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         5     0.221     LPLL.CLKOP to *LKSYNC0.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC0.ECLKO to  TCLKDIV0.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.130  TCLKDIV0.CLKI to TCLKDIV0.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     0.768 TCLKDIV0.CDIVX to   IOL_T14A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    1.952   (31.4% logic, 68.6% route), 4 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         5     0.751     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.751   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 0.852ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/hsxx_clk_en  (from byte_clk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/Inst6_ODDRX4B  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:               1.249ns  (18.7% logic, 81.3% route), 2 logic levels.

 Constraint Details:

      1.249ns physical path delay u_LP_HS_DELAY_CNTRL/SLICE_310 to DCK_MGIOL meets
     -0.024ns DO_HLD and
      0.000ns delay constraint less
     -0.421ns skew less
      0.000ns feedback compensation requirement (totaling 0.397ns) by 0.852ns

 Physical Path Details:

      Data path u_LP_HS_DELAY_CNTRL/SLICE_310 to DCK_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C16C.CLK to     R16C16C.Q0 u_LP_HS_DELAY_CNTRL/SLICE_310 (from byte_clk)
ROUTE         1     0.458     R16C16C.Q0 to      R9C17A.A0 w_hsxx_clk_en_a
CTOF_DEL    ---     0.101      R9C17A.A0 to      R9C17A.F0 DataSPDT/SLICE_464
ROUTE         4     0.557      R9C17A.F0 to  IOL_T21A.TXD4 hsxx_clk_en (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                    1.249   (18.7% logic, 81.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PIXCLK to u_LP_HS_DELAY_CNTRL/SLICE_310:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C8.PAD to       C8.PADDI PIXCLK
ROUTE        32     0.351       C8.PADDI to      LPLL.CLKI PIXCLK_c
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE       218     0.698    LPLL.CLKOS2 to    R16C16C.CLK byte_clk
                  --------
                    1.531   (31.5% logic, 68.5% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         5     0.751     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.751   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path PIXCLK to DCK_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C8.PAD to       C8.PADDI PIXCLK
ROUTE        32     0.351       C8.PADDI to      LPLL.CLKI PIXCLK_c
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         5     0.221     LPLL.CLKOP to *LKSYNC0.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC0.ECLKO to  TCLKDIV0.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.130  TCLKDIV0.CLKI to TCLKDIV0.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     0.768 TCLKDIV0.CDIVX to   IOL_T21A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    1.952   (31.4% logic, 68.6% route), 4 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         5     0.751     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.751   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 0.859ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Sync_RAM   Q              u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_2/RAM0  (from byte_clk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/Inst5_ODDRX4B1  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:               1.256ns  (42.4% logic, 57.6% route), 3 logic levels.

 Constraint Details:

      1.256ns physical path delay u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_2/SLICE_130 to D1_MGIOL meets
     -0.024ns DO_HLD and
      0.000ns delay constraint less
     -0.421ns skew less
      0.000ns feedback compensation requirement (totaling 0.397ns) by 0.859ns

 Physical Path Details:

      Data path u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_2/SLICE_130 to D1_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
CLKTOF_DEL  ---     0.276    R11C17A.WCK to     R11C17A.F1 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_2/SLICE_130 (from byte_clk)
ROUTE         1     0.137     R11C17A.F1 to     R10C17D.C0 u_LP_HS_DELAY_CNTRL/hold_data_CR31_ram_12
CTOOFX_DEL  ---     0.156     R10C17D.C0 to   R10C17D.OFX0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_2_RNIMHNN4_0/SLICE_326
ROUTE         1     0.137   R10C17D.OFX0 to      R9C17B.C1 w_byte_D1_a[5]
CTOF_DEL    ---     0.101      R9C17B.C1 to      R9C17B.F1 DataSPDT/SLICE_468
ROUTE         1     0.449      R9C17B.F1 to  IOL_T14A.TXD5 byte_D1_out[5] (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                    1.256   (42.4% logic, 57.6% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path PIXCLK to u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_2/SLICE_130:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C8.PAD to       C8.PADDI PIXCLK
ROUTE        32     0.351       C8.PADDI to      LPLL.CLKI PIXCLK_c
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE       218     0.698    LPLL.CLKOS2 to    R11C17A.WCK byte_clk
                  --------
                    1.531   (31.5% logic, 68.5% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         5     0.751     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.751   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path PIXCLK to D1_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C8.PAD to       C8.PADDI PIXCLK
ROUTE        32     0.351       C8.PADDI to      LPLL.CLKI PIXCLK_c
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         5     0.221     LPLL.CLKOP to *LKSYNC0.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC0.ECLKO to  TCLKDIV0.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.130  TCLKDIV0.CLKI to TCLKDIV0.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     0.768 TCLKDIV0.CDIVX to   IOL_T14A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    1.952   (31.4% logic, 68.6% route), 4 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         5     0.751     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.751   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 0.884ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Sync_RAM   Q              u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_10/RAM1  (from byte_clk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/Inst5_ODDRX4B1  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:               1.281ns  (41.6% logic, 58.4% route), 3 logic levels.

 Constraint Details:

      1.281ns physical path delay u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_10/SLICE_107 to D1_MGIOL meets
     -0.024ns DO_HLD and
      0.000ns delay constraint less
     -0.421ns skew less
      0.000ns feedback compensation requirement (totaling 0.397ns) by 0.884ns

 Physical Path Details:

      Data path u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_10/SLICE_107 to D1_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
CLKTOF_DEL  ---     0.276    R10C18B.WCK to     R10C18B.F1 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_10/SLICE_107 (from byte_clk)
ROUTE         1     0.053     R10C18B.F1 to     R10C18D.D0 u_LP_HS_DELAY_CNTRL/hold_data_CR31_ram_46
CTOOFX_DEL  ---     0.156     R10C18D.D0 to   R10C18D.OFX0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_2_RNIMHNN4_2/SLICE_340
ROUTE         1     0.135   R10C18D.OFX0 to     R10C16A.D1 w_byte_D1_a[7]
CTOF_DEL    ---     0.101     R10C16A.D1 to     R10C16A.F1 DataSPDT/SLICE_470
ROUTE         1     0.560     R10C16A.F1 to  IOL_T14A.TXD7 byte_D1_out[7] (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                    1.281   (41.6% logic, 58.4% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path PIXCLK to u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_10/SLICE_107:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C8.PAD to       C8.PADDI PIXCLK
ROUTE        32     0.351       C8.PADDI to      LPLL.CLKI PIXCLK_c
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE       218     0.698    LPLL.CLKOS2 to    R10C18B.WCK byte_clk
                  --------
                    1.531   (31.5% logic, 68.5% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         5     0.751     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.751   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path PIXCLK to D1_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C8.PAD to       C8.PADDI PIXCLK
ROUTE        32     0.351       C8.PADDI to      LPLL.CLKI PIXCLK_c
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         5     0.221     LPLL.CLKOP to *LKSYNC0.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC0.ECLKO to  TCLKDIV0.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.130  TCLKDIV0.CLKI to TCLKDIV0.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     0.768 TCLKDIV0.CDIVX to   IOL_T14A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    1.952   (31.4% logic, 68.6% route), 4 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         5     0.751     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.751   (0.0% logic, 100.0% route), 1 logic levels.


================================================================================
Internal Preference: Timing Rule Check
            3 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: D0_MGIOL meets CLK to ECLK skew range from -6.625ns to 6.653ns

   Max skew of 0.768ns meets timing requirement of 6.653ns by 5.885ns

   Max CLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.478         C8.PAD to       C8.PADDI PIXCLK
ROUTE        32     0.341       C8.PADDI to      LPLL.CLKI PIXCLK_c
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         5     0.210     LPLL.CLKOP to *LKSYNC0.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC0.ECLKO to  TCLKDIV0.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.130  TCLKDIV0.CLKI to TCLKDIV0.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     0.768 TCLKDIV0.CDIVX to   IOL_T16A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk (to u_DPHY_TX_INST/u_oDDRx4/eclkd)
                  --------
                    1.927   (31.6% logic, 68.4% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         5     0.651     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.651   (0.0% logic, 100.0% route), 1 logic levels.

   Min ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.478         C8.PAD to       C8.PADDI PIXCLK
ROUTE        32     0.341       C8.PADDI to      LPLL.CLKI PIXCLK_c
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         5     0.210     LPLL.CLKOP to *LKSYNC0.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.130 *LKSYNC0.ECLKO to  IOL_T16A.ECLK u_DPHY_TX_INST/u_oDDRx4/eclkd
                  --------
                    1.159   (41.2% logic, 58.8% route), 3 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         5     0.651     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.651   (0.0% logic, 100.0% route), 1 logic levels.

   Min skew of 0.622ns meets timing requirement of -6.625ns by 7.247ns

   Min CLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C8.PAD to       C8.PADDI PIXCLK
ROUTE        32     0.351       C8.PADDI to      LPLL.CLKI PIXCLK_c
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         5     0.221     LPLL.CLKOP to *LKSYNC0.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC0.ECLKO to  TCLKDIV0.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.122  TCLKDIV0.CLKI to TCLKDIV0.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     0.632 TCLKDIV0.CDIVX to   IOL_T16A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk (to u_DPHY_TX_INST/u_oDDRx4/eclkd)
                  --------
                    1.808   (33.4% logic, 66.6% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         5     0.751     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.751   (0.0% logic, 100.0% route), 1 logic levels.

   Max ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C8.PAD to       C8.PADDI PIXCLK
ROUTE        32     0.351       C8.PADDI to      LPLL.CLKI PIXCLK_c
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         5     0.221     LPLL.CLKOP to *LKSYNC0.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.132 *LKSYNC0.ECLKO to  IOL_T16A.ECLK u_DPHY_TX_INST/u_oDDRx4/eclkd
                  --------
                    1.186   (40.6% logic, 59.4% route), 3 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         5     0.751     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.751   (0.0% logic, 100.0% route), 1 logic levels.


Passed: D1_MGIOL meets CLK to ECLK skew range from -6.625ns to 6.653ns

   Max skew of 0.768ns meets timing requirement of 6.653ns by 5.885ns

   Max CLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.478         C8.PAD to       C8.PADDI PIXCLK
ROUTE        32     0.341       C8.PADDI to      LPLL.CLKI PIXCLK_c
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         5     0.210     LPLL.CLKOP to *LKSYNC0.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC0.ECLKO to  TCLKDIV0.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.130  TCLKDIV0.CLKI to TCLKDIV0.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     0.768 TCLKDIV0.CDIVX to   IOL_T14A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk (to u_DPHY_TX_INST/u_oDDRx4/eclkd)
                  --------
                    1.927   (31.6% logic, 68.4% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         5     0.651     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.651   (0.0% logic, 100.0% route), 1 logic levels.

   Min ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.478         C8.PAD to       C8.PADDI PIXCLK
ROUTE        32     0.341       C8.PADDI to      LPLL.CLKI PIXCLK_c
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         5     0.210     LPLL.CLKOP to *LKSYNC0.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.130 *LKSYNC0.ECLKO to  IOL_T14A.ECLK u_DPHY_TX_INST/u_oDDRx4/eclkd
                  --------
                    1.159   (41.2% logic, 58.8% route), 3 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         5     0.651     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.651   (0.0% logic, 100.0% route), 1 logic levels.

   Min skew of 0.622ns meets timing requirement of -6.625ns by 7.247ns

   Min CLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C8.PAD to       C8.PADDI PIXCLK
ROUTE        32     0.351       C8.PADDI to      LPLL.CLKI PIXCLK_c
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         5     0.221     LPLL.CLKOP to *LKSYNC0.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC0.ECLKO to  TCLKDIV0.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.122  TCLKDIV0.CLKI to TCLKDIV0.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     0.632 TCLKDIV0.CDIVX to   IOL_T14A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk (to u_DPHY_TX_INST/u_oDDRx4/eclkd)
                  --------
                    1.808   (33.4% logic, 66.6% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         5     0.751     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.751   (0.0% logic, 100.0% route), 1 logic levels.

   Max ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C8.PAD to       C8.PADDI PIXCLK
ROUTE        32     0.351       C8.PADDI to      LPLL.CLKI PIXCLK_c
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         5     0.221     LPLL.CLKOP to *LKSYNC0.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.132 *LKSYNC0.ECLKO to  IOL_T14A.ECLK u_DPHY_TX_INST/u_oDDRx4/eclkd
                  --------
                    1.186   (40.6% logic, 59.4% route), 3 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         5     0.751     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.751   (0.0% logic, 100.0% route), 1 logic levels.


Passed: DCK_MGIOL meets CLK to ECLK skew range from -6.625ns to 6.653ns

   Max skew of -0.054ns meets timing requirement of 6.653ns by 6.707ns

   Max CLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.478         C8.PAD to       C8.PADDI PIXCLK
ROUTE        32     0.341       C8.PADDI to      LPLL.CLKI PIXCLK_c
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         5     0.221     LPLL.CLKOP to *LKSYNC0.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC0.ECLKO to  TCLKDIV0.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.130  TCLKDIV0.CLKI to TCLKDIV0.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     0.768 TCLKDIV0.CDIVX to   IOL_T21A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk (to u_DPHY_TX_INST/u_oDDRx4/eclkc)
                  --------
                    1.938   (31.4% logic, 68.6% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         5     0.651     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.651   (0.0% logic, 100.0% route), 1 logic levels.

   Min ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.478         C8.PAD to       C8.PADDI PIXCLK
ROUTE        32     0.341       C8.PADDI to      LPLL.CLKI PIXCLK_c
CLKI2OS_DE  ---     0.833      LPLL.CLKI to     LPLL.CLKOS genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         1     0.210     LPLL.CLKOS to *LKSYNC1.ECLKI CLKOS
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst4_ECLKSYNCA
ROUTE         1     0.130 *LKSYNC1.ECLKO to  IOL_T21A.ECLK u_DPHY_TX_INST/u_oDDRx4/eclkc
                  --------
                    1.992   (65.8% logic, 34.2% route), 3 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         5     0.651     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.651   (0.0% logic, 100.0% route), 1 logic levels.

   Min skew of -0.222ns meets timing requirement of -6.625ns by 6.403ns

   Min CLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C8.PAD to       C8.PADDI PIXCLK
ROUTE        32     0.351       C8.PADDI to      LPLL.CLKI PIXCLK_c
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         5     0.210     LPLL.CLKOP to *LKSYNC0.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC0.ECLKO to  TCLKDIV0.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.122  TCLKDIV0.CLKI to TCLKDIV0.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     0.632 TCLKDIV0.CDIVX to   IOL_T21A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk (to u_DPHY_TX_INST/u_oDDRx4/eclkc)
                  --------
                    1.797   (33.6% logic, 66.4% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         5     0.751     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.751   (0.0% logic, 100.0% route), 1 logic levels.

   Max ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C8.PAD to       C8.PADDI PIXCLK
ROUTE        32     0.351       C8.PADDI to      LPLL.CLKI PIXCLK_c
CLKI2OS_DE  ---     0.833      LPLL.CLKI to     LPLL.CLKOS genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         1     0.221     LPLL.CLKOS to *LKSYNC1.ECLKI CLKOS
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst4_ECLKSYNCA
ROUTE         1     0.132 *LKSYNC1.ECLKO to  IOL_T21A.ECLK u_DPHY_TX_INST/u_oDDRx4/eclkc
                  --------
                    2.019   (65.1% logic, 34.9% route), 3 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         5     0.751     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.751   (0.0% logic, 100.0% route), 1 logic levels.

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "PIXCLK_c" 50.000000 MHz  |             |             |
;                                       |     0.000 ns|     0.201 ns|   1  
                                        |             |             |
FREQUENCY NET "CLKOP" 300.000000 MHz ;  |            -|            -|   0  
                                        |             |             |
FREQUENCY NET "CLKOS" 300.000000 MHz ;  |            -|            -|   0  
                                        |             |             |
FREQUENCY NET "byte_clk" 75.000000 MHz  |             |             |
;                                       |     0.000 ns|     0.136 ns|   2  
                                        |             |             |
FREQUENCY NET                           |             |             |
"u_DPHY_TX_INST/u_oDDRx4/sclk"          |             |             |
75.000000 MHz ;                         |     0.000 ns|     0.304 ns|   1  
                                        |             |             |
Timing Rule Check                       |            -|            -|   0  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 7 clocks:

Clock Domain: u_DPHY_TX_INST/u_oDDRx4/sclk   Source: u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC.CDIVX   Loads: 5
   Covered under: FREQUENCY NET "u_DPHY_TX_INST/u_oDDRx4/sclk" 75.000000 MHz ;

   Data transfers from:
   Clock Domain: byte_clk   Source: genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0.CLKOS2
      Covered under: FREQUENCY NET "u_DPHY_TX_INST/u_oDDRx4/sclk" 75.000000 MHz ;   Transfers: 71

Clock Domain: u_DPHY_TX_INST/u_oDDRx4/eclkd   Source: u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA.ECLKO   Loads: 3
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: u_DPHY_TX_INST/u_oDDRx4/sclk   Source: u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC.CDIVX
      Covered under: Timing Rule Check   Transfers: 2

Clock Domain: u_DPHY_TX_INST/u_oDDRx4/eclkc   Source: u_DPHY_TX_INST/u_oDDRx4/Inst4_ECLKSYNCA.ECLKO   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: u_DPHY_TX_INST/u_oDDRx4/sclk   Source: u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC.CDIVX
      Covered under: Timing Rule Check   Transfers: 1

Clock Domain: byte_clk   Source: genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0.CLKOS2   Loads: 218
   Covered under: FREQUENCY NET "byte_clk" 75.000000 MHz ;

   Data transfers from:
   Clock Domain: PIXCLK_c   Source: PIXCLK.PAD
      Covered under: FREQUENCY NET "byte_clk" 75.000000 MHz ;   Transfers: 3

Clock Domain: PIXCLK_c   Source: PIXCLK.PAD   Loads: 32
   Covered under: FREQUENCY NET "PIXCLK_c" 50.000000 MHz ;

Clock Domain: CLKOS   Source: genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0.CLKOS   Loads: 1
   No transfer within this clock domain is found

Clock Domain: CLKOP   Source: genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0.CLKOP   Loads: 5
   No transfer within this clock domain is found


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 12091 paths, 7 nets, and 3753 connections (98.17% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 26 (setup), 0 (hold)
Score: 33200 (setup), 0 (hold)
Cumulative negative slack: 33200 (33200+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

