<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="@W [RTGEN-101] Global array 'random_priorities' will not be exposed as RTL port." projectName="CAV_MidtermPriorityQueue_Verilog_Runner" solutionName="solution1" date="2015-12-05T16:43:40.428-0700" type="Warning"/>
        <logs message="@W [RTGEN-101] Port 'currentPriority_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port." projectName="CAV_MidtermPriorityQueue_Verilog_Runner" solutionName="solution1" date="2015-12-05T16:43:40.407-0700" type="Warning"/>
        <logs message="@W [RTGEN-101] Port 'cmdOut_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port." projectName="CAV_MidtermPriorityQueue_Verilog_Runner" solutionName="solution1" date="2015-12-05T16:43:40.402-0700" type="Warning"/>
        <logs message="@W [RTGEN-101] Port 'priorityOut_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port." projectName="CAV_MidtermPriorityQueue_Verilog_Runner" solutionName="solution1" date="2015-12-05T16:43:40.396-0700" type="Warning"/>
        <logs message="@W [HLS-40] Directive 'RESOURCE' for core 'AXI4LiteS' cannot be applied: There are multiple assignments to variable 'currentPriority' in 'runQueue'. The resource directive is just applied to the first assignment currently. If this is not intended, please use a unique variable name or introduce a new scope so the assignment can be uniquely located." projectName="CAV_MidtermPriorityQueue_Verilog_Runner" solutionName="solution1" date="2015-12-05T16:43:39.718-0700" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
