# P2: Time-preemptive Scheduling

Adapt the systems you have developed so far to support time-preemptive scheduling and prepare your system to go multicore for P3. 
Modifications are expected, but not limited to the following components in order to make your system multicore-ready: CPU, IC, Timer, Machine, Thread, Scheduler, Alarm, Heap, SETUP and SYSTEM. 
However, Thread and Scheduler will be evaluated only at P3.
You can assume a Single Program, Multiple Data (SPMD) model for your multicore design. 
If your solution requires additional handling, please, add detailed instructions to a readme.txt file to the project's root directory.

## Arquivos alterados 

### `riscv_ic.h`

- Implementação de `ipi()` e `ipi_eoi()`.

### `riscv_timer.[h|cc]`

- `_current` agora é um array.

### `rv64_cpu.h`

- `lr.w` substituído por `lr.d`.
- `sc.w` substituído por `sc.d`.

### `rv64_cpu_init.cc`

- Inicialização da MMU somente pela hart 0.

### `spin.h`

- Adição da classe `Atomic_Spin`.

### `time.h`

- `lock()` e `unlock()` usando `Atomic_Spin`.

### `alarm.cc`

- Adição de `Atomic_Spin Alarm::_lock`.

### `system_init.cc`

- Somente a hart 0 inicializa `Alarm`.

## TODO

- Verificar `smp`.
  - `Thread::idle()`.
  - `Thread::dispatch()`.
  - `Thread::priority()`.
  - `Thread::reschedule()`.

