$date
	Mon Mar 25 13:09:01 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module logicUnits_tb $end
$var wire 1 ! f $end
$var reg 4 " s [3:0] $end
$var reg 1 # x $end
$var reg 1 $ y $end
$scope module unitA $end
$var wire 4 % s [3:0] $end
$var wire 1 # x $end
$var wire 1 $ y $end
$var reg 1 ! f $end
$var reg 1 & f1 $end
$var reg 1 ' f2 $end
$var reg 1 ( f3 $end
$var reg 1 ) f4 $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0)
0(
0'
0&
b1 %
1$
0#
b1 "
0!
$end
#20
0$
1#
#40
1$
#60
1!
1(
b10 "
b10 %
0#
#80
0!
0(
0$
1#
#100
1$
#120
1!
1(
b11 "
b11 %
0#
#140
0!
0(
0$
1#
#160
1$
#180
b100 "
b100 %
0#
#200
1!
1'
0$
1#
#220
0!
0'
1$
#240
b101 "
b101 %
0#
#260
1!
1'
0$
1#
#280
0!
0'
1$
#300
1!
1(
b111 "
b111 %
0#
#320
0(
1'
0$
1#
#340
0!
0'
1$
#360
