we write that code on vivado2019 for cpld  xilinx fpga board.
