

================================================================
== Vitis HLS Report for 'dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_s'
================================================================
* Date:           Fri Mar  1 05:37:37 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        alveo_hls4ml
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.235 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        3|        3|  9.999 ns|  9.999 ns|    3|    3|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.95>
ST_1 : Operation 5 [1/1] (1.21ns)   --->   "%layer18_out_read = read i252 @_ssdm_op_Read.ap_fifo.volatile.i252P0A, i252 %layer18_out" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 5 'read' 'layer18_out_read' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 252> <Depth = 1> <FIFO>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%trunc_ln43_s = partselect i6 @_ssdm_op_PartSelect.i6.i252.i32.i32, i252 %layer18_out_read, i32 6, i32 11" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 6 'partselect' 'trunc_ln43_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%trunc_ln43_59 = partselect i6 @_ssdm_op_PartSelect.i6.i252.i32.i32, i252 %layer18_out_read, i32 12, i32 17" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 7 'partselect' 'trunc_ln43_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%trunc_ln43_60 = partselect i6 @_ssdm_op_PartSelect.i6.i252.i32.i32, i252 %layer18_out_read, i32 18, i32 23" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 8 'partselect' 'trunc_ln43_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%trunc_ln43_61 = partselect i6 @_ssdm_op_PartSelect.i6.i252.i32.i32, i252 %layer18_out_read, i32 24, i32 29" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 9 'partselect' 'trunc_ln43_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%trunc_ln43_62 = partselect i6 @_ssdm_op_PartSelect.i6.i252.i32.i32, i252 %layer18_out_read, i32 30, i32 35" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 10 'partselect' 'trunc_ln43_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%trunc_ln43_63 = partselect i6 @_ssdm_op_PartSelect.i6.i252.i32.i32, i252 %layer18_out_read, i32 36, i32 41" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 11 'partselect' 'trunc_ln43_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%trunc_ln43_64 = partselect i6 @_ssdm_op_PartSelect.i6.i252.i32.i32, i252 %layer18_out_read, i32 42, i32 47" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 12 'partselect' 'trunc_ln43_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%trunc_ln43_65 = partselect i6 @_ssdm_op_PartSelect.i6.i252.i32.i32, i252 %layer18_out_read, i32 48, i32 53" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 13 'partselect' 'trunc_ln43_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%trunc_ln43_66 = partselect i6 @_ssdm_op_PartSelect.i6.i252.i32.i32, i252 %layer18_out_read, i32 54, i32 59" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 14 'partselect' 'trunc_ln43_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%trunc_ln43_67 = partselect i6 @_ssdm_op_PartSelect.i6.i252.i32.i32, i252 %layer18_out_read, i32 60, i32 65" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 15 'partselect' 'trunc_ln43_67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln43_68 = partselect i6 @_ssdm_op_PartSelect.i6.i252.i32.i32, i252 %layer18_out_read, i32 66, i32 71" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 16 'partselect' 'trunc_ln43_68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln43_69 = partselect i6 @_ssdm_op_PartSelect.i6.i252.i32.i32, i252 %layer18_out_read, i32 72, i32 77" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 17 'partselect' 'trunc_ln43_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln43_70 = partselect i6 @_ssdm_op_PartSelect.i6.i252.i32.i32, i252 %layer18_out_read, i32 78, i32 83" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 18 'partselect' 'trunc_ln43_70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln43_71 = partselect i6 @_ssdm_op_PartSelect.i6.i252.i32.i32, i252 %layer18_out_read, i32 84, i32 89" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 19 'partselect' 'trunc_ln43_71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln43_72 = partselect i6 @_ssdm_op_PartSelect.i6.i252.i32.i32, i252 %layer18_out_read, i32 90, i32 95" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 20 'partselect' 'trunc_ln43_72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln43_73 = partselect i6 @_ssdm_op_PartSelect.i6.i252.i32.i32, i252 %layer18_out_read, i32 96, i32 101" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 21 'partselect' 'trunc_ln43_73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln43_74 = partselect i6 @_ssdm_op_PartSelect.i6.i252.i32.i32, i252 %layer18_out_read, i32 102, i32 107" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 22 'partselect' 'trunc_ln43_74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln43_75 = partselect i6 @_ssdm_op_PartSelect.i6.i252.i32.i32, i252 %layer18_out_read, i32 108, i32 113" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 23 'partselect' 'trunc_ln43_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln43_76 = partselect i6 @_ssdm_op_PartSelect.i6.i252.i32.i32, i252 %layer18_out_read, i32 114, i32 119" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 24 'partselect' 'trunc_ln43_76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln43_77 = partselect i6 @_ssdm_op_PartSelect.i6.i252.i32.i32, i252 %layer18_out_read, i32 120, i32 125" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 25 'partselect' 'trunc_ln43_77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln43_78 = partselect i6 @_ssdm_op_PartSelect.i6.i252.i32.i32, i252 %layer18_out_read, i32 126, i32 131" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 26 'partselect' 'trunc_ln43_78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln43_79 = partselect i6 @_ssdm_op_PartSelect.i6.i252.i32.i32, i252 %layer18_out_read, i32 132, i32 137" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 27 'partselect' 'trunc_ln43_79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln43_80 = partselect i6 @_ssdm_op_PartSelect.i6.i252.i32.i32, i252 %layer18_out_read, i32 138, i32 143" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 28 'partselect' 'trunc_ln43_80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln43_81 = partselect i6 @_ssdm_op_PartSelect.i6.i252.i32.i32, i252 %layer18_out_read, i32 144, i32 149" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 29 'partselect' 'trunc_ln43_81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln43_82 = partselect i6 @_ssdm_op_PartSelect.i6.i252.i32.i32, i252 %layer18_out_read, i32 150, i32 155" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 30 'partselect' 'trunc_ln43_82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln43_83 = partselect i6 @_ssdm_op_PartSelect.i6.i252.i32.i32, i252 %layer18_out_read, i32 156, i32 161" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 31 'partselect' 'trunc_ln43_83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln43_84 = partselect i6 @_ssdm_op_PartSelect.i6.i252.i32.i32, i252 %layer18_out_read, i32 162, i32 167" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 32 'partselect' 'trunc_ln43_84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln43_85 = partselect i6 @_ssdm_op_PartSelect.i6.i252.i32.i32, i252 %layer18_out_read, i32 168, i32 173" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 33 'partselect' 'trunc_ln43_85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln43_86 = partselect i6 @_ssdm_op_PartSelect.i6.i252.i32.i32, i252 %layer18_out_read, i32 174, i32 179" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 34 'partselect' 'trunc_ln43_86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln43_87 = partselect i6 @_ssdm_op_PartSelect.i6.i252.i32.i32, i252 %layer18_out_read, i32 180, i32 185" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 35 'partselect' 'trunc_ln43_87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln43_88 = partselect i6 @_ssdm_op_PartSelect.i6.i252.i32.i32, i252 %layer18_out_read, i32 186, i32 191" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 36 'partselect' 'trunc_ln43_88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln43_89 = partselect i6 @_ssdm_op_PartSelect.i6.i252.i32.i32, i252 %layer18_out_read, i32 192, i32 197" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 37 'partselect' 'trunc_ln43_89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln43_90 = partselect i6 @_ssdm_op_PartSelect.i6.i252.i32.i32, i252 %layer18_out_read, i32 198, i32 203" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 38 'partselect' 'trunc_ln43_90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln43_91 = partselect i6 @_ssdm_op_PartSelect.i6.i252.i32.i32, i252 %layer18_out_read, i32 204, i32 209" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 39 'partselect' 'trunc_ln43_91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln43_92 = partselect i6 @_ssdm_op_PartSelect.i6.i252.i32.i32, i252 %layer18_out_read, i32 210, i32 215" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 40 'partselect' 'trunc_ln43_92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln43_93 = partselect i6 @_ssdm_op_PartSelect.i6.i252.i32.i32, i252 %layer18_out_read, i32 216, i32 221" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 41 'partselect' 'trunc_ln43_93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln43_94 = partselect i6 @_ssdm_op_PartSelect.i6.i252.i32.i32, i252 %layer18_out_read, i32 222, i32 227" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 42 'partselect' 'trunc_ln43_94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln1273 = trunc i252 %layer18_out_read"   --->   Operation 43 'trunc' 'trunc_ln1273' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %trunc_ln1273, i5 0"   --->   Operation 44 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln1273 = zext i11 %shl_ln"   --->   Operation 45 'zext' 'zext_ln1273' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.73ns)   --->   "%r_V = sub i12 0, i12 %zext_ln1273"   --->   Operation 46 'sub' 'r_V' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%mult_V = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V, i32 1, i32 11"   --->   Operation 47 'partselect' 'mult_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%shl_ln1273_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %trunc_ln43_s, i5 0"   --->   Operation 48 'bitconcatenate' 'shl_ln1273_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln1273_1 = zext i11 %shl_ln1273_1"   --->   Operation 49 'zext' 'zext_ln1273_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.73ns)   --->   "%r_V_105 = sub i12 0, i12 %zext_ln1273_1"   --->   Operation 50 'sub' 'r_V_105' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%mult_V_1 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_105, i32 1, i32 11"   --->   Operation 51 'partselect' 'mult_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%shl_ln1273_2 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %trunc_ln43_59, i5 0"   --->   Operation 52 'bitconcatenate' 'shl_ln1273_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln1273_2 = zext i11 %shl_ln1273_2"   --->   Operation 53 'zext' 'zext_ln1273_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.73ns)   --->   "%r_V_106 = sub i12 0, i12 %zext_ln1273_2"   --->   Operation 54 'sub' 'r_V_106' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%mult_V_2 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_106, i32 1, i32 11"   --->   Operation 55 'partselect' 'mult_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%shl_ln1273_3 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %trunc_ln43_60, i5 0"   --->   Operation 56 'bitconcatenate' 'shl_ln1273_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln1273_3 = zext i11 %shl_ln1273_3"   --->   Operation 57 'zext' 'zext_ln1273_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.73ns)   --->   "%r_V_107 = sub i12 0, i12 %zext_ln1273_3"   --->   Operation 58 'sub' 'r_V_107' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%mult_V_3 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_107, i32 1, i32 11"   --->   Operation 59 'partselect' 'mult_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%shl_ln1273_6 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %trunc_ln43_63, i5 0"   --->   Operation 60 'bitconcatenate' 'shl_ln1273_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln1273_6 = zext i11 %shl_ln1273_6"   --->   Operation 61 'zext' 'zext_ln1273_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.73ns)   --->   "%r_V_110 = sub i12 0, i12 %zext_ln1273_6"   --->   Operation 62 'sub' 'r_V_110' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%mult_V_6 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_110, i32 1, i32 11"   --->   Operation 63 'partselect' 'mult_V_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%shl_ln1273_7 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %trunc_ln43_64, i5 0"   --->   Operation 64 'bitconcatenate' 'shl_ln1273_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln1273_7 = zext i11 %shl_ln1273_7"   --->   Operation 65 'zext' 'zext_ln1273_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.73ns)   --->   "%r_V_111 = sub i12 0, i12 %zext_ln1273_7"   --->   Operation 66 'sub' 'r_V_111' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%mult_V_7 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_111, i32 1, i32 11"   --->   Operation 67 'partselect' 'mult_V_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%shl_ln1273_13 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %trunc_ln43_71, i5 0"   --->   Operation 68 'bitconcatenate' 'shl_ln1273_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln1273_14 = zext i11 %shl_ln1273_13"   --->   Operation 69 'zext' 'zext_ln1273_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.73ns)   --->   "%r_V_118 = sub i12 0, i12 %zext_ln1273_14"   --->   Operation 70 'sub' 'r_V_118' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%mult_V_14 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_118, i32 1, i32 11"   --->   Operation 71 'partselect' 'mult_V_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%shl_ln1273_14 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %trunc_ln43_72, i5 0"   --->   Operation 72 'bitconcatenate' 'shl_ln1273_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln1273_15 = zext i11 %shl_ln1273_14"   --->   Operation 73 'zext' 'zext_ln1273_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.73ns)   --->   "%r_V_119 = sub i12 0, i12 %zext_ln1273_15"   --->   Operation 74 'sub' 'r_V_119' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%mult_V_15 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_119, i32 1, i32 11"   --->   Operation 75 'partselect' 'mult_V_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_162 = partselect i6 @_ssdm_op_PartSelect.i6.i252.i32.i32, i252 %layer18_out_read, i32 228, i32 233"   --->   Operation 76 'partselect' 'tmp_162' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_163 = partselect i6 @_ssdm_op_PartSelect.i6.i252.i32.i32, i252 %layer18_out_read, i32 234, i32 239"   --->   Operation 77 'partselect' 'tmp_163' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_164 = partselect i6 @_ssdm_op_PartSelect.i6.i252.i32.i32, i252 %layer18_out_read, i32 240, i32 245"   --->   Operation 78 'partselect' 'tmp_164' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_165 = partselect i6 @_ssdm_op_PartSelect.i6.i252.i32.i32, i252 %layer18_out_read, i32 246, i32 251"   --->   Operation 79 'partselect' 'tmp_165' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.23>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln17 = sext i11 %mult_V" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 80 'sext' 'sext_ln17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln17_1 = sext i11 %mult_V_1" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 81 'sext' 'sext_ln17_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%sext_ln17_2 = sext i11 %mult_V_2" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 82 'sext' 'sext_ln17_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln17_3 = sext i11 %mult_V_3" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 83 'sext' 'sext_ln17_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%shl_ln1273_4 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %trunc_ln43_61, i5 0"   --->   Operation 84 'bitconcatenate' 'shl_ln1273_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln1273_4 = zext i11 %shl_ln1273_4"   --->   Operation 85 'zext' 'zext_ln1273_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.73ns)   --->   "%r_V_108 = sub i12 0, i12 %zext_ln1273_4"   --->   Operation 86 'sub' 'r_V_108' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%mult_V_4 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_108, i32 1, i32 11"   --->   Operation 87 'partselect' 'mult_V_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%sext_ln17_4 = sext i11 %mult_V_4" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 88 'sext' 'sext_ln17_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%shl_ln1273_5 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %trunc_ln43_62, i5 0"   --->   Operation 89 'bitconcatenate' 'shl_ln1273_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln1273_5 = zext i11 %shl_ln1273_5"   --->   Operation 90 'zext' 'zext_ln1273_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.73ns)   --->   "%r_V_109 = sub i12 0, i12 %zext_ln1273_5"   --->   Operation 91 'sub' 'r_V_109' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%mult_V_5 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_109, i32 1, i32 11"   --->   Operation 92 'partselect' 'mult_V_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%sext_ln17_5 = sext i11 %mult_V_5" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 93 'sext' 'sext_ln17_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%sext_ln17_6 = sext i11 %mult_V_6" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 94 'sext' 'sext_ln17_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%sext_ln17_7 = sext i11 %mult_V_7" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 95 'sext' 'sext_ln17_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%shl_ln1273_8 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %trunc_ln43_65, i5 0"   --->   Operation 96 'bitconcatenate' 'shl_ln1273_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln1273_8 = zext i11 %shl_ln1273_8"   --->   Operation 97 'zext' 'zext_ln1273_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.73ns)   --->   "%r_V_112 = sub i12 0, i12 %zext_ln1273_8"   --->   Operation 98 'sub' 'r_V_112' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%mult_V_8 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_112, i32 1, i32 11"   --->   Operation 99 'partselect' 'mult_V_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%shl_ln1273_9 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %trunc_ln43_66, i5 0"   --->   Operation 100 'bitconcatenate' 'shl_ln1273_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln1273_9 = zext i11 %shl_ln1273_9"   --->   Operation 101 'zext' 'zext_ln1273_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.73ns)   --->   "%r_V_113 = sub i12 0, i12 %zext_ln1273_9"   --->   Operation 102 'sub' 'r_V_113' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%mult_V_9 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_113, i32 1, i32 11"   --->   Operation 103 'partselect' 'mult_V_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%sext_ln17_9 = sext i11 %mult_V_9" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 104 'sext' 'sext_ln17_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%shl_ln1273_s = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %trunc_ln43_67, i5 0"   --->   Operation 105 'bitconcatenate' 'shl_ln1273_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln1273_10 = zext i11 %shl_ln1273_s"   --->   Operation 106 'zext' 'zext_ln1273_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.73ns)   --->   "%r_V_114 = sub i12 0, i12 %zext_ln1273_10"   --->   Operation 107 'sub' 'r_V_114' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%mult_V_10 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_114, i32 1, i32 11"   --->   Operation 108 'partselect' 'mult_V_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%sext_ln17_10 = sext i11 %mult_V_10" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 109 'sext' 'sext_ln17_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%shl_ln1273_10 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %trunc_ln43_68, i5 0"   --->   Operation 110 'bitconcatenate' 'shl_ln1273_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln1273_11 = zext i11 %shl_ln1273_10"   --->   Operation 111 'zext' 'zext_ln1273_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.73ns)   --->   "%r_V_115 = sub i12 0, i12 %zext_ln1273_11"   --->   Operation 112 'sub' 'r_V_115' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%mult_V_11 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_115, i32 1, i32 11"   --->   Operation 113 'partselect' 'mult_V_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%sext_ln17_11 = sext i11 %mult_V_11" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 114 'sext' 'sext_ln17_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%shl_ln1273_11 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %trunc_ln43_69, i5 0"   --->   Operation 115 'bitconcatenate' 'shl_ln1273_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln1273_12 = zext i11 %shl_ln1273_11"   --->   Operation 116 'zext' 'zext_ln1273_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.73ns)   --->   "%r_V_116 = sub i12 0, i12 %zext_ln1273_12"   --->   Operation 117 'sub' 'r_V_116' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%mult_V_12 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_116, i32 1, i32 11"   --->   Operation 118 'partselect' 'mult_V_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%sext_ln17_12 = sext i11 %mult_V_12" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 119 'sext' 'sext_ln17_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%shl_ln1273_12 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %trunc_ln43_70, i5 0"   --->   Operation 120 'bitconcatenate' 'shl_ln1273_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln1273_13 = zext i11 %shl_ln1273_12"   --->   Operation 121 'zext' 'zext_ln1273_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.73ns)   --->   "%r_V_117 = sub i12 0, i12 %zext_ln1273_13"   --->   Operation 122 'sub' 'r_V_117' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%mult_V_13 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_117, i32 1, i32 11"   --->   Operation 123 'partselect' 'mult_V_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%sext_ln17_13 = sext i11 %mult_V_13" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 124 'sext' 'sext_ln17_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%sext_ln17_14 = sext i11 %mult_V_14" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 125 'sext' 'sext_ln17_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%sext_ln17_15 = sext i11 %mult_V_15" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 126 'sext' 'sext_ln17_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%shl_ln1273_15 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %trunc_ln43_73, i5 0"   --->   Operation 127 'bitconcatenate' 'shl_ln1273_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln1273_16 = zext i11 %shl_ln1273_15"   --->   Operation 128 'zext' 'zext_ln1273_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (0.73ns)   --->   "%r_V_120 = sub i12 0, i12 %zext_ln1273_16"   --->   Operation 129 'sub' 'r_V_120' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%mult_V_16 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_120, i32 1, i32 11"   --->   Operation 130 'partselect' 'mult_V_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%sext_ln17_16 = sext i11 %mult_V_16" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 131 'sext' 'sext_ln17_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%shl_ln1273_16 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %trunc_ln43_74, i5 0"   --->   Operation 132 'bitconcatenate' 'shl_ln1273_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln1273_17 = zext i11 %shl_ln1273_16"   --->   Operation 133 'zext' 'zext_ln1273_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.73ns)   --->   "%r_V_121 = sub i12 0, i12 %zext_ln1273_17"   --->   Operation 134 'sub' 'r_V_121' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%mult_V_17 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_121, i32 1, i32 11"   --->   Operation 135 'partselect' 'mult_V_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%sext_ln17_17 = sext i11 %mult_V_17" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 136 'sext' 'sext_ln17_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%shl_ln1273_17 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %trunc_ln43_75, i5 0"   --->   Operation 137 'bitconcatenate' 'shl_ln1273_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln1273_18 = zext i11 %shl_ln1273_17"   --->   Operation 138 'zext' 'zext_ln1273_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.73ns)   --->   "%r_V_122 = sub i12 0, i12 %zext_ln1273_18"   --->   Operation 139 'sub' 'r_V_122' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%mult_V_18 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_122, i32 1, i32 11"   --->   Operation 140 'partselect' 'mult_V_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%sext_ln17_18 = sext i11 %mult_V_18" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 141 'sext' 'sext_ln17_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%shl_ln1273_18 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %trunc_ln43_76, i5 0"   --->   Operation 142 'bitconcatenate' 'shl_ln1273_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln1273_19 = zext i11 %shl_ln1273_18"   --->   Operation 143 'zext' 'zext_ln1273_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (0.73ns)   --->   "%r_V_123 = sub i12 0, i12 %zext_ln1273_19"   --->   Operation 144 'sub' 'r_V_123' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%mult_V_19 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_123, i32 1, i32 11"   --->   Operation 145 'partselect' 'mult_V_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%sext_ln17_19 = sext i11 %mult_V_19" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 146 'sext' 'sext_ln17_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%shl_ln1273_19 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %trunc_ln43_77, i5 0"   --->   Operation 147 'bitconcatenate' 'shl_ln1273_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln1273_20 = zext i11 %shl_ln1273_19"   --->   Operation 148 'zext' 'zext_ln1273_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (0.73ns)   --->   "%r_V_124 = sub i12 0, i12 %zext_ln1273_20"   --->   Operation 149 'sub' 'r_V_124' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%mult_V_20 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_124, i32 1, i32 11"   --->   Operation 150 'partselect' 'mult_V_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%sext_ln17_20 = sext i11 %mult_V_20" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 151 'sext' 'sext_ln17_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%shl_ln1273_20 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %trunc_ln43_78, i5 0"   --->   Operation 152 'bitconcatenate' 'shl_ln1273_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln1273_21 = zext i11 %shl_ln1273_20"   --->   Operation 153 'zext' 'zext_ln1273_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 154 [1/1] (0.73ns)   --->   "%r_V_125 = sub i12 0, i12 %zext_ln1273_21"   --->   Operation 154 'sub' 'r_V_125' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%mult_V_21 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_125, i32 1, i32 11"   --->   Operation 155 'partselect' 'mult_V_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "%sext_ln17_21 = sext i11 %mult_V_21" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 156 'sext' 'sext_ln17_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "%shl_ln1273_21 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %trunc_ln43_79, i5 0"   --->   Operation 157 'bitconcatenate' 'shl_ln1273_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln1273_22 = zext i11 %shl_ln1273_21"   --->   Operation 158 'zext' 'zext_ln1273_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 159 [1/1] (0.73ns)   --->   "%r_V_126 = sub i12 0, i12 %zext_ln1273_22"   --->   Operation 159 'sub' 'r_V_126' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%mult_V_22 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_126, i32 1, i32 11"   --->   Operation 160 'partselect' 'mult_V_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%sext_ln17_22 = sext i11 %mult_V_22" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 161 'sext' 'sext_ln17_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "%shl_ln1273_22 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %trunc_ln43_80, i5 0"   --->   Operation 162 'bitconcatenate' 'shl_ln1273_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln1273_23 = zext i11 %shl_ln1273_22"   --->   Operation 163 'zext' 'zext_ln1273_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 164 [1/1] (0.73ns)   --->   "%r_V_127 = sub i12 0, i12 %zext_ln1273_23"   --->   Operation 164 'sub' 'r_V_127' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "%mult_V_23 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_127, i32 1, i32 11"   --->   Operation 165 'partselect' 'mult_V_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 166 [1/1] (0.00ns)   --->   "%sext_ln17_23 = sext i11 %mult_V_23" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 166 'sext' 'sext_ln17_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "%shl_ln1273_23 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %trunc_ln43_81, i5 0"   --->   Operation 167 'bitconcatenate' 'shl_ln1273_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 168 [1/1] (0.00ns)   --->   "%zext_ln1273_24 = zext i11 %shl_ln1273_23"   --->   Operation 168 'zext' 'zext_ln1273_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 169 [1/1] (0.73ns)   --->   "%r_V_128 = sub i12 0, i12 %zext_ln1273_24"   --->   Operation 169 'sub' 'r_V_128' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 170 [1/1] (0.00ns)   --->   "%mult_V_24 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_128, i32 1, i32 11"   --->   Operation 170 'partselect' 'mult_V_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 171 [1/1] (0.00ns)   --->   "%sext_ln17_24 = sext i11 %mult_V_24" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 171 'sext' 'sext_ln17_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 172 [1/1] (0.00ns)   --->   "%shl_ln1273_24 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %trunc_ln43_82, i5 0"   --->   Operation 172 'bitconcatenate' 'shl_ln1273_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 173 [1/1] (0.00ns)   --->   "%zext_ln1273_25 = zext i11 %shl_ln1273_24"   --->   Operation 173 'zext' 'zext_ln1273_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 174 [1/1] (0.73ns)   --->   "%r_V_129 = sub i12 0, i12 %zext_ln1273_25"   --->   Operation 174 'sub' 'r_V_129' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 175 [1/1] (0.00ns)   --->   "%mult_V_25 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_129, i32 1, i32 11"   --->   Operation 175 'partselect' 'mult_V_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 176 [1/1] (0.00ns)   --->   "%sext_ln17_25 = sext i11 %mult_V_25" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 176 'sext' 'sext_ln17_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 177 [1/1] (0.00ns)   --->   "%shl_ln1273_25 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %trunc_ln43_83, i5 0"   --->   Operation 177 'bitconcatenate' 'shl_ln1273_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 178 [1/1] (0.00ns)   --->   "%zext_ln1273_26 = zext i11 %shl_ln1273_25"   --->   Operation 178 'zext' 'zext_ln1273_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 179 [1/1] (0.73ns)   --->   "%r_V_130 = sub i12 0, i12 %zext_ln1273_26"   --->   Operation 179 'sub' 'r_V_130' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 180 [1/1] (0.00ns)   --->   "%mult_V_26 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_130, i32 1, i32 11"   --->   Operation 180 'partselect' 'mult_V_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 181 [1/1] (0.00ns)   --->   "%sext_ln17_26 = sext i11 %mult_V_26" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 181 'sext' 'sext_ln17_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 182 [1/1] (0.00ns)   --->   "%shl_ln1273_26 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %trunc_ln43_84, i5 0"   --->   Operation 182 'bitconcatenate' 'shl_ln1273_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 183 [1/1] (0.00ns)   --->   "%zext_ln1273_27 = zext i11 %shl_ln1273_26"   --->   Operation 183 'zext' 'zext_ln1273_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 184 [1/1] (0.73ns)   --->   "%r_V_131 = sub i12 0, i12 %zext_ln1273_27"   --->   Operation 184 'sub' 'r_V_131' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 185 [1/1] (0.00ns)   --->   "%mult_V_27 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_131, i32 1, i32 11"   --->   Operation 185 'partselect' 'mult_V_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 186 [1/1] (0.00ns)   --->   "%sext_ln17_27 = sext i11 %mult_V_27" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 186 'sext' 'sext_ln17_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 187 [1/1] (0.00ns)   --->   "%shl_ln1273_27 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %trunc_ln43_85, i5 0"   --->   Operation 187 'bitconcatenate' 'shl_ln1273_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 188 [1/1] (0.00ns)   --->   "%zext_ln1273_28 = zext i11 %shl_ln1273_27"   --->   Operation 188 'zext' 'zext_ln1273_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 189 [1/1] (0.73ns)   --->   "%r_V_132 = sub i12 0, i12 %zext_ln1273_28"   --->   Operation 189 'sub' 'r_V_132' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 190 [1/1] (0.00ns)   --->   "%mult_V_28 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_132, i32 1, i32 11"   --->   Operation 190 'partselect' 'mult_V_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 191 [1/1] (0.00ns)   --->   "%sext_ln17_28 = sext i11 %mult_V_28" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 191 'sext' 'sext_ln17_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 192 [1/1] (0.00ns)   --->   "%shl_ln1273_28 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %trunc_ln43_86, i5 0"   --->   Operation 192 'bitconcatenate' 'shl_ln1273_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 193 [1/1] (0.00ns)   --->   "%zext_ln1273_29 = zext i11 %shl_ln1273_28"   --->   Operation 193 'zext' 'zext_ln1273_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 194 [1/1] (0.73ns)   --->   "%r_V_133 = sub i12 0, i12 %zext_ln1273_29"   --->   Operation 194 'sub' 'r_V_133' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 195 [1/1] (0.00ns)   --->   "%mult_V_29 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_133, i32 1, i32 11"   --->   Operation 195 'partselect' 'mult_V_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 196 [1/1] (0.00ns)   --->   "%sext_ln17_29 = sext i11 %mult_V_29" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 196 'sext' 'sext_ln17_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 197 [1/1] (0.00ns)   --->   "%shl_ln1273_29 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %trunc_ln43_87, i5 0"   --->   Operation 197 'bitconcatenate' 'shl_ln1273_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 198 [1/1] (0.00ns)   --->   "%zext_ln1273_30 = zext i11 %shl_ln1273_29"   --->   Operation 198 'zext' 'zext_ln1273_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 199 [1/1] (0.73ns)   --->   "%r_V_134 = sub i12 0, i12 %zext_ln1273_30"   --->   Operation 199 'sub' 'r_V_134' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 200 [1/1] (0.00ns)   --->   "%mult_V_30 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_134, i32 1, i32 11"   --->   Operation 200 'partselect' 'mult_V_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 201 [1/1] (0.00ns)   --->   "%sext_ln17_30 = sext i11 %mult_V_30" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 201 'sext' 'sext_ln17_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 202 [1/1] (0.00ns)   --->   "%shl_ln1273_30 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %trunc_ln43_88, i5 0"   --->   Operation 202 'bitconcatenate' 'shl_ln1273_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 203 [1/1] (0.00ns)   --->   "%zext_ln1273_31 = zext i11 %shl_ln1273_30"   --->   Operation 203 'zext' 'zext_ln1273_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 204 [1/1] (0.73ns)   --->   "%r_V_135 = sub i12 0, i12 %zext_ln1273_31"   --->   Operation 204 'sub' 'r_V_135' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 205 [1/1] (0.00ns)   --->   "%mult_V_31 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_135, i32 1, i32 11"   --->   Operation 205 'partselect' 'mult_V_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 206 [1/1] (0.00ns)   --->   "%sext_ln17_31 = sext i11 %mult_V_31" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 206 'sext' 'sext_ln17_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 207 [1/1] (0.00ns)   --->   "%shl_ln1273_31 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %trunc_ln43_89, i5 0"   --->   Operation 207 'bitconcatenate' 'shl_ln1273_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 208 [1/1] (0.00ns)   --->   "%zext_ln1273_32 = zext i11 %shl_ln1273_31"   --->   Operation 208 'zext' 'zext_ln1273_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 209 [1/1] (0.73ns)   --->   "%r_V_136 = sub i12 0, i12 %zext_ln1273_32"   --->   Operation 209 'sub' 'r_V_136' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 210 [1/1] (0.00ns)   --->   "%mult_V_32 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_136, i32 1, i32 11"   --->   Operation 210 'partselect' 'mult_V_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 211 [1/1] (0.00ns)   --->   "%sext_ln17_32 = sext i11 %mult_V_32" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 211 'sext' 'sext_ln17_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 212 [1/1] (0.00ns)   --->   "%shl_ln1273_32 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %trunc_ln43_90, i5 0"   --->   Operation 212 'bitconcatenate' 'shl_ln1273_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 213 [1/1] (0.00ns)   --->   "%zext_ln1273_33 = zext i11 %shl_ln1273_32"   --->   Operation 213 'zext' 'zext_ln1273_33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 214 [1/1] (0.73ns)   --->   "%r_V_137 = sub i12 0, i12 %zext_ln1273_33"   --->   Operation 214 'sub' 'r_V_137' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 215 [1/1] (0.00ns)   --->   "%mult_V_33 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_137, i32 1, i32 11"   --->   Operation 215 'partselect' 'mult_V_33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 216 [1/1] (0.00ns)   --->   "%sext_ln17_33 = sext i11 %mult_V_33" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 216 'sext' 'sext_ln17_33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 217 [1/1] (0.00ns)   --->   "%shl_ln1273_33 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %trunc_ln43_91, i5 0"   --->   Operation 217 'bitconcatenate' 'shl_ln1273_33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 218 [1/1] (0.00ns)   --->   "%zext_ln1273_34 = zext i11 %shl_ln1273_33"   --->   Operation 218 'zext' 'zext_ln1273_34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 219 [1/1] (0.73ns)   --->   "%r_V_138 = sub i12 0, i12 %zext_ln1273_34"   --->   Operation 219 'sub' 'r_V_138' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 220 [1/1] (0.00ns)   --->   "%mult_V_34 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_138, i32 1, i32 11"   --->   Operation 220 'partselect' 'mult_V_34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 221 [1/1] (0.00ns)   --->   "%sext_ln17_34 = sext i11 %mult_V_34" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 221 'sext' 'sext_ln17_34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 222 [1/1] (0.00ns)   --->   "%shl_ln1273_34 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %trunc_ln43_92, i5 0"   --->   Operation 222 'bitconcatenate' 'shl_ln1273_34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 223 [1/1] (0.00ns)   --->   "%zext_ln1273_35 = zext i11 %shl_ln1273_34"   --->   Operation 223 'zext' 'zext_ln1273_35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 224 [1/1] (0.73ns)   --->   "%r_V_139 = sub i12 0, i12 %zext_ln1273_35"   --->   Operation 224 'sub' 'r_V_139' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 225 [1/1] (0.00ns)   --->   "%mult_V_35 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_139, i32 1, i32 11"   --->   Operation 225 'partselect' 'mult_V_35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 226 [1/1] (0.00ns)   --->   "%sext_ln17_35 = sext i11 %mult_V_35" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 226 'sext' 'sext_ln17_35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 227 [1/1] (0.00ns)   --->   "%shl_ln1273_35 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %trunc_ln43_93, i5 0"   --->   Operation 227 'bitconcatenate' 'shl_ln1273_35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 228 [1/1] (0.00ns)   --->   "%zext_ln1273_36 = zext i11 %shl_ln1273_35"   --->   Operation 228 'zext' 'zext_ln1273_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 229 [1/1] (0.73ns)   --->   "%r_V_140 = sub i12 0, i12 %zext_ln1273_36"   --->   Operation 229 'sub' 'r_V_140' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 230 [1/1] (0.00ns)   --->   "%mult_V_36 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_140, i32 1, i32 11"   --->   Operation 230 'partselect' 'mult_V_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 231 [1/1] (0.00ns)   --->   "%sext_ln17_36 = sext i11 %mult_V_36" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 231 'sext' 'sext_ln17_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 232 [1/1] (0.00ns)   --->   "%shl_ln1273_36 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %trunc_ln43_94, i5 0"   --->   Operation 232 'bitconcatenate' 'shl_ln1273_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 233 [1/1] (0.00ns)   --->   "%zext_ln1273_37 = zext i11 %shl_ln1273_36"   --->   Operation 233 'zext' 'zext_ln1273_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 234 [1/1] (0.73ns)   --->   "%r_V_141 = sub i12 0, i12 %zext_ln1273_37"   --->   Operation 234 'sub' 'r_V_141' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 235 [1/1] (0.00ns)   --->   "%mult_V_37 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_141, i32 1, i32 11"   --->   Operation 235 'partselect' 'mult_V_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 236 [1/1] (0.00ns)   --->   "%sext_ln17_37 = sext i11 %mult_V_37" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 236 'sext' 'sext_ln17_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 237 [1/1] (0.00ns)   --->   "%shl_ln1273_37 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %tmp_162, i5 0"   --->   Operation 237 'bitconcatenate' 'shl_ln1273_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 238 [1/1] (0.00ns)   --->   "%zext_ln1273_38 = zext i11 %shl_ln1273_37"   --->   Operation 238 'zext' 'zext_ln1273_38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 239 [1/1] (0.73ns)   --->   "%r_V_142 = sub i12 0, i12 %zext_ln1273_38"   --->   Operation 239 'sub' 'r_V_142' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 240 [1/1] (0.00ns)   --->   "%mult_V_38 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_142, i32 1, i32 11"   --->   Operation 240 'partselect' 'mult_V_38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 241 [1/1] (0.00ns)   --->   "%sext_ln17_38 = sext i11 %mult_V_38" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 241 'sext' 'sext_ln17_38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 242 [1/1] (0.00ns)   --->   "%shl_ln1273_40 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %tmp_165, i5 0"   --->   Operation 242 'bitconcatenate' 'shl_ln1273_40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 243 [1/1] (0.00ns)   --->   "%zext_ln1273_41 = zext i11 %shl_ln1273_40"   --->   Operation 243 'zext' 'zext_ln1273_41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 244 [1/1] (0.73ns)   --->   "%r_V_145 = sub i12 0, i12 %zext_ln1273_41"   --->   Operation 244 'sub' 'r_V_145' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 245 [1/1] (0.00ns)   --->   "%mult_V_41 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_145, i32 1, i32 11"   --->   Operation 245 'partselect' 'mult_V_41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 246 [1/1] (0.00ns)   --->   "%sext_ln17_41 = sext i11 %mult_V_41" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 246 'sext' 'sext_ln17_41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 247 [1/1] (0.73ns)   --->   "%add_ln813 = add i12 %sext_ln17_1, i12 %sext_ln17"   --->   Operation 247 'add' 'add_ln813' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 248 [1/1] (0.00ns)   --->   "%sext_ln813 = sext i12 %add_ln813"   --->   Operation 248 'sext' 'sext_ln813' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 249 [1/1] (0.73ns)   --->   "%add_ln813_63 = add i12 %sext_ln17_2, i12 %sext_ln17_3"   --->   Operation 249 'add' 'add_ln813_63' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 250 [1/1] (0.00ns)   --->   "%sext_ln813_4 = sext i12 %add_ln813_63"   --->   Operation 250 'sext' 'sext_ln813_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 251 [1/1] (0.74ns)   --->   "%add_ln813_64 = add i13 %sext_ln813_4, i13 %sext_ln813"   --->   Operation 251 'add' 'add_ln813_64' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 252 [1/1] (0.00ns)   --->   "%sext_ln813_1 = sext i13 %add_ln813_64"   --->   Operation 252 'sext' 'sext_ln813_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 253 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_65 = add i14 %sext_ln813_1, i14 %sext_ln17_4"   --->   Operation 253 'add' 'add_ln813_65' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 254 [1/1] (0.73ns)   --->   "%add_ln813_66 = add i12 %sext_ln17_6, i12 %sext_ln17_7"   --->   Operation 254 'add' 'add_ln813_66' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 255 [1/1] (0.00ns)   --->   "%sext_ln813_5 = sext i12 %add_ln813_66"   --->   Operation 255 'sext' 'sext_ln813_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 256 [1/1] (0.74ns)   --->   "%add_ln813_67 = add i13 %sext_ln813_5, i13 %sext_ln17_5"   --->   Operation 256 'add' 'add_ln813_67' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 257 [1/1] (0.00ns)   --->   "%sext_ln813_6 = sext i13 %add_ln813_67"   --->   Operation 257 'sext' 'sext_ln813_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 258 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_68 = add i14 %sext_ln813_6, i14 %add_ln813_65"   --->   Operation 258 'add' 'add_ln813_68' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 259 [1/1] (0.73ns)   --->   "%add_ln813_70 = add i12 %sext_ln17_9, i12 %sext_ln17_10"   --->   Operation 259 'add' 'add_ln813_70' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 260 [1/1] (0.73ns)   --->   "%add_ln813_72 = add i12 %sext_ln17_11, i12 %sext_ln17_12"   --->   Operation 260 'add' 'add_ln813_72' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 261 [1/1] (0.00ns)   --->   "%sext_ln813_8 = sext i12 %add_ln813_72"   --->   Operation 261 'sext' 'sext_ln813_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 262 [1/1] (0.73ns)   --->   "%add_ln813_73 = add i12 %sext_ln17_14, i12 %sext_ln17_15"   --->   Operation 262 'add' 'add_ln813_73' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 263 [1/1] (0.00ns)   --->   "%sext_ln813_9 = sext i12 %add_ln813_73"   --->   Operation 263 'sext' 'sext_ln813_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 264 [1/1] (0.74ns)   --->   "%add_ln813_74 = add i13 %sext_ln813_9, i13 %sext_ln17_13"   --->   Operation 264 'add' 'add_ln813_74' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 265 [1/1] (0.00ns)   --->   "%sext_ln813_10 = sext i13 %add_ln813_74"   --->   Operation 265 'sext' 'sext_ln813_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 266 [1/1] (0.75ns)   --->   "%add_ln813_75 = add i14 %sext_ln813_10, i14 %sext_ln813_8"   --->   Operation 266 'add' 'add_ln813_75' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 267 [1/1] (0.73ns)   --->   "%add_ln813_79 = add i12 %sext_ln17_37, i12 %sext_ln17_34"   --->   Operation 267 'add' 'add_ln813_79' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 268 [1/1] (0.00ns)   --->   "%sext_ln813_13 = sext i12 %add_ln813_79"   --->   Operation 268 'sext' 'sext_ln813_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 269 [1/1] (0.74ns)   --->   "%add_ln813_80 = add i13 %sext_ln813_13, i13 %sext_ln17_38"   --->   Operation 269 'add' 'add_ln813_80' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 270 [1/1] (0.73ns)   --->   "%add_ln813_82 = add i12 %sext_ln17_35, i12 %sext_ln17_28"   --->   Operation 270 'add' 'add_ln813_82' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 271 [1/1] (0.00ns)   --->   "%sext_ln813_15 = sext i12 %add_ln813_82"   --->   Operation 271 'sext' 'sext_ln813_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 272 [1/1] (0.74ns)   --->   "%add_ln813_83 = add i13 %sext_ln813_15, i13 %sext_ln17_36"   --->   Operation 272 'add' 'add_ln813_83' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 273 [1/1] (0.73ns)   --->   "%add_ln813_84 = add i12 %sext_ln17_30, i12 %sext_ln17_29"   --->   Operation 273 'add' 'add_ln813_84' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 274 [1/1] (0.00ns)   --->   "%sext_ln813_17 = sext i12 %add_ln813_84"   --->   Operation 274 'sext' 'sext_ln813_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 275 [1/1] (0.73ns)   --->   "%add_ln813_85 = add i12 %sext_ln17_31, i12 %sext_ln17_33"   --->   Operation 275 'add' 'add_ln813_85' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 276 [1/1] (0.00ns)   --->   "%sext_ln813_18 = sext i12 %add_ln813_85"   --->   Operation 276 'sext' 'sext_ln813_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 277 [1/1] (0.74ns)   --->   "%add_ln813_86 = add i13 %sext_ln813_18, i13 %sext_ln813_17"   --->   Operation 277 'add' 'add_ln813_86' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 278 [1/1] (0.73ns)   --->   "%add_ln813_89 = add i12 %sext_ln17_17, i12 %sext_ln17_16"   --->   Operation 278 'add' 'add_ln813_89' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 279 [1/1] (0.00ns)   --->   "%sext_ln813_21 = sext i12 %add_ln813_89"   --->   Operation 279 'sext' 'sext_ln813_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 280 [1/1] (0.74ns)   --->   "%add_ln813_90 = add i13 %sext_ln813_21, i13 %sext_ln17_32"   --->   Operation 280 'add' 'add_ln813_90' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 281 [1/1] (0.73ns)   --->   "%add_ln813_91 = add i12 %sext_ln17_18, i12 %sext_ln17_20"   --->   Operation 281 'add' 'add_ln813_91' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 282 [1/1] (0.00ns)   --->   "%sext_ln813_23 = sext i12 %add_ln813_91"   --->   Operation 282 'sext' 'sext_ln813_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 283 [1/1] (0.73ns)   --->   "%add_ln813_92 = add i12 %sext_ln17_19, i12 %sext_ln17_21"   --->   Operation 283 'add' 'add_ln813_92' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 284 [1/1] (0.00ns)   --->   "%sext_ln813_24 = sext i12 %add_ln813_92"   --->   Operation 284 'sext' 'sext_ln813_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 285 [1/1] (0.74ns)   --->   "%add_ln813_93 = add i13 %sext_ln813_24, i13 %sext_ln813_23"   --->   Operation 285 'add' 'add_ln813_93' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 286 [1/1] (0.73ns)   --->   "%add_ln813_95 = add i12 %sext_ln17_22, i12 %sext_ln17_25"   --->   Operation 286 'add' 'add_ln813_95' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 287 [1/1] (0.00ns)   --->   "%sext_ln813_27 = sext i12 %add_ln813_95"   --->   Operation 287 'sext' 'sext_ln813_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 288 [1/1] (0.74ns)   --->   "%add_ln813_96 = add i13 %sext_ln813_27, i13 %sext_ln17_23"   --->   Operation 288 'add' 'add_ln813_96' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 289 [1/1] (0.73ns)   --->   "%add_ln813_97 = add i12 %sext_ln17_24, i12 %sext_ln17_27"   --->   Operation 289 'add' 'add_ln813_97' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 290 [1/1] (0.00ns)   --->   "%sext_ln813_29 = sext i12 %add_ln813_97"   --->   Operation 290 'sext' 'sext_ln813_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 291 [1/1] (0.73ns)   --->   "%add_ln813_98 = add i12 %sext_ln17_26, i12 %sext_ln17_41"   --->   Operation 291 'add' 'add_ln813_98' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 292 [1/1] (0.00ns)   --->   "%sext_ln813_30 = sext i12 %add_ln813_98"   --->   Operation 292 'sext' 'sext_ln813_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 293 [1/1] (0.74ns)   --->   "%add_ln813_99 = add i13 %sext_ln813_30, i13 %sext_ln813_29"   --->   Operation 293 'add' 'add_ln813_99' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.14>
ST_3 : Operation 294 [1/1] (0.00ns)   --->   "%sext_ln17_8 = sext i11 %mult_V_8" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 294 'sext' 'sext_ln17_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 295 [1/1] (0.00ns)   --->   "%shl_ln1273_38 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %tmp_163, i5 0"   --->   Operation 295 'bitconcatenate' 'shl_ln1273_38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 296 [1/1] (0.00ns)   --->   "%zext_ln1273_39 = zext i11 %shl_ln1273_38"   --->   Operation 296 'zext' 'zext_ln1273_39' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 297 [1/1] (0.73ns)   --->   "%r_V_143 = sub i12 0, i12 %zext_ln1273_39"   --->   Operation 297 'sub' 'r_V_143' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 298 [1/1] (0.00ns)   --->   "%mult_V_39 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_143, i32 1, i32 11"   --->   Operation 298 'partselect' 'mult_V_39' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 299 [1/1] (0.00ns)   --->   "%sext_ln17_39 = sext i11 %mult_V_39" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 299 'sext' 'sext_ln17_39' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 300 [1/1] (0.00ns)   --->   "%shl_ln1273_39 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %tmp_164, i5 0"   --->   Operation 300 'bitconcatenate' 'shl_ln1273_39' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 301 [1/1] (0.00ns)   --->   "%zext_ln1273_40 = zext i11 %shl_ln1273_39"   --->   Operation 301 'zext' 'zext_ln1273_40' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 302 [1/1] (0.73ns)   --->   "%r_V_144 = sub i12 0, i12 %zext_ln1273_40"   --->   Operation 302 'sub' 'r_V_144' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 303 [1/1] (0.00ns)   --->   "%mult_V_40 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %r_V_144, i32 1, i32 11"   --->   Operation 303 'partselect' 'mult_V_40' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 304 [1/1] (0.00ns)   --->   "%sext_ln17_40 = sext i11 %mult_V_40" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 304 'sext' 'sext_ln17_40' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 305 [1/1] (0.00ns)   --->   "%sext_ln813_2 = sext i14 %add_ln813_68"   --->   Operation 305 'sext' 'sext_ln813_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 306 [1/1] (0.76ns)   --->   "%add_ln813_69 = add i15 %sext_ln813_2, i15 %sext_ln17_8"   --->   Operation 306 'add' 'add_ln813_69' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 307 [1/1] (0.00ns)   --->   "%sext_ln813_7 = sext i12 %add_ln813_70"   --->   Operation 307 'sext' 'sext_ln813_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 308 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_71 = add i15 %sext_ln813_7, i15 %add_ln813_69"   --->   Operation 308 'add' 'add_ln813_71' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 309 [1/1] (0.00ns)   --->   "%sext_ln813_11 = sext i14 %add_ln813_75"   --->   Operation 309 'sext' 'sext_ln813_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 310 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_76 = add i15 %sext_ln813_11, i15 %add_ln813_71"   --->   Operation 310 'add' 'add_ln813_76' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 311 [1/1] (0.00ns)   --->   "%sext_ln813_3 = sext i15 %add_ln813_76"   --->   Operation 311 'sext' 'sext_ln813_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 312 [1/1] (0.73ns)   --->   "%add_ln813_77 = add i12 %sext_ln17_39, i12 %sext_ln17_40"   --->   Operation 312 'add' 'add_ln813_77' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 313 [1/1] (0.00ns)   --->   "%sext_ln813_12 = sext i12 %add_ln813_77"   --->   Operation 313 'sext' 'sext_ln813_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 314 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_78 = add i16 %sext_ln813_12, i16 %sext_ln813_3"   --->   Operation 314 'add' 'add_ln813_78' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 315 [1/1] (0.00ns)   --->   "%sext_ln813_14 = sext i13 %add_ln813_80"   --->   Operation 315 'sext' 'sext_ln813_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 316 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_81 = add i16 %sext_ln813_14, i16 %add_ln813_78"   --->   Operation 316 'add' 'add_ln813_81' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 317 [1/1] (0.00ns)   --->   "%sext_ln813_16 = sext i13 %add_ln813_83"   --->   Operation 317 'sext' 'sext_ln813_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 318 [1/1] (0.00ns)   --->   "%sext_ln813_19 = sext i13 %add_ln813_86"   --->   Operation 318 'sext' 'sext_ln813_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 319 [1/1] (0.75ns)   --->   "%add_ln813_87 = add i14 %sext_ln813_19, i14 %sext_ln813_16"   --->   Operation 319 'add' 'add_ln813_87' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 320 [1/1] (0.00ns)   --->   "%sext_ln813_22 = sext i13 %add_ln813_90"   --->   Operation 320 'sext' 'sext_ln813_22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 321 [1/1] (0.00ns)   --->   "%sext_ln813_25 = sext i13 %add_ln813_93"   --->   Operation 321 'sext' 'sext_ln813_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 322 [1/1] (0.75ns)   --->   "%add_ln813_94 = add i14 %sext_ln813_25, i14 %sext_ln813_22"   --->   Operation 322 'add' 'add_ln813_94' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 323 [1/1] (0.00ns)   --->   "%sext_ln813_26 = sext i14 %add_ln813_94"   --->   Operation 323 'sext' 'sext_ln813_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 324 [1/1] (0.00ns)   --->   "%sext_ln813_28 = sext i13 %add_ln813_96"   --->   Operation 324 'sext' 'sext_ln813_28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 325 [1/1] (0.00ns)   --->   "%sext_ln813_31 = sext i13 %add_ln813_99"   --->   Operation 325 'sext' 'sext_ln813_31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 326 [1/1] (0.75ns)   --->   "%add_ln813_100 = add i14 %sext_ln813_31, i14 %sext_ln813_28"   --->   Operation 326 'add' 'add_ln813_100' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 327 [1/1] (0.00ns)   --->   "%sext_ln813_32 = sext i14 %add_ln813_100"   --->   Operation 327 'sext' 'sext_ln813_32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 328 [1/1] (0.76ns)   --->   "%add_ln813_101 = add i15 %sext_ln813_32, i15 %sext_ln813_26"   --->   Operation 328 'add' 'add_ln813_101' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.89>
ST_4 : Operation 329 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %layer19_out, void @empty_14, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 329 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 330 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i252 %layer18_out, void @empty_14, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 330 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 331 [1/1] (0.00ns)   --->   "%specresourcelimit_ln33 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 2688, void @empty_15, void @empty_1, void @empty_1, void @empty_1" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 331 'specresourcelimit' 'specresourcelimit_ln33' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 332 [1/1] (0.00ns)   --->   "%sext_ln813_20 = sext i14 %add_ln813_87"   --->   Operation 332 'sext' 'sext_ln813_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 333 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_88 = add i16 %sext_ln813_20, i16 %add_ln813_81"   --->   Operation 333 'add' 'add_ln813_88' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 334 [1/1] (0.00ns)   --->   "%sext_ln813_33 = sext i15 %add_ln813_101"   --->   Operation 334 'sext' 'sext_ln813_33' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 335 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%res_V = add i16 %sext_ln813_33, i16 %add_ln813_88"   --->   Operation 335 'add' 'res_V' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 336 [1/1] (0.00ns)   --->   "%p_s = bitconcatenate i1024 @_ssdm_op_BitConcatenate.i1024.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16, i16 %res_V, i16 %res_V, i16 %res_V, i16 %res_V, i16 %res_V, i16 %res_V, i16 %res_V, i16 %res_V, i16 %res_V, i16 %res_V, i16 %res_V, i16 %res_V, i16 %res_V, i16 %res_V, i16 %res_V, i16 %res_V, i16 %res_V, i16 %res_V, i16 %res_V, i16 %res_V, i16 %res_V, i16 %res_V, i16 %res_V, i16 %res_V, i16 %res_V, i16 %res_V, i16 %res_V, i16 %res_V, i16 %res_V, i16 %res_V, i16 %res_V, i16 %res_V, i16 %res_V, i16 %res_V, i16 %res_V, i16 %res_V, i16 %res_V, i16 %res_V, i16 %res_V, i16 %res_V, i16 %res_V, i16 %res_V, i16 %res_V, i16 %res_V, i16 %res_V, i16 %res_V, i16 %res_V, i16 %res_V, i16 %res_V, i16 %res_V, i16 %res_V, i16 %res_V, i16 %res_V, i16 %res_V, i16 %res_V, i16 %res_V, i16 %res_V, i16 %res_V, i16 %res_V, i16 %res_V, i16 %res_V, i16 %res_V, i16 %res_V, i16 %res_V" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 336 'bitconcatenate' 'p_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 337 [1/1] (1.21ns)   --->   "%write_ln77 = write void @_ssdm_op_Write.ap_fifo.volatile.i1024P0A, i1024 %layer19_out, i1024 %p_s" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 337 'write' 'write_ln77' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 1> <FIFO>
ST_4 : Operation 338 [1/1] (0.00ns)   --->   "%ret_ln101 = ret" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:101]   --->   Operation 338 'ret' 'ret_ln101' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 1.95ns
The critical path consists of the following:
	fifo read operation ('layer18_out_read', /home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43) on port 'layer18_out' (/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43) [5]  (1.22 ns)
	'sub' operation ('r.V') [47]  (0.735 ns)

 <State 2>: 2.23ns
The critical path consists of the following:
	'sub' operation ('r.V') [112]  (0.735 ns)
	'add' operation ('add_ln813_74') [280]  (0.745 ns)
	'add' operation ('add_ln813_75') [282]  (0.755 ns)

 <State 3>: 2.15ns
The critical path consists of the following:
	'sub' operation ('r.V') [244]  (0.735 ns)
	'add' operation ('add_ln813_77') [286]  (0.735 ns)
	'add' operation ('add_ln813_78') [288]  (0 ns)
	'add' operation ('add_ln813_81') [293]  (0.675 ns)

 <State 4>: 1.89ns
The critical path consists of the following:
	'add' operation ('add_ln813_88') [306]  (0 ns)
	'add' operation ('res.V') [333]  (0.675 ns)
	fifo write operation ('write_ln77', /home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77) on port 'layer19_out' (/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77) [335]  (1.22 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
