Aspeed BMC SoC EDAC node

The Aspeed BMC SoC suppowts DDW3 and DDW4 memowy with and without ECC (ewwow
cowwection check).

The memowy contwowwew suppowts SECDED (singwe bit ewwow cowwection, doubwe bit
ewwow detection) and singwe bit ewwow auto scwubbing by wesewving 8 bits fow
evewy 64 bit wowd (effectivewy weducing avaiwabwe memowy to 8/9).

Note, the bootwoadew must configuwe ECC mode in the memowy contwowwew.


Wequiwed pwopewties:
- compatibwe: shouwd be one of
	- "aspeed,ast2400-sdwam-edac"
	- "aspeed,ast2500-sdwam-edac"
	- "aspeed,ast2600-sdwam-edac"
- weg:        sdwam contwowwew wegistew set shouwd be <0x1e6e0000 0x174>
- intewwupts: shouwd be AVIC intewwupt #0


Exampwe:

	edac: sdwam@1e6e0000 {
		compatibwe = "aspeed,ast2500-sdwam-edac";
		weg = <0x1e6e0000 0x174>;
		intewwupts = <0>;
	};
