[
    {
        "publicationNumber": "10208",
        "doi": "10.1109/L-CA.2004.8",
        "publicationYear": "2004",
        "publicationDate": "Jan. 2004",
        "articleNumber": "1650123",
        "articleTitle": "Globally Adaptive Load-Balanced Routing on Tori",
        "volume": "3",
        "issue": "1",
        "startPage": "2",
        "endPage": "2",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Computer Architecture Letters",
        "authors": [
            {
                "id": 37382618900,
                "preferredName": "A. Singh",
                "firstName": "A.",
                "lastName": "Singh"
            },
            {
                "id": 37282485100,
                "preferredName": "W.J. Dally",
                "firstName": "W.J.",
                "lastName": "Dally"
            },
            {
                "id": 37331426900,
                "preferredName": "B. Towles",
                "firstName": "B.",
                "lastName": "Towles"
            },
            {
                "id": 37335244800,
                "preferredName": "A.K. Gupta",
                "firstName": "A.K.",
                "lastName": "Gupta"
            }
        ]
    },
    {
        "publicationNumber": "10208",
        "doi": "10.1109/L-CA.2004.1",
        "publicationYear": "2004",
        "publicationDate": "Jan. 2004",
        "articleNumber": "1650124",
        "articleTitle": "An Efficient Fault-Tolerant Routing Methodology for Meshes and Tori",
        "volume": "3",
        "issue": "1",
        "startPage": "3",
        "endPage": "3",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Computer Architecture Letters",
        "authors": [
            {
                "id": 37284036900,
                "preferredName": "M.E. Gomez",
                "firstName": "M.E.",
                "lastName": "Gomez"
            },
            {
                "id": 37274199100,
                "preferredName": "J. Duato",
                "firstName": "J.",
                "lastName": "Duato"
            },
            {
                "id": 37272659300,
                "preferredName": "J. Flich",
                "firstName": "J.",
                "lastName": "Flich"
            },
            {
                "id": 37281789300,
                "preferredName": "P. Lopez",
                "firstName": "P.",
                "lastName": "Lopez"
            },
            {
                "id": 37272654800,
                "preferredName": "A. Robles",
                "firstName": "A.",
                "lastName": "Robles"
            },
            {
                "id": 37089140210,
                "preferredName": "N.A. Nordbotten",
                "firstName": "N.A.",
                "lastName": "Nordbotten"
            },
            {
                "id": 37272662100,
                "preferredName": "O. Lysne",
                "firstName": "O.",
                "lastName": "Lysne"
            },
            {
                "id": 37273563800,
                "preferredName": "T. Skeie",
                "firstName": "T.",
                "lastName": "Skeie"
            }
        ]
    },
    {
        "publicationNumber": "10208",
        "doi": "10.1109/L-CA.2004.5",
        "publicationYear": "2004",
        "publicationDate": "Jan. 2004",
        "articleNumber": "1650125",
        "articleTitle": "Comparing Adaptive Routing and Dynamic Voltage Scaling for Link Power Reduction",
        "volume": "3",
        "issue": "1",
        "startPage": "4",
        "endPage": "4",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Computer Architecture Letters",
        "authors": [
            {
                "id": 37088283871,
                "preferredName": "J.M. Stine",
                "firstName": "J.M.",
                "lastName": "Stine"
            },
            {
                "id": 37390876800,
                "preferredName": "N.P. Carter",
                "firstName": "N.P.",
                "lastName": "Carter"
            },
            {
                "id": 37272659300,
                "preferredName": "J. Flich",
                "firstName": "J.",
                "lastName": "Flich"
            }
        ]
    },
    {
        "publicationNumber": "10208",
        "doi": "10.1109/L-CA.2004.6",
        "publicationYear": "2004",
        "publicationDate": "Jan. 2004",
        "articleNumber": "1650127",
        "articleTitle": "Efficiently Evaluating Speedup Using Sampled Processor Simulation",
        "volume": "3",
        "issue": "1",
        "startPage": "6",
        "endPage": "6",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Computer Architecture Letters",
        "authors": [
            {
                "id": 37087816582,
                "preferredName": "Yue Luo",
                "firstName": null,
                "lastName": "Yue Luo"
            },
            {
                "id": 37266694600,
                "preferredName": "L.K. John",
                "firstName": "L.K.",
                "lastName": "John"
            }
        ]
    },
    {
        "publicationNumber": "10208",
        "doi": "10.1109/L-CA.2004.3",
        "publicationYear": "2004",
        "publicationDate": "Jan. 2004",
        "articleNumber": "1650128",
        "articleTitle": "CAVA: Hiding L2 Misses with Checkpoint-Assisted Value Prediction",
        "volume": "3",
        "issue": "1",
        "startPage": "7",
        "endPage": "7",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Computer Architecture Letters",
        "authors": [
            {
                "id": 37297956900,
                "preferredName": "L. Ceze",
                "firstName": "L.",
                "lastName": "Ceze"
            },
            {
                "id": 37839741500,
                "preferredName": "K. Strauss",
                "firstName": "K.",
                "lastName": "Strauss"
            },
            {
                "id": 37409802200,
                "preferredName": "J. Tuck",
                "firstName": "J.",
                "lastName": "Tuck"
            },
            {
                "id": 37328722100,
                "preferredName": "J. Renau",
                "firstName": "J.",
                "lastName": "Renau"
            },
            {
                "id": 37282327600,
                "preferredName": "J. Torrellas",
                "firstName": "J.",
                "lastName": "Torrellas"
            }
        ]
    },
    {
        "publicationNumber": "10208",
        "doi": "10.1109/L-CA.2004.7",
        "publicationYear": "2004",
        "publicationDate": "Jan. 2004",
        "articleNumber": "1650122",
        "articleTitle": "Exploiting Low Entropy to Reduce Wire Delay",
        "volume": "3",
        "issue": "1",
        "startPage": "1",
        "endPage": "1",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Computer Architecture Letters",
        "authors": [
            {
                "id": 37281855600,
                "preferredName": "D. Citron",
                "firstName": "D.",
                "lastName": "Citron"
            }
        ]
    },
    {
        "publicationNumber": "10208",
        "doi": "10.1109/L-CA.2004.9",
        "publicationYear": "2004",
        "publicationDate": "Jan. 2004",
        "articleNumber": "1650126",
        "articleTitle": "Thread-Sensitive Instruction Issue for SMT Processors",
        "volume": "3",
        "issue": "1",
        "startPage": "5",
        "endPage": "5",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Computer Architecture Letters",
        "authors": [
            {
                "id": 38031842300,
                "preferredName": "B. Robatmili",
                "firstName": "B.",
                "lastName": "Robatmili"
            },
            {
                "id": 37273359300,
                "preferredName": "N. Yazdani",
                "firstName": "N.",
                "lastName": "Yazdani"
            },
            {
                "id": 37827993500,
                "preferredName": "S. Sardashti",
                "firstName": "S.",
                "lastName": "Sardashti"
            },
            {
                "id": 37273839500,
                "preferredName": "M. Nourani",
                "firstName": "M.",
                "lastName": "Nourani"
            }
        ]
    },
    {
        "publicationNumber": "10208",
        "doi": "10.1109/L-CA.2004.4",
        "publicationYear": "2004",
        "publicationDate": "Jan. 2004",
        "articleNumber": "1650130",
        "articleTitle": "Characterization of Problem Stores",
        "volume": "3",
        "issue": "1",
        "startPage": "9",
        "endPage": "9",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Computer Architecture Letters",
        "authors": [
            {
                "id": 37087800367,
                "preferredName": "A.L. Holloway",
                "firstName": "A.L.",
                "lastName": "Holloway"
            },
            {
                "id": 37282389200,
                "preferredName": "G.S. Sohi",
                "firstName": "G.S.",
                "lastName": "Sohi"
            }
        ]
    },
    {
        "publicationNumber": "10208",
        "doi": "10.1109/L-CA.2004.2",
        "publicationYear": "2004",
        "publicationDate": "Jan. 2004",
        "articleNumber": "1650129",
        "articleTitle": "Buffer and Delay Bounds in High Radix Interconnection Networks",
        "volume": "3",
        "issue": "1",
        "startPage": "8",
        "endPage": "8",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Computer Architecture Letters",
        "authors": [
            {
                "id": 37382618900,
                "preferredName": "A. Singh",
                "firstName": "A.",
                "lastName": "Singh"
            },
            {
                "id": 37282485100,
                "preferredName": "W.J. Dally",
                "firstName": "W.J.",
                "lastName": "Dally"
            }
        ]
    }
]