DSCH 2.6h
VERSION 3/8/2003 10:46:30 PM
BB(-324,161,85,550)
SYM  #sym6
BB(-25,310,15,340)
TITLE -15 320  #ram
MODEL 6000
PROP                                                                                                                                                                                                            
REC(-20,315,30,20,r)
VIS 4
PIN(-25,320,0.000,0.000)Data
PIN(-10,340,0.000,0.000)En
PIN(15,320,0.060,0.140)~Data
LIG(-25,320,-20,320)
LIG(-10,335,-10,340)
LIG(10,320,15,320)
LIG(-20,315,-20,335)
LIG(-20,315,10,315)
LIG(10,315,10,335)
LIG(10,335,-20,335)
VLG  module sym6( Data,En,~Data);
VLG   input Data,En;
VLG   output ~Data;
VLG  endmodule
FSYM
SYM  #sym6
BB(-25,370,15,400)
TITLE -15 380  #ram
MODEL 6000
PROP                                                                                                                                                                                                            
REC(-20,375,30,20,r)
VIS 4
PIN(-25,380,0.000,0.000)Data
PIN(-10,400,0.000,0.000)En
PIN(15,380,0.060,0.140)~Data
LIG(-25,380,-20,380)
LIG(-10,395,-10,400)
LIG(10,380,15,380)
LIG(-20,375,-20,395)
LIG(-20,375,10,375)
LIG(10,375,10,395)
LIG(10,395,-20,395)
VLG  module sym6( Data,En,~Data);
VLG   input Data,En;
VLG   output ~Data;
VLG  endmodule
FSYM
SYM  #Arrow
BB(-148,410,-142,420)
TITLE -150 413  #BL[0]
MODEL 935
PROP                                                                                                                                                                                                            
REC(-340,-230,0,0,)
VIS 4
PIN(-145,410,0.000,0.000)in
LIG(-145,410,-145,420)
LIG(-143,418,-145,420)
LIG(-147,418,-145,420)
FSYM
SYM  #Arrow
BB(-108,410,-102,420)
TITLE -110 413  #~BL[0]
MODEL 935
PROP                                                                                                                                                                                                            
REC(-300,-230,0,0,)
VIS 4
PIN(-105,410,0.000,0.000)in
LIG(-105,410,-105,420)
LIG(-103,418,-105,420)
LIG(-107,418,-105,420)
FSYM
SYM  #sym6
BB(-25,340,15,370)
TITLE -15 350  #ram
MODEL 6000
PROP                                                                                                                                                                                                            
REC(-20,345,30,20,r)
VIS 4
PIN(-25,350,0.000,0.000)Data
PIN(-10,370,0.000,0.000)En
PIN(15,350,0.060,0.140)~Data
LIG(-25,350,-20,350)
LIG(-10,365,-10,370)
LIG(10,350,15,350)
LIG(-20,345,-20,365)
LIG(-20,345,10,345)
LIG(10,345,10,365)
LIG(10,365,-20,365)
VLG  module sym6( Data,En,~Data);
VLG   input Data,En;
VLG   output ~Data;
VLG  endmodule
FSYM
SYM  #Arrow
BB(-48,410,-42,420)
TITLE -50 413  #~BL[1]
MODEL 935
PROP                                                                                                                                                                                                            
REC(-240,-230,0,0,)
VIS 4
PIN(-45,410,0.000,0.000)in
LIG(-45,410,-45,420)
LIG(-43,418,-45,420)
LIG(-47,418,-45,420)
FSYM
SYM  #sym6
BB(35,340,75,370)
TITLE 45 350  #ram
MODEL 6000
PROP                                                                                                                                                                                                            
REC(40,345,30,20,r)
VIS 4
PIN(35,350,0.000,0.000)Data
PIN(50,370,0.000,0.000)En
PIN(75,350,0.060,0.140)~Data
LIG(35,350,40,350)
LIG(50,365,50,370)
LIG(70,350,75,350)
LIG(40,345,40,365)
LIG(40,345,70,345)
LIG(70,345,70,365)
LIG(70,365,40,365)
VLG  module sym6( Data,En,~Data);
VLG   input Data,En;
VLG   output ~Data;
VLG  endmodule
FSYM
SYM  #sym6
BB(-25,280,15,310)
TITLE -15 290  #ram
MODEL 6000
PROP                                                                                                                                                                                                            
REC(-20,285,30,20,r)
VIS 4
PIN(-25,290,0.000,0.000)Data
PIN(-10,310,0.000,0.000)En
PIN(15,290,0.060,0.140)~Data
LIG(-25,290,-20,290)
LIG(-10,305,-10,310)
LIG(10,290,15,290)
LIG(-20,285,-20,305)
LIG(-20,285,10,285)
LIG(10,285,10,305)
LIG(10,305,-20,305)
VLG  module sym6( Data,En,~Data);
VLG   input Data,En;
VLG   output ~Data;
VLG  endmodule
FSYM
SYM  #Arrow
BB(-88,410,-82,420)
TITLE -90 413  #BL[1]
MODEL 935
PROP                                                                                                                                                                                                            
REC(-280,-230,0,0,)
VIS 4
PIN(-85,410,0.000,0.000)in
LIG(-85,410,-85,420)
LIG(-83,418,-85,420)
LIG(-87,418,-85,420)
FSYM
SYM  #Arrow
BB(32,410,38,420)
TITLE 30 413  #BL[3]
MODEL 935
PROP                                                                                                                                                                                                            
REC(-160,-230,0,0,)
VIS 4
PIN(35,410,0.000,0.000)in
LIG(35,410,35,420)
LIG(37,418,35,420)
LIG(33,418,35,420)
FSYM
SYM  #Arrow
BB(72,410,78,420)
TITLE 70 413  #~BL[3]
MODEL 935
PROP                                                                                                                                                                                                            
REC(-120,-230,0,0,)
VIS 4
PIN(75,410,0.000,0.000)in
LIG(75,410,75,420)
LIG(77,418,75,420)
LIG(73,418,75,420)
FSYM
SYM  #sym6
BB(35,370,75,400)
TITLE 45 380  #ram
MODEL 6000
PROP                                                                                                                                                                                                            
REC(40,375,30,20,r)
VIS 4
PIN(35,380,0.000,0.000)Data
PIN(50,400,0.000,0.000)En
PIN(75,380,0.060,0.140)~Data
LIG(35,380,40,380)
LIG(50,395,50,400)
LIG(70,380,75,380)
LIG(40,375,40,395)
LIG(40,375,70,375)
LIG(70,375,70,395)
LIG(70,395,40,395)
VLG  module sym6( Data,En,~Data);
VLG   input Data,En;
VLG   output ~Data;
VLG  endmodule
FSYM
SYM  #sym6
BB(35,310,75,340)
TITLE 45 320  #ram
MODEL 6000
PROP                                                                                                                                                                                                            
REC(40,315,30,20,r)
VIS 4
PIN(35,320,0.000,0.000)Data
PIN(50,340,0.000,0.000)En
PIN(75,320,0.060,0.140)~Data
LIG(35,320,40,320)
LIG(50,335,50,340)
LIG(70,320,75,320)
LIG(40,315,40,335)
LIG(40,315,70,315)
LIG(70,315,70,335)
LIG(70,335,40,335)
VLG  module sym6( Data,En,~Data);
VLG   input Data,En;
VLG   output ~Data;
VLG  endmodule
FSYM
SYM  #sym6
BB(35,280,75,310)
TITLE 45 290  #ram
MODEL 6000
PROP                                                                                                                                                                                                            
REC(40,285,30,20,r)
VIS 4
PIN(35,290,0.000,0.000)Data
PIN(50,310,0.000,0.000)En
PIN(75,290,0.060,0.140)~Data
LIG(35,290,40,290)
LIG(50,305,50,310)
LIG(70,290,75,290)
LIG(40,285,40,305)
LIG(40,285,70,285)
LIG(70,285,70,305)
LIG(70,305,40,305)
VLG  module sym6( Data,En,~Data);
VLG   input Data,En;
VLG   output ~Data;
VLG  endmodule
FSYM
SYM  #sym6
BB(-85,280,-45,310)
TITLE -75 290  #ram
MODEL 6000
PROP                                                                                                                                                                                                            
REC(-80,285,30,20,r)
VIS 4
PIN(-85,290,0.000,0.000)Data
PIN(-70,310,0.000,0.000)En
PIN(-45,290,0.060,0.140)~Data
LIG(-85,290,-80,290)
LIG(-70,305,-70,310)
LIG(-50,290,-45,290)
LIG(-80,285,-80,305)
LIG(-80,285,-50,285)
LIG(-50,285,-50,305)
LIG(-50,305,-80,305)
VLG  module sym6( Data,En,~Data);
VLG   input Data,En;
VLG   output ~Data;
VLG  endmodule
FSYM
SYM  #sym6
BB(-85,310,-45,340)
TITLE -75 320  #ram
MODEL 6000
PROP                                                                                                                                                                                                            
REC(-80,315,30,20,r)
VIS 4
PIN(-85,320,0.000,0.000)Data
PIN(-70,340,0.000,0.000)En
PIN(-45,320,0.060,0.140)~Data
LIG(-85,320,-80,320)
LIG(-70,335,-70,340)
LIG(-50,320,-45,320)
LIG(-80,315,-80,335)
LIG(-80,315,-50,315)
LIG(-50,315,-50,335)
LIG(-50,335,-80,335)
VLG  module sym6( Data,En,~Data);
VLG   input Data,En;
VLG   output ~Data;
VLG  endmodule
FSYM
SYM  #sym6
BB(-85,370,-45,400)
TITLE -75 380  #ram
MODEL 6000
PROP                                                                                                                                                                                                            
REC(-80,375,30,20,r)
VIS 4
PIN(-85,380,0.000,0.000)Data
PIN(-70,400,0.000,0.000)En
PIN(-45,380,0.060,0.140)~Data
LIG(-85,380,-80,380)
LIG(-70,395,-70,400)
LIG(-50,380,-45,380)
LIG(-80,375,-80,395)
LIG(-80,375,-50,375)
LIG(-50,375,-50,395)
LIG(-50,395,-80,395)
VLG  module sym6( Data,En,~Data);
VLG   input Data,En;
VLG   output ~Data;
VLG  endmodule
FSYM
SYM  #Arrow
BB(12,410,18,420)
TITLE 10 413  #~BL[2]
MODEL 935
PROP                                                                                                                                                                                                            
REC(-180,-230,0,0,)
VIS 4
PIN(15,410,0.000,0.000)in
LIG(15,410,15,420)
LIG(17,418,15,420)
LIG(13,418,15,420)
FSYM
SYM  #sym6
BB(-145,280,-105,310)
TITLE -135 290  #ram
MODEL 6000
PROP                                                                                                                                                                                                            
REC(-140,285,30,20,r)
VIS 4
PIN(-145,290,0.000,0.000)Data
PIN(-130,310,0.000,0.000)En
PIN(-105,290,0.060,0.280)~Data
LIG(-145,290,-140,290)
LIG(-130,305,-130,310)
LIG(-110,290,-105,290)
LIG(-140,285,-140,305)
LIG(-140,285,-110,285)
LIG(-110,285,-110,305)
LIG(-110,305,-140,305)
VLG  module sym6( Data,En,~Data);
VLG   input Data,En;
VLG   output ~Data;
VLG  endmodule
FSYM
SYM  #sym6
BB(-85,340,-45,370)
TITLE -75 350  #ram
MODEL 6000
PROP                                                                                                                                                                                                            
REC(-80,345,30,20,r)
VIS 4
PIN(-85,350,0.000,0.000)Data
PIN(-70,370,0.000,0.000)En
PIN(-45,350,0.060,0.140)~Data
LIG(-85,350,-80,350)
LIG(-70,365,-70,370)
LIG(-50,350,-45,350)
LIG(-80,345,-80,365)
LIG(-80,345,-50,345)
LIG(-50,345,-50,365)
LIG(-50,365,-80,365)
VLG  module sym6( Data,En,~Data);
VLG   input Data,En;
VLG   output ~Data;
VLG  endmodule
FSYM
SYM  #Arrow
BB(-28,410,-22,420)
TITLE -30 413  #BL[2]
MODEL 935
PROP                                                                                                                                                                                                            
REC(-220,-230,0,0,)
VIS 4
PIN(-25,410,0.000,0.000)in
LIG(-25,410,-25,420)
LIG(-23,418,-25,420)
LIG(-27,418,-25,420)
FSYM
SYM  #sym6
BB(-145,340,-105,370)
TITLE -135 350  #ram
MODEL 6000
PROP                                                                                                                                                                                                            
REC(-140,345,30,20,r)
VIS 4
PIN(-145,350,0.000,0.000)Data
PIN(-130,370,0.000,0.000)En
PIN(-105,350,0.060,0.280)~Data
LIG(-145,350,-140,350)
LIG(-130,365,-130,370)
LIG(-110,350,-105,350)
LIG(-140,345,-140,365)
LIG(-140,345,-110,345)
LIG(-110,345,-110,365)
LIG(-110,365,-140,365)
VLG  module sym6( Data,En,~Data);
VLG   input Data,En;
VLG   output ~Data;
VLG  endmodule
FSYM
SYM  #inv
BB(-295,245,-260,265)
TITLE -280 255  #~
MODEL 101
PROP                                                                                                                                                                                                           
REC(5,0,0,0,)
VIS 0
PIN(-295,255,0.000,0.000)in
PIN(-260,255,0.030,0.280)out
LIG(-295,255,-285,255)
LIG(-285,245,-285,265)
LIG(-285,245,-270,255)
LIG(-285,265,-270,255)
LIG(-268,255,-268,255)
LIG(-266,255,-260,255)
VLG  not not1(out,in);
FSYM
SYM  #sym6
BB(-145,370,-105,400)
TITLE -135 380  #ram
MODEL 6000
PROP                                                                                                                                                                                                            
REC(-140,375,30,20,r)
VIS 4
PIN(-145,380,0.000,0.000)Data
PIN(-130,400,0.000,0.000)En
PIN(-105,380,0.060,0.280)~Data
LIG(-145,380,-140,380)
LIG(-130,395,-130,400)
LIG(-110,380,-105,380)
LIG(-140,375,-140,395)
LIG(-140,375,-110,375)
LIG(-110,375,-110,395)
LIG(-110,395,-140,395)
VLG  module sym6( Data,En,~Data);
VLG   input Data,En;
VLG   output ~Data;
VLG  endmodule
FSYM
SYM  #sym6
BB(-145,310,-105,340)
TITLE -135 320  #ram
MODEL 6000
PROP                                                                                                                                                                                                            
REC(-140,315,30,20,r)
VIS 4
PIN(-145,320,0.000,0.000)Data
PIN(-130,340,0.000,0.000)En
PIN(-105,320,0.060,0.280)~Data
LIG(-145,320,-140,320)
LIG(-130,335,-130,340)
LIG(-110,320,-105,320)
LIG(-140,315,-140,335)
LIG(-140,315,-110,315)
LIG(-110,315,-110,335)
LIG(-110,335,-140,335)
VLG  module sym6( Data,En,~Data);
VLG   input Data,En;
VLG   output ~Data;
VLG  endmodule
FSYM
SYM  #inv
BB(-300,170,-265,190)
TITLE -285 180  #~
MODEL 101
PROP                                                                                                                                                                                                           
REC(0,-75,0,0,)
VIS 0
PIN(-300,180,0.000,0.000)in
PIN(-265,180,0.030,0.140)out
LIG(-300,180,-290,180)
LIG(-290,170,-290,190)
LIG(-290,170,-275,180)
LIG(-290,190,-275,180)
LIG(-273,180,-273,180)
LIG(-271,180,-265,180)
VLG  not not1(out,in);
FSYM
SYM  #nmos
BB(-45,230,-25,250)
TITLE -30 245  #nmos
MODEL 901
PROP   1.0u 0.12u                                                                                                                                                                                                       
REC(-44,235,19,15,r)
VIS 0
PIN(-25,250,0.000,0.000)s
PIN(-45,240,0.000,0.000)g
PIN(-25,230,0.030,0.420)d
LIG(-35,240,-45,240)
LIG(-35,246,-35,234)
LIG(-33,246,-33,234)
LIG(-25,234,-33,234)
LIG(-25,230,-25,234)
LIG(-25,246,-33,246)
LIG(-25,250,-25,246)
VLG  nmos nmos(drain,source,gate);
FSYM
SYM  #inv
BB(-300,200,-265,220)
TITLE -285 210  #~
MODEL 101
PROP                                                                                                                                                                                                           
REC(0,-45,0,0,)
VIS 0
PIN(-300,210,0.000,0.000)in
PIN(-265,210,0.030,0.140)out
LIG(-300,210,-290,210)
LIG(-290,200,-290,220)
LIG(-290,200,-275,210)
LIG(-290,220,-275,210)
LIG(-273,210,-273,210)
LIG(-271,210,-265,210)
VLG  not not1(out,in);
FSYM
SYM  #and3
BB(-210,355,-175,385)
TITLE -195 370  #&
MODEL 403
PROP                                                                                                                                                                                                           
REC(-210,355,0,0,P)
VIS 0
PIN(-210,360,0.000,0.000)a
PIN(-210,370,0.000,0.000)b
PIN(-210,380,0.000,0.000)c
PIN(-170,370,0.090,0.070)s
LIG(-170,370,-180,370)
LIG(-210,380,-200,380)
LIG(-210,370,-200,370)
LIG(-210,360,-200,360)
LIG(-200,370,-200,385)
LIG(-185,381,-190,384)
LIG(-181,373,-185,381)
LIG(-200,355,-200,370)
LIG(-200,355,-190,356)
LIG(-180,370,-181,373)
LIG(-181,367,-180,370)
LIG(-200,385,-190,384)
LIG(-185,359,-181,367)
LIG(-190,356,-185,359)
VLG  and and3(s,a,b,c);
FSYM
SYM  #button7c
BB(-324,191,-315,199)
TITLE -320 195  #button
MODEL 59
PROP                                                                                                                                                                                                           
REC(-323,192,6,6,r)
VIS 1
PIN(-315,195,0.000,0.000)A0
LIG(-316,195,-315,195)
LIG(-324,199,-324,191)
LIG(-316,199,-324,199)
LIG(-316,191,-316,199)
LIG(-324,191,-316,191)
LIG(-323,198,-323,192)
LIG(-317,198,-323,198)
LIG(-317,192,-317,198)
LIG(-323,192,-317,192)
FSYM
SYM  #button6
BB(-324,236,-315,244)
TITLE -320 240  #button
MODEL 59
PROP                                                                                                                                                                                                           
REC(-323,237,6,6,r)
VIS 1
PIN(-315,240,0.000,0.000)Precharge
LIG(-316,240,-315,240)
LIG(-324,244,-324,236)
LIG(-316,244,-324,244)
LIG(-316,236,-316,244)
LIG(-324,236,-316,236)
LIG(-323,243,-323,237)
LIG(-317,243,-323,243)
LIG(-317,237,-317,243)
LIG(-323,237,-317,237)
FSYM
SYM  #nmos
BB(-5,230,15,250)
TITLE 10 245  #nmos
MODEL 901
PROP   1.0u 0.12u                                                                                                                                                                                                       
REC(-4,235,19,15,r)
VIS 0
PIN(15,250,0.000,0.000)s
PIN(-5,240,0.000,0.000)g
PIN(15,230,0.030,0.420)d
LIG(5,240,-5,240)
LIG(5,246,5,234)
LIG(7,246,7,234)
LIG(15,234,7,234)
LIG(15,230,15,234)
LIG(15,246,7,246)
LIG(15,250,15,246)
VLG  nmos nmos(drain,source,gate);
FSYM
SYM  #nmos
BB(55,230,75,250)
TITLE 70 245  #nmos
MODEL 901
PROP   1.0u 0.12u                                                                                                                                                                                                       
REC(56,235,19,15,r)
VIS 0
PIN(75,250,0.000,0.000)s
PIN(55,240,0.000,0.000)g
PIN(75,230,0.030,0.420)d
LIG(65,240,55,240)
LIG(65,246,65,234)
LIG(67,246,67,234)
LIG(75,234,67,234)
LIG(75,230,75,234)
LIG(75,246,67,246)
LIG(75,250,75,246)
VLG  nmos nmos(drain,source,gate);
FSYM
SYM  #nmos
BB(15,230,35,250)
TITLE 30 245  #nmos
MODEL 901
PROP   1.0u 0.12u                                                                                                                                                                                                       
REC(16,235,19,15,r)
VIS 0
PIN(35,250,0.000,0.000)s
PIN(15,240,0.000,0.000)g
PIN(35,230,0.030,0.420)d
LIG(25,240,15,240)
LIG(25,246,25,234)
LIG(27,246,27,234)
LIG(35,234,27,234)
LIG(35,230,35,234)
LIG(35,246,27,246)
LIG(35,250,35,246)
VLG  nmos nmos(drain,source,gate);
FSYM
SYM  #nmos
BB(-105,230,-85,250)
TITLE -90 245  #nmos
MODEL 901
PROP   1.0u 0.12u                                                                                                                                                                                                       
REC(-104,235,19,15,r)
VIS 0
PIN(-85,250,0.000,0.000)s
PIN(-105,240,0.000,0.000)g
PIN(-85,230,0.030,0.420)d
LIG(-95,240,-105,240)
LIG(-95,246,-95,234)
LIG(-93,246,-93,234)
LIG(-85,234,-93,234)
LIG(-85,230,-85,234)
LIG(-85,246,-93,246)
LIG(-85,250,-85,246)
VLG  nmos nmos(drain,source,gate);
FSYM
SYM  #nmos
BB(-65,230,-45,250)
TITLE -50 245  #nmos
MODEL 901
PROP   1.0u 0.12u                                                                                                                                                                                                       
REC(-64,235,19,15,r)
VIS 0
PIN(-45,250,0.000,0.000)s
PIN(-65,240,0.000,0.000)g
PIN(-45,230,0.030,0.420)d
LIG(-55,240,-65,240)
LIG(-55,246,-55,234)
LIG(-53,246,-53,234)
LIG(-45,234,-53,234)
LIG(-45,230,-45,234)
LIG(-45,246,-53,246)
LIG(-45,250,-45,246)
VLG  nmos nmos(drain,source,gate);
FSYM
SYM  #nmos
BB(-125,230,-105,250)
TITLE -110 245  #nmos
MODEL 901
PROP   1.0u 0.12u                                                                                                                                                                                                       
REC(-124,235,19,15,r)
VIS 0
PIN(-105,250,0.000,0.000)s
PIN(-125,240,0.000,0.000)g
PIN(-105,230,0.030,0.420)d
LIG(-115,240,-125,240)
LIG(-115,246,-115,234)
LIG(-113,246,-113,234)
LIG(-105,234,-113,234)
LIG(-105,230,-105,234)
LIG(-105,246,-113,246)
LIG(-105,250,-105,246)
VLG  nmos nmos(drain,source,gate);
FSYM
SYM  #nmos
BB(-165,230,-145,250)
TITLE -150 245  #nmos
MODEL 901
PROP   1.0u 0.12u                                                                                                                                                                                                       
REC(-164,235,19,15,r)
VIS 0
PIN(-145,250,0.000,0.000)s
PIN(-165,240,0.000,0.000)g
PIN(-145,230,0.030,0.070)d
LIG(-155,240,-165,240)
LIG(-155,246,-155,234)
LIG(-153,246,-153,234)
LIG(-145,234,-153,234)
LIG(-145,230,-145,234)
LIG(-145,246,-153,246)
LIG(-145,250,-145,246)
VLG  nmos nmos(drain,source,gate);
FSYM
SYM  #button7
BB(-324,161,-315,169)
TITLE -320 165  #button
MODEL 59
PROP                                                                                                                                                                                                           
REC(-323,162,6,6,r)
VIS 1
PIN(-315,165,0.000,0.000)A1
LIG(-316,165,-315,165)
LIG(-324,169,-324,161)
LIG(-316,169,-324,169)
LIG(-316,161,-316,169)
LIG(-324,161,-316,161)
LIG(-323,168,-323,162)
LIG(-317,168,-323,168)
LIG(-317,162,-317,168)
LIG(-323,162,-317,162)
FSYM
SYM  #and3
BB(-210,385,-175,415)
TITLE -195 400  #&
MODEL 403
PROP                                                                                                                                                                                                           
REC(-210,385,0,0,P)
VIS 0
PIN(-210,390,0.000,0.000)a
PIN(-210,400,0.000,0.000)b
PIN(-210,410,0.000,0.000)c
PIN(-170,400,0.090,0.070)s
LIG(-170,400,-180,400)
LIG(-210,410,-200,410)
LIG(-210,400,-200,400)
LIG(-210,390,-200,390)
LIG(-200,400,-200,415)
LIG(-185,411,-190,414)
LIG(-181,403,-185,411)
LIG(-200,385,-200,400)
LIG(-200,385,-190,386)
LIG(-180,400,-181,403)
LIG(-181,397,-180,400)
LIG(-200,415,-190,414)
LIG(-185,389,-181,397)
LIG(-190,386,-185,389)
VLG  and and3(s,a,b,c);
FSYM
SYM  #and3
BB(-210,325,-175,355)
TITLE -195 340  #&
MODEL 403
PROP                                                                                                                                                                                                           
REC(-210,325,0,0,P)
VIS 0
PIN(-210,330,0.000,0.000)a
PIN(-210,340,0.000,0.000)b
PIN(-210,350,0.000,0.000)c
PIN(-170,340,0.090,0.070)s
LIG(-170,340,-180,340)
LIG(-210,350,-200,350)
LIG(-210,340,-200,340)
LIG(-210,330,-200,330)
LIG(-200,340,-200,355)
LIG(-185,351,-190,354)
LIG(-181,343,-185,351)
LIG(-200,325,-200,340)
LIG(-200,325,-190,326)
LIG(-180,340,-181,343)
LIG(-181,337,-180,340)
LIG(-200,355,-190,354)
LIG(-185,329,-181,337)
LIG(-190,326,-185,329)
VLG  and and3(s,a,b,c);
FSYM
SYM  #and3
BB(-210,295,-175,325)
TITLE -195 310  #&
MODEL 403
PROP                                                                                                                                                                                                           
REC(-210,295,0,0,P)
VIS 0
PIN(-210,300,0.000,0.000)a
PIN(-210,310,0.000,0.000)b
PIN(-210,320,0.000,0.000)c
PIN(-170,310,0.090,0.070)s
LIG(-170,310,-180,310)
LIG(-210,320,-200,320)
LIG(-210,310,-200,310)
LIG(-210,300,-200,300)
LIG(-200,310,-200,325)
LIG(-185,321,-190,324)
LIG(-181,313,-185,321)
LIG(-200,295,-200,310)
LIG(-200,295,-190,296)
LIG(-180,310,-181,313)
LIG(-181,307,-180,310)
LIG(-200,325,-190,324)
LIG(-185,299,-181,307)
LIG(-190,296,-185,299)
VLG  and and3(s,a,b,c);
FSYM
SYM  #light2
BB(-167,295,-161,309)
TITLE -165 309  #light
MODEL 49
PROP                                                                                                                                                                                                           
REC(-166,296,4,4,r)
VIS 1
PIN(-165,310,0.000,0.000)WL[0]
LIG(-162,301,-162,296)
LIG(-162,296,-163,295)
LIG(-166,296,-166,301)
LIG(-163,306,-163,303)
LIG(-164,306,-161,306)
LIG(-164,308,-162,306)
LIG(-163,308,-161,306)
LIG(-167,303,-161,303)
LIG(-165,303,-165,310)
LIG(-167,301,-167,303)
LIG(-161,301,-167,301)
LIG(-161,303,-161,301)
LIG(-165,295,-166,296)
LIG(-163,295,-165,295)
FSYM
SYM  #light3
BB(-167,325,-161,339)
TITLE -165 339  #light
MODEL 49
PROP                                                                                                                                                                                                           
REC(-166,326,4,4,r)
VIS 1
PIN(-165,340,0.000,0.000)WL[1]
LIG(-162,331,-162,326)
LIG(-162,326,-163,325)
LIG(-166,326,-166,331)
LIG(-163,336,-163,333)
LIG(-164,336,-161,336)
LIG(-164,338,-162,336)
LIG(-163,338,-161,336)
LIG(-167,333,-161,333)
LIG(-165,333,-165,340)
LIG(-167,331,-167,333)
LIG(-161,331,-167,331)
LIG(-161,333,-161,331)
LIG(-165,325,-166,326)
LIG(-163,325,-165,325)
FSYM
SYM  #light4
BB(-167,355,-161,369)
TITLE -165 369  #light
MODEL 49
PROP                                                                                                                                                                                                           
REC(-166,356,4,4,r)
VIS 1
PIN(-165,370,0.000,0.000)WL[2]
LIG(-162,361,-162,356)
LIG(-162,356,-163,355)
LIG(-166,356,-166,361)
LIG(-163,366,-163,363)
LIG(-164,366,-161,366)
LIG(-164,368,-162,366)
LIG(-163,368,-161,366)
LIG(-167,363,-161,363)
LIG(-165,363,-165,370)
LIG(-167,361,-167,363)
LIG(-161,361,-167,361)
LIG(-161,363,-161,361)
LIG(-165,355,-166,356)
LIG(-163,355,-165,355)
FSYM
SYM  #light5
BB(-167,385,-161,399)
TITLE -165 399  #light
MODEL 49
PROP                                                                                                                                                                                                           
REC(-166,386,4,4,r)
VIS 1
PIN(-165,400,0.000,0.000)WL[3]
LIG(-162,391,-162,386)
LIG(-162,386,-163,385)
LIG(-166,386,-166,391)
LIG(-163,396,-163,393)
LIG(-164,396,-161,396)
LIG(-164,398,-162,396)
LIG(-163,398,-161,396)
LIG(-167,393,-161,393)
LIG(-165,393,-165,400)
LIG(-167,391,-167,393)
LIG(-161,391,-167,391)
LIG(-161,393,-161,391)
LIG(-165,385,-166,386)
LIG(-163,385,-165,385)
FSYM
SYM  #inv
BB(-280,455,-245,475)
TITLE -265 465  #~
MODEL 101
PROP                                                                                                                                                                                                           
REC(0,0,0,0,)
VIS 0
PIN(-280,465,0.000,0.000)in
PIN(-245,465,0.030,0.070)out
LIG(-280,465,-270,465)
LIG(-270,455,-270,475)
LIG(-270,455,-255,465)
LIG(-270,475,-255,465)
LIG(-253,465,-253,465)
LIG(-251,465,-245,465)
VLG  not not1(out,in);
FSYM
SYM  #button9
BB(-319,441,-310,449)
TITLE -315 445  #button
MODEL 59
PROP                                                                                                                                                                                                           
REC(-318,442,6,6,r)
VIS 1
PIN(-310,445,0.000,0.000)Write/Read
LIG(-311,445,-310,445)
LIG(-319,449,-319,441)
LIG(-311,449,-319,449)
LIG(-311,441,-311,449)
LIG(-319,441,-311,441)
LIG(-318,448,-318,442)
LIG(-312,448,-318,448)
LIG(-312,442,-312,448)
LIG(-318,442,-312,442)
FSYM
SYM  #button8
BB(-319,461,-310,469)
TITLE -315 465  #button
MODEL 59
PROP                                                                                                                                                                                                           
REC(-318,462,6,6,r)
VIS 1
PIN(-310,465,0.000,0.000)DataIn[0]
LIG(-311,465,-310,465)
LIG(-319,469,-319,461)
LIG(-311,469,-319,469)
LIG(-311,461,-311,469)
LIG(-319,461,-311,461)
LIG(-318,468,-318,462)
LIG(-312,468,-318,468)
LIG(-312,462,-312,468)
LIG(-318,462,-312,462)
FSYM
SYM  #notif1
BB(-240,455,-205,475)
TITLE -225 465  #~
MODEL 121
PROP                                                                                                                                                                                                           
REC(0,0,0,0,)
VIS 0
PIN(-240,465,0.000,0.000)in
PIN(-225,450,0.000,0.000)en
PIN(-205,465,0.030,0.210)out
LIG(-240,465,-230,465)
LIG(-230,455,-230,475)
LIG(-230,455,-215,465)
LIG(-230,475,-215,465)
LIG(-211,465,-205,465)
LIG(-213,465,-213,465)
LIG(-225,450,-225,459)
VLG  notif1 not3st(out,in,en);
FSYM
SYM  #notif1
BB(-240,490,-205,510)
TITLE -225 500  #~
MODEL 121
PROP                                                                                                                                                                                                           
REC(0,15,0,0,)
VIS 0
PIN(-240,500,0.000,0.000)in
PIN(-225,485,0.000,0.000)en
PIN(-205,500,0.030,0.210)out
LIG(-240,500,-230,500)
LIG(-230,490,-230,510)
LIG(-230,490,-215,500)
LIG(-230,510,-215,500)
LIG(-211,500,-205,500)
LIG(-213,500,-213,500)
LIG(-225,485,-225,494)
VLG  notif1 not3st(out,in,en);
FSYM
SYM  #aop
BB(-90,505,-55,525)
TITLE -78 516  #Aop
MODEL 950
PROP                                                                                                                                                                                                           
REC(-90,505,1,1,P)
VIS 1
PIN(-90,520,0.000,0.000)Vm
PIN(-90,510,0.000,0.000)Vp
PIN(-55,515,0.030,0.070)Vout
LIG(-90,520,-80,520)
LIG(-90,510,-80,510)
LIG(-79,520,-77,520)
LIG(-79,510,-77,510)
LIG(-78,509,-78,511)
LIG(-80,505,-80,525)
LIG(-80,505,-65,515)
LIG(-80,525,-65,515)
LIG(-65,515,-55,515)
FSYM
SYM  #inv
BB(-165,530,-130,550)
TITLE -150 540  #~
MODEL 101
PROP                                                                                                                                                                                                           
REC(0,-5,0,0,)
VIS 0
PIN(-165,540,0.000,0.000)in
PIN(-130,540,0.030,0.000)out
LIG(-165,540,-155,540)
LIG(-155,530,-155,550)
LIG(-155,530,-140,540)
LIG(-155,550,-140,540)
LIG(-138,540,-138,540)
LIG(-136,540,-130,540)
VLG  not not1(out,in);
FSYM
SYM  #Arrow
BB(-15,512,-5,518)
TITLE -12 520  #ReadData[0]
MODEL 935
PROP                                                                                                                                                                                                           
REC(0,0,0,0,)
VIS 4
PIN(-15,515,0.000,0.000)in
LIG(-15,515,-5,515)
LIG(-7,513,-5,515)
LIG(-7,517,-5,515)
FSYM
SYM  #vdd
BB(-150,200,-140,210)
TITLE -142 206  #vddDiv2
MODEL 1
PROP                                                                                                                                                                                                           
REC(0,-10,0,0,)
VIS 4
PIN(-145,210,0.000,0.000)vdd
LIG(-145,210,-145,205)
LIG(-145,205,-150,205)
LIG(-150,205,-145,200)
LIG(-145,200,-140,205)
LIG(-140,205,-145,205)
FSYM
CNC(-105 220)
CNC(35 220)
CNC(15 220)
CNC(-300 195)
CNC(-45 220)
CNC(-85 220)
CNC(-25 220)
CNC(-295 240)
CNC(-295 240)
CNC(-295 240)
CNC(-260 380)
CNC(-260 350)
CNC(-260 320)
CNC(-225 300)
CNC(-245 310)
CNC(-215 330)
CNC(-245 340)
CNC(-225 360)
CNC(-235 370)
CNC(-235 400)
CNC(-215 390)
CNC(-235 400)
CNC(-225 360)
CNC(-215 390)
CNC(-145 465)
CNC(-105 500)
CNC(-235 445)
CNC(-225 445)
CNC(-300 165)
LIG(-85,250,-85,410)
LIG(-170,400,85,400)
LIG(-170,370,85,370)
LIG(-145,250,-145,465)
LIG(-25,250,-25,410)
LIG(-45,250,-45,410)
LIG(-170,310,85,310)
LIG(35,250,35,410)
LIG(-170,340,85,340)
LIG(75,250,75,410)
LIG(-105,250,-105,500)
LIG(15,250,15,410)
LIG(-245,180,-245,310)
LIG(-145,210,-145,230)
LIG(-105,230,-105,220)
LIG(-85,220,-45,220)
LIG(-145,220,-105,220)
LIG(-105,220,-85,220)
LIG(75,220,75,230)
LIG(35,220,35,230)
LIG(35,220,75,220)
LIG(-85,230,-85,220)
LIG(15,230,15,220)
LIG(15,220,35,220)
LIG(-315,240,-295,240)
LIG(-45,220,-25,220)
LIG(-45,230,-45,220)
LIG(-265,180,-245,180)
LIG(-25,230,-25,220)
LIG(15,220,-25,220)
LIG(-300,195,-215,195)
LIG(-260,255,-260,320)
LIG(-210,360,-225,360)
LIG(-235,165,-235,370)
LIG(-210,370,-235,370)
LIG(-260,380,-210,380)
LIG(-225,210,-225,300)
LIG(-295,240,-295,255)
LIG(-215,195,-215,330)
LIG(-295,240,55,240)
LIG(-300,165,-300,180)
LIG(-300,165,-235,165)
LIG(-315,195,-300,195)
LIG(-300,195,-300,210)
LIG(-75,540,-75,520)
LIG(-265,210,-225,210)
LIG(-260,410,-210,410)
LIG(-215,390,-215,435)
LIG(-260,320,-260,350)
LIG(-210,330,-215,330)
LIG(-210,340,-245,340)
LIG(-260,350,-210,350)
LIG(-260,320,-210,320)
LIG(-210,310,-245,310)
LIG(-225,300,-225,360)
LIG(-260,350,-260,380)
LIG(-260,380,-260,410)
LIG(-210,300,-225,300)
LIG(-245,310,-245,340)
LIG(-210,390,-215,390)
LIG(-225,360,-225,435)
LIG(-235,370,-235,400)
LIG(-235,400,-235,435)
LIG(-215,330,-215,390)
LIG(-245,340,-245,435)
LIG(-235,400,-210,400)
LIG(-310,465,-280,465)
LIG(-280,465,-280,500)
LIG(-280,500,-240,500)
LIG(-310,445,-235,445)
LIG(-225,445,-225,450)
LIG(-245,465,-240,465)
LIG(-105,500,-105,510)
LIG(-145,520,-90,520)
LIG(-235,485,-225,485)
LIG(-205,465,-145,465)
LIG(-55,515,-15,515)
LIG(-205,500,-105,500)
LIG(-105,510,-90,510)
LIG(-145,465,-145,520)
LIG(-235,445,-235,485)
LIG(-235,445,-225,445)
LIG(-225,445,-175,445)
LIG(-175,445,-175,540)
LIG(-175,540,-165,540)
LIG(-130,540,-75,540)
LIG(-315,165,-300,165)
TEXT -125 532  #SenseEnable
TEXT -206 279  #Decoder
TEXT -102 205  #Precharge to VDD/2
FFIG C:\Documents and Settings\Administrator\My Documents\Dsch2\Book on CMOS\Ram64Sense.sch
