Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto e26fd528286748c69fdd769561c2f158 --incr --debug typical --relax --mt 2 -L pwm_utils -L xil_defaultlib -L secureip --snapshot testbench_behav xil_defaultlib.testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity pwm_utils.clk_divider [clk_divider_default]
Compiling architecture pwm_gen of entity pwm_utils.pwm_fsm [pwm_fsm_default]
Compiling architecture test_pwm of entity xil_defaultlib.testbench
Built simulation snapshot testbench_behav
