// Seed: 2048212527
macromodule module_0 ();
  assign id_1 = 1;
  module_2(
      id_1, id_1, id_1, id_1
  );
endmodule
module module_1 (
    output supply0 id_0,
    output supply1 id_1
);
  id_3 :
  assert property (@(posedge 1 or id_3) 1)
  else;
  module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_3 = id_1;
  wire id_5;
endmodule
module module_3 (
    input wand id_0,
    output supply0 id_1,
    output wand id_2,
    input tri id_3
);
  wire id_5;
  module_2(
      id_5, id_5, id_5, id_5
  );
endmodule
