Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: core.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "core.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "core"
Output Format                      : NGC
Target Device                      : xc7k160t-2L-ffg676

---- Source Options
Top Module Name                    : core
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\Documents\Materials\DENDEN\PROJ\Verilog\kao_ban_zi\lfsr.v" into library work
Parsing module <lfsr>.
Analyzing Verilog file "D:\Documents\Materials\DENDEN\PROJ\Verilog\kao_ban_zi\moving_snake.v" into library work
Parsing module <moving_snake>.
Analyzing Verilog file "D:\Documents\Materials\DENDEN\PROJ\Verilog\kao_ban_zi\key2di.v" into library work
Parsing module <key2di>.
Analyzing Verilog file "D:\Documents\Materials\DENDEN\PROJ\Verilog\kao_ban_zi\food_check.v" into library work
Parsing module <food_check>.
WARNING:HDLCompiler:248 - "D:\Documents\Materials\DENDEN\PROJ\Verilog\kao_ban_zi\food_check.v" Line 31: Block identifier is required on this block
Analyzing Verilog file "D:\Documents\Materials\DENDEN\PROJ\Verilog\kao_ban_zi\collision_check.v" into library work
Parsing module <collision_check>.
Analyzing Verilog file "D:\Documents\Materials\DENDEN\PROJ\Verilog\kao_ban_zi\clk_div.v" into library work
Parsing module <clk_div>.
Analyzing Verilog file "D:\Documents\Materials\DENDEN\PROJ\Verilog\kao_ban_zi\core.v" into library work
Parsing module <core>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <core>.
WARNING:HDLCompiler:413 - "D:\Documents\Materials\DENDEN\PROJ\Verilog\kao_ban_zi\core.v" Line 89: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "D:\Documents\Materials\DENDEN\PROJ\Verilog\kao_ban_zi\core.v" Line 113: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "D:\Documents\Materials\DENDEN\PROJ\Verilog\kao_ban_zi\core.v" Line 117: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "D:\Documents\Materials\DENDEN\PROJ\Verilog\kao_ban_zi\core.v" Line 129: Result of 32-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "D:\Documents\Materials\DENDEN\PROJ\Verilog\kao_ban_zi\core.v" Line 130: Result of 32-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "D:\Documents\Materials\DENDEN\PROJ\Verilog\kao_ban_zi\core.v" Line 131: Result of 32-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "D:\Documents\Materials\DENDEN\PROJ\Verilog\kao_ban_zi\core.v" Line 139: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "D:\Documents\Materials\DENDEN\PROJ\Verilog\kao_ban_zi\core.v" Line 140: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "D:\Documents\Materials\DENDEN\PROJ\Verilog\kao_ban_zi\core.v" Line 143: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "D:\Documents\Materials\DENDEN\PROJ\Verilog\kao_ban_zi\core.v" Line 147: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "D:\Documents\Materials\DENDEN\PROJ\Verilog\kao_ban_zi\core.v" Line 148: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "D:\Documents\Materials\DENDEN\PROJ\Verilog\kao_ban_zi\core.v" Line 151: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "D:\Documents\Materials\DENDEN\PROJ\Verilog\kao_ban_zi\core.v" Line 159: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "D:\Documents\Materials\DENDEN\PROJ\Verilog\kao_ban_zi\core.v" Line 165: Result of 32-bit expression is truncated to fit in 1-bit target.

Elaborating module <food_check(max_len=15,num_len=10,max_len_bit_len=4,width=32,height=24)>.

Elaborating module <lfsr>.
WARNING:HDLCompiler:413 - "D:\Documents\Materials\DENDEN\PROJ\Verilog\kao_ban_zi\food_check.v" Line 58: Result of 5-bit expression is truncated to fit in 4-bit target.

Elaborating module <clk_div>.

Elaborating module <collision_check(max_len=15,num_len=10,max_len_bit_len=4)>.

Elaborating module <key2di>.

Elaborating module <moving_snake(max_len=15,num_len=10,max_len_bit_len=4,width=32,height=24)>.
WARNING:HDLCompiler:413 - "D:\Documents\Materials\DENDEN\PROJ\Verilog\kao_ban_zi\moving_snake.v" Line 22: Result of 10-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "D:\Documents\Materials\DENDEN\PROJ\Verilog\kao_ban_zi\moving_snake.v" Line 41: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "D:\Documents\Materials\DENDEN\PROJ\Verilog\kao_ban_zi\moving_snake.v" Line 53: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "D:\Documents\Materials\DENDEN\PROJ\Verilog\kao_ban_zi\moving_snake.v" Line 65: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "D:\Documents\Materials\DENDEN\PROJ\Verilog\kao_ban_zi\moving_snake.v" Line 77: Result of 11-bit expression is truncated to fit in 10-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <core>.
    Related source file is "D:\Documents\Materials\DENDEN\PROJ\Verilog\kao_ban_zi\core.v".
        max_len = 15
        num_len = 10
        max_len_bit_len = 4
        width = 32
        height = 24
    Found 1-bit register for signal <should_stop2>.
    Found 2-bit register for signal <clk_rate>.
    Found 4-bit register for signal <score1>.
    Found 4-bit register for signal <score2>.
    Found 10-bit register for signal <food1>.
    Found 10-bit register for signal <food2>.
    Found 1-bit register for signal <ok>.
    Found 150-bit register for signal <snake1>.
    Found 150-bit register for signal <snake2>.
    Found 1-bit register for signal <changed>.
    Found 1-bit register for signal <should_stop1>.
    Found 3-bit subtractor for signal <GND_1_o_GND_1_o_sub_9_OUT> created at line 130.
    Found 3-bit adder for signal <n0129[2:0]> created at line 129.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 334 D-type flip-flop(s).
	inferred  16 Multiplexer(s).
Unit <core> synthesized.

Synthesizing Unit <food_check>.
    Related source file is "D:\Documents\Materials\DENDEN\PROJ\Verilog\kao_ban_zi\food_check.v".
        max_len = 15
        num_len = 10
        max_len_bit_len = 4
        width = 32
        height = 24
    Found 4-bit register for signal <next_score>.
    Found 10-bit register for signal <next_food>.
    Found 4-bit adder for signal <prev_score[3]_GND_2_o_add_38_OUT> created at line 58.
WARNING:Xst:737 - Found 1-bit latch for signal <rand_food_usable<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rand_food_usable<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rand_food_usable<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rand_food_usable<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rand_food_usable<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rand_food_usable<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rand_food_usable<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rand_food_usable<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rand_food_usable<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rand_food_usable<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <not_assigned_yet>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 10-bit comparator not equal for signal <n0000> created at line 32
    Found 10-bit comparator not equal for signal <n0002> created at line 33
    Found 10-bit comparator not equal for signal <n0004> created at line 32
    Found 10-bit comparator not equal for signal <n0006> created at line 33
    Found 10-bit comparator not equal for signal <n0008> created at line 32
    Found 10-bit comparator not equal for signal <n0010> created at line 33
    Found 10-bit comparator not equal for signal <n0012> created at line 32
    Found 10-bit comparator not equal for signal <n0014> created at line 33
    Found 10-bit comparator not equal for signal <n0016> created at line 32
    Found 10-bit comparator not equal for signal <n0018> created at line 33
    Found 10-bit comparator not equal for signal <n0020> created at line 32
    Found 10-bit comparator not equal for signal <n0022> created at line 33
    Found 10-bit comparator not equal for signal <n0024> created at line 32
    Found 10-bit comparator not equal for signal <n0026> created at line 33
    Found 10-bit comparator not equal for signal <n0028> created at line 32
    Found 10-bit comparator not equal for signal <n0030> created at line 33
    Found 10-bit comparator not equal for signal <n0032> created at line 32
    Found 10-bit comparator not equal for signal <n0034> created at line 33
    Found 10-bit comparator not equal for signal <n0036> created at line 32
    Found 10-bit comparator not equal for signal <n0038> created at line 33
    Found 10-bit comparator not equal for signal <n0040> created at line 32
    Found 10-bit comparator not equal for signal <n0042> created at line 33
    Found 10-bit comparator not equal for signal <n0044> created at line 32
    Found 10-bit comparator not equal for signal <n0046> created at line 33
    Found 10-bit comparator not equal for signal <n0048> created at line 32
    Found 10-bit comparator not equal for signal <n0050> created at line 33
    Found 10-bit comparator not equal for signal <n0052> created at line 32
    Found 10-bit comparator not equal for signal <n0054> created at line 33
    Found 10-bit comparator not equal for signal <n0056> created at line 32
    Found 10-bit comparator not equal for signal <n0058> created at line 33
    Found 10-bit comparator not equal for signal <n0063> created at line 36
    Found 10-bit comparator not equal for signal <n0066> created at line 36
    Found 10-bit comparator greater for signal <rand_food[9]_PWR_3_o_LessThan_35_o> created at line 36
    Found 10-bit comparator equal for signal <snake_head[9]_prev_food[9]_equal_38_o> created at line 57
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  14 D-type flip-flop(s).
	inferred  11 Latch(s).
	inferred  34 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <food_check> synthesized.

Synthesizing Unit <lfsr>.
    Related source file is "D:\Documents\Materials\DENDEN\PROJ\Verilog\kao_ban_zi\lfsr.v".
        num_len = 10
    Found 10-bit register for signal <out>.
    Summary:
	inferred  10 D-type flip-flop(s).
Unit <lfsr> synthesized.

Synthesizing Unit <clk_div>.
    Related source file is "D:\Documents\Materials\DENDEN\PROJ\Verilog\kao_ban_zi\clk_div.v".
    Found 32-bit register for signal <cnt>.
    Found 1-bit register for signal <clk_game>.
    Found 4-bit register for signal <ratio>.
    Found 32-bit adder for signal <cnt[31]_GND_15_o_add_6_OUT> created at line 29.
    Found 14x4-bit multiplier for signal <PWR_5_o_ratio[3]_MuLt_4_OUT> created at line 28.
    Found 4x4-bit Read Only RAM for signal <clk_rate[1]_PWR_5_o_wide_mux_1_OUT>
    Found 32-bit comparator greater for signal <cnt[31]_GND_15_o_LessThan_6_o> created at line 28
    Summary:
	inferred   1 RAM(s).
	inferred   1 Multiplier(s).
	inferred   1 Adder/Subtractor(s).
	inferred  37 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <clk_div> synthesized.

Synthesizing Unit <collision_check>.
    Related source file is "D:\Documents\Materials\DENDEN\PROJ\Verilog\kao_ban_zi\collision_check.v".
        max_len = 15
        num_len = 10
        max_len_bit_len = 4
    Found 1-bit register for signal <should_stop2>.
    Found 1-bit register for signal <should_stop1>.
    Found 4-bit comparator greater for signal <GND_17_o_len1[3]_LessThan_1_o> created at line 25
    Found 10-bit comparator not equal for signal <snake2[9]_snake1[9]_equal_2_o> created at line 26
    Found 4-bit comparator lessequal for signal <GND_17_o_len1[3]_LessThan_3_o> created at line 25
    Found 10-bit comparator not equal for signal <snake2[9]_snake1[19]_equal_5_o> created at line 26
    Found 4-bit comparator lessequal for signal <GND_17_o_len1[3]_LessThan_6_o> created at line 25
    Found 10-bit comparator not equal for signal <snake2[9]_snake1[29]_equal_8_o> created at line 26
    Found 4-bit comparator lessequal for signal <GND_17_o_len1[3]_LessThan_9_o> created at line 25
    Found 10-bit comparator not equal for signal <snake2[9]_snake1[39]_equal_11_o> created at line 26
    Found 4-bit comparator lessequal for signal <GND_17_o_len1[3]_LessThan_12_o> created at line 25
    Found 10-bit comparator not equal for signal <snake2[9]_snake1[49]_equal_14_o> created at line 26
    Found 4-bit comparator lessequal for signal <GND_17_o_len1[3]_LessThan_15_o> created at line 25
    Found 10-bit comparator not equal for signal <snake2[9]_snake1[59]_equal_17_o> created at line 26
    Found 4-bit comparator lessequal for signal <GND_17_o_len1[3]_LessThan_18_o> created at line 25
    Found 10-bit comparator not equal for signal <snake2[9]_snake1[69]_equal_20_o> created at line 26
    Found 4-bit comparator lessequal for signal <GND_17_o_len1[3]_LessThan_21_o> created at line 25
    Found 10-bit comparator not equal for signal <snake2[9]_snake1[79]_equal_23_o> created at line 26
    Found 4-bit comparator lessequal for signal <PWR_6_o_len1[3]_LessThan_24_o> created at line 25
    Found 10-bit comparator not equal for signal <snake2[9]_snake1[89]_equal_26_o> created at line 26
    Found 4-bit comparator lessequal for signal <PWR_6_o_len1[3]_LessThan_27_o> created at line 25
    Found 10-bit comparator not equal for signal <snake2[9]_snake1[99]_equal_29_o> created at line 26
    Found 4-bit comparator lessequal for signal <PWR_6_o_len1[3]_LessThan_30_o> created at line 25
    Found 10-bit comparator not equal for signal <snake2[9]_snake1[109]_equal_32_o> created at line 26
    Found 4-bit comparator lessequal for signal <PWR_6_o_len1[3]_LessThan_33_o> created at line 25
    Found 10-bit comparator not equal for signal <snake2[9]_snake1[119]_equal_35_o> created at line 26
    Found 4-bit comparator lessequal for signal <PWR_6_o_len1[3]_LessThan_36_o> created at line 25
    Found 10-bit comparator not equal for signal <snake2[9]_snake1[129]_equal_38_o> created at line 26
    Found 4-bit comparator lessequal for signal <PWR_6_o_len1[3]_LessThan_39_o> created at line 25
    Found 10-bit comparator not equal for signal <snake2[9]_snake1[139]_equal_41_o> created at line 26
    Found 4-bit comparator lessequal for signal <PWR_6_o_len1[3]_LessThan_42_o> created at line 25
    Found 10-bit comparator not equal for signal <snake2[9]_snake1[149]_equal_44_o> created at line 26
    Found 4-bit comparator greater for signal <GND_17_o_len2[3]_LessThan_46_o> created at line 28
    Found 4-bit comparator lessequal for signal <GND_17_o_len2[3]_LessThan_48_o> created at line 28
    Found 10-bit comparator not equal for signal <snake1[9]_snake2[19]_equal_50_o> created at line 29
    Found 4-bit comparator lessequal for signal <GND_17_o_len2[3]_LessThan_51_o> created at line 28
    Found 10-bit comparator not equal for signal <snake1[9]_snake2[29]_equal_53_o> created at line 29
    Found 4-bit comparator lessequal for signal <GND_17_o_len2[3]_LessThan_54_o> created at line 28
    Found 10-bit comparator not equal for signal <snake1[9]_snake2[39]_equal_56_o> created at line 29
    Found 4-bit comparator lessequal for signal <GND_17_o_len2[3]_LessThan_57_o> created at line 28
    Found 10-bit comparator not equal for signal <snake1[9]_snake2[49]_equal_59_o> created at line 29
    Found 4-bit comparator lessequal for signal <GND_17_o_len2[3]_LessThan_60_o> created at line 28
    Found 10-bit comparator not equal for signal <snake1[9]_snake2[59]_equal_62_o> created at line 29
    Found 4-bit comparator lessequal for signal <GND_17_o_len2[3]_LessThan_63_o> created at line 28
    Found 10-bit comparator not equal for signal <snake1[9]_snake2[69]_equal_65_o> created at line 29
    Found 4-bit comparator lessequal for signal <GND_17_o_len2[3]_LessThan_66_o> created at line 28
    Found 10-bit comparator not equal for signal <snake1[9]_snake2[79]_equal_68_o> created at line 29
    Found 4-bit comparator lessequal for signal <PWR_6_o_len2[3]_LessThan_69_o> created at line 28
    Found 10-bit comparator not equal for signal <snake1[9]_snake2[89]_equal_71_o> created at line 29
    Found 4-bit comparator lessequal for signal <PWR_6_o_len2[3]_LessThan_72_o> created at line 28
    Found 10-bit comparator not equal for signal <snake1[9]_snake2[99]_equal_74_o> created at line 29
    Found 4-bit comparator lessequal for signal <PWR_6_o_len2[3]_LessThan_75_o> created at line 28
    Found 10-bit comparator not equal for signal <snake1[9]_snake2[109]_equal_77_o> created at line 29
    Found 4-bit comparator lessequal for signal <PWR_6_o_len2[3]_LessThan_78_o> created at line 28
    Found 10-bit comparator not equal for signal <snake1[9]_snake2[119]_equal_80_o> created at line 29
    Found 4-bit comparator lessequal for signal <PWR_6_o_len2[3]_LessThan_81_o> created at line 28
    Found 10-bit comparator not equal for signal <snake1[9]_snake2[129]_equal_83_o> created at line 29
    Found 4-bit comparator lessequal for signal <PWR_6_o_len2[3]_LessThan_84_o> created at line 28
    Found 10-bit comparator not equal for signal <snake1[9]_snake2[139]_equal_86_o> created at line 29
    Found 4-bit comparator lessequal for signal <PWR_6_o_len2[3]_LessThan_87_o> created at line 28
    Found 10-bit comparator not equal for signal <snake1[9]_snake2[149]_equal_89_o> created at line 29
    Summary:
	inferred   2 D-type flip-flop(s).
	inferred  59 Comparator(s).
Unit <collision_check> synthesized.

Synthesizing Unit <key2di>.
    Related source file is "D:\Documents\Materials\DENDEN\PROJ\Verilog\kao_ban_zi\key2di.v".
WARNING:Xst:737 - Found 1-bit latch for signal <di<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <di<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   2 Latch(s).
Unit <key2di> synthesized.

Synthesizing Unit <moving_snake>.
    Related source file is "D:\Documents\Materials\DENDEN\PROJ\Verilog\kao_ban_zi\moving_snake.v".
        max_len = 15
        num_len = 10
        width = 32
        height = 24
        max_len_bit_len = 4
    Found 1-bit register for signal <should_stop>.
    Found 1-bit register for signal <next_pos<9>>.
    Found 1-bit register for signal <next_pos<8>>.
    Found 1-bit register for signal <next_pos<7>>.
    Found 1-bit register for signal <next_pos<6>>.
    Found 1-bit register for signal <next_pos<5>>.
    Found 1-bit register for signal <next_pos<4>>.
    Found 1-bit register for signal <next_pos<3>>.
    Found 1-bit register for signal <next_pos<2>>.
    Found 1-bit register for signal <next_pos<1>>.
    Found 1-bit register for signal <next_pos<0>>.
    Found 11-bit subtractor for signal <n0070[10:0]> created at line 41.
    Found 11-bit subtractor for signal <n0076[10:0]> created at line 65.
    Found 5-bit subtractor for signal <GND_21_o_GND_21_o_sub_34_OUT> created at line 80.
    Found 11-bit adder for signal <_n0125> created at line 53.
    Found 11-bit adder for signal <_n0128> created at line 77.
    Found 32x4-bit multiplier for signal <n0081> created at line 80.
    Found 290-bit shifter logical right for signal <n0082> created at line 80
    Found 1-bit 4-to-1 multiplexer for signal <di[1]_GND_21_o_Mux_38_o> created at line 35.
    Found 10-bit 4-to-1 multiplexer for signal <di[1]_prev_pos_num[149]_wide_mux_39_OUT> created at line 35.
    Found 32-bit comparator not equal for signal <n0004> created at line 40
    Found 32-bit comparator not equal for signal <n0016> created at line 64
    Found 11-bit comparator not equal for signal <n0010> created at line 0
    Found 11-bit comparator not equal for signal <n0022> created at line 0
    Summary:
	inferred   1 Multiplier(s).
	inferred   5 Adder/Subtractor(s).
	inferred  11 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred  10 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
Unit <moving_snake> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 4x4-bit single-port Read Only RAM                     : 1
# Multipliers                                          : 3
 14x4-bit multiplier                                   : 1
 32x4-bit multiplier                                   : 2
# Adders/Subtractors                                   : 15
 11-bit adder                                          : 4
 11-bit subtractor                                     : 4
 3-bit adder                                           : 1
 3-bit subtractor                                      : 1
 32-bit adder                                          : 1
 4-bit adder                                           : 2
 5-bit subtractor                                      : 2
# Registers                                            : 44
 1-bit register                                        : 29
 10-bit register                                       : 6
 150-bit register                                      : 2
 2-bit register                                        : 1
 32-bit register                                       : 1
 4-bit register                                        : 5
# Latches                                              : 26
 1-bit latch                                           : 26
# Comparators                                          : 136
 10-bit comparator equal                               : 2
 10-bit comparator greater                             : 2
 10-bit comparator not equal                           : 93
 11-bit comparator not equal                           : 4
 32-bit comparator greater                             : 1
 32-bit comparator not equal                           : 4
 4-bit comparator greater                              : 2
 4-bit comparator lessequal                            : 28
# Multiplexers                                         : 40
 1-bit 2-to-1 multiplexer                              : 3
 1-bit 4-to-1 multiplexer                              : 2
 10-bit 2-to-1 multiplexer                             : 20
 10-bit 4-to-1 multiplexer                             : 2
 2-bit 2-to-1 multiplexer                              : 2
 32-bit 2-to-1 multiplexer                             : 7
 4-bit 2-to-1 multiplexer                              : 4
# Logic shifters                                       : 2
 290-bit shifter logical right                         : 2
# Xors                                                 : 2
 1-bit xor8                                            : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <clk_div>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
INFO:Xst:3231 - The small RAM <Mram_clk_rate[1]_PWR_5_o_wide_mux_1_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <clk_rate>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <clk_div> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 4x4-bit single-port distributed Read Only RAM         : 1
# Multipliers                                          : 3
 14x4-bit multiplier                                   : 1
 32x4-bit multiplier                                   : 2
# Adders/Subtractors                                   : 14
 11-bit adder                                          : 4
 11-bit subtractor                                     : 4
 3-bit adder                                           : 1
 3-bit subtractor                                      : 1
 4-bit adder                                           : 2
 5-bit subtractor                                      : 2
# Counters                                             : 1
 32-bit up counter                                     : 1
# Registers                                            : 411
 Flip-Flops                                            : 411
# Comparators                                          : 136
 10-bit comparator equal                               : 2
 10-bit comparator greater                             : 2
 10-bit comparator not equal                           : 93
 11-bit comparator not equal                           : 4
 32-bit comparator greater                             : 1
 32-bit comparator not equal                           : 4
 4-bit comparator greater                              : 2
 4-bit comparator lessequal                            : 28
# Multiplexers                                         : 40
 1-bit 2-to-1 multiplexer                              : 3
 1-bit 4-to-1 multiplexer                              : 2
 10-bit 2-to-1 multiplexer                             : 20
 10-bit 4-to-1 multiplexer                             : 2
 2-bit 2-to-1 multiplexer                              : 2
 32-bit 2-to-1 multiplexer                             : 7
 4-bit 2-to-1 multiplexer                              : 4
# Logic shifters                                       : 2
 290-bit shifter logical right                         : 2
# Xors                                                 : 2
 1-bit xor8                                            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1989 - Unit <core>: instances <u_food_check_2/u_lfsr>, <u_food_check_1/u_lfsr> of unit <lfsr> are equivalent, second instance is removed
WARNING:Xst:3001 - This design contains one or more registers or latches with an active
   asynchronous set and asynchronous reset. While this circuit can be built,
   it creates a sub-optimal implementation in terms of area, power and
   performance. For a more optimal implementation Xilinx highly recommends
   one of the following:

          1) Remove either the set or reset from all registers and latches if
             not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Kintex7 asynchronous set/reset" for more details.

  List of register instances with asynchronous set and reset:
    u_food_check_1/not_assigned_yet in unit <core>
    u_food_check_2/not_assigned_yet in unit <core>
    next_pos_9 in unit <moving_snake>
    next_pos_0 in unit <moving_snake>
    next_pos_1 in unit <moving_snake>
    next_pos_2 in unit <moving_snake>
    next_pos_3 in unit <moving_snake>
    next_pos_4 in unit <moving_snake>
    next_pos_5 in unit <moving_snake>
    next_pos_6 in unit <moving_snake>
    next_pos_7 in unit <moving_snake>
    next_pos_8 in unit <moving_snake>


Optimizing unit <core> ...

Optimizing unit <collision_check> ...

Optimizing unit <moving_snake> ...

Optimizing unit <key2di> ...

Optimizing unit <lfsr> ...

Optimizing unit <clk_div> ...
WARNING:Xst:1293 - FF/Latch <u_clk_div/cnt_31> has a constant value of 0 in block <core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_clk_div/cnt_30> has a constant value of 0 in block <core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_clk_div/cnt_29> has a constant value of 0 in block <core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_clk_div/cnt_28> has a constant value of 0 in block <core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_clk_div/cnt_27> has a constant value of 0 in block <core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_clk_div/cnt_26> has a constant value of 0 in block <core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_clk_div/cnt_25> has a constant value of 0 in block <core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_clk_div/cnt_24> has a constant value of 0 in block <core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_clk_div/cnt_23> has a constant value of 0 in block <core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_clk_div/cnt_22> has a constant value of 0 in block <core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_clk_div/cnt_21> has a constant value of 0 in block <core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_clk_div/cnt_20> has a constant value of 0 in block <core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_clk_div/cnt_19> has a constant value of 0 in block <core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_clk_div/cnt_18> has a constant value of 0 in block <core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_clk_div/cnt_17> has a constant value of 0 in block <core>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <ok> in Unit <core> is equivalent to the following FF/Latch, which will be removed : <changed> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block core, actual ratio is 2.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <u_moving_snake_1/next_pos_1_C_1> is unconnected in block <core>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <u_moving_snake_1/next_pos_3_P_3> is unconnected in block <core>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <u_moving_snake_1/next_pos_5_P_5> is unconnected in block <core>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <u_moving_snake_1/next_pos_6_P_6> is unconnected in block <core>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <u_moving_snake_1/next_pos_7_P_7> is unconnected in block <core>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <u_moving_snake_1/next_pos_8_P_8> is unconnected in block <core>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <u_moving_snake_2/next_pos_1_C_1> is unconnected in block <core>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <u_moving_snake_2/next_pos_3_P_3> is unconnected in block <core>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <u_moving_snake_2/next_pos_5_C_5> is unconnected in block <core>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <u_moving_snake_2/next_pos_6_P_6> is unconnected in block <core>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <u_moving_snake_2/next_pos_7_P_7> is unconnected in block <core>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <u_moving_snake_2/next_pos_8_P_8> is unconnected in block <core>.
WARNING:Xst:2677 - Node <u_moving_snake_2/next_pos_2_P_2> of sequential type is unconnected in block <core>.
WARNING:Xst:2677 - Node <u_moving_snake_2/next_pos_4_P_4> of sequential type is unconnected in block <core>.
WARNING:Xst:2677 - Node <u_moving_snake_1/next_pos_2_P_2> of sequential type is unconnected in block <core>.
WARNING:Xst:2677 - Node <u_moving_snake_1/next_pos_4_P_4> of sequential type is unconnected in block <core>.
FlipFlop snake1_0 has been replicated 2 time(s)
FlipFlop snake1_1 has been replicated 2 time(s)
FlipFlop snake1_2 has been replicated 2 time(s)
FlipFlop snake1_3 has been replicated 2 time(s)
FlipFlop snake1_4 has been replicated 1 time(s)
FlipFlop snake1_8 has been replicated 1 time(s)
FlipFlop snake1_9 has been replicated 1 time(s)
FlipFlop snake2_0 has been replicated 2 time(s)
FlipFlop snake2_1 has been replicated 1 time(s)
FlipFlop snake2_2 has been replicated 2 time(s)
FlipFlop snake2_3 has been replicated 3 time(s)
FlipFlop snake2_4 has been replicated 1 time(s)
FlipFlop snake2_8 has been replicated 2 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 443
 Flip-Flops                                            : 443

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : core.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1610
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 16
#      LUT2                        : 279
#      LUT3                        : 60
#      LUT4                        : 130
#      LUT5                        : 204
#      LUT6                        : 869
#      MUXCY                       : 27
#      MUXF7                       : 3
#      VCC                         : 1
#      XORCY                       : 17
# FlipFlops/Latches                : 469
#      FD                          : 44
#      FDC                         : 21
#      FDE                         : 9
#      FDP                         : 7
#      FDR                         : 33
#      FDRE                        : 51
#      FDS                         : 6
#      FDSE                        : 272
#      LD                          : 26
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 342
#      IBUF                        : 13
#      OBUF                        : 329

Device utilization summary:
---------------------------

Selected Device : 7k160tffg676-2l 


Slice Logic Utilization: 
 Number of Slice Registers:             469  out of  202800     0%  
 Number of Slice LUTs:                 1561  out of  101400     1%  
    Number used as Logic:              1561  out of  101400     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1614
   Number with an unused Flip Flop:    1145  out of   1614    70%  
   Number with an unused LUT:            53  out of   1614     3%  
   Number of fully used LUT-FF pairs:   416  out of   1614    25%  
   Number of unique control sets:        19

IO Utilization: 
 Number of IOs:                         342
 Number of bonded IOBs:                 342  out of    400    85%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------------------------------------------------------------+-------------------------------------------+-------+
Clock Signal                                                                                 | Clock buffer(FF name)                     | Load  |
---------------------------------------------------------------------------------------------+-------------------------------------------+-------+
clk(Mmux_clk112:O)                                                                           | BUFG(*)(should_stop2)                     | 417   |
u_food_check_2/food_pos_is_good_clk_AND_23_o(u_food_check_2/food_pos_is_good_clk_AND_23_o1:O)| NONE(*)(u_food_check_2/rand_food_usable_9)| 10    |
u_food_check_1/food_pos_is_good_clk_AND_23_o(u_food_check_1/food_pos_is_good_clk_AND_23_o2:O)| NONE(*)(u_food_check_1/rand_food_usable_9)| 10    |
clk2(Mmux_clk211:O)                                                                          | NONE(*)(u_moving_snake_2/should_stop)     | 13    |
clk1(Mmux_clk1111:O)                                                                         | NONE(*)(u_moving_snake_1/should_stop)     | 13    |
u_key2di_2/_n0014(u_key2di_2/out1:O)                                                         | NONE(*)(u_key2di_2/di_0)                  | 2     |
u_key2di_1/_n0014(u_key2di_1/out1:O)                                                         | NONE(*)(u_key2di_1/di_0)                  | 2     |
u_food_check_2/not_assigned_yet_G(u_food_check_2/not_assigned_yet_G:O)                       | NONE(*)(u_food_check_2/not_assigned_yet)  | 1     |
u_food_check_1/not_assigned_yet_G(u_food_check_1/not_assigned_yet_G:O)                       | NONE(*)(u_food_check_1/not_assigned_yet)  | 1     |
---------------------------------------------------------------------------------------------+-------------------------------------------+-------+
(*) These 9 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 2.928ns (Maximum Frequency: 341.553MHz)
   Minimum input arrival time before clock: 5.549ns
   Maximum output required time after clock: 1.028ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 2.928ns (frequency: 341.553MHz)
  Total number of paths / destination ports: 6714 / 1108
-------------------------------------------------------------------------
Delay:               2.928ns (Levels of Logic = 5)
  Source:            snake2_75 (FF)
  Destination:       u_collision_check/should_stop1 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: snake2_75 to u_collision_check/should_stop1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDSE:C->Q             6   0.236   0.641  snake2_75 (snake2_75)
     LUT6:I0->O            1   0.043   0.495  u_collision_check/_n0959_inv28 (u_collision_check/_n0959_inv29)
     LUT5:I2->O            1   0.043   0.495  u_collision_check/_n0959_inv29 (u_collision_check/_n0959_inv30)
     LUT5:I2->O            1   0.043   0.350  u_collision_check/_n0959_inv30 (u_collision_check/_n0959_inv31)
     LUT6:I5->O            1   0.043   0.495  u_collision_check/_n0959_inv31 (u_collision_check/_n0959_inv32)
     LUT6:I3->O            1   0.043   0.000  u_collision_check/should_stop1_rstpot (u_collision_check/should_stop1_rstpot)
     FDC:D                    -0.000          u_collision_check/should_stop1
    ----------------------------------------
    Total                      2.928ns (0.451ns logic, 2.477ns route)
                                       (15.4% logic, 84.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk2'
  Clock period: 1.533ns (frequency: 652.146MHz)
  Total number of paths / destination ports: 16 / 12
-------------------------------------------------------------------------
Delay:               1.533ns (Levels of Logic = 2)
  Source:            u_moving_snake_2/next_pos_5_P_5 (FF)
  Destination:       u_moving_snake_2/next_pos_5_P_5 (FF)
  Source Clock:      clk2 rising
  Destination Clock: clk2 rising

  Data Path: u_moving_snake_2/next_pos_5_P_5 to u_moving_snake_2/next_pos_5_P_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              2   0.236   0.608  u_moving_snake_2/next_pos_5_P_5 (u_moving_snake_2/next_pos_5_P_5)
     LUT6:I1->O            1   0.043   0.603  u_moving_snake_2/Mmux_di[1]_prev_pos_num[149]_wide_mux_39_OUT185 (u_moving_snake_2/Mmux_di[1]_prev_pos_num[149]_wide_mux_39_OUT184)
     LUT5:I0->O            1   0.043   0.000  u_moving_snake_2/Mmux_di[1]_prev_pos_num[149]_wide_mux_39_OUT186 (u_moving_snake_2/di[1]_prev_pos_num[149]_wide_mux_39_OUT<5>)
     FDP:D                    -0.000          u_moving_snake_2/next_pos_5_P_5
    ----------------------------------------
    Total                      1.533ns (0.322ns logic, 1.211ns route)
                                       (21.0% logic, 79.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk1'
  Clock period: 1.533ns (frequency: 652.146MHz)
  Total number of paths / destination ports: 16 / 12
-------------------------------------------------------------------------
Delay:               1.533ns (Levels of Logic = 2)
  Source:            u_moving_snake_1/next_pos_5_C_5 (FF)
  Destination:       u_moving_snake_1/next_pos_5_C_5 (FF)
  Source Clock:      clk1 rising
  Destination Clock: clk1 rising

  Data Path: u_moving_snake_1/next_pos_5_C_5 to u_moving_snake_1/next_pos_5_C_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.236   0.608  u_moving_snake_1/next_pos_5_C_5 (u_moving_snake_1/next_pos_5_C_5)
     LUT6:I1->O            1   0.043   0.603  u_moving_snake_1/Mmux_di[1]_prev_pos_num[149]_wide_mux_39_OUT185 (u_moving_snake_1/Mmux_di[1]_prev_pos_num[149]_wide_mux_39_OUT184)
     LUT5:I0->O            1   0.043   0.000  u_moving_snake_1/Mmux_di[1]_prev_pos_num[149]_wide_mux_39_OUT186 (u_moving_snake_1/di[1]_prev_pos_num[149]_wide_mux_39_OUT<5>)
     FDC:D                    -0.000          u_moving_snake_1/next_pos_5_C_5
    ----------------------------------------
    Total                      1.533ns (0.322ns logic, 1.211ns route)
                                       (21.0% logic, 79.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 685 / 681
-------------------------------------------------------------------------
Offset:              1.407ns (Levels of Logic = 2)
  Source:            keystroke<8> (PAD)
  Destination:       snake1_0 (FF)
  Destination Clock: clk rising

  Data Path: keystroke<8> to snake1_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           777   0.000   0.577  keystroke_8_IBUF (keystroke_8_IBUF)
     LUT3:I2->O          322   0.043   0.523  _n03371 (_n0337)
     FDRE:R                    0.264          snake1_0
    ----------------------------------------
    Total                      1.407ns (0.307ns logic, 1.100ns route)
                                       (21.8% logic, 78.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk2'
  Total number of paths / destination ports: 4433 / 24
-------------------------------------------------------------------------
Offset:              5.549ns (Levels of Logic = 11)
  Source:            keystroke<8> (PAD)
  Destination:       u_moving_snake_2/next_pos_9_C_9 (FF)
  Destination Clock: clk2 rising

  Data Path: keystroke<8> to u_moving_snake_2/next_pos_9_C_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           777   0.000   0.577  keystroke_8_IBUF (keystroke_8_IBUF)
     LUT2:I1->O            4   0.043   0.630  snake2[149]_PWR_1_o_mux_42_OUT<13>1 (snake2[149]_PWR_1_o_mux_42_OUT<13>)
     LUT6:I0->O            1   0.043   0.350  u_moving_snake_2/GND_21_o_GND_21_o_not_equal_22_o23 (u_moving_snake_2/GND_21_o_GND_21_o_not_equal_22_o23)
     LUT4:I3->O            1   0.043   0.495  u_moving_snake_2/GND_21_o_GND_21_o_not_equal_22_o25_SW0 (N152)
     LUT6:I3->O            2   0.043   0.527  u_moving_snake_2/GND_21_o_GND_21_o_not_equal_22_o25 (u_moving_snake_2/GND_21_o_GND_21_o_not_equal_22_o2)
     LUT6:I2->O            3   0.043   0.625  u_moving_snake_2/GND_21_o_GND_21_o_not_equal_22_o9 (u_moving_snake_2/GND_21_o_GND_21_o_not_equal_22_o)
     LUT6:I0->O            5   0.043   0.636  u_moving_snake_2/Mmux_di[1]_prev_pos_num[149]_wide_mux_39_OUT30111 (u_moving_snake_2/Mmux_di[1]_prev_pos_num[149]_wide_mux_39_OUT3011)
     LUT6:I0->O            1   0.043   0.350  u_moving_snake_2/Mmux_di[1]_prev_pos_num[149]_wide_mux_39_OUT306 (u_moving_snake_2/Mmux_di[1]_prev_pos_num[149]_wide_mux_39_OUT3013)
     LUT6:I5->O            1   0.043   0.405  u_moving_snake_2/Mmux_di[1]_prev_pos_num[149]_wide_mux_39_OUT308_SW0 (N182)
     LUT6:I4->O            1   0.043   0.522  u_moving_snake_2/Mmux_di[1]_prev_pos_num[149]_wide_mux_39_OUT308 (u_moving_snake_2/Mmux_di[1]_prev_pos_num[149]_wide_mux_39_OUT3015)
     LUT4:I0->O            2   0.043   0.000  u_moving_snake_2/Mmux_di[1]_prev_pos_num[149]_wide_mux_39_OUT3020 (u_moving_snake_2/di[1]_prev_pos_num[149]_wide_mux_39_OUT<9>)
     FDC:D                    -0.000          u_moving_snake_2/next_pos_9_C_9
    ----------------------------------------
    Total                      5.549ns (0.430ns logic, 5.119ns route)
                                       (7.7% logic, 92.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk1'
  Total number of paths / destination ports: 4418 / 24
-------------------------------------------------------------------------
Offset:              5.549ns (Levels of Logic = 11)
  Source:            keystroke<8> (PAD)
  Destination:       u_moving_snake_1/next_pos_9_C_9 (FF)
  Destination Clock: clk1 rising

  Data Path: keystroke<8> to u_moving_snake_1/next_pos_9_C_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           777   0.000   0.577  keystroke_8_IBUF (keystroke_8_IBUF)
     LUT2:I1->O            4   0.043   0.630  snake1[149]_PWR_1_o_mux_41_OUT<13>1 (snake1[149]_PWR_1_o_mux_41_OUT<13>)
     LUT6:I0->O            1   0.043   0.350  u_moving_snake_1/GND_21_o_GND_21_o_not_equal_22_o23 (u_moving_snake_1/GND_21_o_GND_21_o_not_equal_22_o23)
     LUT4:I3->O            1   0.043   0.495  u_moving_snake_1/GND_21_o_GND_21_o_not_equal_22_o25_SW0 (N154)
     LUT6:I3->O            2   0.043   0.527  u_moving_snake_1/GND_21_o_GND_21_o_not_equal_22_o25 (u_moving_snake_1/GND_21_o_GND_21_o_not_equal_22_o2)
     LUT6:I2->O            3   0.043   0.625  u_moving_snake_1/GND_21_o_GND_21_o_not_equal_22_o9 (u_moving_snake_1/GND_21_o_GND_21_o_not_equal_22_o)
     LUT6:I0->O            5   0.043   0.636  u_moving_snake_1/Mmux_di[1]_prev_pos_num[149]_wide_mux_39_OUT30111 (u_moving_snake_1/Mmux_di[1]_prev_pos_num[149]_wide_mux_39_OUT3011)
     LUT6:I0->O            1   0.043   0.350  u_moving_snake_1/Mmux_di[1]_prev_pos_num[149]_wide_mux_39_OUT306 (u_moving_snake_1/Mmux_di[1]_prev_pos_num[149]_wide_mux_39_OUT3013)
     LUT6:I5->O            1   0.043   0.405  u_moving_snake_1/Mmux_di[1]_prev_pos_num[149]_wide_mux_39_OUT308_SW0 (N184)
     LUT6:I4->O            1   0.043   0.522  u_moving_snake_1/Mmux_di[1]_prev_pos_num[149]_wide_mux_39_OUT308 (u_moving_snake_1/Mmux_di[1]_prev_pos_num[149]_wide_mux_39_OUT3015)
     LUT4:I0->O            2   0.043   0.000  u_moving_snake_1/Mmux_di[1]_prev_pos_num[149]_wide_mux_39_OUT3020 (u_moving_snake_1/di[1]_prev_pos_num[149]_wide_mux_39_OUT<9>)
     FDC:D                    -0.000          u_moving_snake_1/next_pos_9_C_9
    ----------------------------------------
    Total                      5.549ns (0.430ns logic, 5.119ns route)
                                       (7.7% logic, 92.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'u_key2di_2/_n0014'
  Total number of paths / destination ports: 8 / 2
-------------------------------------------------------------------------
Offset:              0.577ns (Levels of Logic = 2)
  Source:            keystroke<6> (PAD)
  Destination:       u_key2di_2/di_0 (LATCH)
  Destination Clock: u_key2di_2/_n0014 falling

  Data Path: keystroke<6> to u_key2di_2/di_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.000   0.534  keystroke_6_IBUF (keystroke_6_IBUF)
     LUT4:I0->O            1   0.043   0.000  u_key2di_2/out41 (u_key2di_2/out4)
     LD:D                     -0.034          u_key2di_2/di_0
    ----------------------------------------
    Total                      0.577ns (0.043ns logic, 0.534ns route)
                                       (7.5% logic, 92.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'u_key2di_1/_n0014'
  Total number of paths / destination ports: 8 / 2
-------------------------------------------------------------------------
Offset:              0.577ns (Levels of Logic = 2)
  Source:            keystroke<2> (PAD)
  Destination:       u_key2di_1/di_0 (LATCH)
  Destination Clock: u_key2di_1/_n0014 falling

  Data Path: keystroke<2> to u_key2di_1/di_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.000   0.534  keystroke_2_IBUF (keystroke_2_IBUF)
     LUT4:I0->O            1   0.043   0.000  u_key2di_1/out41 (u_key2di_1/out4)
     LD:D                     -0.034          u_key2di_1/di_0
    ----------------------------------------
    Total                      0.577ns (0.043ns logic, 0.534ns route)
                                       (7.5% logic, 92.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 330 / 329
-------------------------------------------------------------------------
Offset:              1.028ns (Levels of Logic = 2)
  Source:            should_stop1 (FF)
  Destination:       game_over (PAD)
  Source Clock:      clk rising

  Data Path: should_stop1 to game_over
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.236   0.410  should_stop1 (should_stop1)
     LUT2:I0->O            1   0.043   0.339  game_over1 (game_over_OBUF)
     OBUF:I->O                 0.000          game_over_OBUF (game_over)
    ----------------------------------------
    Total                      1.028ns (0.279ns logic, 0.749ns route)
                                       (27.1% logic, 72.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |    2.928|         |         |         |
clk1                                        |    1.034|         |         |         |
clk2                                        |    1.034|         |         |         |
u_food_check_1/food_pos_is_good_clk_AND_23_o|         |    0.723|         |         |
u_food_check_2/food_pos_is_good_clk_AND_23_o|         |    0.723|         |         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk1
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
clk              |    5.727|         |         |         |
clk1             |    1.533|         |         |         |
u_key2di_1/_n0014|         |    3.107|         |         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk2
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
clk              |    5.718|         |         |         |
clk2             |    1.533|         |         |         |
u_key2di_2/_n0014|         |    3.107|         |         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_food_check_1/food_pos_is_good_clk_AND_23_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    0.706|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_food_check_1/not_assigned_yet_G
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.203|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_food_check_2/food_pos_is_good_clk_AND_23_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    0.706|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_food_check_2/not_assigned_yet_G
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.203|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 16.00 secs
Total CPU time to Xst completion: 15.53 secs
 
--> 

Total memory usage is 4647060 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   67 (   0 filtered)
Number of infos    :    3 (   0 filtered)

