<!--
 ____________________________________________________________
|                                                            |
|    DESIGN + Pat Heard { http://fullahead.org }             |
|      DATE + 2006.09.12                                     |
| COPYRIGHT + Free use if this notice is kept in place.      |
|____________________________________________________________|

-->

<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN"
    "http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en">
<head>
  <title>司徒的教學網站</title>
  <meta http-lowast="content-type" content="application/xhtml+xml; charset=UTF-8" />
  <meta name="author" content="fullahead.org" />
  <meta name="keywords" content="XHTML, CSS, template, FullAhead" />
  <meta name="description" content="A valid, XHTML 1.0 template" />
  <meta name="robots" content="index, follow, noarchive" />
  <meta name="googlebot" content="noarchive" />
  <meta name="viewport" content="width=device-width, initial-scale=1.0, user-scalable=yes, minimum-scale=0.1, maximum-scale=100.0"/>

  <link rel="shortcut icon" href="../../website.ico">
  <link rel="stylesheet" type="text/css" href="../../styles/shCore.css" />
  <link rel="stylesheet" type="text/css" href="../../styles/shThemeDefault.css" />
  <link rel="stylesheet" type="text/css" href="../../css/html.css" media="screen, projection, tv " />
  <link rel="stylesheet" type="text/css" href="../../css/layout.css" media="screen, projection, tv" />
  <link rel="stylesheet" type="text/css" href="../../css/print.css" media="print" />
  
  <script type="text/javascript" src="../../scripts/shCore.js"></script>
  <script type="text/javascript" src="../../scripts/shBrushCpp.js"></script>

  <!-- Conditional comment to apply opacity fix for IE #content background.
       Invalid CSS, but can be removed without harming design -->
  <!--[if gt IE 5]>
  <link rel="stylesheet" type="text/css" href="css/ie.css" media="screen, projection, tv " />
  <![endif]-->
</head>

<body>
<script type="text/javascript">SyntaxHighlighter.all();</script>
<div id="wrapper">
<div id="content">
<script type="text/javascript" src="../../header.js"></script>
<div id="page">
<h3>MIPS</h3>
<p><b>Register</b></p>
<hr size="1">
<p>
參考資訊：<br>
1. <a href="http://www.cs.cornell.edu/courses/cs3410/2008fa/MIPS_Vol3.pdf">MIPS_Vol3</a><br>
2. <a href="https://en.wikichip.org/wiki/mips/coprocessor_0">coprocessor_0</a><br><br>

MIPS General Register
</p>
<table>
<tr><th>Register</th><th>Conventional Name</th><th>Usage</th></tr>
<tr><td>$0</td><td>$zero</td><td>Hard-wired to 0</td></tr>
<tr><td>$1</td><td>$at</td><td>Reserved for pseudo-instructions</td></tr>
<tr><td>$2-$3</td><td>$v0, $v1</td><td>Return values from functions</td></tr>
<tr><td>$4-$7</td><td>$a0-$a3</td><td>Arguments to functions - not preserved by subprograms</td></tr>
<tr><td>$8-$15</td><td>$t0-$t7</td><td>Temporary data, not preserved by subprograms</td></tr>
<tr><td>$16-$23</td><td>$s0-$s7</td><td>Saved registers, preserved by subprograms</td></tr>
<tr><td>$24-$25</td><td>$t8-$t9</td><td>More temporary registers, not preserved by subprograms</td></tr>
<tr><td>$26-$27</td><td>$k0-$k1</td><td>Reserved for kernel. Do not use.</td></tr>
<tr><td>$28</td><td>$gp</td><td>Global Area Pointer (base of global data segment)</td></tr>
<tr><td>$29</td><td>$sp</td><td>Stack Pointer</td></tr>
<tr><td>$30</td><td>$fp</td><td>Frame Pointer</td></tr>
<tr><td>$31</td><td>$ra</td><td>Return Address</td></tr>
<tr><td>$f0-$f3</td><td></td><td>Floating point return values</td></tr>
<tr><td>$f4-$f10</td><td></td><td>Temporary registers, not preserved by subprograms</td></tr>
<tr><td>$f12-$f14</td><td></td><td>First two arguments to subprograms, not preserved by subprograms</td></tr>
<tr><td>$f16-$f18</td><td></td><td>More temporary registers, not preserved by subprograms</td></tr>
<tr><td>$f20-$f31</td><td></td><td>Saved registers, preserved by subprograms</td></tr>
</table><br>

<p>
MIPS Coprocessor Register
</p>
<table>
<tr><th>Register</th><th>Number</th><th>Description</th></tr>
<tr><td>Context</td><td>0</td><td>memory management (TLB)</td></tr>
<tr><td>Random</td><td>1</td><td>memory management (TLB)</td></tr>
<tr><td>EntryLo0</td><td>2</td><td>memory management (TLB)</td></tr>
<tr><td>EntryLo1</td><td>3</td><td>memory management (TLB)</td></tr>
<tr><td>Context</td><td>4</td><td>memory management (TLB)</td></tr>
<tr><td>PageMask</td><td>5</td><td>memory management (TLB)</td></tr>
<tr><td>Wired</td><td>6</td><td>memory management (TLB)</td></tr>
<tr><td>EntryHi</td><td>10</td><td>memory management (TLB)</td></tr>
<tr><td>HWREna</td><td>7.0</td><td>Sets user-privilege programs permissions</td></tr>
<tr><td>BadVAddr</td><td>8</td><td>Program address of the violation</td></tr>
<tr><td>Count</td><td>9</td><td>high-resolution time</td></tr>
<tr><td>Compare</td><td>11</td><td>high-resolution time</td></tr>
<tr><td>SR</td><td>12</td><td>Status Register</td></tr>
<tr><td>IntCtl</td><td>12.1</td><td>Interrupt vector setup</td></tr>
<tr><td>SRSCtl</td><td>12.2</td><td>Shadow register control</td></tr>
<tr><td>SRSMap</td><td>12.3</td><td>Shadow register map</td></tr>
<tr><td>Cause</td><td>13</td><td>Cause Register</td></tr>
<tr><td>EPC</td><td>14</td><td>Exception Program Counter</td></tr>
<tr><td>PRId</td><td>15</td><td>Product ID register</td></tr>
<tr><td>EBase</td><td>15.1</td><td>Exception entry point base address</td></tr>
<tr><td>Config</td><td>16</td><td>CPU setup</td></tr>
<tr><td>Config1</td><td>16.1</td><td>CPU setup</td></tr>
<tr><td>Config2</td><td>16.2</td><td>CPU setup</td></tr>
<tr><td>Config3</td><td>16.3</td><td>CPU setup</td></tr>
<tr><td>LLAddr</td><td>17.0</td><td>Cache address</td></tr>
<tr><td>Debug</td><td>23.0</td><td>EJTAG debug</td></tr>
<tr><td>DEPC</td><td>24.0</td><td>EJTAG debug</td></tr>
<tr><td>DESAVE</td><td>31.0</td><td>EJTAG debug</td></tr>
<tr><td>CacheErr</td><td>27</td><td>Memory error analysis registers</td></tr>
<tr><td>ECC</td><td>26</td><td>Memory error analysis registers</td></tr>
<tr><td>ErrorEPC</td><td>30</td><td>Memory error analysis registers</td></tr>
<tr><td>TagLo</td><td>28</td><td>Cache manipulation</td></tr>
<tr><td>DataLo</td><td>28.1</td><td>Cache manipulation</td></tr>
<tr><td>TagHi</td><td>29</td><td>Cache manipulation</td></tr>
<tr><td>DataHi</td><td>29.1</td><td>Cache manipulation</td></tr>
<tr><td>WatchLo</td><td>18.0</td><td>Data watchpoint facility</td></tr>
<tr><td>WatchHi</td><td>19.0</td><td>Data watchpoint facility</td></tr>
<tr><td>PrefCtl</td><td>25.0</td><td>Performance counter registers</td></tr>
<tr><td>PrefCnt</td><td>25.1</td><td>Performance counter registers</td></tr>
</table><br>

<p>
<br><a href="../../mcu.htm">返回上一頁</a>
</p>

</div>
</div>
</div>
</body>
</html>
