// Seed: 781673454
module module_0 (
    output supply1 id_0,
    input tri0 id_1,
    input uwire id_2,
    input tri1 id_3,
    output supply1 id_4,
    input tri1 id_5,
    input supply0 id_6,
    input supply1 id_7,
    output supply0 id_8,
    input wire id_9,
    output tri1 id_10
);
  always @({id_6 == id_9{1'b0}}) release id_4;
endmodule
module module_2 (
    output wand id_0,
    output tri1 id_1,
    input wand id_2,
    output tri0 id_3,
    input wand module_1,
    output tri id_5,
    output wire id_6,
    input uwire id_7,
    input tri0 id_8,
    input tri0 id_9,
    input supply0 id_10,
    input tri1 id_11,
    inout wor id_12,
    output tri id_13,
    input wire id_14,
    input uwire id_15,
    input wand id_16,
    input tri0 id_17,
    output wor id_18,
    output uwire id_19,
    input tri0 id_20,
    input tri id_21,
    input wor id_22,
    input supply1 id_23,
    output uwire id_24
);
  specify
    specparam id_26 = 1;
  endspecify module_0(
      id_0, id_9, id_12, id_8, id_13, id_12, id_2, id_17, id_3, id_23, id_6
  );
endmodule
