// Seed: 1445824
module module_0 (
    input  tri1 id_0,
    input  tri0 id_1,
    output wire id_2,
    input  wire id_3
);
  tri id_5;
  assign id_5 = 1;
  wire id_6;
  wire id_7;
  wire id_8;
  wire id_9 = id_7, id_10, id_11;
endmodule
module module_1 (
    input  tri0  id_0,
    input  tri   id_1,
    input  tri   id_2,
    output uwire id_3,
    output wor   id_4,
    output tri   id_5,
    output wand  id_6,
    input  tri0  id_7
    , id_13,
    input  tri0  id_8,
    input  uwire id_9,
    output wor   id_10,
    input  tri1  id_11
);
  wire id_14;
  wire id_15;
  module_0(
      id_8, id_11, id_4, id_11
  );
endmodule
