// Seed: 731577097
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  id_6(
      .id_0(id_1),
      .id_1(id_4),
      .id_2(id_3),
      .id_3(1),
      .id_4(id_1),
      .id_5(id_2 - id_1),
      .id_6(id_2),
      .id_7(id_1),
      .id_8(1),
      .id_9(id_5),
      .id_10(1),
      .id_11(1),
      .id_12("")
  );
endmodule
module module_1 (
    output tri1  id_0,
    output wor   id_1,
    output tri0  id_2,
    output uwire id_3,
    input  uwire id_4,
    input  tri   id_5,
    output wand  id_6
);
  wire id_8;
  xor primCall (id_6, id_4, id_8, id_5);
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8,
      id_8,
      id_8
  );
endmodule
