

Implementation tool: Xilinx Vivado v.2018.2
Project:             operator_float_div
Solution:            div5
Device target:       xc7k160tfbg484-1
Report date:         Fri Aug 03 10:28:03 CEST 2018

#=== Post-Implementation Resource usage ===
SLICE:           35
LUT:            127
FF:              65
DSP:              0
BRAM:             0
SRL:              0
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    5.183
CP achieved post-implementation:    5.431
Timing met
