// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.1
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module DCT_Block_proc (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        function_r,
        X_dout,
        X_empty_n,
        X_read,
        Y_din,
        Y_full_n,
        Y_write
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 6'b1;
parameter    ap_ST_st2_fsm_1 = 6'b10;
parameter    ap_ST_st3_fsm_2 = 6'b100;
parameter    ap_ST_st4_fsm_3 = 6'b1000;
parameter    ap_ST_st5_fsm_4 = 6'b10000;
parameter    ap_ST_st6_fsm_5 = 6'b100000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv8_1 = 8'b1;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [7:0] function_r;
input  [31:0] X_dout;
input   X_empty_n;
output   X_read;
output  [31:0] Y_din;
input   Y_full_n;
output   Y_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg X_read;
reg Y_write;
reg    ap_done_reg = 1'b0;
(* fsm_encoding = "none" *) reg   [5:0] ap_CS_fsm = 6'b1;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_bdd_25;
reg   [2:0] Tinv_0_address0;
reg    Tinv_0_ce0;
wire   [31:0] Tinv_0_q0;
wire   [2:0] Tinv_0_address1;
reg    Tinv_0_ce1;
wire   [31:0] Tinv_0_q1;
reg   [2:0] Tinv_1_address0;
reg    Tinv_1_ce0;
wire   [31:0] Tinv_1_q0;
wire   [2:0] Tinv_1_address1;
reg    Tinv_1_ce1;
wire   [31:0] Tinv_1_q1;
reg   [2:0] Tinv_2_address0;
reg    Tinv_2_ce0;
wire   [31:0] Tinv_2_q0;
wire   [2:0] Tinv_2_address1;
reg    Tinv_2_ce1;
wire   [31:0] Tinv_2_q1;
reg   [2:0] Tinv_3_address0;
reg    Tinv_3_ce0;
wire   [31:0] Tinv_3_q0;
wire   [2:0] Tinv_3_address1;
reg    Tinv_3_ce1;
wire   [31:0] Tinv_3_q1;
reg   [2:0] Tinv_4_address0;
reg    Tinv_4_ce0;
wire   [31:0] Tinv_4_q0;
wire   [2:0] Tinv_4_address1;
reg    Tinv_4_ce1;
wire   [31:0] Tinv_4_q1;
reg   [2:0] Tinv_5_address0;
reg    Tinv_5_ce0;
wire   [31:0] Tinv_5_q0;
wire   [2:0] Tinv_5_address1;
reg    Tinv_5_ce1;
wire   [31:0] Tinv_5_q1;
reg   [2:0] Tinv_6_address0;
reg    Tinv_6_ce0;
wire   [31:0] Tinv_6_q0;
wire   [2:0] Tinv_6_address1;
reg    Tinv_6_ce1;
wire   [31:0] Tinv_6_q1;
reg   [2:0] Tinv_7_address0;
reg    Tinv_7_ce0;
wire   [31:0] Tinv_7_q0;
wire   [2:0] Tinv_7_address1;
reg    Tinv_7_ce1;
wire   [31:0] Tinv_7_q1;
reg   [2:0] T_0_address0;
reg    T_0_ce0;
wire   [31:0] T_0_q0;
wire   [2:0] T_0_address1;
reg    T_0_ce1;
wire   [31:0] T_0_q1;
reg   [2:0] T_1_address0;
reg    T_1_ce0;
wire   [31:0] T_1_q0;
wire   [2:0] T_1_address1;
reg    T_1_ce1;
wire   [31:0] T_1_q1;
reg   [2:0] T_2_address0;
reg    T_2_ce0;
wire   [31:0] T_2_q0;
wire   [2:0] T_2_address1;
reg    T_2_ce1;
wire   [31:0] T_2_q1;
reg   [2:0] T_3_address0;
reg    T_3_ce0;
wire   [31:0] T_3_q0;
wire   [2:0] T_3_address1;
reg    T_3_ce1;
wire   [31:0] T_3_q1;
reg   [2:0] T_4_address0;
reg    T_4_ce0;
wire   [31:0] T_4_q0;
wire   [2:0] T_4_address1;
reg    T_4_ce1;
wire   [31:0] T_4_q1;
reg   [2:0] T_5_address0;
reg    T_5_ce0;
wire   [31:0] T_5_q0;
wire   [2:0] T_5_address1;
reg    T_5_ce1;
wire   [31:0] T_5_q1;
reg   [2:0] T_6_address0;
reg    T_6_ce0;
wire   [31:0] T_6_q0;
wire   [2:0] T_6_address1;
reg    T_6_ce1;
wire   [31:0] T_6_q1;
reg   [2:0] T_7_address0;
reg    T_7_ce0;
wire   [31:0] T_7_q0;
wire   [2:0] T_7_address1;
reg    T_7_ce1;
wire   [31:0] T_7_q1;
wire   [0:0] cond_fu_130_p2;
reg   [0:0] cond_reg_136;
reg    ap_sig_bdd_222;
reg   [5:0] temp_address0;
reg    temp_ce0;
reg    temp_we0;
wire   [31:0] temp_d0;
wire   [31:0] temp_q0;
wire   [2:0] grp_DCT_MAT_Multiply_fu_67_A_0_address0;
wire    grp_DCT_MAT_Multiply_fu_67_A_0_ce0;
wire   [31:0] grp_DCT_MAT_Multiply_fu_67_A_0_d0;
reg   [31:0] grp_DCT_MAT_Multiply_fu_67_A_0_q0;
wire    grp_DCT_MAT_Multiply_fu_67_A_0_we0;
wire   [2:0] grp_DCT_MAT_Multiply_fu_67_A_0_address1;
wire    grp_DCT_MAT_Multiply_fu_67_A_0_ce1;
wire   [31:0] grp_DCT_MAT_Multiply_fu_67_A_0_d1;
reg   [31:0] grp_DCT_MAT_Multiply_fu_67_A_0_q1;
wire    grp_DCT_MAT_Multiply_fu_67_A_0_we1;
wire   [2:0] grp_DCT_MAT_Multiply_fu_67_A_1_address0;
wire    grp_DCT_MAT_Multiply_fu_67_A_1_ce0;
wire   [31:0] grp_DCT_MAT_Multiply_fu_67_A_1_d0;
reg   [31:0] grp_DCT_MAT_Multiply_fu_67_A_1_q0;
wire    grp_DCT_MAT_Multiply_fu_67_A_1_we0;
wire   [2:0] grp_DCT_MAT_Multiply_fu_67_A_1_address1;
wire    grp_DCT_MAT_Multiply_fu_67_A_1_ce1;
wire   [31:0] grp_DCT_MAT_Multiply_fu_67_A_1_d1;
reg   [31:0] grp_DCT_MAT_Multiply_fu_67_A_1_q1;
wire    grp_DCT_MAT_Multiply_fu_67_A_1_we1;
wire   [2:0] grp_DCT_MAT_Multiply_fu_67_A_2_address0;
wire    grp_DCT_MAT_Multiply_fu_67_A_2_ce0;
wire   [31:0] grp_DCT_MAT_Multiply_fu_67_A_2_d0;
reg   [31:0] grp_DCT_MAT_Multiply_fu_67_A_2_q0;
wire    grp_DCT_MAT_Multiply_fu_67_A_2_we0;
wire   [2:0] grp_DCT_MAT_Multiply_fu_67_A_2_address1;
wire    grp_DCT_MAT_Multiply_fu_67_A_2_ce1;
wire   [31:0] grp_DCT_MAT_Multiply_fu_67_A_2_d1;
reg   [31:0] grp_DCT_MAT_Multiply_fu_67_A_2_q1;
wire    grp_DCT_MAT_Multiply_fu_67_A_2_we1;
wire   [2:0] grp_DCT_MAT_Multiply_fu_67_A_3_address0;
wire    grp_DCT_MAT_Multiply_fu_67_A_3_ce0;
wire   [31:0] grp_DCT_MAT_Multiply_fu_67_A_3_d0;
reg   [31:0] grp_DCT_MAT_Multiply_fu_67_A_3_q0;
wire    grp_DCT_MAT_Multiply_fu_67_A_3_we0;
wire   [2:0] grp_DCT_MAT_Multiply_fu_67_A_3_address1;
wire    grp_DCT_MAT_Multiply_fu_67_A_3_ce1;
wire   [31:0] grp_DCT_MAT_Multiply_fu_67_A_3_d1;
reg   [31:0] grp_DCT_MAT_Multiply_fu_67_A_3_q1;
wire    grp_DCT_MAT_Multiply_fu_67_A_3_we1;
wire   [2:0] grp_DCT_MAT_Multiply_fu_67_A_4_address0;
wire    grp_DCT_MAT_Multiply_fu_67_A_4_ce0;
wire   [31:0] grp_DCT_MAT_Multiply_fu_67_A_4_d0;
reg   [31:0] grp_DCT_MAT_Multiply_fu_67_A_4_q0;
wire    grp_DCT_MAT_Multiply_fu_67_A_4_we0;
wire   [2:0] grp_DCT_MAT_Multiply_fu_67_A_4_address1;
wire    grp_DCT_MAT_Multiply_fu_67_A_4_ce1;
wire   [31:0] grp_DCT_MAT_Multiply_fu_67_A_4_d1;
reg   [31:0] grp_DCT_MAT_Multiply_fu_67_A_4_q1;
wire    grp_DCT_MAT_Multiply_fu_67_A_4_we1;
wire   [2:0] grp_DCT_MAT_Multiply_fu_67_A_5_address0;
wire    grp_DCT_MAT_Multiply_fu_67_A_5_ce0;
wire   [31:0] grp_DCT_MAT_Multiply_fu_67_A_5_d0;
reg   [31:0] grp_DCT_MAT_Multiply_fu_67_A_5_q0;
wire    grp_DCT_MAT_Multiply_fu_67_A_5_we0;
wire   [2:0] grp_DCT_MAT_Multiply_fu_67_A_5_address1;
wire    grp_DCT_MAT_Multiply_fu_67_A_5_ce1;
wire   [31:0] grp_DCT_MAT_Multiply_fu_67_A_5_d1;
reg   [31:0] grp_DCT_MAT_Multiply_fu_67_A_5_q1;
wire    grp_DCT_MAT_Multiply_fu_67_A_5_we1;
wire   [2:0] grp_DCT_MAT_Multiply_fu_67_A_6_address0;
wire    grp_DCT_MAT_Multiply_fu_67_A_6_ce0;
wire   [31:0] grp_DCT_MAT_Multiply_fu_67_A_6_d0;
reg   [31:0] grp_DCT_MAT_Multiply_fu_67_A_6_q0;
wire    grp_DCT_MAT_Multiply_fu_67_A_6_we0;
wire   [2:0] grp_DCT_MAT_Multiply_fu_67_A_6_address1;
wire    grp_DCT_MAT_Multiply_fu_67_A_6_ce1;
wire   [31:0] grp_DCT_MAT_Multiply_fu_67_A_6_d1;
reg   [31:0] grp_DCT_MAT_Multiply_fu_67_A_6_q1;
wire    grp_DCT_MAT_Multiply_fu_67_A_6_we1;
wire   [2:0] grp_DCT_MAT_Multiply_fu_67_A_7_address0;
wire    grp_DCT_MAT_Multiply_fu_67_A_7_ce0;
wire   [31:0] grp_DCT_MAT_Multiply_fu_67_A_7_d0;
reg   [31:0] grp_DCT_MAT_Multiply_fu_67_A_7_q0;
wire    grp_DCT_MAT_Multiply_fu_67_A_7_we0;
wire   [2:0] grp_DCT_MAT_Multiply_fu_67_A_7_address1;
wire    grp_DCT_MAT_Multiply_fu_67_A_7_ce1;
wire   [31:0] grp_DCT_MAT_Multiply_fu_67_A_7_d1;
reg   [31:0] grp_DCT_MAT_Multiply_fu_67_A_7_q1;
wire    grp_DCT_MAT_Multiply_fu_67_A_7_we1;
wire   [31:0] grp_DCT_MAT_Multiply_fu_67_B_dout;
wire    grp_DCT_MAT_Multiply_fu_67_B_empty_n;
wire    grp_DCT_MAT_Multiply_fu_67_B_read;
wire   [5:0] grp_DCT_MAT_Multiply_fu_67_C_address0;
wire    grp_DCT_MAT_Multiply_fu_67_C_ce0;
wire   [31:0] grp_DCT_MAT_Multiply_fu_67_C_d0;
wire   [31:0] grp_DCT_MAT_Multiply_fu_67_C_q0;
wire    grp_DCT_MAT_Multiply_fu_67_C_we0;
wire   [5:0] grp_DCT_MAT_Multiply_fu_67_C_address1;
wire    grp_DCT_MAT_Multiply_fu_67_C_ce1;
wire   [31:0] grp_DCT_MAT_Multiply_fu_67_C_d1;
wire   [31:0] grp_DCT_MAT_Multiply_fu_67_C_q1;
wire    grp_DCT_MAT_Multiply_fu_67_C_we1;
wire    grp_DCT_MAT_Multiply_fu_67_ap_done;
wire    grp_DCT_MAT_Multiply_fu_67_ap_start;
wire    grp_DCT_MAT_Multiply_fu_67_ap_idle;
wire    grp_DCT_MAT_Multiply_fu_67_ap_ready;
wire   [5:0] grp_DCT_MAT_Multiply2_fu_99_A_address0;
wire    grp_DCT_MAT_Multiply2_fu_99_A_ce0;
wire   [31:0] grp_DCT_MAT_Multiply2_fu_99_A_d0;
wire   [31:0] grp_DCT_MAT_Multiply2_fu_99_A_q0;
wire    grp_DCT_MAT_Multiply2_fu_99_A_we0;
wire   [5:0] grp_DCT_MAT_Multiply2_fu_99_A_address1;
wire    grp_DCT_MAT_Multiply2_fu_99_A_ce1;
wire   [31:0] grp_DCT_MAT_Multiply2_fu_99_A_d1;
wire   [31:0] grp_DCT_MAT_Multiply2_fu_99_A_q1;
wire    grp_DCT_MAT_Multiply2_fu_99_A_we1;
wire   [2:0] grp_DCT_MAT_Multiply2_fu_99_B_0_address0;
wire    grp_DCT_MAT_Multiply2_fu_99_B_0_ce0;
wire   [31:0] grp_DCT_MAT_Multiply2_fu_99_B_0_d0;
reg   [31:0] grp_DCT_MAT_Multiply2_fu_99_B_0_q0;
wire    grp_DCT_MAT_Multiply2_fu_99_B_0_we0;
wire   [2:0] grp_DCT_MAT_Multiply2_fu_99_B_0_address1;
wire    grp_DCT_MAT_Multiply2_fu_99_B_0_ce1;
wire   [31:0] grp_DCT_MAT_Multiply2_fu_99_B_0_d1;
wire   [31:0] grp_DCT_MAT_Multiply2_fu_99_B_0_q1;
wire    grp_DCT_MAT_Multiply2_fu_99_B_0_we1;
wire   [2:0] grp_DCT_MAT_Multiply2_fu_99_B_1_address0;
wire    grp_DCT_MAT_Multiply2_fu_99_B_1_ce0;
wire   [31:0] grp_DCT_MAT_Multiply2_fu_99_B_1_d0;
reg   [31:0] grp_DCT_MAT_Multiply2_fu_99_B_1_q0;
wire    grp_DCT_MAT_Multiply2_fu_99_B_1_we0;
wire   [2:0] grp_DCT_MAT_Multiply2_fu_99_B_1_address1;
wire    grp_DCT_MAT_Multiply2_fu_99_B_1_ce1;
wire   [31:0] grp_DCT_MAT_Multiply2_fu_99_B_1_d1;
wire   [31:0] grp_DCT_MAT_Multiply2_fu_99_B_1_q1;
wire    grp_DCT_MAT_Multiply2_fu_99_B_1_we1;
wire   [2:0] grp_DCT_MAT_Multiply2_fu_99_B_2_address0;
wire    grp_DCT_MAT_Multiply2_fu_99_B_2_ce0;
wire   [31:0] grp_DCT_MAT_Multiply2_fu_99_B_2_d0;
reg   [31:0] grp_DCT_MAT_Multiply2_fu_99_B_2_q0;
wire    grp_DCT_MAT_Multiply2_fu_99_B_2_we0;
wire   [2:0] grp_DCT_MAT_Multiply2_fu_99_B_2_address1;
wire    grp_DCT_MAT_Multiply2_fu_99_B_2_ce1;
wire   [31:0] grp_DCT_MAT_Multiply2_fu_99_B_2_d1;
wire   [31:0] grp_DCT_MAT_Multiply2_fu_99_B_2_q1;
wire    grp_DCT_MAT_Multiply2_fu_99_B_2_we1;
wire   [2:0] grp_DCT_MAT_Multiply2_fu_99_B_3_address0;
wire    grp_DCT_MAT_Multiply2_fu_99_B_3_ce0;
wire   [31:0] grp_DCT_MAT_Multiply2_fu_99_B_3_d0;
reg   [31:0] grp_DCT_MAT_Multiply2_fu_99_B_3_q0;
wire    grp_DCT_MAT_Multiply2_fu_99_B_3_we0;
wire   [2:0] grp_DCT_MAT_Multiply2_fu_99_B_3_address1;
wire    grp_DCT_MAT_Multiply2_fu_99_B_3_ce1;
wire   [31:0] grp_DCT_MAT_Multiply2_fu_99_B_3_d1;
wire   [31:0] grp_DCT_MAT_Multiply2_fu_99_B_3_q1;
wire    grp_DCT_MAT_Multiply2_fu_99_B_3_we1;
wire   [2:0] grp_DCT_MAT_Multiply2_fu_99_B_4_address0;
wire    grp_DCT_MAT_Multiply2_fu_99_B_4_ce0;
wire   [31:0] grp_DCT_MAT_Multiply2_fu_99_B_4_d0;
reg   [31:0] grp_DCT_MAT_Multiply2_fu_99_B_4_q0;
wire    grp_DCT_MAT_Multiply2_fu_99_B_4_we0;
wire   [2:0] grp_DCT_MAT_Multiply2_fu_99_B_4_address1;
wire    grp_DCT_MAT_Multiply2_fu_99_B_4_ce1;
wire   [31:0] grp_DCT_MAT_Multiply2_fu_99_B_4_d1;
wire   [31:0] grp_DCT_MAT_Multiply2_fu_99_B_4_q1;
wire    grp_DCT_MAT_Multiply2_fu_99_B_4_we1;
wire   [2:0] grp_DCT_MAT_Multiply2_fu_99_B_5_address0;
wire    grp_DCT_MAT_Multiply2_fu_99_B_5_ce0;
wire   [31:0] grp_DCT_MAT_Multiply2_fu_99_B_5_d0;
reg   [31:0] grp_DCT_MAT_Multiply2_fu_99_B_5_q0;
wire    grp_DCT_MAT_Multiply2_fu_99_B_5_we0;
wire   [2:0] grp_DCT_MAT_Multiply2_fu_99_B_5_address1;
wire    grp_DCT_MAT_Multiply2_fu_99_B_5_ce1;
wire   [31:0] grp_DCT_MAT_Multiply2_fu_99_B_5_d1;
wire   [31:0] grp_DCT_MAT_Multiply2_fu_99_B_5_q1;
wire    grp_DCT_MAT_Multiply2_fu_99_B_5_we1;
wire   [2:0] grp_DCT_MAT_Multiply2_fu_99_B_6_address0;
wire    grp_DCT_MAT_Multiply2_fu_99_B_6_ce0;
wire   [31:0] grp_DCT_MAT_Multiply2_fu_99_B_6_d0;
reg   [31:0] grp_DCT_MAT_Multiply2_fu_99_B_6_q0;
wire    grp_DCT_MAT_Multiply2_fu_99_B_6_we0;
wire   [2:0] grp_DCT_MAT_Multiply2_fu_99_B_6_address1;
wire    grp_DCT_MAT_Multiply2_fu_99_B_6_ce1;
wire   [31:0] grp_DCT_MAT_Multiply2_fu_99_B_6_d1;
wire   [31:0] grp_DCT_MAT_Multiply2_fu_99_B_6_q1;
wire    grp_DCT_MAT_Multiply2_fu_99_B_6_we1;
wire   [2:0] grp_DCT_MAT_Multiply2_fu_99_B_7_address0;
wire    grp_DCT_MAT_Multiply2_fu_99_B_7_ce0;
wire   [31:0] grp_DCT_MAT_Multiply2_fu_99_B_7_d0;
reg   [31:0] grp_DCT_MAT_Multiply2_fu_99_B_7_q0;
wire    grp_DCT_MAT_Multiply2_fu_99_B_7_we0;
wire   [2:0] grp_DCT_MAT_Multiply2_fu_99_B_7_address1;
wire    grp_DCT_MAT_Multiply2_fu_99_B_7_ce1;
wire   [31:0] grp_DCT_MAT_Multiply2_fu_99_B_7_d1;
wire   [31:0] grp_DCT_MAT_Multiply2_fu_99_B_7_q1;
wire    grp_DCT_MAT_Multiply2_fu_99_B_7_we1;
wire   [31:0] grp_DCT_MAT_Multiply2_fu_99_C_din;
wire    grp_DCT_MAT_Multiply2_fu_99_C_full_n;
wire    grp_DCT_MAT_Multiply2_fu_99_C_write;
wire    grp_DCT_MAT_Multiply2_fu_99_ap_done;
wire    grp_DCT_MAT_Multiply2_fu_99_ap_start;
wire    grp_DCT_MAT_Multiply2_fu_99_ap_idle;
wire    grp_DCT_MAT_Multiply2_fu_99_ap_ready;
reg    grp_DCT_MAT_Multiply_fu_67_ap_start_ap_start_reg = 1'b0;
reg    ap_reg_startack_grp_DCT_MAT_Multiply_fu_67_ap_ready = 1'b0;
reg    ap_sig_startack_grp_DCT_MAT_Multiply_fu_67_ap_ready;
reg    ap_sig_cseq_ST_st2_fsm_1;
reg    ap_sig_bdd_445;
reg    ap_sig_cseq_ST_st5_fsm_4;
reg    ap_sig_bdd_463;
reg    grp_DCT_MAT_Multiply2_fu_99_ap_start_ap_start_reg = 1'b0;
reg    ap_sig_cseq_ST_st3_fsm_2;
reg    ap_sig_bdd_479;
reg    ap_reg_startack_grp_DCT_MAT_Multiply2_fu_99_ap_ready = 1'b0;
reg    ap_sig_startack_grp_DCT_MAT_Multiply2_fu_99_ap_ready;
reg    ap_sig_cseq_ST_st4_fsm_3;
reg    ap_sig_bdd_488;
reg    ap_sig_cseq_ST_st6_fsm_5;
reg    ap_sig_bdd_510;
reg   [5:0] ap_NS_fsm;


DCT_Block_proc_Tinv_0 #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
Tinv_0_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( Tinv_0_address0 ),
    .ce0( Tinv_0_ce0 ),
    .q0( Tinv_0_q0 ),
    .address1( Tinv_0_address1 ),
    .ce1( Tinv_0_ce1 ),
    .q1( Tinv_0_q1 )
);

DCT_Block_proc_Tinv_1 #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
Tinv_1_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( Tinv_1_address0 ),
    .ce0( Tinv_1_ce0 ),
    .q0( Tinv_1_q0 ),
    .address1( Tinv_1_address1 ),
    .ce1( Tinv_1_ce1 ),
    .q1( Tinv_1_q1 )
);

DCT_Block_proc_Tinv_2 #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
Tinv_2_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( Tinv_2_address0 ),
    .ce0( Tinv_2_ce0 ),
    .q0( Tinv_2_q0 ),
    .address1( Tinv_2_address1 ),
    .ce1( Tinv_2_ce1 ),
    .q1( Tinv_2_q1 )
);

DCT_Block_proc_Tinv_3 #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
Tinv_3_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( Tinv_3_address0 ),
    .ce0( Tinv_3_ce0 ),
    .q0( Tinv_3_q0 ),
    .address1( Tinv_3_address1 ),
    .ce1( Tinv_3_ce1 ),
    .q1( Tinv_3_q1 )
);

DCT_Block_proc_Tinv_4 #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
Tinv_4_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( Tinv_4_address0 ),
    .ce0( Tinv_4_ce0 ),
    .q0( Tinv_4_q0 ),
    .address1( Tinv_4_address1 ),
    .ce1( Tinv_4_ce1 ),
    .q1( Tinv_4_q1 )
);

DCT_Block_proc_Tinv_5 #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
Tinv_5_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( Tinv_5_address0 ),
    .ce0( Tinv_5_ce0 ),
    .q0( Tinv_5_q0 ),
    .address1( Tinv_5_address1 ),
    .ce1( Tinv_5_ce1 ),
    .q1( Tinv_5_q1 )
);

DCT_Block_proc_Tinv_6 #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
Tinv_6_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( Tinv_6_address0 ),
    .ce0( Tinv_6_ce0 ),
    .q0( Tinv_6_q0 ),
    .address1( Tinv_6_address1 ),
    .ce1( Tinv_6_ce1 ),
    .q1( Tinv_6_q1 )
);

DCT_Block_proc_Tinv_7 #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
Tinv_7_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( Tinv_7_address0 ),
    .ce0( Tinv_7_ce0 ),
    .q0( Tinv_7_q0 ),
    .address1( Tinv_7_address1 ),
    .ce1( Tinv_7_ce1 ),
    .q1( Tinv_7_q1 )
);

DCT_Block_proc_T_0 #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
T_0_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( T_0_address0 ),
    .ce0( T_0_ce0 ),
    .q0( T_0_q0 ),
    .address1( T_0_address1 ),
    .ce1( T_0_ce1 ),
    .q1( T_0_q1 )
);

DCT_Block_proc_T_1 #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
T_1_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( T_1_address0 ),
    .ce0( T_1_ce0 ),
    .q0( T_1_q0 ),
    .address1( T_1_address1 ),
    .ce1( T_1_ce1 ),
    .q1( T_1_q1 )
);

DCT_Block_proc_T_2 #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
T_2_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( T_2_address0 ),
    .ce0( T_2_ce0 ),
    .q0( T_2_q0 ),
    .address1( T_2_address1 ),
    .ce1( T_2_ce1 ),
    .q1( T_2_q1 )
);

DCT_Block_proc_T_3 #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
T_3_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( T_3_address0 ),
    .ce0( T_3_ce0 ),
    .q0( T_3_q0 ),
    .address1( T_3_address1 ),
    .ce1( T_3_ce1 ),
    .q1( T_3_q1 )
);

DCT_Block_proc_T_4 #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
T_4_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( T_4_address0 ),
    .ce0( T_4_ce0 ),
    .q0( T_4_q0 ),
    .address1( T_4_address1 ),
    .ce1( T_4_ce1 ),
    .q1( T_4_q1 )
);

DCT_Block_proc_T_5 #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
T_5_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( T_5_address0 ),
    .ce0( T_5_ce0 ),
    .q0( T_5_q0 ),
    .address1( T_5_address1 ),
    .ce1( T_5_ce1 ),
    .q1( T_5_q1 )
);

DCT_Block_proc_T_6 #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
T_6_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( T_6_address0 ),
    .ce0( T_6_ce0 ),
    .q0( T_6_q0 ),
    .address1( T_6_address1 ),
    .ce1( T_6_ce1 ),
    .q1( T_6_q1 )
);

DCT_Block_proc_T_7 #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
T_7_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( T_7_address0 ),
    .ce0( T_7_ce0 ),
    .q0( T_7_q0 ),
    .address1( T_7_address1 ),
    .ce1( T_7_ce1 ),
    .q1( T_7_q1 )
);

DCT_Block_proc_temp #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
temp_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( temp_address0 ),
    .ce0( temp_ce0 ),
    .we0( temp_we0 ),
    .d0( temp_d0 ),
    .q0( temp_q0 )
);

DCT_MAT_Multiply grp_DCT_MAT_Multiply_fu_67(
    .A_0_address0( grp_DCT_MAT_Multiply_fu_67_A_0_address0 ),
    .A_0_ce0( grp_DCT_MAT_Multiply_fu_67_A_0_ce0 ),
    .A_0_d0( grp_DCT_MAT_Multiply_fu_67_A_0_d0 ),
    .A_0_q0( grp_DCT_MAT_Multiply_fu_67_A_0_q0 ),
    .A_0_we0( grp_DCT_MAT_Multiply_fu_67_A_0_we0 ),
    .A_0_address1( grp_DCT_MAT_Multiply_fu_67_A_0_address1 ),
    .A_0_ce1( grp_DCT_MAT_Multiply_fu_67_A_0_ce1 ),
    .A_0_d1( grp_DCT_MAT_Multiply_fu_67_A_0_d1 ),
    .A_0_q1( grp_DCT_MAT_Multiply_fu_67_A_0_q1 ),
    .A_0_we1( grp_DCT_MAT_Multiply_fu_67_A_0_we1 ),
    .A_1_address0( grp_DCT_MAT_Multiply_fu_67_A_1_address0 ),
    .A_1_ce0( grp_DCT_MAT_Multiply_fu_67_A_1_ce0 ),
    .A_1_d0( grp_DCT_MAT_Multiply_fu_67_A_1_d0 ),
    .A_1_q0( grp_DCT_MAT_Multiply_fu_67_A_1_q0 ),
    .A_1_we0( grp_DCT_MAT_Multiply_fu_67_A_1_we0 ),
    .A_1_address1( grp_DCT_MAT_Multiply_fu_67_A_1_address1 ),
    .A_1_ce1( grp_DCT_MAT_Multiply_fu_67_A_1_ce1 ),
    .A_1_d1( grp_DCT_MAT_Multiply_fu_67_A_1_d1 ),
    .A_1_q1( grp_DCT_MAT_Multiply_fu_67_A_1_q1 ),
    .A_1_we1( grp_DCT_MAT_Multiply_fu_67_A_1_we1 ),
    .A_2_address0( grp_DCT_MAT_Multiply_fu_67_A_2_address0 ),
    .A_2_ce0( grp_DCT_MAT_Multiply_fu_67_A_2_ce0 ),
    .A_2_d0( grp_DCT_MAT_Multiply_fu_67_A_2_d0 ),
    .A_2_q0( grp_DCT_MAT_Multiply_fu_67_A_2_q0 ),
    .A_2_we0( grp_DCT_MAT_Multiply_fu_67_A_2_we0 ),
    .A_2_address1( grp_DCT_MAT_Multiply_fu_67_A_2_address1 ),
    .A_2_ce1( grp_DCT_MAT_Multiply_fu_67_A_2_ce1 ),
    .A_2_d1( grp_DCT_MAT_Multiply_fu_67_A_2_d1 ),
    .A_2_q1( grp_DCT_MAT_Multiply_fu_67_A_2_q1 ),
    .A_2_we1( grp_DCT_MAT_Multiply_fu_67_A_2_we1 ),
    .A_3_address0( grp_DCT_MAT_Multiply_fu_67_A_3_address0 ),
    .A_3_ce0( grp_DCT_MAT_Multiply_fu_67_A_3_ce0 ),
    .A_3_d0( grp_DCT_MAT_Multiply_fu_67_A_3_d0 ),
    .A_3_q0( grp_DCT_MAT_Multiply_fu_67_A_3_q0 ),
    .A_3_we0( grp_DCT_MAT_Multiply_fu_67_A_3_we0 ),
    .A_3_address1( grp_DCT_MAT_Multiply_fu_67_A_3_address1 ),
    .A_3_ce1( grp_DCT_MAT_Multiply_fu_67_A_3_ce1 ),
    .A_3_d1( grp_DCT_MAT_Multiply_fu_67_A_3_d1 ),
    .A_3_q1( grp_DCT_MAT_Multiply_fu_67_A_3_q1 ),
    .A_3_we1( grp_DCT_MAT_Multiply_fu_67_A_3_we1 ),
    .A_4_address0( grp_DCT_MAT_Multiply_fu_67_A_4_address0 ),
    .A_4_ce0( grp_DCT_MAT_Multiply_fu_67_A_4_ce0 ),
    .A_4_d0( grp_DCT_MAT_Multiply_fu_67_A_4_d0 ),
    .A_4_q0( grp_DCT_MAT_Multiply_fu_67_A_4_q0 ),
    .A_4_we0( grp_DCT_MAT_Multiply_fu_67_A_4_we0 ),
    .A_4_address1( grp_DCT_MAT_Multiply_fu_67_A_4_address1 ),
    .A_4_ce1( grp_DCT_MAT_Multiply_fu_67_A_4_ce1 ),
    .A_4_d1( grp_DCT_MAT_Multiply_fu_67_A_4_d1 ),
    .A_4_q1( grp_DCT_MAT_Multiply_fu_67_A_4_q1 ),
    .A_4_we1( grp_DCT_MAT_Multiply_fu_67_A_4_we1 ),
    .A_5_address0( grp_DCT_MAT_Multiply_fu_67_A_5_address0 ),
    .A_5_ce0( grp_DCT_MAT_Multiply_fu_67_A_5_ce0 ),
    .A_5_d0( grp_DCT_MAT_Multiply_fu_67_A_5_d0 ),
    .A_5_q0( grp_DCT_MAT_Multiply_fu_67_A_5_q0 ),
    .A_5_we0( grp_DCT_MAT_Multiply_fu_67_A_5_we0 ),
    .A_5_address1( grp_DCT_MAT_Multiply_fu_67_A_5_address1 ),
    .A_5_ce1( grp_DCT_MAT_Multiply_fu_67_A_5_ce1 ),
    .A_5_d1( grp_DCT_MAT_Multiply_fu_67_A_5_d1 ),
    .A_5_q1( grp_DCT_MAT_Multiply_fu_67_A_5_q1 ),
    .A_5_we1( grp_DCT_MAT_Multiply_fu_67_A_5_we1 ),
    .A_6_address0( grp_DCT_MAT_Multiply_fu_67_A_6_address0 ),
    .A_6_ce0( grp_DCT_MAT_Multiply_fu_67_A_6_ce0 ),
    .A_6_d0( grp_DCT_MAT_Multiply_fu_67_A_6_d0 ),
    .A_6_q0( grp_DCT_MAT_Multiply_fu_67_A_6_q0 ),
    .A_6_we0( grp_DCT_MAT_Multiply_fu_67_A_6_we0 ),
    .A_6_address1( grp_DCT_MAT_Multiply_fu_67_A_6_address1 ),
    .A_6_ce1( grp_DCT_MAT_Multiply_fu_67_A_6_ce1 ),
    .A_6_d1( grp_DCT_MAT_Multiply_fu_67_A_6_d1 ),
    .A_6_q1( grp_DCT_MAT_Multiply_fu_67_A_6_q1 ),
    .A_6_we1( grp_DCT_MAT_Multiply_fu_67_A_6_we1 ),
    .A_7_address0( grp_DCT_MAT_Multiply_fu_67_A_7_address0 ),
    .A_7_ce0( grp_DCT_MAT_Multiply_fu_67_A_7_ce0 ),
    .A_7_d0( grp_DCT_MAT_Multiply_fu_67_A_7_d0 ),
    .A_7_q0( grp_DCT_MAT_Multiply_fu_67_A_7_q0 ),
    .A_7_we0( grp_DCT_MAT_Multiply_fu_67_A_7_we0 ),
    .A_7_address1( grp_DCT_MAT_Multiply_fu_67_A_7_address1 ),
    .A_7_ce1( grp_DCT_MAT_Multiply_fu_67_A_7_ce1 ),
    .A_7_d1( grp_DCT_MAT_Multiply_fu_67_A_7_d1 ),
    .A_7_q1( grp_DCT_MAT_Multiply_fu_67_A_7_q1 ),
    .A_7_we1( grp_DCT_MAT_Multiply_fu_67_A_7_we1 ),
    .B_dout( grp_DCT_MAT_Multiply_fu_67_B_dout ),
    .B_empty_n( grp_DCT_MAT_Multiply_fu_67_B_empty_n ),
    .B_read( grp_DCT_MAT_Multiply_fu_67_B_read ),
    .C_address0( grp_DCT_MAT_Multiply_fu_67_C_address0 ),
    .C_ce0( grp_DCT_MAT_Multiply_fu_67_C_ce0 ),
    .C_d0( grp_DCT_MAT_Multiply_fu_67_C_d0 ),
    .C_q0( grp_DCT_MAT_Multiply_fu_67_C_q0 ),
    .C_we0( grp_DCT_MAT_Multiply_fu_67_C_we0 ),
    .C_address1( grp_DCT_MAT_Multiply_fu_67_C_address1 ),
    .C_ce1( grp_DCT_MAT_Multiply_fu_67_C_ce1 ),
    .C_d1( grp_DCT_MAT_Multiply_fu_67_C_d1 ),
    .C_q1( grp_DCT_MAT_Multiply_fu_67_C_q1 ),
    .C_we1( grp_DCT_MAT_Multiply_fu_67_C_we1 ),
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .ap_done( grp_DCT_MAT_Multiply_fu_67_ap_done ),
    .ap_start( grp_DCT_MAT_Multiply_fu_67_ap_start ),
    .ap_idle( grp_DCT_MAT_Multiply_fu_67_ap_idle ),
    .ap_ready( grp_DCT_MAT_Multiply_fu_67_ap_ready )
);

DCT_MAT_Multiply2 grp_DCT_MAT_Multiply2_fu_99(
    .A_address0( grp_DCT_MAT_Multiply2_fu_99_A_address0 ),
    .A_ce0( grp_DCT_MAT_Multiply2_fu_99_A_ce0 ),
    .A_d0( grp_DCT_MAT_Multiply2_fu_99_A_d0 ),
    .A_q0( grp_DCT_MAT_Multiply2_fu_99_A_q0 ),
    .A_we0( grp_DCT_MAT_Multiply2_fu_99_A_we0 ),
    .A_address1( grp_DCT_MAT_Multiply2_fu_99_A_address1 ),
    .A_ce1( grp_DCT_MAT_Multiply2_fu_99_A_ce1 ),
    .A_d1( grp_DCT_MAT_Multiply2_fu_99_A_d1 ),
    .A_q1( grp_DCT_MAT_Multiply2_fu_99_A_q1 ),
    .A_we1( grp_DCT_MAT_Multiply2_fu_99_A_we1 ),
    .B_0_address0( grp_DCT_MAT_Multiply2_fu_99_B_0_address0 ),
    .B_0_ce0( grp_DCT_MAT_Multiply2_fu_99_B_0_ce0 ),
    .B_0_d0( grp_DCT_MAT_Multiply2_fu_99_B_0_d0 ),
    .B_0_q0( grp_DCT_MAT_Multiply2_fu_99_B_0_q0 ),
    .B_0_we0( grp_DCT_MAT_Multiply2_fu_99_B_0_we0 ),
    .B_0_address1( grp_DCT_MAT_Multiply2_fu_99_B_0_address1 ),
    .B_0_ce1( grp_DCT_MAT_Multiply2_fu_99_B_0_ce1 ),
    .B_0_d1( grp_DCT_MAT_Multiply2_fu_99_B_0_d1 ),
    .B_0_q1( grp_DCT_MAT_Multiply2_fu_99_B_0_q1 ),
    .B_0_we1( grp_DCT_MAT_Multiply2_fu_99_B_0_we1 ),
    .B_1_address0( grp_DCT_MAT_Multiply2_fu_99_B_1_address0 ),
    .B_1_ce0( grp_DCT_MAT_Multiply2_fu_99_B_1_ce0 ),
    .B_1_d0( grp_DCT_MAT_Multiply2_fu_99_B_1_d0 ),
    .B_1_q0( grp_DCT_MAT_Multiply2_fu_99_B_1_q0 ),
    .B_1_we0( grp_DCT_MAT_Multiply2_fu_99_B_1_we0 ),
    .B_1_address1( grp_DCT_MAT_Multiply2_fu_99_B_1_address1 ),
    .B_1_ce1( grp_DCT_MAT_Multiply2_fu_99_B_1_ce1 ),
    .B_1_d1( grp_DCT_MAT_Multiply2_fu_99_B_1_d1 ),
    .B_1_q1( grp_DCT_MAT_Multiply2_fu_99_B_1_q1 ),
    .B_1_we1( grp_DCT_MAT_Multiply2_fu_99_B_1_we1 ),
    .B_2_address0( grp_DCT_MAT_Multiply2_fu_99_B_2_address0 ),
    .B_2_ce0( grp_DCT_MAT_Multiply2_fu_99_B_2_ce0 ),
    .B_2_d0( grp_DCT_MAT_Multiply2_fu_99_B_2_d0 ),
    .B_2_q0( grp_DCT_MAT_Multiply2_fu_99_B_2_q0 ),
    .B_2_we0( grp_DCT_MAT_Multiply2_fu_99_B_2_we0 ),
    .B_2_address1( grp_DCT_MAT_Multiply2_fu_99_B_2_address1 ),
    .B_2_ce1( grp_DCT_MAT_Multiply2_fu_99_B_2_ce1 ),
    .B_2_d1( grp_DCT_MAT_Multiply2_fu_99_B_2_d1 ),
    .B_2_q1( grp_DCT_MAT_Multiply2_fu_99_B_2_q1 ),
    .B_2_we1( grp_DCT_MAT_Multiply2_fu_99_B_2_we1 ),
    .B_3_address0( grp_DCT_MAT_Multiply2_fu_99_B_3_address0 ),
    .B_3_ce0( grp_DCT_MAT_Multiply2_fu_99_B_3_ce0 ),
    .B_3_d0( grp_DCT_MAT_Multiply2_fu_99_B_3_d0 ),
    .B_3_q0( grp_DCT_MAT_Multiply2_fu_99_B_3_q0 ),
    .B_3_we0( grp_DCT_MAT_Multiply2_fu_99_B_3_we0 ),
    .B_3_address1( grp_DCT_MAT_Multiply2_fu_99_B_3_address1 ),
    .B_3_ce1( grp_DCT_MAT_Multiply2_fu_99_B_3_ce1 ),
    .B_3_d1( grp_DCT_MAT_Multiply2_fu_99_B_3_d1 ),
    .B_3_q1( grp_DCT_MAT_Multiply2_fu_99_B_3_q1 ),
    .B_3_we1( grp_DCT_MAT_Multiply2_fu_99_B_3_we1 ),
    .B_4_address0( grp_DCT_MAT_Multiply2_fu_99_B_4_address0 ),
    .B_4_ce0( grp_DCT_MAT_Multiply2_fu_99_B_4_ce0 ),
    .B_4_d0( grp_DCT_MAT_Multiply2_fu_99_B_4_d0 ),
    .B_4_q0( grp_DCT_MAT_Multiply2_fu_99_B_4_q0 ),
    .B_4_we0( grp_DCT_MAT_Multiply2_fu_99_B_4_we0 ),
    .B_4_address1( grp_DCT_MAT_Multiply2_fu_99_B_4_address1 ),
    .B_4_ce1( grp_DCT_MAT_Multiply2_fu_99_B_4_ce1 ),
    .B_4_d1( grp_DCT_MAT_Multiply2_fu_99_B_4_d1 ),
    .B_4_q1( grp_DCT_MAT_Multiply2_fu_99_B_4_q1 ),
    .B_4_we1( grp_DCT_MAT_Multiply2_fu_99_B_4_we1 ),
    .B_5_address0( grp_DCT_MAT_Multiply2_fu_99_B_5_address0 ),
    .B_5_ce0( grp_DCT_MAT_Multiply2_fu_99_B_5_ce0 ),
    .B_5_d0( grp_DCT_MAT_Multiply2_fu_99_B_5_d0 ),
    .B_5_q0( grp_DCT_MAT_Multiply2_fu_99_B_5_q0 ),
    .B_5_we0( grp_DCT_MAT_Multiply2_fu_99_B_5_we0 ),
    .B_5_address1( grp_DCT_MAT_Multiply2_fu_99_B_5_address1 ),
    .B_5_ce1( grp_DCT_MAT_Multiply2_fu_99_B_5_ce1 ),
    .B_5_d1( grp_DCT_MAT_Multiply2_fu_99_B_5_d1 ),
    .B_5_q1( grp_DCT_MAT_Multiply2_fu_99_B_5_q1 ),
    .B_5_we1( grp_DCT_MAT_Multiply2_fu_99_B_5_we1 ),
    .B_6_address0( grp_DCT_MAT_Multiply2_fu_99_B_6_address0 ),
    .B_6_ce0( grp_DCT_MAT_Multiply2_fu_99_B_6_ce0 ),
    .B_6_d0( grp_DCT_MAT_Multiply2_fu_99_B_6_d0 ),
    .B_6_q0( grp_DCT_MAT_Multiply2_fu_99_B_6_q0 ),
    .B_6_we0( grp_DCT_MAT_Multiply2_fu_99_B_6_we0 ),
    .B_6_address1( grp_DCT_MAT_Multiply2_fu_99_B_6_address1 ),
    .B_6_ce1( grp_DCT_MAT_Multiply2_fu_99_B_6_ce1 ),
    .B_6_d1( grp_DCT_MAT_Multiply2_fu_99_B_6_d1 ),
    .B_6_q1( grp_DCT_MAT_Multiply2_fu_99_B_6_q1 ),
    .B_6_we1( grp_DCT_MAT_Multiply2_fu_99_B_6_we1 ),
    .B_7_address0( grp_DCT_MAT_Multiply2_fu_99_B_7_address0 ),
    .B_7_ce0( grp_DCT_MAT_Multiply2_fu_99_B_7_ce0 ),
    .B_7_d0( grp_DCT_MAT_Multiply2_fu_99_B_7_d0 ),
    .B_7_q0( grp_DCT_MAT_Multiply2_fu_99_B_7_q0 ),
    .B_7_we0( grp_DCT_MAT_Multiply2_fu_99_B_7_we0 ),
    .B_7_address1( grp_DCT_MAT_Multiply2_fu_99_B_7_address1 ),
    .B_7_ce1( grp_DCT_MAT_Multiply2_fu_99_B_7_ce1 ),
    .B_7_d1( grp_DCT_MAT_Multiply2_fu_99_B_7_d1 ),
    .B_7_q1( grp_DCT_MAT_Multiply2_fu_99_B_7_q1 ),
    .B_7_we1( grp_DCT_MAT_Multiply2_fu_99_B_7_we1 ),
    .C_din( grp_DCT_MAT_Multiply2_fu_99_C_din ),
    .C_full_n( grp_DCT_MAT_Multiply2_fu_99_C_full_n ),
    .C_write( grp_DCT_MAT_Multiply2_fu_99_C_write ),
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .ap_done( grp_DCT_MAT_Multiply2_fu_99_ap_done ),
    .ap_start( grp_DCT_MAT_Multiply2_fu_99_ap_start ),
    .ap_idle( grp_DCT_MAT_Multiply2_fu_99_ap_idle ),
    .ap_ready( grp_DCT_MAT_Multiply2_fu_99_ap_ready )
);



/// the current state (ap_CS_fsm) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

/// ap_done_reg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_done_reg
    if (ap_rst == 1'b1) begin
        ap_done_reg <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_continue)) begin
            ap_done_reg <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & ~(((cond_reg_136 == ap_const_lv1_0) & (ap_const_logic_0 == grp_DCT_MAT_Multiply2_fu_99_ap_done)) | (~(cond_reg_136 == ap_const_lv1_0) & (ap_const_logic_0 == grp_DCT_MAT_Multiply2_fu_99_ap_done))))) begin
            ap_done_reg <= ap_const_logic_1;
        end
    end
end

/// ap_reg_startack_grp_DCT_MAT_Multiply2_fu_99_ap_ready assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_startack_grp_DCT_MAT_Multiply2_fu_99_ap_ready
    if (ap_rst == 1'b1) begin
        ap_reg_startack_grp_DCT_MAT_Multiply2_fu_99_ap_ready <= ap_const_logic_0;
    end else begin
        if ((((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & (cond_reg_136 == ap_const_lv1_0) & ~(((cond_reg_136 == ap_const_lv1_0) & (ap_const_logic_0 == grp_DCT_MAT_Multiply2_fu_99_ap_done)) | (~(cond_reg_136 == ap_const_lv1_0) & (ap_const_logic_0 == grp_DCT_MAT_Multiply2_fu_99_ap_done)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & ~(cond_reg_136 == ap_const_lv1_0) & ~(((cond_reg_136 == ap_const_lv1_0) & (ap_const_logic_0 == grp_DCT_MAT_Multiply2_fu_99_ap_done)) | (~(cond_reg_136 == ap_const_lv1_0) & (ap_const_logic_0 == grp_DCT_MAT_Multiply2_fu_99_ap_done)))))) begin
            ap_reg_startack_grp_DCT_MAT_Multiply2_fu_99_ap_ready <= ap_const_logic_0;
        end else if ((((ap_const_logic_1 == grp_DCT_MAT_Multiply2_fu_99_ap_ready) & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & (cond_reg_136 == ap_const_lv1_0)) | ((ap_const_logic_1 == grp_DCT_MAT_Multiply2_fu_99_ap_ready) & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & ~(cond_reg_136 == ap_const_lv1_0)))) begin
            ap_reg_startack_grp_DCT_MAT_Multiply2_fu_99_ap_ready <= ap_const_logic_1;
        end
    end
end

/// ap_reg_startack_grp_DCT_MAT_Multiply_fu_67_ap_ready assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_startack_grp_DCT_MAT_Multiply_fu_67_ap_ready
    if (ap_rst == 1'b1) begin
        ap_reg_startack_grp_DCT_MAT_Multiply_fu_67_ap_ready <= ap_const_logic_0;
    end else begin
        if ((((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~(ap_const_logic_0 == grp_DCT_MAT_Multiply_fu_67_ap_done)) | (~(ap_const_logic_0 == grp_DCT_MAT_Multiply_fu_67_ap_done) & (ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)))) begin
            ap_reg_startack_grp_DCT_MAT_Multiply_fu_67_ap_ready <= ap_const_logic_0;
        end else if ((((ap_const_logic_1 == grp_DCT_MAT_Multiply_fu_67_ap_ready) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) | ((ap_const_logic_1 == grp_DCT_MAT_Multiply_fu_67_ap_ready) & (ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)))) begin
            ap_reg_startack_grp_DCT_MAT_Multiply_fu_67_ap_ready <= ap_const_logic_1;
        end
    end
end

/// grp_DCT_MAT_Multiply2_fu_99_ap_start_ap_start_reg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_grp_DCT_MAT_Multiply2_fu_99_ap_start_ap_start_reg
    if (ap_rst == 1'b1) begin
        grp_DCT_MAT_Multiply2_fu_99_ap_start_ap_start_reg <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) | ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & (cond_reg_136 == ap_const_lv1_0) & (ap_const_logic_0 == ap_sig_startack_grp_DCT_MAT_Multiply2_fu_99_ap_ready)) | (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5) | ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & ~(cond_reg_136 == ap_const_lv1_0) & (ap_const_logic_0 == ap_sig_startack_grp_DCT_MAT_Multiply2_fu_99_ap_ready)))) begin
            grp_DCT_MAT_Multiply2_fu_99_ap_start_ap_start_reg <= ap_const_logic_1;
        end else if ((ap_const_logic_1 == grp_DCT_MAT_Multiply2_fu_99_ap_ready)) begin
            grp_DCT_MAT_Multiply2_fu_99_ap_start_ap_start_reg <= ap_const_logic_0;
        end
    end
end

/// grp_DCT_MAT_Multiply_fu_67_ap_start_ap_start_reg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_grp_DCT_MAT_Multiply_fu_67_ap_start_ap_start_reg
    if (ap_rst == 1'b1) begin
        grp_DCT_MAT_Multiply_fu_67_ap_start_ap_start_reg <= ap_const_logic_0;
    end else begin
        if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_222 & (cond_fu_130_p2 == ap_const_lv1_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (ap_const_logic_0 == ap_sig_startack_grp_DCT_MAT_Multiply_fu_67_ap_ready)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_222 & ~(cond_fu_130_p2 == ap_const_lv1_0)) | ((ap_const_logic_0 == ap_sig_startack_grp_DCT_MAT_Multiply_fu_67_ap_ready) & (ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)))) begin
            grp_DCT_MAT_Multiply_fu_67_ap_start_ap_start_reg <= ap_const_logic_1;
        end else if ((ap_const_logic_1 == grp_DCT_MAT_Multiply_fu_67_ap_ready)) begin
            grp_DCT_MAT_Multiply_fu_67_ap_start_ap_start_reg <= ap_const_logic_0;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_222)) begin
        cond_reg_136 <= cond_fu_130_p2;
    end
end

/// T_0_address0 assign process. ///
always @ (cond_reg_136 or grp_DCT_MAT_Multiply_fu_67_A_0_address0 or grp_DCT_MAT_Multiply2_fu_99_B_0_address0 or ap_sig_cseq_ST_st2_fsm_1 or ap_sig_cseq_ST_st4_fsm_3)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & ~(cond_reg_136 == ap_const_lv1_0))) begin
        T_0_address0 = grp_DCT_MAT_Multiply2_fu_99_B_0_address0;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        T_0_address0 = grp_DCT_MAT_Multiply_fu_67_A_0_address0;
    end else begin
        T_0_address0 = 'bx;
    end
end

/// T_0_ce0 assign process. ///
always @ (cond_reg_136 or grp_DCT_MAT_Multiply_fu_67_A_0_ce0 or grp_DCT_MAT_Multiply2_fu_99_B_0_ce0 or ap_sig_cseq_ST_st2_fsm_1 or ap_sig_cseq_ST_st4_fsm_3)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & ~(cond_reg_136 == ap_const_lv1_0))) begin
        T_0_ce0 = grp_DCT_MAT_Multiply2_fu_99_B_0_ce0;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        T_0_ce0 = grp_DCT_MAT_Multiply_fu_67_A_0_ce0;
    end else begin
        T_0_ce0 = ap_const_logic_0;
    end
end

/// T_0_ce1 assign process. ///
always @ (grp_DCT_MAT_Multiply_fu_67_A_0_ce1 or ap_sig_cseq_ST_st2_fsm_1)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        T_0_ce1 = grp_DCT_MAT_Multiply_fu_67_A_0_ce1;
    end else begin
        T_0_ce1 = ap_const_logic_0;
    end
end

/// T_1_address0 assign process. ///
always @ (cond_reg_136 or grp_DCT_MAT_Multiply_fu_67_A_1_address0 or grp_DCT_MAT_Multiply2_fu_99_B_1_address0 or ap_sig_cseq_ST_st2_fsm_1 or ap_sig_cseq_ST_st4_fsm_3)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & ~(cond_reg_136 == ap_const_lv1_0))) begin
        T_1_address0 = grp_DCT_MAT_Multiply2_fu_99_B_1_address0;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        T_1_address0 = grp_DCT_MAT_Multiply_fu_67_A_1_address0;
    end else begin
        T_1_address0 = 'bx;
    end
end

/// T_1_ce0 assign process. ///
always @ (cond_reg_136 or grp_DCT_MAT_Multiply_fu_67_A_1_ce0 or grp_DCT_MAT_Multiply2_fu_99_B_1_ce0 or ap_sig_cseq_ST_st2_fsm_1 or ap_sig_cseq_ST_st4_fsm_3)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & ~(cond_reg_136 == ap_const_lv1_0))) begin
        T_1_ce0 = grp_DCT_MAT_Multiply2_fu_99_B_1_ce0;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        T_1_ce0 = grp_DCT_MAT_Multiply_fu_67_A_1_ce0;
    end else begin
        T_1_ce0 = ap_const_logic_0;
    end
end

/// T_1_ce1 assign process. ///
always @ (grp_DCT_MAT_Multiply_fu_67_A_1_ce1 or ap_sig_cseq_ST_st2_fsm_1)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        T_1_ce1 = grp_DCT_MAT_Multiply_fu_67_A_1_ce1;
    end else begin
        T_1_ce1 = ap_const_logic_0;
    end
end

/// T_2_address0 assign process. ///
always @ (cond_reg_136 or grp_DCT_MAT_Multiply_fu_67_A_2_address0 or grp_DCT_MAT_Multiply2_fu_99_B_2_address0 or ap_sig_cseq_ST_st2_fsm_1 or ap_sig_cseq_ST_st4_fsm_3)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & ~(cond_reg_136 == ap_const_lv1_0))) begin
        T_2_address0 = grp_DCT_MAT_Multiply2_fu_99_B_2_address0;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        T_2_address0 = grp_DCT_MAT_Multiply_fu_67_A_2_address0;
    end else begin
        T_2_address0 = 'bx;
    end
end

/// T_2_ce0 assign process. ///
always @ (cond_reg_136 or grp_DCT_MAT_Multiply_fu_67_A_2_ce0 or grp_DCT_MAT_Multiply2_fu_99_B_2_ce0 or ap_sig_cseq_ST_st2_fsm_1 or ap_sig_cseq_ST_st4_fsm_3)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & ~(cond_reg_136 == ap_const_lv1_0))) begin
        T_2_ce0 = grp_DCT_MAT_Multiply2_fu_99_B_2_ce0;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        T_2_ce0 = grp_DCT_MAT_Multiply_fu_67_A_2_ce0;
    end else begin
        T_2_ce0 = ap_const_logic_0;
    end
end

/// T_2_ce1 assign process. ///
always @ (grp_DCT_MAT_Multiply_fu_67_A_2_ce1 or ap_sig_cseq_ST_st2_fsm_1)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        T_2_ce1 = grp_DCT_MAT_Multiply_fu_67_A_2_ce1;
    end else begin
        T_2_ce1 = ap_const_logic_0;
    end
end

/// T_3_address0 assign process. ///
always @ (cond_reg_136 or grp_DCT_MAT_Multiply_fu_67_A_3_address0 or grp_DCT_MAT_Multiply2_fu_99_B_3_address0 or ap_sig_cseq_ST_st2_fsm_1 or ap_sig_cseq_ST_st4_fsm_3)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & ~(cond_reg_136 == ap_const_lv1_0))) begin
        T_3_address0 = grp_DCT_MAT_Multiply2_fu_99_B_3_address0;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        T_3_address0 = grp_DCT_MAT_Multiply_fu_67_A_3_address0;
    end else begin
        T_3_address0 = 'bx;
    end
end

/// T_3_ce0 assign process. ///
always @ (cond_reg_136 or grp_DCT_MAT_Multiply_fu_67_A_3_ce0 or grp_DCT_MAT_Multiply2_fu_99_B_3_ce0 or ap_sig_cseq_ST_st2_fsm_1 or ap_sig_cseq_ST_st4_fsm_3)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & ~(cond_reg_136 == ap_const_lv1_0))) begin
        T_3_ce0 = grp_DCT_MAT_Multiply2_fu_99_B_3_ce0;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        T_3_ce0 = grp_DCT_MAT_Multiply_fu_67_A_3_ce0;
    end else begin
        T_3_ce0 = ap_const_logic_0;
    end
end

/// T_3_ce1 assign process. ///
always @ (grp_DCT_MAT_Multiply_fu_67_A_3_ce1 or ap_sig_cseq_ST_st2_fsm_1)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        T_3_ce1 = grp_DCT_MAT_Multiply_fu_67_A_3_ce1;
    end else begin
        T_3_ce1 = ap_const_logic_0;
    end
end

/// T_4_address0 assign process. ///
always @ (cond_reg_136 or grp_DCT_MAT_Multiply_fu_67_A_4_address0 or grp_DCT_MAT_Multiply2_fu_99_B_4_address0 or ap_sig_cseq_ST_st2_fsm_1 or ap_sig_cseq_ST_st4_fsm_3)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & ~(cond_reg_136 == ap_const_lv1_0))) begin
        T_4_address0 = grp_DCT_MAT_Multiply2_fu_99_B_4_address0;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        T_4_address0 = grp_DCT_MAT_Multiply_fu_67_A_4_address0;
    end else begin
        T_4_address0 = 'bx;
    end
end

/// T_4_ce0 assign process. ///
always @ (cond_reg_136 or grp_DCT_MAT_Multiply_fu_67_A_4_ce0 or grp_DCT_MAT_Multiply2_fu_99_B_4_ce0 or ap_sig_cseq_ST_st2_fsm_1 or ap_sig_cseq_ST_st4_fsm_3)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & ~(cond_reg_136 == ap_const_lv1_0))) begin
        T_4_ce0 = grp_DCT_MAT_Multiply2_fu_99_B_4_ce0;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        T_4_ce0 = grp_DCT_MAT_Multiply_fu_67_A_4_ce0;
    end else begin
        T_4_ce0 = ap_const_logic_0;
    end
end

/// T_4_ce1 assign process. ///
always @ (grp_DCT_MAT_Multiply_fu_67_A_4_ce1 or ap_sig_cseq_ST_st2_fsm_1)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        T_4_ce1 = grp_DCT_MAT_Multiply_fu_67_A_4_ce1;
    end else begin
        T_4_ce1 = ap_const_logic_0;
    end
end

/// T_5_address0 assign process. ///
always @ (cond_reg_136 or grp_DCT_MAT_Multiply_fu_67_A_5_address0 or grp_DCT_MAT_Multiply2_fu_99_B_5_address0 or ap_sig_cseq_ST_st2_fsm_1 or ap_sig_cseq_ST_st4_fsm_3)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & ~(cond_reg_136 == ap_const_lv1_0))) begin
        T_5_address0 = grp_DCT_MAT_Multiply2_fu_99_B_5_address0;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        T_5_address0 = grp_DCT_MAT_Multiply_fu_67_A_5_address0;
    end else begin
        T_5_address0 = 'bx;
    end
end

/// T_5_ce0 assign process. ///
always @ (cond_reg_136 or grp_DCT_MAT_Multiply_fu_67_A_5_ce0 or grp_DCT_MAT_Multiply2_fu_99_B_5_ce0 or ap_sig_cseq_ST_st2_fsm_1 or ap_sig_cseq_ST_st4_fsm_3)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & ~(cond_reg_136 == ap_const_lv1_0))) begin
        T_5_ce0 = grp_DCT_MAT_Multiply2_fu_99_B_5_ce0;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        T_5_ce0 = grp_DCT_MAT_Multiply_fu_67_A_5_ce0;
    end else begin
        T_5_ce0 = ap_const_logic_0;
    end
end

/// T_5_ce1 assign process. ///
always @ (grp_DCT_MAT_Multiply_fu_67_A_5_ce1 or ap_sig_cseq_ST_st2_fsm_1)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        T_5_ce1 = grp_DCT_MAT_Multiply_fu_67_A_5_ce1;
    end else begin
        T_5_ce1 = ap_const_logic_0;
    end
end

/// T_6_address0 assign process. ///
always @ (cond_reg_136 or grp_DCT_MAT_Multiply_fu_67_A_6_address0 or grp_DCT_MAT_Multiply2_fu_99_B_6_address0 or ap_sig_cseq_ST_st2_fsm_1 or ap_sig_cseq_ST_st4_fsm_3)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & ~(cond_reg_136 == ap_const_lv1_0))) begin
        T_6_address0 = grp_DCT_MAT_Multiply2_fu_99_B_6_address0;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        T_6_address0 = grp_DCT_MAT_Multiply_fu_67_A_6_address0;
    end else begin
        T_6_address0 = 'bx;
    end
end

/// T_6_ce0 assign process. ///
always @ (cond_reg_136 or grp_DCT_MAT_Multiply_fu_67_A_6_ce0 or grp_DCT_MAT_Multiply2_fu_99_B_6_ce0 or ap_sig_cseq_ST_st2_fsm_1 or ap_sig_cseq_ST_st4_fsm_3)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & ~(cond_reg_136 == ap_const_lv1_0))) begin
        T_6_ce0 = grp_DCT_MAT_Multiply2_fu_99_B_6_ce0;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        T_6_ce0 = grp_DCT_MAT_Multiply_fu_67_A_6_ce0;
    end else begin
        T_6_ce0 = ap_const_logic_0;
    end
end

/// T_6_ce1 assign process. ///
always @ (grp_DCT_MAT_Multiply_fu_67_A_6_ce1 or ap_sig_cseq_ST_st2_fsm_1)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        T_6_ce1 = grp_DCT_MAT_Multiply_fu_67_A_6_ce1;
    end else begin
        T_6_ce1 = ap_const_logic_0;
    end
end

/// T_7_address0 assign process. ///
always @ (cond_reg_136 or grp_DCT_MAT_Multiply_fu_67_A_7_address0 or grp_DCT_MAT_Multiply2_fu_99_B_7_address0 or ap_sig_cseq_ST_st2_fsm_1 or ap_sig_cseq_ST_st4_fsm_3)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & ~(cond_reg_136 == ap_const_lv1_0))) begin
        T_7_address0 = grp_DCT_MAT_Multiply2_fu_99_B_7_address0;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        T_7_address0 = grp_DCT_MAT_Multiply_fu_67_A_7_address0;
    end else begin
        T_7_address0 = 'bx;
    end
end

/// T_7_ce0 assign process. ///
always @ (cond_reg_136 or grp_DCT_MAT_Multiply_fu_67_A_7_ce0 or grp_DCT_MAT_Multiply2_fu_99_B_7_ce0 or ap_sig_cseq_ST_st2_fsm_1 or ap_sig_cseq_ST_st4_fsm_3)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & ~(cond_reg_136 == ap_const_lv1_0))) begin
        T_7_ce0 = grp_DCT_MAT_Multiply2_fu_99_B_7_ce0;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        T_7_ce0 = grp_DCT_MAT_Multiply_fu_67_A_7_ce0;
    end else begin
        T_7_ce0 = ap_const_logic_0;
    end
end

/// T_7_ce1 assign process. ///
always @ (grp_DCT_MAT_Multiply_fu_67_A_7_ce1 or ap_sig_cseq_ST_st2_fsm_1)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        T_7_ce1 = grp_DCT_MAT_Multiply_fu_67_A_7_ce1;
    end else begin
        T_7_ce1 = ap_const_logic_0;
    end
end

/// Tinv_0_address0 assign process. ///
always @ (cond_reg_136 or grp_DCT_MAT_Multiply_fu_67_A_0_address0 or grp_DCT_MAT_Multiply2_fu_99_B_0_address0 or ap_sig_cseq_ST_st5_fsm_4 or ap_sig_cseq_ST_st4_fsm_3)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & (cond_reg_136 == ap_const_lv1_0))) begin
        Tinv_0_address0 = grp_DCT_MAT_Multiply2_fu_99_B_0_address0;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        Tinv_0_address0 = grp_DCT_MAT_Multiply_fu_67_A_0_address0;
    end else begin
        Tinv_0_address0 = 'bx;
    end
end

/// Tinv_0_ce0 assign process. ///
always @ (cond_reg_136 or grp_DCT_MAT_Multiply_fu_67_A_0_ce0 or grp_DCT_MAT_Multiply2_fu_99_B_0_ce0 or ap_sig_cseq_ST_st5_fsm_4 or ap_sig_cseq_ST_st4_fsm_3)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & (cond_reg_136 == ap_const_lv1_0))) begin
        Tinv_0_ce0 = grp_DCT_MAT_Multiply2_fu_99_B_0_ce0;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        Tinv_0_ce0 = grp_DCT_MAT_Multiply_fu_67_A_0_ce0;
    end else begin
        Tinv_0_ce0 = ap_const_logic_0;
    end
end

/// Tinv_0_ce1 assign process. ///
always @ (grp_DCT_MAT_Multiply_fu_67_A_0_ce1 or ap_sig_cseq_ST_st5_fsm_4)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        Tinv_0_ce1 = grp_DCT_MAT_Multiply_fu_67_A_0_ce1;
    end else begin
        Tinv_0_ce1 = ap_const_logic_0;
    end
end

/// Tinv_1_address0 assign process. ///
always @ (cond_reg_136 or grp_DCT_MAT_Multiply_fu_67_A_1_address0 or grp_DCT_MAT_Multiply2_fu_99_B_1_address0 or ap_sig_cseq_ST_st5_fsm_4 or ap_sig_cseq_ST_st4_fsm_3)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & (cond_reg_136 == ap_const_lv1_0))) begin
        Tinv_1_address0 = grp_DCT_MAT_Multiply2_fu_99_B_1_address0;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        Tinv_1_address0 = grp_DCT_MAT_Multiply_fu_67_A_1_address0;
    end else begin
        Tinv_1_address0 = 'bx;
    end
end

/// Tinv_1_ce0 assign process. ///
always @ (cond_reg_136 or grp_DCT_MAT_Multiply_fu_67_A_1_ce0 or grp_DCT_MAT_Multiply2_fu_99_B_1_ce0 or ap_sig_cseq_ST_st5_fsm_4 or ap_sig_cseq_ST_st4_fsm_3)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & (cond_reg_136 == ap_const_lv1_0))) begin
        Tinv_1_ce0 = grp_DCT_MAT_Multiply2_fu_99_B_1_ce0;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        Tinv_1_ce0 = grp_DCT_MAT_Multiply_fu_67_A_1_ce0;
    end else begin
        Tinv_1_ce0 = ap_const_logic_0;
    end
end

/// Tinv_1_ce1 assign process. ///
always @ (grp_DCT_MAT_Multiply_fu_67_A_1_ce1 or ap_sig_cseq_ST_st5_fsm_4)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        Tinv_1_ce1 = grp_DCT_MAT_Multiply_fu_67_A_1_ce1;
    end else begin
        Tinv_1_ce1 = ap_const_logic_0;
    end
end

/// Tinv_2_address0 assign process. ///
always @ (cond_reg_136 or grp_DCT_MAT_Multiply_fu_67_A_2_address0 or grp_DCT_MAT_Multiply2_fu_99_B_2_address0 or ap_sig_cseq_ST_st5_fsm_4 or ap_sig_cseq_ST_st4_fsm_3)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & (cond_reg_136 == ap_const_lv1_0))) begin
        Tinv_2_address0 = grp_DCT_MAT_Multiply2_fu_99_B_2_address0;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        Tinv_2_address0 = grp_DCT_MAT_Multiply_fu_67_A_2_address0;
    end else begin
        Tinv_2_address0 = 'bx;
    end
end

/// Tinv_2_ce0 assign process. ///
always @ (cond_reg_136 or grp_DCT_MAT_Multiply_fu_67_A_2_ce0 or grp_DCT_MAT_Multiply2_fu_99_B_2_ce0 or ap_sig_cseq_ST_st5_fsm_4 or ap_sig_cseq_ST_st4_fsm_3)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & (cond_reg_136 == ap_const_lv1_0))) begin
        Tinv_2_ce0 = grp_DCT_MAT_Multiply2_fu_99_B_2_ce0;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        Tinv_2_ce0 = grp_DCT_MAT_Multiply_fu_67_A_2_ce0;
    end else begin
        Tinv_2_ce0 = ap_const_logic_0;
    end
end

/// Tinv_2_ce1 assign process. ///
always @ (grp_DCT_MAT_Multiply_fu_67_A_2_ce1 or ap_sig_cseq_ST_st5_fsm_4)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        Tinv_2_ce1 = grp_DCT_MAT_Multiply_fu_67_A_2_ce1;
    end else begin
        Tinv_2_ce1 = ap_const_logic_0;
    end
end

/// Tinv_3_address0 assign process. ///
always @ (cond_reg_136 or grp_DCT_MAT_Multiply_fu_67_A_3_address0 or grp_DCT_MAT_Multiply2_fu_99_B_3_address0 or ap_sig_cseq_ST_st5_fsm_4 or ap_sig_cseq_ST_st4_fsm_3)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & (cond_reg_136 == ap_const_lv1_0))) begin
        Tinv_3_address0 = grp_DCT_MAT_Multiply2_fu_99_B_3_address0;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        Tinv_3_address0 = grp_DCT_MAT_Multiply_fu_67_A_3_address0;
    end else begin
        Tinv_3_address0 = 'bx;
    end
end

/// Tinv_3_ce0 assign process. ///
always @ (cond_reg_136 or grp_DCT_MAT_Multiply_fu_67_A_3_ce0 or grp_DCT_MAT_Multiply2_fu_99_B_3_ce0 or ap_sig_cseq_ST_st5_fsm_4 or ap_sig_cseq_ST_st4_fsm_3)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & (cond_reg_136 == ap_const_lv1_0))) begin
        Tinv_3_ce0 = grp_DCT_MAT_Multiply2_fu_99_B_3_ce0;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        Tinv_3_ce0 = grp_DCT_MAT_Multiply_fu_67_A_3_ce0;
    end else begin
        Tinv_3_ce0 = ap_const_logic_0;
    end
end

/// Tinv_3_ce1 assign process. ///
always @ (grp_DCT_MAT_Multiply_fu_67_A_3_ce1 or ap_sig_cseq_ST_st5_fsm_4)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        Tinv_3_ce1 = grp_DCT_MAT_Multiply_fu_67_A_3_ce1;
    end else begin
        Tinv_3_ce1 = ap_const_logic_0;
    end
end

/// Tinv_4_address0 assign process. ///
always @ (cond_reg_136 or grp_DCT_MAT_Multiply_fu_67_A_4_address0 or grp_DCT_MAT_Multiply2_fu_99_B_4_address0 or ap_sig_cseq_ST_st5_fsm_4 or ap_sig_cseq_ST_st4_fsm_3)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & (cond_reg_136 == ap_const_lv1_0))) begin
        Tinv_4_address0 = grp_DCT_MAT_Multiply2_fu_99_B_4_address0;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        Tinv_4_address0 = grp_DCT_MAT_Multiply_fu_67_A_4_address0;
    end else begin
        Tinv_4_address0 = 'bx;
    end
end

/// Tinv_4_ce0 assign process. ///
always @ (cond_reg_136 or grp_DCT_MAT_Multiply_fu_67_A_4_ce0 or grp_DCT_MAT_Multiply2_fu_99_B_4_ce0 or ap_sig_cseq_ST_st5_fsm_4 or ap_sig_cseq_ST_st4_fsm_3)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & (cond_reg_136 == ap_const_lv1_0))) begin
        Tinv_4_ce0 = grp_DCT_MAT_Multiply2_fu_99_B_4_ce0;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        Tinv_4_ce0 = grp_DCT_MAT_Multiply_fu_67_A_4_ce0;
    end else begin
        Tinv_4_ce0 = ap_const_logic_0;
    end
end

/// Tinv_4_ce1 assign process. ///
always @ (grp_DCT_MAT_Multiply_fu_67_A_4_ce1 or ap_sig_cseq_ST_st5_fsm_4)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        Tinv_4_ce1 = grp_DCT_MAT_Multiply_fu_67_A_4_ce1;
    end else begin
        Tinv_4_ce1 = ap_const_logic_0;
    end
end

/// Tinv_5_address0 assign process. ///
always @ (cond_reg_136 or grp_DCT_MAT_Multiply_fu_67_A_5_address0 or grp_DCT_MAT_Multiply2_fu_99_B_5_address0 or ap_sig_cseq_ST_st5_fsm_4 or ap_sig_cseq_ST_st4_fsm_3)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & (cond_reg_136 == ap_const_lv1_0))) begin
        Tinv_5_address0 = grp_DCT_MAT_Multiply2_fu_99_B_5_address0;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        Tinv_5_address0 = grp_DCT_MAT_Multiply_fu_67_A_5_address0;
    end else begin
        Tinv_5_address0 = 'bx;
    end
end

/// Tinv_5_ce0 assign process. ///
always @ (cond_reg_136 or grp_DCT_MAT_Multiply_fu_67_A_5_ce0 or grp_DCT_MAT_Multiply2_fu_99_B_5_ce0 or ap_sig_cseq_ST_st5_fsm_4 or ap_sig_cseq_ST_st4_fsm_3)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & (cond_reg_136 == ap_const_lv1_0))) begin
        Tinv_5_ce0 = grp_DCT_MAT_Multiply2_fu_99_B_5_ce0;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        Tinv_5_ce0 = grp_DCT_MAT_Multiply_fu_67_A_5_ce0;
    end else begin
        Tinv_5_ce0 = ap_const_logic_0;
    end
end

/// Tinv_5_ce1 assign process. ///
always @ (grp_DCT_MAT_Multiply_fu_67_A_5_ce1 or ap_sig_cseq_ST_st5_fsm_4)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        Tinv_5_ce1 = grp_DCT_MAT_Multiply_fu_67_A_5_ce1;
    end else begin
        Tinv_5_ce1 = ap_const_logic_0;
    end
end

/// Tinv_6_address0 assign process. ///
always @ (cond_reg_136 or grp_DCT_MAT_Multiply_fu_67_A_6_address0 or grp_DCT_MAT_Multiply2_fu_99_B_6_address0 or ap_sig_cseq_ST_st5_fsm_4 or ap_sig_cseq_ST_st4_fsm_3)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & (cond_reg_136 == ap_const_lv1_0))) begin
        Tinv_6_address0 = grp_DCT_MAT_Multiply2_fu_99_B_6_address0;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        Tinv_6_address0 = grp_DCT_MAT_Multiply_fu_67_A_6_address0;
    end else begin
        Tinv_6_address0 = 'bx;
    end
end

/// Tinv_6_ce0 assign process. ///
always @ (cond_reg_136 or grp_DCT_MAT_Multiply_fu_67_A_6_ce0 or grp_DCT_MAT_Multiply2_fu_99_B_6_ce0 or ap_sig_cseq_ST_st5_fsm_4 or ap_sig_cseq_ST_st4_fsm_3)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & (cond_reg_136 == ap_const_lv1_0))) begin
        Tinv_6_ce0 = grp_DCT_MAT_Multiply2_fu_99_B_6_ce0;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        Tinv_6_ce0 = grp_DCT_MAT_Multiply_fu_67_A_6_ce0;
    end else begin
        Tinv_6_ce0 = ap_const_logic_0;
    end
end

/// Tinv_6_ce1 assign process. ///
always @ (grp_DCT_MAT_Multiply_fu_67_A_6_ce1 or ap_sig_cseq_ST_st5_fsm_4)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        Tinv_6_ce1 = grp_DCT_MAT_Multiply_fu_67_A_6_ce1;
    end else begin
        Tinv_6_ce1 = ap_const_logic_0;
    end
end

/// Tinv_7_address0 assign process. ///
always @ (cond_reg_136 or grp_DCT_MAT_Multiply_fu_67_A_7_address0 or grp_DCT_MAT_Multiply2_fu_99_B_7_address0 or ap_sig_cseq_ST_st5_fsm_4 or ap_sig_cseq_ST_st4_fsm_3)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & (cond_reg_136 == ap_const_lv1_0))) begin
        Tinv_7_address0 = grp_DCT_MAT_Multiply2_fu_99_B_7_address0;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        Tinv_7_address0 = grp_DCT_MAT_Multiply_fu_67_A_7_address0;
    end else begin
        Tinv_7_address0 = 'bx;
    end
end

/// Tinv_7_ce0 assign process. ///
always @ (cond_reg_136 or grp_DCT_MAT_Multiply_fu_67_A_7_ce0 or grp_DCT_MAT_Multiply2_fu_99_B_7_ce0 or ap_sig_cseq_ST_st5_fsm_4 or ap_sig_cseq_ST_st4_fsm_3)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & (cond_reg_136 == ap_const_lv1_0))) begin
        Tinv_7_ce0 = grp_DCT_MAT_Multiply2_fu_99_B_7_ce0;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        Tinv_7_ce0 = grp_DCT_MAT_Multiply_fu_67_A_7_ce0;
    end else begin
        Tinv_7_ce0 = ap_const_logic_0;
    end
end

/// Tinv_7_ce1 assign process. ///
always @ (grp_DCT_MAT_Multiply_fu_67_A_7_ce1 or ap_sig_cseq_ST_st5_fsm_4)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        Tinv_7_ce1 = grp_DCT_MAT_Multiply_fu_67_A_7_ce1;
    end else begin
        Tinv_7_ce1 = ap_const_logic_0;
    end
end

/// X_read assign process. ///
always @ (grp_DCT_MAT_Multiply_fu_67_B_read or ap_sig_cseq_ST_st2_fsm_1 or ap_sig_cseq_ST_st5_fsm_4)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) | (ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4))) begin
        X_read = grp_DCT_MAT_Multiply_fu_67_B_read;
    end else begin
        X_read = ap_const_logic_0;
    end
end

/// Y_write assign process. ///
always @ (cond_reg_136 or grp_DCT_MAT_Multiply2_fu_99_C_write or ap_sig_cseq_ST_st4_fsm_3)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & (cond_reg_136 == ap_const_lv1_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & ~(cond_reg_136 == ap_const_lv1_0)))) begin
        Y_write = grp_DCT_MAT_Multiply2_fu_99_C_write;
    end else begin
        Y_write = ap_const_logic_0;
    end
end

/// ap_done assign process. ///
always @ (ap_done_reg or cond_reg_136 or grp_DCT_MAT_Multiply2_fu_99_ap_done or ap_sig_cseq_ST_st4_fsm_3)
begin
    if (((ap_const_logic_1 == ap_done_reg) | ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & ~(((cond_reg_136 == ap_const_lv1_0) & (ap_const_logic_0 == grp_DCT_MAT_Multiply2_fu_99_ap_done)) | (~(cond_reg_136 == ap_const_lv1_0) & (ap_const_logic_0 == grp_DCT_MAT_Multiply2_fu_99_ap_done)))))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0)
begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_ready assign process. ///
always @ (cond_reg_136 or grp_DCT_MAT_Multiply2_fu_99_ap_done or ap_sig_cseq_ST_st4_fsm_3)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & ~(((cond_reg_136 == ap_const_lv1_0) & (ap_const_logic_0 == grp_DCT_MAT_Multiply2_fu_99_ap_done)) | (~(cond_reg_136 == ap_const_lv1_0) & (ap_const_logic_0 == grp_DCT_MAT_Multiply2_fu_99_ap_done))))) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st1_fsm_0 assign process. ///
always @ (ap_sig_bdd_25)
begin
    if (ap_sig_bdd_25) begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st2_fsm_1 assign process. ///
always @ (ap_sig_bdd_445)
begin
    if (ap_sig_bdd_445) begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st3_fsm_2 assign process. ///
always @ (ap_sig_bdd_479)
begin
    if (ap_sig_bdd_479) begin
        ap_sig_cseq_ST_st3_fsm_2 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st3_fsm_2 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st4_fsm_3 assign process. ///
always @ (ap_sig_bdd_488)
begin
    if (ap_sig_bdd_488) begin
        ap_sig_cseq_ST_st4_fsm_3 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st4_fsm_3 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st5_fsm_4 assign process. ///
always @ (ap_sig_bdd_463)
begin
    if (ap_sig_bdd_463) begin
        ap_sig_cseq_ST_st5_fsm_4 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st5_fsm_4 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st6_fsm_5 assign process. ///
always @ (ap_sig_bdd_510)
begin
    if (ap_sig_bdd_510) begin
        ap_sig_cseq_ST_st6_fsm_5 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st6_fsm_5 = ap_const_logic_0;
    end
end

/// ap_sig_startack_grp_DCT_MAT_Multiply2_fu_99_ap_ready assign process. ///
always @ (grp_DCT_MAT_Multiply2_fu_99_ap_ready or ap_reg_startack_grp_DCT_MAT_Multiply2_fu_99_ap_ready)
begin
    if ((ap_const_logic_0 == ap_reg_startack_grp_DCT_MAT_Multiply2_fu_99_ap_ready)) begin
        ap_sig_startack_grp_DCT_MAT_Multiply2_fu_99_ap_ready = grp_DCT_MAT_Multiply2_fu_99_ap_ready;
    end else begin
        ap_sig_startack_grp_DCT_MAT_Multiply2_fu_99_ap_ready = ap_const_logic_1;
    end
end

/// ap_sig_startack_grp_DCT_MAT_Multiply_fu_67_ap_ready assign process. ///
always @ (grp_DCT_MAT_Multiply_fu_67_ap_ready or ap_reg_startack_grp_DCT_MAT_Multiply_fu_67_ap_ready)
begin
    if ((ap_const_logic_0 == ap_reg_startack_grp_DCT_MAT_Multiply_fu_67_ap_ready)) begin
        ap_sig_startack_grp_DCT_MAT_Multiply_fu_67_ap_ready = grp_DCT_MAT_Multiply_fu_67_ap_ready;
    end else begin
        ap_sig_startack_grp_DCT_MAT_Multiply_fu_67_ap_ready = ap_const_logic_1;
    end
end

/// grp_DCT_MAT_Multiply2_fu_99_B_0_q0 assign process. ///
always @ (Tinv_0_q0 or T_0_q0 or cond_reg_136 or ap_sig_cseq_ST_st4_fsm_3)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        if (~(cond_reg_136 == ap_const_lv1_0)) begin
            grp_DCT_MAT_Multiply2_fu_99_B_0_q0 = T_0_q0;
        end else if ((cond_reg_136 == ap_const_lv1_0)) begin
            grp_DCT_MAT_Multiply2_fu_99_B_0_q0 = Tinv_0_q0;
        end else begin
            grp_DCT_MAT_Multiply2_fu_99_B_0_q0 = 'bx;
        end
    end else begin
        grp_DCT_MAT_Multiply2_fu_99_B_0_q0 = 'bx;
    end
end

/// grp_DCT_MAT_Multiply2_fu_99_B_1_q0 assign process. ///
always @ (Tinv_1_q0 or T_1_q0 or cond_reg_136 or ap_sig_cseq_ST_st4_fsm_3)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        if (~(cond_reg_136 == ap_const_lv1_0)) begin
            grp_DCT_MAT_Multiply2_fu_99_B_1_q0 = T_1_q0;
        end else if ((cond_reg_136 == ap_const_lv1_0)) begin
            grp_DCT_MAT_Multiply2_fu_99_B_1_q0 = Tinv_1_q0;
        end else begin
            grp_DCT_MAT_Multiply2_fu_99_B_1_q0 = 'bx;
        end
    end else begin
        grp_DCT_MAT_Multiply2_fu_99_B_1_q0 = 'bx;
    end
end

/// grp_DCT_MAT_Multiply2_fu_99_B_2_q0 assign process. ///
always @ (Tinv_2_q0 or T_2_q0 or cond_reg_136 or ap_sig_cseq_ST_st4_fsm_3)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        if (~(cond_reg_136 == ap_const_lv1_0)) begin
            grp_DCT_MAT_Multiply2_fu_99_B_2_q0 = T_2_q0;
        end else if ((cond_reg_136 == ap_const_lv1_0)) begin
            grp_DCT_MAT_Multiply2_fu_99_B_2_q0 = Tinv_2_q0;
        end else begin
            grp_DCT_MAT_Multiply2_fu_99_B_2_q0 = 'bx;
        end
    end else begin
        grp_DCT_MAT_Multiply2_fu_99_B_2_q0 = 'bx;
    end
end

/// grp_DCT_MAT_Multiply2_fu_99_B_3_q0 assign process. ///
always @ (Tinv_3_q0 or T_3_q0 or cond_reg_136 or ap_sig_cseq_ST_st4_fsm_3)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        if (~(cond_reg_136 == ap_const_lv1_0)) begin
            grp_DCT_MAT_Multiply2_fu_99_B_3_q0 = T_3_q0;
        end else if ((cond_reg_136 == ap_const_lv1_0)) begin
            grp_DCT_MAT_Multiply2_fu_99_B_3_q0 = Tinv_3_q0;
        end else begin
            grp_DCT_MAT_Multiply2_fu_99_B_3_q0 = 'bx;
        end
    end else begin
        grp_DCT_MAT_Multiply2_fu_99_B_3_q0 = 'bx;
    end
end

/// grp_DCT_MAT_Multiply2_fu_99_B_4_q0 assign process. ///
always @ (Tinv_4_q0 or T_4_q0 or cond_reg_136 or ap_sig_cseq_ST_st4_fsm_3)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        if (~(cond_reg_136 == ap_const_lv1_0)) begin
            grp_DCT_MAT_Multiply2_fu_99_B_4_q0 = T_4_q0;
        end else if ((cond_reg_136 == ap_const_lv1_0)) begin
            grp_DCT_MAT_Multiply2_fu_99_B_4_q0 = Tinv_4_q0;
        end else begin
            grp_DCT_MAT_Multiply2_fu_99_B_4_q0 = 'bx;
        end
    end else begin
        grp_DCT_MAT_Multiply2_fu_99_B_4_q0 = 'bx;
    end
end

/// grp_DCT_MAT_Multiply2_fu_99_B_5_q0 assign process. ///
always @ (Tinv_5_q0 or T_5_q0 or cond_reg_136 or ap_sig_cseq_ST_st4_fsm_3)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        if (~(cond_reg_136 == ap_const_lv1_0)) begin
            grp_DCT_MAT_Multiply2_fu_99_B_5_q0 = T_5_q0;
        end else if ((cond_reg_136 == ap_const_lv1_0)) begin
            grp_DCT_MAT_Multiply2_fu_99_B_5_q0 = Tinv_5_q0;
        end else begin
            grp_DCT_MAT_Multiply2_fu_99_B_5_q0 = 'bx;
        end
    end else begin
        grp_DCT_MAT_Multiply2_fu_99_B_5_q0 = 'bx;
    end
end

/// grp_DCT_MAT_Multiply2_fu_99_B_6_q0 assign process. ///
always @ (Tinv_6_q0 or T_6_q0 or cond_reg_136 or ap_sig_cseq_ST_st4_fsm_3)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        if (~(cond_reg_136 == ap_const_lv1_0)) begin
            grp_DCT_MAT_Multiply2_fu_99_B_6_q0 = T_6_q0;
        end else if ((cond_reg_136 == ap_const_lv1_0)) begin
            grp_DCT_MAT_Multiply2_fu_99_B_6_q0 = Tinv_6_q0;
        end else begin
            grp_DCT_MAT_Multiply2_fu_99_B_6_q0 = 'bx;
        end
    end else begin
        grp_DCT_MAT_Multiply2_fu_99_B_6_q0 = 'bx;
    end
end

/// grp_DCT_MAT_Multiply2_fu_99_B_7_q0 assign process. ///
always @ (Tinv_7_q0 or T_7_q0 or cond_reg_136 or ap_sig_cseq_ST_st4_fsm_3)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        if (~(cond_reg_136 == ap_const_lv1_0)) begin
            grp_DCT_MAT_Multiply2_fu_99_B_7_q0 = T_7_q0;
        end else if ((cond_reg_136 == ap_const_lv1_0)) begin
            grp_DCT_MAT_Multiply2_fu_99_B_7_q0 = Tinv_7_q0;
        end else begin
            grp_DCT_MAT_Multiply2_fu_99_B_7_q0 = 'bx;
        end
    end else begin
        grp_DCT_MAT_Multiply2_fu_99_B_7_q0 = 'bx;
    end
end

/// grp_DCT_MAT_Multiply_fu_67_A_0_q0 assign process. ///
always @ (Tinv_0_q0 or T_0_q0 or ap_sig_cseq_ST_st2_fsm_1 or ap_sig_cseq_ST_st5_fsm_4)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        grp_DCT_MAT_Multiply_fu_67_A_0_q0 = Tinv_0_q0;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        grp_DCT_MAT_Multiply_fu_67_A_0_q0 = T_0_q0;
    end else begin
        grp_DCT_MAT_Multiply_fu_67_A_0_q0 = 'bx;
    end
end

/// grp_DCT_MAT_Multiply_fu_67_A_0_q1 assign process. ///
always @ (Tinv_0_q1 or T_0_q1 or ap_sig_cseq_ST_st2_fsm_1 or ap_sig_cseq_ST_st5_fsm_4)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        grp_DCT_MAT_Multiply_fu_67_A_0_q1 = Tinv_0_q1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        grp_DCT_MAT_Multiply_fu_67_A_0_q1 = T_0_q1;
    end else begin
        grp_DCT_MAT_Multiply_fu_67_A_0_q1 = 'bx;
    end
end

/// grp_DCT_MAT_Multiply_fu_67_A_1_q0 assign process. ///
always @ (Tinv_1_q0 or T_1_q0 or ap_sig_cseq_ST_st2_fsm_1 or ap_sig_cseq_ST_st5_fsm_4)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        grp_DCT_MAT_Multiply_fu_67_A_1_q0 = Tinv_1_q0;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        grp_DCT_MAT_Multiply_fu_67_A_1_q0 = T_1_q0;
    end else begin
        grp_DCT_MAT_Multiply_fu_67_A_1_q0 = 'bx;
    end
end

/// grp_DCT_MAT_Multiply_fu_67_A_1_q1 assign process. ///
always @ (Tinv_1_q1 or T_1_q1 or ap_sig_cseq_ST_st2_fsm_1 or ap_sig_cseq_ST_st5_fsm_4)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        grp_DCT_MAT_Multiply_fu_67_A_1_q1 = Tinv_1_q1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        grp_DCT_MAT_Multiply_fu_67_A_1_q1 = T_1_q1;
    end else begin
        grp_DCT_MAT_Multiply_fu_67_A_1_q1 = 'bx;
    end
end

/// grp_DCT_MAT_Multiply_fu_67_A_2_q0 assign process. ///
always @ (Tinv_2_q0 or T_2_q0 or ap_sig_cseq_ST_st2_fsm_1 or ap_sig_cseq_ST_st5_fsm_4)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        grp_DCT_MAT_Multiply_fu_67_A_2_q0 = Tinv_2_q0;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        grp_DCT_MAT_Multiply_fu_67_A_2_q0 = T_2_q0;
    end else begin
        grp_DCT_MAT_Multiply_fu_67_A_2_q0 = 'bx;
    end
end

/// grp_DCT_MAT_Multiply_fu_67_A_2_q1 assign process. ///
always @ (Tinv_2_q1 or T_2_q1 or ap_sig_cseq_ST_st2_fsm_1 or ap_sig_cseq_ST_st5_fsm_4)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        grp_DCT_MAT_Multiply_fu_67_A_2_q1 = Tinv_2_q1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        grp_DCT_MAT_Multiply_fu_67_A_2_q1 = T_2_q1;
    end else begin
        grp_DCT_MAT_Multiply_fu_67_A_2_q1 = 'bx;
    end
end

/// grp_DCT_MAT_Multiply_fu_67_A_3_q0 assign process. ///
always @ (Tinv_3_q0 or T_3_q0 or ap_sig_cseq_ST_st2_fsm_1 or ap_sig_cseq_ST_st5_fsm_4)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        grp_DCT_MAT_Multiply_fu_67_A_3_q0 = Tinv_3_q0;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        grp_DCT_MAT_Multiply_fu_67_A_3_q0 = T_3_q0;
    end else begin
        grp_DCT_MAT_Multiply_fu_67_A_3_q0 = 'bx;
    end
end

/// grp_DCT_MAT_Multiply_fu_67_A_3_q1 assign process. ///
always @ (Tinv_3_q1 or T_3_q1 or ap_sig_cseq_ST_st2_fsm_1 or ap_sig_cseq_ST_st5_fsm_4)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        grp_DCT_MAT_Multiply_fu_67_A_3_q1 = Tinv_3_q1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        grp_DCT_MAT_Multiply_fu_67_A_3_q1 = T_3_q1;
    end else begin
        grp_DCT_MAT_Multiply_fu_67_A_3_q1 = 'bx;
    end
end

/// grp_DCT_MAT_Multiply_fu_67_A_4_q0 assign process. ///
always @ (Tinv_4_q0 or T_4_q0 or ap_sig_cseq_ST_st2_fsm_1 or ap_sig_cseq_ST_st5_fsm_4)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        grp_DCT_MAT_Multiply_fu_67_A_4_q0 = Tinv_4_q0;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        grp_DCT_MAT_Multiply_fu_67_A_4_q0 = T_4_q0;
    end else begin
        grp_DCT_MAT_Multiply_fu_67_A_4_q0 = 'bx;
    end
end

/// grp_DCT_MAT_Multiply_fu_67_A_4_q1 assign process. ///
always @ (Tinv_4_q1 or T_4_q1 or ap_sig_cseq_ST_st2_fsm_1 or ap_sig_cseq_ST_st5_fsm_4)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        grp_DCT_MAT_Multiply_fu_67_A_4_q1 = Tinv_4_q1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        grp_DCT_MAT_Multiply_fu_67_A_4_q1 = T_4_q1;
    end else begin
        grp_DCT_MAT_Multiply_fu_67_A_4_q1 = 'bx;
    end
end

/// grp_DCT_MAT_Multiply_fu_67_A_5_q0 assign process. ///
always @ (Tinv_5_q0 or T_5_q0 or ap_sig_cseq_ST_st2_fsm_1 or ap_sig_cseq_ST_st5_fsm_4)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        grp_DCT_MAT_Multiply_fu_67_A_5_q0 = Tinv_5_q0;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        grp_DCT_MAT_Multiply_fu_67_A_5_q0 = T_5_q0;
    end else begin
        grp_DCT_MAT_Multiply_fu_67_A_5_q0 = 'bx;
    end
end

/// grp_DCT_MAT_Multiply_fu_67_A_5_q1 assign process. ///
always @ (Tinv_5_q1 or T_5_q1 or ap_sig_cseq_ST_st2_fsm_1 or ap_sig_cseq_ST_st5_fsm_4)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        grp_DCT_MAT_Multiply_fu_67_A_5_q1 = Tinv_5_q1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        grp_DCT_MAT_Multiply_fu_67_A_5_q1 = T_5_q1;
    end else begin
        grp_DCT_MAT_Multiply_fu_67_A_5_q1 = 'bx;
    end
end

/// grp_DCT_MAT_Multiply_fu_67_A_6_q0 assign process. ///
always @ (Tinv_6_q0 or T_6_q0 or ap_sig_cseq_ST_st2_fsm_1 or ap_sig_cseq_ST_st5_fsm_4)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        grp_DCT_MAT_Multiply_fu_67_A_6_q0 = Tinv_6_q0;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        grp_DCT_MAT_Multiply_fu_67_A_6_q0 = T_6_q0;
    end else begin
        grp_DCT_MAT_Multiply_fu_67_A_6_q0 = 'bx;
    end
end

/// grp_DCT_MAT_Multiply_fu_67_A_6_q1 assign process. ///
always @ (Tinv_6_q1 or T_6_q1 or ap_sig_cseq_ST_st2_fsm_1 or ap_sig_cseq_ST_st5_fsm_4)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        grp_DCT_MAT_Multiply_fu_67_A_6_q1 = Tinv_6_q1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        grp_DCT_MAT_Multiply_fu_67_A_6_q1 = T_6_q1;
    end else begin
        grp_DCT_MAT_Multiply_fu_67_A_6_q1 = 'bx;
    end
end

/// grp_DCT_MAT_Multiply_fu_67_A_7_q0 assign process. ///
always @ (Tinv_7_q0 or T_7_q0 or ap_sig_cseq_ST_st2_fsm_1 or ap_sig_cseq_ST_st5_fsm_4)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        grp_DCT_MAT_Multiply_fu_67_A_7_q0 = Tinv_7_q0;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        grp_DCT_MAT_Multiply_fu_67_A_7_q0 = T_7_q0;
    end else begin
        grp_DCT_MAT_Multiply_fu_67_A_7_q0 = 'bx;
    end
end

/// grp_DCT_MAT_Multiply_fu_67_A_7_q1 assign process. ///
always @ (Tinv_7_q1 or T_7_q1 or ap_sig_cseq_ST_st2_fsm_1 or ap_sig_cseq_ST_st5_fsm_4)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        grp_DCT_MAT_Multiply_fu_67_A_7_q1 = Tinv_7_q1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        grp_DCT_MAT_Multiply_fu_67_A_7_q1 = T_7_q1;
    end else begin
        grp_DCT_MAT_Multiply_fu_67_A_7_q1 = 'bx;
    end
end

/// temp_address0 assign process. ///
always @ (cond_reg_136 or grp_DCT_MAT_Multiply_fu_67_C_address0 or grp_DCT_MAT_Multiply2_fu_99_A_address0 or ap_sig_cseq_ST_st2_fsm_1 or ap_sig_cseq_ST_st5_fsm_4 or ap_sig_cseq_ST_st4_fsm_3)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & (cond_reg_136 == ap_const_lv1_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & ~(cond_reg_136 == ap_const_lv1_0)))) begin
        temp_address0 = grp_DCT_MAT_Multiply2_fu_99_A_address0;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) | (ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4))) begin
        temp_address0 = grp_DCT_MAT_Multiply_fu_67_C_address0;
    end else begin
        temp_address0 = 'bx;
    end
end

/// temp_ce0 assign process. ///
always @ (cond_reg_136 or grp_DCT_MAT_Multiply_fu_67_C_ce0 or grp_DCT_MAT_Multiply2_fu_99_A_ce0 or ap_sig_cseq_ST_st2_fsm_1 or ap_sig_cseq_ST_st5_fsm_4 or ap_sig_cseq_ST_st4_fsm_3)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & (cond_reg_136 == ap_const_lv1_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & ~(cond_reg_136 == ap_const_lv1_0)))) begin
        temp_ce0 = grp_DCT_MAT_Multiply2_fu_99_A_ce0;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) | (ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4))) begin
        temp_ce0 = grp_DCT_MAT_Multiply_fu_67_C_ce0;
    end else begin
        temp_ce0 = ap_const_logic_0;
    end
end

/// temp_we0 assign process. ///
always @ (grp_DCT_MAT_Multiply_fu_67_C_we0 or ap_sig_cseq_ST_st2_fsm_1 or ap_sig_cseq_ST_st5_fsm_4)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) | (ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4))) begin
        temp_we0 = grp_DCT_MAT_Multiply_fu_67_C_we0;
    end else begin
        temp_we0 = ap_const_logic_0;
    end
end
/// the next state (ap_NS_fsm) of the state machine. ///
always @ (ap_CS_fsm or cond_fu_130_p2 or cond_reg_136 or ap_sig_bdd_222 or grp_DCT_MAT_Multiply_fu_67_ap_done or grp_DCT_MAT_Multiply2_fu_99_ap_done)
begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
        begin
            if ((~ap_sig_bdd_222 & ~(cond_fu_130_p2 == ap_const_lv1_0))) begin
                ap_NS_fsm = ap_ST_st5_fsm_4;
            end else if ((~ap_sig_bdd_222 & (cond_fu_130_p2 == ap_const_lv1_0))) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_st2_fsm_1 : 
        begin
            if (~(ap_const_logic_0 == grp_DCT_MAT_Multiply_fu_67_ap_done)) begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end else begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end
        end
        ap_ST_st3_fsm_2 : 
        begin
            ap_NS_fsm = ap_ST_st4_fsm_3;
        end
        ap_ST_st4_fsm_3 : 
        begin
            if (~(((cond_reg_136 == ap_const_lv1_0) & (ap_const_logic_0 == grp_DCT_MAT_Multiply2_fu_99_ap_done)) | (~(cond_reg_136 == ap_const_lv1_0) & (ap_const_logic_0 == grp_DCT_MAT_Multiply2_fu_99_ap_done)))) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else begin
                ap_NS_fsm = ap_ST_st4_fsm_3;
            end
        end
        ap_ST_st5_fsm_4 : 
        begin
            if (~(ap_const_logic_0 == grp_DCT_MAT_Multiply_fu_67_ap_done)) begin
                ap_NS_fsm = ap_ST_st6_fsm_5;
            end else begin
                ap_NS_fsm = ap_ST_st5_fsm_4;
            end
        end
        ap_ST_st6_fsm_5 : 
        begin
            ap_NS_fsm = ap_ST_st4_fsm_3;
        end
        default : 
        begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign T_0_address1 = grp_DCT_MAT_Multiply_fu_67_A_0_address1;
assign T_1_address1 = grp_DCT_MAT_Multiply_fu_67_A_1_address1;
assign T_2_address1 = grp_DCT_MAT_Multiply_fu_67_A_2_address1;
assign T_3_address1 = grp_DCT_MAT_Multiply_fu_67_A_3_address1;
assign T_4_address1 = grp_DCT_MAT_Multiply_fu_67_A_4_address1;
assign T_5_address1 = grp_DCT_MAT_Multiply_fu_67_A_5_address1;
assign T_6_address1 = grp_DCT_MAT_Multiply_fu_67_A_6_address1;
assign T_7_address1 = grp_DCT_MAT_Multiply_fu_67_A_7_address1;
assign Tinv_0_address1 = grp_DCT_MAT_Multiply_fu_67_A_0_address1;
assign Tinv_1_address1 = grp_DCT_MAT_Multiply_fu_67_A_1_address1;
assign Tinv_2_address1 = grp_DCT_MAT_Multiply_fu_67_A_2_address1;
assign Tinv_3_address1 = grp_DCT_MAT_Multiply_fu_67_A_3_address1;
assign Tinv_4_address1 = grp_DCT_MAT_Multiply_fu_67_A_4_address1;
assign Tinv_5_address1 = grp_DCT_MAT_Multiply_fu_67_A_5_address1;
assign Tinv_6_address1 = grp_DCT_MAT_Multiply_fu_67_A_6_address1;
assign Tinv_7_address1 = grp_DCT_MAT_Multiply_fu_67_A_7_address1;
assign Y_din = grp_DCT_MAT_Multiply2_fu_99_C_din;

/// ap_sig_bdd_222 assign process. ///
always @ (ap_start or ap_done_reg)
begin
    ap_sig_bdd_222 = ((ap_start == ap_const_logic_0) | (ap_done_reg == ap_const_logic_1));
end

/// ap_sig_bdd_25 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_25 = (ap_CS_fsm[ap_const_lv32_0] == ap_const_lv1_1);
end

/// ap_sig_bdd_445 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_445 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1]);
end

/// ap_sig_bdd_463 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_463 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_4]);
end

/// ap_sig_bdd_479 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_479 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2]);
end

/// ap_sig_bdd_488 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_488 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_3]);
end

/// ap_sig_bdd_510 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_510 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_5]);
end
assign cond_fu_130_p2 = (function_r == ap_const_lv8_1? 1'b1: 1'b0);
assign grp_DCT_MAT_Multiply2_fu_99_A_q0 = temp_q0;
assign grp_DCT_MAT_Multiply2_fu_99_A_q1 = ap_const_lv32_0;
assign grp_DCT_MAT_Multiply2_fu_99_B_0_q1 = ap_const_lv32_0;
assign grp_DCT_MAT_Multiply2_fu_99_B_1_q1 = ap_const_lv32_0;
assign grp_DCT_MAT_Multiply2_fu_99_B_2_q1 = ap_const_lv32_0;
assign grp_DCT_MAT_Multiply2_fu_99_B_3_q1 = ap_const_lv32_0;
assign grp_DCT_MAT_Multiply2_fu_99_B_4_q1 = ap_const_lv32_0;
assign grp_DCT_MAT_Multiply2_fu_99_B_5_q1 = ap_const_lv32_0;
assign grp_DCT_MAT_Multiply2_fu_99_B_6_q1 = ap_const_lv32_0;
assign grp_DCT_MAT_Multiply2_fu_99_B_7_q1 = ap_const_lv32_0;
assign grp_DCT_MAT_Multiply2_fu_99_C_full_n = Y_full_n;
assign grp_DCT_MAT_Multiply2_fu_99_ap_start = grp_DCT_MAT_Multiply2_fu_99_ap_start_ap_start_reg;
assign grp_DCT_MAT_Multiply_fu_67_B_dout = X_dout;
assign grp_DCT_MAT_Multiply_fu_67_B_empty_n = X_empty_n;
assign grp_DCT_MAT_Multiply_fu_67_C_q0 = ap_const_lv32_0;
assign grp_DCT_MAT_Multiply_fu_67_C_q1 = ap_const_lv32_0;
assign grp_DCT_MAT_Multiply_fu_67_ap_start = grp_DCT_MAT_Multiply_fu_67_ap_start_ap_start_reg;
assign temp_d0 = grp_DCT_MAT_Multiply_fu_67_C_d0;


endmodule //DCT_Block_proc

