--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml mojo_top.twx mojo_top.ncd -o mojo_top.twr mojo_top.pcf

Design file:              mojo_top.ncd
Physical constraint file: mojo_top.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 28420 paths analyzed, 910 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.408ns.
--------------------------------------------------------------------------------

Paths for end point pwm_osc_10/osc_counter_26 (SLICE_X17Y55.D3), 56 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.592ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pwm_osc_10/osc_counter_21 (FF)
  Destination:          pwm_osc_10/osc_counter_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.357ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.183 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pwm_osc_10/osc_counter_21 to pwm_osc_10/osc_counter_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y53.CMUX    Tshcko                0.518   pwm_osc_10/osc_counter<22>
                                                       pwm_osc_10/osc_counter_21
    SLICE_X18Y4.C4       net (fanout=3)        5.801   pwm_osc_10/osc_counter<21>
    SLICE_X18Y4.COUT     Topcyc                0.348   pwm_osc_10/Mcompar_n0000_cy<11>
                                                       pwm_osc_10/Mcompar_n0000_lutdi10
                                                       pwm_osc_10/Mcompar_n0000_cy<11>
    SLICE_X18Y5.CIN      net (fanout=1)        0.003   pwm_osc_10/Mcompar_n0000_cy<11>
    SLICE_X18Y5.BMUX     Tcinb                 0.239   pwm_osc_10/osc_counter<0>
                                                       pwm_osc_10/osc_counter_0_glue_rst_cy
    SLICE_X17Y55.D3      net (fanout=14)       4.075   pwm_osc_10/Mcompar_n0000_cy<13>
    SLICE_X17Y55.CLK     Tas                   0.373   pwm_osc_10/osc_counter<26>
                                                       pwm_osc_10/osc_counter_26_rstpot
                                                       pwm_osc_10/osc_counter_26
    -------------------------------------------------  ---------------------------
    Total                                     11.357ns (1.478ns logic, 9.879ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.615ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pwm_osc_10/osc_counter_21 (FF)
  Destination:          pwm_osc_10/osc_counter_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.334ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.183 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pwm_osc_10/osc_counter_21 to pwm_osc_10/osc_counter_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y53.CMUX    Tshcko                0.518   pwm_osc_10/osc_counter<22>
                                                       pwm_osc_10/osc_counter_21
    SLICE_X18Y4.C4       net (fanout=3)        5.801   pwm_osc_10/osc_counter<21>
    SLICE_X18Y4.COUT     Topcyc                0.325   pwm_osc_10/Mcompar_n0000_cy<11>
                                                       pwm_osc_10/Mcompar_n0000_lut<10>
                                                       pwm_osc_10/Mcompar_n0000_cy<11>
    SLICE_X18Y5.CIN      net (fanout=1)        0.003   pwm_osc_10/Mcompar_n0000_cy<11>
    SLICE_X18Y5.BMUX     Tcinb                 0.239   pwm_osc_10/osc_counter<0>
                                                       pwm_osc_10/osc_counter_0_glue_rst_cy
    SLICE_X17Y55.D3      net (fanout=14)       4.075   pwm_osc_10/Mcompar_n0000_cy<13>
    SLICE_X17Y55.CLK     Tas                   0.373   pwm_osc_10/osc_counter<26>
                                                       pwm_osc_10/osc_counter_26_rstpot
                                                       pwm_osc_10/osc_counter_26
    -------------------------------------------------  ---------------------------
    Total                                     11.334ns (1.455ns logic, 9.879ns route)
                                                       (12.8% logic, 87.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.878ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pwm_osc_10/osc_counter_3 (FF)
  Destination:          pwm_osc_10/osc_counter_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.064ns (Levels of Logic = 5)
  Clock Path Skew:      -0.023ns (0.183 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pwm_osc_10/osc_counter_3 to pwm_osc_10/osc_counter_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y48.BMUX    Tshcko                0.576   pwm_osc_10/osc_counter<6>
                                                       pwm_osc_10/osc_counter_3
    SLICE_X18Y2.B2       net (fanout=3)        4.162   pwm_osc_10/osc_counter<3>
    SLICE_X18Y2.COUT     Topcyb                0.448   pwm_osc_10/Mcompar_n0000_cy<3>
                                                       pwm_osc_10/Mcompar_n0000_lut<1>
                                                       pwm_osc_10/Mcompar_n0000_cy<3>
    SLICE_X18Y3.CIN      net (fanout=1)        0.003   pwm_osc_10/Mcompar_n0000_cy<3>
    SLICE_X18Y3.COUT     Tbyp                  0.091   pwm_osc_10/Mcompar_n0000_cy<7>
                                                       pwm_osc_10/Mcompar_n0000_cy<7>
    SLICE_X18Y4.CIN      net (fanout=1)        0.003   pwm_osc_10/Mcompar_n0000_cy<7>
    SLICE_X18Y4.COUT     Tbyp                  0.091   pwm_osc_10/Mcompar_n0000_cy<11>
                                                       pwm_osc_10/Mcompar_n0000_cy<11>
    SLICE_X18Y5.CIN      net (fanout=1)        0.003   pwm_osc_10/Mcompar_n0000_cy<11>
    SLICE_X18Y5.BMUX     Tcinb                 0.239   pwm_osc_10/osc_counter<0>
                                                       pwm_osc_10/osc_counter_0_glue_rst_cy
    SLICE_X17Y55.D3      net (fanout=14)       4.075   pwm_osc_10/Mcompar_n0000_cy<13>
    SLICE_X17Y55.CLK     Tas                   0.373   pwm_osc_10/osc_counter<26>
                                                       pwm_osc_10/osc_counter_26_rstpot
                                                       pwm_osc_10/osc_counter_26
    -------------------------------------------------  ---------------------------
    Total                                     10.064ns (1.818ns logic, 8.246ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------

Paths for end point pwm_osc_10/osc_counter_24 (SLICE_X17Y55.C3), 56 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.625ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pwm_osc_10/osc_counter_21 (FF)
  Destination:          pwm_osc_10/osc_counter_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.324ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.183 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pwm_osc_10/osc_counter_21 to pwm_osc_10/osc_counter_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y53.CMUX    Tshcko                0.518   pwm_osc_10/osc_counter<22>
                                                       pwm_osc_10/osc_counter_21
    SLICE_X18Y4.C4       net (fanout=3)        5.801   pwm_osc_10/osc_counter<21>
    SLICE_X18Y4.COUT     Topcyc                0.348   pwm_osc_10/Mcompar_n0000_cy<11>
                                                       pwm_osc_10/Mcompar_n0000_lutdi10
                                                       pwm_osc_10/Mcompar_n0000_cy<11>
    SLICE_X18Y5.CIN      net (fanout=1)        0.003   pwm_osc_10/Mcompar_n0000_cy<11>
    SLICE_X18Y5.BMUX     Tcinb                 0.239   pwm_osc_10/osc_counter<0>
                                                       pwm_osc_10/osc_counter_0_glue_rst_cy
    SLICE_X17Y55.C3      net (fanout=14)       4.042   pwm_osc_10/Mcompar_n0000_cy<13>
    SLICE_X17Y55.CLK     Tas                   0.373   pwm_osc_10/osc_counter<26>
                                                       pwm_osc_10/osc_counter_24_rstpot
                                                       pwm_osc_10/osc_counter_24
    -------------------------------------------------  ---------------------------
    Total                                     11.324ns (1.478ns logic, 9.846ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.648ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pwm_osc_10/osc_counter_21 (FF)
  Destination:          pwm_osc_10/osc_counter_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.301ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.183 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pwm_osc_10/osc_counter_21 to pwm_osc_10/osc_counter_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y53.CMUX    Tshcko                0.518   pwm_osc_10/osc_counter<22>
                                                       pwm_osc_10/osc_counter_21
    SLICE_X18Y4.C4       net (fanout=3)        5.801   pwm_osc_10/osc_counter<21>
    SLICE_X18Y4.COUT     Topcyc                0.325   pwm_osc_10/Mcompar_n0000_cy<11>
                                                       pwm_osc_10/Mcompar_n0000_lut<10>
                                                       pwm_osc_10/Mcompar_n0000_cy<11>
    SLICE_X18Y5.CIN      net (fanout=1)        0.003   pwm_osc_10/Mcompar_n0000_cy<11>
    SLICE_X18Y5.BMUX     Tcinb                 0.239   pwm_osc_10/osc_counter<0>
                                                       pwm_osc_10/osc_counter_0_glue_rst_cy
    SLICE_X17Y55.C3      net (fanout=14)       4.042   pwm_osc_10/Mcompar_n0000_cy<13>
    SLICE_X17Y55.CLK     Tas                   0.373   pwm_osc_10/osc_counter<26>
                                                       pwm_osc_10/osc_counter_24_rstpot
                                                       pwm_osc_10/osc_counter_24
    -------------------------------------------------  ---------------------------
    Total                                     11.301ns (1.455ns logic, 9.846ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.911ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pwm_osc_10/osc_counter_3 (FF)
  Destination:          pwm_osc_10/osc_counter_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.031ns (Levels of Logic = 5)
  Clock Path Skew:      -0.023ns (0.183 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pwm_osc_10/osc_counter_3 to pwm_osc_10/osc_counter_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y48.BMUX    Tshcko                0.576   pwm_osc_10/osc_counter<6>
                                                       pwm_osc_10/osc_counter_3
    SLICE_X18Y2.B2       net (fanout=3)        4.162   pwm_osc_10/osc_counter<3>
    SLICE_X18Y2.COUT     Topcyb                0.448   pwm_osc_10/Mcompar_n0000_cy<3>
                                                       pwm_osc_10/Mcompar_n0000_lut<1>
                                                       pwm_osc_10/Mcompar_n0000_cy<3>
    SLICE_X18Y3.CIN      net (fanout=1)        0.003   pwm_osc_10/Mcompar_n0000_cy<3>
    SLICE_X18Y3.COUT     Tbyp                  0.091   pwm_osc_10/Mcompar_n0000_cy<7>
                                                       pwm_osc_10/Mcompar_n0000_cy<7>
    SLICE_X18Y4.CIN      net (fanout=1)        0.003   pwm_osc_10/Mcompar_n0000_cy<7>
    SLICE_X18Y4.COUT     Tbyp                  0.091   pwm_osc_10/Mcompar_n0000_cy<11>
                                                       pwm_osc_10/Mcompar_n0000_cy<11>
    SLICE_X18Y5.CIN      net (fanout=1)        0.003   pwm_osc_10/Mcompar_n0000_cy<11>
    SLICE_X18Y5.BMUX     Tcinb                 0.239   pwm_osc_10/osc_counter<0>
                                                       pwm_osc_10/osc_counter_0_glue_rst_cy
    SLICE_X17Y55.C3      net (fanout=14)       4.042   pwm_osc_10/Mcompar_n0000_cy<13>
    SLICE_X17Y55.CLK     Tas                   0.373   pwm_osc_10/osc_counter<26>
                                                       pwm_osc_10/osc_counter_24_rstpot
                                                       pwm_osc_10/osc_counter_24
    -------------------------------------------------  ---------------------------
    Total                                     10.031ns (1.818ns logic, 8.213ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------

Paths for end point pwm_osc_10/osc_counter_27 (SLICE_X17Y55.D3), 56 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.701ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pwm_osc_10/osc_counter_21 (FF)
  Destination:          pwm_osc_10/osc_counter_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.248ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.183 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pwm_osc_10/osc_counter_21 to pwm_osc_10/osc_counter_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y53.CMUX    Tshcko                0.518   pwm_osc_10/osc_counter<22>
                                                       pwm_osc_10/osc_counter_21
    SLICE_X18Y4.C4       net (fanout=3)        5.801   pwm_osc_10/osc_counter<21>
    SLICE_X18Y4.COUT     Topcyc                0.348   pwm_osc_10/Mcompar_n0000_cy<11>
                                                       pwm_osc_10/Mcompar_n0000_lutdi10
                                                       pwm_osc_10/Mcompar_n0000_cy<11>
    SLICE_X18Y5.CIN      net (fanout=1)        0.003   pwm_osc_10/Mcompar_n0000_cy<11>
    SLICE_X18Y5.BMUX     Tcinb                 0.239   pwm_osc_10/osc_counter<0>
                                                       pwm_osc_10/osc_counter_0_glue_rst_cy
    SLICE_X17Y55.D3      net (fanout=14)       4.075   pwm_osc_10/Mcompar_n0000_cy<13>
    SLICE_X17Y55.CLK     Tas                   0.264   pwm_osc_10/osc_counter<26>
                                                       pwm_osc_10/osc_counter_27_rstpot
                                                       pwm_osc_10/osc_counter_27
    -------------------------------------------------  ---------------------------
    Total                                     11.248ns (1.369ns logic, 9.879ns route)
                                                       (12.2% logic, 87.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.724ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pwm_osc_10/osc_counter_21 (FF)
  Destination:          pwm_osc_10/osc_counter_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.225ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.183 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pwm_osc_10/osc_counter_21 to pwm_osc_10/osc_counter_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y53.CMUX    Tshcko                0.518   pwm_osc_10/osc_counter<22>
                                                       pwm_osc_10/osc_counter_21
    SLICE_X18Y4.C4       net (fanout=3)        5.801   pwm_osc_10/osc_counter<21>
    SLICE_X18Y4.COUT     Topcyc                0.325   pwm_osc_10/Mcompar_n0000_cy<11>
                                                       pwm_osc_10/Mcompar_n0000_lut<10>
                                                       pwm_osc_10/Mcompar_n0000_cy<11>
    SLICE_X18Y5.CIN      net (fanout=1)        0.003   pwm_osc_10/Mcompar_n0000_cy<11>
    SLICE_X18Y5.BMUX     Tcinb                 0.239   pwm_osc_10/osc_counter<0>
                                                       pwm_osc_10/osc_counter_0_glue_rst_cy
    SLICE_X17Y55.D3      net (fanout=14)       4.075   pwm_osc_10/Mcompar_n0000_cy<13>
    SLICE_X17Y55.CLK     Tas                   0.264   pwm_osc_10/osc_counter<26>
                                                       pwm_osc_10/osc_counter_27_rstpot
                                                       pwm_osc_10/osc_counter_27
    -------------------------------------------------  ---------------------------
    Total                                     11.225ns (1.346ns logic, 9.879ns route)
                                                       (12.0% logic, 88.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.987ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pwm_osc_10/osc_counter_3 (FF)
  Destination:          pwm_osc_10/osc_counter_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.955ns (Levels of Logic = 5)
  Clock Path Skew:      -0.023ns (0.183 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pwm_osc_10/osc_counter_3 to pwm_osc_10/osc_counter_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y48.BMUX    Tshcko                0.576   pwm_osc_10/osc_counter<6>
                                                       pwm_osc_10/osc_counter_3
    SLICE_X18Y2.B2       net (fanout=3)        4.162   pwm_osc_10/osc_counter<3>
    SLICE_X18Y2.COUT     Topcyb                0.448   pwm_osc_10/Mcompar_n0000_cy<3>
                                                       pwm_osc_10/Mcompar_n0000_lut<1>
                                                       pwm_osc_10/Mcompar_n0000_cy<3>
    SLICE_X18Y3.CIN      net (fanout=1)        0.003   pwm_osc_10/Mcompar_n0000_cy<3>
    SLICE_X18Y3.COUT     Tbyp                  0.091   pwm_osc_10/Mcompar_n0000_cy<7>
                                                       pwm_osc_10/Mcompar_n0000_cy<7>
    SLICE_X18Y4.CIN      net (fanout=1)        0.003   pwm_osc_10/Mcompar_n0000_cy<7>
    SLICE_X18Y4.COUT     Tbyp                  0.091   pwm_osc_10/Mcompar_n0000_cy<11>
                                                       pwm_osc_10/Mcompar_n0000_cy<11>
    SLICE_X18Y5.CIN      net (fanout=1)        0.003   pwm_osc_10/Mcompar_n0000_cy<11>
    SLICE_X18Y5.BMUX     Tcinb                 0.239   pwm_osc_10/osc_counter<0>
                                                       pwm_osc_10/osc_counter_0_glue_rst_cy
    SLICE_X17Y55.D3      net (fanout=14)       4.075   pwm_osc_10/Mcompar_n0000_cy<13>
    SLICE_X17Y55.CLK     Tas                   0.264   pwm_osc_10/osc_counter<26>
                                                       pwm_osc_10/osc_counter_27_rstpot
                                                       pwm_osc_10/osc_counter_27
    -------------------------------------------------  ---------------------------
    Total                                      9.955ns (1.709ns logic, 8.246ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point pwm_osc_02/osc_counter_27 (SLICE_X15Y6.B5), 28 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.750ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pwm_osc_02/osc_counter_27 (FF)
  Destination:          pwm_osc_02/osc_counter_27 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.750ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pwm_osc_02/osc_counter_27 to pwm_osc_02/osc_counter_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y6.BMUX     Tshcko                0.244   pwm_osc_02/osc_counter<26>
                                                       pwm_osc_02/osc_counter_27
    SLICE_X14Y6.D6       net (fanout=3)        0.037   pwm_osc_02/osc_counter<27>
    SLICE_X14Y6.DMUX     Topdd                 0.243   Result<27>11
                                                       pwm_osc_02/osc_counter<27>_rt
                                                       pwm_osc_02/Mcount_osc_counter_xor<27>
    SLICE_X15Y6.B5       net (fanout=1)        0.071   Result<27>11
    SLICE_X15Y6.CLK      Tah         (-Th)    -0.155   pwm_osc_02/osc_counter<26>
                                                       pwm_osc_02/osc_counter_27_rstpot
                                                       pwm_osc_02/osc_counter_27
    -------------------------------------------------  ---------------------------
    Total                                      0.750ns (0.642ns logic, 0.108ns route)
                                                       (85.6% logic, 14.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.832ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pwm_osc_02/osc_counter_26 (FF)
  Destination:          pwm_osc_02/osc_counter_27 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.832ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pwm_osc_02/osc_counter_26 to pwm_osc_02/osc_counter_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y6.BQ       Tcko                  0.198   pwm_osc_02/osc_counter<26>
                                                       pwm_osc_02/osc_counter_26
    SLICE_X14Y6.C4       net (fanout=3)        0.129   pwm_osc_02/osc_counter<26>
    SLICE_X14Y6.DMUX     Topcd                 0.279   Result<27>11
                                                       pwm_osc_02/osc_counter<26>_rt
                                                       pwm_osc_02/Mcount_osc_counter_xor<27>
    SLICE_X15Y6.B5       net (fanout=1)        0.071   Result<27>11
    SLICE_X15Y6.CLK      Tah         (-Th)    -0.155   pwm_osc_02/osc_counter<26>
                                                       pwm_osc_02/osc_counter_27_rstpot
                                                       pwm_osc_02/osc_counter_27
    -------------------------------------------------  ---------------------------
    Total                                      0.832ns (0.632ns logic, 0.200ns route)
                                                       (76.0% logic, 24.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.932ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pwm_osc_02/osc_counter_23 (FF)
  Destination:          pwm_osc_02/osc_counter_27 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.932ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pwm_osc_02/osc_counter_23 to pwm_osc_02/osc_counter_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y5.DMUX     Tshcko                0.244   pwm_osc_02/osc_counter<22>
                                                       pwm_osc_02/osc_counter_23
    SLICE_X14Y5.D4       net (fanout=3)        0.126   pwm_osc_02/osc_counter<23>
    SLICE_X14Y5.COUT     Topcyd                0.181   pwm_osc_02/Mcount_osc_counter_cy<23>
                                                       pwm_osc_02/osc_counter<23>_rt
                                                       pwm_osc_02/Mcount_osc_counter_cy<23>
    SLICE_X14Y6.CIN      net (fanout=1)        0.001   pwm_osc_02/Mcount_osc_counter_cy<23>
    SLICE_X14Y6.DMUX     Tcind                 0.154   Result<27>11
                                                       pwm_osc_02/Mcount_osc_counter_xor<27>
    SLICE_X15Y6.B5       net (fanout=1)        0.071   Result<27>11
    SLICE_X15Y6.CLK      Tah         (-Th)    -0.155   pwm_osc_02/osc_counter<26>
                                                       pwm_osc_02/osc_counter_27_rstpot
                                                       pwm_osc_02/osc_counter_27
    -------------------------------------------------  ---------------------------
    Total                                      0.932ns (0.734ns logic, 0.198ns route)
                                                       (78.8% logic, 21.2% route)

--------------------------------------------------------------------------------

Paths for end point pwm_osc_11/squareWaveOut_reg (SLICE_X12Y19.CIN), 48 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.816ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pwm_osc_11/osc_counter_4 (FF)
  Destination:          pwm_osc_11/squareWaveOut_reg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.817ns (Levels of Logic = 4)
  Clock Path Skew:      0.001ns (0.073 - 0.072)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pwm_osc_11/osc_counter_4 to pwm_osc_11/squareWaveOut_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y17.CQ      Tcko                  0.198   pwm_osc_11/osc_counter<6>
                                                       pwm_osc_11/osc_counter_4
    SLICE_X12Y16.C5      net (fanout=3)        0.209   pwm_osc_11/osc_counter<4>
    SLICE_X12Y16.COUT    Topcyc                0.197   pwm_osc_11/Mcompar_GND_10_o_INV_1_o_cy<3>
                                                       pwm_osc_11/Mcompar_GND_10_o_INV_1_o_lutdi2
                                                       pwm_osc_11/Mcompar_GND_10_o_INV_1_o_cy<3>
    SLICE_X12Y17.CIN     net (fanout=1)        0.001   pwm_osc_11/Mcompar_GND_10_o_INV_1_o_cy<3>
    SLICE_X12Y17.COUT    Tbyp                  0.032   pwm_osc_11/Mcompar_GND_10_o_INV_1_o_cy<7>
                                                       pwm_osc_11/Mcompar_GND_10_o_INV_1_o_cy<7>
    SLICE_X12Y18.CIN     net (fanout=1)        0.001   pwm_osc_11/Mcompar_GND_10_o_INV_1_o_cy<7>
    SLICE_X12Y18.COUT    Tbyp                  0.032   pwm_osc_11/Mcompar_GND_10_o_INV_1_o_cy<11>
                                                       pwm_osc_11/Mcompar_GND_10_o_INV_1_o_cy<11>
    SLICE_X12Y19.CIN     net (fanout=1)        0.001   pwm_osc_11/Mcompar_GND_10_o_INV_1_o_cy<11>
    SLICE_X12Y19.CLK     Tckcin      (-Th)    -0.146   pwm_osc_11/squareWaveOut_reg
                                                       pwm_osc_11/Mcompar_GND_10_o_INV_1_o_cy<13>_inv1_cy
                                                       pwm_osc_11/squareWaveOut_reg
    -------------------------------------------------  ---------------------------
    Total                                      0.817ns (0.605ns logic, 0.212ns route)
                                                       (74.1% logic, 25.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.822ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pwm_osc_11/osc_counter_4 (FF)
  Destination:          pwm_osc_11/squareWaveOut_reg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.823ns (Levels of Logic = 4)
  Clock Path Skew:      0.001ns (0.073 - 0.072)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pwm_osc_11/osc_counter_4 to pwm_osc_11/squareWaveOut_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y17.CQ      Tcko                  0.198   pwm_osc_11/osc_counter<6>
                                                       pwm_osc_11/osc_counter_4
    SLICE_X12Y16.C5      net (fanout=3)        0.209   pwm_osc_11/osc_counter<4>
    SLICE_X12Y16.COUT    Topcyc                0.203   pwm_osc_11/Mcompar_GND_10_o_INV_1_o_cy<3>
                                                       pwm_osc_11/Mcompar_GND_10_o_INV_1_o_lut<2>
                                                       pwm_osc_11/Mcompar_GND_10_o_INV_1_o_cy<3>
    SLICE_X12Y17.CIN     net (fanout=1)        0.001   pwm_osc_11/Mcompar_GND_10_o_INV_1_o_cy<3>
    SLICE_X12Y17.COUT    Tbyp                  0.032   pwm_osc_11/Mcompar_GND_10_o_INV_1_o_cy<7>
                                                       pwm_osc_11/Mcompar_GND_10_o_INV_1_o_cy<7>
    SLICE_X12Y18.CIN     net (fanout=1)        0.001   pwm_osc_11/Mcompar_GND_10_o_INV_1_o_cy<7>
    SLICE_X12Y18.COUT    Tbyp                  0.032   pwm_osc_11/Mcompar_GND_10_o_INV_1_o_cy<11>
                                                       pwm_osc_11/Mcompar_GND_10_o_INV_1_o_cy<11>
    SLICE_X12Y19.CIN     net (fanout=1)        0.001   pwm_osc_11/Mcompar_GND_10_o_INV_1_o_cy<11>
    SLICE_X12Y19.CLK     Tckcin      (-Th)    -0.146   pwm_osc_11/squareWaveOut_reg
                                                       pwm_osc_11/Mcompar_GND_10_o_INV_1_o_cy<13>_inv1_cy
                                                       pwm_osc_11/squareWaveOut_reg
    -------------------------------------------------  ---------------------------
    Total                                      0.823ns (0.611ns logic, 0.212ns route)
                                                       (74.2% logic, 25.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.857ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pwm_osc_11/osc_counter_20 (FF)
  Destination:          pwm_osc_11/squareWaveOut_reg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.865ns (Levels of Logic = 2)
  Clock Path Skew:      0.008ns (0.073 - 0.065)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pwm_osc_11/osc_counter_20 to pwm_osc_11/squareWaveOut_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y21.CQ      Tcko                  0.198   pwm_osc_11/osc_counter<22>
                                                       pwm_osc_11/osc_counter_20
    SLICE_X12Y18.C5      net (fanout=3)        0.323   pwm_osc_11/osc_counter<20>
    SLICE_X12Y18.COUT    Topcyc                0.197   pwm_osc_11/Mcompar_GND_10_o_INV_1_o_cy<11>
                                                       pwm_osc_11/Mcompar_GND_10_o_INV_1_o_lutdi10
                                                       pwm_osc_11/Mcompar_GND_10_o_INV_1_o_cy<11>
    SLICE_X12Y19.CIN     net (fanout=1)        0.001   pwm_osc_11/Mcompar_GND_10_o_INV_1_o_cy<11>
    SLICE_X12Y19.CLK     Tckcin      (-Th)    -0.146   pwm_osc_11/squareWaveOut_reg
                                                       pwm_osc_11/Mcompar_GND_10_o_INV_1_o_cy<13>_inv1_cy
                                                       pwm_osc_11/squareWaveOut_reg
    -------------------------------------------------  ---------------------------
    Total                                      0.865ns (0.541ns logic, 0.324ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------

Paths for end point pwm_osc_01/osc_counter_3 (SLICE_X3Y50.B5), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.823ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pwm_osc_01/osc_counter_2 (FF)
  Destination:          pwm_osc_01/osc_counter_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.823ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pwm_osc_01/osc_counter_2 to pwm_osc_01/osc_counter_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y50.BQ       Tcko                  0.198   pwm_osc_01/osc_counter<6>
                                                       pwm_osc_01/osc_counter_2
    SLICE_X2Y50.C4       net (fanout=3)        0.120   pwm_osc_01/osc_counter<2>
    SLICE_X2Y50.DMUX     Topcd                 0.279   pwm_osc_01/Mcount_osc_counter_cy<3>
                                                       pwm_osc_01/osc_counter<2>_rt
                                                       pwm_osc_01/Mcount_osc_counter_cy<3>
    SLICE_X3Y50.B5       net (fanout=1)        0.071   Result<3>12
    SLICE_X3Y50.CLK      Tah         (-Th)    -0.155   pwm_osc_01/osc_counter<6>
                                                       pwm_osc_01/osc_counter_3_rstpot
                                                       pwm_osc_01/osc_counter_3
    -------------------------------------------------  ---------------------------
    Total                                      0.823ns (0.632ns logic, 0.191ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.908ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pwm_osc_01/osc_counter_3 (FF)
  Destination:          pwm_osc_01/osc_counter_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.908ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pwm_osc_01/osc_counter_3 to pwm_osc_01/osc_counter_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y50.BMUX     Tshcko                0.244   pwm_osc_01/osc_counter<6>
                                                       pwm_osc_01/osc_counter_3
    SLICE_X2Y50.D5       net (fanout=3)        0.195   pwm_osc_01/osc_counter<3>
    SLICE_X2Y50.DMUX     Topdd                 0.243   pwm_osc_01/Mcount_osc_counter_cy<3>
                                                       pwm_osc_01/osc_counter<3>_rt
                                                       pwm_osc_01/Mcount_osc_counter_cy<3>
    SLICE_X3Y50.B5       net (fanout=1)        0.071   Result<3>12
    SLICE_X3Y50.CLK      Tah         (-Th)    -0.155   pwm_osc_01/osc_counter<6>
                                                       pwm_osc_01/osc_counter_3_rstpot
                                                       pwm_osc_01/osc_counter_3
    -------------------------------------------------  ---------------------------
    Total                                      0.908ns (0.642ns logic, 0.266ns route)
                                                       (70.7% logic, 29.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.983ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pwm_osc_01/osc_counter_1 (FF)
  Destination:          pwm_osc_01/osc_counter_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.983ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pwm_osc_01/osc_counter_1 to pwm_osc_01/osc_counter_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y50.AQ       Tcko                  0.198   pwm_osc_01/osc_counter<6>
                                                       pwm_osc_01/osc_counter_1
    SLICE_X2Y50.B5       net (fanout=3)        0.207   pwm_osc_01/osc_counter<1>
    SLICE_X2Y50.DMUX     Topbd                 0.352   pwm_osc_01/Mcount_osc_counter_cy<3>
                                                       pwm_osc_01/osc_counter<1>_rt
                                                       pwm_osc_01/Mcount_osc_counter_cy<3>
    SLICE_X3Y50.B5       net (fanout=1)        0.071   Result<3>12
    SLICE_X3Y50.CLK      Tah         (-Th)    -0.155   pwm_osc_01/osc_counter<6>
                                                       pwm_osc_01/osc_counter_3_rstpot
                                                       pwm_osc_01/osc_counter_3
    -------------------------------------------------  ---------------------------
    Total                                      0.983ns (0.705ns logic, 0.278ns route)
                                                       (71.7% logic, 28.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: digital_osc_20/squareWaveOut_reg/CLK0
  Logical resource: digital_osc_20/squareWaveOut_reg/CK0
  Location pin: OLOGIC_X12Y46.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: digital_osc_21/squareWaveOut_reg/CLK0
  Logical resource: digital_osc_21/squareWaveOut_reg/CK0
  Location pin: OLOGIC_X12Y47.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   11.408|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 28420 paths, 0 nets, and 2017 connections

Design statistics:
   Minimum period:  11.408ns{1}   (Maximum frequency:  87.658MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Apr  4 13:55:55 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 431 MB



