# Reading C:/intelFPGA/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:42:40 on Nov 03,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# ** Error: (vlog-13069) ./CPUControl.sv(9): near "begin": syntax error, unexpected begin.
# ** Error: (vlog-13069) ./CPUControl.sv(24): near "11": syntax error, unexpected INTEGER NUMBER.
# ** Error: ./CPUControl.sv(26): (vlog-13205) Syntax error found in the scope following 'ALUSrc'. Is there a missing '::'?
# End time: 12:42:40 on Nov 03,2017, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 7
# C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./CPUControl.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:43:24 on Nov 03,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# ** Error: (vlog-13069) ./CPUControl.sv(203): near ".": syntax error, unexpected '.', expecting ')'.
# ** Error: (vlog-13069) ./CPUControl.sv(241): near "end": syntax error, unexpected end, expecting ';'.
# End time: 12:43:24 on Nov 03,2017, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 7
# C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./CPUControl.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:45:47 on Nov 03,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 12:45:47 on Nov 03,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work CPUControl_testbench 
# Start time: 12:45:47 on Nov 03,2017
# Loading sv_std.std
# Loading work.CPUControl_testbench
# Loading work.CPUControl
# ** Error: Cannot open macro file: CPUControl.do
# Error in macro ./runlab.do line 17
# Cannot open macro file: CPUControl.do
#     while executing
# "do CPUControl.do"
add wave -position end  sim:/CPUControl_testbench/Reg2Loc
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 6664
#           Attempting to use alternate WLF file "./wlftb0zbej".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftb0zbej
add wave -position end  sim:/CPUControl_testbench/MemtoReg
add wave -position end  sim:/CPUControl_testbench/RegWrite
add wave -position end  sim:/CPUControl_testbench/MemWrite
add wave -position end  sim:/CPUControl_testbench/BrTaken
add wave -position end  sim:/CPUControl_testbench/UncondBr
add wave -position end  sim:/CPUControl_testbench/LDURB
add wave -position end  sim:/CPUControl_testbench/Reg2Loc
add wave -position end  sim:/CPUControl_testbench/MemtoReg
add wave -position end  sim:/CPUControl_testbench/RegWrite
add wave -position end  sim:/CPUControl_testbench/MemWrite
add wave -position end  sim:/CPUControl_testbench/BrTaken
add wave -position end  sim:/CPUControl_testbench/UncondBr
add wave -position end  sim:/CPUControl_testbench/LDURB
add wave -position end  sim:/CPUControl_testbench/STURB
add wave -position end  sim:/CPUControl_testbench/MOVZ
add wave -position end  sim:/CPUControl_testbench/MOVK
add wave -position end  sim:/CPUControl_testbench/zero
add wave -position end  sim:/CPUControl_testbench/negative
add wave -position end  sim:/CPUControl_testbench/ALUSrc
add wave -position end  sim:/CPUControl_testbench/ALUCntrl
add wave -position end  sim:/CPUControl_testbench/OPCode
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/Alexander Kasiniak/Desktop/EE469/lab3/CPUControl.do}
run -all
# @0ps instruction is B
# @1000ps instruction is B.LT
# @2000ps instruction is CBZ
# @3000ps instruction is ADDI
# @4000ps instruction is ADDS
# @5000ps instruction is LDUR
# @6000ps instruction is LDURB
# @7000ps instruction is STUR
# @8000ps instruction is STURB
# @9000ps instruction is SUBS
# @10000ps instruction is MOVK
# @11000ps instruction is MOVZ
# ** Note: $stop    : ./CPUControl.sv(242)
#    Time: 11 ns  Iteration: 0  Instance: /CPUControl_testbench
# Break in Module CPUControl_testbench at ./CPUControl.sv line 242
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:03:25 on Nov 03,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 13:03:25 on Nov 03,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:03:26 on Nov 03,2017, Elapsed time: 0:17:39
# Errors: 3, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work CPUControl_testbench 
# Start time: 13:03:26 on Nov 03,2017
# Loading sv_std.std
# Loading work.CPUControl_testbench
# Loading work.CPUControl
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 6664
#           Attempting to use alternate WLF file "./wlftytscjn".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftytscjn
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# @0ps instruction is B
# @1000ps instruction is B.LT
# @2000ps instruction is CBZ
# @3000ps instruction is ADDI
# @4000ps instruction is ADDS
# @5000ps instruction is LDUR
# @6000ps instruction is LDURB
# @7000ps instruction is STUR
# @8000ps instruction is STURB
# @9000ps instruction is SUBS
# @10000ps instruction is MOVK
# @11000ps instruction is MOVZ
# ** Note: $stop    : ./CPUControl.sv(242)
#    Time: 11 ns  Iteration: 0  Instance: /CPUControl_testbench
# Break in Module CPUControl_testbench at ./CPUControl.sv line 242
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:04:45 on Nov 03,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 13:04:45 on Nov 03,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:04:45 on Nov 03,2017, Elapsed time: 0:01:19
# Errors: 0, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work CPUControl_testbench 
# Start time: 13:04:45 on Nov 03,2017
# Loading sv_std.std
# Loading work.CPUControl_testbench
# Loading work.CPUControl
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 6664
#           Attempting to use alternate WLF file "./wlfth2wsqh".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfth2wsqh
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# @0ps instruction is B
# @1000ps instruction is B.LT
# @2000ps instruction is CBZ
# @3000ps instruction is ADDI
# @4000ps instruction is ADDS
# @5000ps instruction is LDUR
# @6000ps instruction is LDURB
# @7000ps instruction is STUR
# @8000ps instruction is STURB
# @9000ps instruction is SUBS
# @10000ps instruction is MOVK
# @11000ps instruction is MOVZ
# ** Note: $stop    : ./CPUControl.sv(242)
#    Time: 11 ns  Iteration: 0  Instance: /CPUControl_testbench
# Break in Module CPUControl_testbench at ./CPUControl.sv line 242
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:07:26 on Nov 03,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 13:07:26 on Nov 03,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:07:27 on Nov 03,2017, Elapsed time: 0:02:42
# Errors: 0, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work CPUControl_testbench 
# Start time: 13:07:27 on Nov 03,2017
# Loading sv_std.std
# Loading work.CPUControl_testbench
# Loading work.CPUControl
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 6664
#           Attempting to use alternate WLF file "./wlfth60eew".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfth60eew
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# @0ps instruction is B
# @1000ps instruction is B.LT
# @2000ps instruction is CBZ
# @3000ps instruction is ADDI
# @4000ps instruction is ADDS
# @5000ps instruction is LDUR
# @6000ps instruction is LDURB
# @7000ps instruction is STUR
# @8000ps instruction is STURB
# @9000ps instruction is SUBS
# @10000ps instruction is MOVK
# @11000ps instruction is MOVZ
# ** Note: $stop    : ./CPUControl.sv(243)
#    Time: 12 ns  Iteration: 0  Instance: /CPUControl_testbench
# Break in Module CPUControl_testbench at ./CPUControl.sv line 243
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:09:24 on Nov 03,2017
# vlog -reportprogress 300 ./CPUControl.sv 
# -- Compiling module CPUControl
# -- Compiling module CPUControl_testbench
# 
# Top level modules:
# 	CPUControl_testbench
# End time: 13:09:24 on Nov 03,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:09:25 on Nov 03,2017, Elapsed time: 0:01:58
# Errors: 0, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work CPUControl_testbench 
# Start time: 13:09:25 on Nov 03,2017
# Loading sv_std.std
# Loading work.CPUControl_testbench
# Loading work.CPUControl
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Megan Swanson  Hostname: DESKTOP-HLF79EF  ProcessID: 6664
#           Attempting to use alternate WLF file "./wlfttshqs3".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfttshqs3
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# @0ps instruction is B
# @1000ps instruction is B.LT
# @2000ps instruction is CBZ
# @3000ps instruction is ADDI
# @4000ps instruction is ADDS
# @5000ps instruction is LDUR
# @6000ps instruction is LDURB
# @7000ps instruction is STUR
# @8000ps instruction is STURB
# @9000ps instruction is SUBS
# @10000ps instruction is MOVK
# @11000ps instruction is MOVZ
# ** Note: $stop    : ./CPUControl.sv(243)
#    Time: 12 ns  Iteration: 0  Instance: /CPUControl_testbench
# Break in Module CPUControl_testbench at ./CPUControl.sv line 243
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/Alexander Kasiniak/Desktop/EE469/lab3/CPUControl.do}
# End time: 13:10:47 on Nov 03,2017, Elapsed time: 0:01:22
# Errors: 0, Warnings: 2
