# Multi emitter transistors in semiconductor memory devices.

## Abstract
A semiconductor memory device comprises an array of memory cells each consisting of two PNPN cells cross coupled with each other, the PNPN cells each comprising a load tran sistor Q‚ÇÅ and a multi emitter transistor, and the multi emitter transistor comprising a read write transisor Q