Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\FPGA\DE0_nano\Altera_DE0_nano_Exam\prj_niosii_test\niosii.qsys --block-symbol-file --output-directory=C:\FPGA\DE0_nano\Altera_DE0_nano_Exam\prj_niosii_test\niosii --family="Cyclone IV E" --part=EP4CE22F17C6
Progress: Loading prj_niosii_test/niosii.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 15.1]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 15.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 15.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 15.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding pio_0 [altera_avalon_pio 15.1]
Progress: Parameterizing module pio_0
Progress: Adding sdram_controller_0 [altera_avalon_new_sdram_controller 15.1]
Progress: Parameterizing module sdram_controller_0
Progress: Adding sys_sdram_pll_0 [altera_up_avalon_sys_sdram_pll 15.1]
Progress: Parameterizing module sys_sdram_pll_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\FPGA\DE0_nano\Altera_DE0_nano_Exam\prj_niosii_test\niosii.qsys --synthesis=VHDL --output-directory=C:\FPGA\DE0_nano\Altera_DE0_nano_Exam\prj_niosii_test\niosii\synthesis --family="Cyclone IV E" --part=EP4CE22F17C6
Progress: Loading prj_niosii_test/niosii.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 15.1]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 15.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 15.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 15.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding pio_0 [altera_avalon_pio 15.1]
Progress: Parameterizing module pio_0
Progress: Adding sdram_controller_0 [altera_avalon_new_sdram_controller 15.1]
Progress: Parameterizing module sdram_controller_0
Progress: Adding sys_sdram_pll_0 [altera_up_avalon_sys_sdram_pll 15.1]
Progress: Parameterizing module sys_sdram_pll_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: niosii: Generating niosii "niosii" for QUARTUS_SYNTH
Info: Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0
Info: Inserting clock-crossing logic between cmd_demux_001.src0 and cmd_mux.sink1
Info: Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0
Info: Inserting clock-crossing logic between rsp_demux.src1 and rsp_mux_001.sink0
Info: jtag_uart_0: Starting RTL generation for module 'niosii_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64/perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=niosii_jtag_uart_0 --dir=C:/Users/Baram/AppData/Local/Temp/alt6803_690033164458629155.dir/0001_jtag_uart_0_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/Baram/AppData/Local/Temp/alt6803_690033164458629155.dir/0001_jtag_uart_0_gen//niosii_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'niosii_jtag_uart_0'
Info: jtag_uart_0: "niosii" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: nios2_gen2_0: "niosii" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info: onchip_memory2_0: Starting RTL generation for module 'niosii_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec C:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64/perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=niosii_onchip_memory2_0 --dir=C:/Users/Baram/AppData/Local/Temp/alt6803_690033164458629155.dir/0002_onchip_memory2_0_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/Baram/AppData/Local/Temp/alt6803_690033164458629155.dir/0002_onchip_memory2_0_gen//niosii_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'niosii_onchip_memory2_0'
Info: onchip_memory2_0: "niosii" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: pio_0: Starting RTL generation for module 'niosii_pio_0'
Info: pio_0:   Generation command is [exec C:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64/perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=niosii_pio_0 --dir=C:/Users/Baram/AppData/Local/Temp/alt6803_690033164458629155.dir/0003_pio_0_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/Baram/AppData/Local/Temp/alt6803_690033164458629155.dir/0003_pio_0_gen//niosii_pio_0_component_configuration.pl  --do_build_sim=0  ]
Info: pio_0: Done RTL generation for module 'niosii_pio_0'
Info: pio_0: "niosii" instantiated altera_avalon_pio "pio_0"
Info: sdram_controller_0: Starting RTL generation for module 'niosii_sdram_controller_0'
Info: sdram_controller_0:   Generation command is [exec C:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64/perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=niosii_sdram_controller_0 --dir=C:/Users/Baram/AppData/Local/Temp/alt6803_690033164458629155.dir/0004_sdram_controller_0_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/Baram/AppData/Local/Temp/alt6803_690033164458629155.dir/0004_sdram_controller_0_gen//niosii_sdram_controller_0_component_configuration.pl  --do_build_sim=0  ]
Info: sdram_controller_0: Done RTL generation for module 'niosii_sdram_controller_0'
Info: sdram_controller_0: "niosii" instantiated altera_avalon_new_sdram_controller "sdram_controller_0"
Info: sys_sdram_pll_0: "niosii" instantiated altera_up_avalon_sys_sdram_pll "sys_sdram_pll_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "niosii" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "niosii" instantiated altera_irq_mapper "irq_mapper"
Info: irq_synchronizer: "niosii" instantiated altera_irq_clock_crosser "irq_synchronizer"
Info: rst_controller: "niosii" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'niosii_nios2_gen2_0_cpu'
Info: cpu:   Generation command is [exec C:/altera_lite/15.1/quartus/bin64//eperlcmd.exe -I C:/altera_lite/15.1/quartus/bin64//perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=niosii_nios2_gen2_0_cpu --dir=C:/Users/Baram/AppData/Local/Temp/alt6803_690033164458629155.dir/0008_cpu_gen/ --quartus_bindir=C:/altera_lite/15.1/quartus/bin64/ --verilog --config=C:/Users/Baram/AppData/Local/Temp/alt6803_690033164458629155.dir/0008_cpu_gen//niosii_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2016.01.04 02:35:56 (*) Starting Nios II generation
Info: cpu: # 2016.01.04 02:35:56 (*)   Checking for plaintext license.
Info: cpu: # 2016.01.04 02:35:59 (*)   Couldn't query license setup in Quartus directory C:/altera_lite/15.1/quartus/bin64/
Info: cpu: # 2016.01.04 02:35:59 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2016.01.04 02:35:59 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2016.01.04 02:35:59 (*)   Plaintext license not found.
Info: cpu: # 2016.01.04 02:35:59 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2016.01.04 02:35:59 (*)   Elaborating CPU configuration settings
Info: cpu: # 2016.01.04 02:35:59 (*)   Creating all objects for CPU
Info: cpu: # 2016.01.04 02:36:00 (*)   Generating RTL from CPU objects
Info: cpu: # 2016.01.04 02:36:00 (*)   Creating plain-text RTL
Info: cpu: # 2016.01.04 02:36:01 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'niosii_nios2_gen2_0_cpu'
Info: cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info: sys_pll: "sys_sdram_pll_0" instantiated altera_up_altpll "sys_pll"
Info: reset_from_locked: "sys_sdram_pll_0" instantiated altera_up_avalon_reset_from_locked_signal "reset_from_locked"
Info: nios2_gen2_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_0_data_master_translator"
Info: jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info: nios2_gen2_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_0_data_master_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_006: "mm_interconnect_0" instantiated altera_merlin_router "router_006"
Info: sdram_controller_0_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "sdram_controller_0_s1_burst_adapter"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/niosii/synthesis/submodules/altera_merlin_arbitrator.sv
Info: sdram_controller_0_s1_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "sdram_controller_0_s1_rsp_width_adapter"
Info: Reusing file C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/niosii/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/niosii/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: Reusing file C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_test/niosii/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_004: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_004"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_004" instantiated error_adapter "error_adapter_0"
Info: niosii: Done "niosii" with 33 modules, 60 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
