# Reading pref.tcl
# do mips_cpu_run_msim_rtl_systemverilog.do
# if ![file isdirectory mips_cpu_iputf_libs] {
# 	file mkdir mips_cpu_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying D:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores 
# vlib mips_cpu_iputf_libs/error_adapter_0
# ** Warning: (vlib-34) Library already exists at "mips_cpu_iputf_libs/error_adapter_0".
# vmap error_adapter_0 ./mips_cpu_iputf_libs/error_adapter_0
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap error_adapter_0 ./mips_cpu_iputf_libs/error_adapter_0 
# Modifying modelsim.ini
# vlib mips_cpu_iputf_libs/avalon_st_adapter
# ** Warning: (vlib-34) Library already exists at "mips_cpu_iputf_libs/avalon_st_adapter".
# vmap avalon_st_adapter ./mips_cpu_iputf_libs/avalon_st_adapter
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap avalon_st_adapter ./mips_cpu_iputf_libs/avalon_st_adapter 
# Modifying modelsim.ini
# vlib mips_cpu_iputf_libs/sdram_controller_s1_rsp_width_adapter
# ** Warning: (vlib-34) Library already exists at "mips_cpu_iputf_libs/sdram_controller_s1_rsp_width_adapter".
# vmap sdram_controller_s1_rsp_width_adapter ./mips_cpu_iputf_libs/sdram_controller_s1_rsp_width_adapter
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap sdram_controller_s1_rsp_width_adapter ./mips_cpu_iputf_libs/sdram_controller_s1_rsp_width_adapter 
# Modifying modelsim.ini
# vlib mips_cpu_iputf_libs/rsp_mux
# ** Warning: (vlib-34) Library already exists at "mips_cpu_iputf_libs/rsp_mux".
# vmap rsp_mux ./mips_cpu_iputf_libs/rsp_mux
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap rsp_mux ./mips_cpu_iputf_libs/rsp_mux 
# Modifying modelsim.ini
# vlib mips_cpu_iputf_libs/rsp_demux
# ** Warning: (vlib-34) Library already exists at "mips_cpu_iputf_libs/rsp_demux".
# vmap rsp_demux ./mips_cpu_iputf_libs/rsp_demux
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap rsp_demux ./mips_cpu_iputf_libs/rsp_demux 
# Modifying modelsim.ini
# vlib mips_cpu_iputf_libs/cmd_mux
# ** Warning: (vlib-34) Library already exists at "mips_cpu_iputf_libs/cmd_mux".
# vmap cmd_mux ./mips_cpu_iputf_libs/cmd_mux
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap cmd_mux ./mips_cpu_iputf_libs/cmd_mux 
# Modifying modelsim.ini
# vlib mips_cpu_iputf_libs/cmd_demux
# ** Warning: (vlib-34) Library already exists at "mips_cpu_iputf_libs/cmd_demux".
# vmap cmd_demux ./mips_cpu_iputf_libs/cmd_demux
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap cmd_demux ./mips_cpu_iputf_libs/cmd_demux 
# Modifying modelsim.ini
# vlib mips_cpu_iputf_libs/sdram_controller_s1_burst_adapter
# ** Warning: (vlib-34) Library already exists at "mips_cpu_iputf_libs/sdram_controller_s1_burst_adapter".
# vmap sdram_controller_s1_burst_adapter ./mips_cpu_iputf_libs/sdram_controller_s1_burst_adapter
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap sdram_controller_s1_burst_adapter ./mips_cpu_iputf_libs/sdram_controller_s1_burst_adapter 
# Modifying modelsim.ini
# vlib mips_cpu_iputf_libs/router_003
# ** Warning: (vlib-34) Library already exists at "mips_cpu_iputf_libs/router_003".
# vmap router_003 ./mips_cpu_iputf_libs/router_003
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap router_003 ./mips_cpu_iputf_libs/router_003 
# Modifying modelsim.ini
# vlib mips_cpu_iputf_libs/router
# ** Warning: (vlib-34) Library already exists at "mips_cpu_iputf_libs/router".
# vmap router ./mips_cpu_iputf_libs/router
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap router ./mips_cpu_iputf_libs/router 
# Modifying modelsim.ini
# vlib mips_cpu_iputf_libs/sdram_controller_s1_agent_rsp_fifo
# ** Warning: (vlib-34) Library already exists at "mips_cpu_iputf_libs/sdram_controller_s1_agent_rsp_fifo".
# vmap sdram_controller_s1_agent_rsp_fifo ./mips_cpu_iputf_libs/sdram_controller_s1_agent_rsp_fifo
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap sdram_controller_s1_agent_rsp_fifo ./mips_cpu_iputf_libs/sdram_controller_s1_agent_rsp_fifo 
# Modifying modelsim.ini
# vlib mips_cpu_iputf_libs/sdram_controller_s1_agent
# ** Warning: (vlib-34) Library already exists at "mips_cpu_iputf_libs/sdram_controller_s1_agent".
# vmap sdram_controller_s1_agent ./mips_cpu_iputf_libs/sdram_controller_s1_agent
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap sdram_controller_s1_agent ./mips_cpu_iputf_libs/sdram_controller_s1_agent 
# Modifying modelsim.ini
# vlib mips_cpu_iputf_libs/d_cache_read_avalon_master_agent
# ** Warning: (vlib-34) Library already exists at "mips_cpu_iputf_libs/d_cache_read_avalon_master_agent".
# vmap d_cache_read_avalon_master_agent ./mips_cpu_iputf_libs/d_cache_read_avalon_master_agent
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap d_cache_read_avalon_master_agent ./mips_cpu_iputf_libs/d_cache_read_avalon_master_agent 
# Modifying modelsim.ini
# vlib mips_cpu_iputf_libs/sdram_controller_s1_translator
# ** Warning: (vlib-34) Library already exists at "mips_cpu_iputf_libs/sdram_controller_s1_translator".
# vmap sdram_controller_s1_translator ./mips_cpu_iputf_libs/sdram_controller_s1_translator
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap sdram_controller_s1_translator ./mips_cpu_iputf_libs/sdram_controller_s1_translator 
# Modifying modelsim.ini
# vlib mips_cpu_iputf_libs/d_cache_read_avalon_master_translator
# ** Warning: (vlib-34) Library already exists at "mips_cpu_iputf_libs/d_cache_read_avalon_master_translator".
# vmap d_cache_read_avalon_master_translator ./mips_cpu_iputf_libs/d_cache_read_avalon_master_translator
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap d_cache_read_avalon_master_translator ./mips_cpu_iputf_libs/d_cache_read_avalon_master_translator 
# Modifying modelsim.ini
# vlib mips_cpu_iputf_libs/rst_controller
# ** Warning: (vlib-34) Library already exists at "mips_cpu_iputf_libs/rst_controller".
# vmap rst_controller ./mips_cpu_iputf_libs/rst_controller
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap rst_controller ./mips_cpu_iputf_libs/rst_controller 
# Modifying modelsim.ini
# vlib mips_cpu_iputf_libs/mm_interconnect_0
# ** Warning: (vlib-34) Library already exists at "mips_cpu_iputf_libs/mm_interconnect_0".
# vmap mm_interconnect_0 ./mips_cpu_iputf_libs/mm_interconnect_0
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap mm_interconnect_0 ./mips_cpu_iputf_libs/mm_interconnect_0 
# Modifying modelsim.ini
# vlib mips_cpu_iputf_libs/sdram_controller
# ** Warning: (vlib-34) Library already exists at "mips_cpu_iputf_libs/sdram_controller".
# vmap sdram_controller ./mips_cpu_iputf_libs/sdram_controller
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap sdram_controller ./mips_cpu_iputf_libs/sdram_controller 
# Modifying modelsim.ini
# vlib mips_cpu_iputf_libs/pll_0
# ** Warning: (vlib-34) Library already exists at "mips_cpu_iputf_libs/pll_0".
# vmap pll_0 ./mips_cpu_iputf_libs/pll_0
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap pll_0 ./mips_cpu_iputf_libs/pll_0 
# Modifying modelsim.ini
# vlib mips_cpu_iputf_libs/d_cache_read
# ** Warning: (vlib-34) Library already exists at "mips_cpu_iputf_libs/d_cache_read".
# vmap d_cache_read ./mips_cpu_iputf_libs/d_cache_read
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap d_cache_read ./mips_cpu_iputf_libs/d_cache_read 
# Modifying modelsim.ini
###### End libraries for IPUTF cores 
###### MIF file copy and HDL compilation commands for IPUTF cores 
# 
# 
# vlog -sv "D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/sdram_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" -work error_adapter_0                      
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:50:28 on Apr 07,2021
# vlog -reportprogress 300 -sv D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/sdram_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv -work error_adapter_0 
# -- Compiling module sdram_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# 
# Top level modules:
# 	sdram_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# End time: 19:50:29 on Apr 07,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog     "D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/sdram_mm_interconnect_0_avalon_st_adapter.v"                  -work avalon_st_adapter                    
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:50:29 on Apr 07,2021
# vlog -reportprogress 300 D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/sdram_mm_interconnect_0_avalon_st_adapter.v -work avalon_st_adapter 
# -- Compiling module sdram_mm_interconnect_0_avalon_st_adapter
# 
# Top level modules:
# 	sdram_mm_interconnect_0_avalon_st_adapter
# End time: 19:50:29 on Apr 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_width_adapter.sv"                               -work sdram_controller_s1_rsp_width_adapter
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:50:29 on Apr 07,2021
# vlog -reportprogress 300 -sv D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_width_adapter.sv -work sdram_controller_s1_rsp_width_adapter 
# -- Compiling module altera_merlin_width_adapter
# 
# Top level modules:
# 	altera_merlin_width_adapter
# End time: 19:50:29 on Apr 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_address_alignment.sv"                           -work sdram_controller_s1_rsp_width_adapter
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:50:29 on Apr 07,2021
# vlog -reportprogress 300 -sv D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_address_alignment.sv -work sdram_controller_s1_rsp_width_adapter 
# -- Compiling module altera_merlin_address_alignment
# 
# Top level modules:
# 	altera_merlin_address_alignment
# End time: 19:50:29 on Apr 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_uncompressor.sv"                          -work sdram_controller_s1_rsp_width_adapter
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:50:29 on Apr 07,2021
# vlog -reportprogress 300 -sv D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_uncompressor.sv -work sdram_controller_s1_rsp_width_adapter 
# -- Compiling module altera_merlin_burst_uncompressor
# 
# Top level modules:
# 	altera_merlin_burst_uncompressor
# End time: 19:50:29 on Apr 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/sdram_mm_interconnect_0_rsp_mux.sv"                           -work rsp_mux                              
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:50:29 on Apr 07,2021
# vlog -reportprogress 300 -sv D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/sdram_mm_interconnect_0_rsp_mux.sv -work rsp_mux 
# -- Compiling module sdram_mm_interconnect_0_rsp_mux
# 
# Top level modules:
# 	sdram_mm_interconnect_0_rsp_mux
# End time: 19:50:29 on Apr 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_arbitrator.sv"                                  -work rsp_mux                              
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:50:29 on Apr 07,2021
# vlog -reportprogress 300 -sv D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_arbitrator.sv -work rsp_mux 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 19:50:29 on Apr 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/sdram_mm_interconnect_0_rsp_demux.sv"                         -work rsp_demux                            
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:50:29 on Apr 07,2021
# vlog -reportprogress 300 -sv D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/sdram_mm_interconnect_0_rsp_demux.sv -work rsp_demux 
# -- Compiling module sdram_mm_interconnect_0_rsp_demux
# 
# Top level modules:
# 	sdram_mm_interconnect_0_rsp_demux
# End time: 19:50:29 on Apr 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/sdram_mm_interconnect_0_cmd_mux.sv"                           -work cmd_mux                              
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:50:29 on Apr 07,2021
# vlog -reportprogress 300 -sv D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/sdram_mm_interconnect_0_cmd_mux.sv -work cmd_mux 
# -- Compiling module sdram_mm_interconnect_0_cmd_mux
# 
# Top level modules:
# 	sdram_mm_interconnect_0_cmd_mux
# End time: 19:50:29 on Apr 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_arbitrator.sv"                                  -work cmd_mux                              
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:50:29 on Apr 07,2021
# vlog -reportprogress 300 -sv D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_arbitrator.sv -work cmd_mux 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 19:50:30 on Apr 07,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv "D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/sdram_mm_interconnect_0_cmd_demux.sv"                         -work cmd_demux                            
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:50:30 on Apr 07,2021
# vlog -reportprogress 300 -sv D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/sdram_mm_interconnect_0_cmd_demux.sv -work cmd_demux 
# -- Compiling module sdram_mm_interconnect_0_cmd_demux
# 
# Top level modules:
# 	sdram_mm_interconnect_0_cmd_demux
# End time: 19:50:30 on Apr 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter.sv"                               -work sdram_controller_s1_burst_adapter    
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:50:30 on Apr 07,2021
# vlog -reportprogress 300 -sv D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter.sv -work sdram_controller_s1_burst_adapter 
# -- Compiling module altera_merlin_burst_adapter
# 
# Top level modules:
# 	altera_merlin_burst_adapter
# End time: 19:50:30 on Apr 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_uncmpr.sv"                        -work sdram_controller_s1_burst_adapter    
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:50:30 on Apr 07,2021
# vlog -reportprogress 300 -sv D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_uncmpr.sv -work sdram_controller_s1_burst_adapter 
# -- Compiling module altera_merlin_burst_adapter_uncompressed_only
# 
# Top level modules:
# 	altera_merlin_burst_adapter_uncompressed_only
# End time: 19:50:30 on Apr 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_13_1.sv"                          -work sdram_controller_s1_burst_adapter    
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:50:30 on Apr 07,2021
# vlog -reportprogress 300 -sv D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_13_1.sv -work sdram_controller_s1_burst_adapter 
# -- Compiling module altera_merlin_burst_adapter_burstwrap_increment
# -- Compiling module altera_merlin_burst_adapter_adder
# -- Compiling module altera_merlin_burst_adapter_subtractor
# -- Compiling module altera_merlin_burst_adapter_min
# -- Compiling module altera_merlin_burst_adapter_13_1
# 
# Top level modules:
# 	altera_merlin_burst_adapter_13_1
# End time: 19:50:30 on Apr 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv"                           -work sdram_controller_s1_burst_adapter    
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:50:30 on Apr 07,2021
# vlog -reportprogress 300 -sv D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv -work sdram_controller_s1_burst_adapter 
# -- Compiling module altera_merlin_burst_adapter_new
# ** Warning: D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(500): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(501): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(502): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(503): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(504): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(505): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(506): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(507): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(508): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(509): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(511): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(512): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(513): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(514): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(515): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(516): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(517): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(518): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(519): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(520): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(521): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(522): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(523): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(526): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(527): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(614): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(615): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(616): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(617): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(618): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(619): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(620): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(621): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(622): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(623): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(624): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(625): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(746): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(762): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(860): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(861): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(862): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(863): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(864): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(865): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(866): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(867): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(900): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(901): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(902): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(903): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(940): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(942): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(945): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(947): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(1040): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(1041): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(1042): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(1043): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(1044): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(1045): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(1046): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(1047): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(1048): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(1049): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(1084): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(1085): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(1086): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(1087): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(1088): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(1089): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(1104): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(1106): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(1206): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(1207): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(1208): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(1209): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(1210): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(1211): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(1212): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(1213): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(1214): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(1215): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(1216): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(1256): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(1257): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(1258): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(1259): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(1260): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(1261): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(1291): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_adapter_new.sv(1294): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# 
# Top level modules:
# 	altera_merlin_burst_adapter_new
# End time: 19:50:30 on Apr 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 92
# vlog -sv "D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_incr_burst_converter.sv"                               -work sdram_controller_s1_burst_adapter    
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:50:30 on Apr 07,2021
# vlog -reportprogress 300 -sv D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_incr_burst_converter.sv -work sdram_controller_s1_burst_adapter 
# -- Compiling module altera_incr_burst_converter
# ** Warning: D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_incr_burst_converter.sv(266): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_incr_burst_converter.sv(268): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_incr_burst_converter.sv(283): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_incr_burst_converter.sv(285): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# 
# Top level modules:
# 	altera_incr_burst_converter
# End time: 19:50:30 on Apr 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# vlog -sv "D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_wrap_burst_converter.sv"                               -work sdram_controller_s1_burst_adapter    
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:50:30 on Apr 07,2021
# vlog -reportprogress 300 -sv D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_wrap_burst_converter.sv -work sdram_controller_s1_burst_adapter 
# -- Compiling module altera_wrap_burst_converter
# 
# Top level modules:
# 	altera_wrap_burst_converter
# End time: 19:50:30 on Apr 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_default_burst_converter.sv"                            -work sdram_controller_s1_burst_adapter    
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:50:30 on Apr 07,2021
# vlog -reportprogress 300 -sv D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_default_burst_converter.sv -work sdram_controller_s1_burst_adapter 
# -- Compiling module altera_default_burst_converter
# ** Warning: D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_default_burst_converter.sv(102): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# 
# Top level modules:
# 	altera_default_burst_converter
# End time: 19:50:30 on Apr 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -sv "D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_address_alignment.sv"                           -work sdram_controller_s1_burst_adapter    
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:50:30 on Apr 07,2021
# vlog -reportprogress 300 -sv D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_address_alignment.sv -work sdram_controller_s1_burst_adapter 
# -- Compiling module altera_merlin_address_alignment
# 
# Top level modules:
# 	altera_merlin_address_alignment
# End time: 19:50:31 on Apr 07,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv "D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_avalon_st_pipeline_stage.sv"                           -work sdram_controller_s1_burst_adapter    
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:50:31 on Apr 07,2021
# vlog -reportprogress 300 -sv D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_avalon_st_pipeline_stage.sv -work sdram_controller_s1_burst_adapter 
# -- Compiling module altera_avalon_st_pipeline_stage
# 
# Top level modules:
# 	altera_avalon_st_pipeline_stage
# End time: 19:50:31 on Apr 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_avalon_st_pipeline_base.v"                             -work sdram_controller_s1_burst_adapter    
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:50:31 on Apr 07,2021
# vlog -reportprogress 300 -sv D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_avalon_st_pipeline_base.v -work sdram_controller_s1_burst_adapter 
# -- Compiling module altera_avalon_st_pipeline_base
# 
# Top level modules:
# 	altera_avalon_st_pipeline_base
# End time: 19:50:31 on Apr 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/sdram_mm_interconnect_0_router_003.sv"                        -work router_003                           
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:50:31 on Apr 07,2021
# vlog -reportprogress 300 -sv D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/sdram_mm_interconnect_0_router_003.sv -work router_003 
# -- Compiling module sdram_mm_interconnect_0_router_003_default_decode
# -- Compiling module sdram_mm_interconnect_0_router_003
# 
# Top level modules:
# 	sdram_mm_interconnect_0_router_003
# End time: 19:50:31 on Apr 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/sdram_mm_interconnect_0_router.sv"                            -work router                               
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:50:31 on Apr 07,2021
# vlog -reportprogress 300 -sv D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/sdram_mm_interconnect_0_router.sv -work router 
# -- Compiling module sdram_mm_interconnect_0_router_default_decode
# -- Compiling module sdram_mm_interconnect_0_router
# 
# Top level modules:
# 	sdram_mm_interconnect_0_router
# End time: 19:50:31 on Apr 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_avalon_sc_fifo.v"                                      -work sdram_controller_s1_agent_rsp_fifo   
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:50:31 on Apr 07,2021
# vlog -reportprogress 300 D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_avalon_sc_fifo.v -work sdram_controller_s1_agent_rsp_fifo 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 19:50:31 on Apr 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_slave_agent.sv"                                 -work sdram_controller_s1_agent            
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:50:31 on Apr 07,2021
# vlog -reportprogress 300 -sv D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_slave_agent.sv -work sdram_controller_s1_agent 
# -- Compiling module altera_merlin_slave_agent
# ** Warning: D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_slave_agent.sv(618): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_slave_agent.sv(488): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_slave_agent.sv(489): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_slave_agent.sv(490): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_slave_agent.sv(491): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_slave_agent.sv(34): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# 
# Top level modules:
# 	altera_merlin_slave_agent
# End time: 19:50:31 on Apr 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
# vlog -sv "D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_uncompressor.sv"                          -work sdram_controller_s1_agent            
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:50:31 on Apr 07,2021
# vlog -reportprogress 300 -sv D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_burst_uncompressor.sv -work sdram_controller_s1_agent 
# -- Compiling module altera_merlin_burst_uncompressor
# 
# Top level modules:
# 	altera_merlin_burst_uncompressor
# End time: 19:50:31 on Apr 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_master_agent.sv"                                -work d_cache_read_avalon_master_agent     
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:50:31 on Apr 07,2021
# vlog -reportprogress 300 -sv D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_master_agent.sv -work d_cache_read_avalon_master_agent 
# -- Compiling module altera_merlin_master_agent
# 
# Top level modules:
# 	altera_merlin_master_agent
# End time: 19:50:31 on Apr 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_slave_translator.sv"                            -work sdram_controller_s1_translator       
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:50:31 on Apr 07,2021
# vlog -reportprogress 300 -sv D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_slave_translator.sv -work sdram_controller_s1_translator 
# -- Compiling module altera_merlin_slave_translator
# 
# Top level modules:
# 	altera_merlin_slave_translator
# End time: 19:50:31 on Apr 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_master_translator.sv"                           -work d_cache_read_avalon_master_translator
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:50:31 on Apr 07,2021
# vlog -reportprogress 300 -sv D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_merlin_master_translator.sv -work d_cache_read_avalon_master_translator 
# -- Compiling module altera_merlin_master_translator
# 
# Top level modules:
# 	altera_merlin_master_translator
# End time: 19:50:32 on Apr 07,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog     "D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_reset_controller.v"                                    -work rst_controller                       
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:50:32 on Apr 07,2021
# vlog -reportprogress 300 D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_reset_controller.v -work rst_controller 
# -- Compiling module altera_reset_controller
# 
# Top level modules:
# 	altera_reset_controller
# End time: 19:50:32 on Apr 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_reset_synchronizer.v"                                  -work rst_controller                       
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:50:32 on Apr 07,2021
# vlog -reportprogress 300 D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_reset_synchronizer.v -work rst_controller 
# -- Compiling module altera_reset_synchronizer
# 
# Top level modules:
# 	altera_reset_synchronizer
# End time: 19:50:32 on Apr 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/sdram_mm_interconnect_0.v"                                    -work mm_interconnect_0                    
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:50:32 on Apr 07,2021
# vlog -reportprogress 300 D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/sdram_mm_interconnect_0.v -work mm_interconnect_0 
# -- Compiling module sdram_mm_interconnect_0
# 
# Top level modules:
# 	sdram_mm_interconnect_0
# End time: 19:50:32 on Apr 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/sdram_sdram_controller.v"                                     -work sdram_controller                     
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:50:32 on Apr 07,2021
# vlog -reportprogress 300 D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/sdram_sdram_controller.v -work sdram_controller 
# -- Compiling module sdram_sdram_controller_input_efifo_module
# -- Compiling module sdram_sdram_controller
# 
# Top level modules:
# 	sdram_sdram_controller
# End time: 19:50:32 on Apr 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/sdram_sdram_controller_test_component.v"                      -work sdram_controller                     
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:50:32 on Apr 07,2021
# vlog -reportprogress 300 D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/sdram_sdram_controller_test_component.v -work sdram_controller 
# -- Compiling module sdram_sdram_controller_test_component_ram_module
# -- Compiling module sdram_sdram_controller_test_component
# 
# Top level modules:
# 	sdram_sdram_controller_test_component
# End time: 19:50:32 on Apr 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/sdram_pll_0.vo"                                               -work pll_0                                
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:50:32 on Apr 07,2021
# vlog -reportprogress 300 D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/sdram_pll_0.vo -work pll_0 
# -- Compiling module sdram_pll_0
# 
# Top level modules:
# 	sdram_pll_0
# End time: 19:50:32 on Apr 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/custom_master.v"                                              -work d_cache_read                         
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:50:32 on Apr 07,2021
# vlog -reportprogress 300 D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/custom_master.v -work d_cache_read 
# -- Compiling module custom_master
# 
# Top level modules:
# 	custom_master
# End time: 19:50:32 on Apr 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/burst_write_master.v"                                         -work d_cache_read                         
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:50:32 on Apr 07,2021
# vlog -reportprogress 300 D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/burst_write_master.v -work d_cache_read 
# -- Compiling module burst_write_master
# 
# Top level modules:
# 	burst_write_master
# End time: 19:50:32 on Apr 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/burst_read_master.v"                                          -work d_cache_read                         
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:50:32 on Apr 07,2021
# vlog -reportprogress 300 D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/burst_read_master.v -work d_cache_read 
# -- Compiling module burst_read_master
# 
# Top level modules:
# 	burst_read_master
# End time: 19:50:32 on Apr 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/write_master.v"                                               -work d_cache_read                         
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:50:32 on Apr 07,2021
# vlog -reportprogress 300 D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/write_master.v -work d_cache_read 
# -- Compiling module write_master
# 
# Top level modules:
# 	write_master
# End time: 19:50:32 on Apr 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/latency_aware_read_master.v"                                  -work d_cache_read                         
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:50:32 on Apr 07,2021
# vlog -reportprogress 300 D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/latency_aware_read_master.v -work d_cache_read 
# -- Compiling module latency_aware_read_master
# 
# Top level modules:
# 	latency_aware_read_master
# End time: 19:50:33 on Apr 07,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog     "D:/Baseline_v2.3/mips_cpu/sdram/simulation/sdram.v"                                                                                                            
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:50:33 on Apr 07,2021
# vlog -reportprogress 300 D:/Baseline_v2.3/mips_cpu/sdram/simulation/sdram.v 
# -- Compiling module sdram
# 
# Top level modules:
# 	sdram
# End time: 19:50:33 on Apr 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+D:/Baseline_v2.3/mips_cpu/mips_core {D:/Baseline_v2.3/mips_cpu/mips_core/cache_bank.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:50:33 on Apr 07,2021
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Baseline_v2.3/mips_cpu/mips_core" D:/Baseline_v2.3/mips_cpu/mips_core/cache_bank.sv 
# -- Compiling module cache_bank
# -- Compiling module cache_bank_core
# 
# Top level modules:
# 	cache_bank
# End time: 19:50:33 on Apr 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/Baseline_v2.3/mips_cpu/mips_core {D:/Baseline_v2.3/mips_cpu/mips_core/mips_core_pkg.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:50:33 on Apr 07,2021
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Baseline_v2.3/mips_cpu/mips_core" D:/Baseline_v2.3/mips_cpu/mips_core/mips_core_pkg.sv 
# -- Compiling package mips_core_pkg
# 
# Top level modules:
# 	--none--
# End time: 19:50:33 on Apr 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/Baseline_v2.3/mips_cpu {D:/Baseline_v2.3/mips_cpu/mips_cpu_pkg.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:50:33 on Apr 07,2021
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Baseline_v2.3/mips_cpu" D:/Baseline_v2.3/mips_cpu/mips_cpu_pkg.sv 
# -- Compiling package mips_cpu_pkg
# 
# Top level modules:
# 	--none--
# End time: 19:50:33 on Apr 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/Baseline_v2.3/mips_cpu/mips_core {D:/Baseline_v2.3/mips_cpu/mips_core/llsc_module.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:50:33 on Apr 07,2021
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Baseline_v2.3/mips_cpu/mips_core" D:/Baseline_v2.3/mips_cpu/mips_core/llsc_module.sv 
# -- Compiling package llsc_module_sv_unit
# -- Importing package mips_cpu_pkg
# -- Importing package mips_core_pkg
# -- Compiling interface llsc_input_ifc
# -- Compiling interface llsc_output_ifc
# -- Compiling module llsc_module
# 
# Top level modules:
# 	llsc_module
# End time: 19:50:33 on Apr 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/Baseline_v2.3/mips_cpu/mips_core {D:/Baseline_v2.3/mips_cpu/mips_core/mips_core_interfaces.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:50:33 on Apr 07,2021
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Baseline_v2.3/mips_cpu/mips_core" D:/Baseline_v2.3/mips_cpu/mips_core/mips_core_interfaces.sv 
# -- Compiling package mips_core_interfaces_sv_unit
# -- Importing package mips_cpu_pkg
# -- Importing package mips_core_pkg
# -- Compiling interface load_pc_ifc
# -- Compiling interface pc_ifc
# -- Compiling interface cache_output_ifc
# -- Compiling interface branch_decoded_ifc
# -- Compiling interface alu_pass_through_ifc
# -- Compiling interface branch_result_ifc
# -- Compiling interface d_cache_pass_through_ifc
# -- Compiling interface write_back_ifc
# -- Compiling interface hazard_control_ifc
# 
# Top level modules:
# 	--none--
# End time: 19:50:33 on Apr 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/Baseline_v2.3/mips_cpu {D:/Baseline_v2.3/mips_cpu/pass_done_interface.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:50:33 on Apr 07,2021
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Baseline_v2.3/mips_cpu" D:/Baseline_v2.3/mips_cpu/pass_done_interface.sv 
# -- Compiling package pass_done_interface_sv_unit
# -- Importing package mips_cpu_pkg
# -- Compiling interface pass_done_ifc
# 
# Top level modules:
# 	--none--
# End time: 19:50:33 on Apr 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/Baseline_v2.3/mips_cpu {D:/Baseline_v2.3/mips_cpu/memory_interfaces.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:50:33 on Apr 07,2021
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Baseline_v2.3/mips_cpu" D:/Baseline_v2.3/mips_cpu/memory_interfaces.sv 
# -- Compiling package memory_interfaces_sv_unit
# -- Importing package mips_cpu_pkg
# -- Compiling interface mem_write_ifc
# -- Compiling interface mem_read_ifc
# 
# Top level modules:
# 	--none--
# End time: 19:50:33 on Apr 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/Baseline_v2.3/mips_cpu/mips_core {D:/Baseline_v2.3/mips_cpu/mips_core/i_cache.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:50:33 on Apr 07,2021
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Baseline_v2.3/mips_cpu/mips_core" D:/Baseline_v2.3/mips_cpu/mips_core/i_cache.sv 
# -- Compiling package i_cache_sv_unit
# -- Importing package mips_cpu_pkg
# -- Importing package mips_core_pkg
# -- Compiling module i_cache
# 
# Top level modules:
# 	i_cache
# End time: 19:50:34 on Apr 07,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/Baseline_v2.3/mips_cpu/mips_core {D:/Baseline_v2.3/mips_cpu/mips_core/fetch_unit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:50:34 on Apr 07,2021
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Baseline_v2.3/mips_cpu/mips_core" D:/Baseline_v2.3/mips_cpu/mips_core/fetch_unit.sv 
# -- Compiling package fetch_unit_sv_unit
# -- Importing package mips_cpu_pkg
# -- Importing package mips_core_pkg
# -- Compiling module fetch_unit
# 
# Top level modules:
# 	fetch_unit
# End time: 19:50:34 on Apr 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/Baseline_v2.3/mips_cpu/mips_core {D:/Baseline_v2.3/mips_cpu/mips_core/decoder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:50:34 on Apr 07,2021
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Baseline_v2.3/mips_cpu/mips_core" D:/Baseline_v2.3/mips_cpu/mips_core/decoder.sv 
# -- Compiling package decoder_sv_unit
# -- Importing package mips_cpu_pkg
# -- Importing package mips_core_pkg
# -- Compiling interface decoder_output_ifc
# -- Compiling module decoder
# 
# Top level modules:
# 	decoder
# End time: 19:50:34 on Apr 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/Baseline_v2.3/mips_cpu/mips_core {D:/Baseline_v2.3/mips_cpu/mips_core/d_cache.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:50:34 on Apr 07,2021
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Baseline_v2.3/mips_cpu/mips_core" D:/Baseline_v2.3/mips_cpu/mips_core/d_cache.sv 
# -- Compiling package d_cache_sv_unit
# -- Importing package mips_cpu_pkg
# -- Importing package mips_core_pkg
# -- Compiling interface d_cache_input_ifc
# -- Compiling module d_cache
# 
# Top level modules:
# 	d_cache
# End time: 19:50:34 on Apr 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/Baseline_v2.3/mips_cpu/mips_core {D:/Baseline_v2.3/mips_cpu/mips_core/branch_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:50:34 on Apr 07,2021
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Baseline_v2.3/mips_cpu/mips_core" D:/Baseline_v2.3/mips_cpu/mips_core/branch_controller.sv 
# -- Compiling package branch_controller_sv_unit
# -- Importing package mips_cpu_pkg
# -- Importing package mips_core_pkg
# -- Compiling module branch_controller
# -- Compiling module branch_predictor_always_not_taken
# -- Compiling module branch_predictor_2bit
# 
# Top level modules:
# 	branch_controller
# 	branch_predictor_2bit
# End time: 19:50:34 on Apr 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/Baseline_v2.3/mips_cpu/mips_core {D:/Baseline_v2.3/mips_cpu/mips_core/alu.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:50:34 on Apr 07,2021
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Baseline_v2.3/mips_cpu/mips_core" D:/Baseline_v2.3/mips_cpu/mips_core/alu.sv 
# -- Compiling package alu_sv_unit
# -- Importing package mips_cpu_pkg
# -- Importing package mips_core_pkg
# -- Compiling interface alu_input_ifc
# -- Compiling interface alu_output_ifc
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 19:50:34 on Apr 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/Baseline_v2.3/mips_cpu/mips_core {D:/Baseline_v2.3/mips_cpu/mips_core/reg_file.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:50:34 on Apr 07,2021
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Baseline_v2.3/mips_cpu/mips_core" D:/Baseline_v2.3/mips_cpu/mips_core/reg_file.sv 
# -- Compiling package reg_file_sv_unit
# -- Importing package mips_cpu_pkg
# -- Importing package mips_core_pkg
# -- Compiling interface reg_file_output_ifc
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# End time: 19:50:34 on Apr 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/Baseline_v2.3/mips_cpu/mips_core {D:/Baseline_v2.3/mips_cpu/mips_core/pipeline_registers.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:50:34 on Apr 07,2021
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Baseline_v2.3/mips_cpu/mips_core" D:/Baseline_v2.3/mips_cpu/mips_core/pipeline_registers.sv 
# -- Compiling package pipeline_registers_sv_unit
# -- Importing package mips_cpu_pkg
# -- Importing package mips_core_pkg
# -- Compiling module pr_i2d
# -- Compiling module pr_d2e
# -- Compiling module pr_e2m
# -- Compiling module pr_m2w
# 
# Top level modules:
# 	pr_i2d
# 	pr_d2e
# 	pr_e2m
# 	pr_m2w
# End time: 19:50:35 on Apr 07,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/Baseline_v2.3/mips_cpu/mips_core {D:/Baseline_v2.3/mips_cpu/mips_core/hazard_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:50:35 on Apr 07,2021
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Baseline_v2.3/mips_cpu/mips_core" D:/Baseline_v2.3/mips_cpu/mips_core/hazard_controller.sv 
# -- Compiling package hazard_controller_sv_unit
# -- Importing package mips_cpu_pkg
# -- Importing package mips_core_pkg
# -- Compiling module hazard_controller
# 
# Top level modules:
# 	hazard_controller
# End time: 19:50:35 on Apr 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/Baseline_v2.3/mips_cpu/mips_core {D:/Baseline_v2.3/mips_cpu/mips_core/glue_circuits.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:50:35 on Apr 07,2021
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Baseline_v2.3/mips_cpu/mips_core" D:/Baseline_v2.3/mips_cpu/mips_core/glue_circuits.sv 
# -- Compiling package glue_circuits_sv_unit
# -- Importing package mips_cpu_pkg
# -- Importing package mips_core_pkg
# -- Compiling module decode_stage_glue
# -- Compiling module ex_stage_glue
# -- Compiling module mem_stage_glue
# 
# Top level modules:
# 	decode_stage_glue
# 	ex_stage_glue
# 	mem_stage_glue
# End time: 19:50:35 on Apr 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/Baseline_v2.3/mips_cpu/mips_core {D:/Baseline_v2.3/mips_cpu/mips_core/forward_unit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:50:35 on Apr 07,2021
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Baseline_v2.3/mips_cpu/mips_core" D:/Baseline_v2.3/mips_cpu/mips_core/forward_unit.sv 
# -- Compiling package forward_unit_sv_unit
# -- Importing package mips_cpu_pkg
# -- Importing package mips_core_pkg
# -- Compiling module forward_unit
# 
# Top level modules:
# 	forward_unit
# End time: 19:50:35 on Apr 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/Baseline_v2.3/mips_cpu/mips_core {D:/Baseline_v2.3/mips_cpu/mips_core/mips_core.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:50:35 on Apr 07,2021
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Baseline_v2.3/mips_cpu/mips_core" D:/Baseline_v2.3/mips_cpu/mips_core/mips_core.sv 
# -- Compiling package mips_core_sv_unit
# -- Importing package mips_cpu_pkg
# -- Importing package mips_core_pkg
# -- Compiling module mips_core
# 
# Top level modules:
# 	mips_core
# End time: 19:50:35 on Apr 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/Baseline_v2.3/mips_cpu {D:/Baseline_v2.3/mips_cpu/mips_cpu.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:50:35 on Apr 07,2021
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Baseline_v2.3/mips_cpu" D:/Baseline_v2.3/mips_cpu/mips_cpu.sv 
# -- Compiling package mips_cpu_sv_unit
# -- Importing package mips_cpu_pkg
# -- Compiling module mips_cpu
# 
# Top level modules:
# 	mips_cpu
# End time: 19:50:35 on Apr 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Load canceled
# Load canceled
do D:/Baseline_v2.3/mips_cpu/wave.do
do D:/Baseline_v2.3/mips_cpu/testbench.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:51:34 on Apr 07,2021
# vlog -reportprogress 300 -work work ../../testbench.sv 
# -- Compiling package testbench_sv_unit
# -- Importing package mips_cpu_pkg
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 19:51:34 on Apr 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:51:34 on Apr 07,2021
# vlog -reportprogress 300 -work work -suppress 2902 -suppress 13388 ../../ip/sdr_sdram/sdr.v 
# -- Compiling module sdr
# 
# Top level modules:
# 	sdr
# End time: 19:51:34 on Apr 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Errors: 2
# vsim -t ns -L error_adapter_0 -L avalon_st_adapter -L sdram_controller_s1_rsp_width_adapter -L rsp_mux -L rsp_demux -L cmd_mux -L cmd_demux -L sdram_controller_s1_burst_adapter -L router_003 -L router -L sdram_controller_s1_agent_rsp_fifo -L sdram_controller_s1_agent -L d_cache_read_avalon_master_agent -L sdram_controller_s1_translator -L d_cache_read_avalon_master_translator -L rst_controller -L mm_interconnect_0 -L sdram_controller -L pll_0 -L d_cache_read -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver testbench 
# Start time: 19:51:34 on Apr 07,2021
# Loading sv_std.std
# Loading work.mips_cpu_pkg
# Loading work.testbench_sv_unit
# Loading work.testbench
# Loading work.mips_cpu_sv_unit
# Loading work.mips_cpu
# Loading work.memory_interfaces_sv_unit
# Loading work.mem_read_ifc
# Loading work.mem_write_ifc
# Loading work.pass_done_interface_sv_unit
# Loading work.pass_done_ifc
# Loading work.sdram
# Loading d_cache_read.custom_master
# Loading pll_0.sdram_pll_0
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.altera_pll
# Loading sdram_controller.sdram_sdram_controller
# Loading sdram_controller.sdram_sdram_controller_input_efifo_module
# Loading mm_interconnect_0.sdram_mm_interconnect_0
# Loading d_cache_read_avalon_master_translator.altera_merlin_master_translator
# Loading sdram_controller_s1_translator.altera_merlin_slave_translator
# Loading d_cache_read_avalon_master_agent.altera_merlin_master_agent
# Loading sdram_controller_s1_agent.altera_merlin_slave_agent
# Loading sdram_controller_s1_rsp_width_adapter.altera_merlin_burst_uncompressor
# Loading sdram_controller_s1_agent_rsp_fifo.altera_avalon_sc_fifo
# Loading router.sdram_mm_interconnect_0_router
# Loading router.sdram_mm_interconnect_0_router_default_decode
# Loading router_003.sdram_mm_interconnect_0_router_003
# Loading router_003.sdram_mm_interconnect_0_router_003_default_decode
# Loading sdram_controller_s1_burst_adapter.altera_merlin_burst_adapter
# Loading cmd_demux.sdram_mm_interconnect_0_cmd_demux
# Loading cmd_mux.sdram_mm_interconnect_0_cmd_mux
# Loading rsp_mux.altera_merlin_arbitrator
# Loading rsp_mux.altera_merlin_arb_adder
# Loading rsp_demux.sdram_mm_interconnect_0_rsp_demux
# Loading rsp_mux.sdram_mm_interconnect_0_rsp_mux
# Loading sdram_controller_s1_rsp_width_adapter.altera_merlin_width_adapter
# Loading avalon_st_adapter.sdram_mm_interconnect_0_avalon_st_adapter
# Loading error_adapter_0.sdram_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# Loading rst_controller.altera_reset_controller
# Loading work.mips_core_pkg
# Loading work.mips_core_sv_unit
# Loading work.mips_core
# Loading work.mips_core_interfaces_sv_unit
# Loading work.pc_ifc
# Loading work.cache_output_ifc
# Loading work.decoder_sv_unit
# Loading work.decoder_output_ifc
# Loading work.reg_file_sv_unit
# Loading work.reg_file_output_ifc
# Loading work.branch_decoded_ifc
# Loading work.alu_sv_unit
# Loading work.alu_input_ifc
# Loading work.alu_pass_through_ifc
# Loading work.alu_output_ifc
# Loading work.llsc_module_sv_unit
# Loading work.llsc_input_ifc
# Loading work.branch_result_ifc
# Loading work.d_cache_sv_unit
# Loading work.d_cache_input_ifc
# Loading work.d_cache_pass_through_ifc
# Loading work.llsc_output_ifc
# Loading work.write_back_ifc
# Loading work.hazard_control_ifc
# Loading work.load_pc_ifc
# Loading work.fetch_unit_sv_unit
# Loading work.fetch_unit
# Loading work.i_cache_sv_unit
# Loading work.i_cache
# Loading work.cache_bank
# Loading work.cache_bank_core
# Loading work.pipeline_registers_sv_unit
# Loading work.pr_i2d
# Loading work.decoder
# Loading work.reg_file
# Loading work.forward_unit_sv_unit
# Loading work.forward_unit
# Loading work.glue_circuits_sv_unit
# Loading work.decode_stage_glue
# Loading work.pr_d2e
# Loading work.alu
# Loading work.llsc_module
# Loading work.ex_stage_glue
# Loading work.pr_e2m
# Loading work.d_cache
# Loading work.mem_stage_glue
# Loading work.pr_m2w
# Loading work.hazard_controller_sv_unit
# Loading work.hazard_controller
# Loading work.branch_controller_sv_unit
# Loading work.branch_controller
# Loading work.branch_predictor_always_not_taken
# Loading work.sdr
# Loading d_cache_read.latency_aware_read_master
# Loading altera_mf_ver.scfifo
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading d_cache_read.write_master
# Loading altera_lnsim_ver.dps_extra_kick
# Loading altera_lnsim_ver.dprio_init
# Loading altera_lnsim_ver.altera_generic_pll_functions
# Loading altera_lnsim_ver.generic_pll
# Loading sdram_controller_s1_burst_adapter.altera_merlin_burst_adapter_uncompressed_only
# Loading rst_controller.altera_reset_synchronizer
# ** Warning: (vsim-8311) System Verilog assertions are supported only in Questasim.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'DUT'.  Expected 24, found 13.
#    Time: 0 ns  Iteration: 0  Instance: /testbench/DUT File: ../../testbench.sv Line: 30
# ** Warning: (vsim-3722) ../../testbench.sv(30): [TFMPC] - Missing connection for port 'CLOCK2_50'.
# ** Warning: (vsim-3722) ../../testbench.sv(30): [TFMPC] - Missing connection for port 'CLOCK3_50'.
# ** Warning: (vsim-3722) ../../testbench.sv(30): [TFMPC] - Missing connection for port 'CLOCK4_50'.
# ** Warning: (vsim-3722) ../../testbench.sv(30): [TFMPC] - Missing connection for port 'HEX0'.
# ** Warning: (vsim-3722) ../../testbench.sv(30): [TFMPC] - Missing connection for port 'HEX1'.
# ** Warning: (vsim-3722) ../../testbench.sv(30): [TFMPC] - Missing connection for port 'HEX2'.
# ** Warning: (vsim-3722) ../../testbench.sv(30): [TFMPC] - Missing connection for port 'HEX3'.
# ** Warning: (vsim-3722) ../../testbench.sv(30): [TFMPC] - Missing connection for port 'HEX4'.
# ** Warning: (vsim-3722) ../../testbench.sv(30): [TFMPC] - Missing connection for port 'HEX5'.
# ** Warning: (vsim-3722) ../../testbench.sv(30): [TFMPC] - Missing connection for port 'KEY'.
# ** Warning: (vsim-3722) ../../testbench.sv(30): [TFMPC] - Missing connection for port 'LEDR'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_master_to_user_fifo'.  Expected 13, found 8.
#    Time: 0 ns  Iteration: 0  Instance: /testbench/DUT/u0/d_cache_read/genblk1/genblk1/a_latency_aware_read_master/the_master_to_user_fifo File: D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/latency_aware_read_master.v Line: 239
# ** Warning: (vsim-3722) D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/latency_aware_read_master.v(239): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3722) D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/latency_aware_read_master.v(239): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3722) D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/latency_aware_read_master.v(239): [TFMPC] - Missing connection for port 'full'.
# ** Warning: (vsim-3722) D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/latency_aware_read_master.v(239): [TFMPC] - Missing connection for port 'almost_full'.
# ** Warning: (vsim-3722) D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/latency_aware_read_master.v(239): [TFMPC] - Missing connection for port 'almost_empty'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_user_to_master_fifo'.  Expected 13, found 8.
#    Time: 0 ns  Iteration: 0  Instance: /testbench/DUT/u0/d_cache_write/genblk1/genblk1/a_write_master/the_user_to_master_fifo File: D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/write_master.v Line: 183
# ** Warning: (vsim-3722) D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/write_master.v(183): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3722) D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/write_master.v(183): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3722) D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/write_master.v(183): [TFMPC] - Missing connection for port 'usedw'.
# ** Warning: (vsim-3722) D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/write_master.v(183): [TFMPC] - Missing connection for port 'almost_full'.
# ** Warning: (vsim-3722) D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/write_master.v(183): [TFMPC] - Missing connection for port 'almost_empty'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'the_master_to_user_fifo'.  Expected 13, found 8.
#    Time: 0 ns  Iteration: 0  Instance: /testbench/DUT/u0/i_cache_read/genblk1/genblk1/a_latency_aware_read_master/the_master_to_user_fifo File: D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/latency_aware_read_master.v Line: 239
# ** Warning: (vsim-3722) D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/latency_aware_read_master.v(239): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3722) D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/latency_aware_read_master.v(239): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3722) D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/latency_aware_read_master.v(239): [TFMPC] - Missing connection for port 'full'.
# ** Warning: (vsim-3722) D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/latency_aware_read_master.v(239): [TFMPC] - Missing connection for port 'almost_full'.
# ** Warning: (vsim-3722) D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/latency_aware_read_master.v(239): [TFMPC] - Missing connection for port 'almost_empty'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'sdram_pll_0_altera_pll_altera_pll_i_1098'.  Expected 26, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /testbench/DUT/u0/pll_0/sdram_pll_0_altera_pll_altera_pll_i_1098 File: D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/sdram_pll_0.vo Line: 48
# ** Warning: (vsim-3722) D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/sdram_pll_0.vo(48): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/sdram_pll_0.vo(48): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/sdram_pll_0.vo(48): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/sdram_pll_0.vo(48): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/sdram_pll_0.vo(48): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/sdram_pll_0.vo(48): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/sdram_pll_0.vo(48): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/sdram_pll_0.vo(48): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/sdram_pll_0.vo(48): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/sdram_pll_0.vo(48): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/sdram_pll_0.vo(48): [TFMPC] - Missing connection for port 'fboutclk'.
# ** Warning: (vsim-3722) D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/sdram_pll_0.vo(48): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/sdram_pll_0.vo(48): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/sdram_pll_0.vo(48): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/sdram_pll_0.vo(48): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/sdram_pll_0.vo(48): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/sdram_pll_0.vo(48): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/sdram_pll_0.vo(48): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/sdram_pll_0.vo(48): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/sdram_pll_0.vo(48): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) D:/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/sdram_pll_0.vo(48): [TFMPC] - Missing connection for port 'zdbfbclk'.
run -all
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.DUT.u0.pll_0.sdram_pll_0_altera_pll_altera_pll_i_1098.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = testbench.DUT.u0.pll_0.sdram_pll_0_altera_pll_altera_pll_i_1098.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 100 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 5000.000000
# Info: output_clock_low_period = 5000.000000
# ** Note: $stop    : ../../testbench.sv(93)
#    Time: 2190 ns  Iteration: 4  Instance: /testbench
# Break in Module testbench at ../../testbench.sv line 93
run -all
# Break key hit
# Simulation stop requested.
do D:/Baseline_v2.3/mips_cpu/fast_wave.do
# ** UI-Msg: (vish-4014) No objects found matching '/fast_testbench/MIPS_CORE/clk'.
# Executing ONERROR command at macro D:\Baseline_v2.3\mips_cpu\fast_wave.do line 4
# ** UI-Msg: (vish-4014) No objects found matching '/fast_testbench/MIPS_CORE/rst_n'.
# Executing ONERROR command at macro D:\Baseline_v2.3\mips_cpu\fast_wave.do line 5
# ** UI-Msg: (vish-4014) No objects found matching '/fast_testbench/MIPS_CORE/i2i_hc/stall'.
# Executing ONERROR command at macro D:\Baseline_v2.3\mips_cpu\fast_wave.do line 6
# ** UI-Msg: (vish-4014) No objects found matching '/fast_testbench/MIPS_CORE/if_pc_current/pc'.
# Executing ONERROR command at macro D:\Baseline_v2.3\mips_cpu\fast_wave.do line 7
# ** UI-Msg: (vish-4014) No objects found matching '/fast_testbench/MIPS_CORE/if_pc_next/pc'.
# Executing ONERROR command at macro D:\Baseline_v2.3\mips_cpu\fast_wave.do line 8
# ** UI-Msg: (vish-4014) No objects found matching '/fast_testbench/MIPS_CORE/if_i_cache_output/valid'.
# Executing ONERROR command at macro D:\Baseline_v2.3\mips_cpu\fast_wave.do line 9
# ** UI-Msg: (vish-4014) No objects found matching '/fast_testbench/MIPS_CORE/if_i_cache_output/data'.
# Executing ONERROR command at macro D:\Baseline_v2.3\mips_cpu\fast_wave.do line 10
# ** UI-Msg: (vish-4014) No objects found matching '/fast_testbench/MIPS_CORE/i2d_hc/flush'.
# Executing ONERROR command at macro D:\Baseline_v2.3\mips_cpu\fast_wave.do line 12
# ** UI-Msg: (vish-4014) No objects found matching '/fast_testbench/MIPS_CORE/i2d_hc/stall'.
# Executing ONERROR command at macro D:\Baseline_v2.3\mips_cpu\fast_wave.do line 13
# ** UI-Msg: (vish-4014) No objects found matching '/fast_testbench/MIPS_CORE/clk'.
# Executing ONERROR command at macro D:\Baseline_v2.3\mips_cpu\fast_wave.do line 15
# ** UI-Msg: (vish-4014) No objects found matching '/fast_testbench/MIPS_CORE/i2d_pc/pc'.
# Executing ONERROR command at macro D:\Baseline_v2.3\mips_cpu\fast_wave.do line 16
# ** UI-Msg: (vish-4014) No objects found matching '/fast_testbench/MIPS_CORE/i2d_inst/valid'.
# Executing ONERROR command at macro D:\Baseline_v2.3\mips_cpu\fast_wave.do line 17
# ** UI-Msg: (vish-4014) No objects found matching '/fast_testbench/MIPS_CORE/i2d_inst/data'.
# Executing ONERROR command at macro D:\Baseline_v2.3\mips_cpu\fast_wave.do line 18
# ** UI-Msg: (vish-4014) No objects found matching '/fast_testbench/MIPS_CORE/dec_decoder_output/valid'.
# Executing ONERROR command at macro D:\Baseline_v2.3\mips_cpu\fast_wave.do line 20
# ** UI-Msg: (vish-4014) No objects found matching '/fast_testbench/MIPS_CORE/dec_decoder_output/alu_ctl'.
# Executing ONERROR command at macro D:\Baseline_v2.3\mips_cpu\fast_wave.do line 21
# ** UI-Msg: (vish-4014) No objects found matching '/fast_testbench/MIPS_CORE/dec_decoder_output/is_branch_jump'.
# Executing ONERROR command at macro D:\Baseline_v2.3\mips_cpu\fast_wave.do line 22
# ** UI-Msg: (vish-4014) No objects found matching '/fast_testbench/MIPS_CORE/dec_decoder_output/is_jump'.
# Executing ONERROR command at macro D:\Baseline_v2.3\mips_cpu\fast_wave.do line 23
# ** UI-Msg: (vish-4014) No objects found matching '/fast_testbench/MIPS_CORE/dec_decoder_output/is_jump_reg'.
# Executing ONERROR command at macro D:\Baseline_v2.3\mips_cpu\fast_wave.do line 24
# ** UI-Msg: (vish-4014) No objects found matching '/fast_testbench/MIPS_CORE/dec_decoder_output/branch_target'.
# Executing ONERROR command at macro D:\Baseline_v2.3\mips_cpu\fast_wave.do line 25
# ** UI-Msg: (vish-4014) No objects found matching '/fast_testbench/MIPS_CORE/dec_decoder_output/is_mem_access'.
# Executing ONERROR command at macro D:\Baseline_v2.3\mips_cpu\fast_wave.do line 26
# ** UI-Msg: (vish-4014) No objects found matching '/fast_testbench/MIPS_CORE/dec_decoder_output/mem_action'.
# Executing ONERROR command at macro D:\Baseline_v2.3\mips_cpu\fast_wave.do line 27
# ** UI-Msg: (vish-4014) No objects found matching '/fast_testbench/MIPS_CORE/dec_decoder_output/uses_rs'.
# Executing ONERROR command at macro D:\Baseline_v2.3\mips_cpu\fast_wave.do line 28
# ** UI-Msg: (vish-4014) No objects found matching '/fast_testbench/MIPS_CORE/dec_decoder_output/rs_addr'.
# Executing ONERROR command at macro D:\Baseline_v2.3\mips_cpu\fast_wave.do line 29
# ** UI-Msg: (vish-4014) No objects found matching '/fast_testbench/MIPS_CORE/dec_decoder_output/uses_rt'.
# Executing ONERROR command at macro D:\Baseline_v2.3\mips_cpu\fast_wave.do line 30
# ** UI-Msg: (vish-4014) No objects found matching '/fast_testbench/MIPS_CORE/dec_decoder_output/rt_addr'.
# Executing ONERROR command at macro D:\Baseline_v2.3\mips_cpu\fast_wave.do line 31
# ** UI-Msg: (vish-4014) No objects found matching '/fast_testbench/MIPS_CORE/dec_decoder_output/uses_immediate'.
# Executing ONERROR command at macro D:\Baseline_v2.3\mips_cpu\fast_wave.do line 32
# ** UI-Msg: (vish-4014) No objects found matching '/fast_testbench/MIPS_CORE/dec_decoder_output/immediate'.
# Executing ONERROR command at macro D:\Baseline_v2.3\mips_cpu\fast_wave.do line 33
# ** UI-Msg: (vish-4014) No objects found matching '/fast_testbench/MIPS_CORE/dec_decoder_output/uses_rw'.
# Executing ONERROR command at macro D:\Baseline_v2.3\mips_cpu\fast_wave.do line 34
# ** UI-Msg: (vish-4014) No objects found matching '/fast_testbench/MIPS_CORE/dec_decoder_output/rw_addr'.
# Executing ONERROR command at macro D:\Baseline_v2.3\mips_cpu\fast_wave.do line 35
# ** UI-Msg: (vish-4014) No objects found matching '/fast_testbench/MIPS_CORE/DEC_STAGE_GLUE/branch_decoded/valid'.
# Executing ONERROR command at macro D:\Baseline_v2.3\mips_cpu\fast_wave.do line 37
# ** UI-Msg: (vish-4014) No objects found matching '/fast_testbench/MIPS_CORE/DEC_STAGE_GLUE/branch_decoded/is_jump'.
# Executing ONERROR command at macro D:\Baseline_v2.3\mips_cpu\fast_wave.do line 38
# ** UI-Msg: (vish-4014) No objects found matching '/fast_testbench/MIPS_CORE/DEC_STAGE_GLUE/branch_decoded/target'.
# Executing ONERROR command at macro D:\Baseline_v2.3\mips_cpu\fast_wave.do line 39
# ** UI-Msg: (vish-4014) No objects found matching '/fast_testbench/MIPS_CORE/DEC_STAGE_GLUE/branch_decoded/prediction'.
# Executing ONERROR command at macro D:\Baseline_v2.3\mips_cpu\fast_wave.do line 40
# ** UI-Msg: (vish-4014) No objects found matching '/fast_testbench/MIPS_CORE/DEC_STAGE_GLUE/branch_decoded/recovery_target'.
# Executing ONERROR command at macro D:\Baseline_v2.3\mips_cpu\fast_wave.do line 41
# ** UI-Msg: (vish-4014) No objects found matching '/fast_testbench/MIPS_CORE/REG_FILE/regs'.
# Executing ONERROR command at macro D:\Baseline_v2.3\mips_cpu\fast_wave.do line 43
# ** UI-Msg: (vish-4014) No objects found matching '/fast_testbench/MIPS_CORE/DEC_STAGE_GLUE/o_alu_input/valid'.
# Executing ONERROR command at macro D:\Baseline_v2.3\mips_cpu\fast_wave.do line 44
# ** UI-Msg: (vish-4014) No objects found matching '/fast_testbench/MIPS_CORE/DEC_STAGE_GLUE/o_alu_input/alu_ctl'.
# Executing ONERROR command at macro D:\Baseline_v2.3\mips_cpu\fast_wave.do line 45
# ** UI-Msg: (vish-4014) No objects found matching '/fast_testbench/MIPS_CORE/DEC_STAGE_GLUE/o_alu_input/op1'.
# Executing ONERROR command at macro D:\Baseline_v2.3\mips_cpu\fast_wave.do line 46
# ** UI-Msg: (vish-4014) No objects found matching '/fast_testbench/MIPS_CORE/DEC_STAGE_GLUE/o_alu_input/op2'.
# Executing ONERROR command at macro D:\Baseline_v2.3\mips_cpu\fast_wave.do line 47
# ** UI-Msg: (vish-4014) No objects found matching '/fast_testbench/MIPS_CORE/d2e_hc/flush'.
# Executing ONERROR command at macro D:\Baseline_v2.3\mips_cpu\fast_wave.do line 49
# ** UI-Msg: (vish-4014) No objects found matching '/fast_testbench/MIPS_CORE/d2e_hc/stall'.
# Executing ONERROR command at macro D:\Baseline_v2.3\mips_cpu\fast_wave.do line 50
# ** UI-Msg: (vish-4014) No objects found matching '/fast_testbench/MIPS_CORE/clk'.
# Executing ONERROR command at macro D:\Baseline_v2.3\mips_cpu\fast_wave.do line 52
# ** UI-Msg: (vish-4014) No objects found matching '/fast_testbench/MIPS_CORE/d2e_pc/pc'.
# Executing ONERROR command at macro D:\Baseline_v2.3\mips_cpu\fast_wave.do line 53
# ** UI-Msg: (vish-4014) No objects found matching '/fast_testbench/MIPS_CORE/ex_alu_output/valid'.
# Executing ONERROR command at macro D:\Baseline_v2.3\mips_cpu\fast_wave.do line 54
# ** UI-Msg: (vish-4014) No objects found matching '/fast_testbench/MIPS_CORE/ex_alu_output/result'.
# Executing ONERROR command at macro D:\Baseline_v2.3\mips_cpu\fast_wave.do line 55
# ** UI-Msg: (vish-4014) No objects found matching '/fast_testbench/MIPS_CORE/ex_alu_output/branch_outcome'.
# Executing ONERROR command at macro D:\Baseline_v2.3\mips_cpu\fast_wave.do line 56
# ** UI-Msg: (vish-4014) No objects found matching '/fast_testbench/MIPS_CORE/EX_STAGE_GLUE/o_branch_result/valid'.
# Executing ONERROR command at macro D:\Baseline_v2.3\mips_cpu\fast_wave.do line 58
# ** UI-Msg: (vish-4014) No objects found matching '/fast_testbench/MIPS_CORE/EX_STAGE_GLUE/o_branch_result/prediction'.
# Executing ONERROR command at macro D:\Baseline_v2.3\mips_cpu\fast_wave.do line 59
# ** UI-Msg: (vish-4014) No objects found matching '/fast_testbench/MIPS_CORE/EX_STAGE_GLUE/o_branch_result/outcome'.
# Executing ONERROR command at macro D:\Baseline_v2.3\mips_cpu\fast_wave.do line 60
# ** UI-Msg: (vish-4014) No objects found matching '/fast_testbench/MIPS_CORE/EX_STAGE_GLUE/o_branch_result/recovery_target'.
# Executing ONERROR command at macro D:\Baseline_v2.3\mips_cpu\fast_wave.do line 61
# ** UI-Msg: (vish-4014) No objects found matching '/fast_testbench/MIPS_CORE/EX_STAGE_GLUE/o_d_cache_input/valid'.
# Executing ONERROR command at macro D:\Baseline_v2.3\mips_cpu\fast_wave.do line 62
# ** UI-Msg: (vish-4014) No objects found matching '/fast_testbench/MIPS_CORE/EX_STAGE_GLUE/o_d_cache_input/mem_action'.
# Executing ONERROR command at macro D:\Baseline_v2.3\mips_cpu\fast_wave.do line 63
# ** UI-Msg: (vish-4014) No objects found matching '/fast_testbench/MIPS_CORE/EX_STAGE_GLUE/o_d_cache_input/addr'.
# Executing ONERROR command at macro D:\Baseline_v2.3\mips_cpu\fast_wave.do line 64
# ** UI-Msg: (vish-4014) No objects found matching '/fast_testbench/MIPS_CORE/EX_STAGE_GLUE/o_d_cache_input/addr_next'.
# Executing ONERROR command at macro D:\Baseline_v2.3\mips_cpu\fast_wave.do line 65
# ** UI-Msg: (vish-4014) No objects found matching '/fast_testbench/MIPS_CORE/EX_STAGE_GLUE/o_d_cache_input/data'.
# Executing ONERROR command at macro D:\Baseline_v2.3\mips_cpu\fast_wave.do line 66
# ** UI-Msg: (vish-4014) No objects found matching '/fast_testbench/MIPS_CORE/e2m_hc/flush'.
# Executing ONERROR command at macro D:\Baseline_v2.3\mips_cpu\fast_wave.do line 68
# ** UI-Msg: (vish-4014) No objects found matching '/fast_testbench/MIPS_CORE/e2m_hc/stall'.
# Executing ONERROR command at macro D:\Baseline_v2.3\mips_cpu\fast_wave.do line 69
# ** UI-Msg: (vish-4014) No objects found matching '/fast_testbench/MIPS_CORE/clk'.
# Executing ONERROR command at macro D:\Baseline_v2.3\mips_cpu\fast_wave.do line 71
# ** UI-Msg: (vish-4014) No objects found matching '/fast_testbench/MIPS_CORE/e2m_pc/pc'.
# Executing ONERROR command at macro D:\Baseline_v2.3\mips_cpu\fast_wave.do line 72
# ** UI-Msg: (vish-4014) No objects found matching '/fast_testbench/MIPS_CORE/mem_d_cache_output/valid'.
# Executing ONERROR command at macro D:\Baseline_v2.3\mips_cpu\fast_wave.do line 73
# ** UI-Msg: (vish-4014) No objects found matching '/fast_testbench/MIPS_CORE/mem_d_cache_output/data'.
# Executing ONERROR command at macro D:\Baseline_v2.3\mips_cpu\fast_wave.do line 74
# ** UI-Msg: (vish-4014) No objects found matching '/fast_testbench/MIPS_CORE/m2w_hc/flush'.
# Executing ONERROR command at macro D:\Baseline_v2.3\mips_cpu\fast_wave.do line 76
# ** UI-Msg: (vish-4014) No objects found matching '/fast_testbench/MIPS_CORE/m2w_hc/stall'.
# Executing ONERROR command at macro D:\Baseline_v2.3\mips_cpu\fast_wave.do line 77
# ** UI-Msg: (vish-4014) No objects found matching '/fast_testbench/MIPS_CORE/clk'.
# Executing ONERROR command at macro D:\Baseline_v2.3\mips_cpu\fast_wave.do line 79
# ** UI-Msg: (vish-4014) No objects found matching '/fast_testbench/MIPS_CORE/m2w_write_back/uses_rw'.
# Executing ONERROR command at macro D:\Baseline_v2.3\mips_cpu\fast_wave.do line 80
# ** UI-Msg: (vish-4014) No objects found matching '/fast_testbench/MIPS_CORE/m2w_write_back/rw_addr'.
# Executing ONERROR command at macro D:\Baseline_v2.3\mips_cpu\fast_wave.do line 81
# ** UI-Msg: (vish-4014) No objects found matching '/fast_testbench/MIPS_CORE/m2w_write_back/rw_data'.
# Executing ONERROR command at macro D:\Baseline_v2.3\mips_cpu\fast_wave.do line 82
# ** UI-Msg: (vish-4014) No objects found matching '/fast_testbench/MIPS_CORE/HAZARD_CONTROLLER/lw_hazard'.
# Executing ONERROR command at macro D:\Baseline_v2.3\mips_cpu\fast_wave.do line 84
# ** UI-Msg: (vish-4014) No objects found matching '/fast_testbench/MIPS_CORE/HAZARD_CONTROLLER/ic_miss'.
# Executing ONERROR command at macro D:\Baseline_v2.3\mips_cpu\fast_wave.do line 85
# ** UI-Msg: (vish-4014) No objects found matching '/fast_testbench/MIPS_CORE/HAZARD_CONTROLLER/ds_miss'.
# Executing ONERROR command at macro D:\Baseline_v2.3\mips_cpu\fast_wave.do line 86
# ** UI-Msg: (vish-4014) No objects found matching '/fast_testbench/MIPS_CORE/HAZARD_CONTROLLER/dec_overload'.
# Executing ONERROR command at macro D:\Baseline_v2.3\mips_cpu\fast_wave.do line 87
# ** UI-Msg: (vish-4014) No objects found matching '/fast_testbench/MIPS_CORE/HAZARD_CONTROLLER/ex_overload'.
# Executing ONERROR command at macro D:\Baseline_v2.3\mips_cpu\fast_wave.do line 88
# ** UI-Msg: (vish-4014) No objects found matching '/fast_testbench/MIPS_CORE/HAZARD_CONTROLLER/dc_miss'.
# Executing ONERROR command at macro D:\Baseline_v2.3\mips_cpu\fast_wave.do line 89
do D:/Baseline_v2.3/mips_cpu/fast_testbench.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:57:29 on Apr 07,2021
# vlog -reportprogress 300 -work work ../../fast_testbench.sv 
# -- Compiling package fast_testbench_sv_unit
# -- Importing package mips_cpu_pkg
# -- Compiling module fast_testbench
# 
# Top level modules:
# 	fast_testbench
# End time: 19:57:29 on Apr 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:57:29 on Apr 07,2021
# vlog -reportprogress 300 -work work ../../fast_sdram.sv 
# -- Compiling package fast_sdram_sv_unit
# -- Importing package mips_cpu_pkg
# -- Compiling module fast_sdram
# 
# Top level modules:
# 	fast_sdram
# End time: 19:57:29 on Apr 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:57:30 on Apr 07,2021, Elapsed time: 0:05:56
# Errors: 0, Warnings: 53
# vsim -t ns -L altera_mf_ver fast_testbench 
# Start time: 19:57:30 on Apr 07,2021
# Loading sv_std.std
# Loading work.mips_cpu_pkg
# Loading work.fast_testbench_sv_unit
# Loading work.fast_testbench
# Loading work.memory_interfaces_sv_unit
# Loading work.mem_read_ifc
# Loading work.mem_write_ifc
# Loading work.pass_done_interface_sv_unit
# Loading work.pass_done_ifc
# Loading work.mips_core_pkg
# Loading work.mips_core_sv_unit
# Loading work.mips_core
# Loading work.mips_core_interfaces_sv_unit
# Loading work.pc_ifc
# Loading work.cache_output_ifc
# Loading work.decoder_sv_unit
# Loading work.decoder_output_ifc
# Loading work.reg_file_sv_unit
# Loading work.reg_file_output_ifc
# Loading work.branch_decoded_ifc
# Loading work.alu_sv_unit
# Loading work.alu_input_ifc
# Loading work.alu_pass_through_ifc
# Loading work.alu_output_ifc
# Loading work.llsc_module_sv_unit
# Loading work.llsc_input_ifc
# Loading work.branch_result_ifc
# Loading work.d_cache_sv_unit
# Loading work.d_cache_input_ifc
# Loading work.d_cache_pass_through_ifc
# Loading work.llsc_output_ifc
# Loading work.write_back_ifc
# Loading work.hazard_control_ifc
# Loading work.load_pc_ifc
# Loading work.fetch_unit_sv_unit
# Loading work.fetch_unit
# Loading work.i_cache_sv_unit
# Loading work.i_cache
# Loading work.cache_bank
# Loading work.cache_bank_core
# Loading work.pipeline_registers_sv_unit
# Loading work.pr_i2d
# Loading work.decoder
# Loading work.reg_file
# Loading work.forward_unit_sv_unit
# Loading work.forward_unit
# Loading work.glue_circuits_sv_unit
# Loading work.decode_stage_glue
# Loading work.pr_d2e
# Loading work.alu
# Loading work.llsc_module
# Loading work.ex_stage_glue
# Loading work.pr_e2m
# Loading work.d_cache
# Loading work.mem_stage_glue
# Loading work.pr_m2w
# Loading work.hazard_controller_sv_unit
# Loading work.hazard_controller
# Loading work.branch_controller_sv_unit
# Loading work.branch_controller
# Loading work.branch_predictor_always_not_taken
# Loading work.fast_sdram_sv_unit
# Loading work.fast_sdram
# Loading altera_mf_ver.scfifo
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'iread_fifo'.  Expected 13, found 8.
#    Time: 0 ns  Iteration: 0  Instance: /fast_testbench/FAST_SDRAM/iread_fifo File: ../../fast_sdram.sv Line: 66
# ** Warning: (vsim-3722) ../../fast_sdram.sv(66): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3722) ../../fast_sdram.sv(66): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3722) ../../fast_sdram.sv(66): [TFMPC] - Missing connection for port 'usedw'.
# ** Warning: (vsim-3722) ../../fast_sdram.sv(66): [TFMPC] - Missing connection for port 'almost_full'.
# ** Warning: (vsim-3722) ../../fast_sdram.sv(66): [TFMPC] - Missing connection for port 'almost_empty'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'dread_fifo'.  Expected 13, found 8.
#    Time: 0 ns  Iteration: 0  Instance: /fast_testbench/FAST_SDRAM/dread_fifo File: ../../fast_sdram.sv Line: 88
# ** Warning: (vsim-3722) ../../fast_sdram.sv(88): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3722) ../../fast_sdram.sv(88): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3722) ../../fast_sdram.sv(88): [TFMPC] - Missing connection for port 'usedw'.
# ** Warning: (vsim-3722) ../../fast_sdram.sv(88): [TFMPC] - Missing connection for port 'almost_full'.
# ** Warning: (vsim-3722) ../../fast_sdram.sv(88): [TFMPC] - Missing connection for port 'almost_empty'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'dwrite_fifo'.  Expected 13, found 8.
#    Time: 0 ns  Iteration: 0  Instance: /fast_testbench/FAST_SDRAM/dwrite_fifo File: ../../fast_sdram.sv Line: 110
# ** Warning: (vsim-3722) ../../fast_sdram.sv(110): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3722) ../../fast_sdram.sv(110): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3722) ../../fast_sdram.sv(110): [TFMPC] - Missing connection for port 'usedw'.
# ** Warning: (vsim-3722) ../../fast_sdram.sv(110): [TFMPC] - Missing connection for port 'almost_full'.
# ** Warning: (vsim-3722) ../../fast_sdram.sv(110): [TFMPC] - Missing connection for port 'almost_empty'.
run
# ** Note: $stop    : ../../fast_testbench.sv(69)
#    Time: 95 ns  Iteration: 1  Instance: /fast_testbench
# Break in Module fast_testbench at ../../fast_testbench.sv line 69
run -all
# fast_testbench.MIPS_CORE.ALU (              496255) PASS test 00000001
# 
# fast_testbench.MIPS_CORE.ALU (              732175) PASS test 00000002
# 
# fast_testbench.MIPS_CORE.ALU (             1040515) PASS test 00000003
# 
# fast_testbench.MIPS_CORE.ALU (             1567175) PASS test 00000004
# 
# fast_testbench.MIPS_CORE.ALU (             1699695) PASS test 00000005
# 
# fast_testbench.MIPS_CORE.ALU (             1779255) PASS test 00000006
# 
# fast_testbench.MIPS_CORE.ALU (             2054735) PASS test 00000007
# 
# fast_testbench.MIPS_CORE.ALU (             2206555) PASS test 00000008
# 
# fast_testbench.MIPS_CORE.ALU (             2392795) PASS test 00000009
# 
# fast_testbench.MIPS_CORE.ALU (             2793115) PASS test 0000000a
# 
# fast_testbench.MIPS_CORE.ALU (             3143195) PASS test 0000000b
# 
# fast_testbench.MIPS_CORE.ALU (             3203295) PASS test 0000000c
# 
# fast_testbench.MIPS_CORE.ALU (             3260235) PASS test 0000000d
# 
# fast_testbench.MIPS_CORE.ALU (             3725775) PASS test 0000000e
# 
# fast_testbench.MIPS_CORE.ALU (             3816015) PASS test 0000000f
# 
# fast_testbench.MIPS_CORE.ALU (             4037815) PASS test 00000010
# 
# fast_testbench.MIPS_CORE.ALU (             4139295) PASS test 00000011
# 
# fast_testbench.MIPS_CORE.ALU (             4179515) PASS test 00000012
# 
# fast_testbench.MIPS_CORE.ALU (             4485695) PASS test 00000013
# 
# fast_testbench.MIPS_CORE.ALU (             4555835) PASS test 00000014
# 
# fast_testbench.MIPS_CORE.ALU (             4826875) PASS test 00000015
# 
# fast_testbench.MIPS_CORE.ALU (             5367095) PASS test 00000016
# 
# fast_testbench.MIPS_CORE.ALU (             5430715) PASS test 00000017
# 
# fast_testbench.MIPS_CORE.ALU (             5458975) PASS test 00000018
# 
# fast_testbench.MIPS_CORE.ALU (             5714555) PASS test 00000019
# 
# fast_testbench.MIPS_CORE.ALU (             6376855) PASS test 0000001a
# 
# Break key hit
# Simulation stop requested.
add wave -position end sim:/fast_testbench/MIPS_CORE/DECODER/*
# ** UI-Msg: (vish-4014) No objects found matching '/fast_testbench/MIPS_CORE/DECODER/*'.
add wave -position end sim:/fast_testbench/MIPS_CORE/DECODER/*
# ** UI-Msg: (vish-4014) No objects found matching '/fast_testbench/MIPS_CORE/DECODER/*'.
run
do D:/Baseline_v2.3/mips_cpu/fast_wave.do
run
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'iread_fifo'.  Expected 13, found 8.
#    Time: 0 ns  Iteration: 0  Instance: /fast_testbench/FAST_SDRAM/iread_fifo File: ../../fast_sdram.sv Line: 66
# ** Warning: (vsim-3722) ../../fast_sdram.sv(66): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3722) ../../fast_sdram.sv(66): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3722) ../../fast_sdram.sv(66): [TFMPC] - Missing connection for port 'usedw'.
# ** Warning: (vsim-3722) ../../fast_sdram.sv(66): [TFMPC] - Missing connection for port 'almost_full'.
# ** Warning: (vsim-3722) ../../fast_sdram.sv(66): [TFMPC] - Missing connection for port 'almost_empty'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'dread_fifo'.  Expected 13, found 8.
#    Time: 0 ns  Iteration: 0  Instance: /fast_testbench/FAST_SDRAM/dread_fifo File: ../../fast_sdram.sv Line: 88
# ** Warning: (vsim-3722) ../../fast_sdram.sv(88): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3722) ../../fast_sdram.sv(88): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3722) ../../fast_sdram.sv(88): [TFMPC] - Missing connection for port 'usedw'.
# ** Warning: (vsim-3722) ../../fast_sdram.sv(88): [TFMPC] - Missing connection for port 'almost_full'.
# ** Warning: (vsim-3722) ../../fast_sdram.sv(88): [TFMPC] - Missing connection for port 'almost_empty'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'dwrite_fifo'.  Expected 13, found 8.
#    Time: 0 ns  Iteration: 0  Instance: /fast_testbench/FAST_SDRAM/dwrite_fifo File: ../../fast_sdram.sv Line: 110
# ** Warning: (vsim-3722) ../../fast_sdram.sv(110): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3722) ../../fast_sdram.sv(110): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3722) ../../fast_sdram.sv(110): [TFMPC] - Missing connection for port 'usedw'.
# ** Warning: (vsim-3722) ../../fast_sdram.sv(110): [TFMPC] - Missing connection for port 'almost_full'.
# ** Warning: (vsim-3722) ../../fast_sdram.sv(110): [TFMPC] - Missing connection for port 'almost_empty'.
run
# ** Note: $stop    : ../../fast_testbench.sv(69)
#    Time: 95 ns  Iteration: 1  Instance: /fast_testbench
# Break in Module fast_testbench at ../../fast_testbench.sv line 69
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'iread_fifo'.  Expected 13, found 8.
#    Time: 0 ns  Iteration: 0  Instance: /fast_testbench/FAST_SDRAM/iread_fifo File: ../../fast_sdram.sv Line: 66
# ** Warning: (vsim-3722) ../../fast_sdram.sv(66): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3722) ../../fast_sdram.sv(66): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3722) ../../fast_sdram.sv(66): [TFMPC] - Missing connection for port 'usedw'.
# ** Warning: (vsim-3722) ../../fast_sdram.sv(66): [TFMPC] - Missing connection for port 'almost_full'.
# ** Warning: (vsim-3722) ../../fast_sdram.sv(66): [TFMPC] - Missing connection for port 'almost_empty'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'dread_fifo'.  Expected 13, found 8.
#    Time: 0 ns  Iteration: 0  Instance: /fast_testbench/FAST_SDRAM/dread_fifo File: ../../fast_sdram.sv Line: 88
# ** Warning: (vsim-3722) ../../fast_sdram.sv(88): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3722) ../../fast_sdram.sv(88): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3722) ../../fast_sdram.sv(88): [TFMPC] - Missing connection for port 'usedw'.
# ** Warning: (vsim-3722) ../../fast_sdram.sv(88): [TFMPC] - Missing connection for port 'almost_full'.
# ** Warning: (vsim-3722) ../../fast_sdram.sv(88): [TFMPC] - Missing connection for port 'almost_empty'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'dwrite_fifo'.  Expected 13, found 8.
#    Time: 0 ns  Iteration: 0  Instance: /fast_testbench/FAST_SDRAM/dwrite_fifo File: ../../fast_sdram.sv Line: 110
# ** Warning: (vsim-3722) ../../fast_sdram.sv(110): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3722) ../../fast_sdram.sv(110): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3722) ../../fast_sdram.sv(110): [TFMPC] - Missing connection for port 'usedw'.
# ** Warning: (vsim-3722) ../../fast_sdram.sv(110): [TFMPC] - Missing connection for port 'almost_full'.
# ** Warning: (vsim-3722) ../../fast_sdram.sv(110): [TFMPC] - Missing connection for port 'almost_empty'.
run
# ** Note: $stop    : ../../fast_testbench.sv(69)
#    Time: 95 ns  Iteration: 1  Instance: /fast_testbench
# Break in Module fast_testbench at ../../fast_testbench.sv line 69
run -all
# fast_testbench.MIPS_CORE.ALU (              496255) PASS test 00000001
# 
# fast_testbench.MIPS_CORE.ALU (              732175) PASS test 00000002
# 
# fast_testbench.MIPS_CORE.ALU (             1040515) PASS test 00000003
# 
# fast_testbench.MIPS_CORE.ALU (             1567175) PASS test 00000004
# 
# fast_testbench.MIPS_CORE.ALU (             1699695) PASS test 00000005
# 
# fast_testbench.MIPS_CORE.ALU (             1779255) PASS test 00000006
# 
# fast_testbench.MIPS_CORE.ALU (             2054735) PASS test 00000007
# 
# fast_testbench.MIPS_CORE.ALU (             2206555) PASS test 00000008
# 
# fast_testbench.MIPS_CORE.ALU (             2392795) PASS test 00000009
# 
# fast_testbench.MIPS_CORE.ALU (             2793115) PASS test 0000000a
# 
# fast_testbench.MIPS_CORE.ALU (             3143195) PASS test 0000000b
# 
# fast_testbench.MIPS_CORE.ALU (             3203295) PASS test 0000000c
# 
# fast_testbench.MIPS_CORE.ALU (             3260235) PASS test 0000000d
# 
# fast_testbench.MIPS_CORE.ALU (             3725775) PASS test 0000000e
# 
# fast_testbench.MIPS_CORE.ALU (             3816015) PASS test 0000000f
# 
# fast_testbench.MIPS_CORE.ALU (             4037815) PASS test 00000010
# 
# fast_testbench.MIPS_CORE.ALU (             4139295) PASS test 00000011
# 
# fast_testbench.MIPS_CORE.ALU (             4179515) PASS test 00000012
# 
# fast_testbench.MIPS_CORE.ALU (             4485695) PASS test 00000013
# 
# fast_testbench.MIPS_CORE.ALU (             4555835) PASS test 00000014
# 
# fast_testbench.MIPS_CORE.ALU (             4826875) PASS test 00000015
# 
# fast_testbench.MIPS_CORE.ALU (             5367095) PASS test 00000016
# 
# fast_testbench.MIPS_CORE.ALU (             5430715) PASS test 00000017
# 
# fast_testbench.MIPS_CORE.ALU (             5458975) PASS test 00000018
# 
# fast_testbench.MIPS_CORE.ALU (             5714555) PASS test 00000019
# 
# fast_testbench.MIPS_CORE.ALU (             6376855) PASS test 0000001a
# 
# fast_testbench.MIPS_CORE.ALU (             6794535) PASS test 0000001b
# 
# fast_testbench.MIPS_CORE.ALU (             6831815) PASS test 0000001c
# 
# fast_testbench.MIPS_CORE.ALU (             8429135) PASS test 0000001d
# 
# fast_testbench.MIPS_CORE.ALU (             8941075) PASS test 0000001e
# 
# fast_testbench.MIPS_CORE.ALU (             9302915) PASS test 0000001f
# 
# fast_testbench.MIPS_CORE.ALU (             9503895) PASS test 00000020
# 
# fast_testbench.MIPS_CORE.ALU (             9561355) PASS test 00000021
# 
# fast_testbench.MIPS_CORE.ALU (            10144415) PASS test 00000022
# 
# fast_testbench.MIPS_CORE.ALU (            10256555) PASS test 00000023
# 
# fast_testbench.MIPS_CORE.ALU (            10388935) PASS test 00000024
# 
# fast_testbench.MIPS_CORE.ALU (            10473775) PASS test 00000025
# 
# fast_testbench.MIPS_CORE.ALU (            10534675) PASS test 00000026
# 
# fast_testbench.MIPS_CORE.ALU (            10660815) PASS test 00000027
# 
# fast_testbench.MIPS_CORE.ALU (            10889895) PASS test 00000028
# 
# fast_testbench.MIPS_CORE.ALU (            10902595) PASS test 00000029
# 
# fast_testbench.MIPS_CORE.ALU (            11054595) PASS test 0000002a
# 
# fast_testbench.MIPS_CORE.ALU (            11247955) PASS test 0000002b
# 
# fast_testbench.MIPS_CORE.ALU (            11314075) PASS test 0000002c
# 
# fast_testbench.MIPS_CORE.ALU (            11351415) PASS test 0000002d
# 
# fast_testbench.MIPS_CORE.ALU (            11449515) PASS test 0000002e
# 
# fast_testbench.MIPS_CORE.ALU (            11654615) PASS test 0000002f
# 
# fast_testbench.MIPS_CORE.ALU (            12383435) PASS test 00000030
# 
# fast_testbench.MIPS_CORE.ALU (            13318035) PASS test 00000031
# 
# fast_testbench.MIPS_CORE.ALU (            13555175) PASS test 00000032
# 
# fast_testbench.MIPS_CORE.ALU (            14030075) PASS test 00000033
# 
# fast_testbench.MIPS_CORE.ALU (            14263955) PASS test 00000034
# 
# fast_testbench.MIPS_CORE.ALU (            14986655) PASS test 00000035
# 
# fast_testbench.MIPS_CORE.ALU (            15590575) PASS test 00000036
# 
# fast_testbench.MIPS_CORE.ALU (            16332995) PASS test 00000037
# 
# fast_testbench.MIPS_CORE.ALU (            16646435) PASS test 00000038
# 
# fast_testbench.MIPS_CORE.ALU (            16695675) PASS test 00000039
# 
# fast_testbench.MIPS_CORE.ALU (            16780575) PASS test 0000003a
# 
# fast_testbench.MIPS_CORE.ALU (            17409675) PASS test 0000003b
# 
# fast_testbench.MIPS_CORE.ALU (            17798835) PASS test 0000003c
# 
# fast_testbench.MIPS_CORE.ALU (            17990715) PASS test 0000003d
# 
# fast_testbench.MIPS_CORE.ALU (            18178455) PASS test 0000003e
# 
# fast_testbench.MIPS_CORE.ALU (            18465555) PASS test 0000003f
# 
# fast_testbench.MIPS_CORE.ALU (            18899355) PASS test 00000040
# 
# fast_testbench.MIPS_CORE.ALU (            19048435) PASS test 00000041
# 
# fast_testbench.MIPS_CORE.ALU (            19077435) PASS test 00000042
# 
# fast_testbench.MIPS_CORE.ALU (            19321135) PASS test 00000043
# 
# fast_testbench.MIPS_CORE.ALU (            19903395) PASS test 00000044
# 
# fast_testbench.MIPS_CORE.ALU (            19931035) PASS test 00000045
# 
# fast_testbench.MIPS_CORE.ALU (            20213555) PASS test 00000046
# 
# fast_testbench.MIPS_CORE.ALU (            20278015) PASS test 00000047
# 
# fast_testbench.MIPS_CORE.ALU (            20510835) PASS test 00000048
# 
# fast_testbench.MIPS_CORE.ALU (            20642255) PASS test 00000049
# 
# fast_testbench.MIPS_CORE.ALU (            20992375) PASS test 0000004a
# 
# fast_testbench.MIPS_CORE.ALU (            21095455) PASS test 0000004b
# 
# fast_testbench.MIPS_CORE.ALU (            21193955) PASS test 0000004c
# 
# fast_testbench.MIPS_CORE.ALU (            21302015) PASS test 0000004d
# 
# fast_testbench.MIPS_CORE.ALU (            21357675) PASS test 0000004e
# 
# fast_testbench.MIPS_CORE.ALU (            21474215) PASS test 0000004f
# 
# fast_testbench.MIPS_CORE.ALU (            21664935) PASS test 00000050
# 
# fast_testbench.MIPS_CORE.ALU (            21704515) PASS test 00000051
# 
# fast_testbench.MIPS_CORE.ALU (            21840755) PASS test 00000052
# 
# fast_testbench.MIPS_CORE.ALU (            21934935) PASS test 00000053
# 
# fast_testbench.MIPS_CORE.ALU (            21999415) PASS test 00000054
# 
# fast_testbench.MIPS_CORE.ALU (            22038295) PASS test 00000055
# 
# fast_testbench.MIPS_CORE.ALU (            22232435) PASS test 00000056
# 
# fast_testbench.MIPS_CORE.ALU (            22410295) PASS test 00000057
# 
# fast_testbench.MIPS_CORE.ALU (            22476275) PASS test 00000058
# 
# fast_testbench.MIPS_CORE.ALU (            22843755) PASS test 00000059
# 
# fast_testbench.MIPS_CORE.ALU (            22872495) PASS test 0000005a
# 
# fast_testbench.MIPS_CORE.ALU (            22985275) PASS test 0000005b
# 
# fast_testbench.MIPS_CORE.ALU (            23066615) PASS test 0000005c
# 
# fast_testbench.MIPS_CORE.ALU (            23358495) PASS test 0000005d
# 
# fast_testbench.MIPS_CORE.ALU (            23615855) PASS test 0000005e
# 
# fast_testbench.MIPS_CORE.ALU (            24188855) PASS test 0000005f
# 
# fast_testbench.MIPS_CORE.ALU (            24390755) PASS test 00000060
# 
# fast_testbench.MIPS_CORE.ALU (            24654475) PASS test 00000061
# 
# fast_testbench.MIPS_CORE.ALU (            24757515) PASS test 00000062
# 
# fast_testbench.MIPS_CORE.ALU (            24962315) PASS test 00000063
# 
# fast_testbench.MIPS_CORE.ALU (            25239635) PASS test 00000064
# 
# fast_testbench.MIPS_CORE.ALU (            25303555) PASS test 00000065
# 
# fast_testbench.MIPS_CORE.ALU (            25365815) PASS test 00000066
# 
# fast_testbench.MIPS_CORE.ALU (            25500715) PASS test 00000067
# 
# fast_testbench.MIPS_CORE.ALU (            25554675) PASS test 00000068
# 
# fast_testbench.MIPS_CORE.ALU (            25678415) PASS test 00000069
# 
# fast_testbench.MIPS_CORE.ALU (            26409655) PASS test 0000006a
# 
# fast_testbench.MIPS_CORE.ALU (            26822735) PASS test 0000006b
# 
# fast_testbench.MIPS_CORE.ALU (            26873975) PASS test 0000006c
# 
# fast_testbench.MIPS_CORE.ALU (            26971275) PASS test 0000006d
# 
# fast_testbench.MIPS_CORE.ALU (            27234015) PASS test 0000006e
# 
# fast_testbench.MIPS_CORE.ALU (            28142695) PASS test 0000006f
# 
# fast_testbench.MIPS_CORE.ALU (            28294355) PASS test 00000070
# 
# fast_testbench.MIPS_CORE.ALU (            28517195) PASS test 00000071
# 
# fast_testbench.MIPS_CORE.ALU (            28766215) PASS test 00000072
# 
# fast_testbench.MIPS_CORE.ALU (            28793875) PASS test 00000073
# 
# fast_testbench.MIPS_CORE.ALU (            29082215) PASS test 00000074
# 
# fast_testbench.MIPS_CORE.ALU (            29565135) PASS test 00000075
# 
# fast_testbench.MIPS_CORE.ALU (            29614255) PASS test 00000076
# 
# fast_testbench.MIPS_CORE.ALU (            29980555) PASS test 00000077
# 
# fast_testbench.MIPS_CORE.ALU (            30141315) PASS test 00000078
# 
# fast_testbench.MIPS_CORE.ALU (            30182135) PASS test 00000079
# 
# fast_testbench.MIPS_CORE.ALU (            30356875) PASS test 0000007a
# 
# fast_testbench.MIPS_CORE.ALU (            30394115) PASS test 0000007b
# 
# fast_testbench.MIPS_CORE.ALU (            30433695) PASS test 0000007c
# 
# fast_testbench.MIPS_CORE.ALU (            30541295) PASS test 0000007d
# 
# fast_testbench.MIPS_CORE.ALU (            30591435) PASS test 0000007e
# 
# fast_testbench.MIPS_CORE.ALU (            30631675) PASS test 0000007f
# 
# fast_testbench.MIPS_CORE.ALU (            30712355) PASS test 00000080
# 
# fast_testbench.MIPS_CORE.ALU (            31021835) PASS test 00000081
# 
# fast_testbench.MIPS_CORE.ALU (            31355515) PASS test 00000082
# 
# fast_testbench.MIPS_CORE.ALU (            31446595) PASS test 00000083
# 
# fast_testbench.MIPS_CORE.ALU (            31592475) PASS test 00000084
# 
# fast_testbench.MIPS_CORE.ALU (            31745875) PASS test 00000085
# 
# fast_testbench.MIPS_CORE.ALU (            31885955) PASS test 00000086
# 
# fast_testbench.MIPS_CORE.ALU (            31924235) PASS test 00000087
# 
# fast_testbench.MIPS_CORE.ALU (            31959415) PASS test 00000088
# 
# fast_testbench.MIPS_CORE.ALU (            32060915) PASS test 00000089
# 
# fast_testbench.MIPS_CORE.ALU (            32079835) PASS test 0000008a
# 
# fast_testbench.MIPS_CORE.ALU (            32128215) PASS test 0000008b
# 
# fast_testbench.MIPS_CORE.ALU (            32379275) PASS test 0000008c
# 
# fast_testbench.MIPS_CORE.ALU (            32433015) PASS test 0000008d
# 
# fast_testbench.MIPS_CORE.ALU (            32734795) PASS test 0000008e
# 
# fast_testbench.MIPS_CORE.ALU (            33034415) PASS test 0000008f
# 
# fast_testbench.MIPS_CORE.ALU (            33748395) PASS test 00000090
# 
# fast_testbench.MIPS_CORE.ALU (            33776435) PASS test 00000091
# 
# fast_testbench.MIPS_CORE.ALU (            34563315) PASS test 00000092
# 
# fast_testbench.MIPS_CORE.ALU (            34698095) PASS test 00000093
# 
# fast_testbench.MIPS_CORE.ALU (            34737455) PASS test 00000094
# 
# fast_testbench.MIPS_CORE.ALU (            34785735) PASS test 00000095
# 
# fast_testbench.MIPS_CORE.ALU (            35612095) PASS test 00000096
# 
# fast_testbench.MIPS_CORE.ALU (            35895255) PASS test 00000097
# 
# fast_testbench.MIPS_CORE.ALU (            36076775) PASS test 00000098
# 
# fast_testbench.MIPS_CORE.ALU (            36628095) PASS test 00000099
# 
# fast_testbench.MIPS_CORE.ALU (            36845795) PASS test 0000009a
# 
# fast_testbench.MIPS_CORE.ALU (            36910195) PASS test 0000009b
# 
# fast_testbench.MIPS_CORE.ALU (            37100555) PASS test 0000009c
# 
# fast_testbench.MIPS_CORE.ALU (            37178435) PASS test 0000009d
# 
# fast_testbench.MIPS_CORE.ALU (            37334555) PASS test 0000009e
# 
# fast_testbench.MIPS_CORE.ALU (            37423395) PASS test 0000009f
# 
# fast_testbench.MIPS_CORE.ALU (            37482955) PASS test 000000a0
# 
# fast_testbench.MIPS_CORE.ALU (            37509675) PASS test 000000a1
# 
# fast_testbench.MIPS_CORE.ALU (            37792635) PASS test 000000a2
# 
# fast_testbench.MIPS_CORE.ALU (            37982035) PASS test 000000a3
# 
# fast_testbench.MIPS_CORE.ALU (            38441975) PASS test 000000a4
# 
# fast_testbench.MIPS_CORE.ALU (            38529015) PASS test 000000a5
# 
# fast_testbench.MIPS_CORE.ALU (            38607395) PASS test 000000a6
# 
# fast_testbench.MIPS_CORE.ALU (            38970315) PASS test 000000a7
# 
# fast_testbench.MIPS_CORE.ALU (            39019395) PASS test 000000a8
# 
# fast_testbench.MIPS_CORE.ALU (            39055995) PASS test 000000a9
# 
# fast_testbench.MIPS_CORE.ALU (            39083375) PASS test 000000aa
# 
# fast_testbench.MIPS_CORE.ALU (            39145915) PASS test 000000ab
# 
# fast_testbench.MIPS_CORE.ALU (            39208535) PASS test 000000ac
# 
# fast_testbench.MIPS_CORE.ALU (            39281495) PASS test 000000ad
# 
# fast_testbench.MIPS_CORE.ALU (            39301375) PASS test 000000ae
# 
# fast_testbench.MIPS_CORE.ALU (            39448915) PASS test 000000af
# 
# fast_testbench.MIPS_CORE.ALU (            39616115) PASS test 000000b0
# 
# fast_testbench.MIPS_CORE.ALU (            40057235) PASS test 000000b1
# 
# fast_testbench.MIPS_CORE.ALU (            40227095) PASS test 000000b2
# 
# fast_testbench.MIPS_CORE.ALU (            40383835) PASS test 000000b3
# 
# fast_testbench.MIPS_CORE.ALU (            40404035) PASS test 000000b4
# 
# fast_testbench.MIPS_CORE.ALU (            40478495) PASS test 000000b5
# 
# fast_testbench.MIPS_CORE.ALU (            40537575) PASS test 000000b6
# 
# fast_testbench.MIPS_CORE.ALU (            40603655) PASS test 000000b7
# 
# fast_testbench.MIPS_CORE.ALU (            40631695) PASS test 000000b8
# 
# fast_testbench.MIPS_CORE.ALU (            40669055) PASS test 000000b9
# 
# fast_testbench.MIPS_CORE.ALU (            40717695) PASS test 000000ba
# 
# fast_testbench.MIPS_CORE.ALU (            41058255) PASS test 000000bb
# 
# fast_testbench.MIPS_CORE.ALU (            41132455) PASS test 000000bc
# 
# fast_testbench.MIPS_CORE.ALU (            41212375) PASS test 000000bd
# 
# fast_testbench.MIPS_CORE.ALU (            41662575) PASS test 000000be
# 
# fast_testbench.MIPS_CORE.ALU (            41854755) PASS test 000000bf
# 
# fast_testbench.MIPS_CORE.ALU (            42131595) PASS test 000000c0
# 
# fast_testbench.MIPS_CORE.ALU (            42156295) PASS test 000000c1
# 
# fast_testbench.MIPS_CORE.ALU (            42217415) PASS test 000000c2
# 
# fast_testbench.MIPS_CORE.ALU (            42301295) PASS test 000000c3
# 
# fast_testbench.MIPS_CORE.ALU (            42449895) PASS test 000000c4
# 
# fast_testbench.MIPS_CORE.ALU (            42530275) PASS test 000000c5
# 
# fast_testbench.MIPS_CORE.ALU (            42714735) PASS test 000000c6
# 
# fast_testbench.MIPS_CORE.ALU (            42775555) PASS test 000000c7
# 
# fast_testbench.MIPS_CORE.ALU (            42974635) PASS test 000000c8
# 
# fast_testbench.MIPS_CORE.ALU (            43519675) PASS test 000000c9
# 
# fast_testbench.MIPS_CORE.ALU (            43697855) PASS test 000000ca
# 
# fast_testbench.MIPS_CORE.ALU (            43984495) PASS test 000000cb
# 
# fast_testbench.MIPS_CORE.ALU (            44787575) PASS test 000000cc
# 
# fast_testbench.MIPS_CORE.ALU (            44836255) PASS test 000000cd
# 
# fast_testbench.MIPS_CORE.ALU (            44873595) PASS test 000000ce
# 
# fast_testbench.MIPS_CORE.ALU (            45010895) PASS test 000000cf
# 
# fast_testbench.MIPS_CORE.ALU (            45761495) PASS test 000000d0
# 
# fast_testbench.MIPS_CORE.ALU (            45787535) PASS test 000000d1
# 
# fast_testbench.MIPS_CORE.ALU (            46490115) PASS test 000000d2
# 
# fast_testbench.MIPS_CORE.ALU (            46778895) PASS test 000000d3
# 
# fast_testbench.MIPS_CORE.ALU (            47090875) PASS test 000000d4
# 
# fast_testbench.MIPS_CORE.ALU (            47144935) PASS test 000000d5
# 
# fast_testbench.MIPS_CORE.ALU (            47393395) PASS test 000000d6
# 
# fast_testbench.MIPS_CORE.ALU (            47442375) PASS test 000000d7
# 
# fast_testbench.MIPS_CORE.ALU (            47461195) PASS test 000000d8
# 
# fast_testbench.MIPS_CORE.ALU (            47558995) PASS test 000000d9
# 
# fast_testbench.MIPS_CORE.ALU (            47598035) PASS test 000000da
# 
# fast_testbench.MIPS_CORE.ALU (            47633355) PASS test 000000db
# 
# fast_testbench.MIPS_CORE.ALU (            47776295) PASS test 000000dc
# 
# fast_testbench.MIPS_CORE.ALU (            47924775) PASS test 000000dd
# 
# fast_testbench.MIPS_CORE.ALU (            48065355) PASS test 000000de
# 
# fast_testbench.MIPS_CORE.ALU (            48156635) PASS test 000000df
# 
# fast_testbench.MIPS_CORE.ALU (            48484475) PASS test 000000e0
# 
# fast_testbench.MIPS_CORE.ALU (            48801855) PASS test 000000e1
# 
# fast_testbench.MIPS_CORE.ALU (            48881995) PASS test 000000e2
# 
# fast_testbench.MIPS_CORE.ALU (            48921295) PASS test 000000e3
# 
# fast_testbench.MIPS_CORE.ALU (            48974555) PASS test 000000e4
# 
# fast_testbench.MIPS_CORE.ALU (            49087095) PASS test 000000e5
# 
# fast_testbench.MIPS_CORE.ALU (            49128055) PASS test 000000e6
# 
# fast_testbench.MIPS_CORE.ALU (            49164295) PASS test 000000e7
# 
# fast_testbench.MIPS_CORE.ALU (            49343755) PASS test 000000e8
# 
# fast_testbench.MIPS_CORE.ALU (            49382795) PASS test 000000e9
# 
# fast_testbench.MIPS_CORE.ALU (            49545515) PASS test 000000ea
# 
# fast_testbench.MIPS_CORE.ALU (            49891875) PASS test 000000eb
# 
# fast_testbench.MIPS_CORE.ALU (            49943015) PASS test 000000ec
# 
# fast_testbench.MIPS_CORE.ALU (            50405015) PASS test 000000ed
# 
# fast_testbench.MIPS_CORE.ALU (            50687395) PASS test 000000ee
# 
# fast_testbench.MIPS_CORE.ALU (            50715715) PASS test 000000ef
# 
# fast_testbench.MIPS_CORE.ALU (            50937575) PASS test 000000f0
# 
# fast_testbench.MIPS_CORE.ALU (            51139095) PASS test 000000f1
# 
# fast_testbench.MIPS_CORE.ALU (            51279695) PASS test 000000f2
# 
# fast_testbench.MIPS_CORE.ALU (            52144795) PASS test 000000f3
# 
# fast_testbench.MIPS_CORE.ALU (            52383155) PASS test 000000f4
# 
# fast_testbench.MIPS_CORE.ALU (            52472875) PASS test 000000f5
# 
# fast_testbench.MIPS_CORE.ALU (            52517595) PASS test 000000f6
# 
# fast_testbench.MIPS_CORE.ALU (            52897835) PASS test 000000f7
# 
# fast_testbench.MIPS_CORE.ALU (            53635135) PASS test 000000f8
# 
# fast_testbench.MIPS_CORE.ALU (            53765455) PASS test 000000f9
# 
# fast_testbench.MIPS_CORE.ALU (            53814975) PASS test 000000fa
# 
# fast_testbench.MIPS_CORE.ALU (            53954395) PASS test 000000fb
# 
# fast_testbench.MIPS_CORE.ALU (            54019715) PASS test 000000fc
# 
# fast_testbench.MIPS_CORE.ALU (            54081515) PASS test 000000fd
# 
# fast_testbench.MIPS_CORE.ALU (            54349855) PASS test 000000fe
# 
# fast_testbench.MIPS_CORE.ALU (            54548615) PASS test 000000ff
# 
# fast_testbench.MIPS_CORE.ALU (            54665195) PASS test 00000100
# 
# fast_testbench.MIPS_CORE.ALU (            54941155) PASS test 00000101
# 
# fast_testbench.MIPS_CORE.ALU (            55142855) PASS test 00000102
# 
# fast_testbench.MIPS_CORE.ALU (            55712875) PASS test 00000103
# 
# fast_testbench.MIPS_CORE.ALU (            55952915) PASS test 00000104
# 
# fast_testbench.MIPS_CORE.ALU (            56248555) PASS test 00000105
# 
# fast_testbench.MIPS_CORE.ALU (            56327875) PASS test 00000106
# 
# fast_testbench.MIPS_CORE.ALU (            56440435) PASS test 00000107
# 
# fast_testbench.MIPS_CORE.ALU (            56466095) PASS test 00000108
# 
# fast_testbench.MIPS_CORE.ALU (            56809695) PASS test 00000109
# 
# fast_testbench.MIPS_CORE.ALU (            56876935) PASS test 0000010a
# 
# fast_testbench.MIPS_CORE.ALU (            57037835) PASS test 0000010b
# 
# fast_testbench.MIPS_CORE.ALU (            57231895) PASS test 0000010c
# 
# fast_testbench.MIPS_CORE.ALU (            57271735) PASS test 0000010d
# 
# fast_testbench.MIPS_CORE.ALU (            57337055) PASS test 0000010e
# 
# fast_testbench.MIPS_CORE.ALU (            57437755) PASS test 0000010f
# 
# fast_testbench.MIPS_CORE.ALU (            57588395) PASS test 00000110
# 
# fast_testbench.MIPS_CORE.ALU (            57624335) PASS test 00000111
# 
# fast_testbench.MIPS_CORE.ALU (            57822495) PASS test 00000112
# 
# fast_testbench.MIPS_CORE.ALU (            57940255) PASS test 00000113
# 
# fast_testbench.MIPS_CORE.ALU (            57997775) PASS test 00000114
# 
# fast_testbench.MIPS_CORE.ALU (            58113995) PASS test 00000115
# 
# fast_testbench.MIPS_CORE.ALU (            58207695) PASS test 00000116
# 
# fast_testbench.MIPS_CORE.ALU (            58310255) PASS test 00000117
# 
# fast_testbench.MIPS_CORE.ALU (            58646395) PASS test 00000118
# 
# fast_testbench.MIPS_CORE.ALU (            58774775) PASS test 00000119
# 
# fast_testbench.MIPS_CORE.ALU (            58996975) PASS test 0000011a
# 
# fast_testbench.MIPS_CORE.ALU (            59056975) PASS test 0000011b
# 
# fast_testbench.MIPS_CORE.ALU (            59331315) PASS test 0000011c
# 
# fast_testbench.MIPS_CORE.ALU (            59361975) PASS test 0000011d
# 
# fast_testbench.MIPS_CORE.ALU (            59930375) PASS test 0000011e
# 
# fast_testbench.MIPS_CORE.ALU (            60155715) PASS test 0000011f
# 
# fast_testbench.MIPS_CORE.ALU (            60180795) PASS test 00000120
# 
# fast_testbench.MIPS_CORE.ALU (            60318335) PASS test 00000121
# 
# fast_testbench.MIPS_CORE.ALU (            60724675) PASS test 00000122
# 
# fast_testbench.MIPS_CORE.ALU (            61000595) PASS test 00000123
# 
# fast_testbench.MIPS_CORE.ALU (            61172135) PASS test 00000124
# 
# fast_testbench.MIPS_CORE.ALU (            61359035) PASS test 00000125
# 
# fast_testbench.MIPS_CORE.ALU (            61705555) PASS test 00000126
# 
# fast_testbench.MIPS_CORE.ALU (            62330335) PASS test 00000127
# 
# fast_testbench.MIPS_CORE.ALU (            62417655) PASS test 00000128
# 
# fast_testbench.MIPS_CORE.ALU (            62464535) PASS test 00000129
# 
# fast_testbench.MIPS_CORE.ALU (            62785395) PASS test 0000012a
# 
# fast_testbench.MIPS_CORE.ALU (            63523695) PASS test 0000012b
# 
# fast_testbench.MIPS_CORE.ALU (            64153575) PASS test 0000012c
# 
# fast_testbench.MIPS_CORE.ALU (            64855075) PASS test 0000012d
# 
# fast_testbench.MIPS_CORE.ALU (            65089375) PASS test 0000012e
# 
# fast_testbench.MIPS_CORE.ALU (            65574215) PASS test 0000012f
# 
# fast_testbench.MIPS_CORE.ALU (            65798235) PASS test 00000130
# 
# fast_testbench.MIPS_CORE.ALU (            66720515) PASS test 00000131
# 
# fast_testbench.MIPS_CORE.ALU (            67460255) PASS test 00000132
# 
# fast_testbench.MIPS_CORE.ALU (            67654195) PASS test 00000133
# 
# fast_testbench.MIPS_CORE.ALU (            67751935) PASS test 00000134
# 
# fast_testbench.MIPS_CORE.ALU (            67790335) PASS test 00000135
# 
# fast_testbench.MIPS_CORE.ALU (            67849275) PASS test 00000136
# 
# fast_testbench.MIPS_CORE.ALU (            68028475) PASS test 00000137
# 
# fast_testbench.MIPS_CORE.ALU (            68177175) PASS test 00000138
# 
# fast_testbench.MIPS_CORE.ALU (            68189235) PASS test 00000139
# 
# fast_testbench.MIPS_CORE.ALU (            68406095) PASS test 0000013a
# 
# fast_testbench.MIPS_CORE.ALU (            68527415) PASS test 0000013b
# 
# fast_testbench.MIPS_CORE.ALU (            68589055) PASS test 0000013c
# 
# fast_testbench.MIPS_CORE.ALU (            68673455) PASS test 0000013d
# 
# fast_testbench.MIPS_CORE.ALU (            68803095) PASS test 0000013e
# 
# fast_testbench.MIPS_CORE.ALU (            68904035) PASS test 0000013f
# 
# fast_testbench.MIPS_CORE.ALU (            69425295) PASS test 00000140
# 
# fast_testbench.MIPS_CORE.ALU (            69483675) PASS test 00000141
# 
# fast_testbench.MIPS_CORE.ALU (            69669135) PASS test 00000142
# 
# fast_testbench.MIPS_CORE.ALU (            70004715) PASS test 00000143
# 
# fast_testbench.MIPS_CORE.ALU (            70467275) PASS test 00000144
# 
# fast_testbench.MIPS_CORE.ALU (            72083355) PASS test 00000145
# 
# fast_testbench.MIPS_CORE.ALU (            72121775) PASS test 00000146
# 
# fast_testbench.MIPS_CORE.ALU (            72526315) PASS test 00000147
# 
# fast_testbench.MIPS_CORE.ALU (            73208135) PASS test 00000148
# 
# fast_testbench.MIPS_CORE.ALU (            73460195) PASS test 00000149
# 
# fast_testbench.MIPS_CORE.ALU (            73485655) PASS test 0000014a
# 
# fast_testbench.MIPS_CORE.ALU (            73549015) PASS test 0000014b
# 
# fast_testbench.MIPS_CORE.ALU (            74079795) PASS test 0000014c
# 
# fast_testbench.MIPS_CORE.ALU (            74361395) PASS test 0000014d
# 
# fast_testbench.MIPS_CORE.ALU (            74438215) PASS test 0000014e
# 
# fast_testbench.MIPS_CORE.ALU (            74739915) PASS test 0000014f
# 
# fast_testbench.MIPS_CORE.ALU (            74777155) PASS test 00000150
# 
# fast_testbench.MIPS_CORE.ALU (            74867855) PASS test 00000151
# 
# fast_testbench.MIPS_CORE.ALU (            75084535) PASS test 00000152
# 
# fast_testbench.MIPS_CORE.ALU (            75175235) PASS test 00000153
# 
# fast_testbench.MIPS_CORE.ALU (            75639635) PASS test 00000154
# 
# fast_testbench.MIPS_CORE.ALU (            75696655) PASS test 00000155
# 
# fast_testbench.MIPS_CORE.ALU (            75757555) PASS test 00000156
# 
# fast_testbench.MIPS_CORE.ALU (            76088535) PASS test 00000157
# 
# fast_testbench.MIPS_CORE.ALU (            76451415) PASS test 00000158
# 
# fast_testbench.MIPS_CORE.ALU (            76626495) PASS test 00000159
# 
# fast_testbench.MIPS_CORE.ALU (            76761095) PASS test 0000015a
# 
# fast_testbench.MIPS_CORE.ALU (            77023135) PASS test 0000015b
# 
# fast_testbench.MIPS_CORE.ALU (            77097615) PASS test 0000015c
# 
# fast_testbench.MIPS_CORE.ALU (            77216815) PASS test 0000015d
# 
# fast_testbench.MIPS_CORE.ALU (            77700415) PASS test 0000015e
# 
# fast_testbench.MIPS_CORE.ALU (            77991555) PASS test 0000015f
# 
# fast_testbench.MIPS_CORE.ALU (            78223575) PASS test 00000160
# 
# fast_testbench.MIPS_CORE.ALU (            78532445) DONE test 00000160
# 
# ** Note: $stop    : ../../fast_testbench.sv(73)
#    Time: 78532445 ns  Iteration: 5  Instance: /fast_testbench
# Break in Module fast_testbench at ../../fast_testbench.sv line 73
# End time: 20:52:14 on Apr 07,2021, Elapsed time: 0:54:44
# Errors: 0, Warnings: 18
