C:/Users/Reuben/Github/EECS3201/Lab5/Test2/test2.v {1 {vlog -work work -stats=none C:/Users/Reuben/Github/EECS3201/Lab5/Test2/test2.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module test2

Top level modules:
	test2

} {} {}} C:/Users/Reuben/Github/EECS3201/Lab5/Test2/test2_tb.v {1 {vlog -work work -stats=none C:/Users/Reuben/Github/EECS3201/Lab5/Test2/test2_tb.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module test2_tb

Top level modules:
	test2_tb

} {} {}}
