Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/smdsbz/Programs/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 62428be122ac4f75a6942345dd8eb08b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Clock_TB_behav xil_defaultlib.Clock_TB xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ClockSignal1S(__half_sec_scale=4...
Compiling module xil_defaultlib.DelaySignalNS(__half_sec_scale=4...
Compiling module xil_defaultlib.DelaySignalNS(n_sec=2,__half_sec...
Compiling module xil_defaultlib.Clock_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Clock_TB_behav
