git clone --depth 1 --no-tags https://github.com/FarzanFani/PipeLine-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/572010110
git clone --depth 1 --no-tags https://github.com/gatecat/one_hot_fpga_gf180.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/572563243
git clone --depth 1 --no-tags https://github.com/whodhruvjoshi/RegisterTransferLevel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/575118902
git clone --depth 1 --no-tags https://github.com/thainaraassis/mastermind.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/571825516
git clone --depth 1 --no-tags https://github.com/poname/VexRiscv-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/577913130
git clone --depth 1 --no-tags https://github.com/cebarobot/flappy-bird-fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/575033262
git clone --depth 1 --no-tags https://github.com/hjzboss/fifo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/574449024
git clone --depth 1 --no-tags https://github.com/OctCarp/SUSTech_CS207-DD_2022f_Project-a-real-car.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/576122001
git clone --depth 1 --no-tags https://github.com/yathAg/VSD_HDP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/571030179
git clone --depth 1 --no-tags https://github.com/gregdavill/tt02-serv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/572947916
git clone --depth 1 --no-tags https://github.com/JacobLevinson/DAV_Repo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/577658524
git clone --depth 1 --no-tags https://github.com/yu-niverse/Intro-to-Digital-Circuit-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/576543980
git clone --depth 1 --no-tags https://github.com/nhnghia0712/DeepLabV3Plus.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/573830506
git clone --depth 1 --no-tags https://github.com/gregdavill/gf180-mpw0-serv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/573314783
git clone --depth 1 --no-tags https://github.com/boolean-function-benchmarks/benchmarks.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/577462239
git clone --depth 1 --no-tags https://github.com/baraba6u/Single_Cycle_CPU_RISC-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/571973037
git clone --depth 1 --no-tags https://github.com/xu842251462/EC551_Final_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/575152389
git clone --depth 1 --no-tags https://github.com/liuyuxivapor/riscv_cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/572940628
git clone --depth 1 --no-tags https://github.com/MihaiHMO/VSDhdp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/570909068
git clone --depth 1 --no-tags https://github.com/nblei/PUFs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/575929266
git clone --depth 1 --no-tags https://github.com/noemiabril/Minimig-AGA_MiSTer-DE10-Standard.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/571222986
git clone --depth 1 --no-tags https://github.com/harshbhosale01/HDLBits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/577451924
git clone --depth 1 --no-tags https://github.com/thehavva/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/577916236
git clone --depth 1 --no-tags https://github.com/cascode-labs/transmute-ADC-SKY130.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/576971998
git clone --depth 1 --no-tags https://github.com/santosh2407/FPGA-Controlled-Robotic-Arm-with-Six-Degree-of-Freedom.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/572631281
git clone --depth 1 --no-tags https://github.com/RSounder/Deep-Neural-Network-Accelerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/572713295
git clone --depth 1 --no-tags https://github.com/YAMY1234/Mips-54-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/573115654
git clone --depth 1 --no-tags https://github.com/Khalidmamdou7/floating-point-unit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/577371519
git clone --depth 1 --no-tags https://github.com/FranciscoCross/MIPS-DLX.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/572281134
git clone --depth 1 --no-tags https://github.com/nvchuyen/FPGA_Test_GMII_Ethernet.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/572319788
git clone --depth 1 --no-tags https://github.com/ChamaraDilshan/Building-a-simple-processor-memory-hierarchy.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/574037746
git clone --depth 1 --no-tags https://github.com/crolfes/airisc_efabless.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/573826050
git clone --depth 1 --no-tags https://github.com/zhanghongce/ridecore-sqed-symbolic-start.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/571963302
git clone --depth 1 --no-tags https://github.com/watz0n/vsd-hdp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/571154739
git clone --depth 1 --no-tags https://github.com/WenqiJiang/HLS-kernel-for-Enzian.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/571618206
git clone --depth 1 --no-tags https://github.com/ddm2000/gf180-RAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/574488943
git clone --depth 1 --no-tags https://github.com/AyaseErii/UCounter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/574256304
git clone --depth 1 --no-tags https://github.com/Vargas1220/Estructura_De_Computadores-ULL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/573116475
git clone --depth 1 --no-tags https://github.com/cpu-dev/caravel_jacaranda-8_GF180.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/573152034
git clone --depth 1 --no-tags https://github.com/santoslucas/Snooping-Protocol.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/573902356
git clone --depth 1 --no-tags https://github.com/yatindra7/KGP_MiniRISC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/576794140
git clone --depth 1 --no-tags https://github.com/ivanlee1999/Design_A_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/574253373
git clone --depth 1 --no-tags https://github.com/openXC7/iologic-tests.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/576088912
git clone --depth 1 --no-tags https://github.com/SudhanshuIIITD/Computer_architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/573169971
git clone --depth 1 --no-tags https://github.com/TristenLiu/EC311-Final-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/571778464
git clone --depth 1 --no-tags https://github.com/DSP-BEYOND/mycostas.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/571457392
git clone --depth 1 --no-tags https://github.com/gatecat/tt02-pic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/573004636
git clone --depth 1 --no-tags https://github.com/AhmedHaridy59/Fast-Fourier-Transform.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/575726341
git clone --depth 1 --no-tags https://github.com/nai1ka/MonitorTester_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/576289027
git clone --depth 1 --no-tags https://github.com/carpenterjaeden/FPGA_VideoSoftware.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/575548393
git clone --depth 1 --no-tags https://github.com/kavyashree0011/DESIGN_SRAM01.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/576184040
git clone --depth 1 --no-tags https://github.com/noemiabril/Genesis_MiSTer-DE10-Standard.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/571224825
git clone --depth 1 --no-tags https://github.com/mattvenn/openlane-test-invert.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/575967049
git clone --depth 1 --no-tags https://github.com/ramsaycarslaw/card.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/575023283
git clone --depth 1 --no-tags https://github.com/jstalex/i2c_master.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/574221841
git clone --depth 1 --no-tags https://github.com/shashanknag/Computer-Organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/576125616
git clone --depth 1 --no-tags https://github.com/noemiabril/Amstrad-PCW_MiSTer-DE1-SoC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/576585851
git clone --depth 1 --no-tags https://github.com/Edward7820/CPU-with-pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/574802979
git clone --depth 1 --no-tags https://github.com/Kanchanjaiswal150693/Verilog-Practices.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/576712966
git clone --depth 1 --no-tags https://github.com/linxin2018ustc/programmable-logic-device-lesson-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/571917579
git clone --depth 1 --no-tags https://github.com/visionvlsi/caravel_gf180_koggestone_adder_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/573724213
git clone --depth 1 --no-tags https://github.com/RaccoonOnion/little-car.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/574021541
git clone --depth 1 --no-tags https://github.com/Saazh/Trojan-D2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/574431863
git clone --depth 1 --no-tags https://github.com/Akash-Das2024/KGP_RISC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/573375678
git clone --depth 1 --no-tags https://github.com/roman3017/caravel_mpw8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/576693111
git clone --depth 1 --no-tags https://github.com/AsmaMohsin1507/RISCV-with-CNN-co-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/573507370
git clone --depth 1 --no-tags https://github.com/spacebiz24/Booth-Multiplier-Microwind.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/571220875
git clone --depth 1 --no-tags https://github.com/huyphan168/Verilog-DL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/576537895
git clone --depth 1 --no-tags https://github.com/Chalandi/FPGA_Xilinx-Artix-7-XC7A100T.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/573433027
git clone --depth 1 --no-tags https://github.com/rayhanulislam1/Digital-System-Design-Lab_CSE2112.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/570820052
git clone --depth 1 --no-tags https://github.com/meosii/siiCpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/576836577
git clone --depth 1 --no-tags https://github.com/PenguinX7/FP16_mcl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/571498466
git clone --depth 1 --no-tags https://github.com/Zhenghao-He/Dynamic-Pipline-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/574031249
git clone --depth 1 --no-tags https://github.com/FarzanFani/Single-Cycle-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/572007773
git clone --depth 1 --no-tags https://github.com/ylm/mp3codec.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/571762001
git clone --depth 1 --no-tags https://github.com/Runhane/Space-Invader.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/576152528
git clone --depth 1 --no-tags https://github.com/7vik-g/16bit-pipelined-RISC-processor-gf180.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/574211639
git clone --depth 1 --no-tags https://github.com/nietzhuang/2011-CIC-Contest---NAND-Flash-Memory-Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/575927912
git clone --depth 1 --no-tags https://github.com/bitluni/tt02-SecretFile.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/573501699
git clone --depth 1 --no-tags https://github.com/Enzo-Tssn/Alarme-digital.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/572756036
git clone --depth 1 --no-tags https://github.com/8hargav/nerdydaysofRTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/571994909
git clone --depth 1 --no-tags https://github.com/xobs/tiny-tapeout-pio.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/573957220
git clone --depth 1 --no-tags https://github.com/Cra2yPierr0t/caravel_walkthrough_uart.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/575214017
git clone --depth 1 --no-tags https://github.com/Brohan9126/mvcc-7.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/574545182
git clone --depth 1 --no-tags https://github.com/rusunited2/EECS151_FPGA_PROJECT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/577611118
git clone --depth 1 --no-tags https://github.com/MahmouodMagdi/RTL_Codes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/573846731
git clone --depth 1 --no-tags https://github.com/AbdulMoizSheikh1/SPI-with-clock-mux.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/574684487
git clone --depth 1 --no-tags https://github.com/noemiabril/MegaCD_MiSTer-DE10-Standard.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/574173654
git clone --depth 1 --no-tags https://github.com/Luthor2k/tt02-baudot.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/573142682
git clone --depth 1 --no-tags https://github.com/Ahmed-H300/Pipelined-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/571292262
git clone --depth 1 --no-tags https://github.com/ShijiaChai/Verilog-a-MIPS-single-cycle-CPU-and-a-pipelined-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/572217686
git clone --depth 1 --no-tags https://github.com/majilokesh/iiitb_tlc_mpw8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/573554103
git clone --depth 1 --no-tags https://github.com/noemiabril/Menu_MiSTer-DE10-Standard.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/575321201
git clone --depth 1 --no-tags https://github.com/Raj-kamal-01/RISC-V-single-cycle-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/575544312
git clone --depth 1 --no-tags https://github.com/caochenrui/project_final.srcs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/571930706
