/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "graphic" (version "1.4"))
(pin
	(input)
	(rect 160 152 328 168)
	(text "INPUT" (rect 125 0 153 10)(font "Arial" (font_size 6)))
	(text "IN[31..0]" (rect 5 0 48 11)(font "Arial" ))
	(pt 168 8)
	(drawing
		(line (pt 84 12)(pt 109 12))
		(line (pt 84 4)(pt 109 4))
		(line (pt 113 8)(pt 168 8))
		(line (pt 84 12)(pt 84 4))
		(line (pt 109 4)(pt 113 8))
		(line (pt 109 12)(pt 113 8))
	)
	(text "VCC" (rect 128 7 148 17)(font "Arial" (font_size 6)))
)
(pin
	(output)
	(rect 664 176 840 192)
	(text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6)))
	(text "OUT[31..0]" (rect 90 0 144 11)(font "Arial" ))
	(pt 0 8)
	(drawing
		(line (pt 0 8)(pt 52 8))
		(line (pt 52 4)(pt 78 4))
		(line (pt 52 12)(pt 78 12))
		(line (pt 52 12)(pt 52 4))
		(line (pt 78 4)(pt 82 8))
		(line (pt 82 8)(pt 78 12))
		(line (pt 78 12)(pt 82 8))
	)
)
(symbol
	(rect 512 128 560 160)
	(text "CARRY" (rect 1 0 35 10)(font "Arial" (font_size 6)))
	(text "inst" (rect 3 21 20 32)(font "Arial" ))
	(port
		(pt 0 16)
		(input)
		(text "IN" (rect 2 7 16 18)(font "Courier New" (bold))(invisible))
		(text "IN" (rect 2 7 16 18)(font "Courier New" (bold))(invisible))
		(line (pt 0 16)(pt 14 16))
	)
	(port
		(pt 48 16)
		(output)
		(text "OUT" (rect 32 7 52 18)(font "Courier New" (bold))(invisible))
		(text "OUT" (rect 32 7 52 18)(font "Courier New" (bold))(invisible))
		(line (pt 32 16)(pt 48 16))
	)
	(drawing
		(line (pt 14 7)(pt 32 16))
		(line (pt 14 25)(pt 14 7))
		(line (pt 14 25)(pt 32 16))
	)
)
(symbol
	(rect 384 264 416 296)
	(text "GND" (rect 8 16 29 26)(font "Arial" (font_size 6)))
	(text "inst2" (rect 3 21 27 34)(font "Intel Clear" )(invisible))
	(port
		(pt 16 0)
		(output)
		(text "1" (rect 18 0 25 11)(font "Courier New" (bold))(invisible))
		(text "1" (rect 18 0 25 11)(font "Courier New" (bold))(invisible))
		(line (pt 16 8)(pt 16 0))
	)
	(drawing
		(line (pt 8 8)(pt 16 16))
		(line (pt 16 16)(pt 24 8))
		(line (pt 8 8)(pt 24 8))
	)
)
(connector
	(pt 400 264)
	(pt 400 248)
	(bus)
)
(connector
	(text "OUT[1..0]" (rect 400 232 448 245)(font "Intel Clear" ))
	(pt 400 248)
	(pt 440 248)
	(bus)
)
(connector
	(text "OUT[31..2]" (rect 570 128 625 141)(font "Intel Clear" ))
	(pt 560 144)
	(pt 632 144)
	(bus)
)
(connector
	(pt 432 136)
	(pt 432 144)
	(bus)
)
(connector
	(text "IN[29..0]" (rect 442 128 485 141)(font "Intel Clear" ))
	(pt 432 144)
	(pt 512 144)
	(bus)
)
(connector
	(pt 432 144)
	(pt 432 160)
	(bus)
)
(connector
	(text "IN[31..30]" (rect 416 172 429 221)(font "Intel Clear" )(vertical))
	(pt 432 160)
	(pt 432 224)
	(bus)
)
(connector
	(text "IN[31..0]" (rect 328 144 371 157)(font "Intel Clear" ))
	(pt 328 160)
	(pt 432 160)
	(bus)
)
(junction (pt 432 160))
(junction (pt 432 144))
