/*
 *$Id: hal_ma_auto.h,v 1.1.2.2 Broadcom SDK $
 * $Copyright: (c) 2016 Broadcom.
 * Broadcom Proprietary and Confidential. All rights reserved.$
 *
 */

/*******************************************
 This comment contains CVS revision information on the frame
 file that was used to generate this code.
 
   Full path to file: ../../../mojave/doc/funcSpec/MA_register_map.fm
 
 Partial CVS status:
       File: MA_register_map.fm	Status: Up-to-date
          Working revision:	1.90	Fri Feb 15 22:02:07 2002
          Repository revision:	1.90	/cvsdb/mojave/doc/funcSpec/MA_register_map.fm,v
 
 Output of 'md5sum':
       2ff676a732749b9e5ccdd95bac80e074  ../../../mojave/doc/funcSpec/MA_register_map.fm
*******************************************/
#ifndef HAL_MA_AUTO_H 
#define HAL_MA_AUTO_H 


/* include hal_user.h before hal_common.h to allow */
/* the user to override definitions in the common            */
#include "hal_user.h"
#include "hal_common.h"
#define SAND_HAL_MA_MA_REVISION_OFFSET           0x0000  /* MA chip revision and identification (reset through reset_n pin only) */
#ifndef SAND_HAL_MA_MA_REVISION_NO_TEST_MASK
#define SAND_HAL_MA_MA_REVISION_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_MA_REVISION_MASK             0xffffffff
#define SAND_HAL_MA_MA_REVISION_MSB              31
#define SAND_HAL_MA_MA_REVISION_LSB              0
#define SAND_HAL_MA_MA_RESET_OFFSET              0x0004  /* (reset through reset_n pin only) */
#ifndef SAND_HAL_MA_MA_RESET_NO_TEST_MASK
#define SAND_HAL_MA_MA_RESET_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_MA_RESET_MASK                0xffffffff
#define SAND_HAL_MA_MA_RESET_MSB                 31
#define SAND_HAL_MA_MA_RESET_LSB                 0
#define SAND_HAL_MA_MA_GPIO_OFFSET               0x0008  /* This contains GPIO control information. (reset through reset_n pin only) */
#ifndef SAND_HAL_MA_MA_GPIO_NO_TEST_MASK
#define SAND_HAL_MA_MA_GPIO_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_MA_GPIO_MASK                 0xffffffff
#define SAND_HAL_MA_MA_GPIO_MSB                  31
#define SAND_HAL_MA_MA_GPIO_LSB                  0
#define SAND_HAL_MA_DA_CONTROL_OFFSET            0x0024  /* This contains DA mode control information */
#ifndef SAND_HAL_MA_DA_CONTROL_NO_TEST_MASK
#define SAND_HAL_MA_DA_CONTROL_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_DA_CONTROL_MASK              0xffffffff
#define SAND_HAL_MA_DA_CONTROL_MSB               31
#define SAND_HAL_MA_DA_CONTROL_LSB               0
#define SAND_HAL_MA_DA_MC_PV_1_OFFSET            0x0030  /* This is 1 of 2 registers that control the number of cycles allocated to a Memory Client function per time slot. */
#ifndef SAND_HAL_MA_DA_MC_PV_1_NO_TEST_MASK
#define SAND_HAL_MA_DA_MC_PV_1_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_DA_MC_PV_1_MASK              0xffffffff
#define SAND_HAL_MA_DA_MC_PV_1_MSB               31
#define SAND_HAL_MA_DA_MC_PV_1_LSB               0
#define SAND_HAL_MA_DA_MC_PV_2_OFFSET            0x0034  /* This is 1 of 2 registers that control the number of cycles allocated to a Memory Client function per time slot. */
#ifndef SAND_HAL_MA_DA_MC_PV_2_NO_TEST_MASK
#define SAND_HAL_MA_DA_MC_PV_2_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_DA_MC_PV_2_MASK              0xffffffff
#define SAND_HAL_MA_DA_MC_PV_2_MSB               31
#define SAND_HAL_MA_DA_MC_PV_2_LSB               0
#define SAND_HAL_MA_DA_PQ_START_OFFSET           0x0040  /* This contains the BW Allocation Read
                                                         * 
                                                         *  */
#ifndef SAND_HAL_MA_DA_PQ_START_NO_TEST_MASK
#define SAND_HAL_MA_DA_PQ_START_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_DA_PQ_START_MASK             0xffffffff
#define SAND_HAL_MA_DA_PQ_START_MSB              31
#define SAND_HAL_MA_DA_PQ_START_LSB              0
#define SAND_HAL_MA_DA_NUM_OF_PORTS_1_OFFSET     0x0044  /* The register sets the number of ports per node
                                                         * 
                                                         *  */
#ifndef SAND_HAL_MA_DA_NUM_OF_PORTS_1_NO_TEST_MASK
#define SAND_HAL_MA_DA_NUM_OF_PORTS_1_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_DA_NUM_OF_PORTS_1_MASK       0xffffffff
#define SAND_HAL_MA_DA_NUM_OF_PORTS_1_MSB        31
#define SAND_HAL_MA_DA_NUM_OF_PORTS_1_LSB        0
#define SAND_HAL_MA_DA_NUM_OF_PORTS_2_OFFSET     0x0048  /* The register sets the number of ports per node
                                                         * 
                                                         *  */
#ifndef SAND_HAL_MA_DA_NUM_OF_PORTS_2_NO_TEST_MASK
#define SAND_HAL_MA_DA_NUM_OF_PORTS_2_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_DA_NUM_OF_PORTS_2_MASK       0xffffffff
#define SAND_HAL_MA_DA_NUM_OF_PORTS_2_MSB        31
#define SAND_HAL_MA_DA_NUM_OF_PORTS_2_LSB        0
#define SAND_HAL_MA_WB_CONTROL_OFFSET            0x0060  /* WB block control */
#ifndef SAND_HAL_MA_WB_CONTROL_NO_TEST_MASK
#define SAND_HAL_MA_WB_CONTROL_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_WB_CONTROL_MASK              0xffffffff
#define SAND_HAL_MA_WB_CONTROL_MSB               31
#define SAND_HAL_MA_WB_CONTROL_LSB               0
#define SAND_HAL_MA_WB_VOQ2NPC_ACC_CTRL_OFFSET   0x0074  /* This register controls indirect read and writes of the VOQ2NPC memory */
#ifndef SAND_HAL_MA_WB_VOQ2NPC_ACC_CTRL_NO_TEST_MASK
#define SAND_HAL_MA_WB_VOQ2NPC_ACC_CTRL_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_WB_VOQ2NPC_ACC_CTRL_MASK     0xffffffff
#define SAND_HAL_MA_WB_VOQ2NPC_ACC_CTRL_MSB      31
#define SAND_HAL_MA_WB_VOQ2NPC_ACC_CTRL_LSB      0
#define SAND_HAL_MA_WB_VOQ2NPC_ACC_DATA_OFFSET   0x0078  /* Indirect read and write of the VOQ2NPC Node,Port,Cos memory Data */
#ifndef SAND_HAL_MA_WB_VOQ2NPC_ACC_DATA_NO_TEST_MASK
#define SAND_HAL_MA_WB_VOQ2NPC_ACC_DATA_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_WB_VOQ2NPC_ACC_DATA_MASK     0xffffffff
#define SAND_HAL_MA_WB_VOQ2NPC_ACC_DATA_MSB      31
#define SAND_HAL_MA_WB_VOQ2NPC_ACC_DATA_LSB      0
#define SAND_HAL_MA_MI_CONTROL_OFFSET            0x0094  /* This register controls indirect read and writes of the external SRAM memory */
#ifndef SAND_HAL_MA_MI_CONTROL_NO_TEST_MASK
#define SAND_HAL_MA_MI_CONTROL_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_MI_CONTROL_MASK              0xffffffff
#define SAND_HAL_MA_MI_CONTROL_MSB               31
#define SAND_HAL_MA_MI_CONTROL_LSB               0
#define SAND_HAL_MA_MI_SRAM_ACC_CTRL_OFFSET      0x0098  /* This register controls indirect read and writes of the external SRAM memory */
#ifndef SAND_HAL_MA_MI_SRAM_ACC_CTRL_NO_TEST_MASK
#define SAND_HAL_MA_MI_SRAM_ACC_CTRL_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_MI_SRAM_ACC_CTRL_MASK        0xffffffff
#define SAND_HAL_MA_MI_SRAM_ACC_CTRL_MSB         31
#define SAND_HAL_MA_MI_SRAM_ACC_CTRL_LSB         0
#define SAND_HAL_MA_MI_SRAM_ACC_DATA_L_OFFSET    0x009c  /* Indirect read and write of the external SRAM memory Data[31:0] */
#ifndef SAND_HAL_MA_MI_SRAM_ACC_DATA_L_NO_TEST_MASK
#define SAND_HAL_MA_MI_SRAM_ACC_DATA_L_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_MI_SRAM_ACC_DATA_L_MASK      0xffffffff
#define SAND_HAL_MA_MI_SRAM_ACC_DATA_L_MSB       31
#define SAND_HAL_MA_MI_SRAM_ACC_DATA_L_LSB       0
#define SAND_HAL_MA_MI_SRAM_ACC_DATA_H_OFFSET    0x00a0  /* Indirect read and write of the external SRAM memory Data[63:32] */
#ifndef SAND_HAL_MA_MI_SRAM_ACC_DATA_H_NO_TEST_MASK
#define SAND_HAL_MA_MI_SRAM_ACC_DATA_H_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_MI_SRAM_ACC_DATA_H_MASK      0xffffffff
#define SAND_HAL_MA_MI_SRAM_ACC_DATA_H_MSB       31
#define SAND_HAL_MA_MI_SRAM_ACC_DATA_H_LSB       0
#define SAND_HAL_MA_RD_CONTROL_OFFSET            0x00b0  /* WRED block control */
#ifndef SAND_HAL_MA_RD_CONTROL_NO_TEST_MASK
#define SAND_HAL_MA_RD_CONTROL_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_RD_CONTROL_MASK              0xffffffff
#define SAND_HAL_MA_RD_CONTROL_MSB               31
#define SAND_HAL_MA_RD_CONTROL_LSB               0
#define SAND_HAL_MA_RD_WEIGHT_ACC_CTRL_OFFSET    0x00b4  /* This register controls indirect read and writes of the Weight memory */
#ifndef SAND_HAL_MA_RD_WEIGHT_ACC_CTRL_NO_TEST_MASK
#define SAND_HAL_MA_RD_WEIGHT_ACC_CTRL_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_RD_WEIGHT_ACC_CTRL_MASK      0xffffffff
#define SAND_HAL_MA_RD_WEIGHT_ACC_CTRL_MSB       31
#define SAND_HAL_MA_RD_WEIGHT_ACC_CTRL_LSB       0
#define SAND_HAL_MA_RD_WEIGHT_ACC_DATA_OFFSET    0x00b8  /* Indirect read and write of the Weight memory Data */
#ifndef SAND_HAL_MA_RD_WEIGHT_ACC_DATA_NO_TEST_MASK
#define SAND_HAL_MA_RD_WEIGHT_ACC_DATA_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_RD_WEIGHT_ACC_DATA_MASK      0xffffffff
#define SAND_HAL_MA_RD_WEIGHT_ACC_DATA_MSB       31
#define SAND_HAL_MA_RD_WEIGHT_ACC_DATA_LSB       0
#define SAND_HAL_MA_RD_VOQL_ACC_CTRL_OFFSET      0x00bc  /* This register controls indirect read and writes of the Virutal Output Queue Length Sum memory */
#ifndef SAND_HAL_MA_RD_VOQL_ACC_CTRL_NO_TEST_MASK
#define SAND_HAL_MA_RD_VOQL_ACC_CTRL_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_RD_VOQL_ACC_CTRL_MASK        0xffffffff
#define SAND_HAL_MA_RD_VOQL_ACC_CTRL_MSB         31
#define SAND_HAL_MA_RD_VOQL_ACC_CTRL_LSB         0
#define SAND_HAL_MA_RD_VOQL_ACC_DATA_LOW_OFFSET  0x00c0  /* Indirect read and write of the Virtual Output Queue Length Sum memory */
#ifndef SAND_HAL_MA_RD_VOQL_ACC_DATA_LOW_NO_TEST_MASK
#define SAND_HAL_MA_RD_VOQL_ACC_DATA_LOW_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_RD_VOQL_ACC_DATA_LOW_MASK    0xffffffff
#define SAND_HAL_MA_RD_VOQL_ACC_DATA_LOW_MSB     31
#define SAND_HAL_MA_RD_VOQL_ACC_DATA_LOW_LSB     0
#define SAND_HAL_MA_RD_VOQL_ACC_DATA_HIGH_OFFSET 0x00c4  /* Indirect read and write of the Virtual Output Queue Length Sum memory */
#ifndef SAND_HAL_MA_RD_VOQL_ACC_DATA_HIGH_NO_TEST_MASK
#define SAND_HAL_MA_RD_VOQL_ACC_DATA_HIGH_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_RD_VOQL_ACC_DATA_HIGH_MASK   0xffffffff
#define SAND_HAL_MA_RD_VOQL_ACC_DATA_HIGH_MSB    31
#define SAND_HAL_MA_RD_VOQL_ACC_DATA_HIGH_LSB    0
#define SAND_HAL_MA_RD_VOQA_ACC_CTRL_OFFSET      0x00c8  /* This register controls indirect read and writes of the  Average Virtual Output Queue Length memory */
#ifndef SAND_HAL_MA_RD_VOQA_ACC_CTRL_NO_TEST_MASK
#define SAND_HAL_MA_RD_VOQA_ACC_CTRL_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_RD_VOQA_ACC_CTRL_MASK        0xffffffff
#define SAND_HAL_MA_RD_VOQA_ACC_CTRL_MSB         31
#define SAND_HAL_MA_RD_VOQA_ACC_CTRL_LSB         0
#define SAND_HAL_MA_RD_VOQA_ACC_DATA_OFFSET      0x00cc  /* Indirect read and write of the Average Virtual Output Queue Length memory Data */
#ifndef SAND_HAL_MA_RD_VOQA_ACC_DATA_NO_TEST_MASK
#define SAND_HAL_MA_RD_VOQA_ACC_DATA_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_RD_VOQA_ACC_DATA_MASK        0xffffffff
#define SAND_HAL_MA_RD_VOQA_ACC_DATA_MSB         31
#define SAND_HAL_MA_RD_VOQA_ACC_DATA_LSB         0
#define SAND_HAL_MA_BW_GQR_ACC_CTRL_OFFSET       0x00e8  /* This register controls indirect read and writes of the GQR memory */
#ifndef SAND_HAL_MA_BW_GQR_ACC_CTRL_NO_TEST_MASK
#define SAND_HAL_MA_BW_GQR_ACC_CTRL_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_BW_GQR_ACC_CTRL_MASK         0xffffffff
#define SAND_HAL_MA_BW_GQR_ACC_CTRL_MSB          31
#define SAND_HAL_MA_BW_GQR_ACC_CTRL_LSB          0
#define SAND_HAL_MA_BW_GQR_ACC_DATA_OFFSET       0x00ec  /* Indirect read and write of the GQR memory Data */
#ifndef SAND_HAL_MA_BW_GQR_ACC_DATA_NO_TEST_MASK
#define SAND_HAL_MA_BW_GQR_ACC_DATA_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_BW_GQR_ACC_DATA_MASK         0xffffffff
#define SAND_HAL_MA_BW_GQR_ACC_DATA_MSB          31
#define SAND_HAL_MA_BW_GQR_ACC_DATA_LSB          0
#define SAND_HAL_MA_BW_GQL_ACC_CTRL_OFFSET       0x00f0  /* This register controls indirect read and writes of the GQL memory */
#ifndef SAND_HAL_MA_BW_GQL_ACC_CTRL_NO_TEST_MASK
#define SAND_HAL_MA_BW_GQL_ACC_CTRL_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_BW_GQL_ACC_CTRL_MASK         0xffffffff
#define SAND_HAL_MA_BW_GQL_ACC_CTRL_MSB          31
#define SAND_HAL_MA_BW_GQL_ACC_CTRL_LSB          0
#define SAND_HAL_MA_BW_GQL_ACC_DATA_LOW_OFFSET   0x00f4  /* Indirect read and write of the GQL memory Data Low */
#ifndef SAND_HAL_MA_BW_GQL_ACC_DATA_LOW_NO_TEST_MASK
#define SAND_HAL_MA_BW_GQL_ACC_DATA_LOW_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_BW_GQL_ACC_DATA_LOW_MASK     0xffffffff
#define SAND_HAL_MA_BW_GQL_ACC_DATA_LOW_MSB      31
#define SAND_HAL_MA_BW_GQL_ACC_DATA_LOW_LSB      0
#define SAND_HAL_MA_BW_GQL_ACC_DATA_HIGH_OFFSET  0x00f8  /* Indirect read and write of the GQL memory Data High */
#ifndef SAND_HAL_MA_BW_GQL_ACC_DATA_HIGH_NO_TEST_MASK
#define SAND_HAL_MA_BW_GQL_ACC_DATA_HIGH_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_BW_GQL_ACC_DATA_HIGH_MASK    0x0000000f
#define SAND_HAL_MA_BW_GQL_ACC_DATA_HIGH_MSB     3
#define SAND_HAL_MA_BW_GQL_ACC_DATA_HIGH_LSB     0
#define SAND_HAL_MA_QI0_CONTROL_OFFSET           0x0114  /* Contains control bits for the QI function */
#ifndef SAND_HAL_MA_QI0_CONTROL_NO_TEST_MASK
#define SAND_HAL_MA_QI0_CONTROL_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_QI0_CONTROL_MASK             0xffffffff
#define SAND_HAL_MA_QI0_CONTROL_MSB              31
#define SAND_HAL_MA_QI0_CONTROL_LSB              0
#define SAND_HAL_MA_QI1_CONTROL_OFFSET           0x0118  /* Contains control bits for the QI function */
#ifndef SAND_HAL_MA_QI1_CONTROL_NO_TEST_MASK
#define SAND_HAL_MA_QI1_CONTROL_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_QI1_CONTROL_MASK             0xffffffff
#define SAND_HAL_MA_QI1_CONTROL_MSB              31
#define SAND_HAL_MA_QI1_CONTROL_LSB              0
#define SAND_HAL_MA_QI2_CONTROL_OFFSET           0x011c  /* Contains control bits for the QI function */
#ifndef SAND_HAL_MA_QI2_CONTROL_NO_TEST_MASK
#define SAND_HAL_MA_QI2_CONTROL_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_QI2_CONTROL_MASK             0xffffffff
#define SAND_HAL_MA_QI2_CONTROL_MSB              31
#define SAND_HAL_MA_QI2_CONTROL_LSB              0
#define SAND_HAL_MA_QI3_CONTROL_OFFSET           0x0120  /* Contains control bits for the QI function */
#ifndef SAND_HAL_MA_QI3_CONTROL_NO_TEST_MASK
#define SAND_HAL_MA_QI3_CONTROL_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_QI3_CONTROL_MASK             0xffffffff
#define SAND_HAL_MA_QI3_CONTROL_MSB              31
#define SAND_HAL_MA_QI3_CONTROL_LSB              0
#define SAND_HAL_MA_QI4_CONTROL_OFFSET           0x0124  /* Contains control bits for the QI function */
#ifndef SAND_HAL_MA_QI4_CONTROL_NO_TEST_MASK
#define SAND_HAL_MA_QI4_CONTROL_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_QI4_CONTROL_MASK             0xffffffff
#define SAND_HAL_MA_QI4_CONTROL_MSB              31
#define SAND_HAL_MA_QI4_CONTROL_LSB              0
#define SAND_HAL_MA_QI5_CONTROL_OFFSET           0x0128  /* Contains control bits for the QI function */
#ifndef SAND_HAL_MA_QI5_CONTROL_NO_TEST_MASK
#define SAND_HAL_MA_QI5_CONTROL_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_QI5_CONTROL_MASK             0xffffffff
#define SAND_HAL_MA_QI5_CONTROL_MSB              31
#define SAND_HAL_MA_QI5_CONTROL_LSB              0
#define SAND_HAL_MA_QI6_CONTROL_OFFSET           0x012c  /* Contains control bits for the QI function */
#ifndef SAND_HAL_MA_QI6_CONTROL_NO_TEST_MASK
#define SAND_HAL_MA_QI6_CONTROL_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_QI6_CONTROL_MASK             0xffffffff
#define SAND_HAL_MA_QI6_CONTROL_MSB              31
#define SAND_HAL_MA_QI6_CONTROL_LSB              0
#define SAND_HAL_MA_QI7_CONTROL_OFFSET           0x0130  /* Contains control bits for the QI function */
#ifndef SAND_HAL_MA_QI7_CONTROL_NO_TEST_MASK
#define SAND_HAL_MA_QI7_CONTROL_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_QI7_CONTROL_MASK             0xffffffff
#define SAND_HAL_MA_QI7_CONTROL_MSB              31
#define SAND_HAL_MA_QI7_CONTROL_LSB              0
#define SAND_HAL_MA_QI8_CONTROL_OFFSET           0x0134  /* Contains control bits for the QI function */
#ifndef SAND_HAL_MA_QI8_CONTROL_NO_TEST_MASK
#define SAND_HAL_MA_QI8_CONTROL_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_QI8_CONTROL_MASK             0xffffffff
#define SAND_HAL_MA_QI8_CONTROL_MSB              31
#define SAND_HAL_MA_QI8_CONTROL_LSB              0
#define SAND_HAL_MA_QI9_CONTROL_OFFSET           0x0138  /* Contains control bits for the QI function */
#ifndef SAND_HAL_MA_QI9_CONTROL_NO_TEST_MASK
#define SAND_HAL_MA_QI9_CONTROL_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_QI9_CONTROL_MASK             0xffffffff
#define SAND_HAL_MA_QI9_CONTROL_MSB              31
#define SAND_HAL_MA_QI9_CONTROL_LSB              0
#define SAND_HAL_MA_QI10_CONTROL_OFFSET          0x013c  /* Contains control bits for the QI function */
#ifndef SAND_HAL_MA_QI10_CONTROL_NO_TEST_MASK
#define SAND_HAL_MA_QI10_CONTROL_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_QI10_CONTROL_MASK            0xffffffff
#define SAND_HAL_MA_QI10_CONTROL_MSB             31
#define SAND_HAL_MA_QI10_CONTROL_LSB             0
#define SAND_HAL_MA_QI11_CONTROL_OFFSET          0x0140  /* Contains control bits for the QI function */
#ifndef SAND_HAL_MA_QI11_CONTROL_NO_TEST_MASK
#define SAND_HAL_MA_QI11_CONTROL_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_QI11_CONTROL_MASK            0xffffffff
#define SAND_HAL_MA_QI11_CONTROL_MSB             31
#define SAND_HAL_MA_QI11_CONTROL_LSB             0
#define SAND_HAL_MA_QI12_CONTROL_OFFSET          0x0144  /* Contains control bits for the QI function */
#ifndef SAND_HAL_MA_QI12_CONTROL_NO_TEST_MASK
#define SAND_HAL_MA_QI12_CONTROL_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_QI12_CONTROL_MASK            0xffffffff
#define SAND_HAL_MA_QI12_CONTROL_MSB             31
#define SAND_HAL_MA_QI12_CONTROL_LSB             0
#define SAND_HAL_MA_QI13_CONTROL_OFFSET          0x0148  /* Contains control bits for the QI function */
#ifndef SAND_HAL_MA_QI13_CONTROL_NO_TEST_MASK
#define SAND_HAL_MA_QI13_CONTROL_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_QI13_CONTROL_MASK            0xffffffff
#define SAND_HAL_MA_QI13_CONTROL_MSB             31
#define SAND_HAL_MA_QI13_CONTROL_LSB             0
#define SAND_HAL_MA_QI14_CONTROL_OFFSET          0x014c  /* Contains control bits for the QI function */
#ifndef SAND_HAL_MA_QI14_CONTROL_NO_TEST_MASK
#define SAND_HAL_MA_QI14_CONTROL_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_QI14_CONTROL_MASK            0xffffffff
#define SAND_HAL_MA_QI14_CONTROL_MSB             31
#define SAND_HAL_MA_QI14_CONTROL_LSB             0
#define SAND_HAL_MA_QI15_CONTROL_OFFSET          0x0150  /* Contains control bits for the QI function */
#ifndef SAND_HAL_MA_QI15_CONTROL_NO_TEST_MASK
#define SAND_HAL_MA_QI15_CONTROL_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_QI15_CONTROL_MASK            0xffffffff
#define SAND_HAL_MA_QI15_CONTROL_MSB             31
#define SAND_HAL_MA_QI15_CONTROL_LSB             0
#define SAND_HAL_MA_AM_CONTROL0_OFFSET           0x0170  /* Contains control bits for the AM function */
#ifndef SAND_HAL_MA_AM_CONTROL0_NO_TEST_MASK
#define SAND_HAL_MA_AM_CONTROL0_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_AM_CONTROL0_MASK             0xffffffff
#define SAND_HAL_MA_AM_CONTROL0_MSB              31
#define SAND_HAL_MA_AM_CONTROL0_LSB              0
#define SAND_HAL_MA_AM_CONTROL1_OFFSET           0x0174  /* Contains control bits for the AM function */
#ifndef SAND_HAL_MA_AM_CONTROL1_NO_TEST_MASK
#define SAND_HAL_MA_AM_CONTROL1_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_AM_CONTROL1_MASK             0xffffffff
#define SAND_HAL_MA_AM_CONTROL1_MSB              31
#define SAND_HAL_MA_AM_CONTROL1_LSB              0
#define SAND_HAL_MA_AM_LINK_CTL_OFFSET           0x0178  /* Contains control bits for generating serdes status and controlling the timeslot size */
#ifndef SAND_HAL_MA_AM_LINK_CTL_NO_TEST_MASK
#define SAND_HAL_MA_AM_LINK_CTL_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_AM_LINK_CTL_MASK             0xffffffff
#define SAND_HAL_MA_AM_LINK_CTL_MSB              31
#define SAND_HAL_MA_AM_LINK_CTL_LSB              0
#define SAND_HAL_MA_AM_ESETMATRIX_ACC_CTRL_OFFSET 0x018c  /* Contains control bits for accessing multicast egress set RAM. */
#ifndef SAND_HAL_MA_AM_ESETMATRIX_ACC_CTRL_NO_TEST_MASK
#define SAND_HAL_MA_AM_ESETMATRIX_ACC_CTRL_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_AM_ESETMATRIX_ACC_CTRL_MASK  0xffffffff
#define SAND_HAL_MA_AM_ESETMATRIX_ACC_CTRL_MSB   31
#define SAND_HAL_MA_AM_ESETMATRIX_ACC_CTRL_LSB   0
#define SAND_HAL_MA_AM_ESETMATRIX_ACC_DATA_OFFSET 0x0190  /* Egress set data word. The egress set being accessed is selected by the contents of the AM_MC_ESET_CTL register. */
#ifndef SAND_HAL_MA_AM_ESETMATRIX_ACC_DATA_NO_TEST_MASK
#define SAND_HAL_MA_AM_ESETMATRIX_ACC_DATA_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_AM_ESETMATRIX_ACC_DATA_MASK  0xffffffff
#define SAND_HAL_MA_AM_ESETMATRIX_ACC_DATA_MSB   31
#define SAND_HAL_MA_AM_ESETMATRIX_ACC_DATA_LSB   0
#define SAND_HAL_MA_AM_RANDNUM_ACC_CTRL_OFFSET   0x0194  /* Contains control bits for using random number generator */
#ifndef SAND_HAL_MA_AM_RANDNUM_ACC_CTRL_NO_TEST_MASK
#define SAND_HAL_MA_AM_RANDNUM_ACC_CTRL_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_AM_RANDNUM_ACC_CTRL_MASK     0xffffffff
#define SAND_HAL_MA_AM_RANDNUM_ACC_CTRL_MSB      31
#define SAND_HAL_MA_AM_RANDNUM_ACC_CTRL_LSB      0
#define SAND_HAL_MA_AM_RANDNUM_ACC_DATA_OFFSET   0x0198  /* Contains data bits associated with random number array */
#ifndef SAND_HAL_MA_AM_RANDNUM_ACC_DATA_NO_TEST_MASK
#define SAND_HAL_MA_AM_RANDNUM_ACC_DATA_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_AM_RANDNUM_ACC_DATA_MASK     0xffffffff
#define SAND_HAL_MA_AM_RANDNUM_ACC_DATA_MSB      31
#define SAND_HAL_MA_AM_RANDNUM_ACC_DATA_LSB      0
#define SAND_HAL_MA_AM_PORT_MIRROR_1_OFFSET      0x019c  /* Port Mirror Control Data */
#ifndef SAND_HAL_MA_AM_PORT_MIRROR_1_NO_TEST_MASK
#define SAND_HAL_MA_AM_PORT_MIRROR_1_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_AM_PORT_MIRROR_1_MASK        0xffffffff
#define SAND_HAL_MA_AM_PORT_MIRROR_1_MSB         31
#define SAND_HAL_MA_AM_PORT_MIRROR_1_LSB         0
#define SAND_HAL_MA_AM_PORT_MIRROR_2_OFFSET      0x01a0  /* Port Mirror Control Data */
#ifndef SAND_HAL_MA_AM_PORT_MIRROR_2_NO_TEST_MASK
#define SAND_HAL_MA_AM_PORT_MIRROR_2_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_AM_PORT_MIRROR_2_MASK        0xffffffff
#define SAND_HAL_MA_AM_PORT_MIRROR_2_MSB         31
#define SAND_HAL_MA_AM_PORT_MIRROR_2_LSB         0
#define SAND_HAL_MA_XB_CONTROL_OFFSET            0x01b4  /* Contains control bits for the XB function */
#ifndef SAND_HAL_MA_XB_CONTROL_NO_TEST_MASK
#define SAND_HAL_MA_XB_CONTROL_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_XB_CONTROL_MASK              0xffffffff
#define SAND_HAL_MA_XB_CONTROL_MSB               31
#define SAND_HAL_MA_XB_CONTROL_LSB               0
#define SAND_HAL_MA_SI0_CONFIG1_OFFSET           0x01d4  /* SI General Configuration Register */
#ifndef SAND_HAL_MA_SI0_CONFIG1_NO_TEST_MASK
#define SAND_HAL_MA_SI0_CONFIG1_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_SI0_CONFIG1_MASK             0xffffffff
#define SAND_HAL_MA_SI0_CONFIG1_MSB              31
#define SAND_HAL_MA_SI0_CONFIG1_LSB              0
#define SAND_HAL_MA_SI1_CONFIG1_OFFSET           0x01d8  /* SI General Configuration Register */
#ifndef SAND_HAL_MA_SI1_CONFIG1_NO_TEST_MASK
#define SAND_HAL_MA_SI1_CONFIG1_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_SI1_CONFIG1_MASK             0xffffffff
#define SAND_HAL_MA_SI1_CONFIG1_MSB              31
#define SAND_HAL_MA_SI1_CONFIG1_LSB              0
#define SAND_HAL_MA_SI2_CONFIG1_OFFSET           0x01dc  /* SI General Configuration Register */
#ifndef SAND_HAL_MA_SI2_CONFIG1_NO_TEST_MASK
#define SAND_HAL_MA_SI2_CONFIG1_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_SI2_CONFIG1_MASK             0xffffffff
#define SAND_HAL_MA_SI2_CONFIG1_MSB              31
#define SAND_HAL_MA_SI2_CONFIG1_LSB              0
#define SAND_HAL_MA_SI3_CONFIG1_OFFSET           0x01e0  /* SI General Configuration Register */
#ifndef SAND_HAL_MA_SI3_CONFIG1_NO_TEST_MASK
#define SAND_HAL_MA_SI3_CONFIG1_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_SI3_CONFIG1_MASK             0xffffffff
#define SAND_HAL_MA_SI3_CONFIG1_MSB              31
#define SAND_HAL_MA_SI3_CONFIG1_LSB              0
#define SAND_HAL_MA_SI4_CONFIG1_OFFSET           0x01e4  /* SI General Configuration Register */
#ifndef SAND_HAL_MA_SI4_CONFIG1_NO_TEST_MASK
#define SAND_HAL_MA_SI4_CONFIG1_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_SI4_CONFIG1_MASK             0xffffffff
#define SAND_HAL_MA_SI4_CONFIG1_MSB              31
#define SAND_HAL_MA_SI4_CONFIG1_LSB              0
#define SAND_HAL_MA_SI5_CONFIG1_OFFSET           0x01e8  /* SI General Configuration Register */
#ifndef SAND_HAL_MA_SI5_CONFIG1_NO_TEST_MASK
#define SAND_HAL_MA_SI5_CONFIG1_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_SI5_CONFIG1_MASK             0xffffffff
#define SAND_HAL_MA_SI5_CONFIG1_MSB              31
#define SAND_HAL_MA_SI5_CONFIG1_LSB              0
#define SAND_HAL_MA_SI6_CONFIG1_OFFSET           0x01ec  /* SI General Configuration Register */
#ifndef SAND_HAL_MA_SI6_CONFIG1_NO_TEST_MASK
#define SAND_HAL_MA_SI6_CONFIG1_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_SI6_CONFIG1_MASK             0xffffffff
#define SAND_HAL_MA_SI6_CONFIG1_MSB              31
#define SAND_HAL_MA_SI6_CONFIG1_LSB              0
#define SAND_HAL_MA_SI7_CONFIG1_OFFSET           0x01f0  /* SI General Configuration Register */
#ifndef SAND_HAL_MA_SI7_CONFIG1_NO_TEST_MASK
#define SAND_HAL_MA_SI7_CONFIG1_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_SI7_CONFIG1_MASK             0xffffffff
#define SAND_HAL_MA_SI7_CONFIG1_MSB              31
#define SAND_HAL_MA_SI7_CONFIG1_LSB              0
#define SAND_HAL_MA_SI8_CONFIG1_OFFSET           0x01f4  /* SI General Configuration Register */
#ifndef SAND_HAL_MA_SI8_CONFIG1_NO_TEST_MASK
#define SAND_HAL_MA_SI8_CONFIG1_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_SI8_CONFIG1_MASK             0xffffffff
#define SAND_HAL_MA_SI8_CONFIG1_MSB              31
#define SAND_HAL_MA_SI8_CONFIG1_LSB              0
#define SAND_HAL_MA_SI9_CONFIG1_OFFSET           0x01f8  /* SI General Configuration Register */
#ifndef SAND_HAL_MA_SI9_CONFIG1_NO_TEST_MASK
#define SAND_HAL_MA_SI9_CONFIG1_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_SI9_CONFIG1_MASK             0xffffffff
#define SAND_HAL_MA_SI9_CONFIG1_MSB              31
#define SAND_HAL_MA_SI9_CONFIG1_LSB              0
#define SAND_HAL_MA_SI10_CONFIG1_OFFSET          0x01fc  /* SI General Configuration Register */
#ifndef SAND_HAL_MA_SI10_CONFIG1_NO_TEST_MASK
#define SAND_HAL_MA_SI10_CONFIG1_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_SI10_CONFIG1_MASK            0xffffffff
#define SAND_HAL_MA_SI10_CONFIG1_MSB             31
#define SAND_HAL_MA_SI10_CONFIG1_LSB             0
#define SAND_HAL_MA_SI11_CONFIG1_OFFSET          0x0200  /* SI General Configuration Register */
#ifndef SAND_HAL_MA_SI11_CONFIG1_NO_TEST_MASK
#define SAND_HAL_MA_SI11_CONFIG1_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_SI11_CONFIG1_MASK            0xffffffff
#define SAND_HAL_MA_SI11_CONFIG1_MSB             31
#define SAND_HAL_MA_SI11_CONFIG1_LSB             0
#define SAND_HAL_MA_SI12_CONFIG1_OFFSET          0x0204  /* SI General Configuration Register */
#ifndef SAND_HAL_MA_SI12_CONFIG1_NO_TEST_MASK
#define SAND_HAL_MA_SI12_CONFIG1_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_SI12_CONFIG1_MASK            0xffffffff
#define SAND_HAL_MA_SI12_CONFIG1_MSB             31
#define SAND_HAL_MA_SI12_CONFIG1_LSB             0
#define SAND_HAL_MA_SI13_CONFIG1_OFFSET          0x0208  /* SI General Configuration Register */
#ifndef SAND_HAL_MA_SI13_CONFIG1_NO_TEST_MASK
#define SAND_HAL_MA_SI13_CONFIG1_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_SI13_CONFIG1_MASK            0xffffffff
#define SAND_HAL_MA_SI13_CONFIG1_MSB             31
#define SAND_HAL_MA_SI13_CONFIG1_LSB             0
#define SAND_HAL_MA_SI14_CONFIG1_OFFSET          0x020c  /* SI General Configuration Register */
#ifndef SAND_HAL_MA_SI14_CONFIG1_NO_TEST_MASK
#define SAND_HAL_MA_SI14_CONFIG1_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_SI14_CONFIG1_MASK            0xffffffff
#define SAND_HAL_MA_SI14_CONFIG1_MSB             31
#define SAND_HAL_MA_SI14_CONFIG1_LSB             0
#define SAND_HAL_MA_SI15_CONFIG1_OFFSET          0x0210  /* SI General Configuration Register */
#ifndef SAND_HAL_MA_SI15_CONFIG1_NO_TEST_MASK
#define SAND_HAL_MA_SI15_CONFIG1_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_SI15_CONFIG1_MASK            0xffffffff
#define SAND_HAL_MA_SI15_CONFIG1_MSB             31
#define SAND_HAL_MA_SI15_CONFIG1_LSB             0
#define SAND_HAL_MA_SI_CONFIG2_OFFSET            0x0214  /* SI General Configuration Register */
#ifndef SAND_HAL_MA_SI_CONFIG2_NO_TEST_MASK
#define SAND_HAL_MA_SI_CONFIG2_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_SI_CONFIG2_MASK              0xffffffff
#define SAND_HAL_MA_SI_CONFIG2_MSB               31
#define SAND_HAL_MA_SI_CONFIG2_LSB               0
#define SAND_HAL_MA_SI_CONFIG3_OFFSET            0x0218  /* SI General Configuration Register */
#ifndef SAND_HAL_MA_SI_CONFIG3_NO_TEST_MASK
#define SAND_HAL_MA_SI_CONFIG3_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_SI_CONFIG3_MASK              0xffffffff
#define SAND_HAL_MA_SI_CONFIG3_MSB               31
#define SAND_HAL_MA_SI_CONFIG3_LSB               0
#define SAND_HAL_MA_MA_ERROR_1_OFFSET            0x0238  /* Interrupt status (reset through reset_n pin only) */
#ifndef SAND_HAL_MA_MA_ERROR_1_NO_TEST_MASK
#define SAND_HAL_MA_MA_ERROR_1_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_MA_ERROR_1_MASK              0xffffffff
#define SAND_HAL_MA_MA_ERROR_1_MSB               31
#define SAND_HAL_MA_MA_ERROR_1_LSB               0
#define SAND_HAL_MA_MA_ERROR_2_OFFSET            0x023c  /* Interrupt status */
#ifndef SAND_HAL_MA_MA_ERROR_2_NO_TEST_MASK
#define SAND_HAL_MA_MA_ERROR_2_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_MA_ERROR_2_MASK              0xffffffff
#define SAND_HAL_MA_MA_ERROR_2_MSB               31
#define SAND_HAL_MA_MA_ERROR_2_LSB               0
#define SAND_HAL_MA_MA_ERROR_1_MASK_OFFSET       0x0240  /* Interrupt masks(reset through reset_n pin only) */
#ifndef SAND_HAL_MA_MA_ERROR_1_MASK_NO_TEST_MASK
#define SAND_HAL_MA_MA_ERROR_1_MASK_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_MA_ERROR_1_MASK_MASK         0xffffffff
#define SAND_HAL_MA_MA_ERROR_1_MASK_MSB          31
#define SAND_HAL_MA_MA_ERROR_1_MASK_LSB          0
#define SAND_HAL_MA_MA_ERROR_2_MASK_OFFSET       0x0244  /* Interrupt masks (reset through reset_n pin only) */
#ifndef SAND_HAL_MA_MA_ERROR_2_MASK_NO_TEST_MASK
#define SAND_HAL_MA_MA_ERROR_2_MASK_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_MA_ERROR_2_MASK_MASK         0xffffffff
#define SAND_HAL_MA_MA_ERROR_2_MASK_MSB          31
#define SAND_HAL_MA_MA_ERROR_2_MASK_LSB          0
#define SAND_HAL_MA_DA_ERROR_OFFSET              0x024c  /* If this register is non-zero the interrupt level is sent to the PI block. */
#ifndef SAND_HAL_MA_DA_ERROR_NO_TEST_MASK
#define SAND_HAL_MA_DA_ERROR_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_DA_ERROR_MASK                0xffffffff
#define SAND_HAL_MA_DA_ERROR_MSB                 31
#define SAND_HAL_MA_DA_ERROR_LSB                 0
#define SAND_HAL_MA_WB_ERROR_1_OFFSET            0x0250  /* If this register is non-zero the interrupt level is sent to the PI block. */
#ifndef SAND_HAL_MA_WB_ERROR_1_NO_TEST_MASK
#define SAND_HAL_MA_WB_ERROR_1_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_WB_ERROR_1_MASK              0xffffffff
#define SAND_HAL_MA_WB_ERROR_1_MSB               31
#define SAND_HAL_MA_WB_ERROR_1_LSB               0
#define SAND_HAL_MA_WB_ERROR_2_OFFSET            0x0254  /* If this register is non-zero the interrupt level is sent to the PI block. */
#ifndef SAND_HAL_MA_WB_ERROR_2_NO_TEST_MASK
#define SAND_HAL_MA_WB_ERROR_2_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_WB_ERROR_2_MASK              0xffffffff
#define SAND_HAL_MA_WB_ERROR_2_MSB               31
#define SAND_HAL_MA_WB_ERROR_2_LSB               0
#define SAND_HAL_MA_MI_ERROR_OFFSET              0x0258  /* If this register is non-zero the interrupt level is sent to the PI block. */
#ifndef SAND_HAL_MA_MI_ERROR_NO_TEST_MASK
#define SAND_HAL_MA_MI_ERROR_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_MI_ERROR_MASK                0xffffffff
#define SAND_HAL_MA_MI_ERROR_MSB                 31
#define SAND_HAL_MA_MI_ERROR_LSB                 0
#define SAND_HAL_MA_RD_ERROR_OFFSET              0x025c  /* If this register is non-zero the interrupt level is sent to the PI block. */
#ifndef SAND_HAL_MA_RD_ERROR_NO_TEST_MASK
#define SAND_HAL_MA_RD_ERROR_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_RD_ERROR_MASK                0xffffffff
#define SAND_HAL_MA_RD_ERROR_MSB                 31
#define SAND_HAL_MA_RD_ERROR_LSB                 0
#define SAND_HAL_MA_DA_ERROR_MASK_OFFSET         0x0264  /* Mask Register */
#ifndef SAND_HAL_MA_DA_ERROR_MASK_NO_TEST_MASK
#define SAND_HAL_MA_DA_ERROR_MASK_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_DA_ERROR_MASK_MASK           0xffffffff
#define SAND_HAL_MA_DA_ERROR_MASK_MSB            31
#define SAND_HAL_MA_DA_ERROR_MASK_LSB            0
#define SAND_HAL_MA_WB_ERROR_1_MASK_OFFSET       0x0268  /* Mask Register */
#ifndef SAND_HAL_MA_WB_ERROR_1_MASK_NO_TEST_MASK
#define SAND_HAL_MA_WB_ERROR_1_MASK_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_WB_ERROR_1_MASK_MASK         0xffffffff
#define SAND_HAL_MA_WB_ERROR_1_MASK_MSB          31
#define SAND_HAL_MA_WB_ERROR_1_MASK_LSB          0
#define SAND_HAL_MA_WB_ERROR_2_MASK_OFFSET       0x026c  /* Mask Register */
#ifndef SAND_HAL_MA_WB_ERROR_2_MASK_NO_TEST_MASK
#define SAND_HAL_MA_WB_ERROR_2_MASK_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_WB_ERROR_2_MASK_MASK         0xffffffff
#define SAND_HAL_MA_WB_ERROR_2_MASK_MSB          31
#define SAND_HAL_MA_WB_ERROR_2_MASK_LSB          0
#define SAND_HAL_MA_MI_ERROR_MASK_OFFSET         0x0270  /* Mask Register */
#ifndef SAND_HAL_MA_MI_ERROR_MASK_NO_TEST_MASK
#define SAND_HAL_MA_MI_ERROR_MASK_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_MI_ERROR_MASK_MASK           0xffffffff
#define SAND_HAL_MA_MI_ERROR_MASK_MSB            31
#define SAND_HAL_MA_MI_ERROR_MASK_LSB            0
#define SAND_HAL_MA_RD_ERROR_MASK_OFFSET         0x0274  /* Mask Register */
#ifndef SAND_HAL_MA_RD_ERROR_MASK_NO_TEST_MASK
#define SAND_HAL_MA_RD_ERROR_MASK_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_RD_ERROR_MASK_MASK           0xffffffff
#define SAND_HAL_MA_RD_ERROR_MASK_MSB            31
#define SAND_HAL_MA_RD_ERROR_MASK_LSB            0
#define SAND_HAL_MA_QI0_ERROR_OFFSET             0x027c  /* Contains error counters/bits for the QI */
#ifndef SAND_HAL_MA_QI0_ERROR_NO_TEST_MASK
#define SAND_HAL_MA_QI0_ERROR_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_QI0_ERROR_MASK               0xffffffff
#define SAND_HAL_MA_QI0_ERROR_MSB                31
#define SAND_HAL_MA_QI0_ERROR_LSB                0
#define SAND_HAL_MA_QI1_ERROR_OFFSET             0x0280  /* Contains error counters/bits for the QI */
#ifndef SAND_HAL_MA_QI1_ERROR_NO_TEST_MASK
#define SAND_HAL_MA_QI1_ERROR_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_QI1_ERROR_MASK               0xffffffff
#define SAND_HAL_MA_QI1_ERROR_MSB                31
#define SAND_HAL_MA_QI1_ERROR_LSB                0
#define SAND_HAL_MA_QI2_ERROR_OFFSET             0x0284  /* Contains error counters/bits for the QI */
#ifndef SAND_HAL_MA_QI2_ERROR_NO_TEST_MASK
#define SAND_HAL_MA_QI2_ERROR_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_QI2_ERROR_MASK               0xffffffff
#define SAND_HAL_MA_QI2_ERROR_MSB                31
#define SAND_HAL_MA_QI2_ERROR_LSB                0
#define SAND_HAL_MA_QI3_ERROR_OFFSET             0x0288  /* Contains error counters/bits for the QI */
#ifndef SAND_HAL_MA_QI3_ERROR_NO_TEST_MASK
#define SAND_HAL_MA_QI3_ERROR_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_QI3_ERROR_MASK               0xffffffff
#define SAND_HAL_MA_QI3_ERROR_MSB                31
#define SAND_HAL_MA_QI3_ERROR_LSB                0
#define SAND_HAL_MA_QI4_ERROR_OFFSET             0x028c  /* Contains error counters/bits for the QI */
#ifndef SAND_HAL_MA_QI4_ERROR_NO_TEST_MASK
#define SAND_HAL_MA_QI4_ERROR_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_QI4_ERROR_MASK               0xffffffff
#define SAND_HAL_MA_QI4_ERROR_MSB                31
#define SAND_HAL_MA_QI4_ERROR_LSB                0
#define SAND_HAL_MA_QI5_ERROR_OFFSET             0x0290  /* Contains error counters/bits for the QI */
#ifndef SAND_HAL_MA_QI5_ERROR_NO_TEST_MASK
#define SAND_HAL_MA_QI5_ERROR_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_QI5_ERROR_MASK               0xffffffff
#define SAND_HAL_MA_QI5_ERROR_MSB                31
#define SAND_HAL_MA_QI5_ERROR_LSB                0
#define SAND_HAL_MA_QI6_ERROR_OFFSET             0x0294  /* Contains error counters/bits for the QI */
#ifndef SAND_HAL_MA_QI6_ERROR_NO_TEST_MASK
#define SAND_HAL_MA_QI6_ERROR_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_QI6_ERROR_MASK               0xffffffff
#define SAND_HAL_MA_QI6_ERROR_MSB                31
#define SAND_HAL_MA_QI6_ERROR_LSB                0
#define SAND_HAL_MA_QI7_ERROR_OFFSET             0x0298  /* Contains error counters/bits for the QI */
#ifndef SAND_HAL_MA_QI7_ERROR_NO_TEST_MASK
#define SAND_HAL_MA_QI7_ERROR_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_QI7_ERROR_MASK               0xffffffff
#define SAND_HAL_MA_QI7_ERROR_MSB                31
#define SAND_HAL_MA_QI7_ERROR_LSB                0
#define SAND_HAL_MA_QI8_ERROR_OFFSET             0x029c  /* Contains error counters/bits for the QI */
#ifndef SAND_HAL_MA_QI8_ERROR_NO_TEST_MASK
#define SAND_HAL_MA_QI8_ERROR_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_QI8_ERROR_MASK               0xffffffff
#define SAND_HAL_MA_QI8_ERROR_MSB                31
#define SAND_HAL_MA_QI8_ERROR_LSB                0
#define SAND_HAL_MA_QI9_ERROR_OFFSET             0x02a0  /* Contains error counters/bits for the QI */
#ifndef SAND_HAL_MA_QI9_ERROR_NO_TEST_MASK
#define SAND_HAL_MA_QI9_ERROR_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_QI9_ERROR_MASK               0xffffffff
#define SAND_HAL_MA_QI9_ERROR_MSB                31
#define SAND_HAL_MA_QI9_ERROR_LSB                0
#define SAND_HAL_MA_QI10_ERROR_OFFSET            0x02a4  /* Contains error counters/bits for the QI */
#ifndef SAND_HAL_MA_QI10_ERROR_NO_TEST_MASK
#define SAND_HAL_MA_QI10_ERROR_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_QI10_ERROR_MASK              0xffffffff
#define SAND_HAL_MA_QI10_ERROR_MSB               31
#define SAND_HAL_MA_QI10_ERROR_LSB               0
#define SAND_HAL_MA_QI11_ERROR_OFFSET            0x02a8  /* Contains error counters/bits for the QI */
#ifndef SAND_HAL_MA_QI11_ERROR_NO_TEST_MASK
#define SAND_HAL_MA_QI11_ERROR_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_QI11_ERROR_MASK              0xffffffff
#define SAND_HAL_MA_QI11_ERROR_MSB               31
#define SAND_HAL_MA_QI11_ERROR_LSB               0
#define SAND_HAL_MA_QI12_ERROR_OFFSET            0x02ac  /* Contains error counters/bits for the QI */
#ifndef SAND_HAL_MA_QI12_ERROR_NO_TEST_MASK
#define SAND_HAL_MA_QI12_ERROR_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_QI12_ERROR_MASK              0xffffffff
#define SAND_HAL_MA_QI12_ERROR_MSB               31
#define SAND_HAL_MA_QI12_ERROR_LSB               0
#define SAND_HAL_MA_QI13_ERROR_OFFSET            0x02b0  /* Contains error counters/bits for the QI */
#ifndef SAND_HAL_MA_QI13_ERROR_NO_TEST_MASK
#define SAND_HAL_MA_QI13_ERROR_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_QI13_ERROR_MASK              0xffffffff
#define SAND_HAL_MA_QI13_ERROR_MSB               31
#define SAND_HAL_MA_QI13_ERROR_LSB               0
#define SAND_HAL_MA_QI14_ERROR_OFFSET            0x02b4  /* Contains error counters/bits for the QI */
#ifndef SAND_HAL_MA_QI14_ERROR_NO_TEST_MASK
#define SAND_HAL_MA_QI14_ERROR_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_QI14_ERROR_MASK              0xffffffff
#define SAND_HAL_MA_QI14_ERROR_MSB               31
#define SAND_HAL_MA_QI14_ERROR_LSB               0
#define SAND_HAL_MA_QI15_ERROR_OFFSET            0x02b8  /* Contains error counters/bits for the QI */
#ifndef SAND_HAL_MA_QI15_ERROR_NO_TEST_MASK
#define SAND_HAL_MA_QI15_ERROR_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_QI15_ERROR_MASK              0xffffffff
#define SAND_HAL_MA_QI15_ERROR_MSB               31
#define SAND_HAL_MA_QI15_ERROR_LSB               0
#define SAND_HAL_MA_QI0_ERROR_MASK_OFFSET        0x02bc  /* Contains error mask bits for the QI */
#ifndef SAND_HAL_MA_QI0_ERROR_MASK_NO_TEST_MASK
#define SAND_HAL_MA_QI0_ERROR_MASK_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_QI0_ERROR_MASK_MASK          0xffffffff
#define SAND_HAL_MA_QI0_ERROR_MASK_MSB           31
#define SAND_HAL_MA_QI0_ERROR_MASK_LSB           0
#define SAND_HAL_MA_QI1_ERROR_MASK_OFFSET        0x02c0  /* Contains error mask bits for the QI */
#ifndef SAND_HAL_MA_QI1_ERROR_MASK_NO_TEST_MASK
#define SAND_HAL_MA_QI1_ERROR_MASK_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_QI1_ERROR_MASK_MASK          0xffffffff
#define SAND_HAL_MA_QI1_ERROR_MASK_MSB           31
#define SAND_HAL_MA_QI1_ERROR_MASK_LSB           0
#define SAND_HAL_MA_QI2_ERROR_MASK_OFFSET        0x02c4  /* Contains error mask bits for the QI */
#ifndef SAND_HAL_MA_QI2_ERROR_MASK_NO_TEST_MASK
#define SAND_HAL_MA_QI2_ERROR_MASK_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_QI2_ERROR_MASK_MASK          0xffffffff
#define SAND_HAL_MA_QI2_ERROR_MASK_MSB           31
#define SAND_HAL_MA_QI2_ERROR_MASK_LSB           0
#define SAND_HAL_MA_QI3_ERROR_MASK_OFFSET        0x02c8  /* Contains error mask bits for the QI */
#ifndef SAND_HAL_MA_QI3_ERROR_MASK_NO_TEST_MASK
#define SAND_HAL_MA_QI3_ERROR_MASK_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_QI3_ERROR_MASK_MASK          0xffffffff
#define SAND_HAL_MA_QI3_ERROR_MASK_MSB           31
#define SAND_HAL_MA_QI3_ERROR_MASK_LSB           0
#define SAND_HAL_MA_QI4_ERROR_MASK_OFFSET        0x02cc  /* Contains error mask bits for the QI */
#ifndef SAND_HAL_MA_QI4_ERROR_MASK_NO_TEST_MASK
#define SAND_HAL_MA_QI4_ERROR_MASK_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_QI4_ERROR_MASK_MASK          0xffffffff
#define SAND_HAL_MA_QI4_ERROR_MASK_MSB           31
#define SAND_HAL_MA_QI4_ERROR_MASK_LSB           0
#define SAND_HAL_MA_QI5_ERROR_MASK_OFFSET        0x02d0  /* Contains error mask bits for the QI */
#ifndef SAND_HAL_MA_QI5_ERROR_MASK_NO_TEST_MASK
#define SAND_HAL_MA_QI5_ERROR_MASK_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_QI5_ERROR_MASK_MASK          0xffffffff
#define SAND_HAL_MA_QI5_ERROR_MASK_MSB           31
#define SAND_HAL_MA_QI5_ERROR_MASK_LSB           0
#define SAND_HAL_MA_QI6_ERROR_MASK_OFFSET        0x02d4  /* Contains error mask bits for the QI */
#ifndef SAND_HAL_MA_QI6_ERROR_MASK_NO_TEST_MASK
#define SAND_HAL_MA_QI6_ERROR_MASK_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_QI6_ERROR_MASK_MASK          0xffffffff
#define SAND_HAL_MA_QI6_ERROR_MASK_MSB           31
#define SAND_HAL_MA_QI6_ERROR_MASK_LSB           0
#define SAND_HAL_MA_QI7_ERROR_MASK_OFFSET        0x02d8  /* Contains error mask bits for the QI */
#ifndef SAND_HAL_MA_QI7_ERROR_MASK_NO_TEST_MASK
#define SAND_HAL_MA_QI7_ERROR_MASK_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_QI7_ERROR_MASK_MASK          0xffffffff
#define SAND_HAL_MA_QI7_ERROR_MASK_MSB           31
#define SAND_HAL_MA_QI7_ERROR_MASK_LSB           0
#define SAND_HAL_MA_QI8_ERROR_MASK_OFFSET        0x02dc  /* Contains error mask bits for the QI */
#ifndef SAND_HAL_MA_QI8_ERROR_MASK_NO_TEST_MASK
#define SAND_HAL_MA_QI8_ERROR_MASK_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_QI8_ERROR_MASK_MASK          0xffffffff
#define SAND_HAL_MA_QI8_ERROR_MASK_MSB           31
#define SAND_HAL_MA_QI8_ERROR_MASK_LSB           0
#define SAND_HAL_MA_QI9_ERROR_MASK_OFFSET        0x02e0  /* Contains error mask bits for the QI */
#ifndef SAND_HAL_MA_QI9_ERROR_MASK_NO_TEST_MASK
#define SAND_HAL_MA_QI9_ERROR_MASK_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_QI9_ERROR_MASK_MASK          0xffffffff
#define SAND_HAL_MA_QI9_ERROR_MASK_MSB           31
#define SAND_HAL_MA_QI9_ERROR_MASK_LSB           0
#define SAND_HAL_MA_QI10_ERROR_MASK_OFFSET       0x02e4  /* Contains error mask bits for the QI */
#ifndef SAND_HAL_MA_QI10_ERROR_MASK_NO_TEST_MASK
#define SAND_HAL_MA_QI10_ERROR_MASK_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_QI10_ERROR_MASK_MASK         0xffffffff
#define SAND_HAL_MA_QI10_ERROR_MASK_MSB          31
#define SAND_HAL_MA_QI10_ERROR_MASK_LSB          0
#define SAND_HAL_MA_QI11_ERROR_MASK_OFFSET       0x02e8  /* Contains error mask bits for the QI */
#ifndef SAND_HAL_MA_QI11_ERROR_MASK_NO_TEST_MASK
#define SAND_HAL_MA_QI11_ERROR_MASK_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_QI11_ERROR_MASK_MASK         0xffffffff
#define SAND_HAL_MA_QI11_ERROR_MASK_MSB          31
#define SAND_HAL_MA_QI11_ERROR_MASK_LSB          0
#define SAND_HAL_MA_QI12_ERROR_MASK_OFFSET       0x02ec  /* Contains error mask bits for the QI */
#ifndef SAND_HAL_MA_QI12_ERROR_MASK_NO_TEST_MASK
#define SAND_HAL_MA_QI12_ERROR_MASK_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_QI12_ERROR_MASK_MASK         0xffffffff
#define SAND_HAL_MA_QI12_ERROR_MASK_MSB          31
#define SAND_HAL_MA_QI12_ERROR_MASK_LSB          0
#define SAND_HAL_MA_QI13_ERROR_MASK_OFFSET       0x02f0  /* Contains error mask bits for the QI */
#ifndef SAND_HAL_MA_QI13_ERROR_MASK_NO_TEST_MASK
#define SAND_HAL_MA_QI13_ERROR_MASK_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_QI13_ERROR_MASK_MASK         0xffffffff
#define SAND_HAL_MA_QI13_ERROR_MASK_MSB          31
#define SAND_HAL_MA_QI13_ERROR_MASK_LSB          0
#define SAND_HAL_MA_QI14_ERROR_MASK_OFFSET       0x02f4  /* Contains error mask bits for the QI */
#ifndef SAND_HAL_MA_QI14_ERROR_MASK_NO_TEST_MASK
#define SAND_HAL_MA_QI14_ERROR_MASK_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_QI14_ERROR_MASK_MASK         0xffffffff
#define SAND_HAL_MA_QI14_ERROR_MASK_MSB          31
#define SAND_HAL_MA_QI14_ERROR_MASK_LSB          0
#define SAND_HAL_MA_QI15_ERROR_MASK_OFFSET       0x02f8  /* Contains error mask bits for the QI */
#ifndef SAND_HAL_MA_QI15_ERROR_MASK_NO_TEST_MASK
#define SAND_HAL_MA_QI15_ERROR_MASK_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_QI15_ERROR_MASK_MASK         0xffffffff
#define SAND_HAL_MA_QI15_ERROR_MASK_MSB          31
#define SAND_HAL_MA_QI15_ERROR_MASK_LSB          0
#define SAND_HAL_MA_AM_ERROR_OFFSET              0x02fc  /* Contains control bits for using random number generator */
#ifndef SAND_HAL_MA_AM_ERROR_NO_TEST_MASK
#define SAND_HAL_MA_AM_ERROR_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_AM_ERROR_MASK                0xffffffff
#define SAND_HAL_MA_AM_ERROR_MSB                 31
#define SAND_HAL_MA_AM_ERROR_LSB                 0
#define SAND_HAL_MA_XB_ERROR_OFFSET              0x0300  /* Contains error counters/bits for the XB */
#ifndef SAND_HAL_MA_XB_ERROR_NO_TEST_MASK
#define SAND_HAL_MA_XB_ERROR_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_XB_ERROR_MASK                0xffffffff
#define SAND_HAL_MA_XB_ERROR_MSB                 31
#define SAND_HAL_MA_XB_ERROR_LSB                 0
#define SAND_HAL_MA_AM_ERROR_MASK_OFFSET         0x0304  /* Mask Register */
#ifndef SAND_HAL_MA_AM_ERROR_MASK_NO_TEST_MASK
#define SAND_HAL_MA_AM_ERROR_MASK_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_AM_ERROR_MASK_MASK           0xffffffff
#define SAND_HAL_MA_AM_ERROR_MASK_MSB            31
#define SAND_HAL_MA_AM_ERROR_MASK_LSB            0
#define SAND_HAL_MA_XB_ERROR_MASK_OFFSET         0x0308  /* Mask REgister */
#ifndef SAND_HAL_MA_XB_ERROR_MASK_NO_TEST_MASK
#define SAND_HAL_MA_XB_ERROR_MASK_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_XB_ERROR_MASK_MASK           0xffffffff
#define SAND_HAL_MA_XB_ERROR_MASK_MSB            31
#define SAND_HAL_MA_XB_ERROR_MASK_LSB            0
#define SAND_HAL_MA_SI0_ERROR_OFFSET             0x0388  /* If this register is non-zero the interrupt level is sent to the PI block. */
#ifndef SAND_HAL_MA_SI0_ERROR_NO_TEST_MASK
#define SAND_HAL_MA_SI0_ERROR_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_SI0_ERROR_MASK               0xffffffff
#define SAND_HAL_MA_SI0_ERROR_MSB                31
#define SAND_HAL_MA_SI0_ERROR_LSB                0
#define SAND_HAL_MA_SI1_ERROR_OFFSET             0x038c  /* If this register is non-zero the interrupt level is sent to the PI block. */
#ifndef SAND_HAL_MA_SI1_ERROR_NO_TEST_MASK
#define SAND_HAL_MA_SI1_ERROR_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_SI1_ERROR_MASK               0xffffffff
#define SAND_HAL_MA_SI1_ERROR_MSB                31
#define SAND_HAL_MA_SI1_ERROR_LSB                0
#define SAND_HAL_MA_SI2_ERROR_OFFSET             0x0390  /* If this register is non-zero the interrupt level is sent to the PI block. */
#ifndef SAND_HAL_MA_SI2_ERROR_NO_TEST_MASK
#define SAND_HAL_MA_SI2_ERROR_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_SI2_ERROR_MASK               0xffffffff
#define SAND_HAL_MA_SI2_ERROR_MSB                31
#define SAND_HAL_MA_SI2_ERROR_LSB                0
#define SAND_HAL_MA_SI3_ERROR_OFFSET             0x0394  /* If this register is non-zero the interrupt level is sent to the PI block. */
#ifndef SAND_HAL_MA_SI3_ERROR_NO_TEST_MASK
#define SAND_HAL_MA_SI3_ERROR_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_SI3_ERROR_MASK               0xffffffff
#define SAND_HAL_MA_SI3_ERROR_MSB                31
#define SAND_HAL_MA_SI3_ERROR_LSB                0
#define SAND_HAL_MA_SI4_ERROR_OFFSET             0x0398  /* If this register is non-zero the interrupt level is sent to the PI block. */
#ifndef SAND_HAL_MA_SI4_ERROR_NO_TEST_MASK
#define SAND_HAL_MA_SI4_ERROR_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_SI4_ERROR_MASK               0xffffffff
#define SAND_HAL_MA_SI4_ERROR_MSB                31
#define SAND_HAL_MA_SI4_ERROR_LSB                0
#define SAND_HAL_MA_SI5_ERROR_OFFSET             0x039c  /* If this register is non-zero the interrupt level is sent to the PI block. */
#ifndef SAND_HAL_MA_SI5_ERROR_NO_TEST_MASK
#define SAND_HAL_MA_SI5_ERROR_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_SI5_ERROR_MASK               0xffffffff
#define SAND_HAL_MA_SI5_ERROR_MSB                31
#define SAND_HAL_MA_SI5_ERROR_LSB                0
#define SAND_HAL_MA_SI6_ERROR_OFFSET             0x03a0  /* If this register is non-zero the interrupt level is sent to the PI block. */
#ifndef SAND_HAL_MA_SI6_ERROR_NO_TEST_MASK
#define SAND_HAL_MA_SI6_ERROR_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_SI6_ERROR_MASK               0xffffffff
#define SAND_HAL_MA_SI6_ERROR_MSB                31
#define SAND_HAL_MA_SI6_ERROR_LSB                0
#define SAND_HAL_MA_SI7_ERROR_OFFSET             0x03a4  /* If this register is non-zero the interrupt level is sent to the PI block. */
#ifndef SAND_HAL_MA_SI7_ERROR_NO_TEST_MASK
#define SAND_HAL_MA_SI7_ERROR_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_SI7_ERROR_MASK               0xffffffff
#define SAND_HAL_MA_SI7_ERROR_MSB                31
#define SAND_HAL_MA_SI7_ERROR_LSB                0
#define SAND_HAL_MA_SI8_ERROR_OFFSET             0x03a8  /* If this register is non-zero the interrupt level is sent to the PI block. */
#ifndef SAND_HAL_MA_SI8_ERROR_NO_TEST_MASK
#define SAND_HAL_MA_SI8_ERROR_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_SI8_ERROR_MASK               0xffffffff
#define SAND_HAL_MA_SI8_ERROR_MSB                31
#define SAND_HAL_MA_SI8_ERROR_LSB                0
#define SAND_HAL_MA_SI9_ERROR_OFFSET             0x03ac  /* If this register is non-zero the interrupt level is sent to the PI block. */
#ifndef SAND_HAL_MA_SI9_ERROR_NO_TEST_MASK
#define SAND_HAL_MA_SI9_ERROR_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_SI9_ERROR_MASK               0xffffffff
#define SAND_HAL_MA_SI9_ERROR_MSB                31
#define SAND_HAL_MA_SI9_ERROR_LSB                0
#define SAND_HAL_MA_SI10_ERROR_OFFSET            0x03b0  /* If this register is non-zero the interrupt level is sent to the PI block. */
#ifndef SAND_HAL_MA_SI10_ERROR_NO_TEST_MASK
#define SAND_HAL_MA_SI10_ERROR_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_SI10_ERROR_MASK              0xffffffff
#define SAND_HAL_MA_SI10_ERROR_MSB               31
#define SAND_HAL_MA_SI10_ERROR_LSB               0
#define SAND_HAL_MA_SI11_ERROR_OFFSET            0x03b4  /* If this register is non-zero the interrupt level is sent to the PI block. */
#ifndef SAND_HAL_MA_SI11_ERROR_NO_TEST_MASK
#define SAND_HAL_MA_SI11_ERROR_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_SI11_ERROR_MASK              0xffffffff
#define SAND_HAL_MA_SI11_ERROR_MSB               31
#define SAND_HAL_MA_SI11_ERROR_LSB               0
#define SAND_HAL_MA_SI12_ERROR_OFFSET            0x03b8  /* If this register is non-zero the interrupt level is sent to the PI block. */
#ifndef SAND_HAL_MA_SI12_ERROR_NO_TEST_MASK
#define SAND_HAL_MA_SI12_ERROR_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_SI12_ERROR_MASK              0xffffffff
#define SAND_HAL_MA_SI12_ERROR_MSB               31
#define SAND_HAL_MA_SI12_ERROR_LSB               0
#define SAND_HAL_MA_SI13_ERROR_OFFSET            0x03bc  /* If this register is non-zero the interrupt level is sent to the PI block. */
#ifndef SAND_HAL_MA_SI13_ERROR_NO_TEST_MASK
#define SAND_HAL_MA_SI13_ERROR_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_SI13_ERROR_MASK              0xffffffff
#define SAND_HAL_MA_SI13_ERROR_MSB               31
#define SAND_HAL_MA_SI13_ERROR_LSB               0
#define SAND_HAL_MA_SI14_ERROR_OFFSET            0x03c0  /* If this register is non-zero the interrupt level is sent to the PI block. */
#ifndef SAND_HAL_MA_SI14_ERROR_NO_TEST_MASK
#define SAND_HAL_MA_SI14_ERROR_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_SI14_ERROR_MASK              0xffffffff
#define SAND_HAL_MA_SI14_ERROR_MSB               31
#define SAND_HAL_MA_SI14_ERROR_LSB               0
#define SAND_HAL_MA_SI15_ERROR_OFFSET            0x03c4  /* If this register is non-zero the interrupt level is sent to the PI block. */
#ifndef SAND_HAL_MA_SI15_ERROR_NO_TEST_MASK
#define SAND_HAL_MA_SI15_ERROR_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_SI15_ERROR_MASK              0xffffffff
#define SAND_HAL_MA_SI15_ERROR_MSB               31
#define SAND_HAL_MA_SI15_ERROR_LSB               0
#define SAND_HAL_MA_SI0_ERROR_MASK_OFFSET        0x03cc  /* Mask events to prevent interrupt level being set */
#ifndef SAND_HAL_MA_SI0_ERROR_MASK_NO_TEST_MASK
#define SAND_HAL_MA_SI0_ERROR_MASK_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_SI0_ERROR_MASK_MASK          0xffffffff
#define SAND_HAL_MA_SI0_ERROR_MASK_MSB           31
#define SAND_HAL_MA_SI0_ERROR_MASK_LSB           0
#define SAND_HAL_MA_SI1_ERROR_MASK_OFFSET        0x03d0  /* Mask events to prevent interrupt level being set */
#ifndef SAND_HAL_MA_SI1_ERROR_MASK_NO_TEST_MASK
#define SAND_HAL_MA_SI1_ERROR_MASK_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_SI1_ERROR_MASK_MASK          0xffffffff
#define SAND_HAL_MA_SI1_ERROR_MASK_MSB           31
#define SAND_HAL_MA_SI1_ERROR_MASK_LSB           0
#define SAND_HAL_MA_SI2_ERROR_MASK_OFFSET        0x03d4  /* Mask events to prevent interrupt level being set */
#ifndef SAND_HAL_MA_SI2_ERROR_MASK_NO_TEST_MASK
#define SAND_HAL_MA_SI2_ERROR_MASK_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_SI2_ERROR_MASK_MASK          0xffffffff
#define SAND_HAL_MA_SI2_ERROR_MASK_MSB           31
#define SAND_HAL_MA_SI2_ERROR_MASK_LSB           0
#define SAND_HAL_MA_SI3_ERROR_MASK_OFFSET        0x03d8  /* Mask events to prevent interrupt level being set */
#ifndef SAND_HAL_MA_SI3_ERROR_MASK_NO_TEST_MASK
#define SAND_HAL_MA_SI3_ERROR_MASK_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_SI3_ERROR_MASK_MASK          0xffffffff
#define SAND_HAL_MA_SI3_ERROR_MASK_MSB           31
#define SAND_HAL_MA_SI3_ERROR_MASK_LSB           0
#define SAND_HAL_MA_SI4_ERROR_MASK_OFFSET        0x03dc  /* Mask events to prevent interrupt level being set */
#ifndef SAND_HAL_MA_SI4_ERROR_MASK_NO_TEST_MASK
#define SAND_HAL_MA_SI4_ERROR_MASK_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_SI4_ERROR_MASK_MASK          0xffffffff
#define SAND_HAL_MA_SI4_ERROR_MASK_MSB           31
#define SAND_HAL_MA_SI4_ERROR_MASK_LSB           0
#define SAND_HAL_MA_SI5_ERROR_MASK_OFFSET        0x03e0  /* Mask events to prevent interrupt level being set */
#ifndef SAND_HAL_MA_SI5_ERROR_MASK_NO_TEST_MASK
#define SAND_HAL_MA_SI5_ERROR_MASK_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_SI5_ERROR_MASK_MASK          0xffffffff
#define SAND_HAL_MA_SI5_ERROR_MASK_MSB           31
#define SAND_HAL_MA_SI5_ERROR_MASK_LSB           0
#define SAND_HAL_MA_SI6_ERROR_MASK_OFFSET        0x03e4  /* Mask events to prevent interrupt level being set */
#ifndef SAND_HAL_MA_SI6_ERROR_MASK_NO_TEST_MASK
#define SAND_HAL_MA_SI6_ERROR_MASK_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_SI6_ERROR_MASK_MASK          0xffffffff
#define SAND_HAL_MA_SI6_ERROR_MASK_MSB           31
#define SAND_HAL_MA_SI6_ERROR_MASK_LSB           0
#define SAND_HAL_MA_SI7_ERROR_MASK_OFFSET        0x03e8  /* Mask events to prevent interrupt level being set */
#ifndef SAND_HAL_MA_SI7_ERROR_MASK_NO_TEST_MASK
#define SAND_HAL_MA_SI7_ERROR_MASK_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_SI7_ERROR_MASK_MASK          0xffffffff
#define SAND_HAL_MA_SI7_ERROR_MASK_MSB           31
#define SAND_HAL_MA_SI7_ERROR_MASK_LSB           0
#define SAND_HAL_MA_SI8_ERROR_MASK_OFFSET        0x03ec  /* Mask events to prevent interrupt level being set */
#ifndef SAND_HAL_MA_SI8_ERROR_MASK_NO_TEST_MASK
#define SAND_HAL_MA_SI8_ERROR_MASK_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_SI8_ERROR_MASK_MASK          0xffffffff
#define SAND_HAL_MA_SI8_ERROR_MASK_MSB           31
#define SAND_HAL_MA_SI8_ERROR_MASK_LSB           0
#define SAND_HAL_MA_SI9_ERROR_MASK_OFFSET        0x03f0  /* Mask events to prevent interrupt level being set */
#ifndef SAND_HAL_MA_SI9_ERROR_MASK_NO_TEST_MASK
#define SAND_HAL_MA_SI9_ERROR_MASK_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_SI9_ERROR_MASK_MASK          0xffffffff
#define SAND_HAL_MA_SI9_ERROR_MASK_MSB           31
#define SAND_HAL_MA_SI9_ERROR_MASK_LSB           0
#define SAND_HAL_MA_SI10_ERROR_MASK_OFFSET       0x03f4  /* Mask events to prevent interrupt level being set */
#ifndef SAND_HAL_MA_SI10_ERROR_MASK_NO_TEST_MASK
#define SAND_HAL_MA_SI10_ERROR_MASK_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_SI10_ERROR_MASK_MASK         0xffffffff
#define SAND_HAL_MA_SI10_ERROR_MASK_MSB          31
#define SAND_HAL_MA_SI10_ERROR_MASK_LSB          0
#define SAND_HAL_MA_SI11_ERROR_MASK_OFFSET       0x03f8  /* Mask events to prevent interrupt level being set */
#ifndef SAND_HAL_MA_SI11_ERROR_MASK_NO_TEST_MASK
#define SAND_HAL_MA_SI11_ERROR_MASK_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_SI11_ERROR_MASK_MASK         0xffffffff
#define SAND_HAL_MA_SI11_ERROR_MASK_MSB          31
#define SAND_HAL_MA_SI11_ERROR_MASK_LSB          0
#define SAND_HAL_MA_SI12_ERROR_MASK_OFFSET       0x03fc  /* Mask events to prevent interrupt level being set */
#ifndef SAND_HAL_MA_SI12_ERROR_MASK_NO_TEST_MASK
#define SAND_HAL_MA_SI12_ERROR_MASK_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_SI12_ERROR_MASK_MASK         0xffffffff
#define SAND_HAL_MA_SI12_ERROR_MASK_MSB          31
#define SAND_HAL_MA_SI12_ERROR_MASK_LSB          0
#define SAND_HAL_MA_SI13_ERROR_MASK_OFFSET       0x0400  /* Mask events to prevent interrupt level being set */
#ifndef SAND_HAL_MA_SI13_ERROR_MASK_NO_TEST_MASK
#define SAND_HAL_MA_SI13_ERROR_MASK_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_SI13_ERROR_MASK_MASK         0xffffffff
#define SAND_HAL_MA_SI13_ERROR_MASK_MSB          31
#define SAND_HAL_MA_SI13_ERROR_MASK_LSB          0
#define SAND_HAL_MA_SI14_ERROR_MASK_OFFSET       0x0404  /* Mask events to prevent interrupt level being set */
#ifndef SAND_HAL_MA_SI14_ERROR_MASK_NO_TEST_MASK
#define SAND_HAL_MA_SI14_ERROR_MASK_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_SI14_ERROR_MASK_MASK         0xffffffff
#define SAND_HAL_MA_SI14_ERROR_MASK_MSB          31
#define SAND_HAL_MA_SI14_ERROR_MASK_LSB          0
#define SAND_HAL_MA_SI15_ERROR_MASK_OFFSET       0x0408  /* Mask events to prevent interrupt level being set */
#ifndef SAND_HAL_MA_SI15_ERROR_MASK_NO_TEST_MASK
#define SAND_HAL_MA_SI15_ERROR_MASK_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_SI15_ERROR_MASK_MASK         0xffffffff
#define SAND_HAL_MA_SI15_ERROR_MASK_MSB          31
#define SAND_HAL_MA_SI15_ERROR_MASK_LSB          0
#define SAND_HAL_MA_MA_STATUS_OFFSET             0x0460  /* Contains status/test bits and counters bits for MA function  (reset through reset_n pin only) */
#ifndef SAND_HAL_MA_MA_STATUS_NO_TEST_MASK
#define SAND_HAL_MA_MA_STATUS_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_MA_STATUS_MASK               0xffffffff
#define SAND_HAL_MA_MA_STATUS_MSB                31
#define SAND_HAL_MA_MA_STATUS_LSB                0
#define SAND_HAL_MA_QI0_STATUS_OFFSET            0x0464  /* Contains status/test bits and counters bits for QI function */
#ifndef SAND_HAL_MA_QI0_STATUS_NO_TEST_MASK
#define SAND_HAL_MA_QI0_STATUS_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_QI0_STATUS_MASK              0xffffffff
#define SAND_HAL_MA_QI0_STATUS_MSB               31
#define SAND_HAL_MA_QI0_STATUS_LSB               0
#define SAND_HAL_MA_QI1_STATUS_OFFSET            0x0468  /* Contains status/test bits and counters bits for QI function */
#ifndef SAND_HAL_MA_QI1_STATUS_NO_TEST_MASK
#define SAND_HAL_MA_QI1_STATUS_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_QI1_STATUS_MASK              0xffffffff
#define SAND_HAL_MA_QI1_STATUS_MSB               31
#define SAND_HAL_MA_QI1_STATUS_LSB               0
#define SAND_HAL_MA_QI2_STATUS_OFFSET            0x046c  /* Contains status/test bits and counters bits for QI function */
#ifndef SAND_HAL_MA_QI2_STATUS_NO_TEST_MASK
#define SAND_HAL_MA_QI2_STATUS_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_QI2_STATUS_MASK              0xffffffff
#define SAND_HAL_MA_QI2_STATUS_MSB               31
#define SAND_HAL_MA_QI2_STATUS_LSB               0
#define SAND_HAL_MA_QI3_STATUS_OFFSET            0x0470  /* Contains status/test bits and counters bits for QI function */
#ifndef SAND_HAL_MA_QI3_STATUS_NO_TEST_MASK
#define SAND_HAL_MA_QI3_STATUS_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_QI3_STATUS_MASK              0xffffffff
#define SAND_HAL_MA_QI3_STATUS_MSB               31
#define SAND_HAL_MA_QI3_STATUS_LSB               0
#define SAND_HAL_MA_QI4_STATUS_OFFSET            0x0474  /* Contains status/test bits and counters bits for QI function */
#ifndef SAND_HAL_MA_QI4_STATUS_NO_TEST_MASK
#define SAND_HAL_MA_QI4_STATUS_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_QI4_STATUS_MASK              0xffffffff
#define SAND_HAL_MA_QI4_STATUS_MSB               31
#define SAND_HAL_MA_QI4_STATUS_LSB               0
#define SAND_HAL_MA_QI5_STATUS_OFFSET            0x0478  /* Contains status/test bits and counters bits for QI function */
#ifndef SAND_HAL_MA_QI5_STATUS_NO_TEST_MASK
#define SAND_HAL_MA_QI5_STATUS_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_QI5_STATUS_MASK              0xffffffff
#define SAND_HAL_MA_QI5_STATUS_MSB               31
#define SAND_HAL_MA_QI5_STATUS_LSB               0
#define SAND_HAL_MA_QI6_STATUS_OFFSET            0x047c  /* Contains status/test bits and counters bits for QI function */
#ifndef SAND_HAL_MA_QI6_STATUS_NO_TEST_MASK
#define SAND_HAL_MA_QI6_STATUS_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_QI6_STATUS_MASK              0xffffffff
#define SAND_HAL_MA_QI6_STATUS_MSB               31
#define SAND_HAL_MA_QI6_STATUS_LSB               0
#define SAND_HAL_MA_QI7_STATUS_OFFSET            0x0480  /* Contains status/test bits and counters bits for QI function */
#ifndef SAND_HAL_MA_QI7_STATUS_NO_TEST_MASK
#define SAND_HAL_MA_QI7_STATUS_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_QI7_STATUS_MASK              0xffffffff
#define SAND_HAL_MA_QI7_STATUS_MSB               31
#define SAND_HAL_MA_QI7_STATUS_LSB               0
#define SAND_HAL_MA_QI8_STATUS_OFFSET            0x0484  /* Contains status/test bits and counters bits for QI function */
#ifndef SAND_HAL_MA_QI8_STATUS_NO_TEST_MASK
#define SAND_HAL_MA_QI8_STATUS_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_QI8_STATUS_MASK              0xffffffff
#define SAND_HAL_MA_QI8_STATUS_MSB               31
#define SAND_HAL_MA_QI8_STATUS_LSB               0
#define SAND_HAL_MA_QI9_STATUS_OFFSET            0x0488  /* Contains status/test bits and counters bits for QI function */
#ifndef SAND_HAL_MA_QI9_STATUS_NO_TEST_MASK
#define SAND_HAL_MA_QI9_STATUS_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_QI9_STATUS_MASK              0xffffffff
#define SAND_HAL_MA_QI9_STATUS_MSB               31
#define SAND_HAL_MA_QI9_STATUS_LSB               0
#define SAND_HAL_MA_QI10_STATUS_OFFSET           0x048c  /* Contains status/test bits and counters bits for QI function */
#ifndef SAND_HAL_MA_QI10_STATUS_NO_TEST_MASK
#define SAND_HAL_MA_QI10_STATUS_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_QI10_STATUS_MASK             0xffffffff
#define SAND_HAL_MA_QI10_STATUS_MSB              31
#define SAND_HAL_MA_QI10_STATUS_LSB              0
#define SAND_HAL_MA_QI11_STATUS_OFFSET           0x0490  /* Contains status/test bits and counters bits for QI function */
#ifndef SAND_HAL_MA_QI11_STATUS_NO_TEST_MASK
#define SAND_HAL_MA_QI11_STATUS_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_QI11_STATUS_MASK             0xffffffff
#define SAND_HAL_MA_QI11_STATUS_MSB              31
#define SAND_HAL_MA_QI11_STATUS_LSB              0
#define SAND_HAL_MA_QI12_STATUS_OFFSET           0x0494  /* Contains status/test bits and counters bits for QI function */
#ifndef SAND_HAL_MA_QI12_STATUS_NO_TEST_MASK
#define SAND_HAL_MA_QI12_STATUS_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_QI12_STATUS_MASK             0xffffffff
#define SAND_HAL_MA_QI12_STATUS_MSB              31
#define SAND_HAL_MA_QI12_STATUS_LSB              0
#define SAND_HAL_MA_QI13_STATUS_OFFSET           0x0498  /* Contains status/test bits and counters bits for QI function */
#ifndef SAND_HAL_MA_QI13_STATUS_NO_TEST_MASK
#define SAND_HAL_MA_QI13_STATUS_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_QI13_STATUS_MASK             0xffffffff
#define SAND_HAL_MA_QI13_STATUS_MSB              31
#define SAND_HAL_MA_QI13_STATUS_LSB              0
#define SAND_HAL_MA_QI14_STATUS_OFFSET           0x049c  /* Contains status/test bits and counters bits for QI function */
#ifndef SAND_HAL_MA_QI14_STATUS_NO_TEST_MASK
#define SAND_HAL_MA_QI14_STATUS_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_QI14_STATUS_MASK             0xffffffff
#define SAND_HAL_MA_QI14_STATUS_MSB              31
#define SAND_HAL_MA_QI14_STATUS_LSB              0
#define SAND_HAL_MA_QI15_STATUS_OFFSET           0x04a0  /* Contains status/test bits and counters bits for QI function */
#ifndef SAND_HAL_MA_QI15_STATUS_NO_TEST_MASK
#define SAND_HAL_MA_QI15_STATUS_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_QI15_STATUS_MASK             0xffffffff
#define SAND_HAL_MA_QI15_STATUS_MSB              31
#define SAND_HAL_MA_QI15_STATUS_LSB              0
#define SAND_HAL_MA_QI0_PACK_CNT0_OFFSET         0x04c0  /* Contains counters for received pack messages */
#ifndef SAND_HAL_MA_QI0_PACK_CNT0_NO_TEST_MASK
#define SAND_HAL_MA_QI0_PACK_CNT0_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_QI0_PACK_CNT0_MASK           0xffffffff
#define SAND_HAL_MA_QI0_PACK_CNT0_MSB            31
#define SAND_HAL_MA_QI0_PACK_CNT0_LSB            0
#define SAND_HAL_MA_QI1_PACK_CNT0_OFFSET         0x04c4  /* Contains counters for received pack messages */
#ifndef SAND_HAL_MA_QI1_PACK_CNT0_NO_TEST_MASK
#define SAND_HAL_MA_QI1_PACK_CNT0_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_QI1_PACK_CNT0_MASK           0xffffffff
#define SAND_HAL_MA_QI1_PACK_CNT0_MSB            31
#define SAND_HAL_MA_QI1_PACK_CNT0_LSB            0
#define SAND_HAL_MA_QI2_PACK_CNT0_OFFSET         0x04c8  /* Contains counters for received pack messages */
#ifndef SAND_HAL_MA_QI2_PACK_CNT0_NO_TEST_MASK
#define SAND_HAL_MA_QI2_PACK_CNT0_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_QI2_PACK_CNT0_MASK           0xffffffff
#define SAND_HAL_MA_QI2_PACK_CNT0_MSB            31
#define SAND_HAL_MA_QI2_PACK_CNT0_LSB            0
#define SAND_HAL_MA_QI3_PACK_CNT0_OFFSET         0x04cc  /* Contains counters for received pack messages */
#ifndef SAND_HAL_MA_QI3_PACK_CNT0_NO_TEST_MASK
#define SAND_HAL_MA_QI3_PACK_CNT0_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_QI3_PACK_CNT0_MASK           0xffffffff
#define SAND_HAL_MA_QI3_PACK_CNT0_MSB            31
#define SAND_HAL_MA_QI3_PACK_CNT0_LSB            0
#define SAND_HAL_MA_QI4_PACK_CNT0_OFFSET         0x04d0  /* Contains counters for received pack messages */
#ifndef SAND_HAL_MA_QI4_PACK_CNT0_NO_TEST_MASK
#define SAND_HAL_MA_QI4_PACK_CNT0_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_QI4_PACK_CNT0_MASK           0xffffffff
#define SAND_HAL_MA_QI4_PACK_CNT0_MSB            31
#define SAND_HAL_MA_QI4_PACK_CNT0_LSB            0
#define SAND_HAL_MA_QI5_PACK_CNT0_OFFSET         0x04d4  /* Contains counters for received pack messages */
#ifndef SAND_HAL_MA_QI5_PACK_CNT0_NO_TEST_MASK
#define SAND_HAL_MA_QI5_PACK_CNT0_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_QI5_PACK_CNT0_MASK           0xffffffff
#define SAND_HAL_MA_QI5_PACK_CNT0_MSB            31
#define SAND_HAL_MA_QI5_PACK_CNT0_LSB            0
#define SAND_HAL_MA_QI6_PACK_CNT0_OFFSET         0x04d8  /* Contains counters for received pack messages */
#ifndef SAND_HAL_MA_QI6_PACK_CNT0_NO_TEST_MASK
#define SAND_HAL_MA_QI6_PACK_CNT0_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_QI6_PACK_CNT0_MASK           0xffffffff
#define SAND_HAL_MA_QI6_PACK_CNT0_MSB            31
#define SAND_HAL_MA_QI6_PACK_CNT0_LSB            0
#define SAND_HAL_MA_QI7_PACK_CNT0_OFFSET         0x04dc  /* Contains counters for received pack messages */
#ifndef SAND_HAL_MA_QI7_PACK_CNT0_NO_TEST_MASK
#define SAND_HAL_MA_QI7_PACK_CNT0_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_QI7_PACK_CNT0_MASK           0xffffffff
#define SAND_HAL_MA_QI7_PACK_CNT0_MSB            31
#define SAND_HAL_MA_QI7_PACK_CNT0_LSB            0
#define SAND_HAL_MA_QI8_PACK_CNT0_OFFSET         0x04e0  /* Contains counters for received pack messages */
#ifndef SAND_HAL_MA_QI8_PACK_CNT0_NO_TEST_MASK
#define SAND_HAL_MA_QI8_PACK_CNT0_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_QI8_PACK_CNT0_MASK           0xffffffff
#define SAND_HAL_MA_QI8_PACK_CNT0_MSB            31
#define SAND_HAL_MA_QI8_PACK_CNT0_LSB            0
#define SAND_HAL_MA_QI9_PACK_CNT0_OFFSET         0x04e4  /* Contains counters for received pack messages */
#ifndef SAND_HAL_MA_QI9_PACK_CNT0_NO_TEST_MASK
#define SAND_HAL_MA_QI9_PACK_CNT0_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_QI9_PACK_CNT0_MASK           0xffffffff
#define SAND_HAL_MA_QI9_PACK_CNT0_MSB            31
#define SAND_HAL_MA_QI9_PACK_CNT0_LSB            0
#define SAND_HAL_MA_QI10_PACK_CNT0_OFFSET        0x04e8  /* Contains counters for received pack messages */
#ifndef SAND_HAL_MA_QI10_PACK_CNT0_NO_TEST_MASK
#define SAND_HAL_MA_QI10_PACK_CNT0_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_QI10_PACK_CNT0_MASK          0xffffffff
#define SAND_HAL_MA_QI10_PACK_CNT0_MSB           31
#define SAND_HAL_MA_QI10_PACK_CNT0_LSB           0
#define SAND_HAL_MA_QI11_PACK_CNT0_OFFSET        0x04ec  /* Contains counters for received pack messages */
#ifndef SAND_HAL_MA_QI11_PACK_CNT0_NO_TEST_MASK
#define SAND_HAL_MA_QI11_PACK_CNT0_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_QI11_PACK_CNT0_MASK          0xffffffff
#define SAND_HAL_MA_QI11_PACK_CNT0_MSB           31
#define SAND_HAL_MA_QI11_PACK_CNT0_LSB           0
#define SAND_HAL_MA_QI12_PACK_CNT0_OFFSET        0x04f0  /* Contains counters for received pack messages */
#ifndef SAND_HAL_MA_QI12_PACK_CNT0_NO_TEST_MASK
#define SAND_HAL_MA_QI12_PACK_CNT0_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_QI12_PACK_CNT0_MASK          0xffffffff
#define SAND_HAL_MA_QI12_PACK_CNT0_MSB           31
#define SAND_HAL_MA_QI12_PACK_CNT0_LSB           0
#define SAND_HAL_MA_QI13_PACK_CNT0_OFFSET        0x04f4  /* Contains counters for received pack messages */
#ifndef SAND_HAL_MA_QI13_PACK_CNT0_NO_TEST_MASK
#define SAND_HAL_MA_QI13_PACK_CNT0_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_QI13_PACK_CNT0_MASK          0xffffffff
#define SAND_HAL_MA_QI13_PACK_CNT0_MSB           31
#define SAND_HAL_MA_QI13_PACK_CNT0_LSB           0
#define SAND_HAL_MA_QI14_PACK_CNT0_OFFSET        0x04f8  /* Contains counters for received pack messages */
#ifndef SAND_HAL_MA_QI14_PACK_CNT0_NO_TEST_MASK
#define SAND_HAL_MA_QI14_PACK_CNT0_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_QI14_PACK_CNT0_MASK          0xffffffff
#define SAND_HAL_MA_QI14_PACK_CNT0_MSB           31
#define SAND_HAL_MA_QI14_PACK_CNT0_LSB           0
#define SAND_HAL_MA_QI15_PACK_CNT0_OFFSET        0x04fc  /* Contains counters for received pack messages */
#ifndef SAND_HAL_MA_QI15_PACK_CNT0_NO_TEST_MASK
#define SAND_HAL_MA_QI15_PACK_CNT0_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_QI15_PACK_CNT0_MASK          0xffffffff
#define SAND_HAL_MA_QI15_PACK_CNT0_MSB           31
#define SAND_HAL_MA_QI15_PACK_CNT0_LSB           0
#define SAND_HAL_MA_QI0_PACK_CNT1_OFFSET         0x0500  /* Contains counters for received pack messages */
#ifndef SAND_HAL_MA_QI0_PACK_CNT1_NO_TEST_MASK
#define SAND_HAL_MA_QI0_PACK_CNT1_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_QI0_PACK_CNT1_MASK           0xffffffff
#define SAND_HAL_MA_QI0_PACK_CNT1_MSB            31
#define SAND_HAL_MA_QI0_PACK_CNT1_LSB            0
#define SAND_HAL_MA_QI1_PACK_CNT1_OFFSET         0x0504  /* Contains counters for received pack messages */
#ifndef SAND_HAL_MA_QI1_PACK_CNT1_NO_TEST_MASK
#define SAND_HAL_MA_QI1_PACK_CNT1_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_QI1_PACK_CNT1_MASK           0xffffffff
#define SAND_HAL_MA_QI1_PACK_CNT1_MSB            31
#define SAND_HAL_MA_QI1_PACK_CNT1_LSB            0
#define SAND_HAL_MA_QI2_PACK_CNT1_OFFSET         0x0508  /* Contains counters for received pack messages */
#ifndef SAND_HAL_MA_QI2_PACK_CNT1_NO_TEST_MASK
#define SAND_HAL_MA_QI2_PACK_CNT1_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_QI2_PACK_CNT1_MASK           0xffffffff
#define SAND_HAL_MA_QI2_PACK_CNT1_MSB            31
#define SAND_HAL_MA_QI2_PACK_CNT1_LSB            0
#define SAND_HAL_MA_QI3_PACK_CNT1_OFFSET         0x050c  /* Contains counters for received pack messages */
#ifndef SAND_HAL_MA_QI3_PACK_CNT1_NO_TEST_MASK
#define SAND_HAL_MA_QI3_PACK_CNT1_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_QI3_PACK_CNT1_MASK           0xffffffff
#define SAND_HAL_MA_QI3_PACK_CNT1_MSB            31
#define SAND_HAL_MA_QI3_PACK_CNT1_LSB            0
#define SAND_HAL_MA_QI4_PACK_CNT1_OFFSET         0x0510  /* Contains counters for received pack messages */
#ifndef SAND_HAL_MA_QI4_PACK_CNT1_NO_TEST_MASK
#define SAND_HAL_MA_QI4_PACK_CNT1_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_QI4_PACK_CNT1_MASK           0xffffffff
#define SAND_HAL_MA_QI4_PACK_CNT1_MSB            31
#define SAND_HAL_MA_QI4_PACK_CNT1_LSB            0
#define SAND_HAL_MA_QI5_PACK_CNT1_OFFSET         0x0514  /* Contains counters for received pack messages */
#ifndef SAND_HAL_MA_QI5_PACK_CNT1_NO_TEST_MASK
#define SAND_HAL_MA_QI5_PACK_CNT1_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_QI5_PACK_CNT1_MASK           0xffffffff
#define SAND_HAL_MA_QI5_PACK_CNT1_MSB            31
#define SAND_HAL_MA_QI5_PACK_CNT1_LSB            0
#define SAND_HAL_MA_QI6_PACK_CNT1_OFFSET         0x0518  /* Contains counters for received pack messages */
#ifndef SAND_HAL_MA_QI6_PACK_CNT1_NO_TEST_MASK
#define SAND_HAL_MA_QI6_PACK_CNT1_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_QI6_PACK_CNT1_MASK           0xffffffff
#define SAND_HAL_MA_QI6_PACK_CNT1_MSB            31
#define SAND_HAL_MA_QI6_PACK_CNT1_LSB            0
#define SAND_HAL_MA_QI7_PACK_CNT1_OFFSET         0x051c  /* Contains counters for received pack messages */
#ifndef SAND_HAL_MA_QI7_PACK_CNT1_NO_TEST_MASK
#define SAND_HAL_MA_QI7_PACK_CNT1_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_QI7_PACK_CNT1_MASK           0xffffffff
#define SAND_HAL_MA_QI7_PACK_CNT1_MSB            31
#define SAND_HAL_MA_QI7_PACK_CNT1_LSB            0
#define SAND_HAL_MA_QI8_PACK_CNT1_OFFSET         0x0520  /* Contains counters for received pack messages */
#ifndef SAND_HAL_MA_QI8_PACK_CNT1_NO_TEST_MASK
#define SAND_HAL_MA_QI8_PACK_CNT1_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_QI8_PACK_CNT1_MASK           0xffffffff
#define SAND_HAL_MA_QI8_PACK_CNT1_MSB            31
#define SAND_HAL_MA_QI8_PACK_CNT1_LSB            0
#define SAND_HAL_MA_QI9_PACK_CNT1_OFFSET         0x0524  /* Contains counters for received pack messages */
#ifndef SAND_HAL_MA_QI9_PACK_CNT1_NO_TEST_MASK
#define SAND_HAL_MA_QI9_PACK_CNT1_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_QI9_PACK_CNT1_MASK           0xffffffff
#define SAND_HAL_MA_QI9_PACK_CNT1_MSB            31
#define SAND_HAL_MA_QI9_PACK_CNT1_LSB            0
#define SAND_HAL_MA_QI10_PACK_CNT1_OFFSET        0x0528  /* Contains counters for received pack messages */
#ifndef SAND_HAL_MA_QI10_PACK_CNT1_NO_TEST_MASK
#define SAND_HAL_MA_QI10_PACK_CNT1_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_QI10_PACK_CNT1_MASK          0xffffffff
#define SAND_HAL_MA_QI10_PACK_CNT1_MSB           31
#define SAND_HAL_MA_QI10_PACK_CNT1_LSB           0
#define SAND_HAL_MA_QI11_PACK_CNT1_OFFSET        0x052c  /* Contains counters for received pack messages */
#ifndef SAND_HAL_MA_QI11_PACK_CNT1_NO_TEST_MASK
#define SAND_HAL_MA_QI11_PACK_CNT1_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_QI11_PACK_CNT1_MASK          0xffffffff
#define SAND_HAL_MA_QI11_PACK_CNT1_MSB           31
#define SAND_HAL_MA_QI11_PACK_CNT1_LSB           0
#define SAND_HAL_MA_QI12_PACK_CNT1_OFFSET        0x0530  /* Contains counters for received pack messages */
#ifndef SAND_HAL_MA_QI12_PACK_CNT1_NO_TEST_MASK
#define SAND_HAL_MA_QI12_PACK_CNT1_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_QI12_PACK_CNT1_MASK          0xffffffff
#define SAND_HAL_MA_QI12_PACK_CNT1_MSB           31
#define SAND_HAL_MA_QI12_PACK_CNT1_LSB           0
#define SAND_HAL_MA_QI13_PACK_CNT1_OFFSET        0x0534  /* Contains counters for received pack messages */
#ifndef SAND_HAL_MA_QI13_PACK_CNT1_NO_TEST_MASK
#define SAND_HAL_MA_QI13_PACK_CNT1_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_QI13_PACK_CNT1_MASK          0xffffffff
#define SAND_HAL_MA_QI13_PACK_CNT1_MSB           31
#define SAND_HAL_MA_QI13_PACK_CNT1_LSB           0
#define SAND_HAL_MA_QI14_PACK_CNT1_OFFSET        0x0538  /* Contains counters for received pack messages */
#ifndef SAND_HAL_MA_QI14_PACK_CNT1_NO_TEST_MASK
#define SAND_HAL_MA_QI14_PACK_CNT1_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_QI14_PACK_CNT1_MASK          0xffffffff
#define SAND_HAL_MA_QI14_PACK_CNT1_MSB           31
#define SAND_HAL_MA_QI14_PACK_CNT1_LSB           0
#define SAND_HAL_MA_QI15_PACK_CNT1_OFFSET        0x053c  /* Contains counters for received pack messages */
#ifndef SAND_HAL_MA_QI15_PACK_CNT1_NO_TEST_MASK
#define SAND_HAL_MA_QI15_PACK_CNT1_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_QI15_PACK_CNT1_MASK          0xffffffff
#define SAND_HAL_MA_QI15_PACK_CNT1_MSB           31
#define SAND_HAL_MA_QI15_PACK_CNT1_LSB           0
#define SAND_HAL_MA_QI0_PACK_CNT2_OFFSET         0x0540  /* Contains counters for received pack messages */
#ifndef SAND_HAL_MA_QI0_PACK_CNT2_NO_TEST_MASK
#define SAND_HAL_MA_QI0_PACK_CNT2_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_QI0_PACK_CNT2_MASK           0xffffffff
#define SAND_HAL_MA_QI0_PACK_CNT2_MSB            31
#define SAND_HAL_MA_QI0_PACK_CNT2_LSB            0
#define SAND_HAL_MA_QI1_PACK_CNT2_OFFSET         0x0544  /* Contains counters for received pack messages */
#ifndef SAND_HAL_MA_QI1_PACK_CNT2_NO_TEST_MASK
#define SAND_HAL_MA_QI1_PACK_CNT2_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_QI1_PACK_CNT2_MASK           0xffffffff
#define SAND_HAL_MA_QI1_PACK_CNT2_MSB            31
#define SAND_HAL_MA_QI1_PACK_CNT2_LSB            0
#define SAND_HAL_MA_QI2_PACK_CNT2_OFFSET         0x0548  /* Contains counters for received pack messages */
#ifndef SAND_HAL_MA_QI2_PACK_CNT2_NO_TEST_MASK
#define SAND_HAL_MA_QI2_PACK_CNT2_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_QI2_PACK_CNT2_MASK           0xffffffff
#define SAND_HAL_MA_QI2_PACK_CNT2_MSB            31
#define SAND_HAL_MA_QI2_PACK_CNT2_LSB            0
#define SAND_HAL_MA_QI3_PACK_CNT2_OFFSET         0x054c  /* Contains counters for received pack messages */
#ifndef SAND_HAL_MA_QI3_PACK_CNT2_NO_TEST_MASK
#define SAND_HAL_MA_QI3_PACK_CNT2_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_QI3_PACK_CNT2_MASK           0xffffffff
#define SAND_HAL_MA_QI3_PACK_CNT2_MSB            31
#define SAND_HAL_MA_QI3_PACK_CNT2_LSB            0
#define SAND_HAL_MA_QI4_PACK_CNT2_OFFSET         0x0550  /* Contains counters for received pack messages */
#ifndef SAND_HAL_MA_QI4_PACK_CNT2_NO_TEST_MASK
#define SAND_HAL_MA_QI4_PACK_CNT2_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_QI4_PACK_CNT2_MASK           0xffffffff
#define SAND_HAL_MA_QI4_PACK_CNT2_MSB            31
#define SAND_HAL_MA_QI4_PACK_CNT2_LSB            0
#define SAND_HAL_MA_QI5_PACK_CNT2_OFFSET         0x0554  /* Contains counters for received pack messages */
#ifndef SAND_HAL_MA_QI5_PACK_CNT2_NO_TEST_MASK
#define SAND_HAL_MA_QI5_PACK_CNT2_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_QI5_PACK_CNT2_MASK           0xffffffff
#define SAND_HAL_MA_QI5_PACK_CNT2_MSB            31
#define SAND_HAL_MA_QI5_PACK_CNT2_LSB            0
#define SAND_HAL_MA_QI6_PACK_CNT2_OFFSET         0x0558  /* Contains counters for received pack messages */
#ifndef SAND_HAL_MA_QI6_PACK_CNT2_NO_TEST_MASK
#define SAND_HAL_MA_QI6_PACK_CNT2_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_QI6_PACK_CNT2_MASK           0xffffffff
#define SAND_HAL_MA_QI6_PACK_CNT2_MSB            31
#define SAND_HAL_MA_QI6_PACK_CNT2_LSB            0
#define SAND_HAL_MA_QI7_PACK_CNT2_OFFSET         0x055c  /* Contains counters for received pack messages */
#ifndef SAND_HAL_MA_QI7_PACK_CNT2_NO_TEST_MASK
#define SAND_HAL_MA_QI7_PACK_CNT2_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_QI7_PACK_CNT2_MASK           0xffffffff
#define SAND_HAL_MA_QI7_PACK_CNT2_MSB            31
#define SAND_HAL_MA_QI7_PACK_CNT2_LSB            0
#define SAND_HAL_MA_QI8_PACK_CNT2_OFFSET         0x0560  /* Contains counters for received pack messages */
#ifndef SAND_HAL_MA_QI8_PACK_CNT2_NO_TEST_MASK
#define SAND_HAL_MA_QI8_PACK_CNT2_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_QI8_PACK_CNT2_MASK           0xffffffff
#define SAND_HAL_MA_QI8_PACK_CNT2_MSB            31
#define SAND_HAL_MA_QI8_PACK_CNT2_LSB            0
#define SAND_HAL_MA_QI9_PACK_CNT2_OFFSET         0x0564  /* Contains counters for received pack messages */
#ifndef SAND_HAL_MA_QI9_PACK_CNT2_NO_TEST_MASK
#define SAND_HAL_MA_QI9_PACK_CNT2_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_QI9_PACK_CNT2_MASK           0xffffffff
#define SAND_HAL_MA_QI9_PACK_CNT2_MSB            31
#define SAND_HAL_MA_QI9_PACK_CNT2_LSB            0
#define SAND_HAL_MA_QI10_PACK_CNT2_OFFSET        0x0568  /* Contains counters for received pack messages */
#ifndef SAND_HAL_MA_QI10_PACK_CNT2_NO_TEST_MASK
#define SAND_HAL_MA_QI10_PACK_CNT2_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_QI10_PACK_CNT2_MASK          0xffffffff
#define SAND_HAL_MA_QI10_PACK_CNT2_MSB           31
#define SAND_HAL_MA_QI10_PACK_CNT2_LSB           0
#define SAND_HAL_MA_QI11_PACK_CNT2_OFFSET        0x056c  /* Contains counters for received pack messages */
#ifndef SAND_HAL_MA_QI11_PACK_CNT2_NO_TEST_MASK
#define SAND_HAL_MA_QI11_PACK_CNT2_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_QI11_PACK_CNT2_MASK          0xffffffff
#define SAND_HAL_MA_QI11_PACK_CNT2_MSB           31
#define SAND_HAL_MA_QI11_PACK_CNT2_LSB           0
#define SAND_HAL_MA_QI12_PACK_CNT2_OFFSET        0x0570  /* Contains counters for received pack messages */
#ifndef SAND_HAL_MA_QI12_PACK_CNT2_NO_TEST_MASK
#define SAND_HAL_MA_QI12_PACK_CNT2_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_QI12_PACK_CNT2_MASK          0xffffffff
#define SAND_HAL_MA_QI12_PACK_CNT2_MSB           31
#define SAND_HAL_MA_QI12_PACK_CNT2_LSB           0
#define SAND_HAL_MA_QI13_PACK_CNT2_OFFSET        0x0574  /* Contains counters for received pack messages */
#ifndef SAND_HAL_MA_QI13_PACK_CNT2_NO_TEST_MASK
#define SAND_HAL_MA_QI13_PACK_CNT2_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_QI13_PACK_CNT2_MASK          0xffffffff
#define SAND_HAL_MA_QI13_PACK_CNT2_MSB           31
#define SAND_HAL_MA_QI13_PACK_CNT2_LSB           0
#define SAND_HAL_MA_QI14_PACK_CNT2_OFFSET        0x0578  /* Contains counters for received pack messages */
#ifndef SAND_HAL_MA_QI14_PACK_CNT2_NO_TEST_MASK
#define SAND_HAL_MA_QI14_PACK_CNT2_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_QI14_PACK_CNT2_MASK          0xffffffff
#define SAND_HAL_MA_QI14_PACK_CNT2_MSB           31
#define SAND_HAL_MA_QI14_PACK_CNT2_LSB           0
#define SAND_HAL_MA_QI15_PACK_CNT2_OFFSET        0x057c  /* Contains counters for received pack messages */
#ifndef SAND_HAL_MA_QI15_PACK_CNT2_NO_TEST_MASK
#define SAND_HAL_MA_QI15_PACK_CNT2_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_QI15_PACK_CNT2_MASK          0xffffffff
#define SAND_HAL_MA_QI15_PACK_CNT2_MSB           31
#define SAND_HAL_MA_QI15_PACK_CNT2_LSB           0
#define SAND_HAL_MA_AM_STATUS_OFFSET             0x0580  /* Contains status/test bits and counters bits for AM function */
#ifndef SAND_HAL_MA_AM_STATUS_NO_TEST_MASK
#define SAND_HAL_MA_AM_STATUS_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_AM_STATUS_MASK               0xffffffff
#define SAND_HAL_MA_AM_STATUS_MSB                31
#define SAND_HAL_MA_AM_STATUS_LSB                0
#define SAND_HAL_MA_XB_STATUS_OFFSET             0x0584  /* Contains status/test bits and counters bits for XB function */
#ifndef SAND_HAL_MA_XB_STATUS_NO_TEST_MASK
#define SAND_HAL_MA_XB_STATUS_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_XB_STATUS_MASK               0xffffffff
#define SAND_HAL_MA_XB_STATUS_MSB                31
#define SAND_HAL_MA_XB_STATUS_LSB                0
#define SAND_HAL_MA_SI0_STATUS_OFFSET            0x0588  /* GigaBlaze Status.  Provides general health of the SI.    The upper 16 bits are used during manufacturing test. */
#ifndef SAND_HAL_MA_SI0_STATUS_NO_TEST_MASK
#define SAND_HAL_MA_SI0_STATUS_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_SI0_STATUS_MASK              0xffffffff
#define SAND_HAL_MA_SI0_STATUS_MSB               31
#define SAND_HAL_MA_SI0_STATUS_LSB               0
#define SAND_HAL_MA_SI1_STATUS_OFFSET            0x058c  /* GigaBlaze Status.  Provides general health of the SI.    The upper 16 bits are used during manufacturing test. */
#ifndef SAND_HAL_MA_SI1_STATUS_NO_TEST_MASK
#define SAND_HAL_MA_SI1_STATUS_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_SI1_STATUS_MASK              0xffffffff
#define SAND_HAL_MA_SI1_STATUS_MSB               31
#define SAND_HAL_MA_SI1_STATUS_LSB               0
#define SAND_HAL_MA_SI2_STATUS_OFFSET            0x0590  /* GigaBlaze Status.  Provides general health of the SI.    The upper 16 bits are used during manufacturing test. */
#ifndef SAND_HAL_MA_SI2_STATUS_NO_TEST_MASK
#define SAND_HAL_MA_SI2_STATUS_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_SI2_STATUS_MASK              0xffffffff
#define SAND_HAL_MA_SI2_STATUS_MSB               31
#define SAND_HAL_MA_SI2_STATUS_LSB               0
#define SAND_HAL_MA_SI3_STATUS_OFFSET            0x0594  /* GigaBlaze Status.  Provides general health of the SI.    The upper 16 bits are used during manufacturing test. */
#ifndef SAND_HAL_MA_SI3_STATUS_NO_TEST_MASK
#define SAND_HAL_MA_SI3_STATUS_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_SI3_STATUS_MASK              0xffffffff
#define SAND_HAL_MA_SI3_STATUS_MSB               31
#define SAND_HAL_MA_SI3_STATUS_LSB               0
#define SAND_HAL_MA_SI4_STATUS_OFFSET            0x0598  /* GigaBlaze Status.  Provides general health of the SI.    The upper 16 bits are used during manufacturing test. */
#ifndef SAND_HAL_MA_SI4_STATUS_NO_TEST_MASK
#define SAND_HAL_MA_SI4_STATUS_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_SI4_STATUS_MASK              0xffffffff
#define SAND_HAL_MA_SI4_STATUS_MSB               31
#define SAND_HAL_MA_SI4_STATUS_LSB               0
#define SAND_HAL_MA_SI5_STATUS_OFFSET            0x059c  /* GigaBlaze Status.  Provides general health of the SI.    The upper 16 bits are used during manufacturing test. */
#ifndef SAND_HAL_MA_SI5_STATUS_NO_TEST_MASK
#define SAND_HAL_MA_SI5_STATUS_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_SI5_STATUS_MASK              0xffffffff
#define SAND_HAL_MA_SI5_STATUS_MSB               31
#define SAND_HAL_MA_SI5_STATUS_LSB               0
#define SAND_HAL_MA_SI6_STATUS_OFFSET            0x05a0  /* GigaBlaze Status.  Provides general health of the SI.    The upper 16 bits are used during manufacturing test. */
#ifndef SAND_HAL_MA_SI6_STATUS_NO_TEST_MASK
#define SAND_HAL_MA_SI6_STATUS_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_SI6_STATUS_MASK              0xffffffff
#define SAND_HAL_MA_SI6_STATUS_MSB               31
#define SAND_HAL_MA_SI6_STATUS_LSB               0
#define SAND_HAL_MA_SI7_STATUS_OFFSET            0x05a4  /* GigaBlaze Status.  Provides general health of the SI.    The upper 16 bits are used during manufacturing test. */
#ifndef SAND_HAL_MA_SI7_STATUS_NO_TEST_MASK
#define SAND_HAL_MA_SI7_STATUS_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_SI7_STATUS_MASK              0xffffffff
#define SAND_HAL_MA_SI7_STATUS_MSB               31
#define SAND_HAL_MA_SI7_STATUS_LSB               0
#define SAND_HAL_MA_SI8_STATUS_OFFSET            0x05a8  /* GigaBlaze Status.  Provides general health of the SI.    The upper 16 bits are used during manufacturing test. */
#ifndef SAND_HAL_MA_SI8_STATUS_NO_TEST_MASK
#define SAND_HAL_MA_SI8_STATUS_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_SI8_STATUS_MASK              0xffffffff
#define SAND_HAL_MA_SI8_STATUS_MSB               31
#define SAND_HAL_MA_SI8_STATUS_LSB               0
#define SAND_HAL_MA_SI9_STATUS_OFFSET            0x05ac  /* GigaBlaze Status.  Provides general health of the SI.    The upper 16 bits are used during manufacturing test. */
#ifndef SAND_HAL_MA_SI9_STATUS_NO_TEST_MASK
#define SAND_HAL_MA_SI9_STATUS_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_SI9_STATUS_MASK              0xffffffff
#define SAND_HAL_MA_SI9_STATUS_MSB               31
#define SAND_HAL_MA_SI9_STATUS_LSB               0
#define SAND_HAL_MA_SI10_STATUS_OFFSET           0x05b0  /* GigaBlaze Status.  Provides general health of the SI.    The upper 16 bits are used during manufacturing test. */
#ifndef SAND_HAL_MA_SI10_STATUS_NO_TEST_MASK
#define SAND_HAL_MA_SI10_STATUS_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_SI10_STATUS_MASK             0xffffffff
#define SAND_HAL_MA_SI10_STATUS_MSB              31
#define SAND_HAL_MA_SI10_STATUS_LSB              0
#define SAND_HAL_MA_SI11_STATUS_OFFSET           0x05b4  /* GigaBlaze Status.  Provides general health of the SI.    The upper 16 bits are used during manufacturing test. */
#ifndef SAND_HAL_MA_SI11_STATUS_NO_TEST_MASK
#define SAND_HAL_MA_SI11_STATUS_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_SI11_STATUS_MASK             0xffffffff
#define SAND_HAL_MA_SI11_STATUS_MSB              31
#define SAND_HAL_MA_SI11_STATUS_LSB              0
#define SAND_HAL_MA_SI12_STATUS_OFFSET           0x05b8  /* GigaBlaze Status.  Provides general health of the SI.    The upper 16 bits are used during manufacturing test. */
#ifndef SAND_HAL_MA_SI12_STATUS_NO_TEST_MASK
#define SAND_HAL_MA_SI12_STATUS_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_SI12_STATUS_MASK             0xffffffff
#define SAND_HAL_MA_SI12_STATUS_MSB              31
#define SAND_HAL_MA_SI12_STATUS_LSB              0
#define SAND_HAL_MA_SI13_STATUS_OFFSET           0x05bc  /* GigaBlaze Status.  Provides general health of the SI.    The upper 16 bits are used during manufacturing test. */
#ifndef SAND_HAL_MA_SI13_STATUS_NO_TEST_MASK
#define SAND_HAL_MA_SI13_STATUS_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_SI13_STATUS_MASK             0xffffffff
#define SAND_HAL_MA_SI13_STATUS_MSB              31
#define SAND_HAL_MA_SI13_STATUS_LSB              0
#define SAND_HAL_MA_SI14_STATUS_OFFSET           0x05c0  /* GigaBlaze Status.  Provides general health of the SI.    The upper 16 bits are used during manufacturing test. */
#ifndef SAND_HAL_MA_SI14_STATUS_NO_TEST_MASK
#define SAND_HAL_MA_SI14_STATUS_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_SI14_STATUS_MASK             0xffffffff
#define SAND_HAL_MA_SI14_STATUS_MSB              31
#define SAND_HAL_MA_SI14_STATUS_LSB              0
#define SAND_HAL_MA_SI15_STATUS_OFFSET           0x05c4  /* GigaBlaze Status.  Provides general health of the SI.    The upper 16 bits are used during manufacturing test. */
#ifndef SAND_HAL_MA_SI15_STATUS_NO_TEST_MASK
#define SAND_HAL_MA_SI15_STATUS_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_SI15_STATUS_MASK             0xffffffff
#define SAND_HAL_MA_SI15_STATUS_MSB              31
#define SAND_HAL_MA_SI15_STATUS_LSB              0
#define SAND_HAL_MA_SI0_STATE_STATUS_OFFSET      0x05c8  /* A bit represents the states of each state machine. If a state is entered the corresponding bit is set. */
#ifndef SAND_HAL_MA_SI0_STATE_STATUS_NO_TEST_MASK
#define SAND_HAL_MA_SI0_STATE_STATUS_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_SI0_STATE_STATUS_MASK        0xffffffff
#define SAND_HAL_MA_SI0_STATE_STATUS_MSB         31
#define SAND_HAL_MA_SI0_STATE_STATUS_LSB         0
#define SAND_HAL_MA_SI1_STATE_STATUS_OFFSET      0x05cc  /* A bit represents the states of each state machine. If a state is entered the corresponding bit is set. */
#ifndef SAND_HAL_MA_SI1_STATE_STATUS_NO_TEST_MASK
#define SAND_HAL_MA_SI1_STATE_STATUS_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_SI1_STATE_STATUS_MASK        0xffffffff
#define SAND_HAL_MA_SI1_STATE_STATUS_MSB         31
#define SAND_HAL_MA_SI1_STATE_STATUS_LSB         0
#define SAND_HAL_MA_SI2_STATE_STATUS_OFFSET      0x05d0  /* A bit represents the states of each state machine. If a state is entered the corresponding bit is set. */
#ifndef SAND_HAL_MA_SI2_STATE_STATUS_NO_TEST_MASK
#define SAND_HAL_MA_SI2_STATE_STATUS_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_SI2_STATE_STATUS_MASK        0xffffffff
#define SAND_HAL_MA_SI2_STATE_STATUS_MSB         31
#define SAND_HAL_MA_SI2_STATE_STATUS_LSB         0
#define SAND_HAL_MA_SI3_STATE_STATUS_OFFSET      0x05d4  /* A bit represents the states of each state machine. If a state is entered the corresponding bit is set. */
#ifndef SAND_HAL_MA_SI3_STATE_STATUS_NO_TEST_MASK
#define SAND_HAL_MA_SI3_STATE_STATUS_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_SI3_STATE_STATUS_MASK        0xffffffff
#define SAND_HAL_MA_SI3_STATE_STATUS_MSB         31
#define SAND_HAL_MA_SI3_STATE_STATUS_LSB         0
#define SAND_HAL_MA_SI4_STATE_STATUS_OFFSET      0x05d8  /* A bit represents the states of each state machine. If a state is entered the corresponding bit is set. */
#ifndef SAND_HAL_MA_SI4_STATE_STATUS_NO_TEST_MASK
#define SAND_HAL_MA_SI4_STATE_STATUS_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_SI4_STATE_STATUS_MASK        0xffffffff
#define SAND_HAL_MA_SI4_STATE_STATUS_MSB         31
#define SAND_HAL_MA_SI4_STATE_STATUS_LSB         0
#define SAND_HAL_MA_SI5_STATE_STATUS_OFFSET      0x05dc  /* A bit represents the states of each state machine. If a state is entered the corresponding bit is set. */
#ifndef SAND_HAL_MA_SI5_STATE_STATUS_NO_TEST_MASK
#define SAND_HAL_MA_SI5_STATE_STATUS_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_SI5_STATE_STATUS_MASK        0xffffffff
#define SAND_HAL_MA_SI5_STATE_STATUS_MSB         31
#define SAND_HAL_MA_SI5_STATE_STATUS_LSB         0
#define SAND_HAL_MA_SI6_STATE_STATUS_OFFSET      0x05e0  /* A bit represents the states of each state machine. If a state is entered the corresponding bit is set. */
#ifndef SAND_HAL_MA_SI6_STATE_STATUS_NO_TEST_MASK
#define SAND_HAL_MA_SI6_STATE_STATUS_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_SI6_STATE_STATUS_MASK        0xffffffff
#define SAND_HAL_MA_SI6_STATE_STATUS_MSB         31
#define SAND_HAL_MA_SI6_STATE_STATUS_LSB         0
#define SAND_HAL_MA_SI7_STATE_STATUS_OFFSET      0x05e4  /* A bit represents the states of each state machine. If a state is entered the corresponding bit is set. */
#ifndef SAND_HAL_MA_SI7_STATE_STATUS_NO_TEST_MASK
#define SAND_HAL_MA_SI7_STATE_STATUS_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_SI7_STATE_STATUS_MASK        0xffffffff
#define SAND_HAL_MA_SI7_STATE_STATUS_MSB         31
#define SAND_HAL_MA_SI7_STATE_STATUS_LSB         0
#define SAND_HAL_MA_SI8_STATE_STATUS_OFFSET      0x05e8  /* A bit represents the states of each state machine. If a state is entered the corresponding bit is set. */
#ifndef SAND_HAL_MA_SI8_STATE_STATUS_NO_TEST_MASK
#define SAND_HAL_MA_SI8_STATE_STATUS_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_SI8_STATE_STATUS_MASK        0xffffffff
#define SAND_HAL_MA_SI8_STATE_STATUS_MSB         31
#define SAND_HAL_MA_SI8_STATE_STATUS_LSB         0
#define SAND_HAL_MA_SI9_STATE_STATUS_OFFSET      0x05ec  /* A bit represents the states of each state machine. If a state is entered the corresponding bit is set. */
#ifndef SAND_HAL_MA_SI9_STATE_STATUS_NO_TEST_MASK
#define SAND_HAL_MA_SI9_STATE_STATUS_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_SI9_STATE_STATUS_MASK        0xffffffff
#define SAND_HAL_MA_SI9_STATE_STATUS_MSB         31
#define SAND_HAL_MA_SI9_STATE_STATUS_LSB         0
#define SAND_HAL_MA_SI10_STATE_STATUS_OFFSET     0x05f0  /* A bit represents the states of each state machine. If a state is entered the corresponding bit is set. */
#ifndef SAND_HAL_MA_SI10_STATE_STATUS_NO_TEST_MASK
#define SAND_HAL_MA_SI10_STATE_STATUS_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_SI10_STATE_STATUS_MASK       0xffffffff
#define SAND_HAL_MA_SI10_STATE_STATUS_MSB        31
#define SAND_HAL_MA_SI10_STATE_STATUS_LSB        0
#define SAND_HAL_MA_SI11_STATE_STATUS_OFFSET     0x05f4  /* A bit represents the states of each state machine. If a state is entered the corresponding bit is set. */
#ifndef SAND_HAL_MA_SI11_STATE_STATUS_NO_TEST_MASK
#define SAND_HAL_MA_SI11_STATE_STATUS_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_SI11_STATE_STATUS_MASK       0xffffffff
#define SAND_HAL_MA_SI11_STATE_STATUS_MSB        31
#define SAND_HAL_MA_SI11_STATE_STATUS_LSB        0
#define SAND_HAL_MA_SI12_STATE_STATUS_OFFSET     0x05f8  /* A bit represents the states of each state machine. If a state is entered the corresponding bit is set. */
#ifndef SAND_HAL_MA_SI12_STATE_STATUS_NO_TEST_MASK
#define SAND_HAL_MA_SI12_STATE_STATUS_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_SI12_STATE_STATUS_MASK       0xffffffff
#define SAND_HAL_MA_SI12_STATE_STATUS_MSB        31
#define SAND_HAL_MA_SI12_STATE_STATUS_LSB        0
#define SAND_HAL_MA_SI13_STATE_STATUS_OFFSET     0x05fc  /* A bit represents the states of each state machine. If a state is entered the corresponding bit is set. */
#ifndef SAND_HAL_MA_SI13_STATE_STATUS_NO_TEST_MASK
#define SAND_HAL_MA_SI13_STATE_STATUS_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_SI13_STATE_STATUS_MASK       0xffffffff
#define SAND_HAL_MA_SI13_STATE_STATUS_MSB        31
#define SAND_HAL_MA_SI13_STATE_STATUS_LSB        0
#define SAND_HAL_MA_SI14_STATE_STATUS_OFFSET     0x0600  /* A bit represents the states of each state machine. If a state is entered the corresponding bit is set. */
#ifndef SAND_HAL_MA_SI14_STATE_STATUS_NO_TEST_MASK
#define SAND_HAL_MA_SI14_STATE_STATUS_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_SI14_STATE_STATUS_MASK       0xffffffff
#define SAND_HAL_MA_SI14_STATE_STATUS_MSB        31
#define SAND_HAL_MA_SI14_STATE_STATUS_LSB        0
#define SAND_HAL_MA_SI15_STATE_STATUS_OFFSET     0x0604  /* A bit represents the states of each state machine. If a state is entered the corresponding bit is set. */
#ifndef SAND_HAL_MA_SI15_STATE_STATUS_NO_TEST_MASK
#define SAND_HAL_MA_SI15_STATE_STATUS_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_SI15_STATE_STATUS_MASK       0xffffffff
#define SAND_HAL_MA_SI15_STATE_STATUS_MSB        31
#define SAND_HAL_MA_SI15_STATE_STATUS_LSB        0
#define SAND_HAL_MA_SI0_STICKY_STATE_STATUS_OFFSET 0x060c  /* A bit represents the states of each state machine. If a state is entered the corresponding bit is set. */
#ifndef SAND_HAL_MA_SI0_STICKY_STATE_STATUS_NO_TEST_MASK
#define SAND_HAL_MA_SI0_STICKY_STATE_STATUS_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_SI0_STICKY_STATE_STATUS_MASK 0xffffffff
#define SAND_HAL_MA_SI0_STICKY_STATE_STATUS_MSB  31
#define SAND_HAL_MA_SI0_STICKY_STATE_STATUS_LSB  0
#define SAND_HAL_MA_SI1_STICKY_STATE_STATUS_OFFSET 0x0610  /* A bit represents the states of each state machine. If a state is entered the corresponding bit is set. */
#ifndef SAND_HAL_MA_SI1_STICKY_STATE_STATUS_NO_TEST_MASK
#define SAND_HAL_MA_SI1_STICKY_STATE_STATUS_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_SI1_STICKY_STATE_STATUS_MASK 0xffffffff
#define SAND_HAL_MA_SI1_STICKY_STATE_STATUS_MSB  31
#define SAND_HAL_MA_SI1_STICKY_STATE_STATUS_LSB  0
#define SAND_HAL_MA_SI2_STICKY_STATE_STATUS_OFFSET 0x0614  /* A bit represents the states of each state machine. If a state is entered the corresponding bit is set. */
#ifndef SAND_HAL_MA_SI2_STICKY_STATE_STATUS_NO_TEST_MASK
#define SAND_HAL_MA_SI2_STICKY_STATE_STATUS_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_SI2_STICKY_STATE_STATUS_MASK 0xffffffff
#define SAND_HAL_MA_SI2_STICKY_STATE_STATUS_MSB  31
#define SAND_HAL_MA_SI2_STICKY_STATE_STATUS_LSB  0
#define SAND_HAL_MA_SI3_STICKY_STATE_STATUS_OFFSET 0x0618  /* A bit represents the states of each state machine. If a state is entered the corresponding bit is set. */
#ifndef SAND_HAL_MA_SI3_STICKY_STATE_STATUS_NO_TEST_MASK
#define SAND_HAL_MA_SI3_STICKY_STATE_STATUS_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_SI3_STICKY_STATE_STATUS_MASK 0xffffffff
#define SAND_HAL_MA_SI3_STICKY_STATE_STATUS_MSB  31
#define SAND_HAL_MA_SI3_STICKY_STATE_STATUS_LSB  0
#define SAND_HAL_MA_SI4_STICKY_STATE_STATUS_OFFSET 0x061c  /* A bit represents the states of each state machine. If a state is entered the corresponding bit is set. */
#ifndef SAND_HAL_MA_SI4_STICKY_STATE_STATUS_NO_TEST_MASK
#define SAND_HAL_MA_SI4_STICKY_STATE_STATUS_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_SI4_STICKY_STATE_STATUS_MASK 0xffffffff
#define SAND_HAL_MA_SI4_STICKY_STATE_STATUS_MSB  31
#define SAND_HAL_MA_SI4_STICKY_STATE_STATUS_LSB  0
#define SAND_HAL_MA_SI5_STICKY_STATE_STATUS_OFFSET 0x0620  /* A bit represents the states of each state machine. If a state is entered the corresponding bit is set. */
#ifndef SAND_HAL_MA_SI5_STICKY_STATE_STATUS_NO_TEST_MASK
#define SAND_HAL_MA_SI5_STICKY_STATE_STATUS_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_SI5_STICKY_STATE_STATUS_MASK 0xffffffff
#define SAND_HAL_MA_SI5_STICKY_STATE_STATUS_MSB  31
#define SAND_HAL_MA_SI5_STICKY_STATE_STATUS_LSB  0
#define SAND_HAL_MA_SI6_STICKY_STATE_STATUS_OFFSET 0x0624  /* A bit represents the states of each state machine. If a state is entered the corresponding bit is set. */
#ifndef SAND_HAL_MA_SI6_STICKY_STATE_STATUS_NO_TEST_MASK
#define SAND_HAL_MA_SI6_STICKY_STATE_STATUS_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_SI6_STICKY_STATE_STATUS_MASK 0xffffffff
#define SAND_HAL_MA_SI6_STICKY_STATE_STATUS_MSB  31
#define SAND_HAL_MA_SI6_STICKY_STATE_STATUS_LSB  0
#define SAND_HAL_MA_SI7_STICKY_STATE_STATUS_OFFSET 0x0628  /* A bit represents the states of each state machine. If a state is entered the corresponding bit is set. */
#ifndef SAND_HAL_MA_SI7_STICKY_STATE_STATUS_NO_TEST_MASK
#define SAND_HAL_MA_SI7_STICKY_STATE_STATUS_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_SI7_STICKY_STATE_STATUS_MASK 0xffffffff
#define SAND_HAL_MA_SI7_STICKY_STATE_STATUS_MSB  31
#define SAND_HAL_MA_SI7_STICKY_STATE_STATUS_LSB  0
#define SAND_HAL_MA_SI8_STICKY_STATE_STATUS_OFFSET 0x062c  /* A bit represents the states of each state machine. If a state is entered the corresponding bit is set. */
#ifndef SAND_HAL_MA_SI8_STICKY_STATE_STATUS_NO_TEST_MASK
#define SAND_HAL_MA_SI8_STICKY_STATE_STATUS_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_SI8_STICKY_STATE_STATUS_MASK 0xffffffff
#define SAND_HAL_MA_SI8_STICKY_STATE_STATUS_MSB  31
#define SAND_HAL_MA_SI8_STICKY_STATE_STATUS_LSB  0
#define SAND_HAL_MA_SI9_STICKY_STATE_STATUS_OFFSET 0x0630  /* A bit represents the states of each state machine. If a state is entered the corresponding bit is set. */
#ifndef SAND_HAL_MA_SI9_STICKY_STATE_STATUS_NO_TEST_MASK
#define SAND_HAL_MA_SI9_STICKY_STATE_STATUS_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_SI9_STICKY_STATE_STATUS_MASK 0xffffffff
#define SAND_HAL_MA_SI9_STICKY_STATE_STATUS_MSB  31
#define SAND_HAL_MA_SI9_STICKY_STATE_STATUS_LSB  0
#define SAND_HAL_MA_SI10_STICKY_STATE_STATUS_OFFSET 0x0634  /* A bit represents the states of each state machine. If a state is entered the corresponding bit is set. */
#ifndef SAND_HAL_MA_SI10_STICKY_STATE_STATUS_NO_TEST_MASK
#define SAND_HAL_MA_SI10_STICKY_STATE_STATUS_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_SI10_STICKY_STATE_STATUS_MASK 0xffffffff
#define SAND_HAL_MA_SI10_STICKY_STATE_STATUS_MSB 31
#define SAND_HAL_MA_SI10_STICKY_STATE_STATUS_LSB 0
#define SAND_HAL_MA_SI11_STICKY_STATE_STATUS_OFFSET 0x0638  /* A bit represents the states of each state machine. If a state is entered the corresponding bit is set. */
#ifndef SAND_HAL_MA_SI11_STICKY_STATE_STATUS_NO_TEST_MASK
#define SAND_HAL_MA_SI11_STICKY_STATE_STATUS_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_SI11_STICKY_STATE_STATUS_MASK 0xffffffff
#define SAND_HAL_MA_SI11_STICKY_STATE_STATUS_MSB 31
#define SAND_HAL_MA_SI11_STICKY_STATE_STATUS_LSB 0
#define SAND_HAL_MA_SI12_STICKY_STATE_STATUS_OFFSET 0x063c  /* A bit represents the states of each state machine. If a state is entered the corresponding bit is set. */
#ifndef SAND_HAL_MA_SI12_STICKY_STATE_STATUS_NO_TEST_MASK
#define SAND_HAL_MA_SI12_STICKY_STATE_STATUS_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_SI12_STICKY_STATE_STATUS_MASK 0xffffffff
#define SAND_HAL_MA_SI12_STICKY_STATE_STATUS_MSB 31
#define SAND_HAL_MA_SI12_STICKY_STATE_STATUS_LSB 0
#define SAND_HAL_MA_SI13_STICKY_STATE_STATUS_OFFSET 0x0640  /* A bit represents the states of each state machine. If a state is entered the corresponding bit is set. */
#ifndef SAND_HAL_MA_SI13_STICKY_STATE_STATUS_NO_TEST_MASK
#define SAND_HAL_MA_SI13_STICKY_STATE_STATUS_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_SI13_STICKY_STATE_STATUS_MASK 0xffffffff
#define SAND_HAL_MA_SI13_STICKY_STATE_STATUS_MSB 31
#define SAND_HAL_MA_SI13_STICKY_STATE_STATUS_LSB 0
#define SAND_HAL_MA_SI14_STICKY_STATE_STATUS_OFFSET 0x0644  /* A bit represents the states of each state machine. If a state is entered the corresponding bit is set. */
#ifndef SAND_HAL_MA_SI14_STICKY_STATE_STATUS_NO_TEST_MASK
#define SAND_HAL_MA_SI14_STICKY_STATE_STATUS_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_SI14_STICKY_STATE_STATUS_MASK 0xffffffff
#define SAND_HAL_MA_SI14_STICKY_STATE_STATUS_MSB 31
#define SAND_HAL_MA_SI14_STICKY_STATE_STATUS_LSB 0
#define SAND_HAL_MA_SI15_STICKY_STATE_STATUS_OFFSET 0x0648  /* A bit represents the states of each state machine. If a state is entered the corresponding bit is set. */
#ifndef SAND_HAL_MA_SI15_STICKY_STATE_STATUS_NO_TEST_MASK
#define SAND_HAL_MA_SI15_STICKY_STATE_STATUS_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_SI15_STICKY_STATE_STATUS_MASK 0xffffffff
#define SAND_HAL_MA_SI15_STICKY_STATE_STATUS_MSB 31
#define SAND_HAL_MA_SI15_STICKY_STATE_STATUS_LSB 0
#define SAND_HAL_MA_MI_SRAM_TEST_CTRL_OFFSET     0x064c  /* This register controls self testing of the external SRAM memory */
#ifndef SAND_HAL_MA_MI_SRAM_TEST_CTRL_NO_TEST_MASK
#define SAND_HAL_MA_MI_SRAM_TEST_CTRL_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_MI_SRAM_TEST_CTRL_MASK       0xffffffff
#define SAND_HAL_MA_MI_SRAM_TEST_CTRL_MSB        31
#define SAND_HAL_MA_MI_SRAM_TEST_CTRL_LSB        0
#define SAND_HAL_MA_MI_SRAM_TEST_RANGE_OFFSET    0x0650  /* Self test address range for the external SRAM memory */
#ifndef SAND_HAL_MA_MI_SRAM_TEST_RANGE_NO_TEST_MASK
#define SAND_HAL_MA_MI_SRAM_TEST_RANGE_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_MI_SRAM_TEST_RANGE_MASK      0xffffffff
#define SAND_HAL_MA_MI_SRAM_TEST_RANGE_MSB       31
#define SAND_HAL_MA_MI_SRAM_TEST_RANGE_LSB       0
#define SAND_HAL_MA_MI_SRAM_TEST_DATA_OFFSET     0x0654  /* Self test failed data */
#ifndef SAND_HAL_MA_MI_SRAM_TEST_DATA_NO_TEST_MASK
#define SAND_HAL_MA_MI_SRAM_TEST_DATA_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_MI_SRAM_TEST_DATA_MASK       0xffffffff
#define SAND_HAL_MA_MI_SRAM_TEST_DATA_MSB        31
#define SAND_HAL_MA_MI_SRAM_TEST_DATA_LSB        0
#define SAND_HAL_MA_MI_SRAM_TEST_A_L_OFFSET      0x0658  /* Memory Test Constant A[31:0] */
#ifndef SAND_HAL_MA_MI_SRAM_TEST_A_L_NO_TEST_MASK
#define SAND_HAL_MA_MI_SRAM_TEST_A_L_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_MI_SRAM_TEST_A_L_MASK        0xffffffff
#define SAND_HAL_MA_MI_SRAM_TEST_A_L_MSB         31
#define SAND_HAL_MA_MI_SRAM_TEST_A_L_LSB         0
#define SAND_HAL_MA_MI_SRAM_TEST_A_H_OFFSET      0x065c  /* Memory Test Constant A[63:32] */
#ifndef SAND_HAL_MA_MI_SRAM_TEST_A_H_NO_TEST_MASK
#define SAND_HAL_MA_MI_SRAM_TEST_A_H_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_MI_SRAM_TEST_A_H_MASK        0xffffffff
#define SAND_HAL_MA_MI_SRAM_TEST_A_H_MSB         31
#define SAND_HAL_MA_MI_SRAM_TEST_A_H_LSB         0
#define SAND_HAL_MA_MI_SRAM_TEST_A_HH_OFFSET     0x0660  /* Memory Test Constant A[71:64] */
#ifndef SAND_HAL_MA_MI_SRAM_TEST_A_HH_NO_TEST_MASK
#define SAND_HAL_MA_MI_SRAM_TEST_A_HH_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_MI_SRAM_TEST_A_HH_MASK       0xffffffff
#define SAND_HAL_MA_MI_SRAM_TEST_A_HH_MSB        31
#define SAND_HAL_MA_MI_SRAM_TEST_A_HH_LSB        0
#define SAND_HAL_MA_XB_TSTCNT_ACC_CTRL_OFFSET    0x0664  /* Contains control bits for accessing test header counters in XB */
#ifndef SAND_HAL_MA_XB_TSTCNT_ACC_CTRL_NO_TEST_MASK
#define SAND_HAL_MA_XB_TSTCNT_ACC_CTRL_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_XB_TSTCNT_ACC_CTRL_MASK      0xffffffff
#define SAND_HAL_MA_XB_TSTCNT_ACC_CTRL_MSB       31
#define SAND_HAL_MA_XB_TSTCNT_ACC_CTRL_LSB       0
#define SAND_HAL_MA_XB_TSTCNT_ACC_DATA_OFFSET    0x0668  /* Contains data bits from test header counters in XB */
#ifndef SAND_HAL_MA_XB_TSTCNT_ACC_DATA_NO_TEST_MASK
#define SAND_HAL_MA_XB_TSTCNT_ACC_DATA_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_XB_TSTCNT_ACC_DATA_MASK      0xffffffff
#define SAND_HAL_MA_XB_TSTCNT_ACC_DATA_MSB       31
#define SAND_HAL_MA_XB_TSTCNT_ACC_DATA_LSB       0
#define SAND_HAL_MA_MA_DEBUG_MUX_OFFSET          0x066c  /* If this register controls the DEBUG MUX output signals.(reset through reset_n pin only) */
#ifndef SAND_HAL_MA_MA_DEBUG_MUX_NO_TEST_MASK
#define SAND_HAL_MA_MA_DEBUG_MUX_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_MA_DEBUG_MUX_MASK            0xffffffff
#define SAND_HAL_MA_MA_DEBUG_MUX_MSB             31
#define SAND_HAL_MA_MA_DEBUG_MUX_LSB             0
#define SAND_HAL_MA_MA_PI_DEBUG_MUX_OFFSET       0x0670  /* The test vector data. (reset through reset_n pin only) */
#ifndef SAND_HAL_MA_MA_PI_DEBUG_MUX_NO_TEST_MASK
#define SAND_HAL_MA_MA_PI_DEBUG_MUX_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_MA_PI_DEBUG_MUX_MASK         0xffffffff
#define SAND_HAL_MA_MA_PI_DEBUG_MUX_MSB          31
#define SAND_HAL_MA_MA_PI_DEBUG_MUX_LSB          0
#define SAND_HAL_MA_MA_PI_DEBUG_MUX_SEL_OFFSET   0x0674  /* Controls the selection of DEBUG_MUX vectors (reset through reset_n pin only) */
#ifndef SAND_HAL_MA_MA_PI_DEBUG_MUX_SEL_NO_TEST_MASK
#define SAND_HAL_MA_MA_PI_DEBUG_MUX_SEL_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_MA_PI_DEBUG_MUX_SEL_MASK     0xffffffff
#define SAND_HAL_MA_MA_PI_DEBUG_MUX_SEL_MSB      31
#define SAND_HAL_MA_MA_PI_DEBUG_MUX_SEL_LSB      0
#define SAND_HAL_MA_DA_DEBUG_MUX_OFFSET          0x0678  /* The test vector data. */
#ifndef SAND_HAL_MA_DA_DEBUG_MUX_NO_TEST_MASK
#define SAND_HAL_MA_DA_DEBUG_MUX_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_DA_DEBUG_MUX_MASK            0xffffffff
#define SAND_HAL_MA_DA_DEBUG_MUX_MSB             31
#define SAND_HAL_MA_DA_DEBUG_MUX_LSB             0
#define SAND_HAL_MA_DA_DEBUG_MUX_SEL_OFFSET      0x067c  /* Controls the selection of DEBUG_MUX vectors */
#ifndef SAND_HAL_MA_DA_DEBUG_MUX_SEL_NO_TEST_MASK
#define SAND_HAL_MA_DA_DEBUG_MUX_SEL_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_DA_DEBUG_MUX_SEL_MASK        0xffffffff
#define SAND_HAL_MA_DA_DEBUG_MUX_SEL_MSB         31
#define SAND_HAL_MA_DA_DEBUG_MUX_SEL_LSB         0
#define SAND_HAL_MA_WB_DEBUG_MUX_OFFSET          0x0680  /* Selects the test vector data. */
#ifndef SAND_HAL_MA_WB_DEBUG_MUX_NO_TEST_MASK
#define SAND_HAL_MA_WB_DEBUG_MUX_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_WB_DEBUG_MUX_MASK            0xffffffff
#define SAND_HAL_MA_WB_DEBUG_MUX_MSB             31
#define SAND_HAL_MA_WB_DEBUG_MUX_LSB             0
#define SAND_HAL_MA_WB_DEBUG_MUX_SEL_OFFSET      0x0684  /* Controls the selection of DEBUG_MUX vectors */
#ifndef SAND_HAL_MA_WB_DEBUG_MUX_SEL_NO_TEST_MASK
#define SAND_HAL_MA_WB_DEBUG_MUX_SEL_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_WB_DEBUG_MUX_SEL_MASK        0xffffffff
#define SAND_HAL_MA_WB_DEBUG_MUX_SEL_MSB         31
#define SAND_HAL_MA_WB_DEBUG_MUX_SEL_LSB         0
#define SAND_HAL_MA_WB_DEBUG_1_OFFSET            0x0688  /* This register is used for debug. */
#ifndef SAND_HAL_MA_WB_DEBUG_1_NO_TEST_MASK
#define SAND_HAL_MA_WB_DEBUG_1_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_WB_DEBUG_1_MASK              0xffffffff
#define SAND_HAL_MA_WB_DEBUG_1_MSB               31
#define SAND_HAL_MA_WB_DEBUG_1_LSB               0
#define SAND_HAL_MA_MI_DEBUG_MUX_OFFSET          0x068c  /* Selects the test vector data. */
#ifndef SAND_HAL_MA_MI_DEBUG_MUX_NO_TEST_MASK
#define SAND_HAL_MA_MI_DEBUG_MUX_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_MI_DEBUG_MUX_MASK            0xffffffff
#define SAND_HAL_MA_MI_DEBUG_MUX_MSB             31
#define SAND_HAL_MA_MI_DEBUG_MUX_LSB             0
#define SAND_HAL_MA_MI_DEBUG_MUX_SEL_OFFSET      0x0690  /* Controls the selection of DEBUG_MUX vectors */
#ifndef SAND_HAL_MA_MI_DEBUG_MUX_SEL_NO_TEST_MASK
#define SAND_HAL_MA_MI_DEBUG_MUX_SEL_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_MI_DEBUG_MUX_SEL_MASK        0xffffffff
#define SAND_HAL_MA_MI_DEBUG_MUX_SEL_MSB         31
#define SAND_HAL_MA_MI_DEBUG_MUX_SEL_LSB         0
#define SAND_HAL_MA_RD_VOQ_DEBUG_OFFSET          0x0698  /* This register read RD VOQ addresses */
#ifndef SAND_HAL_MA_RD_VOQ_DEBUG_NO_TEST_MASK
#define SAND_HAL_MA_RD_VOQ_DEBUG_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_RD_VOQ_DEBUG_MASK            0xffffffff
#define SAND_HAL_MA_RD_VOQ_DEBUG_MSB             31
#define SAND_HAL_MA_RD_VOQ_DEBUG_LSB             0
#define SAND_HAL_MA_RD_DEBUG_MUX_OFFSET          0x069c  /* Selects the test vector data. */
#ifndef SAND_HAL_MA_RD_DEBUG_MUX_NO_TEST_MASK
#define SAND_HAL_MA_RD_DEBUG_MUX_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_RD_DEBUG_MUX_MASK            0xffffffff
#define SAND_HAL_MA_RD_DEBUG_MUX_MSB             31
#define SAND_HAL_MA_RD_DEBUG_MUX_LSB             0
#define SAND_HAL_MA_RD_DEBUG_MUX_SEL_OFFSET      0x06a0  /* Controls the selection of DEBUG_MUX vectors */
#ifndef SAND_HAL_MA_RD_DEBUG_MUX_SEL_NO_TEST_MASK
#define SAND_HAL_MA_RD_DEBUG_MUX_SEL_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_RD_DEBUG_MUX_SEL_MASK        0xffffffff
#define SAND_HAL_MA_RD_DEBUG_MUX_SEL_MSB         31
#define SAND_HAL_MA_RD_DEBUG_MUX_SEL_LSB         0
#define SAND_HAL_MA_BW_CONTROL_OFFSET            0x06b0  /* BW block control */
#ifndef SAND_HAL_MA_BW_CONTROL_NO_TEST_MASK
#define SAND_HAL_MA_BW_CONTROL_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_BW_CONTROL_MASK              0xffffffff
#define SAND_HAL_MA_BW_CONTROL_MSB               31
#define SAND_HAL_MA_BW_CONTROL_LSB               0
#define SAND_HAL_MA_BW_CONSTANT_0_OFFSET         0x06b4  /* BW Constants for Multiply and Divide */
#ifndef SAND_HAL_MA_BW_CONSTANT_0_NO_TEST_MASK
#define SAND_HAL_MA_BW_CONSTANT_0_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_BW_CONSTANT_0_MASK           0x0fffffff
#define SAND_HAL_MA_BW_CONSTANT_0_MSB            27
#define SAND_HAL_MA_BW_CONSTANT_0_LSB            0
#define SAND_HAL_MA_BW_CONSTANT_1_OFFSET         0x06b8  /* BW Constants for Multiply and Divide */
#ifndef SAND_HAL_MA_BW_CONSTANT_1_NO_TEST_MASK
#define SAND_HAL_MA_BW_CONSTANT_1_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_BW_CONSTANT_1_MASK           0xffffffff
#define SAND_HAL_MA_BW_CONSTANT_1_MSB            31
#define SAND_HAL_MA_BW_CONSTANT_1_LSB            0
#define SAND_HAL_MA_BW_DEBUG_MUX_OFFSET          0x06c0  /* Selects the test vector data. */
#ifndef SAND_HAL_MA_BW_DEBUG_MUX_NO_TEST_MASK
#define SAND_HAL_MA_BW_DEBUG_MUX_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_BW_DEBUG_MUX_MASK            0xffffffff
#define SAND_HAL_MA_BW_DEBUG_MUX_MSB             31
#define SAND_HAL_MA_BW_DEBUG_MUX_LSB             0
#define SAND_HAL_MA_BW_DEBUG_MUX_SEL_OFFSET      0x06c4  /* Controls the selection of DEBUG_MUX vectors */
#ifndef SAND_HAL_MA_BW_DEBUG_MUX_SEL_NO_TEST_MASK
#define SAND_HAL_MA_BW_DEBUG_MUX_SEL_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_BW_DEBUG_MUX_SEL_MASK        0xffffffff
#define SAND_HAL_MA_BW_DEBUG_MUX_SEL_MSB         31
#define SAND_HAL_MA_BW_DEBUG_MUX_SEL_LSB         0
#define SAND_HAL_MA_QI0_DEBUG_MUX_OFFSET         0x06e4  /* Selects the test vector data. */
#ifndef SAND_HAL_MA_QI0_DEBUG_MUX_NO_TEST_MASK
#define SAND_HAL_MA_QI0_DEBUG_MUX_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_QI0_DEBUG_MUX_MASK           0xffffffff
#define SAND_HAL_MA_QI0_DEBUG_MUX_MSB            31
#define SAND_HAL_MA_QI0_DEBUG_MUX_LSB            0
#define SAND_HAL_MA_QI1_DEBUG_MUX_OFFSET         0x06e8  /* Selects the test vector data. */
#ifndef SAND_HAL_MA_QI1_DEBUG_MUX_NO_TEST_MASK
#define SAND_HAL_MA_QI1_DEBUG_MUX_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_QI1_DEBUG_MUX_MASK           0xffffffff
#define SAND_HAL_MA_QI1_DEBUG_MUX_MSB            31
#define SAND_HAL_MA_QI1_DEBUG_MUX_LSB            0
#define SAND_HAL_MA_QI2_DEBUG_MUX_OFFSET         0x06ec  /* Selects the test vector data. */
#ifndef SAND_HAL_MA_QI2_DEBUG_MUX_NO_TEST_MASK
#define SAND_HAL_MA_QI2_DEBUG_MUX_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_QI2_DEBUG_MUX_MASK           0xffffffff
#define SAND_HAL_MA_QI2_DEBUG_MUX_MSB            31
#define SAND_HAL_MA_QI2_DEBUG_MUX_LSB            0
#define SAND_HAL_MA_QI3_DEBUG_MUX_OFFSET         0x06f0  /* Selects the test vector data. */
#ifndef SAND_HAL_MA_QI3_DEBUG_MUX_NO_TEST_MASK
#define SAND_HAL_MA_QI3_DEBUG_MUX_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_QI3_DEBUG_MUX_MASK           0xffffffff
#define SAND_HAL_MA_QI3_DEBUG_MUX_MSB            31
#define SAND_HAL_MA_QI3_DEBUG_MUX_LSB            0
#define SAND_HAL_MA_QI4_DEBUG_MUX_OFFSET         0x06f4  /* Selects the test vector data. */
#ifndef SAND_HAL_MA_QI4_DEBUG_MUX_NO_TEST_MASK
#define SAND_HAL_MA_QI4_DEBUG_MUX_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_QI4_DEBUG_MUX_MASK           0xffffffff
#define SAND_HAL_MA_QI4_DEBUG_MUX_MSB            31
#define SAND_HAL_MA_QI4_DEBUG_MUX_LSB            0
#define SAND_HAL_MA_QI5_DEBUG_MUX_OFFSET         0x06f8  /* Selects the test vector data. */
#ifndef SAND_HAL_MA_QI5_DEBUG_MUX_NO_TEST_MASK
#define SAND_HAL_MA_QI5_DEBUG_MUX_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_QI5_DEBUG_MUX_MASK           0xffffffff
#define SAND_HAL_MA_QI5_DEBUG_MUX_MSB            31
#define SAND_HAL_MA_QI5_DEBUG_MUX_LSB            0
#define SAND_HAL_MA_QI6_DEBUG_MUX_OFFSET         0x06fc  /* Selects the test vector data. */
#ifndef SAND_HAL_MA_QI6_DEBUG_MUX_NO_TEST_MASK
#define SAND_HAL_MA_QI6_DEBUG_MUX_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_QI6_DEBUG_MUX_MASK           0xffffffff
#define SAND_HAL_MA_QI6_DEBUG_MUX_MSB            31
#define SAND_HAL_MA_QI6_DEBUG_MUX_LSB            0
#define SAND_HAL_MA_QI7_DEBUG_MUX_OFFSET         0x0700  /* Selects the test vector data. */
#ifndef SAND_HAL_MA_QI7_DEBUG_MUX_NO_TEST_MASK
#define SAND_HAL_MA_QI7_DEBUG_MUX_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_QI7_DEBUG_MUX_MASK           0xffffffff
#define SAND_HAL_MA_QI7_DEBUG_MUX_MSB            31
#define SAND_HAL_MA_QI7_DEBUG_MUX_LSB            0
#define SAND_HAL_MA_QI8_DEBUG_MUX_OFFSET         0x0704  /* Selects the test vector data. */
#ifndef SAND_HAL_MA_QI8_DEBUG_MUX_NO_TEST_MASK
#define SAND_HAL_MA_QI8_DEBUG_MUX_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_QI8_DEBUG_MUX_MASK           0xffffffff
#define SAND_HAL_MA_QI8_DEBUG_MUX_MSB            31
#define SAND_HAL_MA_QI8_DEBUG_MUX_LSB            0
#define SAND_HAL_MA_QI9_DEBUG_MUX_OFFSET         0x0708  /* Selects the test vector data. */
#ifndef SAND_HAL_MA_QI9_DEBUG_MUX_NO_TEST_MASK
#define SAND_HAL_MA_QI9_DEBUG_MUX_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_QI9_DEBUG_MUX_MASK           0xffffffff
#define SAND_HAL_MA_QI9_DEBUG_MUX_MSB            31
#define SAND_HAL_MA_QI9_DEBUG_MUX_LSB            0
#define SAND_HAL_MA_QI10_DEBUG_MUX_OFFSET        0x070c  /* Selects the test vector data. */
#ifndef SAND_HAL_MA_QI10_DEBUG_MUX_NO_TEST_MASK
#define SAND_HAL_MA_QI10_DEBUG_MUX_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_QI10_DEBUG_MUX_MASK          0xffffffff
#define SAND_HAL_MA_QI10_DEBUG_MUX_MSB           31
#define SAND_HAL_MA_QI10_DEBUG_MUX_LSB           0
#define SAND_HAL_MA_QI11_DEBUG_MUX_OFFSET        0x0710  /* Selects the test vector data. */
#ifndef SAND_HAL_MA_QI11_DEBUG_MUX_NO_TEST_MASK
#define SAND_HAL_MA_QI11_DEBUG_MUX_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_QI11_DEBUG_MUX_MASK          0xffffffff
#define SAND_HAL_MA_QI11_DEBUG_MUX_MSB           31
#define SAND_HAL_MA_QI11_DEBUG_MUX_LSB           0
#define SAND_HAL_MA_QI12_DEBUG_MUX_OFFSET        0x0714  /* Selects the test vector data. */
#ifndef SAND_HAL_MA_QI12_DEBUG_MUX_NO_TEST_MASK
#define SAND_HAL_MA_QI12_DEBUG_MUX_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_QI12_DEBUG_MUX_MASK          0xffffffff
#define SAND_HAL_MA_QI12_DEBUG_MUX_MSB           31
#define SAND_HAL_MA_QI12_DEBUG_MUX_LSB           0
#define SAND_HAL_MA_QI13_DEBUG_MUX_OFFSET        0x0718  /* Selects the test vector data. */
#ifndef SAND_HAL_MA_QI13_DEBUG_MUX_NO_TEST_MASK
#define SAND_HAL_MA_QI13_DEBUG_MUX_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_QI13_DEBUG_MUX_MASK          0xffffffff
#define SAND_HAL_MA_QI13_DEBUG_MUX_MSB           31
#define SAND_HAL_MA_QI13_DEBUG_MUX_LSB           0
#define SAND_HAL_MA_QI14_DEBUG_MUX_OFFSET        0x071c  /* Selects the test vector data. */
#ifndef SAND_HAL_MA_QI14_DEBUG_MUX_NO_TEST_MASK
#define SAND_HAL_MA_QI14_DEBUG_MUX_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_QI14_DEBUG_MUX_MASK          0xffffffff
#define SAND_HAL_MA_QI14_DEBUG_MUX_MSB           31
#define SAND_HAL_MA_QI14_DEBUG_MUX_LSB           0
#define SAND_HAL_MA_QI15_DEBUG_MUX_OFFSET        0x0720  /* Selects the test vector data. */
#ifndef SAND_HAL_MA_QI15_DEBUG_MUX_NO_TEST_MASK
#define SAND_HAL_MA_QI15_DEBUG_MUX_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_QI15_DEBUG_MUX_MASK          0xffffffff
#define SAND_HAL_MA_QI15_DEBUG_MUX_MSB           31
#define SAND_HAL_MA_QI15_DEBUG_MUX_LSB           0
#define SAND_HAL_MA_QI_DEBUG_MUX_SEL_OFFSET      0x0724  /* Controls the selection of DEBUG_MUX vectors */
#ifndef SAND_HAL_MA_QI_DEBUG_MUX_SEL_NO_TEST_MASK
#define SAND_HAL_MA_QI_DEBUG_MUX_SEL_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_QI_DEBUG_MUX_SEL_MASK        0xffffffff
#define SAND_HAL_MA_QI_DEBUG_MUX_SEL_MSB         31
#define SAND_HAL_MA_QI_DEBUG_MUX_SEL_LSB         0
#define SAND_HAL_MA_QI_CMD_DEBUG0_OFFSET         0x0728  /* Controls the encoding for packed msg command bytes */
#ifndef SAND_HAL_MA_QI_CMD_DEBUG0_NO_TEST_MASK
#define SAND_HAL_MA_QI_CMD_DEBUG0_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_QI_CMD_DEBUG0_MASK           0xffffffff
#define SAND_HAL_MA_QI_CMD_DEBUG0_MSB            31
#define SAND_HAL_MA_QI_CMD_DEBUG0_LSB            0
#define SAND_HAL_MA_QI_CMD_DEBUG1_OFFSET         0x072c  /* Controls the encoding for packed msg command bytes */
#ifndef SAND_HAL_MA_QI_CMD_DEBUG1_NO_TEST_MASK
#define SAND_HAL_MA_QI_CMD_DEBUG1_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_QI_CMD_DEBUG1_MASK           0xffffffff
#define SAND_HAL_MA_QI_CMD_DEBUG1_MSB            31
#define SAND_HAL_MA_QI_CMD_DEBUG1_LSB            0
#define SAND_HAL_MA_AM_DEBUG_MUX_OFFSET          0x0744  /* Selects the test vector data. */
#ifndef SAND_HAL_MA_AM_DEBUG_MUX_NO_TEST_MASK
#define SAND_HAL_MA_AM_DEBUG_MUX_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_AM_DEBUG_MUX_MASK            0xffffffff
#define SAND_HAL_MA_AM_DEBUG_MUX_MSB             31
#define SAND_HAL_MA_AM_DEBUG_MUX_LSB             0
#define SAND_HAL_MA_AM_DEBUG_MUX_SEL_OFFSET      0x0748  /* Controls the selection of DEBUG_MUX vectors */
#ifndef SAND_HAL_MA_AM_DEBUG_MUX_SEL_NO_TEST_MASK
#define SAND_HAL_MA_AM_DEBUG_MUX_SEL_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_AM_DEBUG_MUX_SEL_MASK        0xffffffff
#define SAND_HAL_MA_AM_DEBUG_MUX_SEL_MSB         31
#define SAND_HAL_MA_AM_DEBUG_MUX_SEL_LSB         0
#define SAND_HAL_MA_AM_PRIMATRIX_ACC_CTRL_OFFSET 0x074c  /* Contains control bits for accessing priorities in the priority matrices (UC and MC) */
#ifndef SAND_HAL_MA_AM_PRIMATRIX_ACC_CTRL_NO_TEST_MASK
#define SAND_HAL_MA_AM_PRIMATRIX_ACC_CTRL_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_AM_PRIMATRIX_ACC_CTRL_MASK   0xffffffff
#define SAND_HAL_MA_AM_PRIMATRIX_ACC_CTRL_MSB    31
#define SAND_HAL_MA_AM_PRIMATRIX_ACC_CTRL_LSB    0
#define SAND_HAL_MA_AM_PRIMATRIX_ACC_DATA_OFFSET 0x0750  /* Contains priority data bits associated with the unicast priority matrix. The priorities being accessed are selected in the AM_PRIMATRIX_CTL register. */
#ifndef SAND_HAL_MA_AM_PRIMATRIX_ACC_DATA_NO_TEST_MASK
#define SAND_HAL_MA_AM_PRIMATRIX_ACC_DATA_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_AM_PRIMATRIX_ACC_DATA_MASK   0xffffffff
#define SAND_HAL_MA_AM_PRIMATRIX_ACC_DATA_MSB    31
#define SAND_HAL_MA_AM_PRIMATRIX_ACC_DATA_LSB    0
#define SAND_HAL_MA_AM_FULLMATRIX_ACC_CTRL_OFFSET 0x0754  /* Contains control bits for accessing bits in the egress port full matrix */
#ifndef SAND_HAL_MA_AM_FULLMATRIX_ACC_CTRL_NO_TEST_MASK
#define SAND_HAL_MA_AM_FULLMATRIX_ACC_CTRL_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_AM_FULLMATRIX_ACC_CTRL_MASK  0xffffffff
#define SAND_HAL_MA_AM_FULLMATRIX_ACC_CTRL_MSB   31
#define SAND_HAL_MA_AM_FULLMATRIX_ACC_CTRL_LSB   0
#define SAND_HAL_MA_AM_FULLMATRIX_ACC_DATA_OFFSET 0x0758  /* Contains full bits associated with the egress port full matrix. */
#ifndef SAND_HAL_MA_AM_FULLMATRIX_ACC_DATA_NO_TEST_MASK
#define SAND_HAL_MA_AM_FULLMATRIX_ACC_DATA_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_AM_FULLMATRIX_ACC_DATA_MASK  0xffffffff
#define SAND_HAL_MA_AM_FULLMATRIX_ACC_DATA_MSB   31
#define SAND_HAL_MA_AM_FULLMATRIX_ACC_DATA_LSB   0
#define SAND_HAL_MA_XB_DEBUG_MUX_OFFSET          0x0768  /* Selects the test vector data. */
#ifndef SAND_HAL_MA_XB_DEBUG_MUX_NO_TEST_MASK
#define SAND_HAL_MA_XB_DEBUG_MUX_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_XB_DEBUG_MUX_MASK            0xffffffff
#define SAND_HAL_MA_XB_DEBUG_MUX_MSB             31
#define SAND_HAL_MA_XB_DEBUG_MUX_LSB             0
#define SAND_HAL_MA_XB_DEBUG_MUX_SEL_OFFSET      0x076c  /* Controls the selection of DEBUG_MUX vectors */
#ifndef SAND_HAL_MA_XB_DEBUG_MUX_SEL_NO_TEST_MASK
#define SAND_HAL_MA_XB_DEBUG_MUX_SEL_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_XB_DEBUG_MUX_SEL_MASK        0xffffffff
#define SAND_HAL_MA_XB_DEBUG_MUX_SEL_MSB         31
#define SAND_HAL_MA_XB_DEBUG_MUX_SEL_LSB         0
#define SAND_HAL_MA_SI0_DEBUG_01_OFFSET          0x078c  /* GigaBlaze Debug Control: This register is only written to in debug mode. */
#ifndef SAND_HAL_MA_SI0_DEBUG_01_NO_TEST_MASK
#define SAND_HAL_MA_SI0_DEBUG_01_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_SI0_DEBUG_01_MASK            0xffffffff
#define SAND_HAL_MA_SI0_DEBUG_01_MSB             31
#define SAND_HAL_MA_SI0_DEBUG_01_LSB             0
#define SAND_HAL_MA_SI1_DEBUG_01_OFFSET          0x0790  /* GigaBlaze Debug Control: This register is only written to in debug mode. */
#ifndef SAND_HAL_MA_SI1_DEBUG_01_NO_TEST_MASK
#define SAND_HAL_MA_SI1_DEBUG_01_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_SI1_DEBUG_01_MASK            0xffffffff
#define SAND_HAL_MA_SI1_DEBUG_01_MSB             31
#define SAND_HAL_MA_SI1_DEBUG_01_LSB             0
#define SAND_HAL_MA_SI2_DEBUG_01_OFFSET          0x0794  /* GigaBlaze Debug Control: This register is only written to in debug mode. */
#ifndef SAND_HAL_MA_SI2_DEBUG_01_NO_TEST_MASK
#define SAND_HAL_MA_SI2_DEBUG_01_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_SI2_DEBUG_01_MASK            0xffffffff
#define SAND_HAL_MA_SI2_DEBUG_01_MSB             31
#define SAND_HAL_MA_SI2_DEBUG_01_LSB             0
#define SAND_HAL_MA_SI3_DEBUG_01_OFFSET          0x0798  /* GigaBlaze Debug Control: This register is only written to in debug mode. */
#ifndef SAND_HAL_MA_SI3_DEBUG_01_NO_TEST_MASK
#define SAND_HAL_MA_SI3_DEBUG_01_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_SI3_DEBUG_01_MASK            0xffffffff
#define SAND_HAL_MA_SI3_DEBUG_01_MSB             31
#define SAND_HAL_MA_SI3_DEBUG_01_LSB             0
#define SAND_HAL_MA_SI4_DEBUG_01_OFFSET          0x079c  /* GigaBlaze Debug Control: This register is only written to in debug mode. */
#ifndef SAND_HAL_MA_SI4_DEBUG_01_NO_TEST_MASK
#define SAND_HAL_MA_SI4_DEBUG_01_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_SI4_DEBUG_01_MASK            0xffffffff
#define SAND_HAL_MA_SI4_DEBUG_01_MSB             31
#define SAND_HAL_MA_SI4_DEBUG_01_LSB             0
#define SAND_HAL_MA_SI5_DEBUG_01_OFFSET          0x07a0  /* GigaBlaze Debug Control: This register is only written to in debug mode. */
#ifndef SAND_HAL_MA_SI5_DEBUG_01_NO_TEST_MASK
#define SAND_HAL_MA_SI5_DEBUG_01_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_SI5_DEBUG_01_MASK            0xffffffff
#define SAND_HAL_MA_SI5_DEBUG_01_MSB             31
#define SAND_HAL_MA_SI5_DEBUG_01_LSB             0
#define SAND_HAL_MA_SI6_DEBUG_01_OFFSET          0x07a4  /* GigaBlaze Debug Control: This register is only written to in debug mode. */
#ifndef SAND_HAL_MA_SI6_DEBUG_01_NO_TEST_MASK
#define SAND_HAL_MA_SI6_DEBUG_01_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_SI6_DEBUG_01_MASK            0xffffffff
#define SAND_HAL_MA_SI6_DEBUG_01_MSB             31
#define SAND_HAL_MA_SI6_DEBUG_01_LSB             0
#define SAND_HAL_MA_SI7_DEBUG_01_OFFSET          0x07a8  /* GigaBlaze Debug Control: This register is only written to in debug mode. */
#ifndef SAND_HAL_MA_SI7_DEBUG_01_NO_TEST_MASK
#define SAND_HAL_MA_SI7_DEBUG_01_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_SI7_DEBUG_01_MASK            0xffffffff
#define SAND_HAL_MA_SI7_DEBUG_01_MSB             31
#define SAND_HAL_MA_SI7_DEBUG_01_LSB             0
#define SAND_HAL_MA_SI8_DEBUG_01_OFFSET          0x07ac  /* GigaBlaze Debug Control: This register is only written to in debug mode. */
#ifndef SAND_HAL_MA_SI8_DEBUG_01_NO_TEST_MASK
#define SAND_HAL_MA_SI8_DEBUG_01_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_SI8_DEBUG_01_MASK            0xffffffff
#define SAND_HAL_MA_SI8_DEBUG_01_MSB             31
#define SAND_HAL_MA_SI8_DEBUG_01_LSB             0
#define SAND_HAL_MA_SI9_DEBUG_01_OFFSET          0x07b0  /* GigaBlaze Debug Control: This register is only written to in debug mode. */
#ifndef SAND_HAL_MA_SI9_DEBUG_01_NO_TEST_MASK
#define SAND_HAL_MA_SI9_DEBUG_01_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_SI9_DEBUG_01_MASK            0xffffffff
#define SAND_HAL_MA_SI9_DEBUG_01_MSB             31
#define SAND_HAL_MA_SI9_DEBUG_01_LSB             0
#define SAND_HAL_MA_SI10_DEBUG_01_OFFSET         0x07b4  /* GigaBlaze Debug Control: This register is only written to in debug mode. */
#ifndef SAND_HAL_MA_SI10_DEBUG_01_NO_TEST_MASK
#define SAND_HAL_MA_SI10_DEBUG_01_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_SI10_DEBUG_01_MASK           0xffffffff
#define SAND_HAL_MA_SI10_DEBUG_01_MSB            31
#define SAND_HAL_MA_SI10_DEBUG_01_LSB            0
#define SAND_HAL_MA_SI11_DEBUG_01_OFFSET         0x07b8  /* GigaBlaze Debug Control: This register is only written to in debug mode. */
#ifndef SAND_HAL_MA_SI11_DEBUG_01_NO_TEST_MASK
#define SAND_HAL_MA_SI11_DEBUG_01_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_SI11_DEBUG_01_MASK           0xffffffff
#define SAND_HAL_MA_SI11_DEBUG_01_MSB            31
#define SAND_HAL_MA_SI11_DEBUG_01_LSB            0
#define SAND_HAL_MA_SI12_DEBUG_01_OFFSET         0x07bc  /* GigaBlaze Debug Control: This register is only written to in debug mode. */
#ifndef SAND_HAL_MA_SI12_DEBUG_01_NO_TEST_MASK
#define SAND_HAL_MA_SI12_DEBUG_01_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_SI12_DEBUG_01_MASK           0xffffffff
#define SAND_HAL_MA_SI12_DEBUG_01_MSB            31
#define SAND_HAL_MA_SI12_DEBUG_01_LSB            0
#define SAND_HAL_MA_SI13_DEBUG_01_OFFSET         0x07c0  /* GigaBlaze Debug Control: This register is only written to in debug mode. */
#ifndef SAND_HAL_MA_SI13_DEBUG_01_NO_TEST_MASK
#define SAND_HAL_MA_SI13_DEBUG_01_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_SI13_DEBUG_01_MASK           0xffffffff
#define SAND_HAL_MA_SI13_DEBUG_01_MSB            31
#define SAND_HAL_MA_SI13_DEBUG_01_LSB            0
#define SAND_HAL_MA_SI14_DEBUG_01_OFFSET         0x07c4  /* GigaBlaze Debug Control: This register is only written to in debug mode. */
#ifndef SAND_HAL_MA_SI14_DEBUG_01_NO_TEST_MASK
#define SAND_HAL_MA_SI14_DEBUG_01_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_SI14_DEBUG_01_MASK           0xffffffff
#define SAND_HAL_MA_SI14_DEBUG_01_MSB            31
#define SAND_HAL_MA_SI14_DEBUG_01_LSB            0
#define SAND_HAL_MA_SI15_DEBUG_01_OFFSET         0x07c8  /* GigaBlaze Debug Control: This register is only written to in debug mode. */
#ifndef SAND_HAL_MA_SI15_DEBUG_01_NO_TEST_MASK
#define SAND_HAL_MA_SI15_DEBUG_01_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_SI15_DEBUG_01_MASK           0xffffffff
#define SAND_HAL_MA_SI15_DEBUG_01_MSB            31
#define SAND_HAL_MA_SI15_DEBUG_01_LSB            0
#define SAND_HAL_MA_SI0_DEBUG_02_OFFSET          0x07d0  /* GigaBlaze Debug Control: This register is only written to in debug mode. */
#ifndef SAND_HAL_MA_SI0_DEBUG_02_NO_TEST_MASK
#define SAND_HAL_MA_SI0_DEBUG_02_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_SI0_DEBUG_02_MASK            0xffffffff
#define SAND_HAL_MA_SI0_DEBUG_02_MSB             31
#define SAND_HAL_MA_SI0_DEBUG_02_LSB             0
#define SAND_HAL_MA_SI1_DEBUG_02_OFFSET          0x07d4  /* GigaBlaze Debug Control: This register is only written to in debug mode. */
#ifndef SAND_HAL_MA_SI1_DEBUG_02_NO_TEST_MASK
#define SAND_HAL_MA_SI1_DEBUG_02_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_SI1_DEBUG_02_MASK            0xffffffff
#define SAND_HAL_MA_SI1_DEBUG_02_MSB             31
#define SAND_HAL_MA_SI1_DEBUG_02_LSB             0
#define SAND_HAL_MA_SI2_DEBUG_02_OFFSET          0x07d8  /* GigaBlaze Debug Control: This register is only written to in debug mode. */
#ifndef SAND_HAL_MA_SI2_DEBUG_02_NO_TEST_MASK
#define SAND_HAL_MA_SI2_DEBUG_02_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_SI2_DEBUG_02_MASK            0xffffffff
#define SAND_HAL_MA_SI2_DEBUG_02_MSB             31
#define SAND_HAL_MA_SI2_DEBUG_02_LSB             0
#define SAND_HAL_MA_SI3_DEBUG_02_OFFSET          0x07dc  /* GigaBlaze Debug Control: This register is only written to in debug mode. */
#ifndef SAND_HAL_MA_SI3_DEBUG_02_NO_TEST_MASK
#define SAND_HAL_MA_SI3_DEBUG_02_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_SI3_DEBUG_02_MASK            0xffffffff
#define SAND_HAL_MA_SI3_DEBUG_02_MSB             31
#define SAND_HAL_MA_SI3_DEBUG_02_LSB             0
#define SAND_HAL_MA_SI4_DEBUG_02_OFFSET          0x07e0  /* GigaBlaze Debug Control: This register is only written to in debug mode. */
#ifndef SAND_HAL_MA_SI4_DEBUG_02_NO_TEST_MASK
#define SAND_HAL_MA_SI4_DEBUG_02_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_SI4_DEBUG_02_MASK            0xffffffff
#define SAND_HAL_MA_SI4_DEBUG_02_MSB             31
#define SAND_HAL_MA_SI4_DEBUG_02_LSB             0
#define SAND_HAL_MA_SI5_DEBUG_02_OFFSET          0x07e4  /* GigaBlaze Debug Control: This register is only written to in debug mode. */
#ifndef SAND_HAL_MA_SI5_DEBUG_02_NO_TEST_MASK
#define SAND_HAL_MA_SI5_DEBUG_02_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_SI5_DEBUG_02_MASK            0xffffffff
#define SAND_HAL_MA_SI5_DEBUG_02_MSB             31
#define SAND_HAL_MA_SI5_DEBUG_02_LSB             0
#define SAND_HAL_MA_SI6_DEBUG_02_OFFSET          0x07e8  /* GigaBlaze Debug Control: This register is only written to in debug mode. */
#ifndef SAND_HAL_MA_SI6_DEBUG_02_NO_TEST_MASK
#define SAND_HAL_MA_SI6_DEBUG_02_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_SI6_DEBUG_02_MASK            0xffffffff
#define SAND_HAL_MA_SI6_DEBUG_02_MSB             31
#define SAND_HAL_MA_SI6_DEBUG_02_LSB             0
#define SAND_HAL_MA_SI7_DEBUG_02_OFFSET          0x07ec  /* GigaBlaze Debug Control: This register is only written to in debug mode. */
#ifndef SAND_HAL_MA_SI7_DEBUG_02_NO_TEST_MASK
#define SAND_HAL_MA_SI7_DEBUG_02_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_SI7_DEBUG_02_MASK            0xffffffff
#define SAND_HAL_MA_SI7_DEBUG_02_MSB             31
#define SAND_HAL_MA_SI7_DEBUG_02_LSB             0
#define SAND_HAL_MA_SI8_DEBUG_02_OFFSET          0x07f0  /* GigaBlaze Debug Control: This register is only written to in debug mode. */
#ifndef SAND_HAL_MA_SI8_DEBUG_02_NO_TEST_MASK
#define SAND_HAL_MA_SI8_DEBUG_02_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_SI8_DEBUG_02_MASK            0xffffffff
#define SAND_HAL_MA_SI8_DEBUG_02_MSB             31
#define SAND_HAL_MA_SI8_DEBUG_02_LSB             0
#define SAND_HAL_MA_SI9_DEBUG_02_OFFSET          0x07f4  /* GigaBlaze Debug Control: This register is only written to in debug mode. */
#ifndef SAND_HAL_MA_SI9_DEBUG_02_NO_TEST_MASK
#define SAND_HAL_MA_SI9_DEBUG_02_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_SI9_DEBUG_02_MASK            0xffffffff
#define SAND_HAL_MA_SI9_DEBUG_02_MSB             31
#define SAND_HAL_MA_SI9_DEBUG_02_LSB             0
#define SAND_HAL_MA_SI10_DEBUG_02_OFFSET         0x07f8  /* GigaBlaze Debug Control: This register is only written to in debug mode. */
#ifndef SAND_HAL_MA_SI10_DEBUG_02_NO_TEST_MASK
#define SAND_HAL_MA_SI10_DEBUG_02_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_SI10_DEBUG_02_MASK           0xffffffff
#define SAND_HAL_MA_SI10_DEBUG_02_MSB            31
#define SAND_HAL_MA_SI10_DEBUG_02_LSB            0
#define SAND_HAL_MA_SI11_DEBUG_02_OFFSET         0x07fc  /* GigaBlaze Debug Control: This register is only written to in debug mode. */
#ifndef SAND_HAL_MA_SI11_DEBUG_02_NO_TEST_MASK
#define SAND_HAL_MA_SI11_DEBUG_02_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_SI11_DEBUG_02_MASK           0xffffffff
#define SAND_HAL_MA_SI11_DEBUG_02_MSB            31
#define SAND_HAL_MA_SI11_DEBUG_02_LSB            0
#define SAND_HAL_MA_SI12_DEBUG_02_OFFSET         0x0800  /* GigaBlaze Debug Control: This register is only written to in debug mode. */
#ifndef SAND_HAL_MA_SI12_DEBUG_02_NO_TEST_MASK
#define SAND_HAL_MA_SI12_DEBUG_02_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_SI12_DEBUG_02_MASK           0xffffffff
#define SAND_HAL_MA_SI12_DEBUG_02_MSB            31
#define SAND_HAL_MA_SI12_DEBUG_02_LSB            0
#define SAND_HAL_MA_SI13_DEBUG_02_OFFSET         0x0804  /* GigaBlaze Debug Control: This register is only written to in debug mode. */
#ifndef SAND_HAL_MA_SI13_DEBUG_02_NO_TEST_MASK
#define SAND_HAL_MA_SI13_DEBUG_02_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_SI13_DEBUG_02_MASK           0xffffffff
#define SAND_HAL_MA_SI13_DEBUG_02_MSB            31
#define SAND_HAL_MA_SI13_DEBUG_02_LSB            0
#define SAND_HAL_MA_SI14_DEBUG_02_OFFSET         0x0808  /* GigaBlaze Debug Control: This register is only written to in debug mode. */
#ifndef SAND_HAL_MA_SI14_DEBUG_02_NO_TEST_MASK
#define SAND_HAL_MA_SI14_DEBUG_02_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_SI14_DEBUG_02_MASK           0xffffffff
#define SAND_HAL_MA_SI14_DEBUG_02_MSB            31
#define SAND_HAL_MA_SI14_DEBUG_02_LSB            0
#define SAND_HAL_MA_SI15_DEBUG_02_OFFSET         0x080c  /* GigaBlaze Debug Control: This register is only written to in debug mode. */
#ifndef SAND_HAL_MA_SI15_DEBUG_02_NO_TEST_MASK
#define SAND_HAL_MA_SI15_DEBUG_02_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_SI15_DEBUG_02_MASK           0xffffffff
#define SAND_HAL_MA_SI15_DEBUG_02_MSB            31
#define SAND_HAL_MA_SI15_DEBUG_02_LSB            0
#define SAND_HAL_MA_SI0_DEBUG_03_OFFSET          0x0810  /* GigaBlaze Debug Control: This register is only written to in debug mode. */
#ifndef SAND_HAL_MA_SI0_DEBUG_03_NO_TEST_MASK
#define SAND_HAL_MA_SI0_DEBUG_03_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_SI0_DEBUG_03_MASK            0xffffffff
#define SAND_HAL_MA_SI0_DEBUG_03_MSB             31
#define SAND_HAL_MA_SI0_DEBUG_03_LSB             0
#define SAND_HAL_MA_SI1_DEBUG_03_OFFSET          0x0814  /* GigaBlaze Debug Control: This register is only written to in debug mode. */
#ifndef SAND_HAL_MA_SI1_DEBUG_03_NO_TEST_MASK
#define SAND_HAL_MA_SI1_DEBUG_03_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_SI1_DEBUG_03_MASK            0xffffffff
#define SAND_HAL_MA_SI1_DEBUG_03_MSB             31
#define SAND_HAL_MA_SI1_DEBUG_03_LSB             0
#define SAND_HAL_MA_SI2_DEBUG_03_OFFSET          0x0818  /* GigaBlaze Debug Control: This register is only written to in debug mode. */
#ifndef SAND_HAL_MA_SI2_DEBUG_03_NO_TEST_MASK
#define SAND_HAL_MA_SI2_DEBUG_03_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_SI2_DEBUG_03_MASK            0xffffffff
#define SAND_HAL_MA_SI2_DEBUG_03_MSB             31
#define SAND_HAL_MA_SI2_DEBUG_03_LSB             0
#define SAND_HAL_MA_SI3_DEBUG_03_OFFSET          0x081c  /* GigaBlaze Debug Control: This register is only written to in debug mode. */
#ifndef SAND_HAL_MA_SI3_DEBUG_03_NO_TEST_MASK
#define SAND_HAL_MA_SI3_DEBUG_03_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_SI3_DEBUG_03_MASK            0xffffffff
#define SAND_HAL_MA_SI3_DEBUG_03_MSB             31
#define SAND_HAL_MA_SI3_DEBUG_03_LSB             0
#define SAND_HAL_MA_SI4_DEBUG_03_OFFSET          0x0820  /* GigaBlaze Debug Control: This register is only written to in debug mode. */
#ifndef SAND_HAL_MA_SI4_DEBUG_03_NO_TEST_MASK
#define SAND_HAL_MA_SI4_DEBUG_03_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_SI4_DEBUG_03_MASK            0xffffffff
#define SAND_HAL_MA_SI4_DEBUG_03_MSB             31
#define SAND_HAL_MA_SI4_DEBUG_03_LSB             0
#define SAND_HAL_MA_SI5_DEBUG_03_OFFSET          0x0824  /* GigaBlaze Debug Control: This register is only written to in debug mode. */
#ifndef SAND_HAL_MA_SI5_DEBUG_03_NO_TEST_MASK
#define SAND_HAL_MA_SI5_DEBUG_03_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_SI5_DEBUG_03_MASK            0xffffffff
#define SAND_HAL_MA_SI5_DEBUG_03_MSB             31
#define SAND_HAL_MA_SI5_DEBUG_03_LSB             0
#define SAND_HAL_MA_SI6_DEBUG_03_OFFSET          0x0828  /* GigaBlaze Debug Control: This register is only written to in debug mode. */
#ifndef SAND_HAL_MA_SI6_DEBUG_03_NO_TEST_MASK
#define SAND_HAL_MA_SI6_DEBUG_03_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_SI6_DEBUG_03_MASK            0xffffffff
#define SAND_HAL_MA_SI6_DEBUG_03_MSB             31
#define SAND_HAL_MA_SI6_DEBUG_03_LSB             0
#define SAND_HAL_MA_SI7_DEBUG_03_OFFSET          0x082c  /* GigaBlaze Debug Control: This register is only written to in debug mode. */
#ifndef SAND_HAL_MA_SI7_DEBUG_03_NO_TEST_MASK
#define SAND_HAL_MA_SI7_DEBUG_03_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_SI7_DEBUG_03_MASK            0xffffffff
#define SAND_HAL_MA_SI7_DEBUG_03_MSB             31
#define SAND_HAL_MA_SI7_DEBUG_03_LSB             0
#define SAND_HAL_MA_SI8_DEBUG_03_OFFSET          0x0830  /* GigaBlaze Debug Control: This register is only written to in debug mode. */
#ifndef SAND_HAL_MA_SI8_DEBUG_03_NO_TEST_MASK
#define SAND_HAL_MA_SI8_DEBUG_03_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_SI8_DEBUG_03_MASK            0xffffffff
#define SAND_HAL_MA_SI8_DEBUG_03_MSB             31
#define SAND_HAL_MA_SI8_DEBUG_03_LSB             0
#define SAND_HAL_MA_SI9_DEBUG_03_OFFSET          0x0834  /* GigaBlaze Debug Control: This register is only written to in debug mode. */
#ifndef SAND_HAL_MA_SI9_DEBUG_03_NO_TEST_MASK
#define SAND_HAL_MA_SI9_DEBUG_03_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_SI9_DEBUG_03_MASK            0xffffffff
#define SAND_HAL_MA_SI9_DEBUG_03_MSB             31
#define SAND_HAL_MA_SI9_DEBUG_03_LSB             0
#define SAND_HAL_MA_SI10_DEBUG_03_OFFSET         0x0838  /* GigaBlaze Debug Control: This register is only written to in debug mode. */
#ifndef SAND_HAL_MA_SI10_DEBUG_03_NO_TEST_MASK
#define SAND_HAL_MA_SI10_DEBUG_03_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_SI10_DEBUG_03_MASK           0xffffffff
#define SAND_HAL_MA_SI10_DEBUG_03_MSB            31
#define SAND_HAL_MA_SI10_DEBUG_03_LSB            0
#define SAND_HAL_MA_SI11_DEBUG_03_OFFSET         0x083c  /* GigaBlaze Debug Control: This register is only written to in debug mode. */
#ifndef SAND_HAL_MA_SI11_DEBUG_03_NO_TEST_MASK
#define SAND_HAL_MA_SI11_DEBUG_03_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_SI11_DEBUG_03_MASK           0xffffffff
#define SAND_HAL_MA_SI11_DEBUG_03_MSB            31
#define SAND_HAL_MA_SI11_DEBUG_03_LSB            0
#define SAND_HAL_MA_SI12_DEBUG_03_OFFSET         0x0840  /* GigaBlaze Debug Control: This register is only written to in debug mode. */
#ifndef SAND_HAL_MA_SI12_DEBUG_03_NO_TEST_MASK
#define SAND_HAL_MA_SI12_DEBUG_03_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_SI12_DEBUG_03_MASK           0xffffffff
#define SAND_HAL_MA_SI12_DEBUG_03_MSB            31
#define SAND_HAL_MA_SI12_DEBUG_03_LSB            0
#define SAND_HAL_MA_SI13_DEBUG_03_OFFSET         0x0844  /* GigaBlaze Debug Control: This register is only written to in debug mode. */
#ifndef SAND_HAL_MA_SI13_DEBUG_03_NO_TEST_MASK
#define SAND_HAL_MA_SI13_DEBUG_03_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_SI13_DEBUG_03_MASK           0xffffffff
#define SAND_HAL_MA_SI13_DEBUG_03_MSB            31
#define SAND_HAL_MA_SI13_DEBUG_03_LSB            0
#define SAND_HAL_MA_SI14_DEBUG_03_OFFSET         0x0848  /* GigaBlaze Debug Control: This register is only written to in debug mode. */
#ifndef SAND_HAL_MA_SI14_DEBUG_03_NO_TEST_MASK
#define SAND_HAL_MA_SI14_DEBUG_03_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_SI14_DEBUG_03_MASK           0xffffffff
#define SAND_HAL_MA_SI14_DEBUG_03_MSB            31
#define SAND_HAL_MA_SI14_DEBUG_03_LSB            0
#define SAND_HAL_MA_SI15_DEBUG_03_OFFSET         0x084c  /* GigaBlaze Debug Control: This register is only written to in debug mode. */
#ifndef SAND_HAL_MA_SI15_DEBUG_03_NO_TEST_MASK
#define SAND_HAL_MA_SI15_DEBUG_03_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_SI15_DEBUG_03_MASK           0xffffffff
#define SAND_HAL_MA_SI15_DEBUG_03_MSB            31
#define SAND_HAL_MA_SI15_DEBUG_03_LSB            0
#define SAND_HAL_MA_SI0_DEBUG_MUX_OFFSET         0x0850  /* The test vector data. */
#ifndef SAND_HAL_MA_SI0_DEBUG_MUX_NO_TEST_MASK
#define SAND_HAL_MA_SI0_DEBUG_MUX_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_SI0_DEBUG_MUX_MASK           0xffffffff
#define SAND_HAL_MA_SI0_DEBUG_MUX_MSB            31
#define SAND_HAL_MA_SI0_DEBUG_MUX_LSB            0
#define SAND_HAL_MA_SI1_DEBUG_MUX_OFFSET         0x0854  /* The test vector data. */
#ifndef SAND_HAL_MA_SI1_DEBUG_MUX_NO_TEST_MASK
#define SAND_HAL_MA_SI1_DEBUG_MUX_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_SI1_DEBUG_MUX_MASK           0xffffffff
#define SAND_HAL_MA_SI1_DEBUG_MUX_MSB            31
#define SAND_HAL_MA_SI1_DEBUG_MUX_LSB            0
#define SAND_HAL_MA_SI2_DEBUG_MUX_OFFSET         0x0858  /* The test vector data. */
#ifndef SAND_HAL_MA_SI2_DEBUG_MUX_NO_TEST_MASK
#define SAND_HAL_MA_SI2_DEBUG_MUX_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_SI2_DEBUG_MUX_MASK           0xffffffff
#define SAND_HAL_MA_SI2_DEBUG_MUX_MSB            31
#define SAND_HAL_MA_SI2_DEBUG_MUX_LSB            0
#define SAND_HAL_MA_SI3_DEBUG_MUX_OFFSET         0x085c  /* The test vector data. */
#ifndef SAND_HAL_MA_SI3_DEBUG_MUX_NO_TEST_MASK
#define SAND_HAL_MA_SI3_DEBUG_MUX_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_SI3_DEBUG_MUX_MASK           0xffffffff
#define SAND_HAL_MA_SI3_DEBUG_MUX_MSB            31
#define SAND_HAL_MA_SI3_DEBUG_MUX_LSB            0
#define SAND_HAL_MA_SI4_DEBUG_MUX_OFFSET         0x0860  /* The test vector data. */
#ifndef SAND_HAL_MA_SI4_DEBUG_MUX_NO_TEST_MASK
#define SAND_HAL_MA_SI4_DEBUG_MUX_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_SI4_DEBUG_MUX_MASK           0xffffffff
#define SAND_HAL_MA_SI4_DEBUG_MUX_MSB            31
#define SAND_HAL_MA_SI4_DEBUG_MUX_LSB            0
#define SAND_HAL_MA_SI5_DEBUG_MUX_OFFSET         0x0864  /* The test vector data. */
#ifndef SAND_HAL_MA_SI5_DEBUG_MUX_NO_TEST_MASK
#define SAND_HAL_MA_SI5_DEBUG_MUX_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_SI5_DEBUG_MUX_MASK           0xffffffff
#define SAND_HAL_MA_SI5_DEBUG_MUX_MSB            31
#define SAND_HAL_MA_SI5_DEBUG_MUX_LSB            0
#define SAND_HAL_MA_SI6_DEBUG_MUX_OFFSET         0x0868  /* The test vector data. */
#ifndef SAND_HAL_MA_SI6_DEBUG_MUX_NO_TEST_MASK
#define SAND_HAL_MA_SI6_DEBUG_MUX_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_SI6_DEBUG_MUX_MASK           0xffffffff
#define SAND_HAL_MA_SI6_DEBUG_MUX_MSB            31
#define SAND_HAL_MA_SI6_DEBUG_MUX_LSB            0
#define SAND_HAL_MA_SI7_DEBUG_MUX_OFFSET         0x086c  /* The test vector data. */
#ifndef SAND_HAL_MA_SI7_DEBUG_MUX_NO_TEST_MASK
#define SAND_HAL_MA_SI7_DEBUG_MUX_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_SI7_DEBUG_MUX_MASK           0xffffffff
#define SAND_HAL_MA_SI7_DEBUG_MUX_MSB            31
#define SAND_HAL_MA_SI7_DEBUG_MUX_LSB            0
#define SAND_HAL_MA_SI8_DEBUG_MUX_OFFSET         0x0870  /* The test vector data. */
#ifndef SAND_HAL_MA_SI8_DEBUG_MUX_NO_TEST_MASK
#define SAND_HAL_MA_SI8_DEBUG_MUX_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_SI8_DEBUG_MUX_MASK           0xffffffff
#define SAND_HAL_MA_SI8_DEBUG_MUX_MSB            31
#define SAND_HAL_MA_SI8_DEBUG_MUX_LSB            0
#define SAND_HAL_MA_SI9_DEBUG_MUX_OFFSET         0x0874  /* The test vector data. */
#ifndef SAND_HAL_MA_SI9_DEBUG_MUX_NO_TEST_MASK
#define SAND_HAL_MA_SI9_DEBUG_MUX_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_SI9_DEBUG_MUX_MASK           0xffffffff
#define SAND_HAL_MA_SI9_DEBUG_MUX_MSB            31
#define SAND_HAL_MA_SI9_DEBUG_MUX_LSB            0
#define SAND_HAL_MA_SI10_DEBUG_MUX_OFFSET        0x0878  /* The test vector data. */
#ifndef SAND_HAL_MA_SI10_DEBUG_MUX_NO_TEST_MASK
#define SAND_HAL_MA_SI10_DEBUG_MUX_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_SI10_DEBUG_MUX_MASK          0xffffffff
#define SAND_HAL_MA_SI10_DEBUG_MUX_MSB           31
#define SAND_HAL_MA_SI10_DEBUG_MUX_LSB           0
#define SAND_HAL_MA_SI11_DEBUG_MUX_OFFSET        0x087c  /* The test vector data. */
#ifndef SAND_HAL_MA_SI11_DEBUG_MUX_NO_TEST_MASK
#define SAND_HAL_MA_SI11_DEBUG_MUX_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_SI11_DEBUG_MUX_MASK          0xffffffff
#define SAND_HAL_MA_SI11_DEBUG_MUX_MSB           31
#define SAND_HAL_MA_SI11_DEBUG_MUX_LSB           0
#define SAND_HAL_MA_SI12_DEBUG_MUX_OFFSET        0x0880  /* The test vector data. */
#ifndef SAND_HAL_MA_SI12_DEBUG_MUX_NO_TEST_MASK
#define SAND_HAL_MA_SI12_DEBUG_MUX_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_SI12_DEBUG_MUX_MASK          0xffffffff
#define SAND_HAL_MA_SI12_DEBUG_MUX_MSB           31
#define SAND_HAL_MA_SI12_DEBUG_MUX_LSB           0
#define SAND_HAL_MA_SI13_DEBUG_MUX_OFFSET        0x0884  /* The test vector data. */
#ifndef SAND_HAL_MA_SI13_DEBUG_MUX_NO_TEST_MASK
#define SAND_HAL_MA_SI13_DEBUG_MUX_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_SI13_DEBUG_MUX_MASK          0xffffffff
#define SAND_HAL_MA_SI13_DEBUG_MUX_MSB           31
#define SAND_HAL_MA_SI13_DEBUG_MUX_LSB           0
#define SAND_HAL_MA_SI14_DEBUG_MUX_OFFSET        0x0888  /* The test vector data. */
#ifndef SAND_HAL_MA_SI14_DEBUG_MUX_NO_TEST_MASK
#define SAND_HAL_MA_SI14_DEBUG_MUX_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_SI14_DEBUG_MUX_MASK          0xffffffff
#define SAND_HAL_MA_SI14_DEBUG_MUX_MSB           31
#define SAND_HAL_MA_SI14_DEBUG_MUX_LSB           0
#define SAND_HAL_MA_SI15_DEBUG_MUX_OFFSET        0x088c  /* The test vector data. */
#ifndef SAND_HAL_MA_SI15_DEBUG_MUX_NO_TEST_MASK
#define SAND_HAL_MA_SI15_DEBUG_MUX_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_SI15_DEBUG_MUX_MASK          0xffffffff
#define SAND_HAL_MA_SI15_DEBUG_MUX_MSB           31
#define SAND_HAL_MA_SI15_DEBUG_MUX_LSB           0
#define SAND_HAL_MA_SI_DEBUG_MUX_SEL_OFFSET      0x0890  /* Controls the selection of DEBUG_MUX vectors */
#ifndef SAND_HAL_MA_SI_DEBUG_MUX_SEL_NO_TEST_MASK
#define SAND_HAL_MA_SI_DEBUG_MUX_SEL_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_MA_SI_DEBUG_MUX_SEL_MASK        0xffffffff
#define SAND_HAL_MA_SI_DEBUG_MUX_SEL_MSB         31
#define SAND_HAL_MA_SI_DEBUG_MUX_SEL_LSB         0




/* field level defines for Device: MA  Register: MA_REVISION */
#define SAND_HAL_MA_MA_REVISION_IDENTIFICATION_MASK                  0xffff0000
#define SAND_HAL_MA_MA_REVISION_IDENTIFICATION_SHIFT                 16
#define SAND_HAL_MA_MA_REVISION_IDENTIFICATION_MSB                   31
#define SAND_HAL_MA_MA_REVISION_IDENTIFICATION_LSB                   16
#define SAND_HAL_MA_MA_REVISION_IDENTIFICATION_TYPE                  (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_MA_REVISION_IDENTIFICATION_DEFAULT               0x00000000
#define SAND_HAL_MA_MA_REVISION_REVISION_MASK                        0x0000ffff
#define SAND_HAL_MA_MA_REVISION_REVISION_SHIFT                       0
#define SAND_HAL_MA_MA_REVISION_REVISION_MSB                         15
#define SAND_HAL_MA_MA_REVISION_REVISION_LSB                         0
#define SAND_HAL_MA_MA_REVISION_REVISION_TYPE                        (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_MA_REVISION_REVISION_DEFAULT                     0x00000000

/* field level defines for Device: MA  Register: ma_reset */
#define SAND_HAL_MA_MA_RESET_REG_DIAG_MODE_MASK                      0x00000002
#define SAND_HAL_MA_MA_RESET_REG_DIAG_MODE_SHIFT                     1
#define SAND_HAL_MA_MA_RESET_REG_DIAG_MODE_MSB                       1
#define SAND_HAL_MA_MA_RESET_REG_DIAG_MODE_LSB                       1
#define SAND_HAL_MA_MA_RESET_REG_DIAG_MODE_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_MA_RESET_REG_DIAG_MODE_DEFAULT                   0x00000000
#define SAND_HAL_MA_MA_RESET_RESET_MASK                              0x00000001
#define SAND_HAL_MA_MA_RESET_RESET_SHIFT                             0
#define SAND_HAL_MA_MA_RESET_RESET_MSB                               0
#define SAND_HAL_MA_MA_RESET_RESET_LSB                               0
#define SAND_HAL_MA_MA_RESET_RESET_TYPE                              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_MA_RESET_RESET_DEFAULT                           0x00000001

/* field level defines for Device: MA  Register: MA_GPIO */
#define SAND_HAL_MA_MA_GPIO_GPIO_OUT_TRI_MASK                        0x00ff0000
#define SAND_HAL_MA_MA_GPIO_GPIO_OUT_TRI_SHIFT                       16
#define SAND_HAL_MA_MA_GPIO_GPIO_OUT_TRI_MSB                         23
#define SAND_HAL_MA_MA_GPIO_GPIO_OUT_TRI_LSB                         16
#define SAND_HAL_MA_MA_GPIO_GPIO_OUT_TRI_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_MA_GPIO_GPIO_OUT_TRI_DEFAULT                     0x000000ff
#define SAND_HAL_MA_MA_GPIO_GPIO_IN_MASK                             0x0000ff00
#define SAND_HAL_MA_MA_GPIO_GPIO_IN_SHIFT                            8
#define SAND_HAL_MA_MA_GPIO_GPIO_IN_MSB                              15
#define SAND_HAL_MA_MA_GPIO_GPIO_IN_LSB                              8
#define SAND_HAL_MA_MA_GPIO_GPIO_IN_TYPE                             (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_MA_GPIO_GPIO_IN_DEFAULT                          0x00000000
#define SAND_HAL_MA_MA_GPIO_GPIO_OUT_MASK                            0x000000ff
#define SAND_HAL_MA_MA_GPIO_GPIO_OUT_SHIFT                           0
#define SAND_HAL_MA_MA_GPIO_GPIO_OUT_MSB                             7
#define SAND_HAL_MA_MA_GPIO_GPIO_OUT_LSB                             0
#define SAND_HAL_MA_MA_GPIO_GPIO_OUT_TYPE                            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_MA_GPIO_GPIO_OUT_DEFAULT                         0x00000000

/* field level defines for Device: MA  Register: DA_CONTROL */
#define SAND_HAL_MA_DA_CONTROL_NUM_OF_VOQS_MASK                      0x07ff0000
#define SAND_HAL_MA_DA_CONTROL_NUM_OF_VOQS_SHIFT                     16
#define SAND_HAL_MA_DA_CONTROL_NUM_OF_VOQS_MSB                       26
#define SAND_HAL_MA_DA_CONTROL_NUM_OF_VOQS_LSB                       16
#define SAND_HAL_MA_DA_CONTROL_NUM_OF_VOQS_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_DA_CONTROL_NUM_OF_VOQS_DEFAULT                   0x00000000
#define SAND_HAL_MA_DA_CONTROL_NUM_OF_NODES_MASK                     0x000000f0
#define SAND_HAL_MA_DA_CONTROL_NUM_OF_NODES_SHIFT                    4
#define SAND_HAL_MA_DA_CONTROL_NUM_OF_NODES_MSB                      7
#define SAND_HAL_MA_DA_CONTROL_NUM_OF_NODES_LSB                      4
#define SAND_HAL_MA_DA_CONTROL_NUM_OF_NODES_TYPE                     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_DA_CONTROL_NUM_OF_NODES_DEFAULT                  0x00000000
#define SAND_HAL_MA_DA_CONTROL_DA_STATE_RST_MASK                     0x00000004
#define SAND_HAL_MA_DA_CONTROL_DA_STATE_RST_SHIFT                    2
#define SAND_HAL_MA_DA_CONTROL_DA_STATE_RST_MSB                      2
#define SAND_HAL_MA_DA_CONTROL_DA_STATE_RST_LSB                      2
#define SAND_HAL_MA_DA_CONTROL_DA_STATE_RST_TYPE                     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_DA_CONTROL_DA_STATE_RST_DEFAULT                  0x00000000
#define SAND_HAL_MA_DA_CONTROL_DA_FPGA_EN_MASK                       0x00000002
#define SAND_HAL_MA_DA_CONTROL_DA_FPGA_EN_SHIFT                      1
#define SAND_HAL_MA_DA_CONTROL_DA_FPGA_EN_MSB                        1
#define SAND_HAL_MA_DA_CONTROL_DA_FPGA_EN_LSB                        1
#define SAND_HAL_MA_DA_CONTROL_DA_FPGA_EN_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_DA_CONTROL_DA_FPGA_EN_DEFAULT                    0x00000000
#define SAND_HAL_MA_DA_CONTROL_DA_EN_MASK                            0x00000001
#define SAND_HAL_MA_DA_CONTROL_DA_EN_SHIFT                           0
#define SAND_HAL_MA_DA_CONTROL_DA_EN_MSB                             0
#define SAND_HAL_MA_DA_CONTROL_DA_EN_LSB                             0
#define SAND_HAL_MA_DA_CONTROL_DA_EN_TYPE                            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_DA_CONTROL_DA_EN_DEFAULT                         0x00000000

/* field level defines for Device: MA  Register: DA_MC_PV_1 */
#define SAND_HAL_MA_DA_MC_PV_1_PB_MC_PV_MASK                         0x00ff0000
#define SAND_HAL_MA_DA_MC_PV_1_PB_MC_PV_SHIFT                        16
#define SAND_HAL_MA_DA_MC_PV_1_PB_MC_PV_MSB                          23
#define SAND_HAL_MA_DA_MC_PV_1_PB_MC_PV_LSB                          16
#define SAND_HAL_MA_DA_MC_PV_1_PB_MC_PV_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_DA_MC_PV_1_PB_MC_PV_DEFAULT                      0x00000000
#define SAND_HAL_MA_DA_MC_PV_1_LENGTH_MC_PV_MASK                     0x0000ff00
#define SAND_HAL_MA_DA_MC_PV_1_LENGTH_MC_PV_SHIFT                    8
#define SAND_HAL_MA_DA_MC_PV_1_LENGTH_MC_PV_MSB                      15
#define SAND_HAL_MA_DA_MC_PV_1_LENGTH_MC_PV_LSB                      8
#define SAND_HAL_MA_DA_MC_PV_1_LENGTH_MC_PV_TYPE                     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_DA_MC_PV_1_LENGTH_MC_PV_DEFAULT                  0x00000000
#define SAND_HAL_MA_DA_MC_PV_1_RATE_MC_PV_MASK                       0x000000ff
#define SAND_HAL_MA_DA_MC_PV_1_RATE_MC_PV_SHIFT                      0
#define SAND_HAL_MA_DA_MC_PV_1_RATE_MC_PV_MSB                        7
#define SAND_HAL_MA_DA_MC_PV_1_RATE_MC_PV_LSB                        0
#define SAND_HAL_MA_DA_MC_PV_1_RATE_MC_PV_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_DA_MC_PV_1_RATE_MC_PV_DEFAULT                    0x00000000

/* field level defines for Device: MA  Register: DA_MC_PV_2 */
#define SAND_HAL_MA_DA_MC_PV_2_PI_MC_PV_MASK                         0x000ffc00
#define SAND_HAL_MA_DA_MC_PV_2_PI_MC_PV_SHIFT                        10
#define SAND_HAL_MA_DA_MC_PV_2_PI_MC_PV_MSB                          19
#define SAND_HAL_MA_DA_MC_PV_2_PI_MC_PV_LSB                          10
#define SAND_HAL_MA_DA_MC_PV_2_PI_MC_PV_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_DA_MC_PV_2_PI_MC_PV_DEFAULT                      0x00000000
#define SAND_HAL_MA_DA_MC_PV_2_BW_MC_PV_MASK                         0x000003ff
#define SAND_HAL_MA_DA_MC_PV_2_BW_MC_PV_SHIFT                        0
#define SAND_HAL_MA_DA_MC_PV_2_BW_MC_PV_MSB                          9
#define SAND_HAL_MA_DA_MC_PV_2_BW_MC_PV_LSB                          0
#define SAND_HAL_MA_DA_MC_PV_2_BW_MC_PV_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_DA_MC_PV_2_BW_MC_PV_DEFAULT                      0x00000000

/* field level defines for Device: MA  Register: DA_PQ_START */
#define SAND_HAL_MA_DA_PQ_START_BW_RD_START_I_MASK                   0x0000f000
#define SAND_HAL_MA_DA_PQ_START_BW_RD_START_I_SHIFT                  12
#define SAND_HAL_MA_DA_PQ_START_BW_RD_START_I_MSB                    15
#define SAND_HAL_MA_DA_PQ_START_BW_RD_START_I_LSB                    12
#define SAND_HAL_MA_DA_PQ_START_BW_RD_START_I_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_DA_PQ_START_BW_RD_START_I_DEFAULT                0x00000000
#define SAND_HAL_MA_DA_PQ_START_BW_RD_START_E_MASK                   0x00000f00
#define SAND_HAL_MA_DA_PQ_START_BW_RD_START_E_SHIFT                  8
#define SAND_HAL_MA_DA_PQ_START_BW_RD_START_E_MSB                    11
#define SAND_HAL_MA_DA_PQ_START_BW_RD_START_E_LSB                    8
#define SAND_HAL_MA_DA_PQ_START_BW_RD_START_E_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_DA_PQ_START_BW_RD_START_E_DEFAULT                0x00000000
#define SAND_HAL_MA_DA_PQ_START_BW_RD_START_P_MASK                   0x000000f8
#define SAND_HAL_MA_DA_PQ_START_BW_RD_START_P_SHIFT                  3
#define SAND_HAL_MA_DA_PQ_START_BW_RD_START_P_MSB                    7
#define SAND_HAL_MA_DA_PQ_START_BW_RD_START_P_LSB                    3
#define SAND_HAL_MA_DA_PQ_START_BW_RD_START_P_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_DA_PQ_START_BW_RD_START_P_DEFAULT                0x00000000
#define SAND_HAL_MA_DA_PQ_START_BW_RD_START_C_MASK                   0x00000007
#define SAND_HAL_MA_DA_PQ_START_BW_RD_START_C_SHIFT                  0
#define SAND_HAL_MA_DA_PQ_START_BW_RD_START_C_MSB                    2
#define SAND_HAL_MA_DA_PQ_START_BW_RD_START_C_LSB                    0
#define SAND_HAL_MA_DA_PQ_START_BW_RD_START_C_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_DA_PQ_START_BW_RD_START_C_DEFAULT                0x00000000

/* field level defines for Device: MA  Register: DA_NUM_OF_PORTS_1 */
#define SAND_HAL_MA_DA_NUM_OF_PORTS_1_NUM_OF_NODE7_PORTS_MASK        0xf0000000
#define SAND_HAL_MA_DA_NUM_OF_PORTS_1_NUM_OF_NODE7_PORTS_SHIFT       28
#define SAND_HAL_MA_DA_NUM_OF_PORTS_1_NUM_OF_NODE7_PORTS_MSB         31
#define SAND_HAL_MA_DA_NUM_OF_PORTS_1_NUM_OF_NODE7_PORTS_LSB         28
#define SAND_HAL_MA_DA_NUM_OF_PORTS_1_NUM_OF_NODE7_PORTS_TYPE        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_DA_NUM_OF_PORTS_1_NUM_OF_NODE7_PORTS_DEFAULT     0x00000000
#define SAND_HAL_MA_DA_NUM_OF_PORTS_1_NUM_OF_NODE6_PORTS_MASK        0x0f000000
#define SAND_HAL_MA_DA_NUM_OF_PORTS_1_NUM_OF_NODE6_PORTS_SHIFT       24
#define SAND_HAL_MA_DA_NUM_OF_PORTS_1_NUM_OF_NODE6_PORTS_MSB         27
#define SAND_HAL_MA_DA_NUM_OF_PORTS_1_NUM_OF_NODE6_PORTS_LSB         24
#define SAND_HAL_MA_DA_NUM_OF_PORTS_1_NUM_OF_NODE6_PORTS_TYPE        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_DA_NUM_OF_PORTS_1_NUM_OF_NODE6_PORTS_DEFAULT     0x00000000
#define SAND_HAL_MA_DA_NUM_OF_PORTS_1_NUM_OF_NODE5_PORTS_MASK        0x00f00000
#define SAND_HAL_MA_DA_NUM_OF_PORTS_1_NUM_OF_NODE5_PORTS_SHIFT       20
#define SAND_HAL_MA_DA_NUM_OF_PORTS_1_NUM_OF_NODE5_PORTS_MSB         23
#define SAND_HAL_MA_DA_NUM_OF_PORTS_1_NUM_OF_NODE5_PORTS_LSB         20
#define SAND_HAL_MA_DA_NUM_OF_PORTS_1_NUM_OF_NODE5_PORTS_TYPE        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_DA_NUM_OF_PORTS_1_NUM_OF_NODE5_PORTS_DEFAULT     0x00000000
#define SAND_HAL_MA_DA_NUM_OF_PORTS_1_NUM_OF_NODE4_PORTS_MASK        0x000f0000
#define SAND_HAL_MA_DA_NUM_OF_PORTS_1_NUM_OF_NODE4_PORTS_SHIFT       16
#define SAND_HAL_MA_DA_NUM_OF_PORTS_1_NUM_OF_NODE4_PORTS_MSB         19
#define SAND_HAL_MA_DA_NUM_OF_PORTS_1_NUM_OF_NODE4_PORTS_LSB         16
#define SAND_HAL_MA_DA_NUM_OF_PORTS_1_NUM_OF_NODE4_PORTS_TYPE        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_DA_NUM_OF_PORTS_1_NUM_OF_NODE4_PORTS_DEFAULT     0x00000000
#define SAND_HAL_MA_DA_NUM_OF_PORTS_1_NUM_OF_NODE3_PORTS_MASK        0x0000f000
#define SAND_HAL_MA_DA_NUM_OF_PORTS_1_NUM_OF_NODE3_PORTS_SHIFT       12
#define SAND_HAL_MA_DA_NUM_OF_PORTS_1_NUM_OF_NODE3_PORTS_MSB         15
#define SAND_HAL_MA_DA_NUM_OF_PORTS_1_NUM_OF_NODE3_PORTS_LSB         12
#define SAND_HAL_MA_DA_NUM_OF_PORTS_1_NUM_OF_NODE3_PORTS_TYPE        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_DA_NUM_OF_PORTS_1_NUM_OF_NODE3_PORTS_DEFAULT     0x00000000
#define SAND_HAL_MA_DA_NUM_OF_PORTS_1_NUM_OF_NODE2_PORTS_MASK        0x00000f00
#define SAND_HAL_MA_DA_NUM_OF_PORTS_1_NUM_OF_NODE2_PORTS_SHIFT       8
#define SAND_HAL_MA_DA_NUM_OF_PORTS_1_NUM_OF_NODE2_PORTS_MSB         11
#define SAND_HAL_MA_DA_NUM_OF_PORTS_1_NUM_OF_NODE2_PORTS_LSB         8
#define SAND_HAL_MA_DA_NUM_OF_PORTS_1_NUM_OF_NODE2_PORTS_TYPE        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_DA_NUM_OF_PORTS_1_NUM_OF_NODE2_PORTS_DEFAULT     0x00000000
#define SAND_HAL_MA_DA_NUM_OF_PORTS_1_NUM_OF_NODE1_PORTS_MASK        0x000000f0
#define SAND_HAL_MA_DA_NUM_OF_PORTS_1_NUM_OF_NODE1_PORTS_SHIFT       4
#define SAND_HAL_MA_DA_NUM_OF_PORTS_1_NUM_OF_NODE1_PORTS_MSB         7
#define SAND_HAL_MA_DA_NUM_OF_PORTS_1_NUM_OF_NODE1_PORTS_LSB         4
#define SAND_HAL_MA_DA_NUM_OF_PORTS_1_NUM_OF_NODE1_PORTS_TYPE        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_DA_NUM_OF_PORTS_1_NUM_OF_NODE1_PORTS_DEFAULT     0x00000000
#define SAND_HAL_MA_DA_NUM_OF_PORTS_1_NUM_OF_NODE0_PORTS_MASK        0x0000000f
#define SAND_HAL_MA_DA_NUM_OF_PORTS_1_NUM_OF_NODE0_PORTS_SHIFT       0
#define SAND_HAL_MA_DA_NUM_OF_PORTS_1_NUM_OF_NODE0_PORTS_MSB         3
#define SAND_HAL_MA_DA_NUM_OF_PORTS_1_NUM_OF_NODE0_PORTS_LSB         0
#define SAND_HAL_MA_DA_NUM_OF_PORTS_1_NUM_OF_NODE0_PORTS_TYPE        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_DA_NUM_OF_PORTS_1_NUM_OF_NODE0_PORTS_DEFAULT     0x00000000

/* field level defines for Device: MA  Register: DA_NUM_OF_PORTS_2 */
#define SAND_HAL_MA_DA_NUM_OF_PORTS_2_NUM_OF_NODE15_PORTS_MASK       0xf0000000
#define SAND_HAL_MA_DA_NUM_OF_PORTS_2_NUM_OF_NODE15_PORTS_SHIFT      28
#define SAND_HAL_MA_DA_NUM_OF_PORTS_2_NUM_OF_NODE15_PORTS_MSB        31
#define SAND_HAL_MA_DA_NUM_OF_PORTS_2_NUM_OF_NODE15_PORTS_LSB        28
#define SAND_HAL_MA_DA_NUM_OF_PORTS_2_NUM_OF_NODE15_PORTS_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_DA_NUM_OF_PORTS_2_NUM_OF_NODE15_PORTS_DEFAULT    0x00000000
#define SAND_HAL_MA_DA_NUM_OF_PORTS_2_NUM_OF_NODE14_PORTS_MASK       0x0f000000
#define SAND_HAL_MA_DA_NUM_OF_PORTS_2_NUM_OF_NODE14_PORTS_SHIFT      24
#define SAND_HAL_MA_DA_NUM_OF_PORTS_2_NUM_OF_NODE14_PORTS_MSB        27
#define SAND_HAL_MA_DA_NUM_OF_PORTS_2_NUM_OF_NODE14_PORTS_LSB        24
#define SAND_HAL_MA_DA_NUM_OF_PORTS_2_NUM_OF_NODE14_PORTS_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_DA_NUM_OF_PORTS_2_NUM_OF_NODE14_PORTS_DEFAULT    0x00000000
#define SAND_HAL_MA_DA_NUM_OF_PORTS_2_NUM_OF_NODE13_PORTS_MASK       0x00f00000
#define SAND_HAL_MA_DA_NUM_OF_PORTS_2_NUM_OF_NODE13_PORTS_SHIFT      20
#define SAND_HAL_MA_DA_NUM_OF_PORTS_2_NUM_OF_NODE13_PORTS_MSB        23
#define SAND_HAL_MA_DA_NUM_OF_PORTS_2_NUM_OF_NODE13_PORTS_LSB        20
#define SAND_HAL_MA_DA_NUM_OF_PORTS_2_NUM_OF_NODE13_PORTS_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_DA_NUM_OF_PORTS_2_NUM_OF_NODE13_PORTS_DEFAULT    0x00000000
#define SAND_HAL_MA_DA_NUM_OF_PORTS_2_NUM_OF_NODE12_PORTS_MASK       0x000f0000
#define SAND_HAL_MA_DA_NUM_OF_PORTS_2_NUM_OF_NODE12_PORTS_SHIFT      16
#define SAND_HAL_MA_DA_NUM_OF_PORTS_2_NUM_OF_NODE12_PORTS_MSB        19
#define SAND_HAL_MA_DA_NUM_OF_PORTS_2_NUM_OF_NODE12_PORTS_LSB        16
#define SAND_HAL_MA_DA_NUM_OF_PORTS_2_NUM_OF_NODE12_PORTS_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_DA_NUM_OF_PORTS_2_NUM_OF_NODE12_PORTS_DEFAULT    0x00000000
#define SAND_HAL_MA_DA_NUM_OF_PORTS_2_NUM_OF_NODE11_PORTS_MASK       0x0000f000
#define SAND_HAL_MA_DA_NUM_OF_PORTS_2_NUM_OF_NODE11_PORTS_SHIFT      12
#define SAND_HAL_MA_DA_NUM_OF_PORTS_2_NUM_OF_NODE11_PORTS_MSB        15
#define SAND_HAL_MA_DA_NUM_OF_PORTS_2_NUM_OF_NODE11_PORTS_LSB        12
#define SAND_HAL_MA_DA_NUM_OF_PORTS_2_NUM_OF_NODE11_PORTS_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_DA_NUM_OF_PORTS_2_NUM_OF_NODE11_PORTS_DEFAULT    0x00000000
#define SAND_HAL_MA_DA_NUM_OF_PORTS_2_NUM_OF_NODE10_PORTS_MASK       0x00000f00
#define SAND_HAL_MA_DA_NUM_OF_PORTS_2_NUM_OF_NODE10_PORTS_SHIFT      8
#define SAND_HAL_MA_DA_NUM_OF_PORTS_2_NUM_OF_NODE10_PORTS_MSB        11
#define SAND_HAL_MA_DA_NUM_OF_PORTS_2_NUM_OF_NODE10_PORTS_LSB        8
#define SAND_HAL_MA_DA_NUM_OF_PORTS_2_NUM_OF_NODE10_PORTS_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_DA_NUM_OF_PORTS_2_NUM_OF_NODE10_PORTS_DEFAULT    0x00000000
#define SAND_HAL_MA_DA_NUM_OF_PORTS_2_NUM_OF_NODE9_PORTS_MASK        0x000000f0
#define SAND_HAL_MA_DA_NUM_OF_PORTS_2_NUM_OF_NODE9_PORTS_SHIFT       4
#define SAND_HAL_MA_DA_NUM_OF_PORTS_2_NUM_OF_NODE9_PORTS_MSB         7
#define SAND_HAL_MA_DA_NUM_OF_PORTS_2_NUM_OF_NODE9_PORTS_LSB         4
#define SAND_HAL_MA_DA_NUM_OF_PORTS_2_NUM_OF_NODE9_PORTS_TYPE        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_DA_NUM_OF_PORTS_2_NUM_OF_NODE9_PORTS_DEFAULT     0x00000000
#define SAND_HAL_MA_DA_NUM_OF_PORTS_2_NUM_OF_NODE8_PORTS_MASK        0x0000000f
#define SAND_HAL_MA_DA_NUM_OF_PORTS_2_NUM_OF_NODE8_PORTS_SHIFT       0
#define SAND_HAL_MA_DA_NUM_OF_PORTS_2_NUM_OF_NODE8_PORTS_MSB         3
#define SAND_HAL_MA_DA_NUM_OF_PORTS_2_NUM_OF_NODE8_PORTS_LSB         0
#define SAND_HAL_MA_DA_NUM_OF_PORTS_2_NUM_OF_NODE8_PORTS_TYPE        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_DA_NUM_OF_PORTS_2_NUM_OF_NODE8_PORTS_DEFAULT     0x00000000

/* field level defines for Device: MA  Register: WB_CONTROL */
#define SAND_HAL_MA_WB_CONTROL_LENGTH_EN_MASK                        0x00000004
#define SAND_HAL_MA_WB_CONTROL_LENGTH_EN_SHIFT                       2
#define SAND_HAL_MA_WB_CONTROL_LENGTH_EN_MSB                         2
#define SAND_HAL_MA_WB_CONTROL_LENGTH_EN_LSB                         2
#define SAND_HAL_MA_WB_CONTROL_LENGTH_EN_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_WB_CONTROL_LENGTH_EN_DEFAULT                     0x00000000
#define SAND_HAL_MA_WB_CONTROL_RATE_EN_MASK                          0x00000002
#define SAND_HAL_MA_WB_CONTROL_RATE_EN_SHIFT                         1
#define SAND_HAL_MA_WB_CONTROL_RATE_EN_MSB                           1
#define SAND_HAL_MA_WB_CONTROL_RATE_EN_LSB                           1
#define SAND_HAL_MA_WB_CONTROL_RATE_EN_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_WB_CONTROL_RATE_EN_DEFAULT                       0x00000000
#define SAND_HAL_MA_WB_CONTROL_PB_EN_MASK                            0x00000001
#define SAND_HAL_MA_WB_CONTROL_PB_EN_SHIFT                           0
#define SAND_HAL_MA_WB_CONTROL_PB_EN_MSB                             0
#define SAND_HAL_MA_WB_CONTROL_PB_EN_LSB                             0
#define SAND_HAL_MA_WB_CONTROL_PB_EN_TYPE                            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_WB_CONTROL_PB_EN_DEFAULT                         0x00000000

/* field level defines for Device: MA  Register: WB_VOQ2NPC_ACC_CTRL */
#define SAND_HAL_MA_WB_VOQ2NPC_ACC_CTRL_VOQ2NPC_ACK_MASK             0x00400000
#define SAND_HAL_MA_WB_VOQ2NPC_ACC_CTRL_VOQ2NPC_ACK_SHIFT            22
#define SAND_HAL_MA_WB_VOQ2NPC_ACC_CTRL_VOQ2NPC_ACK_MSB              22
#define SAND_HAL_MA_WB_VOQ2NPC_ACC_CTRL_VOQ2NPC_ACK_LSB              22
#define SAND_HAL_MA_WB_VOQ2NPC_ACC_CTRL_VOQ2NPC_ACK_TYPE             (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_WB_VOQ2NPC_ACC_CTRL_VOQ2NPC_ACK_DEFAULT          0x00000000
#define SAND_HAL_MA_WB_VOQ2NPC_ACC_CTRL_VOQ2NPC_REQ_MASK             0x00200000
#define SAND_HAL_MA_WB_VOQ2NPC_ACC_CTRL_VOQ2NPC_REQ_SHIFT            21
#define SAND_HAL_MA_WB_VOQ2NPC_ACC_CTRL_VOQ2NPC_REQ_MSB              21
#define SAND_HAL_MA_WB_VOQ2NPC_ACC_CTRL_VOQ2NPC_REQ_LSB              21
#define SAND_HAL_MA_WB_VOQ2NPC_ACC_CTRL_VOQ2NPC_REQ_TYPE             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_WB_VOQ2NPC_ACC_CTRL_VOQ2NPC_REQ_DEFAULT          0x00000000
#define SAND_HAL_MA_WB_VOQ2NPC_ACC_CTRL_VOQ2NPC_RD_WR_N_MASK         0x00100000
#define SAND_HAL_MA_WB_VOQ2NPC_ACC_CTRL_VOQ2NPC_RD_WR_N_SHIFT        20
#define SAND_HAL_MA_WB_VOQ2NPC_ACC_CTRL_VOQ2NPC_RD_WR_N_MSB          20
#define SAND_HAL_MA_WB_VOQ2NPC_ACC_CTRL_VOQ2NPC_RD_WR_N_LSB          20
#define SAND_HAL_MA_WB_VOQ2NPC_ACC_CTRL_VOQ2NPC_RD_WR_N_TYPE         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_WB_VOQ2NPC_ACC_CTRL_VOQ2NPC_RD_WR_N_DEFAULT      0x00000000
#define SAND_HAL_MA_WB_VOQ2NPC_ACC_CTRL_VOQ2NPC_ADDRESS_MASK         0x000007ff
#define SAND_HAL_MA_WB_VOQ2NPC_ACC_CTRL_VOQ2NPC_ADDRESS_SHIFT        0
#define SAND_HAL_MA_WB_VOQ2NPC_ACC_CTRL_VOQ2NPC_ADDRESS_MSB          10
#define SAND_HAL_MA_WB_VOQ2NPC_ACC_CTRL_VOQ2NPC_ADDRESS_LSB          0
#define SAND_HAL_MA_WB_VOQ2NPC_ACC_CTRL_VOQ2NPC_ADDRESS_TYPE         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_WB_VOQ2NPC_ACC_CTRL_VOQ2NPC_ADDRESS_DEFAULT      0x00000000

/* field level defines for Device: MA  Register: WB_VOQ2NPC_ACC_DATA */
#define SAND_HAL_MA_WB_VOQ2NPC_ACC_DATA_VOQ2NPC_DATA_MASK            0x00000fff
#define SAND_HAL_MA_WB_VOQ2NPC_ACC_DATA_VOQ2NPC_DATA_SHIFT           0
#define SAND_HAL_MA_WB_VOQ2NPC_ACC_DATA_VOQ2NPC_DATA_MSB             11
#define SAND_HAL_MA_WB_VOQ2NPC_ACC_DATA_VOQ2NPC_DATA_LSB             0
#define SAND_HAL_MA_WB_VOQ2NPC_ACC_DATA_VOQ2NPC_DATA_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_WB_VOQ2NPC_ACC_DATA_VOQ2NPC_DATA_DEFAULT         0x00000000

/* field level defines for Device: MA  Register: MI_CONTROL */
#define SAND_HAL_MA_MI_CONTROL_EXT_SRAM_CLK_TRI_MASK                 0x00000008
#define SAND_HAL_MA_MI_CONTROL_EXT_SRAM_CLK_TRI_SHIFT                3
#define SAND_HAL_MA_MI_CONTROL_EXT_SRAM_CLK_TRI_MSB                  3
#define SAND_HAL_MA_MI_CONTROL_EXT_SRAM_CLK_TRI_LSB                  3
#define SAND_HAL_MA_MI_CONTROL_EXT_SRAM_CLK_TRI_TYPE                 (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_MI_CONTROL_EXT_SRAM_CLK_TRI_DEFAULT              0x00000000
#define SAND_HAL_MA_MI_CONTROL_EXT_FPGA_TRI_MASK                     0x00000004
#define SAND_HAL_MA_MI_CONTROL_EXT_FPGA_TRI_SHIFT                    2
#define SAND_HAL_MA_MI_CONTROL_EXT_FPGA_TRI_MSB                      2
#define SAND_HAL_MA_MI_CONTROL_EXT_FPGA_TRI_LSB                      2
#define SAND_HAL_MA_MI_CONTROL_EXT_FPGA_TRI_TYPE                     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_MI_CONTROL_EXT_FPGA_TRI_DEFAULT                  0x00000001
#define SAND_HAL_MA_MI_CONTROL_EXT_FPGA_EN_MASK                      0x00000002
#define SAND_HAL_MA_MI_CONTROL_EXT_FPGA_EN_SHIFT                     1
#define SAND_HAL_MA_MI_CONTROL_EXT_FPGA_EN_MSB                       1
#define SAND_HAL_MA_MI_CONTROL_EXT_FPGA_EN_LSB                       1
#define SAND_HAL_MA_MI_CONTROL_EXT_FPGA_EN_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_MI_CONTROL_EXT_FPGA_EN_DEFAULT                   0x00000000
#define SAND_HAL_MA_MI_CONTROL_EXT_SRAM_ONLINE_MASK                  0x00000001
#define SAND_HAL_MA_MI_CONTROL_EXT_SRAM_ONLINE_SHIFT                 0
#define SAND_HAL_MA_MI_CONTROL_EXT_SRAM_ONLINE_MSB                   0
#define SAND_HAL_MA_MI_CONTROL_EXT_SRAM_ONLINE_LSB                   0
#define SAND_HAL_MA_MI_CONTROL_EXT_SRAM_ONLINE_TYPE                  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_MI_CONTROL_EXT_SRAM_ONLINE_DEFAULT               0x00000000

/* field level defines for Device: MA  Register: MI_SRAM_ACC_CTRL */
#define SAND_HAL_MA_MI_SRAM_ACC_CTRL_S_HIGH_WR_MASK                  0x01000000
#define SAND_HAL_MA_MI_SRAM_ACC_CTRL_S_HIGH_WR_SHIFT                 24
#define SAND_HAL_MA_MI_SRAM_ACC_CTRL_S_HIGH_WR_MSB                   24
#define SAND_HAL_MA_MI_SRAM_ACC_CTRL_S_HIGH_WR_LSB                   24
#define SAND_HAL_MA_MI_SRAM_ACC_CTRL_S_HIGH_WR_TYPE                  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_MI_SRAM_ACC_CTRL_S_HIGH_WR_DEFAULT               0x00000000
#define SAND_HAL_MA_MI_SRAM_ACC_CTRL_S_LOW_WR_MASK                   0x00800000
#define SAND_HAL_MA_MI_SRAM_ACC_CTRL_S_LOW_WR_SHIFT                  23
#define SAND_HAL_MA_MI_SRAM_ACC_CTRL_S_LOW_WR_MSB                    23
#define SAND_HAL_MA_MI_SRAM_ACC_CTRL_S_LOW_WR_LSB                    23
#define SAND_HAL_MA_MI_SRAM_ACC_CTRL_S_LOW_WR_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_MI_SRAM_ACC_CTRL_S_LOW_WR_DEFAULT                0x00000000
#define SAND_HAL_MA_MI_SRAM_ACC_CTRL_S_ACK_MASK                      0x00400000
#define SAND_HAL_MA_MI_SRAM_ACC_CTRL_S_ACK_SHIFT                     22
#define SAND_HAL_MA_MI_SRAM_ACC_CTRL_S_ACK_MSB                       22
#define SAND_HAL_MA_MI_SRAM_ACC_CTRL_S_ACK_LSB                       22
#define SAND_HAL_MA_MI_SRAM_ACC_CTRL_S_ACK_TYPE                      (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_MI_SRAM_ACC_CTRL_S_ACK_DEFAULT                   0x00000000
#define SAND_HAL_MA_MI_SRAM_ACC_CTRL_S_REQ_MASK                      0x00200000
#define SAND_HAL_MA_MI_SRAM_ACC_CTRL_S_REQ_SHIFT                     21
#define SAND_HAL_MA_MI_SRAM_ACC_CTRL_S_REQ_MSB                       21
#define SAND_HAL_MA_MI_SRAM_ACC_CTRL_S_REQ_LSB                       21
#define SAND_HAL_MA_MI_SRAM_ACC_CTRL_S_REQ_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_MI_SRAM_ACC_CTRL_S_REQ_DEFAULT                   0x00000000
#define SAND_HAL_MA_MI_SRAM_ACC_CTRL_S_RD_WR_N_MASK                  0x00100000
#define SAND_HAL_MA_MI_SRAM_ACC_CTRL_S_RD_WR_N_SHIFT                 20
#define SAND_HAL_MA_MI_SRAM_ACC_CTRL_S_RD_WR_N_MSB                   20
#define SAND_HAL_MA_MI_SRAM_ACC_CTRL_S_RD_WR_N_LSB                   20
#define SAND_HAL_MA_MI_SRAM_ACC_CTRL_S_RD_WR_N_TYPE                  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_MI_SRAM_ACC_CTRL_S_RD_WR_N_DEFAULT               0x00000000
#define SAND_HAL_MA_MI_SRAM_ACC_CTRL_S_ADDRESS_MASK                  0x000fffff
#define SAND_HAL_MA_MI_SRAM_ACC_CTRL_S_ADDRESS_SHIFT                 0
#define SAND_HAL_MA_MI_SRAM_ACC_CTRL_S_ADDRESS_MSB                   19
#define SAND_HAL_MA_MI_SRAM_ACC_CTRL_S_ADDRESS_LSB                   0
#define SAND_HAL_MA_MI_SRAM_ACC_CTRL_S_ADDRESS_TYPE                  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_MI_SRAM_ACC_CTRL_S_ADDRESS_DEFAULT               0x00000000

/* field level defines for Device: MA  Register: MI_SRAM_ACC_DATA_L */
#define SAND_HAL_MA_MI_SRAM_ACC_DATA_L_SRAM_DATA_L_MASK              0xffffffff
#define SAND_HAL_MA_MI_SRAM_ACC_DATA_L_SRAM_DATA_L_SHIFT             0
#define SAND_HAL_MA_MI_SRAM_ACC_DATA_L_SRAM_DATA_L_MSB               31
#define SAND_HAL_MA_MI_SRAM_ACC_DATA_L_SRAM_DATA_L_LSB               0
#define SAND_HAL_MA_MI_SRAM_ACC_DATA_L_SRAM_DATA_L_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_MI_SRAM_ACC_DATA_L_SRAM_DATA_L_DEFAULT           0x00000000

/* field level defines for Device: MA  Register: MI_SRAM_ACC_DATA_H */
#define SAND_HAL_MA_MI_SRAM_ACC_DATA_H_SRAM_DATA_H_MASK              0xffffffff
#define SAND_HAL_MA_MI_SRAM_ACC_DATA_H_SRAM_DATA_H_SHIFT             0
#define SAND_HAL_MA_MI_SRAM_ACC_DATA_H_SRAM_DATA_H_MSB               31
#define SAND_HAL_MA_MI_SRAM_ACC_DATA_H_SRAM_DATA_H_LSB               0
#define SAND_HAL_MA_MI_SRAM_ACC_DATA_H_SRAM_DATA_H_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_MI_SRAM_ACC_DATA_H_SRAM_DATA_H_DEFAULT           0x00000000

/* field level defines for Device: MA  Register: RD_CONTROL */
#define SAND_HAL_MA_RD_CONTROL_NUM_VOQ_AVGS_MASK                     0x00000ff0
#define SAND_HAL_MA_RD_CONTROL_NUM_VOQ_AVGS_SHIFT                    4
#define SAND_HAL_MA_RD_CONTROL_NUM_VOQ_AVGS_MSB                      11
#define SAND_HAL_MA_RD_CONTROL_NUM_VOQ_AVGS_LSB                      4
#define SAND_HAL_MA_RD_CONTROL_NUM_VOQ_AVGS_TYPE                     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_RD_CONTROL_NUM_VOQ_AVGS_DEFAULT                  0x00000000
#define SAND_HAL_MA_RD_CONTROL_USE_PQL_EN_MASK                       0x00000002
#define SAND_HAL_MA_RD_CONTROL_USE_PQL_EN_SHIFT                      1
#define SAND_HAL_MA_RD_CONTROL_USE_PQL_EN_MSB                        1
#define SAND_HAL_MA_RD_CONTROL_USE_PQL_EN_LSB                        1
#define SAND_HAL_MA_RD_CONTROL_USE_PQL_EN_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_RD_CONTROL_USE_PQL_EN_DEFAULT                    0x00000000
#define SAND_HAL_MA_RD_CONTROL_RD_EN_MASK                            0x00000001
#define SAND_HAL_MA_RD_CONTROL_RD_EN_SHIFT                           0
#define SAND_HAL_MA_RD_CONTROL_RD_EN_MSB                             0
#define SAND_HAL_MA_RD_CONTROL_RD_EN_LSB                             0
#define SAND_HAL_MA_RD_CONTROL_RD_EN_TYPE                            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_RD_CONTROL_RD_EN_DEFAULT                         0x00000000

/* field level defines for Device: MA  Register: RD_WEIGHT_ACC_CTRL */
#define SAND_HAL_MA_RD_WEIGHT_ACC_CTRL_WGT_ACK_MASK                  0x00400000
#define SAND_HAL_MA_RD_WEIGHT_ACC_CTRL_WGT_ACK_SHIFT                 22
#define SAND_HAL_MA_RD_WEIGHT_ACC_CTRL_WGT_ACK_MSB                   22
#define SAND_HAL_MA_RD_WEIGHT_ACC_CTRL_WGT_ACK_LSB                   22
#define SAND_HAL_MA_RD_WEIGHT_ACC_CTRL_WGT_ACK_TYPE                  (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_RD_WEIGHT_ACC_CTRL_WGT_ACK_DEFAULT               0x00000000
#define SAND_HAL_MA_RD_WEIGHT_ACC_CTRL_WGT_REQ_MASK                  0x00200000
#define SAND_HAL_MA_RD_WEIGHT_ACC_CTRL_WGT_REQ_SHIFT                 21
#define SAND_HAL_MA_RD_WEIGHT_ACC_CTRL_WGT_REQ_MSB                   21
#define SAND_HAL_MA_RD_WEIGHT_ACC_CTRL_WGT_REQ_LSB                   21
#define SAND_HAL_MA_RD_WEIGHT_ACC_CTRL_WGT_REQ_TYPE                  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_RD_WEIGHT_ACC_CTRL_WGT_REQ_DEFAULT               0x00000000
#define SAND_HAL_MA_RD_WEIGHT_ACC_CTRL_WGT_RD_WR_N_MASK              0x00100000
#define SAND_HAL_MA_RD_WEIGHT_ACC_CTRL_WGT_RD_WR_N_SHIFT             20
#define SAND_HAL_MA_RD_WEIGHT_ACC_CTRL_WGT_RD_WR_N_MSB               20
#define SAND_HAL_MA_RD_WEIGHT_ACC_CTRL_WGT_RD_WR_N_LSB               20
#define SAND_HAL_MA_RD_WEIGHT_ACC_CTRL_WGT_RD_WR_N_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_RD_WEIGHT_ACC_CTRL_WGT_RD_WR_N_DEFAULT           0x00000000
#define SAND_HAL_MA_RD_WEIGHT_ACC_CTRL_WGT_ADDRESS_MASK              0x000007ff
#define SAND_HAL_MA_RD_WEIGHT_ACC_CTRL_WGT_ADDRESS_SHIFT             0
#define SAND_HAL_MA_RD_WEIGHT_ACC_CTRL_WGT_ADDRESS_MSB               10
#define SAND_HAL_MA_RD_WEIGHT_ACC_CTRL_WGT_ADDRESS_LSB               0
#define SAND_HAL_MA_RD_WEIGHT_ACC_CTRL_WGT_ADDRESS_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_RD_WEIGHT_ACC_CTRL_WGT_ADDRESS_DEFAULT           0x00000000

/* field level defines for Device: MA  Register: RD_WEIGHT_ACC_DATA */
#define SAND_HAL_MA_RD_WEIGHT_ACC_DATA_WGT_DATA_MASK                 0x0000000f
#define SAND_HAL_MA_RD_WEIGHT_ACC_DATA_WGT_DATA_SHIFT                0
#define SAND_HAL_MA_RD_WEIGHT_ACC_DATA_WGT_DATA_MSB                  3
#define SAND_HAL_MA_RD_WEIGHT_ACC_DATA_WGT_DATA_LSB                  0
#define SAND_HAL_MA_RD_WEIGHT_ACC_DATA_WGT_DATA_TYPE                 (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_RD_WEIGHT_ACC_DATA_WGT_DATA_DEFAULT              0x00000000

/* field level defines for Device: MA  Register: RD_VOQL_ACC_CTRL */
#define SAND_HAL_MA_RD_VOQL_ACC_CTRL_VOQL_ACK_MASK                   0x00400000
#define SAND_HAL_MA_RD_VOQL_ACC_CTRL_VOQL_ACK_SHIFT                  22
#define SAND_HAL_MA_RD_VOQL_ACC_CTRL_VOQL_ACK_MSB                    22
#define SAND_HAL_MA_RD_VOQL_ACC_CTRL_VOQL_ACK_LSB                    22
#define SAND_HAL_MA_RD_VOQL_ACC_CTRL_VOQL_ACK_TYPE                   (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_RD_VOQL_ACC_CTRL_VOQL_ACK_DEFAULT                0x00000000
#define SAND_HAL_MA_RD_VOQL_ACC_CTRL_VOQL_REQ_MASK                   0x00200000
#define SAND_HAL_MA_RD_VOQL_ACC_CTRL_VOQL_REQ_SHIFT                  21
#define SAND_HAL_MA_RD_VOQL_ACC_CTRL_VOQL_REQ_MSB                    21
#define SAND_HAL_MA_RD_VOQL_ACC_CTRL_VOQL_REQ_LSB                    21
#define SAND_HAL_MA_RD_VOQL_ACC_CTRL_VOQL_REQ_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_RD_VOQL_ACC_CTRL_VOQL_REQ_DEFAULT                0x00000000
#define SAND_HAL_MA_RD_VOQL_ACC_CTRL_VOQL_RD_WR_N_MASK               0x00100000
#define SAND_HAL_MA_RD_VOQL_ACC_CTRL_VOQL_RD_WR_N_SHIFT              20
#define SAND_HAL_MA_RD_VOQL_ACC_CTRL_VOQL_RD_WR_N_MSB                20
#define SAND_HAL_MA_RD_VOQL_ACC_CTRL_VOQL_RD_WR_N_LSB                20
#define SAND_HAL_MA_RD_VOQL_ACC_CTRL_VOQL_RD_WR_N_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_RD_VOQL_ACC_CTRL_VOQL_RD_WR_N_DEFAULT            0x00000000
#define SAND_HAL_MA_RD_VOQL_ACC_CTRL_VOQL_ADDRESS_MASK               0x00000fff
#define SAND_HAL_MA_RD_VOQL_ACC_CTRL_VOQL_ADDRESS_SHIFT              0
#define SAND_HAL_MA_RD_VOQL_ACC_CTRL_VOQL_ADDRESS_MSB                11
#define SAND_HAL_MA_RD_VOQL_ACC_CTRL_VOQL_ADDRESS_LSB                0
#define SAND_HAL_MA_RD_VOQL_ACC_CTRL_VOQL_ADDRESS_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_RD_VOQL_ACC_CTRL_VOQL_ADDRESS_DEFAULT            0x00000000

/* field level defines for Device: MA  Register: RD_VOQL_ACC_DATA_LOW */
#define SAND_HAL_MA_RD_VOQL_ACC_DATA_LOW_VOQL_DATA_L_MASK            0xffffffff
#define SAND_HAL_MA_RD_VOQL_ACC_DATA_LOW_VOQL_DATA_L_SHIFT           0
#define SAND_HAL_MA_RD_VOQL_ACC_DATA_LOW_VOQL_DATA_L_MSB             31
#define SAND_HAL_MA_RD_VOQL_ACC_DATA_LOW_VOQL_DATA_L_LSB             0
#define SAND_HAL_MA_RD_VOQL_ACC_DATA_LOW_VOQL_DATA_L_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_RD_VOQL_ACC_DATA_LOW_VOQL_DATA_L_DEFAULT         0x00000000

/* field level defines for Device: MA  Register: RD_VOQL_ACC_DATA_HIGH */
#define SAND_HAL_MA_RD_VOQL_ACC_DATA_HIGH_VOQL_DATA_H_MASK           0x0000000f
#define SAND_HAL_MA_RD_VOQL_ACC_DATA_HIGH_VOQL_DATA_H_SHIFT          0
#define SAND_HAL_MA_RD_VOQL_ACC_DATA_HIGH_VOQL_DATA_H_MSB            3
#define SAND_HAL_MA_RD_VOQL_ACC_DATA_HIGH_VOQL_DATA_H_LSB            0
#define SAND_HAL_MA_RD_VOQL_ACC_DATA_HIGH_VOQL_DATA_H_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_RD_VOQL_ACC_DATA_HIGH_VOQL_DATA_H_DEFAULT        0x00000000

/* field level defines for Device: MA  Register: RD_VOQA_ACC_CTRL */
#define SAND_HAL_MA_RD_VOQA_ACC_CTRL_VOQA_ACK_MASK                   0x00400000
#define SAND_HAL_MA_RD_VOQA_ACC_CTRL_VOQA_ACK_SHIFT                  22
#define SAND_HAL_MA_RD_VOQA_ACC_CTRL_VOQA_ACK_MSB                    22
#define SAND_HAL_MA_RD_VOQA_ACC_CTRL_VOQA_ACK_LSB                    22
#define SAND_HAL_MA_RD_VOQA_ACC_CTRL_VOQA_ACK_TYPE                   (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_RD_VOQA_ACC_CTRL_VOQA_ACK_DEFAULT                0x00000000
#define SAND_HAL_MA_RD_VOQA_ACC_CTRL_VOQA_REQ_MASK                   0x00200000
#define SAND_HAL_MA_RD_VOQA_ACC_CTRL_VOQA_REQ_SHIFT                  21
#define SAND_HAL_MA_RD_VOQA_ACC_CTRL_VOQA_REQ_MSB                    21
#define SAND_HAL_MA_RD_VOQA_ACC_CTRL_VOQA_REQ_LSB                    21
#define SAND_HAL_MA_RD_VOQA_ACC_CTRL_VOQA_REQ_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_RD_VOQA_ACC_CTRL_VOQA_REQ_DEFAULT                0x00000000
#define SAND_HAL_MA_RD_VOQA_ACC_CTRL_VOQA_RD_WR_N_MASK               0x00100000
#define SAND_HAL_MA_RD_VOQA_ACC_CTRL_VOQA_RD_WR_N_SHIFT              20
#define SAND_HAL_MA_RD_VOQA_ACC_CTRL_VOQA_RD_WR_N_MSB                20
#define SAND_HAL_MA_RD_VOQA_ACC_CTRL_VOQA_RD_WR_N_LSB                20
#define SAND_HAL_MA_RD_VOQA_ACC_CTRL_VOQA_RD_WR_N_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_RD_VOQA_ACC_CTRL_VOQA_RD_WR_N_DEFAULT            0x00000000
#define SAND_HAL_MA_RD_VOQA_ACC_CTRL_VOQA_ADDRESS_MASK               0x000007ff
#define SAND_HAL_MA_RD_VOQA_ACC_CTRL_VOQA_ADDRESS_SHIFT              0
#define SAND_HAL_MA_RD_VOQA_ACC_CTRL_VOQA_ADDRESS_MSB                10
#define SAND_HAL_MA_RD_VOQA_ACC_CTRL_VOQA_ADDRESS_LSB                0
#define SAND_HAL_MA_RD_VOQA_ACC_CTRL_VOQA_ADDRESS_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_RD_VOQA_ACC_CTRL_VOQA_ADDRESS_DEFAULT            0x00000000

/* field level defines for Device: MA  Register: RD_VOQA_ACC_DATA */
#define SAND_HAL_MA_RD_VOQA_ACC_DATA_VOQA_DATA_MASK                  0xffffffff
#define SAND_HAL_MA_RD_VOQA_ACC_DATA_VOQA_DATA_SHIFT                 0
#define SAND_HAL_MA_RD_VOQA_ACC_DATA_VOQA_DATA_MSB                   31
#define SAND_HAL_MA_RD_VOQA_ACC_DATA_VOQA_DATA_LSB                   0
#define SAND_HAL_MA_RD_VOQA_ACC_DATA_VOQA_DATA_TYPE                  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_RD_VOQA_ACC_DATA_VOQA_DATA_DEFAULT               0x00000000

/* field level defines for Device: MA  Register: BW_GQR_ACC_CTRL */
#define SAND_HAL_MA_BW_GQR_ACC_CTRL_GQR_ACK_MASK                     0x00400000
#define SAND_HAL_MA_BW_GQR_ACC_CTRL_GQR_ACK_SHIFT                    22
#define SAND_HAL_MA_BW_GQR_ACC_CTRL_GQR_ACK_MSB                      22
#define SAND_HAL_MA_BW_GQR_ACC_CTRL_GQR_ACK_LSB                      22
#define SAND_HAL_MA_BW_GQR_ACC_CTRL_GQR_ACK_TYPE                     (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_BW_GQR_ACC_CTRL_GQR_ACK_DEFAULT                  0x00000000
#define SAND_HAL_MA_BW_GQR_ACC_CTRL_GQR_REQ_MASK                     0x00200000
#define SAND_HAL_MA_BW_GQR_ACC_CTRL_GQR_REQ_SHIFT                    21
#define SAND_HAL_MA_BW_GQR_ACC_CTRL_GQR_REQ_MSB                      21
#define SAND_HAL_MA_BW_GQR_ACC_CTRL_GQR_REQ_LSB                      21
#define SAND_HAL_MA_BW_GQR_ACC_CTRL_GQR_REQ_TYPE                     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_BW_GQR_ACC_CTRL_GQR_REQ_DEFAULT                  0x00000000
#define SAND_HAL_MA_BW_GQR_ACC_CTRL_GQR_RD_WR_N_MASK                 0x00100000
#define SAND_HAL_MA_BW_GQR_ACC_CTRL_GQR_RD_WR_N_SHIFT                20
#define SAND_HAL_MA_BW_GQR_ACC_CTRL_GQR_RD_WR_N_MSB                  20
#define SAND_HAL_MA_BW_GQR_ACC_CTRL_GQR_RD_WR_N_LSB                  20
#define SAND_HAL_MA_BW_GQR_ACC_CTRL_GQR_RD_WR_N_TYPE                 (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_BW_GQR_ACC_CTRL_GQR_RD_WR_N_DEFAULT              0x00000000
#define SAND_HAL_MA_BW_GQR_ACC_CTRL_GQR_ADDRESS_MASK                 0x00000fff
#define SAND_HAL_MA_BW_GQR_ACC_CTRL_GQR_ADDRESS_SHIFT                0
#define SAND_HAL_MA_BW_GQR_ACC_CTRL_GQR_ADDRESS_MSB                  11
#define SAND_HAL_MA_BW_GQR_ACC_CTRL_GQR_ADDRESS_LSB                  0
#define SAND_HAL_MA_BW_GQR_ACC_CTRL_GQR_ADDRESS_TYPE                 (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_BW_GQR_ACC_CTRL_GQR_ADDRESS_DEFAULT              0x00000000

/* field level defines for Device: MA  Register: BW_GQR_ACC_DATA */
#define SAND_HAL_MA_BW_GQR_ACC_DATA_GQR_DATA_MASK                    0xffffffff
#define SAND_HAL_MA_BW_GQR_ACC_DATA_GQR_DATA_SHIFT                   0
#define SAND_HAL_MA_BW_GQR_ACC_DATA_GQR_DATA_MSB                     31
#define SAND_HAL_MA_BW_GQR_ACC_DATA_GQR_DATA_LSB                     0
#define SAND_HAL_MA_BW_GQR_ACC_DATA_GQR_DATA_TYPE                    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_BW_GQR_ACC_DATA_GQR_DATA_DEFAULT                 0x00000000

/* field level defines for Device: MA  Register: BW_GQL_ACC_CTRL */
#define SAND_HAL_MA_BW_GQL_ACC_CTRL_GQL_ACK_MASK                     0x00400000
#define SAND_HAL_MA_BW_GQL_ACC_CTRL_GQL_ACK_SHIFT                    22
#define SAND_HAL_MA_BW_GQL_ACC_CTRL_GQL_ACK_MSB                      22
#define SAND_HAL_MA_BW_GQL_ACC_CTRL_GQL_ACK_LSB                      22
#define SAND_HAL_MA_BW_GQL_ACC_CTRL_GQL_ACK_TYPE                     (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_BW_GQL_ACC_CTRL_GQL_ACK_DEFAULT                  0x00000000
#define SAND_HAL_MA_BW_GQL_ACC_CTRL_GQL_REQ_MASK                     0x00200000
#define SAND_HAL_MA_BW_GQL_ACC_CTRL_GQL_REQ_SHIFT                    21
#define SAND_HAL_MA_BW_GQL_ACC_CTRL_GQL_REQ_MSB                      21
#define SAND_HAL_MA_BW_GQL_ACC_CTRL_GQL_REQ_LSB                      21
#define SAND_HAL_MA_BW_GQL_ACC_CTRL_GQL_REQ_TYPE                     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_BW_GQL_ACC_CTRL_GQL_REQ_DEFAULT                  0x00000000
#define SAND_HAL_MA_BW_GQL_ACC_CTRL_GQL_RD_WR_N_MASK                 0x00100000
#define SAND_HAL_MA_BW_GQL_ACC_CTRL_GQL_RD_WR_N_SHIFT                20
#define SAND_HAL_MA_BW_GQL_ACC_CTRL_GQL_RD_WR_N_MSB                  20
#define SAND_HAL_MA_BW_GQL_ACC_CTRL_GQL_RD_WR_N_LSB                  20
#define SAND_HAL_MA_BW_GQL_ACC_CTRL_GQL_RD_WR_N_TYPE                 (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_BW_GQL_ACC_CTRL_GQL_RD_WR_N_DEFAULT              0x00000000
#define SAND_HAL_MA_BW_GQL_ACC_CTRL_GQL_ADDRESS_MASK                 0x00000fff
#define SAND_HAL_MA_BW_GQL_ACC_CTRL_GQL_ADDRESS_SHIFT                0
#define SAND_HAL_MA_BW_GQL_ACC_CTRL_GQL_ADDRESS_MSB                  11
#define SAND_HAL_MA_BW_GQL_ACC_CTRL_GQL_ADDRESS_LSB                  0
#define SAND_HAL_MA_BW_GQL_ACC_CTRL_GQL_ADDRESS_TYPE                 (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_BW_GQL_ACC_CTRL_GQL_ADDRESS_DEFAULT              0x00000000

/* field level defines for Device: MA  Register: BW_GQL_ACC_DATA_LOW */
#define SAND_HAL_MA_BW_GQL_ACC_DATA_LOW_GQL_DATA_LOW_MASK            0xffffffff
#define SAND_HAL_MA_BW_GQL_ACC_DATA_LOW_GQL_DATA_LOW_SHIFT           0
#define SAND_HAL_MA_BW_GQL_ACC_DATA_LOW_GQL_DATA_LOW_MSB             31
#define SAND_HAL_MA_BW_GQL_ACC_DATA_LOW_GQL_DATA_LOW_LSB             0
#define SAND_HAL_MA_BW_GQL_ACC_DATA_LOW_GQL_DATA_LOW_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_BW_GQL_ACC_DATA_LOW_GQL_DATA_LOW_DEFAULT         0x00000000

/* field level defines for Device: MA  Register: BW_GQL_ACC_DATA_HIGH */
#define SAND_HAL_MA_BW_GQL_ACC_DATA_HIGH_GQL_DATA_HIGH_MASK          0x0000000f
#define SAND_HAL_MA_BW_GQL_ACC_DATA_HIGH_GQL_DATA_HIGH_SHIFT         0
#define SAND_HAL_MA_BW_GQL_ACC_DATA_HIGH_GQL_DATA_HIGH_MSB           3
#define SAND_HAL_MA_BW_GQL_ACC_DATA_HIGH_GQL_DATA_HIGH_LSB           0
#define SAND_HAL_MA_BW_GQL_ACC_DATA_HIGH_GQL_DATA_HIGH_TYPE          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_BW_GQL_ACC_DATA_HIGH_GQL_DATA_HIGH_DEFAULT       0x00000000

/* field level defines for Device: MA  Register: QI0_CONTROL */
#define SAND_HAL_MA_QI0_CONTROL_ENABLE_MASK                          0x00000002
#define SAND_HAL_MA_QI0_CONTROL_ENABLE_SHIFT                         1
#define SAND_HAL_MA_QI0_CONTROL_ENABLE_MSB                           1
#define SAND_HAL_MA_QI0_CONTROL_ENABLE_LSB                           1
#define SAND_HAL_MA_QI0_CONTROL_ENABLE_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_QI0_CONTROL_ENABLE_DEFAULT                       0x00000000
#define SAND_HAL_MA_QI0_CONTROL_INVERT_PACK_BIP_MASK                 0x00000001
#define SAND_HAL_MA_QI0_CONTROL_INVERT_PACK_BIP_SHIFT                0
#define SAND_HAL_MA_QI0_CONTROL_INVERT_PACK_BIP_MSB                  0
#define SAND_HAL_MA_QI0_CONTROL_INVERT_PACK_BIP_LSB                  0
#define SAND_HAL_MA_QI0_CONTROL_INVERT_PACK_BIP_TYPE                 (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_QI0_CONTROL_INVERT_PACK_BIP_DEFAULT              0x00000000

/* field level defines for Device: MA  Register: QI1_CONTROL */
#define SAND_HAL_MA_QI1_CONTROL_ENABLE_MASK                          0x00000002
#define SAND_HAL_MA_QI1_CONTROL_ENABLE_SHIFT                         1
#define SAND_HAL_MA_QI1_CONTROL_ENABLE_MSB                           1
#define SAND_HAL_MA_QI1_CONTROL_ENABLE_LSB                           1
#define SAND_HAL_MA_QI1_CONTROL_ENABLE_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_QI1_CONTROL_ENABLE_DEFAULT                       0x00000000
#define SAND_HAL_MA_QI1_CONTROL_INVERT_PACK_BIP_MASK                 0x00000001
#define SAND_HAL_MA_QI1_CONTROL_INVERT_PACK_BIP_SHIFT                0
#define SAND_HAL_MA_QI1_CONTROL_INVERT_PACK_BIP_MSB                  0
#define SAND_HAL_MA_QI1_CONTROL_INVERT_PACK_BIP_LSB                  0
#define SAND_HAL_MA_QI1_CONTROL_INVERT_PACK_BIP_TYPE                 (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_QI1_CONTROL_INVERT_PACK_BIP_DEFAULT              0x00000000

/* field level defines for Device: MA  Register: QI2_CONTROL */
#define SAND_HAL_MA_QI2_CONTROL_ENABLE_MASK                          0x00000002
#define SAND_HAL_MA_QI2_CONTROL_ENABLE_SHIFT                         1
#define SAND_HAL_MA_QI2_CONTROL_ENABLE_MSB                           1
#define SAND_HAL_MA_QI2_CONTROL_ENABLE_LSB                           1
#define SAND_HAL_MA_QI2_CONTROL_ENABLE_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_QI2_CONTROL_ENABLE_DEFAULT                       0x00000000
#define SAND_HAL_MA_QI2_CONTROL_INVERT_PACK_BIP_MASK                 0x00000001
#define SAND_HAL_MA_QI2_CONTROL_INVERT_PACK_BIP_SHIFT                0
#define SAND_HAL_MA_QI2_CONTROL_INVERT_PACK_BIP_MSB                  0
#define SAND_HAL_MA_QI2_CONTROL_INVERT_PACK_BIP_LSB                  0
#define SAND_HAL_MA_QI2_CONTROL_INVERT_PACK_BIP_TYPE                 (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_QI2_CONTROL_INVERT_PACK_BIP_DEFAULT              0x00000000

/* field level defines for Device: MA  Register: QI3_CONTROL */
#define SAND_HAL_MA_QI3_CONTROL_ENABLE_MASK                          0x00000002
#define SAND_HAL_MA_QI3_CONTROL_ENABLE_SHIFT                         1
#define SAND_HAL_MA_QI3_CONTROL_ENABLE_MSB                           1
#define SAND_HAL_MA_QI3_CONTROL_ENABLE_LSB                           1
#define SAND_HAL_MA_QI3_CONTROL_ENABLE_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_QI3_CONTROL_ENABLE_DEFAULT                       0x00000000
#define SAND_HAL_MA_QI3_CONTROL_INVERT_PACK_BIP_MASK                 0x00000001
#define SAND_HAL_MA_QI3_CONTROL_INVERT_PACK_BIP_SHIFT                0
#define SAND_HAL_MA_QI3_CONTROL_INVERT_PACK_BIP_MSB                  0
#define SAND_HAL_MA_QI3_CONTROL_INVERT_PACK_BIP_LSB                  0
#define SAND_HAL_MA_QI3_CONTROL_INVERT_PACK_BIP_TYPE                 (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_QI3_CONTROL_INVERT_PACK_BIP_DEFAULT              0x00000000

/* field level defines for Device: MA  Register: QI4_CONTROL */
#define SAND_HAL_MA_QI4_CONTROL_ENABLE_MASK                          0x00000002
#define SAND_HAL_MA_QI4_CONTROL_ENABLE_SHIFT                         1
#define SAND_HAL_MA_QI4_CONTROL_ENABLE_MSB                           1
#define SAND_HAL_MA_QI4_CONTROL_ENABLE_LSB                           1
#define SAND_HAL_MA_QI4_CONTROL_ENABLE_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_QI4_CONTROL_ENABLE_DEFAULT                       0x00000000
#define SAND_HAL_MA_QI4_CONTROL_INVERT_PACK_BIP_MASK                 0x00000001
#define SAND_HAL_MA_QI4_CONTROL_INVERT_PACK_BIP_SHIFT                0
#define SAND_HAL_MA_QI4_CONTROL_INVERT_PACK_BIP_MSB                  0
#define SAND_HAL_MA_QI4_CONTROL_INVERT_PACK_BIP_LSB                  0
#define SAND_HAL_MA_QI4_CONTROL_INVERT_PACK_BIP_TYPE                 (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_QI4_CONTROL_INVERT_PACK_BIP_DEFAULT              0x00000000

/* field level defines for Device: MA  Register: QI5_CONTROL */
#define SAND_HAL_MA_QI5_CONTROL_ENABLE_MASK                          0x00000002
#define SAND_HAL_MA_QI5_CONTROL_ENABLE_SHIFT                         1
#define SAND_HAL_MA_QI5_CONTROL_ENABLE_MSB                           1
#define SAND_HAL_MA_QI5_CONTROL_ENABLE_LSB                           1
#define SAND_HAL_MA_QI5_CONTROL_ENABLE_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_QI5_CONTROL_ENABLE_DEFAULT                       0x00000000
#define SAND_HAL_MA_QI5_CONTROL_INVERT_PACK_BIP_MASK                 0x00000001
#define SAND_HAL_MA_QI5_CONTROL_INVERT_PACK_BIP_SHIFT                0
#define SAND_HAL_MA_QI5_CONTROL_INVERT_PACK_BIP_MSB                  0
#define SAND_HAL_MA_QI5_CONTROL_INVERT_PACK_BIP_LSB                  0
#define SAND_HAL_MA_QI5_CONTROL_INVERT_PACK_BIP_TYPE                 (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_QI5_CONTROL_INVERT_PACK_BIP_DEFAULT              0x00000000

/* field level defines for Device: MA  Register: QI6_CONTROL */
#define SAND_HAL_MA_QI6_CONTROL_ENABLE_MASK                          0x00000002
#define SAND_HAL_MA_QI6_CONTROL_ENABLE_SHIFT                         1
#define SAND_HAL_MA_QI6_CONTROL_ENABLE_MSB                           1
#define SAND_HAL_MA_QI6_CONTROL_ENABLE_LSB                           1
#define SAND_HAL_MA_QI6_CONTROL_ENABLE_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_QI6_CONTROL_ENABLE_DEFAULT                       0x00000000
#define SAND_HAL_MA_QI6_CONTROL_INVERT_PACK_BIP_MASK                 0x00000001
#define SAND_HAL_MA_QI6_CONTROL_INVERT_PACK_BIP_SHIFT                0
#define SAND_HAL_MA_QI6_CONTROL_INVERT_PACK_BIP_MSB                  0
#define SAND_HAL_MA_QI6_CONTROL_INVERT_PACK_BIP_LSB                  0
#define SAND_HAL_MA_QI6_CONTROL_INVERT_PACK_BIP_TYPE                 (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_QI6_CONTROL_INVERT_PACK_BIP_DEFAULT              0x00000000

/* field level defines for Device: MA  Register: QI7_CONTROL */
#define SAND_HAL_MA_QI7_CONTROL_ENABLE_MASK                          0x00000002
#define SAND_HAL_MA_QI7_CONTROL_ENABLE_SHIFT                         1
#define SAND_HAL_MA_QI7_CONTROL_ENABLE_MSB                           1
#define SAND_HAL_MA_QI7_CONTROL_ENABLE_LSB                           1
#define SAND_HAL_MA_QI7_CONTROL_ENABLE_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_QI7_CONTROL_ENABLE_DEFAULT                       0x00000000
#define SAND_HAL_MA_QI7_CONTROL_INVERT_PACK_BIP_MASK                 0x00000001
#define SAND_HAL_MA_QI7_CONTROL_INVERT_PACK_BIP_SHIFT                0
#define SAND_HAL_MA_QI7_CONTROL_INVERT_PACK_BIP_MSB                  0
#define SAND_HAL_MA_QI7_CONTROL_INVERT_PACK_BIP_LSB                  0
#define SAND_HAL_MA_QI7_CONTROL_INVERT_PACK_BIP_TYPE                 (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_QI7_CONTROL_INVERT_PACK_BIP_DEFAULT              0x00000000

/* field level defines for Device: MA  Register: QI8_CONTROL */
#define SAND_HAL_MA_QI8_CONTROL_ENABLE_MASK                          0x00000002
#define SAND_HAL_MA_QI8_CONTROL_ENABLE_SHIFT                         1
#define SAND_HAL_MA_QI8_CONTROL_ENABLE_MSB                           1
#define SAND_HAL_MA_QI8_CONTROL_ENABLE_LSB                           1
#define SAND_HAL_MA_QI8_CONTROL_ENABLE_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_QI8_CONTROL_ENABLE_DEFAULT                       0x00000000
#define SAND_HAL_MA_QI8_CONTROL_INVERT_PACK_BIP_MASK                 0x00000001
#define SAND_HAL_MA_QI8_CONTROL_INVERT_PACK_BIP_SHIFT                0
#define SAND_HAL_MA_QI8_CONTROL_INVERT_PACK_BIP_MSB                  0
#define SAND_HAL_MA_QI8_CONTROL_INVERT_PACK_BIP_LSB                  0
#define SAND_HAL_MA_QI8_CONTROL_INVERT_PACK_BIP_TYPE                 (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_QI8_CONTROL_INVERT_PACK_BIP_DEFAULT              0x00000000

/* field level defines for Device: MA  Register: QI9_CONTROL */
#define SAND_HAL_MA_QI9_CONTROL_ENABLE_MASK                          0x00000002
#define SAND_HAL_MA_QI9_CONTROL_ENABLE_SHIFT                         1
#define SAND_HAL_MA_QI9_CONTROL_ENABLE_MSB                           1
#define SAND_HAL_MA_QI9_CONTROL_ENABLE_LSB                           1
#define SAND_HAL_MA_QI9_CONTROL_ENABLE_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_QI9_CONTROL_ENABLE_DEFAULT                       0x00000000
#define SAND_HAL_MA_QI9_CONTROL_INVERT_PACK_BIP_MASK                 0x00000001
#define SAND_HAL_MA_QI9_CONTROL_INVERT_PACK_BIP_SHIFT                0
#define SAND_HAL_MA_QI9_CONTROL_INVERT_PACK_BIP_MSB                  0
#define SAND_HAL_MA_QI9_CONTROL_INVERT_PACK_BIP_LSB                  0
#define SAND_HAL_MA_QI9_CONTROL_INVERT_PACK_BIP_TYPE                 (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_QI9_CONTROL_INVERT_PACK_BIP_DEFAULT              0x00000000

/* field level defines for Device: MA  Register: QI10_CONTROL */
#define SAND_HAL_MA_QI10_CONTROL_ENABLE_MASK                         0x00000002
#define SAND_HAL_MA_QI10_CONTROL_ENABLE_SHIFT                        1
#define SAND_HAL_MA_QI10_CONTROL_ENABLE_MSB                          1
#define SAND_HAL_MA_QI10_CONTROL_ENABLE_LSB                          1
#define SAND_HAL_MA_QI10_CONTROL_ENABLE_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_QI10_CONTROL_ENABLE_DEFAULT                      0x00000000
#define SAND_HAL_MA_QI10_CONTROL_INVERT_PACK_BIP_MASK                0x00000001
#define SAND_HAL_MA_QI10_CONTROL_INVERT_PACK_BIP_SHIFT               0
#define SAND_HAL_MA_QI10_CONTROL_INVERT_PACK_BIP_MSB                 0
#define SAND_HAL_MA_QI10_CONTROL_INVERT_PACK_BIP_LSB                 0
#define SAND_HAL_MA_QI10_CONTROL_INVERT_PACK_BIP_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_QI10_CONTROL_INVERT_PACK_BIP_DEFAULT             0x00000000

/* field level defines for Device: MA  Register: QI11_CONTROL */
#define SAND_HAL_MA_QI11_CONTROL_ENABLE_MASK                         0x00000002
#define SAND_HAL_MA_QI11_CONTROL_ENABLE_SHIFT                        1
#define SAND_HAL_MA_QI11_CONTROL_ENABLE_MSB                          1
#define SAND_HAL_MA_QI11_CONTROL_ENABLE_LSB                          1
#define SAND_HAL_MA_QI11_CONTROL_ENABLE_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_QI11_CONTROL_ENABLE_DEFAULT                      0x00000000
#define SAND_HAL_MA_QI11_CONTROL_INVERT_PACK_BIP_MASK                0x00000001
#define SAND_HAL_MA_QI11_CONTROL_INVERT_PACK_BIP_SHIFT               0
#define SAND_HAL_MA_QI11_CONTROL_INVERT_PACK_BIP_MSB                 0
#define SAND_HAL_MA_QI11_CONTROL_INVERT_PACK_BIP_LSB                 0
#define SAND_HAL_MA_QI11_CONTROL_INVERT_PACK_BIP_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_QI11_CONTROL_INVERT_PACK_BIP_DEFAULT             0x00000000

/* field level defines for Device: MA  Register: QI12_CONTROL */
#define SAND_HAL_MA_QI12_CONTROL_ENABLE_MASK                         0x00000002
#define SAND_HAL_MA_QI12_CONTROL_ENABLE_SHIFT                        1
#define SAND_HAL_MA_QI12_CONTROL_ENABLE_MSB                          1
#define SAND_HAL_MA_QI12_CONTROL_ENABLE_LSB                          1
#define SAND_HAL_MA_QI12_CONTROL_ENABLE_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_QI12_CONTROL_ENABLE_DEFAULT                      0x00000000
#define SAND_HAL_MA_QI12_CONTROL_INVERT_PACK_BIP_MASK                0x00000001
#define SAND_HAL_MA_QI12_CONTROL_INVERT_PACK_BIP_SHIFT               0
#define SAND_HAL_MA_QI12_CONTROL_INVERT_PACK_BIP_MSB                 0
#define SAND_HAL_MA_QI12_CONTROL_INVERT_PACK_BIP_LSB                 0
#define SAND_HAL_MA_QI12_CONTROL_INVERT_PACK_BIP_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_QI12_CONTROL_INVERT_PACK_BIP_DEFAULT             0x00000000

/* field level defines for Device: MA  Register: QI13_CONTROL */
#define SAND_HAL_MA_QI13_CONTROL_ENABLE_MASK                         0x00000002
#define SAND_HAL_MA_QI13_CONTROL_ENABLE_SHIFT                        1
#define SAND_HAL_MA_QI13_CONTROL_ENABLE_MSB                          1
#define SAND_HAL_MA_QI13_CONTROL_ENABLE_LSB                          1
#define SAND_HAL_MA_QI13_CONTROL_ENABLE_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_QI13_CONTROL_ENABLE_DEFAULT                      0x00000000
#define SAND_HAL_MA_QI13_CONTROL_INVERT_PACK_BIP_MASK                0x00000001
#define SAND_HAL_MA_QI13_CONTROL_INVERT_PACK_BIP_SHIFT               0
#define SAND_HAL_MA_QI13_CONTROL_INVERT_PACK_BIP_MSB                 0
#define SAND_HAL_MA_QI13_CONTROL_INVERT_PACK_BIP_LSB                 0
#define SAND_HAL_MA_QI13_CONTROL_INVERT_PACK_BIP_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_QI13_CONTROL_INVERT_PACK_BIP_DEFAULT             0x00000000

/* field level defines for Device: MA  Register: QI14_CONTROL */
#define SAND_HAL_MA_QI14_CONTROL_ENABLE_MASK                         0x00000002
#define SAND_HAL_MA_QI14_CONTROL_ENABLE_SHIFT                        1
#define SAND_HAL_MA_QI14_CONTROL_ENABLE_MSB                          1
#define SAND_HAL_MA_QI14_CONTROL_ENABLE_LSB                          1
#define SAND_HAL_MA_QI14_CONTROL_ENABLE_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_QI14_CONTROL_ENABLE_DEFAULT                      0x00000000
#define SAND_HAL_MA_QI14_CONTROL_INVERT_PACK_BIP_MASK                0x00000001
#define SAND_HAL_MA_QI14_CONTROL_INVERT_PACK_BIP_SHIFT               0
#define SAND_HAL_MA_QI14_CONTROL_INVERT_PACK_BIP_MSB                 0
#define SAND_HAL_MA_QI14_CONTROL_INVERT_PACK_BIP_LSB                 0
#define SAND_HAL_MA_QI14_CONTROL_INVERT_PACK_BIP_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_QI14_CONTROL_INVERT_PACK_BIP_DEFAULT             0x00000000

/* field level defines for Device: MA  Register: QI15_CONTROL */
#define SAND_HAL_MA_QI15_CONTROL_ENABLE_MASK                         0x00000002
#define SAND_HAL_MA_QI15_CONTROL_ENABLE_SHIFT                        1
#define SAND_HAL_MA_QI15_CONTROL_ENABLE_MSB                          1
#define SAND_HAL_MA_QI15_CONTROL_ENABLE_LSB                          1
#define SAND_HAL_MA_QI15_CONTROL_ENABLE_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_QI15_CONTROL_ENABLE_DEFAULT                      0x00000000
#define SAND_HAL_MA_QI15_CONTROL_INVERT_PACK_BIP_MASK                0x00000001
#define SAND_HAL_MA_QI15_CONTROL_INVERT_PACK_BIP_SHIFT               0
#define SAND_HAL_MA_QI15_CONTROL_INVERT_PACK_BIP_MSB                 0
#define SAND_HAL_MA_QI15_CONTROL_INVERT_PACK_BIP_LSB                 0
#define SAND_HAL_MA_QI15_CONTROL_INVERT_PACK_BIP_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_QI15_CONTROL_INVERT_PACK_BIP_DEFAULT             0x00000000

/* field level defines for Device: MA  Register: AM_CONTROL0 */
#define SAND_HAL_MA_AM_CONTROL0_AM_ENABLE_MASK                       0x80000000
#define SAND_HAL_MA_AM_CONTROL0_AM_ENABLE_SHIFT                      31
#define SAND_HAL_MA_AM_CONTROL0_AM_ENABLE_MSB                        31
#define SAND_HAL_MA_AM_CONTROL0_AM_ENABLE_LSB                        31
#define SAND_HAL_MA_AM_CONTROL0_AM_ENABLE_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_AM_CONTROL0_AM_ENABLE_DEFAULT                    0x00000000
#define SAND_HAL_MA_AM_CONTROL0_RN_ENABLE_MASK                       0x40000000
#define SAND_HAL_MA_AM_CONTROL0_RN_ENABLE_SHIFT                      30
#define SAND_HAL_MA_AM_CONTROL0_RN_ENABLE_MSB                        30
#define SAND_HAL_MA_AM_CONTROL0_RN_ENABLE_LSB                        30
#define SAND_HAL_MA_AM_CONTROL0_RN_ENABLE_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_AM_CONTROL0_RN_ENABLE_DEFAULT                    0x00000000
#define SAND_HAL_MA_AM_CONTROL0_MC_ARB_ENABLE_MASK                   0x20000000
#define SAND_HAL_MA_AM_CONTROL0_MC_ARB_ENABLE_SHIFT                  29
#define SAND_HAL_MA_AM_CONTROL0_MC_ARB_ENABLE_MSB                    29
#define SAND_HAL_MA_AM_CONTROL0_MC_ARB_ENABLE_LSB                    29
#define SAND_HAL_MA_AM_CONTROL0_MC_ARB_ENABLE_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_AM_CONTROL0_MC_ARB_ENABLE_DEFAULT                0x00000000
#define SAND_HAL_MA_AM_CONTROL0_QR_ENABLE_MASK                       0x1fffe000
#define SAND_HAL_MA_AM_CONTROL0_QR_ENABLE_SHIFT                      13
#define SAND_HAL_MA_AM_CONTROL0_QR_ENABLE_MSB                        28
#define SAND_HAL_MA_AM_CONTROL0_QR_ENABLE_LSB                        13
#define SAND_HAL_MA_AM_CONTROL0_QR_ENABLE_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_AM_CONTROL0_QR_ENABLE_DEFAULT                    0x00000000
#define SAND_HAL_MA_AM_CONTROL0_NULL_CYCLE_CNT_MASK                  0x00001c00
#define SAND_HAL_MA_AM_CONTROL0_NULL_CYCLE_CNT_SHIFT                 10
#define SAND_HAL_MA_AM_CONTROL0_NULL_CYCLE_CNT_MSB                   12
#define SAND_HAL_MA_AM_CONTROL0_NULL_CYCLE_CNT_LSB                   10
#define SAND_HAL_MA_AM_CONTROL0_NULL_CYCLE_CNT_TYPE                  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_AM_CONTROL0_NULL_CYCLE_CNT_DEFAULT               0x00000003
#define SAND_HAL_MA_AM_CONTROL0_FORCE_NULL_GRANT_MASK                0x00000200
#define SAND_HAL_MA_AM_CONTROL0_FORCE_NULL_GRANT_SHIFT               9
#define SAND_HAL_MA_AM_CONTROL0_FORCE_NULL_GRANT_MSB                 9
#define SAND_HAL_MA_AM_CONTROL0_FORCE_NULL_GRANT_LSB                 9
#define SAND_HAL_MA_AM_CONTROL0_FORCE_NULL_GRANT_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_AM_CONTROL0_FORCE_NULL_GRANT_DEFAULT             0x00000000
#define SAND_HAL_MA_AM_CONTROL0_MULTI_SHOT_ENABLE_MASK               0x00000100
#define SAND_HAL_MA_AM_CONTROL0_MULTI_SHOT_ENABLE_SHIFT              8
#define SAND_HAL_MA_AM_CONTROL0_MULTI_SHOT_ENABLE_MSB                8
#define SAND_HAL_MA_AM_CONTROL0_MULTI_SHOT_ENABLE_LSB                8
#define SAND_HAL_MA_AM_CONTROL0_MULTI_SHOT_ENABLE_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_AM_CONTROL0_MULTI_SHOT_ENABLE_DEFAULT            0x00000000
#define SAND_HAL_MA_AM_CONTROL0_MULTI_SHOT_CYCLE_CNT_MASK            0x000000ff
#define SAND_HAL_MA_AM_CONTROL0_MULTI_SHOT_CYCLE_CNT_SHIFT           0
#define SAND_HAL_MA_AM_CONTROL0_MULTI_SHOT_CYCLE_CNT_MSB             7
#define SAND_HAL_MA_AM_CONTROL0_MULTI_SHOT_CYCLE_CNT_LSB             0
#define SAND_HAL_MA_AM_CONTROL0_MULTI_SHOT_CYCLE_CNT_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_AM_CONTROL0_MULTI_SHOT_CYCLE_CNT_DEFAULT         0x00000000

/* field level defines for Device: MA  Register: AM_CONTROL1 */
#define SAND_HAL_MA_AM_CONTROL1_MAX_DIS_LINKS_MASK                   0x07800000
#define SAND_HAL_MA_AM_CONTROL1_MAX_DIS_LINKS_SHIFT                  23
#define SAND_HAL_MA_AM_CONTROL1_MAX_DIS_LINKS_MSB                    26
#define SAND_HAL_MA_AM_CONTROL1_MAX_DIS_LINKS_LSB                    23
#define SAND_HAL_MA_AM_CONTROL1_MAX_DIS_LINKS_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_AM_CONTROL1_MAX_DIS_LINKS_DEFAULT                0x00000001
#define SAND_HAL_MA_AM_CONTROL1_SQUASH_NMP_EN_MASK                   0x00400000
#define SAND_HAL_MA_AM_CONTROL1_SQUASH_NMP_EN_SHIFT                  22
#define SAND_HAL_MA_AM_CONTROL1_SQUASH_NMP_EN_MSB                    22
#define SAND_HAL_MA_AM_CONTROL1_SQUASH_NMP_EN_LSB                    22
#define SAND_HAL_MA_AM_CONTROL1_SQUASH_NMP_EN_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_AM_CONTROL1_SQUASH_NMP_EN_DEFAULT                0x00000000
#define SAND_HAL_MA_AM_CONTROL1_SWITCHOVER_DELAY_MASK                0x003f8000
#define SAND_HAL_MA_AM_CONTROL1_SWITCHOVER_DELAY_SHIFT               15
#define SAND_HAL_MA_AM_CONTROL1_SWITCHOVER_DELAY_MSB                 21
#define SAND_HAL_MA_AM_CONTROL1_SWITCHOVER_DELAY_LSB                 15
#define SAND_HAL_MA_AM_CONTROL1_SWITCHOVER_DELAY_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_AM_CONTROL1_SWITCHOVER_DELAY_DEFAULT             0x00000003
#define SAND_HAL_MA_AM_CONTROL1_ENABLE_AUTO_LINK_DIS_MASK            0x00004000
#define SAND_HAL_MA_AM_CONTROL1_ENABLE_AUTO_LINK_DIS_SHIFT           14
#define SAND_HAL_MA_AM_CONTROL1_ENABLE_AUTO_LINK_DIS_MSB             14
#define SAND_HAL_MA_AM_CONTROL1_ENABLE_AUTO_LINK_DIS_LSB             14
#define SAND_HAL_MA_AM_CONTROL1_ENABLE_AUTO_LINK_DIS_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_AM_CONTROL1_ENABLE_AUTO_LINK_DIS_DEFAULT         0x00000000
#define SAND_HAL_MA_AM_CONTROL1_ENABLE_AUTO_SWITCHOVER_MASK          0x00002000
#define SAND_HAL_MA_AM_CONTROL1_ENABLE_AUTO_SWITCHOVER_SHIFT         13
#define SAND_HAL_MA_AM_CONTROL1_ENABLE_AUTO_SWITCHOVER_MSB           13
#define SAND_HAL_MA_AM_CONTROL1_ENABLE_AUTO_SWITCHOVER_LSB           13
#define SAND_HAL_MA_AM_CONTROL1_ENABLE_AUTO_SWITCHOVER_TYPE          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_AM_CONTROL1_ENABLE_AUTO_SWITCHOVER_DEFAULT       0x00000000
#define SAND_HAL_MA_AM_CONTROL1_DEFAULT_BM_ID_MASK                   0x00001000
#define SAND_HAL_MA_AM_CONTROL1_DEFAULT_BM_ID_SHIFT                  12
#define SAND_HAL_MA_AM_CONTROL1_DEFAULT_BM_ID_MSB                    12
#define SAND_HAL_MA_AM_CONTROL1_DEFAULT_BM_ID_LSB                    12
#define SAND_HAL_MA_AM_CONTROL1_DEFAULT_BM_ID_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_AM_CONTROL1_DEFAULT_BM_ID_DEFAULT                0x00000000
#define SAND_HAL_MA_AM_CONTROL1_LOCAL_BM_ID_MASK                     0x00000800
#define SAND_HAL_MA_AM_CONTROL1_LOCAL_BM_ID_SHIFT                    11
#define SAND_HAL_MA_AM_CONTROL1_LOCAL_BM_ID_MSB                      11
#define SAND_HAL_MA_AM_CONTROL1_LOCAL_BM_ID_LSB                      11
#define SAND_HAL_MA_AM_CONTROL1_LOCAL_BM_ID_TYPE                     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_AM_CONTROL1_LOCAL_BM_ID_DEFAULT                  0x00000000
#define SAND_HAL_MA_AM_CONTROL1_NEXT_PRI_UPDATE_OFFSET_MASK          0x000007ff
#define SAND_HAL_MA_AM_CONTROL1_NEXT_PRI_UPDATE_OFFSET_SHIFT         0
#define SAND_HAL_MA_AM_CONTROL1_NEXT_PRI_UPDATE_OFFSET_MSB           10
#define SAND_HAL_MA_AM_CONTROL1_NEXT_PRI_UPDATE_OFFSET_LSB           0
#define SAND_HAL_MA_AM_CONTROL1_NEXT_PRI_UPDATE_OFFSET_TYPE          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_AM_CONTROL1_NEXT_PRI_UPDATE_OFFSET_DEFAULT       0x00000073

/* field level defines for Device: MA  Register: AM_LINK_CTL */
#define SAND_HAL_MA_AM_LINK_CTL_LINK_EN_MASK                         0xffc00000
#define SAND_HAL_MA_AM_LINK_CTL_LINK_EN_SHIFT                        22
#define SAND_HAL_MA_AM_LINK_CTL_LINK_EN_MSB                          31
#define SAND_HAL_MA_AM_LINK_CTL_LINK_EN_LSB                          22
#define SAND_HAL_MA_AM_LINK_CTL_LINK_EN_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_AM_LINK_CTL_LINK_EN_DEFAULT                      0x00000000
#define SAND_HAL_MA_AM_LINK_CTL_DEG_TIMESLOT_SIZE_MASK               0x003ff800
#define SAND_HAL_MA_AM_LINK_CTL_DEG_TIMESLOT_SIZE_SHIFT              11
#define SAND_HAL_MA_AM_LINK_CTL_DEG_TIMESLOT_SIZE_MSB                21
#define SAND_HAL_MA_AM_LINK_CTL_DEG_TIMESLOT_SIZE_LSB                11
#define SAND_HAL_MA_AM_LINK_CTL_DEG_TIMESLOT_SIZE_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_AM_LINK_CTL_DEG_TIMESLOT_SIZE_DEFAULT            0x00000000
#define SAND_HAL_MA_AM_LINK_CTL_TIMESLOT_SIZE_MASK                   0x000007ff
#define SAND_HAL_MA_AM_LINK_CTL_TIMESLOT_SIZE_SHIFT                  0
#define SAND_HAL_MA_AM_LINK_CTL_TIMESLOT_SIZE_MSB                    10
#define SAND_HAL_MA_AM_LINK_CTL_TIMESLOT_SIZE_LSB                    0
#define SAND_HAL_MA_AM_LINK_CTL_TIMESLOT_SIZE_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_AM_LINK_CTL_TIMESLOT_SIZE_DEFAULT                0x00000000

/* field level defines for Device: MA  Register: AM_ESETMATRIX_ACC_CTRL */
#define SAND_HAL_MA_AM_ESETMATRIX_ACC_CTRL_EM_REQ_MASK               0x00001000
#define SAND_HAL_MA_AM_ESETMATRIX_ACC_CTRL_EM_REQ_SHIFT              12
#define SAND_HAL_MA_AM_ESETMATRIX_ACC_CTRL_EM_REQ_MSB                12
#define SAND_HAL_MA_AM_ESETMATRIX_ACC_CTRL_EM_REQ_LSB                12
#define SAND_HAL_MA_AM_ESETMATRIX_ACC_CTRL_EM_REQ_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_AM_ESETMATRIX_ACC_CTRL_EM_REQ_DEFAULT            0x00000000
#define SAND_HAL_MA_AM_ESETMATRIX_ACC_CTRL_EM_ACK_MASK               0x00000800
#define SAND_HAL_MA_AM_ESETMATRIX_ACC_CTRL_EM_ACK_SHIFT              11
#define SAND_HAL_MA_AM_ESETMATRIX_ACC_CTRL_EM_ACK_MSB                11
#define SAND_HAL_MA_AM_ESETMATRIX_ACC_CTRL_EM_ACK_LSB                11
#define SAND_HAL_MA_AM_ESETMATRIX_ACC_CTRL_EM_ACK_TYPE               (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_AM_ESETMATRIX_ACC_CTRL_EM_ACK_DEFAULT            0x00000000
#define SAND_HAL_MA_AM_ESETMATRIX_ACC_CTRL_EM_RD_WR_N_MASK           0x00000400
#define SAND_HAL_MA_AM_ESETMATRIX_ACC_CTRL_EM_RD_WR_N_SHIFT          10
#define SAND_HAL_MA_AM_ESETMATRIX_ACC_CTRL_EM_RD_WR_N_MSB            10
#define SAND_HAL_MA_AM_ESETMATRIX_ACC_CTRL_EM_RD_WR_N_LSB            10
#define SAND_HAL_MA_AM_ESETMATRIX_ACC_CTRL_EM_RD_WR_N_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_AM_ESETMATRIX_ACC_CTRL_EM_RD_WR_N_DEFAULT        0x00000000
#define SAND_HAL_MA_AM_ESETMATRIX_ACC_CTRL_EM_INGRESS_MASK           0x000003c0
#define SAND_HAL_MA_AM_ESETMATRIX_ACC_CTRL_EM_INGRESS_SHIFT          6
#define SAND_HAL_MA_AM_ESETMATRIX_ACC_CTRL_EM_INGRESS_MSB            9
#define SAND_HAL_MA_AM_ESETMATRIX_ACC_CTRL_EM_INGRESS_LSB            6
#define SAND_HAL_MA_AM_ESETMATRIX_ACC_CTRL_EM_INGRESS_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_AM_ESETMATRIX_ACC_CTRL_EM_INGRESS_DEFAULT        0x00000000
#define SAND_HAL_MA_AM_ESETMATRIX_ACC_CTRL_EM_EGRESS_SET_MASK        0x0000003f
#define SAND_HAL_MA_AM_ESETMATRIX_ACC_CTRL_EM_EGRESS_SET_SHIFT       0
#define SAND_HAL_MA_AM_ESETMATRIX_ACC_CTRL_EM_EGRESS_SET_MSB         5
#define SAND_HAL_MA_AM_ESETMATRIX_ACC_CTRL_EM_EGRESS_SET_LSB         0
#define SAND_HAL_MA_AM_ESETMATRIX_ACC_CTRL_EM_EGRESS_SET_TYPE        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_AM_ESETMATRIX_ACC_CTRL_EM_EGRESS_SET_DEFAULT     0x00000000

/* field level defines for Device: MA  Register: AM_ESETMATRIX_ACC_DATA */
#define SAND_HAL_MA_AM_ESETMATRIX_ACC_DATA_EM_DAT_MASK               0x0000ffff
#define SAND_HAL_MA_AM_ESETMATRIX_ACC_DATA_EM_DAT_SHIFT              0
#define SAND_HAL_MA_AM_ESETMATRIX_ACC_DATA_EM_DAT_MSB                15
#define SAND_HAL_MA_AM_ESETMATRIX_ACC_DATA_EM_DAT_LSB                0
#define SAND_HAL_MA_AM_ESETMATRIX_ACC_DATA_EM_DAT_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_AM_ESETMATRIX_ACC_DATA_EM_DAT_DEFAULT            0x00000000

/* field level defines for Device: MA  Register: AM_RANDNUM_ACC_CTRL */
#define SAND_HAL_MA_AM_RANDNUM_ACC_CTRL_RN_REQ_MASK                  0x00000100
#define SAND_HAL_MA_AM_RANDNUM_ACC_CTRL_RN_REQ_SHIFT                 8
#define SAND_HAL_MA_AM_RANDNUM_ACC_CTRL_RN_REQ_MSB                   8
#define SAND_HAL_MA_AM_RANDNUM_ACC_CTRL_RN_REQ_LSB                   8
#define SAND_HAL_MA_AM_RANDNUM_ACC_CTRL_RN_REQ_TYPE                  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_AM_RANDNUM_ACC_CTRL_RN_REQ_DEFAULT               0x00000000
#define SAND_HAL_MA_AM_RANDNUM_ACC_CTRL_RN_ACK_MASK                  0x00000080
#define SAND_HAL_MA_AM_RANDNUM_ACC_CTRL_RN_ACK_SHIFT                 7
#define SAND_HAL_MA_AM_RANDNUM_ACC_CTRL_RN_ACK_MSB                   7
#define SAND_HAL_MA_AM_RANDNUM_ACC_CTRL_RN_ACK_LSB                   7
#define SAND_HAL_MA_AM_RANDNUM_ACC_CTRL_RN_ACK_TYPE                  (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_AM_RANDNUM_ACC_CTRL_RN_ACK_DEFAULT               0x00000000
#define SAND_HAL_MA_AM_RANDNUM_ACC_CTRL_RN_RD_WR_N_MASK              0x00000040
#define SAND_HAL_MA_AM_RANDNUM_ACC_CTRL_RN_RD_WR_N_SHIFT             6
#define SAND_HAL_MA_AM_RANDNUM_ACC_CTRL_RN_RD_WR_N_MSB               6
#define SAND_HAL_MA_AM_RANDNUM_ACC_CTRL_RN_RD_WR_N_LSB               6
#define SAND_HAL_MA_AM_RANDNUM_ACC_CTRL_RN_RD_WR_N_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_AM_RANDNUM_ACC_CTRL_RN_RD_WR_N_DEFAULT           0x00000000
#define SAND_HAL_MA_AM_RANDNUM_ACC_CTRL_RN_RAND_ARRAY_PTR_MASK       0x0000003f
#define SAND_HAL_MA_AM_RANDNUM_ACC_CTRL_RN_RAND_ARRAY_PTR_SHIFT      0
#define SAND_HAL_MA_AM_RANDNUM_ACC_CTRL_RN_RAND_ARRAY_PTR_MSB        5
#define SAND_HAL_MA_AM_RANDNUM_ACC_CTRL_RN_RAND_ARRAY_PTR_LSB        0
#define SAND_HAL_MA_AM_RANDNUM_ACC_CTRL_RN_RAND_ARRAY_PTR_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_AM_RANDNUM_ACC_CTRL_RN_RAND_ARRAY_PTR_DEFAULT    0x00000000

/* field level defines for Device: MA  Register: AM_RANDNUM_ACC_DATA */
#define SAND_HAL_MA_AM_RANDNUM_ACC_DATA_RN_DAT_MASK                  0x0000003f
#define SAND_HAL_MA_AM_RANDNUM_ACC_DATA_RN_DAT_SHIFT                 0
#define SAND_HAL_MA_AM_RANDNUM_ACC_DATA_RN_DAT_MSB                   5
#define SAND_HAL_MA_AM_RANDNUM_ACC_DATA_RN_DAT_LSB                   0
#define SAND_HAL_MA_AM_RANDNUM_ACC_DATA_RN_DAT_TYPE                  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_AM_RANDNUM_ACC_DATA_RN_DAT_DEFAULT               0x00000000

/* field level defines for Device: MA  Register: AM_PORT_MIRROR_1 */
#define SAND_HAL_MA_AM_PORT_MIRROR_1_AM_PORT7_MIRROR_CTRL_MASK       0xf0000000
#define SAND_HAL_MA_AM_PORT_MIRROR_1_AM_PORT7_MIRROR_CTRL_SHIFT      28
#define SAND_HAL_MA_AM_PORT_MIRROR_1_AM_PORT7_MIRROR_CTRL_MSB        31
#define SAND_HAL_MA_AM_PORT_MIRROR_1_AM_PORT7_MIRROR_CTRL_LSB        28
#define SAND_HAL_MA_AM_PORT_MIRROR_1_AM_PORT7_MIRROR_CTRL_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_AM_PORT_MIRROR_1_AM_PORT7_MIRROR_CTRL_DEFAULT    0x00000007
#define SAND_HAL_MA_AM_PORT_MIRROR_1_AM_PORT6_MIRROR_CTRL_MASK       0x0f000000
#define SAND_HAL_MA_AM_PORT_MIRROR_1_AM_PORT6_MIRROR_CTRL_SHIFT      24
#define SAND_HAL_MA_AM_PORT_MIRROR_1_AM_PORT6_MIRROR_CTRL_MSB        27
#define SAND_HAL_MA_AM_PORT_MIRROR_1_AM_PORT6_MIRROR_CTRL_LSB        24
#define SAND_HAL_MA_AM_PORT_MIRROR_1_AM_PORT6_MIRROR_CTRL_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_AM_PORT_MIRROR_1_AM_PORT6_MIRROR_CTRL_DEFAULT    0x00000006
#define SAND_HAL_MA_AM_PORT_MIRROR_1_AM_PORT5_MIRROR_CTRL_MASK       0x00f00000
#define SAND_HAL_MA_AM_PORT_MIRROR_1_AM_PORT5_MIRROR_CTRL_SHIFT      20
#define SAND_HAL_MA_AM_PORT_MIRROR_1_AM_PORT5_MIRROR_CTRL_MSB        23
#define SAND_HAL_MA_AM_PORT_MIRROR_1_AM_PORT5_MIRROR_CTRL_LSB        20
#define SAND_HAL_MA_AM_PORT_MIRROR_1_AM_PORT5_MIRROR_CTRL_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_AM_PORT_MIRROR_1_AM_PORT5_MIRROR_CTRL_DEFAULT    0x00000005
#define SAND_HAL_MA_AM_PORT_MIRROR_1_AM_PORT4_MIRROR_CTRL_MASK       0x000f0000
#define SAND_HAL_MA_AM_PORT_MIRROR_1_AM_PORT4_MIRROR_CTRL_SHIFT      16
#define SAND_HAL_MA_AM_PORT_MIRROR_1_AM_PORT4_MIRROR_CTRL_MSB        19
#define SAND_HAL_MA_AM_PORT_MIRROR_1_AM_PORT4_MIRROR_CTRL_LSB        16
#define SAND_HAL_MA_AM_PORT_MIRROR_1_AM_PORT4_MIRROR_CTRL_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_AM_PORT_MIRROR_1_AM_PORT4_MIRROR_CTRL_DEFAULT    0x00000004
#define SAND_HAL_MA_AM_PORT_MIRROR_1_AM_PORT3_MIRROR_CTRL_MASK       0x0000f000
#define SAND_HAL_MA_AM_PORT_MIRROR_1_AM_PORT3_MIRROR_CTRL_SHIFT      12
#define SAND_HAL_MA_AM_PORT_MIRROR_1_AM_PORT3_MIRROR_CTRL_MSB        15
#define SAND_HAL_MA_AM_PORT_MIRROR_1_AM_PORT3_MIRROR_CTRL_LSB        12
#define SAND_HAL_MA_AM_PORT_MIRROR_1_AM_PORT3_MIRROR_CTRL_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_AM_PORT_MIRROR_1_AM_PORT3_MIRROR_CTRL_DEFAULT    0x00000003
#define SAND_HAL_MA_AM_PORT_MIRROR_1_AM_PORT2_MIRROR_CTRL_MASK       0x00000f00
#define SAND_HAL_MA_AM_PORT_MIRROR_1_AM_PORT2_MIRROR_CTRL_SHIFT      8
#define SAND_HAL_MA_AM_PORT_MIRROR_1_AM_PORT2_MIRROR_CTRL_MSB        11
#define SAND_HAL_MA_AM_PORT_MIRROR_1_AM_PORT2_MIRROR_CTRL_LSB        8
#define SAND_HAL_MA_AM_PORT_MIRROR_1_AM_PORT2_MIRROR_CTRL_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_AM_PORT_MIRROR_1_AM_PORT2_MIRROR_CTRL_DEFAULT    0x00000002
#define SAND_HAL_MA_AM_PORT_MIRROR_1_AM_PORT1_MIRROR_CTRL_MASK       0x000000f0
#define SAND_HAL_MA_AM_PORT_MIRROR_1_AM_PORT1_MIRROR_CTRL_SHIFT      4
#define SAND_HAL_MA_AM_PORT_MIRROR_1_AM_PORT1_MIRROR_CTRL_MSB        7
#define SAND_HAL_MA_AM_PORT_MIRROR_1_AM_PORT1_MIRROR_CTRL_LSB        4
#define SAND_HAL_MA_AM_PORT_MIRROR_1_AM_PORT1_MIRROR_CTRL_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_AM_PORT_MIRROR_1_AM_PORT1_MIRROR_CTRL_DEFAULT    0x00000001
#define SAND_HAL_MA_AM_PORT_MIRROR_1_AM_PORT0_MIRROR_CTRL_MASK       0x0000000f
#define SAND_HAL_MA_AM_PORT_MIRROR_1_AM_PORT0_MIRROR_CTRL_SHIFT      0
#define SAND_HAL_MA_AM_PORT_MIRROR_1_AM_PORT0_MIRROR_CTRL_MSB        3
#define SAND_HAL_MA_AM_PORT_MIRROR_1_AM_PORT0_MIRROR_CTRL_LSB        0
#define SAND_HAL_MA_AM_PORT_MIRROR_1_AM_PORT0_MIRROR_CTRL_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_AM_PORT_MIRROR_1_AM_PORT0_MIRROR_CTRL_DEFAULT    0x00000000

/* field level defines for Device: MA  Register: AM_PORT_MIRROR_2 */
#define SAND_HAL_MA_AM_PORT_MIRROR_2_AM_PORT15_MIRROR_CTRL_MASK      0xf0000000
#define SAND_HAL_MA_AM_PORT_MIRROR_2_AM_PORT15_MIRROR_CTRL_SHIFT     28
#define SAND_HAL_MA_AM_PORT_MIRROR_2_AM_PORT15_MIRROR_CTRL_MSB       31
#define SAND_HAL_MA_AM_PORT_MIRROR_2_AM_PORT15_MIRROR_CTRL_LSB       28
#define SAND_HAL_MA_AM_PORT_MIRROR_2_AM_PORT15_MIRROR_CTRL_TYPE      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_AM_PORT_MIRROR_2_AM_PORT15_MIRROR_CTRL_DEFAULT   0x0000000f
#define SAND_HAL_MA_AM_PORT_MIRROR_2_AM_PORT14_MIRROR_CTRL_MASK      0x0f000000
#define SAND_HAL_MA_AM_PORT_MIRROR_2_AM_PORT14_MIRROR_CTRL_SHIFT     24
#define SAND_HAL_MA_AM_PORT_MIRROR_2_AM_PORT14_MIRROR_CTRL_MSB       27
#define SAND_HAL_MA_AM_PORT_MIRROR_2_AM_PORT14_MIRROR_CTRL_LSB       24
#define SAND_HAL_MA_AM_PORT_MIRROR_2_AM_PORT14_MIRROR_CTRL_TYPE      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_AM_PORT_MIRROR_2_AM_PORT14_MIRROR_CTRL_DEFAULT   0x0000000e
#define SAND_HAL_MA_AM_PORT_MIRROR_2_AM_PORT13_MIRROR_CTRL_MASK      0x00f00000
#define SAND_HAL_MA_AM_PORT_MIRROR_2_AM_PORT13_MIRROR_CTRL_SHIFT     20
#define SAND_HAL_MA_AM_PORT_MIRROR_2_AM_PORT13_MIRROR_CTRL_MSB       23
#define SAND_HAL_MA_AM_PORT_MIRROR_2_AM_PORT13_MIRROR_CTRL_LSB       20
#define SAND_HAL_MA_AM_PORT_MIRROR_2_AM_PORT13_MIRROR_CTRL_TYPE      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_AM_PORT_MIRROR_2_AM_PORT13_MIRROR_CTRL_DEFAULT   0x0000000d
#define SAND_HAL_MA_AM_PORT_MIRROR_2_AM_PORT12_MIRROR_CTRL_MASK      0x000f0000
#define SAND_HAL_MA_AM_PORT_MIRROR_2_AM_PORT12_MIRROR_CTRL_SHIFT     16
#define SAND_HAL_MA_AM_PORT_MIRROR_2_AM_PORT12_MIRROR_CTRL_MSB       19
#define SAND_HAL_MA_AM_PORT_MIRROR_2_AM_PORT12_MIRROR_CTRL_LSB       16
#define SAND_HAL_MA_AM_PORT_MIRROR_2_AM_PORT12_MIRROR_CTRL_TYPE      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_AM_PORT_MIRROR_2_AM_PORT12_MIRROR_CTRL_DEFAULT   0x0000000c
#define SAND_HAL_MA_AM_PORT_MIRROR_2_AM_PORT11_MIRROR_CTRL_MASK      0x0000f000
#define SAND_HAL_MA_AM_PORT_MIRROR_2_AM_PORT11_MIRROR_CTRL_SHIFT     12
#define SAND_HAL_MA_AM_PORT_MIRROR_2_AM_PORT11_MIRROR_CTRL_MSB       15
#define SAND_HAL_MA_AM_PORT_MIRROR_2_AM_PORT11_MIRROR_CTRL_LSB       12
#define SAND_HAL_MA_AM_PORT_MIRROR_2_AM_PORT11_MIRROR_CTRL_TYPE      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_AM_PORT_MIRROR_2_AM_PORT11_MIRROR_CTRL_DEFAULT   0x0000000b
#define SAND_HAL_MA_AM_PORT_MIRROR_2_AM_PORT10_MIRROR_CTRL_MASK      0x00000f00
#define SAND_HAL_MA_AM_PORT_MIRROR_2_AM_PORT10_MIRROR_CTRL_SHIFT     8
#define SAND_HAL_MA_AM_PORT_MIRROR_2_AM_PORT10_MIRROR_CTRL_MSB       11
#define SAND_HAL_MA_AM_PORT_MIRROR_2_AM_PORT10_MIRROR_CTRL_LSB       8
#define SAND_HAL_MA_AM_PORT_MIRROR_2_AM_PORT10_MIRROR_CTRL_TYPE      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_AM_PORT_MIRROR_2_AM_PORT10_MIRROR_CTRL_DEFAULT   0x0000000a
#define SAND_HAL_MA_AM_PORT_MIRROR_2_AM_PORT9_MIRROR_CTRL_MASK       0x000000f0
#define SAND_HAL_MA_AM_PORT_MIRROR_2_AM_PORT9_MIRROR_CTRL_SHIFT      4
#define SAND_HAL_MA_AM_PORT_MIRROR_2_AM_PORT9_MIRROR_CTRL_MSB        7
#define SAND_HAL_MA_AM_PORT_MIRROR_2_AM_PORT9_MIRROR_CTRL_LSB        4
#define SAND_HAL_MA_AM_PORT_MIRROR_2_AM_PORT9_MIRROR_CTRL_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_AM_PORT_MIRROR_2_AM_PORT9_MIRROR_CTRL_DEFAULT    0x00000009
#define SAND_HAL_MA_AM_PORT_MIRROR_2_AM_PORT8_MIRROR_CTRL_MASK       0x0000000f
#define SAND_HAL_MA_AM_PORT_MIRROR_2_AM_PORT8_MIRROR_CTRL_SHIFT      0
#define SAND_HAL_MA_AM_PORT_MIRROR_2_AM_PORT8_MIRROR_CTRL_MSB        3
#define SAND_HAL_MA_AM_PORT_MIRROR_2_AM_PORT8_MIRROR_CTRL_LSB        0
#define SAND_HAL_MA_AM_PORT_MIRROR_2_AM_PORT8_MIRROR_CTRL_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_AM_PORT_MIRROR_2_AM_PORT8_MIRROR_CTRL_DEFAULT    0x00000008

/* field level defines for Device: MA  Register: XB_CONTROL */
#define SAND_HAL_MA_XB_CONTROL_XB_JITTER_POLICING_EN_MASK            0x00800000
#define SAND_HAL_MA_XB_CONTROL_XB_JITTER_POLICING_EN_SHIFT           23
#define SAND_HAL_MA_XB_CONTROL_XB_JITTER_POLICING_EN_MSB             23
#define SAND_HAL_MA_XB_CONTROL_XB_JITTER_POLICING_EN_LSB             23
#define SAND_HAL_MA_XB_CONTROL_XB_JITTER_POLICING_EN_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_XB_CONTROL_XB_JITTER_POLICING_EN_DEFAULT         0x00000000
#define SAND_HAL_MA_XB_CONTROL_IPRT_EN_MASK                          0x007fff80
#define SAND_HAL_MA_XB_CONTROL_IPRT_EN_SHIFT                         7
#define SAND_HAL_MA_XB_CONTROL_IPRT_EN_MSB                           22
#define SAND_HAL_MA_XB_CONTROL_IPRT_EN_LSB                           7
#define SAND_HAL_MA_XB_CONTROL_IPRT_EN_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_XB_CONTROL_IPRT_EN_DEFAULT                       0x00000000
#define SAND_HAL_MA_XB_CONTROL_EPRT_XCFG_REPLACE_EN_MASK             0x00000040
#define SAND_HAL_MA_XB_CONTROL_EPRT_XCFG_REPLACE_EN_SHIFT            6
#define SAND_HAL_MA_XB_CONTROL_EPRT_XCFG_REPLACE_EN_MSB              6
#define SAND_HAL_MA_XB_CONTROL_EPRT_XCFG_REPLACE_EN_LSB              6
#define SAND_HAL_MA_XB_CONTROL_EPRT_XCFG_REPLACE_EN_TYPE             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_XB_CONTROL_EPRT_XCFG_REPLACE_EN_DEFAULT          0x00000000
#define SAND_HAL_MA_XB_CONTROL_TS_JITTER_TOL_MASK                    0x0000003f
#define SAND_HAL_MA_XB_CONTROL_TS_JITTER_TOL_SHIFT                   0
#define SAND_HAL_MA_XB_CONTROL_TS_JITTER_TOL_MSB                     5
#define SAND_HAL_MA_XB_CONTROL_TS_JITTER_TOL_LSB                     0
#define SAND_HAL_MA_XB_CONTROL_TS_JITTER_TOL_TYPE                    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_XB_CONTROL_TS_JITTER_TOL_DEFAULT                 0x00000010

/* field level defines for Device: MA  Register: si0_config1 */
#define SAND_HAL_MA_SI0_CONFIG1_POWER_UP_DELAY1_MASK                 0xf0000000
#define SAND_HAL_MA_SI0_CONFIG1_POWER_UP_DELAY1_SHIFT                28
#define SAND_HAL_MA_SI0_CONFIG1_POWER_UP_DELAY1_MSB                  31
#define SAND_HAL_MA_SI0_CONFIG1_POWER_UP_DELAY1_LSB                  28
#define SAND_HAL_MA_SI0_CONFIG1_POWER_UP_DELAY1_TYPE                 (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI0_CONFIG1_POWER_UP_DELAY1_DEFAULT              0x00000002
#define SAND_HAL_MA_SI0_CONFIG1_POWER_UP_DELAY2_MASK                 0x0f000000
#define SAND_HAL_MA_SI0_CONFIG1_POWER_UP_DELAY2_SHIFT                24
#define SAND_HAL_MA_SI0_CONFIG1_POWER_UP_DELAY2_MSB                  27
#define SAND_HAL_MA_SI0_CONFIG1_POWER_UP_DELAY2_LSB                  24
#define SAND_HAL_MA_SI0_CONFIG1_POWER_UP_DELAY2_TYPE                 (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI0_CONFIG1_POWER_UP_DELAY2_DEFAULT              0x00000004
#define SAND_HAL_MA_SI0_CONFIG1_JIT_TOLERANCE_MASK                   0x00ff0000
#define SAND_HAL_MA_SI0_CONFIG1_JIT_TOLERANCE_SHIFT                  16
#define SAND_HAL_MA_SI0_CONFIG1_JIT_TOLERANCE_MSB                    23
#define SAND_HAL_MA_SI0_CONFIG1_JIT_TOLERANCE_LSB                    16
#define SAND_HAL_MA_SI0_CONFIG1_JIT_TOLERANCE_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI0_CONFIG1_JIT_TOLERANCE_DEFAULT                0x00000000
#define SAND_HAL_MA_SI0_CONFIG1_TX_FIFO_READ_RATE_MASK               0x00000018
#define SAND_HAL_MA_SI0_CONFIG1_TX_FIFO_READ_RATE_SHIFT              3
#define SAND_HAL_MA_SI0_CONFIG1_TX_FIFO_READ_RATE_MSB                4
#define SAND_HAL_MA_SI0_CONFIG1_TX_FIFO_READ_RATE_LSB                3
#define SAND_HAL_MA_SI0_CONFIG1_TX_FIFO_READ_RATE_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI0_CONFIG1_TX_FIFO_READ_RATE_DEFAULT            0x00000000
#define SAND_HAL_MA_SI0_CONFIG1_FORCE_TIME_ALIGNMENT_MASK            0x00000004
#define SAND_HAL_MA_SI0_CONFIG1_FORCE_TIME_ALIGNMENT_SHIFT           2
#define SAND_HAL_MA_SI0_CONFIG1_FORCE_TIME_ALIGNMENT_MSB             2
#define SAND_HAL_MA_SI0_CONFIG1_FORCE_TIME_ALIGNMENT_LSB             2
#define SAND_HAL_MA_SI0_CONFIG1_FORCE_TIME_ALIGNMENT_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI0_CONFIG1_FORCE_TIME_ALIGNMENT_DEFAULT         0x00000000
#define SAND_HAL_MA_SI0_CONFIG1_ENABLE_MASK                          0x00000002
#define SAND_HAL_MA_SI0_CONFIG1_ENABLE_SHIFT                         1
#define SAND_HAL_MA_SI0_CONFIG1_ENABLE_MSB                           1
#define SAND_HAL_MA_SI0_CONFIG1_ENABLE_LSB                           1
#define SAND_HAL_MA_SI0_CONFIG1_ENABLE_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI0_CONFIG1_ENABLE_DEFAULT                       0x00000000
#define SAND_HAL_MA_SI0_CONFIG1_DIRECT_CONTROL_SEL_MASK              0x00000001
#define SAND_HAL_MA_SI0_CONFIG1_DIRECT_CONTROL_SEL_SHIFT             0
#define SAND_HAL_MA_SI0_CONFIG1_DIRECT_CONTROL_SEL_MSB               0
#define SAND_HAL_MA_SI0_CONFIG1_DIRECT_CONTROL_SEL_LSB               0
#define SAND_HAL_MA_SI0_CONFIG1_DIRECT_CONTROL_SEL_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI0_CONFIG1_DIRECT_CONTROL_SEL_DEFAULT           0x00000000

/* field level defines for Device: MA  Register: si1_config1 */
#define SAND_HAL_MA_SI1_CONFIG1_POWER_UP_DELAY1_MASK                 0xf0000000
#define SAND_HAL_MA_SI1_CONFIG1_POWER_UP_DELAY1_SHIFT                28
#define SAND_HAL_MA_SI1_CONFIG1_POWER_UP_DELAY1_MSB                  31
#define SAND_HAL_MA_SI1_CONFIG1_POWER_UP_DELAY1_LSB                  28
#define SAND_HAL_MA_SI1_CONFIG1_POWER_UP_DELAY1_TYPE                 (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI1_CONFIG1_POWER_UP_DELAY1_DEFAULT              0x00000002
#define SAND_HAL_MA_SI1_CONFIG1_POWER_UP_DELAY2_MASK                 0x0f000000
#define SAND_HAL_MA_SI1_CONFIG1_POWER_UP_DELAY2_SHIFT                24
#define SAND_HAL_MA_SI1_CONFIG1_POWER_UP_DELAY2_MSB                  27
#define SAND_HAL_MA_SI1_CONFIG1_POWER_UP_DELAY2_LSB                  24
#define SAND_HAL_MA_SI1_CONFIG1_POWER_UP_DELAY2_TYPE                 (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI1_CONFIG1_POWER_UP_DELAY2_DEFAULT              0x00000004
#define SAND_HAL_MA_SI1_CONFIG1_JIT_TOLERANCE_MASK                   0x00ff0000
#define SAND_HAL_MA_SI1_CONFIG1_JIT_TOLERANCE_SHIFT                  16
#define SAND_HAL_MA_SI1_CONFIG1_JIT_TOLERANCE_MSB                    23
#define SAND_HAL_MA_SI1_CONFIG1_JIT_TOLERANCE_LSB                    16
#define SAND_HAL_MA_SI1_CONFIG1_JIT_TOLERANCE_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI1_CONFIG1_JIT_TOLERANCE_DEFAULT                0x00000000
#define SAND_HAL_MA_SI1_CONFIG1_TX_FIFO_READ_RATE_MASK               0x00000018
#define SAND_HAL_MA_SI1_CONFIG1_TX_FIFO_READ_RATE_SHIFT              3
#define SAND_HAL_MA_SI1_CONFIG1_TX_FIFO_READ_RATE_MSB                4
#define SAND_HAL_MA_SI1_CONFIG1_TX_FIFO_READ_RATE_LSB                3
#define SAND_HAL_MA_SI1_CONFIG1_TX_FIFO_READ_RATE_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI1_CONFIG1_TX_FIFO_READ_RATE_DEFAULT            0x00000000
#define SAND_HAL_MA_SI1_CONFIG1_FORCE_TIME_ALIGNMENT_MASK            0x00000004
#define SAND_HAL_MA_SI1_CONFIG1_FORCE_TIME_ALIGNMENT_SHIFT           2
#define SAND_HAL_MA_SI1_CONFIG1_FORCE_TIME_ALIGNMENT_MSB             2
#define SAND_HAL_MA_SI1_CONFIG1_FORCE_TIME_ALIGNMENT_LSB             2
#define SAND_HAL_MA_SI1_CONFIG1_FORCE_TIME_ALIGNMENT_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI1_CONFIG1_FORCE_TIME_ALIGNMENT_DEFAULT         0x00000000
#define SAND_HAL_MA_SI1_CONFIG1_ENABLE_MASK                          0x00000002
#define SAND_HAL_MA_SI1_CONFIG1_ENABLE_SHIFT                         1
#define SAND_HAL_MA_SI1_CONFIG1_ENABLE_MSB                           1
#define SAND_HAL_MA_SI1_CONFIG1_ENABLE_LSB                           1
#define SAND_HAL_MA_SI1_CONFIG1_ENABLE_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI1_CONFIG1_ENABLE_DEFAULT                       0x00000000
#define SAND_HAL_MA_SI1_CONFIG1_DIRECT_CONTROL_SEL_MASK              0x00000001
#define SAND_HAL_MA_SI1_CONFIG1_DIRECT_CONTROL_SEL_SHIFT             0
#define SAND_HAL_MA_SI1_CONFIG1_DIRECT_CONTROL_SEL_MSB               0
#define SAND_HAL_MA_SI1_CONFIG1_DIRECT_CONTROL_SEL_LSB               0
#define SAND_HAL_MA_SI1_CONFIG1_DIRECT_CONTROL_SEL_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI1_CONFIG1_DIRECT_CONTROL_SEL_DEFAULT           0x00000000

/* field level defines for Device: MA  Register: si2_config1 */
#define SAND_HAL_MA_SI2_CONFIG1_POWER_UP_DELAY1_MASK                 0xf0000000
#define SAND_HAL_MA_SI2_CONFIG1_POWER_UP_DELAY1_SHIFT                28
#define SAND_HAL_MA_SI2_CONFIG1_POWER_UP_DELAY1_MSB                  31
#define SAND_HAL_MA_SI2_CONFIG1_POWER_UP_DELAY1_LSB                  28
#define SAND_HAL_MA_SI2_CONFIG1_POWER_UP_DELAY1_TYPE                 (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI2_CONFIG1_POWER_UP_DELAY1_DEFAULT              0x00000002
#define SAND_HAL_MA_SI2_CONFIG1_POWER_UP_DELAY2_MASK                 0x0f000000
#define SAND_HAL_MA_SI2_CONFIG1_POWER_UP_DELAY2_SHIFT                24
#define SAND_HAL_MA_SI2_CONFIG1_POWER_UP_DELAY2_MSB                  27
#define SAND_HAL_MA_SI2_CONFIG1_POWER_UP_DELAY2_LSB                  24
#define SAND_HAL_MA_SI2_CONFIG1_POWER_UP_DELAY2_TYPE                 (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI2_CONFIG1_POWER_UP_DELAY2_DEFAULT              0x00000004
#define SAND_HAL_MA_SI2_CONFIG1_JIT_TOLERANCE_MASK                   0x00ff0000
#define SAND_HAL_MA_SI2_CONFIG1_JIT_TOLERANCE_SHIFT                  16
#define SAND_HAL_MA_SI2_CONFIG1_JIT_TOLERANCE_MSB                    23
#define SAND_HAL_MA_SI2_CONFIG1_JIT_TOLERANCE_LSB                    16
#define SAND_HAL_MA_SI2_CONFIG1_JIT_TOLERANCE_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI2_CONFIG1_JIT_TOLERANCE_DEFAULT                0x00000000
#define SAND_HAL_MA_SI2_CONFIG1_TX_FIFO_READ_RATE_MASK               0x00000018
#define SAND_HAL_MA_SI2_CONFIG1_TX_FIFO_READ_RATE_SHIFT              3
#define SAND_HAL_MA_SI2_CONFIG1_TX_FIFO_READ_RATE_MSB                4
#define SAND_HAL_MA_SI2_CONFIG1_TX_FIFO_READ_RATE_LSB                3
#define SAND_HAL_MA_SI2_CONFIG1_TX_FIFO_READ_RATE_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI2_CONFIG1_TX_FIFO_READ_RATE_DEFAULT            0x00000000
#define SAND_HAL_MA_SI2_CONFIG1_FORCE_TIME_ALIGNMENT_MASK            0x00000004
#define SAND_HAL_MA_SI2_CONFIG1_FORCE_TIME_ALIGNMENT_SHIFT           2
#define SAND_HAL_MA_SI2_CONFIG1_FORCE_TIME_ALIGNMENT_MSB             2
#define SAND_HAL_MA_SI2_CONFIG1_FORCE_TIME_ALIGNMENT_LSB             2
#define SAND_HAL_MA_SI2_CONFIG1_FORCE_TIME_ALIGNMENT_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI2_CONFIG1_FORCE_TIME_ALIGNMENT_DEFAULT         0x00000000
#define SAND_HAL_MA_SI2_CONFIG1_ENABLE_MASK                          0x00000002
#define SAND_HAL_MA_SI2_CONFIG1_ENABLE_SHIFT                         1
#define SAND_HAL_MA_SI2_CONFIG1_ENABLE_MSB                           1
#define SAND_HAL_MA_SI2_CONFIG1_ENABLE_LSB                           1
#define SAND_HAL_MA_SI2_CONFIG1_ENABLE_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI2_CONFIG1_ENABLE_DEFAULT                       0x00000000
#define SAND_HAL_MA_SI2_CONFIG1_DIRECT_CONTROL_SEL_MASK              0x00000001
#define SAND_HAL_MA_SI2_CONFIG1_DIRECT_CONTROL_SEL_SHIFT             0
#define SAND_HAL_MA_SI2_CONFIG1_DIRECT_CONTROL_SEL_MSB               0
#define SAND_HAL_MA_SI2_CONFIG1_DIRECT_CONTROL_SEL_LSB               0
#define SAND_HAL_MA_SI2_CONFIG1_DIRECT_CONTROL_SEL_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI2_CONFIG1_DIRECT_CONTROL_SEL_DEFAULT           0x00000000

/* field level defines for Device: MA  Register: si3_config1 */
#define SAND_HAL_MA_SI3_CONFIG1_POWER_UP_DELAY1_MASK                 0xf0000000
#define SAND_HAL_MA_SI3_CONFIG1_POWER_UP_DELAY1_SHIFT                28
#define SAND_HAL_MA_SI3_CONFIG1_POWER_UP_DELAY1_MSB                  31
#define SAND_HAL_MA_SI3_CONFIG1_POWER_UP_DELAY1_LSB                  28
#define SAND_HAL_MA_SI3_CONFIG1_POWER_UP_DELAY1_TYPE                 (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI3_CONFIG1_POWER_UP_DELAY1_DEFAULT              0x00000002
#define SAND_HAL_MA_SI3_CONFIG1_POWER_UP_DELAY2_MASK                 0x0f000000
#define SAND_HAL_MA_SI3_CONFIG1_POWER_UP_DELAY2_SHIFT                24
#define SAND_HAL_MA_SI3_CONFIG1_POWER_UP_DELAY2_MSB                  27
#define SAND_HAL_MA_SI3_CONFIG1_POWER_UP_DELAY2_LSB                  24
#define SAND_HAL_MA_SI3_CONFIG1_POWER_UP_DELAY2_TYPE                 (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI3_CONFIG1_POWER_UP_DELAY2_DEFAULT              0x00000004
#define SAND_HAL_MA_SI3_CONFIG1_JIT_TOLERANCE_MASK                   0x00ff0000
#define SAND_HAL_MA_SI3_CONFIG1_JIT_TOLERANCE_SHIFT                  16
#define SAND_HAL_MA_SI3_CONFIG1_JIT_TOLERANCE_MSB                    23
#define SAND_HAL_MA_SI3_CONFIG1_JIT_TOLERANCE_LSB                    16
#define SAND_HAL_MA_SI3_CONFIG1_JIT_TOLERANCE_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI3_CONFIG1_JIT_TOLERANCE_DEFAULT                0x00000000
#define SAND_HAL_MA_SI3_CONFIG1_TX_FIFO_READ_RATE_MASK               0x00000018
#define SAND_HAL_MA_SI3_CONFIG1_TX_FIFO_READ_RATE_SHIFT              3
#define SAND_HAL_MA_SI3_CONFIG1_TX_FIFO_READ_RATE_MSB                4
#define SAND_HAL_MA_SI3_CONFIG1_TX_FIFO_READ_RATE_LSB                3
#define SAND_HAL_MA_SI3_CONFIG1_TX_FIFO_READ_RATE_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI3_CONFIG1_TX_FIFO_READ_RATE_DEFAULT            0x00000000
#define SAND_HAL_MA_SI3_CONFIG1_FORCE_TIME_ALIGNMENT_MASK            0x00000004
#define SAND_HAL_MA_SI3_CONFIG1_FORCE_TIME_ALIGNMENT_SHIFT           2
#define SAND_HAL_MA_SI3_CONFIG1_FORCE_TIME_ALIGNMENT_MSB             2
#define SAND_HAL_MA_SI3_CONFIG1_FORCE_TIME_ALIGNMENT_LSB             2
#define SAND_HAL_MA_SI3_CONFIG1_FORCE_TIME_ALIGNMENT_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI3_CONFIG1_FORCE_TIME_ALIGNMENT_DEFAULT         0x00000000
#define SAND_HAL_MA_SI3_CONFIG1_ENABLE_MASK                          0x00000002
#define SAND_HAL_MA_SI3_CONFIG1_ENABLE_SHIFT                         1
#define SAND_HAL_MA_SI3_CONFIG1_ENABLE_MSB                           1
#define SAND_HAL_MA_SI3_CONFIG1_ENABLE_LSB                           1
#define SAND_HAL_MA_SI3_CONFIG1_ENABLE_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI3_CONFIG1_ENABLE_DEFAULT                       0x00000000
#define SAND_HAL_MA_SI3_CONFIG1_DIRECT_CONTROL_SEL_MASK              0x00000001
#define SAND_HAL_MA_SI3_CONFIG1_DIRECT_CONTROL_SEL_SHIFT             0
#define SAND_HAL_MA_SI3_CONFIG1_DIRECT_CONTROL_SEL_MSB               0
#define SAND_HAL_MA_SI3_CONFIG1_DIRECT_CONTROL_SEL_LSB               0
#define SAND_HAL_MA_SI3_CONFIG1_DIRECT_CONTROL_SEL_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI3_CONFIG1_DIRECT_CONTROL_SEL_DEFAULT           0x00000000

/* field level defines for Device: MA  Register: si4_config1 */
#define SAND_HAL_MA_SI4_CONFIG1_POWER_UP_DELAY1_MASK                 0xf0000000
#define SAND_HAL_MA_SI4_CONFIG1_POWER_UP_DELAY1_SHIFT                28
#define SAND_HAL_MA_SI4_CONFIG1_POWER_UP_DELAY1_MSB                  31
#define SAND_HAL_MA_SI4_CONFIG1_POWER_UP_DELAY1_LSB                  28
#define SAND_HAL_MA_SI4_CONFIG1_POWER_UP_DELAY1_TYPE                 (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI4_CONFIG1_POWER_UP_DELAY1_DEFAULT              0x00000002
#define SAND_HAL_MA_SI4_CONFIG1_POWER_UP_DELAY2_MASK                 0x0f000000
#define SAND_HAL_MA_SI4_CONFIG1_POWER_UP_DELAY2_SHIFT                24
#define SAND_HAL_MA_SI4_CONFIG1_POWER_UP_DELAY2_MSB                  27
#define SAND_HAL_MA_SI4_CONFIG1_POWER_UP_DELAY2_LSB                  24
#define SAND_HAL_MA_SI4_CONFIG1_POWER_UP_DELAY2_TYPE                 (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI4_CONFIG1_POWER_UP_DELAY2_DEFAULT              0x00000004
#define SAND_HAL_MA_SI4_CONFIG1_JIT_TOLERANCE_MASK                   0x00ff0000
#define SAND_HAL_MA_SI4_CONFIG1_JIT_TOLERANCE_SHIFT                  16
#define SAND_HAL_MA_SI4_CONFIG1_JIT_TOLERANCE_MSB                    23
#define SAND_HAL_MA_SI4_CONFIG1_JIT_TOLERANCE_LSB                    16
#define SAND_HAL_MA_SI4_CONFIG1_JIT_TOLERANCE_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI4_CONFIG1_JIT_TOLERANCE_DEFAULT                0x00000000
#define SAND_HAL_MA_SI4_CONFIG1_TX_FIFO_READ_RATE_MASK               0x00000018
#define SAND_HAL_MA_SI4_CONFIG1_TX_FIFO_READ_RATE_SHIFT              3
#define SAND_HAL_MA_SI4_CONFIG1_TX_FIFO_READ_RATE_MSB                4
#define SAND_HAL_MA_SI4_CONFIG1_TX_FIFO_READ_RATE_LSB                3
#define SAND_HAL_MA_SI4_CONFIG1_TX_FIFO_READ_RATE_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI4_CONFIG1_TX_FIFO_READ_RATE_DEFAULT            0x00000000
#define SAND_HAL_MA_SI4_CONFIG1_FORCE_TIME_ALIGNMENT_MASK            0x00000004
#define SAND_HAL_MA_SI4_CONFIG1_FORCE_TIME_ALIGNMENT_SHIFT           2
#define SAND_HAL_MA_SI4_CONFIG1_FORCE_TIME_ALIGNMENT_MSB             2
#define SAND_HAL_MA_SI4_CONFIG1_FORCE_TIME_ALIGNMENT_LSB             2
#define SAND_HAL_MA_SI4_CONFIG1_FORCE_TIME_ALIGNMENT_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI4_CONFIG1_FORCE_TIME_ALIGNMENT_DEFAULT         0x00000000
#define SAND_HAL_MA_SI4_CONFIG1_ENABLE_MASK                          0x00000002
#define SAND_HAL_MA_SI4_CONFIG1_ENABLE_SHIFT                         1
#define SAND_HAL_MA_SI4_CONFIG1_ENABLE_MSB                           1
#define SAND_HAL_MA_SI4_CONFIG1_ENABLE_LSB                           1
#define SAND_HAL_MA_SI4_CONFIG1_ENABLE_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI4_CONFIG1_ENABLE_DEFAULT                       0x00000000
#define SAND_HAL_MA_SI4_CONFIG1_DIRECT_CONTROL_SEL_MASK              0x00000001
#define SAND_HAL_MA_SI4_CONFIG1_DIRECT_CONTROL_SEL_SHIFT             0
#define SAND_HAL_MA_SI4_CONFIG1_DIRECT_CONTROL_SEL_MSB               0
#define SAND_HAL_MA_SI4_CONFIG1_DIRECT_CONTROL_SEL_LSB               0
#define SAND_HAL_MA_SI4_CONFIG1_DIRECT_CONTROL_SEL_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI4_CONFIG1_DIRECT_CONTROL_SEL_DEFAULT           0x00000000

/* field level defines for Device: MA  Register: si5_config1 */
#define SAND_HAL_MA_SI5_CONFIG1_POWER_UP_DELAY1_MASK                 0xf0000000
#define SAND_HAL_MA_SI5_CONFIG1_POWER_UP_DELAY1_SHIFT                28
#define SAND_HAL_MA_SI5_CONFIG1_POWER_UP_DELAY1_MSB                  31
#define SAND_HAL_MA_SI5_CONFIG1_POWER_UP_DELAY1_LSB                  28
#define SAND_HAL_MA_SI5_CONFIG1_POWER_UP_DELAY1_TYPE                 (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI5_CONFIG1_POWER_UP_DELAY1_DEFAULT              0x00000002
#define SAND_HAL_MA_SI5_CONFIG1_POWER_UP_DELAY2_MASK                 0x0f000000
#define SAND_HAL_MA_SI5_CONFIG1_POWER_UP_DELAY2_SHIFT                24
#define SAND_HAL_MA_SI5_CONFIG1_POWER_UP_DELAY2_MSB                  27
#define SAND_HAL_MA_SI5_CONFIG1_POWER_UP_DELAY2_LSB                  24
#define SAND_HAL_MA_SI5_CONFIG1_POWER_UP_DELAY2_TYPE                 (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI5_CONFIG1_POWER_UP_DELAY2_DEFAULT              0x00000004
#define SAND_HAL_MA_SI5_CONFIG1_JIT_TOLERANCE_MASK                   0x00ff0000
#define SAND_HAL_MA_SI5_CONFIG1_JIT_TOLERANCE_SHIFT                  16
#define SAND_HAL_MA_SI5_CONFIG1_JIT_TOLERANCE_MSB                    23
#define SAND_HAL_MA_SI5_CONFIG1_JIT_TOLERANCE_LSB                    16
#define SAND_HAL_MA_SI5_CONFIG1_JIT_TOLERANCE_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI5_CONFIG1_JIT_TOLERANCE_DEFAULT                0x00000000
#define SAND_HAL_MA_SI5_CONFIG1_TX_FIFO_READ_RATE_MASK               0x00000018
#define SAND_HAL_MA_SI5_CONFIG1_TX_FIFO_READ_RATE_SHIFT              3
#define SAND_HAL_MA_SI5_CONFIG1_TX_FIFO_READ_RATE_MSB                4
#define SAND_HAL_MA_SI5_CONFIG1_TX_FIFO_READ_RATE_LSB                3
#define SAND_HAL_MA_SI5_CONFIG1_TX_FIFO_READ_RATE_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI5_CONFIG1_TX_FIFO_READ_RATE_DEFAULT            0x00000000
#define SAND_HAL_MA_SI5_CONFIG1_FORCE_TIME_ALIGNMENT_MASK            0x00000004
#define SAND_HAL_MA_SI5_CONFIG1_FORCE_TIME_ALIGNMENT_SHIFT           2
#define SAND_HAL_MA_SI5_CONFIG1_FORCE_TIME_ALIGNMENT_MSB             2
#define SAND_HAL_MA_SI5_CONFIG1_FORCE_TIME_ALIGNMENT_LSB             2
#define SAND_HAL_MA_SI5_CONFIG1_FORCE_TIME_ALIGNMENT_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI5_CONFIG1_FORCE_TIME_ALIGNMENT_DEFAULT         0x00000000
#define SAND_HAL_MA_SI5_CONFIG1_ENABLE_MASK                          0x00000002
#define SAND_HAL_MA_SI5_CONFIG1_ENABLE_SHIFT                         1
#define SAND_HAL_MA_SI5_CONFIG1_ENABLE_MSB                           1
#define SAND_HAL_MA_SI5_CONFIG1_ENABLE_LSB                           1
#define SAND_HAL_MA_SI5_CONFIG1_ENABLE_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI5_CONFIG1_ENABLE_DEFAULT                       0x00000000
#define SAND_HAL_MA_SI5_CONFIG1_DIRECT_CONTROL_SEL_MASK              0x00000001
#define SAND_HAL_MA_SI5_CONFIG1_DIRECT_CONTROL_SEL_SHIFT             0
#define SAND_HAL_MA_SI5_CONFIG1_DIRECT_CONTROL_SEL_MSB               0
#define SAND_HAL_MA_SI5_CONFIG1_DIRECT_CONTROL_SEL_LSB               0
#define SAND_HAL_MA_SI5_CONFIG1_DIRECT_CONTROL_SEL_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI5_CONFIG1_DIRECT_CONTROL_SEL_DEFAULT           0x00000000

/* field level defines for Device: MA  Register: si6_config1 */
#define SAND_HAL_MA_SI6_CONFIG1_POWER_UP_DELAY1_MASK                 0xf0000000
#define SAND_HAL_MA_SI6_CONFIG1_POWER_UP_DELAY1_SHIFT                28
#define SAND_HAL_MA_SI6_CONFIG1_POWER_UP_DELAY1_MSB                  31
#define SAND_HAL_MA_SI6_CONFIG1_POWER_UP_DELAY1_LSB                  28
#define SAND_HAL_MA_SI6_CONFIG1_POWER_UP_DELAY1_TYPE                 (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI6_CONFIG1_POWER_UP_DELAY1_DEFAULT              0x00000002
#define SAND_HAL_MA_SI6_CONFIG1_POWER_UP_DELAY2_MASK                 0x0f000000
#define SAND_HAL_MA_SI6_CONFIG1_POWER_UP_DELAY2_SHIFT                24
#define SAND_HAL_MA_SI6_CONFIG1_POWER_UP_DELAY2_MSB                  27
#define SAND_HAL_MA_SI6_CONFIG1_POWER_UP_DELAY2_LSB                  24
#define SAND_HAL_MA_SI6_CONFIG1_POWER_UP_DELAY2_TYPE                 (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI6_CONFIG1_POWER_UP_DELAY2_DEFAULT              0x00000004
#define SAND_HAL_MA_SI6_CONFIG1_JIT_TOLERANCE_MASK                   0x00ff0000
#define SAND_HAL_MA_SI6_CONFIG1_JIT_TOLERANCE_SHIFT                  16
#define SAND_HAL_MA_SI6_CONFIG1_JIT_TOLERANCE_MSB                    23
#define SAND_HAL_MA_SI6_CONFIG1_JIT_TOLERANCE_LSB                    16
#define SAND_HAL_MA_SI6_CONFIG1_JIT_TOLERANCE_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI6_CONFIG1_JIT_TOLERANCE_DEFAULT                0x00000000
#define SAND_HAL_MA_SI6_CONFIG1_TX_FIFO_READ_RATE_MASK               0x00000018
#define SAND_HAL_MA_SI6_CONFIG1_TX_FIFO_READ_RATE_SHIFT              3
#define SAND_HAL_MA_SI6_CONFIG1_TX_FIFO_READ_RATE_MSB                4
#define SAND_HAL_MA_SI6_CONFIG1_TX_FIFO_READ_RATE_LSB                3
#define SAND_HAL_MA_SI6_CONFIG1_TX_FIFO_READ_RATE_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI6_CONFIG1_TX_FIFO_READ_RATE_DEFAULT            0x00000000
#define SAND_HAL_MA_SI6_CONFIG1_FORCE_TIME_ALIGNMENT_MASK            0x00000004
#define SAND_HAL_MA_SI6_CONFIG1_FORCE_TIME_ALIGNMENT_SHIFT           2
#define SAND_HAL_MA_SI6_CONFIG1_FORCE_TIME_ALIGNMENT_MSB             2
#define SAND_HAL_MA_SI6_CONFIG1_FORCE_TIME_ALIGNMENT_LSB             2
#define SAND_HAL_MA_SI6_CONFIG1_FORCE_TIME_ALIGNMENT_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI6_CONFIG1_FORCE_TIME_ALIGNMENT_DEFAULT         0x00000000
#define SAND_HAL_MA_SI6_CONFIG1_ENABLE_MASK                          0x00000002
#define SAND_HAL_MA_SI6_CONFIG1_ENABLE_SHIFT                         1
#define SAND_HAL_MA_SI6_CONFIG1_ENABLE_MSB                           1
#define SAND_HAL_MA_SI6_CONFIG1_ENABLE_LSB                           1
#define SAND_HAL_MA_SI6_CONFIG1_ENABLE_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI6_CONFIG1_ENABLE_DEFAULT                       0x00000000
#define SAND_HAL_MA_SI6_CONFIG1_DIRECT_CONTROL_SEL_MASK              0x00000001
#define SAND_HAL_MA_SI6_CONFIG1_DIRECT_CONTROL_SEL_SHIFT             0
#define SAND_HAL_MA_SI6_CONFIG1_DIRECT_CONTROL_SEL_MSB               0
#define SAND_HAL_MA_SI6_CONFIG1_DIRECT_CONTROL_SEL_LSB               0
#define SAND_HAL_MA_SI6_CONFIG1_DIRECT_CONTROL_SEL_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI6_CONFIG1_DIRECT_CONTROL_SEL_DEFAULT           0x00000000

/* field level defines for Device: MA  Register: si7_config1 */
#define SAND_HAL_MA_SI7_CONFIG1_POWER_UP_DELAY1_MASK                 0xf0000000
#define SAND_HAL_MA_SI7_CONFIG1_POWER_UP_DELAY1_SHIFT                28
#define SAND_HAL_MA_SI7_CONFIG1_POWER_UP_DELAY1_MSB                  31
#define SAND_HAL_MA_SI7_CONFIG1_POWER_UP_DELAY1_LSB                  28
#define SAND_HAL_MA_SI7_CONFIG1_POWER_UP_DELAY1_TYPE                 (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI7_CONFIG1_POWER_UP_DELAY1_DEFAULT              0x00000002
#define SAND_HAL_MA_SI7_CONFIG1_POWER_UP_DELAY2_MASK                 0x0f000000
#define SAND_HAL_MA_SI7_CONFIG1_POWER_UP_DELAY2_SHIFT                24
#define SAND_HAL_MA_SI7_CONFIG1_POWER_UP_DELAY2_MSB                  27
#define SAND_HAL_MA_SI7_CONFIG1_POWER_UP_DELAY2_LSB                  24
#define SAND_HAL_MA_SI7_CONFIG1_POWER_UP_DELAY2_TYPE                 (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI7_CONFIG1_POWER_UP_DELAY2_DEFAULT              0x00000004
#define SAND_HAL_MA_SI7_CONFIG1_JIT_TOLERANCE_MASK                   0x00ff0000
#define SAND_HAL_MA_SI7_CONFIG1_JIT_TOLERANCE_SHIFT                  16
#define SAND_HAL_MA_SI7_CONFIG1_JIT_TOLERANCE_MSB                    23
#define SAND_HAL_MA_SI7_CONFIG1_JIT_TOLERANCE_LSB                    16
#define SAND_HAL_MA_SI7_CONFIG1_JIT_TOLERANCE_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI7_CONFIG1_JIT_TOLERANCE_DEFAULT                0x00000000
#define SAND_HAL_MA_SI7_CONFIG1_TX_FIFO_READ_RATE_MASK               0x00000018
#define SAND_HAL_MA_SI7_CONFIG1_TX_FIFO_READ_RATE_SHIFT              3
#define SAND_HAL_MA_SI7_CONFIG1_TX_FIFO_READ_RATE_MSB                4
#define SAND_HAL_MA_SI7_CONFIG1_TX_FIFO_READ_RATE_LSB                3
#define SAND_HAL_MA_SI7_CONFIG1_TX_FIFO_READ_RATE_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI7_CONFIG1_TX_FIFO_READ_RATE_DEFAULT            0x00000000
#define SAND_HAL_MA_SI7_CONFIG1_FORCE_TIME_ALIGNMENT_MASK            0x00000004
#define SAND_HAL_MA_SI7_CONFIG1_FORCE_TIME_ALIGNMENT_SHIFT           2
#define SAND_HAL_MA_SI7_CONFIG1_FORCE_TIME_ALIGNMENT_MSB             2
#define SAND_HAL_MA_SI7_CONFIG1_FORCE_TIME_ALIGNMENT_LSB             2
#define SAND_HAL_MA_SI7_CONFIG1_FORCE_TIME_ALIGNMENT_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI7_CONFIG1_FORCE_TIME_ALIGNMENT_DEFAULT         0x00000000
#define SAND_HAL_MA_SI7_CONFIG1_ENABLE_MASK                          0x00000002
#define SAND_HAL_MA_SI7_CONFIG1_ENABLE_SHIFT                         1
#define SAND_HAL_MA_SI7_CONFIG1_ENABLE_MSB                           1
#define SAND_HAL_MA_SI7_CONFIG1_ENABLE_LSB                           1
#define SAND_HAL_MA_SI7_CONFIG1_ENABLE_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI7_CONFIG1_ENABLE_DEFAULT                       0x00000000
#define SAND_HAL_MA_SI7_CONFIG1_DIRECT_CONTROL_SEL_MASK              0x00000001
#define SAND_HAL_MA_SI7_CONFIG1_DIRECT_CONTROL_SEL_SHIFT             0
#define SAND_HAL_MA_SI7_CONFIG1_DIRECT_CONTROL_SEL_MSB               0
#define SAND_HAL_MA_SI7_CONFIG1_DIRECT_CONTROL_SEL_LSB               0
#define SAND_HAL_MA_SI7_CONFIG1_DIRECT_CONTROL_SEL_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI7_CONFIG1_DIRECT_CONTROL_SEL_DEFAULT           0x00000000

/* field level defines for Device: MA  Register: si8_config1 */
#define SAND_HAL_MA_SI8_CONFIG1_POWER_UP_DELAY1_MASK                 0xf0000000
#define SAND_HAL_MA_SI8_CONFIG1_POWER_UP_DELAY1_SHIFT                28
#define SAND_HAL_MA_SI8_CONFIG1_POWER_UP_DELAY1_MSB                  31
#define SAND_HAL_MA_SI8_CONFIG1_POWER_UP_DELAY1_LSB                  28
#define SAND_HAL_MA_SI8_CONFIG1_POWER_UP_DELAY1_TYPE                 (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI8_CONFIG1_POWER_UP_DELAY1_DEFAULT              0x00000002
#define SAND_HAL_MA_SI8_CONFIG1_POWER_UP_DELAY2_MASK                 0x0f000000
#define SAND_HAL_MA_SI8_CONFIG1_POWER_UP_DELAY2_SHIFT                24
#define SAND_HAL_MA_SI8_CONFIG1_POWER_UP_DELAY2_MSB                  27
#define SAND_HAL_MA_SI8_CONFIG1_POWER_UP_DELAY2_LSB                  24
#define SAND_HAL_MA_SI8_CONFIG1_POWER_UP_DELAY2_TYPE                 (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI8_CONFIG1_POWER_UP_DELAY2_DEFAULT              0x00000004
#define SAND_HAL_MA_SI8_CONFIG1_JIT_TOLERANCE_MASK                   0x00ff0000
#define SAND_HAL_MA_SI8_CONFIG1_JIT_TOLERANCE_SHIFT                  16
#define SAND_HAL_MA_SI8_CONFIG1_JIT_TOLERANCE_MSB                    23
#define SAND_HAL_MA_SI8_CONFIG1_JIT_TOLERANCE_LSB                    16
#define SAND_HAL_MA_SI8_CONFIG1_JIT_TOLERANCE_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI8_CONFIG1_JIT_TOLERANCE_DEFAULT                0x00000000
#define SAND_HAL_MA_SI8_CONFIG1_TX_FIFO_READ_RATE_MASK               0x00000018
#define SAND_HAL_MA_SI8_CONFIG1_TX_FIFO_READ_RATE_SHIFT              3
#define SAND_HAL_MA_SI8_CONFIG1_TX_FIFO_READ_RATE_MSB                4
#define SAND_HAL_MA_SI8_CONFIG1_TX_FIFO_READ_RATE_LSB                3
#define SAND_HAL_MA_SI8_CONFIG1_TX_FIFO_READ_RATE_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI8_CONFIG1_TX_FIFO_READ_RATE_DEFAULT            0x00000000
#define SAND_HAL_MA_SI8_CONFIG1_FORCE_TIME_ALIGNMENT_MASK            0x00000004
#define SAND_HAL_MA_SI8_CONFIG1_FORCE_TIME_ALIGNMENT_SHIFT           2
#define SAND_HAL_MA_SI8_CONFIG1_FORCE_TIME_ALIGNMENT_MSB             2
#define SAND_HAL_MA_SI8_CONFIG1_FORCE_TIME_ALIGNMENT_LSB             2
#define SAND_HAL_MA_SI8_CONFIG1_FORCE_TIME_ALIGNMENT_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI8_CONFIG1_FORCE_TIME_ALIGNMENT_DEFAULT         0x00000000
#define SAND_HAL_MA_SI8_CONFIG1_ENABLE_MASK                          0x00000002
#define SAND_HAL_MA_SI8_CONFIG1_ENABLE_SHIFT                         1
#define SAND_HAL_MA_SI8_CONFIG1_ENABLE_MSB                           1
#define SAND_HAL_MA_SI8_CONFIG1_ENABLE_LSB                           1
#define SAND_HAL_MA_SI8_CONFIG1_ENABLE_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI8_CONFIG1_ENABLE_DEFAULT                       0x00000000
#define SAND_HAL_MA_SI8_CONFIG1_DIRECT_CONTROL_SEL_MASK              0x00000001
#define SAND_HAL_MA_SI8_CONFIG1_DIRECT_CONTROL_SEL_SHIFT             0
#define SAND_HAL_MA_SI8_CONFIG1_DIRECT_CONTROL_SEL_MSB               0
#define SAND_HAL_MA_SI8_CONFIG1_DIRECT_CONTROL_SEL_LSB               0
#define SAND_HAL_MA_SI8_CONFIG1_DIRECT_CONTROL_SEL_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI8_CONFIG1_DIRECT_CONTROL_SEL_DEFAULT           0x00000000

/* field level defines for Device: MA  Register: si9_config1 */
#define SAND_HAL_MA_SI9_CONFIG1_POWER_UP_DELAY1_MASK                 0xf0000000
#define SAND_HAL_MA_SI9_CONFIG1_POWER_UP_DELAY1_SHIFT                28
#define SAND_HAL_MA_SI9_CONFIG1_POWER_UP_DELAY1_MSB                  31
#define SAND_HAL_MA_SI9_CONFIG1_POWER_UP_DELAY1_LSB                  28
#define SAND_HAL_MA_SI9_CONFIG1_POWER_UP_DELAY1_TYPE                 (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI9_CONFIG1_POWER_UP_DELAY1_DEFAULT              0x00000002
#define SAND_HAL_MA_SI9_CONFIG1_POWER_UP_DELAY2_MASK                 0x0f000000
#define SAND_HAL_MA_SI9_CONFIG1_POWER_UP_DELAY2_SHIFT                24
#define SAND_HAL_MA_SI9_CONFIG1_POWER_UP_DELAY2_MSB                  27
#define SAND_HAL_MA_SI9_CONFIG1_POWER_UP_DELAY2_LSB                  24
#define SAND_HAL_MA_SI9_CONFIG1_POWER_UP_DELAY2_TYPE                 (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI9_CONFIG1_POWER_UP_DELAY2_DEFAULT              0x00000004
#define SAND_HAL_MA_SI9_CONFIG1_JIT_TOLERANCE_MASK                   0x00ff0000
#define SAND_HAL_MA_SI9_CONFIG1_JIT_TOLERANCE_SHIFT                  16
#define SAND_HAL_MA_SI9_CONFIG1_JIT_TOLERANCE_MSB                    23
#define SAND_HAL_MA_SI9_CONFIG1_JIT_TOLERANCE_LSB                    16
#define SAND_HAL_MA_SI9_CONFIG1_JIT_TOLERANCE_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI9_CONFIG1_JIT_TOLERANCE_DEFAULT                0x00000000
#define SAND_HAL_MA_SI9_CONFIG1_TX_FIFO_READ_RATE_MASK               0x00000018
#define SAND_HAL_MA_SI9_CONFIG1_TX_FIFO_READ_RATE_SHIFT              3
#define SAND_HAL_MA_SI9_CONFIG1_TX_FIFO_READ_RATE_MSB                4
#define SAND_HAL_MA_SI9_CONFIG1_TX_FIFO_READ_RATE_LSB                3
#define SAND_HAL_MA_SI9_CONFIG1_TX_FIFO_READ_RATE_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI9_CONFIG1_TX_FIFO_READ_RATE_DEFAULT            0x00000000
#define SAND_HAL_MA_SI9_CONFIG1_FORCE_TIME_ALIGNMENT_MASK            0x00000004
#define SAND_HAL_MA_SI9_CONFIG1_FORCE_TIME_ALIGNMENT_SHIFT           2
#define SAND_HAL_MA_SI9_CONFIG1_FORCE_TIME_ALIGNMENT_MSB             2
#define SAND_HAL_MA_SI9_CONFIG1_FORCE_TIME_ALIGNMENT_LSB             2
#define SAND_HAL_MA_SI9_CONFIG1_FORCE_TIME_ALIGNMENT_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI9_CONFIG1_FORCE_TIME_ALIGNMENT_DEFAULT         0x00000000
#define SAND_HAL_MA_SI9_CONFIG1_ENABLE_MASK                          0x00000002
#define SAND_HAL_MA_SI9_CONFIG1_ENABLE_SHIFT                         1
#define SAND_HAL_MA_SI9_CONFIG1_ENABLE_MSB                           1
#define SAND_HAL_MA_SI9_CONFIG1_ENABLE_LSB                           1
#define SAND_HAL_MA_SI9_CONFIG1_ENABLE_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI9_CONFIG1_ENABLE_DEFAULT                       0x00000000
#define SAND_HAL_MA_SI9_CONFIG1_DIRECT_CONTROL_SEL_MASK              0x00000001
#define SAND_HAL_MA_SI9_CONFIG1_DIRECT_CONTROL_SEL_SHIFT             0
#define SAND_HAL_MA_SI9_CONFIG1_DIRECT_CONTROL_SEL_MSB               0
#define SAND_HAL_MA_SI9_CONFIG1_DIRECT_CONTROL_SEL_LSB               0
#define SAND_HAL_MA_SI9_CONFIG1_DIRECT_CONTROL_SEL_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI9_CONFIG1_DIRECT_CONTROL_SEL_DEFAULT           0x00000000

/* field level defines for Device: MA  Register: si10_config1 */
#define SAND_HAL_MA_SI10_CONFIG1_POWER_UP_DELAY1_MASK                0xf0000000
#define SAND_HAL_MA_SI10_CONFIG1_POWER_UP_DELAY1_SHIFT               28
#define SAND_HAL_MA_SI10_CONFIG1_POWER_UP_DELAY1_MSB                 31
#define SAND_HAL_MA_SI10_CONFIG1_POWER_UP_DELAY1_LSB                 28
#define SAND_HAL_MA_SI10_CONFIG1_POWER_UP_DELAY1_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI10_CONFIG1_POWER_UP_DELAY1_DEFAULT             0x00000002
#define SAND_HAL_MA_SI10_CONFIG1_POWER_UP_DELAY2_MASK                0x0f000000
#define SAND_HAL_MA_SI10_CONFIG1_POWER_UP_DELAY2_SHIFT               24
#define SAND_HAL_MA_SI10_CONFIG1_POWER_UP_DELAY2_MSB                 27
#define SAND_HAL_MA_SI10_CONFIG1_POWER_UP_DELAY2_LSB                 24
#define SAND_HAL_MA_SI10_CONFIG1_POWER_UP_DELAY2_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI10_CONFIG1_POWER_UP_DELAY2_DEFAULT             0x00000004
#define SAND_HAL_MA_SI10_CONFIG1_JIT_TOLERANCE_MASK                  0x00ff0000
#define SAND_HAL_MA_SI10_CONFIG1_JIT_TOLERANCE_SHIFT                 16
#define SAND_HAL_MA_SI10_CONFIG1_JIT_TOLERANCE_MSB                   23
#define SAND_HAL_MA_SI10_CONFIG1_JIT_TOLERANCE_LSB                   16
#define SAND_HAL_MA_SI10_CONFIG1_JIT_TOLERANCE_TYPE                  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI10_CONFIG1_JIT_TOLERANCE_DEFAULT               0x00000000
#define SAND_HAL_MA_SI10_CONFIG1_TX_FIFO_READ_RATE_MASK              0x00000018
#define SAND_HAL_MA_SI10_CONFIG1_TX_FIFO_READ_RATE_SHIFT             3
#define SAND_HAL_MA_SI10_CONFIG1_TX_FIFO_READ_RATE_MSB               4
#define SAND_HAL_MA_SI10_CONFIG1_TX_FIFO_READ_RATE_LSB               3
#define SAND_HAL_MA_SI10_CONFIG1_TX_FIFO_READ_RATE_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI10_CONFIG1_TX_FIFO_READ_RATE_DEFAULT           0x00000000
#define SAND_HAL_MA_SI10_CONFIG1_FORCE_TIME_ALIGNMENT_MASK           0x00000004
#define SAND_HAL_MA_SI10_CONFIG1_FORCE_TIME_ALIGNMENT_SHIFT          2
#define SAND_HAL_MA_SI10_CONFIG1_FORCE_TIME_ALIGNMENT_MSB            2
#define SAND_HAL_MA_SI10_CONFIG1_FORCE_TIME_ALIGNMENT_LSB            2
#define SAND_HAL_MA_SI10_CONFIG1_FORCE_TIME_ALIGNMENT_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI10_CONFIG1_FORCE_TIME_ALIGNMENT_DEFAULT        0x00000000
#define SAND_HAL_MA_SI10_CONFIG1_ENABLE_MASK                         0x00000002
#define SAND_HAL_MA_SI10_CONFIG1_ENABLE_SHIFT                        1
#define SAND_HAL_MA_SI10_CONFIG1_ENABLE_MSB                          1
#define SAND_HAL_MA_SI10_CONFIG1_ENABLE_LSB                          1
#define SAND_HAL_MA_SI10_CONFIG1_ENABLE_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI10_CONFIG1_ENABLE_DEFAULT                      0x00000000
#define SAND_HAL_MA_SI10_CONFIG1_DIRECT_CONTROL_SEL_MASK             0x00000001
#define SAND_HAL_MA_SI10_CONFIG1_DIRECT_CONTROL_SEL_SHIFT            0
#define SAND_HAL_MA_SI10_CONFIG1_DIRECT_CONTROL_SEL_MSB              0
#define SAND_HAL_MA_SI10_CONFIG1_DIRECT_CONTROL_SEL_LSB              0
#define SAND_HAL_MA_SI10_CONFIG1_DIRECT_CONTROL_SEL_TYPE             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI10_CONFIG1_DIRECT_CONTROL_SEL_DEFAULT          0x00000000

/* field level defines for Device: MA  Register: si11_config1 */
#define SAND_HAL_MA_SI11_CONFIG1_POWER_UP_DELAY1_MASK                0xf0000000
#define SAND_HAL_MA_SI11_CONFIG1_POWER_UP_DELAY1_SHIFT               28
#define SAND_HAL_MA_SI11_CONFIG1_POWER_UP_DELAY1_MSB                 31
#define SAND_HAL_MA_SI11_CONFIG1_POWER_UP_DELAY1_LSB                 28
#define SAND_HAL_MA_SI11_CONFIG1_POWER_UP_DELAY1_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI11_CONFIG1_POWER_UP_DELAY1_DEFAULT             0x00000002
#define SAND_HAL_MA_SI11_CONFIG1_POWER_UP_DELAY2_MASK                0x0f000000
#define SAND_HAL_MA_SI11_CONFIG1_POWER_UP_DELAY2_SHIFT               24
#define SAND_HAL_MA_SI11_CONFIG1_POWER_UP_DELAY2_MSB                 27
#define SAND_HAL_MA_SI11_CONFIG1_POWER_UP_DELAY2_LSB                 24
#define SAND_HAL_MA_SI11_CONFIG1_POWER_UP_DELAY2_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI11_CONFIG1_POWER_UP_DELAY2_DEFAULT             0x00000004
#define SAND_HAL_MA_SI11_CONFIG1_JIT_TOLERANCE_MASK                  0x00ff0000
#define SAND_HAL_MA_SI11_CONFIG1_JIT_TOLERANCE_SHIFT                 16
#define SAND_HAL_MA_SI11_CONFIG1_JIT_TOLERANCE_MSB                   23
#define SAND_HAL_MA_SI11_CONFIG1_JIT_TOLERANCE_LSB                   16
#define SAND_HAL_MA_SI11_CONFIG1_JIT_TOLERANCE_TYPE                  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI11_CONFIG1_JIT_TOLERANCE_DEFAULT               0x00000000
#define SAND_HAL_MA_SI11_CONFIG1_TX_FIFO_READ_RATE_MASK              0x00000018
#define SAND_HAL_MA_SI11_CONFIG1_TX_FIFO_READ_RATE_SHIFT             3
#define SAND_HAL_MA_SI11_CONFIG1_TX_FIFO_READ_RATE_MSB               4
#define SAND_HAL_MA_SI11_CONFIG1_TX_FIFO_READ_RATE_LSB               3
#define SAND_HAL_MA_SI11_CONFIG1_TX_FIFO_READ_RATE_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI11_CONFIG1_TX_FIFO_READ_RATE_DEFAULT           0x00000000
#define SAND_HAL_MA_SI11_CONFIG1_FORCE_TIME_ALIGNMENT_MASK           0x00000004
#define SAND_HAL_MA_SI11_CONFIG1_FORCE_TIME_ALIGNMENT_SHIFT          2
#define SAND_HAL_MA_SI11_CONFIG1_FORCE_TIME_ALIGNMENT_MSB            2
#define SAND_HAL_MA_SI11_CONFIG1_FORCE_TIME_ALIGNMENT_LSB            2
#define SAND_HAL_MA_SI11_CONFIG1_FORCE_TIME_ALIGNMENT_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI11_CONFIG1_FORCE_TIME_ALIGNMENT_DEFAULT        0x00000000
#define SAND_HAL_MA_SI11_CONFIG1_ENABLE_MASK                         0x00000002
#define SAND_HAL_MA_SI11_CONFIG1_ENABLE_SHIFT                        1
#define SAND_HAL_MA_SI11_CONFIG1_ENABLE_MSB                          1
#define SAND_HAL_MA_SI11_CONFIG1_ENABLE_LSB                          1
#define SAND_HAL_MA_SI11_CONFIG1_ENABLE_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI11_CONFIG1_ENABLE_DEFAULT                      0x00000000
#define SAND_HAL_MA_SI11_CONFIG1_DIRECT_CONTROL_SEL_MASK             0x00000001
#define SAND_HAL_MA_SI11_CONFIG1_DIRECT_CONTROL_SEL_SHIFT            0
#define SAND_HAL_MA_SI11_CONFIG1_DIRECT_CONTROL_SEL_MSB              0
#define SAND_HAL_MA_SI11_CONFIG1_DIRECT_CONTROL_SEL_LSB              0
#define SAND_HAL_MA_SI11_CONFIG1_DIRECT_CONTROL_SEL_TYPE             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI11_CONFIG1_DIRECT_CONTROL_SEL_DEFAULT          0x00000000

/* field level defines for Device: MA  Register: si12_config1 */
#define SAND_HAL_MA_SI12_CONFIG1_POWER_UP_DELAY1_MASK                0xf0000000
#define SAND_HAL_MA_SI12_CONFIG1_POWER_UP_DELAY1_SHIFT               28
#define SAND_HAL_MA_SI12_CONFIG1_POWER_UP_DELAY1_MSB                 31
#define SAND_HAL_MA_SI12_CONFIG1_POWER_UP_DELAY1_LSB                 28
#define SAND_HAL_MA_SI12_CONFIG1_POWER_UP_DELAY1_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI12_CONFIG1_POWER_UP_DELAY1_DEFAULT             0x00000002
#define SAND_HAL_MA_SI12_CONFIG1_POWER_UP_DELAY2_MASK                0x0f000000
#define SAND_HAL_MA_SI12_CONFIG1_POWER_UP_DELAY2_SHIFT               24
#define SAND_HAL_MA_SI12_CONFIG1_POWER_UP_DELAY2_MSB                 27
#define SAND_HAL_MA_SI12_CONFIG1_POWER_UP_DELAY2_LSB                 24
#define SAND_HAL_MA_SI12_CONFIG1_POWER_UP_DELAY2_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI12_CONFIG1_POWER_UP_DELAY2_DEFAULT             0x00000004
#define SAND_HAL_MA_SI12_CONFIG1_JIT_TOLERANCE_MASK                  0x00ff0000
#define SAND_HAL_MA_SI12_CONFIG1_JIT_TOLERANCE_SHIFT                 16
#define SAND_HAL_MA_SI12_CONFIG1_JIT_TOLERANCE_MSB                   23
#define SAND_HAL_MA_SI12_CONFIG1_JIT_TOLERANCE_LSB                   16
#define SAND_HAL_MA_SI12_CONFIG1_JIT_TOLERANCE_TYPE                  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI12_CONFIG1_JIT_TOLERANCE_DEFAULT               0x00000000
#define SAND_HAL_MA_SI12_CONFIG1_TX_FIFO_READ_RATE_MASK              0x00000018
#define SAND_HAL_MA_SI12_CONFIG1_TX_FIFO_READ_RATE_SHIFT             3
#define SAND_HAL_MA_SI12_CONFIG1_TX_FIFO_READ_RATE_MSB               4
#define SAND_HAL_MA_SI12_CONFIG1_TX_FIFO_READ_RATE_LSB               3
#define SAND_HAL_MA_SI12_CONFIG1_TX_FIFO_READ_RATE_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI12_CONFIG1_TX_FIFO_READ_RATE_DEFAULT           0x00000000
#define SAND_HAL_MA_SI12_CONFIG1_FORCE_TIME_ALIGNMENT_MASK           0x00000004
#define SAND_HAL_MA_SI12_CONFIG1_FORCE_TIME_ALIGNMENT_SHIFT          2
#define SAND_HAL_MA_SI12_CONFIG1_FORCE_TIME_ALIGNMENT_MSB            2
#define SAND_HAL_MA_SI12_CONFIG1_FORCE_TIME_ALIGNMENT_LSB            2
#define SAND_HAL_MA_SI12_CONFIG1_FORCE_TIME_ALIGNMENT_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI12_CONFIG1_FORCE_TIME_ALIGNMENT_DEFAULT        0x00000000
#define SAND_HAL_MA_SI12_CONFIG1_ENABLE_MASK                         0x00000002
#define SAND_HAL_MA_SI12_CONFIG1_ENABLE_SHIFT                        1
#define SAND_HAL_MA_SI12_CONFIG1_ENABLE_MSB                          1
#define SAND_HAL_MA_SI12_CONFIG1_ENABLE_LSB                          1
#define SAND_HAL_MA_SI12_CONFIG1_ENABLE_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI12_CONFIG1_ENABLE_DEFAULT                      0x00000000
#define SAND_HAL_MA_SI12_CONFIG1_DIRECT_CONTROL_SEL_MASK             0x00000001
#define SAND_HAL_MA_SI12_CONFIG1_DIRECT_CONTROL_SEL_SHIFT            0
#define SAND_HAL_MA_SI12_CONFIG1_DIRECT_CONTROL_SEL_MSB              0
#define SAND_HAL_MA_SI12_CONFIG1_DIRECT_CONTROL_SEL_LSB              0
#define SAND_HAL_MA_SI12_CONFIG1_DIRECT_CONTROL_SEL_TYPE             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI12_CONFIG1_DIRECT_CONTROL_SEL_DEFAULT          0x00000000

/* field level defines for Device: MA  Register: si13_config1 */
#define SAND_HAL_MA_SI13_CONFIG1_POWER_UP_DELAY1_MASK                0xf0000000
#define SAND_HAL_MA_SI13_CONFIG1_POWER_UP_DELAY1_SHIFT               28
#define SAND_HAL_MA_SI13_CONFIG1_POWER_UP_DELAY1_MSB                 31
#define SAND_HAL_MA_SI13_CONFIG1_POWER_UP_DELAY1_LSB                 28
#define SAND_HAL_MA_SI13_CONFIG1_POWER_UP_DELAY1_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI13_CONFIG1_POWER_UP_DELAY1_DEFAULT             0x00000002
#define SAND_HAL_MA_SI13_CONFIG1_POWER_UP_DELAY2_MASK                0x0f000000
#define SAND_HAL_MA_SI13_CONFIG1_POWER_UP_DELAY2_SHIFT               24
#define SAND_HAL_MA_SI13_CONFIG1_POWER_UP_DELAY2_MSB                 27
#define SAND_HAL_MA_SI13_CONFIG1_POWER_UP_DELAY2_LSB                 24
#define SAND_HAL_MA_SI13_CONFIG1_POWER_UP_DELAY2_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI13_CONFIG1_POWER_UP_DELAY2_DEFAULT             0x00000004
#define SAND_HAL_MA_SI13_CONFIG1_JIT_TOLERANCE_MASK                  0x00ff0000
#define SAND_HAL_MA_SI13_CONFIG1_JIT_TOLERANCE_SHIFT                 16
#define SAND_HAL_MA_SI13_CONFIG1_JIT_TOLERANCE_MSB                   23
#define SAND_HAL_MA_SI13_CONFIG1_JIT_TOLERANCE_LSB                   16
#define SAND_HAL_MA_SI13_CONFIG1_JIT_TOLERANCE_TYPE                  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI13_CONFIG1_JIT_TOLERANCE_DEFAULT               0x00000000
#define SAND_HAL_MA_SI13_CONFIG1_TX_FIFO_READ_RATE_MASK              0x00000018
#define SAND_HAL_MA_SI13_CONFIG1_TX_FIFO_READ_RATE_SHIFT             3
#define SAND_HAL_MA_SI13_CONFIG1_TX_FIFO_READ_RATE_MSB               4
#define SAND_HAL_MA_SI13_CONFIG1_TX_FIFO_READ_RATE_LSB               3
#define SAND_HAL_MA_SI13_CONFIG1_TX_FIFO_READ_RATE_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI13_CONFIG1_TX_FIFO_READ_RATE_DEFAULT           0x00000000
#define SAND_HAL_MA_SI13_CONFIG1_FORCE_TIME_ALIGNMENT_MASK           0x00000004
#define SAND_HAL_MA_SI13_CONFIG1_FORCE_TIME_ALIGNMENT_SHIFT          2
#define SAND_HAL_MA_SI13_CONFIG1_FORCE_TIME_ALIGNMENT_MSB            2
#define SAND_HAL_MA_SI13_CONFIG1_FORCE_TIME_ALIGNMENT_LSB            2
#define SAND_HAL_MA_SI13_CONFIG1_FORCE_TIME_ALIGNMENT_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI13_CONFIG1_FORCE_TIME_ALIGNMENT_DEFAULT        0x00000000
#define SAND_HAL_MA_SI13_CONFIG1_ENABLE_MASK                         0x00000002
#define SAND_HAL_MA_SI13_CONFIG1_ENABLE_SHIFT                        1
#define SAND_HAL_MA_SI13_CONFIG1_ENABLE_MSB                          1
#define SAND_HAL_MA_SI13_CONFIG1_ENABLE_LSB                          1
#define SAND_HAL_MA_SI13_CONFIG1_ENABLE_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI13_CONFIG1_ENABLE_DEFAULT                      0x00000000
#define SAND_HAL_MA_SI13_CONFIG1_DIRECT_CONTROL_SEL_MASK             0x00000001
#define SAND_HAL_MA_SI13_CONFIG1_DIRECT_CONTROL_SEL_SHIFT            0
#define SAND_HAL_MA_SI13_CONFIG1_DIRECT_CONTROL_SEL_MSB              0
#define SAND_HAL_MA_SI13_CONFIG1_DIRECT_CONTROL_SEL_LSB              0
#define SAND_HAL_MA_SI13_CONFIG1_DIRECT_CONTROL_SEL_TYPE             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI13_CONFIG1_DIRECT_CONTROL_SEL_DEFAULT          0x00000000

/* field level defines for Device: MA  Register: si14_config1 */
#define SAND_HAL_MA_SI14_CONFIG1_POWER_UP_DELAY1_MASK                0xf0000000
#define SAND_HAL_MA_SI14_CONFIG1_POWER_UP_DELAY1_SHIFT               28
#define SAND_HAL_MA_SI14_CONFIG1_POWER_UP_DELAY1_MSB                 31
#define SAND_HAL_MA_SI14_CONFIG1_POWER_UP_DELAY1_LSB                 28
#define SAND_HAL_MA_SI14_CONFIG1_POWER_UP_DELAY1_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI14_CONFIG1_POWER_UP_DELAY1_DEFAULT             0x00000002
#define SAND_HAL_MA_SI14_CONFIG1_POWER_UP_DELAY2_MASK                0x0f000000
#define SAND_HAL_MA_SI14_CONFIG1_POWER_UP_DELAY2_SHIFT               24
#define SAND_HAL_MA_SI14_CONFIG1_POWER_UP_DELAY2_MSB                 27
#define SAND_HAL_MA_SI14_CONFIG1_POWER_UP_DELAY2_LSB                 24
#define SAND_HAL_MA_SI14_CONFIG1_POWER_UP_DELAY2_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI14_CONFIG1_POWER_UP_DELAY2_DEFAULT             0x00000004
#define SAND_HAL_MA_SI14_CONFIG1_JIT_TOLERANCE_MASK                  0x00ff0000
#define SAND_HAL_MA_SI14_CONFIG1_JIT_TOLERANCE_SHIFT                 16
#define SAND_HAL_MA_SI14_CONFIG1_JIT_TOLERANCE_MSB                   23
#define SAND_HAL_MA_SI14_CONFIG1_JIT_TOLERANCE_LSB                   16
#define SAND_HAL_MA_SI14_CONFIG1_JIT_TOLERANCE_TYPE                  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI14_CONFIG1_JIT_TOLERANCE_DEFAULT               0x00000000
#define SAND_HAL_MA_SI14_CONFIG1_TX_FIFO_READ_RATE_MASK              0x00000018
#define SAND_HAL_MA_SI14_CONFIG1_TX_FIFO_READ_RATE_SHIFT             3
#define SAND_HAL_MA_SI14_CONFIG1_TX_FIFO_READ_RATE_MSB               4
#define SAND_HAL_MA_SI14_CONFIG1_TX_FIFO_READ_RATE_LSB               3
#define SAND_HAL_MA_SI14_CONFIG1_TX_FIFO_READ_RATE_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI14_CONFIG1_TX_FIFO_READ_RATE_DEFAULT           0x00000000
#define SAND_HAL_MA_SI14_CONFIG1_FORCE_TIME_ALIGNMENT_MASK           0x00000004
#define SAND_HAL_MA_SI14_CONFIG1_FORCE_TIME_ALIGNMENT_SHIFT          2
#define SAND_HAL_MA_SI14_CONFIG1_FORCE_TIME_ALIGNMENT_MSB            2
#define SAND_HAL_MA_SI14_CONFIG1_FORCE_TIME_ALIGNMENT_LSB            2
#define SAND_HAL_MA_SI14_CONFIG1_FORCE_TIME_ALIGNMENT_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI14_CONFIG1_FORCE_TIME_ALIGNMENT_DEFAULT        0x00000000
#define SAND_HAL_MA_SI14_CONFIG1_ENABLE_MASK                         0x00000002
#define SAND_HAL_MA_SI14_CONFIG1_ENABLE_SHIFT                        1
#define SAND_HAL_MA_SI14_CONFIG1_ENABLE_MSB                          1
#define SAND_HAL_MA_SI14_CONFIG1_ENABLE_LSB                          1
#define SAND_HAL_MA_SI14_CONFIG1_ENABLE_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI14_CONFIG1_ENABLE_DEFAULT                      0x00000000
#define SAND_HAL_MA_SI14_CONFIG1_DIRECT_CONTROL_SEL_MASK             0x00000001
#define SAND_HAL_MA_SI14_CONFIG1_DIRECT_CONTROL_SEL_SHIFT            0
#define SAND_HAL_MA_SI14_CONFIG1_DIRECT_CONTROL_SEL_MSB              0
#define SAND_HAL_MA_SI14_CONFIG1_DIRECT_CONTROL_SEL_LSB              0
#define SAND_HAL_MA_SI14_CONFIG1_DIRECT_CONTROL_SEL_TYPE             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI14_CONFIG1_DIRECT_CONTROL_SEL_DEFAULT          0x00000000

/* field level defines for Device: MA  Register: si15_config1 */
#define SAND_HAL_MA_SI15_CONFIG1_POWER_UP_DELAY1_MASK                0xf0000000
#define SAND_HAL_MA_SI15_CONFIG1_POWER_UP_DELAY1_SHIFT               28
#define SAND_HAL_MA_SI15_CONFIG1_POWER_UP_DELAY1_MSB                 31
#define SAND_HAL_MA_SI15_CONFIG1_POWER_UP_DELAY1_LSB                 28
#define SAND_HAL_MA_SI15_CONFIG1_POWER_UP_DELAY1_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI15_CONFIG1_POWER_UP_DELAY1_DEFAULT             0x00000002
#define SAND_HAL_MA_SI15_CONFIG1_POWER_UP_DELAY2_MASK                0x0f000000
#define SAND_HAL_MA_SI15_CONFIG1_POWER_UP_DELAY2_SHIFT               24
#define SAND_HAL_MA_SI15_CONFIG1_POWER_UP_DELAY2_MSB                 27
#define SAND_HAL_MA_SI15_CONFIG1_POWER_UP_DELAY2_LSB                 24
#define SAND_HAL_MA_SI15_CONFIG1_POWER_UP_DELAY2_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI15_CONFIG1_POWER_UP_DELAY2_DEFAULT             0x00000004
#define SAND_HAL_MA_SI15_CONFIG1_JIT_TOLERANCE_MASK                  0x00ff0000
#define SAND_HAL_MA_SI15_CONFIG1_JIT_TOLERANCE_SHIFT                 16
#define SAND_HAL_MA_SI15_CONFIG1_JIT_TOLERANCE_MSB                   23
#define SAND_HAL_MA_SI15_CONFIG1_JIT_TOLERANCE_LSB                   16
#define SAND_HAL_MA_SI15_CONFIG1_JIT_TOLERANCE_TYPE                  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI15_CONFIG1_JIT_TOLERANCE_DEFAULT               0x00000000
#define SAND_HAL_MA_SI15_CONFIG1_TX_FIFO_READ_RATE_MASK              0x00000018
#define SAND_HAL_MA_SI15_CONFIG1_TX_FIFO_READ_RATE_SHIFT             3
#define SAND_HAL_MA_SI15_CONFIG1_TX_FIFO_READ_RATE_MSB               4
#define SAND_HAL_MA_SI15_CONFIG1_TX_FIFO_READ_RATE_LSB               3
#define SAND_HAL_MA_SI15_CONFIG1_TX_FIFO_READ_RATE_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI15_CONFIG1_TX_FIFO_READ_RATE_DEFAULT           0x00000000
#define SAND_HAL_MA_SI15_CONFIG1_FORCE_TIME_ALIGNMENT_MASK           0x00000004
#define SAND_HAL_MA_SI15_CONFIG1_FORCE_TIME_ALIGNMENT_SHIFT          2
#define SAND_HAL_MA_SI15_CONFIG1_FORCE_TIME_ALIGNMENT_MSB            2
#define SAND_HAL_MA_SI15_CONFIG1_FORCE_TIME_ALIGNMENT_LSB            2
#define SAND_HAL_MA_SI15_CONFIG1_FORCE_TIME_ALIGNMENT_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI15_CONFIG1_FORCE_TIME_ALIGNMENT_DEFAULT        0x00000000
#define SAND_HAL_MA_SI15_CONFIG1_ENABLE_MASK                         0x00000002
#define SAND_HAL_MA_SI15_CONFIG1_ENABLE_SHIFT                        1
#define SAND_HAL_MA_SI15_CONFIG1_ENABLE_MSB                          1
#define SAND_HAL_MA_SI15_CONFIG1_ENABLE_LSB                          1
#define SAND_HAL_MA_SI15_CONFIG1_ENABLE_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI15_CONFIG1_ENABLE_DEFAULT                      0x00000000
#define SAND_HAL_MA_SI15_CONFIG1_DIRECT_CONTROL_SEL_MASK             0x00000001
#define SAND_HAL_MA_SI15_CONFIG1_DIRECT_CONTROL_SEL_SHIFT            0
#define SAND_HAL_MA_SI15_CONFIG1_DIRECT_CONTROL_SEL_MSB              0
#define SAND_HAL_MA_SI15_CONFIG1_DIRECT_CONTROL_SEL_LSB              0
#define SAND_HAL_MA_SI15_CONFIG1_DIRECT_CONTROL_SEL_TYPE             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI15_CONFIG1_DIRECT_CONTROL_SEL_DEFAULT          0x00000000

/* field level defines for Device: MA  Register: si_config2 */
#define SAND_HAL_MA_SI_CONFIG2_UPPER_IDLE_KBIT_MASK                  0x01000000
#define SAND_HAL_MA_SI_CONFIG2_UPPER_IDLE_KBIT_SHIFT                 24
#define SAND_HAL_MA_SI_CONFIG2_UPPER_IDLE_KBIT_MSB                   24
#define SAND_HAL_MA_SI_CONFIG2_UPPER_IDLE_KBIT_LSB                   24
#define SAND_HAL_MA_SI_CONFIG2_UPPER_IDLE_KBIT_TYPE                  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI_CONFIG2_UPPER_IDLE_KBIT_DEFAULT               0x00000001
#define SAND_HAL_MA_SI_CONFIG2_UPPER_IDLE_MASK                       0x00ff0000
#define SAND_HAL_MA_SI_CONFIG2_UPPER_IDLE_SHIFT                      16
#define SAND_HAL_MA_SI_CONFIG2_UPPER_IDLE_MSB                        23
#define SAND_HAL_MA_SI_CONFIG2_UPPER_IDLE_LSB                        16
#define SAND_HAL_MA_SI_CONFIG2_UPPER_IDLE_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI_CONFIG2_UPPER_IDLE_DEFAULT                    0x000000bc
#define SAND_HAL_MA_SI_CONFIG2_LOWER_IDLE_KBIT_MASK                  0x00000100
#define SAND_HAL_MA_SI_CONFIG2_LOWER_IDLE_KBIT_SHIFT                 8
#define SAND_HAL_MA_SI_CONFIG2_LOWER_IDLE_KBIT_MSB                   8
#define SAND_HAL_MA_SI_CONFIG2_LOWER_IDLE_KBIT_LSB                   8
#define SAND_HAL_MA_SI_CONFIG2_LOWER_IDLE_KBIT_TYPE                  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI_CONFIG2_LOWER_IDLE_KBIT_DEFAULT               0x00000000
#define SAND_HAL_MA_SI_CONFIG2_LOWER_IDLE_MASK                       0x000000ff
#define SAND_HAL_MA_SI_CONFIG2_LOWER_IDLE_SHIFT                      0
#define SAND_HAL_MA_SI_CONFIG2_LOWER_IDLE_MSB                        7
#define SAND_HAL_MA_SI_CONFIG2_LOWER_IDLE_LSB                        0
#define SAND_HAL_MA_SI_CONFIG2_LOWER_IDLE_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI_CONFIG2_LOWER_IDLE_DEFAULT                    0x00000095

/* field level defines for Device: MA  Register: si_config3 */
#define SAND_HAL_MA_SI_CONFIG3_LS_ERR_THRESH_MASK                    0xffff0000
#define SAND_HAL_MA_SI_CONFIG3_LS_ERR_THRESH_SHIFT                   16
#define SAND_HAL_MA_SI_CONFIG3_LS_ERR_THRESH_MSB                     31
#define SAND_HAL_MA_SI_CONFIG3_LS_ERR_THRESH_LSB                     16
#define SAND_HAL_MA_SI_CONFIG3_LS_ERR_THRESH_TYPE                    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI_CONFIG3_LS_ERR_THRESH_DEFAULT                 0x0000ffff
#define SAND_HAL_MA_SI_CONFIG3_LS_ERROR_WINDOW_MASK                  0x0000ffff
#define SAND_HAL_MA_SI_CONFIG3_LS_ERROR_WINDOW_SHIFT                 0
#define SAND_HAL_MA_SI_CONFIG3_LS_ERROR_WINDOW_MSB                   15
#define SAND_HAL_MA_SI_CONFIG3_LS_ERROR_WINDOW_LSB                   0
#define SAND_HAL_MA_SI_CONFIG3_LS_ERROR_WINDOW_TYPE                  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI_CONFIG3_LS_ERROR_WINDOW_DEFAULT               0x00000003

/* field level defines for Device: MA  Register: MA_ERROR_1 */
#define SAND_HAL_MA_MA_ERROR_1_XB_INT_MASK                           0x00000080
#define SAND_HAL_MA_MA_ERROR_1_XB_INT_SHIFT                          7
#define SAND_HAL_MA_MA_ERROR_1_XB_INT_MSB                            7
#define SAND_HAL_MA_MA_ERROR_1_XB_INT_LSB                            7
#define SAND_HAL_MA_MA_ERROR_1_XB_INT_TYPE                           (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_MA_ERROR_1_XB_INT_DEFAULT                        0x00000000
#define SAND_HAL_MA_MA_ERROR_1_AM_INT_MASK                           0x00000040
#define SAND_HAL_MA_MA_ERROR_1_AM_INT_SHIFT                          6
#define SAND_HAL_MA_MA_ERROR_1_AM_INT_MSB                            6
#define SAND_HAL_MA_MA_ERROR_1_AM_INT_LSB                            6
#define SAND_HAL_MA_MA_ERROR_1_AM_INT_TYPE                           (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_MA_ERROR_1_AM_INT_DEFAULT                        0x00000000
#define SAND_HAL_MA_MA_ERROR_1_BW_INT_MASK                           0x00000020
#define SAND_HAL_MA_MA_ERROR_1_BW_INT_SHIFT                          5
#define SAND_HAL_MA_MA_ERROR_1_BW_INT_MSB                            5
#define SAND_HAL_MA_MA_ERROR_1_BW_INT_LSB                            5
#define SAND_HAL_MA_MA_ERROR_1_BW_INT_TYPE                           (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_MA_ERROR_1_BW_INT_DEFAULT                        0x00000000
#define SAND_HAL_MA_MA_ERROR_1_WB_INT_MASK                           0x00000010
#define SAND_HAL_MA_MA_ERROR_1_WB_INT_SHIFT                          4
#define SAND_HAL_MA_MA_ERROR_1_WB_INT_MSB                            4
#define SAND_HAL_MA_MA_ERROR_1_WB_INT_LSB                            4
#define SAND_HAL_MA_MA_ERROR_1_WB_INT_TYPE                           (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_MA_ERROR_1_WB_INT_DEFAULT                        0x00000000
#define SAND_HAL_MA_MA_ERROR_1_RD_INT_MASK                           0x00000008
#define SAND_HAL_MA_MA_ERROR_1_RD_INT_SHIFT                          3
#define SAND_HAL_MA_MA_ERROR_1_RD_INT_MSB                            3
#define SAND_HAL_MA_MA_ERROR_1_RD_INT_LSB                            3
#define SAND_HAL_MA_MA_ERROR_1_RD_INT_TYPE                           (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_MA_ERROR_1_RD_INT_DEFAULT                        0x00000000
#define SAND_HAL_MA_MA_ERROR_1_MI_INT_MASK                           0x00000004
#define SAND_HAL_MA_MA_ERROR_1_MI_INT_SHIFT                          2
#define SAND_HAL_MA_MA_ERROR_1_MI_INT_MSB                            2
#define SAND_HAL_MA_MA_ERROR_1_MI_INT_LSB                            2
#define SAND_HAL_MA_MA_ERROR_1_MI_INT_TYPE                           (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_MA_ERROR_1_MI_INT_DEFAULT                        0x00000000
#define SAND_HAL_MA_MA_ERROR_1_DA_INT_MASK                           0x00000002
#define SAND_HAL_MA_MA_ERROR_1_DA_INT_SHIFT                          1
#define SAND_HAL_MA_MA_ERROR_1_DA_INT_MSB                            1
#define SAND_HAL_MA_MA_ERROR_1_DA_INT_LSB                            1
#define SAND_HAL_MA_MA_ERROR_1_DA_INT_TYPE                           (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_MA_ERROR_1_DA_INT_DEFAULT                        0x00000000
#define SAND_HAL_MA_MA_ERROR_1_FORCE_INT_MASK                        0x00000001
#define SAND_HAL_MA_MA_ERROR_1_FORCE_INT_SHIFT                       0
#define SAND_HAL_MA_MA_ERROR_1_FORCE_INT_MSB                         0
#define SAND_HAL_MA_MA_ERROR_1_FORCE_INT_LSB                         0
#define SAND_HAL_MA_MA_ERROR_1_FORCE_INT_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_MA_ERROR_1_FORCE_INT_DEFAULT                     0x00000000

/* field level defines for Device: MA  Register: MA_ERROR_2 */
#define SAND_HAL_MA_MA_ERROR_2_QI_INT_MASK                           0xffff0000
#define SAND_HAL_MA_MA_ERROR_2_QI_INT_SHIFT                          16
#define SAND_HAL_MA_MA_ERROR_2_QI_INT_MSB                            31
#define SAND_HAL_MA_MA_ERROR_2_QI_INT_LSB                            16
#define SAND_HAL_MA_MA_ERROR_2_QI_INT_TYPE                           (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_MA_ERROR_2_QI_INT_DEFAULT                        0x00000000
#define SAND_HAL_MA_MA_ERROR_2_SI_INT_MASK                           0x0000ffff
#define SAND_HAL_MA_MA_ERROR_2_SI_INT_SHIFT                          0
#define SAND_HAL_MA_MA_ERROR_2_SI_INT_MSB                            15
#define SAND_HAL_MA_MA_ERROR_2_SI_INT_LSB                            0
#define SAND_HAL_MA_MA_ERROR_2_SI_INT_TYPE                           (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_MA_ERROR_2_SI_INT_DEFAULT                        0x00000000

/* field level defines for Device: MA  Register: MA_ERROR_1_MASK */
#define SAND_HAL_MA_MA_ERROR_1_MASK_XB_INT_MASK_DISINT_MASK          0x00000080
#define SAND_HAL_MA_MA_ERROR_1_MASK_XB_INT_MASK_DISINT_SHIFT         7
#define SAND_HAL_MA_MA_ERROR_1_MASK_XB_INT_MASK_DISINT_MSB           7
#define SAND_HAL_MA_MA_ERROR_1_MASK_XB_INT_MASK_DISINT_LSB           7
#define SAND_HAL_MA_MA_ERROR_1_MASK_XB_INT_MASK_DISINT_TYPE          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_MA_ERROR_1_MASK_XB_INT_MASK_DISINT_DEFAULT       0x00000001
#define SAND_HAL_MA_MA_ERROR_1_MASK_AM_INT_MASK_DISINT_MASK          0x00000040
#define SAND_HAL_MA_MA_ERROR_1_MASK_AM_INT_MASK_DISINT_SHIFT         6
#define SAND_HAL_MA_MA_ERROR_1_MASK_AM_INT_MASK_DISINT_MSB           6
#define SAND_HAL_MA_MA_ERROR_1_MASK_AM_INT_MASK_DISINT_LSB           6
#define SAND_HAL_MA_MA_ERROR_1_MASK_AM_INT_MASK_DISINT_TYPE          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_MA_ERROR_1_MASK_AM_INT_MASK_DISINT_DEFAULT       0x00000001
#define SAND_HAL_MA_MA_ERROR_1_MASK_BW_INT_MASK_DISINT_MASK          0x00000020
#define SAND_HAL_MA_MA_ERROR_1_MASK_BW_INT_MASK_DISINT_SHIFT         5
#define SAND_HAL_MA_MA_ERROR_1_MASK_BW_INT_MASK_DISINT_MSB           5
#define SAND_HAL_MA_MA_ERROR_1_MASK_BW_INT_MASK_DISINT_LSB           5
#define SAND_HAL_MA_MA_ERROR_1_MASK_BW_INT_MASK_DISINT_TYPE          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_MA_ERROR_1_MASK_BW_INT_MASK_DISINT_DEFAULT       0x00000001
#define SAND_HAL_MA_MA_ERROR_1_MASK_WB_INT_MASK_DISINT_MASK          0x00000010
#define SAND_HAL_MA_MA_ERROR_1_MASK_WB_INT_MASK_DISINT_SHIFT         4
#define SAND_HAL_MA_MA_ERROR_1_MASK_WB_INT_MASK_DISINT_MSB           4
#define SAND_HAL_MA_MA_ERROR_1_MASK_WB_INT_MASK_DISINT_LSB           4
#define SAND_HAL_MA_MA_ERROR_1_MASK_WB_INT_MASK_DISINT_TYPE          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_MA_ERROR_1_MASK_WB_INT_MASK_DISINT_DEFAULT       0x00000001
#define SAND_HAL_MA_MA_ERROR_1_MASK_RD_INT_MASK_DISINT_MASK          0x00000008
#define SAND_HAL_MA_MA_ERROR_1_MASK_RD_INT_MASK_DISINT_SHIFT         3
#define SAND_HAL_MA_MA_ERROR_1_MASK_RD_INT_MASK_DISINT_MSB           3
#define SAND_HAL_MA_MA_ERROR_1_MASK_RD_INT_MASK_DISINT_LSB           3
#define SAND_HAL_MA_MA_ERROR_1_MASK_RD_INT_MASK_DISINT_TYPE          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_MA_ERROR_1_MASK_RD_INT_MASK_DISINT_DEFAULT       0x00000001
#define SAND_HAL_MA_MA_ERROR_1_MASK_MI_INT_MASK_DISINT_MASK          0x00000004
#define SAND_HAL_MA_MA_ERROR_1_MASK_MI_INT_MASK_DISINT_SHIFT         2
#define SAND_HAL_MA_MA_ERROR_1_MASK_MI_INT_MASK_DISINT_MSB           2
#define SAND_HAL_MA_MA_ERROR_1_MASK_MI_INT_MASK_DISINT_LSB           2
#define SAND_HAL_MA_MA_ERROR_1_MASK_MI_INT_MASK_DISINT_TYPE          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_MA_ERROR_1_MASK_MI_INT_MASK_DISINT_DEFAULT       0x00000001
#define SAND_HAL_MA_MA_ERROR_1_MASK_DA_INT_MASK_DISINT_MASK          0x00000002
#define SAND_HAL_MA_MA_ERROR_1_MASK_DA_INT_MASK_DISINT_SHIFT         1
#define SAND_HAL_MA_MA_ERROR_1_MASK_DA_INT_MASK_DISINT_MSB           1
#define SAND_HAL_MA_MA_ERROR_1_MASK_DA_INT_MASK_DISINT_LSB           1
#define SAND_HAL_MA_MA_ERROR_1_MASK_DA_INT_MASK_DISINT_TYPE          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_MA_ERROR_1_MASK_DA_INT_MASK_DISINT_DEFAULT       0x00000001
#define SAND_HAL_MA_MA_ERROR_1_MASK_FORCE_INT_MASK_DISINT_MASK       0x00000001
#define SAND_HAL_MA_MA_ERROR_1_MASK_FORCE_INT_MASK_DISINT_SHIFT      0
#define SAND_HAL_MA_MA_ERROR_1_MASK_FORCE_INT_MASK_DISINT_MSB        0
#define SAND_HAL_MA_MA_ERROR_1_MASK_FORCE_INT_MASK_DISINT_LSB        0
#define SAND_HAL_MA_MA_ERROR_1_MASK_FORCE_INT_MASK_DISINT_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_MA_ERROR_1_MASK_FORCE_INT_MASK_DISINT_DEFAULT    0x00000001

/* field level defines for Device: MA  Register: MA_ERROR_2_MASK */
#define SAND_HAL_MA_MA_ERROR_2_MASK_QI_INT_MASK_DISINT_MASK          0xffff0000
#define SAND_HAL_MA_MA_ERROR_2_MASK_QI_INT_MASK_DISINT_SHIFT         16
#define SAND_HAL_MA_MA_ERROR_2_MASK_QI_INT_MASK_DISINT_MSB           31
#define SAND_HAL_MA_MA_ERROR_2_MASK_QI_INT_MASK_DISINT_LSB           16
#define SAND_HAL_MA_MA_ERROR_2_MASK_QI_INT_MASK_DISINT_TYPE          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_MA_ERROR_2_MASK_QI_INT_MASK_DISINT_DEFAULT       0x0000ffff
#define SAND_HAL_MA_MA_ERROR_2_MASK_SI_INT_MASK_DISINT_MASK          0x0000ffff
#define SAND_HAL_MA_MA_ERROR_2_MASK_SI_INT_MASK_DISINT_SHIFT         0
#define SAND_HAL_MA_MA_ERROR_2_MASK_SI_INT_MASK_DISINT_MSB           15
#define SAND_HAL_MA_MA_ERROR_2_MASK_SI_INT_MASK_DISINT_LSB           0
#define SAND_HAL_MA_MA_ERROR_2_MASK_SI_INT_MASK_DISINT_TYPE          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_MA_ERROR_2_MASK_SI_INT_MASK_DISINT_DEFAULT       0x0000ffff

/* field level defines for Device: MA  Register: DA_ERROR */
#define SAND_HAL_MA_DA_ERROR_MA_DA_SYNC_ERR_MASK                     0x00000001
#define SAND_HAL_MA_DA_ERROR_MA_DA_SYNC_ERR_SHIFT                    0
#define SAND_HAL_MA_DA_ERROR_MA_DA_SYNC_ERR_MSB                      0
#define SAND_HAL_MA_DA_ERROR_MA_DA_SYNC_ERR_LSB                      0
#define SAND_HAL_MA_DA_ERROR_MA_DA_SYNC_ERR_TYPE                     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_DA_ERROR_MA_DA_SYNC_ERR_DEFAULT                  0x00000000

/* field level defines for Device: MA  Register: WB_ERROR_1 */
#define SAND_HAL_MA_WB_ERROR_1_LENGTH_FIFO_WR_FULL_ERR15_MASK        0x00008000
#define SAND_HAL_MA_WB_ERROR_1_LENGTH_FIFO_WR_FULL_ERR15_SHIFT       15
#define SAND_HAL_MA_WB_ERROR_1_LENGTH_FIFO_WR_FULL_ERR15_MSB         15
#define SAND_HAL_MA_WB_ERROR_1_LENGTH_FIFO_WR_FULL_ERR15_LSB         15
#define SAND_HAL_MA_WB_ERROR_1_LENGTH_FIFO_WR_FULL_ERR15_TYPE        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_WB_ERROR_1_LENGTH_FIFO_WR_FULL_ERR15_DEFAULT     0x00000000
#define SAND_HAL_MA_WB_ERROR_1_LENGTH_FIFO_WR_FULL_ERR14_MASK        0x00004000
#define SAND_HAL_MA_WB_ERROR_1_LENGTH_FIFO_WR_FULL_ERR14_SHIFT       14
#define SAND_HAL_MA_WB_ERROR_1_LENGTH_FIFO_WR_FULL_ERR14_MSB         14
#define SAND_HAL_MA_WB_ERROR_1_LENGTH_FIFO_WR_FULL_ERR14_LSB         14
#define SAND_HAL_MA_WB_ERROR_1_LENGTH_FIFO_WR_FULL_ERR14_TYPE        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_WB_ERROR_1_LENGTH_FIFO_WR_FULL_ERR14_DEFAULT     0x00000000
#define SAND_HAL_MA_WB_ERROR_1_LENGTH_FIFO_WR_FULL_ERR13_MASK        0x00002000
#define SAND_HAL_MA_WB_ERROR_1_LENGTH_FIFO_WR_FULL_ERR13_SHIFT       13
#define SAND_HAL_MA_WB_ERROR_1_LENGTH_FIFO_WR_FULL_ERR13_MSB         13
#define SAND_HAL_MA_WB_ERROR_1_LENGTH_FIFO_WR_FULL_ERR13_LSB         13
#define SAND_HAL_MA_WB_ERROR_1_LENGTH_FIFO_WR_FULL_ERR13_TYPE        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_WB_ERROR_1_LENGTH_FIFO_WR_FULL_ERR13_DEFAULT     0x00000000
#define SAND_HAL_MA_WB_ERROR_1_LENGTH_FIFO_WR_FULL_ERR12_MASK        0x00001000
#define SAND_HAL_MA_WB_ERROR_1_LENGTH_FIFO_WR_FULL_ERR12_SHIFT       12
#define SAND_HAL_MA_WB_ERROR_1_LENGTH_FIFO_WR_FULL_ERR12_MSB         12
#define SAND_HAL_MA_WB_ERROR_1_LENGTH_FIFO_WR_FULL_ERR12_LSB         12
#define SAND_HAL_MA_WB_ERROR_1_LENGTH_FIFO_WR_FULL_ERR12_TYPE        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_WB_ERROR_1_LENGTH_FIFO_WR_FULL_ERR12_DEFAULT     0x00000000
#define SAND_HAL_MA_WB_ERROR_1_LENGTH_FIFO_WR_FULL_ERR11_MASK        0x00000800
#define SAND_HAL_MA_WB_ERROR_1_LENGTH_FIFO_WR_FULL_ERR11_SHIFT       11
#define SAND_HAL_MA_WB_ERROR_1_LENGTH_FIFO_WR_FULL_ERR11_MSB         11
#define SAND_HAL_MA_WB_ERROR_1_LENGTH_FIFO_WR_FULL_ERR11_LSB         11
#define SAND_HAL_MA_WB_ERROR_1_LENGTH_FIFO_WR_FULL_ERR11_TYPE        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_WB_ERROR_1_LENGTH_FIFO_WR_FULL_ERR11_DEFAULT     0x00000000
#define SAND_HAL_MA_WB_ERROR_1_LENGTH_FIFO_WR_FULL_ERR10_MASK        0x00000400
#define SAND_HAL_MA_WB_ERROR_1_LENGTH_FIFO_WR_FULL_ERR10_SHIFT       10
#define SAND_HAL_MA_WB_ERROR_1_LENGTH_FIFO_WR_FULL_ERR10_MSB         10
#define SAND_HAL_MA_WB_ERROR_1_LENGTH_FIFO_WR_FULL_ERR10_LSB         10
#define SAND_HAL_MA_WB_ERROR_1_LENGTH_FIFO_WR_FULL_ERR10_TYPE        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_WB_ERROR_1_LENGTH_FIFO_WR_FULL_ERR10_DEFAULT     0x00000000
#define SAND_HAL_MA_WB_ERROR_1_LENGTH_FIFO_WR_FULL_ERR9_MASK         0x00000200
#define SAND_HAL_MA_WB_ERROR_1_LENGTH_FIFO_WR_FULL_ERR9_SHIFT        9
#define SAND_HAL_MA_WB_ERROR_1_LENGTH_FIFO_WR_FULL_ERR9_MSB          9
#define SAND_HAL_MA_WB_ERROR_1_LENGTH_FIFO_WR_FULL_ERR9_LSB          9
#define SAND_HAL_MA_WB_ERROR_1_LENGTH_FIFO_WR_FULL_ERR9_TYPE         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_WB_ERROR_1_LENGTH_FIFO_WR_FULL_ERR9_DEFAULT      0x00000000
#define SAND_HAL_MA_WB_ERROR_1_LENGTH_FIFO_WR_FULL_ERR8_MASK         0x00000100
#define SAND_HAL_MA_WB_ERROR_1_LENGTH_FIFO_WR_FULL_ERR8_SHIFT        8
#define SAND_HAL_MA_WB_ERROR_1_LENGTH_FIFO_WR_FULL_ERR8_MSB          8
#define SAND_HAL_MA_WB_ERROR_1_LENGTH_FIFO_WR_FULL_ERR8_LSB          8
#define SAND_HAL_MA_WB_ERROR_1_LENGTH_FIFO_WR_FULL_ERR8_TYPE         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_WB_ERROR_1_LENGTH_FIFO_WR_FULL_ERR8_DEFAULT      0x00000000
#define SAND_HAL_MA_WB_ERROR_1_LENGTH_FIFO_WR_FULL_ERR7_MASK         0x00000080
#define SAND_HAL_MA_WB_ERROR_1_LENGTH_FIFO_WR_FULL_ERR7_SHIFT        7
#define SAND_HAL_MA_WB_ERROR_1_LENGTH_FIFO_WR_FULL_ERR7_MSB          7
#define SAND_HAL_MA_WB_ERROR_1_LENGTH_FIFO_WR_FULL_ERR7_LSB          7
#define SAND_HAL_MA_WB_ERROR_1_LENGTH_FIFO_WR_FULL_ERR7_TYPE         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_WB_ERROR_1_LENGTH_FIFO_WR_FULL_ERR7_DEFAULT      0x00000000
#define SAND_HAL_MA_WB_ERROR_1_LENGTH_FIFO_WR_FULL_ERR6_MASK         0x00000040
#define SAND_HAL_MA_WB_ERROR_1_LENGTH_FIFO_WR_FULL_ERR6_SHIFT        6
#define SAND_HAL_MA_WB_ERROR_1_LENGTH_FIFO_WR_FULL_ERR6_MSB          6
#define SAND_HAL_MA_WB_ERROR_1_LENGTH_FIFO_WR_FULL_ERR6_LSB          6
#define SAND_HAL_MA_WB_ERROR_1_LENGTH_FIFO_WR_FULL_ERR6_TYPE         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_WB_ERROR_1_LENGTH_FIFO_WR_FULL_ERR6_DEFAULT      0x00000000
#define SAND_HAL_MA_WB_ERROR_1_LENGTH_FIFO_WR_FULL_ERR5_MASK         0x00000020
#define SAND_HAL_MA_WB_ERROR_1_LENGTH_FIFO_WR_FULL_ERR5_SHIFT        5
#define SAND_HAL_MA_WB_ERROR_1_LENGTH_FIFO_WR_FULL_ERR5_MSB          5
#define SAND_HAL_MA_WB_ERROR_1_LENGTH_FIFO_WR_FULL_ERR5_LSB          5
#define SAND_HAL_MA_WB_ERROR_1_LENGTH_FIFO_WR_FULL_ERR5_TYPE         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_WB_ERROR_1_LENGTH_FIFO_WR_FULL_ERR5_DEFAULT      0x00000000
#define SAND_HAL_MA_WB_ERROR_1_LENGTH_FIFO_WR_FULL_ERR4_MASK         0x00000010
#define SAND_HAL_MA_WB_ERROR_1_LENGTH_FIFO_WR_FULL_ERR4_SHIFT        4
#define SAND_HAL_MA_WB_ERROR_1_LENGTH_FIFO_WR_FULL_ERR4_MSB          4
#define SAND_HAL_MA_WB_ERROR_1_LENGTH_FIFO_WR_FULL_ERR4_LSB          4
#define SAND_HAL_MA_WB_ERROR_1_LENGTH_FIFO_WR_FULL_ERR4_TYPE         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_WB_ERROR_1_LENGTH_FIFO_WR_FULL_ERR4_DEFAULT      0x00000000
#define SAND_HAL_MA_WB_ERROR_1_LENGTH_FIFO_WR_FULL_ERR3_MASK         0x00000008
#define SAND_HAL_MA_WB_ERROR_1_LENGTH_FIFO_WR_FULL_ERR3_SHIFT        3
#define SAND_HAL_MA_WB_ERROR_1_LENGTH_FIFO_WR_FULL_ERR3_MSB          3
#define SAND_HAL_MA_WB_ERROR_1_LENGTH_FIFO_WR_FULL_ERR3_LSB          3
#define SAND_HAL_MA_WB_ERROR_1_LENGTH_FIFO_WR_FULL_ERR3_TYPE         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_WB_ERROR_1_LENGTH_FIFO_WR_FULL_ERR3_DEFAULT      0x00000000
#define SAND_HAL_MA_WB_ERROR_1_LENGTH_FIFO_WR_FULL_ERR2_MASK         0x00000004
#define SAND_HAL_MA_WB_ERROR_1_LENGTH_FIFO_WR_FULL_ERR2_SHIFT        2
#define SAND_HAL_MA_WB_ERROR_1_LENGTH_FIFO_WR_FULL_ERR2_MSB          2
#define SAND_HAL_MA_WB_ERROR_1_LENGTH_FIFO_WR_FULL_ERR2_LSB          2
#define SAND_HAL_MA_WB_ERROR_1_LENGTH_FIFO_WR_FULL_ERR2_TYPE         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_WB_ERROR_1_LENGTH_FIFO_WR_FULL_ERR2_DEFAULT      0x00000000
#define SAND_HAL_MA_WB_ERROR_1_LENGTH_FIFO_WR_FULL_ERR1_MASK         0x00000002
#define SAND_HAL_MA_WB_ERROR_1_LENGTH_FIFO_WR_FULL_ERR1_SHIFT        1
#define SAND_HAL_MA_WB_ERROR_1_LENGTH_FIFO_WR_FULL_ERR1_MSB          1
#define SAND_HAL_MA_WB_ERROR_1_LENGTH_FIFO_WR_FULL_ERR1_LSB          1
#define SAND_HAL_MA_WB_ERROR_1_LENGTH_FIFO_WR_FULL_ERR1_TYPE         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_WB_ERROR_1_LENGTH_FIFO_WR_FULL_ERR1_DEFAULT      0x00000000
#define SAND_HAL_MA_WB_ERROR_1_LENGTH_FIFO_WR_FULL_ERR0_MASK         0x00000001
#define SAND_HAL_MA_WB_ERROR_1_LENGTH_FIFO_WR_FULL_ERR0_SHIFT        0
#define SAND_HAL_MA_WB_ERROR_1_LENGTH_FIFO_WR_FULL_ERR0_MSB          0
#define SAND_HAL_MA_WB_ERROR_1_LENGTH_FIFO_WR_FULL_ERR0_LSB          0
#define SAND_HAL_MA_WB_ERROR_1_LENGTH_FIFO_WR_FULL_ERR0_TYPE         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_WB_ERROR_1_LENGTH_FIFO_WR_FULL_ERR0_DEFAULT      0x00000000

/* field level defines for Device: MA  Register: WB_ERROR_2 */
#define SAND_HAL_MA_WB_ERROR_2_PB_FIFO_WR_FULL_ERR_MASK              0x00010000
#define SAND_HAL_MA_WB_ERROR_2_PB_FIFO_WR_FULL_ERR_SHIFT             16
#define SAND_HAL_MA_WB_ERROR_2_PB_FIFO_WR_FULL_ERR_MSB               16
#define SAND_HAL_MA_WB_ERROR_2_PB_FIFO_WR_FULL_ERR_LSB               16
#define SAND_HAL_MA_WB_ERROR_2_PB_FIFO_WR_FULL_ERR_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_WB_ERROR_2_PB_FIFO_WR_FULL_ERR_DEFAULT           0x00000000
#define SAND_HAL_MA_WB_ERROR_2_RATE_FIFO_WR_FULL_ERR15_MASK          0x00008000
#define SAND_HAL_MA_WB_ERROR_2_RATE_FIFO_WR_FULL_ERR15_SHIFT         15
#define SAND_HAL_MA_WB_ERROR_2_RATE_FIFO_WR_FULL_ERR15_MSB           15
#define SAND_HAL_MA_WB_ERROR_2_RATE_FIFO_WR_FULL_ERR15_LSB           15
#define SAND_HAL_MA_WB_ERROR_2_RATE_FIFO_WR_FULL_ERR15_TYPE          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_WB_ERROR_2_RATE_FIFO_WR_FULL_ERR15_DEFAULT       0x00000000
#define SAND_HAL_MA_WB_ERROR_2_RATE_FIFO_WR_FULL_ERR14_MASK          0x00004000
#define SAND_HAL_MA_WB_ERROR_2_RATE_FIFO_WR_FULL_ERR14_SHIFT         14
#define SAND_HAL_MA_WB_ERROR_2_RATE_FIFO_WR_FULL_ERR14_MSB           14
#define SAND_HAL_MA_WB_ERROR_2_RATE_FIFO_WR_FULL_ERR14_LSB           14
#define SAND_HAL_MA_WB_ERROR_2_RATE_FIFO_WR_FULL_ERR14_TYPE          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_WB_ERROR_2_RATE_FIFO_WR_FULL_ERR14_DEFAULT       0x00000000
#define SAND_HAL_MA_WB_ERROR_2_RATE_FIFO_WR_FULL_ERR13_MASK          0x00002000
#define SAND_HAL_MA_WB_ERROR_2_RATE_FIFO_WR_FULL_ERR13_SHIFT         13
#define SAND_HAL_MA_WB_ERROR_2_RATE_FIFO_WR_FULL_ERR13_MSB           13
#define SAND_HAL_MA_WB_ERROR_2_RATE_FIFO_WR_FULL_ERR13_LSB           13
#define SAND_HAL_MA_WB_ERROR_2_RATE_FIFO_WR_FULL_ERR13_TYPE          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_WB_ERROR_2_RATE_FIFO_WR_FULL_ERR13_DEFAULT       0x00000000
#define SAND_HAL_MA_WB_ERROR_2_RATE_FIFO_WR_FULL_ERR12_MASK          0x00001000
#define SAND_HAL_MA_WB_ERROR_2_RATE_FIFO_WR_FULL_ERR12_SHIFT         12
#define SAND_HAL_MA_WB_ERROR_2_RATE_FIFO_WR_FULL_ERR12_MSB           12
#define SAND_HAL_MA_WB_ERROR_2_RATE_FIFO_WR_FULL_ERR12_LSB           12
#define SAND_HAL_MA_WB_ERROR_2_RATE_FIFO_WR_FULL_ERR12_TYPE          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_WB_ERROR_2_RATE_FIFO_WR_FULL_ERR12_DEFAULT       0x00000000
#define SAND_HAL_MA_WB_ERROR_2_RATE_FIFO_WR_FULL_ERR11_MASK          0x00000800
#define SAND_HAL_MA_WB_ERROR_2_RATE_FIFO_WR_FULL_ERR11_SHIFT         11
#define SAND_HAL_MA_WB_ERROR_2_RATE_FIFO_WR_FULL_ERR11_MSB           11
#define SAND_HAL_MA_WB_ERROR_2_RATE_FIFO_WR_FULL_ERR11_LSB           11
#define SAND_HAL_MA_WB_ERROR_2_RATE_FIFO_WR_FULL_ERR11_TYPE          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_WB_ERROR_2_RATE_FIFO_WR_FULL_ERR11_DEFAULT       0x00000000
#define SAND_HAL_MA_WB_ERROR_2_RATE_FIFO_WR_FULL_ERR10_MASK          0x00000400
#define SAND_HAL_MA_WB_ERROR_2_RATE_FIFO_WR_FULL_ERR10_SHIFT         10
#define SAND_HAL_MA_WB_ERROR_2_RATE_FIFO_WR_FULL_ERR10_MSB           10
#define SAND_HAL_MA_WB_ERROR_2_RATE_FIFO_WR_FULL_ERR10_LSB           10
#define SAND_HAL_MA_WB_ERROR_2_RATE_FIFO_WR_FULL_ERR10_TYPE          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_WB_ERROR_2_RATE_FIFO_WR_FULL_ERR10_DEFAULT       0x00000000
#define SAND_HAL_MA_WB_ERROR_2_RATE_FIFO_WR_FULL_ERR9_MASK           0x00000200
#define SAND_HAL_MA_WB_ERROR_2_RATE_FIFO_WR_FULL_ERR9_SHIFT          9
#define SAND_HAL_MA_WB_ERROR_2_RATE_FIFO_WR_FULL_ERR9_MSB            9
#define SAND_HAL_MA_WB_ERROR_2_RATE_FIFO_WR_FULL_ERR9_LSB            9
#define SAND_HAL_MA_WB_ERROR_2_RATE_FIFO_WR_FULL_ERR9_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_WB_ERROR_2_RATE_FIFO_WR_FULL_ERR9_DEFAULT        0x00000000
#define SAND_HAL_MA_WB_ERROR_2_RATE_FIFO_WR_FULL_ERR8_MASK           0x00000100
#define SAND_HAL_MA_WB_ERROR_2_RATE_FIFO_WR_FULL_ERR8_SHIFT          8
#define SAND_HAL_MA_WB_ERROR_2_RATE_FIFO_WR_FULL_ERR8_MSB            8
#define SAND_HAL_MA_WB_ERROR_2_RATE_FIFO_WR_FULL_ERR8_LSB            8
#define SAND_HAL_MA_WB_ERROR_2_RATE_FIFO_WR_FULL_ERR8_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_WB_ERROR_2_RATE_FIFO_WR_FULL_ERR8_DEFAULT        0x00000000
#define SAND_HAL_MA_WB_ERROR_2_RATE_FIFO_WR_FULL_ERR7_MASK           0x00000080
#define SAND_HAL_MA_WB_ERROR_2_RATE_FIFO_WR_FULL_ERR7_SHIFT          7
#define SAND_HAL_MA_WB_ERROR_2_RATE_FIFO_WR_FULL_ERR7_MSB            7
#define SAND_HAL_MA_WB_ERROR_2_RATE_FIFO_WR_FULL_ERR7_LSB            7
#define SAND_HAL_MA_WB_ERROR_2_RATE_FIFO_WR_FULL_ERR7_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_WB_ERROR_2_RATE_FIFO_WR_FULL_ERR7_DEFAULT        0x00000000
#define SAND_HAL_MA_WB_ERROR_2_RATE_FIFO_WR_FULL_ERR6_MASK           0x00000040
#define SAND_HAL_MA_WB_ERROR_2_RATE_FIFO_WR_FULL_ERR6_SHIFT          6
#define SAND_HAL_MA_WB_ERROR_2_RATE_FIFO_WR_FULL_ERR6_MSB            6
#define SAND_HAL_MA_WB_ERROR_2_RATE_FIFO_WR_FULL_ERR6_LSB            6
#define SAND_HAL_MA_WB_ERROR_2_RATE_FIFO_WR_FULL_ERR6_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_WB_ERROR_2_RATE_FIFO_WR_FULL_ERR6_DEFAULT        0x00000000
#define SAND_HAL_MA_WB_ERROR_2_RATE_FIFO_WR_FULL_ERR5_MASK           0x00000020
#define SAND_HAL_MA_WB_ERROR_2_RATE_FIFO_WR_FULL_ERR5_SHIFT          5
#define SAND_HAL_MA_WB_ERROR_2_RATE_FIFO_WR_FULL_ERR5_MSB            5
#define SAND_HAL_MA_WB_ERROR_2_RATE_FIFO_WR_FULL_ERR5_LSB            5
#define SAND_HAL_MA_WB_ERROR_2_RATE_FIFO_WR_FULL_ERR5_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_WB_ERROR_2_RATE_FIFO_WR_FULL_ERR5_DEFAULT        0x00000000
#define SAND_HAL_MA_WB_ERROR_2_RATE_FIFO_WR_FULL_ERR4_MASK           0x00000010
#define SAND_HAL_MA_WB_ERROR_2_RATE_FIFO_WR_FULL_ERR4_SHIFT          4
#define SAND_HAL_MA_WB_ERROR_2_RATE_FIFO_WR_FULL_ERR4_MSB            4
#define SAND_HAL_MA_WB_ERROR_2_RATE_FIFO_WR_FULL_ERR4_LSB            4
#define SAND_HAL_MA_WB_ERROR_2_RATE_FIFO_WR_FULL_ERR4_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_WB_ERROR_2_RATE_FIFO_WR_FULL_ERR4_DEFAULT        0x00000000
#define SAND_HAL_MA_WB_ERROR_2_RATE_FIFO_WR_FULL_ERR3_MASK           0x00000008
#define SAND_HAL_MA_WB_ERROR_2_RATE_FIFO_WR_FULL_ERR3_SHIFT          3
#define SAND_HAL_MA_WB_ERROR_2_RATE_FIFO_WR_FULL_ERR3_MSB            3
#define SAND_HAL_MA_WB_ERROR_2_RATE_FIFO_WR_FULL_ERR3_LSB            3
#define SAND_HAL_MA_WB_ERROR_2_RATE_FIFO_WR_FULL_ERR3_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_WB_ERROR_2_RATE_FIFO_WR_FULL_ERR3_DEFAULT        0x00000000
#define SAND_HAL_MA_WB_ERROR_2_RATE_FIFO_WR_FULL_ERR2_MASK           0x00000004
#define SAND_HAL_MA_WB_ERROR_2_RATE_FIFO_WR_FULL_ERR2_SHIFT          2
#define SAND_HAL_MA_WB_ERROR_2_RATE_FIFO_WR_FULL_ERR2_MSB            2
#define SAND_HAL_MA_WB_ERROR_2_RATE_FIFO_WR_FULL_ERR2_LSB            2
#define SAND_HAL_MA_WB_ERROR_2_RATE_FIFO_WR_FULL_ERR2_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_WB_ERROR_2_RATE_FIFO_WR_FULL_ERR2_DEFAULT        0x00000000
#define SAND_HAL_MA_WB_ERROR_2_RATE_FIFO_WR_FULL_ERR1_MASK           0x00000002
#define SAND_HAL_MA_WB_ERROR_2_RATE_FIFO_WR_FULL_ERR1_SHIFT          1
#define SAND_HAL_MA_WB_ERROR_2_RATE_FIFO_WR_FULL_ERR1_MSB            1
#define SAND_HAL_MA_WB_ERROR_2_RATE_FIFO_WR_FULL_ERR1_LSB            1
#define SAND_HAL_MA_WB_ERROR_2_RATE_FIFO_WR_FULL_ERR1_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_WB_ERROR_2_RATE_FIFO_WR_FULL_ERR1_DEFAULT        0x00000000
#define SAND_HAL_MA_WB_ERROR_2_RATE_FIFO_WR_FULL_ERR0_MASK           0x00000001
#define SAND_HAL_MA_WB_ERROR_2_RATE_FIFO_WR_FULL_ERR0_SHIFT          0
#define SAND_HAL_MA_WB_ERROR_2_RATE_FIFO_WR_FULL_ERR0_MSB            0
#define SAND_HAL_MA_WB_ERROR_2_RATE_FIFO_WR_FULL_ERR0_LSB            0
#define SAND_HAL_MA_WB_ERROR_2_RATE_FIFO_WR_FULL_ERR0_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_WB_ERROR_2_RATE_FIFO_WR_FULL_ERR0_DEFAULT        0x00000000

/* field level defines for Device: MA  Register: MI_ERROR */
#define SAND_HAL_MA_MI_ERROR_PAR_ERR_MASK                            0x000000ff
#define SAND_HAL_MA_MI_ERROR_PAR_ERR_SHIFT                           0
#define SAND_HAL_MA_MI_ERROR_PAR_ERR_MSB                             7
#define SAND_HAL_MA_MI_ERROR_PAR_ERR_LSB                             0
#define SAND_HAL_MA_MI_ERROR_PAR_ERR_TYPE                            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_MI_ERROR_PAR_ERR_DEFAULT                         0x00000000

/* field level defines for Device: MA  Register: RD_ERROR */
#define SAND_HAL_MA_RD_ERROR_RD_VOQL_OVFL_ERR_MASK                   0x00000010
#define SAND_HAL_MA_RD_ERROR_RD_VOQL_OVFL_ERR_SHIFT                  4
#define SAND_HAL_MA_RD_ERROR_RD_VOQL_OVFL_ERR_MSB                    4
#define SAND_HAL_MA_RD_ERROR_RD_VOQL_OVFL_ERR_LSB                    4
#define SAND_HAL_MA_RD_ERROR_RD_VOQL_OVFL_ERR_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_RD_ERROR_RD_VOQL_OVFL_ERR_DEFAULT                0x00000000
#define SAND_HAL_MA_RD_ERROR_RD_SLOPE_OVFL_ERR_MASK                  0x00000008
#define SAND_HAL_MA_RD_ERROR_RD_SLOPE_OVFL_ERR_SHIFT                 3
#define SAND_HAL_MA_RD_ERROR_RD_SLOPE_OVFL_ERR_MSB                   3
#define SAND_HAL_MA_RD_ERROR_RD_SLOPE_OVFL_ERR_LSB                   3
#define SAND_HAL_MA_RD_ERROR_RD_SLOPE_OVFL_ERR_TYPE                  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_RD_ERROR_RD_SLOPE_OVFL_ERR_DEFAULT               0x00000000
#define SAND_HAL_MA_RD_ERROR_RD_QAVG_OVFL_ERR_MASK                   0x00000004
#define SAND_HAL_MA_RD_ERROR_RD_QAVG_OVFL_ERR_SHIFT                  2
#define SAND_HAL_MA_RD_ERROR_RD_QAVG_OVFL_ERR_MSB                    2
#define SAND_HAL_MA_RD_ERROR_RD_QAVG_OVFL_ERR_LSB                    2
#define SAND_HAL_MA_RD_ERROR_RD_QAVG_OVFL_ERR_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_RD_ERROR_RD_QAVG_OVFL_ERR_DEFAULT                0x00000000

/* field level defines for Device: MA  Register: DA_ERROR_MASK */
#define SAND_HAL_MA_DA_ERROR_MASK_MA_DA_SYNC_ERR_DISINT_MASK         0x00000001
#define SAND_HAL_MA_DA_ERROR_MASK_MA_DA_SYNC_ERR_DISINT_SHIFT        0
#define SAND_HAL_MA_DA_ERROR_MASK_MA_DA_SYNC_ERR_DISINT_MSB          0
#define SAND_HAL_MA_DA_ERROR_MASK_MA_DA_SYNC_ERR_DISINT_LSB          0
#define SAND_HAL_MA_DA_ERROR_MASK_MA_DA_SYNC_ERR_DISINT_TYPE         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_DA_ERROR_MASK_MA_DA_SYNC_ERR_DISINT_DEFAULT      0x00000000

/* field level defines for Device: MA  Register: WB_ERROR_1_MASK */
#define SAND_HAL_MA_WB_ERROR_1_MASK_LENGTH_FIFO_WR_FULL_ERR15_DISINT_MASK 0x00008000
#define SAND_HAL_MA_WB_ERROR_1_MASK_LENGTH_FIFO_WR_FULL_ERR15_DISINT_SHIFT 15
#define SAND_HAL_MA_WB_ERROR_1_MASK_LENGTH_FIFO_WR_FULL_ERR15_DISINT_MSB 15
#define SAND_HAL_MA_WB_ERROR_1_MASK_LENGTH_FIFO_WR_FULL_ERR15_DISINT_LSB 15
#define SAND_HAL_MA_WB_ERROR_1_MASK_LENGTH_FIFO_WR_FULL_ERR15_DISINT_TYPE (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_WB_ERROR_1_MASK_LENGTH_FIFO_WR_FULL_ERR15_DISINT_DEFAULT 0x00000000
#define SAND_HAL_MA_WB_ERROR_1_MASK_LENGTH_FIFO_WR_FULL_ERR14_DISINT_MASK 0x00004000
#define SAND_HAL_MA_WB_ERROR_1_MASK_LENGTH_FIFO_WR_FULL_ERR14_DISINT_SHIFT 14
#define SAND_HAL_MA_WB_ERROR_1_MASK_LENGTH_FIFO_WR_FULL_ERR14_DISINT_MSB 14
#define SAND_HAL_MA_WB_ERROR_1_MASK_LENGTH_FIFO_WR_FULL_ERR14_DISINT_LSB 14
#define SAND_HAL_MA_WB_ERROR_1_MASK_LENGTH_FIFO_WR_FULL_ERR14_DISINT_TYPE (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_WB_ERROR_1_MASK_LENGTH_FIFO_WR_FULL_ERR14_DISINT_DEFAULT 0x00000000
#define SAND_HAL_MA_WB_ERROR_1_MASK_LENGTH_FIFO_WR_FULL_ERR13_DISINT_MASK 0x00002000
#define SAND_HAL_MA_WB_ERROR_1_MASK_LENGTH_FIFO_WR_FULL_ERR13_DISINT_SHIFT 13
#define SAND_HAL_MA_WB_ERROR_1_MASK_LENGTH_FIFO_WR_FULL_ERR13_DISINT_MSB 13
#define SAND_HAL_MA_WB_ERROR_1_MASK_LENGTH_FIFO_WR_FULL_ERR13_DISINT_LSB 13
#define SAND_HAL_MA_WB_ERROR_1_MASK_LENGTH_FIFO_WR_FULL_ERR13_DISINT_TYPE (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_WB_ERROR_1_MASK_LENGTH_FIFO_WR_FULL_ERR13_DISINT_DEFAULT 0x00000000
#define SAND_HAL_MA_WB_ERROR_1_MASK_LENGTH_FIFO_WR_FULL_ERR12_DISINT_MASK 0x00001000
#define SAND_HAL_MA_WB_ERROR_1_MASK_LENGTH_FIFO_WR_FULL_ERR12_DISINT_SHIFT 12
#define SAND_HAL_MA_WB_ERROR_1_MASK_LENGTH_FIFO_WR_FULL_ERR12_DISINT_MSB 12
#define SAND_HAL_MA_WB_ERROR_1_MASK_LENGTH_FIFO_WR_FULL_ERR12_DISINT_LSB 12
#define SAND_HAL_MA_WB_ERROR_1_MASK_LENGTH_FIFO_WR_FULL_ERR12_DISINT_TYPE (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_WB_ERROR_1_MASK_LENGTH_FIFO_WR_FULL_ERR12_DISINT_DEFAULT 0x00000000
#define SAND_HAL_MA_WB_ERROR_1_MASK_LENGTH_FIFO_WR_FULL_ERR11_DISINT_MASK 0x00000800
#define SAND_HAL_MA_WB_ERROR_1_MASK_LENGTH_FIFO_WR_FULL_ERR11_DISINT_SHIFT 11
#define SAND_HAL_MA_WB_ERROR_1_MASK_LENGTH_FIFO_WR_FULL_ERR11_DISINT_MSB 11
#define SAND_HAL_MA_WB_ERROR_1_MASK_LENGTH_FIFO_WR_FULL_ERR11_DISINT_LSB 11
#define SAND_HAL_MA_WB_ERROR_1_MASK_LENGTH_FIFO_WR_FULL_ERR11_DISINT_TYPE (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_WB_ERROR_1_MASK_LENGTH_FIFO_WR_FULL_ERR11_DISINT_DEFAULT 0x00000000
#define SAND_HAL_MA_WB_ERROR_1_MASK_LENGTH_FIFO_WR_FULL_ERR10_DISINT_MASK 0x00000400
#define SAND_HAL_MA_WB_ERROR_1_MASK_LENGTH_FIFO_WR_FULL_ERR10_DISINT_SHIFT 10
#define SAND_HAL_MA_WB_ERROR_1_MASK_LENGTH_FIFO_WR_FULL_ERR10_DISINT_MSB 10
#define SAND_HAL_MA_WB_ERROR_1_MASK_LENGTH_FIFO_WR_FULL_ERR10_DISINT_LSB 10
#define SAND_HAL_MA_WB_ERROR_1_MASK_LENGTH_FIFO_WR_FULL_ERR10_DISINT_TYPE (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_WB_ERROR_1_MASK_LENGTH_FIFO_WR_FULL_ERR10_DISINT_DEFAULT 0x00000000
#define SAND_HAL_MA_WB_ERROR_1_MASK_LENGTH_FIFO_WR_FULL_ERR9_DISINT_MASK 0x00000200
#define SAND_HAL_MA_WB_ERROR_1_MASK_LENGTH_FIFO_WR_FULL_ERR9_DISINT_SHIFT 9
#define SAND_HAL_MA_WB_ERROR_1_MASK_LENGTH_FIFO_WR_FULL_ERR9_DISINT_MSB 9
#define SAND_HAL_MA_WB_ERROR_1_MASK_LENGTH_FIFO_WR_FULL_ERR9_DISINT_LSB 9
#define SAND_HAL_MA_WB_ERROR_1_MASK_LENGTH_FIFO_WR_FULL_ERR9_DISINT_TYPE (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_WB_ERROR_1_MASK_LENGTH_FIFO_WR_FULL_ERR9_DISINT_DEFAULT 0x00000000
#define SAND_HAL_MA_WB_ERROR_1_MASK_LENGTH_FIFO_WR_FULL_ERR8_DISINT_MASK 0x00000100
#define SAND_HAL_MA_WB_ERROR_1_MASK_LENGTH_FIFO_WR_FULL_ERR8_DISINT_SHIFT 8
#define SAND_HAL_MA_WB_ERROR_1_MASK_LENGTH_FIFO_WR_FULL_ERR8_DISINT_MSB 8
#define SAND_HAL_MA_WB_ERROR_1_MASK_LENGTH_FIFO_WR_FULL_ERR8_DISINT_LSB 8
#define SAND_HAL_MA_WB_ERROR_1_MASK_LENGTH_FIFO_WR_FULL_ERR8_DISINT_TYPE (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_WB_ERROR_1_MASK_LENGTH_FIFO_WR_FULL_ERR8_DISINT_DEFAULT 0x00000000
#define SAND_HAL_MA_WB_ERROR_1_MASK_LENGTH_FIFO_WR_FULL_ERR7_DISINT_MASK 0x00000080
#define SAND_HAL_MA_WB_ERROR_1_MASK_LENGTH_FIFO_WR_FULL_ERR7_DISINT_SHIFT 7
#define SAND_HAL_MA_WB_ERROR_1_MASK_LENGTH_FIFO_WR_FULL_ERR7_DISINT_MSB 7
#define SAND_HAL_MA_WB_ERROR_1_MASK_LENGTH_FIFO_WR_FULL_ERR7_DISINT_LSB 7
#define SAND_HAL_MA_WB_ERROR_1_MASK_LENGTH_FIFO_WR_FULL_ERR7_DISINT_TYPE (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_WB_ERROR_1_MASK_LENGTH_FIFO_WR_FULL_ERR7_DISINT_DEFAULT 0x00000000
#define SAND_HAL_MA_WB_ERROR_1_MASK_LENGTH_FIFO_WR_FULL_ERR6_DISINT_MASK 0x00000040
#define SAND_HAL_MA_WB_ERROR_1_MASK_LENGTH_FIFO_WR_FULL_ERR6_DISINT_SHIFT 6
#define SAND_HAL_MA_WB_ERROR_1_MASK_LENGTH_FIFO_WR_FULL_ERR6_DISINT_MSB 6
#define SAND_HAL_MA_WB_ERROR_1_MASK_LENGTH_FIFO_WR_FULL_ERR6_DISINT_LSB 6
#define SAND_HAL_MA_WB_ERROR_1_MASK_LENGTH_FIFO_WR_FULL_ERR6_DISINT_TYPE (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_WB_ERROR_1_MASK_LENGTH_FIFO_WR_FULL_ERR6_DISINT_DEFAULT 0x00000000
#define SAND_HAL_MA_WB_ERROR_1_MASK_LENGTH_FIFO_WR_FULL_ERR5_DISINT_MASK 0x00000020
#define SAND_HAL_MA_WB_ERROR_1_MASK_LENGTH_FIFO_WR_FULL_ERR5_DISINT_SHIFT 5
#define SAND_HAL_MA_WB_ERROR_1_MASK_LENGTH_FIFO_WR_FULL_ERR5_DISINT_MSB 5
#define SAND_HAL_MA_WB_ERROR_1_MASK_LENGTH_FIFO_WR_FULL_ERR5_DISINT_LSB 5
#define SAND_HAL_MA_WB_ERROR_1_MASK_LENGTH_FIFO_WR_FULL_ERR5_DISINT_TYPE (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_WB_ERROR_1_MASK_LENGTH_FIFO_WR_FULL_ERR5_DISINT_DEFAULT 0x00000000
#define SAND_HAL_MA_WB_ERROR_1_MASK_LENGTH_FIFO_WR_FULL_ERR4_DISINT_MASK 0x00000010
#define SAND_HAL_MA_WB_ERROR_1_MASK_LENGTH_FIFO_WR_FULL_ERR4_DISINT_SHIFT 4
#define SAND_HAL_MA_WB_ERROR_1_MASK_LENGTH_FIFO_WR_FULL_ERR4_DISINT_MSB 4
#define SAND_HAL_MA_WB_ERROR_1_MASK_LENGTH_FIFO_WR_FULL_ERR4_DISINT_LSB 4
#define SAND_HAL_MA_WB_ERROR_1_MASK_LENGTH_FIFO_WR_FULL_ERR4_DISINT_TYPE (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_WB_ERROR_1_MASK_LENGTH_FIFO_WR_FULL_ERR4_DISINT_DEFAULT 0x00000000
#define SAND_HAL_MA_WB_ERROR_1_MASK_LENGTH_FIFO_WR_FULL_ERR3_DISINT_MASK 0x00000008
#define SAND_HAL_MA_WB_ERROR_1_MASK_LENGTH_FIFO_WR_FULL_ERR3_DISINT_SHIFT 3
#define SAND_HAL_MA_WB_ERROR_1_MASK_LENGTH_FIFO_WR_FULL_ERR3_DISINT_MSB 3
#define SAND_HAL_MA_WB_ERROR_1_MASK_LENGTH_FIFO_WR_FULL_ERR3_DISINT_LSB 3
#define SAND_HAL_MA_WB_ERROR_1_MASK_LENGTH_FIFO_WR_FULL_ERR3_DISINT_TYPE (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_WB_ERROR_1_MASK_LENGTH_FIFO_WR_FULL_ERR3_DISINT_DEFAULT 0x00000000
#define SAND_HAL_MA_WB_ERROR_1_MASK_LENGTH_FIFO_WR_FULL_ERR2_DISINT_MASK 0x00000004
#define SAND_HAL_MA_WB_ERROR_1_MASK_LENGTH_FIFO_WR_FULL_ERR2_DISINT_SHIFT 2
#define SAND_HAL_MA_WB_ERROR_1_MASK_LENGTH_FIFO_WR_FULL_ERR2_DISINT_MSB 2
#define SAND_HAL_MA_WB_ERROR_1_MASK_LENGTH_FIFO_WR_FULL_ERR2_DISINT_LSB 2
#define SAND_HAL_MA_WB_ERROR_1_MASK_LENGTH_FIFO_WR_FULL_ERR2_DISINT_TYPE (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_WB_ERROR_1_MASK_LENGTH_FIFO_WR_FULL_ERR2_DISINT_DEFAULT 0x00000000
#define SAND_HAL_MA_WB_ERROR_1_MASK_LENGTH_FIFO_WR_FULL_ERR1_DISINT_MASK 0x00000002
#define SAND_HAL_MA_WB_ERROR_1_MASK_LENGTH_FIFO_WR_FULL_ERR1_DISINT_SHIFT 1
#define SAND_HAL_MA_WB_ERROR_1_MASK_LENGTH_FIFO_WR_FULL_ERR1_DISINT_MSB 1
#define SAND_HAL_MA_WB_ERROR_1_MASK_LENGTH_FIFO_WR_FULL_ERR1_DISINT_LSB 1
#define SAND_HAL_MA_WB_ERROR_1_MASK_LENGTH_FIFO_WR_FULL_ERR1_DISINT_TYPE (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_WB_ERROR_1_MASK_LENGTH_FIFO_WR_FULL_ERR1_DISINT_DEFAULT 0x00000000
#define SAND_HAL_MA_WB_ERROR_1_MASK_LENGTH_FIFO_WR_FULL_ERR0_DISINT_MASK 0x00000001
#define SAND_HAL_MA_WB_ERROR_1_MASK_LENGTH_FIFO_WR_FULL_ERR0_DISINT_SHIFT 0
#define SAND_HAL_MA_WB_ERROR_1_MASK_LENGTH_FIFO_WR_FULL_ERR0_DISINT_MSB 0
#define SAND_HAL_MA_WB_ERROR_1_MASK_LENGTH_FIFO_WR_FULL_ERR0_DISINT_LSB 0
#define SAND_HAL_MA_WB_ERROR_1_MASK_LENGTH_FIFO_WR_FULL_ERR0_DISINT_TYPE (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_WB_ERROR_1_MASK_LENGTH_FIFO_WR_FULL_ERR0_DISINT_DEFAULT 0x00000000

/* field level defines for Device: MA  Register: WB_ERROR_2_MASK */
#define SAND_HAL_MA_WB_ERROR_2_MASK_PB_FIFO_WR_FULL_ERR_DISINT_MASK  0x00010000
#define SAND_HAL_MA_WB_ERROR_2_MASK_PB_FIFO_WR_FULL_ERR_DISINT_SHIFT 16
#define SAND_HAL_MA_WB_ERROR_2_MASK_PB_FIFO_WR_FULL_ERR_DISINT_MSB   16
#define SAND_HAL_MA_WB_ERROR_2_MASK_PB_FIFO_WR_FULL_ERR_DISINT_LSB   16
#define SAND_HAL_MA_WB_ERROR_2_MASK_PB_FIFO_WR_FULL_ERR_DISINT_TYPE  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_WB_ERROR_2_MASK_PB_FIFO_WR_FULL_ERR_DISINT_DEFAULT 0x00000000
#define SAND_HAL_MA_WB_ERROR_2_MASK_RATE_FIFO_WR_FULL_ERR15_DISINT_MASK 0x00008000
#define SAND_HAL_MA_WB_ERROR_2_MASK_RATE_FIFO_WR_FULL_ERR15_DISINT_SHIFT 15
#define SAND_HAL_MA_WB_ERROR_2_MASK_RATE_FIFO_WR_FULL_ERR15_DISINT_MSB 15
#define SAND_HAL_MA_WB_ERROR_2_MASK_RATE_FIFO_WR_FULL_ERR15_DISINT_LSB 15
#define SAND_HAL_MA_WB_ERROR_2_MASK_RATE_FIFO_WR_FULL_ERR15_DISINT_TYPE (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_WB_ERROR_2_MASK_RATE_FIFO_WR_FULL_ERR15_DISINT_DEFAULT 0x00000000
#define SAND_HAL_MA_WB_ERROR_2_MASK_RATE_FIFO_WR_FULL_ERR14_DISINT_MASK 0x00004000
#define SAND_HAL_MA_WB_ERROR_2_MASK_RATE_FIFO_WR_FULL_ERR14_DISINT_SHIFT 14
#define SAND_HAL_MA_WB_ERROR_2_MASK_RATE_FIFO_WR_FULL_ERR14_DISINT_MSB 14
#define SAND_HAL_MA_WB_ERROR_2_MASK_RATE_FIFO_WR_FULL_ERR14_DISINT_LSB 14
#define SAND_HAL_MA_WB_ERROR_2_MASK_RATE_FIFO_WR_FULL_ERR14_DISINT_TYPE (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_WB_ERROR_2_MASK_RATE_FIFO_WR_FULL_ERR14_DISINT_DEFAULT 0x00000000
#define SAND_HAL_MA_WB_ERROR_2_MASK_RATE_FIFO_WR_FULL_ERR13_DISINT_MASK 0x00002000
#define SAND_HAL_MA_WB_ERROR_2_MASK_RATE_FIFO_WR_FULL_ERR13_DISINT_SHIFT 13
#define SAND_HAL_MA_WB_ERROR_2_MASK_RATE_FIFO_WR_FULL_ERR13_DISINT_MSB 13
#define SAND_HAL_MA_WB_ERROR_2_MASK_RATE_FIFO_WR_FULL_ERR13_DISINT_LSB 13
#define SAND_HAL_MA_WB_ERROR_2_MASK_RATE_FIFO_WR_FULL_ERR13_DISINT_TYPE (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_WB_ERROR_2_MASK_RATE_FIFO_WR_FULL_ERR13_DISINT_DEFAULT 0x00000000
#define SAND_HAL_MA_WB_ERROR_2_MASK_RATE_FIFO_WR_FULL_ERR12_DISINT_MASK 0x00001000
#define SAND_HAL_MA_WB_ERROR_2_MASK_RATE_FIFO_WR_FULL_ERR12_DISINT_SHIFT 12
#define SAND_HAL_MA_WB_ERROR_2_MASK_RATE_FIFO_WR_FULL_ERR12_DISINT_MSB 12
#define SAND_HAL_MA_WB_ERROR_2_MASK_RATE_FIFO_WR_FULL_ERR12_DISINT_LSB 12
#define SAND_HAL_MA_WB_ERROR_2_MASK_RATE_FIFO_WR_FULL_ERR12_DISINT_TYPE (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_WB_ERROR_2_MASK_RATE_FIFO_WR_FULL_ERR12_DISINT_DEFAULT 0x00000000
#define SAND_HAL_MA_WB_ERROR_2_MASK_RATE_FIFO_WR_FULL_ERR11_DISINT_MASK 0x00000800
#define SAND_HAL_MA_WB_ERROR_2_MASK_RATE_FIFO_WR_FULL_ERR11_DISINT_SHIFT 11
#define SAND_HAL_MA_WB_ERROR_2_MASK_RATE_FIFO_WR_FULL_ERR11_DISINT_MSB 11
#define SAND_HAL_MA_WB_ERROR_2_MASK_RATE_FIFO_WR_FULL_ERR11_DISINT_LSB 11
#define SAND_HAL_MA_WB_ERROR_2_MASK_RATE_FIFO_WR_FULL_ERR11_DISINT_TYPE (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_WB_ERROR_2_MASK_RATE_FIFO_WR_FULL_ERR11_DISINT_DEFAULT 0x00000000
#define SAND_HAL_MA_WB_ERROR_2_MASK_RATE_FIFO_WR_FULL_ERR10_DISINT_MASK 0x00000400
#define SAND_HAL_MA_WB_ERROR_2_MASK_RATE_FIFO_WR_FULL_ERR10_DISINT_SHIFT 10
#define SAND_HAL_MA_WB_ERROR_2_MASK_RATE_FIFO_WR_FULL_ERR10_DISINT_MSB 10
#define SAND_HAL_MA_WB_ERROR_2_MASK_RATE_FIFO_WR_FULL_ERR10_DISINT_LSB 10
#define SAND_HAL_MA_WB_ERROR_2_MASK_RATE_FIFO_WR_FULL_ERR10_DISINT_TYPE (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_WB_ERROR_2_MASK_RATE_FIFO_WR_FULL_ERR10_DISINT_DEFAULT 0x00000000
#define SAND_HAL_MA_WB_ERROR_2_MASK_RATE_FIFO_WR_FULL_ERR9_DISINT_MASK 0x00000200
#define SAND_HAL_MA_WB_ERROR_2_MASK_RATE_FIFO_WR_FULL_ERR9_DISINT_SHIFT 9
#define SAND_HAL_MA_WB_ERROR_2_MASK_RATE_FIFO_WR_FULL_ERR9_DISINT_MSB 9
#define SAND_HAL_MA_WB_ERROR_2_MASK_RATE_FIFO_WR_FULL_ERR9_DISINT_LSB 9
#define SAND_HAL_MA_WB_ERROR_2_MASK_RATE_FIFO_WR_FULL_ERR9_DISINT_TYPE (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_WB_ERROR_2_MASK_RATE_FIFO_WR_FULL_ERR9_DISINT_DEFAULT 0x00000000
#define SAND_HAL_MA_WB_ERROR_2_MASK_RATE_FIFO_WR_FULL_ERR8_DISINT_MASK 0x00000100
#define SAND_HAL_MA_WB_ERROR_2_MASK_RATE_FIFO_WR_FULL_ERR8_DISINT_SHIFT 8
#define SAND_HAL_MA_WB_ERROR_2_MASK_RATE_FIFO_WR_FULL_ERR8_DISINT_MSB 8
#define SAND_HAL_MA_WB_ERROR_2_MASK_RATE_FIFO_WR_FULL_ERR8_DISINT_LSB 8
#define SAND_HAL_MA_WB_ERROR_2_MASK_RATE_FIFO_WR_FULL_ERR8_DISINT_TYPE (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_WB_ERROR_2_MASK_RATE_FIFO_WR_FULL_ERR8_DISINT_DEFAULT 0x00000000
#define SAND_HAL_MA_WB_ERROR_2_MASK_RATE_FIFO_WR_FULL_ERR7_DISINT_MASK 0x00000080
#define SAND_HAL_MA_WB_ERROR_2_MASK_RATE_FIFO_WR_FULL_ERR7_DISINT_SHIFT 7
#define SAND_HAL_MA_WB_ERROR_2_MASK_RATE_FIFO_WR_FULL_ERR7_DISINT_MSB 7
#define SAND_HAL_MA_WB_ERROR_2_MASK_RATE_FIFO_WR_FULL_ERR7_DISINT_LSB 7
#define SAND_HAL_MA_WB_ERROR_2_MASK_RATE_FIFO_WR_FULL_ERR7_DISINT_TYPE (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_WB_ERROR_2_MASK_RATE_FIFO_WR_FULL_ERR7_DISINT_DEFAULT 0x00000000
#define SAND_HAL_MA_WB_ERROR_2_MASK_RATE_FIFO_WR_FULL_ERR6_DISINT_MASK 0x00000040
#define SAND_HAL_MA_WB_ERROR_2_MASK_RATE_FIFO_WR_FULL_ERR6_DISINT_SHIFT 6
#define SAND_HAL_MA_WB_ERROR_2_MASK_RATE_FIFO_WR_FULL_ERR6_DISINT_MSB 6
#define SAND_HAL_MA_WB_ERROR_2_MASK_RATE_FIFO_WR_FULL_ERR6_DISINT_LSB 6
#define SAND_HAL_MA_WB_ERROR_2_MASK_RATE_FIFO_WR_FULL_ERR6_DISINT_TYPE (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_WB_ERROR_2_MASK_RATE_FIFO_WR_FULL_ERR6_DISINT_DEFAULT 0x00000000
#define SAND_HAL_MA_WB_ERROR_2_MASK_RATE_FIFO_WR_FULL_ERR5_DISINT_MASK 0x00000020
#define SAND_HAL_MA_WB_ERROR_2_MASK_RATE_FIFO_WR_FULL_ERR5_DISINT_SHIFT 5
#define SAND_HAL_MA_WB_ERROR_2_MASK_RATE_FIFO_WR_FULL_ERR5_DISINT_MSB 5
#define SAND_HAL_MA_WB_ERROR_2_MASK_RATE_FIFO_WR_FULL_ERR5_DISINT_LSB 5
#define SAND_HAL_MA_WB_ERROR_2_MASK_RATE_FIFO_WR_FULL_ERR5_DISINT_TYPE (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_WB_ERROR_2_MASK_RATE_FIFO_WR_FULL_ERR5_DISINT_DEFAULT 0x00000000
#define SAND_HAL_MA_WB_ERROR_2_MASK_RATE_FIFO_WR_FULL_ERR4_DISINT_MASK 0x00000010
#define SAND_HAL_MA_WB_ERROR_2_MASK_RATE_FIFO_WR_FULL_ERR4_DISINT_SHIFT 4
#define SAND_HAL_MA_WB_ERROR_2_MASK_RATE_FIFO_WR_FULL_ERR4_DISINT_MSB 4
#define SAND_HAL_MA_WB_ERROR_2_MASK_RATE_FIFO_WR_FULL_ERR4_DISINT_LSB 4
#define SAND_HAL_MA_WB_ERROR_2_MASK_RATE_FIFO_WR_FULL_ERR4_DISINT_TYPE (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_WB_ERROR_2_MASK_RATE_FIFO_WR_FULL_ERR4_DISINT_DEFAULT 0x00000000
#define SAND_HAL_MA_WB_ERROR_2_MASK_RATE_FIFO_WR_FULL_ERR3_DISINT_MASK 0x00000008
#define SAND_HAL_MA_WB_ERROR_2_MASK_RATE_FIFO_WR_FULL_ERR3_DISINT_SHIFT 3
#define SAND_HAL_MA_WB_ERROR_2_MASK_RATE_FIFO_WR_FULL_ERR3_DISINT_MSB 3
#define SAND_HAL_MA_WB_ERROR_2_MASK_RATE_FIFO_WR_FULL_ERR3_DISINT_LSB 3
#define SAND_HAL_MA_WB_ERROR_2_MASK_RATE_FIFO_WR_FULL_ERR3_DISINT_TYPE (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_WB_ERROR_2_MASK_RATE_FIFO_WR_FULL_ERR3_DISINT_DEFAULT 0x00000000
#define SAND_HAL_MA_WB_ERROR_2_MASK_RATE_FIFO_WR_FULL_ERR2_DISINT_MASK 0x00000004
#define SAND_HAL_MA_WB_ERROR_2_MASK_RATE_FIFO_WR_FULL_ERR2_DISINT_SHIFT 2
#define SAND_HAL_MA_WB_ERROR_2_MASK_RATE_FIFO_WR_FULL_ERR2_DISINT_MSB 2
#define SAND_HAL_MA_WB_ERROR_2_MASK_RATE_FIFO_WR_FULL_ERR2_DISINT_LSB 2
#define SAND_HAL_MA_WB_ERROR_2_MASK_RATE_FIFO_WR_FULL_ERR2_DISINT_TYPE (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_WB_ERROR_2_MASK_RATE_FIFO_WR_FULL_ERR2_DISINT_DEFAULT 0x00000000
#define SAND_HAL_MA_WB_ERROR_2_MASK_RATE_FIFO_WR_FULL_ERR1_DISINT_MASK 0x00000002
#define SAND_HAL_MA_WB_ERROR_2_MASK_RATE_FIFO_WR_FULL_ERR1_DISINT_SHIFT 1
#define SAND_HAL_MA_WB_ERROR_2_MASK_RATE_FIFO_WR_FULL_ERR1_DISINT_MSB 1
#define SAND_HAL_MA_WB_ERROR_2_MASK_RATE_FIFO_WR_FULL_ERR1_DISINT_LSB 1
#define SAND_HAL_MA_WB_ERROR_2_MASK_RATE_FIFO_WR_FULL_ERR1_DISINT_TYPE (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_WB_ERROR_2_MASK_RATE_FIFO_WR_FULL_ERR1_DISINT_DEFAULT 0x00000000
#define SAND_HAL_MA_WB_ERROR_2_MASK_RATE_FIFO_WR_FULL_ERR0_DISINT_MASK 0x00000001
#define SAND_HAL_MA_WB_ERROR_2_MASK_RATE_FIFO_WR_FULL_ERR0_DISINT_SHIFT 0
#define SAND_HAL_MA_WB_ERROR_2_MASK_RATE_FIFO_WR_FULL_ERR0_DISINT_MSB 0
#define SAND_HAL_MA_WB_ERROR_2_MASK_RATE_FIFO_WR_FULL_ERR0_DISINT_LSB 0
#define SAND_HAL_MA_WB_ERROR_2_MASK_RATE_FIFO_WR_FULL_ERR0_DISINT_TYPE (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_WB_ERROR_2_MASK_RATE_FIFO_WR_FULL_ERR0_DISINT_DEFAULT 0x00000000

/* field level defines for Device: MA  Register: MI_ERROR_MASK */
#define SAND_HAL_MA_MI_ERROR_MASK_PAR_ERR_DISINT_MASK                0x000000ff
#define SAND_HAL_MA_MI_ERROR_MASK_PAR_ERR_DISINT_SHIFT               0
#define SAND_HAL_MA_MI_ERROR_MASK_PAR_ERR_DISINT_MSB                 7
#define SAND_HAL_MA_MI_ERROR_MASK_PAR_ERR_DISINT_LSB                 0
#define SAND_HAL_MA_MI_ERROR_MASK_PAR_ERR_DISINT_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_MI_ERROR_MASK_PAR_ERR_DISINT_DEFAULT             0x00000000

/* field level defines for Device: MA  Register: RD_ERROR_MASK */
#define SAND_HAL_MA_RD_ERROR_MASK_RD_VOQL_OVFL_ERR_DISINT_MASK       0x00000010
#define SAND_HAL_MA_RD_ERROR_MASK_RD_VOQL_OVFL_ERR_DISINT_SHIFT      4
#define SAND_HAL_MA_RD_ERROR_MASK_RD_VOQL_OVFL_ERR_DISINT_MSB        4
#define SAND_HAL_MA_RD_ERROR_MASK_RD_VOQL_OVFL_ERR_DISINT_LSB        4
#define SAND_HAL_MA_RD_ERROR_MASK_RD_VOQL_OVFL_ERR_DISINT_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_RD_ERROR_MASK_RD_VOQL_OVFL_ERR_DISINT_DEFAULT    0x00000000
#define SAND_HAL_MA_RD_ERROR_MASK_RD_SLOPE_OVFL_ERR_DISINT_MASK      0x00000008
#define SAND_HAL_MA_RD_ERROR_MASK_RD_SLOPE_OVFL_ERR_DISINT_SHIFT     3
#define SAND_HAL_MA_RD_ERROR_MASK_RD_SLOPE_OVFL_ERR_DISINT_MSB       3
#define SAND_HAL_MA_RD_ERROR_MASK_RD_SLOPE_OVFL_ERR_DISINT_LSB       3
#define SAND_HAL_MA_RD_ERROR_MASK_RD_SLOPE_OVFL_ERR_DISINT_TYPE      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_RD_ERROR_MASK_RD_SLOPE_OVFL_ERR_DISINT_DEFAULT   0x00000000
#define SAND_HAL_MA_RD_ERROR_MASK_RD_QAVG_OVFL_ERR_DISINT_MASK       0x00000004
#define SAND_HAL_MA_RD_ERROR_MASK_RD_QAVG_OVFL_ERR_DISINT_SHIFT      2
#define SAND_HAL_MA_RD_ERROR_MASK_RD_QAVG_OVFL_ERR_DISINT_MSB        2
#define SAND_HAL_MA_RD_ERROR_MASK_RD_QAVG_OVFL_ERR_DISINT_LSB        2
#define SAND_HAL_MA_RD_ERROR_MASK_RD_QAVG_OVFL_ERR_DISINT_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_RD_ERROR_MASK_RD_QAVG_OVFL_ERR_DISINT_DEFAULT    0x00000000

/* field level defines for Device: MA  Register: QI0_ERROR */
#define SAND_HAL_MA_QI0_ERROR_PACK_CMD_ERROR_MASK                    0x00000200
#define SAND_HAL_MA_QI0_ERROR_PACK_CMD_ERROR_SHIFT                   9
#define SAND_HAL_MA_QI0_ERROR_PACK_CMD_ERROR_MSB                     9
#define SAND_HAL_MA_QI0_ERROR_PACK_CMD_ERROR_LSB                     9
#define SAND_HAL_MA_QI0_ERROR_PACK_CMD_ERROR_TYPE                    (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_QI0_ERROR_PACK_CMD_ERROR_DEFAULT                 0x00000000
#define SAND_HAL_MA_QI0_ERROR_BIP_ERROR_CTR_MASK                     0x000001fe
#define SAND_HAL_MA_QI0_ERROR_BIP_ERROR_CTR_SHIFT                    1
#define SAND_HAL_MA_QI0_ERROR_BIP_ERROR_CTR_MSB                      8
#define SAND_HAL_MA_QI0_ERROR_BIP_ERROR_CTR_LSB                      1
#define SAND_HAL_MA_QI0_ERROR_BIP_ERROR_CTR_TYPE                     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_QI0_ERROR_BIP_ERROR_CTR_DEFAULT                  0x00000000
#define SAND_HAL_MA_QI0_ERROR_PKT_MSG_OVERRUN_MASK                   0x00000001
#define SAND_HAL_MA_QI0_ERROR_PKT_MSG_OVERRUN_SHIFT                  0
#define SAND_HAL_MA_QI0_ERROR_PKT_MSG_OVERRUN_MSB                    0
#define SAND_HAL_MA_QI0_ERROR_PKT_MSG_OVERRUN_LSB                    0
#define SAND_HAL_MA_QI0_ERROR_PKT_MSG_OVERRUN_TYPE                   (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_QI0_ERROR_PKT_MSG_OVERRUN_DEFAULT                0x00000000

/* field level defines for Device: MA  Register: QI1_ERROR */
#define SAND_HAL_MA_QI1_ERROR_PACK_CMD_ERROR_MASK                    0x00000200
#define SAND_HAL_MA_QI1_ERROR_PACK_CMD_ERROR_SHIFT                   9
#define SAND_HAL_MA_QI1_ERROR_PACK_CMD_ERROR_MSB                     9
#define SAND_HAL_MA_QI1_ERROR_PACK_CMD_ERROR_LSB                     9
#define SAND_HAL_MA_QI1_ERROR_PACK_CMD_ERROR_TYPE                    (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_QI1_ERROR_PACK_CMD_ERROR_DEFAULT                 0x00000000
#define SAND_HAL_MA_QI1_ERROR_BIP_ERROR_CTR_MASK                     0x000001fe
#define SAND_HAL_MA_QI1_ERROR_BIP_ERROR_CTR_SHIFT                    1
#define SAND_HAL_MA_QI1_ERROR_BIP_ERROR_CTR_MSB                      8
#define SAND_HAL_MA_QI1_ERROR_BIP_ERROR_CTR_LSB                      1
#define SAND_HAL_MA_QI1_ERROR_BIP_ERROR_CTR_TYPE                     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_QI1_ERROR_BIP_ERROR_CTR_DEFAULT                  0x00000000
#define SAND_HAL_MA_QI1_ERROR_PKT_MSG_OVERRUN_MASK                   0x00000001
#define SAND_HAL_MA_QI1_ERROR_PKT_MSG_OVERRUN_SHIFT                  0
#define SAND_HAL_MA_QI1_ERROR_PKT_MSG_OVERRUN_MSB                    0
#define SAND_HAL_MA_QI1_ERROR_PKT_MSG_OVERRUN_LSB                    0
#define SAND_HAL_MA_QI1_ERROR_PKT_MSG_OVERRUN_TYPE                   (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_QI1_ERROR_PKT_MSG_OVERRUN_DEFAULT                0x00000000

/* field level defines for Device: MA  Register: QI2_ERROR */
#define SAND_HAL_MA_QI2_ERROR_PACK_CMD_ERROR_MASK                    0x00000200
#define SAND_HAL_MA_QI2_ERROR_PACK_CMD_ERROR_SHIFT                   9
#define SAND_HAL_MA_QI2_ERROR_PACK_CMD_ERROR_MSB                     9
#define SAND_HAL_MA_QI2_ERROR_PACK_CMD_ERROR_LSB                     9
#define SAND_HAL_MA_QI2_ERROR_PACK_CMD_ERROR_TYPE                    (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_QI2_ERROR_PACK_CMD_ERROR_DEFAULT                 0x00000000
#define SAND_HAL_MA_QI2_ERROR_BIP_ERROR_CTR_MASK                     0x000001fe
#define SAND_HAL_MA_QI2_ERROR_BIP_ERROR_CTR_SHIFT                    1
#define SAND_HAL_MA_QI2_ERROR_BIP_ERROR_CTR_MSB                      8
#define SAND_HAL_MA_QI2_ERROR_BIP_ERROR_CTR_LSB                      1
#define SAND_HAL_MA_QI2_ERROR_BIP_ERROR_CTR_TYPE                     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_QI2_ERROR_BIP_ERROR_CTR_DEFAULT                  0x00000000
#define SAND_HAL_MA_QI2_ERROR_PKT_MSG_OVERRUN_MASK                   0x00000001
#define SAND_HAL_MA_QI2_ERROR_PKT_MSG_OVERRUN_SHIFT                  0
#define SAND_HAL_MA_QI2_ERROR_PKT_MSG_OVERRUN_MSB                    0
#define SAND_HAL_MA_QI2_ERROR_PKT_MSG_OVERRUN_LSB                    0
#define SAND_HAL_MA_QI2_ERROR_PKT_MSG_OVERRUN_TYPE                   (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_QI2_ERROR_PKT_MSG_OVERRUN_DEFAULT                0x00000000

/* field level defines for Device: MA  Register: QI3_ERROR */
#define SAND_HAL_MA_QI3_ERROR_PACK_CMD_ERROR_MASK                    0x00000200
#define SAND_HAL_MA_QI3_ERROR_PACK_CMD_ERROR_SHIFT                   9
#define SAND_HAL_MA_QI3_ERROR_PACK_CMD_ERROR_MSB                     9
#define SAND_HAL_MA_QI3_ERROR_PACK_CMD_ERROR_LSB                     9
#define SAND_HAL_MA_QI3_ERROR_PACK_CMD_ERROR_TYPE                    (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_QI3_ERROR_PACK_CMD_ERROR_DEFAULT                 0x00000000
#define SAND_HAL_MA_QI3_ERROR_BIP_ERROR_CTR_MASK                     0x000001fe
#define SAND_HAL_MA_QI3_ERROR_BIP_ERROR_CTR_SHIFT                    1
#define SAND_HAL_MA_QI3_ERROR_BIP_ERROR_CTR_MSB                      8
#define SAND_HAL_MA_QI3_ERROR_BIP_ERROR_CTR_LSB                      1
#define SAND_HAL_MA_QI3_ERROR_BIP_ERROR_CTR_TYPE                     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_QI3_ERROR_BIP_ERROR_CTR_DEFAULT                  0x00000000
#define SAND_HAL_MA_QI3_ERROR_PKT_MSG_OVERRUN_MASK                   0x00000001
#define SAND_HAL_MA_QI3_ERROR_PKT_MSG_OVERRUN_SHIFT                  0
#define SAND_HAL_MA_QI3_ERROR_PKT_MSG_OVERRUN_MSB                    0
#define SAND_HAL_MA_QI3_ERROR_PKT_MSG_OVERRUN_LSB                    0
#define SAND_HAL_MA_QI3_ERROR_PKT_MSG_OVERRUN_TYPE                   (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_QI3_ERROR_PKT_MSG_OVERRUN_DEFAULT                0x00000000

/* field level defines for Device: MA  Register: QI4_ERROR */
#define SAND_HAL_MA_QI4_ERROR_PACK_CMD_ERROR_MASK                    0x00000200
#define SAND_HAL_MA_QI4_ERROR_PACK_CMD_ERROR_SHIFT                   9
#define SAND_HAL_MA_QI4_ERROR_PACK_CMD_ERROR_MSB                     9
#define SAND_HAL_MA_QI4_ERROR_PACK_CMD_ERROR_LSB                     9
#define SAND_HAL_MA_QI4_ERROR_PACK_CMD_ERROR_TYPE                    (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_QI4_ERROR_PACK_CMD_ERROR_DEFAULT                 0x00000000
#define SAND_HAL_MA_QI4_ERROR_BIP_ERROR_CTR_MASK                     0x000001fe
#define SAND_HAL_MA_QI4_ERROR_BIP_ERROR_CTR_SHIFT                    1
#define SAND_HAL_MA_QI4_ERROR_BIP_ERROR_CTR_MSB                      8
#define SAND_HAL_MA_QI4_ERROR_BIP_ERROR_CTR_LSB                      1
#define SAND_HAL_MA_QI4_ERROR_BIP_ERROR_CTR_TYPE                     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_QI4_ERROR_BIP_ERROR_CTR_DEFAULT                  0x00000000
#define SAND_HAL_MA_QI4_ERROR_PKT_MSG_OVERRUN_MASK                   0x00000001
#define SAND_HAL_MA_QI4_ERROR_PKT_MSG_OVERRUN_SHIFT                  0
#define SAND_HAL_MA_QI4_ERROR_PKT_MSG_OVERRUN_MSB                    0
#define SAND_HAL_MA_QI4_ERROR_PKT_MSG_OVERRUN_LSB                    0
#define SAND_HAL_MA_QI4_ERROR_PKT_MSG_OVERRUN_TYPE                   (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_QI4_ERROR_PKT_MSG_OVERRUN_DEFAULT                0x00000000

/* field level defines for Device: MA  Register: QI5_ERROR */
#define SAND_HAL_MA_QI5_ERROR_PACK_CMD_ERROR_MASK                    0x00000200
#define SAND_HAL_MA_QI5_ERROR_PACK_CMD_ERROR_SHIFT                   9
#define SAND_HAL_MA_QI5_ERROR_PACK_CMD_ERROR_MSB                     9
#define SAND_HAL_MA_QI5_ERROR_PACK_CMD_ERROR_LSB                     9
#define SAND_HAL_MA_QI5_ERROR_PACK_CMD_ERROR_TYPE                    (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_QI5_ERROR_PACK_CMD_ERROR_DEFAULT                 0x00000000
#define SAND_HAL_MA_QI5_ERROR_BIP_ERROR_CTR_MASK                     0x000001fe
#define SAND_HAL_MA_QI5_ERROR_BIP_ERROR_CTR_SHIFT                    1
#define SAND_HAL_MA_QI5_ERROR_BIP_ERROR_CTR_MSB                      8
#define SAND_HAL_MA_QI5_ERROR_BIP_ERROR_CTR_LSB                      1
#define SAND_HAL_MA_QI5_ERROR_BIP_ERROR_CTR_TYPE                     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_QI5_ERROR_BIP_ERROR_CTR_DEFAULT                  0x00000000
#define SAND_HAL_MA_QI5_ERROR_PKT_MSG_OVERRUN_MASK                   0x00000001
#define SAND_HAL_MA_QI5_ERROR_PKT_MSG_OVERRUN_SHIFT                  0
#define SAND_HAL_MA_QI5_ERROR_PKT_MSG_OVERRUN_MSB                    0
#define SAND_HAL_MA_QI5_ERROR_PKT_MSG_OVERRUN_LSB                    0
#define SAND_HAL_MA_QI5_ERROR_PKT_MSG_OVERRUN_TYPE                   (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_QI5_ERROR_PKT_MSG_OVERRUN_DEFAULT                0x00000000

/* field level defines for Device: MA  Register: QI6_ERROR */
#define SAND_HAL_MA_QI6_ERROR_PACK_CMD_ERROR_MASK                    0x00000200
#define SAND_HAL_MA_QI6_ERROR_PACK_CMD_ERROR_SHIFT                   9
#define SAND_HAL_MA_QI6_ERROR_PACK_CMD_ERROR_MSB                     9
#define SAND_HAL_MA_QI6_ERROR_PACK_CMD_ERROR_LSB                     9
#define SAND_HAL_MA_QI6_ERROR_PACK_CMD_ERROR_TYPE                    (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_QI6_ERROR_PACK_CMD_ERROR_DEFAULT                 0x00000000
#define SAND_HAL_MA_QI6_ERROR_BIP_ERROR_CTR_MASK                     0x000001fe
#define SAND_HAL_MA_QI6_ERROR_BIP_ERROR_CTR_SHIFT                    1
#define SAND_HAL_MA_QI6_ERROR_BIP_ERROR_CTR_MSB                      8
#define SAND_HAL_MA_QI6_ERROR_BIP_ERROR_CTR_LSB                      1
#define SAND_HAL_MA_QI6_ERROR_BIP_ERROR_CTR_TYPE                     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_QI6_ERROR_BIP_ERROR_CTR_DEFAULT                  0x00000000
#define SAND_HAL_MA_QI6_ERROR_PKT_MSG_OVERRUN_MASK                   0x00000001
#define SAND_HAL_MA_QI6_ERROR_PKT_MSG_OVERRUN_SHIFT                  0
#define SAND_HAL_MA_QI6_ERROR_PKT_MSG_OVERRUN_MSB                    0
#define SAND_HAL_MA_QI6_ERROR_PKT_MSG_OVERRUN_LSB                    0
#define SAND_HAL_MA_QI6_ERROR_PKT_MSG_OVERRUN_TYPE                   (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_QI6_ERROR_PKT_MSG_OVERRUN_DEFAULT                0x00000000

/* field level defines for Device: MA  Register: QI7_ERROR */
#define SAND_HAL_MA_QI7_ERROR_PACK_CMD_ERROR_MASK                    0x00000200
#define SAND_HAL_MA_QI7_ERROR_PACK_CMD_ERROR_SHIFT                   9
#define SAND_HAL_MA_QI7_ERROR_PACK_CMD_ERROR_MSB                     9
#define SAND_HAL_MA_QI7_ERROR_PACK_CMD_ERROR_LSB                     9
#define SAND_HAL_MA_QI7_ERROR_PACK_CMD_ERROR_TYPE                    (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_QI7_ERROR_PACK_CMD_ERROR_DEFAULT                 0x00000000
#define SAND_HAL_MA_QI7_ERROR_BIP_ERROR_CTR_MASK                     0x000001fe
#define SAND_HAL_MA_QI7_ERROR_BIP_ERROR_CTR_SHIFT                    1
#define SAND_HAL_MA_QI7_ERROR_BIP_ERROR_CTR_MSB                      8
#define SAND_HAL_MA_QI7_ERROR_BIP_ERROR_CTR_LSB                      1
#define SAND_HAL_MA_QI7_ERROR_BIP_ERROR_CTR_TYPE                     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_QI7_ERROR_BIP_ERROR_CTR_DEFAULT                  0x00000000
#define SAND_HAL_MA_QI7_ERROR_PKT_MSG_OVERRUN_MASK                   0x00000001
#define SAND_HAL_MA_QI7_ERROR_PKT_MSG_OVERRUN_SHIFT                  0
#define SAND_HAL_MA_QI7_ERROR_PKT_MSG_OVERRUN_MSB                    0
#define SAND_HAL_MA_QI7_ERROR_PKT_MSG_OVERRUN_LSB                    0
#define SAND_HAL_MA_QI7_ERROR_PKT_MSG_OVERRUN_TYPE                   (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_QI7_ERROR_PKT_MSG_OVERRUN_DEFAULT                0x00000000

/* field level defines for Device: MA  Register: QI8_ERROR */
#define SAND_HAL_MA_QI8_ERROR_PACK_CMD_ERROR_MASK                    0x00000200
#define SAND_HAL_MA_QI8_ERROR_PACK_CMD_ERROR_SHIFT                   9
#define SAND_HAL_MA_QI8_ERROR_PACK_CMD_ERROR_MSB                     9
#define SAND_HAL_MA_QI8_ERROR_PACK_CMD_ERROR_LSB                     9
#define SAND_HAL_MA_QI8_ERROR_PACK_CMD_ERROR_TYPE                    (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_QI8_ERROR_PACK_CMD_ERROR_DEFAULT                 0x00000000
#define SAND_HAL_MA_QI8_ERROR_BIP_ERROR_CTR_MASK                     0x000001fe
#define SAND_HAL_MA_QI8_ERROR_BIP_ERROR_CTR_SHIFT                    1
#define SAND_HAL_MA_QI8_ERROR_BIP_ERROR_CTR_MSB                      8
#define SAND_HAL_MA_QI8_ERROR_BIP_ERROR_CTR_LSB                      1
#define SAND_HAL_MA_QI8_ERROR_BIP_ERROR_CTR_TYPE                     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_QI8_ERROR_BIP_ERROR_CTR_DEFAULT                  0x00000000
#define SAND_HAL_MA_QI8_ERROR_PKT_MSG_OVERRUN_MASK                   0x00000001
#define SAND_HAL_MA_QI8_ERROR_PKT_MSG_OVERRUN_SHIFT                  0
#define SAND_HAL_MA_QI8_ERROR_PKT_MSG_OVERRUN_MSB                    0
#define SAND_HAL_MA_QI8_ERROR_PKT_MSG_OVERRUN_LSB                    0
#define SAND_HAL_MA_QI8_ERROR_PKT_MSG_OVERRUN_TYPE                   (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_QI8_ERROR_PKT_MSG_OVERRUN_DEFAULT                0x00000000

/* field level defines for Device: MA  Register: QI9_ERROR */
#define SAND_HAL_MA_QI9_ERROR_PACK_CMD_ERROR_MASK                    0x00000200
#define SAND_HAL_MA_QI9_ERROR_PACK_CMD_ERROR_SHIFT                   9
#define SAND_HAL_MA_QI9_ERROR_PACK_CMD_ERROR_MSB                     9
#define SAND_HAL_MA_QI9_ERROR_PACK_CMD_ERROR_LSB                     9
#define SAND_HAL_MA_QI9_ERROR_PACK_CMD_ERROR_TYPE                    (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_QI9_ERROR_PACK_CMD_ERROR_DEFAULT                 0x00000000
#define SAND_HAL_MA_QI9_ERROR_BIP_ERROR_CTR_MASK                     0x000001fe
#define SAND_HAL_MA_QI9_ERROR_BIP_ERROR_CTR_SHIFT                    1
#define SAND_HAL_MA_QI9_ERROR_BIP_ERROR_CTR_MSB                      8
#define SAND_HAL_MA_QI9_ERROR_BIP_ERROR_CTR_LSB                      1
#define SAND_HAL_MA_QI9_ERROR_BIP_ERROR_CTR_TYPE                     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_QI9_ERROR_BIP_ERROR_CTR_DEFAULT                  0x00000000
#define SAND_HAL_MA_QI9_ERROR_PKT_MSG_OVERRUN_MASK                   0x00000001
#define SAND_HAL_MA_QI9_ERROR_PKT_MSG_OVERRUN_SHIFT                  0
#define SAND_HAL_MA_QI9_ERROR_PKT_MSG_OVERRUN_MSB                    0
#define SAND_HAL_MA_QI9_ERROR_PKT_MSG_OVERRUN_LSB                    0
#define SAND_HAL_MA_QI9_ERROR_PKT_MSG_OVERRUN_TYPE                   (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_QI9_ERROR_PKT_MSG_OVERRUN_DEFAULT                0x00000000

/* field level defines for Device: MA  Register: QI10_ERROR */
#define SAND_HAL_MA_QI10_ERROR_PACK_CMD_ERROR_MASK                   0x00000200
#define SAND_HAL_MA_QI10_ERROR_PACK_CMD_ERROR_SHIFT                  9
#define SAND_HAL_MA_QI10_ERROR_PACK_CMD_ERROR_MSB                    9
#define SAND_HAL_MA_QI10_ERROR_PACK_CMD_ERROR_LSB                    9
#define SAND_HAL_MA_QI10_ERROR_PACK_CMD_ERROR_TYPE                   (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_QI10_ERROR_PACK_CMD_ERROR_DEFAULT                0x00000000
#define SAND_HAL_MA_QI10_ERROR_BIP_ERROR_CTR_MASK                    0x000001fe
#define SAND_HAL_MA_QI10_ERROR_BIP_ERROR_CTR_SHIFT                   1
#define SAND_HAL_MA_QI10_ERROR_BIP_ERROR_CTR_MSB                     8
#define SAND_HAL_MA_QI10_ERROR_BIP_ERROR_CTR_LSB                     1
#define SAND_HAL_MA_QI10_ERROR_BIP_ERROR_CTR_TYPE                    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_QI10_ERROR_BIP_ERROR_CTR_DEFAULT                 0x00000000
#define SAND_HAL_MA_QI10_ERROR_PKT_MSG_OVERRUN_MASK                  0x00000001
#define SAND_HAL_MA_QI10_ERROR_PKT_MSG_OVERRUN_SHIFT                 0
#define SAND_HAL_MA_QI10_ERROR_PKT_MSG_OVERRUN_MSB                   0
#define SAND_HAL_MA_QI10_ERROR_PKT_MSG_OVERRUN_LSB                   0
#define SAND_HAL_MA_QI10_ERROR_PKT_MSG_OVERRUN_TYPE                  (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_QI10_ERROR_PKT_MSG_OVERRUN_DEFAULT               0x00000000

/* field level defines for Device: MA  Register: QI11_ERROR */
#define SAND_HAL_MA_QI11_ERROR_PACK_CMD_ERROR_MASK                   0x00000200
#define SAND_HAL_MA_QI11_ERROR_PACK_CMD_ERROR_SHIFT                  9
#define SAND_HAL_MA_QI11_ERROR_PACK_CMD_ERROR_MSB                    9
#define SAND_HAL_MA_QI11_ERROR_PACK_CMD_ERROR_LSB                    9
#define SAND_HAL_MA_QI11_ERROR_PACK_CMD_ERROR_TYPE                   (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_QI11_ERROR_PACK_CMD_ERROR_DEFAULT                0x00000000
#define SAND_HAL_MA_QI11_ERROR_BIP_ERROR_CTR_MASK                    0x000001fe
#define SAND_HAL_MA_QI11_ERROR_BIP_ERROR_CTR_SHIFT                   1
#define SAND_HAL_MA_QI11_ERROR_BIP_ERROR_CTR_MSB                     8
#define SAND_HAL_MA_QI11_ERROR_BIP_ERROR_CTR_LSB                     1
#define SAND_HAL_MA_QI11_ERROR_BIP_ERROR_CTR_TYPE                    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_QI11_ERROR_BIP_ERROR_CTR_DEFAULT                 0x00000000
#define SAND_HAL_MA_QI11_ERROR_PKT_MSG_OVERRUN_MASK                  0x00000001
#define SAND_HAL_MA_QI11_ERROR_PKT_MSG_OVERRUN_SHIFT                 0
#define SAND_HAL_MA_QI11_ERROR_PKT_MSG_OVERRUN_MSB                   0
#define SAND_HAL_MA_QI11_ERROR_PKT_MSG_OVERRUN_LSB                   0
#define SAND_HAL_MA_QI11_ERROR_PKT_MSG_OVERRUN_TYPE                  (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_QI11_ERROR_PKT_MSG_OVERRUN_DEFAULT               0x00000000

/* field level defines for Device: MA  Register: QI12_ERROR */
#define SAND_HAL_MA_QI12_ERROR_PACK_CMD_ERROR_MASK                   0x00000200
#define SAND_HAL_MA_QI12_ERROR_PACK_CMD_ERROR_SHIFT                  9
#define SAND_HAL_MA_QI12_ERROR_PACK_CMD_ERROR_MSB                    9
#define SAND_HAL_MA_QI12_ERROR_PACK_CMD_ERROR_LSB                    9
#define SAND_HAL_MA_QI12_ERROR_PACK_CMD_ERROR_TYPE                   (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_QI12_ERROR_PACK_CMD_ERROR_DEFAULT                0x00000000
#define SAND_HAL_MA_QI12_ERROR_BIP_ERROR_CTR_MASK                    0x000001fe
#define SAND_HAL_MA_QI12_ERROR_BIP_ERROR_CTR_SHIFT                   1
#define SAND_HAL_MA_QI12_ERROR_BIP_ERROR_CTR_MSB                     8
#define SAND_HAL_MA_QI12_ERROR_BIP_ERROR_CTR_LSB                     1
#define SAND_HAL_MA_QI12_ERROR_BIP_ERROR_CTR_TYPE                    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_QI12_ERROR_BIP_ERROR_CTR_DEFAULT                 0x00000000
#define SAND_HAL_MA_QI12_ERROR_PKT_MSG_OVERRUN_MASK                  0x00000001
#define SAND_HAL_MA_QI12_ERROR_PKT_MSG_OVERRUN_SHIFT                 0
#define SAND_HAL_MA_QI12_ERROR_PKT_MSG_OVERRUN_MSB                   0
#define SAND_HAL_MA_QI12_ERROR_PKT_MSG_OVERRUN_LSB                   0
#define SAND_HAL_MA_QI12_ERROR_PKT_MSG_OVERRUN_TYPE                  (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_QI12_ERROR_PKT_MSG_OVERRUN_DEFAULT               0x00000000

/* field level defines for Device: MA  Register: QI13_ERROR */
#define SAND_HAL_MA_QI13_ERROR_PACK_CMD_ERROR_MASK                   0x00000200
#define SAND_HAL_MA_QI13_ERROR_PACK_CMD_ERROR_SHIFT                  9
#define SAND_HAL_MA_QI13_ERROR_PACK_CMD_ERROR_MSB                    9
#define SAND_HAL_MA_QI13_ERROR_PACK_CMD_ERROR_LSB                    9
#define SAND_HAL_MA_QI13_ERROR_PACK_CMD_ERROR_TYPE                   (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_QI13_ERROR_PACK_CMD_ERROR_DEFAULT                0x00000000
#define SAND_HAL_MA_QI13_ERROR_BIP_ERROR_CTR_MASK                    0x000001fe
#define SAND_HAL_MA_QI13_ERROR_BIP_ERROR_CTR_SHIFT                   1
#define SAND_HAL_MA_QI13_ERROR_BIP_ERROR_CTR_MSB                     8
#define SAND_HAL_MA_QI13_ERROR_BIP_ERROR_CTR_LSB                     1
#define SAND_HAL_MA_QI13_ERROR_BIP_ERROR_CTR_TYPE                    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_QI13_ERROR_BIP_ERROR_CTR_DEFAULT                 0x00000000
#define SAND_HAL_MA_QI13_ERROR_PKT_MSG_OVERRUN_MASK                  0x00000001
#define SAND_HAL_MA_QI13_ERROR_PKT_MSG_OVERRUN_SHIFT                 0
#define SAND_HAL_MA_QI13_ERROR_PKT_MSG_OVERRUN_MSB                   0
#define SAND_HAL_MA_QI13_ERROR_PKT_MSG_OVERRUN_LSB                   0
#define SAND_HAL_MA_QI13_ERROR_PKT_MSG_OVERRUN_TYPE                  (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_QI13_ERROR_PKT_MSG_OVERRUN_DEFAULT               0x00000000

/* field level defines for Device: MA  Register: QI14_ERROR */
#define SAND_HAL_MA_QI14_ERROR_PACK_CMD_ERROR_MASK                   0x00000200
#define SAND_HAL_MA_QI14_ERROR_PACK_CMD_ERROR_SHIFT                  9
#define SAND_HAL_MA_QI14_ERROR_PACK_CMD_ERROR_MSB                    9
#define SAND_HAL_MA_QI14_ERROR_PACK_CMD_ERROR_LSB                    9
#define SAND_HAL_MA_QI14_ERROR_PACK_CMD_ERROR_TYPE                   (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_QI14_ERROR_PACK_CMD_ERROR_DEFAULT                0x00000000
#define SAND_HAL_MA_QI14_ERROR_BIP_ERROR_CTR_MASK                    0x000001fe
#define SAND_HAL_MA_QI14_ERROR_BIP_ERROR_CTR_SHIFT                   1
#define SAND_HAL_MA_QI14_ERROR_BIP_ERROR_CTR_MSB                     8
#define SAND_HAL_MA_QI14_ERROR_BIP_ERROR_CTR_LSB                     1
#define SAND_HAL_MA_QI14_ERROR_BIP_ERROR_CTR_TYPE                    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_QI14_ERROR_BIP_ERROR_CTR_DEFAULT                 0x00000000
#define SAND_HAL_MA_QI14_ERROR_PKT_MSG_OVERRUN_MASK                  0x00000001
#define SAND_HAL_MA_QI14_ERROR_PKT_MSG_OVERRUN_SHIFT                 0
#define SAND_HAL_MA_QI14_ERROR_PKT_MSG_OVERRUN_MSB                   0
#define SAND_HAL_MA_QI14_ERROR_PKT_MSG_OVERRUN_LSB                   0
#define SAND_HAL_MA_QI14_ERROR_PKT_MSG_OVERRUN_TYPE                  (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_QI14_ERROR_PKT_MSG_OVERRUN_DEFAULT               0x00000000

/* field level defines for Device: MA  Register: QI15_ERROR */
#define SAND_HAL_MA_QI15_ERROR_PACK_CMD_ERROR_MASK                   0x00000200
#define SAND_HAL_MA_QI15_ERROR_PACK_CMD_ERROR_SHIFT                  9
#define SAND_HAL_MA_QI15_ERROR_PACK_CMD_ERROR_MSB                    9
#define SAND_HAL_MA_QI15_ERROR_PACK_CMD_ERROR_LSB                    9
#define SAND_HAL_MA_QI15_ERROR_PACK_CMD_ERROR_TYPE                   (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_QI15_ERROR_PACK_CMD_ERROR_DEFAULT                0x00000000
#define SAND_HAL_MA_QI15_ERROR_BIP_ERROR_CTR_MASK                    0x000001fe
#define SAND_HAL_MA_QI15_ERROR_BIP_ERROR_CTR_SHIFT                   1
#define SAND_HAL_MA_QI15_ERROR_BIP_ERROR_CTR_MSB                     8
#define SAND_HAL_MA_QI15_ERROR_BIP_ERROR_CTR_LSB                     1
#define SAND_HAL_MA_QI15_ERROR_BIP_ERROR_CTR_TYPE                    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_QI15_ERROR_BIP_ERROR_CTR_DEFAULT                 0x00000000
#define SAND_HAL_MA_QI15_ERROR_PKT_MSG_OVERRUN_MASK                  0x00000001
#define SAND_HAL_MA_QI15_ERROR_PKT_MSG_OVERRUN_SHIFT                 0
#define SAND_HAL_MA_QI15_ERROR_PKT_MSG_OVERRUN_MSB                   0
#define SAND_HAL_MA_QI15_ERROR_PKT_MSG_OVERRUN_LSB                   0
#define SAND_HAL_MA_QI15_ERROR_PKT_MSG_OVERRUN_TYPE                  (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_QI15_ERROR_PKT_MSG_OVERRUN_DEFAULT               0x00000000

/* field level defines for Device: MA  Register: QI0_ERROR_MASK */
#define SAND_HAL_MA_QI0_ERROR_MASK_PACK_CMD_ERROR_DISINT_MASK        0x00000200
#define SAND_HAL_MA_QI0_ERROR_MASK_PACK_CMD_ERROR_DISINT_SHIFT       9
#define SAND_HAL_MA_QI0_ERROR_MASK_PACK_CMD_ERROR_DISINT_MSB         9
#define SAND_HAL_MA_QI0_ERROR_MASK_PACK_CMD_ERROR_DISINT_LSB         9
#define SAND_HAL_MA_QI0_ERROR_MASK_PACK_CMD_ERROR_DISINT_TYPE        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_QI0_ERROR_MASK_PACK_CMD_ERROR_DISINT_DEFAULT     0x00000000
#define SAND_HAL_MA_QI0_ERROR_MASK_BIP_ERROR_CTR_DISINT_MASK         0x000001fe
#define SAND_HAL_MA_QI0_ERROR_MASK_BIP_ERROR_CTR_DISINT_SHIFT        1
#define SAND_HAL_MA_QI0_ERROR_MASK_BIP_ERROR_CTR_DISINT_MSB          8
#define SAND_HAL_MA_QI0_ERROR_MASK_BIP_ERROR_CTR_DISINT_LSB          1
#define SAND_HAL_MA_QI0_ERROR_MASK_BIP_ERROR_CTR_DISINT_TYPE         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_QI0_ERROR_MASK_BIP_ERROR_CTR_DISINT_DEFAULT      0x00000000
#define SAND_HAL_MA_QI0_ERROR_MASK_PKT_MSG_OVERRUN_DISINT_MASK       0x00000001
#define SAND_HAL_MA_QI0_ERROR_MASK_PKT_MSG_OVERRUN_DISINT_SHIFT      0
#define SAND_HAL_MA_QI0_ERROR_MASK_PKT_MSG_OVERRUN_DISINT_MSB        0
#define SAND_HAL_MA_QI0_ERROR_MASK_PKT_MSG_OVERRUN_DISINT_LSB        0
#define SAND_HAL_MA_QI0_ERROR_MASK_PKT_MSG_OVERRUN_DISINT_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_QI0_ERROR_MASK_PKT_MSG_OVERRUN_DISINT_DEFAULT    0x00000000

/* field level defines for Device: MA  Register: QI1_ERROR_MASK */
#define SAND_HAL_MA_QI1_ERROR_MASK_PACK_CMD_ERROR_DISINT_MASK        0x00000200
#define SAND_HAL_MA_QI1_ERROR_MASK_PACK_CMD_ERROR_DISINT_SHIFT       9
#define SAND_HAL_MA_QI1_ERROR_MASK_PACK_CMD_ERROR_DISINT_MSB         9
#define SAND_HAL_MA_QI1_ERROR_MASK_PACK_CMD_ERROR_DISINT_LSB         9
#define SAND_HAL_MA_QI1_ERROR_MASK_PACK_CMD_ERROR_DISINT_TYPE        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_QI1_ERROR_MASK_PACK_CMD_ERROR_DISINT_DEFAULT     0x00000000
#define SAND_HAL_MA_QI1_ERROR_MASK_BIP_ERROR_CTR_DISINT_MASK         0x000001fe
#define SAND_HAL_MA_QI1_ERROR_MASK_BIP_ERROR_CTR_DISINT_SHIFT        1
#define SAND_HAL_MA_QI1_ERROR_MASK_BIP_ERROR_CTR_DISINT_MSB          8
#define SAND_HAL_MA_QI1_ERROR_MASK_BIP_ERROR_CTR_DISINT_LSB          1
#define SAND_HAL_MA_QI1_ERROR_MASK_BIP_ERROR_CTR_DISINT_TYPE         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_QI1_ERROR_MASK_BIP_ERROR_CTR_DISINT_DEFAULT      0x00000000
#define SAND_HAL_MA_QI1_ERROR_MASK_PKT_MSG_OVERRUN_DISINT_MASK       0x00000001
#define SAND_HAL_MA_QI1_ERROR_MASK_PKT_MSG_OVERRUN_DISINT_SHIFT      0
#define SAND_HAL_MA_QI1_ERROR_MASK_PKT_MSG_OVERRUN_DISINT_MSB        0
#define SAND_HAL_MA_QI1_ERROR_MASK_PKT_MSG_OVERRUN_DISINT_LSB        0
#define SAND_HAL_MA_QI1_ERROR_MASK_PKT_MSG_OVERRUN_DISINT_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_QI1_ERROR_MASK_PKT_MSG_OVERRUN_DISINT_DEFAULT    0x00000000

/* field level defines for Device: MA  Register: QI2_ERROR_MASK */
#define SAND_HAL_MA_QI2_ERROR_MASK_PACK_CMD_ERROR_DISINT_MASK        0x00000200
#define SAND_HAL_MA_QI2_ERROR_MASK_PACK_CMD_ERROR_DISINT_SHIFT       9
#define SAND_HAL_MA_QI2_ERROR_MASK_PACK_CMD_ERROR_DISINT_MSB         9
#define SAND_HAL_MA_QI2_ERROR_MASK_PACK_CMD_ERROR_DISINT_LSB         9
#define SAND_HAL_MA_QI2_ERROR_MASK_PACK_CMD_ERROR_DISINT_TYPE        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_QI2_ERROR_MASK_PACK_CMD_ERROR_DISINT_DEFAULT     0x00000000
#define SAND_HAL_MA_QI2_ERROR_MASK_BIP_ERROR_CTR_DISINT_MASK         0x000001fe
#define SAND_HAL_MA_QI2_ERROR_MASK_BIP_ERROR_CTR_DISINT_SHIFT        1
#define SAND_HAL_MA_QI2_ERROR_MASK_BIP_ERROR_CTR_DISINT_MSB          8
#define SAND_HAL_MA_QI2_ERROR_MASK_BIP_ERROR_CTR_DISINT_LSB          1
#define SAND_HAL_MA_QI2_ERROR_MASK_BIP_ERROR_CTR_DISINT_TYPE         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_QI2_ERROR_MASK_BIP_ERROR_CTR_DISINT_DEFAULT      0x00000000
#define SAND_HAL_MA_QI2_ERROR_MASK_PKT_MSG_OVERRUN_DISINT_MASK       0x00000001
#define SAND_HAL_MA_QI2_ERROR_MASK_PKT_MSG_OVERRUN_DISINT_SHIFT      0
#define SAND_HAL_MA_QI2_ERROR_MASK_PKT_MSG_OVERRUN_DISINT_MSB        0
#define SAND_HAL_MA_QI2_ERROR_MASK_PKT_MSG_OVERRUN_DISINT_LSB        0
#define SAND_HAL_MA_QI2_ERROR_MASK_PKT_MSG_OVERRUN_DISINT_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_QI2_ERROR_MASK_PKT_MSG_OVERRUN_DISINT_DEFAULT    0x00000000

/* field level defines for Device: MA  Register: QI3_ERROR_MASK */
#define SAND_HAL_MA_QI3_ERROR_MASK_PACK_CMD_ERROR_DISINT_MASK        0x00000200
#define SAND_HAL_MA_QI3_ERROR_MASK_PACK_CMD_ERROR_DISINT_SHIFT       9
#define SAND_HAL_MA_QI3_ERROR_MASK_PACK_CMD_ERROR_DISINT_MSB         9
#define SAND_HAL_MA_QI3_ERROR_MASK_PACK_CMD_ERROR_DISINT_LSB         9
#define SAND_HAL_MA_QI3_ERROR_MASK_PACK_CMD_ERROR_DISINT_TYPE        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_QI3_ERROR_MASK_PACK_CMD_ERROR_DISINT_DEFAULT     0x00000000
#define SAND_HAL_MA_QI3_ERROR_MASK_BIP_ERROR_CTR_DISINT_MASK         0x000001fe
#define SAND_HAL_MA_QI3_ERROR_MASK_BIP_ERROR_CTR_DISINT_SHIFT        1
#define SAND_HAL_MA_QI3_ERROR_MASK_BIP_ERROR_CTR_DISINT_MSB          8
#define SAND_HAL_MA_QI3_ERROR_MASK_BIP_ERROR_CTR_DISINT_LSB          1
#define SAND_HAL_MA_QI3_ERROR_MASK_BIP_ERROR_CTR_DISINT_TYPE         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_QI3_ERROR_MASK_BIP_ERROR_CTR_DISINT_DEFAULT      0x00000000
#define SAND_HAL_MA_QI3_ERROR_MASK_PKT_MSG_OVERRUN_DISINT_MASK       0x00000001
#define SAND_HAL_MA_QI3_ERROR_MASK_PKT_MSG_OVERRUN_DISINT_SHIFT      0
#define SAND_HAL_MA_QI3_ERROR_MASK_PKT_MSG_OVERRUN_DISINT_MSB        0
#define SAND_HAL_MA_QI3_ERROR_MASK_PKT_MSG_OVERRUN_DISINT_LSB        0
#define SAND_HAL_MA_QI3_ERROR_MASK_PKT_MSG_OVERRUN_DISINT_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_QI3_ERROR_MASK_PKT_MSG_OVERRUN_DISINT_DEFAULT    0x00000000

/* field level defines for Device: MA  Register: QI4_ERROR_MASK */
#define SAND_HAL_MA_QI4_ERROR_MASK_PACK_CMD_ERROR_DISINT_MASK        0x00000200
#define SAND_HAL_MA_QI4_ERROR_MASK_PACK_CMD_ERROR_DISINT_SHIFT       9
#define SAND_HAL_MA_QI4_ERROR_MASK_PACK_CMD_ERROR_DISINT_MSB         9
#define SAND_HAL_MA_QI4_ERROR_MASK_PACK_CMD_ERROR_DISINT_LSB         9
#define SAND_HAL_MA_QI4_ERROR_MASK_PACK_CMD_ERROR_DISINT_TYPE        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_QI4_ERROR_MASK_PACK_CMD_ERROR_DISINT_DEFAULT     0x00000000
#define SAND_HAL_MA_QI4_ERROR_MASK_BIP_ERROR_CTR_DISINT_MASK         0x000001fe
#define SAND_HAL_MA_QI4_ERROR_MASK_BIP_ERROR_CTR_DISINT_SHIFT        1
#define SAND_HAL_MA_QI4_ERROR_MASK_BIP_ERROR_CTR_DISINT_MSB          8
#define SAND_HAL_MA_QI4_ERROR_MASK_BIP_ERROR_CTR_DISINT_LSB          1
#define SAND_HAL_MA_QI4_ERROR_MASK_BIP_ERROR_CTR_DISINT_TYPE         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_QI4_ERROR_MASK_BIP_ERROR_CTR_DISINT_DEFAULT      0x00000000
#define SAND_HAL_MA_QI4_ERROR_MASK_PKT_MSG_OVERRUN_DISINT_MASK       0x00000001
#define SAND_HAL_MA_QI4_ERROR_MASK_PKT_MSG_OVERRUN_DISINT_SHIFT      0
#define SAND_HAL_MA_QI4_ERROR_MASK_PKT_MSG_OVERRUN_DISINT_MSB        0
#define SAND_HAL_MA_QI4_ERROR_MASK_PKT_MSG_OVERRUN_DISINT_LSB        0
#define SAND_HAL_MA_QI4_ERROR_MASK_PKT_MSG_OVERRUN_DISINT_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_QI4_ERROR_MASK_PKT_MSG_OVERRUN_DISINT_DEFAULT    0x00000000

/* field level defines for Device: MA  Register: QI5_ERROR_MASK */
#define SAND_HAL_MA_QI5_ERROR_MASK_PACK_CMD_ERROR_DISINT_MASK        0x00000200
#define SAND_HAL_MA_QI5_ERROR_MASK_PACK_CMD_ERROR_DISINT_SHIFT       9
#define SAND_HAL_MA_QI5_ERROR_MASK_PACK_CMD_ERROR_DISINT_MSB         9
#define SAND_HAL_MA_QI5_ERROR_MASK_PACK_CMD_ERROR_DISINT_LSB         9
#define SAND_HAL_MA_QI5_ERROR_MASK_PACK_CMD_ERROR_DISINT_TYPE        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_QI5_ERROR_MASK_PACK_CMD_ERROR_DISINT_DEFAULT     0x00000000
#define SAND_HAL_MA_QI5_ERROR_MASK_BIP_ERROR_CTR_DISINT_MASK         0x000001fe
#define SAND_HAL_MA_QI5_ERROR_MASK_BIP_ERROR_CTR_DISINT_SHIFT        1
#define SAND_HAL_MA_QI5_ERROR_MASK_BIP_ERROR_CTR_DISINT_MSB          8
#define SAND_HAL_MA_QI5_ERROR_MASK_BIP_ERROR_CTR_DISINT_LSB          1
#define SAND_HAL_MA_QI5_ERROR_MASK_BIP_ERROR_CTR_DISINT_TYPE         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_QI5_ERROR_MASK_BIP_ERROR_CTR_DISINT_DEFAULT      0x00000000
#define SAND_HAL_MA_QI5_ERROR_MASK_PKT_MSG_OVERRUN_DISINT_MASK       0x00000001
#define SAND_HAL_MA_QI5_ERROR_MASK_PKT_MSG_OVERRUN_DISINT_SHIFT      0
#define SAND_HAL_MA_QI5_ERROR_MASK_PKT_MSG_OVERRUN_DISINT_MSB        0
#define SAND_HAL_MA_QI5_ERROR_MASK_PKT_MSG_OVERRUN_DISINT_LSB        0
#define SAND_HAL_MA_QI5_ERROR_MASK_PKT_MSG_OVERRUN_DISINT_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_QI5_ERROR_MASK_PKT_MSG_OVERRUN_DISINT_DEFAULT    0x00000000

/* field level defines for Device: MA  Register: QI6_ERROR_MASK */
#define SAND_HAL_MA_QI6_ERROR_MASK_PACK_CMD_ERROR_DISINT_MASK        0x00000200
#define SAND_HAL_MA_QI6_ERROR_MASK_PACK_CMD_ERROR_DISINT_SHIFT       9
#define SAND_HAL_MA_QI6_ERROR_MASK_PACK_CMD_ERROR_DISINT_MSB         9
#define SAND_HAL_MA_QI6_ERROR_MASK_PACK_CMD_ERROR_DISINT_LSB         9
#define SAND_HAL_MA_QI6_ERROR_MASK_PACK_CMD_ERROR_DISINT_TYPE        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_QI6_ERROR_MASK_PACK_CMD_ERROR_DISINT_DEFAULT     0x00000000
#define SAND_HAL_MA_QI6_ERROR_MASK_BIP_ERROR_CTR_DISINT_MASK         0x000001fe
#define SAND_HAL_MA_QI6_ERROR_MASK_BIP_ERROR_CTR_DISINT_SHIFT        1
#define SAND_HAL_MA_QI6_ERROR_MASK_BIP_ERROR_CTR_DISINT_MSB          8
#define SAND_HAL_MA_QI6_ERROR_MASK_BIP_ERROR_CTR_DISINT_LSB          1
#define SAND_HAL_MA_QI6_ERROR_MASK_BIP_ERROR_CTR_DISINT_TYPE         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_QI6_ERROR_MASK_BIP_ERROR_CTR_DISINT_DEFAULT      0x00000000
#define SAND_HAL_MA_QI6_ERROR_MASK_PKT_MSG_OVERRUN_DISINT_MASK       0x00000001
#define SAND_HAL_MA_QI6_ERROR_MASK_PKT_MSG_OVERRUN_DISINT_SHIFT      0
#define SAND_HAL_MA_QI6_ERROR_MASK_PKT_MSG_OVERRUN_DISINT_MSB        0
#define SAND_HAL_MA_QI6_ERROR_MASK_PKT_MSG_OVERRUN_DISINT_LSB        0
#define SAND_HAL_MA_QI6_ERROR_MASK_PKT_MSG_OVERRUN_DISINT_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_QI6_ERROR_MASK_PKT_MSG_OVERRUN_DISINT_DEFAULT    0x00000000

/* field level defines for Device: MA  Register: QI7_ERROR_MASK */
#define SAND_HAL_MA_QI7_ERROR_MASK_PACK_CMD_ERROR_DISINT_MASK        0x00000200
#define SAND_HAL_MA_QI7_ERROR_MASK_PACK_CMD_ERROR_DISINT_SHIFT       9
#define SAND_HAL_MA_QI7_ERROR_MASK_PACK_CMD_ERROR_DISINT_MSB         9
#define SAND_HAL_MA_QI7_ERROR_MASK_PACK_CMD_ERROR_DISINT_LSB         9
#define SAND_HAL_MA_QI7_ERROR_MASK_PACK_CMD_ERROR_DISINT_TYPE        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_QI7_ERROR_MASK_PACK_CMD_ERROR_DISINT_DEFAULT     0x00000000
#define SAND_HAL_MA_QI7_ERROR_MASK_BIP_ERROR_CTR_DISINT_MASK         0x000001fe
#define SAND_HAL_MA_QI7_ERROR_MASK_BIP_ERROR_CTR_DISINT_SHIFT        1
#define SAND_HAL_MA_QI7_ERROR_MASK_BIP_ERROR_CTR_DISINT_MSB          8
#define SAND_HAL_MA_QI7_ERROR_MASK_BIP_ERROR_CTR_DISINT_LSB          1
#define SAND_HAL_MA_QI7_ERROR_MASK_BIP_ERROR_CTR_DISINT_TYPE         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_QI7_ERROR_MASK_BIP_ERROR_CTR_DISINT_DEFAULT      0x00000000
#define SAND_HAL_MA_QI7_ERROR_MASK_PKT_MSG_OVERRUN_DISINT_MASK       0x00000001
#define SAND_HAL_MA_QI7_ERROR_MASK_PKT_MSG_OVERRUN_DISINT_SHIFT      0
#define SAND_HAL_MA_QI7_ERROR_MASK_PKT_MSG_OVERRUN_DISINT_MSB        0
#define SAND_HAL_MA_QI7_ERROR_MASK_PKT_MSG_OVERRUN_DISINT_LSB        0
#define SAND_HAL_MA_QI7_ERROR_MASK_PKT_MSG_OVERRUN_DISINT_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_QI7_ERROR_MASK_PKT_MSG_OVERRUN_DISINT_DEFAULT    0x00000000

/* field level defines for Device: MA  Register: QI8_ERROR_MASK */
#define SAND_HAL_MA_QI8_ERROR_MASK_PACK_CMD_ERROR_DISINT_MASK        0x00000200
#define SAND_HAL_MA_QI8_ERROR_MASK_PACK_CMD_ERROR_DISINT_SHIFT       9
#define SAND_HAL_MA_QI8_ERROR_MASK_PACK_CMD_ERROR_DISINT_MSB         9
#define SAND_HAL_MA_QI8_ERROR_MASK_PACK_CMD_ERROR_DISINT_LSB         9
#define SAND_HAL_MA_QI8_ERROR_MASK_PACK_CMD_ERROR_DISINT_TYPE        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_QI8_ERROR_MASK_PACK_CMD_ERROR_DISINT_DEFAULT     0x00000000
#define SAND_HAL_MA_QI8_ERROR_MASK_BIP_ERROR_CTR_DISINT_MASK         0x000001fe
#define SAND_HAL_MA_QI8_ERROR_MASK_BIP_ERROR_CTR_DISINT_SHIFT        1
#define SAND_HAL_MA_QI8_ERROR_MASK_BIP_ERROR_CTR_DISINT_MSB          8
#define SAND_HAL_MA_QI8_ERROR_MASK_BIP_ERROR_CTR_DISINT_LSB          1
#define SAND_HAL_MA_QI8_ERROR_MASK_BIP_ERROR_CTR_DISINT_TYPE         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_QI8_ERROR_MASK_BIP_ERROR_CTR_DISINT_DEFAULT      0x00000000
#define SAND_HAL_MA_QI8_ERROR_MASK_PKT_MSG_OVERRUN_DISINT_MASK       0x00000001
#define SAND_HAL_MA_QI8_ERROR_MASK_PKT_MSG_OVERRUN_DISINT_SHIFT      0
#define SAND_HAL_MA_QI8_ERROR_MASK_PKT_MSG_OVERRUN_DISINT_MSB        0
#define SAND_HAL_MA_QI8_ERROR_MASK_PKT_MSG_OVERRUN_DISINT_LSB        0
#define SAND_HAL_MA_QI8_ERROR_MASK_PKT_MSG_OVERRUN_DISINT_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_QI8_ERROR_MASK_PKT_MSG_OVERRUN_DISINT_DEFAULT    0x00000000

/* field level defines for Device: MA  Register: QI9_ERROR_MASK */
#define SAND_HAL_MA_QI9_ERROR_MASK_PACK_CMD_ERROR_DISINT_MASK        0x00000200
#define SAND_HAL_MA_QI9_ERROR_MASK_PACK_CMD_ERROR_DISINT_SHIFT       9
#define SAND_HAL_MA_QI9_ERROR_MASK_PACK_CMD_ERROR_DISINT_MSB         9
#define SAND_HAL_MA_QI9_ERROR_MASK_PACK_CMD_ERROR_DISINT_LSB         9
#define SAND_HAL_MA_QI9_ERROR_MASK_PACK_CMD_ERROR_DISINT_TYPE        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_QI9_ERROR_MASK_PACK_CMD_ERROR_DISINT_DEFAULT     0x00000000
#define SAND_HAL_MA_QI9_ERROR_MASK_BIP_ERROR_CTR_DISINT_MASK         0x000001fe
#define SAND_HAL_MA_QI9_ERROR_MASK_BIP_ERROR_CTR_DISINT_SHIFT        1
#define SAND_HAL_MA_QI9_ERROR_MASK_BIP_ERROR_CTR_DISINT_MSB          8
#define SAND_HAL_MA_QI9_ERROR_MASK_BIP_ERROR_CTR_DISINT_LSB          1
#define SAND_HAL_MA_QI9_ERROR_MASK_BIP_ERROR_CTR_DISINT_TYPE         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_QI9_ERROR_MASK_BIP_ERROR_CTR_DISINT_DEFAULT      0x00000000
#define SAND_HAL_MA_QI9_ERROR_MASK_PKT_MSG_OVERRUN_DISINT_MASK       0x00000001
#define SAND_HAL_MA_QI9_ERROR_MASK_PKT_MSG_OVERRUN_DISINT_SHIFT      0
#define SAND_HAL_MA_QI9_ERROR_MASK_PKT_MSG_OVERRUN_DISINT_MSB        0
#define SAND_HAL_MA_QI9_ERROR_MASK_PKT_MSG_OVERRUN_DISINT_LSB        0
#define SAND_HAL_MA_QI9_ERROR_MASK_PKT_MSG_OVERRUN_DISINT_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_QI9_ERROR_MASK_PKT_MSG_OVERRUN_DISINT_DEFAULT    0x00000000

/* field level defines for Device: MA  Register: QI10_ERROR_MASK */
#define SAND_HAL_MA_QI10_ERROR_MASK_PACK_CMD_ERROR_DISINT_MASK       0x00000200
#define SAND_HAL_MA_QI10_ERROR_MASK_PACK_CMD_ERROR_DISINT_SHIFT      9
#define SAND_HAL_MA_QI10_ERROR_MASK_PACK_CMD_ERROR_DISINT_MSB        9
#define SAND_HAL_MA_QI10_ERROR_MASK_PACK_CMD_ERROR_DISINT_LSB        9
#define SAND_HAL_MA_QI10_ERROR_MASK_PACK_CMD_ERROR_DISINT_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_QI10_ERROR_MASK_PACK_CMD_ERROR_DISINT_DEFAULT    0x00000000
#define SAND_HAL_MA_QI10_ERROR_MASK_BIP_ERROR_CTR_DISINT_MASK        0x000001fe
#define SAND_HAL_MA_QI10_ERROR_MASK_BIP_ERROR_CTR_DISINT_SHIFT       1
#define SAND_HAL_MA_QI10_ERROR_MASK_BIP_ERROR_CTR_DISINT_MSB         8
#define SAND_HAL_MA_QI10_ERROR_MASK_BIP_ERROR_CTR_DISINT_LSB         1
#define SAND_HAL_MA_QI10_ERROR_MASK_BIP_ERROR_CTR_DISINT_TYPE        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_QI10_ERROR_MASK_BIP_ERROR_CTR_DISINT_DEFAULT     0x00000000
#define SAND_HAL_MA_QI10_ERROR_MASK_PKT_MSG_OVERRUN_DISINT_MASK      0x00000001
#define SAND_HAL_MA_QI10_ERROR_MASK_PKT_MSG_OVERRUN_DISINT_SHIFT     0
#define SAND_HAL_MA_QI10_ERROR_MASK_PKT_MSG_OVERRUN_DISINT_MSB       0
#define SAND_HAL_MA_QI10_ERROR_MASK_PKT_MSG_OVERRUN_DISINT_LSB       0
#define SAND_HAL_MA_QI10_ERROR_MASK_PKT_MSG_OVERRUN_DISINT_TYPE      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_QI10_ERROR_MASK_PKT_MSG_OVERRUN_DISINT_DEFAULT   0x00000000

/* field level defines for Device: MA  Register: QI11_ERROR_MASK */
#define SAND_HAL_MA_QI11_ERROR_MASK_PACK_CMD_ERROR_DISINT_MASK       0x00000200
#define SAND_HAL_MA_QI11_ERROR_MASK_PACK_CMD_ERROR_DISINT_SHIFT      9
#define SAND_HAL_MA_QI11_ERROR_MASK_PACK_CMD_ERROR_DISINT_MSB        9
#define SAND_HAL_MA_QI11_ERROR_MASK_PACK_CMD_ERROR_DISINT_LSB        9
#define SAND_HAL_MA_QI11_ERROR_MASK_PACK_CMD_ERROR_DISINT_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_QI11_ERROR_MASK_PACK_CMD_ERROR_DISINT_DEFAULT    0x00000000
#define SAND_HAL_MA_QI11_ERROR_MASK_BIP_ERROR_CTR_DISINT_MASK        0x000001fe
#define SAND_HAL_MA_QI11_ERROR_MASK_BIP_ERROR_CTR_DISINT_SHIFT       1
#define SAND_HAL_MA_QI11_ERROR_MASK_BIP_ERROR_CTR_DISINT_MSB         8
#define SAND_HAL_MA_QI11_ERROR_MASK_BIP_ERROR_CTR_DISINT_LSB         1
#define SAND_HAL_MA_QI11_ERROR_MASK_BIP_ERROR_CTR_DISINT_TYPE        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_QI11_ERROR_MASK_BIP_ERROR_CTR_DISINT_DEFAULT     0x00000000
#define SAND_HAL_MA_QI11_ERROR_MASK_PKT_MSG_OVERRUN_DISINT_MASK      0x00000001
#define SAND_HAL_MA_QI11_ERROR_MASK_PKT_MSG_OVERRUN_DISINT_SHIFT     0
#define SAND_HAL_MA_QI11_ERROR_MASK_PKT_MSG_OVERRUN_DISINT_MSB       0
#define SAND_HAL_MA_QI11_ERROR_MASK_PKT_MSG_OVERRUN_DISINT_LSB       0
#define SAND_HAL_MA_QI11_ERROR_MASK_PKT_MSG_OVERRUN_DISINT_TYPE      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_QI11_ERROR_MASK_PKT_MSG_OVERRUN_DISINT_DEFAULT   0x00000000

/* field level defines for Device: MA  Register: QI12_ERROR_MASK */
#define SAND_HAL_MA_QI12_ERROR_MASK_PACK_CMD_ERROR_DISINT_MASK       0x00000200
#define SAND_HAL_MA_QI12_ERROR_MASK_PACK_CMD_ERROR_DISINT_SHIFT      9
#define SAND_HAL_MA_QI12_ERROR_MASK_PACK_CMD_ERROR_DISINT_MSB        9
#define SAND_HAL_MA_QI12_ERROR_MASK_PACK_CMD_ERROR_DISINT_LSB        9
#define SAND_HAL_MA_QI12_ERROR_MASK_PACK_CMD_ERROR_DISINT_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_QI12_ERROR_MASK_PACK_CMD_ERROR_DISINT_DEFAULT    0x00000000
#define SAND_HAL_MA_QI12_ERROR_MASK_BIP_ERROR_CTR_DISINT_MASK        0x000001fe
#define SAND_HAL_MA_QI12_ERROR_MASK_BIP_ERROR_CTR_DISINT_SHIFT       1
#define SAND_HAL_MA_QI12_ERROR_MASK_BIP_ERROR_CTR_DISINT_MSB         8
#define SAND_HAL_MA_QI12_ERROR_MASK_BIP_ERROR_CTR_DISINT_LSB         1
#define SAND_HAL_MA_QI12_ERROR_MASK_BIP_ERROR_CTR_DISINT_TYPE        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_QI12_ERROR_MASK_BIP_ERROR_CTR_DISINT_DEFAULT     0x00000000
#define SAND_HAL_MA_QI12_ERROR_MASK_PKT_MSG_OVERRUN_DISINT_MASK      0x00000001
#define SAND_HAL_MA_QI12_ERROR_MASK_PKT_MSG_OVERRUN_DISINT_SHIFT     0
#define SAND_HAL_MA_QI12_ERROR_MASK_PKT_MSG_OVERRUN_DISINT_MSB       0
#define SAND_HAL_MA_QI12_ERROR_MASK_PKT_MSG_OVERRUN_DISINT_LSB       0
#define SAND_HAL_MA_QI12_ERROR_MASK_PKT_MSG_OVERRUN_DISINT_TYPE      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_QI12_ERROR_MASK_PKT_MSG_OVERRUN_DISINT_DEFAULT   0x00000000

/* field level defines for Device: MA  Register: QI13_ERROR_MASK */
#define SAND_HAL_MA_QI13_ERROR_MASK_PACK_CMD_ERROR_DISINT_MASK       0x00000200
#define SAND_HAL_MA_QI13_ERROR_MASK_PACK_CMD_ERROR_DISINT_SHIFT      9
#define SAND_HAL_MA_QI13_ERROR_MASK_PACK_CMD_ERROR_DISINT_MSB        9
#define SAND_HAL_MA_QI13_ERROR_MASK_PACK_CMD_ERROR_DISINT_LSB        9
#define SAND_HAL_MA_QI13_ERROR_MASK_PACK_CMD_ERROR_DISINT_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_QI13_ERROR_MASK_PACK_CMD_ERROR_DISINT_DEFAULT    0x00000000
#define SAND_HAL_MA_QI13_ERROR_MASK_BIP_ERROR_CTR_DISINT_MASK        0x000001fe
#define SAND_HAL_MA_QI13_ERROR_MASK_BIP_ERROR_CTR_DISINT_SHIFT       1
#define SAND_HAL_MA_QI13_ERROR_MASK_BIP_ERROR_CTR_DISINT_MSB         8
#define SAND_HAL_MA_QI13_ERROR_MASK_BIP_ERROR_CTR_DISINT_LSB         1
#define SAND_HAL_MA_QI13_ERROR_MASK_BIP_ERROR_CTR_DISINT_TYPE        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_QI13_ERROR_MASK_BIP_ERROR_CTR_DISINT_DEFAULT     0x00000000
#define SAND_HAL_MA_QI13_ERROR_MASK_PKT_MSG_OVERRUN_DISINT_MASK      0x00000001
#define SAND_HAL_MA_QI13_ERROR_MASK_PKT_MSG_OVERRUN_DISINT_SHIFT     0
#define SAND_HAL_MA_QI13_ERROR_MASK_PKT_MSG_OVERRUN_DISINT_MSB       0
#define SAND_HAL_MA_QI13_ERROR_MASK_PKT_MSG_OVERRUN_DISINT_LSB       0
#define SAND_HAL_MA_QI13_ERROR_MASK_PKT_MSG_OVERRUN_DISINT_TYPE      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_QI13_ERROR_MASK_PKT_MSG_OVERRUN_DISINT_DEFAULT   0x00000000

/* field level defines for Device: MA  Register: QI14_ERROR_MASK */
#define SAND_HAL_MA_QI14_ERROR_MASK_PACK_CMD_ERROR_DISINT_MASK       0x00000200
#define SAND_HAL_MA_QI14_ERROR_MASK_PACK_CMD_ERROR_DISINT_SHIFT      9
#define SAND_HAL_MA_QI14_ERROR_MASK_PACK_CMD_ERROR_DISINT_MSB        9
#define SAND_HAL_MA_QI14_ERROR_MASK_PACK_CMD_ERROR_DISINT_LSB        9
#define SAND_HAL_MA_QI14_ERROR_MASK_PACK_CMD_ERROR_DISINT_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_QI14_ERROR_MASK_PACK_CMD_ERROR_DISINT_DEFAULT    0x00000000
#define SAND_HAL_MA_QI14_ERROR_MASK_BIP_ERROR_CTR_DISINT_MASK        0x000001fe
#define SAND_HAL_MA_QI14_ERROR_MASK_BIP_ERROR_CTR_DISINT_SHIFT       1
#define SAND_HAL_MA_QI14_ERROR_MASK_BIP_ERROR_CTR_DISINT_MSB         8
#define SAND_HAL_MA_QI14_ERROR_MASK_BIP_ERROR_CTR_DISINT_LSB         1
#define SAND_HAL_MA_QI14_ERROR_MASK_BIP_ERROR_CTR_DISINT_TYPE        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_QI14_ERROR_MASK_BIP_ERROR_CTR_DISINT_DEFAULT     0x00000000
#define SAND_HAL_MA_QI14_ERROR_MASK_PKT_MSG_OVERRUN_DISINT_MASK      0x00000001
#define SAND_HAL_MA_QI14_ERROR_MASK_PKT_MSG_OVERRUN_DISINT_SHIFT     0
#define SAND_HAL_MA_QI14_ERROR_MASK_PKT_MSG_OVERRUN_DISINT_MSB       0
#define SAND_HAL_MA_QI14_ERROR_MASK_PKT_MSG_OVERRUN_DISINT_LSB       0
#define SAND_HAL_MA_QI14_ERROR_MASK_PKT_MSG_OVERRUN_DISINT_TYPE      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_QI14_ERROR_MASK_PKT_MSG_OVERRUN_DISINT_DEFAULT   0x00000000

/* field level defines for Device: MA  Register: QI15_ERROR_MASK */
#define SAND_HAL_MA_QI15_ERROR_MASK_PACK_CMD_ERROR_DISINT_MASK       0x00000200
#define SAND_HAL_MA_QI15_ERROR_MASK_PACK_CMD_ERROR_DISINT_SHIFT      9
#define SAND_HAL_MA_QI15_ERROR_MASK_PACK_CMD_ERROR_DISINT_MSB        9
#define SAND_HAL_MA_QI15_ERROR_MASK_PACK_CMD_ERROR_DISINT_LSB        9
#define SAND_HAL_MA_QI15_ERROR_MASK_PACK_CMD_ERROR_DISINT_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_QI15_ERROR_MASK_PACK_CMD_ERROR_DISINT_DEFAULT    0x00000000
#define SAND_HAL_MA_QI15_ERROR_MASK_BIP_ERROR_CTR_DISINT_MASK        0x000001fe
#define SAND_HAL_MA_QI15_ERROR_MASK_BIP_ERROR_CTR_DISINT_SHIFT       1
#define SAND_HAL_MA_QI15_ERROR_MASK_BIP_ERROR_CTR_DISINT_MSB         8
#define SAND_HAL_MA_QI15_ERROR_MASK_BIP_ERROR_CTR_DISINT_LSB         1
#define SAND_HAL_MA_QI15_ERROR_MASK_BIP_ERROR_CTR_DISINT_TYPE        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_QI15_ERROR_MASK_BIP_ERROR_CTR_DISINT_DEFAULT     0x00000000
#define SAND_HAL_MA_QI15_ERROR_MASK_PKT_MSG_OVERRUN_DISINT_MASK      0x00000001
#define SAND_HAL_MA_QI15_ERROR_MASK_PKT_MSG_OVERRUN_DISINT_SHIFT     0
#define SAND_HAL_MA_QI15_ERROR_MASK_PKT_MSG_OVERRUN_DISINT_MSB       0
#define SAND_HAL_MA_QI15_ERROR_MASK_PKT_MSG_OVERRUN_DISINT_LSB       0
#define SAND_HAL_MA_QI15_ERROR_MASK_PKT_MSG_OVERRUN_DISINT_TYPE      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_QI15_ERROR_MASK_PKT_MSG_OVERRUN_DISINT_DEFAULT   0x00000000

/* field level defines for Device: MA  Register: AM_ERROR */
#define SAND_HAL_MA_AM_ERROR_AUTO_QE_DIS_EVENT_MASK                  0x00040000
#define SAND_HAL_MA_AM_ERROR_AUTO_QE_DIS_EVENT_SHIFT                 18
#define SAND_HAL_MA_AM_ERROR_AUTO_QE_DIS_EVENT_MSB                   18
#define SAND_HAL_MA_AM_ERROR_AUTO_QE_DIS_EVENT_LSB                   18
#define SAND_HAL_MA_AM_ERROR_AUTO_QE_DIS_EVENT_TYPE                  (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_AM_ERROR_AUTO_QE_DIS_EVENT_DEFAULT               0x00000000
#define SAND_HAL_MA_AM_ERROR_AUTO_DIS_EVENT_MASK                     0x00020000
#define SAND_HAL_MA_AM_ERROR_AUTO_DIS_EVENT_SHIFT                    17
#define SAND_HAL_MA_AM_ERROR_AUTO_DIS_EVENT_MSB                      17
#define SAND_HAL_MA_AM_ERROR_AUTO_DIS_EVENT_LSB                      17
#define SAND_HAL_MA_AM_ERROR_AUTO_DIS_EVENT_TYPE                     (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_AM_ERROR_AUTO_DIS_EVENT_DEFAULT                  0x00000000
#define SAND_HAL_MA_AM_ERROR_AUTO_SWITCHOVER_EVENT_MASK              0x00010000
#define SAND_HAL_MA_AM_ERROR_AUTO_SWITCHOVER_EVENT_SHIFT             16
#define SAND_HAL_MA_AM_ERROR_AUTO_SWITCHOVER_EVENT_MSB               16
#define SAND_HAL_MA_AM_ERROR_AUTO_SWITCHOVER_EVENT_LSB               16
#define SAND_HAL_MA_AM_ERROR_AUTO_SWITCHOVER_EVENT_TYPE              (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_AM_ERROR_AUTO_SWITCHOVER_EVENT_DEFAULT           0x00000000
#define SAND_HAL_MA_AM_ERROR_CRITICAL_PRIORITY_ERR15_MASK            0x00008000
#define SAND_HAL_MA_AM_ERROR_CRITICAL_PRIORITY_ERR15_SHIFT           15
#define SAND_HAL_MA_AM_ERROR_CRITICAL_PRIORITY_ERR15_MSB             15
#define SAND_HAL_MA_AM_ERROR_CRITICAL_PRIORITY_ERR15_LSB             15
#define SAND_HAL_MA_AM_ERROR_CRITICAL_PRIORITY_ERR15_TYPE            (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_AM_ERROR_CRITICAL_PRIORITY_ERR15_DEFAULT         0x00000000
#define SAND_HAL_MA_AM_ERROR_CRITICAL_PRIORITY_ERR14_MASK            0x00004000
#define SAND_HAL_MA_AM_ERROR_CRITICAL_PRIORITY_ERR14_SHIFT           14
#define SAND_HAL_MA_AM_ERROR_CRITICAL_PRIORITY_ERR14_MSB             14
#define SAND_HAL_MA_AM_ERROR_CRITICAL_PRIORITY_ERR14_LSB             14
#define SAND_HAL_MA_AM_ERROR_CRITICAL_PRIORITY_ERR14_TYPE            (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_AM_ERROR_CRITICAL_PRIORITY_ERR14_DEFAULT         0x00000000
#define SAND_HAL_MA_AM_ERROR_CRITICAL_PRIORITY_ERR13_MASK            0x00002000
#define SAND_HAL_MA_AM_ERROR_CRITICAL_PRIORITY_ERR13_SHIFT           13
#define SAND_HAL_MA_AM_ERROR_CRITICAL_PRIORITY_ERR13_MSB             13
#define SAND_HAL_MA_AM_ERROR_CRITICAL_PRIORITY_ERR13_LSB             13
#define SAND_HAL_MA_AM_ERROR_CRITICAL_PRIORITY_ERR13_TYPE            (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_AM_ERROR_CRITICAL_PRIORITY_ERR13_DEFAULT         0x00000000
#define SAND_HAL_MA_AM_ERROR_CRITICAL_PRIORITY_ERR12_MASK            0x00001000
#define SAND_HAL_MA_AM_ERROR_CRITICAL_PRIORITY_ERR12_SHIFT           12
#define SAND_HAL_MA_AM_ERROR_CRITICAL_PRIORITY_ERR12_MSB             12
#define SAND_HAL_MA_AM_ERROR_CRITICAL_PRIORITY_ERR12_LSB             12
#define SAND_HAL_MA_AM_ERROR_CRITICAL_PRIORITY_ERR12_TYPE            (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_AM_ERROR_CRITICAL_PRIORITY_ERR12_DEFAULT         0x00000000
#define SAND_HAL_MA_AM_ERROR_CRITICAL_PRIORITY_ERR11_MASK            0x00000800
#define SAND_HAL_MA_AM_ERROR_CRITICAL_PRIORITY_ERR11_SHIFT           11
#define SAND_HAL_MA_AM_ERROR_CRITICAL_PRIORITY_ERR11_MSB             11
#define SAND_HAL_MA_AM_ERROR_CRITICAL_PRIORITY_ERR11_LSB             11
#define SAND_HAL_MA_AM_ERROR_CRITICAL_PRIORITY_ERR11_TYPE            (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_AM_ERROR_CRITICAL_PRIORITY_ERR11_DEFAULT         0x00000000
#define SAND_HAL_MA_AM_ERROR_CRITICAL_PRIORITY_ERR10_MASK            0x00000400
#define SAND_HAL_MA_AM_ERROR_CRITICAL_PRIORITY_ERR10_SHIFT           10
#define SAND_HAL_MA_AM_ERROR_CRITICAL_PRIORITY_ERR10_MSB             10
#define SAND_HAL_MA_AM_ERROR_CRITICAL_PRIORITY_ERR10_LSB             10
#define SAND_HAL_MA_AM_ERROR_CRITICAL_PRIORITY_ERR10_TYPE            (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_AM_ERROR_CRITICAL_PRIORITY_ERR10_DEFAULT         0x00000000
#define SAND_HAL_MA_AM_ERROR_CRITICAL_PRIORITY_ERR9_MASK             0x00000200
#define SAND_HAL_MA_AM_ERROR_CRITICAL_PRIORITY_ERR9_SHIFT            9
#define SAND_HAL_MA_AM_ERROR_CRITICAL_PRIORITY_ERR9_MSB              9
#define SAND_HAL_MA_AM_ERROR_CRITICAL_PRIORITY_ERR9_LSB              9
#define SAND_HAL_MA_AM_ERROR_CRITICAL_PRIORITY_ERR9_TYPE             (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_AM_ERROR_CRITICAL_PRIORITY_ERR9_DEFAULT          0x00000000
#define SAND_HAL_MA_AM_ERROR_CRITICAL_PRIORITY_ERR8_MASK             0x00000100
#define SAND_HAL_MA_AM_ERROR_CRITICAL_PRIORITY_ERR8_SHIFT            8
#define SAND_HAL_MA_AM_ERROR_CRITICAL_PRIORITY_ERR8_MSB              8
#define SAND_HAL_MA_AM_ERROR_CRITICAL_PRIORITY_ERR8_LSB              8
#define SAND_HAL_MA_AM_ERROR_CRITICAL_PRIORITY_ERR8_TYPE             (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_AM_ERROR_CRITICAL_PRIORITY_ERR8_DEFAULT          0x00000000
#define SAND_HAL_MA_AM_ERROR_CRITICAL_PRIORITY_ERR7_MASK             0x00000080
#define SAND_HAL_MA_AM_ERROR_CRITICAL_PRIORITY_ERR7_SHIFT            7
#define SAND_HAL_MA_AM_ERROR_CRITICAL_PRIORITY_ERR7_MSB              7
#define SAND_HAL_MA_AM_ERROR_CRITICAL_PRIORITY_ERR7_LSB              7
#define SAND_HAL_MA_AM_ERROR_CRITICAL_PRIORITY_ERR7_TYPE             (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_AM_ERROR_CRITICAL_PRIORITY_ERR7_DEFAULT          0x00000000
#define SAND_HAL_MA_AM_ERROR_CRITICAL_PRIORITY_ERR6_MASK             0x00000040
#define SAND_HAL_MA_AM_ERROR_CRITICAL_PRIORITY_ERR6_SHIFT            6
#define SAND_HAL_MA_AM_ERROR_CRITICAL_PRIORITY_ERR6_MSB              6
#define SAND_HAL_MA_AM_ERROR_CRITICAL_PRIORITY_ERR6_LSB              6
#define SAND_HAL_MA_AM_ERROR_CRITICAL_PRIORITY_ERR6_TYPE             (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_AM_ERROR_CRITICAL_PRIORITY_ERR6_DEFAULT          0x00000000
#define SAND_HAL_MA_AM_ERROR_CRITICAL_PRIORITY_ERR5_MASK             0x00000020
#define SAND_HAL_MA_AM_ERROR_CRITICAL_PRIORITY_ERR5_SHIFT            5
#define SAND_HAL_MA_AM_ERROR_CRITICAL_PRIORITY_ERR5_MSB              5
#define SAND_HAL_MA_AM_ERROR_CRITICAL_PRIORITY_ERR5_LSB              5
#define SAND_HAL_MA_AM_ERROR_CRITICAL_PRIORITY_ERR5_TYPE             (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_AM_ERROR_CRITICAL_PRIORITY_ERR5_DEFAULT          0x00000000
#define SAND_HAL_MA_AM_ERROR_CRITICAL_PRIORITY_ERR4_MASK             0x00000010
#define SAND_HAL_MA_AM_ERROR_CRITICAL_PRIORITY_ERR4_SHIFT            4
#define SAND_HAL_MA_AM_ERROR_CRITICAL_PRIORITY_ERR4_MSB              4
#define SAND_HAL_MA_AM_ERROR_CRITICAL_PRIORITY_ERR4_LSB              4
#define SAND_HAL_MA_AM_ERROR_CRITICAL_PRIORITY_ERR4_TYPE             (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_AM_ERROR_CRITICAL_PRIORITY_ERR4_DEFAULT          0x00000000
#define SAND_HAL_MA_AM_ERROR_CRITICAL_PRIORITY_ERR3_MASK             0x00000008
#define SAND_HAL_MA_AM_ERROR_CRITICAL_PRIORITY_ERR3_SHIFT            3
#define SAND_HAL_MA_AM_ERROR_CRITICAL_PRIORITY_ERR3_MSB              3
#define SAND_HAL_MA_AM_ERROR_CRITICAL_PRIORITY_ERR3_LSB              3
#define SAND_HAL_MA_AM_ERROR_CRITICAL_PRIORITY_ERR3_TYPE             (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_AM_ERROR_CRITICAL_PRIORITY_ERR3_DEFAULT          0x00000000
#define SAND_HAL_MA_AM_ERROR_CRITICAL_PRIORITY_ERR2_MASK             0x00000004
#define SAND_HAL_MA_AM_ERROR_CRITICAL_PRIORITY_ERR2_SHIFT            2
#define SAND_HAL_MA_AM_ERROR_CRITICAL_PRIORITY_ERR2_MSB              2
#define SAND_HAL_MA_AM_ERROR_CRITICAL_PRIORITY_ERR2_LSB              2
#define SAND_HAL_MA_AM_ERROR_CRITICAL_PRIORITY_ERR2_TYPE             (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_AM_ERROR_CRITICAL_PRIORITY_ERR2_DEFAULT          0x00000000
#define SAND_HAL_MA_AM_ERROR_CRITICAL_PRIORITY_ERR1_MASK             0x00000002
#define SAND_HAL_MA_AM_ERROR_CRITICAL_PRIORITY_ERR1_SHIFT            1
#define SAND_HAL_MA_AM_ERROR_CRITICAL_PRIORITY_ERR1_MSB              1
#define SAND_HAL_MA_AM_ERROR_CRITICAL_PRIORITY_ERR1_LSB              1
#define SAND_HAL_MA_AM_ERROR_CRITICAL_PRIORITY_ERR1_TYPE             (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_AM_ERROR_CRITICAL_PRIORITY_ERR1_DEFAULT          0x00000000
#define SAND_HAL_MA_AM_ERROR_CRITICAL_PRIORITY_ERR0_MASK             0x00000001
#define SAND_HAL_MA_AM_ERROR_CRITICAL_PRIORITY_ERR0_SHIFT            0
#define SAND_HAL_MA_AM_ERROR_CRITICAL_PRIORITY_ERR0_MSB              0
#define SAND_HAL_MA_AM_ERROR_CRITICAL_PRIORITY_ERR0_LSB              0
#define SAND_HAL_MA_AM_ERROR_CRITICAL_PRIORITY_ERR0_TYPE             (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_AM_ERROR_CRITICAL_PRIORITY_ERR0_DEFAULT          0x00000000

/* field level defines for Device: MA  Register: XB_ERROR */
#define SAND_HAL_MA_XB_ERROR_PORT_FIFO_OVERFLOW15_MASK               0x80000000
#define SAND_HAL_MA_XB_ERROR_PORT_FIFO_OVERFLOW15_SHIFT              31
#define SAND_HAL_MA_XB_ERROR_PORT_FIFO_OVERFLOW15_MSB                31
#define SAND_HAL_MA_XB_ERROR_PORT_FIFO_OVERFLOW15_LSB                31
#define SAND_HAL_MA_XB_ERROR_PORT_FIFO_OVERFLOW15_TYPE               (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_XB_ERROR_PORT_FIFO_OVERFLOW15_DEFAULT            0x00000000
#define SAND_HAL_MA_XB_ERROR_PORT_FIFO_OVERFLOW14_MASK               0x40000000
#define SAND_HAL_MA_XB_ERROR_PORT_FIFO_OVERFLOW14_SHIFT              30
#define SAND_HAL_MA_XB_ERROR_PORT_FIFO_OVERFLOW14_MSB                30
#define SAND_HAL_MA_XB_ERROR_PORT_FIFO_OVERFLOW14_LSB                30
#define SAND_HAL_MA_XB_ERROR_PORT_FIFO_OVERFLOW14_TYPE               (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_XB_ERROR_PORT_FIFO_OVERFLOW14_DEFAULT            0x00000000
#define SAND_HAL_MA_XB_ERROR_PORT_FIFO_OVERFLOW13_MASK               0x20000000
#define SAND_HAL_MA_XB_ERROR_PORT_FIFO_OVERFLOW13_SHIFT              29
#define SAND_HAL_MA_XB_ERROR_PORT_FIFO_OVERFLOW13_MSB                29
#define SAND_HAL_MA_XB_ERROR_PORT_FIFO_OVERFLOW13_LSB                29
#define SAND_HAL_MA_XB_ERROR_PORT_FIFO_OVERFLOW13_TYPE               (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_XB_ERROR_PORT_FIFO_OVERFLOW13_DEFAULT            0x00000000
#define SAND_HAL_MA_XB_ERROR_PORT_FIFO_OVERFLOW12_MASK               0x10000000
#define SAND_HAL_MA_XB_ERROR_PORT_FIFO_OVERFLOW12_SHIFT              28
#define SAND_HAL_MA_XB_ERROR_PORT_FIFO_OVERFLOW12_MSB                28
#define SAND_HAL_MA_XB_ERROR_PORT_FIFO_OVERFLOW12_LSB                28
#define SAND_HAL_MA_XB_ERROR_PORT_FIFO_OVERFLOW12_TYPE               (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_XB_ERROR_PORT_FIFO_OVERFLOW12_DEFAULT            0x00000000
#define SAND_HAL_MA_XB_ERROR_PORT_FIFO_OVERFLOW11_MASK               0x08000000
#define SAND_HAL_MA_XB_ERROR_PORT_FIFO_OVERFLOW11_SHIFT              27
#define SAND_HAL_MA_XB_ERROR_PORT_FIFO_OVERFLOW11_MSB                27
#define SAND_HAL_MA_XB_ERROR_PORT_FIFO_OVERFLOW11_LSB                27
#define SAND_HAL_MA_XB_ERROR_PORT_FIFO_OVERFLOW11_TYPE               (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_XB_ERROR_PORT_FIFO_OVERFLOW11_DEFAULT            0x00000000
#define SAND_HAL_MA_XB_ERROR_PORT_FIFO_OVERFLOW10_MASK               0x04000000
#define SAND_HAL_MA_XB_ERROR_PORT_FIFO_OVERFLOW10_SHIFT              26
#define SAND_HAL_MA_XB_ERROR_PORT_FIFO_OVERFLOW10_MSB                26
#define SAND_HAL_MA_XB_ERROR_PORT_FIFO_OVERFLOW10_LSB                26
#define SAND_HAL_MA_XB_ERROR_PORT_FIFO_OVERFLOW10_TYPE               (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_XB_ERROR_PORT_FIFO_OVERFLOW10_DEFAULT            0x00000000
#define SAND_HAL_MA_XB_ERROR_PORT_FIFO_OVERFLOW9_MASK                0x02000000
#define SAND_HAL_MA_XB_ERROR_PORT_FIFO_OVERFLOW9_SHIFT               25
#define SAND_HAL_MA_XB_ERROR_PORT_FIFO_OVERFLOW9_MSB                 25
#define SAND_HAL_MA_XB_ERROR_PORT_FIFO_OVERFLOW9_LSB                 25
#define SAND_HAL_MA_XB_ERROR_PORT_FIFO_OVERFLOW9_TYPE                (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_XB_ERROR_PORT_FIFO_OVERFLOW9_DEFAULT             0x00000000
#define SAND_HAL_MA_XB_ERROR_PORT_FIFO_OVERFLOW8_MASK                0x01000000
#define SAND_HAL_MA_XB_ERROR_PORT_FIFO_OVERFLOW8_SHIFT               24
#define SAND_HAL_MA_XB_ERROR_PORT_FIFO_OVERFLOW8_MSB                 24
#define SAND_HAL_MA_XB_ERROR_PORT_FIFO_OVERFLOW8_LSB                 24
#define SAND_HAL_MA_XB_ERROR_PORT_FIFO_OVERFLOW8_TYPE                (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_XB_ERROR_PORT_FIFO_OVERFLOW8_DEFAULT             0x00000000
#define SAND_HAL_MA_XB_ERROR_PORT_FIFO_OVERFLOW7_MASK                0x00800000
#define SAND_HAL_MA_XB_ERROR_PORT_FIFO_OVERFLOW7_SHIFT               23
#define SAND_HAL_MA_XB_ERROR_PORT_FIFO_OVERFLOW7_MSB                 23
#define SAND_HAL_MA_XB_ERROR_PORT_FIFO_OVERFLOW7_LSB                 23
#define SAND_HAL_MA_XB_ERROR_PORT_FIFO_OVERFLOW7_TYPE                (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_XB_ERROR_PORT_FIFO_OVERFLOW7_DEFAULT             0x00000000
#define SAND_HAL_MA_XB_ERROR_PORT_FIFO_OVERFLOW6_MASK                0x00400000
#define SAND_HAL_MA_XB_ERROR_PORT_FIFO_OVERFLOW6_SHIFT               22
#define SAND_HAL_MA_XB_ERROR_PORT_FIFO_OVERFLOW6_MSB                 22
#define SAND_HAL_MA_XB_ERROR_PORT_FIFO_OVERFLOW6_LSB                 22
#define SAND_HAL_MA_XB_ERROR_PORT_FIFO_OVERFLOW6_TYPE                (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_XB_ERROR_PORT_FIFO_OVERFLOW6_DEFAULT             0x00000000
#define SAND_HAL_MA_XB_ERROR_PORT_FIFO_OVERFLOW5_MASK                0x00200000
#define SAND_HAL_MA_XB_ERROR_PORT_FIFO_OVERFLOW5_SHIFT               21
#define SAND_HAL_MA_XB_ERROR_PORT_FIFO_OVERFLOW5_MSB                 21
#define SAND_HAL_MA_XB_ERROR_PORT_FIFO_OVERFLOW5_LSB                 21
#define SAND_HAL_MA_XB_ERROR_PORT_FIFO_OVERFLOW5_TYPE                (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_XB_ERROR_PORT_FIFO_OVERFLOW5_DEFAULT             0x00000000
#define SAND_HAL_MA_XB_ERROR_PORT_FIFO_OVERFLOW4_MASK                0x00100000
#define SAND_HAL_MA_XB_ERROR_PORT_FIFO_OVERFLOW4_SHIFT               20
#define SAND_HAL_MA_XB_ERROR_PORT_FIFO_OVERFLOW4_MSB                 20
#define SAND_HAL_MA_XB_ERROR_PORT_FIFO_OVERFLOW4_LSB                 20
#define SAND_HAL_MA_XB_ERROR_PORT_FIFO_OVERFLOW4_TYPE                (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_XB_ERROR_PORT_FIFO_OVERFLOW4_DEFAULT             0x00000000
#define SAND_HAL_MA_XB_ERROR_PORT_FIFO_OVERFLOW3_MASK                0x00080000
#define SAND_HAL_MA_XB_ERROR_PORT_FIFO_OVERFLOW3_SHIFT               19
#define SAND_HAL_MA_XB_ERROR_PORT_FIFO_OVERFLOW3_MSB                 19
#define SAND_HAL_MA_XB_ERROR_PORT_FIFO_OVERFLOW3_LSB                 19
#define SAND_HAL_MA_XB_ERROR_PORT_FIFO_OVERFLOW3_TYPE                (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_XB_ERROR_PORT_FIFO_OVERFLOW3_DEFAULT             0x00000000
#define SAND_HAL_MA_XB_ERROR_PORT_FIFO_OVERFLOW2_MASK                0x00040000
#define SAND_HAL_MA_XB_ERROR_PORT_FIFO_OVERFLOW2_SHIFT               18
#define SAND_HAL_MA_XB_ERROR_PORT_FIFO_OVERFLOW2_MSB                 18
#define SAND_HAL_MA_XB_ERROR_PORT_FIFO_OVERFLOW2_LSB                 18
#define SAND_HAL_MA_XB_ERROR_PORT_FIFO_OVERFLOW2_TYPE                (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_XB_ERROR_PORT_FIFO_OVERFLOW2_DEFAULT             0x00000000
#define SAND_HAL_MA_XB_ERROR_PORT_FIFO_OVERFLOW1_MASK                0x00020000
#define SAND_HAL_MA_XB_ERROR_PORT_FIFO_OVERFLOW1_SHIFT               17
#define SAND_HAL_MA_XB_ERROR_PORT_FIFO_OVERFLOW1_MSB                 17
#define SAND_HAL_MA_XB_ERROR_PORT_FIFO_OVERFLOW1_LSB                 17
#define SAND_HAL_MA_XB_ERROR_PORT_FIFO_OVERFLOW1_TYPE                (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_XB_ERROR_PORT_FIFO_OVERFLOW1_DEFAULT             0x00000000
#define SAND_HAL_MA_XB_ERROR_PORT_FIFO_OVERFLOW0_MASK                0x00010000
#define SAND_HAL_MA_XB_ERROR_PORT_FIFO_OVERFLOW0_SHIFT               16
#define SAND_HAL_MA_XB_ERROR_PORT_FIFO_OVERFLOW0_MSB                 16
#define SAND_HAL_MA_XB_ERROR_PORT_FIFO_OVERFLOW0_LSB                 16
#define SAND_HAL_MA_XB_ERROR_PORT_FIFO_OVERFLOW0_TYPE                (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_XB_ERROR_PORT_FIFO_OVERFLOW0_DEFAULT             0x00000000
#define SAND_HAL_MA_XB_ERROR_IPRT_MISSED_SOT15_MASK                  0x00008000
#define SAND_HAL_MA_XB_ERROR_IPRT_MISSED_SOT15_SHIFT                 15
#define SAND_HAL_MA_XB_ERROR_IPRT_MISSED_SOT15_MSB                   15
#define SAND_HAL_MA_XB_ERROR_IPRT_MISSED_SOT15_LSB                   15
#define SAND_HAL_MA_XB_ERROR_IPRT_MISSED_SOT15_TYPE                  (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_XB_ERROR_IPRT_MISSED_SOT15_DEFAULT               0x00000000
#define SAND_HAL_MA_XB_ERROR_IPRT_MISSED_SOT14_MASK                  0x00004000
#define SAND_HAL_MA_XB_ERROR_IPRT_MISSED_SOT14_SHIFT                 14
#define SAND_HAL_MA_XB_ERROR_IPRT_MISSED_SOT14_MSB                   14
#define SAND_HAL_MA_XB_ERROR_IPRT_MISSED_SOT14_LSB                   14
#define SAND_HAL_MA_XB_ERROR_IPRT_MISSED_SOT14_TYPE                  (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_XB_ERROR_IPRT_MISSED_SOT14_DEFAULT               0x00000000
#define SAND_HAL_MA_XB_ERROR_IPRT_MISSED_SOT13_MASK                  0x00002000
#define SAND_HAL_MA_XB_ERROR_IPRT_MISSED_SOT13_SHIFT                 13
#define SAND_HAL_MA_XB_ERROR_IPRT_MISSED_SOT13_MSB                   13
#define SAND_HAL_MA_XB_ERROR_IPRT_MISSED_SOT13_LSB                   13
#define SAND_HAL_MA_XB_ERROR_IPRT_MISSED_SOT13_TYPE                  (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_XB_ERROR_IPRT_MISSED_SOT13_DEFAULT               0x00000000
#define SAND_HAL_MA_XB_ERROR_IPRT_MISSED_SOT12_MASK                  0x00001000
#define SAND_HAL_MA_XB_ERROR_IPRT_MISSED_SOT12_SHIFT                 12
#define SAND_HAL_MA_XB_ERROR_IPRT_MISSED_SOT12_MSB                   12
#define SAND_HAL_MA_XB_ERROR_IPRT_MISSED_SOT12_LSB                   12
#define SAND_HAL_MA_XB_ERROR_IPRT_MISSED_SOT12_TYPE                  (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_XB_ERROR_IPRT_MISSED_SOT12_DEFAULT               0x00000000
#define SAND_HAL_MA_XB_ERROR_IPRT_MISSED_SOT11_MASK                  0x00000800
#define SAND_HAL_MA_XB_ERROR_IPRT_MISSED_SOT11_SHIFT                 11
#define SAND_HAL_MA_XB_ERROR_IPRT_MISSED_SOT11_MSB                   11
#define SAND_HAL_MA_XB_ERROR_IPRT_MISSED_SOT11_LSB                   11
#define SAND_HAL_MA_XB_ERROR_IPRT_MISSED_SOT11_TYPE                  (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_XB_ERROR_IPRT_MISSED_SOT11_DEFAULT               0x00000000
#define SAND_HAL_MA_XB_ERROR_IPRT_MISSED_SOT10_MASK                  0x00000400
#define SAND_HAL_MA_XB_ERROR_IPRT_MISSED_SOT10_SHIFT                 10
#define SAND_HAL_MA_XB_ERROR_IPRT_MISSED_SOT10_MSB                   10
#define SAND_HAL_MA_XB_ERROR_IPRT_MISSED_SOT10_LSB                   10
#define SAND_HAL_MA_XB_ERROR_IPRT_MISSED_SOT10_TYPE                  (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_XB_ERROR_IPRT_MISSED_SOT10_DEFAULT               0x00000000
#define SAND_HAL_MA_XB_ERROR_IPRT_MISSED_SOT9_MASK                   0x00000200
#define SAND_HAL_MA_XB_ERROR_IPRT_MISSED_SOT9_SHIFT                  9
#define SAND_HAL_MA_XB_ERROR_IPRT_MISSED_SOT9_MSB                    9
#define SAND_HAL_MA_XB_ERROR_IPRT_MISSED_SOT9_LSB                    9
#define SAND_HAL_MA_XB_ERROR_IPRT_MISSED_SOT9_TYPE                   (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_XB_ERROR_IPRT_MISSED_SOT9_DEFAULT                0x00000000
#define SAND_HAL_MA_XB_ERROR_IPRT_MISSED_SOT8_MASK                   0x00000100
#define SAND_HAL_MA_XB_ERROR_IPRT_MISSED_SOT8_SHIFT                  8
#define SAND_HAL_MA_XB_ERROR_IPRT_MISSED_SOT8_MSB                    8
#define SAND_HAL_MA_XB_ERROR_IPRT_MISSED_SOT8_LSB                    8
#define SAND_HAL_MA_XB_ERROR_IPRT_MISSED_SOT8_TYPE                   (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_XB_ERROR_IPRT_MISSED_SOT8_DEFAULT                0x00000000
#define SAND_HAL_MA_XB_ERROR_IPRT_MISSED_SOT7_MASK                   0x00000080
#define SAND_HAL_MA_XB_ERROR_IPRT_MISSED_SOT7_SHIFT                  7
#define SAND_HAL_MA_XB_ERROR_IPRT_MISSED_SOT7_MSB                    7
#define SAND_HAL_MA_XB_ERROR_IPRT_MISSED_SOT7_LSB                    7
#define SAND_HAL_MA_XB_ERROR_IPRT_MISSED_SOT7_TYPE                   (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_XB_ERROR_IPRT_MISSED_SOT7_DEFAULT                0x00000000
#define SAND_HAL_MA_XB_ERROR_IPRT_MISSED_SOT6_MASK                   0x00000040
#define SAND_HAL_MA_XB_ERROR_IPRT_MISSED_SOT6_SHIFT                  6
#define SAND_HAL_MA_XB_ERROR_IPRT_MISSED_SOT6_MSB                    6
#define SAND_HAL_MA_XB_ERROR_IPRT_MISSED_SOT6_LSB                    6
#define SAND_HAL_MA_XB_ERROR_IPRT_MISSED_SOT6_TYPE                   (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_XB_ERROR_IPRT_MISSED_SOT6_DEFAULT                0x00000000
#define SAND_HAL_MA_XB_ERROR_IPRT_MISSED_SOT5_MASK                   0x00000020
#define SAND_HAL_MA_XB_ERROR_IPRT_MISSED_SOT5_SHIFT                  5
#define SAND_HAL_MA_XB_ERROR_IPRT_MISSED_SOT5_MSB                    5
#define SAND_HAL_MA_XB_ERROR_IPRT_MISSED_SOT5_LSB                    5
#define SAND_HAL_MA_XB_ERROR_IPRT_MISSED_SOT5_TYPE                   (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_XB_ERROR_IPRT_MISSED_SOT5_DEFAULT                0x00000000
#define SAND_HAL_MA_XB_ERROR_IPRT_MISSED_SOT4_MASK                   0x00000010
#define SAND_HAL_MA_XB_ERROR_IPRT_MISSED_SOT4_SHIFT                  4
#define SAND_HAL_MA_XB_ERROR_IPRT_MISSED_SOT4_MSB                    4
#define SAND_HAL_MA_XB_ERROR_IPRT_MISSED_SOT4_LSB                    4
#define SAND_HAL_MA_XB_ERROR_IPRT_MISSED_SOT4_TYPE                   (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_XB_ERROR_IPRT_MISSED_SOT4_DEFAULT                0x00000000
#define SAND_HAL_MA_XB_ERROR_IPRT_MISSED_SOT3_MASK                   0x00000008
#define SAND_HAL_MA_XB_ERROR_IPRT_MISSED_SOT3_SHIFT                  3
#define SAND_HAL_MA_XB_ERROR_IPRT_MISSED_SOT3_MSB                    3
#define SAND_HAL_MA_XB_ERROR_IPRT_MISSED_SOT3_LSB                    3
#define SAND_HAL_MA_XB_ERROR_IPRT_MISSED_SOT3_TYPE                   (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_XB_ERROR_IPRT_MISSED_SOT3_DEFAULT                0x00000000
#define SAND_HAL_MA_XB_ERROR_IPRT_MISSED_SOT2_MASK                   0x00000004
#define SAND_HAL_MA_XB_ERROR_IPRT_MISSED_SOT2_SHIFT                  2
#define SAND_HAL_MA_XB_ERROR_IPRT_MISSED_SOT2_MSB                    2
#define SAND_HAL_MA_XB_ERROR_IPRT_MISSED_SOT2_LSB                    2
#define SAND_HAL_MA_XB_ERROR_IPRT_MISSED_SOT2_TYPE                   (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_XB_ERROR_IPRT_MISSED_SOT2_DEFAULT                0x00000000
#define SAND_HAL_MA_XB_ERROR_IPRT_MISSED_SOT1_MASK                   0x00000002
#define SAND_HAL_MA_XB_ERROR_IPRT_MISSED_SOT1_SHIFT                  1
#define SAND_HAL_MA_XB_ERROR_IPRT_MISSED_SOT1_MSB                    1
#define SAND_HAL_MA_XB_ERROR_IPRT_MISSED_SOT1_LSB                    1
#define SAND_HAL_MA_XB_ERROR_IPRT_MISSED_SOT1_TYPE                   (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_XB_ERROR_IPRT_MISSED_SOT1_DEFAULT                0x00000000
#define SAND_HAL_MA_XB_ERROR_IPRT_MISSED_SOT0_MASK                   0x00000001
#define SAND_HAL_MA_XB_ERROR_IPRT_MISSED_SOT0_SHIFT                  0
#define SAND_HAL_MA_XB_ERROR_IPRT_MISSED_SOT0_MSB                    0
#define SAND_HAL_MA_XB_ERROR_IPRT_MISSED_SOT0_LSB                    0
#define SAND_HAL_MA_XB_ERROR_IPRT_MISSED_SOT0_TYPE                   (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_XB_ERROR_IPRT_MISSED_SOT0_DEFAULT                0x00000000

/* field level defines for Device: MA  Register: AM_ERROR_MASK */
#define SAND_HAL_MA_AM_ERROR_MASK_AUTO_QE_DIS_EVENT_DISINT_MASK      0x00040000
#define SAND_HAL_MA_AM_ERROR_MASK_AUTO_QE_DIS_EVENT_DISINT_SHIFT     18
#define SAND_HAL_MA_AM_ERROR_MASK_AUTO_QE_DIS_EVENT_DISINT_MSB       18
#define SAND_HAL_MA_AM_ERROR_MASK_AUTO_QE_DIS_EVENT_DISINT_LSB       18
#define SAND_HAL_MA_AM_ERROR_MASK_AUTO_QE_DIS_EVENT_DISINT_TYPE      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_AM_ERROR_MASK_AUTO_QE_DIS_EVENT_DISINT_DEFAULT   0x00000000
#define SAND_HAL_MA_AM_ERROR_MASK_AUTO_DIS_EVENT_DISINT_MASK         0x00020000
#define SAND_HAL_MA_AM_ERROR_MASK_AUTO_DIS_EVENT_DISINT_SHIFT        17
#define SAND_HAL_MA_AM_ERROR_MASK_AUTO_DIS_EVENT_DISINT_MSB          17
#define SAND_HAL_MA_AM_ERROR_MASK_AUTO_DIS_EVENT_DISINT_LSB          17
#define SAND_HAL_MA_AM_ERROR_MASK_AUTO_DIS_EVENT_DISINT_TYPE         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_AM_ERROR_MASK_AUTO_DIS_EVENT_DISINT_DEFAULT      0x00000000
#define SAND_HAL_MA_AM_ERROR_MASK_AUTO_SWITCHOVER_EVENT_DISINT_MASK  0x00010000
#define SAND_HAL_MA_AM_ERROR_MASK_AUTO_SWITCHOVER_EVENT_DISINT_SHIFT 16
#define SAND_HAL_MA_AM_ERROR_MASK_AUTO_SWITCHOVER_EVENT_DISINT_MSB   16
#define SAND_HAL_MA_AM_ERROR_MASK_AUTO_SWITCHOVER_EVENT_DISINT_LSB   16
#define SAND_HAL_MA_AM_ERROR_MASK_AUTO_SWITCHOVER_EVENT_DISINT_TYPE  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_AM_ERROR_MASK_AUTO_SWITCHOVER_EVENT_DISINT_DEFAULT 0x00000000
#define SAND_HAL_MA_AM_ERROR_MASK_CRITICAL_PRIORITY_ERR15_DISINT_MASK 0x00008000
#define SAND_HAL_MA_AM_ERROR_MASK_CRITICAL_PRIORITY_ERR15_DISINT_SHIFT 15
#define SAND_HAL_MA_AM_ERROR_MASK_CRITICAL_PRIORITY_ERR15_DISINT_MSB 15
#define SAND_HAL_MA_AM_ERROR_MASK_CRITICAL_PRIORITY_ERR15_DISINT_LSB 15
#define SAND_HAL_MA_AM_ERROR_MASK_CRITICAL_PRIORITY_ERR15_DISINT_TYPE (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_AM_ERROR_MASK_CRITICAL_PRIORITY_ERR15_DISINT_DEFAULT 0x00000000
#define SAND_HAL_MA_AM_ERROR_MASK_CRITICAL_PRIORITY_ERR14_DISINT_MASK 0x00004000
#define SAND_HAL_MA_AM_ERROR_MASK_CRITICAL_PRIORITY_ERR14_DISINT_SHIFT 14
#define SAND_HAL_MA_AM_ERROR_MASK_CRITICAL_PRIORITY_ERR14_DISINT_MSB 14
#define SAND_HAL_MA_AM_ERROR_MASK_CRITICAL_PRIORITY_ERR14_DISINT_LSB 14
#define SAND_HAL_MA_AM_ERROR_MASK_CRITICAL_PRIORITY_ERR14_DISINT_TYPE (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_AM_ERROR_MASK_CRITICAL_PRIORITY_ERR14_DISINT_DEFAULT 0x00000000
#define SAND_HAL_MA_AM_ERROR_MASK_CRITICAL_PRIORITY_ERR13_DISINT_MASK 0x00002000
#define SAND_HAL_MA_AM_ERROR_MASK_CRITICAL_PRIORITY_ERR13_DISINT_SHIFT 13
#define SAND_HAL_MA_AM_ERROR_MASK_CRITICAL_PRIORITY_ERR13_DISINT_MSB 13
#define SAND_HAL_MA_AM_ERROR_MASK_CRITICAL_PRIORITY_ERR13_DISINT_LSB 13
#define SAND_HAL_MA_AM_ERROR_MASK_CRITICAL_PRIORITY_ERR13_DISINT_TYPE (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_AM_ERROR_MASK_CRITICAL_PRIORITY_ERR13_DISINT_DEFAULT 0x00000000
#define SAND_HAL_MA_AM_ERROR_MASK_CRITICAL_PRIORITY_ERR12_DISINT_MASK 0x00001000
#define SAND_HAL_MA_AM_ERROR_MASK_CRITICAL_PRIORITY_ERR12_DISINT_SHIFT 12
#define SAND_HAL_MA_AM_ERROR_MASK_CRITICAL_PRIORITY_ERR12_DISINT_MSB 12
#define SAND_HAL_MA_AM_ERROR_MASK_CRITICAL_PRIORITY_ERR12_DISINT_LSB 12
#define SAND_HAL_MA_AM_ERROR_MASK_CRITICAL_PRIORITY_ERR12_DISINT_TYPE (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_AM_ERROR_MASK_CRITICAL_PRIORITY_ERR12_DISINT_DEFAULT 0x00000000
#define SAND_HAL_MA_AM_ERROR_MASK_CRITICAL_PRIORITY_ERR11_DISINT_MASK 0x00000800
#define SAND_HAL_MA_AM_ERROR_MASK_CRITICAL_PRIORITY_ERR11_DISINT_SHIFT 11
#define SAND_HAL_MA_AM_ERROR_MASK_CRITICAL_PRIORITY_ERR11_DISINT_MSB 11
#define SAND_HAL_MA_AM_ERROR_MASK_CRITICAL_PRIORITY_ERR11_DISINT_LSB 11
#define SAND_HAL_MA_AM_ERROR_MASK_CRITICAL_PRIORITY_ERR11_DISINT_TYPE (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_AM_ERROR_MASK_CRITICAL_PRIORITY_ERR11_DISINT_DEFAULT 0x00000000
#define SAND_HAL_MA_AM_ERROR_MASK_CRITICAL_PRIORITY_ERR10_DISINT_MASK 0x00000400
#define SAND_HAL_MA_AM_ERROR_MASK_CRITICAL_PRIORITY_ERR10_DISINT_SHIFT 10
#define SAND_HAL_MA_AM_ERROR_MASK_CRITICAL_PRIORITY_ERR10_DISINT_MSB 10
#define SAND_HAL_MA_AM_ERROR_MASK_CRITICAL_PRIORITY_ERR10_DISINT_LSB 10
#define SAND_HAL_MA_AM_ERROR_MASK_CRITICAL_PRIORITY_ERR10_DISINT_TYPE (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_AM_ERROR_MASK_CRITICAL_PRIORITY_ERR10_DISINT_DEFAULT 0x00000000
#define SAND_HAL_MA_AM_ERROR_MASK_CRITICAL_PRIORITY_ERR9_DISINT_MASK 0x00000200
#define SAND_HAL_MA_AM_ERROR_MASK_CRITICAL_PRIORITY_ERR9_DISINT_SHIFT 9
#define SAND_HAL_MA_AM_ERROR_MASK_CRITICAL_PRIORITY_ERR9_DISINT_MSB  9
#define SAND_HAL_MA_AM_ERROR_MASK_CRITICAL_PRIORITY_ERR9_DISINT_LSB  9
#define SAND_HAL_MA_AM_ERROR_MASK_CRITICAL_PRIORITY_ERR9_DISINT_TYPE (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_AM_ERROR_MASK_CRITICAL_PRIORITY_ERR9_DISINT_DEFAULT 0x00000000
#define SAND_HAL_MA_AM_ERROR_MASK_CRITICAL_PRIORITY_ERR8_DISINT_MASK 0x00000100
#define SAND_HAL_MA_AM_ERROR_MASK_CRITICAL_PRIORITY_ERR8_DISINT_SHIFT 8
#define SAND_HAL_MA_AM_ERROR_MASK_CRITICAL_PRIORITY_ERR8_DISINT_MSB  8
#define SAND_HAL_MA_AM_ERROR_MASK_CRITICAL_PRIORITY_ERR8_DISINT_LSB  8
#define SAND_HAL_MA_AM_ERROR_MASK_CRITICAL_PRIORITY_ERR8_DISINT_TYPE (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_AM_ERROR_MASK_CRITICAL_PRIORITY_ERR8_DISINT_DEFAULT 0x00000000
#define SAND_HAL_MA_AM_ERROR_MASK_CRITICAL_PRIORITY_ERR7_DISINT_MASK 0x00000080
#define SAND_HAL_MA_AM_ERROR_MASK_CRITICAL_PRIORITY_ERR7_DISINT_SHIFT 7
#define SAND_HAL_MA_AM_ERROR_MASK_CRITICAL_PRIORITY_ERR7_DISINT_MSB  7
#define SAND_HAL_MA_AM_ERROR_MASK_CRITICAL_PRIORITY_ERR7_DISINT_LSB  7
#define SAND_HAL_MA_AM_ERROR_MASK_CRITICAL_PRIORITY_ERR7_DISINT_TYPE (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_AM_ERROR_MASK_CRITICAL_PRIORITY_ERR7_DISINT_DEFAULT 0x00000000
#define SAND_HAL_MA_AM_ERROR_MASK_CRITICAL_PRIORITY_ERR6_DISINT_MASK 0x00000040
#define SAND_HAL_MA_AM_ERROR_MASK_CRITICAL_PRIORITY_ERR6_DISINT_SHIFT 6
#define SAND_HAL_MA_AM_ERROR_MASK_CRITICAL_PRIORITY_ERR6_DISINT_MSB  6
#define SAND_HAL_MA_AM_ERROR_MASK_CRITICAL_PRIORITY_ERR6_DISINT_LSB  6
#define SAND_HAL_MA_AM_ERROR_MASK_CRITICAL_PRIORITY_ERR6_DISINT_TYPE (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_AM_ERROR_MASK_CRITICAL_PRIORITY_ERR6_DISINT_DEFAULT 0x00000000
#define SAND_HAL_MA_AM_ERROR_MASK_CRITICAL_PRIORITY_ERR5_DISINT_MASK 0x00000020
#define SAND_HAL_MA_AM_ERROR_MASK_CRITICAL_PRIORITY_ERR5_DISINT_SHIFT 5
#define SAND_HAL_MA_AM_ERROR_MASK_CRITICAL_PRIORITY_ERR5_DISINT_MSB  5
#define SAND_HAL_MA_AM_ERROR_MASK_CRITICAL_PRIORITY_ERR5_DISINT_LSB  5
#define SAND_HAL_MA_AM_ERROR_MASK_CRITICAL_PRIORITY_ERR5_DISINT_TYPE (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_AM_ERROR_MASK_CRITICAL_PRIORITY_ERR5_DISINT_DEFAULT 0x00000000
#define SAND_HAL_MA_AM_ERROR_MASK_CRITICAL_PRIORITY_ERR4_DISINT_MASK 0x00000010
#define SAND_HAL_MA_AM_ERROR_MASK_CRITICAL_PRIORITY_ERR4_DISINT_SHIFT 4
#define SAND_HAL_MA_AM_ERROR_MASK_CRITICAL_PRIORITY_ERR4_DISINT_MSB  4
#define SAND_HAL_MA_AM_ERROR_MASK_CRITICAL_PRIORITY_ERR4_DISINT_LSB  4
#define SAND_HAL_MA_AM_ERROR_MASK_CRITICAL_PRIORITY_ERR4_DISINT_TYPE (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_AM_ERROR_MASK_CRITICAL_PRIORITY_ERR4_DISINT_DEFAULT 0x00000000
#define SAND_HAL_MA_AM_ERROR_MASK_CRITICAL_PRIORITY_ERR3_DISINT_MASK 0x00000008
#define SAND_HAL_MA_AM_ERROR_MASK_CRITICAL_PRIORITY_ERR3_DISINT_SHIFT 3
#define SAND_HAL_MA_AM_ERROR_MASK_CRITICAL_PRIORITY_ERR3_DISINT_MSB  3
#define SAND_HAL_MA_AM_ERROR_MASK_CRITICAL_PRIORITY_ERR3_DISINT_LSB  3
#define SAND_HAL_MA_AM_ERROR_MASK_CRITICAL_PRIORITY_ERR3_DISINT_TYPE (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_AM_ERROR_MASK_CRITICAL_PRIORITY_ERR3_DISINT_DEFAULT 0x00000000
#define SAND_HAL_MA_AM_ERROR_MASK_CRITICAL_PRIORITY_ERR2_DISINT_MASK 0x00000004
#define SAND_HAL_MA_AM_ERROR_MASK_CRITICAL_PRIORITY_ERR2_DISINT_SHIFT 2
#define SAND_HAL_MA_AM_ERROR_MASK_CRITICAL_PRIORITY_ERR2_DISINT_MSB  2
#define SAND_HAL_MA_AM_ERROR_MASK_CRITICAL_PRIORITY_ERR2_DISINT_LSB  2
#define SAND_HAL_MA_AM_ERROR_MASK_CRITICAL_PRIORITY_ERR2_DISINT_TYPE (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_AM_ERROR_MASK_CRITICAL_PRIORITY_ERR2_DISINT_DEFAULT 0x00000000
#define SAND_HAL_MA_AM_ERROR_MASK_CRITICAL_PRIORITY_ERR1_DISINT_MASK 0x00000002
#define SAND_HAL_MA_AM_ERROR_MASK_CRITICAL_PRIORITY_ERR1_DISINT_SHIFT 1
#define SAND_HAL_MA_AM_ERROR_MASK_CRITICAL_PRIORITY_ERR1_DISINT_MSB  1
#define SAND_HAL_MA_AM_ERROR_MASK_CRITICAL_PRIORITY_ERR1_DISINT_LSB  1
#define SAND_HAL_MA_AM_ERROR_MASK_CRITICAL_PRIORITY_ERR1_DISINT_TYPE (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_AM_ERROR_MASK_CRITICAL_PRIORITY_ERR1_DISINT_DEFAULT 0x00000000
#define SAND_HAL_MA_AM_ERROR_MASK_CRITICAL_PRIORITY_ERR0_DISINT_MASK 0x00000001
#define SAND_HAL_MA_AM_ERROR_MASK_CRITICAL_PRIORITY_ERR0_DISINT_SHIFT 0
#define SAND_HAL_MA_AM_ERROR_MASK_CRITICAL_PRIORITY_ERR0_DISINT_MSB  0
#define SAND_HAL_MA_AM_ERROR_MASK_CRITICAL_PRIORITY_ERR0_DISINT_LSB  0
#define SAND_HAL_MA_AM_ERROR_MASK_CRITICAL_PRIORITY_ERR0_DISINT_TYPE (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_AM_ERROR_MASK_CRITICAL_PRIORITY_ERR0_DISINT_DEFAULT 0x00000000

/* field level defines for Device: MA  Register: XB_ERROR_MASK */
#define SAND_HAL_MA_XB_ERROR_MASK_PORT_FIFO_OVERFLOW15_DISINT_MASK   0x80000000
#define SAND_HAL_MA_XB_ERROR_MASK_PORT_FIFO_OVERFLOW15_DISINT_SHIFT  31
#define SAND_HAL_MA_XB_ERROR_MASK_PORT_FIFO_OVERFLOW15_DISINT_MSB    31
#define SAND_HAL_MA_XB_ERROR_MASK_PORT_FIFO_OVERFLOW15_DISINT_LSB    31
#define SAND_HAL_MA_XB_ERROR_MASK_PORT_FIFO_OVERFLOW15_DISINT_TYPE   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_XB_ERROR_MASK_PORT_FIFO_OVERFLOW15_DISINT_DEFAULT 0x00000000
#define SAND_HAL_MA_XB_ERROR_MASK_PORT_FIFO_OVERFLOW14_DISINT_MASK   0x40000000
#define SAND_HAL_MA_XB_ERROR_MASK_PORT_FIFO_OVERFLOW14_DISINT_SHIFT  30
#define SAND_HAL_MA_XB_ERROR_MASK_PORT_FIFO_OVERFLOW14_DISINT_MSB    30
#define SAND_HAL_MA_XB_ERROR_MASK_PORT_FIFO_OVERFLOW14_DISINT_LSB    30
#define SAND_HAL_MA_XB_ERROR_MASK_PORT_FIFO_OVERFLOW14_DISINT_TYPE   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_XB_ERROR_MASK_PORT_FIFO_OVERFLOW14_DISINT_DEFAULT 0x00000000
#define SAND_HAL_MA_XB_ERROR_MASK_PORT_FIFO_OVERFLOW13_DISINT_MASK   0x20000000
#define SAND_HAL_MA_XB_ERROR_MASK_PORT_FIFO_OVERFLOW13_DISINT_SHIFT  29
#define SAND_HAL_MA_XB_ERROR_MASK_PORT_FIFO_OVERFLOW13_DISINT_MSB    29
#define SAND_HAL_MA_XB_ERROR_MASK_PORT_FIFO_OVERFLOW13_DISINT_LSB    29
#define SAND_HAL_MA_XB_ERROR_MASK_PORT_FIFO_OVERFLOW13_DISINT_TYPE   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_XB_ERROR_MASK_PORT_FIFO_OVERFLOW13_DISINT_DEFAULT 0x00000000
#define SAND_HAL_MA_XB_ERROR_MASK_PORT_FIFO_OVERFLOW12_DISINT_MASK   0x10000000
#define SAND_HAL_MA_XB_ERROR_MASK_PORT_FIFO_OVERFLOW12_DISINT_SHIFT  28
#define SAND_HAL_MA_XB_ERROR_MASK_PORT_FIFO_OVERFLOW12_DISINT_MSB    28
#define SAND_HAL_MA_XB_ERROR_MASK_PORT_FIFO_OVERFLOW12_DISINT_LSB    28
#define SAND_HAL_MA_XB_ERROR_MASK_PORT_FIFO_OVERFLOW12_DISINT_TYPE   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_XB_ERROR_MASK_PORT_FIFO_OVERFLOW12_DISINT_DEFAULT 0x00000000
#define SAND_HAL_MA_XB_ERROR_MASK_PORT_FIFO_OVERFLOW11_DISINT_MASK   0x08000000
#define SAND_HAL_MA_XB_ERROR_MASK_PORT_FIFO_OVERFLOW11_DISINT_SHIFT  27
#define SAND_HAL_MA_XB_ERROR_MASK_PORT_FIFO_OVERFLOW11_DISINT_MSB    27
#define SAND_HAL_MA_XB_ERROR_MASK_PORT_FIFO_OVERFLOW11_DISINT_LSB    27
#define SAND_HAL_MA_XB_ERROR_MASK_PORT_FIFO_OVERFLOW11_DISINT_TYPE   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_XB_ERROR_MASK_PORT_FIFO_OVERFLOW11_DISINT_DEFAULT 0x00000000
#define SAND_HAL_MA_XB_ERROR_MASK_PORT_FIFO_OVERFLOW10_DISINT_MASK   0x04000000
#define SAND_HAL_MA_XB_ERROR_MASK_PORT_FIFO_OVERFLOW10_DISINT_SHIFT  26
#define SAND_HAL_MA_XB_ERROR_MASK_PORT_FIFO_OVERFLOW10_DISINT_MSB    26
#define SAND_HAL_MA_XB_ERROR_MASK_PORT_FIFO_OVERFLOW10_DISINT_LSB    26
#define SAND_HAL_MA_XB_ERROR_MASK_PORT_FIFO_OVERFLOW10_DISINT_TYPE   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_XB_ERROR_MASK_PORT_FIFO_OVERFLOW10_DISINT_DEFAULT 0x00000000
#define SAND_HAL_MA_XB_ERROR_MASK_PORT_FIFO_OVERFLOW9_DISINT_MASK    0x02000000
#define SAND_HAL_MA_XB_ERROR_MASK_PORT_FIFO_OVERFLOW9_DISINT_SHIFT   25
#define SAND_HAL_MA_XB_ERROR_MASK_PORT_FIFO_OVERFLOW9_DISINT_MSB     25
#define SAND_HAL_MA_XB_ERROR_MASK_PORT_FIFO_OVERFLOW9_DISINT_LSB     25
#define SAND_HAL_MA_XB_ERROR_MASK_PORT_FIFO_OVERFLOW9_DISINT_TYPE    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_XB_ERROR_MASK_PORT_FIFO_OVERFLOW9_DISINT_DEFAULT 0x00000000
#define SAND_HAL_MA_XB_ERROR_MASK_PORT_FIFO_OVERFLOW8_DISINT_MASK    0x01000000
#define SAND_HAL_MA_XB_ERROR_MASK_PORT_FIFO_OVERFLOW8_DISINT_SHIFT   24
#define SAND_HAL_MA_XB_ERROR_MASK_PORT_FIFO_OVERFLOW8_DISINT_MSB     24
#define SAND_HAL_MA_XB_ERROR_MASK_PORT_FIFO_OVERFLOW8_DISINT_LSB     24
#define SAND_HAL_MA_XB_ERROR_MASK_PORT_FIFO_OVERFLOW8_DISINT_TYPE    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_XB_ERROR_MASK_PORT_FIFO_OVERFLOW8_DISINT_DEFAULT 0x00000000
#define SAND_HAL_MA_XB_ERROR_MASK_PORT_FIFO_OVERFLOW7_DISINT_MASK    0x00800000
#define SAND_HAL_MA_XB_ERROR_MASK_PORT_FIFO_OVERFLOW7_DISINT_SHIFT   23
#define SAND_HAL_MA_XB_ERROR_MASK_PORT_FIFO_OVERFLOW7_DISINT_MSB     23
#define SAND_HAL_MA_XB_ERROR_MASK_PORT_FIFO_OVERFLOW7_DISINT_LSB     23
#define SAND_HAL_MA_XB_ERROR_MASK_PORT_FIFO_OVERFLOW7_DISINT_TYPE    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_XB_ERROR_MASK_PORT_FIFO_OVERFLOW7_DISINT_DEFAULT 0x00000000
#define SAND_HAL_MA_XB_ERROR_MASK_PORT_FIFO_OVERFLOW6_DISINT_MASK    0x00400000
#define SAND_HAL_MA_XB_ERROR_MASK_PORT_FIFO_OVERFLOW6_DISINT_SHIFT   22
#define SAND_HAL_MA_XB_ERROR_MASK_PORT_FIFO_OVERFLOW6_DISINT_MSB     22
#define SAND_HAL_MA_XB_ERROR_MASK_PORT_FIFO_OVERFLOW6_DISINT_LSB     22
#define SAND_HAL_MA_XB_ERROR_MASK_PORT_FIFO_OVERFLOW6_DISINT_TYPE    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_XB_ERROR_MASK_PORT_FIFO_OVERFLOW6_DISINT_DEFAULT 0x00000000
#define SAND_HAL_MA_XB_ERROR_MASK_PORT_FIFO_OVERFLOW5_DISINT_MASK    0x00200000
#define SAND_HAL_MA_XB_ERROR_MASK_PORT_FIFO_OVERFLOW5_DISINT_SHIFT   21
#define SAND_HAL_MA_XB_ERROR_MASK_PORT_FIFO_OVERFLOW5_DISINT_MSB     21
#define SAND_HAL_MA_XB_ERROR_MASK_PORT_FIFO_OVERFLOW5_DISINT_LSB     21
#define SAND_HAL_MA_XB_ERROR_MASK_PORT_FIFO_OVERFLOW5_DISINT_TYPE    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_XB_ERROR_MASK_PORT_FIFO_OVERFLOW5_DISINT_DEFAULT 0x00000000
#define SAND_HAL_MA_XB_ERROR_MASK_PORT_FIFO_OVERFLOW4_DISINT_MASK    0x00100000
#define SAND_HAL_MA_XB_ERROR_MASK_PORT_FIFO_OVERFLOW4_DISINT_SHIFT   20
#define SAND_HAL_MA_XB_ERROR_MASK_PORT_FIFO_OVERFLOW4_DISINT_MSB     20
#define SAND_HAL_MA_XB_ERROR_MASK_PORT_FIFO_OVERFLOW4_DISINT_LSB     20
#define SAND_HAL_MA_XB_ERROR_MASK_PORT_FIFO_OVERFLOW4_DISINT_TYPE    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_XB_ERROR_MASK_PORT_FIFO_OVERFLOW4_DISINT_DEFAULT 0x00000000
#define SAND_HAL_MA_XB_ERROR_MASK_PORT_FIFO_OVERFLOW3_DISINT_MASK    0x00080000
#define SAND_HAL_MA_XB_ERROR_MASK_PORT_FIFO_OVERFLOW3_DISINT_SHIFT   19
#define SAND_HAL_MA_XB_ERROR_MASK_PORT_FIFO_OVERFLOW3_DISINT_MSB     19
#define SAND_HAL_MA_XB_ERROR_MASK_PORT_FIFO_OVERFLOW3_DISINT_LSB     19
#define SAND_HAL_MA_XB_ERROR_MASK_PORT_FIFO_OVERFLOW3_DISINT_TYPE    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_XB_ERROR_MASK_PORT_FIFO_OVERFLOW3_DISINT_DEFAULT 0x00000000
#define SAND_HAL_MA_XB_ERROR_MASK_PORT_FIFO_OVERFLOW2_DISINT_MASK    0x00040000
#define SAND_HAL_MA_XB_ERROR_MASK_PORT_FIFO_OVERFLOW2_DISINT_SHIFT   18
#define SAND_HAL_MA_XB_ERROR_MASK_PORT_FIFO_OVERFLOW2_DISINT_MSB     18
#define SAND_HAL_MA_XB_ERROR_MASK_PORT_FIFO_OVERFLOW2_DISINT_LSB     18
#define SAND_HAL_MA_XB_ERROR_MASK_PORT_FIFO_OVERFLOW2_DISINT_TYPE    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_XB_ERROR_MASK_PORT_FIFO_OVERFLOW2_DISINT_DEFAULT 0x00000000
#define SAND_HAL_MA_XB_ERROR_MASK_PORT_FIFO_OVERFLOW1_DISINT_MASK    0x00020000
#define SAND_HAL_MA_XB_ERROR_MASK_PORT_FIFO_OVERFLOW1_DISINT_SHIFT   17
#define SAND_HAL_MA_XB_ERROR_MASK_PORT_FIFO_OVERFLOW1_DISINT_MSB     17
#define SAND_HAL_MA_XB_ERROR_MASK_PORT_FIFO_OVERFLOW1_DISINT_LSB     17
#define SAND_HAL_MA_XB_ERROR_MASK_PORT_FIFO_OVERFLOW1_DISINT_TYPE    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_XB_ERROR_MASK_PORT_FIFO_OVERFLOW1_DISINT_DEFAULT 0x00000000
#define SAND_HAL_MA_XB_ERROR_MASK_PORT_FIFO_OVERFLOW0_DISINT_MASK    0x00010000
#define SAND_HAL_MA_XB_ERROR_MASK_PORT_FIFO_OVERFLOW0_DISINT_SHIFT   16
#define SAND_HAL_MA_XB_ERROR_MASK_PORT_FIFO_OVERFLOW0_DISINT_MSB     16
#define SAND_HAL_MA_XB_ERROR_MASK_PORT_FIFO_OVERFLOW0_DISINT_LSB     16
#define SAND_HAL_MA_XB_ERROR_MASK_PORT_FIFO_OVERFLOW0_DISINT_TYPE    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_XB_ERROR_MASK_PORT_FIFO_OVERFLOW0_DISINT_DEFAULT 0x00000000
#define SAND_HAL_MA_XB_ERROR_MASK_IPRT_MISSED_SOT15_DISINT_MASK      0x00008000
#define SAND_HAL_MA_XB_ERROR_MASK_IPRT_MISSED_SOT15_DISINT_SHIFT     15
#define SAND_HAL_MA_XB_ERROR_MASK_IPRT_MISSED_SOT15_DISINT_MSB       15
#define SAND_HAL_MA_XB_ERROR_MASK_IPRT_MISSED_SOT15_DISINT_LSB       15
#define SAND_HAL_MA_XB_ERROR_MASK_IPRT_MISSED_SOT15_DISINT_TYPE      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_XB_ERROR_MASK_IPRT_MISSED_SOT15_DISINT_DEFAULT   0x00000000
#define SAND_HAL_MA_XB_ERROR_MASK_IPRT_MISSED_SOT14_DISINT_MASK      0x00004000
#define SAND_HAL_MA_XB_ERROR_MASK_IPRT_MISSED_SOT14_DISINT_SHIFT     14
#define SAND_HAL_MA_XB_ERROR_MASK_IPRT_MISSED_SOT14_DISINT_MSB       14
#define SAND_HAL_MA_XB_ERROR_MASK_IPRT_MISSED_SOT14_DISINT_LSB       14
#define SAND_HAL_MA_XB_ERROR_MASK_IPRT_MISSED_SOT14_DISINT_TYPE      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_XB_ERROR_MASK_IPRT_MISSED_SOT14_DISINT_DEFAULT   0x00000000
#define SAND_HAL_MA_XB_ERROR_MASK_IPRT_MISSED_SOT13_DISINT_MASK      0x00002000
#define SAND_HAL_MA_XB_ERROR_MASK_IPRT_MISSED_SOT13_DISINT_SHIFT     13
#define SAND_HAL_MA_XB_ERROR_MASK_IPRT_MISSED_SOT13_DISINT_MSB       13
#define SAND_HAL_MA_XB_ERROR_MASK_IPRT_MISSED_SOT13_DISINT_LSB       13
#define SAND_HAL_MA_XB_ERROR_MASK_IPRT_MISSED_SOT13_DISINT_TYPE      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_XB_ERROR_MASK_IPRT_MISSED_SOT13_DISINT_DEFAULT   0x00000000
#define SAND_HAL_MA_XB_ERROR_MASK_IPRT_MISSED_SOT12_DISINT_MASK      0x00001000
#define SAND_HAL_MA_XB_ERROR_MASK_IPRT_MISSED_SOT12_DISINT_SHIFT     12
#define SAND_HAL_MA_XB_ERROR_MASK_IPRT_MISSED_SOT12_DISINT_MSB       12
#define SAND_HAL_MA_XB_ERROR_MASK_IPRT_MISSED_SOT12_DISINT_LSB       12
#define SAND_HAL_MA_XB_ERROR_MASK_IPRT_MISSED_SOT12_DISINT_TYPE      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_XB_ERROR_MASK_IPRT_MISSED_SOT12_DISINT_DEFAULT   0x00000000
#define SAND_HAL_MA_XB_ERROR_MASK_IPRT_MISSED_SOT11_DISINT_MASK      0x00000800
#define SAND_HAL_MA_XB_ERROR_MASK_IPRT_MISSED_SOT11_DISINT_SHIFT     11
#define SAND_HAL_MA_XB_ERROR_MASK_IPRT_MISSED_SOT11_DISINT_MSB       11
#define SAND_HAL_MA_XB_ERROR_MASK_IPRT_MISSED_SOT11_DISINT_LSB       11
#define SAND_HAL_MA_XB_ERROR_MASK_IPRT_MISSED_SOT11_DISINT_TYPE      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_XB_ERROR_MASK_IPRT_MISSED_SOT11_DISINT_DEFAULT   0x00000000
#define SAND_HAL_MA_XB_ERROR_MASK_IPRT_MISSED_SOT10_DISINT_MASK      0x00000400
#define SAND_HAL_MA_XB_ERROR_MASK_IPRT_MISSED_SOT10_DISINT_SHIFT     10
#define SAND_HAL_MA_XB_ERROR_MASK_IPRT_MISSED_SOT10_DISINT_MSB       10
#define SAND_HAL_MA_XB_ERROR_MASK_IPRT_MISSED_SOT10_DISINT_LSB       10
#define SAND_HAL_MA_XB_ERROR_MASK_IPRT_MISSED_SOT10_DISINT_TYPE      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_XB_ERROR_MASK_IPRT_MISSED_SOT10_DISINT_DEFAULT   0x00000000
#define SAND_HAL_MA_XB_ERROR_MASK_IPRT_MISSED_SOT9_DISINT_MASK       0x00000200
#define SAND_HAL_MA_XB_ERROR_MASK_IPRT_MISSED_SOT9_DISINT_SHIFT      9
#define SAND_HAL_MA_XB_ERROR_MASK_IPRT_MISSED_SOT9_DISINT_MSB        9
#define SAND_HAL_MA_XB_ERROR_MASK_IPRT_MISSED_SOT9_DISINT_LSB        9
#define SAND_HAL_MA_XB_ERROR_MASK_IPRT_MISSED_SOT9_DISINT_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_XB_ERROR_MASK_IPRT_MISSED_SOT9_DISINT_DEFAULT    0x00000000
#define SAND_HAL_MA_XB_ERROR_MASK_IPRT_MISSED_SOT8_DISINT_MASK       0x00000100
#define SAND_HAL_MA_XB_ERROR_MASK_IPRT_MISSED_SOT8_DISINT_SHIFT      8
#define SAND_HAL_MA_XB_ERROR_MASK_IPRT_MISSED_SOT8_DISINT_MSB        8
#define SAND_HAL_MA_XB_ERROR_MASK_IPRT_MISSED_SOT8_DISINT_LSB        8
#define SAND_HAL_MA_XB_ERROR_MASK_IPRT_MISSED_SOT8_DISINT_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_XB_ERROR_MASK_IPRT_MISSED_SOT8_DISINT_DEFAULT    0x00000000
#define SAND_HAL_MA_XB_ERROR_MASK_IPRT_MISSED_SOT7_DISINT_MASK       0x00000080
#define SAND_HAL_MA_XB_ERROR_MASK_IPRT_MISSED_SOT7_DISINT_SHIFT      7
#define SAND_HAL_MA_XB_ERROR_MASK_IPRT_MISSED_SOT7_DISINT_MSB        7
#define SAND_HAL_MA_XB_ERROR_MASK_IPRT_MISSED_SOT7_DISINT_LSB        7
#define SAND_HAL_MA_XB_ERROR_MASK_IPRT_MISSED_SOT7_DISINT_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_XB_ERROR_MASK_IPRT_MISSED_SOT7_DISINT_DEFAULT    0x00000000
#define SAND_HAL_MA_XB_ERROR_MASK_IPRT_MISSED_SOT6_DISINT_MASK       0x00000040
#define SAND_HAL_MA_XB_ERROR_MASK_IPRT_MISSED_SOT6_DISINT_SHIFT      6
#define SAND_HAL_MA_XB_ERROR_MASK_IPRT_MISSED_SOT6_DISINT_MSB        6
#define SAND_HAL_MA_XB_ERROR_MASK_IPRT_MISSED_SOT6_DISINT_LSB        6
#define SAND_HAL_MA_XB_ERROR_MASK_IPRT_MISSED_SOT6_DISINT_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_XB_ERROR_MASK_IPRT_MISSED_SOT6_DISINT_DEFAULT    0x00000000
#define SAND_HAL_MA_XB_ERROR_MASK_IPRT_MISSED_SOT5_DISINT_MASK       0x00000020
#define SAND_HAL_MA_XB_ERROR_MASK_IPRT_MISSED_SOT5_DISINT_SHIFT      5
#define SAND_HAL_MA_XB_ERROR_MASK_IPRT_MISSED_SOT5_DISINT_MSB        5
#define SAND_HAL_MA_XB_ERROR_MASK_IPRT_MISSED_SOT5_DISINT_LSB        5
#define SAND_HAL_MA_XB_ERROR_MASK_IPRT_MISSED_SOT5_DISINT_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_XB_ERROR_MASK_IPRT_MISSED_SOT5_DISINT_DEFAULT    0x00000000
#define SAND_HAL_MA_XB_ERROR_MASK_IPRT_MISSED_SOT4_DISINT_MASK       0x00000010
#define SAND_HAL_MA_XB_ERROR_MASK_IPRT_MISSED_SOT4_DISINT_SHIFT      4
#define SAND_HAL_MA_XB_ERROR_MASK_IPRT_MISSED_SOT4_DISINT_MSB        4
#define SAND_HAL_MA_XB_ERROR_MASK_IPRT_MISSED_SOT4_DISINT_LSB        4
#define SAND_HAL_MA_XB_ERROR_MASK_IPRT_MISSED_SOT4_DISINT_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_XB_ERROR_MASK_IPRT_MISSED_SOT4_DISINT_DEFAULT    0x00000000
#define SAND_HAL_MA_XB_ERROR_MASK_IPRT_MISSED_SOT3_DISINT_MASK       0x00000008
#define SAND_HAL_MA_XB_ERROR_MASK_IPRT_MISSED_SOT3_DISINT_SHIFT      3
#define SAND_HAL_MA_XB_ERROR_MASK_IPRT_MISSED_SOT3_DISINT_MSB        3
#define SAND_HAL_MA_XB_ERROR_MASK_IPRT_MISSED_SOT3_DISINT_LSB        3
#define SAND_HAL_MA_XB_ERROR_MASK_IPRT_MISSED_SOT3_DISINT_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_XB_ERROR_MASK_IPRT_MISSED_SOT3_DISINT_DEFAULT    0x00000000
#define SAND_HAL_MA_XB_ERROR_MASK_IPRT_MISSED_SOT2_DISINT_MASK       0x00000004
#define SAND_HAL_MA_XB_ERROR_MASK_IPRT_MISSED_SOT2_DISINT_SHIFT      2
#define SAND_HAL_MA_XB_ERROR_MASK_IPRT_MISSED_SOT2_DISINT_MSB        2
#define SAND_HAL_MA_XB_ERROR_MASK_IPRT_MISSED_SOT2_DISINT_LSB        2
#define SAND_HAL_MA_XB_ERROR_MASK_IPRT_MISSED_SOT2_DISINT_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_XB_ERROR_MASK_IPRT_MISSED_SOT2_DISINT_DEFAULT    0x00000000
#define SAND_HAL_MA_XB_ERROR_MASK_IPRT_MISSED_SOT1_DISINT_MASK       0x00000002
#define SAND_HAL_MA_XB_ERROR_MASK_IPRT_MISSED_SOT1_DISINT_SHIFT      1
#define SAND_HAL_MA_XB_ERROR_MASK_IPRT_MISSED_SOT1_DISINT_MSB        1
#define SAND_HAL_MA_XB_ERROR_MASK_IPRT_MISSED_SOT1_DISINT_LSB        1
#define SAND_HAL_MA_XB_ERROR_MASK_IPRT_MISSED_SOT1_DISINT_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_XB_ERROR_MASK_IPRT_MISSED_SOT1_DISINT_DEFAULT    0x00000000
#define SAND_HAL_MA_XB_ERROR_MASK_IPRT_MISSED_SOT0_DISINT_MASK       0x00000001
#define SAND_HAL_MA_XB_ERROR_MASK_IPRT_MISSED_SOT0_DISINT_SHIFT      0
#define SAND_HAL_MA_XB_ERROR_MASK_IPRT_MISSED_SOT0_DISINT_MSB        0
#define SAND_HAL_MA_XB_ERROR_MASK_IPRT_MISSED_SOT0_DISINT_LSB        0
#define SAND_HAL_MA_XB_ERROR_MASK_IPRT_MISSED_SOT0_DISINT_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_XB_ERROR_MASK_IPRT_MISSED_SOT0_DISINT_DEFAULT    0x00000000

/* field level defines for Device: MA  Register: si0_error */
#define SAND_HAL_MA_SI0_ERROR_LOSS_OF_SYNC_EVENT_MASK                0x08000000
#define SAND_HAL_MA_SI0_ERROR_LOSS_OF_SYNC_EVENT_SHIFT               27
#define SAND_HAL_MA_SI0_ERROR_LOSS_OF_SYNC_EVENT_MSB                 27
#define SAND_HAL_MA_SI0_ERROR_LOSS_OF_SYNC_EVENT_LSB                 27
#define SAND_HAL_MA_SI0_ERROR_LOSS_OF_SYNC_EVENT_TYPE                (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI0_ERROR_LOSS_OF_SYNC_EVENT_DEFAULT             0x00000000
#define SAND_HAL_MA_SI0_ERROR_RXLOS_EVENT_MASK                       0x04000000
#define SAND_HAL_MA_SI0_ERROR_RXLOS_EVENT_SHIFT                      26
#define SAND_HAL_MA_SI0_ERROR_RXLOS_EVENT_MSB                        26
#define SAND_HAL_MA_SI0_ERROR_RXLOS_EVENT_LSB                        26
#define SAND_HAL_MA_SI0_ERROR_RXLOS_EVENT_TYPE                       (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI0_ERROR_RXLOS_EVENT_DEFAULT                    0x00000000
#define SAND_HAL_MA_SI0_ERROR_TX_FIFO_OVERFLOW_MASK                  0x02000000
#define SAND_HAL_MA_SI0_ERROR_TX_FIFO_OVERFLOW_SHIFT                 25
#define SAND_HAL_MA_SI0_ERROR_TX_FIFO_OVERFLOW_MSB                   25
#define SAND_HAL_MA_SI0_ERROR_TX_FIFO_OVERFLOW_LSB                   25
#define SAND_HAL_MA_SI0_ERROR_TX_FIFO_OVERFLOW_TYPE                  (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI0_ERROR_TX_FIFO_OVERFLOW_DEFAULT               0x00000000
#define SAND_HAL_MA_SI0_ERROR_RX_FIFO_OVERFLOW_MASK                  0x01000000
#define SAND_HAL_MA_SI0_ERROR_RX_FIFO_OVERFLOW_SHIFT                 24
#define SAND_HAL_MA_SI0_ERROR_RX_FIFO_OVERFLOW_MSB                   24
#define SAND_HAL_MA_SI0_ERROR_RX_FIFO_OVERFLOW_LSB                   24
#define SAND_HAL_MA_SI0_ERROR_RX_FIFO_OVERFLOW_TYPE                  (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI0_ERROR_RX_FIFO_OVERFLOW_DEFAULT               0x00000000
#define SAND_HAL_MA_SI0_ERROR_TA_ERR_CNT_MASK                        0x00ff0000
#define SAND_HAL_MA_SI0_ERROR_TA_ERR_CNT_SHIFT                       16
#define SAND_HAL_MA_SI0_ERROR_TA_ERR_CNT_MSB                         23
#define SAND_HAL_MA_SI0_ERROR_TA_ERR_CNT_LSB                         16
#define SAND_HAL_MA_SI0_ERROR_TA_ERR_CNT_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_SI0_ERROR_TA_ERR_CNT_DEFAULT                     0x00000000
#define SAND_HAL_MA_SI0_ERROR_BIP_ERR_CNT_MASK                       0x0000ff00
#define SAND_HAL_MA_SI0_ERROR_BIP_ERR_CNT_SHIFT                      8
#define SAND_HAL_MA_SI0_ERROR_BIP_ERR_CNT_MSB                        15
#define SAND_HAL_MA_SI0_ERROR_BIP_ERR_CNT_LSB                        8
#define SAND_HAL_MA_SI0_ERROR_BIP_ERR_CNT_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_SI0_ERROR_BIP_ERR_CNT_DEFAULT                    0x00000000
#define SAND_HAL_MA_SI0_ERROR_KERR_RECVD_ERR_CNT_MASK                0x000000ff
#define SAND_HAL_MA_SI0_ERROR_KERR_RECVD_ERR_CNT_SHIFT               0
#define SAND_HAL_MA_SI0_ERROR_KERR_RECVD_ERR_CNT_MSB                 7
#define SAND_HAL_MA_SI0_ERROR_KERR_RECVD_ERR_CNT_LSB                 0
#define SAND_HAL_MA_SI0_ERROR_KERR_RECVD_ERR_CNT_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_SI0_ERROR_KERR_RECVD_ERR_CNT_DEFAULT             0x00000000

/* field level defines for Device: MA  Register: si1_error */
#define SAND_HAL_MA_SI1_ERROR_LOSS_OF_SYNC_EVENT_MASK                0x08000000
#define SAND_HAL_MA_SI1_ERROR_LOSS_OF_SYNC_EVENT_SHIFT               27
#define SAND_HAL_MA_SI1_ERROR_LOSS_OF_SYNC_EVENT_MSB                 27
#define SAND_HAL_MA_SI1_ERROR_LOSS_OF_SYNC_EVENT_LSB                 27
#define SAND_HAL_MA_SI1_ERROR_LOSS_OF_SYNC_EVENT_TYPE                (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI1_ERROR_LOSS_OF_SYNC_EVENT_DEFAULT             0x00000000
#define SAND_HAL_MA_SI1_ERROR_RXLOS_EVENT_MASK                       0x04000000
#define SAND_HAL_MA_SI1_ERROR_RXLOS_EVENT_SHIFT                      26
#define SAND_HAL_MA_SI1_ERROR_RXLOS_EVENT_MSB                        26
#define SAND_HAL_MA_SI1_ERROR_RXLOS_EVENT_LSB                        26
#define SAND_HAL_MA_SI1_ERROR_RXLOS_EVENT_TYPE                       (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI1_ERROR_RXLOS_EVENT_DEFAULT                    0x00000000
#define SAND_HAL_MA_SI1_ERROR_TX_FIFO_OVERFLOW_MASK                  0x02000000
#define SAND_HAL_MA_SI1_ERROR_TX_FIFO_OVERFLOW_SHIFT                 25
#define SAND_HAL_MA_SI1_ERROR_TX_FIFO_OVERFLOW_MSB                   25
#define SAND_HAL_MA_SI1_ERROR_TX_FIFO_OVERFLOW_LSB                   25
#define SAND_HAL_MA_SI1_ERROR_TX_FIFO_OVERFLOW_TYPE                  (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI1_ERROR_TX_FIFO_OVERFLOW_DEFAULT               0x00000000
#define SAND_HAL_MA_SI1_ERROR_RX_FIFO_OVERFLOW_MASK                  0x01000000
#define SAND_HAL_MA_SI1_ERROR_RX_FIFO_OVERFLOW_SHIFT                 24
#define SAND_HAL_MA_SI1_ERROR_RX_FIFO_OVERFLOW_MSB                   24
#define SAND_HAL_MA_SI1_ERROR_RX_FIFO_OVERFLOW_LSB                   24
#define SAND_HAL_MA_SI1_ERROR_RX_FIFO_OVERFLOW_TYPE                  (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI1_ERROR_RX_FIFO_OVERFLOW_DEFAULT               0x00000000
#define SAND_HAL_MA_SI1_ERROR_TA_ERR_CNT_MASK                        0x00ff0000
#define SAND_HAL_MA_SI1_ERROR_TA_ERR_CNT_SHIFT                       16
#define SAND_HAL_MA_SI1_ERROR_TA_ERR_CNT_MSB                         23
#define SAND_HAL_MA_SI1_ERROR_TA_ERR_CNT_LSB                         16
#define SAND_HAL_MA_SI1_ERROR_TA_ERR_CNT_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_SI1_ERROR_TA_ERR_CNT_DEFAULT                     0x00000000
#define SAND_HAL_MA_SI1_ERROR_BIP_ERR_CNT_MASK                       0x0000ff00
#define SAND_HAL_MA_SI1_ERROR_BIP_ERR_CNT_SHIFT                      8
#define SAND_HAL_MA_SI1_ERROR_BIP_ERR_CNT_MSB                        15
#define SAND_HAL_MA_SI1_ERROR_BIP_ERR_CNT_LSB                        8
#define SAND_HAL_MA_SI1_ERROR_BIP_ERR_CNT_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_SI1_ERROR_BIP_ERR_CNT_DEFAULT                    0x00000000
#define SAND_HAL_MA_SI1_ERROR_KERR_RECVD_ERR_CNT_MASK                0x000000ff
#define SAND_HAL_MA_SI1_ERROR_KERR_RECVD_ERR_CNT_SHIFT               0
#define SAND_HAL_MA_SI1_ERROR_KERR_RECVD_ERR_CNT_MSB                 7
#define SAND_HAL_MA_SI1_ERROR_KERR_RECVD_ERR_CNT_LSB                 0
#define SAND_HAL_MA_SI1_ERROR_KERR_RECVD_ERR_CNT_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_SI1_ERROR_KERR_RECVD_ERR_CNT_DEFAULT             0x00000000

/* field level defines for Device: MA  Register: si2_error */
#define SAND_HAL_MA_SI2_ERROR_LOSS_OF_SYNC_EVENT_MASK                0x08000000
#define SAND_HAL_MA_SI2_ERROR_LOSS_OF_SYNC_EVENT_SHIFT               27
#define SAND_HAL_MA_SI2_ERROR_LOSS_OF_SYNC_EVENT_MSB                 27
#define SAND_HAL_MA_SI2_ERROR_LOSS_OF_SYNC_EVENT_LSB                 27
#define SAND_HAL_MA_SI2_ERROR_LOSS_OF_SYNC_EVENT_TYPE                (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI2_ERROR_LOSS_OF_SYNC_EVENT_DEFAULT             0x00000000
#define SAND_HAL_MA_SI2_ERROR_RXLOS_EVENT_MASK                       0x04000000
#define SAND_HAL_MA_SI2_ERROR_RXLOS_EVENT_SHIFT                      26
#define SAND_HAL_MA_SI2_ERROR_RXLOS_EVENT_MSB                        26
#define SAND_HAL_MA_SI2_ERROR_RXLOS_EVENT_LSB                        26
#define SAND_HAL_MA_SI2_ERROR_RXLOS_EVENT_TYPE                       (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI2_ERROR_RXLOS_EVENT_DEFAULT                    0x00000000
#define SAND_HAL_MA_SI2_ERROR_TX_FIFO_OVERFLOW_MASK                  0x02000000
#define SAND_HAL_MA_SI2_ERROR_TX_FIFO_OVERFLOW_SHIFT                 25
#define SAND_HAL_MA_SI2_ERROR_TX_FIFO_OVERFLOW_MSB                   25
#define SAND_HAL_MA_SI2_ERROR_TX_FIFO_OVERFLOW_LSB                   25
#define SAND_HAL_MA_SI2_ERROR_TX_FIFO_OVERFLOW_TYPE                  (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI2_ERROR_TX_FIFO_OVERFLOW_DEFAULT               0x00000000
#define SAND_HAL_MA_SI2_ERROR_RX_FIFO_OVERFLOW_MASK                  0x01000000
#define SAND_HAL_MA_SI2_ERROR_RX_FIFO_OVERFLOW_SHIFT                 24
#define SAND_HAL_MA_SI2_ERROR_RX_FIFO_OVERFLOW_MSB                   24
#define SAND_HAL_MA_SI2_ERROR_RX_FIFO_OVERFLOW_LSB                   24
#define SAND_HAL_MA_SI2_ERROR_RX_FIFO_OVERFLOW_TYPE                  (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI2_ERROR_RX_FIFO_OVERFLOW_DEFAULT               0x00000000
#define SAND_HAL_MA_SI2_ERROR_TA_ERR_CNT_MASK                        0x00ff0000
#define SAND_HAL_MA_SI2_ERROR_TA_ERR_CNT_SHIFT                       16
#define SAND_HAL_MA_SI2_ERROR_TA_ERR_CNT_MSB                         23
#define SAND_HAL_MA_SI2_ERROR_TA_ERR_CNT_LSB                         16
#define SAND_HAL_MA_SI2_ERROR_TA_ERR_CNT_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_SI2_ERROR_TA_ERR_CNT_DEFAULT                     0x00000000
#define SAND_HAL_MA_SI2_ERROR_BIP_ERR_CNT_MASK                       0x0000ff00
#define SAND_HAL_MA_SI2_ERROR_BIP_ERR_CNT_SHIFT                      8
#define SAND_HAL_MA_SI2_ERROR_BIP_ERR_CNT_MSB                        15
#define SAND_HAL_MA_SI2_ERROR_BIP_ERR_CNT_LSB                        8
#define SAND_HAL_MA_SI2_ERROR_BIP_ERR_CNT_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_SI2_ERROR_BIP_ERR_CNT_DEFAULT                    0x00000000
#define SAND_HAL_MA_SI2_ERROR_KERR_RECVD_ERR_CNT_MASK                0x000000ff
#define SAND_HAL_MA_SI2_ERROR_KERR_RECVD_ERR_CNT_SHIFT               0
#define SAND_HAL_MA_SI2_ERROR_KERR_RECVD_ERR_CNT_MSB                 7
#define SAND_HAL_MA_SI2_ERROR_KERR_RECVD_ERR_CNT_LSB                 0
#define SAND_HAL_MA_SI2_ERROR_KERR_RECVD_ERR_CNT_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_SI2_ERROR_KERR_RECVD_ERR_CNT_DEFAULT             0x00000000

/* field level defines for Device: MA  Register: si3_error */
#define SAND_HAL_MA_SI3_ERROR_LOSS_OF_SYNC_EVENT_MASK                0x08000000
#define SAND_HAL_MA_SI3_ERROR_LOSS_OF_SYNC_EVENT_SHIFT               27
#define SAND_HAL_MA_SI3_ERROR_LOSS_OF_SYNC_EVENT_MSB                 27
#define SAND_HAL_MA_SI3_ERROR_LOSS_OF_SYNC_EVENT_LSB                 27
#define SAND_HAL_MA_SI3_ERROR_LOSS_OF_SYNC_EVENT_TYPE                (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI3_ERROR_LOSS_OF_SYNC_EVENT_DEFAULT             0x00000000
#define SAND_HAL_MA_SI3_ERROR_RXLOS_EVENT_MASK                       0x04000000
#define SAND_HAL_MA_SI3_ERROR_RXLOS_EVENT_SHIFT                      26
#define SAND_HAL_MA_SI3_ERROR_RXLOS_EVENT_MSB                        26
#define SAND_HAL_MA_SI3_ERROR_RXLOS_EVENT_LSB                        26
#define SAND_HAL_MA_SI3_ERROR_RXLOS_EVENT_TYPE                       (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI3_ERROR_RXLOS_EVENT_DEFAULT                    0x00000000
#define SAND_HAL_MA_SI3_ERROR_TX_FIFO_OVERFLOW_MASK                  0x02000000
#define SAND_HAL_MA_SI3_ERROR_TX_FIFO_OVERFLOW_SHIFT                 25
#define SAND_HAL_MA_SI3_ERROR_TX_FIFO_OVERFLOW_MSB                   25
#define SAND_HAL_MA_SI3_ERROR_TX_FIFO_OVERFLOW_LSB                   25
#define SAND_HAL_MA_SI3_ERROR_TX_FIFO_OVERFLOW_TYPE                  (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI3_ERROR_TX_FIFO_OVERFLOW_DEFAULT               0x00000000
#define SAND_HAL_MA_SI3_ERROR_RX_FIFO_OVERFLOW_MASK                  0x01000000
#define SAND_HAL_MA_SI3_ERROR_RX_FIFO_OVERFLOW_SHIFT                 24
#define SAND_HAL_MA_SI3_ERROR_RX_FIFO_OVERFLOW_MSB                   24
#define SAND_HAL_MA_SI3_ERROR_RX_FIFO_OVERFLOW_LSB                   24
#define SAND_HAL_MA_SI3_ERROR_RX_FIFO_OVERFLOW_TYPE                  (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI3_ERROR_RX_FIFO_OVERFLOW_DEFAULT               0x00000000
#define SAND_HAL_MA_SI3_ERROR_TA_ERR_CNT_MASK                        0x00ff0000
#define SAND_HAL_MA_SI3_ERROR_TA_ERR_CNT_SHIFT                       16
#define SAND_HAL_MA_SI3_ERROR_TA_ERR_CNT_MSB                         23
#define SAND_HAL_MA_SI3_ERROR_TA_ERR_CNT_LSB                         16
#define SAND_HAL_MA_SI3_ERROR_TA_ERR_CNT_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_SI3_ERROR_TA_ERR_CNT_DEFAULT                     0x00000000
#define SAND_HAL_MA_SI3_ERROR_BIP_ERR_CNT_MASK                       0x0000ff00
#define SAND_HAL_MA_SI3_ERROR_BIP_ERR_CNT_SHIFT                      8
#define SAND_HAL_MA_SI3_ERROR_BIP_ERR_CNT_MSB                        15
#define SAND_HAL_MA_SI3_ERROR_BIP_ERR_CNT_LSB                        8
#define SAND_HAL_MA_SI3_ERROR_BIP_ERR_CNT_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_SI3_ERROR_BIP_ERR_CNT_DEFAULT                    0x00000000
#define SAND_HAL_MA_SI3_ERROR_KERR_RECVD_ERR_CNT_MASK                0x000000ff
#define SAND_HAL_MA_SI3_ERROR_KERR_RECVD_ERR_CNT_SHIFT               0
#define SAND_HAL_MA_SI3_ERROR_KERR_RECVD_ERR_CNT_MSB                 7
#define SAND_HAL_MA_SI3_ERROR_KERR_RECVD_ERR_CNT_LSB                 0
#define SAND_HAL_MA_SI3_ERROR_KERR_RECVD_ERR_CNT_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_SI3_ERROR_KERR_RECVD_ERR_CNT_DEFAULT             0x00000000

/* field level defines for Device: MA  Register: si4_error */
#define SAND_HAL_MA_SI4_ERROR_LOSS_OF_SYNC_EVENT_MASK                0x08000000
#define SAND_HAL_MA_SI4_ERROR_LOSS_OF_SYNC_EVENT_SHIFT               27
#define SAND_HAL_MA_SI4_ERROR_LOSS_OF_SYNC_EVENT_MSB                 27
#define SAND_HAL_MA_SI4_ERROR_LOSS_OF_SYNC_EVENT_LSB                 27
#define SAND_HAL_MA_SI4_ERROR_LOSS_OF_SYNC_EVENT_TYPE                (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI4_ERROR_LOSS_OF_SYNC_EVENT_DEFAULT             0x00000000
#define SAND_HAL_MA_SI4_ERROR_RXLOS_EVENT_MASK                       0x04000000
#define SAND_HAL_MA_SI4_ERROR_RXLOS_EVENT_SHIFT                      26
#define SAND_HAL_MA_SI4_ERROR_RXLOS_EVENT_MSB                        26
#define SAND_HAL_MA_SI4_ERROR_RXLOS_EVENT_LSB                        26
#define SAND_HAL_MA_SI4_ERROR_RXLOS_EVENT_TYPE                       (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI4_ERROR_RXLOS_EVENT_DEFAULT                    0x00000000
#define SAND_HAL_MA_SI4_ERROR_TX_FIFO_OVERFLOW_MASK                  0x02000000
#define SAND_HAL_MA_SI4_ERROR_TX_FIFO_OVERFLOW_SHIFT                 25
#define SAND_HAL_MA_SI4_ERROR_TX_FIFO_OVERFLOW_MSB                   25
#define SAND_HAL_MA_SI4_ERROR_TX_FIFO_OVERFLOW_LSB                   25
#define SAND_HAL_MA_SI4_ERROR_TX_FIFO_OVERFLOW_TYPE                  (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI4_ERROR_TX_FIFO_OVERFLOW_DEFAULT               0x00000000
#define SAND_HAL_MA_SI4_ERROR_RX_FIFO_OVERFLOW_MASK                  0x01000000
#define SAND_HAL_MA_SI4_ERROR_RX_FIFO_OVERFLOW_SHIFT                 24
#define SAND_HAL_MA_SI4_ERROR_RX_FIFO_OVERFLOW_MSB                   24
#define SAND_HAL_MA_SI4_ERROR_RX_FIFO_OVERFLOW_LSB                   24
#define SAND_HAL_MA_SI4_ERROR_RX_FIFO_OVERFLOW_TYPE                  (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI4_ERROR_RX_FIFO_OVERFLOW_DEFAULT               0x00000000
#define SAND_HAL_MA_SI4_ERROR_TA_ERR_CNT_MASK                        0x00ff0000
#define SAND_HAL_MA_SI4_ERROR_TA_ERR_CNT_SHIFT                       16
#define SAND_HAL_MA_SI4_ERROR_TA_ERR_CNT_MSB                         23
#define SAND_HAL_MA_SI4_ERROR_TA_ERR_CNT_LSB                         16
#define SAND_HAL_MA_SI4_ERROR_TA_ERR_CNT_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_SI4_ERROR_TA_ERR_CNT_DEFAULT                     0x00000000
#define SAND_HAL_MA_SI4_ERROR_BIP_ERR_CNT_MASK                       0x0000ff00
#define SAND_HAL_MA_SI4_ERROR_BIP_ERR_CNT_SHIFT                      8
#define SAND_HAL_MA_SI4_ERROR_BIP_ERR_CNT_MSB                        15
#define SAND_HAL_MA_SI4_ERROR_BIP_ERR_CNT_LSB                        8
#define SAND_HAL_MA_SI4_ERROR_BIP_ERR_CNT_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_SI4_ERROR_BIP_ERR_CNT_DEFAULT                    0x00000000
#define SAND_HAL_MA_SI4_ERROR_KERR_RECVD_ERR_CNT_MASK                0x000000ff
#define SAND_HAL_MA_SI4_ERROR_KERR_RECVD_ERR_CNT_SHIFT               0
#define SAND_HAL_MA_SI4_ERROR_KERR_RECVD_ERR_CNT_MSB                 7
#define SAND_HAL_MA_SI4_ERROR_KERR_RECVD_ERR_CNT_LSB                 0
#define SAND_HAL_MA_SI4_ERROR_KERR_RECVD_ERR_CNT_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_SI4_ERROR_KERR_RECVD_ERR_CNT_DEFAULT             0x00000000

/* field level defines for Device: MA  Register: si5_error */
#define SAND_HAL_MA_SI5_ERROR_LOSS_OF_SYNC_EVENT_MASK                0x08000000
#define SAND_HAL_MA_SI5_ERROR_LOSS_OF_SYNC_EVENT_SHIFT               27
#define SAND_HAL_MA_SI5_ERROR_LOSS_OF_SYNC_EVENT_MSB                 27
#define SAND_HAL_MA_SI5_ERROR_LOSS_OF_SYNC_EVENT_LSB                 27
#define SAND_HAL_MA_SI5_ERROR_LOSS_OF_SYNC_EVENT_TYPE                (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI5_ERROR_LOSS_OF_SYNC_EVENT_DEFAULT             0x00000000
#define SAND_HAL_MA_SI5_ERROR_RXLOS_EVENT_MASK                       0x04000000
#define SAND_HAL_MA_SI5_ERROR_RXLOS_EVENT_SHIFT                      26
#define SAND_HAL_MA_SI5_ERROR_RXLOS_EVENT_MSB                        26
#define SAND_HAL_MA_SI5_ERROR_RXLOS_EVENT_LSB                        26
#define SAND_HAL_MA_SI5_ERROR_RXLOS_EVENT_TYPE                       (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI5_ERROR_RXLOS_EVENT_DEFAULT                    0x00000000
#define SAND_HAL_MA_SI5_ERROR_TX_FIFO_OVERFLOW_MASK                  0x02000000
#define SAND_HAL_MA_SI5_ERROR_TX_FIFO_OVERFLOW_SHIFT                 25
#define SAND_HAL_MA_SI5_ERROR_TX_FIFO_OVERFLOW_MSB                   25
#define SAND_HAL_MA_SI5_ERROR_TX_FIFO_OVERFLOW_LSB                   25
#define SAND_HAL_MA_SI5_ERROR_TX_FIFO_OVERFLOW_TYPE                  (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI5_ERROR_TX_FIFO_OVERFLOW_DEFAULT               0x00000000
#define SAND_HAL_MA_SI5_ERROR_RX_FIFO_OVERFLOW_MASK                  0x01000000
#define SAND_HAL_MA_SI5_ERROR_RX_FIFO_OVERFLOW_SHIFT                 24
#define SAND_HAL_MA_SI5_ERROR_RX_FIFO_OVERFLOW_MSB                   24
#define SAND_HAL_MA_SI5_ERROR_RX_FIFO_OVERFLOW_LSB                   24
#define SAND_HAL_MA_SI5_ERROR_RX_FIFO_OVERFLOW_TYPE                  (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI5_ERROR_RX_FIFO_OVERFLOW_DEFAULT               0x00000000
#define SAND_HAL_MA_SI5_ERROR_TA_ERR_CNT_MASK                        0x00ff0000
#define SAND_HAL_MA_SI5_ERROR_TA_ERR_CNT_SHIFT                       16
#define SAND_HAL_MA_SI5_ERROR_TA_ERR_CNT_MSB                         23
#define SAND_HAL_MA_SI5_ERROR_TA_ERR_CNT_LSB                         16
#define SAND_HAL_MA_SI5_ERROR_TA_ERR_CNT_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_SI5_ERROR_TA_ERR_CNT_DEFAULT                     0x00000000
#define SAND_HAL_MA_SI5_ERROR_BIP_ERR_CNT_MASK                       0x0000ff00
#define SAND_HAL_MA_SI5_ERROR_BIP_ERR_CNT_SHIFT                      8
#define SAND_HAL_MA_SI5_ERROR_BIP_ERR_CNT_MSB                        15
#define SAND_HAL_MA_SI5_ERROR_BIP_ERR_CNT_LSB                        8
#define SAND_HAL_MA_SI5_ERROR_BIP_ERR_CNT_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_SI5_ERROR_BIP_ERR_CNT_DEFAULT                    0x00000000
#define SAND_HAL_MA_SI5_ERROR_KERR_RECVD_ERR_CNT_MASK                0x000000ff
#define SAND_HAL_MA_SI5_ERROR_KERR_RECVD_ERR_CNT_SHIFT               0
#define SAND_HAL_MA_SI5_ERROR_KERR_RECVD_ERR_CNT_MSB                 7
#define SAND_HAL_MA_SI5_ERROR_KERR_RECVD_ERR_CNT_LSB                 0
#define SAND_HAL_MA_SI5_ERROR_KERR_RECVD_ERR_CNT_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_SI5_ERROR_KERR_RECVD_ERR_CNT_DEFAULT             0x00000000

/* field level defines for Device: MA  Register: si6_error */
#define SAND_HAL_MA_SI6_ERROR_LOSS_OF_SYNC_EVENT_MASK                0x08000000
#define SAND_HAL_MA_SI6_ERROR_LOSS_OF_SYNC_EVENT_SHIFT               27
#define SAND_HAL_MA_SI6_ERROR_LOSS_OF_SYNC_EVENT_MSB                 27
#define SAND_HAL_MA_SI6_ERROR_LOSS_OF_SYNC_EVENT_LSB                 27
#define SAND_HAL_MA_SI6_ERROR_LOSS_OF_SYNC_EVENT_TYPE                (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI6_ERROR_LOSS_OF_SYNC_EVENT_DEFAULT             0x00000000
#define SAND_HAL_MA_SI6_ERROR_RXLOS_EVENT_MASK                       0x04000000
#define SAND_HAL_MA_SI6_ERROR_RXLOS_EVENT_SHIFT                      26
#define SAND_HAL_MA_SI6_ERROR_RXLOS_EVENT_MSB                        26
#define SAND_HAL_MA_SI6_ERROR_RXLOS_EVENT_LSB                        26
#define SAND_HAL_MA_SI6_ERROR_RXLOS_EVENT_TYPE                       (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI6_ERROR_RXLOS_EVENT_DEFAULT                    0x00000000
#define SAND_HAL_MA_SI6_ERROR_TX_FIFO_OVERFLOW_MASK                  0x02000000
#define SAND_HAL_MA_SI6_ERROR_TX_FIFO_OVERFLOW_SHIFT                 25
#define SAND_HAL_MA_SI6_ERROR_TX_FIFO_OVERFLOW_MSB                   25
#define SAND_HAL_MA_SI6_ERROR_TX_FIFO_OVERFLOW_LSB                   25
#define SAND_HAL_MA_SI6_ERROR_TX_FIFO_OVERFLOW_TYPE                  (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI6_ERROR_TX_FIFO_OVERFLOW_DEFAULT               0x00000000
#define SAND_HAL_MA_SI6_ERROR_RX_FIFO_OVERFLOW_MASK                  0x01000000
#define SAND_HAL_MA_SI6_ERROR_RX_FIFO_OVERFLOW_SHIFT                 24
#define SAND_HAL_MA_SI6_ERROR_RX_FIFO_OVERFLOW_MSB                   24
#define SAND_HAL_MA_SI6_ERROR_RX_FIFO_OVERFLOW_LSB                   24
#define SAND_HAL_MA_SI6_ERROR_RX_FIFO_OVERFLOW_TYPE                  (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI6_ERROR_RX_FIFO_OVERFLOW_DEFAULT               0x00000000
#define SAND_HAL_MA_SI6_ERROR_TA_ERR_CNT_MASK                        0x00ff0000
#define SAND_HAL_MA_SI6_ERROR_TA_ERR_CNT_SHIFT                       16
#define SAND_HAL_MA_SI6_ERROR_TA_ERR_CNT_MSB                         23
#define SAND_HAL_MA_SI6_ERROR_TA_ERR_CNT_LSB                         16
#define SAND_HAL_MA_SI6_ERROR_TA_ERR_CNT_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_SI6_ERROR_TA_ERR_CNT_DEFAULT                     0x00000000
#define SAND_HAL_MA_SI6_ERROR_BIP_ERR_CNT_MASK                       0x0000ff00
#define SAND_HAL_MA_SI6_ERROR_BIP_ERR_CNT_SHIFT                      8
#define SAND_HAL_MA_SI6_ERROR_BIP_ERR_CNT_MSB                        15
#define SAND_HAL_MA_SI6_ERROR_BIP_ERR_CNT_LSB                        8
#define SAND_HAL_MA_SI6_ERROR_BIP_ERR_CNT_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_SI6_ERROR_BIP_ERR_CNT_DEFAULT                    0x00000000
#define SAND_HAL_MA_SI6_ERROR_KERR_RECVD_ERR_CNT_MASK                0x000000ff
#define SAND_HAL_MA_SI6_ERROR_KERR_RECVD_ERR_CNT_SHIFT               0
#define SAND_HAL_MA_SI6_ERROR_KERR_RECVD_ERR_CNT_MSB                 7
#define SAND_HAL_MA_SI6_ERROR_KERR_RECVD_ERR_CNT_LSB                 0
#define SAND_HAL_MA_SI6_ERROR_KERR_RECVD_ERR_CNT_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_SI6_ERROR_KERR_RECVD_ERR_CNT_DEFAULT             0x00000000

/* field level defines for Device: MA  Register: si7_error */
#define SAND_HAL_MA_SI7_ERROR_LOSS_OF_SYNC_EVENT_MASK                0x08000000
#define SAND_HAL_MA_SI7_ERROR_LOSS_OF_SYNC_EVENT_SHIFT               27
#define SAND_HAL_MA_SI7_ERROR_LOSS_OF_SYNC_EVENT_MSB                 27
#define SAND_HAL_MA_SI7_ERROR_LOSS_OF_SYNC_EVENT_LSB                 27
#define SAND_HAL_MA_SI7_ERROR_LOSS_OF_SYNC_EVENT_TYPE                (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI7_ERROR_LOSS_OF_SYNC_EVENT_DEFAULT             0x00000000
#define SAND_HAL_MA_SI7_ERROR_RXLOS_EVENT_MASK                       0x04000000
#define SAND_HAL_MA_SI7_ERROR_RXLOS_EVENT_SHIFT                      26
#define SAND_HAL_MA_SI7_ERROR_RXLOS_EVENT_MSB                        26
#define SAND_HAL_MA_SI7_ERROR_RXLOS_EVENT_LSB                        26
#define SAND_HAL_MA_SI7_ERROR_RXLOS_EVENT_TYPE                       (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI7_ERROR_RXLOS_EVENT_DEFAULT                    0x00000000
#define SAND_HAL_MA_SI7_ERROR_TX_FIFO_OVERFLOW_MASK                  0x02000000
#define SAND_HAL_MA_SI7_ERROR_TX_FIFO_OVERFLOW_SHIFT                 25
#define SAND_HAL_MA_SI7_ERROR_TX_FIFO_OVERFLOW_MSB                   25
#define SAND_HAL_MA_SI7_ERROR_TX_FIFO_OVERFLOW_LSB                   25
#define SAND_HAL_MA_SI7_ERROR_TX_FIFO_OVERFLOW_TYPE                  (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI7_ERROR_TX_FIFO_OVERFLOW_DEFAULT               0x00000000
#define SAND_HAL_MA_SI7_ERROR_RX_FIFO_OVERFLOW_MASK                  0x01000000
#define SAND_HAL_MA_SI7_ERROR_RX_FIFO_OVERFLOW_SHIFT                 24
#define SAND_HAL_MA_SI7_ERROR_RX_FIFO_OVERFLOW_MSB                   24
#define SAND_HAL_MA_SI7_ERROR_RX_FIFO_OVERFLOW_LSB                   24
#define SAND_HAL_MA_SI7_ERROR_RX_FIFO_OVERFLOW_TYPE                  (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI7_ERROR_RX_FIFO_OVERFLOW_DEFAULT               0x00000000
#define SAND_HAL_MA_SI7_ERROR_TA_ERR_CNT_MASK                        0x00ff0000
#define SAND_HAL_MA_SI7_ERROR_TA_ERR_CNT_SHIFT                       16
#define SAND_HAL_MA_SI7_ERROR_TA_ERR_CNT_MSB                         23
#define SAND_HAL_MA_SI7_ERROR_TA_ERR_CNT_LSB                         16
#define SAND_HAL_MA_SI7_ERROR_TA_ERR_CNT_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_SI7_ERROR_TA_ERR_CNT_DEFAULT                     0x00000000
#define SAND_HAL_MA_SI7_ERROR_BIP_ERR_CNT_MASK                       0x0000ff00
#define SAND_HAL_MA_SI7_ERROR_BIP_ERR_CNT_SHIFT                      8
#define SAND_HAL_MA_SI7_ERROR_BIP_ERR_CNT_MSB                        15
#define SAND_HAL_MA_SI7_ERROR_BIP_ERR_CNT_LSB                        8
#define SAND_HAL_MA_SI7_ERROR_BIP_ERR_CNT_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_SI7_ERROR_BIP_ERR_CNT_DEFAULT                    0x00000000
#define SAND_HAL_MA_SI7_ERROR_KERR_RECVD_ERR_CNT_MASK                0x000000ff
#define SAND_HAL_MA_SI7_ERROR_KERR_RECVD_ERR_CNT_SHIFT               0
#define SAND_HAL_MA_SI7_ERROR_KERR_RECVD_ERR_CNT_MSB                 7
#define SAND_HAL_MA_SI7_ERROR_KERR_RECVD_ERR_CNT_LSB                 0
#define SAND_HAL_MA_SI7_ERROR_KERR_RECVD_ERR_CNT_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_SI7_ERROR_KERR_RECVD_ERR_CNT_DEFAULT             0x00000000

/* field level defines for Device: MA  Register: si8_error */
#define SAND_HAL_MA_SI8_ERROR_LOSS_OF_SYNC_EVENT_MASK                0x08000000
#define SAND_HAL_MA_SI8_ERROR_LOSS_OF_SYNC_EVENT_SHIFT               27
#define SAND_HAL_MA_SI8_ERROR_LOSS_OF_SYNC_EVENT_MSB                 27
#define SAND_HAL_MA_SI8_ERROR_LOSS_OF_SYNC_EVENT_LSB                 27
#define SAND_HAL_MA_SI8_ERROR_LOSS_OF_SYNC_EVENT_TYPE                (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI8_ERROR_LOSS_OF_SYNC_EVENT_DEFAULT             0x00000000
#define SAND_HAL_MA_SI8_ERROR_RXLOS_EVENT_MASK                       0x04000000
#define SAND_HAL_MA_SI8_ERROR_RXLOS_EVENT_SHIFT                      26
#define SAND_HAL_MA_SI8_ERROR_RXLOS_EVENT_MSB                        26
#define SAND_HAL_MA_SI8_ERROR_RXLOS_EVENT_LSB                        26
#define SAND_HAL_MA_SI8_ERROR_RXLOS_EVENT_TYPE                       (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI8_ERROR_RXLOS_EVENT_DEFAULT                    0x00000000
#define SAND_HAL_MA_SI8_ERROR_TX_FIFO_OVERFLOW_MASK                  0x02000000
#define SAND_HAL_MA_SI8_ERROR_TX_FIFO_OVERFLOW_SHIFT                 25
#define SAND_HAL_MA_SI8_ERROR_TX_FIFO_OVERFLOW_MSB                   25
#define SAND_HAL_MA_SI8_ERROR_TX_FIFO_OVERFLOW_LSB                   25
#define SAND_HAL_MA_SI8_ERROR_TX_FIFO_OVERFLOW_TYPE                  (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI8_ERROR_TX_FIFO_OVERFLOW_DEFAULT               0x00000000
#define SAND_HAL_MA_SI8_ERROR_RX_FIFO_OVERFLOW_MASK                  0x01000000
#define SAND_HAL_MA_SI8_ERROR_RX_FIFO_OVERFLOW_SHIFT                 24
#define SAND_HAL_MA_SI8_ERROR_RX_FIFO_OVERFLOW_MSB                   24
#define SAND_HAL_MA_SI8_ERROR_RX_FIFO_OVERFLOW_LSB                   24
#define SAND_HAL_MA_SI8_ERROR_RX_FIFO_OVERFLOW_TYPE                  (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI8_ERROR_RX_FIFO_OVERFLOW_DEFAULT               0x00000000
#define SAND_HAL_MA_SI8_ERROR_TA_ERR_CNT_MASK                        0x00ff0000
#define SAND_HAL_MA_SI8_ERROR_TA_ERR_CNT_SHIFT                       16
#define SAND_HAL_MA_SI8_ERROR_TA_ERR_CNT_MSB                         23
#define SAND_HAL_MA_SI8_ERROR_TA_ERR_CNT_LSB                         16
#define SAND_HAL_MA_SI8_ERROR_TA_ERR_CNT_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_SI8_ERROR_TA_ERR_CNT_DEFAULT                     0x00000000
#define SAND_HAL_MA_SI8_ERROR_BIP_ERR_CNT_MASK                       0x0000ff00
#define SAND_HAL_MA_SI8_ERROR_BIP_ERR_CNT_SHIFT                      8
#define SAND_HAL_MA_SI8_ERROR_BIP_ERR_CNT_MSB                        15
#define SAND_HAL_MA_SI8_ERROR_BIP_ERR_CNT_LSB                        8
#define SAND_HAL_MA_SI8_ERROR_BIP_ERR_CNT_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_SI8_ERROR_BIP_ERR_CNT_DEFAULT                    0x00000000
#define SAND_HAL_MA_SI8_ERROR_KERR_RECVD_ERR_CNT_MASK                0x000000ff
#define SAND_HAL_MA_SI8_ERROR_KERR_RECVD_ERR_CNT_SHIFT               0
#define SAND_HAL_MA_SI8_ERROR_KERR_RECVD_ERR_CNT_MSB                 7
#define SAND_HAL_MA_SI8_ERROR_KERR_RECVD_ERR_CNT_LSB                 0
#define SAND_HAL_MA_SI8_ERROR_KERR_RECVD_ERR_CNT_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_SI8_ERROR_KERR_RECVD_ERR_CNT_DEFAULT             0x00000000

/* field level defines for Device: MA  Register: si9_error */
#define SAND_HAL_MA_SI9_ERROR_LOSS_OF_SYNC_EVENT_MASK                0x08000000
#define SAND_HAL_MA_SI9_ERROR_LOSS_OF_SYNC_EVENT_SHIFT               27
#define SAND_HAL_MA_SI9_ERROR_LOSS_OF_SYNC_EVENT_MSB                 27
#define SAND_HAL_MA_SI9_ERROR_LOSS_OF_SYNC_EVENT_LSB                 27
#define SAND_HAL_MA_SI9_ERROR_LOSS_OF_SYNC_EVENT_TYPE                (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI9_ERROR_LOSS_OF_SYNC_EVENT_DEFAULT             0x00000000
#define SAND_HAL_MA_SI9_ERROR_RXLOS_EVENT_MASK                       0x04000000
#define SAND_HAL_MA_SI9_ERROR_RXLOS_EVENT_SHIFT                      26
#define SAND_HAL_MA_SI9_ERROR_RXLOS_EVENT_MSB                        26
#define SAND_HAL_MA_SI9_ERROR_RXLOS_EVENT_LSB                        26
#define SAND_HAL_MA_SI9_ERROR_RXLOS_EVENT_TYPE                       (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI9_ERROR_RXLOS_EVENT_DEFAULT                    0x00000000
#define SAND_HAL_MA_SI9_ERROR_TX_FIFO_OVERFLOW_MASK                  0x02000000
#define SAND_HAL_MA_SI9_ERROR_TX_FIFO_OVERFLOW_SHIFT                 25
#define SAND_HAL_MA_SI9_ERROR_TX_FIFO_OVERFLOW_MSB                   25
#define SAND_HAL_MA_SI9_ERROR_TX_FIFO_OVERFLOW_LSB                   25
#define SAND_HAL_MA_SI9_ERROR_TX_FIFO_OVERFLOW_TYPE                  (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI9_ERROR_TX_FIFO_OVERFLOW_DEFAULT               0x00000000
#define SAND_HAL_MA_SI9_ERROR_RX_FIFO_OVERFLOW_MASK                  0x01000000
#define SAND_HAL_MA_SI9_ERROR_RX_FIFO_OVERFLOW_SHIFT                 24
#define SAND_HAL_MA_SI9_ERROR_RX_FIFO_OVERFLOW_MSB                   24
#define SAND_HAL_MA_SI9_ERROR_RX_FIFO_OVERFLOW_LSB                   24
#define SAND_HAL_MA_SI9_ERROR_RX_FIFO_OVERFLOW_TYPE                  (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI9_ERROR_RX_FIFO_OVERFLOW_DEFAULT               0x00000000
#define SAND_HAL_MA_SI9_ERROR_TA_ERR_CNT_MASK                        0x00ff0000
#define SAND_HAL_MA_SI9_ERROR_TA_ERR_CNT_SHIFT                       16
#define SAND_HAL_MA_SI9_ERROR_TA_ERR_CNT_MSB                         23
#define SAND_HAL_MA_SI9_ERROR_TA_ERR_CNT_LSB                         16
#define SAND_HAL_MA_SI9_ERROR_TA_ERR_CNT_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_SI9_ERROR_TA_ERR_CNT_DEFAULT                     0x00000000
#define SAND_HAL_MA_SI9_ERROR_BIP_ERR_CNT_MASK                       0x0000ff00
#define SAND_HAL_MA_SI9_ERROR_BIP_ERR_CNT_SHIFT                      8
#define SAND_HAL_MA_SI9_ERROR_BIP_ERR_CNT_MSB                        15
#define SAND_HAL_MA_SI9_ERROR_BIP_ERR_CNT_LSB                        8
#define SAND_HAL_MA_SI9_ERROR_BIP_ERR_CNT_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_SI9_ERROR_BIP_ERR_CNT_DEFAULT                    0x00000000
#define SAND_HAL_MA_SI9_ERROR_KERR_RECVD_ERR_CNT_MASK                0x000000ff
#define SAND_HAL_MA_SI9_ERROR_KERR_RECVD_ERR_CNT_SHIFT               0
#define SAND_HAL_MA_SI9_ERROR_KERR_RECVD_ERR_CNT_MSB                 7
#define SAND_HAL_MA_SI9_ERROR_KERR_RECVD_ERR_CNT_LSB                 0
#define SAND_HAL_MA_SI9_ERROR_KERR_RECVD_ERR_CNT_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_SI9_ERROR_KERR_RECVD_ERR_CNT_DEFAULT             0x00000000

/* field level defines for Device: MA  Register: si10_error */
#define SAND_HAL_MA_SI10_ERROR_LOSS_OF_SYNC_EVENT_MASK               0x08000000
#define SAND_HAL_MA_SI10_ERROR_LOSS_OF_SYNC_EVENT_SHIFT              27
#define SAND_HAL_MA_SI10_ERROR_LOSS_OF_SYNC_EVENT_MSB                27
#define SAND_HAL_MA_SI10_ERROR_LOSS_OF_SYNC_EVENT_LSB                27
#define SAND_HAL_MA_SI10_ERROR_LOSS_OF_SYNC_EVENT_TYPE               (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI10_ERROR_LOSS_OF_SYNC_EVENT_DEFAULT            0x00000000
#define SAND_HAL_MA_SI10_ERROR_RXLOS_EVENT_MASK                      0x04000000
#define SAND_HAL_MA_SI10_ERROR_RXLOS_EVENT_SHIFT                     26
#define SAND_HAL_MA_SI10_ERROR_RXLOS_EVENT_MSB                       26
#define SAND_HAL_MA_SI10_ERROR_RXLOS_EVENT_LSB                       26
#define SAND_HAL_MA_SI10_ERROR_RXLOS_EVENT_TYPE                      (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI10_ERROR_RXLOS_EVENT_DEFAULT                   0x00000000
#define SAND_HAL_MA_SI10_ERROR_TX_FIFO_OVERFLOW_MASK                 0x02000000
#define SAND_HAL_MA_SI10_ERROR_TX_FIFO_OVERFLOW_SHIFT                25
#define SAND_HAL_MA_SI10_ERROR_TX_FIFO_OVERFLOW_MSB                  25
#define SAND_HAL_MA_SI10_ERROR_TX_FIFO_OVERFLOW_LSB                  25
#define SAND_HAL_MA_SI10_ERROR_TX_FIFO_OVERFLOW_TYPE                 (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI10_ERROR_TX_FIFO_OVERFLOW_DEFAULT              0x00000000
#define SAND_HAL_MA_SI10_ERROR_RX_FIFO_OVERFLOW_MASK                 0x01000000
#define SAND_HAL_MA_SI10_ERROR_RX_FIFO_OVERFLOW_SHIFT                24
#define SAND_HAL_MA_SI10_ERROR_RX_FIFO_OVERFLOW_MSB                  24
#define SAND_HAL_MA_SI10_ERROR_RX_FIFO_OVERFLOW_LSB                  24
#define SAND_HAL_MA_SI10_ERROR_RX_FIFO_OVERFLOW_TYPE                 (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI10_ERROR_RX_FIFO_OVERFLOW_DEFAULT              0x00000000
#define SAND_HAL_MA_SI10_ERROR_TA_ERR_CNT_MASK                       0x00ff0000
#define SAND_HAL_MA_SI10_ERROR_TA_ERR_CNT_SHIFT                      16
#define SAND_HAL_MA_SI10_ERROR_TA_ERR_CNT_MSB                        23
#define SAND_HAL_MA_SI10_ERROR_TA_ERR_CNT_LSB                        16
#define SAND_HAL_MA_SI10_ERROR_TA_ERR_CNT_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_SI10_ERROR_TA_ERR_CNT_DEFAULT                    0x00000000
#define SAND_HAL_MA_SI10_ERROR_BIP_ERR_CNT_MASK                      0x0000ff00
#define SAND_HAL_MA_SI10_ERROR_BIP_ERR_CNT_SHIFT                     8
#define SAND_HAL_MA_SI10_ERROR_BIP_ERR_CNT_MSB                       15
#define SAND_HAL_MA_SI10_ERROR_BIP_ERR_CNT_LSB                       8
#define SAND_HAL_MA_SI10_ERROR_BIP_ERR_CNT_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_SI10_ERROR_BIP_ERR_CNT_DEFAULT                   0x00000000
#define SAND_HAL_MA_SI10_ERROR_KERR_RECVD_ERR_CNT_MASK               0x000000ff
#define SAND_HAL_MA_SI10_ERROR_KERR_RECVD_ERR_CNT_SHIFT              0
#define SAND_HAL_MA_SI10_ERROR_KERR_RECVD_ERR_CNT_MSB                7
#define SAND_HAL_MA_SI10_ERROR_KERR_RECVD_ERR_CNT_LSB                0
#define SAND_HAL_MA_SI10_ERROR_KERR_RECVD_ERR_CNT_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_SI10_ERROR_KERR_RECVD_ERR_CNT_DEFAULT            0x00000000

/* field level defines for Device: MA  Register: si11_error */
#define SAND_HAL_MA_SI11_ERROR_LOSS_OF_SYNC_EVENT_MASK               0x08000000
#define SAND_HAL_MA_SI11_ERROR_LOSS_OF_SYNC_EVENT_SHIFT              27
#define SAND_HAL_MA_SI11_ERROR_LOSS_OF_SYNC_EVENT_MSB                27
#define SAND_HAL_MA_SI11_ERROR_LOSS_OF_SYNC_EVENT_LSB                27
#define SAND_HAL_MA_SI11_ERROR_LOSS_OF_SYNC_EVENT_TYPE               (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI11_ERROR_LOSS_OF_SYNC_EVENT_DEFAULT            0x00000000
#define SAND_HAL_MA_SI11_ERROR_RXLOS_EVENT_MASK                      0x04000000
#define SAND_HAL_MA_SI11_ERROR_RXLOS_EVENT_SHIFT                     26
#define SAND_HAL_MA_SI11_ERROR_RXLOS_EVENT_MSB                       26
#define SAND_HAL_MA_SI11_ERROR_RXLOS_EVENT_LSB                       26
#define SAND_HAL_MA_SI11_ERROR_RXLOS_EVENT_TYPE                      (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI11_ERROR_RXLOS_EVENT_DEFAULT                   0x00000000
#define SAND_HAL_MA_SI11_ERROR_TX_FIFO_OVERFLOW_MASK                 0x02000000
#define SAND_HAL_MA_SI11_ERROR_TX_FIFO_OVERFLOW_SHIFT                25
#define SAND_HAL_MA_SI11_ERROR_TX_FIFO_OVERFLOW_MSB                  25
#define SAND_HAL_MA_SI11_ERROR_TX_FIFO_OVERFLOW_LSB                  25
#define SAND_HAL_MA_SI11_ERROR_TX_FIFO_OVERFLOW_TYPE                 (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI11_ERROR_TX_FIFO_OVERFLOW_DEFAULT              0x00000000
#define SAND_HAL_MA_SI11_ERROR_RX_FIFO_OVERFLOW_MASK                 0x01000000
#define SAND_HAL_MA_SI11_ERROR_RX_FIFO_OVERFLOW_SHIFT                24
#define SAND_HAL_MA_SI11_ERROR_RX_FIFO_OVERFLOW_MSB                  24
#define SAND_HAL_MA_SI11_ERROR_RX_FIFO_OVERFLOW_LSB                  24
#define SAND_HAL_MA_SI11_ERROR_RX_FIFO_OVERFLOW_TYPE                 (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI11_ERROR_RX_FIFO_OVERFLOW_DEFAULT              0x00000000
#define SAND_HAL_MA_SI11_ERROR_TA_ERR_CNT_MASK                       0x00ff0000
#define SAND_HAL_MA_SI11_ERROR_TA_ERR_CNT_SHIFT                      16
#define SAND_HAL_MA_SI11_ERROR_TA_ERR_CNT_MSB                        23
#define SAND_HAL_MA_SI11_ERROR_TA_ERR_CNT_LSB                        16
#define SAND_HAL_MA_SI11_ERROR_TA_ERR_CNT_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_SI11_ERROR_TA_ERR_CNT_DEFAULT                    0x00000000
#define SAND_HAL_MA_SI11_ERROR_BIP_ERR_CNT_MASK                      0x0000ff00
#define SAND_HAL_MA_SI11_ERROR_BIP_ERR_CNT_SHIFT                     8
#define SAND_HAL_MA_SI11_ERROR_BIP_ERR_CNT_MSB                       15
#define SAND_HAL_MA_SI11_ERROR_BIP_ERR_CNT_LSB                       8
#define SAND_HAL_MA_SI11_ERROR_BIP_ERR_CNT_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_SI11_ERROR_BIP_ERR_CNT_DEFAULT                   0x00000000
#define SAND_HAL_MA_SI11_ERROR_KERR_RECVD_ERR_CNT_MASK               0x000000ff
#define SAND_HAL_MA_SI11_ERROR_KERR_RECVD_ERR_CNT_SHIFT              0
#define SAND_HAL_MA_SI11_ERROR_KERR_RECVD_ERR_CNT_MSB                7
#define SAND_HAL_MA_SI11_ERROR_KERR_RECVD_ERR_CNT_LSB                0
#define SAND_HAL_MA_SI11_ERROR_KERR_RECVD_ERR_CNT_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_SI11_ERROR_KERR_RECVD_ERR_CNT_DEFAULT            0x00000000

/* field level defines for Device: MA  Register: si12_error */
#define SAND_HAL_MA_SI12_ERROR_LOSS_OF_SYNC_EVENT_MASK               0x08000000
#define SAND_HAL_MA_SI12_ERROR_LOSS_OF_SYNC_EVENT_SHIFT              27
#define SAND_HAL_MA_SI12_ERROR_LOSS_OF_SYNC_EVENT_MSB                27
#define SAND_HAL_MA_SI12_ERROR_LOSS_OF_SYNC_EVENT_LSB                27
#define SAND_HAL_MA_SI12_ERROR_LOSS_OF_SYNC_EVENT_TYPE               (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI12_ERROR_LOSS_OF_SYNC_EVENT_DEFAULT            0x00000000
#define SAND_HAL_MA_SI12_ERROR_RXLOS_EVENT_MASK                      0x04000000
#define SAND_HAL_MA_SI12_ERROR_RXLOS_EVENT_SHIFT                     26
#define SAND_HAL_MA_SI12_ERROR_RXLOS_EVENT_MSB                       26
#define SAND_HAL_MA_SI12_ERROR_RXLOS_EVENT_LSB                       26
#define SAND_HAL_MA_SI12_ERROR_RXLOS_EVENT_TYPE                      (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI12_ERROR_RXLOS_EVENT_DEFAULT                   0x00000000
#define SAND_HAL_MA_SI12_ERROR_TX_FIFO_OVERFLOW_MASK                 0x02000000
#define SAND_HAL_MA_SI12_ERROR_TX_FIFO_OVERFLOW_SHIFT                25
#define SAND_HAL_MA_SI12_ERROR_TX_FIFO_OVERFLOW_MSB                  25
#define SAND_HAL_MA_SI12_ERROR_TX_FIFO_OVERFLOW_LSB                  25
#define SAND_HAL_MA_SI12_ERROR_TX_FIFO_OVERFLOW_TYPE                 (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI12_ERROR_TX_FIFO_OVERFLOW_DEFAULT              0x00000000
#define SAND_HAL_MA_SI12_ERROR_RX_FIFO_OVERFLOW_MASK                 0x01000000
#define SAND_HAL_MA_SI12_ERROR_RX_FIFO_OVERFLOW_SHIFT                24
#define SAND_HAL_MA_SI12_ERROR_RX_FIFO_OVERFLOW_MSB                  24
#define SAND_HAL_MA_SI12_ERROR_RX_FIFO_OVERFLOW_LSB                  24
#define SAND_HAL_MA_SI12_ERROR_RX_FIFO_OVERFLOW_TYPE                 (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI12_ERROR_RX_FIFO_OVERFLOW_DEFAULT              0x00000000
#define SAND_HAL_MA_SI12_ERROR_TA_ERR_CNT_MASK                       0x00ff0000
#define SAND_HAL_MA_SI12_ERROR_TA_ERR_CNT_SHIFT                      16
#define SAND_HAL_MA_SI12_ERROR_TA_ERR_CNT_MSB                        23
#define SAND_HAL_MA_SI12_ERROR_TA_ERR_CNT_LSB                        16
#define SAND_HAL_MA_SI12_ERROR_TA_ERR_CNT_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_SI12_ERROR_TA_ERR_CNT_DEFAULT                    0x00000000
#define SAND_HAL_MA_SI12_ERROR_BIP_ERR_CNT_MASK                      0x0000ff00
#define SAND_HAL_MA_SI12_ERROR_BIP_ERR_CNT_SHIFT                     8
#define SAND_HAL_MA_SI12_ERROR_BIP_ERR_CNT_MSB                       15
#define SAND_HAL_MA_SI12_ERROR_BIP_ERR_CNT_LSB                       8
#define SAND_HAL_MA_SI12_ERROR_BIP_ERR_CNT_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_SI12_ERROR_BIP_ERR_CNT_DEFAULT                   0x00000000
#define SAND_HAL_MA_SI12_ERROR_KERR_RECVD_ERR_CNT_MASK               0x000000ff
#define SAND_HAL_MA_SI12_ERROR_KERR_RECVD_ERR_CNT_SHIFT              0
#define SAND_HAL_MA_SI12_ERROR_KERR_RECVD_ERR_CNT_MSB                7
#define SAND_HAL_MA_SI12_ERROR_KERR_RECVD_ERR_CNT_LSB                0
#define SAND_HAL_MA_SI12_ERROR_KERR_RECVD_ERR_CNT_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_SI12_ERROR_KERR_RECVD_ERR_CNT_DEFAULT            0x00000000

/* field level defines for Device: MA  Register: si13_error */
#define SAND_HAL_MA_SI13_ERROR_LOSS_OF_SYNC_EVENT_MASK               0x08000000
#define SAND_HAL_MA_SI13_ERROR_LOSS_OF_SYNC_EVENT_SHIFT              27
#define SAND_HAL_MA_SI13_ERROR_LOSS_OF_SYNC_EVENT_MSB                27
#define SAND_HAL_MA_SI13_ERROR_LOSS_OF_SYNC_EVENT_LSB                27
#define SAND_HAL_MA_SI13_ERROR_LOSS_OF_SYNC_EVENT_TYPE               (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI13_ERROR_LOSS_OF_SYNC_EVENT_DEFAULT            0x00000000
#define SAND_HAL_MA_SI13_ERROR_RXLOS_EVENT_MASK                      0x04000000
#define SAND_HAL_MA_SI13_ERROR_RXLOS_EVENT_SHIFT                     26
#define SAND_HAL_MA_SI13_ERROR_RXLOS_EVENT_MSB                       26
#define SAND_HAL_MA_SI13_ERROR_RXLOS_EVENT_LSB                       26
#define SAND_HAL_MA_SI13_ERROR_RXLOS_EVENT_TYPE                      (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI13_ERROR_RXLOS_EVENT_DEFAULT                   0x00000000
#define SAND_HAL_MA_SI13_ERROR_TX_FIFO_OVERFLOW_MASK                 0x02000000
#define SAND_HAL_MA_SI13_ERROR_TX_FIFO_OVERFLOW_SHIFT                25
#define SAND_HAL_MA_SI13_ERROR_TX_FIFO_OVERFLOW_MSB                  25
#define SAND_HAL_MA_SI13_ERROR_TX_FIFO_OVERFLOW_LSB                  25
#define SAND_HAL_MA_SI13_ERROR_TX_FIFO_OVERFLOW_TYPE                 (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI13_ERROR_TX_FIFO_OVERFLOW_DEFAULT              0x00000000
#define SAND_HAL_MA_SI13_ERROR_RX_FIFO_OVERFLOW_MASK                 0x01000000
#define SAND_HAL_MA_SI13_ERROR_RX_FIFO_OVERFLOW_SHIFT                24
#define SAND_HAL_MA_SI13_ERROR_RX_FIFO_OVERFLOW_MSB                  24
#define SAND_HAL_MA_SI13_ERROR_RX_FIFO_OVERFLOW_LSB                  24
#define SAND_HAL_MA_SI13_ERROR_RX_FIFO_OVERFLOW_TYPE                 (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI13_ERROR_RX_FIFO_OVERFLOW_DEFAULT              0x00000000
#define SAND_HAL_MA_SI13_ERROR_TA_ERR_CNT_MASK                       0x00ff0000
#define SAND_HAL_MA_SI13_ERROR_TA_ERR_CNT_SHIFT                      16
#define SAND_HAL_MA_SI13_ERROR_TA_ERR_CNT_MSB                        23
#define SAND_HAL_MA_SI13_ERROR_TA_ERR_CNT_LSB                        16
#define SAND_HAL_MA_SI13_ERROR_TA_ERR_CNT_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_SI13_ERROR_TA_ERR_CNT_DEFAULT                    0x00000000
#define SAND_HAL_MA_SI13_ERROR_BIP_ERR_CNT_MASK                      0x0000ff00
#define SAND_HAL_MA_SI13_ERROR_BIP_ERR_CNT_SHIFT                     8
#define SAND_HAL_MA_SI13_ERROR_BIP_ERR_CNT_MSB                       15
#define SAND_HAL_MA_SI13_ERROR_BIP_ERR_CNT_LSB                       8
#define SAND_HAL_MA_SI13_ERROR_BIP_ERR_CNT_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_SI13_ERROR_BIP_ERR_CNT_DEFAULT                   0x00000000
#define SAND_HAL_MA_SI13_ERROR_KERR_RECVD_ERR_CNT_MASK               0x000000ff
#define SAND_HAL_MA_SI13_ERROR_KERR_RECVD_ERR_CNT_SHIFT              0
#define SAND_HAL_MA_SI13_ERROR_KERR_RECVD_ERR_CNT_MSB                7
#define SAND_HAL_MA_SI13_ERROR_KERR_RECVD_ERR_CNT_LSB                0
#define SAND_HAL_MA_SI13_ERROR_KERR_RECVD_ERR_CNT_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_SI13_ERROR_KERR_RECVD_ERR_CNT_DEFAULT            0x00000000

/* field level defines for Device: MA  Register: si14_error */
#define SAND_HAL_MA_SI14_ERROR_LOSS_OF_SYNC_EVENT_MASK               0x08000000
#define SAND_HAL_MA_SI14_ERROR_LOSS_OF_SYNC_EVENT_SHIFT              27
#define SAND_HAL_MA_SI14_ERROR_LOSS_OF_SYNC_EVENT_MSB                27
#define SAND_HAL_MA_SI14_ERROR_LOSS_OF_SYNC_EVENT_LSB                27
#define SAND_HAL_MA_SI14_ERROR_LOSS_OF_SYNC_EVENT_TYPE               (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI14_ERROR_LOSS_OF_SYNC_EVENT_DEFAULT            0x00000000
#define SAND_HAL_MA_SI14_ERROR_RXLOS_EVENT_MASK                      0x04000000
#define SAND_HAL_MA_SI14_ERROR_RXLOS_EVENT_SHIFT                     26
#define SAND_HAL_MA_SI14_ERROR_RXLOS_EVENT_MSB                       26
#define SAND_HAL_MA_SI14_ERROR_RXLOS_EVENT_LSB                       26
#define SAND_HAL_MA_SI14_ERROR_RXLOS_EVENT_TYPE                      (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI14_ERROR_RXLOS_EVENT_DEFAULT                   0x00000000
#define SAND_HAL_MA_SI14_ERROR_TX_FIFO_OVERFLOW_MASK                 0x02000000
#define SAND_HAL_MA_SI14_ERROR_TX_FIFO_OVERFLOW_SHIFT                25
#define SAND_HAL_MA_SI14_ERROR_TX_FIFO_OVERFLOW_MSB                  25
#define SAND_HAL_MA_SI14_ERROR_TX_FIFO_OVERFLOW_LSB                  25
#define SAND_HAL_MA_SI14_ERROR_TX_FIFO_OVERFLOW_TYPE                 (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI14_ERROR_TX_FIFO_OVERFLOW_DEFAULT              0x00000000
#define SAND_HAL_MA_SI14_ERROR_RX_FIFO_OVERFLOW_MASK                 0x01000000
#define SAND_HAL_MA_SI14_ERROR_RX_FIFO_OVERFLOW_SHIFT                24
#define SAND_HAL_MA_SI14_ERROR_RX_FIFO_OVERFLOW_MSB                  24
#define SAND_HAL_MA_SI14_ERROR_RX_FIFO_OVERFLOW_LSB                  24
#define SAND_HAL_MA_SI14_ERROR_RX_FIFO_OVERFLOW_TYPE                 (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI14_ERROR_RX_FIFO_OVERFLOW_DEFAULT              0x00000000
#define SAND_HAL_MA_SI14_ERROR_TA_ERR_CNT_MASK                       0x00ff0000
#define SAND_HAL_MA_SI14_ERROR_TA_ERR_CNT_SHIFT                      16
#define SAND_HAL_MA_SI14_ERROR_TA_ERR_CNT_MSB                        23
#define SAND_HAL_MA_SI14_ERROR_TA_ERR_CNT_LSB                        16
#define SAND_HAL_MA_SI14_ERROR_TA_ERR_CNT_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_SI14_ERROR_TA_ERR_CNT_DEFAULT                    0x00000000
#define SAND_HAL_MA_SI14_ERROR_BIP_ERR_CNT_MASK                      0x0000ff00
#define SAND_HAL_MA_SI14_ERROR_BIP_ERR_CNT_SHIFT                     8
#define SAND_HAL_MA_SI14_ERROR_BIP_ERR_CNT_MSB                       15
#define SAND_HAL_MA_SI14_ERROR_BIP_ERR_CNT_LSB                       8
#define SAND_HAL_MA_SI14_ERROR_BIP_ERR_CNT_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_SI14_ERROR_BIP_ERR_CNT_DEFAULT                   0x00000000
#define SAND_HAL_MA_SI14_ERROR_KERR_RECVD_ERR_CNT_MASK               0x000000ff
#define SAND_HAL_MA_SI14_ERROR_KERR_RECVD_ERR_CNT_SHIFT              0
#define SAND_HAL_MA_SI14_ERROR_KERR_RECVD_ERR_CNT_MSB                7
#define SAND_HAL_MA_SI14_ERROR_KERR_RECVD_ERR_CNT_LSB                0
#define SAND_HAL_MA_SI14_ERROR_KERR_RECVD_ERR_CNT_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_SI14_ERROR_KERR_RECVD_ERR_CNT_DEFAULT            0x00000000

/* field level defines for Device: MA  Register: si15_error */
#define SAND_HAL_MA_SI15_ERROR_LOSS_OF_SYNC_EVENT_MASK               0x08000000
#define SAND_HAL_MA_SI15_ERROR_LOSS_OF_SYNC_EVENT_SHIFT              27
#define SAND_HAL_MA_SI15_ERROR_LOSS_OF_SYNC_EVENT_MSB                27
#define SAND_HAL_MA_SI15_ERROR_LOSS_OF_SYNC_EVENT_LSB                27
#define SAND_HAL_MA_SI15_ERROR_LOSS_OF_SYNC_EVENT_TYPE               (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI15_ERROR_LOSS_OF_SYNC_EVENT_DEFAULT            0x00000000
#define SAND_HAL_MA_SI15_ERROR_RXLOS_EVENT_MASK                      0x04000000
#define SAND_HAL_MA_SI15_ERROR_RXLOS_EVENT_SHIFT                     26
#define SAND_HAL_MA_SI15_ERROR_RXLOS_EVENT_MSB                       26
#define SAND_HAL_MA_SI15_ERROR_RXLOS_EVENT_LSB                       26
#define SAND_HAL_MA_SI15_ERROR_RXLOS_EVENT_TYPE                      (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI15_ERROR_RXLOS_EVENT_DEFAULT                   0x00000000
#define SAND_HAL_MA_SI15_ERROR_TX_FIFO_OVERFLOW_MASK                 0x02000000
#define SAND_HAL_MA_SI15_ERROR_TX_FIFO_OVERFLOW_SHIFT                25
#define SAND_HAL_MA_SI15_ERROR_TX_FIFO_OVERFLOW_MSB                  25
#define SAND_HAL_MA_SI15_ERROR_TX_FIFO_OVERFLOW_LSB                  25
#define SAND_HAL_MA_SI15_ERROR_TX_FIFO_OVERFLOW_TYPE                 (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI15_ERROR_TX_FIFO_OVERFLOW_DEFAULT              0x00000000
#define SAND_HAL_MA_SI15_ERROR_RX_FIFO_OVERFLOW_MASK                 0x01000000
#define SAND_HAL_MA_SI15_ERROR_RX_FIFO_OVERFLOW_SHIFT                24
#define SAND_HAL_MA_SI15_ERROR_RX_FIFO_OVERFLOW_MSB                  24
#define SAND_HAL_MA_SI15_ERROR_RX_FIFO_OVERFLOW_LSB                  24
#define SAND_HAL_MA_SI15_ERROR_RX_FIFO_OVERFLOW_TYPE                 (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI15_ERROR_RX_FIFO_OVERFLOW_DEFAULT              0x00000000
#define SAND_HAL_MA_SI15_ERROR_TA_ERR_CNT_MASK                       0x00ff0000
#define SAND_HAL_MA_SI15_ERROR_TA_ERR_CNT_SHIFT                      16
#define SAND_HAL_MA_SI15_ERROR_TA_ERR_CNT_MSB                        23
#define SAND_HAL_MA_SI15_ERROR_TA_ERR_CNT_LSB                        16
#define SAND_HAL_MA_SI15_ERROR_TA_ERR_CNT_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_SI15_ERROR_TA_ERR_CNT_DEFAULT                    0x00000000
#define SAND_HAL_MA_SI15_ERROR_BIP_ERR_CNT_MASK                      0x0000ff00
#define SAND_HAL_MA_SI15_ERROR_BIP_ERR_CNT_SHIFT                     8
#define SAND_HAL_MA_SI15_ERROR_BIP_ERR_CNT_MSB                       15
#define SAND_HAL_MA_SI15_ERROR_BIP_ERR_CNT_LSB                       8
#define SAND_HAL_MA_SI15_ERROR_BIP_ERR_CNT_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_SI15_ERROR_BIP_ERR_CNT_DEFAULT                   0x00000000
#define SAND_HAL_MA_SI15_ERROR_KERR_RECVD_ERR_CNT_MASK               0x000000ff
#define SAND_HAL_MA_SI15_ERROR_KERR_RECVD_ERR_CNT_SHIFT              0
#define SAND_HAL_MA_SI15_ERROR_KERR_RECVD_ERR_CNT_MSB                7
#define SAND_HAL_MA_SI15_ERROR_KERR_RECVD_ERR_CNT_LSB                0
#define SAND_HAL_MA_SI15_ERROR_KERR_RECVD_ERR_CNT_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_SI15_ERROR_KERR_RECVD_ERR_CNT_DEFAULT            0x00000000

/* field level defines for Device: MA  Register: si0_error_mask */
#define SAND_HAL_MA_SI0_ERROR_MASK_LOSS_OF_SYNC_EVENT_DISINT_MASK    0x08000000
#define SAND_HAL_MA_SI0_ERROR_MASK_LOSS_OF_SYNC_EVENT_DISINT_SHIFT   27
#define SAND_HAL_MA_SI0_ERROR_MASK_LOSS_OF_SYNC_EVENT_DISINT_MSB     27
#define SAND_HAL_MA_SI0_ERROR_MASK_LOSS_OF_SYNC_EVENT_DISINT_LSB     27
#define SAND_HAL_MA_SI0_ERROR_MASK_LOSS_OF_SYNC_EVENT_DISINT_TYPE    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI0_ERROR_MASK_LOSS_OF_SYNC_EVENT_DISINT_DEFAULT 0x00000001
#define SAND_HAL_MA_SI0_ERROR_MASK_RXLOS_EVENT_DISINT_MASK           0x04000000
#define SAND_HAL_MA_SI0_ERROR_MASK_RXLOS_EVENT_DISINT_SHIFT          26
#define SAND_HAL_MA_SI0_ERROR_MASK_RXLOS_EVENT_DISINT_MSB            26
#define SAND_HAL_MA_SI0_ERROR_MASK_RXLOS_EVENT_DISINT_LSB            26
#define SAND_HAL_MA_SI0_ERROR_MASK_RXLOS_EVENT_DISINT_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI0_ERROR_MASK_RXLOS_EVENT_DISINT_DEFAULT        0x00000001
#define SAND_HAL_MA_SI0_ERROR_MASK_TX_FIFO_OVERFLOW_DISINT_MASK      0x02000000
#define SAND_HAL_MA_SI0_ERROR_MASK_TX_FIFO_OVERFLOW_DISINT_SHIFT     25
#define SAND_HAL_MA_SI0_ERROR_MASK_TX_FIFO_OVERFLOW_DISINT_MSB       25
#define SAND_HAL_MA_SI0_ERROR_MASK_TX_FIFO_OVERFLOW_DISINT_LSB       25
#define SAND_HAL_MA_SI0_ERROR_MASK_TX_FIFO_OVERFLOW_DISINT_TYPE      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI0_ERROR_MASK_TX_FIFO_OVERFLOW_DISINT_DEFAULT   0x00000001
#define SAND_HAL_MA_SI0_ERROR_MASK_RX_FIFO_OVERFLOW_DISINT_MASK      0x01000000
#define SAND_HAL_MA_SI0_ERROR_MASK_RX_FIFO_OVERFLOW_DISINT_SHIFT     24
#define SAND_HAL_MA_SI0_ERROR_MASK_RX_FIFO_OVERFLOW_DISINT_MSB       24
#define SAND_HAL_MA_SI0_ERROR_MASK_RX_FIFO_OVERFLOW_DISINT_LSB       24
#define SAND_HAL_MA_SI0_ERROR_MASK_RX_FIFO_OVERFLOW_DISINT_TYPE      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI0_ERROR_MASK_RX_FIFO_OVERFLOW_DISINT_DEFAULT   0x00000001
#define SAND_HAL_MA_SI0_ERROR_MASK_TA_ERR_CNT_DISINT_MASK            0x00ff0000
#define SAND_HAL_MA_SI0_ERROR_MASK_TA_ERR_CNT_DISINT_SHIFT           16
#define SAND_HAL_MA_SI0_ERROR_MASK_TA_ERR_CNT_DISINT_MSB             23
#define SAND_HAL_MA_SI0_ERROR_MASK_TA_ERR_CNT_DISINT_LSB             16
#define SAND_HAL_MA_SI0_ERROR_MASK_TA_ERR_CNT_DISINT_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI0_ERROR_MASK_TA_ERR_CNT_DISINT_DEFAULT         0x000000ff
#define SAND_HAL_MA_SI0_ERROR_MASK_BIP_ERR_CNT_DISINT_MASK           0x0000ff00
#define SAND_HAL_MA_SI0_ERROR_MASK_BIP_ERR_CNT_DISINT_SHIFT          8
#define SAND_HAL_MA_SI0_ERROR_MASK_BIP_ERR_CNT_DISINT_MSB            15
#define SAND_HAL_MA_SI0_ERROR_MASK_BIP_ERR_CNT_DISINT_LSB            8
#define SAND_HAL_MA_SI0_ERROR_MASK_BIP_ERR_CNT_DISINT_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI0_ERROR_MASK_BIP_ERR_CNT_DISINT_DEFAULT        0x000000ff
#define SAND_HAL_MA_SI0_ERROR_MASK_KERR_RECVD_ERR_CNT_DISINT_MASK    0x000000ff
#define SAND_HAL_MA_SI0_ERROR_MASK_KERR_RECVD_ERR_CNT_DISINT_SHIFT   0
#define SAND_HAL_MA_SI0_ERROR_MASK_KERR_RECVD_ERR_CNT_DISINT_MSB     7
#define SAND_HAL_MA_SI0_ERROR_MASK_KERR_RECVD_ERR_CNT_DISINT_LSB     0
#define SAND_HAL_MA_SI0_ERROR_MASK_KERR_RECVD_ERR_CNT_DISINT_TYPE    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI0_ERROR_MASK_KERR_RECVD_ERR_CNT_DISINT_DEFAULT 0x000000ff

/* field level defines for Device: MA  Register: si1_error_mask */
#define SAND_HAL_MA_SI1_ERROR_MASK_LOSS_OF_SYNC_EVENT_DISINT_MASK    0x08000000
#define SAND_HAL_MA_SI1_ERROR_MASK_LOSS_OF_SYNC_EVENT_DISINT_SHIFT   27
#define SAND_HAL_MA_SI1_ERROR_MASK_LOSS_OF_SYNC_EVENT_DISINT_MSB     27
#define SAND_HAL_MA_SI1_ERROR_MASK_LOSS_OF_SYNC_EVENT_DISINT_LSB     27
#define SAND_HAL_MA_SI1_ERROR_MASK_LOSS_OF_SYNC_EVENT_DISINT_TYPE    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI1_ERROR_MASK_LOSS_OF_SYNC_EVENT_DISINT_DEFAULT 0x00000001
#define SAND_HAL_MA_SI1_ERROR_MASK_RXLOS_EVENT_DISINT_MASK           0x04000000
#define SAND_HAL_MA_SI1_ERROR_MASK_RXLOS_EVENT_DISINT_SHIFT          26
#define SAND_HAL_MA_SI1_ERROR_MASK_RXLOS_EVENT_DISINT_MSB            26
#define SAND_HAL_MA_SI1_ERROR_MASK_RXLOS_EVENT_DISINT_LSB            26
#define SAND_HAL_MA_SI1_ERROR_MASK_RXLOS_EVENT_DISINT_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI1_ERROR_MASK_RXLOS_EVENT_DISINT_DEFAULT        0x00000001
#define SAND_HAL_MA_SI1_ERROR_MASK_TX_FIFO_OVERFLOW_DISINT_MASK      0x02000000
#define SAND_HAL_MA_SI1_ERROR_MASK_TX_FIFO_OVERFLOW_DISINT_SHIFT     25
#define SAND_HAL_MA_SI1_ERROR_MASK_TX_FIFO_OVERFLOW_DISINT_MSB       25
#define SAND_HAL_MA_SI1_ERROR_MASK_TX_FIFO_OVERFLOW_DISINT_LSB       25
#define SAND_HAL_MA_SI1_ERROR_MASK_TX_FIFO_OVERFLOW_DISINT_TYPE      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI1_ERROR_MASK_TX_FIFO_OVERFLOW_DISINT_DEFAULT   0x00000001
#define SAND_HAL_MA_SI1_ERROR_MASK_RX_FIFO_OVERFLOW_DISINT_MASK      0x01000000
#define SAND_HAL_MA_SI1_ERROR_MASK_RX_FIFO_OVERFLOW_DISINT_SHIFT     24
#define SAND_HAL_MA_SI1_ERROR_MASK_RX_FIFO_OVERFLOW_DISINT_MSB       24
#define SAND_HAL_MA_SI1_ERROR_MASK_RX_FIFO_OVERFLOW_DISINT_LSB       24
#define SAND_HAL_MA_SI1_ERROR_MASK_RX_FIFO_OVERFLOW_DISINT_TYPE      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI1_ERROR_MASK_RX_FIFO_OVERFLOW_DISINT_DEFAULT   0x00000001
#define SAND_HAL_MA_SI1_ERROR_MASK_TA_ERR_CNT_DISINT_MASK            0x00ff0000
#define SAND_HAL_MA_SI1_ERROR_MASK_TA_ERR_CNT_DISINT_SHIFT           16
#define SAND_HAL_MA_SI1_ERROR_MASK_TA_ERR_CNT_DISINT_MSB             23
#define SAND_HAL_MA_SI1_ERROR_MASK_TA_ERR_CNT_DISINT_LSB             16
#define SAND_HAL_MA_SI1_ERROR_MASK_TA_ERR_CNT_DISINT_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI1_ERROR_MASK_TA_ERR_CNT_DISINT_DEFAULT         0x000000ff
#define SAND_HAL_MA_SI1_ERROR_MASK_BIP_ERR_CNT_DISINT_MASK           0x0000ff00
#define SAND_HAL_MA_SI1_ERROR_MASK_BIP_ERR_CNT_DISINT_SHIFT          8
#define SAND_HAL_MA_SI1_ERROR_MASK_BIP_ERR_CNT_DISINT_MSB            15
#define SAND_HAL_MA_SI1_ERROR_MASK_BIP_ERR_CNT_DISINT_LSB            8
#define SAND_HAL_MA_SI1_ERROR_MASK_BIP_ERR_CNT_DISINT_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI1_ERROR_MASK_BIP_ERR_CNT_DISINT_DEFAULT        0x000000ff
#define SAND_HAL_MA_SI1_ERROR_MASK_KERR_RECVD_ERR_CNT_DISINT_MASK    0x000000ff
#define SAND_HAL_MA_SI1_ERROR_MASK_KERR_RECVD_ERR_CNT_DISINT_SHIFT   0
#define SAND_HAL_MA_SI1_ERROR_MASK_KERR_RECVD_ERR_CNT_DISINT_MSB     7
#define SAND_HAL_MA_SI1_ERROR_MASK_KERR_RECVD_ERR_CNT_DISINT_LSB     0
#define SAND_HAL_MA_SI1_ERROR_MASK_KERR_RECVD_ERR_CNT_DISINT_TYPE    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI1_ERROR_MASK_KERR_RECVD_ERR_CNT_DISINT_DEFAULT 0x000000ff

/* field level defines for Device: MA  Register: si2_error_mask */
#define SAND_HAL_MA_SI2_ERROR_MASK_LOSS_OF_SYNC_EVENT_DISINT_MASK    0x08000000
#define SAND_HAL_MA_SI2_ERROR_MASK_LOSS_OF_SYNC_EVENT_DISINT_SHIFT   27
#define SAND_HAL_MA_SI2_ERROR_MASK_LOSS_OF_SYNC_EVENT_DISINT_MSB     27
#define SAND_HAL_MA_SI2_ERROR_MASK_LOSS_OF_SYNC_EVENT_DISINT_LSB     27
#define SAND_HAL_MA_SI2_ERROR_MASK_LOSS_OF_SYNC_EVENT_DISINT_TYPE    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI2_ERROR_MASK_LOSS_OF_SYNC_EVENT_DISINT_DEFAULT 0x00000001
#define SAND_HAL_MA_SI2_ERROR_MASK_RXLOS_EVENT_DISINT_MASK           0x04000000
#define SAND_HAL_MA_SI2_ERROR_MASK_RXLOS_EVENT_DISINT_SHIFT          26
#define SAND_HAL_MA_SI2_ERROR_MASK_RXLOS_EVENT_DISINT_MSB            26
#define SAND_HAL_MA_SI2_ERROR_MASK_RXLOS_EVENT_DISINT_LSB            26
#define SAND_HAL_MA_SI2_ERROR_MASK_RXLOS_EVENT_DISINT_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI2_ERROR_MASK_RXLOS_EVENT_DISINT_DEFAULT        0x00000001
#define SAND_HAL_MA_SI2_ERROR_MASK_TX_FIFO_OVERFLOW_DISINT_MASK      0x02000000
#define SAND_HAL_MA_SI2_ERROR_MASK_TX_FIFO_OVERFLOW_DISINT_SHIFT     25
#define SAND_HAL_MA_SI2_ERROR_MASK_TX_FIFO_OVERFLOW_DISINT_MSB       25
#define SAND_HAL_MA_SI2_ERROR_MASK_TX_FIFO_OVERFLOW_DISINT_LSB       25
#define SAND_HAL_MA_SI2_ERROR_MASK_TX_FIFO_OVERFLOW_DISINT_TYPE      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI2_ERROR_MASK_TX_FIFO_OVERFLOW_DISINT_DEFAULT   0x00000001
#define SAND_HAL_MA_SI2_ERROR_MASK_RX_FIFO_OVERFLOW_DISINT_MASK      0x01000000
#define SAND_HAL_MA_SI2_ERROR_MASK_RX_FIFO_OVERFLOW_DISINT_SHIFT     24
#define SAND_HAL_MA_SI2_ERROR_MASK_RX_FIFO_OVERFLOW_DISINT_MSB       24
#define SAND_HAL_MA_SI2_ERROR_MASK_RX_FIFO_OVERFLOW_DISINT_LSB       24
#define SAND_HAL_MA_SI2_ERROR_MASK_RX_FIFO_OVERFLOW_DISINT_TYPE      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI2_ERROR_MASK_RX_FIFO_OVERFLOW_DISINT_DEFAULT   0x00000001
#define SAND_HAL_MA_SI2_ERROR_MASK_TA_ERR_CNT_DISINT_MASK            0x00ff0000
#define SAND_HAL_MA_SI2_ERROR_MASK_TA_ERR_CNT_DISINT_SHIFT           16
#define SAND_HAL_MA_SI2_ERROR_MASK_TA_ERR_CNT_DISINT_MSB             23
#define SAND_HAL_MA_SI2_ERROR_MASK_TA_ERR_CNT_DISINT_LSB             16
#define SAND_HAL_MA_SI2_ERROR_MASK_TA_ERR_CNT_DISINT_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI2_ERROR_MASK_TA_ERR_CNT_DISINT_DEFAULT         0x000000ff
#define SAND_HAL_MA_SI2_ERROR_MASK_BIP_ERR_CNT_DISINT_MASK           0x0000ff00
#define SAND_HAL_MA_SI2_ERROR_MASK_BIP_ERR_CNT_DISINT_SHIFT          8
#define SAND_HAL_MA_SI2_ERROR_MASK_BIP_ERR_CNT_DISINT_MSB            15
#define SAND_HAL_MA_SI2_ERROR_MASK_BIP_ERR_CNT_DISINT_LSB            8
#define SAND_HAL_MA_SI2_ERROR_MASK_BIP_ERR_CNT_DISINT_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI2_ERROR_MASK_BIP_ERR_CNT_DISINT_DEFAULT        0x000000ff
#define SAND_HAL_MA_SI2_ERROR_MASK_KERR_RECVD_ERR_CNT_DISINT_MASK    0x000000ff
#define SAND_HAL_MA_SI2_ERROR_MASK_KERR_RECVD_ERR_CNT_DISINT_SHIFT   0
#define SAND_HAL_MA_SI2_ERROR_MASK_KERR_RECVD_ERR_CNT_DISINT_MSB     7
#define SAND_HAL_MA_SI2_ERROR_MASK_KERR_RECVD_ERR_CNT_DISINT_LSB     0
#define SAND_HAL_MA_SI2_ERROR_MASK_KERR_RECVD_ERR_CNT_DISINT_TYPE    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI2_ERROR_MASK_KERR_RECVD_ERR_CNT_DISINT_DEFAULT 0x000000ff

/* field level defines for Device: MA  Register: si3_error_mask */
#define SAND_HAL_MA_SI3_ERROR_MASK_LOSS_OF_SYNC_EVENT_DISINT_MASK    0x08000000
#define SAND_HAL_MA_SI3_ERROR_MASK_LOSS_OF_SYNC_EVENT_DISINT_SHIFT   27
#define SAND_HAL_MA_SI3_ERROR_MASK_LOSS_OF_SYNC_EVENT_DISINT_MSB     27
#define SAND_HAL_MA_SI3_ERROR_MASK_LOSS_OF_SYNC_EVENT_DISINT_LSB     27
#define SAND_HAL_MA_SI3_ERROR_MASK_LOSS_OF_SYNC_EVENT_DISINT_TYPE    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI3_ERROR_MASK_LOSS_OF_SYNC_EVENT_DISINT_DEFAULT 0x00000001
#define SAND_HAL_MA_SI3_ERROR_MASK_RXLOS_EVENT_DISINT_MASK           0x04000000
#define SAND_HAL_MA_SI3_ERROR_MASK_RXLOS_EVENT_DISINT_SHIFT          26
#define SAND_HAL_MA_SI3_ERROR_MASK_RXLOS_EVENT_DISINT_MSB            26
#define SAND_HAL_MA_SI3_ERROR_MASK_RXLOS_EVENT_DISINT_LSB            26
#define SAND_HAL_MA_SI3_ERROR_MASK_RXLOS_EVENT_DISINT_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI3_ERROR_MASK_RXLOS_EVENT_DISINT_DEFAULT        0x00000001
#define SAND_HAL_MA_SI3_ERROR_MASK_TX_FIFO_OVERFLOW_DISINT_MASK      0x02000000
#define SAND_HAL_MA_SI3_ERROR_MASK_TX_FIFO_OVERFLOW_DISINT_SHIFT     25
#define SAND_HAL_MA_SI3_ERROR_MASK_TX_FIFO_OVERFLOW_DISINT_MSB       25
#define SAND_HAL_MA_SI3_ERROR_MASK_TX_FIFO_OVERFLOW_DISINT_LSB       25
#define SAND_HAL_MA_SI3_ERROR_MASK_TX_FIFO_OVERFLOW_DISINT_TYPE      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI3_ERROR_MASK_TX_FIFO_OVERFLOW_DISINT_DEFAULT   0x00000001
#define SAND_HAL_MA_SI3_ERROR_MASK_RX_FIFO_OVERFLOW_DISINT_MASK      0x01000000
#define SAND_HAL_MA_SI3_ERROR_MASK_RX_FIFO_OVERFLOW_DISINT_SHIFT     24
#define SAND_HAL_MA_SI3_ERROR_MASK_RX_FIFO_OVERFLOW_DISINT_MSB       24
#define SAND_HAL_MA_SI3_ERROR_MASK_RX_FIFO_OVERFLOW_DISINT_LSB       24
#define SAND_HAL_MA_SI3_ERROR_MASK_RX_FIFO_OVERFLOW_DISINT_TYPE      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI3_ERROR_MASK_RX_FIFO_OVERFLOW_DISINT_DEFAULT   0x00000001
#define SAND_HAL_MA_SI3_ERROR_MASK_TA_ERR_CNT_DISINT_MASK            0x00ff0000
#define SAND_HAL_MA_SI3_ERROR_MASK_TA_ERR_CNT_DISINT_SHIFT           16
#define SAND_HAL_MA_SI3_ERROR_MASK_TA_ERR_CNT_DISINT_MSB             23
#define SAND_HAL_MA_SI3_ERROR_MASK_TA_ERR_CNT_DISINT_LSB             16
#define SAND_HAL_MA_SI3_ERROR_MASK_TA_ERR_CNT_DISINT_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI3_ERROR_MASK_TA_ERR_CNT_DISINT_DEFAULT         0x000000ff
#define SAND_HAL_MA_SI3_ERROR_MASK_BIP_ERR_CNT_DISINT_MASK           0x0000ff00
#define SAND_HAL_MA_SI3_ERROR_MASK_BIP_ERR_CNT_DISINT_SHIFT          8
#define SAND_HAL_MA_SI3_ERROR_MASK_BIP_ERR_CNT_DISINT_MSB            15
#define SAND_HAL_MA_SI3_ERROR_MASK_BIP_ERR_CNT_DISINT_LSB            8
#define SAND_HAL_MA_SI3_ERROR_MASK_BIP_ERR_CNT_DISINT_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI3_ERROR_MASK_BIP_ERR_CNT_DISINT_DEFAULT        0x000000ff
#define SAND_HAL_MA_SI3_ERROR_MASK_KERR_RECVD_ERR_CNT_DISINT_MASK    0x000000ff
#define SAND_HAL_MA_SI3_ERROR_MASK_KERR_RECVD_ERR_CNT_DISINT_SHIFT   0
#define SAND_HAL_MA_SI3_ERROR_MASK_KERR_RECVD_ERR_CNT_DISINT_MSB     7
#define SAND_HAL_MA_SI3_ERROR_MASK_KERR_RECVD_ERR_CNT_DISINT_LSB     0
#define SAND_HAL_MA_SI3_ERROR_MASK_KERR_RECVD_ERR_CNT_DISINT_TYPE    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI3_ERROR_MASK_KERR_RECVD_ERR_CNT_DISINT_DEFAULT 0x000000ff

/* field level defines for Device: MA  Register: si4_error_mask */
#define SAND_HAL_MA_SI4_ERROR_MASK_LOSS_OF_SYNC_EVENT_DISINT_MASK    0x08000000
#define SAND_HAL_MA_SI4_ERROR_MASK_LOSS_OF_SYNC_EVENT_DISINT_SHIFT   27
#define SAND_HAL_MA_SI4_ERROR_MASK_LOSS_OF_SYNC_EVENT_DISINT_MSB     27
#define SAND_HAL_MA_SI4_ERROR_MASK_LOSS_OF_SYNC_EVENT_DISINT_LSB     27
#define SAND_HAL_MA_SI4_ERROR_MASK_LOSS_OF_SYNC_EVENT_DISINT_TYPE    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI4_ERROR_MASK_LOSS_OF_SYNC_EVENT_DISINT_DEFAULT 0x00000001
#define SAND_HAL_MA_SI4_ERROR_MASK_RXLOS_EVENT_DISINT_MASK           0x04000000
#define SAND_HAL_MA_SI4_ERROR_MASK_RXLOS_EVENT_DISINT_SHIFT          26
#define SAND_HAL_MA_SI4_ERROR_MASK_RXLOS_EVENT_DISINT_MSB            26
#define SAND_HAL_MA_SI4_ERROR_MASK_RXLOS_EVENT_DISINT_LSB            26
#define SAND_HAL_MA_SI4_ERROR_MASK_RXLOS_EVENT_DISINT_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI4_ERROR_MASK_RXLOS_EVENT_DISINT_DEFAULT        0x00000001
#define SAND_HAL_MA_SI4_ERROR_MASK_TX_FIFO_OVERFLOW_DISINT_MASK      0x02000000
#define SAND_HAL_MA_SI4_ERROR_MASK_TX_FIFO_OVERFLOW_DISINT_SHIFT     25
#define SAND_HAL_MA_SI4_ERROR_MASK_TX_FIFO_OVERFLOW_DISINT_MSB       25
#define SAND_HAL_MA_SI4_ERROR_MASK_TX_FIFO_OVERFLOW_DISINT_LSB       25
#define SAND_HAL_MA_SI4_ERROR_MASK_TX_FIFO_OVERFLOW_DISINT_TYPE      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI4_ERROR_MASK_TX_FIFO_OVERFLOW_DISINT_DEFAULT   0x00000001
#define SAND_HAL_MA_SI4_ERROR_MASK_RX_FIFO_OVERFLOW_DISINT_MASK      0x01000000
#define SAND_HAL_MA_SI4_ERROR_MASK_RX_FIFO_OVERFLOW_DISINT_SHIFT     24
#define SAND_HAL_MA_SI4_ERROR_MASK_RX_FIFO_OVERFLOW_DISINT_MSB       24
#define SAND_HAL_MA_SI4_ERROR_MASK_RX_FIFO_OVERFLOW_DISINT_LSB       24
#define SAND_HAL_MA_SI4_ERROR_MASK_RX_FIFO_OVERFLOW_DISINT_TYPE      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI4_ERROR_MASK_RX_FIFO_OVERFLOW_DISINT_DEFAULT   0x00000001
#define SAND_HAL_MA_SI4_ERROR_MASK_TA_ERR_CNT_DISINT_MASK            0x00ff0000
#define SAND_HAL_MA_SI4_ERROR_MASK_TA_ERR_CNT_DISINT_SHIFT           16
#define SAND_HAL_MA_SI4_ERROR_MASK_TA_ERR_CNT_DISINT_MSB             23
#define SAND_HAL_MA_SI4_ERROR_MASK_TA_ERR_CNT_DISINT_LSB             16
#define SAND_HAL_MA_SI4_ERROR_MASK_TA_ERR_CNT_DISINT_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI4_ERROR_MASK_TA_ERR_CNT_DISINT_DEFAULT         0x000000ff
#define SAND_HAL_MA_SI4_ERROR_MASK_BIP_ERR_CNT_DISINT_MASK           0x0000ff00
#define SAND_HAL_MA_SI4_ERROR_MASK_BIP_ERR_CNT_DISINT_SHIFT          8
#define SAND_HAL_MA_SI4_ERROR_MASK_BIP_ERR_CNT_DISINT_MSB            15
#define SAND_HAL_MA_SI4_ERROR_MASK_BIP_ERR_CNT_DISINT_LSB            8
#define SAND_HAL_MA_SI4_ERROR_MASK_BIP_ERR_CNT_DISINT_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI4_ERROR_MASK_BIP_ERR_CNT_DISINT_DEFAULT        0x000000ff
#define SAND_HAL_MA_SI4_ERROR_MASK_KERR_RECVD_ERR_CNT_DISINT_MASK    0x000000ff
#define SAND_HAL_MA_SI4_ERROR_MASK_KERR_RECVD_ERR_CNT_DISINT_SHIFT   0
#define SAND_HAL_MA_SI4_ERROR_MASK_KERR_RECVD_ERR_CNT_DISINT_MSB     7
#define SAND_HAL_MA_SI4_ERROR_MASK_KERR_RECVD_ERR_CNT_DISINT_LSB     0
#define SAND_HAL_MA_SI4_ERROR_MASK_KERR_RECVD_ERR_CNT_DISINT_TYPE    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI4_ERROR_MASK_KERR_RECVD_ERR_CNT_DISINT_DEFAULT 0x000000ff

/* field level defines for Device: MA  Register: si5_error_mask */
#define SAND_HAL_MA_SI5_ERROR_MASK_LOSS_OF_SYNC_EVENT_DISINT_MASK    0x08000000
#define SAND_HAL_MA_SI5_ERROR_MASK_LOSS_OF_SYNC_EVENT_DISINT_SHIFT   27
#define SAND_HAL_MA_SI5_ERROR_MASK_LOSS_OF_SYNC_EVENT_DISINT_MSB     27
#define SAND_HAL_MA_SI5_ERROR_MASK_LOSS_OF_SYNC_EVENT_DISINT_LSB     27
#define SAND_HAL_MA_SI5_ERROR_MASK_LOSS_OF_SYNC_EVENT_DISINT_TYPE    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI5_ERROR_MASK_LOSS_OF_SYNC_EVENT_DISINT_DEFAULT 0x00000001
#define SAND_HAL_MA_SI5_ERROR_MASK_RXLOS_EVENT_DISINT_MASK           0x04000000
#define SAND_HAL_MA_SI5_ERROR_MASK_RXLOS_EVENT_DISINT_SHIFT          26
#define SAND_HAL_MA_SI5_ERROR_MASK_RXLOS_EVENT_DISINT_MSB            26
#define SAND_HAL_MA_SI5_ERROR_MASK_RXLOS_EVENT_DISINT_LSB            26
#define SAND_HAL_MA_SI5_ERROR_MASK_RXLOS_EVENT_DISINT_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI5_ERROR_MASK_RXLOS_EVENT_DISINT_DEFAULT        0x00000001
#define SAND_HAL_MA_SI5_ERROR_MASK_TX_FIFO_OVERFLOW_DISINT_MASK      0x02000000
#define SAND_HAL_MA_SI5_ERROR_MASK_TX_FIFO_OVERFLOW_DISINT_SHIFT     25
#define SAND_HAL_MA_SI5_ERROR_MASK_TX_FIFO_OVERFLOW_DISINT_MSB       25
#define SAND_HAL_MA_SI5_ERROR_MASK_TX_FIFO_OVERFLOW_DISINT_LSB       25
#define SAND_HAL_MA_SI5_ERROR_MASK_TX_FIFO_OVERFLOW_DISINT_TYPE      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI5_ERROR_MASK_TX_FIFO_OVERFLOW_DISINT_DEFAULT   0x00000001
#define SAND_HAL_MA_SI5_ERROR_MASK_RX_FIFO_OVERFLOW_DISINT_MASK      0x01000000
#define SAND_HAL_MA_SI5_ERROR_MASK_RX_FIFO_OVERFLOW_DISINT_SHIFT     24
#define SAND_HAL_MA_SI5_ERROR_MASK_RX_FIFO_OVERFLOW_DISINT_MSB       24
#define SAND_HAL_MA_SI5_ERROR_MASK_RX_FIFO_OVERFLOW_DISINT_LSB       24
#define SAND_HAL_MA_SI5_ERROR_MASK_RX_FIFO_OVERFLOW_DISINT_TYPE      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI5_ERROR_MASK_RX_FIFO_OVERFLOW_DISINT_DEFAULT   0x00000001
#define SAND_HAL_MA_SI5_ERROR_MASK_TA_ERR_CNT_DISINT_MASK            0x00ff0000
#define SAND_HAL_MA_SI5_ERROR_MASK_TA_ERR_CNT_DISINT_SHIFT           16
#define SAND_HAL_MA_SI5_ERROR_MASK_TA_ERR_CNT_DISINT_MSB             23
#define SAND_HAL_MA_SI5_ERROR_MASK_TA_ERR_CNT_DISINT_LSB             16
#define SAND_HAL_MA_SI5_ERROR_MASK_TA_ERR_CNT_DISINT_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI5_ERROR_MASK_TA_ERR_CNT_DISINT_DEFAULT         0x000000ff
#define SAND_HAL_MA_SI5_ERROR_MASK_BIP_ERR_CNT_DISINT_MASK           0x0000ff00
#define SAND_HAL_MA_SI5_ERROR_MASK_BIP_ERR_CNT_DISINT_SHIFT          8
#define SAND_HAL_MA_SI5_ERROR_MASK_BIP_ERR_CNT_DISINT_MSB            15
#define SAND_HAL_MA_SI5_ERROR_MASK_BIP_ERR_CNT_DISINT_LSB            8
#define SAND_HAL_MA_SI5_ERROR_MASK_BIP_ERR_CNT_DISINT_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI5_ERROR_MASK_BIP_ERR_CNT_DISINT_DEFAULT        0x000000ff
#define SAND_HAL_MA_SI5_ERROR_MASK_KERR_RECVD_ERR_CNT_DISINT_MASK    0x000000ff
#define SAND_HAL_MA_SI5_ERROR_MASK_KERR_RECVD_ERR_CNT_DISINT_SHIFT   0
#define SAND_HAL_MA_SI5_ERROR_MASK_KERR_RECVD_ERR_CNT_DISINT_MSB     7
#define SAND_HAL_MA_SI5_ERROR_MASK_KERR_RECVD_ERR_CNT_DISINT_LSB     0
#define SAND_HAL_MA_SI5_ERROR_MASK_KERR_RECVD_ERR_CNT_DISINT_TYPE    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI5_ERROR_MASK_KERR_RECVD_ERR_CNT_DISINT_DEFAULT 0x000000ff

/* field level defines for Device: MA  Register: si6_error_mask */
#define SAND_HAL_MA_SI6_ERROR_MASK_LOSS_OF_SYNC_EVENT_DISINT_MASK    0x08000000
#define SAND_HAL_MA_SI6_ERROR_MASK_LOSS_OF_SYNC_EVENT_DISINT_SHIFT   27
#define SAND_HAL_MA_SI6_ERROR_MASK_LOSS_OF_SYNC_EVENT_DISINT_MSB     27
#define SAND_HAL_MA_SI6_ERROR_MASK_LOSS_OF_SYNC_EVENT_DISINT_LSB     27
#define SAND_HAL_MA_SI6_ERROR_MASK_LOSS_OF_SYNC_EVENT_DISINT_TYPE    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI6_ERROR_MASK_LOSS_OF_SYNC_EVENT_DISINT_DEFAULT 0x00000001
#define SAND_HAL_MA_SI6_ERROR_MASK_RXLOS_EVENT_DISINT_MASK           0x04000000
#define SAND_HAL_MA_SI6_ERROR_MASK_RXLOS_EVENT_DISINT_SHIFT          26
#define SAND_HAL_MA_SI6_ERROR_MASK_RXLOS_EVENT_DISINT_MSB            26
#define SAND_HAL_MA_SI6_ERROR_MASK_RXLOS_EVENT_DISINT_LSB            26
#define SAND_HAL_MA_SI6_ERROR_MASK_RXLOS_EVENT_DISINT_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI6_ERROR_MASK_RXLOS_EVENT_DISINT_DEFAULT        0x00000001
#define SAND_HAL_MA_SI6_ERROR_MASK_TX_FIFO_OVERFLOW_DISINT_MASK      0x02000000
#define SAND_HAL_MA_SI6_ERROR_MASK_TX_FIFO_OVERFLOW_DISINT_SHIFT     25
#define SAND_HAL_MA_SI6_ERROR_MASK_TX_FIFO_OVERFLOW_DISINT_MSB       25
#define SAND_HAL_MA_SI6_ERROR_MASK_TX_FIFO_OVERFLOW_DISINT_LSB       25
#define SAND_HAL_MA_SI6_ERROR_MASK_TX_FIFO_OVERFLOW_DISINT_TYPE      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI6_ERROR_MASK_TX_FIFO_OVERFLOW_DISINT_DEFAULT   0x00000001
#define SAND_HAL_MA_SI6_ERROR_MASK_RX_FIFO_OVERFLOW_DISINT_MASK      0x01000000
#define SAND_HAL_MA_SI6_ERROR_MASK_RX_FIFO_OVERFLOW_DISINT_SHIFT     24
#define SAND_HAL_MA_SI6_ERROR_MASK_RX_FIFO_OVERFLOW_DISINT_MSB       24
#define SAND_HAL_MA_SI6_ERROR_MASK_RX_FIFO_OVERFLOW_DISINT_LSB       24
#define SAND_HAL_MA_SI6_ERROR_MASK_RX_FIFO_OVERFLOW_DISINT_TYPE      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI6_ERROR_MASK_RX_FIFO_OVERFLOW_DISINT_DEFAULT   0x00000001
#define SAND_HAL_MA_SI6_ERROR_MASK_TA_ERR_CNT_DISINT_MASK            0x00ff0000
#define SAND_HAL_MA_SI6_ERROR_MASK_TA_ERR_CNT_DISINT_SHIFT           16
#define SAND_HAL_MA_SI6_ERROR_MASK_TA_ERR_CNT_DISINT_MSB             23
#define SAND_HAL_MA_SI6_ERROR_MASK_TA_ERR_CNT_DISINT_LSB             16
#define SAND_HAL_MA_SI6_ERROR_MASK_TA_ERR_CNT_DISINT_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI6_ERROR_MASK_TA_ERR_CNT_DISINT_DEFAULT         0x000000ff
#define SAND_HAL_MA_SI6_ERROR_MASK_BIP_ERR_CNT_DISINT_MASK           0x0000ff00
#define SAND_HAL_MA_SI6_ERROR_MASK_BIP_ERR_CNT_DISINT_SHIFT          8
#define SAND_HAL_MA_SI6_ERROR_MASK_BIP_ERR_CNT_DISINT_MSB            15
#define SAND_HAL_MA_SI6_ERROR_MASK_BIP_ERR_CNT_DISINT_LSB            8
#define SAND_HAL_MA_SI6_ERROR_MASK_BIP_ERR_CNT_DISINT_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI6_ERROR_MASK_BIP_ERR_CNT_DISINT_DEFAULT        0x000000ff
#define SAND_HAL_MA_SI6_ERROR_MASK_KERR_RECVD_ERR_CNT_DISINT_MASK    0x000000ff
#define SAND_HAL_MA_SI6_ERROR_MASK_KERR_RECVD_ERR_CNT_DISINT_SHIFT   0
#define SAND_HAL_MA_SI6_ERROR_MASK_KERR_RECVD_ERR_CNT_DISINT_MSB     7
#define SAND_HAL_MA_SI6_ERROR_MASK_KERR_RECVD_ERR_CNT_DISINT_LSB     0
#define SAND_HAL_MA_SI6_ERROR_MASK_KERR_RECVD_ERR_CNT_DISINT_TYPE    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI6_ERROR_MASK_KERR_RECVD_ERR_CNT_DISINT_DEFAULT 0x000000ff

/* field level defines for Device: MA  Register: si7_error_mask */
#define SAND_HAL_MA_SI7_ERROR_MASK_LOSS_OF_SYNC_EVENT_DISINT_MASK    0x08000000
#define SAND_HAL_MA_SI7_ERROR_MASK_LOSS_OF_SYNC_EVENT_DISINT_SHIFT   27
#define SAND_HAL_MA_SI7_ERROR_MASK_LOSS_OF_SYNC_EVENT_DISINT_MSB     27
#define SAND_HAL_MA_SI7_ERROR_MASK_LOSS_OF_SYNC_EVENT_DISINT_LSB     27
#define SAND_HAL_MA_SI7_ERROR_MASK_LOSS_OF_SYNC_EVENT_DISINT_TYPE    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI7_ERROR_MASK_LOSS_OF_SYNC_EVENT_DISINT_DEFAULT 0x00000001
#define SAND_HAL_MA_SI7_ERROR_MASK_RXLOS_EVENT_DISINT_MASK           0x04000000
#define SAND_HAL_MA_SI7_ERROR_MASK_RXLOS_EVENT_DISINT_SHIFT          26
#define SAND_HAL_MA_SI7_ERROR_MASK_RXLOS_EVENT_DISINT_MSB            26
#define SAND_HAL_MA_SI7_ERROR_MASK_RXLOS_EVENT_DISINT_LSB            26
#define SAND_HAL_MA_SI7_ERROR_MASK_RXLOS_EVENT_DISINT_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI7_ERROR_MASK_RXLOS_EVENT_DISINT_DEFAULT        0x00000001
#define SAND_HAL_MA_SI7_ERROR_MASK_TX_FIFO_OVERFLOW_DISINT_MASK      0x02000000
#define SAND_HAL_MA_SI7_ERROR_MASK_TX_FIFO_OVERFLOW_DISINT_SHIFT     25
#define SAND_HAL_MA_SI7_ERROR_MASK_TX_FIFO_OVERFLOW_DISINT_MSB       25
#define SAND_HAL_MA_SI7_ERROR_MASK_TX_FIFO_OVERFLOW_DISINT_LSB       25
#define SAND_HAL_MA_SI7_ERROR_MASK_TX_FIFO_OVERFLOW_DISINT_TYPE      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI7_ERROR_MASK_TX_FIFO_OVERFLOW_DISINT_DEFAULT   0x00000001
#define SAND_HAL_MA_SI7_ERROR_MASK_RX_FIFO_OVERFLOW_DISINT_MASK      0x01000000
#define SAND_HAL_MA_SI7_ERROR_MASK_RX_FIFO_OVERFLOW_DISINT_SHIFT     24
#define SAND_HAL_MA_SI7_ERROR_MASK_RX_FIFO_OVERFLOW_DISINT_MSB       24
#define SAND_HAL_MA_SI7_ERROR_MASK_RX_FIFO_OVERFLOW_DISINT_LSB       24
#define SAND_HAL_MA_SI7_ERROR_MASK_RX_FIFO_OVERFLOW_DISINT_TYPE      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI7_ERROR_MASK_RX_FIFO_OVERFLOW_DISINT_DEFAULT   0x00000001
#define SAND_HAL_MA_SI7_ERROR_MASK_TA_ERR_CNT_DISINT_MASK            0x00ff0000
#define SAND_HAL_MA_SI7_ERROR_MASK_TA_ERR_CNT_DISINT_SHIFT           16
#define SAND_HAL_MA_SI7_ERROR_MASK_TA_ERR_CNT_DISINT_MSB             23
#define SAND_HAL_MA_SI7_ERROR_MASK_TA_ERR_CNT_DISINT_LSB             16
#define SAND_HAL_MA_SI7_ERROR_MASK_TA_ERR_CNT_DISINT_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI7_ERROR_MASK_TA_ERR_CNT_DISINT_DEFAULT         0x000000ff
#define SAND_HAL_MA_SI7_ERROR_MASK_BIP_ERR_CNT_DISINT_MASK           0x0000ff00
#define SAND_HAL_MA_SI7_ERROR_MASK_BIP_ERR_CNT_DISINT_SHIFT          8
#define SAND_HAL_MA_SI7_ERROR_MASK_BIP_ERR_CNT_DISINT_MSB            15
#define SAND_HAL_MA_SI7_ERROR_MASK_BIP_ERR_CNT_DISINT_LSB            8
#define SAND_HAL_MA_SI7_ERROR_MASK_BIP_ERR_CNT_DISINT_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI7_ERROR_MASK_BIP_ERR_CNT_DISINT_DEFAULT        0x000000ff
#define SAND_HAL_MA_SI7_ERROR_MASK_KERR_RECVD_ERR_CNT_DISINT_MASK    0x000000ff
#define SAND_HAL_MA_SI7_ERROR_MASK_KERR_RECVD_ERR_CNT_DISINT_SHIFT   0
#define SAND_HAL_MA_SI7_ERROR_MASK_KERR_RECVD_ERR_CNT_DISINT_MSB     7
#define SAND_HAL_MA_SI7_ERROR_MASK_KERR_RECVD_ERR_CNT_DISINT_LSB     0
#define SAND_HAL_MA_SI7_ERROR_MASK_KERR_RECVD_ERR_CNT_DISINT_TYPE    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI7_ERROR_MASK_KERR_RECVD_ERR_CNT_DISINT_DEFAULT 0x000000ff

/* field level defines for Device: MA  Register: si8_error_mask */
#define SAND_HAL_MA_SI8_ERROR_MASK_LOSS_OF_SYNC_EVENT_DISINT_MASK    0x08000000
#define SAND_HAL_MA_SI8_ERROR_MASK_LOSS_OF_SYNC_EVENT_DISINT_SHIFT   27
#define SAND_HAL_MA_SI8_ERROR_MASK_LOSS_OF_SYNC_EVENT_DISINT_MSB     27
#define SAND_HAL_MA_SI8_ERROR_MASK_LOSS_OF_SYNC_EVENT_DISINT_LSB     27
#define SAND_HAL_MA_SI8_ERROR_MASK_LOSS_OF_SYNC_EVENT_DISINT_TYPE    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI8_ERROR_MASK_LOSS_OF_SYNC_EVENT_DISINT_DEFAULT 0x00000001
#define SAND_HAL_MA_SI8_ERROR_MASK_RXLOS_EVENT_DISINT_MASK           0x04000000
#define SAND_HAL_MA_SI8_ERROR_MASK_RXLOS_EVENT_DISINT_SHIFT          26
#define SAND_HAL_MA_SI8_ERROR_MASK_RXLOS_EVENT_DISINT_MSB            26
#define SAND_HAL_MA_SI8_ERROR_MASK_RXLOS_EVENT_DISINT_LSB            26
#define SAND_HAL_MA_SI8_ERROR_MASK_RXLOS_EVENT_DISINT_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI8_ERROR_MASK_RXLOS_EVENT_DISINT_DEFAULT        0x00000001
#define SAND_HAL_MA_SI8_ERROR_MASK_TX_FIFO_OVERFLOW_DISINT_MASK      0x02000000
#define SAND_HAL_MA_SI8_ERROR_MASK_TX_FIFO_OVERFLOW_DISINT_SHIFT     25
#define SAND_HAL_MA_SI8_ERROR_MASK_TX_FIFO_OVERFLOW_DISINT_MSB       25
#define SAND_HAL_MA_SI8_ERROR_MASK_TX_FIFO_OVERFLOW_DISINT_LSB       25
#define SAND_HAL_MA_SI8_ERROR_MASK_TX_FIFO_OVERFLOW_DISINT_TYPE      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI8_ERROR_MASK_TX_FIFO_OVERFLOW_DISINT_DEFAULT   0x00000001
#define SAND_HAL_MA_SI8_ERROR_MASK_RX_FIFO_OVERFLOW_DISINT_MASK      0x01000000
#define SAND_HAL_MA_SI8_ERROR_MASK_RX_FIFO_OVERFLOW_DISINT_SHIFT     24
#define SAND_HAL_MA_SI8_ERROR_MASK_RX_FIFO_OVERFLOW_DISINT_MSB       24
#define SAND_HAL_MA_SI8_ERROR_MASK_RX_FIFO_OVERFLOW_DISINT_LSB       24
#define SAND_HAL_MA_SI8_ERROR_MASK_RX_FIFO_OVERFLOW_DISINT_TYPE      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI8_ERROR_MASK_RX_FIFO_OVERFLOW_DISINT_DEFAULT   0x00000001
#define SAND_HAL_MA_SI8_ERROR_MASK_TA_ERR_CNT_DISINT_MASK            0x00ff0000
#define SAND_HAL_MA_SI8_ERROR_MASK_TA_ERR_CNT_DISINT_SHIFT           16
#define SAND_HAL_MA_SI8_ERROR_MASK_TA_ERR_CNT_DISINT_MSB             23
#define SAND_HAL_MA_SI8_ERROR_MASK_TA_ERR_CNT_DISINT_LSB             16
#define SAND_HAL_MA_SI8_ERROR_MASK_TA_ERR_CNT_DISINT_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI8_ERROR_MASK_TA_ERR_CNT_DISINT_DEFAULT         0x000000ff
#define SAND_HAL_MA_SI8_ERROR_MASK_BIP_ERR_CNT_DISINT_MASK           0x0000ff00
#define SAND_HAL_MA_SI8_ERROR_MASK_BIP_ERR_CNT_DISINT_SHIFT          8
#define SAND_HAL_MA_SI8_ERROR_MASK_BIP_ERR_CNT_DISINT_MSB            15
#define SAND_HAL_MA_SI8_ERROR_MASK_BIP_ERR_CNT_DISINT_LSB            8
#define SAND_HAL_MA_SI8_ERROR_MASK_BIP_ERR_CNT_DISINT_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI8_ERROR_MASK_BIP_ERR_CNT_DISINT_DEFAULT        0x000000ff
#define SAND_HAL_MA_SI8_ERROR_MASK_KERR_RECVD_ERR_CNT_DISINT_MASK    0x000000ff
#define SAND_HAL_MA_SI8_ERROR_MASK_KERR_RECVD_ERR_CNT_DISINT_SHIFT   0
#define SAND_HAL_MA_SI8_ERROR_MASK_KERR_RECVD_ERR_CNT_DISINT_MSB     7
#define SAND_HAL_MA_SI8_ERROR_MASK_KERR_RECVD_ERR_CNT_DISINT_LSB     0
#define SAND_HAL_MA_SI8_ERROR_MASK_KERR_RECVD_ERR_CNT_DISINT_TYPE    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI8_ERROR_MASK_KERR_RECVD_ERR_CNT_DISINT_DEFAULT 0x000000ff

/* field level defines for Device: MA  Register: si9_error_mask */
#define SAND_HAL_MA_SI9_ERROR_MASK_LOSS_OF_SYNC_EVENT_DISINT_MASK    0x08000000
#define SAND_HAL_MA_SI9_ERROR_MASK_LOSS_OF_SYNC_EVENT_DISINT_SHIFT   27
#define SAND_HAL_MA_SI9_ERROR_MASK_LOSS_OF_SYNC_EVENT_DISINT_MSB     27
#define SAND_HAL_MA_SI9_ERROR_MASK_LOSS_OF_SYNC_EVENT_DISINT_LSB     27
#define SAND_HAL_MA_SI9_ERROR_MASK_LOSS_OF_SYNC_EVENT_DISINT_TYPE    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI9_ERROR_MASK_LOSS_OF_SYNC_EVENT_DISINT_DEFAULT 0x00000001
#define SAND_HAL_MA_SI9_ERROR_MASK_RXLOS_EVENT_DISINT_MASK           0x04000000
#define SAND_HAL_MA_SI9_ERROR_MASK_RXLOS_EVENT_DISINT_SHIFT          26
#define SAND_HAL_MA_SI9_ERROR_MASK_RXLOS_EVENT_DISINT_MSB            26
#define SAND_HAL_MA_SI9_ERROR_MASK_RXLOS_EVENT_DISINT_LSB            26
#define SAND_HAL_MA_SI9_ERROR_MASK_RXLOS_EVENT_DISINT_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI9_ERROR_MASK_RXLOS_EVENT_DISINT_DEFAULT        0x00000001
#define SAND_HAL_MA_SI9_ERROR_MASK_TX_FIFO_OVERFLOW_DISINT_MASK      0x02000000
#define SAND_HAL_MA_SI9_ERROR_MASK_TX_FIFO_OVERFLOW_DISINT_SHIFT     25
#define SAND_HAL_MA_SI9_ERROR_MASK_TX_FIFO_OVERFLOW_DISINT_MSB       25
#define SAND_HAL_MA_SI9_ERROR_MASK_TX_FIFO_OVERFLOW_DISINT_LSB       25
#define SAND_HAL_MA_SI9_ERROR_MASK_TX_FIFO_OVERFLOW_DISINT_TYPE      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI9_ERROR_MASK_TX_FIFO_OVERFLOW_DISINT_DEFAULT   0x00000001
#define SAND_HAL_MA_SI9_ERROR_MASK_RX_FIFO_OVERFLOW_DISINT_MASK      0x01000000
#define SAND_HAL_MA_SI9_ERROR_MASK_RX_FIFO_OVERFLOW_DISINT_SHIFT     24
#define SAND_HAL_MA_SI9_ERROR_MASK_RX_FIFO_OVERFLOW_DISINT_MSB       24
#define SAND_HAL_MA_SI9_ERROR_MASK_RX_FIFO_OVERFLOW_DISINT_LSB       24
#define SAND_HAL_MA_SI9_ERROR_MASK_RX_FIFO_OVERFLOW_DISINT_TYPE      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI9_ERROR_MASK_RX_FIFO_OVERFLOW_DISINT_DEFAULT   0x00000001
#define SAND_HAL_MA_SI9_ERROR_MASK_TA_ERR_CNT_DISINT_MASK            0x00ff0000
#define SAND_HAL_MA_SI9_ERROR_MASK_TA_ERR_CNT_DISINT_SHIFT           16
#define SAND_HAL_MA_SI9_ERROR_MASK_TA_ERR_CNT_DISINT_MSB             23
#define SAND_HAL_MA_SI9_ERROR_MASK_TA_ERR_CNT_DISINT_LSB             16
#define SAND_HAL_MA_SI9_ERROR_MASK_TA_ERR_CNT_DISINT_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI9_ERROR_MASK_TA_ERR_CNT_DISINT_DEFAULT         0x000000ff
#define SAND_HAL_MA_SI9_ERROR_MASK_BIP_ERR_CNT_DISINT_MASK           0x0000ff00
#define SAND_HAL_MA_SI9_ERROR_MASK_BIP_ERR_CNT_DISINT_SHIFT          8
#define SAND_HAL_MA_SI9_ERROR_MASK_BIP_ERR_CNT_DISINT_MSB            15
#define SAND_HAL_MA_SI9_ERROR_MASK_BIP_ERR_CNT_DISINT_LSB            8
#define SAND_HAL_MA_SI9_ERROR_MASK_BIP_ERR_CNT_DISINT_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI9_ERROR_MASK_BIP_ERR_CNT_DISINT_DEFAULT        0x000000ff
#define SAND_HAL_MA_SI9_ERROR_MASK_KERR_RECVD_ERR_CNT_DISINT_MASK    0x000000ff
#define SAND_HAL_MA_SI9_ERROR_MASK_KERR_RECVD_ERR_CNT_DISINT_SHIFT   0
#define SAND_HAL_MA_SI9_ERROR_MASK_KERR_RECVD_ERR_CNT_DISINT_MSB     7
#define SAND_HAL_MA_SI9_ERROR_MASK_KERR_RECVD_ERR_CNT_DISINT_LSB     0
#define SAND_HAL_MA_SI9_ERROR_MASK_KERR_RECVD_ERR_CNT_DISINT_TYPE    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI9_ERROR_MASK_KERR_RECVD_ERR_CNT_DISINT_DEFAULT 0x000000ff

/* field level defines for Device: MA  Register: si10_error_mask */
#define SAND_HAL_MA_SI10_ERROR_MASK_LOSS_OF_SYNC_EVENT_DISINT_MASK   0x08000000
#define SAND_HAL_MA_SI10_ERROR_MASK_LOSS_OF_SYNC_EVENT_DISINT_SHIFT  27
#define SAND_HAL_MA_SI10_ERROR_MASK_LOSS_OF_SYNC_EVENT_DISINT_MSB    27
#define SAND_HAL_MA_SI10_ERROR_MASK_LOSS_OF_SYNC_EVENT_DISINT_LSB    27
#define SAND_HAL_MA_SI10_ERROR_MASK_LOSS_OF_SYNC_EVENT_DISINT_TYPE   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI10_ERROR_MASK_LOSS_OF_SYNC_EVENT_DISINT_DEFAULT 0x00000001
#define SAND_HAL_MA_SI10_ERROR_MASK_RXLOS_EVENT_DISINT_MASK          0x04000000
#define SAND_HAL_MA_SI10_ERROR_MASK_RXLOS_EVENT_DISINT_SHIFT         26
#define SAND_HAL_MA_SI10_ERROR_MASK_RXLOS_EVENT_DISINT_MSB           26
#define SAND_HAL_MA_SI10_ERROR_MASK_RXLOS_EVENT_DISINT_LSB           26
#define SAND_HAL_MA_SI10_ERROR_MASK_RXLOS_EVENT_DISINT_TYPE          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI10_ERROR_MASK_RXLOS_EVENT_DISINT_DEFAULT       0x00000001
#define SAND_HAL_MA_SI10_ERROR_MASK_TX_FIFO_OVERFLOW_DISINT_MASK     0x02000000
#define SAND_HAL_MA_SI10_ERROR_MASK_TX_FIFO_OVERFLOW_DISINT_SHIFT    25
#define SAND_HAL_MA_SI10_ERROR_MASK_TX_FIFO_OVERFLOW_DISINT_MSB      25
#define SAND_HAL_MA_SI10_ERROR_MASK_TX_FIFO_OVERFLOW_DISINT_LSB      25
#define SAND_HAL_MA_SI10_ERROR_MASK_TX_FIFO_OVERFLOW_DISINT_TYPE     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI10_ERROR_MASK_TX_FIFO_OVERFLOW_DISINT_DEFAULT  0x00000001
#define SAND_HAL_MA_SI10_ERROR_MASK_RX_FIFO_OVERFLOW_DISINT_MASK     0x01000000
#define SAND_HAL_MA_SI10_ERROR_MASK_RX_FIFO_OVERFLOW_DISINT_SHIFT    24
#define SAND_HAL_MA_SI10_ERROR_MASK_RX_FIFO_OVERFLOW_DISINT_MSB      24
#define SAND_HAL_MA_SI10_ERROR_MASK_RX_FIFO_OVERFLOW_DISINT_LSB      24
#define SAND_HAL_MA_SI10_ERROR_MASK_RX_FIFO_OVERFLOW_DISINT_TYPE     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI10_ERROR_MASK_RX_FIFO_OVERFLOW_DISINT_DEFAULT  0x00000001
#define SAND_HAL_MA_SI10_ERROR_MASK_TA_ERR_CNT_DISINT_MASK           0x00ff0000
#define SAND_HAL_MA_SI10_ERROR_MASK_TA_ERR_CNT_DISINT_SHIFT          16
#define SAND_HAL_MA_SI10_ERROR_MASK_TA_ERR_CNT_DISINT_MSB            23
#define SAND_HAL_MA_SI10_ERROR_MASK_TA_ERR_CNT_DISINT_LSB            16
#define SAND_HAL_MA_SI10_ERROR_MASK_TA_ERR_CNT_DISINT_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI10_ERROR_MASK_TA_ERR_CNT_DISINT_DEFAULT        0x000000ff
#define SAND_HAL_MA_SI10_ERROR_MASK_BIP_ERR_CNT_DISINT_MASK          0x0000ff00
#define SAND_HAL_MA_SI10_ERROR_MASK_BIP_ERR_CNT_DISINT_SHIFT         8
#define SAND_HAL_MA_SI10_ERROR_MASK_BIP_ERR_CNT_DISINT_MSB           15
#define SAND_HAL_MA_SI10_ERROR_MASK_BIP_ERR_CNT_DISINT_LSB           8
#define SAND_HAL_MA_SI10_ERROR_MASK_BIP_ERR_CNT_DISINT_TYPE          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI10_ERROR_MASK_BIP_ERR_CNT_DISINT_DEFAULT       0x000000ff
#define SAND_HAL_MA_SI10_ERROR_MASK_KERR_RECVD_ERR_CNT_DISINT_MASK   0x000000ff
#define SAND_HAL_MA_SI10_ERROR_MASK_KERR_RECVD_ERR_CNT_DISINT_SHIFT  0
#define SAND_HAL_MA_SI10_ERROR_MASK_KERR_RECVD_ERR_CNT_DISINT_MSB    7
#define SAND_HAL_MA_SI10_ERROR_MASK_KERR_RECVD_ERR_CNT_DISINT_LSB    0
#define SAND_HAL_MA_SI10_ERROR_MASK_KERR_RECVD_ERR_CNT_DISINT_TYPE   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI10_ERROR_MASK_KERR_RECVD_ERR_CNT_DISINT_DEFAULT 0x000000ff

/* field level defines for Device: MA  Register: si11_error_mask */
#define SAND_HAL_MA_SI11_ERROR_MASK_LOSS_OF_SYNC_EVENT_DISINT_MASK   0x08000000
#define SAND_HAL_MA_SI11_ERROR_MASK_LOSS_OF_SYNC_EVENT_DISINT_SHIFT  27
#define SAND_HAL_MA_SI11_ERROR_MASK_LOSS_OF_SYNC_EVENT_DISINT_MSB    27
#define SAND_HAL_MA_SI11_ERROR_MASK_LOSS_OF_SYNC_EVENT_DISINT_LSB    27
#define SAND_HAL_MA_SI11_ERROR_MASK_LOSS_OF_SYNC_EVENT_DISINT_TYPE   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI11_ERROR_MASK_LOSS_OF_SYNC_EVENT_DISINT_DEFAULT 0x00000001
#define SAND_HAL_MA_SI11_ERROR_MASK_RXLOS_EVENT_DISINT_MASK          0x04000000
#define SAND_HAL_MA_SI11_ERROR_MASK_RXLOS_EVENT_DISINT_SHIFT         26
#define SAND_HAL_MA_SI11_ERROR_MASK_RXLOS_EVENT_DISINT_MSB           26
#define SAND_HAL_MA_SI11_ERROR_MASK_RXLOS_EVENT_DISINT_LSB           26
#define SAND_HAL_MA_SI11_ERROR_MASK_RXLOS_EVENT_DISINT_TYPE          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI11_ERROR_MASK_RXLOS_EVENT_DISINT_DEFAULT       0x00000001
#define SAND_HAL_MA_SI11_ERROR_MASK_TX_FIFO_OVERFLOW_DISINT_MASK     0x02000000
#define SAND_HAL_MA_SI11_ERROR_MASK_TX_FIFO_OVERFLOW_DISINT_SHIFT    25
#define SAND_HAL_MA_SI11_ERROR_MASK_TX_FIFO_OVERFLOW_DISINT_MSB      25
#define SAND_HAL_MA_SI11_ERROR_MASK_TX_FIFO_OVERFLOW_DISINT_LSB      25
#define SAND_HAL_MA_SI11_ERROR_MASK_TX_FIFO_OVERFLOW_DISINT_TYPE     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI11_ERROR_MASK_TX_FIFO_OVERFLOW_DISINT_DEFAULT  0x00000001
#define SAND_HAL_MA_SI11_ERROR_MASK_RX_FIFO_OVERFLOW_DISINT_MASK     0x01000000
#define SAND_HAL_MA_SI11_ERROR_MASK_RX_FIFO_OVERFLOW_DISINT_SHIFT    24
#define SAND_HAL_MA_SI11_ERROR_MASK_RX_FIFO_OVERFLOW_DISINT_MSB      24
#define SAND_HAL_MA_SI11_ERROR_MASK_RX_FIFO_OVERFLOW_DISINT_LSB      24
#define SAND_HAL_MA_SI11_ERROR_MASK_RX_FIFO_OVERFLOW_DISINT_TYPE     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI11_ERROR_MASK_RX_FIFO_OVERFLOW_DISINT_DEFAULT  0x00000001
#define SAND_HAL_MA_SI11_ERROR_MASK_TA_ERR_CNT_DISINT_MASK           0x00ff0000
#define SAND_HAL_MA_SI11_ERROR_MASK_TA_ERR_CNT_DISINT_SHIFT          16
#define SAND_HAL_MA_SI11_ERROR_MASK_TA_ERR_CNT_DISINT_MSB            23
#define SAND_HAL_MA_SI11_ERROR_MASK_TA_ERR_CNT_DISINT_LSB            16
#define SAND_HAL_MA_SI11_ERROR_MASK_TA_ERR_CNT_DISINT_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI11_ERROR_MASK_TA_ERR_CNT_DISINT_DEFAULT        0x000000ff
#define SAND_HAL_MA_SI11_ERROR_MASK_BIP_ERR_CNT_DISINT_MASK          0x0000ff00
#define SAND_HAL_MA_SI11_ERROR_MASK_BIP_ERR_CNT_DISINT_SHIFT         8
#define SAND_HAL_MA_SI11_ERROR_MASK_BIP_ERR_CNT_DISINT_MSB           15
#define SAND_HAL_MA_SI11_ERROR_MASK_BIP_ERR_CNT_DISINT_LSB           8
#define SAND_HAL_MA_SI11_ERROR_MASK_BIP_ERR_CNT_DISINT_TYPE          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI11_ERROR_MASK_BIP_ERR_CNT_DISINT_DEFAULT       0x000000ff
#define SAND_HAL_MA_SI11_ERROR_MASK_KERR_RECVD_ERR_CNT_DISINT_MASK   0x000000ff
#define SAND_HAL_MA_SI11_ERROR_MASK_KERR_RECVD_ERR_CNT_DISINT_SHIFT  0
#define SAND_HAL_MA_SI11_ERROR_MASK_KERR_RECVD_ERR_CNT_DISINT_MSB    7
#define SAND_HAL_MA_SI11_ERROR_MASK_KERR_RECVD_ERR_CNT_DISINT_LSB    0
#define SAND_HAL_MA_SI11_ERROR_MASK_KERR_RECVD_ERR_CNT_DISINT_TYPE   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI11_ERROR_MASK_KERR_RECVD_ERR_CNT_DISINT_DEFAULT 0x000000ff

/* field level defines for Device: MA  Register: si12_error_mask */
#define SAND_HAL_MA_SI12_ERROR_MASK_LOSS_OF_SYNC_EVENT_DISINT_MASK   0x08000000
#define SAND_HAL_MA_SI12_ERROR_MASK_LOSS_OF_SYNC_EVENT_DISINT_SHIFT  27
#define SAND_HAL_MA_SI12_ERROR_MASK_LOSS_OF_SYNC_EVENT_DISINT_MSB    27
#define SAND_HAL_MA_SI12_ERROR_MASK_LOSS_OF_SYNC_EVENT_DISINT_LSB    27
#define SAND_HAL_MA_SI12_ERROR_MASK_LOSS_OF_SYNC_EVENT_DISINT_TYPE   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI12_ERROR_MASK_LOSS_OF_SYNC_EVENT_DISINT_DEFAULT 0x00000001
#define SAND_HAL_MA_SI12_ERROR_MASK_RXLOS_EVENT_DISINT_MASK          0x04000000
#define SAND_HAL_MA_SI12_ERROR_MASK_RXLOS_EVENT_DISINT_SHIFT         26
#define SAND_HAL_MA_SI12_ERROR_MASK_RXLOS_EVENT_DISINT_MSB           26
#define SAND_HAL_MA_SI12_ERROR_MASK_RXLOS_EVENT_DISINT_LSB           26
#define SAND_HAL_MA_SI12_ERROR_MASK_RXLOS_EVENT_DISINT_TYPE          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI12_ERROR_MASK_RXLOS_EVENT_DISINT_DEFAULT       0x00000001
#define SAND_HAL_MA_SI12_ERROR_MASK_TX_FIFO_OVERFLOW_DISINT_MASK     0x02000000
#define SAND_HAL_MA_SI12_ERROR_MASK_TX_FIFO_OVERFLOW_DISINT_SHIFT    25
#define SAND_HAL_MA_SI12_ERROR_MASK_TX_FIFO_OVERFLOW_DISINT_MSB      25
#define SAND_HAL_MA_SI12_ERROR_MASK_TX_FIFO_OVERFLOW_DISINT_LSB      25
#define SAND_HAL_MA_SI12_ERROR_MASK_TX_FIFO_OVERFLOW_DISINT_TYPE     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI12_ERROR_MASK_TX_FIFO_OVERFLOW_DISINT_DEFAULT  0x00000001
#define SAND_HAL_MA_SI12_ERROR_MASK_RX_FIFO_OVERFLOW_DISINT_MASK     0x01000000
#define SAND_HAL_MA_SI12_ERROR_MASK_RX_FIFO_OVERFLOW_DISINT_SHIFT    24
#define SAND_HAL_MA_SI12_ERROR_MASK_RX_FIFO_OVERFLOW_DISINT_MSB      24
#define SAND_HAL_MA_SI12_ERROR_MASK_RX_FIFO_OVERFLOW_DISINT_LSB      24
#define SAND_HAL_MA_SI12_ERROR_MASK_RX_FIFO_OVERFLOW_DISINT_TYPE     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI12_ERROR_MASK_RX_FIFO_OVERFLOW_DISINT_DEFAULT  0x00000001
#define SAND_HAL_MA_SI12_ERROR_MASK_TA_ERR_CNT_DISINT_MASK           0x00ff0000
#define SAND_HAL_MA_SI12_ERROR_MASK_TA_ERR_CNT_DISINT_SHIFT          16
#define SAND_HAL_MA_SI12_ERROR_MASK_TA_ERR_CNT_DISINT_MSB            23
#define SAND_HAL_MA_SI12_ERROR_MASK_TA_ERR_CNT_DISINT_LSB            16
#define SAND_HAL_MA_SI12_ERROR_MASK_TA_ERR_CNT_DISINT_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI12_ERROR_MASK_TA_ERR_CNT_DISINT_DEFAULT        0x000000ff
#define SAND_HAL_MA_SI12_ERROR_MASK_BIP_ERR_CNT_DISINT_MASK          0x0000ff00
#define SAND_HAL_MA_SI12_ERROR_MASK_BIP_ERR_CNT_DISINT_SHIFT         8
#define SAND_HAL_MA_SI12_ERROR_MASK_BIP_ERR_CNT_DISINT_MSB           15
#define SAND_HAL_MA_SI12_ERROR_MASK_BIP_ERR_CNT_DISINT_LSB           8
#define SAND_HAL_MA_SI12_ERROR_MASK_BIP_ERR_CNT_DISINT_TYPE          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI12_ERROR_MASK_BIP_ERR_CNT_DISINT_DEFAULT       0x000000ff
#define SAND_HAL_MA_SI12_ERROR_MASK_KERR_RECVD_ERR_CNT_DISINT_MASK   0x000000ff
#define SAND_HAL_MA_SI12_ERROR_MASK_KERR_RECVD_ERR_CNT_DISINT_SHIFT  0
#define SAND_HAL_MA_SI12_ERROR_MASK_KERR_RECVD_ERR_CNT_DISINT_MSB    7
#define SAND_HAL_MA_SI12_ERROR_MASK_KERR_RECVD_ERR_CNT_DISINT_LSB    0
#define SAND_HAL_MA_SI12_ERROR_MASK_KERR_RECVD_ERR_CNT_DISINT_TYPE   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI12_ERROR_MASK_KERR_RECVD_ERR_CNT_DISINT_DEFAULT 0x000000ff

/* field level defines for Device: MA  Register: si13_error_mask */
#define SAND_HAL_MA_SI13_ERROR_MASK_LOSS_OF_SYNC_EVENT_DISINT_MASK   0x08000000
#define SAND_HAL_MA_SI13_ERROR_MASK_LOSS_OF_SYNC_EVENT_DISINT_SHIFT  27
#define SAND_HAL_MA_SI13_ERROR_MASK_LOSS_OF_SYNC_EVENT_DISINT_MSB    27
#define SAND_HAL_MA_SI13_ERROR_MASK_LOSS_OF_SYNC_EVENT_DISINT_LSB    27
#define SAND_HAL_MA_SI13_ERROR_MASK_LOSS_OF_SYNC_EVENT_DISINT_TYPE   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI13_ERROR_MASK_LOSS_OF_SYNC_EVENT_DISINT_DEFAULT 0x00000001
#define SAND_HAL_MA_SI13_ERROR_MASK_RXLOS_EVENT_DISINT_MASK          0x04000000
#define SAND_HAL_MA_SI13_ERROR_MASK_RXLOS_EVENT_DISINT_SHIFT         26
#define SAND_HAL_MA_SI13_ERROR_MASK_RXLOS_EVENT_DISINT_MSB           26
#define SAND_HAL_MA_SI13_ERROR_MASK_RXLOS_EVENT_DISINT_LSB           26
#define SAND_HAL_MA_SI13_ERROR_MASK_RXLOS_EVENT_DISINT_TYPE          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI13_ERROR_MASK_RXLOS_EVENT_DISINT_DEFAULT       0x00000001
#define SAND_HAL_MA_SI13_ERROR_MASK_TX_FIFO_OVERFLOW_DISINT_MASK     0x02000000
#define SAND_HAL_MA_SI13_ERROR_MASK_TX_FIFO_OVERFLOW_DISINT_SHIFT    25
#define SAND_HAL_MA_SI13_ERROR_MASK_TX_FIFO_OVERFLOW_DISINT_MSB      25
#define SAND_HAL_MA_SI13_ERROR_MASK_TX_FIFO_OVERFLOW_DISINT_LSB      25
#define SAND_HAL_MA_SI13_ERROR_MASK_TX_FIFO_OVERFLOW_DISINT_TYPE     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI13_ERROR_MASK_TX_FIFO_OVERFLOW_DISINT_DEFAULT  0x00000001
#define SAND_HAL_MA_SI13_ERROR_MASK_RX_FIFO_OVERFLOW_DISINT_MASK     0x01000000
#define SAND_HAL_MA_SI13_ERROR_MASK_RX_FIFO_OVERFLOW_DISINT_SHIFT    24
#define SAND_HAL_MA_SI13_ERROR_MASK_RX_FIFO_OVERFLOW_DISINT_MSB      24
#define SAND_HAL_MA_SI13_ERROR_MASK_RX_FIFO_OVERFLOW_DISINT_LSB      24
#define SAND_HAL_MA_SI13_ERROR_MASK_RX_FIFO_OVERFLOW_DISINT_TYPE     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI13_ERROR_MASK_RX_FIFO_OVERFLOW_DISINT_DEFAULT  0x00000001
#define SAND_HAL_MA_SI13_ERROR_MASK_TA_ERR_CNT_DISINT_MASK           0x00ff0000
#define SAND_HAL_MA_SI13_ERROR_MASK_TA_ERR_CNT_DISINT_SHIFT          16
#define SAND_HAL_MA_SI13_ERROR_MASK_TA_ERR_CNT_DISINT_MSB            23
#define SAND_HAL_MA_SI13_ERROR_MASK_TA_ERR_CNT_DISINT_LSB            16
#define SAND_HAL_MA_SI13_ERROR_MASK_TA_ERR_CNT_DISINT_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI13_ERROR_MASK_TA_ERR_CNT_DISINT_DEFAULT        0x000000ff
#define SAND_HAL_MA_SI13_ERROR_MASK_BIP_ERR_CNT_DISINT_MASK          0x0000ff00
#define SAND_HAL_MA_SI13_ERROR_MASK_BIP_ERR_CNT_DISINT_SHIFT         8
#define SAND_HAL_MA_SI13_ERROR_MASK_BIP_ERR_CNT_DISINT_MSB           15
#define SAND_HAL_MA_SI13_ERROR_MASK_BIP_ERR_CNT_DISINT_LSB           8
#define SAND_HAL_MA_SI13_ERROR_MASK_BIP_ERR_CNT_DISINT_TYPE          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI13_ERROR_MASK_BIP_ERR_CNT_DISINT_DEFAULT       0x000000ff
#define SAND_HAL_MA_SI13_ERROR_MASK_KERR_RECVD_ERR_CNT_DISINT_MASK   0x000000ff
#define SAND_HAL_MA_SI13_ERROR_MASK_KERR_RECVD_ERR_CNT_DISINT_SHIFT  0
#define SAND_HAL_MA_SI13_ERROR_MASK_KERR_RECVD_ERR_CNT_DISINT_MSB    7
#define SAND_HAL_MA_SI13_ERROR_MASK_KERR_RECVD_ERR_CNT_DISINT_LSB    0
#define SAND_HAL_MA_SI13_ERROR_MASK_KERR_RECVD_ERR_CNT_DISINT_TYPE   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI13_ERROR_MASK_KERR_RECVD_ERR_CNT_DISINT_DEFAULT 0x000000ff

/* field level defines for Device: MA  Register: si14_error_mask */
#define SAND_HAL_MA_SI14_ERROR_MASK_LOSS_OF_SYNC_EVENT_DISINT_MASK   0x08000000
#define SAND_HAL_MA_SI14_ERROR_MASK_LOSS_OF_SYNC_EVENT_DISINT_SHIFT  27
#define SAND_HAL_MA_SI14_ERROR_MASK_LOSS_OF_SYNC_EVENT_DISINT_MSB    27
#define SAND_HAL_MA_SI14_ERROR_MASK_LOSS_OF_SYNC_EVENT_DISINT_LSB    27
#define SAND_HAL_MA_SI14_ERROR_MASK_LOSS_OF_SYNC_EVENT_DISINT_TYPE   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI14_ERROR_MASK_LOSS_OF_SYNC_EVENT_DISINT_DEFAULT 0x00000001
#define SAND_HAL_MA_SI14_ERROR_MASK_RXLOS_EVENT_DISINT_MASK          0x04000000
#define SAND_HAL_MA_SI14_ERROR_MASK_RXLOS_EVENT_DISINT_SHIFT         26
#define SAND_HAL_MA_SI14_ERROR_MASK_RXLOS_EVENT_DISINT_MSB           26
#define SAND_HAL_MA_SI14_ERROR_MASK_RXLOS_EVENT_DISINT_LSB           26
#define SAND_HAL_MA_SI14_ERROR_MASK_RXLOS_EVENT_DISINT_TYPE          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI14_ERROR_MASK_RXLOS_EVENT_DISINT_DEFAULT       0x00000001
#define SAND_HAL_MA_SI14_ERROR_MASK_TX_FIFO_OVERFLOW_DISINT_MASK     0x02000000
#define SAND_HAL_MA_SI14_ERROR_MASK_TX_FIFO_OVERFLOW_DISINT_SHIFT    25
#define SAND_HAL_MA_SI14_ERROR_MASK_TX_FIFO_OVERFLOW_DISINT_MSB      25
#define SAND_HAL_MA_SI14_ERROR_MASK_TX_FIFO_OVERFLOW_DISINT_LSB      25
#define SAND_HAL_MA_SI14_ERROR_MASK_TX_FIFO_OVERFLOW_DISINT_TYPE     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI14_ERROR_MASK_TX_FIFO_OVERFLOW_DISINT_DEFAULT  0x00000001
#define SAND_HAL_MA_SI14_ERROR_MASK_RX_FIFO_OVERFLOW_DISINT_MASK     0x01000000
#define SAND_HAL_MA_SI14_ERROR_MASK_RX_FIFO_OVERFLOW_DISINT_SHIFT    24
#define SAND_HAL_MA_SI14_ERROR_MASK_RX_FIFO_OVERFLOW_DISINT_MSB      24
#define SAND_HAL_MA_SI14_ERROR_MASK_RX_FIFO_OVERFLOW_DISINT_LSB      24
#define SAND_HAL_MA_SI14_ERROR_MASK_RX_FIFO_OVERFLOW_DISINT_TYPE     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI14_ERROR_MASK_RX_FIFO_OVERFLOW_DISINT_DEFAULT  0x00000001
#define SAND_HAL_MA_SI14_ERROR_MASK_TA_ERR_CNT_DISINT_MASK           0x00ff0000
#define SAND_HAL_MA_SI14_ERROR_MASK_TA_ERR_CNT_DISINT_SHIFT          16
#define SAND_HAL_MA_SI14_ERROR_MASK_TA_ERR_CNT_DISINT_MSB            23
#define SAND_HAL_MA_SI14_ERROR_MASK_TA_ERR_CNT_DISINT_LSB            16
#define SAND_HAL_MA_SI14_ERROR_MASK_TA_ERR_CNT_DISINT_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI14_ERROR_MASK_TA_ERR_CNT_DISINT_DEFAULT        0x000000ff
#define SAND_HAL_MA_SI14_ERROR_MASK_BIP_ERR_CNT_DISINT_MASK          0x0000ff00
#define SAND_HAL_MA_SI14_ERROR_MASK_BIP_ERR_CNT_DISINT_SHIFT         8
#define SAND_HAL_MA_SI14_ERROR_MASK_BIP_ERR_CNT_DISINT_MSB           15
#define SAND_HAL_MA_SI14_ERROR_MASK_BIP_ERR_CNT_DISINT_LSB           8
#define SAND_HAL_MA_SI14_ERROR_MASK_BIP_ERR_CNT_DISINT_TYPE          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI14_ERROR_MASK_BIP_ERR_CNT_DISINT_DEFAULT       0x000000ff
#define SAND_HAL_MA_SI14_ERROR_MASK_KERR_RECVD_ERR_CNT_DISINT_MASK   0x000000ff
#define SAND_HAL_MA_SI14_ERROR_MASK_KERR_RECVD_ERR_CNT_DISINT_SHIFT  0
#define SAND_HAL_MA_SI14_ERROR_MASK_KERR_RECVD_ERR_CNT_DISINT_MSB    7
#define SAND_HAL_MA_SI14_ERROR_MASK_KERR_RECVD_ERR_CNT_DISINT_LSB    0
#define SAND_HAL_MA_SI14_ERROR_MASK_KERR_RECVD_ERR_CNT_DISINT_TYPE   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI14_ERROR_MASK_KERR_RECVD_ERR_CNT_DISINT_DEFAULT 0x000000ff

/* field level defines for Device: MA  Register: si15_error_mask */
#define SAND_HAL_MA_SI15_ERROR_MASK_LOSS_OF_SYNC_EVENT_DISINT_MASK   0x08000000
#define SAND_HAL_MA_SI15_ERROR_MASK_LOSS_OF_SYNC_EVENT_DISINT_SHIFT  27
#define SAND_HAL_MA_SI15_ERROR_MASK_LOSS_OF_SYNC_EVENT_DISINT_MSB    27
#define SAND_HAL_MA_SI15_ERROR_MASK_LOSS_OF_SYNC_EVENT_DISINT_LSB    27
#define SAND_HAL_MA_SI15_ERROR_MASK_LOSS_OF_SYNC_EVENT_DISINT_TYPE   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI15_ERROR_MASK_LOSS_OF_SYNC_EVENT_DISINT_DEFAULT 0x00000001
#define SAND_HAL_MA_SI15_ERROR_MASK_RXLOS_EVENT_DISINT_MASK          0x04000000
#define SAND_HAL_MA_SI15_ERROR_MASK_RXLOS_EVENT_DISINT_SHIFT         26
#define SAND_HAL_MA_SI15_ERROR_MASK_RXLOS_EVENT_DISINT_MSB           26
#define SAND_HAL_MA_SI15_ERROR_MASK_RXLOS_EVENT_DISINT_LSB           26
#define SAND_HAL_MA_SI15_ERROR_MASK_RXLOS_EVENT_DISINT_TYPE          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI15_ERROR_MASK_RXLOS_EVENT_DISINT_DEFAULT       0x00000001
#define SAND_HAL_MA_SI15_ERROR_MASK_TX_FIFO_OVERFLOW_DISINT_MASK     0x02000000
#define SAND_HAL_MA_SI15_ERROR_MASK_TX_FIFO_OVERFLOW_DISINT_SHIFT    25
#define SAND_HAL_MA_SI15_ERROR_MASK_TX_FIFO_OVERFLOW_DISINT_MSB      25
#define SAND_HAL_MA_SI15_ERROR_MASK_TX_FIFO_OVERFLOW_DISINT_LSB      25
#define SAND_HAL_MA_SI15_ERROR_MASK_TX_FIFO_OVERFLOW_DISINT_TYPE     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI15_ERROR_MASK_TX_FIFO_OVERFLOW_DISINT_DEFAULT  0x00000001
#define SAND_HAL_MA_SI15_ERROR_MASK_RX_FIFO_OVERFLOW_DISINT_MASK     0x01000000
#define SAND_HAL_MA_SI15_ERROR_MASK_RX_FIFO_OVERFLOW_DISINT_SHIFT    24
#define SAND_HAL_MA_SI15_ERROR_MASK_RX_FIFO_OVERFLOW_DISINT_MSB      24
#define SAND_HAL_MA_SI15_ERROR_MASK_RX_FIFO_OVERFLOW_DISINT_LSB      24
#define SAND_HAL_MA_SI15_ERROR_MASK_RX_FIFO_OVERFLOW_DISINT_TYPE     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI15_ERROR_MASK_RX_FIFO_OVERFLOW_DISINT_DEFAULT  0x00000001
#define SAND_HAL_MA_SI15_ERROR_MASK_TA_ERR_CNT_DISINT_MASK           0x00ff0000
#define SAND_HAL_MA_SI15_ERROR_MASK_TA_ERR_CNT_DISINT_SHIFT          16
#define SAND_HAL_MA_SI15_ERROR_MASK_TA_ERR_CNT_DISINT_MSB            23
#define SAND_HAL_MA_SI15_ERROR_MASK_TA_ERR_CNT_DISINT_LSB            16
#define SAND_HAL_MA_SI15_ERROR_MASK_TA_ERR_CNT_DISINT_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI15_ERROR_MASK_TA_ERR_CNT_DISINT_DEFAULT        0x000000ff
#define SAND_HAL_MA_SI15_ERROR_MASK_BIP_ERR_CNT_DISINT_MASK          0x0000ff00
#define SAND_HAL_MA_SI15_ERROR_MASK_BIP_ERR_CNT_DISINT_SHIFT         8
#define SAND_HAL_MA_SI15_ERROR_MASK_BIP_ERR_CNT_DISINT_MSB           15
#define SAND_HAL_MA_SI15_ERROR_MASK_BIP_ERR_CNT_DISINT_LSB           8
#define SAND_HAL_MA_SI15_ERROR_MASK_BIP_ERR_CNT_DISINT_TYPE          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI15_ERROR_MASK_BIP_ERR_CNT_DISINT_DEFAULT       0x000000ff
#define SAND_HAL_MA_SI15_ERROR_MASK_KERR_RECVD_ERR_CNT_DISINT_MASK   0x000000ff
#define SAND_HAL_MA_SI15_ERROR_MASK_KERR_RECVD_ERR_CNT_DISINT_SHIFT  0
#define SAND_HAL_MA_SI15_ERROR_MASK_KERR_RECVD_ERR_CNT_DISINT_MSB    7
#define SAND_HAL_MA_SI15_ERROR_MASK_KERR_RECVD_ERR_CNT_DISINT_LSB    0
#define SAND_HAL_MA_SI15_ERROR_MASK_KERR_RECVD_ERR_CNT_DISINT_TYPE   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI15_ERROR_MASK_KERR_RECVD_ERR_CNT_DISINT_DEFAULT 0x000000ff

/* field level defines for Device: MA  Register: MA_STATUS */
#define SAND_HAL_MA_MA_STATUS_FPGA_EN_PIN_STATE_MASK                 0x00000001
#define SAND_HAL_MA_MA_STATUS_FPGA_EN_PIN_STATE_SHIFT                0
#define SAND_HAL_MA_MA_STATUS_FPGA_EN_PIN_STATE_MSB                  0
#define SAND_HAL_MA_MA_STATUS_FPGA_EN_PIN_STATE_LSB                  0
#define SAND_HAL_MA_MA_STATUS_FPGA_EN_PIN_STATE_TYPE                 (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_MA_STATUS_FPGA_EN_PIN_STATE_DEFAULT              0x00000000

/* field level defines for Device: MA  Register: QI0_STATUS */
#define SAND_HAL_MA_QI0_STATUS_SELECTED_BM_MASK                      0x00001000
#define SAND_HAL_MA_QI0_STATUS_SELECTED_BM_SHIFT                     12
#define SAND_HAL_MA_QI0_STATUS_SELECTED_BM_MSB                       12
#define SAND_HAL_MA_QI0_STATUS_SELECTED_BM_LSB                       12
#define SAND_HAL_MA_QI0_STATUS_SELECTED_BM_TYPE                      (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_QI0_STATUS_SELECTED_BM_DEFAULT                   0x00000000
#define SAND_HAL_MA_QI0_STATUS_CTL_STATE_MASK                        0x00000c00
#define SAND_HAL_MA_QI0_STATUS_CTL_STATE_SHIFT                       10
#define SAND_HAL_MA_QI0_STATUS_CTL_STATE_MSB                         11
#define SAND_HAL_MA_QI0_STATUS_CTL_STATE_LSB                         10
#define SAND_HAL_MA_QI0_STATUS_CTL_STATE_TYPE                        (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_QI0_STATUS_CTL_STATE_DEFAULT                     0x00000000
#define SAND_HAL_MA_QI0_STATUS_QE_SER_STATUS_MASK                    0x000003ff
#define SAND_HAL_MA_QI0_STATUS_QE_SER_STATUS_SHIFT                   0
#define SAND_HAL_MA_QI0_STATUS_QE_SER_STATUS_MSB                     9
#define SAND_HAL_MA_QI0_STATUS_QE_SER_STATUS_LSB                     0
#define SAND_HAL_MA_QI0_STATUS_QE_SER_STATUS_TYPE                    (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_QI0_STATUS_QE_SER_STATUS_DEFAULT                 0x00000000

/* field level defines for Device: MA  Register: QI1_STATUS */
#define SAND_HAL_MA_QI1_STATUS_SELECTED_BM_MASK                      0x00001000
#define SAND_HAL_MA_QI1_STATUS_SELECTED_BM_SHIFT                     12
#define SAND_HAL_MA_QI1_STATUS_SELECTED_BM_MSB                       12
#define SAND_HAL_MA_QI1_STATUS_SELECTED_BM_LSB                       12
#define SAND_HAL_MA_QI1_STATUS_SELECTED_BM_TYPE                      (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_QI1_STATUS_SELECTED_BM_DEFAULT                   0x00000000
#define SAND_HAL_MA_QI1_STATUS_CTL_STATE_MASK                        0x00000c00
#define SAND_HAL_MA_QI1_STATUS_CTL_STATE_SHIFT                       10
#define SAND_HAL_MA_QI1_STATUS_CTL_STATE_MSB                         11
#define SAND_HAL_MA_QI1_STATUS_CTL_STATE_LSB                         10
#define SAND_HAL_MA_QI1_STATUS_CTL_STATE_TYPE                        (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_QI1_STATUS_CTL_STATE_DEFAULT                     0x00000000
#define SAND_HAL_MA_QI1_STATUS_QE_SER_STATUS_MASK                    0x000003ff
#define SAND_HAL_MA_QI1_STATUS_QE_SER_STATUS_SHIFT                   0
#define SAND_HAL_MA_QI1_STATUS_QE_SER_STATUS_MSB                     9
#define SAND_HAL_MA_QI1_STATUS_QE_SER_STATUS_LSB                     0
#define SAND_HAL_MA_QI1_STATUS_QE_SER_STATUS_TYPE                    (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_QI1_STATUS_QE_SER_STATUS_DEFAULT                 0x00000000

/* field level defines for Device: MA  Register: QI2_STATUS */
#define SAND_HAL_MA_QI2_STATUS_SELECTED_BM_MASK                      0x00001000
#define SAND_HAL_MA_QI2_STATUS_SELECTED_BM_SHIFT                     12
#define SAND_HAL_MA_QI2_STATUS_SELECTED_BM_MSB                       12
#define SAND_HAL_MA_QI2_STATUS_SELECTED_BM_LSB                       12
#define SAND_HAL_MA_QI2_STATUS_SELECTED_BM_TYPE                      (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_QI2_STATUS_SELECTED_BM_DEFAULT                   0x00000000
#define SAND_HAL_MA_QI2_STATUS_CTL_STATE_MASK                        0x00000c00
#define SAND_HAL_MA_QI2_STATUS_CTL_STATE_SHIFT                       10
#define SAND_HAL_MA_QI2_STATUS_CTL_STATE_MSB                         11
#define SAND_HAL_MA_QI2_STATUS_CTL_STATE_LSB                         10
#define SAND_HAL_MA_QI2_STATUS_CTL_STATE_TYPE                        (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_QI2_STATUS_CTL_STATE_DEFAULT                     0x00000000
#define SAND_HAL_MA_QI2_STATUS_QE_SER_STATUS_MASK                    0x000003ff
#define SAND_HAL_MA_QI2_STATUS_QE_SER_STATUS_SHIFT                   0
#define SAND_HAL_MA_QI2_STATUS_QE_SER_STATUS_MSB                     9
#define SAND_HAL_MA_QI2_STATUS_QE_SER_STATUS_LSB                     0
#define SAND_HAL_MA_QI2_STATUS_QE_SER_STATUS_TYPE                    (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_QI2_STATUS_QE_SER_STATUS_DEFAULT                 0x00000000

/* field level defines for Device: MA  Register: QI3_STATUS */
#define SAND_HAL_MA_QI3_STATUS_SELECTED_BM_MASK                      0x00001000
#define SAND_HAL_MA_QI3_STATUS_SELECTED_BM_SHIFT                     12
#define SAND_HAL_MA_QI3_STATUS_SELECTED_BM_MSB                       12
#define SAND_HAL_MA_QI3_STATUS_SELECTED_BM_LSB                       12
#define SAND_HAL_MA_QI3_STATUS_SELECTED_BM_TYPE                      (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_QI3_STATUS_SELECTED_BM_DEFAULT                   0x00000000
#define SAND_HAL_MA_QI3_STATUS_CTL_STATE_MASK                        0x00000c00
#define SAND_HAL_MA_QI3_STATUS_CTL_STATE_SHIFT                       10
#define SAND_HAL_MA_QI3_STATUS_CTL_STATE_MSB                         11
#define SAND_HAL_MA_QI3_STATUS_CTL_STATE_LSB                         10
#define SAND_HAL_MA_QI3_STATUS_CTL_STATE_TYPE                        (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_QI3_STATUS_CTL_STATE_DEFAULT                     0x00000000
#define SAND_HAL_MA_QI3_STATUS_QE_SER_STATUS_MASK                    0x000003ff
#define SAND_HAL_MA_QI3_STATUS_QE_SER_STATUS_SHIFT                   0
#define SAND_HAL_MA_QI3_STATUS_QE_SER_STATUS_MSB                     9
#define SAND_HAL_MA_QI3_STATUS_QE_SER_STATUS_LSB                     0
#define SAND_HAL_MA_QI3_STATUS_QE_SER_STATUS_TYPE                    (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_QI3_STATUS_QE_SER_STATUS_DEFAULT                 0x00000000

/* field level defines for Device: MA  Register: QI4_STATUS */
#define SAND_HAL_MA_QI4_STATUS_SELECTED_BM_MASK                      0x00001000
#define SAND_HAL_MA_QI4_STATUS_SELECTED_BM_SHIFT                     12
#define SAND_HAL_MA_QI4_STATUS_SELECTED_BM_MSB                       12
#define SAND_HAL_MA_QI4_STATUS_SELECTED_BM_LSB                       12
#define SAND_HAL_MA_QI4_STATUS_SELECTED_BM_TYPE                      (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_QI4_STATUS_SELECTED_BM_DEFAULT                   0x00000000
#define SAND_HAL_MA_QI4_STATUS_CTL_STATE_MASK                        0x00000c00
#define SAND_HAL_MA_QI4_STATUS_CTL_STATE_SHIFT                       10
#define SAND_HAL_MA_QI4_STATUS_CTL_STATE_MSB                         11
#define SAND_HAL_MA_QI4_STATUS_CTL_STATE_LSB                         10
#define SAND_HAL_MA_QI4_STATUS_CTL_STATE_TYPE                        (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_QI4_STATUS_CTL_STATE_DEFAULT                     0x00000000
#define SAND_HAL_MA_QI4_STATUS_QE_SER_STATUS_MASK                    0x000003ff
#define SAND_HAL_MA_QI4_STATUS_QE_SER_STATUS_SHIFT                   0
#define SAND_HAL_MA_QI4_STATUS_QE_SER_STATUS_MSB                     9
#define SAND_HAL_MA_QI4_STATUS_QE_SER_STATUS_LSB                     0
#define SAND_HAL_MA_QI4_STATUS_QE_SER_STATUS_TYPE                    (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_QI4_STATUS_QE_SER_STATUS_DEFAULT                 0x00000000

/* field level defines for Device: MA  Register: QI5_STATUS */
#define SAND_HAL_MA_QI5_STATUS_SELECTED_BM_MASK                      0x00001000
#define SAND_HAL_MA_QI5_STATUS_SELECTED_BM_SHIFT                     12
#define SAND_HAL_MA_QI5_STATUS_SELECTED_BM_MSB                       12
#define SAND_HAL_MA_QI5_STATUS_SELECTED_BM_LSB                       12
#define SAND_HAL_MA_QI5_STATUS_SELECTED_BM_TYPE                      (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_QI5_STATUS_SELECTED_BM_DEFAULT                   0x00000000
#define SAND_HAL_MA_QI5_STATUS_CTL_STATE_MASK                        0x00000c00
#define SAND_HAL_MA_QI5_STATUS_CTL_STATE_SHIFT                       10
#define SAND_HAL_MA_QI5_STATUS_CTL_STATE_MSB                         11
#define SAND_HAL_MA_QI5_STATUS_CTL_STATE_LSB                         10
#define SAND_HAL_MA_QI5_STATUS_CTL_STATE_TYPE                        (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_QI5_STATUS_CTL_STATE_DEFAULT                     0x00000000
#define SAND_HAL_MA_QI5_STATUS_QE_SER_STATUS_MASK                    0x000003ff
#define SAND_HAL_MA_QI5_STATUS_QE_SER_STATUS_SHIFT                   0
#define SAND_HAL_MA_QI5_STATUS_QE_SER_STATUS_MSB                     9
#define SAND_HAL_MA_QI5_STATUS_QE_SER_STATUS_LSB                     0
#define SAND_HAL_MA_QI5_STATUS_QE_SER_STATUS_TYPE                    (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_QI5_STATUS_QE_SER_STATUS_DEFAULT                 0x00000000

/* field level defines for Device: MA  Register: QI6_STATUS */
#define SAND_HAL_MA_QI6_STATUS_SELECTED_BM_MASK                      0x00001000
#define SAND_HAL_MA_QI6_STATUS_SELECTED_BM_SHIFT                     12
#define SAND_HAL_MA_QI6_STATUS_SELECTED_BM_MSB                       12
#define SAND_HAL_MA_QI6_STATUS_SELECTED_BM_LSB                       12
#define SAND_HAL_MA_QI6_STATUS_SELECTED_BM_TYPE                      (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_QI6_STATUS_SELECTED_BM_DEFAULT                   0x00000000
#define SAND_HAL_MA_QI6_STATUS_CTL_STATE_MASK                        0x00000c00
#define SAND_HAL_MA_QI6_STATUS_CTL_STATE_SHIFT                       10
#define SAND_HAL_MA_QI6_STATUS_CTL_STATE_MSB                         11
#define SAND_HAL_MA_QI6_STATUS_CTL_STATE_LSB                         10
#define SAND_HAL_MA_QI6_STATUS_CTL_STATE_TYPE                        (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_QI6_STATUS_CTL_STATE_DEFAULT                     0x00000000
#define SAND_HAL_MA_QI6_STATUS_QE_SER_STATUS_MASK                    0x000003ff
#define SAND_HAL_MA_QI6_STATUS_QE_SER_STATUS_SHIFT                   0
#define SAND_HAL_MA_QI6_STATUS_QE_SER_STATUS_MSB                     9
#define SAND_HAL_MA_QI6_STATUS_QE_SER_STATUS_LSB                     0
#define SAND_HAL_MA_QI6_STATUS_QE_SER_STATUS_TYPE                    (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_QI6_STATUS_QE_SER_STATUS_DEFAULT                 0x00000000

/* field level defines for Device: MA  Register: QI7_STATUS */
#define SAND_HAL_MA_QI7_STATUS_SELECTED_BM_MASK                      0x00001000
#define SAND_HAL_MA_QI7_STATUS_SELECTED_BM_SHIFT                     12
#define SAND_HAL_MA_QI7_STATUS_SELECTED_BM_MSB                       12
#define SAND_HAL_MA_QI7_STATUS_SELECTED_BM_LSB                       12
#define SAND_HAL_MA_QI7_STATUS_SELECTED_BM_TYPE                      (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_QI7_STATUS_SELECTED_BM_DEFAULT                   0x00000000
#define SAND_HAL_MA_QI7_STATUS_CTL_STATE_MASK                        0x00000c00
#define SAND_HAL_MA_QI7_STATUS_CTL_STATE_SHIFT                       10
#define SAND_HAL_MA_QI7_STATUS_CTL_STATE_MSB                         11
#define SAND_HAL_MA_QI7_STATUS_CTL_STATE_LSB                         10
#define SAND_HAL_MA_QI7_STATUS_CTL_STATE_TYPE                        (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_QI7_STATUS_CTL_STATE_DEFAULT                     0x00000000
#define SAND_HAL_MA_QI7_STATUS_QE_SER_STATUS_MASK                    0x000003ff
#define SAND_HAL_MA_QI7_STATUS_QE_SER_STATUS_SHIFT                   0
#define SAND_HAL_MA_QI7_STATUS_QE_SER_STATUS_MSB                     9
#define SAND_HAL_MA_QI7_STATUS_QE_SER_STATUS_LSB                     0
#define SAND_HAL_MA_QI7_STATUS_QE_SER_STATUS_TYPE                    (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_QI7_STATUS_QE_SER_STATUS_DEFAULT                 0x00000000

/* field level defines for Device: MA  Register: QI8_STATUS */
#define SAND_HAL_MA_QI8_STATUS_SELECTED_BM_MASK                      0x00001000
#define SAND_HAL_MA_QI8_STATUS_SELECTED_BM_SHIFT                     12
#define SAND_HAL_MA_QI8_STATUS_SELECTED_BM_MSB                       12
#define SAND_HAL_MA_QI8_STATUS_SELECTED_BM_LSB                       12
#define SAND_HAL_MA_QI8_STATUS_SELECTED_BM_TYPE                      (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_QI8_STATUS_SELECTED_BM_DEFAULT                   0x00000000
#define SAND_HAL_MA_QI8_STATUS_CTL_STATE_MASK                        0x00000c00
#define SAND_HAL_MA_QI8_STATUS_CTL_STATE_SHIFT                       10
#define SAND_HAL_MA_QI8_STATUS_CTL_STATE_MSB                         11
#define SAND_HAL_MA_QI8_STATUS_CTL_STATE_LSB                         10
#define SAND_HAL_MA_QI8_STATUS_CTL_STATE_TYPE                        (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_QI8_STATUS_CTL_STATE_DEFAULT                     0x00000000
#define SAND_HAL_MA_QI8_STATUS_QE_SER_STATUS_MASK                    0x000003ff
#define SAND_HAL_MA_QI8_STATUS_QE_SER_STATUS_SHIFT                   0
#define SAND_HAL_MA_QI8_STATUS_QE_SER_STATUS_MSB                     9
#define SAND_HAL_MA_QI8_STATUS_QE_SER_STATUS_LSB                     0
#define SAND_HAL_MA_QI8_STATUS_QE_SER_STATUS_TYPE                    (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_QI8_STATUS_QE_SER_STATUS_DEFAULT                 0x00000000

/* field level defines for Device: MA  Register: QI9_STATUS */
#define SAND_HAL_MA_QI9_STATUS_SELECTED_BM_MASK                      0x00001000
#define SAND_HAL_MA_QI9_STATUS_SELECTED_BM_SHIFT                     12
#define SAND_HAL_MA_QI9_STATUS_SELECTED_BM_MSB                       12
#define SAND_HAL_MA_QI9_STATUS_SELECTED_BM_LSB                       12
#define SAND_HAL_MA_QI9_STATUS_SELECTED_BM_TYPE                      (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_QI9_STATUS_SELECTED_BM_DEFAULT                   0x00000000
#define SAND_HAL_MA_QI9_STATUS_CTL_STATE_MASK                        0x00000c00
#define SAND_HAL_MA_QI9_STATUS_CTL_STATE_SHIFT                       10
#define SAND_HAL_MA_QI9_STATUS_CTL_STATE_MSB                         11
#define SAND_HAL_MA_QI9_STATUS_CTL_STATE_LSB                         10
#define SAND_HAL_MA_QI9_STATUS_CTL_STATE_TYPE                        (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_QI9_STATUS_CTL_STATE_DEFAULT                     0x00000000
#define SAND_HAL_MA_QI9_STATUS_QE_SER_STATUS_MASK                    0x000003ff
#define SAND_HAL_MA_QI9_STATUS_QE_SER_STATUS_SHIFT                   0
#define SAND_HAL_MA_QI9_STATUS_QE_SER_STATUS_MSB                     9
#define SAND_HAL_MA_QI9_STATUS_QE_SER_STATUS_LSB                     0
#define SAND_HAL_MA_QI9_STATUS_QE_SER_STATUS_TYPE                    (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_QI9_STATUS_QE_SER_STATUS_DEFAULT                 0x00000000

/* field level defines for Device: MA  Register: QI10_STATUS */
#define SAND_HAL_MA_QI10_STATUS_SELECTED_BM_MASK                     0x00001000
#define SAND_HAL_MA_QI10_STATUS_SELECTED_BM_SHIFT                    12
#define SAND_HAL_MA_QI10_STATUS_SELECTED_BM_MSB                      12
#define SAND_HAL_MA_QI10_STATUS_SELECTED_BM_LSB                      12
#define SAND_HAL_MA_QI10_STATUS_SELECTED_BM_TYPE                     (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_QI10_STATUS_SELECTED_BM_DEFAULT                  0x00000000
#define SAND_HAL_MA_QI10_STATUS_CTL_STATE_MASK                       0x00000c00
#define SAND_HAL_MA_QI10_STATUS_CTL_STATE_SHIFT                      10
#define SAND_HAL_MA_QI10_STATUS_CTL_STATE_MSB                        11
#define SAND_HAL_MA_QI10_STATUS_CTL_STATE_LSB                        10
#define SAND_HAL_MA_QI10_STATUS_CTL_STATE_TYPE                       (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_QI10_STATUS_CTL_STATE_DEFAULT                    0x00000000
#define SAND_HAL_MA_QI10_STATUS_QE_SER_STATUS_MASK                   0x000003ff
#define SAND_HAL_MA_QI10_STATUS_QE_SER_STATUS_SHIFT                  0
#define SAND_HAL_MA_QI10_STATUS_QE_SER_STATUS_MSB                    9
#define SAND_HAL_MA_QI10_STATUS_QE_SER_STATUS_LSB                    0
#define SAND_HAL_MA_QI10_STATUS_QE_SER_STATUS_TYPE                   (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_QI10_STATUS_QE_SER_STATUS_DEFAULT                0x00000000

/* field level defines for Device: MA  Register: QI11_STATUS */
#define SAND_HAL_MA_QI11_STATUS_SELECTED_BM_MASK                     0x00001000
#define SAND_HAL_MA_QI11_STATUS_SELECTED_BM_SHIFT                    12
#define SAND_HAL_MA_QI11_STATUS_SELECTED_BM_MSB                      12
#define SAND_HAL_MA_QI11_STATUS_SELECTED_BM_LSB                      12
#define SAND_HAL_MA_QI11_STATUS_SELECTED_BM_TYPE                     (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_QI11_STATUS_SELECTED_BM_DEFAULT                  0x00000000
#define SAND_HAL_MA_QI11_STATUS_CTL_STATE_MASK                       0x00000c00
#define SAND_HAL_MA_QI11_STATUS_CTL_STATE_SHIFT                      10
#define SAND_HAL_MA_QI11_STATUS_CTL_STATE_MSB                        11
#define SAND_HAL_MA_QI11_STATUS_CTL_STATE_LSB                        10
#define SAND_HAL_MA_QI11_STATUS_CTL_STATE_TYPE                       (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_QI11_STATUS_CTL_STATE_DEFAULT                    0x00000000
#define SAND_HAL_MA_QI11_STATUS_QE_SER_STATUS_MASK                   0x000003ff
#define SAND_HAL_MA_QI11_STATUS_QE_SER_STATUS_SHIFT                  0
#define SAND_HAL_MA_QI11_STATUS_QE_SER_STATUS_MSB                    9
#define SAND_HAL_MA_QI11_STATUS_QE_SER_STATUS_LSB                    0
#define SAND_HAL_MA_QI11_STATUS_QE_SER_STATUS_TYPE                   (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_QI11_STATUS_QE_SER_STATUS_DEFAULT                0x00000000

/* field level defines for Device: MA  Register: QI12_STATUS */
#define SAND_HAL_MA_QI12_STATUS_SELECTED_BM_MASK                     0x00001000
#define SAND_HAL_MA_QI12_STATUS_SELECTED_BM_SHIFT                    12
#define SAND_HAL_MA_QI12_STATUS_SELECTED_BM_MSB                      12
#define SAND_HAL_MA_QI12_STATUS_SELECTED_BM_LSB                      12
#define SAND_HAL_MA_QI12_STATUS_SELECTED_BM_TYPE                     (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_QI12_STATUS_SELECTED_BM_DEFAULT                  0x00000000
#define SAND_HAL_MA_QI12_STATUS_CTL_STATE_MASK                       0x00000c00
#define SAND_HAL_MA_QI12_STATUS_CTL_STATE_SHIFT                      10
#define SAND_HAL_MA_QI12_STATUS_CTL_STATE_MSB                        11
#define SAND_HAL_MA_QI12_STATUS_CTL_STATE_LSB                        10
#define SAND_HAL_MA_QI12_STATUS_CTL_STATE_TYPE                       (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_QI12_STATUS_CTL_STATE_DEFAULT                    0x00000000
#define SAND_HAL_MA_QI12_STATUS_QE_SER_STATUS_MASK                   0x000003ff
#define SAND_HAL_MA_QI12_STATUS_QE_SER_STATUS_SHIFT                  0
#define SAND_HAL_MA_QI12_STATUS_QE_SER_STATUS_MSB                    9
#define SAND_HAL_MA_QI12_STATUS_QE_SER_STATUS_LSB                    0
#define SAND_HAL_MA_QI12_STATUS_QE_SER_STATUS_TYPE                   (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_QI12_STATUS_QE_SER_STATUS_DEFAULT                0x00000000

/* field level defines for Device: MA  Register: QI13_STATUS */
#define SAND_HAL_MA_QI13_STATUS_SELECTED_BM_MASK                     0x00001000
#define SAND_HAL_MA_QI13_STATUS_SELECTED_BM_SHIFT                    12
#define SAND_HAL_MA_QI13_STATUS_SELECTED_BM_MSB                      12
#define SAND_HAL_MA_QI13_STATUS_SELECTED_BM_LSB                      12
#define SAND_HAL_MA_QI13_STATUS_SELECTED_BM_TYPE                     (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_QI13_STATUS_SELECTED_BM_DEFAULT                  0x00000000
#define SAND_HAL_MA_QI13_STATUS_CTL_STATE_MASK                       0x00000c00
#define SAND_HAL_MA_QI13_STATUS_CTL_STATE_SHIFT                      10
#define SAND_HAL_MA_QI13_STATUS_CTL_STATE_MSB                        11
#define SAND_HAL_MA_QI13_STATUS_CTL_STATE_LSB                        10
#define SAND_HAL_MA_QI13_STATUS_CTL_STATE_TYPE                       (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_QI13_STATUS_CTL_STATE_DEFAULT                    0x00000000
#define SAND_HAL_MA_QI13_STATUS_QE_SER_STATUS_MASK                   0x000003ff
#define SAND_HAL_MA_QI13_STATUS_QE_SER_STATUS_SHIFT                  0
#define SAND_HAL_MA_QI13_STATUS_QE_SER_STATUS_MSB                    9
#define SAND_HAL_MA_QI13_STATUS_QE_SER_STATUS_LSB                    0
#define SAND_HAL_MA_QI13_STATUS_QE_SER_STATUS_TYPE                   (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_QI13_STATUS_QE_SER_STATUS_DEFAULT                0x00000000

/* field level defines for Device: MA  Register: QI14_STATUS */
#define SAND_HAL_MA_QI14_STATUS_SELECTED_BM_MASK                     0x00001000
#define SAND_HAL_MA_QI14_STATUS_SELECTED_BM_SHIFT                    12
#define SAND_HAL_MA_QI14_STATUS_SELECTED_BM_MSB                      12
#define SAND_HAL_MA_QI14_STATUS_SELECTED_BM_LSB                      12
#define SAND_HAL_MA_QI14_STATUS_SELECTED_BM_TYPE                     (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_QI14_STATUS_SELECTED_BM_DEFAULT                  0x00000000
#define SAND_HAL_MA_QI14_STATUS_CTL_STATE_MASK                       0x00000c00
#define SAND_HAL_MA_QI14_STATUS_CTL_STATE_SHIFT                      10
#define SAND_HAL_MA_QI14_STATUS_CTL_STATE_MSB                        11
#define SAND_HAL_MA_QI14_STATUS_CTL_STATE_LSB                        10
#define SAND_HAL_MA_QI14_STATUS_CTL_STATE_TYPE                       (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_QI14_STATUS_CTL_STATE_DEFAULT                    0x00000000
#define SAND_HAL_MA_QI14_STATUS_QE_SER_STATUS_MASK                   0x000003ff
#define SAND_HAL_MA_QI14_STATUS_QE_SER_STATUS_SHIFT                  0
#define SAND_HAL_MA_QI14_STATUS_QE_SER_STATUS_MSB                    9
#define SAND_HAL_MA_QI14_STATUS_QE_SER_STATUS_LSB                    0
#define SAND_HAL_MA_QI14_STATUS_QE_SER_STATUS_TYPE                   (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_QI14_STATUS_QE_SER_STATUS_DEFAULT                0x00000000

/* field level defines for Device: MA  Register: QI15_STATUS */
#define SAND_HAL_MA_QI15_STATUS_SELECTED_BM_MASK                     0x00001000
#define SAND_HAL_MA_QI15_STATUS_SELECTED_BM_SHIFT                    12
#define SAND_HAL_MA_QI15_STATUS_SELECTED_BM_MSB                      12
#define SAND_HAL_MA_QI15_STATUS_SELECTED_BM_LSB                      12
#define SAND_HAL_MA_QI15_STATUS_SELECTED_BM_TYPE                     (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_QI15_STATUS_SELECTED_BM_DEFAULT                  0x00000000
#define SAND_HAL_MA_QI15_STATUS_CTL_STATE_MASK                       0x00000c00
#define SAND_HAL_MA_QI15_STATUS_CTL_STATE_SHIFT                      10
#define SAND_HAL_MA_QI15_STATUS_CTL_STATE_MSB                        11
#define SAND_HAL_MA_QI15_STATUS_CTL_STATE_LSB                        10
#define SAND_HAL_MA_QI15_STATUS_CTL_STATE_TYPE                       (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_QI15_STATUS_CTL_STATE_DEFAULT                    0x00000000
#define SAND_HAL_MA_QI15_STATUS_QE_SER_STATUS_MASK                   0x000003ff
#define SAND_HAL_MA_QI15_STATUS_QE_SER_STATUS_SHIFT                  0
#define SAND_HAL_MA_QI15_STATUS_QE_SER_STATUS_MSB                    9
#define SAND_HAL_MA_QI15_STATUS_QE_SER_STATUS_LSB                    0
#define SAND_HAL_MA_QI15_STATUS_QE_SER_STATUS_TYPE                   (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_QI15_STATUS_QE_SER_STATUS_DEFAULT                0x00000000

/* field level defines for Device: MA  Register: QI0_PACK_CNT0 */
#define SAND_HAL_MA_QI0_PACK_CNT0_QL_MSG_CNT_MASK                    0xffff0000
#define SAND_HAL_MA_QI0_PACK_CNT0_QL_MSG_CNT_SHIFT                   16
#define SAND_HAL_MA_QI0_PACK_CNT0_QL_MSG_CNT_MSB                     31
#define SAND_HAL_MA_QI0_PACK_CNT0_QL_MSG_CNT_LSB                     16
#define SAND_HAL_MA_QI0_PACK_CNT0_QL_MSG_CNT_TYPE                    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_QI0_PACK_CNT0_QL_MSG_CNT_DEFAULT                 0x00000000
#define SAND_HAL_MA_QI0_PACK_CNT0_CRIT_PRI_MSG_CNT_MASK              0x0000ffff
#define SAND_HAL_MA_QI0_PACK_CNT0_CRIT_PRI_MSG_CNT_SHIFT             0
#define SAND_HAL_MA_QI0_PACK_CNT0_CRIT_PRI_MSG_CNT_MSB               15
#define SAND_HAL_MA_QI0_PACK_CNT0_CRIT_PRI_MSG_CNT_LSB               0
#define SAND_HAL_MA_QI0_PACK_CNT0_CRIT_PRI_MSG_CNT_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_QI0_PACK_CNT0_CRIT_PRI_MSG_CNT_DEFAULT           0x00000000

/* field level defines for Device: MA  Register: QI1_PACK_CNT0 */
#define SAND_HAL_MA_QI1_PACK_CNT0_QL_MSG_CNT_MASK                    0xffff0000
#define SAND_HAL_MA_QI1_PACK_CNT0_QL_MSG_CNT_SHIFT                   16
#define SAND_HAL_MA_QI1_PACK_CNT0_QL_MSG_CNT_MSB                     31
#define SAND_HAL_MA_QI1_PACK_CNT0_QL_MSG_CNT_LSB                     16
#define SAND_HAL_MA_QI1_PACK_CNT0_QL_MSG_CNT_TYPE                    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_QI1_PACK_CNT0_QL_MSG_CNT_DEFAULT                 0x00000000
#define SAND_HAL_MA_QI1_PACK_CNT0_CRIT_PRI_MSG_CNT_MASK              0x0000ffff
#define SAND_HAL_MA_QI1_PACK_CNT0_CRIT_PRI_MSG_CNT_SHIFT             0
#define SAND_HAL_MA_QI1_PACK_CNT0_CRIT_PRI_MSG_CNT_MSB               15
#define SAND_HAL_MA_QI1_PACK_CNT0_CRIT_PRI_MSG_CNT_LSB               0
#define SAND_HAL_MA_QI1_PACK_CNT0_CRIT_PRI_MSG_CNT_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_QI1_PACK_CNT0_CRIT_PRI_MSG_CNT_DEFAULT           0x00000000

/* field level defines for Device: MA  Register: QI2_PACK_CNT0 */
#define SAND_HAL_MA_QI2_PACK_CNT0_QL_MSG_CNT_MASK                    0xffff0000
#define SAND_HAL_MA_QI2_PACK_CNT0_QL_MSG_CNT_SHIFT                   16
#define SAND_HAL_MA_QI2_PACK_CNT0_QL_MSG_CNT_MSB                     31
#define SAND_HAL_MA_QI2_PACK_CNT0_QL_MSG_CNT_LSB                     16
#define SAND_HAL_MA_QI2_PACK_CNT0_QL_MSG_CNT_TYPE                    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_QI2_PACK_CNT0_QL_MSG_CNT_DEFAULT                 0x00000000
#define SAND_HAL_MA_QI2_PACK_CNT0_CRIT_PRI_MSG_CNT_MASK              0x0000ffff
#define SAND_HAL_MA_QI2_PACK_CNT0_CRIT_PRI_MSG_CNT_SHIFT             0
#define SAND_HAL_MA_QI2_PACK_CNT0_CRIT_PRI_MSG_CNT_MSB               15
#define SAND_HAL_MA_QI2_PACK_CNT0_CRIT_PRI_MSG_CNT_LSB               0
#define SAND_HAL_MA_QI2_PACK_CNT0_CRIT_PRI_MSG_CNT_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_QI2_PACK_CNT0_CRIT_PRI_MSG_CNT_DEFAULT           0x00000000

/* field level defines for Device: MA  Register: QI3_PACK_CNT0 */
#define SAND_HAL_MA_QI3_PACK_CNT0_QL_MSG_CNT_MASK                    0xffff0000
#define SAND_HAL_MA_QI3_PACK_CNT0_QL_MSG_CNT_SHIFT                   16
#define SAND_HAL_MA_QI3_PACK_CNT0_QL_MSG_CNT_MSB                     31
#define SAND_HAL_MA_QI3_PACK_CNT0_QL_MSG_CNT_LSB                     16
#define SAND_HAL_MA_QI3_PACK_CNT0_QL_MSG_CNT_TYPE                    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_QI3_PACK_CNT0_QL_MSG_CNT_DEFAULT                 0x00000000
#define SAND_HAL_MA_QI3_PACK_CNT0_CRIT_PRI_MSG_CNT_MASK              0x0000ffff
#define SAND_HAL_MA_QI3_PACK_CNT0_CRIT_PRI_MSG_CNT_SHIFT             0
#define SAND_HAL_MA_QI3_PACK_CNT0_CRIT_PRI_MSG_CNT_MSB               15
#define SAND_HAL_MA_QI3_PACK_CNT0_CRIT_PRI_MSG_CNT_LSB               0
#define SAND_HAL_MA_QI3_PACK_CNT0_CRIT_PRI_MSG_CNT_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_QI3_PACK_CNT0_CRIT_PRI_MSG_CNT_DEFAULT           0x00000000

/* field level defines for Device: MA  Register: QI4_PACK_CNT0 */
#define SAND_HAL_MA_QI4_PACK_CNT0_QL_MSG_CNT_MASK                    0xffff0000
#define SAND_HAL_MA_QI4_PACK_CNT0_QL_MSG_CNT_SHIFT                   16
#define SAND_HAL_MA_QI4_PACK_CNT0_QL_MSG_CNT_MSB                     31
#define SAND_HAL_MA_QI4_PACK_CNT0_QL_MSG_CNT_LSB                     16
#define SAND_HAL_MA_QI4_PACK_CNT0_QL_MSG_CNT_TYPE                    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_QI4_PACK_CNT0_QL_MSG_CNT_DEFAULT                 0x00000000
#define SAND_HAL_MA_QI4_PACK_CNT0_CRIT_PRI_MSG_CNT_MASK              0x0000ffff
#define SAND_HAL_MA_QI4_PACK_CNT0_CRIT_PRI_MSG_CNT_SHIFT             0
#define SAND_HAL_MA_QI4_PACK_CNT0_CRIT_PRI_MSG_CNT_MSB               15
#define SAND_HAL_MA_QI4_PACK_CNT0_CRIT_PRI_MSG_CNT_LSB               0
#define SAND_HAL_MA_QI4_PACK_CNT0_CRIT_PRI_MSG_CNT_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_QI4_PACK_CNT0_CRIT_PRI_MSG_CNT_DEFAULT           0x00000000

/* field level defines for Device: MA  Register: QI5_PACK_CNT0 */
#define SAND_HAL_MA_QI5_PACK_CNT0_QL_MSG_CNT_MASK                    0xffff0000
#define SAND_HAL_MA_QI5_PACK_CNT0_QL_MSG_CNT_SHIFT                   16
#define SAND_HAL_MA_QI5_PACK_CNT0_QL_MSG_CNT_MSB                     31
#define SAND_HAL_MA_QI5_PACK_CNT0_QL_MSG_CNT_LSB                     16
#define SAND_HAL_MA_QI5_PACK_CNT0_QL_MSG_CNT_TYPE                    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_QI5_PACK_CNT0_QL_MSG_CNT_DEFAULT                 0x00000000
#define SAND_HAL_MA_QI5_PACK_CNT0_CRIT_PRI_MSG_CNT_MASK              0x0000ffff
#define SAND_HAL_MA_QI5_PACK_CNT0_CRIT_PRI_MSG_CNT_SHIFT             0
#define SAND_HAL_MA_QI5_PACK_CNT0_CRIT_PRI_MSG_CNT_MSB               15
#define SAND_HAL_MA_QI5_PACK_CNT0_CRIT_PRI_MSG_CNT_LSB               0
#define SAND_HAL_MA_QI5_PACK_CNT0_CRIT_PRI_MSG_CNT_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_QI5_PACK_CNT0_CRIT_PRI_MSG_CNT_DEFAULT           0x00000000

/* field level defines for Device: MA  Register: QI6_PACK_CNT0 */
#define SAND_HAL_MA_QI6_PACK_CNT0_QL_MSG_CNT_MASK                    0xffff0000
#define SAND_HAL_MA_QI6_PACK_CNT0_QL_MSG_CNT_SHIFT                   16
#define SAND_HAL_MA_QI6_PACK_CNT0_QL_MSG_CNT_MSB                     31
#define SAND_HAL_MA_QI6_PACK_CNT0_QL_MSG_CNT_LSB                     16
#define SAND_HAL_MA_QI6_PACK_CNT0_QL_MSG_CNT_TYPE                    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_QI6_PACK_CNT0_QL_MSG_CNT_DEFAULT                 0x00000000
#define SAND_HAL_MA_QI6_PACK_CNT0_CRIT_PRI_MSG_CNT_MASK              0x0000ffff
#define SAND_HAL_MA_QI6_PACK_CNT0_CRIT_PRI_MSG_CNT_SHIFT             0
#define SAND_HAL_MA_QI6_PACK_CNT0_CRIT_PRI_MSG_CNT_MSB               15
#define SAND_HAL_MA_QI6_PACK_CNT0_CRIT_PRI_MSG_CNT_LSB               0
#define SAND_HAL_MA_QI6_PACK_CNT0_CRIT_PRI_MSG_CNT_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_QI6_PACK_CNT0_CRIT_PRI_MSG_CNT_DEFAULT           0x00000000

/* field level defines for Device: MA  Register: QI7_PACK_CNT0 */
#define SAND_HAL_MA_QI7_PACK_CNT0_QL_MSG_CNT_MASK                    0xffff0000
#define SAND_HAL_MA_QI7_PACK_CNT0_QL_MSG_CNT_SHIFT                   16
#define SAND_HAL_MA_QI7_PACK_CNT0_QL_MSG_CNT_MSB                     31
#define SAND_HAL_MA_QI7_PACK_CNT0_QL_MSG_CNT_LSB                     16
#define SAND_HAL_MA_QI7_PACK_CNT0_QL_MSG_CNT_TYPE                    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_QI7_PACK_CNT0_QL_MSG_CNT_DEFAULT                 0x00000000
#define SAND_HAL_MA_QI7_PACK_CNT0_CRIT_PRI_MSG_CNT_MASK              0x0000ffff
#define SAND_HAL_MA_QI7_PACK_CNT0_CRIT_PRI_MSG_CNT_SHIFT             0
#define SAND_HAL_MA_QI7_PACK_CNT0_CRIT_PRI_MSG_CNT_MSB               15
#define SAND_HAL_MA_QI7_PACK_CNT0_CRIT_PRI_MSG_CNT_LSB               0
#define SAND_HAL_MA_QI7_PACK_CNT0_CRIT_PRI_MSG_CNT_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_QI7_PACK_CNT0_CRIT_PRI_MSG_CNT_DEFAULT           0x00000000

/* field level defines for Device: MA  Register: QI8_PACK_CNT0 */
#define SAND_HAL_MA_QI8_PACK_CNT0_QL_MSG_CNT_MASK                    0xffff0000
#define SAND_HAL_MA_QI8_PACK_CNT0_QL_MSG_CNT_SHIFT                   16
#define SAND_HAL_MA_QI8_PACK_CNT0_QL_MSG_CNT_MSB                     31
#define SAND_HAL_MA_QI8_PACK_CNT0_QL_MSG_CNT_LSB                     16
#define SAND_HAL_MA_QI8_PACK_CNT0_QL_MSG_CNT_TYPE                    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_QI8_PACK_CNT0_QL_MSG_CNT_DEFAULT                 0x00000000
#define SAND_HAL_MA_QI8_PACK_CNT0_CRIT_PRI_MSG_CNT_MASK              0x0000ffff
#define SAND_HAL_MA_QI8_PACK_CNT0_CRIT_PRI_MSG_CNT_SHIFT             0
#define SAND_HAL_MA_QI8_PACK_CNT0_CRIT_PRI_MSG_CNT_MSB               15
#define SAND_HAL_MA_QI8_PACK_CNT0_CRIT_PRI_MSG_CNT_LSB               0
#define SAND_HAL_MA_QI8_PACK_CNT0_CRIT_PRI_MSG_CNT_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_QI8_PACK_CNT0_CRIT_PRI_MSG_CNT_DEFAULT           0x00000000

/* field level defines for Device: MA  Register: QI9_PACK_CNT0 */
#define SAND_HAL_MA_QI9_PACK_CNT0_QL_MSG_CNT_MASK                    0xffff0000
#define SAND_HAL_MA_QI9_PACK_CNT0_QL_MSG_CNT_SHIFT                   16
#define SAND_HAL_MA_QI9_PACK_CNT0_QL_MSG_CNT_MSB                     31
#define SAND_HAL_MA_QI9_PACK_CNT0_QL_MSG_CNT_LSB                     16
#define SAND_HAL_MA_QI9_PACK_CNT0_QL_MSG_CNT_TYPE                    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_QI9_PACK_CNT0_QL_MSG_CNT_DEFAULT                 0x00000000
#define SAND_HAL_MA_QI9_PACK_CNT0_CRIT_PRI_MSG_CNT_MASK              0x0000ffff
#define SAND_HAL_MA_QI9_PACK_CNT0_CRIT_PRI_MSG_CNT_SHIFT             0
#define SAND_HAL_MA_QI9_PACK_CNT0_CRIT_PRI_MSG_CNT_MSB               15
#define SAND_HAL_MA_QI9_PACK_CNT0_CRIT_PRI_MSG_CNT_LSB               0
#define SAND_HAL_MA_QI9_PACK_CNT0_CRIT_PRI_MSG_CNT_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_QI9_PACK_CNT0_CRIT_PRI_MSG_CNT_DEFAULT           0x00000000

/* field level defines for Device: MA  Register: QI10_PACK_CNT0 */
#define SAND_HAL_MA_QI10_PACK_CNT0_QL_MSG_CNT_MASK                   0xffff0000
#define SAND_HAL_MA_QI10_PACK_CNT0_QL_MSG_CNT_SHIFT                  16
#define SAND_HAL_MA_QI10_PACK_CNT0_QL_MSG_CNT_MSB                    31
#define SAND_HAL_MA_QI10_PACK_CNT0_QL_MSG_CNT_LSB                    16
#define SAND_HAL_MA_QI10_PACK_CNT0_QL_MSG_CNT_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_QI10_PACK_CNT0_QL_MSG_CNT_DEFAULT                0x00000000
#define SAND_HAL_MA_QI10_PACK_CNT0_CRIT_PRI_MSG_CNT_MASK             0x0000ffff
#define SAND_HAL_MA_QI10_PACK_CNT0_CRIT_PRI_MSG_CNT_SHIFT            0
#define SAND_HAL_MA_QI10_PACK_CNT0_CRIT_PRI_MSG_CNT_MSB              15
#define SAND_HAL_MA_QI10_PACK_CNT0_CRIT_PRI_MSG_CNT_LSB              0
#define SAND_HAL_MA_QI10_PACK_CNT0_CRIT_PRI_MSG_CNT_TYPE             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_QI10_PACK_CNT0_CRIT_PRI_MSG_CNT_DEFAULT          0x00000000

/* field level defines for Device: MA  Register: QI11_PACK_CNT0 */
#define SAND_HAL_MA_QI11_PACK_CNT0_QL_MSG_CNT_MASK                   0xffff0000
#define SAND_HAL_MA_QI11_PACK_CNT0_QL_MSG_CNT_SHIFT                  16
#define SAND_HAL_MA_QI11_PACK_CNT0_QL_MSG_CNT_MSB                    31
#define SAND_HAL_MA_QI11_PACK_CNT0_QL_MSG_CNT_LSB                    16
#define SAND_HAL_MA_QI11_PACK_CNT0_QL_MSG_CNT_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_QI11_PACK_CNT0_QL_MSG_CNT_DEFAULT                0x00000000
#define SAND_HAL_MA_QI11_PACK_CNT0_CRIT_PRI_MSG_CNT_MASK             0x0000ffff
#define SAND_HAL_MA_QI11_PACK_CNT0_CRIT_PRI_MSG_CNT_SHIFT            0
#define SAND_HAL_MA_QI11_PACK_CNT0_CRIT_PRI_MSG_CNT_MSB              15
#define SAND_HAL_MA_QI11_PACK_CNT0_CRIT_PRI_MSG_CNT_LSB              0
#define SAND_HAL_MA_QI11_PACK_CNT0_CRIT_PRI_MSG_CNT_TYPE             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_QI11_PACK_CNT0_CRIT_PRI_MSG_CNT_DEFAULT          0x00000000

/* field level defines for Device: MA  Register: QI12_PACK_CNT0 */
#define SAND_HAL_MA_QI12_PACK_CNT0_QL_MSG_CNT_MASK                   0xffff0000
#define SAND_HAL_MA_QI12_PACK_CNT0_QL_MSG_CNT_SHIFT                  16
#define SAND_HAL_MA_QI12_PACK_CNT0_QL_MSG_CNT_MSB                    31
#define SAND_HAL_MA_QI12_PACK_CNT0_QL_MSG_CNT_LSB                    16
#define SAND_HAL_MA_QI12_PACK_CNT0_QL_MSG_CNT_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_QI12_PACK_CNT0_QL_MSG_CNT_DEFAULT                0x00000000
#define SAND_HAL_MA_QI12_PACK_CNT0_CRIT_PRI_MSG_CNT_MASK             0x0000ffff
#define SAND_HAL_MA_QI12_PACK_CNT0_CRIT_PRI_MSG_CNT_SHIFT            0
#define SAND_HAL_MA_QI12_PACK_CNT0_CRIT_PRI_MSG_CNT_MSB              15
#define SAND_HAL_MA_QI12_PACK_CNT0_CRIT_PRI_MSG_CNT_LSB              0
#define SAND_HAL_MA_QI12_PACK_CNT0_CRIT_PRI_MSG_CNT_TYPE             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_QI12_PACK_CNT0_CRIT_PRI_MSG_CNT_DEFAULT          0x00000000

/* field level defines for Device: MA  Register: QI13_PACK_CNT0 */
#define SAND_HAL_MA_QI13_PACK_CNT0_QL_MSG_CNT_MASK                   0xffff0000
#define SAND_HAL_MA_QI13_PACK_CNT0_QL_MSG_CNT_SHIFT                  16
#define SAND_HAL_MA_QI13_PACK_CNT0_QL_MSG_CNT_MSB                    31
#define SAND_HAL_MA_QI13_PACK_CNT0_QL_MSG_CNT_LSB                    16
#define SAND_HAL_MA_QI13_PACK_CNT0_QL_MSG_CNT_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_QI13_PACK_CNT0_QL_MSG_CNT_DEFAULT                0x00000000
#define SAND_HAL_MA_QI13_PACK_CNT0_CRIT_PRI_MSG_CNT_MASK             0x0000ffff
#define SAND_HAL_MA_QI13_PACK_CNT0_CRIT_PRI_MSG_CNT_SHIFT            0
#define SAND_HAL_MA_QI13_PACK_CNT0_CRIT_PRI_MSG_CNT_MSB              15
#define SAND_HAL_MA_QI13_PACK_CNT0_CRIT_PRI_MSG_CNT_LSB              0
#define SAND_HAL_MA_QI13_PACK_CNT0_CRIT_PRI_MSG_CNT_TYPE             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_QI13_PACK_CNT0_CRIT_PRI_MSG_CNT_DEFAULT          0x00000000

/* field level defines for Device: MA  Register: QI14_PACK_CNT0 */
#define SAND_HAL_MA_QI14_PACK_CNT0_QL_MSG_CNT_MASK                   0xffff0000
#define SAND_HAL_MA_QI14_PACK_CNT0_QL_MSG_CNT_SHIFT                  16
#define SAND_HAL_MA_QI14_PACK_CNT0_QL_MSG_CNT_MSB                    31
#define SAND_HAL_MA_QI14_PACK_CNT0_QL_MSG_CNT_LSB                    16
#define SAND_HAL_MA_QI14_PACK_CNT0_QL_MSG_CNT_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_QI14_PACK_CNT0_QL_MSG_CNT_DEFAULT                0x00000000
#define SAND_HAL_MA_QI14_PACK_CNT0_CRIT_PRI_MSG_CNT_MASK             0x0000ffff
#define SAND_HAL_MA_QI14_PACK_CNT0_CRIT_PRI_MSG_CNT_SHIFT            0
#define SAND_HAL_MA_QI14_PACK_CNT0_CRIT_PRI_MSG_CNT_MSB              15
#define SAND_HAL_MA_QI14_PACK_CNT0_CRIT_PRI_MSG_CNT_LSB              0
#define SAND_HAL_MA_QI14_PACK_CNT0_CRIT_PRI_MSG_CNT_TYPE             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_QI14_PACK_CNT0_CRIT_PRI_MSG_CNT_DEFAULT          0x00000000

/* field level defines for Device: MA  Register: QI15_PACK_CNT0 */
#define SAND_HAL_MA_QI15_PACK_CNT0_QL_MSG_CNT_MASK                   0xffff0000
#define SAND_HAL_MA_QI15_PACK_CNT0_QL_MSG_CNT_SHIFT                  16
#define SAND_HAL_MA_QI15_PACK_CNT0_QL_MSG_CNT_MSB                    31
#define SAND_HAL_MA_QI15_PACK_CNT0_QL_MSG_CNT_LSB                    16
#define SAND_HAL_MA_QI15_PACK_CNT0_QL_MSG_CNT_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_QI15_PACK_CNT0_QL_MSG_CNT_DEFAULT                0x00000000
#define SAND_HAL_MA_QI15_PACK_CNT0_CRIT_PRI_MSG_CNT_MASK             0x0000ffff
#define SAND_HAL_MA_QI15_PACK_CNT0_CRIT_PRI_MSG_CNT_SHIFT            0
#define SAND_HAL_MA_QI15_PACK_CNT0_CRIT_PRI_MSG_CNT_MSB              15
#define SAND_HAL_MA_QI15_PACK_CNT0_CRIT_PRI_MSG_CNT_LSB              0
#define SAND_HAL_MA_QI15_PACK_CNT0_CRIT_PRI_MSG_CNT_TYPE             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_QI15_PACK_CNT0_CRIT_PRI_MSG_CNT_DEFAULT          0x00000000

/* field level defines for Device: MA  Register: QI0_PACK_CNT1 */
#define SAND_HAL_MA_QI0_PACK_CNT1_PRI_UPDATE2_MSG_CNT_MASK           0xffff0000
#define SAND_HAL_MA_QI0_PACK_CNT1_PRI_UPDATE2_MSG_CNT_SHIFT          16
#define SAND_HAL_MA_QI0_PACK_CNT1_PRI_UPDATE2_MSG_CNT_MSB            31
#define SAND_HAL_MA_QI0_PACK_CNT1_PRI_UPDATE2_MSG_CNT_LSB            16
#define SAND_HAL_MA_QI0_PACK_CNT1_PRI_UPDATE2_MSG_CNT_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_QI0_PACK_CNT1_PRI_UPDATE2_MSG_CNT_DEFAULT        0x00000000
#define SAND_HAL_MA_QI0_PACK_CNT1_PRI_UPDATE1_MSG_CNT_MASK           0x0000ffff
#define SAND_HAL_MA_QI0_PACK_CNT1_PRI_UPDATE1_MSG_CNT_SHIFT          0
#define SAND_HAL_MA_QI0_PACK_CNT1_PRI_UPDATE1_MSG_CNT_MSB            15
#define SAND_HAL_MA_QI0_PACK_CNT1_PRI_UPDATE1_MSG_CNT_LSB            0
#define SAND_HAL_MA_QI0_PACK_CNT1_PRI_UPDATE1_MSG_CNT_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_QI0_PACK_CNT1_PRI_UPDATE1_MSG_CNT_DEFAULT        0x00000000

/* field level defines for Device: MA  Register: QI1_PACK_CNT1 */
#define SAND_HAL_MA_QI1_PACK_CNT1_PRI_UPDATE2_MSG_CNT_MASK           0xffff0000
#define SAND_HAL_MA_QI1_PACK_CNT1_PRI_UPDATE2_MSG_CNT_SHIFT          16
#define SAND_HAL_MA_QI1_PACK_CNT1_PRI_UPDATE2_MSG_CNT_MSB            31
#define SAND_HAL_MA_QI1_PACK_CNT1_PRI_UPDATE2_MSG_CNT_LSB            16
#define SAND_HAL_MA_QI1_PACK_CNT1_PRI_UPDATE2_MSG_CNT_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_QI1_PACK_CNT1_PRI_UPDATE2_MSG_CNT_DEFAULT        0x00000000
#define SAND_HAL_MA_QI1_PACK_CNT1_PRI_UPDATE1_MSG_CNT_MASK           0x0000ffff
#define SAND_HAL_MA_QI1_PACK_CNT1_PRI_UPDATE1_MSG_CNT_SHIFT          0
#define SAND_HAL_MA_QI1_PACK_CNT1_PRI_UPDATE1_MSG_CNT_MSB            15
#define SAND_HAL_MA_QI1_PACK_CNT1_PRI_UPDATE1_MSG_CNT_LSB            0
#define SAND_HAL_MA_QI1_PACK_CNT1_PRI_UPDATE1_MSG_CNT_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_QI1_PACK_CNT1_PRI_UPDATE1_MSG_CNT_DEFAULT        0x00000000

/* field level defines for Device: MA  Register: QI2_PACK_CNT1 */
#define SAND_HAL_MA_QI2_PACK_CNT1_PRI_UPDATE2_MSG_CNT_MASK           0xffff0000
#define SAND_HAL_MA_QI2_PACK_CNT1_PRI_UPDATE2_MSG_CNT_SHIFT          16
#define SAND_HAL_MA_QI2_PACK_CNT1_PRI_UPDATE2_MSG_CNT_MSB            31
#define SAND_HAL_MA_QI2_PACK_CNT1_PRI_UPDATE2_MSG_CNT_LSB            16
#define SAND_HAL_MA_QI2_PACK_CNT1_PRI_UPDATE2_MSG_CNT_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_QI2_PACK_CNT1_PRI_UPDATE2_MSG_CNT_DEFAULT        0x00000000
#define SAND_HAL_MA_QI2_PACK_CNT1_PRI_UPDATE1_MSG_CNT_MASK           0x0000ffff
#define SAND_HAL_MA_QI2_PACK_CNT1_PRI_UPDATE1_MSG_CNT_SHIFT          0
#define SAND_HAL_MA_QI2_PACK_CNT1_PRI_UPDATE1_MSG_CNT_MSB            15
#define SAND_HAL_MA_QI2_PACK_CNT1_PRI_UPDATE1_MSG_CNT_LSB            0
#define SAND_HAL_MA_QI2_PACK_CNT1_PRI_UPDATE1_MSG_CNT_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_QI2_PACK_CNT1_PRI_UPDATE1_MSG_CNT_DEFAULT        0x00000000

/* field level defines for Device: MA  Register: QI3_PACK_CNT1 */
#define SAND_HAL_MA_QI3_PACK_CNT1_PRI_UPDATE2_MSG_CNT_MASK           0xffff0000
#define SAND_HAL_MA_QI3_PACK_CNT1_PRI_UPDATE2_MSG_CNT_SHIFT          16
#define SAND_HAL_MA_QI3_PACK_CNT1_PRI_UPDATE2_MSG_CNT_MSB            31
#define SAND_HAL_MA_QI3_PACK_CNT1_PRI_UPDATE2_MSG_CNT_LSB            16
#define SAND_HAL_MA_QI3_PACK_CNT1_PRI_UPDATE2_MSG_CNT_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_QI3_PACK_CNT1_PRI_UPDATE2_MSG_CNT_DEFAULT        0x00000000
#define SAND_HAL_MA_QI3_PACK_CNT1_PRI_UPDATE1_MSG_CNT_MASK           0x0000ffff
#define SAND_HAL_MA_QI3_PACK_CNT1_PRI_UPDATE1_MSG_CNT_SHIFT          0
#define SAND_HAL_MA_QI3_PACK_CNT1_PRI_UPDATE1_MSG_CNT_MSB            15
#define SAND_HAL_MA_QI3_PACK_CNT1_PRI_UPDATE1_MSG_CNT_LSB            0
#define SAND_HAL_MA_QI3_PACK_CNT1_PRI_UPDATE1_MSG_CNT_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_QI3_PACK_CNT1_PRI_UPDATE1_MSG_CNT_DEFAULT        0x00000000

/* field level defines for Device: MA  Register: QI4_PACK_CNT1 */
#define SAND_HAL_MA_QI4_PACK_CNT1_PRI_UPDATE2_MSG_CNT_MASK           0xffff0000
#define SAND_HAL_MA_QI4_PACK_CNT1_PRI_UPDATE2_MSG_CNT_SHIFT          16
#define SAND_HAL_MA_QI4_PACK_CNT1_PRI_UPDATE2_MSG_CNT_MSB            31
#define SAND_HAL_MA_QI4_PACK_CNT1_PRI_UPDATE2_MSG_CNT_LSB            16
#define SAND_HAL_MA_QI4_PACK_CNT1_PRI_UPDATE2_MSG_CNT_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_QI4_PACK_CNT1_PRI_UPDATE2_MSG_CNT_DEFAULT        0x00000000
#define SAND_HAL_MA_QI4_PACK_CNT1_PRI_UPDATE1_MSG_CNT_MASK           0x0000ffff
#define SAND_HAL_MA_QI4_PACK_CNT1_PRI_UPDATE1_MSG_CNT_SHIFT          0
#define SAND_HAL_MA_QI4_PACK_CNT1_PRI_UPDATE1_MSG_CNT_MSB            15
#define SAND_HAL_MA_QI4_PACK_CNT1_PRI_UPDATE1_MSG_CNT_LSB            0
#define SAND_HAL_MA_QI4_PACK_CNT1_PRI_UPDATE1_MSG_CNT_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_QI4_PACK_CNT1_PRI_UPDATE1_MSG_CNT_DEFAULT        0x00000000

/* field level defines for Device: MA  Register: QI5_PACK_CNT1 */
#define SAND_HAL_MA_QI5_PACK_CNT1_PRI_UPDATE2_MSG_CNT_MASK           0xffff0000
#define SAND_HAL_MA_QI5_PACK_CNT1_PRI_UPDATE2_MSG_CNT_SHIFT          16
#define SAND_HAL_MA_QI5_PACK_CNT1_PRI_UPDATE2_MSG_CNT_MSB            31
#define SAND_HAL_MA_QI5_PACK_CNT1_PRI_UPDATE2_MSG_CNT_LSB            16
#define SAND_HAL_MA_QI5_PACK_CNT1_PRI_UPDATE2_MSG_CNT_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_QI5_PACK_CNT1_PRI_UPDATE2_MSG_CNT_DEFAULT        0x00000000
#define SAND_HAL_MA_QI5_PACK_CNT1_PRI_UPDATE1_MSG_CNT_MASK           0x0000ffff
#define SAND_HAL_MA_QI5_PACK_CNT1_PRI_UPDATE1_MSG_CNT_SHIFT          0
#define SAND_HAL_MA_QI5_PACK_CNT1_PRI_UPDATE1_MSG_CNT_MSB            15
#define SAND_HAL_MA_QI5_PACK_CNT1_PRI_UPDATE1_MSG_CNT_LSB            0
#define SAND_HAL_MA_QI5_PACK_CNT1_PRI_UPDATE1_MSG_CNT_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_QI5_PACK_CNT1_PRI_UPDATE1_MSG_CNT_DEFAULT        0x00000000

/* field level defines for Device: MA  Register: QI6_PACK_CNT1 */
#define SAND_HAL_MA_QI6_PACK_CNT1_PRI_UPDATE2_MSG_CNT_MASK           0xffff0000
#define SAND_HAL_MA_QI6_PACK_CNT1_PRI_UPDATE2_MSG_CNT_SHIFT          16
#define SAND_HAL_MA_QI6_PACK_CNT1_PRI_UPDATE2_MSG_CNT_MSB            31
#define SAND_HAL_MA_QI6_PACK_CNT1_PRI_UPDATE2_MSG_CNT_LSB            16
#define SAND_HAL_MA_QI6_PACK_CNT1_PRI_UPDATE2_MSG_CNT_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_QI6_PACK_CNT1_PRI_UPDATE2_MSG_CNT_DEFAULT        0x00000000
#define SAND_HAL_MA_QI6_PACK_CNT1_PRI_UPDATE1_MSG_CNT_MASK           0x0000ffff
#define SAND_HAL_MA_QI6_PACK_CNT1_PRI_UPDATE1_MSG_CNT_SHIFT          0
#define SAND_HAL_MA_QI6_PACK_CNT1_PRI_UPDATE1_MSG_CNT_MSB            15
#define SAND_HAL_MA_QI6_PACK_CNT1_PRI_UPDATE1_MSG_CNT_LSB            0
#define SAND_HAL_MA_QI6_PACK_CNT1_PRI_UPDATE1_MSG_CNT_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_QI6_PACK_CNT1_PRI_UPDATE1_MSG_CNT_DEFAULT        0x00000000

/* field level defines for Device: MA  Register: QI7_PACK_CNT1 */
#define SAND_HAL_MA_QI7_PACK_CNT1_PRI_UPDATE2_MSG_CNT_MASK           0xffff0000
#define SAND_HAL_MA_QI7_PACK_CNT1_PRI_UPDATE2_MSG_CNT_SHIFT          16
#define SAND_HAL_MA_QI7_PACK_CNT1_PRI_UPDATE2_MSG_CNT_MSB            31
#define SAND_HAL_MA_QI7_PACK_CNT1_PRI_UPDATE2_MSG_CNT_LSB            16
#define SAND_HAL_MA_QI7_PACK_CNT1_PRI_UPDATE2_MSG_CNT_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_QI7_PACK_CNT1_PRI_UPDATE2_MSG_CNT_DEFAULT        0x00000000
#define SAND_HAL_MA_QI7_PACK_CNT1_PRI_UPDATE1_MSG_CNT_MASK           0x0000ffff
#define SAND_HAL_MA_QI7_PACK_CNT1_PRI_UPDATE1_MSG_CNT_SHIFT          0
#define SAND_HAL_MA_QI7_PACK_CNT1_PRI_UPDATE1_MSG_CNT_MSB            15
#define SAND_HAL_MA_QI7_PACK_CNT1_PRI_UPDATE1_MSG_CNT_LSB            0
#define SAND_HAL_MA_QI7_PACK_CNT1_PRI_UPDATE1_MSG_CNT_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_QI7_PACK_CNT1_PRI_UPDATE1_MSG_CNT_DEFAULT        0x00000000

/* field level defines for Device: MA  Register: QI8_PACK_CNT1 */
#define SAND_HAL_MA_QI8_PACK_CNT1_PRI_UPDATE2_MSG_CNT_MASK           0xffff0000
#define SAND_HAL_MA_QI8_PACK_CNT1_PRI_UPDATE2_MSG_CNT_SHIFT          16
#define SAND_HAL_MA_QI8_PACK_CNT1_PRI_UPDATE2_MSG_CNT_MSB            31
#define SAND_HAL_MA_QI8_PACK_CNT1_PRI_UPDATE2_MSG_CNT_LSB            16
#define SAND_HAL_MA_QI8_PACK_CNT1_PRI_UPDATE2_MSG_CNT_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_QI8_PACK_CNT1_PRI_UPDATE2_MSG_CNT_DEFAULT        0x00000000
#define SAND_HAL_MA_QI8_PACK_CNT1_PRI_UPDATE1_MSG_CNT_MASK           0x0000ffff
#define SAND_HAL_MA_QI8_PACK_CNT1_PRI_UPDATE1_MSG_CNT_SHIFT          0
#define SAND_HAL_MA_QI8_PACK_CNT1_PRI_UPDATE1_MSG_CNT_MSB            15
#define SAND_HAL_MA_QI8_PACK_CNT1_PRI_UPDATE1_MSG_CNT_LSB            0
#define SAND_HAL_MA_QI8_PACK_CNT1_PRI_UPDATE1_MSG_CNT_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_QI8_PACK_CNT1_PRI_UPDATE1_MSG_CNT_DEFAULT        0x00000000

/* field level defines for Device: MA  Register: QI9_PACK_CNT1 */
#define SAND_HAL_MA_QI9_PACK_CNT1_PRI_UPDATE2_MSG_CNT_MASK           0xffff0000
#define SAND_HAL_MA_QI9_PACK_CNT1_PRI_UPDATE2_MSG_CNT_SHIFT          16
#define SAND_HAL_MA_QI9_PACK_CNT1_PRI_UPDATE2_MSG_CNT_MSB            31
#define SAND_HAL_MA_QI9_PACK_CNT1_PRI_UPDATE2_MSG_CNT_LSB            16
#define SAND_HAL_MA_QI9_PACK_CNT1_PRI_UPDATE2_MSG_CNT_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_QI9_PACK_CNT1_PRI_UPDATE2_MSG_CNT_DEFAULT        0x00000000
#define SAND_HAL_MA_QI9_PACK_CNT1_PRI_UPDATE1_MSG_CNT_MASK           0x0000ffff
#define SAND_HAL_MA_QI9_PACK_CNT1_PRI_UPDATE1_MSG_CNT_SHIFT          0
#define SAND_HAL_MA_QI9_PACK_CNT1_PRI_UPDATE1_MSG_CNT_MSB            15
#define SAND_HAL_MA_QI9_PACK_CNT1_PRI_UPDATE1_MSG_CNT_LSB            0
#define SAND_HAL_MA_QI9_PACK_CNT1_PRI_UPDATE1_MSG_CNT_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_QI9_PACK_CNT1_PRI_UPDATE1_MSG_CNT_DEFAULT        0x00000000

/* field level defines for Device: MA  Register: QI10_PACK_CNT1 */
#define SAND_HAL_MA_QI10_PACK_CNT1_PRI_UPDATE2_MSG_CNT_MASK          0xffff0000
#define SAND_HAL_MA_QI10_PACK_CNT1_PRI_UPDATE2_MSG_CNT_SHIFT         16
#define SAND_HAL_MA_QI10_PACK_CNT1_PRI_UPDATE2_MSG_CNT_MSB           31
#define SAND_HAL_MA_QI10_PACK_CNT1_PRI_UPDATE2_MSG_CNT_LSB           16
#define SAND_HAL_MA_QI10_PACK_CNT1_PRI_UPDATE2_MSG_CNT_TYPE          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_QI10_PACK_CNT1_PRI_UPDATE2_MSG_CNT_DEFAULT       0x00000000
#define SAND_HAL_MA_QI10_PACK_CNT1_PRI_UPDATE1_MSG_CNT_MASK          0x0000ffff
#define SAND_HAL_MA_QI10_PACK_CNT1_PRI_UPDATE1_MSG_CNT_SHIFT         0
#define SAND_HAL_MA_QI10_PACK_CNT1_PRI_UPDATE1_MSG_CNT_MSB           15
#define SAND_HAL_MA_QI10_PACK_CNT1_PRI_UPDATE1_MSG_CNT_LSB           0
#define SAND_HAL_MA_QI10_PACK_CNT1_PRI_UPDATE1_MSG_CNT_TYPE          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_QI10_PACK_CNT1_PRI_UPDATE1_MSG_CNT_DEFAULT       0x00000000

/* field level defines for Device: MA  Register: QI11_PACK_CNT1 */
#define SAND_HAL_MA_QI11_PACK_CNT1_PRI_UPDATE2_MSG_CNT_MASK          0xffff0000
#define SAND_HAL_MA_QI11_PACK_CNT1_PRI_UPDATE2_MSG_CNT_SHIFT         16
#define SAND_HAL_MA_QI11_PACK_CNT1_PRI_UPDATE2_MSG_CNT_MSB           31
#define SAND_HAL_MA_QI11_PACK_CNT1_PRI_UPDATE2_MSG_CNT_LSB           16
#define SAND_HAL_MA_QI11_PACK_CNT1_PRI_UPDATE2_MSG_CNT_TYPE          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_QI11_PACK_CNT1_PRI_UPDATE2_MSG_CNT_DEFAULT       0x00000000
#define SAND_HAL_MA_QI11_PACK_CNT1_PRI_UPDATE1_MSG_CNT_MASK          0x0000ffff
#define SAND_HAL_MA_QI11_PACK_CNT1_PRI_UPDATE1_MSG_CNT_SHIFT         0
#define SAND_HAL_MA_QI11_PACK_CNT1_PRI_UPDATE1_MSG_CNT_MSB           15
#define SAND_HAL_MA_QI11_PACK_CNT1_PRI_UPDATE1_MSG_CNT_LSB           0
#define SAND_HAL_MA_QI11_PACK_CNT1_PRI_UPDATE1_MSG_CNT_TYPE          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_QI11_PACK_CNT1_PRI_UPDATE1_MSG_CNT_DEFAULT       0x00000000

/* field level defines for Device: MA  Register: QI12_PACK_CNT1 */
#define SAND_HAL_MA_QI12_PACK_CNT1_PRI_UPDATE2_MSG_CNT_MASK          0xffff0000
#define SAND_HAL_MA_QI12_PACK_CNT1_PRI_UPDATE2_MSG_CNT_SHIFT         16
#define SAND_HAL_MA_QI12_PACK_CNT1_PRI_UPDATE2_MSG_CNT_MSB           31
#define SAND_HAL_MA_QI12_PACK_CNT1_PRI_UPDATE2_MSG_CNT_LSB           16
#define SAND_HAL_MA_QI12_PACK_CNT1_PRI_UPDATE2_MSG_CNT_TYPE          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_QI12_PACK_CNT1_PRI_UPDATE2_MSG_CNT_DEFAULT       0x00000000
#define SAND_HAL_MA_QI12_PACK_CNT1_PRI_UPDATE1_MSG_CNT_MASK          0x0000ffff
#define SAND_HAL_MA_QI12_PACK_CNT1_PRI_UPDATE1_MSG_CNT_SHIFT         0
#define SAND_HAL_MA_QI12_PACK_CNT1_PRI_UPDATE1_MSG_CNT_MSB           15
#define SAND_HAL_MA_QI12_PACK_CNT1_PRI_UPDATE1_MSG_CNT_LSB           0
#define SAND_HAL_MA_QI12_PACK_CNT1_PRI_UPDATE1_MSG_CNT_TYPE          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_QI12_PACK_CNT1_PRI_UPDATE1_MSG_CNT_DEFAULT       0x00000000

/* field level defines for Device: MA  Register: QI13_PACK_CNT1 */
#define SAND_HAL_MA_QI13_PACK_CNT1_PRI_UPDATE2_MSG_CNT_MASK          0xffff0000
#define SAND_HAL_MA_QI13_PACK_CNT1_PRI_UPDATE2_MSG_CNT_SHIFT         16
#define SAND_HAL_MA_QI13_PACK_CNT1_PRI_UPDATE2_MSG_CNT_MSB           31
#define SAND_HAL_MA_QI13_PACK_CNT1_PRI_UPDATE2_MSG_CNT_LSB           16
#define SAND_HAL_MA_QI13_PACK_CNT1_PRI_UPDATE2_MSG_CNT_TYPE          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_QI13_PACK_CNT1_PRI_UPDATE2_MSG_CNT_DEFAULT       0x00000000
#define SAND_HAL_MA_QI13_PACK_CNT1_PRI_UPDATE1_MSG_CNT_MASK          0x0000ffff
#define SAND_HAL_MA_QI13_PACK_CNT1_PRI_UPDATE1_MSG_CNT_SHIFT         0
#define SAND_HAL_MA_QI13_PACK_CNT1_PRI_UPDATE1_MSG_CNT_MSB           15
#define SAND_HAL_MA_QI13_PACK_CNT1_PRI_UPDATE1_MSG_CNT_LSB           0
#define SAND_HAL_MA_QI13_PACK_CNT1_PRI_UPDATE1_MSG_CNT_TYPE          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_QI13_PACK_CNT1_PRI_UPDATE1_MSG_CNT_DEFAULT       0x00000000

/* field level defines for Device: MA  Register: QI14_PACK_CNT1 */
#define SAND_HAL_MA_QI14_PACK_CNT1_PRI_UPDATE2_MSG_CNT_MASK          0xffff0000
#define SAND_HAL_MA_QI14_PACK_CNT1_PRI_UPDATE2_MSG_CNT_SHIFT         16
#define SAND_HAL_MA_QI14_PACK_CNT1_PRI_UPDATE2_MSG_CNT_MSB           31
#define SAND_HAL_MA_QI14_PACK_CNT1_PRI_UPDATE2_MSG_CNT_LSB           16
#define SAND_HAL_MA_QI14_PACK_CNT1_PRI_UPDATE2_MSG_CNT_TYPE          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_QI14_PACK_CNT1_PRI_UPDATE2_MSG_CNT_DEFAULT       0x00000000
#define SAND_HAL_MA_QI14_PACK_CNT1_PRI_UPDATE1_MSG_CNT_MASK          0x0000ffff
#define SAND_HAL_MA_QI14_PACK_CNT1_PRI_UPDATE1_MSG_CNT_SHIFT         0
#define SAND_HAL_MA_QI14_PACK_CNT1_PRI_UPDATE1_MSG_CNT_MSB           15
#define SAND_HAL_MA_QI14_PACK_CNT1_PRI_UPDATE1_MSG_CNT_LSB           0
#define SAND_HAL_MA_QI14_PACK_CNT1_PRI_UPDATE1_MSG_CNT_TYPE          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_QI14_PACK_CNT1_PRI_UPDATE1_MSG_CNT_DEFAULT       0x00000000

/* field level defines for Device: MA  Register: QI15_PACK_CNT1 */
#define SAND_HAL_MA_QI15_PACK_CNT1_PRI_UPDATE2_MSG_CNT_MASK          0xffff0000
#define SAND_HAL_MA_QI15_PACK_CNT1_PRI_UPDATE2_MSG_CNT_SHIFT         16
#define SAND_HAL_MA_QI15_PACK_CNT1_PRI_UPDATE2_MSG_CNT_MSB           31
#define SAND_HAL_MA_QI15_PACK_CNT1_PRI_UPDATE2_MSG_CNT_LSB           16
#define SAND_HAL_MA_QI15_PACK_CNT1_PRI_UPDATE2_MSG_CNT_TYPE          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_QI15_PACK_CNT1_PRI_UPDATE2_MSG_CNT_DEFAULT       0x00000000
#define SAND_HAL_MA_QI15_PACK_CNT1_PRI_UPDATE1_MSG_CNT_MASK          0x0000ffff
#define SAND_HAL_MA_QI15_PACK_CNT1_PRI_UPDATE1_MSG_CNT_SHIFT         0
#define SAND_HAL_MA_QI15_PACK_CNT1_PRI_UPDATE1_MSG_CNT_MSB           15
#define SAND_HAL_MA_QI15_PACK_CNT1_PRI_UPDATE1_MSG_CNT_LSB           0
#define SAND_HAL_MA_QI15_PACK_CNT1_PRI_UPDATE1_MSG_CNT_TYPE          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_QI15_PACK_CNT1_PRI_UPDATE1_MSG_CNT_DEFAULT       0x00000000

/* field level defines for Device: MA  Register: QI0_PACK_CNT2 */
#define SAND_HAL_MA_QI0_PACK_CNT2_PRI_UPDATE3_MSG_CNT_MASK           0x0000ffff
#define SAND_HAL_MA_QI0_PACK_CNT2_PRI_UPDATE3_MSG_CNT_SHIFT          0
#define SAND_HAL_MA_QI0_PACK_CNT2_PRI_UPDATE3_MSG_CNT_MSB            15
#define SAND_HAL_MA_QI0_PACK_CNT2_PRI_UPDATE3_MSG_CNT_LSB            0
#define SAND_HAL_MA_QI0_PACK_CNT2_PRI_UPDATE3_MSG_CNT_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_QI0_PACK_CNT2_PRI_UPDATE3_MSG_CNT_DEFAULT        0x00000000

/* field level defines for Device: MA  Register: QI1_PACK_CNT2 */
#define SAND_HAL_MA_QI1_PACK_CNT2_PRI_UPDATE3_MSG_CNT_MASK           0x0000ffff
#define SAND_HAL_MA_QI1_PACK_CNT2_PRI_UPDATE3_MSG_CNT_SHIFT          0
#define SAND_HAL_MA_QI1_PACK_CNT2_PRI_UPDATE3_MSG_CNT_MSB            15
#define SAND_HAL_MA_QI1_PACK_CNT2_PRI_UPDATE3_MSG_CNT_LSB            0
#define SAND_HAL_MA_QI1_PACK_CNT2_PRI_UPDATE3_MSG_CNT_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_QI1_PACK_CNT2_PRI_UPDATE3_MSG_CNT_DEFAULT        0x00000000

/* field level defines for Device: MA  Register: QI2_PACK_CNT2 */
#define SAND_HAL_MA_QI2_PACK_CNT2_PRI_UPDATE3_MSG_CNT_MASK           0x0000ffff
#define SAND_HAL_MA_QI2_PACK_CNT2_PRI_UPDATE3_MSG_CNT_SHIFT          0
#define SAND_HAL_MA_QI2_PACK_CNT2_PRI_UPDATE3_MSG_CNT_MSB            15
#define SAND_HAL_MA_QI2_PACK_CNT2_PRI_UPDATE3_MSG_CNT_LSB            0
#define SAND_HAL_MA_QI2_PACK_CNT2_PRI_UPDATE3_MSG_CNT_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_QI2_PACK_CNT2_PRI_UPDATE3_MSG_CNT_DEFAULT        0x00000000

/* field level defines for Device: MA  Register: QI3_PACK_CNT2 */
#define SAND_HAL_MA_QI3_PACK_CNT2_PRI_UPDATE3_MSG_CNT_MASK           0x0000ffff
#define SAND_HAL_MA_QI3_PACK_CNT2_PRI_UPDATE3_MSG_CNT_SHIFT          0
#define SAND_HAL_MA_QI3_PACK_CNT2_PRI_UPDATE3_MSG_CNT_MSB            15
#define SAND_HAL_MA_QI3_PACK_CNT2_PRI_UPDATE3_MSG_CNT_LSB            0
#define SAND_HAL_MA_QI3_PACK_CNT2_PRI_UPDATE3_MSG_CNT_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_QI3_PACK_CNT2_PRI_UPDATE3_MSG_CNT_DEFAULT        0x00000000

/* field level defines for Device: MA  Register: QI4_PACK_CNT2 */
#define SAND_HAL_MA_QI4_PACK_CNT2_PRI_UPDATE3_MSG_CNT_MASK           0x0000ffff
#define SAND_HAL_MA_QI4_PACK_CNT2_PRI_UPDATE3_MSG_CNT_SHIFT          0
#define SAND_HAL_MA_QI4_PACK_CNT2_PRI_UPDATE3_MSG_CNT_MSB            15
#define SAND_HAL_MA_QI4_PACK_CNT2_PRI_UPDATE3_MSG_CNT_LSB            0
#define SAND_HAL_MA_QI4_PACK_CNT2_PRI_UPDATE3_MSG_CNT_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_QI4_PACK_CNT2_PRI_UPDATE3_MSG_CNT_DEFAULT        0x00000000

/* field level defines for Device: MA  Register: QI5_PACK_CNT2 */
#define SAND_HAL_MA_QI5_PACK_CNT2_PRI_UPDATE3_MSG_CNT_MASK           0x0000ffff
#define SAND_HAL_MA_QI5_PACK_CNT2_PRI_UPDATE3_MSG_CNT_SHIFT          0
#define SAND_HAL_MA_QI5_PACK_CNT2_PRI_UPDATE3_MSG_CNT_MSB            15
#define SAND_HAL_MA_QI5_PACK_CNT2_PRI_UPDATE3_MSG_CNT_LSB            0
#define SAND_HAL_MA_QI5_PACK_CNT2_PRI_UPDATE3_MSG_CNT_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_QI5_PACK_CNT2_PRI_UPDATE3_MSG_CNT_DEFAULT        0x00000000

/* field level defines for Device: MA  Register: QI6_PACK_CNT2 */
#define SAND_HAL_MA_QI6_PACK_CNT2_PRI_UPDATE3_MSG_CNT_MASK           0x0000ffff
#define SAND_HAL_MA_QI6_PACK_CNT2_PRI_UPDATE3_MSG_CNT_SHIFT          0
#define SAND_HAL_MA_QI6_PACK_CNT2_PRI_UPDATE3_MSG_CNT_MSB            15
#define SAND_HAL_MA_QI6_PACK_CNT2_PRI_UPDATE3_MSG_CNT_LSB            0
#define SAND_HAL_MA_QI6_PACK_CNT2_PRI_UPDATE3_MSG_CNT_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_QI6_PACK_CNT2_PRI_UPDATE3_MSG_CNT_DEFAULT        0x00000000

/* field level defines for Device: MA  Register: QI7_PACK_CNT2 */
#define SAND_HAL_MA_QI7_PACK_CNT2_PRI_UPDATE3_MSG_CNT_MASK           0x0000ffff
#define SAND_HAL_MA_QI7_PACK_CNT2_PRI_UPDATE3_MSG_CNT_SHIFT          0
#define SAND_HAL_MA_QI7_PACK_CNT2_PRI_UPDATE3_MSG_CNT_MSB            15
#define SAND_HAL_MA_QI7_PACK_CNT2_PRI_UPDATE3_MSG_CNT_LSB            0
#define SAND_HAL_MA_QI7_PACK_CNT2_PRI_UPDATE3_MSG_CNT_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_QI7_PACK_CNT2_PRI_UPDATE3_MSG_CNT_DEFAULT        0x00000000

/* field level defines for Device: MA  Register: QI8_PACK_CNT2 */
#define SAND_HAL_MA_QI8_PACK_CNT2_PRI_UPDATE3_MSG_CNT_MASK           0x0000ffff
#define SAND_HAL_MA_QI8_PACK_CNT2_PRI_UPDATE3_MSG_CNT_SHIFT          0
#define SAND_HAL_MA_QI8_PACK_CNT2_PRI_UPDATE3_MSG_CNT_MSB            15
#define SAND_HAL_MA_QI8_PACK_CNT2_PRI_UPDATE3_MSG_CNT_LSB            0
#define SAND_HAL_MA_QI8_PACK_CNT2_PRI_UPDATE3_MSG_CNT_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_QI8_PACK_CNT2_PRI_UPDATE3_MSG_CNT_DEFAULT        0x00000000

/* field level defines for Device: MA  Register: QI9_PACK_CNT2 */
#define SAND_HAL_MA_QI9_PACK_CNT2_PRI_UPDATE3_MSG_CNT_MASK           0x0000ffff
#define SAND_HAL_MA_QI9_PACK_CNT2_PRI_UPDATE3_MSG_CNT_SHIFT          0
#define SAND_HAL_MA_QI9_PACK_CNT2_PRI_UPDATE3_MSG_CNT_MSB            15
#define SAND_HAL_MA_QI9_PACK_CNT2_PRI_UPDATE3_MSG_CNT_LSB            0
#define SAND_HAL_MA_QI9_PACK_CNT2_PRI_UPDATE3_MSG_CNT_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_QI9_PACK_CNT2_PRI_UPDATE3_MSG_CNT_DEFAULT        0x00000000

/* field level defines for Device: MA  Register: QI10_PACK_CNT2 */
#define SAND_HAL_MA_QI10_PACK_CNT2_PRI_UPDATE3_MSG_CNT_MASK          0x0000ffff
#define SAND_HAL_MA_QI10_PACK_CNT2_PRI_UPDATE3_MSG_CNT_SHIFT         0
#define SAND_HAL_MA_QI10_PACK_CNT2_PRI_UPDATE3_MSG_CNT_MSB           15
#define SAND_HAL_MA_QI10_PACK_CNT2_PRI_UPDATE3_MSG_CNT_LSB           0
#define SAND_HAL_MA_QI10_PACK_CNT2_PRI_UPDATE3_MSG_CNT_TYPE          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_QI10_PACK_CNT2_PRI_UPDATE3_MSG_CNT_DEFAULT       0x00000000

/* field level defines for Device: MA  Register: QI11_PACK_CNT2 */
#define SAND_HAL_MA_QI11_PACK_CNT2_PRI_UPDATE3_MSG_CNT_MASK          0x0000ffff
#define SAND_HAL_MA_QI11_PACK_CNT2_PRI_UPDATE3_MSG_CNT_SHIFT         0
#define SAND_HAL_MA_QI11_PACK_CNT2_PRI_UPDATE3_MSG_CNT_MSB           15
#define SAND_HAL_MA_QI11_PACK_CNT2_PRI_UPDATE3_MSG_CNT_LSB           0
#define SAND_HAL_MA_QI11_PACK_CNT2_PRI_UPDATE3_MSG_CNT_TYPE          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_QI11_PACK_CNT2_PRI_UPDATE3_MSG_CNT_DEFAULT       0x00000000

/* field level defines for Device: MA  Register: QI12_PACK_CNT2 */
#define SAND_HAL_MA_QI12_PACK_CNT2_PRI_UPDATE3_MSG_CNT_MASK          0x0000ffff
#define SAND_HAL_MA_QI12_PACK_CNT2_PRI_UPDATE3_MSG_CNT_SHIFT         0
#define SAND_HAL_MA_QI12_PACK_CNT2_PRI_UPDATE3_MSG_CNT_MSB           15
#define SAND_HAL_MA_QI12_PACK_CNT2_PRI_UPDATE3_MSG_CNT_LSB           0
#define SAND_HAL_MA_QI12_PACK_CNT2_PRI_UPDATE3_MSG_CNT_TYPE          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_QI12_PACK_CNT2_PRI_UPDATE3_MSG_CNT_DEFAULT       0x00000000

/* field level defines for Device: MA  Register: QI13_PACK_CNT2 */
#define SAND_HAL_MA_QI13_PACK_CNT2_PRI_UPDATE3_MSG_CNT_MASK          0x0000ffff
#define SAND_HAL_MA_QI13_PACK_CNT2_PRI_UPDATE3_MSG_CNT_SHIFT         0
#define SAND_HAL_MA_QI13_PACK_CNT2_PRI_UPDATE3_MSG_CNT_MSB           15
#define SAND_HAL_MA_QI13_PACK_CNT2_PRI_UPDATE3_MSG_CNT_LSB           0
#define SAND_HAL_MA_QI13_PACK_CNT2_PRI_UPDATE3_MSG_CNT_TYPE          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_QI13_PACK_CNT2_PRI_UPDATE3_MSG_CNT_DEFAULT       0x00000000

/* field level defines for Device: MA  Register: QI14_PACK_CNT2 */
#define SAND_HAL_MA_QI14_PACK_CNT2_PRI_UPDATE3_MSG_CNT_MASK          0x0000ffff
#define SAND_HAL_MA_QI14_PACK_CNT2_PRI_UPDATE3_MSG_CNT_SHIFT         0
#define SAND_HAL_MA_QI14_PACK_CNT2_PRI_UPDATE3_MSG_CNT_MSB           15
#define SAND_HAL_MA_QI14_PACK_CNT2_PRI_UPDATE3_MSG_CNT_LSB           0
#define SAND_HAL_MA_QI14_PACK_CNT2_PRI_UPDATE3_MSG_CNT_TYPE          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_QI14_PACK_CNT2_PRI_UPDATE3_MSG_CNT_DEFAULT       0x00000000

/* field level defines for Device: MA  Register: QI15_PACK_CNT2 */
#define SAND_HAL_MA_QI15_PACK_CNT2_PRI_UPDATE3_MSG_CNT_MASK          0x0000ffff
#define SAND_HAL_MA_QI15_PACK_CNT2_PRI_UPDATE3_MSG_CNT_SHIFT         0
#define SAND_HAL_MA_QI15_PACK_CNT2_PRI_UPDATE3_MSG_CNT_MSB           15
#define SAND_HAL_MA_QI15_PACK_CNT2_PRI_UPDATE3_MSG_CNT_LSB           0
#define SAND_HAL_MA_QI15_PACK_CNT2_PRI_UPDATE3_MSG_CNT_TYPE          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_QI15_PACK_CNT2_PRI_UPDATE3_MSG_CNT_DEFAULT       0x00000000

/* field level defines for Device: MA  Register: AM_STATUS */
#define SAND_HAL_MA_AM_STATUS_ACTIVE_BM_MASK                         0x03fffc00
#define SAND_HAL_MA_AM_STATUS_ACTIVE_BM_SHIFT                        10
#define SAND_HAL_MA_AM_STATUS_ACTIVE_BM_MSB                          25
#define SAND_HAL_MA_AM_STATUS_ACTIVE_BM_LSB                          10
#define SAND_HAL_MA_AM_STATUS_ACTIVE_BM_TYPE                         (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_AM_STATUS_ACTIVE_BM_DEFAULT                      0x00000000
#define SAND_HAL_MA_AM_STATUS_ENABLED_LINKS_MASK                     0x000003ff
#define SAND_HAL_MA_AM_STATUS_ENABLED_LINKS_SHIFT                    0
#define SAND_HAL_MA_AM_STATUS_ENABLED_LINKS_MSB                      9
#define SAND_HAL_MA_AM_STATUS_ENABLED_LINKS_LSB                      0
#define SAND_HAL_MA_AM_STATUS_ENABLED_LINKS_TYPE                     (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_AM_STATUS_ENABLED_LINKS_DEFAULT                  0x00000000

/* field level defines for Device: MA  Register: XB_STATUS */
#define SAND_HAL_MA_XB_STATUS_GLOBAL_TS_SYNC_CUR_ST_MASK             0x03c00000
#define SAND_HAL_MA_XB_STATUS_GLOBAL_TS_SYNC_CUR_ST_SHIFT            22
#define SAND_HAL_MA_XB_STATUS_GLOBAL_TS_SYNC_CUR_ST_MSB              25
#define SAND_HAL_MA_XB_STATUS_GLOBAL_TS_SYNC_CUR_ST_LSB              22
#define SAND_HAL_MA_XB_STATUS_GLOBAL_TS_SYNC_CUR_ST_TYPE             (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_XB_STATUS_GLOBAL_TS_SYNC_CUR_ST_DEFAULT          0x00000000
#define SAND_HAL_MA_XB_STATUS_GLOBAL_TS_SYNC_SM9_MASK                0x00200000
#define SAND_HAL_MA_XB_STATUS_GLOBAL_TS_SYNC_SM9_SHIFT               21
#define SAND_HAL_MA_XB_STATUS_GLOBAL_TS_SYNC_SM9_MSB                 21
#define SAND_HAL_MA_XB_STATUS_GLOBAL_TS_SYNC_SM9_LSB                 21
#define SAND_HAL_MA_XB_STATUS_GLOBAL_TS_SYNC_SM9_TYPE                (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_XB_STATUS_GLOBAL_TS_SYNC_SM9_DEFAULT             0x00000000
#define SAND_HAL_MA_XB_STATUS_GLOBAL_TS_SYNC_SM8_MASK                0x00100000
#define SAND_HAL_MA_XB_STATUS_GLOBAL_TS_SYNC_SM8_SHIFT               20
#define SAND_HAL_MA_XB_STATUS_GLOBAL_TS_SYNC_SM8_MSB                 20
#define SAND_HAL_MA_XB_STATUS_GLOBAL_TS_SYNC_SM8_LSB                 20
#define SAND_HAL_MA_XB_STATUS_GLOBAL_TS_SYNC_SM8_TYPE                (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_XB_STATUS_GLOBAL_TS_SYNC_SM8_DEFAULT             0x00000000
#define SAND_HAL_MA_XB_STATUS_GLOBAL_TS_SYNC_SM7_MASK                0x00080000
#define SAND_HAL_MA_XB_STATUS_GLOBAL_TS_SYNC_SM7_SHIFT               19
#define SAND_HAL_MA_XB_STATUS_GLOBAL_TS_SYNC_SM7_MSB                 19
#define SAND_HAL_MA_XB_STATUS_GLOBAL_TS_SYNC_SM7_LSB                 19
#define SAND_HAL_MA_XB_STATUS_GLOBAL_TS_SYNC_SM7_TYPE                (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_XB_STATUS_GLOBAL_TS_SYNC_SM7_DEFAULT             0x00000000
#define SAND_HAL_MA_XB_STATUS_GLOBAL_TS_SYNC_SM6_MASK                0x00040000
#define SAND_HAL_MA_XB_STATUS_GLOBAL_TS_SYNC_SM6_SHIFT               18
#define SAND_HAL_MA_XB_STATUS_GLOBAL_TS_SYNC_SM6_MSB                 18
#define SAND_HAL_MA_XB_STATUS_GLOBAL_TS_SYNC_SM6_LSB                 18
#define SAND_HAL_MA_XB_STATUS_GLOBAL_TS_SYNC_SM6_TYPE                (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_XB_STATUS_GLOBAL_TS_SYNC_SM6_DEFAULT             0x00000000
#define SAND_HAL_MA_XB_STATUS_GLOBAL_TS_SYNC_SM5_MASK                0x00020000
#define SAND_HAL_MA_XB_STATUS_GLOBAL_TS_SYNC_SM5_SHIFT               17
#define SAND_HAL_MA_XB_STATUS_GLOBAL_TS_SYNC_SM5_MSB                 17
#define SAND_HAL_MA_XB_STATUS_GLOBAL_TS_SYNC_SM5_LSB                 17
#define SAND_HAL_MA_XB_STATUS_GLOBAL_TS_SYNC_SM5_TYPE                (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_XB_STATUS_GLOBAL_TS_SYNC_SM5_DEFAULT             0x00000000
#define SAND_HAL_MA_XB_STATUS_GLOBAL_TS_SYNC_SM4_MASK                0x00010000
#define SAND_HAL_MA_XB_STATUS_GLOBAL_TS_SYNC_SM4_SHIFT               16
#define SAND_HAL_MA_XB_STATUS_GLOBAL_TS_SYNC_SM4_MSB                 16
#define SAND_HAL_MA_XB_STATUS_GLOBAL_TS_SYNC_SM4_LSB                 16
#define SAND_HAL_MA_XB_STATUS_GLOBAL_TS_SYNC_SM4_TYPE                (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_XB_STATUS_GLOBAL_TS_SYNC_SM4_DEFAULT             0x00000000
#define SAND_HAL_MA_XB_STATUS_GLOBAL_TS_SYNC_SM3_MASK                0x00008000
#define SAND_HAL_MA_XB_STATUS_GLOBAL_TS_SYNC_SM3_SHIFT               15
#define SAND_HAL_MA_XB_STATUS_GLOBAL_TS_SYNC_SM3_MSB                 15
#define SAND_HAL_MA_XB_STATUS_GLOBAL_TS_SYNC_SM3_LSB                 15
#define SAND_HAL_MA_XB_STATUS_GLOBAL_TS_SYNC_SM3_TYPE                (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_XB_STATUS_GLOBAL_TS_SYNC_SM3_DEFAULT             0x00000000
#define SAND_HAL_MA_XB_STATUS_GLOBAL_TS_SYNC_SM2_MASK                0x00004000
#define SAND_HAL_MA_XB_STATUS_GLOBAL_TS_SYNC_SM2_SHIFT               14
#define SAND_HAL_MA_XB_STATUS_GLOBAL_TS_SYNC_SM2_MSB                 14
#define SAND_HAL_MA_XB_STATUS_GLOBAL_TS_SYNC_SM2_LSB                 14
#define SAND_HAL_MA_XB_STATUS_GLOBAL_TS_SYNC_SM2_TYPE                (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_XB_STATUS_GLOBAL_TS_SYNC_SM2_DEFAULT             0x00000000
#define SAND_HAL_MA_XB_STATUS_GLOBAL_TS_SYNC_SM1_MASK                0x00002000
#define SAND_HAL_MA_XB_STATUS_GLOBAL_TS_SYNC_SM1_SHIFT               13
#define SAND_HAL_MA_XB_STATUS_GLOBAL_TS_SYNC_SM1_MSB                 13
#define SAND_HAL_MA_XB_STATUS_GLOBAL_TS_SYNC_SM1_LSB                 13
#define SAND_HAL_MA_XB_STATUS_GLOBAL_TS_SYNC_SM1_TYPE                (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_XB_STATUS_GLOBAL_TS_SYNC_SM1_DEFAULT             0x00000000
#define SAND_HAL_MA_XB_STATUS_GLOBAL_TS_SYNC_SM0_MASK                0x00001000
#define SAND_HAL_MA_XB_STATUS_GLOBAL_TS_SYNC_SM0_SHIFT               12
#define SAND_HAL_MA_XB_STATUS_GLOBAL_TS_SYNC_SM0_MSB                 12
#define SAND_HAL_MA_XB_STATUS_GLOBAL_TS_SYNC_SM0_LSB                 12
#define SAND_HAL_MA_XB_STATUS_GLOBAL_TS_SYNC_SM0_TYPE                (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_XB_STATUS_GLOBAL_TS_SYNC_SM0_DEFAULT             0x00000000
#define SAND_HAL_MA_XB_STATUS_GLOBAL_TS_SIZE_MASK                    0x00000fff
#define SAND_HAL_MA_XB_STATUS_GLOBAL_TS_SIZE_SHIFT                   0
#define SAND_HAL_MA_XB_STATUS_GLOBAL_TS_SIZE_MSB                     11
#define SAND_HAL_MA_XB_STATUS_GLOBAL_TS_SIZE_LSB                     0
#define SAND_HAL_MA_XB_STATUS_GLOBAL_TS_SIZE_TYPE                    (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_XB_STATUS_GLOBAL_TS_SIZE_DEFAULT                 0x00000000

/* field level defines for Device: MA  Register: si0_status */
#define SAND_HAL_MA_SI0_STATUS_RCVD_KERR_CHAR_CNT_MASK               0x03c00000
#define SAND_HAL_MA_SI0_STATUS_RCVD_KERR_CHAR_CNT_SHIFT              22
#define SAND_HAL_MA_SI0_STATUS_RCVD_KERR_CHAR_CNT_MSB                25
#define SAND_HAL_MA_SI0_STATUS_RCVD_KERR_CHAR_CNT_LSB                22
#define SAND_HAL_MA_SI0_STATUS_RCVD_KERR_CHAR_CNT_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_SI0_STATUS_RCVD_KERR_CHAR_CNT_DEFAULT            0x00000000
#define SAND_HAL_MA_SI0_STATUS_TERM_MASK                             0x00300000
#define SAND_HAL_MA_SI0_STATUS_TERM_SHIFT                            20
#define SAND_HAL_MA_SI0_STATUS_TERM_MSB                              21
#define SAND_HAL_MA_SI0_STATUS_TERM_LSB                              20
#define SAND_HAL_MA_SI0_STATUS_TERM_TYPE                             (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI0_STATUS_TERM_DEFAULT                          0x00000000
#define SAND_HAL_MA_SI0_STATUS_SYNCDET_MASK                          0x00080000
#define SAND_HAL_MA_SI0_STATUS_SYNCDET_SHIFT                         19
#define SAND_HAL_MA_SI0_STATUS_SYNCDET_MSB                           19
#define SAND_HAL_MA_SI0_STATUS_SYNCDET_LSB                           19
#define SAND_HAL_MA_SI0_STATUS_SYNCDET_TYPE                          (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI0_STATUS_SYNCDET_DEFAULT                       0x00000000
#define SAND_HAL_MA_SI0_STATUS_RXLOCKR_MASK                          0x00040000
#define SAND_HAL_MA_SI0_STATUS_RXLOCKR_SHIFT                         18
#define SAND_HAL_MA_SI0_STATUS_RXLOCKR_MSB                           18
#define SAND_HAL_MA_SI0_STATUS_RXLOCKR_LSB                           18
#define SAND_HAL_MA_SI0_STATUS_RXLOCKR_TYPE                          (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI0_STATUS_RXLOCKR_DEFAULT                       0x00000000
#define SAND_HAL_MA_SI0_STATUS_PASSN_MASK                            0x00020000
#define SAND_HAL_MA_SI0_STATUS_PASSN_SHIFT                           17
#define SAND_HAL_MA_SI0_STATUS_PASSN_MSB                             17
#define SAND_HAL_MA_SI0_STATUS_PASSN_LSB                             17
#define SAND_HAL_MA_SI0_STATUS_PASSN_TYPE                            (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI0_STATUS_PASSN_DEFAULT                         0x00000000
#define SAND_HAL_MA_SI0_STATUS_TXLOCKR_MASK                          0x00010000
#define SAND_HAL_MA_SI0_STATUS_TXLOCKR_SHIFT                         16
#define SAND_HAL_MA_SI0_STATUS_TXLOCKR_MSB                           16
#define SAND_HAL_MA_SI0_STATUS_TXLOCKR_LSB                           16
#define SAND_HAL_MA_SI0_STATUS_TXLOCKR_TYPE                          (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI0_STATUS_TXLOCKR_DEFAULT                       0x00000000
#define SAND_HAL_MA_SI0_STATUS_TIME_ALIGNED_MASK                     0x00000008
#define SAND_HAL_MA_SI0_STATUS_TIME_ALIGNED_SHIFT                    3
#define SAND_HAL_MA_SI0_STATUS_TIME_ALIGNED_MSB                      3
#define SAND_HAL_MA_SI0_STATUS_TIME_ALIGNED_LSB                      3
#define SAND_HAL_MA_SI0_STATUS_TIME_ALIGNED_TYPE                     (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI0_STATUS_TIME_ALIGNED_DEFAULT                  0x00000000
#define SAND_HAL_MA_SI0_STATUS_BYTE_ALIGNED_MASK                     0x00000002
#define SAND_HAL_MA_SI0_STATUS_BYTE_ALIGNED_SHIFT                    1
#define SAND_HAL_MA_SI0_STATUS_BYTE_ALIGNED_MSB                      1
#define SAND_HAL_MA_SI0_STATUS_BYTE_ALIGNED_LSB                      1
#define SAND_HAL_MA_SI0_STATUS_BYTE_ALIGNED_TYPE                     (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI0_STATUS_BYTE_ALIGNED_DEFAULT                  0x00000000
#define SAND_HAL_MA_SI0_STATUS_RXLOS_MASK                            0x00000001
#define SAND_HAL_MA_SI0_STATUS_RXLOS_SHIFT                           0
#define SAND_HAL_MA_SI0_STATUS_RXLOS_MSB                             0
#define SAND_HAL_MA_SI0_STATUS_RXLOS_LSB                             0
#define SAND_HAL_MA_SI0_STATUS_RXLOS_TYPE                            (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI0_STATUS_RXLOS_DEFAULT                         0x00000000

/* field level defines for Device: MA  Register: si1_status */
#define SAND_HAL_MA_SI1_STATUS_RCVD_KERR_CHAR_CNT_MASK               0x03c00000
#define SAND_HAL_MA_SI1_STATUS_RCVD_KERR_CHAR_CNT_SHIFT              22
#define SAND_HAL_MA_SI1_STATUS_RCVD_KERR_CHAR_CNT_MSB                25
#define SAND_HAL_MA_SI1_STATUS_RCVD_KERR_CHAR_CNT_LSB                22
#define SAND_HAL_MA_SI1_STATUS_RCVD_KERR_CHAR_CNT_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_SI1_STATUS_RCVD_KERR_CHAR_CNT_DEFAULT            0x00000000
#define SAND_HAL_MA_SI1_STATUS_TERM_MASK                             0x00300000
#define SAND_HAL_MA_SI1_STATUS_TERM_SHIFT                            20
#define SAND_HAL_MA_SI1_STATUS_TERM_MSB                              21
#define SAND_HAL_MA_SI1_STATUS_TERM_LSB                              20
#define SAND_HAL_MA_SI1_STATUS_TERM_TYPE                             (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI1_STATUS_TERM_DEFAULT                          0x00000000
#define SAND_HAL_MA_SI1_STATUS_SYNCDET_MASK                          0x00080000
#define SAND_HAL_MA_SI1_STATUS_SYNCDET_SHIFT                         19
#define SAND_HAL_MA_SI1_STATUS_SYNCDET_MSB                           19
#define SAND_HAL_MA_SI1_STATUS_SYNCDET_LSB                           19
#define SAND_HAL_MA_SI1_STATUS_SYNCDET_TYPE                          (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI1_STATUS_SYNCDET_DEFAULT                       0x00000000
#define SAND_HAL_MA_SI1_STATUS_RXLOCKR_MASK                          0x00040000
#define SAND_HAL_MA_SI1_STATUS_RXLOCKR_SHIFT                         18
#define SAND_HAL_MA_SI1_STATUS_RXLOCKR_MSB                           18
#define SAND_HAL_MA_SI1_STATUS_RXLOCKR_LSB                           18
#define SAND_HAL_MA_SI1_STATUS_RXLOCKR_TYPE                          (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI1_STATUS_RXLOCKR_DEFAULT                       0x00000000
#define SAND_HAL_MA_SI1_STATUS_PASSN_MASK                            0x00020000
#define SAND_HAL_MA_SI1_STATUS_PASSN_SHIFT                           17
#define SAND_HAL_MA_SI1_STATUS_PASSN_MSB                             17
#define SAND_HAL_MA_SI1_STATUS_PASSN_LSB                             17
#define SAND_HAL_MA_SI1_STATUS_PASSN_TYPE                            (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI1_STATUS_PASSN_DEFAULT                         0x00000000
#define SAND_HAL_MA_SI1_STATUS_TXLOCKR_MASK                          0x00010000
#define SAND_HAL_MA_SI1_STATUS_TXLOCKR_SHIFT                         16
#define SAND_HAL_MA_SI1_STATUS_TXLOCKR_MSB                           16
#define SAND_HAL_MA_SI1_STATUS_TXLOCKR_LSB                           16
#define SAND_HAL_MA_SI1_STATUS_TXLOCKR_TYPE                          (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI1_STATUS_TXLOCKR_DEFAULT                       0x00000000
#define SAND_HAL_MA_SI1_STATUS_TIME_ALIGNED_MASK                     0x00000008
#define SAND_HAL_MA_SI1_STATUS_TIME_ALIGNED_SHIFT                    3
#define SAND_HAL_MA_SI1_STATUS_TIME_ALIGNED_MSB                      3
#define SAND_HAL_MA_SI1_STATUS_TIME_ALIGNED_LSB                      3
#define SAND_HAL_MA_SI1_STATUS_TIME_ALIGNED_TYPE                     (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI1_STATUS_TIME_ALIGNED_DEFAULT                  0x00000000
#define SAND_HAL_MA_SI1_STATUS_BYTE_ALIGNED_MASK                     0x00000002
#define SAND_HAL_MA_SI1_STATUS_BYTE_ALIGNED_SHIFT                    1
#define SAND_HAL_MA_SI1_STATUS_BYTE_ALIGNED_MSB                      1
#define SAND_HAL_MA_SI1_STATUS_BYTE_ALIGNED_LSB                      1
#define SAND_HAL_MA_SI1_STATUS_BYTE_ALIGNED_TYPE                     (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI1_STATUS_BYTE_ALIGNED_DEFAULT                  0x00000000
#define SAND_HAL_MA_SI1_STATUS_RXLOS_MASK                            0x00000001
#define SAND_HAL_MA_SI1_STATUS_RXLOS_SHIFT                           0
#define SAND_HAL_MA_SI1_STATUS_RXLOS_MSB                             0
#define SAND_HAL_MA_SI1_STATUS_RXLOS_LSB                             0
#define SAND_HAL_MA_SI1_STATUS_RXLOS_TYPE                            (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI1_STATUS_RXLOS_DEFAULT                         0x00000000

/* field level defines for Device: MA  Register: si2_status */
#define SAND_HAL_MA_SI2_STATUS_RCVD_KERR_CHAR_CNT_MASK               0x03c00000
#define SAND_HAL_MA_SI2_STATUS_RCVD_KERR_CHAR_CNT_SHIFT              22
#define SAND_HAL_MA_SI2_STATUS_RCVD_KERR_CHAR_CNT_MSB                25
#define SAND_HAL_MA_SI2_STATUS_RCVD_KERR_CHAR_CNT_LSB                22
#define SAND_HAL_MA_SI2_STATUS_RCVD_KERR_CHAR_CNT_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_SI2_STATUS_RCVD_KERR_CHAR_CNT_DEFAULT            0x00000000
#define SAND_HAL_MA_SI2_STATUS_TERM_MASK                             0x00300000
#define SAND_HAL_MA_SI2_STATUS_TERM_SHIFT                            20
#define SAND_HAL_MA_SI2_STATUS_TERM_MSB                              21
#define SAND_HAL_MA_SI2_STATUS_TERM_LSB                              20
#define SAND_HAL_MA_SI2_STATUS_TERM_TYPE                             (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI2_STATUS_TERM_DEFAULT                          0x00000000
#define SAND_HAL_MA_SI2_STATUS_SYNCDET_MASK                          0x00080000
#define SAND_HAL_MA_SI2_STATUS_SYNCDET_SHIFT                         19
#define SAND_HAL_MA_SI2_STATUS_SYNCDET_MSB                           19
#define SAND_HAL_MA_SI2_STATUS_SYNCDET_LSB                           19
#define SAND_HAL_MA_SI2_STATUS_SYNCDET_TYPE                          (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI2_STATUS_SYNCDET_DEFAULT                       0x00000000
#define SAND_HAL_MA_SI2_STATUS_RXLOCKR_MASK                          0x00040000
#define SAND_HAL_MA_SI2_STATUS_RXLOCKR_SHIFT                         18
#define SAND_HAL_MA_SI2_STATUS_RXLOCKR_MSB                           18
#define SAND_HAL_MA_SI2_STATUS_RXLOCKR_LSB                           18
#define SAND_HAL_MA_SI2_STATUS_RXLOCKR_TYPE                          (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI2_STATUS_RXLOCKR_DEFAULT                       0x00000000
#define SAND_HAL_MA_SI2_STATUS_PASSN_MASK                            0x00020000
#define SAND_HAL_MA_SI2_STATUS_PASSN_SHIFT                           17
#define SAND_HAL_MA_SI2_STATUS_PASSN_MSB                             17
#define SAND_HAL_MA_SI2_STATUS_PASSN_LSB                             17
#define SAND_HAL_MA_SI2_STATUS_PASSN_TYPE                            (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI2_STATUS_PASSN_DEFAULT                         0x00000000
#define SAND_HAL_MA_SI2_STATUS_TXLOCKR_MASK                          0x00010000
#define SAND_HAL_MA_SI2_STATUS_TXLOCKR_SHIFT                         16
#define SAND_HAL_MA_SI2_STATUS_TXLOCKR_MSB                           16
#define SAND_HAL_MA_SI2_STATUS_TXLOCKR_LSB                           16
#define SAND_HAL_MA_SI2_STATUS_TXLOCKR_TYPE                          (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI2_STATUS_TXLOCKR_DEFAULT                       0x00000000
#define SAND_HAL_MA_SI2_STATUS_TIME_ALIGNED_MASK                     0x00000008
#define SAND_HAL_MA_SI2_STATUS_TIME_ALIGNED_SHIFT                    3
#define SAND_HAL_MA_SI2_STATUS_TIME_ALIGNED_MSB                      3
#define SAND_HAL_MA_SI2_STATUS_TIME_ALIGNED_LSB                      3
#define SAND_HAL_MA_SI2_STATUS_TIME_ALIGNED_TYPE                     (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI2_STATUS_TIME_ALIGNED_DEFAULT                  0x00000000
#define SAND_HAL_MA_SI2_STATUS_BYTE_ALIGNED_MASK                     0x00000002
#define SAND_HAL_MA_SI2_STATUS_BYTE_ALIGNED_SHIFT                    1
#define SAND_HAL_MA_SI2_STATUS_BYTE_ALIGNED_MSB                      1
#define SAND_HAL_MA_SI2_STATUS_BYTE_ALIGNED_LSB                      1
#define SAND_HAL_MA_SI2_STATUS_BYTE_ALIGNED_TYPE                     (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI2_STATUS_BYTE_ALIGNED_DEFAULT                  0x00000000
#define SAND_HAL_MA_SI2_STATUS_RXLOS_MASK                            0x00000001
#define SAND_HAL_MA_SI2_STATUS_RXLOS_SHIFT                           0
#define SAND_HAL_MA_SI2_STATUS_RXLOS_MSB                             0
#define SAND_HAL_MA_SI2_STATUS_RXLOS_LSB                             0
#define SAND_HAL_MA_SI2_STATUS_RXLOS_TYPE                            (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI2_STATUS_RXLOS_DEFAULT                         0x00000000

/* field level defines for Device: MA  Register: si3_status */
#define SAND_HAL_MA_SI3_STATUS_RCVD_KERR_CHAR_CNT_MASK               0x03c00000
#define SAND_HAL_MA_SI3_STATUS_RCVD_KERR_CHAR_CNT_SHIFT              22
#define SAND_HAL_MA_SI3_STATUS_RCVD_KERR_CHAR_CNT_MSB                25
#define SAND_HAL_MA_SI3_STATUS_RCVD_KERR_CHAR_CNT_LSB                22
#define SAND_HAL_MA_SI3_STATUS_RCVD_KERR_CHAR_CNT_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_SI3_STATUS_RCVD_KERR_CHAR_CNT_DEFAULT            0x00000000
#define SAND_HAL_MA_SI3_STATUS_TERM_MASK                             0x00300000
#define SAND_HAL_MA_SI3_STATUS_TERM_SHIFT                            20
#define SAND_HAL_MA_SI3_STATUS_TERM_MSB                              21
#define SAND_HAL_MA_SI3_STATUS_TERM_LSB                              20
#define SAND_HAL_MA_SI3_STATUS_TERM_TYPE                             (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI3_STATUS_TERM_DEFAULT                          0x00000000
#define SAND_HAL_MA_SI3_STATUS_SYNCDET_MASK                          0x00080000
#define SAND_HAL_MA_SI3_STATUS_SYNCDET_SHIFT                         19
#define SAND_HAL_MA_SI3_STATUS_SYNCDET_MSB                           19
#define SAND_HAL_MA_SI3_STATUS_SYNCDET_LSB                           19
#define SAND_HAL_MA_SI3_STATUS_SYNCDET_TYPE                          (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI3_STATUS_SYNCDET_DEFAULT                       0x00000000
#define SAND_HAL_MA_SI3_STATUS_RXLOCKR_MASK                          0x00040000
#define SAND_HAL_MA_SI3_STATUS_RXLOCKR_SHIFT                         18
#define SAND_HAL_MA_SI3_STATUS_RXLOCKR_MSB                           18
#define SAND_HAL_MA_SI3_STATUS_RXLOCKR_LSB                           18
#define SAND_HAL_MA_SI3_STATUS_RXLOCKR_TYPE                          (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI3_STATUS_RXLOCKR_DEFAULT                       0x00000000
#define SAND_HAL_MA_SI3_STATUS_PASSN_MASK                            0x00020000
#define SAND_HAL_MA_SI3_STATUS_PASSN_SHIFT                           17
#define SAND_HAL_MA_SI3_STATUS_PASSN_MSB                             17
#define SAND_HAL_MA_SI3_STATUS_PASSN_LSB                             17
#define SAND_HAL_MA_SI3_STATUS_PASSN_TYPE                            (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI3_STATUS_PASSN_DEFAULT                         0x00000000
#define SAND_HAL_MA_SI3_STATUS_TXLOCKR_MASK                          0x00010000
#define SAND_HAL_MA_SI3_STATUS_TXLOCKR_SHIFT                         16
#define SAND_HAL_MA_SI3_STATUS_TXLOCKR_MSB                           16
#define SAND_HAL_MA_SI3_STATUS_TXLOCKR_LSB                           16
#define SAND_HAL_MA_SI3_STATUS_TXLOCKR_TYPE                          (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI3_STATUS_TXLOCKR_DEFAULT                       0x00000000
#define SAND_HAL_MA_SI3_STATUS_TIME_ALIGNED_MASK                     0x00000008
#define SAND_HAL_MA_SI3_STATUS_TIME_ALIGNED_SHIFT                    3
#define SAND_HAL_MA_SI3_STATUS_TIME_ALIGNED_MSB                      3
#define SAND_HAL_MA_SI3_STATUS_TIME_ALIGNED_LSB                      3
#define SAND_HAL_MA_SI3_STATUS_TIME_ALIGNED_TYPE                     (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI3_STATUS_TIME_ALIGNED_DEFAULT                  0x00000000
#define SAND_HAL_MA_SI3_STATUS_BYTE_ALIGNED_MASK                     0x00000002
#define SAND_HAL_MA_SI3_STATUS_BYTE_ALIGNED_SHIFT                    1
#define SAND_HAL_MA_SI3_STATUS_BYTE_ALIGNED_MSB                      1
#define SAND_HAL_MA_SI3_STATUS_BYTE_ALIGNED_LSB                      1
#define SAND_HAL_MA_SI3_STATUS_BYTE_ALIGNED_TYPE                     (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI3_STATUS_BYTE_ALIGNED_DEFAULT                  0x00000000
#define SAND_HAL_MA_SI3_STATUS_RXLOS_MASK                            0x00000001
#define SAND_HAL_MA_SI3_STATUS_RXLOS_SHIFT                           0
#define SAND_HAL_MA_SI3_STATUS_RXLOS_MSB                             0
#define SAND_HAL_MA_SI3_STATUS_RXLOS_LSB                             0
#define SAND_HAL_MA_SI3_STATUS_RXLOS_TYPE                            (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI3_STATUS_RXLOS_DEFAULT                         0x00000000

/* field level defines for Device: MA  Register: si4_status */
#define SAND_HAL_MA_SI4_STATUS_RCVD_KERR_CHAR_CNT_MASK               0x03c00000
#define SAND_HAL_MA_SI4_STATUS_RCVD_KERR_CHAR_CNT_SHIFT              22
#define SAND_HAL_MA_SI4_STATUS_RCVD_KERR_CHAR_CNT_MSB                25
#define SAND_HAL_MA_SI4_STATUS_RCVD_KERR_CHAR_CNT_LSB                22
#define SAND_HAL_MA_SI4_STATUS_RCVD_KERR_CHAR_CNT_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_SI4_STATUS_RCVD_KERR_CHAR_CNT_DEFAULT            0x00000000
#define SAND_HAL_MA_SI4_STATUS_TERM_MASK                             0x00300000
#define SAND_HAL_MA_SI4_STATUS_TERM_SHIFT                            20
#define SAND_HAL_MA_SI4_STATUS_TERM_MSB                              21
#define SAND_HAL_MA_SI4_STATUS_TERM_LSB                              20
#define SAND_HAL_MA_SI4_STATUS_TERM_TYPE                             (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI4_STATUS_TERM_DEFAULT                          0x00000000
#define SAND_HAL_MA_SI4_STATUS_SYNCDET_MASK                          0x00080000
#define SAND_HAL_MA_SI4_STATUS_SYNCDET_SHIFT                         19
#define SAND_HAL_MA_SI4_STATUS_SYNCDET_MSB                           19
#define SAND_HAL_MA_SI4_STATUS_SYNCDET_LSB                           19
#define SAND_HAL_MA_SI4_STATUS_SYNCDET_TYPE                          (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI4_STATUS_SYNCDET_DEFAULT                       0x00000000
#define SAND_HAL_MA_SI4_STATUS_RXLOCKR_MASK                          0x00040000
#define SAND_HAL_MA_SI4_STATUS_RXLOCKR_SHIFT                         18
#define SAND_HAL_MA_SI4_STATUS_RXLOCKR_MSB                           18
#define SAND_HAL_MA_SI4_STATUS_RXLOCKR_LSB                           18
#define SAND_HAL_MA_SI4_STATUS_RXLOCKR_TYPE                          (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI4_STATUS_RXLOCKR_DEFAULT                       0x00000000
#define SAND_HAL_MA_SI4_STATUS_PASSN_MASK                            0x00020000
#define SAND_HAL_MA_SI4_STATUS_PASSN_SHIFT                           17
#define SAND_HAL_MA_SI4_STATUS_PASSN_MSB                             17
#define SAND_HAL_MA_SI4_STATUS_PASSN_LSB                             17
#define SAND_HAL_MA_SI4_STATUS_PASSN_TYPE                            (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI4_STATUS_PASSN_DEFAULT                         0x00000000
#define SAND_HAL_MA_SI4_STATUS_TXLOCKR_MASK                          0x00010000
#define SAND_HAL_MA_SI4_STATUS_TXLOCKR_SHIFT                         16
#define SAND_HAL_MA_SI4_STATUS_TXLOCKR_MSB                           16
#define SAND_HAL_MA_SI4_STATUS_TXLOCKR_LSB                           16
#define SAND_HAL_MA_SI4_STATUS_TXLOCKR_TYPE                          (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI4_STATUS_TXLOCKR_DEFAULT                       0x00000000
#define SAND_HAL_MA_SI4_STATUS_TIME_ALIGNED_MASK                     0x00000008
#define SAND_HAL_MA_SI4_STATUS_TIME_ALIGNED_SHIFT                    3
#define SAND_HAL_MA_SI4_STATUS_TIME_ALIGNED_MSB                      3
#define SAND_HAL_MA_SI4_STATUS_TIME_ALIGNED_LSB                      3
#define SAND_HAL_MA_SI4_STATUS_TIME_ALIGNED_TYPE                     (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI4_STATUS_TIME_ALIGNED_DEFAULT                  0x00000000
#define SAND_HAL_MA_SI4_STATUS_BYTE_ALIGNED_MASK                     0x00000002
#define SAND_HAL_MA_SI4_STATUS_BYTE_ALIGNED_SHIFT                    1
#define SAND_HAL_MA_SI4_STATUS_BYTE_ALIGNED_MSB                      1
#define SAND_HAL_MA_SI4_STATUS_BYTE_ALIGNED_LSB                      1
#define SAND_HAL_MA_SI4_STATUS_BYTE_ALIGNED_TYPE                     (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI4_STATUS_BYTE_ALIGNED_DEFAULT                  0x00000000
#define SAND_HAL_MA_SI4_STATUS_RXLOS_MASK                            0x00000001
#define SAND_HAL_MA_SI4_STATUS_RXLOS_SHIFT                           0
#define SAND_HAL_MA_SI4_STATUS_RXLOS_MSB                             0
#define SAND_HAL_MA_SI4_STATUS_RXLOS_LSB                             0
#define SAND_HAL_MA_SI4_STATUS_RXLOS_TYPE                            (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI4_STATUS_RXLOS_DEFAULT                         0x00000000

/* field level defines for Device: MA  Register: si5_status */
#define SAND_HAL_MA_SI5_STATUS_RCVD_KERR_CHAR_CNT_MASK               0x03c00000
#define SAND_HAL_MA_SI5_STATUS_RCVD_KERR_CHAR_CNT_SHIFT              22
#define SAND_HAL_MA_SI5_STATUS_RCVD_KERR_CHAR_CNT_MSB                25
#define SAND_HAL_MA_SI5_STATUS_RCVD_KERR_CHAR_CNT_LSB                22
#define SAND_HAL_MA_SI5_STATUS_RCVD_KERR_CHAR_CNT_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_SI5_STATUS_RCVD_KERR_CHAR_CNT_DEFAULT            0x00000000
#define SAND_HAL_MA_SI5_STATUS_TERM_MASK                             0x00300000
#define SAND_HAL_MA_SI5_STATUS_TERM_SHIFT                            20
#define SAND_HAL_MA_SI5_STATUS_TERM_MSB                              21
#define SAND_HAL_MA_SI5_STATUS_TERM_LSB                              20
#define SAND_HAL_MA_SI5_STATUS_TERM_TYPE                             (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI5_STATUS_TERM_DEFAULT                          0x00000000
#define SAND_HAL_MA_SI5_STATUS_SYNCDET_MASK                          0x00080000
#define SAND_HAL_MA_SI5_STATUS_SYNCDET_SHIFT                         19
#define SAND_HAL_MA_SI5_STATUS_SYNCDET_MSB                           19
#define SAND_HAL_MA_SI5_STATUS_SYNCDET_LSB                           19
#define SAND_HAL_MA_SI5_STATUS_SYNCDET_TYPE                          (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI5_STATUS_SYNCDET_DEFAULT                       0x00000000
#define SAND_HAL_MA_SI5_STATUS_RXLOCKR_MASK                          0x00040000
#define SAND_HAL_MA_SI5_STATUS_RXLOCKR_SHIFT                         18
#define SAND_HAL_MA_SI5_STATUS_RXLOCKR_MSB                           18
#define SAND_HAL_MA_SI5_STATUS_RXLOCKR_LSB                           18
#define SAND_HAL_MA_SI5_STATUS_RXLOCKR_TYPE                          (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI5_STATUS_RXLOCKR_DEFAULT                       0x00000000
#define SAND_HAL_MA_SI5_STATUS_PASSN_MASK                            0x00020000
#define SAND_HAL_MA_SI5_STATUS_PASSN_SHIFT                           17
#define SAND_HAL_MA_SI5_STATUS_PASSN_MSB                             17
#define SAND_HAL_MA_SI5_STATUS_PASSN_LSB                             17
#define SAND_HAL_MA_SI5_STATUS_PASSN_TYPE                            (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI5_STATUS_PASSN_DEFAULT                         0x00000000
#define SAND_HAL_MA_SI5_STATUS_TXLOCKR_MASK                          0x00010000
#define SAND_HAL_MA_SI5_STATUS_TXLOCKR_SHIFT                         16
#define SAND_HAL_MA_SI5_STATUS_TXLOCKR_MSB                           16
#define SAND_HAL_MA_SI5_STATUS_TXLOCKR_LSB                           16
#define SAND_HAL_MA_SI5_STATUS_TXLOCKR_TYPE                          (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI5_STATUS_TXLOCKR_DEFAULT                       0x00000000
#define SAND_HAL_MA_SI5_STATUS_TIME_ALIGNED_MASK                     0x00000008
#define SAND_HAL_MA_SI5_STATUS_TIME_ALIGNED_SHIFT                    3
#define SAND_HAL_MA_SI5_STATUS_TIME_ALIGNED_MSB                      3
#define SAND_HAL_MA_SI5_STATUS_TIME_ALIGNED_LSB                      3
#define SAND_HAL_MA_SI5_STATUS_TIME_ALIGNED_TYPE                     (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI5_STATUS_TIME_ALIGNED_DEFAULT                  0x00000000
#define SAND_HAL_MA_SI5_STATUS_BYTE_ALIGNED_MASK                     0x00000002
#define SAND_HAL_MA_SI5_STATUS_BYTE_ALIGNED_SHIFT                    1
#define SAND_HAL_MA_SI5_STATUS_BYTE_ALIGNED_MSB                      1
#define SAND_HAL_MA_SI5_STATUS_BYTE_ALIGNED_LSB                      1
#define SAND_HAL_MA_SI5_STATUS_BYTE_ALIGNED_TYPE                     (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI5_STATUS_BYTE_ALIGNED_DEFAULT                  0x00000000
#define SAND_HAL_MA_SI5_STATUS_RXLOS_MASK                            0x00000001
#define SAND_HAL_MA_SI5_STATUS_RXLOS_SHIFT                           0
#define SAND_HAL_MA_SI5_STATUS_RXLOS_MSB                             0
#define SAND_HAL_MA_SI5_STATUS_RXLOS_LSB                             0
#define SAND_HAL_MA_SI5_STATUS_RXLOS_TYPE                            (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI5_STATUS_RXLOS_DEFAULT                         0x00000000

/* field level defines for Device: MA  Register: si6_status */
#define SAND_HAL_MA_SI6_STATUS_RCVD_KERR_CHAR_CNT_MASK               0x03c00000
#define SAND_HAL_MA_SI6_STATUS_RCVD_KERR_CHAR_CNT_SHIFT              22
#define SAND_HAL_MA_SI6_STATUS_RCVD_KERR_CHAR_CNT_MSB                25
#define SAND_HAL_MA_SI6_STATUS_RCVD_KERR_CHAR_CNT_LSB                22
#define SAND_HAL_MA_SI6_STATUS_RCVD_KERR_CHAR_CNT_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_SI6_STATUS_RCVD_KERR_CHAR_CNT_DEFAULT            0x00000000
#define SAND_HAL_MA_SI6_STATUS_TERM_MASK                             0x00300000
#define SAND_HAL_MA_SI6_STATUS_TERM_SHIFT                            20
#define SAND_HAL_MA_SI6_STATUS_TERM_MSB                              21
#define SAND_HAL_MA_SI6_STATUS_TERM_LSB                              20
#define SAND_HAL_MA_SI6_STATUS_TERM_TYPE                             (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI6_STATUS_TERM_DEFAULT                          0x00000000
#define SAND_HAL_MA_SI6_STATUS_SYNCDET_MASK                          0x00080000
#define SAND_HAL_MA_SI6_STATUS_SYNCDET_SHIFT                         19
#define SAND_HAL_MA_SI6_STATUS_SYNCDET_MSB                           19
#define SAND_HAL_MA_SI6_STATUS_SYNCDET_LSB                           19
#define SAND_HAL_MA_SI6_STATUS_SYNCDET_TYPE                          (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI6_STATUS_SYNCDET_DEFAULT                       0x00000000
#define SAND_HAL_MA_SI6_STATUS_RXLOCKR_MASK                          0x00040000
#define SAND_HAL_MA_SI6_STATUS_RXLOCKR_SHIFT                         18
#define SAND_HAL_MA_SI6_STATUS_RXLOCKR_MSB                           18
#define SAND_HAL_MA_SI6_STATUS_RXLOCKR_LSB                           18
#define SAND_HAL_MA_SI6_STATUS_RXLOCKR_TYPE                          (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI6_STATUS_RXLOCKR_DEFAULT                       0x00000000
#define SAND_HAL_MA_SI6_STATUS_PASSN_MASK                            0x00020000
#define SAND_HAL_MA_SI6_STATUS_PASSN_SHIFT                           17
#define SAND_HAL_MA_SI6_STATUS_PASSN_MSB                             17
#define SAND_HAL_MA_SI6_STATUS_PASSN_LSB                             17
#define SAND_HAL_MA_SI6_STATUS_PASSN_TYPE                            (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI6_STATUS_PASSN_DEFAULT                         0x00000000
#define SAND_HAL_MA_SI6_STATUS_TXLOCKR_MASK                          0x00010000
#define SAND_HAL_MA_SI6_STATUS_TXLOCKR_SHIFT                         16
#define SAND_HAL_MA_SI6_STATUS_TXLOCKR_MSB                           16
#define SAND_HAL_MA_SI6_STATUS_TXLOCKR_LSB                           16
#define SAND_HAL_MA_SI6_STATUS_TXLOCKR_TYPE                          (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI6_STATUS_TXLOCKR_DEFAULT                       0x00000000
#define SAND_HAL_MA_SI6_STATUS_TIME_ALIGNED_MASK                     0x00000008
#define SAND_HAL_MA_SI6_STATUS_TIME_ALIGNED_SHIFT                    3
#define SAND_HAL_MA_SI6_STATUS_TIME_ALIGNED_MSB                      3
#define SAND_HAL_MA_SI6_STATUS_TIME_ALIGNED_LSB                      3
#define SAND_HAL_MA_SI6_STATUS_TIME_ALIGNED_TYPE                     (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI6_STATUS_TIME_ALIGNED_DEFAULT                  0x00000000
#define SAND_HAL_MA_SI6_STATUS_BYTE_ALIGNED_MASK                     0x00000002
#define SAND_HAL_MA_SI6_STATUS_BYTE_ALIGNED_SHIFT                    1
#define SAND_HAL_MA_SI6_STATUS_BYTE_ALIGNED_MSB                      1
#define SAND_HAL_MA_SI6_STATUS_BYTE_ALIGNED_LSB                      1
#define SAND_HAL_MA_SI6_STATUS_BYTE_ALIGNED_TYPE                     (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI6_STATUS_BYTE_ALIGNED_DEFAULT                  0x00000000
#define SAND_HAL_MA_SI6_STATUS_RXLOS_MASK                            0x00000001
#define SAND_HAL_MA_SI6_STATUS_RXLOS_SHIFT                           0
#define SAND_HAL_MA_SI6_STATUS_RXLOS_MSB                             0
#define SAND_HAL_MA_SI6_STATUS_RXLOS_LSB                             0
#define SAND_HAL_MA_SI6_STATUS_RXLOS_TYPE                            (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI6_STATUS_RXLOS_DEFAULT                         0x00000000

/* field level defines for Device: MA  Register: si7_status */
#define SAND_HAL_MA_SI7_STATUS_RCVD_KERR_CHAR_CNT_MASK               0x03c00000
#define SAND_HAL_MA_SI7_STATUS_RCVD_KERR_CHAR_CNT_SHIFT              22
#define SAND_HAL_MA_SI7_STATUS_RCVD_KERR_CHAR_CNT_MSB                25
#define SAND_HAL_MA_SI7_STATUS_RCVD_KERR_CHAR_CNT_LSB                22
#define SAND_HAL_MA_SI7_STATUS_RCVD_KERR_CHAR_CNT_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_SI7_STATUS_RCVD_KERR_CHAR_CNT_DEFAULT            0x00000000
#define SAND_HAL_MA_SI7_STATUS_TERM_MASK                             0x00300000
#define SAND_HAL_MA_SI7_STATUS_TERM_SHIFT                            20
#define SAND_HAL_MA_SI7_STATUS_TERM_MSB                              21
#define SAND_HAL_MA_SI7_STATUS_TERM_LSB                              20
#define SAND_HAL_MA_SI7_STATUS_TERM_TYPE                             (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI7_STATUS_TERM_DEFAULT                          0x00000000
#define SAND_HAL_MA_SI7_STATUS_SYNCDET_MASK                          0x00080000
#define SAND_HAL_MA_SI7_STATUS_SYNCDET_SHIFT                         19
#define SAND_HAL_MA_SI7_STATUS_SYNCDET_MSB                           19
#define SAND_HAL_MA_SI7_STATUS_SYNCDET_LSB                           19
#define SAND_HAL_MA_SI7_STATUS_SYNCDET_TYPE                          (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI7_STATUS_SYNCDET_DEFAULT                       0x00000000
#define SAND_HAL_MA_SI7_STATUS_RXLOCKR_MASK                          0x00040000
#define SAND_HAL_MA_SI7_STATUS_RXLOCKR_SHIFT                         18
#define SAND_HAL_MA_SI7_STATUS_RXLOCKR_MSB                           18
#define SAND_HAL_MA_SI7_STATUS_RXLOCKR_LSB                           18
#define SAND_HAL_MA_SI7_STATUS_RXLOCKR_TYPE                          (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI7_STATUS_RXLOCKR_DEFAULT                       0x00000000
#define SAND_HAL_MA_SI7_STATUS_PASSN_MASK                            0x00020000
#define SAND_HAL_MA_SI7_STATUS_PASSN_SHIFT                           17
#define SAND_HAL_MA_SI7_STATUS_PASSN_MSB                             17
#define SAND_HAL_MA_SI7_STATUS_PASSN_LSB                             17
#define SAND_HAL_MA_SI7_STATUS_PASSN_TYPE                            (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI7_STATUS_PASSN_DEFAULT                         0x00000000
#define SAND_HAL_MA_SI7_STATUS_TXLOCKR_MASK                          0x00010000
#define SAND_HAL_MA_SI7_STATUS_TXLOCKR_SHIFT                         16
#define SAND_HAL_MA_SI7_STATUS_TXLOCKR_MSB                           16
#define SAND_HAL_MA_SI7_STATUS_TXLOCKR_LSB                           16
#define SAND_HAL_MA_SI7_STATUS_TXLOCKR_TYPE                          (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI7_STATUS_TXLOCKR_DEFAULT                       0x00000000
#define SAND_HAL_MA_SI7_STATUS_TIME_ALIGNED_MASK                     0x00000008
#define SAND_HAL_MA_SI7_STATUS_TIME_ALIGNED_SHIFT                    3
#define SAND_HAL_MA_SI7_STATUS_TIME_ALIGNED_MSB                      3
#define SAND_HAL_MA_SI7_STATUS_TIME_ALIGNED_LSB                      3
#define SAND_HAL_MA_SI7_STATUS_TIME_ALIGNED_TYPE                     (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI7_STATUS_TIME_ALIGNED_DEFAULT                  0x00000000
#define SAND_HAL_MA_SI7_STATUS_BYTE_ALIGNED_MASK                     0x00000002
#define SAND_HAL_MA_SI7_STATUS_BYTE_ALIGNED_SHIFT                    1
#define SAND_HAL_MA_SI7_STATUS_BYTE_ALIGNED_MSB                      1
#define SAND_HAL_MA_SI7_STATUS_BYTE_ALIGNED_LSB                      1
#define SAND_HAL_MA_SI7_STATUS_BYTE_ALIGNED_TYPE                     (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI7_STATUS_BYTE_ALIGNED_DEFAULT                  0x00000000
#define SAND_HAL_MA_SI7_STATUS_RXLOS_MASK                            0x00000001
#define SAND_HAL_MA_SI7_STATUS_RXLOS_SHIFT                           0
#define SAND_HAL_MA_SI7_STATUS_RXLOS_MSB                             0
#define SAND_HAL_MA_SI7_STATUS_RXLOS_LSB                             0
#define SAND_HAL_MA_SI7_STATUS_RXLOS_TYPE                            (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI7_STATUS_RXLOS_DEFAULT                         0x00000000

/* field level defines for Device: MA  Register: si8_status */
#define SAND_HAL_MA_SI8_STATUS_RCVD_KERR_CHAR_CNT_MASK               0x03c00000
#define SAND_HAL_MA_SI8_STATUS_RCVD_KERR_CHAR_CNT_SHIFT              22
#define SAND_HAL_MA_SI8_STATUS_RCVD_KERR_CHAR_CNT_MSB                25
#define SAND_HAL_MA_SI8_STATUS_RCVD_KERR_CHAR_CNT_LSB                22
#define SAND_HAL_MA_SI8_STATUS_RCVD_KERR_CHAR_CNT_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_SI8_STATUS_RCVD_KERR_CHAR_CNT_DEFAULT            0x00000000
#define SAND_HAL_MA_SI8_STATUS_TERM_MASK                             0x00300000
#define SAND_HAL_MA_SI8_STATUS_TERM_SHIFT                            20
#define SAND_HAL_MA_SI8_STATUS_TERM_MSB                              21
#define SAND_HAL_MA_SI8_STATUS_TERM_LSB                              20
#define SAND_HAL_MA_SI8_STATUS_TERM_TYPE                             (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI8_STATUS_TERM_DEFAULT                          0x00000000
#define SAND_HAL_MA_SI8_STATUS_SYNCDET_MASK                          0x00080000
#define SAND_HAL_MA_SI8_STATUS_SYNCDET_SHIFT                         19
#define SAND_HAL_MA_SI8_STATUS_SYNCDET_MSB                           19
#define SAND_HAL_MA_SI8_STATUS_SYNCDET_LSB                           19
#define SAND_HAL_MA_SI8_STATUS_SYNCDET_TYPE                          (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI8_STATUS_SYNCDET_DEFAULT                       0x00000000
#define SAND_HAL_MA_SI8_STATUS_RXLOCKR_MASK                          0x00040000
#define SAND_HAL_MA_SI8_STATUS_RXLOCKR_SHIFT                         18
#define SAND_HAL_MA_SI8_STATUS_RXLOCKR_MSB                           18
#define SAND_HAL_MA_SI8_STATUS_RXLOCKR_LSB                           18
#define SAND_HAL_MA_SI8_STATUS_RXLOCKR_TYPE                          (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI8_STATUS_RXLOCKR_DEFAULT                       0x00000000
#define SAND_HAL_MA_SI8_STATUS_PASSN_MASK                            0x00020000
#define SAND_HAL_MA_SI8_STATUS_PASSN_SHIFT                           17
#define SAND_HAL_MA_SI8_STATUS_PASSN_MSB                             17
#define SAND_HAL_MA_SI8_STATUS_PASSN_LSB                             17
#define SAND_HAL_MA_SI8_STATUS_PASSN_TYPE                            (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI8_STATUS_PASSN_DEFAULT                         0x00000000
#define SAND_HAL_MA_SI8_STATUS_TXLOCKR_MASK                          0x00010000
#define SAND_HAL_MA_SI8_STATUS_TXLOCKR_SHIFT                         16
#define SAND_HAL_MA_SI8_STATUS_TXLOCKR_MSB                           16
#define SAND_HAL_MA_SI8_STATUS_TXLOCKR_LSB                           16
#define SAND_HAL_MA_SI8_STATUS_TXLOCKR_TYPE                          (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI8_STATUS_TXLOCKR_DEFAULT                       0x00000000
#define SAND_HAL_MA_SI8_STATUS_TIME_ALIGNED_MASK                     0x00000008
#define SAND_HAL_MA_SI8_STATUS_TIME_ALIGNED_SHIFT                    3
#define SAND_HAL_MA_SI8_STATUS_TIME_ALIGNED_MSB                      3
#define SAND_HAL_MA_SI8_STATUS_TIME_ALIGNED_LSB                      3
#define SAND_HAL_MA_SI8_STATUS_TIME_ALIGNED_TYPE                     (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI8_STATUS_TIME_ALIGNED_DEFAULT                  0x00000000
#define SAND_HAL_MA_SI8_STATUS_BYTE_ALIGNED_MASK                     0x00000002
#define SAND_HAL_MA_SI8_STATUS_BYTE_ALIGNED_SHIFT                    1
#define SAND_HAL_MA_SI8_STATUS_BYTE_ALIGNED_MSB                      1
#define SAND_HAL_MA_SI8_STATUS_BYTE_ALIGNED_LSB                      1
#define SAND_HAL_MA_SI8_STATUS_BYTE_ALIGNED_TYPE                     (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI8_STATUS_BYTE_ALIGNED_DEFAULT                  0x00000000
#define SAND_HAL_MA_SI8_STATUS_RXLOS_MASK                            0x00000001
#define SAND_HAL_MA_SI8_STATUS_RXLOS_SHIFT                           0
#define SAND_HAL_MA_SI8_STATUS_RXLOS_MSB                             0
#define SAND_HAL_MA_SI8_STATUS_RXLOS_LSB                             0
#define SAND_HAL_MA_SI8_STATUS_RXLOS_TYPE                            (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI8_STATUS_RXLOS_DEFAULT                         0x00000000

/* field level defines for Device: MA  Register: si9_status */
#define SAND_HAL_MA_SI9_STATUS_RCVD_KERR_CHAR_CNT_MASK               0x03c00000
#define SAND_HAL_MA_SI9_STATUS_RCVD_KERR_CHAR_CNT_SHIFT              22
#define SAND_HAL_MA_SI9_STATUS_RCVD_KERR_CHAR_CNT_MSB                25
#define SAND_HAL_MA_SI9_STATUS_RCVD_KERR_CHAR_CNT_LSB                22
#define SAND_HAL_MA_SI9_STATUS_RCVD_KERR_CHAR_CNT_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_SI9_STATUS_RCVD_KERR_CHAR_CNT_DEFAULT            0x00000000
#define SAND_HAL_MA_SI9_STATUS_TERM_MASK                             0x00300000
#define SAND_HAL_MA_SI9_STATUS_TERM_SHIFT                            20
#define SAND_HAL_MA_SI9_STATUS_TERM_MSB                              21
#define SAND_HAL_MA_SI9_STATUS_TERM_LSB                              20
#define SAND_HAL_MA_SI9_STATUS_TERM_TYPE                             (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI9_STATUS_TERM_DEFAULT                          0x00000000
#define SAND_HAL_MA_SI9_STATUS_SYNCDET_MASK                          0x00080000
#define SAND_HAL_MA_SI9_STATUS_SYNCDET_SHIFT                         19
#define SAND_HAL_MA_SI9_STATUS_SYNCDET_MSB                           19
#define SAND_HAL_MA_SI9_STATUS_SYNCDET_LSB                           19
#define SAND_HAL_MA_SI9_STATUS_SYNCDET_TYPE                          (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI9_STATUS_SYNCDET_DEFAULT                       0x00000000
#define SAND_HAL_MA_SI9_STATUS_RXLOCKR_MASK                          0x00040000
#define SAND_HAL_MA_SI9_STATUS_RXLOCKR_SHIFT                         18
#define SAND_HAL_MA_SI9_STATUS_RXLOCKR_MSB                           18
#define SAND_HAL_MA_SI9_STATUS_RXLOCKR_LSB                           18
#define SAND_HAL_MA_SI9_STATUS_RXLOCKR_TYPE                          (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI9_STATUS_RXLOCKR_DEFAULT                       0x00000000
#define SAND_HAL_MA_SI9_STATUS_PASSN_MASK                            0x00020000
#define SAND_HAL_MA_SI9_STATUS_PASSN_SHIFT                           17
#define SAND_HAL_MA_SI9_STATUS_PASSN_MSB                             17
#define SAND_HAL_MA_SI9_STATUS_PASSN_LSB                             17
#define SAND_HAL_MA_SI9_STATUS_PASSN_TYPE                            (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI9_STATUS_PASSN_DEFAULT                         0x00000000
#define SAND_HAL_MA_SI9_STATUS_TXLOCKR_MASK                          0x00010000
#define SAND_HAL_MA_SI9_STATUS_TXLOCKR_SHIFT                         16
#define SAND_HAL_MA_SI9_STATUS_TXLOCKR_MSB                           16
#define SAND_HAL_MA_SI9_STATUS_TXLOCKR_LSB                           16
#define SAND_HAL_MA_SI9_STATUS_TXLOCKR_TYPE                          (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI9_STATUS_TXLOCKR_DEFAULT                       0x00000000
#define SAND_HAL_MA_SI9_STATUS_TIME_ALIGNED_MASK                     0x00000008
#define SAND_HAL_MA_SI9_STATUS_TIME_ALIGNED_SHIFT                    3
#define SAND_HAL_MA_SI9_STATUS_TIME_ALIGNED_MSB                      3
#define SAND_HAL_MA_SI9_STATUS_TIME_ALIGNED_LSB                      3
#define SAND_HAL_MA_SI9_STATUS_TIME_ALIGNED_TYPE                     (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI9_STATUS_TIME_ALIGNED_DEFAULT                  0x00000000
#define SAND_HAL_MA_SI9_STATUS_BYTE_ALIGNED_MASK                     0x00000002
#define SAND_HAL_MA_SI9_STATUS_BYTE_ALIGNED_SHIFT                    1
#define SAND_HAL_MA_SI9_STATUS_BYTE_ALIGNED_MSB                      1
#define SAND_HAL_MA_SI9_STATUS_BYTE_ALIGNED_LSB                      1
#define SAND_HAL_MA_SI9_STATUS_BYTE_ALIGNED_TYPE                     (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI9_STATUS_BYTE_ALIGNED_DEFAULT                  0x00000000
#define SAND_HAL_MA_SI9_STATUS_RXLOS_MASK                            0x00000001
#define SAND_HAL_MA_SI9_STATUS_RXLOS_SHIFT                           0
#define SAND_HAL_MA_SI9_STATUS_RXLOS_MSB                             0
#define SAND_HAL_MA_SI9_STATUS_RXLOS_LSB                             0
#define SAND_HAL_MA_SI9_STATUS_RXLOS_TYPE                            (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI9_STATUS_RXLOS_DEFAULT                         0x00000000

/* field level defines for Device: MA  Register: si10_status */
#define SAND_HAL_MA_SI10_STATUS_RCVD_KERR_CHAR_CNT_MASK              0x03c00000
#define SAND_HAL_MA_SI10_STATUS_RCVD_KERR_CHAR_CNT_SHIFT             22
#define SAND_HAL_MA_SI10_STATUS_RCVD_KERR_CHAR_CNT_MSB               25
#define SAND_HAL_MA_SI10_STATUS_RCVD_KERR_CHAR_CNT_LSB               22
#define SAND_HAL_MA_SI10_STATUS_RCVD_KERR_CHAR_CNT_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_SI10_STATUS_RCVD_KERR_CHAR_CNT_DEFAULT           0x00000000
#define SAND_HAL_MA_SI10_STATUS_TERM_MASK                            0x00300000
#define SAND_HAL_MA_SI10_STATUS_TERM_SHIFT                           20
#define SAND_HAL_MA_SI10_STATUS_TERM_MSB                             21
#define SAND_HAL_MA_SI10_STATUS_TERM_LSB                             20
#define SAND_HAL_MA_SI10_STATUS_TERM_TYPE                            (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI10_STATUS_TERM_DEFAULT                         0x00000000
#define SAND_HAL_MA_SI10_STATUS_SYNCDET_MASK                         0x00080000
#define SAND_HAL_MA_SI10_STATUS_SYNCDET_SHIFT                        19
#define SAND_HAL_MA_SI10_STATUS_SYNCDET_MSB                          19
#define SAND_HAL_MA_SI10_STATUS_SYNCDET_LSB                          19
#define SAND_HAL_MA_SI10_STATUS_SYNCDET_TYPE                         (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI10_STATUS_SYNCDET_DEFAULT                      0x00000000
#define SAND_HAL_MA_SI10_STATUS_RXLOCKR_MASK                         0x00040000
#define SAND_HAL_MA_SI10_STATUS_RXLOCKR_SHIFT                        18
#define SAND_HAL_MA_SI10_STATUS_RXLOCKR_MSB                          18
#define SAND_HAL_MA_SI10_STATUS_RXLOCKR_LSB                          18
#define SAND_HAL_MA_SI10_STATUS_RXLOCKR_TYPE                         (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI10_STATUS_RXLOCKR_DEFAULT                      0x00000000
#define SAND_HAL_MA_SI10_STATUS_PASSN_MASK                           0x00020000
#define SAND_HAL_MA_SI10_STATUS_PASSN_SHIFT                          17
#define SAND_HAL_MA_SI10_STATUS_PASSN_MSB                            17
#define SAND_HAL_MA_SI10_STATUS_PASSN_LSB                            17
#define SAND_HAL_MA_SI10_STATUS_PASSN_TYPE                           (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI10_STATUS_PASSN_DEFAULT                        0x00000000
#define SAND_HAL_MA_SI10_STATUS_TXLOCKR_MASK                         0x00010000
#define SAND_HAL_MA_SI10_STATUS_TXLOCKR_SHIFT                        16
#define SAND_HAL_MA_SI10_STATUS_TXLOCKR_MSB                          16
#define SAND_HAL_MA_SI10_STATUS_TXLOCKR_LSB                          16
#define SAND_HAL_MA_SI10_STATUS_TXLOCKR_TYPE                         (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI10_STATUS_TXLOCKR_DEFAULT                      0x00000000
#define SAND_HAL_MA_SI10_STATUS_TIME_ALIGNED_MASK                    0x00000008
#define SAND_HAL_MA_SI10_STATUS_TIME_ALIGNED_SHIFT                   3
#define SAND_HAL_MA_SI10_STATUS_TIME_ALIGNED_MSB                     3
#define SAND_HAL_MA_SI10_STATUS_TIME_ALIGNED_LSB                     3
#define SAND_HAL_MA_SI10_STATUS_TIME_ALIGNED_TYPE                    (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI10_STATUS_TIME_ALIGNED_DEFAULT                 0x00000000
#define SAND_HAL_MA_SI10_STATUS_BYTE_ALIGNED_MASK                    0x00000002
#define SAND_HAL_MA_SI10_STATUS_BYTE_ALIGNED_SHIFT                   1
#define SAND_HAL_MA_SI10_STATUS_BYTE_ALIGNED_MSB                     1
#define SAND_HAL_MA_SI10_STATUS_BYTE_ALIGNED_LSB                     1
#define SAND_HAL_MA_SI10_STATUS_BYTE_ALIGNED_TYPE                    (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI10_STATUS_BYTE_ALIGNED_DEFAULT                 0x00000000
#define SAND_HAL_MA_SI10_STATUS_RXLOS_MASK                           0x00000001
#define SAND_HAL_MA_SI10_STATUS_RXLOS_SHIFT                          0
#define SAND_HAL_MA_SI10_STATUS_RXLOS_MSB                            0
#define SAND_HAL_MA_SI10_STATUS_RXLOS_LSB                            0
#define SAND_HAL_MA_SI10_STATUS_RXLOS_TYPE                           (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI10_STATUS_RXLOS_DEFAULT                        0x00000000

/* field level defines for Device: MA  Register: si11_status */
#define SAND_HAL_MA_SI11_STATUS_RCVD_KERR_CHAR_CNT_MASK              0x03c00000
#define SAND_HAL_MA_SI11_STATUS_RCVD_KERR_CHAR_CNT_SHIFT             22
#define SAND_HAL_MA_SI11_STATUS_RCVD_KERR_CHAR_CNT_MSB               25
#define SAND_HAL_MA_SI11_STATUS_RCVD_KERR_CHAR_CNT_LSB               22
#define SAND_HAL_MA_SI11_STATUS_RCVD_KERR_CHAR_CNT_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_SI11_STATUS_RCVD_KERR_CHAR_CNT_DEFAULT           0x00000000
#define SAND_HAL_MA_SI11_STATUS_TERM_MASK                            0x00300000
#define SAND_HAL_MA_SI11_STATUS_TERM_SHIFT                           20
#define SAND_HAL_MA_SI11_STATUS_TERM_MSB                             21
#define SAND_HAL_MA_SI11_STATUS_TERM_LSB                             20
#define SAND_HAL_MA_SI11_STATUS_TERM_TYPE                            (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI11_STATUS_TERM_DEFAULT                         0x00000000
#define SAND_HAL_MA_SI11_STATUS_SYNCDET_MASK                         0x00080000
#define SAND_HAL_MA_SI11_STATUS_SYNCDET_SHIFT                        19
#define SAND_HAL_MA_SI11_STATUS_SYNCDET_MSB                          19
#define SAND_HAL_MA_SI11_STATUS_SYNCDET_LSB                          19
#define SAND_HAL_MA_SI11_STATUS_SYNCDET_TYPE                         (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI11_STATUS_SYNCDET_DEFAULT                      0x00000000
#define SAND_HAL_MA_SI11_STATUS_RXLOCKR_MASK                         0x00040000
#define SAND_HAL_MA_SI11_STATUS_RXLOCKR_SHIFT                        18
#define SAND_HAL_MA_SI11_STATUS_RXLOCKR_MSB                          18
#define SAND_HAL_MA_SI11_STATUS_RXLOCKR_LSB                          18
#define SAND_HAL_MA_SI11_STATUS_RXLOCKR_TYPE                         (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI11_STATUS_RXLOCKR_DEFAULT                      0x00000000
#define SAND_HAL_MA_SI11_STATUS_PASSN_MASK                           0x00020000
#define SAND_HAL_MA_SI11_STATUS_PASSN_SHIFT                          17
#define SAND_HAL_MA_SI11_STATUS_PASSN_MSB                            17
#define SAND_HAL_MA_SI11_STATUS_PASSN_LSB                            17
#define SAND_HAL_MA_SI11_STATUS_PASSN_TYPE                           (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI11_STATUS_PASSN_DEFAULT                        0x00000000
#define SAND_HAL_MA_SI11_STATUS_TXLOCKR_MASK                         0x00010000
#define SAND_HAL_MA_SI11_STATUS_TXLOCKR_SHIFT                        16
#define SAND_HAL_MA_SI11_STATUS_TXLOCKR_MSB                          16
#define SAND_HAL_MA_SI11_STATUS_TXLOCKR_LSB                          16
#define SAND_HAL_MA_SI11_STATUS_TXLOCKR_TYPE                         (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI11_STATUS_TXLOCKR_DEFAULT                      0x00000000
#define SAND_HAL_MA_SI11_STATUS_TIME_ALIGNED_MASK                    0x00000008
#define SAND_HAL_MA_SI11_STATUS_TIME_ALIGNED_SHIFT                   3
#define SAND_HAL_MA_SI11_STATUS_TIME_ALIGNED_MSB                     3
#define SAND_HAL_MA_SI11_STATUS_TIME_ALIGNED_LSB                     3
#define SAND_HAL_MA_SI11_STATUS_TIME_ALIGNED_TYPE                    (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI11_STATUS_TIME_ALIGNED_DEFAULT                 0x00000000
#define SAND_HAL_MA_SI11_STATUS_BYTE_ALIGNED_MASK                    0x00000002
#define SAND_HAL_MA_SI11_STATUS_BYTE_ALIGNED_SHIFT                   1
#define SAND_HAL_MA_SI11_STATUS_BYTE_ALIGNED_MSB                     1
#define SAND_HAL_MA_SI11_STATUS_BYTE_ALIGNED_LSB                     1
#define SAND_HAL_MA_SI11_STATUS_BYTE_ALIGNED_TYPE                    (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI11_STATUS_BYTE_ALIGNED_DEFAULT                 0x00000000
#define SAND_HAL_MA_SI11_STATUS_RXLOS_MASK                           0x00000001
#define SAND_HAL_MA_SI11_STATUS_RXLOS_SHIFT                          0
#define SAND_HAL_MA_SI11_STATUS_RXLOS_MSB                            0
#define SAND_HAL_MA_SI11_STATUS_RXLOS_LSB                            0
#define SAND_HAL_MA_SI11_STATUS_RXLOS_TYPE                           (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI11_STATUS_RXLOS_DEFAULT                        0x00000000

/* field level defines for Device: MA  Register: si12_status */
#define SAND_HAL_MA_SI12_STATUS_RCVD_KERR_CHAR_CNT_MASK              0x03c00000
#define SAND_HAL_MA_SI12_STATUS_RCVD_KERR_CHAR_CNT_SHIFT             22
#define SAND_HAL_MA_SI12_STATUS_RCVD_KERR_CHAR_CNT_MSB               25
#define SAND_HAL_MA_SI12_STATUS_RCVD_KERR_CHAR_CNT_LSB               22
#define SAND_HAL_MA_SI12_STATUS_RCVD_KERR_CHAR_CNT_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_SI12_STATUS_RCVD_KERR_CHAR_CNT_DEFAULT           0x00000000
#define SAND_HAL_MA_SI12_STATUS_TERM_MASK                            0x00300000
#define SAND_HAL_MA_SI12_STATUS_TERM_SHIFT                           20
#define SAND_HAL_MA_SI12_STATUS_TERM_MSB                             21
#define SAND_HAL_MA_SI12_STATUS_TERM_LSB                             20
#define SAND_HAL_MA_SI12_STATUS_TERM_TYPE                            (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI12_STATUS_TERM_DEFAULT                         0x00000000
#define SAND_HAL_MA_SI12_STATUS_SYNCDET_MASK                         0x00080000
#define SAND_HAL_MA_SI12_STATUS_SYNCDET_SHIFT                        19
#define SAND_HAL_MA_SI12_STATUS_SYNCDET_MSB                          19
#define SAND_HAL_MA_SI12_STATUS_SYNCDET_LSB                          19
#define SAND_HAL_MA_SI12_STATUS_SYNCDET_TYPE                         (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI12_STATUS_SYNCDET_DEFAULT                      0x00000000
#define SAND_HAL_MA_SI12_STATUS_RXLOCKR_MASK                         0x00040000
#define SAND_HAL_MA_SI12_STATUS_RXLOCKR_SHIFT                        18
#define SAND_HAL_MA_SI12_STATUS_RXLOCKR_MSB                          18
#define SAND_HAL_MA_SI12_STATUS_RXLOCKR_LSB                          18
#define SAND_HAL_MA_SI12_STATUS_RXLOCKR_TYPE                         (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI12_STATUS_RXLOCKR_DEFAULT                      0x00000000
#define SAND_HAL_MA_SI12_STATUS_PASSN_MASK                           0x00020000
#define SAND_HAL_MA_SI12_STATUS_PASSN_SHIFT                          17
#define SAND_HAL_MA_SI12_STATUS_PASSN_MSB                            17
#define SAND_HAL_MA_SI12_STATUS_PASSN_LSB                            17
#define SAND_HAL_MA_SI12_STATUS_PASSN_TYPE                           (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI12_STATUS_PASSN_DEFAULT                        0x00000000
#define SAND_HAL_MA_SI12_STATUS_TXLOCKR_MASK                         0x00010000
#define SAND_HAL_MA_SI12_STATUS_TXLOCKR_SHIFT                        16
#define SAND_HAL_MA_SI12_STATUS_TXLOCKR_MSB                          16
#define SAND_HAL_MA_SI12_STATUS_TXLOCKR_LSB                          16
#define SAND_HAL_MA_SI12_STATUS_TXLOCKR_TYPE                         (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI12_STATUS_TXLOCKR_DEFAULT                      0x00000000
#define SAND_HAL_MA_SI12_STATUS_TIME_ALIGNED_MASK                    0x00000008
#define SAND_HAL_MA_SI12_STATUS_TIME_ALIGNED_SHIFT                   3
#define SAND_HAL_MA_SI12_STATUS_TIME_ALIGNED_MSB                     3
#define SAND_HAL_MA_SI12_STATUS_TIME_ALIGNED_LSB                     3
#define SAND_HAL_MA_SI12_STATUS_TIME_ALIGNED_TYPE                    (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI12_STATUS_TIME_ALIGNED_DEFAULT                 0x00000000
#define SAND_HAL_MA_SI12_STATUS_BYTE_ALIGNED_MASK                    0x00000002
#define SAND_HAL_MA_SI12_STATUS_BYTE_ALIGNED_SHIFT                   1
#define SAND_HAL_MA_SI12_STATUS_BYTE_ALIGNED_MSB                     1
#define SAND_HAL_MA_SI12_STATUS_BYTE_ALIGNED_LSB                     1
#define SAND_HAL_MA_SI12_STATUS_BYTE_ALIGNED_TYPE                    (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI12_STATUS_BYTE_ALIGNED_DEFAULT                 0x00000000
#define SAND_HAL_MA_SI12_STATUS_RXLOS_MASK                           0x00000001
#define SAND_HAL_MA_SI12_STATUS_RXLOS_SHIFT                          0
#define SAND_HAL_MA_SI12_STATUS_RXLOS_MSB                            0
#define SAND_HAL_MA_SI12_STATUS_RXLOS_LSB                            0
#define SAND_HAL_MA_SI12_STATUS_RXLOS_TYPE                           (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI12_STATUS_RXLOS_DEFAULT                        0x00000000

/* field level defines for Device: MA  Register: si13_status */
#define SAND_HAL_MA_SI13_STATUS_RCVD_KERR_CHAR_CNT_MASK              0x03c00000
#define SAND_HAL_MA_SI13_STATUS_RCVD_KERR_CHAR_CNT_SHIFT             22
#define SAND_HAL_MA_SI13_STATUS_RCVD_KERR_CHAR_CNT_MSB               25
#define SAND_HAL_MA_SI13_STATUS_RCVD_KERR_CHAR_CNT_LSB               22
#define SAND_HAL_MA_SI13_STATUS_RCVD_KERR_CHAR_CNT_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_SI13_STATUS_RCVD_KERR_CHAR_CNT_DEFAULT           0x00000000
#define SAND_HAL_MA_SI13_STATUS_TERM_MASK                            0x00300000
#define SAND_HAL_MA_SI13_STATUS_TERM_SHIFT                           20
#define SAND_HAL_MA_SI13_STATUS_TERM_MSB                             21
#define SAND_HAL_MA_SI13_STATUS_TERM_LSB                             20
#define SAND_HAL_MA_SI13_STATUS_TERM_TYPE                            (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI13_STATUS_TERM_DEFAULT                         0x00000000
#define SAND_HAL_MA_SI13_STATUS_SYNCDET_MASK                         0x00080000
#define SAND_HAL_MA_SI13_STATUS_SYNCDET_SHIFT                        19
#define SAND_HAL_MA_SI13_STATUS_SYNCDET_MSB                          19
#define SAND_HAL_MA_SI13_STATUS_SYNCDET_LSB                          19
#define SAND_HAL_MA_SI13_STATUS_SYNCDET_TYPE                         (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI13_STATUS_SYNCDET_DEFAULT                      0x00000000
#define SAND_HAL_MA_SI13_STATUS_RXLOCKR_MASK                         0x00040000
#define SAND_HAL_MA_SI13_STATUS_RXLOCKR_SHIFT                        18
#define SAND_HAL_MA_SI13_STATUS_RXLOCKR_MSB                          18
#define SAND_HAL_MA_SI13_STATUS_RXLOCKR_LSB                          18
#define SAND_HAL_MA_SI13_STATUS_RXLOCKR_TYPE                         (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI13_STATUS_RXLOCKR_DEFAULT                      0x00000000
#define SAND_HAL_MA_SI13_STATUS_PASSN_MASK                           0x00020000
#define SAND_HAL_MA_SI13_STATUS_PASSN_SHIFT                          17
#define SAND_HAL_MA_SI13_STATUS_PASSN_MSB                            17
#define SAND_HAL_MA_SI13_STATUS_PASSN_LSB                            17
#define SAND_HAL_MA_SI13_STATUS_PASSN_TYPE                           (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI13_STATUS_PASSN_DEFAULT                        0x00000000
#define SAND_HAL_MA_SI13_STATUS_TXLOCKR_MASK                         0x00010000
#define SAND_HAL_MA_SI13_STATUS_TXLOCKR_SHIFT                        16
#define SAND_HAL_MA_SI13_STATUS_TXLOCKR_MSB                          16
#define SAND_HAL_MA_SI13_STATUS_TXLOCKR_LSB                          16
#define SAND_HAL_MA_SI13_STATUS_TXLOCKR_TYPE                         (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI13_STATUS_TXLOCKR_DEFAULT                      0x00000000
#define SAND_HAL_MA_SI13_STATUS_TIME_ALIGNED_MASK                    0x00000008
#define SAND_HAL_MA_SI13_STATUS_TIME_ALIGNED_SHIFT                   3
#define SAND_HAL_MA_SI13_STATUS_TIME_ALIGNED_MSB                     3
#define SAND_HAL_MA_SI13_STATUS_TIME_ALIGNED_LSB                     3
#define SAND_HAL_MA_SI13_STATUS_TIME_ALIGNED_TYPE                    (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI13_STATUS_TIME_ALIGNED_DEFAULT                 0x00000000
#define SAND_HAL_MA_SI13_STATUS_BYTE_ALIGNED_MASK                    0x00000002
#define SAND_HAL_MA_SI13_STATUS_BYTE_ALIGNED_SHIFT                   1
#define SAND_HAL_MA_SI13_STATUS_BYTE_ALIGNED_MSB                     1
#define SAND_HAL_MA_SI13_STATUS_BYTE_ALIGNED_LSB                     1
#define SAND_HAL_MA_SI13_STATUS_BYTE_ALIGNED_TYPE                    (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI13_STATUS_BYTE_ALIGNED_DEFAULT                 0x00000000
#define SAND_HAL_MA_SI13_STATUS_RXLOS_MASK                           0x00000001
#define SAND_HAL_MA_SI13_STATUS_RXLOS_SHIFT                          0
#define SAND_HAL_MA_SI13_STATUS_RXLOS_MSB                            0
#define SAND_HAL_MA_SI13_STATUS_RXLOS_LSB                            0
#define SAND_HAL_MA_SI13_STATUS_RXLOS_TYPE                           (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI13_STATUS_RXLOS_DEFAULT                        0x00000000

/* field level defines for Device: MA  Register: si14_status */
#define SAND_HAL_MA_SI14_STATUS_RCVD_KERR_CHAR_CNT_MASK              0x03c00000
#define SAND_HAL_MA_SI14_STATUS_RCVD_KERR_CHAR_CNT_SHIFT             22
#define SAND_HAL_MA_SI14_STATUS_RCVD_KERR_CHAR_CNT_MSB               25
#define SAND_HAL_MA_SI14_STATUS_RCVD_KERR_CHAR_CNT_LSB               22
#define SAND_HAL_MA_SI14_STATUS_RCVD_KERR_CHAR_CNT_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_SI14_STATUS_RCVD_KERR_CHAR_CNT_DEFAULT           0x00000000
#define SAND_HAL_MA_SI14_STATUS_TERM_MASK                            0x00300000
#define SAND_HAL_MA_SI14_STATUS_TERM_SHIFT                           20
#define SAND_HAL_MA_SI14_STATUS_TERM_MSB                             21
#define SAND_HAL_MA_SI14_STATUS_TERM_LSB                             20
#define SAND_HAL_MA_SI14_STATUS_TERM_TYPE                            (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI14_STATUS_TERM_DEFAULT                         0x00000000
#define SAND_HAL_MA_SI14_STATUS_SYNCDET_MASK                         0x00080000
#define SAND_HAL_MA_SI14_STATUS_SYNCDET_SHIFT                        19
#define SAND_HAL_MA_SI14_STATUS_SYNCDET_MSB                          19
#define SAND_HAL_MA_SI14_STATUS_SYNCDET_LSB                          19
#define SAND_HAL_MA_SI14_STATUS_SYNCDET_TYPE                         (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI14_STATUS_SYNCDET_DEFAULT                      0x00000000
#define SAND_HAL_MA_SI14_STATUS_RXLOCKR_MASK                         0x00040000
#define SAND_HAL_MA_SI14_STATUS_RXLOCKR_SHIFT                        18
#define SAND_HAL_MA_SI14_STATUS_RXLOCKR_MSB                          18
#define SAND_HAL_MA_SI14_STATUS_RXLOCKR_LSB                          18
#define SAND_HAL_MA_SI14_STATUS_RXLOCKR_TYPE                         (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI14_STATUS_RXLOCKR_DEFAULT                      0x00000000
#define SAND_HAL_MA_SI14_STATUS_PASSN_MASK                           0x00020000
#define SAND_HAL_MA_SI14_STATUS_PASSN_SHIFT                          17
#define SAND_HAL_MA_SI14_STATUS_PASSN_MSB                            17
#define SAND_HAL_MA_SI14_STATUS_PASSN_LSB                            17
#define SAND_HAL_MA_SI14_STATUS_PASSN_TYPE                           (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI14_STATUS_PASSN_DEFAULT                        0x00000000
#define SAND_HAL_MA_SI14_STATUS_TXLOCKR_MASK                         0x00010000
#define SAND_HAL_MA_SI14_STATUS_TXLOCKR_SHIFT                        16
#define SAND_HAL_MA_SI14_STATUS_TXLOCKR_MSB                          16
#define SAND_HAL_MA_SI14_STATUS_TXLOCKR_LSB                          16
#define SAND_HAL_MA_SI14_STATUS_TXLOCKR_TYPE                         (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI14_STATUS_TXLOCKR_DEFAULT                      0x00000000
#define SAND_HAL_MA_SI14_STATUS_TIME_ALIGNED_MASK                    0x00000008
#define SAND_HAL_MA_SI14_STATUS_TIME_ALIGNED_SHIFT                   3
#define SAND_HAL_MA_SI14_STATUS_TIME_ALIGNED_MSB                     3
#define SAND_HAL_MA_SI14_STATUS_TIME_ALIGNED_LSB                     3
#define SAND_HAL_MA_SI14_STATUS_TIME_ALIGNED_TYPE                    (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI14_STATUS_TIME_ALIGNED_DEFAULT                 0x00000000
#define SAND_HAL_MA_SI14_STATUS_BYTE_ALIGNED_MASK                    0x00000002
#define SAND_HAL_MA_SI14_STATUS_BYTE_ALIGNED_SHIFT                   1
#define SAND_HAL_MA_SI14_STATUS_BYTE_ALIGNED_MSB                     1
#define SAND_HAL_MA_SI14_STATUS_BYTE_ALIGNED_LSB                     1
#define SAND_HAL_MA_SI14_STATUS_BYTE_ALIGNED_TYPE                    (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI14_STATUS_BYTE_ALIGNED_DEFAULT                 0x00000000
#define SAND_HAL_MA_SI14_STATUS_RXLOS_MASK                           0x00000001
#define SAND_HAL_MA_SI14_STATUS_RXLOS_SHIFT                          0
#define SAND_HAL_MA_SI14_STATUS_RXLOS_MSB                            0
#define SAND_HAL_MA_SI14_STATUS_RXLOS_LSB                            0
#define SAND_HAL_MA_SI14_STATUS_RXLOS_TYPE                           (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI14_STATUS_RXLOS_DEFAULT                        0x00000000

/* field level defines for Device: MA  Register: si15_status */
#define SAND_HAL_MA_SI15_STATUS_RCVD_KERR_CHAR_CNT_MASK              0x03c00000
#define SAND_HAL_MA_SI15_STATUS_RCVD_KERR_CHAR_CNT_SHIFT             22
#define SAND_HAL_MA_SI15_STATUS_RCVD_KERR_CHAR_CNT_MSB               25
#define SAND_HAL_MA_SI15_STATUS_RCVD_KERR_CHAR_CNT_LSB               22
#define SAND_HAL_MA_SI15_STATUS_RCVD_KERR_CHAR_CNT_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_SI15_STATUS_RCVD_KERR_CHAR_CNT_DEFAULT           0x00000000
#define SAND_HAL_MA_SI15_STATUS_TERM_MASK                            0x00300000
#define SAND_HAL_MA_SI15_STATUS_TERM_SHIFT                           20
#define SAND_HAL_MA_SI15_STATUS_TERM_MSB                             21
#define SAND_HAL_MA_SI15_STATUS_TERM_LSB                             20
#define SAND_HAL_MA_SI15_STATUS_TERM_TYPE                            (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI15_STATUS_TERM_DEFAULT                         0x00000000
#define SAND_HAL_MA_SI15_STATUS_SYNCDET_MASK                         0x00080000
#define SAND_HAL_MA_SI15_STATUS_SYNCDET_SHIFT                        19
#define SAND_HAL_MA_SI15_STATUS_SYNCDET_MSB                          19
#define SAND_HAL_MA_SI15_STATUS_SYNCDET_LSB                          19
#define SAND_HAL_MA_SI15_STATUS_SYNCDET_TYPE                         (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI15_STATUS_SYNCDET_DEFAULT                      0x00000000
#define SAND_HAL_MA_SI15_STATUS_RXLOCKR_MASK                         0x00040000
#define SAND_HAL_MA_SI15_STATUS_RXLOCKR_SHIFT                        18
#define SAND_HAL_MA_SI15_STATUS_RXLOCKR_MSB                          18
#define SAND_HAL_MA_SI15_STATUS_RXLOCKR_LSB                          18
#define SAND_HAL_MA_SI15_STATUS_RXLOCKR_TYPE                         (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI15_STATUS_RXLOCKR_DEFAULT                      0x00000000
#define SAND_HAL_MA_SI15_STATUS_PASSN_MASK                           0x00020000
#define SAND_HAL_MA_SI15_STATUS_PASSN_SHIFT                          17
#define SAND_HAL_MA_SI15_STATUS_PASSN_MSB                            17
#define SAND_HAL_MA_SI15_STATUS_PASSN_LSB                            17
#define SAND_HAL_MA_SI15_STATUS_PASSN_TYPE                           (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI15_STATUS_PASSN_DEFAULT                        0x00000000
#define SAND_HAL_MA_SI15_STATUS_TXLOCKR_MASK                         0x00010000
#define SAND_HAL_MA_SI15_STATUS_TXLOCKR_SHIFT                        16
#define SAND_HAL_MA_SI15_STATUS_TXLOCKR_MSB                          16
#define SAND_HAL_MA_SI15_STATUS_TXLOCKR_LSB                          16
#define SAND_HAL_MA_SI15_STATUS_TXLOCKR_TYPE                         (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI15_STATUS_TXLOCKR_DEFAULT                      0x00000000
#define SAND_HAL_MA_SI15_STATUS_TIME_ALIGNED_MASK                    0x00000008
#define SAND_HAL_MA_SI15_STATUS_TIME_ALIGNED_SHIFT                   3
#define SAND_HAL_MA_SI15_STATUS_TIME_ALIGNED_MSB                     3
#define SAND_HAL_MA_SI15_STATUS_TIME_ALIGNED_LSB                     3
#define SAND_HAL_MA_SI15_STATUS_TIME_ALIGNED_TYPE                    (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI15_STATUS_TIME_ALIGNED_DEFAULT                 0x00000000
#define SAND_HAL_MA_SI15_STATUS_BYTE_ALIGNED_MASK                    0x00000002
#define SAND_HAL_MA_SI15_STATUS_BYTE_ALIGNED_SHIFT                   1
#define SAND_HAL_MA_SI15_STATUS_BYTE_ALIGNED_MSB                     1
#define SAND_HAL_MA_SI15_STATUS_BYTE_ALIGNED_LSB                     1
#define SAND_HAL_MA_SI15_STATUS_BYTE_ALIGNED_TYPE                    (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI15_STATUS_BYTE_ALIGNED_DEFAULT                 0x00000000
#define SAND_HAL_MA_SI15_STATUS_RXLOS_MASK                           0x00000001
#define SAND_HAL_MA_SI15_STATUS_RXLOS_SHIFT                          0
#define SAND_HAL_MA_SI15_STATUS_RXLOS_MSB                            0
#define SAND_HAL_MA_SI15_STATUS_RXLOS_LSB                            0
#define SAND_HAL_MA_SI15_STATUS_RXLOS_TYPE                           (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI15_STATUS_RXLOS_DEFAULT                        0x00000000

/* field level defines for Device: MA  Register: si0_state_status */
#define SAND_HAL_MA_SI0_STATE_STATUS_MSM_OFF_MASK                    0x00004000
#define SAND_HAL_MA_SI0_STATE_STATUS_MSM_OFF_SHIFT                   14
#define SAND_HAL_MA_SI0_STATE_STATUS_MSM_OFF_MSB                     14
#define SAND_HAL_MA_SI0_STATE_STATUS_MSM_OFF_LSB                     14
#define SAND_HAL_MA_SI0_STATE_STATUS_MSM_OFF_TYPE                    (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI0_STATE_STATUS_MSM_OFF_DEFAULT                 0x00000001
#define SAND_HAL_MA_SI0_STATE_STATUS_MSM_RUN_BYTE_ALIGNMENT_MASK     0x00002000
#define SAND_HAL_MA_SI0_STATE_STATUS_MSM_RUN_BYTE_ALIGNMENT_SHIFT    13
#define SAND_HAL_MA_SI0_STATE_STATUS_MSM_RUN_BYTE_ALIGNMENT_MSB      13
#define SAND_HAL_MA_SI0_STATE_STATUS_MSM_RUN_BYTE_ALIGNMENT_LSB      13
#define SAND_HAL_MA_SI0_STATE_STATUS_MSM_RUN_BYTE_ALIGNMENT_TYPE     (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI0_STATE_STATUS_MSM_RUN_BYTE_ALIGNMENT_DEFAULT  0x00000000
#define SAND_HAL_MA_SI0_STATE_STATUS_MSM_RUN_TIME_ALIGN_MASK         0x00001000
#define SAND_HAL_MA_SI0_STATE_STATUS_MSM_RUN_TIME_ALIGN_SHIFT        12
#define SAND_HAL_MA_SI0_STATE_STATUS_MSM_RUN_TIME_ALIGN_MSB          12
#define SAND_HAL_MA_SI0_STATE_STATUS_MSM_RUN_TIME_ALIGN_LSB          12
#define SAND_HAL_MA_SI0_STATE_STATUS_MSM_RUN_TIME_ALIGN_TYPE         (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI0_STATE_STATUS_MSM_RUN_TIME_ALIGN_DEFAULT      0x00000000
#define SAND_HAL_MA_SI0_STATE_STATUS_BASM_POWER_DOWN_MASK            0x00000800
#define SAND_HAL_MA_SI0_STATE_STATUS_BASM_POWER_DOWN_SHIFT           11
#define SAND_HAL_MA_SI0_STATE_STATUS_BASM_POWER_DOWN_MSB             11
#define SAND_HAL_MA_SI0_STATE_STATUS_BASM_POWER_DOWN_LSB             11
#define SAND_HAL_MA_SI0_STATE_STATUS_BASM_POWER_DOWN_TYPE            (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI0_STATE_STATUS_BASM_POWER_DOWN_DEFAULT         0x00000001
#define SAND_HAL_MA_SI0_STATE_STATUS_BASM_POWER_UP_MASK              0x00000400
#define SAND_HAL_MA_SI0_STATE_STATUS_BASM_POWER_UP_SHIFT             10
#define SAND_HAL_MA_SI0_STATE_STATUS_BASM_POWER_UP_MSB               10
#define SAND_HAL_MA_SI0_STATE_STATUS_BASM_POWER_UP_LSB               10
#define SAND_HAL_MA_SI0_STATE_STATUS_BASM_POWER_UP_TYPE              (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI0_STATE_STATUS_BASM_POWER_UP_DEFAULT           0x00000000
#define SAND_HAL_MA_SI0_STATE_STATUS_BASM_LOCK_TO_RECEIVE_DATA_MASK  0x00000200
#define SAND_HAL_MA_SI0_STATE_STATUS_BASM_LOCK_TO_RECEIVE_DATA_SHIFT 9
#define SAND_HAL_MA_SI0_STATE_STATUS_BASM_LOCK_TO_RECEIVE_DATA_MSB   9
#define SAND_HAL_MA_SI0_STATE_STATUS_BASM_LOCK_TO_RECEIVE_DATA_LSB   9
#define SAND_HAL_MA_SI0_STATE_STATUS_BASM_LOCK_TO_RECEIVE_DATA_TYPE  (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI0_STATE_STATUS_BASM_LOCK_TO_RECEIVE_DATA_DEFAULT 0x00000000
#define SAND_HAL_MA_SI0_STATE_STATUS_BASM_TURN_ON_RBC_CLOCK_MASK     0x00000100
#define SAND_HAL_MA_SI0_STATE_STATUS_BASM_TURN_ON_RBC_CLOCK_SHIFT    8
#define SAND_HAL_MA_SI0_STATE_STATUS_BASM_TURN_ON_RBC_CLOCK_MSB      8
#define SAND_HAL_MA_SI0_STATE_STATUS_BASM_TURN_ON_RBC_CLOCK_LSB      8
#define SAND_HAL_MA_SI0_STATE_STATUS_BASM_TURN_ON_RBC_CLOCK_TYPE     (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI0_STATE_STATUS_BASM_TURN_ON_RBC_CLOCK_DEFAULT  0x00000000
#define SAND_HAL_MA_SI0_STATE_STATUS_BASM_BYTE_ALIGNED_MASK          0x00000080
#define SAND_HAL_MA_SI0_STATE_STATUS_BASM_BYTE_ALIGNED_SHIFT         7
#define SAND_HAL_MA_SI0_STATE_STATUS_BASM_BYTE_ALIGNED_MSB           7
#define SAND_HAL_MA_SI0_STATE_STATUS_BASM_BYTE_ALIGNED_LSB           7
#define SAND_HAL_MA_SI0_STATE_STATUS_BASM_BYTE_ALIGNED_TYPE          (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI0_STATE_STATUS_BASM_BYTE_ALIGNED_DEFAULT       0x00000000
#define SAND_HAL_MA_SI0_STATE_STATUS_TASM_IDLE_MASK                  0x00000040
#define SAND_HAL_MA_SI0_STATE_STATUS_TASM_IDLE_SHIFT                 6
#define SAND_HAL_MA_SI0_STATE_STATUS_TASM_IDLE_MSB                   6
#define SAND_HAL_MA_SI0_STATE_STATUS_TASM_IDLE_LSB                   6
#define SAND_HAL_MA_SI0_STATE_STATUS_TASM_IDLE_TYPE                  (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI0_STATE_STATUS_TASM_IDLE_DEFAULT               0x00000001
#define SAND_HAL_MA_SI0_STATE_STATUS_TASM_SOT_SEARCH_MASK            0x00000020
#define SAND_HAL_MA_SI0_STATE_STATUS_TASM_SOT_SEARCH_SHIFT           5
#define SAND_HAL_MA_SI0_STATE_STATUS_TASM_SOT_SEARCH_MSB             5
#define SAND_HAL_MA_SI0_STATE_STATUS_TASM_SOT_SEARCH_LSB             5
#define SAND_HAL_MA_SI0_STATE_STATUS_TASM_SOT_SEARCH_TYPE            (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI0_STATE_STATUS_TASM_SOT_SEARCH_DEFAULT         0x00000000
#define SAND_HAL_MA_SI0_STATE_STATUS_TASM_START_TS_COUNTER_MASK      0x00000010
#define SAND_HAL_MA_SI0_STATE_STATUS_TASM_START_TS_COUNTER_SHIFT     4
#define SAND_HAL_MA_SI0_STATE_STATUS_TASM_START_TS_COUNTER_MSB       4
#define SAND_HAL_MA_SI0_STATE_STATUS_TASM_START_TS_COUNTER_LSB       4
#define SAND_HAL_MA_SI0_STATE_STATUS_TASM_START_TS_COUNTER_TYPE      (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI0_STATE_STATUS_TASM_START_TS_COUNTER_DEFAULT   0x00000000
#define SAND_HAL_MA_SI0_STATE_STATUS_TASM_SOT_WINDOW_CLOSED_MASK     0x00000008
#define SAND_HAL_MA_SI0_STATE_STATUS_TASM_SOT_WINDOW_CLOSED_SHIFT    3
#define SAND_HAL_MA_SI0_STATE_STATUS_TASM_SOT_WINDOW_CLOSED_MSB      3
#define SAND_HAL_MA_SI0_STATE_STATUS_TASM_SOT_WINDOW_CLOSED_LSB      3
#define SAND_HAL_MA_SI0_STATE_STATUS_TASM_SOT_WINDOW_CLOSED_TYPE     (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI0_STATE_STATUS_TASM_SOT_WINDOW_CLOSED_DEFAULT  0x00000000
#define SAND_HAL_MA_SI0_STATE_STATUS_TASM_SOT_WINDOW_OPEN_MASK       0x00000004
#define SAND_HAL_MA_SI0_STATE_STATUS_TASM_SOT_WINDOW_OPEN_SHIFT      2
#define SAND_HAL_MA_SI0_STATE_STATUS_TASM_SOT_WINDOW_OPEN_MSB        2
#define SAND_HAL_MA_SI0_STATE_STATUS_TASM_SOT_WINDOW_OPEN_LSB        2
#define SAND_HAL_MA_SI0_STATE_STATUS_TASM_SOT_WINDOW_OPEN_TYPE       (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI0_STATE_STATUS_TASM_SOT_WINDOW_OPEN_DEFAULT    0x00000000
#define SAND_HAL_MA_SI0_STATE_STATUS_TASM_SOT_EARLY_MASK             0x00000002
#define SAND_HAL_MA_SI0_STATE_STATUS_TASM_SOT_EARLY_SHIFT            1
#define SAND_HAL_MA_SI0_STATE_STATUS_TASM_SOT_EARLY_MSB              1
#define SAND_HAL_MA_SI0_STATE_STATUS_TASM_SOT_EARLY_LSB              1
#define SAND_HAL_MA_SI0_STATE_STATUS_TASM_SOT_EARLY_TYPE             (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI0_STATE_STATUS_TASM_SOT_EARLY_DEFAULT          0x00000000
#define SAND_HAL_MA_SI0_STATE_STATUS_TASM_SOT_MISSING_MASK           0x00000001
#define SAND_HAL_MA_SI0_STATE_STATUS_TASM_SOT_MISSING_SHIFT          0
#define SAND_HAL_MA_SI0_STATE_STATUS_TASM_SOT_MISSING_MSB            0
#define SAND_HAL_MA_SI0_STATE_STATUS_TASM_SOT_MISSING_LSB            0
#define SAND_HAL_MA_SI0_STATE_STATUS_TASM_SOT_MISSING_TYPE           (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI0_STATE_STATUS_TASM_SOT_MISSING_DEFAULT        0x00000000

/* field level defines for Device: MA  Register: si1_state_status */
#define SAND_HAL_MA_SI1_STATE_STATUS_MSM_OFF_MASK                    0x00004000
#define SAND_HAL_MA_SI1_STATE_STATUS_MSM_OFF_SHIFT                   14
#define SAND_HAL_MA_SI1_STATE_STATUS_MSM_OFF_MSB                     14
#define SAND_HAL_MA_SI1_STATE_STATUS_MSM_OFF_LSB                     14
#define SAND_HAL_MA_SI1_STATE_STATUS_MSM_OFF_TYPE                    (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI1_STATE_STATUS_MSM_OFF_DEFAULT                 0x00000001
#define SAND_HAL_MA_SI1_STATE_STATUS_MSM_RUN_BYTE_ALIGNMENT_MASK     0x00002000
#define SAND_HAL_MA_SI1_STATE_STATUS_MSM_RUN_BYTE_ALIGNMENT_SHIFT    13
#define SAND_HAL_MA_SI1_STATE_STATUS_MSM_RUN_BYTE_ALIGNMENT_MSB      13
#define SAND_HAL_MA_SI1_STATE_STATUS_MSM_RUN_BYTE_ALIGNMENT_LSB      13
#define SAND_HAL_MA_SI1_STATE_STATUS_MSM_RUN_BYTE_ALIGNMENT_TYPE     (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI1_STATE_STATUS_MSM_RUN_BYTE_ALIGNMENT_DEFAULT  0x00000000
#define SAND_HAL_MA_SI1_STATE_STATUS_MSM_RUN_TIME_ALIGN_MASK         0x00001000
#define SAND_HAL_MA_SI1_STATE_STATUS_MSM_RUN_TIME_ALIGN_SHIFT        12
#define SAND_HAL_MA_SI1_STATE_STATUS_MSM_RUN_TIME_ALIGN_MSB          12
#define SAND_HAL_MA_SI1_STATE_STATUS_MSM_RUN_TIME_ALIGN_LSB          12
#define SAND_HAL_MA_SI1_STATE_STATUS_MSM_RUN_TIME_ALIGN_TYPE         (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI1_STATE_STATUS_MSM_RUN_TIME_ALIGN_DEFAULT      0x00000000
#define SAND_HAL_MA_SI1_STATE_STATUS_BASM_POWER_DOWN_MASK            0x00000800
#define SAND_HAL_MA_SI1_STATE_STATUS_BASM_POWER_DOWN_SHIFT           11
#define SAND_HAL_MA_SI1_STATE_STATUS_BASM_POWER_DOWN_MSB             11
#define SAND_HAL_MA_SI1_STATE_STATUS_BASM_POWER_DOWN_LSB             11
#define SAND_HAL_MA_SI1_STATE_STATUS_BASM_POWER_DOWN_TYPE            (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI1_STATE_STATUS_BASM_POWER_DOWN_DEFAULT         0x00000001
#define SAND_HAL_MA_SI1_STATE_STATUS_BASM_POWER_UP_MASK              0x00000400
#define SAND_HAL_MA_SI1_STATE_STATUS_BASM_POWER_UP_SHIFT             10
#define SAND_HAL_MA_SI1_STATE_STATUS_BASM_POWER_UP_MSB               10
#define SAND_HAL_MA_SI1_STATE_STATUS_BASM_POWER_UP_LSB               10
#define SAND_HAL_MA_SI1_STATE_STATUS_BASM_POWER_UP_TYPE              (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI1_STATE_STATUS_BASM_POWER_UP_DEFAULT           0x00000000
#define SAND_HAL_MA_SI1_STATE_STATUS_BASM_LOCK_TO_RECEIVE_DATA_MASK  0x00000200
#define SAND_HAL_MA_SI1_STATE_STATUS_BASM_LOCK_TO_RECEIVE_DATA_SHIFT 9
#define SAND_HAL_MA_SI1_STATE_STATUS_BASM_LOCK_TO_RECEIVE_DATA_MSB   9
#define SAND_HAL_MA_SI1_STATE_STATUS_BASM_LOCK_TO_RECEIVE_DATA_LSB   9
#define SAND_HAL_MA_SI1_STATE_STATUS_BASM_LOCK_TO_RECEIVE_DATA_TYPE  (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI1_STATE_STATUS_BASM_LOCK_TO_RECEIVE_DATA_DEFAULT 0x00000000
#define SAND_HAL_MA_SI1_STATE_STATUS_BASM_TURN_ON_RBC_CLOCK_MASK     0x00000100
#define SAND_HAL_MA_SI1_STATE_STATUS_BASM_TURN_ON_RBC_CLOCK_SHIFT    8
#define SAND_HAL_MA_SI1_STATE_STATUS_BASM_TURN_ON_RBC_CLOCK_MSB      8
#define SAND_HAL_MA_SI1_STATE_STATUS_BASM_TURN_ON_RBC_CLOCK_LSB      8
#define SAND_HAL_MA_SI1_STATE_STATUS_BASM_TURN_ON_RBC_CLOCK_TYPE     (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI1_STATE_STATUS_BASM_TURN_ON_RBC_CLOCK_DEFAULT  0x00000000
#define SAND_HAL_MA_SI1_STATE_STATUS_BASM_BYTE_ALIGNED_MASK          0x00000080
#define SAND_HAL_MA_SI1_STATE_STATUS_BASM_BYTE_ALIGNED_SHIFT         7
#define SAND_HAL_MA_SI1_STATE_STATUS_BASM_BYTE_ALIGNED_MSB           7
#define SAND_HAL_MA_SI1_STATE_STATUS_BASM_BYTE_ALIGNED_LSB           7
#define SAND_HAL_MA_SI1_STATE_STATUS_BASM_BYTE_ALIGNED_TYPE          (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI1_STATE_STATUS_BASM_BYTE_ALIGNED_DEFAULT       0x00000000
#define SAND_HAL_MA_SI1_STATE_STATUS_TASM_IDLE_MASK                  0x00000040
#define SAND_HAL_MA_SI1_STATE_STATUS_TASM_IDLE_SHIFT                 6
#define SAND_HAL_MA_SI1_STATE_STATUS_TASM_IDLE_MSB                   6
#define SAND_HAL_MA_SI1_STATE_STATUS_TASM_IDLE_LSB                   6
#define SAND_HAL_MA_SI1_STATE_STATUS_TASM_IDLE_TYPE                  (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI1_STATE_STATUS_TASM_IDLE_DEFAULT               0x00000001
#define SAND_HAL_MA_SI1_STATE_STATUS_TASM_SOT_SEARCH_MASK            0x00000020
#define SAND_HAL_MA_SI1_STATE_STATUS_TASM_SOT_SEARCH_SHIFT           5
#define SAND_HAL_MA_SI1_STATE_STATUS_TASM_SOT_SEARCH_MSB             5
#define SAND_HAL_MA_SI1_STATE_STATUS_TASM_SOT_SEARCH_LSB             5
#define SAND_HAL_MA_SI1_STATE_STATUS_TASM_SOT_SEARCH_TYPE            (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI1_STATE_STATUS_TASM_SOT_SEARCH_DEFAULT         0x00000000
#define SAND_HAL_MA_SI1_STATE_STATUS_TASM_START_TS_COUNTER_MASK      0x00000010
#define SAND_HAL_MA_SI1_STATE_STATUS_TASM_START_TS_COUNTER_SHIFT     4
#define SAND_HAL_MA_SI1_STATE_STATUS_TASM_START_TS_COUNTER_MSB       4
#define SAND_HAL_MA_SI1_STATE_STATUS_TASM_START_TS_COUNTER_LSB       4
#define SAND_HAL_MA_SI1_STATE_STATUS_TASM_START_TS_COUNTER_TYPE      (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI1_STATE_STATUS_TASM_START_TS_COUNTER_DEFAULT   0x00000000
#define SAND_HAL_MA_SI1_STATE_STATUS_TASM_SOT_WINDOW_CLOSED_MASK     0x00000008
#define SAND_HAL_MA_SI1_STATE_STATUS_TASM_SOT_WINDOW_CLOSED_SHIFT    3
#define SAND_HAL_MA_SI1_STATE_STATUS_TASM_SOT_WINDOW_CLOSED_MSB      3
#define SAND_HAL_MA_SI1_STATE_STATUS_TASM_SOT_WINDOW_CLOSED_LSB      3
#define SAND_HAL_MA_SI1_STATE_STATUS_TASM_SOT_WINDOW_CLOSED_TYPE     (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI1_STATE_STATUS_TASM_SOT_WINDOW_CLOSED_DEFAULT  0x00000000
#define SAND_HAL_MA_SI1_STATE_STATUS_TASM_SOT_WINDOW_OPEN_MASK       0x00000004
#define SAND_HAL_MA_SI1_STATE_STATUS_TASM_SOT_WINDOW_OPEN_SHIFT      2
#define SAND_HAL_MA_SI1_STATE_STATUS_TASM_SOT_WINDOW_OPEN_MSB        2
#define SAND_HAL_MA_SI1_STATE_STATUS_TASM_SOT_WINDOW_OPEN_LSB        2
#define SAND_HAL_MA_SI1_STATE_STATUS_TASM_SOT_WINDOW_OPEN_TYPE       (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI1_STATE_STATUS_TASM_SOT_WINDOW_OPEN_DEFAULT    0x00000000
#define SAND_HAL_MA_SI1_STATE_STATUS_TASM_SOT_EARLY_MASK             0x00000002
#define SAND_HAL_MA_SI1_STATE_STATUS_TASM_SOT_EARLY_SHIFT            1
#define SAND_HAL_MA_SI1_STATE_STATUS_TASM_SOT_EARLY_MSB              1
#define SAND_HAL_MA_SI1_STATE_STATUS_TASM_SOT_EARLY_LSB              1
#define SAND_HAL_MA_SI1_STATE_STATUS_TASM_SOT_EARLY_TYPE             (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI1_STATE_STATUS_TASM_SOT_EARLY_DEFAULT          0x00000000
#define SAND_HAL_MA_SI1_STATE_STATUS_TASM_SOT_MISSING_MASK           0x00000001
#define SAND_HAL_MA_SI1_STATE_STATUS_TASM_SOT_MISSING_SHIFT          0
#define SAND_HAL_MA_SI1_STATE_STATUS_TASM_SOT_MISSING_MSB            0
#define SAND_HAL_MA_SI1_STATE_STATUS_TASM_SOT_MISSING_LSB            0
#define SAND_HAL_MA_SI1_STATE_STATUS_TASM_SOT_MISSING_TYPE           (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI1_STATE_STATUS_TASM_SOT_MISSING_DEFAULT        0x00000000

/* field level defines for Device: MA  Register: si2_state_status */
#define SAND_HAL_MA_SI2_STATE_STATUS_MSM_OFF_MASK                    0x00004000
#define SAND_HAL_MA_SI2_STATE_STATUS_MSM_OFF_SHIFT                   14
#define SAND_HAL_MA_SI2_STATE_STATUS_MSM_OFF_MSB                     14
#define SAND_HAL_MA_SI2_STATE_STATUS_MSM_OFF_LSB                     14
#define SAND_HAL_MA_SI2_STATE_STATUS_MSM_OFF_TYPE                    (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI2_STATE_STATUS_MSM_OFF_DEFAULT                 0x00000001
#define SAND_HAL_MA_SI2_STATE_STATUS_MSM_RUN_BYTE_ALIGNMENT_MASK     0x00002000
#define SAND_HAL_MA_SI2_STATE_STATUS_MSM_RUN_BYTE_ALIGNMENT_SHIFT    13
#define SAND_HAL_MA_SI2_STATE_STATUS_MSM_RUN_BYTE_ALIGNMENT_MSB      13
#define SAND_HAL_MA_SI2_STATE_STATUS_MSM_RUN_BYTE_ALIGNMENT_LSB      13
#define SAND_HAL_MA_SI2_STATE_STATUS_MSM_RUN_BYTE_ALIGNMENT_TYPE     (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI2_STATE_STATUS_MSM_RUN_BYTE_ALIGNMENT_DEFAULT  0x00000000
#define SAND_HAL_MA_SI2_STATE_STATUS_MSM_RUN_TIME_ALIGN_MASK         0x00001000
#define SAND_HAL_MA_SI2_STATE_STATUS_MSM_RUN_TIME_ALIGN_SHIFT        12
#define SAND_HAL_MA_SI2_STATE_STATUS_MSM_RUN_TIME_ALIGN_MSB          12
#define SAND_HAL_MA_SI2_STATE_STATUS_MSM_RUN_TIME_ALIGN_LSB          12
#define SAND_HAL_MA_SI2_STATE_STATUS_MSM_RUN_TIME_ALIGN_TYPE         (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI2_STATE_STATUS_MSM_RUN_TIME_ALIGN_DEFAULT      0x00000000
#define SAND_HAL_MA_SI2_STATE_STATUS_BASM_POWER_DOWN_MASK            0x00000800
#define SAND_HAL_MA_SI2_STATE_STATUS_BASM_POWER_DOWN_SHIFT           11
#define SAND_HAL_MA_SI2_STATE_STATUS_BASM_POWER_DOWN_MSB             11
#define SAND_HAL_MA_SI2_STATE_STATUS_BASM_POWER_DOWN_LSB             11
#define SAND_HAL_MA_SI2_STATE_STATUS_BASM_POWER_DOWN_TYPE            (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI2_STATE_STATUS_BASM_POWER_DOWN_DEFAULT         0x00000001
#define SAND_HAL_MA_SI2_STATE_STATUS_BASM_POWER_UP_MASK              0x00000400
#define SAND_HAL_MA_SI2_STATE_STATUS_BASM_POWER_UP_SHIFT             10
#define SAND_HAL_MA_SI2_STATE_STATUS_BASM_POWER_UP_MSB               10
#define SAND_HAL_MA_SI2_STATE_STATUS_BASM_POWER_UP_LSB               10
#define SAND_HAL_MA_SI2_STATE_STATUS_BASM_POWER_UP_TYPE              (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI2_STATE_STATUS_BASM_POWER_UP_DEFAULT           0x00000000
#define SAND_HAL_MA_SI2_STATE_STATUS_BASM_LOCK_TO_RECEIVE_DATA_MASK  0x00000200
#define SAND_HAL_MA_SI2_STATE_STATUS_BASM_LOCK_TO_RECEIVE_DATA_SHIFT 9
#define SAND_HAL_MA_SI2_STATE_STATUS_BASM_LOCK_TO_RECEIVE_DATA_MSB   9
#define SAND_HAL_MA_SI2_STATE_STATUS_BASM_LOCK_TO_RECEIVE_DATA_LSB   9
#define SAND_HAL_MA_SI2_STATE_STATUS_BASM_LOCK_TO_RECEIVE_DATA_TYPE  (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI2_STATE_STATUS_BASM_LOCK_TO_RECEIVE_DATA_DEFAULT 0x00000000
#define SAND_HAL_MA_SI2_STATE_STATUS_BASM_TURN_ON_RBC_CLOCK_MASK     0x00000100
#define SAND_HAL_MA_SI2_STATE_STATUS_BASM_TURN_ON_RBC_CLOCK_SHIFT    8
#define SAND_HAL_MA_SI2_STATE_STATUS_BASM_TURN_ON_RBC_CLOCK_MSB      8
#define SAND_HAL_MA_SI2_STATE_STATUS_BASM_TURN_ON_RBC_CLOCK_LSB      8
#define SAND_HAL_MA_SI2_STATE_STATUS_BASM_TURN_ON_RBC_CLOCK_TYPE     (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI2_STATE_STATUS_BASM_TURN_ON_RBC_CLOCK_DEFAULT  0x00000000
#define SAND_HAL_MA_SI2_STATE_STATUS_BASM_BYTE_ALIGNED_MASK          0x00000080
#define SAND_HAL_MA_SI2_STATE_STATUS_BASM_BYTE_ALIGNED_SHIFT         7
#define SAND_HAL_MA_SI2_STATE_STATUS_BASM_BYTE_ALIGNED_MSB           7
#define SAND_HAL_MA_SI2_STATE_STATUS_BASM_BYTE_ALIGNED_LSB           7
#define SAND_HAL_MA_SI2_STATE_STATUS_BASM_BYTE_ALIGNED_TYPE          (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI2_STATE_STATUS_BASM_BYTE_ALIGNED_DEFAULT       0x00000000
#define SAND_HAL_MA_SI2_STATE_STATUS_TASM_IDLE_MASK                  0x00000040
#define SAND_HAL_MA_SI2_STATE_STATUS_TASM_IDLE_SHIFT                 6
#define SAND_HAL_MA_SI2_STATE_STATUS_TASM_IDLE_MSB                   6
#define SAND_HAL_MA_SI2_STATE_STATUS_TASM_IDLE_LSB                   6
#define SAND_HAL_MA_SI2_STATE_STATUS_TASM_IDLE_TYPE                  (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI2_STATE_STATUS_TASM_IDLE_DEFAULT               0x00000001
#define SAND_HAL_MA_SI2_STATE_STATUS_TASM_SOT_SEARCH_MASK            0x00000020
#define SAND_HAL_MA_SI2_STATE_STATUS_TASM_SOT_SEARCH_SHIFT           5
#define SAND_HAL_MA_SI2_STATE_STATUS_TASM_SOT_SEARCH_MSB             5
#define SAND_HAL_MA_SI2_STATE_STATUS_TASM_SOT_SEARCH_LSB             5
#define SAND_HAL_MA_SI2_STATE_STATUS_TASM_SOT_SEARCH_TYPE            (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI2_STATE_STATUS_TASM_SOT_SEARCH_DEFAULT         0x00000000
#define SAND_HAL_MA_SI2_STATE_STATUS_TASM_START_TS_COUNTER_MASK      0x00000010
#define SAND_HAL_MA_SI2_STATE_STATUS_TASM_START_TS_COUNTER_SHIFT     4
#define SAND_HAL_MA_SI2_STATE_STATUS_TASM_START_TS_COUNTER_MSB       4
#define SAND_HAL_MA_SI2_STATE_STATUS_TASM_START_TS_COUNTER_LSB       4
#define SAND_HAL_MA_SI2_STATE_STATUS_TASM_START_TS_COUNTER_TYPE      (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI2_STATE_STATUS_TASM_START_TS_COUNTER_DEFAULT   0x00000000
#define SAND_HAL_MA_SI2_STATE_STATUS_TASM_SOT_WINDOW_CLOSED_MASK     0x00000008
#define SAND_HAL_MA_SI2_STATE_STATUS_TASM_SOT_WINDOW_CLOSED_SHIFT    3
#define SAND_HAL_MA_SI2_STATE_STATUS_TASM_SOT_WINDOW_CLOSED_MSB      3
#define SAND_HAL_MA_SI2_STATE_STATUS_TASM_SOT_WINDOW_CLOSED_LSB      3
#define SAND_HAL_MA_SI2_STATE_STATUS_TASM_SOT_WINDOW_CLOSED_TYPE     (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI2_STATE_STATUS_TASM_SOT_WINDOW_CLOSED_DEFAULT  0x00000000
#define SAND_HAL_MA_SI2_STATE_STATUS_TASM_SOT_WINDOW_OPEN_MASK       0x00000004
#define SAND_HAL_MA_SI2_STATE_STATUS_TASM_SOT_WINDOW_OPEN_SHIFT      2
#define SAND_HAL_MA_SI2_STATE_STATUS_TASM_SOT_WINDOW_OPEN_MSB        2
#define SAND_HAL_MA_SI2_STATE_STATUS_TASM_SOT_WINDOW_OPEN_LSB        2
#define SAND_HAL_MA_SI2_STATE_STATUS_TASM_SOT_WINDOW_OPEN_TYPE       (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI2_STATE_STATUS_TASM_SOT_WINDOW_OPEN_DEFAULT    0x00000000
#define SAND_HAL_MA_SI2_STATE_STATUS_TASM_SOT_EARLY_MASK             0x00000002
#define SAND_HAL_MA_SI2_STATE_STATUS_TASM_SOT_EARLY_SHIFT            1
#define SAND_HAL_MA_SI2_STATE_STATUS_TASM_SOT_EARLY_MSB              1
#define SAND_HAL_MA_SI2_STATE_STATUS_TASM_SOT_EARLY_LSB              1
#define SAND_HAL_MA_SI2_STATE_STATUS_TASM_SOT_EARLY_TYPE             (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI2_STATE_STATUS_TASM_SOT_EARLY_DEFAULT          0x00000000
#define SAND_HAL_MA_SI2_STATE_STATUS_TASM_SOT_MISSING_MASK           0x00000001
#define SAND_HAL_MA_SI2_STATE_STATUS_TASM_SOT_MISSING_SHIFT          0
#define SAND_HAL_MA_SI2_STATE_STATUS_TASM_SOT_MISSING_MSB            0
#define SAND_HAL_MA_SI2_STATE_STATUS_TASM_SOT_MISSING_LSB            0
#define SAND_HAL_MA_SI2_STATE_STATUS_TASM_SOT_MISSING_TYPE           (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI2_STATE_STATUS_TASM_SOT_MISSING_DEFAULT        0x00000000

/* field level defines for Device: MA  Register: si3_state_status */
#define SAND_HAL_MA_SI3_STATE_STATUS_MSM_OFF_MASK                    0x00004000
#define SAND_HAL_MA_SI3_STATE_STATUS_MSM_OFF_SHIFT                   14
#define SAND_HAL_MA_SI3_STATE_STATUS_MSM_OFF_MSB                     14
#define SAND_HAL_MA_SI3_STATE_STATUS_MSM_OFF_LSB                     14
#define SAND_HAL_MA_SI3_STATE_STATUS_MSM_OFF_TYPE                    (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI3_STATE_STATUS_MSM_OFF_DEFAULT                 0x00000001
#define SAND_HAL_MA_SI3_STATE_STATUS_MSM_RUN_BYTE_ALIGNMENT_MASK     0x00002000
#define SAND_HAL_MA_SI3_STATE_STATUS_MSM_RUN_BYTE_ALIGNMENT_SHIFT    13
#define SAND_HAL_MA_SI3_STATE_STATUS_MSM_RUN_BYTE_ALIGNMENT_MSB      13
#define SAND_HAL_MA_SI3_STATE_STATUS_MSM_RUN_BYTE_ALIGNMENT_LSB      13
#define SAND_HAL_MA_SI3_STATE_STATUS_MSM_RUN_BYTE_ALIGNMENT_TYPE     (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI3_STATE_STATUS_MSM_RUN_BYTE_ALIGNMENT_DEFAULT  0x00000000
#define SAND_HAL_MA_SI3_STATE_STATUS_MSM_RUN_TIME_ALIGN_MASK         0x00001000
#define SAND_HAL_MA_SI3_STATE_STATUS_MSM_RUN_TIME_ALIGN_SHIFT        12
#define SAND_HAL_MA_SI3_STATE_STATUS_MSM_RUN_TIME_ALIGN_MSB          12
#define SAND_HAL_MA_SI3_STATE_STATUS_MSM_RUN_TIME_ALIGN_LSB          12
#define SAND_HAL_MA_SI3_STATE_STATUS_MSM_RUN_TIME_ALIGN_TYPE         (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI3_STATE_STATUS_MSM_RUN_TIME_ALIGN_DEFAULT      0x00000000
#define SAND_HAL_MA_SI3_STATE_STATUS_BASM_POWER_DOWN_MASK            0x00000800
#define SAND_HAL_MA_SI3_STATE_STATUS_BASM_POWER_DOWN_SHIFT           11
#define SAND_HAL_MA_SI3_STATE_STATUS_BASM_POWER_DOWN_MSB             11
#define SAND_HAL_MA_SI3_STATE_STATUS_BASM_POWER_DOWN_LSB             11
#define SAND_HAL_MA_SI3_STATE_STATUS_BASM_POWER_DOWN_TYPE            (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI3_STATE_STATUS_BASM_POWER_DOWN_DEFAULT         0x00000001
#define SAND_HAL_MA_SI3_STATE_STATUS_BASM_POWER_UP_MASK              0x00000400
#define SAND_HAL_MA_SI3_STATE_STATUS_BASM_POWER_UP_SHIFT             10
#define SAND_HAL_MA_SI3_STATE_STATUS_BASM_POWER_UP_MSB               10
#define SAND_HAL_MA_SI3_STATE_STATUS_BASM_POWER_UP_LSB               10
#define SAND_HAL_MA_SI3_STATE_STATUS_BASM_POWER_UP_TYPE              (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI3_STATE_STATUS_BASM_POWER_UP_DEFAULT           0x00000000
#define SAND_HAL_MA_SI3_STATE_STATUS_BASM_LOCK_TO_RECEIVE_DATA_MASK  0x00000200
#define SAND_HAL_MA_SI3_STATE_STATUS_BASM_LOCK_TO_RECEIVE_DATA_SHIFT 9
#define SAND_HAL_MA_SI3_STATE_STATUS_BASM_LOCK_TO_RECEIVE_DATA_MSB   9
#define SAND_HAL_MA_SI3_STATE_STATUS_BASM_LOCK_TO_RECEIVE_DATA_LSB   9
#define SAND_HAL_MA_SI3_STATE_STATUS_BASM_LOCK_TO_RECEIVE_DATA_TYPE  (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI3_STATE_STATUS_BASM_LOCK_TO_RECEIVE_DATA_DEFAULT 0x00000000
#define SAND_HAL_MA_SI3_STATE_STATUS_BASM_TURN_ON_RBC_CLOCK_MASK     0x00000100
#define SAND_HAL_MA_SI3_STATE_STATUS_BASM_TURN_ON_RBC_CLOCK_SHIFT    8
#define SAND_HAL_MA_SI3_STATE_STATUS_BASM_TURN_ON_RBC_CLOCK_MSB      8
#define SAND_HAL_MA_SI3_STATE_STATUS_BASM_TURN_ON_RBC_CLOCK_LSB      8
#define SAND_HAL_MA_SI3_STATE_STATUS_BASM_TURN_ON_RBC_CLOCK_TYPE     (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI3_STATE_STATUS_BASM_TURN_ON_RBC_CLOCK_DEFAULT  0x00000000
#define SAND_HAL_MA_SI3_STATE_STATUS_BASM_BYTE_ALIGNED_MASK          0x00000080
#define SAND_HAL_MA_SI3_STATE_STATUS_BASM_BYTE_ALIGNED_SHIFT         7
#define SAND_HAL_MA_SI3_STATE_STATUS_BASM_BYTE_ALIGNED_MSB           7
#define SAND_HAL_MA_SI3_STATE_STATUS_BASM_BYTE_ALIGNED_LSB           7
#define SAND_HAL_MA_SI3_STATE_STATUS_BASM_BYTE_ALIGNED_TYPE          (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI3_STATE_STATUS_BASM_BYTE_ALIGNED_DEFAULT       0x00000000
#define SAND_HAL_MA_SI3_STATE_STATUS_TASM_IDLE_MASK                  0x00000040
#define SAND_HAL_MA_SI3_STATE_STATUS_TASM_IDLE_SHIFT                 6
#define SAND_HAL_MA_SI3_STATE_STATUS_TASM_IDLE_MSB                   6
#define SAND_HAL_MA_SI3_STATE_STATUS_TASM_IDLE_LSB                   6
#define SAND_HAL_MA_SI3_STATE_STATUS_TASM_IDLE_TYPE                  (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI3_STATE_STATUS_TASM_IDLE_DEFAULT               0x00000001
#define SAND_HAL_MA_SI3_STATE_STATUS_TASM_SOT_SEARCH_MASK            0x00000020
#define SAND_HAL_MA_SI3_STATE_STATUS_TASM_SOT_SEARCH_SHIFT           5
#define SAND_HAL_MA_SI3_STATE_STATUS_TASM_SOT_SEARCH_MSB             5
#define SAND_HAL_MA_SI3_STATE_STATUS_TASM_SOT_SEARCH_LSB             5
#define SAND_HAL_MA_SI3_STATE_STATUS_TASM_SOT_SEARCH_TYPE            (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI3_STATE_STATUS_TASM_SOT_SEARCH_DEFAULT         0x00000000
#define SAND_HAL_MA_SI3_STATE_STATUS_TASM_START_TS_COUNTER_MASK      0x00000010
#define SAND_HAL_MA_SI3_STATE_STATUS_TASM_START_TS_COUNTER_SHIFT     4
#define SAND_HAL_MA_SI3_STATE_STATUS_TASM_START_TS_COUNTER_MSB       4
#define SAND_HAL_MA_SI3_STATE_STATUS_TASM_START_TS_COUNTER_LSB       4
#define SAND_HAL_MA_SI3_STATE_STATUS_TASM_START_TS_COUNTER_TYPE      (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI3_STATE_STATUS_TASM_START_TS_COUNTER_DEFAULT   0x00000000
#define SAND_HAL_MA_SI3_STATE_STATUS_TASM_SOT_WINDOW_CLOSED_MASK     0x00000008
#define SAND_HAL_MA_SI3_STATE_STATUS_TASM_SOT_WINDOW_CLOSED_SHIFT    3
#define SAND_HAL_MA_SI3_STATE_STATUS_TASM_SOT_WINDOW_CLOSED_MSB      3
#define SAND_HAL_MA_SI3_STATE_STATUS_TASM_SOT_WINDOW_CLOSED_LSB      3
#define SAND_HAL_MA_SI3_STATE_STATUS_TASM_SOT_WINDOW_CLOSED_TYPE     (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI3_STATE_STATUS_TASM_SOT_WINDOW_CLOSED_DEFAULT  0x00000000
#define SAND_HAL_MA_SI3_STATE_STATUS_TASM_SOT_WINDOW_OPEN_MASK       0x00000004
#define SAND_HAL_MA_SI3_STATE_STATUS_TASM_SOT_WINDOW_OPEN_SHIFT      2
#define SAND_HAL_MA_SI3_STATE_STATUS_TASM_SOT_WINDOW_OPEN_MSB        2
#define SAND_HAL_MA_SI3_STATE_STATUS_TASM_SOT_WINDOW_OPEN_LSB        2
#define SAND_HAL_MA_SI3_STATE_STATUS_TASM_SOT_WINDOW_OPEN_TYPE       (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI3_STATE_STATUS_TASM_SOT_WINDOW_OPEN_DEFAULT    0x00000000
#define SAND_HAL_MA_SI3_STATE_STATUS_TASM_SOT_EARLY_MASK             0x00000002
#define SAND_HAL_MA_SI3_STATE_STATUS_TASM_SOT_EARLY_SHIFT            1
#define SAND_HAL_MA_SI3_STATE_STATUS_TASM_SOT_EARLY_MSB              1
#define SAND_HAL_MA_SI3_STATE_STATUS_TASM_SOT_EARLY_LSB              1
#define SAND_HAL_MA_SI3_STATE_STATUS_TASM_SOT_EARLY_TYPE             (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI3_STATE_STATUS_TASM_SOT_EARLY_DEFAULT          0x00000000
#define SAND_HAL_MA_SI3_STATE_STATUS_TASM_SOT_MISSING_MASK           0x00000001
#define SAND_HAL_MA_SI3_STATE_STATUS_TASM_SOT_MISSING_SHIFT          0
#define SAND_HAL_MA_SI3_STATE_STATUS_TASM_SOT_MISSING_MSB            0
#define SAND_HAL_MA_SI3_STATE_STATUS_TASM_SOT_MISSING_LSB            0
#define SAND_HAL_MA_SI3_STATE_STATUS_TASM_SOT_MISSING_TYPE           (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI3_STATE_STATUS_TASM_SOT_MISSING_DEFAULT        0x00000000

/* field level defines for Device: MA  Register: si4_state_status */
#define SAND_HAL_MA_SI4_STATE_STATUS_MSM_OFF_MASK                    0x00004000
#define SAND_HAL_MA_SI4_STATE_STATUS_MSM_OFF_SHIFT                   14
#define SAND_HAL_MA_SI4_STATE_STATUS_MSM_OFF_MSB                     14
#define SAND_HAL_MA_SI4_STATE_STATUS_MSM_OFF_LSB                     14
#define SAND_HAL_MA_SI4_STATE_STATUS_MSM_OFF_TYPE                    (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI4_STATE_STATUS_MSM_OFF_DEFAULT                 0x00000001
#define SAND_HAL_MA_SI4_STATE_STATUS_MSM_RUN_BYTE_ALIGNMENT_MASK     0x00002000
#define SAND_HAL_MA_SI4_STATE_STATUS_MSM_RUN_BYTE_ALIGNMENT_SHIFT    13
#define SAND_HAL_MA_SI4_STATE_STATUS_MSM_RUN_BYTE_ALIGNMENT_MSB      13
#define SAND_HAL_MA_SI4_STATE_STATUS_MSM_RUN_BYTE_ALIGNMENT_LSB      13
#define SAND_HAL_MA_SI4_STATE_STATUS_MSM_RUN_BYTE_ALIGNMENT_TYPE     (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI4_STATE_STATUS_MSM_RUN_BYTE_ALIGNMENT_DEFAULT  0x00000000
#define SAND_HAL_MA_SI4_STATE_STATUS_MSM_RUN_TIME_ALIGN_MASK         0x00001000
#define SAND_HAL_MA_SI4_STATE_STATUS_MSM_RUN_TIME_ALIGN_SHIFT        12
#define SAND_HAL_MA_SI4_STATE_STATUS_MSM_RUN_TIME_ALIGN_MSB          12
#define SAND_HAL_MA_SI4_STATE_STATUS_MSM_RUN_TIME_ALIGN_LSB          12
#define SAND_HAL_MA_SI4_STATE_STATUS_MSM_RUN_TIME_ALIGN_TYPE         (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI4_STATE_STATUS_MSM_RUN_TIME_ALIGN_DEFAULT      0x00000000
#define SAND_HAL_MA_SI4_STATE_STATUS_BASM_POWER_DOWN_MASK            0x00000800
#define SAND_HAL_MA_SI4_STATE_STATUS_BASM_POWER_DOWN_SHIFT           11
#define SAND_HAL_MA_SI4_STATE_STATUS_BASM_POWER_DOWN_MSB             11
#define SAND_HAL_MA_SI4_STATE_STATUS_BASM_POWER_DOWN_LSB             11
#define SAND_HAL_MA_SI4_STATE_STATUS_BASM_POWER_DOWN_TYPE            (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI4_STATE_STATUS_BASM_POWER_DOWN_DEFAULT         0x00000001
#define SAND_HAL_MA_SI4_STATE_STATUS_BASM_POWER_UP_MASK              0x00000400
#define SAND_HAL_MA_SI4_STATE_STATUS_BASM_POWER_UP_SHIFT             10
#define SAND_HAL_MA_SI4_STATE_STATUS_BASM_POWER_UP_MSB               10
#define SAND_HAL_MA_SI4_STATE_STATUS_BASM_POWER_UP_LSB               10
#define SAND_HAL_MA_SI4_STATE_STATUS_BASM_POWER_UP_TYPE              (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI4_STATE_STATUS_BASM_POWER_UP_DEFAULT           0x00000000
#define SAND_HAL_MA_SI4_STATE_STATUS_BASM_LOCK_TO_RECEIVE_DATA_MASK  0x00000200
#define SAND_HAL_MA_SI4_STATE_STATUS_BASM_LOCK_TO_RECEIVE_DATA_SHIFT 9
#define SAND_HAL_MA_SI4_STATE_STATUS_BASM_LOCK_TO_RECEIVE_DATA_MSB   9
#define SAND_HAL_MA_SI4_STATE_STATUS_BASM_LOCK_TO_RECEIVE_DATA_LSB   9
#define SAND_HAL_MA_SI4_STATE_STATUS_BASM_LOCK_TO_RECEIVE_DATA_TYPE  (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI4_STATE_STATUS_BASM_LOCK_TO_RECEIVE_DATA_DEFAULT 0x00000000
#define SAND_HAL_MA_SI4_STATE_STATUS_BASM_TURN_ON_RBC_CLOCK_MASK     0x00000100
#define SAND_HAL_MA_SI4_STATE_STATUS_BASM_TURN_ON_RBC_CLOCK_SHIFT    8
#define SAND_HAL_MA_SI4_STATE_STATUS_BASM_TURN_ON_RBC_CLOCK_MSB      8
#define SAND_HAL_MA_SI4_STATE_STATUS_BASM_TURN_ON_RBC_CLOCK_LSB      8
#define SAND_HAL_MA_SI4_STATE_STATUS_BASM_TURN_ON_RBC_CLOCK_TYPE     (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI4_STATE_STATUS_BASM_TURN_ON_RBC_CLOCK_DEFAULT  0x00000000
#define SAND_HAL_MA_SI4_STATE_STATUS_BASM_BYTE_ALIGNED_MASK          0x00000080
#define SAND_HAL_MA_SI4_STATE_STATUS_BASM_BYTE_ALIGNED_SHIFT         7
#define SAND_HAL_MA_SI4_STATE_STATUS_BASM_BYTE_ALIGNED_MSB           7
#define SAND_HAL_MA_SI4_STATE_STATUS_BASM_BYTE_ALIGNED_LSB           7
#define SAND_HAL_MA_SI4_STATE_STATUS_BASM_BYTE_ALIGNED_TYPE          (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI4_STATE_STATUS_BASM_BYTE_ALIGNED_DEFAULT       0x00000000
#define SAND_HAL_MA_SI4_STATE_STATUS_TASM_IDLE_MASK                  0x00000040
#define SAND_HAL_MA_SI4_STATE_STATUS_TASM_IDLE_SHIFT                 6
#define SAND_HAL_MA_SI4_STATE_STATUS_TASM_IDLE_MSB                   6
#define SAND_HAL_MA_SI4_STATE_STATUS_TASM_IDLE_LSB                   6
#define SAND_HAL_MA_SI4_STATE_STATUS_TASM_IDLE_TYPE                  (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI4_STATE_STATUS_TASM_IDLE_DEFAULT               0x00000001
#define SAND_HAL_MA_SI4_STATE_STATUS_TASM_SOT_SEARCH_MASK            0x00000020
#define SAND_HAL_MA_SI4_STATE_STATUS_TASM_SOT_SEARCH_SHIFT           5
#define SAND_HAL_MA_SI4_STATE_STATUS_TASM_SOT_SEARCH_MSB             5
#define SAND_HAL_MA_SI4_STATE_STATUS_TASM_SOT_SEARCH_LSB             5
#define SAND_HAL_MA_SI4_STATE_STATUS_TASM_SOT_SEARCH_TYPE            (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI4_STATE_STATUS_TASM_SOT_SEARCH_DEFAULT         0x00000000
#define SAND_HAL_MA_SI4_STATE_STATUS_TASM_START_TS_COUNTER_MASK      0x00000010
#define SAND_HAL_MA_SI4_STATE_STATUS_TASM_START_TS_COUNTER_SHIFT     4
#define SAND_HAL_MA_SI4_STATE_STATUS_TASM_START_TS_COUNTER_MSB       4
#define SAND_HAL_MA_SI4_STATE_STATUS_TASM_START_TS_COUNTER_LSB       4
#define SAND_HAL_MA_SI4_STATE_STATUS_TASM_START_TS_COUNTER_TYPE      (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI4_STATE_STATUS_TASM_START_TS_COUNTER_DEFAULT   0x00000000
#define SAND_HAL_MA_SI4_STATE_STATUS_TASM_SOT_WINDOW_CLOSED_MASK     0x00000008
#define SAND_HAL_MA_SI4_STATE_STATUS_TASM_SOT_WINDOW_CLOSED_SHIFT    3
#define SAND_HAL_MA_SI4_STATE_STATUS_TASM_SOT_WINDOW_CLOSED_MSB      3
#define SAND_HAL_MA_SI4_STATE_STATUS_TASM_SOT_WINDOW_CLOSED_LSB      3
#define SAND_HAL_MA_SI4_STATE_STATUS_TASM_SOT_WINDOW_CLOSED_TYPE     (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI4_STATE_STATUS_TASM_SOT_WINDOW_CLOSED_DEFAULT  0x00000000
#define SAND_HAL_MA_SI4_STATE_STATUS_TASM_SOT_WINDOW_OPEN_MASK       0x00000004
#define SAND_HAL_MA_SI4_STATE_STATUS_TASM_SOT_WINDOW_OPEN_SHIFT      2
#define SAND_HAL_MA_SI4_STATE_STATUS_TASM_SOT_WINDOW_OPEN_MSB        2
#define SAND_HAL_MA_SI4_STATE_STATUS_TASM_SOT_WINDOW_OPEN_LSB        2
#define SAND_HAL_MA_SI4_STATE_STATUS_TASM_SOT_WINDOW_OPEN_TYPE       (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI4_STATE_STATUS_TASM_SOT_WINDOW_OPEN_DEFAULT    0x00000000
#define SAND_HAL_MA_SI4_STATE_STATUS_TASM_SOT_EARLY_MASK             0x00000002
#define SAND_HAL_MA_SI4_STATE_STATUS_TASM_SOT_EARLY_SHIFT            1
#define SAND_HAL_MA_SI4_STATE_STATUS_TASM_SOT_EARLY_MSB              1
#define SAND_HAL_MA_SI4_STATE_STATUS_TASM_SOT_EARLY_LSB              1
#define SAND_HAL_MA_SI4_STATE_STATUS_TASM_SOT_EARLY_TYPE             (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI4_STATE_STATUS_TASM_SOT_EARLY_DEFAULT          0x00000000
#define SAND_HAL_MA_SI4_STATE_STATUS_TASM_SOT_MISSING_MASK           0x00000001
#define SAND_HAL_MA_SI4_STATE_STATUS_TASM_SOT_MISSING_SHIFT          0
#define SAND_HAL_MA_SI4_STATE_STATUS_TASM_SOT_MISSING_MSB            0
#define SAND_HAL_MA_SI4_STATE_STATUS_TASM_SOT_MISSING_LSB            0
#define SAND_HAL_MA_SI4_STATE_STATUS_TASM_SOT_MISSING_TYPE           (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI4_STATE_STATUS_TASM_SOT_MISSING_DEFAULT        0x00000000

/* field level defines for Device: MA  Register: si5_state_status */
#define SAND_HAL_MA_SI5_STATE_STATUS_MSM_OFF_MASK                    0x00004000
#define SAND_HAL_MA_SI5_STATE_STATUS_MSM_OFF_SHIFT                   14
#define SAND_HAL_MA_SI5_STATE_STATUS_MSM_OFF_MSB                     14
#define SAND_HAL_MA_SI5_STATE_STATUS_MSM_OFF_LSB                     14
#define SAND_HAL_MA_SI5_STATE_STATUS_MSM_OFF_TYPE                    (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI5_STATE_STATUS_MSM_OFF_DEFAULT                 0x00000001
#define SAND_HAL_MA_SI5_STATE_STATUS_MSM_RUN_BYTE_ALIGNMENT_MASK     0x00002000
#define SAND_HAL_MA_SI5_STATE_STATUS_MSM_RUN_BYTE_ALIGNMENT_SHIFT    13
#define SAND_HAL_MA_SI5_STATE_STATUS_MSM_RUN_BYTE_ALIGNMENT_MSB      13
#define SAND_HAL_MA_SI5_STATE_STATUS_MSM_RUN_BYTE_ALIGNMENT_LSB      13
#define SAND_HAL_MA_SI5_STATE_STATUS_MSM_RUN_BYTE_ALIGNMENT_TYPE     (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI5_STATE_STATUS_MSM_RUN_BYTE_ALIGNMENT_DEFAULT  0x00000000
#define SAND_HAL_MA_SI5_STATE_STATUS_MSM_RUN_TIME_ALIGN_MASK         0x00001000
#define SAND_HAL_MA_SI5_STATE_STATUS_MSM_RUN_TIME_ALIGN_SHIFT        12
#define SAND_HAL_MA_SI5_STATE_STATUS_MSM_RUN_TIME_ALIGN_MSB          12
#define SAND_HAL_MA_SI5_STATE_STATUS_MSM_RUN_TIME_ALIGN_LSB          12
#define SAND_HAL_MA_SI5_STATE_STATUS_MSM_RUN_TIME_ALIGN_TYPE         (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI5_STATE_STATUS_MSM_RUN_TIME_ALIGN_DEFAULT      0x00000000
#define SAND_HAL_MA_SI5_STATE_STATUS_BASM_POWER_DOWN_MASK            0x00000800
#define SAND_HAL_MA_SI5_STATE_STATUS_BASM_POWER_DOWN_SHIFT           11
#define SAND_HAL_MA_SI5_STATE_STATUS_BASM_POWER_DOWN_MSB             11
#define SAND_HAL_MA_SI5_STATE_STATUS_BASM_POWER_DOWN_LSB             11
#define SAND_HAL_MA_SI5_STATE_STATUS_BASM_POWER_DOWN_TYPE            (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI5_STATE_STATUS_BASM_POWER_DOWN_DEFAULT         0x00000001
#define SAND_HAL_MA_SI5_STATE_STATUS_BASM_POWER_UP_MASK              0x00000400
#define SAND_HAL_MA_SI5_STATE_STATUS_BASM_POWER_UP_SHIFT             10
#define SAND_HAL_MA_SI5_STATE_STATUS_BASM_POWER_UP_MSB               10
#define SAND_HAL_MA_SI5_STATE_STATUS_BASM_POWER_UP_LSB               10
#define SAND_HAL_MA_SI5_STATE_STATUS_BASM_POWER_UP_TYPE              (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI5_STATE_STATUS_BASM_POWER_UP_DEFAULT           0x00000000
#define SAND_HAL_MA_SI5_STATE_STATUS_BASM_LOCK_TO_RECEIVE_DATA_MASK  0x00000200
#define SAND_HAL_MA_SI5_STATE_STATUS_BASM_LOCK_TO_RECEIVE_DATA_SHIFT 9
#define SAND_HAL_MA_SI5_STATE_STATUS_BASM_LOCK_TO_RECEIVE_DATA_MSB   9
#define SAND_HAL_MA_SI5_STATE_STATUS_BASM_LOCK_TO_RECEIVE_DATA_LSB   9
#define SAND_HAL_MA_SI5_STATE_STATUS_BASM_LOCK_TO_RECEIVE_DATA_TYPE  (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI5_STATE_STATUS_BASM_LOCK_TO_RECEIVE_DATA_DEFAULT 0x00000000
#define SAND_HAL_MA_SI5_STATE_STATUS_BASM_TURN_ON_RBC_CLOCK_MASK     0x00000100
#define SAND_HAL_MA_SI5_STATE_STATUS_BASM_TURN_ON_RBC_CLOCK_SHIFT    8
#define SAND_HAL_MA_SI5_STATE_STATUS_BASM_TURN_ON_RBC_CLOCK_MSB      8
#define SAND_HAL_MA_SI5_STATE_STATUS_BASM_TURN_ON_RBC_CLOCK_LSB      8
#define SAND_HAL_MA_SI5_STATE_STATUS_BASM_TURN_ON_RBC_CLOCK_TYPE     (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI5_STATE_STATUS_BASM_TURN_ON_RBC_CLOCK_DEFAULT  0x00000000
#define SAND_HAL_MA_SI5_STATE_STATUS_BASM_BYTE_ALIGNED_MASK          0x00000080
#define SAND_HAL_MA_SI5_STATE_STATUS_BASM_BYTE_ALIGNED_SHIFT         7
#define SAND_HAL_MA_SI5_STATE_STATUS_BASM_BYTE_ALIGNED_MSB           7
#define SAND_HAL_MA_SI5_STATE_STATUS_BASM_BYTE_ALIGNED_LSB           7
#define SAND_HAL_MA_SI5_STATE_STATUS_BASM_BYTE_ALIGNED_TYPE          (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI5_STATE_STATUS_BASM_BYTE_ALIGNED_DEFAULT       0x00000000
#define SAND_HAL_MA_SI5_STATE_STATUS_TASM_IDLE_MASK                  0x00000040
#define SAND_HAL_MA_SI5_STATE_STATUS_TASM_IDLE_SHIFT                 6
#define SAND_HAL_MA_SI5_STATE_STATUS_TASM_IDLE_MSB                   6
#define SAND_HAL_MA_SI5_STATE_STATUS_TASM_IDLE_LSB                   6
#define SAND_HAL_MA_SI5_STATE_STATUS_TASM_IDLE_TYPE                  (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI5_STATE_STATUS_TASM_IDLE_DEFAULT               0x00000001
#define SAND_HAL_MA_SI5_STATE_STATUS_TASM_SOT_SEARCH_MASK            0x00000020
#define SAND_HAL_MA_SI5_STATE_STATUS_TASM_SOT_SEARCH_SHIFT           5
#define SAND_HAL_MA_SI5_STATE_STATUS_TASM_SOT_SEARCH_MSB             5
#define SAND_HAL_MA_SI5_STATE_STATUS_TASM_SOT_SEARCH_LSB             5
#define SAND_HAL_MA_SI5_STATE_STATUS_TASM_SOT_SEARCH_TYPE            (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI5_STATE_STATUS_TASM_SOT_SEARCH_DEFAULT         0x00000000
#define SAND_HAL_MA_SI5_STATE_STATUS_TASM_START_TS_COUNTER_MASK      0x00000010
#define SAND_HAL_MA_SI5_STATE_STATUS_TASM_START_TS_COUNTER_SHIFT     4
#define SAND_HAL_MA_SI5_STATE_STATUS_TASM_START_TS_COUNTER_MSB       4
#define SAND_HAL_MA_SI5_STATE_STATUS_TASM_START_TS_COUNTER_LSB       4
#define SAND_HAL_MA_SI5_STATE_STATUS_TASM_START_TS_COUNTER_TYPE      (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI5_STATE_STATUS_TASM_START_TS_COUNTER_DEFAULT   0x00000000
#define SAND_HAL_MA_SI5_STATE_STATUS_TASM_SOT_WINDOW_CLOSED_MASK     0x00000008
#define SAND_HAL_MA_SI5_STATE_STATUS_TASM_SOT_WINDOW_CLOSED_SHIFT    3
#define SAND_HAL_MA_SI5_STATE_STATUS_TASM_SOT_WINDOW_CLOSED_MSB      3
#define SAND_HAL_MA_SI5_STATE_STATUS_TASM_SOT_WINDOW_CLOSED_LSB      3
#define SAND_HAL_MA_SI5_STATE_STATUS_TASM_SOT_WINDOW_CLOSED_TYPE     (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI5_STATE_STATUS_TASM_SOT_WINDOW_CLOSED_DEFAULT  0x00000000
#define SAND_HAL_MA_SI5_STATE_STATUS_TASM_SOT_WINDOW_OPEN_MASK       0x00000004
#define SAND_HAL_MA_SI5_STATE_STATUS_TASM_SOT_WINDOW_OPEN_SHIFT      2
#define SAND_HAL_MA_SI5_STATE_STATUS_TASM_SOT_WINDOW_OPEN_MSB        2
#define SAND_HAL_MA_SI5_STATE_STATUS_TASM_SOT_WINDOW_OPEN_LSB        2
#define SAND_HAL_MA_SI5_STATE_STATUS_TASM_SOT_WINDOW_OPEN_TYPE       (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI5_STATE_STATUS_TASM_SOT_WINDOW_OPEN_DEFAULT    0x00000000
#define SAND_HAL_MA_SI5_STATE_STATUS_TASM_SOT_EARLY_MASK             0x00000002
#define SAND_HAL_MA_SI5_STATE_STATUS_TASM_SOT_EARLY_SHIFT            1
#define SAND_HAL_MA_SI5_STATE_STATUS_TASM_SOT_EARLY_MSB              1
#define SAND_HAL_MA_SI5_STATE_STATUS_TASM_SOT_EARLY_LSB              1
#define SAND_HAL_MA_SI5_STATE_STATUS_TASM_SOT_EARLY_TYPE             (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI5_STATE_STATUS_TASM_SOT_EARLY_DEFAULT          0x00000000
#define SAND_HAL_MA_SI5_STATE_STATUS_TASM_SOT_MISSING_MASK           0x00000001
#define SAND_HAL_MA_SI5_STATE_STATUS_TASM_SOT_MISSING_SHIFT          0
#define SAND_HAL_MA_SI5_STATE_STATUS_TASM_SOT_MISSING_MSB            0
#define SAND_HAL_MA_SI5_STATE_STATUS_TASM_SOT_MISSING_LSB            0
#define SAND_HAL_MA_SI5_STATE_STATUS_TASM_SOT_MISSING_TYPE           (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI5_STATE_STATUS_TASM_SOT_MISSING_DEFAULT        0x00000000

/* field level defines for Device: MA  Register: si6_state_status */
#define SAND_HAL_MA_SI6_STATE_STATUS_MSM_OFF_MASK                    0x00004000
#define SAND_HAL_MA_SI6_STATE_STATUS_MSM_OFF_SHIFT                   14
#define SAND_HAL_MA_SI6_STATE_STATUS_MSM_OFF_MSB                     14
#define SAND_HAL_MA_SI6_STATE_STATUS_MSM_OFF_LSB                     14
#define SAND_HAL_MA_SI6_STATE_STATUS_MSM_OFF_TYPE                    (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI6_STATE_STATUS_MSM_OFF_DEFAULT                 0x00000001
#define SAND_HAL_MA_SI6_STATE_STATUS_MSM_RUN_BYTE_ALIGNMENT_MASK     0x00002000
#define SAND_HAL_MA_SI6_STATE_STATUS_MSM_RUN_BYTE_ALIGNMENT_SHIFT    13
#define SAND_HAL_MA_SI6_STATE_STATUS_MSM_RUN_BYTE_ALIGNMENT_MSB      13
#define SAND_HAL_MA_SI6_STATE_STATUS_MSM_RUN_BYTE_ALIGNMENT_LSB      13
#define SAND_HAL_MA_SI6_STATE_STATUS_MSM_RUN_BYTE_ALIGNMENT_TYPE     (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI6_STATE_STATUS_MSM_RUN_BYTE_ALIGNMENT_DEFAULT  0x00000000
#define SAND_HAL_MA_SI6_STATE_STATUS_MSM_RUN_TIME_ALIGN_MASK         0x00001000
#define SAND_HAL_MA_SI6_STATE_STATUS_MSM_RUN_TIME_ALIGN_SHIFT        12
#define SAND_HAL_MA_SI6_STATE_STATUS_MSM_RUN_TIME_ALIGN_MSB          12
#define SAND_HAL_MA_SI6_STATE_STATUS_MSM_RUN_TIME_ALIGN_LSB          12
#define SAND_HAL_MA_SI6_STATE_STATUS_MSM_RUN_TIME_ALIGN_TYPE         (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI6_STATE_STATUS_MSM_RUN_TIME_ALIGN_DEFAULT      0x00000000
#define SAND_HAL_MA_SI6_STATE_STATUS_BASM_POWER_DOWN_MASK            0x00000800
#define SAND_HAL_MA_SI6_STATE_STATUS_BASM_POWER_DOWN_SHIFT           11
#define SAND_HAL_MA_SI6_STATE_STATUS_BASM_POWER_DOWN_MSB             11
#define SAND_HAL_MA_SI6_STATE_STATUS_BASM_POWER_DOWN_LSB             11
#define SAND_HAL_MA_SI6_STATE_STATUS_BASM_POWER_DOWN_TYPE            (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI6_STATE_STATUS_BASM_POWER_DOWN_DEFAULT         0x00000001
#define SAND_HAL_MA_SI6_STATE_STATUS_BASM_POWER_UP_MASK              0x00000400
#define SAND_HAL_MA_SI6_STATE_STATUS_BASM_POWER_UP_SHIFT             10
#define SAND_HAL_MA_SI6_STATE_STATUS_BASM_POWER_UP_MSB               10
#define SAND_HAL_MA_SI6_STATE_STATUS_BASM_POWER_UP_LSB               10
#define SAND_HAL_MA_SI6_STATE_STATUS_BASM_POWER_UP_TYPE              (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI6_STATE_STATUS_BASM_POWER_UP_DEFAULT           0x00000000
#define SAND_HAL_MA_SI6_STATE_STATUS_BASM_LOCK_TO_RECEIVE_DATA_MASK  0x00000200
#define SAND_HAL_MA_SI6_STATE_STATUS_BASM_LOCK_TO_RECEIVE_DATA_SHIFT 9
#define SAND_HAL_MA_SI6_STATE_STATUS_BASM_LOCK_TO_RECEIVE_DATA_MSB   9
#define SAND_HAL_MA_SI6_STATE_STATUS_BASM_LOCK_TO_RECEIVE_DATA_LSB   9
#define SAND_HAL_MA_SI6_STATE_STATUS_BASM_LOCK_TO_RECEIVE_DATA_TYPE  (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI6_STATE_STATUS_BASM_LOCK_TO_RECEIVE_DATA_DEFAULT 0x00000000
#define SAND_HAL_MA_SI6_STATE_STATUS_BASM_TURN_ON_RBC_CLOCK_MASK     0x00000100
#define SAND_HAL_MA_SI6_STATE_STATUS_BASM_TURN_ON_RBC_CLOCK_SHIFT    8
#define SAND_HAL_MA_SI6_STATE_STATUS_BASM_TURN_ON_RBC_CLOCK_MSB      8
#define SAND_HAL_MA_SI6_STATE_STATUS_BASM_TURN_ON_RBC_CLOCK_LSB      8
#define SAND_HAL_MA_SI6_STATE_STATUS_BASM_TURN_ON_RBC_CLOCK_TYPE     (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI6_STATE_STATUS_BASM_TURN_ON_RBC_CLOCK_DEFAULT  0x00000000
#define SAND_HAL_MA_SI6_STATE_STATUS_BASM_BYTE_ALIGNED_MASK          0x00000080
#define SAND_HAL_MA_SI6_STATE_STATUS_BASM_BYTE_ALIGNED_SHIFT         7
#define SAND_HAL_MA_SI6_STATE_STATUS_BASM_BYTE_ALIGNED_MSB           7
#define SAND_HAL_MA_SI6_STATE_STATUS_BASM_BYTE_ALIGNED_LSB           7
#define SAND_HAL_MA_SI6_STATE_STATUS_BASM_BYTE_ALIGNED_TYPE          (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI6_STATE_STATUS_BASM_BYTE_ALIGNED_DEFAULT       0x00000000
#define SAND_HAL_MA_SI6_STATE_STATUS_TASM_IDLE_MASK                  0x00000040
#define SAND_HAL_MA_SI6_STATE_STATUS_TASM_IDLE_SHIFT                 6
#define SAND_HAL_MA_SI6_STATE_STATUS_TASM_IDLE_MSB                   6
#define SAND_HAL_MA_SI6_STATE_STATUS_TASM_IDLE_LSB                   6
#define SAND_HAL_MA_SI6_STATE_STATUS_TASM_IDLE_TYPE                  (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI6_STATE_STATUS_TASM_IDLE_DEFAULT               0x00000001
#define SAND_HAL_MA_SI6_STATE_STATUS_TASM_SOT_SEARCH_MASK            0x00000020
#define SAND_HAL_MA_SI6_STATE_STATUS_TASM_SOT_SEARCH_SHIFT           5
#define SAND_HAL_MA_SI6_STATE_STATUS_TASM_SOT_SEARCH_MSB             5
#define SAND_HAL_MA_SI6_STATE_STATUS_TASM_SOT_SEARCH_LSB             5
#define SAND_HAL_MA_SI6_STATE_STATUS_TASM_SOT_SEARCH_TYPE            (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI6_STATE_STATUS_TASM_SOT_SEARCH_DEFAULT         0x00000000
#define SAND_HAL_MA_SI6_STATE_STATUS_TASM_START_TS_COUNTER_MASK      0x00000010
#define SAND_HAL_MA_SI6_STATE_STATUS_TASM_START_TS_COUNTER_SHIFT     4
#define SAND_HAL_MA_SI6_STATE_STATUS_TASM_START_TS_COUNTER_MSB       4
#define SAND_HAL_MA_SI6_STATE_STATUS_TASM_START_TS_COUNTER_LSB       4
#define SAND_HAL_MA_SI6_STATE_STATUS_TASM_START_TS_COUNTER_TYPE      (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI6_STATE_STATUS_TASM_START_TS_COUNTER_DEFAULT   0x00000000
#define SAND_HAL_MA_SI6_STATE_STATUS_TASM_SOT_WINDOW_CLOSED_MASK     0x00000008
#define SAND_HAL_MA_SI6_STATE_STATUS_TASM_SOT_WINDOW_CLOSED_SHIFT    3
#define SAND_HAL_MA_SI6_STATE_STATUS_TASM_SOT_WINDOW_CLOSED_MSB      3
#define SAND_HAL_MA_SI6_STATE_STATUS_TASM_SOT_WINDOW_CLOSED_LSB      3
#define SAND_HAL_MA_SI6_STATE_STATUS_TASM_SOT_WINDOW_CLOSED_TYPE     (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI6_STATE_STATUS_TASM_SOT_WINDOW_CLOSED_DEFAULT  0x00000000
#define SAND_HAL_MA_SI6_STATE_STATUS_TASM_SOT_WINDOW_OPEN_MASK       0x00000004
#define SAND_HAL_MA_SI6_STATE_STATUS_TASM_SOT_WINDOW_OPEN_SHIFT      2
#define SAND_HAL_MA_SI6_STATE_STATUS_TASM_SOT_WINDOW_OPEN_MSB        2
#define SAND_HAL_MA_SI6_STATE_STATUS_TASM_SOT_WINDOW_OPEN_LSB        2
#define SAND_HAL_MA_SI6_STATE_STATUS_TASM_SOT_WINDOW_OPEN_TYPE       (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI6_STATE_STATUS_TASM_SOT_WINDOW_OPEN_DEFAULT    0x00000000
#define SAND_HAL_MA_SI6_STATE_STATUS_TASM_SOT_EARLY_MASK             0x00000002
#define SAND_HAL_MA_SI6_STATE_STATUS_TASM_SOT_EARLY_SHIFT            1
#define SAND_HAL_MA_SI6_STATE_STATUS_TASM_SOT_EARLY_MSB              1
#define SAND_HAL_MA_SI6_STATE_STATUS_TASM_SOT_EARLY_LSB              1
#define SAND_HAL_MA_SI6_STATE_STATUS_TASM_SOT_EARLY_TYPE             (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI6_STATE_STATUS_TASM_SOT_EARLY_DEFAULT          0x00000000
#define SAND_HAL_MA_SI6_STATE_STATUS_TASM_SOT_MISSING_MASK           0x00000001
#define SAND_HAL_MA_SI6_STATE_STATUS_TASM_SOT_MISSING_SHIFT          0
#define SAND_HAL_MA_SI6_STATE_STATUS_TASM_SOT_MISSING_MSB            0
#define SAND_HAL_MA_SI6_STATE_STATUS_TASM_SOT_MISSING_LSB            0
#define SAND_HAL_MA_SI6_STATE_STATUS_TASM_SOT_MISSING_TYPE           (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI6_STATE_STATUS_TASM_SOT_MISSING_DEFAULT        0x00000000

/* field level defines for Device: MA  Register: si7_state_status */
#define SAND_HAL_MA_SI7_STATE_STATUS_MSM_OFF_MASK                    0x00004000
#define SAND_HAL_MA_SI7_STATE_STATUS_MSM_OFF_SHIFT                   14
#define SAND_HAL_MA_SI7_STATE_STATUS_MSM_OFF_MSB                     14
#define SAND_HAL_MA_SI7_STATE_STATUS_MSM_OFF_LSB                     14
#define SAND_HAL_MA_SI7_STATE_STATUS_MSM_OFF_TYPE                    (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI7_STATE_STATUS_MSM_OFF_DEFAULT                 0x00000001
#define SAND_HAL_MA_SI7_STATE_STATUS_MSM_RUN_BYTE_ALIGNMENT_MASK     0x00002000
#define SAND_HAL_MA_SI7_STATE_STATUS_MSM_RUN_BYTE_ALIGNMENT_SHIFT    13
#define SAND_HAL_MA_SI7_STATE_STATUS_MSM_RUN_BYTE_ALIGNMENT_MSB      13
#define SAND_HAL_MA_SI7_STATE_STATUS_MSM_RUN_BYTE_ALIGNMENT_LSB      13
#define SAND_HAL_MA_SI7_STATE_STATUS_MSM_RUN_BYTE_ALIGNMENT_TYPE     (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI7_STATE_STATUS_MSM_RUN_BYTE_ALIGNMENT_DEFAULT  0x00000000
#define SAND_HAL_MA_SI7_STATE_STATUS_MSM_RUN_TIME_ALIGN_MASK         0x00001000
#define SAND_HAL_MA_SI7_STATE_STATUS_MSM_RUN_TIME_ALIGN_SHIFT        12
#define SAND_HAL_MA_SI7_STATE_STATUS_MSM_RUN_TIME_ALIGN_MSB          12
#define SAND_HAL_MA_SI7_STATE_STATUS_MSM_RUN_TIME_ALIGN_LSB          12
#define SAND_HAL_MA_SI7_STATE_STATUS_MSM_RUN_TIME_ALIGN_TYPE         (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI7_STATE_STATUS_MSM_RUN_TIME_ALIGN_DEFAULT      0x00000000
#define SAND_HAL_MA_SI7_STATE_STATUS_BASM_POWER_DOWN_MASK            0x00000800
#define SAND_HAL_MA_SI7_STATE_STATUS_BASM_POWER_DOWN_SHIFT           11
#define SAND_HAL_MA_SI7_STATE_STATUS_BASM_POWER_DOWN_MSB             11
#define SAND_HAL_MA_SI7_STATE_STATUS_BASM_POWER_DOWN_LSB             11
#define SAND_HAL_MA_SI7_STATE_STATUS_BASM_POWER_DOWN_TYPE            (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI7_STATE_STATUS_BASM_POWER_DOWN_DEFAULT         0x00000001
#define SAND_HAL_MA_SI7_STATE_STATUS_BASM_POWER_UP_MASK              0x00000400
#define SAND_HAL_MA_SI7_STATE_STATUS_BASM_POWER_UP_SHIFT             10
#define SAND_HAL_MA_SI7_STATE_STATUS_BASM_POWER_UP_MSB               10
#define SAND_HAL_MA_SI7_STATE_STATUS_BASM_POWER_UP_LSB               10
#define SAND_HAL_MA_SI7_STATE_STATUS_BASM_POWER_UP_TYPE              (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI7_STATE_STATUS_BASM_POWER_UP_DEFAULT           0x00000000
#define SAND_HAL_MA_SI7_STATE_STATUS_BASM_LOCK_TO_RECEIVE_DATA_MASK  0x00000200
#define SAND_HAL_MA_SI7_STATE_STATUS_BASM_LOCK_TO_RECEIVE_DATA_SHIFT 9
#define SAND_HAL_MA_SI7_STATE_STATUS_BASM_LOCK_TO_RECEIVE_DATA_MSB   9
#define SAND_HAL_MA_SI7_STATE_STATUS_BASM_LOCK_TO_RECEIVE_DATA_LSB   9
#define SAND_HAL_MA_SI7_STATE_STATUS_BASM_LOCK_TO_RECEIVE_DATA_TYPE  (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI7_STATE_STATUS_BASM_LOCK_TO_RECEIVE_DATA_DEFAULT 0x00000000
#define SAND_HAL_MA_SI7_STATE_STATUS_BASM_TURN_ON_RBC_CLOCK_MASK     0x00000100
#define SAND_HAL_MA_SI7_STATE_STATUS_BASM_TURN_ON_RBC_CLOCK_SHIFT    8
#define SAND_HAL_MA_SI7_STATE_STATUS_BASM_TURN_ON_RBC_CLOCK_MSB      8
#define SAND_HAL_MA_SI7_STATE_STATUS_BASM_TURN_ON_RBC_CLOCK_LSB      8
#define SAND_HAL_MA_SI7_STATE_STATUS_BASM_TURN_ON_RBC_CLOCK_TYPE     (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI7_STATE_STATUS_BASM_TURN_ON_RBC_CLOCK_DEFAULT  0x00000000
#define SAND_HAL_MA_SI7_STATE_STATUS_BASM_BYTE_ALIGNED_MASK          0x00000080
#define SAND_HAL_MA_SI7_STATE_STATUS_BASM_BYTE_ALIGNED_SHIFT         7
#define SAND_HAL_MA_SI7_STATE_STATUS_BASM_BYTE_ALIGNED_MSB           7
#define SAND_HAL_MA_SI7_STATE_STATUS_BASM_BYTE_ALIGNED_LSB           7
#define SAND_HAL_MA_SI7_STATE_STATUS_BASM_BYTE_ALIGNED_TYPE          (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI7_STATE_STATUS_BASM_BYTE_ALIGNED_DEFAULT       0x00000000
#define SAND_HAL_MA_SI7_STATE_STATUS_TASM_IDLE_MASK                  0x00000040
#define SAND_HAL_MA_SI7_STATE_STATUS_TASM_IDLE_SHIFT                 6
#define SAND_HAL_MA_SI7_STATE_STATUS_TASM_IDLE_MSB                   6
#define SAND_HAL_MA_SI7_STATE_STATUS_TASM_IDLE_LSB                   6
#define SAND_HAL_MA_SI7_STATE_STATUS_TASM_IDLE_TYPE                  (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI7_STATE_STATUS_TASM_IDLE_DEFAULT               0x00000001
#define SAND_HAL_MA_SI7_STATE_STATUS_TASM_SOT_SEARCH_MASK            0x00000020
#define SAND_HAL_MA_SI7_STATE_STATUS_TASM_SOT_SEARCH_SHIFT           5
#define SAND_HAL_MA_SI7_STATE_STATUS_TASM_SOT_SEARCH_MSB             5
#define SAND_HAL_MA_SI7_STATE_STATUS_TASM_SOT_SEARCH_LSB             5
#define SAND_HAL_MA_SI7_STATE_STATUS_TASM_SOT_SEARCH_TYPE            (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI7_STATE_STATUS_TASM_SOT_SEARCH_DEFAULT         0x00000000
#define SAND_HAL_MA_SI7_STATE_STATUS_TASM_START_TS_COUNTER_MASK      0x00000010
#define SAND_HAL_MA_SI7_STATE_STATUS_TASM_START_TS_COUNTER_SHIFT     4
#define SAND_HAL_MA_SI7_STATE_STATUS_TASM_START_TS_COUNTER_MSB       4
#define SAND_HAL_MA_SI7_STATE_STATUS_TASM_START_TS_COUNTER_LSB       4
#define SAND_HAL_MA_SI7_STATE_STATUS_TASM_START_TS_COUNTER_TYPE      (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI7_STATE_STATUS_TASM_START_TS_COUNTER_DEFAULT   0x00000000
#define SAND_HAL_MA_SI7_STATE_STATUS_TASM_SOT_WINDOW_CLOSED_MASK     0x00000008
#define SAND_HAL_MA_SI7_STATE_STATUS_TASM_SOT_WINDOW_CLOSED_SHIFT    3
#define SAND_HAL_MA_SI7_STATE_STATUS_TASM_SOT_WINDOW_CLOSED_MSB      3
#define SAND_HAL_MA_SI7_STATE_STATUS_TASM_SOT_WINDOW_CLOSED_LSB      3
#define SAND_HAL_MA_SI7_STATE_STATUS_TASM_SOT_WINDOW_CLOSED_TYPE     (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI7_STATE_STATUS_TASM_SOT_WINDOW_CLOSED_DEFAULT  0x00000000
#define SAND_HAL_MA_SI7_STATE_STATUS_TASM_SOT_WINDOW_OPEN_MASK       0x00000004
#define SAND_HAL_MA_SI7_STATE_STATUS_TASM_SOT_WINDOW_OPEN_SHIFT      2
#define SAND_HAL_MA_SI7_STATE_STATUS_TASM_SOT_WINDOW_OPEN_MSB        2
#define SAND_HAL_MA_SI7_STATE_STATUS_TASM_SOT_WINDOW_OPEN_LSB        2
#define SAND_HAL_MA_SI7_STATE_STATUS_TASM_SOT_WINDOW_OPEN_TYPE       (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI7_STATE_STATUS_TASM_SOT_WINDOW_OPEN_DEFAULT    0x00000000
#define SAND_HAL_MA_SI7_STATE_STATUS_TASM_SOT_EARLY_MASK             0x00000002
#define SAND_HAL_MA_SI7_STATE_STATUS_TASM_SOT_EARLY_SHIFT            1
#define SAND_HAL_MA_SI7_STATE_STATUS_TASM_SOT_EARLY_MSB              1
#define SAND_HAL_MA_SI7_STATE_STATUS_TASM_SOT_EARLY_LSB              1
#define SAND_HAL_MA_SI7_STATE_STATUS_TASM_SOT_EARLY_TYPE             (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI7_STATE_STATUS_TASM_SOT_EARLY_DEFAULT          0x00000000
#define SAND_HAL_MA_SI7_STATE_STATUS_TASM_SOT_MISSING_MASK           0x00000001
#define SAND_HAL_MA_SI7_STATE_STATUS_TASM_SOT_MISSING_SHIFT          0
#define SAND_HAL_MA_SI7_STATE_STATUS_TASM_SOT_MISSING_MSB            0
#define SAND_HAL_MA_SI7_STATE_STATUS_TASM_SOT_MISSING_LSB            0
#define SAND_HAL_MA_SI7_STATE_STATUS_TASM_SOT_MISSING_TYPE           (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI7_STATE_STATUS_TASM_SOT_MISSING_DEFAULT        0x00000000

/* field level defines for Device: MA  Register: si8_state_status */
#define SAND_HAL_MA_SI8_STATE_STATUS_MSM_OFF_MASK                    0x00004000
#define SAND_HAL_MA_SI8_STATE_STATUS_MSM_OFF_SHIFT                   14
#define SAND_HAL_MA_SI8_STATE_STATUS_MSM_OFF_MSB                     14
#define SAND_HAL_MA_SI8_STATE_STATUS_MSM_OFF_LSB                     14
#define SAND_HAL_MA_SI8_STATE_STATUS_MSM_OFF_TYPE                    (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI8_STATE_STATUS_MSM_OFF_DEFAULT                 0x00000001
#define SAND_HAL_MA_SI8_STATE_STATUS_MSM_RUN_BYTE_ALIGNMENT_MASK     0x00002000
#define SAND_HAL_MA_SI8_STATE_STATUS_MSM_RUN_BYTE_ALIGNMENT_SHIFT    13
#define SAND_HAL_MA_SI8_STATE_STATUS_MSM_RUN_BYTE_ALIGNMENT_MSB      13
#define SAND_HAL_MA_SI8_STATE_STATUS_MSM_RUN_BYTE_ALIGNMENT_LSB      13
#define SAND_HAL_MA_SI8_STATE_STATUS_MSM_RUN_BYTE_ALIGNMENT_TYPE     (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI8_STATE_STATUS_MSM_RUN_BYTE_ALIGNMENT_DEFAULT  0x00000000
#define SAND_HAL_MA_SI8_STATE_STATUS_MSM_RUN_TIME_ALIGN_MASK         0x00001000
#define SAND_HAL_MA_SI8_STATE_STATUS_MSM_RUN_TIME_ALIGN_SHIFT        12
#define SAND_HAL_MA_SI8_STATE_STATUS_MSM_RUN_TIME_ALIGN_MSB          12
#define SAND_HAL_MA_SI8_STATE_STATUS_MSM_RUN_TIME_ALIGN_LSB          12
#define SAND_HAL_MA_SI8_STATE_STATUS_MSM_RUN_TIME_ALIGN_TYPE         (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI8_STATE_STATUS_MSM_RUN_TIME_ALIGN_DEFAULT      0x00000000
#define SAND_HAL_MA_SI8_STATE_STATUS_BASM_POWER_DOWN_MASK            0x00000800
#define SAND_HAL_MA_SI8_STATE_STATUS_BASM_POWER_DOWN_SHIFT           11
#define SAND_HAL_MA_SI8_STATE_STATUS_BASM_POWER_DOWN_MSB             11
#define SAND_HAL_MA_SI8_STATE_STATUS_BASM_POWER_DOWN_LSB             11
#define SAND_HAL_MA_SI8_STATE_STATUS_BASM_POWER_DOWN_TYPE            (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI8_STATE_STATUS_BASM_POWER_DOWN_DEFAULT         0x00000001
#define SAND_HAL_MA_SI8_STATE_STATUS_BASM_POWER_UP_MASK              0x00000400
#define SAND_HAL_MA_SI8_STATE_STATUS_BASM_POWER_UP_SHIFT             10
#define SAND_HAL_MA_SI8_STATE_STATUS_BASM_POWER_UP_MSB               10
#define SAND_HAL_MA_SI8_STATE_STATUS_BASM_POWER_UP_LSB               10
#define SAND_HAL_MA_SI8_STATE_STATUS_BASM_POWER_UP_TYPE              (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI8_STATE_STATUS_BASM_POWER_UP_DEFAULT           0x00000000
#define SAND_HAL_MA_SI8_STATE_STATUS_BASM_LOCK_TO_RECEIVE_DATA_MASK  0x00000200
#define SAND_HAL_MA_SI8_STATE_STATUS_BASM_LOCK_TO_RECEIVE_DATA_SHIFT 9
#define SAND_HAL_MA_SI8_STATE_STATUS_BASM_LOCK_TO_RECEIVE_DATA_MSB   9
#define SAND_HAL_MA_SI8_STATE_STATUS_BASM_LOCK_TO_RECEIVE_DATA_LSB   9
#define SAND_HAL_MA_SI8_STATE_STATUS_BASM_LOCK_TO_RECEIVE_DATA_TYPE  (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI8_STATE_STATUS_BASM_LOCK_TO_RECEIVE_DATA_DEFAULT 0x00000000
#define SAND_HAL_MA_SI8_STATE_STATUS_BASM_TURN_ON_RBC_CLOCK_MASK     0x00000100
#define SAND_HAL_MA_SI8_STATE_STATUS_BASM_TURN_ON_RBC_CLOCK_SHIFT    8
#define SAND_HAL_MA_SI8_STATE_STATUS_BASM_TURN_ON_RBC_CLOCK_MSB      8
#define SAND_HAL_MA_SI8_STATE_STATUS_BASM_TURN_ON_RBC_CLOCK_LSB      8
#define SAND_HAL_MA_SI8_STATE_STATUS_BASM_TURN_ON_RBC_CLOCK_TYPE     (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI8_STATE_STATUS_BASM_TURN_ON_RBC_CLOCK_DEFAULT  0x00000000
#define SAND_HAL_MA_SI8_STATE_STATUS_BASM_BYTE_ALIGNED_MASK          0x00000080
#define SAND_HAL_MA_SI8_STATE_STATUS_BASM_BYTE_ALIGNED_SHIFT         7
#define SAND_HAL_MA_SI8_STATE_STATUS_BASM_BYTE_ALIGNED_MSB           7
#define SAND_HAL_MA_SI8_STATE_STATUS_BASM_BYTE_ALIGNED_LSB           7
#define SAND_HAL_MA_SI8_STATE_STATUS_BASM_BYTE_ALIGNED_TYPE          (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI8_STATE_STATUS_BASM_BYTE_ALIGNED_DEFAULT       0x00000000
#define SAND_HAL_MA_SI8_STATE_STATUS_TASM_IDLE_MASK                  0x00000040
#define SAND_HAL_MA_SI8_STATE_STATUS_TASM_IDLE_SHIFT                 6
#define SAND_HAL_MA_SI8_STATE_STATUS_TASM_IDLE_MSB                   6
#define SAND_HAL_MA_SI8_STATE_STATUS_TASM_IDLE_LSB                   6
#define SAND_HAL_MA_SI8_STATE_STATUS_TASM_IDLE_TYPE                  (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI8_STATE_STATUS_TASM_IDLE_DEFAULT               0x00000001
#define SAND_HAL_MA_SI8_STATE_STATUS_TASM_SOT_SEARCH_MASK            0x00000020
#define SAND_HAL_MA_SI8_STATE_STATUS_TASM_SOT_SEARCH_SHIFT           5
#define SAND_HAL_MA_SI8_STATE_STATUS_TASM_SOT_SEARCH_MSB             5
#define SAND_HAL_MA_SI8_STATE_STATUS_TASM_SOT_SEARCH_LSB             5
#define SAND_HAL_MA_SI8_STATE_STATUS_TASM_SOT_SEARCH_TYPE            (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI8_STATE_STATUS_TASM_SOT_SEARCH_DEFAULT         0x00000000
#define SAND_HAL_MA_SI8_STATE_STATUS_TASM_START_TS_COUNTER_MASK      0x00000010
#define SAND_HAL_MA_SI8_STATE_STATUS_TASM_START_TS_COUNTER_SHIFT     4
#define SAND_HAL_MA_SI8_STATE_STATUS_TASM_START_TS_COUNTER_MSB       4
#define SAND_HAL_MA_SI8_STATE_STATUS_TASM_START_TS_COUNTER_LSB       4
#define SAND_HAL_MA_SI8_STATE_STATUS_TASM_START_TS_COUNTER_TYPE      (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI8_STATE_STATUS_TASM_START_TS_COUNTER_DEFAULT   0x00000000
#define SAND_HAL_MA_SI8_STATE_STATUS_TASM_SOT_WINDOW_CLOSED_MASK     0x00000008
#define SAND_HAL_MA_SI8_STATE_STATUS_TASM_SOT_WINDOW_CLOSED_SHIFT    3
#define SAND_HAL_MA_SI8_STATE_STATUS_TASM_SOT_WINDOW_CLOSED_MSB      3
#define SAND_HAL_MA_SI8_STATE_STATUS_TASM_SOT_WINDOW_CLOSED_LSB      3
#define SAND_HAL_MA_SI8_STATE_STATUS_TASM_SOT_WINDOW_CLOSED_TYPE     (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI8_STATE_STATUS_TASM_SOT_WINDOW_CLOSED_DEFAULT  0x00000000
#define SAND_HAL_MA_SI8_STATE_STATUS_TASM_SOT_WINDOW_OPEN_MASK       0x00000004
#define SAND_HAL_MA_SI8_STATE_STATUS_TASM_SOT_WINDOW_OPEN_SHIFT      2
#define SAND_HAL_MA_SI8_STATE_STATUS_TASM_SOT_WINDOW_OPEN_MSB        2
#define SAND_HAL_MA_SI8_STATE_STATUS_TASM_SOT_WINDOW_OPEN_LSB        2
#define SAND_HAL_MA_SI8_STATE_STATUS_TASM_SOT_WINDOW_OPEN_TYPE       (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI8_STATE_STATUS_TASM_SOT_WINDOW_OPEN_DEFAULT    0x00000000
#define SAND_HAL_MA_SI8_STATE_STATUS_TASM_SOT_EARLY_MASK             0x00000002
#define SAND_HAL_MA_SI8_STATE_STATUS_TASM_SOT_EARLY_SHIFT            1
#define SAND_HAL_MA_SI8_STATE_STATUS_TASM_SOT_EARLY_MSB              1
#define SAND_HAL_MA_SI8_STATE_STATUS_TASM_SOT_EARLY_LSB              1
#define SAND_HAL_MA_SI8_STATE_STATUS_TASM_SOT_EARLY_TYPE             (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI8_STATE_STATUS_TASM_SOT_EARLY_DEFAULT          0x00000000
#define SAND_HAL_MA_SI8_STATE_STATUS_TASM_SOT_MISSING_MASK           0x00000001
#define SAND_HAL_MA_SI8_STATE_STATUS_TASM_SOT_MISSING_SHIFT          0
#define SAND_HAL_MA_SI8_STATE_STATUS_TASM_SOT_MISSING_MSB            0
#define SAND_HAL_MA_SI8_STATE_STATUS_TASM_SOT_MISSING_LSB            0
#define SAND_HAL_MA_SI8_STATE_STATUS_TASM_SOT_MISSING_TYPE           (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI8_STATE_STATUS_TASM_SOT_MISSING_DEFAULT        0x00000000

/* field level defines for Device: MA  Register: si9_state_status */
#define SAND_HAL_MA_SI9_STATE_STATUS_MSM_OFF_MASK                    0x00004000
#define SAND_HAL_MA_SI9_STATE_STATUS_MSM_OFF_SHIFT                   14
#define SAND_HAL_MA_SI9_STATE_STATUS_MSM_OFF_MSB                     14
#define SAND_HAL_MA_SI9_STATE_STATUS_MSM_OFF_LSB                     14
#define SAND_HAL_MA_SI9_STATE_STATUS_MSM_OFF_TYPE                    (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI9_STATE_STATUS_MSM_OFF_DEFAULT                 0x00000001
#define SAND_HAL_MA_SI9_STATE_STATUS_MSM_RUN_BYTE_ALIGNMENT_MASK     0x00002000
#define SAND_HAL_MA_SI9_STATE_STATUS_MSM_RUN_BYTE_ALIGNMENT_SHIFT    13
#define SAND_HAL_MA_SI9_STATE_STATUS_MSM_RUN_BYTE_ALIGNMENT_MSB      13
#define SAND_HAL_MA_SI9_STATE_STATUS_MSM_RUN_BYTE_ALIGNMENT_LSB      13
#define SAND_HAL_MA_SI9_STATE_STATUS_MSM_RUN_BYTE_ALIGNMENT_TYPE     (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI9_STATE_STATUS_MSM_RUN_BYTE_ALIGNMENT_DEFAULT  0x00000000
#define SAND_HAL_MA_SI9_STATE_STATUS_MSM_RUN_TIME_ALIGN_MASK         0x00001000
#define SAND_HAL_MA_SI9_STATE_STATUS_MSM_RUN_TIME_ALIGN_SHIFT        12
#define SAND_HAL_MA_SI9_STATE_STATUS_MSM_RUN_TIME_ALIGN_MSB          12
#define SAND_HAL_MA_SI9_STATE_STATUS_MSM_RUN_TIME_ALIGN_LSB          12
#define SAND_HAL_MA_SI9_STATE_STATUS_MSM_RUN_TIME_ALIGN_TYPE         (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI9_STATE_STATUS_MSM_RUN_TIME_ALIGN_DEFAULT      0x00000000
#define SAND_HAL_MA_SI9_STATE_STATUS_BASM_POWER_DOWN_MASK            0x00000800
#define SAND_HAL_MA_SI9_STATE_STATUS_BASM_POWER_DOWN_SHIFT           11
#define SAND_HAL_MA_SI9_STATE_STATUS_BASM_POWER_DOWN_MSB             11
#define SAND_HAL_MA_SI9_STATE_STATUS_BASM_POWER_DOWN_LSB             11
#define SAND_HAL_MA_SI9_STATE_STATUS_BASM_POWER_DOWN_TYPE            (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI9_STATE_STATUS_BASM_POWER_DOWN_DEFAULT         0x00000001
#define SAND_HAL_MA_SI9_STATE_STATUS_BASM_POWER_UP_MASK              0x00000400
#define SAND_HAL_MA_SI9_STATE_STATUS_BASM_POWER_UP_SHIFT             10
#define SAND_HAL_MA_SI9_STATE_STATUS_BASM_POWER_UP_MSB               10
#define SAND_HAL_MA_SI9_STATE_STATUS_BASM_POWER_UP_LSB               10
#define SAND_HAL_MA_SI9_STATE_STATUS_BASM_POWER_UP_TYPE              (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI9_STATE_STATUS_BASM_POWER_UP_DEFAULT           0x00000000
#define SAND_HAL_MA_SI9_STATE_STATUS_BASM_LOCK_TO_RECEIVE_DATA_MASK  0x00000200
#define SAND_HAL_MA_SI9_STATE_STATUS_BASM_LOCK_TO_RECEIVE_DATA_SHIFT 9
#define SAND_HAL_MA_SI9_STATE_STATUS_BASM_LOCK_TO_RECEIVE_DATA_MSB   9
#define SAND_HAL_MA_SI9_STATE_STATUS_BASM_LOCK_TO_RECEIVE_DATA_LSB   9
#define SAND_HAL_MA_SI9_STATE_STATUS_BASM_LOCK_TO_RECEIVE_DATA_TYPE  (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI9_STATE_STATUS_BASM_LOCK_TO_RECEIVE_DATA_DEFAULT 0x00000000
#define SAND_HAL_MA_SI9_STATE_STATUS_BASM_TURN_ON_RBC_CLOCK_MASK     0x00000100
#define SAND_HAL_MA_SI9_STATE_STATUS_BASM_TURN_ON_RBC_CLOCK_SHIFT    8
#define SAND_HAL_MA_SI9_STATE_STATUS_BASM_TURN_ON_RBC_CLOCK_MSB      8
#define SAND_HAL_MA_SI9_STATE_STATUS_BASM_TURN_ON_RBC_CLOCK_LSB      8
#define SAND_HAL_MA_SI9_STATE_STATUS_BASM_TURN_ON_RBC_CLOCK_TYPE     (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI9_STATE_STATUS_BASM_TURN_ON_RBC_CLOCK_DEFAULT  0x00000000
#define SAND_HAL_MA_SI9_STATE_STATUS_BASM_BYTE_ALIGNED_MASK          0x00000080
#define SAND_HAL_MA_SI9_STATE_STATUS_BASM_BYTE_ALIGNED_SHIFT         7
#define SAND_HAL_MA_SI9_STATE_STATUS_BASM_BYTE_ALIGNED_MSB           7
#define SAND_HAL_MA_SI9_STATE_STATUS_BASM_BYTE_ALIGNED_LSB           7
#define SAND_HAL_MA_SI9_STATE_STATUS_BASM_BYTE_ALIGNED_TYPE          (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI9_STATE_STATUS_BASM_BYTE_ALIGNED_DEFAULT       0x00000000
#define SAND_HAL_MA_SI9_STATE_STATUS_TASM_IDLE_MASK                  0x00000040
#define SAND_HAL_MA_SI9_STATE_STATUS_TASM_IDLE_SHIFT                 6
#define SAND_HAL_MA_SI9_STATE_STATUS_TASM_IDLE_MSB                   6
#define SAND_HAL_MA_SI9_STATE_STATUS_TASM_IDLE_LSB                   6
#define SAND_HAL_MA_SI9_STATE_STATUS_TASM_IDLE_TYPE                  (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI9_STATE_STATUS_TASM_IDLE_DEFAULT               0x00000001
#define SAND_HAL_MA_SI9_STATE_STATUS_TASM_SOT_SEARCH_MASK            0x00000020
#define SAND_HAL_MA_SI9_STATE_STATUS_TASM_SOT_SEARCH_SHIFT           5
#define SAND_HAL_MA_SI9_STATE_STATUS_TASM_SOT_SEARCH_MSB             5
#define SAND_HAL_MA_SI9_STATE_STATUS_TASM_SOT_SEARCH_LSB             5
#define SAND_HAL_MA_SI9_STATE_STATUS_TASM_SOT_SEARCH_TYPE            (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI9_STATE_STATUS_TASM_SOT_SEARCH_DEFAULT         0x00000000
#define SAND_HAL_MA_SI9_STATE_STATUS_TASM_START_TS_COUNTER_MASK      0x00000010
#define SAND_HAL_MA_SI9_STATE_STATUS_TASM_START_TS_COUNTER_SHIFT     4
#define SAND_HAL_MA_SI9_STATE_STATUS_TASM_START_TS_COUNTER_MSB       4
#define SAND_HAL_MA_SI9_STATE_STATUS_TASM_START_TS_COUNTER_LSB       4
#define SAND_HAL_MA_SI9_STATE_STATUS_TASM_START_TS_COUNTER_TYPE      (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI9_STATE_STATUS_TASM_START_TS_COUNTER_DEFAULT   0x00000000
#define SAND_HAL_MA_SI9_STATE_STATUS_TASM_SOT_WINDOW_CLOSED_MASK     0x00000008
#define SAND_HAL_MA_SI9_STATE_STATUS_TASM_SOT_WINDOW_CLOSED_SHIFT    3
#define SAND_HAL_MA_SI9_STATE_STATUS_TASM_SOT_WINDOW_CLOSED_MSB      3
#define SAND_HAL_MA_SI9_STATE_STATUS_TASM_SOT_WINDOW_CLOSED_LSB      3
#define SAND_HAL_MA_SI9_STATE_STATUS_TASM_SOT_WINDOW_CLOSED_TYPE     (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI9_STATE_STATUS_TASM_SOT_WINDOW_CLOSED_DEFAULT  0x00000000
#define SAND_HAL_MA_SI9_STATE_STATUS_TASM_SOT_WINDOW_OPEN_MASK       0x00000004
#define SAND_HAL_MA_SI9_STATE_STATUS_TASM_SOT_WINDOW_OPEN_SHIFT      2
#define SAND_HAL_MA_SI9_STATE_STATUS_TASM_SOT_WINDOW_OPEN_MSB        2
#define SAND_HAL_MA_SI9_STATE_STATUS_TASM_SOT_WINDOW_OPEN_LSB        2
#define SAND_HAL_MA_SI9_STATE_STATUS_TASM_SOT_WINDOW_OPEN_TYPE       (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI9_STATE_STATUS_TASM_SOT_WINDOW_OPEN_DEFAULT    0x00000000
#define SAND_HAL_MA_SI9_STATE_STATUS_TASM_SOT_EARLY_MASK             0x00000002
#define SAND_HAL_MA_SI9_STATE_STATUS_TASM_SOT_EARLY_SHIFT            1
#define SAND_HAL_MA_SI9_STATE_STATUS_TASM_SOT_EARLY_MSB              1
#define SAND_HAL_MA_SI9_STATE_STATUS_TASM_SOT_EARLY_LSB              1
#define SAND_HAL_MA_SI9_STATE_STATUS_TASM_SOT_EARLY_TYPE             (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI9_STATE_STATUS_TASM_SOT_EARLY_DEFAULT          0x00000000
#define SAND_HAL_MA_SI9_STATE_STATUS_TASM_SOT_MISSING_MASK           0x00000001
#define SAND_HAL_MA_SI9_STATE_STATUS_TASM_SOT_MISSING_SHIFT          0
#define SAND_HAL_MA_SI9_STATE_STATUS_TASM_SOT_MISSING_MSB            0
#define SAND_HAL_MA_SI9_STATE_STATUS_TASM_SOT_MISSING_LSB            0
#define SAND_HAL_MA_SI9_STATE_STATUS_TASM_SOT_MISSING_TYPE           (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI9_STATE_STATUS_TASM_SOT_MISSING_DEFAULT        0x00000000

/* field level defines for Device: MA  Register: si10_state_status */
#define SAND_HAL_MA_SI10_STATE_STATUS_MSM_OFF_MASK                   0x00004000
#define SAND_HAL_MA_SI10_STATE_STATUS_MSM_OFF_SHIFT                  14
#define SAND_HAL_MA_SI10_STATE_STATUS_MSM_OFF_MSB                    14
#define SAND_HAL_MA_SI10_STATE_STATUS_MSM_OFF_LSB                    14
#define SAND_HAL_MA_SI10_STATE_STATUS_MSM_OFF_TYPE                   (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI10_STATE_STATUS_MSM_OFF_DEFAULT                0x00000001
#define SAND_HAL_MA_SI10_STATE_STATUS_MSM_RUN_BYTE_ALIGNMENT_MASK    0x00002000
#define SAND_HAL_MA_SI10_STATE_STATUS_MSM_RUN_BYTE_ALIGNMENT_SHIFT   13
#define SAND_HAL_MA_SI10_STATE_STATUS_MSM_RUN_BYTE_ALIGNMENT_MSB     13
#define SAND_HAL_MA_SI10_STATE_STATUS_MSM_RUN_BYTE_ALIGNMENT_LSB     13
#define SAND_HAL_MA_SI10_STATE_STATUS_MSM_RUN_BYTE_ALIGNMENT_TYPE    (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI10_STATE_STATUS_MSM_RUN_BYTE_ALIGNMENT_DEFAULT 0x00000000
#define SAND_HAL_MA_SI10_STATE_STATUS_MSM_RUN_TIME_ALIGN_MASK        0x00001000
#define SAND_HAL_MA_SI10_STATE_STATUS_MSM_RUN_TIME_ALIGN_SHIFT       12
#define SAND_HAL_MA_SI10_STATE_STATUS_MSM_RUN_TIME_ALIGN_MSB         12
#define SAND_HAL_MA_SI10_STATE_STATUS_MSM_RUN_TIME_ALIGN_LSB         12
#define SAND_HAL_MA_SI10_STATE_STATUS_MSM_RUN_TIME_ALIGN_TYPE        (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI10_STATE_STATUS_MSM_RUN_TIME_ALIGN_DEFAULT     0x00000000
#define SAND_HAL_MA_SI10_STATE_STATUS_BASM_POWER_DOWN_MASK           0x00000800
#define SAND_HAL_MA_SI10_STATE_STATUS_BASM_POWER_DOWN_SHIFT          11
#define SAND_HAL_MA_SI10_STATE_STATUS_BASM_POWER_DOWN_MSB            11
#define SAND_HAL_MA_SI10_STATE_STATUS_BASM_POWER_DOWN_LSB            11
#define SAND_HAL_MA_SI10_STATE_STATUS_BASM_POWER_DOWN_TYPE           (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI10_STATE_STATUS_BASM_POWER_DOWN_DEFAULT        0x00000001
#define SAND_HAL_MA_SI10_STATE_STATUS_BASM_POWER_UP_MASK             0x00000400
#define SAND_HAL_MA_SI10_STATE_STATUS_BASM_POWER_UP_SHIFT            10
#define SAND_HAL_MA_SI10_STATE_STATUS_BASM_POWER_UP_MSB              10
#define SAND_HAL_MA_SI10_STATE_STATUS_BASM_POWER_UP_LSB              10
#define SAND_HAL_MA_SI10_STATE_STATUS_BASM_POWER_UP_TYPE             (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI10_STATE_STATUS_BASM_POWER_UP_DEFAULT          0x00000000
#define SAND_HAL_MA_SI10_STATE_STATUS_BASM_LOCK_TO_RECEIVE_DATA_MASK 0x00000200
#define SAND_HAL_MA_SI10_STATE_STATUS_BASM_LOCK_TO_RECEIVE_DATA_SHIFT 9
#define SAND_HAL_MA_SI10_STATE_STATUS_BASM_LOCK_TO_RECEIVE_DATA_MSB  9
#define SAND_HAL_MA_SI10_STATE_STATUS_BASM_LOCK_TO_RECEIVE_DATA_LSB  9
#define SAND_HAL_MA_SI10_STATE_STATUS_BASM_LOCK_TO_RECEIVE_DATA_TYPE (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI10_STATE_STATUS_BASM_LOCK_TO_RECEIVE_DATA_DEFAULT 0x00000000
#define SAND_HAL_MA_SI10_STATE_STATUS_BASM_TURN_ON_RBC_CLOCK_MASK    0x00000100
#define SAND_HAL_MA_SI10_STATE_STATUS_BASM_TURN_ON_RBC_CLOCK_SHIFT   8
#define SAND_HAL_MA_SI10_STATE_STATUS_BASM_TURN_ON_RBC_CLOCK_MSB     8
#define SAND_HAL_MA_SI10_STATE_STATUS_BASM_TURN_ON_RBC_CLOCK_LSB     8
#define SAND_HAL_MA_SI10_STATE_STATUS_BASM_TURN_ON_RBC_CLOCK_TYPE    (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI10_STATE_STATUS_BASM_TURN_ON_RBC_CLOCK_DEFAULT 0x00000000
#define SAND_HAL_MA_SI10_STATE_STATUS_BASM_BYTE_ALIGNED_MASK         0x00000080
#define SAND_HAL_MA_SI10_STATE_STATUS_BASM_BYTE_ALIGNED_SHIFT        7
#define SAND_HAL_MA_SI10_STATE_STATUS_BASM_BYTE_ALIGNED_MSB          7
#define SAND_HAL_MA_SI10_STATE_STATUS_BASM_BYTE_ALIGNED_LSB          7
#define SAND_HAL_MA_SI10_STATE_STATUS_BASM_BYTE_ALIGNED_TYPE         (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI10_STATE_STATUS_BASM_BYTE_ALIGNED_DEFAULT      0x00000000
#define SAND_HAL_MA_SI10_STATE_STATUS_TASM_IDLE_MASK                 0x00000040
#define SAND_HAL_MA_SI10_STATE_STATUS_TASM_IDLE_SHIFT                6
#define SAND_HAL_MA_SI10_STATE_STATUS_TASM_IDLE_MSB                  6
#define SAND_HAL_MA_SI10_STATE_STATUS_TASM_IDLE_LSB                  6
#define SAND_HAL_MA_SI10_STATE_STATUS_TASM_IDLE_TYPE                 (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI10_STATE_STATUS_TASM_IDLE_DEFAULT              0x00000001
#define SAND_HAL_MA_SI10_STATE_STATUS_TASM_SOT_SEARCH_MASK           0x00000020
#define SAND_HAL_MA_SI10_STATE_STATUS_TASM_SOT_SEARCH_SHIFT          5
#define SAND_HAL_MA_SI10_STATE_STATUS_TASM_SOT_SEARCH_MSB            5
#define SAND_HAL_MA_SI10_STATE_STATUS_TASM_SOT_SEARCH_LSB            5
#define SAND_HAL_MA_SI10_STATE_STATUS_TASM_SOT_SEARCH_TYPE           (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI10_STATE_STATUS_TASM_SOT_SEARCH_DEFAULT        0x00000000
#define SAND_HAL_MA_SI10_STATE_STATUS_TASM_START_TS_COUNTER_MASK     0x00000010
#define SAND_HAL_MA_SI10_STATE_STATUS_TASM_START_TS_COUNTER_SHIFT    4
#define SAND_HAL_MA_SI10_STATE_STATUS_TASM_START_TS_COUNTER_MSB      4
#define SAND_HAL_MA_SI10_STATE_STATUS_TASM_START_TS_COUNTER_LSB      4
#define SAND_HAL_MA_SI10_STATE_STATUS_TASM_START_TS_COUNTER_TYPE     (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI10_STATE_STATUS_TASM_START_TS_COUNTER_DEFAULT  0x00000000
#define SAND_HAL_MA_SI10_STATE_STATUS_TASM_SOT_WINDOW_CLOSED_MASK    0x00000008
#define SAND_HAL_MA_SI10_STATE_STATUS_TASM_SOT_WINDOW_CLOSED_SHIFT   3
#define SAND_HAL_MA_SI10_STATE_STATUS_TASM_SOT_WINDOW_CLOSED_MSB     3
#define SAND_HAL_MA_SI10_STATE_STATUS_TASM_SOT_WINDOW_CLOSED_LSB     3
#define SAND_HAL_MA_SI10_STATE_STATUS_TASM_SOT_WINDOW_CLOSED_TYPE    (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI10_STATE_STATUS_TASM_SOT_WINDOW_CLOSED_DEFAULT 0x00000000
#define SAND_HAL_MA_SI10_STATE_STATUS_TASM_SOT_WINDOW_OPEN_MASK      0x00000004
#define SAND_HAL_MA_SI10_STATE_STATUS_TASM_SOT_WINDOW_OPEN_SHIFT     2
#define SAND_HAL_MA_SI10_STATE_STATUS_TASM_SOT_WINDOW_OPEN_MSB       2
#define SAND_HAL_MA_SI10_STATE_STATUS_TASM_SOT_WINDOW_OPEN_LSB       2
#define SAND_HAL_MA_SI10_STATE_STATUS_TASM_SOT_WINDOW_OPEN_TYPE      (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI10_STATE_STATUS_TASM_SOT_WINDOW_OPEN_DEFAULT   0x00000000
#define SAND_HAL_MA_SI10_STATE_STATUS_TASM_SOT_EARLY_MASK            0x00000002
#define SAND_HAL_MA_SI10_STATE_STATUS_TASM_SOT_EARLY_SHIFT           1
#define SAND_HAL_MA_SI10_STATE_STATUS_TASM_SOT_EARLY_MSB             1
#define SAND_HAL_MA_SI10_STATE_STATUS_TASM_SOT_EARLY_LSB             1
#define SAND_HAL_MA_SI10_STATE_STATUS_TASM_SOT_EARLY_TYPE            (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI10_STATE_STATUS_TASM_SOT_EARLY_DEFAULT         0x00000000
#define SAND_HAL_MA_SI10_STATE_STATUS_TASM_SOT_MISSING_MASK          0x00000001
#define SAND_HAL_MA_SI10_STATE_STATUS_TASM_SOT_MISSING_SHIFT         0
#define SAND_HAL_MA_SI10_STATE_STATUS_TASM_SOT_MISSING_MSB           0
#define SAND_HAL_MA_SI10_STATE_STATUS_TASM_SOT_MISSING_LSB           0
#define SAND_HAL_MA_SI10_STATE_STATUS_TASM_SOT_MISSING_TYPE          (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI10_STATE_STATUS_TASM_SOT_MISSING_DEFAULT       0x00000000

/* field level defines for Device: MA  Register: si11_state_status */
#define SAND_HAL_MA_SI11_STATE_STATUS_MSM_OFF_MASK                   0x00004000
#define SAND_HAL_MA_SI11_STATE_STATUS_MSM_OFF_SHIFT                  14
#define SAND_HAL_MA_SI11_STATE_STATUS_MSM_OFF_MSB                    14
#define SAND_HAL_MA_SI11_STATE_STATUS_MSM_OFF_LSB                    14
#define SAND_HAL_MA_SI11_STATE_STATUS_MSM_OFF_TYPE                   (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI11_STATE_STATUS_MSM_OFF_DEFAULT                0x00000001
#define SAND_HAL_MA_SI11_STATE_STATUS_MSM_RUN_BYTE_ALIGNMENT_MASK    0x00002000
#define SAND_HAL_MA_SI11_STATE_STATUS_MSM_RUN_BYTE_ALIGNMENT_SHIFT   13
#define SAND_HAL_MA_SI11_STATE_STATUS_MSM_RUN_BYTE_ALIGNMENT_MSB     13
#define SAND_HAL_MA_SI11_STATE_STATUS_MSM_RUN_BYTE_ALIGNMENT_LSB     13
#define SAND_HAL_MA_SI11_STATE_STATUS_MSM_RUN_BYTE_ALIGNMENT_TYPE    (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI11_STATE_STATUS_MSM_RUN_BYTE_ALIGNMENT_DEFAULT 0x00000000
#define SAND_HAL_MA_SI11_STATE_STATUS_MSM_RUN_TIME_ALIGN_MASK        0x00001000
#define SAND_HAL_MA_SI11_STATE_STATUS_MSM_RUN_TIME_ALIGN_SHIFT       12
#define SAND_HAL_MA_SI11_STATE_STATUS_MSM_RUN_TIME_ALIGN_MSB         12
#define SAND_HAL_MA_SI11_STATE_STATUS_MSM_RUN_TIME_ALIGN_LSB         12
#define SAND_HAL_MA_SI11_STATE_STATUS_MSM_RUN_TIME_ALIGN_TYPE        (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI11_STATE_STATUS_MSM_RUN_TIME_ALIGN_DEFAULT     0x00000000
#define SAND_HAL_MA_SI11_STATE_STATUS_BASM_POWER_DOWN_MASK           0x00000800
#define SAND_HAL_MA_SI11_STATE_STATUS_BASM_POWER_DOWN_SHIFT          11
#define SAND_HAL_MA_SI11_STATE_STATUS_BASM_POWER_DOWN_MSB            11
#define SAND_HAL_MA_SI11_STATE_STATUS_BASM_POWER_DOWN_LSB            11
#define SAND_HAL_MA_SI11_STATE_STATUS_BASM_POWER_DOWN_TYPE           (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI11_STATE_STATUS_BASM_POWER_DOWN_DEFAULT        0x00000001
#define SAND_HAL_MA_SI11_STATE_STATUS_BASM_POWER_UP_MASK             0x00000400
#define SAND_HAL_MA_SI11_STATE_STATUS_BASM_POWER_UP_SHIFT            10
#define SAND_HAL_MA_SI11_STATE_STATUS_BASM_POWER_UP_MSB              10
#define SAND_HAL_MA_SI11_STATE_STATUS_BASM_POWER_UP_LSB              10
#define SAND_HAL_MA_SI11_STATE_STATUS_BASM_POWER_UP_TYPE             (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI11_STATE_STATUS_BASM_POWER_UP_DEFAULT          0x00000000
#define SAND_HAL_MA_SI11_STATE_STATUS_BASM_LOCK_TO_RECEIVE_DATA_MASK 0x00000200
#define SAND_HAL_MA_SI11_STATE_STATUS_BASM_LOCK_TO_RECEIVE_DATA_SHIFT 9
#define SAND_HAL_MA_SI11_STATE_STATUS_BASM_LOCK_TO_RECEIVE_DATA_MSB  9
#define SAND_HAL_MA_SI11_STATE_STATUS_BASM_LOCK_TO_RECEIVE_DATA_LSB  9
#define SAND_HAL_MA_SI11_STATE_STATUS_BASM_LOCK_TO_RECEIVE_DATA_TYPE (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI11_STATE_STATUS_BASM_LOCK_TO_RECEIVE_DATA_DEFAULT 0x00000000
#define SAND_HAL_MA_SI11_STATE_STATUS_BASM_TURN_ON_RBC_CLOCK_MASK    0x00000100
#define SAND_HAL_MA_SI11_STATE_STATUS_BASM_TURN_ON_RBC_CLOCK_SHIFT   8
#define SAND_HAL_MA_SI11_STATE_STATUS_BASM_TURN_ON_RBC_CLOCK_MSB     8
#define SAND_HAL_MA_SI11_STATE_STATUS_BASM_TURN_ON_RBC_CLOCK_LSB     8
#define SAND_HAL_MA_SI11_STATE_STATUS_BASM_TURN_ON_RBC_CLOCK_TYPE    (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI11_STATE_STATUS_BASM_TURN_ON_RBC_CLOCK_DEFAULT 0x00000000
#define SAND_HAL_MA_SI11_STATE_STATUS_BASM_BYTE_ALIGNED_MASK         0x00000080
#define SAND_HAL_MA_SI11_STATE_STATUS_BASM_BYTE_ALIGNED_SHIFT        7
#define SAND_HAL_MA_SI11_STATE_STATUS_BASM_BYTE_ALIGNED_MSB          7
#define SAND_HAL_MA_SI11_STATE_STATUS_BASM_BYTE_ALIGNED_LSB          7
#define SAND_HAL_MA_SI11_STATE_STATUS_BASM_BYTE_ALIGNED_TYPE         (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI11_STATE_STATUS_BASM_BYTE_ALIGNED_DEFAULT      0x00000000
#define SAND_HAL_MA_SI11_STATE_STATUS_TASM_IDLE_MASK                 0x00000040
#define SAND_HAL_MA_SI11_STATE_STATUS_TASM_IDLE_SHIFT                6
#define SAND_HAL_MA_SI11_STATE_STATUS_TASM_IDLE_MSB                  6
#define SAND_HAL_MA_SI11_STATE_STATUS_TASM_IDLE_LSB                  6
#define SAND_HAL_MA_SI11_STATE_STATUS_TASM_IDLE_TYPE                 (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI11_STATE_STATUS_TASM_IDLE_DEFAULT              0x00000001
#define SAND_HAL_MA_SI11_STATE_STATUS_TASM_SOT_SEARCH_MASK           0x00000020
#define SAND_HAL_MA_SI11_STATE_STATUS_TASM_SOT_SEARCH_SHIFT          5
#define SAND_HAL_MA_SI11_STATE_STATUS_TASM_SOT_SEARCH_MSB            5
#define SAND_HAL_MA_SI11_STATE_STATUS_TASM_SOT_SEARCH_LSB            5
#define SAND_HAL_MA_SI11_STATE_STATUS_TASM_SOT_SEARCH_TYPE           (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI11_STATE_STATUS_TASM_SOT_SEARCH_DEFAULT        0x00000000
#define SAND_HAL_MA_SI11_STATE_STATUS_TASM_START_TS_COUNTER_MASK     0x00000010
#define SAND_HAL_MA_SI11_STATE_STATUS_TASM_START_TS_COUNTER_SHIFT    4
#define SAND_HAL_MA_SI11_STATE_STATUS_TASM_START_TS_COUNTER_MSB      4
#define SAND_HAL_MA_SI11_STATE_STATUS_TASM_START_TS_COUNTER_LSB      4
#define SAND_HAL_MA_SI11_STATE_STATUS_TASM_START_TS_COUNTER_TYPE     (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI11_STATE_STATUS_TASM_START_TS_COUNTER_DEFAULT  0x00000000
#define SAND_HAL_MA_SI11_STATE_STATUS_TASM_SOT_WINDOW_CLOSED_MASK    0x00000008
#define SAND_HAL_MA_SI11_STATE_STATUS_TASM_SOT_WINDOW_CLOSED_SHIFT   3
#define SAND_HAL_MA_SI11_STATE_STATUS_TASM_SOT_WINDOW_CLOSED_MSB     3
#define SAND_HAL_MA_SI11_STATE_STATUS_TASM_SOT_WINDOW_CLOSED_LSB     3
#define SAND_HAL_MA_SI11_STATE_STATUS_TASM_SOT_WINDOW_CLOSED_TYPE    (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI11_STATE_STATUS_TASM_SOT_WINDOW_CLOSED_DEFAULT 0x00000000
#define SAND_HAL_MA_SI11_STATE_STATUS_TASM_SOT_WINDOW_OPEN_MASK      0x00000004
#define SAND_HAL_MA_SI11_STATE_STATUS_TASM_SOT_WINDOW_OPEN_SHIFT     2
#define SAND_HAL_MA_SI11_STATE_STATUS_TASM_SOT_WINDOW_OPEN_MSB       2
#define SAND_HAL_MA_SI11_STATE_STATUS_TASM_SOT_WINDOW_OPEN_LSB       2
#define SAND_HAL_MA_SI11_STATE_STATUS_TASM_SOT_WINDOW_OPEN_TYPE      (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI11_STATE_STATUS_TASM_SOT_WINDOW_OPEN_DEFAULT   0x00000000
#define SAND_HAL_MA_SI11_STATE_STATUS_TASM_SOT_EARLY_MASK            0x00000002
#define SAND_HAL_MA_SI11_STATE_STATUS_TASM_SOT_EARLY_SHIFT           1
#define SAND_HAL_MA_SI11_STATE_STATUS_TASM_SOT_EARLY_MSB             1
#define SAND_HAL_MA_SI11_STATE_STATUS_TASM_SOT_EARLY_LSB             1
#define SAND_HAL_MA_SI11_STATE_STATUS_TASM_SOT_EARLY_TYPE            (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI11_STATE_STATUS_TASM_SOT_EARLY_DEFAULT         0x00000000
#define SAND_HAL_MA_SI11_STATE_STATUS_TASM_SOT_MISSING_MASK          0x00000001
#define SAND_HAL_MA_SI11_STATE_STATUS_TASM_SOT_MISSING_SHIFT         0
#define SAND_HAL_MA_SI11_STATE_STATUS_TASM_SOT_MISSING_MSB           0
#define SAND_HAL_MA_SI11_STATE_STATUS_TASM_SOT_MISSING_LSB           0
#define SAND_HAL_MA_SI11_STATE_STATUS_TASM_SOT_MISSING_TYPE          (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI11_STATE_STATUS_TASM_SOT_MISSING_DEFAULT       0x00000000

/* field level defines for Device: MA  Register: si12_state_status */
#define SAND_HAL_MA_SI12_STATE_STATUS_MSM_OFF_MASK                   0x00004000
#define SAND_HAL_MA_SI12_STATE_STATUS_MSM_OFF_SHIFT                  14
#define SAND_HAL_MA_SI12_STATE_STATUS_MSM_OFF_MSB                    14
#define SAND_HAL_MA_SI12_STATE_STATUS_MSM_OFF_LSB                    14
#define SAND_HAL_MA_SI12_STATE_STATUS_MSM_OFF_TYPE                   (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI12_STATE_STATUS_MSM_OFF_DEFAULT                0x00000001
#define SAND_HAL_MA_SI12_STATE_STATUS_MSM_RUN_BYTE_ALIGNMENT_MASK    0x00002000
#define SAND_HAL_MA_SI12_STATE_STATUS_MSM_RUN_BYTE_ALIGNMENT_SHIFT   13
#define SAND_HAL_MA_SI12_STATE_STATUS_MSM_RUN_BYTE_ALIGNMENT_MSB     13
#define SAND_HAL_MA_SI12_STATE_STATUS_MSM_RUN_BYTE_ALIGNMENT_LSB     13
#define SAND_HAL_MA_SI12_STATE_STATUS_MSM_RUN_BYTE_ALIGNMENT_TYPE    (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI12_STATE_STATUS_MSM_RUN_BYTE_ALIGNMENT_DEFAULT 0x00000000
#define SAND_HAL_MA_SI12_STATE_STATUS_MSM_RUN_TIME_ALIGN_MASK        0x00001000
#define SAND_HAL_MA_SI12_STATE_STATUS_MSM_RUN_TIME_ALIGN_SHIFT       12
#define SAND_HAL_MA_SI12_STATE_STATUS_MSM_RUN_TIME_ALIGN_MSB         12
#define SAND_HAL_MA_SI12_STATE_STATUS_MSM_RUN_TIME_ALIGN_LSB         12
#define SAND_HAL_MA_SI12_STATE_STATUS_MSM_RUN_TIME_ALIGN_TYPE        (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI12_STATE_STATUS_MSM_RUN_TIME_ALIGN_DEFAULT     0x00000000
#define SAND_HAL_MA_SI12_STATE_STATUS_BASM_POWER_DOWN_MASK           0x00000800
#define SAND_HAL_MA_SI12_STATE_STATUS_BASM_POWER_DOWN_SHIFT          11
#define SAND_HAL_MA_SI12_STATE_STATUS_BASM_POWER_DOWN_MSB            11
#define SAND_HAL_MA_SI12_STATE_STATUS_BASM_POWER_DOWN_LSB            11
#define SAND_HAL_MA_SI12_STATE_STATUS_BASM_POWER_DOWN_TYPE           (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI12_STATE_STATUS_BASM_POWER_DOWN_DEFAULT        0x00000001
#define SAND_HAL_MA_SI12_STATE_STATUS_BASM_POWER_UP_MASK             0x00000400
#define SAND_HAL_MA_SI12_STATE_STATUS_BASM_POWER_UP_SHIFT            10
#define SAND_HAL_MA_SI12_STATE_STATUS_BASM_POWER_UP_MSB              10
#define SAND_HAL_MA_SI12_STATE_STATUS_BASM_POWER_UP_LSB              10
#define SAND_HAL_MA_SI12_STATE_STATUS_BASM_POWER_UP_TYPE             (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI12_STATE_STATUS_BASM_POWER_UP_DEFAULT          0x00000000
#define SAND_HAL_MA_SI12_STATE_STATUS_BASM_LOCK_TO_RECEIVE_DATA_MASK 0x00000200
#define SAND_HAL_MA_SI12_STATE_STATUS_BASM_LOCK_TO_RECEIVE_DATA_SHIFT 9
#define SAND_HAL_MA_SI12_STATE_STATUS_BASM_LOCK_TO_RECEIVE_DATA_MSB  9
#define SAND_HAL_MA_SI12_STATE_STATUS_BASM_LOCK_TO_RECEIVE_DATA_LSB  9
#define SAND_HAL_MA_SI12_STATE_STATUS_BASM_LOCK_TO_RECEIVE_DATA_TYPE (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI12_STATE_STATUS_BASM_LOCK_TO_RECEIVE_DATA_DEFAULT 0x00000000
#define SAND_HAL_MA_SI12_STATE_STATUS_BASM_TURN_ON_RBC_CLOCK_MASK    0x00000100
#define SAND_HAL_MA_SI12_STATE_STATUS_BASM_TURN_ON_RBC_CLOCK_SHIFT   8
#define SAND_HAL_MA_SI12_STATE_STATUS_BASM_TURN_ON_RBC_CLOCK_MSB     8
#define SAND_HAL_MA_SI12_STATE_STATUS_BASM_TURN_ON_RBC_CLOCK_LSB     8
#define SAND_HAL_MA_SI12_STATE_STATUS_BASM_TURN_ON_RBC_CLOCK_TYPE    (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI12_STATE_STATUS_BASM_TURN_ON_RBC_CLOCK_DEFAULT 0x00000000
#define SAND_HAL_MA_SI12_STATE_STATUS_BASM_BYTE_ALIGNED_MASK         0x00000080
#define SAND_HAL_MA_SI12_STATE_STATUS_BASM_BYTE_ALIGNED_SHIFT        7
#define SAND_HAL_MA_SI12_STATE_STATUS_BASM_BYTE_ALIGNED_MSB          7
#define SAND_HAL_MA_SI12_STATE_STATUS_BASM_BYTE_ALIGNED_LSB          7
#define SAND_HAL_MA_SI12_STATE_STATUS_BASM_BYTE_ALIGNED_TYPE         (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI12_STATE_STATUS_BASM_BYTE_ALIGNED_DEFAULT      0x00000000
#define SAND_HAL_MA_SI12_STATE_STATUS_TASM_IDLE_MASK                 0x00000040
#define SAND_HAL_MA_SI12_STATE_STATUS_TASM_IDLE_SHIFT                6
#define SAND_HAL_MA_SI12_STATE_STATUS_TASM_IDLE_MSB                  6
#define SAND_HAL_MA_SI12_STATE_STATUS_TASM_IDLE_LSB                  6
#define SAND_HAL_MA_SI12_STATE_STATUS_TASM_IDLE_TYPE                 (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI12_STATE_STATUS_TASM_IDLE_DEFAULT              0x00000001
#define SAND_HAL_MA_SI12_STATE_STATUS_TASM_SOT_SEARCH_MASK           0x00000020
#define SAND_HAL_MA_SI12_STATE_STATUS_TASM_SOT_SEARCH_SHIFT          5
#define SAND_HAL_MA_SI12_STATE_STATUS_TASM_SOT_SEARCH_MSB            5
#define SAND_HAL_MA_SI12_STATE_STATUS_TASM_SOT_SEARCH_LSB            5
#define SAND_HAL_MA_SI12_STATE_STATUS_TASM_SOT_SEARCH_TYPE           (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI12_STATE_STATUS_TASM_SOT_SEARCH_DEFAULT        0x00000000
#define SAND_HAL_MA_SI12_STATE_STATUS_TASM_START_TS_COUNTER_MASK     0x00000010
#define SAND_HAL_MA_SI12_STATE_STATUS_TASM_START_TS_COUNTER_SHIFT    4
#define SAND_HAL_MA_SI12_STATE_STATUS_TASM_START_TS_COUNTER_MSB      4
#define SAND_HAL_MA_SI12_STATE_STATUS_TASM_START_TS_COUNTER_LSB      4
#define SAND_HAL_MA_SI12_STATE_STATUS_TASM_START_TS_COUNTER_TYPE     (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI12_STATE_STATUS_TASM_START_TS_COUNTER_DEFAULT  0x00000000
#define SAND_HAL_MA_SI12_STATE_STATUS_TASM_SOT_WINDOW_CLOSED_MASK    0x00000008
#define SAND_HAL_MA_SI12_STATE_STATUS_TASM_SOT_WINDOW_CLOSED_SHIFT   3
#define SAND_HAL_MA_SI12_STATE_STATUS_TASM_SOT_WINDOW_CLOSED_MSB     3
#define SAND_HAL_MA_SI12_STATE_STATUS_TASM_SOT_WINDOW_CLOSED_LSB     3
#define SAND_HAL_MA_SI12_STATE_STATUS_TASM_SOT_WINDOW_CLOSED_TYPE    (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI12_STATE_STATUS_TASM_SOT_WINDOW_CLOSED_DEFAULT 0x00000000
#define SAND_HAL_MA_SI12_STATE_STATUS_TASM_SOT_WINDOW_OPEN_MASK      0x00000004
#define SAND_HAL_MA_SI12_STATE_STATUS_TASM_SOT_WINDOW_OPEN_SHIFT     2
#define SAND_HAL_MA_SI12_STATE_STATUS_TASM_SOT_WINDOW_OPEN_MSB       2
#define SAND_HAL_MA_SI12_STATE_STATUS_TASM_SOT_WINDOW_OPEN_LSB       2
#define SAND_HAL_MA_SI12_STATE_STATUS_TASM_SOT_WINDOW_OPEN_TYPE      (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI12_STATE_STATUS_TASM_SOT_WINDOW_OPEN_DEFAULT   0x00000000
#define SAND_HAL_MA_SI12_STATE_STATUS_TASM_SOT_EARLY_MASK            0x00000002
#define SAND_HAL_MA_SI12_STATE_STATUS_TASM_SOT_EARLY_SHIFT           1
#define SAND_HAL_MA_SI12_STATE_STATUS_TASM_SOT_EARLY_MSB             1
#define SAND_HAL_MA_SI12_STATE_STATUS_TASM_SOT_EARLY_LSB             1
#define SAND_HAL_MA_SI12_STATE_STATUS_TASM_SOT_EARLY_TYPE            (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI12_STATE_STATUS_TASM_SOT_EARLY_DEFAULT         0x00000000
#define SAND_HAL_MA_SI12_STATE_STATUS_TASM_SOT_MISSING_MASK          0x00000001
#define SAND_HAL_MA_SI12_STATE_STATUS_TASM_SOT_MISSING_SHIFT         0
#define SAND_HAL_MA_SI12_STATE_STATUS_TASM_SOT_MISSING_MSB           0
#define SAND_HAL_MA_SI12_STATE_STATUS_TASM_SOT_MISSING_LSB           0
#define SAND_HAL_MA_SI12_STATE_STATUS_TASM_SOT_MISSING_TYPE          (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI12_STATE_STATUS_TASM_SOT_MISSING_DEFAULT       0x00000000

/* field level defines for Device: MA  Register: si13_state_status */
#define SAND_HAL_MA_SI13_STATE_STATUS_MSM_OFF_MASK                   0x00004000
#define SAND_HAL_MA_SI13_STATE_STATUS_MSM_OFF_SHIFT                  14
#define SAND_HAL_MA_SI13_STATE_STATUS_MSM_OFF_MSB                    14
#define SAND_HAL_MA_SI13_STATE_STATUS_MSM_OFF_LSB                    14
#define SAND_HAL_MA_SI13_STATE_STATUS_MSM_OFF_TYPE                   (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI13_STATE_STATUS_MSM_OFF_DEFAULT                0x00000001
#define SAND_HAL_MA_SI13_STATE_STATUS_MSM_RUN_BYTE_ALIGNMENT_MASK    0x00002000
#define SAND_HAL_MA_SI13_STATE_STATUS_MSM_RUN_BYTE_ALIGNMENT_SHIFT   13
#define SAND_HAL_MA_SI13_STATE_STATUS_MSM_RUN_BYTE_ALIGNMENT_MSB     13
#define SAND_HAL_MA_SI13_STATE_STATUS_MSM_RUN_BYTE_ALIGNMENT_LSB     13
#define SAND_HAL_MA_SI13_STATE_STATUS_MSM_RUN_BYTE_ALIGNMENT_TYPE    (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI13_STATE_STATUS_MSM_RUN_BYTE_ALIGNMENT_DEFAULT 0x00000000
#define SAND_HAL_MA_SI13_STATE_STATUS_MSM_RUN_TIME_ALIGN_MASK        0x00001000
#define SAND_HAL_MA_SI13_STATE_STATUS_MSM_RUN_TIME_ALIGN_SHIFT       12
#define SAND_HAL_MA_SI13_STATE_STATUS_MSM_RUN_TIME_ALIGN_MSB         12
#define SAND_HAL_MA_SI13_STATE_STATUS_MSM_RUN_TIME_ALIGN_LSB         12
#define SAND_HAL_MA_SI13_STATE_STATUS_MSM_RUN_TIME_ALIGN_TYPE        (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI13_STATE_STATUS_MSM_RUN_TIME_ALIGN_DEFAULT     0x00000000
#define SAND_HAL_MA_SI13_STATE_STATUS_BASM_POWER_DOWN_MASK           0x00000800
#define SAND_HAL_MA_SI13_STATE_STATUS_BASM_POWER_DOWN_SHIFT          11
#define SAND_HAL_MA_SI13_STATE_STATUS_BASM_POWER_DOWN_MSB            11
#define SAND_HAL_MA_SI13_STATE_STATUS_BASM_POWER_DOWN_LSB            11
#define SAND_HAL_MA_SI13_STATE_STATUS_BASM_POWER_DOWN_TYPE           (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI13_STATE_STATUS_BASM_POWER_DOWN_DEFAULT        0x00000001
#define SAND_HAL_MA_SI13_STATE_STATUS_BASM_POWER_UP_MASK             0x00000400
#define SAND_HAL_MA_SI13_STATE_STATUS_BASM_POWER_UP_SHIFT            10
#define SAND_HAL_MA_SI13_STATE_STATUS_BASM_POWER_UP_MSB              10
#define SAND_HAL_MA_SI13_STATE_STATUS_BASM_POWER_UP_LSB              10
#define SAND_HAL_MA_SI13_STATE_STATUS_BASM_POWER_UP_TYPE             (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI13_STATE_STATUS_BASM_POWER_UP_DEFAULT          0x00000000
#define SAND_HAL_MA_SI13_STATE_STATUS_BASM_LOCK_TO_RECEIVE_DATA_MASK 0x00000200
#define SAND_HAL_MA_SI13_STATE_STATUS_BASM_LOCK_TO_RECEIVE_DATA_SHIFT 9
#define SAND_HAL_MA_SI13_STATE_STATUS_BASM_LOCK_TO_RECEIVE_DATA_MSB  9
#define SAND_HAL_MA_SI13_STATE_STATUS_BASM_LOCK_TO_RECEIVE_DATA_LSB  9
#define SAND_HAL_MA_SI13_STATE_STATUS_BASM_LOCK_TO_RECEIVE_DATA_TYPE (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI13_STATE_STATUS_BASM_LOCK_TO_RECEIVE_DATA_DEFAULT 0x00000000
#define SAND_HAL_MA_SI13_STATE_STATUS_BASM_TURN_ON_RBC_CLOCK_MASK    0x00000100
#define SAND_HAL_MA_SI13_STATE_STATUS_BASM_TURN_ON_RBC_CLOCK_SHIFT   8
#define SAND_HAL_MA_SI13_STATE_STATUS_BASM_TURN_ON_RBC_CLOCK_MSB     8
#define SAND_HAL_MA_SI13_STATE_STATUS_BASM_TURN_ON_RBC_CLOCK_LSB     8
#define SAND_HAL_MA_SI13_STATE_STATUS_BASM_TURN_ON_RBC_CLOCK_TYPE    (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI13_STATE_STATUS_BASM_TURN_ON_RBC_CLOCK_DEFAULT 0x00000000
#define SAND_HAL_MA_SI13_STATE_STATUS_BASM_BYTE_ALIGNED_MASK         0x00000080
#define SAND_HAL_MA_SI13_STATE_STATUS_BASM_BYTE_ALIGNED_SHIFT        7
#define SAND_HAL_MA_SI13_STATE_STATUS_BASM_BYTE_ALIGNED_MSB          7
#define SAND_HAL_MA_SI13_STATE_STATUS_BASM_BYTE_ALIGNED_LSB          7
#define SAND_HAL_MA_SI13_STATE_STATUS_BASM_BYTE_ALIGNED_TYPE         (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI13_STATE_STATUS_BASM_BYTE_ALIGNED_DEFAULT      0x00000000
#define SAND_HAL_MA_SI13_STATE_STATUS_TASM_IDLE_MASK                 0x00000040
#define SAND_HAL_MA_SI13_STATE_STATUS_TASM_IDLE_SHIFT                6
#define SAND_HAL_MA_SI13_STATE_STATUS_TASM_IDLE_MSB                  6
#define SAND_HAL_MA_SI13_STATE_STATUS_TASM_IDLE_LSB                  6
#define SAND_HAL_MA_SI13_STATE_STATUS_TASM_IDLE_TYPE                 (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI13_STATE_STATUS_TASM_IDLE_DEFAULT              0x00000001
#define SAND_HAL_MA_SI13_STATE_STATUS_TASM_SOT_SEARCH_MASK           0x00000020
#define SAND_HAL_MA_SI13_STATE_STATUS_TASM_SOT_SEARCH_SHIFT          5
#define SAND_HAL_MA_SI13_STATE_STATUS_TASM_SOT_SEARCH_MSB            5
#define SAND_HAL_MA_SI13_STATE_STATUS_TASM_SOT_SEARCH_LSB            5
#define SAND_HAL_MA_SI13_STATE_STATUS_TASM_SOT_SEARCH_TYPE           (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI13_STATE_STATUS_TASM_SOT_SEARCH_DEFAULT        0x00000000
#define SAND_HAL_MA_SI13_STATE_STATUS_TASM_START_TS_COUNTER_MASK     0x00000010
#define SAND_HAL_MA_SI13_STATE_STATUS_TASM_START_TS_COUNTER_SHIFT    4
#define SAND_HAL_MA_SI13_STATE_STATUS_TASM_START_TS_COUNTER_MSB      4
#define SAND_HAL_MA_SI13_STATE_STATUS_TASM_START_TS_COUNTER_LSB      4
#define SAND_HAL_MA_SI13_STATE_STATUS_TASM_START_TS_COUNTER_TYPE     (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI13_STATE_STATUS_TASM_START_TS_COUNTER_DEFAULT  0x00000000
#define SAND_HAL_MA_SI13_STATE_STATUS_TASM_SOT_WINDOW_CLOSED_MASK    0x00000008
#define SAND_HAL_MA_SI13_STATE_STATUS_TASM_SOT_WINDOW_CLOSED_SHIFT   3
#define SAND_HAL_MA_SI13_STATE_STATUS_TASM_SOT_WINDOW_CLOSED_MSB     3
#define SAND_HAL_MA_SI13_STATE_STATUS_TASM_SOT_WINDOW_CLOSED_LSB     3
#define SAND_HAL_MA_SI13_STATE_STATUS_TASM_SOT_WINDOW_CLOSED_TYPE    (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI13_STATE_STATUS_TASM_SOT_WINDOW_CLOSED_DEFAULT 0x00000000
#define SAND_HAL_MA_SI13_STATE_STATUS_TASM_SOT_WINDOW_OPEN_MASK      0x00000004
#define SAND_HAL_MA_SI13_STATE_STATUS_TASM_SOT_WINDOW_OPEN_SHIFT     2
#define SAND_HAL_MA_SI13_STATE_STATUS_TASM_SOT_WINDOW_OPEN_MSB       2
#define SAND_HAL_MA_SI13_STATE_STATUS_TASM_SOT_WINDOW_OPEN_LSB       2
#define SAND_HAL_MA_SI13_STATE_STATUS_TASM_SOT_WINDOW_OPEN_TYPE      (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI13_STATE_STATUS_TASM_SOT_WINDOW_OPEN_DEFAULT   0x00000000
#define SAND_HAL_MA_SI13_STATE_STATUS_TASM_SOT_EARLY_MASK            0x00000002
#define SAND_HAL_MA_SI13_STATE_STATUS_TASM_SOT_EARLY_SHIFT           1
#define SAND_HAL_MA_SI13_STATE_STATUS_TASM_SOT_EARLY_MSB             1
#define SAND_HAL_MA_SI13_STATE_STATUS_TASM_SOT_EARLY_LSB             1
#define SAND_HAL_MA_SI13_STATE_STATUS_TASM_SOT_EARLY_TYPE            (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI13_STATE_STATUS_TASM_SOT_EARLY_DEFAULT         0x00000000
#define SAND_HAL_MA_SI13_STATE_STATUS_TASM_SOT_MISSING_MASK          0x00000001
#define SAND_HAL_MA_SI13_STATE_STATUS_TASM_SOT_MISSING_SHIFT         0
#define SAND_HAL_MA_SI13_STATE_STATUS_TASM_SOT_MISSING_MSB           0
#define SAND_HAL_MA_SI13_STATE_STATUS_TASM_SOT_MISSING_LSB           0
#define SAND_HAL_MA_SI13_STATE_STATUS_TASM_SOT_MISSING_TYPE          (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI13_STATE_STATUS_TASM_SOT_MISSING_DEFAULT       0x00000000

/* field level defines for Device: MA  Register: si14_state_status */
#define SAND_HAL_MA_SI14_STATE_STATUS_MSM_OFF_MASK                   0x00004000
#define SAND_HAL_MA_SI14_STATE_STATUS_MSM_OFF_SHIFT                  14
#define SAND_HAL_MA_SI14_STATE_STATUS_MSM_OFF_MSB                    14
#define SAND_HAL_MA_SI14_STATE_STATUS_MSM_OFF_LSB                    14
#define SAND_HAL_MA_SI14_STATE_STATUS_MSM_OFF_TYPE                   (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI14_STATE_STATUS_MSM_OFF_DEFAULT                0x00000001
#define SAND_HAL_MA_SI14_STATE_STATUS_MSM_RUN_BYTE_ALIGNMENT_MASK    0x00002000
#define SAND_HAL_MA_SI14_STATE_STATUS_MSM_RUN_BYTE_ALIGNMENT_SHIFT   13
#define SAND_HAL_MA_SI14_STATE_STATUS_MSM_RUN_BYTE_ALIGNMENT_MSB     13
#define SAND_HAL_MA_SI14_STATE_STATUS_MSM_RUN_BYTE_ALIGNMENT_LSB     13
#define SAND_HAL_MA_SI14_STATE_STATUS_MSM_RUN_BYTE_ALIGNMENT_TYPE    (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI14_STATE_STATUS_MSM_RUN_BYTE_ALIGNMENT_DEFAULT 0x00000000
#define SAND_HAL_MA_SI14_STATE_STATUS_MSM_RUN_TIME_ALIGN_MASK        0x00001000
#define SAND_HAL_MA_SI14_STATE_STATUS_MSM_RUN_TIME_ALIGN_SHIFT       12
#define SAND_HAL_MA_SI14_STATE_STATUS_MSM_RUN_TIME_ALIGN_MSB         12
#define SAND_HAL_MA_SI14_STATE_STATUS_MSM_RUN_TIME_ALIGN_LSB         12
#define SAND_HAL_MA_SI14_STATE_STATUS_MSM_RUN_TIME_ALIGN_TYPE        (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI14_STATE_STATUS_MSM_RUN_TIME_ALIGN_DEFAULT     0x00000000
#define SAND_HAL_MA_SI14_STATE_STATUS_BASM_POWER_DOWN_MASK           0x00000800
#define SAND_HAL_MA_SI14_STATE_STATUS_BASM_POWER_DOWN_SHIFT          11
#define SAND_HAL_MA_SI14_STATE_STATUS_BASM_POWER_DOWN_MSB            11
#define SAND_HAL_MA_SI14_STATE_STATUS_BASM_POWER_DOWN_LSB            11
#define SAND_HAL_MA_SI14_STATE_STATUS_BASM_POWER_DOWN_TYPE           (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI14_STATE_STATUS_BASM_POWER_DOWN_DEFAULT        0x00000001
#define SAND_HAL_MA_SI14_STATE_STATUS_BASM_POWER_UP_MASK             0x00000400
#define SAND_HAL_MA_SI14_STATE_STATUS_BASM_POWER_UP_SHIFT            10
#define SAND_HAL_MA_SI14_STATE_STATUS_BASM_POWER_UP_MSB              10
#define SAND_HAL_MA_SI14_STATE_STATUS_BASM_POWER_UP_LSB              10
#define SAND_HAL_MA_SI14_STATE_STATUS_BASM_POWER_UP_TYPE             (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI14_STATE_STATUS_BASM_POWER_UP_DEFAULT          0x00000000
#define SAND_HAL_MA_SI14_STATE_STATUS_BASM_LOCK_TO_RECEIVE_DATA_MASK 0x00000200
#define SAND_HAL_MA_SI14_STATE_STATUS_BASM_LOCK_TO_RECEIVE_DATA_SHIFT 9
#define SAND_HAL_MA_SI14_STATE_STATUS_BASM_LOCK_TO_RECEIVE_DATA_MSB  9
#define SAND_HAL_MA_SI14_STATE_STATUS_BASM_LOCK_TO_RECEIVE_DATA_LSB  9
#define SAND_HAL_MA_SI14_STATE_STATUS_BASM_LOCK_TO_RECEIVE_DATA_TYPE (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI14_STATE_STATUS_BASM_LOCK_TO_RECEIVE_DATA_DEFAULT 0x00000000
#define SAND_HAL_MA_SI14_STATE_STATUS_BASM_TURN_ON_RBC_CLOCK_MASK    0x00000100
#define SAND_HAL_MA_SI14_STATE_STATUS_BASM_TURN_ON_RBC_CLOCK_SHIFT   8
#define SAND_HAL_MA_SI14_STATE_STATUS_BASM_TURN_ON_RBC_CLOCK_MSB     8
#define SAND_HAL_MA_SI14_STATE_STATUS_BASM_TURN_ON_RBC_CLOCK_LSB     8
#define SAND_HAL_MA_SI14_STATE_STATUS_BASM_TURN_ON_RBC_CLOCK_TYPE    (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI14_STATE_STATUS_BASM_TURN_ON_RBC_CLOCK_DEFAULT 0x00000000
#define SAND_HAL_MA_SI14_STATE_STATUS_BASM_BYTE_ALIGNED_MASK         0x00000080
#define SAND_HAL_MA_SI14_STATE_STATUS_BASM_BYTE_ALIGNED_SHIFT        7
#define SAND_HAL_MA_SI14_STATE_STATUS_BASM_BYTE_ALIGNED_MSB          7
#define SAND_HAL_MA_SI14_STATE_STATUS_BASM_BYTE_ALIGNED_LSB          7
#define SAND_HAL_MA_SI14_STATE_STATUS_BASM_BYTE_ALIGNED_TYPE         (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI14_STATE_STATUS_BASM_BYTE_ALIGNED_DEFAULT      0x00000000
#define SAND_HAL_MA_SI14_STATE_STATUS_TASM_IDLE_MASK                 0x00000040
#define SAND_HAL_MA_SI14_STATE_STATUS_TASM_IDLE_SHIFT                6
#define SAND_HAL_MA_SI14_STATE_STATUS_TASM_IDLE_MSB                  6
#define SAND_HAL_MA_SI14_STATE_STATUS_TASM_IDLE_LSB                  6
#define SAND_HAL_MA_SI14_STATE_STATUS_TASM_IDLE_TYPE                 (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI14_STATE_STATUS_TASM_IDLE_DEFAULT              0x00000001
#define SAND_HAL_MA_SI14_STATE_STATUS_TASM_SOT_SEARCH_MASK           0x00000020
#define SAND_HAL_MA_SI14_STATE_STATUS_TASM_SOT_SEARCH_SHIFT          5
#define SAND_HAL_MA_SI14_STATE_STATUS_TASM_SOT_SEARCH_MSB            5
#define SAND_HAL_MA_SI14_STATE_STATUS_TASM_SOT_SEARCH_LSB            5
#define SAND_HAL_MA_SI14_STATE_STATUS_TASM_SOT_SEARCH_TYPE           (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI14_STATE_STATUS_TASM_SOT_SEARCH_DEFAULT        0x00000000
#define SAND_HAL_MA_SI14_STATE_STATUS_TASM_START_TS_COUNTER_MASK     0x00000010
#define SAND_HAL_MA_SI14_STATE_STATUS_TASM_START_TS_COUNTER_SHIFT    4
#define SAND_HAL_MA_SI14_STATE_STATUS_TASM_START_TS_COUNTER_MSB      4
#define SAND_HAL_MA_SI14_STATE_STATUS_TASM_START_TS_COUNTER_LSB      4
#define SAND_HAL_MA_SI14_STATE_STATUS_TASM_START_TS_COUNTER_TYPE     (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI14_STATE_STATUS_TASM_START_TS_COUNTER_DEFAULT  0x00000000
#define SAND_HAL_MA_SI14_STATE_STATUS_TASM_SOT_WINDOW_CLOSED_MASK    0x00000008
#define SAND_HAL_MA_SI14_STATE_STATUS_TASM_SOT_WINDOW_CLOSED_SHIFT   3
#define SAND_HAL_MA_SI14_STATE_STATUS_TASM_SOT_WINDOW_CLOSED_MSB     3
#define SAND_HAL_MA_SI14_STATE_STATUS_TASM_SOT_WINDOW_CLOSED_LSB     3
#define SAND_HAL_MA_SI14_STATE_STATUS_TASM_SOT_WINDOW_CLOSED_TYPE    (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI14_STATE_STATUS_TASM_SOT_WINDOW_CLOSED_DEFAULT 0x00000000
#define SAND_HAL_MA_SI14_STATE_STATUS_TASM_SOT_WINDOW_OPEN_MASK      0x00000004
#define SAND_HAL_MA_SI14_STATE_STATUS_TASM_SOT_WINDOW_OPEN_SHIFT     2
#define SAND_HAL_MA_SI14_STATE_STATUS_TASM_SOT_WINDOW_OPEN_MSB       2
#define SAND_HAL_MA_SI14_STATE_STATUS_TASM_SOT_WINDOW_OPEN_LSB       2
#define SAND_HAL_MA_SI14_STATE_STATUS_TASM_SOT_WINDOW_OPEN_TYPE      (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI14_STATE_STATUS_TASM_SOT_WINDOW_OPEN_DEFAULT   0x00000000
#define SAND_HAL_MA_SI14_STATE_STATUS_TASM_SOT_EARLY_MASK            0x00000002
#define SAND_HAL_MA_SI14_STATE_STATUS_TASM_SOT_EARLY_SHIFT           1
#define SAND_HAL_MA_SI14_STATE_STATUS_TASM_SOT_EARLY_MSB             1
#define SAND_HAL_MA_SI14_STATE_STATUS_TASM_SOT_EARLY_LSB             1
#define SAND_HAL_MA_SI14_STATE_STATUS_TASM_SOT_EARLY_TYPE            (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI14_STATE_STATUS_TASM_SOT_EARLY_DEFAULT         0x00000000
#define SAND_HAL_MA_SI14_STATE_STATUS_TASM_SOT_MISSING_MASK          0x00000001
#define SAND_HAL_MA_SI14_STATE_STATUS_TASM_SOT_MISSING_SHIFT         0
#define SAND_HAL_MA_SI14_STATE_STATUS_TASM_SOT_MISSING_MSB           0
#define SAND_HAL_MA_SI14_STATE_STATUS_TASM_SOT_MISSING_LSB           0
#define SAND_HAL_MA_SI14_STATE_STATUS_TASM_SOT_MISSING_TYPE          (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI14_STATE_STATUS_TASM_SOT_MISSING_DEFAULT       0x00000000

/* field level defines for Device: MA  Register: si15_state_status */
#define SAND_HAL_MA_SI15_STATE_STATUS_MSM_OFF_MASK                   0x00004000
#define SAND_HAL_MA_SI15_STATE_STATUS_MSM_OFF_SHIFT                  14
#define SAND_HAL_MA_SI15_STATE_STATUS_MSM_OFF_MSB                    14
#define SAND_HAL_MA_SI15_STATE_STATUS_MSM_OFF_LSB                    14
#define SAND_HAL_MA_SI15_STATE_STATUS_MSM_OFF_TYPE                   (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI15_STATE_STATUS_MSM_OFF_DEFAULT                0x00000001
#define SAND_HAL_MA_SI15_STATE_STATUS_MSM_RUN_BYTE_ALIGNMENT_MASK    0x00002000
#define SAND_HAL_MA_SI15_STATE_STATUS_MSM_RUN_BYTE_ALIGNMENT_SHIFT   13
#define SAND_HAL_MA_SI15_STATE_STATUS_MSM_RUN_BYTE_ALIGNMENT_MSB     13
#define SAND_HAL_MA_SI15_STATE_STATUS_MSM_RUN_BYTE_ALIGNMENT_LSB     13
#define SAND_HAL_MA_SI15_STATE_STATUS_MSM_RUN_BYTE_ALIGNMENT_TYPE    (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI15_STATE_STATUS_MSM_RUN_BYTE_ALIGNMENT_DEFAULT 0x00000000
#define SAND_HAL_MA_SI15_STATE_STATUS_MSM_RUN_TIME_ALIGN_MASK        0x00001000
#define SAND_HAL_MA_SI15_STATE_STATUS_MSM_RUN_TIME_ALIGN_SHIFT       12
#define SAND_HAL_MA_SI15_STATE_STATUS_MSM_RUN_TIME_ALIGN_MSB         12
#define SAND_HAL_MA_SI15_STATE_STATUS_MSM_RUN_TIME_ALIGN_LSB         12
#define SAND_HAL_MA_SI15_STATE_STATUS_MSM_RUN_TIME_ALIGN_TYPE        (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI15_STATE_STATUS_MSM_RUN_TIME_ALIGN_DEFAULT     0x00000000
#define SAND_HAL_MA_SI15_STATE_STATUS_BASM_POWER_DOWN_MASK           0x00000800
#define SAND_HAL_MA_SI15_STATE_STATUS_BASM_POWER_DOWN_SHIFT          11
#define SAND_HAL_MA_SI15_STATE_STATUS_BASM_POWER_DOWN_MSB            11
#define SAND_HAL_MA_SI15_STATE_STATUS_BASM_POWER_DOWN_LSB            11
#define SAND_HAL_MA_SI15_STATE_STATUS_BASM_POWER_DOWN_TYPE           (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI15_STATE_STATUS_BASM_POWER_DOWN_DEFAULT        0x00000001
#define SAND_HAL_MA_SI15_STATE_STATUS_BASM_POWER_UP_MASK             0x00000400
#define SAND_HAL_MA_SI15_STATE_STATUS_BASM_POWER_UP_SHIFT            10
#define SAND_HAL_MA_SI15_STATE_STATUS_BASM_POWER_UP_MSB              10
#define SAND_HAL_MA_SI15_STATE_STATUS_BASM_POWER_UP_LSB              10
#define SAND_HAL_MA_SI15_STATE_STATUS_BASM_POWER_UP_TYPE             (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI15_STATE_STATUS_BASM_POWER_UP_DEFAULT          0x00000000
#define SAND_HAL_MA_SI15_STATE_STATUS_BASM_LOCK_TO_RECEIVE_DATA_MASK 0x00000200
#define SAND_HAL_MA_SI15_STATE_STATUS_BASM_LOCK_TO_RECEIVE_DATA_SHIFT 9
#define SAND_HAL_MA_SI15_STATE_STATUS_BASM_LOCK_TO_RECEIVE_DATA_MSB  9
#define SAND_HAL_MA_SI15_STATE_STATUS_BASM_LOCK_TO_RECEIVE_DATA_LSB  9
#define SAND_HAL_MA_SI15_STATE_STATUS_BASM_LOCK_TO_RECEIVE_DATA_TYPE (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI15_STATE_STATUS_BASM_LOCK_TO_RECEIVE_DATA_DEFAULT 0x00000000
#define SAND_HAL_MA_SI15_STATE_STATUS_BASM_TURN_ON_RBC_CLOCK_MASK    0x00000100
#define SAND_HAL_MA_SI15_STATE_STATUS_BASM_TURN_ON_RBC_CLOCK_SHIFT   8
#define SAND_HAL_MA_SI15_STATE_STATUS_BASM_TURN_ON_RBC_CLOCK_MSB     8
#define SAND_HAL_MA_SI15_STATE_STATUS_BASM_TURN_ON_RBC_CLOCK_LSB     8
#define SAND_HAL_MA_SI15_STATE_STATUS_BASM_TURN_ON_RBC_CLOCK_TYPE    (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI15_STATE_STATUS_BASM_TURN_ON_RBC_CLOCK_DEFAULT 0x00000000
#define SAND_HAL_MA_SI15_STATE_STATUS_BASM_BYTE_ALIGNED_MASK         0x00000080
#define SAND_HAL_MA_SI15_STATE_STATUS_BASM_BYTE_ALIGNED_SHIFT        7
#define SAND_HAL_MA_SI15_STATE_STATUS_BASM_BYTE_ALIGNED_MSB          7
#define SAND_HAL_MA_SI15_STATE_STATUS_BASM_BYTE_ALIGNED_LSB          7
#define SAND_HAL_MA_SI15_STATE_STATUS_BASM_BYTE_ALIGNED_TYPE         (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI15_STATE_STATUS_BASM_BYTE_ALIGNED_DEFAULT      0x00000000
#define SAND_HAL_MA_SI15_STATE_STATUS_TASM_IDLE_MASK                 0x00000040
#define SAND_HAL_MA_SI15_STATE_STATUS_TASM_IDLE_SHIFT                6
#define SAND_HAL_MA_SI15_STATE_STATUS_TASM_IDLE_MSB                  6
#define SAND_HAL_MA_SI15_STATE_STATUS_TASM_IDLE_LSB                  6
#define SAND_HAL_MA_SI15_STATE_STATUS_TASM_IDLE_TYPE                 (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI15_STATE_STATUS_TASM_IDLE_DEFAULT              0x00000001
#define SAND_HAL_MA_SI15_STATE_STATUS_TASM_SOT_SEARCH_MASK           0x00000020
#define SAND_HAL_MA_SI15_STATE_STATUS_TASM_SOT_SEARCH_SHIFT          5
#define SAND_HAL_MA_SI15_STATE_STATUS_TASM_SOT_SEARCH_MSB            5
#define SAND_HAL_MA_SI15_STATE_STATUS_TASM_SOT_SEARCH_LSB            5
#define SAND_HAL_MA_SI15_STATE_STATUS_TASM_SOT_SEARCH_TYPE           (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI15_STATE_STATUS_TASM_SOT_SEARCH_DEFAULT        0x00000000
#define SAND_HAL_MA_SI15_STATE_STATUS_TASM_START_TS_COUNTER_MASK     0x00000010
#define SAND_HAL_MA_SI15_STATE_STATUS_TASM_START_TS_COUNTER_SHIFT    4
#define SAND_HAL_MA_SI15_STATE_STATUS_TASM_START_TS_COUNTER_MSB      4
#define SAND_HAL_MA_SI15_STATE_STATUS_TASM_START_TS_COUNTER_LSB      4
#define SAND_HAL_MA_SI15_STATE_STATUS_TASM_START_TS_COUNTER_TYPE     (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI15_STATE_STATUS_TASM_START_TS_COUNTER_DEFAULT  0x00000000
#define SAND_HAL_MA_SI15_STATE_STATUS_TASM_SOT_WINDOW_CLOSED_MASK    0x00000008
#define SAND_HAL_MA_SI15_STATE_STATUS_TASM_SOT_WINDOW_CLOSED_SHIFT   3
#define SAND_HAL_MA_SI15_STATE_STATUS_TASM_SOT_WINDOW_CLOSED_MSB     3
#define SAND_HAL_MA_SI15_STATE_STATUS_TASM_SOT_WINDOW_CLOSED_LSB     3
#define SAND_HAL_MA_SI15_STATE_STATUS_TASM_SOT_WINDOW_CLOSED_TYPE    (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI15_STATE_STATUS_TASM_SOT_WINDOW_CLOSED_DEFAULT 0x00000000
#define SAND_HAL_MA_SI15_STATE_STATUS_TASM_SOT_WINDOW_OPEN_MASK      0x00000004
#define SAND_HAL_MA_SI15_STATE_STATUS_TASM_SOT_WINDOW_OPEN_SHIFT     2
#define SAND_HAL_MA_SI15_STATE_STATUS_TASM_SOT_WINDOW_OPEN_MSB       2
#define SAND_HAL_MA_SI15_STATE_STATUS_TASM_SOT_WINDOW_OPEN_LSB       2
#define SAND_HAL_MA_SI15_STATE_STATUS_TASM_SOT_WINDOW_OPEN_TYPE      (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI15_STATE_STATUS_TASM_SOT_WINDOW_OPEN_DEFAULT   0x00000000
#define SAND_HAL_MA_SI15_STATE_STATUS_TASM_SOT_EARLY_MASK            0x00000002
#define SAND_HAL_MA_SI15_STATE_STATUS_TASM_SOT_EARLY_SHIFT           1
#define SAND_HAL_MA_SI15_STATE_STATUS_TASM_SOT_EARLY_MSB             1
#define SAND_HAL_MA_SI15_STATE_STATUS_TASM_SOT_EARLY_LSB             1
#define SAND_HAL_MA_SI15_STATE_STATUS_TASM_SOT_EARLY_TYPE            (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI15_STATE_STATUS_TASM_SOT_EARLY_DEFAULT         0x00000000
#define SAND_HAL_MA_SI15_STATE_STATUS_TASM_SOT_MISSING_MASK          0x00000001
#define SAND_HAL_MA_SI15_STATE_STATUS_TASM_SOT_MISSING_SHIFT         0
#define SAND_HAL_MA_SI15_STATE_STATUS_TASM_SOT_MISSING_MSB           0
#define SAND_HAL_MA_SI15_STATE_STATUS_TASM_SOT_MISSING_LSB           0
#define SAND_HAL_MA_SI15_STATE_STATUS_TASM_SOT_MISSING_TYPE          (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI15_STATE_STATUS_TASM_SOT_MISSING_DEFAULT       0x00000000

/* field level defines for Device: MA  Register: si0_sticky_state_status */
#define SAND_HAL_MA_SI0_STICKY_STATE_STATUS_S_MSM_OFF_MASK           0x00004000
#define SAND_HAL_MA_SI0_STICKY_STATE_STATUS_S_MSM_OFF_SHIFT          14
#define SAND_HAL_MA_SI0_STICKY_STATE_STATUS_S_MSM_OFF_MSB            14
#define SAND_HAL_MA_SI0_STICKY_STATE_STATUS_S_MSM_OFF_LSB            14
#define SAND_HAL_MA_SI0_STICKY_STATE_STATUS_S_MSM_OFF_TYPE           (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI0_STICKY_STATE_STATUS_S_MSM_OFF_DEFAULT        0x00000001
#define SAND_HAL_MA_SI0_STICKY_STATE_STATUS_S_MSM_RUN_BYTE_ALIGNMENT_MASK 0x00002000
#define SAND_HAL_MA_SI0_STICKY_STATE_STATUS_S_MSM_RUN_BYTE_ALIGNMENT_SHIFT 13
#define SAND_HAL_MA_SI0_STICKY_STATE_STATUS_S_MSM_RUN_BYTE_ALIGNMENT_MSB 13
#define SAND_HAL_MA_SI0_STICKY_STATE_STATUS_S_MSM_RUN_BYTE_ALIGNMENT_LSB 13
#define SAND_HAL_MA_SI0_STICKY_STATE_STATUS_S_MSM_RUN_BYTE_ALIGNMENT_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI0_STICKY_STATE_STATUS_S_MSM_RUN_BYTE_ALIGNMENT_DEFAULT 0x00000000
#define SAND_HAL_MA_SI0_STICKY_STATE_STATUS_S_MSM_RUN_TIME_ALIGN_MASK 0x00001000
#define SAND_HAL_MA_SI0_STICKY_STATE_STATUS_S_MSM_RUN_TIME_ALIGN_SHIFT 12
#define SAND_HAL_MA_SI0_STICKY_STATE_STATUS_S_MSM_RUN_TIME_ALIGN_MSB 12
#define SAND_HAL_MA_SI0_STICKY_STATE_STATUS_S_MSM_RUN_TIME_ALIGN_LSB 12
#define SAND_HAL_MA_SI0_STICKY_STATE_STATUS_S_MSM_RUN_TIME_ALIGN_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI0_STICKY_STATE_STATUS_S_MSM_RUN_TIME_ALIGN_DEFAULT 0x00000000
#define SAND_HAL_MA_SI0_STICKY_STATE_STATUS_S_BASM_POWER_DOWN_MASK   0x00000800
#define SAND_HAL_MA_SI0_STICKY_STATE_STATUS_S_BASM_POWER_DOWN_SHIFT  11
#define SAND_HAL_MA_SI0_STICKY_STATE_STATUS_S_BASM_POWER_DOWN_MSB    11
#define SAND_HAL_MA_SI0_STICKY_STATE_STATUS_S_BASM_POWER_DOWN_LSB    11
#define SAND_HAL_MA_SI0_STICKY_STATE_STATUS_S_BASM_POWER_DOWN_TYPE   (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI0_STICKY_STATE_STATUS_S_BASM_POWER_DOWN_DEFAULT 0x00000001
#define SAND_HAL_MA_SI0_STICKY_STATE_STATUS_S_BASM_POWER_UP_MASK     0x00000400
#define SAND_HAL_MA_SI0_STICKY_STATE_STATUS_S_BASM_POWER_UP_SHIFT    10
#define SAND_HAL_MA_SI0_STICKY_STATE_STATUS_S_BASM_POWER_UP_MSB      10
#define SAND_HAL_MA_SI0_STICKY_STATE_STATUS_S_BASM_POWER_UP_LSB      10
#define SAND_HAL_MA_SI0_STICKY_STATE_STATUS_S_BASM_POWER_UP_TYPE     (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI0_STICKY_STATE_STATUS_S_BASM_POWER_UP_DEFAULT  0x00000000
#define SAND_HAL_MA_SI0_STICKY_STATE_STATUS_S_BASM_LOCK_TO_RECEIVE_DATA_MASK 0x00000200
#define SAND_HAL_MA_SI0_STICKY_STATE_STATUS_S_BASM_LOCK_TO_RECEIVE_DATA_SHIFT 9
#define SAND_HAL_MA_SI0_STICKY_STATE_STATUS_S_BASM_LOCK_TO_RECEIVE_DATA_MSB 9
#define SAND_HAL_MA_SI0_STICKY_STATE_STATUS_S_BASM_LOCK_TO_RECEIVE_DATA_LSB 9
#define SAND_HAL_MA_SI0_STICKY_STATE_STATUS_S_BASM_LOCK_TO_RECEIVE_DATA_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI0_STICKY_STATE_STATUS_S_BASM_LOCK_TO_RECEIVE_DATA_DEFAULT 0x00000000
#define SAND_HAL_MA_SI0_STICKY_STATE_STATUS_S_BASM_TURN_ON_RBC_CLOCK_MASK 0x00000100
#define SAND_HAL_MA_SI0_STICKY_STATE_STATUS_S_BASM_TURN_ON_RBC_CLOCK_SHIFT 8
#define SAND_HAL_MA_SI0_STICKY_STATE_STATUS_S_BASM_TURN_ON_RBC_CLOCK_MSB 8
#define SAND_HAL_MA_SI0_STICKY_STATE_STATUS_S_BASM_TURN_ON_RBC_CLOCK_LSB 8
#define SAND_HAL_MA_SI0_STICKY_STATE_STATUS_S_BASM_TURN_ON_RBC_CLOCK_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI0_STICKY_STATE_STATUS_S_BASM_TURN_ON_RBC_CLOCK_DEFAULT 0x00000000
#define SAND_HAL_MA_SI0_STICKY_STATE_STATUS_S_BASM_BYTE_ALIGNED_MASK 0x00000080
#define SAND_HAL_MA_SI0_STICKY_STATE_STATUS_S_BASM_BYTE_ALIGNED_SHIFT 7
#define SAND_HAL_MA_SI0_STICKY_STATE_STATUS_S_BASM_BYTE_ALIGNED_MSB  7
#define SAND_HAL_MA_SI0_STICKY_STATE_STATUS_S_BASM_BYTE_ALIGNED_LSB  7
#define SAND_HAL_MA_SI0_STICKY_STATE_STATUS_S_BASM_BYTE_ALIGNED_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI0_STICKY_STATE_STATUS_S_BASM_BYTE_ALIGNED_DEFAULT 0x00000000
#define SAND_HAL_MA_SI0_STICKY_STATE_STATUS_S_TASM_IDLE_MASK         0x00000040
#define SAND_HAL_MA_SI0_STICKY_STATE_STATUS_S_TASM_IDLE_SHIFT        6
#define SAND_HAL_MA_SI0_STICKY_STATE_STATUS_S_TASM_IDLE_MSB          6
#define SAND_HAL_MA_SI0_STICKY_STATE_STATUS_S_TASM_IDLE_LSB          6
#define SAND_HAL_MA_SI0_STICKY_STATE_STATUS_S_TASM_IDLE_TYPE         (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI0_STICKY_STATE_STATUS_S_TASM_IDLE_DEFAULT      0x00000001
#define SAND_HAL_MA_SI0_STICKY_STATE_STATUS_S_TASM_SOT_SEARCH_MASK   0x00000020
#define SAND_HAL_MA_SI0_STICKY_STATE_STATUS_S_TASM_SOT_SEARCH_SHIFT  5
#define SAND_HAL_MA_SI0_STICKY_STATE_STATUS_S_TASM_SOT_SEARCH_MSB    5
#define SAND_HAL_MA_SI0_STICKY_STATE_STATUS_S_TASM_SOT_SEARCH_LSB    5
#define SAND_HAL_MA_SI0_STICKY_STATE_STATUS_S_TASM_SOT_SEARCH_TYPE   (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI0_STICKY_STATE_STATUS_S_TASM_SOT_SEARCH_DEFAULT 0x00000000
#define SAND_HAL_MA_SI0_STICKY_STATE_STATUS_S_TASM_START_TS_COUNTER_MASK 0x00000010
#define SAND_HAL_MA_SI0_STICKY_STATE_STATUS_S_TASM_START_TS_COUNTER_SHIFT 4
#define SAND_HAL_MA_SI0_STICKY_STATE_STATUS_S_TASM_START_TS_COUNTER_MSB 4
#define SAND_HAL_MA_SI0_STICKY_STATE_STATUS_S_TASM_START_TS_COUNTER_LSB 4
#define SAND_HAL_MA_SI0_STICKY_STATE_STATUS_S_TASM_START_TS_COUNTER_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI0_STICKY_STATE_STATUS_S_TASM_START_TS_COUNTER_DEFAULT 0x00000000
#define SAND_HAL_MA_SI0_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_CLOSED_MASK 0x00000008
#define SAND_HAL_MA_SI0_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_CLOSED_SHIFT 3
#define SAND_HAL_MA_SI0_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_CLOSED_MSB 3
#define SAND_HAL_MA_SI0_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_CLOSED_LSB 3
#define SAND_HAL_MA_SI0_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_CLOSED_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI0_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_CLOSED_DEFAULT 0x00000000
#define SAND_HAL_MA_SI0_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_OPEN_MASK 0x00000004
#define SAND_HAL_MA_SI0_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_OPEN_SHIFT 2
#define SAND_HAL_MA_SI0_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_OPEN_MSB 2
#define SAND_HAL_MA_SI0_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_OPEN_LSB 2
#define SAND_HAL_MA_SI0_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_OPEN_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI0_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_OPEN_DEFAULT 0x00000000
#define SAND_HAL_MA_SI0_STICKY_STATE_STATUS_S_TASM_SOT_EARLY_MASK    0x00000002
#define SAND_HAL_MA_SI0_STICKY_STATE_STATUS_S_TASM_SOT_EARLY_SHIFT   1
#define SAND_HAL_MA_SI0_STICKY_STATE_STATUS_S_TASM_SOT_EARLY_MSB     1
#define SAND_HAL_MA_SI0_STICKY_STATE_STATUS_S_TASM_SOT_EARLY_LSB     1
#define SAND_HAL_MA_SI0_STICKY_STATE_STATUS_S_TASM_SOT_EARLY_TYPE    (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI0_STICKY_STATE_STATUS_S_TASM_SOT_EARLY_DEFAULT 0x00000000
#define SAND_HAL_MA_SI0_STICKY_STATE_STATUS_S_TASM_SOT_MISSING_MASK  0x00000001
#define SAND_HAL_MA_SI0_STICKY_STATE_STATUS_S_TASM_SOT_MISSING_SHIFT 0
#define SAND_HAL_MA_SI0_STICKY_STATE_STATUS_S_TASM_SOT_MISSING_MSB   0
#define SAND_HAL_MA_SI0_STICKY_STATE_STATUS_S_TASM_SOT_MISSING_LSB   0
#define SAND_HAL_MA_SI0_STICKY_STATE_STATUS_S_TASM_SOT_MISSING_TYPE  (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI0_STICKY_STATE_STATUS_S_TASM_SOT_MISSING_DEFAULT 0x00000000

/* field level defines for Device: MA  Register: si1_sticky_state_status */
#define SAND_HAL_MA_SI1_STICKY_STATE_STATUS_S_MSM_OFF_MASK           0x00004000
#define SAND_HAL_MA_SI1_STICKY_STATE_STATUS_S_MSM_OFF_SHIFT          14
#define SAND_HAL_MA_SI1_STICKY_STATE_STATUS_S_MSM_OFF_MSB            14
#define SAND_HAL_MA_SI1_STICKY_STATE_STATUS_S_MSM_OFF_LSB            14
#define SAND_HAL_MA_SI1_STICKY_STATE_STATUS_S_MSM_OFF_TYPE           (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI1_STICKY_STATE_STATUS_S_MSM_OFF_DEFAULT        0x00000001
#define SAND_HAL_MA_SI1_STICKY_STATE_STATUS_S_MSM_RUN_BYTE_ALIGNMENT_MASK 0x00002000
#define SAND_HAL_MA_SI1_STICKY_STATE_STATUS_S_MSM_RUN_BYTE_ALIGNMENT_SHIFT 13
#define SAND_HAL_MA_SI1_STICKY_STATE_STATUS_S_MSM_RUN_BYTE_ALIGNMENT_MSB 13
#define SAND_HAL_MA_SI1_STICKY_STATE_STATUS_S_MSM_RUN_BYTE_ALIGNMENT_LSB 13
#define SAND_HAL_MA_SI1_STICKY_STATE_STATUS_S_MSM_RUN_BYTE_ALIGNMENT_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI1_STICKY_STATE_STATUS_S_MSM_RUN_BYTE_ALIGNMENT_DEFAULT 0x00000000
#define SAND_HAL_MA_SI1_STICKY_STATE_STATUS_S_MSM_RUN_TIME_ALIGN_MASK 0x00001000
#define SAND_HAL_MA_SI1_STICKY_STATE_STATUS_S_MSM_RUN_TIME_ALIGN_SHIFT 12
#define SAND_HAL_MA_SI1_STICKY_STATE_STATUS_S_MSM_RUN_TIME_ALIGN_MSB 12
#define SAND_HAL_MA_SI1_STICKY_STATE_STATUS_S_MSM_RUN_TIME_ALIGN_LSB 12
#define SAND_HAL_MA_SI1_STICKY_STATE_STATUS_S_MSM_RUN_TIME_ALIGN_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI1_STICKY_STATE_STATUS_S_MSM_RUN_TIME_ALIGN_DEFAULT 0x00000000
#define SAND_HAL_MA_SI1_STICKY_STATE_STATUS_S_BASM_POWER_DOWN_MASK   0x00000800
#define SAND_HAL_MA_SI1_STICKY_STATE_STATUS_S_BASM_POWER_DOWN_SHIFT  11
#define SAND_HAL_MA_SI1_STICKY_STATE_STATUS_S_BASM_POWER_DOWN_MSB    11
#define SAND_HAL_MA_SI1_STICKY_STATE_STATUS_S_BASM_POWER_DOWN_LSB    11
#define SAND_HAL_MA_SI1_STICKY_STATE_STATUS_S_BASM_POWER_DOWN_TYPE   (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI1_STICKY_STATE_STATUS_S_BASM_POWER_DOWN_DEFAULT 0x00000001
#define SAND_HAL_MA_SI1_STICKY_STATE_STATUS_S_BASM_POWER_UP_MASK     0x00000400
#define SAND_HAL_MA_SI1_STICKY_STATE_STATUS_S_BASM_POWER_UP_SHIFT    10
#define SAND_HAL_MA_SI1_STICKY_STATE_STATUS_S_BASM_POWER_UP_MSB      10
#define SAND_HAL_MA_SI1_STICKY_STATE_STATUS_S_BASM_POWER_UP_LSB      10
#define SAND_HAL_MA_SI1_STICKY_STATE_STATUS_S_BASM_POWER_UP_TYPE     (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI1_STICKY_STATE_STATUS_S_BASM_POWER_UP_DEFAULT  0x00000000
#define SAND_HAL_MA_SI1_STICKY_STATE_STATUS_S_BASM_LOCK_TO_RECEIVE_DATA_MASK 0x00000200
#define SAND_HAL_MA_SI1_STICKY_STATE_STATUS_S_BASM_LOCK_TO_RECEIVE_DATA_SHIFT 9
#define SAND_HAL_MA_SI1_STICKY_STATE_STATUS_S_BASM_LOCK_TO_RECEIVE_DATA_MSB 9
#define SAND_HAL_MA_SI1_STICKY_STATE_STATUS_S_BASM_LOCK_TO_RECEIVE_DATA_LSB 9
#define SAND_HAL_MA_SI1_STICKY_STATE_STATUS_S_BASM_LOCK_TO_RECEIVE_DATA_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI1_STICKY_STATE_STATUS_S_BASM_LOCK_TO_RECEIVE_DATA_DEFAULT 0x00000000
#define SAND_HAL_MA_SI1_STICKY_STATE_STATUS_S_BASM_TURN_ON_RBC_CLOCK_MASK 0x00000100
#define SAND_HAL_MA_SI1_STICKY_STATE_STATUS_S_BASM_TURN_ON_RBC_CLOCK_SHIFT 8
#define SAND_HAL_MA_SI1_STICKY_STATE_STATUS_S_BASM_TURN_ON_RBC_CLOCK_MSB 8
#define SAND_HAL_MA_SI1_STICKY_STATE_STATUS_S_BASM_TURN_ON_RBC_CLOCK_LSB 8
#define SAND_HAL_MA_SI1_STICKY_STATE_STATUS_S_BASM_TURN_ON_RBC_CLOCK_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI1_STICKY_STATE_STATUS_S_BASM_TURN_ON_RBC_CLOCK_DEFAULT 0x00000000
#define SAND_HAL_MA_SI1_STICKY_STATE_STATUS_S_BASM_BYTE_ALIGNED_MASK 0x00000080
#define SAND_HAL_MA_SI1_STICKY_STATE_STATUS_S_BASM_BYTE_ALIGNED_SHIFT 7
#define SAND_HAL_MA_SI1_STICKY_STATE_STATUS_S_BASM_BYTE_ALIGNED_MSB  7
#define SAND_HAL_MA_SI1_STICKY_STATE_STATUS_S_BASM_BYTE_ALIGNED_LSB  7
#define SAND_HAL_MA_SI1_STICKY_STATE_STATUS_S_BASM_BYTE_ALIGNED_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI1_STICKY_STATE_STATUS_S_BASM_BYTE_ALIGNED_DEFAULT 0x00000000
#define SAND_HAL_MA_SI1_STICKY_STATE_STATUS_S_TASM_IDLE_MASK         0x00000040
#define SAND_HAL_MA_SI1_STICKY_STATE_STATUS_S_TASM_IDLE_SHIFT        6
#define SAND_HAL_MA_SI1_STICKY_STATE_STATUS_S_TASM_IDLE_MSB          6
#define SAND_HAL_MA_SI1_STICKY_STATE_STATUS_S_TASM_IDLE_LSB          6
#define SAND_HAL_MA_SI1_STICKY_STATE_STATUS_S_TASM_IDLE_TYPE         (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI1_STICKY_STATE_STATUS_S_TASM_IDLE_DEFAULT      0x00000001
#define SAND_HAL_MA_SI1_STICKY_STATE_STATUS_S_TASM_SOT_SEARCH_MASK   0x00000020
#define SAND_HAL_MA_SI1_STICKY_STATE_STATUS_S_TASM_SOT_SEARCH_SHIFT  5
#define SAND_HAL_MA_SI1_STICKY_STATE_STATUS_S_TASM_SOT_SEARCH_MSB    5
#define SAND_HAL_MA_SI1_STICKY_STATE_STATUS_S_TASM_SOT_SEARCH_LSB    5
#define SAND_HAL_MA_SI1_STICKY_STATE_STATUS_S_TASM_SOT_SEARCH_TYPE   (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI1_STICKY_STATE_STATUS_S_TASM_SOT_SEARCH_DEFAULT 0x00000000
#define SAND_HAL_MA_SI1_STICKY_STATE_STATUS_S_TASM_START_TS_COUNTER_MASK 0x00000010
#define SAND_HAL_MA_SI1_STICKY_STATE_STATUS_S_TASM_START_TS_COUNTER_SHIFT 4
#define SAND_HAL_MA_SI1_STICKY_STATE_STATUS_S_TASM_START_TS_COUNTER_MSB 4
#define SAND_HAL_MA_SI1_STICKY_STATE_STATUS_S_TASM_START_TS_COUNTER_LSB 4
#define SAND_HAL_MA_SI1_STICKY_STATE_STATUS_S_TASM_START_TS_COUNTER_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI1_STICKY_STATE_STATUS_S_TASM_START_TS_COUNTER_DEFAULT 0x00000000
#define SAND_HAL_MA_SI1_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_CLOSED_MASK 0x00000008
#define SAND_HAL_MA_SI1_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_CLOSED_SHIFT 3
#define SAND_HAL_MA_SI1_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_CLOSED_MSB 3
#define SAND_HAL_MA_SI1_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_CLOSED_LSB 3
#define SAND_HAL_MA_SI1_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_CLOSED_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI1_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_CLOSED_DEFAULT 0x00000000
#define SAND_HAL_MA_SI1_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_OPEN_MASK 0x00000004
#define SAND_HAL_MA_SI1_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_OPEN_SHIFT 2
#define SAND_HAL_MA_SI1_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_OPEN_MSB 2
#define SAND_HAL_MA_SI1_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_OPEN_LSB 2
#define SAND_HAL_MA_SI1_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_OPEN_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI1_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_OPEN_DEFAULT 0x00000000
#define SAND_HAL_MA_SI1_STICKY_STATE_STATUS_S_TASM_SOT_EARLY_MASK    0x00000002
#define SAND_HAL_MA_SI1_STICKY_STATE_STATUS_S_TASM_SOT_EARLY_SHIFT   1
#define SAND_HAL_MA_SI1_STICKY_STATE_STATUS_S_TASM_SOT_EARLY_MSB     1
#define SAND_HAL_MA_SI1_STICKY_STATE_STATUS_S_TASM_SOT_EARLY_LSB     1
#define SAND_HAL_MA_SI1_STICKY_STATE_STATUS_S_TASM_SOT_EARLY_TYPE    (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI1_STICKY_STATE_STATUS_S_TASM_SOT_EARLY_DEFAULT 0x00000000
#define SAND_HAL_MA_SI1_STICKY_STATE_STATUS_S_TASM_SOT_MISSING_MASK  0x00000001
#define SAND_HAL_MA_SI1_STICKY_STATE_STATUS_S_TASM_SOT_MISSING_SHIFT 0
#define SAND_HAL_MA_SI1_STICKY_STATE_STATUS_S_TASM_SOT_MISSING_MSB   0
#define SAND_HAL_MA_SI1_STICKY_STATE_STATUS_S_TASM_SOT_MISSING_LSB   0
#define SAND_HAL_MA_SI1_STICKY_STATE_STATUS_S_TASM_SOT_MISSING_TYPE  (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI1_STICKY_STATE_STATUS_S_TASM_SOT_MISSING_DEFAULT 0x00000000

/* field level defines for Device: MA  Register: si2_sticky_state_status */
#define SAND_HAL_MA_SI2_STICKY_STATE_STATUS_S_MSM_OFF_MASK           0x00004000
#define SAND_HAL_MA_SI2_STICKY_STATE_STATUS_S_MSM_OFF_SHIFT          14
#define SAND_HAL_MA_SI2_STICKY_STATE_STATUS_S_MSM_OFF_MSB            14
#define SAND_HAL_MA_SI2_STICKY_STATE_STATUS_S_MSM_OFF_LSB            14
#define SAND_HAL_MA_SI2_STICKY_STATE_STATUS_S_MSM_OFF_TYPE           (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI2_STICKY_STATE_STATUS_S_MSM_OFF_DEFAULT        0x00000001
#define SAND_HAL_MA_SI2_STICKY_STATE_STATUS_S_MSM_RUN_BYTE_ALIGNMENT_MASK 0x00002000
#define SAND_HAL_MA_SI2_STICKY_STATE_STATUS_S_MSM_RUN_BYTE_ALIGNMENT_SHIFT 13
#define SAND_HAL_MA_SI2_STICKY_STATE_STATUS_S_MSM_RUN_BYTE_ALIGNMENT_MSB 13
#define SAND_HAL_MA_SI2_STICKY_STATE_STATUS_S_MSM_RUN_BYTE_ALIGNMENT_LSB 13
#define SAND_HAL_MA_SI2_STICKY_STATE_STATUS_S_MSM_RUN_BYTE_ALIGNMENT_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI2_STICKY_STATE_STATUS_S_MSM_RUN_BYTE_ALIGNMENT_DEFAULT 0x00000000
#define SAND_HAL_MA_SI2_STICKY_STATE_STATUS_S_MSM_RUN_TIME_ALIGN_MASK 0x00001000
#define SAND_HAL_MA_SI2_STICKY_STATE_STATUS_S_MSM_RUN_TIME_ALIGN_SHIFT 12
#define SAND_HAL_MA_SI2_STICKY_STATE_STATUS_S_MSM_RUN_TIME_ALIGN_MSB 12
#define SAND_HAL_MA_SI2_STICKY_STATE_STATUS_S_MSM_RUN_TIME_ALIGN_LSB 12
#define SAND_HAL_MA_SI2_STICKY_STATE_STATUS_S_MSM_RUN_TIME_ALIGN_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI2_STICKY_STATE_STATUS_S_MSM_RUN_TIME_ALIGN_DEFAULT 0x00000000
#define SAND_HAL_MA_SI2_STICKY_STATE_STATUS_S_BASM_POWER_DOWN_MASK   0x00000800
#define SAND_HAL_MA_SI2_STICKY_STATE_STATUS_S_BASM_POWER_DOWN_SHIFT  11
#define SAND_HAL_MA_SI2_STICKY_STATE_STATUS_S_BASM_POWER_DOWN_MSB    11
#define SAND_HAL_MA_SI2_STICKY_STATE_STATUS_S_BASM_POWER_DOWN_LSB    11
#define SAND_HAL_MA_SI2_STICKY_STATE_STATUS_S_BASM_POWER_DOWN_TYPE   (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI2_STICKY_STATE_STATUS_S_BASM_POWER_DOWN_DEFAULT 0x00000001
#define SAND_HAL_MA_SI2_STICKY_STATE_STATUS_S_BASM_POWER_UP_MASK     0x00000400
#define SAND_HAL_MA_SI2_STICKY_STATE_STATUS_S_BASM_POWER_UP_SHIFT    10
#define SAND_HAL_MA_SI2_STICKY_STATE_STATUS_S_BASM_POWER_UP_MSB      10
#define SAND_HAL_MA_SI2_STICKY_STATE_STATUS_S_BASM_POWER_UP_LSB      10
#define SAND_HAL_MA_SI2_STICKY_STATE_STATUS_S_BASM_POWER_UP_TYPE     (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI2_STICKY_STATE_STATUS_S_BASM_POWER_UP_DEFAULT  0x00000000
#define SAND_HAL_MA_SI2_STICKY_STATE_STATUS_S_BASM_LOCK_TO_RECEIVE_DATA_MASK 0x00000200
#define SAND_HAL_MA_SI2_STICKY_STATE_STATUS_S_BASM_LOCK_TO_RECEIVE_DATA_SHIFT 9
#define SAND_HAL_MA_SI2_STICKY_STATE_STATUS_S_BASM_LOCK_TO_RECEIVE_DATA_MSB 9
#define SAND_HAL_MA_SI2_STICKY_STATE_STATUS_S_BASM_LOCK_TO_RECEIVE_DATA_LSB 9
#define SAND_HAL_MA_SI2_STICKY_STATE_STATUS_S_BASM_LOCK_TO_RECEIVE_DATA_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI2_STICKY_STATE_STATUS_S_BASM_LOCK_TO_RECEIVE_DATA_DEFAULT 0x00000000
#define SAND_HAL_MA_SI2_STICKY_STATE_STATUS_S_BASM_TURN_ON_RBC_CLOCK_MASK 0x00000100
#define SAND_HAL_MA_SI2_STICKY_STATE_STATUS_S_BASM_TURN_ON_RBC_CLOCK_SHIFT 8
#define SAND_HAL_MA_SI2_STICKY_STATE_STATUS_S_BASM_TURN_ON_RBC_CLOCK_MSB 8
#define SAND_HAL_MA_SI2_STICKY_STATE_STATUS_S_BASM_TURN_ON_RBC_CLOCK_LSB 8
#define SAND_HAL_MA_SI2_STICKY_STATE_STATUS_S_BASM_TURN_ON_RBC_CLOCK_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI2_STICKY_STATE_STATUS_S_BASM_TURN_ON_RBC_CLOCK_DEFAULT 0x00000000
#define SAND_HAL_MA_SI2_STICKY_STATE_STATUS_S_BASM_BYTE_ALIGNED_MASK 0x00000080
#define SAND_HAL_MA_SI2_STICKY_STATE_STATUS_S_BASM_BYTE_ALIGNED_SHIFT 7
#define SAND_HAL_MA_SI2_STICKY_STATE_STATUS_S_BASM_BYTE_ALIGNED_MSB  7
#define SAND_HAL_MA_SI2_STICKY_STATE_STATUS_S_BASM_BYTE_ALIGNED_LSB  7
#define SAND_HAL_MA_SI2_STICKY_STATE_STATUS_S_BASM_BYTE_ALIGNED_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI2_STICKY_STATE_STATUS_S_BASM_BYTE_ALIGNED_DEFAULT 0x00000000
#define SAND_HAL_MA_SI2_STICKY_STATE_STATUS_S_TASM_IDLE_MASK         0x00000040
#define SAND_HAL_MA_SI2_STICKY_STATE_STATUS_S_TASM_IDLE_SHIFT        6
#define SAND_HAL_MA_SI2_STICKY_STATE_STATUS_S_TASM_IDLE_MSB          6
#define SAND_HAL_MA_SI2_STICKY_STATE_STATUS_S_TASM_IDLE_LSB          6
#define SAND_HAL_MA_SI2_STICKY_STATE_STATUS_S_TASM_IDLE_TYPE         (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI2_STICKY_STATE_STATUS_S_TASM_IDLE_DEFAULT      0x00000001
#define SAND_HAL_MA_SI2_STICKY_STATE_STATUS_S_TASM_SOT_SEARCH_MASK   0x00000020
#define SAND_HAL_MA_SI2_STICKY_STATE_STATUS_S_TASM_SOT_SEARCH_SHIFT  5
#define SAND_HAL_MA_SI2_STICKY_STATE_STATUS_S_TASM_SOT_SEARCH_MSB    5
#define SAND_HAL_MA_SI2_STICKY_STATE_STATUS_S_TASM_SOT_SEARCH_LSB    5
#define SAND_HAL_MA_SI2_STICKY_STATE_STATUS_S_TASM_SOT_SEARCH_TYPE   (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI2_STICKY_STATE_STATUS_S_TASM_SOT_SEARCH_DEFAULT 0x00000000
#define SAND_HAL_MA_SI2_STICKY_STATE_STATUS_S_TASM_START_TS_COUNTER_MASK 0x00000010
#define SAND_HAL_MA_SI2_STICKY_STATE_STATUS_S_TASM_START_TS_COUNTER_SHIFT 4
#define SAND_HAL_MA_SI2_STICKY_STATE_STATUS_S_TASM_START_TS_COUNTER_MSB 4
#define SAND_HAL_MA_SI2_STICKY_STATE_STATUS_S_TASM_START_TS_COUNTER_LSB 4
#define SAND_HAL_MA_SI2_STICKY_STATE_STATUS_S_TASM_START_TS_COUNTER_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI2_STICKY_STATE_STATUS_S_TASM_START_TS_COUNTER_DEFAULT 0x00000000
#define SAND_HAL_MA_SI2_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_CLOSED_MASK 0x00000008
#define SAND_HAL_MA_SI2_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_CLOSED_SHIFT 3
#define SAND_HAL_MA_SI2_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_CLOSED_MSB 3
#define SAND_HAL_MA_SI2_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_CLOSED_LSB 3
#define SAND_HAL_MA_SI2_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_CLOSED_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI2_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_CLOSED_DEFAULT 0x00000000
#define SAND_HAL_MA_SI2_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_OPEN_MASK 0x00000004
#define SAND_HAL_MA_SI2_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_OPEN_SHIFT 2
#define SAND_HAL_MA_SI2_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_OPEN_MSB 2
#define SAND_HAL_MA_SI2_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_OPEN_LSB 2
#define SAND_HAL_MA_SI2_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_OPEN_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI2_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_OPEN_DEFAULT 0x00000000
#define SAND_HAL_MA_SI2_STICKY_STATE_STATUS_S_TASM_SOT_EARLY_MASK    0x00000002
#define SAND_HAL_MA_SI2_STICKY_STATE_STATUS_S_TASM_SOT_EARLY_SHIFT   1
#define SAND_HAL_MA_SI2_STICKY_STATE_STATUS_S_TASM_SOT_EARLY_MSB     1
#define SAND_HAL_MA_SI2_STICKY_STATE_STATUS_S_TASM_SOT_EARLY_LSB     1
#define SAND_HAL_MA_SI2_STICKY_STATE_STATUS_S_TASM_SOT_EARLY_TYPE    (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI2_STICKY_STATE_STATUS_S_TASM_SOT_EARLY_DEFAULT 0x00000000
#define SAND_HAL_MA_SI2_STICKY_STATE_STATUS_S_TASM_SOT_MISSING_MASK  0x00000001
#define SAND_HAL_MA_SI2_STICKY_STATE_STATUS_S_TASM_SOT_MISSING_SHIFT 0
#define SAND_HAL_MA_SI2_STICKY_STATE_STATUS_S_TASM_SOT_MISSING_MSB   0
#define SAND_HAL_MA_SI2_STICKY_STATE_STATUS_S_TASM_SOT_MISSING_LSB   0
#define SAND_HAL_MA_SI2_STICKY_STATE_STATUS_S_TASM_SOT_MISSING_TYPE  (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI2_STICKY_STATE_STATUS_S_TASM_SOT_MISSING_DEFAULT 0x00000000

/* field level defines for Device: MA  Register: si3_sticky_state_status */
#define SAND_HAL_MA_SI3_STICKY_STATE_STATUS_S_MSM_OFF_MASK           0x00004000
#define SAND_HAL_MA_SI3_STICKY_STATE_STATUS_S_MSM_OFF_SHIFT          14
#define SAND_HAL_MA_SI3_STICKY_STATE_STATUS_S_MSM_OFF_MSB            14
#define SAND_HAL_MA_SI3_STICKY_STATE_STATUS_S_MSM_OFF_LSB            14
#define SAND_HAL_MA_SI3_STICKY_STATE_STATUS_S_MSM_OFF_TYPE           (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI3_STICKY_STATE_STATUS_S_MSM_OFF_DEFAULT        0x00000001
#define SAND_HAL_MA_SI3_STICKY_STATE_STATUS_S_MSM_RUN_BYTE_ALIGNMENT_MASK 0x00002000
#define SAND_HAL_MA_SI3_STICKY_STATE_STATUS_S_MSM_RUN_BYTE_ALIGNMENT_SHIFT 13
#define SAND_HAL_MA_SI3_STICKY_STATE_STATUS_S_MSM_RUN_BYTE_ALIGNMENT_MSB 13
#define SAND_HAL_MA_SI3_STICKY_STATE_STATUS_S_MSM_RUN_BYTE_ALIGNMENT_LSB 13
#define SAND_HAL_MA_SI3_STICKY_STATE_STATUS_S_MSM_RUN_BYTE_ALIGNMENT_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI3_STICKY_STATE_STATUS_S_MSM_RUN_BYTE_ALIGNMENT_DEFAULT 0x00000000
#define SAND_HAL_MA_SI3_STICKY_STATE_STATUS_S_MSM_RUN_TIME_ALIGN_MASK 0x00001000
#define SAND_HAL_MA_SI3_STICKY_STATE_STATUS_S_MSM_RUN_TIME_ALIGN_SHIFT 12
#define SAND_HAL_MA_SI3_STICKY_STATE_STATUS_S_MSM_RUN_TIME_ALIGN_MSB 12
#define SAND_HAL_MA_SI3_STICKY_STATE_STATUS_S_MSM_RUN_TIME_ALIGN_LSB 12
#define SAND_HAL_MA_SI3_STICKY_STATE_STATUS_S_MSM_RUN_TIME_ALIGN_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI3_STICKY_STATE_STATUS_S_MSM_RUN_TIME_ALIGN_DEFAULT 0x00000000
#define SAND_HAL_MA_SI3_STICKY_STATE_STATUS_S_BASM_POWER_DOWN_MASK   0x00000800
#define SAND_HAL_MA_SI3_STICKY_STATE_STATUS_S_BASM_POWER_DOWN_SHIFT  11
#define SAND_HAL_MA_SI3_STICKY_STATE_STATUS_S_BASM_POWER_DOWN_MSB    11
#define SAND_HAL_MA_SI3_STICKY_STATE_STATUS_S_BASM_POWER_DOWN_LSB    11
#define SAND_HAL_MA_SI3_STICKY_STATE_STATUS_S_BASM_POWER_DOWN_TYPE   (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI3_STICKY_STATE_STATUS_S_BASM_POWER_DOWN_DEFAULT 0x00000001
#define SAND_HAL_MA_SI3_STICKY_STATE_STATUS_S_BASM_POWER_UP_MASK     0x00000400
#define SAND_HAL_MA_SI3_STICKY_STATE_STATUS_S_BASM_POWER_UP_SHIFT    10
#define SAND_HAL_MA_SI3_STICKY_STATE_STATUS_S_BASM_POWER_UP_MSB      10
#define SAND_HAL_MA_SI3_STICKY_STATE_STATUS_S_BASM_POWER_UP_LSB      10
#define SAND_HAL_MA_SI3_STICKY_STATE_STATUS_S_BASM_POWER_UP_TYPE     (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI3_STICKY_STATE_STATUS_S_BASM_POWER_UP_DEFAULT  0x00000000
#define SAND_HAL_MA_SI3_STICKY_STATE_STATUS_S_BASM_LOCK_TO_RECEIVE_DATA_MASK 0x00000200
#define SAND_HAL_MA_SI3_STICKY_STATE_STATUS_S_BASM_LOCK_TO_RECEIVE_DATA_SHIFT 9
#define SAND_HAL_MA_SI3_STICKY_STATE_STATUS_S_BASM_LOCK_TO_RECEIVE_DATA_MSB 9
#define SAND_HAL_MA_SI3_STICKY_STATE_STATUS_S_BASM_LOCK_TO_RECEIVE_DATA_LSB 9
#define SAND_HAL_MA_SI3_STICKY_STATE_STATUS_S_BASM_LOCK_TO_RECEIVE_DATA_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI3_STICKY_STATE_STATUS_S_BASM_LOCK_TO_RECEIVE_DATA_DEFAULT 0x00000000
#define SAND_HAL_MA_SI3_STICKY_STATE_STATUS_S_BASM_TURN_ON_RBC_CLOCK_MASK 0x00000100
#define SAND_HAL_MA_SI3_STICKY_STATE_STATUS_S_BASM_TURN_ON_RBC_CLOCK_SHIFT 8
#define SAND_HAL_MA_SI3_STICKY_STATE_STATUS_S_BASM_TURN_ON_RBC_CLOCK_MSB 8
#define SAND_HAL_MA_SI3_STICKY_STATE_STATUS_S_BASM_TURN_ON_RBC_CLOCK_LSB 8
#define SAND_HAL_MA_SI3_STICKY_STATE_STATUS_S_BASM_TURN_ON_RBC_CLOCK_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI3_STICKY_STATE_STATUS_S_BASM_TURN_ON_RBC_CLOCK_DEFAULT 0x00000000
#define SAND_HAL_MA_SI3_STICKY_STATE_STATUS_S_BASM_BYTE_ALIGNED_MASK 0x00000080
#define SAND_HAL_MA_SI3_STICKY_STATE_STATUS_S_BASM_BYTE_ALIGNED_SHIFT 7
#define SAND_HAL_MA_SI3_STICKY_STATE_STATUS_S_BASM_BYTE_ALIGNED_MSB  7
#define SAND_HAL_MA_SI3_STICKY_STATE_STATUS_S_BASM_BYTE_ALIGNED_LSB  7
#define SAND_HAL_MA_SI3_STICKY_STATE_STATUS_S_BASM_BYTE_ALIGNED_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI3_STICKY_STATE_STATUS_S_BASM_BYTE_ALIGNED_DEFAULT 0x00000000
#define SAND_HAL_MA_SI3_STICKY_STATE_STATUS_S_TASM_IDLE_MASK         0x00000040
#define SAND_HAL_MA_SI3_STICKY_STATE_STATUS_S_TASM_IDLE_SHIFT        6
#define SAND_HAL_MA_SI3_STICKY_STATE_STATUS_S_TASM_IDLE_MSB          6
#define SAND_HAL_MA_SI3_STICKY_STATE_STATUS_S_TASM_IDLE_LSB          6
#define SAND_HAL_MA_SI3_STICKY_STATE_STATUS_S_TASM_IDLE_TYPE         (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI3_STICKY_STATE_STATUS_S_TASM_IDLE_DEFAULT      0x00000001
#define SAND_HAL_MA_SI3_STICKY_STATE_STATUS_S_TASM_SOT_SEARCH_MASK   0x00000020
#define SAND_HAL_MA_SI3_STICKY_STATE_STATUS_S_TASM_SOT_SEARCH_SHIFT  5
#define SAND_HAL_MA_SI3_STICKY_STATE_STATUS_S_TASM_SOT_SEARCH_MSB    5
#define SAND_HAL_MA_SI3_STICKY_STATE_STATUS_S_TASM_SOT_SEARCH_LSB    5
#define SAND_HAL_MA_SI3_STICKY_STATE_STATUS_S_TASM_SOT_SEARCH_TYPE   (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI3_STICKY_STATE_STATUS_S_TASM_SOT_SEARCH_DEFAULT 0x00000000
#define SAND_HAL_MA_SI3_STICKY_STATE_STATUS_S_TASM_START_TS_COUNTER_MASK 0x00000010
#define SAND_HAL_MA_SI3_STICKY_STATE_STATUS_S_TASM_START_TS_COUNTER_SHIFT 4
#define SAND_HAL_MA_SI3_STICKY_STATE_STATUS_S_TASM_START_TS_COUNTER_MSB 4
#define SAND_HAL_MA_SI3_STICKY_STATE_STATUS_S_TASM_START_TS_COUNTER_LSB 4
#define SAND_HAL_MA_SI3_STICKY_STATE_STATUS_S_TASM_START_TS_COUNTER_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI3_STICKY_STATE_STATUS_S_TASM_START_TS_COUNTER_DEFAULT 0x00000000
#define SAND_HAL_MA_SI3_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_CLOSED_MASK 0x00000008
#define SAND_HAL_MA_SI3_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_CLOSED_SHIFT 3
#define SAND_HAL_MA_SI3_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_CLOSED_MSB 3
#define SAND_HAL_MA_SI3_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_CLOSED_LSB 3
#define SAND_HAL_MA_SI3_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_CLOSED_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI3_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_CLOSED_DEFAULT 0x00000000
#define SAND_HAL_MA_SI3_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_OPEN_MASK 0x00000004
#define SAND_HAL_MA_SI3_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_OPEN_SHIFT 2
#define SAND_HAL_MA_SI3_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_OPEN_MSB 2
#define SAND_HAL_MA_SI3_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_OPEN_LSB 2
#define SAND_HAL_MA_SI3_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_OPEN_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI3_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_OPEN_DEFAULT 0x00000000
#define SAND_HAL_MA_SI3_STICKY_STATE_STATUS_S_TASM_SOT_EARLY_MASK    0x00000002
#define SAND_HAL_MA_SI3_STICKY_STATE_STATUS_S_TASM_SOT_EARLY_SHIFT   1
#define SAND_HAL_MA_SI3_STICKY_STATE_STATUS_S_TASM_SOT_EARLY_MSB     1
#define SAND_HAL_MA_SI3_STICKY_STATE_STATUS_S_TASM_SOT_EARLY_LSB     1
#define SAND_HAL_MA_SI3_STICKY_STATE_STATUS_S_TASM_SOT_EARLY_TYPE    (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI3_STICKY_STATE_STATUS_S_TASM_SOT_EARLY_DEFAULT 0x00000000
#define SAND_HAL_MA_SI3_STICKY_STATE_STATUS_S_TASM_SOT_MISSING_MASK  0x00000001
#define SAND_HAL_MA_SI3_STICKY_STATE_STATUS_S_TASM_SOT_MISSING_SHIFT 0
#define SAND_HAL_MA_SI3_STICKY_STATE_STATUS_S_TASM_SOT_MISSING_MSB   0
#define SAND_HAL_MA_SI3_STICKY_STATE_STATUS_S_TASM_SOT_MISSING_LSB   0
#define SAND_HAL_MA_SI3_STICKY_STATE_STATUS_S_TASM_SOT_MISSING_TYPE  (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI3_STICKY_STATE_STATUS_S_TASM_SOT_MISSING_DEFAULT 0x00000000

/* field level defines for Device: MA  Register: si4_sticky_state_status */
#define SAND_HAL_MA_SI4_STICKY_STATE_STATUS_S_MSM_OFF_MASK           0x00004000
#define SAND_HAL_MA_SI4_STICKY_STATE_STATUS_S_MSM_OFF_SHIFT          14
#define SAND_HAL_MA_SI4_STICKY_STATE_STATUS_S_MSM_OFF_MSB            14
#define SAND_HAL_MA_SI4_STICKY_STATE_STATUS_S_MSM_OFF_LSB            14
#define SAND_HAL_MA_SI4_STICKY_STATE_STATUS_S_MSM_OFF_TYPE           (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI4_STICKY_STATE_STATUS_S_MSM_OFF_DEFAULT        0x00000001
#define SAND_HAL_MA_SI4_STICKY_STATE_STATUS_S_MSM_RUN_BYTE_ALIGNMENT_MASK 0x00002000
#define SAND_HAL_MA_SI4_STICKY_STATE_STATUS_S_MSM_RUN_BYTE_ALIGNMENT_SHIFT 13
#define SAND_HAL_MA_SI4_STICKY_STATE_STATUS_S_MSM_RUN_BYTE_ALIGNMENT_MSB 13
#define SAND_HAL_MA_SI4_STICKY_STATE_STATUS_S_MSM_RUN_BYTE_ALIGNMENT_LSB 13
#define SAND_HAL_MA_SI4_STICKY_STATE_STATUS_S_MSM_RUN_BYTE_ALIGNMENT_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI4_STICKY_STATE_STATUS_S_MSM_RUN_BYTE_ALIGNMENT_DEFAULT 0x00000000
#define SAND_HAL_MA_SI4_STICKY_STATE_STATUS_S_MSM_RUN_TIME_ALIGN_MASK 0x00001000
#define SAND_HAL_MA_SI4_STICKY_STATE_STATUS_S_MSM_RUN_TIME_ALIGN_SHIFT 12
#define SAND_HAL_MA_SI4_STICKY_STATE_STATUS_S_MSM_RUN_TIME_ALIGN_MSB 12
#define SAND_HAL_MA_SI4_STICKY_STATE_STATUS_S_MSM_RUN_TIME_ALIGN_LSB 12
#define SAND_HAL_MA_SI4_STICKY_STATE_STATUS_S_MSM_RUN_TIME_ALIGN_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI4_STICKY_STATE_STATUS_S_MSM_RUN_TIME_ALIGN_DEFAULT 0x00000000
#define SAND_HAL_MA_SI4_STICKY_STATE_STATUS_S_BASM_POWER_DOWN_MASK   0x00000800
#define SAND_HAL_MA_SI4_STICKY_STATE_STATUS_S_BASM_POWER_DOWN_SHIFT  11
#define SAND_HAL_MA_SI4_STICKY_STATE_STATUS_S_BASM_POWER_DOWN_MSB    11
#define SAND_HAL_MA_SI4_STICKY_STATE_STATUS_S_BASM_POWER_DOWN_LSB    11
#define SAND_HAL_MA_SI4_STICKY_STATE_STATUS_S_BASM_POWER_DOWN_TYPE   (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI4_STICKY_STATE_STATUS_S_BASM_POWER_DOWN_DEFAULT 0x00000001
#define SAND_HAL_MA_SI4_STICKY_STATE_STATUS_S_BASM_POWER_UP_MASK     0x00000400
#define SAND_HAL_MA_SI4_STICKY_STATE_STATUS_S_BASM_POWER_UP_SHIFT    10
#define SAND_HAL_MA_SI4_STICKY_STATE_STATUS_S_BASM_POWER_UP_MSB      10
#define SAND_HAL_MA_SI4_STICKY_STATE_STATUS_S_BASM_POWER_UP_LSB      10
#define SAND_HAL_MA_SI4_STICKY_STATE_STATUS_S_BASM_POWER_UP_TYPE     (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI4_STICKY_STATE_STATUS_S_BASM_POWER_UP_DEFAULT  0x00000000
#define SAND_HAL_MA_SI4_STICKY_STATE_STATUS_S_BASM_LOCK_TO_RECEIVE_DATA_MASK 0x00000200
#define SAND_HAL_MA_SI4_STICKY_STATE_STATUS_S_BASM_LOCK_TO_RECEIVE_DATA_SHIFT 9
#define SAND_HAL_MA_SI4_STICKY_STATE_STATUS_S_BASM_LOCK_TO_RECEIVE_DATA_MSB 9
#define SAND_HAL_MA_SI4_STICKY_STATE_STATUS_S_BASM_LOCK_TO_RECEIVE_DATA_LSB 9
#define SAND_HAL_MA_SI4_STICKY_STATE_STATUS_S_BASM_LOCK_TO_RECEIVE_DATA_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI4_STICKY_STATE_STATUS_S_BASM_LOCK_TO_RECEIVE_DATA_DEFAULT 0x00000000
#define SAND_HAL_MA_SI4_STICKY_STATE_STATUS_S_BASM_TURN_ON_RBC_CLOCK_MASK 0x00000100
#define SAND_HAL_MA_SI4_STICKY_STATE_STATUS_S_BASM_TURN_ON_RBC_CLOCK_SHIFT 8
#define SAND_HAL_MA_SI4_STICKY_STATE_STATUS_S_BASM_TURN_ON_RBC_CLOCK_MSB 8
#define SAND_HAL_MA_SI4_STICKY_STATE_STATUS_S_BASM_TURN_ON_RBC_CLOCK_LSB 8
#define SAND_HAL_MA_SI4_STICKY_STATE_STATUS_S_BASM_TURN_ON_RBC_CLOCK_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI4_STICKY_STATE_STATUS_S_BASM_TURN_ON_RBC_CLOCK_DEFAULT 0x00000000
#define SAND_HAL_MA_SI4_STICKY_STATE_STATUS_S_BASM_BYTE_ALIGNED_MASK 0x00000080
#define SAND_HAL_MA_SI4_STICKY_STATE_STATUS_S_BASM_BYTE_ALIGNED_SHIFT 7
#define SAND_HAL_MA_SI4_STICKY_STATE_STATUS_S_BASM_BYTE_ALIGNED_MSB  7
#define SAND_HAL_MA_SI4_STICKY_STATE_STATUS_S_BASM_BYTE_ALIGNED_LSB  7
#define SAND_HAL_MA_SI4_STICKY_STATE_STATUS_S_BASM_BYTE_ALIGNED_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI4_STICKY_STATE_STATUS_S_BASM_BYTE_ALIGNED_DEFAULT 0x00000000
#define SAND_HAL_MA_SI4_STICKY_STATE_STATUS_S_TASM_IDLE_MASK         0x00000040
#define SAND_HAL_MA_SI4_STICKY_STATE_STATUS_S_TASM_IDLE_SHIFT        6
#define SAND_HAL_MA_SI4_STICKY_STATE_STATUS_S_TASM_IDLE_MSB          6
#define SAND_HAL_MA_SI4_STICKY_STATE_STATUS_S_TASM_IDLE_LSB          6
#define SAND_HAL_MA_SI4_STICKY_STATE_STATUS_S_TASM_IDLE_TYPE         (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI4_STICKY_STATE_STATUS_S_TASM_IDLE_DEFAULT      0x00000001
#define SAND_HAL_MA_SI4_STICKY_STATE_STATUS_S_TASM_SOT_SEARCH_MASK   0x00000020
#define SAND_HAL_MA_SI4_STICKY_STATE_STATUS_S_TASM_SOT_SEARCH_SHIFT  5
#define SAND_HAL_MA_SI4_STICKY_STATE_STATUS_S_TASM_SOT_SEARCH_MSB    5
#define SAND_HAL_MA_SI4_STICKY_STATE_STATUS_S_TASM_SOT_SEARCH_LSB    5
#define SAND_HAL_MA_SI4_STICKY_STATE_STATUS_S_TASM_SOT_SEARCH_TYPE   (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI4_STICKY_STATE_STATUS_S_TASM_SOT_SEARCH_DEFAULT 0x00000000
#define SAND_HAL_MA_SI4_STICKY_STATE_STATUS_S_TASM_START_TS_COUNTER_MASK 0x00000010
#define SAND_HAL_MA_SI4_STICKY_STATE_STATUS_S_TASM_START_TS_COUNTER_SHIFT 4
#define SAND_HAL_MA_SI4_STICKY_STATE_STATUS_S_TASM_START_TS_COUNTER_MSB 4
#define SAND_HAL_MA_SI4_STICKY_STATE_STATUS_S_TASM_START_TS_COUNTER_LSB 4
#define SAND_HAL_MA_SI4_STICKY_STATE_STATUS_S_TASM_START_TS_COUNTER_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI4_STICKY_STATE_STATUS_S_TASM_START_TS_COUNTER_DEFAULT 0x00000000
#define SAND_HAL_MA_SI4_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_CLOSED_MASK 0x00000008
#define SAND_HAL_MA_SI4_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_CLOSED_SHIFT 3
#define SAND_HAL_MA_SI4_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_CLOSED_MSB 3
#define SAND_HAL_MA_SI4_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_CLOSED_LSB 3
#define SAND_HAL_MA_SI4_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_CLOSED_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI4_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_CLOSED_DEFAULT 0x00000000
#define SAND_HAL_MA_SI4_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_OPEN_MASK 0x00000004
#define SAND_HAL_MA_SI4_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_OPEN_SHIFT 2
#define SAND_HAL_MA_SI4_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_OPEN_MSB 2
#define SAND_HAL_MA_SI4_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_OPEN_LSB 2
#define SAND_HAL_MA_SI4_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_OPEN_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI4_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_OPEN_DEFAULT 0x00000000
#define SAND_HAL_MA_SI4_STICKY_STATE_STATUS_S_TASM_SOT_EARLY_MASK    0x00000002
#define SAND_HAL_MA_SI4_STICKY_STATE_STATUS_S_TASM_SOT_EARLY_SHIFT   1
#define SAND_HAL_MA_SI4_STICKY_STATE_STATUS_S_TASM_SOT_EARLY_MSB     1
#define SAND_HAL_MA_SI4_STICKY_STATE_STATUS_S_TASM_SOT_EARLY_LSB     1
#define SAND_HAL_MA_SI4_STICKY_STATE_STATUS_S_TASM_SOT_EARLY_TYPE    (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI4_STICKY_STATE_STATUS_S_TASM_SOT_EARLY_DEFAULT 0x00000000
#define SAND_HAL_MA_SI4_STICKY_STATE_STATUS_S_TASM_SOT_MISSING_MASK  0x00000001
#define SAND_HAL_MA_SI4_STICKY_STATE_STATUS_S_TASM_SOT_MISSING_SHIFT 0
#define SAND_HAL_MA_SI4_STICKY_STATE_STATUS_S_TASM_SOT_MISSING_MSB   0
#define SAND_HAL_MA_SI4_STICKY_STATE_STATUS_S_TASM_SOT_MISSING_LSB   0
#define SAND_HAL_MA_SI4_STICKY_STATE_STATUS_S_TASM_SOT_MISSING_TYPE  (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI4_STICKY_STATE_STATUS_S_TASM_SOT_MISSING_DEFAULT 0x00000000

/* field level defines for Device: MA  Register: si5_sticky_state_status */
#define SAND_HAL_MA_SI5_STICKY_STATE_STATUS_S_MSM_OFF_MASK           0x00004000
#define SAND_HAL_MA_SI5_STICKY_STATE_STATUS_S_MSM_OFF_SHIFT          14
#define SAND_HAL_MA_SI5_STICKY_STATE_STATUS_S_MSM_OFF_MSB            14
#define SAND_HAL_MA_SI5_STICKY_STATE_STATUS_S_MSM_OFF_LSB            14
#define SAND_HAL_MA_SI5_STICKY_STATE_STATUS_S_MSM_OFF_TYPE           (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI5_STICKY_STATE_STATUS_S_MSM_OFF_DEFAULT        0x00000001
#define SAND_HAL_MA_SI5_STICKY_STATE_STATUS_S_MSM_RUN_BYTE_ALIGNMENT_MASK 0x00002000
#define SAND_HAL_MA_SI5_STICKY_STATE_STATUS_S_MSM_RUN_BYTE_ALIGNMENT_SHIFT 13
#define SAND_HAL_MA_SI5_STICKY_STATE_STATUS_S_MSM_RUN_BYTE_ALIGNMENT_MSB 13
#define SAND_HAL_MA_SI5_STICKY_STATE_STATUS_S_MSM_RUN_BYTE_ALIGNMENT_LSB 13
#define SAND_HAL_MA_SI5_STICKY_STATE_STATUS_S_MSM_RUN_BYTE_ALIGNMENT_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI5_STICKY_STATE_STATUS_S_MSM_RUN_BYTE_ALIGNMENT_DEFAULT 0x00000000
#define SAND_HAL_MA_SI5_STICKY_STATE_STATUS_S_MSM_RUN_TIME_ALIGN_MASK 0x00001000
#define SAND_HAL_MA_SI5_STICKY_STATE_STATUS_S_MSM_RUN_TIME_ALIGN_SHIFT 12
#define SAND_HAL_MA_SI5_STICKY_STATE_STATUS_S_MSM_RUN_TIME_ALIGN_MSB 12
#define SAND_HAL_MA_SI5_STICKY_STATE_STATUS_S_MSM_RUN_TIME_ALIGN_LSB 12
#define SAND_HAL_MA_SI5_STICKY_STATE_STATUS_S_MSM_RUN_TIME_ALIGN_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI5_STICKY_STATE_STATUS_S_MSM_RUN_TIME_ALIGN_DEFAULT 0x00000000
#define SAND_HAL_MA_SI5_STICKY_STATE_STATUS_S_BASM_POWER_DOWN_MASK   0x00000800
#define SAND_HAL_MA_SI5_STICKY_STATE_STATUS_S_BASM_POWER_DOWN_SHIFT  11
#define SAND_HAL_MA_SI5_STICKY_STATE_STATUS_S_BASM_POWER_DOWN_MSB    11
#define SAND_HAL_MA_SI5_STICKY_STATE_STATUS_S_BASM_POWER_DOWN_LSB    11
#define SAND_HAL_MA_SI5_STICKY_STATE_STATUS_S_BASM_POWER_DOWN_TYPE   (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI5_STICKY_STATE_STATUS_S_BASM_POWER_DOWN_DEFAULT 0x00000001
#define SAND_HAL_MA_SI5_STICKY_STATE_STATUS_S_BASM_POWER_UP_MASK     0x00000400
#define SAND_HAL_MA_SI5_STICKY_STATE_STATUS_S_BASM_POWER_UP_SHIFT    10
#define SAND_HAL_MA_SI5_STICKY_STATE_STATUS_S_BASM_POWER_UP_MSB      10
#define SAND_HAL_MA_SI5_STICKY_STATE_STATUS_S_BASM_POWER_UP_LSB      10
#define SAND_HAL_MA_SI5_STICKY_STATE_STATUS_S_BASM_POWER_UP_TYPE     (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI5_STICKY_STATE_STATUS_S_BASM_POWER_UP_DEFAULT  0x00000000
#define SAND_HAL_MA_SI5_STICKY_STATE_STATUS_S_BASM_LOCK_TO_RECEIVE_DATA_MASK 0x00000200
#define SAND_HAL_MA_SI5_STICKY_STATE_STATUS_S_BASM_LOCK_TO_RECEIVE_DATA_SHIFT 9
#define SAND_HAL_MA_SI5_STICKY_STATE_STATUS_S_BASM_LOCK_TO_RECEIVE_DATA_MSB 9
#define SAND_HAL_MA_SI5_STICKY_STATE_STATUS_S_BASM_LOCK_TO_RECEIVE_DATA_LSB 9
#define SAND_HAL_MA_SI5_STICKY_STATE_STATUS_S_BASM_LOCK_TO_RECEIVE_DATA_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI5_STICKY_STATE_STATUS_S_BASM_LOCK_TO_RECEIVE_DATA_DEFAULT 0x00000000
#define SAND_HAL_MA_SI5_STICKY_STATE_STATUS_S_BASM_TURN_ON_RBC_CLOCK_MASK 0x00000100
#define SAND_HAL_MA_SI5_STICKY_STATE_STATUS_S_BASM_TURN_ON_RBC_CLOCK_SHIFT 8
#define SAND_HAL_MA_SI5_STICKY_STATE_STATUS_S_BASM_TURN_ON_RBC_CLOCK_MSB 8
#define SAND_HAL_MA_SI5_STICKY_STATE_STATUS_S_BASM_TURN_ON_RBC_CLOCK_LSB 8
#define SAND_HAL_MA_SI5_STICKY_STATE_STATUS_S_BASM_TURN_ON_RBC_CLOCK_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI5_STICKY_STATE_STATUS_S_BASM_TURN_ON_RBC_CLOCK_DEFAULT 0x00000000
#define SAND_HAL_MA_SI5_STICKY_STATE_STATUS_S_BASM_BYTE_ALIGNED_MASK 0x00000080
#define SAND_HAL_MA_SI5_STICKY_STATE_STATUS_S_BASM_BYTE_ALIGNED_SHIFT 7
#define SAND_HAL_MA_SI5_STICKY_STATE_STATUS_S_BASM_BYTE_ALIGNED_MSB  7
#define SAND_HAL_MA_SI5_STICKY_STATE_STATUS_S_BASM_BYTE_ALIGNED_LSB  7
#define SAND_HAL_MA_SI5_STICKY_STATE_STATUS_S_BASM_BYTE_ALIGNED_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI5_STICKY_STATE_STATUS_S_BASM_BYTE_ALIGNED_DEFAULT 0x00000000
#define SAND_HAL_MA_SI5_STICKY_STATE_STATUS_S_TASM_IDLE_MASK         0x00000040
#define SAND_HAL_MA_SI5_STICKY_STATE_STATUS_S_TASM_IDLE_SHIFT        6
#define SAND_HAL_MA_SI5_STICKY_STATE_STATUS_S_TASM_IDLE_MSB          6
#define SAND_HAL_MA_SI5_STICKY_STATE_STATUS_S_TASM_IDLE_LSB          6
#define SAND_HAL_MA_SI5_STICKY_STATE_STATUS_S_TASM_IDLE_TYPE         (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI5_STICKY_STATE_STATUS_S_TASM_IDLE_DEFAULT      0x00000001
#define SAND_HAL_MA_SI5_STICKY_STATE_STATUS_S_TASM_SOT_SEARCH_MASK   0x00000020
#define SAND_HAL_MA_SI5_STICKY_STATE_STATUS_S_TASM_SOT_SEARCH_SHIFT  5
#define SAND_HAL_MA_SI5_STICKY_STATE_STATUS_S_TASM_SOT_SEARCH_MSB    5
#define SAND_HAL_MA_SI5_STICKY_STATE_STATUS_S_TASM_SOT_SEARCH_LSB    5
#define SAND_HAL_MA_SI5_STICKY_STATE_STATUS_S_TASM_SOT_SEARCH_TYPE   (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI5_STICKY_STATE_STATUS_S_TASM_SOT_SEARCH_DEFAULT 0x00000000
#define SAND_HAL_MA_SI5_STICKY_STATE_STATUS_S_TASM_START_TS_COUNTER_MASK 0x00000010
#define SAND_HAL_MA_SI5_STICKY_STATE_STATUS_S_TASM_START_TS_COUNTER_SHIFT 4
#define SAND_HAL_MA_SI5_STICKY_STATE_STATUS_S_TASM_START_TS_COUNTER_MSB 4
#define SAND_HAL_MA_SI5_STICKY_STATE_STATUS_S_TASM_START_TS_COUNTER_LSB 4
#define SAND_HAL_MA_SI5_STICKY_STATE_STATUS_S_TASM_START_TS_COUNTER_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI5_STICKY_STATE_STATUS_S_TASM_START_TS_COUNTER_DEFAULT 0x00000000
#define SAND_HAL_MA_SI5_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_CLOSED_MASK 0x00000008
#define SAND_HAL_MA_SI5_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_CLOSED_SHIFT 3
#define SAND_HAL_MA_SI5_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_CLOSED_MSB 3
#define SAND_HAL_MA_SI5_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_CLOSED_LSB 3
#define SAND_HAL_MA_SI5_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_CLOSED_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI5_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_CLOSED_DEFAULT 0x00000000
#define SAND_HAL_MA_SI5_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_OPEN_MASK 0x00000004
#define SAND_HAL_MA_SI5_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_OPEN_SHIFT 2
#define SAND_HAL_MA_SI5_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_OPEN_MSB 2
#define SAND_HAL_MA_SI5_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_OPEN_LSB 2
#define SAND_HAL_MA_SI5_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_OPEN_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI5_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_OPEN_DEFAULT 0x00000000
#define SAND_HAL_MA_SI5_STICKY_STATE_STATUS_S_TASM_SOT_EARLY_MASK    0x00000002
#define SAND_HAL_MA_SI5_STICKY_STATE_STATUS_S_TASM_SOT_EARLY_SHIFT   1
#define SAND_HAL_MA_SI5_STICKY_STATE_STATUS_S_TASM_SOT_EARLY_MSB     1
#define SAND_HAL_MA_SI5_STICKY_STATE_STATUS_S_TASM_SOT_EARLY_LSB     1
#define SAND_HAL_MA_SI5_STICKY_STATE_STATUS_S_TASM_SOT_EARLY_TYPE    (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI5_STICKY_STATE_STATUS_S_TASM_SOT_EARLY_DEFAULT 0x00000000
#define SAND_HAL_MA_SI5_STICKY_STATE_STATUS_S_TASM_SOT_MISSING_MASK  0x00000001
#define SAND_HAL_MA_SI5_STICKY_STATE_STATUS_S_TASM_SOT_MISSING_SHIFT 0
#define SAND_HAL_MA_SI5_STICKY_STATE_STATUS_S_TASM_SOT_MISSING_MSB   0
#define SAND_HAL_MA_SI5_STICKY_STATE_STATUS_S_TASM_SOT_MISSING_LSB   0
#define SAND_HAL_MA_SI5_STICKY_STATE_STATUS_S_TASM_SOT_MISSING_TYPE  (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI5_STICKY_STATE_STATUS_S_TASM_SOT_MISSING_DEFAULT 0x00000000

/* field level defines for Device: MA  Register: si6_sticky_state_status */
#define SAND_HAL_MA_SI6_STICKY_STATE_STATUS_S_MSM_OFF_MASK           0x00004000
#define SAND_HAL_MA_SI6_STICKY_STATE_STATUS_S_MSM_OFF_SHIFT          14
#define SAND_HAL_MA_SI6_STICKY_STATE_STATUS_S_MSM_OFF_MSB            14
#define SAND_HAL_MA_SI6_STICKY_STATE_STATUS_S_MSM_OFF_LSB            14
#define SAND_HAL_MA_SI6_STICKY_STATE_STATUS_S_MSM_OFF_TYPE           (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI6_STICKY_STATE_STATUS_S_MSM_OFF_DEFAULT        0x00000001
#define SAND_HAL_MA_SI6_STICKY_STATE_STATUS_S_MSM_RUN_BYTE_ALIGNMENT_MASK 0x00002000
#define SAND_HAL_MA_SI6_STICKY_STATE_STATUS_S_MSM_RUN_BYTE_ALIGNMENT_SHIFT 13
#define SAND_HAL_MA_SI6_STICKY_STATE_STATUS_S_MSM_RUN_BYTE_ALIGNMENT_MSB 13
#define SAND_HAL_MA_SI6_STICKY_STATE_STATUS_S_MSM_RUN_BYTE_ALIGNMENT_LSB 13
#define SAND_HAL_MA_SI6_STICKY_STATE_STATUS_S_MSM_RUN_BYTE_ALIGNMENT_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI6_STICKY_STATE_STATUS_S_MSM_RUN_BYTE_ALIGNMENT_DEFAULT 0x00000000
#define SAND_HAL_MA_SI6_STICKY_STATE_STATUS_S_MSM_RUN_TIME_ALIGN_MASK 0x00001000
#define SAND_HAL_MA_SI6_STICKY_STATE_STATUS_S_MSM_RUN_TIME_ALIGN_SHIFT 12
#define SAND_HAL_MA_SI6_STICKY_STATE_STATUS_S_MSM_RUN_TIME_ALIGN_MSB 12
#define SAND_HAL_MA_SI6_STICKY_STATE_STATUS_S_MSM_RUN_TIME_ALIGN_LSB 12
#define SAND_HAL_MA_SI6_STICKY_STATE_STATUS_S_MSM_RUN_TIME_ALIGN_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI6_STICKY_STATE_STATUS_S_MSM_RUN_TIME_ALIGN_DEFAULT 0x00000000
#define SAND_HAL_MA_SI6_STICKY_STATE_STATUS_S_BASM_POWER_DOWN_MASK   0x00000800
#define SAND_HAL_MA_SI6_STICKY_STATE_STATUS_S_BASM_POWER_DOWN_SHIFT  11
#define SAND_HAL_MA_SI6_STICKY_STATE_STATUS_S_BASM_POWER_DOWN_MSB    11
#define SAND_HAL_MA_SI6_STICKY_STATE_STATUS_S_BASM_POWER_DOWN_LSB    11
#define SAND_HAL_MA_SI6_STICKY_STATE_STATUS_S_BASM_POWER_DOWN_TYPE   (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI6_STICKY_STATE_STATUS_S_BASM_POWER_DOWN_DEFAULT 0x00000001
#define SAND_HAL_MA_SI6_STICKY_STATE_STATUS_S_BASM_POWER_UP_MASK     0x00000400
#define SAND_HAL_MA_SI6_STICKY_STATE_STATUS_S_BASM_POWER_UP_SHIFT    10
#define SAND_HAL_MA_SI6_STICKY_STATE_STATUS_S_BASM_POWER_UP_MSB      10
#define SAND_HAL_MA_SI6_STICKY_STATE_STATUS_S_BASM_POWER_UP_LSB      10
#define SAND_HAL_MA_SI6_STICKY_STATE_STATUS_S_BASM_POWER_UP_TYPE     (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI6_STICKY_STATE_STATUS_S_BASM_POWER_UP_DEFAULT  0x00000000
#define SAND_HAL_MA_SI6_STICKY_STATE_STATUS_S_BASM_LOCK_TO_RECEIVE_DATA_MASK 0x00000200
#define SAND_HAL_MA_SI6_STICKY_STATE_STATUS_S_BASM_LOCK_TO_RECEIVE_DATA_SHIFT 9
#define SAND_HAL_MA_SI6_STICKY_STATE_STATUS_S_BASM_LOCK_TO_RECEIVE_DATA_MSB 9
#define SAND_HAL_MA_SI6_STICKY_STATE_STATUS_S_BASM_LOCK_TO_RECEIVE_DATA_LSB 9
#define SAND_HAL_MA_SI6_STICKY_STATE_STATUS_S_BASM_LOCK_TO_RECEIVE_DATA_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI6_STICKY_STATE_STATUS_S_BASM_LOCK_TO_RECEIVE_DATA_DEFAULT 0x00000000
#define SAND_HAL_MA_SI6_STICKY_STATE_STATUS_S_BASM_TURN_ON_RBC_CLOCK_MASK 0x00000100
#define SAND_HAL_MA_SI6_STICKY_STATE_STATUS_S_BASM_TURN_ON_RBC_CLOCK_SHIFT 8
#define SAND_HAL_MA_SI6_STICKY_STATE_STATUS_S_BASM_TURN_ON_RBC_CLOCK_MSB 8
#define SAND_HAL_MA_SI6_STICKY_STATE_STATUS_S_BASM_TURN_ON_RBC_CLOCK_LSB 8
#define SAND_HAL_MA_SI6_STICKY_STATE_STATUS_S_BASM_TURN_ON_RBC_CLOCK_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI6_STICKY_STATE_STATUS_S_BASM_TURN_ON_RBC_CLOCK_DEFAULT 0x00000000
#define SAND_HAL_MA_SI6_STICKY_STATE_STATUS_S_BASM_BYTE_ALIGNED_MASK 0x00000080
#define SAND_HAL_MA_SI6_STICKY_STATE_STATUS_S_BASM_BYTE_ALIGNED_SHIFT 7
#define SAND_HAL_MA_SI6_STICKY_STATE_STATUS_S_BASM_BYTE_ALIGNED_MSB  7
#define SAND_HAL_MA_SI6_STICKY_STATE_STATUS_S_BASM_BYTE_ALIGNED_LSB  7
#define SAND_HAL_MA_SI6_STICKY_STATE_STATUS_S_BASM_BYTE_ALIGNED_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI6_STICKY_STATE_STATUS_S_BASM_BYTE_ALIGNED_DEFAULT 0x00000000
#define SAND_HAL_MA_SI6_STICKY_STATE_STATUS_S_TASM_IDLE_MASK         0x00000040
#define SAND_HAL_MA_SI6_STICKY_STATE_STATUS_S_TASM_IDLE_SHIFT        6
#define SAND_HAL_MA_SI6_STICKY_STATE_STATUS_S_TASM_IDLE_MSB          6
#define SAND_HAL_MA_SI6_STICKY_STATE_STATUS_S_TASM_IDLE_LSB          6
#define SAND_HAL_MA_SI6_STICKY_STATE_STATUS_S_TASM_IDLE_TYPE         (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI6_STICKY_STATE_STATUS_S_TASM_IDLE_DEFAULT      0x00000001
#define SAND_HAL_MA_SI6_STICKY_STATE_STATUS_S_TASM_SOT_SEARCH_MASK   0x00000020
#define SAND_HAL_MA_SI6_STICKY_STATE_STATUS_S_TASM_SOT_SEARCH_SHIFT  5
#define SAND_HAL_MA_SI6_STICKY_STATE_STATUS_S_TASM_SOT_SEARCH_MSB    5
#define SAND_HAL_MA_SI6_STICKY_STATE_STATUS_S_TASM_SOT_SEARCH_LSB    5
#define SAND_HAL_MA_SI6_STICKY_STATE_STATUS_S_TASM_SOT_SEARCH_TYPE   (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI6_STICKY_STATE_STATUS_S_TASM_SOT_SEARCH_DEFAULT 0x00000000
#define SAND_HAL_MA_SI6_STICKY_STATE_STATUS_S_TASM_START_TS_COUNTER_MASK 0x00000010
#define SAND_HAL_MA_SI6_STICKY_STATE_STATUS_S_TASM_START_TS_COUNTER_SHIFT 4
#define SAND_HAL_MA_SI6_STICKY_STATE_STATUS_S_TASM_START_TS_COUNTER_MSB 4
#define SAND_HAL_MA_SI6_STICKY_STATE_STATUS_S_TASM_START_TS_COUNTER_LSB 4
#define SAND_HAL_MA_SI6_STICKY_STATE_STATUS_S_TASM_START_TS_COUNTER_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI6_STICKY_STATE_STATUS_S_TASM_START_TS_COUNTER_DEFAULT 0x00000000
#define SAND_HAL_MA_SI6_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_CLOSED_MASK 0x00000008
#define SAND_HAL_MA_SI6_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_CLOSED_SHIFT 3
#define SAND_HAL_MA_SI6_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_CLOSED_MSB 3
#define SAND_HAL_MA_SI6_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_CLOSED_LSB 3
#define SAND_HAL_MA_SI6_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_CLOSED_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI6_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_CLOSED_DEFAULT 0x00000000
#define SAND_HAL_MA_SI6_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_OPEN_MASK 0x00000004
#define SAND_HAL_MA_SI6_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_OPEN_SHIFT 2
#define SAND_HAL_MA_SI6_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_OPEN_MSB 2
#define SAND_HAL_MA_SI6_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_OPEN_LSB 2
#define SAND_HAL_MA_SI6_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_OPEN_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI6_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_OPEN_DEFAULT 0x00000000
#define SAND_HAL_MA_SI6_STICKY_STATE_STATUS_S_TASM_SOT_EARLY_MASK    0x00000002
#define SAND_HAL_MA_SI6_STICKY_STATE_STATUS_S_TASM_SOT_EARLY_SHIFT   1
#define SAND_HAL_MA_SI6_STICKY_STATE_STATUS_S_TASM_SOT_EARLY_MSB     1
#define SAND_HAL_MA_SI6_STICKY_STATE_STATUS_S_TASM_SOT_EARLY_LSB     1
#define SAND_HAL_MA_SI6_STICKY_STATE_STATUS_S_TASM_SOT_EARLY_TYPE    (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI6_STICKY_STATE_STATUS_S_TASM_SOT_EARLY_DEFAULT 0x00000000
#define SAND_HAL_MA_SI6_STICKY_STATE_STATUS_S_TASM_SOT_MISSING_MASK  0x00000001
#define SAND_HAL_MA_SI6_STICKY_STATE_STATUS_S_TASM_SOT_MISSING_SHIFT 0
#define SAND_HAL_MA_SI6_STICKY_STATE_STATUS_S_TASM_SOT_MISSING_MSB   0
#define SAND_HAL_MA_SI6_STICKY_STATE_STATUS_S_TASM_SOT_MISSING_LSB   0
#define SAND_HAL_MA_SI6_STICKY_STATE_STATUS_S_TASM_SOT_MISSING_TYPE  (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI6_STICKY_STATE_STATUS_S_TASM_SOT_MISSING_DEFAULT 0x00000000

/* field level defines for Device: MA  Register: si7_sticky_state_status */
#define SAND_HAL_MA_SI7_STICKY_STATE_STATUS_S_MSM_OFF_MASK           0x00004000
#define SAND_HAL_MA_SI7_STICKY_STATE_STATUS_S_MSM_OFF_SHIFT          14
#define SAND_HAL_MA_SI7_STICKY_STATE_STATUS_S_MSM_OFF_MSB            14
#define SAND_HAL_MA_SI7_STICKY_STATE_STATUS_S_MSM_OFF_LSB            14
#define SAND_HAL_MA_SI7_STICKY_STATE_STATUS_S_MSM_OFF_TYPE           (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI7_STICKY_STATE_STATUS_S_MSM_OFF_DEFAULT        0x00000001
#define SAND_HAL_MA_SI7_STICKY_STATE_STATUS_S_MSM_RUN_BYTE_ALIGNMENT_MASK 0x00002000
#define SAND_HAL_MA_SI7_STICKY_STATE_STATUS_S_MSM_RUN_BYTE_ALIGNMENT_SHIFT 13
#define SAND_HAL_MA_SI7_STICKY_STATE_STATUS_S_MSM_RUN_BYTE_ALIGNMENT_MSB 13
#define SAND_HAL_MA_SI7_STICKY_STATE_STATUS_S_MSM_RUN_BYTE_ALIGNMENT_LSB 13
#define SAND_HAL_MA_SI7_STICKY_STATE_STATUS_S_MSM_RUN_BYTE_ALIGNMENT_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI7_STICKY_STATE_STATUS_S_MSM_RUN_BYTE_ALIGNMENT_DEFAULT 0x00000000
#define SAND_HAL_MA_SI7_STICKY_STATE_STATUS_S_MSM_RUN_TIME_ALIGN_MASK 0x00001000
#define SAND_HAL_MA_SI7_STICKY_STATE_STATUS_S_MSM_RUN_TIME_ALIGN_SHIFT 12
#define SAND_HAL_MA_SI7_STICKY_STATE_STATUS_S_MSM_RUN_TIME_ALIGN_MSB 12
#define SAND_HAL_MA_SI7_STICKY_STATE_STATUS_S_MSM_RUN_TIME_ALIGN_LSB 12
#define SAND_HAL_MA_SI7_STICKY_STATE_STATUS_S_MSM_RUN_TIME_ALIGN_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI7_STICKY_STATE_STATUS_S_MSM_RUN_TIME_ALIGN_DEFAULT 0x00000000
#define SAND_HAL_MA_SI7_STICKY_STATE_STATUS_S_BASM_POWER_DOWN_MASK   0x00000800
#define SAND_HAL_MA_SI7_STICKY_STATE_STATUS_S_BASM_POWER_DOWN_SHIFT  11
#define SAND_HAL_MA_SI7_STICKY_STATE_STATUS_S_BASM_POWER_DOWN_MSB    11
#define SAND_HAL_MA_SI7_STICKY_STATE_STATUS_S_BASM_POWER_DOWN_LSB    11
#define SAND_HAL_MA_SI7_STICKY_STATE_STATUS_S_BASM_POWER_DOWN_TYPE   (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI7_STICKY_STATE_STATUS_S_BASM_POWER_DOWN_DEFAULT 0x00000001
#define SAND_HAL_MA_SI7_STICKY_STATE_STATUS_S_BASM_POWER_UP_MASK     0x00000400
#define SAND_HAL_MA_SI7_STICKY_STATE_STATUS_S_BASM_POWER_UP_SHIFT    10
#define SAND_HAL_MA_SI7_STICKY_STATE_STATUS_S_BASM_POWER_UP_MSB      10
#define SAND_HAL_MA_SI7_STICKY_STATE_STATUS_S_BASM_POWER_UP_LSB      10
#define SAND_HAL_MA_SI7_STICKY_STATE_STATUS_S_BASM_POWER_UP_TYPE     (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI7_STICKY_STATE_STATUS_S_BASM_POWER_UP_DEFAULT  0x00000000
#define SAND_HAL_MA_SI7_STICKY_STATE_STATUS_S_BASM_LOCK_TO_RECEIVE_DATA_MASK 0x00000200
#define SAND_HAL_MA_SI7_STICKY_STATE_STATUS_S_BASM_LOCK_TO_RECEIVE_DATA_SHIFT 9
#define SAND_HAL_MA_SI7_STICKY_STATE_STATUS_S_BASM_LOCK_TO_RECEIVE_DATA_MSB 9
#define SAND_HAL_MA_SI7_STICKY_STATE_STATUS_S_BASM_LOCK_TO_RECEIVE_DATA_LSB 9
#define SAND_HAL_MA_SI7_STICKY_STATE_STATUS_S_BASM_LOCK_TO_RECEIVE_DATA_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI7_STICKY_STATE_STATUS_S_BASM_LOCK_TO_RECEIVE_DATA_DEFAULT 0x00000000
#define SAND_HAL_MA_SI7_STICKY_STATE_STATUS_S_BASM_TURN_ON_RBC_CLOCK_MASK 0x00000100
#define SAND_HAL_MA_SI7_STICKY_STATE_STATUS_S_BASM_TURN_ON_RBC_CLOCK_SHIFT 8
#define SAND_HAL_MA_SI7_STICKY_STATE_STATUS_S_BASM_TURN_ON_RBC_CLOCK_MSB 8
#define SAND_HAL_MA_SI7_STICKY_STATE_STATUS_S_BASM_TURN_ON_RBC_CLOCK_LSB 8
#define SAND_HAL_MA_SI7_STICKY_STATE_STATUS_S_BASM_TURN_ON_RBC_CLOCK_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI7_STICKY_STATE_STATUS_S_BASM_TURN_ON_RBC_CLOCK_DEFAULT 0x00000000
#define SAND_HAL_MA_SI7_STICKY_STATE_STATUS_S_BASM_BYTE_ALIGNED_MASK 0x00000080
#define SAND_HAL_MA_SI7_STICKY_STATE_STATUS_S_BASM_BYTE_ALIGNED_SHIFT 7
#define SAND_HAL_MA_SI7_STICKY_STATE_STATUS_S_BASM_BYTE_ALIGNED_MSB  7
#define SAND_HAL_MA_SI7_STICKY_STATE_STATUS_S_BASM_BYTE_ALIGNED_LSB  7
#define SAND_HAL_MA_SI7_STICKY_STATE_STATUS_S_BASM_BYTE_ALIGNED_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI7_STICKY_STATE_STATUS_S_BASM_BYTE_ALIGNED_DEFAULT 0x00000000
#define SAND_HAL_MA_SI7_STICKY_STATE_STATUS_S_TASM_IDLE_MASK         0x00000040
#define SAND_HAL_MA_SI7_STICKY_STATE_STATUS_S_TASM_IDLE_SHIFT        6
#define SAND_HAL_MA_SI7_STICKY_STATE_STATUS_S_TASM_IDLE_MSB          6
#define SAND_HAL_MA_SI7_STICKY_STATE_STATUS_S_TASM_IDLE_LSB          6
#define SAND_HAL_MA_SI7_STICKY_STATE_STATUS_S_TASM_IDLE_TYPE         (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI7_STICKY_STATE_STATUS_S_TASM_IDLE_DEFAULT      0x00000001
#define SAND_HAL_MA_SI7_STICKY_STATE_STATUS_S_TASM_SOT_SEARCH_MASK   0x00000020
#define SAND_HAL_MA_SI7_STICKY_STATE_STATUS_S_TASM_SOT_SEARCH_SHIFT  5
#define SAND_HAL_MA_SI7_STICKY_STATE_STATUS_S_TASM_SOT_SEARCH_MSB    5
#define SAND_HAL_MA_SI7_STICKY_STATE_STATUS_S_TASM_SOT_SEARCH_LSB    5
#define SAND_HAL_MA_SI7_STICKY_STATE_STATUS_S_TASM_SOT_SEARCH_TYPE   (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI7_STICKY_STATE_STATUS_S_TASM_SOT_SEARCH_DEFAULT 0x00000000
#define SAND_HAL_MA_SI7_STICKY_STATE_STATUS_S_TASM_START_TS_COUNTER_MASK 0x00000010
#define SAND_HAL_MA_SI7_STICKY_STATE_STATUS_S_TASM_START_TS_COUNTER_SHIFT 4
#define SAND_HAL_MA_SI7_STICKY_STATE_STATUS_S_TASM_START_TS_COUNTER_MSB 4
#define SAND_HAL_MA_SI7_STICKY_STATE_STATUS_S_TASM_START_TS_COUNTER_LSB 4
#define SAND_HAL_MA_SI7_STICKY_STATE_STATUS_S_TASM_START_TS_COUNTER_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI7_STICKY_STATE_STATUS_S_TASM_START_TS_COUNTER_DEFAULT 0x00000000
#define SAND_HAL_MA_SI7_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_CLOSED_MASK 0x00000008
#define SAND_HAL_MA_SI7_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_CLOSED_SHIFT 3
#define SAND_HAL_MA_SI7_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_CLOSED_MSB 3
#define SAND_HAL_MA_SI7_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_CLOSED_LSB 3
#define SAND_HAL_MA_SI7_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_CLOSED_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI7_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_CLOSED_DEFAULT 0x00000000
#define SAND_HAL_MA_SI7_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_OPEN_MASK 0x00000004
#define SAND_HAL_MA_SI7_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_OPEN_SHIFT 2
#define SAND_HAL_MA_SI7_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_OPEN_MSB 2
#define SAND_HAL_MA_SI7_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_OPEN_LSB 2
#define SAND_HAL_MA_SI7_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_OPEN_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI7_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_OPEN_DEFAULT 0x00000000
#define SAND_HAL_MA_SI7_STICKY_STATE_STATUS_S_TASM_SOT_EARLY_MASK    0x00000002
#define SAND_HAL_MA_SI7_STICKY_STATE_STATUS_S_TASM_SOT_EARLY_SHIFT   1
#define SAND_HAL_MA_SI7_STICKY_STATE_STATUS_S_TASM_SOT_EARLY_MSB     1
#define SAND_HAL_MA_SI7_STICKY_STATE_STATUS_S_TASM_SOT_EARLY_LSB     1
#define SAND_HAL_MA_SI7_STICKY_STATE_STATUS_S_TASM_SOT_EARLY_TYPE    (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI7_STICKY_STATE_STATUS_S_TASM_SOT_EARLY_DEFAULT 0x00000000
#define SAND_HAL_MA_SI7_STICKY_STATE_STATUS_S_TASM_SOT_MISSING_MASK  0x00000001
#define SAND_HAL_MA_SI7_STICKY_STATE_STATUS_S_TASM_SOT_MISSING_SHIFT 0
#define SAND_HAL_MA_SI7_STICKY_STATE_STATUS_S_TASM_SOT_MISSING_MSB   0
#define SAND_HAL_MA_SI7_STICKY_STATE_STATUS_S_TASM_SOT_MISSING_LSB   0
#define SAND_HAL_MA_SI7_STICKY_STATE_STATUS_S_TASM_SOT_MISSING_TYPE  (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI7_STICKY_STATE_STATUS_S_TASM_SOT_MISSING_DEFAULT 0x00000000

/* field level defines for Device: MA  Register: si8_sticky_state_status */
#define SAND_HAL_MA_SI8_STICKY_STATE_STATUS_S_MSM_OFF_MASK           0x00004000
#define SAND_HAL_MA_SI8_STICKY_STATE_STATUS_S_MSM_OFF_SHIFT          14
#define SAND_HAL_MA_SI8_STICKY_STATE_STATUS_S_MSM_OFF_MSB            14
#define SAND_HAL_MA_SI8_STICKY_STATE_STATUS_S_MSM_OFF_LSB            14
#define SAND_HAL_MA_SI8_STICKY_STATE_STATUS_S_MSM_OFF_TYPE           (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI8_STICKY_STATE_STATUS_S_MSM_OFF_DEFAULT        0x00000001
#define SAND_HAL_MA_SI8_STICKY_STATE_STATUS_S_MSM_RUN_BYTE_ALIGNMENT_MASK 0x00002000
#define SAND_HAL_MA_SI8_STICKY_STATE_STATUS_S_MSM_RUN_BYTE_ALIGNMENT_SHIFT 13
#define SAND_HAL_MA_SI8_STICKY_STATE_STATUS_S_MSM_RUN_BYTE_ALIGNMENT_MSB 13
#define SAND_HAL_MA_SI8_STICKY_STATE_STATUS_S_MSM_RUN_BYTE_ALIGNMENT_LSB 13
#define SAND_HAL_MA_SI8_STICKY_STATE_STATUS_S_MSM_RUN_BYTE_ALIGNMENT_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI8_STICKY_STATE_STATUS_S_MSM_RUN_BYTE_ALIGNMENT_DEFAULT 0x00000000
#define SAND_HAL_MA_SI8_STICKY_STATE_STATUS_S_MSM_RUN_TIME_ALIGN_MASK 0x00001000
#define SAND_HAL_MA_SI8_STICKY_STATE_STATUS_S_MSM_RUN_TIME_ALIGN_SHIFT 12
#define SAND_HAL_MA_SI8_STICKY_STATE_STATUS_S_MSM_RUN_TIME_ALIGN_MSB 12
#define SAND_HAL_MA_SI8_STICKY_STATE_STATUS_S_MSM_RUN_TIME_ALIGN_LSB 12
#define SAND_HAL_MA_SI8_STICKY_STATE_STATUS_S_MSM_RUN_TIME_ALIGN_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI8_STICKY_STATE_STATUS_S_MSM_RUN_TIME_ALIGN_DEFAULT 0x00000000
#define SAND_HAL_MA_SI8_STICKY_STATE_STATUS_S_BASM_POWER_DOWN_MASK   0x00000800
#define SAND_HAL_MA_SI8_STICKY_STATE_STATUS_S_BASM_POWER_DOWN_SHIFT  11
#define SAND_HAL_MA_SI8_STICKY_STATE_STATUS_S_BASM_POWER_DOWN_MSB    11
#define SAND_HAL_MA_SI8_STICKY_STATE_STATUS_S_BASM_POWER_DOWN_LSB    11
#define SAND_HAL_MA_SI8_STICKY_STATE_STATUS_S_BASM_POWER_DOWN_TYPE   (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI8_STICKY_STATE_STATUS_S_BASM_POWER_DOWN_DEFAULT 0x00000001
#define SAND_HAL_MA_SI8_STICKY_STATE_STATUS_S_BASM_POWER_UP_MASK     0x00000400
#define SAND_HAL_MA_SI8_STICKY_STATE_STATUS_S_BASM_POWER_UP_SHIFT    10
#define SAND_HAL_MA_SI8_STICKY_STATE_STATUS_S_BASM_POWER_UP_MSB      10
#define SAND_HAL_MA_SI8_STICKY_STATE_STATUS_S_BASM_POWER_UP_LSB      10
#define SAND_HAL_MA_SI8_STICKY_STATE_STATUS_S_BASM_POWER_UP_TYPE     (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI8_STICKY_STATE_STATUS_S_BASM_POWER_UP_DEFAULT  0x00000000
#define SAND_HAL_MA_SI8_STICKY_STATE_STATUS_S_BASM_LOCK_TO_RECEIVE_DATA_MASK 0x00000200
#define SAND_HAL_MA_SI8_STICKY_STATE_STATUS_S_BASM_LOCK_TO_RECEIVE_DATA_SHIFT 9
#define SAND_HAL_MA_SI8_STICKY_STATE_STATUS_S_BASM_LOCK_TO_RECEIVE_DATA_MSB 9
#define SAND_HAL_MA_SI8_STICKY_STATE_STATUS_S_BASM_LOCK_TO_RECEIVE_DATA_LSB 9
#define SAND_HAL_MA_SI8_STICKY_STATE_STATUS_S_BASM_LOCK_TO_RECEIVE_DATA_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI8_STICKY_STATE_STATUS_S_BASM_LOCK_TO_RECEIVE_DATA_DEFAULT 0x00000000
#define SAND_HAL_MA_SI8_STICKY_STATE_STATUS_S_BASM_TURN_ON_RBC_CLOCK_MASK 0x00000100
#define SAND_HAL_MA_SI8_STICKY_STATE_STATUS_S_BASM_TURN_ON_RBC_CLOCK_SHIFT 8
#define SAND_HAL_MA_SI8_STICKY_STATE_STATUS_S_BASM_TURN_ON_RBC_CLOCK_MSB 8
#define SAND_HAL_MA_SI8_STICKY_STATE_STATUS_S_BASM_TURN_ON_RBC_CLOCK_LSB 8
#define SAND_HAL_MA_SI8_STICKY_STATE_STATUS_S_BASM_TURN_ON_RBC_CLOCK_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI8_STICKY_STATE_STATUS_S_BASM_TURN_ON_RBC_CLOCK_DEFAULT 0x00000000
#define SAND_HAL_MA_SI8_STICKY_STATE_STATUS_S_BASM_BYTE_ALIGNED_MASK 0x00000080
#define SAND_HAL_MA_SI8_STICKY_STATE_STATUS_S_BASM_BYTE_ALIGNED_SHIFT 7
#define SAND_HAL_MA_SI8_STICKY_STATE_STATUS_S_BASM_BYTE_ALIGNED_MSB  7
#define SAND_HAL_MA_SI8_STICKY_STATE_STATUS_S_BASM_BYTE_ALIGNED_LSB  7
#define SAND_HAL_MA_SI8_STICKY_STATE_STATUS_S_BASM_BYTE_ALIGNED_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI8_STICKY_STATE_STATUS_S_BASM_BYTE_ALIGNED_DEFAULT 0x00000000
#define SAND_HAL_MA_SI8_STICKY_STATE_STATUS_S_TASM_IDLE_MASK         0x00000040
#define SAND_HAL_MA_SI8_STICKY_STATE_STATUS_S_TASM_IDLE_SHIFT        6
#define SAND_HAL_MA_SI8_STICKY_STATE_STATUS_S_TASM_IDLE_MSB          6
#define SAND_HAL_MA_SI8_STICKY_STATE_STATUS_S_TASM_IDLE_LSB          6
#define SAND_HAL_MA_SI8_STICKY_STATE_STATUS_S_TASM_IDLE_TYPE         (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI8_STICKY_STATE_STATUS_S_TASM_IDLE_DEFAULT      0x00000001
#define SAND_HAL_MA_SI8_STICKY_STATE_STATUS_S_TASM_SOT_SEARCH_MASK   0x00000020
#define SAND_HAL_MA_SI8_STICKY_STATE_STATUS_S_TASM_SOT_SEARCH_SHIFT  5
#define SAND_HAL_MA_SI8_STICKY_STATE_STATUS_S_TASM_SOT_SEARCH_MSB    5
#define SAND_HAL_MA_SI8_STICKY_STATE_STATUS_S_TASM_SOT_SEARCH_LSB    5
#define SAND_HAL_MA_SI8_STICKY_STATE_STATUS_S_TASM_SOT_SEARCH_TYPE   (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI8_STICKY_STATE_STATUS_S_TASM_SOT_SEARCH_DEFAULT 0x00000000
#define SAND_HAL_MA_SI8_STICKY_STATE_STATUS_S_TASM_START_TS_COUNTER_MASK 0x00000010
#define SAND_HAL_MA_SI8_STICKY_STATE_STATUS_S_TASM_START_TS_COUNTER_SHIFT 4
#define SAND_HAL_MA_SI8_STICKY_STATE_STATUS_S_TASM_START_TS_COUNTER_MSB 4
#define SAND_HAL_MA_SI8_STICKY_STATE_STATUS_S_TASM_START_TS_COUNTER_LSB 4
#define SAND_HAL_MA_SI8_STICKY_STATE_STATUS_S_TASM_START_TS_COUNTER_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI8_STICKY_STATE_STATUS_S_TASM_START_TS_COUNTER_DEFAULT 0x00000000
#define SAND_HAL_MA_SI8_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_CLOSED_MASK 0x00000008
#define SAND_HAL_MA_SI8_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_CLOSED_SHIFT 3
#define SAND_HAL_MA_SI8_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_CLOSED_MSB 3
#define SAND_HAL_MA_SI8_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_CLOSED_LSB 3
#define SAND_HAL_MA_SI8_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_CLOSED_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI8_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_CLOSED_DEFAULT 0x00000000
#define SAND_HAL_MA_SI8_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_OPEN_MASK 0x00000004
#define SAND_HAL_MA_SI8_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_OPEN_SHIFT 2
#define SAND_HAL_MA_SI8_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_OPEN_MSB 2
#define SAND_HAL_MA_SI8_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_OPEN_LSB 2
#define SAND_HAL_MA_SI8_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_OPEN_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI8_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_OPEN_DEFAULT 0x00000000
#define SAND_HAL_MA_SI8_STICKY_STATE_STATUS_S_TASM_SOT_EARLY_MASK    0x00000002
#define SAND_HAL_MA_SI8_STICKY_STATE_STATUS_S_TASM_SOT_EARLY_SHIFT   1
#define SAND_HAL_MA_SI8_STICKY_STATE_STATUS_S_TASM_SOT_EARLY_MSB     1
#define SAND_HAL_MA_SI8_STICKY_STATE_STATUS_S_TASM_SOT_EARLY_LSB     1
#define SAND_HAL_MA_SI8_STICKY_STATE_STATUS_S_TASM_SOT_EARLY_TYPE    (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI8_STICKY_STATE_STATUS_S_TASM_SOT_EARLY_DEFAULT 0x00000000
#define SAND_HAL_MA_SI8_STICKY_STATE_STATUS_S_TASM_SOT_MISSING_MASK  0x00000001
#define SAND_HAL_MA_SI8_STICKY_STATE_STATUS_S_TASM_SOT_MISSING_SHIFT 0
#define SAND_HAL_MA_SI8_STICKY_STATE_STATUS_S_TASM_SOT_MISSING_MSB   0
#define SAND_HAL_MA_SI8_STICKY_STATE_STATUS_S_TASM_SOT_MISSING_LSB   0
#define SAND_HAL_MA_SI8_STICKY_STATE_STATUS_S_TASM_SOT_MISSING_TYPE  (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI8_STICKY_STATE_STATUS_S_TASM_SOT_MISSING_DEFAULT 0x00000000

/* field level defines for Device: MA  Register: si9_sticky_state_status */
#define SAND_HAL_MA_SI9_STICKY_STATE_STATUS_S_MSM_OFF_MASK           0x00004000
#define SAND_HAL_MA_SI9_STICKY_STATE_STATUS_S_MSM_OFF_SHIFT          14
#define SAND_HAL_MA_SI9_STICKY_STATE_STATUS_S_MSM_OFF_MSB            14
#define SAND_HAL_MA_SI9_STICKY_STATE_STATUS_S_MSM_OFF_LSB            14
#define SAND_HAL_MA_SI9_STICKY_STATE_STATUS_S_MSM_OFF_TYPE           (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI9_STICKY_STATE_STATUS_S_MSM_OFF_DEFAULT        0x00000001
#define SAND_HAL_MA_SI9_STICKY_STATE_STATUS_S_MSM_RUN_BYTE_ALIGNMENT_MASK 0x00002000
#define SAND_HAL_MA_SI9_STICKY_STATE_STATUS_S_MSM_RUN_BYTE_ALIGNMENT_SHIFT 13
#define SAND_HAL_MA_SI9_STICKY_STATE_STATUS_S_MSM_RUN_BYTE_ALIGNMENT_MSB 13
#define SAND_HAL_MA_SI9_STICKY_STATE_STATUS_S_MSM_RUN_BYTE_ALIGNMENT_LSB 13
#define SAND_HAL_MA_SI9_STICKY_STATE_STATUS_S_MSM_RUN_BYTE_ALIGNMENT_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI9_STICKY_STATE_STATUS_S_MSM_RUN_BYTE_ALIGNMENT_DEFAULT 0x00000000
#define SAND_HAL_MA_SI9_STICKY_STATE_STATUS_S_MSM_RUN_TIME_ALIGN_MASK 0x00001000
#define SAND_HAL_MA_SI9_STICKY_STATE_STATUS_S_MSM_RUN_TIME_ALIGN_SHIFT 12
#define SAND_HAL_MA_SI9_STICKY_STATE_STATUS_S_MSM_RUN_TIME_ALIGN_MSB 12
#define SAND_HAL_MA_SI9_STICKY_STATE_STATUS_S_MSM_RUN_TIME_ALIGN_LSB 12
#define SAND_HAL_MA_SI9_STICKY_STATE_STATUS_S_MSM_RUN_TIME_ALIGN_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI9_STICKY_STATE_STATUS_S_MSM_RUN_TIME_ALIGN_DEFAULT 0x00000000
#define SAND_HAL_MA_SI9_STICKY_STATE_STATUS_S_BASM_POWER_DOWN_MASK   0x00000800
#define SAND_HAL_MA_SI9_STICKY_STATE_STATUS_S_BASM_POWER_DOWN_SHIFT  11
#define SAND_HAL_MA_SI9_STICKY_STATE_STATUS_S_BASM_POWER_DOWN_MSB    11
#define SAND_HAL_MA_SI9_STICKY_STATE_STATUS_S_BASM_POWER_DOWN_LSB    11
#define SAND_HAL_MA_SI9_STICKY_STATE_STATUS_S_BASM_POWER_DOWN_TYPE   (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI9_STICKY_STATE_STATUS_S_BASM_POWER_DOWN_DEFAULT 0x00000001
#define SAND_HAL_MA_SI9_STICKY_STATE_STATUS_S_BASM_POWER_UP_MASK     0x00000400
#define SAND_HAL_MA_SI9_STICKY_STATE_STATUS_S_BASM_POWER_UP_SHIFT    10
#define SAND_HAL_MA_SI9_STICKY_STATE_STATUS_S_BASM_POWER_UP_MSB      10
#define SAND_HAL_MA_SI9_STICKY_STATE_STATUS_S_BASM_POWER_UP_LSB      10
#define SAND_HAL_MA_SI9_STICKY_STATE_STATUS_S_BASM_POWER_UP_TYPE     (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI9_STICKY_STATE_STATUS_S_BASM_POWER_UP_DEFAULT  0x00000000
#define SAND_HAL_MA_SI9_STICKY_STATE_STATUS_S_BASM_LOCK_TO_RECEIVE_DATA_MASK 0x00000200
#define SAND_HAL_MA_SI9_STICKY_STATE_STATUS_S_BASM_LOCK_TO_RECEIVE_DATA_SHIFT 9
#define SAND_HAL_MA_SI9_STICKY_STATE_STATUS_S_BASM_LOCK_TO_RECEIVE_DATA_MSB 9
#define SAND_HAL_MA_SI9_STICKY_STATE_STATUS_S_BASM_LOCK_TO_RECEIVE_DATA_LSB 9
#define SAND_HAL_MA_SI9_STICKY_STATE_STATUS_S_BASM_LOCK_TO_RECEIVE_DATA_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI9_STICKY_STATE_STATUS_S_BASM_LOCK_TO_RECEIVE_DATA_DEFAULT 0x00000000
#define SAND_HAL_MA_SI9_STICKY_STATE_STATUS_S_BASM_TURN_ON_RBC_CLOCK_MASK 0x00000100
#define SAND_HAL_MA_SI9_STICKY_STATE_STATUS_S_BASM_TURN_ON_RBC_CLOCK_SHIFT 8
#define SAND_HAL_MA_SI9_STICKY_STATE_STATUS_S_BASM_TURN_ON_RBC_CLOCK_MSB 8
#define SAND_HAL_MA_SI9_STICKY_STATE_STATUS_S_BASM_TURN_ON_RBC_CLOCK_LSB 8
#define SAND_HAL_MA_SI9_STICKY_STATE_STATUS_S_BASM_TURN_ON_RBC_CLOCK_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI9_STICKY_STATE_STATUS_S_BASM_TURN_ON_RBC_CLOCK_DEFAULT 0x00000000
#define SAND_HAL_MA_SI9_STICKY_STATE_STATUS_S_BASM_BYTE_ALIGNED_MASK 0x00000080
#define SAND_HAL_MA_SI9_STICKY_STATE_STATUS_S_BASM_BYTE_ALIGNED_SHIFT 7
#define SAND_HAL_MA_SI9_STICKY_STATE_STATUS_S_BASM_BYTE_ALIGNED_MSB  7
#define SAND_HAL_MA_SI9_STICKY_STATE_STATUS_S_BASM_BYTE_ALIGNED_LSB  7
#define SAND_HAL_MA_SI9_STICKY_STATE_STATUS_S_BASM_BYTE_ALIGNED_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI9_STICKY_STATE_STATUS_S_BASM_BYTE_ALIGNED_DEFAULT 0x00000000
#define SAND_HAL_MA_SI9_STICKY_STATE_STATUS_S_TASM_IDLE_MASK         0x00000040
#define SAND_HAL_MA_SI9_STICKY_STATE_STATUS_S_TASM_IDLE_SHIFT        6
#define SAND_HAL_MA_SI9_STICKY_STATE_STATUS_S_TASM_IDLE_MSB          6
#define SAND_HAL_MA_SI9_STICKY_STATE_STATUS_S_TASM_IDLE_LSB          6
#define SAND_HAL_MA_SI9_STICKY_STATE_STATUS_S_TASM_IDLE_TYPE         (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI9_STICKY_STATE_STATUS_S_TASM_IDLE_DEFAULT      0x00000001
#define SAND_HAL_MA_SI9_STICKY_STATE_STATUS_S_TASM_SOT_SEARCH_MASK   0x00000020
#define SAND_HAL_MA_SI9_STICKY_STATE_STATUS_S_TASM_SOT_SEARCH_SHIFT  5
#define SAND_HAL_MA_SI9_STICKY_STATE_STATUS_S_TASM_SOT_SEARCH_MSB    5
#define SAND_HAL_MA_SI9_STICKY_STATE_STATUS_S_TASM_SOT_SEARCH_LSB    5
#define SAND_HAL_MA_SI9_STICKY_STATE_STATUS_S_TASM_SOT_SEARCH_TYPE   (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI9_STICKY_STATE_STATUS_S_TASM_SOT_SEARCH_DEFAULT 0x00000000
#define SAND_HAL_MA_SI9_STICKY_STATE_STATUS_S_TASM_START_TS_COUNTER_MASK 0x00000010
#define SAND_HAL_MA_SI9_STICKY_STATE_STATUS_S_TASM_START_TS_COUNTER_SHIFT 4
#define SAND_HAL_MA_SI9_STICKY_STATE_STATUS_S_TASM_START_TS_COUNTER_MSB 4
#define SAND_HAL_MA_SI9_STICKY_STATE_STATUS_S_TASM_START_TS_COUNTER_LSB 4
#define SAND_HAL_MA_SI9_STICKY_STATE_STATUS_S_TASM_START_TS_COUNTER_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI9_STICKY_STATE_STATUS_S_TASM_START_TS_COUNTER_DEFAULT 0x00000000
#define SAND_HAL_MA_SI9_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_CLOSED_MASK 0x00000008
#define SAND_HAL_MA_SI9_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_CLOSED_SHIFT 3
#define SAND_HAL_MA_SI9_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_CLOSED_MSB 3
#define SAND_HAL_MA_SI9_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_CLOSED_LSB 3
#define SAND_HAL_MA_SI9_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_CLOSED_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI9_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_CLOSED_DEFAULT 0x00000000
#define SAND_HAL_MA_SI9_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_OPEN_MASK 0x00000004
#define SAND_HAL_MA_SI9_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_OPEN_SHIFT 2
#define SAND_HAL_MA_SI9_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_OPEN_MSB 2
#define SAND_HAL_MA_SI9_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_OPEN_LSB 2
#define SAND_HAL_MA_SI9_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_OPEN_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI9_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_OPEN_DEFAULT 0x00000000
#define SAND_HAL_MA_SI9_STICKY_STATE_STATUS_S_TASM_SOT_EARLY_MASK    0x00000002
#define SAND_HAL_MA_SI9_STICKY_STATE_STATUS_S_TASM_SOT_EARLY_SHIFT   1
#define SAND_HAL_MA_SI9_STICKY_STATE_STATUS_S_TASM_SOT_EARLY_MSB     1
#define SAND_HAL_MA_SI9_STICKY_STATE_STATUS_S_TASM_SOT_EARLY_LSB     1
#define SAND_HAL_MA_SI9_STICKY_STATE_STATUS_S_TASM_SOT_EARLY_TYPE    (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI9_STICKY_STATE_STATUS_S_TASM_SOT_EARLY_DEFAULT 0x00000000
#define SAND_HAL_MA_SI9_STICKY_STATE_STATUS_S_TASM_SOT_MISSING_MASK  0x00000001
#define SAND_HAL_MA_SI9_STICKY_STATE_STATUS_S_TASM_SOT_MISSING_SHIFT 0
#define SAND_HAL_MA_SI9_STICKY_STATE_STATUS_S_TASM_SOT_MISSING_MSB   0
#define SAND_HAL_MA_SI9_STICKY_STATE_STATUS_S_TASM_SOT_MISSING_LSB   0
#define SAND_HAL_MA_SI9_STICKY_STATE_STATUS_S_TASM_SOT_MISSING_TYPE  (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI9_STICKY_STATE_STATUS_S_TASM_SOT_MISSING_DEFAULT 0x00000000

/* field level defines for Device: MA  Register: si10_sticky_state_status */
#define SAND_HAL_MA_SI10_STICKY_STATE_STATUS_S_MSM_OFF_MASK          0x00004000
#define SAND_HAL_MA_SI10_STICKY_STATE_STATUS_S_MSM_OFF_SHIFT         14
#define SAND_HAL_MA_SI10_STICKY_STATE_STATUS_S_MSM_OFF_MSB           14
#define SAND_HAL_MA_SI10_STICKY_STATE_STATUS_S_MSM_OFF_LSB           14
#define SAND_HAL_MA_SI10_STICKY_STATE_STATUS_S_MSM_OFF_TYPE          (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI10_STICKY_STATE_STATUS_S_MSM_OFF_DEFAULT       0x00000001
#define SAND_HAL_MA_SI10_STICKY_STATE_STATUS_S_MSM_RUN_BYTE_ALIGNMENT_MASK 0x00002000
#define SAND_HAL_MA_SI10_STICKY_STATE_STATUS_S_MSM_RUN_BYTE_ALIGNMENT_SHIFT 13
#define SAND_HAL_MA_SI10_STICKY_STATE_STATUS_S_MSM_RUN_BYTE_ALIGNMENT_MSB 13
#define SAND_HAL_MA_SI10_STICKY_STATE_STATUS_S_MSM_RUN_BYTE_ALIGNMENT_LSB 13
#define SAND_HAL_MA_SI10_STICKY_STATE_STATUS_S_MSM_RUN_BYTE_ALIGNMENT_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI10_STICKY_STATE_STATUS_S_MSM_RUN_BYTE_ALIGNMENT_DEFAULT 0x00000000
#define SAND_HAL_MA_SI10_STICKY_STATE_STATUS_S_MSM_RUN_TIME_ALIGN_MASK 0x00001000
#define SAND_HAL_MA_SI10_STICKY_STATE_STATUS_S_MSM_RUN_TIME_ALIGN_SHIFT 12
#define SAND_HAL_MA_SI10_STICKY_STATE_STATUS_S_MSM_RUN_TIME_ALIGN_MSB 12
#define SAND_HAL_MA_SI10_STICKY_STATE_STATUS_S_MSM_RUN_TIME_ALIGN_LSB 12
#define SAND_HAL_MA_SI10_STICKY_STATE_STATUS_S_MSM_RUN_TIME_ALIGN_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI10_STICKY_STATE_STATUS_S_MSM_RUN_TIME_ALIGN_DEFAULT 0x00000000
#define SAND_HAL_MA_SI10_STICKY_STATE_STATUS_S_BASM_POWER_DOWN_MASK  0x00000800
#define SAND_HAL_MA_SI10_STICKY_STATE_STATUS_S_BASM_POWER_DOWN_SHIFT 11
#define SAND_HAL_MA_SI10_STICKY_STATE_STATUS_S_BASM_POWER_DOWN_MSB   11
#define SAND_HAL_MA_SI10_STICKY_STATE_STATUS_S_BASM_POWER_DOWN_LSB   11
#define SAND_HAL_MA_SI10_STICKY_STATE_STATUS_S_BASM_POWER_DOWN_TYPE  (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI10_STICKY_STATE_STATUS_S_BASM_POWER_DOWN_DEFAULT 0x00000001
#define SAND_HAL_MA_SI10_STICKY_STATE_STATUS_S_BASM_POWER_UP_MASK    0x00000400
#define SAND_HAL_MA_SI10_STICKY_STATE_STATUS_S_BASM_POWER_UP_SHIFT   10
#define SAND_HAL_MA_SI10_STICKY_STATE_STATUS_S_BASM_POWER_UP_MSB     10
#define SAND_HAL_MA_SI10_STICKY_STATE_STATUS_S_BASM_POWER_UP_LSB     10
#define SAND_HAL_MA_SI10_STICKY_STATE_STATUS_S_BASM_POWER_UP_TYPE    (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI10_STICKY_STATE_STATUS_S_BASM_POWER_UP_DEFAULT 0x00000000
#define SAND_HAL_MA_SI10_STICKY_STATE_STATUS_S_BASM_LOCK_TO_RECEIVE_DATA_MASK 0x00000200
#define SAND_HAL_MA_SI10_STICKY_STATE_STATUS_S_BASM_LOCK_TO_RECEIVE_DATA_SHIFT 9
#define SAND_HAL_MA_SI10_STICKY_STATE_STATUS_S_BASM_LOCK_TO_RECEIVE_DATA_MSB 9
#define SAND_HAL_MA_SI10_STICKY_STATE_STATUS_S_BASM_LOCK_TO_RECEIVE_DATA_LSB 9
#define SAND_HAL_MA_SI10_STICKY_STATE_STATUS_S_BASM_LOCK_TO_RECEIVE_DATA_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI10_STICKY_STATE_STATUS_S_BASM_LOCK_TO_RECEIVE_DATA_DEFAULT 0x00000000
#define SAND_HAL_MA_SI10_STICKY_STATE_STATUS_S_BASM_TURN_ON_RBC_CLOCK_MASK 0x00000100
#define SAND_HAL_MA_SI10_STICKY_STATE_STATUS_S_BASM_TURN_ON_RBC_CLOCK_SHIFT 8
#define SAND_HAL_MA_SI10_STICKY_STATE_STATUS_S_BASM_TURN_ON_RBC_CLOCK_MSB 8
#define SAND_HAL_MA_SI10_STICKY_STATE_STATUS_S_BASM_TURN_ON_RBC_CLOCK_LSB 8
#define SAND_HAL_MA_SI10_STICKY_STATE_STATUS_S_BASM_TURN_ON_RBC_CLOCK_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI10_STICKY_STATE_STATUS_S_BASM_TURN_ON_RBC_CLOCK_DEFAULT 0x00000000
#define SAND_HAL_MA_SI10_STICKY_STATE_STATUS_S_BASM_BYTE_ALIGNED_MASK 0x00000080
#define SAND_HAL_MA_SI10_STICKY_STATE_STATUS_S_BASM_BYTE_ALIGNED_SHIFT 7
#define SAND_HAL_MA_SI10_STICKY_STATE_STATUS_S_BASM_BYTE_ALIGNED_MSB 7
#define SAND_HAL_MA_SI10_STICKY_STATE_STATUS_S_BASM_BYTE_ALIGNED_LSB 7
#define SAND_HAL_MA_SI10_STICKY_STATE_STATUS_S_BASM_BYTE_ALIGNED_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI10_STICKY_STATE_STATUS_S_BASM_BYTE_ALIGNED_DEFAULT 0x00000000
#define SAND_HAL_MA_SI10_STICKY_STATE_STATUS_S_TASM_IDLE_MASK        0x00000040
#define SAND_HAL_MA_SI10_STICKY_STATE_STATUS_S_TASM_IDLE_SHIFT       6
#define SAND_HAL_MA_SI10_STICKY_STATE_STATUS_S_TASM_IDLE_MSB         6
#define SAND_HAL_MA_SI10_STICKY_STATE_STATUS_S_TASM_IDLE_LSB         6
#define SAND_HAL_MA_SI10_STICKY_STATE_STATUS_S_TASM_IDLE_TYPE        (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI10_STICKY_STATE_STATUS_S_TASM_IDLE_DEFAULT     0x00000001
#define SAND_HAL_MA_SI10_STICKY_STATE_STATUS_S_TASM_SOT_SEARCH_MASK  0x00000020
#define SAND_HAL_MA_SI10_STICKY_STATE_STATUS_S_TASM_SOT_SEARCH_SHIFT 5
#define SAND_HAL_MA_SI10_STICKY_STATE_STATUS_S_TASM_SOT_SEARCH_MSB   5
#define SAND_HAL_MA_SI10_STICKY_STATE_STATUS_S_TASM_SOT_SEARCH_LSB   5
#define SAND_HAL_MA_SI10_STICKY_STATE_STATUS_S_TASM_SOT_SEARCH_TYPE  (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI10_STICKY_STATE_STATUS_S_TASM_SOT_SEARCH_DEFAULT 0x00000000
#define SAND_HAL_MA_SI10_STICKY_STATE_STATUS_S_TASM_START_TS_COUNTER_MASK 0x00000010
#define SAND_HAL_MA_SI10_STICKY_STATE_STATUS_S_TASM_START_TS_COUNTER_SHIFT 4
#define SAND_HAL_MA_SI10_STICKY_STATE_STATUS_S_TASM_START_TS_COUNTER_MSB 4
#define SAND_HAL_MA_SI10_STICKY_STATE_STATUS_S_TASM_START_TS_COUNTER_LSB 4
#define SAND_HAL_MA_SI10_STICKY_STATE_STATUS_S_TASM_START_TS_COUNTER_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI10_STICKY_STATE_STATUS_S_TASM_START_TS_COUNTER_DEFAULT 0x00000000
#define SAND_HAL_MA_SI10_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_CLOSED_MASK 0x00000008
#define SAND_HAL_MA_SI10_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_CLOSED_SHIFT 3
#define SAND_HAL_MA_SI10_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_CLOSED_MSB 3
#define SAND_HAL_MA_SI10_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_CLOSED_LSB 3
#define SAND_HAL_MA_SI10_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_CLOSED_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI10_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_CLOSED_DEFAULT 0x00000000
#define SAND_HAL_MA_SI10_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_OPEN_MASK 0x00000004
#define SAND_HAL_MA_SI10_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_OPEN_SHIFT 2
#define SAND_HAL_MA_SI10_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_OPEN_MSB 2
#define SAND_HAL_MA_SI10_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_OPEN_LSB 2
#define SAND_HAL_MA_SI10_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_OPEN_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI10_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_OPEN_DEFAULT 0x00000000
#define SAND_HAL_MA_SI10_STICKY_STATE_STATUS_S_TASM_SOT_EARLY_MASK   0x00000002
#define SAND_HAL_MA_SI10_STICKY_STATE_STATUS_S_TASM_SOT_EARLY_SHIFT  1
#define SAND_HAL_MA_SI10_STICKY_STATE_STATUS_S_TASM_SOT_EARLY_MSB    1
#define SAND_HAL_MA_SI10_STICKY_STATE_STATUS_S_TASM_SOT_EARLY_LSB    1
#define SAND_HAL_MA_SI10_STICKY_STATE_STATUS_S_TASM_SOT_EARLY_TYPE   (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI10_STICKY_STATE_STATUS_S_TASM_SOT_EARLY_DEFAULT 0x00000000
#define SAND_HAL_MA_SI10_STICKY_STATE_STATUS_S_TASM_SOT_MISSING_MASK 0x00000001
#define SAND_HAL_MA_SI10_STICKY_STATE_STATUS_S_TASM_SOT_MISSING_SHIFT 0
#define SAND_HAL_MA_SI10_STICKY_STATE_STATUS_S_TASM_SOT_MISSING_MSB  0
#define SAND_HAL_MA_SI10_STICKY_STATE_STATUS_S_TASM_SOT_MISSING_LSB  0
#define SAND_HAL_MA_SI10_STICKY_STATE_STATUS_S_TASM_SOT_MISSING_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI10_STICKY_STATE_STATUS_S_TASM_SOT_MISSING_DEFAULT 0x00000000

/* field level defines for Device: MA  Register: si11_sticky_state_status */
#define SAND_HAL_MA_SI11_STICKY_STATE_STATUS_S_MSM_OFF_MASK          0x00004000
#define SAND_HAL_MA_SI11_STICKY_STATE_STATUS_S_MSM_OFF_SHIFT         14
#define SAND_HAL_MA_SI11_STICKY_STATE_STATUS_S_MSM_OFF_MSB           14
#define SAND_HAL_MA_SI11_STICKY_STATE_STATUS_S_MSM_OFF_LSB           14
#define SAND_HAL_MA_SI11_STICKY_STATE_STATUS_S_MSM_OFF_TYPE          (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI11_STICKY_STATE_STATUS_S_MSM_OFF_DEFAULT       0x00000001
#define SAND_HAL_MA_SI11_STICKY_STATE_STATUS_S_MSM_RUN_BYTE_ALIGNMENT_MASK 0x00002000
#define SAND_HAL_MA_SI11_STICKY_STATE_STATUS_S_MSM_RUN_BYTE_ALIGNMENT_SHIFT 13
#define SAND_HAL_MA_SI11_STICKY_STATE_STATUS_S_MSM_RUN_BYTE_ALIGNMENT_MSB 13
#define SAND_HAL_MA_SI11_STICKY_STATE_STATUS_S_MSM_RUN_BYTE_ALIGNMENT_LSB 13
#define SAND_HAL_MA_SI11_STICKY_STATE_STATUS_S_MSM_RUN_BYTE_ALIGNMENT_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI11_STICKY_STATE_STATUS_S_MSM_RUN_BYTE_ALIGNMENT_DEFAULT 0x00000000
#define SAND_HAL_MA_SI11_STICKY_STATE_STATUS_S_MSM_RUN_TIME_ALIGN_MASK 0x00001000
#define SAND_HAL_MA_SI11_STICKY_STATE_STATUS_S_MSM_RUN_TIME_ALIGN_SHIFT 12
#define SAND_HAL_MA_SI11_STICKY_STATE_STATUS_S_MSM_RUN_TIME_ALIGN_MSB 12
#define SAND_HAL_MA_SI11_STICKY_STATE_STATUS_S_MSM_RUN_TIME_ALIGN_LSB 12
#define SAND_HAL_MA_SI11_STICKY_STATE_STATUS_S_MSM_RUN_TIME_ALIGN_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI11_STICKY_STATE_STATUS_S_MSM_RUN_TIME_ALIGN_DEFAULT 0x00000000
#define SAND_HAL_MA_SI11_STICKY_STATE_STATUS_S_BASM_POWER_DOWN_MASK  0x00000800
#define SAND_HAL_MA_SI11_STICKY_STATE_STATUS_S_BASM_POWER_DOWN_SHIFT 11
#define SAND_HAL_MA_SI11_STICKY_STATE_STATUS_S_BASM_POWER_DOWN_MSB   11
#define SAND_HAL_MA_SI11_STICKY_STATE_STATUS_S_BASM_POWER_DOWN_LSB   11
#define SAND_HAL_MA_SI11_STICKY_STATE_STATUS_S_BASM_POWER_DOWN_TYPE  (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI11_STICKY_STATE_STATUS_S_BASM_POWER_DOWN_DEFAULT 0x00000001
#define SAND_HAL_MA_SI11_STICKY_STATE_STATUS_S_BASM_POWER_UP_MASK    0x00000400
#define SAND_HAL_MA_SI11_STICKY_STATE_STATUS_S_BASM_POWER_UP_SHIFT   10
#define SAND_HAL_MA_SI11_STICKY_STATE_STATUS_S_BASM_POWER_UP_MSB     10
#define SAND_HAL_MA_SI11_STICKY_STATE_STATUS_S_BASM_POWER_UP_LSB     10
#define SAND_HAL_MA_SI11_STICKY_STATE_STATUS_S_BASM_POWER_UP_TYPE    (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI11_STICKY_STATE_STATUS_S_BASM_POWER_UP_DEFAULT 0x00000000
#define SAND_HAL_MA_SI11_STICKY_STATE_STATUS_S_BASM_LOCK_TO_RECEIVE_DATA_MASK 0x00000200
#define SAND_HAL_MA_SI11_STICKY_STATE_STATUS_S_BASM_LOCK_TO_RECEIVE_DATA_SHIFT 9
#define SAND_HAL_MA_SI11_STICKY_STATE_STATUS_S_BASM_LOCK_TO_RECEIVE_DATA_MSB 9
#define SAND_HAL_MA_SI11_STICKY_STATE_STATUS_S_BASM_LOCK_TO_RECEIVE_DATA_LSB 9
#define SAND_HAL_MA_SI11_STICKY_STATE_STATUS_S_BASM_LOCK_TO_RECEIVE_DATA_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI11_STICKY_STATE_STATUS_S_BASM_LOCK_TO_RECEIVE_DATA_DEFAULT 0x00000000
#define SAND_HAL_MA_SI11_STICKY_STATE_STATUS_S_BASM_TURN_ON_RBC_CLOCK_MASK 0x00000100
#define SAND_HAL_MA_SI11_STICKY_STATE_STATUS_S_BASM_TURN_ON_RBC_CLOCK_SHIFT 8
#define SAND_HAL_MA_SI11_STICKY_STATE_STATUS_S_BASM_TURN_ON_RBC_CLOCK_MSB 8
#define SAND_HAL_MA_SI11_STICKY_STATE_STATUS_S_BASM_TURN_ON_RBC_CLOCK_LSB 8
#define SAND_HAL_MA_SI11_STICKY_STATE_STATUS_S_BASM_TURN_ON_RBC_CLOCK_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI11_STICKY_STATE_STATUS_S_BASM_TURN_ON_RBC_CLOCK_DEFAULT 0x00000000
#define SAND_HAL_MA_SI11_STICKY_STATE_STATUS_S_BASM_BYTE_ALIGNED_MASK 0x00000080
#define SAND_HAL_MA_SI11_STICKY_STATE_STATUS_S_BASM_BYTE_ALIGNED_SHIFT 7
#define SAND_HAL_MA_SI11_STICKY_STATE_STATUS_S_BASM_BYTE_ALIGNED_MSB 7
#define SAND_HAL_MA_SI11_STICKY_STATE_STATUS_S_BASM_BYTE_ALIGNED_LSB 7
#define SAND_HAL_MA_SI11_STICKY_STATE_STATUS_S_BASM_BYTE_ALIGNED_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI11_STICKY_STATE_STATUS_S_BASM_BYTE_ALIGNED_DEFAULT 0x00000000
#define SAND_HAL_MA_SI11_STICKY_STATE_STATUS_S_TASM_IDLE_MASK        0x00000040
#define SAND_HAL_MA_SI11_STICKY_STATE_STATUS_S_TASM_IDLE_SHIFT       6
#define SAND_HAL_MA_SI11_STICKY_STATE_STATUS_S_TASM_IDLE_MSB         6
#define SAND_HAL_MA_SI11_STICKY_STATE_STATUS_S_TASM_IDLE_LSB         6
#define SAND_HAL_MA_SI11_STICKY_STATE_STATUS_S_TASM_IDLE_TYPE        (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI11_STICKY_STATE_STATUS_S_TASM_IDLE_DEFAULT     0x00000001
#define SAND_HAL_MA_SI11_STICKY_STATE_STATUS_S_TASM_SOT_SEARCH_MASK  0x00000020
#define SAND_HAL_MA_SI11_STICKY_STATE_STATUS_S_TASM_SOT_SEARCH_SHIFT 5
#define SAND_HAL_MA_SI11_STICKY_STATE_STATUS_S_TASM_SOT_SEARCH_MSB   5
#define SAND_HAL_MA_SI11_STICKY_STATE_STATUS_S_TASM_SOT_SEARCH_LSB   5
#define SAND_HAL_MA_SI11_STICKY_STATE_STATUS_S_TASM_SOT_SEARCH_TYPE  (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI11_STICKY_STATE_STATUS_S_TASM_SOT_SEARCH_DEFAULT 0x00000000
#define SAND_HAL_MA_SI11_STICKY_STATE_STATUS_S_TASM_START_TS_COUNTER_MASK 0x00000010
#define SAND_HAL_MA_SI11_STICKY_STATE_STATUS_S_TASM_START_TS_COUNTER_SHIFT 4
#define SAND_HAL_MA_SI11_STICKY_STATE_STATUS_S_TASM_START_TS_COUNTER_MSB 4
#define SAND_HAL_MA_SI11_STICKY_STATE_STATUS_S_TASM_START_TS_COUNTER_LSB 4
#define SAND_HAL_MA_SI11_STICKY_STATE_STATUS_S_TASM_START_TS_COUNTER_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI11_STICKY_STATE_STATUS_S_TASM_START_TS_COUNTER_DEFAULT 0x00000000
#define SAND_HAL_MA_SI11_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_CLOSED_MASK 0x00000008
#define SAND_HAL_MA_SI11_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_CLOSED_SHIFT 3
#define SAND_HAL_MA_SI11_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_CLOSED_MSB 3
#define SAND_HAL_MA_SI11_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_CLOSED_LSB 3
#define SAND_HAL_MA_SI11_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_CLOSED_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI11_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_CLOSED_DEFAULT 0x00000000
#define SAND_HAL_MA_SI11_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_OPEN_MASK 0x00000004
#define SAND_HAL_MA_SI11_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_OPEN_SHIFT 2
#define SAND_HAL_MA_SI11_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_OPEN_MSB 2
#define SAND_HAL_MA_SI11_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_OPEN_LSB 2
#define SAND_HAL_MA_SI11_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_OPEN_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI11_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_OPEN_DEFAULT 0x00000000
#define SAND_HAL_MA_SI11_STICKY_STATE_STATUS_S_TASM_SOT_EARLY_MASK   0x00000002
#define SAND_HAL_MA_SI11_STICKY_STATE_STATUS_S_TASM_SOT_EARLY_SHIFT  1
#define SAND_HAL_MA_SI11_STICKY_STATE_STATUS_S_TASM_SOT_EARLY_MSB    1
#define SAND_HAL_MA_SI11_STICKY_STATE_STATUS_S_TASM_SOT_EARLY_LSB    1
#define SAND_HAL_MA_SI11_STICKY_STATE_STATUS_S_TASM_SOT_EARLY_TYPE   (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI11_STICKY_STATE_STATUS_S_TASM_SOT_EARLY_DEFAULT 0x00000000
#define SAND_HAL_MA_SI11_STICKY_STATE_STATUS_S_TASM_SOT_MISSING_MASK 0x00000001
#define SAND_HAL_MA_SI11_STICKY_STATE_STATUS_S_TASM_SOT_MISSING_SHIFT 0
#define SAND_HAL_MA_SI11_STICKY_STATE_STATUS_S_TASM_SOT_MISSING_MSB  0
#define SAND_HAL_MA_SI11_STICKY_STATE_STATUS_S_TASM_SOT_MISSING_LSB  0
#define SAND_HAL_MA_SI11_STICKY_STATE_STATUS_S_TASM_SOT_MISSING_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI11_STICKY_STATE_STATUS_S_TASM_SOT_MISSING_DEFAULT 0x00000000

/* field level defines for Device: MA  Register: si12_sticky_state_status */
#define SAND_HAL_MA_SI12_STICKY_STATE_STATUS_S_MSM_OFF_MASK          0x00004000
#define SAND_HAL_MA_SI12_STICKY_STATE_STATUS_S_MSM_OFF_SHIFT         14
#define SAND_HAL_MA_SI12_STICKY_STATE_STATUS_S_MSM_OFF_MSB           14
#define SAND_HAL_MA_SI12_STICKY_STATE_STATUS_S_MSM_OFF_LSB           14
#define SAND_HAL_MA_SI12_STICKY_STATE_STATUS_S_MSM_OFF_TYPE          (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI12_STICKY_STATE_STATUS_S_MSM_OFF_DEFAULT       0x00000001
#define SAND_HAL_MA_SI12_STICKY_STATE_STATUS_S_MSM_RUN_BYTE_ALIGNMENT_MASK 0x00002000
#define SAND_HAL_MA_SI12_STICKY_STATE_STATUS_S_MSM_RUN_BYTE_ALIGNMENT_SHIFT 13
#define SAND_HAL_MA_SI12_STICKY_STATE_STATUS_S_MSM_RUN_BYTE_ALIGNMENT_MSB 13
#define SAND_HAL_MA_SI12_STICKY_STATE_STATUS_S_MSM_RUN_BYTE_ALIGNMENT_LSB 13
#define SAND_HAL_MA_SI12_STICKY_STATE_STATUS_S_MSM_RUN_BYTE_ALIGNMENT_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI12_STICKY_STATE_STATUS_S_MSM_RUN_BYTE_ALIGNMENT_DEFAULT 0x00000000
#define SAND_HAL_MA_SI12_STICKY_STATE_STATUS_S_MSM_RUN_TIME_ALIGN_MASK 0x00001000
#define SAND_HAL_MA_SI12_STICKY_STATE_STATUS_S_MSM_RUN_TIME_ALIGN_SHIFT 12
#define SAND_HAL_MA_SI12_STICKY_STATE_STATUS_S_MSM_RUN_TIME_ALIGN_MSB 12
#define SAND_HAL_MA_SI12_STICKY_STATE_STATUS_S_MSM_RUN_TIME_ALIGN_LSB 12
#define SAND_HAL_MA_SI12_STICKY_STATE_STATUS_S_MSM_RUN_TIME_ALIGN_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI12_STICKY_STATE_STATUS_S_MSM_RUN_TIME_ALIGN_DEFAULT 0x00000000
#define SAND_HAL_MA_SI12_STICKY_STATE_STATUS_S_BASM_POWER_DOWN_MASK  0x00000800
#define SAND_HAL_MA_SI12_STICKY_STATE_STATUS_S_BASM_POWER_DOWN_SHIFT 11
#define SAND_HAL_MA_SI12_STICKY_STATE_STATUS_S_BASM_POWER_DOWN_MSB   11
#define SAND_HAL_MA_SI12_STICKY_STATE_STATUS_S_BASM_POWER_DOWN_LSB   11
#define SAND_HAL_MA_SI12_STICKY_STATE_STATUS_S_BASM_POWER_DOWN_TYPE  (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI12_STICKY_STATE_STATUS_S_BASM_POWER_DOWN_DEFAULT 0x00000001
#define SAND_HAL_MA_SI12_STICKY_STATE_STATUS_S_BASM_POWER_UP_MASK    0x00000400
#define SAND_HAL_MA_SI12_STICKY_STATE_STATUS_S_BASM_POWER_UP_SHIFT   10
#define SAND_HAL_MA_SI12_STICKY_STATE_STATUS_S_BASM_POWER_UP_MSB     10
#define SAND_HAL_MA_SI12_STICKY_STATE_STATUS_S_BASM_POWER_UP_LSB     10
#define SAND_HAL_MA_SI12_STICKY_STATE_STATUS_S_BASM_POWER_UP_TYPE    (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI12_STICKY_STATE_STATUS_S_BASM_POWER_UP_DEFAULT 0x00000000
#define SAND_HAL_MA_SI12_STICKY_STATE_STATUS_S_BASM_LOCK_TO_RECEIVE_DATA_MASK 0x00000200
#define SAND_HAL_MA_SI12_STICKY_STATE_STATUS_S_BASM_LOCK_TO_RECEIVE_DATA_SHIFT 9
#define SAND_HAL_MA_SI12_STICKY_STATE_STATUS_S_BASM_LOCK_TO_RECEIVE_DATA_MSB 9
#define SAND_HAL_MA_SI12_STICKY_STATE_STATUS_S_BASM_LOCK_TO_RECEIVE_DATA_LSB 9
#define SAND_HAL_MA_SI12_STICKY_STATE_STATUS_S_BASM_LOCK_TO_RECEIVE_DATA_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI12_STICKY_STATE_STATUS_S_BASM_LOCK_TO_RECEIVE_DATA_DEFAULT 0x00000000
#define SAND_HAL_MA_SI12_STICKY_STATE_STATUS_S_BASM_TURN_ON_RBC_CLOCK_MASK 0x00000100
#define SAND_HAL_MA_SI12_STICKY_STATE_STATUS_S_BASM_TURN_ON_RBC_CLOCK_SHIFT 8
#define SAND_HAL_MA_SI12_STICKY_STATE_STATUS_S_BASM_TURN_ON_RBC_CLOCK_MSB 8
#define SAND_HAL_MA_SI12_STICKY_STATE_STATUS_S_BASM_TURN_ON_RBC_CLOCK_LSB 8
#define SAND_HAL_MA_SI12_STICKY_STATE_STATUS_S_BASM_TURN_ON_RBC_CLOCK_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI12_STICKY_STATE_STATUS_S_BASM_TURN_ON_RBC_CLOCK_DEFAULT 0x00000000
#define SAND_HAL_MA_SI12_STICKY_STATE_STATUS_S_BASM_BYTE_ALIGNED_MASK 0x00000080
#define SAND_HAL_MA_SI12_STICKY_STATE_STATUS_S_BASM_BYTE_ALIGNED_SHIFT 7
#define SAND_HAL_MA_SI12_STICKY_STATE_STATUS_S_BASM_BYTE_ALIGNED_MSB 7
#define SAND_HAL_MA_SI12_STICKY_STATE_STATUS_S_BASM_BYTE_ALIGNED_LSB 7
#define SAND_HAL_MA_SI12_STICKY_STATE_STATUS_S_BASM_BYTE_ALIGNED_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI12_STICKY_STATE_STATUS_S_BASM_BYTE_ALIGNED_DEFAULT 0x00000000
#define SAND_HAL_MA_SI12_STICKY_STATE_STATUS_S_TASM_IDLE_MASK        0x00000040
#define SAND_HAL_MA_SI12_STICKY_STATE_STATUS_S_TASM_IDLE_SHIFT       6
#define SAND_HAL_MA_SI12_STICKY_STATE_STATUS_S_TASM_IDLE_MSB         6
#define SAND_HAL_MA_SI12_STICKY_STATE_STATUS_S_TASM_IDLE_LSB         6
#define SAND_HAL_MA_SI12_STICKY_STATE_STATUS_S_TASM_IDLE_TYPE        (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI12_STICKY_STATE_STATUS_S_TASM_IDLE_DEFAULT     0x00000001
#define SAND_HAL_MA_SI12_STICKY_STATE_STATUS_S_TASM_SOT_SEARCH_MASK  0x00000020
#define SAND_HAL_MA_SI12_STICKY_STATE_STATUS_S_TASM_SOT_SEARCH_SHIFT 5
#define SAND_HAL_MA_SI12_STICKY_STATE_STATUS_S_TASM_SOT_SEARCH_MSB   5
#define SAND_HAL_MA_SI12_STICKY_STATE_STATUS_S_TASM_SOT_SEARCH_LSB   5
#define SAND_HAL_MA_SI12_STICKY_STATE_STATUS_S_TASM_SOT_SEARCH_TYPE  (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI12_STICKY_STATE_STATUS_S_TASM_SOT_SEARCH_DEFAULT 0x00000000
#define SAND_HAL_MA_SI12_STICKY_STATE_STATUS_S_TASM_START_TS_COUNTER_MASK 0x00000010
#define SAND_HAL_MA_SI12_STICKY_STATE_STATUS_S_TASM_START_TS_COUNTER_SHIFT 4
#define SAND_HAL_MA_SI12_STICKY_STATE_STATUS_S_TASM_START_TS_COUNTER_MSB 4
#define SAND_HAL_MA_SI12_STICKY_STATE_STATUS_S_TASM_START_TS_COUNTER_LSB 4
#define SAND_HAL_MA_SI12_STICKY_STATE_STATUS_S_TASM_START_TS_COUNTER_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI12_STICKY_STATE_STATUS_S_TASM_START_TS_COUNTER_DEFAULT 0x00000000
#define SAND_HAL_MA_SI12_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_CLOSED_MASK 0x00000008
#define SAND_HAL_MA_SI12_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_CLOSED_SHIFT 3
#define SAND_HAL_MA_SI12_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_CLOSED_MSB 3
#define SAND_HAL_MA_SI12_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_CLOSED_LSB 3
#define SAND_HAL_MA_SI12_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_CLOSED_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI12_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_CLOSED_DEFAULT 0x00000000
#define SAND_HAL_MA_SI12_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_OPEN_MASK 0x00000004
#define SAND_HAL_MA_SI12_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_OPEN_SHIFT 2
#define SAND_HAL_MA_SI12_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_OPEN_MSB 2
#define SAND_HAL_MA_SI12_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_OPEN_LSB 2
#define SAND_HAL_MA_SI12_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_OPEN_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI12_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_OPEN_DEFAULT 0x00000000
#define SAND_HAL_MA_SI12_STICKY_STATE_STATUS_S_TASM_SOT_EARLY_MASK   0x00000002
#define SAND_HAL_MA_SI12_STICKY_STATE_STATUS_S_TASM_SOT_EARLY_SHIFT  1
#define SAND_HAL_MA_SI12_STICKY_STATE_STATUS_S_TASM_SOT_EARLY_MSB    1
#define SAND_HAL_MA_SI12_STICKY_STATE_STATUS_S_TASM_SOT_EARLY_LSB    1
#define SAND_HAL_MA_SI12_STICKY_STATE_STATUS_S_TASM_SOT_EARLY_TYPE   (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI12_STICKY_STATE_STATUS_S_TASM_SOT_EARLY_DEFAULT 0x00000000
#define SAND_HAL_MA_SI12_STICKY_STATE_STATUS_S_TASM_SOT_MISSING_MASK 0x00000001
#define SAND_HAL_MA_SI12_STICKY_STATE_STATUS_S_TASM_SOT_MISSING_SHIFT 0
#define SAND_HAL_MA_SI12_STICKY_STATE_STATUS_S_TASM_SOT_MISSING_MSB  0
#define SAND_HAL_MA_SI12_STICKY_STATE_STATUS_S_TASM_SOT_MISSING_LSB  0
#define SAND_HAL_MA_SI12_STICKY_STATE_STATUS_S_TASM_SOT_MISSING_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI12_STICKY_STATE_STATUS_S_TASM_SOT_MISSING_DEFAULT 0x00000000

/* field level defines for Device: MA  Register: si13_sticky_state_status */
#define SAND_HAL_MA_SI13_STICKY_STATE_STATUS_S_MSM_OFF_MASK          0x00004000
#define SAND_HAL_MA_SI13_STICKY_STATE_STATUS_S_MSM_OFF_SHIFT         14
#define SAND_HAL_MA_SI13_STICKY_STATE_STATUS_S_MSM_OFF_MSB           14
#define SAND_HAL_MA_SI13_STICKY_STATE_STATUS_S_MSM_OFF_LSB           14
#define SAND_HAL_MA_SI13_STICKY_STATE_STATUS_S_MSM_OFF_TYPE          (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI13_STICKY_STATE_STATUS_S_MSM_OFF_DEFAULT       0x00000001
#define SAND_HAL_MA_SI13_STICKY_STATE_STATUS_S_MSM_RUN_BYTE_ALIGNMENT_MASK 0x00002000
#define SAND_HAL_MA_SI13_STICKY_STATE_STATUS_S_MSM_RUN_BYTE_ALIGNMENT_SHIFT 13
#define SAND_HAL_MA_SI13_STICKY_STATE_STATUS_S_MSM_RUN_BYTE_ALIGNMENT_MSB 13
#define SAND_HAL_MA_SI13_STICKY_STATE_STATUS_S_MSM_RUN_BYTE_ALIGNMENT_LSB 13
#define SAND_HAL_MA_SI13_STICKY_STATE_STATUS_S_MSM_RUN_BYTE_ALIGNMENT_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI13_STICKY_STATE_STATUS_S_MSM_RUN_BYTE_ALIGNMENT_DEFAULT 0x00000000
#define SAND_HAL_MA_SI13_STICKY_STATE_STATUS_S_MSM_RUN_TIME_ALIGN_MASK 0x00001000
#define SAND_HAL_MA_SI13_STICKY_STATE_STATUS_S_MSM_RUN_TIME_ALIGN_SHIFT 12
#define SAND_HAL_MA_SI13_STICKY_STATE_STATUS_S_MSM_RUN_TIME_ALIGN_MSB 12
#define SAND_HAL_MA_SI13_STICKY_STATE_STATUS_S_MSM_RUN_TIME_ALIGN_LSB 12
#define SAND_HAL_MA_SI13_STICKY_STATE_STATUS_S_MSM_RUN_TIME_ALIGN_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI13_STICKY_STATE_STATUS_S_MSM_RUN_TIME_ALIGN_DEFAULT 0x00000000
#define SAND_HAL_MA_SI13_STICKY_STATE_STATUS_S_BASM_POWER_DOWN_MASK  0x00000800
#define SAND_HAL_MA_SI13_STICKY_STATE_STATUS_S_BASM_POWER_DOWN_SHIFT 11
#define SAND_HAL_MA_SI13_STICKY_STATE_STATUS_S_BASM_POWER_DOWN_MSB   11
#define SAND_HAL_MA_SI13_STICKY_STATE_STATUS_S_BASM_POWER_DOWN_LSB   11
#define SAND_HAL_MA_SI13_STICKY_STATE_STATUS_S_BASM_POWER_DOWN_TYPE  (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI13_STICKY_STATE_STATUS_S_BASM_POWER_DOWN_DEFAULT 0x00000001
#define SAND_HAL_MA_SI13_STICKY_STATE_STATUS_S_BASM_POWER_UP_MASK    0x00000400
#define SAND_HAL_MA_SI13_STICKY_STATE_STATUS_S_BASM_POWER_UP_SHIFT   10
#define SAND_HAL_MA_SI13_STICKY_STATE_STATUS_S_BASM_POWER_UP_MSB     10
#define SAND_HAL_MA_SI13_STICKY_STATE_STATUS_S_BASM_POWER_UP_LSB     10
#define SAND_HAL_MA_SI13_STICKY_STATE_STATUS_S_BASM_POWER_UP_TYPE    (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI13_STICKY_STATE_STATUS_S_BASM_POWER_UP_DEFAULT 0x00000000
#define SAND_HAL_MA_SI13_STICKY_STATE_STATUS_S_BASM_LOCK_TO_RECEIVE_DATA_MASK 0x00000200
#define SAND_HAL_MA_SI13_STICKY_STATE_STATUS_S_BASM_LOCK_TO_RECEIVE_DATA_SHIFT 9
#define SAND_HAL_MA_SI13_STICKY_STATE_STATUS_S_BASM_LOCK_TO_RECEIVE_DATA_MSB 9
#define SAND_HAL_MA_SI13_STICKY_STATE_STATUS_S_BASM_LOCK_TO_RECEIVE_DATA_LSB 9
#define SAND_HAL_MA_SI13_STICKY_STATE_STATUS_S_BASM_LOCK_TO_RECEIVE_DATA_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI13_STICKY_STATE_STATUS_S_BASM_LOCK_TO_RECEIVE_DATA_DEFAULT 0x00000000
#define SAND_HAL_MA_SI13_STICKY_STATE_STATUS_S_BASM_TURN_ON_RBC_CLOCK_MASK 0x00000100
#define SAND_HAL_MA_SI13_STICKY_STATE_STATUS_S_BASM_TURN_ON_RBC_CLOCK_SHIFT 8
#define SAND_HAL_MA_SI13_STICKY_STATE_STATUS_S_BASM_TURN_ON_RBC_CLOCK_MSB 8
#define SAND_HAL_MA_SI13_STICKY_STATE_STATUS_S_BASM_TURN_ON_RBC_CLOCK_LSB 8
#define SAND_HAL_MA_SI13_STICKY_STATE_STATUS_S_BASM_TURN_ON_RBC_CLOCK_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI13_STICKY_STATE_STATUS_S_BASM_TURN_ON_RBC_CLOCK_DEFAULT 0x00000000
#define SAND_HAL_MA_SI13_STICKY_STATE_STATUS_S_BASM_BYTE_ALIGNED_MASK 0x00000080
#define SAND_HAL_MA_SI13_STICKY_STATE_STATUS_S_BASM_BYTE_ALIGNED_SHIFT 7
#define SAND_HAL_MA_SI13_STICKY_STATE_STATUS_S_BASM_BYTE_ALIGNED_MSB 7
#define SAND_HAL_MA_SI13_STICKY_STATE_STATUS_S_BASM_BYTE_ALIGNED_LSB 7
#define SAND_HAL_MA_SI13_STICKY_STATE_STATUS_S_BASM_BYTE_ALIGNED_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI13_STICKY_STATE_STATUS_S_BASM_BYTE_ALIGNED_DEFAULT 0x00000000
#define SAND_HAL_MA_SI13_STICKY_STATE_STATUS_S_TASM_IDLE_MASK        0x00000040
#define SAND_HAL_MA_SI13_STICKY_STATE_STATUS_S_TASM_IDLE_SHIFT       6
#define SAND_HAL_MA_SI13_STICKY_STATE_STATUS_S_TASM_IDLE_MSB         6
#define SAND_HAL_MA_SI13_STICKY_STATE_STATUS_S_TASM_IDLE_LSB         6
#define SAND_HAL_MA_SI13_STICKY_STATE_STATUS_S_TASM_IDLE_TYPE        (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI13_STICKY_STATE_STATUS_S_TASM_IDLE_DEFAULT     0x00000001
#define SAND_HAL_MA_SI13_STICKY_STATE_STATUS_S_TASM_SOT_SEARCH_MASK  0x00000020
#define SAND_HAL_MA_SI13_STICKY_STATE_STATUS_S_TASM_SOT_SEARCH_SHIFT 5
#define SAND_HAL_MA_SI13_STICKY_STATE_STATUS_S_TASM_SOT_SEARCH_MSB   5
#define SAND_HAL_MA_SI13_STICKY_STATE_STATUS_S_TASM_SOT_SEARCH_LSB   5
#define SAND_HAL_MA_SI13_STICKY_STATE_STATUS_S_TASM_SOT_SEARCH_TYPE  (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI13_STICKY_STATE_STATUS_S_TASM_SOT_SEARCH_DEFAULT 0x00000000
#define SAND_HAL_MA_SI13_STICKY_STATE_STATUS_S_TASM_START_TS_COUNTER_MASK 0x00000010
#define SAND_HAL_MA_SI13_STICKY_STATE_STATUS_S_TASM_START_TS_COUNTER_SHIFT 4
#define SAND_HAL_MA_SI13_STICKY_STATE_STATUS_S_TASM_START_TS_COUNTER_MSB 4
#define SAND_HAL_MA_SI13_STICKY_STATE_STATUS_S_TASM_START_TS_COUNTER_LSB 4
#define SAND_HAL_MA_SI13_STICKY_STATE_STATUS_S_TASM_START_TS_COUNTER_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI13_STICKY_STATE_STATUS_S_TASM_START_TS_COUNTER_DEFAULT 0x00000000
#define SAND_HAL_MA_SI13_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_CLOSED_MASK 0x00000008
#define SAND_HAL_MA_SI13_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_CLOSED_SHIFT 3
#define SAND_HAL_MA_SI13_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_CLOSED_MSB 3
#define SAND_HAL_MA_SI13_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_CLOSED_LSB 3
#define SAND_HAL_MA_SI13_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_CLOSED_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI13_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_CLOSED_DEFAULT 0x00000000
#define SAND_HAL_MA_SI13_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_OPEN_MASK 0x00000004
#define SAND_HAL_MA_SI13_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_OPEN_SHIFT 2
#define SAND_HAL_MA_SI13_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_OPEN_MSB 2
#define SAND_HAL_MA_SI13_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_OPEN_LSB 2
#define SAND_HAL_MA_SI13_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_OPEN_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI13_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_OPEN_DEFAULT 0x00000000
#define SAND_HAL_MA_SI13_STICKY_STATE_STATUS_S_TASM_SOT_EARLY_MASK   0x00000002
#define SAND_HAL_MA_SI13_STICKY_STATE_STATUS_S_TASM_SOT_EARLY_SHIFT  1
#define SAND_HAL_MA_SI13_STICKY_STATE_STATUS_S_TASM_SOT_EARLY_MSB    1
#define SAND_HAL_MA_SI13_STICKY_STATE_STATUS_S_TASM_SOT_EARLY_LSB    1
#define SAND_HAL_MA_SI13_STICKY_STATE_STATUS_S_TASM_SOT_EARLY_TYPE   (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI13_STICKY_STATE_STATUS_S_TASM_SOT_EARLY_DEFAULT 0x00000000
#define SAND_HAL_MA_SI13_STICKY_STATE_STATUS_S_TASM_SOT_MISSING_MASK 0x00000001
#define SAND_HAL_MA_SI13_STICKY_STATE_STATUS_S_TASM_SOT_MISSING_SHIFT 0
#define SAND_HAL_MA_SI13_STICKY_STATE_STATUS_S_TASM_SOT_MISSING_MSB  0
#define SAND_HAL_MA_SI13_STICKY_STATE_STATUS_S_TASM_SOT_MISSING_LSB  0
#define SAND_HAL_MA_SI13_STICKY_STATE_STATUS_S_TASM_SOT_MISSING_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI13_STICKY_STATE_STATUS_S_TASM_SOT_MISSING_DEFAULT 0x00000000

/* field level defines for Device: MA  Register: si14_sticky_state_status */
#define SAND_HAL_MA_SI14_STICKY_STATE_STATUS_S_MSM_OFF_MASK          0x00004000
#define SAND_HAL_MA_SI14_STICKY_STATE_STATUS_S_MSM_OFF_SHIFT         14
#define SAND_HAL_MA_SI14_STICKY_STATE_STATUS_S_MSM_OFF_MSB           14
#define SAND_HAL_MA_SI14_STICKY_STATE_STATUS_S_MSM_OFF_LSB           14
#define SAND_HAL_MA_SI14_STICKY_STATE_STATUS_S_MSM_OFF_TYPE          (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI14_STICKY_STATE_STATUS_S_MSM_OFF_DEFAULT       0x00000001
#define SAND_HAL_MA_SI14_STICKY_STATE_STATUS_S_MSM_RUN_BYTE_ALIGNMENT_MASK 0x00002000
#define SAND_HAL_MA_SI14_STICKY_STATE_STATUS_S_MSM_RUN_BYTE_ALIGNMENT_SHIFT 13
#define SAND_HAL_MA_SI14_STICKY_STATE_STATUS_S_MSM_RUN_BYTE_ALIGNMENT_MSB 13
#define SAND_HAL_MA_SI14_STICKY_STATE_STATUS_S_MSM_RUN_BYTE_ALIGNMENT_LSB 13
#define SAND_HAL_MA_SI14_STICKY_STATE_STATUS_S_MSM_RUN_BYTE_ALIGNMENT_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI14_STICKY_STATE_STATUS_S_MSM_RUN_BYTE_ALIGNMENT_DEFAULT 0x00000000
#define SAND_HAL_MA_SI14_STICKY_STATE_STATUS_S_MSM_RUN_TIME_ALIGN_MASK 0x00001000
#define SAND_HAL_MA_SI14_STICKY_STATE_STATUS_S_MSM_RUN_TIME_ALIGN_SHIFT 12
#define SAND_HAL_MA_SI14_STICKY_STATE_STATUS_S_MSM_RUN_TIME_ALIGN_MSB 12
#define SAND_HAL_MA_SI14_STICKY_STATE_STATUS_S_MSM_RUN_TIME_ALIGN_LSB 12
#define SAND_HAL_MA_SI14_STICKY_STATE_STATUS_S_MSM_RUN_TIME_ALIGN_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI14_STICKY_STATE_STATUS_S_MSM_RUN_TIME_ALIGN_DEFAULT 0x00000000
#define SAND_HAL_MA_SI14_STICKY_STATE_STATUS_S_BASM_POWER_DOWN_MASK  0x00000800
#define SAND_HAL_MA_SI14_STICKY_STATE_STATUS_S_BASM_POWER_DOWN_SHIFT 11
#define SAND_HAL_MA_SI14_STICKY_STATE_STATUS_S_BASM_POWER_DOWN_MSB   11
#define SAND_HAL_MA_SI14_STICKY_STATE_STATUS_S_BASM_POWER_DOWN_LSB   11
#define SAND_HAL_MA_SI14_STICKY_STATE_STATUS_S_BASM_POWER_DOWN_TYPE  (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI14_STICKY_STATE_STATUS_S_BASM_POWER_DOWN_DEFAULT 0x00000001
#define SAND_HAL_MA_SI14_STICKY_STATE_STATUS_S_BASM_POWER_UP_MASK    0x00000400
#define SAND_HAL_MA_SI14_STICKY_STATE_STATUS_S_BASM_POWER_UP_SHIFT   10
#define SAND_HAL_MA_SI14_STICKY_STATE_STATUS_S_BASM_POWER_UP_MSB     10
#define SAND_HAL_MA_SI14_STICKY_STATE_STATUS_S_BASM_POWER_UP_LSB     10
#define SAND_HAL_MA_SI14_STICKY_STATE_STATUS_S_BASM_POWER_UP_TYPE    (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI14_STICKY_STATE_STATUS_S_BASM_POWER_UP_DEFAULT 0x00000000
#define SAND_HAL_MA_SI14_STICKY_STATE_STATUS_S_BASM_LOCK_TO_RECEIVE_DATA_MASK 0x00000200
#define SAND_HAL_MA_SI14_STICKY_STATE_STATUS_S_BASM_LOCK_TO_RECEIVE_DATA_SHIFT 9
#define SAND_HAL_MA_SI14_STICKY_STATE_STATUS_S_BASM_LOCK_TO_RECEIVE_DATA_MSB 9
#define SAND_HAL_MA_SI14_STICKY_STATE_STATUS_S_BASM_LOCK_TO_RECEIVE_DATA_LSB 9
#define SAND_HAL_MA_SI14_STICKY_STATE_STATUS_S_BASM_LOCK_TO_RECEIVE_DATA_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI14_STICKY_STATE_STATUS_S_BASM_LOCK_TO_RECEIVE_DATA_DEFAULT 0x00000000
#define SAND_HAL_MA_SI14_STICKY_STATE_STATUS_S_BASM_TURN_ON_RBC_CLOCK_MASK 0x00000100
#define SAND_HAL_MA_SI14_STICKY_STATE_STATUS_S_BASM_TURN_ON_RBC_CLOCK_SHIFT 8
#define SAND_HAL_MA_SI14_STICKY_STATE_STATUS_S_BASM_TURN_ON_RBC_CLOCK_MSB 8
#define SAND_HAL_MA_SI14_STICKY_STATE_STATUS_S_BASM_TURN_ON_RBC_CLOCK_LSB 8
#define SAND_HAL_MA_SI14_STICKY_STATE_STATUS_S_BASM_TURN_ON_RBC_CLOCK_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI14_STICKY_STATE_STATUS_S_BASM_TURN_ON_RBC_CLOCK_DEFAULT 0x00000000
#define SAND_HAL_MA_SI14_STICKY_STATE_STATUS_S_BASM_BYTE_ALIGNED_MASK 0x00000080
#define SAND_HAL_MA_SI14_STICKY_STATE_STATUS_S_BASM_BYTE_ALIGNED_SHIFT 7
#define SAND_HAL_MA_SI14_STICKY_STATE_STATUS_S_BASM_BYTE_ALIGNED_MSB 7
#define SAND_HAL_MA_SI14_STICKY_STATE_STATUS_S_BASM_BYTE_ALIGNED_LSB 7
#define SAND_HAL_MA_SI14_STICKY_STATE_STATUS_S_BASM_BYTE_ALIGNED_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI14_STICKY_STATE_STATUS_S_BASM_BYTE_ALIGNED_DEFAULT 0x00000000
#define SAND_HAL_MA_SI14_STICKY_STATE_STATUS_S_TASM_IDLE_MASK        0x00000040
#define SAND_HAL_MA_SI14_STICKY_STATE_STATUS_S_TASM_IDLE_SHIFT       6
#define SAND_HAL_MA_SI14_STICKY_STATE_STATUS_S_TASM_IDLE_MSB         6
#define SAND_HAL_MA_SI14_STICKY_STATE_STATUS_S_TASM_IDLE_LSB         6
#define SAND_HAL_MA_SI14_STICKY_STATE_STATUS_S_TASM_IDLE_TYPE        (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI14_STICKY_STATE_STATUS_S_TASM_IDLE_DEFAULT     0x00000001
#define SAND_HAL_MA_SI14_STICKY_STATE_STATUS_S_TASM_SOT_SEARCH_MASK  0x00000020
#define SAND_HAL_MA_SI14_STICKY_STATE_STATUS_S_TASM_SOT_SEARCH_SHIFT 5
#define SAND_HAL_MA_SI14_STICKY_STATE_STATUS_S_TASM_SOT_SEARCH_MSB   5
#define SAND_HAL_MA_SI14_STICKY_STATE_STATUS_S_TASM_SOT_SEARCH_LSB   5
#define SAND_HAL_MA_SI14_STICKY_STATE_STATUS_S_TASM_SOT_SEARCH_TYPE  (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI14_STICKY_STATE_STATUS_S_TASM_SOT_SEARCH_DEFAULT 0x00000000
#define SAND_HAL_MA_SI14_STICKY_STATE_STATUS_S_TASM_START_TS_COUNTER_MASK 0x00000010
#define SAND_HAL_MA_SI14_STICKY_STATE_STATUS_S_TASM_START_TS_COUNTER_SHIFT 4
#define SAND_HAL_MA_SI14_STICKY_STATE_STATUS_S_TASM_START_TS_COUNTER_MSB 4
#define SAND_HAL_MA_SI14_STICKY_STATE_STATUS_S_TASM_START_TS_COUNTER_LSB 4
#define SAND_HAL_MA_SI14_STICKY_STATE_STATUS_S_TASM_START_TS_COUNTER_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI14_STICKY_STATE_STATUS_S_TASM_START_TS_COUNTER_DEFAULT 0x00000000
#define SAND_HAL_MA_SI14_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_CLOSED_MASK 0x00000008
#define SAND_HAL_MA_SI14_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_CLOSED_SHIFT 3
#define SAND_HAL_MA_SI14_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_CLOSED_MSB 3
#define SAND_HAL_MA_SI14_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_CLOSED_LSB 3
#define SAND_HAL_MA_SI14_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_CLOSED_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI14_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_CLOSED_DEFAULT 0x00000000
#define SAND_HAL_MA_SI14_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_OPEN_MASK 0x00000004
#define SAND_HAL_MA_SI14_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_OPEN_SHIFT 2
#define SAND_HAL_MA_SI14_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_OPEN_MSB 2
#define SAND_HAL_MA_SI14_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_OPEN_LSB 2
#define SAND_HAL_MA_SI14_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_OPEN_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI14_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_OPEN_DEFAULT 0x00000000
#define SAND_HAL_MA_SI14_STICKY_STATE_STATUS_S_TASM_SOT_EARLY_MASK   0x00000002
#define SAND_HAL_MA_SI14_STICKY_STATE_STATUS_S_TASM_SOT_EARLY_SHIFT  1
#define SAND_HAL_MA_SI14_STICKY_STATE_STATUS_S_TASM_SOT_EARLY_MSB    1
#define SAND_HAL_MA_SI14_STICKY_STATE_STATUS_S_TASM_SOT_EARLY_LSB    1
#define SAND_HAL_MA_SI14_STICKY_STATE_STATUS_S_TASM_SOT_EARLY_TYPE   (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI14_STICKY_STATE_STATUS_S_TASM_SOT_EARLY_DEFAULT 0x00000000
#define SAND_HAL_MA_SI14_STICKY_STATE_STATUS_S_TASM_SOT_MISSING_MASK 0x00000001
#define SAND_HAL_MA_SI14_STICKY_STATE_STATUS_S_TASM_SOT_MISSING_SHIFT 0
#define SAND_HAL_MA_SI14_STICKY_STATE_STATUS_S_TASM_SOT_MISSING_MSB  0
#define SAND_HAL_MA_SI14_STICKY_STATE_STATUS_S_TASM_SOT_MISSING_LSB  0
#define SAND_HAL_MA_SI14_STICKY_STATE_STATUS_S_TASM_SOT_MISSING_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI14_STICKY_STATE_STATUS_S_TASM_SOT_MISSING_DEFAULT 0x00000000

/* field level defines for Device: MA  Register: si15_sticky_state_status */
#define SAND_HAL_MA_SI15_STICKY_STATE_STATUS_S_MSM_OFF_MASK          0x00004000
#define SAND_HAL_MA_SI15_STICKY_STATE_STATUS_S_MSM_OFF_SHIFT         14
#define SAND_HAL_MA_SI15_STICKY_STATE_STATUS_S_MSM_OFF_MSB           14
#define SAND_HAL_MA_SI15_STICKY_STATE_STATUS_S_MSM_OFF_LSB           14
#define SAND_HAL_MA_SI15_STICKY_STATE_STATUS_S_MSM_OFF_TYPE          (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI15_STICKY_STATE_STATUS_S_MSM_OFF_DEFAULT       0x00000001
#define SAND_HAL_MA_SI15_STICKY_STATE_STATUS_S_MSM_RUN_BYTE_ALIGNMENT_MASK 0x00002000
#define SAND_HAL_MA_SI15_STICKY_STATE_STATUS_S_MSM_RUN_BYTE_ALIGNMENT_SHIFT 13
#define SAND_HAL_MA_SI15_STICKY_STATE_STATUS_S_MSM_RUN_BYTE_ALIGNMENT_MSB 13
#define SAND_HAL_MA_SI15_STICKY_STATE_STATUS_S_MSM_RUN_BYTE_ALIGNMENT_LSB 13
#define SAND_HAL_MA_SI15_STICKY_STATE_STATUS_S_MSM_RUN_BYTE_ALIGNMENT_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI15_STICKY_STATE_STATUS_S_MSM_RUN_BYTE_ALIGNMENT_DEFAULT 0x00000000
#define SAND_HAL_MA_SI15_STICKY_STATE_STATUS_S_MSM_RUN_TIME_ALIGN_MASK 0x00001000
#define SAND_HAL_MA_SI15_STICKY_STATE_STATUS_S_MSM_RUN_TIME_ALIGN_SHIFT 12
#define SAND_HAL_MA_SI15_STICKY_STATE_STATUS_S_MSM_RUN_TIME_ALIGN_MSB 12
#define SAND_HAL_MA_SI15_STICKY_STATE_STATUS_S_MSM_RUN_TIME_ALIGN_LSB 12
#define SAND_HAL_MA_SI15_STICKY_STATE_STATUS_S_MSM_RUN_TIME_ALIGN_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI15_STICKY_STATE_STATUS_S_MSM_RUN_TIME_ALIGN_DEFAULT 0x00000000
#define SAND_HAL_MA_SI15_STICKY_STATE_STATUS_S_BASM_POWER_DOWN_MASK  0x00000800
#define SAND_HAL_MA_SI15_STICKY_STATE_STATUS_S_BASM_POWER_DOWN_SHIFT 11
#define SAND_HAL_MA_SI15_STICKY_STATE_STATUS_S_BASM_POWER_DOWN_MSB   11
#define SAND_HAL_MA_SI15_STICKY_STATE_STATUS_S_BASM_POWER_DOWN_LSB   11
#define SAND_HAL_MA_SI15_STICKY_STATE_STATUS_S_BASM_POWER_DOWN_TYPE  (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI15_STICKY_STATE_STATUS_S_BASM_POWER_DOWN_DEFAULT 0x00000001
#define SAND_HAL_MA_SI15_STICKY_STATE_STATUS_S_BASM_POWER_UP_MASK    0x00000400
#define SAND_HAL_MA_SI15_STICKY_STATE_STATUS_S_BASM_POWER_UP_SHIFT   10
#define SAND_HAL_MA_SI15_STICKY_STATE_STATUS_S_BASM_POWER_UP_MSB     10
#define SAND_HAL_MA_SI15_STICKY_STATE_STATUS_S_BASM_POWER_UP_LSB     10
#define SAND_HAL_MA_SI15_STICKY_STATE_STATUS_S_BASM_POWER_UP_TYPE    (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI15_STICKY_STATE_STATUS_S_BASM_POWER_UP_DEFAULT 0x00000000
#define SAND_HAL_MA_SI15_STICKY_STATE_STATUS_S_BASM_LOCK_TO_RECEIVE_DATA_MASK 0x00000200
#define SAND_HAL_MA_SI15_STICKY_STATE_STATUS_S_BASM_LOCK_TO_RECEIVE_DATA_SHIFT 9
#define SAND_HAL_MA_SI15_STICKY_STATE_STATUS_S_BASM_LOCK_TO_RECEIVE_DATA_MSB 9
#define SAND_HAL_MA_SI15_STICKY_STATE_STATUS_S_BASM_LOCK_TO_RECEIVE_DATA_LSB 9
#define SAND_HAL_MA_SI15_STICKY_STATE_STATUS_S_BASM_LOCK_TO_RECEIVE_DATA_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI15_STICKY_STATE_STATUS_S_BASM_LOCK_TO_RECEIVE_DATA_DEFAULT 0x00000000
#define SAND_HAL_MA_SI15_STICKY_STATE_STATUS_S_BASM_TURN_ON_RBC_CLOCK_MASK 0x00000100
#define SAND_HAL_MA_SI15_STICKY_STATE_STATUS_S_BASM_TURN_ON_RBC_CLOCK_SHIFT 8
#define SAND_HAL_MA_SI15_STICKY_STATE_STATUS_S_BASM_TURN_ON_RBC_CLOCK_MSB 8
#define SAND_HAL_MA_SI15_STICKY_STATE_STATUS_S_BASM_TURN_ON_RBC_CLOCK_LSB 8
#define SAND_HAL_MA_SI15_STICKY_STATE_STATUS_S_BASM_TURN_ON_RBC_CLOCK_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI15_STICKY_STATE_STATUS_S_BASM_TURN_ON_RBC_CLOCK_DEFAULT 0x00000000
#define SAND_HAL_MA_SI15_STICKY_STATE_STATUS_S_BASM_BYTE_ALIGNED_MASK 0x00000080
#define SAND_HAL_MA_SI15_STICKY_STATE_STATUS_S_BASM_BYTE_ALIGNED_SHIFT 7
#define SAND_HAL_MA_SI15_STICKY_STATE_STATUS_S_BASM_BYTE_ALIGNED_MSB 7
#define SAND_HAL_MA_SI15_STICKY_STATE_STATUS_S_BASM_BYTE_ALIGNED_LSB 7
#define SAND_HAL_MA_SI15_STICKY_STATE_STATUS_S_BASM_BYTE_ALIGNED_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI15_STICKY_STATE_STATUS_S_BASM_BYTE_ALIGNED_DEFAULT 0x00000000
#define SAND_HAL_MA_SI15_STICKY_STATE_STATUS_S_TASM_IDLE_MASK        0x00000040
#define SAND_HAL_MA_SI15_STICKY_STATE_STATUS_S_TASM_IDLE_SHIFT       6
#define SAND_HAL_MA_SI15_STICKY_STATE_STATUS_S_TASM_IDLE_MSB         6
#define SAND_HAL_MA_SI15_STICKY_STATE_STATUS_S_TASM_IDLE_LSB         6
#define SAND_HAL_MA_SI15_STICKY_STATE_STATUS_S_TASM_IDLE_TYPE        (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI15_STICKY_STATE_STATUS_S_TASM_IDLE_DEFAULT     0x00000001
#define SAND_HAL_MA_SI15_STICKY_STATE_STATUS_S_TASM_SOT_SEARCH_MASK  0x00000020
#define SAND_HAL_MA_SI15_STICKY_STATE_STATUS_S_TASM_SOT_SEARCH_SHIFT 5
#define SAND_HAL_MA_SI15_STICKY_STATE_STATUS_S_TASM_SOT_SEARCH_MSB   5
#define SAND_HAL_MA_SI15_STICKY_STATE_STATUS_S_TASM_SOT_SEARCH_LSB   5
#define SAND_HAL_MA_SI15_STICKY_STATE_STATUS_S_TASM_SOT_SEARCH_TYPE  (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI15_STICKY_STATE_STATUS_S_TASM_SOT_SEARCH_DEFAULT 0x00000000
#define SAND_HAL_MA_SI15_STICKY_STATE_STATUS_S_TASM_START_TS_COUNTER_MASK 0x00000010
#define SAND_HAL_MA_SI15_STICKY_STATE_STATUS_S_TASM_START_TS_COUNTER_SHIFT 4
#define SAND_HAL_MA_SI15_STICKY_STATE_STATUS_S_TASM_START_TS_COUNTER_MSB 4
#define SAND_HAL_MA_SI15_STICKY_STATE_STATUS_S_TASM_START_TS_COUNTER_LSB 4
#define SAND_HAL_MA_SI15_STICKY_STATE_STATUS_S_TASM_START_TS_COUNTER_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI15_STICKY_STATE_STATUS_S_TASM_START_TS_COUNTER_DEFAULT 0x00000000
#define SAND_HAL_MA_SI15_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_CLOSED_MASK 0x00000008
#define SAND_HAL_MA_SI15_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_CLOSED_SHIFT 3
#define SAND_HAL_MA_SI15_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_CLOSED_MSB 3
#define SAND_HAL_MA_SI15_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_CLOSED_LSB 3
#define SAND_HAL_MA_SI15_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_CLOSED_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI15_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_CLOSED_DEFAULT 0x00000000
#define SAND_HAL_MA_SI15_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_OPEN_MASK 0x00000004
#define SAND_HAL_MA_SI15_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_OPEN_SHIFT 2
#define SAND_HAL_MA_SI15_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_OPEN_MSB 2
#define SAND_HAL_MA_SI15_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_OPEN_LSB 2
#define SAND_HAL_MA_SI15_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_OPEN_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI15_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_OPEN_DEFAULT 0x00000000
#define SAND_HAL_MA_SI15_STICKY_STATE_STATUS_S_TASM_SOT_EARLY_MASK   0x00000002
#define SAND_HAL_MA_SI15_STICKY_STATE_STATUS_S_TASM_SOT_EARLY_SHIFT  1
#define SAND_HAL_MA_SI15_STICKY_STATE_STATUS_S_TASM_SOT_EARLY_MSB    1
#define SAND_HAL_MA_SI15_STICKY_STATE_STATUS_S_TASM_SOT_EARLY_LSB    1
#define SAND_HAL_MA_SI15_STICKY_STATE_STATUS_S_TASM_SOT_EARLY_TYPE   (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI15_STICKY_STATE_STATUS_S_TASM_SOT_EARLY_DEFAULT 0x00000000
#define SAND_HAL_MA_SI15_STICKY_STATE_STATUS_S_TASM_SOT_MISSING_MASK 0x00000001
#define SAND_HAL_MA_SI15_STICKY_STATE_STATUS_S_TASM_SOT_MISSING_SHIFT 0
#define SAND_HAL_MA_SI15_STICKY_STATE_STATUS_S_TASM_SOT_MISSING_MSB  0
#define SAND_HAL_MA_SI15_STICKY_STATE_STATUS_S_TASM_SOT_MISSING_LSB  0
#define SAND_HAL_MA_SI15_STICKY_STATE_STATUS_S_TASM_SOT_MISSING_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_SI15_STICKY_STATE_STATUS_S_TASM_SOT_MISSING_DEFAULT 0x00000000

/* field level defines for Device: MA  Register: MI_SRAM_TEST_CTRL */
#define SAND_HAL_MA_MI_SRAM_TEST_CTRL_CAUSE_PAR_ERR_MASK             0x00001fe0
#define SAND_HAL_MA_MI_SRAM_TEST_CTRL_CAUSE_PAR_ERR_SHIFT            5
#define SAND_HAL_MA_MI_SRAM_TEST_CTRL_CAUSE_PAR_ERR_MSB              12
#define SAND_HAL_MA_MI_SRAM_TEST_CTRL_CAUSE_PAR_ERR_LSB              5
#define SAND_HAL_MA_MI_SRAM_TEST_CTRL_CAUSE_PAR_ERR_TYPE             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_MI_SRAM_TEST_CTRL_CAUSE_PAR_ERR_DEFAULT          0x00000000
#define SAND_HAL_MA_MI_SRAM_TEST_CTRL_FAIL_DATA_SEL_MASK             0x00000018
#define SAND_HAL_MA_MI_SRAM_TEST_CTRL_FAIL_DATA_SEL_SHIFT            3
#define SAND_HAL_MA_MI_SRAM_TEST_CTRL_FAIL_DATA_SEL_MSB              4
#define SAND_HAL_MA_MI_SRAM_TEST_CTRL_FAIL_DATA_SEL_LSB              3
#define SAND_HAL_MA_MI_SRAM_TEST_CTRL_FAIL_DATA_SEL_TYPE             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_MI_SRAM_TEST_CTRL_FAIL_DATA_SEL_DEFAULT          0x00000000
#define SAND_HAL_MA_MI_SRAM_TEST_CTRL_SRAM_FAIL_MASK                 0x00000004
#define SAND_HAL_MA_MI_SRAM_TEST_CTRL_SRAM_FAIL_SHIFT                2
#define SAND_HAL_MA_MI_SRAM_TEST_CTRL_SRAM_FAIL_MSB                  2
#define SAND_HAL_MA_MI_SRAM_TEST_CTRL_SRAM_FAIL_LSB                  2
#define SAND_HAL_MA_MI_SRAM_TEST_CTRL_SRAM_FAIL_TYPE                 (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_MI_SRAM_TEST_CTRL_SRAM_FAIL_DEFAULT              0x00000000
#define SAND_HAL_MA_MI_SRAM_TEST_CTRL_SRAM_DONE_MASK                 0x00000002
#define SAND_HAL_MA_MI_SRAM_TEST_CTRL_SRAM_DONE_SHIFT                1
#define SAND_HAL_MA_MI_SRAM_TEST_CTRL_SRAM_DONE_MSB                  1
#define SAND_HAL_MA_MI_SRAM_TEST_CTRL_SRAM_DONE_LSB                  1
#define SAND_HAL_MA_MI_SRAM_TEST_CTRL_SRAM_DONE_TYPE                 (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_MI_SRAM_TEST_CTRL_SRAM_DONE_DEFAULT              0x00000000
#define SAND_HAL_MA_MI_SRAM_TEST_CTRL_SRAM_TEST_MASK                 0x00000001
#define SAND_HAL_MA_MI_SRAM_TEST_CTRL_SRAM_TEST_SHIFT                0
#define SAND_HAL_MA_MI_SRAM_TEST_CTRL_SRAM_TEST_MSB                  0
#define SAND_HAL_MA_MI_SRAM_TEST_CTRL_SRAM_TEST_LSB                  0
#define SAND_HAL_MA_MI_SRAM_TEST_CTRL_SRAM_TEST_TYPE                 (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_MI_SRAM_TEST_CTRL_SRAM_TEST_DEFAULT              0x00000000

/* field level defines for Device: MA  Register: MI_SRAM_TEST_RANGE */
#define SAND_HAL_MA_MI_SRAM_TEST_RANGE_TEST_RANGE_MASK               0x000fffff
#define SAND_HAL_MA_MI_SRAM_TEST_RANGE_TEST_RANGE_SHIFT              0
#define SAND_HAL_MA_MI_SRAM_TEST_RANGE_TEST_RANGE_MSB                19
#define SAND_HAL_MA_MI_SRAM_TEST_RANGE_TEST_RANGE_LSB                0
#define SAND_HAL_MA_MI_SRAM_TEST_RANGE_TEST_RANGE_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_MI_SRAM_TEST_RANGE_TEST_RANGE_DEFAULT            0x00000000

/* field level defines for Device: MA  Register: MI_SRAM_TEST_DATA */
#define SAND_HAL_MA_MI_SRAM_TEST_DATA_TEST_DATA_MASK                 0xffffffff
#define SAND_HAL_MA_MI_SRAM_TEST_DATA_TEST_DATA_SHIFT                0
#define SAND_HAL_MA_MI_SRAM_TEST_DATA_TEST_DATA_MSB                  31
#define SAND_HAL_MA_MI_SRAM_TEST_DATA_TEST_DATA_LSB                  0
#define SAND_HAL_MA_MI_SRAM_TEST_DATA_TEST_DATA_TYPE                 (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_MI_SRAM_TEST_DATA_TEST_DATA_DEFAULT              0x00000000

/* field level defines for Device: MA  Register: MI_SRAM_TEST_A_L */
#define SAND_HAL_MA_MI_SRAM_TEST_A_L_MTEST_A_L_MASK                  0xffffffff
#define SAND_HAL_MA_MI_SRAM_TEST_A_L_MTEST_A_L_SHIFT                 0
#define SAND_HAL_MA_MI_SRAM_TEST_A_L_MTEST_A_L_MSB                   31
#define SAND_HAL_MA_MI_SRAM_TEST_A_L_MTEST_A_L_LSB                   0
#define SAND_HAL_MA_MI_SRAM_TEST_A_L_MTEST_A_L_TYPE                  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_MI_SRAM_TEST_A_L_MTEST_A_L_DEFAULT               0x00000000

/* field level defines for Device: MA  Register: MI_SRAM_TEST_A_H */
#define SAND_HAL_MA_MI_SRAM_TEST_A_H_MTEST_A_H_MASK                  0xffffffff
#define SAND_HAL_MA_MI_SRAM_TEST_A_H_MTEST_A_H_SHIFT                 0
#define SAND_HAL_MA_MI_SRAM_TEST_A_H_MTEST_A_H_MSB                   31
#define SAND_HAL_MA_MI_SRAM_TEST_A_H_MTEST_A_H_LSB                   0
#define SAND_HAL_MA_MI_SRAM_TEST_A_H_MTEST_A_H_TYPE                  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_MI_SRAM_TEST_A_H_MTEST_A_H_DEFAULT               0x00000000

/* field level defines for Device: MA  Register: MI_SRAM_TEST_A_HH */
#define SAND_HAL_MA_MI_SRAM_TEST_A_HH_MTEST_A_HH_MASK                0x000000ff
#define SAND_HAL_MA_MI_SRAM_TEST_A_HH_MTEST_A_HH_SHIFT               0
#define SAND_HAL_MA_MI_SRAM_TEST_A_HH_MTEST_A_HH_MSB                 7
#define SAND_HAL_MA_MI_SRAM_TEST_A_HH_MTEST_A_HH_LSB                 0
#define SAND_HAL_MA_MI_SRAM_TEST_A_HH_MTEST_A_HH_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_MI_SRAM_TEST_A_HH_MTEST_A_HH_DEFAULT             0x00000000

/* field level defines for Device: MA  Register: XB_TSTCNT_ACC_CTRL */
#define SAND_HAL_MA_XB_TSTCNT_ACC_CTRL_XB_TSTCNT_REQ_MASK            0x00000080
#define SAND_HAL_MA_XB_TSTCNT_ACC_CTRL_XB_TSTCNT_REQ_SHIFT           7
#define SAND_HAL_MA_XB_TSTCNT_ACC_CTRL_XB_TSTCNT_REQ_MSB             7
#define SAND_HAL_MA_XB_TSTCNT_ACC_CTRL_XB_TSTCNT_REQ_LSB             7
#define SAND_HAL_MA_XB_TSTCNT_ACC_CTRL_XB_TSTCNT_REQ_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_XB_TSTCNT_ACC_CTRL_XB_TSTCNT_REQ_DEFAULT         0x00000000
#define SAND_HAL_MA_XB_TSTCNT_ACC_CTRL_XB_TSTCNT_ACK_MASK            0x00000040
#define SAND_HAL_MA_XB_TSTCNT_ACC_CTRL_XB_TSTCNT_ACK_SHIFT           6
#define SAND_HAL_MA_XB_TSTCNT_ACC_CTRL_XB_TSTCNT_ACK_MSB             6
#define SAND_HAL_MA_XB_TSTCNT_ACC_CTRL_XB_TSTCNT_ACK_LSB             6
#define SAND_HAL_MA_XB_TSTCNT_ACC_CTRL_XB_TSTCNT_ACK_TYPE            (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_XB_TSTCNT_ACC_CTRL_XB_TSTCNT_ACK_DEFAULT         0x00000000
#define SAND_HAL_MA_XB_TSTCNT_ACC_CTRL_XB_TSTCNT_RD_WR_N_MASK        0x00000020
#define SAND_HAL_MA_XB_TSTCNT_ACC_CTRL_XB_TSTCNT_RD_WR_N_SHIFT       5
#define SAND_HAL_MA_XB_TSTCNT_ACC_CTRL_XB_TSTCNT_RD_WR_N_MSB         5
#define SAND_HAL_MA_XB_TSTCNT_ACC_CTRL_XB_TSTCNT_RD_WR_N_LSB         5
#define SAND_HAL_MA_XB_TSTCNT_ACC_CTRL_XB_TSTCNT_RD_WR_N_TYPE        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_XB_TSTCNT_ACC_CTRL_XB_TSTCNT_RD_WR_N_DEFAULT     0x00000000
#define SAND_HAL_MA_XB_TSTCNT_ACC_CTRL_XB_TSTCNT_NODE_MASK           0x0000001f
#define SAND_HAL_MA_XB_TSTCNT_ACC_CTRL_XB_TSTCNT_NODE_SHIFT          0
#define SAND_HAL_MA_XB_TSTCNT_ACC_CTRL_XB_TSTCNT_NODE_MSB            4
#define SAND_HAL_MA_XB_TSTCNT_ACC_CTRL_XB_TSTCNT_NODE_LSB            0
#define SAND_HAL_MA_XB_TSTCNT_ACC_CTRL_XB_TSTCNT_NODE_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_XB_TSTCNT_ACC_CTRL_XB_TSTCNT_NODE_DEFAULT        0x00000000

/* field level defines for Device: MA  Register: XB_TSTCNT_ACC_DATA */
#define SAND_HAL_MA_XB_TSTCNT_ACC_DATA_XB_TSTCNT_NODE_DAT_MASK       0x0000ffff
#define SAND_HAL_MA_XB_TSTCNT_ACC_DATA_XB_TSTCNT_NODE_DAT_SHIFT      0
#define SAND_HAL_MA_XB_TSTCNT_ACC_DATA_XB_TSTCNT_NODE_DAT_MSB        15
#define SAND_HAL_MA_XB_TSTCNT_ACC_DATA_XB_TSTCNT_NODE_DAT_LSB        0
#define SAND_HAL_MA_XB_TSTCNT_ACC_DATA_XB_TSTCNT_NODE_DAT_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_XB_TSTCNT_ACC_DATA_XB_TSTCNT_NODE_DAT_DEFAULT    0x00000000

/* field level defines for Device: MA  Register: MA_DEBUG_MUX */
#define SAND_HAL_MA_MA_DEBUG_MUX_QI_TEST_SEL_MASK                    0x0000f000
#define SAND_HAL_MA_MA_DEBUG_MUX_QI_TEST_SEL_SHIFT                   12
#define SAND_HAL_MA_MA_DEBUG_MUX_QI_TEST_SEL_MSB                     15
#define SAND_HAL_MA_MA_DEBUG_MUX_QI_TEST_SEL_LSB                     12
#define SAND_HAL_MA_MA_DEBUG_MUX_QI_TEST_SEL_TYPE                    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_MA_DEBUG_MUX_QI_TEST_SEL_DEFAULT                 0x00000000
#define SAND_HAL_MA_MA_DEBUG_MUX_SI_TEST_SEL_MASK                    0x00000f00
#define SAND_HAL_MA_MA_DEBUG_MUX_SI_TEST_SEL_SHIFT                   8
#define SAND_HAL_MA_MA_DEBUG_MUX_SI_TEST_SEL_MSB                     11
#define SAND_HAL_MA_MA_DEBUG_MUX_SI_TEST_SEL_LSB                     8
#define SAND_HAL_MA_MA_DEBUG_MUX_SI_TEST_SEL_TYPE                    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_MA_DEBUG_MUX_SI_TEST_SEL_DEFAULT                 0x00000000
#define SAND_HAL_MA_MA_DEBUG_MUX_DEBUG_MUX_TRI_MASK                  0x00000010
#define SAND_HAL_MA_MA_DEBUG_MUX_DEBUG_MUX_TRI_SHIFT                 4
#define SAND_HAL_MA_MA_DEBUG_MUX_DEBUG_MUX_TRI_MSB                   4
#define SAND_HAL_MA_MA_DEBUG_MUX_DEBUG_MUX_TRI_LSB                   4
#define SAND_HAL_MA_MA_DEBUG_MUX_DEBUG_MUX_TRI_TYPE                  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_MA_DEBUG_MUX_DEBUG_MUX_TRI_DEFAULT               0x00000001
#define SAND_HAL_MA_MA_DEBUG_MUX_TEST_SEL_MASK                       0x0000000f
#define SAND_HAL_MA_MA_DEBUG_MUX_TEST_SEL_SHIFT                      0
#define SAND_HAL_MA_MA_DEBUG_MUX_TEST_SEL_MSB                        3
#define SAND_HAL_MA_MA_DEBUG_MUX_TEST_SEL_LSB                        0
#define SAND_HAL_MA_MA_DEBUG_MUX_TEST_SEL_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_MA_DEBUG_MUX_TEST_SEL_DEFAULT                    0x00000000

/* field level defines for Device: MA  Register: MA_PI_DEBUG_MUX */
#define SAND_HAL_MA_MA_PI_DEBUG_MUX_PI_DM_DEBUG_DATA_MASK            0xffffffff
#define SAND_HAL_MA_MA_PI_DEBUG_MUX_PI_DM_DEBUG_DATA_SHIFT           0
#define SAND_HAL_MA_MA_PI_DEBUG_MUX_PI_DM_DEBUG_DATA_MSB             31
#define SAND_HAL_MA_MA_PI_DEBUG_MUX_PI_DM_DEBUG_DATA_LSB             0
#define SAND_HAL_MA_MA_PI_DEBUG_MUX_PI_DM_DEBUG_DATA_TYPE            (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_MA_PI_DEBUG_MUX_PI_DM_DEBUG_DATA_DEFAULT         0x00000000

/* field level defines for Device: MA  Register: MA_PI_DEBUG_MUX_SEL */
#define SAND_HAL_MA_MA_PI_DEBUG_MUX_SEL_PI_SELECT_MASK               0x0000000f
#define SAND_HAL_MA_MA_PI_DEBUG_MUX_SEL_PI_SELECT_SHIFT              0
#define SAND_HAL_MA_MA_PI_DEBUG_MUX_SEL_PI_SELECT_MSB                3
#define SAND_HAL_MA_MA_PI_DEBUG_MUX_SEL_PI_SELECT_LSB                0
#define SAND_HAL_MA_MA_PI_DEBUG_MUX_SEL_PI_SELECT_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_MA_PI_DEBUG_MUX_SEL_PI_SELECT_DEFAULT            0x00000000

/* field level defines for Device: MA  Register: DA_DEBUG_MUX */
#define SAND_HAL_MA_DA_DEBUG_MUX_DA_DM_DEBUG_DATA_MASK               0xffffffff
#define SAND_HAL_MA_DA_DEBUG_MUX_DA_DM_DEBUG_DATA_SHIFT              0
#define SAND_HAL_MA_DA_DEBUG_MUX_DA_DM_DEBUG_DATA_MSB                31
#define SAND_HAL_MA_DA_DEBUG_MUX_DA_DM_DEBUG_DATA_LSB                0
#define SAND_HAL_MA_DA_DEBUG_MUX_DA_DM_DEBUG_DATA_TYPE               (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_DA_DEBUG_MUX_DA_DM_DEBUG_DATA_DEFAULT            0x00000000

/* field level defines for Device: MA  Register: DA_DEBUG_MUX_SEL */
#define SAND_HAL_MA_DA_DEBUG_MUX_SEL_SELECT_MASK                     0x0000000f
#define SAND_HAL_MA_DA_DEBUG_MUX_SEL_SELECT_SHIFT                    0
#define SAND_HAL_MA_DA_DEBUG_MUX_SEL_SELECT_MSB                      3
#define SAND_HAL_MA_DA_DEBUG_MUX_SEL_SELECT_LSB                      0
#define SAND_HAL_MA_DA_DEBUG_MUX_SEL_SELECT_TYPE                     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_DA_DEBUG_MUX_SEL_SELECT_DEFAULT                  0x00000000

/* field level defines for Device: MA  Register: WB_DEBUG_MUX */
#define SAND_HAL_MA_WB_DEBUG_MUX_WB_DM_DEBUG_DATA_MASK               0xffffffff
#define SAND_HAL_MA_WB_DEBUG_MUX_WB_DM_DEBUG_DATA_SHIFT              0
#define SAND_HAL_MA_WB_DEBUG_MUX_WB_DM_DEBUG_DATA_MSB                31
#define SAND_HAL_MA_WB_DEBUG_MUX_WB_DM_DEBUG_DATA_LSB                0
#define SAND_HAL_MA_WB_DEBUG_MUX_WB_DM_DEBUG_DATA_TYPE               (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_WB_DEBUG_MUX_WB_DM_DEBUG_DATA_DEFAULT            0x00000000

/* field level defines for Device: MA  Register: WB_DEBUG_MUX_SEL */
#define SAND_HAL_MA_WB_DEBUG_MUX_SEL_SELECT_MASK                     0x0000000f
#define SAND_HAL_MA_WB_DEBUG_MUX_SEL_SELECT_SHIFT                    0
#define SAND_HAL_MA_WB_DEBUG_MUX_SEL_SELECT_MSB                      3
#define SAND_HAL_MA_WB_DEBUG_MUX_SEL_SELECT_LSB                      0
#define SAND_HAL_MA_WB_DEBUG_MUX_SEL_SELECT_TYPE                     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_WB_DEBUG_MUX_SEL_SELECT_DEFAULT                  0x00000000

/* field level defines for Device: MA  Register: WB_DEBUG_1 */
#define SAND_HAL_MA_WB_DEBUG_1_LENGTH_FIFO_RD_EMPTY_ERR15_MASK       0x00008000
#define SAND_HAL_MA_WB_DEBUG_1_LENGTH_FIFO_RD_EMPTY_ERR15_SHIFT      15
#define SAND_HAL_MA_WB_DEBUG_1_LENGTH_FIFO_RD_EMPTY_ERR15_MSB        15
#define SAND_HAL_MA_WB_DEBUG_1_LENGTH_FIFO_RD_EMPTY_ERR15_LSB        15
#define SAND_HAL_MA_WB_DEBUG_1_LENGTH_FIFO_RD_EMPTY_ERR15_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_WB_DEBUG_1_LENGTH_FIFO_RD_EMPTY_ERR15_DEFAULT    0x00000000
#define SAND_HAL_MA_WB_DEBUG_1_LENGTH_FIFO_RD_EMPTY_ERR14_MASK       0x00004000
#define SAND_HAL_MA_WB_DEBUG_1_LENGTH_FIFO_RD_EMPTY_ERR14_SHIFT      14
#define SAND_HAL_MA_WB_DEBUG_1_LENGTH_FIFO_RD_EMPTY_ERR14_MSB        14
#define SAND_HAL_MA_WB_DEBUG_1_LENGTH_FIFO_RD_EMPTY_ERR14_LSB        14
#define SAND_HAL_MA_WB_DEBUG_1_LENGTH_FIFO_RD_EMPTY_ERR14_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_WB_DEBUG_1_LENGTH_FIFO_RD_EMPTY_ERR14_DEFAULT    0x00000000
#define SAND_HAL_MA_WB_DEBUG_1_LENGTH_FIFO_RD_EMPTY_ERR13_MASK       0x00002000
#define SAND_HAL_MA_WB_DEBUG_1_LENGTH_FIFO_RD_EMPTY_ERR13_SHIFT      13
#define SAND_HAL_MA_WB_DEBUG_1_LENGTH_FIFO_RD_EMPTY_ERR13_MSB        13
#define SAND_HAL_MA_WB_DEBUG_1_LENGTH_FIFO_RD_EMPTY_ERR13_LSB        13
#define SAND_HAL_MA_WB_DEBUG_1_LENGTH_FIFO_RD_EMPTY_ERR13_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_WB_DEBUG_1_LENGTH_FIFO_RD_EMPTY_ERR13_DEFAULT    0x00000000
#define SAND_HAL_MA_WB_DEBUG_1_LENGTH_FIFO_RD_EMPTY_ERR12_MASK       0x00001000
#define SAND_HAL_MA_WB_DEBUG_1_LENGTH_FIFO_RD_EMPTY_ERR12_SHIFT      12
#define SAND_HAL_MA_WB_DEBUG_1_LENGTH_FIFO_RD_EMPTY_ERR12_MSB        12
#define SAND_HAL_MA_WB_DEBUG_1_LENGTH_FIFO_RD_EMPTY_ERR12_LSB        12
#define SAND_HAL_MA_WB_DEBUG_1_LENGTH_FIFO_RD_EMPTY_ERR12_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_WB_DEBUG_1_LENGTH_FIFO_RD_EMPTY_ERR12_DEFAULT    0x00000000
#define SAND_HAL_MA_WB_DEBUG_1_LENGTH_FIFO_RD_EMPTY_ERR11_MASK       0x00000800
#define SAND_HAL_MA_WB_DEBUG_1_LENGTH_FIFO_RD_EMPTY_ERR11_SHIFT      11
#define SAND_HAL_MA_WB_DEBUG_1_LENGTH_FIFO_RD_EMPTY_ERR11_MSB        11
#define SAND_HAL_MA_WB_DEBUG_1_LENGTH_FIFO_RD_EMPTY_ERR11_LSB        11
#define SAND_HAL_MA_WB_DEBUG_1_LENGTH_FIFO_RD_EMPTY_ERR11_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_WB_DEBUG_1_LENGTH_FIFO_RD_EMPTY_ERR11_DEFAULT    0x00000000
#define SAND_HAL_MA_WB_DEBUG_1_LENGTH_FIFO_RD_EMPTY_ERR10_MASK       0x00000400
#define SAND_HAL_MA_WB_DEBUG_1_LENGTH_FIFO_RD_EMPTY_ERR10_SHIFT      10
#define SAND_HAL_MA_WB_DEBUG_1_LENGTH_FIFO_RD_EMPTY_ERR10_MSB        10
#define SAND_HAL_MA_WB_DEBUG_1_LENGTH_FIFO_RD_EMPTY_ERR10_LSB        10
#define SAND_HAL_MA_WB_DEBUG_1_LENGTH_FIFO_RD_EMPTY_ERR10_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_WB_DEBUG_1_LENGTH_FIFO_RD_EMPTY_ERR10_DEFAULT    0x00000000
#define SAND_HAL_MA_WB_DEBUG_1_LENGTH_FIFO_RD_EMPTY_ERR9_MASK        0x00000200
#define SAND_HAL_MA_WB_DEBUG_1_LENGTH_FIFO_RD_EMPTY_ERR9_SHIFT       9
#define SAND_HAL_MA_WB_DEBUG_1_LENGTH_FIFO_RD_EMPTY_ERR9_MSB         9
#define SAND_HAL_MA_WB_DEBUG_1_LENGTH_FIFO_RD_EMPTY_ERR9_LSB         9
#define SAND_HAL_MA_WB_DEBUG_1_LENGTH_FIFO_RD_EMPTY_ERR9_TYPE        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_WB_DEBUG_1_LENGTH_FIFO_RD_EMPTY_ERR9_DEFAULT     0x00000000
#define SAND_HAL_MA_WB_DEBUG_1_LENGTH_FIFO_RD_EMPTY_ERR8_MASK        0x00000100
#define SAND_HAL_MA_WB_DEBUG_1_LENGTH_FIFO_RD_EMPTY_ERR8_SHIFT       8
#define SAND_HAL_MA_WB_DEBUG_1_LENGTH_FIFO_RD_EMPTY_ERR8_MSB         8
#define SAND_HAL_MA_WB_DEBUG_1_LENGTH_FIFO_RD_EMPTY_ERR8_LSB         8
#define SAND_HAL_MA_WB_DEBUG_1_LENGTH_FIFO_RD_EMPTY_ERR8_TYPE        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_WB_DEBUG_1_LENGTH_FIFO_RD_EMPTY_ERR8_DEFAULT     0x00000000
#define SAND_HAL_MA_WB_DEBUG_1_LENGTH_FIFO_RD_EMPTY_ERR7_MASK        0x00000080
#define SAND_HAL_MA_WB_DEBUG_1_LENGTH_FIFO_RD_EMPTY_ERR7_SHIFT       7
#define SAND_HAL_MA_WB_DEBUG_1_LENGTH_FIFO_RD_EMPTY_ERR7_MSB         7
#define SAND_HAL_MA_WB_DEBUG_1_LENGTH_FIFO_RD_EMPTY_ERR7_LSB         7
#define SAND_HAL_MA_WB_DEBUG_1_LENGTH_FIFO_RD_EMPTY_ERR7_TYPE        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_WB_DEBUG_1_LENGTH_FIFO_RD_EMPTY_ERR7_DEFAULT     0x00000000
#define SAND_HAL_MA_WB_DEBUG_1_LENGTH_FIFO_RD_EMPTY_ERR6_MASK        0x00000040
#define SAND_HAL_MA_WB_DEBUG_1_LENGTH_FIFO_RD_EMPTY_ERR6_SHIFT       6
#define SAND_HAL_MA_WB_DEBUG_1_LENGTH_FIFO_RD_EMPTY_ERR6_MSB         6
#define SAND_HAL_MA_WB_DEBUG_1_LENGTH_FIFO_RD_EMPTY_ERR6_LSB         6
#define SAND_HAL_MA_WB_DEBUG_1_LENGTH_FIFO_RD_EMPTY_ERR6_TYPE        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_WB_DEBUG_1_LENGTH_FIFO_RD_EMPTY_ERR6_DEFAULT     0x00000000
#define SAND_HAL_MA_WB_DEBUG_1_LENGTH_FIFO_RD_EMPTY_ERR5_MASK        0x00000020
#define SAND_HAL_MA_WB_DEBUG_1_LENGTH_FIFO_RD_EMPTY_ERR5_SHIFT       5
#define SAND_HAL_MA_WB_DEBUG_1_LENGTH_FIFO_RD_EMPTY_ERR5_MSB         5
#define SAND_HAL_MA_WB_DEBUG_1_LENGTH_FIFO_RD_EMPTY_ERR5_LSB         5
#define SAND_HAL_MA_WB_DEBUG_1_LENGTH_FIFO_RD_EMPTY_ERR5_TYPE        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_WB_DEBUG_1_LENGTH_FIFO_RD_EMPTY_ERR5_DEFAULT     0x00000000
#define SAND_HAL_MA_WB_DEBUG_1_LENGTH_FIFO_RD_EMPTY_ERR4_MASK        0x00000010
#define SAND_HAL_MA_WB_DEBUG_1_LENGTH_FIFO_RD_EMPTY_ERR4_SHIFT       4
#define SAND_HAL_MA_WB_DEBUG_1_LENGTH_FIFO_RD_EMPTY_ERR4_MSB         4
#define SAND_HAL_MA_WB_DEBUG_1_LENGTH_FIFO_RD_EMPTY_ERR4_LSB         4
#define SAND_HAL_MA_WB_DEBUG_1_LENGTH_FIFO_RD_EMPTY_ERR4_TYPE        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_WB_DEBUG_1_LENGTH_FIFO_RD_EMPTY_ERR4_DEFAULT     0x00000000
#define SAND_HAL_MA_WB_DEBUG_1_LENGTH_FIFO_RD_EMPTY_ERR3_MASK        0x00000008
#define SAND_HAL_MA_WB_DEBUG_1_LENGTH_FIFO_RD_EMPTY_ERR3_SHIFT       3
#define SAND_HAL_MA_WB_DEBUG_1_LENGTH_FIFO_RD_EMPTY_ERR3_MSB         3
#define SAND_HAL_MA_WB_DEBUG_1_LENGTH_FIFO_RD_EMPTY_ERR3_LSB         3
#define SAND_HAL_MA_WB_DEBUG_1_LENGTH_FIFO_RD_EMPTY_ERR3_TYPE        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_WB_DEBUG_1_LENGTH_FIFO_RD_EMPTY_ERR3_DEFAULT     0x00000000
#define SAND_HAL_MA_WB_DEBUG_1_LENGTH_FIFO_RD_EMPTY_ERR2_MASK        0x00000004
#define SAND_HAL_MA_WB_DEBUG_1_LENGTH_FIFO_RD_EMPTY_ERR2_SHIFT       2
#define SAND_HAL_MA_WB_DEBUG_1_LENGTH_FIFO_RD_EMPTY_ERR2_MSB         2
#define SAND_HAL_MA_WB_DEBUG_1_LENGTH_FIFO_RD_EMPTY_ERR2_LSB         2
#define SAND_HAL_MA_WB_DEBUG_1_LENGTH_FIFO_RD_EMPTY_ERR2_TYPE        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_WB_DEBUG_1_LENGTH_FIFO_RD_EMPTY_ERR2_DEFAULT     0x00000000
#define SAND_HAL_MA_WB_DEBUG_1_LENGTH_FIFO_RD_EMPTY_ERR1_MASK        0x00000002
#define SAND_HAL_MA_WB_DEBUG_1_LENGTH_FIFO_RD_EMPTY_ERR1_SHIFT       1
#define SAND_HAL_MA_WB_DEBUG_1_LENGTH_FIFO_RD_EMPTY_ERR1_MSB         1
#define SAND_HAL_MA_WB_DEBUG_1_LENGTH_FIFO_RD_EMPTY_ERR1_LSB         1
#define SAND_HAL_MA_WB_DEBUG_1_LENGTH_FIFO_RD_EMPTY_ERR1_TYPE        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_WB_DEBUG_1_LENGTH_FIFO_RD_EMPTY_ERR1_DEFAULT     0x00000000
#define SAND_HAL_MA_WB_DEBUG_1_LENGTH_FIFO_RD_EMPTY_ERR0_MASK        0x00000001
#define SAND_HAL_MA_WB_DEBUG_1_LENGTH_FIFO_RD_EMPTY_ERR0_SHIFT       0
#define SAND_HAL_MA_WB_DEBUG_1_LENGTH_FIFO_RD_EMPTY_ERR0_MSB         0
#define SAND_HAL_MA_WB_DEBUG_1_LENGTH_FIFO_RD_EMPTY_ERR0_LSB         0
#define SAND_HAL_MA_WB_DEBUG_1_LENGTH_FIFO_RD_EMPTY_ERR0_TYPE        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_MA_WB_DEBUG_1_LENGTH_FIFO_RD_EMPTY_ERR0_DEFAULT     0x00000000

/* field level defines for Device: MA  Register: MI_DEBUG_MUX */
#define SAND_HAL_MA_MI_DEBUG_MUX_MI_DM_DEBUG_DATA_MASK               0xffffffff
#define SAND_HAL_MA_MI_DEBUG_MUX_MI_DM_DEBUG_DATA_SHIFT              0
#define SAND_HAL_MA_MI_DEBUG_MUX_MI_DM_DEBUG_DATA_MSB                31
#define SAND_HAL_MA_MI_DEBUG_MUX_MI_DM_DEBUG_DATA_LSB                0
#define SAND_HAL_MA_MI_DEBUG_MUX_MI_DM_DEBUG_DATA_TYPE               (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_MI_DEBUG_MUX_MI_DM_DEBUG_DATA_DEFAULT            0x00000000

/* field level defines for Device: MA  Register: MI_DEBUG_MUX_SEL */
#define SAND_HAL_MA_MI_DEBUG_MUX_SEL_SELECT_MASK                     0x0000000f
#define SAND_HAL_MA_MI_DEBUG_MUX_SEL_SELECT_SHIFT                    0
#define SAND_HAL_MA_MI_DEBUG_MUX_SEL_SELECT_MSB                      3
#define SAND_HAL_MA_MI_DEBUG_MUX_SEL_SELECT_LSB                      0
#define SAND_HAL_MA_MI_DEBUG_MUX_SEL_SELECT_TYPE                     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_MI_DEBUG_MUX_SEL_SELECT_DEFAULT                  0x00000000

/* field level defines for Device: MA  Register: RD_VOQ_DEBUG */
#define SAND_HAL_MA_RD_VOQ_DEBUG_PB_VOQ_ERR_MASK                     0x003ff800
#define SAND_HAL_MA_RD_VOQ_DEBUG_PB_VOQ_ERR_SHIFT                    11
#define SAND_HAL_MA_RD_VOQ_DEBUG_PB_VOQ_ERR_MSB                      21
#define SAND_HAL_MA_RD_VOQ_DEBUG_PB_VOQ_ERR_LSB                      11
#define SAND_HAL_MA_RD_VOQ_DEBUG_PB_VOQ_ERR_TYPE                     (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_RD_VOQ_DEBUG_PB_VOQ_ERR_DEFAULT                  0x00000000
#define SAND_HAL_MA_RD_VOQ_DEBUG_VOQL_VOQ_ERR_MASK                   0x000007ff
#define SAND_HAL_MA_RD_VOQ_DEBUG_VOQL_VOQ_ERR_SHIFT                  0
#define SAND_HAL_MA_RD_VOQ_DEBUG_VOQL_VOQ_ERR_MSB                    10
#define SAND_HAL_MA_RD_VOQ_DEBUG_VOQL_VOQ_ERR_LSB                    0
#define SAND_HAL_MA_RD_VOQ_DEBUG_VOQL_VOQ_ERR_TYPE                   (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_RD_VOQ_DEBUG_VOQL_VOQ_ERR_DEFAULT                0x00000000

/* field level defines for Device: MA  Register: RD_DEBUG_MUX */
#define SAND_HAL_MA_RD_DEBUG_MUX_RD_DM_DEBUG_DATA_MASK               0xffffffff
#define SAND_HAL_MA_RD_DEBUG_MUX_RD_DM_DEBUG_DATA_SHIFT              0
#define SAND_HAL_MA_RD_DEBUG_MUX_RD_DM_DEBUG_DATA_MSB                31
#define SAND_HAL_MA_RD_DEBUG_MUX_RD_DM_DEBUG_DATA_LSB                0
#define SAND_HAL_MA_RD_DEBUG_MUX_RD_DM_DEBUG_DATA_TYPE               (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_RD_DEBUG_MUX_RD_DM_DEBUG_DATA_DEFAULT            0x00000000

/* field level defines for Device: MA  Register: RD_DEBUG_MUX_SEL */
#define SAND_HAL_MA_RD_DEBUG_MUX_SEL_SELECT_MASK                     0x0000000f
#define SAND_HAL_MA_RD_DEBUG_MUX_SEL_SELECT_SHIFT                    0
#define SAND_HAL_MA_RD_DEBUG_MUX_SEL_SELECT_MSB                      3
#define SAND_HAL_MA_RD_DEBUG_MUX_SEL_SELECT_LSB                      0
#define SAND_HAL_MA_RD_DEBUG_MUX_SEL_SELECT_TYPE                     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_RD_DEBUG_MUX_SEL_SELECT_DEFAULT                  0x00000000

/* field level defines for Device: MA  Register: BW_CONTROL */
#define SAND_HAL_MA_BW_CONTROL_DIV_CONST_EN_MASK                     0x00000002
#define SAND_HAL_MA_BW_CONTROL_DIV_CONST_EN_SHIFT                    1
#define SAND_HAL_MA_BW_CONTROL_DIV_CONST_EN_MSB                      1
#define SAND_HAL_MA_BW_CONTROL_DIV_CONST_EN_LSB                      1
#define SAND_HAL_MA_BW_CONTROL_DIV_CONST_EN_TYPE                     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_BW_CONTROL_DIV_CONST_EN_DEFAULT                  0x00000000
#define SAND_HAL_MA_BW_CONTROL_MULT_CONST_EN_MASK                    0x00000001
#define SAND_HAL_MA_BW_CONTROL_MULT_CONST_EN_SHIFT                   0
#define SAND_HAL_MA_BW_CONTROL_MULT_CONST_EN_MSB                     0
#define SAND_HAL_MA_BW_CONTROL_MULT_CONST_EN_LSB                     0
#define SAND_HAL_MA_BW_CONTROL_MULT_CONST_EN_TYPE                    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_BW_CONTROL_MULT_CONST_EN_DEFAULT                 0x00000000

/* field level defines for Device: MA  Register: BW_CONSTANT_0 */
#define SAND_HAL_MA_BW_CONSTANT_0_DIV_CONSTANT_H_MASK                0x0f000000
#define SAND_HAL_MA_BW_CONSTANT_0_DIV_CONSTANT_H_SHIFT               24
#define SAND_HAL_MA_BW_CONSTANT_0_DIV_CONSTANT_H_MSB                 27
#define SAND_HAL_MA_BW_CONSTANT_0_DIV_CONSTANT_H_LSB                 24
#define SAND_HAL_MA_BW_CONSTANT_0_DIV_CONSTANT_H_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_BW_CONSTANT_0_DIV_CONSTANT_H_DEFAULT             0x00000000
#define SAND_HAL_MA_BW_CONSTANT_0_MULT_CONSTANT_MASK                 0x00ffffff
#define SAND_HAL_MA_BW_CONSTANT_0_MULT_CONSTANT_SHIFT                0
#define SAND_HAL_MA_BW_CONSTANT_0_MULT_CONSTANT_MSB                  23
#define SAND_HAL_MA_BW_CONSTANT_0_MULT_CONSTANT_LSB                  0
#define SAND_HAL_MA_BW_CONSTANT_0_MULT_CONSTANT_TYPE                 (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_BW_CONSTANT_0_MULT_CONSTANT_DEFAULT              0x00000000

/* field level defines for Device: MA  Register: BW_CONSTANT_1 */
#define SAND_HAL_MA_BW_CONSTANT_1_DIV_CONSTANT_L_MASK                0xffffffff
#define SAND_HAL_MA_BW_CONSTANT_1_DIV_CONSTANT_L_SHIFT               0
#define SAND_HAL_MA_BW_CONSTANT_1_DIV_CONSTANT_L_MSB                 31
#define SAND_HAL_MA_BW_CONSTANT_1_DIV_CONSTANT_L_LSB                 0
#define SAND_HAL_MA_BW_CONSTANT_1_DIV_CONSTANT_L_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_BW_CONSTANT_1_DIV_CONSTANT_L_DEFAULT             0x00000000

/* field level defines for Device: MA  Register: BW_DEBUG_MUX */
#define SAND_HAL_MA_BW_DEBUG_MUX_BW_DM_DEBUG_DATA_MASK               0xffffffff
#define SAND_HAL_MA_BW_DEBUG_MUX_BW_DM_DEBUG_DATA_SHIFT              0
#define SAND_HAL_MA_BW_DEBUG_MUX_BW_DM_DEBUG_DATA_MSB                31
#define SAND_HAL_MA_BW_DEBUG_MUX_BW_DM_DEBUG_DATA_LSB                0
#define SAND_HAL_MA_BW_DEBUG_MUX_BW_DM_DEBUG_DATA_TYPE               (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_BW_DEBUG_MUX_BW_DM_DEBUG_DATA_DEFAULT            0x00000000

/* field level defines for Device: MA  Register: BW_DEBUG_MUX_SEL */
#define SAND_HAL_MA_BW_DEBUG_MUX_SEL_SELECT_MASK                     0x0000000f
#define SAND_HAL_MA_BW_DEBUG_MUX_SEL_SELECT_SHIFT                    0
#define SAND_HAL_MA_BW_DEBUG_MUX_SEL_SELECT_MSB                      3
#define SAND_HAL_MA_BW_DEBUG_MUX_SEL_SELECT_LSB                      0
#define SAND_HAL_MA_BW_DEBUG_MUX_SEL_SELECT_TYPE                     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_BW_DEBUG_MUX_SEL_SELECT_DEFAULT                  0x00000000

/* field level defines for Device: MA  Register: QI0_DEBUG_MUX */
#define SAND_HAL_MA_QI0_DEBUG_MUX_QI_DM_DEBUG_DATA_MASK              0xffffffff
#define SAND_HAL_MA_QI0_DEBUG_MUX_QI_DM_DEBUG_DATA_SHIFT             0
#define SAND_HAL_MA_QI0_DEBUG_MUX_QI_DM_DEBUG_DATA_MSB               31
#define SAND_HAL_MA_QI0_DEBUG_MUX_QI_DM_DEBUG_DATA_LSB               0
#define SAND_HAL_MA_QI0_DEBUG_MUX_QI_DM_DEBUG_DATA_TYPE              (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_QI0_DEBUG_MUX_QI_DM_DEBUG_DATA_DEFAULT           0x00000000

/* field level defines for Device: MA  Register: QI1_DEBUG_MUX */
#define SAND_HAL_MA_QI1_DEBUG_MUX_QI_DM_DEBUG_DATA_MASK              0xffffffff
#define SAND_HAL_MA_QI1_DEBUG_MUX_QI_DM_DEBUG_DATA_SHIFT             0
#define SAND_HAL_MA_QI1_DEBUG_MUX_QI_DM_DEBUG_DATA_MSB               31
#define SAND_HAL_MA_QI1_DEBUG_MUX_QI_DM_DEBUG_DATA_LSB               0
#define SAND_HAL_MA_QI1_DEBUG_MUX_QI_DM_DEBUG_DATA_TYPE              (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_QI1_DEBUG_MUX_QI_DM_DEBUG_DATA_DEFAULT           0x00000000

/* field level defines for Device: MA  Register: QI2_DEBUG_MUX */
#define SAND_HAL_MA_QI2_DEBUG_MUX_QI_DM_DEBUG_DATA_MASK              0xffffffff
#define SAND_HAL_MA_QI2_DEBUG_MUX_QI_DM_DEBUG_DATA_SHIFT             0
#define SAND_HAL_MA_QI2_DEBUG_MUX_QI_DM_DEBUG_DATA_MSB               31
#define SAND_HAL_MA_QI2_DEBUG_MUX_QI_DM_DEBUG_DATA_LSB               0
#define SAND_HAL_MA_QI2_DEBUG_MUX_QI_DM_DEBUG_DATA_TYPE              (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_QI2_DEBUG_MUX_QI_DM_DEBUG_DATA_DEFAULT           0x00000000

/* field level defines for Device: MA  Register: QI3_DEBUG_MUX */
#define SAND_HAL_MA_QI3_DEBUG_MUX_QI_DM_DEBUG_DATA_MASK              0xffffffff
#define SAND_HAL_MA_QI3_DEBUG_MUX_QI_DM_DEBUG_DATA_SHIFT             0
#define SAND_HAL_MA_QI3_DEBUG_MUX_QI_DM_DEBUG_DATA_MSB               31
#define SAND_HAL_MA_QI3_DEBUG_MUX_QI_DM_DEBUG_DATA_LSB               0
#define SAND_HAL_MA_QI3_DEBUG_MUX_QI_DM_DEBUG_DATA_TYPE              (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_QI3_DEBUG_MUX_QI_DM_DEBUG_DATA_DEFAULT           0x00000000

/* field level defines for Device: MA  Register: QI4_DEBUG_MUX */
#define SAND_HAL_MA_QI4_DEBUG_MUX_QI_DM_DEBUG_DATA_MASK              0xffffffff
#define SAND_HAL_MA_QI4_DEBUG_MUX_QI_DM_DEBUG_DATA_SHIFT             0
#define SAND_HAL_MA_QI4_DEBUG_MUX_QI_DM_DEBUG_DATA_MSB               31
#define SAND_HAL_MA_QI4_DEBUG_MUX_QI_DM_DEBUG_DATA_LSB               0
#define SAND_HAL_MA_QI4_DEBUG_MUX_QI_DM_DEBUG_DATA_TYPE              (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_QI4_DEBUG_MUX_QI_DM_DEBUG_DATA_DEFAULT           0x00000000

/* field level defines for Device: MA  Register: QI5_DEBUG_MUX */
#define SAND_HAL_MA_QI5_DEBUG_MUX_QI_DM_DEBUG_DATA_MASK              0xffffffff
#define SAND_HAL_MA_QI5_DEBUG_MUX_QI_DM_DEBUG_DATA_SHIFT             0
#define SAND_HAL_MA_QI5_DEBUG_MUX_QI_DM_DEBUG_DATA_MSB               31
#define SAND_HAL_MA_QI5_DEBUG_MUX_QI_DM_DEBUG_DATA_LSB               0
#define SAND_HAL_MA_QI5_DEBUG_MUX_QI_DM_DEBUG_DATA_TYPE              (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_QI5_DEBUG_MUX_QI_DM_DEBUG_DATA_DEFAULT           0x00000000

/* field level defines for Device: MA  Register: QI6_DEBUG_MUX */
#define SAND_HAL_MA_QI6_DEBUG_MUX_QI_DM_DEBUG_DATA_MASK              0xffffffff
#define SAND_HAL_MA_QI6_DEBUG_MUX_QI_DM_DEBUG_DATA_SHIFT             0
#define SAND_HAL_MA_QI6_DEBUG_MUX_QI_DM_DEBUG_DATA_MSB               31
#define SAND_HAL_MA_QI6_DEBUG_MUX_QI_DM_DEBUG_DATA_LSB               0
#define SAND_HAL_MA_QI6_DEBUG_MUX_QI_DM_DEBUG_DATA_TYPE              (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_QI6_DEBUG_MUX_QI_DM_DEBUG_DATA_DEFAULT           0x00000000

/* field level defines for Device: MA  Register: QI7_DEBUG_MUX */
#define SAND_HAL_MA_QI7_DEBUG_MUX_QI_DM_DEBUG_DATA_MASK              0xffffffff
#define SAND_HAL_MA_QI7_DEBUG_MUX_QI_DM_DEBUG_DATA_SHIFT             0
#define SAND_HAL_MA_QI7_DEBUG_MUX_QI_DM_DEBUG_DATA_MSB               31
#define SAND_HAL_MA_QI7_DEBUG_MUX_QI_DM_DEBUG_DATA_LSB               0
#define SAND_HAL_MA_QI7_DEBUG_MUX_QI_DM_DEBUG_DATA_TYPE              (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_QI7_DEBUG_MUX_QI_DM_DEBUG_DATA_DEFAULT           0x00000000

/* field level defines for Device: MA  Register: QI8_DEBUG_MUX */
#define SAND_HAL_MA_QI8_DEBUG_MUX_QI_DM_DEBUG_DATA_MASK              0xffffffff
#define SAND_HAL_MA_QI8_DEBUG_MUX_QI_DM_DEBUG_DATA_SHIFT             0
#define SAND_HAL_MA_QI8_DEBUG_MUX_QI_DM_DEBUG_DATA_MSB               31
#define SAND_HAL_MA_QI8_DEBUG_MUX_QI_DM_DEBUG_DATA_LSB               0
#define SAND_HAL_MA_QI8_DEBUG_MUX_QI_DM_DEBUG_DATA_TYPE              (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_QI8_DEBUG_MUX_QI_DM_DEBUG_DATA_DEFAULT           0x00000000

/* field level defines for Device: MA  Register: QI9_DEBUG_MUX */
#define SAND_HAL_MA_QI9_DEBUG_MUX_QI_DM_DEBUG_DATA_MASK              0xffffffff
#define SAND_HAL_MA_QI9_DEBUG_MUX_QI_DM_DEBUG_DATA_SHIFT             0
#define SAND_HAL_MA_QI9_DEBUG_MUX_QI_DM_DEBUG_DATA_MSB               31
#define SAND_HAL_MA_QI9_DEBUG_MUX_QI_DM_DEBUG_DATA_LSB               0
#define SAND_HAL_MA_QI9_DEBUG_MUX_QI_DM_DEBUG_DATA_TYPE              (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_QI9_DEBUG_MUX_QI_DM_DEBUG_DATA_DEFAULT           0x00000000

/* field level defines for Device: MA  Register: QI10_DEBUG_MUX */
#define SAND_HAL_MA_QI10_DEBUG_MUX_QI_DM_DEBUG_DATA_MASK             0xffffffff
#define SAND_HAL_MA_QI10_DEBUG_MUX_QI_DM_DEBUG_DATA_SHIFT            0
#define SAND_HAL_MA_QI10_DEBUG_MUX_QI_DM_DEBUG_DATA_MSB              31
#define SAND_HAL_MA_QI10_DEBUG_MUX_QI_DM_DEBUG_DATA_LSB              0
#define SAND_HAL_MA_QI10_DEBUG_MUX_QI_DM_DEBUG_DATA_TYPE             (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_QI10_DEBUG_MUX_QI_DM_DEBUG_DATA_DEFAULT          0x00000000

/* field level defines for Device: MA  Register: QI11_DEBUG_MUX */
#define SAND_HAL_MA_QI11_DEBUG_MUX_QI_DM_DEBUG_DATA_MASK             0xffffffff
#define SAND_HAL_MA_QI11_DEBUG_MUX_QI_DM_DEBUG_DATA_SHIFT            0
#define SAND_HAL_MA_QI11_DEBUG_MUX_QI_DM_DEBUG_DATA_MSB              31
#define SAND_HAL_MA_QI11_DEBUG_MUX_QI_DM_DEBUG_DATA_LSB              0
#define SAND_HAL_MA_QI11_DEBUG_MUX_QI_DM_DEBUG_DATA_TYPE             (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_QI11_DEBUG_MUX_QI_DM_DEBUG_DATA_DEFAULT          0x00000000

/* field level defines for Device: MA  Register: QI12_DEBUG_MUX */
#define SAND_HAL_MA_QI12_DEBUG_MUX_QI_DM_DEBUG_DATA_MASK             0xffffffff
#define SAND_HAL_MA_QI12_DEBUG_MUX_QI_DM_DEBUG_DATA_SHIFT            0
#define SAND_HAL_MA_QI12_DEBUG_MUX_QI_DM_DEBUG_DATA_MSB              31
#define SAND_HAL_MA_QI12_DEBUG_MUX_QI_DM_DEBUG_DATA_LSB              0
#define SAND_HAL_MA_QI12_DEBUG_MUX_QI_DM_DEBUG_DATA_TYPE             (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_QI12_DEBUG_MUX_QI_DM_DEBUG_DATA_DEFAULT          0x00000000

/* field level defines for Device: MA  Register: QI13_DEBUG_MUX */
#define SAND_HAL_MA_QI13_DEBUG_MUX_QI_DM_DEBUG_DATA_MASK             0xffffffff
#define SAND_HAL_MA_QI13_DEBUG_MUX_QI_DM_DEBUG_DATA_SHIFT            0
#define SAND_HAL_MA_QI13_DEBUG_MUX_QI_DM_DEBUG_DATA_MSB              31
#define SAND_HAL_MA_QI13_DEBUG_MUX_QI_DM_DEBUG_DATA_LSB              0
#define SAND_HAL_MA_QI13_DEBUG_MUX_QI_DM_DEBUG_DATA_TYPE             (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_QI13_DEBUG_MUX_QI_DM_DEBUG_DATA_DEFAULT          0x00000000

/* field level defines for Device: MA  Register: QI14_DEBUG_MUX */
#define SAND_HAL_MA_QI14_DEBUG_MUX_QI_DM_DEBUG_DATA_MASK             0xffffffff
#define SAND_HAL_MA_QI14_DEBUG_MUX_QI_DM_DEBUG_DATA_SHIFT            0
#define SAND_HAL_MA_QI14_DEBUG_MUX_QI_DM_DEBUG_DATA_MSB              31
#define SAND_HAL_MA_QI14_DEBUG_MUX_QI_DM_DEBUG_DATA_LSB              0
#define SAND_HAL_MA_QI14_DEBUG_MUX_QI_DM_DEBUG_DATA_TYPE             (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_QI14_DEBUG_MUX_QI_DM_DEBUG_DATA_DEFAULT          0x00000000

/* field level defines for Device: MA  Register: QI15_DEBUG_MUX */
#define SAND_HAL_MA_QI15_DEBUG_MUX_QI_DM_DEBUG_DATA_MASK             0xffffffff
#define SAND_HAL_MA_QI15_DEBUG_MUX_QI_DM_DEBUG_DATA_SHIFT            0
#define SAND_HAL_MA_QI15_DEBUG_MUX_QI_DM_DEBUG_DATA_MSB              31
#define SAND_HAL_MA_QI15_DEBUG_MUX_QI_DM_DEBUG_DATA_LSB              0
#define SAND_HAL_MA_QI15_DEBUG_MUX_QI_DM_DEBUG_DATA_TYPE             (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_QI15_DEBUG_MUX_QI_DM_DEBUG_DATA_DEFAULT          0x00000000

/* field level defines for Device: MA  Register: QI_DEBUG_MUX_SEL */
#define SAND_HAL_MA_QI_DEBUG_MUX_SEL_SELECT_MASK                     0x0000000f
#define SAND_HAL_MA_QI_DEBUG_MUX_SEL_SELECT_SHIFT                    0
#define SAND_HAL_MA_QI_DEBUG_MUX_SEL_SELECT_MSB                      3
#define SAND_HAL_MA_QI_DEBUG_MUX_SEL_SELECT_LSB                      0
#define SAND_HAL_MA_QI_DEBUG_MUX_SEL_SELECT_TYPE                     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_QI_DEBUG_MUX_SEL_SELECT_DEFAULT                  0x00000000

/* field level defines for Device: MA  Register: QI_CMD_DEBUG0 */
#define SAND_HAL_MA_QI_CMD_DEBUG0_GRANT_CMD_MASK                     0xff000000
#define SAND_HAL_MA_QI_CMD_DEBUG0_GRANT_CMD_SHIFT                    24
#define SAND_HAL_MA_QI_CMD_DEBUG0_GRANT_CMD_MSB                      31
#define SAND_HAL_MA_QI_CMD_DEBUG0_GRANT_CMD_LSB                      24
#define SAND_HAL_MA_QI_CMD_DEBUG0_GRANT_CMD_TYPE                     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_QI_CMD_DEBUG0_GRANT_CMD_DEFAULT                  0x000000aa
#define SAND_HAL_MA_QI_CMD_DEBUG0_RATE_CMD_MASK                      0x00ff0000
#define SAND_HAL_MA_QI_CMD_DEBUG0_RATE_CMD_SHIFT                     16
#define SAND_HAL_MA_QI_CMD_DEBUG0_RATE_CMD_MSB                       23
#define SAND_HAL_MA_QI_CMD_DEBUG0_RATE_CMD_LSB                       16
#define SAND_HAL_MA_QI_CMD_DEBUG0_RATE_CMD_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_QI_CMD_DEBUG0_RATE_CMD_DEFAULT                   0x00000055
#define SAND_HAL_MA_QI_CMD_DEBUG0_PB_CMD_MASK                        0x0000ff00
#define SAND_HAL_MA_QI_CMD_DEBUG0_PB_CMD_SHIFT                       8
#define SAND_HAL_MA_QI_CMD_DEBUG0_PB_CMD_MSB                         15
#define SAND_HAL_MA_QI_CMD_DEBUG0_PB_CMD_LSB                         8
#define SAND_HAL_MA_QI_CMD_DEBUG0_PB_CMD_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_QI_CMD_DEBUG0_PB_CMD_DEFAULT                     0x000000ff
#define SAND_HAL_MA_QI_CMD_DEBUG0_CU_CMD_MASK                        0x000000ff
#define SAND_HAL_MA_QI_CMD_DEBUG0_CU_CMD_SHIFT                       0
#define SAND_HAL_MA_QI_CMD_DEBUG0_CU_CMD_MSB                         7
#define SAND_HAL_MA_QI_CMD_DEBUG0_CU_CMD_LSB                         0
#define SAND_HAL_MA_QI_CMD_DEBUG0_CU_CMD_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_QI_CMD_DEBUG0_CU_CMD_DEFAULT                     0x00000000

/* field level defines for Device: MA  Register: QI_CMD_DEBUG1 */
#define SAND_HAL_MA_QI_CMD_DEBUG1_QL_CMD_MASK                        0xff000000
#define SAND_HAL_MA_QI_CMD_DEBUG1_QL_CMD_SHIFT                       24
#define SAND_HAL_MA_QI_CMD_DEBUG1_QL_CMD_MSB                         31
#define SAND_HAL_MA_QI_CMD_DEBUG1_QL_CMD_LSB                         24
#define SAND_HAL_MA_QI_CMD_DEBUG1_QL_CMD_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_QI_CMD_DEBUG1_QL_CMD_DEFAULT                     0x000000f0
#define SAND_HAL_MA_QI_CMD_DEBUG1_PU1_CMD_MASK                       0x00ff0000
#define SAND_HAL_MA_QI_CMD_DEBUG1_PU1_CMD_SHIFT                      16
#define SAND_HAL_MA_QI_CMD_DEBUG1_PU1_CMD_MSB                        23
#define SAND_HAL_MA_QI_CMD_DEBUG1_PU1_CMD_LSB                        16
#define SAND_HAL_MA_QI_CMD_DEBUG1_PU1_CMD_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_QI_CMD_DEBUG1_PU1_CMD_DEFAULT                    0x0000000f
#define SAND_HAL_MA_QI_CMD_DEBUG1_PU2_CMD_MASK                       0x0000ff00
#define SAND_HAL_MA_QI_CMD_DEBUG1_PU2_CMD_SHIFT                      8
#define SAND_HAL_MA_QI_CMD_DEBUG1_PU2_CMD_MSB                        15
#define SAND_HAL_MA_QI_CMD_DEBUG1_PU2_CMD_LSB                        8
#define SAND_HAL_MA_QI_CMD_DEBUG1_PU2_CMD_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_QI_CMD_DEBUG1_PU2_CMD_DEFAULT                    0x0000005a
#define SAND_HAL_MA_QI_CMD_DEBUG1_PU3_CMD_MASK                       0x000000ff
#define SAND_HAL_MA_QI_CMD_DEBUG1_PU3_CMD_SHIFT                      0
#define SAND_HAL_MA_QI_CMD_DEBUG1_PU3_CMD_MSB                        7
#define SAND_HAL_MA_QI_CMD_DEBUG1_PU3_CMD_LSB                        0
#define SAND_HAL_MA_QI_CMD_DEBUG1_PU3_CMD_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_QI_CMD_DEBUG1_PU3_CMD_DEFAULT                    0x000000a5

/* field level defines for Device: MA  Register: AM_DEBUG_MUX */
#define SAND_HAL_MA_AM_DEBUG_MUX_AM_DM_DEBUG_DATA_MASK               0xffffffff
#define SAND_HAL_MA_AM_DEBUG_MUX_AM_DM_DEBUG_DATA_SHIFT              0
#define SAND_HAL_MA_AM_DEBUG_MUX_AM_DM_DEBUG_DATA_MSB                31
#define SAND_HAL_MA_AM_DEBUG_MUX_AM_DM_DEBUG_DATA_LSB                0
#define SAND_HAL_MA_AM_DEBUG_MUX_AM_DM_DEBUG_DATA_TYPE               (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_AM_DEBUG_MUX_AM_DM_DEBUG_DATA_DEFAULT            0x00000000

/* field level defines for Device: MA  Register: AM_DEBUG_MUX_SEL */
#define SAND_HAL_MA_AM_DEBUG_MUX_SEL_SELECT_MASK                     0x0000000f
#define SAND_HAL_MA_AM_DEBUG_MUX_SEL_SELECT_SHIFT                    0
#define SAND_HAL_MA_AM_DEBUG_MUX_SEL_SELECT_MSB                      3
#define SAND_HAL_MA_AM_DEBUG_MUX_SEL_SELECT_LSB                      0
#define SAND_HAL_MA_AM_DEBUG_MUX_SEL_SELECT_TYPE                     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_AM_DEBUG_MUX_SEL_SELECT_DEFAULT                  0x00000000

/* field level defines for Device: MA  Register: AM_PRIMATRIX_ACC_CTRL */
#define SAND_HAL_MA_AM_PRIMATRIX_ACC_CTRL_PM_REQ_MASK                0x00008000
#define SAND_HAL_MA_AM_PRIMATRIX_ACC_CTRL_PM_REQ_SHIFT               15
#define SAND_HAL_MA_AM_PRIMATRIX_ACC_CTRL_PM_REQ_MSB                 15
#define SAND_HAL_MA_AM_PRIMATRIX_ACC_CTRL_PM_REQ_LSB                 15
#define SAND_HAL_MA_AM_PRIMATRIX_ACC_CTRL_PM_REQ_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_AM_PRIMATRIX_ACC_CTRL_PM_REQ_DEFAULT             0x00000000
#define SAND_HAL_MA_AM_PRIMATRIX_ACC_CTRL_PM_ACK_MASK                0x00004000
#define SAND_HAL_MA_AM_PRIMATRIX_ACC_CTRL_PM_ACK_SHIFT               14
#define SAND_HAL_MA_AM_PRIMATRIX_ACC_CTRL_PM_ACK_MSB                 14
#define SAND_HAL_MA_AM_PRIMATRIX_ACC_CTRL_PM_ACK_LSB                 14
#define SAND_HAL_MA_AM_PRIMATRIX_ACC_CTRL_PM_ACK_TYPE                (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_AM_PRIMATRIX_ACC_CTRL_PM_ACK_DEFAULT             0x00000000
#define SAND_HAL_MA_AM_PRIMATRIX_ACC_CTRL_PM_RD_WR_N_MASK            0x00002000
#define SAND_HAL_MA_AM_PRIMATRIX_ACC_CTRL_PM_RD_WR_N_SHIFT           13
#define SAND_HAL_MA_AM_PRIMATRIX_ACC_CTRL_PM_RD_WR_N_MSB             13
#define SAND_HAL_MA_AM_PRIMATRIX_ACC_CTRL_PM_RD_WR_N_LSB             13
#define SAND_HAL_MA_AM_PRIMATRIX_ACC_CTRL_PM_RD_WR_N_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_AM_PRIMATRIX_ACC_CTRL_PM_RD_WR_N_DEFAULT         0x00000000
#define SAND_HAL_MA_AM_PRIMATRIX_ACC_CTRL_PM_INGRESS_MASK            0x00001e00
#define SAND_HAL_MA_AM_PRIMATRIX_ACC_CTRL_PM_INGRESS_SHIFT           9
#define SAND_HAL_MA_AM_PRIMATRIX_ACC_CTRL_PM_INGRESS_MSB             12
#define SAND_HAL_MA_AM_PRIMATRIX_ACC_CTRL_PM_INGRESS_LSB             9
#define SAND_HAL_MA_AM_PRIMATRIX_ACC_CTRL_PM_INGRESS_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_AM_PRIMATRIX_ACC_CTRL_PM_INGRESS_DEFAULT         0x00000000
#define SAND_HAL_MA_AM_PRIMATRIX_ACC_CTRL_PM_EGRESS_MASK             0x000001e0
#define SAND_HAL_MA_AM_PRIMATRIX_ACC_CTRL_PM_EGRESS_SHIFT            5
#define SAND_HAL_MA_AM_PRIMATRIX_ACC_CTRL_PM_EGRESS_MSB              8
#define SAND_HAL_MA_AM_PRIMATRIX_ACC_CTRL_PM_EGRESS_LSB              5
#define SAND_HAL_MA_AM_PRIMATRIX_ACC_CTRL_PM_EGRESS_TYPE             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_AM_PRIMATRIX_ACC_CTRL_PM_EGRESS_DEFAULT          0x00000000
#define SAND_HAL_MA_AM_PRIMATRIX_ACC_CTRL_PM_PORT_MASK               0x0000001f
#define SAND_HAL_MA_AM_PRIMATRIX_ACC_CTRL_PM_PORT_SHIFT              0
#define SAND_HAL_MA_AM_PRIMATRIX_ACC_CTRL_PM_PORT_MSB                4
#define SAND_HAL_MA_AM_PRIMATRIX_ACC_CTRL_PM_PORT_LSB                0
#define SAND_HAL_MA_AM_PRIMATRIX_ACC_CTRL_PM_PORT_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_AM_PRIMATRIX_ACC_CTRL_PM_PORT_DEFAULT            0x00000000

/* field level defines for Device: MA  Register: AM_PRIMATRIX_ACC_DATA */
#define SAND_HAL_MA_AM_PRIMATRIX_ACC_DATA_PRI_MASK                   0x000000f0
#define SAND_HAL_MA_AM_PRIMATRIX_ACC_DATA_PRI_SHIFT                  4
#define SAND_HAL_MA_AM_PRIMATRIX_ACC_DATA_PRI_MSB                    7
#define SAND_HAL_MA_AM_PRIMATRIX_ACC_DATA_PRI_LSB                    4
#define SAND_HAL_MA_AM_PRIMATRIX_ACC_DATA_PRI_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_AM_PRIMATRIX_ACC_DATA_PRI_DEFAULT                0x00000000
#define SAND_HAL_MA_AM_PRIMATRIX_ACC_DATA_NEXT_PRI_MASK              0x0000000f
#define SAND_HAL_MA_AM_PRIMATRIX_ACC_DATA_NEXT_PRI_SHIFT             0
#define SAND_HAL_MA_AM_PRIMATRIX_ACC_DATA_NEXT_PRI_MSB               3
#define SAND_HAL_MA_AM_PRIMATRIX_ACC_DATA_NEXT_PRI_LSB               0
#define SAND_HAL_MA_AM_PRIMATRIX_ACC_DATA_NEXT_PRI_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_AM_PRIMATRIX_ACC_DATA_NEXT_PRI_DEFAULT           0x00000000

/* field level defines for Device: MA  Register: AM_FULLMATRIX_ACC_CTRL */
#define SAND_HAL_MA_AM_FULLMATRIX_ACC_CTRL_FM_REQ_MASK               0x00000040
#define SAND_HAL_MA_AM_FULLMATRIX_ACC_CTRL_FM_REQ_SHIFT              6
#define SAND_HAL_MA_AM_FULLMATRIX_ACC_CTRL_FM_REQ_MSB                6
#define SAND_HAL_MA_AM_FULLMATRIX_ACC_CTRL_FM_REQ_LSB                6
#define SAND_HAL_MA_AM_FULLMATRIX_ACC_CTRL_FM_REQ_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_AM_FULLMATRIX_ACC_CTRL_FM_REQ_DEFAULT            0x00000000
#define SAND_HAL_MA_AM_FULLMATRIX_ACC_CTRL_FM_ACK_MASK               0x00000020
#define SAND_HAL_MA_AM_FULLMATRIX_ACC_CTRL_FM_ACK_SHIFT              5
#define SAND_HAL_MA_AM_FULLMATRIX_ACC_CTRL_FM_ACK_MSB                5
#define SAND_HAL_MA_AM_FULLMATRIX_ACC_CTRL_FM_ACK_LSB                5
#define SAND_HAL_MA_AM_FULLMATRIX_ACC_CTRL_FM_ACK_TYPE               (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_MA_AM_FULLMATRIX_ACC_CTRL_FM_ACK_DEFAULT            0x00000000
#define SAND_HAL_MA_AM_FULLMATRIX_ACC_CTRL_FM_RD_WR_N_MASK           0x00000010
#define SAND_HAL_MA_AM_FULLMATRIX_ACC_CTRL_FM_RD_WR_N_SHIFT          4
#define SAND_HAL_MA_AM_FULLMATRIX_ACC_CTRL_FM_RD_WR_N_MSB            4
#define SAND_HAL_MA_AM_FULLMATRIX_ACC_CTRL_FM_RD_WR_N_LSB            4
#define SAND_HAL_MA_AM_FULLMATRIX_ACC_CTRL_FM_RD_WR_N_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_AM_FULLMATRIX_ACC_CTRL_FM_RD_WR_N_DEFAULT        0x00000000
#define SAND_HAL_MA_AM_FULLMATRIX_ACC_CTRL_FM_EGRESS_MASK            0x0000000f
#define SAND_HAL_MA_AM_FULLMATRIX_ACC_CTRL_FM_EGRESS_SHIFT           0
#define SAND_HAL_MA_AM_FULLMATRIX_ACC_CTRL_FM_EGRESS_MSB             3
#define SAND_HAL_MA_AM_FULLMATRIX_ACC_CTRL_FM_EGRESS_LSB             0
#define SAND_HAL_MA_AM_FULLMATRIX_ACC_CTRL_FM_EGRESS_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_AM_FULLMATRIX_ACC_CTRL_FM_EGRESS_DEFAULT         0x00000000

/* field level defines for Device: MA  Register: AM_FULLMATRIX_ACC_DATA */
#define SAND_HAL_MA_AM_FULLMATRIX_ACC_DATA_UC_FULL_MASK              0x0007fffe
#define SAND_HAL_MA_AM_FULLMATRIX_ACC_DATA_UC_FULL_SHIFT             1
#define SAND_HAL_MA_AM_FULLMATRIX_ACC_DATA_UC_FULL_MSB               18
#define SAND_HAL_MA_AM_FULLMATRIX_ACC_DATA_UC_FULL_LSB               1
#define SAND_HAL_MA_AM_FULLMATRIX_ACC_DATA_UC_FULL_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_AM_FULLMATRIX_ACC_DATA_UC_FULL_DEFAULT           0x00000000
#define SAND_HAL_MA_AM_FULLMATRIX_ACC_DATA_MC_FULL_MASK              0x00000001
#define SAND_HAL_MA_AM_FULLMATRIX_ACC_DATA_MC_FULL_SHIFT             0
#define SAND_HAL_MA_AM_FULLMATRIX_ACC_DATA_MC_FULL_MSB               0
#define SAND_HAL_MA_AM_FULLMATRIX_ACC_DATA_MC_FULL_LSB               0
#define SAND_HAL_MA_AM_FULLMATRIX_ACC_DATA_MC_FULL_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_AM_FULLMATRIX_ACC_DATA_MC_FULL_DEFAULT           0x00000000

/* field level defines for Device: MA  Register: XB_DEBUG_MUX */
#define SAND_HAL_MA_XB_DEBUG_MUX_XB_DM_DEBUG_DATA_MASK               0xffffffff
#define SAND_HAL_MA_XB_DEBUG_MUX_XB_DM_DEBUG_DATA_SHIFT              0
#define SAND_HAL_MA_XB_DEBUG_MUX_XB_DM_DEBUG_DATA_MSB                31
#define SAND_HAL_MA_XB_DEBUG_MUX_XB_DM_DEBUG_DATA_LSB                0
#define SAND_HAL_MA_XB_DEBUG_MUX_XB_DM_DEBUG_DATA_TYPE               (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_XB_DEBUG_MUX_XB_DM_DEBUG_DATA_DEFAULT            0x00000000

/* field level defines for Device: MA  Register: XB_DEBUG_MUX_SEL */
#define SAND_HAL_MA_XB_DEBUG_MUX_SEL_SELECT_MASK                     0x0000000f
#define SAND_HAL_MA_XB_DEBUG_MUX_SEL_SELECT_SHIFT                    0
#define SAND_HAL_MA_XB_DEBUG_MUX_SEL_SELECT_MSB                      3
#define SAND_HAL_MA_XB_DEBUG_MUX_SEL_SELECT_LSB                      0
#define SAND_HAL_MA_XB_DEBUG_MUX_SEL_SELECT_TYPE                     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_XB_DEBUG_MUX_SEL_SELECT_DEFAULT                  0x00000000

/* field level defines for Device: MA  Register: si0_debug_01 */
#define SAND_HAL_MA_SI0_DEBUG_01_WRAPBACKN_MASK                      0x80000000
#define SAND_HAL_MA_SI0_DEBUG_01_WRAPBACKN_SHIFT                     31
#define SAND_HAL_MA_SI0_DEBUG_01_WRAPBACKN_MSB                       31
#define SAND_HAL_MA_SI0_DEBUG_01_WRAPBACKN_LSB                       31
#define SAND_HAL_MA_SI0_DEBUG_01_WRAPBACKN_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI0_DEBUG_01_WRAPBACKN_DEFAULT                   0x00000001
#define SAND_HAL_MA_SI0_DEBUG_01_VTXLO_MASK                          0x70000000
#define SAND_HAL_MA_SI0_DEBUG_01_VTXLO_SHIFT                         28
#define SAND_HAL_MA_SI0_DEBUG_01_VTXLO_MSB                           30
#define SAND_HAL_MA_SI0_DEBUG_01_VTXLO_LSB                           28
#define SAND_HAL_MA_SI0_DEBUG_01_VTXLO_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI0_DEBUG_01_VTXLO_DEFAULT                       0x00000000
#define SAND_HAL_MA_SI0_DEBUG_01_TZ_MASK                             0x0c000000
#define SAND_HAL_MA_SI0_DEBUG_01_TZ_SHIFT                            26
#define SAND_HAL_MA_SI0_DEBUG_01_TZ_MSB                              27
#define SAND_HAL_MA_SI0_DEBUG_01_TZ_LSB                              26
#define SAND_HAL_MA_SI0_DEBUG_01_TZ_TYPE                             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI0_DEBUG_01_TZ_DEFAULT                          0x00000003
#define SAND_HAL_MA_SI0_DEBUG_01_TP_MASK                             0x03000000
#define SAND_HAL_MA_SI0_DEBUG_01_TP_SHIFT                            24
#define SAND_HAL_MA_SI0_DEBUG_01_TP_MSB                              25
#define SAND_HAL_MA_SI0_DEBUG_01_TP_LSB                              24
#define SAND_HAL_MA_SI0_DEBUG_01_TP_TYPE                             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI0_DEBUG_01_TP_DEFAULT                          0x00000000
#define SAND_HAL_MA_SI0_DEBUG_01_TERMT_MASK                          0x00c00000
#define SAND_HAL_MA_SI0_DEBUG_01_TERMT_SHIFT                         22
#define SAND_HAL_MA_SI0_DEBUG_01_TERMT_MSB                           23
#define SAND_HAL_MA_SI0_DEBUG_01_TERMT_LSB                           22
#define SAND_HAL_MA_SI0_DEBUG_01_TERMT_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI0_DEBUG_01_TERMT_DEFAULT                       0x00000002
#define SAND_HAL_MA_SI0_DEBUG_01_SELFTEST_MASK                       0x00380000
#define SAND_HAL_MA_SI0_DEBUG_01_SELFTEST_SHIFT                      19
#define SAND_HAL_MA_SI0_DEBUG_01_SELFTEST_MSB                        21
#define SAND_HAL_MA_SI0_DEBUG_01_SELFTEST_LSB                        19
#define SAND_HAL_MA_SI0_DEBUG_01_SELFTEST_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI0_DEBUG_01_SELFTEST_DEFAULT                    0x00000000
#define SAND_HAL_MA_SI0_DEBUG_01_RZ_MASK                             0x00060000
#define SAND_HAL_MA_SI0_DEBUG_01_RZ_SHIFT                            17
#define SAND_HAL_MA_SI0_DEBUG_01_RZ_MSB                              18
#define SAND_HAL_MA_SI0_DEBUG_01_RZ_LSB                              17
#define SAND_HAL_MA_SI0_DEBUG_01_RZ_TYPE                             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI0_DEBUG_01_RZ_DEFAULT                          0x00000003
#define SAND_HAL_MA_SI0_DEBUG_01_RP_MASK                             0x00018000
#define SAND_HAL_MA_SI0_DEBUG_01_RP_SHIFT                            15
#define SAND_HAL_MA_SI0_DEBUG_01_RP_MSB                              16
#define SAND_HAL_MA_SI0_DEBUG_01_RP_LSB                              15
#define SAND_HAL_MA_SI0_DEBUG_01_RP_TYPE                             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI0_DEBUG_01_RP_DEFAULT                          0x00000000
#define SAND_HAL_MA_SI0_DEBUG_01_REVLOOPBACKN_MASK                   0x00004000
#define SAND_HAL_MA_SI0_DEBUG_01_REVLOOPBACKN_SHIFT                  14
#define SAND_HAL_MA_SI0_DEBUG_01_REVLOOPBACKN_MSB                    14
#define SAND_HAL_MA_SI0_DEBUG_01_REVLOOPBACKN_LSB                    14
#define SAND_HAL_MA_SI0_DEBUG_01_REVLOOPBACKN_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI0_DEBUG_01_REVLOOPBACKN_DEFAULT                0x00000001
#define SAND_HAL_MA_SI0_DEBUG_01_RESET_MASK                          0x00002000
#define SAND_HAL_MA_SI0_DEBUG_01_RESET_SHIFT                         13
#define SAND_HAL_MA_SI0_DEBUG_01_RESET_MSB                           13
#define SAND_HAL_MA_SI0_DEBUG_01_RESET_LSB                           13
#define SAND_HAL_MA_SI0_DEBUG_01_RESET_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI0_DEBUG_01_RESET_DEFAULT                       0x00000001
#define SAND_HAL_MA_SI0_DEBUG_01_REF50C_MASK                         0x00001000
#define SAND_HAL_MA_SI0_DEBUG_01_REF50C_SHIFT                        12
#define SAND_HAL_MA_SI0_DEBUG_01_REF50C_MSB                          12
#define SAND_HAL_MA_SI0_DEBUG_01_REF50C_LSB                          12
#define SAND_HAL_MA_SI0_DEBUG_01_REF50C_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI0_DEBUG_01_REF50C_DEFAULT                      0x00000001
#define SAND_HAL_MA_SI0_DEBUG_01_RDWS_MASK                           0x00000800
#define SAND_HAL_MA_SI0_DEBUG_01_RDWS_SHIFT                          11
#define SAND_HAL_MA_SI0_DEBUG_01_RDWS_MSB                            11
#define SAND_HAL_MA_SI0_DEBUG_01_RDWS_LSB                            11
#define SAND_HAL_MA_SI0_DEBUG_01_RDWS_TYPE                           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI0_DEBUG_01_RDWS_DEFAULT                        0x00000001
#define SAND_HAL_MA_SI0_DEBUG_01_RBCRESET_MASK                       0x00000400
#define SAND_HAL_MA_SI0_DEBUG_01_RBCRESET_SHIFT                      10
#define SAND_HAL_MA_SI0_DEBUG_01_RBCRESET_MSB                        10
#define SAND_HAL_MA_SI0_DEBUG_01_RBCRESET_LSB                        10
#define SAND_HAL_MA_SI0_DEBUG_01_RBCRESET_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI0_DEBUG_01_RBCRESET_DEFAULT                    0x00000001
#define SAND_HAL_MA_SI0_DEBUG_01_PDRX_MASK                           0x00000100
#define SAND_HAL_MA_SI0_DEBUG_01_PDRX_SHIFT                          8
#define SAND_HAL_MA_SI0_DEBUG_01_PDRX_MSB                            8
#define SAND_HAL_MA_SI0_DEBUG_01_PDRX_LSB                            8
#define SAND_HAL_MA_SI0_DEBUG_01_PDRX_TYPE                           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI0_DEBUG_01_PDRX_DEFAULT                        0x00000000
#define SAND_HAL_MA_SI0_DEBUG_01_PDOWNT_MASK                         0x00000080
#define SAND_HAL_MA_SI0_DEBUG_01_PDOWNT_SHIFT                        7
#define SAND_HAL_MA_SI0_DEBUG_01_PDOWNT_MSB                          7
#define SAND_HAL_MA_SI0_DEBUG_01_PDOWNT_LSB                          7
#define SAND_HAL_MA_SI0_DEBUG_01_PDOWNT_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI0_DEBUG_01_PDOWNT_DEFAULT                      0x00000000
#define SAND_HAL_MA_SI0_DEBUG_01_PDOWNR_MASK                         0x00000040
#define SAND_HAL_MA_SI0_DEBUG_01_PDOWNR_SHIFT                        6
#define SAND_HAL_MA_SI0_DEBUG_01_PDOWNR_MSB                          6
#define SAND_HAL_MA_SI0_DEBUG_01_PDOWNR_LSB                          6
#define SAND_HAL_MA_SI0_DEBUG_01_PDOWNR_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI0_DEBUG_01_PDOWNR_DEFAULT                      0x00000000
#define SAND_HAL_MA_SI0_DEBUG_01_PADLOOPBACKN_MASK                   0x00000020
#define SAND_HAL_MA_SI0_DEBUG_01_PADLOOPBACKN_SHIFT                  5
#define SAND_HAL_MA_SI0_DEBUG_01_PADLOOPBACKN_MSB                    5
#define SAND_HAL_MA_SI0_DEBUG_01_PADLOOPBACKN_LSB                    5
#define SAND_HAL_MA_SI0_DEBUG_01_PADLOOPBACKN_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI0_DEBUG_01_PADLOOPBACKN_DEFAULT                0x00000001
#define SAND_HAL_MA_SI0_DEBUG_01_LOCKREF_MASK                        0x00000010
#define SAND_HAL_MA_SI0_DEBUG_01_LOCKREF_SHIFT                       4
#define SAND_HAL_MA_SI0_DEBUG_01_LOCKREF_MSB                         4
#define SAND_HAL_MA_SI0_DEBUG_01_LOCKREF_LSB                         4
#define SAND_HAL_MA_SI0_DEBUG_01_LOCKREF_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI0_DEBUG_01_LOCKREF_DEFAULT                     0x00000000
#define SAND_HAL_MA_SI0_DEBUG_01_INTLOOPBACKN_MASK                   0x00000008
#define SAND_HAL_MA_SI0_DEBUG_01_INTLOOPBACKN_SHIFT                  3
#define SAND_HAL_MA_SI0_DEBUG_01_INTLOOPBACKN_MSB                    3
#define SAND_HAL_MA_SI0_DEBUG_01_INTLOOPBACKN_LSB                    3
#define SAND_HAL_MA_SI0_DEBUG_01_INTLOOPBACKN_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI0_DEBUG_01_INTLOOPBACKN_DEFAULT                0x00000001
#define SAND_HAL_MA_SI0_DEBUG_01_ENSYNCDET_MASK                      0x00000004
#define SAND_HAL_MA_SI0_DEBUG_01_ENSYNCDET_SHIFT                     2
#define SAND_HAL_MA_SI0_DEBUG_01_ENSYNCDET_MSB                       2
#define SAND_HAL_MA_SI0_DEBUG_01_ENSYNCDET_LSB                       2
#define SAND_HAL_MA_SI0_DEBUG_01_ENSYNCDET_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI0_DEBUG_01_ENSYNCDET_DEFAULT                   0x00000000
#define SAND_HAL_MA_SI0_DEBUG_01_EMPH_MASK                           0x00000003
#define SAND_HAL_MA_SI0_DEBUG_01_EMPH_SHIFT                          0
#define SAND_HAL_MA_SI0_DEBUG_01_EMPH_MSB                            1
#define SAND_HAL_MA_SI0_DEBUG_01_EMPH_LSB                            0
#define SAND_HAL_MA_SI0_DEBUG_01_EMPH_TYPE                           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI0_DEBUG_01_EMPH_DEFAULT                        0x00000000

/* field level defines for Device: MA  Register: si1_debug_01 */
#define SAND_HAL_MA_SI1_DEBUG_01_WRAPBACKN_MASK                      0x80000000
#define SAND_HAL_MA_SI1_DEBUG_01_WRAPBACKN_SHIFT                     31
#define SAND_HAL_MA_SI1_DEBUG_01_WRAPBACKN_MSB                       31
#define SAND_HAL_MA_SI1_DEBUG_01_WRAPBACKN_LSB                       31
#define SAND_HAL_MA_SI1_DEBUG_01_WRAPBACKN_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI1_DEBUG_01_WRAPBACKN_DEFAULT                   0x00000001
#define SAND_HAL_MA_SI1_DEBUG_01_VTXLO_MASK                          0x70000000
#define SAND_HAL_MA_SI1_DEBUG_01_VTXLO_SHIFT                         28
#define SAND_HAL_MA_SI1_DEBUG_01_VTXLO_MSB                           30
#define SAND_HAL_MA_SI1_DEBUG_01_VTXLO_LSB                           28
#define SAND_HAL_MA_SI1_DEBUG_01_VTXLO_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI1_DEBUG_01_VTXLO_DEFAULT                       0x00000000
#define SAND_HAL_MA_SI1_DEBUG_01_TZ_MASK                             0x0c000000
#define SAND_HAL_MA_SI1_DEBUG_01_TZ_SHIFT                            26
#define SAND_HAL_MA_SI1_DEBUG_01_TZ_MSB                              27
#define SAND_HAL_MA_SI1_DEBUG_01_TZ_LSB                              26
#define SAND_HAL_MA_SI1_DEBUG_01_TZ_TYPE                             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI1_DEBUG_01_TZ_DEFAULT                          0x00000003
#define SAND_HAL_MA_SI1_DEBUG_01_TP_MASK                             0x03000000
#define SAND_HAL_MA_SI1_DEBUG_01_TP_SHIFT                            24
#define SAND_HAL_MA_SI1_DEBUG_01_TP_MSB                              25
#define SAND_HAL_MA_SI1_DEBUG_01_TP_LSB                              24
#define SAND_HAL_MA_SI1_DEBUG_01_TP_TYPE                             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI1_DEBUG_01_TP_DEFAULT                          0x00000000
#define SAND_HAL_MA_SI1_DEBUG_01_TERMT_MASK                          0x00c00000
#define SAND_HAL_MA_SI1_DEBUG_01_TERMT_SHIFT                         22
#define SAND_HAL_MA_SI1_DEBUG_01_TERMT_MSB                           23
#define SAND_HAL_MA_SI1_DEBUG_01_TERMT_LSB                           22
#define SAND_HAL_MA_SI1_DEBUG_01_TERMT_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI1_DEBUG_01_TERMT_DEFAULT                       0x00000002
#define SAND_HAL_MA_SI1_DEBUG_01_SELFTEST_MASK                       0x00380000
#define SAND_HAL_MA_SI1_DEBUG_01_SELFTEST_SHIFT                      19
#define SAND_HAL_MA_SI1_DEBUG_01_SELFTEST_MSB                        21
#define SAND_HAL_MA_SI1_DEBUG_01_SELFTEST_LSB                        19
#define SAND_HAL_MA_SI1_DEBUG_01_SELFTEST_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI1_DEBUG_01_SELFTEST_DEFAULT                    0x00000000
#define SAND_HAL_MA_SI1_DEBUG_01_RZ_MASK                             0x00060000
#define SAND_HAL_MA_SI1_DEBUG_01_RZ_SHIFT                            17
#define SAND_HAL_MA_SI1_DEBUG_01_RZ_MSB                              18
#define SAND_HAL_MA_SI1_DEBUG_01_RZ_LSB                              17
#define SAND_HAL_MA_SI1_DEBUG_01_RZ_TYPE                             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI1_DEBUG_01_RZ_DEFAULT                          0x00000003
#define SAND_HAL_MA_SI1_DEBUG_01_RP_MASK                             0x00018000
#define SAND_HAL_MA_SI1_DEBUG_01_RP_SHIFT                            15
#define SAND_HAL_MA_SI1_DEBUG_01_RP_MSB                              16
#define SAND_HAL_MA_SI1_DEBUG_01_RP_LSB                              15
#define SAND_HAL_MA_SI1_DEBUG_01_RP_TYPE                             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI1_DEBUG_01_RP_DEFAULT                          0x00000000
#define SAND_HAL_MA_SI1_DEBUG_01_REVLOOPBACKN_MASK                   0x00004000
#define SAND_HAL_MA_SI1_DEBUG_01_REVLOOPBACKN_SHIFT                  14
#define SAND_HAL_MA_SI1_DEBUG_01_REVLOOPBACKN_MSB                    14
#define SAND_HAL_MA_SI1_DEBUG_01_REVLOOPBACKN_LSB                    14
#define SAND_HAL_MA_SI1_DEBUG_01_REVLOOPBACKN_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI1_DEBUG_01_REVLOOPBACKN_DEFAULT                0x00000001
#define SAND_HAL_MA_SI1_DEBUG_01_RESET_MASK                          0x00002000
#define SAND_HAL_MA_SI1_DEBUG_01_RESET_SHIFT                         13
#define SAND_HAL_MA_SI1_DEBUG_01_RESET_MSB                           13
#define SAND_HAL_MA_SI1_DEBUG_01_RESET_LSB                           13
#define SAND_HAL_MA_SI1_DEBUG_01_RESET_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI1_DEBUG_01_RESET_DEFAULT                       0x00000001
#define SAND_HAL_MA_SI1_DEBUG_01_REF50C_MASK                         0x00001000
#define SAND_HAL_MA_SI1_DEBUG_01_REF50C_SHIFT                        12
#define SAND_HAL_MA_SI1_DEBUG_01_REF50C_MSB                          12
#define SAND_HAL_MA_SI1_DEBUG_01_REF50C_LSB                          12
#define SAND_HAL_MA_SI1_DEBUG_01_REF50C_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI1_DEBUG_01_REF50C_DEFAULT                      0x00000001
#define SAND_HAL_MA_SI1_DEBUG_01_RDWS_MASK                           0x00000800
#define SAND_HAL_MA_SI1_DEBUG_01_RDWS_SHIFT                          11
#define SAND_HAL_MA_SI1_DEBUG_01_RDWS_MSB                            11
#define SAND_HAL_MA_SI1_DEBUG_01_RDWS_LSB                            11
#define SAND_HAL_MA_SI1_DEBUG_01_RDWS_TYPE                           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI1_DEBUG_01_RDWS_DEFAULT                        0x00000001
#define SAND_HAL_MA_SI1_DEBUG_01_RBCRESET_MASK                       0x00000400
#define SAND_HAL_MA_SI1_DEBUG_01_RBCRESET_SHIFT                      10
#define SAND_HAL_MA_SI1_DEBUG_01_RBCRESET_MSB                        10
#define SAND_HAL_MA_SI1_DEBUG_01_RBCRESET_LSB                        10
#define SAND_HAL_MA_SI1_DEBUG_01_RBCRESET_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI1_DEBUG_01_RBCRESET_DEFAULT                    0x00000001
#define SAND_HAL_MA_SI1_DEBUG_01_PDRX_MASK                           0x00000100
#define SAND_HAL_MA_SI1_DEBUG_01_PDRX_SHIFT                          8
#define SAND_HAL_MA_SI1_DEBUG_01_PDRX_MSB                            8
#define SAND_HAL_MA_SI1_DEBUG_01_PDRX_LSB                            8
#define SAND_HAL_MA_SI1_DEBUG_01_PDRX_TYPE                           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI1_DEBUG_01_PDRX_DEFAULT                        0x00000000
#define SAND_HAL_MA_SI1_DEBUG_01_PDOWNT_MASK                         0x00000080
#define SAND_HAL_MA_SI1_DEBUG_01_PDOWNT_SHIFT                        7
#define SAND_HAL_MA_SI1_DEBUG_01_PDOWNT_MSB                          7
#define SAND_HAL_MA_SI1_DEBUG_01_PDOWNT_LSB                          7
#define SAND_HAL_MA_SI1_DEBUG_01_PDOWNT_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI1_DEBUG_01_PDOWNT_DEFAULT                      0x00000000
#define SAND_HAL_MA_SI1_DEBUG_01_PDOWNR_MASK                         0x00000040
#define SAND_HAL_MA_SI1_DEBUG_01_PDOWNR_SHIFT                        6
#define SAND_HAL_MA_SI1_DEBUG_01_PDOWNR_MSB                          6
#define SAND_HAL_MA_SI1_DEBUG_01_PDOWNR_LSB                          6
#define SAND_HAL_MA_SI1_DEBUG_01_PDOWNR_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI1_DEBUG_01_PDOWNR_DEFAULT                      0x00000000
#define SAND_HAL_MA_SI1_DEBUG_01_PADLOOPBACKN_MASK                   0x00000020
#define SAND_HAL_MA_SI1_DEBUG_01_PADLOOPBACKN_SHIFT                  5
#define SAND_HAL_MA_SI1_DEBUG_01_PADLOOPBACKN_MSB                    5
#define SAND_HAL_MA_SI1_DEBUG_01_PADLOOPBACKN_LSB                    5
#define SAND_HAL_MA_SI1_DEBUG_01_PADLOOPBACKN_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI1_DEBUG_01_PADLOOPBACKN_DEFAULT                0x00000001
#define SAND_HAL_MA_SI1_DEBUG_01_LOCKREF_MASK                        0x00000010
#define SAND_HAL_MA_SI1_DEBUG_01_LOCKREF_SHIFT                       4
#define SAND_HAL_MA_SI1_DEBUG_01_LOCKREF_MSB                         4
#define SAND_HAL_MA_SI1_DEBUG_01_LOCKREF_LSB                         4
#define SAND_HAL_MA_SI1_DEBUG_01_LOCKREF_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI1_DEBUG_01_LOCKREF_DEFAULT                     0x00000000
#define SAND_HAL_MA_SI1_DEBUG_01_INTLOOPBACKN_MASK                   0x00000008
#define SAND_HAL_MA_SI1_DEBUG_01_INTLOOPBACKN_SHIFT                  3
#define SAND_HAL_MA_SI1_DEBUG_01_INTLOOPBACKN_MSB                    3
#define SAND_HAL_MA_SI1_DEBUG_01_INTLOOPBACKN_LSB                    3
#define SAND_HAL_MA_SI1_DEBUG_01_INTLOOPBACKN_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI1_DEBUG_01_INTLOOPBACKN_DEFAULT                0x00000001
#define SAND_HAL_MA_SI1_DEBUG_01_ENSYNCDET_MASK                      0x00000004
#define SAND_HAL_MA_SI1_DEBUG_01_ENSYNCDET_SHIFT                     2
#define SAND_HAL_MA_SI1_DEBUG_01_ENSYNCDET_MSB                       2
#define SAND_HAL_MA_SI1_DEBUG_01_ENSYNCDET_LSB                       2
#define SAND_HAL_MA_SI1_DEBUG_01_ENSYNCDET_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI1_DEBUG_01_ENSYNCDET_DEFAULT                   0x00000000
#define SAND_HAL_MA_SI1_DEBUG_01_EMPH_MASK                           0x00000003
#define SAND_HAL_MA_SI1_DEBUG_01_EMPH_SHIFT                          0
#define SAND_HAL_MA_SI1_DEBUG_01_EMPH_MSB                            1
#define SAND_HAL_MA_SI1_DEBUG_01_EMPH_LSB                            0
#define SAND_HAL_MA_SI1_DEBUG_01_EMPH_TYPE                           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI1_DEBUG_01_EMPH_DEFAULT                        0x00000000

/* field level defines for Device: MA  Register: si2_debug_01 */
#define SAND_HAL_MA_SI2_DEBUG_01_WRAPBACKN_MASK                      0x80000000
#define SAND_HAL_MA_SI2_DEBUG_01_WRAPBACKN_SHIFT                     31
#define SAND_HAL_MA_SI2_DEBUG_01_WRAPBACKN_MSB                       31
#define SAND_HAL_MA_SI2_DEBUG_01_WRAPBACKN_LSB                       31
#define SAND_HAL_MA_SI2_DEBUG_01_WRAPBACKN_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI2_DEBUG_01_WRAPBACKN_DEFAULT                   0x00000001
#define SAND_HAL_MA_SI2_DEBUG_01_VTXLO_MASK                          0x70000000
#define SAND_HAL_MA_SI2_DEBUG_01_VTXLO_SHIFT                         28
#define SAND_HAL_MA_SI2_DEBUG_01_VTXLO_MSB                           30
#define SAND_HAL_MA_SI2_DEBUG_01_VTXLO_LSB                           28
#define SAND_HAL_MA_SI2_DEBUG_01_VTXLO_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI2_DEBUG_01_VTXLO_DEFAULT                       0x00000000
#define SAND_HAL_MA_SI2_DEBUG_01_TZ_MASK                             0x0c000000
#define SAND_HAL_MA_SI2_DEBUG_01_TZ_SHIFT                            26
#define SAND_HAL_MA_SI2_DEBUG_01_TZ_MSB                              27
#define SAND_HAL_MA_SI2_DEBUG_01_TZ_LSB                              26
#define SAND_HAL_MA_SI2_DEBUG_01_TZ_TYPE                             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI2_DEBUG_01_TZ_DEFAULT                          0x00000003
#define SAND_HAL_MA_SI2_DEBUG_01_TP_MASK                             0x03000000
#define SAND_HAL_MA_SI2_DEBUG_01_TP_SHIFT                            24
#define SAND_HAL_MA_SI2_DEBUG_01_TP_MSB                              25
#define SAND_HAL_MA_SI2_DEBUG_01_TP_LSB                              24
#define SAND_HAL_MA_SI2_DEBUG_01_TP_TYPE                             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI2_DEBUG_01_TP_DEFAULT                          0x00000000
#define SAND_HAL_MA_SI2_DEBUG_01_TERMT_MASK                          0x00c00000
#define SAND_HAL_MA_SI2_DEBUG_01_TERMT_SHIFT                         22
#define SAND_HAL_MA_SI2_DEBUG_01_TERMT_MSB                           23
#define SAND_HAL_MA_SI2_DEBUG_01_TERMT_LSB                           22
#define SAND_HAL_MA_SI2_DEBUG_01_TERMT_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI2_DEBUG_01_TERMT_DEFAULT                       0x00000002
#define SAND_HAL_MA_SI2_DEBUG_01_SELFTEST_MASK                       0x00380000
#define SAND_HAL_MA_SI2_DEBUG_01_SELFTEST_SHIFT                      19
#define SAND_HAL_MA_SI2_DEBUG_01_SELFTEST_MSB                        21
#define SAND_HAL_MA_SI2_DEBUG_01_SELFTEST_LSB                        19
#define SAND_HAL_MA_SI2_DEBUG_01_SELFTEST_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI2_DEBUG_01_SELFTEST_DEFAULT                    0x00000000
#define SAND_HAL_MA_SI2_DEBUG_01_RZ_MASK                             0x00060000
#define SAND_HAL_MA_SI2_DEBUG_01_RZ_SHIFT                            17
#define SAND_HAL_MA_SI2_DEBUG_01_RZ_MSB                              18
#define SAND_HAL_MA_SI2_DEBUG_01_RZ_LSB                              17
#define SAND_HAL_MA_SI2_DEBUG_01_RZ_TYPE                             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI2_DEBUG_01_RZ_DEFAULT                          0x00000003
#define SAND_HAL_MA_SI2_DEBUG_01_RP_MASK                             0x00018000
#define SAND_HAL_MA_SI2_DEBUG_01_RP_SHIFT                            15
#define SAND_HAL_MA_SI2_DEBUG_01_RP_MSB                              16
#define SAND_HAL_MA_SI2_DEBUG_01_RP_LSB                              15
#define SAND_HAL_MA_SI2_DEBUG_01_RP_TYPE                             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI2_DEBUG_01_RP_DEFAULT                          0x00000000
#define SAND_HAL_MA_SI2_DEBUG_01_REVLOOPBACKN_MASK                   0x00004000
#define SAND_HAL_MA_SI2_DEBUG_01_REVLOOPBACKN_SHIFT                  14
#define SAND_HAL_MA_SI2_DEBUG_01_REVLOOPBACKN_MSB                    14
#define SAND_HAL_MA_SI2_DEBUG_01_REVLOOPBACKN_LSB                    14
#define SAND_HAL_MA_SI2_DEBUG_01_REVLOOPBACKN_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI2_DEBUG_01_REVLOOPBACKN_DEFAULT                0x00000001
#define SAND_HAL_MA_SI2_DEBUG_01_RESET_MASK                          0x00002000
#define SAND_HAL_MA_SI2_DEBUG_01_RESET_SHIFT                         13
#define SAND_HAL_MA_SI2_DEBUG_01_RESET_MSB                           13
#define SAND_HAL_MA_SI2_DEBUG_01_RESET_LSB                           13
#define SAND_HAL_MA_SI2_DEBUG_01_RESET_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI2_DEBUG_01_RESET_DEFAULT                       0x00000001
#define SAND_HAL_MA_SI2_DEBUG_01_REF50C_MASK                         0x00001000
#define SAND_HAL_MA_SI2_DEBUG_01_REF50C_SHIFT                        12
#define SAND_HAL_MA_SI2_DEBUG_01_REF50C_MSB                          12
#define SAND_HAL_MA_SI2_DEBUG_01_REF50C_LSB                          12
#define SAND_HAL_MA_SI2_DEBUG_01_REF50C_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI2_DEBUG_01_REF50C_DEFAULT                      0x00000001
#define SAND_HAL_MA_SI2_DEBUG_01_RDWS_MASK                           0x00000800
#define SAND_HAL_MA_SI2_DEBUG_01_RDWS_SHIFT                          11
#define SAND_HAL_MA_SI2_DEBUG_01_RDWS_MSB                            11
#define SAND_HAL_MA_SI2_DEBUG_01_RDWS_LSB                            11
#define SAND_HAL_MA_SI2_DEBUG_01_RDWS_TYPE                           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI2_DEBUG_01_RDWS_DEFAULT                        0x00000001
#define SAND_HAL_MA_SI2_DEBUG_01_RBCRESET_MASK                       0x00000400
#define SAND_HAL_MA_SI2_DEBUG_01_RBCRESET_SHIFT                      10
#define SAND_HAL_MA_SI2_DEBUG_01_RBCRESET_MSB                        10
#define SAND_HAL_MA_SI2_DEBUG_01_RBCRESET_LSB                        10
#define SAND_HAL_MA_SI2_DEBUG_01_RBCRESET_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI2_DEBUG_01_RBCRESET_DEFAULT                    0x00000001
#define SAND_HAL_MA_SI2_DEBUG_01_PDRX_MASK                           0x00000100
#define SAND_HAL_MA_SI2_DEBUG_01_PDRX_SHIFT                          8
#define SAND_HAL_MA_SI2_DEBUG_01_PDRX_MSB                            8
#define SAND_HAL_MA_SI2_DEBUG_01_PDRX_LSB                            8
#define SAND_HAL_MA_SI2_DEBUG_01_PDRX_TYPE                           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI2_DEBUG_01_PDRX_DEFAULT                        0x00000000
#define SAND_HAL_MA_SI2_DEBUG_01_PDOWNT_MASK                         0x00000080
#define SAND_HAL_MA_SI2_DEBUG_01_PDOWNT_SHIFT                        7
#define SAND_HAL_MA_SI2_DEBUG_01_PDOWNT_MSB                          7
#define SAND_HAL_MA_SI2_DEBUG_01_PDOWNT_LSB                          7
#define SAND_HAL_MA_SI2_DEBUG_01_PDOWNT_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI2_DEBUG_01_PDOWNT_DEFAULT                      0x00000000
#define SAND_HAL_MA_SI2_DEBUG_01_PDOWNR_MASK                         0x00000040
#define SAND_HAL_MA_SI2_DEBUG_01_PDOWNR_SHIFT                        6
#define SAND_HAL_MA_SI2_DEBUG_01_PDOWNR_MSB                          6
#define SAND_HAL_MA_SI2_DEBUG_01_PDOWNR_LSB                          6
#define SAND_HAL_MA_SI2_DEBUG_01_PDOWNR_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI2_DEBUG_01_PDOWNR_DEFAULT                      0x00000000
#define SAND_HAL_MA_SI2_DEBUG_01_PADLOOPBACKN_MASK                   0x00000020
#define SAND_HAL_MA_SI2_DEBUG_01_PADLOOPBACKN_SHIFT                  5
#define SAND_HAL_MA_SI2_DEBUG_01_PADLOOPBACKN_MSB                    5
#define SAND_HAL_MA_SI2_DEBUG_01_PADLOOPBACKN_LSB                    5
#define SAND_HAL_MA_SI2_DEBUG_01_PADLOOPBACKN_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI2_DEBUG_01_PADLOOPBACKN_DEFAULT                0x00000001
#define SAND_HAL_MA_SI2_DEBUG_01_LOCKREF_MASK                        0x00000010
#define SAND_HAL_MA_SI2_DEBUG_01_LOCKREF_SHIFT                       4
#define SAND_HAL_MA_SI2_DEBUG_01_LOCKREF_MSB                         4
#define SAND_HAL_MA_SI2_DEBUG_01_LOCKREF_LSB                         4
#define SAND_HAL_MA_SI2_DEBUG_01_LOCKREF_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI2_DEBUG_01_LOCKREF_DEFAULT                     0x00000000
#define SAND_HAL_MA_SI2_DEBUG_01_INTLOOPBACKN_MASK                   0x00000008
#define SAND_HAL_MA_SI2_DEBUG_01_INTLOOPBACKN_SHIFT                  3
#define SAND_HAL_MA_SI2_DEBUG_01_INTLOOPBACKN_MSB                    3
#define SAND_HAL_MA_SI2_DEBUG_01_INTLOOPBACKN_LSB                    3
#define SAND_HAL_MA_SI2_DEBUG_01_INTLOOPBACKN_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI2_DEBUG_01_INTLOOPBACKN_DEFAULT                0x00000001
#define SAND_HAL_MA_SI2_DEBUG_01_ENSYNCDET_MASK                      0x00000004
#define SAND_HAL_MA_SI2_DEBUG_01_ENSYNCDET_SHIFT                     2
#define SAND_HAL_MA_SI2_DEBUG_01_ENSYNCDET_MSB                       2
#define SAND_HAL_MA_SI2_DEBUG_01_ENSYNCDET_LSB                       2
#define SAND_HAL_MA_SI2_DEBUG_01_ENSYNCDET_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI2_DEBUG_01_ENSYNCDET_DEFAULT                   0x00000000
#define SAND_HAL_MA_SI2_DEBUG_01_EMPH_MASK                           0x00000003
#define SAND_HAL_MA_SI2_DEBUG_01_EMPH_SHIFT                          0
#define SAND_HAL_MA_SI2_DEBUG_01_EMPH_MSB                            1
#define SAND_HAL_MA_SI2_DEBUG_01_EMPH_LSB                            0
#define SAND_HAL_MA_SI2_DEBUG_01_EMPH_TYPE                           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI2_DEBUG_01_EMPH_DEFAULT                        0x00000000

/* field level defines for Device: MA  Register: si3_debug_01 */
#define SAND_HAL_MA_SI3_DEBUG_01_WRAPBACKN_MASK                      0x80000000
#define SAND_HAL_MA_SI3_DEBUG_01_WRAPBACKN_SHIFT                     31
#define SAND_HAL_MA_SI3_DEBUG_01_WRAPBACKN_MSB                       31
#define SAND_HAL_MA_SI3_DEBUG_01_WRAPBACKN_LSB                       31
#define SAND_HAL_MA_SI3_DEBUG_01_WRAPBACKN_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI3_DEBUG_01_WRAPBACKN_DEFAULT                   0x00000001
#define SAND_HAL_MA_SI3_DEBUG_01_VTXLO_MASK                          0x70000000
#define SAND_HAL_MA_SI3_DEBUG_01_VTXLO_SHIFT                         28
#define SAND_HAL_MA_SI3_DEBUG_01_VTXLO_MSB                           30
#define SAND_HAL_MA_SI3_DEBUG_01_VTXLO_LSB                           28
#define SAND_HAL_MA_SI3_DEBUG_01_VTXLO_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI3_DEBUG_01_VTXLO_DEFAULT                       0x00000000
#define SAND_HAL_MA_SI3_DEBUG_01_TZ_MASK                             0x0c000000
#define SAND_HAL_MA_SI3_DEBUG_01_TZ_SHIFT                            26
#define SAND_HAL_MA_SI3_DEBUG_01_TZ_MSB                              27
#define SAND_HAL_MA_SI3_DEBUG_01_TZ_LSB                              26
#define SAND_HAL_MA_SI3_DEBUG_01_TZ_TYPE                             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI3_DEBUG_01_TZ_DEFAULT                          0x00000003
#define SAND_HAL_MA_SI3_DEBUG_01_TP_MASK                             0x03000000
#define SAND_HAL_MA_SI3_DEBUG_01_TP_SHIFT                            24
#define SAND_HAL_MA_SI3_DEBUG_01_TP_MSB                              25
#define SAND_HAL_MA_SI3_DEBUG_01_TP_LSB                              24
#define SAND_HAL_MA_SI3_DEBUG_01_TP_TYPE                             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI3_DEBUG_01_TP_DEFAULT                          0x00000000
#define SAND_HAL_MA_SI3_DEBUG_01_TERMT_MASK                          0x00c00000
#define SAND_HAL_MA_SI3_DEBUG_01_TERMT_SHIFT                         22
#define SAND_HAL_MA_SI3_DEBUG_01_TERMT_MSB                           23
#define SAND_HAL_MA_SI3_DEBUG_01_TERMT_LSB                           22
#define SAND_HAL_MA_SI3_DEBUG_01_TERMT_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI3_DEBUG_01_TERMT_DEFAULT                       0x00000002
#define SAND_HAL_MA_SI3_DEBUG_01_SELFTEST_MASK                       0x00380000
#define SAND_HAL_MA_SI3_DEBUG_01_SELFTEST_SHIFT                      19
#define SAND_HAL_MA_SI3_DEBUG_01_SELFTEST_MSB                        21
#define SAND_HAL_MA_SI3_DEBUG_01_SELFTEST_LSB                        19
#define SAND_HAL_MA_SI3_DEBUG_01_SELFTEST_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI3_DEBUG_01_SELFTEST_DEFAULT                    0x00000000
#define SAND_HAL_MA_SI3_DEBUG_01_RZ_MASK                             0x00060000
#define SAND_HAL_MA_SI3_DEBUG_01_RZ_SHIFT                            17
#define SAND_HAL_MA_SI3_DEBUG_01_RZ_MSB                              18
#define SAND_HAL_MA_SI3_DEBUG_01_RZ_LSB                              17
#define SAND_HAL_MA_SI3_DEBUG_01_RZ_TYPE                             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI3_DEBUG_01_RZ_DEFAULT                          0x00000003
#define SAND_HAL_MA_SI3_DEBUG_01_RP_MASK                             0x00018000
#define SAND_HAL_MA_SI3_DEBUG_01_RP_SHIFT                            15
#define SAND_HAL_MA_SI3_DEBUG_01_RP_MSB                              16
#define SAND_HAL_MA_SI3_DEBUG_01_RP_LSB                              15
#define SAND_HAL_MA_SI3_DEBUG_01_RP_TYPE                             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI3_DEBUG_01_RP_DEFAULT                          0x00000000
#define SAND_HAL_MA_SI3_DEBUG_01_REVLOOPBACKN_MASK                   0x00004000
#define SAND_HAL_MA_SI3_DEBUG_01_REVLOOPBACKN_SHIFT                  14
#define SAND_HAL_MA_SI3_DEBUG_01_REVLOOPBACKN_MSB                    14
#define SAND_HAL_MA_SI3_DEBUG_01_REVLOOPBACKN_LSB                    14
#define SAND_HAL_MA_SI3_DEBUG_01_REVLOOPBACKN_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI3_DEBUG_01_REVLOOPBACKN_DEFAULT                0x00000001
#define SAND_HAL_MA_SI3_DEBUG_01_RESET_MASK                          0x00002000
#define SAND_HAL_MA_SI3_DEBUG_01_RESET_SHIFT                         13
#define SAND_HAL_MA_SI3_DEBUG_01_RESET_MSB                           13
#define SAND_HAL_MA_SI3_DEBUG_01_RESET_LSB                           13
#define SAND_HAL_MA_SI3_DEBUG_01_RESET_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI3_DEBUG_01_RESET_DEFAULT                       0x00000001
#define SAND_HAL_MA_SI3_DEBUG_01_REF50C_MASK                         0x00001000
#define SAND_HAL_MA_SI3_DEBUG_01_REF50C_SHIFT                        12
#define SAND_HAL_MA_SI3_DEBUG_01_REF50C_MSB                          12
#define SAND_HAL_MA_SI3_DEBUG_01_REF50C_LSB                          12
#define SAND_HAL_MA_SI3_DEBUG_01_REF50C_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI3_DEBUG_01_REF50C_DEFAULT                      0x00000001
#define SAND_HAL_MA_SI3_DEBUG_01_RDWS_MASK                           0x00000800
#define SAND_HAL_MA_SI3_DEBUG_01_RDWS_SHIFT                          11
#define SAND_HAL_MA_SI3_DEBUG_01_RDWS_MSB                            11
#define SAND_HAL_MA_SI3_DEBUG_01_RDWS_LSB                            11
#define SAND_HAL_MA_SI3_DEBUG_01_RDWS_TYPE                           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI3_DEBUG_01_RDWS_DEFAULT                        0x00000001
#define SAND_HAL_MA_SI3_DEBUG_01_RBCRESET_MASK                       0x00000400
#define SAND_HAL_MA_SI3_DEBUG_01_RBCRESET_SHIFT                      10
#define SAND_HAL_MA_SI3_DEBUG_01_RBCRESET_MSB                        10
#define SAND_HAL_MA_SI3_DEBUG_01_RBCRESET_LSB                        10
#define SAND_HAL_MA_SI3_DEBUG_01_RBCRESET_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI3_DEBUG_01_RBCRESET_DEFAULT                    0x00000001
#define SAND_HAL_MA_SI3_DEBUG_01_PDRX_MASK                           0x00000100
#define SAND_HAL_MA_SI3_DEBUG_01_PDRX_SHIFT                          8
#define SAND_HAL_MA_SI3_DEBUG_01_PDRX_MSB                            8
#define SAND_HAL_MA_SI3_DEBUG_01_PDRX_LSB                            8
#define SAND_HAL_MA_SI3_DEBUG_01_PDRX_TYPE                           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI3_DEBUG_01_PDRX_DEFAULT                        0x00000000
#define SAND_HAL_MA_SI3_DEBUG_01_PDOWNT_MASK                         0x00000080
#define SAND_HAL_MA_SI3_DEBUG_01_PDOWNT_SHIFT                        7
#define SAND_HAL_MA_SI3_DEBUG_01_PDOWNT_MSB                          7
#define SAND_HAL_MA_SI3_DEBUG_01_PDOWNT_LSB                          7
#define SAND_HAL_MA_SI3_DEBUG_01_PDOWNT_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI3_DEBUG_01_PDOWNT_DEFAULT                      0x00000000
#define SAND_HAL_MA_SI3_DEBUG_01_PDOWNR_MASK                         0x00000040
#define SAND_HAL_MA_SI3_DEBUG_01_PDOWNR_SHIFT                        6
#define SAND_HAL_MA_SI3_DEBUG_01_PDOWNR_MSB                          6
#define SAND_HAL_MA_SI3_DEBUG_01_PDOWNR_LSB                          6
#define SAND_HAL_MA_SI3_DEBUG_01_PDOWNR_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI3_DEBUG_01_PDOWNR_DEFAULT                      0x00000000
#define SAND_HAL_MA_SI3_DEBUG_01_PADLOOPBACKN_MASK                   0x00000020
#define SAND_HAL_MA_SI3_DEBUG_01_PADLOOPBACKN_SHIFT                  5
#define SAND_HAL_MA_SI3_DEBUG_01_PADLOOPBACKN_MSB                    5
#define SAND_HAL_MA_SI3_DEBUG_01_PADLOOPBACKN_LSB                    5
#define SAND_HAL_MA_SI3_DEBUG_01_PADLOOPBACKN_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI3_DEBUG_01_PADLOOPBACKN_DEFAULT                0x00000001
#define SAND_HAL_MA_SI3_DEBUG_01_LOCKREF_MASK                        0x00000010
#define SAND_HAL_MA_SI3_DEBUG_01_LOCKREF_SHIFT                       4
#define SAND_HAL_MA_SI3_DEBUG_01_LOCKREF_MSB                         4
#define SAND_HAL_MA_SI3_DEBUG_01_LOCKREF_LSB                         4
#define SAND_HAL_MA_SI3_DEBUG_01_LOCKREF_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI3_DEBUG_01_LOCKREF_DEFAULT                     0x00000000
#define SAND_HAL_MA_SI3_DEBUG_01_INTLOOPBACKN_MASK                   0x00000008
#define SAND_HAL_MA_SI3_DEBUG_01_INTLOOPBACKN_SHIFT                  3
#define SAND_HAL_MA_SI3_DEBUG_01_INTLOOPBACKN_MSB                    3
#define SAND_HAL_MA_SI3_DEBUG_01_INTLOOPBACKN_LSB                    3
#define SAND_HAL_MA_SI3_DEBUG_01_INTLOOPBACKN_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI3_DEBUG_01_INTLOOPBACKN_DEFAULT                0x00000001
#define SAND_HAL_MA_SI3_DEBUG_01_ENSYNCDET_MASK                      0x00000004
#define SAND_HAL_MA_SI3_DEBUG_01_ENSYNCDET_SHIFT                     2
#define SAND_HAL_MA_SI3_DEBUG_01_ENSYNCDET_MSB                       2
#define SAND_HAL_MA_SI3_DEBUG_01_ENSYNCDET_LSB                       2
#define SAND_HAL_MA_SI3_DEBUG_01_ENSYNCDET_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI3_DEBUG_01_ENSYNCDET_DEFAULT                   0x00000000
#define SAND_HAL_MA_SI3_DEBUG_01_EMPH_MASK                           0x00000003
#define SAND_HAL_MA_SI3_DEBUG_01_EMPH_SHIFT                          0
#define SAND_HAL_MA_SI3_DEBUG_01_EMPH_MSB                            1
#define SAND_HAL_MA_SI3_DEBUG_01_EMPH_LSB                            0
#define SAND_HAL_MA_SI3_DEBUG_01_EMPH_TYPE                           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI3_DEBUG_01_EMPH_DEFAULT                        0x00000000

/* field level defines for Device: MA  Register: si4_debug_01 */
#define SAND_HAL_MA_SI4_DEBUG_01_WRAPBACKN_MASK                      0x80000000
#define SAND_HAL_MA_SI4_DEBUG_01_WRAPBACKN_SHIFT                     31
#define SAND_HAL_MA_SI4_DEBUG_01_WRAPBACKN_MSB                       31
#define SAND_HAL_MA_SI4_DEBUG_01_WRAPBACKN_LSB                       31
#define SAND_HAL_MA_SI4_DEBUG_01_WRAPBACKN_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI4_DEBUG_01_WRAPBACKN_DEFAULT                   0x00000001
#define SAND_HAL_MA_SI4_DEBUG_01_VTXLO_MASK                          0x70000000
#define SAND_HAL_MA_SI4_DEBUG_01_VTXLO_SHIFT                         28
#define SAND_HAL_MA_SI4_DEBUG_01_VTXLO_MSB                           30
#define SAND_HAL_MA_SI4_DEBUG_01_VTXLO_LSB                           28
#define SAND_HAL_MA_SI4_DEBUG_01_VTXLO_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI4_DEBUG_01_VTXLO_DEFAULT                       0x00000000
#define SAND_HAL_MA_SI4_DEBUG_01_TZ_MASK                             0x0c000000
#define SAND_HAL_MA_SI4_DEBUG_01_TZ_SHIFT                            26
#define SAND_HAL_MA_SI4_DEBUG_01_TZ_MSB                              27
#define SAND_HAL_MA_SI4_DEBUG_01_TZ_LSB                              26
#define SAND_HAL_MA_SI4_DEBUG_01_TZ_TYPE                             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI4_DEBUG_01_TZ_DEFAULT                          0x00000003
#define SAND_HAL_MA_SI4_DEBUG_01_TP_MASK                             0x03000000
#define SAND_HAL_MA_SI4_DEBUG_01_TP_SHIFT                            24
#define SAND_HAL_MA_SI4_DEBUG_01_TP_MSB                              25
#define SAND_HAL_MA_SI4_DEBUG_01_TP_LSB                              24
#define SAND_HAL_MA_SI4_DEBUG_01_TP_TYPE                             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI4_DEBUG_01_TP_DEFAULT                          0x00000000
#define SAND_HAL_MA_SI4_DEBUG_01_TERMT_MASK                          0x00c00000
#define SAND_HAL_MA_SI4_DEBUG_01_TERMT_SHIFT                         22
#define SAND_HAL_MA_SI4_DEBUG_01_TERMT_MSB                           23
#define SAND_HAL_MA_SI4_DEBUG_01_TERMT_LSB                           22
#define SAND_HAL_MA_SI4_DEBUG_01_TERMT_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI4_DEBUG_01_TERMT_DEFAULT                       0x00000002
#define SAND_HAL_MA_SI4_DEBUG_01_SELFTEST_MASK                       0x00380000
#define SAND_HAL_MA_SI4_DEBUG_01_SELFTEST_SHIFT                      19
#define SAND_HAL_MA_SI4_DEBUG_01_SELFTEST_MSB                        21
#define SAND_HAL_MA_SI4_DEBUG_01_SELFTEST_LSB                        19
#define SAND_HAL_MA_SI4_DEBUG_01_SELFTEST_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI4_DEBUG_01_SELFTEST_DEFAULT                    0x00000000
#define SAND_HAL_MA_SI4_DEBUG_01_RZ_MASK                             0x00060000
#define SAND_HAL_MA_SI4_DEBUG_01_RZ_SHIFT                            17
#define SAND_HAL_MA_SI4_DEBUG_01_RZ_MSB                              18
#define SAND_HAL_MA_SI4_DEBUG_01_RZ_LSB                              17
#define SAND_HAL_MA_SI4_DEBUG_01_RZ_TYPE                             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI4_DEBUG_01_RZ_DEFAULT                          0x00000003
#define SAND_HAL_MA_SI4_DEBUG_01_RP_MASK                             0x00018000
#define SAND_HAL_MA_SI4_DEBUG_01_RP_SHIFT                            15
#define SAND_HAL_MA_SI4_DEBUG_01_RP_MSB                              16
#define SAND_HAL_MA_SI4_DEBUG_01_RP_LSB                              15
#define SAND_HAL_MA_SI4_DEBUG_01_RP_TYPE                             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI4_DEBUG_01_RP_DEFAULT                          0x00000000
#define SAND_HAL_MA_SI4_DEBUG_01_REVLOOPBACKN_MASK                   0x00004000
#define SAND_HAL_MA_SI4_DEBUG_01_REVLOOPBACKN_SHIFT                  14
#define SAND_HAL_MA_SI4_DEBUG_01_REVLOOPBACKN_MSB                    14
#define SAND_HAL_MA_SI4_DEBUG_01_REVLOOPBACKN_LSB                    14
#define SAND_HAL_MA_SI4_DEBUG_01_REVLOOPBACKN_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI4_DEBUG_01_REVLOOPBACKN_DEFAULT                0x00000001
#define SAND_HAL_MA_SI4_DEBUG_01_RESET_MASK                          0x00002000
#define SAND_HAL_MA_SI4_DEBUG_01_RESET_SHIFT                         13
#define SAND_HAL_MA_SI4_DEBUG_01_RESET_MSB                           13
#define SAND_HAL_MA_SI4_DEBUG_01_RESET_LSB                           13
#define SAND_HAL_MA_SI4_DEBUG_01_RESET_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI4_DEBUG_01_RESET_DEFAULT                       0x00000001
#define SAND_HAL_MA_SI4_DEBUG_01_REF50C_MASK                         0x00001000
#define SAND_HAL_MA_SI4_DEBUG_01_REF50C_SHIFT                        12
#define SAND_HAL_MA_SI4_DEBUG_01_REF50C_MSB                          12
#define SAND_HAL_MA_SI4_DEBUG_01_REF50C_LSB                          12
#define SAND_HAL_MA_SI4_DEBUG_01_REF50C_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI4_DEBUG_01_REF50C_DEFAULT                      0x00000001
#define SAND_HAL_MA_SI4_DEBUG_01_RDWS_MASK                           0x00000800
#define SAND_HAL_MA_SI4_DEBUG_01_RDWS_SHIFT                          11
#define SAND_HAL_MA_SI4_DEBUG_01_RDWS_MSB                            11
#define SAND_HAL_MA_SI4_DEBUG_01_RDWS_LSB                            11
#define SAND_HAL_MA_SI4_DEBUG_01_RDWS_TYPE                           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI4_DEBUG_01_RDWS_DEFAULT                        0x00000001
#define SAND_HAL_MA_SI4_DEBUG_01_RBCRESET_MASK                       0x00000400
#define SAND_HAL_MA_SI4_DEBUG_01_RBCRESET_SHIFT                      10
#define SAND_HAL_MA_SI4_DEBUG_01_RBCRESET_MSB                        10
#define SAND_HAL_MA_SI4_DEBUG_01_RBCRESET_LSB                        10
#define SAND_HAL_MA_SI4_DEBUG_01_RBCRESET_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI4_DEBUG_01_RBCRESET_DEFAULT                    0x00000001
#define SAND_HAL_MA_SI4_DEBUG_01_PDRX_MASK                           0x00000100
#define SAND_HAL_MA_SI4_DEBUG_01_PDRX_SHIFT                          8
#define SAND_HAL_MA_SI4_DEBUG_01_PDRX_MSB                            8
#define SAND_HAL_MA_SI4_DEBUG_01_PDRX_LSB                            8
#define SAND_HAL_MA_SI4_DEBUG_01_PDRX_TYPE                           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI4_DEBUG_01_PDRX_DEFAULT                        0x00000000
#define SAND_HAL_MA_SI4_DEBUG_01_PDOWNT_MASK                         0x00000080
#define SAND_HAL_MA_SI4_DEBUG_01_PDOWNT_SHIFT                        7
#define SAND_HAL_MA_SI4_DEBUG_01_PDOWNT_MSB                          7
#define SAND_HAL_MA_SI4_DEBUG_01_PDOWNT_LSB                          7
#define SAND_HAL_MA_SI4_DEBUG_01_PDOWNT_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI4_DEBUG_01_PDOWNT_DEFAULT                      0x00000000
#define SAND_HAL_MA_SI4_DEBUG_01_PDOWNR_MASK                         0x00000040
#define SAND_HAL_MA_SI4_DEBUG_01_PDOWNR_SHIFT                        6
#define SAND_HAL_MA_SI4_DEBUG_01_PDOWNR_MSB                          6
#define SAND_HAL_MA_SI4_DEBUG_01_PDOWNR_LSB                          6
#define SAND_HAL_MA_SI4_DEBUG_01_PDOWNR_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI4_DEBUG_01_PDOWNR_DEFAULT                      0x00000000
#define SAND_HAL_MA_SI4_DEBUG_01_PADLOOPBACKN_MASK                   0x00000020
#define SAND_HAL_MA_SI4_DEBUG_01_PADLOOPBACKN_SHIFT                  5
#define SAND_HAL_MA_SI4_DEBUG_01_PADLOOPBACKN_MSB                    5
#define SAND_HAL_MA_SI4_DEBUG_01_PADLOOPBACKN_LSB                    5
#define SAND_HAL_MA_SI4_DEBUG_01_PADLOOPBACKN_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI4_DEBUG_01_PADLOOPBACKN_DEFAULT                0x00000001
#define SAND_HAL_MA_SI4_DEBUG_01_LOCKREF_MASK                        0x00000010
#define SAND_HAL_MA_SI4_DEBUG_01_LOCKREF_SHIFT                       4
#define SAND_HAL_MA_SI4_DEBUG_01_LOCKREF_MSB                         4
#define SAND_HAL_MA_SI4_DEBUG_01_LOCKREF_LSB                         4
#define SAND_HAL_MA_SI4_DEBUG_01_LOCKREF_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI4_DEBUG_01_LOCKREF_DEFAULT                     0x00000000
#define SAND_HAL_MA_SI4_DEBUG_01_INTLOOPBACKN_MASK                   0x00000008
#define SAND_HAL_MA_SI4_DEBUG_01_INTLOOPBACKN_SHIFT                  3
#define SAND_HAL_MA_SI4_DEBUG_01_INTLOOPBACKN_MSB                    3
#define SAND_HAL_MA_SI4_DEBUG_01_INTLOOPBACKN_LSB                    3
#define SAND_HAL_MA_SI4_DEBUG_01_INTLOOPBACKN_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI4_DEBUG_01_INTLOOPBACKN_DEFAULT                0x00000001
#define SAND_HAL_MA_SI4_DEBUG_01_ENSYNCDET_MASK                      0x00000004
#define SAND_HAL_MA_SI4_DEBUG_01_ENSYNCDET_SHIFT                     2
#define SAND_HAL_MA_SI4_DEBUG_01_ENSYNCDET_MSB                       2
#define SAND_HAL_MA_SI4_DEBUG_01_ENSYNCDET_LSB                       2
#define SAND_HAL_MA_SI4_DEBUG_01_ENSYNCDET_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI4_DEBUG_01_ENSYNCDET_DEFAULT                   0x00000000
#define SAND_HAL_MA_SI4_DEBUG_01_EMPH_MASK                           0x00000003
#define SAND_HAL_MA_SI4_DEBUG_01_EMPH_SHIFT                          0
#define SAND_HAL_MA_SI4_DEBUG_01_EMPH_MSB                            1
#define SAND_HAL_MA_SI4_DEBUG_01_EMPH_LSB                            0
#define SAND_HAL_MA_SI4_DEBUG_01_EMPH_TYPE                           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI4_DEBUG_01_EMPH_DEFAULT                        0x00000000

/* field level defines for Device: MA  Register: si5_debug_01 */
#define SAND_HAL_MA_SI5_DEBUG_01_WRAPBACKN_MASK                      0x80000000
#define SAND_HAL_MA_SI5_DEBUG_01_WRAPBACKN_SHIFT                     31
#define SAND_HAL_MA_SI5_DEBUG_01_WRAPBACKN_MSB                       31
#define SAND_HAL_MA_SI5_DEBUG_01_WRAPBACKN_LSB                       31
#define SAND_HAL_MA_SI5_DEBUG_01_WRAPBACKN_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI5_DEBUG_01_WRAPBACKN_DEFAULT                   0x00000001
#define SAND_HAL_MA_SI5_DEBUG_01_VTXLO_MASK                          0x70000000
#define SAND_HAL_MA_SI5_DEBUG_01_VTXLO_SHIFT                         28
#define SAND_HAL_MA_SI5_DEBUG_01_VTXLO_MSB                           30
#define SAND_HAL_MA_SI5_DEBUG_01_VTXLO_LSB                           28
#define SAND_HAL_MA_SI5_DEBUG_01_VTXLO_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI5_DEBUG_01_VTXLO_DEFAULT                       0x00000000
#define SAND_HAL_MA_SI5_DEBUG_01_TZ_MASK                             0x0c000000
#define SAND_HAL_MA_SI5_DEBUG_01_TZ_SHIFT                            26
#define SAND_HAL_MA_SI5_DEBUG_01_TZ_MSB                              27
#define SAND_HAL_MA_SI5_DEBUG_01_TZ_LSB                              26
#define SAND_HAL_MA_SI5_DEBUG_01_TZ_TYPE                             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI5_DEBUG_01_TZ_DEFAULT                          0x00000003
#define SAND_HAL_MA_SI5_DEBUG_01_TP_MASK                             0x03000000
#define SAND_HAL_MA_SI5_DEBUG_01_TP_SHIFT                            24
#define SAND_HAL_MA_SI5_DEBUG_01_TP_MSB                              25
#define SAND_HAL_MA_SI5_DEBUG_01_TP_LSB                              24
#define SAND_HAL_MA_SI5_DEBUG_01_TP_TYPE                             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI5_DEBUG_01_TP_DEFAULT                          0x00000000
#define SAND_HAL_MA_SI5_DEBUG_01_TERMT_MASK                          0x00c00000
#define SAND_HAL_MA_SI5_DEBUG_01_TERMT_SHIFT                         22
#define SAND_HAL_MA_SI5_DEBUG_01_TERMT_MSB                           23
#define SAND_HAL_MA_SI5_DEBUG_01_TERMT_LSB                           22
#define SAND_HAL_MA_SI5_DEBUG_01_TERMT_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI5_DEBUG_01_TERMT_DEFAULT                       0x00000002
#define SAND_HAL_MA_SI5_DEBUG_01_SELFTEST_MASK                       0x00380000
#define SAND_HAL_MA_SI5_DEBUG_01_SELFTEST_SHIFT                      19
#define SAND_HAL_MA_SI5_DEBUG_01_SELFTEST_MSB                        21
#define SAND_HAL_MA_SI5_DEBUG_01_SELFTEST_LSB                        19
#define SAND_HAL_MA_SI5_DEBUG_01_SELFTEST_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI5_DEBUG_01_SELFTEST_DEFAULT                    0x00000000
#define SAND_HAL_MA_SI5_DEBUG_01_RZ_MASK                             0x00060000
#define SAND_HAL_MA_SI5_DEBUG_01_RZ_SHIFT                            17
#define SAND_HAL_MA_SI5_DEBUG_01_RZ_MSB                              18
#define SAND_HAL_MA_SI5_DEBUG_01_RZ_LSB                              17
#define SAND_HAL_MA_SI5_DEBUG_01_RZ_TYPE                             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI5_DEBUG_01_RZ_DEFAULT                          0x00000003
#define SAND_HAL_MA_SI5_DEBUG_01_RP_MASK                             0x00018000
#define SAND_HAL_MA_SI5_DEBUG_01_RP_SHIFT                            15
#define SAND_HAL_MA_SI5_DEBUG_01_RP_MSB                              16
#define SAND_HAL_MA_SI5_DEBUG_01_RP_LSB                              15
#define SAND_HAL_MA_SI5_DEBUG_01_RP_TYPE                             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI5_DEBUG_01_RP_DEFAULT                          0x00000000
#define SAND_HAL_MA_SI5_DEBUG_01_REVLOOPBACKN_MASK                   0x00004000
#define SAND_HAL_MA_SI5_DEBUG_01_REVLOOPBACKN_SHIFT                  14
#define SAND_HAL_MA_SI5_DEBUG_01_REVLOOPBACKN_MSB                    14
#define SAND_HAL_MA_SI5_DEBUG_01_REVLOOPBACKN_LSB                    14
#define SAND_HAL_MA_SI5_DEBUG_01_REVLOOPBACKN_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI5_DEBUG_01_REVLOOPBACKN_DEFAULT                0x00000001
#define SAND_HAL_MA_SI5_DEBUG_01_RESET_MASK                          0x00002000
#define SAND_HAL_MA_SI5_DEBUG_01_RESET_SHIFT                         13
#define SAND_HAL_MA_SI5_DEBUG_01_RESET_MSB                           13
#define SAND_HAL_MA_SI5_DEBUG_01_RESET_LSB                           13
#define SAND_HAL_MA_SI5_DEBUG_01_RESET_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI5_DEBUG_01_RESET_DEFAULT                       0x00000001
#define SAND_HAL_MA_SI5_DEBUG_01_REF50C_MASK                         0x00001000
#define SAND_HAL_MA_SI5_DEBUG_01_REF50C_SHIFT                        12
#define SAND_HAL_MA_SI5_DEBUG_01_REF50C_MSB                          12
#define SAND_HAL_MA_SI5_DEBUG_01_REF50C_LSB                          12
#define SAND_HAL_MA_SI5_DEBUG_01_REF50C_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI5_DEBUG_01_REF50C_DEFAULT                      0x00000001
#define SAND_HAL_MA_SI5_DEBUG_01_RDWS_MASK                           0x00000800
#define SAND_HAL_MA_SI5_DEBUG_01_RDWS_SHIFT                          11
#define SAND_HAL_MA_SI5_DEBUG_01_RDWS_MSB                            11
#define SAND_HAL_MA_SI5_DEBUG_01_RDWS_LSB                            11
#define SAND_HAL_MA_SI5_DEBUG_01_RDWS_TYPE                           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI5_DEBUG_01_RDWS_DEFAULT                        0x00000001
#define SAND_HAL_MA_SI5_DEBUG_01_RBCRESET_MASK                       0x00000400
#define SAND_HAL_MA_SI5_DEBUG_01_RBCRESET_SHIFT                      10
#define SAND_HAL_MA_SI5_DEBUG_01_RBCRESET_MSB                        10
#define SAND_HAL_MA_SI5_DEBUG_01_RBCRESET_LSB                        10
#define SAND_HAL_MA_SI5_DEBUG_01_RBCRESET_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI5_DEBUG_01_RBCRESET_DEFAULT                    0x00000001
#define SAND_HAL_MA_SI5_DEBUG_01_PDRX_MASK                           0x00000100
#define SAND_HAL_MA_SI5_DEBUG_01_PDRX_SHIFT                          8
#define SAND_HAL_MA_SI5_DEBUG_01_PDRX_MSB                            8
#define SAND_HAL_MA_SI5_DEBUG_01_PDRX_LSB                            8
#define SAND_HAL_MA_SI5_DEBUG_01_PDRX_TYPE                           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI5_DEBUG_01_PDRX_DEFAULT                        0x00000000
#define SAND_HAL_MA_SI5_DEBUG_01_PDOWNT_MASK                         0x00000080
#define SAND_HAL_MA_SI5_DEBUG_01_PDOWNT_SHIFT                        7
#define SAND_HAL_MA_SI5_DEBUG_01_PDOWNT_MSB                          7
#define SAND_HAL_MA_SI5_DEBUG_01_PDOWNT_LSB                          7
#define SAND_HAL_MA_SI5_DEBUG_01_PDOWNT_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI5_DEBUG_01_PDOWNT_DEFAULT                      0x00000000
#define SAND_HAL_MA_SI5_DEBUG_01_PDOWNR_MASK                         0x00000040
#define SAND_HAL_MA_SI5_DEBUG_01_PDOWNR_SHIFT                        6
#define SAND_HAL_MA_SI5_DEBUG_01_PDOWNR_MSB                          6
#define SAND_HAL_MA_SI5_DEBUG_01_PDOWNR_LSB                          6
#define SAND_HAL_MA_SI5_DEBUG_01_PDOWNR_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI5_DEBUG_01_PDOWNR_DEFAULT                      0x00000000
#define SAND_HAL_MA_SI5_DEBUG_01_PADLOOPBACKN_MASK                   0x00000020
#define SAND_HAL_MA_SI5_DEBUG_01_PADLOOPBACKN_SHIFT                  5
#define SAND_HAL_MA_SI5_DEBUG_01_PADLOOPBACKN_MSB                    5
#define SAND_HAL_MA_SI5_DEBUG_01_PADLOOPBACKN_LSB                    5
#define SAND_HAL_MA_SI5_DEBUG_01_PADLOOPBACKN_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI5_DEBUG_01_PADLOOPBACKN_DEFAULT                0x00000001
#define SAND_HAL_MA_SI5_DEBUG_01_LOCKREF_MASK                        0x00000010
#define SAND_HAL_MA_SI5_DEBUG_01_LOCKREF_SHIFT                       4
#define SAND_HAL_MA_SI5_DEBUG_01_LOCKREF_MSB                         4
#define SAND_HAL_MA_SI5_DEBUG_01_LOCKREF_LSB                         4
#define SAND_HAL_MA_SI5_DEBUG_01_LOCKREF_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI5_DEBUG_01_LOCKREF_DEFAULT                     0x00000000
#define SAND_HAL_MA_SI5_DEBUG_01_INTLOOPBACKN_MASK                   0x00000008
#define SAND_HAL_MA_SI5_DEBUG_01_INTLOOPBACKN_SHIFT                  3
#define SAND_HAL_MA_SI5_DEBUG_01_INTLOOPBACKN_MSB                    3
#define SAND_HAL_MA_SI5_DEBUG_01_INTLOOPBACKN_LSB                    3
#define SAND_HAL_MA_SI5_DEBUG_01_INTLOOPBACKN_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI5_DEBUG_01_INTLOOPBACKN_DEFAULT                0x00000001
#define SAND_HAL_MA_SI5_DEBUG_01_ENSYNCDET_MASK                      0x00000004
#define SAND_HAL_MA_SI5_DEBUG_01_ENSYNCDET_SHIFT                     2
#define SAND_HAL_MA_SI5_DEBUG_01_ENSYNCDET_MSB                       2
#define SAND_HAL_MA_SI5_DEBUG_01_ENSYNCDET_LSB                       2
#define SAND_HAL_MA_SI5_DEBUG_01_ENSYNCDET_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI5_DEBUG_01_ENSYNCDET_DEFAULT                   0x00000000
#define SAND_HAL_MA_SI5_DEBUG_01_EMPH_MASK                           0x00000003
#define SAND_HAL_MA_SI5_DEBUG_01_EMPH_SHIFT                          0
#define SAND_HAL_MA_SI5_DEBUG_01_EMPH_MSB                            1
#define SAND_HAL_MA_SI5_DEBUG_01_EMPH_LSB                            0
#define SAND_HAL_MA_SI5_DEBUG_01_EMPH_TYPE                           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI5_DEBUG_01_EMPH_DEFAULT                        0x00000000

/* field level defines for Device: MA  Register: si6_debug_01 */
#define SAND_HAL_MA_SI6_DEBUG_01_WRAPBACKN_MASK                      0x80000000
#define SAND_HAL_MA_SI6_DEBUG_01_WRAPBACKN_SHIFT                     31
#define SAND_HAL_MA_SI6_DEBUG_01_WRAPBACKN_MSB                       31
#define SAND_HAL_MA_SI6_DEBUG_01_WRAPBACKN_LSB                       31
#define SAND_HAL_MA_SI6_DEBUG_01_WRAPBACKN_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI6_DEBUG_01_WRAPBACKN_DEFAULT                   0x00000001
#define SAND_HAL_MA_SI6_DEBUG_01_VTXLO_MASK                          0x70000000
#define SAND_HAL_MA_SI6_DEBUG_01_VTXLO_SHIFT                         28
#define SAND_HAL_MA_SI6_DEBUG_01_VTXLO_MSB                           30
#define SAND_HAL_MA_SI6_DEBUG_01_VTXLO_LSB                           28
#define SAND_HAL_MA_SI6_DEBUG_01_VTXLO_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI6_DEBUG_01_VTXLO_DEFAULT                       0x00000000
#define SAND_HAL_MA_SI6_DEBUG_01_TZ_MASK                             0x0c000000
#define SAND_HAL_MA_SI6_DEBUG_01_TZ_SHIFT                            26
#define SAND_HAL_MA_SI6_DEBUG_01_TZ_MSB                              27
#define SAND_HAL_MA_SI6_DEBUG_01_TZ_LSB                              26
#define SAND_HAL_MA_SI6_DEBUG_01_TZ_TYPE                             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI6_DEBUG_01_TZ_DEFAULT                          0x00000003
#define SAND_HAL_MA_SI6_DEBUG_01_TP_MASK                             0x03000000
#define SAND_HAL_MA_SI6_DEBUG_01_TP_SHIFT                            24
#define SAND_HAL_MA_SI6_DEBUG_01_TP_MSB                              25
#define SAND_HAL_MA_SI6_DEBUG_01_TP_LSB                              24
#define SAND_HAL_MA_SI6_DEBUG_01_TP_TYPE                             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI6_DEBUG_01_TP_DEFAULT                          0x00000000
#define SAND_HAL_MA_SI6_DEBUG_01_TERMT_MASK                          0x00c00000
#define SAND_HAL_MA_SI6_DEBUG_01_TERMT_SHIFT                         22
#define SAND_HAL_MA_SI6_DEBUG_01_TERMT_MSB                           23
#define SAND_HAL_MA_SI6_DEBUG_01_TERMT_LSB                           22
#define SAND_HAL_MA_SI6_DEBUG_01_TERMT_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI6_DEBUG_01_TERMT_DEFAULT                       0x00000002
#define SAND_HAL_MA_SI6_DEBUG_01_SELFTEST_MASK                       0x00380000
#define SAND_HAL_MA_SI6_DEBUG_01_SELFTEST_SHIFT                      19
#define SAND_HAL_MA_SI6_DEBUG_01_SELFTEST_MSB                        21
#define SAND_HAL_MA_SI6_DEBUG_01_SELFTEST_LSB                        19
#define SAND_HAL_MA_SI6_DEBUG_01_SELFTEST_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI6_DEBUG_01_SELFTEST_DEFAULT                    0x00000000
#define SAND_HAL_MA_SI6_DEBUG_01_RZ_MASK                             0x00060000
#define SAND_HAL_MA_SI6_DEBUG_01_RZ_SHIFT                            17
#define SAND_HAL_MA_SI6_DEBUG_01_RZ_MSB                              18
#define SAND_HAL_MA_SI6_DEBUG_01_RZ_LSB                              17
#define SAND_HAL_MA_SI6_DEBUG_01_RZ_TYPE                             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI6_DEBUG_01_RZ_DEFAULT                          0x00000003
#define SAND_HAL_MA_SI6_DEBUG_01_RP_MASK                             0x00018000
#define SAND_HAL_MA_SI6_DEBUG_01_RP_SHIFT                            15
#define SAND_HAL_MA_SI6_DEBUG_01_RP_MSB                              16
#define SAND_HAL_MA_SI6_DEBUG_01_RP_LSB                              15
#define SAND_HAL_MA_SI6_DEBUG_01_RP_TYPE                             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI6_DEBUG_01_RP_DEFAULT                          0x00000000
#define SAND_HAL_MA_SI6_DEBUG_01_REVLOOPBACKN_MASK                   0x00004000
#define SAND_HAL_MA_SI6_DEBUG_01_REVLOOPBACKN_SHIFT                  14
#define SAND_HAL_MA_SI6_DEBUG_01_REVLOOPBACKN_MSB                    14
#define SAND_HAL_MA_SI6_DEBUG_01_REVLOOPBACKN_LSB                    14
#define SAND_HAL_MA_SI6_DEBUG_01_REVLOOPBACKN_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI6_DEBUG_01_REVLOOPBACKN_DEFAULT                0x00000001
#define SAND_HAL_MA_SI6_DEBUG_01_RESET_MASK                          0x00002000
#define SAND_HAL_MA_SI6_DEBUG_01_RESET_SHIFT                         13
#define SAND_HAL_MA_SI6_DEBUG_01_RESET_MSB                           13
#define SAND_HAL_MA_SI6_DEBUG_01_RESET_LSB                           13
#define SAND_HAL_MA_SI6_DEBUG_01_RESET_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI6_DEBUG_01_RESET_DEFAULT                       0x00000001
#define SAND_HAL_MA_SI6_DEBUG_01_REF50C_MASK                         0x00001000
#define SAND_HAL_MA_SI6_DEBUG_01_REF50C_SHIFT                        12
#define SAND_HAL_MA_SI6_DEBUG_01_REF50C_MSB                          12
#define SAND_HAL_MA_SI6_DEBUG_01_REF50C_LSB                          12
#define SAND_HAL_MA_SI6_DEBUG_01_REF50C_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI6_DEBUG_01_REF50C_DEFAULT                      0x00000001
#define SAND_HAL_MA_SI6_DEBUG_01_RDWS_MASK                           0x00000800
#define SAND_HAL_MA_SI6_DEBUG_01_RDWS_SHIFT                          11
#define SAND_HAL_MA_SI6_DEBUG_01_RDWS_MSB                            11
#define SAND_HAL_MA_SI6_DEBUG_01_RDWS_LSB                            11
#define SAND_HAL_MA_SI6_DEBUG_01_RDWS_TYPE                           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI6_DEBUG_01_RDWS_DEFAULT                        0x00000001
#define SAND_HAL_MA_SI6_DEBUG_01_RBCRESET_MASK                       0x00000400
#define SAND_HAL_MA_SI6_DEBUG_01_RBCRESET_SHIFT                      10
#define SAND_HAL_MA_SI6_DEBUG_01_RBCRESET_MSB                        10
#define SAND_HAL_MA_SI6_DEBUG_01_RBCRESET_LSB                        10
#define SAND_HAL_MA_SI6_DEBUG_01_RBCRESET_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI6_DEBUG_01_RBCRESET_DEFAULT                    0x00000001
#define SAND_HAL_MA_SI6_DEBUG_01_PDRX_MASK                           0x00000100
#define SAND_HAL_MA_SI6_DEBUG_01_PDRX_SHIFT                          8
#define SAND_HAL_MA_SI6_DEBUG_01_PDRX_MSB                            8
#define SAND_HAL_MA_SI6_DEBUG_01_PDRX_LSB                            8
#define SAND_HAL_MA_SI6_DEBUG_01_PDRX_TYPE                           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI6_DEBUG_01_PDRX_DEFAULT                        0x00000000
#define SAND_HAL_MA_SI6_DEBUG_01_PDOWNT_MASK                         0x00000080
#define SAND_HAL_MA_SI6_DEBUG_01_PDOWNT_SHIFT                        7
#define SAND_HAL_MA_SI6_DEBUG_01_PDOWNT_MSB                          7
#define SAND_HAL_MA_SI6_DEBUG_01_PDOWNT_LSB                          7
#define SAND_HAL_MA_SI6_DEBUG_01_PDOWNT_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI6_DEBUG_01_PDOWNT_DEFAULT                      0x00000000
#define SAND_HAL_MA_SI6_DEBUG_01_PDOWNR_MASK                         0x00000040
#define SAND_HAL_MA_SI6_DEBUG_01_PDOWNR_SHIFT                        6
#define SAND_HAL_MA_SI6_DEBUG_01_PDOWNR_MSB                          6
#define SAND_HAL_MA_SI6_DEBUG_01_PDOWNR_LSB                          6
#define SAND_HAL_MA_SI6_DEBUG_01_PDOWNR_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI6_DEBUG_01_PDOWNR_DEFAULT                      0x00000000
#define SAND_HAL_MA_SI6_DEBUG_01_PADLOOPBACKN_MASK                   0x00000020
#define SAND_HAL_MA_SI6_DEBUG_01_PADLOOPBACKN_SHIFT                  5
#define SAND_HAL_MA_SI6_DEBUG_01_PADLOOPBACKN_MSB                    5
#define SAND_HAL_MA_SI6_DEBUG_01_PADLOOPBACKN_LSB                    5
#define SAND_HAL_MA_SI6_DEBUG_01_PADLOOPBACKN_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI6_DEBUG_01_PADLOOPBACKN_DEFAULT                0x00000001
#define SAND_HAL_MA_SI6_DEBUG_01_LOCKREF_MASK                        0x00000010
#define SAND_HAL_MA_SI6_DEBUG_01_LOCKREF_SHIFT                       4
#define SAND_HAL_MA_SI6_DEBUG_01_LOCKREF_MSB                         4
#define SAND_HAL_MA_SI6_DEBUG_01_LOCKREF_LSB                         4
#define SAND_HAL_MA_SI6_DEBUG_01_LOCKREF_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI6_DEBUG_01_LOCKREF_DEFAULT                     0x00000000
#define SAND_HAL_MA_SI6_DEBUG_01_INTLOOPBACKN_MASK                   0x00000008
#define SAND_HAL_MA_SI6_DEBUG_01_INTLOOPBACKN_SHIFT                  3
#define SAND_HAL_MA_SI6_DEBUG_01_INTLOOPBACKN_MSB                    3
#define SAND_HAL_MA_SI6_DEBUG_01_INTLOOPBACKN_LSB                    3
#define SAND_HAL_MA_SI6_DEBUG_01_INTLOOPBACKN_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI6_DEBUG_01_INTLOOPBACKN_DEFAULT                0x00000001
#define SAND_HAL_MA_SI6_DEBUG_01_ENSYNCDET_MASK                      0x00000004
#define SAND_HAL_MA_SI6_DEBUG_01_ENSYNCDET_SHIFT                     2
#define SAND_HAL_MA_SI6_DEBUG_01_ENSYNCDET_MSB                       2
#define SAND_HAL_MA_SI6_DEBUG_01_ENSYNCDET_LSB                       2
#define SAND_HAL_MA_SI6_DEBUG_01_ENSYNCDET_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI6_DEBUG_01_ENSYNCDET_DEFAULT                   0x00000000
#define SAND_HAL_MA_SI6_DEBUG_01_EMPH_MASK                           0x00000003
#define SAND_HAL_MA_SI6_DEBUG_01_EMPH_SHIFT                          0
#define SAND_HAL_MA_SI6_DEBUG_01_EMPH_MSB                            1
#define SAND_HAL_MA_SI6_DEBUG_01_EMPH_LSB                            0
#define SAND_HAL_MA_SI6_DEBUG_01_EMPH_TYPE                           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI6_DEBUG_01_EMPH_DEFAULT                        0x00000000

/* field level defines for Device: MA  Register: si7_debug_01 */
#define SAND_HAL_MA_SI7_DEBUG_01_WRAPBACKN_MASK                      0x80000000
#define SAND_HAL_MA_SI7_DEBUG_01_WRAPBACKN_SHIFT                     31
#define SAND_HAL_MA_SI7_DEBUG_01_WRAPBACKN_MSB                       31
#define SAND_HAL_MA_SI7_DEBUG_01_WRAPBACKN_LSB                       31
#define SAND_HAL_MA_SI7_DEBUG_01_WRAPBACKN_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI7_DEBUG_01_WRAPBACKN_DEFAULT                   0x00000001
#define SAND_HAL_MA_SI7_DEBUG_01_VTXLO_MASK                          0x70000000
#define SAND_HAL_MA_SI7_DEBUG_01_VTXLO_SHIFT                         28
#define SAND_HAL_MA_SI7_DEBUG_01_VTXLO_MSB                           30
#define SAND_HAL_MA_SI7_DEBUG_01_VTXLO_LSB                           28
#define SAND_HAL_MA_SI7_DEBUG_01_VTXLO_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI7_DEBUG_01_VTXLO_DEFAULT                       0x00000000
#define SAND_HAL_MA_SI7_DEBUG_01_TZ_MASK                             0x0c000000
#define SAND_HAL_MA_SI7_DEBUG_01_TZ_SHIFT                            26
#define SAND_HAL_MA_SI7_DEBUG_01_TZ_MSB                              27
#define SAND_HAL_MA_SI7_DEBUG_01_TZ_LSB                              26
#define SAND_HAL_MA_SI7_DEBUG_01_TZ_TYPE                             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI7_DEBUG_01_TZ_DEFAULT                          0x00000003
#define SAND_HAL_MA_SI7_DEBUG_01_TP_MASK                             0x03000000
#define SAND_HAL_MA_SI7_DEBUG_01_TP_SHIFT                            24
#define SAND_HAL_MA_SI7_DEBUG_01_TP_MSB                              25
#define SAND_HAL_MA_SI7_DEBUG_01_TP_LSB                              24
#define SAND_HAL_MA_SI7_DEBUG_01_TP_TYPE                             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI7_DEBUG_01_TP_DEFAULT                          0x00000000
#define SAND_HAL_MA_SI7_DEBUG_01_TERMT_MASK                          0x00c00000
#define SAND_HAL_MA_SI7_DEBUG_01_TERMT_SHIFT                         22
#define SAND_HAL_MA_SI7_DEBUG_01_TERMT_MSB                           23
#define SAND_HAL_MA_SI7_DEBUG_01_TERMT_LSB                           22
#define SAND_HAL_MA_SI7_DEBUG_01_TERMT_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI7_DEBUG_01_TERMT_DEFAULT                       0x00000002
#define SAND_HAL_MA_SI7_DEBUG_01_SELFTEST_MASK                       0x00380000
#define SAND_HAL_MA_SI7_DEBUG_01_SELFTEST_SHIFT                      19
#define SAND_HAL_MA_SI7_DEBUG_01_SELFTEST_MSB                        21
#define SAND_HAL_MA_SI7_DEBUG_01_SELFTEST_LSB                        19
#define SAND_HAL_MA_SI7_DEBUG_01_SELFTEST_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI7_DEBUG_01_SELFTEST_DEFAULT                    0x00000000
#define SAND_HAL_MA_SI7_DEBUG_01_RZ_MASK                             0x00060000
#define SAND_HAL_MA_SI7_DEBUG_01_RZ_SHIFT                            17
#define SAND_HAL_MA_SI7_DEBUG_01_RZ_MSB                              18
#define SAND_HAL_MA_SI7_DEBUG_01_RZ_LSB                              17
#define SAND_HAL_MA_SI7_DEBUG_01_RZ_TYPE                             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI7_DEBUG_01_RZ_DEFAULT                          0x00000003
#define SAND_HAL_MA_SI7_DEBUG_01_RP_MASK                             0x00018000
#define SAND_HAL_MA_SI7_DEBUG_01_RP_SHIFT                            15
#define SAND_HAL_MA_SI7_DEBUG_01_RP_MSB                              16
#define SAND_HAL_MA_SI7_DEBUG_01_RP_LSB                              15
#define SAND_HAL_MA_SI7_DEBUG_01_RP_TYPE                             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI7_DEBUG_01_RP_DEFAULT                          0x00000000
#define SAND_HAL_MA_SI7_DEBUG_01_REVLOOPBACKN_MASK                   0x00004000
#define SAND_HAL_MA_SI7_DEBUG_01_REVLOOPBACKN_SHIFT                  14
#define SAND_HAL_MA_SI7_DEBUG_01_REVLOOPBACKN_MSB                    14
#define SAND_HAL_MA_SI7_DEBUG_01_REVLOOPBACKN_LSB                    14
#define SAND_HAL_MA_SI7_DEBUG_01_REVLOOPBACKN_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI7_DEBUG_01_REVLOOPBACKN_DEFAULT                0x00000001
#define SAND_HAL_MA_SI7_DEBUG_01_RESET_MASK                          0x00002000
#define SAND_HAL_MA_SI7_DEBUG_01_RESET_SHIFT                         13
#define SAND_HAL_MA_SI7_DEBUG_01_RESET_MSB                           13
#define SAND_HAL_MA_SI7_DEBUG_01_RESET_LSB                           13
#define SAND_HAL_MA_SI7_DEBUG_01_RESET_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI7_DEBUG_01_RESET_DEFAULT                       0x00000001
#define SAND_HAL_MA_SI7_DEBUG_01_REF50C_MASK                         0x00001000
#define SAND_HAL_MA_SI7_DEBUG_01_REF50C_SHIFT                        12
#define SAND_HAL_MA_SI7_DEBUG_01_REF50C_MSB                          12
#define SAND_HAL_MA_SI7_DEBUG_01_REF50C_LSB                          12
#define SAND_HAL_MA_SI7_DEBUG_01_REF50C_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI7_DEBUG_01_REF50C_DEFAULT                      0x00000001
#define SAND_HAL_MA_SI7_DEBUG_01_RDWS_MASK                           0x00000800
#define SAND_HAL_MA_SI7_DEBUG_01_RDWS_SHIFT                          11
#define SAND_HAL_MA_SI7_DEBUG_01_RDWS_MSB                            11
#define SAND_HAL_MA_SI7_DEBUG_01_RDWS_LSB                            11
#define SAND_HAL_MA_SI7_DEBUG_01_RDWS_TYPE                           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI7_DEBUG_01_RDWS_DEFAULT                        0x00000001
#define SAND_HAL_MA_SI7_DEBUG_01_RBCRESET_MASK                       0x00000400
#define SAND_HAL_MA_SI7_DEBUG_01_RBCRESET_SHIFT                      10
#define SAND_HAL_MA_SI7_DEBUG_01_RBCRESET_MSB                        10
#define SAND_HAL_MA_SI7_DEBUG_01_RBCRESET_LSB                        10
#define SAND_HAL_MA_SI7_DEBUG_01_RBCRESET_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI7_DEBUG_01_RBCRESET_DEFAULT                    0x00000001
#define SAND_HAL_MA_SI7_DEBUG_01_PDRX_MASK                           0x00000100
#define SAND_HAL_MA_SI7_DEBUG_01_PDRX_SHIFT                          8
#define SAND_HAL_MA_SI7_DEBUG_01_PDRX_MSB                            8
#define SAND_HAL_MA_SI7_DEBUG_01_PDRX_LSB                            8
#define SAND_HAL_MA_SI7_DEBUG_01_PDRX_TYPE                           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI7_DEBUG_01_PDRX_DEFAULT                        0x00000000
#define SAND_HAL_MA_SI7_DEBUG_01_PDOWNT_MASK                         0x00000080
#define SAND_HAL_MA_SI7_DEBUG_01_PDOWNT_SHIFT                        7
#define SAND_HAL_MA_SI7_DEBUG_01_PDOWNT_MSB                          7
#define SAND_HAL_MA_SI7_DEBUG_01_PDOWNT_LSB                          7
#define SAND_HAL_MA_SI7_DEBUG_01_PDOWNT_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI7_DEBUG_01_PDOWNT_DEFAULT                      0x00000000
#define SAND_HAL_MA_SI7_DEBUG_01_PDOWNR_MASK                         0x00000040
#define SAND_HAL_MA_SI7_DEBUG_01_PDOWNR_SHIFT                        6
#define SAND_HAL_MA_SI7_DEBUG_01_PDOWNR_MSB                          6
#define SAND_HAL_MA_SI7_DEBUG_01_PDOWNR_LSB                          6
#define SAND_HAL_MA_SI7_DEBUG_01_PDOWNR_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI7_DEBUG_01_PDOWNR_DEFAULT                      0x00000000
#define SAND_HAL_MA_SI7_DEBUG_01_PADLOOPBACKN_MASK                   0x00000020
#define SAND_HAL_MA_SI7_DEBUG_01_PADLOOPBACKN_SHIFT                  5
#define SAND_HAL_MA_SI7_DEBUG_01_PADLOOPBACKN_MSB                    5
#define SAND_HAL_MA_SI7_DEBUG_01_PADLOOPBACKN_LSB                    5
#define SAND_HAL_MA_SI7_DEBUG_01_PADLOOPBACKN_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI7_DEBUG_01_PADLOOPBACKN_DEFAULT                0x00000001
#define SAND_HAL_MA_SI7_DEBUG_01_LOCKREF_MASK                        0x00000010
#define SAND_HAL_MA_SI7_DEBUG_01_LOCKREF_SHIFT                       4
#define SAND_HAL_MA_SI7_DEBUG_01_LOCKREF_MSB                         4
#define SAND_HAL_MA_SI7_DEBUG_01_LOCKREF_LSB                         4
#define SAND_HAL_MA_SI7_DEBUG_01_LOCKREF_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI7_DEBUG_01_LOCKREF_DEFAULT                     0x00000000
#define SAND_HAL_MA_SI7_DEBUG_01_INTLOOPBACKN_MASK                   0x00000008
#define SAND_HAL_MA_SI7_DEBUG_01_INTLOOPBACKN_SHIFT                  3
#define SAND_HAL_MA_SI7_DEBUG_01_INTLOOPBACKN_MSB                    3
#define SAND_HAL_MA_SI7_DEBUG_01_INTLOOPBACKN_LSB                    3
#define SAND_HAL_MA_SI7_DEBUG_01_INTLOOPBACKN_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI7_DEBUG_01_INTLOOPBACKN_DEFAULT                0x00000001
#define SAND_HAL_MA_SI7_DEBUG_01_ENSYNCDET_MASK                      0x00000004
#define SAND_HAL_MA_SI7_DEBUG_01_ENSYNCDET_SHIFT                     2
#define SAND_HAL_MA_SI7_DEBUG_01_ENSYNCDET_MSB                       2
#define SAND_HAL_MA_SI7_DEBUG_01_ENSYNCDET_LSB                       2
#define SAND_HAL_MA_SI7_DEBUG_01_ENSYNCDET_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI7_DEBUG_01_ENSYNCDET_DEFAULT                   0x00000000
#define SAND_HAL_MA_SI7_DEBUG_01_EMPH_MASK                           0x00000003
#define SAND_HAL_MA_SI7_DEBUG_01_EMPH_SHIFT                          0
#define SAND_HAL_MA_SI7_DEBUG_01_EMPH_MSB                            1
#define SAND_HAL_MA_SI7_DEBUG_01_EMPH_LSB                            0
#define SAND_HAL_MA_SI7_DEBUG_01_EMPH_TYPE                           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI7_DEBUG_01_EMPH_DEFAULT                        0x00000000

/* field level defines for Device: MA  Register: si8_debug_01 */
#define SAND_HAL_MA_SI8_DEBUG_01_WRAPBACKN_MASK                      0x80000000
#define SAND_HAL_MA_SI8_DEBUG_01_WRAPBACKN_SHIFT                     31
#define SAND_HAL_MA_SI8_DEBUG_01_WRAPBACKN_MSB                       31
#define SAND_HAL_MA_SI8_DEBUG_01_WRAPBACKN_LSB                       31
#define SAND_HAL_MA_SI8_DEBUG_01_WRAPBACKN_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI8_DEBUG_01_WRAPBACKN_DEFAULT                   0x00000001
#define SAND_HAL_MA_SI8_DEBUG_01_VTXLO_MASK                          0x70000000
#define SAND_HAL_MA_SI8_DEBUG_01_VTXLO_SHIFT                         28
#define SAND_HAL_MA_SI8_DEBUG_01_VTXLO_MSB                           30
#define SAND_HAL_MA_SI8_DEBUG_01_VTXLO_LSB                           28
#define SAND_HAL_MA_SI8_DEBUG_01_VTXLO_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI8_DEBUG_01_VTXLO_DEFAULT                       0x00000000
#define SAND_HAL_MA_SI8_DEBUG_01_TZ_MASK                             0x0c000000
#define SAND_HAL_MA_SI8_DEBUG_01_TZ_SHIFT                            26
#define SAND_HAL_MA_SI8_DEBUG_01_TZ_MSB                              27
#define SAND_HAL_MA_SI8_DEBUG_01_TZ_LSB                              26
#define SAND_HAL_MA_SI8_DEBUG_01_TZ_TYPE                             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI8_DEBUG_01_TZ_DEFAULT                          0x00000003
#define SAND_HAL_MA_SI8_DEBUG_01_TP_MASK                             0x03000000
#define SAND_HAL_MA_SI8_DEBUG_01_TP_SHIFT                            24
#define SAND_HAL_MA_SI8_DEBUG_01_TP_MSB                              25
#define SAND_HAL_MA_SI8_DEBUG_01_TP_LSB                              24
#define SAND_HAL_MA_SI8_DEBUG_01_TP_TYPE                             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI8_DEBUG_01_TP_DEFAULT                          0x00000000
#define SAND_HAL_MA_SI8_DEBUG_01_TERMT_MASK                          0x00c00000
#define SAND_HAL_MA_SI8_DEBUG_01_TERMT_SHIFT                         22
#define SAND_HAL_MA_SI8_DEBUG_01_TERMT_MSB                           23
#define SAND_HAL_MA_SI8_DEBUG_01_TERMT_LSB                           22
#define SAND_HAL_MA_SI8_DEBUG_01_TERMT_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI8_DEBUG_01_TERMT_DEFAULT                       0x00000002
#define SAND_HAL_MA_SI8_DEBUG_01_SELFTEST_MASK                       0x00380000
#define SAND_HAL_MA_SI8_DEBUG_01_SELFTEST_SHIFT                      19
#define SAND_HAL_MA_SI8_DEBUG_01_SELFTEST_MSB                        21
#define SAND_HAL_MA_SI8_DEBUG_01_SELFTEST_LSB                        19
#define SAND_HAL_MA_SI8_DEBUG_01_SELFTEST_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI8_DEBUG_01_SELFTEST_DEFAULT                    0x00000000
#define SAND_HAL_MA_SI8_DEBUG_01_RZ_MASK                             0x00060000
#define SAND_HAL_MA_SI8_DEBUG_01_RZ_SHIFT                            17
#define SAND_HAL_MA_SI8_DEBUG_01_RZ_MSB                              18
#define SAND_HAL_MA_SI8_DEBUG_01_RZ_LSB                              17
#define SAND_HAL_MA_SI8_DEBUG_01_RZ_TYPE                             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI8_DEBUG_01_RZ_DEFAULT                          0x00000003
#define SAND_HAL_MA_SI8_DEBUG_01_RP_MASK                             0x00018000
#define SAND_HAL_MA_SI8_DEBUG_01_RP_SHIFT                            15
#define SAND_HAL_MA_SI8_DEBUG_01_RP_MSB                              16
#define SAND_HAL_MA_SI8_DEBUG_01_RP_LSB                              15
#define SAND_HAL_MA_SI8_DEBUG_01_RP_TYPE                             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI8_DEBUG_01_RP_DEFAULT                          0x00000000
#define SAND_HAL_MA_SI8_DEBUG_01_REVLOOPBACKN_MASK                   0x00004000
#define SAND_HAL_MA_SI8_DEBUG_01_REVLOOPBACKN_SHIFT                  14
#define SAND_HAL_MA_SI8_DEBUG_01_REVLOOPBACKN_MSB                    14
#define SAND_HAL_MA_SI8_DEBUG_01_REVLOOPBACKN_LSB                    14
#define SAND_HAL_MA_SI8_DEBUG_01_REVLOOPBACKN_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI8_DEBUG_01_REVLOOPBACKN_DEFAULT                0x00000001
#define SAND_HAL_MA_SI8_DEBUG_01_RESET_MASK                          0x00002000
#define SAND_HAL_MA_SI8_DEBUG_01_RESET_SHIFT                         13
#define SAND_HAL_MA_SI8_DEBUG_01_RESET_MSB                           13
#define SAND_HAL_MA_SI8_DEBUG_01_RESET_LSB                           13
#define SAND_HAL_MA_SI8_DEBUG_01_RESET_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI8_DEBUG_01_RESET_DEFAULT                       0x00000001
#define SAND_HAL_MA_SI8_DEBUG_01_REF50C_MASK                         0x00001000
#define SAND_HAL_MA_SI8_DEBUG_01_REF50C_SHIFT                        12
#define SAND_HAL_MA_SI8_DEBUG_01_REF50C_MSB                          12
#define SAND_HAL_MA_SI8_DEBUG_01_REF50C_LSB                          12
#define SAND_HAL_MA_SI8_DEBUG_01_REF50C_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI8_DEBUG_01_REF50C_DEFAULT                      0x00000001
#define SAND_HAL_MA_SI8_DEBUG_01_RDWS_MASK                           0x00000800
#define SAND_HAL_MA_SI8_DEBUG_01_RDWS_SHIFT                          11
#define SAND_HAL_MA_SI8_DEBUG_01_RDWS_MSB                            11
#define SAND_HAL_MA_SI8_DEBUG_01_RDWS_LSB                            11
#define SAND_HAL_MA_SI8_DEBUG_01_RDWS_TYPE                           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI8_DEBUG_01_RDWS_DEFAULT                        0x00000001
#define SAND_HAL_MA_SI8_DEBUG_01_RBCRESET_MASK                       0x00000400
#define SAND_HAL_MA_SI8_DEBUG_01_RBCRESET_SHIFT                      10
#define SAND_HAL_MA_SI8_DEBUG_01_RBCRESET_MSB                        10
#define SAND_HAL_MA_SI8_DEBUG_01_RBCRESET_LSB                        10
#define SAND_HAL_MA_SI8_DEBUG_01_RBCRESET_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI8_DEBUG_01_RBCRESET_DEFAULT                    0x00000001
#define SAND_HAL_MA_SI8_DEBUG_01_PDRX_MASK                           0x00000100
#define SAND_HAL_MA_SI8_DEBUG_01_PDRX_SHIFT                          8
#define SAND_HAL_MA_SI8_DEBUG_01_PDRX_MSB                            8
#define SAND_HAL_MA_SI8_DEBUG_01_PDRX_LSB                            8
#define SAND_HAL_MA_SI8_DEBUG_01_PDRX_TYPE                           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI8_DEBUG_01_PDRX_DEFAULT                        0x00000000
#define SAND_HAL_MA_SI8_DEBUG_01_PDOWNT_MASK                         0x00000080
#define SAND_HAL_MA_SI8_DEBUG_01_PDOWNT_SHIFT                        7
#define SAND_HAL_MA_SI8_DEBUG_01_PDOWNT_MSB                          7
#define SAND_HAL_MA_SI8_DEBUG_01_PDOWNT_LSB                          7
#define SAND_HAL_MA_SI8_DEBUG_01_PDOWNT_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI8_DEBUG_01_PDOWNT_DEFAULT                      0x00000000
#define SAND_HAL_MA_SI8_DEBUG_01_PDOWNR_MASK                         0x00000040
#define SAND_HAL_MA_SI8_DEBUG_01_PDOWNR_SHIFT                        6
#define SAND_HAL_MA_SI8_DEBUG_01_PDOWNR_MSB                          6
#define SAND_HAL_MA_SI8_DEBUG_01_PDOWNR_LSB                          6
#define SAND_HAL_MA_SI8_DEBUG_01_PDOWNR_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI8_DEBUG_01_PDOWNR_DEFAULT                      0x00000000
#define SAND_HAL_MA_SI8_DEBUG_01_PADLOOPBACKN_MASK                   0x00000020
#define SAND_HAL_MA_SI8_DEBUG_01_PADLOOPBACKN_SHIFT                  5
#define SAND_HAL_MA_SI8_DEBUG_01_PADLOOPBACKN_MSB                    5
#define SAND_HAL_MA_SI8_DEBUG_01_PADLOOPBACKN_LSB                    5
#define SAND_HAL_MA_SI8_DEBUG_01_PADLOOPBACKN_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI8_DEBUG_01_PADLOOPBACKN_DEFAULT                0x00000001
#define SAND_HAL_MA_SI8_DEBUG_01_LOCKREF_MASK                        0x00000010
#define SAND_HAL_MA_SI8_DEBUG_01_LOCKREF_SHIFT                       4
#define SAND_HAL_MA_SI8_DEBUG_01_LOCKREF_MSB                         4
#define SAND_HAL_MA_SI8_DEBUG_01_LOCKREF_LSB                         4
#define SAND_HAL_MA_SI8_DEBUG_01_LOCKREF_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI8_DEBUG_01_LOCKREF_DEFAULT                     0x00000000
#define SAND_HAL_MA_SI8_DEBUG_01_INTLOOPBACKN_MASK                   0x00000008
#define SAND_HAL_MA_SI8_DEBUG_01_INTLOOPBACKN_SHIFT                  3
#define SAND_HAL_MA_SI8_DEBUG_01_INTLOOPBACKN_MSB                    3
#define SAND_HAL_MA_SI8_DEBUG_01_INTLOOPBACKN_LSB                    3
#define SAND_HAL_MA_SI8_DEBUG_01_INTLOOPBACKN_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI8_DEBUG_01_INTLOOPBACKN_DEFAULT                0x00000001
#define SAND_HAL_MA_SI8_DEBUG_01_ENSYNCDET_MASK                      0x00000004
#define SAND_HAL_MA_SI8_DEBUG_01_ENSYNCDET_SHIFT                     2
#define SAND_HAL_MA_SI8_DEBUG_01_ENSYNCDET_MSB                       2
#define SAND_HAL_MA_SI8_DEBUG_01_ENSYNCDET_LSB                       2
#define SAND_HAL_MA_SI8_DEBUG_01_ENSYNCDET_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI8_DEBUG_01_ENSYNCDET_DEFAULT                   0x00000000
#define SAND_HAL_MA_SI8_DEBUG_01_EMPH_MASK                           0x00000003
#define SAND_HAL_MA_SI8_DEBUG_01_EMPH_SHIFT                          0
#define SAND_HAL_MA_SI8_DEBUG_01_EMPH_MSB                            1
#define SAND_HAL_MA_SI8_DEBUG_01_EMPH_LSB                            0
#define SAND_HAL_MA_SI8_DEBUG_01_EMPH_TYPE                           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI8_DEBUG_01_EMPH_DEFAULT                        0x00000000

/* field level defines for Device: MA  Register: si9_debug_01 */
#define SAND_HAL_MA_SI9_DEBUG_01_WRAPBACKN_MASK                      0x80000000
#define SAND_HAL_MA_SI9_DEBUG_01_WRAPBACKN_SHIFT                     31
#define SAND_HAL_MA_SI9_DEBUG_01_WRAPBACKN_MSB                       31
#define SAND_HAL_MA_SI9_DEBUG_01_WRAPBACKN_LSB                       31
#define SAND_HAL_MA_SI9_DEBUG_01_WRAPBACKN_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI9_DEBUG_01_WRAPBACKN_DEFAULT                   0x00000001
#define SAND_HAL_MA_SI9_DEBUG_01_VTXLO_MASK                          0x70000000
#define SAND_HAL_MA_SI9_DEBUG_01_VTXLO_SHIFT                         28
#define SAND_HAL_MA_SI9_DEBUG_01_VTXLO_MSB                           30
#define SAND_HAL_MA_SI9_DEBUG_01_VTXLO_LSB                           28
#define SAND_HAL_MA_SI9_DEBUG_01_VTXLO_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI9_DEBUG_01_VTXLO_DEFAULT                       0x00000000
#define SAND_HAL_MA_SI9_DEBUG_01_TZ_MASK                             0x0c000000
#define SAND_HAL_MA_SI9_DEBUG_01_TZ_SHIFT                            26
#define SAND_HAL_MA_SI9_DEBUG_01_TZ_MSB                              27
#define SAND_HAL_MA_SI9_DEBUG_01_TZ_LSB                              26
#define SAND_HAL_MA_SI9_DEBUG_01_TZ_TYPE                             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI9_DEBUG_01_TZ_DEFAULT                          0x00000003
#define SAND_HAL_MA_SI9_DEBUG_01_TP_MASK                             0x03000000
#define SAND_HAL_MA_SI9_DEBUG_01_TP_SHIFT                            24
#define SAND_HAL_MA_SI9_DEBUG_01_TP_MSB                              25
#define SAND_HAL_MA_SI9_DEBUG_01_TP_LSB                              24
#define SAND_HAL_MA_SI9_DEBUG_01_TP_TYPE                             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI9_DEBUG_01_TP_DEFAULT                          0x00000000
#define SAND_HAL_MA_SI9_DEBUG_01_TERMT_MASK                          0x00c00000
#define SAND_HAL_MA_SI9_DEBUG_01_TERMT_SHIFT                         22
#define SAND_HAL_MA_SI9_DEBUG_01_TERMT_MSB                           23
#define SAND_HAL_MA_SI9_DEBUG_01_TERMT_LSB                           22
#define SAND_HAL_MA_SI9_DEBUG_01_TERMT_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI9_DEBUG_01_TERMT_DEFAULT                       0x00000002
#define SAND_HAL_MA_SI9_DEBUG_01_SELFTEST_MASK                       0x00380000
#define SAND_HAL_MA_SI9_DEBUG_01_SELFTEST_SHIFT                      19
#define SAND_HAL_MA_SI9_DEBUG_01_SELFTEST_MSB                        21
#define SAND_HAL_MA_SI9_DEBUG_01_SELFTEST_LSB                        19
#define SAND_HAL_MA_SI9_DEBUG_01_SELFTEST_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI9_DEBUG_01_SELFTEST_DEFAULT                    0x00000000
#define SAND_HAL_MA_SI9_DEBUG_01_RZ_MASK                             0x00060000
#define SAND_HAL_MA_SI9_DEBUG_01_RZ_SHIFT                            17
#define SAND_HAL_MA_SI9_DEBUG_01_RZ_MSB                              18
#define SAND_HAL_MA_SI9_DEBUG_01_RZ_LSB                              17
#define SAND_HAL_MA_SI9_DEBUG_01_RZ_TYPE                             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI9_DEBUG_01_RZ_DEFAULT                          0x00000003
#define SAND_HAL_MA_SI9_DEBUG_01_RP_MASK                             0x00018000
#define SAND_HAL_MA_SI9_DEBUG_01_RP_SHIFT                            15
#define SAND_HAL_MA_SI9_DEBUG_01_RP_MSB                              16
#define SAND_HAL_MA_SI9_DEBUG_01_RP_LSB                              15
#define SAND_HAL_MA_SI9_DEBUG_01_RP_TYPE                             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI9_DEBUG_01_RP_DEFAULT                          0x00000000
#define SAND_HAL_MA_SI9_DEBUG_01_REVLOOPBACKN_MASK                   0x00004000
#define SAND_HAL_MA_SI9_DEBUG_01_REVLOOPBACKN_SHIFT                  14
#define SAND_HAL_MA_SI9_DEBUG_01_REVLOOPBACKN_MSB                    14
#define SAND_HAL_MA_SI9_DEBUG_01_REVLOOPBACKN_LSB                    14
#define SAND_HAL_MA_SI9_DEBUG_01_REVLOOPBACKN_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI9_DEBUG_01_REVLOOPBACKN_DEFAULT                0x00000001
#define SAND_HAL_MA_SI9_DEBUG_01_RESET_MASK                          0x00002000
#define SAND_HAL_MA_SI9_DEBUG_01_RESET_SHIFT                         13
#define SAND_HAL_MA_SI9_DEBUG_01_RESET_MSB                           13
#define SAND_HAL_MA_SI9_DEBUG_01_RESET_LSB                           13
#define SAND_HAL_MA_SI9_DEBUG_01_RESET_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI9_DEBUG_01_RESET_DEFAULT                       0x00000001
#define SAND_HAL_MA_SI9_DEBUG_01_REF50C_MASK                         0x00001000
#define SAND_HAL_MA_SI9_DEBUG_01_REF50C_SHIFT                        12
#define SAND_HAL_MA_SI9_DEBUG_01_REF50C_MSB                          12
#define SAND_HAL_MA_SI9_DEBUG_01_REF50C_LSB                          12
#define SAND_HAL_MA_SI9_DEBUG_01_REF50C_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI9_DEBUG_01_REF50C_DEFAULT                      0x00000001
#define SAND_HAL_MA_SI9_DEBUG_01_RDWS_MASK                           0x00000800
#define SAND_HAL_MA_SI9_DEBUG_01_RDWS_SHIFT                          11
#define SAND_HAL_MA_SI9_DEBUG_01_RDWS_MSB                            11
#define SAND_HAL_MA_SI9_DEBUG_01_RDWS_LSB                            11
#define SAND_HAL_MA_SI9_DEBUG_01_RDWS_TYPE                           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI9_DEBUG_01_RDWS_DEFAULT                        0x00000001
#define SAND_HAL_MA_SI9_DEBUG_01_RBCRESET_MASK                       0x00000400
#define SAND_HAL_MA_SI9_DEBUG_01_RBCRESET_SHIFT                      10
#define SAND_HAL_MA_SI9_DEBUG_01_RBCRESET_MSB                        10
#define SAND_HAL_MA_SI9_DEBUG_01_RBCRESET_LSB                        10
#define SAND_HAL_MA_SI9_DEBUG_01_RBCRESET_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI9_DEBUG_01_RBCRESET_DEFAULT                    0x00000001
#define SAND_HAL_MA_SI9_DEBUG_01_PDRX_MASK                           0x00000100
#define SAND_HAL_MA_SI9_DEBUG_01_PDRX_SHIFT                          8
#define SAND_HAL_MA_SI9_DEBUG_01_PDRX_MSB                            8
#define SAND_HAL_MA_SI9_DEBUG_01_PDRX_LSB                            8
#define SAND_HAL_MA_SI9_DEBUG_01_PDRX_TYPE                           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI9_DEBUG_01_PDRX_DEFAULT                        0x00000000
#define SAND_HAL_MA_SI9_DEBUG_01_PDOWNT_MASK                         0x00000080
#define SAND_HAL_MA_SI9_DEBUG_01_PDOWNT_SHIFT                        7
#define SAND_HAL_MA_SI9_DEBUG_01_PDOWNT_MSB                          7
#define SAND_HAL_MA_SI9_DEBUG_01_PDOWNT_LSB                          7
#define SAND_HAL_MA_SI9_DEBUG_01_PDOWNT_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI9_DEBUG_01_PDOWNT_DEFAULT                      0x00000000
#define SAND_HAL_MA_SI9_DEBUG_01_PDOWNR_MASK                         0x00000040
#define SAND_HAL_MA_SI9_DEBUG_01_PDOWNR_SHIFT                        6
#define SAND_HAL_MA_SI9_DEBUG_01_PDOWNR_MSB                          6
#define SAND_HAL_MA_SI9_DEBUG_01_PDOWNR_LSB                          6
#define SAND_HAL_MA_SI9_DEBUG_01_PDOWNR_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI9_DEBUG_01_PDOWNR_DEFAULT                      0x00000000
#define SAND_HAL_MA_SI9_DEBUG_01_PADLOOPBACKN_MASK                   0x00000020
#define SAND_HAL_MA_SI9_DEBUG_01_PADLOOPBACKN_SHIFT                  5
#define SAND_HAL_MA_SI9_DEBUG_01_PADLOOPBACKN_MSB                    5
#define SAND_HAL_MA_SI9_DEBUG_01_PADLOOPBACKN_LSB                    5
#define SAND_HAL_MA_SI9_DEBUG_01_PADLOOPBACKN_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI9_DEBUG_01_PADLOOPBACKN_DEFAULT                0x00000001
#define SAND_HAL_MA_SI9_DEBUG_01_LOCKREF_MASK                        0x00000010
#define SAND_HAL_MA_SI9_DEBUG_01_LOCKREF_SHIFT                       4
#define SAND_HAL_MA_SI9_DEBUG_01_LOCKREF_MSB                         4
#define SAND_HAL_MA_SI9_DEBUG_01_LOCKREF_LSB                         4
#define SAND_HAL_MA_SI9_DEBUG_01_LOCKREF_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI9_DEBUG_01_LOCKREF_DEFAULT                     0x00000000
#define SAND_HAL_MA_SI9_DEBUG_01_INTLOOPBACKN_MASK                   0x00000008
#define SAND_HAL_MA_SI9_DEBUG_01_INTLOOPBACKN_SHIFT                  3
#define SAND_HAL_MA_SI9_DEBUG_01_INTLOOPBACKN_MSB                    3
#define SAND_HAL_MA_SI9_DEBUG_01_INTLOOPBACKN_LSB                    3
#define SAND_HAL_MA_SI9_DEBUG_01_INTLOOPBACKN_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI9_DEBUG_01_INTLOOPBACKN_DEFAULT                0x00000001
#define SAND_HAL_MA_SI9_DEBUG_01_ENSYNCDET_MASK                      0x00000004
#define SAND_HAL_MA_SI9_DEBUG_01_ENSYNCDET_SHIFT                     2
#define SAND_HAL_MA_SI9_DEBUG_01_ENSYNCDET_MSB                       2
#define SAND_HAL_MA_SI9_DEBUG_01_ENSYNCDET_LSB                       2
#define SAND_HAL_MA_SI9_DEBUG_01_ENSYNCDET_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI9_DEBUG_01_ENSYNCDET_DEFAULT                   0x00000000
#define SAND_HAL_MA_SI9_DEBUG_01_EMPH_MASK                           0x00000003
#define SAND_HAL_MA_SI9_DEBUG_01_EMPH_SHIFT                          0
#define SAND_HAL_MA_SI9_DEBUG_01_EMPH_MSB                            1
#define SAND_HAL_MA_SI9_DEBUG_01_EMPH_LSB                            0
#define SAND_HAL_MA_SI9_DEBUG_01_EMPH_TYPE                           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI9_DEBUG_01_EMPH_DEFAULT                        0x00000000

/* field level defines for Device: MA  Register: si10_debug_01 */
#define SAND_HAL_MA_SI10_DEBUG_01_WRAPBACKN_MASK                     0x80000000
#define SAND_HAL_MA_SI10_DEBUG_01_WRAPBACKN_SHIFT                    31
#define SAND_HAL_MA_SI10_DEBUG_01_WRAPBACKN_MSB                      31
#define SAND_HAL_MA_SI10_DEBUG_01_WRAPBACKN_LSB                      31
#define SAND_HAL_MA_SI10_DEBUG_01_WRAPBACKN_TYPE                     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI10_DEBUG_01_WRAPBACKN_DEFAULT                  0x00000001
#define SAND_HAL_MA_SI10_DEBUG_01_VTXLO_MASK                         0x70000000
#define SAND_HAL_MA_SI10_DEBUG_01_VTXLO_SHIFT                        28
#define SAND_HAL_MA_SI10_DEBUG_01_VTXLO_MSB                          30
#define SAND_HAL_MA_SI10_DEBUG_01_VTXLO_LSB                          28
#define SAND_HAL_MA_SI10_DEBUG_01_VTXLO_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI10_DEBUG_01_VTXLO_DEFAULT                      0x00000000
#define SAND_HAL_MA_SI10_DEBUG_01_TZ_MASK                            0x0c000000
#define SAND_HAL_MA_SI10_DEBUG_01_TZ_SHIFT                           26
#define SAND_HAL_MA_SI10_DEBUG_01_TZ_MSB                             27
#define SAND_HAL_MA_SI10_DEBUG_01_TZ_LSB                             26
#define SAND_HAL_MA_SI10_DEBUG_01_TZ_TYPE                            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI10_DEBUG_01_TZ_DEFAULT                         0x00000003
#define SAND_HAL_MA_SI10_DEBUG_01_TP_MASK                            0x03000000
#define SAND_HAL_MA_SI10_DEBUG_01_TP_SHIFT                           24
#define SAND_HAL_MA_SI10_DEBUG_01_TP_MSB                             25
#define SAND_HAL_MA_SI10_DEBUG_01_TP_LSB                             24
#define SAND_HAL_MA_SI10_DEBUG_01_TP_TYPE                            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI10_DEBUG_01_TP_DEFAULT                         0x00000000
#define SAND_HAL_MA_SI10_DEBUG_01_TERMT_MASK                         0x00c00000
#define SAND_HAL_MA_SI10_DEBUG_01_TERMT_SHIFT                        22
#define SAND_HAL_MA_SI10_DEBUG_01_TERMT_MSB                          23
#define SAND_HAL_MA_SI10_DEBUG_01_TERMT_LSB                          22
#define SAND_HAL_MA_SI10_DEBUG_01_TERMT_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI10_DEBUG_01_TERMT_DEFAULT                      0x00000002
#define SAND_HAL_MA_SI10_DEBUG_01_SELFTEST_MASK                      0x00380000
#define SAND_HAL_MA_SI10_DEBUG_01_SELFTEST_SHIFT                     19
#define SAND_HAL_MA_SI10_DEBUG_01_SELFTEST_MSB                       21
#define SAND_HAL_MA_SI10_DEBUG_01_SELFTEST_LSB                       19
#define SAND_HAL_MA_SI10_DEBUG_01_SELFTEST_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI10_DEBUG_01_SELFTEST_DEFAULT                   0x00000000
#define SAND_HAL_MA_SI10_DEBUG_01_RZ_MASK                            0x00060000
#define SAND_HAL_MA_SI10_DEBUG_01_RZ_SHIFT                           17
#define SAND_HAL_MA_SI10_DEBUG_01_RZ_MSB                             18
#define SAND_HAL_MA_SI10_DEBUG_01_RZ_LSB                             17
#define SAND_HAL_MA_SI10_DEBUG_01_RZ_TYPE                            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI10_DEBUG_01_RZ_DEFAULT                         0x00000003
#define SAND_HAL_MA_SI10_DEBUG_01_RP_MASK                            0x00018000
#define SAND_HAL_MA_SI10_DEBUG_01_RP_SHIFT                           15
#define SAND_HAL_MA_SI10_DEBUG_01_RP_MSB                             16
#define SAND_HAL_MA_SI10_DEBUG_01_RP_LSB                             15
#define SAND_HAL_MA_SI10_DEBUG_01_RP_TYPE                            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI10_DEBUG_01_RP_DEFAULT                         0x00000000
#define SAND_HAL_MA_SI10_DEBUG_01_REVLOOPBACKN_MASK                  0x00004000
#define SAND_HAL_MA_SI10_DEBUG_01_REVLOOPBACKN_SHIFT                 14
#define SAND_HAL_MA_SI10_DEBUG_01_REVLOOPBACKN_MSB                   14
#define SAND_HAL_MA_SI10_DEBUG_01_REVLOOPBACKN_LSB                   14
#define SAND_HAL_MA_SI10_DEBUG_01_REVLOOPBACKN_TYPE                  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI10_DEBUG_01_REVLOOPBACKN_DEFAULT               0x00000001
#define SAND_HAL_MA_SI10_DEBUG_01_RESET_MASK                         0x00002000
#define SAND_HAL_MA_SI10_DEBUG_01_RESET_SHIFT                        13
#define SAND_HAL_MA_SI10_DEBUG_01_RESET_MSB                          13
#define SAND_HAL_MA_SI10_DEBUG_01_RESET_LSB                          13
#define SAND_HAL_MA_SI10_DEBUG_01_RESET_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI10_DEBUG_01_RESET_DEFAULT                      0x00000001
#define SAND_HAL_MA_SI10_DEBUG_01_REF50C_MASK                        0x00001000
#define SAND_HAL_MA_SI10_DEBUG_01_REF50C_SHIFT                       12
#define SAND_HAL_MA_SI10_DEBUG_01_REF50C_MSB                         12
#define SAND_HAL_MA_SI10_DEBUG_01_REF50C_LSB                         12
#define SAND_HAL_MA_SI10_DEBUG_01_REF50C_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI10_DEBUG_01_REF50C_DEFAULT                     0x00000001
#define SAND_HAL_MA_SI10_DEBUG_01_RDWS_MASK                          0x00000800
#define SAND_HAL_MA_SI10_DEBUG_01_RDWS_SHIFT                         11
#define SAND_HAL_MA_SI10_DEBUG_01_RDWS_MSB                           11
#define SAND_HAL_MA_SI10_DEBUG_01_RDWS_LSB                           11
#define SAND_HAL_MA_SI10_DEBUG_01_RDWS_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI10_DEBUG_01_RDWS_DEFAULT                       0x00000001
#define SAND_HAL_MA_SI10_DEBUG_01_RBCRESET_MASK                      0x00000400
#define SAND_HAL_MA_SI10_DEBUG_01_RBCRESET_SHIFT                     10
#define SAND_HAL_MA_SI10_DEBUG_01_RBCRESET_MSB                       10
#define SAND_HAL_MA_SI10_DEBUG_01_RBCRESET_LSB                       10
#define SAND_HAL_MA_SI10_DEBUG_01_RBCRESET_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI10_DEBUG_01_RBCRESET_DEFAULT                   0x00000001
#define SAND_HAL_MA_SI10_DEBUG_01_PDRX_MASK                          0x00000100
#define SAND_HAL_MA_SI10_DEBUG_01_PDRX_SHIFT                         8
#define SAND_HAL_MA_SI10_DEBUG_01_PDRX_MSB                           8
#define SAND_HAL_MA_SI10_DEBUG_01_PDRX_LSB                           8
#define SAND_HAL_MA_SI10_DEBUG_01_PDRX_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI10_DEBUG_01_PDRX_DEFAULT                       0x00000000
#define SAND_HAL_MA_SI10_DEBUG_01_PDOWNT_MASK                        0x00000080
#define SAND_HAL_MA_SI10_DEBUG_01_PDOWNT_SHIFT                       7
#define SAND_HAL_MA_SI10_DEBUG_01_PDOWNT_MSB                         7
#define SAND_HAL_MA_SI10_DEBUG_01_PDOWNT_LSB                         7
#define SAND_HAL_MA_SI10_DEBUG_01_PDOWNT_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI10_DEBUG_01_PDOWNT_DEFAULT                     0x00000000
#define SAND_HAL_MA_SI10_DEBUG_01_PDOWNR_MASK                        0x00000040
#define SAND_HAL_MA_SI10_DEBUG_01_PDOWNR_SHIFT                       6
#define SAND_HAL_MA_SI10_DEBUG_01_PDOWNR_MSB                         6
#define SAND_HAL_MA_SI10_DEBUG_01_PDOWNR_LSB                         6
#define SAND_HAL_MA_SI10_DEBUG_01_PDOWNR_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI10_DEBUG_01_PDOWNR_DEFAULT                     0x00000000
#define SAND_HAL_MA_SI10_DEBUG_01_PADLOOPBACKN_MASK                  0x00000020
#define SAND_HAL_MA_SI10_DEBUG_01_PADLOOPBACKN_SHIFT                 5
#define SAND_HAL_MA_SI10_DEBUG_01_PADLOOPBACKN_MSB                   5
#define SAND_HAL_MA_SI10_DEBUG_01_PADLOOPBACKN_LSB                   5
#define SAND_HAL_MA_SI10_DEBUG_01_PADLOOPBACKN_TYPE                  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI10_DEBUG_01_PADLOOPBACKN_DEFAULT               0x00000001
#define SAND_HAL_MA_SI10_DEBUG_01_LOCKREF_MASK                       0x00000010
#define SAND_HAL_MA_SI10_DEBUG_01_LOCKREF_SHIFT                      4
#define SAND_HAL_MA_SI10_DEBUG_01_LOCKREF_MSB                        4
#define SAND_HAL_MA_SI10_DEBUG_01_LOCKREF_LSB                        4
#define SAND_HAL_MA_SI10_DEBUG_01_LOCKREF_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI10_DEBUG_01_LOCKREF_DEFAULT                    0x00000000
#define SAND_HAL_MA_SI10_DEBUG_01_INTLOOPBACKN_MASK                  0x00000008
#define SAND_HAL_MA_SI10_DEBUG_01_INTLOOPBACKN_SHIFT                 3
#define SAND_HAL_MA_SI10_DEBUG_01_INTLOOPBACKN_MSB                   3
#define SAND_HAL_MA_SI10_DEBUG_01_INTLOOPBACKN_LSB                   3
#define SAND_HAL_MA_SI10_DEBUG_01_INTLOOPBACKN_TYPE                  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI10_DEBUG_01_INTLOOPBACKN_DEFAULT               0x00000001
#define SAND_HAL_MA_SI10_DEBUG_01_ENSYNCDET_MASK                     0x00000004
#define SAND_HAL_MA_SI10_DEBUG_01_ENSYNCDET_SHIFT                    2
#define SAND_HAL_MA_SI10_DEBUG_01_ENSYNCDET_MSB                      2
#define SAND_HAL_MA_SI10_DEBUG_01_ENSYNCDET_LSB                      2
#define SAND_HAL_MA_SI10_DEBUG_01_ENSYNCDET_TYPE                     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI10_DEBUG_01_ENSYNCDET_DEFAULT                  0x00000000
#define SAND_HAL_MA_SI10_DEBUG_01_EMPH_MASK                          0x00000003
#define SAND_HAL_MA_SI10_DEBUG_01_EMPH_SHIFT                         0
#define SAND_HAL_MA_SI10_DEBUG_01_EMPH_MSB                           1
#define SAND_HAL_MA_SI10_DEBUG_01_EMPH_LSB                           0
#define SAND_HAL_MA_SI10_DEBUG_01_EMPH_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI10_DEBUG_01_EMPH_DEFAULT                       0x00000000

/* field level defines for Device: MA  Register: si11_debug_01 */
#define SAND_HAL_MA_SI11_DEBUG_01_WRAPBACKN_MASK                     0x80000000
#define SAND_HAL_MA_SI11_DEBUG_01_WRAPBACKN_SHIFT                    31
#define SAND_HAL_MA_SI11_DEBUG_01_WRAPBACKN_MSB                      31
#define SAND_HAL_MA_SI11_DEBUG_01_WRAPBACKN_LSB                      31
#define SAND_HAL_MA_SI11_DEBUG_01_WRAPBACKN_TYPE                     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI11_DEBUG_01_WRAPBACKN_DEFAULT                  0x00000001
#define SAND_HAL_MA_SI11_DEBUG_01_VTXLO_MASK                         0x70000000
#define SAND_HAL_MA_SI11_DEBUG_01_VTXLO_SHIFT                        28
#define SAND_HAL_MA_SI11_DEBUG_01_VTXLO_MSB                          30
#define SAND_HAL_MA_SI11_DEBUG_01_VTXLO_LSB                          28
#define SAND_HAL_MA_SI11_DEBUG_01_VTXLO_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI11_DEBUG_01_VTXLO_DEFAULT                      0x00000000
#define SAND_HAL_MA_SI11_DEBUG_01_TZ_MASK                            0x0c000000
#define SAND_HAL_MA_SI11_DEBUG_01_TZ_SHIFT                           26
#define SAND_HAL_MA_SI11_DEBUG_01_TZ_MSB                             27
#define SAND_HAL_MA_SI11_DEBUG_01_TZ_LSB                             26
#define SAND_HAL_MA_SI11_DEBUG_01_TZ_TYPE                            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI11_DEBUG_01_TZ_DEFAULT                         0x00000003
#define SAND_HAL_MA_SI11_DEBUG_01_TP_MASK                            0x03000000
#define SAND_HAL_MA_SI11_DEBUG_01_TP_SHIFT                           24
#define SAND_HAL_MA_SI11_DEBUG_01_TP_MSB                             25
#define SAND_HAL_MA_SI11_DEBUG_01_TP_LSB                             24
#define SAND_HAL_MA_SI11_DEBUG_01_TP_TYPE                            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI11_DEBUG_01_TP_DEFAULT                         0x00000000
#define SAND_HAL_MA_SI11_DEBUG_01_TERMT_MASK                         0x00c00000
#define SAND_HAL_MA_SI11_DEBUG_01_TERMT_SHIFT                        22
#define SAND_HAL_MA_SI11_DEBUG_01_TERMT_MSB                          23
#define SAND_HAL_MA_SI11_DEBUG_01_TERMT_LSB                          22
#define SAND_HAL_MA_SI11_DEBUG_01_TERMT_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI11_DEBUG_01_TERMT_DEFAULT                      0x00000002
#define SAND_HAL_MA_SI11_DEBUG_01_SELFTEST_MASK                      0x00380000
#define SAND_HAL_MA_SI11_DEBUG_01_SELFTEST_SHIFT                     19
#define SAND_HAL_MA_SI11_DEBUG_01_SELFTEST_MSB                       21
#define SAND_HAL_MA_SI11_DEBUG_01_SELFTEST_LSB                       19
#define SAND_HAL_MA_SI11_DEBUG_01_SELFTEST_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI11_DEBUG_01_SELFTEST_DEFAULT                   0x00000000
#define SAND_HAL_MA_SI11_DEBUG_01_RZ_MASK                            0x00060000
#define SAND_HAL_MA_SI11_DEBUG_01_RZ_SHIFT                           17
#define SAND_HAL_MA_SI11_DEBUG_01_RZ_MSB                             18
#define SAND_HAL_MA_SI11_DEBUG_01_RZ_LSB                             17
#define SAND_HAL_MA_SI11_DEBUG_01_RZ_TYPE                            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI11_DEBUG_01_RZ_DEFAULT                         0x00000003
#define SAND_HAL_MA_SI11_DEBUG_01_RP_MASK                            0x00018000
#define SAND_HAL_MA_SI11_DEBUG_01_RP_SHIFT                           15
#define SAND_HAL_MA_SI11_DEBUG_01_RP_MSB                             16
#define SAND_HAL_MA_SI11_DEBUG_01_RP_LSB                             15
#define SAND_HAL_MA_SI11_DEBUG_01_RP_TYPE                            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI11_DEBUG_01_RP_DEFAULT                         0x00000000
#define SAND_HAL_MA_SI11_DEBUG_01_REVLOOPBACKN_MASK                  0x00004000
#define SAND_HAL_MA_SI11_DEBUG_01_REVLOOPBACKN_SHIFT                 14
#define SAND_HAL_MA_SI11_DEBUG_01_REVLOOPBACKN_MSB                   14
#define SAND_HAL_MA_SI11_DEBUG_01_REVLOOPBACKN_LSB                   14
#define SAND_HAL_MA_SI11_DEBUG_01_REVLOOPBACKN_TYPE                  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI11_DEBUG_01_REVLOOPBACKN_DEFAULT               0x00000001
#define SAND_HAL_MA_SI11_DEBUG_01_RESET_MASK                         0x00002000
#define SAND_HAL_MA_SI11_DEBUG_01_RESET_SHIFT                        13
#define SAND_HAL_MA_SI11_DEBUG_01_RESET_MSB                          13
#define SAND_HAL_MA_SI11_DEBUG_01_RESET_LSB                          13
#define SAND_HAL_MA_SI11_DEBUG_01_RESET_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI11_DEBUG_01_RESET_DEFAULT                      0x00000001
#define SAND_HAL_MA_SI11_DEBUG_01_REF50C_MASK                        0x00001000
#define SAND_HAL_MA_SI11_DEBUG_01_REF50C_SHIFT                       12
#define SAND_HAL_MA_SI11_DEBUG_01_REF50C_MSB                         12
#define SAND_HAL_MA_SI11_DEBUG_01_REF50C_LSB                         12
#define SAND_HAL_MA_SI11_DEBUG_01_REF50C_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI11_DEBUG_01_REF50C_DEFAULT                     0x00000001
#define SAND_HAL_MA_SI11_DEBUG_01_RDWS_MASK                          0x00000800
#define SAND_HAL_MA_SI11_DEBUG_01_RDWS_SHIFT                         11
#define SAND_HAL_MA_SI11_DEBUG_01_RDWS_MSB                           11
#define SAND_HAL_MA_SI11_DEBUG_01_RDWS_LSB                           11
#define SAND_HAL_MA_SI11_DEBUG_01_RDWS_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI11_DEBUG_01_RDWS_DEFAULT                       0x00000001
#define SAND_HAL_MA_SI11_DEBUG_01_RBCRESET_MASK                      0x00000400
#define SAND_HAL_MA_SI11_DEBUG_01_RBCRESET_SHIFT                     10
#define SAND_HAL_MA_SI11_DEBUG_01_RBCRESET_MSB                       10
#define SAND_HAL_MA_SI11_DEBUG_01_RBCRESET_LSB                       10
#define SAND_HAL_MA_SI11_DEBUG_01_RBCRESET_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI11_DEBUG_01_RBCRESET_DEFAULT                   0x00000001
#define SAND_HAL_MA_SI11_DEBUG_01_PDRX_MASK                          0x00000100
#define SAND_HAL_MA_SI11_DEBUG_01_PDRX_SHIFT                         8
#define SAND_HAL_MA_SI11_DEBUG_01_PDRX_MSB                           8
#define SAND_HAL_MA_SI11_DEBUG_01_PDRX_LSB                           8
#define SAND_HAL_MA_SI11_DEBUG_01_PDRX_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI11_DEBUG_01_PDRX_DEFAULT                       0x00000000
#define SAND_HAL_MA_SI11_DEBUG_01_PDOWNT_MASK                        0x00000080
#define SAND_HAL_MA_SI11_DEBUG_01_PDOWNT_SHIFT                       7
#define SAND_HAL_MA_SI11_DEBUG_01_PDOWNT_MSB                         7
#define SAND_HAL_MA_SI11_DEBUG_01_PDOWNT_LSB                         7
#define SAND_HAL_MA_SI11_DEBUG_01_PDOWNT_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI11_DEBUG_01_PDOWNT_DEFAULT                     0x00000000
#define SAND_HAL_MA_SI11_DEBUG_01_PDOWNR_MASK                        0x00000040
#define SAND_HAL_MA_SI11_DEBUG_01_PDOWNR_SHIFT                       6
#define SAND_HAL_MA_SI11_DEBUG_01_PDOWNR_MSB                         6
#define SAND_HAL_MA_SI11_DEBUG_01_PDOWNR_LSB                         6
#define SAND_HAL_MA_SI11_DEBUG_01_PDOWNR_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI11_DEBUG_01_PDOWNR_DEFAULT                     0x00000000
#define SAND_HAL_MA_SI11_DEBUG_01_PADLOOPBACKN_MASK                  0x00000020
#define SAND_HAL_MA_SI11_DEBUG_01_PADLOOPBACKN_SHIFT                 5
#define SAND_HAL_MA_SI11_DEBUG_01_PADLOOPBACKN_MSB                   5
#define SAND_HAL_MA_SI11_DEBUG_01_PADLOOPBACKN_LSB                   5
#define SAND_HAL_MA_SI11_DEBUG_01_PADLOOPBACKN_TYPE                  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI11_DEBUG_01_PADLOOPBACKN_DEFAULT               0x00000001
#define SAND_HAL_MA_SI11_DEBUG_01_LOCKREF_MASK                       0x00000010
#define SAND_HAL_MA_SI11_DEBUG_01_LOCKREF_SHIFT                      4
#define SAND_HAL_MA_SI11_DEBUG_01_LOCKREF_MSB                        4
#define SAND_HAL_MA_SI11_DEBUG_01_LOCKREF_LSB                        4
#define SAND_HAL_MA_SI11_DEBUG_01_LOCKREF_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI11_DEBUG_01_LOCKREF_DEFAULT                    0x00000000
#define SAND_HAL_MA_SI11_DEBUG_01_INTLOOPBACKN_MASK                  0x00000008
#define SAND_HAL_MA_SI11_DEBUG_01_INTLOOPBACKN_SHIFT                 3
#define SAND_HAL_MA_SI11_DEBUG_01_INTLOOPBACKN_MSB                   3
#define SAND_HAL_MA_SI11_DEBUG_01_INTLOOPBACKN_LSB                   3
#define SAND_HAL_MA_SI11_DEBUG_01_INTLOOPBACKN_TYPE                  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI11_DEBUG_01_INTLOOPBACKN_DEFAULT               0x00000001
#define SAND_HAL_MA_SI11_DEBUG_01_ENSYNCDET_MASK                     0x00000004
#define SAND_HAL_MA_SI11_DEBUG_01_ENSYNCDET_SHIFT                    2
#define SAND_HAL_MA_SI11_DEBUG_01_ENSYNCDET_MSB                      2
#define SAND_HAL_MA_SI11_DEBUG_01_ENSYNCDET_LSB                      2
#define SAND_HAL_MA_SI11_DEBUG_01_ENSYNCDET_TYPE                     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI11_DEBUG_01_ENSYNCDET_DEFAULT                  0x00000000
#define SAND_HAL_MA_SI11_DEBUG_01_EMPH_MASK                          0x00000003
#define SAND_HAL_MA_SI11_DEBUG_01_EMPH_SHIFT                         0
#define SAND_HAL_MA_SI11_DEBUG_01_EMPH_MSB                           1
#define SAND_HAL_MA_SI11_DEBUG_01_EMPH_LSB                           0
#define SAND_HAL_MA_SI11_DEBUG_01_EMPH_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI11_DEBUG_01_EMPH_DEFAULT                       0x00000000

/* field level defines for Device: MA  Register: si12_debug_01 */
#define SAND_HAL_MA_SI12_DEBUG_01_WRAPBACKN_MASK                     0x80000000
#define SAND_HAL_MA_SI12_DEBUG_01_WRAPBACKN_SHIFT                    31
#define SAND_HAL_MA_SI12_DEBUG_01_WRAPBACKN_MSB                      31
#define SAND_HAL_MA_SI12_DEBUG_01_WRAPBACKN_LSB                      31
#define SAND_HAL_MA_SI12_DEBUG_01_WRAPBACKN_TYPE                     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI12_DEBUG_01_WRAPBACKN_DEFAULT                  0x00000001
#define SAND_HAL_MA_SI12_DEBUG_01_VTXLO_MASK                         0x70000000
#define SAND_HAL_MA_SI12_DEBUG_01_VTXLO_SHIFT                        28
#define SAND_HAL_MA_SI12_DEBUG_01_VTXLO_MSB                          30
#define SAND_HAL_MA_SI12_DEBUG_01_VTXLO_LSB                          28
#define SAND_HAL_MA_SI12_DEBUG_01_VTXLO_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI12_DEBUG_01_VTXLO_DEFAULT                      0x00000000
#define SAND_HAL_MA_SI12_DEBUG_01_TZ_MASK                            0x0c000000
#define SAND_HAL_MA_SI12_DEBUG_01_TZ_SHIFT                           26
#define SAND_HAL_MA_SI12_DEBUG_01_TZ_MSB                             27
#define SAND_HAL_MA_SI12_DEBUG_01_TZ_LSB                             26
#define SAND_HAL_MA_SI12_DEBUG_01_TZ_TYPE                            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI12_DEBUG_01_TZ_DEFAULT                         0x00000003
#define SAND_HAL_MA_SI12_DEBUG_01_TP_MASK                            0x03000000
#define SAND_HAL_MA_SI12_DEBUG_01_TP_SHIFT                           24
#define SAND_HAL_MA_SI12_DEBUG_01_TP_MSB                             25
#define SAND_HAL_MA_SI12_DEBUG_01_TP_LSB                             24
#define SAND_HAL_MA_SI12_DEBUG_01_TP_TYPE                            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI12_DEBUG_01_TP_DEFAULT                         0x00000000
#define SAND_HAL_MA_SI12_DEBUG_01_TERMT_MASK                         0x00c00000
#define SAND_HAL_MA_SI12_DEBUG_01_TERMT_SHIFT                        22
#define SAND_HAL_MA_SI12_DEBUG_01_TERMT_MSB                          23
#define SAND_HAL_MA_SI12_DEBUG_01_TERMT_LSB                          22
#define SAND_HAL_MA_SI12_DEBUG_01_TERMT_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI12_DEBUG_01_TERMT_DEFAULT                      0x00000002
#define SAND_HAL_MA_SI12_DEBUG_01_SELFTEST_MASK                      0x00380000
#define SAND_HAL_MA_SI12_DEBUG_01_SELFTEST_SHIFT                     19
#define SAND_HAL_MA_SI12_DEBUG_01_SELFTEST_MSB                       21
#define SAND_HAL_MA_SI12_DEBUG_01_SELFTEST_LSB                       19
#define SAND_HAL_MA_SI12_DEBUG_01_SELFTEST_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI12_DEBUG_01_SELFTEST_DEFAULT                   0x00000000
#define SAND_HAL_MA_SI12_DEBUG_01_RZ_MASK                            0x00060000
#define SAND_HAL_MA_SI12_DEBUG_01_RZ_SHIFT                           17
#define SAND_HAL_MA_SI12_DEBUG_01_RZ_MSB                             18
#define SAND_HAL_MA_SI12_DEBUG_01_RZ_LSB                             17
#define SAND_HAL_MA_SI12_DEBUG_01_RZ_TYPE                            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI12_DEBUG_01_RZ_DEFAULT                         0x00000003
#define SAND_HAL_MA_SI12_DEBUG_01_RP_MASK                            0x00018000
#define SAND_HAL_MA_SI12_DEBUG_01_RP_SHIFT                           15
#define SAND_HAL_MA_SI12_DEBUG_01_RP_MSB                             16
#define SAND_HAL_MA_SI12_DEBUG_01_RP_LSB                             15
#define SAND_HAL_MA_SI12_DEBUG_01_RP_TYPE                            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI12_DEBUG_01_RP_DEFAULT                         0x00000000
#define SAND_HAL_MA_SI12_DEBUG_01_REVLOOPBACKN_MASK                  0x00004000
#define SAND_HAL_MA_SI12_DEBUG_01_REVLOOPBACKN_SHIFT                 14
#define SAND_HAL_MA_SI12_DEBUG_01_REVLOOPBACKN_MSB                   14
#define SAND_HAL_MA_SI12_DEBUG_01_REVLOOPBACKN_LSB                   14
#define SAND_HAL_MA_SI12_DEBUG_01_REVLOOPBACKN_TYPE                  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI12_DEBUG_01_REVLOOPBACKN_DEFAULT               0x00000001
#define SAND_HAL_MA_SI12_DEBUG_01_RESET_MASK                         0x00002000
#define SAND_HAL_MA_SI12_DEBUG_01_RESET_SHIFT                        13
#define SAND_HAL_MA_SI12_DEBUG_01_RESET_MSB                          13
#define SAND_HAL_MA_SI12_DEBUG_01_RESET_LSB                          13
#define SAND_HAL_MA_SI12_DEBUG_01_RESET_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI12_DEBUG_01_RESET_DEFAULT                      0x00000001
#define SAND_HAL_MA_SI12_DEBUG_01_REF50C_MASK                        0x00001000
#define SAND_HAL_MA_SI12_DEBUG_01_REF50C_SHIFT                       12
#define SAND_HAL_MA_SI12_DEBUG_01_REF50C_MSB                         12
#define SAND_HAL_MA_SI12_DEBUG_01_REF50C_LSB                         12
#define SAND_HAL_MA_SI12_DEBUG_01_REF50C_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI12_DEBUG_01_REF50C_DEFAULT                     0x00000001
#define SAND_HAL_MA_SI12_DEBUG_01_RDWS_MASK                          0x00000800
#define SAND_HAL_MA_SI12_DEBUG_01_RDWS_SHIFT                         11
#define SAND_HAL_MA_SI12_DEBUG_01_RDWS_MSB                           11
#define SAND_HAL_MA_SI12_DEBUG_01_RDWS_LSB                           11
#define SAND_HAL_MA_SI12_DEBUG_01_RDWS_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI12_DEBUG_01_RDWS_DEFAULT                       0x00000001
#define SAND_HAL_MA_SI12_DEBUG_01_RBCRESET_MASK                      0x00000400
#define SAND_HAL_MA_SI12_DEBUG_01_RBCRESET_SHIFT                     10
#define SAND_HAL_MA_SI12_DEBUG_01_RBCRESET_MSB                       10
#define SAND_HAL_MA_SI12_DEBUG_01_RBCRESET_LSB                       10
#define SAND_HAL_MA_SI12_DEBUG_01_RBCRESET_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI12_DEBUG_01_RBCRESET_DEFAULT                   0x00000001
#define SAND_HAL_MA_SI12_DEBUG_01_PDRX_MASK                          0x00000100
#define SAND_HAL_MA_SI12_DEBUG_01_PDRX_SHIFT                         8
#define SAND_HAL_MA_SI12_DEBUG_01_PDRX_MSB                           8
#define SAND_HAL_MA_SI12_DEBUG_01_PDRX_LSB                           8
#define SAND_HAL_MA_SI12_DEBUG_01_PDRX_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI12_DEBUG_01_PDRX_DEFAULT                       0x00000000
#define SAND_HAL_MA_SI12_DEBUG_01_PDOWNT_MASK                        0x00000080
#define SAND_HAL_MA_SI12_DEBUG_01_PDOWNT_SHIFT                       7
#define SAND_HAL_MA_SI12_DEBUG_01_PDOWNT_MSB                         7
#define SAND_HAL_MA_SI12_DEBUG_01_PDOWNT_LSB                         7
#define SAND_HAL_MA_SI12_DEBUG_01_PDOWNT_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI12_DEBUG_01_PDOWNT_DEFAULT                     0x00000000
#define SAND_HAL_MA_SI12_DEBUG_01_PDOWNR_MASK                        0x00000040
#define SAND_HAL_MA_SI12_DEBUG_01_PDOWNR_SHIFT                       6
#define SAND_HAL_MA_SI12_DEBUG_01_PDOWNR_MSB                         6
#define SAND_HAL_MA_SI12_DEBUG_01_PDOWNR_LSB                         6
#define SAND_HAL_MA_SI12_DEBUG_01_PDOWNR_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI12_DEBUG_01_PDOWNR_DEFAULT                     0x00000000
#define SAND_HAL_MA_SI12_DEBUG_01_PADLOOPBACKN_MASK                  0x00000020
#define SAND_HAL_MA_SI12_DEBUG_01_PADLOOPBACKN_SHIFT                 5
#define SAND_HAL_MA_SI12_DEBUG_01_PADLOOPBACKN_MSB                   5
#define SAND_HAL_MA_SI12_DEBUG_01_PADLOOPBACKN_LSB                   5
#define SAND_HAL_MA_SI12_DEBUG_01_PADLOOPBACKN_TYPE                  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI12_DEBUG_01_PADLOOPBACKN_DEFAULT               0x00000001
#define SAND_HAL_MA_SI12_DEBUG_01_LOCKREF_MASK                       0x00000010
#define SAND_HAL_MA_SI12_DEBUG_01_LOCKREF_SHIFT                      4
#define SAND_HAL_MA_SI12_DEBUG_01_LOCKREF_MSB                        4
#define SAND_HAL_MA_SI12_DEBUG_01_LOCKREF_LSB                        4
#define SAND_HAL_MA_SI12_DEBUG_01_LOCKREF_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI12_DEBUG_01_LOCKREF_DEFAULT                    0x00000000
#define SAND_HAL_MA_SI12_DEBUG_01_INTLOOPBACKN_MASK                  0x00000008
#define SAND_HAL_MA_SI12_DEBUG_01_INTLOOPBACKN_SHIFT                 3
#define SAND_HAL_MA_SI12_DEBUG_01_INTLOOPBACKN_MSB                   3
#define SAND_HAL_MA_SI12_DEBUG_01_INTLOOPBACKN_LSB                   3
#define SAND_HAL_MA_SI12_DEBUG_01_INTLOOPBACKN_TYPE                  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI12_DEBUG_01_INTLOOPBACKN_DEFAULT               0x00000001
#define SAND_HAL_MA_SI12_DEBUG_01_ENSYNCDET_MASK                     0x00000004
#define SAND_HAL_MA_SI12_DEBUG_01_ENSYNCDET_SHIFT                    2
#define SAND_HAL_MA_SI12_DEBUG_01_ENSYNCDET_MSB                      2
#define SAND_HAL_MA_SI12_DEBUG_01_ENSYNCDET_LSB                      2
#define SAND_HAL_MA_SI12_DEBUG_01_ENSYNCDET_TYPE                     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI12_DEBUG_01_ENSYNCDET_DEFAULT                  0x00000000
#define SAND_HAL_MA_SI12_DEBUG_01_EMPH_MASK                          0x00000003
#define SAND_HAL_MA_SI12_DEBUG_01_EMPH_SHIFT                         0
#define SAND_HAL_MA_SI12_DEBUG_01_EMPH_MSB                           1
#define SAND_HAL_MA_SI12_DEBUG_01_EMPH_LSB                           0
#define SAND_HAL_MA_SI12_DEBUG_01_EMPH_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI12_DEBUG_01_EMPH_DEFAULT                       0x00000000

/* field level defines for Device: MA  Register: si13_debug_01 */
#define SAND_HAL_MA_SI13_DEBUG_01_WRAPBACKN_MASK                     0x80000000
#define SAND_HAL_MA_SI13_DEBUG_01_WRAPBACKN_SHIFT                    31
#define SAND_HAL_MA_SI13_DEBUG_01_WRAPBACKN_MSB                      31
#define SAND_HAL_MA_SI13_DEBUG_01_WRAPBACKN_LSB                      31
#define SAND_HAL_MA_SI13_DEBUG_01_WRAPBACKN_TYPE                     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI13_DEBUG_01_WRAPBACKN_DEFAULT                  0x00000001
#define SAND_HAL_MA_SI13_DEBUG_01_VTXLO_MASK                         0x70000000
#define SAND_HAL_MA_SI13_DEBUG_01_VTXLO_SHIFT                        28
#define SAND_HAL_MA_SI13_DEBUG_01_VTXLO_MSB                          30
#define SAND_HAL_MA_SI13_DEBUG_01_VTXLO_LSB                          28
#define SAND_HAL_MA_SI13_DEBUG_01_VTXLO_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI13_DEBUG_01_VTXLO_DEFAULT                      0x00000000
#define SAND_HAL_MA_SI13_DEBUG_01_TZ_MASK                            0x0c000000
#define SAND_HAL_MA_SI13_DEBUG_01_TZ_SHIFT                           26
#define SAND_HAL_MA_SI13_DEBUG_01_TZ_MSB                             27
#define SAND_HAL_MA_SI13_DEBUG_01_TZ_LSB                             26
#define SAND_HAL_MA_SI13_DEBUG_01_TZ_TYPE                            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI13_DEBUG_01_TZ_DEFAULT                         0x00000003
#define SAND_HAL_MA_SI13_DEBUG_01_TP_MASK                            0x03000000
#define SAND_HAL_MA_SI13_DEBUG_01_TP_SHIFT                           24
#define SAND_HAL_MA_SI13_DEBUG_01_TP_MSB                             25
#define SAND_HAL_MA_SI13_DEBUG_01_TP_LSB                             24
#define SAND_HAL_MA_SI13_DEBUG_01_TP_TYPE                            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI13_DEBUG_01_TP_DEFAULT                         0x00000000
#define SAND_HAL_MA_SI13_DEBUG_01_TERMT_MASK                         0x00c00000
#define SAND_HAL_MA_SI13_DEBUG_01_TERMT_SHIFT                        22
#define SAND_HAL_MA_SI13_DEBUG_01_TERMT_MSB                          23
#define SAND_HAL_MA_SI13_DEBUG_01_TERMT_LSB                          22
#define SAND_HAL_MA_SI13_DEBUG_01_TERMT_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI13_DEBUG_01_TERMT_DEFAULT                      0x00000002
#define SAND_HAL_MA_SI13_DEBUG_01_SELFTEST_MASK                      0x00380000
#define SAND_HAL_MA_SI13_DEBUG_01_SELFTEST_SHIFT                     19
#define SAND_HAL_MA_SI13_DEBUG_01_SELFTEST_MSB                       21
#define SAND_HAL_MA_SI13_DEBUG_01_SELFTEST_LSB                       19
#define SAND_HAL_MA_SI13_DEBUG_01_SELFTEST_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI13_DEBUG_01_SELFTEST_DEFAULT                   0x00000000
#define SAND_HAL_MA_SI13_DEBUG_01_RZ_MASK                            0x00060000
#define SAND_HAL_MA_SI13_DEBUG_01_RZ_SHIFT                           17
#define SAND_HAL_MA_SI13_DEBUG_01_RZ_MSB                             18
#define SAND_HAL_MA_SI13_DEBUG_01_RZ_LSB                             17
#define SAND_HAL_MA_SI13_DEBUG_01_RZ_TYPE                            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI13_DEBUG_01_RZ_DEFAULT                         0x00000003
#define SAND_HAL_MA_SI13_DEBUG_01_RP_MASK                            0x00018000
#define SAND_HAL_MA_SI13_DEBUG_01_RP_SHIFT                           15
#define SAND_HAL_MA_SI13_DEBUG_01_RP_MSB                             16
#define SAND_HAL_MA_SI13_DEBUG_01_RP_LSB                             15
#define SAND_HAL_MA_SI13_DEBUG_01_RP_TYPE                            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI13_DEBUG_01_RP_DEFAULT                         0x00000000
#define SAND_HAL_MA_SI13_DEBUG_01_REVLOOPBACKN_MASK                  0x00004000
#define SAND_HAL_MA_SI13_DEBUG_01_REVLOOPBACKN_SHIFT                 14
#define SAND_HAL_MA_SI13_DEBUG_01_REVLOOPBACKN_MSB                   14
#define SAND_HAL_MA_SI13_DEBUG_01_REVLOOPBACKN_LSB                   14
#define SAND_HAL_MA_SI13_DEBUG_01_REVLOOPBACKN_TYPE                  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI13_DEBUG_01_REVLOOPBACKN_DEFAULT               0x00000001
#define SAND_HAL_MA_SI13_DEBUG_01_RESET_MASK                         0x00002000
#define SAND_HAL_MA_SI13_DEBUG_01_RESET_SHIFT                        13
#define SAND_HAL_MA_SI13_DEBUG_01_RESET_MSB                          13
#define SAND_HAL_MA_SI13_DEBUG_01_RESET_LSB                          13
#define SAND_HAL_MA_SI13_DEBUG_01_RESET_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI13_DEBUG_01_RESET_DEFAULT                      0x00000001
#define SAND_HAL_MA_SI13_DEBUG_01_REF50C_MASK                        0x00001000
#define SAND_HAL_MA_SI13_DEBUG_01_REF50C_SHIFT                       12
#define SAND_HAL_MA_SI13_DEBUG_01_REF50C_MSB                         12
#define SAND_HAL_MA_SI13_DEBUG_01_REF50C_LSB                         12
#define SAND_HAL_MA_SI13_DEBUG_01_REF50C_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI13_DEBUG_01_REF50C_DEFAULT                     0x00000001
#define SAND_HAL_MA_SI13_DEBUG_01_RDWS_MASK                          0x00000800
#define SAND_HAL_MA_SI13_DEBUG_01_RDWS_SHIFT                         11
#define SAND_HAL_MA_SI13_DEBUG_01_RDWS_MSB                           11
#define SAND_HAL_MA_SI13_DEBUG_01_RDWS_LSB                           11
#define SAND_HAL_MA_SI13_DEBUG_01_RDWS_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI13_DEBUG_01_RDWS_DEFAULT                       0x00000001
#define SAND_HAL_MA_SI13_DEBUG_01_RBCRESET_MASK                      0x00000400
#define SAND_HAL_MA_SI13_DEBUG_01_RBCRESET_SHIFT                     10
#define SAND_HAL_MA_SI13_DEBUG_01_RBCRESET_MSB                       10
#define SAND_HAL_MA_SI13_DEBUG_01_RBCRESET_LSB                       10
#define SAND_HAL_MA_SI13_DEBUG_01_RBCRESET_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI13_DEBUG_01_RBCRESET_DEFAULT                   0x00000001
#define SAND_HAL_MA_SI13_DEBUG_01_PDRX_MASK                          0x00000100
#define SAND_HAL_MA_SI13_DEBUG_01_PDRX_SHIFT                         8
#define SAND_HAL_MA_SI13_DEBUG_01_PDRX_MSB                           8
#define SAND_HAL_MA_SI13_DEBUG_01_PDRX_LSB                           8
#define SAND_HAL_MA_SI13_DEBUG_01_PDRX_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI13_DEBUG_01_PDRX_DEFAULT                       0x00000000
#define SAND_HAL_MA_SI13_DEBUG_01_PDOWNT_MASK                        0x00000080
#define SAND_HAL_MA_SI13_DEBUG_01_PDOWNT_SHIFT                       7
#define SAND_HAL_MA_SI13_DEBUG_01_PDOWNT_MSB                         7
#define SAND_HAL_MA_SI13_DEBUG_01_PDOWNT_LSB                         7
#define SAND_HAL_MA_SI13_DEBUG_01_PDOWNT_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI13_DEBUG_01_PDOWNT_DEFAULT                     0x00000000
#define SAND_HAL_MA_SI13_DEBUG_01_PDOWNR_MASK                        0x00000040
#define SAND_HAL_MA_SI13_DEBUG_01_PDOWNR_SHIFT                       6
#define SAND_HAL_MA_SI13_DEBUG_01_PDOWNR_MSB                         6
#define SAND_HAL_MA_SI13_DEBUG_01_PDOWNR_LSB                         6
#define SAND_HAL_MA_SI13_DEBUG_01_PDOWNR_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI13_DEBUG_01_PDOWNR_DEFAULT                     0x00000000
#define SAND_HAL_MA_SI13_DEBUG_01_PADLOOPBACKN_MASK                  0x00000020
#define SAND_HAL_MA_SI13_DEBUG_01_PADLOOPBACKN_SHIFT                 5
#define SAND_HAL_MA_SI13_DEBUG_01_PADLOOPBACKN_MSB                   5
#define SAND_HAL_MA_SI13_DEBUG_01_PADLOOPBACKN_LSB                   5
#define SAND_HAL_MA_SI13_DEBUG_01_PADLOOPBACKN_TYPE                  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI13_DEBUG_01_PADLOOPBACKN_DEFAULT               0x00000001
#define SAND_HAL_MA_SI13_DEBUG_01_LOCKREF_MASK                       0x00000010
#define SAND_HAL_MA_SI13_DEBUG_01_LOCKREF_SHIFT                      4
#define SAND_HAL_MA_SI13_DEBUG_01_LOCKREF_MSB                        4
#define SAND_HAL_MA_SI13_DEBUG_01_LOCKREF_LSB                        4
#define SAND_HAL_MA_SI13_DEBUG_01_LOCKREF_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI13_DEBUG_01_LOCKREF_DEFAULT                    0x00000000
#define SAND_HAL_MA_SI13_DEBUG_01_INTLOOPBACKN_MASK                  0x00000008
#define SAND_HAL_MA_SI13_DEBUG_01_INTLOOPBACKN_SHIFT                 3
#define SAND_HAL_MA_SI13_DEBUG_01_INTLOOPBACKN_MSB                   3
#define SAND_HAL_MA_SI13_DEBUG_01_INTLOOPBACKN_LSB                   3
#define SAND_HAL_MA_SI13_DEBUG_01_INTLOOPBACKN_TYPE                  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI13_DEBUG_01_INTLOOPBACKN_DEFAULT               0x00000001
#define SAND_HAL_MA_SI13_DEBUG_01_ENSYNCDET_MASK                     0x00000004
#define SAND_HAL_MA_SI13_DEBUG_01_ENSYNCDET_SHIFT                    2
#define SAND_HAL_MA_SI13_DEBUG_01_ENSYNCDET_MSB                      2
#define SAND_HAL_MA_SI13_DEBUG_01_ENSYNCDET_LSB                      2
#define SAND_HAL_MA_SI13_DEBUG_01_ENSYNCDET_TYPE                     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI13_DEBUG_01_ENSYNCDET_DEFAULT                  0x00000000
#define SAND_HAL_MA_SI13_DEBUG_01_EMPH_MASK                          0x00000003
#define SAND_HAL_MA_SI13_DEBUG_01_EMPH_SHIFT                         0
#define SAND_HAL_MA_SI13_DEBUG_01_EMPH_MSB                           1
#define SAND_HAL_MA_SI13_DEBUG_01_EMPH_LSB                           0
#define SAND_HAL_MA_SI13_DEBUG_01_EMPH_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI13_DEBUG_01_EMPH_DEFAULT                       0x00000000

/* field level defines for Device: MA  Register: si14_debug_01 */
#define SAND_HAL_MA_SI14_DEBUG_01_WRAPBACKN_MASK                     0x80000000
#define SAND_HAL_MA_SI14_DEBUG_01_WRAPBACKN_SHIFT                    31
#define SAND_HAL_MA_SI14_DEBUG_01_WRAPBACKN_MSB                      31
#define SAND_HAL_MA_SI14_DEBUG_01_WRAPBACKN_LSB                      31
#define SAND_HAL_MA_SI14_DEBUG_01_WRAPBACKN_TYPE                     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI14_DEBUG_01_WRAPBACKN_DEFAULT                  0x00000001
#define SAND_HAL_MA_SI14_DEBUG_01_VTXLO_MASK                         0x70000000
#define SAND_HAL_MA_SI14_DEBUG_01_VTXLO_SHIFT                        28
#define SAND_HAL_MA_SI14_DEBUG_01_VTXLO_MSB                          30
#define SAND_HAL_MA_SI14_DEBUG_01_VTXLO_LSB                          28
#define SAND_HAL_MA_SI14_DEBUG_01_VTXLO_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI14_DEBUG_01_VTXLO_DEFAULT                      0x00000000
#define SAND_HAL_MA_SI14_DEBUG_01_TZ_MASK                            0x0c000000
#define SAND_HAL_MA_SI14_DEBUG_01_TZ_SHIFT                           26
#define SAND_HAL_MA_SI14_DEBUG_01_TZ_MSB                             27
#define SAND_HAL_MA_SI14_DEBUG_01_TZ_LSB                             26
#define SAND_HAL_MA_SI14_DEBUG_01_TZ_TYPE                            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI14_DEBUG_01_TZ_DEFAULT                         0x00000003
#define SAND_HAL_MA_SI14_DEBUG_01_TP_MASK                            0x03000000
#define SAND_HAL_MA_SI14_DEBUG_01_TP_SHIFT                           24
#define SAND_HAL_MA_SI14_DEBUG_01_TP_MSB                             25
#define SAND_HAL_MA_SI14_DEBUG_01_TP_LSB                             24
#define SAND_HAL_MA_SI14_DEBUG_01_TP_TYPE                            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI14_DEBUG_01_TP_DEFAULT                         0x00000000
#define SAND_HAL_MA_SI14_DEBUG_01_TERMT_MASK                         0x00c00000
#define SAND_HAL_MA_SI14_DEBUG_01_TERMT_SHIFT                        22
#define SAND_HAL_MA_SI14_DEBUG_01_TERMT_MSB                          23
#define SAND_HAL_MA_SI14_DEBUG_01_TERMT_LSB                          22
#define SAND_HAL_MA_SI14_DEBUG_01_TERMT_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI14_DEBUG_01_TERMT_DEFAULT                      0x00000002
#define SAND_HAL_MA_SI14_DEBUG_01_SELFTEST_MASK                      0x00380000
#define SAND_HAL_MA_SI14_DEBUG_01_SELFTEST_SHIFT                     19
#define SAND_HAL_MA_SI14_DEBUG_01_SELFTEST_MSB                       21
#define SAND_HAL_MA_SI14_DEBUG_01_SELFTEST_LSB                       19
#define SAND_HAL_MA_SI14_DEBUG_01_SELFTEST_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI14_DEBUG_01_SELFTEST_DEFAULT                   0x00000000
#define SAND_HAL_MA_SI14_DEBUG_01_RZ_MASK                            0x00060000
#define SAND_HAL_MA_SI14_DEBUG_01_RZ_SHIFT                           17
#define SAND_HAL_MA_SI14_DEBUG_01_RZ_MSB                             18
#define SAND_HAL_MA_SI14_DEBUG_01_RZ_LSB                             17
#define SAND_HAL_MA_SI14_DEBUG_01_RZ_TYPE                            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI14_DEBUG_01_RZ_DEFAULT                         0x00000003
#define SAND_HAL_MA_SI14_DEBUG_01_RP_MASK                            0x00018000
#define SAND_HAL_MA_SI14_DEBUG_01_RP_SHIFT                           15
#define SAND_HAL_MA_SI14_DEBUG_01_RP_MSB                             16
#define SAND_HAL_MA_SI14_DEBUG_01_RP_LSB                             15
#define SAND_HAL_MA_SI14_DEBUG_01_RP_TYPE                            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI14_DEBUG_01_RP_DEFAULT                         0x00000000
#define SAND_HAL_MA_SI14_DEBUG_01_REVLOOPBACKN_MASK                  0x00004000
#define SAND_HAL_MA_SI14_DEBUG_01_REVLOOPBACKN_SHIFT                 14
#define SAND_HAL_MA_SI14_DEBUG_01_REVLOOPBACKN_MSB                   14
#define SAND_HAL_MA_SI14_DEBUG_01_REVLOOPBACKN_LSB                   14
#define SAND_HAL_MA_SI14_DEBUG_01_REVLOOPBACKN_TYPE                  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI14_DEBUG_01_REVLOOPBACKN_DEFAULT               0x00000001
#define SAND_HAL_MA_SI14_DEBUG_01_RESET_MASK                         0x00002000
#define SAND_HAL_MA_SI14_DEBUG_01_RESET_SHIFT                        13
#define SAND_HAL_MA_SI14_DEBUG_01_RESET_MSB                          13
#define SAND_HAL_MA_SI14_DEBUG_01_RESET_LSB                          13
#define SAND_HAL_MA_SI14_DEBUG_01_RESET_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI14_DEBUG_01_RESET_DEFAULT                      0x00000001
#define SAND_HAL_MA_SI14_DEBUG_01_REF50C_MASK                        0x00001000
#define SAND_HAL_MA_SI14_DEBUG_01_REF50C_SHIFT                       12
#define SAND_HAL_MA_SI14_DEBUG_01_REF50C_MSB                         12
#define SAND_HAL_MA_SI14_DEBUG_01_REF50C_LSB                         12
#define SAND_HAL_MA_SI14_DEBUG_01_REF50C_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI14_DEBUG_01_REF50C_DEFAULT                     0x00000001
#define SAND_HAL_MA_SI14_DEBUG_01_RDWS_MASK                          0x00000800
#define SAND_HAL_MA_SI14_DEBUG_01_RDWS_SHIFT                         11
#define SAND_HAL_MA_SI14_DEBUG_01_RDWS_MSB                           11
#define SAND_HAL_MA_SI14_DEBUG_01_RDWS_LSB                           11
#define SAND_HAL_MA_SI14_DEBUG_01_RDWS_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI14_DEBUG_01_RDWS_DEFAULT                       0x00000001
#define SAND_HAL_MA_SI14_DEBUG_01_RBCRESET_MASK                      0x00000400
#define SAND_HAL_MA_SI14_DEBUG_01_RBCRESET_SHIFT                     10
#define SAND_HAL_MA_SI14_DEBUG_01_RBCRESET_MSB                       10
#define SAND_HAL_MA_SI14_DEBUG_01_RBCRESET_LSB                       10
#define SAND_HAL_MA_SI14_DEBUG_01_RBCRESET_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI14_DEBUG_01_RBCRESET_DEFAULT                   0x00000001
#define SAND_HAL_MA_SI14_DEBUG_01_PDRX_MASK                          0x00000100
#define SAND_HAL_MA_SI14_DEBUG_01_PDRX_SHIFT                         8
#define SAND_HAL_MA_SI14_DEBUG_01_PDRX_MSB                           8
#define SAND_HAL_MA_SI14_DEBUG_01_PDRX_LSB                           8
#define SAND_HAL_MA_SI14_DEBUG_01_PDRX_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI14_DEBUG_01_PDRX_DEFAULT                       0x00000000
#define SAND_HAL_MA_SI14_DEBUG_01_PDOWNT_MASK                        0x00000080
#define SAND_HAL_MA_SI14_DEBUG_01_PDOWNT_SHIFT                       7
#define SAND_HAL_MA_SI14_DEBUG_01_PDOWNT_MSB                         7
#define SAND_HAL_MA_SI14_DEBUG_01_PDOWNT_LSB                         7
#define SAND_HAL_MA_SI14_DEBUG_01_PDOWNT_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI14_DEBUG_01_PDOWNT_DEFAULT                     0x00000000
#define SAND_HAL_MA_SI14_DEBUG_01_PDOWNR_MASK                        0x00000040
#define SAND_HAL_MA_SI14_DEBUG_01_PDOWNR_SHIFT                       6
#define SAND_HAL_MA_SI14_DEBUG_01_PDOWNR_MSB                         6
#define SAND_HAL_MA_SI14_DEBUG_01_PDOWNR_LSB                         6
#define SAND_HAL_MA_SI14_DEBUG_01_PDOWNR_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI14_DEBUG_01_PDOWNR_DEFAULT                     0x00000000
#define SAND_HAL_MA_SI14_DEBUG_01_PADLOOPBACKN_MASK                  0x00000020
#define SAND_HAL_MA_SI14_DEBUG_01_PADLOOPBACKN_SHIFT                 5
#define SAND_HAL_MA_SI14_DEBUG_01_PADLOOPBACKN_MSB                   5
#define SAND_HAL_MA_SI14_DEBUG_01_PADLOOPBACKN_LSB                   5
#define SAND_HAL_MA_SI14_DEBUG_01_PADLOOPBACKN_TYPE                  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI14_DEBUG_01_PADLOOPBACKN_DEFAULT               0x00000001
#define SAND_HAL_MA_SI14_DEBUG_01_LOCKREF_MASK                       0x00000010
#define SAND_HAL_MA_SI14_DEBUG_01_LOCKREF_SHIFT                      4
#define SAND_HAL_MA_SI14_DEBUG_01_LOCKREF_MSB                        4
#define SAND_HAL_MA_SI14_DEBUG_01_LOCKREF_LSB                        4
#define SAND_HAL_MA_SI14_DEBUG_01_LOCKREF_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI14_DEBUG_01_LOCKREF_DEFAULT                    0x00000000
#define SAND_HAL_MA_SI14_DEBUG_01_INTLOOPBACKN_MASK                  0x00000008
#define SAND_HAL_MA_SI14_DEBUG_01_INTLOOPBACKN_SHIFT                 3
#define SAND_HAL_MA_SI14_DEBUG_01_INTLOOPBACKN_MSB                   3
#define SAND_HAL_MA_SI14_DEBUG_01_INTLOOPBACKN_LSB                   3
#define SAND_HAL_MA_SI14_DEBUG_01_INTLOOPBACKN_TYPE                  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI14_DEBUG_01_INTLOOPBACKN_DEFAULT               0x00000001
#define SAND_HAL_MA_SI14_DEBUG_01_ENSYNCDET_MASK                     0x00000004
#define SAND_HAL_MA_SI14_DEBUG_01_ENSYNCDET_SHIFT                    2
#define SAND_HAL_MA_SI14_DEBUG_01_ENSYNCDET_MSB                      2
#define SAND_HAL_MA_SI14_DEBUG_01_ENSYNCDET_LSB                      2
#define SAND_HAL_MA_SI14_DEBUG_01_ENSYNCDET_TYPE                     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI14_DEBUG_01_ENSYNCDET_DEFAULT                  0x00000000
#define SAND_HAL_MA_SI14_DEBUG_01_EMPH_MASK                          0x00000003
#define SAND_HAL_MA_SI14_DEBUG_01_EMPH_SHIFT                         0
#define SAND_HAL_MA_SI14_DEBUG_01_EMPH_MSB                           1
#define SAND_HAL_MA_SI14_DEBUG_01_EMPH_LSB                           0
#define SAND_HAL_MA_SI14_DEBUG_01_EMPH_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI14_DEBUG_01_EMPH_DEFAULT                       0x00000000

/* field level defines for Device: MA  Register: si15_debug_01 */
#define SAND_HAL_MA_SI15_DEBUG_01_WRAPBACKN_MASK                     0x80000000
#define SAND_HAL_MA_SI15_DEBUG_01_WRAPBACKN_SHIFT                    31
#define SAND_HAL_MA_SI15_DEBUG_01_WRAPBACKN_MSB                      31
#define SAND_HAL_MA_SI15_DEBUG_01_WRAPBACKN_LSB                      31
#define SAND_HAL_MA_SI15_DEBUG_01_WRAPBACKN_TYPE                     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI15_DEBUG_01_WRAPBACKN_DEFAULT                  0x00000001
#define SAND_HAL_MA_SI15_DEBUG_01_VTXLO_MASK                         0x70000000
#define SAND_HAL_MA_SI15_DEBUG_01_VTXLO_SHIFT                        28
#define SAND_HAL_MA_SI15_DEBUG_01_VTXLO_MSB                          30
#define SAND_HAL_MA_SI15_DEBUG_01_VTXLO_LSB                          28
#define SAND_HAL_MA_SI15_DEBUG_01_VTXLO_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI15_DEBUG_01_VTXLO_DEFAULT                      0x00000000
#define SAND_HAL_MA_SI15_DEBUG_01_TZ_MASK                            0x0c000000
#define SAND_HAL_MA_SI15_DEBUG_01_TZ_SHIFT                           26
#define SAND_HAL_MA_SI15_DEBUG_01_TZ_MSB                             27
#define SAND_HAL_MA_SI15_DEBUG_01_TZ_LSB                             26
#define SAND_HAL_MA_SI15_DEBUG_01_TZ_TYPE                            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI15_DEBUG_01_TZ_DEFAULT                         0x00000003
#define SAND_HAL_MA_SI15_DEBUG_01_TP_MASK                            0x03000000
#define SAND_HAL_MA_SI15_DEBUG_01_TP_SHIFT                           24
#define SAND_HAL_MA_SI15_DEBUG_01_TP_MSB                             25
#define SAND_HAL_MA_SI15_DEBUG_01_TP_LSB                             24
#define SAND_HAL_MA_SI15_DEBUG_01_TP_TYPE                            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI15_DEBUG_01_TP_DEFAULT                         0x00000000
#define SAND_HAL_MA_SI15_DEBUG_01_TERMT_MASK                         0x00c00000
#define SAND_HAL_MA_SI15_DEBUG_01_TERMT_SHIFT                        22
#define SAND_HAL_MA_SI15_DEBUG_01_TERMT_MSB                          23
#define SAND_HAL_MA_SI15_DEBUG_01_TERMT_LSB                          22
#define SAND_HAL_MA_SI15_DEBUG_01_TERMT_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI15_DEBUG_01_TERMT_DEFAULT                      0x00000002
#define SAND_HAL_MA_SI15_DEBUG_01_SELFTEST_MASK                      0x00380000
#define SAND_HAL_MA_SI15_DEBUG_01_SELFTEST_SHIFT                     19
#define SAND_HAL_MA_SI15_DEBUG_01_SELFTEST_MSB                       21
#define SAND_HAL_MA_SI15_DEBUG_01_SELFTEST_LSB                       19
#define SAND_HAL_MA_SI15_DEBUG_01_SELFTEST_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI15_DEBUG_01_SELFTEST_DEFAULT                   0x00000000
#define SAND_HAL_MA_SI15_DEBUG_01_RZ_MASK                            0x00060000
#define SAND_HAL_MA_SI15_DEBUG_01_RZ_SHIFT                           17
#define SAND_HAL_MA_SI15_DEBUG_01_RZ_MSB                             18
#define SAND_HAL_MA_SI15_DEBUG_01_RZ_LSB                             17
#define SAND_HAL_MA_SI15_DEBUG_01_RZ_TYPE                            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI15_DEBUG_01_RZ_DEFAULT                         0x00000003
#define SAND_HAL_MA_SI15_DEBUG_01_RP_MASK                            0x00018000
#define SAND_HAL_MA_SI15_DEBUG_01_RP_SHIFT                           15
#define SAND_HAL_MA_SI15_DEBUG_01_RP_MSB                             16
#define SAND_HAL_MA_SI15_DEBUG_01_RP_LSB                             15
#define SAND_HAL_MA_SI15_DEBUG_01_RP_TYPE                            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI15_DEBUG_01_RP_DEFAULT                         0x00000000
#define SAND_HAL_MA_SI15_DEBUG_01_REVLOOPBACKN_MASK                  0x00004000
#define SAND_HAL_MA_SI15_DEBUG_01_REVLOOPBACKN_SHIFT                 14
#define SAND_HAL_MA_SI15_DEBUG_01_REVLOOPBACKN_MSB                   14
#define SAND_HAL_MA_SI15_DEBUG_01_REVLOOPBACKN_LSB                   14
#define SAND_HAL_MA_SI15_DEBUG_01_REVLOOPBACKN_TYPE                  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI15_DEBUG_01_REVLOOPBACKN_DEFAULT               0x00000001
#define SAND_HAL_MA_SI15_DEBUG_01_RESET_MASK                         0x00002000
#define SAND_HAL_MA_SI15_DEBUG_01_RESET_SHIFT                        13
#define SAND_HAL_MA_SI15_DEBUG_01_RESET_MSB                          13
#define SAND_HAL_MA_SI15_DEBUG_01_RESET_LSB                          13
#define SAND_HAL_MA_SI15_DEBUG_01_RESET_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI15_DEBUG_01_RESET_DEFAULT                      0x00000001
#define SAND_HAL_MA_SI15_DEBUG_01_REF50C_MASK                        0x00001000
#define SAND_HAL_MA_SI15_DEBUG_01_REF50C_SHIFT                       12
#define SAND_HAL_MA_SI15_DEBUG_01_REF50C_MSB                         12
#define SAND_HAL_MA_SI15_DEBUG_01_REF50C_LSB                         12
#define SAND_HAL_MA_SI15_DEBUG_01_REF50C_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI15_DEBUG_01_REF50C_DEFAULT                     0x00000001
#define SAND_HAL_MA_SI15_DEBUG_01_RDWS_MASK                          0x00000800
#define SAND_HAL_MA_SI15_DEBUG_01_RDWS_SHIFT                         11
#define SAND_HAL_MA_SI15_DEBUG_01_RDWS_MSB                           11
#define SAND_HAL_MA_SI15_DEBUG_01_RDWS_LSB                           11
#define SAND_HAL_MA_SI15_DEBUG_01_RDWS_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI15_DEBUG_01_RDWS_DEFAULT                       0x00000001
#define SAND_HAL_MA_SI15_DEBUG_01_RBCRESET_MASK                      0x00000400
#define SAND_HAL_MA_SI15_DEBUG_01_RBCRESET_SHIFT                     10
#define SAND_HAL_MA_SI15_DEBUG_01_RBCRESET_MSB                       10
#define SAND_HAL_MA_SI15_DEBUG_01_RBCRESET_LSB                       10
#define SAND_HAL_MA_SI15_DEBUG_01_RBCRESET_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI15_DEBUG_01_RBCRESET_DEFAULT                   0x00000001
#define SAND_HAL_MA_SI15_DEBUG_01_PDRX_MASK                          0x00000100
#define SAND_HAL_MA_SI15_DEBUG_01_PDRX_SHIFT                         8
#define SAND_HAL_MA_SI15_DEBUG_01_PDRX_MSB                           8
#define SAND_HAL_MA_SI15_DEBUG_01_PDRX_LSB                           8
#define SAND_HAL_MA_SI15_DEBUG_01_PDRX_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI15_DEBUG_01_PDRX_DEFAULT                       0x00000000
#define SAND_HAL_MA_SI15_DEBUG_01_PDOWNT_MASK                        0x00000080
#define SAND_HAL_MA_SI15_DEBUG_01_PDOWNT_SHIFT                       7
#define SAND_HAL_MA_SI15_DEBUG_01_PDOWNT_MSB                         7
#define SAND_HAL_MA_SI15_DEBUG_01_PDOWNT_LSB                         7
#define SAND_HAL_MA_SI15_DEBUG_01_PDOWNT_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI15_DEBUG_01_PDOWNT_DEFAULT                     0x00000000
#define SAND_HAL_MA_SI15_DEBUG_01_PDOWNR_MASK                        0x00000040
#define SAND_HAL_MA_SI15_DEBUG_01_PDOWNR_SHIFT                       6
#define SAND_HAL_MA_SI15_DEBUG_01_PDOWNR_MSB                         6
#define SAND_HAL_MA_SI15_DEBUG_01_PDOWNR_LSB                         6
#define SAND_HAL_MA_SI15_DEBUG_01_PDOWNR_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI15_DEBUG_01_PDOWNR_DEFAULT                     0x00000000
#define SAND_HAL_MA_SI15_DEBUG_01_PADLOOPBACKN_MASK                  0x00000020
#define SAND_HAL_MA_SI15_DEBUG_01_PADLOOPBACKN_SHIFT                 5
#define SAND_HAL_MA_SI15_DEBUG_01_PADLOOPBACKN_MSB                   5
#define SAND_HAL_MA_SI15_DEBUG_01_PADLOOPBACKN_LSB                   5
#define SAND_HAL_MA_SI15_DEBUG_01_PADLOOPBACKN_TYPE                  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI15_DEBUG_01_PADLOOPBACKN_DEFAULT               0x00000001
#define SAND_HAL_MA_SI15_DEBUG_01_LOCKREF_MASK                       0x00000010
#define SAND_HAL_MA_SI15_DEBUG_01_LOCKREF_SHIFT                      4
#define SAND_HAL_MA_SI15_DEBUG_01_LOCKREF_MSB                        4
#define SAND_HAL_MA_SI15_DEBUG_01_LOCKREF_LSB                        4
#define SAND_HAL_MA_SI15_DEBUG_01_LOCKREF_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI15_DEBUG_01_LOCKREF_DEFAULT                    0x00000000
#define SAND_HAL_MA_SI15_DEBUG_01_INTLOOPBACKN_MASK                  0x00000008
#define SAND_HAL_MA_SI15_DEBUG_01_INTLOOPBACKN_SHIFT                 3
#define SAND_HAL_MA_SI15_DEBUG_01_INTLOOPBACKN_MSB                   3
#define SAND_HAL_MA_SI15_DEBUG_01_INTLOOPBACKN_LSB                   3
#define SAND_HAL_MA_SI15_DEBUG_01_INTLOOPBACKN_TYPE                  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI15_DEBUG_01_INTLOOPBACKN_DEFAULT               0x00000001
#define SAND_HAL_MA_SI15_DEBUG_01_ENSYNCDET_MASK                     0x00000004
#define SAND_HAL_MA_SI15_DEBUG_01_ENSYNCDET_SHIFT                    2
#define SAND_HAL_MA_SI15_DEBUG_01_ENSYNCDET_MSB                      2
#define SAND_HAL_MA_SI15_DEBUG_01_ENSYNCDET_LSB                      2
#define SAND_HAL_MA_SI15_DEBUG_01_ENSYNCDET_TYPE                     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI15_DEBUG_01_ENSYNCDET_DEFAULT                  0x00000000
#define SAND_HAL_MA_SI15_DEBUG_01_EMPH_MASK                          0x00000003
#define SAND_HAL_MA_SI15_DEBUG_01_EMPH_SHIFT                         0
#define SAND_HAL_MA_SI15_DEBUG_01_EMPH_MSB                           1
#define SAND_HAL_MA_SI15_DEBUG_01_EMPH_LSB                           0
#define SAND_HAL_MA_SI15_DEBUG_01_EMPH_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI15_DEBUG_01_EMPH_DEFAULT                       0x00000000

/* field level defines for Device: MA  Register: si0_debug_02 */
#define SAND_HAL_MA_SI0_DEBUG_02_PD_MASK                             0x20000000
#define SAND_HAL_MA_SI0_DEBUG_02_PD_SHIFT                            29
#define SAND_HAL_MA_SI0_DEBUG_02_PD_MSB                              29
#define SAND_HAL_MA_SI0_DEBUG_02_PD_LSB                              29
#define SAND_HAL_MA_SI0_DEBUG_02_PD_TYPE                             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI0_DEBUG_02_PD_DEFAULT                          0x00000000
#define SAND_HAL_MA_SI0_DEBUG_02_TERMEN_MASK                         0x10000000
#define SAND_HAL_MA_SI0_DEBUG_02_TERMEN_SHIFT                        28
#define SAND_HAL_MA_SI0_DEBUG_02_TERMEN_MSB                          28
#define SAND_HAL_MA_SI0_DEBUG_02_TERMEN_LSB                          28
#define SAND_HAL_MA_SI0_DEBUG_02_TERMEN_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI0_DEBUG_02_TERMEN_DEFAULT                      0x00000000
#define SAND_HAL_MA_SI0_DEBUG_02_MUXLPN_MASK                         0x08000000
#define SAND_HAL_MA_SI0_DEBUG_02_MUXLPN_SHIFT                        27
#define SAND_HAL_MA_SI0_DEBUG_02_MUXLPN_MSB                          27
#define SAND_HAL_MA_SI0_DEBUG_02_MUXLPN_LSB                          27
#define SAND_HAL_MA_SI0_DEBUG_02_MUXLPN_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI0_DEBUG_02_MUXLPN_DEFAULT                      0x00000001
#define SAND_HAL_MA_SI0_DEBUG_02_PADLPN_MASK                         0x04000000
#define SAND_HAL_MA_SI0_DEBUG_02_PADLPN_SHIFT                        26
#define SAND_HAL_MA_SI0_DEBUG_02_PADLPN_MSB                          26
#define SAND_HAL_MA_SI0_DEBUG_02_PADLPN_LSB                          26
#define SAND_HAL_MA_SI0_DEBUG_02_PADLPN_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI0_DEBUG_02_PADLPN_DEFAULT                      0x00000001
#define SAND_HAL_MA_SI0_DEBUG_02_TERM1_MASK                          0x02000000
#define SAND_HAL_MA_SI0_DEBUG_02_TERM1_SHIFT                         25
#define SAND_HAL_MA_SI0_DEBUG_02_TERM1_MSB                           25
#define SAND_HAL_MA_SI0_DEBUG_02_TERM1_LSB                           25
#define SAND_HAL_MA_SI0_DEBUG_02_TERM1_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI0_DEBUG_02_TERM1_DEFAULT                       0x00000000
#define SAND_HAL_MA_SI0_DEBUG_02_TERM0_MASK                          0x01000000
#define SAND_HAL_MA_SI0_DEBUG_02_TERM0_SHIFT                         24
#define SAND_HAL_MA_SI0_DEBUG_02_TERM0_MSB                           24
#define SAND_HAL_MA_SI0_DEBUG_02_TERM0_LSB                           24
#define SAND_HAL_MA_SI0_DEBUG_02_TERM0_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI0_DEBUG_02_TERM0_DEFAULT                       0x00000000
#define SAND_HAL_MA_SI0_DEBUG_02_REF50R_MASK                         0x00800000
#define SAND_HAL_MA_SI0_DEBUG_02_REF50R_SHIFT                        23
#define SAND_HAL_MA_SI0_DEBUG_02_REF50R_MSB                          23
#define SAND_HAL_MA_SI0_DEBUG_02_REF50R_LSB                          23
#define SAND_HAL_MA_SI0_DEBUG_02_REF50R_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI0_DEBUG_02_REF50R_DEFAULT                      0x00000001
#define SAND_HAL_MA_SI0_DEBUG_02_AUTO_TRIM_OVERRIDET_MASK            0x00400000
#define SAND_HAL_MA_SI0_DEBUG_02_AUTO_TRIM_OVERRIDET_SHIFT           22
#define SAND_HAL_MA_SI0_DEBUG_02_AUTO_TRIM_OVERRIDET_MSB             22
#define SAND_HAL_MA_SI0_DEBUG_02_AUTO_TRIM_OVERRIDET_LSB             22
#define SAND_HAL_MA_SI0_DEBUG_02_AUTO_TRIM_OVERRIDET_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI0_DEBUG_02_AUTO_TRIM_OVERRIDET_DEFAULT         0x00000001
#define SAND_HAL_MA_SI0_DEBUG_02_AUTO_TRIM_OVERRIDER_MASK            0x00200000
#define SAND_HAL_MA_SI0_DEBUG_02_AUTO_TRIM_OVERRIDER_SHIFT           21
#define SAND_HAL_MA_SI0_DEBUG_02_AUTO_TRIM_OVERRIDER_MSB             21
#define SAND_HAL_MA_SI0_DEBUG_02_AUTO_TRIM_OVERRIDER_LSB             21
#define SAND_HAL_MA_SI0_DEBUG_02_AUTO_TRIM_OVERRIDER_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI0_DEBUG_02_AUTO_TRIM_OVERRIDER_DEFAULT         0x00000001
#define SAND_HAL_MA_SI0_DEBUG_02_SYNCPOL_MASK                        0x00100000
#define SAND_HAL_MA_SI0_DEBUG_02_SYNCPOL_SHIFT                       20
#define SAND_HAL_MA_SI0_DEBUG_02_SYNCPOL_MSB                         20
#define SAND_HAL_MA_SI0_DEBUG_02_SYNCPOL_LSB                         20
#define SAND_HAL_MA_SI0_DEBUG_02_SYNCPOL_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI0_DEBUG_02_SYNCPOL_DEFAULT                     0x00000001
#define SAND_HAL_MA_SI0_DEBUG_02_SYNCMASK_MASK                       0x000ffc00
#define SAND_HAL_MA_SI0_DEBUG_02_SYNCMASK_SHIFT                      10
#define SAND_HAL_MA_SI0_DEBUG_02_SYNCMASK_MSB                        19
#define SAND_HAL_MA_SI0_DEBUG_02_SYNCMASK_LSB                        10
#define SAND_HAL_MA_SI0_DEBUG_02_SYNCMASK_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI0_DEBUG_02_SYNCMASK_DEFAULT                    0x000003ff
#define SAND_HAL_MA_SI0_DEBUG_02_SYNCCHAR_MASK                       0x000003ff
#define SAND_HAL_MA_SI0_DEBUG_02_SYNCCHAR_SHIFT                      0
#define SAND_HAL_MA_SI0_DEBUG_02_SYNCCHAR_MSB                        9
#define SAND_HAL_MA_SI0_DEBUG_02_SYNCCHAR_LSB                        0
#define SAND_HAL_MA_SI0_DEBUG_02_SYNCCHAR_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI0_DEBUG_02_SYNCCHAR_DEFAULT                    0x00000305

/* field level defines for Device: MA  Register: si1_debug_02 */
#define SAND_HAL_MA_SI1_DEBUG_02_PD_MASK                             0x20000000
#define SAND_HAL_MA_SI1_DEBUG_02_PD_SHIFT                            29
#define SAND_HAL_MA_SI1_DEBUG_02_PD_MSB                              29
#define SAND_HAL_MA_SI1_DEBUG_02_PD_LSB                              29
#define SAND_HAL_MA_SI1_DEBUG_02_PD_TYPE                             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI1_DEBUG_02_PD_DEFAULT                          0x00000000
#define SAND_HAL_MA_SI1_DEBUG_02_TERMEN_MASK                         0x10000000
#define SAND_HAL_MA_SI1_DEBUG_02_TERMEN_SHIFT                        28
#define SAND_HAL_MA_SI1_DEBUG_02_TERMEN_MSB                          28
#define SAND_HAL_MA_SI1_DEBUG_02_TERMEN_LSB                          28
#define SAND_HAL_MA_SI1_DEBUG_02_TERMEN_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI1_DEBUG_02_TERMEN_DEFAULT                      0x00000000
#define SAND_HAL_MA_SI1_DEBUG_02_MUXLPN_MASK                         0x08000000
#define SAND_HAL_MA_SI1_DEBUG_02_MUXLPN_SHIFT                        27
#define SAND_HAL_MA_SI1_DEBUG_02_MUXLPN_MSB                          27
#define SAND_HAL_MA_SI1_DEBUG_02_MUXLPN_LSB                          27
#define SAND_HAL_MA_SI1_DEBUG_02_MUXLPN_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI1_DEBUG_02_MUXLPN_DEFAULT                      0x00000001
#define SAND_HAL_MA_SI1_DEBUG_02_PADLPN_MASK                         0x04000000
#define SAND_HAL_MA_SI1_DEBUG_02_PADLPN_SHIFT                        26
#define SAND_HAL_MA_SI1_DEBUG_02_PADLPN_MSB                          26
#define SAND_HAL_MA_SI1_DEBUG_02_PADLPN_LSB                          26
#define SAND_HAL_MA_SI1_DEBUG_02_PADLPN_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI1_DEBUG_02_PADLPN_DEFAULT                      0x00000001
#define SAND_HAL_MA_SI1_DEBUG_02_TERM1_MASK                          0x02000000
#define SAND_HAL_MA_SI1_DEBUG_02_TERM1_SHIFT                         25
#define SAND_HAL_MA_SI1_DEBUG_02_TERM1_MSB                           25
#define SAND_HAL_MA_SI1_DEBUG_02_TERM1_LSB                           25
#define SAND_HAL_MA_SI1_DEBUG_02_TERM1_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI1_DEBUG_02_TERM1_DEFAULT                       0x00000000
#define SAND_HAL_MA_SI1_DEBUG_02_TERM0_MASK                          0x01000000
#define SAND_HAL_MA_SI1_DEBUG_02_TERM0_SHIFT                         24
#define SAND_HAL_MA_SI1_DEBUG_02_TERM0_MSB                           24
#define SAND_HAL_MA_SI1_DEBUG_02_TERM0_LSB                           24
#define SAND_HAL_MA_SI1_DEBUG_02_TERM0_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI1_DEBUG_02_TERM0_DEFAULT                       0x00000000
#define SAND_HAL_MA_SI1_DEBUG_02_REF50R_MASK                         0x00800000
#define SAND_HAL_MA_SI1_DEBUG_02_REF50R_SHIFT                        23
#define SAND_HAL_MA_SI1_DEBUG_02_REF50R_MSB                          23
#define SAND_HAL_MA_SI1_DEBUG_02_REF50R_LSB                          23
#define SAND_HAL_MA_SI1_DEBUG_02_REF50R_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI1_DEBUG_02_REF50R_DEFAULT                      0x00000001
#define SAND_HAL_MA_SI1_DEBUG_02_AUTO_TRIM_OVERRIDET_MASK            0x00400000
#define SAND_HAL_MA_SI1_DEBUG_02_AUTO_TRIM_OVERRIDET_SHIFT           22
#define SAND_HAL_MA_SI1_DEBUG_02_AUTO_TRIM_OVERRIDET_MSB             22
#define SAND_HAL_MA_SI1_DEBUG_02_AUTO_TRIM_OVERRIDET_LSB             22
#define SAND_HAL_MA_SI1_DEBUG_02_AUTO_TRIM_OVERRIDET_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI1_DEBUG_02_AUTO_TRIM_OVERRIDET_DEFAULT         0x00000001
#define SAND_HAL_MA_SI1_DEBUG_02_AUTO_TRIM_OVERRIDER_MASK            0x00200000
#define SAND_HAL_MA_SI1_DEBUG_02_AUTO_TRIM_OVERRIDER_SHIFT           21
#define SAND_HAL_MA_SI1_DEBUG_02_AUTO_TRIM_OVERRIDER_MSB             21
#define SAND_HAL_MA_SI1_DEBUG_02_AUTO_TRIM_OVERRIDER_LSB             21
#define SAND_HAL_MA_SI1_DEBUG_02_AUTO_TRIM_OVERRIDER_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI1_DEBUG_02_AUTO_TRIM_OVERRIDER_DEFAULT         0x00000001
#define SAND_HAL_MA_SI1_DEBUG_02_SYNCPOL_MASK                        0x00100000
#define SAND_HAL_MA_SI1_DEBUG_02_SYNCPOL_SHIFT                       20
#define SAND_HAL_MA_SI1_DEBUG_02_SYNCPOL_MSB                         20
#define SAND_HAL_MA_SI1_DEBUG_02_SYNCPOL_LSB                         20
#define SAND_HAL_MA_SI1_DEBUG_02_SYNCPOL_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI1_DEBUG_02_SYNCPOL_DEFAULT                     0x00000001
#define SAND_HAL_MA_SI1_DEBUG_02_SYNCMASK_MASK                       0x000ffc00
#define SAND_HAL_MA_SI1_DEBUG_02_SYNCMASK_SHIFT                      10
#define SAND_HAL_MA_SI1_DEBUG_02_SYNCMASK_MSB                        19
#define SAND_HAL_MA_SI1_DEBUG_02_SYNCMASK_LSB                        10
#define SAND_HAL_MA_SI1_DEBUG_02_SYNCMASK_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI1_DEBUG_02_SYNCMASK_DEFAULT                    0x000003ff
#define SAND_HAL_MA_SI1_DEBUG_02_SYNCCHAR_MASK                       0x000003ff
#define SAND_HAL_MA_SI1_DEBUG_02_SYNCCHAR_SHIFT                      0
#define SAND_HAL_MA_SI1_DEBUG_02_SYNCCHAR_MSB                        9
#define SAND_HAL_MA_SI1_DEBUG_02_SYNCCHAR_LSB                        0
#define SAND_HAL_MA_SI1_DEBUG_02_SYNCCHAR_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI1_DEBUG_02_SYNCCHAR_DEFAULT                    0x00000305

/* field level defines for Device: MA  Register: si2_debug_02 */
#define SAND_HAL_MA_SI2_DEBUG_02_PD_MASK                             0x20000000
#define SAND_HAL_MA_SI2_DEBUG_02_PD_SHIFT                            29
#define SAND_HAL_MA_SI2_DEBUG_02_PD_MSB                              29
#define SAND_HAL_MA_SI2_DEBUG_02_PD_LSB                              29
#define SAND_HAL_MA_SI2_DEBUG_02_PD_TYPE                             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI2_DEBUG_02_PD_DEFAULT                          0x00000000
#define SAND_HAL_MA_SI2_DEBUG_02_TERMEN_MASK                         0x10000000
#define SAND_HAL_MA_SI2_DEBUG_02_TERMEN_SHIFT                        28
#define SAND_HAL_MA_SI2_DEBUG_02_TERMEN_MSB                          28
#define SAND_HAL_MA_SI2_DEBUG_02_TERMEN_LSB                          28
#define SAND_HAL_MA_SI2_DEBUG_02_TERMEN_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI2_DEBUG_02_TERMEN_DEFAULT                      0x00000000
#define SAND_HAL_MA_SI2_DEBUG_02_MUXLPN_MASK                         0x08000000
#define SAND_HAL_MA_SI2_DEBUG_02_MUXLPN_SHIFT                        27
#define SAND_HAL_MA_SI2_DEBUG_02_MUXLPN_MSB                          27
#define SAND_HAL_MA_SI2_DEBUG_02_MUXLPN_LSB                          27
#define SAND_HAL_MA_SI2_DEBUG_02_MUXLPN_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI2_DEBUG_02_MUXLPN_DEFAULT                      0x00000001
#define SAND_HAL_MA_SI2_DEBUG_02_PADLPN_MASK                         0x04000000
#define SAND_HAL_MA_SI2_DEBUG_02_PADLPN_SHIFT                        26
#define SAND_HAL_MA_SI2_DEBUG_02_PADLPN_MSB                          26
#define SAND_HAL_MA_SI2_DEBUG_02_PADLPN_LSB                          26
#define SAND_HAL_MA_SI2_DEBUG_02_PADLPN_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI2_DEBUG_02_PADLPN_DEFAULT                      0x00000001
#define SAND_HAL_MA_SI2_DEBUG_02_TERM1_MASK                          0x02000000
#define SAND_HAL_MA_SI2_DEBUG_02_TERM1_SHIFT                         25
#define SAND_HAL_MA_SI2_DEBUG_02_TERM1_MSB                           25
#define SAND_HAL_MA_SI2_DEBUG_02_TERM1_LSB                           25
#define SAND_HAL_MA_SI2_DEBUG_02_TERM1_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI2_DEBUG_02_TERM1_DEFAULT                       0x00000000
#define SAND_HAL_MA_SI2_DEBUG_02_TERM0_MASK                          0x01000000
#define SAND_HAL_MA_SI2_DEBUG_02_TERM0_SHIFT                         24
#define SAND_HAL_MA_SI2_DEBUG_02_TERM0_MSB                           24
#define SAND_HAL_MA_SI2_DEBUG_02_TERM0_LSB                           24
#define SAND_HAL_MA_SI2_DEBUG_02_TERM0_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI2_DEBUG_02_TERM0_DEFAULT                       0x00000000
#define SAND_HAL_MA_SI2_DEBUG_02_REF50R_MASK                         0x00800000
#define SAND_HAL_MA_SI2_DEBUG_02_REF50R_SHIFT                        23
#define SAND_HAL_MA_SI2_DEBUG_02_REF50R_MSB                          23
#define SAND_HAL_MA_SI2_DEBUG_02_REF50R_LSB                          23
#define SAND_HAL_MA_SI2_DEBUG_02_REF50R_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI2_DEBUG_02_REF50R_DEFAULT                      0x00000001
#define SAND_HAL_MA_SI2_DEBUG_02_AUTO_TRIM_OVERRIDET_MASK            0x00400000
#define SAND_HAL_MA_SI2_DEBUG_02_AUTO_TRIM_OVERRIDET_SHIFT           22
#define SAND_HAL_MA_SI2_DEBUG_02_AUTO_TRIM_OVERRIDET_MSB             22
#define SAND_HAL_MA_SI2_DEBUG_02_AUTO_TRIM_OVERRIDET_LSB             22
#define SAND_HAL_MA_SI2_DEBUG_02_AUTO_TRIM_OVERRIDET_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI2_DEBUG_02_AUTO_TRIM_OVERRIDET_DEFAULT         0x00000001
#define SAND_HAL_MA_SI2_DEBUG_02_AUTO_TRIM_OVERRIDER_MASK            0x00200000
#define SAND_HAL_MA_SI2_DEBUG_02_AUTO_TRIM_OVERRIDER_SHIFT           21
#define SAND_HAL_MA_SI2_DEBUG_02_AUTO_TRIM_OVERRIDER_MSB             21
#define SAND_HAL_MA_SI2_DEBUG_02_AUTO_TRIM_OVERRIDER_LSB             21
#define SAND_HAL_MA_SI2_DEBUG_02_AUTO_TRIM_OVERRIDER_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI2_DEBUG_02_AUTO_TRIM_OVERRIDER_DEFAULT         0x00000001
#define SAND_HAL_MA_SI2_DEBUG_02_SYNCPOL_MASK                        0x00100000
#define SAND_HAL_MA_SI2_DEBUG_02_SYNCPOL_SHIFT                       20
#define SAND_HAL_MA_SI2_DEBUG_02_SYNCPOL_MSB                         20
#define SAND_HAL_MA_SI2_DEBUG_02_SYNCPOL_LSB                         20
#define SAND_HAL_MA_SI2_DEBUG_02_SYNCPOL_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI2_DEBUG_02_SYNCPOL_DEFAULT                     0x00000001
#define SAND_HAL_MA_SI2_DEBUG_02_SYNCMASK_MASK                       0x000ffc00
#define SAND_HAL_MA_SI2_DEBUG_02_SYNCMASK_SHIFT                      10
#define SAND_HAL_MA_SI2_DEBUG_02_SYNCMASK_MSB                        19
#define SAND_HAL_MA_SI2_DEBUG_02_SYNCMASK_LSB                        10
#define SAND_HAL_MA_SI2_DEBUG_02_SYNCMASK_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI2_DEBUG_02_SYNCMASK_DEFAULT                    0x000003ff
#define SAND_HAL_MA_SI2_DEBUG_02_SYNCCHAR_MASK                       0x000003ff
#define SAND_HAL_MA_SI2_DEBUG_02_SYNCCHAR_SHIFT                      0
#define SAND_HAL_MA_SI2_DEBUG_02_SYNCCHAR_MSB                        9
#define SAND_HAL_MA_SI2_DEBUG_02_SYNCCHAR_LSB                        0
#define SAND_HAL_MA_SI2_DEBUG_02_SYNCCHAR_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI2_DEBUG_02_SYNCCHAR_DEFAULT                    0x00000305

/* field level defines for Device: MA  Register: si3_debug_02 */
#define SAND_HAL_MA_SI3_DEBUG_02_PD_MASK                             0x20000000
#define SAND_HAL_MA_SI3_DEBUG_02_PD_SHIFT                            29
#define SAND_HAL_MA_SI3_DEBUG_02_PD_MSB                              29
#define SAND_HAL_MA_SI3_DEBUG_02_PD_LSB                              29
#define SAND_HAL_MA_SI3_DEBUG_02_PD_TYPE                             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI3_DEBUG_02_PD_DEFAULT                          0x00000000
#define SAND_HAL_MA_SI3_DEBUG_02_TERMEN_MASK                         0x10000000
#define SAND_HAL_MA_SI3_DEBUG_02_TERMEN_SHIFT                        28
#define SAND_HAL_MA_SI3_DEBUG_02_TERMEN_MSB                          28
#define SAND_HAL_MA_SI3_DEBUG_02_TERMEN_LSB                          28
#define SAND_HAL_MA_SI3_DEBUG_02_TERMEN_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI3_DEBUG_02_TERMEN_DEFAULT                      0x00000000
#define SAND_HAL_MA_SI3_DEBUG_02_MUXLPN_MASK                         0x08000000
#define SAND_HAL_MA_SI3_DEBUG_02_MUXLPN_SHIFT                        27
#define SAND_HAL_MA_SI3_DEBUG_02_MUXLPN_MSB                          27
#define SAND_HAL_MA_SI3_DEBUG_02_MUXLPN_LSB                          27
#define SAND_HAL_MA_SI3_DEBUG_02_MUXLPN_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI3_DEBUG_02_MUXLPN_DEFAULT                      0x00000001
#define SAND_HAL_MA_SI3_DEBUG_02_PADLPN_MASK                         0x04000000
#define SAND_HAL_MA_SI3_DEBUG_02_PADLPN_SHIFT                        26
#define SAND_HAL_MA_SI3_DEBUG_02_PADLPN_MSB                          26
#define SAND_HAL_MA_SI3_DEBUG_02_PADLPN_LSB                          26
#define SAND_HAL_MA_SI3_DEBUG_02_PADLPN_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI3_DEBUG_02_PADLPN_DEFAULT                      0x00000001
#define SAND_HAL_MA_SI3_DEBUG_02_TERM1_MASK                          0x02000000
#define SAND_HAL_MA_SI3_DEBUG_02_TERM1_SHIFT                         25
#define SAND_HAL_MA_SI3_DEBUG_02_TERM1_MSB                           25
#define SAND_HAL_MA_SI3_DEBUG_02_TERM1_LSB                           25
#define SAND_HAL_MA_SI3_DEBUG_02_TERM1_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI3_DEBUG_02_TERM1_DEFAULT                       0x00000000
#define SAND_HAL_MA_SI3_DEBUG_02_TERM0_MASK                          0x01000000
#define SAND_HAL_MA_SI3_DEBUG_02_TERM0_SHIFT                         24
#define SAND_HAL_MA_SI3_DEBUG_02_TERM0_MSB                           24
#define SAND_HAL_MA_SI3_DEBUG_02_TERM0_LSB                           24
#define SAND_HAL_MA_SI3_DEBUG_02_TERM0_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI3_DEBUG_02_TERM0_DEFAULT                       0x00000000
#define SAND_HAL_MA_SI3_DEBUG_02_REF50R_MASK                         0x00800000
#define SAND_HAL_MA_SI3_DEBUG_02_REF50R_SHIFT                        23
#define SAND_HAL_MA_SI3_DEBUG_02_REF50R_MSB                          23
#define SAND_HAL_MA_SI3_DEBUG_02_REF50R_LSB                          23
#define SAND_HAL_MA_SI3_DEBUG_02_REF50R_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI3_DEBUG_02_REF50R_DEFAULT                      0x00000001
#define SAND_HAL_MA_SI3_DEBUG_02_AUTO_TRIM_OVERRIDET_MASK            0x00400000
#define SAND_HAL_MA_SI3_DEBUG_02_AUTO_TRIM_OVERRIDET_SHIFT           22
#define SAND_HAL_MA_SI3_DEBUG_02_AUTO_TRIM_OVERRIDET_MSB             22
#define SAND_HAL_MA_SI3_DEBUG_02_AUTO_TRIM_OVERRIDET_LSB             22
#define SAND_HAL_MA_SI3_DEBUG_02_AUTO_TRIM_OVERRIDET_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI3_DEBUG_02_AUTO_TRIM_OVERRIDET_DEFAULT         0x00000001
#define SAND_HAL_MA_SI3_DEBUG_02_AUTO_TRIM_OVERRIDER_MASK            0x00200000
#define SAND_HAL_MA_SI3_DEBUG_02_AUTO_TRIM_OVERRIDER_SHIFT           21
#define SAND_HAL_MA_SI3_DEBUG_02_AUTO_TRIM_OVERRIDER_MSB             21
#define SAND_HAL_MA_SI3_DEBUG_02_AUTO_TRIM_OVERRIDER_LSB             21
#define SAND_HAL_MA_SI3_DEBUG_02_AUTO_TRIM_OVERRIDER_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI3_DEBUG_02_AUTO_TRIM_OVERRIDER_DEFAULT         0x00000001
#define SAND_HAL_MA_SI3_DEBUG_02_SYNCPOL_MASK                        0x00100000
#define SAND_HAL_MA_SI3_DEBUG_02_SYNCPOL_SHIFT                       20
#define SAND_HAL_MA_SI3_DEBUG_02_SYNCPOL_MSB                         20
#define SAND_HAL_MA_SI3_DEBUG_02_SYNCPOL_LSB                         20
#define SAND_HAL_MA_SI3_DEBUG_02_SYNCPOL_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI3_DEBUG_02_SYNCPOL_DEFAULT                     0x00000001
#define SAND_HAL_MA_SI3_DEBUG_02_SYNCMASK_MASK                       0x000ffc00
#define SAND_HAL_MA_SI3_DEBUG_02_SYNCMASK_SHIFT                      10
#define SAND_HAL_MA_SI3_DEBUG_02_SYNCMASK_MSB                        19
#define SAND_HAL_MA_SI3_DEBUG_02_SYNCMASK_LSB                        10
#define SAND_HAL_MA_SI3_DEBUG_02_SYNCMASK_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI3_DEBUG_02_SYNCMASK_DEFAULT                    0x000003ff
#define SAND_HAL_MA_SI3_DEBUG_02_SYNCCHAR_MASK                       0x000003ff
#define SAND_HAL_MA_SI3_DEBUG_02_SYNCCHAR_SHIFT                      0
#define SAND_HAL_MA_SI3_DEBUG_02_SYNCCHAR_MSB                        9
#define SAND_HAL_MA_SI3_DEBUG_02_SYNCCHAR_LSB                        0
#define SAND_HAL_MA_SI3_DEBUG_02_SYNCCHAR_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI3_DEBUG_02_SYNCCHAR_DEFAULT                    0x00000305

/* field level defines for Device: MA  Register: si4_debug_02 */
#define SAND_HAL_MA_SI4_DEBUG_02_PD_MASK                             0x20000000
#define SAND_HAL_MA_SI4_DEBUG_02_PD_SHIFT                            29
#define SAND_HAL_MA_SI4_DEBUG_02_PD_MSB                              29
#define SAND_HAL_MA_SI4_DEBUG_02_PD_LSB                              29
#define SAND_HAL_MA_SI4_DEBUG_02_PD_TYPE                             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI4_DEBUG_02_PD_DEFAULT                          0x00000000
#define SAND_HAL_MA_SI4_DEBUG_02_TERMEN_MASK                         0x10000000
#define SAND_HAL_MA_SI4_DEBUG_02_TERMEN_SHIFT                        28
#define SAND_HAL_MA_SI4_DEBUG_02_TERMEN_MSB                          28
#define SAND_HAL_MA_SI4_DEBUG_02_TERMEN_LSB                          28
#define SAND_HAL_MA_SI4_DEBUG_02_TERMEN_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI4_DEBUG_02_TERMEN_DEFAULT                      0x00000000
#define SAND_HAL_MA_SI4_DEBUG_02_MUXLPN_MASK                         0x08000000
#define SAND_HAL_MA_SI4_DEBUG_02_MUXLPN_SHIFT                        27
#define SAND_HAL_MA_SI4_DEBUG_02_MUXLPN_MSB                          27
#define SAND_HAL_MA_SI4_DEBUG_02_MUXLPN_LSB                          27
#define SAND_HAL_MA_SI4_DEBUG_02_MUXLPN_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI4_DEBUG_02_MUXLPN_DEFAULT                      0x00000001
#define SAND_HAL_MA_SI4_DEBUG_02_PADLPN_MASK                         0x04000000
#define SAND_HAL_MA_SI4_DEBUG_02_PADLPN_SHIFT                        26
#define SAND_HAL_MA_SI4_DEBUG_02_PADLPN_MSB                          26
#define SAND_HAL_MA_SI4_DEBUG_02_PADLPN_LSB                          26
#define SAND_HAL_MA_SI4_DEBUG_02_PADLPN_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI4_DEBUG_02_PADLPN_DEFAULT                      0x00000001
#define SAND_HAL_MA_SI4_DEBUG_02_TERM1_MASK                          0x02000000
#define SAND_HAL_MA_SI4_DEBUG_02_TERM1_SHIFT                         25
#define SAND_HAL_MA_SI4_DEBUG_02_TERM1_MSB                           25
#define SAND_HAL_MA_SI4_DEBUG_02_TERM1_LSB                           25
#define SAND_HAL_MA_SI4_DEBUG_02_TERM1_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI4_DEBUG_02_TERM1_DEFAULT                       0x00000000
#define SAND_HAL_MA_SI4_DEBUG_02_TERM0_MASK                          0x01000000
#define SAND_HAL_MA_SI4_DEBUG_02_TERM0_SHIFT                         24
#define SAND_HAL_MA_SI4_DEBUG_02_TERM0_MSB                           24
#define SAND_HAL_MA_SI4_DEBUG_02_TERM0_LSB                           24
#define SAND_HAL_MA_SI4_DEBUG_02_TERM0_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI4_DEBUG_02_TERM0_DEFAULT                       0x00000000
#define SAND_HAL_MA_SI4_DEBUG_02_REF50R_MASK                         0x00800000
#define SAND_HAL_MA_SI4_DEBUG_02_REF50R_SHIFT                        23
#define SAND_HAL_MA_SI4_DEBUG_02_REF50R_MSB                          23
#define SAND_HAL_MA_SI4_DEBUG_02_REF50R_LSB                          23
#define SAND_HAL_MA_SI4_DEBUG_02_REF50R_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI4_DEBUG_02_REF50R_DEFAULT                      0x00000001
#define SAND_HAL_MA_SI4_DEBUG_02_AUTO_TRIM_OVERRIDET_MASK            0x00400000
#define SAND_HAL_MA_SI4_DEBUG_02_AUTO_TRIM_OVERRIDET_SHIFT           22
#define SAND_HAL_MA_SI4_DEBUG_02_AUTO_TRIM_OVERRIDET_MSB             22
#define SAND_HAL_MA_SI4_DEBUG_02_AUTO_TRIM_OVERRIDET_LSB             22
#define SAND_HAL_MA_SI4_DEBUG_02_AUTO_TRIM_OVERRIDET_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI4_DEBUG_02_AUTO_TRIM_OVERRIDET_DEFAULT         0x00000001
#define SAND_HAL_MA_SI4_DEBUG_02_AUTO_TRIM_OVERRIDER_MASK            0x00200000
#define SAND_HAL_MA_SI4_DEBUG_02_AUTO_TRIM_OVERRIDER_SHIFT           21
#define SAND_HAL_MA_SI4_DEBUG_02_AUTO_TRIM_OVERRIDER_MSB             21
#define SAND_HAL_MA_SI4_DEBUG_02_AUTO_TRIM_OVERRIDER_LSB             21
#define SAND_HAL_MA_SI4_DEBUG_02_AUTO_TRIM_OVERRIDER_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI4_DEBUG_02_AUTO_TRIM_OVERRIDER_DEFAULT         0x00000001
#define SAND_HAL_MA_SI4_DEBUG_02_SYNCPOL_MASK                        0x00100000
#define SAND_HAL_MA_SI4_DEBUG_02_SYNCPOL_SHIFT                       20
#define SAND_HAL_MA_SI4_DEBUG_02_SYNCPOL_MSB                         20
#define SAND_HAL_MA_SI4_DEBUG_02_SYNCPOL_LSB                         20
#define SAND_HAL_MA_SI4_DEBUG_02_SYNCPOL_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI4_DEBUG_02_SYNCPOL_DEFAULT                     0x00000001
#define SAND_HAL_MA_SI4_DEBUG_02_SYNCMASK_MASK                       0x000ffc00
#define SAND_HAL_MA_SI4_DEBUG_02_SYNCMASK_SHIFT                      10
#define SAND_HAL_MA_SI4_DEBUG_02_SYNCMASK_MSB                        19
#define SAND_HAL_MA_SI4_DEBUG_02_SYNCMASK_LSB                        10
#define SAND_HAL_MA_SI4_DEBUG_02_SYNCMASK_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI4_DEBUG_02_SYNCMASK_DEFAULT                    0x000003ff
#define SAND_HAL_MA_SI4_DEBUG_02_SYNCCHAR_MASK                       0x000003ff
#define SAND_HAL_MA_SI4_DEBUG_02_SYNCCHAR_SHIFT                      0
#define SAND_HAL_MA_SI4_DEBUG_02_SYNCCHAR_MSB                        9
#define SAND_HAL_MA_SI4_DEBUG_02_SYNCCHAR_LSB                        0
#define SAND_HAL_MA_SI4_DEBUG_02_SYNCCHAR_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI4_DEBUG_02_SYNCCHAR_DEFAULT                    0x00000305

/* field level defines for Device: MA  Register: si5_debug_02 */
#define SAND_HAL_MA_SI5_DEBUG_02_PD_MASK                             0x20000000
#define SAND_HAL_MA_SI5_DEBUG_02_PD_SHIFT                            29
#define SAND_HAL_MA_SI5_DEBUG_02_PD_MSB                              29
#define SAND_HAL_MA_SI5_DEBUG_02_PD_LSB                              29
#define SAND_HAL_MA_SI5_DEBUG_02_PD_TYPE                             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI5_DEBUG_02_PD_DEFAULT                          0x00000000
#define SAND_HAL_MA_SI5_DEBUG_02_TERMEN_MASK                         0x10000000
#define SAND_HAL_MA_SI5_DEBUG_02_TERMEN_SHIFT                        28
#define SAND_HAL_MA_SI5_DEBUG_02_TERMEN_MSB                          28
#define SAND_HAL_MA_SI5_DEBUG_02_TERMEN_LSB                          28
#define SAND_HAL_MA_SI5_DEBUG_02_TERMEN_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI5_DEBUG_02_TERMEN_DEFAULT                      0x00000000
#define SAND_HAL_MA_SI5_DEBUG_02_MUXLPN_MASK                         0x08000000
#define SAND_HAL_MA_SI5_DEBUG_02_MUXLPN_SHIFT                        27
#define SAND_HAL_MA_SI5_DEBUG_02_MUXLPN_MSB                          27
#define SAND_HAL_MA_SI5_DEBUG_02_MUXLPN_LSB                          27
#define SAND_HAL_MA_SI5_DEBUG_02_MUXLPN_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI5_DEBUG_02_MUXLPN_DEFAULT                      0x00000001
#define SAND_HAL_MA_SI5_DEBUG_02_PADLPN_MASK                         0x04000000
#define SAND_HAL_MA_SI5_DEBUG_02_PADLPN_SHIFT                        26
#define SAND_HAL_MA_SI5_DEBUG_02_PADLPN_MSB                          26
#define SAND_HAL_MA_SI5_DEBUG_02_PADLPN_LSB                          26
#define SAND_HAL_MA_SI5_DEBUG_02_PADLPN_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI5_DEBUG_02_PADLPN_DEFAULT                      0x00000001
#define SAND_HAL_MA_SI5_DEBUG_02_TERM1_MASK                          0x02000000
#define SAND_HAL_MA_SI5_DEBUG_02_TERM1_SHIFT                         25
#define SAND_HAL_MA_SI5_DEBUG_02_TERM1_MSB                           25
#define SAND_HAL_MA_SI5_DEBUG_02_TERM1_LSB                           25
#define SAND_HAL_MA_SI5_DEBUG_02_TERM1_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI5_DEBUG_02_TERM1_DEFAULT                       0x00000000
#define SAND_HAL_MA_SI5_DEBUG_02_TERM0_MASK                          0x01000000
#define SAND_HAL_MA_SI5_DEBUG_02_TERM0_SHIFT                         24
#define SAND_HAL_MA_SI5_DEBUG_02_TERM0_MSB                           24
#define SAND_HAL_MA_SI5_DEBUG_02_TERM0_LSB                           24
#define SAND_HAL_MA_SI5_DEBUG_02_TERM0_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI5_DEBUG_02_TERM0_DEFAULT                       0x00000000
#define SAND_HAL_MA_SI5_DEBUG_02_REF50R_MASK                         0x00800000
#define SAND_HAL_MA_SI5_DEBUG_02_REF50R_SHIFT                        23
#define SAND_HAL_MA_SI5_DEBUG_02_REF50R_MSB                          23
#define SAND_HAL_MA_SI5_DEBUG_02_REF50R_LSB                          23
#define SAND_HAL_MA_SI5_DEBUG_02_REF50R_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI5_DEBUG_02_REF50R_DEFAULT                      0x00000001
#define SAND_HAL_MA_SI5_DEBUG_02_AUTO_TRIM_OVERRIDET_MASK            0x00400000
#define SAND_HAL_MA_SI5_DEBUG_02_AUTO_TRIM_OVERRIDET_SHIFT           22
#define SAND_HAL_MA_SI5_DEBUG_02_AUTO_TRIM_OVERRIDET_MSB             22
#define SAND_HAL_MA_SI5_DEBUG_02_AUTO_TRIM_OVERRIDET_LSB             22
#define SAND_HAL_MA_SI5_DEBUG_02_AUTO_TRIM_OVERRIDET_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI5_DEBUG_02_AUTO_TRIM_OVERRIDET_DEFAULT         0x00000001
#define SAND_HAL_MA_SI5_DEBUG_02_AUTO_TRIM_OVERRIDER_MASK            0x00200000
#define SAND_HAL_MA_SI5_DEBUG_02_AUTO_TRIM_OVERRIDER_SHIFT           21
#define SAND_HAL_MA_SI5_DEBUG_02_AUTO_TRIM_OVERRIDER_MSB             21
#define SAND_HAL_MA_SI5_DEBUG_02_AUTO_TRIM_OVERRIDER_LSB             21
#define SAND_HAL_MA_SI5_DEBUG_02_AUTO_TRIM_OVERRIDER_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI5_DEBUG_02_AUTO_TRIM_OVERRIDER_DEFAULT         0x00000001
#define SAND_HAL_MA_SI5_DEBUG_02_SYNCPOL_MASK                        0x00100000
#define SAND_HAL_MA_SI5_DEBUG_02_SYNCPOL_SHIFT                       20
#define SAND_HAL_MA_SI5_DEBUG_02_SYNCPOL_MSB                         20
#define SAND_HAL_MA_SI5_DEBUG_02_SYNCPOL_LSB                         20
#define SAND_HAL_MA_SI5_DEBUG_02_SYNCPOL_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI5_DEBUG_02_SYNCPOL_DEFAULT                     0x00000001
#define SAND_HAL_MA_SI5_DEBUG_02_SYNCMASK_MASK                       0x000ffc00
#define SAND_HAL_MA_SI5_DEBUG_02_SYNCMASK_SHIFT                      10
#define SAND_HAL_MA_SI5_DEBUG_02_SYNCMASK_MSB                        19
#define SAND_HAL_MA_SI5_DEBUG_02_SYNCMASK_LSB                        10
#define SAND_HAL_MA_SI5_DEBUG_02_SYNCMASK_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI5_DEBUG_02_SYNCMASK_DEFAULT                    0x000003ff
#define SAND_HAL_MA_SI5_DEBUG_02_SYNCCHAR_MASK                       0x000003ff
#define SAND_HAL_MA_SI5_DEBUG_02_SYNCCHAR_SHIFT                      0
#define SAND_HAL_MA_SI5_DEBUG_02_SYNCCHAR_MSB                        9
#define SAND_HAL_MA_SI5_DEBUG_02_SYNCCHAR_LSB                        0
#define SAND_HAL_MA_SI5_DEBUG_02_SYNCCHAR_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI5_DEBUG_02_SYNCCHAR_DEFAULT                    0x00000305

/* field level defines for Device: MA  Register: si6_debug_02 */
#define SAND_HAL_MA_SI6_DEBUG_02_PD_MASK                             0x20000000
#define SAND_HAL_MA_SI6_DEBUG_02_PD_SHIFT                            29
#define SAND_HAL_MA_SI6_DEBUG_02_PD_MSB                              29
#define SAND_HAL_MA_SI6_DEBUG_02_PD_LSB                              29
#define SAND_HAL_MA_SI6_DEBUG_02_PD_TYPE                             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI6_DEBUG_02_PD_DEFAULT                          0x00000000
#define SAND_HAL_MA_SI6_DEBUG_02_TERMEN_MASK                         0x10000000
#define SAND_HAL_MA_SI6_DEBUG_02_TERMEN_SHIFT                        28
#define SAND_HAL_MA_SI6_DEBUG_02_TERMEN_MSB                          28
#define SAND_HAL_MA_SI6_DEBUG_02_TERMEN_LSB                          28
#define SAND_HAL_MA_SI6_DEBUG_02_TERMEN_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI6_DEBUG_02_TERMEN_DEFAULT                      0x00000000
#define SAND_HAL_MA_SI6_DEBUG_02_MUXLPN_MASK                         0x08000000
#define SAND_HAL_MA_SI6_DEBUG_02_MUXLPN_SHIFT                        27
#define SAND_HAL_MA_SI6_DEBUG_02_MUXLPN_MSB                          27
#define SAND_HAL_MA_SI6_DEBUG_02_MUXLPN_LSB                          27
#define SAND_HAL_MA_SI6_DEBUG_02_MUXLPN_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI6_DEBUG_02_MUXLPN_DEFAULT                      0x00000001
#define SAND_HAL_MA_SI6_DEBUG_02_PADLPN_MASK                         0x04000000
#define SAND_HAL_MA_SI6_DEBUG_02_PADLPN_SHIFT                        26
#define SAND_HAL_MA_SI6_DEBUG_02_PADLPN_MSB                          26
#define SAND_HAL_MA_SI6_DEBUG_02_PADLPN_LSB                          26
#define SAND_HAL_MA_SI6_DEBUG_02_PADLPN_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI6_DEBUG_02_PADLPN_DEFAULT                      0x00000001
#define SAND_HAL_MA_SI6_DEBUG_02_TERM1_MASK                          0x02000000
#define SAND_HAL_MA_SI6_DEBUG_02_TERM1_SHIFT                         25
#define SAND_HAL_MA_SI6_DEBUG_02_TERM1_MSB                           25
#define SAND_HAL_MA_SI6_DEBUG_02_TERM1_LSB                           25
#define SAND_HAL_MA_SI6_DEBUG_02_TERM1_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI6_DEBUG_02_TERM1_DEFAULT                       0x00000000
#define SAND_HAL_MA_SI6_DEBUG_02_TERM0_MASK                          0x01000000
#define SAND_HAL_MA_SI6_DEBUG_02_TERM0_SHIFT                         24
#define SAND_HAL_MA_SI6_DEBUG_02_TERM0_MSB                           24
#define SAND_HAL_MA_SI6_DEBUG_02_TERM0_LSB                           24
#define SAND_HAL_MA_SI6_DEBUG_02_TERM0_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI6_DEBUG_02_TERM0_DEFAULT                       0x00000000
#define SAND_HAL_MA_SI6_DEBUG_02_REF50R_MASK                         0x00800000
#define SAND_HAL_MA_SI6_DEBUG_02_REF50R_SHIFT                        23
#define SAND_HAL_MA_SI6_DEBUG_02_REF50R_MSB                          23
#define SAND_HAL_MA_SI6_DEBUG_02_REF50R_LSB                          23
#define SAND_HAL_MA_SI6_DEBUG_02_REF50R_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI6_DEBUG_02_REF50R_DEFAULT                      0x00000001
#define SAND_HAL_MA_SI6_DEBUG_02_AUTO_TRIM_OVERRIDET_MASK            0x00400000
#define SAND_HAL_MA_SI6_DEBUG_02_AUTO_TRIM_OVERRIDET_SHIFT           22
#define SAND_HAL_MA_SI6_DEBUG_02_AUTO_TRIM_OVERRIDET_MSB             22
#define SAND_HAL_MA_SI6_DEBUG_02_AUTO_TRIM_OVERRIDET_LSB             22
#define SAND_HAL_MA_SI6_DEBUG_02_AUTO_TRIM_OVERRIDET_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI6_DEBUG_02_AUTO_TRIM_OVERRIDET_DEFAULT         0x00000001
#define SAND_HAL_MA_SI6_DEBUG_02_AUTO_TRIM_OVERRIDER_MASK            0x00200000
#define SAND_HAL_MA_SI6_DEBUG_02_AUTO_TRIM_OVERRIDER_SHIFT           21
#define SAND_HAL_MA_SI6_DEBUG_02_AUTO_TRIM_OVERRIDER_MSB             21
#define SAND_HAL_MA_SI6_DEBUG_02_AUTO_TRIM_OVERRIDER_LSB             21
#define SAND_HAL_MA_SI6_DEBUG_02_AUTO_TRIM_OVERRIDER_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI6_DEBUG_02_AUTO_TRIM_OVERRIDER_DEFAULT         0x00000001
#define SAND_HAL_MA_SI6_DEBUG_02_SYNCPOL_MASK                        0x00100000
#define SAND_HAL_MA_SI6_DEBUG_02_SYNCPOL_SHIFT                       20
#define SAND_HAL_MA_SI6_DEBUG_02_SYNCPOL_MSB                         20
#define SAND_HAL_MA_SI6_DEBUG_02_SYNCPOL_LSB                         20
#define SAND_HAL_MA_SI6_DEBUG_02_SYNCPOL_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI6_DEBUG_02_SYNCPOL_DEFAULT                     0x00000001
#define SAND_HAL_MA_SI6_DEBUG_02_SYNCMASK_MASK                       0x000ffc00
#define SAND_HAL_MA_SI6_DEBUG_02_SYNCMASK_SHIFT                      10
#define SAND_HAL_MA_SI6_DEBUG_02_SYNCMASK_MSB                        19
#define SAND_HAL_MA_SI6_DEBUG_02_SYNCMASK_LSB                        10
#define SAND_HAL_MA_SI6_DEBUG_02_SYNCMASK_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI6_DEBUG_02_SYNCMASK_DEFAULT                    0x000003ff
#define SAND_HAL_MA_SI6_DEBUG_02_SYNCCHAR_MASK                       0x000003ff
#define SAND_HAL_MA_SI6_DEBUG_02_SYNCCHAR_SHIFT                      0
#define SAND_HAL_MA_SI6_DEBUG_02_SYNCCHAR_MSB                        9
#define SAND_HAL_MA_SI6_DEBUG_02_SYNCCHAR_LSB                        0
#define SAND_HAL_MA_SI6_DEBUG_02_SYNCCHAR_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI6_DEBUG_02_SYNCCHAR_DEFAULT                    0x00000305

/* field level defines for Device: MA  Register: si7_debug_02 */
#define SAND_HAL_MA_SI7_DEBUG_02_PD_MASK                             0x20000000
#define SAND_HAL_MA_SI7_DEBUG_02_PD_SHIFT                            29
#define SAND_HAL_MA_SI7_DEBUG_02_PD_MSB                              29
#define SAND_HAL_MA_SI7_DEBUG_02_PD_LSB                              29
#define SAND_HAL_MA_SI7_DEBUG_02_PD_TYPE                             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI7_DEBUG_02_PD_DEFAULT                          0x00000000
#define SAND_HAL_MA_SI7_DEBUG_02_TERMEN_MASK                         0x10000000
#define SAND_HAL_MA_SI7_DEBUG_02_TERMEN_SHIFT                        28
#define SAND_HAL_MA_SI7_DEBUG_02_TERMEN_MSB                          28
#define SAND_HAL_MA_SI7_DEBUG_02_TERMEN_LSB                          28
#define SAND_HAL_MA_SI7_DEBUG_02_TERMEN_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI7_DEBUG_02_TERMEN_DEFAULT                      0x00000000
#define SAND_HAL_MA_SI7_DEBUG_02_MUXLPN_MASK                         0x08000000
#define SAND_HAL_MA_SI7_DEBUG_02_MUXLPN_SHIFT                        27
#define SAND_HAL_MA_SI7_DEBUG_02_MUXLPN_MSB                          27
#define SAND_HAL_MA_SI7_DEBUG_02_MUXLPN_LSB                          27
#define SAND_HAL_MA_SI7_DEBUG_02_MUXLPN_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI7_DEBUG_02_MUXLPN_DEFAULT                      0x00000001
#define SAND_HAL_MA_SI7_DEBUG_02_PADLPN_MASK                         0x04000000
#define SAND_HAL_MA_SI7_DEBUG_02_PADLPN_SHIFT                        26
#define SAND_HAL_MA_SI7_DEBUG_02_PADLPN_MSB                          26
#define SAND_HAL_MA_SI7_DEBUG_02_PADLPN_LSB                          26
#define SAND_HAL_MA_SI7_DEBUG_02_PADLPN_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI7_DEBUG_02_PADLPN_DEFAULT                      0x00000001
#define SAND_HAL_MA_SI7_DEBUG_02_TERM1_MASK                          0x02000000
#define SAND_HAL_MA_SI7_DEBUG_02_TERM1_SHIFT                         25
#define SAND_HAL_MA_SI7_DEBUG_02_TERM1_MSB                           25
#define SAND_HAL_MA_SI7_DEBUG_02_TERM1_LSB                           25
#define SAND_HAL_MA_SI7_DEBUG_02_TERM1_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI7_DEBUG_02_TERM1_DEFAULT                       0x00000000
#define SAND_HAL_MA_SI7_DEBUG_02_TERM0_MASK                          0x01000000
#define SAND_HAL_MA_SI7_DEBUG_02_TERM0_SHIFT                         24
#define SAND_HAL_MA_SI7_DEBUG_02_TERM0_MSB                           24
#define SAND_HAL_MA_SI7_DEBUG_02_TERM0_LSB                           24
#define SAND_HAL_MA_SI7_DEBUG_02_TERM0_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI7_DEBUG_02_TERM0_DEFAULT                       0x00000000
#define SAND_HAL_MA_SI7_DEBUG_02_REF50R_MASK                         0x00800000
#define SAND_HAL_MA_SI7_DEBUG_02_REF50R_SHIFT                        23
#define SAND_HAL_MA_SI7_DEBUG_02_REF50R_MSB                          23
#define SAND_HAL_MA_SI7_DEBUG_02_REF50R_LSB                          23
#define SAND_HAL_MA_SI7_DEBUG_02_REF50R_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI7_DEBUG_02_REF50R_DEFAULT                      0x00000001
#define SAND_HAL_MA_SI7_DEBUG_02_AUTO_TRIM_OVERRIDET_MASK            0x00400000
#define SAND_HAL_MA_SI7_DEBUG_02_AUTO_TRIM_OVERRIDET_SHIFT           22
#define SAND_HAL_MA_SI7_DEBUG_02_AUTO_TRIM_OVERRIDET_MSB             22
#define SAND_HAL_MA_SI7_DEBUG_02_AUTO_TRIM_OVERRIDET_LSB             22
#define SAND_HAL_MA_SI7_DEBUG_02_AUTO_TRIM_OVERRIDET_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI7_DEBUG_02_AUTO_TRIM_OVERRIDET_DEFAULT         0x00000001
#define SAND_HAL_MA_SI7_DEBUG_02_AUTO_TRIM_OVERRIDER_MASK            0x00200000
#define SAND_HAL_MA_SI7_DEBUG_02_AUTO_TRIM_OVERRIDER_SHIFT           21
#define SAND_HAL_MA_SI7_DEBUG_02_AUTO_TRIM_OVERRIDER_MSB             21
#define SAND_HAL_MA_SI7_DEBUG_02_AUTO_TRIM_OVERRIDER_LSB             21
#define SAND_HAL_MA_SI7_DEBUG_02_AUTO_TRIM_OVERRIDER_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI7_DEBUG_02_AUTO_TRIM_OVERRIDER_DEFAULT         0x00000001
#define SAND_HAL_MA_SI7_DEBUG_02_SYNCPOL_MASK                        0x00100000
#define SAND_HAL_MA_SI7_DEBUG_02_SYNCPOL_SHIFT                       20
#define SAND_HAL_MA_SI7_DEBUG_02_SYNCPOL_MSB                         20
#define SAND_HAL_MA_SI7_DEBUG_02_SYNCPOL_LSB                         20
#define SAND_HAL_MA_SI7_DEBUG_02_SYNCPOL_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI7_DEBUG_02_SYNCPOL_DEFAULT                     0x00000001
#define SAND_HAL_MA_SI7_DEBUG_02_SYNCMASK_MASK                       0x000ffc00
#define SAND_HAL_MA_SI7_DEBUG_02_SYNCMASK_SHIFT                      10
#define SAND_HAL_MA_SI7_DEBUG_02_SYNCMASK_MSB                        19
#define SAND_HAL_MA_SI7_DEBUG_02_SYNCMASK_LSB                        10
#define SAND_HAL_MA_SI7_DEBUG_02_SYNCMASK_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI7_DEBUG_02_SYNCMASK_DEFAULT                    0x000003ff
#define SAND_HAL_MA_SI7_DEBUG_02_SYNCCHAR_MASK                       0x000003ff
#define SAND_HAL_MA_SI7_DEBUG_02_SYNCCHAR_SHIFT                      0
#define SAND_HAL_MA_SI7_DEBUG_02_SYNCCHAR_MSB                        9
#define SAND_HAL_MA_SI7_DEBUG_02_SYNCCHAR_LSB                        0
#define SAND_HAL_MA_SI7_DEBUG_02_SYNCCHAR_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI7_DEBUG_02_SYNCCHAR_DEFAULT                    0x00000305

/* field level defines for Device: MA  Register: si8_debug_02 */
#define SAND_HAL_MA_SI8_DEBUG_02_PD_MASK                             0x20000000
#define SAND_HAL_MA_SI8_DEBUG_02_PD_SHIFT                            29
#define SAND_HAL_MA_SI8_DEBUG_02_PD_MSB                              29
#define SAND_HAL_MA_SI8_DEBUG_02_PD_LSB                              29
#define SAND_HAL_MA_SI8_DEBUG_02_PD_TYPE                             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI8_DEBUG_02_PD_DEFAULT                          0x00000000
#define SAND_HAL_MA_SI8_DEBUG_02_TERMEN_MASK                         0x10000000
#define SAND_HAL_MA_SI8_DEBUG_02_TERMEN_SHIFT                        28
#define SAND_HAL_MA_SI8_DEBUG_02_TERMEN_MSB                          28
#define SAND_HAL_MA_SI8_DEBUG_02_TERMEN_LSB                          28
#define SAND_HAL_MA_SI8_DEBUG_02_TERMEN_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI8_DEBUG_02_TERMEN_DEFAULT                      0x00000000
#define SAND_HAL_MA_SI8_DEBUG_02_MUXLPN_MASK                         0x08000000
#define SAND_HAL_MA_SI8_DEBUG_02_MUXLPN_SHIFT                        27
#define SAND_HAL_MA_SI8_DEBUG_02_MUXLPN_MSB                          27
#define SAND_HAL_MA_SI8_DEBUG_02_MUXLPN_LSB                          27
#define SAND_HAL_MA_SI8_DEBUG_02_MUXLPN_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI8_DEBUG_02_MUXLPN_DEFAULT                      0x00000001
#define SAND_HAL_MA_SI8_DEBUG_02_PADLPN_MASK                         0x04000000
#define SAND_HAL_MA_SI8_DEBUG_02_PADLPN_SHIFT                        26
#define SAND_HAL_MA_SI8_DEBUG_02_PADLPN_MSB                          26
#define SAND_HAL_MA_SI8_DEBUG_02_PADLPN_LSB                          26
#define SAND_HAL_MA_SI8_DEBUG_02_PADLPN_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI8_DEBUG_02_PADLPN_DEFAULT                      0x00000001
#define SAND_HAL_MA_SI8_DEBUG_02_TERM1_MASK                          0x02000000
#define SAND_HAL_MA_SI8_DEBUG_02_TERM1_SHIFT                         25
#define SAND_HAL_MA_SI8_DEBUG_02_TERM1_MSB                           25
#define SAND_HAL_MA_SI8_DEBUG_02_TERM1_LSB                           25
#define SAND_HAL_MA_SI8_DEBUG_02_TERM1_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI8_DEBUG_02_TERM1_DEFAULT                       0x00000000
#define SAND_HAL_MA_SI8_DEBUG_02_TERM0_MASK                          0x01000000
#define SAND_HAL_MA_SI8_DEBUG_02_TERM0_SHIFT                         24
#define SAND_HAL_MA_SI8_DEBUG_02_TERM0_MSB                           24
#define SAND_HAL_MA_SI8_DEBUG_02_TERM0_LSB                           24
#define SAND_HAL_MA_SI8_DEBUG_02_TERM0_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI8_DEBUG_02_TERM0_DEFAULT                       0x00000000
#define SAND_HAL_MA_SI8_DEBUG_02_REF50R_MASK                         0x00800000
#define SAND_HAL_MA_SI8_DEBUG_02_REF50R_SHIFT                        23
#define SAND_HAL_MA_SI8_DEBUG_02_REF50R_MSB                          23
#define SAND_HAL_MA_SI8_DEBUG_02_REF50R_LSB                          23
#define SAND_HAL_MA_SI8_DEBUG_02_REF50R_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI8_DEBUG_02_REF50R_DEFAULT                      0x00000001
#define SAND_HAL_MA_SI8_DEBUG_02_AUTO_TRIM_OVERRIDET_MASK            0x00400000
#define SAND_HAL_MA_SI8_DEBUG_02_AUTO_TRIM_OVERRIDET_SHIFT           22
#define SAND_HAL_MA_SI8_DEBUG_02_AUTO_TRIM_OVERRIDET_MSB             22
#define SAND_HAL_MA_SI8_DEBUG_02_AUTO_TRIM_OVERRIDET_LSB             22
#define SAND_HAL_MA_SI8_DEBUG_02_AUTO_TRIM_OVERRIDET_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI8_DEBUG_02_AUTO_TRIM_OVERRIDET_DEFAULT         0x00000001
#define SAND_HAL_MA_SI8_DEBUG_02_AUTO_TRIM_OVERRIDER_MASK            0x00200000
#define SAND_HAL_MA_SI8_DEBUG_02_AUTO_TRIM_OVERRIDER_SHIFT           21
#define SAND_HAL_MA_SI8_DEBUG_02_AUTO_TRIM_OVERRIDER_MSB             21
#define SAND_HAL_MA_SI8_DEBUG_02_AUTO_TRIM_OVERRIDER_LSB             21
#define SAND_HAL_MA_SI8_DEBUG_02_AUTO_TRIM_OVERRIDER_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI8_DEBUG_02_AUTO_TRIM_OVERRIDER_DEFAULT         0x00000001
#define SAND_HAL_MA_SI8_DEBUG_02_SYNCPOL_MASK                        0x00100000
#define SAND_HAL_MA_SI8_DEBUG_02_SYNCPOL_SHIFT                       20
#define SAND_HAL_MA_SI8_DEBUG_02_SYNCPOL_MSB                         20
#define SAND_HAL_MA_SI8_DEBUG_02_SYNCPOL_LSB                         20
#define SAND_HAL_MA_SI8_DEBUG_02_SYNCPOL_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI8_DEBUG_02_SYNCPOL_DEFAULT                     0x00000001
#define SAND_HAL_MA_SI8_DEBUG_02_SYNCMASK_MASK                       0x000ffc00
#define SAND_HAL_MA_SI8_DEBUG_02_SYNCMASK_SHIFT                      10
#define SAND_HAL_MA_SI8_DEBUG_02_SYNCMASK_MSB                        19
#define SAND_HAL_MA_SI8_DEBUG_02_SYNCMASK_LSB                        10
#define SAND_HAL_MA_SI8_DEBUG_02_SYNCMASK_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI8_DEBUG_02_SYNCMASK_DEFAULT                    0x000003ff
#define SAND_HAL_MA_SI8_DEBUG_02_SYNCCHAR_MASK                       0x000003ff
#define SAND_HAL_MA_SI8_DEBUG_02_SYNCCHAR_SHIFT                      0
#define SAND_HAL_MA_SI8_DEBUG_02_SYNCCHAR_MSB                        9
#define SAND_HAL_MA_SI8_DEBUG_02_SYNCCHAR_LSB                        0
#define SAND_HAL_MA_SI8_DEBUG_02_SYNCCHAR_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI8_DEBUG_02_SYNCCHAR_DEFAULT                    0x00000305

/* field level defines for Device: MA  Register: si9_debug_02 */
#define SAND_HAL_MA_SI9_DEBUG_02_PD_MASK                             0x20000000
#define SAND_HAL_MA_SI9_DEBUG_02_PD_SHIFT                            29
#define SAND_HAL_MA_SI9_DEBUG_02_PD_MSB                              29
#define SAND_HAL_MA_SI9_DEBUG_02_PD_LSB                              29
#define SAND_HAL_MA_SI9_DEBUG_02_PD_TYPE                             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI9_DEBUG_02_PD_DEFAULT                          0x00000000
#define SAND_HAL_MA_SI9_DEBUG_02_TERMEN_MASK                         0x10000000
#define SAND_HAL_MA_SI9_DEBUG_02_TERMEN_SHIFT                        28
#define SAND_HAL_MA_SI9_DEBUG_02_TERMEN_MSB                          28
#define SAND_HAL_MA_SI9_DEBUG_02_TERMEN_LSB                          28
#define SAND_HAL_MA_SI9_DEBUG_02_TERMEN_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI9_DEBUG_02_TERMEN_DEFAULT                      0x00000000
#define SAND_HAL_MA_SI9_DEBUG_02_MUXLPN_MASK                         0x08000000
#define SAND_HAL_MA_SI9_DEBUG_02_MUXLPN_SHIFT                        27
#define SAND_HAL_MA_SI9_DEBUG_02_MUXLPN_MSB                          27
#define SAND_HAL_MA_SI9_DEBUG_02_MUXLPN_LSB                          27
#define SAND_HAL_MA_SI9_DEBUG_02_MUXLPN_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI9_DEBUG_02_MUXLPN_DEFAULT                      0x00000001
#define SAND_HAL_MA_SI9_DEBUG_02_PADLPN_MASK                         0x04000000
#define SAND_HAL_MA_SI9_DEBUG_02_PADLPN_SHIFT                        26
#define SAND_HAL_MA_SI9_DEBUG_02_PADLPN_MSB                          26
#define SAND_HAL_MA_SI9_DEBUG_02_PADLPN_LSB                          26
#define SAND_HAL_MA_SI9_DEBUG_02_PADLPN_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI9_DEBUG_02_PADLPN_DEFAULT                      0x00000001
#define SAND_HAL_MA_SI9_DEBUG_02_TERM1_MASK                          0x02000000
#define SAND_HAL_MA_SI9_DEBUG_02_TERM1_SHIFT                         25
#define SAND_HAL_MA_SI9_DEBUG_02_TERM1_MSB                           25
#define SAND_HAL_MA_SI9_DEBUG_02_TERM1_LSB                           25
#define SAND_HAL_MA_SI9_DEBUG_02_TERM1_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI9_DEBUG_02_TERM1_DEFAULT                       0x00000000
#define SAND_HAL_MA_SI9_DEBUG_02_TERM0_MASK                          0x01000000
#define SAND_HAL_MA_SI9_DEBUG_02_TERM0_SHIFT                         24
#define SAND_HAL_MA_SI9_DEBUG_02_TERM0_MSB                           24
#define SAND_HAL_MA_SI9_DEBUG_02_TERM0_LSB                           24
#define SAND_HAL_MA_SI9_DEBUG_02_TERM0_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI9_DEBUG_02_TERM0_DEFAULT                       0x00000000
#define SAND_HAL_MA_SI9_DEBUG_02_REF50R_MASK                         0x00800000
#define SAND_HAL_MA_SI9_DEBUG_02_REF50R_SHIFT                        23
#define SAND_HAL_MA_SI9_DEBUG_02_REF50R_MSB                          23
#define SAND_HAL_MA_SI9_DEBUG_02_REF50R_LSB                          23
#define SAND_HAL_MA_SI9_DEBUG_02_REF50R_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI9_DEBUG_02_REF50R_DEFAULT                      0x00000001
#define SAND_HAL_MA_SI9_DEBUG_02_AUTO_TRIM_OVERRIDET_MASK            0x00400000
#define SAND_HAL_MA_SI9_DEBUG_02_AUTO_TRIM_OVERRIDET_SHIFT           22
#define SAND_HAL_MA_SI9_DEBUG_02_AUTO_TRIM_OVERRIDET_MSB             22
#define SAND_HAL_MA_SI9_DEBUG_02_AUTO_TRIM_OVERRIDET_LSB             22
#define SAND_HAL_MA_SI9_DEBUG_02_AUTO_TRIM_OVERRIDET_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI9_DEBUG_02_AUTO_TRIM_OVERRIDET_DEFAULT         0x00000001
#define SAND_HAL_MA_SI9_DEBUG_02_AUTO_TRIM_OVERRIDER_MASK            0x00200000
#define SAND_HAL_MA_SI9_DEBUG_02_AUTO_TRIM_OVERRIDER_SHIFT           21
#define SAND_HAL_MA_SI9_DEBUG_02_AUTO_TRIM_OVERRIDER_MSB             21
#define SAND_HAL_MA_SI9_DEBUG_02_AUTO_TRIM_OVERRIDER_LSB             21
#define SAND_HAL_MA_SI9_DEBUG_02_AUTO_TRIM_OVERRIDER_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI9_DEBUG_02_AUTO_TRIM_OVERRIDER_DEFAULT         0x00000001
#define SAND_HAL_MA_SI9_DEBUG_02_SYNCPOL_MASK                        0x00100000
#define SAND_HAL_MA_SI9_DEBUG_02_SYNCPOL_SHIFT                       20
#define SAND_HAL_MA_SI9_DEBUG_02_SYNCPOL_MSB                         20
#define SAND_HAL_MA_SI9_DEBUG_02_SYNCPOL_LSB                         20
#define SAND_HAL_MA_SI9_DEBUG_02_SYNCPOL_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI9_DEBUG_02_SYNCPOL_DEFAULT                     0x00000001
#define SAND_HAL_MA_SI9_DEBUG_02_SYNCMASK_MASK                       0x000ffc00
#define SAND_HAL_MA_SI9_DEBUG_02_SYNCMASK_SHIFT                      10
#define SAND_HAL_MA_SI9_DEBUG_02_SYNCMASK_MSB                        19
#define SAND_HAL_MA_SI9_DEBUG_02_SYNCMASK_LSB                        10
#define SAND_HAL_MA_SI9_DEBUG_02_SYNCMASK_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI9_DEBUG_02_SYNCMASK_DEFAULT                    0x000003ff
#define SAND_HAL_MA_SI9_DEBUG_02_SYNCCHAR_MASK                       0x000003ff
#define SAND_HAL_MA_SI9_DEBUG_02_SYNCCHAR_SHIFT                      0
#define SAND_HAL_MA_SI9_DEBUG_02_SYNCCHAR_MSB                        9
#define SAND_HAL_MA_SI9_DEBUG_02_SYNCCHAR_LSB                        0
#define SAND_HAL_MA_SI9_DEBUG_02_SYNCCHAR_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI9_DEBUG_02_SYNCCHAR_DEFAULT                    0x00000305

/* field level defines for Device: MA  Register: si10_debug_02 */
#define SAND_HAL_MA_SI10_DEBUG_02_PD_MASK                            0x20000000
#define SAND_HAL_MA_SI10_DEBUG_02_PD_SHIFT                           29
#define SAND_HAL_MA_SI10_DEBUG_02_PD_MSB                             29
#define SAND_HAL_MA_SI10_DEBUG_02_PD_LSB                             29
#define SAND_HAL_MA_SI10_DEBUG_02_PD_TYPE                            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI10_DEBUG_02_PD_DEFAULT                         0x00000000
#define SAND_HAL_MA_SI10_DEBUG_02_TERMEN_MASK                        0x10000000
#define SAND_HAL_MA_SI10_DEBUG_02_TERMEN_SHIFT                       28
#define SAND_HAL_MA_SI10_DEBUG_02_TERMEN_MSB                         28
#define SAND_HAL_MA_SI10_DEBUG_02_TERMEN_LSB                         28
#define SAND_HAL_MA_SI10_DEBUG_02_TERMEN_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI10_DEBUG_02_TERMEN_DEFAULT                     0x00000000
#define SAND_HAL_MA_SI10_DEBUG_02_MUXLPN_MASK                        0x08000000
#define SAND_HAL_MA_SI10_DEBUG_02_MUXLPN_SHIFT                       27
#define SAND_HAL_MA_SI10_DEBUG_02_MUXLPN_MSB                         27
#define SAND_HAL_MA_SI10_DEBUG_02_MUXLPN_LSB                         27
#define SAND_HAL_MA_SI10_DEBUG_02_MUXLPN_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI10_DEBUG_02_MUXLPN_DEFAULT                     0x00000001
#define SAND_HAL_MA_SI10_DEBUG_02_PADLPN_MASK                        0x04000000
#define SAND_HAL_MA_SI10_DEBUG_02_PADLPN_SHIFT                       26
#define SAND_HAL_MA_SI10_DEBUG_02_PADLPN_MSB                         26
#define SAND_HAL_MA_SI10_DEBUG_02_PADLPN_LSB                         26
#define SAND_HAL_MA_SI10_DEBUG_02_PADLPN_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI10_DEBUG_02_PADLPN_DEFAULT                     0x00000001
#define SAND_HAL_MA_SI10_DEBUG_02_TERM1_MASK                         0x02000000
#define SAND_HAL_MA_SI10_DEBUG_02_TERM1_SHIFT                        25
#define SAND_HAL_MA_SI10_DEBUG_02_TERM1_MSB                          25
#define SAND_HAL_MA_SI10_DEBUG_02_TERM1_LSB                          25
#define SAND_HAL_MA_SI10_DEBUG_02_TERM1_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI10_DEBUG_02_TERM1_DEFAULT                      0x00000000
#define SAND_HAL_MA_SI10_DEBUG_02_TERM0_MASK                         0x01000000
#define SAND_HAL_MA_SI10_DEBUG_02_TERM0_SHIFT                        24
#define SAND_HAL_MA_SI10_DEBUG_02_TERM0_MSB                          24
#define SAND_HAL_MA_SI10_DEBUG_02_TERM0_LSB                          24
#define SAND_HAL_MA_SI10_DEBUG_02_TERM0_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI10_DEBUG_02_TERM0_DEFAULT                      0x00000000
#define SAND_HAL_MA_SI10_DEBUG_02_REF50R_MASK                        0x00800000
#define SAND_HAL_MA_SI10_DEBUG_02_REF50R_SHIFT                       23
#define SAND_HAL_MA_SI10_DEBUG_02_REF50R_MSB                         23
#define SAND_HAL_MA_SI10_DEBUG_02_REF50R_LSB                         23
#define SAND_HAL_MA_SI10_DEBUG_02_REF50R_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI10_DEBUG_02_REF50R_DEFAULT                     0x00000001
#define SAND_HAL_MA_SI10_DEBUG_02_AUTO_TRIM_OVERRIDET_MASK           0x00400000
#define SAND_HAL_MA_SI10_DEBUG_02_AUTO_TRIM_OVERRIDET_SHIFT          22
#define SAND_HAL_MA_SI10_DEBUG_02_AUTO_TRIM_OVERRIDET_MSB            22
#define SAND_HAL_MA_SI10_DEBUG_02_AUTO_TRIM_OVERRIDET_LSB            22
#define SAND_HAL_MA_SI10_DEBUG_02_AUTO_TRIM_OVERRIDET_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI10_DEBUG_02_AUTO_TRIM_OVERRIDET_DEFAULT        0x00000001
#define SAND_HAL_MA_SI10_DEBUG_02_AUTO_TRIM_OVERRIDER_MASK           0x00200000
#define SAND_HAL_MA_SI10_DEBUG_02_AUTO_TRIM_OVERRIDER_SHIFT          21
#define SAND_HAL_MA_SI10_DEBUG_02_AUTO_TRIM_OVERRIDER_MSB            21
#define SAND_HAL_MA_SI10_DEBUG_02_AUTO_TRIM_OVERRIDER_LSB            21
#define SAND_HAL_MA_SI10_DEBUG_02_AUTO_TRIM_OVERRIDER_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI10_DEBUG_02_AUTO_TRIM_OVERRIDER_DEFAULT        0x00000001
#define SAND_HAL_MA_SI10_DEBUG_02_SYNCPOL_MASK                       0x00100000
#define SAND_HAL_MA_SI10_DEBUG_02_SYNCPOL_SHIFT                      20
#define SAND_HAL_MA_SI10_DEBUG_02_SYNCPOL_MSB                        20
#define SAND_HAL_MA_SI10_DEBUG_02_SYNCPOL_LSB                        20
#define SAND_HAL_MA_SI10_DEBUG_02_SYNCPOL_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI10_DEBUG_02_SYNCPOL_DEFAULT                    0x00000001
#define SAND_HAL_MA_SI10_DEBUG_02_SYNCMASK_MASK                      0x000ffc00
#define SAND_HAL_MA_SI10_DEBUG_02_SYNCMASK_SHIFT                     10
#define SAND_HAL_MA_SI10_DEBUG_02_SYNCMASK_MSB                       19
#define SAND_HAL_MA_SI10_DEBUG_02_SYNCMASK_LSB                       10
#define SAND_HAL_MA_SI10_DEBUG_02_SYNCMASK_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI10_DEBUG_02_SYNCMASK_DEFAULT                   0x000003ff
#define SAND_HAL_MA_SI10_DEBUG_02_SYNCCHAR_MASK                      0x000003ff
#define SAND_HAL_MA_SI10_DEBUG_02_SYNCCHAR_SHIFT                     0
#define SAND_HAL_MA_SI10_DEBUG_02_SYNCCHAR_MSB                       9
#define SAND_HAL_MA_SI10_DEBUG_02_SYNCCHAR_LSB                       0
#define SAND_HAL_MA_SI10_DEBUG_02_SYNCCHAR_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI10_DEBUG_02_SYNCCHAR_DEFAULT                   0x00000305

/* field level defines for Device: MA  Register: si11_debug_02 */
#define SAND_HAL_MA_SI11_DEBUG_02_PD_MASK                            0x20000000
#define SAND_HAL_MA_SI11_DEBUG_02_PD_SHIFT                           29
#define SAND_HAL_MA_SI11_DEBUG_02_PD_MSB                             29
#define SAND_HAL_MA_SI11_DEBUG_02_PD_LSB                             29
#define SAND_HAL_MA_SI11_DEBUG_02_PD_TYPE                            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI11_DEBUG_02_PD_DEFAULT                         0x00000000
#define SAND_HAL_MA_SI11_DEBUG_02_TERMEN_MASK                        0x10000000
#define SAND_HAL_MA_SI11_DEBUG_02_TERMEN_SHIFT                       28
#define SAND_HAL_MA_SI11_DEBUG_02_TERMEN_MSB                         28
#define SAND_HAL_MA_SI11_DEBUG_02_TERMEN_LSB                         28
#define SAND_HAL_MA_SI11_DEBUG_02_TERMEN_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI11_DEBUG_02_TERMEN_DEFAULT                     0x00000000
#define SAND_HAL_MA_SI11_DEBUG_02_MUXLPN_MASK                        0x08000000
#define SAND_HAL_MA_SI11_DEBUG_02_MUXLPN_SHIFT                       27
#define SAND_HAL_MA_SI11_DEBUG_02_MUXLPN_MSB                         27
#define SAND_HAL_MA_SI11_DEBUG_02_MUXLPN_LSB                         27
#define SAND_HAL_MA_SI11_DEBUG_02_MUXLPN_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI11_DEBUG_02_MUXLPN_DEFAULT                     0x00000001
#define SAND_HAL_MA_SI11_DEBUG_02_PADLPN_MASK                        0x04000000
#define SAND_HAL_MA_SI11_DEBUG_02_PADLPN_SHIFT                       26
#define SAND_HAL_MA_SI11_DEBUG_02_PADLPN_MSB                         26
#define SAND_HAL_MA_SI11_DEBUG_02_PADLPN_LSB                         26
#define SAND_HAL_MA_SI11_DEBUG_02_PADLPN_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI11_DEBUG_02_PADLPN_DEFAULT                     0x00000001
#define SAND_HAL_MA_SI11_DEBUG_02_TERM1_MASK                         0x02000000
#define SAND_HAL_MA_SI11_DEBUG_02_TERM1_SHIFT                        25
#define SAND_HAL_MA_SI11_DEBUG_02_TERM1_MSB                          25
#define SAND_HAL_MA_SI11_DEBUG_02_TERM1_LSB                          25
#define SAND_HAL_MA_SI11_DEBUG_02_TERM1_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI11_DEBUG_02_TERM1_DEFAULT                      0x00000000
#define SAND_HAL_MA_SI11_DEBUG_02_TERM0_MASK                         0x01000000
#define SAND_HAL_MA_SI11_DEBUG_02_TERM0_SHIFT                        24
#define SAND_HAL_MA_SI11_DEBUG_02_TERM0_MSB                          24
#define SAND_HAL_MA_SI11_DEBUG_02_TERM0_LSB                          24
#define SAND_HAL_MA_SI11_DEBUG_02_TERM0_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI11_DEBUG_02_TERM0_DEFAULT                      0x00000000
#define SAND_HAL_MA_SI11_DEBUG_02_REF50R_MASK                        0x00800000
#define SAND_HAL_MA_SI11_DEBUG_02_REF50R_SHIFT                       23
#define SAND_HAL_MA_SI11_DEBUG_02_REF50R_MSB                         23
#define SAND_HAL_MA_SI11_DEBUG_02_REF50R_LSB                         23
#define SAND_HAL_MA_SI11_DEBUG_02_REF50R_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI11_DEBUG_02_REF50R_DEFAULT                     0x00000001
#define SAND_HAL_MA_SI11_DEBUG_02_AUTO_TRIM_OVERRIDET_MASK           0x00400000
#define SAND_HAL_MA_SI11_DEBUG_02_AUTO_TRIM_OVERRIDET_SHIFT          22
#define SAND_HAL_MA_SI11_DEBUG_02_AUTO_TRIM_OVERRIDET_MSB            22
#define SAND_HAL_MA_SI11_DEBUG_02_AUTO_TRIM_OVERRIDET_LSB            22
#define SAND_HAL_MA_SI11_DEBUG_02_AUTO_TRIM_OVERRIDET_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI11_DEBUG_02_AUTO_TRIM_OVERRIDET_DEFAULT        0x00000001
#define SAND_HAL_MA_SI11_DEBUG_02_AUTO_TRIM_OVERRIDER_MASK           0x00200000
#define SAND_HAL_MA_SI11_DEBUG_02_AUTO_TRIM_OVERRIDER_SHIFT          21
#define SAND_HAL_MA_SI11_DEBUG_02_AUTO_TRIM_OVERRIDER_MSB            21
#define SAND_HAL_MA_SI11_DEBUG_02_AUTO_TRIM_OVERRIDER_LSB            21
#define SAND_HAL_MA_SI11_DEBUG_02_AUTO_TRIM_OVERRIDER_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI11_DEBUG_02_AUTO_TRIM_OVERRIDER_DEFAULT        0x00000001
#define SAND_HAL_MA_SI11_DEBUG_02_SYNCPOL_MASK                       0x00100000
#define SAND_HAL_MA_SI11_DEBUG_02_SYNCPOL_SHIFT                      20
#define SAND_HAL_MA_SI11_DEBUG_02_SYNCPOL_MSB                        20
#define SAND_HAL_MA_SI11_DEBUG_02_SYNCPOL_LSB                        20
#define SAND_HAL_MA_SI11_DEBUG_02_SYNCPOL_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI11_DEBUG_02_SYNCPOL_DEFAULT                    0x00000001
#define SAND_HAL_MA_SI11_DEBUG_02_SYNCMASK_MASK                      0x000ffc00
#define SAND_HAL_MA_SI11_DEBUG_02_SYNCMASK_SHIFT                     10
#define SAND_HAL_MA_SI11_DEBUG_02_SYNCMASK_MSB                       19
#define SAND_HAL_MA_SI11_DEBUG_02_SYNCMASK_LSB                       10
#define SAND_HAL_MA_SI11_DEBUG_02_SYNCMASK_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI11_DEBUG_02_SYNCMASK_DEFAULT                   0x000003ff
#define SAND_HAL_MA_SI11_DEBUG_02_SYNCCHAR_MASK                      0x000003ff
#define SAND_HAL_MA_SI11_DEBUG_02_SYNCCHAR_SHIFT                     0
#define SAND_HAL_MA_SI11_DEBUG_02_SYNCCHAR_MSB                       9
#define SAND_HAL_MA_SI11_DEBUG_02_SYNCCHAR_LSB                       0
#define SAND_HAL_MA_SI11_DEBUG_02_SYNCCHAR_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI11_DEBUG_02_SYNCCHAR_DEFAULT                   0x00000305

/* field level defines for Device: MA  Register: si12_debug_02 */
#define SAND_HAL_MA_SI12_DEBUG_02_PD_MASK                            0x20000000
#define SAND_HAL_MA_SI12_DEBUG_02_PD_SHIFT                           29
#define SAND_HAL_MA_SI12_DEBUG_02_PD_MSB                             29
#define SAND_HAL_MA_SI12_DEBUG_02_PD_LSB                             29
#define SAND_HAL_MA_SI12_DEBUG_02_PD_TYPE                            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI12_DEBUG_02_PD_DEFAULT                         0x00000000
#define SAND_HAL_MA_SI12_DEBUG_02_TERMEN_MASK                        0x10000000
#define SAND_HAL_MA_SI12_DEBUG_02_TERMEN_SHIFT                       28
#define SAND_HAL_MA_SI12_DEBUG_02_TERMEN_MSB                         28
#define SAND_HAL_MA_SI12_DEBUG_02_TERMEN_LSB                         28
#define SAND_HAL_MA_SI12_DEBUG_02_TERMEN_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI12_DEBUG_02_TERMEN_DEFAULT                     0x00000000
#define SAND_HAL_MA_SI12_DEBUG_02_MUXLPN_MASK                        0x08000000
#define SAND_HAL_MA_SI12_DEBUG_02_MUXLPN_SHIFT                       27
#define SAND_HAL_MA_SI12_DEBUG_02_MUXLPN_MSB                         27
#define SAND_HAL_MA_SI12_DEBUG_02_MUXLPN_LSB                         27
#define SAND_HAL_MA_SI12_DEBUG_02_MUXLPN_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI12_DEBUG_02_MUXLPN_DEFAULT                     0x00000001
#define SAND_HAL_MA_SI12_DEBUG_02_PADLPN_MASK                        0x04000000
#define SAND_HAL_MA_SI12_DEBUG_02_PADLPN_SHIFT                       26
#define SAND_HAL_MA_SI12_DEBUG_02_PADLPN_MSB                         26
#define SAND_HAL_MA_SI12_DEBUG_02_PADLPN_LSB                         26
#define SAND_HAL_MA_SI12_DEBUG_02_PADLPN_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI12_DEBUG_02_PADLPN_DEFAULT                     0x00000001
#define SAND_HAL_MA_SI12_DEBUG_02_TERM1_MASK                         0x02000000
#define SAND_HAL_MA_SI12_DEBUG_02_TERM1_SHIFT                        25
#define SAND_HAL_MA_SI12_DEBUG_02_TERM1_MSB                          25
#define SAND_HAL_MA_SI12_DEBUG_02_TERM1_LSB                          25
#define SAND_HAL_MA_SI12_DEBUG_02_TERM1_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI12_DEBUG_02_TERM1_DEFAULT                      0x00000000
#define SAND_HAL_MA_SI12_DEBUG_02_TERM0_MASK                         0x01000000
#define SAND_HAL_MA_SI12_DEBUG_02_TERM0_SHIFT                        24
#define SAND_HAL_MA_SI12_DEBUG_02_TERM0_MSB                          24
#define SAND_HAL_MA_SI12_DEBUG_02_TERM0_LSB                          24
#define SAND_HAL_MA_SI12_DEBUG_02_TERM0_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI12_DEBUG_02_TERM0_DEFAULT                      0x00000000
#define SAND_HAL_MA_SI12_DEBUG_02_REF50R_MASK                        0x00800000
#define SAND_HAL_MA_SI12_DEBUG_02_REF50R_SHIFT                       23
#define SAND_HAL_MA_SI12_DEBUG_02_REF50R_MSB                         23
#define SAND_HAL_MA_SI12_DEBUG_02_REF50R_LSB                         23
#define SAND_HAL_MA_SI12_DEBUG_02_REF50R_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI12_DEBUG_02_REF50R_DEFAULT                     0x00000001
#define SAND_HAL_MA_SI12_DEBUG_02_AUTO_TRIM_OVERRIDET_MASK           0x00400000
#define SAND_HAL_MA_SI12_DEBUG_02_AUTO_TRIM_OVERRIDET_SHIFT          22
#define SAND_HAL_MA_SI12_DEBUG_02_AUTO_TRIM_OVERRIDET_MSB            22
#define SAND_HAL_MA_SI12_DEBUG_02_AUTO_TRIM_OVERRIDET_LSB            22
#define SAND_HAL_MA_SI12_DEBUG_02_AUTO_TRIM_OVERRIDET_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI12_DEBUG_02_AUTO_TRIM_OVERRIDET_DEFAULT        0x00000001
#define SAND_HAL_MA_SI12_DEBUG_02_AUTO_TRIM_OVERRIDER_MASK           0x00200000
#define SAND_HAL_MA_SI12_DEBUG_02_AUTO_TRIM_OVERRIDER_SHIFT          21
#define SAND_HAL_MA_SI12_DEBUG_02_AUTO_TRIM_OVERRIDER_MSB            21
#define SAND_HAL_MA_SI12_DEBUG_02_AUTO_TRIM_OVERRIDER_LSB            21
#define SAND_HAL_MA_SI12_DEBUG_02_AUTO_TRIM_OVERRIDER_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI12_DEBUG_02_AUTO_TRIM_OVERRIDER_DEFAULT        0x00000001
#define SAND_HAL_MA_SI12_DEBUG_02_SYNCPOL_MASK                       0x00100000
#define SAND_HAL_MA_SI12_DEBUG_02_SYNCPOL_SHIFT                      20
#define SAND_HAL_MA_SI12_DEBUG_02_SYNCPOL_MSB                        20
#define SAND_HAL_MA_SI12_DEBUG_02_SYNCPOL_LSB                        20
#define SAND_HAL_MA_SI12_DEBUG_02_SYNCPOL_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI12_DEBUG_02_SYNCPOL_DEFAULT                    0x00000001
#define SAND_HAL_MA_SI12_DEBUG_02_SYNCMASK_MASK                      0x000ffc00
#define SAND_HAL_MA_SI12_DEBUG_02_SYNCMASK_SHIFT                     10
#define SAND_HAL_MA_SI12_DEBUG_02_SYNCMASK_MSB                       19
#define SAND_HAL_MA_SI12_DEBUG_02_SYNCMASK_LSB                       10
#define SAND_HAL_MA_SI12_DEBUG_02_SYNCMASK_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI12_DEBUG_02_SYNCMASK_DEFAULT                   0x000003ff
#define SAND_HAL_MA_SI12_DEBUG_02_SYNCCHAR_MASK                      0x000003ff
#define SAND_HAL_MA_SI12_DEBUG_02_SYNCCHAR_SHIFT                     0
#define SAND_HAL_MA_SI12_DEBUG_02_SYNCCHAR_MSB                       9
#define SAND_HAL_MA_SI12_DEBUG_02_SYNCCHAR_LSB                       0
#define SAND_HAL_MA_SI12_DEBUG_02_SYNCCHAR_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI12_DEBUG_02_SYNCCHAR_DEFAULT                   0x00000305

/* field level defines for Device: MA  Register: si13_debug_02 */
#define SAND_HAL_MA_SI13_DEBUG_02_PD_MASK                            0x20000000
#define SAND_HAL_MA_SI13_DEBUG_02_PD_SHIFT                           29
#define SAND_HAL_MA_SI13_DEBUG_02_PD_MSB                             29
#define SAND_HAL_MA_SI13_DEBUG_02_PD_LSB                             29
#define SAND_HAL_MA_SI13_DEBUG_02_PD_TYPE                            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI13_DEBUG_02_PD_DEFAULT                         0x00000000
#define SAND_HAL_MA_SI13_DEBUG_02_TERMEN_MASK                        0x10000000
#define SAND_HAL_MA_SI13_DEBUG_02_TERMEN_SHIFT                       28
#define SAND_HAL_MA_SI13_DEBUG_02_TERMEN_MSB                         28
#define SAND_HAL_MA_SI13_DEBUG_02_TERMEN_LSB                         28
#define SAND_HAL_MA_SI13_DEBUG_02_TERMEN_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI13_DEBUG_02_TERMEN_DEFAULT                     0x00000000
#define SAND_HAL_MA_SI13_DEBUG_02_MUXLPN_MASK                        0x08000000
#define SAND_HAL_MA_SI13_DEBUG_02_MUXLPN_SHIFT                       27
#define SAND_HAL_MA_SI13_DEBUG_02_MUXLPN_MSB                         27
#define SAND_HAL_MA_SI13_DEBUG_02_MUXLPN_LSB                         27
#define SAND_HAL_MA_SI13_DEBUG_02_MUXLPN_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI13_DEBUG_02_MUXLPN_DEFAULT                     0x00000001
#define SAND_HAL_MA_SI13_DEBUG_02_PADLPN_MASK                        0x04000000
#define SAND_HAL_MA_SI13_DEBUG_02_PADLPN_SHIFT                       26
#define SAND_HAL_MA_SI13_DEBUG_02_PADLPN_MSB                         26
#define SAND_HAL_MA_SI13_DEBUG_02_PADLPN_LSB                         26
#define SAND_HAL_MA_SI13_DEBUG_02_PADLPN_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI13_DEBUG_02_PADLPN_DEFAULT                     0x00000001
#define SAND_HAL_MA_SI13_DEBUG_02_TERM1_MASK                         0x02000000
#define SAND_HAL_MA_SI13_DEBUG_02_TERM1_SHIFT                        25
#define SAND_HAL_MA_SI13_DEBUG_02_TERM1_MSB                          25
#define SAND_HAL_MA_SI13_DEBUG_02_TERM1_LSB                          25
#define SAND_HAL_MA_SI13_DEBUG_02_TERM1_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI13_DEBUG_02_TERM1_DEFAULT                      0x00000000
#define SAND_HAL_MA_SI13_DEBUG_02_TERM0_MASK                         0x01000000
#define SAND_HAL_MA_SI13_DEBUG_02_TERM0_SHIFT                        24
#define SAND_HAL_MA_SI13_DEBUG_02_TERM0_MSB                          24
#define SAND_HAL_MA_SI13_DEBUG_02_TERM0_LSB                          24
#define SAND_HAL_MA_SI13_DEBUG_02_TERM0_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI13_DEBUG_02_TERM0_DEFAULT                      0x00000000
#define SAND_HAL_MA_SI13_DEBUG_02_REF50R_MASK                        0x00800000
#define SAND_HAL_MA_SI13_DEBUG_02_REF50R_SHIFT                       23
#define SAND_HAL_MA_SI13_DEBUG_02_REF50R_MSB                         23
#define SAND_HAL_MA_SI13_DEBUG_02_REF50R_LSB                         23
#define SAND_HAL_MA_SI13_DEBUG_02_REF50R_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI13_DEBUG_02_REF50R_DEFAULT                     0x00000001
#define SAND_HAL_MA_SI13_DEBUG_02_AUTO_TRIM_OVERRIDET_MASK           0x00400000
#define SAND_HAL_MA_SI13_DEBUG_02_AUTO_TRIM_OVERRIDET_SHIFT          22
#define SAND_HAL_MA_SI13_DEBUG_02_AUTO_TRIM_OVERRIDET_MSB            22
#define SAND_HAL_MA_SI13_DEBUG_02_AUTO_TRIM_OVERRIDET_LSB            22
#define SAND_HAL_MA_SI13_DEBUG_02_AUTO_TRIM_OVERRIDET_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI13_DEBUG_02_AUTO_TRIM_OVERRIDET_DEFAULT        0x00000001
#define SAND_HAL_MA_SI13_DEBUG_02_AUTO_TRIM_OVERRIDER_MASK           0x00200000
#define SAND_HAL_MA_SI13_DEBUG_02_AUTO_TRIM_OVERRIDER_SHIFT          21
#define SAND_HAL_MA_SI13_DEBUG_02_AUTO_TRIM_OVERRIDER_MSB            21
#define SAND_HAL_MA_SI13_DEBUG_02_AUTO_TRIM_OVERRIDER_LSB            21
#define SAND_HAL_MA_SI13_DEBUG_02_AUTO_TRIM_OVERRIDER_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI13_DEBUG_02_AUTO_TRIM_OVERRIDER_DEFAULT        0x00000001
#define SAND_HAL_MA_SI13_DEBUG_02_SYNCPOL_MASK                       0x00100000
#define SAND_HAL_MA_SI13_DEBUG_02_SYNCPOL_SHIFT                      20
#define SAND_HAL_MA_SI13_DEBUG_02_SYNCPOL_MSB                        20
#define SAND_HAL_MA_SI13_DEBUG_02_SYNCPOL_LSB                        20
#define SAND_HAL_MA_SI13_DEBUG_02_SYNCPOL_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI13_DEBUG_02_SYNCPOL_DEFAULT                    0x00000001
#define SAND_HAL_MA_SI13_DEBUG_02_SYNCMASK_MASK                      0x000ffc00
#define SAND_HAL_MA_SI13_DEBUG_02_SYNCMASK_SHIFT                     10
#define SAND_HAL_MA_SI13_DEBUG_02_SYNCMASK_MSB                       19
#define SAND_HAL_MA_SI13_DEBUG_02_SYNCMASK_LSB                       10
#define SAND_HAL_MA_SI13_DEBUG_02_SYNCMASK_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI13_DEBUG_02_SYNCMASK_DEFAULT                   0x000003ff
#define SAND_HAL_MA_SI13_DEBUG_02_SYNCCHAR_MASK                      0x000003ff
#define SAND_HAL_MA_SI13_DEBUG_02_SYNCCHAR_SHIFT                     0
#define SAND_HAL_MA_SI13_DEBUG_02_SYNCCHAR_MSB                       9
#define SAND_HAL_MA_SI13_DEBUG_02_SYNCCHAR_LSB                       0
#define SAND_HAL_MA_SI13_DEBUG_02_SYNCCHAR_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI13_DEBUG_02_SYNCCHAR_DEFAULT                   0x00000305

/* field level defines for Device: MA  Register: si14_debug_02 */
#define SAND_HAL_MA_SI14_DEBUG_02_PD_MASK                            0x20000000
#define SAND_HAL_MA_SI14_DEBUG_02_PD_SHIFT                           29
#define SAND_HAL_MA_SI14_DEBUG_02_PD_MSB                             29
#define SAND_HAL_MA_SI14_DEBUG_02_PD_LSB                             29
#define SAND_HAL_MA_SI14_DEBUG_02_PD_TYPE                            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI14_DEBUG_02_PD_DEFAULT                         0x00000000
#define SAND_HAL_MA_SI14_DEBUG_02_TERMEN_MASK                        0x10000000
#define SAND_HAL_MA_SI14_DEBUG_02_TERMEN_SHIFT                       28
#define SAND_HAL_MA_SI14_DEBUG_02_TERMEN_MSB                         28
#define SAND_HAL_MA_SI14_DEBUG_02_TERMEN_LSB                         28
#define SAND_HAL_MA_SI14_DEBUG_02_TERMEN_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI14_DEBUG_02_TERMEN_DEFAULT                     0x00000000
#define SAND_HAL_MA_SI14_DEBUG_02_MUXLPN_MASK                        0x08000000
#define SAND_HAL_MA_SI14_DEBUG_02_MUXLPN_SHIFT                       27
#define SAND_HAL_MA_SI14_DEBUG_02_MUXLPN_MSB                         27
#define SAND_HAL_MA_SI14_DEBUG_02_MUXLPN_LSB                         27
#define SAND_HAL_MA_SI14_DEBUG_02_MUXLPN_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI14_DEBUG_02_MUXLPN_DEFAULT                     0x00000001
#define SAND_HAL_MA_SI14_DEBUG_02_PADLPN_MASK                        0x04000000
#define SAND_HAL_MA_SI14_DEBUG_02_PADLPN_SHIFT                       26
#define SAND_HAL_MA_SI14_DEBUG_02_PADLPN_MSB                         26
#define SAND_HAL_MA_SI14_DEBUG_02_PADLPN_LSB                         26
#define SAND_HAL_MA_SI14_DEBUG_02_PADLPN_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI14_DEBUG_02_PADLPN_DEFAULT                     0x00000001
#define SAND_HAL_MA_SI14_DEBUG_02_TERM1_MASK                         0x02000000
#define SAND_HAL_MA_SI14_DEBUG_02_TERM1_SHIFT                        25
#define SAND_HAL_MA_SI14_DEBUG_02_TERM1_MSB                          25
#define SAND_HAL_MA_SI14_DEBUG_02_TERM1_LSB                          25
#define SAND_HAL_MA_SI14_DEBUG_02_TERM1_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI14_DEBUG_02_TERM1_DEFAULT                      0x00000000
#define SAND_HAL_MA_SI14_DEBUG_02_TERM0_MASK                         0x01000000
#define SAND_HAL_MA_SI14_DEBUG_02_TERM0_SHIFT                        24
#define SAND_HAL_MA_SI14_DEBUG_02_TERM0_MSB                          24
#define SAND_HAL_MA_SI14_DEBUG_02_TERM0_LSB                          24
#define SAND_HAL_MA_SI14_DEBUG_02_TERM0_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI14_DEBUG_02_TERM0_DEFAULT                      0x00000000
#define SAND_HAL_MA_SI14_DEBUG_02_REF50R_MASK                        0x00800000
#define SAND_HAL_MA_SI14_DEBUG_02_REF50R_SHIFT                       23
#define SAND_HAL_MA_SI14_DEBUG_02_REF50R_MSB                         23
#define SAND_HAL_MA_SI14_DEBUG_02_REF50R_LSB                         23
#define SAND_HAL_MA_SI14_DEBUG_02_REF50R_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI14_DEBUG_02_REF50R_DEFAULT                     0x00000001
#define SAND_HAL_MA_SI14_DEBUG_02_AUTO_TRIM_OVERRIDET_MASK           0x00400000
#define SAND_HAL_MA_SI14_DEBUG_02_AUTO_TRIM_OVERRIDET_SHIFT          22
#define SAND_HAL_MA_SI14_DEBUG_02_AUTO_TRIM_OVERRIDET_MSB            22
#define SAND_HAL_MA_SI14_DEBUG_02_AUTO_TRIM_OVERRIDET_LSB            22
#define SAND_HAL_MA_SI14_DEBUG_02_AUTO_TRIM_OVERRIDET_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI14_DEBUG_02_AUTO_TRIM_OVERRIDET_DEFAULT        0x00000001
#define SAND_HAL_MA_SI14_DEBUG_02_AUTO_TRIM_OVERRIDER_MASK           0x00200000
#define SAND_HAL_MA_SI14_DEBUG_02_AUTO_TRIM_OVERRIDER_SHIFT          21
#define SAND_HAL_MA_SI14_DEBUG_02_AUTO_TRIM_OVERRIDER_MSB            21
#define SAND_HAL_MA_SI14_DEBUG_02_AUTO_TRIM_OVERRIDER_LSB            21
#define SAND_HAL_MA_SI14_DEBUG_02_AUTO_TRIM_OVERRIDER_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI14_DEBUG_02_AUTO_TRIM_OVERRIDER_DEFAULT        0x00000001
#define SAND_HAL_MA_SI14_DEBUG_02_SYNCPOL_MASK                       0x00100000
#define SAND_HAL_MA_SI14_DEBUG_02_SYNCPOL_SHIFT                      20
#define SAND_HAL_MA_SI14_DEBUG_02_SYNCPOL_MSB                        20
#define SAND_HAL_MA_SI14_DEBUG_02_SYNCPOL_LSB                        20
#define SAND_HAL_MA_SI14_DEBUG_02_SYNCPOL_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI14_DEBUG_02_SYNCPOL_DEFAULT                    0x00000001
#define SAND_HAL_MA_SI14_DEBUG_02_SYNCMASK_MASK                      0x000ffc00
#define SAND_HAL_MA_SI14_DEBUG_02_SYNCMASK_SHIFT                     10
#define SAND_HAL_MA_SI14_DEBUG_02_SYNCMASK_MSB                       19
#define SAND_HAL_MA_SI14_DEBUG_02_SYNCMASK_LSB                       10
#define SAND_HAL_MA_SI14_DEBUG_02_SYNCMASK_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI14_DEBUG_02_SYNCMASK_DEFAULT                   0x000003ff
#define SAND_HAL_MA_SI14_DEBUG_02_SYNCCHAR_MASK                      0x000003ff
#define SAND_HAL_MA_SI14_DEBUG_02_SYNCCHAR_SHIFT                     0
#define SAND_HAL_MA_SI14_DEBUG_02_SYNCCHAR_MSB                       9
#define SAND_HAL_MA_SI14_DEBUG_02_SYNCCHAR_LSB                       0
#define SAND_HAL_MA_SI14_DEBUG_02_SYNCCHAR_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI14_DEBUG_02_SYNCCHAR_DEFAULT                   0x00000305

/* field level defines for Device: MA  Register: si15_debug_02 */
#define SAND_HAL_MA_SI15_DEBUG_02_PD_MASK                            0x20000000
#define SAND_HAL_MA_SI15_DEBUG_02_PD_SHIFT                           29
#define SAND_HAL_MA_SI15_DEBUG_02_PD_MSB                             29
#define SAND_HAL_MA_SI15_DEBUG_02_PD_LSB                             29
#define SAND_HAL_MA_SI15_DEBUG_02_PD_TYPE                            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI15_DEBUG_02_PD_DEFAULT                         0x00000000
#define SAND_HAL_MA_SI15_DEBUG_02_TERMEN_MASK                        0x10000000
#define SAND_HAL_MA_SI15_DEBUG_02_TERMEN_SHIFT                       28
#define SAND_HAL_MA_SI15_DEBUG_02_TERMEN_MSB                         28
#define SAND_HAL_MA_SI15_DEBUG_02_TERMEN_LSB                         28
#define SAND_HAL_MA_SI15_DEBUG_02_TERMEN_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI15_DEBUG_02_TERMEN_DEFAULT                     0x00000000
#define SAND_HAL_MA_SI15_DEBUG_02_MUXLPN_MASK                        0x08000000
#define SAND_HAL_MA_SI15_DEBUG_02_MUXLPN_SHIFT                       27
#define SAND_HAL_MA_SI15_DEBUG_02_MUXLPN_MSB                         27
#define SAND_HAL_MA_SI15_DEBUG_02_MUXLPN_LSB                         27
#define SAND_HAL_MA_SI15_DEBUG_02_MUXLPN_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI15_DEBUG_02_MUXLPN_DEFAULT                     0x00000001
#define SAND_HAL_MA_SI15_DEBUG_02_PADLPN_MASK                        0x04000000
#define SAND_HAL_MA_SI15_DEBUG_02_PADLPN_SHIFT                       26
#define SAND_HAL_MA_SI15_DEBUG_02_PADLPN_MSB                         26
#define SAND_HAL_MA_SI15_DEBUG_02_PADLPN_LSB                         26
#define SAND_HAL_MA_SI15_DEBUG_02_PADLPN_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI15_DEBUG_02_PADLPN_DEFAULT                     0x00000001
#define SAND_HAL_MA_SI15_DEBUG_02_TERM1_MASK                         0x02000000
#define SAND_HAL_MA_SI15_DEBUG_02_TERM1_SHIFT                        25
#define SAND_HAL_MA_SI15_DEBUG_02_TERM1_MSB                          25
#define SAND_HAL_MA_SI15_DEBUG_02_TERM1_LSB                          25
#define SAND_HAL_MA_SI15_DEBUG_02_TERM1_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI15_DEBUG_02_TERM1_DEFAULT                      0x00000000
#define SAND_HAL_MA_SI15_DEBUG_02_TERM0_MASK                         0x01000000
#define SAND_HAL_MA_SI15_DEBUG_02_TERM0_SHIFT                        24
#define SAND_HAL_MA_SI15_DEBUG_02_TERM0_MSB                          24
#define SAND_HAL_MA_SI15_DEBUG_02_TERM0_LSB                          24
#define SAND_HAL_MA_SI15_DEBUG_02_TERM0_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI15_DEBUG_02_TERM0_DEFAULT                      0x00000000
#define SAND_HAL_MA_SI15_DEBUG_02_REF50R_MASK                        0x00800000
#define SAND_HAL_MA_SI15_DEBUG_02_REF50R_SHIFT                       23
#define SAND_HAL_MA_SI15_DEBUG_02_REF50R_MSB                         23
#define SAND_HAL_MA_SI15_DEBUG_02_REF50R_LSB                         23
#define SAND_HAL_MA_SI15_DEBUG_02_REF50R_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI15_DEBUG_02_REF50R_DEFAULT                     0x00000001
#define SAND_HAL_MA_SI15_DEBUG_02_AUTO_TRIM_OVERRIDET_MASK           0x00400000
#define SAND_HAL_MA_SI15_DEBUG_02_AUTO_TRIM_OVERRIDET_SHIFT          22
#define SAND_HAL_MA_SI15_DEBUG_02_AUTO_TRIM_OVERRIDET_MSB            22
#define SAND_HAL_MA_SI15_DEBUG_02_AUTO_TRIM_OVERRIDET_LSB            22
#define SAND_HAL_MA_SI15_DEBUG_02_AUTO_TRIM_OVERRIDET_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI15_DEBUG_02_AUTO_TRIM_OVERRIDET_DEFAULT        0x00000001
#define SAND_HAL_MA_SI15_DEBUG_02_AUTO_TRIM_OVERRIDER_MASK           0x00200000
#define SAND_HAL_MA_SI15_DEBUG_02_AUTO_TRIM_OVERRIDER_SHIFT          21
#define SAND_HAL_MA_SI15_DEBUG_02_AUTO_TRIM_OVERRIDER_MSB            21
#define SAND_HAL_MA_SI15_DEBUG_02_AUTO_TRIM_OVERRIDER_LSB            21
#define SAND_HAL_MA_SI15_DEBUG_02_AUTO_TRIM_OVERRIDER_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI15_DEBUG_02_AUTO_TRIM_OVERRIDER_DEFAULT        0x00000001
#define SAND_HAL_MA_SI15_DEBUG_02_SYNCPOL_MASK                       0x00100000
#define SAND_HAL_MA_SI15_DEBUG_02_SYNCPOL_SHIFT                      20
#define SAND_HAL_MA_SI15_DEBUG_02_SYNCPOL_MSB                        20
#define SAND_HAL_MA_SI15_DEBUG_02_SYNCPOL_LSB                        20
#define SAND_HAL_MA_SI15_DEBUG_02_SYNCPOL_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI15_DEBUG_02_SYNCPOL_DEFAULT                    0x00000001
#define SAND_HAL_MA_SI15_DEBUG_02_SYNCMASK_MASK                      0x000ffc00
#define SAND_HAL_MA_SI15_DEBUG_02_SYNCMASK_SHIFT                     10
#define SAND_HAL_MA_SI15_DEBUG_02_SYNCMASK_MSB                       19
#define SAND_HAL_MA_SI15_DEBUG_02_SYNCMASK_LSB                       10
#define SAND_HAL_MA_SI15_DEBUG_02_SYNCMASK_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI15_DEBUG_02_SYNCMASK_DEFAULT                   0x000003ff
#define SAND_HAL_MA_SI15_DEBUG_02_SYNCCHAR_MASK                      0x000003ff
#define SAND_HAL_MA_SI15_DEBUG_02_SYNCCHAR_SHIFT                     0
#define SAND_HAL_MA_SI15_DEBUG_02_SYNCCHAR_MSB                       9
#define SAND_HAL_MA_SI15_DEBUG_02_SYNCCHAR_LSB                       0
#define SAND_HAL_MA_SI15_DEBUG_02_SYNCCHAR_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI15_DEBUG_02_SYNCCHAR_DEFAULT                   0x00000305

/* field level defines for Device: MA  Register: si0_debug_03 */
#define SAND_HAL_MA_SI0_DEBUG_03_VTXLOSH_MASK                        0x00000020
#define SAND_HAL_MA_SI0_DEBUG_03_VTXLOSH_SHIFT                       5
#define SAND_HAL_MA_SI0_DEBUG_03_VTXLOSH_MSB                         5
#define SAND_HAL_MA_SI0_DEBUG_03_VTXLOSH_LSB                         5
#define SAND_HAL_MA_SI0_DEBUG_03_VTXLOSH_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI0_DEBUG_03_VTXLOSH_DEFAULT                     0x00000000
#define SAND_HAL_MA_SI0_DEBUG_03_COMVDD_MASK                         0x00000010
#define SAND_HAL_MA_SI0_DEBUG_03_COMVDD_SHIFT                        4
#define SAND_HAL_MA_SI0_DEBUG_03_COMVDD_MSB                          4
#define SAND_HAL_MA_SI0_DEBUG_03_COMVDD_LSB                          4
#define SAND_HAL_MA_SI0_DEBUG_03_COMVDD_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI0_DEBUG_03_COMVDD_DEFAULT                      0x00000000
#define SAND_HAL_MA_SI0_DEBUG_03_LOSADJ_MASK                         0x0000000e
#define SAND_HAL_MA_SI0_DEBUG_03_LOSADJ_SHIFT                        1
#define SAND_HAL_MA_SI0_DEBUG_03_LOSADJ_MSB                          3
#define SAND_HAL_MA_SI0_DEBUG_03_LOSADJ_LSB                          1
#define SAND_HAL_MA_SI0_DEBUG_03_LOSADJ_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI0_DEBUG_03_LOSADJ_DEFAULT                      0x00000000
#define SAND_HAL_MA_SI0_DEBUG_03_IDLE_MASK                           0x00000001
#define SAND_HAL_MA_SI0_DEBUG_03_IDLE_SHIFT                          0
#define SAND_HAL_MA_SI0_DEBUG_03_IDLE_MSB                            0
#define SAND_HAL_MA_SI0_DEBUG_03_IDLE_LSB                            0
#define SAND_HAL_MA_SI0_DEBUG_03_IDLE_TYPE                           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI0_DEBUG_03_IDLE_DEFAULT                        0x00000000

/* field level defines for Device: MA  Register: si1_debug_03 */
#define SAND_HAL_MA_SI1_DEBUG_03_VTXLOSH_MASK                        0x00000020
#define SAND_HAL_MA_SI1_DEBUG_03_VTXLOSH_SHIFT                       5
#define SAND_HAL_MA_SI1_DEBUG_03_VTXLOSH_MSB                         5
#define SAND_HAL_MA_SI1_DEBUG_03_VTXLOSH_LSB                         5
#define SAND_HAL_MA_SI1_DEBUG_03_VTXLOSH_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI1_DEBUG_03_VTXLOSH_DEFAULT                     0x00000000
#define SAND_HAL_MA_SI1_DEBUG_03_COMVDD_MASK                         0x00000010
#define SAND_HAL_MA_SI1_DEBUG_03_COMVDD_SHIFT                        4
#define SAND_HAL_MA_SI1_DEBUG_03_COMVDD_MSB                          4
#define SAND_HAL_MA_SI1_DEBUG_03_COMVDD_LSB                          4
#define SAND_HAL_MA_SI1_DEBUG_03_COMVDD_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI1_DEBUG_03_COMVDD_DEFAULT                      0x00000000
#define SAND_HAL_MA_SI1_DEBUG_03_LOSADJ_MASK                         0x0000000e
#define SAND_HAL_MA_SI1_DEBUG_03_LOSADJ_SHIFT                        1
#define SAND_HAL_MA_SI1_DEBUG_03_LOSADJ_MSB                          3
#define SAND_HAL_MA_SI1_DEBUG_03_LOSADJ_LSB                          1
#define SAND_HAL_MA_SI1_DEBUG_03_LOSADJ_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI1_DEBUG_03_LOSADJ_DEFAULT                      0x00000000
#define SAND_HAL_MA_SI1_DEBUG_03_IDLE_MASK                           0x00000001
#define SAND_HAL_MA_SI1_DEBUG_03_IDLE_SHIFT                          0
#define SAND_HAL_MA_SI1_DEBUG_03_IDLE_MSB                            0
#define SAND_HAL_MA_SI1_DEBUG_03_IDLE_LSB                            0
#define SAND_HAL_MA_SI1_DEBUG_03_IDLE_TYPE                           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI1_DEBUG_03_IDLE_DEFAULT                        0x00000000

/* field level defines for Device: MA  Register: si2_debug_03 */
#define SAND_HAL_MA_SI2_DEBUG_03_VTXLOSH_MASK                        0x00000020
#define SAND_HAL_MA_SI2_DEBUG_03_VTXLOSH_SHIFT                       5
#define SAND_HAL_MA_SI2_DEBUG_03_VTXLOSH_MSB                         5
#define SAND_HAL_MA_SI2_DEBUG_03_VTXLOSH_LSB                         5
#define SAND_HAL_MA_SI2_DEBUG_03_VTXLOSH_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI2_DEBUG_03_VTXLOSH_DEFAULT                     0x00000000
#define SAND_HAL_MA_SI2_DEBUG_03_COMVDD_MASK                         0x00000010
#define SAND_HAL_MA_SI2_DEBUG_03_COMVDD_SHIFT                        4
#define SAND_HAL_MA_SI2_DEBUG_03_COMVDD_MSB                          4
#define SAND_HAL_MA_SI2_DEBUG_03_COMVDD_LSB                          4
#define SAND_HAL_MA_SI2_DEBUG_03_COMVDD_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI2_DEBUG_03_COMVDD_DEFAULT                      0x00000000
#define SAND_HAL_MA_SI2_DEBUG_03_LOSADJ_MASK                         0x0000000e
#define SAND_HAL_MA_SI2_DEBUG_03_LOSADJ_SHIFT                        1
#define SAND_HAL_MA_SI2_DEBUG_03_LOSADJ_MSB                          3
#define SAND_HAL_MA_SI2_DEBUG_03_LOSADJ_LSB                          1
#define SAND_HAL_MA_SI2_DEBUG_03_LOSADJ_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI2_DEBUG_03_LOSADJ_DEFAULT                      0x00000000
#define SAND_HAL_MA_SI2_DEBUG_03_IDLE_MASK                           0x00000001
#define SAND_HAL_MA_SI2_DEBUG_03_IDLE_SHIFT                          0
#define SAND_HAL_MA_SI2_DEBUG_03_IDLE_MSB                            0
#define SAND_HAL_MA_SI2_DEBUG_03_IDLE_LSB                            0
#define SAND_HAL_MA_SI2_DEBUG_03_IDLE_TYPE                           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI2_DEBUG_03_IDLE_DEFAULT                        0x00000000

/* field level defines for Device: MA  Register: si3_debug_03 */
#define SAND_HAL_MA_SI3_DEBUG_03_VTXLOSH_MASK                        0x00000020
#define SAND_HAL_MA_SI3_DEBUG_03_VTXLOSH_SHIFT                       5
#define SAND_HAL_MA_SI3_DEBUG_03_VTXLOSH_MSB                         5
#define SAND_HAL_MA_SI3_DEBUG_03_VTXLOSH_LSB                         5
#define SAND_HAL_MA_SI3_DEBUG_03_VTXLOSH_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI3_DEBUG_03_VTXLOSH_DEFAULT                     0x00000000
#define SAND_HAL_MA_SI3_DEBUG_03_COMVDD_MASK                         0x00000010
#define SAND_HAL_MA_SI3_DEBUG_03_COMVDD_SHIFT                        4
#define SAND_HAL_MA_SI3_DEBUG_03_COMVDD_MSB                          4
#define SAND_HAL_MA_SI3_DEBUG_03_COMVDD_LSB                          4
#define SAND_HAL_MA_SI3_DEBUG_03_COMVDD_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI3_DEBUG_03_COMVDD_DEFAULT                      0x00000000
#define SAND_HAL_MA_SI3_DEBUG_03_LOSADJ_MASK                         0x0000000e
#define SAND_HAL_MA_SI3_DEBUG_03_LOSADJ_SHIFT                        1
#define SAND_HAL_MA_SI3_DEBUG_03_LOSADJ_MSB                          3
#define SAND_HAL_MA_SI3_DEBUG_03_LOSADJ_LSB                          1
#define SAND_HAL_MA_SI3_DEBUG_03_LOSADJ_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI3_DEBUG_03_LOSADJ_DEFAULT                      0x00000000
#define SAND_HAL_MA_SI3_DEBUG_03_IDLE_MASK                           0x00000001
#define SAND_HAL_MA_SI3_DEBUG_03_IDLE_SHIFT                          0
#define SAND_HAL_MA_SI3_DEBUG_03_IDLE_MSB                            0
#define SAND_HAL_MA_SI3_DEBUG_03_IDLE_LSB                            0
#define SAND_HAL_MA_SI3_DEBUG_03_IDLE_TYPE                           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI3_DEBUG_03_IDLE_DEFAULT                        0x00000000

/* field level defines for Device: MA  Register: si4_debug_03 */
#define SAND_HAL_MA_SI4_DEBUG_03_VTXLOSH_MASK                        0x00000020
#define SAND_HAL_MA_SI4_DEBUG_03_VTXLOSH_SHIFT                       5
#define SAND_HAL_MA_SI4_DEBUG_03_VTXLOSH_MSB                         5
#define SAND_HAL_MA_SI4_DEBUG_03_VTXLOSH_LSB                         5
#define SAND_HAL_MA_SI4_DEBUG_03_VTXLOSH_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI4_DEBUG_03_VTXLOSH_DEFAULT                     0x00000000
#define SAND_HAL_MA_SI4_DEBUG_03_COMVDD_MASK                         0x00000010
#define SAND_HAL_MA_SI4_DEBUG_03_COMVDD_SHIFT                        4
#define SAND_HAL_MA_SI4_DEBUG_03_COMVDD_MSB                          4
#define SAND_HAL_MA_SI4_DEBUG_03_COMVDD_LSB                          4
#define SAND_HAL_MA_SI4_DEBUG_03_COMVDD_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI4_DEBUG_03_COMVDD_DEFAULT                      0x00000000
#define SAND_HAL_MA_SI4_DEBUG_03_LOSADJ_MASK                         0x0000000e
#define SAND_HAL_MA_SI4_DEBUG_03_LOSADJ_SHIFT                        1
#define SAND_HAL_MA_SI4_DEBUG_03_LOSADJ_MSB                          3
#define SAND_HAL_MA_SI4_DEBUG_03_LOSADJ_LSB                          1
#define SAND_HAL_MA_SI4_DEBUG_03_LOSADJ_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI4_DEBUG_03_LOSADJ_DEFAULT                      0x00000000
#define SAND_HAL_MA_SI4_DEBUG_03_IDLE_MASK                           0x00000001
#define SAND_HAL_MA_SI4_DEBUG_03_IDLE_SHIFT                          0
#define SAND_HAL_MA_SI4_DEBUG_03_IDLE_MSB                            0
#define SAND_HAL_MA_SI4_DEBUG_03_IDLE_LSB                            0
#define SAND_HAL_MA_SI4_DEBUG_03_IDLE_TYPE                           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI4_DEBUG_03_IDLE_DEFAULT                        0x00000000

/* field level defines for Device: MA  Register: si5_debug_03 */
#define SAND_HAL_MA_SI5_DEBUG_03_VTXLOSH_MASK                        0x00000020
#define SAND_HAL_MA_SI5_DEBUG_03_VTXLOSH_SHIFT                       5
#define SAND_HAL_MA_SI5_DEBUG_03_VTXLOSH_MSB                         5
#define SAND_HAL_MA_SI5_DEBUG_03_VTXLOSH_LSB                         5
#define SAND_HAL_MA_SI5_DEBUG_03_VTXLOSH_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI5_DEBUG_03_VTXLOSH_DEFAULT                     0x00000000
#define SAND_HAL_MA_SI5_DEBUG_03_COMVDD_MASK                         0x00000010
#define SAND_HAL_MA_SI5_DEBUG_03_COMVDD_SHIFT                        4
#define SAND_HAL_MA_SI5_DEBUG_03_COMVDD_MSB                          4
#define SAND_HAL_MA_SI5_DEBUG_03_COMVDD_LSB                          4
#define SAND_HAL_MA_SI5_DEBUG_03_COMVDD_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI5_DEBUG_03_COMVDD_DEFAULT                      0x00000000
#define SAND_HAL_MA_SI5_DEBUG_03_LOSADJ_MASK                         0x0000000e
#define SAND_HAL_MA_SI5_DEBUG_03_LOSADJ_SHIFT                        1
#define SAND_HAL_MA_SI5_DEBUG_03_LOSADJ_MSB                          3
#define SAND_HAL_MA_SI5_DEBUG_03_LOSADJ_LSB                          1
#define SAND_HAL_MA_SI5_DEBUG_03_LOSADJ_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI5_DEBUG_03_LOSADJ_DEFAULT                      0x00000000
#define SAND_HAL_MA_SI5_DEBUG_03_IDLE_MASK                           0x00000001
#define SAND_HAL_MA_SI5_DEBUG_03_IDLE_SHIFT                          0
#define SAND_HAL_MA_SI5_DEBUG_03_IDLE_MSB                            0
#define SAND_HAL_MA_SI5_DEBUG_03_IDLE_LSB                            0
#define SAND_HAL_MA_SI5_DEBUG_03_IDLE_TYPE                           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI5_DEBUG_03_IDLE_DEFAULT                        0x00000000

/* field level defines for Device: MA  Register: si6_debug_03 */
#define SAND_HAL_MA_SI6_DEBUG_03_VTXLOSH_MASK                        0x00000020
#define SAND_HAL_MA_SI6_DEBUG_03_VTXLOSH_SHIFT                       5
#define SAND_HAL_MA_SI6_DEBUG_03_VTXLOSH_MSB                         5
#define SAND_HAL_MA_SI6_DEBUG_03_VTXLOSH_LSB                         5
#define SAND_HAL_MA_SI6_DEBUG_03_VTXLOSH_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI6_DEBUG_03_VTXLOSH_DEFAULT                     0x00000000
#define SAND_HAL_MA_SI6_DEBUG_03_COMVDD_MASK                         0x00000010
#define SAND_HAL_MA_SI6_DEBUG_03_COMVDD_SHIFT                        4
#define SAND_HAL_MA_SI6_DEBUG_03_COMVDD_MSB                          4
#define SAND_HAL_MA_SI6_DEBUG_03_COMVDD_LSB                          4
#define SAND_HAL_MA_SI6_DEBUG_03_COMVDD_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI6_DEBUG_03_COMVDD_DEFAULT                      0x00000000
#define SAND_HAL_MA_SI6_DEBUG_03_LOSADJ_MASK                         0x0000000e
#define SAND_HAL_MA_SI6_DEBUG_03_LOSADJ_SHIFT                        1
#define SAND_HAL_MA_SI6_DEBUG_03_LOSADJ_MSB                          3
#define SAND_HAL_MA_SI6_DEBUG_03_LOSADJ_LSB                          1
#define SAND_HAL_MA_SI6_DEBUG_03_LOSADJ_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI6_DEBUG_03_LOSADJ_DEFAULT                      0x00000000
#define SAND_HAL_MA_SI6_DEBUG_03_IDLE_MASK                           0x00000001
#define SAND_HAL_MA_SI6_DEBUG_03_IDLE_SHIFT                          0
#define SAND_HAL_MA_SI6_DEBUG_03_IDLE_MSB                            0
#define SAND_HAL_MA_SI6_DEBUG_03_IDLE_LSB                            0
#define SAND_HAL_MA_SI6_DEBUG_03_IDLE_TYPE                           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI6_DEBUG_03_IDLE_DEFAULT                        0x00000000

/* field level defines for Device: MA  Register: si7_debug_03 */
#define SAND_HAL_MA_SI7_DEBUG_03_VTXLOSH_MASK                        0x00000020
#define SAND_HAL_MA_SI7_DEBUG_03_VTXLOSH_SHIFT                       5
#define SAND_HAL_MA_SI7_DEBUG_03_VTXLOSH_MSB                         5
#define SAND_HAL_MA_SI7_DEBUG_03_VTXLOSH_LSB                         5
#define SAND_HAL_MA_SI7_DEBUG_03_VTXLOSH_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI7_DEBUG_03_VTXLOSH_DEFAULT                     0x00000000
#define SAND_HAL_MA_SI7_DEBUG_03_COMVDD_MASK                         0x00000010
#define SAND_HAL_MA_SI7_DEBUG_03_COMVDD_SHIFT                        4
#define SAND_HAL_MA_SI7_DEBUG_03_COMVDD_MSB                          4
#define SAND_HAL_MA_SI7_DEBUG_03_COMVDD_LSB                          4
#define SAND_HAL_MA_SI7_DEBUG_03_COMVDD_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI7_DEBUG_03_COMVDD_DEFAULT                      0x00000000
#define SAND_HAL_MA_SI7_DEBUG_03_LOSADJ_MASK                         0x0000000e
#define SAND_HAL_MA_SI7_DEBUG_03_LOSADJ_SHIFT                        1
#define SAND_HAL_MA_SI7_DEBUG_03_LOSADJ_MSB                          3
#define SAND_HAL_MA_SI7_DEBUG_03_LOSADJ_LSB                          1
#define SAND_HAL_MA_SI7_DEBUG_03_LOSADJ_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI7_DEBUG_03_LOSADJ_DEFAULT                      0x00000000
#define SAND_HAL_MA_SI7_DEBUG_03_IDLE_MASK                           0x00000001
#define SAND_HAL_MA_SI7_DEBUG_03_IDLE_SHIFT                          0
#define SAND_HAL_MA_SI7_DEBUG_03_IDLE_MSB                            0
#define SAND_HAL_MA_SI7_DEBUG_03_IDLE_LSB                            0
#define SAND_HAL_MA_SI7_DEBUG_03_IDLE_TYPE                           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI7_DEBUG_03_IDLE_DEFAULT                        0x00000000

/* field level defines for Device: MA  Register: si8_debug_03 */
#define SAND_HAL_MA_SI8_DEBUG_03_VTXLOSH_MASK                        0x00000020
#define SAND_HAL_MA_SI8_DEBUG_03_VTXLOSH_SHIFT                       5
#define SAND_HAL_MA_SI8_DEBUG_03_VTXLOSH_MSB                         5
#define SAND_HAL_MA_SI8_DEBUG_03_VTXLOSH_LSB                         5
#define SAND_HAL_MA_SI8_DEBUG_03_VTXLOSH_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI8_DEBUG_03_VTXLOSH_DEFAULT                     0x00000000
#define SAND_HAL_MA_SI8_DEBUG_03_COMVDD_MASK                         0x00000010
#define SAND_HAL_MA_SI8_DEBUG_03_COMVDD_SHIFT                        4
#define SAND_HAL_MA_SI8_DEBUG_03_COMVDD_MSB                          4
#define SAND_HAL_MA_SI8_DEBUG_03_COMVDD_LSB                          4
#define SAND_HAL_MA_SI8_DEBUG_03_COMVDD_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI8_DEBUG_03_COMVDD_DEFAULT                      0x00000000
#define SAND_HAL_MA_SI8_DEBUG_03_LOSADJ_MASK                         0x0000000e
#define SAND_HAL_MA_SI8_DEBUG_03_LOSADJ_SHIFT                        1
#define SAND_HAL_MA_SI8_DEBUG_03_LOSADJ_MSB                          3
#define SAND_HAL_MA_SI8_DEBUG_03_LOSADJ_LSB                          1
#define SAND_HAL_MA_SI8_DEBUG_03_LOSADJ_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI8_DEBUG_03_LOSADJ_DEFAULT                      0x00000000
#define SAND_HAL_MA_SI8_DEBUG_03_IDLE_MASK                           0x00000001
#define SAND_HAL_MA_SI8_DEBUG_03_IDLE_SHIFT                          0
#define SAND_HAL_MA_SI8_DEBUG_03_IDLE_MSB                            0
#define SAND_HAL_MA_SI8_DEBUG_03_IDLE_LSB                            0
#define SAND_HAL_MA_SI8_DEBUG_03_IDLE_TYPE                           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI8_DEBUG_03_IDLE_DEFAULT                        0x00000000

/* field level defines for Device: MA  Register: si9_debug_03 */
#define SAND_HAL_MA_SI9_DEBUG_03_VTXLOSH_MASK                        0x00000020
#define SAND_HAL_MA_SI9_DEBUG_03_VTXLOSH_SHIFT                       5
#define SAND_HAL_MA_SI9_DEBUG_03_VTXLOSH_MSB                         5
#define SAND_HAL_MA_SI9_DEBUG_03_VTXLOSH_LSB                         5
#define SAND_HAL_MA_SI9_DEBUG_03_VTXLOSH_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI9_DEBUG_03_VTXLOSH_DEFAULT                     0x00000000
#define SAND_HAL_MA_SI9_DEBUG_03_COMVDD_MASK                         0x00000010
#define SAND_HAL_MA_SI9_DEBUG_03_COMVDD_SHIFT                        4
#define SAND_HAL_MA_SI9_DEBUG_03_COMVDD_MSB                          4
#define SAND_HAL_MA_SI9_DEBUG_03_COMVDD_LSB                          4
#define SAND_HAL_MA_SI9_DEBUG_03_COMVDD_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI9_DEBUG_03_COMVDD_DEFAULT                      0x00000000
#define SAND_HAL_MA_SI9_DEBUG_03_LOSADJ_MASK                         0x0000000e
#define SAND_HAL_MA_SI9_DEBUG_03_LOSADJ_SHIFT                        1
#define SAND_HAL_MA_SI9_DEBUG_03_LOSADJ_MSB                          3
#define SAND_HAL_MA_SI9_DEBUG_03_LOSADJ_LSB                          1
#define SAND_HAL_MA_SI9_DEBUG_03_LOSADJ_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI9_DEBUG_03_LOSADJ_DEFAULT                      0x00000000
#define SAND_HAL_MA_SI9_DEBUG_03_IDLE_MASK                           0x00000001
#define SAND_HAL_MA_SI9_DEBUG_03_IDLE_SHIFT                          0
#define SAND_HAL_MA_SI9_DEBUG_03_IDLE_MSB                            0
#define SAND_HAL_MA_SI9_DEBUG_03_IDLE_LSB                            0
#define SAND_HAL_MA_SI9_DEBUG_03_IDLE_TYPE                           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI9_DEBUG_03_IDLE_DEFAULT                        0x00000000

/* field level defines for Device: MA  Register: si10_debug_03 */
#define SAND_HAL_MA_SI10_DEBUG_03_VTXLOSH_MASK                       0x00000020
#define SAND_HAL_MA_SI10_DEBUG_03_VTXLOSH_SHIFT                      5
#define SAND_HAL_MA_SI10_DEBUG_03_VTXLOSH_MSB                        5
#define SAND_HAL_MA_SI10_DEBUG_03_VTXLOSH_LSB                        5
#define SAND_HAL_MA_SI10_DEBUG_03_VTXLOSH_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI10_DEBUG_03_VTXLOSH_DEFAULT                    0x00000000
#define SAND_HAL_MA_SI10_DEBUG_03_COMVDD_MASK                        0x00000010
#define SAND_HAL_MA_SI10_DEBUG_03_COMVDD_SHIFT                       4
#define SAND_HAL_MA_SI10_DEBUG_03_COMVDD_MSB                         4
#define SAND_HAL_MA_SI10_DEBUG_03_COMVDD_LSB                         4
#define SAND_HAL_MA_SI10_DEBUG_03_COMVDD_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI10_DEBUG_03_COMVDD_DEFAULT                     0x00000000
#define SAND_HAL_MA_SI10_DEBUG_03_LOSADJ_MASK                        0x0000000e
#define SAND_HAL_MA_SI10_DEBUG_03_LOSADJ_SHIFT                       1
#define SAND_HAL_MA_SI10_DEBUG_03_LOSADJ_MSB                         3
#define SAND_HAL_MA_SI10_DEBUG_03_LOSADJ_LSB                         1
#define SAND_HAL_MA_SI10_DEBUG_03_LOSADJ_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI10_DEBUG_03_LOSADJ_DEFAULT                     0x00000000
#define SAND_HAL_MA_SI10_DEBUG_03_IDLE_MASK                          0x00000001
#define SAND_HAL_MA_SI10_DEBUG_03_IDLE_SHIFT                         0
#define SAND_HAL_MA_SI10_DEBUG_03_IDLE_MSB                           0
#define SAND_HAL_MA_SI10_DEBUG_03_IDLE_LSB                           0
#define SAND_HAL_MA_SI10_DEBUG_03_IDLE_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI10_DEBUG_03_IDLE_DEFAULT                       0x00000000

/* field level defines for Device: MA  Register: si11_debug_03 */
#define SAND_HAL_MA_SI11_DEBUG_03_VTXLOSH_MASK                       0x00000020
#define SAND_HAL_MA_SI11_DEBUG_03_VTXLOSH_SHIFT                      5
#define SAND_HAL_MA_SI11_DEBUG_03_VTXLOSH_MSB                        5
#define SAND_HAL_MA_SI11_DEBUG_03_VTXLOSH_LSB                        5
#define SAND_HAL_MA_SI11_DEBUG_03_VTXLOSH_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI11_DEBUG_03_VTXLOSH_DEFAULT                    0x00000000
#define SAND_HAL_MA_SI11_DEBUG_03_COMVDD_MASK                        0x00000010
#define SAND_HAL_MA_SI11_DEBUG_03_COMVDD_SHIFT                       4
#define SAND_HAL_MA_SI11_DEBUG_03_COMVDD_MSB                         4
#define SAND_HAL_MA_SI11_DEBUG_03_COMVDD_LSB                         4
#define SAND_HAL_MA_SI11_DEBUG_03_COMVDD_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI11_DEBUG_03_COMVDD_DEFAULT                     0x00000000
#define SAND_HAL_MA_SI11_DEBUG_03_LOSADJ_MASK                        0x0000000e
#define SAND_HAL_MA_SI11_DEBUG_03_LOSADJ_SHIFT                       1
#define SAND_HAL_MA_SI11_DEBUG_03_LOSADJ_MSB                         3
#define SAND_HAL_MA_SI11_DEBUG_03_LOSADJ_LSB                         1
#define SAND_HAL_MA_SI11_DEBUG_03_LOSADJ_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI11_DEBUG_03_LOSADJ_DEFAULT                     0x00000000
#define SAND_HAL_MA_SI11_DEBUG_03_IDLE_MASK                          0x00000001
#define SAND_HAL_MA_SI11_DEBUG_03_IDLE_SHIFT                         0
#define SAND_HAL_MA_SI11_DEBUG_03_IDLE_MSB                           0
#define SAND_HAL_MA_SI11_DEBUG_03_IDLE_LSB                           0
#define SAND_HAL_MA_SI11_DEBUG_03_IDLE_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI11_DEBUG_03_IDLE_DEFAULT                       0x00000000

/* field level defines for Device: MA  Register: si12_debug_03 */
#define SAND_HAL_MA_SI12_DEBUG_03_VTXLOSH_MASK                       0x00000020
#define SAND_HAL_MA_SI12_DEBUG_03_VTXLOSH_SHIFT                      5
#define SAND_HAL_MA_SI12_DEBUG_03_VTXLOSH_MSB                        5
#define SAND_HAL_MA_SI12_DEBUG_03_VTXLOSH_LSB                        5
#define SAND_HAL_MA_SI12_DEBUG_03_VTXLOSH_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI12_DEBUG_03_VTXLOSH_DEFAULT                    0x00000000
#define SAND_HAL_MA_SI12_DEBUG_03_COMVDD_MASK                        0x00000010
#define SAND_HAL_MA_SI12_DEBUG_03_COMVDD_SHIFT                       4
#define SAND_HAL_MA_SI12_DEBUG_03_COMVDD_MSB                         4
#define SAND_HAL_MA_SI12_DEBUG_03_COMVDD_LSB                         4
#define SAND_HAL_MA_SI12_DEBUG_03_COMVDD_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI12_DEBUG_03_COMVDD_DEFAULT                     0x00000000
#define SAND_HAL_MA_SI12_DEBUG_03_LOSADJ_MASK                        0x0000000e
#define SAND_HAL_MA_SI12_DEBUG_03_LOSADJ_SHIFT                       1
#define SAND_HAL_MA_SI12_DEBUG_03_LOSADJ_MSB                         3
#define SAND_HAL_MA_SI12_DEBUG_03_LOSADJ_LSB                         1
#define SAND_HAL_MA_SI12_DEBUG_03_LOSADJ_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI12_DEBUG_03_LOSADJ_DEFAULT                     0x00000000
#define SAND_HAL_MA_SI12_DEBUG_03_IDLE_MASK                          0x00000001
#define SAND_HAL_MA_SI12_DEBUG_03_IDLE_SHIFT                         0
#define SAND_HAL_MA_SI12_DEBUG_03_IDLE_MSB                           0
#define SAND_HAL_MA_SI12_DEBUG_03_IDLE_LSB                           0
#define SAND_HAL_MA_SI12_DEBUG_03_IDLE_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI12_DEBUG_03_IDLE_DEFAULT                       0x00000000

/* field level defines for Device: MA  Register: si13_debug_03 */
#define SAND_HAL_MA_SI13_DEBUG_03_VTXLOSH_MASK                       0x00000020
#define SAND_HAL_MA_SI13_DEBUG_03_VTXLOSH_SHIFT                      5
#define SAND_HAL_MA_SI13_DEBUG_03_VTXLOSH_MSB                        5
#define SAND_HAL_MA_SI13_DEBUG_03_VTXLOSH_LSB                        5
#define SAND_HAL_MA_SI13_DEBUG_03_VTXLOSH_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI13_DEBUG_03_VTXLOSH_DEFAULT                    0x00000000
#define SAND_HAL_MA_SI13_DEBUG_03_COMVDD_MASK                        0x00000010
#define SAND_HAL_MA_SI13_DEBUG_03_COMVDD_SHIFT                       4
#define SAND_HAL_MA_SI13_DEBUG_03_COMVDD_MSB                         4
#define SAND_HAL_MA_SI13_DEBUG_03_COMVDD_LSB                         4
#define SAND_HAL_MA_SI13_DEBUG_03_COMVDD_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI13_DEBUG_03_COMVDD_DEFAULT                     0x00000000
#define SAND_HAL_MA_SI13_DEBUG_03_LOSADJ_MASK                        0x0000000e
#define SAND_HAL_MA_SI13_DEBUG_03_LOSADJ_SHIFT                       1
#define SAND_HAL_MA_SI13_DEBUG_03_LOSADJ_MSB                         3
#define SAND_HAL_MA_SI13_DEBUG_03_LOSADJ_LSB                         1
#define SAND_HAL_MA_SI13_DEBUG_03_LOSADJ_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI13_DEBUG_03_LOSADJ_DEFAULT                     0x00000000
#define SAND_HAL_MA_SI13_DEBUG_03_IDLE_MASK                          0x00000001
#define SAND_HAL_MA_SI13_DEBUG_03_IDLE_SHIFT                         0
#define SAND_HAL_MA_SI13_DEBUG_03_IDLE_MSB                           0
#define SAND_HAL_MA_SI13_DEBUG_03_IDLE_LSB                           0
#define SAND_HAL_MA_SI13_DEBUG_03_IDLE_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI13_DEBUG_03_IDLE_DEFAULT                       0x00000000

/* field level defines for Device: MA  Register: si14_debug_03 */
#define SAND_HAL_MA_SI14_DEBUG_03_VTXLOSH_MASK                       0x00000020
#define SAND_HAL_MA_SI14_DEBUG_03_VTXLOSH_SHIFT                      5
#define SAND_HAL_MA_SI14_DEBUG_03_VTXLOSH_MSB                        5
#define SAND_HAL_MA_SI14_DEBUG_03_VTXLOSH_LSB                        5
#define SAND_HAL_MA_SI14_DEBUG_03_VTXLOSH_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI14_DEBUG_03_VTXLOSH_DEFAULT                    0x00000000
#define SAND_HAL_MA_SI14_DEBUG_03_COMVDD_MASK                        0x00000010
#define SAND_HAL_MA_SI14_DEBUG_03_COMVDD_SHIFT                       4
#define SAND_HAL_MA_SI14_DEBUG_03_COMVDD_MSB                         4
#define SAND_HAL_MA_SI14_DEBUG_03_COMVDD_LSB                         4
#define SAND_HAL_MA_SI14_DEBUG_03_COMVDD_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI14_DEBUG_03_COMVDD_DEFAULT                     0x00000000
#define SAND_HAL_MA_SI14_DEBUG_03_LOSADJ_MASK                        0x0000000e
#define SAND_HAL_MA_SI14_DEBUG_03_LOSADJ_SHIFT                       1
#define SAND_HAL_MA_SI14_DEBUG_03_LOSADJ_MSB                         3
#define SAND_HAL_MA_SI14_DEBUG_03_LOSADJ_LSB                         1
#define SAND_HAL_MA_SI14_DEBUG_03_LOSADJ_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI14_DEBUG_03_LOSADJ_DEFAULT                     0x00000000
#define SAND_HAL_MA_SI14_DEBUG_03_IDLE_MASK                          0x00000001
#define SAND_HAL_MA_SI14_DEBUG_03_IDLE_SHIFT                         0
#define SAND_HAL_MA_SI14_DEBUG_03_IDLE_MSB                           0
#define SAND_HAL_MA_SI14_DEBUG_03_IDLE_LSB                           0
#define SAND_HAL_MA_SI14_DEBUG_03_IDLE_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI14_DEBUG_03_IDLE_DEFAULT                       0x00000000

/* field level defines for Device: MA  Register: si15_debug_03 */
#define SAND_HAL_MA_SI15_DEBUG_03_VTXLOSH_MASK                       0x00000020
#define SAND_HAL_MA_SI15_DEBUG_03_VTXLOSH_SHIFT                      5
#define SAND_HAL_MA_SI15_DEBUG_03_VTXLOSH_MSB                        5
#define SAND_HAL_MA_SI15_DEBUG_03_VTXLOSH_LSB                        5
#define SAND_HAL_MA_SI15_DEBUG_03_VTXLOSH_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI15_DEBUG_03_VTXLOSH_DEFAULT                    0x00000000
#define SAND_HAL_MA_SI15_DEBUG_03_COMVDD_MASK                        0x00000010
#define SAND_HAL_MA_SI15_DEBUG_03_COMVDD_SHIFT                       4
#define SAND_HAL_MA_SI15_DEBUG_03_COMVDD_MSB                         4
#define SAND_HAL_MA_SI15_DEBUG_03_COMVDD_LSB                         4
#define SAND_HAL_MA_SI15_DEBUG_03_COMVDD_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI15_DEBUG_03_COMVDD_DEFAULT                     0x00000000
#define SAND_HAL_MA_SI15_DEBUG_03_LOSADJ_MASK                        0x0000000e
#define SAND_HAL_MA_SI15_DEBUG_03_LOSADJ_SHIFT                       1
#define SAND_HAL_MA_SI15_DEBUG_03_LOSADJ_MSB                         3
#define SAND_HAL_MA_SI15_DEBUG_03_LOSADJ_LSB                         1
#define SAND_HAL_MA_SI15_DEBUG_03_LOSADJ_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI15_DEBUG_03_LOSADJ_DEFAULT                     0x00000000
#define SAND_HAL_MA_SI15_DEBUG_03_IDLE_MASK                          0x00000001
#define SAND_HAL_MA_SI15_DEBUG_03_IDLE_SHIFT                         0
#define SAND_HAL_MA_SI15_DEBUG_03_IDLE_MSB                           0
#define SAND_HAL_MA_SI15_DEBUG_03_IDLE_LSB                           0
#define SAND_HAL_MA_SI15_DEBUG_03_IDLE_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI15_DEBUG_03_IDLE_DEFAULT                       0x00000000

/* field level defines for Device: MA  Register: SI0_DEBUG_MUX */
#define SAND_HAL_MA_SI0_DEBUG_MUX_SI_DM_DEBUG_DATA_MASK              0xffffffff
#define SAND_HAL_MA_SI0_DEBUG_MUX_SI_DM_DEBUG_DATA_SHIFT             0
#define SAND_HAL_MA_SI0_DEBUG_MUX_SI_DM_DEBUG_DATA_MSB               31
#define SAND_HAL_MA_SI0_DEBUG_MUX_SI_DM_DEBUG_DATA_LSB               0
#define SAND_HAL_MA_SI0_DEBUG_MUX_SI_DM_DEBUG_DATA_TYPE              (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI0_DEBUG_MUX_SI_DM_DEBUG_DATA_DEFAULT           0x00000000

/* field level defines for Device: MA  Register: SI1_DEBUG_MUX */
#define SAND_HAL_MA_SI1_DEBUG_MUX_SI_DM_DEBUG_DATA_MASK              0xffffffff
#define SAND_HAL_MA_SI1_DEBUG_MUX_SI_DM_DEBUG_DATA_SHIFT             0
#define SAND_HAL_MA_SI1_DEBUG_MUX_SI_DM_DEBUG_DATA_MSB               31
#define SAND_HAL_MA_SI1_DEBUG_MUX_SI_DM_DEBUG_DATA_LSB               0
#define SAND_HAL_MA_SI1_DEBUG_MUX_SI_DM_DEBUG_DATA_TYPE              (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI1_DEBUG_MUX_SI_DM_DEBUG_DATA_DEFAULT           0x00000000

/* field level defines for Device: MA  Register: SI2_DEBUG_MUX */
#define SAND_HAL_MA_SI2_DEBUG_MUX_SI_DM_DEBUG_DATA_MASK              0xffffffff
#define SAND_HAL_MA_SI2_DEBUG_MUX_SI_DM_DEBUG_DATA_SHIFT             0
#define SAND_HAL_MA_SI2_DEBUG_MUX_SI_DM_DEBUG_DATA_MSB               31
#define SAND_HAL_MA_SI2_DEBUG_MUX_SI_DM_DEBUG_DATA_LSB               0
#define SAND_HAL_MA_SI2_DEBUG_MUX_SI_DM_DEBUG_DATA_TYPE              (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI2_DEBUG_MUX_SI_DM_DEBUG_DATA_DEFAULT           0x00000000

/* field level defines for Device: MA  Register: SI3_DEBUG_MUX */
#define SAND_HAL_MA_SI3_DEBUG_MUX_SI_DM_DEBUG_DATA_MASK              0xffffffff
#define SAND_HAL_MA_SI3_DEBUG_MUX_SI_DM_DEBUG_DATA_SHIFT             0
#define SAND_HAL_MA_SI3_DEBUG_MUX_SI_DM_DEBUG_DATA_MSB               31
#define SAND_HAL_MA_SI3_DEBUG_MUX_SI_DM_DEBUG_DATA_LSB               0
#define SAND_HAL_MA_SI3_DEBUG_MUX_SI_DM_DEBUG_DATA_TYPE              (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI3_DEBUG_MUX_SI_DM_DEBUG_DATA_DEFAULT           0x00000000

/* field level defines for Device: MA  Register: SI4_DEBUG_MUX */
#define SAND_HAL_MA_SI4_DEBUG_MUX_SI_DM_DEBUG_DATA_MASK              0xffffffff
#define SAND_HAL_MA_SI4_DEBUG_MUX_SI_DM_DEBUG_DATA_SHIFT             0
#define SAND_HAL_MA_SI4_DEBUG_MUX_SI_DM_DEBUG_DATA_MSB               31
#define SAND_HAL_MA_SI4_DEBUG_MUX_SI_DM_DEBUG_DATA_LSB               0
#define SAND_HAL_MA_SI4_DEBUG_MUX_SI_DM_DEBUG_DATA_TYPE              (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI4_DEBUG_MUX_SI_DM_DEBUG_DATA_DEFAULT           0x00000000

/* field level defines for Device: MA  Register: SI5_DEBUG_MUX */
#define SAND_HAL_MA_SI5_DEBUG_MUX_SI_DM_DEBUG_DATA_MASK              0xffffffff
#define SAND_HAL_MA_SI5_DEBUG_MUX_SI_DM_DEBUG_DATA_SHIFT             0
#define SAND_HAL_MA_SI5_DEBUG_MUX_SI_DM_DEBUG_DATA_MSB               31
#define SAND_HAL_MA_SI5_DEBUG_MUX_SI_DM_DEBUG_DATA_LSB               0
#define SAND_HAL_MA_SI5_DEBUG_MUX_SI_DM_DEBUG_DATA_TYPE              (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI5_DEBUG_MUX_SI_DM_DEBUG_DATA_DEFAULT           0x00000000

/* field level defines for Device: MA  Register: SI6_DEBUG_MUX */
#define SAND_HAL_MA_SI6_DEBUG_MUX_SI_DM_DEBUG_DATA_MASK              0xffffffff
#define SAND_HAL_MA_SI6_DEBUG_MUX_SI_DM_DEBUG_DATA_SHIFT             0
#define SAND_HAL_MA_SI6_DEBUG_MUX_SI_DM_DEBUG_DATA_MSB               31
#define SAND_HAL_MA_SI6_DEBUG_MUX_SI_DM_DEBUG_DATA_LSB               0
#define SAND_HAL_MA_SI6_DEBUG_MUX_SI_DM_DEBUG_DATA_TYPE              (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI6_DEBUG_MUX_SI_DM_DEBUG_DATA_DEFAULT           0x00000000

/* field level defines for Device: MA  Register: SI7_DEBUG_MUX */
#define SAND_HAL_MA_SI7_DEBUG_MUX_SI_DM_DEBUG_DATA_MASK              0xffffffff
#define SAND_HAL_MA_SI7_DEBUG_MUX_SI_DM_DEBUG_DATA_SHIFT             0
#define SAND_HAL_MA_SI7_DEBUG_MUX_SI_DM_DEBUG_DATA_MSB               31
#define SAND_HAL_MA_SI7_DEBUG_MUX_SI_DM_DEBUG_DATA_LSB               0
#define SAND_HAL_MA_SI7_DEBUG_MUX_SI_DM_DEBUG_DATA_TYPE              (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI7_DEBUG_MUX_SI_DM_DEBUG_DATA_DEFAULT           0x00000000

/* field level defines for Device: MA  Register: SI8_DEBUG_MUX */
#define SAND_HAL_MA_SI8_DEBUG_MUX_SI_DM_DEBUG_DATA_MASK              0xffffffff
#define SAND_HAL_MA_SI8_DEBUG_MUX_SI_DM_DEBUG_DATA_SHIFT             0
#define SAND_HAL_MA_SI8_DEBUG_MUX_SI_DM_DEBUG_DATA_MSB               31
#define SAND_HAL_MA_SI8_DEBUG_MUX_SI_DM_DEBUG_DATA_LSB               0
#define SAND_HAL_MA_SI8_DEBUG_MUX_SI_DM_DEBUG_DATA_TYPE              (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI8_DEBUG_MUX_SI_DM_DEBUG_DATA_DEFAULT           0x00000000

/* field level defines for Device: MA  Register: SI9_DEBUG_MUX */
#define SAND_HAL_MA_SI9_DEBUG_MUX_SI_DM_DEBUG_DATA_MASK              0xffffffff
#define SAND_HAL_MA_SI9_DEBUG_MUX_SI_DM_DEBUG_DATA_SHIFT             0
#define SAND_HAL_MA_SI9_DEBUG_MUX_SI_DM_DEBUG_DATA_MSB               31
#define SAND_HAL_MA_SI9_DEBUG_MUX_SI_DM_DEBUG_DATA_LSB               0
#define SAND_HAL_MA_SI9_DEBUG_MUX_SI_DM_DEBUG_DATA_TYPE              (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI9_DEBUG_MUX_SI_DM_DEBUG_DATA_DEFAULT           0x00000000

/* field level defines for Device: MA  Register: SI10_DEBUG_MUX */
#define SAND_HAL_MA_SI10_DEBUG_MUX_SI_DM_DEBUG_DATA_MASK             0xffffffff
#define SAND_HAL_MA_SI10_DEBUG_MUX_SI_DM_DEBUG_DATA_SHIFT            0
#define SAND_HAL_MA_SI10_DEBUG_MUX_SI_DM_DEBUG_DATA_MSB              31
#define SAND_HAL_MA_SI10_DEBUG_MUX_SI_DM_DEBUG_DATA_LSB              0
#define SAND_HAL_MA_SI10_DEBUG_MUX_SI_DM_DEBUG_DATA_TYPE             (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI10_DEBUG_MUX_SI_DM_DEBUG_DATA_DEFAULT          0x00000000

/* field level defines for Device: MA  Register: SI11_DEBUG_MUX */
#define SAND_HAL_MA_SI11_DEBUG_MUX_SI_DM_DEBUG_DATA_MASK             0xffffffff
#define SAND_HAL_MA_SI11_DEBUG_MUX_SI_DM_DEBUG_DATA_SHIFT            0
#define SAND_HAL_MA_SI11_DEBUG_MUX_SI_DM_DEBUG_DATA_MSB              31
#define SAND_HAL_MA_SI11_DEBUG_MUX_SI_DM_DEBUG_DATA_LSB              0
#define SAND_HAL_MA_SI11_DEBUG_MUX_SI_DM_DEBUG_DATA_TYPE             (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI11_DEBUG_MUX_SI_DM_DEBUG_DATA_DEFAULT          0x00000000

/* field level defines for Device: MA  Register: SI12_DEBUG_MUX */
#define SAND_HAL_MA_SI12_DEBUG_MUX_SI_DM_DEBUG_DATA_MASK             0xffffffff
#define SAND_HAL_MA_SI12_DEBUG_MUX_SI_DM_DEBUG_DATA_SHIFT            0
#define SAND_HAL_MA_SI12_DEBUG_MUX_SI_DM_DEBUG_DATA_MSB              31
#define SAND_HAL_MA_SI12_DEBUG_MUX_SI_DM_DEBUG_DATA_LSB              0
#define SAND_HAL_MA_SI12_DEBUG_MUX_SI_DM_DEBUG_DATA_TYPE             (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI12_DEBUG_MUX_SI_DM_DEBUG_DATA_DEFAULT          0x00000000

/* field level defines for Device: MA  Register: SI13_DEBUG_MUX */
#define SAND_HAL_MA_SI13_DEBUG_MUX_SI_DM_DEBUG_DATA_MASK             0xffffffff
#define SAND_HAL_MA_SI13_DEBUG_MUX_SI_DM_DEBUG_DATA_SHIFT            0
#define SAND_HAL_MA_SI13_DEBUG_MUX_SI_DM_DEBUG_DATA_MSB              31
#define SAND_HAL_MA_SI13_DEBUG_MUX_SI_DM_DEBUG_DATA_LSB              0
#define SAND_HAL_MA_SI13_DEBUG_MUX_SI_DM_DEBUG_DATA_TYPE             (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI13_DEBUG_MUX_SI_DM_DEBUG_DATA_DEFAULT          0x00000000

/* field level defines for Device: MA  Register: SI14_DEBUG_MUX */
#define SAND_HAL_MA_SI14_DEBUG_MUX_SI_DM_DEBUG_DATA_MASK             0xffffffff
#define SAND_HAL_MA_SI14_DEBUG_MUX_SI_DM_DEBUG_DATA_SHIFT            0
#define SAND_HAL_MA_SI14_DEBUG_MUX_SI_DM_DEBUG_DATA_MSB              31
#define SAND_HAL_MA_SI14_DEBUG_MUX_SI_DM_DEBUG_DATA_LSB              0
#define SAND_HAL_MA_SI14_DEBUG_MUX_SI_DM_DEBUG_DATA_TYPE             (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI14_DEBUG_MUX_SI_DM_DEBUG_DATA_DEFAULT          0x00000000

/* field level defines for Device: MA  Register: SI15_DEBUG_MUX */
#define SAND_HAL_MA_SI15_DEBUG_MUX_SI_DM_DEBUG_DATA_MASK             0xffffffff
#define SAND_HAL_MA_SI15_DEBUG_MUX_SI_DM_DEBUG_DATA_SHIFT            0
#define SAND_HAL_MA_SI15_DEBUG_MUX_SI_DM_DEBUG_DATA_MSB              31
#define SAND_HAL_MA_SI15_DEBUG_MUX_SI_DM_DEBUG_DATA_LSB              0
#define SAND_HAL_MA_SI15_DEBUG_MUX_SI_DM_DEBUG_DATA_TYPE             (SAND_HAL_TYPE_READ)
#define SAND_HAL_MA_SI15_DEBUG_MUX_SI_DM_DEBUG_DATA_DEFAULT          0x00000000

/* field level defines for Device: MA  Register: SI_DEBUG_MUX_SEL */
#define SAND_HAL_MA_SI_DEBUG_MUX_SEL_SELECT_MASK                     0x0000000f
#define SAND_HAL_MA_SI_DEBUG_MUX_SEL_SELECT_SHIFT                    0
#define SAND_HAL_MA_SI_DEBUG_MUX_SEL_SELECT_MSB                      3
#define SAND_HAL_MA_SI_DEBUG_MUX_SEL_SELECT_LSB                      0
#define SAND_HAL_MA_SI_DEBUG_MUX_SEL_SELECT_TYPE                     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_MA_SI_DEBUG_MUX_SEL_SELECT_DEFAULT                  0x00000000

#include "hal_ma_auto_ex.h"

#endif /* matches #ifndef HAL_MA_AUTO_H */
