ISim log file
Running: /home/jpiat/development/FPGA/logi-family/logi-projects/logi-car/logipi-hw/heart_beat_tb_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb /home/jpiat/development/FPGA/logi-family/logi-projects/logi-car/logipi-hw/heart_beat_tb_isim_beh.wdb 
ISim P.15xf (signature 0x8ddf5b5d)
----------------------------------------------------------------------
INFO:Security:67 - XILINXD_LICENSE_FILE is set to '/opt/Xilinx/13.1/ISE_DS/EDK/data/core_licenses' in /home/jpiat/.flexlmrc.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue to function, but you no longer qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
at 0 ps, Instance /heart_beat_tb/uut/ : Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
Finished circuit initialization process.
# restart
# run 1.00us
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# run 100us
# run 100us
# run 100us
# run 100us
# run 100us
# run 100us
# run 100us
# run 100us
ISim P.15xf (signature 0x8ddf5b5d)
----------------------------------------------------------------------
INFO:Security:67 - XILINXD_LICENSE_FILE is set to '/opt/Xilinx/13.1/ISE_DS/EDK/data/core_licenses' in /home/jpiat/.flexlmrc.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue to function, but you no longer qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
at 0 ps, Instance /heart_beat_tb/uut/ : Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
Finished circuit initialization process.
# run 100us
# run 100us
# run 100us
# run 100us
# run 100us
# run 100us
# run 100us
# run 100us
# run 100us
# run 100us
# run 100us
# exit 0
