INFO: [VRFC 10-163] Analyzing VHDL file "H:/EECS_443/Xilinx_Vivado_Projects/lab_3/lab_1/lab_1.srcs/sources_1/imports/EECS_443/lab1_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity lab1_1
INFO: [VRFC 10-163] Analyzing VHDL file "H:/EECS_443/Xilinx_Vivado_Projects/lab_3/tb_halfadder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity lab1_1_tb
