============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Jan 27 2025  04:11:41 pm
  Module:                 alu
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (0 ps) Setup Check with Pin out_q_reg[15]/CK->D
          Group: clock
     Startpoint: (R) in1_q_reg[9]/CK
          Clock: (R) clock
       Endpoint: (R) out_q_reg[15]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-      14                  
       Uncertainty:-     100                  
     Required Time:=     286                  
      Launch Clock:-       0                  
         Data Path:-     286                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  in1_q_reg[9]/CK -       -     R     (arrival)       56    -     0     0       0    (-,-) 
  in1_q_reg[9]/Q  -       CK->Q F     DFFRHQX1LVT      4  6.7    30    46      46    (-,-) 
  g5425__6131/Y   -       A->Y  R     NOR2X2LVT        4  6.7    36    25      72    (-,-) 
  g5346__8428/Y   -       A0->Y F     OAI21X2LVT       2  3.6    25    20      92    (-,-) 
  g5314__5107/Y   -       A1->Y R     AOI21X1LVT       2  3.6    42    27     119    (-,-) 
  g5284__5477/Y   -       A1->Y F     OAI22X1LVT       3  4.9    51    35     154    (-,-) 
  g5270__7098/Y   -       B1->Y R     AOI221X1LVT      2  3.6    64    46     199    (-,-) 
  g5211__7482/Y   -       B1->Y F     OAI221X1LVT      1  2.2    45    36     236    (-,-) 
  g5194__1617/Y   -       B->Y  F     XNOR2X1LVT       1  2.1    12    27     262    (-,-) 
  g5186__2398/Y   -       A1->Y R     OAI221X1LVT      1  2.1    47    24     286    (-,-) 
  out_q_reg[15]/D <<<     -     R     DFFRHQX1LVT      1    -     -     0     286    (-,-) 
#------------------------------------------------------------------------------------------

