
===========================================================================
report_checks -unconstrained
===========================================================================
======================= max_ff_n40C_1v95 Corner ===================================

Startpoint: _47_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: counter[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.009687    0.037486    0.024460    0.024460 ^ clk (in)
                                                         clk (net)
                      0.037494    0.000000    0.024460 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.018207    0.030005    0.084900    0.109360 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.030018    0.000938    0.110298 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.005320    0.021217    0.073690    0.183988 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.021218    0.000295    0.184283 ^ _47_/CLK (sky130_fd_sc_hd__dfxtp_1)
     6    0.021535    0.155536    0.270926    0.455210 ^ _47_/Q (sky130_fd_sc_hd__dfxtp_1)
                                                         net5 (net)
                      0.155540    0.000996    0.456205 ^ output5/A (sky130_fd_sc_hd__buf_2)
     1    0.034000    0.127049    0.161971    0.618176 ^ output5/X (sky130_fd_sc_hd__buf_2)
                                                         counter[1] (net)
                      0.127121    0.001654    0.619830 ^ counter[1] (out)
                                              0.619830   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (propagated)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                 -2.000000    7.750000   output external delay
                                              7.750000   data required time
---------------------------------------------------------------------------------------------
                                              7.750000   data required time
                                             -0.619830   data arrival time
---------------------------------------------------------------------------------------------
                                              7.130169   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= max_ff_n40C_1v95 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= max_ff_n40C_1v95 Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 0 unannotated drivers.
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
