<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>LPCOpen Platform: CHIP: LPC18xx/43xx Clock Driver</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="driver.png"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">LPCOpen Platform
   &#160;<span id="projectnumber">v1.03</span>
   </div>
   <div id="projectbrief">LPCOpen Platform for NXP LPC Microcontrollers</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___c_l_o_c_k__18_x_x__43_x_x.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#groups">Modules</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">CHIP: LPC18xx/43xx Clock Driver</div>  </div>
<div class="ingroups"><a class="el" href="group___c_h_i_p__18_x_x__43_x_x___drivers.html">LPC18xx/43xx chip specific drivers</a></div></div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_g_u___u_s_b_a_u_d_i_o___p_l_l___s_e_t_u_p___t.html">CGU_USBAUDIO_PLL_SETUP_T</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="groups"></a>
Modules</h2></td></tr>
<tr class="memitem:group___c_l_o_c_k__18_x_x__43_x_x___o_p_t_i_o_n_s"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k__18_x_x__43_x_x___o_p_t_i_o_n_s.html">CHIP: LPC18xx/43xx Clock Driver driver options</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gaec3e2b28e900580cc4dc72034f7371fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k__18_x_x__43_x_x.html#gaec3e2b28e900580cc4dc72034f7371fd">CGU_IRC_FREQ</a>&#160;&#160;&#160;(12000000)</td></tr>
<tr class="separator:gaec3e2b28e900580cc4dc72034f7371fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae14be49570b87fcba70e698abd87549e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k__18_x_x__43_x_x.html#gae14be49570b87fcba70e698abd87549e">MAX_CLOCK_FREQ</a>&#160;&#160;&#160;(180000000)</td></tr>
<tr class="separator:gae14be49570b87fcba70e698abd87549e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d7042242ace9a2ae21d16181ce51a2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k__18_x_x__43_x_x.html#ga8d7042242ace9a2ae21d16181ce51a2d">CGU_PLL_LOCKED</a>&#160;&#160;&#160;(1 &lt;&lt; 0)	/* PLL locked <a class="el" href="_e_h_c_i_8h.html#af65ae05bcce5786d892c6a2bd1141292">status</a> */</td></tr>
<tr class="separator:ga8d7042242ace9a2ae21d16181ce51a2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa8279d333ad3959b13d9ad5c57787df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k__18_x_x__43_x_x.html#gafa8279d333ad3959b13d9ad5c57787df">CGU_PLL_FR</a>&#160;&#160;&#160;(1 &lt;&lt; 1)	/* PLL free running indicator <a class="el" href="_e_h_c_i_8h.html#af65ae05bcce5786d892c6a2bd1141292">status</a> */</td></tr>
<tr class="separator:gafa8279d333ad3959b13d9ad5c57787df"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:gaa74040cd24046b7e09cbb2c1cf6e6c0d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k__18_x_x__43_x_x.html#gaa74040cd24046b7e09cbb2c1cf6e6c0d">Chip_Clock_EnableCrystal</a> (void)</td></tr>
<tr class="memdesc:gaa74040cd24046b7e09cbb2c1cf6e6c0d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the crystal oscillator.  <a href="#gaa74040cd24046b7e09cbb2c1cf6e6c0d"></a><br/></td></tr>
<tr class="separator:gaa74040cd24046b7e09cbb2c1cf6e6c0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbc79ec252fc8518b284aff51e86adf5"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k__18_x_x__43_x_x.html#gadbc79ec252fc8518b284aff51e86adf5">Chip_Clock_DisableCrystal</a> (void)</td></tr>
<tr class="memdesc:gadbc79ec252fc8518b284aff51e86adf5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the crystal oscillator.  <a href="#gadbc79ec252fc8518b284aff51e86adf5"></a><br/></td></tr>
<tr class="separator:gadbc79ec252fc8518b284aff51e86adf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1667168db76064ac1c2bebd3dfa6db6d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k__18_x_x__43_x_x.html#ga1667168db76064ac1c2bebd3dfa6db6d">Chip_Clock_SetupMainPLLHz</a> (<a class="el" href="group___c_l_o_c_k__18_x_x__43_x_x.html#ga63015aace736afb30c994fc0460d5d38">CHIP_CGU_CLKIN_T</a> Input, <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> MinHz, <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> DesiredHz, <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> MaxHz)</td></tr>
<tr class="memdesc:ga1667168db76064ac1c2bebd3dfa6db6d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures the main PLL.  <a href="#ga1667168db76064ac1c2bebd3dfa6db6d"></a><br/></td></tr>
<tr class="separator:ga1667168db76064ac1c2bebd3dfa6db6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02f88a46ae6e2b942e8c5fd58915634e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k__18_x_x__43_x_x.html#ga02f88a46ae6e2b942e8c5fd58915634e">Chip_Clock_SetupMainPLLMult</a> (<a class="el" href="group___c_l_o_c_k__18_x_x__43_x_x.html#ga63015aace736afb30c994fc0460d5d38">CHIP_CGU_CLKIN_T</a> Input, <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> mult)</td></tr>
<tr class="memdesc:ga02f88a46ae6e2b942e8c5fd58915634e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Directly set the PLL multipler.  <a href="#ga02f88a46ae6e2b942e8c5fd58915634e"></a><br/></td></tr>
<tr class="separator:ga02f88a46ae6e2b942e8c5fd58915634e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac52f49ae117b1091809cb24f18481b86"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k__18_x_x__43_x_x.html#gac52f49ae117b1091809cb24f18481b86">Chip_Clock_GetMainPLLHz</a> (void)</td></tr>
<tr class="memdesc:gac52f49ae117b1091809cb24f18481b86"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the frequency of the main PLL.  <a href="#gac52f49ae117b1091809cb24f18481b86"></a><br/></td></tr>
<tr class="separator:gac52f49ae117b1091809cb24f18481b86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3b8670c3f4253ee4ed55da6d423ea6d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k__18_x_x__43_x_x.html#gaf3b8670c3f4253ee4ed55da6d423ea6d">Chip_Clock_DisableMainPLL</a> (void)</td></tr>
<tr class="memdesc:gaf3b8670c3f4253ee4ed55da6d423ea6d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the main PLL.  <a href="#gaf3b8670c3f4253ee4ed55da6d423ea6d"></a><br/></td></tr>
<tr class="separator:gaf3b8670c3f4253ee4ed55da6d423ea6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81a61e26f9f73ba0cbe5d704b5d9e469"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k__18_x_x__43_x_x.html#ga81a61e26f9f73ba0cbe5d704b5d9e469">Chip_Clock_EnableMainPLL</a> (void)</td></tr>
<tr class="memdesc:ga81a61e26f9f73ba0cbe5d704b5d9e469"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enbles the main PLL.  <a href="#ga81a61e26f9f73ba0cbe5d704b5d9e469"></a><br/></td></tr>
<tr class="separator:ga81a61e26f9f73ba0cbe5d704b5d9e469"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f17edbfc43956181f47c41f13e8c439"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k__18_x_x__43_x_x.html#ga5f17edbfc43956181f47c41f13e8c439">Chip_Clock_MainPLLLocked</a> (void)</td></tr>
<tr class="memdesc:ga5f17edbfc43956181f47c41f13e8c439"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the lock status of the main PLL.  <a href="#ga5f17edbfc43956181f47c41f13e8c439"></a><br/></td></tr>
<tr class="separator:ga5f17edbfc43956181f47c41f13e8c439"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9df837b459e11fdf1eda8d48be292fc5"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k__18_x_x__43_x_x.html#ga9df837b459e11fdf1eda8d48be292fc5">Chip_Clock_SetDivider</a> (<a class="el" href="group___c_l_o_c_k__18_x_x__43_x_x.html#ga6cab86c12359ef94c7cd60912db0bb70">CHIP_CGU_IDIV_T</a> Divider, <a class="el" href="group___c_l_o_c_k__18_x_x__43_x_x.html#ga63015aace736afb30c994fc0460d5d38">CHIP_CGU_CLKIN_T</a> Input, <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> Divisor)</td></tr>
<tr class="memdesc:ga9df837b459e11fdf1eda8d48be292fc5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets up a CGU clock divider and it's input clock.  <a href="#ga9df837b459e11fdf1eda8d48be292fc5"></a><br/></td></tr>
<tr class="separator:ga9df837b459e11fdf1eda8d48be292fc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fc4d71a69a9b0c44577264cd9491834"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_l_o_c_k__18_x_x__43_x_x.html#ga63015aace736afb30c994fc0460d5d38">CHIP_CGU_CLKIN_T</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k__18_x_x__43_x_x.html#ga3fc4d71a69a9b0c44577264cd9491834">Chip_Clock_GetDividerSource</a> (<a class="el" href="group___c_l_o_c_k__18_x_x__43_x_x.html#ga6cab86c12359ef94c7cd60912db0bb70">CHIP_CGU_IDIV_T</a> Divider)</td></tr>
<tr class="memdesc:ga3fc4d71a69a9b0c44577264cd9491834"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets a CGU clock divider source.  <a href="#ga3fc4d71a69a9b0c44577264cd9491834"></a><br/></td></tr>
<tr class="separator:ga3fc4d71a69a9b0c44577264cd9491834"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeecd015038258f1cc4f746054268d94f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k__18_x_x__43_x_x.html#gaeecd015038258f1cc4f746054268d94f">Chip_Clock_GetDividerDivisor</a> (<a class="el" href="group___c_l_o_c_k__18_x_x__43_x_x.html#ga6cab86c12359ef94c7cd60912db0bb70">CHIP_CGU_IDIV_T</a> Divider)</td></tr>
<tr class="memdesc:gaeecd015038258f1cc4f746054268d94f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets a CGU clock divider divisor.  <a href="#gaeecd015038258f1cc4f746054268d94f"></a><br/></td></tr>
<tr class="separator:gaeecd015038258f1cc4f746054268d94f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ad0a2b922ac85f94ab0bb2036def308"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k__18_x_x__43_x_x.html#ga4ad0a2b922ac85f94ab0bb2036def308">Chip_Clock_GetClockInputHz</a> (<a class="el" href="group___c_l_o_c_k__18_x_x__43_x_x.html#ga63015aace736afb30c994fc0460d5d38">CHIP_CGU_CLKIN_T</a> input)</td></tr>
<tr class="memdesc:ga4ad0a2b922ac85f94ab0bb2036def308"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the frequency of the specified input clock source.  <a href="#ga4ad0a2b922ac85f94ab0bb2036def308"></a><br/></td></tr>
<tr class="separator:ga4ad0a2b922ac85f94ab0bb2036def308"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8686b03c1433974a6473f10cc0203915"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k__18_x_x__43_x_x.html#ga8686b03c1433974a6473f10cc0203915">Chip_Clock_GetBaseClocktHz</a> (<a class="el" href="group___c_l_o_c_k__18_x_x__43_x_x.html#ga0cae826b3fb8347ce27e41ccba241c7e">CHIP_CGU_BASE_CLK_T</a> clock)</td></tr>
<tr class="memdesc:ga8686b03c1433974a6473f10cc0203915"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the frequency of the specified base clock source.  <a href="#ga8686b03c1433974a6473f10cc0203915"></a><br/></td></tr>
<tr class="separator:ga8686b03c1433974a6473f10cc0203915"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5e0d6f4dcbfd5ff64b1ddcd37067ca2"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k__18_x_x__43_x_x.html#gaf5e0d6f4dcbfd5ff64b1ddcd37067ca2">Chip_Clock_SetBaseClock</a> (<a class="el" href="group___c_l_o_c_k__18_x_x__43_x_x.html#ga0cae826b3fb8347ce27e41ccba241c7e">CHIP_CGU_BASE_CLK_T</a> BaseClock, <a class="el" href="group___c_l_o_c_k__18_x_x__43_x_x.html#ga63015aace736afb30c994fc0460d5d38">CHIP_CGU_CLKIN_T</a> Input, bool autoblocken, bool powerdn)</td></tr>
<tr class="memdesc:gaf5e0d6f4dcbfd5ff64b1ddcd37067ca2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets a CGU Base Clock clock source.  <a href="#gaf5e0d6f4dcbfd5ff64b1ddcd37067ca2"></a><br/></td></tr>
<tr class="separator:gaf5e0d6f4dcbfd5ff64b1ddcd37067ca2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d6621765b2b77f40db1eed937cb5dc8"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k__18_x_x__43_x_x.html#ga9d6621765b2b77f40db1eed937cb5dc8">Chip_Clock_GetBaseClockOpts</a> (<a class="el" href="group___c_l_o_c_k__18_x_x__43_x_x.html#ga0cae826b3fb8347ce27e41ccba241c7e">CHIP_CGU_BASE_CLK_T</a> BaseClock, <a class="el" href="group___c_l_o_c_k__18_x_x__43_x_x.html#ga63015aace736afb30c994fc0460d5d38">CHIP_CGU_CLKIN_T</a> *Input, bool *autoblocken, bool *powerdn)</td></tr>
<tr class="memdesc:ga9d6621765b2b77f40db1eed937cb5dc8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get CGU Base Clock clock source information.  <a href="#ga9d6621765b2b77f40db1eed937cb5dc8"></a><br/></td></tr>
<tr class="separator:ga9d6621765b2b77f40db1eed937cb5dc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76a6aba92d67ee2cacf4d53c9f8043ae"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_l_o_c_k__18_x_x__43_x_x.html#ga63015aace736afb30c994fc0460d5d38">CHIP_CGU_CLKIN_T</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k__18_x_x__43_x_x.html#ga76a6aba92d67ee2cacf4d53c9f8043ae">Chip_Clock_GetBaseClock</a> (<a class="el" href="group___c_l_o_c_k__18_x_x__43_x_x.html#ga0cae826b3fb8347ce27e41ccba241c7e">CHIP_CGU_BASE_CLK_T</a> BaseClock)</td></tr>
<tr class="memdesc:ga76a6aba92d67ee2cacf4d53c9f8043ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets a CGU Base Clock clock source.  <a href="#ga76a6aba92d67ee2cacf4d53c9f8043ae"></a><br/></td></tr>
<tr class="separator:ga76a6aba92d67ee2cacf4d53c9f8043ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae957c1a6743ad69320c1c198e5411ec0"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k__18_x_x__43_x_x.html#gae957c1a6743ad69320c1c198e5411ec0">Chip_Clock_EnableBaseClock</a> (<a class="el" href="group___c_l_o_c_k__18_x_x__43_x_x.html#ga0cae826b3fb8347ce27e41ccba241c7e">CHIP_CGU_BASE_CLK_T</a> BaseClock)</td></tr>
<tr class="memdesc:gae957c1a6743ad69320c1c198e5411ec0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables a base clock source.  <a href="#gae957c1a6743ad69320c1c198e5411ec0"></a><br/></td></tr>
<tr class="separator:gae957c1a6743ad69320c1c198e5411ec0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca76aa951b9e6a69a9ef4fb2aea2aaac"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k__18_x_x__43_x_x.html#gaca76aa951b9e6a69a9ef4fb2aea2aaac">Chip_Clock_DisableBaseClock</a> (<a class="el" href="group___c_l_o_c_k__18_x_x__43_x_x.html#ga0cae826b3fb8347ce27e41ccba241c7e">CHIP_CGU_BASE_CLK_T</a> BaseClock)</td></tr>
<tr class="memdesc:gaca76aa951b9e6a69a9ef4fb2aea2aaac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables a base clock source.  <a href="#gaca76aa951b9e6a69a9ef4fb2aea2aaac"></a><br/></td></tr>
<tr class="separator:gaca76aa951b9e6a69a9ef4fb2aea2aaac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga265d89b2296192ba7d5d2a63c4edd66e"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k__18_x_x__43_x_x.html#ga265d89b2296192ba7d5d2a63c4edd66e">Chip_Clock_IsBaseClockEnabled</a> (<a class="el" href="group___c_l_o_c_k__18_x_x__43_x_x.html#ga0cae826b3fb8347ce27e41ccba241c7e">CHIP_CGU_BASE_CLK_T</a> BaseClock)</td></tr>
<tr class="memdesc:ga265d89b2296192ba7d5d2a63c4edd66e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns base clock enable state.  <a href="#ga265d89b2296192ba7d5d2a63c4edd66e"></a><br/></td></tr>
<tr class="separator:ga265d89b2296192ba7d5d2a63c4edd66e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadfa0a46d347a3174c7f67edbaf3a66f8"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k__18_x_x__43_x_x.html#gadfa0a46d347a3174c7f67edbaf3a66f8">Chip_Clock_EnableOpts</a> (<a class="el" href="group___c_l_o_c_k__18_x_x__43_x_x.html#ga9cf9ddd5d1d7212c3ab1872e761be5a6">CHIP_CCU_CLK_T</a> clk, bool autoen, bool wakeupen, int div)</td></tr>
<tr class="memdesc:gadfa0a46d347a3174c7f67edbaf3a66f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables a peripheral clock and sets clock states.  <a href="#gadfa0a46d347a3174c7f67edbaf3a66f8"></a><br/></td></tr>
<tr class="separator:gadfa0a46d347a3174c7f67edbaf3a66f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga002dee3b9dfa6bde2445e6fff165f0f1"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k__18_x_x__43_x_x.html#ga002dee3b9dfa6bde2445e6fff165f0f1">Chip_Clock_Enable</a> (<a class="el" href="group___c_l_o_c_k__18_x_x__43_x_x.html#ga9cf9ddd5d1d7212c3ab1872e761be5a6">CHIP_CCU_CLK_T</a> clk)</td></tr>
<tr class="memdesc:ga002dee3b9dfa6bde2445e6fff165f0f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables a peripheral clock.  <a href="#ga002dee3b9dfa6bde2445e6fff165f0f1"></a><br/></td></tr>
<tr class="separator:ga002dee3b9dfa6bde2445e6fff165f0f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga847e7bcd709e030752213380e78039ec"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k__18_x_x__43_x_x.html#ga847e7bcd709e030752213380e78039ec">Chip_Clock_Disable</a> (<a class="el" href="group___c_l_o_c_k__18_x_x__43_x_x.html#ga9cf9ddd5d1d7212c3ab1872e761be5a6">CHIP_CCU_CLK_T</a> clk)</td></tr>
<tr class="memdesc:ga847e7bcd709e030752213380e78039ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables a peripheral clock.  <a href="#ga847e7bcd709e030752213380e78039ec"></a><br/></td></tr>
<tr class="separator:ga847e7bcd709e030752213380e78039ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb964074c3fa133e29c51bd31e4590ae"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k__18_x_x__43_x_x.html#gafb964074c3fa133e29c51bd31e4590ae">Chip_Clock_GetRate</a> (<a class="el" href="group___c_l_o_c_k__18_x_x__43_x_x.html#ga9cf9ddd5d1d7212c3ab1872e761be5a6">CHIP_CCU_CLK_T</a> clk)</td></tr>
<tr class="memdesc:gafb964074c3fa133e29c51bd31e4590ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns a peripheral clock rate.  <a href="#gafb964074c3fa133e29c51bd31e4590ae"></a><br/></td></tr>
<tr class="separator:gafb964074c3fa133e29c51bd31e4590ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4211f2f6083501edf23d418eb267b5aa"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k__18_x_x__43_x_x.html#ga4211f2f6083501edf23d418eb267b5aa">Chip_Clock_StartPowerDown</a> (void)</td></tr>
<tr class="memdesc:ga4211f2f6083501edf23d418eb267b5aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Start the power down sequence by disabling the branch output clocks with wake up mechanism (Only the clocks which wake up mechanism bit enabled will be disabled)  <a href="#ga4211f2f6083501edf23d418eb267b5aa"></a><br/></td></tr>
<tr class="separator:ga4211f2f6083501edf23d418eb267b5aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28a09f033418df7c8588b073af5d6eac"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k__18_x_x__43_x_x.html#ga28a09f033418df7c8588b073af5d6eac">Chip_Clock_ClearPowerDown</a> (void)</td></tr>
<tr class="memdesc:ga28a09f033418df7c8588b073af5d6eac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear the power down mode bit &amp; proceed normal operation of branch output clocks (Only the clocks which wake up mechanism bit enabled will be enabled after the wake up event)  <a href="#ga28a09f033418df7c8588b073af5d6eac"></a><br/></td></tr>
<tr class="separator:ga28a09f033418df7c8588b073af5d6eac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed16ed3df8281cb642db7525fdf1493d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k__18_x_x__43_x_x.html#gaed16ed3df8281cb642db7525fdf1493d">Chip_Clock_SetupPLL</a> (<a class="el" href="group___c_l_o_c_k__18_x_x__43_x_x.html#ga63015aace736afb30c994fc0460d5d38">CHIP_CGU_CLKIN_T</a> Input, <a class="el" href="group___c_l_o_c_k__18_x_x__43_x_x.html#ga0a2a280a1b21e32972aaa12e23be92ba">CHIP_CGU_USB_AUDIO_PLL_T</a> pllnum, const <a class="el" href="struct_c_g_u___u_s_b_a_u_d_i_o___p_l_l___s_e_t_u_p___t.html">CGU_USBAUDIO_PLL_SETUP_T</a> *pPLLSetup)</td></tr>
<tr class="memdesc:gaed16ed3df8281cb642db7525fdf1493d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets up the audio or USB PLL.  <a href="#gaed16ed3df8281cb642db7525fdf1493d"></a><br/></td></tr>
<tr class="separator:gaed16ed3df8281cb642db7525fdf1493d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2715e421f23a820691b719126ebed2e0"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k__18_x_x__43_x_x.html#ga2715e421f23a820691b719126ebed2e0">Chip_Clock_EnablePLL</a> (<a class="el" href="group___c_l_o_c_k__18_x_x__43_x_x.html#ga0a2a280a1b21e32972aaa12e23be92ba">CHIP_CGU_USB_AUDIO_PLL_T</a> pllnum)</td></tr>
<tr class="memdesc:ga2715e421f23a820691b719126ebed2e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the audio or USB PLL.  <a href="#ga2715e421f23a820691b719126ebed2e0"></a><br/></td></tr>
<tr class="separator:ga2715e421f23a820691b719126ebed2e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9ce1d7461c0eeca2fe5b72528d9d81e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k__18_x_x__43_x_x.html#gaa9ce1d7461c0eeca2fe5b72528d9d81e">Chip_Clock_DisablePLL</a> (<a class="el" href="group___c_l_o_c_k__18_x_x__43_x_x.html#ga0a2a280a1b21e32972aaa12e23be92ba">CHIP_CGU_USB_AUDIO_PLL_T</a> pllnum)</td></tr>
<tr class="memdesc:gaa9ce1d7461c0eeca2fe5b72528d9d81e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the audio or USB PLL.  <a href="#gaa9ce1d7461c0eeca2fe5b72528d9d81e"></a><br/></td></tr>
<tr class="separator:gaa9ce1d7461c0eeca2fe5b72528d9d81e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2a40b92ab5d064cc655ae4ada1474b0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k__18_x_x__43_x_x.html#gad2a40b92ab5d064cc655ae4ada1474b0">Chip_Clock_GetPLLStatus</a> (<a class="el" href="group___c_l_o_c_k__18_x_x__43_x_x.html#ga0a2a280a1b21e32972aaa12e23be92ba">CHIP_CGU_USB_AUDIO_PLL_T</a> pllnum)</td></tr>
<tr class="memdesc:gad2a40b92ab5d064cc655ae4ada1474b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the PLL status.  <a href="#gad2a40b92ab5d064cc655ae4ada1474b0"></a><br/></td></tr>
<tr class="separator:gad2a40b92ab5d064cc655ae4ada1474b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="gaec3e2b28e900580cc4dc72034f7371fd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CGU_IRC_FREQ&#160;&#160;&#160;(12000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="clock__18xx__43xx_8h_source.html#l00067">67</a> of file <a class="el" href="clock__18xx__43xx_8h_source.html">clock_18xx_43xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gafa8279d333ad3959b13d9ad5c57787df"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CGU_PLL_FR&#160;&#160;&#160;(1 &lt;&lt; 1)	/* PLL free running indicator <a class="el" href="_e_h_c_i_8h.html#af65ae05bcce5786d892c6a2bd1141292">status</a> */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="clock__18xx__43xx_8h_source.html#l00314">314</a> of file <a class="el" href="clock__18xx__43xx_8h_source.html">clock_18xx_43xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8d7042242ace9a2ae21d16181ce51a2d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CGU_PLL_LOCKED&#160;&#160;&#160;(1 &lt;&lt; 0)	/* PLL locked <a class="el" href="_e_h_c_i_8h.html#af65ae05bcce5786d892c6a2bd1141292">status</a> */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="clock__18xx__43xx_8h_source.html#l00313">313</a> of file <a class="el" href="clock__18xx__43xx_8h_source.html">clock_18xx_43xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae14be49570b87fcba70e698abd87549e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MAX_CLOCK_FREQ&#160;&#160;&#160;(180000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="clock__18xx__43xx_8h_source.html#l00073">73</a> of file <a class="el" href="clock__18xx__43xx_8h_source.html">clock_18xx_43xx.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a class="anchor" id="ga9cf9ddd5d1d7212c3ab1872e761be5a6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___c_l_o_c_k__18_x_x__43_x_x.html#ga9cf9ddd5d1d7212c3ab1872e761be5a6">CHIP_CCU_CLK_T</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Peripheral clocks Peripheral clocks are individual clocks routed to peripherals. Although multiple peripherals may share a same base clock, each peripheral's clock can be enabled or disabled individually. Some peripheral clocks also have additional dividers associated with them. </p>
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="ga9cf9ddd5d1d7212c3ab1872e761be5a6afa1093f49b9638a1603fa0e7a6b79365"></a>CLK_APB3_BUS</em>&nbsp;</td><td>
<p>APB3 bus clock from base clock CLK_BASE_APB3 </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ga9cf9ddd5d1d7212c3ab1872e761be5a6a48709d8af966f32b0a6ccc363736db40"></a>CLK_APB3_I2C1</em>&nbsp;</td><td>
<p>I2C1 register/perigheral clock from base clock CLK_BASE_APB3 </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ga9cf9ddd5d1d7212c3ab1872e761be5a6a9cac19c126562aedd15fddc816727896"></a>CLK_APB3_DAC</em>&nbsp;</td><td>
<p>DAC peripheral clock from base clock CLK_BASE_APB3 </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ga9cf9ddd5d1d7212c3ab1872e761be5a6aacd2e015e313725e5b338f2a17328713"></a>CLK_APB3_ADC0</em>&nbsp;</td><td>
<p>ADC0 register/perigheral clock from base clock CLK_BASE_APB3 </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ga9cf9ddd5d1d7212c3ab1872e761be5a6a71d0675b9e8c280328e6be3abf39eefd"></a>CLK_APB3_ADC1</em>&nbsp;</td><td>
<p>ADC1 register/perigheral clock from base clock CLK_BASE_APB3 </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ga9cf9ddd5d1d7212c3ab1872e761be5a6a9eb7a172a6ce7988b724d2a8db36500e"></a>CLK_APB3_CAN0</em>&nbsp;</td><td>
<p>CAN0 register/perigheral clock from base clock CLK_BASE_APB3 </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ga9cf9ddd5d1d7212c3ab1872e761be5a6a9d42ae524ee6b0132c0dcdbeb713c98f"></a>CLK_APB1_BUS</em>&nbsp;</td><td>
<p>APB1 bus clock clock from base clock CLK_BASE_APB1 </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ga9cf9ddd5d1d7212c3ab1872e761be5a6abccabfffc1cf1c3c0b89178abcd29b88"></a>CLK_APB1_MOTOCON</em>&nbsp;</td><td>
<p>Motor controller register/perigheral clock from base clock CLK_BASE_APB1 </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ga9cf9ddd5d1d7212c3ab1872e761be5a6a1d12e8aa44ed85b7165fef725c4adf41"></a>CLK_APB1_I2C0</em>&nbsp;</td><td>
<p>I2C0 register/perigheral clock from base clock CLK_BASE_APB1 </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ga9cf9ddd5d1d7212c3ab1872e761be5a6af91b4f10c84ba3d5583e8a3d095722df"></a>CLK_APB1_I2S</em>&nbsp;</td><td>
<p>I2S register/perigheral clock from base clock CLK_BASE_APB1 </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ga9cf9ddd5d1d7212c3ab1872e761be5a6a3a1f8e0cd3791ecfb46f77d7ca533ed1"></a>CLK_APB1_CAN1</em>&nbsp;</td><td>
<p>CAN1 register/perigheral clock from base clock CLK_BASE_APB1 </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ga9cf9ddd5d1d7212c3ab1872e761be5a6a7b621985b17426f6a4da7ed064eb50ba"></a>CLK_SPIFI</em>&nbsp;</td><td>
<p>SPIFI SCKI input clock from base clock CLK_BASE_SPIFI </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ga9cf9ddd5d1d7212c3ab1872e761be5a6a46682e1d98a650f89320ad20c52c4f2f"></a>CLK_MX_BUS</em>&nbsp;</td><td>
<p>M3/M4 BUS core clock from base clock CLK_BASE_MX </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ga9cf9ddd5d1d7212c3ab1872e761be5a6a1ba5de1a0494b81b2efbdbe21fba0ef0"></a>CLK_MX_SPIFI</em>&nbsp;</td><td>
<p>SPIFI register clock from base clock CLK_BASE_MX </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ga9cf9ddd5d1d7212c3ab1872e761be5a6acb3d163f47013a8b971ed2c47b77aa53"></a>CLK_MX_GPIO</em>&nbsp;</td><td>
<p>GPIO register clock from base clock CLK_BASE_MX </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ga9cf9ddd5d1d7212c3ab1872e761be5a6a70b9c0646029474094ee59aec4161286"></a>CLK_MX_LCD</em>&nbsp;</td><td>
<p>LCD register clock from base clock CLK_BASE_MX </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ga9cf9ddd5d1d7212c3ab1872e761be5a6aa6f1aa21ca7af8b784d0d22fb550cd5a"></a>CLK_MX_ETHERNET</em>&nbsp;</td><td>
<p>ETHERNET register clock from base clock CLK_BASE_MX </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ga9cf9ddd5d1d7212c3ab1872e761be5a6aa0d4f54f6fcee4cb2b9f690d357469e7"></a>CLK_MX_USB0</em>&nbsp;</td><td>
<p>USB0 register clock from base clock CLK_BASE_MX </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ga9cf9ddd5d1d7212c3ab1872e761be5a6a4ea21b81d42724d31c281d94ba5b4de1"></a>CLK_MX_EMC</em>&nbsp;</td><td>
<p>EMC clock from base clock CLK_BASE_MX </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ga9cf9ddd5d1d7212c3ab1872e761be5a6a983c023ffddb87fad8471515852ee9b1"></a>CLK_MX_SDIO</em>&nbsp;</td><td>
<p>SDIO register clock from base clock CLK_BASE_MX </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ga9cf9ddd5d1d7212c3ab1872e761be5a6a74e0fed5745feac0fe7d00def82d08dc"></a>CLK_MX_DMA</em>&nbsp;</td><td>
<p>DMA register clock from base clock CLK_BASE_MX </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ga9cf9ddd5d1d7212c3ab1872e761be5a6a948d41fa161897793b7225cadd50fa1f"></a>CLK_MX_MXCORE</em>&nbsp;</td><td>
<p>M3/M4 CPU core clock from base clock CLK_BASE_MX </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ga9cf9ddd5d1d7212c3ab1872e761be5a6a4369f760ba9ccd4106b004ad9041f961"></a>RESERVED_ALIGN</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ga9cf9ddd5d1d7212c3ab1872e761be5a6aa40d010cf809f1fe563bf0ef412e8dbe"></a>CLK_MX_SCT</em>&nbsp;</td><td>
<p>SCT register clock from base clock CLK_BASE_MX </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ga9cf9ddd5d1d7212c3ab1872e761be5a6a85831ec0e2cda77796639177e14466a6"></a>CLK_MX_USB1</em>&nbsp;</td><td>
<p>USB1 register clock from base clock CLK_BASE_MX </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ga9cf9ddd5d1d7212c3ab1872e761be5a6aba1744c9c45c02578868f576a9aecb09"></a>CLK_MX_EMC_DIV</em>&nbsp;</td><td>
<p>ENC divider clock from base clock CLK_BASE_MX </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ga9cf9ddd5d1d7212c3ab1872e761be5a6a2bd0506c9e4972275e4883b992c8ed53"></a>CLK_MX_FLASHA</em>&nbsp;</td><td>
<p>FLASHA bank clock from base clock CLK_BASE_MX </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ga9cf9ddd5d1d7212c3ab1872e761be5a6ad3ce764792589794a4a85b774fa55965"></a>CLK_MX_FLASHB</em>&nbsp;</td><td>
<p>FLASHB bank clock from base clock CLK_BASE_MX </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ga9cf9ddd5d1d7212c3ab1872e761be5a6abb0255d5f3db1138022dfc10e43db24f"></a>CLK_RESERVED1</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ga9cf9ddd5d1d7212c3ab1872e761be5a6afa5f554b7f17e93d4f67ada446a2ba5c"></a>CLK_RESERVED2</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ga9cf9ddd5d1d7212c3ab1872e761be5a6ac06f92ca3f84559a567c7347fe87da47"></a>CLK_MX_EEPROM</em>&nbsp;</td><td>
<p>EEPROM clock from base clock CLK_BASE_MX </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ga9cf9ddd5d1d7212c3ab1872e761be5a6a0a5deb5d41bc5f1c87b8810d61eefccf"></a>CLK_MX_WWDT</em>&nbsp;</td><td>
<p>WWDT register clock from base clock CLK_BASE_MX </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ga9cf9ddd5d1d7212c3ab1872e761be5a6aa7a9b00b1c5b2cb9a122afc40a4c891e"></a>CLK_MX_UART0</em>&nbsp;</td><td>
<p>UART0 register clock from base clock CLK_BASE_MX </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ga9cf9ddd5d1d7212c3ab1872e761be5a6a2102193b62c715fa26cd0c4e3c076c78"></a>CLK_MX_UART1</em>&nbsp;</td><td>
<p>UART1 register clock from base clock CLK_BASE_MX </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ga9cf9ddd5d1d7212c3ab1872e761be5a6a0d650678b84fd8ec590d6e951138be79"></a>CLK_MX_SSP0</em>&nbsp;</td><td>
<p>SSP0 register clock from base clock CLK_BASE_MX </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ga9cf9ddd5d1d7212c3ab1872e761be5a6aeed6b095e36f608d240eb1de374516c5"></a>CLK_MX_TIMER0</em>&nbsp;</td><td>
<p>TIMER0 register/perigheral clock from base clock CLK_BASE_MX </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ga9cf9ddd5d1d7212c3ab1872e761be5a6ac931c3417b1116c4a76b0fefaf020486"></a>CLK_MX_TIMER1</em>&nbsp;</td><td>
<p>TIMER1 register/perigheral clock from base clock CLK_BASE_MX </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ga9cf9ddd5d1d7212c3ab1872e761be5a6ac15c32009fa619a3d9eae4e410304646"></a>CLK_MX_SCU</em>&nbsp;</td><td>
<p>SCU register/perigheral clock from base clock CLK_BASE_MX </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ga9cf9ddd5d1d7212c3ab1872e761be5a6af2bf63a37d942d3f2cfd89e510bcf8ac"></a>CLK_MX_CREG</em>&nbsp;</td><td>
<p>CREG clock from base clock CLK_BASE_MX </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ga9cf9ddd5d1d7212c3ab1872e761be5a6a68aca1688f51e4dbce310962be20f36f"></a>CLK_MX_RITIMER</em>&nbsp;</td><td>
<p>RITIMER register/perigheral clock from base clock CLK_BASE_MX </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ga9cf9ddd5d1d7212c3ab1872e761be5a6abf23fe7476b130fd3ac1d2a0cb9c3d60"></a>CLK_MX_UART2</em>&nbsp;</td><td>
<p>UART3 register clock from base clock CLK_BASE_MX </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ga9cf9ddd5d1d7212c3ab1872e761be5a6ab1f2bfcaf8d4e8c6e45281aee1654719"></a>CLK_MX_UART3</em>&nbsp;</td><td>
<p>UART4 register clock from base clock CLK_BASE_MX </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ga9cf9ddd5d1d7212c3ab1872e761be5a6a0ef8da5a1d29a96ee3c7d75af63d9847"></a>CLK_MX_TIMER2</em>&nbsp;</td><td>
<p>TIMER2 register/perigheral clock from base clock CLK_BASE_MX </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ga9cf9ddd5d1d7212c3ab1872e761be5a6a5f6d518f1aaf8b68e906ab9cb211878f"></a>CLK_MX_TIMER3</em>&nbsp;</td><td>
<p>TIMER3 register/perigheral clock from base clock CLK_BASE_MX </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ga9cf9ddd5d1d7212c3ab1872e761be5a6a10001896a2cafe92c48cd225005fc26b"></a>CLK_MX_SSP1</em>&nbsp;</td><td>
<p>SSP1 register clock from base clock CLK_BASE_MX </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ga9cf9ddd5d1d7212c3ab1872e761be5a6a12b22612c7b75885bc1bef94f332c182"></a>CLK_MX_QEI</em>&nbsp;</td><td>
<p>QEI register/perigheral clock from base clock CLK_BASE_MX </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ga9cf9ddd5d1d7212c3ab1872e761be5a6a43b8bcf89ae4d57288ea7e004b93ac33"></a>CLK_RESERVED3</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ga9cf9ddd5d1d7212c3ab1872e761be5a6ad0fd3b233201cb18a0da8caaf18a3348"></a>CLK_RESERVED3A</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ga9cf9ddd5d1d7212c3ab1872e761be5a6a9db313d66eab4433ac3d3a1d20ae5750"></a>CLK_RESERVED4</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ga9cf9ddd5d1d7212c3ab1872e761be5a6a1da8a183fbe3a9e8d51fd3330eda887e"></a>CLK_RESERVED5</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ga9cf9ddd5d1d7212c3ab1872e761be5a6ad8bed8eee81f0efb1af851096dbb2c16"></a>CLK_USB0</em>&nbsp;</td><td>
<p>USB0 clock from base clock CLK_BASE_USB0 </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ga9cf9ddd5d1d7212c3ab1872e761be5a6a5ac607fa3b142e088ca0018ae1d78957"></a>CLK_USB1</em>&nbsp;</td><td>
<p>USB1 clock from base clock CLK_BASE_USB1 </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ga9cf9ddd5d1d7212c3ab1872e761be5a6a4f298ed203c014a01dc16b794220fc1f"></a>CLK_RESERVED7</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ga9cf9ddd5d1d7212c3ab1872e761be5a6a1f945c1acee03070a11308282c2ee8be"></a>CLK_RESERVED8</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ga9cf9ddd5d1d7212c3ab1872e761be5a6af43f3366ad619d1ac63ac44a6efc0343"></a>CLK_CCU1_LAST</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ga9cf9ddd5d1d7212c3ab1872e761be5a6a72817a3a3a526e432f0979ea96f46979"></a>CLK_CCU2_START</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ga9cf9ddd5d1d7212c3ab1872e761be5a6ab3b12665ba082046bd2bb6f287f4df09"></a>CLK_APLL</em>&nbsp;</td><td>
<p>Audio PLL clock from base clock CLK_BASE_APLL </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ga9cf9ddd5d1d7212c3ab1872e761be5a6ad8517e31d3b110fedf83ff6c03700a80"></a>RESERVED_ALIGNB</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ga9cf9ddd5d1d7212c3ab1872e761be5a6a0611aab749ba3361b1a01a420b7e290c"></a>CLK_APB2_UART3</em>&nbsp;</td><td>
<p>UART3 clock from base clock CLK_BASE_UART3 </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ga9cf9ddd5d1d7212c3ab1872e761be5a6ab3d1c67e88e0143c4ff510af99602de2"></a>RESERVED_ALIGNC</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ga9cf9ddd5d1d7212c3ab1872e761be5a6a97b83ea92538553a18d0370f3443403f"></a>CLK_APB2_UART2</em>&nbsp;</td><td>
<p>UART2 clock from base clock CLK_BASE_UART2 </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ga9cf9ddd5d1d7212c3ab1872e761be5a6aacf7c07d1ff9878d5b6e5add620aeaec"></a>RESERVED_ALIGND</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ga9cf9ddd5d1d7212c3ab1872e761be5a6a74540a404292159c5b49bc0f444b61db"></a>CLK_APB0_UART1</em>&nbsp;</td><td>
<p>UART1 clock from base clock CLK_BASE_UART1 </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ga9cf9ddd5d1d7212c3ab1872e761be5a6a2cbc45e78273a575767c245e099fc9f6"></a>RESERVED_ALIGNE</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ga9cf9ddd5d1d7212c3ab1872e761be5a6a6cd0919db943e3424030df132ab07a46"></a>CLK_APB0_UART0</em>&nbsp;</td><td>
<p>UART0 clock from base clock CLK_BASE_UART0 </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ga9cf9ddd5d1d7212c3ab1872e761be5a6a0cd9068c2005675e0a0f86f784eaa105"></a>RESERVED_ALIGNF</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ga9cf9ddd5d1d7212c3ab1872e761be5a6a01cfa3da7c46d565fd9d5af4ca3b058a"></a>CLK_APB2_SSP1</em>&nbsp;</td><td>
<p>SSP1 clock from base clock CLK_BASE_SSP1 </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ga9cf9ddd5d1d7212c3ab1872e761be5a6a64ecbc58b42b1cf156d38e0007e09576"></a>RESERVED_ALIGNG</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ga9cf9ddd5d1d7212c3ab1872e761be5a6ab35f8580a8d20ed012b7d4c4d532748a"></a>CLK_APB0_SSP0</em>&nbsp;</td><td>
<p>SSP0 clock from base clock CLK_BASE_SSP0 </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ga9cf9ddd5d1d7212c3ab1872e761be5a6a1650906cce99c6334c03a4bc7eac5483"></a>RESERVED_ALIGNH</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ga9cf9ddd5d1d7212c3ab1872e761be5a6aecaf1e31c621abcdf766ae948147df36"></a>CLK_APB2_SDIO</em>&nbsp;</td><td>
<p>SDIO clock from base clock CLK_BASE_SDIO </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ga9cf9ddd5d1d7212c3ab1872e761be5a6a5623cc59964cc18fc2717e74b819071a"></a>CLK_CCU2_LAST</em>&nbsp;</td><td>
</td></tr>
</table>
</dd>
</dl>

<p>Definition at line <a class="el" href="chip__clocks_8h_source.html#l00149">149</a> of file <a class="el" href="chip__clocks_8h_source.html">chip_clocks.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0cae826b3fb8347ce27e41ccba241c7e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___c_l_o_c_k__18_x_x__43_x_x.html#ga0cae826b3fb8347ce27e41ccba241c7e">CHIP_CGU_BASE_CLK_T</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CGU base clocks CGU base clocks are clocks that are associated with a single input clock and are routed out to 1 or more peripherals. For example, the CLK_BASE_PERIPH clock can be configured to use the CLKIN_MAINPLL input clock, which will in turn route that clock to the CLK_PERIPH_BUS, CLK_PERIPH_CORE, and CLK_PERIPH_SGPIO periphral clocks. </p>
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="ga0cae826b3fb8347ce27e41ccba241c7ea766fdf8a6222d3e98bed1209b3c3b96a"></a>CLK_BASE_SAFE</em>&nbsp;</td><td>
<p>Base clock for WDT oscillator, IRC input only </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ga0cae826b3fb8347ce27e41ccba241c7eaa20c8737f6538c0bd564d395db4057da"></a>CLK_BASE_USB0</em>&nbsp;</td><td>
<p>Base USB clock for USB0, USB PLL input only </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ga0cae826b3fb8347ce27e41ccba241c7eae5c51bb5d3237a16f4e03467d3851b34"></a>CLK_BASE_RESERVED1</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ga0cae826b3fb8347ce27e41ccba241c7ea78a1bb9487ad822f972be2ed62e80abb"></a>CLK_BASE_USB1</em>&nbsp;</td><td>
<p>Base USB clock for USB1 </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ga0cae826b3fb8347ce27e41ccba241c7ea9bb3ba8123680624ba12b248bee63f75"></a>CLK_BASE_MX</em>&nbsp;</td><td>
<p>Base clock for CPU core </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ga0cae826b3fb8347ce27e41ccba241c7eaf53372706d0552838022756725d420dc"></a>CLK_BASE_SPIFI</em>&nbsp;</td><td>
<p>Base clock for SPIFI </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ga0cae826b3fb8347ce27e41ccba241c7ea5bd3c528026b389412351f51ea489fd1"></a>CLK_BASE_RESERVED2</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ga0cae826b3fb8347ce27e41ccba241c7eaa9bab25d1a445d02a4c2a95098bd8cec"></a>CLK_BASE_PHY_RX</em>&nbsp;</td><td>
<p>Base clock for PHY RX </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ga0cae826b3fb8347ce27e41ccba241c7eafee74a8d47da87f3f828db15b0e9a850"></a>CLK_BASE_PHY_TX</em>&nbsp;</td><td>
<p>Base clock for PHY TX </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ga0cae826b3fb8347ce27e41ccba241c7ea2279e5c45baf49341425d8a474a0415e"></a>CLK_BASE_APB1</em>&nbsp;</td><td>
<p>Base clock for APB1 group </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ga0cae826b3fb8347ce27e41ccba241c7eadea299e99dca3c2fe173f3a71527d439"></a>CLK_BASE_APB3</em>&nbsp;</td><td>
<p>Base clock for APB3 group </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ga0cae826b3fb8347ce27e41ccba241c7ea237391a170ba60f25b1e5c832a636a07"></a>CLK_BASE_LCD</em>&nbsp;</td><td>
<p>Base clock for LCD pixel clock </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ga0cae826b3fb8347ce27e41ccba241c7ea886e091475b858dace655e65c7d3b9e5"></a>CLK_BASE_RESERVED3</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ga0cae826b3fb8347ce27e41ccba241c7ea82cb270bbdd9fb7d7344b7518770a655"></a>CLK_BASE_SDIO</em>&nbsp;</td><td>
<p>Base clock for SDIO </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ga0cae826b3fb8347ce27e41ccba241c7ea17d0496c0bbf1525f4d61f6d85bd7116"></a>CLK_BASE_SSP0</em>&nbsp;</td><td>
<p>Base clock for SSP0 </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ga0cae826b3fb8347ce27e41ccba241c7ea01db17912c97361edf417209ed1ff90c"></a>CLK_BASE_SSP1</em>&nbsp;</td><td>
<p>Base clock for SSP1 </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ga0cae826b3fb8347ce27e41ccba241c7ea567e018c31f0a81d9df30e1901392e11"></a>CLK_BASE_UART0</em>&nbsp;</td><td>
<p>Base clock for UART0 </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ga0cae826b3fb8347ce27e41ccba241c7ea0ac9c1e79b322c5d8002d183e468a9dc"></a>CLK_BASE_UART1</em>&nbsp;</td><td>
<p>Base clock for UART1 </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ga0cae826b3fb8347ce27e41ccba241c7ea766fe80a33ccd3ff787dbf1d289d810f"></a>CLK_BASE_UART2</em>&nbsp;</td><td>
<p>Base clock for UART2 </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ga0cae826b3fb8347ce27e41ccba241c7eaa99d450659f2881cc9ba6b6124b90b6d"></a>CLK_BASE_UART3</em>&nbsp;</td><td>
<p>Base clock for UART3 </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ga0cae826b3fb8347ce27e41ccba241c7eabbac0493c44be9cc47f79994766eaf49"></a>CLK_BASE_OUT</em>&nbsp;</td><td>
<p>Base clock for CLKOUT pin </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ga0cae826b3fb8347ce27e41ccba241c7eaab3dbb34f449964cf5ca5f1089930fea"></a>CLK_BASE_RESERVED4</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ga0cae826b3fb8347ce27e41ccba241c7eadce9945567b6e909db563e0a52b8633c"></a>CLK_BASE_RESERVED5</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ga0cae826b3fb8347ce27e41ccba241c7ea304eaf2e272b2e02ddd1582736737286"></a>CLK_BASE_RESERVED6</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ga0cae826b3fb8347ce27e41ccba241c7eac3d8e969b2e6af6b274adbc29b2edc70"></a>CLK_BASE_RESERVED7</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ga0cae826b3fb8347ce27e41ccba241c7ea4e0a711f4bc5d3096e16f8d041adcd5b"></a>CLK_BASE_APLL</em>&nbsp;</td><td>
<p>Base clock for audio PLL </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ga0cae826b3fb8347ce27e41ccba241c7ea5e2662509a698f6e5d69769469fa7c08"></a>CLK_BASE_CGU_OUT0</em>&nbsp;</td><td>
<p>Base clock for CGUOUT0 pin </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ga0cae826b3fb8347ce27e41ccba241c7ea5a3df78ceab8d7a5d2a5909c75a04a16"></a>CLK_BASE_CGU_OUT1</em>&nbsp;</td><td>
<p>Base clock for CGUOUT1 pin </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ga0cae826b3fb8347ce27e41ccba241c7ea4174a4a8b5df9269c2548c2fd1299c2d"></a>CLK_BASE_LAST</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ga0cae826b3fb8347ce27e41ccba241c7ea23998db789e9b873e48dd3c7d3ff0ba6"></a>CLK_BASE_NONE</em>&nbsp;</td><td>
</td></tr>
</table>
</dd>
</dl>

<p>Definition at line <a class="el" href="chip__clocks_8h_source.html#l00080">80</a> of file <a class="el" href="chip__clocks_8h_source.html">chip_clocks.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga63015aace736afb30c994fc0460d5d38"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___c_l_o_c_k__18_x_x__43_x_x.html#ga63015aace736afb30c994fc0460d5d38">CHIP_CGU_CLKIN_T</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CGU clock input list These are possible input clocks for the CGU and can come from both external (crystal) and internal (PLL) sources. These clock inputs can be routed to the base clocks (<a class="el" href="group___c_l_o_c_k__18_x_x__43_x_x.html#ga0cae826b3fb8347ce27e41ccba241c7e">CHIP_CGU_BASE_CLK_T</a>). </p>
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="gga63015aace736afb30c994fc0460d5d38a6134efd5637fdc35c242ecfdc0cec2cf"></a>CLKIN_32K</em>&nbsp;</td><td>
<p>External 32KHz input </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga63015aace736afb30c994fc0460d5d38a50afa8c84bb94ed370990ec621073aa7"></a>CLKIN_IRC</em>&nbsp;</td><td>
<p>Internal IRC (12MHz) input </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga63015aace736afb30c994fc0460d5d38a3dc7da7852a27d77d11c1860bb3ea56b"></a>CLKIN_ENET_RX</em>&nbsp;</td><td>
<p>External ENET_RX pin input </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga63015aace736afb30c994fc0460d5d38a1f916af2e2c92bcc140e2652bcf2ece1"></a>CLKIN_ENET_TX</em>&nbsp;</td><td>
<p>External ENET_TX pin input </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga63015aace736afb30c994fc0460d5d38a0289bec93a17591f709150001fecce62"></a>CLKIN_CLKIN</em>&nbsp;</td><td>
<p>External GPCLKIN pin input </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga63015aace736afb30c994fc0460d5d38ad9eebe5fb3398ceb6edf19967188be36"></a>CLKIN_RESERVED1</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga63015aace736afb30c994fc0460d5d38a8819337e544d58840b02418ab417f8d0"></a>CLKIN_CRYSTAL</em>&nbsp;</td><td>
<p>External (main) crystal pin input </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga63015aace736afb30c994fc0460d5d38a6df7bbb3831ae1c3b2f8a37d73a41235"></a>CLKIN_USBPLL</em>&nbsp;</td><td>
<p>Internal USB PLL input </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga63015aace736afb30c994fc0460d5d38a203ed75b1f845c88b87432d479dc164b"></a>CLKIN_AUDIOPLL</em>&nbsp;</td><td>
<p>Internal Audio PLL input </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga63015aace736afb30c994fc0460d5d38a4484ce25bc8566f811fb8ceff70d341f"></a>CLKIN_MAINPLL</em>&nbsp;</td><td>
<p>Internal Main PLL input </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga63015aace736afb30c994fc0460d5d38adc83ede30d0f962cd2496415a072474d"></a>CLKIN_RESERVED2</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga63015aace736afb30c994fc0460d5d38ac793e16d6468d187d7dc97d2274ea09d"></a>CLKIN_RESERVED3</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga63015aace736afb30c994fc0460d5d38ac6ad782c2dbaa12a2c026ae6c628884f"></a>CLKIN_IDIVA</em>&nbsp;</td><td>
<p>Internal divider A input </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga63015aace736afb30c994fc0460d5d38ad4b3bd285e3dfb67cdd1c26313da38f3"></a>CLKIN_IDIVB</em>&nbsp;</td><td>
<p>Internal divider B input </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga63015aace736afb30c994fc0460d5d38ac08cb97457d4de7c50a9d775d26d7dcc"></a>CLKIN_IDIVC</em>&nbsp;</td><td>
<p>Internal divider C input </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga63015aace736afb30c994fc0460d5d38a4e433bee2205fdac865a7a9adb94d25a"></a>CLKIN_IDIVD</em>&nbsp;</td><td>
<p>Internal divider D input </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga63015aace736afb30c994fc0460d5d38a2f855e496263ba3d88be98f69cfc5640"></a>CLKIN_IDIVE</em>&nbsp;</td><td>
<p>Internal divider E input </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga63015aace736afb30c994fc0460d5d38a01c7e5b28a27ce99a5c68c0f4c701493"></a>CLKINPUT_PD</em>&nbsp;</td><td>
<p>External 32KHz input </p>
</td></tr>
</table>
</dd>
</dl>

<p>Definition at line <a class="el" href="chip__clocks_8h_source.html#l00051">51</a> of file <a class="el" href="chip__clocks_8h_source.html">chip_clocks.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6cab86c12359ef94c7cd60912db0bb70"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___c_l_o_c_k__18_x_x__43_x_x.html#ga6cab86c12359ef94c7cd60912db0bb70">CHIP_CGU_IDIV_T</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CGU dividers CGU dividers provide an extra clock state where a specific clock can be divided before being routed to a peripheral group. A divider accepts an input clock and then divides it. To use the divided clock for a base clock group, use the divider as the input clock for the base clock (for example, use CLKIN_IDIVB, where CLKIN_MAINPLL might be the input into the divider). </p>
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="ga6cab86c12359ef94c7cd60912db0bb70a399938402157c4564f6f3123d2e22b1d"></a>CLK_IDIV_A</em>&nbsp;</td><td>
<p>CGU clock divider A </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ga6cab86c12359ef94c7cd60912db0bb70a3ab238dfb0af125f32e9a0bd8be981e8"></a>CLK_IDIV_B</em>&nbsp;</td><td>
<p>CGU clock divider B </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ga6cab86c12359ef94c7cd60912db0bb70ab135b127c9404c763fe322dcb5f56580"></a>CLK_IDIV_C</em>&nbsp;</td><td>
<p>CGU clock divider A </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ga6cab86c12359ef94c7cd60912db0bb70a4b88585de7bc0034e810c8112ae6f014"></a>CLK_IDIV_D</em>&nbsp;</td><td>
<p>CGU clock divider D </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ga6cab86c12359ef94c7cd60912db0bb70a7fa39b4cae773bf669bff2b3809509b5"></a>CLK_IDIV_E</em>&nbsp;</td><td>
<p>CGU clock divider E </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ga6cab86c12359ef94c7cd60912db0bb70a6bf0e8a9dd6907d1b78038d44421b881"></a>CLK_IDIV_LAST</em>&nbsp;</td><td>
</td></tr>
</table>
</dd>
</dl>

<p>Definition at line <a class="el" href="chip__clocks_8h_source.html#l00133">133</a> of file <a class="el" href="chip__clocks_8h_source.html">chip_clocks.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0a2a280a1b21e32972aaa12e23be92ba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___c_l_o_c_k__18_x_x__43_x_x.html#ga0a2a280a1b21e32972aaa12e23be92ba">CHIP_CGU_USB_AUDIO_PLL_T</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Audio or USB PLL selection </p>
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="gga0a2a280a1b21e32972aaa12e23be92baa9c58406347e31448cf1af5069bfa8618"></a>CGU_USB_PLL</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga0a2a280a1b21e32972aaa12e23be92baa417d44002637aeeb1b62b42c39723cc1"></a>CGU_AUDIO_PLL</em>&nbsp;</td><td>
</td></tr>
</table>
</dd>
</dl>

<p>Definition at line <a class="el" href="cguccu__18xx__43xx_8h_source.html#l00049">49</a> of file <a class="el" href="cguccu__18xx__43xx_8h_source.html">cguccu_18xx_43xx.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a class="anchor" id="ga28a09f033418df7c8588b073af5d6eac"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void Chip_Clock_ClearPowerDown </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear the power down mode bit &amp; proceed normal operation of branch output clocks (Only the clocks which wake up mechanism bit enabled will be enabled after the wake up event) </p>
<dl class="section return"><dt>Returns</dt><dd>Nothing</dd></dl>
<p>Enable all branch output clocks after the wake up event. Only the clocks with wake up mechanism enabled will be enabled </p>

<p>Definition at line <a class="el" href="clock__18xx__43xx_8c_source.html#l00599">599</a> of file <a class="el" href="clock__18xx__43xx_8c_source.html">clock_18xx_43xx.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga847e7bcd709e030752213380e78039ec"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void Chip_Clock_Disable </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___c_l_o_c_k__18_x_x__43_x_x.html#ga9cf9ddd5d1d7212c3ab1872e761be5a6">CHIP_CCU_CLK_T</a>&#160;</td>
          <td class="paramname"><em>clk</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disables a peripheral clock. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">clk</td><td>: CHIP_CCU_CLK_T value indicating which clock to disable </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Nothing </dd></dl>

<p>Definition at line <a class="el" href="clock__18xx__43xx_8c_source.html#l00572">572</a> of file <a class="el" href="clock__18xx__43xx_8c_source.html">clock_18xx_43xx.c</a>.</p>

</div>
</div>
<a class="anchor" id="gaca76aa951b9e6a69a9ef4fb2aea2aaac"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void Chip_Clock_DisableBaseClock </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___c_l_o_c_k__18_x_x__43_x_x.html#ga0cae826b3fb8347ce27e41ccba241c7e">CHIP_CGU_BASE_CLK_T</a>&#160;</td>
          <td class="paramname"><em>BaseClock</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disables a base clock source. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">BaseClock</td><td>: CHIP_CGU_BASE_CLK_T value indicating which base clock to disable </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Nothing </dd></dl>

<p>Definition at line <a class="el" href="clock__18xx__43xx_8c_source.html#l00491">491</a> of file <a class="el" href="clock__18xx__43xx_8c_source.html">clock_18xx_43xx.c</a>.</p>

</div>
</div>
<a class="anchor" id="gadbc79ec252fc8518b284aff51e86adf5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void Chip_Clock_DisableCrystal </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disables the crystal oscillator. </p>
<dl class="section return"><dt>Returns</dt><dd>Nothing </dd></dl>

<p>Definition at line <a class="el" href="clock__18xx__43xx_8c_source.html#l00145">145</a> of file <a class="el" href="clock__18xx__43xx_8c_source.html">clock_18xx_43xx.c</a>.</p>

</div>
</div>
<a class="anchor" id="gaf3b8670c3f4253ee4ed55da6d423ea6d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void Chip_Clock_DisableMainPLL </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disables the main PLL. </p>
<dl class="section return"><dt>Returns</dt><dd>none Make sure the main PLL is not needed to clock the part before disabling it. Saves power if the main PLL is not needed. </dd></dl>

<p>Definition at line <a class="el" href="clock__18xx__43xx_8c_source.html#l00283">283</a> of file <a class="el" href="clock__18xx__43xx_8c_source.html">clock_18xx_43xx.c</a>.</p>

</div>
</div>
<a class="anchor" id="gaa9ce1d7461c0eeca2fe5b72528d9d81e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void Chip_Clock_DisablePLL </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___c_l_o_c_k__18_x_x__43_x_x.html#ga0a2a280a1b21e32972aaa12e23be92ba">CHIP_CGU_USB_AUDIO_PLL_T</a>&#160;</td>
          <td class="paramname"><em>pllnum</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disables the audio or USB PLL. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pllnum</td><td>: PLL identifier </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Nothing </dd></dl>

<p>Definition at line <a class="el" href="clock__18xx__43xx_8c_source.html#l00668">668</a> of file <a class="el" href="clock__18xx__43xx_8c_source.html">clock_18xx_43xx.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga002dee3b9dfa6bde2445e6fff165f0f1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void Chip_Clock_Enable </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___c_l_o_c_k__18_x_x__43_x_x.html#ga9cf9ddd5d1d7212c3ab1872e761be5a6">CHIP_CCU_CLK_T</a>&#160;</td>
          <td class="paramname"><em>clk</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables a peripheral clock. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">clk</td><td>: CHIP_CCU_CLK_T value indicating which clock to enable </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Nothing </dd></dl>

<p>Definition at line <a class="el" href="clock__18xx__43xx_8c_source.html#l00560">560</a> of file <a class="el" href="clock__18xx__43xx_8c_source.html">clock_18xx_43xx.c</a>.</p>

</div>
</div>
<a class="anchor" id="gae957c1a6743ad69320c1c198e5411ec0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void Chip_Clock_EnableBaseClock </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___c_l_o_c_k__18_x_x__43_x_x.html#ga0cae826b3fb8347ce27e41ccba241c7e">CHIP_CGU_BASE_CLK_T</a>&#160;</td>
          <td class="paramname"><em>BaseClock</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables a base clock source. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">BaseClock</td><td>: CHIP_CGU_BASE_CLK_T value indicating which base clock to enable </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Nothing </dd></dl>

<p>Definition at line <a class="el" href="clock__18xx__43xx_8c_source.html#l00483">483</a> of file <a class="el" href="clock__18xx__43xx_8c_source.html">clock_18xx_43xx.c</a>.</p>

</div>
</div>
<a class="anchor" id="gaa74040cd24046b7e09cbb2c1cf6e6c0d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void Chip_Clock_EnableCrystal </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables the crystal oscillator. </p>
<dl class="section return"><dt>Returns</dt><dd>Nothing </dd></dl>

<p>Definition at line <a class="el" href="clock__18xx__43xx_8c_source.html#l00125">125</a> of file <a class="el" href="clock__18xx__43xx_8c_source.html">clock_18xx_43xx.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga81a61e26f9f73ba0cbe5d704b5d9e469"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void Chip_Clock_EnableMainPLL </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enbles the main PLL. </p>
<dl class="section return"><dt>Returns</dt><dd>none Make sure the main PLL is enabled. </dd></dl>

<p>Definition at line <a class="el" href="clock__18xx__43xx_8c_source.html#l00290">290</a> of file <a class="el" href="clock__18xx__43xx_8c_source.html">clock_18xx_43xx.c</a>.</p>

</div>
</div>
<a class="anchor" id="gadfa0a46d347a3174c7f67edbaf3a66f8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void Chip_Clock_EnableOpts </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___c_l_o_c_k__18_x_x__43_x_x.html#ga9cf9ddd5d1d7212c3ab1872e761be5a6">CHIP_CCU_CLK_T</a>&#160;</td>
          <td class="paramname"><em>clk</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>autoen</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>wakeupen</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>div</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables a peripheral clock and sets clock states. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">clk</td><td>: CHIP_CCU_CLK_T value indicating which clock to enable </td></tr>
    <tr><td class="paramname">autoen</td><td>: true to enable autoblocking on a clock rate change, false to disable </td></tr>
    <tr><td class="paramname">wakeupen</td><td>: true to enable wakeup mechanism, false to disable </td></tr>
    <tr><td class="paramname">div</td><td>: Divider for the clock, must be 1 for most clocks, 2 supported on others </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Nothing </dd></dl>

<p>Definition at line <a class="el" href="clock__18xx__43xx_8c_source.html#l00533">533</a> of file <a class="el" href="clock__18xx__43xx_8c_source.html">clock_18xx_43xx.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga2715e421f23a820691b719126ebed2e0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void Chip_Clock_EnablePLL </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___c_l_o_c_k__18_x_x__43_x_x.html#ga0a2a280a1b21e32972aaa12e23be92ba">CHIP_CGU_USB_AUDIO_PLL_T</a>&#160;</td>
          <td class="paramname"><em>pllnum</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables the audio or USB PLL. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pllnum</td><td>: PLL identifier </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Nothing </dd></dl>

<p>Definition at line <a class="el" href="clock__18xx__43xx_8c_source.html#l00662">662</a> of file <a class="el" href="clock__18xx__43xx_8c_source.html">clock_18xx_43xx.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga76a6aba92d67ee2cacf4d53c9f8043ae"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_l_o_c_k__18_x_x__43_x_x.html#ga63015aace736afb30c994fc0460d5d38">CHIP_CGU_CLKIN_T</a> Chip_Clock_GetBaseClock </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___c_l_o_c_k__18_x_x__43_x_x.html#ga0cae826b3fb8347ce27e41ccba241c7e">CHIP_CGU_BASE_CLK_T</a>&#160;</td>
          <td class="paramname"><em>BaseClock</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Gets a CGU Base Clock clock source. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">BaseClock</td><td>: CHIP_CGU_BASE_CLK_T value indicating which base clock to get inpuot clock for </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>CHIP_CGU_CLKIN_T indicating which clock source is set or CLOCKINPUT_PD </dd></dl>

<p>Definition at line <a class="el" href="clock__18xx__43xx_8c_source.html#l00514">514</a> of file <a class="el" href="clock__18xx__43xx_8c_source.html">clock_18xx_43xx.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga9d6621765b2b77f40db1eed937cb5dc8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void Chip_Clock_GetBaseClockOpts </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___c_l_o_c_k__18_x_x__43_x_x.html#ga0cae826b3fb8347ce27e41ccba241c7e">CHIP_CGU_BASE_CLK_T</a>&#160;</td>
          <td class="paramname"><em>BaseClock</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___c_l_o_c_k__18_x_x__43_x_x.html#ga63015aace736afb30c994fc0460d5d38">CHIP_CGU_CLKIN_T</a> *&#160;</td>
          <td class="paramname"><em>Input</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool *&#160;</td>
          <td class="paramname"><em>autoblocken</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool *&#160;</td>
          <td class="paramname"><em>powerdn</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get CGU Base Clock clock source information. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">BaseClock</td><td>: CHIP_CGU_BASE_CLK_T value indicating which base clock to get </td></tr>
    <tr><td class="paramname">Input</td><td>: Pointer to CHIP_CGU_CLKIN_T value of the base clock </td></tr>
    <tr><td class="paramname">autoblocken</td><td>: Pointer to autoblocking value of the base clock </td></tr>
    <tr><td class="paramname">powerdn</td><td>: Pointer to power down flag </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Nothing </dd></dl>

<p>Definition at line <a class="el" href="clock__18xx__43xx_8c_source.html#l00463">463</a> of file <a class="el" href="clock__18xx__43xx_8c_source.html">clock_18xx_43xx.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga8686b03c1433974a6473f10cc0203915"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> Chip_Clock_GetBaseClocktHz </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___c_l_o_c_k__18_x_x__43_x_x.html#ga0cae826b3fb8347ce27e41ccba241c7e">CHIP_CGU_BASE_CLK_T</a>&#160;</td>
          <td class="paramname"><em>clock</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns the frequency of the specified base clock source. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">clock</td><td>: which base clock to return the frequency of. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Frequency of base source in Hz This function returns an ideal frequency and not the actual frequency. Returns zero if the clock source is disabled. </dd></dl>

<p>Definition at line <a class="el" href="clock__18xx__43xx_8c_source.html#l00429">429</a> of file <a class="el" href="clock__18xx__43xx_8c_source.html">clock_18xx_43xx.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga4ad0a2b922ac85f94ab0bb2036def308"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> Chip_Clock_GetClockInputHz </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___c_l_o_c_k__18_x_x__43_x_x.html#ga63015aace736afb30c994fc0460d5d38">CHIP_CGU_CLKIN_T</a>&#160;</td>
          <td class="paramname"><em>input</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns the frequency of the specified input clock source. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">input</td><td>: Which clock input to return the frequency of </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Frequency of input source in Hz This function returns an ideal frequency and not the actual frequency. Returns zero if the clock source is disabled. </dd></dl>

<p>Definition at line <a class="el" href="clock__18xx__43xx_8c_source.html#l00341">341</a> of file <a class="el" href="clock__18xx__43xx_8c_source.html">clock_18xx_43xx.c</a>.</p>

</div>
</div>
<a class="anchor" id="gaeecd015038258f1cc4f746054268d94f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> Chip_Clock_GetDividerDivisor </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___c_l_o_c_k__18_x_x__43_x_x.html#ga6cab86c12359ef94c7cd60912db0bb70">CHIP_CGU_IDIV_T</a>&#160;</td>
          <td class="paramname"><em>Divider</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Gets a CGU clock divider divisor. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Divider</td><td>: CHIP_CGU_IDIV_T value indicating which divider to get the source of </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>the divider value for the divider </dd></dl>

<p>Definition at line <a class="el" href="clock__18xx__43xx_8c_source.html#l00335">335</a> of file <a class="el" href="clock__18xx__43xx_8c_source.html">clock_18xx_43xx.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga3fc4d71a69a9b0c44577264cd9491834"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_l_o_c_k__18_x_x__43_x_x.html#ga63015aace736afb30c994fc0460d5d38">CHIP_CGU_CLKIN_T</a> Chip_Clock_GetDividerSource </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___c_l_o_c_k__18_x_x__43_x_x.html#ga6cab86c12359ef94c7cd60912db0bb70">CHIP_CGU_IDIV_T</a>&#160;</td>
          <td class="paramname"><em>Divider</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Gets a CGU clock divider source. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Divider</td><td>: CHIP_CGU_IDIV_T value indicating which divider to get the source of </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>CHIP_CGU_CLKIN_T indicating which clock source is set or CLOCKINPUT_PD </dd></dl>

<p>Definition at line <a class="el" href="clock__18xx__43xx_8c_source.html#l00323">323</a> of file <a class="el" href="clock__18xx__43xx_8c_source.html">clock_18xx_43xx.c</a>.</p>

</div>
</div>
<a class="anchor" id="gac52f49ae117b1091809cb24f18481b86"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> Chip_Clock_GetMainPLLHz </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns the frequency of the main PLL. </p>
<dl class="section return"><dt>Returns</dt><dd>Frequency of the PLL in Hz Returns zero if the main PLL is not running. </dd></dl>

<p>Definition at line <a class="el" href="clock__18xx__43xx_8c_source.html#l00252">252</a> of file <a class="el" href="clock__18xx__43xx_8c_source.html">clock_18xx_43xx.c</a>.</p>

</div>
</div>
<a class="anchor" id="gad2a40b92ab5d064cc655ae4ada1474b0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> Chip_Clock_GetPLLStatus </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___c_l_o_c_k__18_x_x__43_x_x.html#ga0a2a280a1b21e32972aaa12e23be92ba">CHIP_CGU_USB_AUDIO_PLL_T</a>&#160;</td>
          <td class="paramname"><em>pllnum</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns the PLL status. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pllnum</td><td>: PLL identifier </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>An OR'ed value of CGU_PLL_LOCKED or CGU_PLL_FR </dd></dl>

<p>Definition at line <a class="el" href="clock__18xx__43xx_8c_source.html#l00674">674</a> of file <a class="el" href="clock__18xx__43xx_8c_source.html">clock_18xx_43xx.c</a>.</p>

</div>
</div>
<a class="anchor" id="gafb964074c3fa133e29c51bd31e4590ae"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> Chip_Clock_GetRate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___c_l_o_c_k__18_x_x__43_x_x.html#ga9cf9ddd5d1d7212c3ab1872e761be5a6">CHIP_CCU_CLK_T</a>&#160;</td>
          <td class="paramname"><em>clk</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns a peripheral clock rate. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">clk</td><td>: CHIP_CCU_CLK_T value indicating which clock to get rate for </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>0 if the clock is disabled, or the rate of the clock </dd></dl>

<p>Definition at line <a class="el" href="clock__18xx__43xx_8c_source.html#l00607">607</a> of file <a class="el" href="clock__18xx__43xx_8c_source.html">clock_18xx_43xx.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga265d89b2296192ba7d5d2a63c4edd66e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool Chip_Clock_IsBaseClockEnabled </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___c_l_o_c_k__18_x_x__43_x_x.html#ga0cae826b3fb8347ce27e41ccba241c7e">CHIP_CGU_BASE_CLK_T</a>&#160;</td>
          <td class="paramname"><em>BaseClock</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns base clock enable state. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">BaseClock</td><td>: CHIP_CGU_BASE_CLK_T value indicating which base clock to check </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>true if the base clock is enabled, false if disabled </dd></dl>

<p>Definition at line <a class="el" href="clock__18xx__43xx_8c_source.html#l00499">499</a> of file <a class="el" href="clock__18xx__43xx_8c_source.html">clock_18xx_43xx.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga5f17edbfc43956181f47c41f13e8c439"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool Chip_Clock_MainPLLLocked </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns the lock status of the main PLL. </p>
<dl class="section return"><dt>Returns</dt><dd>true if the PLL is locked, otherwise false The main PLL should be locked prior to using it as a clock input for a base clock. </dd></dl>

<p>Definition at line <a class="el" href="clock__18xx__43xx_8c_source.html#l00297">297</a> of file <a class="el" href="clock__18xx__43xx_8c_source.html">clock_18xx_43xx.c</a>.</p>

</div>
</div>
<a class="anchor" id="gaf5e0d6f4dcbfd5ff64b1ddcd37067ca2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void Chip_Clock_SetBaseClock </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___c_l_o_c_k__18_x_x__43_x_x.html#ga0cae826b3fb8347ce27e41ccba241c7e">CHIP_CGU_BASE_CLK_T</a>&#160;</td>
          <td class="paramname"><em>BaseClock</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___c_l_o_c_k__18_x_x__43_x_x.html#ga63015aace736afb30c994fc0460d5d38">CHIP_CGU_CLKIN_T</a>&#160;</td>
          <td class="paramname"><em>Input</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>autoblocken</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>powerdn</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sets a CGU Base Clock clock source. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">BaseClock</td><td>: CHIP_CGU_BASE_CLK_T value indicating which base clock to set </td></tr>
    <tr><td class="paramname">Input</td><td>: CHIP_CGU_CLKIN_T value indicating which clock source to use or CLOCKINPUT_PD to power down base clock </td></tr>
    <tr><td class="paramname">autoblocken</td><td>: Enables autoblocking during frequency change if true </td></tr>
    <tr><td class="paramname">powerdn</td><td>: The clock base is setup, but powered down if true </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Nothing </dd></dl>

<p>Definition at line <a class="el" href="clock__18xx__43xx_8c_source.html#l00435">435</a> of file <a class="el" href="clock__18xx__43xx_8c_source.html">clock_18xx_43xx.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga9df837b459e11fdf1eda8d48be292fc5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void Chip_Clock_SetDivider </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___c_l_o_c_k__18_x_x__43_x_x.html#ga6cab86c12359ef94c7cd60912db0bb70">CHIP_CGU_IDIV_T</a>&#160;</td>
          <td class="paramname"><em>Divider</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___c_l_o_c_k__18_x_x__43_x_x.html#ga63015aace736afb30c994fc0460d5d38">CHIP_CGU_CLKIN_T</a>&#160;</td>
          <td class="paramname"><em>Input</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td>
          <td class="paramname"><em>Divisor</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sets up a CGU clock divider and it's input clock. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Divider</td><td>: CHIP_CGU_IDIV_T value indicating which divider to configure </td></tr>
    <tr><td class="paramname">Input</td><td>: CHIP_CGU_CLKIN_T value indicating which clock source to use or CLOCKINPUT_PD to power down divider </td></tr>
    <tr><td class="paramname">Divisor</td><td>: value to divide Input clock by </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Nothing Maximum divider on A = 4, B/C/D = 16, E = 256. See the user manual for allowable combinations for input clock. </dd></dl>

<p>Definition at line <a class="el" href="clock__18xx__43xx_8c_source.html#l00304">304</a> of file <a class="el" href="clock__18xx__43xx_8c_source.html">clock_18xx_43xx.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga1667168db76064ac1c2bebd3dfa6db6d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> Chip_Clock_SetupMainPLLHz </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___c_l_o_c_k__18_x_x__43_x_x.html#ga63015aace736afb30c994fc0460d5d38">CHIP_CGU_CLKIN_T</a>&#160;</td>
          <td class="paramname"><em>Input</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td>
          <td class="paramname"><em>MinHz</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td>
          <td class="paramname"><em>DesiredHz</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td>
          <td class="paramname"><em>MaxHz</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configures the main PLL. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Input</td><td>: Which clock input to use as the PLL input </td></tr>
    <tr><td class="paramname">MinHz</td><td>: Minimum allowable PLL output frequency </td></tr>
    <tr><td class="paramname">DesiredHz</td><td>: Desired PLL output frequency </td></tr>
    <tr><td class="paramname">MaxHz</td><td>: Maximum allowable PLL output frequency </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Frequency of the PLL in Hz Returns the configured PLL frequency or zero if the PLL can not be configured between MinHz and MaxHz. This will not wait for PLL lock. Call <a class="el" href="group___c_l_o_c_k__18_x_x__43_x_x.html#ga5f17edbfc43956181f47c41f13e8c439" title="Returns the lock status of the main PLL.">Chip_Clock_MainPLLLocked()</a> to determine if the PLL is locked. </dd></dl>

<p>Definition at line <a class="el" href="clock__18xx__43xx_8c_source.html#l00152">152</a> of file <a class="el" href="clock__18xx__43xx_8c_source.html">clock_18xx_43xx.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga02f88a46ae6e2b942e8c5fd58915634e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> Chip_Clock_SetupMainPLLMult </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___c_l_o_c_k__18_x_x__43_x_x.html#ga63015aace736afb30c994fc0460d5d38">CHIP_CGU_CLKIN_T</a>&#160;</td>
          <td class="paramname"><em>Input</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td>
          <td class="paramname"><em>mult</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Directly set the PLL multipler. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Input</td><td>: Which clock input to use as the PLL input </td></tr>
    <tr><td class="paramname">mult</td><td>: How many times to multiply the input clock </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Frequency of the PLL in Hz </dd></dl>

<p>Definition at line <a class="el" href="clock__18xx__43xx_8c_source.html#l00212">212</a> of file <a class="el" href="clock__18xx__43xx_8c_source.html">clock_18xx_43xx.c</a>.</p>

</div>
</div>
<a class="anchor" id="gaed16ed3df8281cb642db7525fdf1493d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void Chip_Clock_SetupPLL </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___c_l_o_c_k__18_x_x__43_x_x.html#ga63015aace736afb30c994fc0460d5d38">CHIP_CGU_CLKIN_T</a>&#160;</td>
          <td class="paramname"><em>Input</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___c_l_o_c_k__18_x_x__43_x_x.html#ga0a2a280a1b21e32972aaa12e23be92ba">CHIP_CGU_USB_AUDIO_PLL_T</a>&#160;</td>
          <td class="paramname"><em>pllnum</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="struct_c_g_u___u_s_b_a_u_d_i_o___p_l_l___s_e_t_u_p___t.html">CGU_USBAUDIO_PLL_SETUP_T</a> *&#160;</td>
          <td class="paramname"><em>pPLLSetup</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sets up the audio or USB PLL. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Input</td><td>: Input clock </td></tr>
    <tr><td class="paramname">pllnum</td><td>: PLL identifier </td></tr>
    <tr><td class="paramname">pPLLSetup</td><td>: Pointer to PLL setup structure </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Nothing Sets up the PLL with the passed structure values. </dd></dl>

<p>Definition at line <a class="el" href="clock__18xx__43xx_8c_source.html#l00646">646</a> of file <a class="el" href="clock__18xx__43xx_8c_source.html">clock_18xx_43xx.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga4211f2f6083501edf23d418eb267b5aa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void Chip_Clock_StartPowerDown </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Start the power down sequence by disabling the branch output clocks with wake up mechanism (Only the clocks which wake up mechanism bit enabled will be disabled) </p>
<dl class="section return"><dt>Returns</dt><dd>Nothing</dd></dl>
<p>Disable all branch output clocks with wake up mechanism enabled. Only the clocks with wake up mechanism enabled will be disabled &amp; power down sequence started </p>

<p>Definition at line <a class="el" href="clock__18xx__43xx_8c_source.html#l00588">588</a> of file <a class="el" href="clock__18xx__43xx_8c_source.html">clock_18xx_43xx.c</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Fri May 10 2013 10:42:59 for LPCOpen Platform by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.2 </li>
  </ul>
</div>
</body>
</html>
