
VPR FPGA Placement and Routing.
Version: Version 5.0.2
Compiled: Dec 11 2020.
Original VPR by V. Betz.
Timing-driven placement enhancements by A. Marquardt.
Single-drivers enhancements by Andy Ye with additions by.
Mark Fang, Jason Luu, Ted Campbell
Heterogeneous stucture support by Jason Luu and Ted Campbell.
This code is licensed only for non-commercial use.

Auto-sizing FPGA, try x = 24 y = 24
Auto-sizing FPGA, try x = 48 y = 48
Auto-sizing FPGA, try x = 96 y = 96
Auto-sizing FPGA, try x = 48 y = 48
Auto-sizing FPGA, try x = 72 y = 72
Auto-sizing FPGA, try x = 60 y = 60
Auto-sizing FPGA, try x = 66 y = 66
Auto-sizing FPGA, try x = 69 y = 69
Auto-sizing FPGA, try x = 70 y = 70
Auto-sizing FPGA, try x = 71 y = 71
Auto-sizing FPGA, try x = 71 y = 71
FPGA auto-sized to, x = 72 y = 72

Resource Usage:
Netlist      0	blocks of type <EMPTY>
Architecture 4	blocks of type <EMPTY>
Netlist      285	blocks of type .io
Architecture 288	blocks of type .io
Netlist      287	blocks of type .clb
Architecture 5184	blocks of type .clb

Timing analysis: ON

Operation:  ROUTE_ONLY

PlacerOpts.place_freq:  PLACE_NEVER

RouterOpts.route_type:  DETAILED
RouterOpts.router_algorithm:  TIMING_DRIVEN
RouterOpts.base_cost_type:  DELAY_NORMALIZED
RouterOpts.fixed_channel_width:  NO_FIXED_CHANNEL_WIDTH
RouterOpts.acc_fac:  1.000000
RouterOpts.bb_factor:  3
RouterOpts.bend_cost:  0.000000
RouterOpts.first_iter_pres_fac:  0.500000
RouterOpts.initial_pres_fac:  0.500000
RouterOpts.pres_fac_mult:  1.300000
RouterOpts.max_router_iterations:  50
RouterOpts.astar_fac:  1.200000
RouterOpts.criticality_exp:  1.000000
RouterOpts.max_criticality:  0.990000

RoutingArch.directionality:  UNI_DIRECTIONAL
RoutingArch.switch_block_type:  WILTON
RoutingArch.Fs:  3

The circuit will be mapped into a 72 x 72 array of clbs.

Netlist num_nets:  412
Netlist num_blocks:  572
Netlist inputs pins:  125
Netlist output pins:  160

38 73 0
1 73 0
55 72 0
72 68 0
49 73 0
73 5 0
72 4 0
73 22 0
73 47 0
0 66 0
1 8 0
68 12 0
68 11 0
25 1 0
45 73 0
48 28 0
49 28 0
72 30 0
72 31 0
25 2 0
72 26 0
72 27 0
72 29 0
71 73 0
71 28 0
71 29 0
71 14 0
70 14 0
72 38 0
70 12 0
73 36 0
69 13 0
70 15 0
68 14 0
69 17 0
72 12 0
69 16 0
71 15 0
72 14 0
24 2 0
72 43 0
47 71 0
71 19 0
70 20 0
70 17 0
72 20 0
72 10 0
67 18 0
68 15 0
69 11 0
70 16 0
71 17 0
71 18 0
72 15 0
73 14 0
69 19 0
71 21 0
64 0 0
41 0 0
73 29 0
73 28 0
69 10 0
55 47 0
1 66 0
29 2 0
21 2 0
16 2 0
29 0 0
39 0 0
68 20 0
14 73 0
23 73 0
0 70 0
0 65 0
73 40 0
70 19 0
34 1 0
60 1 0
73 72 0
61 1 0
73 30 0
73 66 0
36 18 0
3 15 0
3 13 0
2 10 0
2 11 0
0 72 0
70 13 0
73 54 0
34 73 0
6 13 0
11 1 0
0 27 0
5 11 0
0 37 0
4 13 0
73 17 0
4 12 0
9 10 0
9 6 0
25 3 0
7 2 0
1 16 0
5 6 0
73 15 0
8 4 0
1 18 0
13 0 0
73 31 0
8 12 0
23 2 0
20 1 0
72 46 0
21 1 0
73 38 0
5 1 0
10 4 0
19 2 0
0 22 0
0 56 0
68 13 0
0 1 0
4 1 0
4 3 0
1 3 0
2 4 0
0 7 0
71 12 0
32 1 0
8 1 0
18 1 0
19 0 0
22 1 0
6 7 0
69 12 0
20 4 0
68 19 0
14 0 0
73 48 0
0 64 0
8 8 0
5 5 0
2 16 0
9 12 0
3 4 0
4 0 0
11 3 0
27 3 0
26 3 0
11 0 0
47 73 0
4 4 0
29 1 0
3 6 0
7 5 0
73 18 0
6 5 0
73 27 0
5 2 0
0 24 0
1 14 0
7 3 0
13 2 0
72 16 0
28 1 0
15 1 0
73 46 0
73 16 0
8 15 0
57 1 0
6 11 0
54 1 0
5 8 0
2 7 0
1 15 0
0 16 0
64 23 0
0 51 0
1 10 0
6 8 0
73 13 0
23 1 0
0 39 0
69 20 0
0 25 0
6 0 0
8 3 0
63 0 0
2 5 0
72 24 0
6 15 0
5 15 0
6 4 0
10 0 0
2 8 0
5 3 0
1 21 0
3 16 0
26 4 0
44 1 0
5 7 0
5 0 0
2 12 0
2 1 0
0 9 0
2 0 0
72 17 0
0 8 0
23 3 0
8 9 0
10 11 0
6 6 0
6 10 0
70 18 0
0 15 0
6 16 0
2 6 0
0 21 0
48 0 0
9 5 0
6 14 0
73 25 0
5 16 0
51 1 0
9 3 0
6 3 0
0 69 0
70 21 0
0 11 0
4 2 0
9 4 0
0 6 0
7 15 0
8 7 0
57 28 0
5 9 0
3 5 0
0 12 0
26 0 0
1 2 0
6 1 0
8 2 0
1 7 0
2 3 0
10 1 0
19 1 0
4 6 0
3 3 0
1 0 0
72 32 0
3 7 0
68 17 0
2 18 0
51 0 0
7 4 0
2 9 0
11 2 0
10 2 0
49 71 0
7 6 0
9 1 0
0 3 0
0 10 0
0 4 0
5 73 0
7 7 0
3 0 0
8 0 0
3 1 0
0 13 0
6 12 0
12 2 0
3 8 0
8 5 0
72 28 0
73 1 0
4 8 0
3 10 0
0 28 0
69 18 0
0 18 0
38 0 0
0 17 0
0 14 0
7 13 0
71 16 0
73 37 0
0 20 0
1 17 0
7 0 0
4 5 0
68 16 0
0 19 0
72 19 0
4 10 0
14 15 0
33 1 0
10 6 0
9 11 0
7 8 0
8 10 0
27 1 0
2 13 0
73 20 0
4 11 0
5 10 0
72 34 0
73 33 0
8 14 0
13 1 0
4 7 0
73 26 0
71 13 0
0 48 0
2 2 0
1 5 0
7 1 0
24 3 0
3 2 0
0 5 0
73 35 0
8 13 0
1 4 0
37 0 0
31 1 0
5 4 0
73 23 0
36 1 0
72 13 0
9 9 0
0 2 0
8 11 0
17 1 0
68 18 0
20 0 0
0 26 0
24 1 0
55 73 0
5 14 0
20 3 0
18 2 0
42 0 0
1 12 0
25 0 0
72 18 0
30 0 0
1 9 0
24 0 0
73 53 0
55 0 0
47 0 0
73 19 0
30 1 0
1 70 0
42 1 0
7 12 0
45 0 0
1 1 0
71 1 0
58 0 0
37 1 0
73 57 0
49 0 0
35 1 0
30 3 0
30 2 0
26 2 0
39 73 0
26 1 0
61 0 0
62 1 0
45 1 0
17 2 0
24 73 0
57 0 0
73 24 0
1 20 0
27 2 0
72 25 0
3 12 0
14 2 0
1 6 0
12 1 0
72 37 0
41 1 0
52 1 0
73 43 0
22 2 0
65 23 0
73 21 0
70 1 0
20 2 0
73 11 0
73 34 0
0 23 0
73 9 0
73 2 0
12 73 0
15 0 0
60 0 0
71 0 0
7 9 0
3 14 0
0 41 0
73 12 0
7 10 0
1 11 0
1 13 0
5 12 0
56 73 0
4 15 0
48 29 0
10 3 0
4 14 0
73 32 0
4 16 0
5 13 0
33 73 0
2 14 0
73 61 0
21 73 0
2 15 0
7 11 0
3 11 0
40 73 0
73 71 0
73 3 0
0 34 0
65 0 0
67 0 0
40 0 0
48 73 0
73 59 0
26 73 0
73 62 0
73 70 0
72 73 0
73 69 0
41 73 0
73 45 0
68 0 0
66 73 0
60 73 0
67 73 0
73 6 0
73 51 0
73 60 0
31 73 0
73 58 0
73 44 0
59 73 0
68 73 0
73 42 0
73 8 0
61 73 0
63 73 0
66 0 0
73 67 0
73 39 0
69 73 0
73 68 0
69 0 0
43 73 0
0 67 0
35 0 0
22 73 0
16 0 0
57 73 0
70 73 0
34 0 0
56 0 0
59 0 0
0 47 0
0 46 0
11 73 0
28 73 0
0 50 0
8 73 0
73 55 0
73 4 0
36 0 0
22 0 0
2 73 0
20 73 0
54 73 0
0 49 0
0 59 0
33 0 0
0 36 0
73 41 0
9 73 0
53 0 0
54 0 0
53 73 0
0 43 0
42 73 0
3 73 0
0 30 0
0 40 0
0 53 0
0 42 0
29 73 0
44 0 0
0 35 0
73 50 0
16 73 0
15 73 0
0 52 0
65 73 0
4 73 0
32 73 0
0 32 0
46 0 0
13 73 0
58 73 0
0 29 0
0 44 0
51 73 0
0 38 0
21 0 0
17 0 0
73 49 0
0 55 0
50 73 0
0 31 0
0 68 0
46 73 0
7 73 0
17 73 0
73 56 0
73 65 0
64 73 0
73 64 0
19 73 0
6 73 0
27 0 0
73 52 0
0 60 0
73 10 0
9 0 0
25 73 0
0 63 0
31 0 0
0 33 0
73 7 0
18 73 0
62 73 0
73 63 0
0 61 0
32 0 0
0 71 0
72 0 0
43 0 0
30 73 0
27 73 0
62 0 0
50 0 0
18 0 0
0 57 0
28 0 0
0 62 0
12 0 0
52 0 0
52 73 0
70 0 0
23 0 0
0 58 0
44 73 0
10 73 0
0 54 0
0 45 0
low, high, current -1 -1 8
Confirming Router Algorithm: TIMING_DRIVEN.
T_crit: 1.09444e-08.
T_crit: 1.07384e-08.
T_crit: 1.07384e-08.
T_crit: 1.08493e-08.
T_crit: 1.08506e-08.
T_crit: 1.08506e-08.
T_crit: 1.08506e-08.
T_crit: 1.08506e-08.
T_crit: 1.08506e-08.
T_crit: 1.08506e-08.
T_crit: 1.08506e-08.
T_crit: 1.08506e-08.
T_crit: 1.08506e-08.
T_crit: 1.08506e-08.
T_crit: 1.08506e-08.
T_crit: 1.08506e-08.
T_crit: 1.08506e-08.
T_crit: 1.08506e-08.
T_crit: 1.08506e-08.
T_crit: 1.08506e-08.
T_crit: 1.08506e-08.
T_crit: 1.08506e-08.
T_crit: 1.08506e-08.
T_crit: 1.08506e-08.
T_crit: 1.08506e-08.
T_crit: 1.09552e-08.
T_crit: 1.09552e-08.
T_crit: 1.11633e-08.
T_crit: 1.12666e-08.
T_crit: 1.12666e-08.
T_crit: 1.14818e-08.
T_crit: 1.15793e-08.
T_crit: 1.15793e-08.
T_crit: 1.15793e-08.
T_crit: 1.15793e-08.
T_crit: 1.15793e-08.
T_crit: 1.15793e-08.
T_crit: 1.15793e-08.
T_crit: 1.15793e-08.
T_crit: 1.15793e-08.
T_crit: 1.15793e-08.
T_crit: 1.16766e-08.
T_crit: 1.15793e-08.
T_crit: 1.15793e-08.
T_crit: 1.15793e-08.
T_crit: 1.15793e-08.
T_crit: 1.15793e-08.
T_crit: 1.15793e-08.
T_crit: 1.15793e-08.
T_crit: 1.15781e-08.
Routing failed.
low, high, current 8 -1 16
Confirming Router Algorithm: TIMING_DRIVEN.
T_crit: 1.09444e-08.
T_crit: 1.07384e-08.
T_crit: 1.07384e-08.
T_crit: 1.07384e-08.
T_crit: 1.08506e-08.
T_crit: 1.08506e-08.
T_crit: 1.08506e-08.
T_crit: 1.08506e-08.
T_crit: 1.08506e-08.
T_crit: 1.08506e-08.
T_crit: 1.08506e-08.
T_crit: 1.08506e-08.
Successfully routed after 13 routing iterations.
Completed net delay value cross check successfully.
low, high, current 8 16 12
Confirming Router Algorithm: TIMING_DRIVEN.
T_crit: 1.10586e-08.
T_crit: 1.06829e-08.
T_crit: 1.07472e-08.
T_crit: 1.08506e-08.
T_crit: 1.09552e-08.
T_crit: 1.08506e-08.
T_crit: 1.08506e-08.
T_crit: 1.08506e-08.
T_crit: 1.08506e-08.
T_crit: 1.08506e-08.
T_crit: 1.08506e-08.
T_crit: 1.08506e-08.
T_crit: 1.08506e-08.
T_crit: 1.08506e-08.
T_crit: 1.08506e-08.
Successfully routed after 16 routing iterations.
Completed net delay value cross check successfully.
low, high, current 8 12 10
Warning (check_all_tracks_reach_pins):  track 8 does not 
	connect to any FB IPINs.
Warning (check_all_tracks_reach_pins):  track 9 does not 
	connect to any FB IPINs.
Confirming Router Algorithm: TIMING_DRIVEN.
T_crit: 1.09432e-08.
T_crit: 1.08071e-08.
T_crit: 1.08417e-08.
T_crit: 1.08001e-08.
T_crit: 1.08026e-08.
T_crit: 1.08481e-08.
T_crit: 1.08481e-08.
T_crit: 1.08481e-08.
T_crit: 1.08481e-08.
T_crit: 1.08481e-08.
T_crit: 1.08481e-08.
T_crit: 1.08481e-08.
T_crit: 1.08481e-08.
T_crit: 1.08481e-08.
T_crit: 1.08481e-08.
T_crit: 1.08481e-08.
T_crit: 1.08481e-08.
T_crit: 1.08481e-08.
T_crit: 1.08481e-08.
T_crit: 1.08481e-08.
T_crit: 1.08481e-08.
T_crit: 1.08481e-08.
T_crit: 1.08481e-08.
T_crit: 1.08481e-08.
T_crit: 1.08481e-08.
T_crit: 1.08481e-08.
T_crit: 1.08481e-08.
T_crit: 1.0848e-08.
T_crit: 1.0848e-08.
T_crit: 1.0848e-08.
T_crit: 1.0848e-08.
T_crit: 1.0848e-08.
T_crit: 1.0848e-08.
T_crit: 1.0848e-08.
T_crit: 1.0848e-08.
T_crit: 1.08682e-08.
T_crit: 1.08682e-08.
T_crit: 1.08682e-08.
T_crit: 1.08481e-08.
T_crit: 1.0848e-08.
T_crit: 1.0848e-08.
T_crit: 1.08481e-08.
T_crit: 1.08481e-08.
T_crit: 1.14207e-08.
T_crit: 1.10168e-08.
T_crit: 1.08481e-08.
T_crit: 1.08481e-08.
T_crit: 1.08481e-08.
T_crit: 1.09048e-08.
T_crit: 1.10095e-08.
Routing failed.

Checking to ensure routing is legal ...
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: 1452751151
Best routing used a channel width factor of 12.


Average number of bends per net: 4.40291  Maximum # of bends: 80


The number of routed nets (nonglobal): 412
Wirelength results (all in units of 1 clb segments):
	Total wirelength: 13892   Average net length: 33.7184
	Maximum net length: 443

Wirelength results in terms of physical segments:
	Total wiring segments used: 7077   Av. wire segments per net: 17.1772
	Maximum segments used by a net: 223


X - Directed channels:

j	max occ	av_occ		capacity
0	12	8.09722  	12
1	11	4.51389  	12
2	10	4.77778  	12
3	12	2.22222  	12
4	11	2.25000  	12
5	11	1.11111  	12
6	11	0.888889 	12
7	10	1.02778  	12
8	10	1.11111  	12
9	10	2.97222  	12
10	9	1.22222  	12
11	10	2.63889  	12
12	10	2.54167  	12
13	10	3.19444  	12
14	11	1.93056  	12
15	9	1.77778  	12
16	8	0.847222 	12
17	9	1.33333  	12
18	8	0.861111 	12
19	6	1.43056  	12
20	5	0.555556 	12
21	5	0.694444 	12
22	4	0.375000 	12
23	4	0.263889 	12
24	2	1.05556  	12
25	5	0.180556 	12
26	5	0.611111 	12
27	6	2.50000  	12
28	6	0.430556 	12
29	4	0.250000 	12
30	3	1.13889  	12
31	2	1.08333  	12
32	1	0.0138889	12
33	4	0.277778 	12
34	1	0.0416667	12
35	0	0.00000  	12
36	4	1.30556  	12
37	2	0.111111 	12
38	2	0.152778 	12
39	0	0.00000  	12
40	1	0.0972222	12
41	3	0.472222 	12
42	2	0.111111 	12
43	1	0.0833333	12
44	3	0.277778 	12
45	5	0.236111 	12
46	2	0.166667 	12
47	3	0.888889 	12
48	2	0.152778 	12
49	1	0.0416667	12
50	2	0.0277778	12
51	1	0.0694444	12
52	1	0.0694444	12
53	2	0.0972222	12
54	2	0.166667 	12
55	2	0.0833333	12
56	1	0.0277778	12
57	2	0.0972222	12
58	1	0.0416667	12
59	2	0.111111 	12
60	2	0.0833333	12
61	1	0.0555556	12
62	2	0.263889 	12
63	2	0.0416667	12
64	2	0.0833333	12
65	2	0.0694444	12
66	1	0.0277778	12
67	1	0.0138889	12
68	1	0.0833333	12
69	2	0.305556 	12
70	3	0.694444 	12
71	4	1.25000  	12
72	7	3.83333  	12

Y - Directed channels:

i	max occ	av_occ		capacity
0	12	6.58333  	12
1	12	5.58333  	12
2	12	4.48611  	12
3	11	5.11111  	12
4	12	5.40278  	12
5	12	4.52778  	12
6	11	5.58333  	12
7	11	3.73611  	12
8	8	3.27778  	12
9	8	3.75000  	12
10	6	1.68056  	12
11	4	1.13889  	12
12	5	1.86111  	12
13	5	0.180556 	12
14	3	1.08333  	12
15	2	1.69444  	12
16	4	0.125000 	12
17	6	1.18056  	12
18	6	1.05556  	12
19	6	0.291667 	12
20	5	1.18056  	12
21	6	1.13889  	12
22	7	0.236111 	12
23	6	0.194444 	12
24	5	2.09722  	12
25	7	1.19444  	12
26	8	0.361111 	12
27	9	1.23611  	12
28	6	0.222222 	12
29	6	1.13889  	12
30	5	0.222222 	12
31	4	2.80556  	12
32	1	0.0138889	12
33	2	0.0416667	12
34	3	0.125000 	12
35	2	0.0416667	12
36	4	0.180556 	12
37	2	0.0416667	12
38	3	0.0833333	12
39	3	0.430556 	12
40	3	0.0833333	12
41	2	0.0694444	12
42	1	0.902778 	12
43	1	0.0138889	12
44	3	0.0694444	12
45	1	0.0555556	12
46	2	0.0555556	12
47	3	1.09722  	12
48	5	2.47222  	12
49	2	1.05556  	12
50	2	1.06944  	12
51	3	0.680556 	12
52	2	0.0694444	12
53	1	0.0416667	12
54	3	0.513889 	12
55	2	1.09722  	12
56	3	0.722222 	12
57	5	2.09722  	12
58	2	0.0277778	12
59	2	0.777778 	12
60	2	0.902778 	12
61	2	0.833333 	12
62	3	2.36111  	12
63	2	0.777778 	12
64	5	1.59722  	12
65	4	2.01389  	12
66	4	2.48611  	12
67	7	2.87500  	12
68	10	4.95833  	12
69	10	3.84722  	12
70	11	4.80556  	12
71	9	5.16667  	12
72	12	8.11111  	12

Total Tracks in X-direction: 876  in Y-direction: 876

Logic Area (in minimum width transistor areas):
Total Logic Area: 1.5552e+08  Per 1x1 logic tile: 30000

Routing area (in minimum width transistor areas):
Total Routing Area: 8.64188e+06  Per logic tile: 1667.03

Segment usage by type (index):
Segment type       Fractional utilization
------------       ----------------------
       0                  0.111

Segment usage by length:
Segment length       Fractional utilization
--------------       ----------------------
        2                   0.111

Critical Path: 1.08506e-08 (s)

Time elapsed (PLACE&ROUTE): 61713.807000 ms


Time elapsed (Fernando): 61713.823000 ms

