{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 03 23:22:04 2021 " "Info: Processing started: Sun Oct 03 23:22:04 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Project_1 -c Project_1 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Project_1 -c Project_1 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Clk " "Info: Assuming node \"Clk\" is an undefined clock" {  } { { "Project_1.v" "" { Text "C:/Users/user/Documents/ENGG 123.01/Projects/Project_1/Project_1.v" 3 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Clk register rd\[1\]~reg0 register rd\[1\]~reg0 279.1 MHz 3.583 ns Internal " "Info: Clock \"Clk\" has Internal fmax of 279.1 MHz between source register \"rd\[1\]~reg0\" and destination register \"rd\[1\]~reg0\" (period= 3.583 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.344 ns + Longest register register " "Info: + Longest register to register delay is 3.344 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns rd\[1\]~reg0 1 REG LCFF_X2_Y12_N1 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y12_N1; Fanout = 4; REG Node = 'rd\[1\]~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd[1]~reg0 } "NODE_NAME" } } { "Project_1.v" "" { Text "C:/Users/user/Documents/ENGG 123.01/Projects/Project_1/Project_1.v" 11 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.375 ns) + CELL(0.178 ns) 0.553 ns Add0~11 2 COMB LCCOMB_X2_Y12_N14 2 " "Info: 2: + IC(0.375 ns) + CELL(0.178 ns) = 0.553 ns; Loc. = LCCOMB_X2_Y12_N14; Fanout = 2; COMB Node = 'Add0~11'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.553 ns" { rd[1]~reg0 Add0~11 } "NODE_NAME" } } { "Project_1.v" "" { Text "C:/Users/user/Documents/ENGG 123.01/Projects/Project_1/Project_1.v" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.481 ns) + CELL(0.178 ns) 1.212 ns rd~132 3 COMB LCCOMB_X3_Y12_N10 1 " "Info: 3: + IC(0.481 ns) + CELL(0.178 ns) = 1.212 ns; Loc. = LCCOMB_X3_Y12_N10; Fanout = 1; COMB Node = 'rd~132'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.659 ns" { Add0~11 rd~132 } "NODE_NAME" } } { "Project_1.v" "" { Text "C:/Users/user/Documents/ENGG 123.01/Projects/Project_1/Project_1.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.292 ns) + CELL(0.178 ns) 1.682 ns rd~133 4 COMB LCCOMB_X3_Y12_N20 1 " "Info: 4: + IC(0.292 ns) + CELL(0.178 ns) = 1.682 ns; Loc. = LCCOMB_X3_Y12_N20; Fanout = 1; COMB Node = 'rd~133'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.470 ns" { rd~132 rd~133 } "NODE_NAME" } } { "Project_1.v" "" { Text "C:/Users/user/Documents/ENGG 123.01/Projects/Project_1/Project_1.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.538 ns) + CELL(0.178 ns) 2.398 ns rd~134 5 COMB LCCOMB_X2_Y12_N2 1 " "Info: 5: + IC(0.538 ns) + CELL(0.178 ns) = 2.398 ns; Loc. = LCCOMB_X2_Y12_N2; Fanout = 1; COMB Node = 'rd~134'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.716 ns" { rd~133 rd~134 } "NODE_NAME" } } { "Project_1.v" "" { Text "C:/Users/user/Documents/ENGG 123.01/Projects/Project_1/Project_1.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.533 ns) + CELL(0.413 ns) 3.344 ns rd\[1\]~reg0 6 REG LCFF_X2_Y12_N1 4 " "Info: 6: + IC(0.533 ns) + CELL(0.413 ns) = 3.344 ns; Loc. = LCFF_X2_Y12_N1; Fanout = 4; REG Node = 'rd\[1\]~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.946 ns" { rd~134 rd[1]~reg0 } "NODE_NAME" } } { "Project_1.v" "" { Text "C:/Users/user/Documents/ENGG 123.01/Projects/Project_1/Project_1.v" 11 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.125 ns ( 33.64 % ) " "Info: Total cell delay = 1.125 ns ( 33.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.219 ns ( 66.36 % ) " "Info: Total interconnect delay = 2.219 ns ( 66.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.344 ns" { rd[1]~reg0 Add0~11 rd~132 rd~133 rd~134 rd[1]~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.344 ns" { rd[1]~reg0 {} Add0~11 {} rd~132 {} rd~133 {} rd~134 {} rd[1]~reg0 {} } { 0.000ns 0.375ns 0.481ns 0.292ns 0.538ns 0.533ns } { 0.000ns 0.178ns 0.178ns 0.178ns 0.178ns 0.413ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk destination 2.861 ns + Shortest register " "Info: + Shortest clock path from clock \"Clk\" to destination register is 2.861 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "Project_1.v" "" { Text "C:/Users/user/Documents/ENGG 123.01/Projects/Project_1/Project_1.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns Clk~clkctrl 2 COMB CLKCTRL_G3 5 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 5; COMB Node = 'Clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { Clk Clk~clkctrl } "NODE_NAME" } } { "Project_1.v" "" { Text "C:/Users/user/Documents/ENGG 123.01/Projects/Project_1/Project_1.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.995 ns) + CELL(0.602 ns) 2.861 ns rd\[1\]~reg0 3 REG LCFF_X2_Y12_N1 4 " "Info: 3: + IC(0.995 ns) + CELL(0.602 ns) = 2.861 ns; Loc. = LCFF_X2_Y12_N1; Fanout = 4; REG Node = 'rd\[1\]~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.597 ns" { Clk~clkctrl rd[1]~reg0 } "NODE_NAME" } } { "Project_1.v" "" { Text "C:/Users/user/Documents/ENGG 123.01/Projects/Project_1/Project_1.v" 11 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.90 % ) " "Info: Total cell delay = 1.628 ns ( 56.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.233 ns ( 43.10 % ) " "Info: Total interconnect delay = 1.233 ns ( 43.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.861 ns" { Clk Clk~clkctrl rd[1]~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.861 ns" { Clk {} Clk~combout {} Clk~clkctrl {} rd[1]~reg0 {} } { 0.000ns 0.000ns 0.238ns 0.995ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk source 2.861 ns - Longest register " "Info: - Longest clock path from clock \"Clk\" to source register is 2.861 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "Project_1.v" "" { Text "C:/Users/user/Documents/ENGG 123.01/Projects/Project_1/Project_1.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns Clk~clkctrl 2 COMB CLKCTRL_G3 5 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 5; COMB Node = 'Clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { Clk Clk~clkctrl } "NODE_NAME" } } { "Project_1.v" "" { Text "C:/Users/user/Documents/ENGG 123.01/Projects/Project_1/Project_1.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.995 ns) + CELL(0.602 ns) 2.861 ns rd\[1\]~reg0 3 REG LCFF_X2_Y12_N1 4 " "Info: 3: + IC(0.995 ns) + CELL(0.602 ns) = 2.861 ns; Loc. = LCFF_X2_Y12_N1; Fanout = 4; REG Node = 'rd\[1\]~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.597 ns" { Clk~clkctrl rd[1]~reg0 } "NODE_NAME" } } { "Project_1.v" "" { Text "C:/Users/user/Documents/ENGG 123.01/Projects/Project_1/Project_1.v" 11 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.90 % ) " "Info: Total cell delay = 1.628 ns ( 56.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.233 ns ( 43.10 % ) " "Info: Total interconnect delay = 1.233 ns ( 43.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.861 ns" { Clk Clk~clkctrl rd[1]~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.861 ns" { Clk {} Clk~combout {} Clk~clkctrl {} rd[1]~reg0 {} } { 0.000ns 0.000ns 0.238ns 0.995ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.861 ns" { Clk Clk~clkctrl rd[1]~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.861 ns" { Clk {} Clk~combout {} Clk~clkctrl {} rd[1]~reg0 {} } { 0.000ns 0.000ns 0.238ns 0.995ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "Project_1.v" "" { Text "C:/Users/user/Documents/ENGG 123.01/Projects/Project_1/Project_1.v" 11 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "Project_1.v" "" { Text "C:/Users/user/Documents/ENGG 123.01/Projects/Project_1/Project_1.v" 11 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.344 ns" { rd[1]~reg0 Add0~11 rd~132 rd~133 rd~134 rd[1]~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.344 ns" { rd[1]~reg0 {} Add0~11 {} rd~132 {} rd~133 {} rd~134 {} rd[1]~reg0 {} } { 0.000ns 0.375ns 0.481ns 0.292ns 0.538ns 0.533ns } { 0.000ns 0.178ns 0.178ns 0.178ns 0.178ns 0.413ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.861 ns" { Clk Clk~clkctrl rd[1]~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.861 ns" { Clk {} Clk~combout {} Clk~clkctrl {} rd[1]~reg0 {} } { 0.000ns 0.000ns 0.238ns 0.995ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "rd\[2\]~reg0 instruction\[25\] Clk 11.399 ns register " "Info: tsu for register \"rd\[2\]~reg0\" (data pin = \"instruction\[25\]\", clock pin = \"Clk\") is 11.399 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.299 ns + Longest pin register " "Info: + Longest pin to register delay is 14.299 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.844 ns) 0.844 ns instruction\[25\] 1 PIN PIN_N4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_N4; Fanout = 1; PIN Node = 'instruction\[25\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction[25] } "NODE_NAME" } } { "Project_1.v" "" { Text "C:/Users/user/Documents/ENGG 123.01/Projects/Project_1/Project_1.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.108 ns) + CELL(0.450 ns) 6.402 ns Equal11~0 2 COMB LCCOMB_X1_Y11_N0 3 " "Info: 2: + IC(5.108 ns) + CELL(0.450 ns) = 6.402 ns; Loc. = LCCOMB_X1_Y11_N0; Fanout = 3; COMB Node = 'Equal11~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.558 ns" { instruction[25] Equal11~0 } "NODE_NAME" } } { "Project_1.v" "" { Text "C:/Users/user/Documents/ENGG 123.01/Projects/Project_1/Project_1.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.309 ns) + CELL(0.516 ns) 7.227 ns Equal11~1 3 COMB LCCOMB_X1_Y11_N4 5 " "Info: 3: + IC(0.309 ns) + CELL(0.516 ns) = 7.227 ns; Loc. = LCCOMB_X1_Y11_N4; Fanout = 5; COMB Node = 'Equal11~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.825 ns" { Equal11~0 Equal11~1 } "NODE_NAME" } } { "Project_1.v" "" { Text "C:/Users/user/Documents/ENGG 123.01/Projects/Project_1/Project_1.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.922 ns) + CELL(0.322 ns) 8.471 ns Add0~8 4 COMB LCCOMB_X1_Y12_N18 2 " "Info: 4: + IC(0.922 ns) + CELL(0.322 ns) = 8.471 ns; Loc. = LCCOMB_X1_Y12_N18; Fanout = 2; COMB Node = 'Add0~8'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.244 ns" { Equal11~1 Add0~8 } "NODE_NAME" } } { "Project_1.v" "" { Text "C:/Users/user/Documents/ENGG 123.01/Projects/Project_1/Project_1.v" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.814 ns) + CELL(0.517 ns) 9.802 ns Add0~10 5 COMB LCCOMB_X2_Y12_N24 2 " "Info: 5: + IC(0.814 ns) + CELL(0.517 ns) = 9.802 ns; Loc. = LCCOMB_X2_Y12_N24; Fanout = 2; COMB Node = 'Add0~10'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.331 ns" { Add0~8 Add0~10 } "NODE_NAME" } } { "Project_1.v" "" { Text "C:/Users/user/Documents/ENGG 123.01/Projects/Project_1/Project_1.v" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 10.260 ns Add0~13 6 COMB LCCOMB_X2_Y12_N26 1 " "Info: 6: + IC(0.000 ns) + CELL(0.458 ns) = 10.260 ns; Loc. = LCCOMB_X2_Y12_N26; Fanout = 1; COMB Node = 'Add0~13'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { Add0~10 Add0~13 } "NODE_NAME" } } { "Project_1.v" "" { Text "C:/Users/user/Documents/ENGG 123.01/Projects/Project_1/Project_1.v" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.861 ns) + CELL(0.545 ns) 11.666 ns Add0~15 7 COMB LCCOMB_X2_Y13_N28 2 " "Info: 7: + IC(0.861 ns) + CELL(0.545 ns) = 11.666 ns; Loc. = LCCOMB_X2_Y13_N28; Fanout = 2; COMB Node = 'Add0~15'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.406 ns" { Add0~13 Add0~15 } "NODE_NAME" } } { "Project_1.v" "" { Text "C:/Users/user/Documents/ENGG 123.01/Projects/Project_1/Project_1.v" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.547 ns) + CELL(0.178 ns) 12.391 ns rd~139 8 COMB LCCOMB_X3_Y13_N18 1 " "Info: 8: + IC(0.547 ns) + CELL(0.178 ns) = 12.391 ns; Loc. = LCCOMB_X3_Y13_N18; Fanout = 1; COMB Node = 'rd~139'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.725 ns" { Add0~15 rd~139 } "NODE_NAME" } } { "Project_1.v" "" { Text "C:/Users/user/Documents/ENGG 123.01/Projects/Project_1/Project_1.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.540 ns) + CELL(0.178 ns) 13.109 ns rd~140 9 COMB LCCOMB_X2_Y13_N6 1 " "Info: 9: + IC(0.540 ns) + CELL(0.178 ns) = 13.109 ns; Loc. = LCCOMB_X2_Y13_N6; Fanout = 1; COMB Node = 'rd~140'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.718 ns" { rd~139 rd~140 } "NODE_NAME" } } { "Project_1.v" "" { Text "C:/Users/user/Documents/ENGG 123.01/Projects/Project_1/Project_1.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.298 ns) + CELL(0.178 ns) 13.585 ns rd~141 10 COMB LCCOMB_X2_Y13_N8 1 " "Info: 10: + IC(0.298 ns) + CELL(0.178 ns) = 13.585 ns; Loc. = LCCOMB_X2_Y13_N8; Fanout = 1; COMB Node = 'rd~141'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.476 ns" { rd~140 rd~141 } "NODE_NAME" } } { "Project_1.v" "" { Text "C:/Users/user/Documents/ENGG 123.01/Projects/Project_1/Project_1.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.301 ns) + CELL(0.413 ns) 14.299 ns rd\[2\]~reg0 11 REG LCFF_X2_Y13_N1 4 " "Info: 11: + IC(0.301 ns) + CELL(0.413 ns) = 14.299 ns; Loc. = LCFF_X2_Y13_N1; Fanout = 4; REG Node = 'rd\[2\]~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.714 ns" { rd~141 rd[2]~reg0 } "NODE_NAME" } } { "Project_1.v" "" { Text "C:/Users/user/Documents/ENGG 123.01/Projects/Project_1/Project_1.v" 11 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.599 ns ( 32.16 % ) " "Info: Total cell delay = 4.599 ns ( 32.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.700 ns ( 67.84 % ) " "Info: Total interconnect delay = 9.700 ns ( 67.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "14.299 ns" { instruction[25] Equal11~0 Equal11~1 Add0~8 Add0~10 Add0~13 Add0~15 rd~139 rd~140 rd~141 rd[2]~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "14.299 ns" { instruction[25] {} instruction[25]~combout {} Equal11~0 {} Equal11~1 {} Add0~8 {} Add0~10 {} Add0~13 {} Add0~15 {} rd~139 {} rd~140 {} rd~141 {} rd[2]~reg0 {} } { 0.000ns 0.000ns 5.108ns 0.309ns 0.922ns 0.814ns 0.000ns 0.861ns 0.547ns 0.540ns 0.298ns 0.301ns } { 0.000ns 0.844ns 0.450ns 0.516ns 0.322ns 0.517ns 0.458ns 0.545ns 0.178ns 0.178ns 0.178ns 0.413ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "Project_1.v" "" { Text "C:/Users/user/Documents/ENGG 123.01/Projects/Project_1/Project_1.v" 11 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk destination 2.862 ns - Shortest register " "Info: - Shortest clock path from clock \"Clk\" to destination register is 2.862 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "Project_1.v" "" { Text "C:/Users/user/Documents/ENGG 123.01/Projects/Project_1/Project_1.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns Clk~clkctrl 2 COMB CLKCTRL_G3 5 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 5; COMB Node = 'Clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { Clk Clk~clkctrl } "NODE_NAME" } } { "Project_1.v" "" { Text "C:/Users/user/Documents/ENGG 123.01/Projects/Project_1/Project_1.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.996 ns) + CELL(0.602 ns) 2.862 ns rd\[2\]~reg0 3 REG LCFF_X2_Y13_N1 4 " "Info: 3: + IC(0.996 ns) + CELL(0.602 ns) = 2.862 ns; Loc. = LCFF_X2_Y13_N1; Fanout = 4; REG Node = 'rd\[2\]~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.598 ns" { Clk~clkctrl rd[2]~reg0 } "NODE_NAME" } } { "Project_1.v" "" { Text "C:/Users/user/Documents/ENGG 123.01/Projects/Project_1/Project_1.v" 11 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.88 % ) " "Info: Total cell delay = 1.628 ns ( 56.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.234 ns ( 43.12 % ) " "Info: Total interconnect delay = 1.234 ns ( 43.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.862 ns" { Clk Clk~clkctrl rd[2]~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.862 ns" { Clk {} Clk~combout {} Clk~clkctrl {} rd[2]~reg0 {} } { 0.000ns 0.000ns 0.238ns 0.996ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "14.299 ns" { instruction[25] Equal11~0 Equal11~1 Add0~8 Add0~10 Add0~13 Add0~15 rd~139 rd~140 rd~141 rd[2]~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "14.299 ns" { instruction[25] {} instruction[25]~combout {} Equal11~0 {} Equal11~1 {} Add0~8 {} Add0~10 {} Add0~13 {} Add0~15 {} rd~139 {} rd~140 {} rd~141 {} rd[2]~reg0 {} } { 0.000ns 0.000ns 5.108ns 0.309ns 0.922ns 0.814ns 0.000ns 0.861ns 0.547ns 0.540ns 0.298ns 0.301ns } { 0.000ns 0.844ns 0.450ns 0.516ns 0.322ns 0.517ns 0.458ns 0.545ns 0.178ns 0.178ns 0.178ns 0.413ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.862 ns" { Clk Clk~clkctrl rd[2]~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.862 ns" { Clk {} Clk~combout {} Clk~clkctrl {} rd[2]~reg0 {} } { 0.000ns 0.000ns 0.238ns 0.996ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clk rd\[4\] rd\[4\]~reg0 7.483 ns register " "Info: tco from clock \"Clk\" to destination pin \"rd\[4\]\" through register \"rd\[4\]~reg0\" is 7.483 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk source 2.864 ns + Longest register " "Info: + Longest clock path from clock \"Clk\" to source register is 2.864 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "Project_1.v" "" { Text "C:/Users/user/Documents/ENGG 123.01/Projects/Project_1/Project_1.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns Clk~clkctrl 2 COMB CLKCTRL_G3 5 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 5; COMB Node = 'Clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { Clk Clk~clkctrl } "NODE_NAME" } } { "Project_1.v" "" { Text "C:/Users/user/Documents/ENGG 123.01/Projects/Project_1/Project_1.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.998 ns) + CELL(0.602 ns) 2.864 ns rd\[4\]~reg0 3 REG LCFF_X3_Y13_N1 4 " "Info: 3: + IC(0.998 ns) + CELL(0.602 ns) = 2.864 ns; Loc. = LCFF_X3_Y13_N1; Fanout = 4; REG Node = 'rd\[4\]~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { Clk~clkctrl rd[4]~reg0 } "NODE_NAME" } } { "Project_1.v" "" { Text "C:/Users/user/Documents/ENGG 123.01/Projects/Project_1/Project_1.v" 11 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.84 % ) " "Info: Total cell delay = 1.628 ns ( 56.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.236 ns ( 43.16 % ) " "Info: Total interconnect delay = 1.236 ns ( 43.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.864 ns" { Clk Clk~clkctrl rd[4]~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.864 ns" { Clk {} Clk~combout {} Clk~clkctrl {} rd[4]~reg0 {} } { 0.000ns 0.000ns 0.238ns 0.998ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "Project_1.v" "" { Text "C:/Users/user/Documents/ENGG 123.01/Projects/Project_1/Project_1.v" 11 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.342 ns + Longest register pin " "Info: + Longest register to pin delay is 4.342 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns rd\[4\]~reg0 1 REG LCFF_X3_Y13_N1 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X3_Y13_N1; Fanout = 4; REG Node = 'rd\[4\]~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd[4]~reg0 } "NODE_NAME" } } { "Project_1.v" "" { Text "C:/Users/user/Documents/ENGG 123.01/Projects/Project_1/Project_1.v" 11 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.502 ns) + CELL(2.840 ns) 4.342 ns rd\[4\] 2 PIN PIN_H3 0 " "Info: 2: + IC(1.502 ns) + CELL(2.840 ns) = 4.342 ns; Loc. = PIN_H3; Fanout = 0; PIN Node = 'rd\[4\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.342 ns" { rd[4]~reg0 rd[4] } "NODE_NAME" } } { "Project_1.v" "" { Text "C:/Users/user/Documents/ENGG 123.01/Projects/Project_1/Project_1.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.840 ns ( 65.41 % ) " "Info: Total cell delay = 2.840 ns ( 65.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.502 ns ( 34.59 % ) " "Info: Total interconnect delay = 1.502 ns ( 34.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.342 ns" { rd[4]~reg0 rd[4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.342 ns" { rd[4]~reg0 {} rd[4] {} } { 0.000ns 1.502ns } { 0.000ns 2.840ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.864 ns" { Clk Clk~clkctrl rd[4]~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.864 ns" { Clk {} Clk~combout {} Clk~clkctrl {} rd[4]~reg0 {} } { 0.000ns 0.000ns 0.238ns 0.998ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.342 ns" { rd[4]~reg0 rd[4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.342 ns" { rd[4]~reg0 {} rd[4] {} } { 0.000ns 1.502ns } { 0.000ns 2.840ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "rd\[4\]~reg0 instruction\[14\] Clk 0.254 ns register " "Info: th for register \"rd\[4\]~reg0\" (data pin = \"instruction\[14\]\", clock pin = \"Clk\") is 0.254 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk destination 2.864 ns + Longest register " "Info: + Longest clock path from clock \"Clk\" to destination register is 2.864 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "Project_1.v" "" { Text "C:/Users/user/Documents/ENGG 123.01/Projects/Project_1/Project_1.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns Clk~clkctrl 2 COMB CLKCTRL_G3 5 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 5; COMB Node = 'Clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { Clk Clk~clkctrl } "NODE_NAME" } } { "Project_1.v" "" { Text "C:/Users/user/Documents/ENGG 123.01/Projects/Project_1/Project_1.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.998 ns) + CELL(0.602 ns) 2.864 ns rd\[4\]~reg0 3 REG LCFF_X3_Y13_N1 4 " "Info: 3: + IC(0.998 ns) + CELL(0.602 ns) = 2.864 ns; Loc. = LCFF_X3_Y13_N1; Fanout = 4; REG Node = 'rd\[4\]~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { Clk~clkctrl rd[4]~reg0 } "NODE_NAME" } } { "Project_1.v" "" { Text "C:/Users/user/Documents/ENGG 123.01/Projects/Project_1/Project_1.v" 11 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.84 % ) " "Info: Total cell delay = 1.628 ns ( 56.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.236 ns ( 43.16 % ) " "Info: Total interconnect delay = 1.236 ns ( 43.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.864 ns" { Clk Clk~clkctrl rd[4]~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.864 ns" { Clk {} Clk~combout {} Clk~clkctrl {} rd[4]~reg0 {} } { 0.000ns 0.000ns 0.238ns 0.998ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "Project_1.v" "" { Text "C:/Users/user/Documents/ENGG 123.01/Projects/Project_1/Project_1.v" 11 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.896 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.896 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns instruction\[14\] 1 PIN PIN_L1 17 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 17; PIN Node = 'instruction\[14\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction[14] } "NODE_NAME" } } { "Project_1.v" "" { Text "C:/Users/user/Documents/ENGG 123.01/Projects/Project_1/Project_1.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.775 ns) + CELL(0.178 ns) 1.979 ns rd~154 2 COMB LCCOMB_X3_Y13_N28 1 " "Info: 2: + IC(0.775 ns) + CELL(0.178 ns) = 1.979 ns; Loc. = LCCOMB_X3_Y13_N28; Fanout = 1; COMB Node = 'rd~154'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.953 ns" { instruction[14] rd~154 } "NODE_NAME" } } { "Project_1.v" "" { Text "C:/Users/user/Documents/ENGG 123.01/Projects/Project_1/Project_1.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(0.521 ns) 2.800 ns rd\[4\]~109 3 COMB LCCOMB_X3_Y13_N0 1 " "Info: 3: + IC(0.300 ns) + CELL(0.521 ns) = 2.800 ns; Loc. = LCCOMB_X3_Y13_N0; Fanout = 1; COMB Node = 'rd\[4\]~109'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.821 ns" { rd~154 rd[4]~109 } "NODE_NAME" } } { "Project_1.v" "" { Text "C:/Users/user/Documents/ENGG 123.01/Projects/Project_1/Project_1.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 2.896 ns rd\[4\]~reg0 4 REG LCFF_X3_Y13_N1 4 " "Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 2.896 ns; Loc. = LCFF_X3_Y13_N1; Fanout = 4; REG Node = 'rd\[4\]~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { rd[4]~109 rd[4]~reg0 } "NODE_NAME" } } { "Project_1.v" "" { Text "C:/Users/user/Documents/ENGG 123.01/Projects/Project_1/Project_1.v" 11 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.821 ns ( 62.88 % ) " "Info: Total cell delay = 1.821 ns ( 62.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.075 ns ( 37.12 % ) " "Info: Total interconnect delay = 1.075 ns ( 37.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.896 ns" { instruction[14] rd~154 rd[4]~109 rd[4]~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.896 ns" { instruction[14] {} instruction[14]~combout {} rd~154 {} rd[4]~109 {} rd[4]~reg0 {} } { 0.000ns 0.000ns 0.775ns 0.300ns 0.000ns } { 0.000ns 1.026ns 0.178ns 0.521ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.864 ns" { Clk Clk~clkctrl rd[4]~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.864 ns" { Clk {} Clk~combout {} Clk~clkctrl {} rd[4]~reg0 {} } { 0.000ns 0.000ns 0.238ns 0.998ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.896 ns" { instruction[14] rd~154 rd[4]~109 rd[4]~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.896 ns" { instruction[14] {} instruction[14]~combout {} rd~154 {} rd[4]~109 {} rd[4]~reg0 {} } { 0.000ns 0.000ns 0.775ns 0.300ns 0.000ns } { 0.000ns 1.026ns 0.178ns 0.521ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "181 " "Info: Peak virtual memory: 181 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 03 23:22:04 2021 " "Info: Processing ended: Sun Oct 03 23:22:04 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
