<?xml version="1.0" encoding="utf-8"?>
<parameter>
    <array>
        <slice_shape>4_4</slice_shape>
      <!-- PE -->
        <!--<cycle_time>2</cycle_time>-->
        <peNum>128</peNum>
        <aluInNum>3 </aluInNum>
        <peInBufferDepth>1</peInBufferDepth>
        <peBufferBp>credit</peBufferBp>
        <peOutBufferDepth>1</peOutBufferDepth>
        <dataPortType>d32_b1_v1</dataPortType>
        <boolPortType>d1_v1</boolPortType>
        <dataInPortNum>3</dataInPortNum>
        <boolInPortNum>0</boolInPortNum>
        <dataOutPortNum>1</dataOutPortNum>
        <boolOutPortNum>0</boolOutPortNum>

        <!-- LSE -->
        <lseNum>48</lseNum>
        <lseInBufferDepth>1</lseInBufferDepth>
        <lseDataInBreadth>3</lseDataInBreadth>
        <lseBoolInBreadth>1</lseBoolInBreadth>
        <leDataOutBreadth>1</leDataOutBreadth>
        <leBoolOutBreadth>0</leBoolOutBreadth>
        <leAddrOutDepth>4</leAddrOutDepth> <!--LSE outbuffer_pipline depth 最低为2 地址通路outbuffer-->
        <leOutBufferDepthSmall>32</leOutBufferDepthSmall>
        <leOutBufferDepthMiddle>8</leOutBufferDepthMiddle> <!--数据通路outbuffer-->
        <leOutBufferDepthLarge>1024</leOutBufferDepthLarge>

        <!-- AG -->
        <agNum>8</agNum>
        <agInBufferDepth>1</agInBufferDepth>
        <agInBreadth>3</agInBreadth>
        <agOutBreadth>1</agOutBreadth>
        <agAddrOutDepth>4</agAddrOutDepth> <!--LSE outbuffer_pipline depth 最低为2 地址通路outbuffer-->

        <!-- WRFifo -->
        <wrfifoNum>64</wrfifoNum>
        <wrfifoOutBreadth>1</wrfifoOutBreadth>

        <!-- RDFifo -->
        <rdfifoNum>64</rdfifoNum>
        <rdfifoOutBreadth>1</rdfifoOutBreadth>

        <!-- LC -->
        <lcNum>4</lcNum>
        <lcOutputNum>4</lcOutputNum>
        <lcBufferDepth>1</lcBufferDepth>
        <lcBufferBoolBreadth>0</lcBufferBoolBreadth>
        <lcBufferDataBreadth>1</lcBufferDataBreadth>
      
        <lcBufferInDepth>2</lcBufferInDepth>
        <lcBufferBoolInBreadth>0</lcBufferBoolInBreadth>
        <lcBufferDataInBreadth>1</lcBufferDataInBreadth>
      
        <lcEndInNum>8</lcEndInNum>
        <lcRegInNum>4</lcRegInNum>

      
        <!-- cache -->
        <CacheBankNum>32</CacheBankNum>
        <CacheBlockSize>1</CacheBlockSize>
      
        <!-- LSU -->
      <!--要测量bankconflict，把leOutBufferDepthMiddle,fifoline_num,post_offset_depth设的尽量大，可设成2048-->
      <!--<tabline_num>20</tabline_num>
        <fifoline_num>20</fifoline_num>
        <offset_depth>4</offset_depth>
        <post_offset_depth>8</post_offset_depth>
        <in_num>16</in_num>-->
        <tabline_num>32</tabline_num>
        <fifoline_num>1</fifoline_num> <!--LSU pre_fifo depth hit时不需要深度 即可pipeline-->
        <offset_depth>0</offset_depth>
        <fifo_breadth>1</fifo_breadth>
        <post_offset_depth>1</post_offset_depth>
        <in_num>14</in_num>
        <out_num>32</out_num>
        <tagbits>6</tagbits>
        <overlap_print>false</overlap_print>
        <bus_enable>true</bus_enable>
        <bus_delay>26</bus_delay>
        <print_bus>false</print_bus>
        <read_bypass>false</read_bypass>
        <write_bypass>false</write_bypass>
        <cache_mode>true</cache_mode>
        <inflight_blocking>true</inflight_blocking>
        <!-- SYSTEM -->
        <debugLevel>2</debugLevel>
        <cycle>2</cycle>
        <release_fast>false</release_fast>
        <printscreen>true</printscreen>
        <stallMode>inbuffer_stall</stallMode>
        <sync>false</sync>
        <stControl>false</stControl>
        <attachMemory>true</attachMemory>
        <maxClk>100000</maxClk>
        <profiling>true</profiling>
        <maxMemoryDepth>20000000</maxMemoryDepth>
        <lseAsRelease>true</lseAsRelease>
        <debugmode>false</debugmode>
        <wr2MEM>false</wr2MEM>
        <freebuf_enable>true</freebuf_enable>
        <dep0>0000000000000000</dep0>
        <dep1>0000000000000000</dep1>
        <dep2>0000000000000000</dep2>
        <dep3>0000000000000000</dep3>
        <dep4>0000000000000000</dep4>
        <dep5>0000000000000000</dep5>
        <dep6>0000000000000000</dep6>
        <dep7>0000000000000000</dep7>
        <dep8>0000000000000000</dep8>
        <dep9>0000000000000000</dep9>
        <dep10>0000000000000000</dep10>
        <dep11>0000000000000000</dep11>
        <dep12>0000000000000000</dep12>
        <dep13>0000000000000000</dep13>
        <dep14>0000000000000000</dep14>
        <dep15>0000000000000000</dep15>


    </array>
    <arch>

    </arch>
</parameter>