#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon May  2 18:39:20 2022
# Process ID: 123723
# Current directory: /nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.runs/design_1_rayTriangleIntersect_0_0_synth_1
# Command line: vivado -log design_1_rayTriangleIntersect_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_rayTriangleIntersect_0_0.tcl
# Log file: /nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.runs/design_1_rayTriangleIntersect_0_0_synth_1/design_1_rayTriangleIntersect_0_0.vds
# Journal file: /nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.runs/design_1_rayTriangleIntersect_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_rayTriangleIntersect_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/nethome/sbn6/fpga/Lab3B'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/nethome/sbn6/fpga/Lab3B' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.runs/design_1_rayTriangleIntersect_0_0_synth_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/software/xilinx/Vivado/2020.2/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2539.160 ; gain = 0.000 ; free physical = 18071 ; free virtual = 112825
Command: synth_design -top design_1_rayTriangleIntersect_0_0 -part xczu3eg-sbva484-1-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 124820
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2847.441 ; gain = 29.668 ; free physical = 4165 ; free virtual = 98710
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_rayTriangleIntersect_0_0' [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/ip/design_1_rayTriangleIntersect_0_0/synth/design_1_rayTriangleIntersect_0_0.v:62]
INFO: [Synth 8-6157] synthesizing module 'rayTriangleIntersect' [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/ipshared/5d81/hdl/verilog/rayTriangleIntersect.v:12]
	Parameter ap_ST_fsm_state1 bound to: 19'b0000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 19'b0000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 19'b0000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 19'b0000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 19'b0000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 19'b0000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 19'b0000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 19'b0000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 19'b0000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 19'b0000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 19'b0000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 19'b0000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 19'b0000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 19'b0000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 19'b0000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 19'b0001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 19'b0010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 19'b0100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 19'b1000000000000000000 
	Parameter C_S_AXI_CONTROL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CONTROL_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DIR_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DIR_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_DIR_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DIR_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DIR_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DIR_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DIR_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DIR_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DIR_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_DIR_PROT_VALUE bound to: 3'b000 
	Parameter C_M_AXI_DIR_CACHE_VALUE bound to: 4'b0011 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_P1_DRAM_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_P1_DRAM_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_P1_DRAM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_P1_DRAM_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_P1_DRAM_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_P1_DRAM_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_P1_DRAM_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_P1_DRAM_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_P1_DRAM_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_P1_DRAM_PROT_VALUE bound to: 3'b000 
	Parameter C_M_AXI_P1_DRAM_CACHE_VALUE bound to: 4'b0011 
	Parameter C_M_AXI_P2_DRAM_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_P2_DRAM_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_P2_DRAM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_P2_DRAM_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_P2_DRAM_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_P2_DRAM_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_P2_DRAM_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_P2_DRAM_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_P2_DRAM_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_P2_DRAM_PROT_VALUE bound to: 3'b000 
	Parameter C_M_AXI_P2_DRAM_CACHE_VALUE bound to: 4'b0011 
	Parameter C_M_AXI_P3_DRAM_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_P3_DRAM_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_P3_DRAM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_P3_DRAM_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_P3_DRAM_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_P3_DRAM_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_P3_DRAM_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_P3_DRAM_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_P3_DRAM_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_P3_DRAM_PROT_VALUE bound to: 3'b000 
	Parameter C_M_AXI_P3_DRAM_CACHE_VALUE bound to: 4'b0011 
	Parameter C_M_AXI_INTERSECTINDEX_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_INTERSECTINDEX_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_INTERSECTINDEX_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_INTERSECTINDEX_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_INTERSECTINDEX_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_INTERSECTINDEX_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_INTERSECTINDEX_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_INTERSECTINDEX_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_INTERSECTINDEX_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_INTERSECTINDEX_PROT_VALUE bound to: 3'b000 
	Parameter C_M_AXI_INTERSECTINDEX_CACHE_VALUE bound to: 4'b0011 
	Parameter C_S_AXI_CONTROL_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_DIR_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_P1_DRAM_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_P2_DRAM_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_P3_DRAM_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_INTERSECTINDEX_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rayTriangleIntersect_P1_V_0' [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/ipshared/5d81/hdl/verilog/rayTriangleIntersect_P1_V_0.v:6]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 13 - type: integer 
	Parameter AddressRange bound to: 6320 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rayTriangleIntersect_P1_V_0' (1#1) [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/ipshared/5d81/hdl/verilog/rayTriangleIntersect_P1_V_0.v:6]
INFO: [Synth 8-6157] synthesizing module 'rayTriangleIntersect_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1' [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/ipshared/5d81/hdl/verilog/rayTriangleIntersect_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1.v:10]
	Parameter ap_ST_fsm_pp0_stage0 bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'rayTriangleIntersect_flow_control_loop_pipe_sequential_init' [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/ipshared/5d81/hdl/verilog/rayTriangleIntersect_flow_control_loop_pipe_sequential_init.v:8]
INFO: [Synth 8-6155] done synthesizing module 'rayTriangleIntersect_flow_control_loop_pipe_sequential_init' (2#1) [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/ipshared/5d81/hdl/verilog/rayTriangleIntersect_flow_control_loop_pipe_sequential_init.v:8]
INFO: [Synth 8-6155] done synthesizing module 'rayTriangleIntersect_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1' (3#1) [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/ipshared/5d81/hdl/verilog/rayTriangleIntersect_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'rayTriangleIntersect_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3' [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/ipshared/5d81/hdl/verilog/rayTriangleIntersect_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3.v:10]
	Parameter ap_ST_fsm_pp0_stage0 bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'rayTriangleIntersect_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3' (4#1) [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/ipshared/5d81/hdl/verilog/rayTriangleIntersect_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3.v:10]
INFO: [Synth 8-6157] synthesizing module 'rayTriangleIntersect_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP' [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/ipshared/5d81/hdl/verilog/rayTriangleIntersect_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP.v:10]
	Parameter ap_ST_fsm_pp0_stage0 bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'rayTriangleIntersect_mul_32s_32s_48_1_1' [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/ipshared/5d81/hdl/verilog/rayTriangleIntersect_mul_32s_32s_48_1_1.v:9]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 48 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rayTriangleIntersect_mul_32s_32s_48_1_1' (5#1) [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/ipshared/5d81/hdl/verilog/rayTriangleIntersect_mul_32s_32s_48_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'rayTriangleIntersect_sdiv_34ns_32s_32_38_1' [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/ipshared/5d81/hdl/verilog/rayTriangleIntersect_sdiv_34ns_32s_32_38_1.v:74]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 38 - type: integer 
	Parameter din0_WIDTH bound to: 34 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rayTriangleIntersect_sdiv_34ns_32s_32_38_1_divider' [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/ipshared/5d81/hdl/verilog/rayTriangleIntersect_sdiv_34ns_32s_32_38_1.v:8]
	Parameter in0_WIDTH bound to: 34 - type: integer 
	Parameter in1_WIDTH bound to: 32 - type: integer 
	Parameter out_WIDTH bound to: 32 - type: integer 
	Parameter cal_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rayTriangleIntersect_sdiv_34ns_32s_32_38_1_divider' (6#1) [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/ipshared/5d81/hdl/verilog/rayTriangleIntersect_sdiv_34ns_32s_32_38_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'rayTriangleIntersect_sdiv_34ns_32s_32_38_1' (7#1) [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/ipshared/5d81/hdl/verilog/rayTriangleIntersect_sdiv_34ns_32s_32_38_1.v:74]
INFO: [Synth 8-6155] done synthesizing module 'rayTriangleIntersect_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP' (8#1) [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/ipshared/5d81/hdl/verilog/rayTriangleIntersect_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP.v:10]
INFO: [Synth 8-6157] synthesizing module 'rayTriangleIntersect_control_s_axi' [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/ipshared/5d81/hdl/verilog/rayTriangleIntersect_control_s_axi.v:6]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 7'b0000000 
	Parameter ADDR_GIE bound to: 7'b0000100 
	Parameter ADDR_IER bound to: 7'b0001000 
	Parameter ADDR_ISR bound to: 7'b0001100 
	Parameter ADDR_DIR_DRAM_DATA_0 bound to: 7'b0010000 
	Parameter ADDR_DIR_DRAM_DATA_1 bound to: 7'b0010100 
	Parameter ADDR_DIR_DRAM_CTRL bound to: 7'b0011000 
	Parameter ADDR_P1_DRAM_OFFSET_DATA_0 bound to: 7'b0011100 
	Parameter ADDR_P1_DRAM_OFFSET_DATA_1 bound to: 7'b0100000 
	Parameter ADDR_P1_DRAM_OFFSET_CTRL bound to: 7'b0100100 
	Parameter ADDR_P2_DRAM_OFFSET_DATA_0 bound to: 7'b0101000 
	Parameter ADDR_P2_DRAM_OFFSET_DATA_1 bound to: 7'b0101100 
	Parameter ADDR_P2_DRAM_OFFSET_CTRL bound to: 7'b0110000 
	Parameter ADDR_P3_DRAM_OFFSET_DATA_0 bound to: 7'b0110100 
	Parameter ADDR_P3_DRAM_OFFSET_DATA_1 bound to: 7'b0111000 
	Parameter ADDR_P3_DRAM_OFFSET_CTRL bound to: 7'b0111100 
	Parameter ADDR_INTERSECTINDEX_OFFSET_DATA_0 bound to: 7'b1000000 
	Parameter ADDR_INTERSECTINDEX_OFFSET_DATA_1 bound to: 7'b1000100 
	Parameter ADDR_INTERSECTINDEX_OFFSET_CTRL bound to: 7'b1001000 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 7 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/ipshared/5d81/hdl/verilog/rayTriangleIntersect_control_s_axi.v:240]
INFO: [Synth 8-6155] done synthesizing module 'rayTriangleIntersect_control_s_axi' (9#1) [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/ipshared/5d81/hdl/verilog/rayTriangleIntersect_control_s_axi.v:6]
INFO: [Synth 8-6157] synthesizing module 'rayTriangleIntersect_dir_m_axi' [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/ipshared/5d81/hdl/verilog/rayTriangleIntersect_dir_m_axi.v:8]
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 3'b000 
	Parameter C_CACHE_VALUE bound to: 4'b0011 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rayTriangleIntersect_dir_m_axi_write' [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/ipshared/5d81/hdl/verilog/rayTriangleIntersect_dir_m_axi.v:1653]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 3'b000 
	Parameter C_CACHE_VALUE bound to: 4'b0011 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'rayTriangleIntersect_dir_m_axi_fifo' [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/ipshared/5d81/hdl/verilog/rayTriangleIntersect_dir_m_axi.v:418]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rayTriangleIntersect_dir_m_axi_fifo' (10#1) [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/ipshared/5d81/hdl/verilog/rayTriangleIntersect_dir_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'rayTriangleIntersect_dir_m_axi_reg_slice' [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/ipshared/5d81/hdl/verilog/rayTriangleIntersect_dir_m_axi.v:314]
	Parameter N bound to: 96 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'rayTriangleIntersect_dir_m_axi_reg_slice' (11#1) [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/ipshared/5d81/hdl/verilog/rayTriangleIntersect_dir_m_axi.v:314]
INFO: [Synth 8-6157] synthesizing module 'rayTriangleIntersect_dir_m_axi_fifo__parameterized0' [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/ipshared/5d81/hdl/verilog/rayTriangleIntersect_dir_m_axi.v:418]
	Parameter DATA_BITS bound to: 96 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rayTriangleIntersect_dir_m_axi_fifo__parameterized0' (11#1) [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/ipshared/5d81/hdl/verilog/rayTriangleIntersect_dir_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'rayTriangleIntersect_dir_m_axi_buffer' [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/ipshared/5d81/hdl/verilog/rayTriangleIntersect_dir_m_axi.v:529]
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/ipshared/5d81/hdl/verilog/rayTriangleIntersect_dir_m_axi.v:581]
INFO: [Synth 8-6155] done synthesizing module 'rayTriangleIntersect_dir_m_axi_buffer' (12#1) [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/ipshared/5d81/hdl/verilog/rayTriangleIntersect_dir_m_axi.v:529]
INFO: [Synth 8-6157] synthesizing module 'rayTriangleIntersect_dir_m_axi_fifo__parameterized1' [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/ipshared/5d81/hdl/verilog/rayTriangleIntersect_dir_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rayTriangleIntersect_dir_m_axi_fifo__parameterized1' (12#1) [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/ipshared/5d81/hdl/verilog/rayTriangleIntersect_dir_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'rayTriangleIntersect_dir_m_axi_fifo__parameterized2' [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/ipshared/5d81/hdl/verilog/rayTriangleIntersect_dir_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rayTriangleIntersect_dir_m_axi_fifo__parameterized2' (12#1) [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/ipshared/5d81/hdl/verilog/rayTriangleIntersect_dir_m_axi.v:418]
INFO: [Synth 8-6155] done synthesizing module 'rayTriangleIntersect_dir_m_axi_write' (13#1) [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/ipshared/5d81/hdl/verilog/rayTriangleIntersect_dir_m_axi.v:1653]
INFO: [Synth 8-6157] synthesizing module 'rayTriangleIntersect_dir_m_axi_read' [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/ipshared/5d81/hdl/verilog/rayTriangleIntersect_dir_m_axi.v:931]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 3'b000 
	Parameter C_CACHE_VALUE bound to: 4'b0011 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'rayTriangleIntersect_dir_m_axi_buffer__parameterized0' [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/ipshared/5d81/hdl/verilog/rayTriangleIntersect_dir_m_axi.v:529]
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/ipshared/5d81/hdl/verilog/rayTriangleIntersect_dir_m_axi.v:581]
INFO: [Synth 8-6155] done synthesizing module 'rayTriangleIntersect_dir_m_axi_buffer__parameterized0' (13#1) [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/ipshared/5d81/hdl/verilog/rayTriangleIntersect_dir_m_axi.v:529]
INFO: [Synth 8-6157] synthesizing module 'rayTriangleIntersect_dir_m_axi_reg_slice__parameterized0' [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/ipshared/5d81/hdl/verilog/rayTriangleIntersect_dir_m_axi.v:314]
	Parameter N bound to: 34 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'rayTriangleIntersect_dir_m_axi_reg_slice__parameterized0' (13#1) [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/ipshared/5d81/hdl/verilog/rayTriangleIntersect_dir_m_axi.v:314]
INFO: [Synth 8-6155] done synthesizing module 'rayTriangleIntersect_dir_m_axi_read' (14#1) [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/ipshared/5d81/hdl/verilog/rayTriangleIntersect_dir_m_axi.v:931]
INFO: [Synth 8-6157] synthesizing module 'rayTriangleIntersect_dir_m_axi_throttle' [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/ipshared/5d81/hdl/verilog/rayTriangleIntersect_dir_m_axi.v:709]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rayTriangleIntersect_dir_m_axi_throttle' (15#1) [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/ipshared/5d81/hdl/verilog/rayTriangleIntersect_dir_m_axi.v:709]
INFO: [Synth 8-6155] done synthesizing module 'rayTriangleIntersect_dir_m_axi' (16#1) [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/ipshared/5d81/hdl/verilog/rayTriangleIntersect_dir_m_axi.v:8]
INFO: [Synth 8-6157] synthesizing module 'rayTriangleIntersect_P1_DRAM_m_axi' [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/ipshared/5d81/hdl/verilog/rayTriangleIntersect_P1_DRAM_m_axi.v:8]
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 3'b000 
	Parameter C_CACHE_VALUE bound to: 4'b0011 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rayTriangleIntersect_P1_DRAM_m_axi_write' [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/ipshared/5d81/hdl/verilog/rayTriangleIntersect_P1_DRAM_m_axi.v:1653]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 3'b000 
	Parameter C_CACHE_VALUE bound to: 4'b0011 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'rayTriangleIntersect_P1_DRAM_m_axi_fifo' [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/ipshared/5d81/hdl/verilog/rayTriangleIntersect_P1_DRAM_m_axi.v:418]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rayTriangleIntersect_P1_DRAM_m_axi_fifo' (17#1) [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/ipshared/5d81/hdl/verilog/rayTriangleIntersect_P1_DRAM_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'rayTriangleIntersect_P1_DRAM_m_axi_reg_slice' [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/ipshared/5d81/hdl/verilog/rayTriangleIntersect_P1_DRAM_m_axi.v:314]
	Parameter N bound to: 96 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'rayTriangleIntersect_P1_DRAM_m_axi_reg_slice' (18#1) [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/ipshared/5d81/hdl/verilog/rayTriangleIntersect_P1_DRAM_m_axi.v:314]
INFO: [Synth 8-6157] synthesizing module 'rayTriangleIntersect_P1_DRAM_m_axi_fifo__parameterized0' [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/ipshared/5d81/hdl/verilog/rayTriangleIntersect_P1_DRAM_m_axi.v:418]
	Parameter DATA_BITS bound to: 96 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rayTriangleIntersect_P1_DRAM_m_axi_fifo__parameterized0' (18#1) [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/ipshared/5d81/hdl/verilog/rayTriangleIntersect_P1_DRAM_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'rayTriangleIntersect_P1_DRAM_m_axi_buffer' [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/ipshared/5d81/hdl/verilog/rayTriangleIntersect_P1_DRAM_m_axi.v:529]
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/ipshared/5d81/hdl/verilog/rayTriangleIntersect_P1_DRAM_m_axi.v:581]
INFO: [Synth 8-6155] done synthesizing module 'rayTriangleIntersect_P1_DRAM_m_axi_buffer' (19#1) [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/ipshared/5d81/hdl/verilog/rayTriangleIntersect_P1_DRAM_m_axi.v:529]
INFO: [Synth 8-6157] synthesizing module 'rayTriangleIntersect_P1_DRAM_m_axi_fifo__parameterized1' [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/ipshared/5d81/hdl/verilog/rayTriangleIntersect_P1_DRAM_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rayTriangleIntersect_P1_DRAM_m_axi_fifo__parameterized1' (19#1) [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/ipshared/5d81/hdl/verilog/rayTriangleIntersect_P1_DRAM_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'rayTriangleIntersect_P1_DRAM_m_axi_fifo__parameterized2' [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/ipshared/5d81/hdl/verilog/rayTriangleIntersect_P1_DRAM_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rayTriangleIntersect_P1_DRAM_m_axi_fifo__parameterized2' (19#1) [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/ipshared/5d81/hdl/verilog/rayTriangleIntersect_P1_DRAM_m_axi.v:418]
INFO: [Synth 8-6155] done synthesizing module 'rayTriangleIntersect_P1_DRAM_m_axi_write' (20#1) [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/ipshared/5d81/hdl/verilog/rayTriangleIntersect_P1_DRAM_m_axi.v:1653]
INFO: [Synth 8-6157] synthesizing module 'rayTriangleIntersect_P1_DRAM_m_axi_read' [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/ipshared/5d81/hdl/verilog/rayTriangleIntersect_P1_DRAM_m_axi.v:931]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 3'b000 
	Parameter C_CACHE_VALUE bound to: 4'b0011 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'rayTriangleIntersect_P1_DRAM_m_axi_buffer__parameterized0' [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/ipshared/5d81/hdl/verilog/rayTriangleIntersect_P1_DRAM_m_axi.v:529]
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/ipshared/5d81/hdl/verilog/rayTriangleIntersect_P1_DRAM_m_axi.v:581]
INFO: [Synth 8-6155] done synthesizing module 'rayTriangleIntersect_P1_DRAM_m_axi_buffer__parameterized0' (20#1) [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/ipshared/5d81/hdl/verilog/rayTriangleIntersect_P1_DRAM_m_axi.v:529]
INFO: [Synth 8-6157] synthesizing module 'rayTriangleIntersect_P1_DRAM_m_axi_reg_slice__parameterized0' [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/ipshared/5d81/hdl/verilog/rayTriangleIntersect_P1_DRAM_m_axi.v:314]
	Parameter N bound to: 34 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'rayTriangleIntersect_P1_DRAM_m_axi_reg_slice__parameterized0' (20#1) [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/ipshared/5d81/hdl/verilog/rayTriangleIntersect_P1_DRAM_m_axi.v:314]
INFO: [Synth 8-6155] done synthesizing module 'rayTriangleIntersect_P1_DRAM_m_axi_read' (21#1) [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/ipshared/5d81/hdl/verilog/rayTriangleIntersect_P1_DRAM_m_axi.v:931]
INFO: [Synth 8-6157] synthesizing module 'rayTriangleIntersect_P1_DRAM_m_axi_throttle' [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/ipshared/5d81/hdl/verilog/rayTriangleIntersect_P1_DRAM_m_axi.v:709]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rayTriangleIntersect_P1_DRAM_m_axi_throttle' (22#1) [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/ipshared/5d81/hdl/verilog/rayTriangleIntersect_P1_DRAM_m_axi.v:709]
INFO: [Synth 8-6155] done synthesizing module 'rayTriangleIntersect_P1_DRAM_m_axi' (23#1) [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/ipshared/5d81/hdl/verilog/rayTriangleIntersect_P1_DRAM_m_axi.v:8]
INFO: [Synth 8-6157] synthesizing module 'rayTriangleIntersect_P2_DRAM_m_axi' [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/ipshared/5d81/hdl/verilog/rayTriangleIntersect_P2_DRAM_m_axi.v:8]
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 3'b000 
	Parameter C_CACHE_VALUE bound to: 4'b0011 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rayTriangleIntersect_P2_DRAM_m_axi_write' [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/ipshared/5d81/hdl/verilog/rayTriangleIntersect_P2_DRAM_m_axi.v:1653]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 3'b000 
	Parameter C_CACHE_VALUE bound to: 4'b0011 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'rayTriangleIntersect_P2_DRAM_m_axi_fifo' [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/ipshared/5d81/hdl/verilog/rayTriangleIntersect_P2_DRAM_m_axi.v:418]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rayTriangleIntersect_P2_DRAM_m_axi_fifo' (24#1) [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/ipshared/5d81/hdl/verilog/rayTriangleIntersect_P2_DRAM_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'rayTriangleIntersect_P2_DRAM_m_axi_reg_slice' [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/ipshared/5d81/hdl/verilog/rayTriangleIntersect_P2_DRAM_m_axi.v:314]
	Parameter N bound to: 96 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'rayTriangleIntersect_P2_DRAM_m_axi_reg_slice' (25#1) [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/ipshared/5d81/hdl/verilog/rayTriangleIntersect_P2_DRAM_m_axi.v:314]
INFO: [Synth 8-6157] synthesizing module 'rayTriangleIntersect_P2_DRAM_m_axi_fifo__parameterized0' [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/ipshared/5d81/hdl/verilog/rayTriangleIntersect_P2_DRAM_m_axi.v:418]
	Parameter DATA_BITS bound to: 96 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rayTriangleIntersect_P2_DRAM_m_axi_fifo__parameterized0' (25#1) [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/ipshared/5d81/hdl/verilog/rayTriangleIntersect_P2_DRAM_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'rayTriangleIntersect_P2_DRAM_m_axi_buffer' [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/ipshared/5d81/hdl/verilog/rayTriangleIntersect_P2_DRAM_m_axi.v:529]
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/ipshared/5d81/hdl/verilog/rayTriangleIntersect_P2_DRAM_m_axi.v:581]
INFO: [Synth 8-6155] done synthesizing module 'rayTriangleIntersect_P2_DRAM_m_axi_buffer' (26#1) [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/ipshared/5d81/hdl/verilog/rayTriangleIntersect_P2_DRAM_m_axi.v:529]
INFO: [Synth 8-6157] synthesizing module 'rayTriangleIntersect_P2_DRAM_m_axi_fifo__parameterized1' [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/ipshared/5d81/hdl/verilog/rayTriangleIntersect_P2_DRAM_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rayTriangleIntersect_P2_DRAM_m_axi_fifo__parameterized1' (26#1) [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/ipshared/5d81/hdl/verilog/rayTriangleIntersect_P2_DRAM_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'rayTriangleIntersect_P2_DRAM_m_axi_fifo__parameterized2' [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/ipshared/5d81/hdl/verilog/rayTriangleIntersect_P2_DRAM_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rayTriangleIntersect_P2_DRAM_m_axi_fifo__parameterized2' (26#1) [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/ipshared/5d81/hdl/verilog/rayTriangleIntersect_P2_DRAM_m_axi.v:418]
INFO: [Synth 8-6155] done synthesizing module 'rayTriangleIntersect_P2_DRAM_m_axi_write' (27#1) [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/ipshared/5d81/hdl/verilog/rayTriangleIntersect_P2_DRAM_m_axi.v:1653]
INFO: [Synth 8-6157] synthesizing module 'rayTriangleIntersect_P2_DRAM_m_axi_read' [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/ipshared/5d81/hdl/verilog/rayTriangleIntersect_P2_DRAM_m_axi.v:931]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 3'b000 
	Parameter C_CACHE_VALUE bound to: 4'b0011 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'rayTriangleIntersect_P2_DRAM_m_axi_buffer__parameterized0' [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/ipshared/5d81/hdl/verilog/rayTriangleIntersect_P2_DRAM_m_axi.v:529]
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/ipshared/5d81/hdl/verilog/rayTriangleIntersect_P2_DRAM_m_axi.v:581]
INFO: [Synth 8-6155] done synthesizing module 'rayTriangleIntersect_P2_DRAM_m_axi_buffer__parameterized0' (27#1) [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/ipshared/5d81/hdl/verilog/rayTriangleIntersect_P2_DRAM_m_axi.v:529]
INFO: [Synth 8-6157] synthesizing module 'rayTriangleIntersect_P2_DRAM_m_axi_reg_slice__parameterized0' [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/ipshared/5d81/hdl/verilog/rayTriangleIntersect_P2_DRAM_m_axi.v:314]
	Parameter N bound to: 34 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'rayTriangleIntersect_P2_DRAM_m_axi_reg_slice__parameterized0' (27#1) [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/ipshared/5d81/hdl/verilog/rayTriangleIntersect_P2_DRAM_m_axi.v:314]
INFO: [Synth 8-6155] done synthesizing module 'rayTriangleIntersect_P2_DRAM_m_axi_read' (28#1) [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/ipshared/5d81/hdl/verilog/rayTriangleIntersect_P2_DRAM_m_axi.v:931]
INFO: [Synth 8-6157] synthesizing module 'rayTriangleIntersect_P2_DRAM_m_axi_throttle' [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/ipshared/5d81/hdl/verilog/rayTriangleIntersect_P2_DRAM_m_axi.v:709]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rayTriangleIntersect_P2_DRAM_m_axi_throttle' (29#1) [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/ipshared/5d81/hdl/verilog/rayTriangleIntersect_P2_DRAM_m_axi.v:709]
INFO: [Synth 8-6155] done synthesizing module 'rayTriangleIntersect_P2_DRAM_m_axi' (30#1) [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/ipshared/5d81/hdl/verilog/rayTriangleIntersect_P2_DRAM_m_axi.v:8]
INFO: [Synth 8-6157] synthesizing module 'rayTriangleIntersect_P3_DRAM_m_axi' [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/ipshared/5d81/hdl/verilog/rayTriangleIntersect_P3_DRAM_m_axi.v:8]
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 3'b000 
	Parameter C_CACHE_VALUE bound to: 4'b0011 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rayTriangleIntersect_P3_DRAM_m_axi_write' [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/ipshared/5d81/hdl/verilog/rayTriangleIntersect_P3_DRAM_m_axi.v:1653]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 3'b000 
	Parameter C_CACHE_VALUE bound to: 4'b0011 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'rayTriangleIntersect_P3_DRAM_m_axi_fifo' [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/ipshared/5d81/hdl/verilog/rayTriangleIntersect_P3_DRAM_m_axi.v:418]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rayTriangleIntersect_P3_DRAM_m_axi_fifo' (31#1) [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/ipshared/5d81/hdl/verilog/rayTriangleIntersect_P3_DRAM_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'rayTriangleIntersect_P3_DRAM_m_axi_reg_slice' [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/ipshared/5d81/hdl/verilog/rayTriangleIntersect_P3_DRAM_m_axi.v:314]
	Parameter N bound to: 96 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'rayTriangleIntersect_P3_DRAM_m_axi_reg_slice' (32#1) [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/ipshared/5d81/hdl/verilog/rayTriangleIntersect_P3_DRAM_m_axi.v:314]
INFO: [Synth 8-6157] synthesizing module 'rayTriangleIntersect_P3_DRAM_m_axi_fifo__parameterized0' [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/ipshared/5d81/hdl/verilog/rayTriangleIntersect_P3_DRAM_m_axi.v:418]
	Parameter DATA_BITS bound to: 96 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rayTriangleIntersect_P3_DRAM_m_axi_fifo__parameterized0' (32#1) [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/ipshared/5d81/hdl/verilog/rayTriangleIntersect_P3_DRAM_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'rayTriangleIntersect_P3_DRAM_m_axi_buffer' [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/ipshared/5d81/hdl/verilog/rayTriangleIntersect_P3_DRAM_m_axi.v:529]
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/ipshared/5d81/hdl/verilog/rayTriangleIntersect_P3_DRAM_m_axi.v:581]
INFO: [Synth 8-6155] done synthesizing module 'rayTriangleIntersect_P3_DRAM_m_axi_buffer' (33#1) [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/ipshared/5d81/hdl/verilog/rayTriangleIntersect_P3_DRAM_m_axi.v:529]
INFO: [Synth 8-6157] synthesizing module 'rayTriangleIntersect_P3_DRAM_m_axi_fifo__parameterized1' [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/ipshared/5d81/hdl/verilog/rayTriangleIntersect_P3_DRAM_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rayTriangleIntersect_P3_DRAM_m_axi_fifo__parameterized1' (33#1) [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/ipshared/5d81/hdl/verilog/rayTriangleIntersect_P3_DRAM_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'rayTriangleIntersect_P3_DRAM_m_axi_fifo__parameterized2' [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/ipshared/5d81/hdl/verilog/rayTriangleIntersect_P3_DRAM_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rayTriangleIntersect_P3_DRAM_m_axi_fifo__parameterized2' (33#1) [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/ipshared/5d81/hdl/verilog/rayTriangleIntersect_P3_DRAM_m_axi.v:418]
INFO: [Synth 8-6155] done synthesizing module 'rayTriangleIntersect_P3_DRAM_m_axi_write' (34#1) [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/ipshared/5d81/hdl/verilog/rayTriangleIntersect_P3_DRAM_m_axi.v:1653]
INFO: [Synth 8-6157] synthesizing module 'rayTriangleIntersect_P3_DRAM_m_axi_read' [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/ipshared/5d81/hdl/verilog/rayTriangleIntersect_P3_DRAM_m_axi.v:931]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 3'b000 
	Parameter C_CACHE_VALUE bound to: 4'b0011 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'rayTriangleIntersect_P3_DRAM_m_axi_buffer__parameterized0' [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/ipshared/5d81/hdl/verilog/rayTriangleIntersect_P3_DRAM_m_axi.v:529]
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/ipshared/5d81/hdl/verilog/rayTriangleIntersect_P3_DRAM_m_axi.v:581]
INFO: [Synth 8-6155] done synthesizing module 'rayTriangleIntersect_P3_DRAM_m_axi_buffer__parameterized0' (34#1) [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/ipshared/5d81/hdl/verilog/rayTriangleIntersect_P3_DRAM_m_axi.v:529]
INFO: [Synth 8-6157] synthesizing module 'rayTriangleIntersect_P3_DRAM_m_axi_reg_slice__parameterized0' [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/ipshared/5d81/hdl/verilog/rayTriangleIntersect_P3_DRAM_m_axi.v:314]
	Parameter N bound to: 34 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'rayTriangleIntersect_P3_DRAM_m_axi_reg_slice__parameterized0' (34#1) [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/ipshared/5d81/hdl/verilog/rayTriangleIntersect_P3_DRAM_m_axi.v:314]
INFO: [Synth 8-6155] done synthesizing module 'rayTriangleIntersect_P3_DRAM_m_axi_read' (35#1) [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/ipshared/5d81/hdl/verilog/rayTriangleIntersect_P3_DRAM_m_axi.v:931]
INFO: [Synth 8-6157] synthesizing module 'rayTriangleIntersect_P3_DRAM_m_axi_throttle' [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/ipshared/5d81/hdl/verilog/rayTriangleIntersect_P3_DRAM_m_axi.v:709]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rayTriangleIntersect_P3_DRAM_m_axi_throttle' (36#1) [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/ipshared/5d81/hdl/verilog/rayTriangleIntersect_P3_DRAM_m_axi.v:709]
INFO: [Synth 8-6155] done synthesizing module 'rayTriangleIntersect_P3_DRAM_m_axi' (37#1) [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/ipshared/5d81/hdl/verilog/rayTriangleIntersect_P3_DRAM_m_axi.v:8]
INFO: [Synth 8-6157] synthesizing module 'rayTriangleIntersect_intersectIndex_m_axi' [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/ipshared/5d81/hdl/verilog/rayTriangleIntersect_intersectIndex_m_axi.v:8]
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 3'b000 
	Parameter C_CACHE_VALUE bound to: 4'b0011 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rayTriangleIntersect_intersectIndex_m_axi_write' [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/ipshared/5d81/hdl/verilog/rayTriangleIntersect_intersectIndex_m_axi.v:1653]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 3'b000 
	Parameter C_CACHE_VALUE bound to: 4'b0011 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'rayTriangleIntersect_intersectIndex_m_axi_fifo' [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/ipshared/5d81/hdl/verilog/rayTriangleIntersect_intersectIndex_m_axi.v:418]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rayTriangleIntersect_intersectIndex_m_axi_fifo' (38#1) [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/ipshared/5d81/hdl/verilog/rayTriangleIntersect_intersectIndex_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'rayTriangleIntersect_intersectIndex_m_axi_reg_slice' [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/ipshared/5d81/hdl/verilog/rayTriangleIntersect_intersectIndex_m_axi.v:314]
	Parameter N bound to: 96 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'rayTriangleIntersect_intersectIndex_m_axi_reg_slice' (39#1) [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/ipshared/5d81/hdl/verilog/rayTriangleIntersect_intersectIndex_m_axi.v:314]
INFO: [Synth 8-6157] synthesizing module 'rayTriangleIntersect_intersectIndex_m_axi_fifo__parameterized0' [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/ipshared/5d81/hdl/verilog/rayTriangleIntersect_intersectIndex_m_axi.v:418]
	Parameter DATA_BITS bound to: 96 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rayTriangleIntersect_intersectIndex_m_axi_fifo__parameterized0' (39#1) [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/ipshared/5d81/hdl/verilog/rayTriangleIntersect_intersectIndex_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'rayTriangleIntersect_intersectIndex_m_axi_buffer' [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/ipshared/5d81/hdl/verilog/rayTriangleIntersect_intersectIndex_m_axi.v:529]
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/ipshared/5d81/hdl/verilog/rayTriangleIntersect_intersectIndex_m_axi.v:581]
INFO: [Synth 8-6155] done synthesizing module 'rayTriangleIntersect_intersectIndex_m_axi_buffer' (40#1) [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/ipshared/5d81/hdl/verilog/rayTriangleIntersect_intersectIndex_m_axi.v:529]
INFO: [Synth 8-6157] synthesizing module 'rayTriangleIntersect_intersectIndex_m_axi_fifo__parameterized1' [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/ipshared/5d81/hdl/verilog/rayTriangleIntersect_intersectIndex_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rayTriangleIntersect_intersectIndex_m_axi_fifo__parameterized1' (40#1) [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/ipshared/5d81/hdl/verilog/rayTriangleIntersect_intersectIndex_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'rayTriangleIntersect_intersectIndex_m_axi_fifo__parameterized2' [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/ipshared/5d81/hdl/verilog/rayTriangleIntersect_intersectIndex_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rayTriangleIntersect_intersectIndex_m_axi_fifo__parameterized2' (40#1) [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/ipshared/5d81/hdl/verilog/rayTriangleIntersect_intersectIndex_m_axi.v:418]
INFO: [Synth 8-6155] done synthesizing module 'rayTriangleIntersect_intersectIndex_m_axi_write' (41#1) [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/ipshared/5d81/hdl/verilog/rayTriangleIntersect_intersectIndex_m_axi.v:1653]
INFO: [Synth 8-6157] synthesizing module 'rayTriangleIntersect_intersectIndex_m_axi_read' [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/ipshared/5d81/hdl/verilog/rayTriangleIntersect_intersectIndex_m_axi.v:931]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 3'b000 
	Parameter C_CACHE_VALUE bound to: 4'b0011 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'rayTriangleIntersect_intersectIndex_m_axi_buffer__parameterized0' [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/ipshared/5d81/hdl/verilog/rayTriangleIntersect_intersectIndex_m_axi.v:529]
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/ipshared/5d81/hdl/verilog/rayTriangleIntersect_intersectIndex_m_axi.v:581]
INFO: [Synth 8-6155] done synthesizing module 'rayTriangleIntersect_intersectIndex_m_axi_buffer__parameterized0' (41#1) [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/ipshared/5d81/hdl/verilog/rayTriangleIntersect_intersectIndex_m_axi.v:529]
INFO: [Synth 8-6157] synthesizing module 'rayTriangleIntersect_intersectIndex_m_axi_reg_slice__parameterized0' [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/ipshared/5d81/hdl/verilog/rayTriangleIntersect_intersectIndex_m_axi.v:314]
	Parameter N bound to: 34 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'rayTriangleIntersect_intersectIndex_m_axi_reg_slice__parameterized0' (41#1) [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/ipshared/5d81/hdl/verilog/rayTriangleIntersect_intersectIndex_m_axi.v:314]
INFO: [Synth 8-6155] done synthesizing module 'rayTriangleIntersect_intersectIndex_m_axi_read' (42#1) [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/ipshared/5d81/hdl/verilog/rayTriangleIntersect_intersectIndex_m_axi.v:931]
INFO: [Synth 8-6157] synthesizing module 'rayTriangleIntersect_intersectIndex_m_axi_throttle' [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/ipshared/5d81/hdl/verilog/rayTriangleIntersect_intersectIndex_m_axi.v:709]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rayTriangleIntersect_intersectIndex_m_axi_throttle' (43#1) [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/ipshared/5d81/hdl/verilog/rayTriangleIntersect_intersectIndex_m_axi.v:709]
INFO: [Synth 8-6155] done synthesizing module 'rayTriangleIntersect_intersectIndex_m_axi' (44#1) [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/ipshared/5d81/hdl/verilog/rayTriangleIntersect_intersectIndex_m_axi.v:8]
INFO: [Synth 8-6155] done synthesizing module 'rayTriangleIntersect' (45#1) [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/ipshared/5d81/hdl/verilog/rayTriangleIntersect.v:12]
INFO: [Synth 8-6155] done synthesizing module 'design_1_rayTriangleIntersect_0_0' (46#1) [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/ip/design_1_rayTriangleIntersect_0_0/synth/design_1_rayTriangleIntersect_0_0.v:62]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 2983.875 ; gain = 166.102 ; free physical = 7366 ; free virtual = 101938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 3001.680 ; gain = 183.906 ; free physical = 7563 ; free virtual = 102206
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 3001.680 ; gain = 183.906 ; free physical = 7563 ; free virtual = 102206
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.35 . Memory (MB): peak = 3001.680 ; gain = 0.000 ; free physical = 7494 ; free virtual = 102089
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/ip/design_1_rayTriangleIntersect_0_0/constraints/rayTriangleIntersect_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.gen/sources_1/bd/design_1/ip/design_1_rayTriangleIntersect_0_0/constraints/rayTriangleIntersect_ooc.xdc] for cell 'inst'
Parsing XDC File [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.runs/design_1_rayTriangleIntersect_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.runs/design_1_rayTriangleIntersect_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3174.395 ; gain = 0.000 ; free physical = 6599 ; free virtual = 101198
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.52 . Memory (MB): peak = 3183.301 ; gain = 8.906 ; free physical = 6349 ; free virtual = 100951
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:31 ; elapsed = 00:00:40 . Memory (MB): peak = 3183.301 ; gain = 365.527 ; free physical = 7431 ; free virtual = 102034
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sbva484-1-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:31 ; elapsed = 00:00:40 . Memory (MB): peak = 3183.301 ; gain = 365.527 ; free physical = 7431 ; free virtual = 102034
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.runs/design_1_rayTriangleIntersect_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:40 . Memory (MB): peak = 3183.301 ; gain = 365.527 ; free physical = 7424 ; free virtual = 102027
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'rayTriangleIntersect_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'rayTriangleIntersect_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'rayTriangleIntersect_dir_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'rayTriangleIntersect_dir_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'rayTriangleIntersect_P1_DRAM_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'rayTriangleIntersect_P1_DRAM_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'rayTriangleIntersect_P2_DRAM_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'rayTriangleIntersect_P2_DRAM_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'rayTriangleIntersect_P3_DRAM_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'rayTriangleIntersect_P3_DRAM_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'rayTriangleIntersect_intersectIndex_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'rayTriangleIntersect_intersectIndex_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5779] Default cascade height of 4 will be used for BRAM '"rayTriangleIntersect_P1_V_0:/ram_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 18 for RAM "rayTriangleIntersect_P1_V_0:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM "rayTriangleIntersect_P1_V_0:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "rayTriangleIntersect_P1_V_0:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "rayTriangleIntersect_P1_V_0:/ram_reg"
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'rayTriangleIntersect_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'rayTriangleIntersect_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'rayTriangleIntersect_dir_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'rayTriangleIntersect_dir_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'rayTriangleIntersect_P1_DRAM_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'rayTriangleIntersect_P1_DRAM_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'rayTriangleIntersect_P2_DRAM_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'rayTriangleIntersect_P2_DRAM_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'rayTriangleIntersect_P3_DRAM_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'rayTriangleIntersect_P3_DRAM_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'rayTriangleIntersect_intersectIndex_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'rayTriangleIntersect_intersectIndex_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:38 ; elapsed = 00:00:48 . Memory (MB): peak = 3183.301 ; gain = 365.527 ; free physical = 7162 ; free virtual = 101789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   64 Bit       Adders := 20    
	   2 Input   52 Bit       Adders := 10    
	   2 Input   48 Bit       Adders := 8     
	   3 Input   48 Bit       Adders := 6     
	   3 Input   35 Bit       Adders := 34    
	   2 Input   34 Bit       Adders := 1     
	   2 Input   33 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 16    
	   3 Input   32 Bit       Adders := 6     
	   2 Input   15 Bit       Adders := 1     
	   2 Input   13 Bit       Adders := 3     
	   2 Input   12 Bit       Adders := 10    
	   2 Input    9 Bit       Adders := 15    
	   2 Input    8 Bit       Adders := 35    
	   2 Input    6 Bit       Adders := 10    
	   2 Input    4 Bit       Adders := 10    
	   2 Input    3 Bit       Adders := 40    
	   2 Input    2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               96 Bit    Registers := 30    
	               64 Bit    Registers := 50    
	               63 Bit    Registers := 1     
	               62 Bit    Registers := 4     
	               52 Bit    Registers := 10    
	               48 Bit    Registers := 10    
	               36 Bit    Registers := 15    
	               35 Bit    Registers := 15    
	               34 Bit    Registers := 46    
	               33 Bit    Registers := 34    
	               32 Bit    Registers := 260   
	               31 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	               13 Bit    Registers := 44    
	               10 Bit    Registers := 20    
	                9 Bit    Registers := 5     
	                8 Bit    Registers := 40    
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 10    
	                4 Bit    Registers := 15    
	                3 Bit    Registers := 20    
	                2 Bit    Registers := 79    
	                1 Bit    Registers := 467   
+---Multipliers : 
	              32x32  Multipliers := 27    
+---RAMs : 
	             197K Bit	(6320 X 32 bit)          RAMs := 9     
	               9K Bit	(256 X 36 bit)          RAMs := 5     
	               8K Bit	(256 X 35 bit)          RAMs := 5     
+---Muxes : 
	   2 Input   96 Bit        Muxes := 10    
	   2 Input   64 Bit        Muxes := 44    
	   2 Input   52 Bit        Muxes := 10    
	   2 Input   36 Bit        Muxes := 5     
	   2 Input   35 Bit        Muxes := 5     
	   2 Input   34 Bit        Muxes := 6     
	   2 Input   33 Bit        Muxes := 33    
	   2 Input   32 Bit        Muxes := 10    
	   4 Input   32 Bit        Muxes := 1     
	   2 Input   19 Bit        Muxes := 1     
	  20 Input   19 Bit        Muxes := 1     
	   2 Input   15 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 1     
	   2 Input   13 Bit        Muxes := 10    
	   4 Input   12 Bit        Muxes := 10    
	   2 Input   11 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 20    
	   2 Input    9 Bit        Muxes := 5     
	   2 Input    8 Bit        Muxes := 50    
	   4 Input    8 Bit        Muxes := 10    
	   2 Input    5 Bit        Muxes := 5     
	   2 Input    4 Bit        Muxes := 20    
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 31    
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 204   
	   3 Input    2 Bit        Muxes := 45    
	   5 Input    2 Bit        Muxes := 15    
	   2 Input    1 Bit        Muxes := 305   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP mul_32s_32s_48_1_1_U39/dout, operation Mode is: A2*B2.
DSP Report: register sext_ln1168_4_reg_1316_reg is absorbed into DSP mul_32s_32s_48_1_1_U39/dout.
DSP Report: register mul_32s_32s_48_1_1_U39/dout is absorbed into DSP mul_32s_32s_48_1_1_U39/dout.
DSP Report: operator mul_32s_32s_48_1_1_U39/dout is absorbed into DSP mul_32s_32s_48_1_1_U39/dout.
DSP Report: operator mul_32s_32s_48_1_1_U39/dout is absorbed into DSP mul_32s_32s_48_1_1_U39/dout.
DSP Report: Generating DSP mul_32s_32s_48_1_1_U39/dout, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register sext_ln1168_reg_1288_reg is absorbed into DSP mul_32s_32s_48_1_1_U39/dout.
DSP Report: register sext_ln1168_4_reg_1316_reg is absorbed into DSP mul_32s_32s_48_1_1_U39/dout.
DSP Report: operator mul_32s_32s_48_1_1_U39/dout is absorbed into DSP mul_32s_32s_48_1_1_U39/dout.
DSP Report: operator mul_32s_32s_48_1_1_U39/dout is absorbed into DSP mul_32s_32s_48_1_1_U39/dout.
DSP Report: Generating DSP mul_32s_32s_48_1_1_U39/dout, operation Mode is: A2*B2.
DSP Report: register mul_32s_32s_48_1_1_U39/dout is absorbed into DSP mul_32s_32s_48_1_1_U39/dout.
DSP Report: register mul_32s_32s_48_1_1_U39/dout is absorbed into DSP mul_32s_32s_48_1_1_U39/dout.
DSP Report: operator mul_32s_32s_48_1_1_U39/dout is absorbed into DSP mul_32s_32s_48_1_1_U39/dout.
DSP Report: operator mul_32s_32s_48_1_1_U39/dout is absorbed into DSP mul_32s_32s_48_1_1_U39/dout.
DSP Report: Generating DSP mul_32s_32s_48_1_1_U39/dout, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register sext_ln1168_reg_1288_reg is absorbed into DSP mul_32s_32s_48_1_1_U39/dout.
DSP Report: register mul_32s_32s_48_1_1_U39/dout is absorbed into DSP mul_32s_32s_48_1_1_U39/dout.
DSP Report: operator mul_32s_32s_48_1_1_U39/dout is absorbed into DSP mul_32s_32s_48_1_1_U39/dout.
DSP Report: operator mul_32s_32s_48_1_1_U39/dout is absorbed into DSP mul_32s_32s_48_1_1_U39/dout.
DSP Report: Generating DSP mul_32s_32s_48_1_1_U38/dout, operation Mode is: A2*B2.
DSP Report: register sext_ln1168_1_reg_1294_reg is absorbed into DSP mul_32s_32s_48_1_1_U38/dout.
DSP Report: register mul_32s_32s_48_1_1_U38/dout is absorbed into DSP mul_32s_32s_48_1_1_U38/dout.
DSP Report: operator mul_32s_32s_48_1_1_U38/dout is absorbed into DSP mul_32s_32s_48_1_1_U38/dout.
DSP Report: operator mul_32s_32s_48_1_1_U38/dout is absorbed into DSP mul_32s_32s_48_1_1_U38/dout.
DSP Report: Generating DSP mul_32s_32s_48_1_1_U38/dout, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register sext_ln1168_3_reg_1310_reg is absorbed into DSP mul_32s_32s_48_1_1_U38/dout.
DSP Report: register sext_ln1168_1_reg_1294_reg is absorbed into DSP mul_32s_32s_48_1_1_U38/dout.
DSP Report: operator mul_32s_32s_48_1_1_U38/dout is absorbed into DSP mul_32s_32s_48_1_1_U38/dout.
DSP Report: operator mul_32s_32s_48_1_1_U38/dout is absorbed into DSP mul_32s_32s_48_1_1_U38/dout.
DSP Report: Generating DSP mul_32s_32s_48_1_1_U38/dout, operation Mode is: A2*B2.
DSP Report: register mul_32s_32s_48_1_1_U38/dout is absorbed into DSP mul_32s_32s_48_1_1_U38/dout.
DSP Report: register mul_32s_32s_48_1_1_U38/dout is absorbed into DSP mul_32s_32s_48_1_1_U38/dout.
DSP Report: operator mul_32s_32s_48_1_1_U38/dout is absorbed into DSP mul_32s_32s_48_1_1_U38/dout.
DSP Report: operator mul_32s_32s_48_1_1_U38/dout is absorbed into DSP mul_32s_32s_48_1_1_U38/dout.
DSP Report: Generating DSP mul_32s_32s_48_1_1_U38/dout, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register sext_ln1168_3_reg_1310_reg is absorbed into DSP mul_32s_32s_48_1_1_U38/dout.
DSP Report: register mul_32s_32s_48_1_1_U38/dout is absorbed into DSP mul_32s_32s_48_1_1_U38/dout.
DSP Report: operator mul_32s_32s_48_1_1_U38/dout is absorbed into DSP mul_32s_32s_48_1_1_U38/dout.
DSP Report: operator mul_32s_32s_48_1_1_U38/dout is absorbed into DSP mul_32s_32s_48_1_1_U38/dout.
DSP Report: Generating DSP mul_32s_32s_48_1_1_U42/dout, operation Mode is: A2*B2.
DSP Report: register trunc_ln717_4_reg_1351_reg is absorbed into DSP mul_32s_32s_48_1_1_U42/dout.
DSP Report: register mul_32s_32s_48_1_1_U42/dout is absorbed into DSP mul_32s_32s_48_1_1_U42/dout.
DSP Report: operator mul_32s_32s_48_1_1_U42/dout is absorbed into DSP mul_32s_32s_48_1_1_U42/dout.
DSP Report: operator mul_32s_32s_48_1_1_U42/dout is absorbed into DSP mul_32s_32s_48_1_1_U42/dout.
DSP Report: Generating DSP mul_32s_32s_48_1_1_U42/dout, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register trunc_ln717_4_reg_1351_reg is absorbed into DSP mul_32s_32s_48_1_1_U42/dout.
DSP Report: operator mul_32s_32s_48_1_1_U42/dout is absorbed into DSP mul_32s_32s_48_1_1_U42/dout.
DSP Report: operator mul_32s_32s_48_1_1_U42/dout is absorbed into DSP mul_32s_32s_48_1_1_U42/dout.
DSP Report: Generating DSP mul_32s_32s_48_1_1_U42/dout, operation Mode is: A2*B2.
DSP Report: register mul_32s_32s_48_1_1_U42/dout is absorbed into DSP mul_32s_32s_48_1_1_U42/dout.
DSP Report: register mul_32s_32s_48_1_1_U42/dout is absorbed into DSP mul_32s_32s_48_1_1_U42/dout.
DSP Report: operator mul_32s_32s_48_1_1_U42/dout is absorbed into DSP mul_32s_32s_48_1_1_U42/dout.
DSP Report: operator mul_32s_32s_48_1_1_U42/dout is absorbed into DSP mul_32s_32s_48_1_1_U42/dout.
DSP Report: Generating DSP mul_32s_32s_48_1_1_U42/dout, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_32s_32s_48_1_1_U42/dout is absorbed into DSP mul_32s_32s_48_1_1_U42/dout.
DSP Report: operator mul_32s_32s_48_1_1_U42/dout is absorbed into DSP mul_32s_32s_48_1_1_U42/dout.
DSP Report: operator mul_32s_32s_48_1_1_U42/dout is absorbed into DSP mul_32s_32s_48_1_1_U42/dout.
DSP Report: Generating DSP mul_32s_32s_48_1_1_U37/dout, operation Mode is: A2*B2.
DSP Report: register r_V_10_reg_1278_reg is absorbed into DSP mul_32s_32s_48_1_1_U37/dout.
DSP Report: register mul_32s_32s_48_1_1_U37/dout is absorbed into DSP mul_32s_32s_48_1_1_U37/dout.
DSP Report: operator mul_32s_32s_48_1_1_U37/dout is absorbed into DSP mul_32s_32s_48_1_1_U37/dout.
DSP Report: operator mul_32s_32s_48_1_1_U37/dout is absorbed into DSP mul_32s_32s_48_1_1_U37/dout.
DSP Report: Generating DSP mul_32s_32s_48_1_1_U37/dout, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register sext_ln1168_3_reg_1310_reg is absorbed into DSP mul_32s_32s_48_1_1_U37/dout.
DSP Report: register r_V_10_reg_1278_reg is absorbed into DSP mul_32s_32s_48_1_1_U37/dout.
DSP Report: operator mul_32s_32s_48_1_1_U37/dout is absorbed into DSP mul_32s_32s_48_1_1_U37/dout.
DSP Report: operator mul_32s_32s_48_1_1_U37/dout is absorbed into DSP mul_32s_32s_48_1_1_U37/dout.
DSP Report: Generating DSP mul_32s_32s_48_1_1_U37/dout, operation Mode is: A2*B2.
DSP Report: register mul_32s_32s_48_1_1_U37/dout is absorbed into DSP mul_32s_32s_48_1_1_U37/dout.
DSP Report: register mul_32s_32s_48_1_1_U37/dout is absorbed into DSP mul_32s_32s_48_1_1_U37/dout.
DSP Report: operator mul_32s_32s_48_1_1_U37/dout is absorbed into DSP mul_32s_32s_48_1_1_U37/dout.
DSP Report: operator mul_32s_32s_48_1_1_U37/dout is absorbed into DSP mul_32s_32s_48_1_1_U37/dout.
DSP Report: Generating DSP mul_32s_32s_48_1_1_U37/dout, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register sext_ln1168_3_reg_1310_reg is absorbed into DSP mul_32s_32s_48_1_1_U37/dout.
DSP Report: register mul_32s_32s_48_1_1_U37/dout is absorbed into DSP mul_32s_32s_48_1_1_U37/dout.
DSP Report: operator mul_32s_32s_48_1_1_U37/dout is absorbed into DSP mul_32s_32s_48_1_1_U37/dout.
DSP Report: operator mul_32s_32s_48_1_1_U37/dout is absorbed into DSP mul_32s_32s_48_1_1_U37/dout.
DSP Report: Generating DSP mul_32s_32s_48_1_1_U36/dout, operation Mode is: A2*B.
DSP Report: register mul_32s_32s_48_1_1_U36/dout is absorbed into DSP mul_32s_32s_48_1_1_U36/dout.
DSP Report: operator mul_32s_32s_48_1_1_U36/dout is absorbed into DSP mul_32s_32s_48_1_1_U36/dout.
DSP Report: operator mul_32s_32s_48_1_1_U36/dout is absorbed into DSP mul_32s_32s_48_1_1_U36/dout.
DSP Report: Generating DSP mul_32s_32s_48_1_1_U36/dout, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register sext_ln1168_reg_1288_reg is absorbed into DSP mul_32s_32s_48_1_1_U36/dout.
DSP Report: operator mul_32s_32s_48_1_1_U36/dout is absorbed into DSP mul_32s_32s_48_1_1_U36/dout.
DSP Report: operator mul_32s_32s_48_1_1_U36/dout is absorbed into DSP mul_32s_32s_48_1_1_U36/dout.
DSP Report: Generating DSP mul_32s_32s_48_1_1_U36/dout, operation Mode is: A*B2.
DSP Report: register mul_32s_32s_48_1_1_U36/dout is absorbed into DSP mul_32s_32s_48_1_1_U36/dout.
DSP Report: operator mul_32s_32s_48_1_1_U36/dout is absorbed into DSP mul_32s_32s_48_1_1_U36/dout.
DSP Report: operator mul_32s_32s_48_1_1_U36/dout is absorbed into DSP mul_32s_32s_48_1_1_U36/dout.
DSP Report: Generating DSP mul_32s_32s_48_1_1_U36/dout, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register sext_ln1168_reg_1288_reg is absorbed into DSP mul_32s_32s_48_1_1_U36/dout.
DSP Report: operator mul_32s_32s_48_1_1_U36/dout is absorbed into DSP mul_32s_32s_48_1_1_U36/dout.
DSP Report: operator mul_32s_32s_48_1_1_U36/dout is absorbed into DSP mul_32s_32s_48_1_1_U36/dout.
DSP Report: Generating DSP mul_32s_32s_48_1_1_U41/dout, operation Mode is: A2*B2.
DSP Report: register trunc_ln717_3_reg_1346_reg is absorbed into DSP mul_32s_32s_48_1_1_U41/dout.
DSP Report: register mul_32s_32s_48_1_1_U41/dout is absorbed into DSP mul_32s_32s_48_1_1_U41/dout.
DSP Report: operator mul_32s_32s_48_1_1_U41/dout is absorbed into DSP mul_32s_32s_48_1_1_U41/dout.
DSP Report: operator mul_32s_32s_48_1_1_U41/dout is absorbed into DSP mul_32s_32s_48_1_1_U41/dout.
DSP Report: Generating DSP mul_32s_32s_48_1_1_U41/dout, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register trunc_ln717_3_reg_1346_reg is absorbed into DSP mul_32s_32s_48_1_1_U41/dout.
DSP Report: operator mul_32s_32s_48_1_1_U41/dout is absorbed into DSP mul_32s_32s_48_1_1_U41/dout.
DSP Report: operator mul_32s_32s_48_1_1_U41/dout is absorbed into DSP mul_32s_32s_48_1_1_U41/dout.
DSP Report: Generating DSP mul_32s_32s_48_1_1_U41/dout, operation Mode is: A2*B2.
DSP Report: register mul_32s_32s_48_1_1_U41/dout is absorbed into DSP mul_32s_32s_48_1_1_U41/dout.
DSP Report: register mul_32s_32s_48_1_1_U41/dout is absorbed into DSP mul_32s_32s_48_1_1_U41/dout.
DSP Report: operator mul_32s_32s_48_1_1_U41/dout is absorbed into DSP mul_32s_32s_48_1_1_U41/dout.
DSP Report: operator mul_32s_32s_48_1_1_U41/dout is absorbed into DSP mul_32s_32s_48_1_1_U41/dout.
DSP Report: Generating DSP mul_32s_32s_48_1_1_U41/dout, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_32s_32s_48_1_1_U41/dout is absorbed into DSP mul_32s_32s_48_1_1_U41/dout.
DSP Report: operator mul_32s_32s_48_1_1_U41/dout is absorbed into DSP mul_32s_32s_48_1_1_U41/dout.
DSP Report: operator mul_32s_32s_48_1_1_U41/dout is absorbed into DSP mul_32s_32s_48_1_1_U41/dout.
DSP Report: Generating DSP mul_32s_32s_48_1_1_U35/dout, operation Mode is: A2*B.
DSP Report: register mul_32s_32s_48_1_1_U35/dout is absorbed into DSP mul_32s_32s_48_1_1_U35/dout.
DSP Report: operator mul_32s_32s_48_1_1_U35/dout is absorbed into DSP mul_32s_32s_48_1_1_U35/dout.
DSP Report: operator mul_32s_32s_48_1_1_U35/dout is absorbed into DSP mul_32s_32s_48_1_1_U35/dout.
DSP Report: Generating DSP mul_32s_32s_48_1_1_U35/dout, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register sext_ln1168_1_reg_1294_reg is absorbed into DSP mul_32s_32s_48_1_1_U35/dout.
DSP Report: operator mul_32s_32s_48_1_1_U35/dout is absorbed into DSP mul_32s_32s_48_1_1_U35/dout.
DSP Report: operator mul_32s_32s_48_1_1_U35/dout is absorbed into DSP mul_32s_32s_48_1_1_U35/dout.
DSP Report: Generating DSP mul_32s_32s_48_1_1_U35/dout, operation Mode is: A*B2.
DSP Report: register mul_32s_32s_48_1_1_U35/dout is absorbed into DSP mul_32s_32s_48_1_1_U35/dout.
DSP Report: operator mul_32s_32s_48_1_1_U35/dout is absorbed into DSP mul_32s_32s_48_1_1_U35/dout.
DSP Report: operator mul_32s_32s_48_1_1_U35/dout is absorbed into DSP mul_32s_32s_48_1_1_U35/dout.
DSP Report: Generating DSP mul_32s_32s_48_1_1_U35/dout, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register sext_ln1168_1_reg_1294_reg is absorbed into DSP mul_32s_32s_48_1_1_U35/dout.
DSP Report: operator mul_32s_32s_48_1_1_U35/dout is absorbed into DSP mul_32s_32s_48_1_1_U35/dout.
DSP Report: operator mul_32s_32s_48_1_1_U35/dout is absorbed into DSP mul_32s_32s_48_1_1_U35/dout.
DSP Report: Generating DSP mul_32s_32s_48_1_1_U34/dout, operation Mode is: A2*B2.
DSP Report: register r_V_10_reg_1278_reg is absorbed into DSP mul_32s_32s_48_1_1_U34/dout.
DSP Report: register mul_32s_32s_48_1_1_U34/dout is absorbed into DSP mul_32s_32s_48_1_1_U34/dout.
DSP Report: operator mul_32s_32s_48_1_1_U34/dout is absorbed into DSP mul_32s_32s_48_1_1_U34/dout.
DSP Report: operator mul_32s_32s_48_1_1_U34/dout is absorbed into DSP mul_32s_32s_48_1_1_U34/dout.
DSP Report: Generating DSP mul_32s_32s_48_1_1_U34/dout, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register sext_ln1168_4_reg_1316_reg is absorbed into DSP mul_32s_32s_48_1_1_U34/dout.
DSP Report: register r_V_10_reg_1278_reg is absorbed into DSP mul_32s_32s_48_1_1_U34/dout.
DSP Report: operator mul_32s_32s_48_1_1_U34/dout is absorbed into DSP mul_32s_32s_48_1_1_U34/dout.
DSP Report: operator mul_32s_32s_48_1_1_U34/dout is absorbed into DSP mul_32s_32s_48_1_1_U34/dout.
DSP Report: Generating DSP mul_32s_32s_48_1_1_U34/dout, operation Mode is: A2*B2.
DSP Report: register mul_32s_32s_48_1_1_U34/dout is absorbed into DSP mul_32s_32s_48_1_1_U34/dout.
DSP Report: register mul_32s_32s_48_1_1_U34/dout is absorbed into DSP mul_32s_32s_48_1_1_U34/dout.
DSP Report: operator mul_32s_32s_48_1_1_U34/dout is absorbed into DSP mul_32s_32s_48_1_1_U34/dout.
DSP Report: operator mul_32s_32s_48_1_1_U34/dout is absorbed into DSP mul_32s_32s_48_1_1_U34/dout.
DSP Report: Generating DSP mul_32s_32s_48_1_1_U34/dout, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register sext_ln1168_4_reg_1316_reg is absorbed into DSP mul_32s_32s_48_1_1_U34/dout.
DSP Report: register mul_32s_32s_48_1_1_U34/dout is absorbed into DSP mul_32s_32s_48_1_1_U34/dout.
DSP Report: operator mul_32s_32s_48_1_1_U34/dout is absorbed into DSP mul_32s_32s_48_1_1_U34/dout.
DSP Report: operator mul_32s_32s_48_1_1_U34/dout is absorbed into DSP mul_32s_32s_48_1_1_U34/dout.
DSP Report: Generating DSP mul_32s_32s_48_1_1_U40/dout, operation Mode is: A2*B2.
DSP Report: register trunc_ln717_s_reg_1341_reg is absorbed into DSP mul_32s_32s_48_1_1_U40/dout.
DSP Report: register mul_32s_32s_48_1_1_U40/dout is absorbed into DSP mul_32s_32s_48_1_1_U40/dout.
DSP Report: operator mul_32s_32s_48_1_1_U40/dout is absorbed into DSP mul_32s_32s_48_1_1_U40/dout.
DSP Report: operator mul_32s_32s_48_1_1_U40/dout is absorbed into DSP mul_32s_32s_48_1_1_U40/dout.
DSP Report: Generating DSP mul_32s_32s_48_1_1_U40/dout, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register trunc_ln717_s_reg_1341_reg is absorbed into DSP mul_32s_32s_48_1_1_U40/dout.
DSP Report: operator mul_32s_32s_48_1_1_U40/dout is absorbed into DSP mul_32s_32s_48_1_1_U40/dout.
DSP Report: operator mul_32s_32s_48_1_1_U40/dout is absorbed into DSP mul_32s_32s_48_1_1_U40/dout.
DSP Report: Generating DSP mul_32s_32s_48_1_1_U40/dout, operation Mode is: A2*B2.
DSP Report: register mul_32s_32s_48_1_1_U40/dout is absorbed into DSP mul_32s_32s_48_1_1_U40/dout.
DSP Report: register mul_32s_32s_48_1_1_U40/dout is absorbed into DSP mul_32s_32s_48_1_1_U40/dout.
DSP Report: operator mul_32s_32s_48_1_1_U40/dout is absorbed into DSP mul_32s_32s_48_1_1_U40/dout.
DSP Report: operator mul_32s_32s_48_1_1_U40/dout is absorbed into DSP mul_32s_32s_48_1_1_U40/dout.
DSP Report: Generating DSP mul_32s_32s_48_1_1_U40/dout, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_32s_32s_48_1_1_U40/dout is absorbed into DSP mul_32s_32s_48_1_1_U40/dout.
DSP Report: operator mul_32s_32s_48_1_1_U40/dout is absorbed into DSP mul_32s_32s_48_1_1_U40/dout.
DSP Report: operator mul_32s_32s_48_1_1_U40/dout is absorbed into DSP mul_32s_32s_48_1_1_U40/dout.
DSP Report: Generating DSP mul_32s_32s_48_1_1_U47/dout, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_48_1_1_U47/dout is absorbed into DSP mul_32s_32s_48_1_1_U47/dout.
DSP Report: register mul_32s_32s_48_1_1_U47/dout is absorbed into DSP mul_32s_32s_48_1_1_U47/dout.
DSP Report: operator mul_32s_32s_48_1_1_U47/dout is absorbed into DSP mul_32s_32s_48_1_1_U47/dout.
DSP Report: operator mul_32s_32s_48_1_1_U47/dout is absorbed into DSP mul_32s_32s_48_1_1_U47/dout.
DSP Report: Generating DSP mul_32s_32s_48_1_1_U47/dout, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register temp_val_V_1_reg_1361_pp0_iter38_reg_reg is absorbed into DSP mul_32s_32s_48_1_1_U47/dout.
DSP Report: register temp_val_V_1_reg_1361_pp0_iter39_reg_reg is absorbed into DSP mul_32s_32s_48_1_1_U47/dout.
DSP Report: operator mul_32s_32s_48_1_1_U47/dout is absorbed into DSP mul_32s_32s_48_1_1_U47/dout.
DSP Report: operator mul_32s_32s_48_1_1_U47/dout is absorbed into DSP mul_32s_32s_48_1_1_U47/dout.
DSP Report: Generating DSP mul_32s_32s_48_1_1_U47/dout, operation Mode is: A*B''.
DSP Report: register mul_32s_32s_48_1_1_U47/dout is absorbed into DSP mul_32s_32s_48_1_1_U47/dout.
DSP Report: register mul_32s_32s_48_1_1_U47/dout is absorbed into DSP mul_32s_32s_48_1_1_U47/dout.
DSP Report: operator mul_32s_32s_48_1_1_U47/dout is absorbed into DSP mul_32s_32s_48_1_1_U47/dout.
DSP Report: operator mul_32s_32s_48_1_1_U47/dout is absorbed into DSP mul_32s_32s_48_1_1_U47/dout.
DSP Report: Generating DSP mul_32s_32s_48_1_1_U47/dout, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register temp_val_V_1_reg_1361_pp0_iter38_reg_reg is absorbed into DSP mul_32s_32s_48_1_1_U47/dout.
DSP Report: register temp_val_V_1_reg_1361_pp0_iter39_reg_reg is absorbed into DSP mul_32s_32s_48_1_1_U47/dout.
DSP Report: operator mul_32s_32s_48_1_1_U47/dout is absorbed into DSP mul_32s_32s_48_1_1_U47/dout.
DSP Report: operator mul_32s_32s_48_1_1_U47/dout is absorbed into DSP mul_32s_32s_48_1_1_U47/dout.
DSP Report: Generating DSP mul_32s_32s_48_1_1_U26/dout, operation Mode is: A2*B2.
DSP Report: register sext_ln1171_2_reg_1262_reg is absorbed into DSP mul_32s_32s_48_1_1_U26/dout.
DSP Report: register mul_32s_32s_48_1_1_U26/dout is absorbed into DSP mul_32s_32s_48_1_1_U26/dout.
DSP Report: operator mul_32s_32s_48_1_1_U26/dout is absorbed into DSP mul_32s_32s_48_1_1_U26/dout.
DSP Report: operator mul_32s_32s_48_1_1_U26/dout is absorbed into DSP mul_32s_32s_48_1_1_U26/dout.
DSP Report: Generating DSP mul_32s_32s_48_1_1_U26/dout, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register sext_ln1171_2_reg_1262_reg is absorbed into DSP mul_32s_32s_48_1_1_U26/dout.
DSP Report: operator mul_32s_32s_48_1_1_U26/dout is absorbed into DSP mul_32s_32s_48_1_1_U26/dout.
DSP Report: operator mul_32s_32s_48_1_1_U26/dout is absorbed into DSP mul_32s_32s_48_1_1_U26/dout.
DSP Report: Generating DSP mul_32s_32s_48_1_1_U26/dout, operation Mode is: A2*B2.
DSP Report: register mul_32s_32s_48_1_1_U26/dout is absorbed into DSP mul_32s_32s_48_1_1_U26/dout.
DSP Report: register mul_32s_32s_48_1_1_U26/dout is absorbed into DSP mul_32s_32s_48_1_1_U26/dout.
DSP Report: operator mul_32s_32s_48_1_1_U26/dout is absorbed into DSP mul_32s_32s_48_1_1_U26/dout.
DSP Report: operator mul_32s_32s_48_1_1_U26/dout is absorbed into DSP mul_32s_32s_48_1_1_U26/dout.
DSP Report: Generating DSP mul_32s_32s_48_1_1_U26/dout, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_32s_32s_48_1_1_U26/dout is absorbed into DSP mul_32s_32s_48_1_1_U26/dout.
DSP Report: operator mul_32s_32s_48_1_1_U26/dout is absorbed into DSP mul_32s_32s_48_1_1_U26/dout.
DSP Report: operator mul_32s_32s_48_1_1_U26/dout is absorbed into DSP mul_32s_32s_48_1_1_U26/dout.
DSP Report: Generating DSP mul_32s_32s_48_1_1_U25/dout, operation Mode is: A2*B2.
DSP Report: register sext_ln1171_1_reg_1251_reg is absorbed into DSP mul_32s_32s_48_1_1_U25/dout.
DSP Report: register mul_32s_32s_48_1_1_U25/dout is absorbed into DSP mul_32s_32s_48_1_1_U25/dout.
DSP Report: operator mul_32s_32s_48_1_1_U25/dout is absorbed into DSP mul_32s_32s_48_1_1_U25/dout.
DSP Report: operator mul_32s_32s_48_1_1_U25/dout is absorbed into DSP mul_32s_32s_48_1_1_U25/dout.
DSP Report: Generating DSP mul_32s_32s_48_1_1_U25/dout, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register sext_ln1171_1_reg_1251_reg is absorbed into DSP mul_32s_32s_48_1_1_U25/dout.
DSP Report: operator mul_32s_32s_48_1_1_U25/dout is absorbed into DSP mul_32s_32s_48_1_1_U25/dout.
DSP Report: operator mul_32s_32s_48_1_1_U25/dout is absorbed into DSP mul_32s_32s_48_1_1_U25/dout.
DSP Report: Generating DSP mul_32s_32s_48_1_1_U25/dout, operation Mode is: A2*B2.
DSP Report: register mul_32s_32s_48_1_1_U25/dout is absorbed into DSP mul_32s_32s_48_1_1_U25/dout.
DSP Report: register mul_32s_32s_48_1_1_U25/dout is absorbed into DSP mul_32s_32s_48_1_1_U25/dout.
DSP Report: operator mul_32s_32s_48_1_1_U25/dout is absorbed into DSP mul_32s_32s_48_1_1_U25/dout.
DSP Report: operator mul_32s_32s_48_1_1_U25/dout is absorbed into DSP mul_32s_32s_48_1_1_U25/dout.
DSP Report: Generating DSP mul_32s_32s_48_1_1_U25/dout, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_32s_32s_48_1_1_U25/dout is absorbed into DSP mul_32s_32s_48_1_1_U25/dout.
DSP Report: operator mul_32s_32s_48_1_1_U25/dout is absorbed into DSP mul_32s_32s_48_1_1_U25/dout.
DSP Report: operator mul_32s_32s_48_1_1_U25/dout is absorbed into DSP mul_32s_32s_48_1_1_U25/dout.
DSP Report: Generating DSP mul_32s_32s_48_1_1_U31/dout, operation Mode is: A2*B2.
DSP Report: register trunc_ln717_2_reg_1283_reg is absorbed into DSP mul_32s_32s_48_1_1_U31/dout.
DSP Report: register mul_32s_32s_48_1_1_U31/dout is absorbed into DSP mul_32s_32s_48_1_1_U31/dout.
DSP Report: operator mul_32s_32s_48_1_1_U31/dout is absorbed into DSP mul_32s_32s_48_1_1_U31/dout.
DSP Report: operator mul_32s_32s_48_1_1_U31/dout is absorbed into DSP mul_32s_32s_48_1_1_U31/dout.
DSP Report: Generating DSP mul_32s_32s_48_1_1_U31/dout, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register r_V_10_reg_1278_reg is absorbed into DSP mul_32s_32s_48_1_1_U31/dout.
DSP Report: register trunc_ln717_2_reg_1283_reg is absorbed into DSP mul_32s_32s_48_1_1_U31/dout.
DSP Report: operator mul_32s_32s_48_1_1_U31/dout is absorbed into DSP mul_32s_32s_48_1_1_U31/dout.
DSP Report: operator mul_32s_32s_48_1_1_U31/dout is absorbed into DSP mul_32s_32s_48_1_1_U31/dout.
DSP Report: Generating DSP mul_32s_32s_48_1_1_U31/dout, operation Mode is: A2*B2.
DSP Report: register mul_32s_32s_48_1_1_U31/dout is absorbed into DSP mul_32s_32s_48_1_1_U31/dout.
DSP Report: register mul_32s_32s_48_1_1_U31/dout is absorbed into DSP mul_32s_32s_48_1_1_U31/dout.
DSP Report: operator mul_32s_32s_48_1_1_U31/dout is absorbed into DSP mul_32s_32s_48_1_1_U31/dout.
DSP Report: operator mul_32s_32s_48_1_1_U31/dout is absorbed into DSP mul_32s_32s_48_1_1_U31/dout.
DSP Report: Generating DSP mul_32s_32s_48_1_1_U31/dout, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register r_V_10_reg_1278_reg is absorbed into DSP mul_32s_32s_48_1_1_U31/dout.
DSP Report: register mul_32s_32s_48_1_1_U31/dout is absorbed into DSP mul_32s_32s_48_1_1_U31/dout.
DSP Report: operator mul_32s_32s_48_1_1_U31/dout is absorbed into DSP mul_32s_32s_48_1_1_U31/dout.
DSP Report: operator mul_32s_32s_48_1_1_U31/dout is absorbed into DSP mul_32s_32s_48_1_1_U31/dout.
DSP Report: Generating DSP mul_32s_32s_48_1_1_U24/dout, operation Mode is: A2*B.
DSP Report: register mul_32s_32s_48_1_1_U24/dout is absorbed into DSP mul_32s_32s_48_1_1_U24/dout.
DSP Report: operator mul_32s_32s_48_1_1_U24/dout is absorbed into DSP mul_32s_32s_48_1_1_U24/dout.
DSP Report: operator mul_32s_32s_48_1_1_U24/dout is absorbed into DSP mul_32s_32s_48_1_1_U24/dout.
DSP Report: Generating DSP r_V_3_reg_1273_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register r_V_3_reg_1273_reg is absorbed into DSP r_V_3_reg_1273_reg.
DSP Report: operator mul_32s_32s_48_1_1_U24/dout is absorbed into DSP r_V_3_reg_1273_reg.
DSP Report: operator mul_32s_32s_48_1_1_U24/dout is absorbed into DSP r_V_3_reg_1273_reg.
DSP Report: Generating DSP mul_32s_32s_48_1_1_U24/dout, operation Mode is: A*B2.
DSP Report: register mul_32s_32s_48_1_1_U24/dout is absorbed into DSP mul_32s_32s_48_1_1_U24/dout.
DSP Report: operator mul_32s_32s_48_1_1_U24/dout is absorbed into DSP mul_32s_32s_48_1_1_U24/dout.
DSP Report: operator mul_32s_32s_48_1_1_U24/dout is absorbed into DSP mul_32s_32s_48_1_1_U24/dout.
DSP Report: Generating DSP r_V_3_reg_1273_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register r_V_3_reg_1273_reg is absorbed into DSP r_V_3_reg_1273_reg.
DSP Report: operator mul_32s_32s_48_1_1_U24/dout is absorbed into DSP r_V_3_reg_1273_reg.
DSP Report: operator mul_32s_32s_48_1_1_U24/dout is absorbed into DSP r_V_3_reg_1273_reg.
DSP Report: Generating DSP mul_32s_32s_48_1_1_U23/dout, operation Mode is: A2*B.
DSP Report: register mul_32s_32s_48_1_1_U23/dout is absorbed into DSP mul_32s_32s_48_1_1_U23/dout.
DSP Report: operator mul_32s_32s_48_1_1_U23/dout is absorbed into DSP mul_32s_32s_48_1_1_U23/dout.
DSP Report: operator mul_32s_32s_48_1_1_U23/dout is absorbed into DSP mul_32s_32s_48_1_1_U23/dout.
DSP Report: Generating DSP r_V_2_reg_1268_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register r_V_2_reg_1268_reg is absorbed into DSP r_V_2_reg_1268_reg.
DSP Report: operator mul_32s_32s_48_1_1_U23/dout is absorbed into DSP r_V_2_reg_1268_reg.
DSP Report: operator mul_32s_32s_48_1_1_U23/dout is absorbed into DSP r_V_2_reg_1268_reg.
DSP Report: Generating DSP mul_32s_32s_48_1_1_U23/dout, operation Mode is: A*B2.
DSP Report: register mul_32s_32s_48_1_1_U23/dout is absorbed into DSP mul_32s_32s_48_1_1_U23/dout.
DSP Report: operator mul_32s_32s_48_1_1_U23/dout is absorbed into DSP mul_32s_32s_48_1_1_U23/dout.
DSP Report: operator mul_32s_32s_48_1_1_U23/dout is absorbed into DSP mul_32s_32s_48_1_1_U23/dout.
DSP Report: Generating DSP r_V_2_reg_1268_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register r_V_2_reg_1268_reg is absorbed into DSP r_V_2_reg_1268_reg.
DSP Report: operator mul_32s_32s_48_1_1_U23/dout is absorbed into DSP r_V_2_reg_1268_reg.
DSP Report: operator mul_32s_32s_48_1_1_U23/dout is absorbed into DSP r_V_2_reg_1268_reg.
DSP Report: Generating DSP mul_32s_32s_48_1_1_U28/dout, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_48_1_1_U28/dout is absorbed into DSP mul_32s_32s_48_1_1_U28/dout.
DSP Report: operator mul_32s_32s_48_1_1_U28/dout is absorbed into DSP mul_32s_32s_48_1_1_U28/dout.
DSP Report: Generating DSP r_V_9_reg_1300_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register r_V_9_reg_1300_reg is absorbed into DSP r_V_9_reg_1300_reg.
DSP Report: operator mul_32s_32s_48_1_1_U28/dout is absorbed into DSP r_V_9_reg_1300_reg.
DSP Report: operator mul_32s_32s_48_1_1_U28/dout is absorbed into DSP r_V_9_reg_1300_reg.
DSP Report: Generating DSP mul_32s_32s_48_1_1_U28/dout, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_48_1_1_U28/dout is absorbed into DSP mul_32s_32s_48_1_1_U28/dout.
DSP Report: operator mul_32s_32s_48_1_1_U28/dout is absorbed into DSP mul_32s_32s_48_1_1_U28/dout.
DSP Report: Generating DSP r_V_9_reg_1300_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register r_V_9_reg_1300_reg is absorbed into DSP r_V_9_reg_1300_reg.
DSP Report: operator mul_32s_32s_48_1_1_U28/dout is absorbed into DSP r_V_9_reg_1300_reg.
DSP Report: operator mul_32s_32s_48_1_1_U28/dout is absorbed into DSP r_V_9_reg_1300_reg.
DSP Report: Generating DSP mul_32s_32s_48_1_1_U22/dout, operation Mode is: A2*B.
DSP Report: register mul_32s_32s_48_1_1_U22/dout is absorbed into DSP mul_32s_32s_48_1_1_U22/dout.
DSP Report: operator mul_32s_32s_48_1_1_U22/dout is absorbed into DSP mul_32s_32s_48_1_1_U22/dout.
DSP Report: operator mul_32s_32s_48_1_1_U22/dout is absorbed into DSP mul_32s_32s_48_1_1_U22/dout.
DSP Report: Generating DSP r_V_1_reg_1257_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register r_V_1_reg_1257_reg is absorbed into DSP r_V_1_reg_1257_reg.
DSP Report: operator mul_32s_32s_48_1_1_U22/dout is absorbed into DSP r_V_1_reg_1257_reg.
DSP Report: operator mul_32s_32s_48_1_1_U22/dout is absorbed into DSP r_V_1_reg_1257_reg.
DSP Report: Generating DSP mul_32s_32s_48_1_1_U22/dout, operation Mode is: A*B2.
DSP Report: register mul_32s_32s_48_1_1_U22/dout is absorbed into DSP mul_32s_32s_48_1_1_U22/dout.
DSP Report: operator mul_32s_32s_48_1_1_U22/dout is absorbed into DSP mul_32s_32s_48_1_1_U22/dout.
DSP Report: operator mul_32s_32s_48_1_1_U22/dout is absorbed into DSP mul_32s_32s_48_1_1_U22/dout.
DSP Report: Generating DSP r_V_1_reg_1257_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register r_V_1_reg_1257_reg is absorbed into DSP r_V_1_reg_1257_reg.
DSP Report: operator mul_32s_32s_48_1_1_U22/dout is absorbed into DSP r_V_1_reg_1257_reg.
DSP Report: operator mul_32s_32s_48_1_1_U22/dout is absorbed into DSP r_V_1_reg_1257_reg.
DSP Report: Generating DSP mul_32s_32s_48_1_1_U21/dout, operation Mode is: A2*B.
DSP Report: register mul_32s_32s_48_1_1_U21/dout is absorbed into DSP mul_32s_32s_48_1_1_U21/dout.
DSP Report: operator mul_32s_32s_48_1_1_U21/dout is absorbed into DSP mul_32s_32s_48_1_1_U21/dout.
DSP Report: operator mul_32s_32s_48_1_1_U21/dout is absorbed into DSP mul_32s_32s_48_1_1_U21/dout.
DSP Report: Generating DSP r_V_reg_1246_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register r_V_reg_1246_reg is absorbed into DSP r_V_reg_1246_reg.
DSP Report: operator mul_32s_32s_48_1_1_U21/dout is absorbed into DSP r_V_reg_1246_reg.
DSP Report: operator mul_32s_32s_48_1_1_U21/dout is absorbed into DSP r_V_reg_1246_reg.
DSP Report: Generating DSP mul_32s_32s_48_1_1_U21/dout, operation Mode is: A*B2.
DSP Report: register mul_32s_32s_48_1_1_U21/dout is absorbed into DSP mul_32s_32s_48_1_1_U21/dout.
DSP Report: operator mul_32s_32s_48_1_1_U21/dout is absorbed into DSP mul_32s_32s_48_1_1_U21/dout.
DSP Report: operator mul_32s_32s_48_1_1_U21/dout is absorbed into DSP mul_32s_32s_48_1_1_U21/dout.
DSP Report: Generating DSP r_V_reg_1246_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register r_V_reg_1246_reg is absorbed into DSP r_V_reg_1246_reg.
DSP Report: operator mul_32s_32s_48_1_1_U21/dout is absorbed into DSP r_V_reg_1246_reg.
DSP Report: operator mul_32s_32s_48_1_1_U21/dout is absorbed into DSP r_V_reg_1246_reg.
DSP Report: Generating DSP mul_32s_32s_48_1_1_U27/dout, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_48_1_1_U27/dout is absorbed into DSP mul_32s_32s_48_1_1_U27/dout.
DSP Report: operator mul_32s_32s_48_1_1_U27/dout is absorbed into DSP mul_32s_32s_48_1_1_U27/dout.
DSP Report: Generating DSP tmp_1_reg_1305_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register tmp_1_reg_1305_reg is absorbed into DSP tmp_1_reg_1305_reg.
DSP Report: operator mul_32s_32s_48_1_1_U27/dout is absorbed into DSP tmp_1_reg_1305_reg.
DSP Report: operator mul_32s_32s_48_1_1_U27/dout is absorbed into DSP tmp_1_reg_1305_reg.
DSP Report: Generating DSP mul_32s_32s_48_1_1_U27/dout, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_48_1_1_U27/dout is absorbed into DSP mul_32s_32s_48_1_1_U27/dout.
DSP Report: operator mul_32s_32s_48_1_1_U27/dout is absorbed into DSP mul_32s_32s_48_1_1_U27/dout.
DSP Report: Generating DSP tmp_1_reg_1305_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register tmp_1_reg_1305_reg is absorbed into DSP tmp_1_reg_1305_reg.
DSP Report: operator mul_32s_32s_48_1_1_U27/dout is absorbed into DSP tmp_1_reg_1305_reg.
DSP Report: operator mul_32s_32s_48_1_1_U27/dout is absorbed into DSP tmp_1_reg_1305_reg.
DSP Report: Generating DSP mul_32s_32s_48_1_1_U33/dout, operation Mode is: A*B2.
DSP Report: register trunc_ln717_2_reg_1283_reg is absorbed into DSP mul_32s_32s_48_1_1_U33/dout.
DSP Report: operator mul_32s_32s_48_1_1_U33/dout is absorbed into DSP mul_32s_32s_48_1_1_U33/dout.
DSP Report: operator mul_32s_32s_48_1_1_U33/dout is absorbed into DSP mul_32s_32s_48_1_1_U33/dout.
DSP Report: Generating DSP mul_32s_32s_48_1_1_U33/dout, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register trunc_ln717_2_reg_1283_reg is absorbed into DSP mul_32s_32s_48_1_1_U33/dout.
DSP Report: operator mul_32s_32s_48_1_1_U33/dout is absorbed into DSP mul_32s_32s_48_1_1_U33/dout.
DSP Report: operator mul_32s_32s_48_1_1_U33/dout is absorbed into DSP mul_32s_32s_48_1_1_U33/dout.
DSP Report: Generating DSP mul_32s_32s_48_1_1_U33/dout, operation Mode is: A2*B.
DSP Report: register mul_32s_32s_48_1_1_U33/dout is absorbed into DSP mul_32s_32s_48_1_1_U33/dout.
DSP Report: operator mul_32s_32s_48_1_1_U33/dout is absorbed into DSP mul_32s_32s_48_1_1_U33/dout.
DSP Report: operator mul_32s_32s_48_1_1_U33/dout is absorbed into DSP mul_32s_32s_48_1_1_U33/dout.
DSP Report: Generating DSP mul_32s_32s_48_1_1_U33/dout, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_32s_32s_48_1_1_U33/dout is absorbed into DSP mul_32s_32s_48_1_1_U33/dout.
DSP Report: operator mul_32s_32s_48_1_1_U33/dout is absorbed into DSP mul_32s_32s_48_1_1_U33/dout.
DSP Report: operator mul_32s_32s_48_1_1_U33/dout is absorbed into DSP mul_32s_32s_48_1_1_U33/dout.
DSP Report: Generating DSP mul_32s_32s_48_1_1_U30/dout, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_48_1_1_U30/dout is absorbed into DSP mul_32s_32s_48_1_1_U30/dout.
DSP Report: operator mul_32s_32s_48_1_1_U30/dout is absorbed into DSP mul_32s_32s_48_1_1_U30/dout.
DSP Report: Generating DSP mul_32s_32s_48_1_1_U30/dout, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_32s_32s_48_1_1_U30/dout is absorbed into DSP mul_32s_32s_48_1_1_U30/dout.
DSP Report: operator mul_32s_32s_48_1_1_U30/dout is absorbed into DSP mul_32s_32s_48_1_1_U30/dout.
DSP Report: Generating DSP mul_32s_32s_48_1_1_U30/dout, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_48_1_1_U30/dout is absorbed into DSP mul_32s_32s_48_1_1_U30/dout.
DSP Report: operator mul_32s_32s_48_1_1_U30/dout is absorbed into DSP mul_32s_32s_48_1_1_U30/dout.
DSP Report: Generating DSP mul_32s_32s_48_1_1_U30/dout, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_32s_32s_48_1_1_U30/dout is absorbed into DSP mul_32s_32s_48_1_1_U30/dout.
DSP Report: operator mul_32s_32s_48_1_1_U30/dout is absorbed into DSP mul_32s_32s_48_1_1_U30/dout.
DSP Report: Generating DSP mul_32s_32s_48_1_1_U29/dout, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_48_1_1_U29/dout is absorbed into DSP mul_32s_32s_48_1_1_U29/dout.
DSP Report: operator mul_32s_32s_48_1_1_U29/dout is absorbed into DSP mul_32s_32s_48_1_1_U29/dout.
DSP Report: Generating DSP mul_32s_32s_48_1_1_U29/dout, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_32s_32s_48_1_1_U29/dout is absorbed into DSP mul_32s_32s_48_1_1_U29/dout.
DSP Report: operator mul_32s_32s_48_1_1_U29/dout is absorbed into DSP mul_32s_32s_48_1_1_U29/dout.
DSP Report: Generating DSP mul_32s_32s_48_1_1_U29/dout, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_48_1_1_U29/dout is absorbed into DSP mul_32s_32s_48_1_1_U29/dout.
DSP Report: operator mul_32s_32s_48_1_1_U29/dout is absorbed into DSP mul_32s_32s_48_1_1_U29/dout.
DSP Report: Generating DSP mul_32s_32s_48_1_1_U29/dout, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_32s_32s_48_1_1_U29/dout is absorbed into DSP mul_32s_32s_48_1_1_U29/dout.
DSP Report: operator mul_32s_32s_48_1_1_U29/dout is absorbed into DSP mul_32s_32s_48_1_1_U29/dout.
DSP Report: Generating DSP mul_32s_32s_48_1_1_U46/dout, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_48_1_1_U46/dout is absorbed into DSP mul_32s_32s_48_1_1_U46/dout.
DSP Report: register mul_32s_32s_48_1_1_U46/dout is absorbed into DSP mul_32s_32s_48_1_1_U46/dout.
DSP Report: operator mul_32s_32s_48_1_1_U46/dout is absorbed into DSP mul_32s_32s_48_1_1_U46/dout.
DSP Report: operator mul_32s_32s_48_1_1_U46/dout is absorbed into DSP mul_32s_32s_48_1_1_U46/dout.
DSP Report: Generating DSP mul_32s_32s_48_1_1_U46/dout, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register temp_val_V_reg_1336_pp0_iter38_reg_reg is absorbed into DSP mul_32s_32s_48_1_1_U46/dout.
DSP Report: register temp_val_V_reg_1336_pp0_iter39_reg_reg is absorbed into DSP mul_32s_32s_48_1_1_U46/dout.
DSP Report: operator mul_32s_32s_48_1_1_U46/dout is absorbed into DSP mul_32s_32s_48_1_1_U46/dout.
DSP Report: operator mul_32s_32s_48_1_1_U46/dout is absorbed into DSP mul_32s_32s_48_1_1_U46/dout.
DSP Report: Generating DSP mul_32s_32s_48_1_1_U46/dout, operation Mode is: A*B''.
DSP Report: register mul_32s_32s_48_1_1_U46/dout is absorbed into DSP mul_32s_32s_48_1_1_U46/dout.
DSP Report: register mul_32s_32s_48_1_1_U46/dout is absorbed into DSP mul_32s_32s_48_1_1_U46/dout.
DSP Report: operator mul_32s_32s_48_1_1_U46/dout is absorbed into DSP mul_32s_32s_48_1_1_U46/dout.
DSP Report: operator mul_32s_32s_48_1_1_U46/dout is absorbed into DSP mul_32s_32s_48_1_1_U46/dout.
DSP Report: Generating DSP mul_32s_32s_48_1_1_U46/dout, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register temp_val_V_reg_1336_pp0_iter38_reg_reg is absorbed into DSP mul_32s_32s_48_1_1_U46/dout.
DSP Report: register temp_val_V_reg_1336_pp0_iter39_reg_reg is absorbed into DSP mul_32s_32s_48_1_1_U46/dout.
DSP Report: operator mul_32s_32s_48_1_1_U46/dout is absorbed into DSP mul_32s_32s_48_1_1_U46/dout.
DSP Report: operator mul_32s_32s_48_1_1_U46/dout is absorbed into DSP mul_32s_32s_48_1_1_U46/dout.
DSP Report: Generating DSP mul_32s_32s_48_1_1_U45/dout, operation Mode is: A2*B''.
DSP Report: register sext_ln1171_reg_1241_pp0_iter2_reg_reg is absorbed into DSP mul_32s_32s_48_1_1_U45/dout.
DSP Report: register sext_ln1171_reg_1241_pp0_iter3_reg_reg is absorbed into DSP mul_32s_32s_48_1_1_U45/dout.
DSP Report: register mul_32s_32s_48_1_1_U45/dout is absorbed into DSP mul_32s_32s_48_1_1_U45/dout.
DSP Report: operator mul_32s_32s_48_1_1_U45/dout is absorbed into DSP mul_32s_32s_48_1_1_U45/dout.
DSP Report: operator mul_32s_32s_48_1_1_U45/dout is absorbed into DSP mul_32s_32s_48_1_1_U45/dout.
DSP Report: Generating DSP mul_32s_32s_48_1_1_U45/dout, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register trunc_ln717_4_reg_1351_reg is absorbed into DSP mul_32s_32s_48_1_1_U45/dout.
DSP Report: register sext_ln1171_reg_1241_pp0_iter2_reg_reg is absorbed into DSP mul_32s_32s_48_1_1_U45/dout.
DSP Report: register sext_ln1171_reg_1241_pp0_iter3_reg_reg is absorbed into DSP mul_32s_32s_48_1_1_U45/dout.
DSP Report: operator mul_32s_32s_48_1_1_U45/dout is absorbed into DSP mul_32s_32s_48_1_1_U45/dout.
DSP Report: operator mul_32s_32s_48_1_1_U45/dout is absorbed into DSP mul_32s_32s_48_1_1_U45/dout.
DSP Report: Generating DSP mul_32s_32s_48_1_1_U45/dout, operation Mode is: A''*B2.
DSP Report: register mul_32s_32s_48_1_1_U45/dout is absorbed into DSP mul_32s_32s_48_1_1_U45/dout.
DSP Report: register mul_32s_32s_48_1_1_U45/dout is absorbed into DSP mul_32s_32s_48_1_1_U45/dout.
DSP Report: register mul_32s_32s_48_1_1_U45/dout is absorbed into DSP mul_32s_32s_48_1_1_U45/dout.
DSP Report: operator mul_32s_32s_48_1_1_U45/dout is absorbed into DSP mul_32s_32s_48_1_1_U45/dout.
DSP Report: operator mul_32s_32s_48_1_1_U45/dout is absorbed into DSP mul_32s_32s_48_1_1_U45/dout.
DSP Report: Generating DSP mul_32s_32s_48_1_1_U45/dout, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register trunc_ln717_4_reg_1351_reg is absorbed into DSP mul_32s_32s_48_1_1_U45/dout.
DSP Report: register mul_32s_32s_48_1_1_U45/dout is absorbed into DSP mul_32s_32s_48_1_1_U45/dout.
DSP Report: register mul_32s_32s_48_1_1_U45/dout is absorbed into DSP mul_32s_32s_48_1_1_U45/dout.
DSP Report: operator mul_32s_32s_48_1_1_U45/dout is absorbed into DSP mul_32s_32s_48_1_1_U45/dout.
DSP Report: operator mul_32s_32s_48_1_1_U45/dout is absorbed into DSP mul_32s_32s_48_1_1_U45/dout.
DSP Report: Generating DSP mul_32s_32s_48_1_1_U44/dout, operation Mode is: A''*B2.
DSP Report: register trunc_ln717_3_reg_1346_reg is absorbed into DSP mul_32s_32s_48_1_1_U44/dout.
DSP Report: register mul_32s_32s_48_1_1_U44/dout is absorbed into DSP mul_32s_32s_48_1_1_U44/dout.
DSP Report: register mul_32s_32s_48_1_1_U44/dout is absorbed into DSP mul_32s_32s_48_1_1_U44/dout.
DSP Report: operator mul_32s_32s_48_1_1_U44/dout is absorbed into DSP mul_32s_32s_48_1_1_U44/dout.
DSP Report: operator mul_32s_32s_48_1_1_U44/dout is absorbed into DSP mul_32s_32s_48_1_1_U44/dout.
DSP Report: Generating DSP mul_32s_32s_48_1_1_U44/dout, operation Mode is: (PCIN>>17)+A2*B''.
DSP Report: register sext_ln1171_1_reg_1251_pp0_iter2_reg_reg is absorbed into DSP mul_32s_32s_48_1_1_U44/dout.
DSP Report: register sext_ln1171_1_reg_1251_pp0_iter3_reg_reg is absorbed into DSP mul_32s_32s_48_1_1_U44/dout.
DSP Report: register trunc_ln717_3_reg_1346_reg is absorbed into DSP mul_32s_32s_48_1_1_U44/dout.
DSP Report: operator mul_32s_32s_48_1_1_U44/dout is absorbed into DSP mul_32s_32s_48_1_1_U44/dout.
DSP Report: operator mul_32s_32s_48_1_1_U44/dout is absorbed into DSP mul_32s_32s_48_1_1_U44/dout.
DSP Report: Generating DSP mul_32s_32s_48_1_1_U44/dout, operation Mode is: A2*B''.
DSP Report: register mul_32s_32s_48_1_1_U44/dout is absorbed into DSP mul_32s_32s_48_1_1_U44/dout.
DSP Report: register mul_32s_32s_48_1_1_U44/dout is absorbed into DSP mul_32s_32s_48_1_1_U44/dout.
DSP Report: register mul_32s_32s_48_1_1_U44/dout is absorbed into DSP mul_32s_32s_48_1_1_U44/dout.
DSP Report: operator mul_32s_32s_48_1_1_U44/dout is absorbed into DSP mul_32s_32s_48_1_1_U44/dout.
DSP Report: operator mul_32s_32s_48_1_1_U44/dout is absorbed into DSP mul_32s_32s_48_1_1_U44/dout.
DSP Report: Generating DSP mul_32s_32s_48_1_1_U44/dout, operation Mode is: (PCIN>>17)+A2*B''.
DSP Report: register sext_ln1171_1_reg_1251_pp0_iter2_reg_reg is absorbed into DSP mul_32s_32s_48_1_1_U44/dout.
DSP Report: register sext_ln1171_1_reg_1251_pp0_iter3_reg_reg is absorbed into DSP mul_32s_32s_48_1_1_U44/dout.
DSP Report: register mul_32s_32s_48_1_1_U44/dout is absorbed into DSP mul_32s_32s_48_1_1_U44/dout.
DSP Report: operator mul_32s_32s_48_1_1_U44/dout is absorbed into DSP mul_32s_32s_48_1_1_U44/dout.
DSP Report: operator mul_32s_32s_48_1_1_U44/dout is absorbed into DSP mul_32s_32s_48_1_1_U44/dout.
DSP Report: Generating DSP mul_32s_32s_48_1_1_U43/dout, operation Mode is: A''*B2.
DSP Report: register trunc_ln717_s_reg_1341_reg is absorbed into DSP mul_32s_32s_48_1_1_U43/dout.
DSP Report: register mul_32s_32s_48_1_1_U43/dout is absorbed into DSP mul_32s_32s_48_1_1_U43/dout.
DSP Report: register mul_32s_32s_48_1_1_U43/dout is absorbed into DSP mul_32s_32s_48_1_1_U43/dout.
DSP Report: operator mul_32s_32s_48_1_1_U43/dout is absorbed into DSP mul_32s_32s_48_1_1_U43/dout.
DSP Report: operator mul_32s_32s_48_1_1_U43/dout is absorbed into DSP mul_32s_32s_48_1_1_U43/dout.
DSP Report: Generating DSP mul_32s_32s_48_1_1_U43/dout, operation Mode is: (PCIN>>17)+A2*B''.
DSP Report: register sext_ln1171_2_reg_1262_pp0_iter2_reg_reg is absorbed into DSP mul_32s_32s_48_1_1_U43/dout.
DSP Report: register sext_ln1171_2_reg_1262_pp0_iter3_reg_reg is absorbed into DSP mul_32s_32s_48_1_1_U43/dout.
DSP Report: register trunc_ln717_s_reg_1341_reg is absorbed into DSP mul_32s_32s_48_1_1_U43/dout.
DSP Report: operator mul_32s_32s_48_1_1_U43/dout is absorbed into DSP mul_32s_32s_48_1_1_U43/dout.
DSP Report: operator mul_32s_32s_48_1_1_U43/dout is absorbed into DSP mul_32s_32s_48_1_1_U43/dout.
DSP Report: Generating DSP mul_32s_32s_48_1_1_U43/dout, operation Mode is: A2*B''.
DSP Report: register mul_32s_32s_48_1_1_U43/dout is absorbed into DSP mul_32s_32s_48_1_1_U43/dout.
DSP Report: register mul_32s_32s_48_1_1_U43/dout is absorbed into DSP mul_32s_32s_48_1_1_U43/dout.
DSP Report: register mul_32s_32s_48_1_1_U43/dout is absorbed into DSP mul_32s_32s_48_1_1_U43/dout.
DSP Report: operator mul_32s_32s_48_1_1_U43/dout is absorbed into DSP mul_32s_32s_48_1_1_U43/dout.
DSP Report: operator mul_32s_32s_48_1_1_U43/dout is absorbed into DSP mul_32s_32s_48_1_1_U43/dout.
DSP Report: Generating DSP mul_32s_32s_48_1_1_U43/dout, operation Mode is: (PCIN>>17)+A2*B''.
DSP Report: register sext_ln1171_2_reg_1262_pp0_iter2_reg_reg is absorbed into DSP mul_32s_32s_48_1_1_U43/dout.
DSP Report: register sext_ln1171_2_reg_1262_pp0_iter3_reg_reg is absorbed into DSP mul_32s_32s_48_1_1_U43/dout.
DSP Report: register mul_32s_32s_48_1_1_U43/dout is absorbed into DSP mul_32s_32s_48_1_1_U43/dout.
DSP Report: operator mul_32s_32s_48_1_1_U43/dout is absorbed into DSP mul_32s_32s_48_1_1_U43/dout.
DSP Report: operator mul_32s_32s_48_1_1_U43/dout is absorbed into DSP mul_32s_32s_48_1_1_U43/dout.
DSP Report: Generating DSP mul_32s_32s_48_1_1_U48/dout, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_48_1_1_U48/dout is absorbed into DSP mul_32s_32s_48_1_1_U48/dout.
DSP Report: register mul_32s_32s_48_1_1_U48/dout is absorbed into DSP mul_32s_32s_48_1_1_U48/dout.
DSP Report: operator mul_32s_32s_48_1_1_U48/dout is absorbed into DSP mul_32s_32s_48_1_1_U48/dout.
DSP Report: operator mul_32s_32s_48_1_1_U48/dout is absorbed into DSP mul_32s_32s_48_1_1_U48/dout.
DSP Report: Generating DSP local_t_V_reg_1386_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register temp_val_V_2_reg_1366_pp0_iter38_reg_reg is absorbed into DSP local_t_V_reg_1386_reg.
DSP Report: register temp_val_V_2_reg_1366_pp0_iter39_reg_reg is absorbed into DSP local_t_V_reg_1386_reg.
DSP Report: register local_t_V_reg_1386_reg is absorbed into DSP local_t_V_reg_1386_reg.
DSP Report: operator mul_32s_32s_48_1_1_U48/dout is absorbed into DSP local_t_V_reg_1386_reg.
DSP Report: operator mul_32s_32s_48_1_1_U48/dout is absorbed into DSP local_t_V_reg_1386_reg.
DSP Report: Generating DSP mul_32s_32s_48_1_1_U48/dout, operation Mode is: A*B''.
DSP Report: register mul_32s_32s_48_1_1_U48/dout is absorbed into DSP mul_32s_32s_48_1_1_U48/dout.
DSP Report: register mul_32s_32s_48_1_1_U48/dout is absorbed into DSP mul_32s_32s_48_1_1_U48/dout.
DSP Report: operator mul_32s_32s_48_1_1_U48/dout is absorbed into DSP mul_32s_32s_48_1_1_U48/dout.
DSP Report: operator mul_32s_32s_48_1_1_U48/dout is absorbed into DSP mul_32s_32s_48_1_1_U48/dout.
DSP Report: Generating DSP local_t_V_reg_1386_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register temp_val_V_2_reg_1366_pp0_iter38_reg_reg is absorbed into DSP local_t_V_reg_1386_reg.
DSP Report: register temp_val_V_2_reg_1366_pp0_iter39_reg_reg is absorbed into DSP local_t_V_reg_1386_reg.
DSP Report: register local_t_V_reg_1386_reg is absorbed into DSP local_t_V_reg_1386_reg.
DSP Report: operator mul_32s_32s_48_1_1_U48/dout is absorbed into DSP local_t_V_reg_1386_reg.
DSP Report: operator mul_32s_32s_48_1_1_U48/dout is absorbed into DSP local_t_V_reg_1386_reg.
warning: Removed RAM P3_DRAM_m_axi_U/bus_write/buff_wdata/mem_reg due to inactive write enable
INFO: [Synth 8-5779] Default cascade height of 4 will be used for BRAM '"inst/P2_V_0_U/ram_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 18 for RAM "inst/P2_V_0_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM "inst/P2_V_0_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "inst/P2_V_0_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "inst/P2_V_0_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 4 will be used for BRAM '"inst/P1_V_2_U/ram_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 18 for RAM "inst/P1_V_2_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM "inst/P1_V_2_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "inst/P1_V_2_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "inst/P1_V_2_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 4 will be used for BRAM '"inst/P2_V_1_U/ram_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 18 for RAM "inst/P2_V_1_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM "inst/P2_V_1_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "inst/P2_V_1_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "inst/P2_V_1_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 4 will be used for BRAM '"inst/P2_V_2_U/ram_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 18 for RAM "inst/P2_V_2_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM "inst/P2_V_2_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "inst/P2_V_2_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "inst/P2_V_2_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 4 will be used for BRAM '"inst/P3_V_0_U/ram_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 18 for RAM "inst/P3_V_0_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM "inst/P3_V_0_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "inst/P3_V_0_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "inst/P3_V_0_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 4 will be used for BRAM '"inst/P3_V_1_U/ram_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 18 for RAM "inst/P3_V_1_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM "inst/P3_V_1_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "inst/P3_V_1_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "inst/P3_V_1_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 4 will be used for BRAM '"inst/P3_V_2_U/ram_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 18 for RAM "inst/P3_V_2_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM "inst/P3_V_2_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "inst/P3_V_2_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "inst/P3_V_2_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 4 will be used for BRAM '"inst/P1_V_1_U/ram_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 18 for RAM "inst/P1_V_1_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM "inst/P1_V_1_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "inst/P1_V_1_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "inst/P1_V_1_U/ram_reg"
warning: Removed RAM bus_write/buff_wdata/mem_reg due to inactive write enable
INFO: [Synth 8-5779] Default cascade height of 4 will be used for BRAM '"inst/P1_V_0_U/ram_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 18 for RAM "inst/P1_V_0_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM "inst/P1_V_0_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "inst/P1_V_0_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "inst/P1_V_0_U/ram_reg"
warning: Removed RAM bus_write/buff_wdata/mem_reg due to inactive write enable
warning: Removed RAM bus_write/buff_wdata/mem_reg due to inactive write enable
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:44 ; elapsed = 00:01:59 . Memory (MB): peak = 3183.301 ; gain = 365.527 ; free physical = 4837 ; free virtual = 99586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
+----------------------------------+---------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                       | RTL Object                                  | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+----------------------------------+---------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|inst                              | P3_DRAM_m_axi_U/bus_read/buff_rdata/mem_reg | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst                              | P2_V_0_U/ram_reg                            | 6 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 7      | 4,2,1,1         | 
|inst                              | P1_V_2_U/ram_reg                            | 6 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 7      | 4,2,1,1         | 
|inst                              | P2_V_1_U/ram_reg                            | 6 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 7      | 4,2,1,1         | 
|inst                              | P2_V_2_U/ram_reg                            | 6 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 7      | 4,2,1,1         | 
|inst                              | P3_V_0_U/ram_reg                            | 6 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 7      | 4,2,1,1         | 
|inst                              | P3_V_1_U/ram_reg                            | 6 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 7      | 4,2,1,1         | 
|inst                              | P3_V_2_U/ram_reg                            | 6 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 7      | 4,2,1,1         | 
|inst                              | P1_V_1_U/ram_reg                            | 6 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 7      | 4,2,1,1         | 
|inst/i_3_1/P2_DRAM_m_axi_U        | bus_read/buff_rdata/mem_reg                 | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst                              | P1_V_0_U/ram_reg                            | 6 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 7      | 4,2,1,1         | 
|inst/i_3_1/intersectIndex_m_axi_U | bus_write/buff_wdata/mem_reg                | 256 x 36(READ_FIRST)   | W |   | 256 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst/i_3_2/P1_DRAM_m_axi_U        | bus_read/buff_rdata/mem_reg                 | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst/i_3_2/dir_m_axi_U            | bus_read/buff_rdata/mem_reg                 | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
+----------------------------------+---------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping	Report (see note below)
+-----------------------------------------------------------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                      | DSP Mapping       | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------------------------------------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|rayTriangleIntersect_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP | A2*B2             | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|rayTriangleIntersect_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP | (PCIN>>17)+A2*B2  | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|rayTriangleIntersect_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP | A2*B2             | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|rayTriangleIntersect_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP | (PCIN>>17)+A2*B2  | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|rayTriangleIntersect_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP | A2*B2             | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|rayTriangleIntersect_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP | (PCIN>>17)+A2*B2  | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|rayTriangleIntersect_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP | A2*B2             | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|rayTriangleIntersect_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP | (PCIN>>17)+A2*B2  | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|rayTriangleIntersect_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP | A2*B2             | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|rayTriangleIntersect_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP | (PCIN>>17)+A2*B   | 15     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|rayTriangleIntersect_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP | A2*B2             | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|rayTriangleIntersect_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP | (PCIN>>17)+A2*B   | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|rayTriangleIntersect_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP | A2*B2             | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|rayTriangleIntersect_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP | (PCIN>>17)+A2*B2  | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|rayTriangleIntersect_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP | A2*B2             | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|rayTriangleIntersect_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP | (PCIN>>17)+A2*B2  | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|rayTriangleIntersect_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP | A2*B              | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|rayTriangleIntersect_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP | (PCIN>>17)+A*B2   | 15     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|rayTriangleIntersect_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP | A*B2              | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|rayTriangleIntersect_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP | (PCIN>>17)+A*B2   | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|rayTriangleIntersect_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP | A2*B2             | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|rayTriangleIntersect_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP | (PCIN>>17)+A2*B   | 15     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|rayTriangleIntersect_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP | A2*B2             | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|rayTriangleIntersect_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP | (PCIN>>17)+A2*B   | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|rayTriangleIntersect_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP | A2*B              | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|rayTriangleIntersect_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP | (PCIN>>17)+A*B2   | 15     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|rayTriangleIntersect_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP | A*B2              | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|rayTriangleIntersect_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP | (PCIN>>17)+A*B2   | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|rayTriangleIntersect_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP | A2*B2             | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|rayTriangleIntersect_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP | (PCIN>>17)+A2*B2  | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|rayTriangleIntersect_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP | A2*B2             | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|rayTriangleIntersect_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP | (PCIN>>17)+A2*B2  | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|rayTriangleIntersect_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP | A2*B2             | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|rayTriangleIntersect_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP | (PCIN>>17)+A2*B   | 15     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|rayTriangleIntersect_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP | A2*B2             | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|rayTriangleIntersect_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP | (PCIN>>17)+A2*B   | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|rayTriangleIntersect_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP | A''*B             | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|rayTriangleIntersect_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP | (PCIN>>17)+A*B''  | 15     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|rayTriangleIntersect_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP | A*B''             | 18     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|rayTriangleIntersect_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP | (PCIN>>17)+A*B''  | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|rayTriangleIntersect_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP | A2*B2             | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|rayTriangleIntersect_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP | (PCIN>>17)+A2*B   | 15     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|rayTriangleIntersect_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP | A2*B2             | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|rayTriangleIntersect_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP | (PCIN>>17)+A2*B   | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|rayTriangleIntersect_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP | A2*B2             | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|rayTriangleIntersect_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP | (PCIN>>17)+A2*B   | 15     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|rayTriangleIntersect_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP | A2*B2             | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|rayTriangleIntersect_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP | (PCIN>>17)+A2*B   | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|rayTriangleIntersect_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP | A2*B2             | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|rayTriangleIntersect_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP | (PCIN>>17)+A2*B2  | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|rayTriangleIntersect_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP | A2*B2             | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|rayTriangleIntersect_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP | (PCIN>>17)+A2*B2  | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|rayTriangleIntersect_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP | A2*B              | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|rayTriangleIntersect_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP | (PCIN>>17)+A*B    | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|rayTriangleIntersect_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP | A*B2              | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|rayTriangleIntersect_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP | (PCIN>>17)+A*B    | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|rayTriangleIntersect_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP | A2*B              | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|rayTriangleIntersect_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP | (PCIN>>17)+A*B    | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|rayTriangleIntersect_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP | A*B2              | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|rayTriangleIntersect_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP | (PCIN>>17)+A*B    | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|rayTriangleIntersect_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP | A*B               | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|rayTriangleIntersect_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP | (PCIN>>17)+A*B    | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|rayTriangleIntersect_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP | A*B               | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|rayTriangleIntersect_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP | (PCIN>>17)+A*B    | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|rayTriangleIntersect_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP | A2*B              | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|rayTriangleIntersect_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP | (PCIN>>17)+A*B    | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|rayTriangleIntersect_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP | A*B2              | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|rayTriangleIntersect_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP | (PCIN>>17)+A*B    | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|rayTriangleIntersect_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP | A2*B              | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|rayTriangleIntersect_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP | (PCIN>>17)+A*B    | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|rayTriangleIntersect_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP | A*B2              | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|rayTriangleIntersect_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP | (PCIN>>17)+A*B    | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|rayTriangleIntersect_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP | A*B               | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|rayTriangleIntersect_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP | (PCIN>>17)+A*B    | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|rayTriangleIntersect_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP | A*B               | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|rayTriangleIntersect_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP | (PCIN>>17)+A*B    | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|rayTriangleIntersect_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP | A*B2              | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|rayTriangleIntersect_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP | (PCIN>>17)+A2*B   | 15     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|rayTriangleIntersect_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP | A2*B              | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|rayTriangleIntersect_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP | (PCIN>>17)+A2*B   | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|rayTriangleIntersect_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP | A*B               | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|rayTriangleIntersect_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP | (PCIN>>17)+A*B    | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|rayTriangleIntersect_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP | A*B               | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|rayTriangleIntersect_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP | (PCIN>>17)+A*B    | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|rayTriangleIntersect_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP | A*B               | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|rayTriangleIntersect_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP | (PCIN>>17)+A*B    | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|rayTriangleIntersect_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP | A*B               | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|rayTriangleIntersect_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP | (PCIN>>17)+A*B    | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|rayTriangleIntersect_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP | A''*B             | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|rayTriangleIntersect_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP | (PCIN>>17)+A*B''  | 15     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|rayTriangleIntersect_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP | A*B''             | 18     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|rayTriangleIntersect_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP | (PCIN>>17)+A*B''  | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|rayTriangleIntersect_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP | A2*B''            | 18     | 15     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|rayTriangleIntersect_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP | (PCIN>>17)+A''*B2 | 15     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|rayTriangleIntersect_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP | A''*B2            | 18     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|rayTriangleIntersect_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP | (PCIN>>17)+A''*B2 | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|rayTriangleIntersect_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP | A''*B2            | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|rayTriangleIntersect_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP | (PCIN>>17)+A2*B'' | 15     | 15     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|rayTriangleIntersect_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP | A2*B''            | 18     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|rayTriangleIntersect_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP | (PCIN>>17)+A2*B'' | 18     | 15     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|rayTriangleIntersect_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP | A''*B2            | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|rayTriangleIntersect_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP | (PCIN>>17)+A2*B'' | 15     | 15     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|rayTriangleIntersect_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP | A2*B''            | 18     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|rayTriangleIntersect_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP | (PCIN>>17)+A2*B'' | 18     | 15     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|rayTriangleIntersect_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP | A''*B             | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|rayTriangleIntersect_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP | (PCIN>>17)+A*B''  | 15     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|rayTriangleIntersect_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP | A*B''             | 18     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|rayTriangleIntersect_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP | (PCIN>>17)+A*B''  | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
+-----------------------------------------------------------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:09 ; elapsed = 00:03:13 . Memory (MB): peak = 3573.609 ; gain = 755.836 ; free physical = 15792 ; free virtual = 110493
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5556] The block RAM "inst/P1_V_2_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 18 for RAM "inst/P1_V_2_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM "inst/P1_V_2_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "inst/P1_V_2_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "inst/P1_V_2_U/ram_reg"
INFO: [Synth 8-5556] The block RAM "inst/P2_V_1_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 18 for RAM "inst/P2_V_1_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM "inst/P2_V_1_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "inst/P2_V_1_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "inst/P2_V_1_U/ram_reg"
INFO: [Synth 8-5556] The block RAM "inst/P2_V_2_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 18 for RAM "inst/P2_V_2_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM "inst/P2_V_2_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "inst/P2_V_2_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "inst/P2_V_2_U/ram_reg"
INFO: [Synth 8-5556] The block RAM "inst/P3_V_0_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 18 for RAM "inst/P3_V_0_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM "inst/P3_V_0_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "inst/P3_V_0_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "inst/P3_V_0_U/ram_reg"
INFO: [Synth 8-5556] The block RAM "inst/P3_V_1_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 18 for RAM "inst/P3_V_1_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM "inst/P3_V_1_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "inst/P3_V_1_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "inst/P3_V_1_U/ram_reg"
INFO: [Synth 8-5556] The block RAM "inst/P3_V_2_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 18 for RAM "inst/P3_V_2_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM "inst/P3_V_2_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "inst/P3_V_2_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "inst/P3_V_2_U/ram_reg"
INFO: [Synth 8-5556] The block RAM "inst/P1_V_1_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 18 for RAM "inst/P1_V_1_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM "inst/P1_V_1_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "inst/P1_V_1_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "inst/P1_V_1_U/ram_reg"
INFO: [Synth 8-5556] The block RAM "inst/P1_V_0_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 18 for RAM "inst/P1_V_0_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM "inst/P1_V_0_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "inst/P1_V_0_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "inst/P1_V_0_U/ram_reg"
INFO: [Synth 8-5556] The block RAM "inst/P2_V_0_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 18 for RAM "inst/P2_V_0_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM "inst/P2_V_0_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "inst/P2_V_0_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "inst/P2_V_0_U/ram_reg"
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:23 ; elapsed = 00:03:28 . Memory (MB): peak = 3785.633 ; gain = 967.859 ; free physical = 17842 ; free virtual = 112537
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+----------------------------------+---------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                       | RTL Object                                  | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+----------------------------------+---------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|inst                              | P3_DRAM_m_axi_U/bus_read/buff_rdata/mem_reg | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst                              | P2_V_0_U/ram_reg                            | 6 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 7      | 4,2,1,1         | 
|inst                              | P1_V_2_U/ram_reg                            | 6 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 7      | 4,2,1,1         | 
|inst                              | P2_V_1_U/ram_reg                            | 6 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 7      | 4,2,1,1         | 
|inst                              | P2_V_2_U/ram_reg                            | 6 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 7      | 4,2,1,1         | 
|inst                              | P3_V_0_U/ram_reg                            | 6 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 7      | 4,2,1,1         | 
|inst                              | P3_V_1_U/ram_reg                            | 6 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 7      | 4,2,1,1         | 
|inst                              | P3_V_2_U/ram_reg                            | 6 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 7      | 4,2,1,1         | 
|inst                              | P1_V_1_U/ram_reg                            | 6 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 7      | 4,2,1,1         | 
|inst/i_3_1/P2_DRAM_m_axi_U        | bus_read/buff_rdata/mem_reg                 | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst                              | P1_V_0_U/ram_reg                            | 6 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 7      | 4,2,1,1         | 
|inst/i_3_1/intersectIndex_m_axi_U | bus_write/buff_wdata/mem_reg                | 256 x 36(READ_FIRST)   | W |   | 256 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst/i_3_2/P1_DRAM_m_axi_U        | bus_read/buff_rdata/mem_reg                 | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst/i_3_2/dir_m_axi_U            | bus_read/buff_rdata/mem_reg                 | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
+----------------------------------+---------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/P3_DRAM_m_axi_U/bus_read/buff_rdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/P2_V_0_U/ram_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/P2_V_0_U/ram_reg_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/P2_V_0_U/ram_reg_bram_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/P2_V_0_U/ram_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/P1_V_2_U/ram_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/P1_V_2_U/ram_reg_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/P1_V_2_U/ram_reg_bram_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/P1_V_2_U/ram_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/P2_V_1_U/ram_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/P2_V_1_U/ram_reg_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/P2_V_1_U/ram_reg_bram_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/P2_V_1_U/ram_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/P2_V_2_U/ram_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/P2_V_2_U/ram_reg_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/P2_V_2_U/ram_reg_bram_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/P2_V_2_U/ram_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/P3_V_0_U/ram_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/P3_V_0_U/ram_reg_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/P3_V_0_U/ram_reg_bram_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/P3_V_0_U/ram_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/P3_V_1_U/ram_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/P3_V_1_U/ram_reg_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/P3_V_1_U/ram_reg_bram_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/P3_V_1_U/ram_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/P3_V_2_U/ram_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/P3_V_2_U/ram_reg_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/P3_V_2_U/ram_reg_bram_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/P3_V_2_U/ram_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/P1_V_1_U/ram_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/P1_V_1_U/ram_reg_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/P1_V_1_U/ram_reg_bram_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/P1_V_1_U/ram_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/P2_DRAM_m_axi_U/bus_read/buff_rdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/P1_V_0_U/ram_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/P1_V_0_U/ram_reg_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/P1_V_0_U/ram_reg_bram_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/P1_V_0_U/ram_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/intersectIndex_m_axi_U/bus_write/buff_wdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/P1_DRAM_m_axi_U/bus_read/buff_rdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/dir_m_axi_U/bus_read/buff_rdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:42 ; elapsed = 00:03:48 . Memory (MB): peak = 3813.617 ; gain = 995.844 ; free physical = 19361 ; free virtual = 114063
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:49 ; elapsed = 00:03:55 . Memory (MB): peak = 3813.617 ; gain = 995.844 ; free physical = 19177 ; free virtual = 113879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:49 ; elapsed = 00:03:55 . Memory (MB): peak = 3813.617 ; gain = 995.844 ; free physical = 19307 ; free virtual = 114009
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:51 ; elapsed = 00:03:57 . Memory (MB): peak = 3813.617 ; gain = 995.844 ; free physical = 19312 ; free virtual = 114014
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:51 ; elapsed = 00:03:57 . Memory (MB): peak = 3813.617 ; gain = 995.844 ; free physical = 19339 ; free virtual = 114041
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:52 ; elapsed = 00:03:58 . Memory (MB): peak = 3813.617 ; gain = 995.844 ; free physical = 19336 ; free virtual = 114038
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:52 ; elapsed = 00:03:58 . Memory (MB): peak = 3813.617 ; gain = 995.844 ; free physical = 19333 ; free virtual = 114035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+---------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name          | RTL Name                                                                                                                                                                | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+---------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|rayTriangleIntersect | grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/sdiv_34ns_32s_32_38_1_U32/rayTriangleIntersect_sdiv_34ns_32s_32_38_1_divider_u/loop[33].dividend_tmp_reg[34][31] | 32     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|rayTriangleIntersect | grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/sdiv_34ns_32s_32_38_1_U32/rayTriangleIntersect_sdiv_34ns_32s_32_38_1_divider_u/loop[33].dividend_tmp_reg[34][30] | 31     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|rayTriangleIntersect | grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/sdiv_34ns_32s_32_38_1_U32/rayTriangleIntersect_sdiv_34ns_32s_32_38_1_divider_u/loop[33].dividend_tmp_reg[34][29] | 30     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|rayTriangleIntersect | grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/sdiv_34ns_32s_32_38_1_U32/rayTriangleIntersect_sdiv_34ns_32s_32_38_1_divider_u/loop[33].dividend_tmp_reg[34][28] | 29     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|rayTriangleIntersect | grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/sdiv_34ns_32s_32_38_1_U32/rayTriangleIntersect_sdiv_34ns_32s_32_38_1_divider_u/loop[33].dividend_tmp_reg[34][27] | 28     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|rayTriangleIntersect | grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/sdiv_34ns_32s_32_38_1_U32/rayTriangleIntersect_sdiv_34ns_32s_32_38_1_divider_u/loop[33].dividend_tmp_reg[34][26] | 27     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|rayTriangleIntersect | grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/sdiv_34ns_32s_32_38_1_U32/rayTriangleIntersect_sdiv_34ns_32s_32_38_1_divider_u/loop[33].dividend_tmp_reg[34][25] | 26     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|rayTriangleIntersect | grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/sdiv_34ns_32s_32_38_1_U32/rayTriangleIntersect_sdiv_34ns_32s_32_38_1_divider_u/loop[33].dividend_tmp_reg[34][24] | 25     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|rayTriangleIntersect | grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/sdiv_34ns_32s_32_38_1_U32/rayTriangleIntersect_sdiv_34ns_32s_32_38_1_divider_u/loop[33].dividend_tmp_reg[34][23] | 24     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|rayTriangleIntersect | grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/sdiv_34ns_32s_32_38_1_U32/rayTriangleIntersect_sdiv_34ns_32s_32_38_1_divider_u/loop[33].dividend_tmp_reg[34][22] | 23     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|rayTriangleIntersect | grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/sdiv_34ns_32s_32_38_1_U32/rayTriangleIntersect_sdiv_34ns_32s_32_38_1_divider_u/loop[33].dividend_tmp_reg[34][21] | 22     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|rayTriangleIntersect | grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/sdiv_34ns_32s_32_38_1_U32/rayTriangleIntersect_sdiv_34ns_32s_32_38_1_divider_u/loop[33].dividend_tmp_reg[34][20] | 21     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|rayTriangleIntersect | grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/sdiv_34ns_32s_32_38_1_U32/rayTriangleIntersect_sdiv_34ns_32s_32_38_1_divider_u/loop[33].dividend_tmp_reg[34][19] | 20     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|rayTriangleIntersect | grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/sdiv_34ns_32s_32_38_1_U32/rayTriangleIntersect_sdiv_34ns_32s_32_38_1_divider_u/loop[33].dividend_tmp_reg[34][18] | 19     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|rayTriangleIntersect | grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/sdiv_34ns_32s_32_38_1_U32/rayTriangleIntersect_sdiv_34ns_32s_32_38_1_divider_u/loop[33].dividend_tmp_reg[34][17] | 18     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|rayTriangleIntersect | grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/sdiv_34ns_32s_32_38_1_U32/rayTriangleIntersect_sdiv_34ns_32s_32_38_1_divider_u/loop[33].dividend_tmp_reg[34][16] | 17     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|rayTriangleIntersect | grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/sdiv_34ns_32s_32_38_1_U32/rayTriangleIntersect_sdiv_34ns_32s_32_38_1_divider_u/loop[33].dividend_tmp_reg[34][15] | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|rayTriangleIntersect | grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/sdiv_34ns_32s_32_38_1_U32/rayTriangleIntersect_sdiv_34ns_32s_32_38_1_divider_u/loop[33].dividend_tmp_reg[34][14] | 15     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|rayTriangleIntersect | grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/sdiv_34ns_32s_32_38_1_U32/rayTriangleIntersect_sdiv_34ns_32s_32_38_1_divider_u/loop[33].dividend_tmp_reg[34][13] | 14     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|rayTriangleIntersect | grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/sdiv_34ns_32s_32_38_1_U32/rayTriangleIntersect_sdiv_34ns_32s_32_38_1_divider_u/loop[33].dividend_tmp_reg[34][12] | 13     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|rayTriangleIntersect | grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/sdiv_34ns_32s_32_38_1_U32/rayTriangleIntersect_sdiv_34ns_32s_32_38_1_divider_u/loop[33].dividend_tmp_reg[34][11] | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|rayTriangleIntersect | grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/sdiv_34ns_32s_32_38_1_U32/rayTriangleIntersect_sdiv_34ns_32s_32_38_1_divider_u/loop[33].dividend_tmp_reg[34][10] | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|rayTriangleIntersect | grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/sdiv_34ns_32s_32_38_1_U32/rayTriangleIntersect_sdiv_34ns_32s_32_38_1_divider_u/loop[33].dividend_tmp_reg[34][9]  | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|rayTriangleIntersect | grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/sdiv_34ns_32s_32_38_1_U32/rayTriangleIntersect_sdiv_34ns_32s_32_38_1_divider_u/loop[33].dividend_tmp_reg[34][8]  | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|rayTriangleIntersect | grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/sdiv_34ns_32s_32_38_1_U32/rayTriangleIntersect_sdiv_34ns_32s_32_38_1_divider_u/loop[33].dividend_tmp_reg[34][7]  | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|rayTriangleIntersect | grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/sdiv_34ns_32s_32_38_1_U32/rayTriangleIntersect_sdiv_34ns_32s_32_38_1_divider_u/loop[33].dividend_tmp_reg[34][6]  | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|rayTriangleIntersect | grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/sdiv_34ns_32s_32_38_1_U32/rayTriangleIntersect_sdiv_34ns_32s_32_38_1_divider_u/loop[33].dividend_tmp_reg[34][5]  | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|rayTriangleIntersect | grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/sdiv_34ns_32s_32_38_1_U32/rayTriangleIntersect_sdiv_34ns_32s_32_38_1_divider_u/loop[33].dividend_tmp_reg[34][4]  | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|rayTriangleIntersect | grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/sdiv_34ns_32s_32_38_1_U32/rayTriangleIntersect_sdiv_34ns_32s_32_38_1_divider_u/loop[33].dividend_tmp_reg[34][3]  | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|rayTriangleIntersect | grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/sdiv_34ns_32s_32_38_1_U32/rayTriangleIntersect_sdiv_34ns_32s_32_38_1_divider_u/loop[33].dividend_tmp_reg[34][2]  | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|rayTriangleIntersect | grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/sdiv_34ns_32s_32_38_1_U32/rayTriangleIntersect_sdiv_34ns_32s_32_38_1_divider_u/loop[33].sign_tmp_reg[34][1]      | 35     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|rayTriangleIntersect | grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/icmp_ln69_reg_1167_pp0_iter39_reg_reg[0]                                                                         | 36     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|rayTriangleIntersect | grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/temp_val_V_1_reg_1361_pp0_iter37_reg_reg[31]                                                                     | 33     | 32    | NO           | NO                 | YES               | 0      | 32      | 
|rayTriangleIntersect | grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/flag1_reg_1371_pp0_iter40_reg_reg[0]                                                                             | 36     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|rayTriangleIntersect | grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/temp_val_V_reg_1336_pp0_iter37_reg_reg[31]                                                                       | 34     | 32    | NO           | NO                 | YES               | 0      | 64      | 
|rayTriangleIntersect | grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/temp_val_V_2_reg_1366_pp0_iter37_reg_reg[31]                                                                     | 33     | 32    | NO           | NO                 | YES               | 0      | 32      | 
|rayTriangleIntersect | grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/i_2_reg_1162_pp0_iter40_reg_reg[12]                                                                              | 40     | 8     | NO           | NO                 | NO                | 0      | 16      | 
|rayTriangleIntersect | grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/i_2_reg_1162_pp0_iter40_reg_reg[11]                                                                              | 41     | 5     | NO           | NO                 | NO                | 0      | 10      | 
|rayTriangleIntersect | grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/icmp_ln1552_reg_1327_pp0_iter39_reg_reg[0]                                                                       | 36     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|rayTriangleIntersect | grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/ap_loop_exit_ready_pp0_iter41_reg_reg                                                                            | 41     | 1     | NO           | NO                 | YES               | 0      | 2       | 
+---------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name    | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | mem_reg[4]  | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__1     | mem_reg[4]  | 96     | 96         | 96     | 0       | 0      | 0      | 0      | 
|dsrl__2     | mem_reg[14] | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__3     | mem_reg[4]  | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__4     | mem_reg[4]  | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__5     | mem_reg[4]  | 96     | 96         | 96     | 0       | 0      | 0      | 0      | 
|dsrl__6     | mem_reg[14] | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__7     | mem_reg[4]  | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__8     | mem_reg[4]  | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__9     | mem_reg[4]  | 96     | 96         | 96     | 0       | 0      | 0      | 0      | 
|dsrl__10    | mem_reg[14] | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__11    | mem_reg[4]  | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__12    | mem_reg[4]  | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__13    | mem_reg[4]  | 96     | 96         | 96     | 0       | 0      | 0      | 0      | 
|dsrl__14    | mem_reg[14] | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__15    | mem_reg[4]  | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__16    | mem_reg[4]  | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__17    | mem_reg[4]  | 96     | 96         | 96     | 0       | 0      | 0      | 0      | 
|dsrl__18    | mem_reg[14] | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__19    | mem_reg[4]  | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |CARRY8          |   580|
|2     |DSP_ALU         |   108|
|3     |DSP_A_B_DATA    |   108|
|11    |DSP_C_DATA      |   108|
|12    |DSP_MULTIPLIER  |   108|
|13    |DSP_M_DATA      |   108|
|14    |DSP_OUTPUT      |   108|
|16    |DSP_PREADD      |   108|
|17    |DSP_PREADD_DATA |   108|
|18    |LUT1            |   360|
|19    |LUT2            |  3193|
|20    |LUT3            |  2626|
|21    |LUT4            |   424|
|22    |LUT5            |   492|
|23    |LUT6            |   546|
|24    |RAMB18E2        |    14|
|26    |RAMB36E2        |    63|
|32    |SRL16E          |   346|
|33    |SRLC32E         |   179|
|34    |FDRE            |  7994|
|35    |FDSE            |    26|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:52 ; elapsed = 00:03:59 . Memory (MB): peak = 3813.617 ; gain = 995.844 ; free physical = 19332 ; free virtual = 114034
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:37 ; elapsed = 00:03:42 . Memory (MB): peak = 3813.617 ; gain = 814.223 ; free physical = 19362 ; free virtual = 114064
Synthesis Optimization Complete : Time (s): cpu = 00:02:52 ; elapsed = 00:03:59 . Memory (MB): peak = 3813.617 ; gain = 995.844 ; free physical = 19363 ; free virtual = 114065
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.28 . Memory (MB): peak = 3813.617 ; gain = 0.000 ; free physical = 19417 ; free virtual = 114119
INFO: [Netlist 29-17] Analyzing 688 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3845.629 ; gain = 0.000 ; free physical = 19259 ; free virtual = 113963
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 108 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 108 instances

INFO: [Common 17-83] Releasing license: Synthesis
322 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:16 ; elapsed = 00:04:36 . Memory (MB): peak = 3845.629 ; gain = 1306.469 ; free physical = 19494 ; free virtual = 114197
INFO: [Common 17-1381] The checkpoint '/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.runs/design_1_rayTriangleIntersect_0_0_synth_1/design_1_rayTriangleIntersect_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3877.652 ; gain = 32.023 ; free physical = 19537 ; free virtual = 114244
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_rayTriangleIntersect_0_0, cache-ID = 2d2c2adf8b19c6e5
INFO: [Coretcl 2-1174] Renamed 86 cell refs.
INFO: [Common 17-1381] The checkpoint '/nethome/sbn6/fpga/Lab3B/Lab3B_vivado/Lab3B_vivado.runs/design_1_rayTriangleIntersect_0_0_synth_1/design_1_rayTriangleIntersect_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3877.652 ; gain = 0.000 ; free physical = 19541 ; free virtual = 114265
INFO: [runtcl-4] Executing : report_utilization -file design_1_rayTriangleIntersect_0_0_utilization_synth.rpt -pb design_1_rayTriangleIntersect_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon May  2 18:44:37 2022...
