// Seed: 3459162891
module module_0 (
    input uwire id_0
);
endmodule
module module_1 (
    input logic id_0,
    input wor id_1,
    output supply1 id_2,
    output tri0 id_3,
    input tri1 id_4,
    output supply1 id_5,
    output logic id_6,
    input supply1 id_7,
    output supply1 id_8,
    output uwire id_9,
    input tri void id_10,
    input tri1 id_11,
    output supply1 id_12
);
  id_14(
      -1, id_4, id_7 - id_5
  );
  always id_6 <= (id_0);
  uwire id_15 = id_1;
  module_0 modCall_1 (id_4);
  assign modCall_1.id_0 = 0;
  assign id_8 = 1;
  wire id_16, id_17, id_18, id_19;
  id_20(
      .id_0(1'h0)
  );
endmodule
