{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1717142292538 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717142292541 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 31 09:58:12 2024 " "Processing started: Fri May 31 09:58:12 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1717142292541 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717142292541 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ProsjektV1 -c ProsjektV1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ProsjektV1 -c ProsjektV1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717142292541 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1717142294661 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1717142294661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpu_toplevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fpu_toplevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPU_toplevel-Behav " "Found design unit 1: FPU_toplevel-Behav" {  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717142300043 ""} { "Info" "ISGN_ENTITY_NAME" "1 FPU_toplevel " "Found entity 1: FPU_toplevel" {  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717142300043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717142300043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult_expadd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mult_expadd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mult_expadd-Behav " "Found design unit 1: Mult_expadd-Behav" {  } { { "Mult_expadd.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Mult_expadd.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717142300044 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mult_expadd " "Found entity 1: Mult_expadd" {  } { { "Mult_expadd.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Mult_expadd.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717142300044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717142300044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "z_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file z_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Z_COUNTER-Struct " "Found design unit 1: Z_COUNTER-Struct" {  } { { "Z_COUNTER.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Z_COUNTER.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717142300045 ""} { "Info" "ISGN_ENTITY_NAME" "1 Z_COUNTER " "Found entity 1: Z_COUNTER" {  } { { "Z_COUNTER.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Z_COUNTER.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717142300045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717142300045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_expsub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file div_expsub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Div_expsub-Behav " "Found design unit 1: Div_expsub-Behav" {  } { { "Div_expsub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717142300050 ""} { "Info" "ISGN_ENTITY_NAME" "1 Div_expsub " "Found entity 1: Div_expsub" {  } { { "Div_expsub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717142300050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717142300050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addsub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file addsub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AddSub-behav " "Found design unit 1: AddSub-behav" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717142300051 ""} { "Info" "ISGN_ENTITY_NAME" "1 AddSub " "Found entity 1: AddSub" {  } { { "AddSub.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717142300051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717142300051 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "CLK FPU_toplevel.vhd(53) " "VHDL error at FPU_toplevel.vhd(53): object \"CLK\" is used but not declared" {  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 53 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1717142300051 ""}
{ "Error" "EVRFX_VHDL_SUBPROGRAM_OBJECT_CLASS_MISMATCH" "s signal FPU_toplevel.vhd(53) " "VHDL Subprogram Call error at FPU_toplevel.vhd(53): actual for formal parameter \"s\" must be a \"signal\"" {  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 53 0 0 } }  } 0 10559 "VHDL Subprogram Call error at %3!s!: actual for formal parameter \"%1!s!\" must be a \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717142300051 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "CLK FPU_toplevel.vhd(51) " "VHDL error at FPU_toplevel.vhd(51): object \"CLK\" is used but not declared" {  } { { "FPU_toplevel.vhd" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd" 51 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1717142300051 ""}
