<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.4"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>libopencm3: RCC peripheral API</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">libopencm3
   </div>
   <div id="projectbrief">A free/libre/open-source firmware library for various ARM Cortex-M3 microcontrollers.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.4 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('group__rcc__file.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle"><div class="title">RCC peripheral API<div class="ingroups"><a class="el" href="group__peripheral__apis.html">Peripheral APIs</a></div></div></div>
</div><!--header-->
<div class="contents">

<p><b>libopencm3 STM32F1xx Reset and Clock Control</b>  
<a href="#details">More...</a></p>
<div class="dynheader">
Collaboration diagram for RCC peripheral API:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__file.png" border="0" usemap="#agroup____rcc____file" alt=""/></div>
<map name="agroup____rcc____file" id="agroup____rcc____file">
<area shape="rect" href="group__peripheral__apis.html" title="APIs for device peripherals." alt="" coords="5,5,125,31"/>
<area shape="rect" title="libopencm3 STM32F1xx Reset and Clock Control" alt="" coords="173,5,317,31"/>
</map>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga2c87be3073302923a51e2940225ce6f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__file.html#ga2c87be3073302923a51e2940225ce6f3">_RCC_REG</a>(i)&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f1_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + ((i) &gt;&gt; 5))</td></tr>
<tr class="separator:ga2c87be3073302923a51e2940225ce6f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga913261b5f48c6ace5e2cfbc0fc9bca78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__file.html#ga913261b5f48c6ace5e2cfbc0fc9bca78">_RCC_BIT</a>(i)&#160;&#160;&#160;(1 &lt;&lt; ((i) &amp; 0x1f))</td></tr>
<tr class="separator:ga913261b5f48c6ace5e2cfbc0fc9bca78"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:gaaf3dd53c1ced02082fce0076976547a8"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__file.html#gaaf3dd53c1ced02082fce0076976547a8">rcc_peripheral_enable_clock</a> (volatile uint32_t *reg, uint32_t en)</td></tr>
<tr class="memdesc:gaaf3dd53c1ced02082fce0076976547a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Enable Peripheral Clocks.  <a href="group__rcc__file.html#gaaf3dd53c1ced02082fce0076976547a8">More...</a><br /></td></tr>
<tr class="separator:gaaf3dd53c1ced02082fce0076976547a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9fddc20e14204db6d4a4a54132d191b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__file.html#gaf9fddc20e14204db6d4a4a54132d191b">rcc_peripheral_disable_clock</a> (volatile uint32_t *reg, uint32_t en)</td></tr>
<tr class="memdesc:gaf9fddc20e14204db6d4a4a54132d191b"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Disable Peripheral Clocks.  <a href="group__rcc__file.html#gaf9fddc20e14204db6d4a4a54132d191b">More...</a><br /></td></tr>
<tr class="separator:gaf9fddc20e14204db6d4a4a54132d191b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3779f1460275e6788f706c61d7f77205"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__file.html#ga3779f1460275e6788f706c61d7f77205">rcc_peripheral_reset</a> (volatile uint32_t *reg, uint32_t reset)</td></tr>
<tr class="memdesc:ga3779f1460275e6788f706c61d7f77205"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Reset Peripherals.  <a href="group__rcc__file.html#ga3779f1460275e6788f706c61d7f77205">More...</a><br /></td></tr>
<tr class="separator:ga3779f1460275e6788f706c61d7f77205"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb1b312c6db8db25447460742dcdb566"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__file.html#gabb1b312c6db8db25447460742dcdb566">rcc_peripheral_clear_reset</a> (volatile uint32_t *reg, uint32_t clear_reset)</td></tr>
<tr class="memdesc:gabb1b312c6db8db25447460742dcdb566"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Remove Reset on Peripherals.  <a href="group__rcc__file.html#gabb1b312c6db8db25447460742dcdb566">More...</a><br /></td></tr>
<tr class="separator:gabb1b312c6db8db25447460742dcdb566"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90aa2b7801b2b42debc0536d38c5b07c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__file.html#ga90aa2b7801b2b42debc0536d38c5b07c">rcc_periph_clock_enable</a> (enum <a class="el" href="group__rcc__defines.html#ga54c7db24941f636ee238833c481ada48">rcc_periph_clken</a> clken)</td></tr>
<tr class="memdesc:ga90aa2b7801b2b42debc0536d38c5b07c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Peripheral Clock in running mode.  <a href="group__rcc__file.html#ga90aa2b7801b2b42debc0536d38c5b07c">More...</a><br /></td></tr>
<tr class="separator:ga90aa2b7801b2b42debc0536d38c5b07c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87325ef1019f246cd84ba8aa73100721"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__file.html#ga87325ef1019f246cd84ba8aa73100721">rcc_periph_clock_disable</a> (enum <a class="el" href="group__rcc__defines.html#ga54c7db24941f636ee238833c481ada48">rcc_periph_clken</a> clken)</td></tr>
<tr class="memdesc:ga87325ef1019f246cd84ba8aa73100721"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable Peripheral Clock in running mode.  <a href="group__rcc__file.html#ga87325ef1019f246cd84ba8aa73100721">More...</a><br /></td></tr>
<tr class="separator:ga87325ef1019f246cd84ba8aa73100721"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8846a0bf49a46bcdc10a412bc69ee58"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__file.html#gae8846a0bf49a46bcdc10a412bc69ee58">rcc_periph_reset_pulse</a> (enum <a class="el" href="group__rcc__defines.html#ga4bd6185a4613aaa3ee5447c3d86ba718">rcc_periph_rst</a> rst)</td></tr>
<tr class="memdesc:gae8846a0bf49a46bcdc10a412bc69ee58"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset Peripheral, pulsed.  <a href="group__rcc__file.html#gae8846a0bf49a46bcdc10a412bc69ee58">More...</a><br /></td></tr>
<tr class="separator:gae8846a0bf49a46bcdc10a412bc69ee58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f3e2843e5d017717da66599ccc5daef"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__file.html#ga6f3e2843e5d017717da66599ccc5daef">rcc_periph_reset_hold</a> (enum <a class="el" href="group__rcc__defines.html#ga4bd6185a4613aaa3ee5447c3d86ba718">rcc_periph_rst</a> rst)</td></tr>
<tr class="memdesc:ga6f3e2843e5d017717da66599ccc5daef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset Peripheral, hold.  <a href="group__rcc__file.html#ga6f3e2843e5d017717da66599ccc5daef">More...</a><br /></td></tr>
<tr class="separator:ga6f3e2843e5d017717da66599ccc5daef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08aceecc3bebdf33119e8d7daf58b573"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__file.html#ga08aceecc3bebdf33119e8d7daf58b573">rcc_periph_reset_release</a> (enum <a class="el" href="group__rcc__defines.html#ga4bd6185a4613aaa3ee5447c3d86ba718">rcc_periph_rst</a> rst)</td></tr>
<tr class="memdesc:ga08aceecc3bebdf33119e8d7daf58b573"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset Peripheral, release.  <a href="group__rcc__file.html#ga08aceecc3bebdf33119e8d7daf58b573">More...</a><br /></td></tr>
<tr class="separator:ga08aceecc3bebdf33119e8d7daf58b573"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccfc4aa94152abb68e0d5ad473adbf53"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__file.html#gaccfc4aa94152abb68e0d5ad473adbf53">rcc_set_mco</a> (uint32_t mcosrc)</td></tr>
<tr class="memdesc:gaccfc4aa94152abb68e0d5ad473adbf53"><td class="mdescLeft">&#160;</td><td class="mdescRight">Select the source of Microcontroller Clock Output.  <a href="group__rcc__file.html#gaccfc4aa94152abb68e0d5ad473adbf53">More...</a><br /></td></tr>
<tr class="separator:gaccfc4aa94152abb68e0d5ad473adbf53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bccfeb2f4364e18997cbd88e2476270"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__file.html#ga3bccfeb2f4364e18997cbd88e2476270">rcc_osc_bypass_enable</a> (enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a> osc)</td></tr>
<tr class="memdesc:ga3bccfeb2f4364e18997cbd88e2476270"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Enable Bypass.  <a href="group__rcc__file.html#ga3bccfeb2f4364e18997cbd88e2476270">More...</a><br /></td></tr>
<tr class="separator:ga3bccfeb2f4364e18997cbd88e2476270"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fbe4bc4ca1447fff06e4490f655367e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__file.html#ga5fbe4bc4ca1447fff06e4490f655367e">rcc_osc_bypass_disable</a> (enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a> osc)</td></tr>
<tr class="memdesc:ga5fbe4bc4ca1447fff06e4490f655367e"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Disable Bypass.  <a href="group__rcc__file.html#ga5fbe4bc4ca1447fff06e4490f655367e">More...</a><br /></td></tr>
<tr class="separator:ga5fbe4bc4ca1447fff06e4490f655367e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbb1afb9546f939744d71f4bd6f537bf"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__file.html#gafbb1afb9546f939744d71f4bd6f537bf">rcc_get_div_from_hpre</a> (uint8_t div_val)</td></tr>
<tr class="memdesc:gafbb1afb9546f939744d71f4bd6f537bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">This will return the divisor 1/2/4/8/16/64/128/256/512 which is set as a 4-bit value, typically used for hpre and other prescalers.  <a href="group__rcc__file.html#gafbb1afb9546f939744d71f4bd6f537bf">More...</a><br /></td></tr>
<tr class="separator:gafbb1afb9546f939744d71f4bd6f537bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c96c4bce0fe924171980aa993d2a0af"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__file.html#ga1c96c4bce0fe924171980aa993d2a0af">rcc_osc_ready_int_clear</a> (enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a> osc)</td></tr>
<tr class="memdesc:ga1c96c4bce0fe924171980aa993d2a0af"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Clear the Oscillator Ready Interrupt Flag.  <a href="group__rcc__file.html#ga1c96c4bce0fe924171980aa993d2a0af">More...</a><br /></td></tr>
<tr class="separator:ga1c96c4bce0fe924171980aa993d2a0af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6507734e493649ea262e10a511581d67"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__file.html#ga6507734e493649ea262e10a511581d67">rcc_osc_ready_int_enable</a> (enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a> osc)</td></tr>
<tr class="memdesc:ga6507734e493649ea262e10a511581d67"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Enable the Oscillator Ready Interrupt.  <a href="group__rcc__file.html#ga6507734e493649ea262e10a511581d67">More...</a><br /></td></tr>
<tr class="separator:ga6507734e493649ea262e10a511581d67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f7d1d31caae583cd72443e35885902b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__file.html#ga7f7d1d31caae583cd72443e35885902b">rcc_osc_ready_int_disable</a> (enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a> osc)</td></tr>
<tr class="memdesc:ga7f7d1d31caae583cd72443e35885902b"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Disable the Oscillator Ready Interrupt.  <a href="group__rcc__file.html#ga7f7d1d31caae583cd72443e35885902b">More...</a><br /></td></tr>
<tr class="separator:ga7f7d1d31caae583cd72443e35885902b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01c3b6e7aee2cee13506e3f555539008"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__file.html#ga01c3b6e7aee2cee13506e3f555539008">rcc_osc_ready_int_flag</a> (enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a> osc)</td></tr>
<tr class="memdesc:ga01c3b6e7aee2cee13506e3f555539008"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Read the Oscillator Ready Interrupt Flag.  <a href="group__rcc__file.html#ga01c3b6e7aee2cee13506e3f555539008">More...</a><br /></td></tr>
<tr class="separator:ga01c3b6e7aee2cee13506e3f555539008"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1b45443e00d0774628de632257ba9f4"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__file.html#gab1b45443e00d0774628de632257ba9f4">rcc_css_int_clear</a> (void)</td></tr>
<tr class="memdesc:gab1b45443e00d0774628de632257ba9f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Clear the Clock Security System Interrupt Flag.  <a href="group__rcc__file.html#gab1b45443e00d0774628de632257ba9f4">More...</a><br /></td></tr>
<tr class="separator:gab1b45443e00d0774628de632257ba9f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d3d34d807e0934127960914833a1b4d"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__file.html#ga0d3d34d807e0934127960914833a1b4d">rcc_css_int_flag</a> (void)</td></tr>
<tr class="memdesc:ga0d3d34d807e0934127960914833a1b4d"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Read the Clock Security System Interrupt Flag.  <a href="group__rcc__file.html#ga0d3d34d807e0934127960914833a1b4d">More...</a><br /></td></tr>
<tr class="separator:ga0d3d34d807e0934127960914833a1b4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2706213ae449214826f797ac93c51d52"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__file.html#ga2706213ae449214826f797ac93c51d52">rcc_is_osc_ready</a> (enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a> osc)</td></tr>
<tr class="memdesc:ga2706213ae449214826f797ac93c51d52"><td class="mdescLeft">&#160;</td><td class="mdescRight">Is the given oscillator ready?  <a href="group__rcc__file.html#ga2706213ae449214826f797ac93c51d52">More...</a><br /></td></tr>
<tr class="separator:ga2706213ae449214826f797ac93c51d52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1dfd0e0ba16285ce16e782e07af2cafa"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__file.html#ga1dfd0e0ba16285ce16e782e07af2cafa">rcc_wait_for_osc_ready</a> (enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a> osc)</td></tr>
<tr class="memdesc:ga1dfd0e0ba16285ce16e782e07af2cafa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Wait for Oscillator Ready.  <a href="group__rcc__file.html#ga1dfd0e0ba16285ce16e782e07af2cafa">More...</a><br /></td></tr>
<tr class="separator:ga1dfd0e0ba16285ce16e782e07af2cafa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81b16ade2e5d6e024f36e3d568a9fd97"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__file.html#ga81b16ade2e5d6e024f36e3d568a9fd97">rcc_osc_on</a> (enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a> osc)</td></tr>
<tr class="memdesc:ga81b16ade2e5d6e024f36e3d568a9fd97"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Turn on an Oscillator.  <a href="group__rcc__file.html#ga81b16ade2e5d6e024f36e3d568a9fd97">More...</a><br /></td></tr>
<tr class="separator:ga81b16ade2e5d6e024f36e3d568a9fd97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89d079556639549018fbd8d66cf5fc20"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__file.html#ga89d079556639549018fbd8d66cf5fc20">rcc_osc_off</a> (enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a> osc)</td></tr>
<tr class="memdesc:ga89d079556639549018fbd8d66cf5fc20"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Turn off an Oscillator.  <a href="group__rcc__file.html#ga89d079556639549018fbd8d66cf5fc20">More...</a><br /></td></tr>
<tr class="separator:ga89d079556639549018fbd8d66cf5fc20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddb943f9f25dc2df52890c90d468f373"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__file.html#gaddb943f9f25dc2df52890c90d468f373">rcc_css_enable</a> (void)</td></tr>
<tr class="memdesc:gaddb943f9f25dc2df52890c90d468f373"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Enable the Clock Security System.  <a href="group__rcc__file.html#gaddb943f9f25dc2df52890c90d468f373">More...</a><br /></td></tr>
<tr class="separator:gaddb943f9f25dc2df52890c90d468f373"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2297cce07d5113023bf8eff03fc62c66"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__file.html#ga2297cce07d5113023bf8eff03fc62c66">rcc_css_disable</a> (void)</td></tr>
<tr class="memdesc:ga2297cce07d5113023bf8eff03fc62c66"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Disable the Clock Security System.  <a href="group__rcc__file.html#ga2297cce07d5113023bf8eff03fc62c66">More...</a><br /></td></tr>
<tr class="separator:ga2297cce07d5113023bf8eff03fc62c66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c291271812c333d975807cd5ec99a36"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__file.html#ga2c291271812c333d975807cd5ec99a36">rcc_set_sysclk_source</a> (uint32_t clk)</td></tr>
<tr class="memdesc:ga2c291271812c333d975807cd5ec99a36"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Set the Source for the System Clock.  <a href="group__rcc__file.html#ga2c291271812c333d975807cd5ec99a36">More...</a><br /></td></tr>
<tr class="separator:ga2c291271812c333d975807cd5ec99a36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93f0715a42904d8c70bc7d1c862cf89f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__file.html#ga93f0715a42904d8c70bc7d1c862cf89f">rcc_set_pll_multiplication_factor</a> (uint32_t mul)</td></tr>
<tr class="memdesc:ga93f0715a42904d8c70bc7d1c862cf89f"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Set the PLL Multiplication Factor.  <a href="group__rcc__file.html#ga93f0715a42904d8c70bc7d1c862cf89f">More...</a><br /></td></tr>
<tr class="separator:ga93f0715a42904d8c70bc7d1c862cf89f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga648726dbed9b010d181306103c9eb51c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__file.html#ga648726dbed9b010d181306103c9eb51c">rcc_set_pll2_multiplication_factor</a> (uint32_t mul)</td></tr>
<tr class="memdesc:ga648726dbed9b010d181306103c9eb51c"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Set the PLL2 Multiplication Factor.  <a href="group__rcc__file.html#ga648726dbed9b010d181306103c9eb51c">More...</a><br /></td></tr>
<tr class="separator:ga648726dbed9b010d181306103c9eb51c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga548fdeeacbf0c2199b0851a8c71ff872"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__file.html#ga548fdeeacbf0c2199b0851a8c71ff872">rcc_set_pll3_multiplication_factor</a> (uint32_t mul)</td></tr>
<tr class="memdesc:ga548fdeeacbf0c2199b0851a8c71ff872"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Set the PLL3 Multiplication Factor.  <a href="group__rcc__file.html#ga548fdeeacbf0c2199b0851a8c71ff872">More...</a><br /></td></tr>
<tr class="separator:ga548fdeeacbf0c2199b0851a8c71ff872"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f2bd45ad9c8b32e0fe5affe9bf181bf"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__file.html#ga2f2bd45ad9c8b32e0fe5affe9bf181bf">rcc_set_pll_source</a> (uint32_t pllsrc)</td></tr>
<tr class="memdesc:ga2f2bd45ad9c8b32e0fe5affe9bf181bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Set the PLL Clock Source.  <a href="group__rcc__file.html#ga2f2bd45ad9c8b32e0fe5affe9bf181bf">More...</a><br /></td></tr>
<tr class="separator:ga2f2bd45ad9c8b32e0fe5affe9bf181bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae307406af5f22597be382a3eecc7b54b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__file.html#gae307406af5f22597be382a3eecc7b54b">rcc_set_pllxtpre</a> (uint32_t pllxtpre)</td></tr>
<tr class="memdesc:gae307406af5f22597be382a3eecc7b54b"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Set the HSE Frequency Divider used as PLL Clock Source.  <a href="group__rcc__file.html#gae307406af5f22597be382a3eecc7b54b">More...</a><br /></td></tr>
<tr class="separator:gae307406af5f22597be382a3eecc7b54b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf58f3540cedf5a15e31e8ac453834079"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__file.html#gaf58f3540cedf5a15e31e8ac453834079">rcc_rtc_clock_enabled_flag</a> (void)</td></tr>
<tr class="memdesc:gaf58f3540cedf5a15e31e8ac453834079"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC RTC Clock Enabled Flag.  <a href="group__rcc__file.html#gaf58f3540cedf5a15e31e8ac453834079">More...</a><br /></td></tr>
<tr class="separator:gaf58f3540cedf5a15e31e8ac453834079"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd376925e81df9e2f78110fabcdbd893"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__file.html#gabd376925e81df9e2f78110fabcdbd893">rcc_enable_rtc_clock</a> (void)</td></tr>
<tr class="memdesc:gabd376925e81df9e2f78110fabcdbd893"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Enable the RTC clock.  <a href="group__rcc__file.html#gabd376925e81df9e2f78110fabcdbd893">More...</a><br /></td></tr>
<tr class="separator:gabd376925e81df9e2f78110fabcdbd893"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a7e55c7554def2e7152af495e1565a8"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__file.html#ga1a7e55c7554def2e7152af495e1565a8">rcc_set_rtc_clock_source</a> (enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a> clock_source)</td></tr>
<tr class="memdesc:ga1a7e55c7554def2e7152af495e1565a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Set the Source for the RTC clock.  <a href="group__rcc__file.html#ga1a7e55c7554def2e7152af495e1565a8">More...</a><br /></td></tr>
<tr class="separator:ga1a7e55c7554def2e7152af495e1565a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga190cb3bbb95d687334d00e15bfab5b56"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__file.html#ga190cb3bbb95d687334d00e15bfab5b56">rcc_set_adcpre</a> (uint32_t adcpre)</td></tr>
<tr class="memdesc:ga190cb3bbb95d687334d00e15bfab5b56"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Setup the A/D Clock.  <a href="group__rcc__file.html#ga190cb3bbb95d687334d00e15bfab5b56">More...</a><br /></td></tr>
<tr class="separator:ga190cb3bbb95d687334d00e15bfab5b56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac40c9478480f3a44c381c15482a563cd"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__file.html#gac40c9478480f3a44c381c15482a563cd">rcc_set_ppre2</a> (uint32_t ppre2)</td></tr>
<tr class="memdesc:gac40c9478480f3a44c381c15482a563cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Set the APB2 Prescale Factor.  <a href="group__rcc__file.html#gac40c9478480f3a44c381c15482a563cd">More...</a><br /></td></tr>
<tr class="separator:gac40c9478480f3a44c381c15482a563cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf1b9174131b00a7014c0328a53a65a1"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__file.html#gaaf1b9174131b00a7014c0328a53a65a1">rcc_set_ppre1</a> (uint32_t ppre1)</td></tr>
<tr class="memdesc:gaaf1b9174131b00a7014c0328a53a65a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Set the APB1 Prescale Factor.  <a href="group__rcc__file.html#gaaf1b9174131b00a7014c0328a53a65a1">More...</a><br /></td></tr>
<tr class="separator:gaaf1b9174131b00a7014c0328a53a65a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae192b2cd0f37124db5ed76d599a5671b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__file.html#gae192b2cd0f37124db5ed76d599a5671b">rcc_set_hpre</a> (uint32_t hpre)</td></tr>
<tr class="memdesc:gae192b2cd0f37124db5ed76d599a5671b"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Set the AHB Prescale Factor.  <a href="group__rcc__file.html#gae192b2cd0f37124db5ed76d599a5671b">More...</a><br /></td></tr>
<tr class="separator:gae192b2cd0f37124db5ed76d599a5671b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad434015520b42043657d7478f8308c37"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__file.html#gad434015520b42043657d7478f8308c37">rcc_set_usbpre</a> (uint32_t usbpre)</td></tr>
<tr class="memdesc:gad434015520b42043657d7478f8308c37"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Set the USB Prescale Factor.  <a href="group__rcc__file.html#gad434015520b42043657d7478f8308c37">More...</a><br /></td></tr>
<tr class="separator:gad434015520b42043657d7478f8308c37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3002a6fe10a813069b1d13c98c0a6da7"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__file.html#ga3002a6fe10a813069b1d13c98c0a6da7">rcc_set_prediv1</a> (uint32_t prediv)</td></tr>
<tr class="separator:ga3002a6fe10a813069b1d13c98c0a6da7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a206a5322c1c6f7737654e13a01c6b8"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__file.html#ga3a206a5322c1c6f7737654e13a01c6b8">rcc_set_prediv2</a> (uint32_t prediv)</td></tr>
<tr class="separator:ga3a206a5322c1c6f7737654e13a01c6b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ce7e31318695e354e955004c0050a85"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__file.html#ga2ce7e31318695e354e955004c0050a85">rcc_set_prediv1_source</a> (uint32_t rccsrc)</td></tr>
<tr class="separator:ga2ce7e31318695e354e955004c0050a85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3373359648b1677ac49d2fe86bff99b7"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__file.html#ga3373359648b1677ac49d2fe86bff99b7">rcc_system_clock_source</a> (void)</td></tr>
<tr class="memdesc:ga3373359648b1677ac49d2fe86bff99b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Get the System Clock Source.  <a href="group__rcc__file.html#ga3373359648b1677ac49d2fe86bff99b7">More...</a><br /></td></tr>
<tr class="separator:ga3373359648b1677ac49d2fe86bff99b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae75d09f5953c113b10c266937e0d36a7"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__file.html#gae75d09f5953c113b10c266937e0d36a7">rcc_clock_setup_in_hsi_out_64mhz</a> (void)</td></tr>
<tr class="memdesc:gae75d09f5953c113b10c266937e0d36a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Set System Clock PLL at 64MHz from HSI.  <a href="group__rcc__file.html#gae75d09f5953c113b10c266937e0d36a7">More...</a><br /></td></tr>
<tr class="separator:gae75d09f5953c113b10c266937e0d36a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd6354a9a1404b23b5baa00b51b03cc2"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__file.html#gadd6354a9a1404b23b5baa00b51b03cc2">rcc_clock_setup_in_hsi_out_48mhz</a> (void)</td></tr>
<tr class="memdesc:gadd6354a9a1404b23b5baa00b51b03cc2"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Set System Clock PLL at 48MHz from HSI.  <a href="group__rcc__file.html#gadd6354a9a1404b23b5baa00b51b03cc2">More...</a><br /></td></tr>
<tr class="separator:gadd6354a9a1404b23b5baa00b51b03cc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63c14a3f3ed2799c6ad21564f97d0e99"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__file.html#ga63c14a3f3ed2799c6ad21564f97d0e99">rcc_clock_setup_in_hsi_out_24mhz</a> (void)</td></tr>
<tr class="memdesc:ga63c14a3f3ed2799c6ad21564f97d0e99"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Set System Clock PLL at 24MHz from HSI.  <a href="group__rcc__file.html#ga63c14a3f3ed2799c6ad21564f97d0e99">More...</a><br /></td></tr>
<tr class="separator:ga63c14a3f3ed2799c6ad21564f97d0e99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a1d0a3e6272c2268ed5b560fb37262c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__file.html#ga2a1d0a3e6272c2268ed5b560fb37262c">rcc_clock_setup_in_hse_8mhz_out_24mhz</a> (void)</td></tr>
<tr class="memdesc:ga2a1d0a3e6272c2268ed5b560fb37262c"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Set System Clock PLL at 24MHz from HSE at 8MHz.  <a href="group__rcc__file.html#ga2a1d0a3e6272c2268ed5b560fb37262c">More...</a><br /></td></tr>
<tr class="separator:ga2a1d0a3e6272c2268ed5b560fb37262c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7de5e411afdd8f22d01d91613acfc844"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__file.html#ga7de5e411afdd8f22d01d91613acfc844">rcc_clock_setup_in_hse_8mhz_out_72mhz</a> (void)</td></tr>
<tr class="memdesc:ga7de5e411afdd8f22d01d91613acfc844"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Set System Clock PLL at 72MHz from HSE at 8MHz.  <a href="group__rcc__file.html#ga7de5e411afdd8f22d01d91613acfc844">More...</a><br /></td></tr>
<tr class="separator:ga7de5e411afdd8f22d01d91613acfc844"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6012c8bf33f8cfa406a37ef88e9a47b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__file.html#gae6012c8bf33f8cfa406a37ef88e9a47b">rcc_clock_setup_in_hse_12mhz_out_72mhz</a> (void)</td></tr>
<tr class="memdesc:gae6012c8bf33f8cfa406a37ef88e9a47b"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Set System Clock PLL at 72MHz from HSE at 12MHz.  <a href="group__rcc__file.html#gae6012c8bf33f8cfa406a37ef88e9a47b">More...</a><br /></td></tr>
<tr class="separator:gae6012c8bf33f8cfa406a37ef88e9a47b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec148e144431957a5a0dff4d3ce581b1"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__file.html#gaec148e144431957a5a0dff4d3ce581b1">rcc_clock_setup_in_hse_16mhz_out_72mhz</a> (void)</td></tr>
<tr class="memdesc:gaec148e144431957a5a0dff4d3ce581b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Set System Clock PLL at 72MHz from HSE at 16MHz.  <a href="group__rcc__file.html#gaec148e144431957a5a0dff4d3ce581b1">More...</a><br /></td></tr>
<tr class="separator:gaec148e144431957a5a0dff4d3ce581b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae61f5759a5cbcd628e873e951ade7f1b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__file.html#gae61f5759a5cbcd628e873e951ade7f1b">rcc_clock_setup_in_hse_25mhz_out_72mhz</a> (void)</td></tr>
<tr class="memdesc:gae61f5759a5cbcd628e873e951ade7f1b"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Set System Clock PLL at 72MHz from HSE at 25MHz.  <a href="group__rcc__file.html#gae61f5759a5cbcd628e873e951ade7f1b">More...</a><br /></td></tr>
<tr class="separator:gae61f5759a5cbcd628e873e951ade7f1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4bbf49936af50688a96ec4f309f710c6"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__file.html#ga4bbf49936af50688a96ec4f309f710c6">rcc_clock_setup_pll</a> (const struct <a class="el" href="structrcc__clock__scale.html">rcc_clock_scale</a> *clock)</td></tr>
<tr class="memdesc:ga4bbf49936af50688a96ec4f309f710c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Switch sysclock to PLL with the given parameters.  <a href="group__rcc__file.html#ga4bbf49936af50688a96ec4f309f710c6">More...</a><br /></td></tr>
<tr class="separator:ga4bbf49936af50688a96ec4f309f710c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa02e63deae78644c393004fb900fe584"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__file.html#gaa02e63deae78644c393004fb900fe584">rcc_backupdomain_reset</a> (void)</td></tr>
<tr class="memdesc:gaa02e63deae78644c393004fb900fe584"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Reset the Backup Domain.  <a href="group__rcc__file.html#gaa02e63deae78644c393004fb900fe584">More...</a><br /></td></tr>
<tr class="separator:gaa02e63deae78644c393004fb900fe584"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cfb3913707f5712833346ea2e6d4ba2"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__file.html#ga3cfb3913707f5712833346ea2e6d4ba2">rcc_get_usart_clk_freq</a> (uint32_t usart)</td></tr>
<tr class="memdesc:ga3cfb3913707f5712833346ea2e6d4ba2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the peripheral clock speed for the USART at base specified.  <a href="group__rcc__file.html#ga3cfb3913707f5712833346ea2e6d4ba2">More...</a><br /></td></tr>
<tr class="separator:ga3cfb3913707f5712833346ea2e6d4ba2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31e9d235ff78a3228bbf5e8b6a2de212"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__file.html#ga31e9d235ff78a3228bbf5e8b6a2de212">rcc_get_timer_clk_freq</a> (uint32_t timer)</td></tr>
<tr class="memdesc:ga31e9d235ff78a3228bbf5e8b6a2de212"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the peripheral clock speed for the Timer at base specified.  <a href="group__rcc__file.html#ga31e9d235ff78a3228bbf5e8b6a2de212">More...</a><br /></td></tr>
<tr class="separator:ga31e9d235ff78a3228bbf5e8b6a2de212"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92fb456350d70bbc116063113995b2eb"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__file.html#ga92fb456350d70bbc116063113995b2eb">rcc_get_i2c_clk_freq</a> (uint32_t i2c)</td></tr>
<tr class="memdesc:ga92fb456350d70bbc116063113995b2eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the peripheral clock speed for the I2C device at base specified.  <a href="group__rcc__file.html#ga92fb456350d70bbc116063113995b2eb">More...</a><br /></td></tr>
<tr class="separator:ga92fb456350d70bbc116063113995b2eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="var-members" name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:gaa1594220dae1eb3f9aa3dc30db60d8d1"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__file.html#gaa1594220dae1eb3f9aa3dc30db60d8d1">rcc_apb1_frequency</a> = 8000000</td></tr>
<tr class="memdesc:gaa1594220dae1eb3f9aa3dc30db60d8d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the default clock frequencies.  <a href="group__rcc__file.html#gaa1594220dae1eb3f9aa3dc30db60d8d1">More...</a><br /></td></tr>
<tr class="separator:gaa1594220dae1eb3f9aa3dc30db60d8d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f1b40f85aa73bc45b6d1cbb255881d9"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__file.html#ga2f1b40f85aa73bc45b6d1cbb255881d9">rcc_apb2_frequency</a> = 8000000</td></tr>
<tr class="separator:ga2f1b40f85aa73bc45b6d1cbb255881d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86f90a27c26bc25e22999419f7d08622"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__file.html#ga86f90a27c26bc25e22999419f7d08622">rcc_ahb_frequency</a> = 8000000</td></tr>
<tr class="separator:ga86f90a27c26bc25e22999419f7d08622"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ed2e22e1856f9315291c5c562ef991c"><td class="memItemLeft" align="right" valign="top">const struct <a class="el" href="structrcc__clock__scale.html">rcc_clock_scale</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__file.html#ga9ed2e22e1856f9315291c5c562ef991c">rcc_hse_configs</a> [<a class="el" href="group__rcc__defines.html#gga37e5bcd3891267f02e35175157d743e7a2cdb10b263bf042b0b208ff636bebecf">RCC_CLOCK_HSE_END</a>]</td></tr>
<tr class="separator:ga9ed2e22e1856f9315291c5c562ef991c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51d8ebd174be48959f3cc355ff8ce766"><td class="memItemLeft" align="right" valign="top">const struct <a class="el" href="structrcc__clock__scale.html">rcc_clock_scale</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__file.html#ga51d8ebd174be48959f3cc355ff8ce766">rcc_hsi_configs</a> [<a class="el" href="group__rcc__defines.html#gga784c76fc43dbb39e073f878c6daa9f93a9cb133796afbeb123bd668019b593aaa">RCC_CLOCK_HSI_END</a>]</td></tr>
<tr class="separator:ga51d8ebd174be48959f3cc355ff8ce766"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p ><b>libopencm3 STM32F1xx Reset and Clock Control</b> </p>
<dl class="section version"><dt>Version</dt><dd>1.0.0</dd></dl>
<dl class="section author"><dt>Author</dt><dd> &copy;  2009 Federico Ruiz-Ugalde &lt;memeruiz at gmail dot com&gt; </dd>
<dd>
 &copy;  2009 Uwe Hermann <a href="#" onclick="location.href='mai'+'lto:'+'uwe'+'@h'+'erm'+'an'+'n-u'+'we'+'.de'; return false;">uwe@h<span class="obfuscator">.nosp@m.</span>erma<span class="obfuscator">.nosp@m.</span>nn-uw<span class="obfuscator">.nosp@m.</span>e.de</a> </dd>
<dd>
 &copy;  2010 Thomas Otto <a href="#" onclick="location.href='mai'+'lto:'+'tom'+'mi'+'@vi'+'ad'+'min'+'.o'+'rg'; return false;">tommi<span class="obfuscator">.nosp@m.</span>@via<span class="obfuscator">.nosp@m.</span>dmin.<span class="obfuscator">.nosp@m.</span>org</a></dd></dl>
<dl class="section date"><dt>Date</dt><dd>18 August 2012</dd></dl>
<p>This library supports the Reset and Clock Control System in the STM32F1xx series of ARM Cortex Microcontrollers by ST Microelectronics.</p>
<dl class="section note"><dt>Note</dt><dd>Full support for connection line devices is not yet provided.</dd></dl>
<p>Clock settings and resets for many peripherals are given here rather than in the corresponding peripheral library.</p>
<p >The library also provides a number of common configurations for the processor system clock. Not all possible configurations are included.</p>
<p >LGPL License Terms <a class="el" href="lgpl_license.html">libopencm3 License</a> </p>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga913261b5f48c6ace5e2cfbc0fc9bca78" name="ga913261b5f48c6ace5e2cfbc0fc9bca78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga913261b5f48c6ace5e2cfbc0fc9bca78">&#9670;&nbsp;</a></span>_RCC_BIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RCC_BIT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">i</td><td>)</td>
          <td>&#160;&#160;&#160;(1 &lt;&lt; ((i) &amp; 0x1f))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="rcc__common__all_8c_source.html#l00117">117</a> of file <a class="el" href="rcc__common__all_8c_source.html">rcc_common_all.c</a>.</p>

</div>
</div>
<a id="ga2c87be3073302923a51e2940225ce6f3" name="ga2c87be3073302923a51e2940225ce6f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2c87be3073302923a51e2940225ce6f3">&#9670;&nbsp;</a></span>_RCC_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RCC_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">i</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f1_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + ((i) &gt;&gt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="rcc__common__all_8c_source.html#l00116">116</a> of file <a class="el" href="rcc__common__all_8c_source.html">rcc_common_all.c</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="gaa02e63deae78644c393004fb900fe584" name="gaa02e63deae78644c393004fb900fe584"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa02e63deae78644c393004fb900fe584">&#9670;&nbsp;</a></span>rcc_backupdomain_reset()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_backupdomain_reset </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Reset the Backup Domain. </p>
<p >The backup domain registers are reset to disable RTC controls and clear user data. </p>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l01283">1283</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="f1_2rcc_8h_source.html#l00056">RCC_BDCR</a>, and <a class="el" href="f1_2rcc_8h_source.html#l00442">RCC_BDCR_BDRST</a>.</p>

</div>
</div>
<a id="gae6012c8bf33f8cfa406a37ef88e9a47b" name="gae6012c8bf33f8cfa406a37ef88e9a47b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae6012c8bf33f8cfa406a37ef88e9a47b">&#9670;&nbsp;</a></span>rcc_clock_setup_in_hse_12mhz_out_72mhz()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_clock_setup_in_hse_12mhz_out_72mhz </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Set System Clock PLL at 72MHz from HSE at 12MHz. </p>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l01032">1032</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="f1_2flash_8h_source.html#l00076">FLASH_ACR_LATENCY_2WS</a>, <a class="el" href="flash__common__all_8c_source.html#l00036">flash_set_ws()</a>, <a class="el" href="rcc_8c_source.html#l00059">rcc_ahb_frequency</a>, <a class="el" href="rcc_8c_source.html#l00057">rcc_apb1_frequency</a>, <a class="el" href="rcc_8c_source.html#l00058">rcc_apb2_frequency</a>, <a class="el" href="f1_2rcc_8h_source.html#l00190">RCC_CFGR_ADCPRE_DIV6</a>, <a class="el" href="f1_2rcc_8h_source.html#l00214">RCC_CFGR_HPRE_NODIV</a>, <a class="el" href="f1_2rcc_8h_source.html#l00147">RCC_CFGR_PLLMUL_PLL_CLK_MUL6</a>, <a class="el" href="f1_2rcc_8h_source.html#l00178">RCC_CFGR_PLLSRC_HSE_CLK</a>, <a class="el" href="f1_2rcc_8h_source.html#l00168">RCC_CFGR_PLLXTPRE_HSE_CLK</a>, <a class="el" href="f1_2rcc_8h_source.html#l00203">RCC_CFGR_PPRE_DIV2</a>, <a class="el" href="f1_2rcc_8h_source.html#l00202">RCC_CFGR_PPRE_NODIV</a>, <a class="el" href="f1_2rcc_8h_source.html#l00236">RCC_CFGR_SW_SYSCLKSEL_HSECLK</a>, <a class="el" href="f1_2rcc_8h_source.html#l00235">RCC_CFGR_SW_SYSCLKSEL_HSICLK</a>, <a class="el" href="f1_2rcc_8h_source.html#l00237">RCC_CFGR_SW_SYSCLKSEL_PLLCLK</a>, <a class="el" href="f1_2rcc_8h_source.html#l00568">RCC_HSE</a>, <a class="el" href="f1_2rcc_8h_source.html#l00568">RCC_HSI</a>, <a class="el" href="rcc_8c_source.html#l00384">rcc_osc_on()</a>, <a class="el" href="f1_2rcc_8h_source.html#l00568">RCC_PLL</a>, <a class="el" href="rcc_8c_source.html#l00632">rcc_set_adcpre()</a>, <a class="el" href="rcc_8c_source.html#l00671">rcc_set_hpre()</a>, <a class="el" href="rcc_8c_source.html#l00492">rcc_set_pll_multiplication_factor()</a>, <a class="el" href="rcc_8c_source.html#l00534">rcc_set_pll_source()</a>, <a class="el" href="rcc_8c_source.html#l00548">rcc_set_pllxtpre()</a>, <a class="el" href="rcc_8c_source.html#l00658">rcc_set_ppre1()</a>, <a class="el" href="rcc_8c_source.html#l00644">rcc_set_ppre2()</a>, <a class="el" href="rcc_8c_source.html#l00478">rcc_set_sysclk_source()</a>, and <a class="el" href="rcc_8c_source.html#l00364">rcc_wait_for_osc_ready()</a>.</p>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__file_gae6012c8bf33f8cfa406a37ef88e9a47b_cgraph.png" border="0" usemap="#agroup__rcc__file_gae6012c8bf33f8cfa406a37ef88e9a47b_cgraph" alt=""/></div>
<map name="agroup__rcc__file_gae6012c8bf33f8cfa406a37ef88e9a47b_cgraph" id="agroup__rcc__file_gae6012c8bf33f8cfa406a37ef88e9a47b_cgraph">
<area shape="rect" title="RCC Set System Clock PLL at 72MHz from HSE at 12MHz." alt="" coords="5,267,188,309"/>
<area shape="rect" href="group__flash__file.html#ga9347b16d27d64b79f507dc9cad8633b2" title="Set the Number of Wait States." alt="" coords="277,5,383,32"/>
<area shape="rect" href="group__rcc__file.html#ga81b16ade2e5d6e024f36e3d568a9fd97" title="RCC Turn on an Oscillator." alt="" coords="283,56,377,83"/>
<area shape="rect" href="group__rcc__file.html#ga190cb3bbb95d687334d00e15bfab5b56" title="ADC Setup the A/D Clock." alt="" coords="271,107,389,133"/>
<area shape="rect" href="group__rcc__file.html#gae192b2cd0f37124db5ed76d599a5671b" title="RCC Set the AHB Prescale Factor." alt="" coords="278,157,382,184"/>
<area shape="rect" href="group__rcc__file.html#ga93f0715a42904d8c70bc7d1c862cf89f" title="RCC Set the PLL Multiplication Factor." alt="" coords="236,209,424,250"/>
<area shape="rect" href="group__rcc__file.html#ga2f2bd45ad9c8b32e0fe5affe9bf181bf" title="RCC Set the PLL Clock Source." alt="" coords="259,275,401,301"/>
<area shape="rect" href="group__rcc__file.html#gae307406af5f22597be382a3eecc7b54b" title="RCC Set the HSE Frequency Divider used as PLL Clock Source." alt="" coords="267,325,393,352"/>
<area shape="rect" href="group__rcc__file.html#gaaf1b9174131b00a7014c0328a53a65a1" title="RCC Set the APB1 Prescale Factor." alt="" coords="274,376,386,403"/>
<area shape="rect" href="group__rcc__file.html#gac40c9478480f3a44c381c15482a563cd" title="RCC Set the APB2 Prescale Factor." alt="" coords="274,427,386,453"/>
<area shape="rect" href="group__rcc__file.html#ga2c291271812c333d975807cd5ec99a36" title="RCC Set the Source for the System Clock." alt="" coords="247,477,413,504"/>
<area shape="rect" href="group__rcc__file.html#ga1dfd0e0ba16285ce16e782e07af2cafa" title="Wait for Oscillator Ready." alt="" coords="243,528,417,555"/>
<area shape="rect" href="group__rcc__file.html#ga2706213ae449214826f797ac93c51d52" title="Is the given oscillator ready?" alt="" coords="472,528,604,555"/>
</map>
</div>

</div>
</div>
<a id="gaec148e144431957a5a0dff4d3ce581b1" name="gaec148e144431957a5a0dff4d3ce581b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaec148e144431957a5a0dff4d3ce581b1">&#9670;&nbsp;</a></span>rcc_clock_setup_in_hse_16mhz_out_72mhz()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_clock_setup_in_hse_16mhz_out_72mhz </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Set System Clock PLL at 72MHz from HSE at 16MHz. </p>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l01096">1096</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="f1_2flash_8h_source.html#l00076">FLASH_ACR_LATENCY_2WS</a>, <a class="el" href="flash__common__all_8c_source.html#l00036">flash_set_ws()</a>, <a class="el" href="rcc_8c_source.html#l00059">rcc_ahb_frequency</a>, <a class="el" href="rcc_8c_source.html#l00057">rcc_apb1_frequency</a>, <a class="el" href="rcc_8c_source.html#l00058">rcc_apb2_frequency</a>, <a class="el" href="f1_2rcc_8h_source.html#l00190">RCC_CFGR_ADCPRE_DIV6</a>, <a class="el" href="f1_2rcc_8h_source.html#l00214">RCC_CFGR_HPRE_NODIV</a>, <a class="el" href="f1_2rcc_8h_source.html#l00150">RCC_CFGR_PLLMUL_PLL_CLK_MUL9</a>, <a class="el" href="f1_2rcc_8h_source.html#l00178">RCC_CFGR_PLLSRC_HSE_CLK</a>, <a class="el" href="f1_2rcc_8h_source.html#l00169">RCC_CFGR_PLLXTPRE_HSE_CLK_DIV2</a>, <a class="el" href="f1_2rcc_8h_source.html#l00203">RCC_CFGR_PPRE_DIV2</a>, <a class="el" href="f1_2rcc_8h_source.html#l00202">RCC_CFGR_PPRE_NODIV</a>, <a class="el" href="f1_2rcc_8h_source.html#l00236">RCC_CFGR_SW_SYSCLKSEL_HSECLK</a>, <a class="el" href="f1_2rcc_8h_source.html#l00235">RCC_CFGR_SW_SYSCLKSEL_HSICLK</a>, <a class="el" href="f1_2rcc_8h_source.html#l00237">RCC_CFGR_SW_SYSCLKSEL_PLLCLK</a>, <a class="el" href="f1_2rcc_8h_source.html#l00568">RCC_HSE</a>, <a class="el" href="f1_2rcc_8h_source.html#l00568">RCC_HSI</a>, <a class="el" href="rcc_8c_source.html#l00384">rcc_osc_on()</a>, <a class="el" href="f1_2rcc_8h_source.html#l00568">RCC_PLL</a>, <a class="el" href="rcc_8c_source.html#l00632">rcc_set_adcpre()</a>, <a class="el" href="rcc_8c_source.html#l00671">rcc_set_hpre()</a>, <a class="el" href="rcc_8c_source.html#l00492">rcc_set_pll_multiplication_factor()</a>, <a class="el" href="rcc_8c_source.html#l00534">rcc_set_pll_source()</a>, <a class="el" href="rcc_8c_source.html#l00548">rcc_set_pllxtpre()</a>, <a class="el" href="rcc_8c_source.html#l00658">rcc_set_ppre1()</a>, <a class="el" href="rcc_8c_source.html#l00644">rcc_set_ppre2()</a>, <a class="el" href="rcc_8c_source.html#l00478">rcc_set_sysclk_source()</a>, and <a class="el" href="rcc_8c_source.html#l00364">rcc_wait_for_osc_ready()</a>.</p>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__file_gaec148e144431957a5a0dff4d3ce581b1_cgraph.png" border="0" usemap="#agroup__rcc__file_gaec148e144431957a5a0dff4d3ce581b1_cgraph" alt=""/></div>
<map name="agroup__rcc__file_gaec148e144431957a5a0dff4d3ce581b1_cgraph" id="agroup__rcc__file_gaec148e144431957a5a0dff4d3ce581b1_cgraph">
<area shape="rect" title="RCC Set System Clock PLL at 72MHz from HSE at 16MHz." alt="" coords="5,267,188,309"/>
<area shape="rect" href="group__flash__file.html#ga9347b16d27d64b79f507dc9cad8633b2" title="Set the Number of Wait States." alt="" coords="277,5,383,32"/>
<area shape="rect" href="group__rcc__file.html#ga81b16ade2e5d6e024f36e3d568a9fd97" title="RCC Turn on an Oscillator." alt="" coords="283,56,377,83"/>
<area shape="rect" href="group__rcc__file.html#ga190cb3bbb95d687334d00e15bfab5b56" title="ADC Setup the A/D Clock." alt="" coords="271,107,389,133"/>
<area shape="rect" href="group__rcc__file.html#gae192b2cd0f37124db5ed76d599a5671b" title="RCC Set the AHB Prescale Factor." alt="" coords="278,157,382,184"/>
<area shape="rect" href="group__rcc__file.html#ga93f0715a42904d8c70bc7d1c862cf89f" title="RCC Set the PLL Multiplication Factor." alt="" coords="236,209,424,250"/>
<area shape="rect" href="group__rcc__file.html#ga2f2bd45ad9c8b32e0fe5affe9bf181bf" title="RCC Set the PLL Clock Source." alt="" coords="259,275,401,301"/>
<area shape="rect" href="group__rcc__file.html#gae307406af5f22597be382a3eecc7b54b" title="RCC Set the HSE Frequency Divider used as PLL Clock Source." alt="" coords="267,325,393,352"/>
<area shape="rect" href="group__rcc__file.html#gaaf1b9174131b00a7014c0328a53a65a1" title="RCC Set the APB1 Prescale Factor." alt="" coords="274,376,386,403"/>
<area shape="rect" href="group__rcc__file.html#gac40c9478480f3a44c381c15482a563cd" title="RCC Set the APB2 Prescale Factor." alt="" coords="274,427,386,453"/>
<area shape="rect" href="group__rcc__file.html#ga2c291271812c333d975807cd5ec99a36" title="RCC Set the Source for the System Clock." alt="" coords="247,477,413,504"/>
<area shape="rect" href="group__rcc__file.html#ga1dfd0e0ba16285ce16e782e07af2cafa" title="Wait for Oscillator Ready." alt="" coords="243,528,417,555"/>
<area shape="rect" href="group__rcc__file.html#ga2706213ae449214826f797ac93c51d52" title="Is the given oscillator ready?" alt="" coords="472,528,604,555"/>
</map>
</div>

</div>
</div>
<a id="gae61f5759a5cbcd628e873e951ade7f1b" name="gae61f5759a5cbcd628e873e951ade7f1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae61f5759a5cbcd628e873e951ade7f1b">&#9670;&nbsp;</a></span>rcc_clock_setup_in_hse_25mhz_out_72mhz()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_clock_setup_in_hse_25mhz_out_72mhz </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Set System Clock PLL at 72MHz from HSE at 25MHz. </p>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l01160">1160</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="f1_2flash_8h_source.html#l00076">FLASH_ACR_LATENCY_2WS</a>, <a class="el" href="flash__common__all_8c_source.html#l00036">flash_set_ws()</a>, <a class="el" href="rcc_8c_source.html#l00059">rcc_ahb_frequency</a>, <a class="el" href="rcc_8c_source.html#l00057">rcc_apb1_frequency</a>, <a class="el" href="rcc_8c_source.html#l00058">rcc_apb2_frequency</a>, <a class="el" href="f1_2rcc_8h_source.html#l00514">RCC_CFGR2_PLL2MUL_PLL2_CLK_MUL8</a>, <a class="el" href="f1_2rcc_8h_source.html#l00487">RCC_CFGR2_PREDIV1SRC_PLL2_CLK</a>, <a class="el" href="f1_2rcc_8h_source.html#l00547">RCC_CFGR2_PREDIV2_DIV5</a>, <a class="el" href="f1_2rcc_8h_source.html#l00529">RCC_CFGR2_PREDIV_DIV5</a>, <a class="el" href="f1_2rcc_8h_source.html#l00190">RCC_CFGR_ADCPRE_DIV6</a>, <a class="el" href="f1_2rcc_8h_source.html#l00214">RCC_CFGR_HPRE_NODIV</a>, <a class="el" href="f1_2rcc_8h_source.html#l00150">RCC_CFGR_PLLMUL_PLL_CLK_MUL9</a>, <a class="el" href="f1_2rcc_8h_source.html#l00179">RCC_CFGR_PLLSRC_PREDIV1_CLK</a>, <a class="el" href="f1_2rcc_8h_source.html#l00168">RCC_CFGR_PLLXTPRE_HSE_CLK</a>, <a class="el" href="f1_2rcc_8h_source.html#l00203">RCC_CFGR_PPRE_DIV2</a>, <a class="el" href="f1_2rcc_8h_source.html#l00202">RCC_CFGR_PPRE_NODIV</a>, <a class="el" href="f1_2rcc_8h_source.html#l00236">RCC_CFGR_SW_SYSCLKSEL_HSECLK</a>, <a class="el" href="f1_2rcc_8h_source.html#l00237">RCC_CFGR_SW_SYSCLKSEL_PLLCLK</a>, <a class="el" href="f1_2rcc_8h_source.html#l00135">RCC_CFGR_USBPRE_PLL_VCO_CLK_DIV3</a>, <a class="el" href="f1_2rcc_8h_source.html#l00568">RCC_HSE</a>, <a class="el" href="rcc_8c_source.html#l00384">rcc_osc_on()</a>, <a class="el" href="f1_2rcc_8h_source.html#l00568">RCC_PLL</a>, <a class="el" href="f1_2rcc_8h_source.html#l00568">RCC_PLL2</a>, <a class="el" href="rcc_8c_source.html#l00632">rcc_set_adcpre()</a>, <a class="el" href="rcc_8c_source.html#l00671">rcc_set_hpre()</a>, <a class="el" href="rcc_8c_source.html#l00506">rcc_set_pll2_multiplication_factor()</a>, <a class="el" href="rcc_8c_source.html#l00492">rcc_set_pll_multiplication_factor()</a>, <a class="el" href="rcc_8c_source.html#l00534">rcc_set_pll_source()</a>, <a class="el" href="rcc_8c_source.html#l00548">rcc_set_pllxtpre()</a>, <a class="el" href="rcc_8c_source.html#l00658">rcc_set_ppre1()</a>, <a class="el" href="rcc_8c_source.html#l00644">rcc_set_ppre2()</a>, <a class="el" href="rcc_8c_source.html#l00698">rcc_set_prediv1()</a>, <a class="el" href="rcc_8c_source.html#l00710">rcc_set_prediv1_source()</a>, <a class="el" href="rcc_8c_source.html#l00704">rcc_set_prediv2()</a>, <a class="el" href="rcc_8c_source.html#l00478">rcc_set_sysclk_source()</a>, <a class="el" href="rcc_8c_source.html#l00689">rcc_set_usbpre()</a>, and <a class="el" href="rcc_8c_source.html#l00364">rcc_wait_for_osc_ready()</a>.</p>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__file_gae61f5759a5cbcd628e873e951ade7f1b_cgraph.png" border="0" usemap="#agroup__rcc__file_gae61f5759a5cbcd628e873e951ade7f1b_cgraph" alt=""/></div>
<map name="agroup__rcc__file_gae61f5759a5cbcd628e873e951ade7f1b_cgraph" id="agroup__rcc__file_gae61f5759a5cbcd628e873e951ade7f1b_cgraph">
<area shape="rect" title="RCC Set System Clock PLL at 72MHz from HSE at 25MHz." alt="" coords="5,409,188,450"/>
<area shape="rect" href="group__flash__file.html#ga9347b16d27d64b79f507dc9cad8633b2" title="Set the Number of Wait States." alt="" coords="281,5,387,32"/>
<area shape="rect" href="group__rcc__file.html#ga81b16ade2e5d6e024f36e3d568a9fd97" title="RCC Turn on an Oscillator." alt="" coords="287,56,381,83"/>
<area shape="rect" href="group__rcc__file.html#ga190cb3bbb95d687334d00e15bfab5b56" title="ADC Setup the A/D Clock." alt="" coords="275,107,393,133"/>
<area shape="rect" href="group__rcc__file.html#gae192b2cd0f37124db5ed76d599a5671b" title="RCC Set the AHB Prescale Factor." alt="" coords="282,157,386,184"/>
<area shape="rect" href="group__rcc__file.html#ga648726dbed9b010d181306103c9eb51c" title="RCC Set the PLL2 Multiplication Factor." alt="" coords="236,209,432,250"/>
<area shape="rect" href="group__rcc__file.html#ga93f0715a42904d8c70bc7d1c862cf89f" title="RCC Set the PLL Multiplication Factor." alt="" coords="240,274,428,315"/>
<area shape="rect" href="group__rcc__file.html#ga2f2bd45ad9c8b32e0fe5affe9bf181bf" title="RCC Set the PLL Clock Source." alt="" coords="263,340,405,367"/>
<area shape="rect" href="group__rcc__file.html#gae307406af5f22597be382a3eecc7b54b" title="RCC Set the HSE Frequency Divider used as PLL Clock Source." alt="" coords="271,391,397,417"/>
<area shape="rect" href="group__rcc__file.html#gaaf1b9174131b00a7014c0328a53a65a1" title="RCC Set the APB1 Prescale Factor." alt="" coords="278,441,390,468"/>
<area shape="rect" href="group__rcc__file.html#gac40c9478480f3a44c381c15482a563cd" title="RCC Set the APB2 Prescale Factor." alt="" coords="278,492,390,519"/>
<area shape="rect" href="group__rcc__file.html#ga3002a6fe10a813069b1d13c98c0a6da7" title=" " alt="" coords="272,543,396,569"/>
<area shape="rect" href="group__rcc__file.html#ga2ce7e31318695e354e955004c0050a85" title=" " alt="" coords="247,593,421,620"/>
<area shape="rect" href="group__rcc__file.html#ga3a206a5322c1c6f7737654e13a01c6b8" title=" " alt="" coords="272,644,396,671"/>
<area shape="rect" href="group__rcc__file.html#ga2c291271812c333d975807cd5ec99a36" title="RCC Set the Source for the System Clock." alt="" coords="251,695,417,721"/>
<area shape="rect" href="group__rcc__file.html#gad434015520b42043657d7478f8308c37" title="RCC Set the USB Prescale Factor." alt="" coords="275,745,393,772"/>
<area shape="rect" href="group__rcc__file.html#ga1dfd0e0ba16285ce16e782e07af2cafa" title="Wait for Oscillator Ready." alt="" coords="247,796,421,823"/>
<area shape="rect" href="group__rcc__file.html#ga2706213ae449214826f797ac93c51d52" title="Is the given oscillator ready?" alt="" coords="480,796,612,823"/>
</map>
</div>

</div>
</div>
<a id="ga2a1d0a3e6272c2268ed5b560fb37262c" name="ga2a1d0a3e6272c2268ed5b560fb37262c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2a1d0a3e6272c2268ed5b560fb37262c">&#9670;&nbsp;</a></span>rcc_clock_setup_in_hse_8mhz_out_24mhz()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_clock_setup_in_hse_8mhz_out_24mhz </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Set System Clock PLL at 24MHz from HSE at 8MHz. </p>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00904">904</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="f1_2flash_8h_source.html#l00074">FLASH_ACR_LATENCY_0WS</a>, <a class="el" href="flash__common__all_8c_source.html#l00036">flash_set_ws()</a>, <a class="el" href="rcc_8c_source.html#l00059">rcc_ahb_frequency</a>, <a class="el" href="rcc_8c_source.html#l00057">rcc_apb1_frequency</a>, <a class="el" href="rcc_8c_source.html#l00058">rcc_apb2_frequency</a>, <a class="el" href="f1_2rcc_8h_source.html#l00188">RCC_CFGR_ADCPRE_DIV2</a>, <a class="el" href="f1_2rcc_8h_source.html#l00214">RCC_CFGR_HPRE_NODIV</a>, <a class="el" href="f1_2rcc_8h_source.html#l00144">RCC_CFGR_PLLMUL_PLL_CLK_MUL3</a>, <a class="el" href="f1_2rcc_8h_source.html#l00178">RCC_CFGR_PLLSRC_HSE_CLK</a>, <a class="el" href="f1_2rcc_8h_source.html#l00168">RCC_CFGR_PLLXTPRE_HSE_CLK</a>, <a class="el" href="f1_2rcc_8h_source.html#l00202">RCC_CFGR_PPRE_NODIV</a>, <a class="el" href="f1_2rcc_8h_source.html#l00236">RCC_CFGR_SW_SYSCLKSEL_HSECLK</a>, <a class="el" href="f1_2rcc_8h_source.html#l00235">RCC_CFGR_SW_SYSCLKSEL_HSICLK</a>, <a class="el" href="f1_2rcc_8h_source.html#l00237">RCC_CFGR_SW_SYSCLKSEL_PLLCLK</a>, <a class="el" href="f1_2rcc_8h_source.html#l00568">RCC_HSE</a>, <a class="el" href="f1_2rcc_8h_source.html#l00568">RCC_HSI</a>, <a class="el" href="rcc_8c_source.html#l00384">rcc_osc_on()</a>, <a class="el" href="f1_2rcc_8h_source.html#l00568">RCC_PLL</a>, <a class="el" href="rcc_8c_source.html#l00632">rcc_set_adcpre()</a>, <a class="el" href="rcc_8c_source.html#l00671">rcc_set_hpre()</a>, <a class="el" href="rcc_8c_source.html#l00492">rcc_set_pll_multiplication_factor()</a>, <a class="el" href="rcc_8c_source.html#l00534">rcc_set_pll_source()</a>, <a class="el" href="rcc_8c_source.html#l00548">rcc_set_pllxtpre()</a>, <a class="el" href="rcc_8c_source.html#l00658">rcc_set_ppre1()</a>, <a class="el" href="rcc_8c_source.html#l00644">rcc_set_ppre2()</a>, <a class="el" href="rcc_8c_source.html#l00478">rcc_set_sysclk_source()</a>, and <a class="el" href="rcc_8c_source.html#l00364">rcc_wait_for_osc_ready()</a>.</p>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__file_ga2a1d0a3e6272c2268ed5b560fb37262c_cgraph.png" border="0" usemap="#agroup__rcc__file_ga2a1d0a3e6272c2268ed5b560fb37262c_cgraph" alt=""/></div>
<map name="agroup__rcc__file_ga2a1d0a3e6272c2268ed5b560fb37262c_cgraph" id="agroup__rcc__file_ga2a1d0a3e6272c2268ed5b560fb37262c_cgraph">
<area shape="rect" title="RCC Set System Clock PLL at 24MHz from HSE at 8MHz." alt="" coords="5,267,180,309"/>
<area shape="rect" href="group__flash__file.html#ga9347b16d27d64b79f507dc9cad8633b2" title="Set the Number of Wait States." alt="" coords="269,5,375,32"/>
<area shape="rect" href="group__rcc__file.html#ga81b16ade2e5d6e024f36e3d568a9fd97" title="RCC Turn on an Oscillator." alt="" coords="275,56,369,83"/>
<area shape="rect" href="group__rcc__file.html#ga190cb3bbb95d687334d00e15bfab5b56" title="ADC Setup the A/D Clock." alt="" coords="263,107,381,133"/>
<area shape="rect" href="group__rcc__file.html#gae192b2cd0f37124db5ed76d599a5671b" title="RCC Set the AHB Prescale Factor." alt="" coords="270,157,374,184"/>
<area shape="rect" href="group__rcc__file.html#ga93f0715a42904d8c70bc7d1c862cf89f" title="RCC Set the PLL Multiplication Factor." alt="" coords="228,209,416,250"/>
<area shape="rect" href="group__rcc__file.html#ga2f2bd45ad9c8b32e0fe5affe9bf181bf" title="RCC Set the PLL Clock Source." alt="" coords="251,275,393,301"/>
<area shape="rect" href="group__rcc__file.html#gae307406af5f22597be382a3eecc7b54b" title="RCC Set the HSE Frequency Divider used as PLL Clock Source." alt="" coords="259,325,385,352"/>
<area shape="rect" href="group__rcc__file.html#gaaf1b9174131b00a7014c0328a53a65a1" title="RCC Set the APB1 Prescale Factor." alt="" coords="266,376,378,403"/>
<area shape="rect" href="group__rcc__file.html#gac40c9478480f3a44c381c15482a563cd" title="RCC Set the APB2 Prescale Factor." alt="" coords="266,427,378,453"/>
<area shape="rect" href="group__rcc__file.html#ga2c291271812c333d975807cd5ec99a36" title="RCC Set the Source for the System Clock." alt="" coords="239,477,405,504"/>
<area shape="rect" href="group__rcc__file.html#ga1dfd0e0ba16285ce16e782e07af2cafa" title="Wait for Oscillator Ready." alt="" coords="235,528,409,555"/>
<area shape="rect" href="group__rcc__file.html#ga2706213ae449214826f797ac93c51d52" title="Is the given oscillator ready?" alt="" coords="464,528,596,555"/>
</map>
</div>

</div>
</div>
<a id="ga7de5e411afdd8f22d01d91613acfc844" name="ga7de5e411afdd8f22d01d91613acfc844"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7de5e411afdd8f22d01d91613acfc844">&#9670;&nbsp;</a></span>rcc_clock_setup_in_hse_8mhz_out_72mhz()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_clock_setup_in_hse_8mhz_out_72mhz </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Set System Clock PLL at 72MHz from HSE at 8MHz. </p>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00968">968</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="f1_2flash_8h_source.html#l00076">FLASH_ACR_LATENCY_2WS</a>, <a class="el" href="flash__common__all_8c_source.html#l00036">flash_set_ws()</a>, <a class="el" href="rcc_8c_source.html#l00059">rcc_ahb_frequency</a>, <a class="el" href="rcc_8c_source.html#l00057">rcc_apb1_frequency</a>, <a class="el" href="rcc_8c_source.html#l00058">rcc_apb2_frequency</a>, <a class="el" href="f1_2rcc_8h_source.html#l00191">RCC_CFGR_ADCPRE_DIV8</a>, <a class="el" href="f1_2rcc_8h_source.html#l00214">RCC_CFGR_HPRE_NODIV</a>, <a class="el" href="f1_2rcc_8h_source.html#l00150">RCC_CFGR_PLLMUL_PLL_CLK_MUL9</a>, <a class="el" href="f1_2rcc_8h_source.html#l00178">RCC_CFGR_PLLSRC_HSE_CLK</a>, <a class="el" href="f1_2rcc_8h_source.html#l00168">RCC_CFGR_PLLXTPRE_HSE_CLK</a>, <a class="el" href="f1_2rcc_8h_source.html#l00203">RCC_CFGR_PPRE_DIV2</a>, <a class="el" href="f1_2rcc_8h_source.html#l00202">RCC_CFGR_PPRE_NODIV</a>, <a class="el" href="f1_2rcc_8h_source.html#l00236">RCC_CFGR_SW_SYSCLKSEL_HSECLK</a>, <a class="el" href="f1_2rcc_8h_source.html#l00235">RCC_CFGR_SW_SYSCLKSEL_HSICLK</a>, <a class="el" href="f1_2rcc_8h_source.html#l00237">RCC_CFGR_SW_SYSCLKSEL_PLLCLK</a>, <a class="el" href="f1_2rcc_8h_source.html#l00568">RCC_HSE</a>, <a class="el" href="f1_2rcc_8h_source.html#l00568">RCC_HSI</a>, <a class="el" href="rcc_8c_source.html#l00384">rcc_osc_on()</a>, <a class="el" href="f1_2rcc_8h_source.html#l00568">RCC_PLL</a>, <a class="el" href="rcc_8c_source.html#l00632">rcc_set_adcpre()</a>, <a class="el" href="rcc_8c_source.html#l00671">rcc_set_hpre()</a>, <a class="el" href="rcc_8c_source.html#l00492">rcc_set_pll_multiplication_factor()</a>, <a class="el" href="rcc_8c_source.html#l00534">rcc_set_pll_source()</a>, <a class="el" href="rcc_8c_source.html#l00548">rcc_set_pllxtpre()</a>, <a class="el" href="rcc_8c_source.html#l00658">rcc_set_ppre1()</a>, <a class="el" href="rcc_8c_source.html#l00644">rcc_set_ppre2()</a>, <a class="el" href="rcc_8c_source.html#l00478">rcc_set_sysclk_source()</a>, and <a class="el" href="rcc_8c_source.html#l00364">rcc_wait_for_osc_ready()</a>.</p>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__file_ga7de5e411afdd8f22d01d91613acfc844_cgraph.png" border="0" usemap="#agroup__rcc__file_ga7de5e411afdd8f22d01d91613acfc844_cgraph" alt=""/></div>
<map name="agroup__rcc__file_ga7de5e411afdd8f22d01d91613acfc844_cgraph" id="agroup__rcc__file_ga7de5e411afdd8f22d01d91613acfc844_cgraph">
<area shape="rect" title="RCC Set System Clock PLL at 72MHz from HSE at 8MHz." alt="" coords="5,267,180,309"/>
<area shape="rect" href="group__flash__file.html#ga9347b16d27d64b79f507dc9cad8633b2" title="Set the Number of Wait States." alt="" coords="269,5,375,32"/>
<area shape="rect" href="group__rcc__file.html#ga81b16ade2e5d6e024f36e3d568a9fd97" title="RCC Turn on an Oscillator." alt="" coords="275,56,369,83"/>
<area shape="rect" href="group__rcc__file.html#ga190cb3bbb95d687334d00e15bfab5b56" title="ADC Setup the A/D Clock." alt="" coords="263,107,381,133"/>
<area shape="rect" href="group__rcc__file.html#gae192b2cd0f37124db5ed76d599a5671b" title="RCC Set the AHB Prescale Factor." alt="" coords="270,157,374,184"/>
<area shape="rect" href="group__rcc__file.html#ga93f0715a42904d8c70bc7d1c862cf89f" title="RCC Set the PLL Multiplication Factor." alt="" coords="228,209,416,250"/>
<area shape="rect" href="group__rcc__file.html#ga2f2bd45ad9c8b32e0fe5affe9bf181bf" title="RCC Set the PLL Clock Source." alt="" coords="251,275,393,301"/>
<area shape="rect" href="group__rcc__file.html#gae307406af5f22597be382a3eecc7b54b" title="RCC Set the HSE Frequency Divider used as PLL Clock Source." alt="" coords="259,325,385,352"/>
<area shape="rect" href="group__rcc__file.html#gaaf1b9174131b00a7014c0328a53a65a1" title="RCC Set the APB1 Prescale Factor." alt="" coords="266,376,378,403"/>
<area shape="rect" href="group__rcc__file.html#gac40c9478480f3a44c381c15482a563cd" title="RCC Set the APB2 Prescale Factor." alt="" coords="266,427,378,453"/>
<area shape="rect" href="group__rcc__file.html#ga2c291271812c333d975807cd5ec99a36" title="RCC Set the Source for the System Clock." alt="" coords="239,477,405,504"/>
<area shape="rect" href="group__rcc__file.html#ga1dfd0e0ba16285ce16e782e07af2cafa" title="Wait for Oscillator Ready." alt="" coords="235,528,409,555"/>
<area shape="rect" href="group__rcc__file.html#ga2706213ae449214826f797ac93c51d52" title="Is the given oscillator ready?" alt="" coords="464,528,596,555"/>
</map>
</div>

</div>
</div>
<a id="ga63c14a3f3ed2799c6ad21564f97d0e99" name="ga63c14a3f3ed2799c6ad21564f97d0e99"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga63c14a3f3ed2799c6ad21564f97d0e99">&#9670;&nbsp;</a></span>rcc_clock_setup_in_hsi_out_24mhz()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_clock_setup_in_hsi_out_24mhz </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Set System Clock PLL at 24MHz from HSI. </p>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00851">851</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="f1_2flash_8h_source.html#l00074">FLASH_ACR_LATENCY_0WS</a>, <a class="el" href="flash__common__all_8c_source.html#l00036">flash_set_ws()</a>, <a class="el" href="rcc_8c_source.html#l00059">rcc_ahb_frequency</a>, <a class="el" href="rcc_8c_source.html#l00057">rcc_apb1_frequency</a>, <a class="el" href="rcc_8c_source.html#l00058">rcc_apb2_frequency</a>, <a class="el" href="f1_2rcc_8h_source.html#l00188">RCC_CFGR_ADCPRE_DIV2</a>, <a class="el" href="f1_2rcc_8h_source.html#l00214">RCC_CFGR_HPRE_NODIV</a>, <a class="el" href="f1_2rcc_8h_source.html#l00147">RCC_CFGR_PLLMUL_PLL_CLK_MUL6</a>, <a class="el" href="f1_2rcc_8h_source.html#l00177">RCC_CFGR_PLLSRC_HSI_CLK_DIV2</a>, <a class="el" href="f1_2rcc_8h_source.html#l00202">RCC_CFGR_PPRE_NODIV</a>, <a class="el" href="f1_2rcc_8h_source.html#l00235">RCC_CFGR_SW_SYSCLKSEL_HSICLK</a>, <a class="el" href="f1_2rcc_8h_source.html#l00237">RCC_CFGR_SW_SYSCLKSEL_PLLCLK</a>, <a class="el" href="f1_2rcc_8h_source.html#l00568">RCC_HSI</a>, <a class="el" href="rcc_8c_source.html#l00384">rcc_osc_on()</a>, <a class="el" href="f1_2rcc_8h_source.html#l00568">RCC_PLL</a>, <a class="el" href="rcc_8c_source.html#l00632">rcc_set_adcpre()</a>, <a class="el" href="rcc_8c_source.html#l00671">rcc_set_hpre()</a>, <a class="el" href="rcc_8c_source.html#l00492">rcc_set_pll_multiplication_factor()</a>, <a class="el" href="rcc_8c_source.html#l00534">rcc_set_pll_source()</a>, <a class="el" href="rcc_8c_source.html#l00658">rcc_set_ppre1()</a>, <a class="el" href="rcc_8c_source.html#l00644">rcc_set_ppre2()</a>, <a class="el" href="rcc_8c_source.html#l00478">rcc_set_sysclk_source()</a>, and <a class="el" href="rcc_8c_source.html#l00364">rcc_wait_for_osc_ready()</a>.</p>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__file_ga63c14a3f3ed2799c6ad21564f97d0e99_cgraph.png" border="0" usemap="#agroup__rcc__file_ga63c14a3f3ed2799c6ad21564f97d0e99_cgraph" alt=""/></div>
<map name="agroup__rcc__file_ga63c14a3f3ed2799c6ad21564f97d0e99_cgraph" id="agroup__rcc__file_ga63c14a3f3ed2799c6ad21564f97d0e99_cgraph">
<area shape="rect" title="RCC Set System Clock PLL at 24MHz from HSI." alt="" coords="5,238,149,279"/>
<area shape="rect" href="group__flash__file.html#ga9347b16d27d64b79f507dc9cad8633b2" title="Set the Number of Wait States." alt="" coords="239,5,344,32"/>
<area shape="rect" href="group__rcc__file.html#ga81b16ade2e5d6e024f36e3d568a9fd97" title="RCC Turn on an Oscillator." alt="" coords="245,56,338,83"/>
<area shape="rect" href="group__rcc__file.html#ga190cb3bbb95d687334d00e15bfab5b56" title="ADC Setup the A/D Clock." alt="" coords="232,107,351,133"/>
<area shape="rect" href="group__rcc__file.html#gae192b2cd0f37124db5ed76d599a5671b" title="RCC Set the AHB Prescale Factor." alt="" coords="239,157,343,184"/>
<area shape="rect" href="group__rcc__file.html#ga93f0715a42904d8c70bc7d1c862cf89f" title="RCC Set the PLL Multiplication Factor." alt="" coords="197,209,385,250"/>
<area shape="rect" href="group__rcc__file.html#ga2f2bd45ad9c8b32e0fe5affe9bf181bf" title="RCC Set the PLL Clock Source." alt="" coords="221,275,362,301"/>
<area shape="rect" href="group__rcc__file.html#gaaf1b9174131b00a7014c0328a53a65a1" title="RCC Set the APB1 Prescale Factor." alt="" coords="235,325,347,352"/>
<area shape="rect" href="group__rcc__file.html#gac40c9478480f3a44c381c15482a563cd" title="RCC Set the APB2 Prescale Factor." alt="" coords="235,376,347,403"/>
<area shape="rect" href="group__rcc__file.html#ga2c291271812c333d975807cd5ec99a36" title="RCC Set the Source for the System Clock." alt="" coords="208,427,375,453"/>
<area shape="rect" href="group__rcc__file.html#ga1dfd0e0ba16285ce16e782e07af2cafa" title="Wait for Oscillator Ready." alt="" coords="204,477,379,504"/>
<area shape="rect" href="group__rcc__file.html#ga2706213ae449214826f797ac93c51d52" title="Is the given oscillator ready?" alt="" coords="433,477,565,504"/>
</map>
</div>

</div>
</div>
<a id="gadd6354a9a1404b23b5baa00b51b03cc2" name="gadd6354a9a1404b23b5baa00b51b03cc2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadd6354a9a1404b23b5baa00b51b03cc2">&#9670;&nbsp;</a></span>rcc_clock_setup_in_hsi_out_48mhz()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_clock_setup_in_hsi_out_48mhz </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Set System Clock PLL at 48MHz from HSI. </p>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00797">797</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="f1_2flash_8h_source.html#l00075">FLASH_ACR_LATENCY_1WS</a>, <a class="el" href="flash__common__all_8c_source.html#l00036">flash_set_ws()</a>, <a class="el" href="rcc_8c_source.html#l00059">rcc_ahb_frequency</a>, <a class="el" href="rcc_8c_source.html#l00057">rcc_apb1_frequency</a>, <a class="el" href="rcc_8c_source.html#l00058">rcc_apb2_frequency</a>, <a class="el" href="f1_2rcc_8h_source.html#l00191">RCC_CFGR_ADCPRE_DIV8</a>, <a class="el" href="f1_2rcc_8h_source.html#l00214">RCC_CFGR_HPRE_NODIV</a>, <a class="el" href="f1_2rcc_8h_source.html#l00153">RCC_CFGR_PLLMUL_PLL_CLK_MUL12</a>, <a class="el" href="f1_2rcc_8h_source.html#l00177">RCC_CFGR_PLLSRC_HSI_CLK_DIV2</a>, <a class="el" href="f1_2rcc_8h_source.html#l00203">RCC_CFGR_PPRE_DIV2</a>, <a class="el" href="f1_2rcc_8h_source.html#l00202">RCC_CFGR_PPRE_NODIV</a>, <a class="el" href="f1_2rcc_8h_source.html#l00235">RCC_CFGR_SW_SYSCLKSEL_HSICLK</a>, <a class="el" href="f1_2rcc_8h_source.html#l00237">RCC_CFGR_SW_SYSCLKSEL_PLLCLK</a>, <a class="el" href="f1_2rcc_8h_source.html#l00131">RCC_CFGR_USBPRE_PLL_CLK_NODIV</a>, <a class="el" href="f1_2rcc_8h_source.html#l00568">RCC_HSI</a>, <a class="el" href="rcc_8c_source.html#l00384">rcc_osc_on()</a>, <a class="el" href="f1_2rcc_8h_source.html#l00568">RCC_PLL</a>, <a class="el" href="rcc_8c_source.html#l00632">rcc_set_adcpre()</a>, <a class="el" href="rcc_8c_source.html#l00671">rcc_set_hpre()</a>, <a class="el" href="rcc_8c_source.html#l00492">rcc_set_pll_multiplication_factor()</a>, <a class="el" href="rcc_8c_source.html#l00534">rcc_set_pll_source()</a>, <a class="el" href="rcc_8c_source.html#l00658">rcc_set_ppre1()</a>, <a class="el" href="rcc_8c_source.html#l00644">rcc_set_ppre2()</a>, <a class="el" href="rcc_8c_source.html#l00478">rcc_set_sysclk_source()</a>, <a class="el" href="rcc_8c_source.html#l00689">rcc_set_usbpre()</a>, and <a class="el" href="rcc_8c_source.html#l00364">rcc_wait_for_osc_ready()</a>.</p>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__file_gadd6354a9a1404b23b5baa00b51b03cc2_cgraph.png" border="0" usemap="#agroup__rcc__file_gadd6354a9a1404b23b5baa00b51b03cc2_cgraph" alt=""/></div>
<map name="agroup__rcc__file_gadd6354a9a1404b23b5baa00b51b03cc2_cgraph" id="agroup__rcc__file_gadd6354a9a1404b23b5baa00b51b03cc2_cgraph">
<area shape="rect" title="RCC Set System Clock PLL at 48MHz from HSI." alt="" coords="5,267,149,309"/>
<area shape="rect" href="group__flash__file.html#ga9347b16d27d64b79f507dc9cad8633b2" title="Set the Number of Wait States." alt="" coords="239,5,344,32"/>
<area shape="rect" href="group__rcc__file.html#ga81b16ade2e5d6e024f36e3d568a9fd97" title="RCC Turn on an Oscillator." alt="" coords="245,56,338,83"/>
<area shape="rect" href="group__rcc__file.html#ga190cb3bbb95d687334d00e15bfab5b56" title="ADC Setup the A/D Clock." alt="" coords="232,107,351,133"/>
<area shape="rect" href="group__rcc__file.html#gae192b2cd0f37124db5ed76d599a5671b" title="RCC Set the AHB Prescale Factor." alt="" coords="239,157,343,184"/>
<area shape="rect" href="group__rcc__file.html#ga93f0715a42904d8c70bc7d1c862cf89f" title="RCC Set the PLL Multiplication Factor." alt="" coords="197,209,385,250"/>
<area shape="rect" href="group__rcc__file.html#ga2f2bd45ad9c8b32e0fe5affe9bf181bf" title="RCC Set the PLL Clock Source." alt="" coords="221,275,362,301"/>
<area shape="rect" href="group__rcc__file.html#gaaf1b9174131b00a7014c0328a53a65a1" title="RCC Set the APB1 Prescale Factor." alt="" coords="235,325,347,352"/>
<area shape="rect" href="group__rcc__file.html#gac40c9478480f3a44c381c15482a563cd" title="RCC Set the APB2 Prescale Factor." alt="" coords="235,376,347,403"/>
<area shape="rect" href="group__rcc__file.html#ga2c291271812c333d975807cd5ec99a36" title="RCC Set the Source for the System Clock." alt="" coords="208,427,375,453"/>
<area shape="rect" href="group__rcc__file.html#gad434015520b42043657d7478f8308c37" title="RCC Set the USB Prescale Factor." alt="" coords="232,477,351,504"/>
<area shape="rect" href="group__rcc__file.html#ga1dfd0e0ba16285ce16e782e07af2cafa" title="Wait for Oscillator Ready." alt="" coords="204,528,379,555"/>
<area shape="rect" href="group__rcc__file.html#ga2706213ae449214826f797ac93c51d52" title="Is the given oscillator ready?" alt="" coords="433,528,565,555"/>
</map>
</div>

</div>
</div>
<a id="gae75d09f5953c113b10c266937e0d36a7" name="gae75d09f5953c113b10c266937e0d36a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae75d09f5953c113b10c266937e0d36a7">&#9670;&nbsp;</a></span>rcc_clock_setup_in_hsi_out_64mhz()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_clock_setup_in_hsi_out_64mhz </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Set System Clock PLL at 64MHz from HSI. </p>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00744">744</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="f1_2flash_8h_source.html#l00076">FLASH_ACR_LATENCY_2WS</a>, <a class="el" href="flash__common__all_8c_source.html#l00036">flash_set_ws()</a>, <a class="el" href="rcc_8c_source.html#l00059">rcc_ahb_frequency</a>, <a class="el" href="rcc_8c_source.html#l00057">rcc_apb1_frequency</a>, <a class="el" href="rcc_8c_source.html#l00058">rcc_apb2_frequency</a>, <a class="el" href="f1_2rcc_8h_source.html#l00191">RCC_CFGR_ADCPRE_DIV8</a>, <a class="el" href="f1_2rcc_8h_source.html#l00214">RCC_CFGR_HPRE_NODIV</a>, <a class="el" href="f1_2rcc_8h_source.html#l00158">RCC_CFGR_PLLMUL_PLL_CLK_MUL16</a>, <a class="el" href="f1_2rcc_8h_source.html#l00177">RCC_CFGR_PLLSRC_HSI_CLK_DIV2</a>, <a class="el" href="f1_2rcc_8h_source.html#l00203">RCC_CFGR_PPRE_DIV2</a>, <a class="el" href="f1_2rcc_8h_source.html#l00202">RCC_CFGR_PPRE_NODIV</a>, <a class="el" href="f1_2rcc_8h_source.html#l00235">RCC_CFGR_SW_SYSCLKSEL_HSICLK</a>, <a class="el" href="f1_2rcc_8h_source.html#l00237">RCC_CFGR_SW_SYSCLKSEL_PLLCLK</a>, <a class="el" href="f1_2rcc_8h_source.html#l00568">RCC_HSI</a>, <a class="el" href="rcc_8c_source.html#l00384">rcc_osc_on()</a>, <a class="el" href="f1_2rcc_8h_source.html#l00568">RCC_PLL</a>, <a class="el" href="rcc_8c_source.html#l00632">rcc_set_adcpre()</a>, <a class="el" href="rcc_8c_source.html#l00671">rcc_set_hpre()</a>, <a class="el" href="rcc_8c_source.html#l00492">rcc_set_pll_multiplication_factor()</a>, <a class="el" href="rcc_8c_source.html#l00534">rcc_set_pll_source()</a>, <a class="el" href="rcc_8c_source.html#l00658">rcc_set_ppre1()</a>, <a class="el" href="rcc_8c_source.html#l00644">rcc_set_ppre2()</a>, <a class="el" href="rcc_8c_source.html#l00478">rcc_set_sysclk_source()</a>, and <a class="el" href="rcc_8c_source.html#l00364">rcc_wait_for_osc_ready()</a>.</p>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__file_gae75d09f5953c113b10c266937e0d36a7_cgraph.png" border="0" usemap="#agroup__rcc__file_gae75d09f5953c113b10c266937e0d36a7_cgraph" alt=""/></div>
<map name="agroup__rcc__file_gae75d09f5953c113b10c266937e0d36a7_cgraph" id="agroup__rcc__file_gae75d09f5953c113b10c266937e0d36a7_cgraph">
<area shape="rect" title="RCC Set System Clock PLL at 64MHz from HSI." alt="" coords="5,238,149,279"/>
<area shape="rect" href="group__flash__file.html#ga9347b16d27d64b79f507dc9cad8633b2" title="Set the Number of Wait States." alt="" coords="239,5,344,32"/>
<area shape="rect" href="group__rcc__file.html#ga81b16ade2e5d6e024f36e3d568a9fd97" title="RCC Turn on an Oscillator." alt="" coords="245,56,338,83"/>
<area shape="rect" href="group__rcc__file.html#ga190cb3bbb95d687334d00e15bfab5b56" title="ADC Setup the A/D Clock." alt="" coords="232,107,351,133"/>
<area shape="rect" href="group__rcc__file.html#gae192b2cd0f37124db5ed76d599a5671b" title="RCC Set the AHB Prescale Factor." alt="" coords="239,157,343,184"/>
<area shape="rect" href="group__rcc__file.html#ga93f0715a42904d8c70bc7d1c862cf89f" title="RCC Set the PLL Multiplication Factor." alt="" coords="197,209,385,250"/>
<area shape="rect" href="group__rcc__file.html#ga2f2bd45ad9c8b32e0fe5affe9bf181bf" title="RCC Set the PLL Clock Source." alt="" coords="221,275,362,301"/>
<area shape="rect" href="group__rcc__file.html#gaaf1b9174131b00a7014c0328a53a65a1" title="RCC Set the APB1 Prescale Factor." alt="" coords="235,325,347,352"/>
<area shape="rect" href="group__rcc__file.html#gac40c9478480f3a44c381c15482a563cd" title="RCC Set the APB2 Prescale Factor." alt="" coords="235,376,347,403"/>
<area shape="rect" href="group__rcc__file.html#ga2c291271812c333d975807cd5ec99a36" title="RCC Set the Source for the System Clock." alt="" coords="208,427,375,453"/>
<area shape="rect" href="group__rcc__file.html#ga1dfd0e0ba16285ce16e782e07af2cafa" title="Wait for Oscillator Ready." alt="" coords="204,477,379,504"/>
<area shape="rect" href="group__rcc__file.html#ga2706213ae449214826f797ac93c51d52" title="Is the given oscillator ready?" alt="" coords="433,477,565,504"/>
</map>
</div>

</div>
</div>
<a id="ga4bbf49936af50688a96ec4f309f710c6" name="ga4bbf49936af50688a96ec4f309f710c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4bbf49936af50688a96ec4f309f710c6">&#9670;&nbsp;</a></span>rcc_clock_setup_pll()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_clock_setup_pll </td>
          <td>(</td>
          <td class="paramtype">const struct <a class="el" href="structrcc__clock__scale.html">rcc_clock_scale</a> *&#160;</td>
          <td class="paramname"><em>clock</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Switch sysclock to PLL with the given parameters. </p>
<p >This should be usable from any point in time, but only if you have used library functions to manage clocks. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">clock</td><td>full struct with desired parameters </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l01213">1213</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="f1_2rcc_8h_source.html#l00727">rcc_clock_scale::adcpre</a>, <a class="el" href="f1_2rcc_8h_source.html#l00735">rcc_clock_scale::ahb_frequency</a>, <a class="el" href="f1_2rcc_8h_source.html#l00736">rcc_clock_scale::apb1_frequency</a>, <a class="el" href="f1_2rcc_8h_source.html#l00737">rcc_clock_scale::apb2_frequency</a>, <a class="el" href="flash__common__all_8c_source.html#l00036">flash_set_ws()</a>, <a class="el" href="f1_2rcc_8h_source.html#l00728">rcc_clock_scale::flash_waitstates</a>, <a class="el" href="f1_2rcc_8h_source.html#l00724">rcc_clock_scale::hpre</a>, <a class="el" href="f1_2rcc_8h_source.html#l00732">rcc_clock_scale::pll2_mul</a>, <a class="el" href="f1_2rcc_8h_source.html#l00733">rcc_clock_scale::pll3_mul</a>, <a class="el" href="f1_2rcc_8h_source.html#l00722">rcc_clock_scale::pll_mul</a>, <a class="el" href="f1_2rcc_8h_source.html#l00723">rcc_clock_scale::pll_source</a>, <a class="el" href="f1_2rcc_8h_source.html#l00725">rcc_clock_scale::ppre1</a>, <a class="el" href="f1_2rcc_8h_source.html#l00726">rcc_clock_scale::ppre2</a>, <a class="el" href="f1_2rcc_8h_source.html#l00729">rcc_clock_scale::prediv1</a>, <a class="el" href="f1_2rcc_8h_source.html#l00730">rcc_clock_scale::prediv1_source</a>, <a class="el" href="f1_2rcc_8h_source.html#l00731">rcc_clock_scale::prediv2</a>, <a class="el" href="rcc_8c_source.html#l00059">rcc_ahb_frequency</a>, <a class="el" href="rcc_8c_source.html#l00057">rcc_apb1_frequency</a>, <a class="el" href="rcc_8c_source.html#l00058">rcc_apb2_frequency</a>, <a class="el" href="f1_2rcc_8h_source.html#l00526">RCC_CFGR2_PREDIV_DIV2</a>, <a class="el" href="f1_2rcc_8h_source.html#l00178">RCC_CFGR_PLLSRC_HSE_CLK</a>, <a class="el" href="f1_2rcc_8h_source.html#l00237">RCC_CFGR_SW_SYSCLKSEL_PLLCLK</a>, <a class="el" href="f1_2rcc_8h_source.html#l00568">RCC_HSE</a>, <a class="el" href="f1_2rcc_8h_source.html#l00568">RCC_HSI</a>, <a class="el" href="rcc_8c_source.html#l00384">rcc_osc_on()</a>, <a class="el" href="f1_2rcc_8h_source.html#l00568">RCC_PLL</a>, <a class="el" href="f1_2rcc_8h_source.html#l00568">RCC_PLL2</a>, <a class="el" href="f1_2rcc_8h_source.html#l00568">RCC_PLL3</a>, <a class="el" href="rcc_8c_source.html#l00632">rcc_set_adcpre()</a>, <a class="el" href="rcc_8c_source.html#l00671">rcc_set_hpre()</a>, <a class="el" href="rcc_8c_source.html#l00506">rcc_set_pll2_multiplication_factor()</a>, <a class="el" href="rcc_8c_source.html#l00520">rcc_set_pll3_multiplication_factor()</a>, <a class="el" href="rcc_8c_source.html#l00492">rcc_set_pll_multiplication_factor()</a>, <a class="el" href="rcc_8c_source.html#l00534">rcc_set_pll_source()</a>, <a class="el" href="rcc_8c_source.html#l00548">rcc_set_pllxtpre()</a>, <a class="el" href="rcc_8c_source.html#l00658">rcc_set_ppre1()</a>, <a class="el" href="rcc_8c_source.html#l00644">rcc_set_ppre2()</a>, <a class="el" href="rcc_8c_source.html#l00698">rcc_set_prediv1()</a>, <a class="el" href="rcc_8c_source.html#l00710">rcc_set_prediv1_source()</a>, <a class="el" href="rcc_8c_source.html#l00704">rcc_set_prediv2()</a>, <a class="el" href="rcc_8c_source.html#l00478">rcc_set_sysclk_source()</a>, <a class="el" href="rcc_8c_source.html#l00689">rcc_set_usbpre()</a>, <a class="el" href="rcc_8c_source.html#l00364">rcc_wait_for_osc_ready()</a>, and <a class="el" href="f1_2rcc_8h_source.html#l00734">rcc_clock_scale::usbpre</a>.</p>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__file_ga4bbf49936af50688a96ec4f309f710c6_cgraph.png" border="0" usemap="#agroup__rcc__file_ga4bbf49936af50688a96ec4f309f710c6_cgraph" alt=""/></div>
<map name="agroup__rcc__file_ga4bbf49936af50688a96ec4f309f710c6_cgraph" id="agroup__rcc__file_ga4bbf49936af50688a96ec4f309f710c6_cgraph">
<area shape="rect" title="Switch sysclock to PLL with the given parameters." alt="" coords="5,456,153,483"/>
<area shape="rect" href="group__flash__file.html#ga9347b16d27d64b79f507dc9cad8633b2" title="Set the Number of Wait States." alt="" coords="247,5,352,32"/>
<area shape="rect" href="group__rcc__file.html#ga81b16ade2e5d6e024f36e3d568a9fd97" title="RCC Turn on an Oscillator." alt="" coords="253,56,346,83"/>
<area shape="rect" href="group__rcc__file.html#ga190cb3bbb95d687334d00e15bfab5b56" title="ADC Setup the A/D Clock." alt="" coords="240,107,359,133"/>
<area shape="rect" href="group__rcc__file.html#gae192b2cd0f37124db5ed76d599a5671b" title="RCC Set the AHB Prescale Factor." alt="" coords="247,157,351,184"/>
<area shape="rect" href="group__rcc__file.html#ga648726dbed9b010d181306103c9eb51c" title="RCC Set the PLL2 Multiplication Factor." alt="" coords="201,209,397,250"/>
<area shape="rect" href="group__rcc__file.html#ga548fdeeacbf0c2199b0851a8c71ff872" title="RCC Set the PLL3 Multiplication Factor." alt="" coords="201,274,397,315"/>
<area shape="rect" href="group__rcc__file.html#ga93f0715a42904d8c70bc7d1c862cf89f" title="RCC Set the PLL Multiplication Factor." alt="" coords="205,339,393,381"/>
<area shape="rect" href="group__rcc__file.html#ga2f2bd45ad9c8b32e0fe5affe9bf181bf" title="RCC Set the PLL Clock Source." alt="" coords="229,405,370,432"/>
<area shape="rect" href="group__rcc__file.html#gae307406af5f22597be382a3eecc7b54b" title="RCC Set the HSE Frequency Divider used as PLL Clock Source." alt="" coords="237,456,362,483"/>
<area shape="rect" href="group__rcc__file.html#gaaf1b9174131b00a7014c0328a53a65a1" title="RCC Set the APB1 Prescale Factor." alt="" coords="243,507,355,533"/>
<area shape="rect" href="group__rcc__file.html#gac40c9478480f3a44c381c15482a563cd" title="RCC Set the APB2 Prescale Factor." alt="" coords="243,557,355,584"/>
<area shape="rect" href="group__rcc__file.html#ga3002a6fe10a813069b1d13c98c0a6da7" title=" " alt="" coords="237,608,361,635"/>
<area shape="rect" href="group__rcc__file.html#ga2ce7e31318695e354e955004c0050a85" title=" " alt="" coords="212,659,387,685"/>
<area shape="rect" href="group__rcc__file.html#ga3a206a5322c1c6f7737654e13a01c6b8" title=" " alt="" coords="237,709,361,736"/>
<area shape="rect" href="group__rcc__file.html#ga2c291271812c333d975807cd5ec99a36" title="RCC Set the Source for the System Clock." alt="" coords="216,760,383,787"/>
<area shape="rect" href="group__rcc__file.html#gad434015520b42043657d7478f8308c37" title="RCC Set the USB Prescale Factor." alt="" coords="240,811,359,837"/>
<area shape="rect" href="group__rcc__file.html#ga1dfd0e0ba16285ce16e782e07af2cafa" title="Wait for Oscillator Ready." alt="" coords="212,861,387,888"/>
<area shape="rect" href="group__rcc__file.html#ga2706213ae449214826f797ac93c51d52" title="Is the given oscillator ready?" alt="" coords="445,861,577,888"/>
</map>
</div>

</div>
</div>
<a id="ga2297cce07d5113023bf8eff03fc62c66" name="ga2297cce07d5113023bf8eff03fc62c66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2297cce07d5113023bf8eff03fc62c66">&#9670;&nbsp;</a></span>rcc_css_disable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_css_disable </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Disable the Clock Security System. </p>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00467">467</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="f1_2rcc_8h_source.html#l00048">RCC_CR</a>.</p>

</div>
</div>
<a id="gaddb943f9f25dc2df52890c90d468f373" name="gaddb943f9f25dc2df52890c90d468f373"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaddb943f9f25dc2df52890c90d468f373">&#9670;&nbsp;</a></span>rcc_css_enable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_css_enable </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Enable the Clock Security System. </p>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00457">457</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="f1_2rcc_8h_source.html#l00048">RCC_CR</a>, and <a class="el" href="f1_2rcc_8h_source.html#l00069">RCC_CR_CSSON</a>.</p>

</div>
</div>
<a id="gab1b45443e00d0774628de632257ba9f4" name="gab1b45443e00d0774628de632257ba9f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab1b45443e00d0774628de632257ba9f4">&#9670;&nbsp;</a></span>rcc_css_int_clear()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_css_int_clear </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Clear the Clock Security System Interrupt Flag. </p>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00327">327</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="f1_2rcc_8h_source.html#l00050">RCC_CIR</a>, and <a class="el" href="f1_2rcc_8h_source.html#l00277">RCC_CIR_CSSC</a>.</p>

</div>
</div>
<a id="ga0d3d34d807e0934127960914833a1b4d" name="ga0d3d34d807e0934127960914833a1b4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0d3d34d807e0934127960914833a1b4d">&#9670;&nbsp;</a></span>rcc_css_int_flag()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int rcc_css_int_flag </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Read the Clock Security System Interrupt Flag. </p>
<dl class="section return"><dt>Returns</dt><dd>int. Boolean value for flag set. </dd></dl>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00338">338</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="f1_2rcc_8h_source.html#l00050">RCC_CIR</a>, and <a class="el" href="f1_2rcc_8h_source.html#l00298">RCC_CIR_CSSF</a>.</p>

</div>
</div>
<a id="gabd376925e81df9e2f78110fabcdbd893" name="gabd376925e81df9e2f78110fabcdbd893"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabd376925e81df9e2f78110fabcdbd893">&#9670;&nbsp;</a></span>rcc_enable_rtc_clock()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_enable_rtc_clock </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Enable the RTC clock. </p>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00570">570</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="f1_2rcc_8h_source.html#l00056">RCC_BDCR</a>, and <a class="el" href="f1_2rcc_8h_source.html#l00443">RCC_BDCR_RTCEN</a>.</p>

<p class="reference">Referenced by <a class="el" href="rtc_8c_source.html#l00085">rtc_awake_from_off()</a>.</p>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__file_gabd376925e81df9e2f78110fabcdbd893_icgraph.png" border="0" usemap="#agroup__rcc__file_gabd376925e81df9e2f78110fabcdbd893_icgraph" alt=""/></div>
<map name="agroup__rcc__file_gabd376925e81df9e2f78110fabcdbd893_icgraph" id="agroup__rcc__file_gabd376925e81df9e2f78110fabcdbd893_icgraph">
<area shape="rect" title="RCC Enable the RTC clock." alt="" coords="376,5,533,32"/>
<area shape="rect" href="group__rtc__file.html#gaa4fec0b94caffb25d0acde8813a7ef5b" title="RTC Set Operational from the Off state." alt="" coords="177,5,328,32"/>
<area shape="rect" href="group__rtc__file.html#ga7693c69c9ff726487720b12576a20968" title="RTC Configuration on Wakeup." alt="" coords="5,5,129,32"/>
</map>
</div>

</div>
</div>
<a id="gafbb1afb9546f939744d71f4bd6f537bf" name="gafbb1afb9546f939744d71f4bd6f537bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafbb1afb9546f939744d71f4bd6f537bf">&#9670;&nbsp;</a></span>rcc_get_div_from_hpre()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t rcc_get_div_from_hpre </td>
          <td>(</td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>div_val</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This will return the divisor 1/2/4/8/16/64/128/256/512 which is set as a 4-bit value, typically used for hpre and other prescalers. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">div_val</td><td>Masked and shifted divider value from register (e.g. RCC_CFGR) </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc__common__all_8c_source.html#l00260">260</a> of file <a class="el" href="rcc__common__all_8c_source.html">rcc_common_all.c</a>.</p>

</div>
</div>
<a id="ga92fb456350d70bbc116063113995b2eb" name="ga92fb456350d70bbc116063113995b2eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga92fb456350d70bbc116063113995b2eb">&#9670;&nbsp;</a></span>rcc_get_i2c_clk_freq()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t rcc_get_i2c_clk_freq </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>i2c</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the peripheral clock speed for the I2C device at base specified. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">i2c</td><td>Base address of I2C to get clock frequency for. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l01328">1328</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="rcc_8c_source.html#l00057">rcc_apb1_frequency</a>.</p>

</div>
</div>
<a id="ga31e9d235ff78a3228bbf5e8b6a2de212" name="ga31e9d235ff78a3228bbf5e8b6a2de212"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga31e9d235ff78a3228bbf5e8b6a2de212">&#9670;&nbsp;</a></span>rcc_get_timer_clk_freq()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t rcc_get_timer_clk_freq </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>timer</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the peripheral clock speed for the Timer at base specified. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">timer</td><td>Base address of TIM to get clock frequency for. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l01309">1309</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="assert_8h_source.html#l00102">cm3_assert_not_reached</a>, <a class="el" href="f1_2rcc_8h_source.html#l00725">rcc_clock_scale::ppre1</a>, <a class="el" href="f1_2rcc_8h_source.html#l00726">rcc_clock_scale::ppre2</a>, <a class="el" href="rcc_8c_source.html#l00057">rcc_apb1_frequency</a>, <a class="el" href="rcc_8c_source.html#l00058">rcc_apb2_frequency</a>, <a class="el" href="f1_2rcc_8h_source.html#l00049">RCC_CFGR</a>, <a class="el" href="f1_2rcc_8h_source.html#l00256">RCC_CFGR_PPRE1_HCLK_NODIV</a>, <a class="el" href="f1_2rcc_8h_source.html#l00197">RCC_CFGR_PPRE1_MASK</a>, <a class="el" href="f1_2rcc_8h_source.html#l00196">RCC_CFGR_PPRE1_SHIFT</a>, <a class="el" href="f1_2rcc_8h_source.html#l00250">RCC_CFGR_PPRE2_HCLK_NODIV</a>, <a class="el" href="f1_2rcc_8h_source.html#l00195">RCC_CFGR_PPRE2_MASK</a>, <a class="el" href="f1_2rcc_8h_source.html#l00194">RCC_CFGR_PPRE2_SHIFT</a>, <a class="el" href="stm32_2f1_2memorymap_8h_source.html#l00046">TIM14_BASE</a>, and <a class="el" href="stm32_2f1_2memorymap_8h_source.html#l00038">TIM2_BASE</a>.</p>

</div>
</div>
<a id="ga3cfb3913707f5712833346ea2e6d4ba2" name="ga3cfb3913707f5712833346ea2e6d4ba2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3cfb3913707f5712833346ea2e6d4ba2">&#9670;&nbsp;</a></span>rcc_get_usart_clk_freq()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t rcc_get_usart_clk_freq </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>usart</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the peripheral clock speed for the USART at base specified. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">usart</td><td>Base address of USART to get clock frequency for. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l01296">1296</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="rcc_8c_source.html#l00057">rcc_apb1_frequency</a>, <a class="el" href="rcc_8c_source.html#l00058">rcc_apb2_frequency</a>, and <a class="el" href="stm32_2f1_2memorymap_8h_source.html#l00088">USART1_BASE</a>.</p>

<p class="reference">Referenced by <a class="el" href="usart__common__all_8c_source.html#l00053">usart_set_baudrate()</a>.</p>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__file_ga3cfb3913707f5712833346ea2e6d4ba2_icgraph.png" border="0" usemap="#agroup__rcc__file_ga3cfb3913707f5712833346ea2e6d4ba2_icgraph" alt=""/></div>
<map name="agroup__rcc__file_ga3cfb3913707f5712833346ea2e6d4ba2_icgraph" id="agroup__rcc__file_ga3cfb3913707f5712833346ea2e6d4ba2_icgraph">
<area shape="rect" title="Get the peripheral clock speed for the USART at base specified." alt="" coords="200,5,368,32"/>
<area shape="rect" href="group__usart__file.html#ga848295ffaf99550cf92d77dbcf15d416" title="USART Set Baudrate." alt="" coords="5,5,152,32"/>
</map>
</div>

</div>
</div>
<a id="ga2706213ae449214826f797ac93c51d52" name="ga2706213ae449214826f797ac93c51d52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2706213ae449214826f797ac93c51d52">&#9670;&nbsp;</a></span>rcc_is_osc_ready()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool rcc_is_osc_ready </td>
          <td>(</td>
          <td class="paramtype">enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a>&#160;</td>
          <td class="paramname"><em>osc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Is the given oscillator ready? </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">osc</td><td>Oscillator ID </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>true if the hardware indicates the oscillator is ready. </dd></dl>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00343">343</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="f1_2rcc_8h_source.html#l00056">RCC_BDCR</a>, <a class="el" href="f1_2rcc_8h_source.html#l00446">RCC_BDCR_LSERDY</a>, <a class="el" href="f1_2rcc_8h_source.html#l00048">RCC_CR</a>, <a class="el" href="f1_2rcc_8h_source.html#l00071">RCC_CR_HSERDY</a>, <a class="el" href="f1_2rcc_8h_source.html#l00075">RCC_CR_HSIRDY</a>, <a class="el" href="f1_2rcc_8h_source.html#l00065">RCC_CR_PLL2RDY</a>, <a class="el" href="f1_2rcc_8h_source.html#l00063">RCC_CR_PLL3RDY</a>, <a class="el" href="f1_2rcc_8h_source.html#l00067">RCC_CR_PLLRDY</a>, <a class="el" href="f1_2rcc_8h_source.html#l00057">RCC_CSR</a>, <a class="el" href="f1_2rcc_8h_source.html#l00461">RCC_CSR_LSIRDY</a>, <a class="el" href="f1_2rcc_8h_source.html#l00568">RCC_HSE</a>, <a class="el" href="f1_2rcc_8h_source.html#l00568">RCC_HSI</a>, <a class="el" href="f1_2rcc_8h_source.html#l00568">RCC_LSE</a>, <a class="el" href="f1_2rcc_8h_source.html#l00568">RCC_LSI</a>, <a class="el" href="f1_2rcc_8h_source.html#l00568">RCC_PLL</a>, <a class="el" href="f1_2rcc_8h_source.html#l00568">RCC_PLL2</a>, and <a class="el" href="f1_2rcc_8h_source.html#l00568">RCC_PLL3</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l00364">rcc_wait_for_osc_ready()</a>.</p>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__file_ga2706213ae449214826f797ac93c51d52_icgraph.png" border="0" usemap="#agroup__rcc__file_ga2706213ae449214826f797ac93c51d52_icgraph" alt=""/></div>
<map name="agroup__rcc__file_ga2706213ae449214826f797ac93c51d52_icgraph" id="agroup__rcc__file_ga2706213ae449214826f797ac93c51d52_icgraph">
<area shape="rect" title="Is the given oscillator ready?" alt="" coords="459,274,591,301"/>
<area shape="rect" href="group__rcc__file.html#ga1dfd0e0ba16285ce16e782e07af2cafa" title="Wait for Oscillator Ready." alt="" coords="236,274,411,301"/>
<area shape="rect" href="group__rcc__file.html#gae6012c8bf33f8cfa406a37ef88e9a47b" title="RCC Set System Clock PLL at 72MHz from HSE at 12MHz." alt="" coords="5,5,188,47"/>
<area shape="rect" href="group__rcc__file.html#gaec148e144431957a5a0dff4d3ce581b1" title="RCC Set System Clock PLL at 72MHz from HSE at 16MHz." alt="" coords="5,71,188,112"/>
<area shape="rect" href="group__rcc__file.html#gae61f5759a5cbcd628e873e951ade7f1b" title="RCC Set System Clock PLL at 72MHz from HSE at 25MHz." alt="" coords="5,136,188,177"/>
<area shape="rect" href="group__rcc__file.html#ga2a1d0a3e6272c2268ed5b560fb37262c" title="RCC Set System Clock PLL at 24MHz from HSE at 8MHz." alt="" coords="9,201,184,243"/>
<area shape="rect" href="group__rcc__file.html#ga7de5e411afdd8f22d01d91613acfc844" title="RCC Set System Clock PLL at 72MHz from HSE at 8MHz." alt="" coords="9,267,184,308"/>
<area shape="rect" href="group__rcc__file.html#ga63c14a3f3ed2799c6ad21564f97d0e99" title="RCC Set System Clock PLL at 24MHz from HSI." alt="" coords="25,332,169,373"/>
<area shape="rect" href="group__rcc__file.html#gadd6354a9a1404b23b5baa00b51b03cc2" title="RCC Set System Clock PLL at 48MHz from HSI." alt="" coords="25,397,169,439"/>
<area shape="rect" href="group__rcc__file.html#gae75d09f5953c113b10c266937e0d36a7" title="RCC Set System Clock PLL at 64MHz from HSI." alt="" coords="25,463,169,504"/>
<area shape="rect" href="group__rcc__file.html#ga4bbf49936af50688a96ec4f309f710c6" title="Switch sysclock to PLL with the given parameters." alt="" coords="23,529,171,555"/>
</map>
</div>

</div>
</div>
<a id="ga5fbe4bc4ca1447fff06e4490f655367e" name="ga5fbe4bc4ca1447fff06e4490f655367e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5fbe4bc4ca1447fff06e4490f655367e">&#9670;&nbsp;</a></span>rcc_osc_bypass_disable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_osc_bypass_disable </td>
          <td>(</td>
          <td class="paramtype">enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a>&#160;</td>
          <td class="paramname"><em>osc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Disable Bypass. </p>
<p >Re-enable the internal clock (high speed and low speed clocks only). The internal clock must be disabled (see <a class="el" href="group__rcc__file.html#ga89d079556639549018fbd8d66cf5fc20">rcc_osc_off</a>) for this to have effect. </p><dl class="section note"><dt>Note</dt><dd>The LSE clock is in the backup domain and cannot have bypass removed until the backup domain write protection has been removed (see <a class="el" href="group__pwr__file.html#ga47f30c2ab88b0a18a2f343cf4f9c0743">pwr_disable_backup_domain_write_protect</a>) or the backup domain has been reset (see <a class="el" href="group__rcc__file.html#gaa02e63deae78644c393004fb900fe584">rcc_backupdomain_reset</a>). </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">osc</td><td>Oscillator ID. Only HSE and LSE have effect. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc__common__all_8c_source.html#l00238">238</a> of file <a class="el" href="rcc__common__all_8c_source.html">rcc_common_all.c</a>.</p>

<p class="reference">References <a class="el" href="f1_2rcc_8h_source.html#l00056">RCC_BDCR</a>, <a class="el" href="f1_2rcc_8h_source.html#l00048">RCC_CR</a>, <a class="el" href="f1_2rcc_8h_source.html#l00057">RCC_CSR</a>, <a class="el" href="f1_2rcc_8h_source.html#l00568">RCC_HSE</a>, and <a class="el" href="f1_2rcc_8h_source.html#l00568">RCC_LSE</a>.</p>

</div>
</div>
<a id="ga3bccfeb2f4364e18997cbd88e2476270" name="ga3bccfeb2f4364e18997cbd88e2476270"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3bccfeb2f4364e18997cbd88e2476270">&#9670;&nbsp;</a></span>rcc_osc_bypass_enable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_osc_bypass_enable </td>
          <td>(</td>
          <td class="paramtype">enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a>&#160;</td>
          <td class="paramname"><em>osc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Enable Bypass. </p>
<p >Enable an external clock to bypass the internal clock (high speed and low speed clocks only). The external clock must be enabled (see <a class="el" href="group__rcc__file.html#ga81b16ade2e5d6e024f36e3d568a9fd97">rcc_osc_on</a>) and the internal clock must be disabled (see <a class="el" href="group__rcc__file.html#ga89d079556639549018fbd8d66cf5fc20">rcc_osc_off</a>) for this to have effect. </p><dl class="section note"><dt>Note</dt><dd>The LSE clock is in the backup domain and cannot be bypassed until the backup domain write protection has been removed (see <a class="el" href="group__pwr__file.html#ga47f30c2ab88b0a18a2f343cf4f9c0743">pwr_disable_backup_domain_write_protect</a>). </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">osc</td><td>Oscillator ID. Only HSE and LSE have effect. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc__common__all_8c_source.html#l00208">208</a> of file <a class="el" href="rcc__common__all_8c_source.html">rcc_common_all.c</a>.</p>

<p class="reference">References <a class="el" href="f1_2rcc_8h_source.html#l00056">RCC_BDCR</a>, <a class="el" href="f1_2rcc_8h_source.html#l00445">RCC_BDCR_LSEBYP</a>, <a class="el" href="f1_2rcc_8h_source.html#l00048">RCC_CR</a>, <a class="el" href="f1_2rcc_8h_source.html#l00070">RCC_CR_HSEBYP</a>, <a class="el" href="f1_2rcc_8h_source.html#l00057">RCC_CSR</a>, <a class="el" href="f1_2rcc_8h_source.html#l00568">RCC_HSE</a>, and <a class="el" href="f1_2rcc_8h_source.html#l00568">RCC_LSE</a>.</p>

</div>
</div>
<a id="ga89d079556639549018fbd8d66cf5fc20" name="ga89d079556639549018fbd8d66cf5fc20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga89d079556639549018fbd8d66cf5fc20">&#9670;&nbsp;</a></span>rcc_osc_off()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_osc_off </td>
          <td>(</td>
          <td class="paramtype">enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a>&#160;</td>
          <td class="paramname"><em>osc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Turn off an Oscillator. </p>
<p >Disable an oscillator and power off.</p>
<dl class="section note"><dt>Note</dt><dd>An oscillator cannot be turned off if it is selected as the system clock. </dd>
<dd>
The LSE clock is in the backup domain and cannot be disabled until the backup domain write protection has been removed (see <a class="el" href="group__pwr__file.html#ga47f30c2ab88b0a18a2f343cf4f9c0743">pwr_disable_backup_domain_write_protect</a>) or the backup domain has been (see reset <a class="el" href="group__rcc__file.html#gaa02e63deae78644c393004fb900fe584">rcc_backupdomain_reset</a>).</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">osc</td><td>Oscillator ID </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00425">425</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="f1_2rcc_8h_source.html#l00056">RCC_BDCR</a>, <a class="el" href="f1_2rcc_8h_source.html#l00048">RCC_CR</a>, <a class="el" href="f1_2rcc_8h_source.html#l00057">RCC_CSR</a>, <a class="el" href="f1_2rcc_8h_source.html#l00568">RCC_HSE</a>, <a class="el" href="f1_2rcc_8h_source.html#l00568">RCC_HSI</a>, <a class="el" href="f1_2rcc_8h_source.html#l00568">RCC_LSE</a>, <a class="el" href="f1_2rcc_8h_source.html#l00568">RCC_LSI</a>, <a class="el" href="f1_2rcc_8h_source.html#l00568">RCC_PLL</a>, <a class="el" href="f1_2rcc_8h_source.html#l00568">RCC_PLL2</a>, and <a class="el" href="f1_2rcc_8h_source.html#l00568">RCC_PLL3</a>.</p>

</div>
</div>
<a id="ga81b16ade2e5d6e024f36e3d568a9fd97" name="ga81b16ade2e5d6e024f36e3d568a9fd97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga81b16ade2e5d6e024f36e3d568a9fd97">&#9670;&nbsp;</a></span>rcc_osc_on()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_osc_on </td>
          <td>(</td>
          <td class="paramtype">enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a>&#160;</td>
          <td class="paramname"><em>osc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Turn on an Oscillator. </p>
<p >Enable an oscillator and power on. Each oscillator requires an amount of time to settle to a usable state. Refer to datasheets for time delay information. A status flag is available to indicate when the oscillator becomes ready (see <a class="el" href="group__rcc__file.html#ga01c3b6e7aee2cee13506e3f555539008">rcc_osc_ready_int_flag</a> and <a class="el" href="group__rcc__file.html#ga1dfd0e0ba16285ce16e782e07af2cafa">rcc_wait_for_osc_ready</a>).</p>
<dl class="section note"><dt>Note</dt><dd>The LSE clock is in the backup domain and cannot be enabled until the backup domain write protection has been removed (see <a class="el" href="group__pwr__file.html#ga47f30c2ab88b0a18a2f343cf4f9c0743">pwr_disable_backup_domain_write_protect</a>).</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">osc</td><td>Oscillator ID </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00384">384</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="f1_2rcc_8h_source.html#l00056">RCC_BDCR</a>, <a class="el" href="f1_2rcc_8h_source.html#l00447">RCC_BDCR_LSEON</a>, <a class="el" href="f1_2rcc_8h_source.html#l00048">RCC_CR</a>, <a class="el" href="f1_2rcc_8h_source.html#l00072">RCC_CR_HSEON</a>, <a class="el" href="f1_2rcc_8h_source.html#l00076">RCC_CR_HSION</a>, <a class="el" href="f1_2rcc_8h_source.html#l00066">RCC_CR_PLL2ON</a>, <a class="el" href="f1_2rcc_8h_source.html#l00064">RCC_CR_PLL3ON</a>, <a class="el" href="f1_2rcc_8h_source.html#l00068">RCC_CR_PLLON</a>, <a class="el" href="f1_2rcc_8h_source.html#l00057">RCC_CSR</a>, <a class="el" href="f1_2rcc_8h_source.html#l00462">RCC_CSR_LSION</a>, <a class="el" href="f1_2rcc_8h_source.html#l00568">RCC_HSE</a>, <a class="el" href="f1_2rcc_8h_source.html#l00568">RCC_HSI</a>, <a class="el" href="f1_2rcc_8h_source.html#l00568">RCC_LSE</a>, <a class="el" href="f1_2rcc_8h_source.html#l00568">RCC_LSI</a>, <a class="el" href="f1_2rcc_8h_source.html#l00568">RCC_PLL</a>, <a class="el" href="f1_2rcc_8h_source.html#l00568">RCC_PLL2</a>, and <a class="el" href="f1_2rcc_8h_source.html#l00568">RCC_PLL3</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l01032">rcc_clock_setup_in_hse_12mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l01096">rcc_clock_setup_in_hse_16mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l01160">rcc_clock_setup_in_hse_25mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l00904">rcc_clock_setup_in_hse_8mhz_out_24mhz()</a>, <a class="el" href="rcc_8c_source.html#l00968">rcc_clock_setup_in_hse_8mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l00851">rcc_clock_setup_in_hsi_out_24mhz()</a>, <a class="el" href="rcc_8c_source.html#l00797">rcc_clock_setup_in_hsi_out_48mhz()</a>, <a class="el" href="rcc_8c_source.html#l00744">rcc_clock_setup_in_hsi_out_64mhz()</a>, and <a class="el" href="rcc_8c_source.html#l01213">rcc_clock_setup_pll()</a>.</p>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__file_ga81b16ade2e5d6e024f36e3d568a9fd97_icgraph.png" border="0" usemap="#agroup__rcc__file_ga81b16ade2e5d6e024f36e3d568a9fd97_icgraph" alt=""/></div>
<map name="agroup__rcc__file_ga81b16ade2e5d6e024f36e3d568a9fd97_icgraph" id="agroup__rcc__file_ga81b16ade2e5d6e024f36e3d568a9fd97_icgraph">
<area shape="rect" title="RCC Turn on an Oscillator." alt="" coords="236,274,329,301"/>
<area shape="rect" href="group__rcc__file.html#gae6012c8bf33f8cfa406a37ef88e9a47b" title="RCC Set System Clock PLL at 72MHz from HSE at 12MHz." alt="" coords="5,5,188,47"/>
<area shape="rect" href="group__rcc__file.html#gaec148e144431957a5a0dff4d3ce581b1" title="RCC Set System Clock PLL at 72MHz from HSE at 16MHz." alt="" coords="5,71,188,112"/>
<area shape="rect" href="group__rcc__file.html#gae61f5759a5cbcd628e873e951ade7f1b" title="RCC Set System Clock PLL at 72MHz from HSE at 25MHz." alt="" coords="5,136,188,177"/>
<area shape="rect" href="group__rcc__file.html#ga2a1d0a3e6272c2268ed5b560fb37262c" title="RCC Set System Clock PLL at 24MHz from HSE at 8MHz." alt="" coords="9,201,184,243"/>
<area shape="rect" href="group__rcc__file.html#ga7de5e411afdd8f22d01d91613acfc844" title="RCC Set System Clock PLL at 72MHz from HSE at 8MHz." alt="" coords="9,267,184,308"/>
<area shape="rect" href="group__rcc__file.html#ga63c14a3f3ed2799c6ad21564f97d0e99" title="RCC Set System Clock PLL at 24MHz from HSI." alt="" coords="25,332,169,373"/>
<area shape="rect" href="group__rcc__file.html#gadd6354a9a1404b23b5baa00b51b03cc2" title="RCC Set System Clock PLL at 48MHz from HSI." alt="" coords="25,397,169,439"/>
<area shape="rect" href="group__rcc__file.html#gae75d09f5953c113b10c266937e0d36a7" title="RCC Set System Clock PLL at 64MHz from HSI." alt="" coords="25,463,169,504"/>
<area shape="rect" href="group__rcc__file.html#ga4bbf49936af50688a96ec4f309f710c6" title="Switch sysclock to PLL with the given parameters." alt="" coords="23,529,171,555"/>
</map>
</div>

</div>
</div>
<a id="ga1c96c4bce0fe924171980aa993d2a0af" name="ga1c96c4bce0fe924171980aa993d2a0af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1c96c4bce0fe924171980aa993d2a0af">&#9670;&nbsp;</a></span>rcc_osc_ready_int_clear()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_osc_ready_int_clear </td>
          <td>(</td>
          <td class="paramtype">enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a>&#160;</td>
          <td class="paramname"><em>osc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Clear the Oscillator Ready Interrupt Flag. </p>
<p >Clear the interrupt flag that was set when a clock oscillator became ready to use.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">osc</td><td>Oscillator ID </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00193">193</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="f1_2rcc_8h_source.html#l00050">RCC_CIR</a>, <a class="el" href="f1_2rcc_8h_source.html#l00283">RCC_CIR_HSERDYC</a>, <a class="el" href="f1_2rcc_8h_source.html#l00284">RCC_CIR_HSIRDYC</a>, <a class="el" href="f1_2rcc_8h_source.html#l00285">RCC_CIR_LSERDYC</a>, <a class="el" href="f1_2rcc_8h_source.html#l00286">RCC_CIR_LSIRDYC</a>, <a class="el" href="f1_2rcc_8h_source.html#l00281">RCC_CIR_PLL2RDYC</a>, <a class="el" href="f1_2rcc_8h_source.html#l00280">RCC_CIR_PLL3RDYC</a>, <a class="el" href="f1_2rcc_8h_source.html#l00282">RCC_CIR_PLLRDYC</a>, <a class="el" href="f1_2rcc_8h_source.html#l00568">RCC_HSE</a>, <a class="el" href="f1_2rcc_8h_source.html#l00568">RCC_HSI</a>, <a class="el" href="f1_2rcc_8h_source.html#l00568">RCC_LSE</a>, <a class="el" href="f1_2rcc_8h_source.html#l00568">RCC_LSI</a>, <a class="el" href="f1_2rcc_8h_source.html#l00568">RCC_PLL</a>, <a class="el" href="f1_2rcc_8h_source.html#l00568">RCC_PLL2</a>, and <a class="el" href="f1_2rcc_8h_source.html#l00568">RCC_PLL3</a>.</p>

</div>
</div>
<a id="ga7f7d1d31caae583cd72443e35885902b" name="ga7f7d1d31caae583cd72443e35885902b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7f7d1d31caae583cd72443e35885902b">&#9670;&nbsp;</a></span>rcc_osc_ready_int_disable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_osc_ready_int_disable </td>
          <td>(</td>
          <td class="paramtype">enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a>&#160;</td>
          <td class="paramname"><em>osc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Disable the Oscillator Ready Interrupt. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">osc</td><td>Oscillator ID </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00259">259</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="f1_2rcc_8h_source.html#l00050">RCC_CIR</a>, <a class="el" href="f1_2rcc_8h_source.html#l00568">RCC_HSE</a>, <a class="el" href="f1_2rcc_8h_source.html#l00568">RCC_HSI</a>, <a class="el" href="f1_2rcc_8h_source.html#l00568">RCC_LSE</a>, <a class="el" href="f1_2rcc_8h_source.html#l00568">RCC_LSI</a>, <a class="el" href="f1_2rcc_8h_source.html#l00568">RCC_PLL</a>, <a class="el" href="f1_2rcc_8h_source.html#l00568">RCC_PLL2</a>, and <a class="el" href="f1_2rcc_8h_source.html#l00568">RCC_PLL3</a>.</p>

</div>
</div>
<a id="ga6507734e493649ea262e10a511581d67" name="ga6507734e493649ea262e10a511581d67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6507734e493649ea262e10a511581d67">&#9670;&nbsp;</a></span>rcc_osc_ready_int_enable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_osc_ready_int_enable </td>
          <td>(</td>
          <td class="paramtype">enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a>&#160;</td>
          <td class="paramname"><em>osc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Enable the Oscillator Ready Interrupt. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">osc</td><td>Oscillator ID </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00226">226</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="f1_2rcc_8h_source.html#l00050">RCC_CIR</a>, <a class="el" href="f1_2rcc_8h_source.html#l00292">RCC_CIR_HSERDYIE</a>, <a class="el" href="f1_2rcc_8h_source.html#l00293">RCC_CIR_HSIRDYIE</a>, <a class="el" href="f1_2rcc_8h_source.html#l00294">RCC_CIR_LSERDYIE</a>, <a class="el" href="f1_2rcc_8h_source.html#l00295">RCC_CIR_LSIRDYIE</a>, <a class="el" href="f1_2rcc_8h_source.html#l00290">RCC_CIR_PLL2RDYIE</a>, <a class="el" href="f1_2rcc_8h_source.html#l00289">RCC_CIR_PLL3RDYIE</a>, <a class="el" href="f1_2rcc_8h_source.html#l00291">RCC_CIR_PLLRDYIE</a>, <a class="el" href="f1_2rcc_8h_source.html#l00568">RCC_HSE</a>, <a class="el" href="f1_2rcc_8h_source.html#l00568">RCC_HSI</a>, <a class="el" href="f1_2rcc_8h_source.html#l00568">RCC_LSE</a>, <a class="el" href="f1_2rcc_8h_source.html#l00568">RCC_LSI</a>, <a class="el" href="f1_2rcc_8h_source.html#l00568">RCC_PLL</a>, <a class="el" href="f1_2rcc_8h_source.html#l00568">RCC_PLL2</a>, and <a class="el" href="f1_2rcc_8h_source.html#l00568">RCC_PLL3</a>.</p>

</div>
</div>
<a id="ga01c3b6e7aee2cee13506e3f555539008" name="ga01c3b6e7aee2cee13506e3f555539008"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga01c3b6e7aee2cee13506e3f555539008">&#9670;&nbsp;</a></span>rcc_osc_ready_int_flag()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int rcc_osc_ready_int_flag </td>
          <td>(</td>
          <td class="paramtype">enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a>&#160;</td>
          <td class="paramname"><em>osc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Read the Oscillator Ready Interrupt Flag. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">osc</td><td>Oscillator ID </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>int. Boolean value for flag set. </dd></dl>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00293">293</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="assert_8h_source.html#l00102">cm3_assert_not_reached</a>, <a class="el" href="f1_2rcc_8h_source.html#l00050">RCC_CIR</a>, <a class="el" href="f1_2rcc_8h_source.html#l00304">RCC_CIR_HSERDYF</a>, <a class="el" href="f1_2rcc_8h_source.html#l00305">RCC_CIR_HSIRDYF</a>, <a class="el" href="f1_2rcc_8h_source.html#l00306">RCC_CIR_LSERDYF</a>, <a class="el" href="f1_2rcc_8h_source.html#l00307">RCC_CIR_LSIRDYF</a>, <a class="el" href="f1_2rcc_8h_source.html#l00302">RCC_CIR_PLL2RDYF</a>, <a class="el" href="f1_2rcc_8h_source.html#l00301">RCC_CIR_PLL3RDYF</a>, <a class="el" href="f1_2rcc_8h_source.html#l00303">RCC_CIR_PLLRDYF</a>, <a class="el" href="f1_2rcc_8h_source.html#l00568">RCC_HSE</a>, <a class="el" href="f1_2rcc_8h_source.html#l00568">RCC_HSI</a>, <a class="el" href="f1_2rcc_8h_source.html#l00568">RCC_LSE</a>, <a class="el" href="f1_2rcc_8h_source.html#l00568">RCC_LSI</a>, <a class="el" href="f1_2rcc_8h_source.html#l00568">RCC_PLL</a>, <a class="el" href="f1_2rcc_8h_source.html#l00568">RCC_PLL2</a>, and <a class="el" href="f1_2rcc_8h_source.html#l00568">RCC_PLL3</a>.</p>

</div>
</div>
<a id="ga87325ef1019f246cd84ba8aa73100721" name="ga87325ef1019f246cd84ba8aa73100721"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga87325ef1019f246cd84ba8aa73100721">&#9670;&nbsp;</a></span>rcc_periph_clock_disable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_periph_clock_disable </td>
          <td>(</td>
          <td class="paramtype">enum <a class="el" href="group__rcc__defines.html#ga54c7db24941f636ee238833c481ada48">rcc_periph_clken</a>&#160;</td>
          <td class="paramname"><em>clken</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable Peripheral Clock in running mode. </p>
<p >Disable the clock on particular peripheral.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">clken</td><td>rcc_periph_clken Peripheral RCC</td></tr>
  </table>
  </dd>
</dl>
<p>For available constants, see <a class="el" href="group__rcc__defines.html#ga54c7db24941f636ee238833c481ada48">rcc_periph_clken</a> (RCC_UART1 for example) </p>

<p class="definition">Definition at line <a class="el" href="rcc__common__all_8c_source.html#l00139">139</a> of file <a class="el" href="rcc__common__all_8c_source.html">rcc_common_all.c</a>.</p>

<p class="reference">References <a class="el" href="rcc__common__all_8c_source.html#l00116">_RCC_REG</a>.</p>

</div>
</div>
<a id="ga90aa2b7801b2b42debc0536d38c5b07c" name="ga90aa2b7801b2b42debc0536d38c5b07c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga90aa2b7801b2b42debc0536d38c5b07c">&#9670;&nbsp;</a></span>rcc_periph_clock_enable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_periph_clock_enable </td>
          <td>(</td>
          <td class="paramtype">enum <a class="el" href="group__rcc__defines.html#ga54c7db24941f636ee238833c481ada48">rcc_periph_clken</a>&#160;</td>
          <td class="paramname"><em>clken</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable Peripheral Clock in running mode. </p>
<p >Enable the clock on particular peripheral.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">clken</td><td>rcc_periph_clken Peripheral RCC</td></tr>
  </table>
  </dd>
</dl>
<p>For available constants, see <a class="el" href="group__rcc__defines.html#ga54c7db24941f636ee238833c481ada48">rcc_periph_clken</a> (RCC_UART1 for example) </p>

<p class="definition">Definition at line <a class="el" href="rcc__common__all_8c_source.html#l00127">127</a> of file <a class="el" href="rcc__common__all_8c_source.html">rcc_common_all.c</a>.</p>

<p class="reference">References <a class="el" href="rcc__common__all_8c_source.html#l00117">_RCC_BIT</a>, and <a class="el" href="rcc__common__all_8c_source.html#l00116">_RCC_REG</a>.</p>

<p class="reference">Referenced by <a class="el" href="rtc_8c_source.html#l00400">rtc_auto_awake()</a>, <a class="el" href="rtc_8c_source.html#l00085">rtc_awake_from_off()</a>, <a class="el" href="rtc_8c_source.html#l00368">rtc_awake_from_standby()</a>, <a class="el" href="st__usbfs__v1_8c_source.html#l00044">st_usbfs_v1_usbd_init()</a>, and <a class="el" href="usb__f107_8c_source.html#l00054">stm32f107_usbd_init()</a>.</p>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__file_ga90aa2b7801b2b42debc0536d38c5b07c_icgraph.png" border="0" usemap="#agroup__rcc__file_ga90aa2b7801b2b42debc0536d38c5b07c_icgraph" alt=""/></div>
<map name="agroup__rcc__file_ga90aa2b7801b2b42debc0536d38c5b07c_icgraph" id="agroup__rcc__file_ga90aa2b7801b2b42debc0536d38c5b07c_icgraph">
<area shape="rect" title="Enable Peripheral Clock in running mode." alt="" coords="411,79,592,105"/>
<area shape="rect" href="group__rtc__file.html#ga7693c69c9ff726487720b12576a20968" title="RTC Configuration on Wakeup." alt="" coords="5,28,129,55"/>
<area shape="rect" href="group__rtc__file.html#gaa4fec0b94caffb25d0acde8813a7ef5b" title="RTC Set Operational from the Off state." alt="" coords="195,28,345,55"/>
<area shape="rect" href="group__rtc__file.html#ga19032c3fbc1546712c5bc534e5ddbf48" title="RTC Start RTC after Standby Mode." alt="" coords="177,79,363,105"/>
<area shape="rect" href="st__usbfs__v1_8c.html#a83ece38ce632189e58f2543375eb4363" title="Initialize the USB device controller hardware of the STM32." alt="" coords="187,129,353,156"/>
<area shape="rect" href="usb__f107_8c.html#a1d28133aed4b8b0e1d19705324cbd004" title="Initialize the USB device controller hardware of the STM32." alt="" coords="191,180,349,207"/>
</map>
</div>

</div>
</div>
<a id="ga6f3e2843e5d017717da66599ccc5daef" name="ga6f3e2843e5d017717da66599ccc5daef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6f3e2843e5d017717da66599ccc5daef">&#9670;&nbsp;</a></span>rcc_periph_reset_hold()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_periph_reset_hold </td>
          <td>(</td>
          <td class="paramtype">enum <a class="el" href="group__rcc__defines.html#ga4bd6185a4613aaa3ee5447c3d86ba718">rcc_periph_rst</a>&#160;</td>
          <td class="paramname"><em>rst</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reset Peripheral, hold. </p>
<p >Reset particular peripheral, and hold in reset state.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">rst</td><td>rcc_periph_rst Peripheral reset</td></tr>
  </table>
  </dd>
</dl>
<p>For available constants, see <a class="el" href="group__rcc__defines.html#ga4bd6185a4613aaa3ee5447c3d86ba718">rcc_periph_rst</a> (RST_UART1 for example) </p>

<p class="definition">Definition at line <a class="el" href="rcc__common__all_8c_source.html#l00166">166</a> of file <a class="el" href="rcc__common__all_8c_source.html">rcc_common_all.c</a>.</p>

<p class="reference">References <a class="el" href="rcc__common__all_8c_source.html#l00117">_RCC_BIT</a>, and <a class="el" href="rcc__common__all_8c_source.html#l00116">_RCC_REG</a>.</p>

</div>
</div>
<a id="gae8846a0bf49a46bcdc10a412bc69ee58" name="gae8846a0bf49a46bcdc10a412bc69ee58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae8846a0bf49a46bcdc10a412bc69ee58">&#9670;&nbsp;</a></span>rcc_periph_reset_pulse()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_periph_reset_pulse </td>
          <td>(</td>
          <td class="paramtype">enum <a class="el" href="group__rcc__defines.html#ga4bd6185a4613aaa3ee5447c3d86ba718">rcc_periph_rst</a>&#160;</td>
          <td class="paramname"><em>rst</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reset Peripheral, pulsed. </p>
<p >Reset particular peripheral, and restore to working state.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">rst</td><td>rcc_periph_rst Peripheral reset</td></tr>
  </table>
  </dd>
</dl>
<p>For available constants, see <a class="el" href="group__rcc__defines.html#ga4bd6185a4613aaa3ee5447c3d86ba718">rcc_periph_rst</a> (RST_UART1 for example) </p>

<p class="definition">Definition at line <a class="el" href="rcc__common__all_8c_source.html#l00152">152</a> of file <a class="el" href="rcc__common__all_8c_source.html">rcc_common_all.c</a>.</p>

<p class="reference">References <a class="el" href="rcc__common__all_8c_source.html#l00117">_RCC_BIT</a>, and <a class="el" href="rcc__common__all_8c_source.html#l00116">_RCC_REG</a>.</p>

<p class="reference">Referenced by <a class="el" href="can_8c_source.html#l00063">can_reset()</a>.</p>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__file_gae8846a0bf49a46bcdc10a412bc69ee58_icgraph.png" border="0" usemap="#agroup__rcc__file_gae8846a0bf49a46bcdc10a412bc69ee58_icgraph" alt=""/></div>
<map name="agroup__rcc__file_gae8846a0bf49a46bcdc10a412bc69ee58_icgraph" id="agroup__rcc__file_gae8846a0bf49a46bcdc10a412bc69ee58_icgraph">
<area shape="rect" title="Reset Peripheral, pulsed." alt="" coords="139,5,309,32"/>
<area shape="rect" href="group__can__defines.html#ga982c6bcef7634ffc3faf17c58ff4229e" title="CAN Reset." alt="" coords="5,5,91,32"/>
</map>
</div>

</div>
</div>
<a id="ga08aceecc3bebdf33119e8d7daf58b573" name="ga08aceecc3bebdf33119e8d7daf58b573"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga08aceecc3bebdf33119e8d7daf58b573">&#9670;&nbsp;</a></span>rcc_periph_reset_release()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_periph_reset_release </td>
          <td>(</td>
          <td class="paramtype">enum <a class="el" href="group__rcc__defines.html#ga4bd6185a4613aaa3ee5447c3d86ba718">rcc_periph_rst</a>&#160;</td>
          <td class="paramname"><em>rst</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reset Peripheral, release. </p>
<p >Restore peripheral from reset state to working state.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">rst</td><td>rcc_periph_rst Peripheral reset</td></tr>
  </table>
  </dd>
</dl>
<p>For available constants, see <a class="el" href="group__rcc__defines.html#ga4bd6185a4613aaa3ee5447c3d86ba718">rcc_periph_rst</a> (RST_UART1 for example) </p>

<p class="definition">Definition at line <a class="el" href="rcc__common__all_8c_source.html#l00179">179</a> of file <a class="el" href="rcc__common__all_8c_source.html">rcc_common_all.c</a>.</p>

<p class="reference">References <a class="el" href="rcc__common__all_8c_source.html#l00116">_RCC_REG</a>.</p>

</div>
</div>
<a id="gabb1b312c6db8db25447460742dcdb566" name="gabb1b312c6db8db25447460742dcdb566"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabb1b312c6db8db25447460742dcdb566">&#9670;&nbsp;</a></span>rcc_peripheral_clear_reset()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_peripheral_clear_reset </td>
          <td>(</td>
          <td class="paramtype">volatile uint32_t *&#160;</td>
          <td class="paramname"><em>reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>clear_reset</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Remove Reset on Peripherals. </p>
<p >Remove the reset on particular peripherals. There are three registers involved, each one controlling reset of peripherals associated with the AHB, APB1 and APB2 respectively. Several peripherals could have the reset removed simultaneously <em>only if they are controlled by the same register</em>. </p><dl class="section see"><dt>See also</dt><dd><a class="el" href="group__rcc__file.html#ga08aceecc3bebdf33119e8d7daf58b573" title="Reset Peripheral, release.">rcc_periph_reset_release</a> for a less error prone version, if you only need to unreset a single peripheral. </dd>
<dd>
<a class="el" href="group__rcc__file.html#gae8846a0bf49a46bcdc10a412bc69ee58" title="Reset Peripheral, pulsed.">rcc_periph_reset_pulse</a> if you are only going to toggle reset anyway.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">*reg</td><td>Unsigned int32. Pointer to a Reset Register (either RCC_AHBENR, RCC_APB1ENR or RCC_APB2ENR) </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">clear_reset</td><td>Unsigned int32. Logical OR of all resets to be removed: <ul>
<li>If register is RCC_AHBRSTR, from <a class="el" href="group__rcc__ahbrstr__rst.html">RCC_AHBRSTR reset values</a> </li>
<li>If register is RCC_APB1RSTR, from <a class="el" href="group__rcc__apb1rstr__rst.html">RCC_APB1RSTR reset values</a> </li>
<li>If register is RCC_APB2RSTR, from <a class="el" href="group__rcc__apb2rstr__rst.html">RCC_APB2RSTR reset values</a> </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc__common__all_8c_source.html#l00111">111</a> of file <a class="el" href="rcc__common__all_8c_source.html">rcc_common_all.c</a>.</p>

</div>
</div>
<a id="gaf9fddc20e14204db6d4a4a54132d191b" name="gaf9fddc20e14204db6d4a4a54132d191b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf9fddc20e14204db6d4a4a54132d191b">&#9670;&nbsp;</a></span>rcc_peripheral_disable_clock()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_peripheral_disable_clock </td>
          <td>(</td>
          <td class="paramtype">volatile uint32_t *&#160;</td>
          <td class="paramname"><em>reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>en</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Disable Peripheral Clocks. </p>
<p >Disable the clock on particular peripherals. There are three registers involved, each one controlling the enabling of clocks associated with the AHB, APB1 and APB2 respectively. Several peripherals could be disabled simultaneously <em>only if they are controlled by the same register</em>. </p><dl class="section see"><dt>See also</dt><dd><a class="el" href="group__rcc__file.html#ga87325ef1019f246cd84ba8aa73100721" title="Disable Peripheral Clock in running mode.">rcc_periph_clock_disable</a> for a less error prone version, if you only need to disable a single peripheral.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">*reg</td><td>Unsigned int32. Pointer to a Clock Enable Register (either RCC_AHBENR, RCC_APB1ENR or RCC_APB2ENR) </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">en</td><td>Unsigned int32. Logical OR of all enables to be used for disabling. <ul>
<li>If register is RCC_AHBENR, from <a class="el" href="group__rcc__ahbenr__en.html">RCC_AHBENR enable values</a> </li>
<li>If register is RCC_APB1ENR, from <a class="el" href="group__rcc__apb1enr__en.html">RCC_APB1ENR enable values</a> </li>
<li>If register is RCC_APB2ENR, from <a class="el" href="group__rcc__apb2enr__en.html">RCC_APB2ENR enable values</a> </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc__common__all_8c_source.html#l00066">66</a> of file <a class="el" href="rcc__common__all_8c_source.html">rcc_common_all.c</a>.</p>

</div>
</div>
<a id="gaaf3dd53c1ced02082fce0076976547a8" name="gaaf3dd53c1ced02082fce0076976547a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaf3dd53c1ced02082fce0076976547a8">&#9670;&nbsp;</a></span>rcc_peripheral_enable_clock()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_peripheral_enable_clock </td>
          <td>(</td>
          <td class="paramtype">volatile uint32_t *&#160;</td>
          <td class="paramname"><em>reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>en</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Enable Peripheral Clocks. </p>
<p >Enable the clock on particular peripherals. There are three registers involved, each one controlling the enabling of clocks associated with the AHB, APB1 and APB2 respectively. Several peripherals could be enabled simultaneously <em>only if they are controlled by the same register</em>. </p><dl class="section see"><dt>See also</dt><dd><a class="el" href="group__rcc__file.html#ga90aa2b7801b2b42debc0536d38c5b07c" title="Enable Peripheral Clock in running mode.">rcc_periph_clock_enable</a> for a less error prone version, if you only need to enable a single peripheral.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">*reg</td><td>Unsigned int32. Pointer to a Clock Enable Register (either RCC_AHBENR, RCC_APB1ENR or RCC_APB2ENR)</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">en</td><td>Unsigned int32. Logical OR of all enables to be set <ul>
<li>If register is RCC_AHBENR, from <a class="el" href="group__rcc__ahbenr__en.html">RCC_AHBENR enable values</a> </li>
<li>If register is RCC_APB1ENR, from <a class="el" href="group__rcc__apb1enr__en.html">RCC_APB1ENR enable values</a> </li>
<li>If register is RCC_APB2ENR, from <a class="el" href="group__rcc__apb2enr__en.html">RCC_APB2ENR enable values</a> </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc__common__all_8c_source.html#l00044">44</a> of file <a class="el" href="rcc__common__all_8c_source.html">rcc_common_all.c</a>.</p>

</div>
</div>
<a id="ga3779f1460275e6788f706c61d7f77205" name="ga3779f1460275e6788f706c61d7f77205"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3779f1460275e6788f706c61d7f77205">&#9670;&nbsp;</a></span>rcc_peripheral_reset()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_peripheral_reset </td>
          <td>(</td>
          <td class="paramtype">volatile uint32_t *&#160;</td>
          <td class="paramname"><em>reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>reset</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Reset Peripherals. </p>
<p >Reset particular peripherals. There are three registers involved, each one controlling reset of peripherals associated with the AHB, APB1 and APB2 respectively. Several peripherals could be reset simultaneously <em>only if they are controlled by the same register</em>. </p><dl class="section see"><dt>See also</dt><dd><a class="el" href="group__rcc__file.html#ga6f3e2843e5d017717da66599ccc5daef" title="Reset Peripheral, hold.">rcc_periph_reset_hold</a> for a less error prone version, if you only need to reset a single peripheral. </dd>
<dd>
<a class="el" href="group__rcc__file.html#gae8846a0bf49a46bcdc10a412bc69ee58" title="Reset Peripheral, pulsed.">rcc_periph_reset_pulse</a> if you are only going to toggle reset anyway.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">*reg</td><td>Unsigned int32. Pointer to a Reset Register (either RCC_AHBENR, RCC_APB1ENR or RCC_APB2ENR) </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">reset</td><td>Unsigned int32. Logical OR of all resets. <ul>
<li>If register is RCC_AHBRSTR, from <a class="el" href="group__rcc__ahbrstr__rst.html">RCC_AHBRSTR reset values</a> </li>
<li>If register is RCC_APB1RSTR, from <a class="el" href="group__rcc__apb1rstr__rst.html">RCC_APB1RSTR reset values</a> </li>
<li>If register is RCC_APB2RSTR, from <a class="el" href="group__rcc__apb2rstr__rst.html">RCC_APB2RSTR reset values</a> </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc__common__all_8c_source.html#l00088">88</a> of file <a class="el" href="rcc__common__all_8c_source.html">rcc_common_all.c</a>.</p>

</div>
</div>
<a id="gaf58f3540cedf5a15e31e8ac453834079" name="gaf58f3540cedf5a15e31e8ac453834079"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf58f3540cedf5a15e31e8ac453834079">&#9670;&nbsp;</a></span>rcc_rtc_clock_enabled_flag()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t rcc_rtc_clock_enabled_flag </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC RTC Clock Enabled Flag. </p>
<dl class="section return"><dt>Returns</dt><dd>uint32_t. Nonzero if the RTC Clock is enabled. </dd></dl>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00560">560</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="f1_2rcc_8h_source.html#l00056">RCC_BDCR</a>, and <a class="el" href="f1_2rcc_8h_source.html#l00443">RCC_BDCR_RTCEN</a>.</p>

<p class="reference">Referenced by <a class="el" href="rtc_8c_source.html#l00400">rtc_auto_awake()</a>.</p>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__file_gaf58f3540cedf5a15e31e8ac453834079_icgraph.png" border="0" usemap="#agroup__rcc__file_gaf58f3540cedf5a15e31e8ac453834079_icgraph" alt=""/></div>
<map name="agroup__rcc__file_gaf58f3540cedf5a15e31e8ac453834079_icgraph" id="agroup__rcc__file_gaf58f3540cedf5a15e31e8ac453834079_icgraph">
<area shape="rect" title="RCC RTC Clock Enabled Flag." alt="" coords="177,5,373,32"/>
<area shape="rect" href="group__rtc__file.html#ga7693c69c9ff726487720b12576a20968" title="RTC Configuration on Wakeup." alt="" coords="5,5,129,32"/>
</map>
</div>

</div>
</div>
<a id="ga190cb3bbb95d687334d00e15bfab5b56" name="ga190cb3bbb95d687334d00e15bfab5b56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga190cb3bbb95d687334d00e15bfab5b56">&#9670;&nbsp;</a></span>rcc_set_adcpre()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_set_adcpre </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>adcpre</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Setup the A/D Clock. </p>
<p >The ADC's have a common clock prescale setting.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">adcpre</td><td>uint32_t. Prescale divider taken from <a class="el" href="group__rcc__cfgr__adcpre.html">RCC ADC clock prescaler enable values</a> </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00632">632</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="f1_2rcc_8h_source.html#l00727">rcc_clock_scale::adcpre</a>, <a class="el" href="f1_2rcc_8h_source.html#l00049">RCC_CFGR</a>, and <a class="el" href="f1_2rcc_8h_source.html#l00089">RCC_CFGR_ADCPRE_SHIFT</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l01032">rcc_clock_setup_in_hse_12mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l01096">rcc_clock_setup_in_hse_16mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l01160">rcc_clock_setup_in_hse_25mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l00904">rcc_clock_setup_in_hse_8mhz_out_24mhz()</a>, <a class="el" href="rcc_8c_source.html#l00968">rcc_clock_setup_in_hse_8mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l00851">rcc_clock_setup_in_hsi_out_24mhz()</a>, <a class="el" href="rcc_8c_source.html#l00797">rcc_clock_setup_in_hsi_out_48mhz()</a>, <a class="el" href="rcc_8c_source.html#l00744">rcc_clock_setup_in_hsi_out_64mhz()</a>, and <a class="el" href="rcc_8c_source.html#l01213">rcc_clock_setup_pll()</a>.</p>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__file_ga190cb3bbb95d687334d00e15bfab5b56_icgraph.png" border="0" usemap="#agroup__rcc__file_ga190cb3bbb95d687334d00e15bfab5b56_icgraph" alt=""/></div>
<map name="agroup__rcc__file_ga190cb3bbb95d687334d00e15bfab5b56_icgraph" id="agroup__rcc__file_ga190cb3bbb95d687334d00e15bfab5b56_icgraph">
<area shape="rect" title="ADC Setup the A/D Clock." alt="" coords="236,274,355,301"/>
<area shape="rect" href="group__rcc__file.html#gae6012c8bf33f8cfa406a37ef88e9a47b" title="RCC Set System Clock PLL at 72MHz from HSE at 12MHz." alt="" coords="5,5,188,47"/>
<area shape="rect" href="group__rcc__file.html#gaec148e144431957a5a0dff4d3ce581b1" title="RCC Set System Clock PLL at 72MHz from HSE at 16MHz." alt="" coords="5,71,188,112"/>
<area shape="rect" href="group__rcc__file.html#gae61f5759a5cbcd628e873e951ade7f1b" title="RCC Set System Clock PLL at 72MHz from HSE at 25MHz." alt="" coords="5,136,188,177"/>
<area shape="rect" href="group__rcc__file.html#ga2a1d0a3e6272c2268ed5b560fb37262c" title="RCC Set System Clock PLL at 24MHz from HSE at 8MHz." alt="" coords="9,201,184,243"/>
<area shape="rect" href="group__rcc__file.html#ga7de5e411afdd8f22d01d91613acfc844" title="RCC Set System Clock PLL at 72MHz from HSE at 8MHz." alt="" coords="9,267,184,308"/>
<area shape="rect" href="group__rcc__file.html#ga63c14a3f3ed2799c6ad21564f97d0e99" title="RCC Set System Clock PLL at 24MHz from HSI." alt="" coords="25,332,169,373"/>
<area shape="rect" href="group__rcc__file.html#gadd6354a9a1404b23b5baa00b51b03cc2" title="RCC Set System Clock PLL at 48MHz from HSI." alt="" coords="25,397,169,439"/>
<area shape="rect" href="group__rcc__file.html#gae75d09f5953c113b10c266937e0d36a7" title="RCC Set System Clock PLL at 64MHz from HSI." alt="" coords="25,463,169,504"/>
<area shape="rect" href="group__rcc__file.html#ga4bbf49936af50688a96ec4f309f710c6" title="Switch sysclock to PLL with the given parameters." alt="" coords="23,529,171,555"/>
</map>
</div>

</div>
</div>
<a id="gae192b2cd0f37124db5ed76d599a5671b" name="gae192b2cd0f37124db5ed76d599a5671b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae192b2cd0f37124db5ed76d599a5671b">&#9670;&nbsp;</a></span>rcc_set_hpre()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_set_hpre </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>hpre</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Set the AHB Prescale Factor. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">hpre</td><td>Unsigned int32. AHB prescale factor <a class="el" href="group__rcc__cfgr__ahbpre.html">RCC_CFGR AHB prescale Factors</a> </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00671">671</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="f1_2rcc_8h_source.html#l00724">rcc_clock_scale::hpre</a>, <a class="el" href="f1_2rcc_8h_source.html#l00049">RCC_CFGR</a>, and <a class="el" href="f1_2rcc_8h_source.html#l00098">RCC_CFGR_HPRE_SHIFT</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l01032">rcc_clock_setup_in_hse_12mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l01096">rcc_clock_setup_in_hse_16mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l01160">rcc_clock_setup_in_hse_25mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l00904">rcc_clock_setup_in_hse_8mhz_out_24mhz()</a>, <a class="el" href="rcc_8c_source.html#l00968">rcc_clock_setup_in_hse_8mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l00851">rcc_clock_setup_in_hsi_out_24mhz()</a>, <a class="el" href="rcc_8c_source.html#l00797">rcc_clock_setup_in_hsi_out_48mhz()</a>, <a class="el" href="rcc_8c_source.html#l00744">rcc_clock_setup_in_hsi_out_64mhz()</a>, and <a class="el" href="rcc_8c_source.html#l01213">rcc_clock_setup_pll()</a>.</p>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__file_gae192b2cd0f37124db5ed76d599a5671b_icgraph.png" border="0" usemap="#agroup__rcc__file_gae192b2cd0f37124db5ed76d599a5671b_icgraph" alt=""/></div>
<map name="agroup__rcc__file_gae192b2cd0f37124db5ed76d599a5671b_icgraph" id="agroup__rcc__file_gae192b2cd0f37124db5ed76d599a5671b_icgraph">
<area shape="rect" title="RCC Set the AHB Prescale Factor." alt="" coords="236,274,340,301"/>
<area shape="rect" href="group__rcc__file.html#gae6012c8bf33f8cfa406a37ef88e9a47b" title="RCC Set System Clock PLL at 72MHz from HSE at 12MHz." alt="" coords="5,5,188,47"/>
<area shape="rect" href="group__rcc__file.html#gaec148e144431957a5a0dff4d3ce581b1" title="RCC Set System Clock PLL at 72MHz from HSE at 16MHz." alt="" coords="5,71,188,112"/>
<area shape="rect" href="group__rcc__file.html#gae61f5759a5cbcd628e873e951ade7f1b" title="RCC Set System Clock PLL at 72MHz from HSE at 25MHz." alt="" coords="5,136,188,177"/>
<area shape="rect" href="group__rcc__file.html#ga2a1d0a3e6272c2268ed5b560fb37262c" title="RCC Set System Clock PLL at 24MHz from HSE at 8MHz." alt="" coords="9,201,184,243"/>
<area shape="rect" href="group__rcc__file.html#ga7de5e411afdd8f22d01d91613acfc844" title="RCC Set System Clock PLL at 72MHz from HSE at 8MHz." alt="" coords="9,267,184,308"/>
<area shape="rect" href="group__rcc__file.html#ga63c14a3f3ed2799c6ad21564f97d0e99" title="RCC Set System Clock PLL at 24MHz from HSI." alt="" coords="25,332,169,373"/>
<area shape="rect" href="group__rcc__file.html#gadd6354a9a1404b23b5baa00b51b03cc2" title="RCC Set System Clock PLL at 48MHz from HSI." alt="" coords="25,397,169,439"/>
<area shape="rect" href="group__rcc__file.html#gae75d09f5953c113b10c266937e0d36a7" title="RCC Set System Clock PLL at 64MHz from HSI." alt="" coords="25,463,169,504"/>
<area shape="rect" href="group__rcc__file.html#ga4bbf49936af50688a96ec4f309f710c6" title="Switch sysclock to PLL with the given parameters." alt="" coords="23,529,171,555"/>
</map>
</div>

</div>
</div>
<a id="gaccfc4aa94152abb68e0d5ad473adbf53" name="gaccfc4aa94152abb68e0d5ad473adbf53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaccfc4aa94152abb68e0d5ad473adbf53">&#9670;&nbsp;</a></span>rcc_set_mco()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_set_mco </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>mcosrc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Select the source of Microcontroller Clock Output. </p>
<p >Exact sources available depend on your target. On devices with multiple MCO pins, this function controls MCO1</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">mcosrc</td><td>the unshifted source bits </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc__common__all_8c_source.html#l00191">191</a> of file <a class="el" href="rcc__common__all_8c_source.html">rcc_common_all.c</a>.</p>

<p class="reference">References <a class="el" href="f1_2rcc_8h_source.html#l00049">RCC_CFGR</a>, <a class="el" href="f1_2rcc_8h_source.html#l00113">RCC_CFGR_MCO_MASK</a>, and <a class="el" href="f1_2rcc_8h_source.html#l00112">RCC_CFGR_MCO_SHIFT</a>.</p>

</div>
</div>
<a id="ga648726dbed9b010d181306103c9eb51c" name="ga648726dbed9b010d181306103c9eb51c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga648726dbed9b010d181306103c9eb51c">&#9670;&nbsp;</a></span>rcc_set_pll2_multiplication_factor()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_set_pll2_multiplication_factor </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>mul</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Set the PLL2 Multiplication Factor. </p>
<dl class="section note"><dt>Note</dt><dd>This only has effect when the PLL is disabled.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">mul</td><td>Unsigned int32. PLL multiplication factor <a class="el" href="group__rcc__cfgr__pmf.html">RCC_CFGR PLL Multiplication Factor</a> </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00506">506</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="f1_2rcc_8h_source.html#l00059">RCC_CFGR2</a>, and <a class="el" href="f1_2rcc_8h_source.html#l00493">RCC_CFGR2_PLL2MUL_SHIFT</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l01160">rcc_clock_setup_in_hse_25mhz_out_72mhz()</a>, and <a class="el" href="rcc_8c_source.html#l01213">rcc_clock_setup_pll()</a>.</p>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__file_ga648726dbed9b010d181306103c9eb51c_icgraph.png" border="0" usemap="#agroup__rcc__file_ga648726dbed9b010d181306103c9eb51c_icgraph" alt=""/></div>
<map name="agroup__rcc__file_ga648726dbed9b010d181306103c9eb51c_icgraph" id="agroup__rcc__file_ga648726dbed9b010d181306103c9eb51c_icgraph">
<area shape="rect" title="RCC Set the PLL2 Multiplication Factor." alt="" coords="236,35,432,76"/>
<area shape="rect" href="group__rcc__file.html#gae61f5759a5cbcd628e873e951ade7f1b" title="RCC Set System Clock PLL at 72MHz from HSE at 25MHz." alt="" coords="5,5,188,47"/>
<area shape="rect" href="group__rcc__file.html#ga4bbf49936af50688a96ec4f309f710c6" title="Switch sysclock to PLL with the given parameters." alt="" coords="23,71,171,98"/>
</map>
</div>

</div>
</div>
<a id="ga548fdeeacbf0c2199b0851a8c71ff872" name="ga548fdeeacbf0c2199b0851a8c71ff872"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga548fdeeacbf0c2199b0851a8c71ff872">&#9670;&nbsp;</a></span>rcc_set_pll3_multiplication_factor()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_set_pll3_multiplication_factor </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>mul</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Set the PLL3 Multiplication Factor. </p>
<dl class="section note"><dt>Note</dt><dd>This only has effect when the PLL is disabled.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">mul</td><td>Unsigned int32. PLL multiplication factor <a class="el" href="group__rcc__cfgr__pmf.html">RCC_CFGR PLL Multiplication Factor</a> </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00520">520</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="f1_2rcc_8h_source.html#l00059">RCC_CFGR2</a>, and <a class="el" href="f1_2rcc_8h_source.html#l00490">RCC_CFGR2_PLL3MUL_SHIFT</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l01213">rcc_clock_setup_pll()</a>.</p>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__file_ga548fdeeacbf0c2199b0851a8c71ff872_icgraph.png" border="0" usemap="#agroup__rcc__file_ga548fdeeacbf0c2199b0851a8c71ff872_icgraph" alt=""/></div>
<map name="agroup__rcc__file_ga548fdeeacbf0c2199b0851a8c71ff872_icgraph" id="agroup__rcc__file_ga548fdeeacbf0c2199b0851a8c71ff872_icgraph">
<area shape="rect" title="RCC Set the PLL3 Multiplication Factor." alt="" coords="201,5,397,47"/>
<area shape="rect" href="group__rcc__file.html#ga4bbf49936af50688a96ec4f309f710c6" title="Switch sysclock to PLL with the given parameters." alt="" coords="5,13,153,39"/>
</map>
</div>

</div>
</div>
<a id="ga93f0715a42904d8c70bc7d1c862cf89f" name="ga93f0715a42904d8c70bc7d1c862cf89f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga93f0715a42904d8c70bc7d1c862cf89f">&#9670;&nbsp;</a></span>rcc_set_pll_multiplication_factor()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_set_pll_multiplication_factor </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>mul</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Set the PLL Multiplication Factor. </p>
<dl class="section note"><dt>Note</dt><dd>This only has effect when the PLL is disabled.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">mul</td><td>Unsigned int32. PLL multiplication factor <a class="el" href="group__rcc__cfgr__pmf.html">RCC_CFGR PLL Multiplication Factor</a> </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00492">492</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="f1_2rcc_8h_source.html#l00049">RCC_CFGR</a>, and <a class="el" href="f1_2rcc_8h_source.html#l00083">RCC_CFGR_PLLMUL_SHIFT</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l01032">rcc_clock_setup_in_hse_12mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l01096">rcc_clock_setup_in_hse_16mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l01160">rcc_clock_setup_in_hse_25mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l00904">rcc_clock_setup_in_hse_8mhz_out_24mhz()</a>, <a class="el" href="rcc_8c_source.html#l00968">rcc_clock_setup_in_hse_8mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l00851">rcc_clock_setup_in_hsi_out_24mhz()</a>, <a class="el" href="rcc_8c_source.html#l00797">rcc_clock_setup_in_hsi_out_48mhz()</a>, <a class="el" href="rcc_8c_source.html#l00744">rcc_clock_setup_in_hsi_out_64mhz()</a>, and <a class="el" href="rcc_8c_source.html#l01213">rcc_clock_setup_pll()</a>.</p>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__file_ga93f0715a42904d8c70bc7d1c862cf89f_icgraph.png" border="0" usemap="#agroup__rcc__file_ga93f0715a42904d8c70bc7d1c862cf89f_icgraph" alt=""/></div>
<map name="agroup__rcc__file_ga93f0715a42904d8c70bc7d1c862cf89f_icgraph" id="agroup__rcc__file_ga93f0715a42904d8c70bc7d1c862cf89f_icgraph">
<area shape="rect" title="RCC Set the PLL Multiplication Factor." alt="" coords="236,267,424,308"/>
<area shape="rect" href="group__rcc__file.html#gae6012c8bf33f8cfa406a37ef88e9a47b" title="RCC Set System Clock PLL at 72MHz from HSE at 12MHz." alt="" coords="5,5,188,47"/>
<area shape="rect" href="group__rcc__file.html#gaec148e144431957a5a0dff4d3ce581b1" title="RCC Set System Clock PLL at 72MHz from HSE at 16MHz." alt="" coords="5,71,188,112"/>
<area shape="rect" href="group__rcc__file.html#gae61f5759a5cbcd628e873e951ade7f1b" title="RCC Set System Clock PLL at 72MHz from HSE at 25MHz." alt="" coords="5,136,188,177"/>
<area shape="rect" href="group__rcc__file.html#ga2a1d0a3e6272c2268ed5b560fb37262c" title="RCC Set System Clock PLL at 24MHz from HSE at 8MHz." alt="" coords="9,201,184,243"/>
<area shape="rect" href="group__rcc__file.html#ga7de5e411afdd8f22d01d91613acfc844" title="RCC Set System Clock PLL at 72MHz from HSE at 8MHz." alt="" coords="9,267,184,308"/>
<area shape="rect" href="group__rcc__file.html#ga63c14a3f3ed2799c6ad21564f97d0e99" title="RCC Set System Clock PLL at 24MHz from HSI." alt="" coords="25,332,169,373"/>
<area shape="rect" href="group__rcc__file.html#gadd6354a9a1404b23b5baa00b51b03cc2" title="RCC Set System Clock PLL at 48MHz from HSI." alt="" coords="25,397,169,439"/>
<area shape="rect" href="group__rcc__file.html#gae75d09f5953c113b10c266937e0d36a7" title="RCC Set System Clock PLL at 64MHz from HSI." alt="" coords="25,463,169,504"/>
<area shape="rect" href="group__rcc__file.html#ga4bbf49936af50688a96ec4f309f710c6" title="Switch sysclock to PLL with the given parameters." alt="" coords="23,529,171,555"/>
</map>
</div>

</div>
</div>
<a id="ga2f2bd45ad9c8b32e0fe5affe9bf181bf" name="ga2f2bd45ad9c8b32e0fe5affe9bf181bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2f2bd45ad9c8b32e0fe5affe9bf181bf">&#9670;&nbsp;</a></span>rcc_set_pll_source()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_set_pll_source </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>pllsrc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Set the PLL Clock Source. </p>
<dl class="section note"><dt>Note</dt><dd>This only has effect when the PLL is disabled.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">pllsrc</td><td>Unsigned int32. PLL clock source <a class="el" href="group__rcc__cfgr__pcs.html">RCC_CFGR PLL Clock Source</a> </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00534">534</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="f1_2rcc_8h_source.html#l00049">RCC_CFGR</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l01032">rcc_clock_setup_in_hse_12mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l01096">rcc_clock_setup_in_hse_16mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l01160">rcc_clock_setup_in_hse_25mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l00904">rcc_clock_setup_in_hse_8mhz_out_24mhz()</a>, <a class="el" href="rcc_8c_source.html#l00968">rcc_clock_setup_in_hse_8mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l00851">rcc_clock_setup_in_hsi_out_24mhz()</a>, <a class="el" href="rcc_8c_source.html#l00797">rcc_clock_setup_in_hsi_out_48mhz()</a>, <a class="el" href="rcc_8c_source.html#l00744">rcc_clock_setup_in_hsi_out_64mhz()</a>, and <a class="el" href="rcc_8c_source.html#l01213">rcc_clock_setup_pll()</a>.</p>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__file_ga2f2bd45ad9c8b32e0fe5affe9bf181bf_icgraph.png" border="0" usemap="#agroup__rcc__file_ga2f2bd45ad9c8b32e0fe5affe9bf181bf_icgraph" alt=""/></div>
<map name="agroup__rcc__file_ga2f2bd45ad9c8b32e0fe5affe9bf181bf_icgraph" id="agroup__rcc__file_ga2f2bd45ad9c8b32e0fe5affe9bf181bf_icgraph">
<area shape="rect" title="RCC Set the PLL Clock Source." alt="" coords="236,274,377,301"/>
<area shape="rect" href="group__rcc__file.html#gae6012c8bf33f8cfa406a37ef88e9a47b" title="RCC Set System Clock PLL at 72MHz from HSE at 12MHz." alt="" coords="5,5,188,47"/>
<area shape="rect" href="group__rcc__file.html#gaec148e144431957a5a0dff4d3ce581b1" title="RCC Set System Clock PLL at 72MHz from HSE at 16MHz." alt="" coords="5,71,188,112"/>
<area shape="rect" href="group__rcc__file.html#gae61f5759a5cbcd628e873e951ade7f1b" title="RCC Set System Clock PLL at 72MHz from HSE at 25MHz." alt="" coords="5,136,188,177"/>
<area shape="rect" href="group__rcc__file.html#ga2a1d0a3e6272c2268ed5b560fb37262c" title="RCC Set System Clock PLL at 24MHz from HSE at 8MHz." alt="" coords="9,201,184,243"/>
<area shape="rect" href="group__rcc__file.html#ga7de5e411afdd8f22d01d91613acfc844" title="RCC Set System Clock PLL at 72MHz from HSE at 8MHz." alt="" coords="9,267,184,308"/>
<area shape="rect" href="group__rcc__file.html#ga63c14a3f3ed2799c6ad21564f97d0e99" title="RCC Set System Clock PLL at 24MHz from HSI." alt="" coords="25,332,169,373"/>
<area shape="rect" href="group__rcc__file.html#gadd6354a9a1404b23b5baa00b51b03cc2" title="RCC Set System Clock PLL at 48MHz from HSI." alt="" coords="25,397,169,439"/>
<area shape="rect" href="group__rcc__file.html#gae75d09f5953c113b10c266937e0d36a7" title="RCC Set System Clock PLL at 64MHz from HSI." alt="" coords="25,463,169,504"/>
<area shape="rect" href="group__rcc__file.html#ga4bbf49936af50688a96ec4f309f710c6" title="Switch sysclock to PLL with the given parameters." alt="" coords="23,529,171,555"/>
</map>
</div>

</div>
</div>
<a id="gae307406af5f22597be382a3eecc7b54b" name="gae307406af5f22597be382a3eecc7b54b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae307406af5f22597be382a3eecc7b54b">&#9670;&nbsp;</a></span>rcc_set_pllxtpre()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_set_pllxtpre </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>pllxtpre</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Set the HSE Frequency Divider used as PLL Clock Source. </p>
<dl class="section note"><dt>Note</dt><dd>This only has effect when the PLL is disabled.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">pllxtpre</td><td>Unsigned int32. HSE division factor <a class="el" href="group__rcc__cfgr__hsepre.html">RCC_CFGR HSE Divider for PLL</a> </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00548">548</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="f1_2rcc_8h_source.html#l00049">RCC_CFGR</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l01032">rcc_clock_setup_in_hse_12mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l01096">rcc_clock_setup_in_hse_16mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l01160">rcc_clock_setup_in_hse_25mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l00904">rcc_clock_setup_in_hse_8mhz_out_24mhz()</a>, <a class="el" href="rcc_8c_source.html#l00968">rcc_clock_setup_in_hse_8mhz_out_72mhz()</a>, and <a class="el" href="rcc_8c_source.html#l01213">rcc_clock_setup_pll()</a>.</p>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__file_gae307406af5f22597be382a3eecc7b54b_icgraph.png" border="0" usemap="#agroup__rcc__file_gae307406af5f22597be382a3eecc7b54b_icgraph" alt=""/></div>
<map name="agroup__rcc__file_gae307406af5f22597be382a3eecc7b54b_icgraph" id="agroup__rcc__file_gae307406af5f22597be382a3eecc7b54b_icgraph">
<area shape="rect" title="RCC Set the HSE Frequency Divider used as PLL Clock Source." alt="" coords="236,177,361,203"/>
<area shape="rect" href="group__rcc__file.html#gae6012c8bf33f8cfa406a37ef88e9a47b" title="RCC Set System Clock PLL at 72MHz from HSE at 12MHz." alt="" coords="5,5,188,47"/>
<area shape="rect" href="group__rcc__file.html#gaec148e144431957a5a0dff4d3ce581b1" title="RCC Set System Clock PLL at 72MHz from HSE at 16MHz." alt="" coords="5,71,188,112"/>
<area shape="rect" href="group__rcc__file.html#gae61f5759a5cbcd628e873e951ade7f1b" title="RCC Set System Clock PLL at 72MHz from HSE at 25MHz." alt="" coords="5,136,188,177"/>
<area shape="rect" href="group__rcc__file.html#ga2a1d0a3e6272c2268ed5b560fb37262c" title="RCC Set System Clock PLL at 24MHz from HSE at 8MHz." alt="" coords="9,201,184,243"/>
<area shape="rect" href="group__rcc__file.html#ga7de5e411afdd8f22d01d91613acfc844" title="RCC Set System Clock PLL at 72MHz from HSE at 8MHz." alt="" coords="9,267,184,308"/>
<area shape="rect" href="group__rcc__file.html#ga4bbf49936af50688a96ec4f309f710c6" title="Switch sysclock to PLL with the given parameters." alt="" coords="23,333,171,359"/>
</map>
</div>

</div>
</div>
<a id="gaaf1b9174131b00a7014c0328a53a65a1" name="gaaf1b9174131b00a7014c0328a53a65a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaf1b9174131b00a7014c0328a53a65a1">&#9670;&nbsp;</a></span>rcc_set_ppre1()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_set_ppre1 </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ppre1</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Set the APB1 Prescale Factor. </p>
<dl class="section note"><dt>Note</dt><dd>The APB1 clock frequency must not exceed 36MHz.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">ppre1</td><td>Unsigned int32. APB1 prescale factor rcc_cfgr_apb1pre </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00658">658</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="f1_2rcc_8h_source.html#l00725">rcc_clock_scale::ppre1</a>, <a class="el" href="f1_2rcc_8h_source.html#l00049">RCC_CFGR</a>, and <a class="el" href="f1_2rcc_8h_source.html#l00196">RCC_CFGR_PPRE1_SHIFT</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l01032">rcc_clock_setup_in_hse_12mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l01096">rcc_clock_setup_in_hse_16mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l01160">rcc_clock_setup_in_hse_25mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l00904">rcc_clock_setup_in_hse_8mhz_out_24mhz()</a>, <a class="el" href="rcc_8c_source.html#l00968">rcc_clock_setup_in_hse_8mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l00851">rcc_clock_setup_in_hsi_out_24mhz()</a>, <a class="el" href="rcc_8c_source.html#l00797">rcc_clock_setup_in_hsi_out_48mhz()</a>, <a class="el" href="rcc_8c_source.html#l00744">rcc_clock_setup_in_hsi_out_64mhz()</a>, and <a class="el" href="rcc_8c_source.html#l01213">rcc_clock_setup_pll()</a>.</p>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__file_gaaf1b9174131b00a7014c0328a53a65a1_icgraph.png" border="0" usemap="#agroup__rcc__file_gaaf1b9174131b00a7014c0328a53a65a1_icgraph" alt=""/></div>
<map name="agroup__rcc__file_gaaf1b9174131b00a7014c0328a53a65a1_icgraph" id="agroup__rcc__file_gaaf1b9174131b00a7014c0328a53a65a1_icgraph">
<area shape="rect" title="RCC Set the APB1 Prescale Factor." alt="" coords="236,274,348,301"/>
<area shape="rect" href="group__rcc__file.html#gae6012c8bf33f8cfa406a37ef88e9a47b" title="RCC Set System Clock PLL at 72MHz from HSE at 12MHz." alt="" coords="5,5,188,47"/>
<area shape="rect" href="group__rcc__file.html#gaec148e144431957a5a0dff4d3ce581b1" title="RCC Set System Clock PLL at 72MHz from HSE at 16MHz." alt="" coords="5,71,188,112"/>
<area shape="rect" href="group__rcc__file.html#gae61f5759a5cbcd628e873e951ade7f1b" title="RCC Set System Clock PLL at 72MHz from HSE at 25MHz." alt="" coords="5,136,188,177"/>
<area shape="rect" href="group__rcc__file.html#ga2a1d0a3e6272c2268ed5b560fb37262c" title="RCC Set System Clock PLL at 24MHz from HSE at 8MHz." alt="" coords="9,201,184,243"/>
<area shape="rect" href="group__rcc__file.html#ga7de5e411afdd8f22d01d91613acfc844" title="RCC Set System Clock PLL at 72MHz from HSE at 8MHz." alt="" coords="9,267,184,308"/>
<area shape="rect" href="group__rcc__file.html#ga63c14a3f3ed2799c6ad21564f97d0e99" title="RCC Set System Clock PLL at 24MHz from HSI." alt="" coords="25,332,169,373"/>
<area shape="rect" href="group__rcc__file.html#gadd6354a9a1404b23b5baa00b51b03cc2" title="RCC Set System Clock PLL at 48MHz from HSI." alt="" coords="25,397,169,439"/>
<area shape="rect" href="group__rcc__file.html#gae75d09f5953c113b10c266937e0d36a7" title="RCC Set System Clock PLL at 64MHz from HSI." alt="" coords="25,463,169,504"/>
<area shape="rect" href="group__rcc__file.html#ga4bbf49936af50688a96ec4f309f710c6" title="Switch sysclock to PLL with the given parameters." alt="" coords="23,529,171,555"/>
</map>
</div>

</div>
</div>
<a id="gac40c9478480f3a44c381c15482a563cd" name="gac40c9478480f3a44c381c15482a563cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac40c9478480f3a44c381c15482a563cd">&#9670;&nbsp;</a></span>rcc_set_ppre2()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_set_ppre2 </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ppre2</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Set the APB2 Prescale Factor. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">ppre2</td><td>Unsigned int32. APB2 prescale factor rcc_cfgr_apb2pre </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00644">644</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="f1_2rcc_8h_source.html#l00726">rcc_clock_scale::ppre2</a>, <a class="el" href="f1_2rcc_8h_source.html#l00049">RCC_CFGR</a>, and <a class="el" href="f1_2rcc_8h_source.html#l00194">RCC_CFGR_PPRE2_SHIFT</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l01032">rcc_clock_setup_in_hse_12mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l01096">rcc_clock_setup_in_hse_16mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l01160">rcc_clock_setup_in_hse_25mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l00904">rcc_clock_setup_in_hse_8mhz_out_24mhz()</a>, <a class="el" href="rcc_8c_source.html#l00968">rcc_clock_setup_in_hse_8mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l00851">rcc_clock_setup_in_hsi_out_24mhz()</a>, <a class="el" href="rcc_8c_source.html#l00797">rcc_clock_setup_in_hsi_out_48mhz()</a>, <a class="el" href="rcc_8c_source.html#l00744">rcc_clock_setup_in_hsi_out_64mhz()</a>, and <a class="el" href="rcc_8c_source.html#l01213">rcc_clock_setup_pll()</a>.</p>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__file_gac40c9478480f3a44c381c15482a563cd_icgraph.png" border="0" usemap="#agroup__rcc__file_gac40c9478480f3a44c381c15482a563cd_icgraph" alt=""/></div>
<map name="agroup__rcc__file_gac40c9478480f3a44c381c15482a563cd_icgraph" id="agroup__rcc__file_gac40c9478480f3a44c381c15482a563cd_icgraph">
<area shape="rect" title="RCC Set the APB2 Prescale Factor." alt="" coords="236,274,348,301"/>
<area shape="rect" href="group__rcc__file.html#gae6012c8bf33f8cfa406a37ef88e9a47b" title="RCC Set System Clock PLL at 72MHz from HSE at 12MHz." alt="" coords="5,5,188,47"/>
<area shape="rect" href="group__rcc__file.html#gaec148e144431957a5a0dff4d3ce581b1" title="RCC Set System Clock PLL at 72MHz from HSE at 16MHz." alt="" coords="5,71,188,112"/>
<area shape="rect" href="group__rcc__file.html#gae61f5759a5cbcd628e873e951ade7f1b" title="RCC Set System Clock PLL at 72MHz from HSE at 25MHz." alt="" coords="5,136,188,177"/>
<area shape="rect" href="group__rcc__file.html#ga2a1d0a3e6272c2268ed5b560fb37262c" title="RCC Set System Clock PLL at 24MHz from HSE at 8MHz." alt="" coords="9,201,184,243"/>
<area shape="rect" href="group__rcc__file.html#ga7de5e411afdd8f22d01d91613acfc844" title="RCC Set System Clock PLL at 72MHz from HSE at 8MHz." alt="" coords="9,267,184,308"/>
<area shape="rect" href="group__rcc__file.html#ga63c14a3f3ed2799c6ad21564f97d0e99" title="RCC Set System Clock PLL at 24MHz from HSI." alt="" coords="25,332,169,373"/>
<area shape="rect" href="group__rcc__file.html#gadd6354a9a1404b23b5baa00b51b03cc2" title="RCC Set System Clock PLL at 48MHz from HSI." alt="" coords="25,397,169,439"/>
<area shape="rect" href="group__rcc__file.html#gae75d09f5953c113b10c266937e0d36a7" title="RCC Set System Clock PLL at 64MHz from HSI." alt="" coords="25,463,169,504"/>
<area shape="rect" href="group__rcc__file.html#ga4bbf49936af50688a96ec4f309f710c6" title="Switch sysclock to PLL with the given parameters." alt="" coords="23,529,171,555"/>
</map>
</div>

</div>
</div>
<a id="ga3002a6fe10a813069b1d13c98c0a6da7" name="ga3002a6fe10a813069b1d13c98c0a6da7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3002a6fe10a813069b1d13c98c0a6da7">&#9670;&nbsp;</a></span>rcc_set_prediv1()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_set_prediv1 </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>prediv</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00698">698</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="f1_2rcc_8h_source.html#l00059">RCC_CFGR2</a>, and <a class="el" href="f1_2rcc_8h_source.html#l00499">RCC_CFGR2_PREDIV1_SHIFT</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l01160">rcc_clock_setup_in_hse_25mhz_out_72mhz()</a>, and <a class="el" href="rcc_8c_source.html#l01213">rcc_clock_setup_pll()</a>.</p>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__file_ga3002a6fe10a813069b1d13c98c0a6da7_icgraph.png" border="0" usemap="#agroup__rcc__file_ga3002a6fe10a813069b1d13c98c0a6da7_icgraph" alt=""/></div>
<map name="agroup__rcc__file_ga3002a6fe10a813069b1d13c98c0a6da7_icgraph" id="agroup__rcc__file_ga3002a6fe10a813069b1d13c98c0a6da7_icgraph">
<area shape="rect" title=" " alt="" coords="236,42,360,69"/>
<area shape="rect" href="group__rcc__file.html#gae61f5759a5cbcd628e873e951ade7f1b" title="RCC Set System Clock PLL at 72MHz from HSE at 25MHz." alt="" coords="5,5,188,47"/>
<area shape="rect" href="group__rcc__file.html#ga4bbf49936af50688a96ec4f309f710c6" title="Switch sysclock to PLL with the given parameters." alt="" coords="23,71,171,98"/>
</map>
</div>

</div>
</div>
<a id="ga2ce7e31318695e354e955004c0050a85" name="ga2ce7e31318695e354e955004c0050a85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2ce7e31318695e354e955004c0050a85">&#9670;&nbsp;</a></span>rcc_set_prediv1_source()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_set_prediv1_source </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rccsrc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00710">710</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="f1_2rcc_8h_source.html#l00059">RCC_CFGR2</a>, and <a class="el" href="f1_2rcc_8h_source.html#l00488">RCC_CFGR2_PREDIV1SRC</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l01160">rcc_clock_setup_in_hse_25mhz_out_72mhz()</a>, and <a class="el" href="rcc_8c_source.html#l01213">rcc_clock_setup_pll()</a>.</p>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__file_ga2ce7e31318695e354e955004c0050a85_icgraph.png" border="0" usemap="#agroup__rcc__file_ga2ce7e31318695e354e955004c0050a85_icgraph" alt=""/></div>
<map name="agroup__rcc__file_ga2ce7e31318695e354e955004c0050a85_icgraph" id="agroup__rcc__file_ga2ce7e31318695e354e955004c0050a85_icgraph">
<area shape="rect" title=" " alt="" coords="236,42,411,69"/>
<area shape="rect" href="group__rcc__file.html#gae61f5759a5cbcd628e873e951ade7f1b" title="RCC Set System Clock PLL at 72MHz from HSE at 25MHz." alt="" coords="5,5,188,47"/>
<area shape="rect" href="group__rcc__file.html#ga4bbf49936af50688a96ec4f309f710c6" title="Switch sysclock to PLL with the given parameters." alt="" coords="23,71,171,98"/>
</map>
</div>

</div>
</div>
<a id="ga3a206a5322c1c6f7737654e13a01c6b8" name="ga3a206a5322c1c6f7737654e13a01c6b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3a206a5322c1c6f7737654e13a01c6b8">&#9670;&nbsp;</a></span>rcc_set_prediv2()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_set_prediv2 </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>prediv</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00704">704</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="f1_2rcc_8h_source.html#l00059">RCC_CFGR2</a>, and <a class="el" href="f1_2rcc_8h_source.html#l00496">RCC_CFGR2_PREDIV2_SHIFT</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l01160">rcc_clock_setup_in_hse_25mhz_out_72mhz()</a>, and <a class="el" href="rcc_8c_source.html#l01213">rcc_clock_setup_pll()</a>.</p>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__file_ga3a206a5322c1c6f7737654e13a01c6b8_icgraph.png" border="0" usemap="#agroup__rcc__file_ga3a206a5322c1c6f7737654e13a01c6b8_icgraph" alt=""/></div>
<map name="agroup__rcc__file_ga3a206a5322c1c6f7737654e13a01c6b8_icgraph" id="agroup__rcc__file_ga3a206a5322c1c6f7737654e13a01c6b8_icgraph">
<area shape="rect" title=" " alt="" coords="236,42,360,69"/>
<area shape="rect" href="group__rcc__file.html#gae61f5759a5cbcd628e873e951ade7f1b" title="RCC Set System Clock PLL at 72MHz from HSE at 25MHz." alt="" coords="5,5,188,47"/>
<area shape="rect" href="group__rcc__file.html#ga4bbf49936af50688a96ec4f309f710c6" title="Switch sysclock to PLL with the given parameters." alt="" coords="23,71,171,98"/>
</map>
</div>

</div>
</div>
<a id="ga1a7e55c7554def2e7152af495e1565a8" name="ga1a7e55c7554def2e7152af495e1565a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1a7e55c7554def2e7152af495e1565a8">&#9670;&nbsp;</a></span>rcc_set_rtc_clock_source()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_set_rtc_clock_source </td>
          <td>(</td>
          <td class="paramtype">enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a>&#160;</td>
          <td class="paramname"><em>clock_source</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Set the Source for the RTC clock. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">clock_source</td><td>RTC clock source. Only HSE/128, LSE and LSI. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00581">581</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="f1_2rcc_8h_source.html#l00056">RCC_BDCR</a>, <a class="el" href="f1_2rcc_8h_source.html#l00447">RCC_BDCR_LSEON</a>, <a class="el" href="f1_2rcc_8h_source.html#l00446">RCC_BDCR_LSERDY</a>, <a class="el" href="f1_2rcc_8h_source.html#l00048">RCC_CR</a>, <a class="el" href="f1_2rcc_8h_source.html#l00072">RCC_CR_HSEON</a>, <a class="el" href="f1_2rcc_8h_source.html#l00071">RCC_CR_HSERDY</a>, <a class="el" href="f1_2rcc_8h_source.html#l00057">RCC_CSR</a>, <a class="el" href="f1_2rcc_8h_source.html#l00462">RCC_CSR_LSION</a>, <a class="el" href="f1_2rcc_8h_source.html#l00461">RCC_CSR_LSIRDY</a>, <a class="el" href="f1_2rcc_8h_source.html#l00568">RCC_HSE</a>, <a class="el" href="f1_2rcc_8h_source.html#l00568">RCC_HSI</a>, <a class="el" href="f1_2rcc_8h_source.html#l00568">RCC_LSE</a>, <a class="el" href="f1_2rcc_8h_source.html#l00568">RCC_LSI</a>, <a class="el" href="f1_2rcc_8h_source.html#l00568">RCC_PLL</a>, <a class="el" href="f1_2rcc_8h_source.html#l00568">RCC_PLL2</a>, and <a class="el" href="f1_2rcc_8h_source.html#l00568">RCC_PLL3</a>.</p>

<p class="reference">Referenced by <a class="el" href="rtc_8c_source.html#l00085">rtc_awake_from_off()</a>.</p>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__file_ga1a7e55c7554def2e7152af495e1565a8_icgraph.png" border="0" usemap="#agroup__rcc__file_ga1a7e55c7554def2e7152af495e1565a8_icgraph" alt=""/></div>
<map name="agroup__rcc__file_ga1a7e55c7554def2e7152af495e1565a8_icgraph" id="agroup__rcc__file_ga1a7e55c7554def2e7152af495e1565a8_icgraph">
<area shape="rect" title="RCC Set the Source for the RTC clock." alt="" coords="376,5,559,32"/>
<area shape="rect" href="group__rtc__file.html#gaa4fec0b94caffb25d0acde8813a7ef5b" title="RTC Set Operational from the Off state." alt="" coords="177,5,328,32"/>
<area shape="rect" href="group__rtc__file.html#ga7693c69c9ff726487720b12576a20968" title="RTC Configuration on Wakeup." alt="" coords="5,5,129,32"/>
</map>
</div>

</div>
</div>
<a id="ga2c291271812c333d975807cd5ec99a36" name="ga2c291271812c333d975807cd5ec99a36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2c291271812c333d975807cd5ec99a36">&#9670;&nbsp;</a></span>rcc_set_sysclk_source()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_set_sysclk_source </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>clk</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Set the Source for the System Clock. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">clk</td><td>Unsigned int32. System Clock Selection <a class="el" href="group__rcc__cfgr__scs.html">RCC_CFGR System Clock Selection</a> </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00478">478</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="f1_2rcc_8h_source.html#l00049">RCC_CFGR</a>, and <a class="el" href="f1_2rcc_8h_source.html#l00104">RCC_CFGR_SW_SHIFT</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l01032">rcc_clock_setup_in_hse_12mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l01096">rcc_clock_setup_in_hse_16mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l01160">rcc_clock_setup_in_hse_25mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l00904">rcc_clock_setup_in_hse_8mhz_out_24mhz()</a>, <a class="el" href="rcc_8c_source.html#l00968">rcc_clock_setup_in_hse_8mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l00851">rcc_clock_setup_in_hsi_out_24mhz()</a>, <a class="el" href="rcc_8c_source.html#l00797">rcc_clock_setup_in_hsi_out_48mhz()</a>, <a class="el" href="rcc_8c_source.html#l00744">rcc_clock_setup_in_hsi_out_64mhz()</a>, and <a class="el" href="rcc_8c_source.html#l01213">rcc_clock_setup_pll()</a>.</p>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__file_ga2c291271812c333d975807cd5ec99a36_icgraph.png" border="0" usemap="#agroup__rcc__file_ga2c291271812c333d975807cd5ec99a36_icgraph" alt=""/></div>
<map name="agroup__rcc__file_ga2c291271812c333d975807cd5ec99a36_icgraph" id="agroup__rcc__file_ga2c291271812c333d975807cd5ec99a36_icgraph">
<area shape="rect" title="RCC Set the Source for the System Clock." alt="" coords="236,274,403,301"/>
<area shape="rect" href="group__rcc__file.html#gae6012c8bf33f8cfa406a37ef88e9a47b" title="RCC Set System Clock PLL at 72MHz from HSE at 12MHz." alt="" coords="5,5,188,47"/>
<area shape="rect" href="group__rcc__file.html#gaec148e144431957a5a0dff4d3ce581b1" title="RCC Set System Clock PLL at 72MHz from HSE at 16MHz." alt="" coords="5,71,188,112"/>
<area shape="rect" href="group__rcc__file.html#gae61f5759a5cbcd628e873e951ade7f1b" title="RCC Set System Clock PLL at 72MHz from HSE at 25MHz." alt="" coords="5,136,188,177"/>
<area shape="rect" href="group__rcc__file.html#ga2a1d0a3e6272c2268ed5b560fb37262c" title="RCC Set System Clock PLL at 24MHz from HSE at 8MHz." alt="" coords="9,201,184,243"/>
<area shape="rect" href="group__rcc__file.html#ga7de5e411afdd8f22d01d91613acfc844" title="RCC Set System Clock PLL at 72MHz from HSE at 8MHz." alt="" coords="9,267,184,308"/>
<area shape="rect" href="group__rcc__file.html#ga63c14a3f3ed2799c6ad21564f97d0e99" title="RCC Set System Clock PLL at 24MHz from HSI." alt="" coords="25,332,169,373"/>
<area shape="rect" href="group__rcc__file.html#gadd6354a9a1404b23b5baa00b51b03cc2" title="RCC Set System Clock PLL at 48MHz from HSI." alt="" coords="25,397,169,439"/>
<area shape="rect" href="group__rcc__file.html#gae75d09f5953c113b10c266937e0d36a7" title="RCC Set System Clock PLL at 64MHz from HSI." alt="" coords="25,463,169,504"/>
<area shape="rect" href="group__rcc__file.html#ga4bbf49936af50688a96ec4f309f710c6" title="Switch sysclock to PLL with the given parameters." alt="" coords="23,529,171,555"/>
</map>
</div>

</div>
</div>
<a id="gad434015520b42043657d7478f8308c37" name="gad434015520b42043657d7478f8308c37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad434015520b42043657d7478f8308c37">&#9670;&nbsp;</a></span>rcc_set_usbpre()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_set_usbpre </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>usbpre</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Set the USB Prescale Factor. </p>
<p >The prescale factor can be set to 1 (no prescale) for use when the PLL clock is 48MHz, or 1.5 to generate the 48MHz USB clock from a 72MHz PLL clock.</p>
<dl class="section note"><dt>Note</dt><dd>This bit cannot be reset while the USB clock is enabled.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">usbpre</td><td>Unsigned int32. USB prescale factor <a class="el" href="group__rcc__cfgr__usbpre.html">RCC_CFGR USB prescale Factors</a> </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00689">689</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="f1_2rcc_8h_source.html#l00049">RCC_CFGR</a>, <a class="el" href="f1_2rcc_8h_source.html#l00081">RCC_CFGR_USBPRE</a>, and <a class="el" href="f1_2rcc_8h_source.html#l00734">rcc_clock_scale::usbpre</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l01160">rcc_clock_setup_in_hse_25mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l00797">rcc_clock_setup_in_hsi_out_48mhz()</a>, and <a class="el" href="rcc_8c_source.html#l01213">rcc_clock_setup_pll()</a>.</p>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__file_gad434015520b42043657d7478f8308c37_icgraph.png" border="0" usemap="#agroup__rcc__file_gad434015520b42043657d7478f8308c37_icgraph" alt=""/></div>
<map name="agroup__rcc__file_gad434015520b42043657d7478f8308c37_icgraph" id="agroup__rcc__file_gad434015520b42043657d7478f8308c37_icgraph">
<area shape="rect" title="RCC Set the USB Prescale Factor." alt="" coords="236,78,355,105"/>
<area shape="rect" href="group__rcc__file.html#gae61f5759a5cbcd628e873e951ade7f1b" title="RCC Set System Clock PLL at 72MHz from HSE at 25MHz." alt="" coords="5,5,188,47"/>
<area shape="rect" href="group__rcc__file.html#gadd6354a9a1404b23b5baa00b51b03cc2" title="RCC Set System Clock PLL at 48MHz from HSI." alt="" coords="25,71,169,112"/>
<area shape="rect" href="group__rcc__file.html#ga4bbf49936af50688a96ec4f309f710c6" title="Switch sysclock to PLL with the given parameters." alt="" coords="23,137,171,163"/>
</map>
</div>

</div>
</div>
<a id="ga3373359648b1677ac49d2fe86bff99b7" name="ga3373359648b1677ac49d2fe86bff99b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3373359648b1677ac49d2fe86bff99b7">&#9670;&nbsp;</a></span>rcc_system_clock_source()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t rcc_system_clock_source </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Get the System Clock Source. </p>
<dl class="section return"><dt>Returns</dt><dd>Unsigned int32. System clock source: <ul>
<li>00 indicates HSE </li>
<li>01 indicates LSE </li>
<li>02 indicates PLL </li>
</ul>
</dd></dl>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00728">728</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="f1_2rcc_8h_source.html#l00049">RCC_CFGR</a>, <a class="el" href="f1_2rcc_8h_source.html#l00102">RCC_CFGR_SWS</a>, and <a class="el" href="f1_2rcc_8h_source.html#l00101">RCC_CFGR_SWS_SHIFT</a>.</p>

</div>
</div>
<a id="ga1dfd0e0ba16285ce16e782e07af2cafa" name="ga1dfd0e0ba16285ce16e782e07af2cafa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1dfd0e0ba16285ce16e782e07af2cafa">&#9670;&nbsp;</a></span>rcc_wait_for_osc_ready()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_wait_for_osc_ready </td>
          <td>(</td>
          <td class="paramtype">enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a>&#160;</td>
          <td class="paramname"><em>osc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Wait for Oscillator Ready. </p>
<p >Block until the hardware indicates that the Oscillator is ready. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">osc</td><td>Oscillator ID </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00364">364</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="rcc_8c_source.html#l00343">rcc_is_osc_ready()</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l01032">rcc_clock_setup_in_hse_12mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l01096">rcc_clock_setup_in_hse_16mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l01160">rcc_clock_setup_in_hse_25mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l00904">rcc_clock_setup_in_hse_8mhz_out_24mhz()</a>, <a class="el" href="rcc_8c_source.html#l00968">rcc_clock_setup_in_hse_8mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l00851">rcc_clock_setup_in_hsi_out_24mhz()</a>, <a class="el" href="rcc_8c_source.html#l00797">rcc_clock_setup_in_hsi_out_48mhz()</a>, <a class="el" href="rcc_8c_source.html#l00744">rcc_clock_setup_in_hsi_out_64mhz()</a>, and <a class="el" href="rcc_8c_source.html#l01213">rcc_clock_setup_pll()</a>.</p>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__file_ga1dfd0e0ba16285ce16e782e07af2cafa_cgraph.png" border="0" usemap="#agroup__rcc__file_ga1dfd0e0ba16285ce16e782e07af2cafa_cgraph" alt=""/></div>
<map name="agroup__rcc__file_ga1dfd0e0ba16285ce16e782e07af2cafa_cgraph" id="agroup__rcc__file_ga1dfd0e0ba16285ce16e782e07af2cafa_cgraph">
<area shape="rect" title="Wait for Oscillator Ready." alt="" coords="5,5,180,32"/>
<area shape="rect" href="group__rcc__file.html#ga2706213ae449214826f797ac93c51d52" title="Is the given oscillator ready?" alt="" coords="228,5,360,32"/>
</map>
</div>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__file_ga1dfd0e0ba16285ce16e782e07af2cafa_icgraph.png" border="0" usemap="#agroup__rcc__file_ga1dfd0e0ba16285ce16e782e07af2cafa_icgraph" alt=""/></div>
<map name="agroup__rcc__file_ga1dfd0e0ba16285ce16e782e07af2cafa_icgraph" id="agroup__rcc__file_ga1dfd0e0ba16285ce16e782e07af2cafa_icgraph">
<area shape="rect" title="Wait for Oscillator Ready." alt="" coords="236,274,411,301"/>
<area shape="rect" href="group__rcc__file.html#gae6012c8bf33f8cfa406a37ef88e9a47b" title="RCC Set System Clock PLL at 72MHz from HSE at 12MHz." alt="" coords="5,5,188,47"/>
<area shape="rect" href="group__rcc__file.html#gaec148e144431957a5a0dff4d3ce581b1" title="RCC Set System Clock PLL at 72MHz from HSE at 16MHz." alt="" coords="5,71,188,112"/>
<area shape="rect" href="group__rcc__file.html#gae61f5759a5cbcd628e873e951ade7f1b" title="RCC Set System Clock PLL at 72MHz from HSE at 25MHz." alt="" coords="5,136,188,177"/>
<area shape="rect" href="group__rcc__file.html#ga2a1d0a3e6272c2268ed5b560fb37262c" title="RCC Set System Clock PLL at 24MHz from HSE at 8MHz." alt="" coords="9,201,184,243"/>
<area shape="rect" href="group__rcc__file.html#ga7de5e411afdd8f22d01d91613acfc844" title="RCC Set System Clock PLL at 72MHz from HSE at 8MHz." alt="" coords="9,267,184,308"/>
<area shape="rect" href="group__rcc__file.html#ga63c14a3f3ed2799c6ad21564f97d0e99" title="RCC Set System Clock PLL at 24MHz from HSI." alt="" coords="25,332,169,373"/>
<area shape="rect" href="group__rcc__file.html#gadd6354a9a1404b23b5baa00b51b03cc2" title="RCC Set System Clock PLL at 48MHz from HSI." alt="" coords="25,397,169,439"/>
<area shape="rect" href="group__rcc__file.html#gae75d09f5953c113b10c266937e0d36a7" title="RCC Set System Clock PLL at 64MHz from HSI." alt="" coords="25,463,169,504"/>
<area shape="rect" href="group__rcc__file.html#ga4bbf49936af50688a96ec4f309f710c6" title="Switch sysclock to PLL with the given parameters." alt="" coords="23,529,171,555"/>
</map>
</div>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a id="ga86f90a27c26bc25e22999419f7d08622" name="ga86f90a27c26bc25e22999419f7d08622"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga86f90a27c26bc25e22999419f7d08622">&#9670;&nbsp;</a></span>rcc_ahb_frequency</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t rcc_ahb_frequency = 8000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00059">59</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l01032">rcc_clock_setup_in_hse_12mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l01096">rcc_clock_setup_in_hse_16mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l01160">rcc_clock_setup_in_hse_25mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l00904">rcc_clock_setup_in_hse_8mhz_out_24mhz()</a>, <a class="el" href="rcc_8c_source.html#l00968">rcc_clock_setup_in_hse_8mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l00851">rcc_clock_setup_in_hsi_out_24mhz()</a>, <a class="el" href="rcc_8c_source.html#l00797">rcc_clock_setup_in_hsi_out_48mhz()</a>, <a class="el" href="rcc_8c_source.html#l00744">rcc_clock_setup_in_hsi_out_64mhz()</a>, and <a class="el" href="rcc_8c_source.html#l01213">rcc_clock_setup_pll()</a>.</p>

</div>
</div>
<a id="gaa1594220dae1eb3f9aa3dc30db60d8d1" name="gaa1594220dae1eb3f9aa3dc30db60d8d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa1594220dae1eb3f9aa3dc30db60d8d1">&#9670;&nbsp;</a></span>rcc_apb1_frequency</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t rcc_apb1_frequency = 8000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set the default clock frequencies. </p>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00057">57</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l01032">rcc_clock_setup_in_hse_12mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l01096">rcc_clock_setup_in_hse_16mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l01160">rcc_clock_setup_in_hse_25mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l00904">rcc_clock_setup_in_hse_8mhz_out_24mhz()</a>, <a class="el" href="rcc_8c_source.html#l00968">rcc_clock_setup_in_hse_8mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l00851">rcc_clock_setup_in_hsi_out_24mhz()</a>, <a class="el" href="rcc_8c_source.html#l00797">rcc_clock_setup_in_hsi_out_48mhz()</a>, <a class="el" href="rcc_8c_source.html#l00744">rcc_clock_setup_in_hsi_out_64mhz()</a>, <a class="el" href="rcc_8c_source.html#l01213">rcc_clock_setup_pll()</a>, <a class="el" href="rcc_8c_source.html#l01328">rcc_get_i2c_clk_freq()</a>, <a class="el" href="rcc_8c_source.html#l01309">rcc_get_timer_clk_freq()</a>, and <a class="el" href="rcc_8c_source.html#l01296">rcc_get_usart_clk_freq()</a>.</p>

</div>
</div>
<a id="ga2f1b40f85aa73bc45b6d1cbb255881d9" name="ga2f1b40f85aa73bc45b6d1cbb255881d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2f1b40f85aa73bc45b6d1cbb255881d9">&#9670;&nbsp;</a></span>rcc_apb2_frequency</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t rcc_apb2_frequency = 8000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00058">58</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l01032">rcc_clock_setup_in_hse_12mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l01096">rcc_clock_setup_in_hse_16mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l01160">rcc_clock_setup_in_hse_25mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l00904">rcc_clock_setup_in_hse_8mhz_out_24mhz()</a>, <a class="el" href="rcc_8c_source.html#l00968">rcc_clock_setup_in_hse_8mhz_out_72mhz()</a>, <a class="el" href="rcc_8c_source.html#l00851">rcc_clock_setup_in_hsi_out_24mhz()</a>, <a class="el" href="rcc_8c_source.html#l00797">rcc_clock_setup_in_hsi_out_48mhz()</a>, <a class="el" href="rcc_8c_source.html#l00744">rcc_clock_setup_in_hsi_out_64mhz()</a>, <a class="el" href="rcc_8c_source.html#l01213">rcc_clock_setup_pll()</a>, <a class="el" href="rcc_8c_source.html#l01309">rcc_get_timer_clk_freq()</a>, and <a class="el" href="rcc_8c_source.html#l01296">rcc_get_usart_clk_freq()</a>.</p>

</div>
</div>
<a id="ga9ed2e22e1856f9315291c5c562ef991c" name="ga9ed2e22e1856f9315291c5c562ef991c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9ed2e22e1856f9315291c5c562ef991c">&#9670;&nbsp;</a></span>rcc_hse_configs</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct <a class="el" href="structrcc__clock__scale.html">rcc_clock_scale</a> rcc_hse_configs[<a class="el" href="group__rcc__defines.html#gga37e5bcd3891267f02e35175157d743e7a2cdb10b263bf042b0b208ff636bebecf">RCC_CLOCK_HSE_END</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00061">61</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

</div>
</div>
<a id="ga51d8ebd174be48959f3cc355ff8ce766" name="ga51d8ebd174be48959f3cc355ff8ce766"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga51d8ebd174be48959f3cc355ff8ce766">&#9670;&nbsp;</a></span>rcc_hsi_configs</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct <a class="el" href="structrcc__clock__scale.html">rcc_clock_scale</a> rcc_hsi_configs[<a class="el" href="group__rcc__defines.html#gga784c76fc43dbb39e073f878c6daa9f93a9cb133796afbeb123bd668019b593aaa">RCC_CLOCK_HSI_END</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00138">138</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Tue Mar 7 2023 16:11:24 for libopencm3 by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.4 </li>
  </ul>
</div>
</body>
</html>
