Analysis & Synthesis report for a2dv2
Tue Oct 31 20:30:57 2017
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |a2dv2|sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|s_pixel_buffer
 12. State Machine - |a2dv2|sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|s_video_clipper_drop
 13. State Machine - |a2dv2|sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state
 14. State Machine - |a2dv2|sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state
 15. State Machine - |a2dv2|sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state
 16. Registers Protected by Synthesis
 17. Registers Removed During Synthesis
 18. Removed Registers Triggering Further Register Optimizations
 19. General Register Statistics
 20. Inverted Register Statistics
 21. Registers Packed Into Inferred Megafunctions
 22. Multiplexer Restructuring Statistics (Restructuring Performed)
 23. Source assignments for Top-level Entity: |a2dv2
 24. Source assignments for ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|altsyncram_36d2:altsyncram1
 25. Source assignments for ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|altsyncram_nrc2:altsyncram1
 26. Source assignments for FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated
 27. Source assignments for FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p
 28. Source assignments for FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_m5c:wrptr_g1p
 29. Source assignments for FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|altsyncram_0pu:fifo_ram
 30. Source assignments for FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp
 31. Source assignments for FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5
 32. Source assignments for FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_h9l:ws_dgrp
 33. Source assignments for FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe8
 34. Source assignments for FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b
 35. Source assignments for sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer
 36. Source assignments for sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming
 37. Source assignments for sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer
 38. Source assignments for sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer
 39. Source assignments for sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer
 40. Source assignments for sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer
 41. Source assignments for sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer
 42. Source assignments for sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer
 43. Source assignments for sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser
 44. Source assignments for sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer
 45. Source assignments for sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 46. Source assignments for sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 47. Source assignments for sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO
 48. Source assignments for sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated
 49. Source assignments for sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p
 50. Source assignments for sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p
 51. Source assignments for sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram
 52. Source assignments for sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_k9l:rs_dgwp
 53. Source assignments for sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_k9l:rs_dgwp|dffpipe_5v8:dffpipe6
 54. Source assignments for sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_brp
 55. Source assignments for sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_bwp
 56. Source assignments for sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_l9l:ws_dgrp
 57. Source assignments for sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_l9l:ws_dgrp|dffpipe_6v8:dffpipe9
 58. Source assignments for sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|altsyncram_q2d2:altsyncram1
 59. Source assignments for sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|altsyncram_ftb1:FIFOram
 60. Source assignments for sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|sram_access_mm_interconnect_0_cmd_demux:cmd_demux
 61. Source assignments for sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|sram_access_mm_interconnect_0_cmd_demux:cmd_demux_001
 62. Source assignments for sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|sram_access_mm_interconnect_0_cmd_demux:cmd_demux_002
 63. Source assignments for sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|sram_access_mm_interconnect_0_rsp_demux:rsp_demux
 64. Source assignments for sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 65. Source assignments for sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 66. Source assignments for sram_access:sram_abc|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1
 67. Source assignments for sram_access:sram_abc|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_req_sync_uq1
 68. Source assignments for sld_signaltap:CIC_20output_20only
 69. Source assignments for sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_0qg1:auto_generated
 70. Parameter Settings for User Entity Instance: Top-level Entity: |a2dv2
 71. Parameter Settings for User Entity Instance: PLL_200MHz:PLL_200MHz_inst|altpll:altpll_component
 72. Parameter Settings for User Entity Instance: ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component
 73. Parameter Settings for User Entity Instance: ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component
 74. Parameter Settings for User Entity Instance: adaptive_fir:adaptive_fir_inst
 75. Parameter Settings for User Entity Instance: CIC:u0|CIC_cic_ii_0:cic_ii_0
 76. Parameter Settings for User Entity Instance: FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component
 77. Parameter Settings for User Entity Instance: sram_access:sram_abc|sram_access_VGA_clock:vga_clock|altera_up_altpll:video_pll
 78. Parameter Settings for User Entity Instance: sram_access:sram_abc|sram_access_VGA_clock:vga_clock|altera_up_altpll:video_pll|altpll:PLL_for_DE_Series_Boards
 79. Parameter Settings for User Entity Instance: sram_access:sram_abc|sram_access_bridge:bridge
 80. Parameter Settings for User Entity Instance: sram_access:sram_abc|sram_access_jtag_master:jtag_master
 81. Parameter Settings for User Entity Instance: sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master
 82. Parameter Settings for User Entity Instance: sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node
 83. Parameter Settings for User Entity Instance: sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component
 84. Parameter Settings for User Entity Instance: sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming
 85. Parameter Settings for User Entity Instance: sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer
 86. Parameter Settings for User Entity Instance: sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming
 87. Parameter Settings for User Entity Instance: sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer
 88. Parameter Settings for User Entity Instance: sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer
 89. Parameter Settings for User Entity Instance: sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer
 90. Parameter Settings for User Entity Instance: sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer
 91. Parameter Settings for User Entity Instance: sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser
 92. Parameter Settings for User Entity Instance: sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer
 93. Parameter Settings for User Entity Instance: sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer
 94. Parameter Settings for User Entity Instance: sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage
 95. Parameter Settings for User Entity Instance: sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser
 96. Parameter Settings for User Entity Instance: sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser
 97. Parameter Settings for User Entity Instance: sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer
 98. Parameter Settings for User Entity Instance: sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo
 99. Parameter Settings for User Entity Instance: sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_bytes_to_packets:b2p
100. Parameter Settings for User Entity Instance: sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b
101. Parameter Settings for User Entity Instance: sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto
102. Parameter Settings for User Entity Instance: sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m
103. Parameter Settings for User Entity Instance: sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller
104. Parameter Settings for User Entity Instance: sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
105. Parameter Settings for User Entity Instance: sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
106. Parameter Settings for User Entity Instance: sram_access:sram_abc|sram_access_video_clipper:video_clipper
107. Parameter Settings for User Entity Instance: sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop
108. Parameter Settings for User Entity Instance: sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters
109. Parameter Settings for User Entity Instance: sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_add:Clipper_Add
110. Parameter Settings for User Entity Instance: sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_add:Clipper_Add|altera_up_video_clipper_counters:Clipper_Add_Counters
111. Parameter Settings for User Entity Instance: sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer
112. Parameter Settings for User Entity Instance: sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO
113. Parameter Settings for User Entity Instance: sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma
114. Parameter Settings for User Entity Instance: sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component
115. Parameter Settings for User Entity Instance: sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer
116. Parameter Settings for User Entity Instance: sram_access:sram_abc|sram_access_video_rgb_resampler:video_rgb_resampler
117. Parameter Settings for User Entity Instance: sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller
118. Parameter Settings for User Entity Instance: sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing
119. Parameter Settings for User Entity Instance: sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:bridge_avalon_master_translator
120. Parameter Settings for User Entity Instance: sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:video_pixel_buffer_dma_avalon_pixel_dma_master_translator
121. Parameter Settings for User Entity Instance: sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:jtag_master_master_translator
122. Parameter Settings for User Entity Instance: sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_avalon_sram_slave_translator
123. Parameter Settings for User Entity Instance: sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:bridge_avalon_master_agent
124. Parameter Settings for User Entity Instance: sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:video_pixel_buffer_dma_avalon_pixel_dma_master_agent
125. Parameter Settings for User Entity Instance: sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:jtag_master_master_agent
126. Parameter Settings for User Entity Instance: sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_avalon_sram_slave_agent
127. Parameter Settings for User Entity Instance: sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_avalon_sram_slave_agent|altera_merlin_burst_uncompressor:uncompressor
128. Parameter Settings for User Entity Instance: sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo
129. Parameter Settings for User Entity Instance: sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo
130. Parameter Settings for User Entity Instance: sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|sram_access_mm_interconnect_0_router:router|sram_access_mm_interconnect_0_router_default_decode:the_default_decode
131. Parameter Settings for User Entity Instance: sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|sram_access_mm_interconnect_0_router:router_001|sram_access_mm_interconnect_0_router_default_decode:the_default_decode
132. Parameter Settings for User Entity Instance: sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|sram_access_mm_interconnect_0_router_002:router_002|sram_access_mm_interconnect_0_router_002_default_decode:the_default_decode
133. Parameter Settings for User Entity Instance: sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|sram_access_mm_interconnect_0_router_003:router_003|sram_access_mm_interconnect_0_router_003_default_decode:the_default_decode
134. Parameter Settings for User Entity Instance: sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_avalon_sram_slave_burst_adapter
135. Parameter Settings for User Entity Instance: sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_avalon_sram_slave_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter
136. Parameter Settings for User Entity Instance: sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|sram_access_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb
137. Parameter Settings for User Entity Instance: sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|sram_access_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
138. Parameter Settings for User Entity Instance: sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter
139. Parameter Settings for User Entity Instance: sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor
140. Parameter Settings for User Entity Instance: sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter
141. Parameter Settings for User Entity Instance: sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|sram_access_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
142. Parameter Settings for User Entity Instance: sram_access:sram_abc|altera_reset_controller:rst_controller
143. Parameter Settings for User Entity Instance: sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
144. Parameter Settings for User Entity Instance: sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
145. Parameter Settings for User Entity Instance: sram_access:sram_abc|altera_reset_controller:rst_controller_001
146. Parameter Settings for User Entity Instance: sram_access:sram_abc|altera_reset_controller:rst_controller_002
147. Parameter Settings for User Entity Instance: sram_access:sram_abc|altera_reset_controller:rst_controller_003
148. Parameter Settings for User Entity Instance: sram_access:sram_abc|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1
149. Parameter Settings for User Entity Instance: sram_access:sram_abc|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_req_sync_uq1
150. Parameter Settings for Inferred Entity Instance: sld_signaltap:CIC_20output_20only
151. Parameter Settings for Inferred Entity Instance: sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0
152. Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult15
153. Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult14
154. Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult31
155. Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult13
156. Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult30
157. Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult12
158. Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult29
159. Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult11
160. Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult28
161. Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult10
162. Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult27
163. Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult9
164. Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult26
165. Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult22
166. Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult18
167. Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult21
168. Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult25
169. Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult17
170. Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult23
171. Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult19
172. Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult20
173. Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult24
174. Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult16
175. Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult8
176. Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult7
177. Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult6
178. Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult5
179. Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult4
180. Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult3
181. Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult2
182. Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult1
183. Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult0
184. altpll Parameter Settings by Entity Instance
185. altsyncram Parameter Settings by Entity Instance
186. dcfifo Parameter Settings by Entity Instance
187. scfifo Parameter Settings by Entity Instance
188. lpm_mult Parameter Settings by Entity Instance
189. Port Connectivity Checks: "sram_access:sram_abc|altera_reset_controller:rst_controller_003"
190. Port Connectivity Checks: "sram_access:sram_abc|altera_reset_controller:rst_controller_002"
191. Port Connectivity Checks: "sram_access:sram_abc|altera_reset_controller:rst_controller_001"
192. Port Connectivity Checks: "sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
193. Port Connectivity Checks: "sram_access:sram_abc|altera_reset_controller:rst_controller"
194. Port Connectivity Checks: "sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter"
195. Port Connectivity Checks: "sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor"
196. Port Connectivity Checks: "sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter"
197. Port Connectivity Checks: "sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|sram_access_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
198. Port Connectivity Checks: "sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|sram_access_mm_interconnect_0_router_003:router_003|sram_access_mm_interconnect_0_router_003_default_decode:the_default_decode"
199. Port Connectivity Checks: "sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|sram_access_mm_interconnect_0_router_002:router_002|sram_access_mm_interconnect_0_router_002_default_decode:the_default_decode"
200. Port Connectivity Checks: "sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|sram_access_mm_interconnect_0_router:router|sram_access_mm_interconnect_0_router_default_decode:the_default_decode"
201. Port Connectivity Checks: "sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo"
202. Port Connectivity Checks: "sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo"
203. Port Connectivity Checks: "sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_avalon_sram_slave_agent"
204. Port Connectivity Checks: "sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:jtag_master_master_agent"
205. Port Connectivity Checks: "sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:video_pixel_buffer_dma_avalon_pixel_dma_master_agent"
206. Port Connectivity Checks: "sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:bridge_avalon_master_agent"
207. Port Connectivity Checks: "sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_avalon_sram_slave_translator"
208. Port Connectivity Checks: "sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:jtag_master_master_translator"
209. Port Connectivity Checks: "sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:video_pixel_buffer_dma_avalon_pixel_dma_master_translator"
210. Port Connectivity Checks: "sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:bridge_avalon_master_translator"
211. Port Connectivity Checks: "sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing"
212. Port Connectivity Checks: "sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller"
213. Port Connectivity Checks: "sram_access:sram_abc|sram_access_video_rgb_resampler:video_rgb_resampler"
214. Port Connectivity Checks: "sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC"
215. Port Connectivity Checks: "sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma"
216. Port Connectivity Checks: "sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer"
217. Port Connectivity Checks: "sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_add:Clipper_Add|altera_up_video_clipper_counters:Clipper_Add_Counters"
218. Port Connectivity Checks: "sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters"
219. Port Connectivity Checks: "sram_access:sram_abc|sram_access_video_clipper:video_clipper"
220. Port Connectivity Checks: "sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
221. Port Connectivity Checks: "sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller"
222. Port Connectivity Checks: "sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo"
223. Port Connectivity Checks: "sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser"
224. Port Connectivity Checks: "sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter"
225. Port Connectivity Checks: "sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover"
226. Port Connectivity Checks: "sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer"
227. Port Connectivity Checks: "sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer"
228. Port Connectivity Checks: "sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer"
229. Port Connectivity Checks: "sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer"
230. Port Connectivity Checks: "sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer"
231. Port Connectivity Checks: "sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component"
232. Port Connectivity Checks: "sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node"
233. Port Connectivity Checks: "sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master"
234. Port Connectivity Checks: "sram_access:sram_abc|sram_access_VGA_clock:vga_clock|altera_up_altpll:video_pll"
235. Port Connectivity Checks: "sram_access:sram_abc"
236. Port Connectivity Checks: "FIFO:fifo_1"
237. Port Connectivity Checks: "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core"
238. Port Connectivity Checks: "CIC:u0|CIC_cic_ii_0:cic_ii_0"
239. Port Connectivity Checks: "CIC:u0"
240. Port Connectivity Checks: "adaptive_fir:adaptive_fir_inst"
241. Port Connectivity Checks: "ROM_buffer_tap:buffer_control_inst"
242. Port Connectivity Checks: "ROM_delta_control:delta_control_inst"
243. Port Connectivity Checks: "PLL_200MHz:PLL_200MHz_inst"
244. SignalTap II Logic Analyzer Settings
245. In-System Memory Content Editor Settings
246. Post-Synthesis Netlist Statistics for Top Partition
247. Post-Synthesis Netlist Statistics for Partition pzdyqx:nabboc
248. Elapsed Time Per Partition
249. Connections to In-System Debugging Instance "CIC_20output_20only"
250. Analysis & Synthesis Messages
251. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Oct 31 20:30:56 2017       ;
; Quartus Prime Version              ; 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Revision Name                      ; a2dv2                                       ;
; Top-level Entity Name              ; a2dv2                                       ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 7,959                                       ;
;     Total combinational functions  ; 6,341                                       ;
;     Dedicated logic registers      ; 4,386                                       ;
; Total registers                    ; 4386                                        ;
; Total pins                         ; 431                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 45,200                                      ;
; Embedded Multiplier 9-bit elements ; 96                                          ;
; Total PLLs                         ; 2                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; a2dv2              ; a2dv2              ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Maximum processors allowed for parallel compilation                        ; All                ;                    ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                                    ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                                         ; Library     ;
+-----------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; sram_access/synthesis/sram_access.v                                                                 ; yes             ; User Verilog HDL File                        ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/sram_access.v                                                                 ; sram_access ;
; sram_access/synthesis/submodules/altera_reset_controller.v                                          ; yes             ; User Verilog HDL File                        ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_reset_controller.v                                          ; sram_access ;
; sram_access/synthesis/submodules/altera_reset_synchronizer.v                                        ; yes             ; User Verilog HDL File                        ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_reset_synchronizer.v                                        ; sram_access ;
; sram_access/synthesis/submodules/sram_access_mm_interconnect_0.v                                    ; yes             ; User Verilog HDL File                        ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_mm_interconnect_0.v                                    ; sram_access ;
; sram_access/synthesis/submodules/sram_access_mm_interconnect_0_avalon_st_adapter.v                  ; yes             ; User Verilog HDL File                        ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_mm_interconnect_0_avalon_st_adapter.v                  ; sram_access ;
; sram_access/synthesis/submodules/sram_access_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File                  ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; sram_access ;
; sram_access/synthesis/submodules/altera_merlin_width_adapter.sv                                     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_merlin_width_adapter.sv                                     ; sram_access ;
; sram_access/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                ; yes             ; User SystemVerilog HDL File                  ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                ; sram_access ;
; sram_access/synthesis/submodules/sram_access_mm_interconnect_0_rsp_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_mm_interconnect_0_rsp_mux.sv                           ; sram_access ;
; sram_access/synthesis/submodules/altera_merlin_arbitrator.sv                                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_merlin_arbitrator.sv                                        ; sram_access ;
; sram_access/synthesis/submodules/sram_access_mm_interconnect_0_rsp_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_mm_interconnect_0_rsp_demux.sv                         ; sram_access ;
; sram_access/synthesis/submodules/sram_access_mm_interconnect_0_cmd_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_mm_interconnect_0_cmd_mux.sv                           ; sram_access ;
; sram_access/synthesis/submodules/sram_access_mm_interconnect_0_cmd_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_mm_interconnect_0_cmd_demux.sv                         ; sram_access ;
; sram_access/synthesis/submodules/altera_merlin_burst_adapter.sv                                     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_merlin_burst_adapter.sv                                     ; sram_access ;
; sram_access/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv                              ; yes             ; User SystemVerilog HDL File                  ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv                              ; sram_access ;
; sram_access/synthesis/submodules/altera_avalon_st_pipeline_base.v                                   ; yes             ; User SystemVerilog HDL File                  ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_avalon_st_pipeline_base.v                                   ; sram_access ;
; sram_access/synthesis/submodules/sram_access_mm_interconnect_0_router_003.sv                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_mm_interconnect_0_router_003.sv                        ; sram_access ;
; sram_access/synthesis/submodules/sram_access_mm_interconnect_0_router_002.sv                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_mm_interconnect_0_router_002.sv                        ; sram_access ;
; sram_access/synthesis/submodules/sram_access_mm_interconnect_0_router.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_mm_interconnect_0_router.sv                            ; sram_access ;
; sram_access/synthesis/submodules/altera_avalon_sc_fifo.v                                            ; yes             ; User Verilog HDL File                        ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_avalon_sc_fifo.v                                            ; sram_access ;
; sram_access/synthesis/submodules/altera_merlin_slave_agent.sv                                       ; yes             ; User SystemVerilog HDL File                  ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_merlin_slave_agent.sv                                       ; sram_access ;
; sram_access/synthesis/submodules/altera_merlin_master_agent.sv                                      ; yes             ; User SystemVerilog HDL File                  ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_merlin_master_agent.sv                                      ; sram_access ;
; sram_access/synthesis/submodules/altera_merlin_slave_translator.sv                                  ; yes             ; User SystemVerilog HDL File                  ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_merlin_slave_translator.sv                                  ; sram_access ;
; sram_access/synthesis/submodules/altera_merlin_master_translator.sv                                 ; yes             ; User SystemVerilog HDL File                  ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_merlin_master_translator.sv                                 ; sram_access ;
; sram_access/synthesis/submodules/altera_up_avalon_video_vga_timing.v                                ; yes             ; User Verilog HDL File                        ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_up_avalon_video_vga_timing.v                                ; sram_access ;
; sram_access/synthesis/submodules/sram_access_video_vga_controller.v                                 ; yes             ; User Verilog HDL File                        ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_video_vga_controller.v                                 ; sram_access ;
; sram_access/synthesis/submodules/sram_access_video_rgb_resampler.v                                  ; yes             ; User Verilog HDL File                        ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_video_rgb_resampler.v                                  ; sram_access ;
; sram_access/synthesis/submodules/sram_access_video_pixel_buffer_dma.v                               ; yes             ; User Verilog HDL File                        ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_video_pixel_buffer_dma.v                               ; sram_access ;
; sram_access/synthesis/submodules/sram_access_video_dual_clock_buffer.v                              ; yes             ; User Verilog HDL File                        ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_video_dual_clock_buffer.v                              ; sram_access ;
; sram_access/synthesis/submodules/altera_up_video_clipper_add.v                                      ; yes             ; User Verilog HDL File                        ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_up_video_clipper_add.v                                      ; sram_access ;
; sram_access/synthesis/submodules/altera_up_video_clipper_drop.v                                     ; yes             ; User Verilog HDL File                        ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_up_video_clipper_drop.v                                     ; sram_access ;
; sram_access/synthesis/submodules/altera_up_video_clipper_counters.v                                 ; yes             ; User Verilog HDL File                        ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_up_video_clipper_counters.v                                 ; sram_access ;
; sram_access/synthesis/submodules/sram_access_video_clipper.v                                        ; yes             ; User Verilog HDL File                        ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_video_clipper.v                                        ; sram_access ;
; sram_access/synthesis/submodules/sram_access_sram.v                                                 ; yes             ; User Verilog HDL File                        ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_sram.v                                                 ; sram_access ;
; sram_access/synthesis/submodules/sram_access_jtag_master.v                                          ; yes             ; User Verilog HDL File                        ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_jtag_master.v                                          ; sram_access ;
; sram_access/synthesis/submodules/sram_access_jtag_master_p2b_adapter.sv                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_jtag_master_p2b_adapter.sv                             ; sram_access ;
; sram_access/synthesis/submodules/sram_access_jtag_master_b2p_adapter.sv                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_jtag_master_b2p_adapter.sv                             ; sram_access ;
; sram_access/synthesis/submodules/altera_avalon_packets_to_master.v                                  ; yes             ; User Verilog HDL File                        ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_avalon_packets_to_master.v                                  ; sram_access ;
; sram_access/synthesis/submodules/altera_avalon_st_packets_to_bytes.v                                ; yes             ; User Verilog HDL File                        ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_avalon_st_packets_to_bytes.v                                ; sram_access ;
; sram_access/synthesis/submodules/altera_avalon_st_bytes_to_packets.v                                ; yes             ; User Verilog HDL File                        ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_avalon_st_bytes_to_packets.v                                ; sram_access ;
; sram_access/synthesis/submodules/sram_access_jtag_master_timing_adt.sv                              ; yes             ; User SystemVerilog HDL File                  ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_jtag_master_timing_adt.sv                              ; sram_access ;
; sram_access/synthesis/submodules/altera_avalon_st_jtag_interface.v                                  ; yes             ; User Verilog HDL File                        ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_avalon_st_jtag_interface.v                                  ; sram_access ;
; sram_access/synthesis/submodules/altera_jtag_dc_streaming.v                                         ; yes             ; User Verilog HDL File                        ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_jtag_dc_streaming.v                                         ; sram_access ;
; sram_access/synthesis/submodules/altera_jtag_sld_node.v                                             ; yes             ; User Verilog HDL File                        ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_jtag_sld_node.v                                             ; sram_access ;
; sram_access/synthesis/submodules/altera_jtag_streaming.v                                            ; yes             ; User Verilog HDL File                        ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_jtag_streaming.v                                            ; sram_access ;
; sram_access/synthesis/submodules/altera_avalon_st_clock_crosser.v                                   ; yes             ; User Verilog HDL File                        ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_avalon_st_clock_crosser.v                                   ; sram_access ;
; sram_access/synthesis/submodules/altera_std_synchronizer_nocut.v                                    ; yes             ; User Verilog HDL File                        ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_std_synchronizer_nocut.v                                    ; sram_access ;
; sram_access/synthesis/submodules/altera_avalon_st_idle_remover.v                                    ; yes             ; User Verilog HDL File                        ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_avalon_st_idle_remover.v                                    ; sram_access ;
; sram_access/synthesis/submodules/altera_avalon_st_idle_inserter.v                                   ; yes             ; User Verilog HDL File                        ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_avalon_st_idle_inserter.v                                   ; sram_access ;
; sram_access/synthesis/submodules/sram_access_bridge.v                                               ; yes             ; User Verilog HDL File                        ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_bridge.v                                               ; sram_access ;
; sram_access/synthesis/submodules/sram_access_VGA_clock.v                                            ; yes             ; User Verilog HDL File                        ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_VGA_clock.v                                            ; sram_access ;
; sram_access/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v                        ; yes             ; User Verilog HDL File                        ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v                        ; sram_access ;
; sram_access/synthesis/submodules/altera_up_altpll.v                                                 ; yes             ; User Verilog HDL File                        ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_up_altpll.v                                                 ; sram_access ;
; CIC/synthesis/CIC.v                                                                                 ; yes             ; User Verilog HDL File                        ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v                                                                                 ; CIC         ;
; CIC/synthesis/submodules/auk_dspip_math_pkg.vhd                                                     ; yes             ; User VHDL File                               ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_math_pkg.vhd                                                     ; CIC         ;
; CIC/synthesis/submodules/auk_dspip_lib_pkg.vhd                                                      ; yes             ; User VHDL File                               ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_lib_pkg.vhd                                                      ; CIC         ;
; CIC/synthesis/submodules/auk_dspip_avalon_streaming_small_fifo.vhd                                  ; yes             ; Encrypted User VHDL File                     ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_small_fifo.vhd                                  ; CIC         ;
; CIC/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd                                  ; yes             ; Encrypted User VHDL File                     ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd                                  ; CIC         ;
; CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd                                        ; yes             ; Encrypted User VHDL File                     ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd                                        ; CIC         ;
; CIC/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd                                      ; yes             ; Encrypted User VHDL File                     ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd                                      ; CIC         ;
; CIC/synthesis/submodules/auk_dspip_delay.vhd                                                        ; yes             ; User VHDL File                               ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_delay.vhd                                                        ; CIC         ;
; CIC/synthesis/submodules/alt_dsp_cic_common_pkg.sv                                                  ; yes             ; Encrypted User SystemVerilog HDL File        ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_dsp_cic_common_pkg.sv                                                  ; CIC         ;
; CIC/synthesis/submodules/auk_dspip_differentiator.vhd                                               ; yes             ; Encrypted User VHDL File                     ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_differentiator.vhd                                               ; CIC         ;
; CIC/synthesis/submodules/auk_dspip_downsample.sv                                                    ; yes             ; Encrypted User SystemVerilog HDL File        ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_downsample.sv                                                    ; CIC         ;
; CIC/synthesis/submodules/auk_dspip_integrator.vhd                                                   ; yes             ; Encrypted User VHDL File                     ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_integrator.vhd                                                   ; CIC         ;
; CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd                                               ; yes             ; Encrypted User VHDL File                     ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd                                               ; CIC         ;
; CIC/synthesis/submodules/counter_module.sv                                                          ; yes             ; Encrypted User SystemVerilog HDL File        ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/counter_module.sv                                                          ; CIC         ;
; CIC/synthesis/submodules/alt_cic_dec_miso.sv                                                        ; yes             ; Encrypted User SystemVerilog HDL File        ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv                                                        ; CIC         ;
; CIC/synthesis/submodules/alt_cic_core.sv                                                            ; yes             ; Encrypted User SystemVerilog HDL File        ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv                                                            ; CIC         ;
; CIC/synthesis/submodules/CIC_cic_ii_0.sv                                                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv                                                            ; CIC         ;
; adaptive_fir.v                                                                                      ; yes             ; User Verilog HDL File                        ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v                                                                                      ;             ;
; a2dv2.v                                                                                             ; yes             ; User Verilog HDL File                        ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v                                                                                             ;             ;
; PLL_200MHz.v                                                                                        ; yes             ; User Wizard-Generated File                   ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/PLL_200MHz.v                                                                                        ;             ;
; lfsr.vhd                                                                                            ; yes             ; User VHDL File                               ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/lfsr.vhd                                                                                            ;             ;
; ROM_delta_control.v                                                                                 ; yes             ; User Wizard-Generated File                   ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/ROM_delta_control.v                                                                                 ;             ;
; ROM_buffer_tap.v                                                                                    ; yes             ; User Wizard-Generated File                   ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/ROM_buffer_tap.v                                                                                    ;             ;
; FIFO.v                                                                                              ; yes             ; User Wizard-Generated File                   ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/FIFO.v                                                                                              ;             ;
; SRAM_offset.v                                                                                       ; yes             ; User Wizard-Generated File                   ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/SRAM_offset.v                                                                                       ;             ;
; altpll.tdf                                                                                          ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf                                                                                                       ;             ;
; aglobal160.inc                                                                                      ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/aglobal160.inc                                                                                                   ;             ;
; stratix_pll.inc                                                                                     ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/stratix_pll.inc                                                                                                  ;             ;
; stratixii_pll.inc                                                                                   ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/stratixii_pll.inc                                                                                                ;             ;
; cycloneii_pll.inc                                                                                   ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/cycloneii_pll.inc                                                                                                ;             ;
; db/pll_200mhz_altpll.v                                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/pll_200mhz_altpll.v                                                                              ;             ;
; altsyncram.tdf                                                                                      ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf                                                                                                   ;             ;
; stratix_ram_block.inc                                                                               ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                            ;             ;
; lpm_mux.inc                                                                                         ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mux.inc                                                                                                      ;             ;
; lpm_decode.inc                                                                                      ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_decode.inc                                                                                                   ;             ;
; a_rdenreg.inc                                                                                       ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                                    ;             ;
; altrom.inc                                                                                          ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altrom.inc                                                                                                       ;             ;
; altram.inc                                                                                          ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altram.inc                                                                                                       ;             ;
; altdpram.inc                                                                                        ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altdpram.inc                                                                                                     ;             ;
; db/altsyncram_cmb1.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_cmb1.tdf                                                                              ;             ;
; db/altsyncram_36d2.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_36d2.tdf                                                                              ;             ;
; delta_control.hex                                                                                   ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/delta_control.hex                                                                                   ;             ;
; sld_mod_ram_rom.vhd                                                                                 ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                                                                                              ;             ;
; sld_jtag_endpoint_adapter.vhd                                                                       ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                                    ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                                   ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                                ;             ;
; sld_rom_sr.vhd                                                                                      ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                                   ;             ;
; db/altsyncram_1ib1.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1ib1.tdf                                                                              ;             ;
; db/altsyncram_nrc2.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_nrc2.tdf                                                                              ;             ;
; buffer_tap.hex                                                                                      ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/buffer_tap.hex                                                                                      ;             ;
; scfifo.tdf                                                                                          ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf                                                                                                       ;             ;
; a_regfifo.inc                                                                                       ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/a_regfifo.inc                                                                                                    ;             ;
; a_dpfifo.inc                                                                                        ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/a_dpfifo.inc                                                                                                     ;             ;
; a_i2fifo.inc                                                                                        ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/a_i2fifo.inc                                                                                                     ;             ;
; a_fffifo.inc                                                                                        ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/a_fffifo.inc                                                                                                     ;             ;
; a_f2fifo.inc                                                                                        ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/a_f2fifo.inc                                                                                                     ;             ;
; db/scfifo_6h71.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_6h71.tdf                                                                                  ;             ;
; db/a_dpfifo_nmv.tdf                                                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_nmv.tdf                                                                                 ;             ;
; db/altsyncram_1bh1.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf                                                                              ;             ;
; db/cmpr_gs8.tdf                                                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cmpr_gs8.tdf                                                                                     ;             ;
; db/cntr_r9b.tdf                                                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cntr_r9b.tdf                                                                                     ;             ;
; db/cntr_8a7.tdf                                                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cntr_8a7.tdf                                                                                     ;             ;
; db/cntr_s9b.tdf                                                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cntr_s9b.tdf                                                                                     ;             ;
; db/scfifo_6i71.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_6i71.tdf                                                                                  ;             ;
; db/a_dpfifo_3qv.tdf                                                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_3qv.tdf                                                                                 ;             ;
; db/altsyncram_5ah1.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_5ah1.tdf                                                                              ;             ;
; db/cmpr_is8.tdf                                                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cmpr_is8.tdf                                                                                     ;             ;
; db/cntr_t9b.tdf                                                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cntr_t9b.tdf                                                                                     ;             ;
; db/cntr_aa7.tdf                                                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cntr_aa7.tdf                                                                                     ;             ;
; db/cntr_u9b.tdf                                                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cntr_u9b.tdf                                                                                     ;             ;
; db/scfifo_4o51.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_4o51.tdf                                                                                  ;             ;
; db/a_dpfifo_flu.tdf                                                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_flu.tdf                                                                                 ;             ;
; db/altsyncram_9ah1.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf                                                                              ;             ;
; dcfifo_mixed_widths.tdf                                                                             ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf                                                                                          ;             ;
; db/dcfifo_vcg1.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/dcfifo_vcg1.tdf                                                                                  ;             ;
; db/a_graycounter_rn6.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_graycounter_rn6.tdf                                                                            ;             ;
; db/a_graycounter_m5c.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_graycounter_m5c.tdf                                                                            ;             ;
; db/altsyncram_0pu.tdf                                                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_0pu.tdf                                                                               ;             ;
; db/alt_synch_pipe_g9l.tdf                                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/alt_synch_pipe_g9l.tdf                                                                           ;             ;
; db/dffpipe_1v8.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/dffpipe_1v8.tdf                                                                                  ;             ;
; db/alt_synch_pipe_h9l.tdf                                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/alt_synch_pipe_h9l.tdf                                                                           ;             ;
; db/dffpipe_2v8.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/dffpipe_2v8.tdf                                                                                  ;             ;
; db/cmpr_a66.tdf                                                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cmpr_a66.tdf                                                                                     ;             ;
; db/cntr_pld.tdf                                                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cntr_pld.tdf                                                                                     ;             ;
; db/mux_j28.tdf                                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/mux_j28.tdf                                                                                      ;             ;
; db/altpll_8fb2.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altpll_8fb2.tdf                                                                                  ;             ;
; sld_virtual_jtag_basic.v                                                                            ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                                                         ;             ;
; altera_std_synchronizer.v                                                                           ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                                                        ;             ;
; dcfifo.tdf                                                                                          ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/dcfifo.tdf                                                                                                       ;             ;
; lpm_counter.inc                                                                                     ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_counter.inc                                                                                                  ;             ;
; lpm_add_sub.inc                                                                                     ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                                                  ;             ;
; a_graycounter.inc                                                                                   ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/a_graycounter.inc                                                                                                ;             ;
; a_fefifo.inc                                                                                        ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/a_fefifo.inc                                                                                                     ;             ;
; a_gray2bin.inc                                                                                      ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/a_gray2bin.inc                                                                                                   ;             ;
; dffpipe.inc                                                                                         ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/dffpipe.inc                                                                                                      ;             ;
; alt_sync_fifo.inc                                                                                   ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/alt_sync_fifo.inc                                                                                                ;             ;
; lpm_compare.inc                                                                                     ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_compare.inc                                                                                                  ;             ;
; altsyncram_fifo.inc                                                                                 ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram_fifo.inc                                                                                              ;             ;
; db/dcfifo_nsj1.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/dcfifo_nsj1.tdf                                                                                  ;             ;
; db/a_gray2bin_tgb.tdf                                                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_gray2bin_tgb.tdf                                                                               ;             ;
; db/a_graycounter_qn6.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_graycounter_qn6.tdf                                                                            ;             ;
; db/altsyncram_j421.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_j421.tdf                                                                              ;             ;
; db/alt_synch_pipe_k9l.tdf                                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/alt_synch_pipe_k9l.tdf                                                                           ;             ;
; db/dffpipe_5v8.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/dffpipe_5v8.tdf                                                                                  ;             ;
; db/dffpipe_0v8.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/dffpipe_0v8.tdf                                                                                  ;             ;
; db/alt_synch_pipe_l9l.tdf                                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/alt_synch_pipe_l9l.tdf                                                                           ;             ;
; db/dffpipe_6v8.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/dffpipe_6v8.tdf                                                                                  ;             ;
; db/altsyncram_7ob1.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_7ob1.tdf                                                                              ;             ;
; db/altsyncram_q2d2.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_q2d2.tdf                                                                              ;             ;
; sram_offset.hex                                                                                     ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_offset.hex                                                                                     ;             ;
; db/scfifo_p4a1.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_p4a1.tdf                                                                                  ;             ;
; db/a_dpfifo_es31.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_es31.tdf                                                                                ;             ;
; db/altsyncram_ftb1.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_ftb1.tdf                                                                              ;             ;
; db/cmpr_ks8.tdf                                                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cmpr_ks8.tdf                                                                                     ;             ;
; db/cntr_v9b.tdf                                                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cntr_v9b.tdf                                                                                     ;             ;
; db/cntr_ca7.tdf                                                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cntr_ca7.tdf                                                                                     ;             ;
; db/cntr_0ab.tdf                                                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cntr_0ab.tdf                                                                                     ;             ;
; pzdyqx.vhd                                                                                          ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/16.0/quartus/libraries/megafunctions/pzdyqx.vhd                                                                                                       ;             ;
; sld_signaltap.vhd                                                                                   ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_signaltap.vhd                                                                                                ;             ;
; sld_signaltap_impl.vhd                                                                              ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                                                           ;             ;
; sld_ela_control.vhd                                                                                 ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_ela_control.vhd                                                                                              ;             ;
; lpm_shiftreg.tdf                                                                                    ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                                                                 ;             ;
; lpm_constant.inc                                                                                    ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_constant.inc                                                                                                 ;             ;
; dffeea.inc                                                                                          ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/dffeea.inc                                                                                                       ;             ;
; sld_mbpmg.vhd                                                                                       ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                                                                    ;             ;
; sld_ela_trigger_flow_mgr.vhd                                                                        ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                                                                     ;             ;
; sld_buffer_manager.vhd                                                                              ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                                                           ;             ;
; db/altsyncram_s024.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_s024.tdf                                                                              ;             ;
; altdpram.tdf                                                                                        ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altdpram.tdf                                                                                                     ;             ;
; memmodes.inc                                                                                        ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/others/maxplus2/memmodes.inc                                                                                                   ;             ;
; a_hdffe.inc                                                                                         ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/a_hdffe.inc                                                                                                      ;             ;
; alt_le_rden_reg.inc                                                                                 ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                                                              ;             ;
; altsyncram.inc                                                                                      ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.inc                                                                                                   ;             ;
; lpm_mux.tdf                                                                                         ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mux.tdf                                                                                                      ;             ;
; muxlut.inc                                                                                          ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/muxlut.inc                                                                                                       ;             ;
; bypassff.inc                                                                                        ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/bypassff.inc                                                                                                     ;             ;
; altshift.inc                                                                                        ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altshift.inc                                                                                                     ;             ;
; db/mux_psc.tdf                                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/mux_psc.tdf                                                                                      ;             ;
; lpm_decode.tdf                                                                                      ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_decode.tdf                                                                                                   ;             ;
; declut.inc                                                                                          ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/declut.inc                                                                                                       ;             ;
; db/decode_dvf.tdf                                                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/decode_dvf.tdf                                                                                   ;             ;
; lpm_counter.tdf                                                                                     ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_counter.tdf                                                                                                  ;             ;
; cmpconst.inc                                                                                        ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/cmpconst.inc                                                                                                     ;             ;
; alt_counter_stratix.inc                                                                             ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                                                          ;             ;
; db/cntr_mgi.tdf                                                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cntr_mgi.tdf                                                                                     ;             ;
; db/cmpr_rgc.tdf                                                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cmpr_rgc.tdf                                                                                     ;             ;
; db/cntr_89j.tdf                                                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cntr_89j.tdf                                                                                     ;             ;
; db/cntr_cgi.tdf                                                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cntr_cgi.tdf                                                                                     ;             ;
; db/cntr_23j.tdf                                                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cntr_23j.tdf                                                                                     ;             ;
; db/cmpr_ngc.tdf                                                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cmpr_ngc.tdf                                                                                     ;             ;
; sld_hub.vhd                                                                                         ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_hub.vhd                                                                                                      ; altera_sld  ;
; db/ip/sld56d4e773/alt_sld_fab.v                                                                     ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/ip/sld56d4e773/alt_sld_fab.v                                                                     ; alt_sld_fab ;
; db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab.v                                              ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab.v                                              ; alt_sld_fab ;
; db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                       ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                       ; alt_sld_fab ;
; db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                    ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                    ; alt_sld_fab ;
; db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                  ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                  ; alt_sld_fab ;
; db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                    ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                    ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                                    ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                                 ;             ;
; db/altsyncram_0qg1.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_0qg1.tdf                                                                              ;             ;
; lpm_mult.tdf                                                                                        ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mult.tdf                                                                                                     ;             ;
; multcore.inc                                                                                        ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/multcore.inc                                                                                                     ;             ;
; db/mult_46t.tdf                                                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/mult_46t.tdf                                                                                     ;             ;
; db/mult_26t.tdf                                                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/mult_26t.tdf                                                                                     ;             ;
; lpm_divide.tdf                                                                                      ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_divide.tdf                                                                                                   ;             ;
; abs_divider.inc                                                                                     ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/abs_divider.inc                                                                                                  ;             ;
; sign_div_unsign.inc                                                                                 ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/sign_div_unsign.inc                                                                                              ;             ;
; db/lpm_divide_1bm.tdf                                                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/lpm_divide_1bm.tdf                                                                               ;             ;
; db/sign_div_unsign_mlh.tdf                                                                          ; yes             ; Auto-Generated Megafunction                  ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/sign_div_unsign_mlh.tdf                                                                          ;             ;
; db/alt_u_div_07f.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/alt_u_div_07f.tdf                                                                                ;             ;
; db/add_sub_7pc.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/add_sub_7pc.tdf                                                                                  ;             ;
; db/add_sub_8pc.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/add_sub_8pc.tdf                                                                                  ;             ;
+-----------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                        ;
+---------------------------------------------+------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                ;
+---------------------------------------------+------------------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 7,959                                                                                                ;
;                                             ;                                                                                                      ;
; Total combinational functions               ; 6341                                                                                                 ;
; Logic element usage by number of LUT inputs ;                                                                                                      ;
;     -- 4 input functions                    ; 1994                                                                                                 ;
;     -- 3 input functions                    ; 2351                                                                                                 ;
;     -- <=2 input functions                  ; 1996                                                                                                 ;
;                                             ;                                                                                                      ;
; Logic elements by mode                      ;                                                                                                      ;
;     -- normal mode                          ; 4022                                                                                                 ;
;     -- arithmetic mode                      ; 2319                                                                                                 ;
;                                             ;                                                                                                      ;
; Total registers                             ; 4386                                                                                                 ;
;     -- Dedicated logic registers            ; 4386                                                                                                 ;
;     -- I/O registers                        ; 0                                                                                                    ;
;                                             ;                                                                                                      ;
; I/O pins                                    ; 431                                                                                                  ;
; Total memory bits                           ; 45200                                                                                                ;
;                                             ;                                                                                                      ;
; Embedded Multiplier 9-bit elements          ; 96                                                                                                   ;
;                                             ;                                                                                                      ;
; Total PLLs                                  ; 2                                                                                                    ;
;     -- PLLs                                 ; 2                                                                                                    ;
;                                             ;                                                                                                      ;
; Maximum fan-out node                        ; PLL_200MHz:PLL_200MHz_inst|altpll:altpll_component|PLL_200MHz_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 3166                                                                                                 ;
; Total fan-out                               ; 42420                                                                                                ;
; Average fan-out                             ; 3.43                                                                                                 ;
+---------------------------------------------+------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                               ; Entity Name                             ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+
; |a2dv2                                                                                                                                  ; 6341 (472)        ; 4386 (511)   ; 45200       ; 96           ; 0       ; 48        ; 431  ; 0            ; |a2dv2                                                                                                                                                                                                                                                                                                                                            ; a2dv2                                   ; work         ;
;    |CIC:u0|                                                                                                                             ; 1744 (0)          ; 1124 (0)     ; 10880       ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0                                                                                                                                                                                                                                                                                                                                     ; CIC                                     ; CIC          ;
;       |CIC_cic_ii_0:cic_ii_0|                                                                                                           ; 1744 (16)         ; 1124 (0)     ; 10880       ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0                                                                                                                                                                                                                                                                                                               ; CIC_cic_ii_0                            ; CIC          ;
;          |alt_cic_core:core|                                                                                                            ; 1728 (0)          ; 1124 (0)     ; 10880       ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core                                                                                                                                                                                                                                                                                             ; alt_cic_core                            ; CIC          ;
;             |alt_cic_dec_miso:dec_mul|                                                                                                  ; 1627 (217)        ; 1066 (27)    ; 8704        ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul                                                                                                                                                                                                                                                                    ; alt_cic_dec_miso                        ; CIC          ;
;                |auk_dspip_channel_buffer:integrator[0].fifo_regulator|                                                                  ; 41 (0)            ; 24 (0)       ; 544         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator                                                                                                                                                                                                              ; auk_dspip_channel_buffer                ; cic          ;
;                   |scfifo:buffer_FIFO|                                                                                                  ; 41 (0)            ; 24 (0)       ; 544         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO                                                                                                                                                                                           ; scfifo                                  ; work         ;
;                      |scfifo_4o51:auto_generated|                                                                                       ; 41 (0)            ; 24 (0)       ; 544         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated                                                                                                                                                                ; scfifo_4o51                             ; work         ;
;                         |a_dpfifo_flu:dpfifo|                                                                                           ; 41 (24)           ; 24 (10)      ; 544         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo                                                                                                                                            ; a_dpfifo_flu                            ; work         ;
;                            |altsyncram_9ah1:FIFOram|                                                                                    ; 0 (0)             ; 0 (0)        ; 544         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram                                                                                                                    ; altsyncram_9ah1                         ; work         ;
;                            |cntr_aa7:usedw_counter|                                                                                     ; 6 (6)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_aa7:usedw_counter                                                                                                                     ; cntr_aa7                                ; work         ;
;                            |cntr_t9b:rd_ptr_msb|                                                                                        ; 5 (5)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_t9b:rd_ptr_msb                                                                                                                        ; cntr_t9b                                ; work         ;
;                            |cntr_u9b:wr_ptr|                                                                                            ; 6 (6)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr                                                                                                                            ; cntr_u9b                                ; work         ;
;                |auk_dspip_channel_buffer:integrator[10].fifo_regulator|                                                                 ; 41 (0)            ; 24 (0)       ; 544         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[10].fifo_regulator                                                                                                                                                                                                             ; auk_dspip_channel_buffer                ; cic          ;
;                   |scfifo:buffer_FIFO|                                                                                                  ; 41 (0)            ; 24 (0)       ; 544         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[10].fifo_regulator|scfifo:buffer_FIFO                                                                                                                                                                                          ; scfifo                                  ; work         ;
;                      |scfifo_4o51:auto_generated|                                                                                       ; 41 (0)            ; 24 (0)       ; 544         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[10].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated                                                                                                                                                               ; scfifo_4o51                             ; work         ;
;                         |a_dpfifo_flu:dpfifo|                                                                                           ; 41 (24)           ; 24 (10)      ; 544         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[10].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo                                                                                                                                           ; a_dpfifo_flu                            ; work         ;
;                            |altsyncram_9ah1:FIFOram|                                                                                    ; 0 (0)             ; 0 (0)        ; 544         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[10].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram                                                                                                                   ; altsyncram_9ah1                         ; work         ;
;                            |cntr_aa7:usedw_counter|                                                                                     ; 6 (6)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[10].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_aa7:usedw_counter                                                                                                                    ; cntr_aa7                                ; work         ;
;                            |cntr_t9b:rd_ptr_msb|                                                                                        ; 5 (5)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[10].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_t9b:rd_ptr_msb                                                                                                                       ; cntr_t9b                                ; work         ;
;                            |cntr_u9b:wr_ptr|                                                                                            ; 6 (6)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[10].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr                                                                                                                           ; cntr_u9b                                ; work         ;
;                |auk_dspip_channel_buffer:integrator[11].fifo_regulator|                                                                 ; 41 (0)            ; 24 (0)       ; 544         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[11].fifo_regulator                                                                                                                                                                                                             ; auk_dspip_channel_buffer                ; cic          ;
;                   |scfifo:buffer_FIFO|                                                                                                  ; 41 (0)            ; 24 (0)       ; 544         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[11].fifo_regulator|scfifo:buffer_FIFO                                                                                                                                                                                          ; scfifo                                  ; work         ;
;                      |scfifo_4o51:auto_generated|                                                                                       ; 41 (0)            ; 24 (0)       ; 544         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[11].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated                                                                                                                                                               ; scfifo_4o51                             ; work         ;
;                         |a_dpfifo_flu:dpfifo|                                                                                           ; 41 (24)           ; 24 (10)      ; 544         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[11].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo                                                                                                                                           ; a_dpfifo_flu                            ; work         ;
;                            |altsyncram_9ah1:FIFOram|                                                                                    ; 0 (0)             ; 0 (0)        ; 544         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[11].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram                                                                                                                   ; altsyncram_9ah1                         ; work         ;
;                            |cntr_aa7:usedw_counter|                                                                                     ; 6 (6)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[11].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_aa7:usedw_counter                                                                                                                    ; cntr_aa7                                ; work         ;
;                            |cntr_t9b:rd_ptr_msb|                                                                                        ; 5 (5)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[11].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_t9b:rd_ptr_msb                                                                                                                       ; cntr_t9b                                ; work         ;
;                            |cntr_u9b:wr_ptr|                                                                                            ; 6 (6)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[11].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr                                                                                                                           ; cntr_u9b                                ; work         ;
;                |auk_dspip_channel_buffer:integrator[12].fifo_regulator|                                                                 ; 41 (0)            ; 24 (0)       ; 544         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[12].fifo_regulator                                                                                                                                                                                                             ; auk_dspip_channel_buffer                ; cic          ;
;                   |scfifo:buffer_FIFO|                                                                                                  ; 41 (0)            ; 24 (0)       ; 544         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[12].fifo_regulator|scfifo:buffer_FIFO                                                                                                                                                                                          ; scfifo                                  ; work         ;
;                      |scfifo_4o51:auto_generated|                                                                                       ; 41 (0)            ; 24 (0)       ; 544         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[12].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated                                                                                                                                                               ; scfifo_4o51                             ; work         ;
;                         |a_dpfifo_flu:dpfifo|                                                                                           ; 41 (24)           ; 24 (10)      ; 544         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[12].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo                                                                                                                                           ; a_dpfifo_flu                            ; work         ;
;                            |altsyncram_9ah1:FIFOram|                                                                                    ; 0 (0)             ; 0 (0)        ; 544         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[12].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram                                                                                                                   ; altsyncram_9ah1                         ; work         ;
;                            |cntr_aa7:usedw_counter|                                                                                     ; 6 (6)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[12].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_aa7:usedw_counter                                                                                                                    ; cntr_aa7                                ; work         ;
;                            |cntr_t9b:rd_ptr_msb|                                                                                        ; 5 (5)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[12].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_t9b:rd_ptr_msb                                                                                                                       ; cntr_t9b                                ; work         ;
;                            |cntr_u9b:wr_ptr|                                                                                            ; 6 (6)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[12].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr                                                                                                                           ; cntr_u9b                                ; work         ;
;                |auk_dspip_channel_buffer:integrator[13].fifo_regulator|                                                                 ; 41 (0)            ; 24 (0)       ; 544         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[13].fifo_regulator                                                                                                                                                                                                             ; auk_dspip_channel_buffer                ; cic          ;
;                   |scfifo:buffer_FIFO|                                                                                                  ; 41 (0)            ; 24 (0)       ; 544         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[13].fifo_regulator|scfifo:buffer_FIFO                                                                                                                                                                                          ; scfifo                                  ; work         ;
;                      |scfifo_4o51:auto_generated|                                                                                       ; 41 (0)            ; 24 (0)       ; 544         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[13].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated                                                                                                                                                               ; scfifo_4o51                             ; work         ;
;                         |a_dpfifo_flu:dpfifo|                                                                                           ; 41 (24)           ; 24 (10)      ; 544         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[13].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo                                                                                                                                           ; a_dpfifo_flu                            ; work         ;
;                            |altsyncram_9ah1:FIFOram|                                                                                    ; 0 (0)             ; 0 (0)        ; 544         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[13].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram                                                                                                                   ; altsyncram_9ah1                         ; work         ;
;                            |cntr_aa7:usedw_counter|                                                                                     ; 6 (6)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[13].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_aa7:usedw_counter                                                                                                                    ; cntr_aa7                                ; work         ;
;                            |cntr_t9b:rd_ptr_msb|                                                                                        ; 5 (5)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[13].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_t9b:rd_ptr_msb                                                                                                                       ; cntr_t9b                                ; work         ;
;                            |cntr_u9b:wr_ptr|                                                                                            ; 6 (6)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[13].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr                                                                                                                           ; cntr_u9b                                ; work         ;
;                |auk_dspip_channel_buffer:integrator[14].fifo_regulator|                                                                 ; 41 (0)            ; 24 (0)       ; 544         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[14].fifo_regulator                                                                                                                                                                                                             ; auk_dspip_channel_buffer                ; cic          ;
;                   |scfifo:buffer_FIFO|                                                                                                  ; 41 (0)            ; 24 (0)       ; 544         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[14].fifo_regulator|scfifo:buffer_FIFO                                                                                                                                                                                          ; scfifo                                  ; work         ;
;                      |scfifo_4o51:auto_generated|                                                                                       ; 41 (0)            ; 24 (0)       ; 544         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[14].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated                                                                                                                                                               ; scfifo_4o51                             ; work         ;
;                         |a_dpfifo_flu:dpfifo|                                                                                           ; 41 (24)           ; 24 (10)      ; 544         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[14].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo                                                                                                                                           ; a_dpfifo_flu                            ; work         ;
;                            |altsyncram_9ah1:FIFOram|                                                                                    ; 0 (0)             ; 0 (0)        ; 544         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[14].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram                                                                                                                   ; altsyncram_9ah1                         ; work         ;
;                            |cntr_aa7:usedw_counter|                                                                                     ; 6 (6)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[14].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_aa7:usedw_counter                                                                                                                    ; cntr_aa7                                ; work         ;
;                            |cntr_t9b:rd_ptr_msb|                                                                                        ; 5 (5)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[14].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_t9b:rd_ptr_msb                                                                                                                       ; cntr_t9b                                ; work         ;
;                            |cntr_u9b:wr_ptr|                                                                                            ; 6 (6)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[14].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr                                                                                                                           ; cntr_u9b                                ; work         ;
;                |auk_dspip_channel_buffer:integrator[15].fifo_regulator|                                                                 ; 41 (0)            ; 24 (0)       ; 544         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator                                                                                                                                                                                                             ; auk_dspip_channel_buffer                ; cic          ;
;                   |scfifo:buffer_FIFO|                                                                                                  ; 41 (0)            ; 24 (0)       ; 544         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO                                                                                                                                                                                          ; scfifo                                  ; work         ;
;                      |scfifo_4o51:auto_generated|                                                                                       ; 41 (0)            ; 24 (0)       ; 544         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated                                                                                                                                                               ; scfifo_4o51                             ; work         ;
;                         |a_dpfifo_flu:dpfifo|                                                                                           ; 41 (24)           ; 24 (10)      ; 544         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo                                                                                                                                           ; a_dpfifo_flu                            ; work         ;
;                            |altsyncram_9ah1:FIFOram|                                                                                    ; 0 (0)             ; 0 (0)        ; 544         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram                                                                                                                   ; altsyncram_9ah1                         ; work         ;
;                            |cntr_aa7:usedw_counter|                                                                                     ; 6 (6)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_aa7:usedw_counter                                                                                                                    ; cntr_aa7                                ; work         ;
;                            |cntr_t9b:rd_ptr_msb|                                                                                        ; 5 (5)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_t9b:rd_ptr_msb                                                                                                                       ; cntr_t9b                                ; work         ;
;                            |cntr_u9b:wr_ptr|                                                                                            ; 6 (6)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr                                                                                                                           ; cntr_u9b                                ; work         ;
;                |auk_dspip_channel_buffer:integrator[1].fifo_regulator|                                                                  ; 47 (0)            ; 24 (0)       ; 544         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator                                                                                                                                                                                                              ; auk_dspip_channel_buffer                ; cic          ;
;                   |scfifo:buffer_FIFO|                                                                                                  ; 47 (0)            ; 24 (0)       ; 544         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO                                                                                                                                                                                           ; scfifo                                  ; work         ;
;                      |scfifo_4o51:auto_generated|                                                                                       ; 47 (0)            ; 24 (0)       ; 544         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated                                                                                                                                                                ; scfifo_4o51                             ; work         ;
;                         |a_dpfifo_flu:dpfifo|                                                                                           ; 47 (30)           ; 24 (10)      ; 544         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo                                                                                                                                            ; a_dpfifo_flu                            ; work         ;
;                            |altsyncram_9ah1:FIFOram|                                                                                    ; 0 (0)             ; 0 (0)        ; 544         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram                                                                                                                    ; altsyncram_9ah1                         ; work         ;
;                            |cntr_aa7:usedw_counter|                                                                                     ; 6 (6)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_aa7:usedw_counter                                                                                                                     ; cntr_aa7                                ; work         ;
;                            |cntr_t9b:rd_ptr_msb|                                                                                        ; 5 (5)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_t9b:rd_ptr_msb                                                                                                                        ; cntr_t9b                                ; work         ;
;                            |cntr_u9b:wr_ptr|                                                                                            ; 6 (6)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr                                                                                                                            ; cntr_u9b                                ; work         ;
;                |auk_dspip_channel_buffer:integrator[2].fifo_regulator|                                                                  ; 41 (0)            ; 24 (0)       ; 544         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator                                                                                                                                                                                                              ; auk_dspip_channel_buffer                ; cic          ;
;                   |scfifo:buffer_FIFO|                                                                                                  ; 41 (0)            ; 24 (0)       ; 544         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO                                                                                                                                                                                           ; scfifo                                  ; work         ;
;                      |scfifo_4o51:auto_generated|                                                                                       ; 41 (0)            ; 24 (0)       ; 544         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated                                                                                                                                                                ; scfifo_4o51                             ; work         ;
;                         |a_dpfifo_flu:dpfifo|                                                                                           ; 41 (24)           ; 24 (10)      ; 544         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo                                                                                                                                            ; a_dpfifo_flu                            ; work         ;
;                            |altsyncram_9ah1:FIFOram|                                                                                    ; 0 (0)             ; 0 (0)        ; 544         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram                                                                                                                    ; altsyncram_9ah1                         ; work         ;
;                            |cntr_aa7:usedw_counter|                                                                                     ; 6 (6)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_aa7:usedw_counter                                                                                                                     ; cntr_aa7                                ; work         ;
;                            |cntr_t9b:rd_ptr_msb|                                                                                        ; 5 (5)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_t9b:rd_ptr_msb                                                                                                                        ; cntr_t9b                                ; work         ;
;                            |cntr_u9b:wr_ptr|                                                                                            ; 6 (6)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr                                                                                                                            ; cntr_u9b                                ; work         ;
;                |auk_dspip_channel_buffer:integrator[3].fifo_regulator|                                                                  ; 41 (0)            ; 24 (0)       ; 544         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator                                                                                                                                                                                                              ; auk_dspip_channel_buffer                ; cic          ;
;                   |scfifo:buffer_FIFO|                                                                                                  ; 41 (0)            ; 24 (0)       ; 544         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO                                                                                                                                                                                           ; scfifo                                  ; work         ;
;                      |scfifo_4o51:auto_generated|                                                                                       ; 41 (0)            ; 24 (0)       ; 544         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated                                                                                                                                                                ; scfifo_4o51                             ; work         ;
;                         |a_dpfifo_flu:dpfifo|                                                                                           ; 41 (24)           ; 24 (10)      ; 544         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo                                                                                                                                            ; a_dpfifo_flu                            ; work         ;
;                            |altsyncram_9ah1:FIFOram|                                                                                    ; 0 (0)             ; 0 (0)        ; 544         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram                                                                                                                    ; altsyncram_9ah1                         ; work         ;
;                            |cntr_aa7:usedw_counter|                                                                                     ; 6 (6)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_aa7:usedw_counter                                                                                                                     ; cntr_aa7                                ; work         ;
;                            |cntr_t9b:rd_ptr_msb|                                                                                        ; 5 (5)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_t9b:rd_ptr_msb                                                                                                                        ; cntr_t9b                                ; work         ;
;                            |cntr_u9b:wr_ptr|                                                                                            ; 6 (6)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr                                                                                                                            ; cntr_u9b                                ; work         ;
;                |auk_dspip_channel_buffer:integrator[4].fifo_regulator|                                                                  ; 41 (0)            ; 24 (0)       ; 544         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator                                                                                                                                                                                                              ; auk_dspip_channel_buffer                ; cic          ;
;                   |scfifo:buffer_FIFO|                                                                                                  ; 41 (0)            ; 24 (0)       ; 544         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO                                                                                                                                                                                           ; scfifo                                  ; work         ;
;                      |scfifo_4o51:auto_generated|                                                                                       ; 41 (0)            ; 24 (0)       ; 544         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated                                                                                                                                                                ; scfifo_4o51                             ; work         ;
;                         |a_dpfifo_flu:dpfifo|                                                                                           ; 41 (24)           ; 24 (10)      ; 544         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo                                                                                                                                            ; a_dpfifo_flu                            ; work         ;
;                            |altsyncram_9ah1:FIFOram|                                                                                    ; 0 (0)             ; 0 (0)        ; 544         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram                                                                                                                    ; altsyncram_9ah1                         ; work         ;
;                            |cntr_aa7:usedw_counter|                                                                                     ; 6 (6)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_aa7:usedw_counter                                                                                                                     ; cntr_aa7                                ; work         ;
;                            |cntr_t9b:rd_ptr_msb|                                                                                        ; 5 (5)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_t9b:rd_ptr_msb                                                                                                                        ; cntr_t9b                                ; work         ;
;                            |cntr_u9b:wr_ptr|                                                                                            ; 6 (6)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr                                                                                                                            ; cntr_u9b                                ; work         ;
;                |auk_dspip_channel_buffer:integrator[5].fifo_regulator|                                                                  ; 41 (0)            ; 24 (0)       ; 544         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator                                                                                                                                                                                                              ; auk_dspip_channel_buffer                ; cic          ;
;                   |scfifo:buffer_FIFO|                                                                                                  ; 41 (0)            ; 24 (0)       ; 544         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO                                                                                                                                                                                           ; scfifo                                  ; work         ;
;                      |scfifo_4o51:auto_generated|                                                                                       ; 41 (0)            ; 24 (0)       ; 544         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated                                                                                                                                                                ; scfifo_4o51                             ; work         ;
;                         |a_dpfifo_flu:dpfifo|                                                                                           ; 41 (24)           ; 24 (10)      ; 544         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo                                                                                                                                            ; a_dpfifo_flu                            ; work         ;
;                            |altsyncram_9ah1:FIFOram|                                                                                    ; 0 (0)             ; 0 (0)        ; 544         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram                                                                                                                    ; altsyncram_9ah1                         ; work         ;
;                            |cntr_aa7:usedw_counter|                                                                                     ; 6 (6)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_aa7:usedw_counter                                                                                                                     ; cntr_aa7                                ; work         ;
;                            |cntr_t9b:rd_ptr_msb|                                                                                        ; 5 (5)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_t9b:rd_ptr_msb                                                                                                                        ; cntr_t9b                                ; work         ;
;                            |cntr_u9b:wr_ptr|                                                                                            ; 6 (6)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr                                                                                                                            ; cntr_u9b                                ; work         ;
;                |auk_dspip_channel_buffer:integrator[6].fifo_regulator|                                                                  ; 41 (0)            ; 24 (0)       ; 544         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator                                                                                                                                                                                                              ; auk_dspip_channel_buffer                ; cic          ;
;                   |scfifo:buffer_FIFO|                                                                                                  ; 41 (0)            ; 24 (0)       ; 544         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO                                                                                                                                                                                           ; scfifo                                  ; work         ;
;                      |scfifo_4o51:auto_generated|                                                                                       ; 41 (0)            ; 24 (0)       ; 544         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated                                                                                                                                                                ; scfifo_4o51                             ; work         ;
;                         |a_dpfifo_flu:dpfifo|                                                                                           ; 41 (24)           ; 24 (10)      ; 544         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo                                                                                                                                            ; a_dpfifo_flu                            ; work         ;
;                            |altsyncram_9ah1:FIFOram|                                                                                    ; 0 (0)             ; 0 (0)        ; 544         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram                                                                                                                    ; altsyncram_9ah1                         ; work         ;
;                            |cntr_aa7:usedw_counter|                                                                                     ; 6 (6)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_aa7:usedw_counter                                                                                                                     ; cntr_aa7                                ; work         ;
;                            |cntr_t9b:rd_ptr_msb|                                                                                        ; 5 (5)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_t9b:rd_ptr_msb                                                                                                                        ; cntr_t9b                                ; work         ;
;                            |cntr_u9b:wr_ptr|                                                                                            ; 6 (6)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr                                                                                                                            ; cntr_u9b                                ; work         ;
;                |auk_dspip_channel_buffer:integrator[7].fifo_regulator|                                                                  ; 41 (0)            ; 24 (0)       ; 544         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator                                                                                                                                                                                                              ; auk_dspip_channel_buffer                ; cic          ;
;                   |scfifo:buffer_FIFO|                                                                                                  ; 41 (0)            ; 24 (0)       ; 544         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO                                                                                                                                                                                           ; scfifo                                  ; work         ;
;                      |scfifo_4o51:auto_generated|                                                                                       ; 41 (0)            ; 24 (0)       ; 544         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated                                                                                                                                                                ; scfifo_4o51                             ; work         ;
;                         |a_dpfifo_flu:dpfifo|                                                                                           ; 41 (24)           ; 24 (10)      ; 544         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo                                                                                                                                            ; a_dpfifo_flu                            ; work         ;
;                            |altsyncram_9ah1:FIFOram|                                                                                    ; 0 (0)             ; 0 (0)        ; 544         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram                                                                                                                    ; altsyncram_9ah1                         ; work         ;
;                            |cntr_aa7:usedw_counter|                                                                                     ; 6 (6)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_aa7:usedw_counter                                                                                                                     ; cntr_aa7                                ; work         ;
;                            |cntr_t9b:rd_ptr_msb|                                                                                        ; 5 (5)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_t9b:rd_ptr_msb                                                                                                                        ; cntr_t9b                                ; work         ;
;                            |cntr_u9b:wr_ptr|                                                                                            ; 6 (6)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr                                                                                                                            ; cntr_u9b                                ; work         ;
;                |auk_dspip_channel_buffer:integrator[8].fifo_regulator|                                                                  ; 41 (0)            ; 24 (0)       ; 544         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator                                                                                                                                                                                                              ; auk_dspip_channel_buffer                ; cic          ;
;                   |scfifo:buffer_FIFO|                                                                                                  ; 41 (0)            ; 24 (0)       ; 544         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO                                                                                                                                                                                           ; scfifo                                  ; work         ;
;                      |scfifo_4o51:auto_generated|                                                                                       ; 41 (0)            ; 24 (0)       ; 544         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated                                                                                                                                                                ; scfifo_4o51                             ; work         ;
;                         |a_dpfifo_flu:dpfifo|                                                                                           ; 41 (24)           ; 24 (10)      ; 544         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo                                                                                                                                            ; a_dpfifo_flu                            ; work         ;
;                            |altsyncram_9ah1:FIFOram|                                                                                    ; 0 (0)             ; 0 (0)        ; 544         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram                                                                                                                    ; altsyncram_9ah1                         ; work         ;
;                            |cntr_aa7:usedw_counter|                                                                                     ; 6 (6)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_aa7:usedw_counter                                                                                                                     ; cntr_aa7                                ; work         ;
;                            |cntr_t9b:rd_ptr_msb|                                                                                        ; 5 (5)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_t9b:rd_ptr_msb                                                                                                                        ; cntr_t9b                                ; work         ;
;                            |cntr_u9b:wr_ptr|                                                                                            ; 6 (6)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr                                                                                                                            ; cntr_u9b                                ; work         ;
;                |auk_dspip_channel_buffer:integrator[9].fifo_regulator|                                                                  ; 41 (0)            ; 24 (0)       ; 544         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[9].fifo_regulator                                                                                                                                                                                                              ; auk_dspip_channel_buffer                ; cic          ;
;                   |scfifo:buffer_FIFO|                                                                                                  ; 41 (0)            ; 24 (0)       ; 544         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[9].fifo_regulator|scfifo:buffer_FIFO                                                                                                                                                                                           ; scfifo                                  ; work         ;
;                      |scfifo_4o51:auto_generated|                                                                                       ; 41 (0)            ; 24 (0)       ; 544         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[9].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated                                                                                                                                                                ; scfifo_4o51                             ; work         ;
;                         |a_dpfifo_flu:dpfifo|                                                                                           ; 41 (24)           ; 24 (10)      ; 544         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[9].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo                                                                                                                                            ; a_dpfifo_flu                            ; work         ;
;                            |altsyncram_9ah1:FIFOram|                                                                                    ; 0 (0)             ; 0 (0)        ; 544         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[9].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram                                                                                                                    ; altsyncram_9ah1                         ; work         ;
;                            |cntr_aa7:usedw_counter|                                                                                     ; 6 (6)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[9].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_aa7:usedw_counter                                                                                                                     ; cntr_aa7                                ; work         ;
;                            |cntr_t9b:rd_ptr_msb|                                                                                        ; 5 (5)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[9].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_t9b:rd_ptr_msb                                                                                                                        ; cntr_t9b                                ; work         ;
;                            |cntr_u9b:wr_ptr|                                                                                            ; 6 (6)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[9].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr                                                                                                                            ; cntr_u9b                                ; work         ;
;                |auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|                                                                    ; 291 (18)          ; 289 (17)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff                                                                                                                                                                                                                ; auk_dspip_differentiator                ; cic          ;
;                   |auk_dspip_delay:\glogic:u0|                                                                                          ; 273 (273)         ; 272 (272)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0                                                                                                                                                                                     ; auk_dspip_delay                         ; cic          ;
;                |auk_dspip_downsample:integrator[0].j0.vrc_en_0.first_dsample|                                                           ; 15 (0)            ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[0].j0.vrc_en_0.first_dsample                                                                                                                                                                                                       ; auk_dspip_downsample                    ; CIC          ;
;                   |counter_module:counter_fs_inst|                                                                                      ; 15 (15)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[0].j0.vrc_en_0.first_dsample|counter_module:counter_fs_inst                                                                                                                                                                        ; counter_module                          ; CIC          ;
;                |auk_dspip_integrator:integrator[0].integrator_inner[0].integration|                                                     ; 22 (0)            ; 22 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[0].integration                                                                                                                                                                                                 ; auk_dspip_integrator                    ; cic          ;
;                   |auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|                                                           ; 22 (22)           ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1                                                                                                                                       ; auk_dspip_delay                         ; cic          ;
;                |auk_dspip_integrator:integrator[10].integrator_inner[0].integration|                                                    ; 22 (0)            ; 22 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[10].integrator_inner[0].integration                                                                                                                                                                                                ; auk_dspip_integrator                    ; cic          ;
;                   |auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|                                                           ; 22 (22)           ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[10].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1                                                                                                                                      ; auk_dspip_delay                         ; cic          ;
;                |auk_dspip_integrator:integrator[11].integrator_inner[0].integration|                                                    ; 22 (0)            ; 22 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[11].integrator_inner[0].integration                                                                                                                                                                                                ; auk_dspip_integrator                    ; cic          ;
;                   |auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|                                                           ; 22 (22)           ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[11].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1                                                                                                                                      ; auk_dspip_delay                         ; cic          ;
;                |auk_dspip_integrator:integrator[12].integrator_inner[0].integration|                                                    ; 22 (0)            ; 22 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[12].integrator_inner[0].integration                                                                                                                                                                                                ; auk_dspip_integrator                    ; cic          ;
;                   |auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|                                                           ; 22 (22)           ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[12].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1                                                                                                                                      ; auk_dspip_delay                         ; cic          ;
;                |auk_dspip_integrator:integrator[13].integrator_inner[0].integration|                                                    ; 22 (0)            ; 22 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[13].integrator_inner[0].integration                                                                                                                                                                                                ; auk_dspip_integrator                    ; cic          ;
;                   |auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|                                                           ; 22 (22)           ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[13].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1                                                                                                                                      ; auk_dspip_delay                         ; cic          ;
;                |auk_dspip_integrator:integrator[14].integrator_inner[0].integration|                                                    ; 22 (0)            ; 22 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[14].integrator_inner[0].integration                                                                                                                                                                                                ; auk_dspip_integrator                    ; cic          ;
;                   |auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|                                                           ; 22 (22)           ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[14].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1                                                                                                                                      ; auk_dspip_delay                         ; cic          ;
;                |auk_dspip_integrator:integrator[15].integrator_inner[0].integration|                                                    ; 22 (0)            ; 22 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[15].integrator_inner[0].integration                                                                                                                                                                                                ; auk_dspip_integrator                    ; cic          ;
;                   |auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|                                                           ; 22 (22)           ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[15].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1                                                                                                                                      ; auk_dspip_delay                         ; cic          ;
;                |auk_dspip_integrator:integrator[1].integrator_inner[0].integration|                                                     ; 23 (0)            ; 22 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[0].integration                                                                                                                                                                                                 ; auk_dspip_integrator                    ; cic          ;
;                   |auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|                                                           ; 23 (23)           ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1                                                                                                                                       ; auk_dspip_delay                         ; cic          ;
;                |auk_dspip_integrator:integrator[2].integrator_inner[0].integration|                                                     ; 22 (0)            ; 22 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[0].integration                                                                                                                                                                                                 ; auk_dspip_integrator                    ; cic          ;
;                   |auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|                                                           ; 22 (22)           ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1                                                                                                                                       ; auk_dspip_delay                         ; cic          ;
;                |auk_dspip_integrator:integrator[3].integrator_inner[0].integration|                                                     ; 22 (0)            ; 22 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[0].integration                                                                                                                                                                                                 ; auk_dspip_integrator                    ; cic          ;
;                   |auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|                                                           ; 22 (22)           ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1                                                                                                                                       ; auk_dspip_delay                         ; cic          ;
;                |auk_dspip_integrator:integrator[4].integrator_inner[0].integration|                                                     ; 22 (0)            ; 22 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[4].integrator_inner[0].integration                                                                                                                                                                                                 ; auk_dspip_integrator                    ; cic          ;
;                   |auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|                                                           ; 22 (22)           ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[4].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1                                                                                                                                       ; auk_dspip_delay                         ; cic          ;
;                |auk_dspip_integrator:integrator[5].integrator_inner[0].integration|                                                     ; 22 (0)            ; 22 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[0].integration                                                                                                                                                                                                 ; auk_dspip_integrator                    ; cic          ;
;                   |auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|                                                           ; 22 (22)           ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1                                                                                                                                       ; auk_dspip_delay                         ; cic          ;
;                |auk_dspip_integrator:integrator[6].integrator_inner[0].integration|                                                     ; 22 (0)            ; 22 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[6].integrator_inner[0].integration                                                                                                                                                                                                 ; auk_dspip_integrator                    ; cic          ;
;                   |auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|                                                           ; 22 (22)           ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[6].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1                                                                                                                                       ; auk_dspip_delay                         ; cic          ;
;                |auk_dspip_integrator:integrator[7].integrator_inner[0].integration|                                                     ; 22 (0)            ; 22 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[0].integration                                                                                                                                                                                                 ; auk_dspip_integrator                    ; cic          ;
;                   |auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|                                                           ; 22 (22)           ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1                                                                                                                                       ; auk_dspip_delay                         ; cic          ;
;                |auk_dspip_integrator:integrator[8].integrator_inner[0].integration|                                                     ; 22 (0)            ; 22 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[0].integration                                                                                                                                                                                                 ; auk_dspip_integrator                    ; cic          ;
;                   |auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|                                                           ; 22 (22)           ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1                                                                                                                                       ; auk_dspip_delay                         ; cic          ;
;                |auk_dspip_integrator:integrator[9].integrator_inner[0].integration|                                                     ; 22 (0)            ; 22 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[9].integrator_inner[0].integration                                                                                                                                                                                                 ; auk_dspip_integrator                    ; cic          ;
;                   |auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|                                                           ; 22 (22)           ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[9].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1                                                                                                                                       ; auk_dspip_delay                         ; cic          ;
;                |counter_module:int_channel_cnt_inst|                                                                                    ; 7 (7)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|counter_module:int_channel_cnt_inst                                                                                                                                                                                                                                ; counter_module                          ; CIC          ;
;                |lpm_divide:Mod0|                                                                                                        ; 82 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|lpm_divide:Mod0                                                                                                                                                                                                                                                    ; lpm_divide                              ; work         ;
;                   |lpm_divide_1bm:auto_generated|                                                                                       ; 82 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|lpm_divide:Mod0|lpm_divide_1bm:auto_generated                                                                                                                                                                                                                      ; lpm_divide_1bm                          ; work         ;
;                      |sign_div_unsign_mlh:divider|                                                                                      ; 82 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|lpm_divide:Mod0|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider                                                                                                                                                                                          ; sign_div_unsign_mlh                     ; work         ;
;                         |alt_u_div_07f:divider|                                                                                         ; 82 (82)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|lpm_divide:Mod0|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider                                                                                                                                                                    ; alt_u_div_07f                           ; work         ;
;             |auk_dspip_avalon_streaming_controller:avalon_controller|                                                                   ; 27 (1)            ; 16 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller                                                                                                                                                                                                                                     ; auk_dspip_avalon_streaming_controller   ; cic          ;
;                |auk_dspip_avalon_streaming_small_fifo:ready_FIFO|                                                                       ; 26 (26)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO                                                                                                                                                                                    ; auk_dspip_avalon_streaming_small_fifo   ; cic          ;
;             |auk_dspip_avalon_streaming_sink:input_sink|                                                                                ; 33 (0)            ; 17 (0)       ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink                                                                                                                                                                                                                                                  ; auk_dspip_avalon_streaming_sink         ; cic          ;
;                |scfifo:sink_FIFO|                                                                                                       ; 33 (0)            ; 17 (0)       ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO                                                                                                                                                                                                                                 ; scfifo                                  ; work         ;
;                   |scfifo_6h71:auto_generated|                                                                                          ; 33 (1)            ; 17 (1)       ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated                                                                                                                                                                                                      ; scfifo_6h71                             ; work         ;
;                      |a_dpfifo_nmv:dpfifo|                                                                                              ; 32 (21)           ; 16 (8)       ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo                                                                                                                                                                                  ; a_dpfifo_nmv                            ; work         ;
;                         |altsyncram_1bh1:FIFOram|                                                                                       ; 0 (0)             ; 0 (0)        ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram                                                                                                                                                          ; altsyncram_1bh1                         ; work         ;
;                         |cntr_8a7:usedw_counter|                                                                                        ; 4 (4)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|cntr_8a7:usedw_counter                                                                                                                                                           ; cntr_8a7                                ; work         ;
;                         |cntr_r9b:rd_ptr_msb|                                                                                           ; 3 (3)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|cntr_r9b:rd_ptr_msb                                                                                                                                                              ; cntr_r9b                                ; work         ;
;                         |cntr_s9b:wr_ptr|                                                                                               ; 4 (4)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|cntr_s9b:wr_ptr                                                                                                                                                                  ; cntr_s9b                                ; work         ;
;             |auk_dspip_avalon_streaming_source:output_source_1|                                                                         ; 41 (1)            ; 25 (1)       ; 640         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1                                                                                                                                                                                                                                           ; auk_dspip_avalon_streaming_source       ; cic          ;
;                |scfifo:source_FIFO|                                                                                                     ; 40 (0)            ; 24 (0)       ; 640         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|scfifo:source_FIFO                                                                                                                                                                                                                        ; scfifo                                  ; work         ;
;                   |scfifo_6i71:auto_generated|                                                                                          ; 40 (0)            ; 24 (0)       ; 640         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|scfifo:source_FIFO|scfifo_6i71:auto_generated                                                                                                                                                                                             ; scfifo_6i71                             ; work         ;
;                      |a_dpfifo_3qv:dpfifo|                                                                                              ; 40 (23)           ; 24 (10)      ; 640         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|scfifo:source_FIFO|scfifo_6i71:auto_generated|a_dpfifo_3qv:dpfifo                                                                                                                                                                         ; a_dpfifo_3qv                            ; work         ;
;                         |altsyncram_5ah1:FIFOram|                                                                                       ; 0 (0)             ; 0 (0)        ; 640         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|scfifo:source_FIFO|scfifo_6i71:auto_generated|a_dpfifo_3qv:dpfifo|altsyncram_5ah1:FIFOram                                                                                                                                                 ; altsyncram_5ah1                         ; work         ;
;                         |cntr_aa7:usedw_counter|                                                                                        ; 6 (6)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|scfifo:source_FIFO|scfifo_6i71:auto_generated|a_dpfifo_3qv:dpfifo|cntr_aa7:usedw_counter                                                                                                                                                  ; cntr_aa7                                ; work         ;
;                         |cntr_t9b:rd_ptr_msb|                                                                                           ; 5 (5)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|scfifo:source_FIFO|scfifo_6i71:auto_generated|a_dpfifo_3qv:dpfifo|cntr_t9b:rd_ptr_msb                                                                                                                                                     ; cntr_t9b                                ; work         ;
;                         |cntr_u9b:wr_ptr|                                                                                               ; 6 (6)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|scfifo:source_FIFO|scfifo_6i71:auto_generated|a_dpfifo_3qv:dpfifo|cntr_u9b:wr_ptr                                                                                                                                                         ; cntr_u9b                                ; work         ;
;    |FIFO:fifo_1|                                                                                                                        ; 70 (0)            ; 84 (0)       ; 5632        ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|FIFO:fifo_1                                                                                                                                                                                                                                                                                                                                ; FIFO                                    ; work         ;
;       |dcfifo_mixed_widths:dcfifo_mixed_widths_component|                                                                               ; 70 (0)            ; 84 (0)       ; 5632        ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                                                                                                                                                                                                                              ; dcfifo_mixed_widths                     ; work         ;
;          |dcfifo_vcg1:auto_generated|                                                                                                   ; 70 (7)            ; 84 (28)      ; 5632        ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated                                                                                                                                                                                                                                                   ; dcfifo_vcg1                             ; work         ;
;             |a_graycounter_m5c:wrptr_g1p|                                                                                               ; 15 (15)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_m5c:wrptr_g1p                                                                                                                                                                                                                       ; a_graycounter_m5c                       ; work         ;
;             |a_graycounter_rn6:rdptr_g1p|                                                                                               ; 15 (15)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p                                                                                                                                                                                                                       ; a_graycounter_rn6                       ; work         ;
;             |alt_synch_pipe_g9l:rs_dgwp|                                                                                                ; 0 (0)             ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp                                                                                                                                                                                                                        ; alt_synch_pipe_g9l                      ; work         ;
;                |dffpipe_1v8:dffpipe5|                                                                                                   ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5                                                                                                                                                                                                   ; dffpipe_1v8                             ; work         ;
;             |alt_synch_pipe_h9l:ws_dgrp|                                                                                                ; 0 (0)             ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_h9l:ws_dgrp                                                                                                                                                                                                                        ; alt_synch_pipe_h9l                      ; work         ;
;                |dffpipe_2v8:dffpipe8|                                                                                                   ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe8                                                                                                                                                                                                   ; dffpipe_2v8                             ; work         ;
;             |altsyncram_0pu:fifo_ram|                                                                                                   ; 0 (0)             ; 0 (0)        ; 5632        ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|altsyncram_0pu:fifo_ram                                                                                                                                                                                                                           ; altsyncram_0pu                          ; work         ;
;             |cmpr_a66:rdempty_eq_comp1_lsb|                                                                                             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cmpr_a66:rdempty_eq_comp1_lsb                                                                                                                                                                                                                     ; cmpr_a66                                ; work         ;
;             |cmpr_a66:rdempty_eq_comp1_msb|                                                                                             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cmpr_a66:rdempty_eq_comp1_msb                                                                                                                                                                                                                     ; cmpr_a66                                ; work         ;
;             |cmpr_a66:wrfull_eq_comp1_lsb|                                                                                              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cmpr_a66:wrfull_eq_comp1_lsb                                                                                                                                                                                                                      ; cmpr_a66                                ; work         ;
;             |cmpr_a66:wrfull_eq_comp1_msb|                                                                                              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cmpr_a66:wrfull_eq_comp1_msb                                                                                                                                                                                                                      ; cmpr_a66                                ; work         ;
;             |cntr_pld:cntr_b|                                                                                                           ; 5 (5)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b                                                                                                                                                                                                                                   ; cntr_pld                                ; work         ;
;             |mux_j28:rdemp_eq_comp_lsb_mux|                                                                                             ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux                                                                                                                                                                                                                     ; mux_j28                                 ; work         ;
;             |mux_j28:rdemp_eq_comp_msb_mux|                                                                                             ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux                                                                                                                                                                                                                     ; mux_j28                                 ; work         ;
;             |mux_j28:wrfull_eq_comp_lsb_mux|                                                                                            ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux                                                                                                                                                                                                                    ; mux_j28                                 ; work         ;
;             |mux_j28:wrfull_eq_comp_msb_mux|                                                                                            ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux                                                                                                                                                                                                                    ; mux_j28                                 ; work         ;
;    |PLL_200MHz:PLL_200MHz_inst|                                                                                                         ; 1 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|PLL_200MHz:PLL_200MHz_inst                                                                                                                                                                                                                                                                                                                 ; PLL_200MHz                              ; work         ;
;       |altpll:altpll_component|                                                                                                         ; 1 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|PLL_200MHz:PLL_200MHz_inst|altpll:altpll_component                                                                                                                                                                                                                                                                                         ; altpll                                  ; work         ;
;          |PLL_200MHz_altpll:auto_generated|                                                                                             ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|PLL_200MHz:PLL_200MHz_inst|altpll:altpll_component|PLL_200MHz_altpll:auto_generated                                                                                                                                                                                                                                                        ; PLL_200MHz_altpll                       ; work         ;
;    |ROM_buffer_tap:buffer_control_inst|                                                                                                 ; 50 (0)            ; 24 (0)       ; 8           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|ROM_buffer_tap:buffer_control_inst                                                                                                                                                                                                                                                                                                         ; ROM_buffer_tap                          ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 50 (0)            ; 24 (0)       ; 8           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                         ; altsyncram                              ; work         ;
;          |altsyncram_1ib1:auto_generated|                                                                                               ; 50 (0)            ; 24 (0)       ; 8           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated                                                                                                                                                                                                                                          ; altsyncram_1ib1                         ; work         ;
;             |altsyncram_nrc2:altsyncram1|                                                                                               ; 0 (0)             ; 0 (0)        ; 8           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|altsyncram_nrc2:altsyncram1                                                                                                                                                                                                              ; altsyncram_nrc2                         ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                                                                                                 ; 50 (28)           ; 24 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                ; sld_mod_ram_rom                         ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                     ; 22 (22)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                             ; sld_rom_sr                              ; work         ;
;    |ROM_delta_control:delta_control_inst|                                                                                               ; 50 (0)            ; 24 (0)       ; 8           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|ROM_delta_control:delta_control_inst                                                                                                                                                                                                                                                                                                       ; ROM_delta_control                       ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 50 (0)            ; 24 (0)       ; 8           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                       ; altsyncram                              ; work         ;
;          |altsyncram_cmb1:auto_generated|                                                                                               ; 50 (0)            ; 24 (0)       ; 8           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated                                                                                                                                                                                                                                        ; altsyncram_cmb1                         ; work         ;
;             |altsyncram_36d2:altsyncram1|                                                                                               ; 0 (0)             ; 0 (0)        ; 8           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|altsyncram_36d2:altsyncram1                                                                                                                                                                                                            ; altsyncram_36d2                         ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                                                                                                 ; 50 (28)           ; 24 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                              ; sld_mod_ram_rom                         ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                     ; 22 (22)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                           ; sld_rom_sr                              ; work         ;
;    |adaptive_fir:adaptive_fir_inst|                                                                                                     ; 1653 (1029)       ; 730 (730)    ; 0           ; 96           ; 0       ; 48        ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst                                                                                                                                                                                                                                                                                                             ; adaptive_fir                            ; work         ;
;       |lpm_mult:Mult0|                                                                                                                  ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult0                                                                                                                                                                                                                                                                                              ; lpm_mult                                ; work         ;
;          |mult_46t:auto_generated|                                                                                                      ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult0|mult_46t:auto_generated                                                                                                                                                                                                                                                                      ; mult_46t                                ; work         ;
;       |lpm_mult:Mult10|                                                                                                                 ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult10                                                                                                                                                                                                                                                                                             ; lpm_mult                                ; work         ;
;          |mult_46t:auto_generated|                                                                                                      ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult10|mult_46t:auto_generated                                                                                                                                                                                                                                                                     ; mult_46t                                ; work         ;
;       |lpm_mult:Mult11|                                                                                                                 ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult11                                                                                                                                                                                                                                                                                             ; lpm_mult                                ; work         ;
;          |mult_46t:auto_generated|                                                                                                      ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult11|mult_46t:auto_generated                                                                                                                                                                                                                                                                     ; mult_46t                                ; work         ;
;       |lpm_mult:Mult12|                                                                                                                 ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult12                                                                                                                                                                                                                                                                                             ; lpm_mult                                ; work         ;
;          |mult_46t:auto_generated|                                                                                                      ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult12|mult_46t:auto_generated                                                                                                                                                                                                                                                                     ; mult_46t                                ; work         ;
;       |lpm_mult:Mult13|                                                                                                                 ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult13                                                                                                                                                                                                                                                                                             ; lpm_mult                                ; work         ;
;          |mult_46t:auto_generated|                                                                                                      ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult13|mult_46t:auto_generated                                                                                                                                                                                                                                                                     ; mult_46t                                ; work         ;
;       |lpm_mult:Mult14|                                                                                                                 ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult14                                                                                                                                                                                                                                                                                             ; lpm_mult                                ; work         ;
;          |mult_46t:auto_generated|                                                                                                      ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult14|mult_46t:auto_generated                                                                                                                                                                                                                                                                     ; mult_46t                                ; work         ;
;       |lpm_mult:Mult15|                                                                                                                 ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult15                                                                                                                                                                                                                                                                                             ; lpm_mult                                ; work         ;
;          |mult_46t:auto_generated|                                                                                                      ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult15|mult_46t:auto_generated                                                                                                                                                                                                                                                                     ; mult_46t                                ; work         ;
;       |lpm_mult:Mult16|                                                                                                                 ; 39 (0)            ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult16                                                                                                                                                                                                                                                                                             ; lpm_mult                                ; work         ;
;          |mult_26t:auto_generated|                                                                                                      ; 39 (39)           ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult16|mult_26t:auto_generated                                                                                                                                                                                                                                                                     ; mult_26t                                ; work         ;
;       |lpm_mult:Mult17|                                                                                                                 ; 39 (0)            ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult17                                                                                                                                                                                                                                                                                             ; lpm_mult                                ; work         ;
;          |mult_26t:auto_generated|                                                                                                      ; 39 (39)           ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult17|mult_26t:auto_generated                                                                                                                                                                                                                                                                     ; mult_26t                                ; work         ;
;       |lpm_mult:Mult18|                                                                                                                 ; 39 (0)            ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult18                                                                                                                                                                                                                                                                                             ; lpm_mult                                ; work         ;
;          |mult_26t:auto_generated|                                                                                                      ; 39 (39)           ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult18|mult_26t:auto_generated                                                                                                                                                                                                                                                                     ; mult_26t                                ; work         ;
;       |lpm_mult:Mult19|                                                                                                                 ; 39 (0)            ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult19                                                                                                                                                                                                                                                                                             ; lpm_mult                                ; work         ;
;          |mult_26t:auto_generated|                                                                                                      ; 39 (39)           ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult19|mult_26t:auto_generated                                                                                                                                                                                                                                                                     ; mult_26t                                ; work         ;
;       |lpm_mult:Mult1|                                                                                                                  ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult1                                                                                                                                                                                                                                                                                              ; lpm_mult                                ; work         ;
;          |mult_46t:auto_generated|                                                                                                      ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult1|mult_46t:auto_generated                                                                                                                                                                                                                                                                      ; mult_46t                                ; work         ;
;       |lpm_mult:Mult20|                                                                                                                 ; 39 (0)            ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult20                                                                                                                                                                                                                                                                                             ; lpm_mult                                ; work         ;
;          |mult_26t:auto_generated|                                                                                                      ; 39 (39)           ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult20|mult_26t:auto_generated                                                                                                                                                                                                                                                                     ; mult_26t                                ; work         ;
;       |lpm_mult:Mult21|                                                                                                                 ; 39 (0)            ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult21                                                                                                                                                                                                                                                                                             ; lpm_mult                                ; work         ;
;          |mult_26t:auto_generated|                                                                                                      ; 39 (39)           ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult21|mult_26t:auto_generated                                                                                                                                                                                                                                                                     ; mult_26t                                ; work         ;
;       |lpm_mult:Mult22|                                                                                                                 ; 39 (0)            ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult22                                                                                                                                                                                                                                                                                             ; lpm_mult                                ; work         ;
;          |mult_26t:auto_generated|                                                                                                      ; 39 (39)           ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult22|mult_26t:auto_generated                                                                                                                                                                                                                                                                     ; mult_26t                                ; work         ;
;       |lpm_mult:Mult23|                                                                                                                 ; 39 (0)            ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult23                                                                                                                                                                                                                                                                                             ; lpm_mult                                ; work         ;
;          |mult_26t:auto_generated|                                                                                                      ; 39 (39)           ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult23|mult_26t:auto_generated                                                                                                                                                                                                                                                                     ; mult_26t                                ; work         ;
;       |lpm_mult:Mult24|                                                                                                                 ; 39 (0)            ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult24                                                                                                                                                                                                                                                                                             ; lpm_mult                                ; work         ;
;          |mult_26t:auto_generated|                                                                                                      ; 39 (39)           ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult24|mult_26t:auto_generated                                                                                                                                                                                                                                                                     ; mult_26t                                ; work         ;
;       |lpm_mult:Mult25|                                                                                                                 ; 39 (0)            ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult25                                                                                                                                                                                                                                                                                             ; lpm_mult                                ; work         ;
;          |mult_26t:auto_generated|                                                                                                      ; 39 (39)           ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult25|mult_26t:auto_generated                                                                                                                                                                                                                                                                     ; mult_26t                                ; work         ;
;       |lpm_mult:Mult26|                                                                                                                 ; 39 (0)            ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult26                                                                                                                                                                                                                                                                                             ; lpm_mult                                ; work         ;
;          |mult_26t:auto_generated|                                                                                                      ; 39 (39)           ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult26|mult_26t:auto_generated                                                                                                                                                                                                                                                                     ; mult_26t                                ; work         ;
;       |lpm_mult:Mult27|                                                                                                                 ; 39 (0)            ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult27                                                                                                                                                                                                                                                                                             ; lpm_mult                                ; work         ;
;          |mult_26t:auto_generated|                                                                                                      ; 39 (39)           ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult27|mult_26t:auto_generated                                                                                                                                                                                                                                                                     ; mult_26t                                ; work         ;
;       |lpm_mult:Mult28|                                                                                                                 ; 39 (0)            ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult28                                                                                                                                                                                                                                                                                             ; lpm_mult                                ; work         ;
;          |mult_26t:auto_generated|                                                                                                      ; 39 (39)           ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult28|mult_26t:auto_generated                                                                                                                                                                                                                                                                     ; mult_26t                                ; work         ;
;       |lpm_mult:Mult29|                                                                                                                 ; 39 (0)            ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult29                                                                                                                                                                                                                                                                                             ; lpm_mult                                ; work         ;
;          |mult_26t:auto_generated|                                                                                                      ; 39 (39)           ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult29|mult_26t:auto_generated                                                                                                                                                                                                                                                                     ; mult_26t                                ; work         ;
;       |lpm_mult:Mult2|                                                                                                                  ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult2                                                                                                                                                                                                                                                                                              ; lpm_mult                                ; work         ;
;          |mult_46t:auto_generated|                                                                                                      ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult2|mult_46t:auto_generated                                                                                                                                                                                                                                                                      ; mult_46t                                ; work         ;
;       |lpm_mult:Mult30|                                                                                                                 ; 39 (0)            ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult30                                                                                                                                                                                                                                                                                             ; lpm_mult                                ; work         ;
;          |mult_26t:auto_generated|                                                                                                      ; 39 (39)           ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult30|mult_26t:auto_generated                                                                                                                                                                                                                                                                     ; mult_26t                                ; work         ;
;       |lpm_mult:Mult31|                                                                                                                 ; 39 (0)            ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult31                                                                                                                                                                                                                                                                                             ; lpm_mult                                ; work         ;
;          |mult_26t:auto_generated|                                                                                                      ; 39 (39)           ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult31|mult_26t:auto_generated                                                                                                                                                                                                                                                                     ; mult_26t                                ; work         ;
;       |lpm_mult:Mult3|                                                                                                                  ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult3                                                                                                                                                                                                                                                                                              ; lpm_mult                                ; work         ;
;          |mult_46t:auto_generated|                                                                                                      ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult3|mult_46t:auto_generated                                                                                                                                                                                                                                                                      ; mult_46t                                ; work         ;
;       |lpm_mult:Mult4|                                                                                                                  ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult4                                                                                                                                                                                                                                                                                              ; lpm_mult                                ; work         ;
;          |mult_46t:auto_generated|                                                                                                      ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult4|mult_46t:auto_generated                                                                                                                                                                                                                                                                      ; mult_46t                                ; work         ;
;       |lpm_mult:Mult5|                                                                                                                  ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult5                                                                                                                                                                                                                                                                                              ; lpm_mult                                ; work         ;
;          |mult_46t:auto_generated|                                                                                                      ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult5|mult_46t:auto_generated                                                                                                                                                                                                                                                                      ; mult_46t                                ; work         ;
;       |lpm_mult:Mult6|                                                                                                                  ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult6                                                                                                                                                                                                                                                                                              ; lpm_mult                                ; work         ;
;          |mult_46t:auto_generated|                                                                                                      ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult6|mult_46t:auto_generated                                                                                                                                                                                                                                                                      ; mult_46t                                ; work         ;
;       |lpm_mult:Mult7|                                                                                                                  ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult7                                                                                                                                                                                                                                                                                              ; lpm_mult                                ; work         ;
;          |mult_46t:auto_generated|                                                                                                      ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult7|mult_46t:auto_generated                                                                                                                                                                                                                                                                      ; mult_46t                                ; work         ;
;       |lpm_mult:Mult8|                                                                                                                  ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult8                                                                                                                                                                                                                                                                                              ; lpm_mult                                ; work         ;
;          |mult_46t:auto_generated|                                                                                                      ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult8|mult_46t:auto_generated                                                                                                                                                                                                                                                                      ; mult_46t                                ; work         ;
;       |lpm_mult:Mult9|                                                                                                                  ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult9                                                                                                                                                                                                                                                                                              ; lpm_mult                                ; work         ;
;          |mult_46t:auto_generated|                                                                                                      ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |a2dv2|adaptive_fir:adaptive_fir_inst|lpm_mult:Mult9|mult_46t:auto_generated                                                                                                                                                                                                                                                                      ; mult_46t                                ; work         ;
;    |lfsr:lfsrs_inst|                                                                                                                    ; 10 (10)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|lfsr:lfsrs_inst                                                                                                                                                                                                                                                                                                                            ; lfsr                                    ; work         ;
;    |pzdyqx:nabboc|                                                                                                                      ; 121 (0)           ; 72 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|pzdyqx:nabboc                                                                                                                                                                                                                                                                                                                              ; pzdyqx                                  ; work         ;
;       |pzdyqx_impl:pzdyqx_impl_inst|                                                                                                    ; 121 (12)          ; 72 (9)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst                                                                                                                                                                                                                                                                                                 ; pzdyqx_impl                             ; work         ;
;          |GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|                                                                ; 53 (23)           ; 28 (8)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1                                                                                                                                                                                                                                   ; GHVD5181                                ; work         ;
;             |LQYT7093:MBPH5020|                                                                                                         ; 30 (30)           ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020                                                                                                                                                                                                                 ; LQYT7093                                ; work         ;
;          |KIFI3548:TPOO7242|                                                                                                            ; 13 (13)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242                                                                                                                                                                                                                                                                               ; KIFI3548                                ; work         ;
;          |LQYT7093:LRYQ7721|                                                                                                            ; 22 (22)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721                                                                                                                                                                                                                                                                               ; LQYT7093                                ; work         ;
;          |PUDL0439:ESUL0435|                                                                                                            ; 21 (21)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435                                                                                                                                                                                                                                                                               ; PUDL0439                                ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 290 (1)           ; 166 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                                 ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 289 (0)           ; 166 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input             ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 289 (0)           ; 166 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                             ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 289 (1)           ; 166 (10)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab                 ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 288 (0)           ; 156 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric       ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 288 (244)         ; 156 (127)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                            ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 26 (26)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                              ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                          ; altera_sld   ;
;    |sld_signaltap:CIC_20output_20only|                                                                                                  ; 407 (2)           ; 594 (44)     ; 22528       ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:CIC_20output_20only                                                                                                                                                                                                                                                                                                          ; sld_signaltap                           ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 405 (0)           ; 550 (0)      ; 22528       ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                    ; sld_signaltap_impl                      ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 405 (88)          ; 550 (168)    ; 22528       ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                             ; sld_signaltap_implb                     ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 23 (0)            ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                              ; altdpram                                ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                          ; lpm_decode                              ; work         ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                ; decode_dvf                              ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 21 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                  ; lpm_mux                                 ; work         ;
;                   |mux_psc:auto_generated|                                                                                              ; 21 (21)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_psc:auto_generated                                                                                                                           ; mux_psc                                 ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)             ; 0 (0)        ; 22528       ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                             ; altsyncram                              ; work         ;
;                |altsyncram_s024:auto_generated|                                                                                         ; 0 (0)             ; 0 (0)        ; 22528       ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_s024:auto_generated                                                                                                                                              ; altsyncram_s024                         ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                              ; lpm_shiftreg                            ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                ; lpm_shiftreg                            ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                     ; serial_crc_16                           ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 80 (80)           ; 59 (59)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                  ; sld_buffer_manager                      ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 53 (1)            ; 126 (1)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                 ; sld_ela_control                         ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                         ; lpm_shiftreg                            ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 44 (0)            ; 110 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                          ; sld_ela_basic_multi_level_trigger       ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)             ; 66 (66)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                               ; lpm_shiftreg                            ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 44 (0)            ; 44 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                           ; sld_mbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1     ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1    ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1    ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1    ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1    ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1    ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1    ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1    ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1    ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1    ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1    ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1     ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1    ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1    ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1     ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1     ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1     ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1     ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1     ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1     ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1     ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1     ; sld_sbpmg                               ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 8 (8)             ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                   ; sld_ela_trigger_flow_mgr                ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                           ; lpm_shiftreg                            ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 100 (9)           ; 85 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                            ; sld_offload_buffer_mgr                  ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 7 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                  ; lpm_counter                             ; work         ;
;                   |cntr_mgi:auto_generated|                                                                                             ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_mgi:auto_generated                                                          ; cntr_mgi                                ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 10 (0)            ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                           ; lpm_counter                             ; work         ;
;                   |cntr_89j:auto_generated|                                                                                             ; 10 (10)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated                                                                                   ; cntr_89j                                ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                 ; lpm_counter                             ; work         ;
;                   |cntr_cgi:auto_generated|                                                                                             ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_cgi:auto_generated                                                                         ; cntr_cgi                                ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                    ; lpm_counter                             ; work         ;
;                   |cntr_23j:auto_generated|                                                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                            ; cntr_23j                                ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 21 (21)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                           ; lpm_shiftreg                            ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 22 (22)           ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                            ; lpm_shiftreg                            ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 21 (21)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                         ; lpm_shiftreg                            ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                       ; sld_rom_sr                              ; work         ;
;    |sram_access:sram_abc|                                                                                                               ; 1473 (0)          ; 1039 (0)     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sram_access:sram_abc                                                                                                                                                                                                                                                                                                                       ; sram_access                             ; sram_access  ;
;       |altera_reset_controller:rst_controller_003|                                                                                      ; 1 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sram_access:sram_abc|altera_reset_controller:rst_controller_003                                                                                                                                                                                                                                                                            ; altera_reset_controller                 ; sram_access  ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 1 (1)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sram_access:sram_abc|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                 ; altera_reset_synchronizer               ; sram_access  ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 1 (1)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sram_access:sram_abc|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                ; altera_reset_controller                 ; sram_access  ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                     ; altera_reset_synchronizer               ; sram_access  ;
;       |sram_access_VGA_clock:vga_clock|                                                                                                 ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sram_access:sram_abc|sram_access_VGA_clock:vga_clock                                                                                                                                                                                                                                                                                       ; sram_access_VGA_clock                   ; sram_access  ;
;          |altera_up_altpll:video_pll|                                                                                                   ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sram_access:sram_abc|sram_access_VGA_clock:vga_clock|altera_up_altpll:video_pll                                                                                                                                                                                                                                                            ; altera_up_altpll                        ; sram_access  ;
;             |altpll:PLL_for_DE_Series_Boards|                                                                                           ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sram_access:sram_abc|sram_access_VGA_clock:vga_clock|altera_up_altpll:video_pll|altpll:PLL_for_DE_Series_Boards                                                                                                                                                                                                                            ; altpll                                  ; work         ;
;                |altpll_8fb2:auto_generated|                                                                                             ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sram_access:sram_abc|sram_access_VGA_clock:vga_clock|altera_up_altpll:video_pll|altpll:PLL_for_DE_Series_Boards|altpll_8fb2:auto_generated                                                                                                                                                                                                 ; altpll_8fb2                             ; work         ;
;       |sram_access_jtag_master:jtag_master|                                                                                             ; 710 (0)           ; 459 (0)      ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sram_access:sram_abc|sram_access_jtag_master:jtag_master                                                                                                                                                                                                                                                                                   ; sram_access_jtag_master                 ; sram_access  ;
;          |altera_avalon_packets_to_master:transacto|                                                                                    ; 280 (0)           ; 141 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto                                                                                                                                                                                                                                         ; altera_avalon_packets_to_master         ; sram_access  ;
;             |packets_to_master:p2m|                                                                                                     ; 280 (280)         ; 141 (141)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m                                                                                                                                                                                                                   ; packets_to_master                       ; sram_access  ;
;          |altera_avalon_sc_fifo:fifo|                                                                                                   ; 31 (31)           ; 24 (24)      ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo                                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                   ; sram_access  ;
;             |altsyncram:mem_rtl_0|                                                                                                      ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                   ; altsyncram                              ; work         ;
;                |altsyncram_0qg1:auto_generated|                                                                                         ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_0qg1:auto_generated                                                                                                                                                                                                    ; altsyncram_0qg1                         ; work         ;
;          |altera_avalon_st_bytes_to_packets:b2p|                                                                                        ; 15 (15)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_bytes_to_packets:b2p                                                                                                                                                                                                                                             ; altera_avalon_st_bytes_to_packets       ; sram_access  ;
;          |altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|                                                             ; 353 (0)           ; 264 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master                                                                                                                                                                                                                  ; altera_avalon_st_jtag_interface         ; sram_access  ;
;             |altera_jtag_dc_streaming:normal.jtag_dc_streaming|                                                                         ; 350 (0)           ; 264 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming                                                                                                                                                                ; altera_jtag_dc_streaming                ; sram_access  ;
;                |altera_avalon_st_clock_crosser:sink_crosser|                                                                            ; 15 (4)            ; 47 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser                                                                                                                    ; altera_avalon_st_clock_crosser          ; sram_access  ;
;                   |altera_avalon_st_pipeline_base:output_stage|                                                                         ; 11 (11)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage                                                                        ; altera_avalon_st_pipeline_base          ; sram_access  ;
;                   |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                               ; altera_std_synchronizer_nocut           ; sram_access  ;
;                   |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                               ; altera_std_synchronizer_nocut           ; sram_access  ;
;                |altera_jtag_src_crosser:source_crosser|                                                                                 ; 1 (0)             ; 27 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser                                                                                                                         ; altera_jtag_src_crosser                 ; sram_access  ;
;                   |altera_jtag_control_signal_crosser:crosser|                                                                          ; 1 (1)             ; 9 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser                                                                              ; altera_jtag_control_signal_crosser      ; sram_access  ;
;                      |altera_std_synchronizer:synchronizer|                                                                             ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer                                         ; altera_std_synchronizer                 ; work         ;
;                |altera_jtag_streaming:jtag_streaming|                                                                                   ; 334 (319)         ; 187 (168)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming                                                                                                                           ; altera_jtag_streaming                   ; sram_access  ;
;                   |altera_avalon_st_idle_inserter:idle_inserter|                                                                        ; 7 (7)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter                                                                              ; altera_avalon_st_idle_inserter          ; sram_access  ;
;                   |altera_avalon_st_idle_remover:idle_remover|                                                                          ; 8 (8)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover                                                                                ; altera_avalon_st_idle_remover           ; sram_access  ;
;                   |altera_std_synchronizer:clock_sense_reset_n_synchronizer|                                                            ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer                                                                  ; altera_std_synchronizer                 ; work         ;
;                   |altera_std_synchronizer:clock_sensor_synchronizer|                                                                   ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer                                                                         ; altera_std_synchronizer                 ; work         ;
;                   |altera_std_synchronizer:clock_to_sample_div2_synchronizer|                                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer                                                                 ; altera_std_synchronizer                 ; work         ;
;                   |altera_std_synchronizer:reset_to_sample_synchronizer|                                                                ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer                                                                      ; altera_std_synchronizer                 ; work         ;
;                |altera_std_synchronizer:synchronizer|                                                                                   ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer                                                                                                                           ; altera_std_synchronizer                 ; work         ;
;             |altera_jtag_sld_node:node|                                                                                                 ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node                                                                                                                                                                                        ; altera_jtag_sld_node                    ; sram_access  ;
;                |sld_virtual_jtag_basic:sld_virtual_jtag_component|                                                                      ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component                                                                                                                                      ; sld_virtual_jtag_basic                  ; work         ;
;          |altera_avalon_st_packets_to_bytes:p2b|                                                                                        ; 31 (31)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b                                                                                                                                                                                                                                             ; altera_avalon_st_packets_to_bytes       ; sram_access  ;
;          |altera_reset_controller:rst_controller|                                                                                       ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller                                                                                                                                                                                                                                            ; altera_reset_controller                 ; sram_access  ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                 ; altera_reset_synchronizer               ; sram_access  ;
;       |sram_access_mm_interconnect_0:mm_interconnect_0|                                                                                 ; 285 (0)           ; 147 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                       ; sram_access_mm_interconnect_0           ; sram_access  ;
;          |altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|                                                                ; 57 (57)           ; 51 (51)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo                                                                                                                                                                                                         ; altera_avalon_sc_fifo                   ; sram_access  ;
;          |altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|                                                                  ; 27 (27)           ; 27 (27)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo                                                                                                                                                                                                           ; altera_avalon_sc_fifo                   ; sram_access  ;
;          |altera_merlin_master_agent:bridge_avalon_master_agent|                                                                        ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:bridge_avalon_master_agent                                                                                                                                                                                                                 ; altera_merlin_master_agent              ; sram_access  ;
;          |altera_merlin_master_agent:jtag_master_master_agent|                                                                          ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:jtag_master_master_agent                                                                                                                                                                                                                   ; altera_merlin_master_agent              ; sram_access  ;
;          |altera_merlin_slave_agent:sram_avalon_sram_slave_agent|                                                                       ; 15 (9)            ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_avalon_sram_slave_agent                                                                                                                                                                                                                ; altera_merlin_slave_agent               ; sram_access  ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 6 (6)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_avalon_sram_slave_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                  ; altera_merlin_burst_uncompressor        ; sram_access  ;
;          |altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|                                                             ; 23 (23)           ; 41 (41)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter                                                                                                                                                                                                      ; altera_merlin_width_adapter             ; sram_access  ;
;          |altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|                                                             ; 47 (47)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter                                                                                                                                                                                                      ; altera_merlin_width_adapter             ; sram_access  ;
;          |sram_access_mm_interconnect_0_cmd_mux:cmd_mux|                                                                                ; 110 (100)         ; 8 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|sram_access_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                         ; sram_access_mm_interconnect_0_cmd_mux   ; sram_access  ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 10 (7)            ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|sram_access_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                            ; altera_merlin_arbitrator                ; sram_access  ;
;                |altera_merlin_arb_adder:adder|                                                                                          ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|sram_access_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder                                                                                                                                                              ; altera_merlin_arb_adder                 ; sram_access  ;
;          |sram_access_mm_interconnect_0_rsp_demux:rsp_demux|                                                                            ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|sram_access_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                     ; sram_access_mm_interconnect_0_rsp_demux ; sram_access  ;
;       |sram_access_sram:sram|                                                                                                           ; 7 (7)             ; 60 (60)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sram_access:sram_abc|sram_access_sram:sram                                                                                                                                                                                                                                                                                                 ; sram_access_sram                        ; sram_access  ;
;       |sram_access_video_clipper:video_clipper|                                                                                         ; 141 (0)           ; 76 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sram_access:sram_abc|sram_access_video_clipper:video_clipper                                                                                                                                                                                                                                                                               ; sram_access_video_clipper               ; sram_access  ;
;          |altera_up_video_clipper_add:Clipper_Add|                                                                                      ; 74 (26)           ; 39 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_add:Clipper_Add                                                                                                                                                                                                                                       ; altera_up_video_clipper_add             ; sram_access  ;
;             |altera_up_video_clipper_counters:Clipper_Add_Counters|                                                                     ; 48 (48)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_add:Clipper_Add|altera_up_video_clipper_counters:Clipper_Add_Counters                                                                                                                                                                                 ; altera_up_video_clipper_counters        ; sram_access  ;
;          |altera_up_video_clipper_drop:Clipper_Drop|                                                                                    ; 67 (35)           ; 37 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop                                                                                                                                                                                                                                     ; altera_up_video_clipper_drop            ; sram_access  ;
;             |altera_up_video_clipper_counters:Clipper_Drop_Counters|                                                                    ; 32 (32)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters                                                                                                                                                                              ; altera_up_video_clipper_counters        ; sram_access  ;
;       |sram_access_video_dual_clock_buffer:video_dual_clock_buffer|                                                                     ; 73 (2)            ; 102 (0)      ; 3200        ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer                                                                                                                                                                                                                                                           ; sram_access_video_dual_clock_buffer     ; sram_access  ;
;          |dcfifo:Data_FIFO|                                                                                                             ; 71 (0)            ; 102 (0)      ; 3200        ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO                                                                                                                                                                                                                                          ; dcfifo                                  ; work         ;
;             |dcfifo_nsj1:auto_generated|                                                                                                ; 71 (10)           ; 102 (34)     ; 3200        ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated                                                                                                                                                                                                               ; dcfifo_nsj1                             ; work         ;
;                |a_gray2bin_tgb:wrptr_g_gray2bin|                                                                                        ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_gray2bin_tgb:wrptr_g_gray2bin                                                                                                                                                                               ; a_gray2bin_tgb                          ; work         ;
;                |a_gray2bin_tgb:ws_dgrp_gray2bin|                                                                                        ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_gray2bin_tgb:ws_dgrp_gray2bin                                                                                                                                                                               ; a_gray2bin_tgb                          ; work         ;
;                |a_graycounter_m5c:wrptr_g1p|                                                                                            ; 18 (18)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p                                                                                                                                                                                   ; a_graycounter_m5c                       ; work         ;
;                |a_graycounter_qn6:rdptr_g1p|                                                                                            ; 17 (17)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p                                                                                                                                                                                   ; a_graycounter_qn6                       ; work         ;
;                |alt_synch_pipe_k9l:rs_dgwp|                                                                                             ; 0 (0)             ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_k9l:rs_dgwp                                                                                                                                                                                    ; alt_synch_pipe_k9l                      ; work         ;
;                   |dffpipe_5v8:dffpipe6|                                                                                                ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_k9l:rs_dgwp|dffpipe_5v8:dffpipe6                                                                                                                                                               ; dffpipe_5v8                             ; work         ;
;                |alt_synch_pipe_l9l:ws_dgrp|                                                                                             ; 0 (0)             ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_l9l:ws_dgrp                                                                                                                                                                                    ; alt_synch_pipe_l9l                      ; work         ;
;                   |dffpipe_6v8:dffpipe9|                                                                                                ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_l9l:ws_dgrp|dffpipe_6v8:dffpipe9                                                                                                                                                               ; dffpipe_6v8                             ; work         ;
;                |altsyncram_j421:fifo_ram|                                                                                               ; 0 (0)             ; 0 (0)        ; 3200        ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram                                                                                                                                                                                      ; altsyncram_j421                         ; work         ;
;                |cmpr_a66:rdempty_eq_comp1_lsb|                                                                                          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|cmpr_a66:rdempty_eq_comp1_lsb                                                                                                                                                                                 ; cmpr_a66                                ; work         ;
;                |cmpr_a66:rdempty_eq_comp_msb|                                                                                           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|cmpr_a66:rdempty_eq_comp_msb                                                                                                                                                                                  ; cmpr_a66                                ; work         ;
;                |dffpipe_0v8:ws_brp|                                                                                                     ; 0 (0)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_brp                                                                                                                                                                                            ; dffpipe_0v8                             ; work         ;
;                |dffpipe_0v8:ws_bwp|                                                                                                     ; 0 (0)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_bwp                                                                                                                                                                                            ; dffpipe_0v8                             ; work         ;
;                |mux_j28:rdemp_eq_comp_lsb_mux|                                                                                          ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux                                                                                                                                                                                 ; mux_j28                                 ; work         ;
;                |mux_j28:rdemp_eq_comp_msb_mux|                                                                                          ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux                                                                                                                                                                                 ; mux_j28                                 ; work         ;
;       |sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|                                                                       ; 162 (55)          ; 87 (25)      ; 2432        ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma                                                                                                                                                                                                                                                             ; sram_access_video_pixel_buffer_dma      ; sram_access  ;
;          |SRAM_offset:SRAm_INST_ABC|                                                                                                    ; 46 (0)            ; 27 (0)       ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC                                                                                                                                                                                                                                   ; SRAM_offset                             ; work         ;
;             |altsyncram:altsyncram_component|                                                                                           ; 46 (0)            ; 27 (0)       ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component                                                                                                                                                                                                   ; altsyncram                              ; work         ;
;                |altsyncram_7ob1:auto_generated|                                                                                         ; 46 (0)            ; 27 (0)       ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated                                                                                                                                                                    ; altsyncram_7ob1                         ; work         ;
;                   |altsyncram_q2d2:altsyncram1|                                                                                         ; 0 (0)             ; 0 (0)        ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|altsyncram_q2d2:altsyncram1                                                                                                                                        ; altsyncram_q2d2                         ; work         ;
;                   |sld_mod_ram_rom:mgl_prim2|                                                                                           ; 46 (25)           ; 27 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                          ; sld_mod_ram_rom                         ; work         ;
;                      |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                               ; 21 (21)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                       ; sld_rom_sr                              ; work         ;
;          |scfifo:Image_Buffer|                                                                                                          ; 61 (0)            ; 35 (0)       ; 2304        ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer                                                                                                                                                                                                                                         ; scfifo                                  ; work         ;
;             |scfifo_p4a1:auto_generated|                                                                                                ; 61 (7)            ; 35 (2)       ; 2304        ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated                                                                                                                                                                                                              ; scfifo_p4a1                             ; work         ;
;                |a_dpfifo_es31:dpfifo|                                                                                                   ; 54 (30)           ; 33 (13)      ; 2304        ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo                                                                                                                                                                                         ; a_dpfifo_es31                           ; work         ;
;                   |altsyncram_ftb1:FIFOram|                                                                                             ; 0 (0)             ; 0 (0)        ; 2304        ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|altsyncram_ftb1:FIFOram                                                                                                                                                                 ; altsyncram_ftb1                         ; work         ;
;                   |cntr_0ab:wr_ptr|                                                                                                     ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|cntr_0ab:wr_ptr                                                                                                                                                                         ; cntr_0ab                                ; work         ;
;                   |cntr_ca7:usedw_counter|                                                                                              ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|cntr_ca7:usedw_counter                                                                                                                                                                  ; cntr_ca7                                ; work         ;
;                   |cntr_v9b:rd_ptr_msb|                                                                                                 ; 8 (8)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|cntr_v9b:rd_ptr_msb                                                                                                                                                                     ; cntr_v9b                                ; work         ;
;       |sram_access_video_rgb_resampler:video_rgb_resampler|                                                                             ; 20 (20)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sram_access:sram_abc|sram_access_video_rgb_resampler:video_rgb_resampler                                                                                                                                                                                                                                                                   ; sram_access_video_rgb_resampler         ; sram_access  ;
;       |sram_access_video_vga_controller:video_vga_controller|                                                                           ; 73 (1)            ; 83 (28)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller                                                                                                                                                                                                                                                                 ; sram_access_video_vga_controller        ; sram_access  ;
;          |altera_up_avalon_video_vga_timing:VGA_Timing|                                                                                 ; 72 (72)           ; 55 (55)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |a2dv2|sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing                                                                                                                                                                                                                    ; altera_up_avalon_video_vga_timing       ; sram_access  ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-------------------+
; Name                                                                                                                                                                                                                                ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF               ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-------------------+
; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 32           ; 22           ; 32           ; 22           ; 704   ; None              ;
; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[10].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 22           ; 32           ; 22           ; 704   ; None              ;
; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[11].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 22           ; 32           ; 22           ; 704   ; None              ;
; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[12].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 22           ; 32           ; 22           ; 704   ; None              ;
; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[13].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 22           ; 32           ; 22           ; 704   ; None              ;
; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[14].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 22           ; 32           ; 22           ; 704   ; None              ;
; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 22           ; 32           ; 22           ; 704   ; None              ;
; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 32           ; 22           ; 32           ; 22           ; 704   ; None              ;
; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 32           ; 22           ; 32           ; 22           ; 704   ; None              ;
; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 32           ; 22           ; 32           ; 22           ; 704   ; None              ;
; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 32           ; 22           ; 32           ; 22           ; 704   ; None              ;
; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 32           ; 22           ; 32           ; 22           ; 704   ; None              ;
; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 32           ; 22           ; 32           ; 22           ; 704   ; None              ;
; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 32           ; 22           ; 32           ; 22           ; 704   ; None              ;
; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 32           ; 22           ; 32           ; 22           ; 704   ; None              ;
; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[9].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 32           ; 22           ; 32           ; 22           ; 704   ; None              ;
; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ALTSYNCRAM                                        ; AUTO ; Simple Dual Port ; 8            ; 258          ; 8            ; 258          ; 2064  ; None              ;
; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|scfifo:source_FIFO|scfifo_6i71:auto_generated|a_dpfifo_3qv:dpfifo|altsyncram_5ah1:FIFOram|ALTSYNCRAM                               ; AUTO ; Simple Dual Port ; 32           ; 20           ; 32           ; 20           ; 640   ; None              ;
; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|altsyncram_0pu:fifo_ram|ALTSYNCRAM                                                                                                         ; AUTO ; Simple Dual Port ; 128          ; 48           ; 512          ; 12           ; 6144  ; None              ;
; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|altsyncram_nrc2:altsyncram1|ALTSYNCRAM                                                                                            ; AUTO ; True Dual Port   ; 1            ; 8            ; 1            ; 8            ; 8     ; buffer_tap.hex    ;
; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|altsyncram_36d2:altsyncram1|ALTSYNCRAM                                                                                          ; AUTO ; True Dual Port   ; 1            ; 8            ; 1            ; 8            ; 8     ; delta_control.hex ;
; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_s024:auto_generated|ALTSYNCRAM                            ; AUTO ; Simple Dual Port ; 1024         ; 22           ; 1024         ; 22           ; 22528 ; None              ;
; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_0qg1:auto_generated|ALTSYNCRAM                                                                                  ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512   ; None              ;
; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ALTSYNCRAM                                                                    ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096  ; None              ;
; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|altsyncram_q2d2:altsyncram1|ALTSYNCRAM                      ; AUTO ; True Dual Port   ; 32           ; 4            ; 32           ; 4            ; 128   ; sram_offset.hex   ;
; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|altsyncram_ftb1:FIFOram|ALTSYNCRAM                                               ; AUTO ; Simple Dual Port ; 128          ; 18           ; 128          ; 18           ; 2304  ; None              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 48          ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 96          ;
; Signed Embedded Multipliers           ; 32          ;
; Unsigned Embedded Multipliers         ; 0           ;
; Mixed Sign Embedded Multipliers       ; 16          ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                  ;
+--------+-----------------------------------+---------+--------------+---------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+
; Vendor ; IP Core Name                      ; Version ; Release Date ; License Type  ; Entity Instance                                                                                                                                                                                                                                                            ; IP Include File     ;
+--------+-----------------------------------+---------+--------------+---------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+
; Altera ; ALTPLL                            ; 16.0    ; N/A          ; N/A           ; |a2dv2|PLL_200MHz:PLL_200MHz_inst                                                                                                                                                                                                                                          ; PLL_200MHz.v        ;
; Altera ; Signal Tap                        ; N/A     ; N/A          ; Licensed      ; |a2dv2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                     ;
; Altera ; Signal Tap                        ; N/A     ; N/A          ; Licensed      ; |a2dv2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                     ;
; Altera ; Signal Tap                        ; N/A     ; N/A          ; Licensed      ; |a2dv2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                     ;
; Altera ; Signal Tap                        ; N/A     ; N/A          ; Licensed      ; |a2dv2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                     ;
; Altera ; Signal Tap                        ; N/A     ; N/A          ; Licensed      ; |a2dv2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                     ;
; Altera ; ROM: 1-PORT                       ; 16.0    ; N/A          ; N/A           ; |a2dv2|ROM_buffer_tap:buffer_control_inst                                                                                                                                                                                                                                  ; ROM_buffer_tap.v    ;
; Altera ; ROM: 1-PORT                       ; 16.0    ; N/A          ; N/A           ; |a2dv2|ROM_delta_control:delta_control_inst                                                                                                                                                                                                                                ; ROM_delta_control.v ;
; Altera ; FIFO                              ; 16.0    ; N/A          ; N/A           ; |a2dv2|FIFO:fifo_1                                                                                                                                                                                                                                                         ; FIFO.v              ;
; N/A    ; Qsys                              ; 16.0    ; N/A          ; N/A           ; |a2dv2|sram_access:sram_abc                                                                                                                                                                                                                                                ; sram_access.qsys    ;
; Altera ; altera_jtag_avalon_master         ; 16.0    ; N/A          ; N/A           ; |a2dv2|sram_access:sram_abc|sram_access_jtag_master:jtag_master                                                                                                                                                                                                            ; sram_access.qsys    ;
; Altera ; altera_avalon_st_bytes_to_packets ; 16.0    ; N/A          ; N/A           ; |a2dv2|sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_bytes_to_packets:b2p                                                                                                                                                                      ; sram_access.qsys    ;
; Altera ; channel_adapter                   ; 16.0    ; N/A          ; N/A           ; |a2dv2|sram_access:sram_abc|sram_access_jtag_master:jtag_master|sram_access_jtag_master_b2p_adapter:b2p_adapter                                                                                                                                                            ; sram_access.qsys    ;
; Altera ; altera_avalon_sc_fifo             ; 16.0    ; N/A          ; N/A           ; |a2dv2|sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo                                                                                                                                                                                 ; sram_access.qsys    ;
; Altera ; altera_jtag_dc_streaming          ; 16.0    ; N/A          ; N/A           ; |a2dv2|sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master                                                                                                                                           ; sram_access.qsys    ;
; Altera ; altera_avalon_st_packets_to_bytes ; 16.0    ; N/A          ; N/A           ; |a2dv2|sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b                                                                                                                                                                      ; sram_access.qsys    ;
; Altera ; channel_adapter                   ; 16.0    ; N/A          ; N/A           ; |a2dv2|sram_access:sram_abc|sram_access_jtag_master:jtag_master|sram_access_jtag_master_p2b_adapter:p2b_adapter                                                                                                                                                            ; sram_access.qsys    ;
; Altera ; altera_reset_controller           ; 16.0    ; N/A          ; N/A           ; |a2dv2|sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller                                                                                                                                                                     ; sram_access.qsys    ;
; Altera ; timing_adapter                    ; 16.0    ; N/A          ; N/A           ; |a2dv2|sram_access:sram_abc|sram_access_jtag_master:jtag_master|sram_access_jtag_master_timing_adt:timing_adt                                                                                                                                                              ; sram_access.qsys    ;
; Altera ; altera_avalon_packets_to_master   ; 16.0    ; N/A          ; N/A           ; |a2dv2|sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto                                                                                                                                                                  ; sram_access.qsys    ;
; Altera ; altera_mm_interconnect            ; 16.0    ; N/A          ; N/A           ; |a2dv2|sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                ; sram_access.qsys    ;
; Altera ; altera_avalon_st_adapter          ; 16.0    ; N/A          ; N/A           ; |a2dv2|sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|sram_access_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                              ; sram_access.qsys    ;
; Altera ; error_adapter                     ; 16.0    ; N/A          ; N/A           ; |a2dv2|sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|sram_access_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|sram_access_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                              ; sram_access.qsys    ;
; Altera ; altera_merlin_master_agent        ; 16.0    ; N/A          ; N/A           ; |a2dv2|sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:bridge_avalon_master_agent                                                                                                                                          ; sram_access.qsys    ;
; Altera ; altera_merlin_master_translator   ; 16.0    ; N/A          ; N/A           ; |a2dv2|sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:bridge_avalon_master_translator                                                                                                                                ; sram_access.qsys    ;
; Altera ; altera_merlin_demultiplexer       ; 16.0    ; N/A          ; N/A           ; |a2dv2|sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|sram_access_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                              ; sram_access.qsys    ;
; Altera ; altera_merlin_demultiplexer       ; 16.0    ; N/A          ; N/A           ; |a2dv2|sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|sram_access_mm_interconnect_0_cmd_demux:cmd_demux_001                                                                                                                                          ; sram_access.qsys    ;
; Altera ; altera_merlin_demultiplexer       ; 16.0    ; N/A          ; N/A           ; |a2dv2|sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|sram_access_mm_interconnect_0_cmd_demux:cmd_demux_002                                                                                                                                          ; sram_access.qsys    ;
; Altera ; altera_merlin_multiplexer         ; 16.0    ; N/A          ; N/A           ; |a2dv2|sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|sram_access_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                  ; sram_access.qsys    ;
; Altera ; altera_merlin_master_agent        ; 16.0    ; N/A          ; N/A           ; |a2dv2|sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:jtag_master_master_agent                                                                                                                                            ; sram_access.qsys    ;
; Altera ; altera_merlin_width_adapter       ; 16.0    ; N/A          ; N/A           ; |a2dv2|sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter                                                                                                                               ; sram_access.qsys    ;
; Altera ; altera_merlin_width_adapter       ; 16.0    ; N/A          ; N/A           ; |a2dv2|sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter                                                                                                                               ; sram_access.qsys    ;
; Altera ; altera_merlin_master_translator   ; 16.0    ; N/A          ; N/A           ; |a2dv2|sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:jtag_master_master_translator                                                                                                                                  ; sram_access.qsys    ;
; Altera ; altera_merlin_router              ; 16.0    ; N/A          ; N/A           ; |a2dv2|sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|sram_access_mm_interconnect_0_router:router                                                                                                                                                    ; sram_access.qsys    ;
; Altera ; altera_merlin_router              ; 16.0    ; N/A          ; N/A           ; |a2dv2|sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|sram_access_mm_interconnect_0_router:router_001                                                                                                                                                ; sram_access.qsys    ;
; Altera ; altera_merlin_router              ; 16.0    ; N/A          ; N/A           ; |a2dv2|sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|sram_access_mm_interconnect_0_router_002:router_002                                                                                                                                            ; sram_access.qsys    ;
; Altera ; altera_merlin_router              ; 16.0    ; N/A          ; N/A           ; |a2dv2|sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|sram_access_mm_interconnect_0_router_003:router_003                                                                                                                                            ; sram_access.qsys    ;
; Altera ; altera_merlin_demultiplexer       ; 16.0    ; N/A          ; N/A           ; |a2dv2|sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|sram_access_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                              ; sram_access.qsys    ;
; Altera ; altera_merlin_multiplexer         ; 16.0    ; N/A          ; N/A           ; |a2dv2|sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|sram_access_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                  ; sram_access.qsys    ;
; Altera ; altera_merlin_multiplexer         ; 16.0    ; N/A          ; N/A           ; |a2dv2|sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|sram_access_mm_interconnect_0_rsp_mux:rsp_mux_001                                                                                                                                              ; sram_access.qsys    ;
; Altera ; altera_merlin_multiplexer         ; 16.0    ; N/A          ; N/A           ; |a2dv2|sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|sram_access_mm_interconnect_0_rsp_mux:rsp_mux_002                                                                                                                                              ; sram_access.qsys    ;
; Altera ; altera_merlin_slave_agent         ; 16.0    ; N/A          ; N/A           ; |a2dv2|sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_avalon_sram_slave_agent                                                                                                                                         ; sram_access.qsys    ;
; Altera ; altera_avalon_sc_fifo             ; 16.0    ; N/A          ; N/A           ; |a2dv2|sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo                                                                                                                                  ; sram_access.qsys    ;
; Altera ; altera_avalon_sc_fifo             ; 16.0    ; N/A          ; N/A           ; |a2dv2|sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo                                                                                                                                    ; sram_access.qsys    ;
; Altera ; altera_merlin_burst_adapter       ; 16.0    ; N/A          ; N/A           ; |a2dv2|sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_avalon_sram_slave_burst_adapter                                                                                                                               ; sram_access.qsys    ;
; Altera ; altera_merlin_slave_translator    ; 16.0    ; N/A          ; N/A           ; |a2dv2|sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_avalon_sram_slave_translator                                                                                                                               ; sram_access.qsys    ;
; Altera ; altera_merlin_master_agent        ; 16.0    ; N/A          ; N/A           ; |a2dv2|sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:video_pixel_buffer_dma_avalon_pixel_dma_master_agent                                                                                                                ; sram_access.qsys    ;
; Altera ; altera_merlin_master_translator   ; 16.0    ; N/A          ; N/A           ; |a2dv2|sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:video_pixel_buffer_dma_avalon_pixel_dma_master_translator                                                                                                      ; sram_access.qsys    ;
; Altera ; altera_reset_controller           ; 16.0    ; N/A          ; N/A           ; |a2dv2|sram_access:sram_abc|altera_reset_controller:rst_controller                                                                                                                                                                                                         ; sram_access.qsys    ;
; Altera ; altera_reset_controller           ; 16.0    ; N/A          ; N/A           ; |a2dv2|sram_access:sram_abc|altera_reset_controller:rst_controller_001                                                                                                                                                                                                     ; sram_access.qsys    ;
; Altera ; altera_reset_controller           ; 16.0    ; N/A          ; N/A           ; |a2dv2|sram_access:sram_abc|altera_reset_controller:rst_controller_002                                                                                                                                                                                                     ; sram_access.qsys    ;
; Altera ; altera_reset_controller           ; 16.0    ; N/A          ; N/A           ; |a2dv2|sram_access:sram_abc|altera_reset_controller:rst_controller_003                                                                                                                                                                                                     ; sram_access.qsys    ;
; Altera ; ROM: 1-PORT                       ; 16.0    ; N/A          ; N/A           ; |a2dv2|sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC                                                                                                                                                            ; SRAM_offset.v       ;
; N/A    ; altera_cic_ii                     ; 16.0    ; N/A          ; N/A           ; |a2dv2|CIC:u0                                                                                                                                                                                                                                                              ; CIC.qsys            ;
; Altera ; CIC Compiler                      ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core                                                                                                                                                                                                                      ;                     ;
; Altera ; CIC Compiler                      ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller                                                                                                                                                              ;                     ;
; Altera ; CIC Compiler                      ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO                                                                                                             ;                     ;
; Altera ; CIC Compiler                      ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul                                                                                                                                                                                             ;                     ;
; Altera ; CIC Compiler                      ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|counter_module:clock_cnt_inst                                                                                                                                                               ;                     ;
; Altera ; CIC Compiler                      ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|counter_module:int_channel_cnt_inst                                                                                                                                                         ;                     ;
; Altera ; CIC Compiler                      ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator                                                                                                                                       ;                     ;
; Altera ; CIC Compiler                      ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[0].integration                                                                                                                          ;                     ;
; Altera ; CIC Compiler                      ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[0].j0.vrc_en_0.first_dsample                                                                                                                                ;                     ;
; Altera ; CIC Compiler                      ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[0].j0.vrc_en_0.first_dsample|counter_module:counter_ch_inst                                                                                                 ;                     ;
; Altera ; CIC Compiler                      ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[0].j0.vrc_en_0.first_dsample|counter_module:counter_fs_inst                                                                                                 ;                     ;
; Altera ; CIC Compiler                      ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator                                                                                                                                       ;                     ;
; Altera ; CIC Compiler                      ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[0].integration                                                                                                                          ;                     ;
; Altera ; CIC Compiler                      ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[1].jplus.vrc_en_0.first_dsample                                                                                                                             ;                     ;
; Altera ; CIC Compiler                      ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[1].jplus.vrc_en_0.first_dsample|counter_module:counter_ch_inst                                                                                              ;                     ;
; Altera ; CIC Compiler                      ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[1].jplus.vrc_en_0.first_dsample|counter_module:counter_fs_inst                                                                                              ;                     ;
; Altera ; CIC Compiler                      ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator                                                                                                                                       ;                     ;
; Altera ; CIC Compiler                      ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[0].integration                                                                                                                          ;                     ;
; Altera ; CIC Compiler                      ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[2].jplus.vrc_en_0.first_dsample                                                                                                                             ;                     ;
; Altera ; CIC Compiler                      ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[2].jplus.vrc_en_0.first_dsample|counter_module:counter_ch_inst                                                                                              ;                     ;
; Altera ; CIC Compiler                      ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[2].jplus.vrc_en_0.first_dsample|counter_module:counter_fs_inst                                                                                              ;                     ;
; Altera ; CIC Compiler                      ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator                                                                                                                                       ;                     ;
; Altera ; CIC Compiler                      ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[0].integration                                                                                                                          ;                     ;
; Altera ; CIC Compiler                      ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[3].jplus.vrc_en_0.first_dsample                                                                                                                             ;                     ;
; Altera ; CIC Compiler                      ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[3].jplus.vrc_en_0.first_dsample|counter_module:counter_ch_inst                                                                                              ;                     ;
; Altera ; CIC Compiler                      ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[3].jplus.vrc_en_0.first_dsample|counter_module:counter_fs_inst                                                                                              ;                     ;
; Altera ; CIC Compiler                      ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator                                                                                                                                       ;                     ;
; Altera ; CIC Compiler                      ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[4].integrator_inner[0].integration                                                                                                                          ;                     ;
; Altera ; CIC Compiler                      ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[4].jplus.vrc_en_0.first_dsample                                                                                                                             ;                     ;
; Altera ; CIC Compiler                      ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[4].jplus.vrc_en_0.first_dsample|counter_module:counter_ch_inst                                                                                              ;                     ;
; Altera ; CIC Compiler                      ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[4].jplus.vrc_en_0.first_dsample|counter_module:counter_fs_inst                                                                                              ;                     ;
; Altera ; CIC Compiler                      ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator                                                                                                                                       ;                     ;
; Altera ; CIC Compiler                      ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[0].integration                                                                                                                          ;                     ;
; Altera ; CIC Compiler                      ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[5].jplus.vrc_en_0.first_dsample                                                                                                                             ;                     ;
; Altera ; CIC Compiler                      ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[5].jplus.vrc_en_0.first_dsample|counter_module:counter_ch_inst                                                                                              ;                     ;
; Altera ; CIC Compiler                      ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[5].jplus.vrc_en_0.first_dsample|counter_module:counter_fs_inst                                                                                              ;                     ;
; Altera ; CIC Compiler                      ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator                                                                                                                                       ;                     ;
; Altera ; CIC Compiler                      ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[6].integrator_inner[0].integration                                                                                                                          ;                     ;
; Altera ; CIC Compiler                      ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[6].jplus.vrc_en_0.first_dsample                                                                                                                             ;                     ;
; Altera ; CIC Compiler                      ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[6].jplus.vrc_en_0.first_dsample|counter_module:counter_ch_inst                                                                                              ;                     ;
; Altera ; CIC Compiler                      ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[6].jplus.vrc_en_0.first_dsample|counter_module:counter_fs_inst                                                                                              ;                     ;
; Altera ; CIC Compiler                      ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator                                                                                                                                       ;                     ;
; Altera ; CIC Compiler                      ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[0].integration                                                                                                                          ;                     ;
; Altera ; CIC Compiler                      ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[7].jplus.vrc_en_0.first_dsample                                                                                                                             ;                     ;
; Altera ; CIC Compiler                      ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[7].jplus.vrc_en_0.first_dsample|counter_module:counter_ch_inst                                                                                              ;                     ;
; Altera ; CIC Compiler                      ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[7].jplus.vrc_en_0.first_dsample|counter_module:counter_fs_inst                                                                                              ;                     ;
; Altera ; CIC Compiler                      ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator                                                                                                                                       ;                     ;
; Altera ; CIC Compiler                      ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[0].integration                                                                                                                          ;                     ;
; Altera ; CIC Compiler                      ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[8].jplus.vrc_en_0.first_dsample                                                                                                                             ;                     ;
; Altera ; CIC Compiler                      ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[8].jplus.vrc_en_0.first_dsample|counter_module:counter_ch_inst                                                                                              ;                     ;
; Altera ; CIC Compiler                      ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[8].jplus.vrc_en_0.first_dsample|counter_module:counter_fs_inst                                                                                              ;                     ;
; Altera ; CIC Compiler                      ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[9].fifo_regulator                                                                                                                                       ;                     ;
; Altera ; CIC Compiler                      ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[9].integrator_inner[0].integration                                                                                                                          ;                     ;
; Altera ; CIC Compiler                      ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[9].jplus.vrc_en_0.first_dsample                                                                                                                             ;                     ;
; Altera ; CIC Compiler                      ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[9].jplus.vrc_en_0.first_dsample|counter_module:counter_ch_inst                                                                                              ;                     ;
; Altera ; CIC Compiler                      ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[9].jplus.vrc_en_0.first_dsample|counter_module:counter_fs_inst                                                                                              ;                     ;
; Altera ; CIC Compiler                      ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[10].fifo_regulator                                                                                                                                      ;                     ;
; Altera ; CIC Compiler                      ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[10].integrator_inner[0].integration                                                                                                                         ;                     ;
; Altera ; CIC Compiler                      ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[10].jplus.vrc_en_0.first_dsample                                                                                                                            ;                     ;
; Altera ; CIC Compiler                      ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[10].jplus.vrc_en_0.first_dsample|counter_module:counter_ch_inst                                                                                             ;                     ;
; Altera ; CIC Compiler                      ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[10].jplus.vrc_en_0.first_dsample|counter_module:counter_fs_inst                                                                                             ;                     ;
; Altera ; CIC Compiler                      ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[11].fifo_regulator                                                                                                                                      ;                     ;
; Altera ; CIC Compiler                      ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[11].integrator_inner[0].integration                                                                                                                         ;                     ;
; Altera ; CIC Compiler                      ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[11].jplus.vrc_en_0.first_dsample                                                                                                                            ;                     ;
; Altera ; CIC Compiler                      ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[11].jplus.vrc_en_0.first_dsample|counter_module:counter_ch_inst                                                                                             ;                     ;
; Altera ; CIC Compiler                      ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[11].jplus.vrc_en_0.first_dsample|counter_module:counter_fs_inst                                                                                             ;                     ;
; Altera ; CIC Compiler                      ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[12].fifo_regulator                                                                                                                                      ;                     ;
; Altera ; CIC Compiler                      ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[12].integrator_inner[0].integration                                                                                                                         ;                     ;
; Altera ; CIC Compiler                      ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[12].jplus.vrc_en_0.first_dsample                                                                                                                            ;                     ;
; Altera ; CIC Compiler                      ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[12].jplus.vrc_en_0.first_dsample|counter_module:counter_ch_inst                                                                                             ;                     ;
; Altera ; CIC Compiler                      ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[12].jplus.vrc_en_0.first_dsample|counter_module:counter_fs_inst                                                                                             ;                     ;
; Altera ; CIC Compiler                      ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[13].fifo_regulator                                                                                                                                      ;                     ;
; Altera ; CIC Compiler                      ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[13].integrator_inner[0].integration                                                                                                                         ;                     ;
; Altera ; CIC Compiler                      ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[13].jplus.vrc_en_0.first_dsample                                                                                                                            ;                     ;
; Altera ; CIC Compiler                      ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[13].jplus.vrc_en_0.first_dsample|counter_module:counter_ch_inst                                                                                             ;                     ;
; Altera ; CIC Compiler                      ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[13].jplus.vrc_en_0.first_dsample|counter_module:counter_fs_inst                                                                                             ;                     ;
; Altera ; CIC Compiler                      ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[14].fifo_regulator                                                                                                                                      ;                     ;
; Altera ; CIC Compiler                      ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[14].integrator_inner[0].integration                                                                                                                         ;                     ;
; Altera ; CIC Compiler                      ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[14].jplus.vrc_en_0.first_dsample                                                                                                                            ;                     ;
; Altera ; CIC Compiler                      ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[14].jplus.vrc_en_0.first_dsample|counter_module:counter_ch_inst                                                                                             ;                     ;
; Altera ; CIC Compiler                      ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[14].jplus.vrc_en_0.first_dsample|counter_module:counter_fs_inst                                                                                             ;                     ;
; Altera ; CIC Compiler                      ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator                                                                                                                                      ;                     ;
; Altera ; CIC Compiler                      ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[15].integrator_inner[0].integration                                                                                                                         ;                     ;
; Altera ; CIC Compiler                      ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[15].jplus.vrc_en_0.first_dsample                                                                                                                            ;                     ;
; Altera ; CIC Compiler                      ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[15].jplus.vrc_en_0.first_dsample|counter_module:counter_ch_inst                                                                                             ;                     ;
; Altera ; CIC Compiler                      ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[15].jplus.vrc_en_0.first_dsample|counter_module:counter_fs_inst                                                                                             ;                     ;
; Altera ; CIC Compiler                      ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff                                                                                                                                         ;                     ;
; Altera ; CIC Compiler                      ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink                                                                                                                                                                           ;                     ;
; Altera ; CIC Compiler                      ; N/A     ; N/A          ; OpenCore Plus ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1                                                                                                                                                                    ;                     ;
+--------+-----------------------------------+---------+--------------+---------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+
OpenCore Plus Hardware Evaluation feature is turned on for all cores in the design.


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |a2dv2|sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|s_pixel_buffer                                                                                            ;
+------------------------------------------------+------------------------------------------------+------------------------------------+--------------------------------------------+-----------------------------+
; Name                                           ; s_pixel_buffer.STATE_3_MAX_PENDING_READS_STALL ; s_pixel_buffer.STATE_2_READ_BUFFER ; s_pixel_buffer.STATE_1_WAIT_FOR_LAST_PIXEL ; s_pixel_buffer.STATE_0_IDLE ;
+------------------------------------------------+------------------------------------------------+------------------------------------+--------------------------------------------+-----------------------------+
; s_pixel_buffer.STATE_0_IDLE                    ; 0                                              ; 0                                  ; 0                                          ; 0                           ;
; s_pixel_buffer.STATE_1_WAIT_FOR_LAST_PIXEL     ; 0                                              ; 0                                  ; 1                                          ; 1                           ;
; s_pixel_buffer.STATE_2_READ_BUFFER             ; 0                                              ; 1                                  ; 0                                          ; 1                           ;
; s_pixel_buffer.STATE_3_MAX_PENDING_READS_STALL ; 1                                              ; 0                                  ; 0                                          ; 1                           ;
+------------------------------------------------+------------------------------------------------+------------------------------------+--------------------------------------------+-----------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |a2dv2|sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|s_video_clipper_drop                                     ;
+-----------------------------------------------+---------------------------------------------+-----------------------------------------------+------------------------------------------+
; Name                                          ; s_video_clipper_drop.STATE_0_WAIT_FOR_START ; s_video_clipper_drop.STATE_2_ADD_MISSING_PART ; s_video_clipper_drop.STATE_1_RUN_CLIPPER ;
+-----------------------------------------------+---------------------------------------------+-----------------------------------------------+------------------------------------------+
; s_video_clipper_drop.STATE_0_WAIT_FOR_START   ; 0                                           ; 0                                             ; 0                                        ;
; s_video_clipper_drop.STATE_1_RUN_CLIPPER      ; 1                                           ; 0                                             ; 1                                        ;
; s_video_clipper_drop.STATE_2_ADD_MISSING_PART ; 1                                           ; 1                                             ; 0                                        ;
+-----------------------------------------------+---------------------------------------------+-----------------------------------------------+------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |a2dv2|sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state                                                                                                                                                                                            ;
+-----------------------+----------------------+-----------------------+----------------------+---------------------+-------------------+---------------------+------------------+----------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------+
; Name                  ; state.READ_SEND_WAIT ; state.READ_SEND_ISSUE ; state.READ_DATA_WAIT ; state.READ_CMD_WAIT ; state.READ_ASSERT ; state.RETURN_PACKET ; state.WRITE_WAIT ; state.GET_WRITE_DATA ; state.GET_ADDR4 ; state.GET_ADDR3 ; state.GET_ADDR2 ; state.GET_ADDR1 ; state.GET_SIZE2 ; state.GET_SIZE1 ; state.GET_EXTRA ; state.0000 ;
+-----------------------+----------------------+-----------------------+----------------------+---------------------+-------------------+---------------------+------------------+----------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------+
; state.0000            ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0          ;
; state.GET_EXTRA       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 1          ;
; state.GET_SIZE1       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 1          ;
; state.GET_SIZE2       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 1          ;
; state.GET_ADDR1       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_ADDR2       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_ADDR3       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_ADDR4       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_WRITE_DATA  ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 1                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.WRITE_WAIT      ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 1                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.RETURN_PACKET   ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 1                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_ASSERT     ; 0                    ; 0                     ; 0                    ; 0                   ; 1                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_CMD_WAIT   ; 0                    ; 0                     ; 0                    ; 1                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_DATA_WAIT  ; 0                    ; 0                     ; 1                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_SEND_ISSUE ; 0                    ; 1                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_SEND_WAIT  ; 1                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
+-----------------------+----------------------+-----------------------+----------------------+---------------------+-------------------+---------------------+------------------+----------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |a2dv2|sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state ;
+-------------------------+----------------------+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                    ; read_state.ST_HEADER ; read_state.ST_READ_DATA ; read_state.ST_PADDED                                                                                                                                                    ;
+-------------------------+----------------------+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; read_state.ST_HEADER    ; 0                    ; 0                       ; 0                                                                                                                                                                       ;
; read_state.ST_PADDED    ; 1                    ; 0                       ; 1                                                                                                                                                                       ;
; read_state.ST_READ_DATA ; 1                    ; 1                       ; 0                                                                                                                                                                       ;
+-------------------------+----------------------+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |a2dv2|sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state ;
+---------------------------+---------------------------+-------------------------+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Name                      ; write_state.ST_WRITE_DATA ; write_state.ST_HEADER_2 ; write_state.ST_HEADER_1 ; write_state.ST_BYPASS                                                                                                                   ;
+---------------------------+---------------------------+-------------------------+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; write_state.ST_BYPASS     ; 0                         ; 0                       ; 0                       ; 0                                                                                                                                       ;
; write_state.ST_HEADER_1   ; 0                         ; 0                       ; 1                       ; 1                                                                                                                                       ;
; write_state.ST_HEADER_2   ; 0                         ; 1                       ; 0                       ; 1                                                                                                                                       ;
; write_state.ST_WRITE_DATA ; 1                         ; 0                       ; 0                       ; 1                                                                                                                                       ;
+---------------------------+---------------------------+-------------------------+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                              ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; o_sine_p[13]                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; o_sine_p[12]                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; o_sine_p[11]                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; o_sine_p[10]                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; o_sine_p[9]                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; o_sine_p[8]                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; o_sine_p[7]                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; o_sine_p[6]                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; o_sine_p[5]                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; o_sine_p[4]                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; o_sine_p[3]                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; o_sine_p[2]                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; o_sine_p[1]                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; o_sine_p[0]                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; a2da_data[13]                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; a2da_data[12]                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; a2da_data[11]                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; a2da_data[10]                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; a2da_data[9]                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; a2da_data[8]                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; a2da_data[7]                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; a2da_data[6]                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; a2da_data[5]                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; a2da_data[4]                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; a2da_data[3]                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; a2da_data[2]                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; a2da_data[1]                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; a2da_data[0]                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; a2db_data[11]                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; a2db_data[10]                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; a2db_data[9]                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; a2db_data[8]                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; a2db_data[7]                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; a2db_data[6]                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; a2db_data[5]                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; a2db_data[4]                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; a2db_data[3]                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; a2db_data[2]                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; a2db_data[1]                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; a2db_data[0]                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; sram_address[1]                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; sram_address[2]                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; sram_address[3]                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; sram_address[4]                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; sram_address[5]                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; sram_address[6]                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; sram_address[7]                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; sram_address[8]                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; sram_address[9]                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; sram_address[10]                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; sram_address[11]                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; sram_address[12]                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; sram_address[13]                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; sram_address[14]                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; sram_address[15]                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; sram_address[16]                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; sram_address[17]                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; sram_address[18]                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; sram_address[19]                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; sram_address[20]                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; sram_address[21]                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|dreg[1]                              ; yes                                                              ; yes                                        ;
; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[6]                       ; yes                                                              ; yes                                        ;
; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|dreg[0]                              ; yes                                                              ; yes                                        ;
; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|dreg[1]                         ; yes                                                              ; yes                                        ;
; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[1]                       ; yes                                                              ; yes                                        ;
; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                   ; yes                                                              ; yes                                        ;
; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                              ; yes                                                              ; yes                                        ;
; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                          ; yes                                                              ; yes                                        ;
; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[5]                       ; yes                                                              ; yes                                        ;
; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                                                                         ; yes                                                              ; yes                                        ;
; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                                                                         ; yes                                                              ; yes                                        ;
; sram_access:sram_abc|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                          ; yes                                                              ; yes                                        ;
; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|din_s1                               ; yes                                                              ; yes                                        ;
; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|dreg[0]                         ; yes                                                              ; yes                                        ;
; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|dreg[1]                                 ; yes                                                              ; yes                                        ;
; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                       ; yes                                                              ; yes                                        ;
; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[0]                                                                                   ; yes                                                              ; yes                                        ;
; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe7a[2]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe7a[3]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe7a[0]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe7a[1]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe7a[6]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe7a[7]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe7a[4]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe7a[5]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                              ; yes                                                              ; yes                                        ;
; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[2]                                                                             ; yes                                                              ; yes                                        ;
; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                          ; yes                                                              ; yes                                        ;
; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[4]                       ; yes                                                              ; yes                                        ;
; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[3]                                                                             ; yes                                                              ; yes                                        ;
; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[4]                                                                             ; yes                                                              ; yes                                        ;
; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[5]                                                                             ; yes                                                              ; yes                                        ;
; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[6]                                                                             ; yes                                                              ; yes                                        ;
; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[7]                                                                             ; yes                                                              ; yes                                        ;
; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[0]                                                                             ; yes                                                              ; yes                                        ;
; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[1]                                                                             ; yes                                                              ; yes                                        ;
; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|ws_dgrp_reg[4]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|ws_dgrp_reg[5]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|ws_dgrp_reg[7]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|ws_dgrp_reg[6]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|ws_dgrp_reg[3]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|ws_dgrp_reg[2]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|ws_dgrp_reg[1]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|ws_dgrp_reg[0]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_k9l:rs_dgwp|dffpipe_5v8:dffpipe6|dffe8a[2]                                                                                                                     ; yes                                                              ; yes                                        ;
; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_k9l:rs_dgwp|dffpipe_5v8:dffpipe6|dffe8a[3]                                                                                                                     ; yes                                                              ; yes                                        ;
; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_k9l:rs_dgwp|dffpipe_5v8:dffpipe6|dffe8a[0]                                                                                                                     ; yes                                                              ; yes                                        ;
; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_k9l:rs_dgwp|dffpipe_5v8:dffpipe6|dffe8a[1]                                                                                                                     ; yes                                                              ; yes                                        ;
; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_k9l:rs_dgwp|dffpipe_5v8:dffpipe6|dffe8a[6]                                                                                                                     ; yes                                                              ; yes                                        ;
; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_k9l:rs_dgwp|dffpipe_5v8:dffpipe6|dffe8a[7]                                                                                                                     ; yes                                                              ; yes                                        ;
; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_k9l:rs_dgwp|dffpipe_5v8:dffpipe6|dffe8a[4]                                                                                                                     ; yes                                                              ; yes                                        ;
; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_k9l:rs_dgwp|dffpipe_5v8:dffpipe6|dffe8a[5]                                                                                                                     ; yes                                                              ; yes                                        ;
; sram_access:sram_abc|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                          ; yes                                                              ; yes                                        ;
; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|din_s1                          ; yes                                                              ; yes                                        ;
; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|dreg[0]                                 ; yes                                                              ; yes                                        ;
; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                        ; yes                                                              ; yes                                        ;
; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|din_s1                                                                                    ; yes                                                              ; yes                                        ;
; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe8|dffe10a[2]                                                                                                                                                        ; yes                                                              ; yes                                        ;
; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe8|dffe10a[3]                                                                                                                                                        ; yes                                                              ; yes                                        ;
; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe8|dffe10a[0]                                                                                                                                                        ; yes                                                              ; yes                                        ;
; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe8|dffe10a[1]                                                                                                                                                        ; yes                                                              ; yes                                        ;
; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe8|dffe10a[6]                                                                                                                                                        ; yes                                                              ; yes                                        ;
; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe8|dffe10a[7]                                                                                                                                                        ; yes                                                              ; yes                                        ;
; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe8|dffe10a[4]                                                                                                                                                        ; yes                                                              ; yes                                        ;
; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe8|dffe10a[5]                                                                                                                                                        ; yes                                                              ; yes                                        ;
; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe6a[2]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe6a[3]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe6a[0]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe6a[1]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe6a[6]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe6a[7]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe6a[4]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe6a[5]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[6] ; yes                                                              ; yes                                        ;
; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[3]                       ; yes                                                              ; yes                                        ;
; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_l9l:ws_dgrp|dffpipe_6v8:dffpipe9|dffe11a[4]                                                                                                                    ; yes                                                              ; yes                                        ;
; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_l9l:ws_dgrp|dffpipe_6v8:dffpipe9|dffe11a[5]                                                                                                                    ; yes                                                              ; yes                                        ;
; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_l9l:ws_dgrp|dffpipe_6v8:dffpipe9|dffe11a[7]                                                                                                                    ; yes                                                              ; yes                                        ;
; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_l9l:ws_dgrp|dffpipe_6v8:dffpipe9|dffe11a[6]                                                                                                                    ; yes                                                              ; yes                                        ;
; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_l9l:ws_dgrp|dffpipe_6v8:dffpipe9|dffe11a[3]                                                                                                                    ; yes                                                              ; yes                                        ;
; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_l9l:ws_dgrp|dffpipe_6v8:dffpipe9|dffe11a[2]                                                                                                                    ; yes                                                              ; yes                                        ;
; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_l9l:ws_dgrp|dffpipe_6v8:dffpipe9|dffe11a[1]                                                                                                                    ; yes                                                              ; yes                                        ;
; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_l9l:ws_dgrp|dffpipe_6v8:dffpipe9|dffe11a[0]                                                                                                                    ; yes                                                              ; yes                                        ;
; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_k9l:rs_dgwp|dffpipe_5v8:dffpipe6|dffe7a[2]                                                                                                                     ; yes                                                              ; yes                                        ;
; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_k9l:rs_dgwp|dffpipe_5v8:dffpipe6|dffe7a[3]                                                                                                                     ; yes                                                              ; yes                                        ;
; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_k9l:rs_dgwp|dffpipe_5v8:dffpipe6|dffe7a[0]                                                                                                                     ; yes                                                              ; yes                                        ;
; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_k9l:rs_dgwp|dffpipe_5v8:dffpipe6|dffe7a[1]                                                                                                                     ; yes                                                              ; yes                                        ;
; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_k9l:rs_dgwp|dffpipe_5v8:dffpipe6|dffe7a[6]                                                                                                                     ; yes                                                              ; yes                                        ;
; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_k9l:rs_dgwp|dffpipe_5v8:dffpipe6|dffe7a[7]                                                                                                                     ; yes                                                              ; yes                                        ;
; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_k9l:rs_dgwp|dffpipe_5v8:dffpipe6|dffe7a[4]                                                                                                                     ; yes                                                              ; yes                                        ;
; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_k9l:rs_dgwp|dffpipe_5v8:dffpipe6|dffe7a[5]                                                                                                                     ; yes                                                              ; yes                                        ;
; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|din_s1                                  ; yes                                                              ; yes                                        ;
; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe8|dffe9a[2]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe8|dffe9a[3]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe8|dffe9a[0]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe8|dffe9a[1]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe8|dffe9a[6]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe8|dffe9a[7]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe8|dffe9a[4]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe8|dffe9a[5]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[5] ; yes                                                              ; yes                                        ;
; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[2]                       ; yes                                                              ; yes                                        ;
; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_l9l:ws_dgrp|dffpipe_6v8:dffpipe9|dffe10a[4]                                                                                                                    ; yes                                                              ; yes                                        ;
; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_l9l:ws_dgrp|dffpipe_6v8:dffpipe9|dffe10a[5]                                                                                                                    ; yes                                                              ; yes                                        ;
; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_l9l:ws_dgrp|dffpipe_6v8:dffpipe9|dffe10a[7]                                                                                                                    ; yes                                                              ; yes                                        ;
; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_l9l:ws_dgrp|dffpipe_6v8:dffpipe9|dffe10a[6]                                                                                                                    ; yes                                                              ; yes                                        ;
; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_l9l:ws_dgrp|dffpipe_6v8:dffpipe9|dffe10a[3]                                                                                                                    ; yes                                                              ; yes                                        ;
; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_l9l:ws_dgrp|dffpipe_6v8:dffpipe9|dffe10a[2]                                                                                                                    ; yes                                                              ; yes                                        ;
; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_l9l:ws_dgrp|dffpipe_6v8:dffpipe9|dffe10a[1]                                                                                                                    ; yes                                                              ; yes                                        ;
; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_l9l:ws_dgrp|dffpipe_6v8:dffpipe9|dffe10a[0]                                                                                                                    ; yes                                                              ; yes                                        ;
; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[4] ; yes                                                              ; yes                                        ;
; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[1]                       ; yes                                                              ; yes                                        ;
; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[6]                          ; yes                                                              ; yes                                        ;
; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[3] ; yes                                                              ; yes                                        ;
; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                       ; yes                                                              ; yes                                        ;
; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[5]                          ; yes                                                              ; yes                                        ;
; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[2] ; yes                                                              ; yes                                        ;
; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                        ; yes                                                              ; yes                                        ;
; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[4]                          ; yes                                                              ; yes                                        ;
; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[1] ; yes                                                              ; yes                                        ;
; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[3]                          ; yes                                                              ; yes                                        ;
; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[0] ; yes                                                              ; yes                                        ;
; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[2]                          ; yes                                                              ; yes                                        ;
; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|din_s1  ; yes                                                              ; yes                                        ;
; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[1]                          ; yes                                                              ; yes                                        ;
; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[0]                          ; yes                                                              ; yes                                        ;
; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|din_s1                           ; yes                                                              ; yes                                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                    ; Reason for Removal                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cic_encoded_data[11,23,35,47]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|p0_use_reg                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                              ;
; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                              ;
; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|sram_access_mm_interconnect_0_cmd_mux:cmd_mux|locked[0,2]                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_SYNC                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[8]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_mgmt[0]      ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; adaptive_fir:adaptive_fir_inst|f_0[0..3]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                              ;
; adaptive_fir:adaptive_fir_inst|f_1[0..3]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                              ;
; adaptive_fir:adaptive_fir_inst|f_2[0..3]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                              ;
; adaptive_fir:adaptive_fir_inst|f_3[0..3]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                              ;
; adaptive_fir:adaptive_fir_inst|f_4[0..3]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                              ;
; adaptive_fir:adaptive_fir_inst|f_5[0..3]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                              ;
; adaptive_fir:adaptive_fir_inst|f_6[0..3]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                              ;
; adaptive_fir:adaptive_fir_inst|f_7[0..3]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                              ;
; adaptive_fir:adaptive_fir_inst|f_8[0..3]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                              ;
; adaptive_fir:adaptive_fir_inst|f_9[0..3]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                              ;
; adaptive_fir:adaptive_fir_inst|f_10[0..3]                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                              ;
; adaptive_fir:adaptive_fir_inst|f_11[0..3]                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                              ;
; adaptive_fir:adaptive_fir_inst|f_12[0..3]                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                              ;
; adaptive_fir:adaptive_fir_inst|f_13[0..3]                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                              ;
; adaptive_fir:adaptive_fir_inst|f_14[0..3]                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                              ;
; adaptive_fir:adaptive_fir_inst|f_15[0..3]                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                              ;
; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|p0_reg_endofpacket                                                                         ; Lost fanout                                                                                                                                                                              ;
; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|p0_reg_data_field[0..15]                                                                   ; Lost fanout                                                                                                                                                                              ;
; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|p0_reg_address_field[1]                                                                    ; Lost fanout                                                                                                                                                                              ;
; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|p0_reg_byte_cnt_field[0..2]                                                                ; Lost fanout                                                                                                                                                                              ;
; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|p0_reg_ori_burst_size[0..2]                                                                ; Lost fanout                                                                                                                                                                              ;
; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:bridge_avalon_master_translator|read_accepted                                                                               ; Lost fanout                                                                                                                                                                              ;
; sram_access:sram_abc|sram_access_video_rgb_resampler:video_rgb_resampler|stream_out_data[0,1,10,11,20,21]                                                                                                                        ; Lost fanout                                                                                                                                                                              ;
; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_add:Clipper_Add|stream_out_endofpacket                                                                                                      ; Lost fanout                                                                                                                                                                              ;
; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_add:Clipper_Add|stream_out_data[0,1,10,11,20,21]                                                                                            ; Lost fanout                                                                                                                                                                              ;
; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|stream_out_data[0,1,10,11,20,21]                                                                                          ; Lost fanout                                                                                                                                                                              ;
; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_bytes_to_packets:b2p|received_varchannel                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_bwp|dffe9a[7]                                                                        ; Lost fanout                                                                                                                                                                              ;
; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_brp|dffe9a[7]                                                                        ; Lost fanout                                                                                                                                                                              ;
; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[1]                                                                                                                 ; Merged with sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[2]                                                             ;
; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[2]                                                                                                                 ; Merged with sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[3]                                                             ;
; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[3]                                                                                                                 ; Merged with sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[4]                                                             ;
; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[4]                                                                                                                 ; Merged with sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[5]                                                             ;
; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[5]                                                                                                                 ; Merged with sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[6]                                                             ;
; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[6]                                                                                                                 ; Merged with sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[7]                                                             ;
; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[7]                                                                                                                 ; Merged with sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[0]                                                             ;
; cic_encoded_data[20,32,44]                                                                                                                                                                                                       ; Merged with cic_encoded_data[8]                                                                                                                                                          ;
; cic_encoded_data[21,33,45]                                                                                                                                                                                                       ; Merged with cic_encoded_data[9]                                                                                                                                                          ;
; cic_encoded_data[22,34,46]                                                                                                                                                                                                       ; Merged with cic_encoded_data[10]                                                                                                                                                         ;
; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][50]                                                                                      ; Merged with sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][85]                                  ;
; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][62]                                                                                      ; Merged with sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][85]                                  ;
; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][56]                                                                                      ; Merged with sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][85]                                  ;
; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][58]                                                                                      ; Merged with sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][85]                                  ;
; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][69]                                                                                      ; Merged with sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][84]                                  ;
; sram_access:sram_abc|sram_access_video_rgb_resampler:video_rgb_resampler|stream_out_data[7]                                                                                                                                      ; Merged with sram_access:sram_abc|sram_access_video_rgb_resampler:video_rgb_resampler|stream_out_data[2]                                                                                  ;
; sram_access:sram_abc|sram_access_video_rgb_resampler:video_rgb_resampler|stream_out_data[8]                                                                                                                                      ; Merged with sram_access:sram_abc|sram_access_video_rgb_resampler:video_rgb_resampler|stream_out_data[3]                                                                                  ;
; sram_access:sram_abc|sram_access_video_rgb_resampler:video_rgb_resampler|stream_out_data[9]                                                                                                                                      ; Merged with sram_access:sram_abc|sram_access_video_rgb_resampler:video_rgb_resampler|stream_out_data[4]                                                                                  ;
; sram_access:sram_abc|sram_access_video_rgb_resampler:video_rgb_resampler|stream_out_data[18]                                                                                                                                     ; Merged with sram_access:sram_abc|sram_access_video_rgb_resampler:video_rgb_resampler|stream_out_data[12]                                                                                 ;
; sram_access:sram_abc|sram_access_video_rgb_resampler:video_rgb_resampler|stream_out_data[19]                                                                                                                                     ; Merged with sram_access:sram_abc|sram_access_video_rgb_resampler:video_rgb_resampler|stream_out_data[13]                                                                                 ;
; sram_access:sram_abc|sram_access_video_rgb_resampler:video_rgb_resampler|stream_out_data[27]                                                                                                                                     ; Merged with sram_access:sram_abc|sram_access_video_rgb_resampler:video_rgb_resampler|stream_out_data[22]                                                                                 ;
; sram_access:sram_abc|sram_access_video_rgb_resampler:video_rgb_resampler|stream_out_data[28]                                                                                                                                     ; Merged with sram_access:sram_abc|sram_access_video_rgb_resampler:video_rgb_resampler|stream_out_data[23]                                                                                 ;
; sram_access:sram_abc|sram_access_video_rgb_resampler:video_rgb_resampler|stream_out_data[29]                                                                                                                                     ; Merged with sram_access:sram_abc|sram_access_video_rgb_resampler:video_rgb_resampler|stream_out_data[24]                                                                                 ;
; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|state[25,27,29,31]                                                                                                                                       ; Merged with CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|state[24]                                                                                            ;
; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|state[3,5,7,11,13,15,19,21]                                                                                                                              ; Merged with CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|state[23]                                                                                            ;
; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|state[26,28,30]                                                                                                                                          ; Merged with CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|state[22]                                                                                            ;
; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|state[16]                                                                                                                                                ; Merged with CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|state[20]                                                                                            ;
; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|state[1,9,10,17]                                                                                                                                         ; Merged with CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|state[18]                                                                                            ;
; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|state[2,4,6,8,12]                                                                                                                                        ; Merged with CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|state[14]                                                                                            ;
; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|sample_state[1..3,5,7,9,11,13,15,17..19]                                                                                                                 ; Merged with CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|sample_state[31]                                                                                     ;
; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|sample_state[26]                                                                                                                                         ; Merged with CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|sample_state[30]                                                                                     ;
; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|sample_state[4,6,8,10,12,14,16,21,23,25,27,28]                                                                                                           ; Merged with CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|sample_state[29]                                                                                     ;
; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|sample_state[22]                                                                                                                                         ; Merged with CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|sample_state[24]                                                                                     ;
; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|stream_out_data[7]                                                                                                        ; Merged with sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|stream_out_data[2]                                                    ;
; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|stream_out_data[8]                                                                                                        ; Merged with sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|stream_out_data[3]                                                    ;
; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|stream_out_data[9]                                                                                                        ; Merged with sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|stream_out_data[4]                                                    ;
; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|stream_out_data[18]                                                                                                       ; Merged with sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|stream_out_data[12]                                                   ;
; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|stream_out_data[19]                                                                                                       ; Merged with sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|stream_out_data[13]                                                   ;
; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|stream_out_data[27]                                                                                                       ; Merged with sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|stream_out_data[22]                                                   ;
; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|stream_out_data[28]                                                                                                       ; Merged with sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|stream_out_data[23]                                                   ;
; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|stream_out_data[29]                                                                                                       ; Merged with sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|stream_out_data[24]                                                   ;
; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|state[18,22]                                                                                                                                             ; Merged with CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|state[24]                                                                                            ;
; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|state[14]                                                                                                                                                ; Merged with CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|state[23]                                                                                            ;
; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|sample_state[29]                                                                                                                                         ; Merged with CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|sample_state[31]                                                                                     ;
; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|sample_state[24]                                                                                                                                         ; Merged with CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|sample_state[30]                                                                                     ;
; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_add:Clipper_Add|stream_out_data[7]                                                                                                          ; Merged with sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_add:Clipper_Add|stream_out_data[2]                                                      ;
; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_add:Clipper_Add|stream_out_data[8]                                                                                                          ; Merged with sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_add:Clipper_Add|stream_out_data[3]                                                      ;
; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_add:Clipper_Add|stream_out_data[9]                                                                                                          ; Merged with sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_add:Clipper_Add|stream_out_data[4]                                                      ;
; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_add:Clipper_Add|stream_out_data[18]                                                                                                         ; Merged with sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_add:Clipper_Add|stream_out_data[12]                                                     ;
; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_add:Clipper_Add|stream_out_data[19]                                                                                                         ; Merged with sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_add:Clipper_Add|stream_out_data[13]                                                     ;
; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_add:Clipper_Add|stream_out_data[27]                                                                                                         ; Merged with sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_add:Clipper_Add|stream_out_data[22]                                                     ;
; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_add:Clipper_Add|stream_out_data[28]                                                                                                         ; Merged with sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_add:Clipper_Add|stream_out_data[23]                                                     ;
; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_add:Clipper_Add|stream_out_data[29]                                                                                                         ; Merged with sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_add:Clipper_Add|stream_out_data[24]                                                     ;
; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|state[20]                                                                                                                                                ; Merged with CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|state[24]                                                                                            ;
; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|sample_state[20,30]                                                                                                                                      ; Merged with CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|sample_state[31]                                                                                     ;
; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|state[23]                                                                                                                                                ; Merged with CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|state[24]                                                                                            ;
; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:jtag_master_master_agent|hold_waitrequest                                                                                        ; Merged with sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:bridge_avalon_master_agent|hold_waitrequest                                  ;
; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:video_pixel_buffer_dma_avalon_pixel_dma_master_agent|hold_waitrequest                                                            ; Merged with sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:bridge_avalon_master_agent|hold_waitrequest                                  ;
; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_avalon_sram_slave_translator|waitrequest_reset_override                                                                 ; Merged with sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:bridge_avalon_master_agent|hold_waitrequest                                  ;
; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[0][84]                                                                                      ; Merged with sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[0][69]                                  ;
; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[0][56]                                                                                      ; Merged with sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[0][50]                                  ;
; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[0][58]                                                                                      ; Merged with sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[0][50]                                  ;
; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[0][62]                                                                                      ; Merged with sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[0][50]                                  ;
; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[0][85]                                                                                      ; Merged with sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[0][50]                                  ;
; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|back_buf_start_address[1..31]                                                                                                                     ; Merged with sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|back_buf_start_address[0]                                                                     ;
; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|buffer_start_address[0..31]                                                                                                                       ; Merged with sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|back_buf_start_address[0]                                                                     ;
; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|byteen_reg[3]                                                                              ; Merged with sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|byteen_reg[2]                          ;
; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[1][84]                                                                                      ; Merged with sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[1][69]                                  ;
; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[1][56]                                                                                      ; Merged with sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[1][50]                                  ;
; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[1][58]                                                                                      ; Merged with sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[1][50]                                  ;
; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[1][62]                                                                                      ; Merged with sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[1][50]                                  ;
; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[1][85]                                                                                      ; Merged with sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[1][50]                                  ;
; cic_encoded_data[4,28,40]                                                                                                                                                                                                        ; Merged with cic_encoded_data[16]                                                                                                                                                         ;
; cic_encoded_data[5,29,41]                                                                                                                                                                                                        ; Merged with cic_encoded_data[17]                                                                                                                                                         ;
; cic_encoded_data[6,30,42]                                                                                                                                                                                                        ; Merged with cic_encoded_data[18]                                                                                                                                                         ;
; cic_encoded_data[7,31,43]                                                                                                                                                                                                        ; Merged with cic_encoded_data[19]                                                                                                                                                         ;
; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|address_reg[0]                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|byteen_reg[2]                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][85]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|back_buf_start_address[0]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|buffer_swap                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|channel_needs_esc                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[10]     ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|state[24]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|sample_state[31]                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[0].j0.vrc_en_0.first_dsample|counter_module:counter_ch_inst|count[0]                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|scfifo:source_FIFO|scfifo_6i71:auto_generated|dffe_af                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[1][50]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[0][50]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_avalon_sram_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_avalon_sram_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                    ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][18]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|channel_escaped                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[9]      ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[1][18]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[0][18]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][61]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[1][61]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[0][61]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][59]                                                                                      ; Merged with sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][60]                                  ;
; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][57]                                                                                      ; Lost fanout                                                                                                                                                                              ;
; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters|inner_width_valid                                                  ; Stuck at VCC due to stuck port data_in                                                                                                                                                   ;
; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|sram_access_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                   ;
; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|sram_access_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[1][59]                                                                                      ; Merged with sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[1][60]                                  ;
; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[0][59]                                                                                      ; Merged with sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[0][60]                                  ;
; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|s_pixel_buffer~2                                                                                                                                  ; Lost fanout                                                                                                                                                                              ;
; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|s_pixel_buffer~3                                                                                                                                  ; Lost fanout                                                                                                                                                                              ;
; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~20                                                                                                ; Lost fanout                                                                                                                                                                              ;
; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~21                                                                                                ; Lost fanout                                                                                                                                                                              ;
; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~22                                                                                                ; Lost fanout                                                                                                                                                                              ;
; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~23                                                                                                ; Lost fanout                                                                                                                                                                              ;
; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state~6   ; Lost fanout                                                                                                                                                                              ;
; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state~7   ; Lost fanout                                                                                                                                                                              ;
; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|counter_module:clock_cnt_inst|count[2]                                                                                                                   ; Merged with CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[0].j0.vrc_en_0.first_dsample|counter_module:counter_fs_inst|count[2] ;
; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|counter_module:clock_cnt_inst|count[1]                                                                                                                   ; Merged with CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[0].j0.vrc_en_0.first_dsample|counter_module:counter_fs_inst|count[1] ;
; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|counter_module:clock_cnt_inst|count[0]                                                                                                                   ; Merged with CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[0].j0.vrc_en_0.first_dsample|counter_module:counter_fs_inst|count[0] ;
; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|counter_module:clock_cnt_inst|count[3]                                                                                                                   ; Merged with CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[0].j0.vrc_en_0.first_dsample|counter_module:counter_fs_inst|count[3] ;
; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|counter_module:clock_cnt_inst|count[4]                                                                                                                   ; Merged with CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[0].j0.vrc_en_0.first_dsample|counter_module:counter_fs_inst|count[4] ;
; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|counter_module:clock_cnt_inst|count[5]                                                                                                                   ; Merged with CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[0].j0.vrc_en_0.first_dsample|counter_module:counter_fs_inst|count[5] ;
; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|counter_module:clock_cnt_inst|count[6]                                                                                                                   ; Merged with CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[0].j0.vrc_en_0.first_dsample|counter_module:counter_fs_inst|count[6] ;
; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|counter_module:clock_cnt_inst|count[7]                                                                                                                   ; Merged with CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[0].j0.vrc_en_0.first_dsample|counter_module:counter_fs_inst|count[7] ;
; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|counter_module:clock_cnt_inst|count[8]                                                                                                                   ; Merged with CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[0].j0.vrc_en_0.first_dsample|counter_module:counter_fs_inst|count[8] ;
; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|counter_module:clock_cnt_inst|count[9]                                                                                                                   ; Merged with CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[0].j0.vrc_en_0.first_dsample|counter_module:counter_fs_inst|count[9] ;
; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[21..31]                                                                                         ; Lost fanout                                                                                                                                                                              ;
; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[0][49]                                                                                      ; Lost fanout                                                                                                                                                                              ;
; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[0][48]                                                                                      ; Lost fanout                                                                                                                                                                              ;
; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[0][47]                                                                                      ; Lost fanout                                                                                                                                                                              ;
; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[0][46]                                                                                      ; Lost fanout                                                                                                                                                                              ;
; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[0][45]                                                                                      ; Lost fanout                                                                                                                                                                              ;
; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[0][44]                                                                                      ; Lost fanout                                                                                                                                                                              ;
; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[0][43]                                                                                      ; Lost fanout                                                                                                                                                                              ;
; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[0][42]                                                                                      ; Lost fanout                                                                                                                                                                              ;
; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[0][41]                                                                                      ; Lost fanout                                                                                                                                                                              ;
; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[0][40]                                                                                      ; Lost fanout                                                                                                                                                                              ;
; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[0][39]                                                                                      ; Lost fanout                                                                                                                                                                              ;
; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[0][38]                                                                                      ; Lost fanout                                                                                                                                                                              ;
; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[0][37]                                                                                      ; Lost fanout                                                                                                                                                                              ;
; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[0][36]                                                                                      ; Lost fanout                                                                                                                                                                              ;
; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[0][35]                                                                                      ; Lost fanout                                                                                                                                                                              ;
; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[0][34]                                                                                      ; Lost fanout                                                                                                                                                                              ;
; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[0][33]                                                                                      ; Lost fanout                                                                                                                                                                              ;
; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[0][32]                                                                                      ; Lost fanout                                                                                                                                                                              ;
; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[0][31]                                                                                      ; Lost fanout                                                                                                                                                                              ;
; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[0][30]                                                                                      ; Lost fanout                                                                                                                                                                              ;
; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[0][29]                                                                                      ; Lost fanout                                                                                                                                                                              ;
; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[0][28]                                                                                      ; Lost fanout                                                                                                                                                                              ;
; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[0][27]                                                                                      ; Lost fanout                                                                                                                                                                              ;
; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[0][26]                                                                                      ; Lost fanout                                                                                                                                                                              ;
; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[0][25]                                                                                      ; Lost fanout                                                                                                                                                                              ;
; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[0][24]                                                                                      ; Lost fanout                                                                                                                                                                              ;
; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[0][23]                                                                                      ; Lost fanout                                                                                                                                                                              ;
; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[0][22]                                                                                      ; Lost fanout                                                                                                                                                                              ;
; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[0][21]                                                                                      ; Lost fanout                                                                                                                                                                              ;
; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[0][20]                                                                                      ; Lost fanout                                                                                                                                                                              ;
; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|address_reg[31]                                                                            ; Lost fanout                                                                                                                                                                              ;
; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[1][49]                                                                                      ; Lost fanout                                                                                                                                                                              ;
; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|address_reg[30]                                                                            ; Lost fanout                                                                                                                                                                              ;
; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[1][48]                                                                                      ; Lost fanout                                                                                                                                                                              ;
; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|address_reg[29]                                                                            ; Lost fanout                                                                                                                                                                              ;
; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[1][47]                                                                                      ; Lost fanout                                                                                                                                                                              ;
; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|address_reg[28]                                                                            ; Lost fanout                                                                                                                                                                              ;
; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[1][46]                                                                                      ; Lost fanout                                                                                                                                                                              ;
; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|address_reg[27]                                                                            ; Lost fanout                                                                                                                                                                              ;
; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[1][45]                                                                                      ; Lost fanout                                                                                                                                                                              ;
; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|address_reg[26]                                                                            ; Lost fanout                                                                                                                                                                              ;
; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[1][44]                                                                                      ; Lost fanout                                                                                                                                                                              ;
; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|address_reg[25]                                                                            ; Lost fanout                                                                                                                                                                              ;
; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[1][43]                                                                                      ; Lost fanout                                                                                                                                                                              ;
; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|address_reg[24]                                                                            ; Lost fanout                                                                                                                                                                              ;
; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[1][42]                                                                                      ; Lost fanout                                                                                                                                                                              ;
; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|address_reg[23]                                                                            ; Lost fanout                                                                                                                                                                              ;
; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[1][41]                                                                                      ; Lost fanout                                                                                                                                                                              ;
; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|address_reg[22]                                                                            ; Lost fanout                                                                                                                                                                              ;
; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[1][40]                                                                                      ; Lost fanout                                                                                                                                                                              ;
; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|address_reg[21]                                                                            ; Lost fanout                                                                                                                                                                              ;
; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[1][39]                                                                                      ; Lost fanout                                                                                                                                                                              ;
; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[1][38]                                                                                      ; Lost fanout                                                                                                                                                                              ;
; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[1][37]                                                                                      ; Lost fanout                                                                                                                                                                              ;
; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[1][36]                                                                                      ; Lost fanout                                                                                                                                                                              ;
; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[1][35]                                                                                      ; Lost fanout                                                                                                                                                                              ;
; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[1][34]                                                                                      ; Lost fanout                                                                                                                                                                              ;
; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[1][33]                                                                                      ; Lost fanout                                                                                                                                                                              ;
; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[1][32]                                                                                      ; Lost fanout                                                                                                                                                                              ;
; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[1][31]                                                                                      ; Lost fanout                                                                                                                                                                              ;
; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[1][30]                                                                                      ; Lost fanout                                                                                                                                                                              ;
; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[1][29]                                                                                      ; Lost fanout                                                                                                                                                                              ;
; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[1][28]                                                                                      ; Lost fanout                                                                                                                                                                              ;
; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[1][27]                                                                                      ; Lost fanout                                                                                                                                                                              ;
; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[1][26]                                                                                      ; Lost fanout                                                                                                                                                                              ;
; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[1][25]                                                                                      ; Lost fanout                                                                                                                                                                              ;
; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[1][24]                                                                                      ; Lost fanout                                                                                                                                                                              ;
; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[1][23]                                                                                      ; Lost fanout                                                                                                                                                                              ;
; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[1][22]                                                                                      ; Lost fanout                                                                                                                                                                              ;
; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[1][21]                                                                                      ; Lost fanout                                                                                                                                                                              ;
; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[1][20]                                                                                      ; Lost fanout                                                                                                                                                                              ;
; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][49]                                                                                      ; Lost fanout                                                                                                                                                                              ;
; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][48]                                                                                      ; Lost fanout                                                                                                                                                                              ;
; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][47]                                                                                      ; Lost fanout                                                                                                                                                                              ;
; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][46]                                                                                      ; Lost fanout                                                                                                                                                                              ;
; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][45]                                                                                      ; Lost fanout                                                                                                                                                                              ;
; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][44]                                                                                      ; Lost fanout                                                                                                                                                                              ;
; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][43]                                                                                      ; Lost fanout                                                                                                                                                                              ;
; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][42]                                                                                      ; Lost fanout                                                                                                                                                                              ;
; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][41]                                                                                      ; Lost fanout                                                                                                                                                                              ;
; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][40]                                                                                      ; Lost fanout                                                                                                                                                                              ;
; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][39]                                                                                      ; Lost fanout                                                                                                                                                                              ;
; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][38]                                                                                      ; Lost fanout                                                                                                                                                                              ;
; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][37]                                                                                      ; Lost fanout                                                                                                                                                                              ;
; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][36]                                                                                      ; Lost fanout                                                                                                                                                                              ;
; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][35]                                                                                      ; Lost fanout                                                                                                                                                                              ;
; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][34]                                                                                      ; Lost fanout                                                                                                                                                                              ;
; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][33]                                                                                      ; Lost fanout                                                                                                                                                                              ;
; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][32]                                                                                      ; Lost fanout                                                                                                                                                                              ;
; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][31]                                                                                      ; Lost fanout                                                                                                                                                                              ;
; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][30]                                                                                      ; Lost fanout                                                                                                                                                                              ;
; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][29]                                                                                      ; Lost fanout                                                                                                                                                                              ;
; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][28]                                                                                      ; Lost fanout                                                                                                                                                                              ;
; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][27]                                                                                      ; Lost fanout                                                                                                                                                                              ;
; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][26]                                                                                      ; Lost fanout                                                                                                                                                                              ;
; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][25]                                                                                      ; Lost fanout                                                                                                                                                                              ;
; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][24]                                                                                      ; Lost fanout                                                                                                                                                                              ;
; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][23]                                                                                      ; Lost fanout                                                                                                                                                                              ;
; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][22]                                                                                      ; Lost fanout                                                                                                                                                                              ;
; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][21]                                                                                      ; Lost fanout                                                                                                                                                                              ;
; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][20]                                                                                      ; Lost fanout                                                                                                                                                                              ;
; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; Total Number of Removed Registers = 486                                                                                                                                                                                          ;                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_avalon_sram_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                              ; Stuck at GND                   ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[0][49],                                                                                ;
;                                                                                                                                                                                                                              ; due to stuck port data_in      ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[0][48],                                                                                ;
;                                                                                                                                                                                                                              ;                                ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[0][47],                                                                                ;
;                                                                                                                                                                                                                              ;                                ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[0][46],                                                                                ;
;                                                                                                                                                                                                                              ;                                ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[0][45],                                                                                ;
;                                                                                                                                                                                                                              ;                                ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[0][44],                                                                                ;
;                                                                                                                                                                                                                              ;                                ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[0][43],                                                                                ;
;                                                                                                                                                                                                                              ;                                ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[0][42],                                                                                ;
;                                                                                                                                                                                                                              ;                                ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[0][41],                                                                                ;
;                                                                                                                                                                                                                              ;                                ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[0][40],                                                                                ;
;                                                                                                                                                                                                                              ;                                ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[0][39],                                                                                ;
;                                                                                                                                                                                                                              ;                                ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[0][38],                                                                                ;
;                                                                                                                                                                                                                              ;                                ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[0][37],                                                                                ;
;                                                                                                                                                                                                                              ;                                ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[0][36],                                                                                ;
;                                                                                                                                                                                                                              ;                                ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[0][35],                                                                                ;
;                                                                                                                                                                                                                              ;                                ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[0][34],                                                                                ;
;                                                                                                                                                                                                                              ;                                ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[0][33],                                                                                ;
;                                                                                                                                                                                                                              ;                                ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[0][32],                                                                                ;
;                                                                                                                                                                                                                              ;                                ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[0][31],                                                                                ;
;                                                                                                                                                                                                                              ;                                ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[0][30],                                                                                ;
;                                                                                                                                                                                                                              ;                                ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[0][29],                                                                                ;
;                                                                                                                                                                                                                              ;                                ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[0][28],                                                                                ;
;                                                                                                                                                                                                                              ;                                ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[0][27],                                                                                ;
;                                                                                                                                                                                                                              ;                                ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[0][26],                                                                                ;
;                                                                                                                                                                                                                              ;                                ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[0][25],                                                                                ;
;                                                                                                                                                                                                                              ;                                ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[0][24],                                                                                ;
;                                                                                                                                                                                                                              ;                                ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[0][23],                                                                                ;
;                                                                                                                                                                                                                              ;                                ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[0][22],                                                                                ;
;                                                                                                                                                                                                                              ;                                ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[0][21],                                                                                ;
;                                                                                                                                                                                                                              ;                                ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[0][20],                                                                                ;
;                                                                                                                                                                                                                              ;                                ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|address_reg[29],                                                                      ;
;                                                                                                                                                                                                                              ;                                ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|address_reg[28],                                                                      ;
;                                                                                                                                                                                                                              ;                                ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|address_reg[27],                                                                      ;
;                                                                                                                                                                                                                              ;                                ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|address_reg[26],                                                                      ;
;                                                                                                                                                                                                                              ;                                ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[1][44],                                                                                ;
;                                                                                                                                                                                                                              ;                                ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|address_reg[25],                                                                      ;
;                                                                                                                                                                                                                              ;                                ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[1][43],                                                                                ;
;                                                                                                                                                                                                                              ;                                ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|address_reg[24],                                                                      ;
;                                                                                                                                                                                                                              ;                                ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[1][42],                                                                                ;
;                                                                                                                                                                                                                              ;                                ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|address_reg[23],                                                                      ;
;                                                                                                                                                                                                                              ;                                ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[1][41],                                                                                ;
;                                                                                                                                                                                                                              ;                                ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|address_reg[22],                                                                      ;
;                                                                                                                                                                                                                              ;                                ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[1][40],                                                                                ;
;                                                                                                                                                                                                                              ;                                ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|address_reg[21],                                                                      ;
;                                                                                                                                                                                                                              ;                                ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[1][39],                                                                                ;
;                                                                                                                                                                                                                              ;                                ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[1][38],                                                                                ;
;                                                                                                                                                                                                                              ;                                ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[1][37],                                                                                ;
;                                                                                                                                                                                                                              ;                                ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[1][36],                                                                                ;
;                                                                                                                                                                                                                              ;                                ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[1][35],                                                                                ;
;                                                                                                                                                                                                                              ;                                ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[1][34],                                                                                ;
;                                                                                                                                                                                                                              ;                                ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[1][33],                                                                                ;
;                                                                                                                                                                                                                              ;                                ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[1][32],                                                                                ;
;                                                                                                                                                                                                                              ;                                ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[1][31],                                                                                ;
;                                                                                                                                                                                                                              ;                                ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[1][30],                                                                                ;
;                                                                                                                                                                                                                              ;                                ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[1][29],                                                                                ;
;                                                                                                                                                                                                                              ;                                ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[1][28],                                                                                ;
;                                                                                                                                                                                                                              ;                                ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[1][27],                                                                                ;
;                                                                                                                                                                                                                              ;                                ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[1][26],                                                                                ;
;                                                                                                                                                                                                                              ;                                ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[1][25],                                                                                ;
;                                                                                                                                                                                                                              ;                                ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[1][24],                                                                                ;
;                                                                                                                                                                                                                              ;                                ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[1][23],                                                                                ;
;                                                                                                                                                                                                                              ;                                ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[1][22],                                                                                ;
;                                                                                                                                                                                                                              ;                                ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[1][21],                                                                                ;
;                                                                                                                                                                                                                              ;                                ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[1][20],                                                                                ;
;                                                                                                                                                                                                                              ;                                ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][44],                                                                                ;
;                                                                                                                                                                                                                              ;                                ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][43],                                                                                ;
;                                                                                                                                                                                                                              ;                                ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][42],                                                                                ;
;                                                                                                                                                                                                                              ;                                ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][41],                                                                                ;
;                                                                                                                                                                                                                              ;                                ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][40],                                                                                ;
;                                                                                                                                                                                                                              ;                                ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][39],                                                                                ;
;                                                                                                                                                                                                                              ;                                ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][38],                                                                                ;
;                                                                                                                                                                                                                              ;                                ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][37],                                                                                ;
;                                                                                                                                                                                                                              ;                                ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][36],                                                                                ;
;                                                                                                                                                                                                                              ;                                ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][35],                                                                                ;
;                                                                                                                                                                                                                              ;                                ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][34],                                                                                ;
;                                                                                                                                                                                                                              ;                                ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][33],                                                                                ;
;                                                                                                                                                                                                                              ;                                ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][32],                                                                                ;
;                                                                                                                                                                                                                              ;                                ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][31],                                                                                ;
;                                                                                                                                                                                                                              ;                                ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][30],                                                                                ;
;                                                                                                                                                                                                                              ;                                ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][29],                                                                                ;
;                                                                                                                                                                                                                              ;                                ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][28],                                                                                ;
;                                                                                                                                                                                                                              ;                                ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][27],                                                                                ;
;                                                                                                                                                                                                                              ;                                ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][26],                                                                                ;
;                                                                                                                                                                                                                              ;                                ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][25],                                                                                ;
;                                                                                                                                                                                                                              ;                                ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][24],                                                                                ;
;                                                                                                                                                                                                                              ;                                ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][23],                                                                                ;
;                                                                                                                                                                                                                              ;                                ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][22],                                                                                ;
;                                                                                                                                                                                                                              ;                                ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][21],                                                                                ;
;                                                                                                                                                                                                                              ;                                ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][20]                                                                                 ;
; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|p0_use_reg                                                                             ; Stuck at GND                   ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|p0_reg_endofpacket,                                                                   ;
;                                                                                                                                                                                                                              ; due to stuck port data_in      ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|p0_reg_data_field[15],                                                                ;
;                                                                                                                                                                                                                              ;                                ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|p0_reg_data_field[12],                                                                ;
;                                                                                                                                                                                                                              ;                                ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|p0_reg_data_field[11],                                                                ;
;                                                                                                                                                                                                                              ;                                ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|p0_reg_data_field[10],                                                                ;
;                                                                                                                                                                                                                              ;                                ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|p0_reg_data_field[9],                                                                 ;
;                                                                                                                                                                                                                              ;                                ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|p0_reg_data_field[8],                                                                 ;
;                                                                                                                                                                                                                              ;                                ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|p0_reg_data_field[7],                                                                 ;
;                                                                                                                                                                                                                              ;                                ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|p0_reg_data_field[6],                                                                 ;
;                                                                                                                                                                                                                              ;                                ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|p0_reg_data_field[5],                                                                 ;
;                                                                                                                                                                                                                              ;                                ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|p0_reg_data_field[4],                                                                 ;
;                                                                                                                                                                                                                              ;                                ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|p0_reg_data_field[3],                                                                 ;
;                                                                                                                                                                                                                              ;                                ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|p0_reg_data_field[2],                                                                 ;
;                                                                                                                                                                                                                              ;                                ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|p0_reg_data_field[1],                                                                 ;
;                                                                                                                                                                                                                              ;                                ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|p0_reg_data_field[0],                                                                 ;
;                                                                                                                                                                                                                              ;                                ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|p0_reg_byte_cnt_field[2],                                                             ;
;                                                                                                                                                                                                                              ;                                ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|p0_reg_ori_burst_size[2],                                                             ;
;                                                                                                                                                                                                                              ;                                ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|p0_reg_ori_burst_size[1],                                                             ;
;                                                                                                                                                                                                                              ;                                ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|p0_reg_ori_burst_size[0],                                                             ;
;                                                                                                                                                                                                                              ;                                ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[1][50],                                                                                ;
;                                                                                                                                                                                                                              ;                                ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[0][50],                                                                                ;
;                                                                                                                                                                                                                              ;                                ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_avalon_sram_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                 ;
;                                                                                                                                                                                                                              ;                                ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_avalon_sram_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                 ;
;                                                                                                                                                                                                                              ;                                ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_avalon_sram_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                 ;
;                                                                                                                                                                                                                              ;                                ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_avalon_sram_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                 ;
;                                                                                                                                                                                                                              ;                                ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[1][18],                                                                                ;
;                                                                                                                                                                                                                              ;                                ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[0][18],                                                                                ;
;                                                                                                                                                                                                                              ;                                ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[1][61],                                                                                ;
;                                                                                                                                                                                                                              ;                                ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[0][61]                                                                                 ;
; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|back_buf_start_address[0]                                                                                                                     ; Stuck at GND                   ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[31],                                                                                       ;
;                                                                                                                                                                                                                              ; due to stuck port data_in      ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[30],                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[29],                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[28],                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[27],                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[26],                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[25],                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[24],                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[23],                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[22],                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[21],                                                                                       ;
;                                                                                                                                                                                                                              ;                                ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|address_reg[31],                                                                      ;
;                                                                                                                                                                                                                              ;                                ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[1][49],                                                                                ;
;                                                                                                                                                                                                                              ;                                ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|address_reg[30],                                                                      ;
;                                                                                                                                                                                                                              ;                                ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[1][48],                                                                                ;
;                                                                                                                                                                                                                              ;                                ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[1][47],                                                                                ;
;                                                                                                                                                                                                                              ;                                ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[1][46],                                                                                ;
;                                                                                                                                                                                                                              ;                                ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[1][45],                                                                                ;
;                                                                                                                                                                                                                              ;                                ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][49],                                                                                ;
;                                                                                                                                                                                                                              ;                                ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][48],                                                                                ;
;                                                                                                                                                                                                                              ;                                ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][47],                                                                                ;
;                                                                                                                                                                                                                              ;                                ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][46],                                                                                ;
;                                                                                                                                                                                                                              ;                                ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][45]                                                                                 ;
; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                    ; Stuck at GND                   ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],       ;
;                                                                                                                                                                                                                              ; due to stuck port clock_enable ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],       ;
;                                                                                                                                                                                                                              ;                                ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]        ;
; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|sram_access_mm_interconnect_0_cmd_mux:cmd_mux|locked[0]                                                                                                 ; Stuck at GND                   ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:bridge_avalon_master_translator|read_accepted                                                                          ;
;                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                             ;
; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[8]                                                                                                             ; Stuck at GND                   ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|channel_escaped                                                                                                              ;
;                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                             ;
; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|address_reg[0]                                                                         ; Stuck at GND                   ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][18]                                                                                 ;
;                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                             ;
; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[10] ; Stuck at GND                   ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[9] ;
;                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                             ;
; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|sram_access_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                     ; Stuck at VCC                   ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|sram_access_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                           ;
;                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 4386  ;
; Number of registers using Synchronous Clear  ; 581   ;
; Number of registers using Synchronous Load   ; 416   ;
; Number of registers using Asynchronous Clear ; 1522  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2207  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:bridge_avalon_master_agent|hold_waitrequest                                                                                                                                                                                     ; 13      ;
; lfsr:lfsrs_inst|state[15]                                                                                                                                                                                                                                                                                                       ; 2       ;
; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|sram_access_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                             ; 3       ;
; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                  ; 286     ;
; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                              ; 231     ;
; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[0]                                                                                                                                                                                                                ; 3       ;
; sram_access:sram_abc|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                              ; 39      ;
; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                                                                                                                                  ; 7       ;
; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                                                                                                                                  ; 7       ;
; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                   ; 1       ;
; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                               ; 1       ;
; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                                                                                              ; 1       ;
; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                                                                                              ; 1       ;
; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a0                                                                                                                                                             ; 8       ;
; sram_access:sram_abc|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                               ; 1       ;
; lfsr:lfsrs_inst|state[13]                                                                                                                                                                                                                                                                                                       ; 2       ;
; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                                                                                                                                                                                                       ; 2       ;
; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                   ; 1       ;
; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                               ; 1       ;
; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|empty                                                                                                                                                                                                                                       ; 2       ;
; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a0                                                                                                                                                             ; 6       ;
; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity2                                                                                                                                                                ; 4       ;
; sram_access:sram_abc|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                               ; 1       ;
; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a0                                                                                                                                                                                                 ; 7       ;
; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|parity5                                                                                                                                                                ; 4       ;
; lfsr:lfsrs_inst|state[11]                                                                                                                                                                                                                                                                                                       ; 1       ;
; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_m5c:wrptr_g1p|parity5                                                                                                                                                                                                    ; 4       ;
; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity2a0                                                                                                                                                                                              ; 1       ;
; lfsr:lfsrs_inst|state[10]                                                                                                                                                                                                                                                                                                       ; 2       ;
; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_sense_reset_n                                                                                            ; 8       ;
; lfsr:lfsrs_inst|state[7]                                                                                                                                                                                                                                                                                                        ; 1       ;
; lfsr:lfsrs_inst|state[6]                                                                                                                                                                                                                                                                                                        ; 1       ;
; lfsr:lfsrs_inst|state[5]                                                                                                                                                                                                                                                                                                        ; 1       ;
; lfsr:lfsrs_inst|state[0]                                                                                                                                                                                                                                                                                                        ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                ; 1       ;
; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                ; 1       ;
; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                ; 1       ;
; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                ; 1       ;
; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                ; 1       ;
; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                ; 1       ;
; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                ; 1       ;
; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                ; 1       ;
; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                ; 1       ;
; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                               ; 2       ;
; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                ; 1       ;
; Total number of inverted registers = 47                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------+
; Register Name                                                                                                  ; Megafunction                                                                                  ; Type ;
+----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------+
; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|internal_out_payload[0..7] ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|mem_rtl_0 ; RAM  ;
+----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 21 bits   ; 42 LEs        ; 21 LEs               ; 21 LEs                 ; Yes        ; |a2dv2|sram_address[11]                                                                                                                                                                                                                                                     ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |a2dv2|sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|data_reg[2]                                                                                                                    ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |a2dv2|sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[7]                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |a2dv2|sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[0]                                         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |a2dv2|sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[3]                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |a2dv2|sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[4]                               ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |a2dv2|sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |a2dv2|sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[2]                           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |a2dv2|ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |a2dv2|ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                                                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |a2dv2|ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |a2dv2|ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                                                                      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |a2dv2|sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |a2dv2|sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                ;
; 3:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |a2dv2|sram_access:sram_abc|sram_access_video_rgb_resampler:video_rgb_resampler|stream_out_startofpacket                                                                                                                                                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |a2dv2|sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|pending_reads[1]                                                                                                                                                                      ;
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |a2dv2|sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[5]                                                                                                                                   ;
; 3:1                ; 288 bits  ; 576 LEs       ; 288 LEs              ; 288 LEs                ; Yes        ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[8][16]                                                                               ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |a2dv2|sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|latency_cnt[2]                                                                                                                                                                               ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_usedw[1]                                                                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |a2dv2|sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                                                                                                             ;
; 3:1                ; 354 bits  ; 708 LEs       ; 354 LEs              ; 354 LEs                ; Yes        ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][15]                                 ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |a2dv2|sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|stream_out_data[16]                                                                                                                                           ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |a2dv2|sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|pixel_address[10]                                                                                                                                                                     ;
; 4:1                ; 17 bits   ; 34 LEs        ; 34 LEs               ; 0 LEs                  ; Yes        ; |a2dv2|sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_add:Clipper_Add|stream_out_data[16]                                                                                                                                             ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |a2dv2|sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters|width[5]                                                                                               ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |a2dv2|sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters|height[0]                                                                                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |a2dv2|sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]                            ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |a2dv2|sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_add:Clipper_Add|altera_up_video_clipper_counters:Clipper_Add_Counters|width[5]                                                                                                  ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |a2dv2|sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_add:Clipper_Add|altera_up_video_clipper_counters:Clipper_Add_Counters|height[6]                                                                                                 ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|channel_out_int[0]                                                                                                                                                                           ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |a2dv2|ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]                                                                     ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |a2dv2|ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |a2dv2|sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[7]                         ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |a2dv2|sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[10]                        ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |a2dv2|sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|counter_module:int_channel_cnt_inst|count[3]                                                                                                                                                 ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |a2dv2|sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                                                                                              ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|rd_addr_ptr[2]                                                                                               ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[0].j0.vrc_en_0.first_dsample|counter_module:counter_fs_inst|count[3]                                                                                         ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|wr_addr_ptr[2]                                                                                               ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|counter_module:clock_cnt_inst|count[4]                                                                                                                                                       ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |a2dv2|sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|unshifted_byteenable[0]                                                                                                                     ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |a2dv2|sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[3]             ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |a2dv2|sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[15]            ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |a2dv2|sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]                         ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |a2dv2|sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[9]                                                                                                                                  ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |a2dv2|sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[1]                                                                                                                                  ;
; 7:1                ; 7 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |a2dv2|sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|out_data[6]                                                                                                                                                           ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |a2dv2|sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[30]                                                                                                                                 ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |a2dv2|sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[21]                                                                                                                                 ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |a2dv2|sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[11]                                                                                                                                 ;
; 6:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |a2dv2|sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[7]                                                                                                                                  ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |a2dv2|sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[2]                               ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |a2dv2|sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[7]                               ;
; 26:1               ; 4 bits    ; 68 LEs        ; 40 LEs               ; 28 LEs                 ; Yes        ; |a2dv2|ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                          ;
; 26:1               ; 4 bits    ; 68 LEs        ; 52 LEs               ; 16 LEs                 ; Yes        ; |a2dv2|ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]                                                                            ;
; 26:1               ; 4 bits    ; 68 LEs        ; 40 LEs               ; 28 LEs                 ; Yes        ; |a2dv2|sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]      ;
; 9:1                ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |a2dv2|sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[1]                                                                                                                             ;
; 15:1               ; 7 bits    ; 70 LEs        ; 35 LEs               ; 35 LEs                 ; Yes        ; |a2dv2|sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[1]                                                                                                                                 ;
; 12:1               ; 5 bits    ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |a2dv2|sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[3]                                      ;
; 30:1               ; 12 bits   ; 240 LEs       ; 240 LEs              ; 0 LEs                  ; Yes        ; |a2dv2|adaptive_fir:adaptive_fir_inst|x[0][0]                                                                                                                                                                                                                               ;
; 1:1                ; 37 bits   ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |a2dv2|comb                                                                                                                                                                                                                                                                 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |a2dv2|sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_read_data_length[12]                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |a2dv2|sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_read_data_length[10]                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |a2dv2|sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_write_data_length[14]                       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |a2dv2|sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_write_data_length[10]                       ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |a2dv2|adaptive_fir:adaptive_fir_inst|ShiftRight0                                                                                                                                                                                                                           ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |a2dv2|adaptive_fir:adaptive_fir_inst|ShiftRight0                                                                                                                                                                                                                           ;
; 16:1               ; 17 bits   ; 170 LEs       ; 170 LEs              ; 0 LEs                  ; No         ; |a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|Mux0                                                                                                                                                                                         ;
; 6:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; No         ; |a2dv2|adaptive_fir:adaptive_fir_inst|ShiftRight0                                                                                                                                                                                                                           ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |a2dv2|adaptive_fir:adaptive_fir_inst|ShiftRight0                                                                                                                                                                                                                           ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |a2dv2|adaptive_fir:adaptive_fir_inst|ShiftRight0                                                                                                                                                                                                                           ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |a2dv2|sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state                                          ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |a2dv2|sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state                                         ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |a2dv2|sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state                                         ;
; 14:1               ; 2 bits    ; 18 LEs        ; 8 LEs                ; 10 LEs                 ; No         ; |a2dv2|sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state                                                                                                                                       ;
; 15:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |a2dv2|sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state                                                                                                                                       ;
; 20:1               ; 4 bits    ; 52 LEs        ; 44 LEs               ; 8 LEs                  ; Yes        ; |a2dv2|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------+
; Source assignments for Top-level Entity: |a2dv2                ;
+------------------------------+-------+------+------------------+
; Assignment                   ; Value ; From ; To               ;
+------------------------------+-------+------+------------------+
; PRESERVE_REGISTER            ; on    ; -    ; o_sine_p[13]     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; o_sine_p[13]     ;
; PRESERVE_REGISTER            ; on    ; -    ; o_sine_p[12]     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; o_sine_p[12]     ;
; PRESERVE_REGISTER            ; on    ; -    ; o_sine_p[11]     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; o_sine_p[11]     ;
; PRESERVE_REGISTER            ; on    ; -    ; o_sine_p[10]     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; o_sine_p[10]     ;
; PRESERVE_REGISTER            ; on    ; -    ; o_sine_p[9]      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; o_sine_p[9]      ;
; PRESERVE_REGISTER            ; on    ; -    ; o_sine_p[8]      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; o_sine_p[8]      ;
; PRESERVE_REGISTER            ; on    ; -    ; o_sine_p[7]      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; o_sine_p[7]      ;
; PRESERVE_REGISTER            ; on    ; -    ; o_sine_p[6]      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; o_sine_p[6]      ;
; PRESERVE_REGISTER            ; on    ; -    ; o_sine_p[5]      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; o_sine_p[5]      ;
; PRESERVE_REGISTER            ; on    ; -    ; o_sine_p[4]      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; o_sine_p[4]      ;
; PRESERVE_REGISTER            ; on    ; -    ; o_sine_p[3]      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; o_sine_p[3]      ;
; PRESERVE_REGISTER            ; on    ; -    ; o_sine_p[2]      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; o_sine_p[2]      ;
; PRESERVE_REGISTER            ; on    ; -    ; o_sine_p[1]      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; o_sine_p[1]      ;
; PRESERVE_REGISTER            ; on    ; -    ; o_sine_p[0]      ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; o_sine_p[0]      ;
; PRESERVE_REGISTER            ; on    ; -    ; a2da_data[13]    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; a2da_data[13]    ;
; PRESERVE_REGISTER            ; on    ; -    ; a2da_data[12]    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; a2da_data[12]    ;
; PRESERVE_REGISTER            ; on    ; -    ; a2da_data[11]    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; a2da_data[11]    ;
; PRESERVE_REGISTER            ; on    ; -    ; a2da_data[10]    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; a2da_data[10]    ;
; PRESERVE_REGISTER            ; on    ; -    ; a2da_data[9]     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; a2da_data[9]     ;
; PRESERVE_REGISTER            ; on    ; -    ; a2da_data[8]     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; a2da_data[8]     ;
; PRESERVE_REGISTER            ; on    ; -    ; a2da_data[7]     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; a2da_data[7]     ;
; PRESERVE_REGISTER            ; on    ; -    ; a2da_data[6]     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; a2da_data[6]     ;
; PRESERVE_REGISTER            ; on    ; -    ; a2da_data[5]     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; a2da_data[5]     ;
; PRESERVE_REGISTER            ; on    ; -    ; a2da_data[4]     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; a2da_data[4]     ;
; PRESERVE_REGISTER            ; on    ; -    ; a2da_data[3]     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; a2da_data[3]     ;
; PRESERVE_REGISTER            ; on    ; -    ; a2da_data[2]     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; a2da_data[2]     ;
; PRESERVE_REGISTER            ; on    ; -    ; a2da_data[1]     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; a2da_data[1]     ;
; PRESERVE_REGISTER            ; on    ; -    ; a2da_data[0]     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; a2da_data[0]     ;
; PRESERVE_REGISTER            ; on    ; -    ; a2db_data[13]    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; a2db_data[13]    ;
; PRESERVE_REGISTER            ; on    ; -    ; a2db_data[12]    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; a2db_data[12]    ;
; PRESERVE_REGISTER            ; on    ; -    ; a2db_data[11]    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; a2db_data[11]    ;
; PRESERVE_REGISTER            ; on    ; -    ; a2db_data[10]    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; a2db_data[10]    ;
; PRESERVE_REGISTER            ; on    ; -    ; a2db_data[9]     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; a2db_data[9]     ;
; PRESERVE_REGISTER            ; on    ; -    ; a2db_data[8]     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; a2db_data[8]     ;
; PRESERVE_REGISTER            ; on    ; -    ; a2db_data[7]     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; a2db_data[7]     ;
; PRESERVE_REGISTER            ; on    ; -    ; a2db_data[6]     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; a2db_data[6]     ;
; PRESERVE_REGISTER            ; on    ; -    ; a2db_data[5]     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; a2db_data[5]     ;
; PRESERVE_REGISTER            ; on    ; -    ; a2db_data[4]     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; a2db_data[4]     ;
; PRESERVE_REGISTER            ; on    ; -    ; a2db_data[3]     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; a2db_data[3]     ;
; PRESERVE_REGISTER            ; on    ; -    ; a2db_data[2]     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; a2db_data[2]     ;
; PRESERVE_REGISTER            ; on    ; -    ; a2db_data[1]     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; a2db_data[1]     ;
; PRESERVE_REGISTER            ; on    ; -    ; a2db_data[0]     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; a2db_data[0]     ;
; PRESERVE_REGISTER            ; on    ; -    ; sram_address[0]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sram_address[0]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sram_address[1]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sram_address[1]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sram_address[2]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sram_address[2]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sram_address[3]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sram_address[3]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sram_address[4]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sram_address[4]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sram_address[5]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sram_address[5]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sram_address[6]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sram_address[6]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sram_address[7]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sram_address[7]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sram_address[8]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sram_address[8]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sram_address[9]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sram_address[9]  ;
; PRESERVE_REGISTER            ; on    ; -    ; sram_address[10] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sram_address[10] ;
; PRESERVE_REGISTER            ; on    ; -    ; sram_address[11] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sram_address[11] ;
; PRESERVE_REGISTER            ; on    ; -    ; sram_address[12] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sram_address[12] ;
; PRESERVE_REGISTER            ; on    ; -    ; sram_address[13] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sram_address[13] ;
; PRESERVE_REGISTER            ; on    ; -    ; sram_address[14] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sram_address[14] ;
; PRESERVE_REGISTER            ; on    ; -    ; sram_address[15] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sram_address[15] ;
; PRESERVE_REGISTER            ; on    ; -    ; sram_address[16] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sram_address[16] ;
; PRESERVE_REGISTER            ; on    ; -    ; sram_address[17] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sram_address[17] ;
; PRESERVE_REGISTER            ; on    ; -    ; sram_address[18] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sram_address[18] ;
; PRESERVE_REGISTER            ; on    ; -    ; sram_address[19] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sram_address[19] ;
; PRESERVE_REGISTER            ; on    ; -    ; sram_address[20] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sram_address[20] ;
; PRESERVE_REGISTER            ; on    ; -    ; sram_address[21] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; sram_address[21] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_0[15]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_0[15]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_0[14]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_0[14]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_0[13]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_0[13]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_0[12]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_0[12]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_0[11]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_0[11]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_0[10]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_0[10]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_0[9]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_0[9]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_0[8]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_0[8]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_0[7]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_0[7]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_0[6]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_0[6]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_0[5]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_0[5]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_0[4]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_0[4]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_0[3]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_0[3]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_0[2]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_0[2]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_0[1]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_0[1]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_0[0]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_0[0]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_1[15]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_1[15]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_1[14]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_1[14]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_1[13]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_1[13]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_1[12]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_1[12]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_1[11]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_1[11]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_1[10]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_1[10]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_1[9]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_1[9]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_1[8]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_1[8]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_1[7]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_1[7]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_1[6]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_1[6]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_1[5]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_1[5]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_1[4]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_1[4]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_1[3]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_1[3]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_1[2]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_1[2]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_1[1]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_1[1]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_1[0]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_1[0]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_2[15]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_2[15]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_2[14]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_2[14]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_2[13]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_2[13]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_2[12]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_2[12]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_2[11]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_2[11]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_2[10]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_2[10]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_2[9]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_2[9]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_2[8]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_2[8]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_2[7]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_2[7]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_2[6]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_2[6]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_2[5]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_2[5]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_2[4]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_2[4]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_2[3]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_2[3]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_2[2]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_2[2]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_2[1]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_2[1]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_2[0]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_2[0]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_3[15]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_3[15]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_3[14]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_3[14]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_3[13]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_3[13]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_3[12]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_3[12]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_3[11]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_3[11]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_3[10]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_3[10]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_3[9]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_3[9]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_3[8]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_3[8]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_3[7]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_3[7]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_3[6]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_3[6]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_3[5]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_3[5]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_3[4]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_3[4]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_3[3]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_3[3]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_3[2]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_3[2]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_3[1]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_3[1]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_3[0]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_3[0]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_4[15]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_4[15]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_4[14]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_4[14]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_4[13]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_4[13]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_4[12]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_4[12]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_4[11]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_4[11]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_4[10]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_4[10]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_4[9]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_4[9]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_4[8]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_4[8]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_4[7]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_4[7]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_4[6]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_4[6]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_4[5]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_4[5]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_4[4]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_4[4]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_4[3]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_4[3]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_4[2]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_4[2]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_4[1]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_4[1]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_4[0]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_4[0]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_5[15]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_5[15]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_5[14]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_5[14]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_5[13]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_5[13]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_5[12]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_5[12]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_5[11]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_5[11]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_5[10]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_5[10]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_5[9]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_5[9]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_5[8]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_5[8]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_5[7]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_5[7]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_5[6]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_5[6]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_5[5]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_5[5]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_5[4]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_5[4]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_5[3]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_5[3]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_5[2]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_5[2]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_5[1]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_5[1]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_5[0]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_5[0]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_6[15]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_6[15]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_6[14]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_6[14]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_6[13]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_6[13]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_6[12]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_6[12]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_6[11]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_6[11]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_6[10]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_6[10]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_6[9]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_6[9]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_6[8]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_6[8]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_6[7]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_6[7]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_6[6]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_6[6]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_6[5]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_6[5]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_6[4]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_6[4]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_6[3]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_6[3]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_6[2]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_6[2]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_6[1]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_6[1]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_6[0]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_6[0]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_7[15]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_7[15]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_7[14]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_7[14]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_7[13]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_7[13]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_7[12]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_7[12]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_7[11]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_7[11]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_7[10]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_7[10]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_7[9]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_7[9]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_7[8]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_7[8]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_7[7]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_7[7]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_7[6]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_7[6]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_7[5]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_7[5]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_7[4]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_7[4]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_7[3]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_7[3]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_7[2]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_7[2]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_7[1]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_7[1]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_7[0]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_7[0]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_8[15]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_8[15]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_8[14]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_8[14]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_8[13]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_8[13]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_8[12]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_8[12]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_8[11]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_8[11]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_8[10]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_8[10]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_8[9]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_8[9]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_8[8]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_8[8]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_8[7]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_8[7]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_8[6]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_8[6]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_8[5]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_8[5]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_8[4]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_8[4]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_8[3]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_8[3]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_8[2]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_8[2]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_8[1]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_8[1]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_8[0]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_8[0]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_9[15]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_9[15]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_9[14]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_9[14]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_9[13]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_9[13]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_9[12]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_9[12]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_9[11]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_9[11]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_9[10]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_9[10]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_9[9]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_9[9]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_9[8]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_9[8]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_9[7]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_9[7]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_9[6]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_9[6]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_9[5]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_9[5]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_9[4]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_9[4]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_9[3]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_9[3]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_9[2]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_9[2]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_9[1]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_9[1]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_9[0]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_9[0]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_10[15]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_10[15]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_10[14]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_10[14]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_10[13]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_10[13]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_10[12]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_10[12]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_10[11]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_10[11]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_10[10]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_10[10]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_10[9]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_10[9]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_10[8]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_10[8]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_10[7]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_10[7]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_10[6]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_10[6]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_10[5]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_10[5]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_10[4]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_10[4]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_10[3]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_10[3]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_10[2]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_10[2]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_10[1]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_10[1]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_10[0]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_10[0]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_11[15]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_11[15]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_11[14]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_11[14]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_11[13]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_11[13]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_11[12]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_11[12]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_11[11]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_11[11]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_11[10]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_11[10]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_11[9]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_11[9]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_11[8]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_11[8]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_11[7]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_11[7]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_11[6]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_11[6]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_11[5]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_11[5]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_11[4]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_11[4]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_11[3]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_11[3]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_11[2]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_11[2]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_11[1]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_11[1]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_11[0]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_11[0]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_12[15]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_12[15]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_12[14]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_12[14]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_12[13]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_12[13]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_12[12]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_12[12]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_12[11]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_12[11]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_12[10]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_12[10]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_12[9]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_12[9]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_12[8]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_12[8]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_12[7]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_12[7]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_12[6]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_12[6]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_12[5]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_12[5]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_12[4]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_12[4]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_12[3]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_12[3]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_12[2]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_12[2]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_12[1]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_12[1]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_12[0]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_12[0]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_13[15]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_13[15]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_13[14]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_13[14]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_13[13]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_13[13]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_13[12]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_13[12]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_13[11]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_13[11]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_13[10]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_13[10]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_13[9]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_13[9]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_13[8]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_13[8]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_13[7]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_13[7]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_13[6]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_13[6]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_13[5]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_13[5]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_13[4]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_13[4]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_13[3]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_13[3]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_13[2]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_13[2]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_13[1]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_13[1]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_13[0]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_13[0]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_14[15]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_14[15]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_14[14]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_14[14]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_14[13]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_14[13]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_14[12]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_14[12]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_14[11]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_14[11]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_14[10]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_14[10]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_14[9]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_14[9]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_14[8]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_14[8]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_14[7]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_14[7]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_14[6]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_14[6]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_14[5]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_14[5]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_14[4]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_14[4]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_14[3]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_14[3]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_14[2]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_14[2]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_14[1]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_14[1]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_14[0]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_14[0]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_15[15]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_15[15]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_15[14]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_15[14]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_15[13]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_15[13]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_15[12]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_15[12]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_15[11]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_15[11]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_15[10]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_15[10]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_15[9]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_15[9]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_15[8]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_15[8]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_15[7]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_15[7]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_15[6]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_15[6]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_15[5]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_15[5]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_15[4]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_15[4]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_15[3]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_15[3]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_15[2]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_15[2]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_15[1]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_15[1]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; f_15[0]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; f_15[0]          ;
+------------------------------+-------+------+------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|altsyncram_36d2:altsyncram1 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|altsyncram_nrc2:altsyncram1 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                     ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                      ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated ;
+---------------------------------------+------------------------+------+-----------------------------------------+
; Assignment                            ; Value                  ; From ; To                                      ;
+---------------------------------------+------------------------+------+-----------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF                    ; -    ; -                                       ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF                    ; -    ; -                                       ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF                    ; -    ; -                                       ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 3                      ; -    ; -                                       ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_lsb_aeb                   ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rdemp_eq_comp_lsb_aeb                   ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_lsb_aeb                   ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_msb_aeb                   ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rdemp_eq_comp_msb_aeb                   ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_msb_aeb                   ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rs_dgwp_reg                             ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rs_dgwp_reg                             ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_lsb_mux_reg              ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; wrfull_eq_comp_lsb_mux_reg              ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_msb_mux_reg              ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; wrfull_eq_comp_msb_mux_reg              ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; ws_dgrp_reg                             ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; ws_dgrp_reg                             ;
+---------------------------------------+------------------------+------+-----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                          ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity2a0                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity1                                                                                                     ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_m5c:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                          ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter4a0                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity5                                                                                                     ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|altsyncram_0pu:fifo_ram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                            ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                             ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                              ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_h9l:ws_dgrp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                            ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe8 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                             ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                              ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                              ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit0                                                                                ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                        ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                   ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming ;
+---------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment    ; Value ; From ; To                                                                                                                                                                                                       ;
+---------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; GLOBAL_SIGNAL ; OFF   ; -    ; clock_sense_reset_n                                                                                                                                                                                      ;
+---------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                          ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                     ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                        ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[6]                                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[6]                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[5]                                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[5]                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[4]                                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[4]                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[3]                                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[3]                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[2]                                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[2]                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                                                               ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[1]                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[1]                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[1]                                                                                                                                                                                                                                          ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                                                               ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[6]                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[6]                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[6]                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[5]                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[5]                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[5]                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[4]                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[4]                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[4]                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[3]                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[3]                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[3]                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[2]                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[2]                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[2]                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[1]                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[1]                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[1]                                                                                                                                                                                                                                          ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                                     ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; src_data[7]                                                                                                                                                                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[6]                                                                                                                                                                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[5]                                                                                                                                                                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[4]                                                                                                                                                                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[3]                                                                                                                                                                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[2]                                                                                                                                                                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[1]                                                                                                                                                                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[0]                                                                                                                                                                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[0]~reg0                                                                                                                                                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[7]~reg0                                                                                                                                                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[6]~reg0                                                                                                                                                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[5]~reg0                                                                                                                                                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[4]~reg0                                                                                                                                                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[3]~reg0                                                                                                                                                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[2]~reg0                                                                                                                                                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[1]~reg0                                                                                                                                                                                       ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                          ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[6]                                                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[6]                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[5]                                                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[5]                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[4]                                                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[4]                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[3]                                                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[3]                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[2]                                                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[2]                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                     ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                             ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                         ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                             ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO ;
+---------------------------------+-------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                      ;
+---------------------------------+-------+------+-------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                       ;
+---------------------------------+-------+------+-------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated ;
+---------------------------------------+------------------------+------+-----------------------------------------------------------------------------+
; Assignment                            ; Value                  ; From ; To                                                                          ;
+---------------------------------------+------------------------+------+-----------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF                    ; -    ; -                                                                           ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF                    ; -    ; -                                                                           ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF                    ; -    ; -                                                                           ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 3                      ; -    ; -                                                                           ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_lsb_aeb                                                       ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rdemp_eq_comp_lsb_aeb                                                       ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_lsb_aeb                                                       ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_msb_aeb                                                       ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rdemp_eq_comp_msb_aeb                                                       ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_msb_aeb                                                       ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rs_dgwp_reg                                                                 ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rs_dgwp_reg                                                                 ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_lsb_mux_reg                                                  ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; wrfull_eq_comp_lsb_mux_reg                                                  ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_msb_mux_reg                                                  ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; wrfull_eq_comp_msb_mux_reg                                                  ;
; POWER_UP_LEVEL                        ; LOW                    ; -    ; wrptr_g                                                                     ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; ws_dgrp_reg                                                                 ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; ws_dgrp_reg                                                                 ;
+---------------------------------------+------------------------+------+-----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                              ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter1a0                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity2                                                                                                                                         ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                              ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter4a0                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity5                                                                                                                                         ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_k9l:rs_dgwp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                                ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_k9l:rs_dgwp|dffpipe_5v8:dffpipe6 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_brp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                    ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                     ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_bwp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                    ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                     ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_l9l:ws_dgrp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                                ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_l9l:ws_dgrp|dffpipe_6v8:dffpipe9 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|altsyncram_q2d2:altsyncram1 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|altsyncram_ftb1:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                   ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|sram_access_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                           ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                          ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                        ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|sram_access_mm_interconnect_0_cmd_demux:cmd_demux_001 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                               ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                            ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|sram_access_mm_interconnect_0_cmd_demux:cmd_demux_002 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                               ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                            ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|sram_access_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                           ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                          ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                        ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                         ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                     ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                     ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                             ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                         ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sram_access:sram_abc|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                             ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                         ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sram_access:sram_abc|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                             ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------+
; Source assignments for sld_signaltap:CIC_20output_20only ;
+-----------------+-------+------+-------------------------+
; Assignment      ; Value ; From ; To                      ;
+-----------------+-------+------+-------------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                       ;
+-----------------+-------+------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_0qg1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |a2dv2 ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; INIT           ; 0     ; Unsigned Binary                              ;
; INCREMENT      ; 1     ; Unsigned Binary                              ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL_200MHz:PLL_200MHz_inst|altpll:altpll_component ;
+-------------------------------+------------------------------+----------------------------------+
; Parameter Name                ; Value                        ; Type                             ;
+-------------------------------+------------------------------+----------------------------------+
; OPERATION_MODE                ; SOURCE_SYNCHRONOUS           ; Untyped                          ;
; PLL_TYPE                      ; AUTO                         ; Untyped                          ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=PLL_200MHz ; Untyped                          ;
; QUALIFY_CONF_DONE             ; OFF                          ; Untyped                          ;
; COMPENSATE_CLOCK              ; CLK0                         ; Untyped                          ;
; SCAN_CHAIN                    ; LONG                         ; Untyped                          ;
; PRIMARY_CLOCK                 ; INCLK0                       ; Untyped                          ;
; INCLK0_INPUT_FREQUENCY        ; 20000                        ; Signed Integer                   ;
; INCLK1_INPUT_FREQUENCY        ; 0                            ; Untyped                          ;
; GATE_LOCK_SIGNAL              ; NO                           ; Untyped                          ;
; GATE_LOCK_COUNTER             ; 0                            ; Untyped                          ;
; LOCK_HIGH                     ; 1                            ; Untyped                          ;
; LOCK_LOW                      ; 1                            ; Untyped                          ;
; VALID_LOCK_MULTIPLIER         ; 1                            ; Untyped                          ;
; INVALID_LOCK_MULTIPLIER       ; 5                            ; Untyped                          ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                          ; Untyped                          ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                          ; Untyped                          ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                          ; Untyped                          ;
; SKIP_VCO                      ; OFF                          ; Untyped                          ;
; SWITCH_OVER_COUNTER           ; 0                            ; Untyped                          ;
; SWITCH_OVER_TYPE              ; AUTO                         ; Untyped                          ;
; FEEDBACK_SOURCE               ; EXTCLK0                      ; Untyped                          ;
; BANDWIDTH                     ; 0                            ; Untyped                          ;
; BANDWIDTH_TYPE                ; LOW                          ; Untyped                          ;
; SPREAD_FREQUENCY              ; 0                            ; Untyped                          ;
; DOWN_SPREAD                   ; 0                            ; Untyped                          ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                          ; Untyped                          ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                          ; Untyped                          ;
; CLK9_MULTIPLY_BY              ; 0                            ; Untyped                          ;
; CLK8_MULTIPLY_BY              ; 0                            ; Untyped                          ;
; CLK7_MULTIPLY_BY              ; 0                            ; Untyped                          ;
; CLK6_MULTIPLY_BY              ; 0                            ; Untyped                          ;
; CLK5_MULTIPLY_BY              ; 1                            ; Untyped                          ;
; CLK4_MULTIPLY_BY              ; 1                            ; Signed Integer                   ;
; CLK3_MULTIPLY_BY              ; 1                            ; Untyped                          ;
; CLK2_MULTIPLY_BY              ; 1                            ; Untyped                          ;
; CLK1_MULTIPLY_BY              ; 1                            ; Untyped                          ;
; CLK0_MULTIPLY_BY              ; 1                            ; Signed Integer                   ;
; CLK9_DIVIDE_BY                ; 0                            ; Untyped                          ;
; CLK8_DIVIDE_BY                ; 0                            ; Untyped                          ;
; CLK7_DIVIDE_BY                ; 0                            ; Untyped                          ;
; CLK6_DIVIDE_BY                ; 0                            ; Untyped                          ;
; CLK5_DIVIDE_BY                ; 1                            ; Untyped                          ;
; CLK4_DIVIDE_BY                ; 50                           ; Signed Integer                   ;
; CLK3_DIVIDE_BY                ; 1                            ; Untyped                          ;
; CLK2_DIVIDE_BY                ; 1                            ; Untyped                          ;
; CLK1_DIVIDE_BY                ; 1                            ; Untyped                          ;
; CLK0_DIVIDE_BY                ; 25                           ; Signed Integer                   ;
; CLK9_PHASE_SHIFT              ; 0                            ; Untyped                          ;
; CLK8_PHASE_SHIFT              ; 0                            ; Untyped                          ;
; CLK7_PHASE_SHIFT              ; 0                            ; Untyped                          ;
; CLK6_PHASE_SHIFT              ; 0                            ; Untyped                          ;
; CLK5_PHASE_SHIFT              ; 0                            ; Untyped                          ;
; CLK4_PHASE_SHIFT              ; 0                            ; Untyped                          ;
; CLK3_PHASE_SHIFT              ; 0                            ; Untyped                          ;
; CLK2_PHASE_SHIFT              ; 0                            ; Untyped                          ;
; CLK1_PHASE_SHIFT              ; 0                            ; Untyped                          ;
; CLK0_PHASE_SHIFT              ; 0                            ; Untyped                          ;
; CLK5_TIME_DELAY               ; 0                            ; Untyped                          ;
; CLK4_TIME_DELAY               ; 0                            ; Untyped                          ;
; CLK3_TIME_DELAY               ; 0                            ; Untyped                          ;
; CLK2_TIME_DELAY               ; 0                            ; Untyped                          ;
; CLK1_TIME_DELAY               ; 0                            ; Untyped                          ;
; CLK0_TIME_DELAY               ; 0                            ; Untyped                          ;
; CLK9_DUTY_CYCLE               ; 50                           ; Untyped                          ;
; CLK8_DUTY_CYCLE               ; 50                           ; Untyped                          ;
; CLK7_DUTY_CYCLE               ; 50                           ; Untyped                          ;
; CLK6_DUTY_CYCLE               ; 50                           ; Untyped                          ;
; CLK5_DUTY_CYCLE               ; 50                           ; Untyped                          ;
; CLK4_DUTY_CYCLE               ; 50                           ; Signed Integer                   ;
; CLK3_DUTY_CYCLE               ; 50                           ; Untyped                          ;
; CLK2_DUTY_CYCLE               ; 50                           ; Untyped                          ;
; CLK1_DUTY_CYCLE               ; 50                           ; Untyped                          ;
; CLK0_DUTY_CYCLE               ; 50                           ; Signed Integer                   ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                          ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                          ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                          ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                          ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                          ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                          ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                          ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                          ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                          ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                          ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                          ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                          ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                          ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                          ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                          ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                          ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                          ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                          ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                          ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                          ;
; LOCK_WINDOW_UI                ;  0.05                        ; Untyped                          ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                       ; Untyped                          ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                       ; Untyped                          ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                       ; Untyped                          ;
; DPA_MULTIPLY_BY               ; 0                            ; Untyped                          ;
; DPA_DIVIDE_BY                 ; 1                            ; Untyped                          ;
; DPA_DIVIDER                   ; 0                            ; Untyped                          ;
; EXTCLK3_MULTIPLY_BY           ; 1                            ; Untyped                          ;
; EXTCLK2_MULTIPLY_BY           ; 1                            ; Untyped                          ;
; EXTCLK1_MULTIPLY_BY           ; 1                            ; Untyped                          ;
; EXTCLK0_MULTIPLY_BY           ; 1                            ; Untyped                          ;
; EXTCLK3_DIVIDE_BY             ; 1                            ; Untyped                          ;
; EXTCLK2_DIVIDE_BY             ; 1                            ; Untyped                          ;
; EXTCLK1_DIVIDE_BY             ; 1                            ; Untyped                          ;
; EXTCLK0_DIVIDE_BY             ; 1                            ; Untyped                          ;
; EXTCLK3_PHASE_SHIFT           ; 0                            ; Untyped                          ;
; EXTCLK2_PHASE_SHIFT           ; 0                            ; Untyped                          ;
; EXTCLK1_PHASE_SHIFT           ; 0                            ; Untyped                          ;
; EXTCLK0_PHASE_SHIFT           ; 0                            ; Untyped                          ;
; EXTCLK3_TIME_DELAY            ; 0                            ; Untyped                          ;
; EXTCLK2_TIME_DELAY            ; 0                            ; Untyped                          ;
; EXTCLK1_TIME_DELAY            ; 0                            ; Untyped                          ;
; EXTCLK0_TIME_DELAY            ; 0                            ; Untyped                          ;
; EXTCLK3_DUTY_CYCLE            ; 50                           ; Untyped                          ;
; EXTCLK2_DUTY_CYCLE            ; 50                           ; Untyped                          ;
; EXTCLK1_DUTY_CYCLE            ; 50                           ; Untyped                          ;
; EXTCLK0_DUTY_CYCLE            ; 50                           ; Untyped                          ;
; VCO_MULTIPLY_BY               ; 0                            ; Untyped                          ;
; VCO_DIVIDE_BY                 ; 0                            ; Untyped                          ;
; SCLKOUT0_PHASE_SHIFT          ; 0                            ; Untyped                          ;
; SCLKOUT1_PHASE_SHIFT          ; 0                            ; Untyped                          ;
; VCO_MIN                       ; 0                            ; Untyped                          ;
; VCO_MAX                       ; 0                            ; Untyped                          ;
; VCO_CENTER                    ; 0                            ; Untyped                          ;
; PFD_MIN                       ; 0                            ; Untyped                          ;
; PFD_MAX                       ; 0                            ; Untyped                          ;
; M_INITIAL                     ; 0                            ; Untyped                          ;
; M                             ; 0                            ; Untyped                          ;
; N                             ; 1                            ; Untyped                          ;
; M2                            ; 1                            ; Untyped                          ;
; N2                            ; 1                            ; Untyped                          ;
; SS                            ; 1                            ; Untyped                          ;
; C0_HIGH                       ; 0                            ; Untyped                          ;
; C1_HIGH                       ; 0                            ; Untyped                          ;
; C2_HIGH                       ; 0                            ; Untyped                          ;
; C3_HIGH                       ; 0                            ; Untyped                          ;
; C4_HIGH                       ; 0                            ; Untyped                          ;
; C5_HIGH                       ; 0                            ; Untyped                          ;
; C6_HIGH                       ; 0                            ; Untyped                          ;
; C7_HIGH                       ; 0                            ; Untyped                          ;
; C8_HIGH                       ; 0                            ; Untyped                          ;
; C9_HIGH                       ; 0                            ; Untyped                          ;
; C0_LOW                        ; 0                            ; Untyped                          ;
; C1_LOW                        ; 0                            ; Untyped                          ;
; C2_LOW                        ; 0                            ; Untyped                          ;
; C3_LOW                        ; 0                            ; Untyped                          ;
; C4_LOW                        ; 0                            ; Untyped                          ;
; C5_LOW                        ; 0                            ; Untyped                          ;
; C6_LOW                        ; 0                            ; Untyped                          ;
; C7_LOW                        ; 0                            ; Untyped                          ;
; C8_LOW                        ; 0                            ; Untyped                          ;
; C9_LOW                        ; 0                            ; Untyped                          ;
; C0_INITIAL                    ; 0                            ; Untyped                          ;
; C1_INITIAL                    ; 0                            ; Untyped                          ;
; C2_INITIAL                    ; 0                            ; Untyped                          ;
; C3_INITIAL                    ; 0                            ; Untyped                          ;
; C4_INITIAL                    ; 0                            ; Untyped                          ;
; C5_INITIAL                    ; 0                            ; Untyped                          ;
; C6_INITIAL                    ; 0                            ; Untyped                          ;
; C7_INITIAL                    ; 0                            ; Untyped                          ;
; C8_INITIAL                    ; 0                            ; Untyped                          ;
; C9_INITIAL                    ; 0                            ; Untyped                          ;
; C0_MODE                       ; BYPASS                       ; Untyped                          ;
; C1_MODE                       ; BYPASS                       ; Untyped                          ;
; C2_MODE                       ; BYPASS                       ; Untyped                          ;
; C3_MODE                       ; BYPASS                       ; Untyped                          ;
; C4_MODE                       ; BYPASS                       ; Untyped                          ;
; C5_MODE                       ; BYPASS                       ; Untyped                          ;
; C6_MODE                       ; BYPASS                       ; Untyped                          ;
; C7_MODE                       ; BYPASS                       ; Untyped                          ;
; C8_MODE                       ; BYPASS                       ; Untyped                          ;
; C9_MODE                       ; BYPASS                       ; Untyped                          ;
; C0_PH                         ; 0                            ; Untyped                          ;
; C1_PH                         ; 0                            ; Untyped                          ;
; C2_PH                         ; 0                            ; Untyped                          ;
; C3_PH                         ; 0                            ; Untyped                          ;
; C4_PH                         ; 0                            ; Untyped                          ;
; C5_PH                         ; 0                            ; Untyped                          ;
; C6_PH                         ; 0                            ; Untyped                          ;
; C7_PH                         ; 0                            ; Untyped                          ;
; C8_PH                         ; 0                            ; Untyped                          ;
; C9_PH                         ; 0                            ; Untyped                          ;
; L0_HIGH                       ; 1                            ; Untyped                          ;
; L1_HIGH                       ; 1                            ; Untyped                          ;
; G0_HIGH                       ; 1                            ; Untyped                          ;
; G1_HIGH                       ; 1                            ; Untyped                          ;
; G2_HIGH                       ; 1                            ; Untyped                          ;
; G3_HIGH                       ; 1                            ; Untyped                          ;
; E0_HIGH                       ; 1                            ; Untyped                          ;
; E1_HIGH                       ; 1                            ; Untyped                          ;
; E2_HIGH                       ; 1                            ; Untyped                          ;
; E3_HIGH                       ; 1                            ; Untyped                          ;
; L0_LOW                        ; 1                            ; Untyped                          ;
; L1_LOW                        ; 1                            ; Untyped                          ;
; G0_LOW                        ; 1                            ; Untyped                          ;
; G1_LOW                        ; 1                            ; Untyped                          ;
; G2_LOW                        ; 1                            ; Untyped                          ;
; G3_LOW                        ; 1                            ; Untyped                          ;
; E0_LOW                        ; 1                            ; Untyped                          ;
; E1_LOW                        ; 1                            ; Untyped                          ;
; E2_LOW                        ; 1                            ; Untyped                          ;
; E3_LOW                        ; 1                            ; Untyped                          ;
; L0_INITIAL                    ; 1                            ; Untyped                          ;
; L1_INITIAL                    ; 1                            ; Untyped                          ;
; G0_INITIAL                    ; 1                            ; Untyped                          ;
; G1_INITIAL                    ; 1                            ; Untyped                          ;
; G2_INITIAL                    ; 1                            ; Untyped                          ;
; G3_INITIAL                    ; 1                            ; Untyped                          ;
; E0_INITIAL                    ; 1                            ; Untyped                          ;
; E1_INITIAL                    ; 1                            ; Untyped                          ;
; E2_INITIAL                    ; 1                            ; Untyped                          ;
; E3_INITIAL                    ; 1                            ; Untyped                          ;
; L0_MODE                       ; BYPASS                       ; Untyped                          ;
; L1_MODE                       ; BYPASS                       ; Untyped                          ;
; G0_MODE                       ; BYPASS                       ; Untyped                          ;
; G1_MODE                       ; BYPASS                       ; Untyped                          ;
; G2_MODE                       ; BYPASS                       ; Untyped                          ;
; G3_MODE                       ; BYPASS                       ; Untyped                          ;
; E0_MODE                       ; BYPASS                       ; Untyped                          ;
; E1_MODE                       ; BYPASS                       ; Untyped                          ;
; E2_MODE                       ; BYPASS                       ; Untyped                          ;
; E3_MODE                       ; BYPASS                       ; Untyped                          ;
; L0_PH                         ; 0                            ; Untyped                          ;
; L1_PH                         ; 0                            ; Untyped                          ;
; G0_PH                         ; 0                            ; Untyped                          ;
; G1_PH                         ; 0                            ; Untyped                          ;
; G2_PH                         ; 0                            ; Untyped                          ;
; G3_PH                         ; 0                            ; Untyped                          ;
; E0_PH                         ; 0                            ; Untyped                          ;
; E1_PH                         ; 0                            ; Untyped                          ;
; E2_PH                         ; 0                            ; Untyped                          ;
; E3_PH                         ; 0                            ; Untyped                          ;
; M_PH                          ; 0                            ; Untyped                          ;
; C1_USE_CASC_IN                ; OFF                          ; Untyped                          ;
; C2_USE_CASC_IN                ; OFF                          ; Untyped                          ;
; C3_USE_CASC_IN                ; OFF                          ; Untyped                          ;
; C4_USE_CASC_IN                ; OFF                          ; Untyped                          ;
; C5_USE_CASC_IN                ; OFF                          ; Untyped                          ;
; C6_USE_CASC_IN                ; OFF                          ; Untyped                          ;
; C7_USE_CASC_IN                ; OFF                          ; Untyped                          ;
; C8_USE_CASC_IN                ; OFF                          ; Untyped                          ;
; C9_USE_CASC_IN                ; OFF                          ; Untyped                          ;
; CLK0_COUNTER                  ; G0                           ; Untyped                          ;
; CLK1_COUNTER                  ; G0                           ; Untyped                          ;
; CLK2_COUNTER                  ; G0                           ; Untyped                          ;
; CLK3_COUNTER                  ; G0                           ; Untyped                          ;
; CLK4_COUNTER                  ; G0                           ; Untyped                          ;
; CLK5_COUNTER                  ; G0                           ; Untyped                          ;
; CLK6_COUNTER                  ; E0                           ; Untyped                          ;
; CLK7_COUNTER                  ; E1                           ; Untyped                          ;
; CLK8_COUNTER                  ; E2                           ; Untyped                          ;
; CLK9_COUNTER                  ; E3                           ; Untyped                          ;
; L0_TIME_DELAY                 ; 0                            ; Untyped                          ;
; L1_TIME_DELAY                 ; 0                            ; Untyped                          ;
; G0_TIME_DELAY                 ; 0                            ; Untyped                          ;
; G1_TIME_DELAY                 ; 0                            ; Untyped                          ;
; G2_TIME_DELAY                 ; 0                            ; Untyped                          ;
; G3_TIME_DELAY                 ; 0                            ; Untyped                          ;
; E0_TIME_DELAY                 ; 0                            ; Untyped                          ;
; E1_TIME_DELAY                 ; 0                            ; Untyped                          ;
; E2_TIME_DELAY                 ; 0                            ; Untyped                          ;
; E3_TIME_DELAY                 ; 0                            ; Untyped                          ;
; M_TIME_DELAY                  ; 0                            ; Untyped                          ;
; N_TIME_DELAY                  ; 0                            ; Untyped                          ;
; EXTCLK3_COUNTER               ; E3                           ; Untyped                          ;
; EXTCLK2_COUNTER               ; E2                           ; Untyped                          ;
; EXTCLK1_COUNTER               ; E1                           ; Untyped                          ;
; EXTCLK0_COUNTER               ; E0                           ; Untyped                          ;
; ENABLE0_COUNTER               ; L0                           ; Untyped                          ;
; ENABLE1_COUNTER               ; L0                           ; Untyped                          ;
; CHARGE_PUMP_CURRENT           ; 2                            ; Untyped                          ;
; LOOP_FILTER_R                 ;  1.000000                    ; Untyped                          ;
; LOOP_FILTER_C                 ; 5                            ; Untyped                          ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                         ; Untyped                          ;
; LOOP_FILTER_R_BITS            ; 9999                         ; Untyped                          ;
; LOOP_FILTER_C_BITS            ; 9999                         ; Untyped                          ;
; VCO_POST_SCALE                ; 0                            ; Untyped                          ;
; CLK2_OUTPUT_FREQUENCY         ; 0                            ; Untyped                          ;
; CLK1_OUTPUT_FREQUENCY         ; 0                            ; Untyped                          ;
; CLK0_OUTPUT_FREQUENCY         ; 0                            ; Untyped                          ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E                 ; Untyped                          ;
; PORT_CLKENA0                  ; PORT_UNUSED                  ; Untyped                          ;
; PORT_CLKENA1                  ; PORT_UNUSED                  ; Untyped                          ;
; PORT_CLKENA2                  ; PORT_UNUSED                  ; Untyped                          ;
; PORT_CLKENA3                  ; PORT_UNUSED                  ; Untyped                          ;
; PORT_CLKENA4                  ; PORT_UNUSED                  ; Untyped                          ;
; PORT_CLKENA5                  ; PORT_UNUSED                  ; Untyped                          ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY            ; Untyped                          ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY            ; Untyped                          ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY            ; Untyped                          ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY            ; Untyped                          ;
; PORT_EXTCLK0                  ; PORT_UNUSED                  ; Untyped                          ;
; PORT_EXTCLK1                  ; PORT_UNUSED                  ; Untyped                          ;
; PORT_EXTCLK2                  ; PORT_UNUSED                  ; Untyped                          ;
; PORT_EXTCLK3                  ; PORT_UNUSED                  ; Untyped                          ;
; PORT_CLKBAD0                  ; PORT_UNUSED                  ; Untyped                          ;
; PORT_CLKBAD1                  ; PORT_UNUSED                  ; Untyped                          ;
; PORT_CLK0                     ; PORT_USED                    ; Untyped                          ;
; PORT_CLK1                     ; PORT_UNUSED                  ; Untyped                          ;
; PORT_CLK2                     ; PORT_UNUSED                  ; Untyped                          ;
; PORT_CLK3                     ; PORT_UNUSED                  ; Untyped                          ;
; PORT_CLK4                     ; PORT_USED                    ; Untyped                          ;
; PORT_CLK5                     ; PORT_UNUSED                  ; Untyped                          ;
; PORT_CLK6                     ; PORT_UNUSED                  ; Untyped                          ;
; PORT_CLK7                     ; PORT_UNUSED                  ; Untyped                          ;
; PORT_CLK8                     ; PORT_UNUSED                  ; Untyped                          ;
; PORT_CLK9                     ; PORT_UNUSED                  ; Untyped                          ;
; PORT_SCANDATA                 ; PORT_UNUSED                  ; Untyped                          ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                  ; Untyped                          ;
; PORT_SCANDONE                 ; PORT_UNUSED                  ; Untyped                          ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY            ; Untyped                          ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY            ; Untyped                          ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                  ; Untyped                          ;
; PORT_CLKLOSS                  ; PORT_UNUSED                  ; Untyped                          ;
; PORT_INCLK1                   ; PORT_UNUSED                  ; Untyped                          ;
; PORT_INCLK0                   ; PORT_USED                    ; Untyped                          ;
; PORT_FBIN                     ; PORT_UNUSED                  ; Untyped                          ;
; PORT_PLLENA                   ; PORT_UNUSED                  ; Untyped                          ;
; PORT_CLKSWITCH                ; PORT_UNUSED                  ; Untyped                          ;
; PORT_ARESET                   ; PORT_USED                    ; Untyped                          ;
; PORT_PFDENA                   ; PORT_UNUSED                  ; Untyped                          ;
; PORT_SCANCLK                  ; PORT_UNUSED                  ; Untyped                          ;
; PORT_SCANACLR                 ; PORT_UNUSED                  ; Untyped                          ;
; PORT_SCANREAD                 ; PORT_UNUSED                  ; Untyped                          ;
; PORT_SCANWRITE                ; PORT_UNUSED                  ; Untyped                          ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY            ; Untyped                          ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY            ; Untyped                          ;
; PORT_LOCKED                   ; PORT_USED                    ; Untyped                          ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                  ; Untyped                          ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY            ; Untyped                          ;
; PORT_PHASEDONE                ; PORT_UNUSED                  ; Untyped                          ;
; PORT_PHASESTEP                ; PORT_UNUSED                  ; Untyped                          ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                  ; Untyped                          ;
; PORT_SCANCLKENA               ; PORT_UNUSED                  ; Untyped                          ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                  ; Untyped                          ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY            ; Untyped                          ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY            ; Untyped                          ;
; M_TEST_SOURCE                 ; 5                            ; Untyped                          ;
; C0_TEST_SOURCE                ; 5                            ; Untyped                          ;
; C1_TEST_SOURCE                ; 5                            ; Untyped                          ;
; C2_TEST_SOURCE                ; 5                            ; Untyped                          ;
; C3_TEST_SOURCE                ; 5                            ; Untyped                          ;
; C4_TEST_SOURCE                ; 5                            ; Untyped                          ;
; C5_TEST_SOURCE                ; 5                            ; Untyped                          ;
; C6_TEST_SOURCE                ; 5                            ; Untyped                          ;
; C7_TEST_SOURCE                ; 5                            ; Untyped                          ;
; C8_TEST_SOURCE                ; 5                            ; Untyped                          ;
; C9_TEST_SOURCE                ; 5                            ; Untyped                          ;
; CBXI_PARAMETER                ; PLL_200MHz_altpll            ; Untyped                          ;
; VCO_FREQUENCY_CONTROL         ; AUTO                         ; Untyped                          ;
; VCO_PHASE_SHIFT_STEP          ; 0                            ; Untyped                          ;
; WIDTH_CLOCK                   ; 5                            ; Signed Integer                   ;
; WIDTH_PHASECOUNTERSELECT      ; 4                            ; Untyped                          ;
; USING_FBMIMICBIDIR_PORT       ; OFF                          ; Untyped                          ;
; DEVICE_FAMILY                 ; Cyclone IV E                 ; Untyped                          ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                       ; Untyped                          ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                          ; Untyped                          ;
; AUTO_CARRY_CHAINS             ; ON                           ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS          ; OFF                          ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS           ; ON                           ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS        ; OFF                          ; IGNORE_CASCADE                   ;
+-------------------------------+------------------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                  ;
+------------------------------------+----------------------+-------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                               ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                               ;
; WIDTH_A                            ; 8                    ; Signed Integer                                        ;
; WIDTHAD_A                          ; 1                    ; Signed Integer                                        ;
; NUMWORDS_A                         ; 1                    ; Signed Integer                                        ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WIDTH_B                            ; 1                    ; Untyped                                               ;
; WIDTHAD_B                          ; 1                    ; Untyped                                               ;
; NUMWORDS_B                         ; 1                    ; Untyped                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; INIT_FILE                          ; delta_control.hex    ; Untyped                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                               ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                               ;
; CBXI_PARAMETER                     ; altsyncram_cmb1      ; Untyped                                               ;
+------------------------------------+----------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                ;
+------------------------------------+----------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                             ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                             ;
; WIDTH_A                            ; 8                    ; Signed Integer                                      ;
; WIDTHAD_A                          ; 1                    ; Signed Integer                                      ;
; NUMWORDS_A                         ; 1                    ; Signed Integer                                      ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WIDTH_B                            ; 1                    ; Untyped                                             ;
; WIDTHAD_B                          ; 1                    ; Untyped                                             ;
; NUMWORDS_B                         ; 1                    ; Untyped                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; INIT_FILE                          ; buffer_tap.hex       ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                             ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_1ib1      ; Untyped                                             ;
+------------------------------------+----------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adaptive_fir:adaptive_fir_inst ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; W1             ; 12    ; Signed Integer                                     ;
; W2             ; 32    ; Signed Integer                                     ;
; L              ; 16    ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CIC:u0|CIC_cic_ii_0:cic_ii_0 ;
+-------------------+--------------+----------------------------------------+
; Parameter Name    ; Value        ; Type                                   ;
+-------------------+--------------+----------------------------------------+
; DEVICE_FAMILY     ; Cyclone IV E ; String                                 ;
; FILTER_TYPE       ; decimator    ; String                                 ;
; STAGES            ; 1            ; Signed Integer                         ;
; D_DELAY           ; 1            ; Signed Integer                         ;
; VRC_EN            ; 0            ; Signed Integer                         ;
; RCF_MAX           ; 992          ; Signed Integer                         ;
; RCF_MIN           ; 992          ; Signed Integer                         ;
; INTERFACES        ; 16           ; Signed Integer                         ;
; CH_PER_INT        ; 1            ; Signed Integer                         ;
; INT_USE_MEM       ; false        ; String                                 ;
; INT_MEM           ; auto         ; String                                 ;
; DIF_USE_MEM       ; false        ; String                                 ;
; DIF_MEM           ; auto         ; String                                 ;
; IN_WIDTH          ; 16           ; Signed Integer                         ;
; OUT_WIDTH         ; 16           ; Signed Integer                         ;
; ROUND_TYPE        ; H_PRUNE      ; String                                 ;
; PIPELINING        ; 0            ; Signed Integer                         ;
; C_STAGE_0_WIDTH   ; 17           ; Signed Integer                         ;
; C_STAGE_1_WIDTH   ; 0            ; Signed Integer                         ;
; C_STAGE_2_WIDTH   ; 0            ; Signed Integer                         ;
; C_STAGE_3_WIDTH   ; 0            ; Signed Integer                         ;
; C_STAGE_4_WIDTH   ; 0            ; Signed Integer                         ;
; C_STAGE_5_WIDTH   ; 0            ; Signed Integer                         ;
; C_STAGE_6_WIDTH   ; 0            ; Signed Integer                         ;
; C_STAGE_7_WIDTH   ; 0            ; Signed Integer                         ;
; C_STAGE_8_WIDTH   ; 0            ; Signed Integer                         ;
; C_STAGE_9_WIDTH   ; 0            ; Signed Integer                         ;
; C_STAGE_10_WIDTH  ; 0            ; Signed Integer                         ;
; C_STAGE_11_WIDTH  ; 0            ; Signed Integer                         ;
; MAX_C_STAGE_WIDTH ; 26           ; Signed Integer                         ;
; I_STAGE_0_WIDTH   ; 22           ; Signed Integer                         ;
; I_STAGE_1_WIDTH   ; 0            ; Signed Integer                         ;
; I_STAGE_2_WIDTH   ; 0            ; Signed Integer                         ;
; I_STAGE_3_WIDTH   ; 0            ; Signed Integer                         ;
; I_STAGE_4_WIDTH   ; 0            ; Signed Integer                         ;
; I_STAGE_5_WIDTH   ; 0            ; Signed Integer                         ;
; I_STAGE_6_WIDTH   ; 0            ; Signed Integer                         ;
; I_STAGE_7_WIDTH   ; 0            ; Signed Integer                         ;
; I_STAGE_8_WIDTH   ; 0            ; Signed Integer                         ;
; I_STAGE_9_WIDTH   ; 0            ; Signed Integer                         ;
; I_STAGE_10_WIDTH  ; 0            ; Signed Integer                         ;
; I_STAGE_11_WIDTH  ; 0            ; Signed Integer                         ;
; MAX_I_STAGE_WIDTH ; 26           ; Signed Integer                         ;
+-------------------+--------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+-------------------------------------------+-------------+--------------------------------------------------+
; Parameter Name                            ; Value       ; Type                                             ;
+-------------------------------------------+-------------+--------------------------------------------------+
; ACF_DISABLE_EMBEDDED_TIMING_CONSTRAINT    ; FALSE       ; Untyped                                          ;
; ACF_DISABLE_MLAB_RAM_USE                  ; FALSE       ; Untyped                                          ;
; ADD_RAM_OUTPUT_REGISTER                   ; OFF         ; Untyped                                          ;
; ADD_USEDW_MSB_BIT                         ; OFF         ; Untyped                                          ;
; CLOCKS_ARE_SYNCHRONIZED                   ; FALSE       ; Untyped                                          ;
; DELAY_RDUSEDW                             ; 1           ; Untyped                                          ;
; DELAY_WRUSEDW                             ; 1           ; Untyped                                          ;
; DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT ; FALSE       ; Untyped                                          ;
; ENABLE_ECC                                ; FALSE       ; Untyped                                          ;
; LPM_NUMWORDS                              ; 128         ; Signed Integer                                   ;
; LPM_SHOWAHEAD                             ; ON          ; Untyped                                          ;
; LPM_WIDTH                                 ; 48          ; Signed Integer                                   ;
; LPM_WIDTH_R                               ; 12          ; Signed Integer                                   ;
; LPM_WIDTHU                                ; 7           ; Signed Integer                                   ;
; LPM_WIDTHU_R                              ; 9           ; Signed Integer                                   ;
; MAXIMIZE_SPEED                            ; 5           ; Untyped                                          ;
; OVERFLOW_CHECKING                         ; ON          ; Untyped                                          ;
; RAM_BLOCK_TYPE                            ; AUTO        ; Untyped                                          ;
; RDSYNC_DELAYPIPE                          ; 5           ; Signed Integer                                   ;
; READ_ACLR_SYNCH                           ; OFF         ; Untyped                                          ;
; UNDERFLOW_CHECKING                        ; ON          ; Untyped                                          ;
; USE_EAB                                   ; ON          ; Untyped                                          ;
; WRITE_ACLR_SYNCH                          ; OFF         ; Untyped                                          ;
; WRSYNC_DELAYPIPE                          ; 5           ; Signed Integer                                   ;
; CBXI_PARAMETER                            ; dcfifo_vcg1 ; Untyped                                          ;
+-------------------------------------------+-------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sram_access:sram_abc|sram_access_VGA_clock:vga_clock|altera_up_altpll:video_pll ;
+----------------+------------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                           ;
+----------------+------------+------------------------------------------------------------------------------------------------+
; OUTCLK0_MULT   ; 1          ; Signed Integer                                                                                 ;
; OUTCLK0_DIV    ; 2          ; Signed Integer                                                                                 ;
; OUTCLK1_MULT   ; 1          ; Signed Integer                                                                                 ;
; OUTCLK1_DIV    ; 2          ; Signed Integer                                                                                 ;
; OUTCLK2_MULT   ; 2          ; Signed Integer                                                                                 ;
; OUTCLK2_DIV    ; 3          ; Signed Integer                                                                                 ;
; PHASE_SHIFT    ; 0          ; Signed Integer                                                                                 ;
; DEVICE_FAMILY  ; Cyclone IV ; String                                                                                         ;
+----------------+------------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sram_access:sram_abc|sram_access_VGA_clock:vga_clock|altera_up_altpll:video_pll|altpll:PLL_for_DE_Series_Boards ;
+-------------------------------+-------------------+----------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value             ; Type                                                                                                     ;
+-------------------------------+-------------------+----------------------------------------------------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                                                                                  ;
; PLL_TYPE                      ; FAST              ; Untyped                                                                                                  ;
; LPM_HINT                      ; UNUSED            ; Untyped                                                                                                  ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                                                                                  ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                                                                                  ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                                                                                  ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                                                                                  ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                                                                                           ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                                                                                  ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                                                                                  ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                                                                                  ;
; LOCK_HIGH                     ; 1                 ; Untyped                                                                                                  ;
; LOCK_LOW                      ; 1                 ; Untyped                                                                                                  ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Signed Integer                                                                                           ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Signed Integer                                                                                           ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                                                                                  ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                                                                                  ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                                                                                  ;
; SKIP_VCO                      ; OFF               ; Untyped                                                                                                  ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                                                                                  ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                                                                                  ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                                                                                  ;
; BANDWIDTH                     ; 0                 ; Untyped                                                                                                  ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                                                                                  ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                                                                                  ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                                                                                  ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                                                                                  ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                                                                                  ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                                                                                  ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                                                                                  ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                                                                                  ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                                                                                  ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                                                                                  ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                                                                                  ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                                                                                  ;
; CLK2_MULTIPLY_BY              ; 2                 ; Signed Integer                                                                                           ;
; CLK1_MULTIPLY_BY              ; 1                 ; Signed Integer                                                                                           ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                                                                                           ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                                                                                  ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                                                                                  ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                                                                                  ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                                                                                  ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                                                                                  ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                                                                                  ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                                                                                  ;
; CLK2_DIVIDE_BY                ; 3                 ; Signed Integer                                                                                           ;
; CLK1_DIVIDE_BY                ; 2                 ; Signed Integer                                                                                           ;
; CLK0_DIVIDE_BY                ; 2                 ; Signed Integer                                                                                           ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                  ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                  ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                  ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                  ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                  ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                  ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                  ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                  ;
; CLK1_PHASE_SHIFT              ; 0                 ; Signed Integer                                                                                           ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                  ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                                                                                  ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                                                                                  ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                                                                                  ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                                                                                  ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                                                                                  ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                                                                                  ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                                                                                  ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                                                                                  ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                                                                                  ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                                                                                  ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                                                                                  ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                                                                                  ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                                                                                  ;
; CLK2_DUTY_CYCLE               ; 50                ; Signed Integer                                                                                           ;
; CLK1_DUTY_CYCLE               ; 50                ; Signed Integer                                                                                           ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                                                                           ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                  ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                  ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                  ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                  ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                  ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                  ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                  ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                  ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                  ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                  ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                  ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                  ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                  ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                  ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                  ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                  ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                  ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                  ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                  ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                  ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                                                                                  ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                                                                                  ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                                                                                  ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                                                                                  ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                                                                                  ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                                                                                  ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                                                                                  ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                                                                                  ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                                                                                  ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                                                                                  ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                                                                                  ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                                                                                  ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                                                                                  ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                                                                                  ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                                                                                  ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                                                                                  ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                                                                                  ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                                                                                  ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                                                                                  ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                                                                                  ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                                                                                  ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                                                                                  ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                                                                                  ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                                                                                  ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                                                                                  ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                                                                                  ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                                                                                  ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                                                                                  ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                                                                                  ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                                                                                  ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                                                                                  ;
; VCO_MIN                       ; 0                 ; Untyped                                                                                                  ;
; VCO_MAX                       ; 0                 ; Untyped                                                                                                  ;
; VCO_CENTER                    ; 0                 ; Untyped                                                                                                  ;
; PFD_MIN                       ; 0                 ; Untyped                                                                                                  ;
; PFD_MAX                       ; 0                 ; Untyped                                                                                                  ;
; M_INITIAL                     ; 0                 ; Untyped                                                                                                  ;
; M                             ; 0                 ; Untyped                                                                                                  ;
; N                             ; 1                 ; Untyped                                                                                                  ;
; M2                            ; 1                 ; Untyped                                                                                                  ;
; N2                            ; 1                 ; Untyped                                                                                                  ;
; SS                            ; 1                 ; Untyped                                                                                                  ;
; C0_HIGH                       ; 0                 ; Untyped                                                                                                  ;
; C1_HIGH                       ; 0                 ; Untyped                                                                                                  ;
; C2_HIGH                       ; 0                 ; Untyped                                                                                                  ;
; C3_HIGH                       ; 0                 ; Untyped                                                                                                  ;
; C4_HIGH                       ; 0                 ; Untyped                                                                                                  ;
; C5_HIGH                       ; 0                 ; Untyped                                                                                                  ;
; C6_HIGH                       ; 0                 ; Untyped                                                                                                  ;
; C7_HIGH                       ; 0                 ; Untyped                                                                                                  ;
; C8_HIGH                       ; 0                 ; Untyped                                                                                                  ;
; C9_HIGH                       ; 0                 ; Untyped                                                                                                  ;
; C0_LOW                        ; 0                 ; Untyped                                                                                                  ;
; C1_LOW                        ; 0                 ; Untyped                                                                                                  ;
; C2_LOW                        ; 0                 ; Untyped                                                                                                  ;
; C3_LOW                        ; 0                 ; Untyped                                                                                                  ;
; C4_LOW                        ; 0                 ; Untyped                                                                                                  ;
; C5_LOW                        ; 0                 ; Untyped                                                                                                  ;
; C6_LOW                        ; 0                 ; Untyped                                                                                                  ;
; C7_LOW                        ; 0                 ; Untyped                                                                                                  ;
; C8_LOW                        ; 0                 ; Untyped                                                                                                  ;
; C9_LOW                        ; 0                 ; Untyped                                                                                                  ;
; C0_INITIAL                    ; 0                 ; Untyped                                                                                                  ;
; C1_INITIAL                    ; 0                 ; Untyped                                                                                                  ;
; C2_INITIAL                    ; 0                 ; Untyped                                                                                                  ;
; C3_INITIAL                    ; 0                 ; Untyped                                                                                                  ;
; C4_INITIAL                    ; 0                 ; Untyped                                                                                                  ;
; C5_INITIAL                    ; 0                 ; Untyped                                                                                                  ;
; C6_INITIAL                    ; 0                 ; Untyped                                                                                                  ;
; C7_INITIAL                    ; 0                 ; Untyped                                                                                                  ;
; C8_INITIAL                    ; 0                 ; Untyped                                                                                                  ;
; C9_INITIAL                    ; 0                 ; Untyped                                                                                                  ;
; C0_MODE                       ; BYPASS            ; Untyped                                                                                                  ;
; C1_MODE                       ; BYPASS            ; Untyped                                                                                                  ;
; C2_MODE                       ; BYPASS            ; Untyped                                                                                                  ;
; C3_MODE                       ; BYPASS            ; Untyped                                                                                                  ;
; C4_MODE                       ; BYPASS            ; Untyped                                                                                                  ;
; C5_MODE                       ; BYPASS            ; Untyped                                                                                                  ;
; C6_MODE                       ; BYPASS            ; Untyped                                                                                                  ;
; C7_MODE                       ; BYPASS            ; Untyped                                                                                                  ;
; C8_MODE                       ; BYPASS            ; Untyped                                                                                                  ;
; C9_MODE                       ; BYPASS            ; Untyped                                                                                                  ;
; C0_PH                         ; 0                 ; Untyped                                                                                                  ;
; C1_PH                         ; 0                 ; Untyped                                                                                                  ;
; C2_PH                         ; 0                 ; Untyped                                                                                                  ;
; C3_PH                         ; 0                 ; Untyped                                                                                                  ;
; C4_PH                         ; 0                 ; Untyped                                                                                                  ;
; C5_PH                         ; 0                 ; Untyped                                                                                                  ;
; C6_PH                         ; 0                 ; Untyped                                                                                                  ;
; C7_PH                         ; 0                 ; Untyped                                                                                                  ;
; C8_PH                         ; 0                 ; Untyped                                                                                                  ;
; C9_PH                         ; 0                 ; Untyped                                                                                                  ;
; L0_HIGH                       ; 1                 ; Untyped                                                                                                  ;
; L1_HIGH                       ; 1                 ; Untyped                                                                                                  ;
; G0_HIGH                       ; 1                 ; Untyped                                                                                                  ;
; G1_HIGH                       ; 1                 ; Untyped                                                                                                  ;
; G2_HIGH                       ; 1                 ; Untyped                                                                                                  ;
; G3_HIGH                       ; 1                 ; Untyped                                                                                                  ;
; E0_HIGH                       ; 1                 ; Untyped                                                                                                  ;
; E1_HIGH                       ; 1                 ; Untyped                                                                                                  ;
; E2_HIGH                       ; 1                 ; Untyped                                                                                                  ;
; E3_HIGH                       ; 1                 ; Untyped                                                                                                  ;
; L0_LOW                        ; 1                 ; Untyped                                                                                                  ;
; L1_LOW                        ; 1                 ; Untyped                                                                                                  ;
; G0_LOW                        ; 1                 ; Untyped                                                                                                  ;
; G1_LOW                        ; 1                 ; Untyped                                                                                                  ;
; G2_LOW                        ; 1                 ; Untyped                                                                                                  ;
; G3_LOW                        ; 1                 ; Untyped                                                                                                  ;
; E0_LOW                        ; 1                 ; Untyped                                                                                                  ;
; E1_LOW                        ; 1                 ; Untyped                                                                                                  ;
; E2_LOW                        ; 1                 ; Untyped                                                                                                  ;
; E3_LOW                        ; 1                 ; Untyped                                                                                                  ;
; L0_INITIAL                    ; 1                 ; Untyped                                                                                                  ;
; L1_INITIAL                    ; 1                 ; Untyped                                                                                                  ;
; G0_INITIAL                    ; 1                 ; Untyped                                                                                                  ;
; G1_INITIAL                    ; 1                 ; Untyped                                                                                                  ;
; G2_INITIAL                    ; 1                 ; Untyped                                                                                                  ;
; G3_INITIAL                    ; 1                 ; Untyped                                                                                                  ;
; E0_INITIAL                    ; 1                 ; Untyped                                                                                                  ;
; E1_INITIAL                    ; 1                 ; Untyped                                                                                                  ;
; E2_INITIAL                    ; 1                 ; Untyped                                                                                                  ;
; E3_INITIAL                    ; 1                 ; Untyped                                                                                                  ;
; L0_MODE                       ; BYPASS            ; Untyped                                                                                                  ;
; L1_MODE                       ; BYPASS            ; Untyped                                                                                                  ;
; G0_MODE                       ; BYPASS            ; Untyped                                                                                                  ;
; G1_MODE                       ; BYPASS            ; Untyped                                                                                                  ;
; G2_MODE                       ; BYPASS            ; Untyped                                                                                                  ;
; G3_MODE                       ; BYPASS            ; Untyped                                                                                                  ;
; E0_MODE                       ; BYPASS            ; Untyped                                                                                                  ;
; E1_MODE                       ; BYPASS            ; Untyped                                                                                                  ;
; E2_MODE                       ; BYPASS            ; Untyped                                                                                                  ;
; E3_MODE                       ; BYPASS            ; Untyped                                                                                                  ;
; L0_PH                         ; 0                 ; Untyped                                                                                                  ;
; L1_PH                         ; 0                 ; Untyped                                                                                                  ;
; G0_PH                         ; 0                 ; Untyped                                                                                                  ;
; G1_PH                         ; 0                 ; Untyped                                                                                                  ;
; G2_PH                         ; 0                 ; Untyped                                                                                                  ;
; G3_PH                         ; 0                 ; Untyped                                                                                                  ;
; E0_PH                         ; 0                 ; Untyped                                                                                                  ;
; E1_PH                         ; 0                 ; Untyped                                                                                                  ;
; E2_PH                         ; 0                 ; Untyped                                                                                                  ;
; E3_PH                         ; 0                 ; Untyped                                                                                                  ;
; M_PH                          ; 0                 ; Untyped                                                                                                  ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                                                                                  ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                                                                                  ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                                                                                  ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                                                                                  ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                                                                                  ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                                                                                  ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                                                                                  ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                                                                                  ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                                                                                  ;
; CLK0_COUNTER                  ; G0                ; Untyped                                                                                                  ;
; CLK1_COUNTER                  ; G0                ; Untyped                                                                                                  ;
; CLK2_COUNTER                  ; G0                ; Untyped                                                                                                  ;
; CLK3_COUNTER                  ; G0                ; Untyped                                                                                                  ;
; CLK4_COUNTER                  ; G0                ; Untyped                                                                                                  ;
; CLK5_COUNTER                  ; G0                ; Untyped                                                                                                  ;
; CLK6_COUNTER                  ; E0                ; Untyped                                                                                                  ;
; CLK7_COUNTER                  ; E1                ; Untyped                                                                                                  ;
; CLK8_COUNTER                  ; E2                ; Untyped                                                                                                  ;
; CLK9_COUNTER                  ; E3                ; Untyped                                                                                                  ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                                                                                  ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                                                                                  ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                                                                                  ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                                                                                  ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                                                                                  ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                                                                                  ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                                                                                  ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                                                                                  ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                                                                                  ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                                                                                  ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                                                                                  ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                                                                                  ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                                                                                  ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                                                                                  ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                                                                                  ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                                                                                  ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                                                                                  ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                                                                                  ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                                                                                  ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                                                                                  ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                                                                                  ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                                                                                  ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                                                                                  ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                                                                                  ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                                                                                  ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                                                                  ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                                                                  ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                                                                  ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV        ; Untyped                                                                                                  ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                                                                                                  ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                                                                                                  ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                                                                                                  ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                                                                                                  ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                                                                                                  ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                                                                                                  ;
; PORT_EXTCLKENA0               ; PORT_UNUSED       ; Untyped                                                                                                  ;
; PORT_EXTCLKENA1               ; PORT_UNUSED       ; Untyped                                                                                                  ;
; PORT_EXTCLKENA2               ; PORT_UNUSED       ; Untyped                                                                                                  ;
; PORT_EXTCLKENA3               ; PORT_UNUSED       ; Untyped                                                                                                  ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                                                                                                  ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                                                                                                  ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                                                                                                  ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                                                                                                  ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                                                                                                  ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                                                                                                  ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                                                                                                  ;
; PORT_CLK1                     ; PORT_USED         ; Untyped                                                                                                  ;
; PORT_CLK2                     ; PORT_USED         ; Untyped                                                                                                  ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                                                                                                  ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                                                                                                  ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                                                                                                  ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                                                                                  ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                                                                                  ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                                                                                  ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                                                                                  ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                                                                                                  ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                                                                                                  ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                                                                                                  ;
; PORT_SCLKOUT1                 ; PORT_UNUSED       ; Untyped                                                                                                  ;
; PORT_SCLKOUT0                 ; PORT_UNUSED       ; Untyped                                                                                                  ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                                                                                                  ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                                                                                                  ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                                                                                                  ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                                                                                                  ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                                                                                                  ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                                                                                                  ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                                                                                                  ;
; PORT_ARESET                   ; PORT_UNUSED       ; Untyped                                                                                                  ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                                                                                                  ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                                                                                                  ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                                                                                                  ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                                                                                                  ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                                                                                                  ;
; PORT_ENABLE0                  ; PORT_UNUSED       ; Untyped                                                                                                  ;
; PORT_ENABLE1                  ; PORT_UNUSED       ; Untyped                                                                                                  ;
; PORT_LOCKED                   ; PORT_USED         ; Untyped                                                                                                  ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                                                                                  ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                                                                                  ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                                                                                  ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                                                                                  ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                                                                                  ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                                                                                  ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                                                                                  ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                                                                                  ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                                                                                  ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                                                                                  ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                                                                                  ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                                                                                  ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                                                                                  ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                                                                                  ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                                                                                  ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                                                                                  ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                                                                                  ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                                                                                  ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                                                                                  ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                                                                                  ;
; CBXI_PARAMETER                ; altpll_8fb2       ; Untyped                                                                                                  ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                                                                                  ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                                                                                  ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                                                                                  ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                                                                                  ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                                                                                  ;
; DEVICE_FAMILY                 ; Cyclone IV        ; Untyped                                                                                                  ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                                                                                  ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                                                                                  ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                                                                               ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                                                                             ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                                                                             ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                                                                           ;
+-------------------------------+-------------------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sram_access:sram_abc|sram_access_bridge:bridge ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; AW             ; 20    ; Signed Integer                                                     ;
; DW             ; 15    ; Signed Integer                                                     ;
; BW             ; 1     ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sram_access:sram_abc|sram_access_jtag_master:jtag_master ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; USE_PLI        ; 0     ; Signed Integer                                                               ;
; PLI_PORT       ; 50000 ; Signed Integer                                                               ;
; FIFO_DEPTHS    ; 2     ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                    ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; PURPOSE              ; 1     ; Signed Integer                                                                                                                          ;
; UPSTREAM_FIFO_SIZE   ; 0     ; Signed Integer                                                                                                                          ;
; DOWNSTREAM_FIFO_SIZE ; 64    ; Signed Integer                                                                                                                          ;
; MGMT_CHANNEL_WIDTH   ; -1    ; Signed Integer                                                                                                                          ;
; EXPORT_JTAG          ; 0     ; Signed Integer                                                                                                                          ;
; USE_PLI              ; 0     ; Signed Integer                                                                                                                          ;
; PLI_PORT             ; 50000 ; Signed Integer                                                                                                                          ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; TCK_FREQ_MHZ   ; 20    ; Signed Integer                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component ;
+-------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                            ;
+-------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 110                    ; Signed Integer                                                                                                                                                                                  ;
; sld_type_id             ; 132                    ; Signed Integer                                                                                                                                                                                  ;
; sld_version             ; 1                      ; Signed Integer                                                                                                                                                                                  ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                  ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                          ;
; sld_ir_width            ; 3                      ; Signed Integer                                                                                                                                                                                  ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                  ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                          ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                  ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                          ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                          ;
+-------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                      ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PURPOSE              ; 1     ; Signed Integer                                                                                                                                                                            ;
; UPSTREAM_FIFO_SIZE   ; 0     ; Signed Integer                                                                                                                                                                            ;
; DOWNSTREAM_FIFO_SIZE ; 64    ; Signed Integer                                                                                                                                                                            ;
; MGMT_CHANNEL_WIDTH   ; -1    ; Signed Integer                                                                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                           ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PURPOSE              ; 1     ; Signed Integer                                                                                                                                                                                                                 ;
; UPSTREAM_FIFO_SIZE   ; 0     ; Signed Integer                                                                                                                                                                                                                 ;
; DOWNSTREAM_FIFO_SIZE ; 64    ; Signed Integer                                                                                                                                                                                                                 ;
; MGMT_CHANNEL_WIDTH   ; -1    ; Signed Integer                                                                                                                                                                                                                 ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                                                                         ;
; BITS_PER_SYMBOL     ; 8     ; Signed Integer                                                                                                                                                                                                                         ;
; FORWARD_SYNC_DEPTH  ; 3     ; Signed Integer                                                                                                                                                                                                                         ;
; BACKWARD_SYNC_DEPTH ; 8     ; Signed Integer                                                                                                                                                                                                                         ;
; USE_OUTPUT_PIPELINE ; 1     ; Signed Integer                                                                                                                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                                                                                                                                                  ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT ; 1     ; Signed Integer                                                                                                                                                                                                                                                                        ;
; BITS_PER_SYMBOL  ; 8     ; Signed Integer                                                                                                                                                                                                                                                                        ;
; PIPELINE_READY   ; 1     ; Signed Integer                                                                                                                                                                                                                                                                        ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                         ;
; SYNC_DEPTH     ; 8     ; Signed Integer                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNC_DEPTH     ; 8     ; Signed Integer                                                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                               ;
+---------------------+-------+----------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                     ;
; BITS_PER_SYMBOL     ; 8     ; Signed Integer                                                                                     ;
; FIFO_DEPTH          ; 64    ; Signed Integer                                                                                     ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                     ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                     ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                     ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                     ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                     ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                     ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                     ;
; EMPTY_LATENCY       ; 3     ; Signed Integer                                                                                     ;
; USE_MEMORY_BLOCKS   ; 1     ; Signed Integer                                                                                     ;
; DATA_WIDTH          ; 8     ; Signed Integer                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                     ;
+---------------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_bytes_to_packets:b2p ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; CHANNEL_WIDTH  ; 8     ; Signed Integer                                                                                                     ;
; ENCODING       ; 0     ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; CHANNEL_WIDTH  ; 8     ; Signed Integer                                                                                                     ;
; ENCODING       ; 0     ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto ;
+-----------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                            ;
+-----------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; EXPORT_MASTER_SIGNALS ; 0     ; Signed Integer                                                                                                  ;
; FIFO_DEPTHS           ; 2     ; Signed Integer                                                                                                  ;
; FIFO_WIDTHU           ; 1     ; Signed Integer                                                                                                  ;
; FAST_VER              ; 0     ; Signed Integer                                                                                                  ;
+-----------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m ;
+-----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                                                  ;
+-----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; EXPORT_MASTER_SIGNALS ; 0     ; Signed Integer                                                                                                                        ;
+-----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller ;
+---------------------------+----------+-------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                                                  ;
+---------------------------+----------+-------------------------------------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                                                        ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                                                        ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                                                        ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                                                        ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                                                        ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                                                        ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                                                        ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                                                        ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                                                        ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                                                        ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                                                        ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                                                        ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                                                        ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                                                        ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                                                        ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                                                        ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                                                        ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                                                ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                                                        ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                                                        ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                                                        ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                                                        ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                                                        ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                                                        ;
+---------------------------+----------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                                                ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                                                     ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sram_access:sram_abc|sram_access_video_clipper:video_clipper ;
+----------------------+--------------------------------+---------------------------------------------------+
; Parameter Name       ; Value                          ; Type                                              ;
+----------------------+--------------------------------+---------------------------------------------------+
; DW                   ; 29                             ; Signed Integer                                    ;
; EW                   ; 1                              ; Signed Integer                                    ;
; WIDTH_IN             ; 256                            ; Signed Integer                                    ;
; HEIGHT_IN            ; 256                            ; Signed Integer                                    ;
; WW_IN                ; 7                              ; Signed Integer                                    ;
; HW_IN                ; 7                              ; Signed Integer                                    ;
; DROP_PIXELS_AT_START ; 0                              ; Signed Integer                                    ;
; DROP_PIXELS_AT_END   ; 0                              ; Signed Integer                                    ;
; DROP_LINES_AT_START  ; 0                              ; Signed Integer                                    ;
; DROP_LINES_AT_END    ; 0                              ; Signed Integer                                    ;
; WIDTH_OUT            ; 640                            ; Signed Integer                                    ;
; HEIGHT_OUT           ; 480                            ; Signed Integer                                    ;
; WW_OUT               ; 9                              ; Signed Integer                                    ;
; HW_OUT               ; 8                              ; Signed Integer                                    ;
; ADD_PIXELS_AT_START  ; 192                            ; Signed Integer                                    ;
; ADD_PIXELS_AT_END    ; 192                            ; Signed Integer                                    ;
; ADD_LINES_AT_START   ; 112                            ; Signed Integer                                    ;
; ADD_LINES_AT_END     ; 112                            ; Signed Integer                                    ;
; ADD_DATA             ; 000000000000000000000000000000 ; Unsigned Binary                                   ;
+----------------------+--------------------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop ;
+----------------------+--------------------------------+---------------------------------------------------------------------------------------------+
; Parameter Name       ; Value                          ; Type                                                                                        ;
+----------------------+--------------------------------+---------------------------------------------------------------------------------------------+
; DW                   ; 29                             ; Signed Integer                                                                              ;
; EW                   ; 1                              ; Signed Integer                                                                              ;
; IMAGE_WIDTH          ; 256                            ; Signed Integer                                                                              ;
; IMAGE_HEIGHT         ; 256                            ; Signed Integer                                                                              ;
; WW                   ; 7                              ; Signed Integer                                                                              ;
; HW                   ; 7                              ; Signed Integer                                                                              ;
; DROP_PIXELS_AT_START ; 0                              ; Signed Integer                                                                              ;
; DROP_PIXELS_AT_END   ; 0                              ; Signed Integer                                                                              ;
; DROP_LINES_AT_START  ; 0                              ; Signed Integer                                                                              ;
; DROP_LINES_AT_END    ; 0                              ; Signed Integer                                                                              ;
; ADD_DATA             ; 000000000000000000000000000000 ; Unsigned Binary                                                                             ;
+----------------------+--------------------------------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; IMAGE_WIDTH    ; 256   ; Signed Integer                                                                                                                                                                    ;
; IMAGE_HEIGHT   ; 256   ; Signed Integer                                                                                                                                                                    ;
; WW             ; 7     ; Signed Integer                                                                                                                                                                    ;
; HW             ; 7     ; Signed Integer                                                                                                                                                                    ;
; LEFT_OFFSET    ; 0     ; Signed Integer                                                                                                                                                                    ;
; RIGHT_OFFSET   ; 0     ; Signed Integer                                                                                                                                                                    ;
; TOP_OFFSET     ; 0     ; Signed Integer                                                                                                                                                                    ;
; BOTTOM_OFFSET  ; 0     ; Signed Integer                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_add:Clipper_Add ;
+---------------------+--------------------------------+--------------------------------------------------------------------------------------------+
; Parameter Name      ; Value                          ; Type                                                                                       ;
+---------------------+--------------------------------+--------------------------------------------------------------------------------------------+
; DW                  ; 29                             ; Signed Integer                                                                             ;
; EW                  ; 1                              ; Signed Integer                                                                             ;
; IMAGE_WIDTH         ; 640                            ; Signed Integer                                                                             ;
; IMAGE_HEIGHT        ; 480                            ; Signed Integer                                                                             ;
; WW                  ; 9                              ; Signed Integer                                                                             ;
; HW                  ; 8                              ; Signed Integer                                                                             ;
; ADD_PIXELS_AT_START ; 192                            ; Signed Integer                                                                             ;
; ADD_PIXELS_AT_END   ; 192                            ; Signed Integer                                                                             ;
; ADD_LINES_AT_START  ; 112                            ; Signed Integer                                                                             ;
; ADD_LINES_AT_END    ; 112                            ; Signed Integer                                                                             ;
; ADD_DATA            ; 000000000000000000000000000000 ; Unsigned Binary                                                                            ;
+---------------------+--------------------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_add:Clipper_Add|altera_up_video_clipper_counters:Clipper_Add_Counters ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; IMAGE_WIDTH    ; 640   ; Signed Integer                                                                                                                                                                 ;
; IMAGE_HEIGHT   ; 480   ; Signed Integer                                                                                                                                                                 ;
; WW             ; 9     ; Signed Integer                                                                                                                                                                 ;
; HW             ; 8     ; Signed Integer                                                                                                                                                                 ;
; LEFT_OFFSET    ; 192   ; Signed Integer                                                                                                                                                                 ;
; RIGHT_OFFSET   ; 192   ; Signed Integer                                                                                                                                                                 ;
; TOP_OFFSET     ; 112   ; Signed Integer                                                                                                                                                                 ;
; BOTTOM_OFFSET  ; 112   ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; DW             ; 29    ; Signed Integer                                                                                       ;
; EW             ; 1     ; Signed Integer                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                  ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                               ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                            ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                          ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                          ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                        ;
; LPM_WIDTH               ; 32           ; Signed Integer                                                                                        ;
; LPM_NUMWORDS            ; 128          ; Signed Integer                                                                                        ;
; LPM_WIDTHU              ; 7            ; Signed Integer                                                                                        ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                                               ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                               ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                               ;
; USE_EAB                 ; ON           ; Untyped                                                                                               ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                               ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                               ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                               ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                               ;
; RDSYNC_DELAYPIPE        ; 5            ; Signed Integer                                                                                        ;
; WRSYNC_DELAYPIPE        ; 5            ; Signed Integer                                                                                        ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                               ;
; MAXIMIZE_SPEED          ; 7            ; Untyped                                                                                               ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                               ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                               ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                               ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                                               ;
; CBXI_PARAMETER          ; dcfifo_nsj1  ; Untyped                                                                                               ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma ;
+--------------------------+----------------------------------+---------------------------------------------------------------+
; Parameter Name           ; Value                            ; Type                                                          ;
+--------------------------+----------------------------------+---------------------------------------------------------------+
; DEFAULT_BUFFER_ADDRESS   ; 00000000000000000000000000000000 ; Unsigned Binary                                               ;
; DEFAULT_BACK_BUF_ADDRESS ; 00000000000000000000000000000000 ; Unsigned Binary                                               ;
; AW                       ; 15                               ; Signed Integer                                                ;
; MW                       ; 15                               ; Signed Integer                                                ;
; DW                       ; 15                               ; Signed Integer                                                ;
; EW                       ; 0                                ; Signed Integer                                                ;
; PIXELS                   ; 256                              ; Signed Integer                                                ;
; LINES                    ; 256                              ; Signed Integer                                                ;
+--------------------------+----------------------------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                      ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                   ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                                                   ;
; WIDTH_A                            ; 4                    ; Signed Integer                                                                                                            ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                            ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                            ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                   ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                   ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                   ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                   ;
; INIT_FILE                          ; sram_offset.hex      ; Untyped                                                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                   ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_7ob1      ; Untyped                                                                                                                   ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                   ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                           ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                         ;
; lpm_width               ; 18           ; Signed Integer                                                                                         ;
; LPM_NUMWORDS            ; 128          ; Signed Integer                                                                                         ;
; LPM_WIDTHU              ; 7            ; Signed Integer                                                                                         ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                                                ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                ;
; ALMOST_FULL_VALUE       ; 96           ; Signed Integer                                                                                         ;
; ALMOST_EMPTY_VALUE      ; 32           ; Signed Integer                                                                                         ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                ;
; USE_EAB                 ; ON           ; Untyped                                                                                                ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                ;
; CBXI_PARAMETER          ; scfifo_p4a1  ; Untyped                                                                                                ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sram_access:sram_abc|sram_access_video_rgb_resampler:video_rgb_resampler ;
+----------------+------------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                    ;
+----------------+------------+-----------------------------------------------------------------------------------------+
; IDW            ; 15         ; Signed Integer                                                                          ;
; ODW            ; 29         ; Signed Integer                                                                          ;
; IEW            ; 0          ; Signed Integer                                                                          ;
; OEW            ; 1          ; Signed Integer                                                                          ;
; ALPHA          ; 1111111111 ; Unsigned Binary                                                                         ;
+----------------+------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller ;
+-------------------------+------------+----------------------------------------------------------------------------------+
; Parameter Name          ; Value      ; Type                                                                             ;
+-------------------------+------------+----------------------------------------------------------------------------------+
; CW                      ; 7          ; Signed Integer                                                                   ;
; DW                      ; 29         ; Signed Integer                                                                   ;
; R_UI                    ; 29         ; Signed Integer                                                                   ;
; R_LI                    ; 22         ; Signed Integer                                                                   ;
; G_UI                    ; 19         ; Signed Integer                                                                   ;
; G_LI                    ; 12         ; Signed Integer                                                                   ;
; B_UI                    ; 9          ; Signed Integer                                                                   ;
; B_LI                    ; 2          ; Signed Integer                                                                   ;
; H_ACTIVE                ; 640        ; Signed Integer                                                                   ;
; H_FRONT_PORCH           ; 16         ; Signed Integer                                                                   ;
; H_SYNC                  ; 96         ; Signed Integer                                                                   ;
; H_BACK_PORCH            ; 48         ; Signed Integer                                                                   ;
; H_TOTAL                 ; 800        ; Signed Integer                                                                   ;
; V_ACTIVE                ; 480        ; Signed Integer                                                                   ;
; V_FRONT_PORCH           ; 10         ; Signed Integer                                                                   ;
; V_SYNC                  ; 2          ; Signed Integer                                                                   ;
; V_BACK_PORCH            ; 33         ; Signed Integer                                                                   ;
; V_TOTAL                 ; 525        ; Signed Integer                                                                   ;
; LW                      ; 10         ; Signed Integer                                                                   ;
; LINE_COUNTER_INCREMENT  ; 0000000001 ; Unsigned Binary                                                                  ;
; PW                      ; 10         ; Signed Integer                                                                   ;
; PIXEL_COUNTER_INCREMENT ; 0000000001 ; Unsigned Binary                                                                  ;
+-------------------------+------------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing ;
+-------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value      ; Type                                                                                                                          ;
+-------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------+
; CW                      ; 7          ; Signed Integer                                                                                                                ;
; H_ACTIVE                ; 640        ; Signed Integer                                                                                                                ;
; H_FRONT_PORCH           ; 16         ; Signed Integer                                                                                                                ;
; H_SYNC                  ; 96         ; Signed Integer                                                                                                                ;
; H_BACK_PORCH            ; 48         ; Signed Integer                                                                                                                ;
; H_TOTAL                 ; 800        ; Signed Integer                                                                                                                ;
; V_ACTIVE                ; 480        ; Signed Integer                                                                                                                ;
; V_FRONT_PORCH           ; 10         ; Signed Integer                                                                                                                ;
; V_SYNC                  ; 2          ; Signed Integer                                                                                                                ;
; V_BACK_PORCH            ; 33         ; Signed Integer                                                                                                                ;
; V_TOTAL                 ; 525        ; Signed Integer                                                                                                                ;
; PW                      ; 10         ; Signed Integer                                                                                                                ;
; PIXEL_COUNTER_INCREMENT ; 0000000001 ; Unsigned Binary                                                                                                               ;
; LW                      ; 10         ; Signed Integer                                                                                                                ;
; LINE_COUNTER_INCREMENT  ; 0000000001 ; Unsigned Binary                                                                                                               ;
+-------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:bridge_avalon_master_translator ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                        ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 21    ; Signed Integer                                                                                                                              ;
; AV_DATA_W                   ; 16    ; Signed Integer                                                                                                                              ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                              ;
; AV_BYTEENABLE_W             ; 2     ; Signed Integer                                                                                                                              ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                              ;
; UAV_BURSTCOUNT_W            ; 2     ; Signed Integer                                                                                                                              ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                              ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                              ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                              ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                              ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                              ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                              ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                              ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                              ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                              ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                              ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                              ;
; AV_SYMBOLS_PER_WORD         ; 2     ; Signed Integer                                                                                                                              ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                              ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                              ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:video_pixel_buffer_dma_avalon_pixel_dma_master_translator ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                                  ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 32    ; Signed Integer                                                                                                                                                        ;
; AV_DATA_W                   ; 16    ; Signed Integer                                                                                                                                                        ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                                        ;
; AV_BYTEENABLE_W             ; 2     ; Signed Integer                                                                                                                                                        ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                                                        ;
; UAV_BURSTCOUNT_W            ; 2     ; Signed Integer                                                                                                                                                        ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                                                        ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                                        ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                                        ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                                        ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                                        ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                                                        ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                                                        ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                                        ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                                        ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                                        ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                                                        ;
; AV_SYMBOLS_PER_WORD         ; 2     ; Signed Integer                                                                                                                                                        ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                                        ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                                                        ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:jtag_master_master_translator ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                      ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 32    ; Signed Integer                                                                                                                            ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                            ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                            ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                            ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                            ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                            ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                            ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                            ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                            ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                            ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                            ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                            ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                            ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                            ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                            ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                            ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                            ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                            ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                            ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                            ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_avalon_sram_slave_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                      ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 20    ; Signed Integer                                                                                                                            ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                                            ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                            ;
; AV_BYTEENABLE_W                ; 2     ; Signed Integer                                                                                                                            ;
; UAV_BYTEENABLE_W               ; 2     ; Signed Integer                                                                                                                            ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                            ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                            ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                            ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                            ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                            ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                                                            ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                            ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                            ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                            ;
; AV_SYMBOLS_PER_WORD            ; 2     ; Signed Integer                                                                                                                            ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                            ;
; BITS_PER_WORD                  ; 1     ; Signed Integer                                                                                                                            ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                            ;
; UAV_BURSTCOUNT_W               ; 2     ; Signed Integer                                                                                                                            ;
; UAV_DATA_W                     ; 16    ; Signed Integer                                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                            ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                            ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                            ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                            ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:bridge_avalon_master_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 68    ; Signed Integer                                                                                                                      ;
; PKT_QOS_L                 ; 68    ; Signed Integer                                                                                                                      ;
; PKT_DATA_SIDEBAND_H       ; 66    ; Signed Integer                                                                                                                      ;
; PKT_DATA_SIDEBAND_L       ; 66    ; Signed Integer                                                                                                                      ;
; PKT_ADDR_SIDEBAND_H       ; 65    ; Signed Integer                                                                                                                      ;
; PKT_ADDR_SIDEBAND_L       ; 65    ; Signed Integer                                                                                                                      ;
; PKT_CACHE_H               ; 80    ; Signed Integer                                                                                                                      ;
; PKT_CACHE_L               ; 77    ; Signed Integer                                                                                                                      ;
; PKT_THREAD_ID_H           ; 73    ; Signed Integer                                                                                                                      ;
; PKT_THREAD_ID_L           ; 73    ; Signed Integer                                                                                                                      ;
; PKT_BEGIN_BURST           ; 67    ; Signed Integer                                                                                                                      ;
; PKT_PROTECTION_H          ; 76    ; Signed Integer                                                                                                                      ;
; PKT_PROTECTION_L          ; 74    ; Signed Integer                                                                                                                      ;
; PKT_BURSTWRAP_H           ; 59    ; Signed Integer                                                                                                                      ;
; PKT_BURSTWRAP_L           ; 59    ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                                      ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                                      ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                      ;
; PKT_BURST_SIZE_H          ; 62    ; Signed Integer                                                                                                                      ;
; PKT_BURST_SIZE_L          ; 60    ; Signed Integer                                                                                                                      ;
; PKT_BURST_TYPE_H          ; 64    ; Signed Integer                                                                                                                      ;
; PKT_BURST_TYPE_L          ; 63    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_EXCLUSIVE       ; 55    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_LOCK            ; 54    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_POSTED          ; 51    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                                                      ;
; PKT_DATA_H                ; 15    ; Signed Integer                                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_H              ; 70    ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_L              ; 69    ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_H             ; 72    ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_L             ; 71    ; Signed Integer                                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 81    ; Signed Integer                                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 82    ; Signed Integer                                                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 83    ; Signed Integer                                                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 85    ; Signed Integer                                                                                                                      ;
; ST_DATA_W                 ; 86    ; Signed Integer                                                                                                                      ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_W           ; 2     ; Signed Integer                                                                                                                      ;
; ID                        ; 0     ; Signed Integer                                                                                                                      ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                      ;
; BURSTWRAP_VALUE           ; 1     ; Signed Integer                                                                                                                      ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                      ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                      ;
; PKT_BURSTWRAP_W           ; 1     ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                      ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                      ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                                      ;
; PKT_DATA_W                ; 16    ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_W              ; 2     ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_W              ; 2     ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_W             ; 2     ; Signed Integer                                                                                                                      ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                      ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:video_pixel_buffer_dma_avalon_pixel_dma_master_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 68    ; Signed Integer                                                                                                                                                ;
; PKT_QOS_L                 ; 68    ; Signed Integer                                                                                                                                                ;
; PKT_DATA_SIDEBAND_H       ; 66    ; Signed Integer                                                                                                                                                ;
; PKT_DATA_SIDEBAND_L       ; 66    ; Signed Integer                                                                                                                                                ;
; PKT_ADDR_SIDEBAND_H       ; 65    ; Signed Integer                                                                                                                                                ;
; PKT_ADDR_SIDEBAND_L       ; 65    ; Signed Integer                                                                                                                                                ;
; PKT_CACHE_H               ; 80    ; Signed Integer                                                                                                                                                ;
; PKT_CACHE_L               ; 77    ; Signed Integer                                                                                                                                                ;
; PKT_THREAD_ID_H           ; 73    ; Signed Integer                                                                                                                                                ;
; PKT_THREAD_ID_L           ; 73    ; Signed Integer                                                                                                                                                ;
; PKT_BEGIN_BURST           ; 67    ; Signed Integer                                                                                                                                                ;
; PKT_PROTECTION_H          ; 76    ; Signed Integer                                                                                                                                                ;
; PKT_PROTECTION_L          ; 74    ; Signed Integer                                                                                                                                                ;
; PKT_BURSTWRAP_H           ; 59    ; Signed Integer                                                                                                                                                ;
; PKT_BURSTWRAP_L           ; 59    ; Signed Integer                                                                                                                                                ;
; PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                                                                                ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                                                                ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                                                                ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                                                ;
; PKT_BURST_SIZE_H          ; 62    ; Signed Integer                                                                                                                                                ;
; PKT_BURST_SIZE_L          ; 60    ; Signed Integer                                                                                                                                                ;
; PKT_BURST_TYPE_H          ; 64    ; Signed Integer                                                                                                                                                ;
; PKT_BURST_TYPE_L          ; 63    ; Signed Integer                                                                                                                                                ;
; PKT_TRANS_EXCLUSIVE       ; 55    ; Signed Integer                                                                                                                                                ;
; PKT_TRANS_LOCK            ; 54    ; Signed Integer                                                                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                                                                ;
; PKT_TRANS_POSTED          ; 51    ; Signed Integer                                                                                                                                                ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                                                                                ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                                                                                ;
; PKT_DATA_H                ; 15    ; Signed Integer                                                                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                                                ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                                                ;
; PKT_SRC_ID_H              ; 70    ; Signed Integer                                                                                                                                                ;
; PKT_SRC_ID_L              ; 69    ; Signed Integer                                                                                                                                                ;
; PKT_DEST_ID_H             ; 72    ; Signed Integer                                                                                                                                                ;
; PKT_DEST_ID_L             ; 71    ; Signed Integer                                                                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 81    ; Signed Integer                                                                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 82    ; Signed Integer                                                                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 83    ; Signed Integer                                                                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 85    ; Signed Integer                                                                                                                                                ;
; ST_DATA_W                 ; 86    ; Signed Integer                                                                                                                                                ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                                                                ;
; AV_BURSTCOUNT_W           ; 2     ; Signed Integer                                                                                                                                                ;
; ID                        ; 2     ; Signed Integer                                                                                                                                                ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                                                ;
; BURSTWRAP_VALUE           ; 1     ; Signed Integer                                                                                                                                                ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                                                ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                ;
; PKT_BURSTWRAP_W           ; 1     ; Signed Integer                                                                                                                                                ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                                                ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                                                ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                                                                ;
; PKT_DATA_W                ; 16    ; Signed Integer                                                                                                                                                ;
; PKT_BYTEEN_W              ; 2     ; Signed Integer                                                                                                                                                ;
; PKT_SRC_ID_W              ; 2     ; Signed Integer                                                                                                                                                ;
; PKT_DEST_ID_W             ; 2     ; Signed Integer                                                                                                                                                ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:jtag_master_master_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 86    ; Signed Integer                                                                                                                    ;
; PKT_QOS_L                 ; 86    ; Signed Integer                                                                                                                    ;
; PKT_DATA_SIDEBAND_H       ; 84    ; Signed Integer                                                                                                                    ;
; PKT_DATA_SIDEBAND_L       ; 84    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_SIDEBAND_H       ; 83    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_SIDEBAND_L       ; 83    ; Signed Integer                                                                                                                    ;
; PKT_CACHE_H               ; 98    ; Signed Integer                                                                                                                    ;
; PKT_CACHE_L               ; 95    ; Signed Integer                                                                                                                    ;
; PKT_THREAD_ID_H           ; 91    ; Signed Integer                                                                                                                    ;
; PKT_THREAD_ID_L           ; 91    ; Signed Integer                                                                                                                    ;
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                                    ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                                    ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                                    ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                                    ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                    ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                                    ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                                    ;
; PKT_BURST_TYPE_H          ; 82    ; Signed Integer                                                                                                                    ;
; PKT_BURST_TYPE_L          ; 81    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                    ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                                    ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                                    ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                                    ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                                    ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                                    ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                                    ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                    ;
; ID                        ; 1     ; Signed Integer                                                                                                                    ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                    ;
; BURSTWRAP_VALUE           ; 1     ; Signed Integer                                                                                                                    ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                    ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                    ;
; PKT_BURSTWRAP_W           ; 1     ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                    ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                    ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                                    ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                    ;
; PKT_SRC_ID_W              ; 2     ; Signed Integer                                                                                                                    ;
; PKT_DEST_ID_W             ; 2     ; Signed Integer                                                                                                                    ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                    ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_avalon_sram_slave_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                 ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 67    ; Signed Integer                                                                                                                       ;
; PKT_DATA_H                ; 15    ; Signed Integer                                                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                       ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                       ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                       ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                       ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                                       ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_LOCK            ; 54    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_POSTED          ; 51    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                                                       ;
; PKT_SRC_ID_H              ; 70    ; Signed Integer                                                                                                                       ;
; PKT_SRC_ID_L              ; 69    ; Signed Integer                                                                                                                       ;
; PKT_DEST_ID_H             ; 72    ; Signed Integer                                                                                                                       ;
; PKT_DEST_ID_L             ; 71    ; Signed Integer                                                                                                                       ;
; PKT_BURSTWRAP_H           ; 59    ; Signed Integer                                                                                                                       ;
; PKT_BURSTWRAP_L           ; 59    ; Signed Integer                                                                                                                       ;
; PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                                                       ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                                       ;
; PKT_PROTECTION_H          ; 76    ; Signed Integer                                                                                                                       ;
; PKT_PROTECTION_L          ; 74    ; Signed Integer                                                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 82    ; Signed Integer                                                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 81    ; Signed Integer                                                                                                                       ;
; PKT_BURST_SIZE_H          ; 62    ; Signed Integer                                                                                                                       ;
; PKT_BURST_SIZE_L          ; 60    ; Signed Integer                                                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 83    ; Signed Integer                                                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 85    ; Signed Integer                                                                                                                       ;
; ST_DATA_W                 ; 86    ; Signed Integer                                                                                                                       ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                                       ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                       ;
; AVS_DATA_W                ; 16    ; Signed Integer                                                                                                                       ;
; AVS_BURSTCOUNT_W          ; 2     ; Signed Integer                                                                                                                       ;
; PKT_SYMBOLS               ; 2     ; Signed Integer                                                                                                                       ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                       ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                       ;
; AVS_BE_W                  ; 2     ; Signed Integer                                                                                                                       ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                       ;
; FIFO_DATA_W               ; 87    ; Signed Integer                                                                                                                       ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                       ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_avalon_sram_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                                ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                            ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                  ;
; BITS_PER_SYMBOL     ; 87    ; Signed Integer                                                                                                                                  ;
; FIFO_DEPTH          ; 3     ; Signed Integer                                                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                  ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                  ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                  ;
; DATA_WIDTH          ; 87    ; Signed Integer                                                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                  ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                              ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                    ;
; BITS_PER_SYMBOL     ; 18    ; Signed Integer                                                                                                                                    ;
; FIFO_DEPTH          ; 3     ; Signed Integer                                                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                    ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                    ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                    ;
; DATA_WIDTH          ; 18    ; Signed Integer                                                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                    ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|sram_access_mm_interconnect_0_router:router|sram_access_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                          ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                          ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                          ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|sram_access_mm_interconnect_0_router:router_001|sram_access_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                              ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                              ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                              ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|sram_access_mm_interconnect_0_router_002:router_002|sram_access_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                      ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                      ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                      ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                      ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|sram_access_mm_interconnect_0_router_003:router_003|sram_access_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                      ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                      ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                      ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                      ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_avalon_sram_slave_burst_adapter ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                           ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                                         ;
; COMPRESSED_READ_SUPPORT   ; 0     ; Signed Integer                                                                                                                                 ;
; PKT_BEGIN_BURST           ; 67    ; Signed Integer                                                                                                                                 ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                                                 ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                                 ;
; PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                                                                 ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                                                 ;
; PKT_BURSTWRAP_H           ; 59    ; Signed Integer                                                                                                                                 ;
; PKT_BURSTWRAP_L           ; 59    ; Signed Integer                                                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                                                 ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                                                                 ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                                                                 ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                                 ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                                 ;
; PKT_BURST_TYPE_H          ; 64    ; Signed Integer                                                                                                                                 ;
; PKT_BURST_TYPE_L          ; 63    ; Signed Integer                                                                                                                                 ;
; PKT_BURST_SIZE_H          ; 62    ; Signed Integer                                                                                                                                 ;
; PKT_BURST_SIZE_L          ; 60    ; Signed Integer                                                                                                                                 ;
; ST_DATA_W                 ; 86    ; Signed Integer                                                                                                                                 ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                                                 ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                                                 ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                 ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                                 ;
; BURSTWRAP_CONST_MASK      ; 1     ; Signed Integer                                                                                                                                 ;
; BURSTWRAP_CONST_VALUE     ; 1     ; Signed Integer                                                                                                                                 ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                 ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                 ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                 ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                 ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                 ;
; OUT_BYTE_CNT_H            ; 57    ; Signed Integer                                                                                                                                 ;
; OUT_BURSTWRAP_H           ; 59    ; Signed Integer                                                                                                                                 ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_avalon_sram_slave_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_H ; 58    ; Signed Integer                                                                                                                                                                                                                                                      ;
; PKT_BYTE_CNT_L ; 56    ; Signed Integer                                                                                                                                                                                                                                                      ;
; PKT_BYTEEN_H   ; 17    ; Signed Integer                                                                                                                                                                                                                                                      ;
; PKT_BYTEEN_L   ; 16    ; Signed Integer                                                                                                                                                                                                                                                      ;
; ST_DATA_W      ; 86    ; Signed Integer                                                                                                                                                                                                                                                      ;
; ST_CHANNEL_W   ; 3     ; Signed Integer                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|sram_access_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                          ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 3           ; Signed Integer                                                                                                                                                ;
; SCHEME         ; round-robin ; String                                                                                                                                                        ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|sram_access_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                       ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 18    ; Signed Integer                                                                                                                             ;
; IN_PKT_ADDR_H                 ; 49    ; Signed Integer                                                                                                                             ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                             ;
; IN_PKT_DATA_H                 ; 15    ; Signed Integer                                                                                                                             ;
; IN_PKT_BYTEEN_L               ; 16    ; Signed Integer                                                                                                                             ;
; IN_PKT_BYTEEN_H               ; 17    ; Signed Integer                                                                                                                             ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 50    ; Signed Integer                                                                                                                             ;
; IN_PKT_BYTE_CNT_L             ; 56    ; Signed Integer                                                                                                                             ;
; IN_PKT_BYTE_CNT_H             ; 58    ; Signed Integer                                                                                                                             ;
; IN_PKT_BURSTWRAP_L            ; 59    ; Signed Integer                                                                                                                             ;
; IN_PKT_BURSTWRAP_H            ; 59    ; Signed Integer                                                                                                                             ;
; IN_PKT_BURST_SIZE_L           ; 60    ; Signed Integer                                                                                                                             ;
; IN_PKT_BURST_SIZE_H           ; 62    ; Signed Integer                                                                                                                             ;
; IN_PKT_RESPONSE_STATUS_L      ; 81    ; Signed Integer                                                                                                                             ;
; IN_PKT_RESPONSE_STATUS_H      ; 82    ; Signed Integer                                                                                                                             ;
; IN_PKT_TRANS_EXCLUSIVE        ; 55    ; Signed Integer                                                                                                                             ;
; IN_PKT_BURST_TYPE_L           ; 63    ; Signed Integer                                                                                                                             ;
; IN_PKT_BURST_TYPE_H           ; 64    ; Signed Integer                                                                                                                             ;
; IN_PKT_ORI_BURST_SIZE_L       ; 83    ; Signed Integer                                                                                                                             ;
; IN_PKT_ORI_BURST_SIZE_H       ; 85    ; Signed Integer                                                                                                                             ;
; IN_PKT_TRANS_WRITE            ; 52    ; Signed Integer                                                                                                                             ;
; IN_ST_DATA_W                  ; 86    ; Signed Integer                                                                                                                             ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                             ;
; OUT_PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                             ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                             ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                             ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                             ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                             ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                             ;
; OUT_PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                             ;
; OUT_PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                             ;
; OUT_PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                                             ;
; OUT_PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                                             ;
; OUT_PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                                             ;
; OUT_PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                                             ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                             ;
; OUT_PKT_BURST_TYPE_L          ; 81    ; Signed Integer                                                                                                                             ;
; OUT_PKT_BURST_TYPE_H          ; 82    ; Signed Integer                                                                                                                             ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                                             ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                                             ;
; OUT_ST_DATA_W                 ; 104   ; Signed Integer                                                                                                                             ;
; ST_CHANNEL_W                  ; 3     ; Signed Integer                                                                                                                             ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                                                                                             ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                             ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                             ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                                             ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                             ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                          ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                                          ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                          ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                       ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                                             ;
; IN_PKT_ADDR_H                 ; 67    ; Signed Integer                                                                                                                             ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                             ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                                             ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                                             ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                                             ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 68    ; Signed Integer                                                                                                                             ;
; IN_PKT_BYTE_CNT_L             ; 74    ; Signed Integer                                                                                                                             ;
; IN_PKT_BYTE_CNT_H             ; 76    ; Signed Integer                                                                                                                             ;
; IN_PKT_BURSTWRAP_L            ; 77    ; Signed Integer                                                                                                                             ;
; IN_PKT_BURSTWRAP_H            ; 77    ; Signed Integer                                                                                                                             ;
; IN_PKT_BURST_SIZE_L           ; 78    ; Signed Integer                                                                                                                             ;
; IN_PKT_BURST_SIZE_H           ; 80    ; Signed Integer                                                                                                                             ;
; IN_PKT_RESPONSE_STATUS_L      ; 99    ; Signed Integer                                                                                                                             ;
; IN_PKT_RESPONSE_STATUS_H      ; 100   ; Signed Integer                                                                                                                             ;
; IN_PKT_TRANS_EXCLUSIVE        ; 73    ; Signed Integer                                                                                                                             ;
; IN_PKT_BURST_TYPE_L           ; 81    ; Signed Integer                                                                                                                             ;
; IN_PKT_BURST_TYPE_H           ; 82    ; Signed Integer                                                                                                                             ;
; IN_PKT_ORI_BURST_SIZE_L       ; 101   ; Signed Integer                                                                                                                             ;
; IN_PKT_ORI_BURST_SIZE_H       ; 103   ; Signed Integer                                                                                                                             ;
; IN_PKT_TRANS_WRITE            ; 70    ; Signed Integer                                                                                                                             ;
; IN_ST_DATA_W                  ; 104   ; Signed Integer                                                                                                                             ;
; OUT_PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                             ;
; OUT_PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                                             ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                             ;
; OUT_PKT_DATA_H                ; 15    ; Signed Integer                                                                                                                             ;
; OUT_PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                             ;
; OUT_PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                             ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                                             ;
; OUT_PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                                             ;
; OUT_PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                                                             ;
; OUT_PKT_BURST_SIZE_L          ; 60    ; Signed Integer                                                                                                                             ;
; OUT_PKT_BURST_SIZE_H          ; 62    ; Signed Integer                                                                                                                             ;
; OUT_PKT_RESPONSE_STATUS_L     ; 81    ; Signed Integer                                                                                                                             ;
; OUT_PKT_RESPONSE_STATUS_H     ; 82    ; Signed Integer                                                                                                                             ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 55    ; Signed Integer                                                                                                                             ;
; OUT_PKT_BURST_TYPE_L          ; 63    ; Signed Integer                                                                                                                             ;
; OUT_PKT_BURST_TYPE_H          ; 64    ; Signed Integer                                                                                                                             ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 83    ; Signed Integer                                                                                                                             ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 85    ; Signed Integer                                                                                                                             ;
; OUT_ST_DATA_W                 ; 86    ; Signed Integer                                                                                                                             ;
; ST_CHANNEL_W                  ; 3     ; Signed Integer                                                                                                                             ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                                             ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                             ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                             ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                                             ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                             ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|sram_access_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                      ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 18    ; Signed Integer                                                                                                                                            ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                            ;
; inDataWidth     ; 18    ; Signed Integer                                                                                                                                            ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                            ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                            ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                            ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                            ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                            ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                            ;
; outDataWidth    ; 18    ; Signed Integer                                                                                                                                            ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                            ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                            ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                            ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                            ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                            ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                            ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sram_access:sram_abc|altera_reset_controller:rst_controller ;
+---------------------------+----------+-------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                              ;
+---------------------------+----------+-------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 3        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                    ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                            ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                    ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                    ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                    ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                    ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                    ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                    ;
+---------------------------+----------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                            ;
; DEPTH          ; 2     ; Signed Integer                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                 ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sram_access:sram_abc|altera_reset_controller:rst_controller_001 ;
+---------------------------+-------+--------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2     ; Signed Integer                                                           ;
; USE_RESET_REQUEST_IN0     ; 0     ; Signed Integer                                                           ;
; USE_RESET_REQUEST_IN1     ; 0     ; Signed Integer                                                           ;
; USE_RESET_REQUEST_IN2     ; 0     ; Signed Integer                                                           ;
; USE_RESET_REQUEST_IN3     ; 0     ; Signed Integer                                                           ;
; USE_RESET_REQUEST_IN4     ; 0     ; Signed Integer                                                           ;
; USE_RESET_REQUEST_IN5     ; 0     ; Signed Integer                                                           ;
; USE_RESET_REQUEST_IN6     ; 0     ; Signed Integer                                                           ;
; USE_RESET_REQUEST_IN7     ; 0     ; Signed Integer                                                           ;
; USE_RESET_REQUEST_IN8     ; 0     ; Signed Integer                                                           ;
; USE_RESET_REQUEST_IN9     ; 0     ; Signed Integer                                                           ;
; USE_RESET_REQUEST_IN10    ; 0     ; Signed Integer                                                           ;
; USE_RESET_REQUEST_IN11    ; 0     ; Signed Integer                                                           ;
; USE_RESET_REQUEST_IN12    ; 0     ; Signed Integer                                                           ;
; USE_RESET_REQUEST_IN13    ; 0     ; Signed Integer                                                           ;
; USE_RESET_REQUEST_IN14    ; 0     ; Signed Integer                                                           ;
; USE_RESET_REQUEST_IN15    ; 0     ; Signed Integer                                                           ;
; OUTPUT_RESET_SYNC_EDGES   ; none  ; String                                                                   ;
; SYNC_DEPTH                ; 2     ; Signed Integer                                                           ;
; RESET_REQUEST_PRESENT     ; 0     ; Signed Integer                                                           ;
; RESET_REQ_WAIT_TIME       ; 1     ; Signed Integer                                                           ;
; MIN_RST_ASSERTION_TIME    ; 3     ; Signed Integer                                                           ;
; RESET_REQ_EARLY_DSRT_TIME ; 1     ; Signed Integer                                                           ;
; ADAPT_RESET_REQUEST       ; 0     ; Signed Integer                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sram_access:sram_abc|altera_reset_controller:rst_controller_002 ;
+---------------------------+-------+--------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 3     ; Signed Integer                                                           ;
; USE_RESET_REQUEST_IN0     ; 0     ; Signed Integer                                                           ;
; USE_RESET_REQUEST_IN1     ; 0     ; Signed Integer                                                           ;
; USE_RESET_REQUEST_IN2     ; 0     ; Signed Integer                                                           ;
; USE_RESET_REQUEST_IN3     ; 0     ; Signed Integer                                                           ;
; USE_RESET_REQUEST_IN4     ; 0     ; Signed Integer                                                           ;
; USE_RESET_REQUEST_IN5     ; 0     ; Signed Integer                                                           ;
; USE_RESET_REQUEST_IN6     ; 0     ; Signed Integer                                                           ;
; USE_RESET_REQUEST_IN7     ; 0     ; Signed Integer                                                           ;
; USE_RESET_REQUEST_IN8     ; 0     ; Signed Integer                                                           ;
; USE_RESET_REQUEST_IN9     ; 0     ; Signed Integer                                                           ;
; USE_RESET_REQUEST_IN10    ; 0     ; Signed Integer                                                           ;
; USE_RESET_REQUEST_IN11    ; 0     ; Signed Integer                                                           ;
; USE_RESET_REQUEST_IN12    ; 0     ; Signed Integer                                                           ;
; USE_RESET_REQUEST_IN13    ; 0     ; Signed Integer                                                           ;
; USE_RESET_REQUEST_IN14    ; 0     ; Signed Integer                                                           ;
; USE_RESET_REQUEST_IN15    ; 0     ; Signed Integer                                                           ;
; OUTPUT_RESET_SYNC_EDGES   ; none  ; String                                                                   ;
; SYNC_DEPTH                ; 2     ; Signed Integer                                                           ;
; RESET_REQUEST_PRESENT     ; 0     ; Signed Integer                                                           ;
; RESET_REQ_WAIT_TIME       ; 1     ; Signed Integer                                                           ;
; MIN_RST_ASSERTION_TIME    ; 3     ; Signed Integer                                                           ;
; RESET_REQ_EARLY_DSRT_TIME ; 1     ; Signed Integer                                                           ;
; ADAPT_RESET_REQUEST       ; 0     ; Signed Integer                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sram_access:sram_abc|altera_reset_controller:rst_controller_003 ;
+---------------------------+----------+-----------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                  ;
+---------------------------+----------+-----------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 3        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                        ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                        ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                        ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                        ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                        ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                        ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                        ;
+---------------------------+----------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sram_access:sram_abc|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sram_access:sram_abc|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                     ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:CIC_20output_20only                                                                            ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                      ; Type           ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                              ; String         ;
; sld_node_info                                   ; 805334537                                                                                  ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                            ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                          ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                          ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                          ; Signed Integer ;
; sld_data_bits                                   ; 22                                                                                         ; Untyped        ;
; sld_trigger_bits                                ; 22                                                                                         ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                         ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                      ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                      ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                          ; Untyped        ;
; sld_sample_depth                                ; 1024                                                                                       ; Untyped        ;
; sld_segment_size                                ; 1024                                                                                       ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                       ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                         ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                          ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                          ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                          ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                          ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                          ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                          ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                          ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                          ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                          ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                   ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                          ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                          ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                          ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                          ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                          ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                       ; String         ;
; sld_inversion_mask_length                       ; 90                                                                                         ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                          ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                  ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                          ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                          ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                        ; Untyped        ;
; sld_storage_qualifier_bits                      ; 22                                                                                         ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                          ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                        ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                          ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                          ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                      ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                          ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                          ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                          ; Signed Integer ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                          ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                       ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                       ;
; WIDTHAD_A                          ; 6                    ; Untyped                                                                                       ;
; NUMWORDS_A                         ; 64                   ; Untyped                                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                       ;
; WIDTH_B                            ; 8                    ; Untyped                                                                                       ;
; WIDTHAD_B                          ; 6                    ; Untyped                                                                                       ;
; NUMWORDS_B                         ; 64                   ; Untyped                                                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                       ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_0qg1      ; Untyped                                                                                       ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult15 ;
+------------------------------------------------+--------------+---------------------------------+
; Parameter Name                                 ; Value        ; Type                            ;
+------------------------------------------------+--------------+---------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                  ;
; LPM_WIDTHA                                     ; 12           ; Untyped                         ;
; LPM_WIDTHB                                     ; 16           ; Untyped                         ;
; LPM_WIDTHP                                     ; 28           ; Untyped                         ;
; LPM_WIDTHR                                     ; 28           ; Untyped                         ;
; LPM_WIDTHS                                     ; 1            ; Untyped                         ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                         ;
; LPM_PIPELINE                                   ; 0            ; Untyped                         ;
; LATENCY                                        ; 0            ; Untyped                         ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                         ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                         ;
; USE_EAB                                        ; OFF          ; Untyped                         ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                         ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                         ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                         ;
; CBXI_PARAMETER                                 ; mult_46t     ; Untyped                         ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                         ;
+------------------------------------------------+--------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult14 ;
+------------------------------------------------+--------------+---------------------------------+
; Parameter Name                                 ; Value        ; Type                            ;
+------------------------------------------------+--------------+---------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                  ;
; LPM_WIDTHA                                     ; 12           ; Untyped                         ;
; LPM_WIDTHB                                     ; 16           ; Untyped                         ;
; LPM_WIDTHP                                     ; 28           ; Untyped                         ;
; LPM_WIDTHR                                     ; 28           ; Untyped                         ;
; LPM_WIDTHS                                     ; 1            ; Untyped                         ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                         ;
; LPM_PIPELINE                                   ; 0            ; Untyped                         ;
; LATENCY                                        ; 0            ; Untyped                         ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                         ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                         ;
; USE_EAB                                        ; OFF          ; Untyped                         ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                         ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                         ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                         ;
; CBXI_PARAMETER                                 ; mult_46t     ; Untyped                         ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                         ;
+------------------------------------------------+--------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult31 ;
+------------------------------------------------+--------------+---------------------------------+
; Parameter Name                                 ; Value        ; Type                            ;
+------------------------------------------------+--------------+---------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                  ;
; LPM_WIDTHA                                     ; 33           ; Untyped                         ;
; LPM_WIDTHB                                     ; 12           ; Untyped                         ;
; LPM_WIDTHP                                     ; 45           ; Untyped                         ;
; LPM_WIDTHR                                     ; 45           ; Untyped                         ;
; LPM_WIDTHS                                     ; 1            ; Untyped                         ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                         ;
; LPM_PIPELINE                                   ; 0            ; Untyped                         ;
; LATENCY                                        ; 0            ; Untyped                         ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                         ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                         ;
; USE_EAB                                        ; OFF          ; Untyped                         ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                         ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                         ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                         ;
; CBXI_PARAMETER                                 ; mult_26t     ; Untyped                         ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                         ;
+------------------------------------------------+--------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult13 ;
+------------------------------------------------+--------------+---------------------------------+
; Parameter Name                                 ; Value        ; Type                            ;
+------------------------------------------------+--------------+---------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                  ;
; LPM_WIDTHA                                     ; 12           ; Untyped                         ;
; LPM_WIDTHB                                     ; 16           ; Untyped                         ;
; LPM_WIDTHP                                     ; 28           ; Untyped                         ;
; LPM_WIDTHR                                     ; 28           ; Untyped                         ;
; LPM_WIDTHS                                     ; 1            ; Untyped                         ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                         ;
; LPM_PIPELINE                                   ; 0            ; Untyped                         ;
; LATENCY                                        ; 0            ; Untyped                         ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                         ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                         ;
; USE_EAB                                        ; OFF          ; Untyped                         ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                         ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                         ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                         ;
; CBXI_PARAMETER                                 ; mult_46t     ; Untyped                         ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                         ;
+------------------------------------------------+--------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult30 ;
+------------------------------------------------+--------------+---------------------------------+
; Parameter Name                                 ; Value        ; Type                            ;
+------------------------------------------------+--------------+---------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                  ;
; LPM_WIDTHA                                     ; 33           ; Untyped                         ;
; LPM_WIDTHB                                     ; 12           ; Untyped                         ;
; LPM_WIDTHP                                     ; 45           ; Untyped                         ;
; LPM_WIDTHR                                     ; 45           ; Untyped                         ;
; LPM_WIDTHS                                     ; 1            ; Untyped                         ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                         ;
; LPM_PIPELINE                                   ; 0            ; Untyped                         ;
; LATENCY                                        ; 0            ; Untyped                         ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                         ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                         ;
; USE_EAB                                        ; OFF          ; Untyped                         ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                         ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                         ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                         ;
; CBXI_PARAMETER                                 ; mult_26t     ; Untyped                         ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                         ;
+------------------------------------------------+--------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult12 ;
+------------------------------------------------+--------------+---------------------------------+
; Parameter Name                                 ; Value        ; Type                            ;
+------------------------------------------------+--------------+---------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                  ;
; LPM_WIDTHA                                     ; 12           ; Untyped                         ;
; LPM_WIDTHB                                     ; 16           ; Untyped                         ;
; LPM_WIDTHP                                     ; 28           ; Untyped                         ;
; LPM_WIDTHR                                     ; 28           ; Untyped                         ;
; LPM_WIDTHS                                     ; 1            ; Untyped                         ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                         ;
; LPM_PIPELINE                                   ; 0            ; Untyped                         ;
; LATENCY                                        ; 0            ; Untyped                         ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                         ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                         ;
; USE_EAB                                        ; OFF          ; Untyped                         ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                         ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                         ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                         ;
; CBXI_PARAMETER                                 ; mult_46t     ; Untyped                         ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                         ;
+------------------------------------------------+--------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult29 ;
+------------------------------------------------+--------------+---------------------------------+
; Parameter Name                                 ; Value        ; Type                            ;
+------------------------------------------------+--------------+---------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                  ;
; LPM_WIDTHA                                     ; 33           ; Untyped                         ;
; LPM_WIDTHB                                     ; 12           ; Untyped                         ;
; LPM_WIDTHP                                     ; 45           ; Untyped                         ;
; LPM_WIDTHR                                     ; 45           ; Untyped                         ;
; LPM_WIDTHS                                     ; 1            ; Untyped                         ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                         ;
; LPM_PIPELINE                                   ; 0            ; Untyped                         ;
; LATENCY                                        ; 0            ; Untyped                         ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                         ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                         ;
; USE_EAB                                        ; OFF          ; Untyped                         ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                         ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                         ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                         ;
; CBXI_PARAMETER                                 ; mult_26t     ; Untyped                         ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                         ;
+------------------------------------------------+--------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult11 ;
+------------------------------------------------+--------------+---------------------------------+
; Parameter Name                                 ; Value        ; Type                            ;
+------------------------------------------------+--------------+---------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                  ;
; LPM_WIDTHA                                     ; 12           ; Untyped                         ;
; LPM_WIDTHB                                     ; 16           ; Untyped                         ;
; LPM_WIDTHP                                     ; 28           ; Untyped                         ;
; LPM_WIDTHR                                     ; 28           ; Untyped                         ;
; LPM_WIDTHS                                     ; 1            ; Untyped                         ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                         ;
; LPM_PIPELINE                                   ; 0            ; Untyped                         ;
; LATENCY                                        ; 0            ; Untyped                         ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                         ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                         ;
; USE_EAB                                        ; OFF          ; Untyped                         ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                         ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                         ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                         ;
; CBXI_PARAMETER                                 ; mult_46t     ; Untyped                         ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                         ;
+------------------------------------------------+--------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult28 ;
+------------------------------------------------+--------------+---------------------------------+
; Parameter Name                                 ; Value        ; Type                            ;
+------------------------------------------------+--------------+---------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                  ;
; LPM_WIDTHA                                     ; 33           ; Untyped                         ;
; LPM_WIDTHB                                     ; 12           ; Untyped                         ;
; LPM_WIDTHP                                     ; 45           ; Untyped                         ;
; LPM_WIDTHR                                     ; 45           ; Untyped                         ;
; LPM_WIDTHS                                     ; 1            ; Untyped                         ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                         ;
; LPM_PIPELINE                                   ; 0            ; Untyped                         ;
; LATENCY                                        ; 0            ; Untyped                         ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                         ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                         ;
; USE_EAB                                        ; OFF          ; Untyped                         ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                         ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                         ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                         ;
; CBXI_PARAMETER                                 ; mult_26t     ; Untyped                         ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                         ;
+------------------------------------------------+--------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult10 ;
+------------------------------------------------+--------------+---------------------------------+
; Parameter Name                                 ; Value        ; Type                            ;
+------------------------------------------------+--------------+---------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                  ;
; LPM_WIDTHA                                     ; 12           ; Untyped                         ;
; LPM_WIDTHB                                     ; 16           ; Untyped                         ;
; LPM_WIDTHP                                     ; 28           ; Untyped                         ;
; LPM_WIDTHR                                     ; 28           ; Untyped                         ;
; LPM_WIDTHS                                     ; 1            ; Untyped                         ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                         ;
; LPM_PIPELINE                                   ; 0            ; Untyped                         ;
; LATENCY                                        ; 0            ; Untyped                         ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                         ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                         ;
; USE_EAB                                        ; OFF          ; Untyped                         ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                         ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                         ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                         ;
; CBXI_PARAMETER                                 ; mult_46t     ; Untyped                         ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                         ;
+------------------------------------------------+--------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult27 ;
+------------------------------------------------+--------------+---------------------------------+
; Parameter Name                                 ; Value        ; Type                            ;
+------------------------------------------------+--------------+---------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                  ;
; LPM_WIDTHA                                     ; 33           ; Untyped                         ;
; LPM_WIDTHB                                     ; 12           ; Untyped                         ;
; LPM_WIDTHP                                     ; 45           ; Untyped                         ;
; LPM_WIDTHR                                     ; 45           ; Untyped                         ;
; LPM_WIDTHS                                     ; 1            ; Untyped                         ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                         ;
; LPM_PIPELINE                                   ; 0            ; Untyped                         ;
; LATENCY                                        ; 0            ; Untyped                         ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                         ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                         ;
; USE_EAB                                        ; OFF          ; Untyped                         ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                         ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                         ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                         ;
; CBXI_PARAMETER                                 ; mult_26t     ; Untyped                         ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                         ;
+------------------------------------------------+--------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult9 ;
+------------------------------------------------+--------------+--------------------------------+
; Parameter Name                                 ; Value        ; Type                           ;
+------------------------------------------------+--------------+--------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                 ;
; LPM_WIDTHA                                     ; 12           ; Untyped                        ;
; LPM_WIDTHB                                     ; 16           ; Untyped                        ;
; LPM_WIDTHP                                     ; 28           ; Untyped                        ;
; LPM_WIDTHR                                     ; 28           ; Untyped                        ;
; LPM_WIDTHS                                     ; 1            ; Untyped                        ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                        ;
; LPM_PIPELINE                                   ; 0            ; Untyped                        ;
; LATENCY                                        ; 0            ; Untyped                        ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                        ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                        ;
; USE_EAB                                        ; OFF          ; Untyped                        ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                        ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                        ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                        ;
; CBXI_PARAMETER                                 ; mult_46t     ; Untyped                        ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                        ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                        ;
+------------------------------------------------+--------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult26 ;
+------------------------------------------------+--------------+---------------------------------+
; Parameter Name                                 ; Value        ; Type                            ;
+------------------------------------------------+--------------+---------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                  ;
; LPM_WIDTHA                                     ; 33           ; Untyped                         ;
; LPM_WIDTHB                                     ; 12           ; Untyped                         ;
; LPM_WIDTHP                                     ; 45           ; Untyped                         ;
; LPM_WIDTHR                                     ; 45           ; Untyped                         ;
; LPM_WIDTHS                                     ; 1            ; Untyped                         ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                         ;
; LPM_PIPELINE                                   ; 0            ; Untyped                         ;
; LATENCY                                        ; 0            ; Untyped                         ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                         ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                         ;
; USE_EAB                                        ; OFF          ; Untyped                         ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                         ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                         ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                         ;
; CBXI_PARAMETER                                 ; mult_26t     ; Untyped                         ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                         ;
+------------------------------------------------+--------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult22 ;
+------------------------------------------------+--------------+---------------------------------+
; Parameter Name                                 ; Value        ; Type                            ;
+------------------------------------------------+--------------+---------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                  ;
; LPM_WIDTHA                                     ; 33           ; Untyped                         ;
; LPM_WIDTHB                                     ; 12           ; Untyped                         ;
; LPM_WIDTHP                                     ; 45           ; Untyped                         ;
; LPM_WIDTHR                                     ; 45           ; Untyped                         ;
; LPM_WIDTHS                                     ; 1            ; Untyped                         ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                         ;
; LPM_PIPELINE                                   ; 0            ; Untyped                         ;
; LATENCY                                        ; 0            ; Untyped                         ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                         ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                         ;
; USE_EAB                                        ; OFF          ; Untyped                         ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                         ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                         ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                         ;
; CBXI_PARAMETER                                 ; mult_26t     ; Untyped                         ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                         ;
+------------------------------------------------+--------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult18 ;
+------------------------------------------------+--------------+---------------------------------+
; Parameter Name                                 ; Value        ; Type                            ;
+------------------------------------------------+--------------+---------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                  ;
; LPM_WIDTHA                                     ; 33           ; Untyped                         ;
; LPM_WIDTHB                                     ; 12           ; Untyped                         ;
; LPM_WIDTHP                                     ; 45           ; Untyped                         ;
; LPM_WIDTHR                                     ; 45           ; Untyped                         ;
; LPM_WIDTHS                                     ; 1            ; Untyped                         ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                         ;
; LPM_PIPELINE                                   ; 0            ; Untyped                         ;
; LATENCY                                        ; 0            ; Untyped                         ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                         ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                         ;
; USE_EAB                                        ; OFF          ; Untyped                         ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                         ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                         ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                         ;
; CBXI_PARAMETER                                 ; mult_26t     ; Untyped                         ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                         ;
+------------------------------------------------+--------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult21 ;
+------------------------------------------------+--------------+---------------------------------+
; Parameter Name                                 ; Value        ; Type                            ;
+------------------------------------------------+--------------+---------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                  ;
; LPM_WIDTHA                                     ; 33           ; Untyped                         ;
; LPM_WIDTHB                                     ; 12           ; Untyped                         ;
; LPM_WIDTHP                                     ; 45           ; Untyped                         ;
; LPM_WIDTHR                                     ; 45           ; Untyped                         ;
; LPM_WIDTHS                                     ; 1            ; Untyped                         ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                         ;
; LPM_PIPELINE                                   ; 0            ; Untyped                         ;
; LATENCY                                        ; 0            ; Untyped                         ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                         ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                         ;
; USE_EAB                                        ; OFF          ; Untyped                         ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                         ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                         ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                         ;
; CBXI_PARAMETER                                 ; mult_26t     ; Untyped                         ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                         ;
+------------------------------------------------+--------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult25 ;
+------------------------------------------------+--------------+---------------------------------+
; Parameter Name                                 ; Value        ; Type                            ;
+------------------------------------------------+--------------+---------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                  ;
; LPM_WIDTHA                                     ; 33           ; Untyped                         ;
; LPM_WIDTHB                                     ; 12           ; Untyped                         ;
; LPM_WIDTHP                                     ; 45           ; Untyped                         ;
; LPM_WIDTHR                                     ; 45           ; Untyped                         ;
; LPM_WIDTHS                                     ; 1            ; Untyped                         ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                         ;
; LPM_PIPELINE                                   ; 0            ; Untyped                         ;
; LATENCY                                        ; 0            ; Untyped                         ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                         ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                         ;
; USE_EAB                                        ; OFF          ; Untyped                         ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                         ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                         ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                         ;
; CBXI_PARAMETER                                 ; mult_26t     ; Untyped                         ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                         ;
+------------------------------------------------+--------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult17 ;
+------------------------------------------------+--------------+---------------------------------+
; Parameter Name                                 ; Value        ; Type                            ;
+------------------------------------------------+--------------+---------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                  ;
; LPM_WIDTHA                                     ; 33           ; Untyped                         ;
; LPM_WIDTHB                                     ; 12           ; Untyped                         ;
; LPM_WIDTHP                                     ; 45           ; Untyped                         ;
; LPM_WIDTHR                                     ; 45           ; Untyped                         ;
; LPM_WIDTHS                                     ; 1            ; Untyped                         ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                         ;
; LPM_PIPELINE                                   ; 0            ; Untyped                         ;
; LATENCY                                        ; 0            ; Untyped                         ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                         ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                         ;
; USE_EAB                                        ; OFF          ; Untyped                         ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                         ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                         ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                         ;
; CBXI_PARAMETER                                 ; mult_26t     ; Untyped                         ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                         ;
+------------------------------------------------+--------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult23 ;
+------------------------------------------------+--------------+---------------------------------+
; Parameter Name                                 ; Value        ; Type                            ;
+------------------------------------------------+--------------+---------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                  ;
; LPM_WIDTHA                                     ; 33           ; Untyped                         ;
; LPM_WIDTHB                                     ; 12           ; Untyped                         ;
; LPM_WIDTHP                                     ; 45           ; Untyped                         ;
; LPM_WIDTHR                                     ; 45           ; Untyped                         ;
; LPM_WIDTHS                                     ; 1            ; Untyped                         ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                         ;
; LPM_PIPELINE                                   ; 0            ; Untyped                         ;
; LATENCY                                        ; 0            ; Untyped                         ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                         ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                         ;
; USE_EAB                                        ; OFF          ; Untyped                         ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                         ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                         ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                         ;
; CBXI_PARAMETER                                 ; mult_26t     ; Untyped                         ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                         ;
+------------------------------------------------+--------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult19 ;
+------------------------------------------------+--------------+---------------------------------+
; Parameter Name                                 ; Value        ; Type                            ;
+------------------------------------------------+--------------+---------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                  ;
; LPM_WIDTHA                                     ; 33           ; Untyped                         ;
; LPM_WIDTHB                                     ; 12           ; Untyped                         ;
; LPM_WIDTHP                                     ; 45           ; Untyped                         ;
; LPM_WIDTHR                                     ; 45           ; Untyped                         ;
; LPM_WIDTHS                                     ; 1            ; Untyped                         ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                         ;
; LPM_PIPELINE                                   ; 0            ; Untyped                         ;
; LATENCY                                        ; 0            ; Untyped                         ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                         ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                         ;
; USE_EAB                                        ; OFF          ; Untyped                         ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                         ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                         ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                         ;
; CBXI_PARAMETER                                 ; mult_26t     ; Untyped                         ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                         ;
+------------------------------------------------+--------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult20 ;
+------------------------------------------------+--------------+---------------------------------+
; Parameter Name                                 ; Value        ; Type                            ;
+------------------------------------------------+--------------+---------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                  ;
; LPM_WIDTHA                                     ; 33           ; Untyped                         ;
; LPM_WIDTHB                                     ; 12           ; Untyped                         ;
; LPM_WIDTHP                                     ; 45           ; Untyped                         ;
; LPM_WIDTHR                                     ; 45           ; Untyped                         ;
; LPM_WIDTHS                                     ; 1            ; Untyped                         ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                         ;
; LPM_PIPELINE                                   ; 0            ; Untyped                         ;
; LATENCY                                        ; 0            ; Untyped                         ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                         ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                         ;
; USE_EAB                                        ; OFF          ; Untyped                         ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                         ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                         ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                         ;
; CBXI_PARAMETER                                 ; mult_26t     ; Untyped                         ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                         ;
+------------------------------------------------+--------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult24 ;
+------------------------------------------------+--------------+---------------------------------+
; Parameter Name                                 ; Value        ; Type                            ;
+------------------------------------------------+--------------+---------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                  ;
; LPM_WIDTHA                                     ; 33           ; Untyped                         ;
; LPM_WIDTHB                                     ; 12           ; Untyped                         ;
; LPM_WIDTHP                                     ; 45           ; Untyped                         ;
; LPM_WIDTHR                                     ; 45           ; Untyped                         ;
; LPM_WIDTHS                                     ; 1            ; Untyped                         ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                         ;
; LPM_PIPELINE                                   ; 0            ; Untyped                         ;
; LATENCY                                        ; 0            ; Untyped                         ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                         ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                         ;
; USE_EAB                                        ; OFF          ; Untyped                         ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                         ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                         ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                         ;
; CBXI_PARAMETER                                 ; mult_26t     ; Untyped                         ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                         ;
+------------------------------------------------+--------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult16 ;
+------------------------------------------------+--------------+---------------------------------+
; Parameter Name                                 ; Value        ; Type                            ;
+------------------------------------------------+--------------+---------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                  ;
; LPM_WIDTHA                                     ; 33           ; Untyped                         ;
; LPM_WIDTHB                                     ; 12           ; Untyped                         ;
; LPM_WIDTHP                                     ; 45           ; Untyped                         ;
; LPM_WIDTHR                                     ; 45           ; Untyped                         ;
; LPM_WIDTHS                                     ; 1            ; Untyped                         ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                         ;
; LPM_PIPELINE                                   ; 0            ; Untyped                         ;
; LATENCY                                        ; 0            ; Untyped                         ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                         ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                         ;
; USE_EAB                                        ; OFF          ; Untyped                         ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                         ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                         ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                         ;
; CBXI_PARAMETER                                 ; mult_26t     ; Untyped                         ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                         ;
+------------------------------------------------+--------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult8 ;
+------------------------------------------------+--------------+--------------------------------+
; Parameter Name                                 ; Value        ; Type                           ;
+------------------------------------------------+--------------+--------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                 ;
; LPM_WIDTHA                                     ; 12           ; Untyped                        ;
; LPM_WIDTHB                                     ; 16           ; Untyped                        ;
; LPM_WIDTHP                                     ; 28           ; Untyped                        ;
; LPM_WIDTHR                                     ; 28           ; Untyped                        ;
; LPM_WIDTHS                                     ; 1            ; Untyped                        ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                        ;
; LPM_PIPELINE                                   ; 0            ; Untyped                        ;
; LATENCY                                        ; 0            ; Untyped                        ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                        ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                        ;
; USE_EAB                                        ; OFF          ; Untyped                        ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                        ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                        ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                        ;
; CBXI_PARAMETER                                 ; mult_46t     ; Untyped                        ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                        ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                        ;
+------------------------------------------------+--------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult7 ;
+------------------------------------------------+--------------+--------------------------------+
; Parameter Name                                 ; Value        ; Type                           ;
+------------------------------------------------+--------------+--------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                 ;
; LPM_WIDTHA                                     ; 12           ; Untyped                        ;
; LPM_WIDTHB                                     ; 16           ; Untyped                        ;
; LPM_WIDTHP                                     ; 28           ; Untyped                        ;
; LPM_WIDTHR                                     ; 28           ; Untyped                        ;
; LPM_WIDTHS                                     ; 1            ; Untyped                        ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                        ;
; LPM_PIPELINE                                   ; 0            ; Untyped                        ;
; LATENCY                                        ; 0            ; Untyped                        ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                        ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                        ;
; USE_EAB                                        ; OFF          ; Untyped                        ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                        ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                        ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                        ;
; CBXI_PARAMETER                                 ; mult_46t     ; Untyped                        ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                        ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                        ;
+------------------------------------------------+--------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult6 ;
+------------------------------------------------+--------------+--------------------------------+
; Parameter Name                                 ; Value        ; Type                           ;
+------------------------------------------------+--------------+--------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                 ;
; LPM_WIDTHA                                     ; 12           ; Untyped                        ;
; LPM_WIDTHB                                     ; 16           ; Untyped                        ;
; LPM_WIDTHP                                     ; 28           ; Untyped                        ;
; LPM_WIDTHR                                     ; 28           ; Untyped                        ;
; LPM_WIDTHS                                     ; 1            ; Untyped                        ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                        ;
; LPM_PIPELINE                                   ; 0            ; Untyped                        ;
; LATENCY                                        ; 0            ; Untyped                        ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                        ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                        ;
; USE_EAB                                        ; OFF          ; Untyped                        ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                        ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                        ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                        ;
; CBXI_PARAMETER                                 ; mult_46t     ; Untyped                        ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                        ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                        ;
+------------------------------------------------+--------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult5 ;
+------------------------------------------------+--------------+--------------------------------+
; Parameter Name                                 ; Value        ; Type                           ;
+------------------------------------------------+--------------+--------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                 ;
; LPM_WIDTHA                                     ; 12           ; Untyped                        ;
; LPM_WIDTHB                                     ; 16           ; Untyped                        ;
; LPM_WIDTHP                                     ; 28           ; Untyped                        ;
; LPM_WIDTHR                                     ; 28           ; Untyped                        ;
; LPM_WIDTHS                                     ; 1            ; Untyped                        ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                        ;
; LPM_PIPELINE                                   ; 0            ; Untyped                        ;
; LATENCY                                        ; 0            ; Untyped                        ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                        ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                        ;
; USE_EAB                                        ; OFF          ; Untyped                        ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                        ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                        ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                        ;
; CBXI_PARAMETER                                 ; mult_46t     ; Untyped                        ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                        ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                        ;
+------------------------------------------------+--------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult4 ;
+------------------------------------------------+--------------+--------------------------------+
; Parameter Name                                 ; Value        ; Type                           ;
+------------------------------------------------+--------------+--------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                 ;
; LPM_WIDTHA                                     ; 12           ; Untyped                        ;
; LPM_WIDTHB                                     ; 16           ; Untyped                        ;
; LPM_WIDTHP                                     ; 28           ; Untyped                        ;
; LPM_WIDTHR                                     ; 28           ; Untyped                        ;
; LPM_WIDTHS                                     ; 1            ; Untyped                        ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                        ;
; LPM_PIPELINE                                   ; 0            ; Untyped                        ;
; LATENCY                                        ; 0            ; Untyped                        ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                        ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                        ;
; USE_EAB                                        ; OFF          ; Untyped                        ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                        ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                        ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                        ;
; CBXI_PARAMETER                                 ; mult_46t     ; Untyped                        ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                        ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                        ;
+------------------------------------------------+--------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult3 ;
+------------------------------------------------+--------------+--------------------------------+
; Parameter Name                                 ; Value        ; Type                           ;
+------------------------------------------------+--------------+--------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                 ;
; LPM_WIDTHA                                     ; 12           ; Untyped                        ;
; LPM_WIDTHB                                     ; 16           ; Untyped                        ;
; LPM_WIDTHP                                     ; 28           ; Untyped                        ;
; LPM_WIDTHR                                     ; 28           ; Untyped                        ;
; LPM_WIDTHS                                     ; 1            ; Untyped                        ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                        ;
; LPM_PIPELINE                                   ; 0            ; Untyped                        ;
; LATENCY                                        ; 0            ; Untyped                        ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                        ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                        ;
; USE_EAB                                        ; OFF          ; Untyped                        ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                        ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                        ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                        ;
; CBXI_PARAMETER                                 ; mult_46t     ; Untyped                        ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                        ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                        ;
+------------------------------------------------+--------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult2 ;
+------------------------------------------------+--------------+--------------------------------+
; Parameter Name                                 ; Value        ; Type                           ;
+------------------------------------------------+--------------+--------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                 ;
; LPM_WIDTHA                                     ; 12           ; Untyped                        ;
; LPM_WIDTHB                                     ; 16           ; Untyped                        ;
; LPM_WIDTHP                                     ; 28           ; Untyped                        ;
; LPM_WIDTHR                                     ; 28           ; Untyped                        ;
; LPM_WIDTHS                                     ; 1            ; Untyped                        ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                        ;
; LPM_PIPELINE                                   ; 0            ; Untyped                        ;
; LATENCY                                        ; 0            ; Untyped                        ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                        ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                        ;
; USE_EAB                                        ; OFF          ; Untyped                        ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                        ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                        ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                        ;
; CBXI_PARAMETER                                 ; mult_46t     ; Untyped                        ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                        ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                        ;
+------------------------------------------------+--------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+--------------------------------+
; Parameter Name                                 ; Value        ; Type                           ;
+------------------------------------------------+--------------+--------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                 ;
; LPM_WIDTHA                                     ; 12           ; Untyped                        ;
; LPM_WIDTHB                                     ; 16           ; Untyped                        ;
; LPM_WIDTHP                                     ; 28           ; Untyped                        ;
; LPM_WIDTHR                                     ; 28           ; Untyped                        ;
; LPM_WIDTHS                                     ; 1            ; Untyped                        ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                        ;
; LPM_PIPELINE                                   ; 0            ; Untyped                        ;
; LATENCY                                        ; 0            ; Untyped                        ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                        ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                        ;
; USE_EAB                                        ; OFF          ; Untyped                        ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                        ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                        ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                        ;
; CBXI_PARAMETER                                 ; mult_46t     ; Untyped                        ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                        ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                        ;
+------------------------------------------------+--------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: adaptive_fir:adaptive_fir_inst|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+--------------------------------+
; Parameter Name                                 ; Value        ; Type                           ;
+------------------------------------------------+--------------+--------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                 ;
; LPM_WIDTHA                                     ; 12           ; Untyped                        ;
; LPM_WIDTHB                                     ; 16           ; Untyped                        ;
; LPM_WIDTHP                                     ; 28           ; Untyped                        ;
; LPM_WIDTHR                                     ; 28           ; Untyped                        ;
; LPM_WIDTHS                                     ; 1            ; Untyped                        ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                        ;
; LPM_PIPELINE                                   ; 0            ; Untyped                        ;
; LATENCY                                        ; 0            ; Untyped                        ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                        ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                        ;
; USE_EAB                                        ; OFF          ; Untyped                        ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                        ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                        ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                        ;
; CBXI_PARAMETER                                 ; mult_46t     ; Untyped                        ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                        ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                        ;
+------------------------------------------------+--------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                                                                    ;
+-------------------------------+-----------------------------------------------------------------------------------------------------------------+
; Name                          ; Value                                                                                                           ;
+-------------------------------+-----------------------------------------------------------------------------------------------------------------+
; Number of entity instances    ; 2                                                                                                               ;
; Entity Instance               ; PLL_200MHz:PLL_200MHz_inst|altpll:altpll_component                                                              ;
;     -- OPERATION_MODE         ; SOURCE_SYNCHRONOUS                                                                                              ;
;     -- PLL_TYPE               ; AUTO                                                                                                            ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                                                          ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                                                           ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                                               ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                                               ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                                               ;
; Entity Instance               ; sram_access:sram_abc|sram_access_VGA_clock:vga_clock|altera_up_altpll:video_pll|altpll:PLL_for_DE_Series_Boards ;
;     -- OPERATION_MODE         ; NORMAL                                                                                                          ;
;     -- PLL_TYPE               ; FAST                                                                                                            ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                                                          ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                                                           ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                                               ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                                               ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                                               ;
+-------------------------------+-----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                     ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                    ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 4                                                                                                                                        ;
; Entity Instance                           ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component                                                                     ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                      ;
;     -- WIDTH_A                            ; 8                                                                                                                                        ;
;     -- NUMWORDS_A                         ; 1                                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                ;
; Entity Instance                           ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component                                                                       ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                      ;
;     -- WIDTH_A                            ; 8                                                                                                                                        ;
;     -- NUMWORDS_A                         ; 1                                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                ;
; Entity Instance                           ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                      ;
;     -- WIDTH_A                            ; 4                                                                                                                                        ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                ;
; Entity Instance                           ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0                                 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                ;
;     -- WIDTH_A                            ; 8                                                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                             ;
;     -- WIDTH_B                            ; 8                                                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                 ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                                                   ;
+----------------------------+---------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                             ;
+----------------------------+---------------------------------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                                                 ;
; Entity Instance            ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO ;
;     -- FIFO Type           ; Dual Clock                                                                                        ;
;     -- LPM_WIDTH           ; 32                                                                                                ;
;     -- LPM_NUMWORDS        ; 128                                                                                               ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                ;
;     -- USE_EAB             ; ON                                                                                                ;
+----------------------------+---------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                    ;
+----------------------------+----------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                              ;
+----------------------------+----------------------------------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                                                  ;
; Entity Instance            ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer ;
;     -- FIFO Type           ; Single Clock                                                                                       ;
;     -- lpm_width           ; 18                                                                                                 ;
;     -- LPM_NUMWORDS        ; 128                                                                                                ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                 ;
;     -- USE_EAB             ; ON                                                                                                 ;
+----------------------------+----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                         ;
+---------------------------------------+------------------------------------------------+
; Name                                  ; Value                                          ;
+---------------------------------------+------------------------------------------------+
; Number of entity instances            ; 32                                             ;
; Entity Instance                       ; adaptive_fir:adaptive_fir_inst|lpm_mult:Mult15 ;
;     -- LPM_WIDTHA                     ; 12                                             ;
;     -- LPM_WIDTHB                     ; 16                                             ;
;     -- LPM_WIDTHP                     ; 28                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                             ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
; Entity Instance                       ; adaptive_fir:adaptive_fir_inst|lpm_mult:Mult14 ;
;     -- LPM_WIDTHA                     ; 12                                             ;
;     -- LPM_WIDTHB                     ; 16                                             ;
;     -- LPM_WIDTHP                     ; 28                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                             ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
; Entity Instance                       ; adaptive_fir:adaptive_fir_inst|lpm_mult:Mult31 ;
;     -- LPM_WIDTHA                     ; 33                                             ;
;     -- LPM_WIDTHB                     ; 12                                             ;
;     -- LPM_WIDTHP                     ; 45                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                             ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
; Entity Instance                       ; adaptive_fir:adaptive_fir_inst|lpm_mult:Mult13 ;
;     -- LPM_WIDTHA                     ; 12                                             ;
;     -- LPM_WIDTHB                     ; 16                                             ;
;     -- LPM_WIDTHP                     ; 28                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                             ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
; Entity Instance                       ; adaptive_fir:adaptive_fir_inst|lpm_mult:Mult30 ;
;     -- LPM_WIDTHA                     ; 33                                             ;
;     -- LPM_WIDTHB                     ; 12                                             ;
;     -- LPM_WIDTHP                     ; 45                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                             ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
; Entity Instance                       ; adaptive_fir:adaptive_fir_inst|lpm_mult:Mult12 ;
;     -- LPM_WIDTHA                     ; 12                                             ;
;     -- LPM_WIDTHB                     ; 16                                             ;
;     -- LPM_WIDTHP                     ; 28                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                             ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
; Entity Instance                       ; adaptive_fir:adaptive_fir_inst|lpm_mult:Mult29 ;
;     -- LPM_WIDTHA                     ; 33                                             ;
;     -- LPM_WIDTHB                     ; 12                                             ;
;     -- LPM_WIDTHP                     ; 45                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                             ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
; Entity Instance                       ; adaptive_fir:adaptive_fir_inst|lpm_mult:Mult11 ;
;     -- LPM_WIDTHA                     ; 12                                             ;
;     -- LPM_WIDTHB                     ; 16                                             ;
;     -- LPM_WIDTHP                     ; 28                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                             ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
; Entity Instance                       ; adaptive_fir:adaptive_fir_inst|lpm_mult:Mult28 ;
;     -- LPM_WIDTHA                     ; 33                                             ;
;     -- LPM_WIDTHB                     ; 12                                             ;
;     -- LPM_WIDTHP                     ; 45                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                             ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
; Entity Instance                       ; adaptive_fir:adaptive_fir_inst|lpm_mult:Mult10 ;
;     -- LPM_WIDTHA                     ; 12                                             ;
;     -- LPM_WIDTHB                     ; 16                                             ;
;     -- LPM_WIDTHP                     ; 28                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                             ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
; Entity Instance                       ; adaptive_fir:adaptive_fir_inst|lpm_mult:Mult27 ;
;     -- LPM_WIDTHA                     ; 33                                             ;
;     -- LPM_WIDTHB                     ; 12                                             ;
;     -- LPM_WIDTHP                     ; 45                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                             ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
; Entity Instance                       ; adaptive_fir:adaptive_fir_inst|lpm_mult:Mult9  ;
;     -- LPM_WIDTHA                     ; 12                                             ;
;     -- LPM_WIDTHB                     ; 16                                             ;
;     -- LPM_WIDTHP                     ; 28                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                             ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
; Entity Instance                       ; adaptive_fir:adaptive_fir_inst|lpm_mult:Mult26 ;
;     -- LPM_WIDTHA                     ; 33                                             ;
;     -- LPM_WIDTHB                     ; 12                                             ;
;     -- LPM_WIDTHP                     ; 45                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                             ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
; Entity Instance                       ; adaptive_fir:adaptive_fir_inst|lpm_mult:Mult22 ;
;     -- LPM_WIDTHA                     ; 33                                             ;
;     -- LPM_WIDTHB                     ; 12                                             ;
;     -- LPM_WIDTHP                     ; 45                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                             ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
; Entity Instance                       ; adaptive_fir:adaptive_fir_inst|lpm_mult:Mult18 ;
;     -- LPM_WIDTHA                     ; 33                                             ;
;     -- LPM_WIDTHB                     ; 12                                             ;
;     -- LPM_WIDTHP                     ; 45                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                             ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
; Entity Instance                       ; adaptive_fir:adaptive_fir_inst|lpm_mult:Mult21 ;
;     -- LPM_WIDTHA                     ; 33                                             ;
;     -- LPM_WIDTHB                     ; 12                                             ;
;     -- LPM_WIDTHP                     ; 45                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                             ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
; Entity Instance                       ; adaptive_fir:adaptive_fir_inst|lpm_mult:Mult25 ;
;     -- LPM_WIDTHA                     ; 33                                             ;
;     -- LPM_WIDTHB                     ; 12                                             ;
;     -- LPM_WIDTHP                     ; 45                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                             ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
; Entity Instance                       ; adaptive_fir:adaptive_fir_inst|lpm_mult:Mult17 ;
;     -- LPM_WIDTHA                     ; 33                                             ;
;     -- LPM_WIDTHB                     ; 12                                             ;
;     -- LPM_WIDTHP                     ; 45                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                             ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
; Entity Instance                       ; adaptive_fir:adaptive_fir_inst|lpm_mult:Mult23 ;
;     -- LPM_WIDTHA                     ; 33                                             ;
;     -- LPM_WIDTHB                     ; 12                                             ;
;     -- LPM_WIDTHP                     ; 45                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                             ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
; Entity Instance                       ; adaptive_fir:adaptive_fir_inst|lpm_mult:Mult19 ;
;     -- LPM_WIDTHA                     ; 33                                             ;
;     -- LPM_WIDTHB                     ; 12                                             ;
;     -- LPM_WIDTHP                     ; 45                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                             ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
; Entity Instance                       ; adaptive_fir:adaptive_fir_inst|lpm_mult:Mult20 ;
;     -- LPM_WIDTHA                     ; 33                                             ;
;     -- LPM_WIDTHB                     ; 12                                             ;
;     -- LPM_WIDTHP                     ; 45                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                             ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
; Entity Instance                       ; adaptive_fir:adaptive_fir_inst|lpm_mult:Mult24 ;
;     -- LPM_WIDTHA                     ; 33                                             ;
;     -- LPM_WIDTHB                     ; 12                                             ;
;     -- LPM_WIDTHP                     ; 45                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                             ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
; Entity Instance                       ; adaptive_fir:adaptive_fir_inst|lpm_mult:Mult16 ;
;     -- LPM_WIDTHA                     ; 33                                             ;
;     -- LPM_WIDTHB                     ; 12                                             ;
;     -- LPM_WIDTHP                     ; 45                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                             ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
; Entity Instance                       ; adaptive_fir:adaptive_fir_inst|lpm_mult:Mult8  ;
;     -- LPM_WIDTHA                     ; 12                                             ;
;     -- LPM_WIDTHB                     ; 16                                             ;
;     -- LPM_WIDTHP                     ; 28                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                             ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
; Entity Instance                       ; adaptive_fir:adaptive_fir_inst|lpm_mult:Mult7  ;
;     -- LPM_WIDTHA                     ; 12                                             ;
;     -- LPM_WIDTHB                     ; 16                                             ;
;     -- LPM_WIDTHP                     ; 28                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                             ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
; Entity Instance                       ; adaptive_fir:adaptive_fir_inst|lpm_mult:Mult6  ;
;     -- LPM_WIDTHA                     ; 12                                             ;
;     -- LPM_WIDTHB                     ; 16                                             ;
;     -- LPM_WIDTHP                     ; 28                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                             ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
; Entity Instance                       ; adaptive_fir:adaptive_fir_inst|lpm_mult:Mult5  ;
;     -- LPM_WIDTHA                     ; 12                                             ;
;     -- LPM_WIDTHB                     ; 16                                             ;
;     -- LPM_WIDTHP                     ; 28                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                             ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
; Entity Instance                       ; adaptive_fir:adaptive_fir_inst|lpm_mult:Mult4  ;
;     -- LPM_WIDTHA                     ; 12                                             ;
;     -- LPM_WIDTHB                     ; 16                                             ;
;     -- LPM_WIDTHP                     ; 28                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                             ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
; Entity Instance                       ; adaptive_fir:adaptive_fir_inst|lpm_mult:Mult3  ;
;     -- LPM_WIDTHA                     ; 12                                             ;
;     -- LPM_WIDTHB                     ; 16                                             ;
;     -- LPM_WIDTHP                     ; 28                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                             ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
; Entity Instance                       ; adaptive_fir:adaptive_fir_inst|lpm_mult:Mult2  ;
;     -- LPM_WIDTHA                     ; 12                                             ;
;     -- LPM_WIDTHB                     ; 16                                             ;
;     -- LPM_WIDTHP                     ; 28                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                             ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
; Entity Instance                       ; adaptive_fir:adaptive_fir_inst|lpm_mult:Mult1  ;
;     -- LPM_WIDTHA                     ; 12                                             ;
;     -- LPM_WIDTHB                     ; 16                                             ;
;     -- LPM_WIDTHP                     ; 28                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                             ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
; Entity Instance                       ; adaptive_fir:adaptive_fir_inst|lpm_mult:Mult0  ;
;     -- LPM_WIDTHA                     ; 12                                             ;
;     -- LPM_WIDTHB                     ; 16                                             ;
;     -- LPM_WIDTHP                     ; 28                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                             ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
+---------------------------------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sram_access:sram_abc|altera_reset_controller:rst_controller_003" ;
+----------------+--------+----------+--------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                ;
+----------------+--------+----------+--------------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                                 ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                           ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                           ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                           ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                           ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                           ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                           ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                           ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                           ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                           ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                           ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                           ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                           ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                           ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                           ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                           ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                           ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                           ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                           ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                           ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                           ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                           ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                           ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                           ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                           ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                           ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                           ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                           ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                           ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                           ;
+----------------+--------+----------+--------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sram_access:sram_abc|altera_reset_controller:rst_controller_002" ;
+----------------+--------+----------+--------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                ;
+----------------+--------+----------+--------------------------------------------------------+
; clk            ; Input  ; Info     ; Explicitly unconnected                                 ;
; reset_req      ; Output ; Info     ; Explicitly unconnected                                 ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                           ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                           ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                           ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                           ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                           ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                           ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                           ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                           ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                           ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                           ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                           ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                           ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                           ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                           ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                           ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                           ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                           ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                           ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                           ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                           ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                           ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                           ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                           ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                           ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                           ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                           ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                           ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                           ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                           ;
+----------------+--------+----------+--------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sram_access:sram_abc|altera_reset_controller:rst_controller_001" ;
+----------------+--------+----------+--------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                ;
+----------------+--------+----------+--------------------------------------------------------+
; clk            ; Input  ; Info     ; Explicitly unconnected                                 ;
; reset_req      ; Output ; Info     ; Explicitly unconnected                                 ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                           ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                           ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                           ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                           ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                           ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                           ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                           ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                           ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                           ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                           ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                           ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                           ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                           ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                           ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                           ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                           ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                           ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                           ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                           ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                           ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                           ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                           ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                           ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                           ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                           ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                           ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                           ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                           ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                           ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                           ;
+----------------+--------+----------+--------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                  ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                             ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sram_access:sram_abc|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+----------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                            ;
+----------------+--------+----------+----------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                             ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                       ;
+----------------+--------+----------+----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter" ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                 ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                            ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                              ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sink_valid           ; Input  ; Info     ; Stuck at GND                                                                                                                                                         ;
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                  ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                         ;
; sink_burstsize[2..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                         ;
; sink_burstsize[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                         ;
; source_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                  ;
; source_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                  ;
; source_addr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                  ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                                                               ;
; source_byte_cnt      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                  ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                                                               ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                                                               ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter" ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                 ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                            ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|sram_access_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                      ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[5..3] ; Input ; Info     ; Stuck at GND                                                                                                                                                                 ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|sram_access_mm_interconnect_0_router_003:router_003|sram_access_mm_interconnect_0_router_003_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                            ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|sram_access_mm_interconnect_0_router_002:router_002|sram_access_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                            ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; default_src_channel    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|sram_access_mm_interconnect_0_router:router|sram_access_mm_interconnect_0_router_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                    ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                 ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                 ;
; default_src_channel    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                    ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                              ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                               ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_avalon_sram_slave_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                      ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                 ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                 ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:jtag_master_master_agent" ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                  ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                   ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:video_pixel_buffer_dma_avalon_pixel_dma_master_agent" ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                                              ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:bridge_avalon_master_agent" ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                    ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                     ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_avalon_sram_slave_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                              ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                         ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:jtag_master_master_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                           ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                      ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                      ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                            ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:video_pixel_buffer_dma_avalon_pixel_dma_master_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                       ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                                                  ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                                                                  ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                                                  ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:bridge_avalon_master_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                             ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                        ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                        ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                              ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing" ;
+-----------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                       ;
+-----------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; end_of_frame    ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; vga_c_sync      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                           ;
; vga_data_enable ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                           ;
; vga_color_data  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                           ;
+-----------------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller"                                                                  ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                      ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; empty ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sram_access:sram_abc|sram_access_video_rgb_resampler:video_rgb_resampler"                                                                                ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                      ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; stream_in_empty  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; stream_out_empty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                 ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------+
; address ; Input ; Info     ; Stuck at GND                                                                                            ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma"                                      ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                  ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; slave_address    ; Input  ; Info     ; Explicitly unconnected                                                                                   ;
; slave_byteenable ; Input  ; Info     ; Explicitly unconnected                                                                                   ;
; slave_read       ; Input  ; Info     ; Explicitly unconnected                                                                                   ;
; slave_write      ; Input  ; Info     ; Explicitly unconnected                                                                                   ;
; slave_writedata  ; Input  ; Info     ; Explicitly unconnected                                                                                   ;
; slave_readdata   ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; stream_empty     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer"                                                                        ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                      ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; stream_in_empty  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; stream_out_empty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_add:Clipper_Add|altera_up_video_clipper_counters:Clipper_Add_Counters" ;
+----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                     ;
+----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; start_of_inner_frame ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; end_of_inner_frame   ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
+----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters" ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                        ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; start_of_outer_frame ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sram_access:sram_abc|sram_access_video_clipper:video_clipper"                                                                                            ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                      ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; stream_in_empty  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; stream_out_empty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                      ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                                                 ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+----------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                ;
+----------------+--------+----------+----------------------------------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                                                                 ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                                           ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                                                           ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                                           ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                                           ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                                           ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                                           ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                                           ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                                           ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                                           ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                                           ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                                           ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                                           ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                                           ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                                           ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                                           ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                                           ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                                           ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                                           ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                                           ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                                           ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                                           ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                                           ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                                           ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                                           ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                                           ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                                           ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                                           ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                                           ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                                           ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                                           ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                                           ;
+----------------+--------+----------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                 ;
+-------------------+--------+----------+-------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                            ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                            ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                            ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                  ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                            ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                  ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                  ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                            ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                            ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                  ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                  ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                            ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                  ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                            ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                  ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                            ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                  ;
+-------------------+--------+----------+-------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser" ;
+----------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                               ;
+----------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sense_pos_edge ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                          ;
+----------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter" ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                                                                                                   ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; out_valid ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                    ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                                                                                                 ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in_ready  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                  ;
; out_ready ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                                                            ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                     ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; din  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                   ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                              ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer" ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                              ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                         ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                           ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                      ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer" ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                            ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; din  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                       ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" ;
+-----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                                                                     ;
+-----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tms             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                    ;
; jtag_state_tlr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                    ;
; jtag_state_rti  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                    ;
; jtag_state_sdrs ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                    ;
; jtag_state_cdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                    ;
; jtag_state_sdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                    ;
; jtag_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                    ;
; jtag_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                    ;
; jtag_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                    ;
; jtag_state_udr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                    ;
; jtag_state_sirs ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                    ;
; jtag_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                    ;
; jtag_state_sir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                    ;
; jtag_state_e1ir ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                    ;
; jtag_state_pir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                    ;
; jtag_state_e2ir ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                    ;
; jtag_state_uir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                    ;
+-----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node"         ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                        ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; ir_out             ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (3 bits) it drives.  Extra input bit(s) "ir_out[2..1]" will be connected to GND. ;
; ir_out             ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
; virtual_state_cir  ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; virtual_state_e1dr ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; virtual_state_e2dr ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; virtual_state_pdr  ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; virtual_state_uir  ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master" ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                         ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; source_ready    ; Input  ; Info     ; Stuck at VCC                                                                                                    ;
; mgmt_valid      ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; mgmt_channel    ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; mgmt_data       ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; jtag_tck        ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; jtag_tms        ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; jtag_tdi        ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; jtag_tdo        ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; jtag_ena        ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; jtag_usr1       ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; jtag_clr        ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; jtag_clrn       ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; jtag_state_tlr  ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; jtag_state_rti  ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; jtag_state_sdrs ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; jtag_state_cdr  ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; jtag_state_sdr  ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; jtag_state_e1dr ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; jtag_state_pdr  ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; jtag_state_e2dr ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; jtag_state_udr  ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; jtag_state_sirs ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; jtag_state_cir  ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; jtag_state_sir  ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; jtag_state_e1ir ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; jtag_state_pir  ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; jtag_state_e2ir ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; jtag_state_uir  ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; jtag_ir_in      ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; jtag_irq        ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; jtag_ir_out     ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; debug_reset     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.        ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sram_access:sram_abc|sram_access_VGA_clock:vga_clock|altera_up_altpll:video_pll" ;
+---------+--------+----------+-------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                       ;
+---------+--------+----------+-------------------------------------------------------------------------------+
; outclk0 ; Output ; Info     ; Explicitly unconnected                                                        ;
; outclk2 ; Output ; Info     ; Explicitly unconnected                                                        ;
+---------+--------+----------+-------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sram_access:sram_abc"                                                                                                                                                                                          ;
+----------------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                             ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; bridge_input_conduit_address     ; Input  ; Warning  ; Input port expression (22 bits) is wider than the input port (21 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; bridge_input_conduit_read        ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; bridge_input_conduit_acknowledge ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; bridge_input_conduit_read_data   ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
+----------------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FIFO:fifo_1"                                                                         ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; rdreq ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wrreq ; Input  ; Info     ; Stuck at VCC                                                                        ;
; q[11] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core" ;
+------------------+-------+----------+--------------------------------------+
; Port             ; Type  ; Severity ; Details                              ;
+------------------+-------+----------+--------------------------------------+
; rate             ; Input ; Info     ; Stuck at GND                         ;
; in_startofpacket ; Input ; Info     ; Stuck at VCC                         ;
; in_endofpacket   ; Input ; Info     ; Stuck at VCC                         ;
+------------------+-------+----------+--------------------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "CIC:u0|CIC_cic_ii_0:cic_ii_0" ;
+-------+-------+----------+-------------------------------+
; Port  ; Type  ; Severity ; Details                       ;
+-------+-------+----------+-------------------------------+
; clken ; Input ; Info     ; Stuck at VCC                  ;
+-------+-------+----------+-------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CIC:u0"                                                                                          ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; in_error          ; Input  ; Info     ; Stuck at GND                                                                        ;
; in_valid          ; Input  ; Info     ; Stuck at VCC                                                                        ;
; in_ready          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; out_error         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; out_ready         ; Input  ; Info     ; Stuck at VCC                                                                        ;
; out_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; out_endofpacket   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adaptive_fir:adaptive_fir_inst"                                                                                                                                                   ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; x_in ; Input ; Warning  ; Input port expression (14 bits) is wider than the input port (12 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_buffer_tap:buffer_control_inst"                                                    ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; address ; Input  ; Info     ; Stuck at GND                                                                        ;
; q[7..5] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_delta_control:delta_control_inst" ;
+---------+-------+----------+-------------------------------------+
; Port    ; Type  ; Severity ; Details                             ;
+---------+-------+----------+-------------------------------------+
; address ; Input ; Info     ; Stuck at GND                        ;
+---------+-------+----------+-------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PLL_200MHz:PLL_200MHz_inst"                                                                              ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; c4   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                       ;
+----------------+---------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name       ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+---------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 9              ; CIC_20output_20only ; 22                  ; 22               ; 1024         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+---------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                                                                                                            ;
+----------------+-------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                                                                                                                      ;
+----------------+-------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0              ; Mu          ; 8     ; 1     ; Read/Write ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated                                                                     ;
; 1              ; BUFF        ; 8     ; 1     ; Read/Write ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated                                                                       ;
; 2              ; SRof        ; 4     ; 32    ; Read/Write ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated ;
+----------------+-------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 565                         ;
; cycloneiii_ff         ; 3554                        ;
;     CLR               ; 865                         ;
;     CLR SLD           ; 13                          ;
;     ENA               ; 671                         ;
;     ENA CLR           ; 287                         ;
;     ENA CLR SCLR      ; 3                           ;
;     ENA CLR SLD       ; 21                          ;
;     ENA SCLR          ; 464                         ;
;     ENA SLD           ; 285                         ;
;     SCLR              ; 47                          ;
;     SLD               ; 24                          ;
;     plain             ; 874                         ;
; cycloneiii_io_obuf    ; 84                          ;
; cycloneiii_lcell_comb ; 5525                        ;
;     arith             ; 2227                        ;
;         2 data inputs ; 761                         ;
;         3 data inputs ; 1466                        ;
;     normal            ; 3298                        ;
;         0 data inputs ; 11                          ;
;         1 data inputs ; 326                         ;
;         2 data inputs ; 692                         ;
;         3 data inputs ; 623                         ;
;         4 data inputs ; 1646                        ;
; cycloneiii_mac_mult   ; 48                          ;
; cycloneiii_mac_out    ; 48                          ;
; cycloneiii_pll        ; 2                           ;
; cycloneiii_ram_block  ; 566                         ;
;                       ;                             ;
; Max LUT depth         ; 26.90                       ;
; Average LUT depth     ; 5.25                        ;
+-----------------------+-----------------------------+


+---------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition pzdyqx:nabboc ;
+-----------------------+---------------------------------------+
; Type                  ; Count                                 ;
+-----------------------+---------------------------------------+
; boundary_port         ; 15                                    ;
; cycloneiii_ff         ; 72                                    ;
;     CLR               ; 2                                     ;
;     ENA               ; 13                                    ;
;     ENA CLR           ; 9                                     ;
;     ENA CLR SLD       ; 4                                     ;
;     SCLR              ; 18                                    ;
;     plain             ; 26                                    ;
; cycloneiii_lcell_comb ; 121                                   ;
;     arith             ; 4                                     ;
;         2 data inputs ; 4                                     ;
;     normal            ; 117                                   ;
;         1 data inputs ; 24                                    ;
;         2 data inputs ; 19                                    ;
;         3 data inputs ; 22                                    ;
;         4 data inputs ; 52                                    ;
;                       ;                                       ;
; Max LUT depth         ; 14.00                                 ;
; Average LUT depth     ; 2.99                                  ;
+-----------------------+---------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:18     ;
; pzdyqx:nabboc  ; 00:00:00     ;
+----------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "CIC_20output_20only"                                                                                                                                                                                                                                                                ;
+-------------------------------+---------------+-----------+-----------------------------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                          ; Type          ; Status    ; Partition Name                    ; Netlist Type Used ; Actual Connection                                                                                                                                                                                  ; Details ;
+-------------------------------+---------------+-----------+-----------------------------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; CIC:u0|out_channel[0]         ; pre-synthesis ; connected ; Top                               ; post-synthesis    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|scfifo:source_FIFO|scfifo_6i71:auto_generated|a_dpfifo_3qv:dpfifo|altsyncram_5ah1:FIFOram|q_b[16] ; N/A     ;
; CIC:u0|out_channel[0]         ; pre-synthesis ; connected ; Top                               ; post-synthesis    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|scfifo:source_FIFO|scfifo_6i71:auto_generated|a_dpfifo_3qv:dpfifo|altsyncram_5ah1:FIFOram|q_b[16] ; N/A     ;
; CIC:u0|out_channel[1]         ; pre-synthesis ; connected ; Top                               ; post-synthesis    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|scfifo:source_FIFO|scfifo_6i71:auto_generated|a_dpfifo_3qv:dpfifo|altsyncram_5ah1:FIFOram|q_b[17] ; N/A     ;
; CIC:u0|out_channel[1]         ; pre-synthesis ; connected ; Top                               ; post-synthesis    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|scfifo:source_FIFO|scfifo_6i71:auto_generated|a_dpfifo_3qv:dpfifo|altsyncram_5ah1:FIFOram|q_b[17] ; N/A     ;
; CIC:u0|out_channel[2]         ; pre-synthesis ; connected ; Top                               ; post-synthesis    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|scfifo:source_FIFO|scfifo_6i71:auto_generated|a_dpfifo_3qv:dpfifo|altsyncram_5ah1:FIFOram|q_b[18] ; N/A     ;
; CIC:u0|out_channel[2]         ; pre-synthesis ; connected ; Top                               ; post-synthesis    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|scfifo:source_FIFO|scfifo_6i71:auto_generated|a_dpfifo_3qv:dpfifo|altsyncram_5ah1:FIFOram|q_b[18] ; N/A     ;
; CIC:u0|out_channel[3]         ; pre-synthesis ; connected ; Top                               ; post-synthesis    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|scfifo:source_FIFO|scfifo_6i71:auto_generated|a_dpfifo_3qv:dpfifo|altsyncram_5ah1:FIFOram|q_b[19] ; N/A     ;
; CIC:u0|out_channel[3]         ; pre-synthesis ; connected ; Top                               ; post-synthesis    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|scfifo:source_FIFO|scfifo_6i71:auto_generated|a_dpfifo_3qv:dpfifo|altsyncram_5ah1:FIFOram|q_b[19] ; N/A     ;
; CIC:u0|out_data[0]            ; pre-synthesis ; connected ; Top                               ; post-synthesis    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|out_data[0]                                                                                                                                                           ; N/A     ;
; CIC:u0|out_data[0]            ; pre-synthesis ; connected ; Top                               ; post-synthesis    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|out_data[0]                                                                                                                                                           ; N/A     ;
; CIC:u0|out_data[10]           ; pre-synthesis ; connected ; Top                               ; post-synthesis    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|out_data[10]                                                                                                                                                          ; N/A     ;
; CIC:u0|out_data[10]           ; pre-synthesis ; connected ; Top                               ; post-synthesis    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|out_data[10]                                                                                                                                                          ; N/A     ;
; CIC:u0|out_data[11]           ; pre-synthesis ; connected ; Top                               ; post-synthesis    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|out_data[11]                                                                                                                                                          ; N/A     ;
; CIC:u0|out_data[11]           ; pre-synthesis ; connected ; Top                               ; post-synthesis    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|out_data[11]                                                                                                                                                          ; N/A     ;
; CIC:u0|out_data[12]           ; pre-synthesis ; connected ; Top                               ; post-synthesis    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|out_data[12]                                                                                                                                                          ; N/A     ;
; CIC:u0|out_data[12]           ; pre-synthesis ; connected ; Top                               ; post-synthesis    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|out_data[12]                                                                                                                                                          ; N/A     ;
; CIC:u0|out_data[13]           ; pre-synthesis ; connected ; Top                               ; post-synthesis    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|out_data[13]                                                                                                                                                          ; N/A     ;
; CIC:u0|out_data[13]           ; pre-synthesis ; connected ; Top                               ; post-synthesis    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|out_data[13]                                                                                                                                                          ; N/A     ;
; CIC:u0|out_data[14]           ; pre-synthesis ; connected ; Top                               ; post-synthesis    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|out_data[14]                                                                                                                                                          ; N/A     ;
; CIC:u0|out_data[14]           ; pre-synthesis ; connected ; Top                               ; post-synthesis    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|out_data[14]                                                                                                                                                          ; N/A     ;
; CIC:u0|out_data[15]           ; pre-synthesis ; connected ; Top                               ; post-synthesis    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|out_data[15]                                                                                                                                                          ; N/A     ;
; CIC:u0|out_data[15]           ; pre-synthesis ; connected ; Top                               ; post-synthesis    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|out_data[15]                                                                                                                                                          ; N/A     ;
; CIC:u0|out_data[1]            ; pre-synthesis ; connected ; Top                               ; post-synthesis    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|out_data[1]                                                                                                                                                           ; N/A     ;
; CIC:u0|out_data[1]            ; pre-synthesis ; connected ; Top                               ; post-synthesis    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|out_data[1]                                                                                                                                                           ; N/A     ;
; CIC:u0|out_data[2]            ; pre-synthesis ; connected ; Top                               ; post-synthesis    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|out_data[2]                                                                                                                                                           ; N/A     ;
; CIC:u0|out_data[2]            ; pre-synthesis ; connected ; Top                               ; post-synthesis    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|out_data[2]                                                                                                                                                           ; N/A     ;
; CIC:u0|out_data[3]            ; pre-synthesis ; connected ; Top                               ; post-synthesis    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|out_data[3]                                                                                                                                                           ; N/A     ;
; CIC:u0|out_data[3]            ; pre-synthesis ; connected ; Top                               ; post-synthesis    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|out_data[3]                                                                                                                                                           ; N/A     ;
; CIC:u0|out_data[4]            ; pre-synthesis ; connected ; Top                               ; post-synthesis    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|out_data[4]                                                                                                                                                           ; N/A     ;
; CIC:u0|out_data[4]            ; pre-synthesis ; connected ; Top                               ; post-synthesis    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|out_data[4]                                                                                                                                                           ; N/A     ;
; CIC:u0|out_data[5]            ; pre-synthesis ; connected ; Top                               ; post-synthesis    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|out_data[5]                                                                                                                                                           ; N/A     ;
; CIC:u0|out_data[5]            ; pre-synthesis ; connected ; Top                               ; post-synthesis    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|out_data[5]                                                                                                                                                           ; N/A     ;
; CIC:u0|out_data[6]            ; pre-synthesis ; connected ; Top                               ; post-synthesis    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|out_data[6]                                                                                                                                                           ; N/A     ;
; CIC:u0|out_data[6]            ; pre-synthesis ; connected ; Top                               ; post-synthesis    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|out_data[6]                                                                                                                                                           ; N/A     ;
; CIC:u0|out_data[7]            ; pre-synthesis ; connected ; Top                               ; post-synthesis    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|out_data[7]                                                                                                                                                           ; N/A     ;
; CIC:u0|out_data[7]            ; pre-synthesis ; connected ; Top                               ; post-synthesis    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|out_data[7]                                                                                                                                                           ; N/A     ;
; CIC:u0|out_data[8]            ; pre-synthesis ; connected ; Top                               ; post-synthesis    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|out_data[8]                                                                                                                                                           ; N/A     ;
; CIC:u0|out_data[8]            ; pre-synthesis ; connected ; Top                               ; post-synthesis    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|out_data[8]                                                                                                                                                           ; N/A     ;
; CIC:u0|out_data[9]            ; pre-synthesis ; connected ; Top                               ; post-synthesis    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|out_data[9]                                                                                                                                                           ; N/A     ;
; CIC:u0|out_data[9]            ; pre-synthesis ; connected ; Top                               ; post-synthesis    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|out_data[9]                                                                                                                                                           ; N/A     ;
; CIC:u0|out_valid              ; pre-synthesis ; connected ; Top                               ; post-synthesis    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|source_valid_s                                                                                    ; N/A     ;
; CIC:u0|out_valid              ; pre-synthesis ; connected ; Top                               ; post-synthesis    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|source_valid_s                                                                                    ; N/A     ;
; CIC:u0|reset_n                ; pre-synthesis ; connected ; Top                               ; post-synthesis    ; reg_reset_frame                                                                                                                                                                                    ; N/A     ;
; CIC:u0|reset_n                ; pre-synthesis ; connected ; Top                               ; post-synthesis    ; reg_reset_frame                                                                                                                                                                                    ; N/A     ;
; PLL_200MHz:PLL_200MHz_inst|c0 ; pre-synthesis ; connected ; Top                               ; post-synthesis    ; PLL_200MHz:PLL_200MHz_inst|altpll:altpll_component|PLL_200MHz_altpll:auto_generated|wire_pll1_clk[0]                                                                                               ; N/A     ;
; CIC_20output_20only|gnd       ; post-fitting  ; connected ; sld_signaltap:CIC_20output_20only ; post-synthesis    ; sld_signaltap:CIC_20output_20only|~GND                                                                                                                                                             ; N/A     ;
; CIC_20output_20only|gnd       ; post-fitting  ; connected ; sld_signaltap:CIC_20output_20only ; post-synthesis    ; sld_signaltap:CIC_20output_20only|~GND                                                                                                                                                             ; N/A     ;
; CIC_20output_20only|gnd       ; post-fitting  ; connected ; sld_signaltap:CIC_20output_20only ; post-synthesis    ; sld_signaltap:CIC_20output_20only|~GND                                                                                                                                                             ; N/A     ;
; CIC_20output_20only|gnd       ; post-fitting  ; connected ; sld_signaltap:CIC_20output_20only ; post-synthesis    ; sld_signaltap:CIC_20output_20only|~GND                                                                                                                                                             ; N/A     ;
; CIC_20output_20only|gnd       ; post-fitting  ; connected ; sld_signaltap:CIC_20output_20only ; post-synthesis    ; sld_signaltap:CIC_20output_20only|~GND                                                                                                                                                             ; N/A     ;
; CIC_20output_20only|gnd       ; post-fitting  ; connected ; sld_signaltap:CIC_20output_20only ; post-synthesis    ; sld_signaltap:CIC_20output_20only|~GND                                                                                                                                                             ; N/A     ;
; CIC_20output_20only|gnd       ; post-fitting  ; connected ; sld_signaltap:CIC_20output_20only ; post-synthesis    ; sld_signaltap:CIC_20output_20only|~GND                                                                                                                                                             ; N/A     ;
; CIC_20output_20only|gnd       ; post-fitting  ; connected ; sld_signaltap:CIC_20output_20only ; post-synthesis    ; sld_signaltap:CIC_20output_20only|~GND                                                                                                                                                             ; N/A     ;
; CIC_20output_20only|gnd       ; post-fitting  ; connected ; sld_signaltap:CIC_20output_20only ; post-synthesis    ; sld_signaltap:CIC_20output_20only|~GND                                                                                                                                                             ; N/A     ;
; CIC_20output_20only|gnd       ; post-fitting  ; connected ; sld_signaltap:CIC_20output_20only ; post-synthesis    ; sld_signaltap:CIC_20output_20only|~GND                                                                                                                                                             ; N/A     ;
; CIC_20output_20only|gnd       ; post-fitting  ; connected ; sld_signaltap:CIC_20output_20only ; post-synthesis    ; sld_signaltap:CIC_20output_20only|~GND                                                                                                                                                             ; N/A     ;
; CIC_20output_20only|gnd       ; post-fitting  ; connected ; sld_signaltap:CIC_20output_20only ; post-synthesis    ; sld_signaltap:CIC_20output_20only|~GND                                                                                                                                                             ; N/A     ;
; CIC_20output_20only|gnd       ; post-fitting  ; connected ; sld_signaltap:CIC_20output_20only ; post-synthesis    ; sld_signaltap:CIC_20output_20only|~GND                                                                                                                                                             ; N/A     ;
; CIC_20output_20only|gnd       ; post-fitting  ; connected ; sld_signaltap:CIC_20output_20only ; post-synthesis    ; sld_signaltap:CIC_20output_20only|~GND                                                                                                                                                             ; N/A     ;
; CIC_20output_20only|gnd       ; post-fitting  ; connected ; sld_signaltap:CIC_20output_20only ; post-synthesis    ; sld_signaltap:CIC_20output_20only|~GND                                                                                                                                                             ; N/A     ;
; CIC_20output_20only|vcc       ; post-fitting  ; connected ; sld_signaltap:CIC_20output_20only ; post-synthesis    ; sld_signaltap:CIC_20output_20only|~VCC                                                                                                                                                             ; N/A     ;
; CIC_20output_20only|vcc       ; post-fitting  ; connected ; sld_signaltap:CIC_20output_20only ; post-synthesis    ; sld_signaltap:CIC_20output_20only|~VCC                                                                                                                                                             ; N/A     ;
; CIC_20output_20only|vcc       ; post-fitting  ; connected ; sld_signaltap:CIC_20output_20only ; post-synthesis    ; sld_signaltap:CIC_20output_20only|~VCC                                                                                                                                                             ; N/A     ;
; CIC_20output_20only|vcc       ; post-fitting  ; connected ; sld_signaltap:CIC_20output_20only ; post-synthesis    ; sld_signaltap:CIC_20output_20only|~VCC                                                                                                                                                             ; N/A     ;
; CIC_20output_20only|vcc       ; post-fitting  ; connected ; sld_signaltap:CIC_20output_20only ; post-synthesis    ; sld_signaltap:CIC_20output_20only|~VCC                                                                                                                                                             ; N/A     ;
; CIC_20output_20only|vcc       ; post-fitting  ; connected ; sld_signaltap:CIC_20output_20only ; post-synthesis    ; sld_signaltap:CIC_20output_20only|~VCC                                                                                                                                                             ; N/A     ;
; CIC_20output_20only|vcc       ; post-fitting  ; connected ; sld_signaltap:CIC_20output_20only ; post-synthesis    ; sld_signaltap:CIC_20output_20only|~VCC                                                                                                                                                             ; N/A     ;
; CIC_20output_20only|vcc       ; post-fitting  ; connected ; sld_signaltap:CIC_20output_20only ; post-synthesis    ; sld_signaltap:CIC_20output_20only|~VCC                                                                                                                                                             ; N/A     ;
; CIC_20output_20only|vcc       ; post-fitting  ; connected ; sld_signaltap:CIC_20output_20only ; post-synthesis    ; sld_signaltap:CIC_20output_20only|~VCC                                                                                                                                                             ; N/A     ;
; CIC_20output_20only|vcc       ; post-fitting  ; connected ; sld_signaltap:CIC_20output_20only ; post-synthesis    ; sld_signaltap:CIC_20output_20only|~VCC                                                                                                                                                             ; N/A     ;
; CIC_20output_20only|vcc       ; post-fitting  ; connected ; sld_signaltap:CIC_20output_20only ; post-synthesis    ; sld_signaltap:CIC_20output_20only|~VCC                                                                                                                                                             ; N/A     ;
; CIC_20output_20only|vcc       ; post-fitting  ; connected ; sld_signaltap:CIC_20output_20only ; post-synthesis    ; sld_signaltap:CIC_20output_20only|~VCC                                                                                                                                                             ; N/A     ;
; CIC_20output_20only|vcc       ; post-fitting  ; connected ; sld_signaltap:CIC_20output_20only ; post-synthesis    ; sld_signaltap:CIC_20output_20only|~VCC                                                                                                                                                             ; N/A     ;
; CIC_20output_20only|vcc       ; post-fitting  ; connected ; sld_signaltap:CIC_20output_20only ; post-synthesis    ; sld_signaltap:CIC_20output_20only|~VCC                                                                                                                                                             ; N/A     ;
; CIC_20output_20only|vcc       ; post-fitting  ; connected ; sld_signaltap:CIC_20output_20only ; post-synthesis    ; sld_signaltap:CIC_20output_20only|~VCC                                                                                                                                                             ; N/A     ;
; CIC_20output_20only|vcc       ; post-fitting  ; connected ; sld_signaltap:CIC_20output_20only ; post-synthesis    ; sld_signaltap:CIC_20output_20only|~VCC                                                                                                                                                             ; N/A     ;
; CIC_20output_20only|vcc       ; post-fitting  ; connected ; sld_signaltap:CIC_20output_20only ; post-synthesis    ; sld_signaltap:CIC_20output_20only|~VCC                                                                                                                                                             ; N/A     ;
+-------------------------------+---------------+-----------+-----------------------------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Tue Oct 31 20:29:45 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off a2dv2 -c a2dv2
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12248): Elaborating Qsys system entity "p_sine.qsys"
Info (12250): 2017.10.31.20:29:57 Progress: Loading a2dv2/p_sine.qsys
Info (12250): 2017.10.31.20:29:58 Progress: Reading input file
Info (12250): 2017.10.31.20:29:58 Progress: Adding in_system_sources_probes_0 [altera_in_system_sources_probes 16.0]
Info (12250): 2017.10.31.20:29:58 Progress: Parameterizing module in_system_sources_probes_0
Info (12250): 2017.10.31.20:29:58 Progress: Building connections
Info (12250): 2017.10.31.20:29:58 Progress: Parameterizing connections
Info (12250): 2017.10.31.20:29:58 Progress: Validating
Info (12250): 2017.10.31.20:29:59 Progress: Done reading input file
Info (12250): P_sine: Generating p_sine "p_sine" for QUARTUS_SYNTH
Info (12250): In_system_sources_probes_0: "p_sine" instantiated altera_in_system_sources_probes "in_system_sources_probes_0"
Info (12250): P_sine: Done "p_sine" with 2 modules, 2 files
Info (12249): Finished elaborating Qsys system entity "p_sine.qsys"
Info (12021): Found 1 design units, including 1 entities, in source file sram_access/synthesis/sram_access.v
    Info (12023): Found entity 1: sram_access File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/sram_access.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/sram_access_mm_interconnect_0.v
    Info (12023): Found entity 1: sram_access_mm_interconnect_0 File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/sram_access_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: sram_access_mm_interconnect_0_avalon_st_adapter File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/sram_access_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: sram_access_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_merlin_width_adapter.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/sram_access_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: sram_access_mm_interconnect_0_rsp_mux File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file sram_access/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/sram_access_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: sram_access_mm_interconnect_0_rsp_demux File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/sram_access_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: sram_access_mm_interconnect_0_cmd_mux File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/sram_access_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: sram_access_mm_interconnect_0_cmd_demux File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv Line: 39
Info (12021): Found 5 design units, including 5 entities, in source file sram_access/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 40
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 55
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 77
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 98
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1 File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_incr_burst_converter.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_wrap_burst_converter.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_default_burst_converter.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 2 design units, including 2 entities, in source file sram_access/synthesis/submodules/sram_access_mm_interconnect_0_router_003.sv
    Info (12023): Found entity 1: sram_access_mm_interconnect_0_router_003_default_decode File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_mm_interconnect_0_router_003.sv Line: 45
    Info (12023): Found entity 2: sram_access_mm_interconnect_0_router_003 File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_mm_interconnect_0_router_003.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file sram_access/synthesis/submodules/sram_access_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: sram_access_mm_interconnect_0_router_002_default_decode File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: sram_access_mm_interconnect_0_router_002 File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file sram_access/synthesis/submodules/sram_access_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: sram_access_mm_interconnect_0_router_default_decode File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: sram_access_mm_interconnect_0_router File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/altera_up_avalon_video_vga_timing.v
    Info (12023): Found entity 1: altera_up_avalon_video_vga_timing File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_up_avalon_video_vga_timing.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/sram_access_video_vga_controller.v
    Info (12023): Found entity 1: sram_access_video_vga_controller File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_video_vga_controller.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/sram_access_video_rgb_resampler.v
    Info (12023): Found entity 1: sram_access_video_rgb_resampler File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_video_rgb_resampler.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/sram_access_video_pixel_buffer_dma.v
    Info (12023): Found entity 1: sram_access_video_pixel_buffer_dma File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_video_pixel_buffer_dma.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/sram_access_video_dual_clock_buffer.v
    Info (12023): Found entity 1: sram_access_video_dual_clock_buffer File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_video_dual_clock_buffer.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/altera_up_video_clipper_add.v
    Info (12023): Found entity 1: altera_up_video_clipper_add File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_up_video_clipper_add.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/altera_up_video_clipper_drop.v
    Info (12023): Found entity 1: altera_up_video_clipper_drop File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_up_video_clipper_drop.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/altera_up_video_clipper_counters.v
    Info (12023): Found entity 1: altera_up_video_clipper_counters File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_up_video_clipper_counters.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/sram_access_video_clipper.v
    Info (12023): Found entity 1: sram_access_video_clipper File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_video_clipper.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/sram_access_sram.v
    Info (12023): Found entity 1: sram_access_sram File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_sram.v Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/sram_access_jtag_master.v
    Info (12023): Found entity 1: sram_access_jtag_master File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_jtag_master.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/sram_access_jtag_master_p2b_adapter.sv
    Info (12023): Found entity 1: sram_access_jtag_master_p2b_adapter File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_jtag_master_p2b_adapter.sv Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/sram_access_jtag_master_b2p_adapter.sv
    Info (12023): Found entity 1: sram_access_jtag_master_b2p_adapter File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_jtag_master_b2p_adapter.sv Line: 55
Info (12021): Found 7 design units, including 7 entities, in source file sram_access/synthesis/submodules/altera_avalon_packets_to_master.v
    Info (12023): Found entity 1: altera_avalon_packets_to_master File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_avalon_packets_to_master.v Line: 22
    Info (12023): Found entity 2: packets_to_fifo File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_avalon_packets_to_master.v Line: 142
    Info (12023): Found entity 3: fifo_buffer_single_clock_fifo File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_avalon_packets_to_master.v Line: 512
    Info (12023): Found entity 4: fifo_buffer_scfifo_with_controls File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_avalon_packets_to_master.v Line: 573
    Info (12023): Found entity 5: fifo_buffer File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_avalon_packets_to_master.v Line: 627
    Info (12023): Found entity 6: fifo_to_packet File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_avalon_packets_to_master.v Line: 697
    Info (12023): Found entity 7: packets_to_master File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_avalon_packets_to_master.v Line: 851
Info (12021): Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/altera_avalon_st_packets_to_bytes.v
    Info (12023): Found entity 1: altera_avalon_st_packets_to_bytes File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_avalon_st_packets_to_bytes.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/altera_avalon_st_bytes_to_packets.v
    Info (12023): Found entity 1: altera_avalon_st_bytes_to_packets File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_avalon_st_bytes_to_packets.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/sram_access_jtag_master_timing_adt.sv
    Info (12023): Found entity 1: sram_access_jtag_master_timing_adt File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_jtag_master_timing_adt.sv Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/altera_avalon_st_jtag_interface.v
    Info (12023): Found entity 1: altera_avalon_st_jtag_interface File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_avalon_st_jtag_interface.v Line: 20
Info (12021): Found 3 design units, including 3 entities, in source file sram_access/synthesis/submodules/altera_jtag_dc_streaming.v
    Info (12023): Found entity 1: altera_jtag_control_signal_crosser File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_jtag_dc_streaming.v Line: 30
    Info (12023): Found entity 2: altera_jtag_src_crosser File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_jtag_dc_streaming.v Line: 72
    Info (12023): Found entity 3: altera_jtag_dc_streaming File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_jtag_dc_streaming.v Line: 135
Info (12021): Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/altera_jtag_sld_node.v
    Info (12023): Found entity 1: altera_jtag_sld_node File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_jtag_sld_node.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/altera_jtag_streaming.v
    Info (12023): Found entity 1: altera_jtag_streaming File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_jtag_streaming.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/altera_std_synchronizer_nocut.v
    Info (12023): Found entity 1: altera_std_synchronizer_nocut File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_std_synchronizer_nocut.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/altera_avalon_st_idle_remover.v
    Info (12023): Found entity 1: altera_avalon_st_idle_remover File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_avalon_st_idle_remover.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/altera_avalon_st_idle_inserter.v
    Info (12023): Found entity 1: altera_avalon_st_idle_inserter File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_avalon_st_idle_inserter.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/sram_access_bridge.v
    Info (12023): Found entity 1: sram_access_bridge File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_bridge.v Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/sram_access_vga_clock.v
    Info (12023): Found entity 1: sram_access_VGA_clock File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_VGA_clock.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v
    Info (12023): Found entity 1: altera_up_avalon_reset_from_locked_signal File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/altera_up_altpll.v
    Info (12023): Found entity 1: altera_up_altpll File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_up_altpll.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file cic/synthesis/cic.v
    Info (12023): Found entity 1: CIC File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v Line: 6
Info (12021): Found 2 design units, including 0 entities, in source file cic/synthesis/submodules/auk_dspip_math_pkg.vhd
    Info (12022): Found design unit 1: auk_dspip_math_pkg (cic) File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_math_pkg.vhd Line: 51
    Info (12022): Found design unit 2: auk_dspip_math_pkg-body File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_math_pkg.vhd Line: 128
Info (12021): Found 2 design units, including 0 entities, in source file cic/synthesis/submodules/auk_dspip_text_pkg.vhd
    Info (12022): Found design unit 1: auk_dspip_text_pkg (cic) File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_text_pkg.vhd Line: 60
    Info (12022): Found design unit 2: auk_dspip_text_pkg-body File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_text_pkg.vhd Line: 76
Info (12021): Found 1 design units, including 0 entities, in source file cic/synthesis/submodules/auk_dspip_lib_pkg.vhd
    Info (12022): Found design unit 1: auk_dspip_lib_pkg (cic) File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_lib_pkg.vhd Line: 28
Info (12021): Found 2 design units, including 1 entities, in source file cic/synthesis/submodules/auk_dspip_avalon_streaming_small_fifo.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_small_fifo-arch File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_small_fifo.vhd Line: 50
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_small_fifo File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_small_fifo.vhd Line: 27
Info (12021): Found 2 design units, including 1 entities, in source file cic/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_controller-struct File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd Line: 53
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_controller File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd Line: 26
Info (12021): Found 2 design units, including 1 entities, in source file cic/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_sink-rtl File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd Line: 64
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_sink File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd Line: 26
Info (12021): Found 2 design units, including 1 entities, in source file cic/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_source-rtl File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd Line: 57
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_source File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd Line: 26
Info (12021): Found 2 design units, including 1 entities, in source file cic/synthesis/submodules/auk_dspip_delay.vhd
    Info (12022): Found design unit 1: auk_dspip_delay-rtl File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_delay.vhd Line: 79
    Info (12023): Found entity 1: auk_dspip_delay File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_delay.vhd Line: 52
Info (12021): Found 2 design units, including 1 entities, in source file cic/synthesis/submodules/auk_dspip_fastaddsub.vhd
    Info (12022): Found design unit 1: auk_dspip_fastaddsub-beh File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_fastaddsub.vhd Line: 87
    Info (12023): Found entity 1: auk_dspip_fastaddsub File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_fastaddsub.vhd Line: 69
Info (12021): Found 2 design units, including 1 entities, in source file cic/synthesis/submodules/auk_dspip_fastadd.vhd
    Info (12022): Found design unit 1: auk_dspip_fastadd-beh File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_fastadd.vhd Line: 36
    Info (12023): Found entity 1: auk_dspip_fastadd File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_fastadd.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file cic/synthesis/submodules/auk_dspip_pipelined_adder.vhd
    Info (12022): Found design unit 1: auk_dspip_pipelined_adder-rtl File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_pipelined_adder.vhd Line: 80
    Info (12023): Found entity 1: auk_dspip_pipelined_adder File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_pipelined_adder.vhd Line: 57
Info (12021): Found 2 design units, including 1 entities, in source file cic/synthesis/submodules/auk_dspip_roundsat.vhd
    Info (12022): Found design unit 1: auk_dspip_roundsat-beh File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_roundsat.vhd Line: 61
    Info (12023): Found entity 1: auk_dspip_roundsat File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_roundsat.vhd Line: 45
Info (12021): Found 1 design units, including 0 entities, in source file cic/synthesis/submodules/alt_dsp_cic_common_pkg.sv
    Info (12022): Found design unit 1: alt_dsp_cic_common_pkg (SystemVerilog) (CIC) File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_dsp_cic_common_pkg.sv Line: 14
Info (12021): Found 1 design units, including 0 entities, in source file cic/synthesis/submodules/auk_dspip_cic_lib_pkg.vhd
    Info (12022): Found design unit 1: auk_dspip_cic_lib_pkg (cic) File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_cic_lib_pkg.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file cic/synthesis/submodules/auk_dspip_differentiator.vhd
    Info (12022): Found design unit 1: auk_dspip_differentiator-SYN File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_differentiator.vhd Line: 82
    Info (12023): Found entity 1: auk_dspip_differentiator File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_differentiator.vhd Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file cic/synthesis/submodules/auk_dspip_downsample.sv
    Info (12023): Found entity 1: auk_dspip_downsample File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_downsample.sv Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file cic/synthesis/submodules/auk_dspip_integrator.vhd
    Info (12022): Found design unit 1: auk_dspip_integrator-SYN File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_integrator.vhd Line: 74
    Info (12023): Found entity 1: auk_dspip_integrator File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_integrator.vhd Line: 53
Info (12021): Found 2 design units, including 1 entities, in source file cic/synthesis/submodules/auk_dspip_upsample.vhd
    Info (12022): Found design unit 1: auk_dspip_upsample-SYN File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_upsample.vhd Line: 59
    Info (12023): Found entity 1: auk_dspip_upsample File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_upsample.vhd Line: 44
Info (12021): Found 2 design units, including 1 entities, in source file cic/synthesis/submodules/auk_dspip_channel_buffer.vhd
    Info (12022): Found design unit 1: auk_dspip_channel_buffer-SYN File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd Line: 47
    Info (12023): Found entity 1: auk_dspip_channel_buffer File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file cic/synthesis/submodules/auk_dspip_variable_downsample.sv
    Info (12023): Found entity 1: auk_dspip_variable_downsample File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_variable_downsample.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file cic/synthesis/submodules/hyper_pipeline_interface.v
    Info (12023): Found entity 1: hyper_pipeline_interface File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/hyper_pipeline_interface.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file cic/synthesis/submodules/counter_module.sv
    Info (12023): Found entity 1: counter_module File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/counter_module.sv Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file cic/synthesis/submodules/alt_cic_int_siso.sv
    Info (12023): Found entity 1: alt_cic_int_siso File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_int_siso.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file cic/synthesis/submodules/alt_cic_dec_siso.sv
    Info (12023): Found entity 1: alt_cic_dec_siso File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_siso.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file cic/synthesis/submodules/alt_cic_int_simo.sv
    Info (12023): Found entity 1: alt_cic_int_simo File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_int_simo.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file cic/synthesis/submodules/alt_cic_dec_miso.sv
    Info (12023): Found entity 1: alt_cic_dec_miso File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file cic/synthesis/submodules/alt_cic_core.sv
    Info (12023): Found entity 1: alt_cic_core File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file cic/synthesis/submodules/cic_cic_ii_0.sv
    Info (12023): Found entity 1: CIC_cic_ii_0 File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file adaptive_fir.v
    Info (12023): Found entity 1: adaptive_fir File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v Line: 1
Info (12021): Found 2 design units, including 1 entities, in source file nco.vhd
    Info (12022): Found design unit 1: nco-behavior File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/nco.vhd Line: 18
    Info (12023): Found entity 1: nco File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/nco.vhd Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file a2d_data_a.v
    Info (12023): Found entity 1: a2d_data_a File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2d_data_a.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file a2dv2.v
    Info (12023): Found entity 1: a2dv2 File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file fir_ip.v
    Info (12023): Found entity 1: fir_IP File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP.v Line: 8
Info (12021): Found 1 design units, including 0 entities, in source file fir_ip/dspba_library_package.vhd
    Info (12022): Found design unit 1: dspba_library_package (fir_ip) File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/dspba_library_package.vhd Line: 16
Info (12021): Found 4 design units, including 2 entities, in source file fir_ip/dspba_library.vhd
    Info (12022): Found design unit 1: dspba_delay-delay File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/dspba_library.vhd Line: 33
    Info (12022): Found design unit 2: dspba_sync_reg-sync_reg File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/dspba_library.vhd Line: 115
    Info (12023): Found entity 1: dspba_delay File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/dspba_library.vhd Line: 17
    Info (12023): Found entity 2: dspba_sync_reg File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/dspba_library.vhd Line: 91
Info (12021): Found 2 design units, including 0 entities, in source file fir_ip/auk_dspip_math_pkg_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_math_pkg_hpfir (fir_ip) File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/auk_dspip_math_pkg_hpfir.vhd Line: 54
    Info (12022): Found design unit 2: auk_dspip_math_pkg_hpfir-body File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/auk_dspip_math_pkg_hpfir.vhd Line: 131
Info (12021): Found 1 design units, including 0 entities, in source file fir_ip/auk_dspip_lib_pkg_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_lib_pkg_hpfir (fir_ip) File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/auk_dspip_lib_pkg_hpfir.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file fir_ip/auk_dspip_avalon_streaming_controller_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_controller_hpfir-struct File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/auk_dspip_avalon_streaming_controller_hpfir.vhd Line: 64
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_controller_hpfir File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/auk_dspip_avalon_streaming_controller_hpfir.vhd Line: 41
Info (12021): Found 2 design units, including 1 entities, in source file fir_ip/auk_dspip_avalon_streaming_sink_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_sink_hpfir-rtl File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/auk_dspip_avalon_streaming_sink_hpfir.vhd Line: 106
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_sink_hpfir File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/auk_dspip_avalon_streaming_sink_hpfir.vhd Line: 56
Info (12021): Found 2 design units, including 1 entities, in source file fir_ip/auk_dspip_avalon_streaming_source_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_source_hpfir-rtl File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/auk_dspip_avalon_streaming_source_hpfir.vhd Line: 109
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_source_hpfir File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/auk_dspip_avalon_streaming_source_hpfir.vhd Line: 70
Info (12021): Found 2 design units, including 1 entities, in source file fir_ip/auk_dspip_roundsat_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_roundsat_hpfir-beh File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/auk_dspip_roundsat_hpfir.vhd Line: 57
    Info (12023): Found entity 1: auk_dspip_roundsat_hpfir File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/auk_dspip_roundsat_hpfir.vhd Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file fir_ip/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file fir_ip/fir_ip_0002_rtl_core.vhd
    Info (12022): Found design unit 1: fir_IP_0002_rtl_core-normal File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/fir_IP_0002_rtl_core.vhd Line: 47
    Info (12023): Found entity 1: fir_IP_0002_rtl_core File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/fir_IP_0002_rtl_core.vhd Line: 34
Info (12021): Found 2 design units, including 1 entities, in source file fir_ip/fir_ip_0002_ast.vhd
    Info (12022): Found design unit 1: fir_IP_0002_ast-struct File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/fir_IP_0002_ast.vhd Line: 55
    Info (12023): Found entity 1: fir_IP_0002_ast File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/fir_IP_0002_ast.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file fir_ip/fir_ip_0002.vhd
    Info (12022): Found design unit 1: fir_IP_0002-syn File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/fir_IP_0002.vhd Line: 33
    Info (12023): Found entity 1: fir_IP_0002 File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/fir_IP_0002.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file debouncer.vhd
    Info (12022): Found design unit 1: debouncer-behavior File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/debouncer.vhd Line: 19
    Info (12023): Found entity 1: debouncer File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/debouncer.vhd Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file pll_200mhz.v
    Info (12023): Found entity 1: PLL_200MHz File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/PLL_200MHz.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file just_fir.v
    Info (12023): Found entity 1: just_fir File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/just_fir.v Line: 1
Info (12021): Found 2 design units, including 1 entities, in source file lfsr.vhd
    Info (12022): Found design unit 1: lfsr-behavior File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/lfsr.vhd Line: 12
    Info (12023): Found entity 1: lfsr File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/lfsr.vhd Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file rom_delta_control.v
    Info (12023): Found entity 1: ROM_delta_control File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/ROM_delta_control.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file rom_buffer_tap.v
    Info (12023): Found entity 1: ROM_buffer_tap File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/ROM_buffer_tap.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file fifo.v
    Info (12023): Found entity 1: FIFO File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/FIFO.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file sram_offset.v
    Info (12023): Found entity 1: SRAM_offset File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/SRAM_offset.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/p_sine/p_sine.v
    Info (12023): Found entity 1: p_sine File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/ip/p_sine/p_sine.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/p_sine/submodules/altsource_probe_top.v
    Info (12023): Found entity 1: altsource_probe_top File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/ip/p_sine/submodules/altsource_probe_top.v Line: 14
Info (12127): Elaborating entity "a2dv2" for the top level hierarchy
Warning (10034): Output port "LEDG[8..5]" at a2dv2.v(158) has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 158
Warning (10034): Output port "LEDG[2]" at a2dv2.v(158) has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 158
Warning (10034): Output port "LEDG[0]" at a2dv2.v(158) has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 158
Warning (10034): Output port "LEDR" at a2dv2.v(159) has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 159
Warning (10034): Output port "HEX0" at a2dv2.v(168) has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 168
Warning (10034): Output port "HEX1" at a2dv2.v(169) has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 169
Warning (10034): Output port "HEX2" at a2dv2.v(170) has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 170
Warning (10034): Output port "HEX3" at a2dv2.v(171) has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 171
Warning (10034): Output port "HEX4" at a2dv2.v(172) has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 172
Warning (10034): Output port "HEX5" at a2dv2.v(173) has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 173
Warning (10034): Output port "HEX6" at a2dv2.v(174) has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 174
Warning (10034): Output port "HEX7" at a2dv2.v(175) has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 175
Warning (10034): Output port "FL_ADDR" at a2dv2.v(218) has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 218
Warning (10034): Output port "DB" at a2dv2.v(250) has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 250
Warning (10034): Output port "LCD_BLON" at a2dv2.v(178) has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 178
Warning (10034): Output port "LCD_EN" at a2dv2.v(180) has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 180
Warning (10034): Output port "LCD_ON" at a2dv2.v(181) has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 181
Warning (10034): Output port "LCD_RS" at a2dv2.v(182) has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 182
Warning (10034): Output port "LCD_RW" at a2dv2.v(183) has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 183
Warning (10034): Output port "SD_CLK" at a2dv2.v(186) has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 186
Warning (10034): Output port "I2C_SCLK" at a2dv2.v(204) has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 204
Warning (10034): Output port "FL_CE_N" at a2dv2.v(219) has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 219
Warning (10034): Output port "FL_OE_N" at a2dv2.v(221) has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 221
Warning (10034): Output port "FL_RST_N" at a2dv2.v(222) has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 222
Warning (10034): Output port "FL_WE_N" at a2dv2.v(224) has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 224
Warning (10034): Output port "FL_WP_N" at a2dv2.v(225) has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 225
Warning (10034): Output port "AIC_DIN" at a2dv2.v(241) has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 241
Warning (10034): Output port "AIC_SPI_CS" at a2dv2.v(245) has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 245
Warning (10034): Output port "AIC_XCLK" at a2dv2.v(246) has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 246
Warning (10034): Output port "CLKOUT0" at a2dv2.v(248) has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 248
Info (12128): Elaborating entity "PLL_200MHz" for hierarchy "PLL_200MHz:PLL_200MHz_inst" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 559
Info (12128): Elaborating entity "altpll" for hierarchy "PLL_200MHz:PLL_200MHz_inst|altpll:altpll_component" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/PLL_200MHz.v Line: 108
Info (12130): Elaborated megafunction instantiation "PLL_200MHz:PLL_200MHz_inst|altpll:altpll_component" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/PLL_200MHz.v Line: 108
Info (12133): Instantiated megafunction "PLL_200MHz:PLL_200MHz_inst|altpll:altpll_component" with the following parameter: File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/PLL_200MHz.v Line: 108
    Info (12134): Parameter "bandwidth_type" = "LOW"
    Info (12134): Parameter "clk0_divide_by" = "25"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk4_divide_by" = "50"
    Info (12134): Parameter "clk4_duty_cycle" = "50"
    Info (12134): Parameter "clk4_multiply_by" = "1"
    Info (12134): Parameter "clk4_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=PLL_200MHz"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "SOURCE_SYNCHRONOUS"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_USED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_200mhz_altpll.v
    Info (12023): Found entity 1: PLL_200MHz_altpll File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/pll_200mhz_altpll.v Line: 31
Info (12128): Elaborating entity "PLL_200MHz_altpll" for hierarchy "PLL_200MHz:PLL_200MHz_inst|altpll:altpll_component|PLL_200MHz_altpll:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "lfsr" for hierarchy "lfsr:lfsrs_inst" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 769
Info (12128): Elaborating entity "ROM_delta_control" for hierarchy "ROM_delta_control:delta_control_inst" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 773
Info (12128): Elaborating entity "altsyncram" for hierarchy "ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/ROM_delta_control.v Line: 82
Info (12130): Elaborated megafunction instantiation "ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/ROM_delta_control.v Line: 82
Info (12133): Instantiated megafunction "ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/ROM_delta_control.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "delta_control.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=Mu"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "1"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cmb1.tdf
    Info (12023): Found entity 1: altsyncram_cmb1 File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_cmb1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_cmb1" for hierarchy "ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_36d2.tdf
    Info (12023): Found entity 1: altsyncram_36d2 File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_36d2.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_36d2" for hierarchy "ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|altsyncram_36d2:altsyncram1" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_cmb1.tdf Line: 35
Warning (113007): Byte addressed memory initialization file "delta_control.hex" was read in the word-addressed format File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/delta_control.hex Line: 1
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_cmb1.tdf Line: 36
Info (12130): Elaborated megafunction instantiation "ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_cmb1.tdf Line: 36
Info (12133): Instantiated megafunction "ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_cmb1.tdf Line: 36
    Info (12134): Parameter "CVALUE" = "00000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1299513344"
    Info (12134): Parameter "NUMWORDS" = "1"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "8"
    Info (12134): Parameter "WIDTHAD" = "1"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 228
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 828
Info (12128): Elaborating entity "ROM_buffer_tap" for hierarchy "ROM_buffer_tap:buffer_control_inst" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 777
Info (12128): Elaborating entity "altsyncram" for hierarchy "ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/ROM_buffer_tap.v Line: 82
Info (12130): Elaborated megafunction instantiation "ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/ROM_buffer_tap.v Line: 82
Info (12133): Instantiated megafunction "ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/ROM_buffer_tap.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "buffer_tap.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=BUFF"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "1"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1ib1.tdf
    Info (12023): Found entity 1: altsyncram_1ib1 File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1ib1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_1ib1" for hierarchy "ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nrc2.tdf
    Info (12023): Found entity 1: altsyncram_nrc2 File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_nrc2.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_nrc2" for hierarchy "ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|altsyncram_nrc2:altsyncram1" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1ib1.tdf Line: 35
Warning (113007): Byte addressed memory initialization file "buffer_tap.hex" was read in the word-addressed format File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/buffer_tap.hex Line: 1
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1ib1.tdf Line: 36
Info (12130): Elaborated megafunction instantiation "ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1ib1.tdf Line: 36
Info (12133): Instantiated megafunction "ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1ib1.tdf Line: 36
    Info (12134): Parameter "CVALUE" = "00000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1112884806"
    Info (12134): Parameter "NUMWORDS" = "1"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "8"
    Info (12134): Parameter "WIDTHAD" = "1"
Info (12128): Elaborating entity "adaptive_fir" for hierarchy "adaptive_fir:adaptive_fir_inst" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 815
Warning (10230): Verilog HDL assignment warning at adaptive_fir.v(217): truncated value with size 43 to match size of target (33) File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v Line: 217
Info (12128): Elaborating entity "CIC" for hierarchy "CIC:u0" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 1019
Info (12128): Elaborating entity "CIC_cic_ii_0" for hierarchy "CIC:u0|CIC_cic_ii_0:cic_ii_0" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v Line: 67
Info (12128): Elaborating entity "alt_cic_core" for hierarchy "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv Line: 261
Info (12128): Elaborating entity "auk_dspip_avalon_streaming_sink" for hierarchy "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv Line: 326
Info (12128): Elaborating entity "scfifo" for hierarchy "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd Line: 123
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_6h71.tdf
    Info (12023): Found entity 1: scfifo_6h71 File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_6h71.tdf Line: 25
Info (12128): Elaborating entity "scfifo_6h71" for hierarchy "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_nmv.tdf
    Info (12023): Found entity 1: a_dpfifo_nmv File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_nmv.tdf Line: 33
Info (12128): Elaborating entity "a_dpfifo_nmv" for hierarchy "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_6h71.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1bh1.tdf
    Info (12023): Found entity 1: altsyncram_1bh1 File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_1bh1" for hierarchy "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_nmv.tdf Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_gs8.tdf
    Info (12023): Found entity 1: cmpr_gs8 File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cmpr_gs8.tdf Line: 23
Info (12128): Elaborating entity "cmpr_gs8" for hierarchy "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|cmpr_gs8:almost_full_comparer" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_nmv.tdf Line: 53
Info (12128): Elaborating entity "cmpr_gs8" for hierarchy "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|cmpr_gs8:two_comparison" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_nmv.tdf Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_r9b.tdf
    Info (12023): Found entity 1: cntr_r9b File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cntr_r9b.tdf Line: 26
Info (12128): Elaborating entity "cntr_r9b" for hierarchy "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|cntr_r9b:rd_ptr_msb" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_nmv.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_8a7.tdf
    Info (12023): Found entity 1: cntr_8a7 File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cntr_8a7.tdf Line: 26
Info (12128): Elaborating entity "cntr_8a7" for hierarchy "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|cntr_8a7:usedw_counter" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_nmv.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_s9b.tdf
    Info (12023): Found entity 1: cntr_s9b File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cntr_s9b.tdf Line: 26
Info (12128): Elaborating entity "cntr_s9b" for hierarchy "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|cntr_s9b:wr_ptr" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_nmv.tdf Line: 57
Info (12128): Elaborating entity "auk_dspip_avalon_streaming_source" for hierarchy "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv Line: 382
Info (12128): Elaborating entity "scfifo" for hierarchy "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|scfifo:source_FIFO" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd Line: 116
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_6i71.tdf
    Info (12023): Found entity 1: scfifo_6i71 File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_6i71.tdf Line: 25
Info (12128): Elaborating entity "scfifo_6i71" for hierarchy "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|scfifo:source_FIFO|scfifo_6i71:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_3qv.tdf
    Info (12023): Found entity 1: a_dpfifo_3qv File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_3qv.tdf Line: 33
Info (12128): Elaborating entity "a_dpfifo_3qv" for hierarchy "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|scfifo:source_FIFO|scfifo_6i71:auto_generated|a_dpfifo_3qv:dpfifo" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_6i71.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5ah1.tdf
    Info (12023): Found entity 1: altsyncram_5ah1 File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_5ah1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_5ah1" for hierarchy "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|scfifo:source_FIFO|scfifo_6i71:auto_generated|a_dpfifo_3qv:dpfifo|altsyncram_5ah1:FIFOram" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_3qv.tdf Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_is8.tdf
    Info (12023): Found entity 1: cmpr_is8 File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cmpr_is8.tdf Line: 23
Info (12128): Elaborating entity "cmpr_is8" for hierarchy "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|scfifo:source_FIFO|scfifo_6i71:auto_generated|a_dpfifo_3qv:dpfifo|cmpr_is8:almost_full_comparer" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_3qv.tdf Line: 53
Info (12128): Elaborating entity "cmpr_is8" for hierarchy "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|scfifo:source_FIFO|scfifo_6i71:auto_generated|a_dpfifo_3qv:dpfifo|cmpr_is8:two_comparison" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_3qv.tdf Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_t9b.tdf
    Info (12023): Found entity 1: cntr_t9b File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cntr_t9b.tdf Line: 26
Info (12128): Elaborating entity "cntr_t9b" for hierarchy "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|scfifo:source_FIFO|scfifo_6i71:auto_generated|a_dpfifo_3qv:dpfifo|cntr_t9b:rd_ptr_msb" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_3qv.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_aa7.tdf
    Info (12023): Found entity 1: cntr_aa7 File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cntr_aa7.tdf Line: 26
Info (12128): Elaborating entity "cntr_aa7" for hierarchy "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|scfifo:source_FIFO|scfifo_6i71:auto_generated|a_dpfifo_3qv:dpfifo|cntr_aa7:usedw_counter" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_3qv.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_u9b.tdf
    Info (12023): Found entity 1: cntr_u9b File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cntr_u9b.tdf Line: 26
Info (12128): Elaborating entity "cntr_u9b" for hierarchy "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|scfifo:source_FIFO|scfifo_6i71:auto_generated|a_dpfifo_3qv:dpfifo|cntr_u9b:wr_ptr" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_3qv.tdf Line: 57
Info (12128): Elaborating entity "auk_dspip_avalon_streaming_controller" for hierarchy "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv Line: 408
Info (12128): Elaborating entity "auk_dspip_avalon_streaming_small_fifo" for hierarchy "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd Line: 196
Info (12128): Elaborating entity "alt_cic_dec_miso" for hierarchy "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv Line: 602
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "D_fs" into its bus
Info (12128): Elaborating entity "auk_dspip_integrator" for hierarchy "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[0].integration" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv Line: 304
Info (12128): Elaborating entity "auk_dspip_delay" for hierarchy "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_integrator.vhd Line: 97
Info (12128): Elaborating entity "auk_dspip_downsample" for hierarchy "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[0].j0.vrc_en_0.first_dsample" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv Line: 341
Info (12128): Elaborating entity "counter_module" for hierarchy "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[0].j0.vrc_en_0.first_dsample|counter_module:counter_fs_inst" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_downsample.sv Line: 50
Info (12128): Elaborating entity "counter_module" for hierarchy "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[0].j0.vrc_en_0.first_dsample|counter_module:counter_ch_inst" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_downsample.sv Line: 79
Info (12128): Elaborating entity "auk_dspip_channel_buffer" for hierarchy "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv Line: 394
Info (12128): Elaborating entity "scfifo" for hierarchy "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd Line: 89
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_4o51.tdf
    Info (12023): Found entity 1: scfifo_4o51 File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_4o51.tdf Line: 25
Info (12128): Elaborating entity "scfifo_4o51" for hierarchy "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_flu.tdf
    Info (12023): Found entity 1: a_dpfifo_flu File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_flu.tdf Line: 33
Info (12128): Elaborating entity "a_dpfifo_flu" for hierarchy "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_4o51.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9ah1.tdf
    Info (12023): Found entity 1: altsyncram_9ah1 File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_9ah1" for hierarchy "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_flu.tdf Line: 43
Info (12128): Elaborating entity "cmpr_is8" for hierarchy "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cmpr_is8:almost_full_comparer" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_flu.tdf Line: 51
Info (12128): Elaborating entity "counter_module" for hierarchy "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|counter_module:int_channel_cnt_inst" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv Line: 467
Info (12128): Elaborating entity "auk_dspip_differentiator" for hierarchy "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv Line: 695
Info (12128): Elaborating entity "auk_dspip_delay" for hierarchy "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_differentiator.vhd Line: 135
Info (12128): Elaborating entity "FIFO" for hierarchy "FIFO:fifo_1" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 1155
Info (12128): Elaborating entity "dcfifo_mixed_widths" for hierarchy "FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/FIFO.v Line: 80
Info (12130): Elaborated megafunction instantiation "FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/FIFO.v Line: 80
Info (12133): Instantiated megafunction "FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component" with the following parameter: File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/FIFO.v Line: 80
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "128"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "dcfifo_mixed_widths"
    Info (12134): Parameter "lpm_width" = "48"
    Info (12134): Parameter "lpm_widthu" = "7"
    Info (12134): Parameter "lpm_widthu_r" = "9"
    Info (12134): Parameter "lpm_width_r" = "12"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "5"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_vcg1.tdf
    Info (12023): Found entity 1: dcfifo_vcg1 File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/dcfifo_vcg1.tdf Line: 41
Info (12128): Elaborating entity "dcfifo_vcg1" for hierarchy "FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf Line: 79
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_rn6.tdf
    Info (12023): Found entity 1: a_graycounter_rn6 File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_graycounter_rn6.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_rn6" for hierarchy "FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/dcfifo_vcg1.tdf Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_m5c.tdf
    Info (12023): Found entity 1: a_graycounter_m5c File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_graycounter_m5c.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_m5c" for hierarchy "FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_m5c:wrptr_g1p" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/dcfifo_vcg1.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0pu.tdf
    Info (12023): Found entity 1: altsyncram_0pu File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_0pu.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_0pu" for hierarchy "FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|altsyncram_0pu:fifo_ram" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/dcfifo_vcg1.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_g9l.tdf
    Info (12023): Found entity 1: alt_synch_pipe_g9l File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/alt_synch_pipe_g9l.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_g9l" for hierarchy "FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/dcfifo_vcg1.tdf Line: 73
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_1v8.tdf
    Info (12023): Found entity 1: dffpipe_1v8 File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/dffpipe_1v8.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_1v8" for hierarchy "FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/alt_synch_pipe_g9l.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_h9l.tdf
    Info (12023): Found entity 1: alt_synch_pipe_h9l File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/alt_synch_pipe_h9l.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_h9l" for hierarchy "FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_h9l:ws_dgrp" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/dcfifo_vcg1.tdf Line: 74
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_2v8.tdf
    Info (12023): Found entity 1: dffpipe_2v8 File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/dffpipe_2v8.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_2v8" for hierarchy "FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe8" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/alt_synch_pipe_h9l.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_a66.tdf
    Info (12023): Found entity 1: cmpr_a66 File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cmpr_a66.tdf Line: 23
Info (12128): Elaborating entity "cmpr_a66" for hierarchy "FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cmpr_a66:rdempty_eq_comp1_lsb" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/dcfifo_vcg1.tdf Line: 75
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_pld.tdf
    Info (12023): Found entity 1: cntr_pld File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cntr_pld.tdf Line: 28
Info (12128): Elaborating entity "cntr_pld" for hierarchy "FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/dcfifo_vcg1.tdf Line: 83
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_j28.tdf
    Info (12023): Found entity 1: mux_j28 File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/mux_j28.tdf Line: 23
Info (12128): Elaborating entity "mux_j28" for hierarchy "FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/dcfifo_vcg1.tdf Line: 84
Info (12128): Elaborating entity "sram_access" for hierarchy "sram_access:sram_abc" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 1225
Info (12128): Elaborating entity "sram_access_VGA_clock" for hierarchy "sram_access:sram_abc|sram_access_VGA_clock:vga_clock" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/sram_access.v Line: 93
Info (12128): Elaborating entity "altera_up_altpll" for hierarchy "sram_access:sram_abc|sram_access_VGA_clock:vga_clock|altera_up_altpll:video_pll" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_VGA_clock.v Line: 34
Info (12128): Elaborating entity "altpll" for hierarchy "sram_access:sram_abc|sram_access_VGA_clock:vga_clock|altera_up_altpll:video_pll|altpll:PLL_for_DE_Series_Boards" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_up_altpll.v Line: 140
Info (12130): Elaborated megafunction instantiation "sram_access:sram_abc|sram_access_VGA_clock:vga_clock|altera_up_altpll:video_pll|altpll:PLL_for_DE_Series_Boards" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_up_altpll.v Line: 140
Info (12133): Instantiated megafunction "sram_access:sram_abc|sram_access_VGA_clock:vga_clock|altera_up_altpll:video_pll|altpll:PLL_for_DE_Series_Boards" with the following parameter: File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_up_altpll.v Line: 140
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "2"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "3"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "2"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "gate_lock_signal" = "NO"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV"
    Info (12134): Parameter "invalid_lock_multiplier" = "5"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "FAST"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_enable0" = "PORT_UNUSED"
    Info (12134): Parameter "port_enable1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_sclkout0" = "PORT_UNUSED"
    Info (12134): Parameter "port_sclkout1" = "PORT_UNUSED"
    Info (12134): Parameter "valid_lock_multiplier" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_8fb2.tdf
    Info (12023): Found entity 1: altpll_8fb2 File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altpll_8fb2.tdf Line: 26
Info (12128): Elaborating entity "altpll_8fb2" for hierarchy "sram_access:sram_abc|sram_access_VGA_clock:vga_clock|altera_up_altpll:video_pll|altpll:PLL_for_DE_Series_Boards|altpll_8fb2:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "altera_up_avalon_reset_from_locked_signal" for hierarchy "sram_access:sram_abc|sram_access_VGA_clock:vga_clock|altera_up_avalon_reset_from_locked_signal:reset_from_locked" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_VGA_clock.v Line: 39
Info (12128): Elaborating entity "sram_access_bridge" for hierarchy "sram_access:sram_abc|sram_access_bridge:bridge" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/sram_access.v Line: 112
Info (12128): Elaborating entity "sram_access_jtag_master" for hierarchy "sram_access:sram_abc|sram_access_jtag_master:jtag_master" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/sram_access.v Line: 130
Info (12128): Elaborating entity "altera_avalon_st_jtag_interface" for hierarchy "sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_jtag_master.v Line: 145
Info (12128): Elaborating entity "altera_jtag_sld_node" for hierarchy "sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_avalon_st_jtag_interface.v Line: 101
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_jtag_sld_node.v Line: 105
Info (12130): Elaborated megafunction instantiation "sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_jtag_sld_node.v Line: 105
Info (12133): Instantiated megafunction "sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" with the following parameter: File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_jtag_sld_node.v Line: 105
    Info (12134): Parameter "sld_mfg_id" = "110"
    Info (12134): Parameter "sld_type_id" = "132"
    Info (12134): Parameter "sld_version" = "1"
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "3"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12131): Elaborated megafunction instantiation "sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 415
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 228
Info (12128): Elaborating entity "altera_jtag_dc_streaming" for hierarchy "sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_avalon_st_jtag_interface.v Line: 143
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_jtag_dc_streaming.v Line: 197
Info (12130): Elaborated megafunction instantiation "sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_jtag_dc_streaming.v Line: 197
Info (12133): Instantiated megafunction "sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer" with the following parameter: File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_jtag_dc_streaming.v Line: 197
    Info (12134): Parameter "depth" = "3"
Info (12128): Elaborating entity "altera_jtag_streaming" for hierarchy "sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_jtag_dc_streaming.v Line: 226
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_jtag_streaming.v Line: 231
Info (12130): Elaborated megafunction instantiation "sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_jtag_streaming.v Line: 231
Info (12133): Instantiated megafunction "sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer" with the following parameter: File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_jtag_streaming.v Line: 231
    Info (12134): Parameter "depth" = "8"
Info (12128): Elaborating entity "altera_avalon_st_idle_remover" for hierarchy "sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_jtag_streaming.v Line: 547
Info (12128): Elaborating entity "altera_avalon_st_idle_inserter" for hierarchy "sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_jtag_streaming.v Line: 564
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_jtag_dc_streaming.v Line: 246
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 105
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 112
Info (12128): Elaborating entity "altera_avalon_st_pipeline_base" for hierarchy "sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 129
Info (12128): Elaborating entity "altera_jtag_src_crosser" for hierarchy "sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_jtag_dc_streaming.v Line: 259
Info (12128): Elaborating entity "altera_jtag_control_signal_crosser" for hierarchy "sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_jtag_dc_streaming.v Line: 110
Info (12128): Elaborating entity "sram_access_jtag_master_timing_adt" for hierarchy "sram_access:sram_abc|sram_access_jtag_master:jtag_master|sram_access_jtag_master_timing_adt:timing_adt" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_jtag_master.v Line: 155
Warning (10036): Verilog HDL or VHDL warning at sram_access_jtag_master_timing_adt.sv(82): object "in_ready" assigned a value but never read File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_jtag_master_timing_adt.sv Line: 82
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_jtag_master.v Line: 196
Info (12128): Elaborating entity "altera_avalon_st_bytes_to_packets" for hierarchy "sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_bytes_to_packets:b2p" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_jtag_master.v Line: 213
Info (12128): Elaborating entity "altera_avalon_st_packets_to_bytes" for hierarchy "sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_jtag_master.v Line: 230
Info (12128): Elaborating entity "altera_avalon_packets_to_master" for hierarchy "sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_jtag_master.v Line: 257
Info (12128): Elaborating entity "packets_to_master" for hierarchy "sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_avalon_packets_to_master.v Line: 137
Info (12128): Elaborating entity "sram_access_jtag_master_b2p_adapter" for hierarchy "sram_access:sram_abc|sram_access_jtag_master:jtag_master|sram_access_jtag_master_b2p_adapter:b2p_adapter" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_jtag_master.v Line: 273
Warning (10036): Verilog HDL or VHDL warning at sram_access_jtag_master_b2p_adapter.sv(78): object "out_channel" assigned a value but never read File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_jtag_master_b2p_adapter.sv Line: 78
Warning (10230): Verilog HDL assignment warning at sram_access_jtag_master_b2p_adapter.sv(90): truncated value with size 8 to match size of target (1) File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_jtag_master_b2p_adapter.sv Line: 90
Info (12128): Elaborating entity "sram_access_jtag_master_p2b_adapter" for hierarchy "sram_access:sram_abc|sram_access_jtag_master:jtag_master|sram_access_jtag_master_p2b_adapter:p2b_adapter" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_jtag_master.v Line: 289
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_jtag_master.v Line: 352
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "sram_access_sram" for hierarchy "sram_access:sram_abc|sram_access_sram:sram" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/sram_access.v Line: 149
Info (12128): Elaborating entity "sram_access_video_clipper" for hierarchy "sram_access:sram_abc|sram_access_video_clipper:video_clipper" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/sram_access.v Line: 164
Info (12128): Elaborating entity "altera_up_video_clipper_drop" for hierarchy "sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_video_clipper.v Line: 183
Info (12128): Elaborating entity "altera_up_video_clipper_counters" for hierarchy "sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_up_video_clipper_drop.v Line: 250
Warning (10230): Verilog HDL assignment warning at altera_up_video_clipper_counters.v(120): truncated value with size 32 to match size of target (8) File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_up_video_clipper_counters.v Line: 120
Warning (10230): Verilog HDL assignment warning at altera_up_video_clipper_counters.v(131): truncated value with size 32 to match size of target (8) File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_up_video_clipper_counters.v Line: 131
Info (12128): Elaborating entity "altera_up_video_clipper_add" for hierarchy "sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_add:Clipper_Add" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_video_clipper.v Line: 223
Info (12128): Elaborating entity "altera_up_video_clipper_counters" for hierarchy "sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_add:Clipper_Add|altera_up_video_clipper_counters:Clipper_Add_Counters" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_up_video_clipper_add.v Line: 190
Warning (10230): Verilog HDL assignment warning at altera_up_video_clipper_counters.v(120): truncated value with size 32 to match size of target (10) File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_up_video_clipper_counters.v Line: 120
Warning (10230): Verilog HDL assignment warning at altera_up_video_clipper_counters.v(131): truncated value with size 32 to match size of target (9) File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_up_video_clipper_counters.v Line: 131
Info (12128): Elaborating entity "sram_access_video_dual_clock_buffer" for hierarchy "sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/sram_access.v Line: 181
Info (12128): Elaborating entity "dcfifo" for hierarchy "sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_video_dual_clock_buffer.v Line: 155
Info (12130): Elaborated megafunction instantiation "sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_video_dual_clock_buffer.v Line: 155
Info (12133): Instantiated megafunction "sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO" with the following parameter: File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_video_dual_clock_buffer.v Line: 155
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "MAXIMIZE_SPEED=7"
    Info (12134): Parameter "lpm_numwords" = "128"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "7"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "rdsync_delaypipe" = "5"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_nsj1.tdf
    Info (12023): Found entity 1: dcfifo_nsj1 File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/dcfifo_nsj1.tdf Line: 43
Info (12128): Elaborating entity "dcfifo_nsj1" for hierarchy "sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/dcfifo.tdf Line: 191
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_tgb.tdf
    Info (12023): Found entity 1: a_gray2bin_tgb File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_gray2bin_tgb.tdf Line: 23
Info (12128): Elaborating entity "a_gray2bin_tgb" for hierarchy "sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_gray2bin_tgb:wrptr_g_gray2bin" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/dcfifo_nsj1.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_qn6.tdf
    Info (12023): Found entity 1: a_graycounter_qn6 File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_graycounter_qn6.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_qn6" for hierarchy "sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/dcfifo_nsj1.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_j421.tdf
    Info (12023): Found entity 1: altsyncram_j421 File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_j421.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_j421" for hierarchy "sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/dcfifo_nsj1.tdf Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_k9l.tdf
    Info (12023): Found entity 1: alt_synch_pipe_k9l File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/alt_synch_pipe_k9l.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_k9l" for hierarchy "sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_k9l:rs_dgwp" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/dcfifo_nsj1.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_5v8.tdf
    Info (12023): Found entity 1: dffpipe_5v8 File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/dffpipe_5v8.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_5v8" for hierarchy "sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_k9l:rs_dgwp|dffpipe_5v8:dffpipe6" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/alt_synch_pipe_k9l.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_0v8.tdf
    Info (12023): Found entity 1: dffpipe_0v8 File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/dffpipe_0v8.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_0v8" for hierarchy "sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_brp" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/dcfifo_nsj1.tdf Line: 79
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_l9l.tdf
    Info (12023): Found entity 1: alt_synch_pipe_l9l File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/alt_synch_pipe_l9l.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_l9l" for hierarchy "sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_l9l:ws_dgrp" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/dcfifo_nsj1.tdf Line: 81
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_6v8.tdf
    Info (12023): Found entity 1: dffpipe_6v8 File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/dffpipe_6v8.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_6v8" for hierarchy "sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_l9l:ws_dgrp|dffpipe_6v8:dffpipe9" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/alt_synch_pipe_l9l.tdf Line: 34
Info (12128): Elaborating entity "sram_access_video_pixel_buffer_dma" for hierarchy "sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/sram_access.v Line: 203
Warning (10230): Verilog HDL assignment warning at sram_access_video_pixel_buffer_dma.v(234): truncated value with size 32 to match size of target (16) File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_video_pixel_buffer_dma.v Line: 234
Warning (10230): Verilog HDL assignment warning at sram_access_video_pixel_buffer_dma.v(235): truncated value with size 32 to match size of target (16) File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_video_pixel_buffer_dma.v Line: 235
Warning (10230): Verilog HDL assignment warning at sram_access_video_pixel_buffer_dma.v(240): truncated value with size 32 to match size of target (16) File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_video_pixel_buffer_dma.v Line: 240
Warning (10230): Verilog HDL assignment warning at sram_access_video_pixel_buffer_dma.v(319): truncated value with size 32 to match size of target (16) File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_video_pixel_buffer_dma.v Line: 319
Info (12128): Elaborating entity "SRAM_offset" for hierarchy "sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_video_pixel_buffer_dma.v Line: 331
Info (12128): Elaborating entity "altsyncram" for hierarchy "sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/SRAM_offset.v Line: 82
Info (12130): Elaborated megafunction instantiation "sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/SRAM_offset.v Line: 82
Info (12133): Instantiated megafunction "sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/SRAM_offset.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "sram_offset.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=SRof"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "width_a" = "4"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7ob1.tdf
    Info (12023): Found entity 1: altsyncram_7ob1 File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_7ob1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_7ob1" for hierarchy "sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_q2d2.tdf
    Info (12023): Found entity 1: altsyncram_q2d2 File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_q2d2.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_q2d2" for hierarchy "sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|altsyncram_q2d2:altsyncram1" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_7ob1.tdf Line: 35
Warning (113007): Byte addressed memory initialization file "sram_offset.hex" was read in the word-addressed format File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_offset.hex Line: 1
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_7ob1.tdf Line: 36
Info (12130): Elaborated megafunction instantiation "sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_7ob1.tdf Line: 36
Info (12133): Instantiated megafunction "sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_7ob1.tdf Line: 36
    Info (12134): Parameter "CVALUE" = "0000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1397911398"
    Info (12134): Parameter "NUMWORDS" = "32"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "3"
    Info (12134): Parameter "WIDTH_WORD" = "4"
    Info (12134): Parameter "WIDTHAD" = "5"
Info (12128): Elaborating entity "scfifo" for hierarchy "sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_video_pixel_buffer_dma.v Line: 390
Info (12130): Elaborated megafunction instantiation "sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_video_pixel_buffer_dma.v Line: 390
Info (12133): Instantiated megafunction "sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer" with the following parameter: File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_video_pixel_buffer_dma.v Line: 390
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "almost_empty_value" = "32"
    Info (12134): Parameter "almost_full_value" = "96"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_numwords" = "128"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "18"
    Info (12134): Parameter "lpm_widthu" = "7"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_p4a1.tdf
    Info (12023): Found entity 1: scfifo_p4a1 File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_p4a1.tdf Line: 25
Info (12128): Elaborating entity "scfifo_p4a1" for hierarchy "sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_es31.tdf
    Info (12023): Found entity 1: a_dpfifo_es31 File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_es31.tdf Line: 33
Info (12128): Elaborating entity "a_dpfifo_es31" for hierarchy "sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_p4a1.tdf Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ftb1.tdf
    Info (12023): Found entity 1: altsyncram_ftb1 File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_ftb1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_ftb1" for hierarchy "sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|altsyncram_ftb1:FIFOram" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_es31.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ks8.tdf
    Info (12023): Found entity 1: cmpr_ks8 File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cmpr_ks8.tdf Line: 23
Info (12128): Elaborating entity "cmpr_ks8" for hierarchy "sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|cmpr_ks8:almost_full_comparer" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_es31.tdf Line: 55
Info (12128): Elaborating entity "cmpr_ks8" for hierarchy "sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|cmpr_ks8:three_comparison" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_es31.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_v9b.tdf
    Info (12023): Found entity 1: cntr_v9b File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cntr_v9b.tdf Line: 26
Info (12128): Elaborating entity "cntr_v9b" for hierarchy "sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|cntr_v9b:rd_ptr_msb" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_es31.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ca7.tdf
    Info (12023): Found entity 1: cntr_ca7 File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cntr_ca7.tdf Line: 26
Info (12128): Elaborating entity "cntr_ca7" for hierarchy "sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|cntr_ca7:usedw_counter" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_es31.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_0ab.tdf
    Info (12023): Found entity 1: cntr_0ab File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cntr_0ab.tdf Line: 26
Info (12128): Elaborating entity "cntr_0ab" for hierarchy "sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|cntr_0ab:wr_ptr" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_es31.tdf Line: 59
Info (12128): Elaborating entity "sram_access_video_rgb_resampler" for hierarchy "sram_access:sram_abc|sram_access_video_rgb_resampler:video_rgb_resampler" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/sram_access.v Line: 218
Warning (10036): Verilog HDL or VHDL warning at sram_access_video_rgb_resampler.v(93): object "a" assigned a value but never read File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_video_rgb_resampler.v Line: 93
Info (12128): Elaborating entity "sram_access_video_vga_controller" for hierarchy "sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/sram_access.v Line: 236
Info (12128): Elaborating entity "altera_up_avalon_video_vga_timing" for hierarchy "sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_video_vga_controller.v Line: 264
Warning (10230): Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(199): truncated value with size 32 to match size of target (10) File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_up_avalon_video_vga_timing.v Line: 199
Warning (10230): Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(200): truncated value with size 32 to match size of target (10) File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_up_avalon_video_vga_timing.v Line: 200
Info (12128): Elaborating entity "sram_access_mm_interconnect_0" for hierarchy "sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/sram_access.v Line: 270
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:bridge_avalon_master_translator" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_mm_interconnect_0.v Line: 288
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:video_pixel_buffer_dma_avalon_pixel_dma_master_translator" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_mm_interconnect_0.v Line: 348
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:jtag_master_master_translator" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_mm_interconnect_0.v Line: 408
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_avalon_sram_slave_translator" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_mm_interconnect_0.v Line: 472
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:bridge_avalon_master_agent" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_mm_interconnect_0.v Line: 553
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:video_pixel_buffer_dma_avalon_pixel_dma_master_agent" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_mm_interconnect_0.v Line: 634
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:jtag_master_master_agent" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_mm_interconnect_0.v Line: 715
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_avalon_sram_slave_agent" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_mm_interconnect_0.v Line: 799
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_avalon_sram_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_mm_interconnect_0.v Line: 840
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_mm_interconnect_0.v Line: 881
Info (12128): Elaborating entity "sram_access_mm_interconnect_0_router" for hierarchy "sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|sram_access_mm_interconnect_0_router:router" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_mm_interconnect_0.v Line: 897
Info (12128): Elaborating entity "sram_access_mm_interconnect_0_router_default_decode" for hierarchy "sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|sram_access_mm_interconnect_0_router:router|sram_access_mm_interconnect_0_router_default_decode:the_default_decode" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_mm_interconnect_0_router.sv Line: 174
Info (12128): Elaborating entity "sram_access_mm_interconnect_0_router_002" for hierarchy "sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|sram_access_mm_interconnect_0_router_002:router_002" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_mm_interconnect_0.v Line: 929
Info (12128): Elaborating entity "sram_access_mm_interconnect_0_router_002_default_decode" for hierarchy "sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|sram_access_mm_interconnect_0_router_002:router_002|sram_access_mm_interconnect_0_router_002_default_decode:the_default_decode" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_mm_interconnect_0_router_002.sv Line: 174
Info (12128): Elaborating entity "sram_access_mm_interconnect_0_router_003" for hierarchy "sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|sram_access_mm_interconnect_0_router_003:router_003" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_mm_interconnect_0.v Line: 945
Info (12128): Elaborating entity "sram_access_mm_interconnect_0_router_003_default_decode" for hierarchy "sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|sram_access_mm_interconnect_0_router_003:router_003|sram_access_mm_interconnect_0_router_003_default_decode:the_default_decode" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_mm_interconnect_0_router_003.sv Line: 178
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_avalon_sram_slave_burst_adapter" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_mm_interconnect_0.v Line: 995
Info (12128): Elaborating entity "altera_merlin_burst_adapter_uncompressed_only" for hierarchy "sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_avalon_sram_slave_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 126
Info (12128): Elaborating entity "sram_access_mm_interconnect_0_cmd_demux" for hierarchy "sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|sram_access_mm_interconnect_0_cmd_demux:cmd_demux" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_mm_interconnect_0.v Line: 1012
Info (12128): Elaborating entity "sram_access_mm_interconnect_0_cmd_mux" for hierarchy "sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|sram_access_mm_interconnect_0_cmd_mux:cmd_mux" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_mm_interconnect_0.v Line: 1075
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|sram_access_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_mm_interconnect_0_cmd_mux.sv Line: 301
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|sram_access_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "sram_access_mm_interconnect_0_rsp_demux" for hierarchy "sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|sram_access_mm_interconnect_0_rsp_demux:rsp_demux" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_mm_interconnect_0.v Line: 1104
Info (12128): Elaborating entity "sram_access_mm_interconnect_0_rsp_mux" for hierarchy "sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|sram_access_mm_interconnect_0_rsp_mux:rsp_mux" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_mm_interconnect_0.v Line: 1121
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_mm_interconnect_0.v Line: 1221
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_merlin_width_adapter.sv Line: 283
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object "aligned_addr" assigned a value but never read File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_merlin_width_adapter.sv Line: 742
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object "aligned_byte_cnt" assigned a value but never read File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_merlin_width_adapter.sv Line: 743
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_mm_interconnect_0.v Line: 1287
Info (12128): Elaborating entity "sram_access_mm_interconnect_0_avalon_st_adapter" for hierarchy "sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|sram_access_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_mm_interconnect_0.v Line: 1316
Info (12128): Elaborating entity "sram_access_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|sram_access_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|sram_access_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "sram_access:sram_abc|altera_reset_controller:rst_controller" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/sram_access.v Line: 333
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "sram_access:sram_abc|altera_reset_controller:rst_controller_001" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/sram_access.v Line: 396
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "sram_access:sram_abc|altera_reset_controller:rst_controller_002" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/sram_access.v Line: 459
Warning (12030): Port "clk" on the entity instantiation of "PLL_for_DE_Series_Boards" is connected to a signal of width 3. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_up_altpll.v Line: 140
Warning (12020): Port "counter_max" on the entity instantiation of "clock_cnt_inst" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv Line: 532
Warning (12020): Port "counter_max" on the entity instantiation of "int_channel_cnt_inst" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored. File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv Line: 467
Warning (12020): Port "counter_max" on the entity instantiation of "counter_ch_inst" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_downsample.sv Line: 79
Warning (12020): Port "counter_max" on the entity instantiation of "counter_fs_inst" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_downsample.sv Line: 50
Warning (12020): Port "counter_max" on the entity instantiation of "counter_ch_inst" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_downsample.sv Line: 79
Warning (12020): Port "counter_max" on the entity instantiation of "counter_fs_inst" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_downsample.sv Line: 50
Warning (12020): Port "counter_max" on the entity instantiation of "counter_ch_inst" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_downsample.sv Line: 79
Warning (12020): Port "counter_max" on the entity instantiation of "counter_fs_inst" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_downsample.sv Line: 50
Warning (12020): Port "counter_max" on the entity instantiation of "counter_ch_inst" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_downsample.sv Line: 79
Warning (12020): Port "counter_max" on the entity instantiation of "counter_fs_inst" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_downsample.sv Line: 50
Warning (12020): Port "counter_max" on the entity instantiation of "counter_ch_inst" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_downsample.sv Line: 79
Warning (12020): Port "counter_max" on the entity instantiation of "counter_fs_inst" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_downsample.sv Line: 50
Warning (12020): Port "counter_max" on the entity instantiation of "counter_ch_inst" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_downsample.sv Line: 79
Warning (12020): Port "counter_max" on the entity instantiation of "counter_fs_inst" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_downsample.sv Line: 50
Warning (12020): Port "counter_max" on the entity instantiation of "counter_ch_inst" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_downsample.sv Line: 79
Warning (12020): Port "counter_max" on the entity instantiation of "counter_fs_inst" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_downsample.sv Line: 50
Warning (12020): Port "counter_max" on the entity instantiation of "counter_ch_inst" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_downsample.sv Line: 79
Warning (12020): Port "counter_max" on the entity instantiation of "counter_fs_inst" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_downsample.sv Line: 50
Warning (12020): Port "counter_max" on the entity instantiation of "counter_ch_inst" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_downsample.sv Line: 79
Warning (12020): Port "counter_max" on the entity instantiation of "counter_fs_inst" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_downsample.sv Line: 50
Warning (12020): Port "counter_max" on the entity instantiation of "counter_ch_inst" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_downsample.sv Line: 79
Warning (12020): Port "counter_max" on the entity instantiation of "counter_fs_inst" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_downsample.sv Line: 50
Warning (12020): Port "counter_max" on the entity instantiation of "counter_ch_inst" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_downsample.sv Line: 79
Warning (12020): Port "counter_max" on the entity instantiation of "counter_fs_inst" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_downsample.sv Line: 50
Warning (12020): Port "counter_max" on the entity instantiation of "counter_ch_inst" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_downsample.sv Line: 79
Warning (12020): Port "counter_max" on the entity instantiation of "counter_fs_inst" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_downsample.sv Line: 50
Warning (12020): Port "counter_max" on the entity instantiation of "counter_ch_inst" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_downsample.sv Line: 79
Warning (12020): Port "counter_max" on the entity instantiation of "counter_fs_inst" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_downsample.sv Line: 50
Warning (12020): Port "counter_max" on the entity instantiation of "counter_ch_inst" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_downsample.sv Line: 79
Warning (12020): Port "counter_max" on the entity instantiation of "counter_fs_inst" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_downsample.sv Line: 50
Warning (12020): Port "counter_max" on the entity instantiation of "counter_ch_inst" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_downsample.sv Line: 79
Warning (12020): Port "counter_max" on the entity instantiation of "counter_fs_inst" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_downsample.sv Line: 50
Warning (12020): Port "counter_max" on the entity instantiation of "counter_ch_inst" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_downsample.sv Line: 79
Warning (12020): Port "counter_max" on the entity instantiation of "counter_fs_inst" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored. File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_downsample.sv Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_s024.tdf
    Info (12023): Found entity 1: altsyncram_s024 File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_s024.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_psc.tdf
    Info (12023): Found entity 1: mux_psc File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/mux_psc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/decode_dvf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_mgi.tdf
    Info (12023): Found entity 1: cntr_mgi File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cntr_mgi.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cmpr_rgc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_89j.tdf
    Info (12023): Found entity 1: cntr_89j File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cntr_89j.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_cgi.tdf
    Info (12023): Found entity 1: cntr_cgi File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cntr_cgi.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cntr_23j.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cmpr_ngc.tdf Line: 23
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "CIC_20output_20only"
Info (11170): Start IP generation for the debug fabric within sld_hub.
Info (11172): 2017.10.31.20:30:24 Progress: Loading sld56d4e773/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric within sld_hub.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld56d4e773/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/ip/sld56d4e773/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 278
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following LCELL buffer node(s):
        Warning (14320): Synthesized away node "f_0[3]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 962
        Warning (14320): Synthesized away node "f_0[2]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 962
        Warning (14320): Synthesized away node "f_0[1]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 962
        Warning (14320): Synthesized away node "f_0[0]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 962
        Warning (14320): Synthesized away node "f_1[3]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 963
        Warning (14320): Synthesized away node "f_1[2]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 963
        Warning (14320): Synthesized away node "f_1[1]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 963
        Warning (14320): Synthesized away node "f_1[0]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 963
        Warning (14320): Synthesized away node "f_2[3]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 964
        Warning (14320): Synthesized away node "f_2[2]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 964
        Warning (14320): Synthesized away node "f_2[1]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 964
        Warning (14320): Synthesized away node "f_2[0]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 964
        Warning (14320): Synthesized away node "f_3[3]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 965
        Warning (14320): Synthesized away node "f_3[2]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 965
        Warning (14320): Synthesized away node "f_3[1]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 965
        Warning (14320): Synthesized away node "f_3[0]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 965
        Warning (14320): Synthesized away node "f_4[3]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 966
        Warning (14320): Synthesized away node "f_4[2]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 966
        Warning (14320): Synthesized away node "f_4[1]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 966
        Warning (14320): Synthesized away node "f_4[0]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 966
        Warning (14320): Synthesized away node "f_5[3]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 967
        Warning (14320): Synthesized away node "f_5[2]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 967
        Warning (14320): Synthesized away node "f_5[1]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 967
        Warning (14320): Synthesized away node "f_5[0]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 967
        Warning (14320): Synthesized away node "f_6[3]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 968
        Warning (14320): Synthesized away node "f_6[2]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 968
        Warning (14320): Synthesized away node "f_6[1]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 968
        Warning (14320): Synthesized away node "f_6[0]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 968
        Warning (14320): Synthesized away node "f_7[3]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 969
        Warning (14320): Synthesized away node "f_7[2]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 969
        Warning (14320): Synthesized away node "f_7[1]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 969
        Warning (14320): Synthesized away node "f_7[0]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 969
        Warning (14320): Synthesized away node "f_8[3]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 970
        Warning (14320): Synthesized away node "f_8[2]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 970
        Warning (14320): Synthesized away node "f_8[1]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 970
        Warning (14320): Synthesized away node "f_8[0]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 970
        Warning (14320): Synthesized away node "f_9[3]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 971
        Warning (14320): Synthesized away node "f_9[2]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 971
        Warning (14320): Synthesized away node "f_9[1]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 971
        Warning (14320): Synthesized away node "f_9[0]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 971
        Warning (14320): Synthesized away node "f_10[3]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 972
        Warning (14320): Synthesized away node "f_10[2]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 972
        Warning (14320): Synthesized away node "f_10[1]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 972
        Warning (14320): Synthesized away node "f_10[0]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 972
        Warning (14320): Synthesized away node "f_11[3]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 973
        Warning (14320): Synthesized away node "f_11[2]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 973
        Warning (14320): Synthesized away node "f_11[1]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 973
        Warning (14320): Synthesized away node "f_11[0]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 973
        Warning (14320): Synthesized away node "f_12[3]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 974
        Warning (14320): Synthesized away node "f_12[2]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 974
        Warning (14320): Synthesized away node "f_12[1]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 974
        Warning (14320): Synthesized away node "f_12[0]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 974
        Warning (14320): Synthesized away node "f_13[3]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 975
        Warning (14320): Synthesized away node "f_13[2]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 975
        Warning (14320): Synthesized away node "f_13[1]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 975
        Warning (14320): Synthesized away node "f_13[0]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 975
        Warning (14320): Synthesized away node "f_14[3]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 976
        Warning (14320): Synthesized away node "f_14[2]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 976
        Warning (14320): Synthesized away node "f_14[1]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 976
        Warning (14320): Synthesized away node "f_14[0]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 976
        Warning (14320): Synthesized away node "f_15[3]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 977
        Warning (14320): Synthesized away node "f_15[2]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 977
        Warning (14320): Synthesized away node "f_15[1]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 977
        Warning (14320): Synthesized away node "f_15[0]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 977
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|q_b[1]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_j421.tdf Line: 70
        Warning (14320): Synthesized away node "sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|q_b[2]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_j421.tdf Line: 100
        Warning (14320): Synthesized away node "sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|q_b[3]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_j421.tdf Line: 130
        Warning (14320): Synthesized away node "sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|q_b[12]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_j421.tdf Line: 400
        Warning (14320): Synthesized away node "sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|q_b[13]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_j421.tdf Line: 430
        Warning (14320): Synthesized away node "sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|q_b[22]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_j421.tdf Line: 700
        Warning (14320): Synthesized away node "sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|q_b[23]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_j421.tdf Line: 730
        Warning (14320): Synthesized away node "FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|altsyncram_0pu:fifo_ram|q_b[11]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_0pu.tdf Line: 392
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|q_b[0]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf Line: 40
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|q_b[1]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf Line: 72
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|q_b[2]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf Line: 104
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|q_b[3]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf Line: 136
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|q_b[4]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf Line: 168
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[14].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|q_b[0]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf Line: 40
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[14].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|q_b[1]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf Line: 72
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[14].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|q_b[2]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf Line: 104
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[14].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|q_b[3]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf Line: 136
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[14].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|q_b[4]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf Line: 168
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[13].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|q_b[0]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf Line: 40
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[13].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|q_b[1]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf Line: 72
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[13].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|q_b[2]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf Line: 104
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[13].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|q_b[3]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf Line: 136
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[13].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|q_b[4]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf Line: 168
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[12].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|q_b[0]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf Line: 40
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[12].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|q_b[1]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf Line: 72
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[12].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|q_b[2]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf Line: 104
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[12].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|q_b[3]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf Line: 136
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[12].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|q_b[4]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf Line: 168
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[11].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|q_b[0]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf Line: 40
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[11].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|q_b[1]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf Line: 72
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[11].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|q_b[2]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf Line: 104
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[11].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|q_b[3]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf Line: 136
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[11].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|q_b[4]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf Line: 168
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[10].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|q_b[0]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf Line: 40
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[10].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|q_b[1]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf Line: 72
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[10].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|q_b[2]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf Line: 104
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[10].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|q_b[3]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf Line: 136
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[10].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|q_b[4]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf Line: 168
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[9].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|q_b[0]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf Line: 40
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[9].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|q_b[1]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf Line: 72
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[9].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|q_b[2]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf Line: 104
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[9].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|q_b[3]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf Line: 136
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[9].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|q_b[4]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf Line: 168
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|q_b[0]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf Line: 40
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|q_b[1]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf Line: 72
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|q_b[2]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf Line: 104
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|q_b[3]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf Line: 136
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|q_b[4]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf Line: 168
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|q_b[0]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf Line: 40
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|q_b[1]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf Line: 72
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|q_b[2]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf Line: 104
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|q_b[3]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf Line: 136
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|q_b[4]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf Line: 168
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|q_b[0]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf Line: 40
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|q_b[1]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf Line: 72
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|q_b[2]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf Line: 104
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|q_b[3]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf Line: 136
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|q_b[4]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf Line: 168
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|q_b[0]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf Line: 40
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|q_b[1]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf Line: 72
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|q_b[2]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf Line: 104
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|q_b[3]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf Line: 136
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|q_b[4]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf Line: 168
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|q_b[0]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf Line: 40
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|q_b[1]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf Line: 72
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|q_b[2]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf Line: 104
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|q_b[3]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf Line: 136
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|q_b[4]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf Line: 168
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|q_b[0]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf Line: 40
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|q_b[1]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf Line: 72
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|q_b[2]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf Line: 104
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|q_b[3]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf Line: 136
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|q_b[4]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf Line: 168
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|q_b[0]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf Line: 40
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|q_b[1]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf Line: 72
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|q_b[2]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf Line: 104
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|q_b[3]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf Line: 136
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|q_b[4]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf Line: 168
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|q_b[0]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf Line: 40
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|q_b[1]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf Line: 72
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|q_b[2]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf Line: 104
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|q_b[3]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf Line: 136
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|q_b[4]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf Line: 168
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|q_b[0]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf Line: 40
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|q_b[1]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf Line: 72
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|q_b[2]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf Line: 104
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|q_b[3]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf Line: 136
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|q_b[4]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf Line: 168
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|q_b[0]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf Line: 40
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|q_b[1]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf Line: 72
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|q_b[2]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf Line: 104
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|q_b[3]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf Line: 136
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|q_b[16]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf Line: 552
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|q_b[17]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf Line: 584
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|q_b[18]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf Line: 616
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|q_b[19]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf Line: 648
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|q_b[32]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf Line: 1064
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|q_b[33]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf Line: 1096
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|q_b[34]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf Line: 1128
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|q_b[35]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf Line: 1160
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|q_b[48]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf Line: 1576
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|q_b[49]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf Line: 1608
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|q_b[50]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf Line: 1640
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|q_b[51]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf Line: 1672
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|q_b[64]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf Line: 2088
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|q_b[65]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf Line: 2120
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|q_b[66]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf Line: 2152
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|q_b[67]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf Line: 2184
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|q_b[80]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf Line: 2600
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|q_b[81]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf Line: 2632
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|q_b[82]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf Line: 2664
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|q_b[83]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf Line: 2696
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|q_b[96]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf Line: 3112
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|q_b[97]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf Line: 3144
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|q_b[98]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf Line: 3176
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|q_b[99]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf Line: 3208
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|q_b[112]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf Line: 3624
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|q_b[113]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf Line: 3656
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|q_b[114]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf Line: 3688
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|q_b[115]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf Line: 3720
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|q_b[128]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf Line: 4136
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|q_b[129]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf Line: 4168
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|q_b[130]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf Line: 4200
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|q_b[131]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf Line: 4232
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|q_b[144]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf Line: 4648
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|q_b[145]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf Line: 4680
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|q_b[146]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf Line: 4712
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|q_b[147]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf Line: 4744
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|q_b[160]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf Line: 5160
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|q_b[161]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf Line: 5192
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|q_b[162]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf Line: 5224
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|q_b[163]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf Line: 5256
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|q_b[176]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf Line: 5672
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|q_b[177]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf Line: 5704
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|q_b[178]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf Line: 5736
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|q_b[179]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf Line: 5768
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|q_b[192]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf Line: 6184
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|q_b[193]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf Line: 6216
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|q_b[194]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf Line: 6248
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|q_b[195]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf Line: 6280
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|q_b[208]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf Line: 6696
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|q_b[209]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf Line: 6728
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|q_b[210]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf Line: 6760
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|q_b[211]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf Line: 6792
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|q_b[224]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf Line: 7208
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|q_b[225]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf Line: 7240
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|q_b[226]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf Line: 7272
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|q_b[227]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf Line: 7304
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|q_b[240]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf Line: 7720
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|q_b[241]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf Line: 7752
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|q_b[242]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf Line: 7784
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|q_b[243]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf Line: 7816
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|q_b[256]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf Line: 8232
        Warning (14320): Synthesized away node "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|q_b[257]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf Line: 8264
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (278001): Inferred 33 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "adaptive_fir:adaptive_fir_inst|Mult15" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v Line: 212
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "adaptive_fir:adaptive_fir_inst|Mult14" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v Line: 212
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "adaptive_fir:adaptive_fir_inst|Mult31" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v Line: 223
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "adaptive_fir:adaptive_fir_inst|Mult13" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v Line: 212
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "adaptive_fir:adaptive_fir_inst|Mult30" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v Line: 223
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|Mod0" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv Line: 630
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "adaptive_fir:adaptive_fir_inst|Mult12" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v Line: 212
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "adaptive_fir:adaptive_fir_inst|Mult29" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v Line: 223
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "adaptive_fir:adaptive_fir_inst|Mult11" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v Line: 212
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "adaptive_fir:adaptive_fir_inst|Mult28" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v Line: 223
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "adaptive_fir:adaptive_fir_inst|Mult10" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v Line: 212
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "adaptive_fir:adaptive_fir_inst|Mult27" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v Line: 223
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "adaptive_fir:adaptive_fir_inst|Mult9" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v Line: 212
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "adaptive_fir:adaptive_fir_inst|Mult26" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v Line: 223
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "adaptive_fir:adaptive_fir_inst|Mult22" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v Line: 223
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "adaptive_fir:adaptive_fir_inst|Mult18" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v Line: 223
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "adaptive_fir:adaptive_fir_inst|Mult21" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v Line: 223
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "adaptive_fir:adaptive_fir_inst|Mult25" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v Line: 223
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "adaptive_fir:adaptive_fir_inst|Mult17" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v Line: 223
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "adaptive_fir:adaptive_fir_inst|Mult23" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v Line: 223
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "adaptive_fir:adaptive_fir_inst|Mult19" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v Line: 223
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "adaptive_fir:adaptive_fir_inst|Mult20" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v Line: 223
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "adaptive_fir:adaptive_fir_inst|Mult24" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v Line: 223
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "adaptive_fir:adaptive_fir_inst|Mult16" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v Line: 223
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "adaptive_fir:adaptive_fir_inst|Mult8" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v Line: 212
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "adaptive_fir:adaptive_fir_inst|Mult7" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v Line: 212
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "adaptive_fir:adaptive_fir_inst|Mult6" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v Line: 212
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "adaptive_fir:adaptive_fir_inst|Mult5" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v Line: 212
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "adaptive_fir:adaptive_fir_inst|Mult4" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v Line: 212
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "adaptive_fir:adaptive_fir_inst|Mult3" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v Line: 212
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "adaptive_fir:adaptive_fir_inst|Mult2" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v Line: 212
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "adaptive_fir:adaptive_fir_inst|Mult1" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v Line: 212
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "adaptive_fir:adaptive_fir_inst|Mult0" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v Line: 212
Info (12130): Elaborated megafunction instantiation "sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "64"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "6"
    Info (12134): Parameter "NUMWORDS_B" = "64"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0qg1.tdf
    Info (12023): Found entity 1: altsyncram_0qg1 File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_0qg1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "adaptive_fir:adaptive_fir_inst|lpm_mult:Mult15" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v Line: 212
Info (12133): Instantiated megafunction "adaptive_fir:adaptive_fir_inst|lpm_mult:Mult15" with the following parameter: File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v Line: 212
    Info (12134): Parameter "LPM_WIDTHA" = "12"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "28"
    Info (12134): Parameter "LPM_WIDTHR" = "28"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_46t.tdf
    Info (12023): Found entity 1: mult_46t File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/mult_46t.tdf Line: 29
Info (12130): Elaborated megafunction instantiation "adaptive_fir:adaptive_fir_inst|lpm_mult:Mult31" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v Line: 223
Info (12133): Instantiated megafunction "adaptive_fir:adaptive_fir_inst|lpm_mult:Mult31" with the following parameter: File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v Line: 223
    Info (12134): Parameter "LPM_WIDTHA" = "33"
    Info (12134): Parameter "LPM_WIDTHB" = "12"
    Info (12134): Parameter "LPM_WIDTHP" = "45"
    Info (12134): Parameter "LPM_WIDTHR" = "45"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_26t.tdf
    Info (12023): Found entity 1: mult_26t File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/mult_26t.tdf Line: 31
Info (12130): Elaborated megafunction instantiation "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|lpm_divide:Mod0" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv Line: 630
Info (12133): Instantiated megafunction "CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|lpm_divide:Mod0" with the following parameter: File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv Line: 630
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "6"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_1bm.tdf
    Info (12023): Found entity 1: lpm_divide_1bm File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/lpm_divide_1bm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_mlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_mlh File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/sign_div_unsign_mlh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_07f.tdf
    Info (12023): Found entity 1: alt_u_div_07f File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/alt_u_div_07f.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/add_sub_7pc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/add_sub_8pc.tdf Line: 23
Warning (12188): OpenCore Plus Hardware Evaluation feature is turned on for the following cores
    Warning (12190): "CIC Compiler" will use the OpenCore Plus Hardware Evaluation feature
Warning (265072): Messages from megafunction that supports OpenCore Plus feature
    Warning (265073): Messages from megafunction that supports OpenCore Plus feature altera_cic_ii
        Warning (265074): The output signals fsin_o and fcos_o are forced low when the evaluation time expires
Warning (265069): Megafunction that supports OpenCore Plus feature will stop functioning in 1 hour after device is programmed
Info (265071): Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation
Warning (12241): 11 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13014): Ignored 1200 buffer(s)
    Info (13019): Ignored 1200 SOFT buffer(s)
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[0]" and its non-tri-state driver. File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 192
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[1]" and its non-tri-state driver. File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 192
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[2]" and its non-tri-state driver. File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 192
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[3]" and its non-tri-state driver. File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 192
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[4]" and its non-tri-state driver. File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 192
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[5]" and its non-tri-state driver. File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 192
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[6]" and its non-tri-state driver. File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 192
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[7]" and its non-tri-state driver. File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 192
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[10]" and its non-tri-state driver. File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 192
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[11]" and its non-tri-state driver. File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 192
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[12]" and its non-tri-state driver. File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 192
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[13]" and its non-tri-state driver. File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 192
    Warning (13035): Inserted always-enabled tri-state buffer between "FPGA_CLK_A_N" and its non-tri-state driver. File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 251
    Warning (13035): Inserted always-enabled tri-state buffer between "FPGA_CLK_A_P" and its non-tri-state driver. File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 252
    Warning (13035): Inserted always-enabled tri-state buffer between "FPGA_CLK_B_N" and its non-tri-state driver. File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 253
    Warning (13035): Inserted always-enabled tri-state buffer between "FPGA_CLK_B_P" and its non-tri-state driver. File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 254
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "GPIO[8]" has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 192
    Warning (13040): bidirectional pin "GPIO[14]" has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 192
    Warning (13040): bidirectional pin "GPIO[15]" has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 192
    Warning (13040): bidirectional pin "GPIO[34]" has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 192
    Warning (13040): bidirectional pin "LCD_DATA[0]" has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 179
    Warning (13040): bidirectional pin "LCD_DATA[1]" has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 179
    Warning (13040): bidirectional pin "LCD_DATA[2]" has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 179
    Warning (13040): bidirectional pin "LCD_DATA[3]" has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 179
    Warning (13040): bidirectional pin "LCD_DATA[4]" has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 179
    Warning (13040): bidirectional pin "LCD_DATA[5]" has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 179
    Warning (13040): bidirectional pin "LCD_DATA[6]" has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 179
    Warning (13040): bidirectional pin "LCD_DATA[7]" has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 179
    Warning (13040): bidirectional pin "GPIO[9]" has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 192
    Warning (13040): bidirectional pin "GPIO[16]" has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 192
    Warning (13040): bidirectional pin "GPIO[17]" has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 192
    Warning (13040): bidirectional pin "GPIO[18]" has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 192
    Warning (13040): bidirectional pin "GPIO[19]" has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 192
    Warning (13040): bidirectional pin "GPIO[20]" has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 192
    Warning (13040): bidirectional pin "GPIO[21]" has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 192
    Warning (13040): bidirectional pin "GPIO[22]" has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 192
    Warning (13040): bidirectional pin "GPIO[23]" has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 192
    Warning (13040): bidirectional pin "GPIO[24]" has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 192
    Warning (13040): bidirectional pin "GPIO[25]" has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 192
    Warning (13040): bidirectional pin "GPIO[26]" has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 192
    Warning (13040): bidirectional pin "GPIO[27]" has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 192
    Warning (13040): bidirectional pin "GPIO[28]" has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 192
    Warning (13040): bidirectional pin "GPIO[29]" has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 192
    Warning (13040): bidirectional pin "GPIO[30]" has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 192
    Warning (13040): bidirectional pin "GPIO[31]" has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 192
    Warning (13040): bidirectional pin "GPIO[32]" has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 192
    Warning (13040): bidirectional pin "GPIO[33]" has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 192
    Warning (13040): bidirectional pin "GPIO[35]" has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 192
    Warning (13040): bidirectional pin "SD_CMD" has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 187
    Warning (13040): bidirectional pin "SD_DAT[0]" has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 188
    Warning (13040): bidirectional pin "SD_DAT[1]" has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 188
    Warning (13040): bidirectional pin "SD_DAT[2]" has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 188
    Warning (13040): bidirectional pin "SD_DAT[3]" has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 188
    Warning (13040): bidirectional pin "I2C_SDAT" has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 205
    Warning (13040): bidirectional pin "FL_DQ[0]" has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 220
    Warning (13040): bidirectional pin "FL_DQ[1]" has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 220
    Warning (13040): bidirectional pin "FL_DQ[2]" has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 220
    Warning (13040): bidirectional pin "FL_DQ[3]" has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 220
    Warning (13040): bidirectional pin "FL_DQ[4]" has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 220
    Warning (13040): bidirectional pin "FL_DQ[5]" has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 220
    Warning (13040): bidirectional pin "FL_DQ[6]" has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 220
    Warning (13040): bidirectional pin "FL_DQ[7]" has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 220
    Warning (13040): bidirectional pin "AIC_BCLK" has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 240
    Warning (13040): bidirectional pin "AIC_LRCIN" has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 243
    Warning (13040): bidirectional pin "AIC_LRCOUT" has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 244
    Warning (13040): bidirectional pin "J1_152" has no driver File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 255
Warning (13032): The following tri-state nodes are fed by constants
    Warning (13033): The pin "AD_SCLK" is fed by VCC File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 228
    Warning (13033): The pin "AD_SDIO" is fed by VCC File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 229
Info (13000): Registers with preset signals will power-up high File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_merlin_master_agent.sv Line: 239
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "GPIO[0]~synth" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 192
    Warning (13010): Node "GPIO[1]~synth" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 192
    Warning (13010): Node "GPIO[2]~synth" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 192
    Warning (13010): Node "GPIO[3]~synth" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 192
    Warning (13010): Node "GPIO[4]~synth" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 192
    Warning (13010): Node "GPIO[5]~synth" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 192
    Warning (13010): Node "GPIO[6]~synth" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 192
    Warning (13010): Node "GPIO[7]~synth" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 192
    Warning (13010): Node "GPIO[10]~synth" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 192
    Warning (13010): Node "GPIO[11]~synth" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 192
    Warning (13010): Node "GPIO[12]~synth" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 192
    Warning (13010): Node "GPIO[13]~synth" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 192
    Warning (13010): Node "AD_SCLK~synth" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 228
    Warning (13010): Node "AD_SDIO~synth" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 229
    Warning (13010): Node "FPGA_CLK_A_N~synth" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 251
    Warning (13010): Node "FPGA_CLK_A_P~synth" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 252
    Warning (13010): Node "FPGA_CLK_B_N~synth" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 253
    Warning (13010): Node "FPGA_CLK_B_P~synth" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 254
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDG[0]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 158
    Warning (13410): Pin "LEDG[2]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 158
    Warning (13410): Pin "LEDG[5]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 158
    Warning (13410): Pin "LEDG[6]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 158
    Warning (13410): Pin "LEDG[7]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 158
    Warning (13410): Pin "LEDG[8]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 158
    Warning (13410): Pin "LEDR[0]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 159
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 159
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 159
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 159
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 159
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 159
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 159
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 159
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 159
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 159
    Warning (13410): Pin "LEDR[10]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 159
    Warning (13410): Pin "LEDR[11]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 159
    Warning (13410): Pin "LEDR[12]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 159
    Warning (13410): Pin "LEDR[13]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 159
    Warning (13410): Pin "LEDR[14]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 159
    Warning (13410): Pin "LEDR[15]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 159
    Warning (13410): Pin "LEDR[16]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 159
    Warning (13410): Pin "LEDR[17]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 159
    Warning (13410): Pin "HEX0[0]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 168
    Warning (13410): Pin "HEX0[1]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 168
    Warning (13410): Pin "HEX0[2]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 168
    Warning (13410): Pin "HEX0[3]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 168
    Warning (13410): Pin "HEX0[4]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 168
    Warning (13410): Pin "HEX0[5]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 168
    Warning (13410): Pin "HEX0[6]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 168
    Warning (13410): Pin "HEX1[0]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 169
    Warning (13410): Pin "HEX1[1]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 169
    Warning (13410): Pin "HEX1[2]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 169
    Warning (13410): Pin "HEX1[3]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 169
    Warning (13410): Pin "HEX1[4]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 169
    Warning (13410): Pin "HEX1[5]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 169
    Warning (13410): Pin "HEX1[6]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 169
    Warning (13410): Pin "HEX2[0]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 170
    Warning (13410): Pin "HEX2[1]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 170
    Warning (13410): Pin "HEX2[2]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 170
    Warning (13410): Pin "HEX2[3]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 170
    Warning (13410): Pin "HEX2[4]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 170
    Warning (13410): Pin "HEX2[5]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 170
    Warning (13410): Pin "HEX2[6]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 170
    Warning (13410): Pin "HEX3[0]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 171
    Warning (13410): Pin "HEX3[1]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 171
    Warning (13410): Pin "HEX3[2]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 171
    Warning (13410): Pin "HEX3[3]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 171
    Warning (13410): Pin "HEX3[4]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 171
    Warning (13410): Pin "HEX3[5]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 171
    Warning (13410): Pin "HEX3[6]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 171
    Warning (13410): Pin "HEX4[0]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 172
    Warning (13410): Pin "HEX4[1]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 172
    Warning (13410): Pin "HEX4[2]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 172
    Warning (13410): Pin "HEX4[3]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 172
    Warning (13410): Pin "HEX4[4]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 172
    Warning (13410): Pin "HEX4[5]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 172
    Warning (13410): Pin "HEX4[6]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 172
    Warning (13410): Pin "HEX5[0]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 173
    Warning (13410): Pin "HEX5[1]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 173
    Warning (13410): Pin "HEX5[2]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 173
    Warning (13410): Pin "HEX5[3]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 173
    Warning (13410): Pin "HEX5[4]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 173
    Warning (13410): Pin "HEX5[5]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 173
    Warning (13410): Pin "HEX5[6]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 173
    Warning (13410): Pin "HEX6[0]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 174
    Warning (13410): Pin "HEX6[1]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 174
    Warning (13410): Pin "HEX6[2]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 174
    Warning (13410): Pin "HEX6[3]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 174
    Warning (13410): Pin "HEX6[4]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 174
    Warning (13410): Pin "HEX6[5]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 174
    Warning (13410): Pin "HEX6[6]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 174
    Warning (13410): Pin "HEX7[0]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 175
    Warning (13410): Pin "HEX7[1]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 175
    Warning (13410): Pin "HEX7[2]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 175
    Warning (13410): Pin "HEX7[3]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 175
    Warning (13410): Pin "HEX7[4]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 175
    Warning (13410): Pin "HEX7[5]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 175
    Warning (13410): Pin "HEX7[6]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 175
    Warning (13410): Pin "LCD_BLON" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 178
    Warning (13410): Pin "LCD_EN" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 180
    Warning (13410): Pin "LCD_ON" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 181
    Warning (13410): Pin "LCD_RS" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 182
    Warning (13410): Pin "LCD_RW" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 183
    Warning (13410): Pin "SD_CLK" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 186
    Warning (13410): Pin "I2C_SCLK" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 204
    Warning (13410): Pin "FL_ADDR[0]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 218
    Warning (13410): Pin "FL_ADDR[1]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 218
    Warning (13410): Pin "FL_ADDR[2]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 218
    Warning (13410): Pin "FL_ADDR[3]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 218
    Warning (13410): Pin "FL_ADDR[4]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 218
    Warning (13410): Pin "FL_ADDR[5]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 218
    Warning (13410): Pin "FL_ADDR[6]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 218
    Warning (13410): Pin "FL_ADDR[7]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 218
    Warning (13410): Pin "FL_ADDR[8]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 218
    Warning (13410): Pin "FL_ADDR[9]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 218
    Warning (13410): Pin "FL_ADDR[10]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 218
    Warning (13410): Pin "FL_ADDR[11]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 218
    Warning (13410): Pin "FL_ADDR[12]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 218
    Warning (13410): Pin "FL_ADDR[13]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 218
    Warning (13410): Pin "FL_ADDR[14]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 218
    Warning (13410): Pin "FL_ADDR[15]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 218
    Warning (13410): Pin "FL_ADDR[16]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 218
    Warning (13410): Pin "FL_ADDR[17]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 218
    Warning (13410): Pin "FL_ADDR[18]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 218
    Warning (13410): Pin "FL_ADDR[19]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 218
    Warning (13410): Pin "FL_ADDR[20]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 218
    Warning (13410): Pin "FL_ADDR[21]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 218
    Warning (13410): Pin "FL_ADDR[22]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 218
    Warning (13410): Pin "FL_CE_N" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 219
    Warning (13410): Pin "FL_OE_N" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 221
    Warning (13410): Pin "FL_RST_N" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 222
    Warning (13410): Pin "FL_WE_N" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 224
    Warning (13410): Pin "FL_WP_N" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 225
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 214
    Warning (13410): Pin "ADA_OE" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 232
    Warning (13410): Pin "ADA_SPI_CS" is stuck at VCC File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 234
    Warning (13410): Pin "ADB_OE" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 237
    Warning (13410): Pin "ADB_SPI_CS" is stuck at VCC File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 239
    Warning (13410): Pin "AIC_DIN" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 241
    Warning (13410): Pin "AIC_SPI_CS" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 245
    Warning (13410): Pin "AIC_XCLK" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 246
    Warning (13410): Pin "CLKOUT0" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 248
    Warning (13410): Pin "DB[0]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 250
    Warning (13410): Pin "DB[1]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 250
    Warning (13410): Pin "DB[2]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 250
    Warning (13410): Pin "DB[3]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 250
    Warning (13410): Pin "DB[4]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 250
    Warning (13410): Pin "DB[5]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 250
    Warning (13410): Pin "DB[6]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 250
    Warning (13410): Pin "DB[7]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 250
    Warning (13410): Pin "DB[8]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 250
    Warning (13410): Pin "DB[9]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 250
    Warning (13410): Pin "DB[10]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 250
    Warning (13410): Pin "DB[11]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 250
    Warning (13410): Pin "DB[12]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 250
    Warning (13410): Pin "DB[13]" is stuck at GND File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 250
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 231 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "f_10[10]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 972
    Info (17048): Logic cell "f_10[9]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 972
    Info (17048): Logic cell "f_10[8]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 972
    Info (17048): Logic cell "f_10[7]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 972
    Info (17048): Logic cell "f_10[6]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 972
    Info (17048): Logic cell "f_10[5]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 972
    Info (17048): Logic cell "f_10[4]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 972
    Info (17048): Logic cell "f_6[10]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 968
    Info (17048): Logic cell "f_6[9]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 968
    Info (17048): Logic cell "f_6[8]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 968
    Info (17048): Logic cell "f_6[7]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 968
    Info (17048): Logic cell "f_6[6]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 968
    Info (17048): Logic cell "f_6[5]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 968
    Info (17048): Logic cell "f_6[4]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 968
    Info (17048): Logic cell "f_14[10]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 976
    Info (17048): Logic cell "f_14[9]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 976
    Info (17048): Logic cell "f_14[8]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 976
    Info (17048): Logic cell "f_14[7]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 976
    Info (17048): Logic cell "f_14[6]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 976
    Info (17048): Logic cell "f_14[5]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 976
    Info (17048): Logic cell "f_14[4]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 976
    Info (17048): Logic cell "f_2[10]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 964
    Info (17048): Logic cell "f_2[9]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 964
    Info (17048): Logic cell "f_2[8]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 964
    Info (17048): Logic cell "f_2[7]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 964
    Info (17048): Logic cell "f_2[6]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 964
    Info (17048): Logic cell "f_2[5]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 964
    Info (17048): Logic cell "f_2[4]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 964
    Info (17048): Logic cell "f_11[10]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 973
    Info (17048): Logic cell "f_11[9]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 973
    Info (17048): Logic cell "f_11[8]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 973
    Info (17048): Logic cell "f_11[7]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 973
    Info (17048): Logic cell "f_11[6]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 973
    Info (17048): Logic cell "f_11[5]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 973
    Info (17048): Logic cell "f_11[4]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 973
    Info (17048): Logic cell "f_7[10]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 969
    Info (17048): Logic cell "f_7[9]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 969
    Info (17048): Logic cell "f_7[8]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 969
    Info (17048): Logic cell "f_7[7]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 969
    Info (17048): Logic cell "f_7[6]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 969
    Info (17048): Logic cell "f_7[5]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 969
    Info (17048): Logic cell "f_7[4]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 969
    Info (17048): Logic cell "f_15[10]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 977
    Info (17048): Logic cell "f_15[9]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 977
    Info (17048): Logic cell "f_15[8]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 977
    Info (17048): Logic cell "f_15[7]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 977
    Info (17048): Logic cell "f_15[6]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 977
    Info (17048): Logic cell "f_15[5]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 977
    Info (17048): Logic cell "f_15[4]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 977
    Info (17048): Logic cell "f_3[10]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 965
    Info (17048): Logic cell "f_3[9]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 965
    Info (17048): Logic cell "f_3[8]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 965
    Info (17048): Logic cell "f_3[7]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 965
    Info (17048): Logic cell "f_3[6]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 965
    Info (17048): Logic cell "f_3[5]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 965
    Info (17048): Logic cell "f_3[4]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 965
    Info (17048): Logic cell "f_5[10]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 967
    Info (17048): Logic cell "f_5[9]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 967
    Info (17048): Logic cell "f_5[8]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 967
    Info (17048): Logic cell "f_5[7]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 967
    Info (17048): Logic cell "f_5[6]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 967
    Info (17048): Logic cell "f_5[5]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 967
    Info (17048): Logic cell "f_5[4]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 967
    Info (17048): Logic cell "f_9[10]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 971
    Info (17048): Logic cell "f_9[9]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 971
    Info (17048): Logic cell "f_9[8]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 971
    Info (17048): Logic cell "f_9[7]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 971
    Info (17048): Logic cell "f_9[6]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 971
    Info (17048): Logic cell "f_9[5]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 971
    Info (17048): Logic cell "f_9[4]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 971
    Info (17048): Logic cell "f_13[10]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 975
    Info (17048): Logic cell "f_13[9]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 975
    Info (17048): Logic cell "f_13[8]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 975
    Info (17048): Logic cell "f_13[7]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 975
    Info (17048): Logic cell "f_13[6]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 975
    Info (17048): Logic cell "f_13[5]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 975
    Info (17048): Logic cell "f_13[4]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 975
    Info (17048): Logic cell "f_1[10]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 963
    Info (17048): Logic cell "f_1[9]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 963
    Info (17048): Logic cell "f_1[8]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 963
    Info (17048): Logic cell "f_1[7]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 963
    Info (17048): Logic cell "f_1[6]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 963
    Info (17048): Logic cell "f_1[5]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 963
    Info (17048): Logic cell "f_1[4]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 963
    Info (17048): Logic cell "f_4[10]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 966
    Info (17048): Logic cell "f_4[9]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 966
    Info (17048): Logic cell "f_4[8]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 966
    Info (17048): Logic cell "f_4[7]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 966
    Info (17048): Logic cell "f_4[6]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 966
    Info (17048): Logic cell "f_4[5]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 966
    Info (17048): Logic cell "f_4[4]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 966
    Info (17048): Logic cell "f_8[10]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 970
    Info (17048): Logic cell "f_8[9]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 970
    Info (17048): Logic cell "f_8[8]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 970
    Info (17048): Logic cell "f_8[7]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 970
    Info (17048): Logic cell "f_8[6]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 970
    Info (17048): Logic cell "f_8[5]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 970
    Info (17048): Logic cell "f_8[4]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 970
    Info (17048): Logic cell "f_12[10]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 974
    Info (17048): Logic cell "f_12[9]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 974
    Info (17048): Logic cell "f_12[8]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 974
    Info (17048): Logic cell "f_12[7]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 974
    Info (17048): Logic cell "f_12[6]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 974
    Info (17048): Logic cell "f_12[5]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 974
    Info (17048): Logic cell "f_12[4]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 974
    Info (17048): Logic cell "f_0[10]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 962
    Info (17048): Logic cell "f_0[9]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 962
    Info (17048): Logic cell "f_0[8]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 962
    Info (17048): Logic cell "f_0[7]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 962
    Info (17048): Logic cell "f_0[6]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 962
    Info (17048): Logic cell "f_0[5]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 962
    Info (17048): Logic cell "f_0[4]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 962
    Info (17048): Logic cell "f_6[15]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 968
    Info (17048): Logic cell "f_6[14]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 968
    Info (17048): Logic cell "f_6[13]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 968
    Info (17048): Logic cell "f_6[12]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 968
    Info (17048): Logic cell "f_6[11]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 968
    Info (17048): Logic cell "f_12[15]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 974
    Info (17048): Logic cell "f_12[14]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 974
    Info (17048): Logic cell "f_12[13]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 974
    Info (17048): Logic cell "f_12[12]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 974
    Info (17048): Logic cell "f_12[11]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 974
    Info (17048): Logic cell "f_14[15]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 976
    Info (17048): Logic cell "f_14[14]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 976
    Info (17048): Logic cell "f_14[13]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 976
    Info (17048): Logic cell "f_14[12]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 976
    Info (17048): Logic cell "f_14[11]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 976
    Info (17048): Logic cell "f_4[15]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 966
    Info (17048): Logic cell "f_4[14]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 966
    Info (17048): Logic cell "f_4[13]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 966
    Info (17048): Logic cell "f_4[12]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 966
    Info (17048): Logic cell "f_4[11]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 966
    Info (17048): Logic cell "f_3[15]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 965
    Info (17048): Logic cell "f_3[14]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 965
    Info (17048): Logic cell "f_3[13]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 965
    Info (17048): Logic cell "f_3[12]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 965
    Info (17048): Logic cell "f_3[11]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 965
    Info (17048): Logic cell "f_9[15]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 971
    Info (17048): Logic cell "f_9[14]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 971
    Info (17048): Logic cell "f_9[13]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 971
    Info (17048): Logic cell "f_9[12]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 971
    Info (17048): Logic cell "f_9[11]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 971
    Info (17048): Logic cell "f_11[15]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 973
    Info (17048): Logic cell "f_11[14]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 973
    Info (17048): Logic cell "f_11[13]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 973
    Info (17048): Logic cell "f_11[12]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 973
    Info (17048): Logic cell "f_11[11]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 973
    Info (17048): Logic cell "f_1[15]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 963
    Info (17048): Logic cell "f_1[14]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 963
    Info (17048): Logic cell "f_1[13]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 963
    Info (17048): Logic cell "f_1[12]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 963
    Info (17048): Logic cell "f_1[11]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 963
    Info (17048): Logic cell "f_7[15]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 969
    Info (17048): Logic cell "f_7[14]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 969
    Info (17048): Logic cell "f_7[13]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 969
    Info (17048): Logic cell "f_7[12]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 969
    Info (17048): Logic cell "f_7[11]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 969
    Info (17048): Logic cell "f_13[15]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 975
    Info (17048): Logic cell "f_13[14]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 975
    Info (17048): Logic cell "f_13[13]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 975
    Info (17048): Logic cell "f_13[12]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 975
    Info (17048): Logic cell "f_13[11]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 975
    Info (17048): Logic cell "f_15[15]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 977
    Info (17048): Logic cell "f_15[14]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 977
    Info (17048): Logic cell "f_15[13]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 977
    Info (17048): Logic cell "f_15[12]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 977
    Info (17048): Logic cell "f_15[11]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 977
    Info (17048): Logic cell "f_5[15]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 967
    Info (17048): Logic cell "f_5[14]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 967
    Info (17048): Logic cell "f_5[13]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 967
    Info (17048): Logic cell "f_5[12]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 967
    Info (17048): Logic cell "f_5[11]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 967
    Info (17048): Logic cell "f_2[15]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 964
    Info (17048): Logic cell "f_2[14]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 964
    Info (17048): Logic cell "f_2[13]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 964
    Info (17048): Logic cell "f_2[12]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 964
    Info (17048): Logic cell "f_2[11]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 964
    Info (17048): Logic cell "f_8[15]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 970
    Info (17048): Logic cell "f_8[14]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 970
    Info (17048): Logic cell "f_8[13]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 970
    Info (17048): Logic cell "f_8[12]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 970
    Info (17048): Logic cell "f_8[11]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 970
    Info (17048): Logic cell "f_10[15]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 972
    Info (17048): Logic cell "f_10[14]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 972
    Info (17048): Logic cell "f_10[13]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 972
    Info (17048): Logic cell "f_10[12]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 972
    Info (17048): Logic cell "f_10[11]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 972
    Info (17048): Logic cell "f_0[15]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 962
    Info (17048): Logic cell "f_0[14]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 962
    Info (17048): Logic cell "f_0[13]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 962
    Info (17048): Logic cell "f_0[12]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 962
    Info (17048): Logic cell "f_0[11]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 962
Info (286031): Timing-Driven Synthesis is running on partition "pzdyqx:nabboc"
Warning (20013): Ignored 18 assignments for entity "altsource_probe_top" -- entity does not exist in design
Warning (20013): Ignored 16 assignments for entity "fir_IP" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fir_compiler_ii -entity fir_IP -sip fir_IP.sip -library lib_fir_IP was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 16.0 -entity fir_IP -sip fir_IP.sip -library lib_fir_IP was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity fir_IP -sip fir_IP.sip -library lib_fir_IP was ignored
Warning (20013): Ignored 71 assignments for entity "fir_IP_0002" -- entity does not exist in design
Warning (20013): Ignored 16 assignments for entity "p_sine" -- entity does not exist in design
Info (144001): Generated suppressed messages file C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.map.smsg
Info (35024): Successfully connected in-system debug instance "CIC_20output_20only" to all 77 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning (15899): PLL "PLL_200MHz:PLL_200MHz_inst|altpll:altpll_component|PLL_200MHz_altpll:auto_generated|pll1" has parameters clk4_multiply_by and clk4_divide_by specified but port CLK[4] is not connected File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/pll_200mhz_altpll.v Line: 51
Warning (15897): PLL "sram_access:sram_abc|sram_access_VGA_clock:vga_clock|altera_up_altpll:video_pll|altpll:PLL_for_DE_Series_Boards|altpll_8fb2:auto_generated|pll1" has parameter compensate_clock set to clock0 but port CLK[0] is not connected File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altpll_8fb2.tdf Line: 28
Warning (15899): PLL "sram_access:sram_abc|sram_access_VGA_clock:vga_clock|altera_up_altpll:video_pll|altpll:PLL_for_DE_Series_Boards|altpll_8fb2:auto_generated|pll1" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK[0] is not connected File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altpll_8fb2.tdf Line: 28
Warning (21074): Design contains 27 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK2_50" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 154
    Warning (15610): No output dependent on input pin "CLOCK3_50" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 155
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 162
    Warning (15610): No output dependent on input pin "KEY[2]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 162
    Warning (15610): No output dependent on input pin "SW[0]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 165
    Warning (15610): No output dependent on input pin "SW[1]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 165
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 165
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 165
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 165
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 165
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 165
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 165
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 165
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 165
    Warning (15610): No output dependent on input pin "SW[10]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 165
    Warning (15610): No output dependent on input pin "SW[11]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 165
    Warning (15610): No output dependent on input pin "SW[12]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 165
    Warning (15610): No output dependent on input pin "SW[13]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 165
    Warning (15610): No output dependent on input pin "SW[14]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 165
    Warning (15610): No output dependent on input pin "SW[15]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 165
    Warning (15610): No output dependent on input pin "SW[17]" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 165
    Warning (15610): No output dependent on input pin "SD_WP_N" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 189
    Warning (15610): No output dependent on input pin "FL_RY" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 223
    Warning (15610): No output dependent on input pin "AIC_DOUT" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 242
    Warning (15610): No output dependent on input pin "CLKIN1" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 247
    Warning (15610): No output dependent on input pin "XT_IN_N" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 256
    Warning (15610): No output dependent on input pin "XT_IN_P" File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v Line: 257
Info (21057): Implemented 9250 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 66 input pins
    Info (21059): Implemented 285 output pins
    Info (21060): Implemented 84 bidirectional pins
    Info (21061): Implemented 8128 logic cells
    Info (21064): Implemented 588 RAM segments
    Info (21065): Implemented 2 PLLs
    Info (21062): Implemented 96 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 581 warnings
    Info: Peak virtual memory: 1069 megabytes
    Info: Processing ended: Tue Oct 31 20:30:57 2017
    Info: Elapsed time: 00:01:12
    Info: Total CPU time (on all processors): 00:01:51


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.map.smsg.


