Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Mon Aug 25 20:26:33 2025
| Host         : vader running 64-bit Arch Linux
| Command      : report_timing_summary -file virtex_timing_post_route.rpt
| Design       : MFCC_Core
| Device       : 7vx690t-ffg1761
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (19)
6. checking no_output_delay (321)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (19)
-------------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (321)
---------------------------------
 There are 321 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.290      -98.488                     32                60813        0.044        0.000                      0                60813        4.232        0.000                       0                 12266  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk            -3.290      -98.488                     32                60813        0.044        0.000                      0                60813        4.232        0.000                       0                 12266  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           32  Failing Endpoints,  Worst Slack       -3.290ns,  Total Violation      -98.488ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.290ns  (required time - arrival time)
  Source:                 i_total_reg_rep_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_mel/sum_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        13.251ns  (logic 8.458ns (63.831%)  route 4.793ns (36.169%))
  Logic Levels:           27  (CARRY4=16 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.076ns = ( 14.076 - 10.000 ) 
    Source Clock Delay      (SCD):    4.524ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U37                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U37                  IBUF (Prop_ibuf_I_O)         0.645     0.645 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.305     2.950    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.043 r  clk_IBUF_BUFG_inst/O
                         net (fo=12285, routed)       1.481     4.524    clk_IBUF_BUFG
    RAMB36_X1Y45         RAMB36E1                                     r  i_total_reg_rep_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y45         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      1.800     6.324 r  i_total_reg_rep_0/DOADO[3]
                         net (fo=8, routed)           0.614     6.938    u_mel/DOADO[3]
    SLICE_X16Y226        LUT6 (Prop_lut6_I3_O)        0.043     6.981 r  u_mel/sum_next2_i_124/O
                         net (fo=2, routed)           0.356     7.337    u_mel/sum_next2_i_124_n_0
    SLICE_X17Y226        LUT5 (Prop_lut5_I0_O)        0.043     7.380 r  u_mel/sum_next2_i_128/O
                         net (fo=1, routed)           0.000     7.380    u_mel/sum_next2_i_128_n_0
    SLICE_X17Y226        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     7.639 r  u_mel/sum_next2_i_65/CO[3]
                         net (fo=1, routed)           0.000     7.639    u_mel/sum_next2_i_65_n_0
    SLICE_X17Y227        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     7.750 f  u_mel/sum_next2_i_93/O[2]
                         net (fo=545, routed)         0.527     8.277    u_mel/sum_next2_i_93_n_5
    SLICE_X19Y227        LUT4 (Prop_lut4_I1_O)        0.122     8.399 r  u_mel/p_0_out_inferred__0/sum_next2_i_317/O
                         net (fo=9, routed)           0.646     9.045    u_mel/p_0_out_inferred__0/sum_next2_i_317_n_0
    SLICE_X18Y235        LUT6 (Prop_lut6_I0_O)        0.043     9.088 r  u_mel/p_0_out_inferred__0/sum_next2_i_381/O
                         net (fo=2, routed)           0.462     9.550    u_mel/p_0_out_inferred__0/sum_next2_i_381_n_0
    SLICE_X15Y237        LUT6 (Prop_lut6_I0_O)        0.043     9.593 r  u_mel/p_0_out_inferred__0/sum_next2_i_159/O
                         net (fo=1, routed)           0.000     9.593    u_mel/p_0_out_inferred__0/sum_next2_i_159_n_0
    SLICE_X15Y237        MUXF7 (Prop_muxf7_I1_O)      0.108     9.701 r  u_mel/p_0_out_inferred__0/sum_next2_i_75/O
                         net (fo=1, routed)           0.408    10.108    u_mel/p_0_out_inferred__0/sum_next2_i_75_n_0
    SLICE_X13Y236        LUT6 (Prop_lut6_I1_O)        0.124    10.232 r  u_mel/sum_next2_i_19/O
                         net (fo=2, routed)           0.490    10.722    u_mel/filter[13]
    DSP48_X0Y92          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      2.749    13.471 r  u_mel/sum_next2__1/PCOUT[47]
                         net (fo=1, routed)           0.000    13.471    u_mel/sum_next2__1_n_106
    DSP48_X0Y93          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077    14.548 r  u_mel/sum_next2__2/P[0]
                         net (fo=2, routed)           0.496    15.044    u_mel/sum_next2__2_n_105
    SLICE_X11Y228        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.250    15.294 r  u_mel/sum_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    15.294    u_mel/sum_reg[3]_i_20_n_0
    SLICE_X11Y229        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.347 r  u_mel/sum_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    15.347    u_mel/sum_reg[3]_i_15_n_0
    SLICE_X11Y230        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.400 r  u_mel/sum_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.400    u_mel/sum_reg[3]_i_10_n_0
    SLICE_X11Y231        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.453 r  u_mel/sum_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000    15.453    u_mel/sum_reg[3]_i_8_n_0
    SLICE_X11Y232        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.506 r  u_mel/sum_reg[7]_i_8/CO[3]
                         net (fo=1, routed)           0.000    15.506    u_mel/sum_reg[7]_i_8_n_0
    SLICE_X11Y233        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.559 r  u_mel/sum_reg[11]_i_8/CO[3]
                         net (fo=1, routed)           0.000    15.559    u_mel/sum_reg[11]_i_8_n_0
    SLICE_X11Y234        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.612 r  u_mel/sum_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000    15.612    u_mel/sum_reg[15]_i_8_n_0
    SLICE_X11Y235        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.665 r  u_mel/sum_reg[19]_i_8/CO[3]
                         net (fo=1, routed)           0.000    15.665    u_mel/sum_reg[19]_i_8_n_0
    SLICE_X11Y236        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111    15.776 r  u_mel/sum_reg[23]_i_8/O[2]
                         net (fo=1, routed)           0.368    16.144    u_mel/sum_reg[23]_i_8_n_5
    SLICE_X10Y236        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.378    16.522 r  u_mel/sum_reg[23]_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.522    u_mel/sum_reg[23]_i_7_n_0
    SLICE_X10Y237        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.576 r  u_mel/sum_reg[27]_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.576    u_mel/sum_reg[27]_i_7_n_0
    SLICE_X10Y238        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    16.741 r  u_mel/sum_reg[31]_i_9/O[1]
                         net (fo=1, routed)           0.237    16.978    u_mel/p_0_in_0[27]
    SLICE_X9Y237         LUT2 (Prop_lut2_I1_O)        0.125    17.103 r  u_mel/sum[27]_i_3/O
                         net (fo=1, routed)           0.000    17.103    u_mel/sum[27]_i_3_n_0
    SLICE_X9Y237         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    17.296 r  u_mel/sum_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.296    u_mel/sum_reg[27]_i_2_n_0
    SLICE_X9Y238         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    17.462 r  u_mel/sum_reg[31]_i_3/O[1]
                         net (fo=1, routed)           0.189    17.651    u_mel/in5[29]
    SLICE_X8Y239         LUT3 (Prop_lut3_I2_O)        0.123    17.774 r  u_mel/sum[29]_i_1/O
                         net (fo=1, routed)           0.000    17.774    u_mel/sum_next[29]
    SLICE_X8Y239         FDRE                                         r  u_mel/sum_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    U37                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U37                  IBUF (Prop_ibuf_I_O)         0.539    10.539 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.128    12.667    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    12.750 r  clk_IBUF_BUFG_inst/O
                         net (fo=12285, routed)       1.326    14.076    u_mel/clk_IBUF_BUFG
    SLICE_X8Y239         FDRE                                         r  u_mel/sum_reg[29]/C
                         clock pessimism              0.380    14.455    
                         clock uncertainty           -0.035    14.420    
    SLICE_X8Y239         FDRE (Setup_fdre_C_D)        0.064    14.484    u_mel/sum_reg[29]
  -------------------------------------------------------------------
                         required time                         14.484    
                         arrival time                         -17.774    
  -------------------------------------------------------------------
                         slack                                 -3.290    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 u_fft/x3_write_addr_reg[5]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fft/x_bank3_reg_704_767_51_53/RAMA/WADR5
                            (rising edge-triggered cell RAMD64E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.100ns (47.026%)  route 0.113ns (52.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.669ns
    Source Clock Delay      (SCD):    2.198ns
    Clock Pessimism Removal (CPR):    0.459ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U37                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U37                  IBUF (Prop_ibuf_I_O)         0.152     0.152 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.284     1.436    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.462 r  clk_IBUF_BUFG_inst/O
                         net (fo=12285, routed)       0.736     2.198    u_fft/clk_IBUF_BUFG
    SLICE_X16Y182        FDRE                                         r  u_fft/x3_write_addr_reg[5]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y182        FDRE (Prop_fdre_C_Q)         0.100     2.298 r  u_fft/x3_write_addr_reg[5]_rep__0/Q
                         net (fo=480, routed)         0.113     2.410    u_fft/x_bank3_reg_704_767_51_53/ADDRD5
    SLICE_X18Y183        RAMD64E                                      r  u_fft/x_bank3_reg_704_767_51_53/RAMA/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U37                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U37                  IBUF (Prop_ibuf_I_O)         0.318     0.318 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.361     1.679    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.709 r  clk_IBUF_BUFG_inst/O
                         net (fo=12285, routed)       0.960     2.669    u_fft/x_bank3_reg_704_767_51_53/WCLK
    SLICE_X18Y183        RAMD64E                                      r  u_fft/x_bank3_reg_704_767_51_53/RAMA/CLK
                         clock pessimism             -0.459     2.211    
    SLICE_X18Y183        RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.156     2.367    u_fft/x_bank3_reg_704_767_51_53/RAMA
  -------------------------------------------------------------------
                         required time                         -2.367    
                         arrival time                           2.410    
  -------------------------------------------------------------------
                         slack                                  0.044    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK  n/a            2.772         10.000      7.228      DSP48_X2Y61    u_fft/power_stage2_im_reg/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            0.768         5.000       4.232      SLICE_X34Y243  u_dct/mel_filters_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            0.768         5.000       4.232      SLICE_X34Y243  u_dct/mel_filters_reg_0_63_0_2/RAMA/CLK



