

================================================================
== Vivado HLS Report for 'paeth'
================================================================
* Date:           Mon Apr 20 17:33:34 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        proj
* Solution:       sol
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.502|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------------+-------------+-------------+-------------+---------+
    |          Latency          |          Interval         | Pipeline|
    |     min     |     max     |     min     |     max     |   Type  |
    +-------------+-------------+-------------+-------------+---------+
    |  10099884237|  10099884237|  10099884237|  10099884237|   none  |
    +-------------+-------------+-------------+-------------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-------------+-------------+-----------+-----------+-----------+----------+----------+
        |             |          Latency          | Iteration |  Initiation Interval  |   Trip   |          |
        |  Loop Name  |     min     |     max     |  Latency  |  achieved |   target  |   Count  | Pipelined|
        +-------------+-------------+-------------+-----------+-----------+-----------+----------+----------+
        |- Loop 1     |     33554432|     33554432|          2|          -|          -|  16777216|    no    |
        |- Loop 2     |  10066329800|  10066329800|  100663298|          -|          -|       100|    no    |
        | + Loop 2.1  |    100663296|    100663296|          6|          -|          -|  16777216|    no    |
        +-------------+-------------+-------------+-----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     448|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |    40960|      -|      80|       0|    0|
|Multiplexer      |        -|      -|       -|     182|    -|
|Register         |        -|      -|     184|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |    40960|      0|     264|     630|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      650|    600|  202800|  101400|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |     6301|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +-------+---------+---------+----+----+-----+----------+-----+------+-------------+
    | Memory|  Module | BRAM_18K| FF | LUT| URAM|   Words  | Bits| Banks| W*Bits*Banks|
    +-------+---------+---------+----+----+-----+----------+-----+------+-------------+
    |a_U    |paeth_a  |    10240|  20|   0|    0|  16777216|   10|     1|    167772160|
    |b_U    |paeth_a  |    10240|  20|   0|    0|  16777216|   10|     1|    167772160|
    |c_U    |paeth_a  |    10240|  20|   0|    0|  16777216|   10|     1|    167772160|
    |out_U  |paeth_a  |    10240|  20|   0|    0|  16777216|   10|     1|    167772160|
    +-------+---------+---------+----+----+-----+----------+-----+------+-------------+
    |Total  |         |    40960|  80|   0|    0|  67108864|   40|     4|    671088640|
    +-------+---------+---------+----+----+-----+----------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |i_fu_239_p2              |     +    |      0|  0|  15|           7|           1|
    |k_1_fu_255_p2            |     +    |      0|  0|  32|          25|           1|
    |k_fu_219_p2              |     +    |      0|  0|  32|           1|          25|
    |neg2_fu_371_p2           |     -    |      0|  0|  18|           1|          11|
    |neg8_fu_395_p2           |     -    |      0|  0|  35|           1|          28|
    |neg_fu_347_p2            |     -    |      0|  0|  18|           1|          11|
    |pas_fu_281_p2            |     -    |      0|  0|  18|          11|          11|
    |pbs_fu_291_p2            |     -    |      0|  0|  18|          11|          11|
    |sub_ln49_fu_309_p2       |     -    |      0|  0|  34|          27|          27|
    |test_3_fu_443_p2         |    and   |      0|  0|   6|           1|           1|
    |abscond3_fu_377_p2       |   icmp   |      0|  0|  13|          11|           1|
    |abscond9_fu_401_p2       |   icmp   |      0|  0|  18|          27|           1|
    |abscond_fu_353_p2        |   icmp   |      0|  0|  13|          11|           1|
    |icmp_ln33_fu_213_p2      |   icmp   |      0|  0|  18|          25|          26|
    |icmp_ln42_fu_233_p2      |   icmp   |      0|  0|  11|           7|           6|
    |icmp_ln44_fu_249_p2      |   icmp   |      0|  0|  18|          25|          26|
    |icmp_ln51_fu_415_p2      |   icmp   |      0|  0|  18|          28|          28|
    |icmp_ln53_fu_427_p2      |   icmp   |      0|  0|  13|          11|          11|
    |test_4_fu_421_p2         |   icmp   |      0|  0|  18|          28|          28|
    |or_ln49_fu_319_p2        |    or    |      0|  0|  10|          10|          10|
    |abs10_fu_407_p3          |  select  |      0|  0|  28|           1|          28|
    |abs4_fu_383_p3           |  select  |      0|  0|  11|           1|          11|
    |abs_fu_359_p3            |  select  |      0|  0|  11|           1|          11|
    |c_load_b_load_fu_449_p3  |  select  |      0|  0|  10|           1|          10|
    |test_2_fu_433_p2         |    xor   |      0|  0|   6|           1|           2|
    |xor_ln53_fu_438_p2       |    xor   |      0|  0|   6|           1|           2|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 448|         275|         329|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |a_address0                            |  15|          3|   24|         72|
    |ap_NS_fsm                             |  59|         14|    1|         14|
    |ap_phi_mux_storemerge1_phi_fu_198_p4  |  15|          3|   10|         30|
    |b_address0                            |  15|          3|   24|         72|
    |c_address0                            |  15|          3|   24|         72|
    |i_0_reg_172                           |   9|          2|    7|         14|
    |k1_0_reg_183                          |   9|          2|   25|         50|
    |k_0_reg_161                           |   9|          2|   25|         50|
    |out_address0                          |  21|          4|   24|         96|
    |out_d0                                |  15|          3|   10|         30|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 182|         39|  174|        500|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |a_load_reg_550      |  10|   0|   10|          0|
    |ap_CS_fsm           |  13|   0|   13|          0|
    |b_load_reg_540      |  10|   0|   10|          0|
    |c_load_reg_545      |  10|   0|   10|          0|
    |i_0_reg_172         |   7|   0|    7|          0|
    |i_reg_502           |   7|   0|    7|          0|
    |icmp_ln51_reg_555   |   1|   0|    1|          0|
    |icmp_ln53_reg_565   |   1|   0|    1|          0|
    |k1_0_reg_183        |  25|   0|   25|          0|
    |k_0_reg_161         |  25|   0|   25|          0|
    |k_1_reg_515         |  25|   0|   25|          0|
    |k_reg_474           |  25|   0|   25|          0|
    |out_addr_2_reg_535  |  24|   0|   24|          0|
    |test_4_reg_560      |   1|   0|    1|          0|
    +--------------------+----+----+-----+-----------+
    |Total               | 184|   0|  184|          0|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs |     paeth    | return value |
|ap_rst     |  in |    1| ap_ctrl_hs |     paeth    | return value |
|ap_start   |  in |    1| ap_ctrl_hs |     paeth    | return value |
|ap_done    | out |    1| ap_ctrl_hs |     paeth    | return value |
|ap_idle    | out |    1| ap_ctrl_hs |     paeth    | return value |
|ap_ready   | out |    1| ap_ctrl_hs |     paeth    | return value |
|ap_return  | out |   32| ap_ctrl_hs |     paeth    | return value |
|idx        |  in |   32|   ap_none  |      idx     |    scalar    |
+-----------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 2 
4 --> 11 5 
5 --> 6 4 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 5 
11 --> 12 
12 --> 13 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.66>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %idx) nounwind, !map !13"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !19"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([6 x i8]* @paeth_str) nounwind"   --->   Operation 16 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%idx_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %idx) nounwind"   --->   Operation 17 'read' 'idx_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (2.66ns)   --->   "%a = alloca [16777216 x i10], align 2" [paeth.cpp:28]   --->   Operation 18 'alloca' 'a' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 16777216> <RAM>
ST_1 : Operation 19 [1/1] (2.66ns)   --->   "%b = alloca [16777216 x i10], align 2" [paeth.cpp:29]   --->   Operation 19 'alloca' 'b' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 16777216> <RAM>
ST_1 : Operation 20 [1/1] (2.66ns)   --->   "%c = alloca [16777216 x i10], align 2" [paeth.cpp:30]   --->   Operation 20 'alloca' 'c' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 16777216> <RAM>
ST_1 : Operation 21 [1/1] (2.66ns)   --->   "%out = alloca [16777216 x i10], align 2" [paeth.cpp:31]   --->   Operation 21 'alloca' 'out' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 16777216> <RAM>
ST_1 : Operation 22 [1/1] (1.06ns)   --->   "br label %1" [paeth.cpp:33]   --->   Operation 22 'br' <Predicate = true> <Delay = 1.06>

State 2 <SV = 1> <Delay = 2.66>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%k_0 = phi i25 [ 0, %0 ], [ %k, %2 ]"   --->   Operation 23 'phi' 'k_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln33 = trunc i25 %k_0 to i10" [paeth.cpp:33]   --->   Operation 24 'trunc' 'trunc_ln33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.52ns)   --->   "%icmp_ln33 = icmp eq i25 %k_0, -16777216" [paeth.cpp:33]   --->   Operation 25 'icmp' 'icmp_ln33' <Predicate = true> <Delay = 1.52> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16777216, i64 16777216, i64 16777216) nounwind"   --->   Operation 26 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.65ns)   --->   "%k = add i25 1, %k_0" [paeth.cpp:33]   --->   Operation 27 'add' 'k' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "br i1 %icmp_ln33, label %.preheader1.preheader, label %2" [paeth.cpp:33]   --->   Operation 28 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln34 = zext i25 %k_0 to i64" [paeth.cpp:34]   --->   Operation 29 'zext' 'zext_ln34' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%a_addr = getelementptr [16777216 x i10]* %a, i64 0, i64 %zext_ln34" [paeth.cpp:34]   --->   Operation 30 'getelementptr' 'a_addr' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 31 [2/2] (2.66ns)   --->   "store i10 %trunc_ln33, i10* %a_addr, align 2" [paeth.cpp:34]   --->   Operation 31 'store' <Predicate = (!icmp_ln33)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 16777216> <RAM>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%b_addr = getelementptr [16777216 x i10]* %b, i64 0, i64 %zext_ln34" [paeth.cpp:35]   --->   Operation 32 'getelementptr' 'b_addr' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 33 [2/2] (2.66ns)   --->   "store i10 %trunc_ln33, i10* %b_addr, align 2" [paeth.cpp:35]   --->   Operation 33 'store' <Predicate = (!icmp_ln33)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 16777216> <RAM>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%c_addr = getelementptr [16777216 x i10]* %c, i64 0, i64 %zext_ln34" [paeth.cpp:36]   --->   Operation 34 'getelementptr' 'c_addr' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 35 [2/2] (2.66ns)   --->   "store i10 %trunc_ln33, i10* %c_addr, align 2" [paeth.cpp:36]   --->   Operation 35 'store' <Predicate = (!icmp_ln33)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 16777216> <RAM>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%out_addr = getelementptr [16777216 x i10]* %out, i64 0, i64 %zext_ln34" [paeth.cpp:37]   --->   Operation 36 'getelementptr' 'out_addr' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 37 [2/2] (2.66ns)   --->   "store i10 0, i10* %out_addr, align 2" [paeth.cpp:37]   --->   Operation 37 'store' <Predicate = (!icmp_ln33)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 16777216> <RAM>
ST_2 : Operation 38 [1/1] (1.06ns)   --->   "br label %.preheader1" [paeth.cpp:42]   --->   Operation 38 'br' <Predicate = (icmp_ln33)> <Delay = 1.06>

State 3 <SV = 2> <Delay = 2.66>
ST_3 : Operation 39 [1/2] (2.66ns)   --->   "store i10 %trunc_ln33, i10* %a_addr, align 2" [paeth.cpp:34]   --->   Operation 39 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 16777216> <RAM>
ST_3 : Operation 40 [1/2] (2.66ns)   --->   "store i10 %trunc_ln33, i10* %b_addr, align 2" [paeth.cpp:35]   --->   Operation 40 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 16777216> <RAM>
ST_3 : Operation 41 [1/2] (2.66ns)   --->   "store i10 %trunc_ln33, i10* %c_addr, align 2" [paeth.cpp:36]   --->   Operation 41 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 16777216> <RAM>
ST_3 : Operation 42 [1/2] (2.66ns)   --->   "store i10 0, i10* %out_addr, align 2" [paeth.cpp:37]   --->   Operation 42 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 16777216> <RAM>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "br label %1" [paeth.cpp:33]   --->   Operation 43 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 2.66>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%i_0 = phi i7 [ %i, %.preheader1.loopexit ], [ 0, %.preheader1.preheader ]"   --->   Operation 44 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (1.18ns)   --->   "%icmp_ln42 = icmp eq i7 %i_0, -28" [paeth.cpp:42]   --->   Operation 45 'icmp' 'icmp_ln42' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind"   --->   Operation 46 'speclooptripcount' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (1.37ns)   --->   "%i = add i7 %i_0, 1" [paeth.cpp:42]   --->   Operation 47 'add' 'i' <Predicate = true> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "br i1 %icmp_ln42, label %6, label %.preheader.preheader" [paeth.cpp:42]   --->   Operation 48 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (1.06ns)   --->   "br label %.preheader" [paeth.cpp:44]   --->   Operation 49 'br' <Predicate = (!icmp_ln42)> <Delay = 1.06>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln64 = sext i32 %idx_read to i64" [paeth.cpp:64]   --->   Operation 50 'sext' 'sext_ln64' <Predicate = (icmp_ln42)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%out_addr_1 = getelementptr [16777216 x i10]* %out, i64 0, i64 %sext_ln64" [paeth.cpp:64]   --->   Operation 51 'getelementptr' 'out_addr_1' <Predicate = (icmp_ln42)> <Delay = 0.00>
ST_4 : Operation 52 [4/4] (2.66ns)   --->   "%out_load = load i10* %out_addr_1, align 2" [paeth.cpp:64]   --->   Operation 52 'load' 'out_load' <Predicate = (icmp_ln42)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 16777216> <RAM>

State 5 <SV = 3> <Delay = 2.66>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%k1_0 = phi i25 [ %k_1, %5 ], [ 0, %.preheader.preheader ]"   --->   Operation 53 'phi' 'k1_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (1.52ns)   --->   "%icmp_ln44 = icmp eq i25 %k1_0, -16777216" [paeth.cpp:44]   --->   Operation 54 'icmp' 'icmp_ln44' <Predicate = true> <Delay = 1.52> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16777216, i64 16777216, i64 16777216) nounwind"   --->   Operation 55 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (1.65ns)   --->   "%k_1 = add i25 %k1_0, 1" [paeth.cpp:44]   --->   Operation 56 'add' 'k_1' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "br i1 %icmp_ln44, label %.preheader1.loopexit, label %3" [paeth.cpp:44]   --->   Operation 57 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln47 = zext i25 %k1_0 to i64" [paeth.cpp:47]   --->   Operation 58 'zext' 'zext_ln47' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%b_addr_1 = getelementptr [16777216 x i10]* %b, i64 0, i64 %zext_ln47" [paeth.cpp:47]   --->   Operation 59 'getelementptr' 'b_addr_1' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_5 : Operation 60 [4/4] (2.66ns)   --->   "%b_load = load i10* %b_addr_1, align 2" [paeth.cpp:47]   --->   Operation 60 'load' 'b_load' <Predicate = (!icmp_ln44)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 16777216> <RAM>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%c_addr_1 = getelementptr [16777216 x i10]* %c, i64 0, i64 %zext_ln47" [paeth.cpp:47]   --->   Operation 61 'getelementptr' 'c_addr_1' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_5 : Operation 62 [4/4] (2.66ns)   --->   "%c_load = load i10* %c_addr_1, align 2" [paeth.cpp:47]   --->   Operation 62 'load' 'c_load' <Predicate = (!icmp_ln44)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 16777216> <RAM>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%a_addr_1 = getelementptr [16777216 x i10]* %a, i64 0, i64 %zext_ln47" [paeth.cpp:48]   --->   Operation 63 'getelementptr' 'a_addr_1' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_5 : Operation 64 [4/4] (2.66ns)   --->   "%a_load = load i10* %a_addr_1, align 2" [paeth.cpp:48]   --->   Operation 64 'load' 'a_load' <Predicate = (!icmp_ln44)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 16777216> <RAM>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%out_addr_2 = getelementptr [16777216 x i10]* %out, i64 0, i64 %zext_ln47" [paeth.cpp:54]   --->   Operation 65 'getelementptr' 'out_addr_2' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "br label %.preheader1"   --->   Operation 66 'br' <Predicate = (icmp_ln44)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 2.66>
ST_6 : Operation 67 [3/4] (2.66ns)   --->   "%b_load = load i10* %b_addr_1, align 2" [paeth.cpp:47]   --->   Operation 67 'load' 'b_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 16777216> <RAM>
ST_6 : Operation 68 [3/4] (2.66ns)   --->   "%c_load = load i10* %c_addr_1, align 2" [paeth.cpp:47]   --->   Operation 68 'load' 'c_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 16777216> <RAM>
ST_6 : Operation 69 [3/4] (2.66ns)   --->   "%a_load = load i10* %a_addr_1, align 2" [paeth.cpp:48]   --->   Operation 69 'load' 'a_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 16777216> <RAM>

State 7 <SV = 5> <Delay = 2.66>
ST_7 : Operation 70 [2/4] (2.66ns)   --->   "%b_load = load i10* %b_addr_1, align 2" [paeth.cpp:47]   --->   Operation 70 'load' 'b_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 16777216> <RAM>
ST_7 : Operation 71 [2/4] (2.66ns)   --->   "%c_load = load i10* %c_addr_1, align 2" [paeth.cpp:47]   --->   Operation 71 'load' 'c_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 16777216> <RAM>
ST_7 : Operation 72 [2/4] (2.66ns)   --->   "%a_load = load i10* %a_addr_1, align 2" [paeth.cpp:48]   --->   Operation 72 'load' 'a_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 16777216> <RAM>

State 8 <SV = 6> <Delay = 8.50>
ST_8 : Operation 73 [1/4] (2.66ns)   --->   "%b_load = load i10* %b_addr_1, align 2" [paeth.cpp:47]   --->   Operation 73 'load' 'b_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 16777216> <RAM>
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln47_1 = zext i10 %b_load to i11" [paeth.cpp:47]   --->   Operation 74 'zext' 'zext_ln47_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln47_2 = zext i10 %b_load to i27" [paeth.cpp:47]   --->   Operation 75 'zext' 'zext_ln47_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 76 [1/4] (2.66ns)   --->   "%c_load = load i10* %c_addr_1, align 2" [paeth.cpp:47]   --->   Operation 76 'load' 'c_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 16777216> <RAM>
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln47_3 = zext i10 %c_load to i11" [paeth.cpp:47]   --->   Operation 77 'zext' 'zext_ln47_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 78 [1/1] (1.41ns)   --->   "%pas = sub i11 %zext_ln47_1, %zext_ln47_3" [paeth.cpp:47]   --->   Operation 78 'sub' 'pas' <Predicate = true> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 79 [1/4] (2.66ns)   --->   "%a_load = load i10* %a_addr_1, align 2" [paeth.cpp:48]   --->   Operation 79 'load' 'a_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 16777216> <RAM>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln48 = zext i10 %a_load to i11" [paeth.cpp:48]   --->   Operation 80 'zext' 'zext_ln48' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 81 [1/1] (1.41ns)   --->   "%pbs = sub i11 %zext_ln48, %zext_ln47_3" [paeth.cpp:48]   --->   Operation 81 'sub' 'pbs' <Predicate = true> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "%tmp = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %c_load, i1 false)" [paeth.cpp:49]   --->   Operation 82 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln49 = zext i11 %tmp to i27" [paeth.cpp:49]   --->   Operation 83 'zext' 'zext_ln49' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 84 [1/1] (1.42ns)   --->   "%sub_ln49 = sub i27 %zext_ln47_2, %zext_ln49" [paeth.cpp:49]   --->   Operation 84 'sub' 'sub_ln49' <Predicate = true> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln49 = trunc i27 %sub_ln49 to i10" [paeth.cpp:49]   --->   Operation 85 'trunc' 'trunc_ln49' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (0.61ns)   --->   "%or_ln49 = or i10 %trunc_ln49, %a_load" [paeth.cpp:49]   --->   Operation 86 'or' 'or_ln49' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_2 = call i17 @_ssdm_op_PartSelect.i17.i27.i32.i32(i27 %sub_ln49, i32 10, i32 26)" [paeth.cpp:49]   --->   Operation 87 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_1 = call i27 @_ssdm_op_BitConcatenate.i27.i17.i10(i17 %tmp_2, i10 %or_ln49)" [paeth.cpp:49]   --->   Operation 88 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%sext_ln49 = sext i27 %tmp_1 to i28" [paeth.cpp:49]   --->   Operation 89 'sext' 'sext_ln49' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (1.42ns)   --->   "%neg = sub i11 0, %pas" [paeth.cpp:47]   --->   Operation 90 'sub' 'neg' <Predicate = true> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 91 [1/1] (1.32ns)   --->   "%abscond = icmp sgt i11 %pas, 0" [paeth.cpp:47]   --->   Operation 91 'icmp' 'abscond' <Predicate = true> <Delay = 1.32> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 92 [1/1] (0.63ns)   --->   "%abs = select i1 %abscond, i11 %pas, i11 %neg" [paeth.cpp:47]   --->   Operation 92 'select' 'abs' <Predicate = true> <Delay = 0.63> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%abs_cast_cast = sext i11 %abs to i28" [paeth.cpp:47]   --->   Operation 93 'sext' 'abs_cast_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (1.42ns)   --->   "%neg2 = sub i11 0, %pbs" [paeth.cpp:48]   --->   Operation 94 'sub' 'neg2' <Predicate = true> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 95 [1/1] (1.32ns)   --->   "%abscond3 = icmp sgt i11 %pbs, 0" [paeth.cpp:48]   --->   Operation 95 'icmp' 'abscond3' <Predicate = true> <Delay = 1.32> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 96 [1/1] (0.63ns)   --->   "%abs4 = select i1 %abscond3, i11 %pbs, i11 %neg2" [paeth.cpp:48]   --->   Operation 96 'select' 'abs4' <Predicate = true> <Delay = 0.63> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "%abs4_cast_cast = sext i11 %abs4 to i28" [paeth.cpp:48]   --->   Operation 97 'sext' 'abs4_cast_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 98 [1/1] (1.69ns)   --->   "%neg8 = sub i28 0, %sext_ln49" [paeth.cpp:49]   --->   Operation 98 'sub' 'neg8' <Predicate = true> <Delay = 1.69> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 99 [1/1] (1.53ns)   --->   "%abscond9 = icmp sgt i27 %tmp_1, 0" [paeth.cpp:49]   --->   Operation 99 'icmp' 'abscond9' <Predicate = true> <Delay = 1.53> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 100 [1/1] (0.56ns)   --->   "%abs10 = select i1 %abscond9, i28 %sext_ln49, i28 %neg8" [paeth.cpp:49]   --->   Operation 100 'select' 'abs10' <Predicate = true> <Delay = 0.56> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 101 [1/1] (1.53ns)   --->   "%icmp_ln51 = icmp slt i28 %abs10, %abs_cast_cast" [paeth.cpp:51]   --->   Operation 101 'icmp' 'icmp_ln51' <Predicate = true> <Delay = 1.53> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 102 [1/1] (1.53ns)   --->   "%test_4 = icmp sgt i28 %abs4_cast_cast, %abs10" [paeth.cpp:52]   --->   Operation 102 'icmp' 'test_4' <Predicate = true> <Delay = 1.53> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 103 [1/1] (1.32ns)   --->   "%icmp_ln53 = icmp slt i11 %abs4, %abs" [paeth.cpp:53]   --->   Operation 103 'icmp' 'icmp_ln53' <Predicate = true> <Delay = 1.32> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 7> <Delay = 4.34>
ST_9 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node test_3)   --->   "%test_2 = xor i1 %icmp_ln51, true" [paeth.cpp:51]   --->   Operation 104 'xor' 'test_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node test_3)   --->   "%xor_ln53 = xor i1 %icmp_ln53, true" [paeth.cpp:53]   --->   Operation 105 'xor' 'xor_ln53' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 106 [1/1] (0.61ns) (out node of the LUT)   --->   "%test_3 = and i1 %test_2, %xor_ln53" [paeth.cpp:53]   --->   Operation 106 'and' 'test_3' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 107 [1/1] (1.06ns)   --->   "br i1 %test_3, label %5, label %4" [paeth.cpp:54]   --->   Operation 107 'br' <Predicate = true> <Delay = 1.06>
ST_9 : Operation 108 [1/1] (0.45ns)   --->   "%c_load_b_load = select i1 %test_4, i10 %c_load, i10 %b_load" [paeth.cpp:52]   --->   Operation 108 'select' 'c_load_b_load' <Predicate = (!test_3)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 109 [1/1] (1.06ns)   --->   "br label %5"   --->   Operation 109 'br' <Predicate = (!test_3)> <Delay = 1.06>
ST_9 : Operation 110 [1/1] (0.00ns)   --->   "%storemerge1 = phi i10 [ %c_load_b_load, %4 ], [ %a_load, %3 ]" [paeth.cpp:52]   --->   Operation 110 'phi' 'storemerge1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 111 [2/2] (2.66ns)   --->   "store i10 %storemerge1, i10* %out_addr_2, align 2" [paeth.cpp:54]   --->   Operation 111 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 16777216> <RAM>

State 10 <SV = 8> <Delay = 2.66>
ST_10 : Operation 112 [1/2] (2.66ns)   --->   "store i10 %storemerge1, i10* %out_addr_2, align 2" [paeth.cpp:54]   --->   Operation 112 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 16777216> <RAM>
ST_10 : Operation 113 [1/1] (0.00ns)   --->   "br label %.preheader" [paeth.cpp:44]   --->   Operation 113 'br' <Predicate = true> <Delay = 0.00>

State 11 <SV = 3> <Delay = 2.66>
ST_11 : Operation 114 [3/4] (2.66ns)   --->   "%out_load = load i10* %out_addr_1, align 2" [paeth.cpp:64]   --->   Operation 114 'load' 'out_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 16777216> <RAM>

State 12 <SV = 4> <Delay = 2.66>
ST_12 : Operation 115 [2/4] (2.66ns)   --->   "%out_load = load i10* %out_addr_1, align 2" [paeth.cpp:64]   --->   Operation 115 'load' 'out_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 16777216> <RAM>

State 13 <SV = 5> <Delay = 2.66>
ST_13 : Operation 116 [1/4] (2.66ns)   --->   "%out_load = load i10* %out_addr_1, align 2" [paeth.cpp:64]   --->   Operation 116 'load' 'out_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 16777216> <RAM>
ST_13 : Operation 117 [1/1] (0.00ns)   --->   "%v = zext i10 %out_load to i32" [paeth.cpp:64]   --->   Operation 117 'zext' 'v' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 118 [1/1] (0.00ns)   --->   "ret i32 %v" [paeth.cpp:71]   --->   Operation 118 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ idx]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0   (specbitsmap      ) [ 00000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000000000]
spectopmodule_ln0 (spectopmodule    ) [ 00000000000000]
idx_read          (read             ) [ 00111111111000]
a                 (alloca           ) [ 00111111111000]
b                 (alloca           ) [ 00111111111000]
c                 (alloca           ) [ 00111111111000]
out               (alloca           ) [ 00111111111000]
br_ln33           (br               ) [ 01110000000000]
k_0               (phi              ) [ 00100000000000]
trunc_ln33        (trunc            ) [ 00010000000000]
icmp_ln33         (icmp             ) [ 00110000000000]
empty             (speclooptripcount) [ 00000000000000]
k                 (add              ) [ 01110000000000]
br_ln33           (br               ) [ 00000000000000]
zext_ln34         (zext             ) [ 00000000000000]
a_addr            (getelementptr    ) [ 00010000000000]
b_addr            (getelementptr    ) [ 00010000000000]
c_addr            (getelementptr    ) [ 00010000000000]
out_addr          (getelementptr    ) [ 00010000000000]
br_ln42           (br               ) [ 00111111111000]
store_ln34        (store            ) [ 00000000000000]
store_ln35        (store            ) [ 00000000000000]
store_ln36        (store            ) [ 00000000000000]
store_ln37        (store            ) [ 00000000000000]
br_ln33           (br               ) [ 01110000000000]
i_0               (phi              ) [ 00001000000000]
icmp_ln42         (icmp             ) [ 00001111111000]
empty_5           (speclooptripcount) [ 00000000000000]
i                 (add              ) [ 00101111111000]
br_ln42           (br               ) [ 00000000000000]
br_ln44           (br               ) [ 00001111111000]
sext_ln64         (sext             ) [ 00000000000000]
out_addr_1        (getelementptr    ) [ 00000000000111]
k1_0              (phi              ) [ 00000100000000]
icmp_ln44         (icmp             ) [ 00001111111000]
empty_6           (speclooptripcount) [ 00000000000000]
k_1               (add              ) [ 00001111111000]
br_ln44           (br               ) [ 00000000000000]
zext_ln47         (zext             ) [ 00000000000000]
b_addr_1          (getelementptr    ) [ 00000011100000]
c_addr_1          (getelementptr    ) [ 00000011100000]
a_addr_1          (getelementptr    ) [ 00000011100000]
out_addr_2        (getelementptr    ) [ 00000011111000]
br_ln0            (br               ) [ 00101111111000]
b_load            (load             ) [ 00000000010000]
zext_ln47_1       (zext             ) [ 00000000000000]
zext_ln47_2       (zext             ) [ 00000000000000]
c_load            (load             ) [ 00000000010000]
zext_ln47_3       (zext             ) [ 00000000000000]
pas               (sub              ) [ 00000000000000]
a_load            (load             ) [ 00000000010000]
zext_ln48         (zext             ) [ 00000000000000]
pbs               (sub              ) [ 00000000000000]
tmp               (bitconcatenate   ) [ 00000000000000]
zext_ln49         (zext             ) [ 00000000000000]
sub_ln49          (sub              ) [ 00000000000000]
trunc_ln49        (trunc            ) [ 00000000000000]
or_ln49           (or               ) [ 00000000000000]
tmp_2             (partselect       ) [ 00000000000000]
tmp_1             (bitconcatenate   ) [ 00000000000000]
sext_ln49         (sext             ) [ 00000000000000]
neg               (sub              ) [ 00000000000000]
abscond           (icmp             ) [ 00000000000000]
abs               (select           ) [ 00000000000000]
abs_cast_cast     (sext             ) [ 00000000000000]
neg2              (sub              ) [ 00000000000000]
abscond3          (icmp             ) [ 00000000000000]
abs4              (select           ) [ 00000000000000]
abs4_cast_cast    (sext             ) [ 00000000000000]
neg8              (sub              ) [ 00000000000000]
abscond9          (icmp             ) [ 00000000000000]
abs10             (select           ) [ 00000000000000]
icmp_ln51         (icmp             ) [ 00000000010000]
test_4            (icmp             ) [ 00000000010000]
icmp_ln53         (icmp             ) [ 00000000010000]
test_2            (xor              ) [ 00000000000000]
xor_ln53          (xor              ) [ 00000000000000]
test_3            (and              ) [ 00001111111000]
br_ln54           (br               ) [ 00000000000000]
c_load_b_load     (select           ) [ 00000000000000]
br_ln0            (br               ) [ 00000000000000]
storemerge1       (phi              ) [ 00001111111000]
store_ln54        (store            ) [ 00000000000000]
br_ln44           (br               ) [ 00001111111000]
out_load          (load             ) [ 00000000000000]
v                 (zext             ) [ 00000000000000]
ret_ln71          (ret              ) [ 00000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="idx">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="idx"/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="paeth_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i10.i1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i17.i27.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i27.i17.i10"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="a_alloca_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="10" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="a/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="b_alloca_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="10" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="c_alloca_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="10" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="out_alloca_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="10" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="idx_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="0"/>
<pin id="75" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="idx_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="a_addr_gep_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="0" index="2" bw="25" slack="0"/>
<pin id="82" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr/2 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_access_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="24" slack="0"/>
<pin id="86" dir="0" index="1" bw="10" slack="0"/>
<pin id="87" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="88" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln34/2 a_load/5 "/>
</bind>
</comp>

<comp id="90" class="1004" name="b_addr_gep_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="0" index="2" bw="25" slack="0"/>
<pin id="94" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_access_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="24" slack="0"/>
<pin id="98" dir="0" index="1" bw="10" slack="0"/>
<pin id="99" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="100" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln35/2 b_load/5 "/>
</bind>
</comp>

<comp id="102" class="1004" name="c_addr_gep_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="0" index="2" bw="25" slack="0"/>
<pin id="106" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_addr/2 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_access_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="24" slack="0"/>
<pin id="110" dir="0" index="1" bw="10" slack="0"/>
<pin id="111" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="112" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln36/2 c_load/5 "/>
</bind>
</comp>

<comp id="114" class="1004" name="out_addr_gep_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="25" slack="0"/>
<pin id="118" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_addr/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="grp_access_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="24" slack="0"/>
<pin id="122" dir="0" index="1" bw="10" slack="0"/>
<pin id="123" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="124" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="store_ln37/2 out_load/4 store_ln54/9 "/>
</bind>
</comp>

<comp id="127" class="1004" name="out_addr_1_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="32" slack="0"/>
<pin id="131" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_addr_1/4 "/>
</bind>
</comp>

<comp id="134" class="1004" name="b_addr_1_gep_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="0" index="2" bw="25" slack="0"/>
<pin id="138" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr_1/5 "/>
</bind>
</comp>

<comp id="141" class="1004" name="c_addr_1_gep_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="0" index="2" bw="25" slack="0"/>
<pin id="145" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_addr_1/5 "/>
</bind>
</comp>

<comp id="148" class="1004" name="a_addr_1_gep_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="0" index="2" bw="25" slack="0"/>
<pin id="152" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr_1/5 "/>
</bind>
</comp>

<comp id="155" class="1004" name="out_addr_2_gep_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="0" index="2" bw="25" slack="0"/>
<pin id="159" dir="1" index="3" bw="24" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_addr_2/5 "/>
</bind>
</comp>

<comp id="161" class="1005" name="k_0_reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="25" slack="1"/>
<pin id="163" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="k_0 (phireg) "/>
</bind>
</comp>

<comp id="165" class="1004" name="k_0_phi_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="1" slack="1"/>
<pin id="167" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="168" dir="0" index="2" bw="25" slack="0"/>
<pin id="169" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="170" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_0/2 "/>
</bind>
</comp>

<comp id="172" class="1005" name="i_0_reg_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="7" slack="1"/>
<pin id="174" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="176" class="1004" name="i_0_phi_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="7" slack="0"/>
<pin id="178" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="179" dir="0" index="2" bw="1" slack="1"/>
<pin id="180" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="181" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/4 "/>
</bind>
</comp>

<comp id="183" class="1005" name="k1_0_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="25" slack="1"/>
<pin id="185" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="k1_0 (phireg) "/>
</bind>
</comp>

<comp id="187" class="1004" name="k1_0_phi_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="25" slack="0"/>
<pin id="189" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="190" dir="0" index="2" bw="1" slack="1"/>
<pin id="191" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="192" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k1_0/5 "/>
</bind>
</comp>

<comp id="194" class="1005" name="storemerge1_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="10" slack="1"/>
<pin id="196" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="storemerge1 (phireg) "/>
</bind>
</comp>

<comp id="198" class="1004" name="storemerge1_phi_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="10" slack="0"/>
<pin id="200" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="201" dir="0" index="2" bw="10" slack="1"/>
<pin id="202" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="203" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge1/9 "/>
</bind>
</comp>

<comp id="206" class="1004" name="trunc_ln33_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="25" slack="0"/>
<pin id="208" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln33/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="icmp_ln33_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="25" slack="0"/>
<pin id="215" dir="0" index="1" bw="25" slack="0"/>
<pin id="216" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="k_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1" slack="0"/>
<pin id="221" dir="0" index="1" bw="25" slack="0"/>
<pin id="222" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="zext_ln34_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="25" slack="0"/>
<pin id="227" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34/2 "/>
</bind>
</comp>

<comp id="233" class="1004" name="icmp_ln42_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="7" slack="0"/>
<pin id="235" dir="0" index="1" bw="7" slack="0"/>
<pin id="236" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln42/4 "/>
</bind>
</comp>

<comp id="239" class="1004" name="i_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="7" slack="0"/>
<pin id="241" dir="0" index="1" bw="1" slack="0"/>
<pin id="242" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/4 "/>
</bind>
</comp>

<comp id="245" class="1004" name="sext_ln64_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="2"/>
<pin id="247" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln64/4 "/>
</bind>
</comp>

<comp id="249" class="1004" name="icmp_ln44_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="25" slack="0"/>
<pin id="251" dir="0" index="1" bw="25" slack="0"/>
<pin id="252" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln44/5 "/>
</bind>
</comp>

<comp id="255" class="1004" name="k_1_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="25" slack="0"/>
<pin id="257" dir="0" index="1" bw="1" slack="0"/>
<pin id="258" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_1/5 "/>
</bind>
</comp>

<comp id="261" class="1004" name="zext_ln47_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="25" slack="0"/>
<pin id="263" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln47/5 "/>
</bind>
</comp>

<comp id="269" class="1004" name="zext_ln47_1_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="10" slack="0"/>
<pin id="271" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln47_1/8 "/>
</bind>
</comp>

<comp id="273" class="1004" name="zext_ln47_2_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="10" slack="0"/>
<pin id="275" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln47_2/8 "/>
</bind>
</comp>

<comp id="277" class="1004" name="zext_ln47_3_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="10" slack="0"/>
<pin id="279" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln47_3/8 "/>
</bind>
</comp>

<comp id="281" class="1004" name="pas_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="10" slack="0"/>
<pin id="283" dir="0" index="1" bw="10" slack="0"/>
<pin id="284" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="pas/8 "/>
</bind>
</comp>

<comp id="287" class="1004" name="zext_ln48_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="10" slack="0"/>
<pin id="289" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln48/8 "/>
</bind>
</comp>

<comp id="291" class="1004" name="pbs_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="10" slack="0"/>
<pin id="293" dir="0" index="1" bw="10" slack="0"/>
<pin id="294" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="pbs/8 "/>
</bind>
</comp>

<comp id="297" class="1004" name="tmp_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="11" slack="0"/>
<pin id="299" dir="0" index="1" bw="10" slack="0"/>
<pin id="300" dir="0" index="2" bw="1" slack="0"/>
<pin id="301" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/8 "/>
</bind>
</comp>

<comp id="305" class="1004" name="zext_ln49_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="11" slack="0"/>
<pin id="307" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln49/8 "/>
</bind>
</comp>

<comp id="309" class="1004" name="sub_ln49_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="10" slack="0"/>
<pin id="311" dir="0" index="1" bw="11" slack="0"/>
<pin id="312" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln49/8 "/>
</bind>
</comp>

<comp id="315" class="1004" name="trunc_ln49_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="12" slack="0"/>
<pin id="317" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln49/8 "/>
</bind>
</comp>

<comp id="319" class="1004" name="or_ln49_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="10" slack="0"/>
<pin id="321" dir="0" index="1" bw="10" slack="0"/>
<pin id="322" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln49/8 "/>
</bind>
</comp>

<comp id="325" class="1004" name="tmp_2_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="17" slack="0"/>
<pin id="327" dir="0" index="1" bw="12" slack="0"/>
<pin id="328" dir="0" index="2" bw="5" slack="0"/>
<pin id="329" dir="0" index="3" bw="6" slack="0"/>
<pin id="330" dir="1" index="4" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/8 "/>
</bind>
</comp>

<comp id="335" class="1004" name="tmp_1_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="27" slack="0"/>
<pin id="337" dir="0" index="1" bw="17" slack="0"/>
<pin id="338" dir="0" index="2" bw="10" slack="0"/>
<pin id="339" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/8 "/>
</bind>
</comp>

<comp id="343" class="1004" name="sext_ln49_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="27" slack="0"/>
<pin id="345" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln49/8 "/>
</bind>
</comp>

<comp id="347" class="1004" name="neg_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="1" slack="0"/>
<pin id="349" dir="0" index="1" bw="11" slack="0"/>
<pin id="350" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="neg/8 "/>
</bind>
</comp>

<comp id="353" class="1004" name="abscond_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="11" slack="0"/>
<pin id="355" dir="0" index="1" bw="11" slack="0"/>
<pin id="356" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="abscond/8 "/>
</bind>
</comp>

<comp id="359" class="1004" name="abs_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="1" slack="0"/>
<pin id="361" dir="0" index="1" bw="11" slack="0"/>
<pin id="362" dir="0" index="2" bw="11" slack="0"/>
<pin id="363" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="abs/8 "/>
</bind>
</comp>

<comp id="367" class="1004" name="abs_cast_cast_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="11" slack="0"/>
<pin id="369" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="abs_cast_cast/8 "/>
</bind>
</comp>

<comp id="371" class="1004" name="neg2_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="1" slack="0"/>
<pin id="373" dir="0" index="1" bw="11" slack="0"/>
<pin id="374" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="neg2/8 "/>
</bind>
</comp>

<comp id="377" class="1004" name="abscond3_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="11" slack="0"/>
<pin id="379" dir="0" index="1" bw="11" slack="0"/>
<pin id="380" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="abscond3/8 "/>
</bind>
</comp>

<comp id="383" class="1004" name="abs4_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="1" slack="0"/>
<pin id="385" dir="0" index="1" bw="11" slack="0"/>
<pin id="386" dir="0" index="2" bw="11" slack="0"/>
<pin id="387" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="abs4/8 "/>
</bind>
</comp>

<comp id="391" class="1004" name="abs4_cast_cast_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="11" slack="0"/>
<pin id="393" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="abs4_cast_cast/8 "/>
</bind>
</comp>

<comp id="395" class="1004" name="neg8_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="1" slack="0"/>
<pin id="397" dir="0" index="1" bw="27" slack="0"/>
<pin id="398" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="neg8/8 "/>
</bind>
</comp>

<comp id="401" class="1004" name="abscond9_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="27" slack="0"/>
<pin id="403" dir="0" index="1" bw="27" slack="0"/>
<pin id="404" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="abscond9/8 "/>
</bind>
</comp>

<comp id="407" class="1004" name="abs10_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="1" slack="0"/>
<pin id="409" dir="0" index="1" bw="28" slack="0"/>
<pin id="410" dir="0" index="2" bw="28" slack="0"/>
<pin id="411" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="abs10/8 "/>
</bind>
</comp>

<comp id="415" class="1004" name="icmp_ln51_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="28" slack="0"/>
<pin id="417" dir="0" index="1" bw="28" slack="0"/>
<pin id="418" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln51/8 "/>
</bind>
</comp>

<comp id="421" class="1004" name="test_4_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="28" slack="0"/>
<pin id="423" dir="0" index="1" bw="28" slack="0"/>
<pin id="424" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="test_4/8 "/>
</bind>
</comp>

<comp id="427" class="1004" name="icmp_ln53_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="11" slack="0"/>
<pin id="429" dir="0" index="1" bw="11" slack="0"/>
<pin id="430" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln53/8 "/>
</bind>
</comp>

<comp id="433" class="1004" name="test_2_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="1" slack="1"/>
<pin id="435" dir="0" index="1" bw="1" slack="0"/>
<pin id="436" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="test_2/9 "/>
</bind>
</comp>

<comp id="438" class="1004" name="xor_ln53_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="1" slack="1"/>
<pin id="440" dir="0" index="1" bw="1" slack="0"/>
<pin id="441" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln53/9 "/>
</bind>
</comp>

<comp id="443" class="1004" name="test_3_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="1" slack="0"/>
<pin id="445" dir="0" index="1" bw="1" slack="0"/>
<pin id="446" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="test_3/9 "/>
</bind>
</comp>

<comp id="449" class="1004" name="c_load_b_load_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="1" slack="1"/>
<pin id="451" dir="0" index="1" bw="10" slack="1"/>
<pin id="452" dir="0" index="2" bw="10" slack="1"/>
<pin id="453" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="c_load_b_load/9 "/>
</bind>
</comp>

<comp id="455" class="1004" name="v_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="10" slack="0"/>
<pin id="457" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="v/13 "/>
</bind>
</comp>

<comp id="459" class="1005" name="idx_read_reg_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="32" slack="2"/>
<pin id="461" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="idx_read "/>
</bind>
</comp>

<comp id="464" class="1005" name="trunc_ln33_reg_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="10" slack="1"/>
<pin id="466" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln33 "/>
</bind>
</comp>

<comp id="474" class="1005" name="k_reg_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="25" slack="0"/>
<pin id="476" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="479" class="1005" name="a_addr_reg_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="24" slack="1"/>
<pin id="481" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="a_addr "/>
</bind>
</comp>

<comp id="484" class="1005" name="b_addr_reg_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="24" slack="1"/>
<pin id="486" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="b_addr "/>
</bind>
</comp>

<comp id="489" class="1005" name="c_addr_reg_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="24" slack="1"/>
<pin id="491" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="c_addr "/>
</bind>
</comp>

<comp id="494" class="1005" name="out_addr_reg_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="24" slack="1"/>
<pin id="496" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="out_addr "/>
</bind>
</comp>

<comp id="502" class="1005" name="i_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="7" slack="0"/>
<pin id="504" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="507" class="1005" name="out_addr_1_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="24" slack="1"/>
<pin id="509" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="out_addr_1 "/>
</bind>
</comp>

<comp id="515" class="1005" name="k_1_reg_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="25" slack="0"/>
<pin id="517" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opset="k_1 "/>
</bind>
</comp>

<comp id="520" class="1005" name="b_addr_1_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="24" slack="1"/>
<pin id="522" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="b_addr_1 "/>
</bind>
</comp>

<comp id="525" class="1005" name="c_addr_1_reg_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="24" slack="1"/>
<pin id="527" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="c_addr_1 "/>
</bind>
</comp>

<comp id="530" class="1005" name="a_addr_1_reg_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="24" slack="1"/>
<pin id="532" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="a_addr_1 "/>
</bind>
</comp>

<comp id="535" class="1005" name="out_addr_2_reg_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="24" slack="4"/>
<pin id="537" dir="1" index="1" bw="24" slack="4"/>
</pin_list>
<bind>
<opset="out_addr_2 "/>
</bind>
</comp>

<comp id="540" class="1005" name="b_load_reg_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="10" slack="1"/>
<pin id="542" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="b_load "/>
</bind>
</comp>

<comp id="545" class="1005" name="c_load_reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="10" slack="1"/>
<pin id="547" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="c_load "/>
</bind>
</comp>

<comp id="550" class="1005" name="a_load_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="10" slack="1"/>
<pin id="552" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="a_load "/>
</bind>
</comp>

<comp id="555" class="1005" name="icmp_ln51_reg_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="1" slack="1"/>
<pin id="557" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln51 "/>
</bind>
</comp>

<comp id="560" class="1005" name="test_4_reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="1" slack="1"/>
<pin id="562" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="test_4 "/>
</bind>
</comp>

<comp id="565" class="1005" name="icmp_ln53_reg_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="1" slack="1"/>
<pin id="567" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln53 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="59"><net_src comp="12" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="12" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="12" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="12" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="76"><net_src comp="10" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="0" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="83"><net_src comp="24" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="89"><net_src comp="78" pin="3"/><net_sink comp="84" pin=0"/></net>

<net id="95"><net_src comp="24" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="101"><net_src comp="90" pin="3"/><net_sink comp="96" pin=0"/></net>

<net id="107"><net_src comp="24" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="113"><net_src comp="102" pin="3"/><net_sink comp="108" pin=0"/></net>

<net id="119"><net_src comp="24" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="125"><net_src comp="26" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="126"><net_src comp="114" pin="3"/><net_sink comp="120" pin=0"/></net>

<net id="132"><net_src comp="24" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="133"><net_src comp="127" pin="3"/><net_sink comp="120" pin=0"/></net>

<net id="139"><net_src comp="24" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="140"><net_src comp="134" pin="3"/><net_sink comp="96" pin=0"/></net>

<net id="146"><net_src comp="24" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="147"><net_src comp="141" pin="3"/><net_sink comp="108" pin=0"/></net>

<net id="153"><net_src comp="24" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="154"><net_src comp="148" pin="3"/><net_sink comp="84" pin=0"/></net>

<net id="160"><net_src comp="24" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="164"><net_src comp="14" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="171"><net_src comp="161" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="175"><net_src comp="28" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="182"><net_src comp="172" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="186"><net_src comp="14" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="193"><net_src comp="183" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="197"><net_src comp="194" pin="1"/><net_sink comp="120" pin=1"/></net>

<net id="204"><net_src comp="198" pin="4"/><net_sink comp="120" pin=1"/></net>

<net id="205"><net_src comp="198" pin="4"/><net_sink comp="194" pin=0"/></net>

<net id="209"><net_src comp="165" pin="4"/><net_sink comp="206" pin=0"/></net>

<net id="210"><net_src comp="206" pin="1"/><net_sink comp="84" pin=1"/></net>

<net id="211"><net_src comp="206" pin="1"/><net_sink comp="96" pin=1"/></net>

<net id="212"><net_src comp="206" pin="1"/><net_sink comp="108" pin=1"/></net>

<net id="217"><net_src comp="165" pin="4"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="16" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="223"><net_src comp="22" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="224"><net_src comp="165" pin="4"/><net_sink comp="219" pin=1"/></net>

<net id="228"><net_src comp="165" pin="4"/><net_sink comp="225" pin=0"/></net>

<net id="229"><net_src comp="225" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="230"><net_src comp="225" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="231"><net_src comp="225" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="232"><net_src comp="225" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="237"><net_src comp="176" pin="4"/><net_sink comp="233" pin=0"/></net>

<net id="238"><net_src comp="30" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="243"><net_src comp="176" pin="4"/><net_sink comp="239" pin=0"/></net>

<net id="244"><net_src comp="34" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="248"><net_src comp="245" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="253"><net_src comp="187" pin="4"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="16" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="259"><net_src comp="187" pin="4"/><net_sink comp="255" pin=0"/></net>

<net id="260"><net_src comp="22" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="264"><net_src comp="187" pin="4"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="266"><net_src comp="261" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="267"><net_src comp="261" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="268"><net_src comp="261" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="272"><net_src comp="96" pin="3"/><net_sink comp="269" pin=0"/></net>

<net id="276"><net_src comp="96" pin="3"/><net_sink comp="273" pin=0"/></net>

<net id="280"><net_src comp="108" pin="3"/><net_sink comp="277" pin=0"/></net>

<net id="285"><net_src comp="269" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="277" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="290"><net_src comp="84" pin="3"/><net_sink comp="287" pin=0"/></net>

<net id="295"><net_src comp="287" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="277" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="302"><net_src comp="36" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="303"><net_src comp="108" pin="3"/><net_sink comp="297" pin=1"/></net>

<net id="304"><net_src comp="38" pin="0"/><net_sink comp="297" pin=2"/></net>

<net id="308"><net_src comp="297" pin="3"/><net_sink comp="305" pin=0"/></net>

<net id="313"><net_src comp="273" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="314"><net_src comp="305" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="318"><net_src comp="309" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="323"><net_src comp="315" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="324"><net_src comp="84" pin="3"/><net_sink comp="319" pin=1"/></net>

<net id="331"><net_src comp="40" pin="0"/><net_sink comp="325" pin=0"/></net>

<net id="332"><net_src comp="309" pin="2"/><net_sink comp="325" pin=1"/></net>

<net id="333"><net_src comp="42" pin="0"/><net_sink comp="325" pin=2"/></net>

<net id="334"><net_src comp="44" pin="0"/><net_sink comp="325" pin=3"/></net>

<net id="340"><net_src comp="46" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="341"><net_src comp="325" pin="4"/><net_sink comp="335" pin=1"/></net>

<net id="342"><net_src comp="319" pin="2"/><net_sink comp="335" pin=2"/></net>

<net id="346"><net_src comp="335" pin="3"/><net_sink comp="343" pin=0"/></net>

<net id="351"><net_src comp="48" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="352"><net_src comp="281" pin="2"/><net_sink comp="347" pin=1"/></net>

<net id="357"><net_src comp="281" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="358"><net_src comp="48" pin="0"/><net_sink comp="353" pin=1"/></net>

<net id="364"><net_src comp="353" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="365"><net_src comp="281" pin="2"/><net_sink comp="359" pin=1"/></net>

<net id="366"><net_src comp="347" pin="2"/><net_sink comp="359" pin=2"/></net>

<net id="370"><net_src comp="359" pin="3"/><net_sink comp="367" pin=0"/></net>

<net id="375"><net_src comp="48" pin="0"/><net_sink comp="371" pin=0"/></net>

<net id="376"><net_src comp="291" pin="2"/><net_sink comp="371" pin=1"/></net>

<net id="381"><net_src comp="291" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="382"><net_src comp="48" pin="0"/><net_sink comp="377" pin=1"/></net>

<net id="388"><net_src comp="377" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="389"><net_src comp="291" pin="2"/><net_sink comp="383" pin=1"/></net>

<net id="390"><net_src comp="371" pin="2"/><net_sink comp="383" pin=2"/></net>

<net id="394"><net_src comp="383" pin="3"/><net_sink comp="391" pin=0"/></net>

<net id="399"><net_src comp="50" pin="0"/><net_sink comp="395" pin=0"/></net>

<net id="400"><net_src comp="343" pin="1"/><net_sink comp="395" pin=1"/></net>

<net id="405"><net_src comp="335" pin="3"/><net_sink comp="401" pin=0"/></net>

<net id="406"><net_src comp="52" pin="0"/><net_sink comp="401" pin=1"/></net>

<net id="412"><net_src comp="401" pin="2"/><net_sink comp="407" pin=0"/></net>

<net id="413"><net_src comp="343" pin="1"/><net_sink comp="407" pin=1"/></net>

<net id="414"><net_src comp="395" pin="2"/><net_sink comp="407" pin=2"/></net>

<net id="419"><net_src comp="407" pin="3"/><net_sink comp="415" pin=0"/></net>

<net id="420"><net_src comp="367" pin="1"/><net_sink comp="415" pin=1"/></net>

<net id="425"><net_src comp="391" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="426"><net_src comp="407" pin="3"/><net_sink comp="421" pin=1"/></net>

<net id="431"><net_src comp="383" pin="3"/><net_sink comp="427" pin=0"/></net>

<net id="432"><net_src comp="359" pin="3"/><net_sink comp="427" pin=1"/></net>

<net id="437"><net_src comp="54" pin="0"/><net_sink comp="433" pin=1"/></net>

<net id="442"><net_src comp="54" pin="0"/><net_sink comp="438" pin=1"/></net>

<net id="447"><net_src comp="433" pin="2"/><net_sink comp="443" pin=0"/></net>

<net id="448"><net_src comp="438" pin="2"/><net_sink comp="443" pin=1"/></net>

<net id="454"><net_src comp="449" pin="3"/><net_sink comp="198" pin=0"/></net>

<net id="458"><net_src comp="120" pin="3"/><net_sink comp="455" pin=0"/></net>

<net id="462"><net_src comp="72" pin="2"/><net_sink comp="459" pin=0"/></net>

<net id="463"><net_src comp="459" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="467"><net_src comp="206" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="468"><net_src comp="464" pin="1"/><net_sink comp="84" pin=1"/></net>

<net id="469"><net_src comp="464" pin="1"/><net_sink comp="96" pin=1"/></net>

<net id="470"><net_src comp="464" pin="1"/><net_sink comp="108" pin=1"/></net>

<net id="477"><net_src comp="219" pin="2"/><net_sink comp="474" pin=0"/></net>

<net id="478"><net_src comp="474" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="482"><net_src comp="78" pin="3"/><net_sink comp="479" pin=0"/></net>

<net id="483"><net_src comp="479" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="487"><net_src comp="90" pin="3"/><net_sink comp="484" pin=0"/></net>

<net id="488"><net_src comp="484" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="492"><net_src comp="102" pin="3"/><net_sink comp="489" pin=0"/></net>

<net id="493"><net_src comp="489" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="497"><net_src comp="114" pin="3"/><net_sink comp="494" pin=0"/></net>

<net id="498"><net_src comp="494" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="505"><net_src comp="239" pin="2"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="510"><net_src comp="127" pin="3"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="518"><net_src comp="255" pin="2"/><net_sink comp="515" pin=0"/></net>

<net id="519"><net_src comp="515" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="523"><net_src comp="134" pin="3"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="528"><net_src comp="141" pin="3"/><net_sink comp="525" pin=0"/></net>

<net id="529"><net_src comp="525" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="533"><net_src comp="148" pin="3"/><net_sink comp="530" pin=0"/></net>

<net id="534"><net_src comp="530" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="538"><net_src comp="155" pin="3"/><net_sink comp="535" pin=0"/></net>

<net id="539"><net_src comp="535" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="543"><net_src comp="96" pin="3"/><net_sink comp="540" pin=0"/></net>

<net id="544"><net_src comp="540" pin="1"/><net_sink comp="449" pin=2"/></net>

<net id="548"><net_src comp="108" pin="3"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="449" pin=1"/></net>

<net id="553"><net_src comp="84" pin="3"/><net_sink comp="550" pin=0"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="558"><net_src comp="415" pin="2"/><net_sink comp="555" pin=0"/></net>

<net id="559"><net_src comp="555" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="563"><net_src comp="421" pin="2"/><net_sink comp="560" pin=0"/></net>

<net id="564"><net_src comp="560" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="568"><net_src comp="427" pin="2"/><net_sink comp="565" pin=0"/></net>

<net id="569"><net_src comp="565" pin="1"/><net_sink comp="438" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: paeth : idx | {1 }
  - Chain level:
	State 1
	State 2
		trunc_ln33 : 1
		icmp_ln33 : 1
		k : 1
		br_ln33 : 2
		zext_ln34 : 1
		a_addr : 2
		store_ln34 : 3
		b_addr : 2
		store_ln35 : 3
		c_addr : 2
		store_ln36 : 3
		out_addr : 2
		store_ln37 : 3
	State 3
	State 4
		icmp_ln42 : 1
		i : 1
		br_ln42 : 2
		out_addr_1 : 1
		out_load : 2
	State 5
		icmp_ln44 : 1
		k_1 : 1
		br_ln44 : 2
		zext_ln47 : 1
		b_addr_1 : 2
		b_load : 3
		c_addr_1 : 2
		c_load : 3
		a_addr_1 : 2
		a_load : 3
		out_addr_2 : 2
	State 6
	State 7
	State 8
		zext_ln47_1 : 1
		zext_ln47_2 : 1
		zext_ln47_3 : 1
		pas : 2
		zext_ln48 : 1
		pbs : 2
		tmp : 1
		zext_ln49 : 2
		sub_ln49 : 3
		trunc_ln49 : 4
		or_ln49 : 5
		tmp_2 : 4
		tmp_1 : 5
		sext_ln49 : 6
		neg : 3
		abscond : 3
		abs : 4
		abs_cast_cast : 5
		neg2 : 3
		abscond3 : 3
		abs4 : 4
		abs4_cast_cast : 5
		neg8 : 7
		abscond9 : 6
		abs10 : 8
		icmp_ln51 : 9
		test_4 : 9
		icmp_ln53 : 5
	State 9
		storemerge1 : 1
		store_ln54 : 2
	State 10
	State 11
	State 12
	State 13
		v : 1
		ret_ln71 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|          |    icmp_ln33_fu_213   |    0    |    18   |
|          |    icmp_ln42_fu_233   |    0    |    11   |
|          |    icmp_ln44_fu_249   |    0    |    18   |
|          |     abscond_fu_353    |    0    |    13   |
|   icmp   |    abscond3_fu_377    |    0    |    13   |
|          |    abscond9_fu_401    |    0    |    18   |
|          |    icmp_ln51_fu_415   |    0    |    18   |
|          |     test_4_fu_421     |    0    |    18   |
|          |    icmp_ln53_fu_427   |    0    |    13   |
|----------|-----------------------|---------|---------|
|          |       pas_fu_281      |    0    |    17   |
|          |       pbs_fu_291      |    0    |    17   |
|    sub   |    sub_ln49_fu_309    |    0    |    18   |
|          |       neg_fu_347      |    0    |    18   |
|          |      neg2_fu_371      |    0    |    18   |
|          |      neg8_fu_395      |    0    |    34   |
|----------|-----------------------|---------|---------|
|          |        k_fu_219       |    0    |    32   |
|    add   |        i_fu_239       |    0    |    15   |
|          |       k_1_fu_255      |    0    |    32   |
|----------|-----------------------|---------|---------|
|          |       abs_fu_359      |    0    |    11   |
|  select  |      abs4_fu_383      |    0    |    11   |
|          |      abs10_fu_407     |    0    |    28   |
|          |  c_load_b_load_fu_449 |    0    |    10   |
|----------|-----------------------|---------|---------|
|    xor   |     test_2_fu_433     |    0    |    6    |
|          |    xor_ln53_fu_438    |    0    |    6    |
|----------|-----------------------|---------|---------|
|    or    |     or_ln49_fu_319    |    0    |    10   |
|----------|-----------------------|---------|---------|
|    and   |     test_3_fu_443     |    0    |    6    |
|----------|-----------------------|---------|---------|
|   read   |  idx_read_read_fu_72  |    0    |    0    |
|----------|-----------------------|---------|---------|
|   trunc  |   trunc_ln33_fu_206   |    0    |    0    |
|          |   trunc_ln49_fu_315   |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |    zext_ln34_fu_225   |    0    |    0    |
|          |    zext_ln47_fu_261   |    0    |    0    |
|          |   zext_ln47_1_fu_269  |    0    |    0    |
|   zext   |   zext_ln47_2_fu_273  |    0    |    0    |
|          |   zext_ln47_3_fu_277  |    0    |    0    |
|          |    zext_ln48_fu_287   |    0    |    0    |
|          |    zext_ln49_fu_305   |    0    |    0    |
|          |        v_fu_455       |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |    sext_ln64_fu_245   |    0    |    0    |
|   sext   |    sext_ln49_fu_343   |    0    |    0    |
|          |  abs_cast_cast_fu_367 |    0    |    0    |
|          | abs4_cast_cast_fu_391 |    0    |    0    |
|----------|-----------------------|---------|---------|
|bitconcatenate|       tmp_fu_297      |    0    |    0    |
|          |      tmp_1_fu_335     |    0    |    0    |
|----------|-----------------------|---------|---------|
|partselect|      tmp_2_fu_325     |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |   429   |
|----------|-----------------------|---------|---------|

Memories:
+----+--------+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |  URAM  |
+----+--------+--------+--------+--------+
|  a |  10240 |   20   |    0   |    0   |
|  b |  10240 |   20   |    0   |    0   |
|  c |  10240 |   20   |    0   |    0   |
| out|  10240 |   20   |    0   |    0   |
+----+--------+--------+--------+--------+
|Total|  40960 |   80   |    0   |    0   |
+----+--------+--------+--------+--------+

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|  a_addr_1_reg_530 |   24   |
|   a_addr_reg_479  |   24   |
|   a_load_reg_550  |   10   |
|  b_addr_1_reg_520 |   24   |
|   b_addr_reg_484  |   24   |
|   b_load_reg_540  |   10   |
|  c_addr_1_reg_525 |   24   |
|   c_addr_reg_489  |   24   |
|   c_load_reg_545  |   10   |
|    i_0_reg_172    |    7   |
|     i_reg_502     |    7   |
| icmp_ln51_reg_555 |    1   |
| icmp_ln53_reg_565 |    1   |
|  idx_read_reg_459 |   32   |
|    k1_0_reg_183   |   25   |
|    k_0_reg_161    |   25   |
|    k_1_reg_515    |   25   |
|     k_reg_474     |   25   |
| out_addr_1_reg_507|   24   |
| out_addr_2_reg_535|   24   |
|  out_addr_reg_494 |   24   |
|storemerge1_reg_194|   10   |
|   test_4_reg_560  |    1   |
| trunc_ln33_reg_464|   10   |
+-------------------+--------+
|       Total       |   415  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_84 |  p0  |   4  |  24  |   96   ||    21   |
|  grp_access_fu_84 |  p1  |   2  |  10  |   20   ||    9    |
|  grp_access_fu_96 |  p0  |   4  |  24  |   96   ||    21   |
|  grp_access_fu_96 |  p1  |   2  |  10  |   20   ||    9    |
| grp_access_fu_108 |  p0  |   4  |  24  |   96   ||    21   |
| grp_access_fu_108 |  p1  |   2  |  10  |   20   ||    9    |
| grp_access_fu_120 |  p0  |   5  |  24  |   120  ||    27   |
| grp_access_fu_120 |  p1  |   3  |  10  |   30   ||    15   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   498  ||  9.173  ||   132   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   429  |    -   |
|   Memory  |  40960 |    -   |   80   |    0   |    0   |
|Multiplexer|    -   |    9   |    -   |   132  |    -   |
|  Register |    -   |    -   |   415  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |  40960 |    9   |   495  |   561  |    0   |
+-----------+--------+--------+--------+--------+--------+
