#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Aug  2 14:48:17 2020
# Process ID: 15648
# Current directory: D:/vivado_test/CRC/crc
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14116 D:\vivado_test\CRC\crc\crc.xpr
# Log file: D:/vivado_test/CRC/crc/vivado.log
# Journal file: D:/vivado_test/CRC/crc\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/vivado_test/CRC/crc/crc.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado/Vivado2018/new/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:39 ; elapsed = 00:00:21 . Memory (MB): peak = 787.125 ; gain = 195.844
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
[Sun Aug  2 14:50:23 2020] Launched synth_1...
Run output will be captured here: D:/vivado_test/CRC/crc/crc.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Sun Aug  2 14:51:42 2020] Launched impl_1...
Run output will be captured here: D:/vivado_test/CRC/crc/crc.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Aug  2 14:53:33 2020] Launched impl_1...
Run output will be captured here: D:/vivado_test/CRC/crc/crc.runs/impl_1/runme.log
open_run impl_1
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7s15ftgb196-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Constraints 18-4398] Generator version for shapeDB does not match. shapeDB will be regenerated.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.094 . Memory (MB): peak = 1533.480 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.094 . Memory (MB): peak = 1533.480 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1533.480 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:01:13 ; elapsed = 00:00:45 . Memory (MB): peak = 1630.027 ; gain = 799.195
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Aug  2 14:58:08 2020] Launched impl_1...
Run output will be captured here: D:/vivado_test/CRC/crc/crc.runs/impl_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vivado_test/CRC/crc/crc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado_test/CRC/crc/crc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado_test/CRC/crc/crc.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado2018/new/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e2ed684303e44df3ae1bbb28fd65725c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/vivado_test/CRC/crc/crc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {D:/vivado_test/CRC/crc/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config D:/vivado_test/CRC/crc/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1802.031 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1802.031 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1839.141 ; gain = 0.000
reset_run impl_1
launch_runs impl_1 -jobs 4
[Sun Aug  2 15:02:34 2020] Launched impl_1...
Run output will be captured here: D:/vivado_test/CRC/crc/crc.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4 -scripts_only
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Aug  2 15:05:47 2020] Launched impl_1...
Run output will be captured here: D:/vivado_test/CRC/crc/crc.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/vivado_test/CRC/crc/crc.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Aug  2 15:10:40 2020] Launched synth_1...
Run output will be captured here: D:/vivado_test/CRC/crc/crc.runs/synth_1/runme.log
[Sun Aug  2 15:10:40 2020] Launched impl_1...
Run output will be captured here: D:/vivado_test/CRC/crc/crc.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 2195.301 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Sun Aug  2 15:17:14 2020...
