{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1590935454028 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "z8ty-fpga EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"z8ty-fpga\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1590935454044 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1590935454090 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1590935454090 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1590935454194 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1590935454209 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1590935454387 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1590935454387 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1590935454387 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1590935454387 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 1862 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1590935454387 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 1864 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1590935454387 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 1866 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1590935454387 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 1868 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1590935454387 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1590935454387 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1590935454387 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "17 " "TimeQuest Timing Analyzer is analyzing 17 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1590935454872 ""}
{ "Info" "ISTA_SDC_FOUND" "z8ty-fpga.sdc " "Reading SDC File: 'z8ty-fpga.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1590935454872 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1590935454872 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "fnClk " "Node: fnClk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1590935454872 "|z8ty_fpga_core|fnClk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "fAddress\[3\] " "Node: fAddress\[3\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1590935454872 "|z8ty_fpga_core|fAddress[3]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "serialClkCount\[15\] " "Node: serialClkCount\[15\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1590935454872 "|z8ty_fpga_core|serialClkCount[15]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "systemTimerOut " "Node: systemTimerOut was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1590935454872 "|z8ty_fpga_core|systemTimerOut"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1590935454872 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1590935454872 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1590935454872 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1590935454872 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000   fClk_50MHz " "  20.000   fClk_50MHz" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1590935454872 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1590935454872 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fClk_50MHz~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node fClk_50MHz~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1590935454903 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "serialClkCount\[15\] " "Destination node serialClkCount\[15\]" {  } { { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 300 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { serialClkCount[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 640 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1590935454903 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "systemTimerOut " "Destination node systemTimerOut" {  } { { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 300 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { systemTimerOut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 690 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1590935454903 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1590935454903 ""}  } { { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 137 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fClk_50MHz~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 1853 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1590935454903 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "serialClkCount\[15\]  " "Automatically promoted node serialClkCount\[15\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1590935454919 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "serialClkCount\[15\]~33 " "Destination node serialClkCount\[15\]~33" {  } { { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 300 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { serialClkCount[15]~33 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 1058 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1590935454919 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1590935454919 ""}  } { { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 300 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { serialClkCount[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 640 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1590935454919 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "comb~0  " "Automatically promoted node comb~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1590935454919 ""}  } { { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { comb~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 692 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1590935454919 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "systemTimerOut  " "Automatically promoted node systemTimerOut " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1590935454919 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "systemTimerOut~1 " "Destination node systemTimerOut~1" {  } { { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 300 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { systemTimerOut~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 1552 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1590935454919 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1590935454919 ""}  } { { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 300 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { systemTimerOut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 690 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1590935454919 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "comb~2  " "Automatically promoted node comb~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1590935454919 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fData\[0\]~26 " "Destination node fData\[0\]~26" {  } { { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 64 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fData[0]~26 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 1236 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1590935454919 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fData\[1\]~36 " "Destination node fData\[1\]~36" {  } { { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 64 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fData[1]~36 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 1247 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1590935454919 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fData\[2\]~39 " "Destination node fData\[2\]~39" {  } { { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 64 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fData[2]~39 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 1250 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1590935454919 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fData\[3\]~42 " "Destination node fData\[3\]~42" {  } { { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 64 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fData[3]~42 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 1253 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1590935454919 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fData\[6\]~44 " "Destination node fData\[6\]~44" {  } { { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 64 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fData[6]~44 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 1255 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1590935454919 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fData\[6\]~45 " "Destination node fData\[6\]~45" {  } { { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 64 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fData[6]~45 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 1256 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1590935454919 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1590935454919 ""}  } { { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { comb~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 694 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1590935454919 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "comb~3  " "Automatically promoted node comb~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1590935454919 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bufferedUART:io3\|reset~0 " "Destination node bufferedUART:io3\|reset~0" {  } { { "Components/uart/bufferedUART.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Components/uart/bufferedUART.vhd" 71 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bufferedUART:io3|reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 972 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1590935454919 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1590935454919 ""}  } { { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { comb~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 695 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1590935454919 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "freetimer:timer1\|TimerOut\[7\]~2  " "Automatically promoted node freetimer:timer1\|TimerOut\[7\]~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1590935454919 ""}  } { { "Components/timer/timer.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Components/timer/timer.vhd" 24 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { freetimer:timer1|TimerOut[7]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 1318 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1590935454919 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "leds:io2\|process_0~0  " "Automatically promoted node leds:io2\|process_0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1590935454919 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "leds:io2\|LEDreturn\[2\]~0 " "Destination node leds:io2\|LEDreturn\[2\]~0" {  } { { "Components/leds/leds.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Components/leds/leds.vhd" 29 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { leds:io2|LEDreturn[2]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 1297 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1590935454919 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1590935454919 ""}  } { { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { leds:io2|process_0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 1008 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1590935454919 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "leds:io2\|LEDreturn\[2\]~0  " "Automatically promoted node leds:io2\|LEDreturn\[2\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1590935454919 ""}  } { { "Components/leds/leds.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Components/leds/leds.vhd" 29 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { leds:io2|LEDreturn[2]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 1297 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1590935454919 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "bufferedUART:io3\|reset~0  " "Automatically promoted node bufferedUART:io3\|reset~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1590935454919 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bufferedUART:io3\|txd~2 " "Destination node bufferedUART:io3\|txd~2" {  } { { "Components/uart/bufferedUART.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Components/uart/bufferedUART.vhd" 35 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bufferedUART:io3|txd~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 973 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1590935454919 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bufferedUART:io3\|txBuffer\[0\]~0 " "Destination node bufferedUART:io3\|txBuffer\[0\]~0" {  } { { "Components/uart/bufferedUART.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Components/uart/bufferedUART.vhd" 241 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bufferedUART:io3|txBuffer[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 1027 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1590935454919 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bufferedUART:io3\|rxBuffer~222 " "Destination node bufferedUART:io3\|rxBuffer~222" {  } { { "Components/uart/bufferedUART.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Components/uart/bufferedUART.vhd" 74 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bufferedUART:io3|rxBuffer~222 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 1418 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1590935454919 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bufferedUART:io3\|rxBuffer~224 " "Destination node bufferedUART:io3\|rxBuffer~224" {  } { { "Components/uart/bufferedUART.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Components/uart/bufferedUART.vhd" 74 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bufferedUART:io3|rxBuffer~224 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 1427 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1590935454919 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bufferedUART:io3\|rxBuffer~226 " "Destination node bufferedUART:io3\|rxBuffer~226" {  } { { "Components/uart/bufferedUART.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Components/uart/bufferedUART.vhd" 74 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bufferedUART:io3|rxBuffer~226 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 1429 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1590935454919 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bufferedUART:io3\|rxBuffer~228 " "Destination node bufferedUART:io3\|rxBuffer~228" {  } { { "Components/uart/bufferedUART.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Components/uart/bufferedUART.vhd" 74 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bufferedUART:io3|rxBuffer~228 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 1431 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1590935454919 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bufferedUART:io3\|rxBuffer~230 " "Destination node bufferedUART:io3\|rxBuffer~230" {  } { { "Components/uart/bufferedUART.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Components/uart/bufferedUART.vhd" 74 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bufferedUART:io3|rxBuffer~230 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 1437 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1590935454919 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bufferedUART:io3\|rxBuffer~232 " "Destination node bufferedUART:io3\|rxBuffer~232" {  } { { "Components/uart/bufferedUART.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Components/uart/bufferedUART.vhd" 74 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bufferedUART:io3|rxBuffer~232 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 1439 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1590935454919 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bufferedUART:io3\|rxBuffer~234 " "Destination node bufferedUART:io3\|rxBuffer~234" {  } { { "Components/uart/bufferedUART.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Components/uart/bufferedUART.vhd" 74 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bufferedUART:io3|rxBuffer~234 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 1441 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1590935454919 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bufferedUART:io3\|rxBuffer~236 " "Destination node bufferedUART:io3\|rxBuffer~236" {  } { { "Components/uart/bufferedUART.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Components/uart/bufferedUART.vhd" 74 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bufferedUART:io3|rxBuffer~236 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 1443 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1590935454919 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1590935454919 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1590935454919 ""}  } { { "Components/uart/bufferedUART.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Components/uart/bufferedUART.vhd" 71 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bufferedUART:io3|reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 972 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1590935454919 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1590935455278 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1590935455278 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1590935455278 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1590935455278 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1590935455294 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1590935455294 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1590935455294 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1590935455294 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1590935455606 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1590935455606 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1590935455606 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1590935455684 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1590935456481 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1590935456762 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1590935456762 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1590935457074 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1590935457074 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1590935457418 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 11 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1590935457981 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1590935457981 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1590935458059 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1590935458059 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1590935458059 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1590935458059 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.19 " "Total time spent on timing analysis during the Fitter is 0.19 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1590935458090 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1590935458153 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1590935458403 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1590935458449 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1590935458762 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1590935459168 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "60 Cyclone IV E " "60 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fAddress\[8\] 3.3-V LVTTL 83 " "Pin fAddress\[8\] uses I/O standard 3.3-V LVTTL at 83" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fAddress[8] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fAddress\[8\]" } } } } { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 60 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fAddress[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 27 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1590935459449 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fAddress\[9\] 3.3-V LVTTL 80 " "Pin fAddress\[9\] uses I/O standard 3.3-V LVTTL at 80" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fAddress[9] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fAddress\[9\]" } } } } { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 60 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fAddress[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 28 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1590935459449 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fAddress\[10\] 3.3-V LVTTL 34 " "Pin fAddress\[10\] uses I/O standard 3.3-V LVTTL at 34" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fAddress[10] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fAddress\[10\]" } } } } { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 60 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fAddress[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 29 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1590935459449 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fAddress\[11\] 3.3-V LVTTL 33 " "Pin fAddress\[11\] uses I/O standard 3.3-V LVTTL at 33" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fAddress[11] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fAddress\[11\]" } } } } { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 60 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fAddress[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 30 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1590935459449 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fAddress\[12\] 3.3-V LVTTL 38 " "Pin fAddress\[12\] uses I/O standard 3.3-V LVTTL at 38" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fAddress[12] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fAddress\[12\]" } } } } { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 60 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fAddress[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 31 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1590935459449 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fAddress\[13\] 3.3-V LVTTL 39 " "Pin fAddress\[13\] uses I/O standard 3.3-V LVTTL at 39" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fAddress[13] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fAddress\[13\]" } } } } { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 60 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fAddress[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 32 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1590935459449 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fAddress\[14\] 3.3-V LVTTL 31 " "Pin fAddress\[14\] uses I/O standard 3.3-V LVTTL at 31" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fAddress[14] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fAddress\[14\]" } } } } { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 60 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fAddress[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 33 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1590935459449 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fAddress\[15\] 3.3-V LVTTL 32 " "Pin fAddress\[15\] uses I/O standard 3.3-V LVTTL at 32" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fAddress[15] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fAddress\[15\]" } } } } { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 60 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fAddress[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 34 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1590935459449 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fnRfsh 3.3-V LVTTL 30 " "Pin fnRfsh uses I/O standard 3.3-V LVTTL at 30" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fnRfsh } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fnRfsh" } } } } { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 68 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fnRfsh } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 47 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1590935459449 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fnHalt 3.3-V LVTTL 28 " "Pin fnHalt uses I/O standard 3.3-V LVTTL at 28" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fnHalt } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fnHalt" } } } } { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 69 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fnHalt } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 48 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1590935459449 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fnM1 3.3-V LVTTL 144 " "Pin fnM1 uses I/O standard 3.3-V LVTTL at 144" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fnM1 } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fnM1" } } } } { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 70 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fnM1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 49 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1590935459449 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fnMemrq 3.3-V LVTTL 1 " "Pin fnMemrq uses I/O standard 3.3-V LVTTL at 1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fnMemrq } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fnMemrq" } } } } { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 71 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fnMemrq } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 50 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1590935459449 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fnBusack 3.3-V LVTTL 142 " "Pin fnBusack uses I/O standard 3.3-V LVTTL at 142" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fnBusack } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fnBusack" } } } } { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 74 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fnBusack } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 53 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1590935459449 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fnWait 3.3-V LVTTL 138 " "Pin fnWait uses I/O standard 3.3-V LVTTL at 138" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fnWait } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fnWait" } } } } { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 78 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fnWait } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 56 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1590935459449 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fnInt 3.3-V LVTTL 141 " "Pin fnInt uses I/O standard 3.3-V LVTTL at 141" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fnInt } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fnInt" } } } } { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 79 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fnInt } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 57 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1590935459449 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fnNmi 3.3-V LVTTL 136 " "Pin fnNmi uses I/O standard 3.3-V LVTTL at 136" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fnNmi } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fnNmi" } } } } { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 80 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fnNmi } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 58 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1590935459449 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fnBusreq 3.3-V LVTTL 137 " "Pin fnBusreq uses I/O standard 3.3-V LVTTL at 137" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fnBusreq } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fnBusreq" } } } } { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 81 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fnBusreq } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 59 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1590935459449 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fSpare1 3.3-V LVTTL 113 " "Pin fSpare1 uses I/O standard 3.3-V LVTTL at 113" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fSpare1 } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fSpare1" } } } } { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 82 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fSpare1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 60 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1590935459449 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fSpare2 3.3-V LVTTL 115 " "Pin fSpare2 uses I/O standard 3.3-V LVTTL at 115" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fSpare2 } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fSpare2" } } } } { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 83 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fSpare2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 61 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1590935459449 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fSpare3 3.3-V LVTTL 120 " "Pin fSpare3 uses I/O standard 3.3-V LVTTL at 120" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fSpare3 } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fSpare3" } } } } { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 84 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fSpare3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 62 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1590935459449 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fSpare4 3.3-V LVTTL 124 " "Pin fSpare4 uses I/O standard 3.3-V LVTTL at 124" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fSpare4 } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fSpare4" } } } } { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 89 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fSpare4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 66 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1590935459449 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fSpare5 3.3-V LVTTL 132 " "Pin fSpare5 uses I/O standard 3.3-V LVTTL at 132" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fSpare5 } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fSpare5" } } } } { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 90 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fSpare5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 67 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1590935459449 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fSpare6 3.3-V LVTTL 128 " "Pin fSpare6 uses I/O standard 3.3-V LVTTL at 128" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fSpare6 } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fSpare6" } } } } { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 91 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fSpare6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 68 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1590935459449 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fSpare7 3.3-V LVTTL 126 " "Pin fSpare7 uses I/O standard 3.3-V LVTTL at 126" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fSpare7 } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fSpare7" } } } } { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 92 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fSpare7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 69 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1590935459449 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fIn1 3.3-V LVTTL 100 " "Pin fIn1 uses I/O standard 3.3-V LVTTL at 100" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fIn1 } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fIn1" } } } } { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 98 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fIn1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 70 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1590935459449 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fIn2 3.3-V LVTTL 103 " "Pin fIn2 uses I/O standard 3.3-V LVTTL at 103" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fIn2 } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fIn2" } } } } { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 99 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fIn2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 71 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1590935459449 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fIn3 3.3-V LVTTL 105 " "Pin fIn3 uses I/O standard 3.3-V LVTTL at 105" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fIn3 } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fIn3" } } } } { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 100 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fIn3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 72 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1590935459449 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fIn4 3.3-V LVTTL 110 " "Pin fIn4 uses I/O standard 3.3-V LVTTL at 110" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fIn4 } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fIn4" } } } } { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 101 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fIn4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 73 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1590935459449 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fIn5 3.3-V LVTTL 112 " "Pin fIn5 uses I/O standard 3.3-V LVTTL at 112" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fIn5 } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fIn5" } } } } { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 102 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fIn5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 74 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1590935459449 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fIn6 3.3-V LVTTL 114 " "Pin fIn6 uses I/O standard 3.3-V LVTTL at 114" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fIn6 } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fIn6" } } } } { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 103 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fIn6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 75 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1590935459449 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fIn7 3.3-V LVTTL 119 " "Pin fIn7 uses I/O standard 3.3-V LVTTL at 119" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fIn7 } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fIn7" } } } } { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 104 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fIn7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 76 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1590935459449 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fIn8 3.3-V LVTTL 121 " "Pin fIn8 uses I/O standard 3.3-V LVTTL at 121" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fIn8 } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fIn8" } } } } { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 105 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fIn8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 77 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1590935459449 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fAltclk 3.3-V LVTTL 59 " "Pin fAltclk uses I/O standard 3.3-V LVTTL at 59" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fAltclk } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fAltclk" } } } } { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 112 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fAltclk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 80 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1590935459449 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fPS2_dat 3.3-V LVTTL 85 " "Pin fPS2_dat uses I/O standard 3.3-V LVTTL at 85" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fPS2_dat } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fPS2_dat" } } } } { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 126 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fPS2_dat } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 88 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1590935459449 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fData\[0\] 3.3-V LVTTL 71 " "Pin fData\[0\] uses I/O standard 3.3-V LVTTL at 71" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fData[0] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fData\[0\]" } } } } { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 64 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fData[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 11 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1590935459449 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fData\[1\] 3.3-V LVTTL 70 " "Pin fData\[1\] uses I/O standard 3.3-V LVTTL at 70" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fData[1] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fData\[1\]" } } } } { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 64 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fData[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 12 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1590935459449 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fData\[2\] 3.3-V LVTTL 73 " "Pin fData\[2\] uses I/O standard 3.3-V LVTTL at 73" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fData[2] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fData\[2\]" } } } } { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 64 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fData[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 13 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1590935459449 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fData\[3\] 3.3-V LVTTL 72 " "Pin fData\[3\] uses I/O standard 3.3-V LVTTL at 72" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fData[3] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fData\[3\]" } } } } { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 64 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fData[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 14 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1590935459449 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fData\[4\] 3.3-V LVTTL 43 " "Pin fData\[4\] uses I/O standard 3.3-V LVTTL at 43" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fData[4] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fData\[4\]" } } } } { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 64 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fData[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 15 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1590935459449 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fData\[5\] 3.3-V LVTTL 44 " "Pin fData\[5\] uses I/O standard 3.3-V LVTTL at 44" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fData[5] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fData\[5\]" } } } } { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 64 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fData[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 16 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1590935459449 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fData\[6\] 3.3-V LVTTL 46 " "Pin fData\[6\] uses I/O standard 3.3-V LVTTL at 46" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fData[6] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fData\[6\]" } } } } { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 64 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fData[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 18 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1590935459449 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fData\[7\] 3.3-V LVTTL 49 " "Pin fData\[7\] uses I/O standard 3.3-V LVTTL at 49" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fData[7] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fData\[7\]" } } } } { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 64 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fData[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 17 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1590935459449 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fnRd 3.3-V LVTTL 50 " "Pin fnRd uses I/O standard 3.3-V LVTTL at 50" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fnRd } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fnRd" } } } } { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 73 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fnRd } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 52 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1590935459449 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fnIorq 3.3-V LVTTL 143 " "Pin fnIorq uses I/O standard 3.3-V LVTTL at 143" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fnIorq } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fnIorq" } } } } { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 75 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fnIorq } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 54 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1590935459449 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fAddress\[3\] 3.3-V LVTTL 66 " "Pin fAddress\[3\] uses I/O standard 3.3-V LVTTL at 66" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fAddress[3] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fAddress\[3\]" } } } } { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 60 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fAddress[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 22 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1590935459449 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fAddress\[4\] 3.3-V LVTTL 69 " "Pin fAddress\[4\] uses I/O standard 3.3-V LVTTL at 69" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fAddress[4] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fAddress\[4\]" } } } } { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 60 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fAddress[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 23 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1590935459449 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fAddress\[6\] 3.3-V LVTTL 77 " "Pin fAddress\[6\] uses I/O standard 3.3-V LVTTL at 77" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fAddress[6] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fAddress\[6\]" } } } } { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 60 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fAddress[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 25 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1590935459449 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fAddress\[7\] 3.3-V LVTTL 76 " "Pin fAddress\[7\] uses I/O standard 3.3-V LVTTL at 76" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fAddress[7] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fAddress\[7\]" } } } } { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 60 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fAddress[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 26 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1590935459449 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fAddress\[1\] 3.3-V LVTTL 64 " "Pin fAddress\[1\] uses I/O standard 3.3-V LVTTL at 64" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fAddress[1] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fAddress\[1\]" } } } } { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 60 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fAddress[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 20 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1590935459449 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fAddress\[2\] 3.3-V LVTTL 67 " "Pin fAddress\[2\] uses I/O standard 3.3-V LVTTL at 67" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fAddress[2] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fAddress\[2\]" } } } } { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 60 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fAddress[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 21 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1590935459449 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fAddress\[5\] 3.3-V LVTTL 74 " "Pin fAddress\[5\] uses I/O standard 3.3-V LVTTL at 74" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fAddress[5] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fAddress\[5\]" } } } } { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 60 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fAddress[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 24 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1590935459449 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fAddress\[0\] 3.3-V LVTTL 65 " "Pin fAddress\[0\] uses I/O standard 3.3-V LVTTL at 65" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fAddress[0] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fAddress\[0\]" } } } } { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 60 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fAddress[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 19 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1590935459449 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fnClk 3.3-V LVTTL 133 " "Pin fnClk uses I/O standard 3.3-V LVTTL at 133" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fnClk } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fnClk" } } } } { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 87 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fnClk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 64 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1590935459449 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fnReset 3.3-V LVTTL 127 " "Pin fnReset uses I/O standard 3.3-V LVTTL at 127" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fnReset } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fnReset" } } } } { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 88 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fnReset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 65 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1590935459449 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fnWr 3.3-V LVTTL 75 " "Pin fnWr uses I/O standard 3.3-V LVTTL at 75" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fnWr } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fnWr" } } } } { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 72 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fnWr } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 51 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1590935459449 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fClk_50MHz 2.5 V 23 " "Pin fClk_50MHz uses I/O standard 2.5 V at 23" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fClk_50MHz } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fClk_50MHz" } } } } { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 137 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fClk_50MHz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 91 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1590935459449 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fSD_DO 3.3-V LVTTL 87 " "Pin fSD_DO uses I/O standard 3.3-V LVTTL at 87" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fSD_DO } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fSD_DO" } } } } { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 120 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fSD_DO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 84 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1590935459449 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "nBtn_reset 3.3-V LVTTL 86 " "Pin nBtn_reset uses I/O standard 3.3-V LVTTL at 86" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { nBtn_reset } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nBtn_reset" } } } } { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 115 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nBtn_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 81 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1590935459449 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "nBtn_usr 3.3-V LVTTL 104 " "Pin nBtn_usr uses I/O standard 3.3-V LVTTL at 104" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { nBtn_usr } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nBtn_usr" } } } } { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 116 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nBtn_usr } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 82 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1590935459449 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fRxd 3.3-V LVTTL 111 " "Pin fRxd uses I/O standard 3.3-V LVTTL at 111" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fRxd } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fRxd" } } } } { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 109 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fRxd } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 79 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1590935459449 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1590935459449 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/output_files/z8ty-fpga.fit.smsg " "Generated suppressed messages file C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/output_files/z8ty-fpga.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1590935459543 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4968 " "Peak virtual memory: 4968 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1590935460106 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 31 16:31:00 2020 " "Processing ended: Sun May 31 16:31:00 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1590935460106 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1590935460106 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1590935460106 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1590935460106 ""}
