# 34. VM II  Page Faults, Multileve, Interrupts Exceptions

Virtual Memory: Page Tables

• Each process has a dedicated

Page table

page table.

Program curte

• OS keeps track of which process is active.

Neredio Lege

Unt LALL)

Isolation: Assign processes

|||

Page table

different pages in DRAM

* ﻿﻿Prevents (protects) a process from accessing other processes' data
* ﻿﻿Page tables managed by OS

<figure><img src=".gitbook/assets/image (21).png" alt=""><figcaption></figcaption></figure>

Page Tables Are Stored in Memory (1/2)

* ﻿﻿If 32-Bit virtual address space, 4 GiB DRAM, 4-KiB pages:
* ﻿﻿# page table entries = # Virtual Page Numbers = 232 / 212 = 220
* ﻿﻿• Suppose each page table entry = 4 B (PPN + status bits).
* ﻿﻿Page Table Size: 4 MiB = 0.1% DRAM. Not bad...
* ﻿﻿But much too large for a cache!
* ﻿﻿For now, store page tables in memory (DRAM).
* ﻿﻿Caveat: Two (slow) memory accesses per Iw/ sw on cache miss!



<figure><img src=".gitbook/assets/image (22).png" alt=""><figcaption></figcaption></figure>

Page Tables Are Stored in Memory (2/2)

• Caveat: 1w/ sw then requires two

Memory (DR

memory accesses:

• Read page table (stored in main

Page Table

memory) to translate to physical

Merce Loge

address.

‹ - Read physical page, also in main

Page

memory.

Page Table

• To minimize the performance

Arenato-Logie

UnE CALLO

penalty:

Page

\- Transfer blocks (not words) between

DRAM and processor cache.

Page Table

• Use a cache for frequently used page antraltable entries... (more later, TLB)

<figure><img src=".gitbook/assets/image (23).png" alt=""><figcaption></figcaption></figure>

Page Faults

* ﻿﻿Page table entries store status to indicate if the page is in memory (DRAM) or only on disk.
* ﻿﻿On each memory access, check the page table entry "valid" status bit.
* ﻿﻿Valid → In DRAM
* ﻿﻿Read/write data in DRAM
* ﻿﻿Not Valid → On disk
* ﻿﻿Triggers a Page Fault, OS intervenes to allocate the page into DRAM.
* ﻿﻿If out of memory, first evict a page from DRAM.
* ﻿﻿Store evicted page to disk.

The page replacement policy

• Read requested page from disk into

(e.g., LRU/FIFO/random) is

DRAM.

usually done in OS/software; this

• Finally, read/write data in DRAM.

overheard << disk access time.

<figure><img src=".gitbook/assets/image (24).png" alt=""><figcaption></figcaption></figure>

Page Table Metadata: Status Bits

* ﻿﻿Write Protection Bit
* ﻿﻿On: If process writes to page, trigger exception

Virtual Page

Number (VPN)

0x00000

* ﻿﻿Valid Bit
* ﻿﻿On: Page is in RAM

0x60000

* ﻿﻿Dirty Bit
* ﻿﻿On: Page on RAM is more up-to-

OXFFFFF

date than page on disk

<figure><img src=".gitbook/assets/image (25).png" alt=""><figcaption></figcaption></figure>



<figure><img src=".gitbook/assets/image (26).png" alt=""><figcaption></figcaption></figure>

Memory's Write Policy?

* ﻿﻿DRAM acts like a "cache" for disk.
* ﻿﻿Should writes always go directly to disk (write-through), or

〈

* ﻿﻿Should writes only go to disk when page is evicted (write-back)?
* ﻿﻿Answer: All virtual memory systems use write-back.
* ﻿﻿Disk accesses take too long!

<figure><img src=".gitbook/assets/image (28).png" alt=""><figcaption></figcaption></figure>

Page Tables Are Stored in Memory!

* ﻿﻿If 32-bit virtual address space, 4 GiB RAM, 4-KiB pages:
* ﻿﻿# page table entries = # Virtual Page Numbers = 232 / 212 = 220
* ﻿﻿Suppose each page table entry = 4 B (PPN + status bits).
* ﻿﻿Page Table Size: 4 MiB → 0.1% RAM. Not bad...
* ﻿﻿...except each program needs its own page table.
* ﻿﻿If we have 256 processes:
* ﻿﻿256 × 4 MiB = 28 • 22 • 220 = 1 GiB → 25% RAM just for page tables!
* ﻿﻿Complication: page tables must be in RAM to be accessed.
* ﻿﻿Can't swap out entire page table to disk...

<figure><img src=".gitbook/assets/image (27).png" alt=""><figcaption></figcaption></figure>

Enter the Page Table Hierarchy

• What if we page tabled our page tables?

DRAM

Level 1 page table

0x00003

0x00050

disk

Disk

Level 2 page table

Level 2 page table

Level 2 page table

* ﻿﻿Multilevel page tables with decreasing page size:
* ﻿﻿Key insight: Sparsity of Virtual Address Space use.
* ﻿﻿Most program use a fraction of virtual memory, so many page table entries are not accessed.
* ﻿﻿Level 1 page table always in DRAM.
* ﻿﻿Level 2 page tables can be in disk; loaded into DRAM via Level 1 access.

<figure><img src=".gitbook/assets/image (29).png" alt=""><figcaption></figcaption></figure>

Multilevel Page Table Translation

* ﻿﻿32-bit virtual address space, 4 GiB DRAM, 4-KiB pages:
* ﻿﻿Page table entry size is 4 B for all levels of page tables.
* ﻿﻿RV32| 2-level mapping:

<figure><img src=".gitbook/assets/image (31).png" alt=""><figcaption></figcaption></figure>

<figure><img src=".gitbook/assets/image (32).png" alt=""><figcaption></figcaption></figure>

1-Level vs. 2-Level Page Tables

* ﻿﻿32-bit computer (virtual address space), 4 GiB DRAM, 4-KiB pages.
* ﻿﻿Page table entry size is 4 B for all levels of page tables.
* ﻿﻿Suppose we run 16 processes.

1\. How much RAM is consumed

2\. How much RAM is consumed by

〈

by page tables if we have

Level 1 if we we use the two-level

only one level of page table?

hierarchy from the previous slide?

• Page offset: log(page size) = log(4KiB)

31

22

21

12

11

0

\= log(212) = 12

L1 index (10 bits)

L2 index (10 bits)

offset (12 bits)

* ﻿﻿# entries in page table = # VPNs\
  \=232/212=220
* ﻿﻿Page table size = 220 x (4 B) = 222 B
* ﻿﻿Total RAM consumed =\
  (16 processes) x 222 B = 64 MiB

• # entries in Level 1 PT (= # Level 2 PTs) = 210

Page table size = 210 x (4 B) = 212 B

\- Total RAM consumed =

(16 processes) x 212 B = 64 KiB

<figure><img src=".gitbook/assets/image (33).png" alt=""><figcaption></figcaption></figure>

Multilevel Page Table Translation Demo

* ﻿﻿32-bit virtual address space, 4 GiB DRAM, 4-KiB pages:
* ﻿﻿RV32| 2-level mapping:

<figure><img src=".gitbook/assets/image (34).png" alt=""><figcaption></figcaption></figure>

Q: How does the OS manage Virtual Memory (e.g., page faults)?

A: Exceptions!

<figure><img src=".gitbook/assets/image (35).png" alt=""><figcaption></figcaption></figure>

Supervisor Mode ss. J Iser, Mode

* ﻿﻿If an application goes wrong (or rogue, e.g., malware), it could crash the entire machine!
* ﻿﻿CPUs have a hardware supervisor mode (i.e., kernel mode).
* ﻿﻿Set by a status bit in a special register.
* ﻿﻿An OS process in supervisor mode helps enforce constraints to other processes, e.g., access to memory, devices, etc.
* ﻿﻿Supervisor mode is a bit like "superuser"...
* ﻿﻿Errors in supervisory mode are often catastrophic (blue "screen of death", or "I just corrupted your disk")
* ﻿﻿By contrast, in user mode, a process can only access a subset of instructions and (physical) memory.
* ﻿﻿Can change out of supervisor mode using a special instruction (e.g. sret).
* ﻿﻿Cannot change into supervisor mode directly; instead, HW interrupt/exception.

<figure><img src=".gitbook/assets/image (36).png" alt=""><figcaption></figcaption></figure>

Exceptions and Intertints.

• Exceptions

• Interrupts (more later)

• Caused by an event during

• Caused by an event externa/to

the execution of the current

the current running program.

program.

• Asynchronousto current program;

‹ Synchronous, must be

does not need to be handled

＞

handled immediately:

immediately (but should be soon).

• Examples:

• Examples:

• Illegal instruction

• Key press

• Divide by zero

• Disk 1/0

* ﻿﻿Page fault
* ﻿﻿Write protection violation

<figure><img src=".gitbook/assets/image (37).png" alt=""><figcaption></figcaption></figure>





<figure><img src=".gitbook/assets/image (283).png" alt=""><figcaption></figcaption></figure>

Traps Handle Exreptinne/interrupts

• The trap handler is code that services interrupts/exceptions.

1. ﻿﻿﻿Complete all instructions before the faulting instruction.
2. ﻿﻿﻿Flush all instructions after the faulting instruction.

* ﻿﻿Like pipeline hazard: convert to noops/"bubbles."
* ﻿﻿Also flush faulting instruction.

3\. Transfer execution to trap handler (runs in supervisor mode).

• Optionally return to original program and re-execute instruction.

If the trap handler returns, then from the program's point of view it must look like nothing has happened!





