
BMSv1.0_Unit_Tests.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00010148  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000121c  080102d8  080102d8  000202d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080114f4  080114f4  000301f4  2**0
                  CONTENTS
  4 .ARM          00000000  080114f4  080114f4  000301f4  2**0
                  CONTENTS
  5 .preinit_array 00000000  080114f4  080114f4  000301f4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080114f4  080114f4  000214f4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080114f8  080114f8  000214f8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f4  20000000  080114fc  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000301f4  2**0
                  CONTENTS
 10 .bss          00004a5c  200001f4  200001f4  000301f4  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20004c50  20004c50  000301f4  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000301f4  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001dbd7  00000000  00000000  00030224  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000040dd  00000000  00000000  0004ddfb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000013d0  00000000  00000000  00051ed8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001228  00000000  00000000  000532a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00021fae  00000000  00000000  000544d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001bf53  00000000  00000000  0007647e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000bcc9b  00000000  00000000  000923d1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  0014f06c  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000062fc  00000000  00000000  0014f0c0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001f4 	.word	0x200001f4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080102c0 	.word	0x080102c0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001f8 	.word	0x200001f8
 80001cc:	080102c0 	.word	0x080102c0

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <driverHWSPI1Init>:

#include "driverHWSPI1.h"

SPI_HandleTypeDef driverHWSPI1Handle;

void driverHWSPI1Init(GPIO_TypeDef* GPIOCSPort, uint16_t GPIO_CSPin) {
 8000be8:	b580      	push	{r7, lr}
 8000bea:	b082      	sub	sp, #8
 8000bec:	af00      	add	r7, sp, #0
 8000bee:	6078      	str	r0, [r7, #4]
 8000bf0:	460b      	mov	r3, r1
 8000bf2:	807b      	strh	r3, [r7, #2]
  driverHWSPI1Handle.Instance = SPI1;
 8000bf4:	4b1e      	ldr	r3, [pc, #120]	; (8000c70 <driverHWSPI1Init+0x88>)
 8000bf6:	4a1f      	ldr	r2, [pc, #124]	; (8000c74 <driverHWSPI1Init+0x8c>)
 8000bf8:	601a      	str	r2, [r3, #0]
  driverHWSPI1Handle.Init.Mode = SPI_MODE_MASTER;
 8000bfa:	4b1d      	ldr	r3, [pc, #116]	; (8000c70 <driverHWSPI1Init+0x88>)
 8000bfc:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000c00:	605a      	str	r2, [r3, #4]
  driverHWSPI1Handle.Init.Direction = SPI_DIRECTION_2LINES;
 8000c02:	4b1b      	ldr	r3, [pc, #108]	; (8000c70 <driverHWSPI1Init+0x88>)
 8000c04:	2200      	movs	r2, #0
 8000c06:	609a      	str	r2, [r3, #8]
  driverHWSPI1Handle.Init.DataSize = SPI_DATASIZE_8BIT;
 8000c08:	4b19      	ldr	r3, [pc, #100]	; (8000c70 <driverHWSPI1Init+0x88>)
 8000c0a:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8000c0e:	60da      	str	r2, [r3, #12]
  driverHWSPI1Handle.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8000c10:	4b17      	ldr	r3, [pc, #92]	; (8000c70 <driverHWSPI1Init+0x88>)
 8000c12:	2202      	movs	r2, #2
 8000c14:	611a      	str	r2, [r3, #16]
  driverHWSPI1Handle.Init.CLKPhase = SPI_PHASE_2EDGE;
 8000c16:	4b16      	ldr	r3, [pc, #88]	; (8000c70 <driverHWSPI1Init+0x88>)
 8000c18:	2201      	movs	r2, #1
 8000c1a:	615a      	str	r2, [r3, #20]
  driverHWSPI1Handle.Init.NSS = SPI_NSS_HARD_OUTPUT;
 8000c1c:	4b14      	ldr	r3, [pc, #80]	; (8000c70 <driverHWSPI1Init+0x88>)
 8000c1e:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8000c22:	619a      	str	r2, [r3, #24]
  driverHWSPI1Handle.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 8000c24:	4b12      	ldr	r3, [pc, #72]	; (8000c70 <driverHWSPI1Init+0x88>)
 8000c26:	2238      	movs	r2, #56	; 0x38
 8000c28:	61da      	str	r2, [r3, #28]
  driverHWSPI1Handle.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000c2a:	4b11      	ldr	r3, [pc, #68]	; (8000c70 <driverHWSPI1Init+0x88>)
 8000c2c:	2200      	movs	r2, #0
 8000c2e:	621a      	str	r2, [r3, #32]
  driverHWSPI1Handle.Init.TIMode = SPI_TIMODE_DISABLE;
 8000c30:	4b0f      	ldr	r3, [pc, #60]	; (8000c70 <driverHWSPI1Init+0x88>)
 8000c32:	2200      	movs	r2, #0
 8000c34:	625a      	str	r2, [r3, #36]	; 0x24
  driverHWSPI1Handle.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000c36:	4b0e      	ldr	r3, [pc, #56]	; (8000c70 <driverHWSPI1Init+0x88>)
 8000c38:	2200      	movs	r2, #0
 8000c3a:	629a      	str	r2, [r3, #40]	; 0x28
  driverHWSPI1Handle.Init.CRCPolynomial = 7;
 8000c3c:	4b0c      	ldr	r3, [pc, #48]	; (8000c70 <driverHWSPI1Init+0x88>)
 8000c3e:	2207      	movs	r2, #7
 8000c40:	62da      	str	r2, [r3, #44]	; 0x2c
  driverHWSPI1Handle.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000c42:	4b0b      	ldr	r3, [pc, #44]	; (8000c70 <driverHWSPI1Init+0x88>)
 8000c44:	2200      	movs	r2, #0
 8000c46:	631a      	str	r2, [r3, #48]	; 0x30
  driverHWSPI1Handle.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8000c48:	4b09      	ldr	r3, [pc, #36]	; (8000c70 <driverHWSPI1Init+0x88>)
 8000c4a:	2200      	movs	r2, #0
 8000c4c:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&driverHWSPI1Handle) != HAL_OK)
 8000c4e:	4808      	ldr	r0, [pc, #32]	; (8000c70 <driverHWSPI1Init+0x88>)
 8000c50:	f006 f83c 	bl	8006ccc <HAL_SPI_Init>
 8000c54:	4603      	mov	r3, r0
 8000c56:	2b00      	cmp	r3, #0
 8000c58:	d000      	beq.n	8000c5c <driverHWSPI1Init+0x74>
  {
    while(true);
 8000c5a:	e7fe      	b.n	8000c5a <driverHWSPI1Init+0x72>
  }

	HAL_GPIO_WritePin(GPIOCSPort,GPIO_CSPin,GPIO_PIN_SET);
 8000c5c:	887b      	ldrh	r3, [r7, #2]
 8000c5e:	2201      	movs	r2, #1
 8000c60:	4619      	mov	r1, r3
 8000c62:	6878      	ldr	r0, [r7, #4]
 8000c64:	f004 f986 	bl	8004f74 <HAL_GPIO_WritePin>
};
 8000c68:	bf00      	nop
 8000c6a:	3708      	adds	r7, #8
 8000c6c:	46bd      	mov	sp, r7
 8000c6e:	bd80      	pop	{r7, pc}
 8000c70:	2000045c 	.word	0x2000045c
 8000c74:	40013000 	.word	0x40013000

08000c78 <driverHWSPI1Write>:

bool driverHWSPI1Write(uint8_t *writeBuffer, uint8_t noOfBytesToWrite, GPIO_TypeDef* GPIOCSPort, uint16_t GPIO_CSPin) {
 8000c78:	b580      	push	{r7, lr}
 8000c7a:	b088      	sub	sp, #32
 8000c7c:	af02      	add	r7, sp, #8
 8000c7e:	60f8      	str	r0, [r7, #12]
 8000c80:	607a      	str	r2, [r7, #4]
 8000c82:	461a      	mov	r2, r3
 8000c84:	460b      	mov	r3, r1
 8000c86:	72fb      	strb	r3, [r7, #11]
 8000c88:	4613      	mov	r3, r2
 8000c8a:	813b      	strh	r3, [r7, #8]
	uint8_t *readBuffer;																																					// Make fake buffer holder
	HAL_StatusTypeDef halReturnStatus;																														// Make holder for HAL state
	readBuffer = malloc(noOfBytesToWrite);																												// Make fake buffer for
 8000c8c:	7afb      	ldrb	r3, [r7, #11]
 8000c8e:	4618      	mov	r0, r3
 8000c90:	f00c fc72 	bl	800d578 <malloc>
 8000c94:	4603      	mov	r3, r0
 8000c96:	617b      	str	r3, [r7, #20]

	HAL_GPIO_WritePin(GPIOCSPort,GPIO_CSPin,GPIO_PIN_RESET);																      // Make CS low
 8000c98:	893b      	ldrh	r3, [r7, #8]
 8000c9a:	2200      	movs	r2, #0
 8000c9c:	4619      	mov	r1, r3
 8000c9e:	6878      	ldr	r0, [r7, #4]
 8000ca0:	f004 f968 	bl	8004f74 <HAL_GPIO_WritePin>
	halReturnStatus = HAL_SPI_TransmitReceive(&driverHWSPI1Handle,writeBuffer,readBuffer,noOfBytesToWrite,driverHWSPI1DefaultTimeout);	// Write desired data to slave and store the received data in readBuffer
 8000ca4:	7afb      	ldrb	r3, [r7, #11]
 8000ca6:	b29b      	uxth	r3, r3
 8000ca8:	2264      	movs	r2, #100	; 0x64
 8000caa:	9200      	str	r2, [sp, #0]
 8000cac:	697a      	ldr	r2, [r7, #20]
 8000cae:	68f9      	ldr	r1, [r7, #12]
 8000cb0:	480f      	ldr	r0, [pc, #60]	; (8000cf0 <driverHWSPI1Write+0x78>)
 8000cb2:	f006 fa24 	bl	80070fe <HAL_SPI_TransmitReceive>
 8000cb6:	4603      	mov	r3, r0
 8000cb8:	74fb      	strb	r3, [r7, #19]
	while( driverHWSPI1Handle.State == HAL_SPI_STATE_BUSY );  																		// Wait until transmission is complete
 8000cba:	bf00      	nop
 8000cbc:	4b0c      	ldr	r3, [pc, #48]	; (8000cf0 <driverHWSPI1Write+0x78>)
 8000cbe:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8000cc2:	b2db      	uxtb	r3, r3
 8000cc4:	2b02      	cmp	r3, #2
 8000cc6:	d0f9      	beq.n	8000cbc <driverHWSPI1Write+0x44>
	HAL_GPIO_WritePin(GPIOCSPort,GPIO_CSPin,GPIO_PIN_SET);																	      // Make CS High
 8000cc8:	893b      	ldrh	r3, [r7, #8]
 8000cca:	2201      	movs	r2, #1
 8000ccc:	4619      	mov	r1, r3
 8000cce:	6878      	ldr	r0, [r7, #4]
 8000cd0:	f004 f950 	bl	8004f74 <HAL_GPIO_WritePin>

	free(readBuffer);																																							// Dump de fake buffer
 8000cd4:	6978      	ldr	r0, [r7, #20]
 8000cd6:	f00c fc57 	bl	800d588 <free>

	return (halReturnStatus == HAL_OK);																														// Return true if all went OK
 8000cda:	7cfb      	ldrb	r3, [r7, #19]
 8000cdc:	2b00      	cmp	r3, #0
 8000cde:	bf0c      	ite	eq
 8000ce0:	2301      	moveq	r3, #1
 8000ce2:	2300      	movne	r3, #0
 8000ce4:	b2db      	uxtb	r3, r3
};
 8000ce6:	4618      	mov	r0, r3
 8000ce8:	3718      	adds	r7, #24
 8000cea:	46bd      	mov	sp, r7
 8000cec:	bd80      	pop	{r7, pc}
 8000cee:	bf00      	nop
 8000cf0:	2000045c 	.word	0x2000045c

08000cf4 <driverHWSPI1WriteRead>:

bool driverHWSPI1WriteRead(uint8_t *writeBuffer, uint8_t noOfBytesToWrite, uint8_t *readBuffer, uint8_t noOfBytesToRead, GPIO_TypeDef* GPIOCSPort, uint16_t GPIO_CSPin) {
 8000cf4:	b580      	push	{r7, lr}
 8000cf6:	b08a      	sub	sp, #40	; 0x28
 8000cf8:	af02      	add	r7, sp, #8
 8000cfa:	60f8      	str	r0, [r7, #12]
 8000cfc:	607a      	str	r2, [r7, #4]
 8000cfe:	461a      	mov	r2, r3
 8000d00:	460b      	mov	r3, r1
 8000d02:	72fb      	strb	r3, [r7, #11]
 8000d04:	4613      	mov	r3, r2
 8000d06:	72bb      	strb	r3, [r7, #10]
	uint8_t *writeArray, *readArray;
	HAL_StatusTypeDef halReturnStatus;																														// Make holder for HAL state

	writeArray = malloc(sizeof(uint8_t)*(noOfBytesToWrite+noOfBytesToRead));
 8000d08:	7afa      	ldrb	r2, [r7, #11]
 8000d0a:	7abb      	ldrb	r3, [r7, #10]
 8000d0c:	4413      	add	r3, r2
 8000d0e:	4618      	mov	r0, r3
 8000d10:	f00c fc32 	bl	800d578 <malloc>
 8000d14:	4603      	mov	r3, r0
 8000d16:	61fb      	str	r3, [r7, #28]
	readArray = malloc(sizeof(uint8_t)*(noOfBytesToWrite+noOfBytesToRead));
 8000d18:	7afa      	ldrb	r2, [r7, #11]
 8000d1a:	7abb      	ldrb	r3, [r7, #10]
 8000d1c:	4413      	add	r3, r2
 8000d1e:	4618      	mov	r0, r3
 8000d20:	f00c fc2a 	bl	800d578 <malloc>
 8000d24:	4603      	mov	r3, r0
 8000d26:	61bb      	str	r3, [r7, #24]

	memset(writeArray,0xFF,noOfBytesToWrite+noOfBytesToRead);
 8000d28:	7afa      	ldrb	r2, [r7, #11]
 8000d2a:	7abb      	ldrb	r3, [r7, #10]
 8000d2c:	4413      	add	r3, r2
 8000d2e:	461a      	mov	r2, r3
 8000d30:	21ff      	movs	r1, #255	; 0xff
 8000d32:	69f8      	ldr	r0, [r7, #28]
 8000d34:	f00c fc3e 	bl	800d5b4 <memset>
	memcpy(writeArray,writeBuffer,noOfBytesToWrite);
 8000d38:	7afb      	ldrb	r3, [r7, #11]
 8000d3a:	461a      	mov	r2, r3
 8000d3c:	68f9      	ldr	r1, [r7, #12]
 8000d3e:	69f8      	ldr	r0, [r7, #28]
 8000d40:	f00c fc2a 	bl	800d598 <memcpy>

	HAL_GPIO_WritePin(GPIOCSPort,GPIO_CSPin,GPIO_PIN_RESET);
 8000d44:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8000d46:	2200      	movs	r2, #0
 8000d48:	4619      	mov	r1, r3
 8000d4a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8000d4c:	f004 f912 	bl	8004f74 <HAL_GPIO_WritePin>
	halReturnStatus = HAL_SPI_TransmitReceive(&driverHWSPI1Handle,writeArray,readArray,noOfBytesToWrite+noOfBytesToRead,driverHWSPI1DefaultTimeout);
 8000d50:	7afb      	ldrb	r3, [r7, #11]
 8000d52:	b29a      	uxth	r2, r3
 8000d54:	7abb      	ldrb	r3, [r7, #10]
 8000d56:	b29b      	uxth	r3, r3
 8000d58:	4413      	add	r3, r2
 8000d5a:	b29b      	uxth	r3, r3
 8000d5c:	2264      	movs	r2, #100	; 0x64
 8000d5e:	9200      	str	r2, [sp, #0]
 8000d60:	69ba      	ldr	r2, [r7, #24]
 8000d62:	69f9      	ldr	r1, [r7, #28]
 8000d64:	4814      	ldr	r0, [pc, #80]	; (8000db8 <driverHWSPI1WriteRead+0xc4>)
 8000d66:	f006 f9ca 	bl	80070fe <HAL_SPI_TransmitReceive>
 8000d6a:	4603      	mov	r3, r0
 8000d6c:	75fb      	strb	r3, [r7, #23]
	while( driverHWSPI1Handle.State == HAL_SPI_STATE_BUSY );  // wait xmission complete
 8000d6e:	bf00      	nop
 8000d70:	4b11      	ldr	r3, [pc, #68]	; (8000db8 <driverHWSPI1WriteRead+0xc4>)
 8000d72:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8000d76:	b2db      	uxtb	r3, r3
 8000d78:	2b02      	cmp	r3, #2
 8000d7a:	d0f9      	beq.n	8000d70 <driverHWSPI1WriteRead+0x7c>
	HAL_GPIO_WritePin(GPIOCSPort,GPIO_CSPin,GPIO_PIN_SET);
 8000d7c:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8000d7e:	2201      	movs	r2, #1
 8000d80:	4619      	mov	r1, r3
 8000d82:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8000d84:	f004 f8f6 	bl	8004f74 <HAL_GPIO_WritePin>

	memcpy(readBuffer,readArray+noOfBytesToWrite,noOfBytesToRead);
 8000d88:	7afb      	ldrb	r3, [r7, #11]
 8000d8a:	69ba      	ldr	r2, [r7, #24]
 8000d8c:	4413      	add	r3, r2
 8000d8e:	7aba      	ldrb	r2, [r7, #10]
 8000d90:	4619      	mov	r1, r3
 8000d92:	6878      	ldr	r0, [r7, #4]
 8000d94:	f00c fc00 	bl	800d598 <memcpy>

	free(writeArray);
 8000d98:	69f8      	ldr	r0, [r7, #28]
 8000d9a:	f00c fbf5 	bl	800d588 <free>
	free(readArray);
 8000d9e:	69b8      	ldr	r0, [r7, #24]
 8000da0:	f00c fbf2 	bl	800d588 <free>

	return (halReturnStatus == HAL_OK);																														// Return true if all went OK
 8000da4:	7dfb      	ldrb	r3, [r7, #23]
 8000da6:	2b00      	cmp	r3, #0
 8000da8:	bf0c      	ite	eq
 8000daa:	2301      	moveq	r3, #1
 8000dac:	2300      	movne	r3, #0
 8000dae:	b2db      	uxtb	r3, r3
};
 8000db0:	4618      	mov	r0, r3
 8000db2:	3720      	adds	r7, #32
 8000db4:	46bd      	mov	sp, r7
 8000db6:	bd80      	pop	{r7, pc}
 8000db8:	2000045c 	.word	0x2000045c

08000dbc <driverSWLTC6804DelayMS>:
uint8_t driverSWLTC6804MaxNoOfCellPerModule = 0;
uint8_t driverSWLTC6804MaxNoOfTempSensorPerModule = 0;

driverLTC6804ConfigStructTypedef driverSWLTC6804ConfigStruct;

void driverSWLTC6804DelayMS(uint32_t delayMS) {
 8000dbc:	b580      	push	{r7, lr}
 8000dbe:	b084      	sub	sp, #16
 8000dc0:	af00      	add	r7, sp, #0
 8000dc2:	6078      	str	r0, [r7, #4]
	uint32_t currentTick = HAL_GetTick();
 8000dc4:	f002 ff40 	bl	8003c48 <HAL_GetTick>
 8000dc8:	4603      	mov	r3, r0
 8000dca:	60fb      	str	r3, [r7, #12]
	while(!modDelayTick1ms(&currentTick,delayMS)){};
 8000dcc:	bf00      	nop
 8000dce:	f107 030c 	add.w	r3, r7, #12
 8000dd2:	6879      	ldr	r1, [r7, #4]
 8000dd4:	4618      	mov	r0, r3
 8000dd6:	f002 fbec 	bl	80035b2 <modDelayTick1ms>
 8000dda:	4603      	mov	r3, r0
 8000ddc:	2b00      	cmp	r3, #0
 8000dde:	d0f6      	beq.n	8000dce <driverSWLTC6804DelayMS+0x12>
}
 8000de0:	bf00      	nop
 8000de2:	bf00      	nop
 8000de4:	3710      	adds	r7, #16
 8000de6:	46bd      	mov	sp, r7
 8000de8:	bd80      	pop	{r7, pc}
	...

08000dec <driverSWLTC6804Init>:

void driverSWLTC6804Init(driverLTC6804ConfigStructTypedef configStruct, uint8_t totalNumberOfLTCs, uint8_t noOfCellPerModule, uint8_t noOfTempSensorPerModule, uint8_t cellMonitorType) {
 8000dec:	b084      	sub	sp, #16
 8000dee:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000df0:	b085      	sub	sp, #20
 8000df2:	af00      	add	r7, sp, #0
 8000df4:	f107 0428 	add.w	r4, r7, #40	; 0x28
 8000df8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8000dfc:	466b      	mov	r3, sp
 8000dfe:	461e      	mov	r6, r3
	driverSWLTC6804ConfigStruct = configStruct;
 8000e00:	4b3e      	ldr	r3, [pc, #248]	; (8000efc <driverSWLTC6804Init+0x110>)
 8000e02:	461d      	mov	r5, r3
 8000e04:	f107 0428 	add.w	r4, r7, #40	; 0x28
 8000e08:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000e0a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000e0c:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8000e10:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
	driverSWLTC6804TotalNumberOfICs = totalNumberOfLTCs;
 8000e14:	4a3a      	ldr	r2, [pc, #232]	; (8000f00 <driverSWLTC6804Init+0x114>)
 8000e16:	f897 3048 	ldrb.w	r3, [r7, #72]	; 0x48
 8000e1a:	7013      	strb	r3, [r2, #0]
	driverSWLTC6804MaxNoOfCellPerModule = noOfCellPerModule;
 8000e1c:	4a39      	ldr	r2, [pc, #228]	; (8000f04 <driverSWLTC6804Init+0x118>)
 8000e1e:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 8000e22:	7013      	strb	r3, [r2, #0]
	driverSWLTC6804MaxNoOfTempSensorPerModule = noOfTempSensorPerModule;
 8000e24:	4a38      	ldr	r2, [pc, #224]	; (8000f08 <driverSWLTC6804Init+0x11c>)
 8000e26:	f897 3050 	ldrb.w	r3, [r7, #80]	; 0x50
 8000e2a:	7013      	strb	r3, [r2, #0]

	uint8_t rxConfig [driverSWLTC6804TotalNumberOfICs][8];
 8000e2c:	4b34      	ldr	r3, [pc, #208]	; (8000f00 <driverSWLTC6804Init+0x114>)
 8000e2e:	781c      	ldrb	r4, [r3, #0]
 8000e30:	4623      	mov	r3, r4
 8000e32:	3b01      	subs	r3, #1
 8000e34:	60bb      	str	r3, [r7, #8]
 8000e36:	b2e0      	uxtb	r0, r4
 8000e38:	f04f 0100 	mov.w	r1, #0
 8000e3c:	f04f 0200 	mov.w	r2, #0
 8000e40:	f04f 0300 	mov.w	r3, #0
 8000e44:	018b      	lsls	r3, r1, #6
 8000e46:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8000e4a:	0182      	lsls	r2, r0, #6
 8000e4c:	b2e0      	uxtb	r0, r4
 8000e4e:	f04f 0100 	mov.w	r1, #0
 8000e52:	f04f 0200 	mov.w	r2, #0
 8000e56:	f04f 0300 	mov.w	r3, #0
 8000e5a:	018b      	lsls	r3, r1, #6
 8000e5c:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8000e60:	0182      	lsls	r2, r0, #6
 8000e62:	4623      	mov	r3, r4
 8000e64:	00db      	lsls	r3, r3, #3
 8000e66:	3307      	adds	r3, #7
 8000e68:	08db      	lsrs	r3, r3, #3
 8000e6a:	00db      	lsls	r3, r3, #3
 8000e6c:	ebad 0d03 	sub.w	sp, sp, r3
 8000e70:	466b      	mov	r3, sp
 8000e72:	3300      	adds	r3, #0
 8000e74:	607b      	str	r3, [r7, #4]
	uint8_t LTCScanCount = 0;
 8000e76:	2300      	movs	r3, #0
 8000e78:	73bb      	strb	r3, [r7, #14]
	int8_t returnPEC = -1;
 8000e7a:	23ff      	movs	r3, #255	; 0xff
 8000e7c:	73fb      	strb	r3, [r7, #15]

	driverHWSPI1Init(GPIOA,GPIO_PIN_4);
 8000e7e:	2110      	movs	r1, #16
 8000e80:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000e84:	f7ff feb0 	bl	8000be8 <driverHWSPI1Init>
	driverSWLTC6804WakeIC();
 8000e88:	f000 fed9 	bl	8001c3e <driverSWLTC6804WakeIC>

	while((LTCScanCount < 5) && (returnPEC == -1)){
 8000e8c:	e025      	b.n	8000eda <driverSWLTC6804Init+0xee>
	  returnPEC =	driverSWLTC6804ReadConfigRegister(driverSWLTC6804TotalNumberOfICs,rxConfig);
 8000e8e:	4b1c      	ldr	r3, [pc, #112]	; (8000f00 <driverSWLTC6804Init+0x114>)
 8000e90:	781b      	ldrb	r3, [r3, #0]
 8000e92:	687a      	ldr	r2, [r7, #4]
 8000e94:	4611      	mov	r1, r2
 8000e96:	4618      	mov	r0, r3
 8000e98:	f000 fe36 	bl	8001b08 <driverSWLTC6804ReadConfigRegister>
 8000e9c:	4603      	mov	r3, r0
 8000e9e:	73fb      	strb	r3, [r7, #15]
		driverSWLTC6804WakeIC();
 8000ea0:	f000 fecd 	bl	8001c3e <driverSWLTC6804WakeIC>
		driverSWLTC6804WriteConfigRegister(driverSWLTC6804TotalNumberOfICs,0,false);
 8000ea4:	4b16      	ldr	r3, [pc, #88]	; (8000f00 <driverSWLTC6804Init+0x114>)
 8000ea6:	781b      	ldrb	r3, [r3, #0]
 8000ea8:	2200      	movs	r2, #0
 8000eaa:	2100      	movs	r1, #0
 8000eac:	4618      	mov	r0, r3
 8000eae:	f000 fb07 	bl	80014c0 <driverSWLTC6804WriteConfigRegister>
		if(cellMonitorType==CELL_MON_LTC6812_1 || cellMonitorType == CELL_MON_LTC6813_1){
 8000eb2:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 8000eb6:	2b02      	cmp	r3, #2
 8000eb8:	d003      	beq.n	8000ec2 <driverSWLTC6804Init+0xd6>
 8000eba:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 8000ebe:	2b03      	cmp	r3, #3
 8000ec0:	d106      	bne.n	8000ed0 <driverSWLTC6804Init+0xe4>
			driverSWLTC6804WriteConfigRegisterB(driverSWLTC6804TotalNumberOfICs,0,false);
 8000ec2:	4b0f      	ldr	r3, [pc, #60]	; (8000f00 <driverSWLTC6804Init+0x114>)
 8000ec4:	781b      	ldrb	r3, [r3, #0]
 8000ec6:	2200      	movs	r2, #0
 8000ec8:	2100      	movs	r1, #0
 8000eca:	4618      	mov	r0, r3
 8000ecc:	f000 fc9a 	bl	8001804 <driverSWLTC6804WriteConfigRegisterB>
	}
		driverSWLTC6804WakeIC();
 8000ed0:	f000 feb5 	bl	8001c3e <driverSWLTC6804WakeIC>
		LTCScanCount++;
 8000ed4:	7bbb      	ldrb	r3, [r7, #14]
 8000ed6:	3301      	adds	r3, #1
 8000ed8:	73bb      	strb	r3, [r7, #14]
	while((LTCScanCount < 5) && (returnPEC == -1)){
 8000eda:	7bbb      	ldrb	r3, [r7, #14]
 8000edc:	2b04      	cmp	r3, #4
 8000ede:	d804      	bhi.n	8000eea <driverSWLTC6804Init+0xfe>
 8000ee0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000ee4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000ee8:	d0d1      	beq.n	8000e8e <driverSWLTC6804Init+0xa2>
 8000eea:	46b5      	mov	sp, r6
	}
}
 8000eec:	bf00      	nop
 8000eee:	3714      	adds	r7, #20
 8000ef0:	46bd      	mov	sp, r7
 8000ef2:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 8000ef6:	b004      	add	sp, #16
 8000ef8:	4770      	bx	lr
 8000efa:	bf00      	nop
 8000efc:	200004c0 	.word	0x200004c0
 8000f00:	20000210 	.word	0x20000210
 8000f04:	20000211 	.word	0x20000211
 8000f08:	20000212 	.word	0x20000212

08000f0c <driverSWLTC6804ResetCellVoltageRegisters>:

void driverSWLTC6804ResetCellVoltageRegisters(void) {
 8000f0c:	b580      	push	{r7, lr}
 8000f0e:	b082      	sub	sp, #8
 8000f10:	af00      	add	r7, sp, #0
  uint8_t cmd[4];
  uint16_t cmd_pec;

  cmd[0] = 0x07;
 8000f12:	2307      	movs	r3, #7
 8000f14:	703b      	strb	r3, [r7, #0]
  cmd[1] = 0x11;
 8000f16:	2311      	movs	r3, #17
 8000f18:	707b      	strb	r3, [r7, #1]
  cmd_pec = driverSWLTC6804CalcPEC15(2, cmd);
 8000f1a:	463b      	mov	r3, r7
 8000f1c:	4619      	mov	r1, r3
 8000f1e:	2002      	movs	r0, #2
 8000f20:	f000 fdbe 	bl	8001aa0 <driverSWLTC6804CalcPEC15>
 8000f24:	4603      	mov	r3, r0
 8000f26:	80fb      	strh	r3, [r7, #6]
  cmd[2] = (uint8_t)(cmd_pec >> 8);
 8000f28:	88fb      	ldrh	r3, [r7, #6]
 8000f2a:	0a1b      	lsrs	r3, r3, #8
 8000f2c:	b29b      	uxth	r3, r3
 8000f2e:	b2db      	uxtb	r3, r3
 8000f30:	70bb      	strb	r3, [r7, #2]
  cmd[3] = (uint8_t)(cmd_pec );
 8000f32:	88fb      	ldrh	r3, [r7, #6]
 8000f34:	b2db      	uxtb	r3, r3
 8000f36:	70fb      	strb	r3, [r7, #3]

	driverSWLTC6804WakeIC();
 8000f38:	f000 fe81 	bl	8001c3e <driverSWLTC6804WakeIC>
  driverSWLTC6804Write(cmd,4);
 8000f3c:	463b      	mov	r3, r7
 8000f3e:	2104      	movs	r1, #4
 8000f40:	4618      	mov	r0, r3
 8000f42:	f000 fe52 	bl	8001bea <driverSWLTC6804Write>
}
 8000f46:	bf00      	nop
 8000f48:	3708      	adds	r7, #8
 8000f4a:	46bd      	mov	sp, r7
 8000f4c:	bd80      	pop	{r7, pc}

08000f4e <driverSWLTC6804StartCellVoltageConversion>:

  driverSWLTC6804WakeIC();
  driverSWLTC6804Write(cmd,4);
}

void driverSWLTC6804StartCellVoltageConversion(uint8_t MD,uint8_t DCP, uint8_t CH) {
 8000f4e:	b580      	push	{r7, lr}
 8000f50:	b086      	sub	sp, #24
 8000f52:	af00      	add	r7, sp, #0
 8000f54:	4603      	mov	r3, r0
 8000f56:	71fb      	strb	r3, [r7, #7]
 8000f58:	460b      	mov	r3, r1
 8000f5a:	71bb      	strb	r3, [r7, #6]
 8000f5c:	4613      	mov	r3, r2
 8000f5e:	717b      	strb	r3, [r7, #5]
  uint8_t cmd[4];
  uint16_t cmd_pec;
	uint8_t ADCV[2]; //!< Cell Voltage conversion command.

  ADCV[0] = ((MD & 0x02) >> 1) + 0x02;
 8000f60:	79fb      	ldrb	r3, [r7, #7]
 8000f62:	105b      	asrs	r3, r3, #1
 8000f64:	b2db      	uxtb	r3, r3
 8000f66:	f003 0301 	and.w	r3, r3, #1
 8000f6a:	b2db      	uxtb	r3, r3
 8000f6c:	3302      	adds	r3, #2
 8000f6e:	b2db      	uxtb	r3, r3
 8000f70:	733b      	strb	r3, [r7, #12]
  ADCV[1] = ((MD & 0x01) << 7) + 0x60 + (DCP<<4) + CH;
 8000f72:	79fb      	ldrb	r3, [r7, #7]
 8000f74:	01db      	lsls	r3, r3, #7
 8000f76:	b2da      	uxtb	r2, r3
 8000f78:	79bb      	ldrb	r3, [r7, #6]
 8000f7a:	011b      	lsls	r3, r3, #4
 8000f7c:	b2db      	uxtb	r3, r3
 8000f7e:	4413      	add	r3, r2
 8000f80:	b2da      	uxtb	r2, r3
 8000f82:	797b      	ldrb	r3, [r7, #5]
 8000f84:	4413      	add	r3, r2
 8000f86:	b2db      	uxtb	r3, r3
 8000f88:	3360      	adds	r3, #96	; 0x60
 8000f8a:	b2db      	uxtb	r3, r3
 8000f8c:	737b      	strb	r3, [r7, #13]

  cmd[0] = ADCV[0];
 8000f8e:	7b3b      	ldrb	r3, [r7, #12]
 8000f90:	743b      	strb	r3, [r7, #16]
  cmd[1] = ADCV[1];
 8000f92:	7b7b      	ldrb	r3, [r7, #13]
 8000f94:	747b      	strb	r3, [r7, #17]
  cmd_pec = driverSWLTC6804CalcPEC15(2, ADCV);
 8000f96:	f107 030c 	add.w	r3, r7, #12
 8000f9a:	4619      	mov	r1, r3
 8000f9c:	2002      	movs	r0, #2
 8000f9e:	f000 fd7f 	bl	8001aa0 <driverSWLTC6804CalcPEC15>
 8000fa2:	4603      	mov	r3, r0
 8000fa4:	82fb      	strh	r3, [r7, #22]
  cmd[2] = (uint8_t)(cmd_pec >> 8);
 8000fa6:	8afb      	ldrh	r3, [r7, #22]
 8000fa8:	0a1b      	lsrs	r3, r3, #8
 8000faa:	b29b      	uxth	r3, r3
 8000fac:	b2db      	uxtb	r3, r3
 8000fae:	74bb      	strb	r3, [r7, #18]
  cmd[3] = (uint8_t)(cmd_pec);
 8000fb0:	8afb      	ldrh	r3, [r7, #22]
 8000fb2:	b2db      	uxtb	r3, r3
 8000fb4:	74fb      	strb	r3, [r7, #19]

	driverSWLTC6804WakeIC();
 8000fb6:	f000 fe42 	bl	8001c3e <driverSWLTC6804WakeIC>
  driverSWLTC6804Write(cmd,4);
 8000fba:	f107 0310 	add.w	r3, r7, #16
 8000fbe:	2104      	movs	r1, #4
 8000fc0:	4618      	mov	r0, r3
 8000fc2:	f000 fe12 	bl	8001bea <driverSWLTC6804Write>
}
 8000fc6:	bf00      	nop
 8000fc8:	3718      	adds	r7, #24
 8000fca:	46bd      	mov	sp, r7
 8000fcc:	bd80      	pop	{r7, pc}
	...

08000fd0 <driverSWLTC6804ReadCellVoltagesArray>:
	driverSWLTC6804WakeIC();
  driverSWLTC6804Write(cmd,4);
}


bool driverSWLTC6804ReadCellVoltagesArray(float cellVoltagesArray[][driverSWLTC6804MaxNoOfCellPerModule]) {
 8000fd0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000fd4:	b089      	sub	sp, #36	; 0x24
 8000fd6:	af00      	add	r7, sp, #0
 8000fd8:	6078      	str	r0, [r7, #4]
 8000fda:	4b64      	ldr	r3, [pc, #400]	; (800116c <driverSWLTC6804ReadCellVoltagesArray+0x19c>)
 8000fdc:	781e      	ldrb	r6, [r3, #0]
 8000fde:	4633      	mov	r3, r6
 8000fe0:	3b01      	subs	r3, #1
 8000fe2:	61fb      	str	r3, [r7, #28]
 8000fe4:	b2f0      	uxtb	r0, r6
 8000fe6:	f04f 0100 	mov.w	r1, #0
 8000fea:	f04f 0200 	mov.w	r2, #0
 8000fee:	f04f 0300 	mov.w	r3, #0
 8000ff2:	014b      	lsls	r3, r1, #5
 8000ff4:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8000ff8:	0142      	lsls	r2, r0, #5
 8000ffa:	466b      	mov	r3, sp
 8000ffc:	4699      	mov	r9, r3
	bool dataValid = true;
 8000ffe:	2301      	movs	r3, #1
 8001000:	767b      	strb	r3, [r7, #25]
	uint16_t cellVoltageArrayCodes[driverSWLTC6804TotalNumberOfICs][driverSWLTC6804MaxNoOfCellPerModule];
 8001002:	4b5a      	ldr	r3, [pc, #360]	; (800116c <driverSWLTC6804ReadCellVoltagesArray+0x19c>)
 8001004:	781c      	ldrb	r4, [r3, #0]
 8001006:	4b5a      	ldr	r3, [pc, #360]	; (8001170 <driverSWLTC6804ReadCellVoltagesArray+0x1a0>)
 8001008:	781d      	ldrb	r5, [r3, #0]
 800100a:	4623      	mov	r3, r4
 800100c:	3b01      	subs	r3, #1
 800100e:	617b      	str	r3, [r7, #20]
 8001010:	b2e0      	uxtb	r0, r4
 8001012:	f04f 0100 	mov.w	r1, #0
 8001016:	f04f 0200 	mov.w	r2, #0
 800101a:	f04f 0300 	mov.w	r3, #0
 800101e:	010b      	lsls	r3, r1, #4
 8001020:	ea43 7310 	orr.w	r3, r3, r0, lsr #28
 8001024:	0102      	lsls	r2, r0, #4
 8001026:	4623      	mov	r3, r4
 8001028:	ea4f 0843 	mov.w	r8, r3, lsl #1
 800102c:	462b      	mov	r3, r5
 800102e:	3b01      	subs	r3, #1
 8001030:	613b      	str	r3, [r7, #16]
 8001032:	b2e0      	uxtb	r0, r4
 8001034:	f04f 0100 	mov.w	r1, #0
 8001038:	b2ea      	uxtb	r2, r5
 800103a:	f04f 0300 	mov.w	r3, #0
 800103e:	fb02 fe01 	mul.w	lr, r2, r1
 8001042:	fb00 fc03 	mul.w	ip, r0, r3
 8001046:	44f4      	add	ip, lr
 8001048:	fba0 2302 	umull	r2, r3, r0, r2
 800104c:	eb0c 0103 	add.w	r1, ip, r3
 8001050:	460b      	mov	r3, r1
 8001052:	f04f 0000 	mov.w	r0, #0
 8001056:	f04f 0100 	mov.w	r1, #0
 800105a:	0119      	lsls	r1, r3, #4
 800105c:	ea41 7112 	orr.w	r1, r1, r2, lsr #28
 8001060:	0110      	lsls	r0, r2, #4
 8001062:	b2e0      	uxtb	r0, r4
 8001064:	f04f 0100 	mov.w	r1, #0
 8001068:	b2ea      	uxtb	r2, r5
 800106a:	f04f 0300 	mov.w	r3, #0
 800106e:	fb02 fe01 	mul.w	lr, r2, r1
 8001072:	fb00 fc03 	mul.w	ip, r0, r3
 8001076:	44f4      	add	ip, lr
 8001078:	fba0 2302 	umull	r2, r3, r0, r2
 800107c:	eb0c 0103 	add.w	r1, ip, r3
 8001080:	460b      	mov	r3, r1
 8001082:	f04f 0000 	mov.w	r0, #0
 8001086:	f04f 0100 	mov.w	r1, #0
 800108a:	0119      	lsls	r1, r3, #4
 800108c:	ea41 7112 	orr.w	r1, r1, r2, lsr #28
 8001090:	0110      	lsls	r0, r2, #4
 8001092:	4623      	mov	r3, r4
 8001094:	462a      	mov	r2, r5
 8001096:	fb02 f303 	mul.w	r3, r2, r3
 800109a:	005b      	lsls	r3, r3, #1
 800109c:	3307      	adds	r3, #7
 800109e:	08db      	lsrs	r3, r3, #3
 80010a0:	00db      	lsls	r3, r3, #3
 80010a2:	ebad 0d03 	sub.w	sp, sp, r3
 80010a6:	466b      	mov	r3, sp
 80010a8:	3301      	adds	r3, #1
 80010aa:	085b      	lsrs	r3, r3, #1
 80010ac:	005b      	lsls	r3, r3, #1
 80010ae:	60fb      	str	r3, [r7, #12]

	driverSWLTC6804ReadCellVoltageRegisters(CELL_CH_ALL,driverSWLTC6804TotalNumberOfICs,cellVoltageArrayCodes);
 80010b0:	4b2f      	ldr	r3, [pc, #188]	; (8001170 <driverSWLTC6804ReadCellVoltagesArray+0x1a0>)
 80010b2:	781b      	ldrb	r3, [r3, #0]
 80010b4:	68fa      	ldr	r2, [r7, #12]
 80010b6:	4619      	mov	r1, r3
 80010b8:	2000      	movs	r0, #0
 80010ba:	f000 f85d 	bl	8001178 <driverSWLTC6804ReadCellVoltageRegisters>

  for(uint8_t modulePointer = 0; modulePointer < driverSWLTC6804TotalNumberOfICs; modulePointer++) {
 80010be:	2300      	movs	r3, #0
 80010c0:	76bb      	strb	r3, [r7, #26]
 80010c2:	e047      	b.n	8001154 <driverSWLTC6804ReadCellVoltagesArray+0x184>
		for(uint8_t cellPointer = 0; cellPointer < driverSWLTC6804MaxNoOfCellPerModule; cellPointer++){
 80010c4:	2300      	movs	r3, #0
 80010c6:	76fb      	strb	r3, [r7, #27]
 80010c8:	e03c      	b.n	8001144 <driverSWLTC6804ReadCellVoltagesArray+0x174>
			if(cellVoltageArrayCodes[modulePointer][cellPointer]*0.0001f < 10.0f)
 80010ca:	ea4f 0158 	mov.w	r1, r8, lsr #1
 80010ce:	7eb8      	ldrb	r0, [r7, #26]
 80010d0:	7efa      	ldrb	r2, [r7, #27]
 80010d2:	68fb      	ldr	r3, [r7, #12]
 80010d4:	fb00 f101 	mul.w	r1, r0, r1
 80010d8:	440a      	add	r2, r1
 80010da:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80010de:	ee07 3a90 	vmov	s15, r3
 80010e2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80010e6:	ed9f 7a23 	vldr	s14, [pc, #140]	; 8001174 <driverSWLTC6804ReadCellVoltagesArray+0x1a4>
 80010ea:	ee67 7a87 	vmul.f32	s15, s15, s14
 80010ee:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 80010f2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80010f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010fa:	d51e      	bpl.n	800113a <driverSWLTC6804ReadCellVoltagesArray+0x16a>
			  cellVoltagesArray[modulePointer][cellPointer] = cellVoltageArrayCodes[modulePointer][cellPointer]*0.0001f;
 80010fc:	ea4f 0158 	mov.w	r1, r8, lsr #1
 8001100:	7eb8      	ldrb	r0, [r7, #26]
 8001102:	7efa      	ldrb	r2, [r7, #27]
 8001104:	68fb      	ldr	r3, [r7, #12]
 8001106:	fb00 f101 	mul.w	r1, r0, r1
 800110a:	440a      	add	r2, r1
 800110c:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8001110:	ee07 3a90 	vmov	s15, r3
 8001114:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001118:	7ebb      	ldrb	r3, [r7, #26]
 800111a:	4632      	mov	r2, r6
 800111c:	fb02 f303 	mul.w	r3, r2, r3
 8001120:	009b      	lsls	r3, r3, #2
 8001122:	687a      	ldr	r2, [r7, #4]
 8001124:	441a      	add	r2, r3
 8001126:	7efb      	ldrb	r3, [r7, #27]
 8001128:	ed9f 7a12 	vldr	s14, [pc, #72]	; 8001174 <driverSWLTC6804ReadCellVoltagesArray+0x1a4>
 800112c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001130:	009b      	lsls	r3, r3, #2
 8001132:	4413      	add	r3, r2
 8001134:	edc3 7a00 	vstr	s15, [r3]
 8001138:	e001      	b.n	800113e <driverSWLTC6804ReadCellVoltagesArray+0x16e>
			else
				dataValid = false;
 800113a:	2300      	movs	r3, #0
 800113c:	767b      	strb	r3, [r7, #25]
		for(uint8_t cellPointer = 0; cellPointer < driverSWLTC6804MaxNoOfCellPerModule; cellPointer++){
 800113e:	7efb      	ldrb	r3, [r7, #27]
 8001140:	3301      	adds	r3, #1
 8001142:	76fb      	strb	r3, [r7, #27]
 8001144:	4b09      	ldr	r3, [pc, #36]	; (800116c <driverSWLTC6804ReadCellVoltagesArray+0x19c>)
 8001146:	781b      	ldrb	r3, [r3, #0]
 8001148:	7efa      	ldrb	r2, [r7, #27]
 800114a:	429a      	cmp	r2, r3
 800114c:	d3bd      	bcc.n	80010ca <driverSWLTC6804ReadCellVoltagesArray+0xfa>
  for(uint8_t modulePointer = 0; modulePointer < driverSWLTC6804TotalNumberOfICs; modulePointer++) {
 800114e:	7ebb      	ldrb	r3, [r7, #26]
 8001150:	3301      	adds	r3, #1
 8001152:	76bb      	strb	r3, [r7, #26]
 8001154:	4b06      	ldr	r3, [pc, #24]	; (8001170 <driverSWLTC6804ReadCellVoltagesArray+0x1a0>)
 8001156:	781b      	ldrb	r3, [r3, #0]
 8001158:	7eba      	ldrb	r2, [r7, #26]
 800115a:	429a      	cmp	r2, r3
 800115c:	d3b2      	bcc.n	80010c4 <driverSWLTC6804ReadCellVoltagesArray+0xf4>
		}
  }

	return dataValid;
 800115e:	7e7b      	ldrb	r3, [r7, #25]
 8001160:	46cd      	mov	sp, r9
}
 8001162:	4618      	mov	r0, r3
 8001164:	3724      	adds	r7, #36	; 0x24
 8001166:	46bd      	mov	sp, r7
 8001168:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800116c:	20000211 	.word	0x20000211
 8001170:	20000210 	.word	0x20000210
 8001174:	38d1b717 	.word	0x38d1b717

08001178 <driverSWLTC6804ReadCellVoltageRegisters>:

uint8_t driverSWLTC6804ReadCellVoltageRegisters(uint8_t reg, uint8_t total_ic, uint16_t cell_codes[][driverSWLTC6804MaxNoOfCellPerModule]) {
 8001178:	b590      	push	{r4, r7, lr}
 800117a:	b08b      	sub	sp, #44	; 0x2c
 800117c:	af00      	add	r7, sp, #0
 800117e:	4603      	mov	r3, r0
 8001180:	603a      	str	r2, [r7, #0]
 8001182:	71fb      	strb	r3, [r7, #7]
 8001184:	460b      	mov	r3, r1
 8001186:	71bb      	strb	r3, [r7, #6]
 8001188:	4b9d      	ldr	r3, [pc, #628]	; (8001400 <driverSWLTC6804ReadCellVoltageRegisters+0x288>)
 800118a:	781c      	ldrb	r4, [r3, #0]
 800118c:	4623      	mov	r3, r4
 800118e:	3b01      	subs	r3, #1
 8001190:	61fb      	str	r3, [r7, #28]
 8001192:	b2e0      	uxtb	r0, r4
 8001194:	f04f 0100 	mov.w	r1, #0
 8001198:	f04f 0200 	mov.w	r2, #0
 800119c:	f04f 0300 	mov.w	r3, #0
 80011a0:	010b      	lsls	r3, r1, #4
 80011a2:	ea43 7310 	orr.w	r3, r3, r0, lsr #28
 80011a6:	0102      	lsls	r2, r0, #4
  const uint8_t NUM_RX_BYT = 8;
 80011a8:	2308      	movs	r3, #8
 80011aa:	76fb      	strb	r3, [r7, #27]
  const uint8_t BYT_IN_REG = 6;
 80011ac:	2306      	movs	r3, #6
 80011ae:	76bb      	strb	r3, [r7, #26]
  const uint8_t CELL_IN_REG = 3;
 80011b0:	2303      	movs	r3, #3
 80011b2:	767b      	strb	r3, [r7, #25]

  uint8_t  *cell_data;
  int8_t  pec_error = 0;
 80011b4:	2300      	movs	r3, #0
 80011b6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint16_t parsed_cell;
  uint16_t received_pec;
  uint16_t data_pec;
  uint8_t data_counter=0; //data counter
 80011ba:	2300      	movs	r3, #0
 80011bc:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  cell_data = (uint8_t *) malloc((NUM_RX_BYT*total_ic)*sizeof(uint8_t));
 80011c0:	7efb      	ldrb	r3, [r7, #27]
 80011c2:	79ba      	ldrb	r2, [r7, #6]
 80011c4:	fb02 f303 	mul.w	r3, r2, r3
 80011c8:	4618      	mov	r0, r3
 80011ca:	f00c f9d5 	bl	800d578 <malloc>
 80011ce:	4603      	mov	r3, r0
 80011d0:	617b      	str	r3, [r7, #20]

  if (reg == 0) {
 80011d2:	79fb      	ldrb	r3, [r7, #7]
 80011d4:	2b00      	cmp	r3, #0
 80011d6:	f040 8092 	bne.w	80012fe <driverSWLTC6804ReadCellVoltageRegisters+0x186>
    for(uint8_t cell_reg = 1; cell_reg<((driverSWLTC6804MaxNoOfCellPerModule/3)+1); cell_reg++) {        			 			                 //executes once for each of the LTC6804 cell voltage registers
 80011da:	2301      	movs	r3, #1
 80011dc:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 80011e0:	e080      	b.n	80012e4 <driverSWLTC6804ReadCellVoltageRegisters+0x16c>
      data_counter = 0;
 80011e2:	2300      	movs	r3, #0
 80011e4:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
      driverSWLTC6804ReadCellVoltageGroups(cell_reg, total_ic,cell_data );								                     //Reads a single Cell voltage register
 80011e8:	79b9      	ldrb	r1, [r7, #6]
 80011ea:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 80011ee:	697a      	ldr	r2, [r7, #20]
 80011f0:	4618      	mov	r0, r3
 80011f2:	f000 f909 	bl	8001408 <driverSWLTC6804ReadCellVoltageGroups>
      for (uint8_t current_ic = 0 ; current_ic < total_ic; current_ic++) { 			           // executes for every LTC6804 in the daisy chain current_ic is used as the IC counter
 80011f6:	2300      	movs	r3, #0
 80011f8:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
 80011fc:	e068      	b.n	80012d0 <driverSWLTC6804ReadCellVoltageRegisters+0x158>
		    for(uint8_t current_cell = 0; current_cell<CELL_IN_REG; current_cell++) {	 	       // This loop parses the read back data into cell voltages, it loops once for each of the 3 cell voltage codes in the register
 80011fe:	2300      	movs	r3, #0
 8001200:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8001204:	e02e      	b.n	8001264 <driverSWLTC6804ReadCellVoltageRegisters+0xec>
          parsed_cell = cell_data[data_counter] + (cell_data[data_counter + 1] << 8);      //Each cell code is received as two bytes and is combined to create the parsed cell voltage code
 8001206:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800120a:	697a      	ldr	r2, [r7, #20]
 800120c:	4413      	add	r3, r2
 800120e:	781b      	ldrb	r3, [r3, #0]
 8001210:	b29a      	uxth	r2, r3
 8001212:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001216:	3301      	adds	r3, #1
 8001218:	6979      	ldr	r1, [r7, #20]
 800121a:	440b      	add	r3, r1
 800121c:	781b      	ldrb	r3, [r3, #0]
 800121e:	b29b      	uxth	r3, r3
 8001220:	021b      	lsls	r3, r3, #8
 8001222:	b29b      	uxth	r3, r3
 8001224:	4413      	add	r3, r2
 8001226:	81fb      	strh	r3, [r7, #14]
          cell_codes[current_ic][current_cell  + ((cell_reg - 1) * CELL_IN_REG)] = parsed_cell;
 8001228:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800122c:	4622      	mov	r2, r4
 800122e:	fb02 f303 	mul.w	r3, r2, r3
 8001232:	005b      	lsls	r3, r3, #1
 8001234:	683a      	ldr	r2, [r7, #0]
 8001236:	4413      	add	r3, r2
 8001238:	f897 1023 	ldrb.w	r1, [r7, #35]	; 0x23
 800123c:	f897 2025 	ldrb.w	r2, [r7, #37]	; 0x25
 8001240:	3a01      	subs	r2, #1
 8001242:	7e78      	ldrb	r0, [r7, #25]
 8001244:	fb00 f202 	mul.w	r2, r0, r2
 8001248:	440a      	add	r2, r1
 800124a:	89f9      	ldrh	r1, [r7, #14]
 800124c:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
          data_counter = data_counter + 2;											                           //Because cell voltage codes are two bytes the data counter must increment by two for each parsed cell code
 8001250:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001254:	3302      	adds	r3, #2
 8001256:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
		    for(uint8_t current_cell = 0; current_cell<CELL_IN_REG; current_cell++) {	 	       // This loop parses the read back data into cell voltages, it loops once for each of the 3 cell voltage codes in the register
 800125a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800125e:	3301      	adds	r3, #1
 8001260:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8001264:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 8001268:	7e7b      	ldrb	r3, [r7, #25]
 800126a:	429a      	cmp	r2, r3
 800126c:	d3cb      	bcc.n	8001206 <driverSWLTC6804ReadCellVoltageRegisters+0x8e>
        }
        received_pec = (cell_data[data_counter] << 8) + cell_data[data_counter+1];         //The received PEC for the current_ic is transmitted as the 7th and 8th after the 6 cell voltage data bytes
 800126e:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001272:	697a      	ldr	r2, [r7, #20]
 8001274:	4413      	add	r3, r2
 8001276:	781b      	ldrb	r3, [r3, #0]
 8001278:	b29b      	uxth	r3, r3
 800127a:	021b      	lsls	r3, r3, #8
 800127c:	b29a      	uxth	r2, r3
 800127e:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001282:	3301      	adds	r3, #1
 8001284:	6979      	ldr	r1, [r7, #20]
 8001286:	440b      	add	r3, r1
 8001288:	781b      	ldrb	r3, [r3, #0]
 800128a:	b29b      	uxth	r3, r3
 800128c:	4413      	add	r3, r2
 800128e:	827b      	strh	r3, [r7, #18]
        data_pec = driverSWLTC6804CalcPEC15(BYT_IN_REG, &cell_data[current_ic * NUM_RX_BYT]);
 8001290:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8001294:	7efa      	ldrb	r2, [r7, #27]
 8001296:	fb02 f303 	mul.w	r3, r2, r3
 800129a:	461a      	mov	r2, r3
 800129c:	697b      	ldr	r3, [r7, #20]
 800129e:	441a      	add	r2, r3
 80012a0:	7ebb      	ldrb	r3, [r7, #26]
 80012a2:	4611      	mov	r1, r2
 80012a4:	4618      	mov	r0, r3
 80012a6:	f000 fbfb 	bl	8001aa0 <driverSWLTC6804CalcPEC15>
 80012aa:	4603      	mov	r3, r0
 80012ac:	823b      	strh	r3, [r7, #16]
        if(received_pec != data_pec) {
 80012ae:	8a7a      	ldrh	r2, [r7, #18]
 80012b0:	8a3b      	ldrh	r3, [r7, #16]
 80012b2:	429a      	cmp	r2, r3
 80012b4:	d002      	beq.n	80012bc <driverSWLTC6804ReadCellVoltageRegisters+0x144>
          pec_error = -1;															                                     //The pec_error variable is simply set negative if any PEC errors are detected in the serial data
 80012b6:	23ff      	movs	r3, #255	; 0xff
 80012b8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        }
        data_counter=data_counter+2;												                               //Because the transmitted PEC code is 2 bytes long the data_counter must be incremented by 2 bytes to point to the next ICs cell voltage data
 80012bc:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80012c0:	3302      	adds	r3, #2
 80012c2:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
      for (uint8_t current_ic = 0 ; current_ic < total_ic; current_ic++) { 			           // executes for every LTC6804 in the daisy chain current_ic is used as the IC counter
 80012c6:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80012ca:	3301      	adds	r3, #1
 80012cc:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
 80012d0:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 80012d4:	79bb      	ldrb	r3, [r7, #6]
 80012d6:	429a      	cmp	r2, r3
 80012d8:	d391      	bcc.n	80011fe <driverSWLTC6804ReadCellVoltageRegisters+0x86>
    for(uint8_t cell_reg = 1; cell_reg<((driverSWLTC6804MaxNoOfCellPerModule/3)+1); cell_reg++) {        			 			                 //executes once for each of the LTC6804 cell voltage registers
 80012da:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 80012de:	3301      	adds	r3, #1
 80012e0:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 80012e4:	4b46      	ldr	r3, [pc, #280]	; (8001400 <driverSWLTC6804ReadCellVoltageRegisters+0x288>)
 80012e6:	781b      	ldrb	r3, [r3, #0]
 80012e8:	4a46      	ldr	r2, [pc, #280]	; (8001404 <driverSWLTC6804ReadCellVoltageRegisters+0x28c>)
 80012ea:	fba2 2303 	umull	r2, r3, r2, r3
 80012ee:	085b      	lsrs	r3, r3, #1
 80012f0:	b2db      	uxtb	r3, r3
 80012f2:	f897 2025 	ldrb.w	r2, [r7, #37]	; 0x25
 80012f6:	429a      	cmp	r2, r3
 80012f8:	f67f af73 	bls.w	80011e2 <driverSWLTC6804ReadCellVoltageRegisters+0x6a>
 80012fc:	e076      	b.n	80013ec <driverSWLTC6804ReadCellVoltageRegisters+0x274>
      }
    }
  }else{
    driverSWLTC6804ReadCellVoltageGroups(reg, total_ic,cell_data);
 80012fe:	79b9      	ldrb	r1, [r7, #6]
 8001300:	79fb      	ldrb	r3, [r7, #7]
 8001302:	697a      	ldr	r2, [r7, #20]
 8001304:	4618      	mov	r0, r3
 8001306:	f000 f87f 	bl	8001408 <driverSWLTC6804ReadCellVoltageGroups>
    for (uint8_t current_ic = 0 ; current_ic < total_ic; current_ic++) { 				           // executes for every LTC6804 in the daisy chain current_ic is used as the IC counter
 800130a:	2300      	movs	r3, #0
 800130c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8001310:	e067      	b.n	80013e2 <driverSWLTC6804ReadCellVoltageRegisters+0x26a>
		  for(uint8_t current_cell = 0; current_cell < CELL_IN_REG; current_cell++) {          // This loop parses the read back data into cell voltages, it loops once for each of the 3 cell voltage codes in the register
 8001312:	2300      	movs	r3, #0
 8001314:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
 8001318:	e02d      	b.n	8001376 <driverSWLTC6804ReadCellVoltageRegisters+0x1fe>
			  parsed_cell = cell_data[data_counter] + (cell_data[data_counter+1]<<8);            //Each cell code is received as two bytes and is combined to create the parsed cell voltage code
 800131a:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800131e:	697a      	ldr	r2, [r7, #20]
 8001320:	4413      	add	r3, r2
 8001322:	781b      	ldrb	r3, [r3, #0]
 8001324:	b29a      	uxth	r2, r3
 8001326:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800132a:	3301      	adds	r3, #1
 800132c:	6979      	ldr	r1, [r7, #20]
 800132e:	440b      	add	r3, r1
 8001330:	781b      	ldrb	r3, [r3, #0]
 8001332:	b29b      	uxth	r3, r3
 8001334:	021b      	lsls	r3, r3, #8
 8001336:	b29b      	uxth	r3, r3
 8001338:	4413      	add	r3, r2
 800133a:	81fb      	strh	r3, [r7, #14]
			  cell_codes[current_ic][current_cell + ((reg - 1) * CELL_IN_REG)] = 0x0000FFFF & parsed_cell;
 800133c:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8001340:	4622      	mov	r2, r4
 8001342:	fb02 f303 	mul.w	r3, r2, r3
 8001346:	005b      	lsls	r3, r3, #1
 8001348:	683a      	ldr	r2, [r7, #0]
 800134a:	4413      	add	r3, r2
 800134c:	f897 1021 	ldrb.w	r1, [r7, #33]	; 0x21
 8001350:	79fa      	ldrb	r2, [r7, #7]
 8001352:	3a01      	subs	r2, #1
 8001354:	7e78      	ldrb	r0, [r7, #25]
 8001356:	fb00 f202 	mul.w	r2, r0, r2
 800135a:	440a      	add	r2, r1
 800135c:	89f9      	ldrh	r1, [r7, #14]
 800135e:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
			  data_counter= data_counter + 2;     									                             //Because cell voltage codes are two bytes the data counter must increment by two for each parsed cell code
 8001362:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001366:	3302      	adds	r3, #2
 8001368:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
		  for(uint8_t current_cell = 0; current_cell < CELL_IN_REG; current_cell++) {          // This loop parses the read back data into cell voltages, it loops once for each of the 3 cell voltage codes in the register
 800136c:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8001370:	3301      	adds	r3, #1
 8001372:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
 8001376:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 800137a:	7e7b      	ldrb	r3, [r7, #25]
 800137c:	429a      	cmp	r2, r3
 800137e:	d3cc      	bcc.n	800131a <driverSWLTC6804ReadCellVoltageRegisters+0x1a2>
		  }
	    received_pec = (cell_data[data_counter] << 8 )+ cell_data[data_counter + 1];         //The received PEC for the current_ic is transmitted as the 7th and 8th after the 6 cell voltage data bytes
 8001380:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001384:	697a      	ldr	r2, [r7, #20]
 8001386:	4413      	add	r3, r2
 8001388:	781b      	ldrb	r3, [r3, #0]
 800138a:	b29b      	uxth	r3, r3
 800138c:	021b      	lsls	r3, r3, #8
 800138e:	b29a      	uxth	r2, r3
 8001390:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001394:	3301      	adds	r3, #1
 8001396:	6979      	ldr	r1, [r7, #20]
 8001398:	440b      	add	r3, r1
 800139a:	781b      	ldrb	r3, [r3, #0]
 800139c:	b29b      	uxth	r3, r3
 800139e:	4413      	add	r3, r2
 80013a0:	827b      	strh	r3, [r7, #18]
      data_pec = driverSWLTC6804CalcPEC15(BYT_IN_REG, &cell_data[current_ic * NUM_RX_BYT]);
 80013a2:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 80013a6:	7efa      	ldrb	r2, [r7, #27]
 80013a8:	fb02 f303 	mul.w	r3, r2, r3
 80013ac:	461a      	mov	r2, r3
 80013ae:	697b      	ldr	r3, [r7, #20]
 80013b0:	441a      	add	r2, r3
 80013b2:	7ebb      	ldrb	r3, [r7, #26]
 80013b4:	4611      	mov	r1, r2
 80013b6:	4618      	mov	r0, r3
 80013b8:	f000 fb72 	bl	8001aa0 <driverSWLTC6804CalcPEC15>
 80013bc:	4603      	mov	r3, r0
 80013be:	823b      	strh	r3, [r7, #16]

			if(received_pec != data_pec) {
 80013c0:	8a7a      	ldrh	r2, [r7, #18]
 80013c2:	8a3b      	ldrh	r3, [r7, #16]
 80013c4:	429a      	cmp	r2, r3
 80013c6:	d002      	beq.n	80013ce <driverSWLTC6804ReadCellVoltageRegisters+0x256>
			  pec_error = -1;															                                       //The pec_error variable is simply set negative if any PEC errors are detected in the serial data
 80013c8:	23ff      	movs	r3, #255	; 0xff
 80013ca:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		  }
		  data_counter= data_counter + 2; 											                               //Because the transmitted PEC code is 2 bytes long the data_counter must be incremented by 2 bytes to point to the next ICs cell voltage data
 80013ce:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80013d2:	3302      	adds	r3, #2
 80013d4:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
    for (uint8_t current_ic = 0 ; current_ic < total_ic; current_ic++) { 				           // executes for every LTC6804 in the daisy chain current_ic is used as the IC counter
 80013d8:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 80013dc:	3301      	adds	r3, #1
 80013de:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80013e2:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 80013e6:	79bb      	ldrb	r3, [r7, #6]
 80013e8:	429a      	cmp	r2, r3
 80013ea:	d392      	bcc.n	8001312 <driverSWLTC6804ReadCellVoltageRegisters+0x19a>
	  }
  }

  free(cell_data);
 80013ec:	6978      	ldr	r0, [r7, #20]
 80013ee:	f00c f8cb 	bl	800d588 <free>
  return(pec_error);
 80013f2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 80013f6:	4618      	mov	r0, r3
 80013f8:	372c      	adds	r7, #44	; 0x2c
 80013fa:	46bd      	mov	sp, r7
 80013fc:	bd90      	pop	{r4, r7, pc}
 80013fe:	bf00      	nop
 8001400:	20000211 	.word	0x20000211
 8001404:	aaaaaaab 	.word	0xaaaaaaab

08001408 <driverSWLTC6804ReadCellVoltageGroups>:

void driverSWLTC6804ReadCellVoltageGroups(uint8_t reg, uint8_t total_ic, uint8_t *data ) {
 8001408:	b580      	push	{r7, lr}
 800140a:	b084      	sub	sp, #16
 800140c:	af00      	add	r7, sp, #0
 800140e:	4603      	mov	r3, r0
 8001410:	603a      	str	r2, [r7, #0]
 8001412:	71fb      	strb	r3, [r7, #7]
 8001414:	460b      	mov	r3, r1
 8001416:	71bb      	strb	r3, [r7, #6]
  const uint8_t REG_LEN = 8; //number of bytes in each ICs register + 2 bytes for the PEC
 8001418:	2308      	movs	r3, #8
 800141a:	73fb      	strb	r3, [r7, #15]
  uint8_t cmd[4];
  uint16_t cmd_pec;

  if (reg == 1) {      //1: RDCVA
 800141c:	79fb      	ldrb	r3, [r7, #7]
 800141e:	2b01      	cmp	r3, #1
 8001420:	d104      	bne.n	800142c <driverSWLTC6804ReadCellVoltageGroups+0x24>
    cmd[1] = 0x04;
 8001422:	2304      	movs	r3, #4
 8001424:	727b      	strb	r3, [r7, #9]
    cmd[0] = 0x00;
 8001426:	2300      	movs	r3, #0
 8001428:	723b      	strb	r3, [r7, #8]
 800142a:	e026      	b.n	800147a <driverSWLTC6804ReadCellVoltageGroups+0x72>
  }else if(reg == 2) { //2: RDCVB
 800142c:	79fb      	ldrb	r3, [r7, #7]
 800142e:	2b02      	cmp	r3, #2
 8001430:	d104      	bne.n	800143c <driverSWLTC6804ReadCellVoltageGroups+0x34>
    cmd[1] = 0x06;
 8001432:	2306      	movs	r3, #6
 8001434:	727b      	strb	r3, [r7, #9]
    cmd[0] = 0x00;
 8001436:	2300      	movs	r3, #0
 8001438:	723b      	strb	r3, [r7, #8]
 800143a:	e01e      	b.n	800147a <driverSWLTC6804ReadCellVoltageGroups+0x72>
  }else if(reg == 3) { //3: RDCVC
 800143c:	79fb      	ldrb	r3, [r7, #7]
 800143e:	2b03      	cmp	r3, #3
 8001440:	d104      	bne.n	800144c <driverSWLTC6804ReadCellVoltageGroups+0x44>
    cmd[1] = 0x08;
 8001442:	2308      	movs	r3, #8
 8001444:	727b      	strb	r3, [r7, #9]
    cmd[0] = 0x00;
 8001446:	2300      	movs	r3, #0
 8001448:	723b      	strb	r3, [r7, #8]
 800144a:	e016      	b.n	800147a <driverSWLTC6804ReadCellVoltageGroups+0x72>
  }else if(reg == 4) { //4: RDCVD
 800144c:	79fb      	ldrb	r3, [r7, #7]
 800144e:	2b04      	cmp	r3, #4
 8001450:	d104      	bne.n	800145c <driverSWLTC6804ReadCellVoltageGroups+0x54>
    cmd[1] = 0x0A;
 8001452:	230a      	movs	r3, #10
 8001454:	727b      	strb	r3, [r7, #9]
    cmd[0] = 0x00;
 8001456:	2300      	movs	r3, #0
 8001458:	723b      	strb	r3, [r7, #8]
 800145a:	e00e      	b.n	800147a <driverSWLTC6804ReadCellVoltageGroups+0x72>
  }else if(reg == 5) { //5: RDCVE - LTC6812 & LTC6813 only
 800145c:	79fb      	ldrb	r3, [r7, #7]
 800145e:	2b05      	cmp	r3, #5
 8001460:	d104      	bne.n	800146c <driverSWLTC6804ReadCellVoltageGroups+0x64>
    cmd[1] = 0x09;
 8001462:	2309      	movs	r3, #9
 8001464:	727b      	strb	r3, [r7, #9]
    cmd[0] = 0x00;
 8001466:	2300      	movs	r3, #0
 8001468:	723b      	strb	r3, [r7, #8]
 800146a:	e006      	b.n	800147a <driverSWLTC6804ReadCellVoltageGroups+0x72>
  }else if(reg == 6) { //6: RDCVF -  LTC6813 only
 800146c:	79fb      	ldrb	r3, [r7, #7]
 800146e:	2b06      	cmp	r3, #6
 8001470:	d103      	bne.n	800147a <driverSWLTC6804ReadCellVoltageGroups+0x72>
    cmd[1] = 0x0B;
 8001472:	230b      	movs	r3, #11
 8001474:	727b      	strb	r3, [r7, #9]
    cmd[0] = 0x00;
 8001476:	2300      	movs	r3, #0
 8001478:	723b      	strb	r3, [r7, #8]
  }

  cmd_pec = driverSWLTC6804CalcPEC15(2, cmd);
 800147a:	f107 0308 	add.w	r3, r7, #8
 800147e:	4619      	mov	r1, r3
 8001480:	2002      	movs	r0, #2
 8001482:	f000 fb0d 	bl	8001aa0 <driverSWLTC6804CalcPEC15>
 8001486:	4603      	mov	r3, r0
 8001488:	81bb      	strh	r3, [r7, #12]
  cmd[2] = (uint8_t)(cmd_pec >> 8);
 800148a:	89bb      	ldrh	r3, [r7, #12]
 800148c:	0a1b      	lsrs	r3, r3, #8
 800148e:	b29b      	uxth	r3, r3
 8001490:	b2db      	uxtb	r3, r3
 8001492:	72bb      	strb	r3, [r7, #10]
  cmd[3] = (uint8_t)(cmd_pec);
 8001494:	89bb      	ldrh	r3, [r7, #12]
 8001496:	b2db      	uxtb	r3, r3
 8001498:	72fb      	strb	r3, [r7, #11]

  driverSWLTC6804WakeIC(); //This will guarantee that the LTC6804 isoSPI port is awake. This command can be removed.
 800149a:	f000 fbd0 	bl	8001c3e <driverSWLTC6804WakeIC>
	driverSWLTC6804WriteRead(cmd,4,data,(REG_LEN*total_ic));
 800149e:	7bfa      	ldrb	r2, [r7, #15]
 80014a0:	79bb      	ldrb	r3, [r7, #6]
 80014a2:	fb12 f303 	smulbb	r3, r2, r3
 80014a6:	b2db      	uxtb	r3, r3
 80014a8:	f107 0008 	add.w	r0, r7, #8
 80014ac:	683a      	ldr	r2, [r7, #0]
 80014ae:	2104      	movs	r1, #4
 80014b0:	f000 fbac 	bl	8001c0c <driverSWLTC6804WriteRead>
}
 80014b4:	bf00      	nop
 80014b6:	3710      	adds	r7, #16
 80014b8:	46bd      	mov	sp, r7
 80014ba:	bd80      	pop	{r7, pc}
 80014bc:	0000      	movs	r0, r0
	...

080014c0 <driverSWLTC6804WriteConfigRegister>:

  driverSWLTC6804WakeIC(); //This will guarantee that the LTC6804 isoSPI port is awake, this command can be removed.
	driverSWLTC6804WriteRead(cmd,4,data,(REG_LEN*total_ic));
}

void driverSWLTC6804WriteConfigRegister(uint8_t totalNumberOfLTCs, uint32_t *balanceEnableMaskArray, bool useArray) {
 80014c0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80014c4:	b08c      	sub	sp, #48	; 0x30
 80014c6:	af00      	add	r7, sp, #0
 80014c8:	4603      	mov	r3, r0
 80014ca:	6039      	str	r1, [r7, #0]
 80014cc:	71fb      	strb	r3, [r7, #7]
 80014ce:	4613      	mov	r3, r2
 80014d0:	71bb      	strb	r3, [r7, #6]
 80014d2:	466b      	mov	r3, sp
 80014d4:	461d      	mov	r5, r3
  const uint8_t BYTES_IN_REG = 6;
 80014d6:	2306      	movs	r3, #6
 80014d8:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
  const uint8_t CMD_LEN = 4+(8*totalNumberOfLTCs);
 80014dc:	79fb      	ldrb	r3, [r7, #7]
 80014de:	00db      	lsls	r3, r3, #3
 80014e0:	b2db      	uxtb	r3, r3
 80014e2:	3304      	adds	r3, #4
 80014e4:	f887 3020 	strb.w	r3, [r7, #32]
  uint8_t *cmd;
  uint16_t cfg_pec;
  uint8_t cmd_index; //command counter
	uint8_t tx_cfg[totalNumberOfLTCs][6];
 80014e8:	79fc      	ldrb	r4, [r7, #7]
 80014ea:	4623      	mov	r3, r4
 80014ec:	3b01      	subs	r3, #1
 80014ee:	61fb      	str	r3, [r7, #28]
 80014f0:	b2e0      	uxtb	r0, r4
 80014f2:	f04f 0100 	mov.w	r1, #0
 80014f6:	4602      	mov	r2, r0
 80014f8:	460b      	mov	r3, r1
 80014fa:	eb12 0a02 	adds.w	sl, r2, r2
 80014fe:	eb43 0b03 	adc.w	fp, r3, r3
 8001502:	4652      	mov	r2, sl
 8001504:	465b      	mov	r3, fp
 8001506:	1812      	adds	r2, r2, r0
 8001508:	eb41 0303 	adc.w	r3, r1, r3
 800150c:	f04f 0000 	mov.w	r0, #0
 8001510:	f04f 0100 	mov.w	r1, #0
 8001514:	0119      	lsls	r1, r3, #4
 8001516:	ea41 7112 	orr.w	r1, r1, r2, lsr #28
 800151a:	0110      	lsls	r0, r2, #4
 800151c:	4602      	mov	r2, r0
 800151e:	460b      	mov	r3, r1
 8001520:	4622      	mov	r2, r4
 8001522:	4613      	mov	r3, r2
 8001524:	005b      	lsls	r3, r3, #1
 8001526:	4413      	add	r3, r2
 8001528:	005b      	lsls	r3, r3, #1
 800152a:	b2e0      	uxtb	r0, r4
 800152c:	f04f 0100 	mov.w	r1, #0
 8001530:	4602      	mov	r2, r0
 8001532:	460b      	mov	r3, r1
 8001534:	eb12 0802 	adds.w	r8, r2, r2
 8001538:	eb43 0903 	adc.w	r9, r3, r3
 800153c:	4642      	mov	r2, r8
 800153e:	464b      	mov	r3, r9
 8001540:	1812      	adds	r2, r2, r0
 8001542:	eb41 0303 	adc.w	r3, r1, r3
 8001546:	f04f 0000 	mov.w	r0, #0
 800154a:	f04f 0100 	mov.w	r1, #0
 800154e:	0119      	lsls	r1, r3, #4
 8001550:	ea41 7112 	orr.w	r1, r1, r2, lsr #28
 8001554:	0110      	lsls	r0, r2, #4
 8001556:	4602      	mov	r2, r0
 8001558:	460b      	mov	r3, r1
 800155a:	4622      	mov	r2, r4
 800155c:	4613      	mov	r3, r2
 800155e:	005b      	lsls	r3, r3, #1
 8001560:	4413      	add	r3, r2
 8001562:	005b      	lsls	r3, r3, #1
 8001564:	3307      	adds	r3, #7
 8001566:	08db      	lsrs	r3, r3, #3
 8001568:	00db      	lsls	r3, r3, #3
 800156a:	ebad 0d03 	sub.w	sp, sp, r3
 800156e:	466b      	mov	r3, sp
 8001570:	3300      	adds	r3, #0
 8001572:	61bb      	str	r3, [r7, #24]
	uint16_t VuV = driverSWLTC6804ConfigStruct.CellUnderVoltageLimit/(16*0.0001);
 8001574:	4ba2      	ldr	r3, [pc, #648]	; (8001800 <driverSWLTC6804WriteConfigRegister+0x340>)
 8001576:	699b      	ldr	r3, [r3, #24]
 8001578:	4618      	mov	r0, r3
 800157a:	f7fe ffe5 	bl	8000548 <__aeabi_f2d>
 800157e:	a39e      	add	r3, pc, #632	; (adr r3, 80017f8 <driverSWLTC6804WriteConfigRegister+0x338>)
 8001580:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001584:	f7ff f962 	bl	800084c <__aeabi_ddiv>
 8001588:	4602      	mov	r2, r0
 800158a:	460b      	mov	r3, r1
 800158c:	4610      	mov	r0, r2
 800158e:	4619      	mov	r1, r3
 8001590:	f7ff fb0a 	bl	8000ba8 <__aeabi_d2uiz>
 8001594:	4603      	mov	r3, r0
 8001596:	82fb      	strh	r3, [r7, #22]
	uint16_t VoV = driverSWLTC6804ConfigStruct.CellOverVoltageLimit/(16*0.0001);
 8001598:	4b99      	ldr	r3, [pc, #612]	; (8001800 <driverSWLTC6804WriteConfigRegister+0x340>)
 800159a:	69db      	ldr	r3, [r3, #28]
 800159c:	4618      	mov	r0, r3
 800159e:	f7fe ffd3 	bl	8000548 <__aeabi_f2d>
 80015a2:	a395      	add	r3, pc, #596	; (adr r3, 80017f8 <driverSWLTC6804WriteConfigRegister+0x338>)
 80015a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015a8:	f7ff f950 	bl	800084c <__aeabi_ddiv>
 80015ac:	4602      	mov	r2, r0
 80015ae:	460b      	mov	r3, r1
 80015b0:	4610      	mov	r0, r2
 80015b2:	4619      	mov	r1, r3
 80015b4:	f7ff faf8 	bl	8000ba8 <__aeabi_d2uiz>
 80015b8:	4603      	mov	r3, r0
 80015ba:	82bb      	strh	r3, [r7, #20]
	uint32_t activeBalanceMask=0;
 80015bc:	2300      	movs	r3, #0
 80015be:	627b      	str	r3, [r7, #36]	; 0x24

  for(int i = 0; i<totalNumberOfLTCs;i++) {
 80015c0:	2300      	movs	r3, #0
 80015c2:	62bb      	str	r3, [r7, #40]	; 0x28
 80015c4:	e08d      	b.n	80016e2 <driverSWLTC6804WriteConfigRegister+0x222>
		if(useArray)
 80015c6:	79bb      	ldrb	r3, [r7, #6]
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	d006      	beq.n	80015da <driverSWLTC6804WriteConfigRegister+0x11a>
			activeBalanceMask = balanceEnableMaskArray[i];
 80015cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80015ce:	009b      	lsls	r3, r3, #2
 80015d0:	683a      	ldr	r2, [r7, #0]
 80015d2:	4413      	add	r3, r2
 80015d4:	681b      	ldr	r3, [r3, #0]
 80015d6:	627b      	str	r3, [r7, #36]	; 0x24
 80015d8:	e002      	b.n	80015e0 <driverSWLTC6804WriteConfigRegister+0x120>
		else
			activeBalanceMask = driverSWLTC6804ConfigStruct.DisChargeEnableMask;
 80015da:	4b89      	ldr	r3, [pc, #548]	; (8001800 <driverSWLTC6804WriteConfigRegister+0x340>)
 80015dc:	691b      	ldr	r3, [r3, #16]
 80015de:	627b      	str	r3, [r7, #36]	; 0x24

    tx_cfg[i][0] = (driverSWLTC6804ConfigStruct.GPIO5 << 7) | (driverSWLTC6804ConfigStruct.GPIO4 << 6) | (driverSWLTC6804ConfigStruct.GPIO3 << 5) | (driverSWLTC6804ConfigStruct.GPIO2 << 4) | (driverSWLTC6804ConfigStruct.GPIO1 << 3) | (driverSWLTC6804ConfigStruct.ReferenceON << 2) | (driverSWLTC6804ConfigStruct.ADCOption);
 80015e0:	4b87      	ldr	r3, [pc, #540]	; (8001800 <driverSWLTC6804WriteConfigRegister+0x340>)
 80015e2:	791b      	ldrb	r3, [r3, #4]
 80015e4:	01db      	lsls	r3, r3, #7
 80015e6:	b25a      	sxtb	r2, r3
 80015e8:	4b85      	ldr	r3, [pc, #532]	; (8001800 <driverSWLTC6804WriteConfigRegister+0x340>)
 80015ea:	78db      	ldrb	r3, [r3, #3]
 80015ec:	019b      	lsls	r3, r3, #6
 80015ee:	b25b      	sxtb	r3, r3
 80015f0:	4313      	orrs	r3, r2
 80015f2:	b25a      	sxtb	r2, r3
 80015f4:	4b82      	ldr	r3, [pc, #520]	; (8001800 <driverSWLTC6804WriteConfigRegister+0x340>)
 80015f6:	789b      	ldrb	r3, [r3, #2]
 80015f8:	015b      	lsls	r3, r3, #5
 80015fa:	b25b      	sxtb	r3, r3
 80015fc:	4313      	orrs	r3, r2
 80015fe:	b25a      	sxtb	r2, r3
 8001600:	4b7f      	ldr	r3, [pc, #508]	; (8001800 <driverSWLTC6804WriteConfigRegister+0x340>)
 8001602:	785b      	ldrb	r3, [r3, #1]
 8001604:	011b      	lsls	r3, r3, #4
 8001606:	b25b      	sxtb	r3, r3
 8001608:	4313      	orrs	r3, r2
 800160a:	b25a      	sxtb	r2, r3
 800160c:	4b7c      	ldr	r3, [pc, #496]	; (8001800 <driverSWLTC6804WriteConfigRegister+0x340>)
 800160e:	781b      	ldrb	r3, [r3, #0]
 8001610:	00db      	lsls	r3, r3, #3
 8001612:	b25b      	sxtb	r3, r3
 8001614:	4313      	orrs	r3, r2
 8001616:	b25a      	sxtb	r2, r3
 8001618:	4b79      	ldr	r3, [pc, #484]	; (8001800 <driverSWLTC6804WriteConfigRegister+0x340>)
 800161a:	7a5b      	ldrb	r3, [r3, #9]
 800161c:	009b      	lsls	r3, r3, #2
 800161e:	b25b      	sxtb	r3, r3
 8001620:	4313      	orrs	r3, r2
 8001622:	b25a      	sxtb	r2, r3
 8001624:	4b76      	ldr	r3, [pc, #472]	; (8001800 <driverSWLTC6804WriteConfigRegister+0x340>)
 8001626:	7adb      	ldrb	r3, [r3, #11]
 8001628:	b25b      	sxtb	r3, r3
 800162a:	4313      	orrs	r3, r2
 800162c:	b25b      	sxtb	r3, r3
 800162e:	b2d8      	uxtb	r0, r3
 8001630:	69b9      	ldr	r1, [r7, #24]
 8001632:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001634:	4613      	mov	r3, r2
 8001636:	005b      	lsls	r3, r3, #1
 8001638:	4413      	add	r3, r2
 800163a:	005b      	lsls	r3, r3, #1
 800163c:	440b      	add	r3, r1
 800163e:	4602      	mov	r2, r0
 8001640:	701a      	strb	r2, [r3, #0]
    tx_cfg[i][1] = (VuV & 0xFF) ;
 8001642:	8afb      	ldrh	r3, [r7, #22]
 8001644:	b2d8      	uxtb	r0, r3
 8001646:	69b9      	ldr	r1, [r7, #24]
 8001648:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800164a:	4613      	mov	r3, r2
 800164c:	005b      	lsls	r3, r3, #1
 800164e:	4413      	add	r3, r2
 8001650:	005b      	lsls	r3, r3, #1
 8001652:	440b      	add	r3, r1
 8001654:	3301      	adds	r3, #1
 8001656:	4602      	mov	r2, r0
 8001658:	701a      	strb	r2, [r3, #0]
    tx_cfg[i][2] = ((VoV & 0x0F) << 4) | (VuV >> 8) ;
 800165a:	8abb      	ldrh	r3, [r7, #20]
 800165c:	011b      	lsls	r3, r3, #4
 800165e:	b25a      	sxtb	r2, r3
 8001660:	8afb      	ldrh	r3, [r7, #22]
 8001662:	0a1b      	lsrs	r3, r3, #8
 8001664:	b29b      	uxth	r3, r3
 8001666:	b25b      	sxtb	r3, r3
 8001668:	4313      	orrs	r3, r2
 800166a:	b25b      	sxtb	r3, r3
 800166c:	b2d8      	uxtb	r0, r3
 800166e:	69b9      	ldr	r1, [r7, #24]
 8001670:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001672:	4613      	mov	r3, r2
 8001674:	005b      	lsls	r3, r3, #1
 8001676:	4413      	add	r3, r2
 8001678:	005b      	lsls	r3, r3, #1
 800167a:	440b      	add	r3, r1
 800167c:	3302      	adds	r3, #2
 800167e:	4602      	mov	r2, r0
 8001680:	701a      	strb	r2, [r3, #0]
    tx_cfg[i][3] = (VoV >> 4) ;
 8001682:	8abb      	ldrh	r3, [r7, #20]
 8001684:	091b      	lsrs	r3, r3, #4
 8001686:	b29b      	uxth	r3, r3
 8001688:	b2d8      	uxtb	r0, r3
 800168a:	69b9      	ldr	r1, [r7, #24]
 800168c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800168e:	4613      	mov	r3, r2
 8001690:	005b      	lsls	r3, r3, #1
 8001692:	4413      	add	r3, r2
 8001694:	005b      	lsls	r3, r3, #1
 8001696:	440b      	add	r3, r1
 8001698:	3303      	adds	r3, #3
 800169a:	4602      	mov	r2, r0
 800169c:	701a      	strb	r2, [r3, #0]
    tx_cfg[i][4] = (activeBalanceMask & 0xFF) ;
 800169e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016a0:	b2d8      	uxtb	r0, r3
 80016a2:	69b9      	ldr	r1, [r7, #24]
 80016a4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80016a6:	4613      	mov	r3, r2
 80016a8:	005b      	lsls	r3, r3, #1
 80016aa:	4413      	add	r3, r2
 80016ac:	005b      	lsls	r3, r3, #1
 80016ae:	440b      	add	r3, r1
 80016b0:	3304      	adds	r3, #4
 80016b2:	4602      	mov	r2, r0
 80016b4:	701a      	strb	r2, [r3, #0]
    tx_cfg[i][5] = ((driverSWLTC6804ConfigStruct.DischargeTimout & 0x0F) << 4) | (activeBalanceMask >> 8) ;
 80016b6:	4b52      	ldr	r3, [pc, #328]	; (8001800 <driverSWLTC6804WriteConfigRegister+0x340>)
 80016b8:	7d1b      	ldrb	r3, [r3, #20]
 80016ba:	011b      	lsls	r3, r3, #4
 80016bc:	b2da      	uxtb	r2, r3
 80016be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016c0:	0a1b      	lsrs	r3, r3, #8
 80016c2:	b2db      	uxtb	r3, r3
 80016c4:	4313      	orrs	r3, r2
 80016c6:	b2d8      	uxtb	r0, r3
 80016c8:	69b9      	ldr	r1, [r7, #24]
 80016ca:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80016cc:	4613      	mov	r3, r2
 80016ce:	005b      	lsls	r3, r3, #1
 80016d0:	4413      	add	r3, r2
 80016d2:	005b      	lsls	r3, r3, #1
 80016d4:	440b      	add	r3, r1
 80016d6:	3305      	adds	r3, #5
 80016d8:	4602      	mov	r2, r0
 80016da:	701a      	strb	r2, [r3, #0]
  for(int i = 0; i<totalNumberOfLTCs;i++) {
 80016dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80016de:	3301      	adds	r3, #1
 80016e0:	62bb      	str	r3, [r7, #40]	; 0x28
 80016e2:	79fb      	ldrb	r3, [r7, #7]
 80016e4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80016e6:	429a      	cmp	r2, r3
 80016e8:	f6ff af6d 	blt.w	80015c6 <driverSWLTC6804WriteConfigRegister+0x106>
  }

  cmd = (uint8_t *)malloc(CMD_LEN*sizeof(uint8_t));
 80016ec:	f897 3020 	ldrb.w	r3, [r7, #32]
 80016f0:	4618      	mov	r0, r3
 80016f2:	f00b ff41 	bl	800d578 <malloc>
 80016f6:	4603      	mov	r3, r0
 80016f8:	613b      	str	r3, [r7, #16]
  cmd[0] = 0x00; // config register command
 80016fa:	693b      	ldr	r3, [r7, #16]
 80016fc:	2200      	movs	r2, #0
 80016fe:	701a      	strb	r2, [r3, #0]
  cmd[1] = 0x01; // config register command
 8001700:	693b      	ldr	r3, [r7, #16]
 8001702:	3301      	adds	r3, #1
 8001704:	2201      	movs	r2, #1
 8001706:	701a      	strb	r2, [r3, #0]
  cmd[2] = 0x3d; // PEC
 8001708:	693b      	ldr	r3, [r7, #16]
 800170a:	3302      	adds	r3, #2
 800170c:	223d      	movs	r2, #61	; 0x3d
 800170e:	701a      	strb	r2, [r3, #0]
  cmd[3] = 0x6e; // PEC
 8001710:	693b      	ldr	r3, [r7, #16]
 8001712:	3303      	adds	r3, #3
 8001714:	226e      	movs	r2, #110	; 0x6e
 8001716:	701a      	strb	r2, [r3, #0]
  cmd_index = 4;
 8001718:	2304      	movs	r3, #4
 800171a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  for (uint8_t current_ic = totalNumberOfLTCs; current_ic > 0; current_ic--) { 			// executes for each LTC6804 in daisy chain, this loops starts with the last IC on the stack. The first configuration written is received by the last IC in the daisy chain
 800171e:	79fb      	ldrb	r3, [r7, #7]
 8001720:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8001724:	e051      	b.n	80017ca <driverSWLTC6804WriteConfigRegister+0x30a>
    for (uint8_t current_byte = 0; current_byte < BYTES_IN_REG; current_byte++) { // executes for each of the 6 bytes in the CFGR register current_byte is the byte counter
 8001726:	2300      	movs	r3, #0
 8001728:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800172c:	e01b      	b.n	8001766 <driverSWLTC6804WriteConfigRegister+0x2a6>
      cmd[cmd_index] = tx_cfg[current_ic-1][current_byte]; 						//adding the config data to the array to be sent
 800172e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001732:	1e5a      	subs	r2, r3, #1
 8001734:	f897 0022 	ldrb.w	r0, [r7, #34]	; 0x22
 8001738:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800173c:	6939      	ldr	r1, [r7, #16]
 800173e:	4419      	add	r1, r3
 8001740:	69bc      	ldr	r4, [r7, #24]
 8001742:	4613      	mov	r3, r2
 8001744:	005b      	lsls	r3, r3, #1
 8001746:	4413      	add	r3, r2
 8001748:	005b      	lsls	r3, r3, #1
 800174a:	4423      	add	r3, r4
 800174c:	4403      	add	r3, r0
 800174e:	781b      	ldrb	r3, [r3, #0]
 8001750:	700b      	strb	r3, [r1, #0]
      cmd_index = cmd_index + 1;
 8001752:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8001756:	3301      	adds	r3, #1
 8001758:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    for (uint8_t current_byte = 0; current_byte < BYTES_IN_REG; current_byte++) { // executes for each of the 6 bytes in the CFGR register current_byte is the byte counter
 800175c:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8001760:	3301      	adds	r3, #1
 8001762:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8001766:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 800176a:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 800176e:	429a      	cmp	r2, r3
 8001770:	d3dd      	bcc.n	800172e <driverSWLTC6804WriteConfigRegister+0x26e>
    }
    cfg_pec = (uint16_t)driverSWLTC6804CalcPEC15(BYTES_IN_REG, &tx_cfg[current_ic-1][0]);		// calculating the PEC for each ICs configuration register data
 8001772:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001776:	1e5a      	subs	r2, r3, #1
 8001778:	4613      	mov	r3, r2
 800177a:	005b      	lsls	r3, r3, #1
 800177c:	4413      	add	r3, r2
 800177e:	005b      	lsls	r3, r3, #1
 8001780:	69ba      	ldr	r2, [r7, #24]
 8001782:	441a      	add	r2, r3
 8001784:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8001788:	4611      	mov	r1, r2
 800178a:	4618      	mov	r0, r3
 800178c:	f000 f988 	bl	8001aa0 <driverSWLTC6804CalcPEC15>
 8001790:	4603      	mov	r3, r0
 8001792:	81fb      	strh	r3, [r7, #14]
    cmd[cmd_index] = (uint8_t)(cfg_pec >> 8);
 8001794:	89fb      	ldrh	r3, [r7, #14]
 8001796:	0a1b      	lsrs	r3, r3, #8
 8001798:	b299      	uxth	r1, r3
 800179a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800179e:	693a      	ldr	r2, [r7, #16]
 80017a0:	4413      	add	r3, r2
 80017a2:	b2ca      	uxtb	r2, r1
 80017a4:	701a      	strb	r2, [r3, #0]
    cmd[cmd_index + 1] = (uint8_t)cfg_pec;
 80017a6:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80017aa:	3301      	adds	r3, #1
 80017ac:	693a      	ldr	r2, [r7, #16]
 80017ae:	4413      	add	r3, r2
 80017b0:	89fa      	ldrh	r2, [r7, #14]
 80017b2:	b2d2      	uxtb	r2, r2
 80017b4:	701a      	strb	r2, [r3, #0]
    cmd_index = cmd_index + 2;
 80017b6:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80017ba:	3302      	adds	r3, #2
 80017bc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  for (uint8_t current_ic = totalNumberOfLTCs; current_ic > 0; current_ic--) { 			// executes for each LTC6804 in daisy chain, this loops starts with the last IC on the stack. The first configuration written is received by the last IC in the daisy chain
 80017c0:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80017c4:	3b01      	subs	r3, #1
 80017c6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 80017ca:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80017ce:	2b00      	cmp	r3, #0
 80017d0:	d1a9      	bne.n	8001726 <driverSWLTC6804WriteConfigRegister+0x266>
  }

	driverSWLTC6804WakeIC();
 80017d2:	f000 fa34 	bl	8001c3e <driverSWLTC6804WakeIC>
	driverSWLTC6804Write(cmd,CMD_LEN);
 80017d6:	f897 3020 	ldrb.w	r3, [r7, #32]
 80017da:	4619      	mov	r1, r3
 80017dc:	6938      	ldr	r0, [r7, #16]
 80017de:	f000 fa04 	bl	8001bea <driverSWLTC6804Write>
  free(cmd);
 80017e2:	6938      	ldr	r0, [r7, #16]
 80017e4:	f00b fed0 	bl	800d588 <free>
 80017e8:	46ad      	mov	sp, r5
}
 80017ea:	bf00      	nop
 80017ec:	3730      	adds	r7, #48	; 0x30
 80017ee:	46bd      	mov	sp, r7
 80017f0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80017f4:	f3af 8000 	nop.w
 80017f8:	eb1c432d 	.word	0xeb1c432d
 80017fc:	3f5a36e2 	.word	0x3f5a36e2
 8001800:	200004c0 	.word	0x200004c0

08001804 <driverSWLTC6804WriteConfigRegisterB>:

void driverSWLTC6804WriteConfigRegisterB(uint8_t totalNumberOfLTCs, uint32_t *balanceEnableMaskArray, bool useArray) {
 8001804:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001808:	b08a      	sub	sp, #40	; 0x28
 800180a:	af00      	add	r7, sp, #0
 800180c:	4603      	mov	r3, r0
 800180e:	6039      	str	r1, [r7, #0]
 8001810:	71fb      	strb	r3, [r7, #7]
 8001812:	4613      	mov	r3, r2
 8001814:	71bb      	strb	r3, [r7, #6]
 8001816:	466b      	mov	r3, sp
 8001818:	461d      	mov	r5, r3
  const uint8_t BYTES_IN_REG = 6;
 800181a:	2306      	movs	r3, #6
 800181c:	767b      	strb	r3, [r7, #25]
  const uint8_t CMD_LEN = 4+(8*totalNumberOfLTCs);
 800181e:	79fb      	ldrb	r3, [r7, #7]
 8001820:	00db      	lsls	r3, r3, #3
 8001822:	b2db      	uxtb	r3, r3
 8001824:	3304      	adds	r3, #4
 8001826:	763b      	strb	r3, [r7, #24]
  uint8_t *cmd;
  uint16_t cfg_pec;
  uint8_t cmd_index; //command counter
	uint8_t tx_cfg[totalNumberOfLTCs][6];
 8001828:	79fc      	ldrb	r4, [r7, #7]
 800182a:	4623      	mov	r3, r4
 800182c:	3b01      	subs	r3, #1
 800182e:	617b      	str	r3, [r7, #20]
 8001830:	b2e0      	uxtb	r0, r4
 8001832:	f04f 0100 	mov.w	r1, #0
 8001836:	4602      	mov	r2, r0
 8001838:	460b      	mov	r3, r1
 800183a:	eb12 0a02 	adds.w	sl, r2, r2
 800183e:	eb43 0b03 	adc.w	fp, r3, r3
 8001842:	4652      	mov	r2, sl
 8001844:	465b      	mov	r3, fp
 8001846:	1812      	adds	r2, r2, r0
 8001848:	eb41 0303 	adc.w	r3, r1, r3
 800184c:	f04f 0000 	mov.w	r0, #0
 8001850:	f04f 0100 	mov.w	r1, #0
 8001854:	0119      	lsls	r1, r3, #4
 8001856:	ea41 7112 	orr.w	r1, r1, r2, lsr #28
 800185a:	0110      	lsls	r0, r2, #4
 800185c:	4602      	mov	r2, r0
 800185e:	460b      	mov	r3, r1
 8001860:	4622      	mov	r2, r4
 8001862:	4613      	mov	r3, r2
 8001864:	005b      	lsls	r3, r3, #1
 8001866:	4413      	add	r3, r2
 8001868:	005b      	lsls	r3, r3, #1
 800186a:	b2e0      	uxtb	r0, r4
 800186c:	f04f 0100 	mov.w	r1, #0
 8001870:	4602      	mov	r2, r0
 8001872:	460b      	mov	r3, r1
 8001874:	eb12 0802 	adds.w	r8, r2, r2
 8001878:	eb43 0903 	adc.w	r9, r3, r3
 800187c:	4642      	mov	r2, r8
 800187e:	464b      	mov	r3, r9
 8001880:	1812      	adds	r2, r2, r0
 8001882:	eb41 0303 	adc.w	r3, r1, r3
 8001886:	f04f 0000 	mov.w	r0, #0
 800188a:	f04f 0100 	mov.w	r1, #0
 800188e:	0119      	lsls	r1, r3, #4
 8001890:	ea41 7112 	orr.w	r1, r1, r2, lsr #28
 8001894:	0110      	lsls	r0, r2, #4
 8001896:	4602      	mov	r2, r0
 8001898:	460b      	mov	r3, r1
 800189a:	4622      	mov	r2, r4
 800189c:	4613      	mov	r3, r2
 800189e:	005b      	lsls	r3, r3, #1
 80018a0:	4413      	add	r3, r2
 80018a2:	005b      	lsls	r3, r3, #1
 80018a4:	3307      	adds	r3, #7
 80018a6:	08db      	lsrs	r3, r3, #3
 80018a8:	00db      	lsls	r3, r3, #3
 80018aa:	ebad 0d03 	sub.w	sp, sp, r3
 80018ae:	466b      	mov	r3, sp
 80018b0:	3300      	adds	r3, #0
 80018b2:	613b      	str	r3, [r7, #16]
	uint32_t activeBalanceMask=0;
 80018b4:	2300      	movs	r3, #0
 80018b6:	61fb      	str	r3, [r7, #28]
	uint16_t cmd_pec;

  for(int i = 0; i<totalNumberOfLTCs;i++) {
 80018b8:	2300      	movs	r3, #0
 80018ba:	623b      	str	r3, [r7, #32]
 80018bc:	e06c      	b.n	8001998 <driverSWLTC6804WriteConfigRegisterB+0x194>
		if(useArray)
 80018be:	79bb      	ldrb	r3, [r7, #6]
 80018c0:	2b00      	cmp	r3, #0
 80018c2:	d006      	beq.n	80018d2 <driverSWLTC6804WriteConfigRegisterB+0xce>
			activeBalanceMask = balanceEnableMaskArray[i];
 80018c4:	6a3b      	ldr	r3, [r7, #32]
 80018c6:	009b      	lsls	r3, r3, #2
 80018c8:	683a      	ldr	r2, [r7, #0]
 80018ca:	4413      	add	r3, r2
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	61fb      	str	r3, [r7, #28]
 80018d0:	e002      	b.n	80018d8 <driverSWLTC6804WriteConfigRegisterB+0xd4>
		else
			activeBalanceMask = driverSWLTC6804ConfigStruct.DisChargeEnableMask;
 80018d2:	4b72      	ldr	r3, [pc, #456]	; (8001a9c <driverSWLTC6804WriteConfigRegisterB+0x298>)
 80018d4:	691b      	ldr	r3, [r3, #16]
 80018d6:	61fb      	str	r3, [r7, #28]


    tx_cfg[i][0] = ((activeBalanceMask >> 8 ) & 0x000000F0) | (driverSWLTC6804ConfigStruct.GPIO9 << 3) | (driverSWLTC6804ConfigStruct.GPIO8 << 2) | (driverSWLTC6804ConfigStruct.GPIO7 << 1) | (driverSWLTC6804ConfigStruct.GPIO6) ;
 80018d8:	69fb      	ldr	r3, [r7, #28]
 80018da:	0a1b      	lsrs	r3, r3, #8
 80018dc:	b2db      	uxtb	r3, r3
 80018de:	f023 030f 	bic.w	r3, r3, #15
 80018e2:	b2da      	uxtb	r2, r3
 80018e4:	4b6d      	ldr	r3, [pc, #436]	; (8001a9c <driverSWLTC6804WriteConfigRegisterB+0x298>)
 80018e6:	7a1b      	ldrb	r3, [r3, #8]
 80018e8:	00db      	lsls	r3, r3, #3
 80018ea:	b2db      	uxtb	r3, r3
 80018ec:	4313      	orrs	r3, r2
 80018ee:	b2da      	uxtb	r2, r3
 80018f0:	4b6a      	ldr	r3, [pc, #424]	; (8001a9c <driverSWLTC6804WriteConfigRegisterB+0x298>)
 80018f2:	79db      	ldrb	r3, [r3, #7]
 80018f4:	009b      	lsls	r3, r3, #2
 80018f6:	b2db      	uxtb	r3, r3
 80018f8:	4313      	orrs	r3, r2
 80018fa:	b2da      	uxtb	r2, r3
 80018fc:	4b67      	ldr	r3, [pc, #412]	; (8001a9c <driverSWLTC6804WriteConfigRegisterB+0x298>)
 80018fe:	799b      	ldrb	r3, [r3, #6]
 8001900:	005b      	lsls	r3, r3, #1
 8001902:	b2db      	uxtb	r3, r3
 8001904:	4313      	orrs	r3, r2
 8001906:	b2db      	uxtb	r3, r3
 8001908:	4a64      	ldr	r2, [pc, #400]	; (8001a9c <driverSWLTC6804WriteConfigRegisterB+0x298>)
 800190a:	7952      	ldrb	r2, [r2, #5]
 800190c:	4313      	orrs	r3, r2
 800190e:	b2d8      	uxtb	r0, r3
 8001910:	6939      	ldr	r1, [r7, #16]
 8001912:	6a3a      	ldr	r2, [r7, #32]
 8001914:	4613      	mov	r3, r2
 8001916:	005b      	lsls	r3, r3, #1
 8001918:	4413      	add	r3, r2
 800191a:	005b      	lsls	r3, r3, #1
 800191c:	440b      	add	r3, r1
 800191e:	4602      	mov	r2, r0
 8001920:	701a      	strb	r2, [r3, #0]
    tx_cfg[i][1] = ((activeBalanceMask >> 16 ) & 0x00000003) ;
 8001922:	69fb      	ldr	r3, [r7, #28]
 8001924:	0c1b      	lsrs	r3, r3, #16
 8001926:	b2db      	uxtb	r3, r3
 8001928:	f003 0303 	and.w	r3, r3, #3
 800192c:	b2d8      	uxtb	r0, r3
 800192e:	6939      	ldr	r1, [r7, #16]
 8001930:	6a3a      	ldr	r2, [r7, #32]
 8001932:	4613      	mov	r3, r2
 8001934:	005b      	lsls	r3, r3, #1
 8001936:	4413      	add	r3, r2
 8001938:	005b      	lsls	r3, r3, #1
 800193a:	440b      	add	r3, r1
 800193c:	3301      	adds	r3, #1
 800193e:	4602      	mov	r2, r0
 8001940:	701a      	strb	r2, [r3, #0]
		tx_cfg[i][2] = 0;
 8001942:	6939      	ldr	r1, [r7, #16]
 8001944:	6a3a      	ldr	r2, [r7, #32]
 8001946:	4613      	mov	r3, r2
 8001948:	005b      	lsls	r3, r3, #1
 800194a:	4413      	add	r3, r2
 800194c:	005b      	lsls	r3, r3, #1
 800194e:	440b      	add	r3, r1
 8001950:	3302      	adds	r3, #2
 8001952:	2200      	movs	r2, #0
 8001954:	701a      	strb	r2, [r3, #0]
		tx_cfg[i][3] = 0;
 8001956:	6939      	ldr	r1, [r7, #16]
 8001958:	6a3a      	ldr	r2, [r7, #32]
 800195a:	4613      	mov	r3, r2
 800195c:	005b      	lsls	r3, r3, #1
 800195e:	4413      	add	r3, r2
 8001960:	005b      	lsls	r3, r3, #1
 8001962:	440b      	add	r3, r1
 8001964:	3303      	adds	r3, #3
 8001966:	2200      	movs	r2, #0
 8001968:	701a      	strb	r2, [r3, #0]
		tx_cfg[i][4] = 0;
 800196a:	6939      	ldr	r1, [r7, #16]
 800196c:	6a3a      	ldr	r2, [r7, #32]
 800196e:	4613      	mov	r3, r2
 8001970:	005b      	lsls	r3, r3, #1
 8001972:	4413      	add	r3, r2
 8001974:	005b      	lsls	r3, r3, #1
 8001976:	440b      	add	r3, r1
 8001978:	3304      	adds	r3, #4
 800197a:	2200      	movs	r2, #0
 800197c:	701a      	strb	r2, [r3, #0]
		tx_cfg[i][5] = 0;
 800197e:	6939      	ldr	r1, [r7, #16]
 8001980:	6a3a      	ldr	r2, [r7, #32]
 8001982:	4613      	mov	r3, r2
 8001984:	005b      	lsls	r3, r3, #1
 8001986:	4413      	add	r3, r2
 8001988:	005b      	lsls	r3, r3, #1
 800198a:	440b      	add	r3, r1
 800198c:	3305      	adds	r3, #5
 800198e:	2200      	movs	r2, #0
 8001990:	701a      	strb	r2, [r3, #0]
  for(int i = 0; i<totalNumberOfLTCs;i++) {
 8001992:	6a3b      	ldr	r3, [r7, #32]
 8001994:	3301      	adds	r3, #1
 8001996:	623b      	str	r3, [r7, #32]
 8001998:	79fb      	ldrb	r3, [r7, #7]
 800199a:	6a3a      	ldr	r2, [r7, #32]
 800199c:	429a      	cmp	r2, r3
 800199e:	db8e      	blt.n	80018be <driverSWLTC6804WriteConfigRegisterB+0xba>
  }

  cmd = (uint8_t *)malloc(CMD_LEN*sizeof(uint8_t));
 80019a0:	7e3b      	ldrb	r3, [r7, #24]
 80019a2:	4618      	mov	r0, r3
 80019a4:	f00b fde8 	bl	800d578 <malloc>
 80019a8:	4603      	mov	r3, r0
 80019aa:	60fb      	str	r3, [r7, #12]
  cmd[0] = 0x00; // config register B command
 80019ac:	68fb      	ldr	r3, [r7, #12]
 80019ae:	2200      	movs	r2, #0
 80019b0:	701a      	strb	r2, [r3, #0]
  cmd[1] = 0x24; // config register B command
 80019b2:	68fb      	ldr	r3, [r7, #12]
 80019b4:	3301      	adds	r3, #1
 80019b6:	2224      	movs	r2, #36	; 0x24
 80019b8:	701a      	strb	r2, [r3, #0]
  cmd_pec = driverSWLTC6804CalcPEC15(2, cmd);
 80019ba:	68f9      	ldr	r1, [r7, #12]
 80019bc:	2002      	movs	r0, #2
 80019be:	f000 f86f 	bl	8001aa0 <driverSWLTC6804CalcPEC15>
 80019c2:	4603      	mov	r3, r0
 80019c4:	817b      	strh	r3, [r7, #10]
  cmd[2] = (uint8_t)(cmd_pec >> 8);
 80019c6:	897b      	ldrh	r3, [r7, #10]
 80019c8:	0a1b      	lsrs	r3, r3, #8
 80019ca:	b29a      	uxth	r2, r3
 80019cc:	68fb      	ldr	r3, [r7, #12]
 80019ce:	3302      	adds	r3, #2
 80019d0:	b2d2      	uxtb	r2, r2
 80019d2:	701a      	strb	r2, [r3, #0]
  cmd[3] = (uint8_t)(cmd_pec);
 80019d4:	68fb      	ldr	r3, [r7, #12]
 80019d6:	3303      	adds	r3, #3
 80019d8:	897a      	ldrh	r2, [r7, #10]
 80019da:	b2d2      	uxtb	r2, r2
 80019dc:	701a      	strb	r2, [r3, #0]
  cmd_index = 4;
 80019de:	2304      	movs	r3, #4
 80019e0:	76fb      	strb	r3, [r7, #27]

  for (uint8_t current_ic = totalNumberOfLTCs; current_ic > 0; current_ic--) { 			// executes for each LTC6804 in daisy chain, this loops starts with the last IC on the stack. The first configuration written is received by the last IC in the daisy chain
 80019e2:	79fb      	ldrb	r3, [r7, #7]
 80019e4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80019e8:	e043      	b.n	8001a72 <driverSWLTC6804WriteConfigRegisterB+0x26e>
    for (uint8_t current_byte = 0; current_byte < BYTES_IN_REG; current_byte++) { // executes for each of the 6 bytes in the CFGR register current_byte is the byte counter
 80019ea:	2300      	movs	r3, #0
 80019ec:	76bb      	strb	r3, [r7, #26]
 80019ee:	e015      	b.n	8001a1c <driverSWLTC6804WriteConfigRegisterB+0x218>
      cmd[cmd_index] = tx_cfg[current_ic-1][current_byte]; 						//adding the config data to the array to be sent
 80019f0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80019f4:	1e5a      	subs	r2, r3, #1
 80019f6:	7eb8      	ldrb	r0, [r7, #26]
 80019f8:	7efb      	ldrb	r3, [r7, #27]
 80019fa:	68f9      	ldr	r1, [r7, #12]
 80019fc:	4419      	add	r1, r3
 80019fe:	693c      	ldr	r4, [r7, #16]
 8001a00:	4613      	mov	r3, r2
 8001a02:	005b      	lsls	r3, r3, #1
 8001a04:	4413      	add	r3, r2
 8001a06:	005b      	lsls	r3, r3, #1
 8001a08:	4423      	add	r3, r4
 8001a0a:	4403      	add	r3, r0
 8001a0c:	781b      	ldrb	r3, [r3, #0]
 8001a0e:	700b      	strb	r3, [r1, #0]
      cmd_index = cmd_index + 1;
 8001a10:	7efb      	ldrb	r3, [r7, #27]
 8001a12:	3301      	adds	r3, #1
 8001a14:	76fb      	strb	r3, [r7, #27]
    for (uint8_t current_byte = 0; current_byte < BYTES_IN_REG; current_byte++) { // executes for each of the 6 bytes in the CFGR register current_byte is the byte counter
 8001a16:	7ebb      	ldrb	r3, [r7, #26]
 8001a18:	3301      	adds	r3, #1
 8001a1a:	76bb      	strb	r3, [r7, #26]
 8001a1c:	7eba      	ldrb	r2, [r7, #26]
 8001a1e:	7e7b      	ldrb	r3, [r7, #25]
 8001a20:	429a      	cmp	r2, r3
 8001a22:	d3e5      	bcc.n	80019f0 <driverSWLTC6804WriteConfigRegisterB+0x1ec>
    }
    cfg_pec = (uint16_t)driverSWLTC6804CalcPEC15(BYTES_IN_REG, &tx_cfg[current_ic-1][0]);		// calculating the PEC for each ICs configuration register data
 8001a24:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001a28:	1e5a      	subs	r2, r3, #1
 8001a2a:	4613      	mov	r3, r2
 8001a2c:	005b      	lsls	r3, r3, #1
 8001a2e:	4413      	add	r3, r2
 8001a30:	005b      	lsls	r3, r3, #1
 8001a32:	693a      	ldr	r2, [r7, #16]
 8001a34:	441a      	add	r2, r3
 8001a36:	7e7b      	ldrb	r3, [r7, #25]
 8001a38:	4611      	mov	r1, r2
 8001a3a:	4618      	mov	r0, r3
 8001a3c:	f000 f830 	bl	8001aa0 <driverSWLTC6804CalcPEC15>
 8001a40:	4603      	mov	r3, r0
 8001a42:	813b      	strh	r3, [r7, #8]
    cmd[cmd_index] = (uint8_t)(cfg_pec >> 8);
 8001a44:	893b      	ldrh	r3, [r7, #8]
 8001a46:	0a1b      	lsrs	r3, r3, #8
 8001a48:	b299      	uxth	r1, r3
 8001a4a:	7efb      	ldrb	r3, [r7, #27]
 8001a4c:	68fa      	ldr	r2, [r7, #12]
 8001a4e:	4413      	add	r3, r2
 8001a50:	b2ca      	uxtb	r2, r1
 8001a52:	701a      	strb	r2, [r3, #0]
    cmd[cmd_index + 1] = (uint8_t)cfg_pec;
 8001a54:	7efb      	ldrb	r3, [r7, #27]
 8001a56:	3301      	adds	r3, #1
 8001a58:	68fa      	ldr	r2, [r7, #12]
 8001a5a:	4413      	add	r3, r2
 8001a5c:	893a      	ldrh	r2, [r7, #8]
 8001a5e:	b2d2      	uxtb	r2, r2
 8001a60:	701a      	strb	r2, [r3, #0]
    cmd_index = cmd_index + 2;
 8001a62:	7efb      	ldrb	r3, [r7, #27]
 8001a64:	3302      	adds	r3, #2
 8001a66:	76fb      	strb	r3, [r7, #27]
  for (uint8_t current_ic = totalNumberOfLTCs; current_ic > 0; current_ic--) { 			// executes for each LTC6804 in daisy chain, this loops starts with the last IC on the stack. The first configuration written is received by the last IC in the daisy chain
 8001a68:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001a6c:	3b01      	subs	r3, #1
 8001a6e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8001a72:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	d1b7      	bne.n	80019ea <driverSWLTC6804WriteConfigRegisterB+0x1e6>
  }

	driverSWLTC6804WakeIC();
 8001a7a:	f000 f8e0 	bl	8001c3e <driverSWLTC6804WakeIC>
	driverSWLTC6804Write(cmd,CMD_LEN);
 8001a7e:	7e3b      	ldrb	r3, [r7, #24]
 8001a80:	4619      	mov	r1, r3
 8001a82:	68f8      	ldr	r0, [r7, #12]
 8001a84:	f000 f8b1 	bl	8001bea <driverSWLTC6804Write>
  free(cmd);
 8001a88:	68f8      	ldr	r0, [r7, #12]
 8001a8a:	f00b fd7d 	bl	800d588 <free>
 8001a8e:	46ad      	mov	sp, r5
}
 8001a90:	bf00      	nop
 8001a92:	3728      	adds	r7, #40	; 0x28
 8001a94:	46bd      	mov	sp, r7
 8001a96:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001a9a:	bf00      	nop
 8001a9c:	200004c0 	.word	0x200004c0

08001aa0 <driverSWLTC6804CalcPEC15>:
	if(cellMonitorType==CELL_MON_LTC6812_1 || cellMonitorType == CELL_MON_LTC6813_1){
		driverSWLTC6804WriteConfigRegisterB(driverSWLTC6804TotalNumberOfICs,enableMask,true);
	}
}

uint16_t driverSWLTC6804CalcPEC15(uint8_t len, uint8_t *data) {
 8001aa0:	b480      	push	{r7}
 8001aa2:	b085      	sub	sp, #20
 8001aa4:	af00      	add	r7, sp, #0
 8001aa6:	4603      	mov	r3, r0
 8001aa8:	6039      	str	r1, [r7, #0]
 8001aaa:	71fb      	strb	r3, [r7, #7]
	uint16_t remainder,addr;

	remainder = 16;//initialize the PEC
 8001aac:	2310      	movs	r3, #16
 8001aae:	81fb      	strh	r3, [r7, #14]
	for(uint8_t i = 0; i<len;i++) // loops for each byte in data array
 8001ab0:	2300      	movs	r3, #0
 8001ab2:	737b      	strb	r3, [r7, #13]
 8001ab4:	e018      	b.n	8001ae8 <driverSWLTC6804CalcPEC15+0x48>
	{
		addr = ((remainder>>7)^data[i])&0xff;//calculate PEC table address
 8001ab6:	89fb      	ldrh	r3, [r7, #14]
 8001ab8:	09db      	lsrs	r3, r3, #7
 8001aba:	b29a      	uxth	r2, r3
 8001abc:	7b7b      	ldrb	r3, [r7, #13]
 8001abe:	6839      	ldr	r1, [r7, #0]
 8001ac0:	440b      	add	r3, r1
 8001ac2:	781b      	ldrb	r3, [r3, #0]
 8001ac4:	b29b      	uxth	r3, r3
 8001ac6:	4053      	eors	r3, r2
 8001ac8:	b29b      	uxth	r3, r3
 8001aca:	b2db      	uxtb	r3, r3
 8001acc:	817b      	strh	r3, [r7, #10]
		remainder = (remainder<<8)^crc15Table[addr];
 8001ace:	89fb      	ldrh	r3, [r7, #14]
 8001ad0:	021b      	lsls	r3, r3, #8
 8001ad2:	b29a      	uxth	r2, r3
 8001ad4:	897b      	ldrh	r3, [r7, #10]
 8001ad6:	490b      	ldr	r1, [pc, #44]	; (8001b04 <driverSWLTC6804CalcPEC15+0x64>)
 8001ad8:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8001adc:	b29b      	uxth	r3, r3
 8001ade:	4053      	eors	r3, r2
 8001ae0:	81fb      	strh	r3, [r7, #14]
	for(uint8_t i = 0; i<len;i++) // loops for each byte in data array
 8001ae2:	7b7b      	ldrb	r3, [r7, #13]
 8001ae4:	3301      	adds	r3, #1
 8001ae6:	737b      	strb	r3, [r7, #13]
 8001ae8:	7b7a      	ldrb	r2, [r7, #13]
 8001aea:	79fb      	ldrb	r3, [r7, #7]
 8001aec:	429a      	cmp	r2, r3
 8001aee:	d3e2      	bcc.n	8001ab6 <driverSWLTC6804CalcPEC15+0x16>
	}
	return(remainder*2);//The CRC15 has a 0 in the LSB so the remainder must be multiplied by 2
 8001af0:	89fb      	ldrh	r3, [r7, #14]
 8001af2:	005b      	lsls	r3, r3, #1
 8001af4:	b29b      	uxth	r3, r3
}
 8001af6:	4618      	mov	r0, r3
 8001af8:	3714      	adds	r7, #20
 8001afa:	46bd      	mov	sp, r7
 8001afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b00:	4770      	bx	lr
 8001b02:	bf00      	nop
 8001b04:	0801078c 	.word	0x0801078c

08001b08 <driverSWLTC6804ReadConfigRegister>:

int8_t driverSWLTC6804ReadConfigRegister(uint8_t total_ic, uint8_t r_config[][8]) {
 8001b08:	b580      	push	{r7, lr}
 8001b0a:	b086      	sub	sp, #24
 8001b0c:	af00      	add	r7, sp, #0
 8001b0e:	4603      	mov	r3, r0
 8001b10:	6039      	str	r1, [r7, #0]
 8001b12:	71fb      	strb	r3, [r7, #7]
  const uint8_t BYTES_IN_REG = 8;
 8001b14:	2308      	movs	r3, #8
 8001b16:	753b      	strb	r3, [r7, #20]

  uint8_t cmd[4];
  uint8_t *rx_data;
  int8_t pec_error = 0;
 8001b18:	2300      	movs	r3, #0
 8001b1a:	75fb      	strb	r3, [r7, #23]
  uint16_t data_pec;
  uint16_t received_pec;

  rx_data = (uint8_t *) malloc((8*total_ic)*sizeof(uint8_t));
 8001b1c:	79fb      	ldrb	r3, [r7, #7]
 8001b1e:	00db      	lsls	r3, r3, #3
 8001b20:	4618      	mov	r0, r3
 8001b22:	f00b fd29 	bl	800d578 <malloc>
 8001b26:	4603      	mov	r3, r0
 8001b28:	613b      	str	r3, [r7, #16]

  cmd[0] = 0x00;
 8001b2a:	2300      	movs	r3, #0
 8001b2c:	723b      	strb	r3, [r7, #8]
  cmd[1] = 0x02;
 8001b2e:	2302      	movs	r3, #2
 8001b30:	727b      	strb	r3, [r7, #9]
  cmd[2] = 0x2b;
 8001b32:	232b      	movs	r3, #43	; 0x2b
 8001b34:	72bb      	strb	r3, [r7, #10]
  cmd[3] = 0x0A;
 8001b36:	230a      	movs	r3, #10
 8001b38:	72fb      	strb	r3, [r7, #11]

	driverSWLTC6804WriteRead(cmd, 4, rx_data, (BYTES_IN_REG*total_ic));
 8001b3a:	7d3a      	ldrb	r2, [r7, #20]
 8001b3c:	79fb      	ldrb	r3, [r7, #7]
 8001b3e:	fb12 f303 	smulbb	r3, r2, r3
 8001b42:	b2db      	uxtb	r3, r3
 8001b44:	f107 0008 	add.w	r0, r7, #8
 8001b48:	693a      	ldr	r2, [r7, #16]
 8001b4a:	2104      	movs	r1, #4
 8001b4c:	f000 f85e 	bl	8001c0c <driverSWLTC6804WriteRead>

  for (uint8_t current_ic = 0; current_ic < total_ic; current_ic++) { 			//executes for each LTC6804 in the daisy chain and packs the data into the r_config array as well as check the received Config data for any bit errors
 8001b50:	2300      	movs	r3, #0
 8001b52:	75bb      	strb	r3, [r7, #22]
 8001b54:	e03c      	b.n	8001bd0 <driverSWLTC6804ReadConfigRegister+0xc8>
    for (uint8_t current_byte = 0; current_byte < BYTES_IN_REG; current_byte++)	{
 8001b56:	2300      	movs	r3, #0
 8001b58:	757b      	strb	r3, [r7, #21]
 8001b5a:	e012      	b.n	8001b82 <driverSWLTC6804ReadConfigRegister+0x7a>
      r_config[current_ic][current_byte] = rx_data[current_byte + (current_ic*BYTES_IN_REG)];
 8001b5c:	7d7a      	ldrb	r2, [r7, #21]
 8001b5e:	7dbb      	ldrb	r3, [r7, #22]
 8001b60:	7d39      	ldrb	r1, [r7, #20]
 8001b62:	fb01 f303 	mul.w	r3, r1, r3
 8001b66:	4413      	add	r3, r2
 8001b68:	461a      	mov	r2, r3
 8001b6a:	693b      	ldr	r3, [r7, #16]
 8001b6c:	1899      	adds	r1, r3, r2
 8001b6e:	7dbb      	ldrb	r3, [r7, #22]
 8001b70:	00db      	lsls	r3, r3, #3
 8001b72:	683a      	ldr	r2, [r7, #0]
 8001b74:	441a      	add	r2, r3
 8001b76:	7d7b      	ldrb	r3, [r7, #21]
 8001b78:	7809      	ldrb	r1, [r1, #0]
 8001b7a:	54d1      	strb	r1, [r2, r3]
    for (uint8_t current_byte = 0; current_byte < BYTES_IN_REG; current_byte++)	{
 8001b7c:	7d7b      	ldrb	r3, [r7, #21]
 8001b7e:	3301      	adds	r3, #1
 8001b80:	757b      	strb	r3, [r7, #21]
 8001b82:	7d7a      	ldrb	r2, [r7, #21]
 8001b84:	7d3b      	ldrb	r3, [r7, #20]
 8001b86:	429a      	cmp	r2, r3
 8001b88:	d3e8      	bcc.n	8001b5c <driverSWLTC6804ReadConfigRegister+0x54>
    }
    received_pec = (r_config[current_ic][6]<<8) + r_config[current_ic][7];
 8001b8a:	7dbb      	ldrb	r3, [r7, #22]
 8001b8c:	00db      	lsls	r3, r3, #3
 8001b8e:	683a      	ldr	r2, [r7, #0]
 8001b90:	4413      	add	r3, r2
 8001b92:	799b      	ldrb	r3, [r3, #6]
 8001b94:	b29b      	uxth	r3, r3
 8001b96:	021b      	lsls	r3, r3, #8
 8001b98:	b29a      	uxth	r2, r3
 8001b9a:	7dbb      	ldrb	r3, [r7, #22]
 8001b9c:	00db      	lsls	r3, r3, #3
 8001b9e:	6839      	ldr	r1, [r7, #0]
 8001ba0:	440b      	add	r3, r1
 8001ba2:	79db      	ldrb	r3, [r3, #7]
 8001ba4:	b29b      	uxth	r3, r3
 8001ba6:	4413      	add	r3, r2
 8001ba8:	81fb      	strh	r3, [r7, #14]
    data_pec = driverSWLTC6804CalcPEC15(6, &r_config[current_ic][0]);
 8001baa:	7dbb      	ldrb	r3, [r7, #22]
 8001bac:	00db      	lsls	r3, r3, #3
 8001bae:	683a      	ldr	r2, [r7, #0]
 8001bb0:	4413      	add	r3, r2
 8001bb2:	4619      	mov	r1, r3
 8001bb4:	2006      	movs	r0, #6
 8001bb6:	f7ff ff73 	bl	8001aa0 <driverSWLTC6804CalcPEC15>
 8001bba:	4603      	mov	r3, r0
 8001bbc:	81bb      	strh	r3, [r7, #12]
    if(received_pec != data_pec) {
 8001bbe:	89fa      	ldrh	r2, [r7, #14]
 8001bc0:	89bb      	ldrh	r3, [r7, #12]
 8001bc2:	429a      	cmp	r2, r3
 8001bc4:	d001      	beq.n	8001bca <driverSWLTC6804ReadConfigRegister+0xc2>
      pec_error = -1;
 8001bc6:	23ff      	movs	r3, #255	; 0xff
 8001bc8:	75fb      	strb	r3, [r7, #23]
  for (uint8_t current_ic = 0; current_ic < total_ic; current_ic++) { 			//executes for each LTC6804 in the daisy chain and packs the data into the r_config array as well as check the received Config data for any bit errors
 8001bca:	7dbb      	ldrb	r3, [r7, #22]
 8001bcc:	3301      	adds	r3, #1
 8001bce:	75bb      	strb	r3, [r7, #22]
 8001bd0:	7dba      	ldrb	r2, [r7, #22]
 8001bd2:	79fb      	ldrb	r3, [r7, #7]
 8001bd4:	429a      	cmp	r2, r3
 8001bd6:	d3be      	bcc.n	8001b56 <driverSWLTC6804ReadConfigRegister+0x4e>
    }
  }
  free(rx_data);
 8001bd8:	6938      	ldr	r0, [r7, #16]
 8001bda:	f00b fcd5 	bl	800d588 <free>
  return(pec_error);
 8001bde:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001be2:	4618      	mov	r0, r3
 8001be4:	3718      	adds	r7, #24
 8001be6:	46bd      	mov	sp, r7
 8001be8:	bd80      	pop	{r7, pc}

08001bea <driverSWLTC6804Write>:

// Coupling of drivers
void driverSWLTC6804Write(uint8_t *writeBytes, uint8_t writeLength) {
 8001bea:	b580      	push	{r7, lr}
 8001bec:	b082      	sub	sp, #8
 8001bee:	af00      	add	r7, sp, #0
 8001bf0:	6078      	str	r0, [r7, #4]
 8001bf2:	460b      	mov	r3, r1
 8001bf4:	70fb      	strb	r3, [r7, #3]
	driverHWSPI1Write(writeBytes,writeLength,GPIOA,GPIO_PIN_4);
 8001bf6:	78f9      	ldrb	r1, [r7, #3]
 8001bf8:	2310      	movs	r3, #16
 8001bfa:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8001bfe:	6878      	ldr	r0, [r7, #4]
 8001c00:	f7ff f83a 	bl	8000c78 <driverHWSPI1Write>
};
 8001c04:	bf00      	nop
 8001c06:	3708      	adds	r7, #8
 8001c08:	46bd      	mov	sp, r7
 8001c0a:	bd80      	pop	{r7, pc}

08001c0c <driverSWLTC6804WriteRead>:

// Coupling of drivers
void driverSWLTC6804WriteRead(uint8_t *writeBytes, uint8_t writeLength, uint8_t *readBytes, uint8_t readLength) {
 8001c0c:	b580      	push	{r7, lr}
 8001c0e:	b086      	sub	sp, #24
 8001c10:	af02      	add	r7, sp, #8
 8001c12:	60f8      	str	r0, [r7, #12]
 8001c14:	607a      	str	r2, [r7, #4]
 8001c16:	461a      	mov	r2, r3
 8001c18:	460b      	mov	r3, r1
 8001c1a:	72fb      	strb	r3, [r7, #11]
 8001c1c:	4613      	mov	r3, r2
 8001c1e:	72bb      	strb	r3, [r7, #10]
	driverHWSPI1WriteRead(writeBytes,writeLength,readBytes,readLength,GPIOA,GPIO_PIN_4);
 8001c20:	7abb      	ldrb	r3, [r7, #10]
 8001c22:	7af9      	ldrb	r1, [r7, #11]
 8001c24:	2210      	movs	r2, #16
 8001c26:	9201      	str	r2, [sp, #4]
 8001c28:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8001c2c:	9200      	str	r2, [sp, #0]
 8001c2e:	687a      	ldr	r2, [r7, #4]
 8001c30:	68f8      	ldr	r0, [r7, #12]
 8001c32:	f7ff f85f 	bl	8000cf4 <driverHWSPI1WriteRead>
};
 8001c36:	bf00      	nop
 8001c38:	3710      	adds	r7, #16
 8001c3a:	46bd      	mov	sp, r7
 8001c3c:	bd80      	pop	{r7, pc}

08001c3e <driverSWLTC6804WakeIC>:

void driverSWLTC6804WakeIC(void){
 8001c3e:	b580      	push	{r7, lr}
 8001c40:	af00      	add	r7, sp, #0
	driverSWLTC6804DelayMS(1);
 8001c42:	2001      	movs	r0, #1
 8001c44:	f7ff f8ba 	bl	8000dbc <driverSWLTC6804DelayMS>
	HAL_GPIO_WritePin(GPIOA,GPIO_PIN_4,GPIO_PIN_RESET);
 8001c48:	2200      	movs	r2, #0
 8001c4a:	2110      	movs	r1, #16
 8001c4c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001c50:	f003 f990 	bl	8004f74 <HAL_GPIO_WritePin>
	driverSWLTC6804DelayMS(1);
 8001c54:	2001      	movs	r0, #1
 8001c56:	f7ff f8b1 	bl	8000dbc <driverSWLTC6804DelayMS>
	HAL_GPIO_WritePin(GPIOA,GPIO_PIN_4,GPIO_PIN_SET);
 8001c5a:	2201      	movs	r2, #1
 8001c5c:	2110      	movs	r1, #16
 8001c5e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001c62:	f003 f987 	bl	8004f74 <HAL_GPIO_WritePin>
	driverSWLTC6804DelayMS(1);
 8001c66:	2001      	movs	r0, #1
 8001c68:	f7ff f8a8 	bl	8000dbc <driverSWLTC6804DelayMS>
}
 8001c6c:	bf00      	nop
 8001c6e:	bd80      	pop	{r7, pc}

08001c70 <SELECT>:
 * SPI functions
 **************************************/

/* slave select */
static void SELECT(void)
{
 8001c70:	b580      	push	{r7, lr}
 8001c72:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SD_CS_PORT, SD_CS_PIN, GPIO_PIN_RESET);
 8001c74:	2200      	movs	r2, #0
 8001c76:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001c7a:	4804      	ldr	r0, [pc, #16]	; (8001c8c <SELECT+0x1c>)
 8001c7c:	f003 f97a 	bl	8004f74 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8001c80:	2001      	movs	r0, #1
 8001c82:	f001 ffed 	bl	8003c60 <HAL_Delay>
}
 8001c86:	bf00      	nop
 8001c88:	bd80      	pop	{r7, pc}
 8001c8a:	bf00      	nop
 8001c8c:	48000400 	.word	0x48000400

08001c90 <DESELECT>:

/* slave deselect */
static void DESELECT(void)
{
 8001c90:	b580      	push	{r7, lr}
 8001c92:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SD_CS_PORT, SD_CS_PIN, GPIO_PIN_SET);
 8001c94:	2201      	movs	r2, #1
 8001c96:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001c9a:	4804      	ldr	r0, [pc, #16]	; (8001cac <DESELECT+0x1c>)
 8001c9c:	f003 f96a 	bl	8004f74 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8001ca0:	2001      	movs	r0, #1
 8001ca2:	f001 ffdd 	bl	8003c60 <HAL_Delay>
}
 8001ca6:	bf00      	nop
 8001ca8:	bd80      	pop	{r7, pc}
 8001caa:	bf00      	nop
 8001cac:	48000400 	.word	0x48000400

08001cb0 <SPI_TxByte>:

/* SPI transmit a byte */
static void SPI_TxByte(uint8_t data)
{
 8001cb0:	b580      	push	{r7, lr}
 8001cb2:	b082      	sub	sp, #8
 8001cb4:	af00      	add	r7, sp, #0
 8001cb6:	4603      	mov	r3, r0
 8001cb8:	71fb      	strb	r3, [r7, #7]
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 8001cba:	bf00      	nop
 8001cbc:	4b08      	ldr	r3, [pc, #32]	; (8001ce0 <SPI_TxByte+0x30>)
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	689b      	ldr	r3, [r3, #8]
 8001cc2:	f003 0302 	and.w	r3, r3, #2
 8001cc6:	2b02      	cmp	r3, #2
 8001cc8:	d1f8      	bne.n	8001cbc <SPI_TxByte+0xc>
	HAL_SPI_Transmit(HSPI_SDCARD, &data, 1, SPI_TIMEOUT);
 8001cca:	1df9      	adds	r1, r7, #7
 8001ccc:	2364      	movs	r3, #100	; 0x64
 8001cce:	2201      	movs	r2, #1
 8001cd0:	4803      	ldr	r0, [pc, #12]	; (8001ce0 <SPI_TxByte+0x30>)
 8001cd2:	f005 f8a6 	bl	8006e22 <HAL_SPI_Transmit>
}
 8001cd6:	bf00      	nop
 8001cd8:	3708      	adds	r7, #8
 8001cda:	46bd      	mov	sp, r7
 8001cdc:	bd80      	pop	{r7, pc}
 8001cde:	bf00      	nop
 8001ce0:	20000530 	.word	0x20000530

08001ce4 <SPI_TxBuffer>:

/* SPI transmit buffer */
static void SPI_TxBuffer(uint8_t *buffer, uint16_t len)
{
 8001ce4:	b580      	push	{r7, lr}
 8001ce6:	b082      	sub	sp, #8
 8001ce8:	af00      	add	r7, sp, #0
 8001cea:	6078      	str	r0, [r7, #4]
 8001cec:	460b      	mov	r3, r1
 8001cee:	807b      	strh	r3, [r7, #2]
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 8001cf0:	bf00      	nop
 8001cf2:	4b08      	ldr	r3, [pc, #32]	; (8001d14 <SPI_TxBuffer+0x30>)
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	689b      	ldr	r3, [r3, #8]
 8001cf8:	f003 0302 	and.w	r3, r3, #2
 8001cfc:	2b02      	cmp	r3, #2
 8001cfe:	d1f8      	bne.n	8001cf2 <SPI_TxBuffer+0xe>
	HAL_SPI_Transmit(HSPI_SDCARD, buffer, len, SPI_TIMEOUT);
 8001d00:	887a      	ldrh	r2, [r7, #2]
 8001d02:	2364      	movs	r3, #100	; 0x64
 8001d04:	6879      	ldr	r1, [r7, #4]
 8001d06:	4803      	ldr	r0, [pc, #12]	; (8001d14 <SPI_TxBuffer+0x30>)
 8001d08:	f005 f88b 	bl	8006e22 <HAL_SPI_Transmit>
}
 8001d0c:	bf00      	nop
 8001d0e:	3708      	adds	r7, #8
 8001d10:	46bd      	mov	sp, r7
 8001d12:	bd80      	pop	{r7, pc}
 8001d14:	20000530 	.word	0x20000530

08001d18 <SPI_RxByte>:

/* SPI receive a byte */
static uint8_t SPI_RxByte(void)
{
 8001d18:	b580      	push	{r7, lr}
 8001d1a:	b084      	sub	sp, #16
 8001d1c:	af02      	add	r7, sp, #8
	uint8_t dummy, data;
	dummy = 0xFF;
 8001d1e:	23ff      	movs	r3, #255	; 0xff
 8001d20:	71fb      	strb	r3, [r7, #7]

	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 8001d22:	bf00      	nop
 8001d24:	4b09      	ldr	r3, [pc, #36]	; (8001d4c <SPI_RxByte+0x34>)
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	689b      	ldr	r3, [r3, #8]
 8001d2a:	f003 0302 	and.w	r3, r3, #2
 8001d2e:	2b02      	cmp	r3, #2
 8001d30:	d1f8      	bne.n	8001d24 <SPI_RxByte+0xc>
	HAL_SPI_TransmitReceive(HSPI_SDCARD, &dummy, &data, 1, SPI_TIMEOUT);
 8001d32:	1dba      	adds	r2, r7, #6
 8001d34:	1df9      	adds	r1, r7, #7
 8001d36:	2364      	movs	r3, #100	; 0x64
 8001d38:	9300      	str	r3, [sp, #0]
 8001d3a:	2301      	movs	r3, #1
 8001d3c:	4803      	ldr	r0, [pc, #12]	; (8001d4c <SPI_RxByte+0x34>)
 8001d3e:	f005 f9de 	bl	80070fe <HAL_SPI_TransmitReceive>

	return data;
 8001d42:	79bb      	ldrb	r3, [r7, #6]
}
 8001d44:	4618      	mov	r0, r3
 8001d46:	3708      	adds	r7, #8
 8001d48:	46bd      	mov	sp, r7
 8001d4a:	bd80      	pop	{r7, pc}
 8001d4c:	20000530 	.word	0x20000530

08001d50 <SPI_RxBytePtr>:

/* SPI receive a byte via pointer */
static void SPI_RxBytePtr(uint8_t *buff)
{
 8001d50:	b580      	push	{r7, lr}
 8001d52:	b082      	sub	sp, #8
 8001d54:	af00      	add	r7, sp, #0
 8001d56:	6078      	str	r0, [r7, #4]
	*buff = SPI_RxByte();
 8001d58:	f7ff ffde 	bl	8001d18 <SPI_RxByte>
 8001d5c:	4603      	mov	r3, r0
 8001d5e:	461a      	mov	r2, r3
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	701a      	strb	r2, [r3, #0]
}
 8001d64:	bf00      	nop
 8001d66:	3708      	adds	r7, #8
 8001d68:	46bd      	mov	sp, r7
 8001d6a:	bd80      	pop	{r7, pc}

08001d6c <SD_ReadyWait>:
 * SD functions
 **************************************/

/* wait SD ready */
static uint8_t SD_ReadyWait(void)
{
 8001d6c:	b580      	push	{r7, lr}
 8001d6e:	b082      	sub	sp, #8
 8001d70:	af00      	add	r7, sp, #0
	uint8_t res;

	/* timeout 500ms */
	Timer2 = 500;
 8001d72:	4b0a      	ldr	r3, [pc, #40]	; (8001d9c <SD_ReadyWait+0x30>)
 8001d74:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8001d78:	801a      	strh	r2, [r3, #0]

	/* if SD goes ready, receives 0xFF */
	do {
		res = SPI_RxByte();
 8001d7a:	f7ff ffcd 	bl	8001d18 <SPI_RxByte>
 8001d7e:	4603      	mov	r3, r0
 8001d80:	71fb      	strb	r3, [r7, #7]
	} while ((res != 0xFF) && Timer2);
 8001d82:	79fb      	ldrb	r3, [r7, #7]
 8001d84:	2bff      	cmp	r3, #255	; 0xff
 8001d86:	d004      	beq.n	8001d92 <SD_ReadyWait+0x26>
 8001d88:	4b04      	ldr	r3, [pc, #16]	; (8001d9c <SD_ReadyWait+0x30>)
 8001d8a:	881b      	ldrh	r3, [r3, #0]
 8001d8c:	b29b      	uxth	r3, r3
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d1f3      	bne.n	8001d7a <SD_ReadyWait+0xe>

	return res;
 8001d92:	79fb      	ldrb	r3, [r7, #7]
}
 8001d94:	4618      	mov	r0, r3
 8001d96:	3708      	adds	r7, #8
 8001d98:	46bd      	mov	sp, r7
 8001d9a:	bd80      	pop	{r7, pc}
 8001d9c:	20002bd2 	.word	0x20002bd2

08001da0 <SD_PowerOn>:

/* power on */
static void SD_PowerOn(void)
{
 8001da0:	b580      	push	{r7, lr}
 8001da2:	b084      	sub	sp, #16
 8001da4:	af00      	add	r7, sp, #0
	uint8_t args[6];
	uint32_t cnt = 0x1FFF;
 8001da6:	f641 73ff 	movw	r3, #8191	; 0x1fff
 8001daa:	60fb      	str	r3, [r7, #12]

	/* transmit bytes to wake up */
	DESELECT();
 8001dac:	f7ff ff70 	bl	8001c90 <DESELECT>
	for(int i = 0; i < 10; i++)
 8001db0:	2300      	movs	r3, #0
 8001db2:	60bb      	str	r3, [r7, #8]
 8001db4:	e005      	b.n	8001dc2 <SD_PowerOn+0x22>
	{
		SPI_TxByte(0xFF);
 8001db6:	20ff      	movs	r0, #255	; 0xff
 8001db8:	f7ff ff7a 	bl	8001cb0 <SPI_TxByte>
	for(int i = 0; i < 10; i++)
 8001dbc:	68bb      	ldr	r3, [r7, #8]
 8001dbe:	3301      	adds	r3, #1
 8001dc0:	60bb      	str	r3, [r7, #8]
 8001dc2:	68bb      	ldr	r3, [r7, #8]
 8001dc4:	2b09      	cmp	r3, #9
 8001dc6:	ddf6      	ble.n	8001db6 <SD_PowerOn+0x16>
	}

	/* slave select */
	SELECT();
 8001dc8:	f7ff ff52 	bl	8001c70 <SELECT>

	/* make idle state */
	args[0] = CMD0;		/* CMD0:GO_IDLE_STATE */
 8001dcc:	2340      	movs	r3, #64	; 0x40
 8001dce:	703b      	strb	r3, [r7, #0]
	args[1] = 0;
 8001dd0:	2300      	movs	r3, #0
 8001dd2:	707b      	strb	r3, [r7, #1]
	args[2] = 0;
 8001dd4:	2300      	movs	r3, #0
 8001dd6:	70bb      	strb	r3, [r7, #2]
	args[3] = 0;
 8001dd8:	2300      	movs	r3, #0
 8001dda:	70fb      	strb	r3, [r7, #3]
	args[4] = 0;
 8001ddc:	2300      	movs	r3, #0
 8001dde:	713b      	strb	r3, [r7, #4]
	args[5] = 0x95;		/* CRC */
 8001de0:	2395      	movs	r3, #149	; 0x95
 8001de2:	717b      	strb	r3, [r7, #5]

	SPI_TxBuffer(args, sizeof(args));
 8001de4:	463b      	mov	r3, r7
 8001de6:	2106      	movs	r1, #6
 8001de8:	4618      	mov	r0, r3
 8001dea:	f7ff ff7b 	bl	8001ce4 <SPI_TxBuffer>

	/* wait response */
	while ((SPI_RxByte() != 0x01) && cnt)
 8001dee:	e002      	b.n	8001df6 <SD_PowerOn+0x56>
	{
		cnt--;
 8001df0:	68fb      	ldr	r3, [r7, #12]
 8001df2:	3b01      	subs	r3, #1
 8001df4:	60fb      	str	r3, [r7, #12]
	while ((SPI_RxByte() != 0x01) && cnt)
 8001df6:	f7ff ff8f 	bl	8001d18 <SPI_RxByte>
 8001dfa:	4603      	mov	r3, r0
 8001dfc:	2b01      	cmp	r3, #1
 8001dfe:	d002      	beq.n	8001e06 <SD_PowerOn+0x66>
 8001e00:	68fb      	ldr	r3, [r7, #12]
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	d1f4      	bne.n	8001df0 <SD_PowerOn+0x50>
	}

	DESELECT();
 8001e06:	f7ff ff43 	bl	8001c90 <DESELECT>
	SPI_TxByte(0XFF);
 8001e0a:	20ff      	movs	r0, #255	; 0xff
 8001e0c:	f7ff ff50 	bl	8001cb0 <SPI_TxByte>

	PowerFlag = 1;
 8001e10:	4b03      	ldr	r3, [pc, #12]	; (8001e20 <SD_PowerOn+0x80>)
 8001e12:	2201      	movs	r2, #1
 8001e14:	701a      	strb	r2, [r3, #0]
}
 8001e16:	bf00      	nop
 8001e18:	3710      	adds	r7, #16
 8001e1a:	46bd      	mov	sp, r7
 8001e1c:	bd80      	pop	{r7, pc}
 8001e1e:	bf00      	nop
 8001e20:	20000214 	.word	0x20000214

08001e24 <SD_PowerOff>:

/* power off */
static void SD_PowerOff(void)
{
 8001e24:	b480      	push	{r7}
 8001e26:	af00      	add	r7, sp, #0
	PowerFlag = 0;
 8001e28:	4b03      	ldr	r3, [pc, #12]	; (8001e38 <SD_PowerOff+0x14>)
 8001e2a:	2200      	movs	r2, #0
 8001e2c:	701a      	strb	r2, [r3, #0]
}
 8001e2e:	bf00      	nop
 8001e30:	46bd      	mov	sp, r7
 8001e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e36:	4770      	bx	lr
 8001e38:	20000214 	.word	0x20000214

08001e3c <SD_CheckPower>:

/* check power flag */
static uint8_t SD_CheckPower(void)
{
 8001e3c:	b480      	push	{r7}
 8001e3e:	af00      	add	r7, sp, #0
	return PowerFlag;
 8001e40:	4b03      	ldr	r3, [pc, #12]	; (8001e50 <SD_CheckPower+0x14>)
 8001e42:	781b      	ldrb	r3, [r3, #0]
}
 8001e44:	4618      	mov	r0, r3
 8001e46:	46bd      	mov	sp, r7
 8001e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e4c:	4770      	bx	lr
 8001e4e:	bf00      	nop
 8001e50:	20000214 	.word	0x20000214

08001e54 <SD_RxDataBlock>:

/* receive data block */
static bool SD_RxDataBlock(BYTE *buff, UINT len)
{
 8001e54:	b580      	push	{r7, lr}
 8001e56:	b084      	sub	sp, #16
 8001e58:	af00      	add	r7, sp, #0
 8001e5a:	6078      	str	r0, [r7, #4]
 8001e5c:	6039      	str	r1, [r7, #0]
	uint8_t token;

	/* timeout 200ms */
	Timer1 = 200;
 8001e5e:	4b14      	ldr	r3, [pc, #80]	; (8001eb0 <SD_RxDataBlock+0x5c>)
 8001e60:	22c8      	movs	r2, #200	; 0xc8
 8001e62:	801a      	strh	r2, [r3, #0]

	/* loop until receive a response or timeout */
	do {
		token = SPI_RxByte();
 8001e64:	f7ff ff58 	bl	8001d18 <SPI_RxByte>
 8001e68:	4603      	mov	r3, r0
 8001e6a:	73fb      	strb	r3, [r7, #15]
	} while((token == 0xFF) && Timer1);
 8001e6c:	7bfb      	ldrb	r3, [r7, #15]
 8001e6e:	2bff      	cmp	r3, #255	; 0xff
 8001e70:	d104      	bne.n	8001e7c <SD_RxDataBlock+0x28>
 8001e72:	4b0f      	ldr	r3, [pc, #60]	; (8001eb0 <SD_RxDataBlock+0x5c>)
 8001e74:	881b      	ldrh	r3, [r3, #0]
 8001e76:	b29b      	uxth	r3, r3
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	d1f3      	bne.n	8001e64 <SD_RxDataBlock+0x10>

	/* invalid response */
	if(token != 0xFE) return FALSE;
 8001e7c:	7bfb      	ldrb	r3, [r7, #15]
 8001e7e:	2bfe      	cmp	r3, #254	; 0xfe
 8001e80:	d001      	beq.n	8001e86 <SD_RxDataBlock+0x32>
 8001e82:	2300      	movs	r3, #0
 8001e84:	e00f      	b.n	8001ea6 <SD_RxDataBlock+0x52>

	/* receive data */
	do {
		SPI_RxBytePtr(buff++);
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	1c5a      	adds	r2, r3, #1
 8001e8a:	607a      	str	r2, [r7, #4]
 8001e8c:	4618      	mov	r0, r3
 8001e8e:	f7ff ff5f 	bl	8001d50 <SPI_RxBytePtr>
	} while(len--);
 8001e92:	683b      	ldr	r3, [r7, #0]
 8001e94:	1e5a      	subs	r2, r3, #1
 8001e96:	603a      	str	r2, [r7, #0]
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d1f4      	bne.n	8001e86 <SD_RxDataBlock+0x32>

	/* discard CRC */
	SPI_RxByte();
 8001e9c:	f7ff ff3c 	bl	8001d18 <SPI_RxByte>
	SPI_RxByte();
 8001ea0:	f7ff ff3a 	bl	8001d18 <SPI_RxByte>

	return TRUE;
 8001ea4:	2301      	movs	r3, #1
}
 8001ea6:	4618      	mov	r0, r3
 8001ea8:	3710      	adds	r7, #16
 8001eaa:	46bd      	mov	sp, r7
 8001eac:	bd80      	pop	{r7, pc}
 8001eae:	bf00      	nop
 8001eb0:	20002bd4 	.word	0x20002bd4

08001eb4 <SD_TxDataBlock>:

/* transmit data block */
#if _USE_WRITE == 1
static bool SD_TxDataBlock(const uint8_t *buff, BYTE token)
{
 8001eb4:	b580      	push	{r7, lr}
 8001eb6:	b084      	sub	sp, #16
 8001eb8:	af00      	add	r7, sp, #0
 8001eba:	6078      	str	r0, [r7, #4]
 8001ebc:	460b      	mov	r3, r1
 8001ebe:	70fb      	strb	r3, [r7, #3]
	uint8_t resp;
	uint8_t i = 0;
 8001ec0:	2300      	movs	r3, #0
 8001ec2:	73bb      	strb	r3, [r7, #14]

	/* wait SD ready */
	if (SD_ReadyWait() != 0xFF) return FALSE;
 8001ec4:	f7ff ff52 	bl	8001d6c <SD_ReadyWait>
 8001ec8:	4603      	mov	r3, r0
 8001eca:	2bff      	cmp	r3, #255	; 0xff
 8001ecc:	d001      	beq.n	8001ed2 <SD_TxDataBlock+0x1e>
 8001ece:	2300      	movs	r3, #0
 8001ed0:	e02f      	b.n	8001f32 <SD_TxDataBlock+0x7e>

	/* transmit token */
	SPI_TxByte(token);
 8001ed2:	78fb      	ldrb	r3, [r7, #3]
 8001ed4:	4618      	mov	r0, r3
 8001ed6:	f7ff feeb 	bl	8001cb0 <SPI_TxByte>

	/* if it's not STOP token, transmit data */
	if (token != 0xFD)
 8001eda:	78fb      	ldrb	r3, [r7, #3]
 8001edc:	2bfd      	cmp	r3, #253	; 0xfd
 8001ede:	d020      	beq.n	8001f22 <SD_TxDataBlock+0x6e>
	{
		SPI_TxBuffer((uint8_t*)buff, 512);
 8001ee0:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001ee4:	6878      	ldr	r0, [r7, #4]
 8001ee6:	f7ff fefd 	bl	8001ce4 <SPI_TxBuffer>

		/* discard CRC */
		SPI_RxByte();
 8001eea:	f7ff ff15 	bl	8001d18 <SPI_RxByte>
		SPI_RxByte();
 8001eee:	f7ff ff13 	bl	8001d18 <SPI_RxByte>

		/* receive response */
		while (i <= 64)
 8001ef2:	e00b      	b.n	8001f0c <SD_TxDataBlock+0x58>
		{
			resp = SPI_RxByte();
 8001ef4:	f7ff ff10 	bl	8001d18 <SPI_RxByte>
 8001ef8:	4603      	mov	r3, r0
 8001efa:	73fb      	strb	r3, [r7, #15]

			/* transmit 0x05 accepted */
			if ((resp & 0x1F) == 0x05) break;
 8001efc:	7bfb      	ldrb	r3, [r7, #15]
 8001efe:	f003 031f 	and.w	r3, r3, #31
 8001f02:	2b05      	cmp	r3, #5
 8001f04:	d006      	beq.n	8001f14 <SD_TxDataBlock+0x60>
			i++;
 8001f06:	7bbb      	ldrb	r3, [r7, #14]
 8001f08:	3301      	adds	r3, #1
 8001f0a:	73bb      	strb	r3, [r7, #14]
		while (i <= 64)
 8001f0c:	7bbb      	ldrb	r3, [r7, #14]
 8001f0e:	2b40      	cmp	r3, #64	; 0x40
 8001f10:	d9f0      	bls.n	8001ef4 <SD_TxDataBlock+0x40>
 8001f12:	e000      	b.n	8001f16 <SD_TxDataBlock+0x62>
			if ((resp & 0x1F) == 0x05) break;
 8001f14:	bf00      	nop
		}

		/* recv buffer clear */
		while (SPI_RxByte() == 0);
 8001f16:	bf00      	nop
 8001f18:	f7ff fefe 	bl	8001d18 <SPI_RxByte>
 8001f1c:	4603      	mov	r3, r0
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	d0fa      	beq.n	8001f18 <SD_TxDataBlock+0x64>
	}

	/* transmit 0x05 accepted */
	if ((resp & 0x1F) == 0x05) return TRUE;
 8001f22:	7bfb      	ldrb	r3, [r7, #15]
 8001f24:	f003 031f 	and.w	r3, r3, #31
 8001f28:	2b05      	cmp	r3, #5
 8001f2a:	d101      	bne.n	8001f30 <SD_TxDataBlock+0x7c>
 8001f2c:	2301      	movs	r3, #1
 8001f2e:	e000      	b.n	8001f32 <SD_TxDataBlock+0x7e>

	return FALSE;
 8001f30:	2300      	movs	r3, #0
}
 8001f32:	4618      	mov	r0, r3
 8001f34:	3710      	adds	r7, #16
 8001f36:	46bd      	mov	sp, r7
 8001f38:	bd80      	pop	{r7, pc}

08001f3a <SD_SendCmd>:
#endif /* _USE_WRITE */

/* transmit command */
static BYTE SD_SendCmd(BYTE cmd, uint32_t arg)
{
 8001f3a:	b580      	push	{r7, lr}
 8001f3c:	b084      	sub	sp, #16
 8001f3e:	af00      	add	r7, sp, #0
 8001f40:	4603      	mov	r3, r0
 8001f42:	6039      	str	r1, [r7, #0]
 8001f44:	71fb      	strb	r3, [r7, #7]
	uint8_t crc, res;

	/* wait SD ready */
	if (SD_ReadyWait() != 0xFF) return 0xFF;
 8001f46:	f7ff ff11 	bl	8001d6c <SD_ReadyWait>
 8001f4a:	4603      	mov	r3, r0
 8001f4c:	2bff      	cmp	r3, #255	; 0xff
 8001f4e:	d001      	beq.n	8001f54 <SD_SendCmd+0x1a>
 8001f50:	23ff      	movs	r3, #255	; 0xff
 8001f52:	e042      	b.n	8001fda <SD_SendCmd+0xa0>

	/* transmit command */
	SPI_TxByte(cmd); 					/* Command */
 8001f54:	79fb      	ldrb	r3, [r7, #7]
 8001f56:	4618      	mov	r0, r3
 8001f58:	f7ff feaa 	bl	8001cb0 <SPI_TxByte>
	SPI_TxByte((uint8_t)(arg >> 24)); 	/* Argument[31..24] */
 8001f5c:	683b      	ldr	r3, [r7, #0]
 8001f5e:	0e1b      	lsrs	r3, r3, #24
 8001f60:	b2db      	uxtb	r3, r3
 8001f62:	4618      	mov	r0, r3
 8001f64:	f7ff fea4 	bl	8001cb0 <SPI_TxByte>
	SPI_TxByte((uint8_t)(arg >> 16)); 	/* Argument[23..16] */
 8001f68:	683b      	ldr	r3, [r7, #0]
 8001f6a:	0c1b      	lsrs	r3, r3, #16
 8001f6c:	b2db      	uxtb	r3, r3
 8001f6e:	4618      	mov	r0, r3
 8001f70:	f7ff fe9e 	bl	8001cb0 <SPI_TxByte>
	SPI_TxByte((uint8_t)(arg >> 8)); 	/* Argument[15..8] */
 8001f74:	683b      	ldr	r3, [r7, #0]
 8001f76:	0a1b      	lsrs	r3, r3, #8
 8001f78:	b2db      	uxtb	r3, r3
 8001f7a:	4618      	mov	r0, r3
 8001f7c:	f7ff fe98 	bl	8001cb0 <SPI_TxByte>
	SPI_TxByte((uint8_t)arg); 			/* Argument[7..0] */
 8001f80:	683b      	ldr	r3, [r7, #0]
 8001f82:	b2db      	uxtb	r3, r3
 8001f84:	4618      	mov	r0, r3
 8001f86:	f7ff fe93 	bl	8001cb0 <SPI_TxByte>

	/* prepare CRC */
	if(cmd == CMD0) crc = 0x95;	/* CRC for CMD0(0) */
 8001f8a:	79fb      	ldrb	r3, [r7, #7]
 8001f8c:	2b40      	cmp	r3, #64	; 0x40
 8001f8e:	d102      	bne.n	8001f96 <SD_SendCmd+0x5c>
 8001f90:	2395      	movs	r3, #149	; 0x95
 8001f92:	73fb      	strb	r3, [r7, #15]
 8001f94:	e007      	b.n	8001fa6 <SD_SendCmd+0x6c>
	else if(cmd == CMD8) crc = 0x87;	/* CRC for CMD8(0x1AA) */
 8001f96:	79fb      	ldrb	r3, [r7, #7]
 8001f98:	2b48      	cmp	r3, #72	; 0x48
 8001f9a:	d102      	bne.n	8001fa2 <SD_SendCmd+0x68>
 8001f9c:	2387      	movs	r3, #135	; 0x87
 8001f9e:	73fb      	strb	r3, [r7, #15]
 8001fa0:	e001      	b.n	8001fa6 <SD_SendCmd+0x6c>
	else crc = 1;
 8001fa2:	2301      	movs	r3, #1
 8001fa4:	73fb      	strb	r3, [r7, #15]

	/* transmit CRC */
	SPI_TxByte(crc);
 8001fa6:	7bfb      	ldrb	r3, [r7, #15]
 8001fa8:	4618      	mov	r0, r3
 8001faa:	f7ff fe81 	bl	8001cb0 <SPI_TxByte>

	/* Skip a stuff byte when STOP_TRANSMISSION */
	if (cmd == CMD12) SPI_RxByte();
 8001fae:	79fb      	ldrb	r3, [r7, #7]
 8001fb0:	2b4c      	cmp	r3, #76	; 0x4c
 8001fb2:	d101      	bne.n	8001fb8 <SD_SendCmd+0x7e>
 8001fb4:	f7ff feb0 	bl	8001d18 <SPI_RxByte>

	/* receive response */
	uint8_t n = 10;
 8001fb8:	230a      	movs	r3, #10
 8001fba:	73bb      	strb	r3, [r7, #14]
	do {
		res = SPI_RxByte();
 8001fbc:	f7ff feac 	bl	8001d18 <SPI_RxByte>
 8001fc0:	4603      	mov	r3, r0
 8001fc2:	737b      	strb	r3, [r7, #13]
	} while ((res & 0x80) && --n);
 8001fc4:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	da05      	bge.n	8001fd8 <SD_SendCmd+0x9e>
 8001fcc:	7bbb      	ldrb	r3, [r7, #14]
 8001fce:	3b01      	subs	r3, #1
 8001fd0:	73bb      	strb	r3, [r7, #14]
 8001fd2:	7bbb      	ldrb	r3, [r7, #14]
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d1f1      	bne.n	8001fbc <SD_SendCmd+0x82>

	return res;
 8001fd8:	7b7b      	ldrb	r3, [r7, #13]
}
 8001fda:	4618      	mov	r0, r3
 8001fdc:	3710      	adds	r7, #16
 8001fde:	46bd      	mov	sp, r7
 8001fe0:	bd80      	pop	{r7, pc}
	...

08001fe4 <SD_disk_initialize>:
 * user_diskio.c functions
 **************************************/

/* initialize SD */
DSTATUS SD_disk_initialize(BYTE drv)
{
 8001fe4:	b590      	push	{r4, r7, lr}
 8001fe6:	b085      	sub	sp, #20
 8001fe8:	af00      	add	r7, sp, #0
 8001fea:	4603      	mov	r3, r0
 8001fec:	71fb      	strb	r3, [r7, #7]
	uint8_t n, type, ocr[4];

	/* single drive, drv should be 0 */
	if(drv) return STA_NOINIT;
 8001fee:	79fb      	ldrb	r3, [r7, #7]
 8001ff0:	2b00      	cmp	r3, #0
 8001ff2:	d001      	beq.n	8001ff8 <SD_disk_initialize+0x14>
 8001ff4:	2301      	movs	r3, #1
 8001ff6:	e0d6      	b.n	80021a6 <SD_disk_initialize+0x1c2>

	/* no disk */
	if(Stat & STA_NODISK) return Stat;
 8001ff8:	4b6d      	ldr	r3, [pc, #436]	; (80021b0 <SD_disk_initialize+0x1cc>)
 8001ffa:	781b      	ldrb	r3, [r3, #0]
 8001ffc:	b2db      	uxtb	r3, r3
 8001ffe:	f003 0302 	and.w	r3, r3, #2
 8002002:	2b00      	cmp	r3, #0
 8002004:	d003      	beq.n	800200e <SD_disk_initialize+0x2a>
 8002006:	4b6a      	ldr	r3, [pc, #424]	; (80021b0 <SD_disk_initialize+0x1cc>)
 8002008:	781b      	ldrb	r3, [r3, #0]
 800200a:	b2db      	uxtb	r3, r3
 800200c:	e0cb      	b.n	80021a6 <SD_disk_initialize+0x1c2>

	/* power on */
	SD_PowerOn();
 800200e:	f7ff fec7 	bl	8001da0 <SD_PowerOn>

	/* slave select */
	SELECT();
 8002012:	f7ff fe2d 	bl	8001c70 <SELECT>

	/* check disk type */
	type = 0;
 8002016:	2300      	movs	r3, #0
 8002018:	73bb      	strb	r3, [r7, #14]

	/* send GO_IDLE_STATE command */
	if (SD_SendCmd(CMD0, 0) == 1)
 800201a:	2100      	movs	r1, #0
 800201c:	2040      	movs	r0, #64	; 0x40
 800201e:	f7ff ff8c 	bl	8001f3a <SD_SendCmd>
 8002022:	4603      	mov	r3, r0
 8002024:	2b01      	cmp	r3, #1
 8002026:	f040 80a6 	bne.w	8002176 <SD_disk_initialize+0x192>
	{
		/* timeout 1 sec */
		Timer1 = 1000;
 800202a:	4b62      	ldr	r3, [pc, #392]	; (80021b4 <SD_disk_initialize+0x1d0>)
 800202c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002030:	801a      	strh	r2, [r3, #0]

		/* SDC V2+ accept CMD8 command, http://elm-chan.org/docs/mmc/mmc_e.html */
		if (SD_SendCmd(CMD8, 0x1AA) == 1)
 8002032:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8002036:	2048      	movs	r0, #72	; 0x48
 8002038:	f7ff ff7f 	bl	8001f3a <SD_SendCmd>
 800203c:	4603      	mov	r3, r0
 800203e:	2b01      	cmp	r3, #1
 8002040:	d158      	bne.n	80020f4 <SD_disk_initialize+0x110>
		{
			/* operation condition register */
			for (n = 0; n < 4; n++)
 8002042:	2300      	movs	r3, #0
 8002044:	73fb      	strb	r3, [r7, #15]
 8002046:	e00c      	b.n	8002062 <SD_disk_initialize+0x7e>
			{
				ocr[n] = SPI_RxByte();
 8002048:	7bfc      	ldrb	r4, [r7, #15]
 800204a:	f7ff fe65 	bl	8001d18 <SPI_RxByte>
 800204e:	4603      	mov	r3, r0
 8002050:	461a      	mov	r2, r3
 8002052:	f107 0310 	add.w	r3, r7, #16
 8002056:	4423      	add	r3, r4
 8002058:	f803 2c08 	strb.w	r2, [r3, #-8]
			for (n = 0; n < 4; n++)
 800205c:	7bfb      	ldrb	r3, [r7, #15]
 800205e:	3301      	adds	r3, #1
 8002060:	73fb      	strb	r3, [r7, #15]
 8002062:	7bfb      	ldrb	r3, [r7, #15]
 8002064:	2b03      	cmp	r3, #3
 8002066:	d9ef      	bls.n	8002048 <SD_disk_initialize+0x64>
			}

			/* voltage range 2.7-3.6V */
			if (ocr[2] == 0x01 && ocr[3] == 0xAA)
 8002068:	7abb      	ldrb	r3, [r7, #10]
 800206a:	2b01      	cmp	r3, #1
 800206c:	f040 8083 	bne.w	8002176 <SD_disk_initialize+0x192>
 8002070:	7afb      	ldrb	r3, [r7, #11]
 8002072:	2baa      	cmp	r3, #170	; 0xaa
 8002074:	d17f      	bne.n	8002176 <SD_disk_initialize+0x192>
			{
				/* ACMD41 with HCS bit */
				do {
					if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 1UL << 30) == 0) break;
 8002076:	2100      	movs	r1, #0
 8002078:	2077      	movs	r0, #119	; 0x77
 800207a:	f7ff ff5e 	bl	8001f3a <SD_SendCmd>
 800207e:	4603      	mov	r3, r0
 8002080:	2b01      	cmp	r3, #1
 8002082:	d807      	bhi.n	8002094 <SD_disk_initialize+0xb0>
 8002084:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8002088:	2069      	movs	r0, #105	; 0x69
 800208a:	f7ff ff56 	bl	8001f3a <SD_SendCmd>
 800208e:	4603      	mov	r3, r0
 8002090:	2b00      	cmp	r3, #0
 8002092:	d005      	beq.n	80020a0 <SD_disk_initialize+0xbc>
				} while (Timer1);
 8002094:	4b47      	ldr	r3, [pc, #284]	; (80021b4 <SD_disk_initialize+0x1d0>)
 8002096:	881b      	ldrh	r3, [r3, #0]
 8002098:	b29b      	uxth	r3, r3
 800209a:	2b00      	cmp	r3, #0
 800209c:	d1eb      	bne.n	8002076 <SD_disk_initialize+0x92>
 800209e:	e000      	b.n	80020a2 <SD_disk_initialize+0xbe>
					if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 1UL << 30) == 0) break;
 80020a0:	bf00      	nop

				/* READ_OCR */
				if (Timer1 && SD_SendCmd(CMD58, 0) == 0)
 80020a2:	4b44      	ldr	r3, [pc, #272]	; (80021b4 <SD_disk_initialize+0x1d0>)
 80020a4:	881b      	ldrh	r3, [r3, #0]
 80020a6:	b29b      	uxth	r3, r3
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	d064      	beq.n	8002176 <SD_disk_initialize+0x192>
 80020ac:	2100      	movs	r1, #0
 80020ae:	207a      	movs	r0, #122	; 0x7a
 80020b0:	f7ff ff43 	bl	8001f3a <SD_SendCmd>
 80020b4:	4603      	mov	r3, r0
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d15d      	bne.n	8002176 <SD_disk_initialize+0x192>
				{
					/* Check CCS bit */
					for (n = 0; n < 4; n++)
 80020ba:	2300      	movs	r3, #0
 80020bc:	73fb      	strb	r3, [r7, #15]
 80020be:	e00c      	b.n	80020da <SD_disk_initialize+0xf6>
					{
						ocr[n] = SPI_RxByte();
 80020c0:	7bfc      	ldrb	r4, [r7, #15]
 80020c2:	f7ff fe29 	bl	8001d18 <SPI_RxByte>
 80020c6:	4603      	mov	r3, r0
 80020c8:	461a      	mov	r2, r3
 80020ca:	f107 0310 	add.w	r3, r7, #16
 80020ce:	4423      	add	r3, r4
 80020d0:	f803 2c08 	strb.w	r2, [r3, #-8]
					for (n = 0; n < 4; n++)
 80020d4:	7bfb      	ldrb	r3, [r7, #15]
 80020d6:	3301      	adds	r3, #1
 80020d8:	73fb      	strb	r3, [r7, #15]
 80020da:	7bfb      	ldrb	r3, [r7, #15]
 80020dc:	2b03      	cmp	r3, #3
 80020de:	d9ef      	bls.n	80020c0 <SD_disk_initialize+0xdc>
					}

					/* SDv2 (HC or SC) */
					type = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;
 80020e0:	7a3b      	ldrb	r3, [r7, #8]
 80020e2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d001      	beq.n	80020ee <SD_disk_initialize+0x10a>
 80020ea:	230c      	movs	r3, #12
 80020ec:	e000      	b.n	80020f0 <SD_disk_initialize+0x10c>
 80020ee:	2304      	movs	r3, #4
 80020f0:	73bb      	strb	r3, [r7, #14]
 80020f2:	e040      	b.n	8002176 <SD_disk_initialize+0x192>
			}
		}
		else
		{
			/* SDC V1 or MMC */
			type = (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 0) <= 1) ? CT_SD1 : CT_MMC;
 80020f4:	2100      	movs	r1, #0
 80020f6:	2077      	movs	r0, #119	; 0x77
 80020f8:	f7ff ff1f 	bl	8001f3a <SD_SendCmd>
 80020fc:	4603      	mov	r3, r0
 80020fe:	2b01      	cmp	r3, #1
 8002100:	d808      	bhi.n	8002114 <SD_disk_initialize+0x130>
 8002102:	2100      	movs	r1, #0
 8002104:	2069      	movs	r0, #105	; 0x69
 8002106:	f7ff ff18 	bl	8001f3a <SD_SendCmd>
 800210a:	4603      	mov	r3, r0
 800210c:	2b01      	cmp	r3, #1
 800210e:	d801      	bhi.n	8002114 <SD_disk_initialize+0x130>
 8002110:	2302      	movs	r3, #2
 8002112:	e000      	b.n	8002116 <SD_disk_initialize+0x132>
 8002114:	2301      	movs	r3, #1
 8002116:	73bb      	strb	r3, [r7, #14]

			do
			{
				if (type == CT_SD1)
 8002118:	7bbb      	ldrb	r3, [r7, #14]
 800211a:	2b02      	cmp	r3, #2
 800211c:	d10e      	bne.n	800213c <SD_disk_initialize+0x158>
				{
					if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 0) == 0) break; /* ACMD41 */
 800211e:	2100      	movs	r1, #0
 8002120:	2077      	movs	r0, #119	; 0x77
 8002122:	f7ff ff0a 	bl	8001f3a <SD_SendCmd>
 8002126:	4603      	mov	r3, r0
 8002128:	2b01      	cmp	r3, #1
 800212a:	d80e      	bhi.n	800214a <SD_disk_initialize+0x166>
 800212c:	2100      	movs	r1, #0
 800212e:	2069      	movs	r0, #105	; 0x69
 8002130:	f7ff ff03 	bl	8001f3a <SD_SendCmd>
 8002134:	4603      	mov	r3, r0
 8002136:	2b00      	cmp	r3, #0
 8002138:	d107      	bne.n	800214a <SD_disk_initialize+0x166>
 800213a:	e00d      	b.n	8002158 <SD_disk_initialize+0x174>
				}
				else
				{
					if (SD_SendCmd(CMD1, 0) == 0) break; /* CMD1 */
 800213c:	2100      	movs	r1, #0
 800213e:	2041      	movs	r0, #65	; 0x41
 8002140:	f7ff fefb 	bl	8001f3a <SD_SendCmd>
 8002144:	4603      	mov	r3, r0
 8002146:	2b00      	cmp	r3, #0
 8002148:	d005      	beq.n	8002156 <SD_disk_initialize+0x172>
				}

			} while (Timer1);
 800214a:	4b1a      	ldr	r3, [pc, #104]	; (80021b4 <SD_disk_initialize+0x1d0>)
 800214c:	881b      	ldrh	r3, [r3, #0]
 800214e:	b29b      	uxth	r3, r3
 8002150:	2b00      	cmp	r3, #0
 8002152:	d1e1      	bne.n	8002118 <SD_disk_initialize+0x134>
 8002154:	e000      	b.n	8002158 <SD_disk_initialize+0x174>
					if (SD_SendCmd(CMD1, 0) == 0) break; /* CMD1 */
 8002156:	bf00      	nop

			/* SET_BLOCKLEN */
			if (!Timer1 || SD_SendCmd(CMD16, 512) != 0) type = 0;
 8002158:	4b16      	ldr	r3, [pc, #88]	; (80021b4 <SD_disk_initialize+0x1d0>)
 800215a:	881b      	ldrh	r3, [r3, #0]
 800215c:	b29b      	uxth	r3, r3
 800215e:	2b00      	cmp	r3, #0
 8002160:	d007      	beq.n	8002172 <SD_disk_initialize+0x18e>
 8002162:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002166:	2050      	movs	r0, #80	; 0x50
 8002168:	f7ff fee7 	bl	8001f3a <SD_SendCmd>
 800216c:	4603      	mov	r3, r0
 800216e:	2b00      	cmp	r3, #0
 8002170:	d001      	beq.n	8002176 <SD_disk_initialize+0x192>
 8002172:	2300      	movs	r3, #0
 8002174:	73bb      	strb	r3, [r7, #14]
		}
	}

	CardType = type;
 8002176:	4a10      	ldr	r2, [pc, #64]	; (80021b8 <SD_disk_initialize+0x1d4>)
 8002178:	7bbb      	ldrb	r3, [r7, #14]
 800217a:	7013      	strb	r3, [r2, #0]

	/* Idle */
	DESELECT();
 800217c:	f7ff fd88 	bl	8001c90 <DESELECT>
	SPI_RxByte();
 8002180:	f7ff fdca 	bl	8001d18 <SPI_RxByte>

	/* Clear STA_NOINIT */
	if (type)
 8002184:	7bbb      	ldrb	r3, [r7, #14]
 8002186:	2b00      	cmp	r3, #0
 8002188:	d008      	beq.n	800219c <SD_disk_initialize+0x1b8>
	{
		Stat &= ~STA_NOINIT;
 800218a:	4b09      	ldr	r3, [pc, #36]	; (80021b0 <SD_disk_initialize+0x1cc>)
 800218c:	781b      	ldrb	r3, [r3, #0]
 800218e:	b2db      	uxtb	r3, r3
 8002190:	f023 0301 	bic.w	r3, r3, #1
 8002194:	b2da      	uxtb	r2, r3
 8002196:	4b06      	ldr	r3, [pc, #24]	; (80021b0 <SD_disk_initialize+0x1cc>)
 8002198:	701a      	strb	r2, [r3, #0]
 800219a:	e001      	b.n	80021a0 <SD_disk_initialize+0x1bc>
	}
	else
	{
		/* Initialization failed */
		SD_PowerOff();
 800219c:	f7ff fe42 	bl	8001e24 <SD_PowerOff>
	}

	return Stat;
 80021a0:	4b03      	ldr	r3, [pc, #12]	; (80021b0 <SD_disk_initialize+0x1cc>)
 80021a2:	781b      	ldrb	r3, [r3, #0]
 80021a4:	b2db      	uxtb	r3, r3
}
 80021a6:	4618      	mov	r0, r3
 80021a8:	3714      	adds	r7, #20
 80021aa:	46bd      	mov	sp, r7
 80021ac:	bd90      	pop	{r4, r7, pc}
 80021ae:	bf00      	nop
 80021b0:	20000000 	.word	0x20000000
 80021b4:	20002bd4 	.word	0x20002bd4
 80021b8:	20000213 	.word	0x20000213

080021bc <SD_disk_status>:

/* return disk status */
DSTATUS SD_disk_status(BYTE drv)
{
 80021bc:	b480      	push	{r7}
 80021be:	b083      	sub	sp, #12
 80021c0:	af00      	add	r7, sp, #0
 80021c2:	4603      	mov	r3, r0
 80021c4:	71fb      	strb	r3, [r7, #7]
	if (drv) return STA_NOINIT;
 80021c6:	79fb      	ldrb	r3, [r7, #7]
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	d001      	beq.n	80021d0 <SD_disk_status+0x14>
 80021cc:	2301      	movs	r3, #1
 80021ce:	e002      	b.n	80021d6 <SD_disk_status+0x1a>
	return Stat;
 80021d0:	4b04      	ldr	r3, [pc, #16]	; (80021e4 <SD_disk_status+0x28>)
 80021d2:	781b      	ldrb	r3, [r3, #0]
 80021d4:	b2db      	uxtb	r3, r3
}
 80021d6:	4618      	mov	r0, r3
 80021d8:	370c      	adds	r7, #12
 80021da:	46bd      	mov	sp, r7
 80021dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021e0:	4770      	bx	lr
 80021e2:	bf00      	nop
 80021e4:	20000000 	.word	0x20000000

080021e8 <SD_disk_read>:

/* read sector */
DRESULT SD_disk_read(BYTE pdrv, BYTE* buff, DWORD sector, UINT count)
{
 80021e8:	b580      	push	{r7, lr}
 80021ea:	b084      	sub	sp, #16
 80021ec:	af00      	add	r7, sp, #0
 80021ee:	60b9      	str	r1, [r7, #8]
 80021f0:	607a      	str	r2, [r7, #4]
 80021f2:	603b      	str	r3, [r7, #0]
 80021f4:	4603      	mov	r3, r0
 80021f6:	73fb      	strb	r3, [r7, #15]
	/* pdrv should be 0 */
	if (pdrv || !count) return RES_PARERR;
 80021f8:	7bfb      	ldrb	r3, [r7, #15]
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d102      	bne.n	8002204 <SD_disk_read+0x1c>
 80021fe:	683b      	ldr	r3, [r7, #0]
 8002200:	2b00      	cmp	r3, #0
 8002202:	d101      	bne.n	8002208 <SD_disk_read+0x20>
 8002204:	2304      	movs	r3, #4
 8002206:	e051      	b.n	80022ac <SD_disk_read+0xc4>

	/* no disk */
	if (Stat & STA_NOINIT) return RES_NOTRDY;
 8002208:	4b2a      	ldr	r3, [pc, #168]	; (80022b4 <SD_disk_read+0xcc>)
 800220a:	781b      	ldrb	r3, [r3, #0]
 800220c:	b2db      	uxtb	r3, r3
 800220e:	f003 0301 	and.w	r3, r3, #1
 8002212:	2b00      	cmp	r3, #0
 8002214:	d001      	beq.n	800221a <SD_disk_read+0x32>
 8002216:	2303      	movs	r3, #3
 8002218:	e048      	b.n	80022ac <SD_disk_read+0xc4>

	/* convert to byte address */
	if (!(CardType & CT_SD2)) sector *= 512;
 800221a:	4b27      	ldr	r3, [pc, #156]	; (80022b8 <SD_disk_read+0xd0>)
 800221c:	781b      	ldrb	r3, [r3, #0]
 800221e:	f003 0304 	and.w	r3, r3, #4
 8002222:	2b00      	cmp	r3, #0
 8002224:	d102      	bne.n	800222c <SD_disk_read+0x44>
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	025b      	lsls	r3, r3, #9
 800222a:	607b      	str	r3, [r7, #4]

	SELECT();
 800222c:	f7ff fd20 	bl	8001c70 <SELECT>

	if (count == 1)
 8002230:	683b      	ldr	r3, [r7, #0]
 8002232:	2b01      	cmp	r3, #1
 8002234:	d111      	bne.n	800225a <SD_disk_read+0x72>
	{
		/* READ_SINGLE_BLOCK */
		if ((SD_SendCmd(CMD17, sector) == 0) && SD_RxDataBlock(buff, 512)) count = 0;
 8002236:	6879      	ldr	r1, [r7, #4]
 8002238:	2051      	movs	r0, #81	; 0x51
 800223a:	f7ff fe7e 	bl	8001f3a <SD_SendCmd>
 800223e:	4603      	mov	r3, r0
 8002240:	2b00      	cmp	r3, #0
 8002242:	d129      	bne.n	8002298 <SD_disk_read+0xb0>
 8002244:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002248:	68b8      	ldr	r0, [r7, #8]
 800224a:	f7ff fe03 	bl	8001e54 <SD_RxDataBlock>
 800224e:	4603      	mov	r3, r0
 8002250:	2b00      	cmp	r3, #0
 8002252:	d021      	beq.n	8002298 <SD_disk_read+0xb0>
 8002254:	2300      	movs	r3, #0
 8002256:	603b      	str	r3, [r7, #0]
 8002258:	e01e      	b.n	8002298 <SD_disk_read+0xb0>
	}
	else
	{
		/* READ_MULTIPLE_BLOCK */
		if (SD_SendCmd(CMD18, sector) == 0)
 800225a:	6879      	ldr	r1, [r7, #4]
 800225c:	2052      	movs	r0, #82	; 0x52
 800225e:	f7ff fe6c 	bl	8001f3a <SD_SendCmd>
 8002262:	4603      	mov	r3, r0
 8002264:	2b00      	cmp	r3, #0
 8002266:	d117      	bne.n	8002298 <SD_disk_read+0xb0>
		{
			do {
				if (!SD_RxDataBlock(buff, 512)) break;
 8002268:	f44f 7100 	mov.w	r1, #512	; 0x200
 800226c:	68b8      	ldr	r0, [r7, #8]
 800226e:	f7ff fdf1 	bl	8001e54 <SD_RxDataBlock>
 8002272:	4603      	mov	r3, r0
 8002274:	2b00      	cmp	r3, #0
 8002276:	d00a      	beq.n	800228e <SD_disk_read+0xa6>
				buff += 512;
 8002278:	68bb      	ldr	r3, [r7, #8]
 800227a:	f503 7300 	add.w	r3, r3, #512	; 0x200
 800227e:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8002280:	683b      	ldr	r3, [r7, #0]
 8002282:	3b01      	subs	r3, #1
 8002284:	603b      	str	r3, [r7, #0]
 8002286:	683b      	ldr	r3, [r7, #0]
 8002288:	2b00      	cmp	r3, #0
 800228a:	d1ed      	bne.n	8002268 <SD_disk_read+0x80>
 800228c:	e000      	b.n	8002290 <SD_disk_read+0xa8>
				if (!SD_RxDataBlock(buff, 512)) break;
 800228e:	bf00      	nop

			/* STOP_TRANSMISSION */
			SD_SendCmd(CMD12, 0);
 8002290:	2100      	movs	r1, #0
 8002292:	204c      	movs	r0, #76	; 0x4c
 8002294:	f7ff fe51 	bl	8001f3a <SD_SendCmd>
		}
	}

	/* Idle */
	DESELECT();
 8002298:	f7ff fcfa 	bl	8001c90 <DESELECT>
	SPI_RxByte();
 800229c:	f7ff fd3c 	bl	8001d18 <SPI_RxByte>

	return count ? RES_ERROR : RES_OK;
 80022a0:	683b      	ldr	r3, [r7, #0]
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	bf14      	ite	ne
 80022a6:	2301      	movne	r3, #1
 80022a8:	2300      	moveq	r3, #0
 80022aa:	b2db      	uxtb	r3, r3
}
 80022ac:	4618      	mov	r0, r3
 80022ae:	3710      	adds	r7, #16
 80022b0:	46bd      	mov	sp, r7
 80022b2:	bd80      	pop	{r7, pc}
 80022b4:	20000000 	.word	0x20000000
 80022b8:	20000213 	.word	0x20000213

080022bc <SD_disk_write>:

/* write sector */
#if _USE_WRITE == 1
DRESULT SD_disk_write(BYTE pdrv, const BYTE* buff, DWORD sector, UINT count)
{
 80022bc:	b580      	push	{r7, lr}
 80022be:	b084      	sub	sp, #16
 80022c0:	af00      	add	r7, sp, #0
 80022c2:	60b9      	str	r1, [r7, #8]
 80022c4:	607a      	str	r2, [r7, #4]
 80022c6:	603b      	str	r3, [r7, #0]
 80022c8:	4603      	mov	r3, r0
 80022ca:	73fb      	strb	r3, [r7, #15]
	/* pdrv should be 0 */
	if (pdrv || !count) return RES_PARERR;
 80022cc:	7bfb      	ldrb	r3, [r7, #15]
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d102      	bne.n	80022d8 <SD_disk_write+0x1c>
 80022d2:	683b      	ldr	r3, [r7, #0]
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	d101      	bne.n	80022dc <SD_disk_write+0x20>
 80022d8:	2304      	movs	r3, #4
 80022da:	e06b      	b.n	80023b4 <SD_disk_write+0xf8>

	/* no disk */
	if (Stat & STA_NOINIT) return RES_NOTRDY;
 80022dc:	4b37      	ldr	r3, [pc, #220]	; (80023bc <SD_disk_write+0x100>)
 80022de:	781b      	ldrb	r3, [r3, #0]
 80022e0:	b2db      	uxtb	r3, r3
 80022e2:	f003 0301 	and.w	r3, r3, #1
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d001      	beq.n	80022ee <SD_disk_write+0x32>
 80022ea:	2303      	movs	r3, #3
 80022ec:	e062      	b.n	80023b4 <SD_disk_write+0xf8>

	/* write protection */
	if (Stat & STA_PROTECT) return RES_WRPRT;
 80022ee:	4b33      	ldr	r3, [pc, #204]	; (80023bc <SD_disk_write+0x100>)
 80022f0:	781b      	ldrb	r3, [r3, #0]
 80022f2:	b2db      	uxtb	r3, r3
 80022f4:	f003 0304 	and.w	r3, r3, #4
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	d001      	beq.n	8002300 <SD_disk_write+0x44>
 80022fc:	2302      	movs	r3, #2
 80022fe:	e059      	b.n	80023b4 <SD_disk_write+0xf8>

	/* convert to byte address */
	if (!(CardType & CT_SD2)) sector *= 512;
 8002300:	4b2f      	ldr	r3, [pc, #188]	; (80023c0 <SD_disk_write+0x104>)
 8002302:	781b      	ldrb	r3, [r3, #0]
 8002304:	f003 0304 	and.w	r3, r3, #4
 8002308:	2b00      	cmp	r3, #0
 800230a:	d102      	bne.n	8002312 <SD_disk_write+0x56>
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	025b      	lsls	r3, r3, #9
 8002310:	607b      	str	r3, [r7, #4]

	SELECT();
 8002312:	f7ff fcad 	bl	8001c70 <SELECT>

	if (count == 1)
 8002316:	683b      	ldr	r3, [r7, #0]
 8002318:	2b01      	cmp	r3, #1
 800231a:	d110      	bne.n	800233e <SD_disk_write+0x82>
	{
		/* WRITE_BLOCK */
		if ((SD_SendCmd(CMD24, sector) == 0) && SD_TxDataBlock(buff, 0xFE))
 800231c:	6879      	ldr	r1, [r7, #4]
 800231e:	2058      	movs	r0, #88	; 0x58
 8002320:	f7ff fe0b 	bl	8001f3a <SD_SendCmd>
 8002324:	4603      	mov	r3, r0
 8002326:	2b00      	cmp	r3, #0
 8002328:	d13a      	bne.n	80023a0 <SD_disk_write+0xe4>
 800232a:	21fe      	movs	r1, #254	; 0xfe
 800232c:	68b8      	ldr	r0, [r7, #8]
 800232e:	f7ff fdc1 	bl	8001eb4 <SD_TxDataBlock>
 8002332:	4603      	mov	r3, r0
 8002334:	2b00      	cmp	r3, #0
 8002336:	d033      	beq.n	80023a0 <SD_disk_write+0xe4>
			count = 0;
 8002338:	2300      	movs	r3, #0
 800233a:	603b      	str	r3, [r7, #0]
 800233c:	e030      	b.n	80023a0 <SD_disk_write+0xe4>
	}
	else
	{
		/* WRITE_MULTIPLE_BLOCK */
		if (CardType & CT_SD1)
 800233e:	4b20      	ldr	r3, [pc, #128]	; (80023c0 <SD_disk_write+0x104>)
 8002340:	781b      	ldrb	r3, [r3, #0]
 8002342:	f003 0302 	and.w	r3, r3, #2
 8002346:	2b00      	cmp	r3, #0
 8002348:	d007      	beq.n	800235a <SD_disk_write+0x9e>
		{
			SD_SendCmd(CMD55, 0);
 800234a:	2100      	movs	r1, #0
 800234c:	2077      	movs	r0, #119	; 0x77
 800234e:	f7ff fdf4 	bl	8001f3a <SD_SendCmd>
			SD_SendCmd(CMD23, count); /* ACMD23 */
 8002352:	6839      	ldr	r1, [r7, #0]
 8002354:	2057      	movs	r0, #87	; 0x57
 8002356:	f7ff fdf0 	bl	8001f3a <SD_SendCmd>
		}

		if (SD_SendCmd(CMD25, sector) == 0)
 800235a:	6879      	ldr	r1, [r7, #4]
 800235c:	2059      	movs	r0, #89	; 0x59
 800235e:	f7ff fdec 	bl	8001f3a <SD_SendCmd>
 8002362:	4603      	mov	r3, r0
 8002364:	2b00      	cmp	r3, #0
 8002366:	d11b      	bne.n	80023a0 <SD_disk_write+0xe4>
		{
			do {
				if(!SD_TxDataBlock(buff, 0xFC)) break;
 8002368:	21fc      	movs	r1, #252	; 0xfc
 800236a:	68b8      	ldr	r0, [r7, #8]
 800236c:	f7ff fda2 	bl	8001eb4 <SD_TxDataBlock>
 8002370:	4603      	mov	r3, r0
 8002372:	2b00      	cmp	r3, #0
 8002374:	d00a      	beq.n	800238c <SD_disk_write+0xd0>
				buff += 512;
 8002376:	68bb      	ldr	r3, [r7, #8]
 8002378:	f503 7300 	add.w	r3, r3, #512	; 0x200
 800237c:	60bb      	str	r3, [r7, #8]
			} while (--count);
 800237e:	683b      	ldr	r3, [r7, #0]
 8002380:	3b01      	subs	r3, #1
 8002382:	603b      	str	r3, [r7, #0]
 8002384:	683b      	ldr	r3, [r7, #0]
 8002386:	2b00      	cmp	r3, #0
 8002388:	d1ee      	bne.n	8002368 <SD_disk_write+0xac>
 800238a:	e000      	b.n	800238e <SD_disk_write+0xd2>
				if(!SD_TxDataBlock(buff, 0xFC)) break;
 800238c:	bf00      	nop

			/* STOP_TRAN token */
			if(!SD_TxDataBlock(0, 0xFD))
 800238e:	21fd      	movs	r1, #253	; 0xfd
 8002390:	2000      	movs	r0, #0
 8002392:	f7ff fd8f 	bl	8001eb4 <SD_TxDataBlock>
 8002396:	4603      	mov	r3, r0
 8002398:	2b00      	cmp	r3, #0
 800239a:	d101      	bne.n	80023a0 <SD_disk_write+0xe4>
			{
				count = 1;
 800239c:	2301      	movs	r3, #1
 800239e:	603b      	str	r3, [r7, #0]
			}
		}
	}

	/* Idle */
	DESELECT();
 80023a0:	f7ff fc76 	bl	8001c90 <DESELECT>
	SPI_RxByte();
 80023a4:	f7ff fcb8 	bl	8001d18 <SPI_RxByte>

	return count ? RES_ERROR : RES_OK;
 80023a8:	683b      	ldr	r3, [r7, #0]
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	bf14      	ite	ne
 80023ae:	2301      	movne	r3, #1
 80023b0:	2300      	moveq	r3, #0
 80023b2:	b2db      	uxtb	r3, r3
}
 80023b4:	4618      	mov	r0, r3
 80023b6:	3710      	adds	r7, #16
 80023b8:	46bd      	mov	sp, r7
 80023ba:	bd80      	pop	{r7, pc}
 80023bc:	20000000 	.word	0x20000000
 80023c0:	20000213 	.word	0x20000213

080023c4 <SD_disk_ioctl>:
#endif /* _USE_WRITE */

/* ioctl */
DRESULT SD_disk_ioctl(BYTE drv, BYTE ctrl, void *buff)
{
 80023c4:	b590      	push	{r4, r7, lr}
 80023c6:	b08b      	sub	sp, #44	; 0x2c
 80023c8:	af00      	add	r7, sp, #0
 80023ca:	4603      	mov	r3, r0
 80023cc:	603a      	str	r2, [r7, #0]
 80023ce:	71fb      	strb	r3, [r7, #7]
 80023d0:	460b      	mov	r3, r1
 80023d2:	71bb      	strb	r3, [r7, #6]
	DRESULT res;
	uint8_t n, csd[16], *ptr = buff;
 80023d4:	683b      	ldr	r3, [r7, #0]
 80023d6:	623b      	str	r3, [r7, #32]
	WORD csize;

	/* pdrv should be 0 */
	if (drv) return RES_PARERR;
 80023d8:	79fb      	ldrb	r3, [r7, #7]
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d001      	beq.n	80023e2 <SD_disk_ioctl+0x1e>
 80023de:	2304      	movs	r3, #4
 80023e0:	e115      	b.n	800260e <SD_disk_ioctl+0x24a>
	res = RES_ERROR;
 80023e2:	2301      	movs	r3, #1
 80023e4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	if (ctrl == CTRL_POWER)
 80023e8:	79bb      	ldrb	r3, [r7, #6]
 80023ea:	2b05      	cmp	r3, #5
 80023ec:	d124      	bne.n	8002438 <SD_disk_ioctl+0x74>
	{
		switch (*ptr)
 80023ee:	6a3b      	ldr	r3, [r7, #32]
 80023f0:	781b      	ldrb	r3, [r3, #0]
 80023f2:	2b02      	cmp	r3, #2
 80023f4:	d012      	beq.n	800241c <SD_disk_ioctl+0x58>
 80023f6:	2b02      	cmp	r3, #2
 80023f8:	dc1a      	bgt.n	8002430 <SD_disk_ioctl+0x6c>
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d002      	beq.n	8002404 <SD_disk_ioctl+0x40>
 80023fe:	2b01      	cmp	r3, #1
 8002400:	d006      	beq.n	8002410 <SD_disk_ioctl+0x4c>
 8002402:	e015      	b.n	8002430 <SD_disk_ioctl+0x6c>
		{
		case 0:
			SD_PowerOff();		/* Power Off */
 8002404:	f7ff fd0e 	bl	8001e24 <SD_PowerOff>
			res = RES_OK;
 8002408:	2300      	movs	r3, #0
 800240a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 800240e:	e0fc      	b.n	800260a <SD_disk_ioctl+0x246>
		case 1:
			SD_PowerOn();		/* Power On */
 8002410:	f7ff fcc6 	bl	8001da0 <SD_PowerOn>
			res = RES_OK;
 8002414:	2300      	movs	r3, #0
 8002416:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 800241a:	e0f6      	b.n	800260a <SD_disk_ioctl+0x246>
		case 2:
			*(ptr + 1) = SD_CheckPower();
 800241c:	6a3b      	ldr	r3, [r7, #32]
 800241e:	1c5c      	adds	r4, r3, #1
 8002420:	f7ff fd0c 	bl	8001e3c <SD_CheckPower>
 8002424:	4603      	mov	r3, r0
 8002426:	7023      	strb	r3, [r4, #0]
			res = RES_OK;		/* Power Check */
 8002428:	2300      	movs	r3, #0
 800242a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 800242e:	e0ec      	b.n	800260a <SD_disk_ioctl+0x246>
		default:
			res = RES_PARERR;
 8002430:	2304      	movs	r3, #4
 8002432:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8002436:	e0e8      	b.n	800260a <SD_disk_ioctl+0x246>
		}
	}
	else
	{
		/* no disk */
		if (Stat & STA_NOINIT) return RES_NOTRDY;
 8002438:	4b77      	ldr	r3, [pc, #476]	; (8002618 <SD_disk_ioctl+0x254>)
 800243a:	781b      	ldrb	r3, [r3, #0]
 800243c:	b2db      	uxtb	r3, r3
 800243e:	f003 0301 	and.w	r3, r3, #1
 8002442:	2b00      	cmp	r3, #0
 8002444:	d001      	beq.n	800244a <SD_disk_ioctl+0x86>
 8002446:	2303      	movs	r3, #3
 8002448:	e0e1      	b.n	800260e <SD_disk_ioctl+0x24a>

		SELECT();
 800244a:	f7ff fc11 	bl	8001c70 <SELECT>

		switch (ctrl)
 800244e:	79bb      	ldrb	r3, [r7, #6]
 8002450:	2b0d      	cmp	r3, #13
 8002452:	f200 80cb 	bhi.w	80025ec <SD_disk_ioctl+0x228>
 8002456:	a201      	add	r2, pc, #4	; (adr r2, 800245c <SD_disk_ioctl+0x98>)
 8002458:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800245c:	08002557 	.word	0x08002557
 8002460:	08002495 	.word	0x08002495
 8002464:	08002547 	.word	0x08002547
 8002468:	080025ed 	.word	0x080025ed
 800246c:	080025ed 	.word	0x080025ed
 8002470:	080025ed 	.word	0x080025ed
 8002474:	080025ed 	.word	0x080025ed
 8002478:	080025ed 	.word	0x080025ed
 800247c:	080025ed 	.word	0x080025ed
 8002480:	080025ed 	.word	0x080025ed
 8002484:	080025ed 	.word	0x080025ed
 8002488:	08002569 	.word	0x08002569
 800248c:	0800258d 	.word	0x0800258d
 8002490:	080025b1 	.word	0x080025b1
		{
		case GET_SECTOR_COUNT:
			/* SEND_CSD */
			if ((SD_SendCmd(CMD9, 0) == 0) && SD_RxDataBlock(csd, 16))
 8002494:	2100      	movs	r1, #0
 8002496:	2049      	movs	r0, #73	; 0x49
 8002498:	f7ff fd4f 	bl	8001f3a <SD_SendCmd>
 800249c:	4603      	mov	r3, r0
 800249e:	2b00      	cmp	r3, #0
 80024a0:	f040 80a8 	bne.w	80025f4 <SD_disk_ioctl+0x230>
 80024a4:	f107 030c 	add.w	r3, r7, #12
 80024a8:	2110      	movs	r1, #16
 80024aa:	4618      	mov	r0, r3
 80024ac:	f7ff fcd2 	bl	8001e54 <SD_RxDataBlock>
 80024b0:	4603      	mov	r3, r0
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	f000 809e 	beq.w	80025f4 <SD_disk_ioctl+0x230>
			{
				if ((csd[0] >> 6) == 1)
 80024b8:	7b3b      	ldrb	r3, [r7, #12]
 80024ba:	099b      	lsrs	r3, r3, #6
 80024bc:	b2db      	uxtb	r3, r3
 80024be:	2b01      	cmp	r3, #1
 80024c0:	d10e      	bne.n	80024e0 <SD_disk_ioctl+0x11c>
				{
					/* SDC V2 */
					csize = csd[9] + ((WORD) csd[8] << 8) + 1;
 80024c2:	7d7b      	ldrb	r3, [r7, #21]
 80024c4:	b29a      	uxth	r2, r3
 80024c6:	7d3b      	ldrb	r3, [r7, #20]
 80024c8:	b29b      	uxth	r3, r3
 80024ca:	021b      	lsls	r3, r3, #8
 80024cc:	b29b      	uxth	r3, r3
 80024ce:	4413      	add	r3, r2
 80024d0:	b29b      	uxth	r3, r3
 80024d2:	3301      	adds	r3, #1
 80024d4:	83fb      	strh	r3, [r7, #30]
					*(DWORD*) buff = (DWORD) csize << 10;
 80024d6:	8bfb      	ldrh	r3, [r7, #30]
 80024d8:	029a      	lsls	r2, r3, #10
 80024da:	683b      	ldr	r3, [r7, #0]
 80024dc:	601a      	str	r2, [r3, #0]
 80024de:	e02e      	b.n	800253e <SD_disk_ioctl+0x17a>
				}
				else
				{
					/* MMC or SDC V1 */
					n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 80024e0:	7c7b      	ldrb	r3, [r7, #17]
 80024e2:	f003 030f 	and.w	r3, r3, #15
 80024e6:	b2da      	uxtb	r2, r3
 80024e8:	7dbb      	ldrb	r3, [r7, #22]
 80024ea:	09db      	lsrs	r3, r3, #7
 80024ec:	b2db      	uxtb	r3, r3
 80024ee:	4413      	add	r3, r2
 80024f0:	b2da      	uxtb	r2, r3
 80024f2:	7d7b      	ldrb	r3, [r7, #21]
 80024f4:	005b      	lsls	r3, r3, #1
 80024f6:	b2db      	uxtb	r3, r3
 80024f8:	f003 0306 	and.w	r3, r3, #6
 80024fc:	b2db      	uxtb	r3, r3
 80024fe:	4413      	add	r3, r2
 8002500:	b2db      	uxtb	r3, r3
 8002502:	3302      	adds	r3, #2
 8002504:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
					csize = (csd[8] >> 6) + ((WORD) csd[7] << 2) + ((WORD) (csd[6] & 3) << 10) + 1;
 8002508:	7d3b      	ldrb	r3, [r7, #20]
 800250a:	099b      	lsrs	r3, r3, #6
 800250c:	b2db      	uxtb	r3, r3
 800250e:	b29a      	uxth	r2, r3
 8002510:	7cfb      	ldrb	r3, [r7, #19]
 8002512:	b29b      	uxth	r3, r3
 8002514:	009b      	lsls	r3, r3, #2
 8002516:	b29b      	uxth	r3, r3
 8002518:	4413      	add	r3, r2
 800251a:	b29a      	uxth	r2, r3
 800251c:	7cbb      	ldrb	r3, [r7, #18]
 800251e:	029b      	lsls	r3, r3, #10
 8002520:	b29b      	uxth	r3, r3
 8002522:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8002526:	b29b      	uxth	r3, r3
 8002528:	4413      	add	r3, r2
 800252a:	b29b      	uxth	r3, r3
 800252c:	3301      	adds	r3, #1
 800252e:	83fb      	strh	r3, [r7, #30]
					*(DWORD*) buff = (DWORD) csize << (n - 9);
 8002530:	8bfa      	ldrh	r2, [r7, #30]
 8002532:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8002536:	3b09      	subs	r3, #9
 8002538:	409a      	lsls	r2, r3
 800253a:	683b      	ldr	r3, [r7, #0]
 800253c:	601a      	str	r2, [r3, #0]
				}
				res = RES_OK;
 800253e:	2300      	movs	r3, #0
 8002540:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			}
			break;
 8002544:	e056      	b.n	80025f4 <SD_disk_ioctl+0x230>
		case GET_SECTOR_SIZE:
			*(WORD*) buff = 512;
 8002546:	683b      	ldr	r3, [r7, #0]
 8002548:	f44f 7200 	mov.w	r2, #512	; 0x200
 800254c:	801a      	strh	r2, [r3, #0]
			res = RES_OK;
 800254e:	2300      	movs	r3, #0
 8002550:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 8002554:	e055      	b.n	8002602 <SD_disk_ioctl+0x23e>
		case CTRL_SYNC:
			if (SD_ReadyWait() == 0xFF) res = RES_OK;
 8002556:	f7ff fc09 	bl	8001d6c <SD_ReadyWait>
 800255a:	4603      	mov	r3, r0
 800255c:	2bff      	cmp	r3, #255	; 0xff
 800255e:	d14b      	bne.n	80025f8 <SD_disk_ioctl+0x234>
 8002560:	2300      	movs	r3, #0
 8002562:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 8002566:	e047      	b.n	80025f8 <SD_disk_ioctl+0x234>
		case MMC_GET_CSD:
			/* SEND_CSD */
			if (SD_SendCmd(CMD9, 0) == 0 && SD_RxDataBlock(ptr, 16)) res = RES_OK;
 8002568:	2100      	movs	r1, #0
 800256a:	2049      	movs	r0, #73	; 0x49
 800256c:	f7ff fce5 	bl	8001f3a <SD_SendCmd>
 8002570:	4603      	mov	r3, r0
 8002572:	2b00      	cmp	r3, #0
 8002574:	d142      	bne.n	80025fc <SD_disk_ioctl+0x238>
 8002576:	2110      	movs	r1, #16
 8002578:	6a38      	ldr	r0, [r7, #32]
 800257a:	f7ff fc6b 	bl	8001e54 <SD_RxDataBlock>
 800257e:	4603      	mov	r3, r0
 8002580:	2b00      	cmp	r3, #0
 8002582:	d03b      	beq.n	80025fc <SD_disk_ioctl+0x238>
 8002584:	2300      	movs	r3, #0
 8002586:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 800258a:	e037      	b.n	80025fc <SD_disk_ioctl+0x238>
		case MMC_GET_CID:
			/* SEND_CID */
			if (SD_SendCmd(CMD10, 0) == 0 && SD_RxDataBlock(ptr, 16)) res = RES_OK;
 800258c:	2100      	movs	r1, #0
 800258e:	204a      	movs	r0, #74	; 0x4a
 8002590:	f7ff fcd3 	bl	8001f3a <SD_SendCmd>
 8002594:	4603      	mov	r3, r0
 8002596:	2b00      	cmp	r3, #0
 8002598:	d132      	bne.n	8002600 <SD_disk_ioctl+0x23c>
 800259a:	2110      	movs	r1, #16
 800259c:	6a38      	ldr	r0, [r7, #32]
 800259e:	f7ff fc59 	bl	8001e54 <SD_RxDataBlock>
 80025a2:	4603      	mov	r3, r0
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	d02b      	beq.n	8002600 <SD_disk_ioctl+0x23c>
 80025a8:	2300      	movs	r3, #0
 80025aa:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 80025ae:	e027      	b.n	8002600 <SD_disk_ioctl+0x23c>
		case MMC_GET_OCR:
			/* READ_OCR */
			if (SD_SendCmd(CMD58, 0) == 0)
 80025b0:	2100      	movs	r1, #0
 80025b2:	207a      	movs	r0, #122	; 0x7a
 80025b4:	f7ff fcc1 	bl	8001f3a <SD_SendCmd>
 80025b8:	4603      	mov	r3, r0
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d116      	bne.n	80025ec <SD_disk_ioctl+0x228>
			{
				for (n = 0; n < 4; n++)
 80025be:	2300      	movs	r3, #0
 80025c0:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 80025c4:	e00b      	b.n	80025de <SD_disk_ioctl+0x21a>
				{
					*ptr++ = SPI_RxByte();
 80025c6:	6a3c      	ldr	r4, [r7, #32]
 80025c8:	1c63      	adds	r3, r4, #1
 80025ca:	623b      	str	r3, [r7, #32]
 80025cc:	f7ff fba4 	bl	8001d18 <SPI_RxByte>
 80025d0:	4603      	mov	r3, r0
 80025d2:	7023      	strb	r3, [r4, #0]
				for (n = 0; n < 4; n++)
 80025d4:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80025d8:	3301      	adds	r3, #1
 80025da:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 80025de:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80025e2:	2b03      	cmp	r3, #3
 80025e4:	d9ef      	bls.n	80025c6 <SD_disk_ioctl+0x202>
				}
				res = RES_OK;
 80025e6:	2300      	movs	r3, #0
 80025e8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			}
		default:
			res = RES_PARERR;
 80025ec:	2304      	movs	r3, #4
 80025ee:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80025f2:	e006      	b.n	8002602 <SD_disk_ioctl+0x23e>
			break;
 80025f4:	bf00      	nop
 80025f6:	e004      	b.n	8002602 <SD_disk_ioctl+0x23e>
			break;
 80025f8:	bf00      	nop
 80025fa:	e002      	b.n	8002602 <SD_disk_ioctl+0x23e>
			break;
 80025fc:	bf00      	nop
 80025fe:	e000      	b.n	8002602 <SD_disk_ioctl+0x23e>
			break;
 8002600:	bf00      	nop
		}

		DESELECT();
 8002602:	f7ff fb45 	bl	8001c90 <DESELECT>
		SPI_RxByte();
 8002606:	f7ff fb87 	bl	8001d18 <SPI_RxByte>
	}

	return res;
 800260a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 800260e:	4618      	mov	r0, r3
 8002610:	372c      	adds	r7, #44	; 0x2c
 8002612:	46bd      	mov	sp, r7
 8002614:	bd90      	pop	{r4, r7, pc}
 8002616:	bf00      	nop
 8002618:	20000000 	.word	0x20000000

0800261c <bufsize>:
uint32_t cellModuleBalanceResistorEnableMaskTest[NoOfCellMonitorsPossibleOnBMS];


/*******************************************************************************/
int bufsize (char *buf)
{
 800261c:	b480      	push	{r7}
 800261e:	b085      	sub	sp, #20
 8002620:	af00      	add	r7, sp, #0
 8002622:	6078      	str	r0, [r7, #4]
	int i=0;
 8002624:	2300      	movs	r3, #0
 8002626:	60fb      	str	r3, [r7, #12]
	while (*buf++ != '\0') i++;
 8002628:	e002      	b.n	8002630 <bufsize+0x14>
 800262a:	68fb      	ldr	r3, [r7, #12]
 800262c:	3301      	adds	r3, #1
 800262e:	60fb      	str	r3, [r7, #12]
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	1c5a      	adds	r2, r3, #1
 8002634:	607a      	str	r2, [r7, #4]
 8002636:	781b      	ldrb	r3, [r3, #0]
 8002638:	2b00      	cmp	r3, #0
 800263a:	d1f6      	bne.n	800262a <bufsize+0xe>
	return i;
 800263c:	68fb      	ldr	r3, [r7, #12]
}
 800263e:	4618      	mov	r0, r3
 8002640:	3714      	adds	r7, #20
 8002642:	46bd      	mov	sp, r7
 8002644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002648:	4770      	bx	lr
	...

0800264c <clear_buffer>:

void clear_buffer (void)
{
 800264c:	b480      	push	{r7}
 800264e:	b083      	sub	sp, #12
 8002650:	af00      	add	r7, sp, #0
	for (int i=0; i<BUFFER_SIZE; i++) buffer[i] = '\0';
 8002652:	2300      	movs	r3, #0
 8002654:	607b      	str	r3, [r7, #4]
 8002656:	e007      	b.n	8002668 <clear_buffer+0x1c>
 8002658:	4a09      	ldr	r2, [pc, #36]	; (8002680 <clear_buffer+0x34>)
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	4413      	add	r3, r2
 800265e:	2200      	movs	r2, #0
 8002660:	701a      	strb	r2, [r3, #0]
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	3301      	adds	r3, #1
 8002666:	607b      	str	r3, [r7, #4]
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800266e:	dbf3      	blt.n	8002658 <clear_buffer+0xc>
}
 8002670:	bf00      	nop
 8002672:	bf00      	nop
 8002674:	370c      	adds	r7, #12
 8002676:	46bd      	mov	sp, r7
 8002678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800267c:	4770      	bx	lr
 800267e:	bf00      	nop
 8002680:	20001628 	.word	0x20001628

08002684 <send_uart>:

void send_uart (char *string)
{
 8002684:	b580      	push	{r7, lr}
 8002686:	b084      	sub	sp, #16
 8002688:	af00      	add	r7, sp, #0
 800268a:	6078      	str	r0, [r7, #4]
	uint8_t len = strlen (string);
 800268c:	6878      	ldr	r0, [r7, #4]
 800268e:	f7fd fd9f 	bl	80001d0 <strlen>
 8002692:	4603      	mov	r3, r0
 8002694:	73fb      	strb	r3, [r7, #15]
	HAL_UART_Transmit(&huart2, (uint8_t *) string, len, HAL_MAX_DELAY);  // transmit in blocking mode
 8002696:	7bfb      	ldrb	r3, [r7, #15]
 8002698:	b29a      	uxth	r2, r3
 800269a:	f04f 33ff 	mov.w	r3, #4294967295
 800269e:	6879      	ldr	r1, [r7, #4]
 80026a0:	4803      	ldr	r0, [pc, #12]	; (80026b0 <send_uart+0x2c>)
 80026a2:	f005 f8f1 	bl	8007888 <HAL_UART_Transmit>
}
 80026a6:	bf00      	nop
 80026a8:	3710      	adds	r7, #16
 80026aa:	46bd      	mov	sp, r7
 80026ac:	bd80      	pop	{r7, pc}
 80026ae:	bf00      	nop
 80026b0:	20001ad0 	.word	0x20001ad0

080026b4 <write_to_csvfile>:

void write_to_csvfile (void)
{
 80026b4:	b590      	push	{r4, r7, lr}
 80026b6:	b085      	sub	sp, #20
 80026b8:	af04      	add	r7, sp, #16

		  dummy_timer += 1;
 80026ba:	4b31      	ldr	r3, [pc, #196]	; (8002780 <write_to_csvfile+0xcc>)
 80026bc:	781b      	ldrb	r3, [r3, #0]
 80026be:	3301      	adds	r3, #1
 80026c0:	b2da      	uxtb	r2, r3
 80026c2:	4b2f      	ldr	r3, [pc, #188]	; (8002780 <write_to_csvfile+0xcc>)
 80026c4:	701a      	strb	r2, [r3, #0]
		  dummy_cell_votlages += 1;
 80026c6:	4b2f      	ldr	r3, [pc, #188]	; (8002784 <write_to_csvfile+0xd0>)
 80026c8:	781b      	ldrb	r3, [r3, #0]
 80026ca:	3301      	adds	r3, #1
 80026cc:	b2da      	uxtb	r2, r3
 80026ce:	4b2d      	ldr	r3, [pc, #180]	; (8002784 <write_to_csvfile+0xd0>)
 80026d0:	701a      	strb	r2, [r3, #0]
		  dummy_pack_voltage += 11;
 80026d2:	4b2d      	ldr	r3, [pc, #180]	; (8002788 <write_to_csvfile+0xd4>)
 80026d4:	781b      	ldrb	r3, [r3, #0]
 80026d6:	330b      	adds	r3, #11
 80026d8:	b2da      	uxtb	r2, r3
 80026da:	4b2b      	ldr	r3, [pc, #172]	; (8002788 <write_to_csvfile+0xd4>)
 80026dc:	701a      	strb	r2, [r3, #0]
		  dummy_pack_current += 1;
 80026de:	4b2b      	ldr	r3, [pc, #172]	; (800278c <write_to_csvfile+0xd8>)
 80026e0:	781b      	ldrb	r3, [r3, #0]
 80026e2:	3301      	adds	r3, #1
 80026e4:	b2da      	uxtb	r2, r3
 80026e6:	4b29      	ldr	r3, [pc, #164]	; (800278c <write_to_csvfile+0xd8>)
 80026e8:	701a      	strb	r2, [r3, #0]
		  dummy_temperature += 5;
 80026ea:	4b29      	ldr	r3, [pc, #164]	; (8002790 <write_to_csvfile+0xdc>)
 80026ec:	781b      	ldrb	r3, [r3, #0]
 80026ee:	3305      	adds	r3, #5
 80026f0:	b2da      	uxtb	r2, r3
 80026f2:	4b27      	ldr	r3, [pc, #156]	; (8002790 <write_to_csvfile+0xdc>)
 80026f4:	701a      	strb	r2, [r3, #0]

		  fresult = f_open(&fil, "file3.csv", FA_OPEN_EXISTING | FA_READ | FA_WRITE);
 80026f6:	2203      	movs	r2, #3
 80026f8:	4926      	ldr	r1, [pc, #152]	; (8002794 <write_to_csvfile+0xe0>)
 80026fa:	4827      	ldr	r0, [pc, #156]	; (8002798 <write_to_csvfile+0xe4>)
 80026fc:	f009 f8b6 	bl	800b86c <f_open>
 8002700:	4603      	mov	r3, r0
 8002702:	461a      	mov	r2, r3
 8002704:	4b25      	ldr	r3, [pc, #148]	; (800279c <write_to_csvfile+0xe8>)
 8002706:	701a      	strb	r2, [r3, #0]
		  /* Move to offset to the end of the file */
		  fresult = f_lseek(&fil, f_size(&fil));
 8002708:	4b23      	ldr	r3, [pc, #140]	; (8002798 <write_to_csvfile+0xe4>)
 800270a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800270e:	330c      	adds	r3, #12
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	4619      	mov	r1, r3
 8002714:	4820      	ldr	r0, [pc, #128]	; (8002798 <write_to_csvfile+0xe4>)
 8002716:	f00a f975 	bl	800ca04 <f_lseek>
 800271a:	4603      	mov	r3, r0
 800271c:	461a      	mov	r2, r3
 800271e:	4b1f      	ldr	r3, [pc, #124]	; (800279c <write_to_csvfile+0xe8>)
 8002720:	701a      	strb	r2, [r3, #0]
		  sprintf(buffer, "%d,%d,%d,%d,%d\r\n", dummy_timer, dummy_cell_votlages, dummy_pack_voltage, dummy_pack_current, dummy_temperature);
 8002722:	4b17      	ldr	r3, [pc, #92]	; (8002780 <write_to_csvfile+0xcc>)
 8002724:	781b      	ldrb	r3, [r3, #0]
 8002726:	4618      	mov	r0, r3
 8002728:	4b16      	ldr	r3, [pc, #88]	; (8002784 <write_to_csvfile+0xd0>)
 800272a:	781b      	ldrb	r3, [r3, #0]
 800272c:	461c      	mov	r4, r3
 800272e:	4b16      	ldr	r3, [pc, #88]	; (8002788 <write_to_csvfile+0xd4>)
 8002730:	781b      	ldrb	r3, [r3, #0]
 8002732:	461a      	mov	r2, r3
 8002734:	4b15      	ldr	r3, [pc, #84]	; (800278c <write_to_csvfile+0xd8>)
 8002736:	781b      	ldrb	r3, [r3, #0]
 8002738:	4619      	mov	r1, r3
 800273a:	4b15      	ldr	r3, [pc, #84]	; (8002790 <write_to_csvfile+0xdc>)
 800273c:	781b      	ldrb	r3, [r3, #0]
 800273e:	9302      	str	r3, [sp, #8]
 8002740:	9101      	str	r1, [sp, #4]
 8002742:	9200      	str	r2, [sp, #0]
 8002744:	4623      	mov	r3, r4
 8002746:	4602      	mov	r2, r0
 8002748:	4915      	ldr	r1, [pc, #84]	; (80027a0 <write_to_csvfile+0xec>)
 800274a:	4816      	ldr	r0, [pc, #88]	; (80027a4 <write_to_csvfile+0xf0>)
 800274c:	f00b fc5e 	bl	800e00c <siprintf>
		  fresult = f_write(&fil, buffer, bufsize(buffer), &bw);
 8002750:	4814      	ldr	r0, [pc, #80]	; (80027a4 <write_to_csvfile+0xf0>)
 8002752:	f7ff ff63 	bl	800261c <bufsize>
 8002756:	4603      	mov	r3, r0
 8002758:	461a      	mov	r2, r3
 800275a:	4b13      	ldr	r3, [pc, #76]	; (80027a8 <write_to_csvfile+0xf4>)
 800275c:	4911      	ldr	r1, [pc, #68]	; (80027a4 <write_to_csvfile+0xf0>)
 800275e:	480e      	ldr	r0, [pc, #56]	; (8002798 <write_to_csvfile+0xe4>)
 8002760:	f009 fdd4 	bl	800c30c <f_write>
 8002764:	4603      	mov	r3, r0
 8002766:	461a      	mov	r2, r3
 8002768:	4b0c      	ldr	r3, [pc, #48]	; (800279c <write_to_csvfile+0xe8>)
 800276a:	701a      	strb	r2, [r3, #0]
		  //send_uart(buffer);
		  f_close (&fil);
 800276c:	480a      	ldr	r0, [pc, #40]	; (8002798 <write_to_csvfile+0xe4>)
 800276e:	f00a f91e 	bl	800c9ae <f_close>

		  clear_buffer();
 8002772:	f7ff ff6b 	bl	800264c <clear_buffer>
}
 8002776:	bf00      	nop
 8002778:	3704      	adds	r7, #4
 800277a:	46bd      	mov	sp, r7
 800277c:	bd90      	pop	{r4, r7, pc}
 800277e:	bf00      	nop
 8002780:	20001618 	.word	0x20001618
 8002784:	20002bd0 	.word	0x20002bd0
 8002788:	200004e4 	.word	0x200004e4
 800278c:	20001b94 	.word	0x20001b94
 8002790:	20001a54 	.word	0x20001a54
 8002794:	080102d8 	.word	0x080102d8
 8002798:	20001ba4 	.word	0x20001ba4
 800279c:	20001a60 	.word	0x20001a60
 80027a0:	080102e4 	.word	0x080102e4
 80027a4:	20001628 	.word	0x20001628
 80027a8:	20001a50 	.word	0x20001a50

080027ac <HAL_CAN_RxFifo0MsgPendingCallback>:

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 80027ac:	b580      	push	{r7, lr}
 80027ae:	b082      	sub	sp, #8
 80027b0:	af00      	add	r7, sp, #0
 80027b2:	6078      	str	r0, [r7, #4]
	HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &RxHeader, RxData);
 80027b4:	4b08      	ldr	r3, [pc, #32]	; (80027d8 <HAL_CAN_RxFifo0MsgPendingCallback+0x2c>)
 80027b6:	4a09      	ldr	r2, [pc, #36]	; (80027dc <HAL_CAN_RxFifo0MsgPendingCallback+0x30>)
 80027b8:	2100      	movs	r1, #0
 80027ba:	6878      	ldr	r0, [r7, #4]
 80027bc:	f001 fd58 	bl	8004270 <HAL_CAN_GetRxMessage>
	if(RxHeader.DLC == 2 )
 80027c0:	4b06      	ldr	r3, [pc, #24]	; (80027dc <HAL_CAN_RxFifo0MsgPendingCallback+0x30>)
 80027c2:	691b      	ldr	r3, [r3, #16]
 80027c4:	2b02      	cmp	r3, #2
 80027c6:	d102      	bne.n	80027ce <HAL_CAN_RxFifo0MsgPendingCallback+0x22>
	{
		CAN_data_checkFlag = 1;
 80027c8:	4b05      	ldr	r3, [pc, #20]	; (80027e0 <HAL_CAN_RxFifo0MsgPendingCallback+0x34>)
 80027ca:	2201      	movs	r2, #1
 80027cc:	601a      	str	r2, [r3, #0]
	}
}
 80027ce:	bf00      	nop
 80027d0:	3708      	adds	r7, #8
 80027d2:	46bd      	mov	sp, r7
 80027d4:	bd80      	pop	{r7, pc}
 80027d6:	bf00      	nop
 80027d8:	20001ac8 	.word	0x20001ac8
 80027dc:	20001b78 	.word	0x20001b78
 80027e0:	2000021c 	.word	0x2000021c

080027e4 <HAL_UART_RxCpltCallback>:


void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80027e4:	b580      	push	{r7, lr}
 80027e6:	b082      	sub	sp, #8
 80027e8:	af00      	add	r7, sp, #0
 80027ea:	6078      	str	r0, [r7, #4]
  HAL_UART_Receive_IT(&huart2, uart_rx_data, 4);
 80027ec:	2204      	movs	r2, #4
 80027ee:	4905      	ldr	r1, [pc, #20]	; (8002804 <HAL_UART_RxCpltCallback+0x20>)
 80027f0:	4805      	ldr	r0, [pc, #20]	; (8002808 <HAL_UART_RxCpltCallback+0x24>)
 80027f2:	f005 f8dd 	bl	80079b0 <HAL_UART_Receive_IT>
  uart_rx_flag = 1;
 80027f6:	4b05      	ldr	r3, [pc, #20]	; (800280c <HAL_UART_RxCpltCallback+0x28>)
 80027f8:	2201      	movs	r2, #1
 80027fa:	601a      	str	r2, [r3, #0]

}
 80027fc:	bf00      	nop
 80027fe:	3708      	adds	r7, #8
 8002800:	46bd      	mov	sp, r7
 8002802:	bd80      	pop	{r7, pc}
 8002804:	20001b98 	.word	0x20001b98
 8002808:	20001ad0 	.word	0x20001ad0
 800280c:	20000218 	.word	0x20000218

08002810 <set_time>:



void set_time(void)
{
 8002810:	b580      	push	{r7, lr}
 8002812:	b086      	sub	sp, #24
 8002814:	af00      	add	r7, sp, #0
	  RTC_TimeTypeDef sTime = {0};
 8002816:	1d3b      	adds	r3, r7, #4
 8002818:	2200      	movs	r2, #0
 800281a:	601a      	str	r2, [r3, #0]
 800281c:	605a      	str	r2, [r3, #4]
 800281e:	609a      	str	r2, [r3, #8]
 8002820:	60da      	str	r2, [r3, #12]
 8002822:	611a      	str	r2, [r3, #16]
	  RTC_DateTypeDef sDate = {0};
 8002824:	2300      	movs	r3, #0
 8002826:	603b      	str	r3, [r7, #0]
	  /** Initialize RTC and set the Time and Date
	  */
	  sTime.Hours = 0x0;
 8002828:	2300      	movs	r3, #0
 800282a:	713b      	strb	r3, [r7, #4]
	  sTime.Minutes = 0x53;
 800282c:	2353      	movs	r3, #83	; 0x53
 800282e:	717b      	strb	r3, [r7, #5]
	  sTime.Seconds = 0x0;
 8002830:	2300      	movs	r3, #0
 8002832:	71bb      	strb	r3, [r7, #6]
	  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8002834:	2300      	movs	r3, #0
 8002836:	613b      	str	r3, [r7, #16]
	  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8002838:	2300      	movs	r3, #0
 800283a:	617b      	str	r3, [r7, #20]
	  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 800283c:	1d3b      	adds	r3, r7, #4
 800283e:	2201      	movs	r2, #1
 8002840:	4619      	mov	r1, r3
 8002842:	4812      	ldr	r0, [pc, #72]	; (800288c <set_time+0x7c>)
 8002844:	f003 ff6f 	bl	8006726 <HAL_RTC_SetTime>
 8002848:	4603      	mov	r3, r0
 800284a:	2b00      	cmp	r3, #0
 800284c:	d001      	beq.n	8002852 <set_time+0x42>
	  {
	    Error_Handler();
 800284e:	f000 feab 	bl	80035a8 <Error_Handler>
	  }
	  sDate.WeekDay = RTC_WEEKDAY_WEDNESDAY;
 8002852:	2303      	movs	r3, #3
 8002854:	703b      	strb	r3, [r7, #0]
	  sDate.Month = RTC_MONTH_JUNE;
 8002856:	2306      	movs	r3, #6
 8002858:	707b      	strb	r3, [r7, #1]
	  sDate.Date = 0x22;
 800285a:	2322      	movs	r3, #34	; 0x22
 800285c:	70bb      	strb	r3, [r7, #2]
	  sDate.Year = 0x22;
 800285e:	2322      	movs	r3, #34	; 0x22
 8002860:	70fb      	strb	r3, [r7, #3]

	  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8002862:	463b      	mov	r3, r7
 8002864:	2201      	movs	r2, #1
 8002866:	4619      	mov	r1, r3
 8002868:	4808      	ldr	r0, [pc, #32]	; (800288c <set_time+0x7c>)
 800286a:	f004 f877 	bl	800695c <HAL_RTC_SetDate>
 800286e:	4603      	mov	r3, r0
 8002870:	2b00      	cmp	r3, #0
 8002872:	d001      	beq.n	8002878 <set_time+0x68>
	  {
	    Error_Handler();
 8002874:	f000 fe98 	bl	80035a8 <Error_Handler>
	  }
	  /* USER CODE BEGIN RTC_Init 2 */
	  HAL_RTCEx_BKUPWrite(&hrtc,RTC_BKP_DR1, 0x32F2);
 8002878:	f243 22f2 	movw	r2, #13042	; 0x32f2
 800287c:	2101      	movs	r1, #1
 800287e:	4803      	ldr	r0, [pc, #12]	; (800288c <set_time+0x7c>)
 8002880:	f004 f9f2 	bl	8006c68 <HAL_RTCEx_BKUPWrite>

	  /* USER CODE END RTC_Init 2 */
}
 8002884:	bf00      	nop
 8002886:	3718      	adds	r7, #24
 8002888:	46bd      	mov	sp, r7
 800288a:	bd80      	pop	{r7, pc}
 800288c:	20001a28 	.word	0x20001a28

08002890 <get_time>:


void get_time(void)
{
 8002890:	b580      	push	{r7, lr}
 8002892:	b088      	sub	sp, #32
 8002894:	af02      	add	r7, sp, #8
 RTC_DateTypeDef gDate;
 RTC_TimeTypeDef gTime;
/* Get the RTC current Time */
 HAL_RTC_GetTime(&hrtc, &gTime, RTC_FORMAT_BIN);
 8002896:	463b      	mov	r3, r7
 8002898:	2200      	movs	r2, #0
 800289a:	4619      	mov	r1, r3
 800289c:	4817      	ldr	r0, [pc, #92]	; (80028fc <get_time+0x6c>)
 800289e:	f003 ffff 	bl	80068a0 <HAL_RTC_GetTime>
/* Get the RTC current Date */
 HAL_RTC_GetDate(&hrtc, &gDate, RTC_FORMAT_BIN);
 80028a2:	f107 0314 	add.w	r3, r7, #20
 80028a6:	2200      	movs	r2, #0
 80028a8:	4619      	mov	r1, r3
 80028aa:	4814      	ldr	r0, [pc, #80]	; (80028fc <get_time+0x6c>)
 80028ac:	f004 f8fd 	bl	8006aaa <HAL_RTC_GetDate>
/* Display time Format: hh:mm:ss */
 sprintf(buffer,"Time is: %02d:%02d:%02d\r\n",gTime.Hours, gTime.Minutes, gTime.Seconds);
 80028b0:	783b      	ldrb	r3, [r7, #0]
 80028b2:	461a      	mov	r2, r3
 80028b4:	787b      	ldrb	r3, [r7, #1]
 80028b6:	4619      	mov	r1, r3
 80028b8:	78bb      	ldrb	r3, [r7, #2]
 80028ba:	9300      	str	r3, [sp, #0]
 80028bc:	460b      	mov	r3, r1
 80028be:	4910      	ldr	r1, [pc, #64]	; (8002900 <get_time+0x70>)
 80028c0:	4810      	ldr	r0, [pc, #64]	; (8002904 <get_time+0x74>)
 80028c2:	f00b fba3 	bl	800e00c <siprintf>
 send_uart(buffer);
 80028c6:	480f      	ldr	r0, [pc, #60]	; (8002904 <get_time+0x74>)
 80028c8:	f7ff fedc 	bl	8002684 <send_uart>
 clear_buffer();
 80028cc:	f7ff febe 	bl	800264c <clear_buffer>
/* Display date Format: dd-mm-yy */
 sprintf(buffer,"Date is : %02d-%02d-%2d\r\n",gDate.Date, gDate.Month, 2000 + gDate.Year);
 80028d0:	7dbb      	ldrb	r3, [r7, #22]
 80028d2:	461a      	mov	r2, r3
 80028d4:	7d7b      	ldrb	r3, [r7, #21]
 80028d6:	4619      	mov	r1, r3
 80028d8:	7dfb      	ldrb	r3, [r7, #23]
 80028da:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 80028de:	9300      	str	r3, [sp, #0]
 80028e0:	460b      	mov	r3, r1
 80028e2:	4909      	ldr	r1, [pc, #36]	; (8002908 <get_time+0x78>)
 80028e4:	4807      	ldr	r0, [pc, #28]	; (8002904 <get_time+0x74>)
 80028e6:	f00b fb91 	bl	800e00c <siprintf>
 send_uart(buffer);
 80028ea:	4806      	ldr	r0, [pc, #24]	; (8002904 <get_time+0x74>)
 80028ec:	f7ff feca 	bl	8002684 <send_uart>
 clear_buffer();
 80028f0:	f7ff feac 	bl	800264c <clear_buffer>
}
 80028f4:	bf00      	nop
 80028f6:	3718      	adds	r7, #24
 80028f8:	46bd      	mov	sp, r7
 80028fa:	bd80      	pop	{r7, pc}
 80028fc:	20001a28 	.word	0x20001a28
 8002900:	080102f8 	.word	0x080102f8
 8002904:	20001628 	.word	0x20001628
 8002908:	08010314 	.word	0x08010314

0800290c <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)  //interrupt callback function for Charger detect
{
 800290c:	b580      	push	{r7, lr}
 800290e:	b082      	sub	sp, #8
 8002910:	af00      	add	r7, sp, #0
 8002912:	4603      	mov	r3, r0
 8002914:	80fb      	strh	r3, [r7, #6]
    if(GPIO_Pin == GPIO_PIN_5) // If The INT Source Is EXTI5 (PB5 Pin)
 8002916:	88fb      	ldrh	r3, [r7, #6]
 8002918:	2b20      	cmp	r3, #32
 800291a:	d119      	bne.n	8002950 <HAL_GPIO_EXTI_Callback+0x44>
    {
    	if(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_5))
 800291c:	2120      	movs	r1, #32
 800291e:	480e      	ldr	r0, [pc, #56]	; (8002958 <HAL_GPIO_EXTI_Callback+0x4c>)
 8002920:	f002 fb10 	bl	8004f44 <HAL_GPIO_ReadPin>
 8002924:	4603      	mov	r3, r0
 8002926:	2b00      	cmp	r3, #0
 8002928:	d009      	beq.n	800293e <HAL_GPIO_EXTI_Callback+0x32>
    	{
    		sprintf(buffer, "Charger detected\r\n");
 800292a:	490c      	ldr	r1, [pc, #48]	; (800295c <HAL_GPIO_EXTI_Callback+0x50>)
 800292c:	480c      	ldr	r0, [pc, #48]	; (8002960 <HAL_GPIO_EXTI_Callback+0x54>)
 800292e:	f00b fb6d 	bl	800e00c <siprintf>
    		send_uart(buffer);
 8002932:	480b      	ldr	r0, [pc, #44]	; (8002960 <HAL_GPIO_EXTI_Callback+0x54>)
 8002934:	f7ff fea6 	bl	8002684 <send_uart>
    		clear_buffer();
 8002938:	f7ff fe88 	bl	800264c <clear_buffer>
    		sprintf(buffer, "Charger has been disconnected\r\n");
    		send_uart(buffer);
    		clear_buffer();
    	}
    }
}
 800293c:	e008      	b.n	8002950 <HAL_GPIO_EXTI_Callback+0x44>
    		sprintf(buffer, "Charger has been disconnected\r\n");
 800293e:	4909      	ldr	r1, [pc, #36]	; (8002964 <HAL_GPIO_EXTI_Callback+0x58>)
 8002940:	4807      	ldr	r0, [pc, #28]	; (8002960 <HAL_GPIO_EXTI_Callback+0x54>)
 8002942:	f00b fb63 	bl	800e00c <siprintf>
    		send_uart(buffer);
 8002946:	4806      	ldr	r0, [pc, #24]	; (8002960 <HAL_GPIO_EXTI_Callback+0x54>)
 8002948:	f7ff fe9c 	bl	8002684 <send_uart>
    		clear_buffer();
 800294c:	f7ff fe7e 	bl	800264c <clear_buffer>
}
 8002950:	bf00      	nop
 8002952:	3708      	adds	r7, #8
 8002954:	46bd      	mov	sp, r7
 8002956:	bd80      	pop	{r7, pc}
 8002958:	48000400 	.word	0x48000400
 800295c:	08010330 	.word	0x08010330
 8002960:	20001628 	.word	0x20001628
 8002964:	08010344 	.word	0x08010344

08002968 <sd_init>:
		HAL_Delay(0.01);
	}
}

void sd_init(void)
{
 8002968:	b580      	push	{r7, lr}
 800296a:	af00      	add	r7, sp, #0
	  //mount SD card and check SD card mounting status
	  fresult = f_mount(&fs, "/", 1);
 800296c:	2201      	movs	r2, #1
 800296e:	49b4      	ldr	r1, [pc, #720]	; (8002c40 <sd_init+0x2d8>)
 8002970:	48b4      	ldr	r0, [pc, #720]	; (8002c44 <sd_init+0x2dc>)
 8002972:	f008 ff31 	bl	800b7d8 <f_mount>
 8002976:	4603      	mov	r3, r0
 8002978:	461a      	mov	r2, r3
 800297a:	4bb3      	ldr	r3, [pc, #716]	; (8002c48 <sd_init+0x2e0>)
 800297c:	701a      	strb	r2, [r3, #0]
	  	if (fresult != FR_OK)
 800297e:	4bb2      	ldr	r3, [pc, #712]	; (8002c48 <sd_init+0x2e0>)
 8002980:	781b      	ldrb	r3, [r3, #0]
 8002982:	2b00      	cmp	r3, #0
 8002984:	d003      	beq.n	800298e <sd_init+0x26>
	  	{
	  		send_uart ("ERROR!!! in mounting SD CARD...\n\n");
 8002986:	48b1      	ldr	r0, [pc, #708]	; (8002c4c <sd_init+0x2e4>)
 8002988:	f7ff fe7c 	bl	8002684 <send_uart>
 800298c:	e002      	b.n	8002994 <sd_init+0x2c>

	  	}
	  	else
	  	{
	  		send_uart("SD CARD mounted successfully...\r\n");
 800298e:	48b0      	ldr	r0, [pc, #704]	; (8002c50 <sd_init+0x2e8>)
 8002990:	f7ff fe78 	bl	8002684 <send_uart>
	  	}

	  	/*************** Card capacity details ********************/

	  	/* Check free space */
	  	f_getfree("", &fre_clust, &pfs);
 8002994:	4aaf      	ldr	r2, [pc, #700]	; (8002c54 <sd_init+0x2ec>)
 8002996:	49b0      	ldr	r1, [pc, #704]	; (8002c58 <sd_init+0x2f0>)
 8002998:	48b0      	ldr	r0, [pc, #704]	; (8002c5c <sd_init+0x2f4>)
 800299a:	f00a fb67 	bl	800d06c <f_getfree>

	  	total = (uint32_t)((pfs->n_fatent - 2) * pfs->csize * 0.5);
 800299e:	4bad      	ldr	r3, [pc, #692]	; (8002c54 <sd_init+0x2ec>)
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80029a6:	3314      	adds	r3, #20
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	1e9a      	subs	r2, r3, #2
 80029ac:	4ba9      	ldr	r3, [pc, #676]	; (8002c54 <sd_init+0x2ec>)
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80029b4:	3302      	adds	r3, #2
 80029b6:	781b      	ldrb	r3, [r3, #0]
 80029b8:	fb03 f302 	mul.w	r3, r3, r2
 80029bc:	4618      	mov	r0, r3
 80029be:	f7fd fda1 	bl	8000504 <__aeabi_ui2d>
 80029c2:	f04f 0200 	mov.w	r2, #0
 80029c6:	4ba6      	ldr	r3, [pc, #664]	; (8002c60 <sd_init+0x2f8>)
 80029c8:	f7fd fe16 	bl	80005f8 <__aeabi_dmul>
 80029cc:	4602      	mov	r2, r0
 80029ce:	460b      	mov	r3, r1
 80029d0:	4610      	mov	r0, r2
 80029d2:	4619      	mov	r1, r3
 80029d4:	f7fe f8e8 	bl	8000ba8 <__aeabi_d2uiz>
 80029d8:	4603      	mov	r3, r0
 80029da:	4aa2      	ldr	r2, [pc, #648]	; (8002c64 <sd_init+0x2fc>)
 80029dc:	6013      	str	r3, [r2, #0]
	  	sprintf (buffer, "SD CARD Total Size: \t%lu\r\n",total);
 80029de:	4ba1      	ldr	r3, [pc, #644]	; (8002c64 <sd_init+0x2fc>)
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	461a      	mov	r2, r3
 80029e4:	49a0      	ldr	r1, [pc, #640]	; (8002c68 <sd_init+0x300>)
 80029e6:	48a1      	ldr	r0, [pc, #644]	; (8002c6c <sd_init+0x304>)
 80029e8:	f00b fb10 	bl	800e00c <siprintf>
	  	send_uart(buffer);
 80029ec:	489f      	ldr	r0, [pc, #636]	; (8002c6c <sd_init+0x304>)
 80029ee:	f7ff fe49 	bl	8002684 <send_uart>
	  	clear_buffer();
 80029f2:	f7ff fe2b 	bl	800264c <clear_buffer>
	  	free_space = (uint32_t)(fre_clust * pfs->csize * 0.5);
 80029f6:	4b97      	ldr	r3, [pc, #604]	; (8002c54 <sd_init+0x2ec>)
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80029fe:	3302      	adds	r3, #2
 8002a00:	781b      	ldrb	r3, [r3, #0]
 8002a02:	461a      	mov	r2, r3
 8002a04:	4b94      	ldr	r3, [pc, #592]	; (8002c58 <sd_init+0x2f0>)
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	fb03 f302 	mul.w	r3, r3, r2
 8002a0c:	4618      	mov	r0, r3
 8002a0e:	f7fd fd79 	bl	8000504 <__aeabi_ui2d>
 8002a12:	f04f 0200 	mov.w	r2, #0
 8002a16:	4b92      	ldr	r3, [pc, #584]	; (8002c60 <sd_init+0x2f8>)
 8002a18:	f7fd fdee 	bl	80005f8 <__aeabi_dmul>
 8002a1c:	4602      	mov	r2, r0
 8002a1e:	460b      	mov	r3, r1
 8002a20:	4610      	mov	r0, r2
 8002a22:	4619      	mov	r1, r3
 8002a24:	f7fe f8c0 	bl	8000ba8 <__aeabi_d2uiz>
 8002a28:	4603      	mov	r3, r0
 8002a2a:	4a91      	ldr	r2, [pc, #580]	; (8002c70 <sd_init+0x308>)
 8002a2c:	6013      	str	r3, [r2, #0]
	  	sprintf (buffer, "SD CARD Free Space: \t%lu\r\n",free_space);
 8002a2e:	4b90      	ldr	r3, [pc, #576]	; (8002c70 <sd_init+0x308>)
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	461a      	mov	r2, r3
 8002a34:	498f      	ldr	r1, [pc, #572]	; (8002c74 <sd_init+0x30c>)
 8002a36:	488d      	ldr	r0, [pc, #564]	; (8002c6c <sd_init+0x304>)
 8002a38:	f00b fae8 	bl	800e00c <siprintf>
	  	send_uart(buffer);
 8002a3c:	488b      	ldr	r0, [pc, #556]	; (8002c6c <sd_init+0x304>)
 8002a3e:	f7ff fe21 	bl	8002684 <send_uart>
	  	clear_buffer();
 8002a42:	f7ff fe03 	bl	800264c <clear_buffer>


	  	/************* The following operation is using PUTS and GETS *********************/

	  	/* Open file to write/ create a file if it doesn't exist */
	    fresult = f_open(&fil, "file1.txt", FA_OPEN_ALWAYS | FA_READ | FA_WRITE);
 8002a46:	2213      	movs	r2, #19
 8002a48:	498b      	ldr	r1, [pc, #556]	; (8002c78 <sd_init+0x310>)
 8002a4a:	488c      	ldr	r0, [pc, #560]	; (8002c7c <sd_init+0x314>)
 8002a4c:	f008 ff0e 	bl	800b86c <f_open>
 8002a50:	4603      	mov	r3, r0
 8002a52:	461a      	mov	r2, r3
 8002a54:	4b7c      	ldr	r3, [pc, #496]	; (8002c48 <sd_init+0x2e0>)
 8002a56:	701a      	strb	r2, [r3, #0]
	  	/* Writing text */
	  	f_puts("This data is written to FILE1.txt and it was written using f_puts ", &fil);
 8002a58:	4988      	ldr	r1, [pc, #544]	; (8002c7c <sd_init+0x314>)
 8002a5a:	4889      	ldr	r0, [pc, #548]	; (8002c80 <sd_init+0x318>)
 8002a5c:	f00a fc62 	bl	800d324 <f_puts>
	  	/* Close file */
	  	fresult = f_close(&fil);
 8002a60:	4886      	ldr	r0, [pc, #536]	; (8002c7c <sd_init+0x314>)
 8002a62:	f009 ffa4 	bl	800c9ae <f_close>
 8002a66:	4603      	mov	r3, r0
 8002a68:	461a      	mov	r2, r3
 8002a6a:	4b77      	ldr	r3, [pc, #476]	; (8002c48 <sd_init+0x2e0>)
 8002a6c:	701a      	strb	r2, [r3, #0]

	  	if (fresult == FR_OK)
 8002a6e:	4b76      	ldr	r3, [pc, #472]	; (8002c48 <sd_init+0x2e0>)
 8002a70:	781b      	ldrb	r3, [r3, #0]
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d102      	bne.n	8002a7c <sd_init+0x114>
	  	{
	  		send_uart ("File1.txt created and the data is written \r\n");
 8002a76:	4883      	ldr	r0, [pc, #524]	; (8002c84 <sd_init+0x31c>)
 8002a78:	f7ff fe04 	bl	8002684 <send_uart>
	  	}

	  	/* Open file to read */
	  	fresult = f_open(&fil, "file1.txt", FA_READ);
 8002a7c:	2201      	movs	r2, #1
 8002a7e:	497e      	ldr	r1, [pc, #504]	; (8002c78 <sd_init+0x310>)
 8002a80:	487e      	ldr	r0, [pc, #504]	; (8002c7c <sd_init+0x314>)
 8002a82:	f008 fef3 	bl	800b86c <f_open>
 8002a86:	4603      	mov	r3, r0
 8002a88:	461a      	mov	r2, r3
 8002a8a:	4b6f      	ldr	r3, [pc, #444]	; (8002c48 <sd_init+0x2e0>)
 8002a8c:	701a      	strb	r2, [r3, #0]

	  	/* Read string from the file */
	  	f_gets(buffer, f_size(&fil), &fil);
 8002a8e:	4b7b      	ldr	r3, [pc, #492]	; (8002c7c <sd_init+0x314>)
 8002a90:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002a94:	330c      	adds	r3, #12
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	4a78      	ldr	r2, [pc, #480]	; (8002c7c <sd_init+0x314>)
 8002a9a:	4619      	mov	r1, r3
 8002a9c:	4873      	ldr	r0, [pc, #460]	; (8002c6c <sd_init+0x304>)
 8002a9e:	f00a fbc7 	bl	800d230 <f_gets>

	  	send_uart("File1.txt is opened and it contains the data as shown below\r\n");
 8002aa2:	4879      	ldr	r0, [pc, #484]	; (8002c88 <sd_init+0x320>)
 8002aa4:	f7ff fdee 	bl	8002684 <send_uart>
	  	send_uart(buffer);
 8002aa8:	4870      	ldr	r0, [pc, #448]	; (8002c6c <sd_init+0x304>)
 8002aaa:	f7ff fdeb 	bl	8002684 <send_uart>
	  	send_uart("\r\n");
 8002aae:	4877      	ldr	r0, [pc, #476]	; (8002c8c <sd_init+0x324>)
 8002ab0:	f7ff fde8 	bl	8002684 <send_uart>
	  	/* Close file */
	  	f_close(&fil);
 8002ab4:	4871      	ldr	r0, [pc, #452]	; (8002c7c <sd_init+0x314>)
 8002ab6:	f009 ff7a 	bl	800c9ae <f_close>
	  	clear_buffer();
 8002aba:	f7ff fdc7 	bl	800264c <clear_buffer>
	  	/**************** The following operation is using f_write and f_read **************************/

	  	/* Create second file with read write access and open it */
	  	fresult = f_open(&fil, "file2.txt", FA_CREATE_ALWAYS | FA_WRITE);
 8002abe:	220a      	movs	r2, #10
 8002ac0:	4973      	ldr	r1, [pc, #460]	; (8002c90 <sd_init+0x328>)
 8002ac2:	486e      	ldr	r0, [pc, #440]	; (8002c7c <sd_init+0x314>)
 8002ac4:	f008 fed2 	bl	800b86c <f_open>
 8002ac8:	4603      	mov	r3, r0
 8002aca:	461a      	mov	r2, r3
 8002acc:	4b5e      	ldr	r3, [pc, #376]	; (8002c48 <sd_init+0x2e0>)
 8002ace:	701a      	strb	r2, [r3, #0]

	  	/* Writing text */
	  	strcpy (buffer, "This is File2.txt, written using f_write and it says SD card unit test for BMS\r\n");
 8002ad0:	4a66      	ldr	r2, [pc, #408]	; (8002c6c <sd_init+0x304>)
 8002ad2:	4b70      	ldr	r3, [pc, #448]	; (8002c94 <sd_init+0x32c>)
 8002ad4:	4610      	mov	r0, r2
 8002ad6:	4619      	mov	r1, r3
 8002ad8:	2351      	movs	r3, #81	; 0x51
 8002ada:	461a      	mov	r2, r3
 8002adc:	f00a fd5c 	bl	800d598 <memcpy>

	  	fresult = f_write(&fil, buffer, bufsize(buffer), &bw);
 8002ae0:	4862      	ldr	r0, [pc, #392]	; (8002c6c <sd_init+0x304>)
 8002ae2:	f7ff fd9b 	bl	800261c <bufsize>
 8002ae6:	4603      	mov	r3, r0
 8002ae8:	461a      	mov	r2, r3
 8002aea:	4b6b      	ldr	r3, [pc, #428]	; (8002c98 <sd_init+0x330>)
 8002aec:	495f      	ldr	r1, [pc, #380]	; (8002c6c <sd_init+0x304>)
 8002aee:	4863      	ldr	r0, [pc, #396]	; (8002c7c <sd_init+0x314>)
 8002af0:	f009 fc0c 	bl	800c30c <f_write>
 8002af4:	4603      	mov	r3, r0
 8002af6:	461a      	mov	r2, r3
 8002af8:	4b53      	ldr	r3, [pc, #332]	; (8002c48 <sd_init+0x2e0>)
 8002afa:	701a      	strb	r2, [r3, #0]
	  	if (fresult == FR_OK)
 8002afc:	4b52      	ldr	r3, [pc, #328]	; (8002c48 <sd_init+0x2e0>)
 8002afe:	781b      	ldrb	r3, [r3, #0]
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d102      	bne.n	8002b0a <sd_init+0x1a2>
	  	{
	  		send_uart ("File2.txt created and the data is written \r\n");
 8002b04:	4865      	ldr	r0, [pc, #404]	; (8002c9c <sd_init+0x334>)
 8002b06:	f7ff fdbd 	bl	8002684 <send_uart>
	  	}

	  	/* Close file */
	  	f_close(&fil);
 8002b0a:	485c      	ldr	r0, [pc, #368]	; (8002c7c <sd_init+0x314>)
 8002b0c:	f009 ff4f 	bl	800c9ae <f_close>
	  	// clearing buffer to show that result obtained is from the file
	  	clear_buffer();
 8002b10:	f7ff fd9c 	bl	800264c <clear_buffer>
	  	/* Open second file to read */
	  	fresult = f_open(&fil, "file2.txt", FA_READ);
 8002b14:	2201      	movs	r2, #1
 8002b16:	495e      	ldr	r1, [pc, #376]	; (8002c90 <sd_init+0x328>)
 8002b18:	4858      	ldr	r0, [pc, #352]	; (8002c7c <sd_init+0x314>)
 8002b1a:	f008 fea7 	bl	800b86c <f_open>
 8002b1e:	4603      	mov	r3, r0
 8002b20:	461a      	mov	r2, r3
 8002b22:	4b49      	ldr	r3, [pc, #292]	; (8002c48 <sd_init+0x2e0>)
 8002b24:	701a      	strb	r2, [r3, #0]
	  	if (fresult == FR_OK){
 8002b26:	4b48      	ldr	r3, [pc, #288]	; (8002c48 <sd_init+0x2e0>)
 8002b28:	781b      	ldrb	r3, [r3, #0]
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d102      	bne.n	8002b34 <sd_init+0x1cc>
	  		send_uart ("file2.txt is open and the data is shown below\r\n");
 8002b2e:	485c      	ldr	r0, [pc, #368]	; (8002ca0 <sd_init+0x338>)
 8002b30:	f7ff fda8 	bl	8002684 <send_uart>
	  	}

	  	/* Read data from the file
	  	 * Please see the function details for the arguments */
	  	f_read (&fil, buffer, f_size(&fil), &br);
 8002b34:	4b51      	ldr	r3, [pc, #324]	; (8002c7c <sd_init+0x314>)
 8002b36:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002b3a:	330c      	adds	r3, #12
 8002b3c:	681a      	ldr	r2, [r3, #0]
 8002b3e:	4b59      	ldr	r3, [pc, #356]	; (8002ca4 <sd_init+0x33c>)
 8002b40:	494a      	ldr	r1, [pc, #296]	; (8002c6c <sd_init+0x304>)
 8002b42:	484e      	ldr	r0, [pc, #312]	; (8002c7c <sd_init+0x314>)
 8002b44:	f009 f9cc 	bl	800bee0 <f_read>
	  	send_uart(buffer);
 8002b48:	4848      	ldr	r0, [pc, #288]	; (8002c6c <sd_init+0x304>)
 8002b4a:	f7ff fd9b 	bl	8002684 <send_uart>
	  	send_uart("\r\n");
 8002b4e:	484f      	ldr	r0, [pc, #316]	; (8002c8c <sd_init+0x324>)
 8002b50:	f7ff fd98 	bl	8002684 <send_uart>

	  	/* Close file */
	  	f_close(&fil);
 8002b54:	4849      	ldr	r0, [pc, #292]	; (8002c7c <sd_init+0x314>)
 8002b56:	f009 ff2a 	bl	800c9ae <f_close>

	  	clear_buffer();
 8002b5a:	f7ff fd77 	bl	800264c <clear_buffer>


	  	/*********************UPDATING an existing file ***************************/

	  	/* Open the file with write access */
	  	fresult = f_open(&fil, "file2.txt", FA_OPEN_EXISTING | FA_READ | FA_WRITE);
 8002b5e:	2203      	movs	r2, #3
 8002b60:	494b      	ldr	r1, [pc, #300]	; (8002c90 <sd_init+0x328>)
 8002b62:	4846      	ldr	r0, [pc, #280]	; (8002c7c <sd_init+0x314>)
 8002b64:	f008 fe82 	bl	800b86c <f_open>
 8002b68:	4603      	mov	r3, r0
 8002b6a:	461a      	mov	r2, r3
 8002b6c:	4b36      	ldr	r3, [pc, #216]	; (8002c48 <sd_init+0x2e0>)
 8002b6e:	701a      	strb	r2, [r3, #0]

	  	/* Move to offset to the end of the file */
	  	fresult = f_lseek(&fil, f_size(&fil));
 8002b70:	4b42      	ldr	r3, [pc, #264]	; (8002c7c <sd_init+0x314>)
 8002b72:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002b76:	330c      	adds	r3, #12
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	4619      	mov	r1, r3
 8002b7c:	483f      	ldr	r0, [pc, #252]	; (8002c7c <sd_init+0x314>)
 8002b7e:	f009 ff41 	bl	800ca04 <f_lseek>
 8002b82:	4603      	mov	r3, r0
 8002b84:	461a      	mov	r2, r3
 8002b86:	4b30      	ldr	r3, [pc, #192]	; (8002c48 <sd_init+0x2e0>)
 8002b88:	701a      	strb	r2, [r3, #0]

	  	if (fresult == FR_OK)
 8002b8a:	4b2f      	ldr	r3, [pc, #188]	; (8002c48 <sd_init+0x2e0>)
 8002b8c:	781b      	ldrb	r3, [r3, #0]
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d102      	bne.n	8002b98 <sd_init+0x230>
	  	{
	  		send_uart ("About to update the file2.txt\r\n");
 8002b92:	4845      	ldr	r0, [pc, #276]	; (8002ca8 <sd_init+0x340>)
 8002b94:	f7ff fd76 	bl	8002684 <send_uart>
	  	}

	  	/* write the string to the file */
	  	fresult = f_puts("This is updated data and it should be in the end", &fil);
 8002b98:	4938      	ldr	r1, [pc, #224]	; (8002c7c <sd_init+0x314>)
 8002b9a:	4844      	ldr	r0, [pc, #272]	; (8002cac <sd_init+0x344>)
 8002b9c:	f00a fbc2 	bl	800d324 <f_puts>
 8002ba0:	4603      	mov	r3, r0
 8002ba2:	b2da      	uxtb	r2, r3
 8002ba4:	4b28      	ldr	r3, [pc, #160]	; (8002c48 <sd_init+0x2e0>)
 8002ba6:	701a      	strb	r2, [r3, #0]
	  	f_close (&fil);
 8002ba8:	4834      	ldr	r0, [pc, #208]	; (8002c7c <sd_init+0x314>)
 8002baa:	f009 ff00 	bl	800c9ae <f_close>
	  	clear_buffer();
 8002bae:	f7ff fd4d 	bl	800264c <clear_buffer>

	  	/* Open to read the file */
	  	fresult = f_open (&fil, "file2.txt", FA_READ);
 8002bb2:	2201      	movs	r2, #1
 8002bb4:	4936      	ldr	r1, [pc, #216]	; (8002c90 <sd_init+0x328>)
 8002bb6:	4831      	ldr	r0, [pc, #196]	; (8002c7c <sd_init+0x314>)
 8002bb8:	f008 fe58 	bl	800b86c <f_open>
 8002bbc:	4603      	mov	r3, r0
 8002bbe:	461a      	mov	r2, r3
 8002bc0:	4b21      	ldr	r3, [pc, #132]	; (8002c48 <sd_init+0x2e0>)
 8002bc2:	701a      	strb	r2, [r3, #0]

	  	/* Read string from the file */
	  	fresult = f_read (&fil, buffer, f_size(&fil), &br);
 8002bc4:	4b2d      	ldr	r3, [pc, #180]	; (8002c7c <sd_init+0x314>)
 8002bc6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002bca:	330c      	adds	r3, #12
 8002bcc:	681a      	ldr	r2, [r3, #0]
 8002bce:	4b35      	ldr	r3, [pc, #212]	; (8002ca4 <sd_init+0x33c>)
 8002bd0:	4926      	ldr	r1, [pc, #152]	; (8002c6c <sd_init+0x304>)
 8002bd2:	482a      	ldr	r0, [pc, #168]	; (8002c7c <sd_init+0x314>)
 8002bd4:	f009 f984 	bl	800bee0 <f_read>
 8002bd8:	4603      	mov	r3, r0
 8002bda:	461a      	mov	r2, r3
 8002bdc:	4b1a      	ldr	r3, [pc, #104]	; (8002c48 <sd_init+0x2e0>)
 8002bde:	701a      	strb	r2, [r3, #0]
	  	if (fresult == FR_OK)
 8002be0:	4b19      	ldr	r3, [pc, #100]	; (8002c48 <sd_init+0x2e0>)
 8002be2:	781b      	ldrb	r3, [r3, #0]
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d108      	bne.n	8002bfa <sd_init+0x292>
	  	{
	  		send_uart ("Below is the data from updated file2.txt\r\n");
 8002be8:	4831      	ldr	r0, [pc, #196]	; (8002cb0 <sd_init+0x348>)
 8002bea:	f7ff fd4b 	bl	8002684 <send_uart>
	  		send_uart(buffer);
 8002bee:	481f      	ldr	r0, [pc, #124]	; (8002c6c <sd_init+0x304>)
 8002bf0:	f7ff fd48 	bl	8002684 <send_uart>
	  		send_uart("\r\n");
 8002bf4:	4825      	ldr	r0, [pc, #148]	; (8002c8c <sd_init+0x324>)
 8002bf6:	f7ff fd45 	bl	8002684 <send_uart>
	  	}

	  	/* Close file */
	  	f_close(&fil);
 8002bfa:	4820      	ldr	r0, [pc, #128]	; (8002c7c <sd_init+0x314>)
 8002bfc:	f009 fed7 	bl	800c9ae <f_close>

	  	clear_buffer();
 8002c00:	f7ff fd24 	bl	800264c <clear_buffer>


	  	/*Create csv file to log random data*/
	  	fresult = f_open(&fil, "file3.csv", FA_OPEN_ALWAYS | FA_READ | FA_WRITE);
 8002c04:	2213      	movs	r2, #19
 8002c06:	492b      	ldr	r1, [pc, #172]	; (8002cb4 <sd_init+0x34c>)
 8002c08:	481c      	ldr	r0, [pc, #112]	; (8002c7c <sd_init+0x314>)
 8002c0a:	f008 fe2f 	bl	800b86c <f_open>
 8002c0e:	4603      	mov	r3, r0
 8002c10:	461a      	mov	r2, r3
 8002c12:	4b0d      	ldr	r3, [pc, #52]	; (8002c48 <sd_init+0x2e0>)
 8002c14:	701a      	strb	r2, [r3, #0]
	  	/* Writing text */
	  	f_puts("Timer(s), Cell_Voltages, Pack_Voltage, Pack_Current, Temperature\r\n ", &fil);
 8002c16:	4919      	ldr	r1, [pc, #100]	; (8002c7c <sd_init+0x314>)
 8002c18:	4827      	ldr	r0, [pc, #156]	; (8002cb8 <sd_init+0x350>)
 8002c1a:	f00a fb83 	bl	800d324 <f_puts>
	  	/* Close file */
	  	fresult = f_close(&fil);
 8002c1e:	4817      	ldr	r0, [pc, #92]	; (8002c7c <sd_init+0x314>)
 8002c20:	f009 fec5 	bl	800c9ae <f_close>
 8002c24:	4603      	mov	r3, r0
 8002c26:	461a      	mov	r2, r3
 8002c28:	4b07      	ldr	r3, [pc, #28]	; (8002c48 <sd_init+0x2e0>)
 8002c2a:	701a      	strb	r2, [r3, #0]
	  	if (fresult == FR_OK)
 8002c2c:	4b06      	ldr	r3, [pc, #24]	; (8002c48 <sd_init+0x2e0>)
 8002c2e:	781b      	ldrb	r3, [r3, #0]
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	d102      	bne.n	8002c3a <sd_init+0x2d2>
	  	{
	  		send_uart ("File3.csv created and header is written \r\n");
 8002c34:	4821      	ldr	r0, [pc, #132]	; (8002cbc <sd_init+0x354>)
 8002c36:	f7ff fd25 	bl	8002684 <send_uart>
	//  	if (fresult == FR_OK)
	//  	{
	//  		send_uart ("SD CARD UNMOUNTED successfully...\r\n");
	//  	}

}
 8002c3a:	bf00      	nop
 8002c3c:	bd80      	pop	{r7, pc}
 8002c3e:	bf00      	nop
 8002c40:	08010364 	.word	0x08010364
 8002c44:	200005b4 	.word	0x200005b4
 8002c48:	20001a60 	.word	0x20001a60
 8002c4c:	08010368 	.word	0x08010368
 8002c50:	0801038c 	.word	0x0801038c
 8002c54:	20001a5c 	.word	0x20001a5c
 8002c58:	200004e0 	.word	0x200004e0
 8002c5c:	080103b0 	.word	0x080103b0
 8002c60:	3fe00000 	.word	0x3fe00000
 8002c64:	20001b54 	.word	0x20001b54
 8002c68:	080103b4 	.word	0x080103b4
 8002c6c:	20001628 	.word	0x20001628
 8002c70:	20001624 	.word	0x20001624
 8002c74:	080103d0 	.word	0x080103d0
 8002c78:	080103ec 	.word	0x080103ec
 8002c7c:	20001ba4 	.word	0x20001ba4
 8002c80:	080103f8 	.word	0x080103f8
 8002c84:	0801043c 	.word	0x0801043c
 8002c88:	0801046c 	.word	0x0801046c
 8002c8c:	080104ac 	.word	0x080104ac
 8002c90:	080104b0 	.word	0x080104b0
 8002c94:	080104bc 	.word	0x080104bc
 8002c98:	20001a50 	.word	0x20001a50
 8002c9c:	08010510 	.word	0x08010510
 8002ca0:	08010540 	.word	0x08010540
 8002ca4:	20001614 	.word	0x20001614
 8002ca8:	08010570 	.word	0x08010570
 8002cac:	08010590 	.word	0x08010590
 8002cb0:	080105c4 	.word	0x080105c4
 8002cb4:	080102d8 	.word	0x080102d8
 8002cb8:	080105f0 	.word	0x080105f0
 8002cbc:	08010634 	.word	0x08010634

08002cc0 <init_LTC6813>:
//	}
//}


void init_LTC6813(void)
{
 8002cc0:	b590      	push	{r4, r7, lr}
 8002cc2:	b093      	sub	sp, #76	; 0x4c
 8002cc4:	af08      	add	r7, sp, #32
	driverLTC6804ConfigStructTypedef configStruct;
	configStruct.GPIO1                    = true;																														// Do not pull down this pin (false = pull down)
 8002cc6:	2301      	movs	r3, #1
 8002cc8:	713b      	strb	r3, [r7, #4]
	configStruct.GPIO2                    = true;																														//
 8002cca:	2301      	movs	r3, #1
 8002ccc:	717b      	strb	r3, [r7, #5]
	configStruct.GPIO3                    = true;																														//
 8002cce:	2301      	movs	r3, #1
 8002cd0:	71bb      	strb	r3, [r7, #6]
	configStruct.GPIO4                    = true;																														//
 8002cd2:	2301      	movs	r3, #1
 8002cd4:	71fb      	strb	r3, [r7, #7]
	configStruct.GPIO5                    = true;																														//
 8002cd6:	2301      	movs	r3, #1
 8002cd8:	723b      	strb	r3, [r7, #8]
	configStruct.GPIO6                    = true;																														//
 8002cda:	2301      	movs	r3, #1
 8002cdc:	727b      	strb	r3, [r7, #9]
	configStruct.GPIO7                    = true;																														//
 8002cde:	2301      	movs	r3, #1
 8002ce0:	72bb      	strb	r3, [r7, #10]
	configStruct.GPIO8                    = true;																														//
 8002ce2:	2301      	movs	r3, #1
 8002ce4:	72fb      	strb	r3, [r7, #11]
	configStruct.GPIO9                    = true;																														//
 8002ce6:	2301      	movs	r3, #1
 8002ce8:	733b      	strb	r3, [r7, #12]
	configStruct.ReferenceON              = true;																														// Reference ON
 8002cea:	2301      	movs	r3, #1
 8002cec:	737b      	strb	r3, [r7, #13]
	configStruct.ADCOption                = true;																											  		// ADC Option register for configuration of over sampling ratio
 8002cee:	2301      	movs	r3, #1
 8002cf0:	73fb      	strb	r3, [r7, #15]
	configStruct.noOfCells                = 16;			// Number of cells to monitor (that can cause interrupt)
 8002cf2:	2310      	movs	r3, #16
 8002cf4:	743b      	strb	r3, [r7, #16]
	configStruct.DisChargeEnableMask      = 0x00000000;	// Set enable state of discharge, 1=EnableDischarge, 0=DisableDischarge
 8002cf6:	2300      	movs	r3, #0
 8002cf8:	617b      	str	r3, [r7, #20]
	configStruct.DischargeTimout          = 0;		// Discharge timout value / limit
 8002cfa:	2300      	movs	r3, #0
 8002cfc:	763b      	strb	r3, [r7, #24]
	configStruct.CellUnderVoltageLimit    = 2.80f; // Undervoltage level, cell voltages under this limit will cause interrupt
 8002cfe:	4b28      	ldr	r3, [pc, #160]	; (8002da0 <init_LTC6813+0xe0>)
 8002d00:	61fb      	str	r3, [r7, #28]
	configStruct.CellOverVoltageLimit     = 4.20f;
 8002d02:	4b28      	ldr	r3, [pc, #160]	; (8002da4 <init_LTC6813+0xe4>)
 8002d04:	623b      	str	r3, [r7, #32]

	driverSWLTC6804Init(configStruct, 1, 18, 7,CELL_MON_LTC6813_1);
 8002d06:	2303      	movs	r3, #3
 8002d08:	9307      	str	r3, [sp, #28]
 8002d0a:	2307      	movs	r3, #7
 8002d0c:	9306      	str	r3, [sp, #24]
 8002d0e:	2312      	movs	r3, #18
 8002d10:	9305      	str	r3, [sp, #20]
 8002d12:	2301      	movs	r3, #1
 8002d14:	9304      	str	r3, [sp, #16]
 8002d16:	466c      	mov	r4, sp
 8002d18:	f107 0314 	add.w	r3, r7, #20
 8002d1c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002d1e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8002d22:	1d3b      	adds	r3, r7, #4
 8002d24:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002d26:	f7fe f861 	bl	8000dec <driverSWLTC6804Init>

	for( uint8_t modulePointer = 0; modulePointer < NoOfCellMonitorsPossibleOnBMS; modulePointer++) {
 8002d2a:	2300      	movs	r3, #0
 8002d2c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8002d30:	e02c      	b.n	8002d8c <init_LTC6813+0xcc>
		for(uint8_t cellPointer = 0; cellPointer < 18; cellPointer++)
 8002d32:	2300      	movs	r3, #0
 8002d34:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8002d38:	e013      	b.n	8002d62 <init_LTC6813+0xa2>
			cellModuleVoltages[modulePointer][cellPointer] = 0.0f;
 8002d3a:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8002d3e:	f897 1026 	ldrb.w	r1, [r7, #38]	; 0x26
 8002d42:	4819      	ldr	r0, [pc, #100]	; (8002da8 <init_LTC6813+0xe8>)
 8002d44:	4613      	mov	r3, r2
 8002d46:	00db      	lsls	r3, r3, #3
 8002d48:	4413      	add	r3, r2
 8002d4a:	005b      	lsls	r3, r3, #1
 8002d4c:	440b      	add	r3, r1
 8002d4e:	009b      	lsls	r3, r3, #2
 8002d50:	4403      	add	r3, r0
 8002d52:	f04f 0200 	mov.w	r2, #0
 8002d56:	601a      	str	r2, [r3, #0]
		for(uint8_t cellPointer = 0; cellPointer < 18; cellPointer++)
 8002d58:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8002d5c:	3301      	adds	r3, #1
 8002d5e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8002d62:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8002d66:	2b11      	cmp	r3, #17
 8002d68:	d9e7      	bls.n	8002d3a <init_LTC6813+0x7a>

		cellModuleBalanceResistorEnableMask[modulePointer] = 0;
 8002d6a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002d6e:	4a0f      	ldr	r2, [pc, #60]	; (8002dac <init_LTC6813+0xec>)
 8002d70:	2100      	movs	r1, #0
 8002d72:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		cellModuleBalanceResistorEnableMaskTest[modulePointer] = 0;
 8002d76:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002d7a:	4a0d      	ldr	r2, [pc, #52]	; (8002db0 <init_LTC6813+0xf0>)
 8002d7c:	2100      	movs	r1, #0
 8002d7e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for( uint8_t modulePointer = 0; modulePointer < NoOfCellMonitorsPossibleOnBMS; modulePointer++) {
 8002d82:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002d86:	3301      	adds	r3, #1
 8002d88:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8002d8c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	d0ce      	beq.n	8002d32 <init_LTC6813+0x72>
	}

}
 8002d94:	bf00      	nop
 8002d96:	bf00      	nop
 8002d98:	372c      	adds	r7, #44	; 0x2c
 8002d9a:	46bd      	mov	sp, r7
 8002d9c:	bd90      	pop	{r4, r7, pc}
 8002d9e:	bf00      	nop
 8002da0:	40333333 	.word	0x40333333
 8002da4:	40866666 	.word	0x40866666
 8002da8:	200004e8 	.word	0x200004e8
 8002dac:	200015e4 	.word	0x200015e4
 8002db0:	20001610 	.word	0x20001610

08002db4 <unit_test_LTC6813>:
void unit_test_LTC6813(void)
{
 8002db4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002db8:	b0be      	sub	sp, #248	; 0xf8
 8002dba:	af22      	add	r7, sp, #136	; 0x88
	driverSWLTC6804ResetCellVoltageRegisters();
 8002dbc:	f7fe f8a6 	bl	8000f0c <driverSWLTC6804ResetCellVoltageRegisters>
	driverSWLTC6804StartCellVoltageConversion(MD_FILTERED,DCP_DISABLED,CELL_CH_ALL);
 8002dc0:	2200      	movs	r2, #0
 8002dc2:	2100      	movs	r1, #0
 8002dc4:	2003      	movs	r0, #3
 8002dc6:	f7fe f8c2 	bl	8000f4e <driverSWLTC6804StartCellVoltageConversion>
	//driverSWLTC6804StartCellAndAuxVoltageConversion(MD_FILTERED, DCP_DISABLED);
	//HAL_Delay(300);
	if(driverSWLTC6804ReadCellVoltagesArray(cellModuleVoltages))
 8002dca:	4868      	ldr	r0, [pc, #416]	; (8002f6c <unit_test_LTC6813+0x1b8>)
 8002dcc:	f7fe f900 	bl	8000fd0 <driverSWLTC6804ReadCellVoltagesArray>
 8002dd0:	4603      	mov	r3, r0
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	f000 80c5 	beq.w	8002f62 <unit_test_LTC6813+0x1ae>
	{
		sprintf(buffer,"C1:%f,C2:%f,C3:%f,C4:%f,C5:%f,C6:%f,C7:%f,C8:%f,C9:%f,C10:%f,C11:%f,C12:%f,C13:%f,C14:%f,C15:%f,C16:%f,C17:%f,C18:%f,\r\n",
				cellModuleVoltages[0][1],cellModuleVoltages[0][2],cellModuleVoltages[0][3],cellModuleVoltages[0][4],cellModuleVoltages[0][5],cellModuleVoltages[0][6],
 8002dd8:	4b64      	ldr	r3, [pc, #400]	; (8002f6c <unit_test_LTC6813+0x1b8>)
 8002dda:	685b      	ldr	r3, [r3, #4]
		sprintf(buffer,"C1:%f,C2:%f,C3:%f,C4:%f,C5:%f,C6:%f,C7:%f,C8:%f,C9:%f,C10:%f,C11:%f,C12:%f,C13:%f,C14:%f,C15:%f,C16:%f,C17:%f,C18:%f,\r\n",
 8002ddc:	4618      	mov	r0, r3
 8002dde:	f7fd fbb3 	bl	8000548 <__aeabi_f2d>
 8002de2:	e9c7 011a 	strd	r0, r1, [r7, #104]	; 0x68
				cellModuleVoltages[0][1],cellModuleVoltages[0][2],cellModuleVoltages[0][3],cellModuleVoltages[0][4],cellModuleVoltages[0][5],cellModuleVoltages[0][6],
 8002de6:	4b61      	ldr	r3, [pc, #388]	; (8002f6c <unit_test_LTC6813+0x1b8>)
 8002de8:	689b      	ldr	r3, [r3, #8]
		sprintf(buffer,"C1:%f,C2:%f,C3:%f,C4:%f,C5:%f,C6:%f,C7:%f,C8:%f,C9:%f,C10:%f,C11:%f,C12:%f,C13:%f,C14:%f,C15:%f,C16:%f,C17:%f,C18:%f,\r\n",
 8002dea:	4618      	mov	r0, r3
 8002dec:	f7fd fbac 	bl	8000548 <__aeabi_f2d>
 8002df0:	e9c7 0118 	strd	r0, r1, [r7, #96]	; 0x60
				cellModuleVoltages[0][1],cellModuleVoltages[0][2],cellModuleVoltages[0][3],cellModuleVoltages[0][4],cellModuleVoltages[0][5],cellModuleVoltages[0][6],
 8002df4:	4b5d      	ldr	r3, [pc, #372]	; (8002f6c <unit_test_LTC6813+0x1b8>)
 8002df6:	68db      	ldr	r3, [r3, #12]
		sprintf(buffer,"C1:%f,C2:%f,C3:%f,C4:%f,C5:%f,C6:%f,C7:%f,C8:%f,C9:%f,C10:%f,C11:%f,C12:%f,C13:%f,C14:%f,C15:%f,C16:%f,C17:%f,C18:%f,\r\n",
 8002df8:	4618      	mov	r0, r3
 8002dfa:	f7fd fba5 	bl	8000548 <__aeabi_f2d>
 8002dfe:	e9c7 0116 	strd	r0, r1, [r7, #88]	; 0x58
				cellModuleVoltages[0][1],cellModuleVoltages[0][2],cellModuleVoltages[0][3],cellModuleVoltages[0][4],cellModuleVoltages[0][5],cellModuleVoltages[0][6],
 8002e02:	4b5a      	ldr	r3, [pc, #360]	; (8002f6c <unit_test_LTC6813+0x1b8>)
 8002e04:	691b      	ldr	r3, [r3, #16]
		sprintf(buffer,"C1:%f,C2:%f,C3:%f,C4:%f,C5:%f,C6:%f,C7:%f,C8:%f,C9:%f,C10:%f,C11:%f,C12:%f,C13:%f,C14:%f,C15:%f,C16:%f,C17:%f,C18:%f,\r\n",
 8002e06:	4618      	mov	r0, r3
 8002e08:	f7fd fb9e 	bl	8000548 <__aeabi_f2d>
 8002e0c:	e9c7 0114 	strd	r0, r1, [r7, #80]	; 0x50
				cellModuleVoltages[0][1],cellModuleVoltages[0][2],cellModuleVoltages[0][3],cellModuleVoltages[0][4],cellModuleVoltages[0][5],cellModuleVoltages[0][6],
 8002e10:	4b56      	ldr	r3, [pc, #344]	; (8002f6c <unit_test_LTC6813+0x1b8>)
 8002e12:	695b      	ldr	r3, [r3, #20]
		sprintf(buffer,"C1:%f,C2:%f,C3:%f,C4:%f,C5:%f,C6:%f,C7:%f,C8:%f,C9:%f,C10:%f,C11:%f,C12:%f,C13:%f,C14:%f,C15:%f,C16:%f,C17:%f,C18:%f,\r\n",
 8002e14:	4618      	mov	r0, r3
 8002e16:	f7fd fb97 	bl	8000548 <__aeabi_f2d>
 8002e1a:	e9c7 0112 	strd	r0, r1, [r7, #72]	; 0x48
				cellModuleVoltages[0][1],cellModuleVoltages[0][2],cellModuleVoltages[0][3],cellModuleVoltages[0][4],cellModuleVoltages[0][5],cellModuleVoltages[0][6],
 8002e1e:	4b53      	ldr	r3, [pc, #332]	; (8002f6c <unit_test_LTC6813+0x1b8>)
 8002e20:	699b      	ldr	r3, [r3, #24]
		sprintf(buffer,"C1:%f,C2:%f,C3:%f,C4:%f,C5:%f,C6:%f,C7:%f,C8:%f,C9:%f,C10:%f,C11:%f,C12:%f,C13:%f,C14:%f,C15:%f,C16:%f,C17:%f,C18:%f,\r\n",
 8002e22:	4618      	mov	r0, r3
 8002e24:	f7fd fb90 	bl	8000548 <__aeabi_f2d>
 8002e28:	e9c7 0110 	strd	r0, r1, [r7, #64]	; 0x40
				cellModuleVoltages[0][7],cellModuleVoltages[0][8],cellModuleVoltages[0][9],cellModuleVoltages[0][10],cellModuleVoltages[0][11],cellModuleVoltages[0][12],
 8002e2c:	4b4f      	ldr	r3, [pc, #316]	; (8002f6c <unit_test_LTC6813+0x1b8>)
 8002e2e:	69db      	ldr	r3, [r3, #28]
		sprintf(buffer,"C1:%f,C2:%f,C3:%f,C4:%f,C5:%f,C6:%f,C7:%f,C8:%f,C9:%f,C10:%f,C11:%f,C12:%f,C13:%f,C14:%f,C15:%f,C16:%f,C17:%f,C18:%f,\r\n",
 8002e30:	4618      	mov	r0, r3
 8002e32:	f7fd fb89 	bl	8000548 <__aeabi_f2d>
 8002e36:	e9c7 010e 	strd	r0, r1, [r7, #56]	; 0x38
				cellModuleVoltages[0][7],cellModuleVoltages[0][8],cellModuleVoltages[0][9],cellModuleVoltages[0][10],cellModuleVoltages[0][11],cellModuleVoltages[0][12],
 8002e3a:	4b4c      	ldr	r3, [pc, #304]	; (8002f6c <unit_test_LTC6813+0x1b8>)
 8002e3c:	6a1b      	ldr	r3, [r3, #32]
		sprintf(buffer,"C1:%f,C2:%f,C3:%f,C4:%f,C5:%f,C6:%f,C7:%f,C8:%f,C9:%f,C10:%f,C11:%f,C12:%f,C13:%f,C14:%f,C15:%f,C16:%f,C17:%f,C18:%f,\r\n",
 8002e3e:	4618      	mov	r0, r3
 8002e40:	f7fd fb82 	bl	8000548 <__aeabi_f2d>
 8002e44:	e9c7 010c 	strd	r0, r1, [r7, #48]	; 0x30
				cellModuleVoltages[0][7],cellModuleVoltages[0][8],cellModuleVoltages[0][9],cellModuleVoltages[0][10],cellModuleVoltages[0][11],cellModuleVoltages[0][12],
 8002e48:	4b48      	ldr	r3, [pc, #288]	; (8002f6c <unit_test_LTC6813+0x1b8>)
 8002e4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
		sprintf(buffer,"C1:%f,C2:%f,C3:%f,C4:%f,C5:%f,C6:%f,C7:%f,C8:%f,C9:%f,C10:%f,C11:%f,C12:%f,C13:%f,C14:%f,C15:%f,C16:%f,C17:%f,C18:%f,\r\n",
 8002e4c:	4618      	mov	r0, r3
 8002e4e:	f7fd fb7b 	bl	8000548 <__aeabi_f2d>
 8002e52:	e9c7 010a 	strd	r0, r1, [r7, #40]	; 0x28
				cellModuleVoltages[0][7],cellModuleVoltages[0][8],cellModuleVoltages[0][9],cellModuleVoltages[0][10],cellModuleVoltages[0][11],cellModuleVoltages[0][12],
 8002e56:	4b45      	ldr	r3, [pc, #276]	; (8002f6c <unit_test_LTC6813+0x1b8>)
 8002e58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
		sprintf(buffer,"C1:%f,C2:%f,C3:%f,C4:%f,C5:%f,C6:%f,C7:%f,C8:%f,C9:%f,C10:%f,C11:%f,C12:%f,C13:%f,C14:%f,C15:%f,C16:%f,C17:%f,C18:%f,\r\n",
 8002e5a:	4618      	mov	r0, r3
 8002e5c:	f7fd fb74 	bl	8000548 <__aeabi_f2d>
 8002e60:	e9c7 0108 	strd	r0, r1, [r7, #32]
				cellModuleVoltages[0][7],cellModuleVoltages[0][8],cellModuleVoltages[0][9],cellModuleVoltages[0][10],cellModuleVoltages[0][11],cellModuleVoltages[0][12],
 8002e64:	4b41      	ldr	r3, [pc, #260]	; (8002f6c <unit_test_LTC6813+0x1b8>)
 8002e66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
		sprintf(buffer,"C1:%f,C2:%f,C3:%f,C4:%f,C5:%f,C6:%f,C7:%f,C8:%f,C9:%f,C10:%f,C11:%f,C12:%f,C13:%f,C14:%f,C15:%f,C16:%f,C17:%f,C18:%f,\r\n",
 8002e68:	4618      	mov	r0, r3
 8002e6a:	f7fd fb6d 	bl	8000548 <__aeabi_f2d>
 8002e6e:	e9c7 0106 	strd	r0, r1, [r7, #24]
				cellModuleVoltages[0][7],cellModuleVoltages[0][8],cellModuleVoltages[0][9],cellModuleVoltages[0][10],cellModuleVoltages[0][11],cellModuleVoltages[0][12],
 8002e72:	4b3e      	ldr	r3, [pc, #248]	; (8002f6c <unit_test_LTC6813+0x1b8>)
 8002e74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
		sprintf(buffer,"C1:%f,C2:%f,C3:%f,C4:%f,C5:%f,C6:%f,C7:%f,C8:%f,C9:%f,C10:%f,C11:%f,C12:%f,C13:%f,C14:%f,C15:%f,C16:%f,C17:%f,C18:%f,\r\n",
 8002e76:	4618      	mov	r0, r3
 8002e78:	f7fd fb66 	bl	8000548 <__aeabi_f2d>
 8002e7c:	e9c7 0104 	strd	r0, r1, [r7, #16]
				cellModuleVoltages[0][13],cellModuleVoltages[0][14],cellModuleVoltages[0][15],cellModuleVoltages[0][16],cellModuleVoltages[0][17],cellModuleVoltages[0][18]);
 8002e80:	4b3a      	ldr	r3, [pc, #232]	; (8002f6c <unit_test_LTC6813+0x1b8>)
 8002e82:	6b5b      	ldr	r3, [r3, #52]	; 0x34
		sprintf(buffer,"C1:%f,C2:%f,C3:%f,C4:%f,C5:%f,C6:%f,C7:%f,C8:%f,C9:%f,C10:%f,C11:%f,C12:%f,C13:%f,C14:%f,C15:%f,C16:%f,C17:%f,C18:%f,\r\n",
 8002e84:	4618      	mov	r0, r3
 8002e86:	f7fd fb5f 	bl	8000548 <__aeabi_f2d>
 8002e8a:	e9c7 0102 	strd	r0, r1, [r7, #8]
				cellModuleVoltages[0][13],cellModuleVoltages[0][14],cellModuleVoltages[0][15],cellModuleVoltages[0][16],cellModuleVoltages[0][17],cellModuleVoltages[0][18]);
 8002e8e:	4b37      	ldr	r3, [pc, #220]	; (8002f6c <unit_test_LTC6813+0x1b8>)
 8002e90:	6b9b      	ldr	r3, [r3, #56]	; 0x38
		sprintf(buffer,"C1:%f,C2:%f,C3:%f,C4:%f,C5:%f,C6:%f,C7:%f,C8:%f,C9:%f,C10:%f,C11:%f,C12:%f,C13:%f,C14:%f,C15:%f,C16:%f,C17:%f,C18:%f,\r\n",
 8002e92:	4618      	mov	r0, r3
 8002e94:	f7fd fb58 	bl	8000548 <__aeabi_f2d>
 8002e98:	e9c7 0100 	strd	r0, r1, [r7]
				cellModuleVoltages[0][13],cellModuleVoltages[0][14],cellModuleVoltages[0][15],cellModuleVoltages[0][16],cellModuleVoltages[0][17],cellModuleVoltages[0][18]);
 8002e9c:	4b33      	ldr	r3, [pc, #204]	; (8002f6c <unit_test_LTC6813+0x1b8>)
 8002e9e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
		sprintf(buffer,"C1:%f,C2:%f,C3:%f,C4:%f,C5:%f,C6:%f,C7:%f,C8:%f,C9:%f,C10:%f,C11:%f,C12:%f,C13:%f,C14:%f,C15:%f,C16:%f,C17:%f,C18:%f,\r\n",
 8002ea0:	4618      	mov	r0, r3
 8002ea2:	f7fd fb51 	bl	8000548 <__aeabi_f2d>
 8002ea6:	4682      	mov	sl, r0
 8002ea8:	468b      	mov	fp, r1
				cellModuleVoltages[0][13],cellModuleVoltages[0][14],cellModuleVoltages[0][15],cellModuleVoltages[0][16],cellModuleVoltages[0][17],cellModuleVoltages[0][18]);
 8002eaa:	4b30      	ldr	r3, [pc, #192]	; (8002f6c <unit_test_LTC6813+0x1b8>)
 8002eac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
		sprintf(buffer,"C1:%f,C2:%f,C3:%f,C4:%f,C5:%f,C6:%f,C7:%f,C8:%f,C9:%f,C10:%f,C11:%f,C12:%f,C13:%f,C14:%f,C15:%f,C16:%f,C17:%f,C18:%f,\r\n",
 8002eae:	4618      	mov	r0, r3
 8002eb0:	f7fd fb4a 	bl	8000548 <__aeabi_f2d>
 8002eb4:	4680      	mov	r8, r0
 8002eb6:	4689      	mov	r9, r1
				cellModuleVoltages[0][13],cellModuleVoltages[0][14],cellModuleVoltages[0][15],cellModuleVoltages[0][16],cellModuleVoltages[0][17],cellModuleVoltages[0][18]);
 8002eb8:	4b2c      	ldr	r3, [pc, #176]	; (8002f6c <unit_test_LTC6813+0x1b8>)
 8002eba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
		sprintf(buffer,"C1:%f,C2:%f,C3:%f,C4:%f,C5:%f,C6:%f,C7:%f,C8:%f,C9:%f,C10:%f,C11:%f,C12:%f,C13:%f,C14:%f,C15:%f,C16:%f,C17:%f,C18:%f,\r\n",
 8002ebc:	4618      	mov	r0, r3
 8002ebe:	f7fd fb43 	bl	8000548 <__aeabi_f2d>
 8002ec2:	4604      	mov	r4, r0
 8002ec4:	460d      	mov	r5, r1
				cellModuleVoltages[0][13],cellModuleVoltages[0][14],cellModuleVoltages[0][15],cellModuleVoltages[0][16],cellModuleVoltages[0][17],cellModuleVoltages[0][18]);
 8002ec6:	4b29      	ldr	r3, [pc, #164]	; (8002f6c <unit_test_LTC6813+0x1b8>)
 8002ec8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
		sprintf(buffer,"C1:%f,C2:%f,C3:%f,C4:%f,C5:%f,C6:%f,C7:%f,C8:%f,C9:%f,C10:%f,C11:%f,C12:%f,C13:%f,C14:%f,C15:%f,C16:%f,C17:%f,C18:%f,\r\n",
 8002eca:	4618      	mov	r0, r3
 8002ecc:	f7fd fb3c 	bl	8000548 <__aeabi_f2d>
 8002ed0:	4602      	mov	r2, r0
 8002ed2:	460b      	mov	r3, r1
 8002ed4:	e9cd 2320 	strd	r2, r3, [sp, #128]	; 0x80
 8002ed8:	e9cd 451e 	strd	r4, r5, [sp, #120]	; 0x78
 8002edc:	e9cd 891c 	strd	r8, r9, [sp, #112]	; 0x70
 8002ee0:	e9cd ab1a 	strd	sl, fp, [sp, #104]	; 0x68
 8002ee4:	ed97 7b00 	vldr	d7, [r7]
 8002ee8:	ed8d 7b18 	vstr	d7, [sp, #96]	; 0x60
 8002eec:	ed97 7b02 	vldr	d7, [r7, #8]
 8002ef0:	ed8d 7b16 	vstr	d7, [sp, #88]	; 0x58
 8002ef4:	ed97 7b04 	vldr	d7, [r7, #16]
 8002ef8:	ed8d 7b14 	vstr	d7, [sp, #80]	; 0x50
 8002efc:	ed97 7b06 	vldr	d7, [r7, #24]
 8002f00:	ed8d 7b12 	vstr	d7, [sp, #72]	; 0x48
 8002f04:	ed97 7b08 	vldr	d7, [r7, #32]
 8002f08:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 8002f0c:	ed97 7b0a 	vldr	d7, [r7, #40]	; 0x28
 8002f10:	ed8d 7b0e 	vstr	d7, [sp, #56]	; 0x38
 8002f14:	ed97 7b0c 	vldr	d7, [r7, #48]	; 0x30
 8002f18:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 8002f1c:	ed97 7b0e 	vldr	d7, [r7, #56]	; 0x38
 8002f20:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8002f24:	ed97 7b10 	vldr	d7, [r7, #64]	; 0x40
 8002f28:	ed8d 7b08 	vstr	d7, [sp, #32]
 8002f2c:	ed97 7b12 	vldr	d7, [r7, #72]	; 0x48
 8002f30:	ed8d 7b06 	vstr	d7, [sp, #24]
 8002f34:	ed97 7b14 	vldr	d7, [r7, #80]	; 0x50
 8002f38:	ed8d 7b04 	vstr	d7, [sp, #16]
 8002f3c:	ed97 7b16 	vldr	d7, [r7, #88]	; 0x58
 8002f40:	ed8d 7b02 	vstr	d7, [sp, #8]
 8002f44:	ed97 7b18 	vldr	d7, [r7, #96]	; 0x60
 8002f48:	ed8d 7b00 	vstr	d7, [sp]
 8002f4c:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 8002f50:	4907      	ldr	r1, [pc, #28]	; (8002f70 <unit_test_LTC6813+0x1bc>)
 8002f52:	4808      	ldr	r0, [pc, #32]	; (8002f74 <unit_test_LTC6813+0x1c0>)
 8002f54:	f00b f85a 	bl	800e00c <siprintf>
		send_uart(buffer);
 8002f58:	4806      	ldr	r0, [pc, #24]	; (8002f74 <unit_test_LTC6813+0x1c0>)
 8002f5a:	f7ff fb93 	bl	8002684 <send_uart>
		clear_buffer();
 8002f5e:	f7ff fb75 	bl	800264c <clear_buffer>
	}
}
 8002f62:	bf00      	nop
 8002f64:	3770      	adds	r7, #112	; 0x70
 8002f66:	46bd      	mov	sp, r7
 8002f68:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002f6c:	200004e8 	.word	0x200004e8
 8002f70:	08010660 	.word	0x08010660
 8002f74:	20001628 	.word	0x20001628

08002f78 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002f78:	b580      	push	{r7, lr}
 8002f7a:	b082      	sub	sp, #8
 8002f7c:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002f7e:	f000 fe09 	bl	8003b94 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002f82:	f000 f8c3 	bl	800310c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002f86:	f000 fa8d 	bl	80034a4 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8002f8a:	f000 fa5b 	bl	8003444 <MX_USART2_UART_Init>
  MX_SPI2_Init();
 8002f8e:	f000 fa1b 	bl	80033c8 <MX_SPI2_Init>
  MX_FATFS_Init();
 8002f92:	f005 fe7f 	bl	8008c94 <MX_FATFS_Init>
  MX_CAN_Init();
 8002f96:	f000 f925 	bl	80031e4 <MX_CAN_Init>
  MX_RTC_Init();
 8002f9a:	f000 f977 	bl	800328c <MX_RTC_Init>
  MX_SPI1_Init();
 8002f9e:	f000 f9d5 	bl	800334c <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */
  //char buf[100];
  //HAL_Delay(250);

  sprintf(buffer, "Xanadu BMS v1.0 Unit Test in Progress\r\n");
 8002fa2:	494b      	ldr	r1, [pc, #300]	; (80030d0 <main+0x158>)
 8002fa4:	484b      	ldr	r0, [pc, #300]	; (80030d4 <main+0x15c>)
 8002fa6:	f00b f831 	bl	800e00c <siprintf>
  send_uart(buffer);
 8002faa:	484a      	ldr	r0, [pc, #296]	; (80030d4 <main+0x15c>)
 8002fac:	f7ff fb6a 	bl	8002684 <send_uart>
  clear_buffer();
 8002fb0:	f7ff fb4c 	bl	800264c <clear_buffer>

  if(HAL_RTCEx_BKUPRead(&hrtc,RTC_BKP_DR1) != 0x32F2)
 8002fb4:	2101      	movs	r1, #1
 8002fb6:	4848      	ldr	r0, [pc, #288]	; (80030d8 <main+0x160>)
 8002fb8:	f003 fe70 	bl	8006c9c <HAL_RTCEx_BKUPRead>
 8002fbc:	4603      	mov	r3, r0
 8002fbe:	f243 22f2 	movw	r2, #13042	; 0x32f2
 8002fc2:	4293      	cmp	r3, r2
 8002fc4:	d001      	beq.n	8002fca <main+0x52>
  	  {
	  	  set_time(); //set RTC init value
 8002fc6:	f7ff fc23 	bl	8002810 <set_time>
  	  }

  sd_init();
 8002fca:	f7ff fccd 	bl	8002968 <sd_init>

  /*CAN Initializations*/
  HAL_CAN_Start(&hcan);
 8002fce:	4843      	ldr	r0, [pc, #268]	; (80030dc <main+0x164>)
 8002fd0:	f001 f82f 	bl	8004032 <HAL_CAN_Start>
  HAL_CAN_ActivateNotification(&hcan, CAN_IT_RX_FIFO0_MSG_PENDING); //using FIFO0 for RX callback reception
 8002fd4:	2102      	movs	r1, #2
 8002fd6:	4841      	ldr	r0, [pc, #260]	; (80030dc <main+0x164>)
 8002fd8:	f001 fa5c 	bl	8004494 <HAL_CAN_ActivateNotification>
  TxHeader.DLC = 2; //data
 8002fdc:	4b40      	ldr	r3, [pc, #256]	; (80030e0 <main+0x168>)
 8002fde:	2202      	movs	r2, #2
 8002fe0:	611a      	str	r2, [r3, #16]
  TxHeader.IDE = CAN_ID_STD;
 8002fe2:	4b3f      	ldr	r3, [pc, #252]	; (80030e0 <main+0x168>)
 8002fe4:	2200      	movs	r2, #0
 8002fe6:	609a      	str	r2, [r3, #8]
  TxHeader.RTR = CAN_RTR_DATA;
 8002fe8:	4b3d      	ldr	r3, [pc, #244]	; (80030e0 <main+0x168>)
 8002fea:	2200      	movs	r2, #0
 8002fec:	60da      	str	r2, [r3, #12]
  TxHeader.StdId = 0x446;  //id
 8002fee:	4b3c      	ldr	r3, [pc, #240]	; (80030e0 <main+0x168>)
 8002ff0:	f240 4246 	movw	r2, #1094	; 0x446
 8002ff4:	601a      	str	r2, [r3, #0]
  //populate data to Txdata bytes
  TxData[0] = 11;
 8002ff6:	4b3b      	ldr	r3, [pc, #236]	; (80030e4 <main+0x16c>)
 8002ff8:	220b      	movs	r2, #11
 8002ffa:	701a      	strb	r2, [r3, #0]
  TxData[1] = 100;
 8002ffc:	4b39      	ldr	r3, [pc, #228]	; (80030e4 <main+0x16c>)
 8002ffe:	2264      	movs	r2, #100	; 0x64
 8003000:	705a      	strb	r2, [r3, #1]
  //send CAN message // TO DO:check CAN message reception on BluePill
  //HAL_CAN_AddTxMessage(&hcan, &TxHeader, TxData, &TxMailbox);

  /*UART2 Interrupt*/
  HAL_UART_Receive_IT (&huart2, uart_rx_data, 4); //set interrupt for uart rx
 8003002:	2204      	movs	r2, #4
 8003004:	4938      	ldr	r1, [pc, #224]	; (80030e8 <main+0x170>)
 8003006:	4839      	ldr	r0, [pc, #228]	; (80030ec <main+0x174>)
 8003008:	f004 fcd2 	bl	80079b0 <HAL_UART_Receive_IT>

  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, SET); //turn ON precharge relay
 800300c:	2201      	movs	r2, #1
 800300e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003012:	4837      	ldr	r0, [pc, #220]	; (80030f0 <main+0x178>)
 8003014:	f001 ffae 	bl	8004f74 <HAL_GPIO_WritePin>
  HAL_Delay(1000);
 8003018:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800301c:	f000 fe20 	bl	8003c60 <HAL_Delay>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, RESET); //turn OFF precharge relay
 8003020:	2200      	movs	r2, #0
 8003022:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003026:	4832      	ldr	r0, [pc, #200]	; (80030f0 <main+0x178>)
 8003028:	f001 ffa4 	bl	8004f74 <HAL_GPIO_WritePin>
  HAL_Delay(250);
 800302c:	20fa      	movs	r0, #250	; 0xfa
 800302e:	f000 fe17 	bl	8003c60 <HAL_Delay>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, SET); //turn ON HV+ contactor
 8003032:	2201      	movs	r2, #1
 8003034:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003038:	482d      	ldr	r0, [pc, #180]	; (80030f0 <main+0x178>)
 800303a:	f001 ff9b 	bl	8004f74 <HAL_GPIO_WritePin>

  	//TO DO:add LTC6811 library files/use driverSWLTC6804 functions
  //wakeup_sleep(1);
  //wakeup_idle(1);
  init_LTC6813();
 800303e:	f7ff fe3f 	bl	8002cc0 <init_LTC6813>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  //HAL_UART_Receive (&huart2, Rx_data, 4, 1000);
	  HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_3); //toggle status LED
 8003042:	2108      	movs	r1, #8
 8003044:	482a      	ldr	r0, [pc, #168]	; (80030f0 <main+0x178>)
 8003046:	f001 ffad 	bl	8004fa4 <HAL_GPIO_TogglePin>
	  write_to_csvfile();
 800304a:	f7ff fb33 	bl	80026b4 <write_to_csvfile>
	  HAL_Delay(250);
 800304e:	20fa      	movs	r0, #250	; 0xfa
 8003050:	f000 fe06 	bl	8003c60 <HAL_Delay>
	  //send CAN message // TO DO:check CAN message reception on BluePill
	  HAL_CAN_AddTxMessage(&hcan, &TxHeader, TxData, &TxMailbox);
 8003054:	4b27      	ldr	r3, [pc, #156]	; (80030f4 <main+0x17c>)
 8003056:	4a23      	ldr	r2, [pc, #140]	; (80030e4 <main+0x16c>)
 8003058:	4921      	ldr	r1, [pc, #132]	; (80030e0 <main+0x168>)
 800305a:	4820      	ldr	r0, [pc, #128]	; (80030dc <main+0x164>)
 800305c:	f001 f82d 	bl	80040ba <HAL_CAN_AddTxMessage>

	  //wakeup_idle(1);
	  unit_test_LTC6813();
 8003060:	f7ff fea8 	bl	8002db4 <unit_test_LTC6813>

	  if(CAN_data_checkFlag) //check if CAN RX flag is set in HAL_CAN_RxFifo0MsgPendingCallback
 8003064:	4b24      	ldr	r3, [pc, #144]	; (80030f8 <main+0x180>)
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	2b00      	cmp	r3, #0
 800306a:	d010      	beq.n	800308e <main+0x116>
	  {
		  sprintf(buffer, "CAN Message values received is:%d, %d\r\n", RxData[0], RxData[1]);
 800306c:	4b23      	ldr	r3, [pc, #140]	; (80030fc <main+0x184>)
 800306e:	781b      	ldrb	r3, [r3, #0]
 8003070:	461a      	mov	r2, r3
 8003072:	4b22      	ldr	r3, [pc, #136]	; (80030fc <main+0x184>)
 8003074:	785b      	ldrb	r3, [r3, #1]
 8003076:	4922      	ldr	r1, [pc, #136]	; (8003100 <main+0x188>)
 8003078:	4816      	ldr	r0, [pc, #88]	; (80030d4 <main+0x15c>)
 800307a:	f00a ffc7 	bl	800e00c <siprintf>
		  send_uart(buffer);
 800307e:	4815      	ldr	r0, [pc, #84]	; (80030d4 <main+0x15c>)
 8003080:	f7ff fb00 	bl	8002684 <send_uart>
		  clear_buffer();
 8003084:	f7ff fae2 	bl	800264c <clear_buffer>
		  CAN_data_checkFlag = 0;
 8003088:	4b1b      	ldr	r3, [pc, #108]	; (80030f8 <main+0x180>)
 800308a:	2200      	movs	r2, #0
 800308c:	601a      	str	r2, [r3, #0]
		  //HAL_CAN_AddTxMessage(&hcan, &TxHeader, TxData, &TxMailbox);
	  }

	  if(uart_rx_flag)
 800308e:	4b1d      	ldr	r3, [pc, #116]	; (8003104 <main+0x18c>)
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	2b00      	cmp	r3, #0
 8003094:	d015      	beq.n	80030c2 <main+0x14a>
	  {
		  sprintf(buffer, "RX Message is: %c, %c, %c\r\n", uart_rx_data[0], uart_rx_data[1], uart_rx_data[2]);
 8003096:	4b14      	ldr	r3, [pc, #80]	; (80030e8 <main+0x170>)
 8003098:	781b      	ldrb	r3, [r3, #0]
 800309a:	461a      	mov	r2, r3
 800309c:	4b12      	ldr	r3, [pc, #72]	; (80030e8 <main+0x170>)
 800309e:	785b      	ldrb	r3, [r3, #1]
 80030a0:	4619      	mov	r1, r3
 80030a2:	4b11      	ldr	r3, [pc, #68]	; (80030e8 <main+0x170>)
 80030a4:	789b      	ldrb	r3, [r3, #2]
 80030a6:	9300      	str	r3, [sp, #0]
 80030a8:	460b      	mov	r3, r1
 80030aa:	4917      	ldr	r1, [pc, #92]	; (8003108 <main+0x190>)
 80030ac:	4809      	ldr	r0, [pc, #36]	; (80030d4 <main+0x15c>)
 80030ae:	f00a ffad 	bl	800e00c <siprintf>
		  send_uart(buffer);
 80030b2:	4808      	ldr	r0, [pc, #32]	; (80030d4 <main+0x15c>)
 80030b4:	f7ff fae6 	bl	8002684 <send_uart>
		  clear_buffer();
 80030b8:	f7ff fac8 	bl	800264c <clear_buffer>
		  uart_rx_flag = 0;
 80030bc:	4b11      	ldr	r3, [pc, #68]	; (8003104 <main+0x18c>)
 80030be:	2200      	movs	r2, #0
 80030c0:	601a      	str	r2, [r3, #0]

	  }

	  get_time();  //print RTC
 80030c2:	f7ff fbe5 	bl	8002890 <get_time>
	  HAL_Delay(250);
 80030c6:	20fa      	movs	r0, #250	; 0xfa
 80030c8:	f000 fdca 	bl	8003c60 <HAL_Delay>
	  HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_3); //toggle status LED
 80030cc:	e7b9      	b.n	8003042 <main+0xca>
 80030ce:	bf00      	nop
 80030d0:	080106d8 	.word	0x080106d8
 80030d4:	20001628 	.word	0x20001628
 80030d8:	20001a28 	.word	0x20001a28
 80030dc:	200015e8 	.word	0x200015e8
 80030e0:	20001b60 	.word	0x20001b60
 80030e4:	20001a48 	.word	0x20001a48
 80030e8:	20001b98 	.word	0x20001b98
 80030ec:	20001ad0 	.word	0x20001ad0
 80030f0:	48000400 	.word	0x48000400
 80030f4:	20001a58 	.word	0x20001a58
 80030f8:	2000021c 	.word	0x2000021c
 80030fc:	20001ac8 	.word	0x20001ac8
 8003100:	08010700 	.word	0x08010700
 8003104:	20000218 	.word	0x20000218
 8003108:	08010728 	.word	0x08010728

0800310c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800310c:	b580      	push	{r7, lr}
 800310e:	b09e      	sub	sp, #120	; 0x78
 8003110:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003112:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8003116:	2228      	movs	r2, #40	; 0x28
 8003118:	2100      	movs	r1, #0
 800311a:	4618      	mov	r0, r3
 800311c:	f00a fa4a 	bl	800d5b4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003120:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8003124:	2200      	movs	r2, #0
 8003126:	601a      	str	r2, [r3, #0]
 8003128:	605a      	str	r2, [r3, #4]
 800312a:	609a      	str	r2, [r3, #8]
 800312c:	60da      	str	r2, [r3, #12]
 800312e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003130:	463b      	mov	r3, r7
 8003132:	223c      	movs	r2, #60	; 0x3c
 8003134:	2100      	movs	r1, #0
 8003136:	4618      	mov	r0, r3
 8003138:	f00a fa3c 	bl	800d5b4 <memset>

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 800313c:	f001 ff64 	bl	8005008 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8003140:	4b26      	ldr	r3, [pc, #152]	; (80031dc <SystemClock_Config+0xd0>)
 8003142:	6a1b      	ldr	r3, [r3, #32]
 8003144:	4a25      	ldr	r2, [pc, #148]	; (80031dc <SystemClock_Config+0xd0>)
 8003146:	f023 0318 	bic.w	r3, r3, #24
 800314a:	6213      	str	r3, [r2, #32]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE;
 800314c:	2305      	movs	r3, #5
 800314e:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8003150:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003154:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8003156:	2300      	movs	r3, #0
 8003158:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 800315a:	2301      	movs	r3, #1
 800315c:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800315e:	2301      	movs	r3, #1
 8003160:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003162:	2302      	movs	r3, #2
 8003164:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8003166:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800316a:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800316c:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8003170:	677b      	str	r3, [r7, #116]	; 0x74
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003172:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8003176:	4618      	mov	r0, r3
 8003178:	f001 ff56 	bl	8005028 <HAL_RCC_OscConfig>
 800317c:	4603      	mov	r3, r0
 800317e:	2b00      	cmp	r3, #0
 8003180:	d001      	beq.n	8003186 <SystemClock_Config+0x7a>
  {
    Error_Handler();
 8003182:	f000 fa11 	bl	80035a8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003186:	230f      	movs	r3, #15
 8003188:	63fb      	str	r3, [r7, #60]	; 0x3c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800318a:	2302      	movs	r3, #2
 800318c:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800318e:	2300      	movs	r3, #0
 8003190:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8003192:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003196:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8003198:	2300      	movs	r3, #0
 800319a:	64fb      	str	r3, [r7, #76]	; 0x4c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800319c:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80031a0:	2102      	movs	r1, #2
 80031a2:	4618      	mov	r0, r3
 80031a4:	f002 fe48 	bl	8005e38 <HAL_RCC_ClockConfig>
 80031a8:	4603      	mov	r3, r0
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d001      	beq.n	80031b2 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 80031ae:	f000 f9fb 	bl	80035a8 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_RTC;
 80031b2:	4b0b      	ldr	r3, [pc, #44]	; (80031e0 <SystemClock_Config+0xd4>)
 80031b4:	603b      	str	r3, [r7, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80031b6:	2300      	movs	r3, #0
 80031b8:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 80031ba:	f44f 7380 	mov.w	r3, #256	; 0x100
 80031be:	607b      	str	r3, [r7, #4]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80031c0:	463b      	mov	r3, r7
 80031c2:	4618      	mov	r0, r3
 80031c4:	f003 f86e 	bl	80062a4 <HAL_RCCEx_PeriphCLKConfig>
 80031c8:	4603      	mov	r3, r0
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d001      	beq.n	80031d2 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 80031ce:	f000 f9eb 	bl	80035a8 <Error_Handler>
  }
}
 80031d2:	bf00      	nop
 80031d4:	3778      	adds	r7, #120	; 0x78
 80031d6:	46bd      	mov	sp, r7
 80031d8:	bd80      	pop	{r7, pc}
 80031da:	bf00      	nop
 80031dc:	40021000 	.word	0x40021000
 80031e0:	00010002 	.word	0x00010002

080031e4 <MX_CAN_Init>:
  * @brief CAN Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN_Init(void)
{
 80031e4:	b580      	push	{r7, lr}
 80031e6:	b08a      	sub	sp, #40	; 0x28
 80031e8:	af00      	add	r7, sp, #0
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN;
 80031ea:	4b26      	ldr	r3, [pc, #152]	; (8003284 <MX_CAN_Init+0xa0>)
 80031ec:	4a26      	ldr	r2, [pc, #152]	; (8003288 <MX_CAN_Init+0xa4>)
 80031ee:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 18;
 80031f0:	4b24      	ldr	r3, [pc, #144]	; (8003284 <MX_CAN_Init+0xa0>)
 80031f2:	2212      	movs	r2, #18
 80031f4:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 80031f6:	4b23      	ldr	r3, [pc, #140]	; (8003284 <MX_CAN_Init+0xa0>)
 80031f8:	2200      	movs	r2, #0
 80031fa:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80031fc:	4b21      	ldr	r3, [pc, #132]	; (8003284 <MX_CAN_Init+0xa0>)
 80031fe:	2200      	movs	r2, #0
 8003200:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_2TQ;
 8003202:	4b20      	ldr	r3, [pc, #128]	; (8003284 <MX_CAN_Init+0xa0>)
 8003204:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8003208:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_1TQ;
 800320a:	4b1e      	ldr	r3, [pc, #120]	; (8003284 <MX_CAN_Init+0xa0>)
 800320c:	2200      	movs	r2, #0
 800320e:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 8003210:	4b1c      	ldr	r3, [pc, #112]	; (8003284 <MX_CAN_Init+0xa0>)
 8003212:	2200      	movs	r2, #0
 8003214:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = DISABLE;
 8003216:	4b1b      	ldr	r3, [pc, #108]	; (8003284 <MX_CAN_Init+0xa0>)
 8003218:	2200      	movs	r2, #0
 800321a:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 800321c:	4b19      	ldr	r3, [pc, #100]	; (8003284 <MX_CAN_Init+0xa0>)
 800321e:	2200      	movs	r2, #0
 8003220:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 8003222:	4b18      	ldr	r3, [pc, #96]	; (8003284 <MX_CAN_Init+0xa0>)
 8003224:	2200      	movs	r2, #0
 8003226:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 8003228:	4b16      	ldr	r3, [pc, #88]	; (8003284 <MX_CAN_Init+0xa0>)
 800322a:	2200      	movs	r2, #0
 800322c:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 800322e:	4b15      	ldr	r3, [pc, #84]	; (8003284 <MX_CAN_Init+0xa0>)
 8003230:	2200      	movs	r2, #0
 8003232:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 8003234:	4813      	ldr	r0, [pc, #76]	; (8003284 <MX_CAN_Init+0xa0>)
 8003236:	f000 fd37 	bl	8003ca8 <HAL_CAN_Init>
 800323a:	4603      	mov	r3, r0
 800323c:	2b00      	cmp	r3, #0
 800323e:	d001      	beq.n	8003244 <MX_CAN_Init+0x60>
  {
    Error_Handler();
 8003240:	f000 f9b2 	bl	80035a8 <Error_Handler>
  }
  /* USER CODE BEGIN CAN_Init 2 */
  //CAN filter settings
  CAN_FilterTypeDef canfilterConfig;

  canfilterConfig.FilterActivation = CAN_FILTER_ENABLE;
 8003244:	2301      	movs	r3, #1
 8003246:	623b      	str	r3, [r7, #32]
  canfilterConfig.FilterBank = 11;
 8003248:	230b      	movs	r3, #11
 800324a:	617b      	str	r3, [r7, #20]
  canfilterConfig.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 800324c:	2300      	movs	r3, #0
 800324e:	613b      	str	r3, [r7, #16]
  canfilterConfig.FilterIdHigh = 0x103<<5;
 8003250:	f242 0360 	movw	r3, #8288	; 0x2060
 8003254:	603b      	str	r3, [r7, #0]
  canfilterConfig.FilterIdLow = 0;
 8003256:	2300      	movs	r3, #0
 8003258:	607b      	str	r3, [r7, #4]
  canfilterConfig.FilterMaskIdHigh = 0x103<<5;
 800325a:	f242 0360 	movw	r3, #8288	; 0x2060
 800325e:	60bb      	str	r3, [r7, #8]
  canfilterConfig.FilterMaskIdLow = 0x0000;
 8003260:	2300      	movs	r3, #0
 8003262:	60fb      	str	r3, [r7, #12]
  canfilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 8003264:	2300      	movs	r3, #0
 8003266:	61bb      	str	r3, [r7, #24]
  canfilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 8003268:	2301      	movs	r3, #1
 800326a:	61fb      	str	r3, [r7, #28]
  canfilterConfig.SlaveStartFilterBank = 0;
 800326c:	2300      	movs	r3, #0
 800326e:	627b      	str	r3, [r7, #36]	; 0x24

  HAL_CAN_ConfigFilter(&hcan, &canfilterConfig);
 8003270:	463b      	mov	r3, r7
 8003272:	4619      	mov	r1, r3
 8003274:	4803      	ldr	r0, [pc, #12]	; (8003284 <MX_CAN_Init+0xa0>)
 8003276:	f000 fe12 	bl	8003e9e <HAL_CAN_ConfigFilter>

  /* USER CODE END CAN_Init 2 */

}
 800327a:	bf00      	nop
 800327c:	3728      	adds	r7, #40	; 0x28
 800327e:	46bd      	mov	sp, r7
 8003280:	bd80      	pop	{r7, pc}
 8003282:	bf00      	nop
 8003284:	200015e8 	.word	0x200015e8
 8003288:	40006400 	.word	0x40006400

0800328c <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 800328c:	b580      	push	{r7, lr}
 800328e:	b086      	sub	sp, #24
 8003290:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8003292:	1d3b      	adds	r3, r7, #4
 8003294:	2200      	movs	r2, #0
 8003296:	601a      	str	r2, [r3, #0]
 8003298:	605a      	str	r2, [r3, #4]
 800329a:	609a      	str	r2, [r3, #8]
 800329c:	60da      	str	r2, [r3, #12]
 800329e:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 80032a0:	2300      	movs	r3, #0
 80032a2:	603b      	str	r3, [r7, #0]
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80032a4:	4b27      	ldr	r3, [pc, #156]	; (8003344 <MX_RTC_Init+0xb8>)
 80032a6:	4a28      	ldr	r2, [pc, #160]	; (8003348 <MX_RTC_Init+0xbc>)
 80032a8:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80032aa:	4b26      	ldr	r3, [pc, #152]	; (8003344 <MX_RTC_Init+0xb8>)
 80032ac:	2200      	movs	r2, #0
 80032ae:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 80032b0:	4b24      	ldr	r3, [pc, #144]	; (8003344 <MX_RTC_Init+0xb8>)
 80032b2:	227f      	movs	r2, #127	; 0x7f
 80032b4:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 80032b6:	4b23      	ldr	r3, [pc, #140]	; (8003344 <MX_RTC_Init+0xb8>)
 80032b8:	22ff      	movs	r2, #255	; 0xff
 80032ba:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80032bc:	4b21      	ldr	r3, [pc, #132]	; (8003344 <MX_RTC_Init+0xb8>)
 80032be:	2200      	movs	r2, #0
 80032c0:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80032c2:	4b20      	ldr	r3, [pc, #128]	; (8003344 <MX_RTC_Init+0xb8>)
 80032c4:	2200      	movs	r2, #0
 80032c6:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80032c8:	4b1e      	ldr	r3, [pc, #120]	; (8003344 <MX_RTC_Init+0xb8>)
 80032ca:	2200      	movs	r2, #0
 80032cc:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80032ce:	481d      	ldr	r0, [pc, #116]	; (8003344 <MX_RTC_Init+0xb8>)
 80032d0:	f003 f998 	bl	8006604 <HAL_RTC_Init>
 80032d4:	4603      	mov	r3, r0
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d001      	beq.n	80032de <MX_RTC_Init+0x52>
  {
    Error_Handler();
 80032da:	f000 f965 	bl	80035a8 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 80032de:	2300      	movs	r3, #0
 80032e0:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x23;
 80032e2:	2323      	movs	r3, #35	; 0x23
 80032e4:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 80032e6:	2300      	movs	r3, #0
 80032e8:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80032ea:	2300      	movs	r3, #0
 80032ec:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80032ee:	2300      	movs	r3, #0
 80032f0:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 80032f2:	1d3b      	adds	r3, r7, #4
 80032f4:	2201      	movs	r2, #1
 80032f6:	4619      	mov	r1, r3
 80032f8:	4812      	ldr	r0, [pc, #72]	; (8003344 <MX_RTC_Init+0xb8>)
 80032fa:	f003 fa14 	bl	8006726 <HAL_RTC_SetTime>
 80032fe:	4603      	mov	r3, r0
 8003300:	2b00      	cmp	r3, #0
 8003302:	d001      	beq.n	8003308 <MX_RTC_Init+0x7c>
  {
    Error_Handler();
 8003304:	f000 f950 	bl	80035a8 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_WEDNESDAY;
 8003308:	2303      	movs	r3, #3
 800330a:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_JUNE;
 800330c:	2306      	movs	r3, #6
 800330e:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0x22;
 8003310:	2322      	movs	r3, #34	; 0x22
 8003312:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0x22;
 8003314:	2322      	movs	r3, #34	; 0x22
 8003316:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8003318:	463b      	mov	r3, r7
 800331a:	2201      	movs	r2, #1
 800331c:	4619      	mov	r1, r3
 800331e:	4809      	ldr	r0, [pc, #36]	; (8003344 <MX_RTC_Init+0xb8>)
 8003320:	f003 fb1c 	bl	800695c <HAL_RTC_SetDate>
 8003324:	4603      	mov	r3, r0
 8003326:	2b00      	cmp	r3, #0
 8003328:	d001      	beq.n	800332e <MX_RTC_Init+0xa2>
  {
    Error_Handler();
 800332a:	f000 f93d 	bl	80035a8 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */
	  HAL_RTCEx_BKUPWrite(&hrtc,RTC_BKP_DR1, 0x32F2);
 800332e:	f243 22f2 	movw	r2, #13042	; 0x32f2
 8003332:	2101      	movs	r1, #1
 8003334:	4803      	ldr	r0, [pc, #12]	; (8003344 <MX_RTC_Init+0xb8>)
 8003336:	f003 fc97 	bl	8006c68 <HAL_RTCEx_BKUPWrite>

  /* USER CODE END RTC_Init 2 */

}
 800333a:	bf00      	nop
 800333c:	3718      	adds	r7, #24
 800333e:	46bd      	mov	sp, r7
 8003340:	bd80      	pop	{r7, pc}
 8003342:	bf00      	nop
 8003344:	20001a28 	.word	0x20001a28
 8003348:	40002800 	.word	0x40002800

0800334c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 800334c:	b580      	push	{r7, lr}
 800334e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8003350:	4b1b      	ldr	r3, [pc, #108]	; (80033c0 <MX_SPI1_Init+0x74>)
 8003352:	4a1c      	ldr	r2, [pc, #112]	; (80033c4 <MX_SPI1_Init+0x78>)
 8003354:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8003356:	4b1a      	ldr	r3, [pc, #104]	; (80033c0 <MX_SPI1_Init+0x74>)
 8003358:	f44f 7282 	mov.w	r2, #260	; 0x104
 800335c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800335e:	4b18      	ldr	r3, [pc, #96]	; (80033c0 <MX_SPI1_Init+0x74>)
 8003360:	2200      	movs	r2, #0
 8003362:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8003364:	4b16      	ldr	r3, [pc, #88]	; (80033c0 <MX_SPI1_Init+0x74>)
 8003366:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 800336a:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 800336c:	4b14      	ldr	r3, [pc, #80]	; (80033c0 <MX_SPI1_Init+0x74>)
 800336e:	2202      	movs	r2, #2
 8003370:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8003372:	4b13      	ldr	r3, [pc, #76]	; (80033c0 <MX_SPI1_Init+0x74>)
 8003374:	2201      	movs	r2, #1
 8003376:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8003378:	4b11      	ldr	r3, [pc, #68]	; (80033c0 <MX_SPI1_Init+0x74>)
 800337a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800337e:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 8003380:	4b0f      	ldr	r3, [pc, #60]	; (80033c0 <MX_SPI1_Init+0x74>)
 8003382:	2238      	movs	r2, #56	; 0x38
 8003384:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003386:	4b0e      	ldr	r3, [pc, #56]	; (80033c0 <MX_SPI1_Init+0x74>)
 8003388:	2200      	movs	r2, #0
 800338a:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800338c:	4b0c      	ldr	r3, [pc, #48]	; (80033c0 <MX_SPI1_Init+0x74>)
 800338e:	2200      	movs	r2, #0
 8003390:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003392:	4b0b      	ldr	r3, [pc, #44]	; (80033c0 <MX_SPI1_Init+0x74>)
 8003394:	2200      	movs	r2, #0
 8003396:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8003398:	4b09      	ldr	r3, [pc, #36]	; (80033c0 <MX_SPI1_Init+0x74>)
 800339a:	2207      	movs	r2, #7
 800339c:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800339e:	4b08      	ldr	r3, [pc, #32]	; (80033c0 <MX_SPI1_Init+0x74>)
 80033a0:	2200      	movs	r2, #0
 80033a2:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 80033a4:	4b06      	ldr	r3, [pc, #24]	; (80033c0 <MX_SPI1_Init+0x74>)
 80033a6:	2200      	movs	r2, #0
 80033a8:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80033aa:	4805      	ldr	r0, [pc, #20]	; (80033c0 <MX_SPI1_Init+0x74>)
 80033ac:	f003 fc8e 	bl	8006ccc <HAL_SPI_Init>
 80033b0:	4603      	mov	r3, r0
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d001      	beq.n	80033ba <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 80033b6:	f000 f8f7 	bl	80035a8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80033ba:	bf00      	nop
 80033bc:	bd80      	pop	{r7, pc}
 80033be:	bf00      	nop
 80033c0:	20001a64 	.word	0x20001a64
 80033c4:	40013000 	.word	0x40013000

080033c8 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80033c8:	b580      	push	{r7, lr}
 80033ca:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80033cc:	4b1b      	ldr	r3, [pc, #108]	; (800343c <MX_SPI2_Init+0x74>)
 80033ce:	4a1c      	ldr	r2, [pc, #112]	; (8003440 <MX_SPI2_Init+0x78>)
 80033d0:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80033d2:	4b1a      	ldr	r3, [pc, #104]	; (800343c <MX_SPI2_Init+0x74>)
 80033d4:	f44f 7282 	mov.w	r2, #260	; 0x104
 80033d8:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80033da:	4b18      	ldr	r3, [pc, #96]	; (800343c <MX_SPI2_Init+0x74>)
 80033dc:	2200      	movs	r2, #0
 80033de:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80033e0:	4b16      	ldr	r3, [pc, #88]	; (800343c <MX_SPI2_Init+0x74>)
 80033e2:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80033e6:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80033e8:	4b14      	ldr	r3, [pc, #80]	; (800343c <MX_SPI2_Init+0x74>)
 80033ea:	2200      	movs	r2, #0
 80033ec:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80033ee:	4b13      	ldr	r3, [pc, #76]	; (800343c <MX_SPI2_Init+0x74>)
 80033f0:	2200      	movs	r2, #0
 80033f2:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80033f4:	4b11      	ldr	r3, [pc, #68]	; (800343c <MX_SPI2_Init+0x74>)
 80033f6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80033fa:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 80033fc:	4b0f      	ldr	r3, [pc, #60]	; (800343c <MX_SPI2_Init+0x74>)
 80033fe:	2208      	movs	r2, #8
 8003400:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003402:	4b0e      	ldr	r3, [pc, #56]	; (800343c <MX_SPI2_Init+0x74>)
 8003404:	2200      	movs	r2, #0
 8003406:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8003408:	4b0c      	ldr	r3, [pc, #48]	; (800343c <MX_SPI2_Init+0x74>)
 800340a:	2200      	movs	r2, #0
 800340c:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800340e:	4b0b      	ldr	r3, [pc, #44]	; (800343c <MX_SPI2_Init+0x74>)
 8003410:	2200      	movs	r2, #0
 8003412:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 8003414:	4b09      	ldr	r3, [pc, #36]	; (800343c <MX_SPI2_Init+0x74>)
 8003416:	2207      	movs	r2, #7
 8003418:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800341a:	4b08      	ldr	r3, [pc, #32]	; (800343c <MX_SPI2_Init+0x74>)
 800341c:	2200      	movs	r2, #0
 800341e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8003420:	4b06      	ldr	r3, [pc, #24]	; (800343c <MX_SPI2_Init+0x74>)
 8003422:	2208      	movs	r2, #8
 8003424:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8003426:	4805      	ldr	r0, [pc, #20]	; (800343c <MX_SPI2_Init+0x74>)
 8003428:	f003 fc50 	bl	8006ccc <HAL_SPI_Init>
 800342c:	4603      	mov	r3, r0
 800342e:	2b00      	cmp	r3, #0
 8003430:	d001      	beq.n	8003436 <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8003432:	f000 f8b9 	bl	80035a8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8003436:	bf00      	nop
 8003438:	bd80      	pop	{r7, pc}
 800343a:	bf00      	nop
 800343c:	20000530 	.word	0x20000530
 8003440:	40003800 	.word	0x40003800

08003444 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8003444:	b580      	push	{r7, lr}
 8003446:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8003448:	4b14      	ldr	r3, [pc, #80]	; (800349c <MX_USART2_UART_Init+0x58>)
 800344a:	4a15      	ldr	r2, [pc, #84]	; (80034a0 <MX_USART2_UART_Init+0x5c>)
 800344c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800344e:	4b13      	ldr	r3, [pc, #76]	; (800349c <MX_USART2_UART_Init+0x58>)
 8003450:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8003454:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8003456:	4b11      	ldr	r3, [pc, #68]	; (800349c <MX_USART2_UART_Init+0x58>)
 8003458:	2200      	movs	r2, #0
 800345a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800345c:	4b0f      	ldr	r3, [pc, #60]	; (800349c <MX_USART2_UART_Init+0x58>)
 800345e:	2200      	movs	r2, #0
 8003460:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8003462:	4b0e      	ldr	r3, [pc, #56]	; (800349c <MX_USART2_UART_Init+0x58>)
 8003464:	2200      	movs	r2, #0
 8003466:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8003468:	4b0c      	ldr	r3, [pc, #48]	; (800349c <MX_USART2_UART_Init+0x58>)
 800346a:	220c      	movs	r2, #12
 800346c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800346e:	4b0b      	ldr	r3, [pc, #44]	; (800349c <MX_USART2_UART_Init+0x58>)
 8003470:	2200      	movs	r2, #0
 8003472:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8003474:	4b09      	ldr	r3, [pc, #36]	; (800349c <MX_USART2_UART_Init+0x58>)
 8003476:	2200      	movs	r2, #0
 8003478:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800347a:	4b08      	ldr	r3, [pc, #32]	; (800349c <MX_USART2_UART_Init+0x58>)
 800347c:	2200      	movs	r2, #0
 800347e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003480:	4b06      	ldr	r3, [pc, #24]	; (800349c <MX_USART2_UART_Init+0x58>)
 8003482:	2200      	movs	r2, #0
 8003484:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8003486:	4805      	ldr	r0, [pc, #20]	; (800349c <MX_USART2_UART_Init+0x58>)
 8003488:	f004 f9b0 	bl	80077ec <HAL_UART_Init>
 800348c:	4603      	mov	r3, r0
 800348e:	2b00      	cmp	r3, #0
 8003490:	d001      	beq.n	8003496 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8003492:	f000 f889 	bl	80035a8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8003496:	bf00      	nop
 8003498:	bd80      	pop	{r7, pc}
 800349a:	bf00      	nop
 800349c:	20001ad0 	.word	0x20001ad0
 80034a0:	40004400 	.word	0x40004400

080034a4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80034a4:	b580      	push	{r7, lr}
 80034a6:	b08a      	sub	sp, #40	; 0x28
 80034a8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80034aa:	f107 0314 	add.w	r3, r7, #20
 80034ae:	2200      	movs	r2, #0
 80034b0:	601a      	str	r2, [r3, #0]
 80034b2:	605a      	str	r2, [r3, #4]
 80034b4:	609a      	str	r2, [r3, #8]
 80034b6:	60da      	str	r2, [r3, #12]
 80034b8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80034ba:	4b39      	ldr	r3, [pc, #228]	; (80035a0 <MX_GPIO_Init+0xfc>)
 80034bc:	695b      	ldr	r3, [r3, #20]
 80034be:	4a38      	ldr	r2, [pc, #224]	; (80035a0 <MX_GPIO_Init+0xfc>)
 80034c0:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80034c4:	6153      	str	r3, [r2, #20]
 80034c6:	4b36      	ldr	r3, [pc, #216]	; (80035a0 <MX_GPIO_Init+0xfc>)
 80034c8:	695b      	ldr	r3, [r3, #20]
 80034ca:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80034ce:	613b      	str	r3, [r7, #16]
 80034d0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80034d2:	4b33      	ldr	r3, [pc, #204]	; (80035a0 <MX_GPIO_Init+0xfc>)
 80034d4:	695b      	ldr	r3, [r3, #20]
 80034d6:	4a32      	ldr	r2, [pc, #200]	; (80035a0 <MX_GPIO_Init+0xfc>)
 80034d8:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80034dc:	6153      	str	r3, [r2, #20]
 80034de:	4b30      	ldr	r3, [pc, #192]	; (80035a0 <MX_GPIO_Init+0xfc>)
 80034e0:	695b      	ldr	r3, [r3, #20]
 80034e2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80034e6:	60fb      	str	r3, [r7, #12]
 80034e8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80034ea:	4b2d      	ldr	r3, [pc, #180]	; (80035a0 <MX_GPIO_Init+0xfc>)
 80034ec:	695b      	ldr	r3, [r3, #20]
 80034ee:	4a2c      	ldr	r2, [pc, #176]	; (80035a0 <MX_GPIO_Init+0xfc>)
 80034f0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80034f4:	6153      	str	r3, [r2, #20]
 80034f6:	4b2a      	ldr	r3, [pc, #168]	; (80035a0 <MX_GPIO_Init+0xfc>)
 80034f8:	695b      	ldr	r3, [r3, #20]
 80034fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80034fe:	60bb      	str	r3, [r7, #8]
 8003500:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003502:	4b27      	ldr	r3, [pc, #156]	; (80035a0 <MX_GPIO_Init+0xfc>)
 8003504:	695b      	ldr	r3, [r3, #20]
 8003506:	4a26      	ldr	r2, [pc, #152]	; (80035a0 <MX_GPIO_Init+0xfc>)
 8003508:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800350c:	6153      	str	r3, [r2, #20]
 800350e:	4b24      	ldr	r3, [pc, #144]	; (80035a0 <MX_GPIO_Init+0xfc>)
 8003510:	695b      	ldr	r3, [r3, #20]
 8003512:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003516:	607b      	str	r3, [r7, #4]
 8003518:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 800351a:	2200      	movs	r2, #0
 800351c:	2110      	movs	r1, #16
 800351e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003522:	f001 fd27 	bl	8004f74 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_3, GPIO_PIN_RESET);
 8003526:	2200      	movs	r2, #0
 8003528:	f641 4108 	movw	r1, #7176	; 0x1c08
 800352c:	481d      	ldr	r0, [pc, #116]	; (80035a4 <MX_GPIO_Init+0x100>)
 800352e:	f001 fd21 	bl	8004f74 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8003532:	2310      	movs	r3, #16
 8003534:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003536:	2301      	movs	r3, #1
 8003538:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800353a:	2300      	movs	r3, #0
 800353c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800353e:	2300      	movs	r3, #0
 8003540:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003542:	f107 0314 	add.w	r3, r7, #20
 8003546:	4619      	mov	r1, r3
 8003548:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800354c:	f001 fb80 	bl	8004c50 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB10 PB11 PB12 PB3 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_3;
 8003550:	f641 4308 	movw	r3, #7176	; 0x1c08
 8003554:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003556:	2301      	movs	r3, #1
 8003558:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800355a:	2300      	movs	r3, #0
 800355c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800355e:	2300      	movs	r3, #0
 8003560:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003562:	f107 0314 	add.w	r3, r7, #20
 8003566:	4619      	mov	r1, r3
 8003568:	480e      	ldr	r0, [pc, #56]	; (80035a4 <MX_GPIO_Init+0x100>)
 800356a:	f001 fb71 	bl	8004c50 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 800356e:	2320      	movs	r3, #32
 8003570:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8003572:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 8003576:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003578:	2300      	movs	r3, #0
 800357a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800357c:	f107 0314 	add.w	r3, r7, #20
 8003580:	4619      	mov	r1, r3
 8003582:	4808      	ldr	r0, [pc, #32]	; (80035a4 <MX_GPIO_Init+0x100>)
 8003584:	f001 fb64 	bl	8004c50 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8003588:	2200      	movs	r2, #0
 800358a:	2100      	movs	r1, #0
 800358c:	2017      	movs	r0, #23
 800358e:	f001 fab2 	bl	8004af6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8003592:	2017      	movs	r0, #23
 8003594:	f001 facb 	bl	8004b2e <HAL_NVIC_EnableIRQ>

}
 8003598:	bf00      	nop
 800359a:	3728      	adds	r7, #40	; 0x28
 800359c:	46bd      	mov	sp, r7
 800359e:	bd80      	pop	{r7, pc}
 80035a0:	40021000 	.word	0x40021000
 80035a4:	48000400 	.word	0x48000400

080035a8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80035a8:	b480      	push	{r7}
 80035aa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80035ac:	b672      	cpsid	i
}
 80035ae:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80035b0:	e7fe      	b.n	80035b0 <Error_Handler+0x8>

080035b2 <modDelayTick1ms>:
	if(SysTick_Config(72000)){
		while(1); //Error setting SysTick.
	}
}

uint8_t modDelayTick1ms(uint32_t *last, uint32_t ticks) {
 80035b2:	b580      	push	{r7, lr}
 80035b4:	b082      	sub	sp, #8
 80035b6:	af00      	add	r7, sp, #0
 80035b8:	6078      	str	r0, [r7, #4]
 80035ba:	6039      	str	r1, [r7, #0]
	if((uint32_t)(HAL_GetTick() - *last) >= ticks)
 80035bc:	f000 fb44 	bl	8003c48 <HAL_GetTick>
 80035c0:	4602      	mov	r2, r0
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	1ad3      	subs	r3, r2, r3
 80035c8:	683a      	ldr	r2, [r7, #0]
 80035ca:	429a      	cmp	r2, r3
 80035cc:	d806      	bhi.n	80035dc <modDelayTick1ms+0x2a>
	{
		*last = HAL_GetTick();
 80035ce:	f000 fb3b 	bl	8003c48 <HAL_GetTick>
 80035d2:	4602      	mov	r2, r0
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	601a      	str	r2, [r3, #0]
		return true;
 80035d8:	2301      	movs	r3, #1
 80035da:	e000      	b.n	80035de <modDelayTick1ms+0x2c>
	}

	return false;
 80035dc:	2300      	movs	r3, #0
}
 80035de:	4618      	mov	r0, r3
 80035e0:	3708      	adds	r7, #8
 80035e2:	46bd      	mov	sp, r7
 80035e4:	bd80      	pop	{r7, pc}
	...

080035e8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80035e8:	b480      	push	{r7}
 80035ea:	b083      	sub	sp, #12
 80035ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80035ee:	4b0f      	ldr	r3, [pc, #60]	; (800362c <HAL_MspInit+0x44>)
 80035f0:	699b      	ldr	r3, [r3, #24]
 80035f2:	4a0e      	ldr	r2, [pc, #56]	; (800362c <HAL_MspInit+0x44>)
 80035f4:	f043 0301 	orr.w	r3, r3, #1
 80035f8:	6193      	str	r3, [r2, #24]
 80035fa:	4b0c      	ldr	r3, [pc, #48]	; (800362c <HAL_MspInit+0x44>)
 80035fc:	699b      	ldr	r3, [r3, #24]
 80035fe:	f003 0301 	and.w	r3, r3, #1
 8003602:	607b      	str	r3, [r7, #4]
 8003604:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003606:	4b09      	ldr	r3, [pc, #36]	; (800362c <HAL_MspInit+0x44>)
 8003608:	69db      	ldr	r3, [r3, #28]
 800360a:	4a08      	ldr	r2, [pc, #32]	; (800362c <HAL_MspInit+0x44>)
 800360c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003610:	61d3      	str	r3, [r2, #28]
 8003612:	4b06      	ldr	r3, [pc, #24]	; (800362c <HAL_MspInit+0x44>)
 8003614:	69db      	ldr	r3, [r3, #28]
 8003616:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800361a:	603b      	str	r3, [r7, #0]
 800361c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800361e:	bf00      	nop
 8003620:	370c      	adds	r7, #12
 8003622:	46bd      	mov	sp, r7
 8003624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003628:	4770      	bx	lr
 800362a:	bf00      	nop
 800362c:	40021000 	.word	0x40021000

08003630 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8003630:	b580      	push	{r7, lr}
 8003632:	b08a      	sub	sp, #40	; 0x28
 8003634:	af00      	add	r7, sp, #0
 8003636:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003638:	f107 0314 	add.w	r3, r7, #20
 800363c:	2200      	movs	r2, #0
 800363e:	601a      	str	r2, [r3, #0]
 8003640:	605a      	str	r2, [r3, #4]
 8003642:	609a      	str	r2, [r3, #8]
 8003644:	60da      	str	r2, [r3, #12]
 8003646:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN)
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	4a1c      	ldr	r2, [pc, #112]	; (80036c0 <HAL_CAN_MspInit+0x90>)
 800364e:	4293      	cmp	r3, r2
 8003650:	d131      	bne.n	80036b6 <HAL_CAN_MspInit+0x86>
  {
  /* USER CODE BEGIN CAN_MspInit 0 */

  /* USER CODE END CAN_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8003652:	4b1c      	ldr	r3, [pc, #112]	; (80036c4 <HAL_CAN_MspInit+0x94>)
 8003654:	69db      	ldr	r3, [r3, #28]
 8003656:	4a1b      	ldr	r2, [pc, #108]	; (80036c4 <HAL_CAN_MspInit+0x94>)
 8003658:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800365c:	61d3      	str	r3, [r2, #28]
 800365e:	4b19      	ldr	r3, [pc, #100]	; (80036c4 <HAL_CAN_MspInit+0x94>)
 8003660:	69db      	ldr	r3, [r3, #28]
 8003662:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003666:	613b      	str	r3, [r7, #16]
 8003668:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800366a:	4b16      	ldr	r3, [pc, #88]	; (80036c4 <HAL_CAN_MspInit+0x94>)
 800366c:	695b      	ldr	r3, [r3, #20]
 800366e:	4a15      	ldr	r2, [pc, #84]	; (80036c4 <HAL_CAN_MspInit+0x94>)
 8003670:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003674:	6153      	str	r3, [r2, #20]
 8003676:	4b13      	ldr	r3, [pc, #76]	; (80036c4 <HAL_CAN_MspInit+0x94>)
 8003678:	695b      	ldr	r3, [r3, #20]
 800367a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800367e:	60fb      	str	r3, [r7, #12]
 8003680:	68fb      	ldr	r3, [r7, #12]
    /**CAN GPIO Configuration
    PA11     ------> CAN_RX
    PA12     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8003682:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8003686:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003688:	2302      	movs	r3, #2
 800368a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800368c:	2300      	movs	r3, #0
 800368e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003690:	2303      	movs	r3, #3
 8003692:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN;
 8003694:	2309      	movs	r3, #9
 8003696:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003698:	f107 0314 	add.w	r3, r7, #20
 800369c:	4619      	mov	r1, r3
 800369e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80036a2:	f001 fad5 	bl	8004c50 <HAL_GPIO_Init>

    /* CAN interrupt Init */
    HAL_NVIC_SetPriority(USB_LP_CAN_RX0_IRQn, 0, 0);
 80036a6:	2200      	movs	r2, #0
 80036a8:	2100      	movs	r1, #0
 80036aa:	2014      	movs	r0, #20
 80036ac:	f001 fa23 	bl	8004af6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN_RX0_IRQn);
 80036b0:	2014      	movs	r0, #20
 80036b2:	f001 fa3c 	bl	8004b2e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN_MspInit 1 */

  /* USER CODE END CAN_MspInit 1 */
  }

}
 80036b6:	bf00      	nop
 80036b8:	3728      	adds	r7, #40	; 0x28
 80036ba:	46bd      	mov	sp, r7
 80036bc:	bd80      	pop	{r7, pc}
 80036be:	bf00      	nop
 80036c0:	40006400 	.word	0x40006400
 80036c4:	40021000 	.word	0x40021000

080036c8 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 80036c8:	b480      	push	{r7}
 80036ca:	b085      	sub	sp, #20
 80036cc:	af00      	add	r7, sp, #0
 80036ce:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	4a0d      	ldr	r2, [pc, #52]	; (800370c <HAL_RTC_MspInit+0x44>)
 80036d6:	4293      	cmp	r3, r2
 80036d8:	d111      	bne.n	80036fe <HAL_RTC_MspInit+0x36>
 80036da:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80036de:	60fb      	str	r3, [r7, #12]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	fa93 f3a3 	rbit	r3, r3
 80036e6:	60bb      	str	r3, [r7, #8]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80036e8:	68bb      	ldr	r3, [r7, #8]
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 80036ea:	fab3 f383 	clz	r3, r3
 80036ee:	b2db      	uxtb	r3, r3
 80036f0:	461a      	mov	r2, r3
 80036f2:	4b07      	ldr	r3, [pc, #28]	; (8003710 <HAL_RTC_MspInit+0x48>)
 80036f4:	4413      	add	r3, r2
 80036f6:	009b      	lsls	r3, r3, #2
 80036f8:	461a      	mov	r2, r3
 80036fa:	2301      	movs	r3, #1
 80036fc:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 80036fe:	bf00      	nop
 8003700:	3714      	adds	r7, #20
 8003702:	46bd      	mov	sp, r7
 8003704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003708:	4770      	bx	lr
 800370a:	bf00      	nop
 800370c:	40002800 	.word	0x40002800
 8003710:	10908100 	.word	0x10908100

08003714 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8003714:	b580      	push	{r7, lr}
 8003716:	b08c      	sub	sp, #48	; 0x30
 8003718:	af00      	add	r7, sp, #0
 800371a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800371c:	f107 031c 	add.w	r3, r7, #28
 8003720:	2200      	movs	r2, #0
 8003722:	601a      	str	r2, [r3, #0]
 8003724:	605a      	str	r2, [r3, #4]
 8003726:	609a      	str	r2, [r3, #8]
 8003728:	60da      	str	r2, [r3, #12]
 800372a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	4a2f      	ldr	r2, [pc, #188]	; (80037f0 <HAL_SPI_MspInit+0xdc>)
 8003732:	4293      	cmp	r3, r2
 8003734:	d129      	bne.n	800378a <HAL_SPI_MspInit+0x76>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8003736:	4b2f      	ldr	r3, [pc, #188]	; (80037f4 <HAL_SPI_MspInit+0xe0>)
 8003738:	699b      	ldr	r3, [r3, #24]
 800373a:	4a2e      	ldr	r2, [pc, #184]	; (80037f4 <HAL_SPI_MspInit+0xe0>)
 800373c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003740:	6193      	str	r3, [r2, #24]
 8003742:	4b2c      	ldr	r3, [pc, #176]	; (80037f4 <HAL_SPI_MspInit+0xe0>)
 8003744:	699b      	ldr	r3, [r3, #24]
 8003746:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800374a:	61bb      	str	r3, [r7, #24]
 800374c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800374e:	4b29      	ldr	r3, [pc, #164]	; (80037f4 <HAL_SPI_MspInit+0xe0>)
 8003750:	695b      	ldr	r3, [r3, #20]
 8003752:	4a28      	ldr	r2, [pc, #160]	; (80037f4 <HAL_SPI_MspInit+0xe0>)
 8003754:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003758:	6153      	str	r3, [r2, #20]
 800375a:	4b26      	ldr	r3, [pc, #152]	; (80037f4 <HAL_SPI_MspInit+0xe0>)
 800375c:	695b      	ldr	r3, [r3, #20]
 800375e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003762:	617b      	str	r3, [r7, #20]
 8003764:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8003766:	23e0      	movs	r3, #224	; 0xe0
 8003768:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800376a:	2302      	movs	r3, #2
 800376c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800376e:	2300      	movs	r3, #0
 8003770:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003772:	2303      	movs	r3, #3
 8003774:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8003776:	2305      	movs	r3, #5
 8003778:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800377a:	f107 031c 	add.w	r3, r7, #28
 800377e:	4619      	mov	r1, r3
 8003780:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003784:	f001 fa64 	bl	8004c50 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8003788:	e02d      	b.n	80037e6 <HAL_SPI_MspInit+0xd2>
  else if(hspi->Instance==SPI2)
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	4a1a      	ldr	r2, [pc, #104]	; (80037f8 <HAL_SPI_MspInit+0xe4>)
 8003790:	4293      	cmp	r3, r2
 8003792:	d128      	bne.n	80037e6 <HAL_SPI_MspInit+0xd2>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8003794:	4b17      	ldr	r3, [pc, #92]	; (80037f4 <HAL_SPI_MspInit+0xe0>)
 8003796:	69db      	ldr	r3, [r3, #28]
 8003798:	4a16      	ldr	r2, [pc, #88]	; (80037f4 <HAL_SPI_MspInit+0xe0>)
 800379a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800379e:	61d3      	str	r3, [r2, #28]
 80037a0:	4b14      	ldr	r3, [pc, #80]	; (80037f4 <HAL_SPI_MspInit+0xe0>)
 80037a2:	69db      	ldr	r3, [r3, #28]
 80037a4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80037a8:	613b      	str	r3, [r7, #16]
 80037aa:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80037ac:	4b11      	ldr	r3, [pc, #68]	; (80037f4 <HAL_SPI_MspInit+0xe0>)
 80037ae:	695b      	ldr	r3, [r3, #20]
 80037b0:	4a10      	ldr	r2, [pc, #64]	; (80037f4 <HAL_SPI_MspInit+0xe0>)
 80037b2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80037b6:	6153      	str	r3, [r2, #20]
 80037b8:	4b0e      	ldr	r3, [pc, #56]	; (80037f4 <HAL_SPI_MspInit+0xe0>)
 80037ba:	695b      	ldr	r3, [r3, #20]
 80037bc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80037c0:	60fb      	str	r3, [r7, #12]
 80037c2:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 80037c4:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 80037c8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80037ca:	2302      	movs	r3, #2
 80037cc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80037ce:	2300      	movs	r3, #0
 80037d0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80037d2:	2303      	movs	r3, #3
 80037d4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80037d6:	2305      	movs	r3, #5
 80037d8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80037da:	f107 031c 	add.w	r3, r7, #28
 80037de:	4619      	mov	r1, r3
 80037e0:	4806      	ldr	r0, [pc, #24]	; (80037fc <HAL_SPI_MspInit+0xe8>)
 80037e2:	f001 fa35 	bl	8004c50 <HAL_GPIO_Init>
}
 80037e6:	bf00      	nop
 80037e8:	3730      	adds	r7, #48	; 0x30
 80037ea:	46bd      	mov	sp, r7
 80037ec:	bd80      	pop	{r7, pc}
 80037ee:	bf00      	nop
 80037f0:	40013000 	.word	0x40013000
 80037f4:	40021000 	.word	0x40021000
 80037f8:	40003800 	.word	0x40003800
 80037fc:	48000400 	.word	0x48000400

08003800 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003800:	b580      	push	{r7, lr}
 8003802:	b08a      	sub	sp, #40	; 0x28
 8003804:	af00      	add	r7, sp, #0
 8003806:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003808:	f107 0314 	add.w	r3, r7, #20
 800380c:	2200      	movs	r2, #0
 800380e:	601a      	str	r2, [r3, #0]
 8003810:	605a      	str	r2, [r3, #4]
 8003812:	609a      	str	r2, [r3, #8]
 8003814:	60da      	str	r2, [r3, #12]
 8003816:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	4a1b      	ldr	r2, [pc, #108]	; (800388c <HAL_UART_MspInit+0x8c>)
 800381e:	4293      	cmp	r3, r2
 8003820:	d130      	bne.n	8003884 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8003822:	4b1b      	ldr	r3, [pc, #108]	; (8003890 <HAL_UART_MspInit+0x90>)
 8003824:	69db      	ldr	r3, [r3, #28]
 8003826:	4a1a      	ldr	r2, [pc, #104]	; (8003890 <HAL_UART_MspInit+0x90>)
 8003828:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800382c:	61d3      	str	r3, [r2, #28]
 800382e:	4b18      	ldr	r3, [pc, #96]	; (8003890 <HAL_UART_MspInit+0x90>)
 8003830:	69db      	ldr	r3, [r3, #28]
 8003832:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003836:	613b      	str	r3, [r7, #16]
 8003838:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800383a:	4b15      	ldr	r3, [pc, #84]	; (8003890 <HAL_UART_MspInit+0x90>)
 800383c:	695b      	ldr	r3, [r3, #20]
 800383e:	4a14      	ldr	r2, [pc, #80]	; (8003890 <HAL_UART_MspInit+0x90>)
 8003840:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003844:	6153      	str	r3, [r2, #20]
 8003846:	4b12      	ldr	r3, [pc, #72]	; (8003890 <HAL_UART_MspInit+0x90>)
 8003848:	695b      	ldr	r3, [r3, #20]
 800384a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800384e:	60fb      	str	r3, [r7, #12]
 8003850:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8003852:	230c      	movs	r3, #12
 8003854:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003856:	2302      	movs	r3, #2
 8003858:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800385a:	2300      	movs	r3, #0
 800385c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800385e:	2303      	movs	r3, #3
 8003860:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003862:	2307      	movs	r3, #7
 8003864:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003866:	f107 0314 	add.w	r3, r7, #20
 800386a:	4619      	mov	r1, r3
 800386c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003870:	f001 f9ee 	bl	8004c50 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8003874:	2200      	movs	r2, #0
 8003876:	2100      	movs	r1, #0
 8003878:	2026      	movs	r0, #38	; 0x26
 800387a:	f001 f93c 	bl	8004af6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800387e:	2026      	movs	r0, #38	; 0x26
 8003880:	f001 f955 	bl	8004b2e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8003884:	bf00      	nop
 8003886:	3728      	adds	r7, #40	; 0x28
 8003888:	46bd      	mov	sp, r7
 800388a:	bd80      	pop	{r7, pc}
 800388c:	40004400 	.word	0x40004400
 8003890:	40021000 	.word	0x40021000

08003894 <SDTimer_Handler>:
/* USER CODE BEGIN 0 */
volatile uint8_t FatFsCnt = 0;
volatile uint16_t Timer1, Timer2;

void SDTimer_Handler(void)
{
 8003894:	b480      	push	{r7}
 8003896:	af00      	add	r7, sp, #0
  if(Timer1 > 0)
 8003898:	4b0e      	ldr	r3, [pc, #56]	; (80038d4 <SDTimer_Handler+0x40>)
 800389a:	881b      	ldrh	r3, [r3, #0]
 800389c:	b29b      	uxth	r3, r3
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d006      	beq.n	80038b0 <SDTimer_Handler+0x1c>
    Timer1--;
 80038a2:	4b0c      	ldr	r3, [pc, #48]	; (80038d4 <SDTimer_Handler+0x40>)
 80038a4:	881b      	ldrh	r3, [r3, #0]
 80038a6:	b29b      	uxth	r3, r3
 80038a8:	3b01      	subs	r3, #1
 80038aa:	b29a      	uxth	r2, r3
 80038ac:	4b09      	ldr	r3, [pc, #36]	; (80038d4 <SDTimer_Handler+0x40>)
 80038ae:	801a      	strh	r2, [r3, #0]

  if(Timer2 > 0)
 80038b0:	4b09      	ldr	r3, [pc, #36]	; (80038d8 <SDTimer_Handler+0x44>)
 80038b2:	881b      	ldrh	r3, [r3, #0]
 80038b4:	b29b      	uxth	r3, r3
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d006      	beq.n	80038c8 <SDTimer_Handler+0x34>
    Timer2--;
 80038ba:	4b07      	ldr	r3, [pc, #28]	; (80038d8 <SDTimer_Handler+0x44>)
 80038bc:	881b      	ldrh	r3, [r3, #0]
 80038be:	b29b      	uxth	r3, r3
 80038c0:	3b01      	subs	r3, #1
 80038c2:	b29a      	uxth	r2, r3
 80038c4:	4b04      	ldr	r3, [pc, #16]	; (80038d8 <SDTimer_Handler+0x44>)
 80038c6:	801a      	strh	r2, [r3, #0]
}
 80038c8:	bf00      	nop
 80038ca:	46bd      	mov	sp, r7
 80038cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038d0:	4770      	bx	lr
 80038d2:	bf00      	nop
 80038d4:	20002bd4 	.word	0x20002bd4
 80038d8:	20002bd2 	.word	0x20002bd2

080038dc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80038dc:	b480      	push	{r7}
 80038de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80038e0:	e7fe      	b.n	80038e0 <NMI_Handler+0x4>

080038e2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80038e2:	b480      	push	{r7}
 80038e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80038e6:	e7fe      	b.n	80038e6 <HardFault_Handler+0x4>

080038e8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80038e8:	b480      	push	{r7}
 80038ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80038ec:	e7fe      	b.n	80038ec <MemManage_Handler+0x4>

080038ee <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80038ee:	b480      	push	{r7}
 80038f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80038f2:	e7fe      	b.n	80038f2 <BusFault_Handler+0x4>

080038f4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80038f4:	b480      	push	{r7}
 80038f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80038f8:	e7fe      	b.n	80038f8 <UsageFault_Handler+0x4>

080038fa <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80038fa:	b480      	push	{r7}
 80038fc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80038fe:	bf00      	nop
 8003900:	46bd      	mov	sp, r7
 8003902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003906:	4770      	bx	lr

08003908 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003908:	b480      	push	{r7}
 800390a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800390c:	bf00      	nop
 800390e:	46bd      	mov	sp, r7
 8003910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003914:	4770      	bx	lr

08003916 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003916:	b480      	push	{r7}
 8003918:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800391a:	bf00      	nop
 800391c:	46bd      	mov	sp, r7
 800391e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003922:	4770      	bx	lr

08003924 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003924:	b580      	push	{r7, lr}
 8003926:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
	FatFsCnt++;
 8003928:	4b0a      	ldr	r3, [pc, #40]	; (8003954 <SysTick_Handler+0x30>)
 800392a:	781b      	ldrb	r3, [r3, #0]
 800392c:	b2db      	uxtb	r3, r3
 800392e:	3301      	adds	r3, #1
 8003930:	b2da      	uxtb	r2, r3
 8003932:	4b08      	ldr	r3, [pc, #32]	; (8003954 <SysTick_Handler+0x30>)
 8003934:	701a      	strb	r2, [r3, #0]
	if(FatFsCnt >=10)
 8003936:	4b07      	ldr	r3, [pc, #28]	; (8003954 <SysTick_Handler+0x30>)
 8003938:	781b      	ldrb	r3, [r3, #0]
 800393a:	b2db      	uxtb	r3, r3
 800393c:	2b09      	cmp	r3, #9
 800393e:	d904      	bls.n	800394a <SysTick_Handler+0x26>
	{
		FatFsCnt = 0;
 8003940:	4b04      	ldr	r3, [pc, #16]	; (8003954 <SysTick_Handler+0x30>)
 8003942:	2200      	movs	r2, #0
 8003944:	701a      	strb	r2, [r3, #0]
		SDTimer_Handler();
 8003946:	f7ff ffa5 	bl	8003894 <SDTimer_Handler>
	}

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800394a:	f000 f969 	bl	8003c20 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800394e:	bf00      	nop
 8003950:	bd80      	pop	{r7, pc}
 8003952:	bf00      	nop
 8003954:	20000220 	.word	0x20000220

08003958 <USB_LP_CAN_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN_RX0 interrupts.
  */
void USB_LP_CAN_RX0_IRQHandler(void)
{
 8003958:	b580      	push	{r7, lr}
 800395a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 800395c:	4802      	ldr	r0, [pc, #8]	; (8003968 <USB_LP_CAN_RX0_IRQHandler+0x10>)
 800395e:	f000 fdbf 	bl	80044e0 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN_RX0_IRQn 1 */
}
 8003962:	bf00      	nop
 8003964:	bd80      	pop	{r7, pc}
 8003966:	bf00      	nop
 8003968:	200015e8 	.word	0x200015e8

0800396c <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 800396c:	b580      	push	{r7, lr}
 800396e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
 8003970:	2020      	movs	r0, #32
 8003972:	f001 fb31 	bl	8004fd8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8003976:	bf00      	nop
 8003978:	bd80      	pop	{r7, pc}
	...

0800397c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 800397c:	b580      	push	{r7, lr}
 800397e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8003980:	4802      	ldr	r0, [pc, #8]	; (800398c <USART2_IRQHandler+0x10>)
 8003982:	f004 f863 	bl	8007a4c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8003986:	bf00      	nop
 8003988:	bd80      	pop	{r7, pc}
 800398a:	bf00      	nop
 800398c:	20001ad0 	.word	0x20001ad0

08003990 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003990:	b480      	push	{r7}
 8003992:	af00      	add	r7, sp, #0
	return 1;
 8003994:	2301      	movs	r3, #1
}
 8003996:	4618      	mov	r0, r3
 8003998:	46bd      	mov	sp, r7
 800399a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800399e:	4770      	bx	lr

080039a0 <_kill>:

int _kill(int pid, int sig)
{
 80039a0:	b580      	push	{r7, lr}
 80039a2:	b082      	sub	sp, #8
 80039a4:	af00      	add	r7, sp, #0
 80039a6:	6078      	str	r0, [r7, #4]
 80039a8:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80039aa:	f009 fdbb 	bl	800d524 <__errno>
 80039ae:	4603      	mov	r3, r0
 80039b0:	2216      	movs	r2, #22
 80039b2:	601a      	str	r2, [r3, #0]
	return -1;
 80039b4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80039b8:	4618      	mov	r0, r3
 80039ba:	3708      	adds	r7, #8
 80039bc:	46bd      	mov	sp, r7
 80039be:	bd80      	pop	{r7, pc}

080039c0 <_exit>:

void _exit (int status)
{
 80039c0:	b580      	push	{r7, lr}
 80039c2:	b082      	sub	sp, #8
 80039c4:	af00      	add	r7, sp, #0
 80039c6:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80039c8:	f04f 31ff 	mov.w	r1, #4294967295
 80039cc:	6878      	ldr	r0, [r7, #4]
 80039ce:	f7ff ffe7 	bl	80039a0 <_kill>
	while (1) {}		/* Make sure we hang here */
 80039d2:	e7fe      	b.n	80039d2 <_exit+0x12>

080039d4 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80039d4:	b580      	push	{r7, lr}
 80039d6:	b086      	sub	sp, #24
 80039d8:	af00      	add	r7, sp, #0
 80039da:	60f8      	str	r0, [r7, #12]
 80039dc:	60b9      	str	r1, [r7, #8]
 80039de:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80039e0:	2300      	movs	r3, #0
 80039e2:	617b      	str	r3, [r7, #20]
 80039e4:	e00a      	b.n	80039fc <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80039e6:	f3af 8000 	nop.w
 80039ea:	4601      	mov	r1, r0
 80039ec:	68bb      	ldr	r3, [r7, #8]
 80039ee:	1c5a      	adds	r2, r3, #1
 80039f0:	60ba      	str	r2, [r7, #8]
 80039f2:	b2ca      	uxtb	r2, r1
 80039f4:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80039f6:	697b      	ldr	r3, [r7, #20]
 80039f8:	3301      	adds	r3, #1
 80039fa:	617b      	str	r3, [r7, #20]
 80039fc:	697a      	ldr	r2, [r7, #20]
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	429a      	cmp	r2, r3
 8003a02:	dbf0      	blt.n	80039e6 <_read+0x12>
	}

return len;
 8003a04:	687b      	ldr	r3, [r7, #4]
}
 8003a06:	4618      	mov	r0, r3
 8003a08:	3718      	adds	r7, #24
 8003a0a:	46bd      	mov	sp, r7
 8003a0c:	bd80      	pop	{r7, pc}

08003a0e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003a0e:	b580      	push	{r7, lr}
 8003a10:	b086      	sub	sp, #24
 8003a12:	af00      	add	r7, sp, #0
 8003a14:	60f8      	str	r0, [r7, #12]
 8003a16:	60b9      	str	r1, [r7, #8]
 8003a18:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003a1a:	2300      	movs	r3, #0
 8003a1c:	617b      	str	r3, [r7, #20]
 8003a1e:	e009      	b.n	8003a34 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8003a20:	68bb      	ldr	r3, [r7, #8]
 8003a22:	1c5a      	adds	r2, r3, #1
 8003a24:	60ba      	str	r2, [r7, #8]
 8003a26:	781b      	ldrb	r3, [r3, #0]
 8003a28:	4618      	mov	r0, r3
 8003a2a:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003a2e:	697b      	ldr	r3, [r7, #20]
 8003a30:	3301      	adds	r3, #1
 8003a32:	617b      	str	r3, [r7, #20]
 8003a34:	697a      	ldr	r2, [r7, #20]
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	429a      	cmp	r2, r3
 8003a3a:	dbf1      	blt.n	8003a20 <_write+0x12>
	}
	return len;
 8003a3c:	687b      	ldr	r3, [r7, #4]
}
 8003a3e:	4618      	mov	r0, r3
 8003a40:	3718      	adds	r7, #24
 8003a42:	46bd      	mov	sp, r7
 8003a44:	bd80      	pop	{r7, pc}

08003a46 <_close>:

int _close(int file)
{
 8003a46:	b480      	push	{r7}
 8003a48:	b083      	sub	sp, #12
 8003a4a:	af00      	add	r7, sp, #0
 8003a4c:	6078      	str	r0, [r7, #4]
	return -1;
 8003a4e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003a52:	4618      	mov	r0, r3
 8003a54:	370c      	adds	r7, #12
 8003a56:	46bd      	mov	sp, r7
 8003a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a5c:	4770      	bx	lr

08003a5e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003a5e:	b480      	push	{r7}
 8003a60:	b083      	sub	sp, #12
 8003a62:	af00      	add	r7, sp, #0
 8003a64:	6078      	str	r0, [r7, #4]
 8003a66:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8003a68:	683b      	ldr	r3, [r7, #0]
 8003a6a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003a6e:	605a      	str	r2, [r3, #4]
	return 0;
 8003a70:	2300      	movs	r3, #0
}
 8003a72:	4618      	mov	r0, r3
 8003a74:	370c      	adds	r7, #12
 8003a76:	46bd      	mov	sp, r7
 8003a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a7c:	4770      	bx	lr

08003a7e <_isatty>:

int _isatty(int file)
{
 8003a7e:	b480      	push	{r7}
 8003a80:	b083      	sub	sp, #12
 8003a82:	af00      	add	r7, sp, #0
 8003a84:	6078      	str	r0, [r7, #4]
	return 1;
 8003a86:	2301      	movs	r3, #1
}
 8003a88:	4618      	mov	r0, r3
 8003a8a:	370c      	adds	r7, #12
 8003a8c:	46bd      	mov	sp, r7
 8003a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a92:	4770      	bx	lr

08003a94 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003a94:	b480      	push	{r7}
 8003a96:	b085      	sub	sp, #20
 8003a98:	af00      	add	r7, sp, #0
 8003a9a:	60f8      	str	r0, [r7, #12]
 8003a9c:	60b9      	str	r1, [r7, #8]
 8003a9e:	607a      	str	r2, [r7, #4]
	return 0;
 8003aa0:	2300      	movs	r3, #0
}
 8003aa2:	4618      	mov	r0, r3
 8003aa4:	3714      	adds	r7, #20
 8003aa6:	46bd      	mov	sp, r7
 8003aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aac:	4770      	bx	lr
	...

08003ab0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003ab0:	b580      	push	{r7, lr}
 8003ab2:	b086      	sub	sp, #24
 8003ab4:	af00      	add	r7, sp, #0
 8003ab6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003ab8:	4a14      	ldr	r2, [pc, #80]	; (8003b0c <_sbrk+0x5c>)
 8003aba:	4b15      	ldr	r3, [pc, #84]	; (8003b10 <_sbrk+0x60>)
 8003abc:	1ad3      	subs	r3, r2, r3
 8003abe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003ac0:	697b      	ldr	r3, [r7, #20]
 8003ac2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003ac4:	4b13      	ldr	r3, [pc, #76]	; (8003b14 <_sbrk+0x64>)
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d102      	bne.n	8003ad2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003acc:	4b11      	ldr	r3, [pc, #68]	; (8003b14 <_sbrk+0x64>)
 8003ace:	4a12      	ldr	r2, [pc, #72]	; (8003b18 <_sbrk+0x68>)
 8003ad0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003ad2:	4b10      	ldr	r3, [pc, #64]	; (8003b14 <_sbrk+0x64>)
 8003ad4:	681a      	ldr	r2, [r3, #0]
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	4413      	add	r3, r2
 8003ada:	693a      	ldr	r2, [r7, #16]
 8003adc:	429a      	cmp	r2, r3
 8003ade:	d207      	bcs.n	8003af0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003ae0:	f009 fd20 	bl	800d524 <__errno>
 8003ae4:	4603      	mov	r3, r0
 8003ae6:	220c      	movs	r2, #12
 8003ae8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003aea:	f04f 33ff 	mov.w	r3, #4294967295
 8003aee:	e009      	b.n	8003b04 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003af0:	4b08      	ldr	r3, [pc, #32]	; (8003b14 <_sbrk+0x64>)
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003af6:	4b07      	ldr	r3, [pc, #28]	; (8003b14 <_sbrk+0x64>)
 8003af8:	681a      	ldr	r2, [r3, #0]
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	4413      	add	r3, r2
 8003afe:	4a05      	ldr	r2, [pc, #20]	; (8003b14 <_sbrk+0x64>)
 8003b00:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003b02:	68fb      	ldr	r3, [r7, #12]
}
 8003b04:	4618      	mov	r0, r3
 8003b06:	3718      	adds	r7, #24
 8003b08:	46bd      	mov	sp, r7
 8003b0a:	bd80      	pop	{r7, pc}
 8003b0c:	2000a000 	.word	0x2000a000
 8003b10:	00000400 	.word	0x00000400
 8003b14:	20000224 	.word	0x20000224
 8003b18:	20004c50 	.word	0x20004c50

08003b1c <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003b1c:	b480      	push	{r7}
 8003b1e:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003b20:	4b06      	ldr	r3, [pc, #24]	; (8003b3c <SystemInit+0x20>)
 8003b22:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b26:	4a05      	ldr	r2, [pc, #20]	; (8003b3c <SystemInit+0x20>)
 8003b28:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003b2c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003b30:	bf00      	nop
 8003b32:	46bd      	mov	sp, r7
 8003b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b38:	4770      	bx	lr
 8003b3a:	bf00      	nop
 8003b3c:	e000ed00 	.word	0xe000ed00

08003b40 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8003b40:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003b78 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003b44:	480d      	ldr	r0, [pc, #52]	; (8003b7c <LoopForever+0x6>)
  ldr r1, =_edata
 8003b46:	490e      	ldr	r1, [pc, #56]	; (8003b80 <LoopForever+0xa>)
  ldr r2, =_sidata
 8003b48:	4a0e      	ldr	r2, [pc, #56]	; (8003b84 <LoopForever+0xe>)
  movs r3, #0
 8003b4a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003b4c:	e002      	b.n	8003b54 <LoopCopyDataInit>

08003b4e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003b4e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003b50:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003b52:	3304      	adds	r3, #4

08003b54 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003b54:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003b56:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003b58:	d3f9      	bcc.n	8003b4e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003b5a:	4a0b      	ldr	r2, [pc, #44]	; (8003b88 <LoopForever+0x12>)
  ldr r4, =_ebss
 8003b5c:	4c0b      	ldr	r4, [pc, #44]	; (8003b8c <LoopForever+0x16>)
  movs r3, #0
 8003b5e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003b60:	e001      	b.n	8003b66 <LoopFillZerobss>

08003b62 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003b62:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003b64:	3204      	adds	r2, #4

08003b66 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003b66:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003b68:	d3fb      	bcc.n	8003b62 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8003b6a:	f7ff ffd7 	bl	8003b1c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003b6e:	f009 fcdf 	bl	800d530 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8003b72:	f7ff fa01 	bl	8002f78 <main>

08003b76 <LoopForever>:

LoopForever:
    b LoopForever
 8003b76:	e7fe      	b.n	8003b76 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8003b78:	2000a000 	.word	0x2000a000
  ldr r0, =_sdata
 8003b7c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003b80:	200001f4 	.word	0x200001f4
  ldr r2, =_sidata
 8003b84:	080114fc 	.word	0x080114fc
  ldr r2, =_sbss
 8003b88:	200001f4 	.word	0x200001f4
  ldr r4, =_ebss
 8003b8c:	20004c50 	.word	0x20004c50

08003b90 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8003b90:	e7fe      	b.n	8003b90 <ADC1_2_IRQHandler>
	...

08003b94 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003b94:	b580      	push	{r7, lr}
 8003b96:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003b98:	4b08      	ldr	r3, [pc, #32]	; (8003bbc <HAL_Init+0x28>)
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	4a07      	ldr	r2, [pc, #28]	; (8003bbc <HAL_Init+0x28>)
 8003b9e:	f043 0310 	orr.w	r3, r3, #16
 8003ba2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003ba4:	2003      	movs	r0, #3
 8003ba6:	f000 ff9b 	bl	8004ae0 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003baa:	200f      	movs	r0, #15
 8003bac:	f000 f808 	bl	8003bc0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003bb0:	f7ff fd1a 	bl	80035e8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003bb4:	2300      	movs	r3, #0
}
 8003bb6:	4618      	mov	r0, r3
 8003bb8:	bd80      	pop	{r7, pc}
 8003bba:	bf00      	nop
 8003bbc:	40022000 	.word	0x40022000

08003bc0 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003bc0:	b580      	push	{r7, lr}
 8003bc2:	b082      	sub	sp, #8
 8003bc4:	af00      	add	r7, sp, #0
 8003bc6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003bc8:	4b12      	ldr	r3, [pc, #72]	; (8003c14 <HAL_InitTick+0x54>)
 8003bca:	681a      	ldr	r2, [r3, #0]
 8003bcc:	4b12      	ldr	r3, [pc, #72]	; (8003c18 <HAL_InitTick+0x58>)
 8003bce:	781b      	ldrb	r3, [r3, #0]
 8003bd0:	4619      	mov	r1, r3
 8003bd2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003bd6:	fbb3 f3f1 	udiv	r3, r3, r1
 8003bda:	fbb2 f3f3 	udiv	r3, r2, r3
 8003bde:	4618      	mov	r0, r3
 8003be0:	f000 ffb3 	bl	8004b4a <HAL_SYSTICK_Config>
 8003be4:	4603      	mov	r3, r0
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d001      	beq.n	8003bee <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003bea:	2301      	movs	r3, #1
 8003bec:	e00e      	b.n	8003c0c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	2b0f      	cmp	r3, #15
 8003bf2:	d80a      	bhi.n	8003c0a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003bf4:	2200      	movs	r2, #0
 8003bf6:	6879      	ldr	r1, [r7, #4]
 8003bf8:	f04f 30ff 	mov.w	r0, #4294967295
 8003bfc:	f000 ff7b 	bl	8004af6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003c00:	4a06      	ldr	r2, [pc, #24]	; (8003c1c <HAL_InitTick+0x5c>)
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8003c06:	2300      	movs	r3, #0
 8003c08:	e000      	b.n	8003c0c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003c0a:	2301      	movs	r3, #1
}
 8003c0c:	4618      	mov	r0, r3
 8003c0e:	3708      	adds	r7, #8
 8003c10:	46bd      	mov	sp, r7
 8003c12:	bd80      	pop	{r7, pc}
 8003c14:	20000004 	.word	0x20000004
 8003c18:	2000000c 	.word	0x2000000c
 8003c1c:	20000008 	.word	0x20000008

08003c20 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003c20:	b480      	push	{r7}
 8003c22:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003c24:	4b06      	ldr	r3, [pc, #24]	; (8003c40 <HAL_IncTick+0x20>)
 8003c26:	781b      	ldrb	r3, [r3, #0]
 8003c28:	461a      	mov	r2, r3
 8003c2a:	4b06      	ldr	r3, [pc, #24]	; (8003c44 <HAL_IncTick+0x24>)
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	4413      	add	r3, r2
 8003c30:	4a04      	ldr	r2, [pc, #16]	; (8003c44 <HAL_IncTick+0x24>)
 8003c32:	6013      	str	r3, [r2, #0]
}
 8003c34:	bf00      	nop
 8003c36:	46bd      	mov	sp, r7
 8003c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c3c:	4770      	bx	lr
 8003c3e:	bf00      	nop
 8003c40:	2000000c 	.word	0x2000000c
 8003c44:	20002bd8 	.word	0x20002bd8

08003c48 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003c48:	b480      	push	{r7}
 8003c4a:	af00      	add	r7, sp, #0
  return uwTick;  
 8003c4c:	4b03      	ldr	r3, [pc, #12]	; (8003c5c <HAL_GetTick+0x14>)
 8003c4e:	681b      	ldr	r3, [r3, #0]
}
 8003c50:	4618      	mov	r0, r3
 8003c52:	46bd      	mov	sp, r7
 8003c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c58:	4770      	bx	lr
 8003c5a:	bf00      	nop
 8003c5c:	20002bd8 	.word	0x20002bd8

08003c60 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003c60:	b580      	push	{r7, lr}
 8003c62:	b084      	sub	sp, #16
 8003c64:	af00      	add	r7, sp, #0
 8003c66:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003c68:	f7ff ffee 	bl	8003c48 <HAL_GetTick>
 8003c6c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c78:	d005      	beq.n	8003c86 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003c7a:	4b0a      	ldr	r3, [pc, #40]	; (8003ca4 <HAL_Delay+0x44>)
 8003c7c:	781b      	ldrb	r3, [r3, #0]
 8003c7e:	461a      	mov	r2, r3
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	4413      	add	r3, r2
 8003c84:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8003c86:	bf00      	nop
 8003c88:	f7ff ffde 	bl	8003c48 <HAL_GetTick>
 8003c8c:	4602      	mov	r2, r0
 8003c8e:	68bb      	ldr	r3, [r7, #8]
 8003c90:	1ad3      	subs	r3, r2, r3
 8003c92:	68fa      	ldr	r2, [r7, #12]
 8003c94:	429a      	cmp	r2, r3
 8003c96:	d8f7      	bhi.n	8003c88 <HAL_Delay+0x28>
  {
  }
}
 8003c98:	bf00      	nop
 8003c9a:	bf00      	nop
 8003c9c:	3710      	adds	r7, #16
 8003c9e:	46bd      	mov	sp, r7
 8003ca0:	bd80      	pop	{r7, pc}
 8003ca2:	bf00      	nop
 8003ca4:	2000000c 	.word	0x2000000c

08003ca8 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8003ca8:	b580      	push	{r7, lr}
 8003caa:	b084      	sub	sp, #16
 8003cac:	af00      	add	r7, sp, #0
 8003cae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d101      	bne.n	8003cba <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8003cb6:	2301      	movs	r3, #1
 8003cb8:	e0ed      	b.n	8003e96 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003cc0:	b2db      	uxtb	r3, r3
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d102      	bne.n	8003ccc <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8003cc6:	6878      	ldr	r0, [r7, #4]
 8003cc8:	f7ff fcb2 	bl	8003630 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	681a      	ldr	r2, [r3, #0]
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	f042 0201 	orr.w	r2, r2, #1
 8003cda:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003cdc:	f7ff ffb4 	bl	8003c48 <HAL_GetTick>
 8003ce0:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8003ce2:	e012      	b.n	8003d0a <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003ce4:	f7ff ffb0 	bl	8003c48 <HAL_GetTick>
 8003ce8:	4602      	mov	r2, r0
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	1ad3      	subs	r3, r2, r3
 8003cee:	2b0a      	cmp	r3, #10
 8003cf0:	d90b      	bls.n	8003d0a <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cf6:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	2205      	movs	r2, #5
 8003d02:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8003d06:	2301      	movs	r3, #1
 8003d08:	e0c5      	b.n	8003e96 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	685b      	ldr	r3, [r3, #4]
 8003d10:	f003 0301 	and.w	r3, r3, #1
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	d0e5      	beq.n	8003ce4 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	681a      	ldr	r2, [r3, #0]
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	f022 0202 	bic.w	r2, r2, #2
 8003d26:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003d28:	f7ff ff8e 	bl	8003c48 <HAL_GetTick>
 8003d2c:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8003d2e:	e012      	b.n	8003d56 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003d30:	f7ff ff8a 	bl	8003c48 <HAL_GetTick>
 8003d34:	4602      	mov	r2, r0
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	1ad3      	subs	r3, r2, r3
 8003d3a:	2b0a      	cmp	r3, #10
 8003d3c:	d90b      	bls.n	8003d56 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d42:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	2205      	movs	r2, #5
 8003d4e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8003d52:	2301      	movs	r3, #1
 8003d54:	e09f      	b.n	8003e96 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	685b      	ldr	r3, [r3, #4]
 8003d5c:	f003 0302 	and.w	r3, r3, #2
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d1e5      	bne.n	8003d30 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	7e1b      	ldrb	r3, [r3, #24]
 8003d68:	2b01      	cmp	r3, #1
 8003d6a:	d108      	bne.n	8003d7e <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	681a      	ldr	r2, [r3, #0]
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003d7a:	601a      	str	r2, [r3, #0]
 8003d7c:	e007      	b.n	8003d8e <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	681a      	ldr	r2, [r3, #0]
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003d8c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	7e5b      	ldrb	r3, [r3, #25]
 8003d92:	2b01      	cmp	r3, #1
 8003d94:	d108      	bne.n	8003da8 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	681a      	ldr	r2, [r3, #0]
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003da4:	601a      	str	r2, [r3, #0]
 8003da6:	e007      	b.n	8003db8 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	681a      	ldr	r2, [r3, #0]
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003db6:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	7e9b      	ldrb	r3, [r3, #26]
 8003dbc:	2b01      	cmp	r3, #1
 8003dbe:	d108      	bne.n	8003dd2 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	681a      	ldr	r2, [r3, #0]
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	f042 0220 	orr.w	r2, r2, #32
 8003dce:	601a      	str	r2, [r3, #0]
 8003dd0:	e007      	b.n	8003de2 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	681a      	ldr	r2, [r3, #0]
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	f022 0220 	bic.w	r2, r2, #32
 8003de0:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	7edb      	ldrb	r3, [r3, #27]
 8003de6:	2b01      	cmp	r3, #1
 8003de8:	d108      	bne.n	8003dfc <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	681a      	ldr	r2, [r3, #0]
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	f022 0210 	bic.w	r2, r2, #16
 8003df8:	601a      	str	r2, [r3, #0]
 8003dfa:	e007      	b.n	8003e0c <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	681a      	ldr	r2, [r3, #0]
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	f042 0210 	orr.w	r2, r2, #16
 8003e0a:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	7f1b      	ldrb	r3, [r3, #28]
 8003e10:	2b01      	cmp	r3, #1
 8003e12:	d108      	bne.n	8003e26 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	681a      	ldr	r2, [r3, #0]
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	f042 0208 	orr.w	r2, r2, #8
 8003e22:	601a      	str	r2, [r3, #0]
 8003e24:	e007      	b.n	8003e36 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	681a      	ldr	r2, [r3, #0]
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	f022 0208 	bic.w	r2, r2, #8
 8003e34:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	7f5b      	ldrb	r3, [r3, #29]
 8003e3a:	2b01      	cmp	r3, #1
 8003e3c:	d108      	bne.n	8003e50 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	681a      	ldr	r2, [r3, #0]
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	f042 0204 	orr.w	r2, r2, #4
 8003e4c:	601a      	str	r2, [r3, #0]
 8003e4e:	e007      	b.n	8003e60 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	681a      	ldr	r2, [r3, #0]
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	f022 0204 	bic.w	r2, r2, #4
 8003e5e:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	689a      	ldr	r2, [r3, #8]
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	68db      	ldr	r3, [r3, #12]
 8003e68:	431a      	orrs	r2, r3
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	691b      	ldr	r3, [r3, #16]
 8003e6e:	431a      	orrs	r2, r3
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	695b      	ldr	r3, [r3, #20]
 8003e74:	ea42 0103 	orr.w	r1, r2, r3
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	685b      	ldr	r3, [r3, #4]
 8003e7c:	1e5a      	subs	r2, r3, #1
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	430a      	orrs	r2, r1
 8003e84:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	2200      	movs	r2, #0
 8003e8a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	2201      	movs	r2, #1
 8003e90:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8003e94:	2300      	movs	r3, #0
}
 8003e96:	4618      	mov	r0, r3
 8003e98:	3710      	adds	r7, #16
 8003e9a:	46bd      	mov	sp, r7
 8003e9c:	bd80      	pop	{r7, pc}

08003e9e <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 8003e9e:	b480      	push	{r7}
 8003ea0:	b087      	sub	sp, #28
 8003ea2:	af00      	add	r7, sp, #0
 8003ea4:	6078      	str	r0, [r7, #4]
 8003ea6:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003eb4:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8003eb6:	7cfb      	ldrb	r3, [r7, #19]
 8003eb8:	2b01      	cmp	r3, #1
 8003eba:	d003      	beq.n	8003ec4 <HAL_CAN_ConfigFilter+0x26>
 8003ebc:	7cfb      	ldrb	r3, [r7, #19]
 8003ebe:	2b02      	cmp	r3, #2
 8003ec0:	f040 80aa 	bne.w	8004018 <HAL_CAN_ConfigFilter+0x17a>

    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8003ec4:	697b      	ldr	r3, [r7, #20]
 8003ec6:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8003eca:	f043 0201 	orr.w	r2, r3, #1
 8003ece:	697b      	ldr	r3, [r7, #20]
 8003ed0:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8003ed4:	683b      	ldr	r3, [r7, #0]
 8003ed6:	695b      	ldr	r3, [r3, #20]
 8003ed8:	f003 031f 	and.w	r3, r3, #31
 8003edc:	2201      	movs	r2, #1
 8003ede:	fa02 f303 	lsl.w	r3, r2, r3
 8003ee2:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8003ee4:	697b      	ldr	r3, [r7, #20]
 8003ee6:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	43db      	mvns	r3, r3
 8003eee:	401a      	ands	r2, r3
 8003ef0:	697b      	ldr	r3, [r7, #20]
 8003ef2:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8003ef6:	683b      	ldr	r3, [r7, #0]
 8003ef8:	69db      	ldr	r3, [r3, #28]
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d123      	bne.n	8003f46 <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8003efe:	697b      	ldr	r3, [r7, #20]
 8003f00:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	43db      	mvns	r3, r3
 8003f08:	401a      	ands	r2, r3
 8003f0a:	697b      	ldr	r3, [r7, #20]
 8003f0c:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8003f10:	683b      	ldr	r3, [r7, #0]
 8003f12:	68db      	ldr	r3, [r3, #12]
 8003f14:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8003f16:	683b      	ldr	r3, [r7, #0]
 8003f18:	685b      	ldr	r3, [r3, #4]
 8003f1a:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003f1c:	683a      	ldr	r2, [r7, #0]
 8003f1e:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8003f20:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003f22:	697b      	ldr	r3, [r7, #20]
 8003f24:	3248      	adds	r2, #72	; 0x48
 8003f26:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003f2a:	683b      	ldr	r3, [r7, #0]
 8003f2c:	689b      	ldr	r3, [r3, #8]
 8003f2e:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8003f30:	683b      	ldr	r3, [r7, #0]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003f36:	683b      	ldr	r3, [r7, #0]
 8003f38:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003f3a:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003f3c:	6979      	ldr	r1, [r7, #20]
 8003f3e:	3348      	adds	r3, #72	; 0x48
 8003f40:	00db      	lsls	r3, r3, #3
 8003f42:	440b      	add	r3, r1
 8003f44:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8003f46:	683b      	ldr	r3, [r7, #0]
 8003f48:	69db      	ldr	r3, [r3, #28]
 8003f4a:	2b01      	cmp	r3, #1
 8003f4c:	d122      	bne.n	8003f94 <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8003f4e:	697b      	ldr	r3, [r7, #20]
 8003f50:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	431a      	orrs	r2, r3
 8003f58:	697b      	ldr	r3, [r7, #20]
 8003f5a:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8003f5e:	683b      	ldr	r3, [r7, #0]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8003f64:	683b      	ldr	r3, [r7, #0]
 8003f66:	685b      	ldr	r3, [r3, #4]
 8003f68:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003f6a:	683a      	ldr	r2, [r7, #0]
 8003f6c:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8003f6e:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003f70:	697b      	ldr	r3, [r7, #20]
 8003f72:	3248      	adds	r2, #72	; 0x48
 8003f74:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003f78:	683b      	ldr	r3, [r7, #0]
 8003f7a:	689b      	ldr	r3, [r3, #8]
 8003f7c:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8003f7e:	683b      	ldr	r3, [r7, #0]
 8003f80:	68db      	ldr	r3, [r3, #12]
 8003f82:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003f84:	683b      	ldr	r3, [r7, #0]
 8003f86:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003f88:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003f8a:	6979      	ldr	r1, [r7, #20]
 8003f8c:	3348      	adds	r3, #72	; 0x48
 8003f8e:	00db      	lsls	r3, r3, #3
 8003f90:	440b      	add	r3, r1
 8003f92:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8003f94:	683b      	ldr	r3, [r7, #0]
 8003f96:	699b      	ldr	r3, [r3, #24]
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	d109      	bne.n	8003fb0 <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8003f9c:	697b      	ldr	r3, [r7, #20]
 8003f9e:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	43db      	mvns	r3, r3
 8003fa6:	401a      	ands	r2, r3
 8003fa8:	697b      	ldr	r3, [r7, #20]
 8003faa:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8003fae:	e007      	b.n	8003fc0 <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8003fb0:	697b      	ldr	r3, [r7, #20]
 8003fb2:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	431a      	orrs	r2, r3
 8003fba:	697b      	ldr	r3, [r7, #20]
 8003fbc:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8003fc0:	683b      	ldr	r3, [r7, #0]
 8003fc2:	691b      	ldr	r3, [r3, #16]
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	d109      	bne.n	8003fdc <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8003fc8:	697b      	ldr	r3, [r7, #20]
 8003fca:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	43db      	mvns	r3, r3
 8003fd2:	401a      	ands	r2, r3
 8003fd4:	697b      	ldr	r3, [r7, #20]
 8003fd6:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8003fda:	e007      	b.n	8003fec <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8003fdc:	697b      	ldr	r3, [r7, #20]
 8003fde:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	431a      	orrs	r2, r3
 8003fe6:	697b      	ldr	r3, [r7, #20]
 8003fe8:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8003fec:	683b      	ldr	r3, [r7, #0]
 8003fee:	6a1b      	ldr	r3, [r3, #32]
 8003ff0:	2b01      	cmp	r3, #1
 8003ff2:	d107      	bne.n	8004004 <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8003ff4:	697b      	ldr	r3, [r7, #20]
 8003ff6:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	431a      	orrs	r2, r3
 8003ffe:	697b      	ldr	r3, [r7, #20]
 8004000:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8004004:	697b      	ldr	r3, [r7, #20]
 8004006:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800400a:	f023 0201 	bic.w	r2, r3, #1
 800400e:	697b      	ldr	r3, [r7, #20]
 8004010:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8004014:	2300      	movs	r3, #0
 8004016:	e006      	b.n	8004026 <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800401c:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8004024:	2301      	movs	r3, #1
  }
}
 8004026:	4618      	mov	r0, r3
 8004028:	371c      	adds	r7, #28
 800402a:	46bd      	mov	sp, r7
 800402c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004030:	4770      	bx	lr

08004032 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8004032:	b580      	push	{r7, lr}
 8004034:	b084      	sub	sp, #16
 8004036:	af00      	add	r7, sp, #0
 8004038:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004040:	b2db      	uxtb	r3, r3
 8004042:	2b01      	cmp	r3, #1
 8004044:	d12e      	bne.n	80040a4 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	2202      	movs	r2, #2
 800404a:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	681a      	ldr	r2, [r3, #0]
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	f022 0201 	bic.w	r2, r2, #1
 800405c:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800405e:	f7ff fdf3 	bl	8003c48 <HAL_GetTick>
 8004062:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8004064:	e012      	b.n	800408c <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8004066:	f7ff fdef 	bl	8003c48 <HAL_GetTick>
 800406a:	4602      	mov	r2, r0
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	1ad3      	subs	r3, r2, r3
 8004070:	2b0a      	cmp	r3, #10
 8004072:	d90b      	bls.n	800408c <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004078:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	2205      	movs	r2, #5
 8004084:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8004088:	2301      	movs	r3, #1
 800408a:	e012      	b.n	80040b2 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	685b      	ldr	r3, [r3, #4]
 8004092:	f003 0301 	and.w	r3, r3, #1
 8004096:	2b00      	cmp	r3, #0
 8004098:	d1e5      	bne.n	8004066 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	2200      	movs	r2, #0
 800409e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 80040a0:	2300      	movs	r3, #0
 80040a2:	e006      	b.n	80040b2 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040a8:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80040b0:	2301      	movs	r3, #1
  }
}
 80040b2:	4618      	mov	r0, r3
 80040b4:	3710      	adds	r7, #16
 80040b6:	46bd      	mov	sp, r7
 80040b8:	bd80      	pop	{r7, pc}

080040ba <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 80040ba:	b480      	push	{r7}
 80040bc:	b089      	sub	sp, #36	; 0x24
 80040be:	af00      	add	r7, sp, #0
 80040c0:	60f8      	str	r0, [r7, #12]
 80040c2:	60b9      	str	r1, [r7, #8]
 80040c4:	607a      	str	r2, [r7, #4]
 80040c6:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	f893 3020 	ldrb.w	r3, [r3, #32]
 80040ce:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	689b      	ldr	r3, [r3, #8]
 80040d6:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 80040d8:	7ffb      	ldrb	r3, [r7, #31]
 80040da:	2b01      	cmp	r3, #1
 80040dc:	d003      	beq.n	80040e6 <HAL_CAN_AddTxMessage+0x2c>
 80040de:	7ffb      	ldrb	r3, [r7, #31]
 80040e0:	2b02      	cmp	r3, #2
 80040e2:	f040 80b8 	bne.w	8004256 <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80040e6:	69bb      	ldr	r3, [r7, #24]
 80040e8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	d10a      	bne.n	8004106 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80040f0:	69bb      	ldr	r3, [r7, #24]
 80040f2:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	d105      	bne.n	8004106 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 80040fa:	69bb      	ldr	r3, [r7, #24]
 80040fc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8004100:	2b00      	cmp	r3, #0
 8004102:	f000 80a0 	beq.w	8004246 <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8004106:	69bb      	ldr	r3, [r7, #24]
 8004108:	0e1b      	lsrs	r3, r3, #24
 800410a:	f003 0303 	and.w	r3, r3, #3
 800410e:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 8004110:	697b      	ldr	r3, [r7, #20]
 8004112:	2b02      	cmp	r3, #2
 8004114:	d907      	bls.n	8004126 <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800411a:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8004122:	2301      	movs	r3, #1
 8004124:	e09e      	b.n	8004264 <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8004126:	2201      	movs	r2, #1
 8004128:	697b      	ldr	r3, [r7, #20]
 800412a:	409a      	lsls	r2, r3
 800412c:	683b      	ldr	r3, [r7, #0]
 800412e:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8004130:	68bb      	ldr	r3, [r7, #8]
 8004132:	689b      	ldr	r3, [r3, #8]
 8004134:	2b00      	cmp	r3, #0
 8004136:	d10d      	bne.n	8004154 <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8004138:	68bb      	ldr	r3, [r7, #8]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 800413e:	68bb      	ldr	r3, [r7, #8]
 8004140:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8004142:	68f9      	ldr	r1, [r7, #12]
 8004144:	6809      	ldr	r1, [r1, #0]
 8004146:	431a      	orrs	r2, r3
 8004148:	697b      	ldr	r3, [r7, #20]
 800414a:	3318      	adds	r3, #24
 800414c:	011b      	lsls	r3, r3, #4
 800414e:	440b      	add	r3, r1
 8004150:	601a      	str	r2, [r3, #0]
 8004152:	e00f      	b.n	8004174 <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8004154:	68bb      	ldr	r3, [r7, #8]
 8004156:	685b      	ldr	r3, [r3, #4]
 8004158:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 800415a:	68bb      	ldr	r3, [r7, #8]
 800415c:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800415e:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8004160:	68bb      	ldr	r3, [r7, #8]
 8004162:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8004164:	68f9      	ldr	r1, [r7, #12]
 8004166:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8004168:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800416a:	697b      	ldr	r3, [r7, #20]
 800416c:	3318      	adds	r3, #24
 800416e:	011b      	lsls	r3, r3, #4
 8004170:	440b      	add	r3, r1
 8004172:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	6819      	ldr	r1, [r3, #0]
 8004178:	68bb      	ldr	r3, [r7, #8]
 800417a:	691a      	ldr	r2, [r3, #16]
 800417c:	697b      	ldr	r3, [r7, #20]
 800417e:	3318      	adds	r3, #24
 8004180:	011b      	lsls	r3, r3, #4
 8004182:	440b      	add	r3, r1
 8004184:	3304      	adds	r3, #4
 8004186:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8004188:	68bb      	ldr	r3, [r7, #8]
 800418a:	7d1b      	ldrb	r3, [r3, #20]
 800418c:	2b01      	cmp	r3, #1
 800418e:	d111      	bne.n	80041b4 <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	681a      	ldr	r2, [r3, #0]
 8004194:	697b      	ldr	r3, [r7, #20]
 8004196:	3318      	adds	r3, #24
 8004198:	011b      	lsls	r3, r3, #4
 800419a:	4413      	add	r3, r2
 800419c:	3304      	adds	r3, #4
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	68fa      	ldr	r2, [r7, #12]
 80041a2:	6811      	ldr	r1, [r2, #0]
 80041a4:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80041a8:	697b      	ldr	r3, [r7, #20]
 80041aa:	3318      	adds	r3, #24
 80041ac:	011b      	lsls	r3, r3, #4
 80041ae:	440b      	add	r3, r1
 80041b0:	3304      	adds	r3, #4
 80041b2:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	3307      	adds	r3, #7
 80041b8:	781b      	ldrb	r3, [r3, #0]
 80041ba:	061a      	lsls	r2, r3, #24
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	3306      	adds	r3, #6
 80041c0:	781b      	ldrb	r3, [r3, #0]
 80041c2:	041b      	lsls	r3, r3, #16
 80041c4:	431a      	orrs	r2, r3
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	3305      	adds	r3, #5
 80041ca:	781b      	ldrb	r3, [r3, #0]
 80041cc:	021b      	lsls	r3, r3, #8
 80041ce:	4313      	orrs	r3, r2
 80041d0:	687a      	ldr	r2, [r7, #4]
 80041d2:	3204      	adds	r2, #4
 80041d4:	7812      	ldrb	r2, [r2, #0]
 80041d6:	4610      	mov	r0, r2
 80041d8:	68fa      	ldr	r2, [r7, #12]
 80041da:	6811      	ldr	r1, [r2, #0]
 80041dc:	ea43 0200 	orr.w	r2, r3, r0
 80041e0:	697b      	ldr	r3, [r7, #20]
 80041e2:	011b      	lsls	r3, r3, #4
 80041e4:	440b      	add	r3, r1
 80041e6:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 80041ea:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	3303      	adds	r3, #3
 80041f0:	781b      	ldrb	r3, [r3, #0]
 80041f2:	061a      	lsls	r2, r3, #24
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	3302      	adds	r3, #2
 80041f8:	781b      	ldrb	r3, [r3, #0]
 80041fa:	041b      	lsls	r3, r3, #16
 80041fc:	431a      	orrs	r2, r3
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	3301      	adds	r3, #1
 8004202:	781b      	ldrb	r3, [r3, #0]
 8004204:	021b      	lsls	r3, r3, #8
 8004206:	4313      	orrs	r3, r2
 8004208:	687a      	ldr	r2, [r7, #4]
 800420a:	7812      	ldrb	r2, [r2, #0]
 800420c:	4610      	mov	r0, r2
 800420e:	68fa      	ldr	r2, [r7, #12]
 8004210:	6811      	ldr	r1, [r2, #0]
 8004212:	ea43 0200 	orr.w	r2, r3, r0
 8004216:	697b      	ldr	r3, [r7, #20]
 8004218:	011b      	lsls	r3, r3, #4
 800421a:	440b      	add	r3, r1
 800421c:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 8004220:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8004222:	68fb      	ldr	r3, [r7, #12]
 8004224:	681a      	ldr	r2, [r3, #0]
 8004226:	697b      	ldr	r3, [r7, #20]
 8004228:	3318      	adds	r3, #24
 800422a:	011b      	lsls	r3, r3, #4
 800422c:	4413      	add	r3, r2
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	68fa      	ldr	r2, [r7, #12]
 8004232:	6811      	ldr	r1, [r2, #0]
 8004234:	f043 0201 	orr.w	r2, r3, #1
 8004238:	697b      	ldr	r3, [r7, #20]
 800423a:	3318      	adds	r3, #24
 800423c:	011b      	lsls	r3, r3, #4
 800423e:	440b      	add	r3, r1
 8004240:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8004242:	2300      	movs	r3, #0
 8004244:	e00e      	b.n	8004264 <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800424a:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 8004252:	2301      	movs	r3, #1
 8004254:	e006      	b.n	8004264 <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800425a:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8004262:	2301      	movs	r3, #1
  }
}
 8004264:	4618      	mov	r0, r3
 8004266:	3724      	adds	r7, #36	; 0x24
 8004268:	46bd      	mov	sp, r7
 800426a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800426e:	4770      	bx	lr

08004270 <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8004270:	b480      	push	{r7}
 8004272:	b087      	sub	sp, #28
 8004274:	af00      	add	r7, sp, #0
 8004276:	60f8      	str	r0, [r7, #12]
 8004278:	60b9      	str	r1, [r7, #8]
 800427a:	607a      	str	r2, [r7, #4]
 800427c:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004284:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8004286:	7dfb      	ldrb	r3, [r7, #23]
 8004288:	2b01      	cmp	r3, #1
 800428a:	d003      	beq.n	8004294 <HAL_CAN_GetRxMessage+0x24>
 800428c:	7dfb      	ldrb	r3, [r7, #23]
 800428e:	2b02      	cmp	r3, #2
 8004290:	f040 80f3 	bne.w	800447a <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8004294:	68bb      	ldr	r3, [r7, #8]
 8004296:	2b00      	cmp	r3, #0
 8004298:	d10e      	bne.n	80042b8 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	68db      	ldr	r3, [r3, #12]
 80042a0:	f003 0303 	and.w	r3, r3, #3
 80042a4:	2b00      	cmp	r3, #0
 80042a6:	d116      	bne.n	80042d6 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042ac:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 80042b4:	2301      	movs	r3, #1
 80042b6:	e0e7      	b.n	8004488 <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	691b      	ldr	r3, [r3, #16]
 80042be:	f003 0303 	and.w	r3, r3, #3
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d107      	bne.n	80042d6 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042ca:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 80042d2:	2301      	movs	r3, #1
 80042d4:	e0d8      	b.n	8004488 <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	681a      	ldr	r2, [r3, #0]
 80042da:	68bb      	ldr	r3, [r7, #8]
 80042dc:	331b      	adds	r3, #27
 80042de:	011b      	lsls	r3, r3, #4
 80042e0:	4413      	add	r3, r2
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	f003 0204 	and.w	r2, r3, #4
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	689b      	ldr	r3, [r3, #8]
 80042f0:	2b00      	cmp	r3, #0
 80042f2:	d10c      	bne.n	800430e <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	681a      	ldr	r2, [r3, #0]
 80042f8:	68bb      	ldr	r3, [r7, #8]
 80042fa:	331b      	adds	r3, #27
 80042fc:	011b      	lsls	r3, r3, #4
 80042fe:	4413      	add	r3, r2
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	0d5b      	lsrs	r3, r3, #21
 8004304:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	601a      	str	r2, [r3, #0]
 800430c:	e00b      	b.n	8004326 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	681a      	ldr	r2, [r3, #0]
 8004312:	68bb      	ldr	r3, [r7, #8]
 8004314:	331b      	adds	r3, #27
 8004316:	011b      	lsls	r3, r3, #4
 8004318:	4413      	add	r3, r2
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	08db      	lsrs	r3, r3, #3
 800431e:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	681a      	ldr	r2, [r3, #0]
 800432a:	68bb      	ldr	r3, [r7, #8]
 800432c:	331b      	adds	r3, #27
 800432e:	011b      	lsls	r3, r3, #4
 8004330:	4413      	add	r3, r2
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	f003 0202 	and.w	r2, r3, #2
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	681a      	ldr	r2, [r3, #0]
 8004340:	68bb      	ldr	r3, [r7, #8]
 8004342:	331b      	adds	r3, #27
 8004344:	011b      	lsls	r3, r3, #4
 8004346:	4413      	add	r3, r2
 8004348:	3304      	adds	r3, #4
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	f003 020f 	and.w	r2, r3, #15
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	681a      	ldr	r2, [r3, #0]
 8004358:	68bb      	ldr	r3, [r7, #8]
 800435a:	331b      	adds	r3, #27
 800435c:	011b      	lsls	r3, r3, #4
 800435e:	4413      	add	r3, r2
 8004360:	3304      	adds	r3, #4
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	0a1b      	lsrs	r3, r3, #8
 8004366:	b2da      	uxtb	r2, r3
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	681a      	ldr	r2, [r3, #0]
 8004370:	68bb      	ldr	r3, [r7, #8]
 8004372:	331b      	adds	r3, #27
 8004374:	011b      	lsls	r3, r3, #4
 8004376:	4413      	add	r3, r2
 8004378:	3304      	adds	r3, #4
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	0c1b      	lsrs	r3, r3, #16
 800437e:	b29a      	uxth	r2, r3
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	681a      	ldr	r2, [r3, #0]
 8004388:	68bb      	ldr	r3, [r7, #8]
 800438a:	011b      	lsls	r3, r3, #4
 800438c:	4413      	add	r3, r2
 800438e:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	b2da      	uxtb	r2, r3
 8004396:	683b      	ldr	r3, [r7, #0]
 8004398:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	681a      	ldr	r2, [r3, #0]
 800439e:	68bb      	ldr	r3, [r7, #8]
 80043a0:	011b      	lsls	r3, r3, #4
 80043a2:	4413      	add	r3, r2
 80043a4:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	0a1a      	lsrs	r2, r3, #8
 80043ac:	683b      	ldr	r3, [r7, #0]
 80043ae:	3301      	adds	r3, #1
 80043b0:	b2d2      	uxtb	r2, r2
 80043b2:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	681a      	ldr	r2, [r3, #0]
 80043b8:	68bb      	ldr	r3, [r7, #8]
 80043ba:	011b      	lsls	r3, r3, #4
 80043bc:	4413      	add	r3, r2
 80043be:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	0c1a      	lsrs	r2, r3, #16
 80043c6:	683b      	ldr	r3, [r7, #0]
 80043c8:	3302      	adds	r3, #2
 80043ca:	b2d2      	uxtb	r2, r2
 80043cc:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	681a      	ldr	r2, [r3, #0]
 80043d2:	68bb      	ldr	r3, [r7, #8]
 80043d4:	011b      	lsls	r3, r3, #4
 80043d6:	4413      	add	r3, r2
 80043d8:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	0e1a      	lsrs	r2, r3, #24
 80043e0:	683b      	ldr	r3, [r7, #0]
 80043e2:	3303      	adds	r3, #3
 80043e4:	b2d2      	uxtb	r2, r2
 80043e6:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	681a      	ldr	r2, [r3, #0]
 80043ec:	68bb      	ldr	r3, [r7, #8]
 80043ee:	011b      	lsls	r3, r3, #4
 80043f0:	4413      	add	r3, r2
 80043f2:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80043f6:	681a      	ldr	r2, [r3, #0]
 80043f8:	683b      	ldr	r3, [r7, #0]
 80043fa:	3304      	adds	r3, #4
 80043fc:	b2d2      	uxtb	r2, r2
 80043fe:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	681a      	ldr	r2, [r3, #0]
 8004404:	68bb      	ldr	r3, [r7, #8]
 8004406:	011b      	lsls	r3, r3, #4
 8004408:	4413      	add	r3, r2
 800440a:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	0a1a      	lsrs	r2, r3, #8
 8004412:	683b      	ldr	r3, [r7, #0]
 8004414:	3305      	adds	r3, #5
 8004416:	b2d2      	uxtb	r2, r2
 8004418:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	681a      	ldr	r2, [r3, #0]
 800441e:	68bb      	ldr	r3, [r7, #8]
 8004420:	011b      	lsls	r3, r3, #4
 8004422:	4413      	add	r3, r2
 8004424:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	0c1a      	lsrs	r2, r3, #16
 800442c:	683b      	ldr	r3, [r7, #0]
 800442e:	3306      	adds	r3, #6
 8004430:	b2d2      	uxtb	r2, r2
 8004432:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	681a      	ldr	r2, [r3, #0]
 8004438:	68bb      	ldr	r3, [r7, #8]
 800443a:	011b      	lsls	r3, r3, #4
 800443c:	4413      	add	r3, r2
 800443e:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	0e1a      	lsrs	r2, r3, #24
 8004446:	683b      	ldr	r3, [r7, #0]
 8004448:	3307      	adds	r3, #7
 800444a:	b2d2      	uxtb	r2, r2
 800444c:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 800444e:	68bb      	ldr	r3, [r7, #8]
 8004450:	2b00      	cmp	r3, #0
 8004452:	d108      	bne.n	8004466 <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	68da      	ldr	r2, [r3, #12]
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	f042 0220 	orr.w	r2, r2, #32
 8004462:	60da      	str	r2, [r3, #12]
 8004464:	e007      	b.n	8004476 <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8004466:	68fb      	ldr	r3, [r7, #12]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	691a      	ldr	r2, [r3, #16]
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	f042 0220 	orr.w	r2, r2, #32
 8004474:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8004476:	2300      	movs	r3, #0
 8004478:	e006      	b.n	8004488 <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800447e:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8004486:	2301      	movs	r3, #1
  }
}
 8004488:	4618      	mov	r0, r3
 800448a:	371c      	adds	r7, #28
 800448c:	46bd      	mov	sp, r7
 800448e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004492:	4770      	bx	lr

08004494 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8004494:	b480      	push	{r7}
 8004496:	b085      	sub	sp, #20
 8004498:	af00      	add	r7, sp, #0
 800449a:	6078      	str	r0, [r7, #4]
 800449c:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80044a4:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 80044a6:	7bfb      	ldrb	r3, [r7, #15]
 80044a8:	2b01      	cmp	r3, #1
 80044aa:	d002      	beq.n	80044b2 <HAL_CAN_ActivateNotification+0x1e>
 80044ac:	7bfb      	ldrb	r3, [r7, #15]
 80044ae:	2b02      	cmp	r3, #2
 80044b0:	d109      	bne.n	80044c6 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	6959      	ldr	r1, [r3, #20]
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	683a      	ldr	r2, [r7, #0]
 80044be:	430a      	orrs	r2, r1
 80044c0:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 80044c2:	2300      	movs	r3, #0
 80044c4:	e006      	b.n	80044d4 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044ca:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80044d2:	2301      	movs	r3, #1
  }
}
 80044d4:	4618      	mov	r0, r3
 80044d6:	3714      	adds	r7, #20
 80044d8:	46bd      	mov	sp, r7
 80044da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044de:	4770      	bx	lr

080044e0 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 80044e0:	b580      	push	{r7, lr}
 80044e2:	b08a      	sub	sp, #40	; 0x28
 80044e4:	af00      	add	r7, sp, #0
 80044e6:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 80044e8:	2300      	movs	r3, #0
 80044ea:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	695b      	ldr	r3, [r3, #20]
 80044f2:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	685b      	ldr	r3, [r3, #4]
 80044fa:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	689b      	ldr	r3, [r3, #8]
 8004502:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	68db      	ldr	r3, [r3, #12]
 800450a:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	691b      	ldr	r3, [r3, #16]
 8004512:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	699b      	ldr	r3, [r3, #24]
 800451a:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 800451c:	6a3b      	ldr	r3, [r7, #32]
 800451e:	f003 0301 	and.w	r3, r3, #1
 8004522:	2b00      	cmp	r3, #0
 8004524:	d07c      	beq.n	8004620 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8004526:	69bb      	ldr	r3, [r7, #24]
 8004528:	f003 0301 	and.w	r3, r3, #1
 800452c:	2b00      	cmp	r3, #0
 800452e:	d023      	beq.n	8004578 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	2201      	movs	r2, #1
 8004536:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8004538:	69bb      	ldr	r3, [r7, #24]
 800453a:	f003 0302 	and.w	r3, r3, #2
 800453e:	2b00      	cmp	r3, #0
 8004540:	d003      	beq.n	800454a <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8004542:	6878      	ldr	r0, [r7, #4]
 8004544:	f000 f983 	bl	800484e <HAL_CAN_TxMailbox0CompleteCallback>
 8004548:	e016      	b.n	8004578 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 800454a:	69bb      	ldr	r3, [r7, #24]
 800454c:	f003 0304 	and.w	r3, r3, #4
 8004550:	2b00      	cmp	r3, #0
 8004552:	d004      	beq.n	800455e <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8004554:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004556:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800455a:	627b      	str	r3, [r7, #36]	; 0x24
 800455c:	e00c      	b.n	8004578 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 800455e:	69bb      	ldr	r3, [r7, #24]
 8004560:	f003 0308 	and.w	r3, r3, #8
 8004564:	2b00      	cmp	r3, #0
 8004566:	d004      	beq.n	8004572 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8004568:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800456a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800456e:	627b      	str	r3, [r7, #36]	; 0x24
 8004570:	e002      	b.n	8004578 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8004572:	6878      	ldr	r0, [r7, #4]
 8004574:	f000 f989 	bl	800488a <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8004578:	69bb      	ldr	r3, [r7, #24]
 800457a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800457e:	2b00      	cmp	r3, #0
 8004580:	d024      	beq.n	80045cc <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	f44f 7280 	mov.w	r2, #256	; 0x100
 800458a:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 800458c:	69bb      	ldr	r3, [r7, #24]
 800458e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004592:	2b00      	cmp	r3, #0
 8004594:	d003      	beq.n	800459e <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8004596:	6878      	ldr	r0, [r7, #4]
 8004598:	f000 f963 	bl	8004862 <HAL_CAN_TxMailbox1CompleteCallback>
 800459c:	e016      	b.n	80045cc <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 800459e:	69bb      	ldr	r3, [r7, #24]
 80045a0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	d004      	beq.n	80045b2 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 80045a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045aa:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80045ae:	627b      	str	r3, [r7, #36]	; 0x24
 80045b0:	e00c      	b.n	80045cc <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 80045b2:	69bb      	ldr	r3, [r7, #24]
 80045b4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	d004      	beq.n	80045c6 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 80045bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045be:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80045c2:	627b      	str	r3, [r7, #36]	; 0x24
 80045c4:	e002      	b.n	80045cc <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 80045c6:	6878      	ldr	r0, [r7, #4]
 80045c8:	f000 f969 	bl	800489e <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 80045cc:	69bb      	ldr	r3, [r7, #24]
 80045ce:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	d024      	beq.n	8004620 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80045de:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 80045e0:	69bb      	ldr	r3, [r7, #24]
 80045e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d003      	beq.n	80045f2 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 80045ea:	6878      	ldr	r0, [r7, #4]
 80045ec:	f000 f943 	bl	8004876 <HAL_CAN_TxMailbox2CompleteCallback>
 80045f0:	e016      	b.n	8004620 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 80045f2:	69bb      	ldr	r3, [r7, #24]
 80045f4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	d004      	beq.n	8004606 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 80045fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045fe:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004602:	627b      	str	r3, [r7, #36]	; 0x24
 8004604:	e00c      	b.n	8004620 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8004606:	69bb      	ldr	r3, [r7, #24]
 8004608:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800460c:	2b00      	cmp	r3, #0
 800460e:	d004      	beq.n	800461a <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8004610:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004612:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004616:	627b      	str	r3, [r7, #36]	; 0x24
 8004618:	e002      	b.n	8004620 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 800461a:	6878      	ldr	r0, [r7, #4]
 800461c:	f000 f949 	bl	80048b2 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8004620:	6a3b      	ldr	r3, [r7, #32]
 8004622:	f003 0308 	and.w	r3, r3, #8
 8004626:	2b00      	cmp	r3, #0
 8004628:	d00c      	beq.n	8004644 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 800462a:	697b      	ldr	r3, [r7, #20]
 800462c:	f003 0310 	and.w	r3, r3, #16
 8004630:	2b00      	cmp	r3, #0
 8004632:	d007      	beq.n	8004644 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8004634:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004636:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800463a:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	2210      	movs	r2, #16
 8004642:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8004644:	6a3b      	ldr	r3, [r7, #32]
 8004646:	f003 0304 	and.w	r3, r3, #4
 800464a:	2b00      	cmp	r3, #0
 800464c:	d00b      	beq.n	8004666 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 800464e:	697b      	ldr	r3, [r7, #20]
 8004650:	f003 0308 	and.w	r3, r3, #8
 8004654:	2b00      	cmp	r3, #0
 8004656:	d006      	beq.n	8004666 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	2208      	movs	r2, #8
 800465e:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8004660:	6878      	ldr	r0, [r7, #4]
 8004662:	f000 f930 	bl	80048c6 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8004666:	6a3b      	ldr	r3, [r7, #32]
 8004668:	f003 0302 	and.w	r3, r3, #2
 800466c:	2b00      	cmp	r3, #0
 800466e:	d009      	beq.n	8004684 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	68db      	ldr	r3, [r3, #12]
 8004676:	f003 0303 	and.w	r3, r3, #3
 800467a:	2b00      	cmp	r3, #0
 800467c:	d002      	beq.n	8004684 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 800467e:	6878      	ldr	r0, [r7, #4]
 8004680:	f7fe f894 	bl	80027ac <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8004684:	6a3b      	ldr	r3, [r7, #32]
 8004686:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800468a:	2b00      	cmp	r3, #0
 800468c:	d00c      	beq.n	80046a8 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 800468e:	693b      	ldr	r3, [r7, #16]
 8004690:	f003 0310 	and.w	r3, r3, #16
 8004694:	2b00      	cmp	r3, #0
 8004696:	d007      	beq.n	80046a8 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8004698:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800469a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800469e:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	2210      	movs	r2, #16
 80046a6:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 80046a8:	6a3b      	ldr	r3, [r7, #32]
 80046aa:	f003 0320 	and.w	r3, r3, #32
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d00b      	beq.n	80046ca <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 80046b2:	693b      	ldr	r3, [r7, #16]
 80046b4:	f003 0308 	and.w	r3, r3, #8
 80046b8:	2b00      	cmp	r3, #0
 80046ba:	d006      	beq.n	80046ca <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	2208      	movs	r2, #8
 80046c2:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 80046c4:	6878      	ldr	r0, [r7, #4]
 80046c6:	f000 f912 	bl	80048ee <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 80046ca:	6a3b      	ldr	r3, [r7, #32]
 80046cc:	f003 0310 	and.w	r3, r3, #16
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	d009      	beq.n	80046e8 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	691b      	ldr	r3, [r3, #16]
 80046da:	f003 0303 	and.w	r3, r3, #3
 80046de:	2b00      	cmp	r3, #0
 80046e0:	d002      	beq.n	80046e8 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 80046e2:	6878      	ldr	r0, [r7, #4]
 80046e4:	f000 f8f9 	bl	80048da <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 80046e8:	6a3b      	ldr	r3, [r7, #32]
 80046ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d00b      	beq.n	800470a <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 80046f2:	69fb      	ldr	r3, [r7, #28]
 80046f4:	f003 0310 	and.w	r3, r3, #16
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	d006      	beq.n	800470a <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	2210      	movs	r2, #16
 8004702:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8004704:	6878      	ldr	r0, [r7, #4]
 8004706:	f000 f8fc 	bl	8004902 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 800470a:	6a3b      	ldr	r3, [r7, #32]
 800470c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004710:	2b00      	cmp	r3, #0
 8004712:	d00b      	beq.n	800472c <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8004714:	69fb      	ldr	r3, [r7, #28]
 8004716:	f003 0308 	and.w	r3, r3, #8
 800471a:	2b00      	cmp	r3, #0
 800471c:	d006      	beq.n	800472c <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	2208      	movs	r2, #8
 8004724:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8004726:	6878      	ldr	r0, [r7, #4]
 8004728:	f000 f8f5 	bl	8004916 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 800472c:	6a3b      	ldr	r3, [r7, #32]
 800472e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004732:	2b00      	cmp	r3, #0
 8004734:	d07b      	beq.n	800482e <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8004736:	69fb      	ldr	r3, [r7, #28]
 8004738:	f003 0304 	and.w	r3, r3, #4
 800473c:	2b00      	cmp	r3, #0
 800473e:	d072      	beq.n	8004826 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8004740:	6a3b      	ldr	r3, [r7, #32]
 8004742:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004746:	2b00      	cmp	r3, #0
 8004748:	d008      	beq.n	800475c <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8004750:	2b00      	cmp	r3, #0
 8004752:	d003      	beq.n	800475c <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8004754:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004756:	f043 0301 	orr.w	r3, r3, #1
 800475a:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 800475c:	6a3b      	ldr	r3, [r7, #32]
 800475e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004762:	2b00      	cmp	r3, #0
 8004764:	d008      	beq.n	8004778 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 800476c:	2b00      	cmp	r3, #0
 800476e:	d003      	beq.n	8004778 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8004770:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004772:	f043 0302 	orr.w	r3, r3, #2
 8004776:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8004778:	6a3b      	ldr	r3, [r7, #32]
 800477a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800477e:	2b00      	cmp	r3, #0
 8004780:	d008      	beq.n	8004794 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8004788:	2b00      	cmp	r3, #0
 800478a:	d003      	beq.n	8004794 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 800478c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800478e:	f043 0304 	orr.w	r3, r3, #4
 8004792:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8004794:	6a3b      	ldr	r3, [r7, #32]
 8004796:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800479a:	2b00      	cmp	r3, #0
 800479c:	d043      	beq.n	8004826 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80047a4:	2b00      	cmp	r3, #0
 80047a6:	d03e      	beq.n	8004826 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80047ae:	2b60      	cmp	r3, #96	; 0x60
 80047b0:	d02b      	beq.n	800480a <HAL_CAN_IRQHandler+0x32a>
 80047b2:	2b60      	cmp	r3, #96	; 0x60
 80047b4:	d82e      	bhi.n	8004814 <HAL_CAN_IRQHandler+0x334>
 80047b6:	2b50      	cmp	r3, #80	; 0x50
 80047b8:	d022      	beq.n	8004800 <HAL_CAN_IRQHandler+0x320>
 80047ba:	2b50      	cmp	r3, #80	; 0x50
 80047bc:	d82a      	bhi.n	8004814 <HAL_CAN_IRQHandler+0x334>
 80047be:	2b40      	cmp	r3, #64	; 0x40
 80047c0:	d019      	beq.n	80047f6 <HAL_CAN_IRQHandler+0x316>
 80047c2:	2b40      	cmp	r3, #64	; 0x40
 80047c4:	d826      	bhi.n	8004814 <HAL_CAN_IRQHandler+0x334>
 80047c6:	2b30      	cmp	r3, #48	; 0x30
 80047c8:	d010      	beq.n	80047ec <HAL_CAN_IRQHandler+0x30c>
 80047ca:	2b30      	cmp	r3, #48	; 0x30
 80047cc:	d822      	bhi.n	8004814 <HAL_CAN_IRQHandler+0x334>
 80047ce:	2b10      	cmp	r3, #16
 80047d0:	d002      	beq.n	80047d8 <HAL_CAN_IRQHandler+0x2f8>
 80047d2:	2b20      	cmp	r3, #32
 80047d4:	d005      	beq.n	80047e2 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 80047d6:	e01d      	b.n	8004814 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 80047d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047da:	f043 0308 	orr.w	r3, r3, #8
 80047de:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80047e0:	e019      	b.n	8004816 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 80047e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047e4:	f043 0310 	orr.w	r3, r3, #16
 80047e8:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80047ea:	e014      	b.n	8004816 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 80047ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047ee:	f043 0320 	orr.w	r3, r3, #32
 80047f2:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80047f4:	e00f      	b.n	8004816 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 80047f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047f8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80047fc:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80047fe:	e00a      	b.n	8004816 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8004800:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004802:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004806:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8004808:	e005      	b.n	8004816 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 800480a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800480c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004810:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8004812:	e000      	b.n	8004816 <HAL_CAN_IRQHandler+0x336>
            break;
 8004814:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	699a      	ldr	r2, [r3, #24]
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8004824:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	2204      	movs	r2, #4
 800482c:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 800482e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004830:	2b00      	cmp	r3, #0
 8004832:	d008      	beq.n	8004846 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004838:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800483a:	431a      	orrs	r2, r3
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8004840:	6878      	ldr	r0, [r7, #4]
 8004842:	f000 f872 	bl	800492a <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8004846:	bf00      	nop
 8004848:	3728      	adds	r7, #40	; 0x28
 800484a:	46bd      	mov	sp, r7
 800484c:	bd80      	pop	{r7, pc}

0800484e <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800484e:	b480      	push	{r7}
 8004850:	b083      	sub	sp, #12
 8004852:	af00      	add	r7, sp, #0
 8004854:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8004856:	bf00      	nop
 8004858:	370c      	adds	r7, #12
 800485a:	46bd      	mov	sp, r7
 800485c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004860:	4770      	bx	lr

08004862 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8004862:	b480      	push	{r7}
 8004864:	b083      	sub	sp, #12
 8004866:	af00      	add	r7, sp, #0
 8004868:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 800486a:	bf00      	nop
 800486c:	370c      	adds	r7, #12
 800486e:	46bd      	mov	sp, r7
 8004870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004874:	4770      	bx	lr

08004876 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8004876:	b480      	push	{r7}
 8004878:	b083      	sub	sp, #12
 800487a:	af00      	add	r7, sp, #0
 800487c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 800487e:	bf00      	nop
 8004880:	370c      	adds	r7, #12
 8004882:	46bd      	mov	sp, r7
 8004884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004888:	4770      	bx	lr

0800488a <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 800488a:	b480      	push	{r7}
 800488c:	b083      	sub	sp, #12
 800488e:	af00      	add	r7, sp, #0
 8004890:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8004892:	bf00      	nop
 8004894:	370c      	adds	r7, #12
 8004896:	46bd      	mov	sp, r7
 8004898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800489c:	4770      	bx	lr

0800489e <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 800489e:	b480      	push	{r7}
 80048a0:	b083      	sub	sp, #12
 80048a2:	af00      	add	r7, sp, #0
 80048a4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 80048a6:	bf00      	nop
 80048a8:	370c      	adds	r7, #12
 80048aa:	46bd      	mov	sp, r7
 80048ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048b0:	4770      	bx	lr

080048b2 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 80048b2:	b480      	push	{r7}
 80048b4:	b083      	sub	sp, #12
 80048b6:	af00      	add	r7, sp, #0
 80048b8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 80048ba:	bf00      	nop
 80048bc:	370c      	adds	r7, #12
 80048be:	46bd      	mov	sp, r7
 80048c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048c4:	4770      	bx	lr

080048c6 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 80048c6:	b480      	push	{r7}
 80048c8:	b083      	sub	sp, #12
 80048ca:	af00      	add	r7, sp, #0
 80048cc:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 80048ce:	bf00      	nop
 80048d0:	370c      	adds	r7, #12
 80048d2:	46bd      	mov	sp, r7
 80048d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048d8:	4770      	bx	lr

080048da <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 80048da:	b480      	push	{r7}
 80048dc:	b083      	sub	sp, #12
 80048de:	af00      	add	r7, sp, #0
 80048e0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 80048e2:	bf00      	nop
 80048e4:	370c      	adds	r7, #12
 80048e6:	46bd      	mov	sp, r7
 80048e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ec:	4770      	bx	lr

080048ee <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 80048ee:	b480      	push	{r7}
 80048f0:	b083      	sub	sp, #12
 80048f2:	af00      	add	r7, sp, #0
 80048f4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 80048f6:	bf00      	nop
 80048f8:	370c      	adds	r7, #12
 80048fa:	46bd      	mov	sp, r7
 80048fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004900:	4770      	bx	lr

08004902 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8004902:	b480      	push	{r7}
 8004904:	b083      	sub	sp, #12
 8004906:	af00      	add	r7, sp, #0
 8004908:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 800490a:	bf00      	nop
 800490c:	370c      	adds	r7, #12
 800490e:	46bd      	mov	sp, r7
 8004910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004914:	4770      	bx	lr

08004916 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8004916:	b480      	push	{r7}
 8004918:	b083      	sub	sp, #12
 800491a:	af00      	add	r7, sp, #0
 800491c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 800491e:	bf00      	nop
 8004920:	370c      	adds	r7, #12
 8004922:	46bd      	mov	sp, r7
 8004924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004928:	4770      	bx	lr

0800492a <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 800492a:	b480      	push	{r7}
 800492c:	b083      	sub	sp, #12
 800492e:	af00      	add	r7, sp, #0
 8004930:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8004932:	bf00      	nop
 8004934:	370c      	adds	r7, #12
 8004936:	46bd      	mov	sp, r7
 8004938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800493c:	4770      	bx	lr
	...

08004940 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004940:	b480      	push	{r7}
 8004942:	b085      	sub	sp, #20
 8004944:	af00      	add	r7, sp, #0
 8004946:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	f003 0307 	and.w	r3, r3, #7
 800494e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004950:	4b0c      	ldr	r3, [pc, #48]	; (8004984 <__NVIC_SetPriorityGrouping+0x44>)
 8004952:	68db      	ldr	r3, [r3, #12]
 8004954:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004956:	68ba      	ldr	r2, [r7, #8]
 8004958:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800495c:	4013      	ands	r3, r2
 800495e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004964:	68bb      	ldr	r3, [r7, #8]
 8004966:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004968:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800496c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004970:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004972:	4a04      	ldr	r2, [pc, #16]	; (8004984 <__NVIC_SetPriorityGrouping+0x44>)
 8004974:	68bb      	ldr	r3, [r7, #8]
 8004976:	60d3      	str	r3, [r2, #12]
}
 8004978:	bf00      	nop
 800497a:	3714      	adds	r7, #20
 800497c:	46bd      	mov	sp, r7
 800497e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004982:	4770      	bx	lr
 8004984:	e000ed00 	.word	0xe000ed00

08004988 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004988:	b480      	push	{r7}
 800498a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800498c:	4b04      	ldr	r3, [pc, #16]	; (80049a0 <__NVIC_GetPriorityGrouping+0x18>)
 800498e:	68db      	ldr	r3, [r3, #12]
 8004990:	0a1b      	lsrs	r3, r3, #8
 8004992:	f003 0307 	and.w	r3, r3, #7
}
 8004996:	4618      	mov	r0, r3
 8004998:	46bd      	mov	sp, r7
 800499a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800499e:	4770      	bx	lr
 80049a0:	e000ed00 	.word	0xe000ed00

080049a4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80049a4:	b480      	push	{r7}
 80049a6:	b083      	sub	sp, #12
 80049a8:	af00      	add	r7, sp, #0
 80049aa:	4603      	mov	r3, r0
 80049ac:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80049ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	db0b      	blt.n	80049ce <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80049b6:	79fb      	ldrb	r3, [r7, #7]
 80049b8:	f003 021f 	and.w	r2, r3, #31
 80049bc:	4907      	ldr	r1, [pc, #28]	; (80049dc <__NVIC_EnableIRQ+0x38>)
 80049be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80049c2:	095b      	lsrs	r3, r3, #5
 80049c4:	2001      	movs	r0, #1
 80049c6:	fa00 f202 	lsl.w	r2, r0, r2
 80049ca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80049ce:	bf00      	nop
 80049d0:	370c      	adds	r7, #12
 80049d2:	46bd      	mov	sp, r7
 80049d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049d8:	4770      	bx	lr
 80049da:	bf00      	nop
 80049dc:	e000e100 	.word	0xe000e100

080049e0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80049e0:	b480      	push	{r7}
 80049e2:	b083      	sub	sp, #12
 80049e4:	af00      	add	r7, sp, #0
 80049e6:	4603      	mov	r3, r0
 80049e8:	6039      	str	r1, [r7, #0]
 80049ea:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80049ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80049f0:	2b00      	cmp	r3, #0
 80049f2:	db0a      	blt.n	8004a0a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80049f4:	683b      	ldr	r3, [r7, #0]
 80049f6:	b2da      	uxtb	r2, r3
 80049f8:	490c      	ldr	r1, [pc, #48]	; (8004a2c <__NVIC_SetPriority+0x4c>)
 80049fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80049fe:	0112      	lsls	r2, r2, #4
 8004a00:	b2d2      	uxtb	r2, r2
 8004a02:	440b      	add	r3, r1
 8004a04:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004a08:	e00a      	b.n	8004a20 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004a0a:	683b      	ldr	r3, [r7, #0]
 8004a0c:	b2da      	uxtb	r2, r3
 8004a0e:	4908      	ldr	r1, [pc, #32]	; (8004a30 <__NVIC_SetPriority+0x50>)
 8004a10:	79fb      	ldrb	r3, [r7, #7]
 8004a12:	f003 030f 	and.w	r3, r3, #15
 8004a16:	3b04      	subs	r3, #4
 8004a18:	0112      	lsls	r2, r2, #4
 8004a1a:	b2d2      	uxtb	r2, r2
 8004a1c:	440b      	add	r3, r1
 8004a1e:	761a      	strb	r2, [r3, #24]
}
 8004a20:	bf00      	nop
 8004a22:	370c      	adds	r7, #12
 8004a24:	46bd      	mov	sp, r7
 8004a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a2a:	4770      	bx	lr
 8004a2c:	e000e100 	.word	0xe000e100
 8004a30:	e000ed00 	.word	0xe000ed00

08004a34 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004a34:	b480      	push	{r7}
 8004a36:	b089      	sub	sp, #36	; 0x24
 8004a38:	af00      	add	r7, sp, #0
 8004a3a:	60f8      	str	r0, [r7, #12]
 8004a3c:	60b9      	str	r1, [r7, #8]
 8004a3e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	f003 0307 	and.w	r3, r3, #7
 8004a46:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004a48:	69fb      	ldr	r3, [r7, #28]
 8004a4a:	f1c3 0307 	rsb	r3, r3, #7
 8004a4e:	2b04      	cmp	r3, #4
 8004a50:	bf28      	it	cs
 8004a52:	2304      	movcs	r3, #4
 8004a54:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004a56:	69fb      	ldr	r3, [r7, #28]
 8004a58:	3304      	adds	r3, #4
 8004a5a:	2b06      	cmp	r3, #6
 8004a5c:	d902      	bls.n	8004a64 <NVIC_EncodePriority+0x30>
 8004a5e:	69fb      	ldr	r3, [r7, #28]
 8004a60:	3b03      	subs	r3, #3
 8004a62:	e000      	b.n	8004a66 <NVIC_EncodePriority+0x32>
 8004a64:	2300      	movs	r3, #0
 8004a66:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004a68:	f04f 32ff 	mov.w	r2, #4294967295
 8004a6c:	69bb      	ldr	r3, [r7, #24]
 8004a6e:	fa02 f303 	lsl.w	r3, r2, r3
 8004a72:	43da      	mvns	r2, r3
 8004a74:	68bb      	ldr	r3, [r7, #8]
 8004a76:	401a      	ands	r2, r3
 8004a78:	697b      	ldr	r3, [r7, #20]
 8004a7a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004a7c:	f04f 31ff 	mov.w	r1, #4294967295
 8004a80:	697b      	ldr	r3, [r7, #20]
 8004a82:	fa01 f303 	lsl.w	r3, r1, r3
 8004a86:	43d9      	mvns	r1, r3
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004a8c:	4313      	orrs	r3, r2
         );
}
 8004a8e:	4618      	mov	r0, r3
 8004a90:	3724      	adds	r7, #36	; 0x24
 8004a92:	46bd      	mov	sp, r7
 8004a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a98:	4770      	bx	lr
	...

08004a9c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004a9c:	b580      	push	{r7, lr}
 8004a9e:	b082      	sub	sp, #8
 8004aa0:	af00      	add	r7, sp, #0
 8004aa2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	3b01      	subs	r3, #1
 8004aa8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004aac:	d301      	bcc.n	8004ab2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004aae:	2301      	movs	r3, #1
 8004ab0:	e00f      	b.n	8004ad2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004ab2:	4a0a      	ldr	r2, [pc, #40]	; (8004adc <SysTick_Config+0x40>)
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	3b01      	subs	r3, #1
 8004ab8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004aba:	210f      	movs	r1, #15
 8004abc:	f04f 30ff 	mov.w	r0, #4294967295
 8004ac0:	f7ff ff8e 	bl	80049e0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004ac4:	4b05      	ldr	r3, [pc, #20]	; (8004adc <SysTick_Config+0x40>)
 8004ac6:	2200      	movs	r2, #0
 8004ac8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004aca:	4b04      	ldr	r3, [pc, #16]	; (8004adc <SysTick_Config+0x40>)
 8004acc:	2207      	movs	r2, #7
 8004ace:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004ad0:	2300      	movs	r3, #0
}
 8004ad2:	4618      	mov	r0, r3
 8004ad4:	3708      	adds	r7, #8
 8004ad6:	46bd      	mov	sp, r7
 8004ad8:	bd80      	pop	{r7, pc}
 8004ada:	bf00      	nop
 8004adc:	e000e010 	.word	0xe000e010

08004ae0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004ae0:	b580      	push	{r7, lr}
 8004ae2:	b082      	sub	sp, #8
 8004ae4:	af00      	add	r7, sp, #0
 8004ae6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004ae8:	6878      	ldr	r0, [r7, #4]
 8004aea:	f7ff ff29 	bl	8004940 <__NVIC_SetPriorityGrouping>
}
 8004aee:	bf00      	nop
 8004af0:	3708      	adds	r7, #8
 8004af2:	46bd      	mov	sp, r7
 8004af4:	bd80      	pop	{r7, pc}

08004af6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004af6:	b580      	push	{r7, lr}
 8004af8:	b086      	sub	sp, #24
 8004afa:	af00      	add	r7, sp, #0
 8004afc:	4603      	mov	r3, r0
 8004afe:	60b9      	str	r1, [r7, #8]
 8004b00:	607a      	str	r2, [r7, #4]
 8004b02:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004b04:	2300      	movs	r3, #0
 8004b06:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004b08:	f7ff ff3e 	bl	8004988 <__NVIC_GetPriorityGrouping>
 8004b0c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004b0e:	687a      	ldr	r2, [r7, #4]
 8004b10:	68b9      	ldr	r1, [r7, #8]
 8004b12:	6978      	ldr	r0, [r7, #20]
 8004b14:	f7ff ff8e 	bl	8004a34 <NVIC_EncodePriority>
 8004b18:	4602      	mov	r2, r0
 8004b1a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004b1e:	4611      	mov	r1, r2
 8004b20:	4618      	mov	r0, r3
 8004b22:	f7ff ff5d 	bl	80049e0 <__NVIC_SetPriority>
}
 8004b26:	bf00      	nop
 8004b28:	3718      	adds	r7, #24
 8004b2a:	46bd      	mov	sp, r7
 8004b2c:	bd80      	pop	{r7, pc}

08004b2e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004b2e:	b580      	push	{r7, lr}
 8004b30:	b082      	sub	sp, #8
 8004b32:	af00      	add	r7, sp, #0
 8004b34:	4603      	mov	r3, r0
 8004b36:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004b38:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004b3c:	4618      	mov	r0, r3
 8004b3e:	f7ff ff31 	bl	80049a4 <__NVIC_EnableIRQ>
}
 8004b42:	bf00      	nop
 8004b44:	3708      	adds	r7, #8
 8004b46:	46bd      	mov	sp, r7
 8004b48:	bd80      	pop	{r7, pc}

08004b4a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004b4a:	b580      	push	{r7, lr}
 8004b4c:	b082      	sub	sp, #8
 8004b4e:	af00      	add	r7, sp, #0
 8004b50:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004b52:	6878      	ldr	r0, [r7, #4]
 8004b54:	f7ff ffa2 	bl	8004a9c <SysTick_Config>
 8004b58:	4603      	mov	r3, r0
}
 8004b5a:	4618      	mov	r0, r3
 8004b5c:	3708      	adds	r7, #8
 8004b5e:	46bd      	mov	sp, r7
 8004b60:	bd80      	pop	{r7, pc}

08004b62 <HAL_DMA_Abort>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004b62:	b480      	push	{r7}
 8004b64:	b083      	sub	sp, #12
 8004b66:	af00      	add	r7, sp, #0
 8004b68:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8004b70:	2b02      	cmp	r3, #2
 8004b72:	d008      	beq.n	8004b86 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	2204      	movs	r2, #4
 8004b78:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	2200      	movs	r2, #0
 8004b7e:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8004b82:	2301      	movs	r3, #1
 8004b84:	e020      	b.n	8004bc8 <HAL_DMA_Abort+0x66>
  }
  else
  {
    /* Disable DMA IT */
     hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	681a      	ldr	r2, [r3, #0]
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	f022 020e 	bic.w	r2, r2, #14
 8004b94:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	681a      	ldr	r2, [r3, #0]
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	f022 0201 	bic.w	r2, r2, #1
 8004ba4:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004bae:	2101      	movs	r1, #1
 8004bb0:	fa01 f202 	lsl.w	r2, r1, r2
 8004bb4:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY; 
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	2201      	movs	r2, #1
 8004bba:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  
  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	2200      	movs	r2, #0
 8004bc2:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 8004bc6:	2300      	movs	r3, #0
}
 8004bc8:	4618      	mov	r0, r3
 8004bca:	370c      	adds	r7, #12
 8004bcc:	46bd      	mov	sp, r7
 8004bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bd2:	4770      	bx	lr

08004bd4 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8004bd4:	b580      	push	{r7, lr}
 8004bd6:	b084      	sub	sp, #16
 8004bd8:	af00      	add	r7, sp, #0
 8004bda:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004bdc:	2300      	movs	r3, #0
 8004bde:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8004be6:	2b02      	cmp	r3, #2
 8004be8:	d005      	beq.n	8004bf6 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	2204      	movs	r2, #4
 8004bee:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8004bf0:	2301      	movs	r3, #1
 8004bf2:	73fb      	strb	r3, [r7, #15]
 8004bf4:	e027      	b.n	8004c46 <HAL_DMA_Abort_IT+0x72>
  }
  else
  { 
  
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	681a      	ldr	r2, [r3, #0]
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	f022 020e 	bic.w	r2, r2, #14
 8004c04:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	681a      	ldr	r2, [r3, #0]
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	f022 0201 	bic.w	r2, r2, #1
 8004c14:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004c1e:	2101      	movs	r1, #1
 8004c20:	fa01 f202 	lsl.w	r2, r1, r2
 8004c24:	605a      	str	r2, [r3, #4]
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	2201      	movs	r2, #1
 8004c2a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	2200      	movs	r2, #0
 8004c32:	f883 2020 	strb.w	r2, [r3, #32]
    
    /* Call User Abort callback */ 
    if(hdma->XferAbortCallback != NULL)
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004c3a:	2b00      	cmp	r3, #0
 8004c3c:	d003      	beq.n	8004c46 <HAL_DMA_Abort_IT+0x72>
    {
      hdma->XferAbortCallback(hdma);
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004c42:	6878      	ldr	r0, [r7, #4]
 8004c44:	4798      	blx	r3
    } 
  }
  return status;
 8004c46:	7bfb      	ldrb	r3, [r7, #15]
}
 8004c48:	4618      	mov	r0, r3
 8004c4a:	3710      	adds	r7, #16
 8004c4c:	46bd      	mov	sp, r7
 8004c4e:	bd80      	pop	{r7, pc}

08004c50 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004c50:	b480      	push	{r7}
 8004c52:	b087      	sub	sp, #28
 8004c54:	af00      	add	r7, sp, #0
 8004c56:	6078      	str	r0, [r7, #4]
 8004c58:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004c5a:	2300      	movs	r3, #0
 8004c5c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004c5e:	e154      	b.n	8004f0a <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8004c60:	683b      	ldr	r3, [r7, #0]
 8004c62:	681a      	ldr	r2, [r3, #0]
 8004c64:	2101      	movs	r1, #1
 8004c66:	697b      	ldr	r3, [r7, #20]
 8004c68:	fa01 f303 	lsl.w	r3, r1, r3
 8004c6c:	4013      	ands	r3, r2
 8004c6e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	f000 8146 	beq.w	8004f04 <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004c78:	683b      	ldr	r3, [r7, #0]
 8004c7a:	685b      	ldr	r3, [r3, #4]
 8004c7c:	f003 0303 	and.w	r3, r3, #3
 8004c80:	2b01      	cmp	r3, #1
 8004c82:	d005      	beq.n	8004c90 <HAL_GPIO_Init+0x40>
 8004c84:	683b      	ldr	r3, [r7, #0]
 8004c86:	685b      	ldr	r3, [r3, #4]
 8004c88:	f003 0303 	and.w	r3, r3, #3
 8004c8c:	2b02      	cmp	r3, #2
 8004c8e:	d130      	bne.n	8004cf2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	689b      	ldr	r3, [r3, #8]
 8004c94:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8004c96:	697b      	ldr	r3, [r7, #20]
 8004c98:	005b      	lsls	r3, r3, #1
 8004c9a:	2203      	movs	r2, #3
 8004c9c:	fa02 f303 	lsl.w	r3, r2, r3
 8004ca0:	43db      	mvns	r3, r3
 8004ca2:	693a      	ldr	r2, [r7, #16]
 8004ca4:	4013      	ands	r3, r2
 8004ca6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8004ca8:	683b      	ldr	r3, [r7, #0]
 8004caa:	68da      	ldr	r2, [r3, #12]
 8004cac:	697b      	ldr	r3, [r7, #20]
 8004cae:	005b      	lsls	r3, r3, #1
 8004cb0:	fa02 f303 	lsl.w	r3, r2, r3
 8004cb4:	693a      	ldr	r2, [r7, #16]
 8004cb6:	4313      	orrs	r3, r2
 8004cb8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	693a      	ldr	r2, [r7, #16]
 8004cbe:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	685b      	ldr	r3, [r3, #4]
 8004cc4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004cc6:	2201      	movs	r2, #1
 8004cc8:	697b      	ldr	r3, [r7, #20]
 8004cca:	fa02 f303 	lsl.w	r3, r2, r3
 8004cce:	43db      	mvns	r3, r3
 8004cd0:	693a      	ldr	r2, [r7, #16]
 8004cd2:	4013      	ands	r3, r2
 8004cd4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004cd6:	683b      	ldr	r3, [r7, #0]
 8004cd8:	685b      	ldr	r3, [r3, #4]
 8004cda:	091b      	lsrs	r3, r3, #4
 8004cdc:	f003 0201 	and.w	r2, r3, #1
 8004ce0:	697b      	ldr	r3, [r7, #20]
 8004ce2:	fa02 f303 	lsl.w	r3, r2, r3
 8004ce6:	693a      	ldr	r2, [r7, #16]
 8004ce8:	4313      	orrs	r3, r2
 8004cea:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	693a      	ldr	r2, [r7, #16]
 8004cf0:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004cf2:	683b      	ldr	r3, [r7, #0]
 8004cf4:	685b      	ldr	r3, [r3, #4]
 8004cf6:	f003 0303 	and.w	r3, r3, #3
 8004cfa:	2b03      	cmp	r3, #3
 8004cfc:	d017      	beq.n	8004d2e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	68db      	ldr	r3, [r3, #12]
 8004d02:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8004d04:	697b      	ldr	r3, [r7, #20]
 8004d06:	005b      	lsls	r3, r3, #1
 8004d08:	2203      	movs	r2, #3
 8004d0a:	fa02 f303 	lsl.w	r3, r2, r3
 8004d0e:	43db      	mvns	r3, r3
 8004d10:	693a      	ldr	r2, [r7, #16]
 8004d12:	4013      	ands	r3, r2
 8004d14:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8004d16:	683b      	ldr	r3, [r7, #0]
 8004d18:	689a      	ldr	r2, [r3, #8]
 8004d1a:	697b      	ldr	r3, [r7, #20]
 8004d1c:	005b      	lsls	r3, r3, #1
 8004d1e:	fa02 f303 	lsl.w	r3, r2, r3
 8004d22:	693a      	ldr	r2, [r7, #16]
 8004d24:	4313      	orrs	r3, r2
 8004d26:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	693a      	ldr	r2, [r7, #16]
 8004d2c:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004d2e:	683b      	ldr	r3, [r7, #0]
 8004d30:	685b      	ldr	r3, [r3, #4]
 8004d32:	f003 0303 	and.w	r3, r3, #3
 8004d36:	2b02      	cmp	r3, #2
 8004d38:	d123      	bne.n	8004d82 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8004d3a:	697b      	ldr	r3, [r7, #20]
 8004d3c:	08da      	lsrs	r2, r3, #3
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	3208      	adds	r2, #8
 8004d42:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004d46:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8004d48:	697b      	ldr	r3, [r7, #20]
 8004d4a:	f003 0307 	and.w	r3, r3, #7
 8004d4e:	009b      	lsls	r3, r3, #2
 8004d50:	220f      	movs	r2, #15
 8004d52:	fa02 f303 	lsl.w	r3, r2, r3
 8004d56:	43db      	mvns	r3, r3
 8004d58:	693a      	ldr	r2, [r7, #16]
 8004d5a:	4013      	ands	r3, r2
 8004d5c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8004d5e:	683b      	ldr	r3, [r7, #0]
 8004d60:	691a      	ldr	r2, [r3, #16]
 8004d62:	697b      	ldr	r3, [r7, #20]
 8004d64:	f003 0307 	and.w	r3, r3, #7
 8004d68:	009b      	lsls	r3, r3, #2
 8004d6a:	fa02 f303 	lsl.w	r3, r2, r3
 8004d6e:	693a      	ldr	r2, [r7, #16]
 8004d70:	4313      	orrs	r3, r2
 8004d72:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8004d74:	697b      	ldr	r3, [r7, #20]
 8004d76:	08da      	lsrs	r2, r3, #3
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	3208      	adds	r2, #8
 8004d7c:	6939      	ldr	r1, [r7, #16]
 8004d7e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8004d88:	697b      	ldr	r3, [r7, #20]
 8004d8a:	005b      	lsls	r3, r3, #1
 8004d8c:	2203      	movs	r2, #3
 8004d8e:	fa02 f303 	lsl.w	r3, r2, r3
 8004d92:	43db      	mvns	r3, r3
 8004d94:	693a      	ldr	r2, [r7, #16]
 8004d96:	4013      	ands	r3, r2
 8004d98:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8004d9a:	683b      	ldr	r3, [r7, #0]
 8004d9c:	685b      	ldr	r3, [r3, #4]
 8004d9e:	f003 0203 	and.w	r2, r3, #3
 8004da2:	697b      	ldr	r3, [r7, #20]
 8004da4:	005b      	lsls	r3, r3, #1
 8004da6:	fa02 f303 	lsl.w	r3, r2, r3
 8004daa:	693a      	ldr	r2, [r7, #16]
 8004dac:	4313      	orrs	r3, r2
 8004dae:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	693a      	ldr	r2, [r7, #16]
 8004db4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004db6:	683b      	ldr	r3, [r7, #0]
 8004db8:	685b      	ldr	r3, [r3, #4]
 8004dba:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	f000 80a0 	beq.w	8004f04 <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004dc4:	4b58      	ldr	r3, [pc, #352]	; (8004f28 <HAL_GPIO_Init+0x2d8>)
 8004dc6:	699b      	ldr	r3, [r3, #24]
 8004dc8:	4a57      	ldr	r2, [pc, #348]	; (8004f28 <HAL_GPIO_Init+0x2d8>)
 8004dca:	f043 0301 	orr.w	r3, r3, #1
 8004dce:	6193      	str	r3, [r2, #24]
 8004dd0:	4b55      	ldr	r3, [pc, #340]	; (8004f28 <HAL_GPIO_Init+0x2d8>)
 8004dd2:	699b      	ldr	r3, [r3, #24]
 8004dd4:	f003 0301 	and.w	r3, r3, #1
 8004dd8:	60bb      	str	r3, [r7, #8]
 8004dda:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8004ddc:	4a53      	ldr	r2, [pc, #332]	; (8004f2c <HAL_GPIO_Init+0x2dc>)
 8004dde:	697b      	ldr	r3, [r7, #20]
 8004de0:	089b      	lsrs	r3, r3, #2
 8004de2:	3302      	adds	r3, #2
 8004de4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004de8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8004dea:	697b      	ldr	r3, [r7, #20]
 8004dec:	f003 0303 	and.w	r3, r3, #3
 8004df0:	009b      	lsls	r3, r3, #2
 8004df2:	220f      	movs	r2, #15
 8004df4:	fa02 f303 	lsl.w	r3, r2, r3
 8004df8:	43db      	mvns	r3, r3
 8004dfa:	693a      	ldr	r2, [r7, #16]
 8004dfc:	4013      	ands	r3, r2
 8004dfe:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8004e06:	d019      	beq.n	8004e3c <HAL_GPIO_Init+0x1ec>
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	4a49      	ldr	r2, [pc, #292]	; (8004f30 <HAL_GPIO_Init+0x2e0>)
 8004e0c:	4293      	cmp	r3, r2
 8004e0e:	d013      	beq.n	8004e38 <HAL_GPIO_Init+0x1e8>
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	4a48      	ldr	r2, [pc, #288]	; (8004f34 <HAL_GPIO_Init+0x2e4>)
 8004e14:	4293      	cmp	r3, r2
 8004e16:	d00d      	beq.n	8004e34 <HAL_GPIO_Init+0x1e4>
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	4a47      	ldr	r2, [pc, #284]	; (8004f38 <HAL_GPIO_Init+0x2e8>)
 8004e1c:	4293      	cmp	r3, r2
 8004e1e:	d007      	beq.n	8004e30 <HAL_GPIO_Init+0x1e0>
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	4a46      	ldr	r2, [pc, #280]	; (8004f3c <HAL_GPIO_Init+0x2ec>)
 8004e24:	4293      	cmp	r3, r2
 8004e26:	d101      	bne.n	8004e2c <HAL_GPIO_Init+0x1dc>
 8004e28:	2304      	movs	r3, #4
 8004e2a:	e008      	b.n	8004e3e <HAL_GPIO_Init+0x1ee>
 8004e2c:	2305      	movs	r3, #5
 8004e2e:	e006      	b.n	8004e3e <HAL_GPIO_Init+0x1ee>
 8004e30:	2303      	movs	r3, #3
 8004e32:	e004      	b.n	8004e3e <HAL_GPIO_Init+0x1ee>
 8004e34:	2302      	movs	r3, #2
 8004e36:	e002      	b.n	8004e3e <HAL_GPIO_Init+0x1ee>
 8004e38:	2301      	movs	r3, #1
 8004e3a:	e000      	b.n	8004e3e <HAL_GPIO_Init+0x1ee>
 8004e3c:	2300      	movs	r3, #0
 8004e3e:	697a      	ldr	r2, [r7, #20]
 8004e40:	f002 0203 	and.w	r2, r2, #3
 8004e44:	0092      	lsls	r2, r2, #2
 8004e46:	4093      	lsls	r3, r2
 8004e48:	693a      	ldr	r2, [r7, #16]
 8004e4a:	4313      	orrs	r3, r2
 8004e4c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8004e4e:	4937      	ldr	r1, [pc, #220]	; (8004f2c <HAL_GPIO_Init+0x2dc>)
 8004e50:	697b      	ldr	r3, [r7, #20]
 8004e52:	089b      	lsrs	r3, r3, #2
 8004e54:	3302      	adds	r3, #2
 8004e56:	693a      	ldr	r2, [r7, #16]
 8004e58:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004e5c:	4b38      	ldr	r3, [pc, #224]	; (8004f40 <HAL_GPIO_Init+0x2f0>)
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	43db      	mvns	r3, r3
 8004e66:	693a      	ldr	r2, [r7, #16]
 8004e68:	4013      	ands	r3, r2
 8004e6a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8004e6c:	683b      	ldr	r3, [r7, #0]
 8004e6e:	685b      	ldr	r3, [r3, #4]
 8004e70:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	d003      	beq.n	8004e80 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 8004e78:	693a      	ldr	r2, [r7, #16]
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	4313      	orrs	r3, r2
 8004e7e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8004e80:	4a2f      	ldr	r2, [pc, #188]	; (8004f40 <HAL_GPIO_Init+0x2f0>)
 8004e82:	693b      	ldr	r3, [r7, #16]
 8004e84:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8004e86:	4b2e      	ldr	r3, [pc, #184]	; (8004f40 <HAL_GPIO_Init+0x2f0>)
 8004e88:	685b      	ldr	r3, [r3, #4]
 8004e8a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	43db      	mvns	r3, r3
 8004e90:	693a      	ldr	r2, [r7, #16]
 8004e92:	4013      	ands	r3, r2
 8004e94:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8004e96:	683b      	ldr	r3, [r7, #0]
 8004e98:	685b      	ldr	r3, [r3, #4]
 8004e9a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	d003      	beq.n	8004eaa <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 8004ea2:	693a      	ldr	r2, [r7, #16]
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	4313      	orrs	r3, r2
 8004ea8:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8004eaa:	4a25      	ldr	r2, [pc, #148]	; (8004f40 <HAL_GPIO_Init+0x2f0>)
 8004eac:	693b      	ldr	r3, [r7, #16]
 8004eae:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004eb0:	4b23      	ldr	r3, [pc, #140]	; (8004f40 <HAL_GPIO_Init+0x2f0>)
 8004eb2:	689b      	ldr	r3, [r3, #8]
 8004eb4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	43db      	mvns	r3, r3
 8004eba:	693a      	ldr	r2, [r7, #16]
 8004ebc:	4013      	ands	r3, r2
 8004ebe:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8004ec0:	683b      	ldr	r3, [r7, #0]
 8004ec2:	685b      	ldr	r3, [r3, #4]
 8004ec4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004ec8:	2b00      	cmp	r3, #0
 8004eca:	d003      	beq.n	8004ed4 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 8004ecc:	693a      	ldr	r2, [r7, #16]
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	4313      	orrs	r3, r2
 8004ed2:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8004ed4:	4a1a      	ldr	r2, [pc, #104]	; (8004f40 <HAL_GPIO_Init+0x2f0>)
 8004ed6:	693b      	ldr	r3, [r7, #16]
 8004ed8:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004eda:	4b19      	ldr	r3, [pc, #100]	; (8004f40 <HAL_GPIO_Init+0x2f0>)
 8004edc:	68db      	ldr	r3, [r3, #12]
 8004ede:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	43db      	mvns	r3, r3
 8004ee4:	693a      	ldr	r2, [r7, #16]
 8004ee6:	4013      	ands	r3, r2
 8004ee8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8004eea:	683b      	ldr	r3, [r7, #0]
 8004eec:	685b      	ldr	r3, [r3, #4]
 8004eee:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d003      	beq.n	8004efe <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8004ef6:	693a      	ldr	r2, [r7, #16]
 8004ef8:	68fb      	ldr	r3, [r7, #12]
 8004efa:	4313      	orrs	r3, r2
 8004efc:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8004efe:	4a10      	ldr	r2, [pc, #64]	; (8004f40 <HAL_GPIO_Init+0x2f0>)
 8004f00:	693b      	ldr	r3, [r7, #16]
 8004f02:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8004f04:	697b      	ldr	r3, [r7, #20]
 8004f06:	3301      	adds	r3, #1
 8004f08:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004f0a:	683b      	ldr	r3, [r7, #0]
 8004f0c:	681a      	ldr	r2, [r3, #0]
 8004f0e:	697b      	ldr	r3, [r7, #20]
 8004f10:	fa22 f303 	lsr.w	r3, r2, r3
 8004f14:	2b00      	cmp	r3, #0
 8004f16:	f47f aea3 	bne.w	8004c60 <HAL_GPIO_Init+0x10>
  }
}
 8004f1a:	bf00      	nop
 8004f1c:	bf00      	nop
 8004f1e:	371c      	adds	r7, #28
 8004f20:	46bd      	mov	sp, r7
 8004f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f26:	4770      	bx	lr
 8004f28:	40021000 	.word	0x40021000
 8004f2c:	40010000 	.word	0x40010000
 8004f30:	48000400 	.word	0x48000400
 8004f34:	48000800 	.word	0x48000800
 8004f38:	48000c00 	.word	0x48000c00
 8004f3c:	48001000 	.word	0x48001000
 8004f40:	40010400 	.word	0x40010400

08004f44 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004f44:	b480      	push	{r7}
 8004f46:	b085      	sub	sp, #20
 8004f48:	af00      	add	r7, sp, #0
 8004f4a:	6078      	str	r0, [r7, #4]
 8004f4c:	460b      	mov	r3, r1
 8004f4e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	691a      	ldr	r2, [r3, #16]
 8004f54:	887b      	ldrh	r3, [r7, #2]
 8004f56:	4013      	ands	r3, r2
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	d002      	beq.n	8004f62 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004f5c:	2301      	movs	r3, #1
 8004f5e:	73fb      	strb	r3, [r7, #15]
 8004f60:	e001      	b.n	8004f66 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004f62:	2300      	movs	r3, #0
 8004f64:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004f66:	7bfb      	ldrb	r3, [r7, #15]
}
 8004f68:	4618      	mov	r0, r3
 8004f6a:	3714      	adds	r7, #20
 8004f6c:	46bd      	mov	sp, r7
 8004f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f72:	4770      	bx	lr

08004f74 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004f74:	b480      	push	{r7}
 8004f76:	b083      	sub	sp, #12
 8004f78:	af00      	add	r7, sp, #0
 8004f7a:	6078      	str	r0, [r7, #4]
 8004f7c:	460b      	mov	r3, r1
 8004f7e:	807b      	strh	r3, [r7, #2]
 8004f80:	4613      	mov	r3, r2
 8004f82:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004f84:	787b      	ldrb	r3, [r7, #1]
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	d003      	beq.n	8004f92 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004f8a:	887a      	ldrh	r2, [r7, #2]
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004f90:	e002      	b.n	8004f98 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004f92:	887a      	ldrh	r2, [r7, #2]
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	629a      	str	r2, [r3, #40]	; 0x28
}
 8004f98:	bf00      	nop
 8004f9a:	370c      	adds	r7, #12
 8004f9c:	46bd      	mov	sp, r7
 8004f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fa2:	4770      	bx	lr

08004fa4 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F3 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004fa4:	b480      	push	{r7}
 8004fa6:	b085      	sub	sp, #20
 8004fa8:	af00      	add	r7, sp, #0
 8004faa:	6078      	str	r0, [r7, #4]
 8004fac:	460b      	mov	r3, r1
 8004fae:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	695b      	ldr	r3, [r3, #20]
 8004fb4:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004fb6:	887a      	ldrh	r2, [r7, #2]
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	4013      	ands	r3, r2
 8004fbc:	041a      	lsls	r2, r3, #16
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	43d9      	mvns	r1, r3
 8004fc2:	887b      	ldrh	r3, [r7, #2]
 8004fc4:	400b      	ands	r3, r1
 8004fc6:	431a      	orrs	r2, r3
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	619a      	str	r2, [r3, #24]
}
 8004fcc:	bf00      	nop
 8004fce:	3714      	adds	r7, #20
 8004fd0:	46bd      	mov	sp, r7
 8004fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fd6:	4770      	bx	lr

08004fd8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004fd8:	b580      	push	{r7, lr}
 8004fda:	b082      	sub	sp, #8
 8004fdc:	af00      	add	r7, sp, #0
 8004fde:	4603      	mov	r3, r0
 8004fe0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8004fe2:	4b08      	ldr	r3, [pc, #32]	; (8005004 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004fe4:	695a      	ldr	r2, [r3, #20]
 8004fe6:	88fb      	ldrh	r3, [r7, #6]
 8004fe8:	4013      	ands	r3, r2
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d006      	beq.n	8004ffc <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004fee:	4a05      	ldr	r2, [pc, #20]	; (8005004 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004ff0:	88fb      	ldrh	r3, [r7, #6]
 8004ff2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004ff4:	88fb      	ldrh	r3, [r7, #6]
 8004ff6:	4618      	mov	r0, r3
 8004ff8:	f7fd fc88 	bl	800290c <HAL_GPIO_EXTI_Callback>
  }
}
 8004ffc:	bf00      	nop
 8004ffe:	3708      	adds	r7, #8
 8005000:	46bd      	mov	sp, r7
 8005002:	bd80      	pop	{r7, pc}
 8005004:	40010400 	.word	0x40010400

08005008 <HAL_PWR_EnableBkUpAccess>:
  * @note  If the HSE divided by 32 is used as the RTC clock, the
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8005008:	b480      	push	{r7}
 800500a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR, PWR_CR_DBP);  
 800500c:	4b05      	ldr	r3, [pc, #20]	; (8005024 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	4a04      	ldr	r2, [pc, #16]	; (8005024 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8005012:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005016:	6013      	str	r3, [r2, #0]
}
 8005018:	bf00      	nop
 800501a:	46bd      	mov	sp, r7
 800501c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005020:	4770      	bx	lr
 8005022:	bf00      	nop
 8005024:	40007000 	.word	0x40007000

08005028 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005028:	b580      	push	{r7, lr}
 800502a:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 800502e:	af00      	add	r7, sp, #0
 8005030:	1d3b      	adds	r3, r7, #4
 8005032:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005034:	1d3b      	adds	r3, r7, #4
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	2b00      	cmp	r3, #0
 800503a:	d102      	bne.n	8005042 <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 800503c:	2301      	movs	r3, #1
 800503e:	f000 bef4 	b.w	8005e2a <HAL_RCC_OscConfig+0xe02>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005042:	1d3b      	adds	r3, r7, #4
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	f003 0301 	and.w	r3, r3, #1
 800504c:	2b00      	cmp	r3, #0
 800504e:	f000 816a 	beq.w	8005326 <HAL_RCC_OscConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8005052:	4bb3      	ldr	r3, [pc, #716]	; (8005320 <HAL_RCC_OscConfig+0x2f8>)
 8005054:	685b      	ldr	r3, [r3, #4]
 8005056:	f003 030c 	and.w	r3, r3, #12
 800505a:	2b04      	cmp	r3, #4
 800505c:	d00c      	beq.n	8005078 <HAL_RCC_OscConfig+0x50>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800505e:	4bb0      	ldr	r3, [pc, #704]	; (8005320 <HAL_RCC_OscConfig+0x2f8>)
 8005060:	685b      	ldr	r3, [r3, #4]
 8005062:	f003 030c 	and.w	r3, r3, #12
 8005066:	2b08      	cmp	r3, #8
 8005068:	d159      	bne.n	800511e <HAL_RCC_OscConfig+0xf6>
 800506a:	4bad      	ldr	r3, [pc, #692]	; (8005320 <HAL_RCC_OscConfig+0x2f8>)
 800506c:	685b      	ldr	r3, [r3, #4]
 800506e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005072:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005076:	d152      	bne.n	800511e <HAL_RCC_OscConfig+0xf6>
 8005078:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800507c:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005080:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 8005084:	fa93 f3a3 	rbit	r3, r3
 8005088:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
  return result;
 800508c:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005090:	fab3 f383 	clz	r3, r3
 8005094:	b2db      	uxtb	r3, r3
 8005096:	095b      	lsrs	r3, r3, #5
 8005098:	b2db      	uxtb	r3, r3
 800509a:	f043 0301 	orr.w	r3, r3, #1
 800509e:	b2db      	uxtb	r3, r3
 80050a0:	2b01      	cmp	r3, #1
 80050a2:	d102      	bne.n	80050aa <HAL_RCC_OscConfig+0x82>
 80050a4:	4b9e      	ldr	r3, [pc, #632]	; (8005320 <HAL_RCC_OscConfig+0x2f8>)
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	e015      	b.n	80050d6 <HAL_RCC_OscConfig+0xae>
 80050aa:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80050ae:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80050b2:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 80050b6:	fa93 f3a3 	rbit	r3, r3
 80050ba:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 80050be:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80050c2:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 80050c6:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 80050ca:	fa93 f3a3 	rbit	r3, r3
 80050ce:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 80050d2:	4b93      	ldr	r3, [pc, #588]	; (8005320 <HAL_RCC_OscConfig+0x2f8>)
 80050d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050d6:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80050da:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 80050de:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 80050e2:	fa92 f2a2 	rbit	r2, r2
 80050e6:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 80050ea:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 80050ee:	fab2 f282 	clz	r2, r2
 80050f2:	b2d2      	uxtb	r2, r2
 80050f4:	f042 0220 	orr.w	r2, r2, #32
 80050f8:	b2d2      	uxtb	r2, r2
 80050fa:	f002 021f 	and.w	r2, r2, #31
 80050fe:	2101      	movs	r1, #1
 8005100:	fa01 f202 	lsl.w	r2, r1, r2
 8005104:	4013      	ands	r3, r2
 8005106:	2b00      	cmp	r3, #0
 8005108:	f000 810c 	beq.w	8005324 <HAL_RCC_OscConfig+0x2fc>
 800510c:	1d3b      	adds	r3, r7, #4
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	685b      	ldr	r3, [r3, #4]
 8005112:	2b00      	cmp	r3, #0
 8005114:	f040 8106 	bne.w	8005324 <HAL_RCC_OscConfig+0x2fc>
      {
        return HAL_ERROR;
 8005118:	2301      	movs	r3, #1
 800511a:	f000 be86 	b.w	8005e2a <HAL_RCC_OscConfig+0xe02>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800511e:	1d3b      	adds	r3, r7, #4
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	685b      	ldr	r3, [r3, #4]
 8005124:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005128:	d106      	bne.n	8005138 <HAL_RCC_OscConfig+0x110>
 800512a:	4b7d      	ldr	r3, [pc, #500]	; (8005320 <HAL_RCC_OscConfig+0x2f8>)
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	4a7c      	ldr	r2, [pc, #496]	; (8005320 <HAL_RCC_OscConfig+0x2f8>)
 8005130:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005134:	6013      	str	r3, [r2, #0]
 8005136:	e030      	b.n	800519a <HAL_RCC_OscConfig+0x172>
 8005138:	1d3b      	adds	r3, r7, #4
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	685b      	ldr	r3, [r3, #4]
 800513e:	2b00      	cmp	r3, #0
 8005140:	d10c      	bne.n	800515c <HAL_RCC_OscConfig+0x134>
 8005142:	4b77      	ldr	r3, [pc, #476]	; (8005320 <HAL_RCC_OscConfig+0x2f8>)
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	4a76      	ldr	r2, [pc, #472]	; (8005320 <HAL_RCC_OscConfig+0x2f8>)
 8005148:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800514c:	6013      	str	r3, [r2, #0]
 800514e:	4b74      	ldr	r3, [pc, #464]	; (8005320 <HAL_RCC_OscConfig+0x2f8>)
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	4a73      	ldr	r2, [pc, #460]	; (8005320 <HAL_RCC_OscConfig+0x2f8>)
 8005154:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005158:	6013      	str	r3, [r2, #0]
 800515a:	e01e      	b.n	800519a <HAL_RCC_OscConfig+0x172>
 800515c:	1d3b      	adds	r3, r7, #4
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	685b      	ldr	r3, [r3, #4]
 8005162:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005166:	d10c      	bne.n	8005182 <HAL_RCC_OscConfig+0x15a>
 8005168:	4b6d      	ldr	r3, [pc, #436]	; (8005320 <HAL_RCC_OscConfig+0x2f8>)
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	4a6c      	ldr	r2, [pc, #432]	; (8005320 <HAL_RCC_OscConfig+0x2f8>)
 800516e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005172:	6013      	str	r3, [r2, #0]
 8005174:	4b6a      	ldr	r3, [pc, #424]	; (8005320 <HAL_RCC_OscConfig+0x2f8>)
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	4a69      	ldr	r2, [pc, #420]	; (8005320 <HAL_RCC_OscConfig+0x2f8>)
 800517a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800517e:	6013      	str	r3, [r2, #0]
 8005180:	e00b      	b.n	800519a <HAL_RCC_OscConfig+0x172>
 8005182:	4b67      	ldr	r3, [pc, #412]	; (8005320 <HAL_RCC_OscConfig+0x2f8>)
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	4a66      	ldr	r2, [pc, #408]	; (8005320 <HAL_RCC_OscConfig+0x2f8>)
 8005188:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800518c:	6013      	str	r3, [r2, #0]
 800518e:	4b64      	ldr	r3, [pc, #400]	; (8005320 <HAL_RCC_OscConfig+0x2f8>)
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	4a63      	ldr	r2, [pc, #396]	; (8005320 <HAL_RCC_OscConfig+0x2f8>)
 8005194:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005198:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800519a:	4b61      	ldr	r3, [pc, #388]	; (8005320 <HAL_RCC_OscConfig+0x2f8>)
 800519c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800519e:	f023 020f 	bic.w	r2, r3, #15
 80051a2:	1d3b      	adds	r3, r7, #4
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	689b      	ldr	r3, [r3, #8]
 80051a8:	495d      	ldr	r1, [pc, #372]	; (8005320 <HAL_RCC_OscConfig+0x2f8>)
 80051aa:	4313      	orrs	r3, r2
 80051ac:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80051ae:	1d3b      	adds	r3, r7, #4
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	685b      	ldr	r3, [r3, #4]
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	d059      	beq.n	800526c <HAL_RCC_OscConfig+0x244>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80051b8:	f7fe fd46 	bl	8003c48 <HAL_GetTick>
 80051bc:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80051c0:	e00a      	b.n	80051d8 <HAL_RCC_OscConfig+0x1b0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80051c2:	f7fe fd41 	bl	8003c48 <HAL_GetTick>
 80051c6:	4602      	mov	r2, r0
 80051c8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80051cc:	1ad3      	subs	r3, r2, r3
 80051ce:	2b64      	cmp	r3, #100	; 0x64
 80051d0:	d902      	bls.n	80051d8 <HAL_RCC_OscConfig+0x1b0>
          {
            return HAL_TIMEOUT;
 80051d2:	2303      	movs	r3, #3
 80051d4:	f000 be29 	b.w	8005e2a <HAL_RCC_OscConfig+0xe02>
 80051d8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80051dc:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80051e0:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 80051e4:	fa93 f3a3 	rbit	r3, r3
 80051e8:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 80051ec:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80051f0:	fab3 f383 	clz	r3, r3
 80051f4:	b2db      	uxtb	r3, r3
 80051f6:	095b      	lsrs	r3, r3, #5
 80051f8:	b2db      	uxtb	r3, r3
 80051fa:	f043 0301 	orr.w	r3, r3, #1
 80051fe:	b2db      	uxtb	r3, r3
 8005200:	2b01      	cmp	r3, #1
 8005202:	d102      	bne.n	800520a <HAL_RCC_OscConfig+0x1e2>
 8005204:	4b46      	ldr	r3, [pc, #280]	; (8005320 <HAL_RCC_OscConfig+0x2f8>)
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	e015      	b.n	8005236 <HAL_RCC_OscConfig+0x20e>
 800520a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800520e:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005212:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 8005216:	fa93 f3a3 	rbit	r3, r3
 800521a:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 800521e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005222:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8005226:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 800522a:	fa93 f3a3 	rbit	r3, r3
 800522e:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 8005232:	4b3b      	ldr	r3, [pc, #236]	; (8005320 <HAL_RCC_OscConfig+0x2f8>)
 8005234:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005236:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800523a:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 800523e:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8005242:	fa92 f2a2 	rbit	r2, r2
 8005246:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 800524a:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 800524e:	fab2 f282 	clz	r2, r2
 8005252:	b2d2      	uxtb	r2, r2
 8005254:	f042 0220 	orr.w	r2, r2, #32
 8005258:	b2d2      	uxtb	r2, r2
 800525a:	f002 021f 	and.w	r2, r2, #31
 800525e:	2101      	movs	r1, #1
 8005260:	fa01 f202 	lsl.w	r2, r1, r2
 8005264:	4013      	ands	r3, r2
 8005266:	2b00      	cmp	r3, #0
 8005268:	d0ab      	beq.n	80051c2 <HAL_RCC_OscConfig+0x19a>
 800526a:	e05c      	b.n	8005326 <HAL_RCC_OscConfig+0x2fe>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800526c:	f7fe fcec 	bl	8003c48 <HAL_GetTick>
 8005270:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005274:	e00a      	b.n	800528c <HAL_RCC_OscConfig+0x264>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005276:	f7fe fce7 	bl	8003c48 <HAL_GetTick>
 800527a:	4602      	mov	r2, r0
 800527c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005280:	1ad3      	subs	r3, r2, r3
 8005282:	2b64      	cmp	r3, #100	; 0x64
 8005284:	d902      	bls.n	800528c <HAL_RCC_OscConfig+0x264>
          {
            return HAL_TIMEOUT;
 8005286:	2303      	movs	r3, #3
 8005288:	f000 bdcf 	b.w	8005e2a <HAL_RCC_OscConfig+0xe02>
 800528c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005290:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005294:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 8005298:	fa93 f3a3 	rbit	r3, r3
 800529c:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 80052a0:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80052a4:	fab3 f383 	clz	r3, r3
 80052a8:	b2db      	uxtb	r3, r3
 80052aa:	095b      	lsrs	r3, r3, #5
 80052ac:	b2db      	uxtb	r3, r3
 80052ae:	f043 0301 	orr.w	r3, r3, #1
 80052b2:	b2db      	uxtb	r3, r3
 80052b4:	2b01      	cmp	r3, #1
 80052b6:	d102      	bne.n	80052be <HAL_RCC_OscConfig+0x296>
 80052b8:	4b19      	ldr	r3, [pc, #100]	; (8005320 <HAL_RCC_OscConfig+0x2f8>)
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	e015      	b.n	80052ea <HAL_RCC_OscConfig+0x2c2>
 80052be:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80052c2:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80052c6:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 80052ca:	fa93 f3a3 	rbit	r3, r3
 80052ce:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 80052d2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80052d6:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 80052da:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 80052de:	fa93 f3a3 	rbit	r3, r3
 80052e2:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 80052e6:	4b0e      	ldr	r3, [pc, #56]	; (8005320 <HAL_RCC_OscConfig+0x2f8>)
 80052e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052ea:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80052ee:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 80052f2:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 80052f6:	fa92 f2a2 	rbit	r2, r2
 80052fa:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 80052fe:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 8005302:	fab2 f282 	clz	r2, r2
 8005306:	b2d2      	uxtb	r2, r2
 8005308:	f042 0220 	orr.w	r2, r2, #32
 800530c:	b2d2      	uxtb	r2, r2
 800530e:	f002 021f 	and.w	r2, r2, #31
 8005312:	2101      	movs	r1, #1
 8005314:	fa01 f202 	lsl.w	r2, r1, r2
 8005318:	4013      	ands	r3, r2
 800531a:	2b00      	cmp	r3, #0
 800531c:	d1ab      	bne.n	8005276 <HAL_RCC_OscConfig+0x24e>
 800531e:	e002      	b.n	8005326 <HAL_RCC_OscConfig+0x2fe>
 8005320:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005324:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005326:	1d3b      	adds	r3, r7, #4
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	f003 0302 	and.w	r3, r3, #2
 8005330:	2b00      	cmp	r3, #0
 8005332:	f000 816f 	beq.w	8005614 <HAL_RCC_OscConfig+0x5ec>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8005336:	4bd0      	ldr	r3, [pc, #832]	; (8005678 <HAL_RCC_OscConfig+0x650>)
 8005338:	685b      	ldr	r3, [r3, #4]
 800533a:	f003 030c 	and.w	r3, r3, #12
 800533e:	2b00      	cmp	r3, #0
 8005340:	d00b      	beq.n	800535a <HAL_RCC_OscConfig+0x332>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8005342:	4bcd      	ldr	r3, [pc, #820]	; (8005678 <HAL_RCC_OscConfig+0x650>)
 8005344:	685b      	ldr	r3, [r3, #4]
 8005346:	f003 030c 	and.w	r3, r3, #12
 800534a:	2b08      	cmp	r3, #8
 800534c:	d16c      	bne.n	8005428 <HAL_RCC_OscConfig+0x400>
 800534e:	4bca      	ldr	r3, [pc, #808]	; (8005678 <HAL_RCC_OscConfig+0x650>)
 8005350:	685b      	ldr	r3, [r3, #4]
 8005352:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005356:	2b00      	cmp	r3, #0
 8005358:	d166      	bne.n	8005428 <HAL_RCC_OscConfig+0x400>
 800535a:	2302      	movs	r3, #2
 800535c:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005360:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 8005364:	fa93 f3a3 	rbit	r3, r3
 8005368:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 800536c:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005370:	fab3 f383 	clz	r3, r3
 8005374:	b2db      	uxtb	r3, r3
 8005376:	095b      	lsrs	r3, r3, #5
 8005378:	b2db      	uxtb	r3, r3
 800537a:	f043 0301 	orr.w	r3, r3, #1
 800537e:	b2db      	uxtb	r3, r3
 8005380:	2b01      	cmp	r3, #1
 8005382:	d102      	bne.n	800538a <HAL_RCC_OscConfig+0x362>
 8005384:	4bbc      	ldr	r3, [pc, #752]	; (8005678 <HAL_RCC_OscConfig+0x650>)
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	e013      	b.n	80053b2 <HAL_RCC_OscConfig+0x38a>
 800538a:	2302      	movs	r3, #2
 800538c:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005390:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 8005394:	fa93 f3a3 	rbit	r3, r3
 8005398:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 800539c:	2302      	movs	r3, #2
 800539e:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 80053a2:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 80053a6:	fa93 f3a3 	rbit	r3, r3
 80053aa:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 80053ae:	4bb2      	ldr	r3, [pc, #712]	; (8005678 <HAL_RCC_OscConfig+0x650>)
 80053b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053b2:	2202      	movs	r2, #2
 80053b4:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 80053b8:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 80053bc:	fa92 f2a2 	rbit	r2, r2
 80053c0:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 80053c4:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 80053c8:	fab2 f282 	clz	r2, r2
 80053cc:	b2d2      	uxtb	r2, r2
 80053ce:	f042 0220 	orr.w	r2, r2, #32
 80053d2:	b2d2      	uxtb	r2, r2
 80053d4:	f002 021f 	and.w	r2, r2, #31
 80053d8:	2101      	movs	r1, #1
 80053da:	fa01 f202 	lsl.w	r2, r1, r2
 80053de:	4013      	ands	r3, r2
 80053e0:	2b00      	cmp	r3, #0
 80053e2:	d007      	beq.n	80053f4 <HAL_RCC_OscConfig+0x3cc>
 80053e4:	1d3b      	adds	r3, r7, #4
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	691b      	ldr	r3, [r3, #16]
 80053ea:	2b01      	cmp	r3, #1
 80053ec:	d002      	beq.n	80053f4 <HAL_RCC_OscConfig+0x3cc>
      {
        return HAL_ERROR;
 80053ee:	2301      	movs	r3, #1
 80053f0:	f000 bd1b 	b.w	8005e2a <HAL_RCC_OscConfig+0xe02>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80053f4:	4ba0      	ldr	r3, [pc, #640]	; (8005678 <HAL_RCC_OscConfig+0x650>)
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80053fc:	1d3b      	adds	r3, r7, #4
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	695b      	ldr	r3, [r3, #20]
 8005402:	21f8      	movs	r1, #248	; 0xf8
 8005404:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005408:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 800540c:	fa91 f1a1 	rbit	r1, r1
 8005410:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 8005414:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 8005418:	fab1 f181 	clz	r1, r1
 800541c:	b2c9      	uxtb	r1, r1
 800541e:	408b      	lsls	r3, r1
 8005420:	4995      	ldr	r1, [pc, #596]	; (8005678 <HAL_RCC_OscConfig+0x650>)
 8005422:	4313      	orrs	r3, r2
 8005424:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005426:	e0f5      	b.n	8005614 <HAL_RCC_OscConfig+0x5ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005428:	1d3b      	adds	r3, r7, #4
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	691b      	ldr	r3, [r3, #16]
 800542e:	2b00      	cmp	r3, #0
 8005430:	f000 8085 	beq.w	800553e <HAL_RCC_OscConfig+0x516>
 8005434:	2301      	movs	r3, #1
 8005436:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800543a:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 800543e:	fa93 f3a3 	rbit	r3, r3
 8005442:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 8005446:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800544a:	fab3 f383 	clz	r3, r3
 800544e:	b2db      	uxtb	r3, r3
 8005450:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8005454:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8005458:	009b      	lsls	r3, r3, #2
 800545a:	461a      	mov	r2, r3
 800545c:	2301      	movs	r3, #1
 800545e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005460:	f7fe fbf2 	bl	8003c48 <HAL_GetTick>
 8005464:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005468:	e00a      	b.n	8005480 <HAL_RCC_OscConfig+0x458>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800546a:	f7fe fbed 	bl	8003c48 <HAL_GetTick>
 800546e:	4602      	mov	r2, r0
 8005470:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005474:	1ad3      	subs	r3, r2, r3
 8005476:	2b02      	cmp	r3, #2
 8005478:	d902      	bls.n	8005480 <HAL_RCC_OscConfig+0x458>
          {
            return HAL_TIMEOUT;
 800547a:	2303      	movs	r3, #3
 800547c:	f000 bcd5 	b.w	8005e2a <HAL_RCC_OscConfig+0xe02>
 8005480:	2302      	movs	r3, #2
 8005482:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005486:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 800548a:	fa93 f3a3 	rbit	r3, r3
 800548e:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 8005492:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005496:	fab3 f383 	clz	r3, r3
 800549a:	b2db      	uxtb	r3, r3
 800549c:	095b      	lsrs	r3, r3, #5
 800549e:	b2db      	uxtb	r3, r3
 80054a0:	f043 0301 	orr.w	r3, r3, #1
 80054a4:	b2db      	uxtb	r3, r3
 80054a6:	2b01      	cmp	r3, #1
 80054a8:	d102      	bne.n	80054b0 <HAL_RCC_OscConfig+0x488>
 80054aa:	4b73      	ldr	r3, [pc, #460]	; (8005678 <HAL_RCC_OscConfig+0x650>)
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	e013      	b.n	80054d8 <HAL_RCC_OscConfig+0x4b0>
 80054b0:	2302      	movs	r3, #2
 80054b2:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80054b6:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 80054ba:	fa93 f3a3 	rbit	r3, r3
 80054be:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 80054c2:	2302      	movs	r3, #2
 80054c4:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 80054c8:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 80054cc:	fa93 f3a3 	rbit	r3, r3
 80054d0:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 80054d4:	4b68      	ldr	r3, [pc, #416]	; (8005678 <HAL_RCC_OscConfig+0x650>)
 80054d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054d8:	2202      	movs	r2, #2
 80054da:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 80054de:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 80054e2:	fa92 f2a2 	rbit	r2, r2
 80054e6:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 80054ea:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 80054ee:	fab2 f282 	clz	r2, r2
 80054f2:	b2d2      	uxtb	r2, r2
 80054f4:	f042 0220 	orr.w	r2, r2, #32
 80054f8:	b2d2      	uxtb	r2, r2
 80054fa:	f002 021f 	and.w	r2, r2, #31
 80054fe:	2101      	movs	r1, #1
 8005500:	fa01 f202 	lsl.w	r2, r1, r2
 8005504:	4013      	ands	r3, r2
 8005506:	2b00      	cmp	r3, #0
 8005508:	d0af      	beq.n	800546a <HAL_RCC_OscConfig+0x442>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800550a:	4b5b      	ldr	r3, [pc, #364]	; (8005678 <HAL_RCC_OscConfig+0x650>)
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005512:	1d3b      	adds	r3, r7, #4
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	695b      	ldr	r3, [r3, #20]
 8005518:	21f8      	movs	r1, #248	; 0xf8
 800551a:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800551e:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8005522:	fa91 f1a1 	rbit	r1, r1
 8005526:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 800552a:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 800552e:	fab1 f181 	clz	r1, r1
 8005532:	b2c9      	uxtb	r1, r1
 8005534:	408b      	lsls	r3, r1
 8005536:	4950      	ldr	r1, [pc, #320]	; (8005678 <HAL_RCC_OscConfig+0x650>)
 8005538:	4313      	orrs	r3, r2
 800553a:	600b      	str	r3, [r1, #0]
 800553c:	e06a      	b.n	8005614 <HAL_RCC_OscConfig+0x5ec>
 800553e:	2301      	movs	r3, #1
 8005540:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005544:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8005548:	fa93 f3a3 	rbit	r3, r3
 800554c:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 8005550:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005554:	fab3 f383 	clz	r3, r3
 8005558:	b2db      	uxtb	r3, r3
 800555a:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800555e:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8005562:	009b      	lsls	r3, r3, #2
 8005564:	461a      	mov	r2, r3
 8005566:	2300      	movs	r3, #0
 8005568:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800556a:	f7fe fb6d 	bl	8003c48 <HAL_GetTick>
 800556e:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005572:	e00a      	b.n	800558a <HAL_RCC_OscConfig+0x562>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005574:	f7fe fb68 	bl	8003c48 <HAL_GetTick>
 8005578:	4602      	mov	r2, r0
 800557a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800557e:	1ad3      	subs	r3, r2, r3
 8005580:	2b02      	cmp	r3, #2
 8005582:	d902      	bls.n	800558a <HAL_RCC_OscConfig+0x562>
          {
            return HAL_TIMEOUT;
 8005584:	2303      	movs	r3, #3
 8005586:	f000 bc50 	b.w	8005e2a <HAL_RCC_OscConfig+0xe02>
 800558a:	2302      	movs	r3, #2
 800558c:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005590:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8005594:	fa93 f3a3 	rbit	r3, r3
 8005598:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 800559c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80055a0:	fab3 f383 	clz	r3, r3
 80055a4:	b2db      	uxtb	r3, r3
 80055a6:	095b      	lsrs	r3, r3, #5
 80055a8:	b2db      	uxtb	r3, r3
 80055aa:	f043 0301 	orr.w	r3, r3, #1
 80055ae:	b2db      	uxtb	r3, r3
 80055b0:	2b01      	cmp	r3, #1
 80055b2:	d102      	bne.n	80055ba <HAL_RCC_OscConfig+0x592>
 80055b4:	4b30      	ldr	r3, [pc, #192]	; (8005678 <HAL_RCC_OscConfig+0x650>)
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	e013      	b.n	80055e2 <HAL_RCC_OscConfig+0x5ba>
 80055ba:	2302      	movs	r3, #2
 80055bc:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80055c0:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 80055c4:	fa93 f3a3 	rbit	r3, r3
 80055c8:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 80055cc:	2302      	movs	r3, #2
 80055ce:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 80055d2:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 80055d6:	fa93 f3a3 	rbit	r3, r3
 80055da:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 80055de:	4b26      	ldr	r3, [pc, #152]	; (8005678 <HAL_RCC_OscConfig+0x650>)
 80055e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055e2:	2202      	movs	r2, #2
 80055e4:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 80055e8:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 80055ec:	fa92 f2a2 	rbit	r2, r2
 80055f0:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 80055f4:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 80055f8:	fab2 f282 	clz	r2, r2
 80055fc:	b2d2      	uxtb	r2, r2
 80055fe:	f042 0220 	orr.w	r2, r2, #32
 8005602:	b2d2      	uxtb	r2, r2
 8005604:	f002 021f 	and.w	r2, r2, #31
 8005608:	2101      	movs	r1, #1
 800560a:	fa01 f202 	lsl.w	r2, r1, r2
 800560e:	4013      	ands	r3, r2
 8005610:	2b00      	cmp	r3, #0
 8005612:	d1af      	bne.n	8005574 <HAL_RCC_OscConfig+0x54c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005614:	1d3b      	adds	r3, r7, #4
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	f003 0308 	and.w	r3, r3, #8
 800561e:	2b00      	cmp	r3, #0
 8005620:	f000 80da 	beq.w	80057d8 <HAL_RCC_OscConfig+0x7b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005624:	1d3b      	adds	r3, r7, #4
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	699b      	ldr	r3, [r3, #24]
 800562a:	2b00      	cmp	r3, #0
 800562c:	d069      	beq.n	8005702 <HAL_RCC_OscConfig+0x6da>
 800562e:	2301      	movs	r3, #1
 8005630:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005634:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8005638:	fa93 f3a3 	rbit	r3, r3
 800563c:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 8005640:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005644:	fab3 f383 	clz	r3, r3
 8005648:	b2db      	uxtb	r3, r3
 800564a:	461a      	mov	r2, r3
 800564c:	4b0b      	ldr	r3, [pc, #44]	; (800567c <HAL_RCC_OscConfig+0x654>)
 800564e:	4413      	add	r3, r2
 8005650:	009b      	lsls	r3, r3, #2
 8005652:	461a      	mov	r2, r3
 8005654:	2301      	movs	r3, #1
 8005656:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005658:	f7fe faf6 	bl	8003c48 <HAL_GetTick>
 800565c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005660:	e00e      	b.n	8005680 <HAL_RCC_OscConfig+0x658>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005662:	f7fe faf1 	bl	8003c48 <HAL_GetTick>
 8005666:	4602      	mov	r2, r0
 8005668:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800566c:	1ad3      	subs	r3, r2, r3
 800566e:	2b02      	cmp	r3, #2
 8005670:	d906      	bls.n	8005680 <HAL_RCC_OscConfig+0x658>
        {
          return HAL_TIMEOUT;
 8005672:	2303      	movs	r3, #3
 8005674:	e3d9      	b.n	8005e2a <HAL_RCC_OscConfig+0xe02>
 8005676:	bf00      	nop
 8005678:	40021000 	.word	0x40021000
 800567c:	10908120 	.word	0x10908120
 8005680:	2302      	movs	r3, #2
 8005682:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005686:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800568a:	fa93 f3a3 	rbit	r3, r3
 800568e:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8005692:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8005696:	2202      	movs	r2, #2
 8005698:	601a      	str	r2, [r3, #0]
 800569a:	f507 7380 	add.w	r3, r7, #256	; 0x100
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	fa93 f2a3 	rbit	r2, r3
 80056a4:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 80056a8:	601a      	str	r2, [r3, #0]
 80056aa:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 80056ae:	2202      	movs	r2, #2
 80056b0:	601a      	str	r2, [r3, #0]
 80056b2:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	fa93 f2a3 	rbit	r2, r3
 80056bc:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 80056c0:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80056c2:	4ba5      	ldr	r3, [pc, #660]	; (8005958 <HAL_RCC_OscConfig+0x930>)
 80056c4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80056c6:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 80056ca:	2102      	movs	r1, #2
 80056cc:	6019      	str	r1, [r3, #0]
 80056ce:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	fa93 f1a3 	rbit	r1, r3
 80056d8:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 80056dc:	6019      	str	r1, [r3, #0]
  return result;
 80056de:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	fab3 f383 	clz	r3, r3
 80056e8:	b2db      	uxtb	r3, r3
 80056ea:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80056ee:	b2db      	uxtb	r3, r3
 80056f0:	f003 031f 	and.w	r3, r3, #31
 80056f4:	2101      	movs	r1, #1
 80056f6:	fa01 f303 	lsl.w	r3, r1, r3
 80056fa:	4013      	ands	r3, r2
 80056fc:	2b00      	cmp	r3, #0
 80056fe:	d0b0      	beq.n	8005662 <HAL_RCC_OscConfig+0x63a>
 8005700:	e06a      	b.n	80057d8 <HAL_RCC_OscConfig+0x7b0>
 8005702:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8005706:	2201      	movs	r2, #1
 8005708:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800570a:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	fa93 f2a3 	rbit	r2, r3
 8005714:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8005718:	601a      	str	r2, [r3, #0]
  return result;
 800571a:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 800571e:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005720:	fab3 f383 	clz	r3, r3
 8005724:	b2db      	uxtb	r3, r3
 8005726:	461a      	mov	r2, r3
 8005728:	4b8c      	ldr	r3, [pc, #560]	; (800595c <HAL_RCC_OscConfig+0x934>)
 800572a:	4413      	add	r3, r2
 800572c:	009b      	lsls	r3, r3, #2
 800572e:	461a      	mov	r2, r3
 8005730:	2300      	movs	r3, #0
 8005732:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005734:	f7fe fa88 	bl	8003c48 <HAL_GetTick>
 8005738:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800573c:	e009      	b.n	8005752 <HAL_RCC_OscConfig+0x72a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800573e:	f7fe fa83 	bl	8003c48 <HAL_GetTick>
 8005742:	4602      	mov	r2, r0
 8005744:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005748:	1ad3      	subs	r3, r2, r3
 800574a:	2b02      	cmp	r3, #2
 800574c:	d901      	bls.n	8005752 <HAL_RCC_OscConfig+0x72a>
        {
          return HAL_TIMEOUT;
 800574e:	2303      	movs	r3, #3
 8005750:	e36b      	b.n	8005e2a <HAL_RCC_OscConfig+0xe02>
 8005752:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 8005756:	2202      	movs	r2, #2
 8005758:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800575a:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	fa93 f2a3 	rbit	r2, r3
 8005764:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8005768:	601a      	str	r2, [r3, #0]
 800576a:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 800576e:	2202      	movs	r2, #2
 8005770:	601a      	str	r2, [r3, #0]
 8005772:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	fa93 f2a3 	rbit	r2, r3
 800577c:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8005780:	601a      	str	r2, [r3, #0]
 8005782:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8005786:	2202      	movs	r2, #2
 8005788:	601a      	str	r2, [r3, #0]
 800578a:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	fa93 f2a3 	rbit	r2, r3
 8005794:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8005798:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800579a:	4b6f      	ldr	r3, [pc, #444]	; (8005958 <HAL_RCC_OscConfig+0x930>)
 800579c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800579e:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 80057a2:	2102      	movs	r1, #2
 80057a4:	6019      	str	r1, [r3, #0]
 80057a6:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	fa93 f1a3 	rbit	r1, r3
 80057b0:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 80057b4:	6019      	str	r1, [r3, #0]
  return result;
 80057b6:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	fab3 f383 	clz	r3, r3
 80057c0:	b2db      	uxtb	r3, r3
 80057c2:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80057c6:	b2db      	uxtb	r3, r3
 80057c8:	f003 031f 	and.w	r3, r3, #31
 80057cc:	2101      	movs	r1, #1
 80057ce:	fa01 f303 	lsl.w	r3, r1, r3
 80057d2:	4013      	ands	r3, r2
 80057d4:	2b00      	cmp	r3, #0
 80057d6:	d1b2      	bne.n	800573e <HAL_RCC_OscConfig+0x716>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80057d8:	1d3b      	adds	r3, r7, #4
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	f003 0304 	and.w	r3, r3, #4
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	f000 8158 	beq.w	8005a98 <HAL_RCC_OscConfig+0xa70>
  {
    FlagStatus       pwrclkchanged = RESET;
 80057e8:	2300      	movs	r3, #0
 80057ea:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80057ee:	4b5a      	ldr	r3, [pc, #360]	; (8005958 <HAL_RCC_OscConfig+0x930>)
 80057f0:	69db      	ldr	r3, [r3, #28]
 80057f2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80057f6:	2b00      	cmp	r3, #0
 80057f8:	d112      	bne.n	8005820 <HAL_RCC_OscConfig+0x7f8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80057fa:	4b57      	ldr	r3, [pc, #348]	; (8005958 <HAL_RCC_OscConfig+0x930>)
 80057fc:	69db      	ldr	r3, [r3, #28]
 80057fe:	4a56      	ldr	r2, [pc, #344]	; (8005958 <HAL_RCC_OscConfig+0x930>)
 8005800:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005804:	61d3      	str	r3, [r2, #28]
 8005806:	4b54      	ldr	r3, [pc, #336]	; (8005958 <HAL_RCC_OscConfig+0x930>)
 8005808:	69db      	ldr	r3, [r3, #28]
 800580a:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 800580e:	f107 0308 	add.w	r3, r7, #8
 8005812:	601a      	str	r2, [r3, #0]
 8005814:	f107 0308 	add.w	r3, r7, #8
 8005818:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 800581a:	2301      	movs	r3, #1
 800581c:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005820:	4b4f      	ldr	r3, [pc, #316]	; (8005960 <HAL_RCC_OscConfig+0x938>)
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005828:	2b00      	cmp	r3, #0
 800582a:	d11a      	bne.n	8005862 <HAL_RCC_OscConfig+0x83a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800582c:	4b4c      	ldr	r3, [pc, #304]	; (8005960 <HAL_RCC_OscConfig+0x938>)
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	4a4b      	ldr	r2, [pc, #300]	; (8005960 <HAL_RCC_OscConfig+0x938>)
 8005832:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005836:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005838:	f7fe fa06 	bl	8003c48 <HAL_GetTick>
 800583c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005840:	e009      	b.n	8005856 <HAL_RCC_OscConfig+0x82e>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005842:	f7fe fa01 	bl	8003c48 <HAL_GetTick>
 8005846:	4602      	mov	r2, r0
 8005848:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800584c:	1ad3      	subs	r3, r2, r3
 800584e:	2b64      	cmp	r3, #100	; 0x64
 8005850:	d901      	bls.n	8005856 <HAL_RCC_OscConfig+0x82e>
        {
          return HAL_TIMEOUT;
 8005852:	2303      	movs	r3, #3
 8005854:	e2e9      	b.n	8005e2a <HAL_RCC_OscConfig+0xe02>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005856:	4b42      	ldr	r3, [pc, #264]	; (8005960 <HAL_RCC_OscConfig+0x938>)
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800585e:	2b00      	cmp	r3, #0
 8005860:	d0ef      	beq.n	8005842 <HAL_RCC_OscConfig+0x81a>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005862:	1d3b      	adds	r3, r7, #4
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	68db      	ldr	r3, [r3, #12]
 8005868:	2b01      	cmp	r3, #1
 800586a:	d106      	bne.n	800587a <HAL_RCC_OscConfig+0x852>
 800586c:	4b3a      	ldr	r3, [pc, #232]	; (8005958 <HAL_RCC_OscConfig+0x930>)
 800586e:	6a1b      	ldr	r3, [r3, #32]
 8005870:	4a39      	ldr	r2, [pc, #228]	; (8005958 <HAL_RCC_OscConfig+0x930>)
 8005872:	f043 0301 	orr.w	r3, r3, #1
 8005876:	6213      	str	r3, [r2, #32]
 8005878:	e02f      	b.n	80058da <HAL_RCC_OscConfig+0x8b2>
 800587a:	1d3b      	adds	r3, r7, #4
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	68db      	ldr	r3, [r3, #12]
 8005880:	2b00      	cmp	r3, #0
 8005882:	d10c      	bne.n	800589e <HAL_RCC_OscConfig+0x876>
 8005884:	4b34      	ldr	r3, [pc, #208]	; (8005958 <HAL_RCC_OscConfig+0x930>)
 8005886:	6a1b      	ldr	r3, [r3, #32]
 8005888:	4a33      	ldr	r2, [pc, #204]	; (8005958 <HAL_RCC_OscConfig+0x930>)
 800588a:	f023 0301 	bic.w	r3, r3, #1
 800588e:	6213      	str	r3, [r2, #32]
 8005890:	4b31      	ldr	r3, [pc, #196]	; (8005958 <HAL_RCC_OscConfig+0x930>)
 8005892:	6a1b      	ldr	r3, [r3, #32]
 8005894:	4a30      	ldr	r2, [pc, #192]	; (8005958 <HAL_RCC_OscConfig+0x930>)
 8005896:	f023 0304 	bic.w	r3, r3, #4
 800589a:	6213      	str	r3, [r2, #32]
 800589c:	e01d      	b.n	80058da <HAL_RCC_OscConfig+0x8b2>
 800589e:	1d3b      	adds	r3, r7, #4
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	68db      	ldr	r3, [r3, #12]
 80058a4:	2b05      	cmp	r3, #5
 80058a6:	d10c      	bne.n	80058c2 <HAL_RCC_OscConfig+0x89a>
 80058a8:	4b2b      	ldr	r3, [pc, #172]	; (8005958 <HAL_RCC_OscConfig+0x930>)
 80058aa:	6a1b      	ldr	r3, [r3, #32]
 80058ac:	4a2a      	ldr	r2, [pc, #168]	; (8005958 <HAL_RCC_OscConfig+0x930>)
 80058ae:	f043 0304 	orr.w	r3, r3, #4
 80058b2:	6213      	str	r3, [r2, #32]
 80058b4:	4b28      	ldr	r3, [pc, #160]	; (8005958 <HAL_RCC_OscConfig+0x930>)
 80058b6:	6a1b      	ldr	r3, [r3, #32]
 80058b8:	4a27      	ldr	r2, [pc, #156]	; (8005958 <HAL_RCC_OscConfig+0x930>)
 80058ba:	f043 0301 	orr.w	r3, r3, #1
 80058be:	6213      	str	r3, [r2, #32]
 80058c0:	e00b      	b.n	80058da <HAL_RCC_OscConfig+0x8b2>
 80058c2:	4b25      	ldr	r3, [pc, #148]	; (8005958 <HAL_RCC_OscConfig+0x930>)
 80058c4:	6a1b      	ldr	r3, [r3, #32]
 80058c6:	4a24      	ldr	r2, [pc, #144]	; (8005958 <HAL_RCC_OscConfig+0x930>)
 80058c8:	f023 0301 	bic.w	r3, r3, #1
 80058cc:	6213      	str	r3, [r2, #32]
 80058ce:	4b22      	ldr	r3, [pc, #136]	; (8005958 <HAL_RCC_OscConfig+0x930>)
 80058d0:	6a1b      	ldr	r3, [r3, #32]
 80058d2:	4a21      	ldr	r2, [pc, #132]	; (8005958 <HAL_RCC_OscConfig+0x930>)
 80058d4:	f023 0304 	bic.w	r3, r3, #4
 80058d8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80058da:	1d3b      	adds	r3, r7, #4
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	68db      	ldr	r3, [r3, #12]
 80058e0:	2b00      	cmp	r3, #0
 80058e2:	d06b      	beq.n	80059bc <HAL_RCC_OscConfig+0x994>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80058e4:	f7fe f9b0 	bl	8003c48 <HAL_GetTick>
 80058e8:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80058ec:	e00b      	b.n	8005906 <HAL_RCC_OscConfig+0x8de>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80058ee:	f7fe f9ab 	bl	8003c48 <HAL_GetTick>
 80058f2:	4602      	mov	r2, r0
 80058f4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80058f8:	1ad3      	subs	r3, r2, r3
 80058fa:	f241 3288 	movw	r2, #5000	; 0x1388
 80058fe:	4293      	cmp	r3, r2
 8005900:	d901      	bls.n	8005906 <HAL_RCC_OscConfig+0x8de>
        {
          return HAL_TIMEOUT;
 8005902:	2303      	movs	r3, #3
 8005904:	e291      	b.n	8005e2a <HAL_RCC_OscConfig+0xe02>
 8005906:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 800590a:	2202      	movs	r2, #2
 800590c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800590e:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	fa93 f2a3 	rbit	r2, r3
 8005918:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 800591c:	601a      	str	r2, [r3, #0]
 800591e:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8005922:	2202      	movs	r2, #2
 8005924:	601a      	str	r2, [r3, #0]
 8005926:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	fa93 f2a3 	rbit	r2, r3
 8005930:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8005934:	601a      	str	r2, [r3, #0]
  return result;
 8005936:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 800593a:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800593c:	fab3 f383 	clz	r3, r3
 8005940:	b2db      	uxtb	r3, r3
 8005942:	095b      	lsrs	r3, r3, #5
 8005944:	b2db      	uxtb	r3, r3
 8005946:	f043 0302 	orr.w	r3, r3, #2
 800594a:	b2db      	uxtb	r3, r3
 800594c:	2b02      	cmp	r3, #2
 800594e:	d109      	bne.n	8005964 <HAL_RCC_OscConfig+0x93c>
 8005950:	4b01      	ldr	r3, [pc, #4]	; (8005958 <HAL_RCC_OscConfig+0x930>)
 8005952:	6a1b      	ldr	r3, [r3, #32]
 8005954:	e014      	b.n	8005980 <HAL_RCC_OscConfig+0x958>
 8005956:	bf00      	nop
 8005958:	40021000 	.word	0x40021000
 800595c:	10908120 	.word	0x10908120
 8005960:	40007000 	.word	0x40007000
 8005964:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8005968:	2202      	movs	r2, #2
 800596a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800596c:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	fa93 f2a3 	rbit	r2, r3
 8005976:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 800597a:	601a      	str	r2, [r3, #0]
 800597c:	4bbb      	ldr	r3, [pc, #748]	; (8005c6c <HAL_RCC_OscConfig+0xc44>)
 800597e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005980:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8005984:	2102      	movs	r1, #2
 8005986:	6011      	str	r1, [r2, #0]
 8005988:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 800598c:	6812      	ldr	r2, [r2, #0]
 800598e:	fa92 f1a2 	rbit	r1, r2
 8005992:	f107 02a4 	add.w	r2, r7, #164	; 0xa4
 8005996:	6011      	str	r1, [r2, #0]
  return result;
 8005998:	f107 02a4 	add.w	r2, r7, #164	; 0xa4
 800599c:	6812      	ldr	r2, [r2, #0]
 800599e:	fab2 f282 	clz	r2, r2
 80059a2:	b2d2      	uxtb	r2, r2
 80059a4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80059a8:	b2d2      	uxtb	r2, r2
 80059aa:	f002 021f 	and.w	r2, r2, #31
 80059ae:	2101      	movs	r1, #1
 80059b0:	fa01 f202 	lsl.w	r2, r1, r2
 80059b4:	4013      	ands	r3, r2
 80059b6:	2b00      	cmp	r3, #0
 80059b8:	d099      	beq.n	80058ee <HAL_RCC_OscConfig+0x8c6>
 80059ba:	e063      	b.n	8005a84 <HAL_RCC_OscConfig+0xa5c>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80059bc:	f7fe f944 	bl	8003c48 <HAL_GetTick>
 80059c0:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80059c4:	e00b      	b.n	80059de <HAL_RCC_OscConfig+0x9b6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80059c6:	f7fe f93f 	bl	8003c48 <HAL_GetTick>
 80059ca:	4602      	mov	r2, r0
 80059cc:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80059d0:	1ad3      	subs	r3, r2, r3
 80059d2:	f241 3288 	movw	r2, #5000	; 0x1388
 80059d6:	4293      	cmp	r3, r2
 80059d8:	d901      	bls.n	80059de <HAL_RCC_OscConfig+0x9b6>
        {
          return HAL_TIMEOUT;
 80059da:	2303      	movs	r3, #3
 80059dc:	e225      	b.n	8005e2a <HAL_RCC_OscConfig+0xe02>
 80059de:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 80059e2:	2202      	movs	r2, #2
 80059e4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80059e6:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	fa93 f2a3 	rbit	r2, r3
 80059f0:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80059f4:	601a      	str	r2, [r3, #0]
 80059f6:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80059fa:	2202      	movs	r2, #2
 80059fc:	601a      	str	r2, [r3, #0]
 80059fe:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	fa93 f2a3 	rbit	r2, r3
 8005a08:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8005a0c:	601a      	str	r2, [r3, #0]
  return result;
 8005a0e:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8005a12:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005a14:	fab3 f383 	clz	r3, r3
 8005a18:	b2db      	uxtb	r3, r3
 8005a1a:	095b      	lsrs	r3, r3, #5
 8005a1c:	b2db      	uxtb	r3, r3
 8005a1e:	f043 0302 	orr.w	r3, r3, #2
 8005a22:	b2db      	uxtb	r3, r3
 8005a24:	2b02      	cmp	r3, #2
 8005a26:	d102      	bne.n	8005a2e <HAL_RCC_OscConfig+0xa06>
 8005a28:	4b90      	ldr	r3, [pc, #576]	; (8005c6c <HAL_RCC_OscConfig+0xc44>)
 8005a2a:	6a1b      	ldr	r3, [r3, #32]
 8005a2c:	e00d      	b.n	8005a4a <HAL_RCC_OscConfig+0xa22>
 8005a2e:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8005a32:	2202      	movs	r2, #2
 8005a34:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005a36:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	fa93 f2a3 	rbit	r2, r3
 8005a40:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8005a44:	601a      	str	r2, [r3, #0]
 8005a46:	4b89      	ldr	r3, [pc, #548]	; (8005c6c <HAL_RCC_OscConfig+0xc44>)
 8005a48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a4a:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8005a4e:	2102      	movs	r1, #2
 8005a50:	6011      	str	r1, [r2, #0]
 8005a52:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8005a56:	6812      	ldr	r2, [r2, #0]
 8005a58:	fa92 f1a2 	rbit	r1, r2
 8005a5c:	f107 0284 	add.w	r2, r7, #132	; 0x84
 8005a60:	6011      	str	r1, [r2, #0]
  return result;
 8005a62:	f107 0284 	add.w	r2, r7, #132	; 0x84
 8005a66:	6812      	ldr	r2, [r2, #0]
 8005a68:	fab2 f282 	clz	r2, r2
 8005a6c:	b2d2      	uxtb	r2, r2
 8005a6e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005a72:	b2d2      	uxtb	r2, r2
 8005a74:	f002 021f 	and.w	r2, r2, #31
 8005a78:	2101      	movs	r1, #1
 8005a7a:	fa01 f202 	lsl.w	r2, r1, r2
 8005a7e:	4013      	ands	r3, r2
 8005a80:	2b00      	cmp	r3, #0
 8005a82:	d1a0      	bne.n	80059c6 <HAL_RCC_OscConfig+0x99e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8005a84:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 8005a88:	2b01      	cmp	r3, #1
 8005a8a:	d105      	bne.n	8005a98 <HAL_RCC_OscConfig+0xa70>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005a8c:	4b77      	ldr	r3, [pc, #476]	; (8005c6c <HAL_RCC_OscConfig+0xc44>)
 8005a8e:	69db      	ldr	r3, [r3, #28]
 8005a90:	4a76      	ldr	r2, [pc, #472]	; (8005c6c <HAL_RCC_OscConfig+0xc44>)
 8005a92:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005a96:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005a98:	1d3b      	adds	r3, r7, #4
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	69db      	ldr	r3, [r3, #28]
 8005a9e:	2b00      	cmp	r3, #0
 8005aa0:	f000 81c2 	beq.w	8005e28 <HAL_RCC_OscConfig+0xe00>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005aa4:	4b71      	ldr	r3, [pc, #452]	; (8005c6c <HAL_RCC_OscConfig+0xc44>)
 8005aa6:	685b      	ldr	r3, [r3, #4]
 8005aa8:	f003 030c 	and.w	r3, r3, #12
 8005aac:	2b08      	cmp	r3, #8
 8005aae:	f000 819c 	beq.w	8005dea <HAL_RCC_OscConfig+0xdc2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005ab2:	1d3b      	adds	r3, r7, #4
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	69db      	ldr	r3, [r3, #28]
 8005ab8:	2b02      	cmp	r3, #2
 8005aba:	f040 8114 	bne.w	8005ce6 <HAL_RCC_OscConfig+0xcbe>
 8005abe:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8005ac2:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8005ac6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005ac8:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	fa93 f2a3 	rbit	r2, r3
 8005ad2:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8005ad6:	601a      	str	r2, [r3, #0]
  return result;
 8005ad8:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8005adc:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005ade:	fab3 f383 	clz	r3, r3
 8005ae2:	b2db      	uxtb	r3, r3
 8005ae4:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8005ae8:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8005aec:	009b      	lsls	r3, r3, #2
 8005aee:	461a      	mov	r2, r3
 8005af0:	2300      	movs	r3, #0
 8005af2:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005af4:	f7fe f8a8 	bl	8003c48 <HAL_GetTick>
 8005af8:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005afc:	e009      	b.n	8005b12 <HAL_RCC_OscConfig+0xaea>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005afe:	f7fe f8a3 	bl	8003c48 <HAL_GetTick>
 8005b02:	4602      	mov	r2, r0
 8005b04:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005b08:	1ad3      	subs	r3, r2, r3
 8005b0a:	2b02      	cmp	r3, #2
 8005b0c:	d901      	bls.n	8005b12 <HAL_RCC_OscConfig+0xaea>
          {
            return HAL_TIMEOUT;
 8005b0e:	2303      	movs	r3, #3
 8005b10:	e18b      	b.n	8005e2a <HAL_RCC_OscConfig+0xe02>
 8005b12:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8005b16:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005b1a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005b1c:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	fa93 f2a3 	rbit	r2, r3
 8005b26:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8005b2a:	601a      	str	r2, [r3, #0]
  return result;
 8005b2c:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8005b30:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005b32:	fab3 f383 	clz	r3, r3
 8005b36:	b2db      	uxtb	r3, r3
 8005b38:	095b      	lsrs	r3, r3, #5
 8005b3a:	b2db      	uxtb	r3, r3
 8005b3c:	f043 0301 	orr.w	r3, r3, #1
 8005b40:	b2db      	uxtb	r3, r3
 8005b42:	2b01      	cmp	r3, #1
 8005b44:	d102      	bne.n	8005b4c <HAL_RCC_OscConfig+0xb24>
 8005b46:	4b49      	ldr	r3, [pc, #292]	; (8005c6c <HAL_RCC_OscConfig+0xc44>)
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	e01b      	b.n	8005b84 <HAL_RCC_OscConfig+0xb5c>
 8005b4c:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8005b50:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005b54:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005b56:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	fa93 f2a3 	rbit	r2, r3
 8005b60:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8005b64:	601a      	str	r2, [r3, #0]
 8005b66:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8005b6a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005b6e:	601a      	str	r2, [r3, #0]
 8005b70:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	fa93 f2a3 	rbit	r2, r3
 8005b7a:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8005b7e:	601a      	str	r2, [r3, #0]
 8005b80:	4b3a      	ldr	r3, [pc, #232]	; (8005c6c <HAL_RCC_OscConfig+0xc44>)
 8005b82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b84:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8005b88:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8005b8c:	6011      	str	r1, [r2, #0]
 8005b8e:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8005b92:	6812      	ldr	r2, [r2, #0]
 8005b94:	fa92 f1a2 	rbit	r1, r2
 8005b98:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 8005b9c:	6011      	str	r1, [r2, #0]
  return result;
 8005b9e:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 8005ba2:	6812      	ldr	r2, [r2, #0]
 8005ba4:	fab2 f282 	clz	r2, r2
 8005ba8:	b2d2      	uxtb	r2, r2
 8005baa:	f042 0220 	orr.w	r2, r2, #32
 8005bae:	b2d2      	uxtb	r2, r2
 8005bb0:	f002 021f 	and.w	r2, r2, #31
 8005bb4:	2101      	movs	r1, #1
 8005bb6:	fa01 f202 	lsl.w	r2, r1, r2
 8005bba:	4013      	ands	r3, r2
 8005bbc:	2b00      	cmp	r3, #0
 8005bbe:	d19e      	bne.n	8005afe <HAL_RCC_OscConfig+0xad6>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005bc0:	4b2a      	ldr	r3, [pc, #168]	; (8005c6c <HAL_RCC_OscConfig+0xc44>)
 8005bc2:	685b      	ldr	r3, [r3, #4]
 8005bc4:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8005bc8:	1d3b      	adds	r3, r7, #4
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8005bce:	1d3b      	adds	r3, r7, #4
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	6a1b      	ldr	r3, [r3, #32]
 8005bd4:	430b      	orrs	r3, r1
 8005bd6:	4925      	ldr	r1, [pc, #148]	; (8005c6c <HAL_RCC_OscConfig+0xc44>)
 8005bd8:	4313      	orrs	r3, r2
 8005bda:	604b      	str	r3, [r1, #4]
 8005bdc:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8005be0:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8005be4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005be6:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	fa93 f2a3 	rbit	r2, r3
 8005bf0:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8005bf4:	601a      	str	r2, [r3, #0]
  return result;
 8005bf6:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8005bfa:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005bfc:	fab3 f383 	clz	r3, r3
 8005c00:	b2db      	uxtb	r3, r3
 8005c02:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8005c06:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8005c0a:	009b      	lsls	r3, r3, #2
 8005c0c:	461a      	mov	r2, r3
 8005c0e:	2301      	movs	r3, #1
 8005c10:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005c12:	f7fe f819 	bl	8003c48 <HAL_GetTick>
 8005c16:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005c1a:	e009      	b.n	8005c30 <HAL_RCC_OscConfig+0xc08>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005c1c:	f7fe f814 	bl	8003c48 <HAL_GetTick>
 8005c20:	4602      	mov	r2, r0
 8005c22:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005c26:	1ad3      	subs	r3, r2, r3
 8005c28:	2b02      	cmp	r3, #2
 8005c2a:	d901      	bls.n	8005c30 <HAL_RCC_OscConfig+0xc08>
          {
            return HAL_TIMEOUT;
 8005c2c:	2303      	movs	r3, #3
 8005c2e:	e0fc      	b.n	8005e2a <HAL_RCC_OscConfig+0xe02>
 8005c30:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8005c34:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005c38:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005c3a:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	fa93 f2a3 	rbit	r2, r3
 8005c44:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8005c48:	601a      	str	r2, [r3, #0]
  return result;
 8005c4a:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8005c4e:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005c50:	fab3 f383 	clz	r3, r3
 8005c54:	b2db      	uxtb	r3, r3
 8005c56:	095b      	lsrs	r3, r3, #5
 8005c58:	b2db      	uxtb	r3, r3
 8005c5a:	f043 0301 	orr.w	r3, r3, #1
 8005c5e:	b2db      	uxtb	r3, r3
 8005c60:	2b01      	cmp	r3, #1
 8005c62:	d105      	bne.n	8005c70 <HAL_RCC_OscConfig+0xc48>
 8005c64:	4b01      	ldr	r3, [pc, #4]	; (8005c6c <HAL_RCC_OscConfig+0xc44>)
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	e01e      	b.n	8005ca8 <HAL_RCC_OscConfig+0xc80>
 8005c6a:	bf00      	nop
 8005c6c:	40021000 	.word	0x40021000
 8005c70:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8005c74:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005c78:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005c7a:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	fa93 f2a3 	rbit	r2, r3
 8005c84:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8005c88:	601a      	str	r2, [r3, #0]
 8005c8a:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8005c8e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005c92:	601a      	str	r2, [r3, #0]
 8005c94:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	fa93 f2a3 	rbit	r2, r3
 8005c9e:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8005ca2:	601a      	str	r2, [r3, #0]
 8005ca4:	4b63      	ldr	r3, [pc, #396]	; (8005e34 <HAL_RCC_OscConfig+0xe0c>)
 8005ca6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ca8:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8005cac:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8005cb0:	6011      	str	r1, [r2, #0]
 8005cb2:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8005cb6:	6812      	ldr	r2, [r2, #0]
 8005cb8:	fa92 f1a2 	rbit	r1, r2
 8005cbc:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8005cc0:	6011      	str	r1, [r2, #0]
  return result;
 8005cc2:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8005cc6:	6812      	ldr	r2, [r2, #0]
 8005cc8:	fab2 f282 	clz	r2, r2
 8005ccc:	b2d2      	uxtb	r2, r2
 8005cce:	f042 0220 	orr.w	r2, r2, #32
 8005cd2:	b2d2      	uxtb	r2, r2
 8005cd4:	f002 021f 	and.w	r2, r2, #31
 8005cd8:	2101      	movs	r1, #1
 8005cda:	fa01 f202 	lsl.w	r2, r1, r2
 8005cde:	4013      	ands	r3, r2
 8005ce0:	2b00      	cmp	r3, #0
 8005ce2:	d09b      	beq.n	8005c1c <HAL_RCC_OscConfig+0xbf4>
 8005ce4:	e0a0      	b.n	8005e28 <HAL_RCC_OscConfig+0xe00>
 8005ce6:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8005cea:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8005cee:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005cf0:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	fa93 f2a3 	rbit	r2, r3
 8005cfa:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8005cfe:	601a      	str	r2, [r3, #0]
  return result;
 8005d00:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8005d04:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005d06:	fab3 f383 	clz	r3, r3
 8005d0a:	b2db      	uxtb	r3, r3
 8005d0c:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8005d10:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8005d14:	009b      	lsls	r3, r3, #2
 8005d16:	461a      	mov	r2, r3
 8005d18:	2300      	movs	r3, #0
 8005d1a:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005d1c:	f7fd ff94 	bl	8003c48 <HAL_GetTick>
 8005d20:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005d24:	e009      	b.n	8005d3a <HAL_RCC_OscConfig+0xd12>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005d26:	f7fd ff8f 	bl	8003c48 <HAL_GetTick>
 8005d2a:	4602      	mov	r2, r0
 8005d2c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005d30:	1ad3      	subs	r3, r2, r3
 8005d32:	2b02      	cmp	r3, #2
 8005d34:	d901      	bls.n	8005d3a <HAL_RCC_OscConfig+0xd12>
          {
            return HAL_TIMEOUT;
 8005d36:	2303      	movs	r3, #3
 8005d38:	e077      	b.n	8005e2a <HAL_RCC_OscConfig+0xe02>
 8005d3a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8005d3e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005d42:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005d44:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	fa93 f2a3 	rbit	r2, r3
 8005d4e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005d52:	601a      	str	r2, [r3, #0]
  return result;
 8005d54:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005d58:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005d5a:	fab3 f383 	clz	r3, r3
 8005d5e:	b2db      	uxtb	r3, r3
 8005d60:	095b      	lsrs	r3, r3, #5
 8005d62:	b2db      	uxtb	r3, r3
 8005d64:	f043 0301 	orr.w	r3, r3, #1
 8005d68:	b2db      	uxtb	r3, r3
 8005d6a:	2b01      	cmp	r3, #1
 8005d6c:	d102      	bne.n	8005d74 <HAL_RCC_OscConfig+0xd4c>
 8005d6e:	4b31      	ldr	r3, [pc, #196]	; (8005e34 <HAL_RCC_OscConfig+0xe0c>)
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	e01b      	b.n	8005dac <HAL_RCC_OscConfig+0xd84>
 8005d74:	f107 0320 	add.w	r3, r7, #32
 8005d78:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005d7c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005d7e:	f107 0320 	add.w	r3, r7, #32
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	fa93 f2a3 	rbit	r2, r3
 8005d88:	f107 031c 	add.w	r3, r7, #28
 8005d8c:	601a      	str	r2, [r3, #0]
 8005d8e:	f107 0318 	add.w	r3, r7, #24
 8005d92:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005d96:	601a      	str	r2, [r3, #0]
 8005d98:	f107 0318 	add.w	r3, r7, #24
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	fa93 f2a3 	rbit	r2, r3
 8005da2:	f107 0314 	add.w	r3, r7, #20
 8005da6:	601a      	str	r2, [r3, #0]
 8005da8:	4b22      	ldr	r3, [pc, #136]	; (8005e34 <HAL_RCC_OscConfig+0xe0c>)
 8005daa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005dac:	f107 0210 	add.w	r2, r7, #16
 8005db0:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8005db4:	6011      	str	r1, [r2, #0]
 8005db6:	f107 0210 	add.w	r2, r7, #16
 8005dba:	6812      	ldr	r2, [r2, #0]
 8005dbc:	fa92 f1a2 	rbit	r1, r2
 8005dc0:	f107 020c 	add.w	r2, r7, #12
 8005dc4:	6011      	str	r1, [r2, #0]
  return result;
 8005dc6:	f107 020c 	add.w	r2, r7, #12
 8005dca:	6812      	ldr	r2, [r2, #0]
 8005dcc:	fab2 f282 	clz	r2, r2
 8005dd0:	b2d2      	uxtb	r2, r2
 8005dd2:	f042 0220 	orr.w	r2, r2, #32
 8005dd6:	b2d2      	uxtb	r2, r2
 8005dd8:	f002 021f 	and.w	r2, r2, #31
 8005ddc:	2101      	movs	r1, #1
 8005dde:	fa01 f202 	lsl.w	r2, r1, r2
 8005de2:	4013      	ands	r3, r2
 8005de4:	2b00      	cmp	r3, #0
 8005de6:	d19e      	bne.n	8005d26 <HAL_RCC_OscConfig+0xcfe>
 8005de8:	e01e      	b.n	8005e28 <HAL_RCC_OscConfig+0xe00>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005dea:	1d3b      	adds	r3, r7, #4
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	69db      	ldr	r3, [r3, #28]
 8005df0:	2b01      	cmp	r3, #1
 8005df2:	d101      	bne.n	8005df8 <HAL_RCC_OscConfig+0xdd0>
      {
        return HAL_ERROR;
 8005df4:	2301      	movs	r3, #1
 8005df6:	e018      	b.n	8005e2a <HAL_RCC_OscConfig+0xe02>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8005df8:	4b0e      	ldr	r3, [pc, #56]	; (8005e34 <HAL_RCC_OscConfig+0xe0c>)
 8005dfa:	685b      	ldr	r3, [r3, #4]
 8005dfc:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8005e00:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8005e04:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8005e08:	1d3b      	adds	r3, r7, #4
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	6a1b      	ldr	r3, [r3, #32]
 8005e0e:	429a      	cmp	r2, r3
 8005e10:	d108      	bne.n	8005e24 <HAL_RCC_OscConfig+0xdfc>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8005e12:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8005e16:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8005e1a:	1d3b      	adds	r3, r7, #4
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8005e20:	429a      	cmp	r2, r3
 8005e22:	d001      	beq.n	8005e28 <HAL_RCC_OscConfig+0xe00>
#endif
        {
          return HAL_ERROR;
 8005e24:	2301      	movs	r3, #1
 8005e26:	e000      	b.n	8005e2a <HAL_RCC_OscConfig+0xe02>
        }
      }
    }
  }

  return HAL_OK;
 8005e28:	2300      	movs	r3, #0
}
 8005e2a:	4618      	mov	r0, r3
 8005e2c:	f507 7700 	add.w	r7, r7, #512	; 0x200
 8005e30:	46bd      	mov	sp, r7
 8005e32:	bd80      	pop	{r7, pc}
 8005e34:	40021000 	.word	0x40021000

08005e38 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005e38:	b580      	push	{r7, lr}
 8005e3a:	b09e      	sub	sp, #120	; 0x78
 8005e3c:	af00      	add	r7, sp, #0
 8005e3e:	6078      	str	r0, [r7, #4]
 8005e40:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8005e42:	2300      	movs	r3, #0
 8005e44:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	2b00      	cmp	r3, #0
 8005e4a:	d101      	bne.n	8005e50 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8005e4c:	2301      	movs	r3, #1
 8005e4e:	e162      	b.n	8006116 <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005e50:	4b90      	ldr	r3, [pc, #576]	; (8006094 <HAL_RCC_ClockConfig+0x25c>)
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	f003 0307 	and.w	r3, r3, #7
 8005e58:	683a      	ldr	r2, [r7, #0]
 8005e5a:	429a      	cmp	r2, r3
 8005e5c:	d910      	bls.n	8005e80 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005e5e:	4b8d      	ldr	r3, [pc, #564]	; (8006094 <HAL_RCC_ClockConfig+0x25c>)
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	f023 0207 	bic.w	r2, r3, #7
 8005e66:	498b      	ldr	r1, [pc, #556]	; (8006094 <HAL_RCC_ClockConfig+0x25c>)
 8005e68:	683b      	ldr	r3, [r7, #0]
 8005e6a:	4313      	orrs	r3, r2
 8005e6c:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005e6e:	4b89      	ldr	r3, [pc, #548]	; (8006094 <HAL_RCC_ClockConfig+0x25c>)
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	f003 0307 	and.w	r3, r3, #7
 8005e76:	683a      	ldr	r2, [r7, #0]
 8005e78:	429a      	cmp	r2, r3
 8005e7a:	d001      	beq.n	8005e80 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8005e7c:	2301      	movs	r3, #1
 8005e7e:	e14a      	b.n	8006116 <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	f003 0302 	and.w	r3, r3, #2
 8005e88:	2b00      	cmp	r3, #0
 8005e8a:	d008      	beq.n	8005e9e <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005e8c:	4b82      	ldr	r3, [pc, #520]	; (8006098 <HAL_RCC_ClockConfig+0x260>)
 8005e8e:	685b      	ldr	r3, [r3, #4]
 8005e90:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	689b      	ldr	r3, [r3, #8]
 8005e98:	497f      	ldr	r1, [pc, #508]	; (8006098 <HAL_RCC_ClockConfig+0x260>)
 8005e9a:	4313      	orrs	r3, r2
 8005e9c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	f003 0301 	and.w	r3, r3, #1
 8005ea6:	2b00      	cmp	r3, #0
 8005ea8:	f000 80dc 	beq.w	8006064 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	685b      	ldr	r3, [r3, #4]
 8005eb0:	2b01      	cmp	r3, #1
 8005eb2:	d13c      	bne.n	8005f2e <HAL_RCC_ClockConfig+0xf6>
 8005eb4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005eb8:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005eba:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005ebc:	fa93 f3a3 	rbit	r3, r3
 8005ec0:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8005ec2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005ec4:	fab3 f383 	clz	r3, r3
 8005ec8:	b2db      	uxtb	r3, r3
 8005eca:	095b      	lsrs	r3, r3, #5
 8005ecc:	b2db      	uxtb	r3, r3
 8005ece:	f043 0301 	orr.w	r3, r3, #1
 8005ed2:	b2db      	uxtb	r3, r3
 8005ed4:	2b01      	cmp	r3, #1
 8005ed6:	d102      	bne.n	8005ede <HAL_RCC_ClockConfig+0xa6>
 8005ed8:	4b6f      	ldr	r3, [pc, #444]	; (8006098 <HAL_RCC_ClockConfig+0x260>)
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	e00f      	b.n	8005efe <HAL_RCC_ClockConfig+0xc6>
 8005ede:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005ee2:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005ee4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8005ee6:	fa93 f3a3 	rbit	r3, r3
 8005eea:	667b      	str	r3, [r7, #100]	; 0x64
 8005eec:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005ef0:	663b      	str	r3, [r7, #96]	; 0x60
 8005ef2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005ef4:	fa93 f3a3 	rbit	r3, r3
 8005ef8:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005efa:	4b67      	ldr	r3, [pc, #412]	; (8006098 <HAL_RCC_ClockConfig+0x260>)
 8005efc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005efe:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8005f02:	65ba      	str	r2, [r7, #88]	; 0x58
 8005f04:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005f06:	fa92 f2a2 	rbit	r2, r2
 8005f0a:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8005f0c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8005f0e:	fab2 f282 	clz	r2, r2
 8005f12:	b2d2      	uxtb	r2, r2
 8005f14:	f042 0220 	orr.w	r2, r2, #32
 8005f18:	b2d2      	uxtb	r2, r2
 8005f1a:	f002 021f 	and.w	r2, r2, #31
 8005f1e:	2101      	movs	r1, #1
 8005f20:	fa01 f202 	lsl.w	r2, r1, r2
 8005f24:	4013      	ands	r3, r2
 8005f26:	2b00      	cmp	r3, #0
 8005f28:	d17b      	bne.n	8006022 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8005f2a:	2301      	movs	r3, #1
 8005f2c:	e0f3      	b.n	8006116 <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	685b      	ldr	r3, [r3, #4]
 8005f32:	2b02      	cmp	r3, #2
 8005f34:	d13c      	bne.n	8005fb0 <HAL_RCC_ClockConfig+0x178>
 8005f36:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005f3a:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005f3c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005f3e:	fa93 f3a3 	rbit	r3, r3
 8005f42:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8005f44:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005f46:	fab3 f383 	clz	r3, r3
 8005f4a:	b2db      	uxtb	r3, r3
 8005f4c:	095b      	lsrs	r3, r3, #5
 8005f4e:	b2db      	uxtb	r3, r3
 8005f50:	f043 0301 	orr.w	r3, r3, #1
 8005f54:	b2db      	uxtb	r3, r3
 8005f56:	2b01      	cmp	r3, #1
 8005f58:	d102      	bne.n	8005f60 <HAL_RCC_ClockConfig+0x128>
 8005f5a:	4b4f      	ldr	r3, [pc, #316]	; (8006098 <HAL_RCC_ClockConfig+0x260>)
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	e00f      	b.n	8005f80 <HAL_RCC_ClockConfig+0x148>
 8005f60:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005f64:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005f66:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005f68:	fa93 f3a3 	rbit	r3, r3
 8005f6c:	647b      	str	r3, [r7, #68]	; 0x44
 8005f6e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005f72:	643b      	str	r3, [r7, #64]	; 0x40
 8005f74:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005f76:	fa93 f3a3 	rbit	r3, r3
 8005f7a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005f7c:	4b46      	ldr	r3, [pc, #280]	; (8006098 <HAL_RCC_ClockConfig+0x260>)
 8005f7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f80:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005f84:	63ba      	str	r2, [r7, #56]	; 0x38
 8005f86:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005f88:	fa92 f2a2 	rbit	r2, r2
 8005f8c:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 8005f8e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005f90:	fab2 f282 	clz	r2, r2
 8005f94:	b2d2      	uxtb	r2, r2
 8005f96:	f042 0220 	orr.w	r2, r2, #32
 8005f9a:	b2d2      	uxtb	r2, r2
 8005f9c:	f002 021f 	and.w	r2, r2, #31
 8005fa0:	2101      	movs	r1, #1
 8005fa2:	fa01 f202 	lsl.w	r2, r1, r2
 8005fa6:	4013      	ands	r3, r2
 8005fa8:	2b00      	cmp	r3, #0
 8005faa:	d13a      	bne.n	8006022 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8005fac:	2301      	movs	r3, #1
 8005fae:	e0b2      	b.n	8006116 <HAL_RCC_ClockConfig+0x2de>
 8005fb0:	2302      	movs	r3, #2
 8005fb2:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005fb4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005fb6:	fa93 f3a3 	rbit	r3, r3
 8005fba:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8005fbc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005fbe:	fab3 f383 	clz	r3, r3
 8005fc2:	b2db      	uxtb	r3, r3
 8005fc4:	095b      	lsrs	r3, r3, #5
 8005fc6:	b2db      	uxtb	r3, r3
 8005fc8:	f043 0301 	orr.w	r3, r3, #1
 8005fcc:	b2db      	uxtb	r3, r3
 8005fce:	2b01      	cmp	r3, #1
 8005fd0:	d102      	bne.n	8005fd8 <HAL_RCC_ClockConfig+0x1a0>
 8005fd2:	4b31      	ldr	r3, [pc, #196]	; (8006098 <HAL_RCC_ClockConfig+0x260>)
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	e00d      	b.n	8005ff4 <HAL_RCC_ClockConfig+0x1bc>
 8005fd8:	2302      	movs	r3, #2
 8005fda:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005fdc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005fde:	fa93 f3a3 	rbit	r3, r3
 8005fe2:	627b      	str	r3, [r7, #36]	; 0x24
 8005fe4:	2302      	movs	r3, #2
 8005fe6:	623b      	str	r3, [r7, #32]
 8005fe8:	6a3b      	ldr	r3, [r7, #32]
 8005fea:	fa93 f3a3 	rbit	r3, r3
 8005fee:	61fb      	str	r3, [r7, #28]
 8005ff0:	4b29      	ldr	r3, [pc, #164]	; (8006098 <HAL_RCC_ClockConfig+0x260>)
 8005ff2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ff4:	2202      	movs	r2, #2
 8005ff6:	61ba      	str	r2, [r7, #24]
 8005ff8:	69ba      	ldr	r2, [r7, #24]
 8005ffa:	fa92 f2a2 	rbit	r2, r2
 8005ffe:	617a      	str	r2, [r7, #20]
  return result;
 8006000:	697a      	ldr	r2, [r7, #20]
 8006002:	fab2 f282 	clz	r2, r2
 8006006:	b2d2      	uxtb	r2, r2
 8006008:	f042 0220 	orr.w	r2, r2, #32
 800600c:	b2d2      	uxtb	r2, r2
 800600e:	f002 021f 	and.w	r2, r2, #31
 8006012:	2101      	movs	r1, #1
 8006014:	fa01 f202 	lsl.w	r2, r1, r2
 8006018:	4013      	ands	r3, r2
 800601a:	2b00      	cmp	r3, #0
 800601c:	d101      	bne.n	8006022 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 800601e:	2301      	movs	r3, #1
 8006020:	e079      	b.n	8006116 <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006022:	4b1d      	ldr	r3, [pc, #116]	; (8006098 <HAL_RCC_ClockConfig+0x260>)
 8006024:	685b      	ldr	r3, [r3, #4]
 8006026:	f023 0203 	bic.w	r2, r3, #3
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	685b      	ldr	r3, [r3, #4]
 800602e:	491a      	ldr	r1, [pc, #104]	; (8006098 <HAL_RCC_ClockConfig+0x260>)
 8006030:	4313      	orrs	r3, r2
 8006032:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006034:	f7fd fe08 	bl	8003c48 <HAL_GetTick>
 8006038:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800603a:	e00a      	b.n	8006052 <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800603c:	f7fd fe04 	bl	8003c48 <HAL_GetTick>
 8006040:	4602      	mov	r2, r0
 8006042:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006044:	1ad3      	subs	r3, r2, r3
 8006046:	f241 3288 	movw	r2, #5000	; 0x1388
 800604a:	4293      	cmp	r3, r2
 800604c:	d901      	bls.n	8006052 <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 800604e:	2303      	movs	r3, #3
 8006050:	e061      	b.n	8006116 <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006052:	4b11      	ldr	r3, [pc, #68]	; (8006098 <HAL_RCC_ClockConfig+0x260>)
 8006054:	685b      	ldr	r3, [r3, #4]
 8006056:	f003 020c 	and.w	r2, r3, #12
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	685b      	ldr	r3, [r3, #4]
 800605e:	009b      	lsls	r3, r3, #2
 8006060:	429a      	cmp	r2, r3
 8006062:	d1eb      	bne.n	800603c <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006064:	4b0b      	ldr	r3, [pc, #44]	; (8006094 <HAL_RCC_ClockConfig+0x25c>)
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	f003 0307 	and.w	r3, r3, #7
 800606c:	683a      	ldr	r2, [r7, #0]
 800606e:	429a      	cmp	r2, r3
 8006070:	d214      	bcs.n	800609c <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006072:	4b08      	ldr	r3, [pc, #32]	; (8006094 <HAL_RCC_ClockConfig+0x25c>)
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	f023 0207 	bic.w	r2, r3, #7
 800607a:	4906      	ldr	r1, [pc, #24]	; (8006094 <HAL_RCC_ClockConfig+0x25c>)
 800607c:	683b      	ldr	r3, [r7, #0]
 800607e:	4313      	orrs	r3, r2
 8006080:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006082:	4b04      	ldr	r3, [pc, #16]	; (8006094 <HAL_RCC_ClockConfig+0x25c>)
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	f003 0307 	and.w	r3, r3, #7
 800608a:	683a      	ldr	r2, [r7, #0]
 800608c:	429a      	cmp	r2, r3
 800608e:	d005      	beq.n	800609c <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8006090:	2301      	movs	r3, #1
 8006092:	e040      	b.n	8006116 <HAL_RCC_ClockConfig+0x2de>
 8006094:	40022000 	.word	0x40022000
 8006098:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	f003 0304 	and.w	r3, r3, #4
 80060a4:	2b00      	cmp	r3, #0
 80060a6:	d008      	beq.n	80060ba <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80060a8:	4b1d      	ldr	r3, [pc, #116]	; (8006120 <HAL_RCC_ClockConfig+0x2e8>)
 80060aa:	685b      	ldr	r3, [r3, #4]
 80060ac:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	68db      	ldr	r3, [r3, #12]
 80060b4:	491a      	ldr	r1, [pc, #104]	; (8006120 <HAL_RCC_ClockConfig+0x2e8>)
 80060b6:	4313      	orrs	r3, r2
 80060b8:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	f003 0308 	and.w	r3, r3, #8
 80060c2:	2b00      	cmp	r3, #0
 80060c4:	d009      	beq.n	80060da <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80060c6:	4b16      	ldr	r3, [pc, #88]	; (8006120 <HAL_RCC_ClockConfig+0x2e8>)
 80060c8:	685b      	ldr	r3, [r3, #4]
 80060ca:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	691b      	ldr	r3, [r3, #16]
 80060d2:	00db      	lsls	r3, r3, #3
 80060d4:	4912      	ldr	r1, [pc, #72]	; (8006120 <HAL_RCC_ClockConfig+0x2e8>)
 80060d6:	4313      	orrs	r3, r2
 80060d8:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80060da:	f000 f829 	bl	8006130 <HAL_RCC_GetSysClockFreq>
 80060de:	4601      	mov	r1, r0
 80060e0:	4b0f      	ldr	r3, [pc, #60]	; (8006120 <HAL_RCC_ClockConfig+0x2e8>)
 80060e2:	685b      	ldr	r3, [r3, #4]
 80060e4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80060e8:	22f0      	movs	r2, #240	; 0xf0
 80060ea:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80060ec:	693a      	ldr	r2, [r7, #16]
 80060ee:	fa92 f2a2 	rbit	r2, r2
 80060f2:	60fa      	str	r2, [r7, #12]
  return result;
 80060f4:	68fa      	ldr	r2, [r7, #12]
 80060f6:	fab2 f282 	clz	r2, r2
 80060fa:	b2d2      	uxtb	r2, r2
 80060fc:	40d3      	lsrs	r3, r2
 80060fe:	4a09      	ldr	r2, [pc, #36]	; (8006124 <HAL_RCC_ClockConfig+0x2ec>)
 8006100:	5cd3      	ldrb	r3, [r2, r3]
 8006102:	fa21 f303 	lsr.w	r3, r1, r3
 8006106:	4a08      	ldr	r2, [pc, #32]	; (8006128 <HAL_RCC_ClockConfig+0x2f0>)
 8006108:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 800610a:	4b08      	ldr	r3, [pc, #32]	; (800612c <HAL_RCC_ClockConfig+0x2f4>)
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	4618      	mov	r0, r3
 8006110:	f7fd fd56 	bl	8003bc0 <HAL_InitTick>
  
  return HAL_OK;
 8006114:	2300      	movs	r3, #0
}
 8006116:	4618      	mov	r0, r3
 8006118:	3778      	adds	r7, #120	; 0x78
 800611a:	46bd      	mov	sp, r7
 800611c:	bd80      	pop	{r7, pc}
 800611e:	bf00      	nop
 8006120:	40021000 	.word	0x40021000
 8006124:	08010b8c 	.word	0x08010b8c
 8006128:	20000004 	.word	0x20000004
 800612c:	20000008 	.word	0x20000008

08006130 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006130:	b480      	push	{r7}
 8006132:	b08b      	sub	sp, #44	; 0x2c
 8006134:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8006136:	2300      	movs	r3, #0
 8006138:	61fb      	str	r3, [r7, #28]
 800613a:	2300      	movs	r3, #0
 800613c:	61bb      	str	r3, [r7, #24]
 800613e:	2300      	movs	r3, #0
 8006140:	627b      	str	r3, [r7, #36]	; 0x24
 8006142:	2300      	movs	r3, #0
 8006144:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8006146:	2300      	movs	r3, #0
 8006148:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 800614a:	4b29      	ldr	r3, [pc, #164]	; (80061f0 <HAL_RCC_GetSysClockFreq+0xc0>)
 800614c:	685b      	ldr	r3, [r3, #4]
 800614e:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8006150:	69fb      	ldr	r3, [r7, #28]
 8006152:	f003 030c 	and.w	r3, r3, #12
 8006156:	2b04      	cmp	r3, #4
 8006158:	d002      	beq.n	8006160 <HAL_RCC_GetSysClockFreq+0x30>
 800615a:	2b08      	cmp	r3, #8
 800615c:	d003      	beq.n	8006166 <HAL_RCC_GetSysClockFreq+0x36>
 800615e:	e03c      	b.n	80061da <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8006160:	4b24      	ldr	r3, [pc, #144]	; (80061f4 <HAL_RCC_GetSysClockFreq+0xc4>)
 8006162:	623b      	str	r3, [r7, #32]
      break;
 8006164:	e03c      	b.n	80061e0 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8006166:	69fb      	ldr	r3, [r7, #28]
 8006168:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 800616c:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8006170:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006172:	68ba      	ldr	r2, [r7, #8]
 8006174:	fa92 f2a2 	rbit	r2, r2
 8006178:	607a      	str	r2, [r7, #4]
  return result;
 800617a:	687a      	ldr	r2, [r7, #4]
 800617c:	fab2 f282 	clz	r2, r2
 8006180:	b2d2      	uxtb	r2, r2
 8006182:	40d3      	lsrs	r3, r2
 8006184:	4a1c      	ldr	r2, [pc, #112]	; (80061f8 <HAL_RCC_GetSysClockFreq+0xc8>)
 8006186:	5cd3      	ldrb	r3, [r2, r3]
 8006188:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 800618a:	4b19      	ldr	r3, [pc, #100]	; (80061f0 <HAL_RCC_GetSysClockFreq+0xc0>)
 800618c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800618e:	f003 030f 	and.w	r3, r3, #15
 8006192:	220f      	movs	r2, #15
 8006194:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006196:	693a      	ldr	r2, [r7, #16]
 8006198:	fa92 f2a2 	rbit	r2, r2
 800619c:	60fa      	str	r2, [r7, #12]
  return result;
 800619e:	68fa      	ldr	r2, [r7, #12]
 80061a0:	fab2 f282 	clz	r2, r2
 80061a4:	b2d2      	uxtb	r2, r2
 80061a6:	40d3      	lsrs	r3, r2
 80061a8:	4a14      	ldr	r2, [pc, #80]	; (80061fc <HAL_RCC_GetSysClockFreq+0xcc>)
 80061aa:	5cd3      	ldrb	r3, [r2, r3]
 80061ac:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 80061ae:	69fb      	ldr	r3, [r7, #28]
 80061b0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80061b4:	2b00      	cmp	r3, #0
 80061b6:	d008      	beq.n	80061ca <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80061b8:	4a0e      	ldr	r2, [pc, #56]	; (80061f4 <HAL_RCC_GetSysClockFreq+0xc4>)
 80061ba:	69bb      	ldr	r3, [r7, #24]
 80061bc:	fbb2 f2f3 	udiv	r2, r2, r3
 80061c0:	697b      	ldr	r3, [r7, #20]
 80061c2:	fb02 f303 	mul.w	r3, r2, r3
 80061c6:	627b      	str	r3, [r7, #36]	; 0x24
 80061c8:	e004      	b.n	80061d4 <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 80061ca:	697b      	ldr	r3, [r7, #20]
 80061cc:	4a0c      	ldr	r2, [pc, #48]	; (8006200 <HAL_RCC_GetSysClockFreq+0xd0>)
 80061ce:	fb02 f303 	mul.w	r3, r2, r3
 80061d2:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 80061d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061d6:	623b      	str	r3, [r7, #32]
      break;
 80061d8:	e002      	b.n	80061e0 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80061da:	4b06      	ldr	r3, [pc, #24]	; (80061f4 <HAL_RCC_GetSysClockFreq+0xc4>)
 80061dc:	623b      	str	r3, [r7, #32]
      break;
 80061de:	bf00      	nop
    }
  }
  return sysclockfreq;
 80061e0:	6a3b      	ldr	r3, [r7, #32]
}
 80061e2:	4618      	mov	r0, r3
 80061e4:	372c      	adds	r7, #44	; 0x2c
 80061e6:	46bd      	mov	sp, r7
 80061e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ec:	4770      	bx	lr
 80061ee:	bf00      	nop
 80061f0:	40021000 	.word	0x40021000
 80061f4:	007a1200 	.word	0x007a1200
 80061f8:	08010ba4 	.word	0x08010ba4
 80061fc:	08010bb4 	.word	0x08010bb4
 8006200:	003d0900 	.word	0x003d0900

08006204 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006204:	b480      	push	{r7}
 8006206:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006208:	4b03      	ldr	r3, [pc, #12]	; (8006218 <HAL_RCC_GetHCLKFreq+0x14>)
 800620a:	681b      	ldr	r3, [r3, #0]
}
 800620c:	4618      	mov	r0, r3
 800620e:	46bd      	mov	sp, r7
 8006210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006214:	4770      	bx	lr
 8006216:	bf00      	nop
 8006218:	20000004 	.word	0x20000004

0800621c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800621c:	b580      	push	{r7, lr}
 800621e:	b082      	sub	sp, #8
 8006220:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8006222:	f7ff ffef 	bl	8006204 <HAL_RCC_GetHCLKFreq>
 8006226:	4601      	mov	r1, r0
 8006228:	4b0b      	ldr	r3, [pc, #44]	; (8006258 <HAL_RCC_GetPCLK1Freq+0x3c>)
 800622a:	685b      	ldr	r3, [r3, #4]
 800622c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8006230:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8006234:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006236:	687a      	ldr	r2, [r7, #4]
 8006238:	fa92 f2a2 	rbit	r2, r2
 800623c:	603a      	str	r2, [r7, #0]
  return result;
 800623e:	683a      	ldr	r2, [r7, #0]
 8006240:	fab2 f282 	clz	r2, r2
 8006244:	b2d2      	uxtb	r2, r2
 8006246:	40d3      	lsrs	r3, r2
 8006248:	4a04      	ldr	r2, [pc, #16]	; (800625c <HAL_RCC_GetPCLK1Freq+0x40>)
 800624a:	5cd3      	ldrb	r3, [r2, r3]
 800624c:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8006250:	4618      	mov	r0, r3
 8006252:	3708      	adds	r7, #8
 8006254:	46bd      	mov	sp, r7
 8006256:	bd80      	pop	{r7, pc}
 8006258:	40021000 	.word	0x40021000
 800625c:	08010b9c 	.word	0x08010b9c

08006260 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006260:	b580      	push	{r7, lr}
 8006262:	b082      	sub	sp, #8
 8006264:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8006266:	f7ff ffcd 	bl	8006204 <HAL_RCC_GetHCLKFreq>
 800626a:	4601      	mov	r1, r0
 800626c:	4b0b      	ldr	r3, [pc, #44]	; (800629c <HAL_RCC_GetPCLK2Freq+0x3c>)
 800626e:	685b      	ldr	r3, [r3, #4]
 8006270:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8006274:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8006278:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800627a:	687a      	ldr	r2, [r7, #4]
 800627c:	fa92 f2a2 	rbit	r2, r2
 8006280:	603a      	str	r2, [r7, #0]
  return result;
 8006282:	683a      	ldr	r2, [r7, #0]
 8006284:	fab2 f282 	clz	r2, r2
 8006288:	b2d2      	uxtb	r2, r2
 800628a:	40d3      	lsrs	r3, r2
 800628c:	4a04      	ldr	r2, [pc, #16]	; (80062a0 <HAL_RCC_GetPCLK2Freq+0x40>)
 800628e:	5cd3      	ldrb	r3, [r2, r3]
 8006290:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8006294:	4618      	mov	r0, r3
 8006296:	3708      	adds	r7, #8
 8006298:	46bd      	mov	sp, r7
 800629a:	bd80      	pop	{r7, pc}
 800629c:	40021000 	.word	0x40021000
 80062a0:	08010b9c 	.word	0x08010b9c

080062a4 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80062a4:	b580      	push	{r7, lr}
 80062a6:	b092      	sub	sp, #72	; 0x48
 80062a8:	af00      	add	r7, sp, #0
 80062aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80062ac:	2300      	movs	r3, #0
 80062ae:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 80062b0:	2300      	movs	r3, #0
 80062b2:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 80062b4:	2300      	movs	r3, #0
 80062b6:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80062c2:	2b00      	cmp	r3, #0
 80062c4:	f000 80d4 	beq.w	8006470 <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80062c8:	4b4e      	ldr	r3, [pc, #312]	; (8006404 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80062ca:	69db      	ldr	r3, [r3, #28]
 80062cc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80062d0:	2b00      	cmp	r3, #0
 80062d2:	d10e      	bne.n	80062f2 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80062d4:	4b4b      	ldr	r3, [pc, #300]	; (8006404 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80062d6:	69db      	ldr	r3, [r3, #28]
 80062d8:	4a4a      	ldr	r2, [pc, #296]	; (8006404 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80062da:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80062de:	61d3      	str	r3, [r2, #28]
 80062e0:	4b48      	ldr	r3, [pc, #288]	; (8006404 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80062e2:	69db      	ldr	r3, [r3, #28]
 80062e4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80062e8:	60bb      	str	r3, [r7, #8]
 80062ea:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80062ec:	2301      	movs	r3, #1
 80062ee:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80062f2:	4b45      	ldr	r3, [pc, #276]	; (8006408 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80062fa:	2b00      	cmp	r3, #0
 80062fc:	d118      	bne.n	8006330 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80062fe:	4b42      	ldr	r3, [pc, #264]	; (8006408 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	4a41      	ldr	r2, [pc, #260]	; (8006408 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8006304:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006308:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800630a:	f7fd fc9d 	bl	8003c48 <HAL_GetTick>
 800630e:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006310:	e008      	b.n	8006324 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006312:	f7fd fc99 	bl	8003c48 <HAL_GetTick>
 8006316:	4602      	mov	r2, r0
 8006318:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800631a:	1ad3      	subs	r3, r2, r3
 800631c:	2b64      	cmp	r3, #100	; 0x64
 800631e:	d901      	bls.n	8006324 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8006320:	2303      	movs	r3, #3
 8006322:	e169      	b.n	80065f8 <HAL_RCCEx_PeriphCLKConfig+0x354>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006324:	4b38      	ldr	r3, [pc, #224]	; (8006408 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800632c:	2b00      	cmp	r3, #0
 800632e:	d0f0      	beq.n	8006312 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8006330:	4b34      	ldr	r3, [pc, #208]	; (8006404 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006332:	6a1b      	ldr	r3, [r3, #32]
 8006334:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006338:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800633a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800633c:	2b00      	cmp	r3, #0
 800633e:	f000 8084 	beq.w	800644a <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	685b      	ldr	r3, [r3, #4]
 8006346:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800634a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800634c:	429a      	cmp	r2, r3
 800634e:	d07c      	beq.n	800644a <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006350:	4b2c      	ldr	r3, [pc, #176]	; (8006404 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006352:	6a1b      	ldr	r3, [r3, #32]
 8006354:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006358:	63fb      	str	r3, [r7, #60]	; 0x3c
 800635a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800635e:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006360:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006362:	fa93 f3a3 	rbit	r3, r3
 8006366:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8006368:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800636a:	fab3 f383 	clz	r3, r3
 800636e:	b2db      	uxtb	r3, r3
 8006370:	461a      	mov	r2, r3
 8006372:	4b26      	ldr	r3, [pc, #152]	; (800640c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8006374:	4413      	add	r3, r2
 8006376:	009b      	lsls	r3, r3, #2
 8006378:	461a      	mov	r2, r3
 800637a:	2301      	movs	r3, #1
 800637c:	6013      	str	r3, [r2, #0]
 800637e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006382:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006384:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006386:	fa93 f3a3 	rbit	r3, r3
 800638a:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 800638c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 800638e:	fab3 f383 	clz	r3, r3
 8006392:	b2db      	uxtb	r3, r3
 8006394:	461a      	mov	r2, r3
 8006396:	4b1d      	ldr	r3, [pc, #116]	; (800640c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8006398:	4413      	add	r3, r2
 800639a:	009b      	lsls	r3, r3, #2
 800639c:	461a      	mov	r2, r3
 800639e:	2300      	movs	r3, #0
 80063a0:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80063a2:	4a18      	ldr	r2, [pc, #96]	; (8006404 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80063a4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80063a6:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80063a8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80063aa:	f003 0301 	and.w	r3, r3, #1
 80063ae:	2b00      	cmp	r3, #0
 80063b0:	d04b      	beq.n	800644a <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80063b2:	f7fd fc49 	bl	8003c48 <HAL_GetTick>
 80063b6:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80063b8:	e00a      	b.n	80063d0 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80063ba:	f7fd fc45 	bl	8003c48 <HAL_GetTick>
 80063be:	4602      	mov	r2, r0
 80063c0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80063c2:	1ad3      	subs	r3, r2, r3
 80063c4:	f241 3288 	movw	r2, #5000	; 0x1388
 80063c8:	4293      	cmp	r3, r2
 80063ca:	d901      	bls.n	80063d0 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 80063cc:	2303      	movs	r3, #3
 80063ce:	e113      	b.n	80065f8 <HAL_RCCEx_PeriphCLKConfig+0x354>
 80063d0:	2302      	movs	r3, #2
 80063d2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80063d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80063d6:	fa93 f3a3 	rbit	r3, r3
 80063da:	627b      	str	r3, [r7, #36]	; 0x24
 80063dc:	2302      	movs	r3, #2
 80063de:	623b      	str	r3, [r7, #32]
 80063e0:	6a3b      	ldr	r3, [r7, #32]
 80063e2:	fa93 f3a3 	rbit	r3, r3
 80063e6:	61fb      	str	r3, [r7, #28]
  return result;
 80063e8:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80063ea:	fab3 f383 	clz	r3, r3
 80063ee:	b2db      	uxtb	r3, r3
 80063f0:	095b      	lsrs	r3, r3, #5
 80063f2:	b2db      	uxtb	r3, r3
 80063f4:	f043 0302 	orr.w	r3, r3, #2
 80063f8:	b2db      	uxtb	r3, r3
 80063fa:	2b02      	cmp	r3, #2
 80063fc:	d108      	bne.n	8006410 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 80063fe:	4b01      	ldr	r3, [pc, #4]	; (8006404 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006400:	6a1b      	ldr	r3, [r3, #32]
 8006402:	e00d      	b.n	8006420 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 8006404:	40021000 	.word	0x40021000
 8006408:	40007000 	.word	0x40007000
 800640c:	10908100 	.word	0x10908100
 8006410:	2302      	movs	r3, #2
 8006412:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006414:	69bb      	ldr	r3, [r7, #24]
 8006416:	fa93 f3a3 	rbit	r3, r3
 800641a:	617b      	str	r3, [r7, #20]
 800641c:	4b78      	ldr	r3, [pc, #480]	; (8006600 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800641e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006420:	2202      	movs	r2, #2
 8006422:	613a      	str	r2, [r7, #16]
 8006424:	693a      	ldr	r2, [r7, #16]
 8006426:	fa92 f2a2 	rbit	r2, r2
 800642a:	60fa      	str	r2, [r7, #12]
  return result;
 800642c:	68fa      	ldr	r2, [r7, #12]
 800642e:	fab2 f282 	clz	r2, r2
 8006432:	b2d2      	uxtb	r2, r2
 8006434:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006438:	b2d2      	uxtb	r2, r2
 800643a:	f002 021f 	and.w	r2, r2, #31
 800643e:	2101      	movs	r1, #1
 8006440:	fa01 f202 	lsl.w	r2, r1, r2
 8006444:	4013      	ands	r3, r2
 8006446:	2b00      	cmp	r3, #0
 8006448:	d0b7      	beq.n	80063ba <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 800644a:	4b6d      	ldr	r3, [pc, #436]	; (8006600 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800644c:	6a1b      	ldr	r3, [r3, #32]
 800644e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	685b      	ldr	r3, [r3, #4]
 8006456:	496a      	ldr	r1, [pc, #424]	; (8006600 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006458:	4313      	orrs	r3, r2
 800645a:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800645c:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8006460:	2b01      	cmp	r3, #1
 8006462:	d105      	bne.n	8006470 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006464:	4b66      	ldr	r3, [pc, #408]	; (8006600 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006466:	69db      	ldr	r3, [r3, #28]
 8006468:	4a65      	ldr	r2, [pc, #404]	; (8006600 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800646a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800646e:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	f003 0301 	and.w	r3, r3, #1
 8006478:	2b00      	cmp	r3, #0
 800647a:	d008      	beq.n	800648e <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800647c:	4b60      	ldr	r3, [pc, #384]	; (8006600 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800647e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006480:	f023 0203 	bic.w	r2, r3, #3
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	689b      	ldr	r3, [r3, #8]
 8006488:	495d      	ldr	r1, [pc, #372]	; (8006600 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800648a:	4313      	orrs	r3, r2
 800648c:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	f003 0302 	and.w	r3, r3, #2
 8006496:	2b00      	cmp	r3, #0
 8006498:	d008      	beq.n	80064ac <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800649a:	4b59      	ldr	r3, [pc, #356]	; (8006600 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800649c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800649e:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	68db      	ldr	r3, [r3, #12]
 80064a6:	4956      	ldr	r1, [pc, #344]	; (8006600 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80064a8:	4313      	orrs	r3, r2
 80064aa:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	f003 0304 	and.w	r3, r3, #4
 80064b4:	2b00      	cmp	r3, #0
 80064b6:	d008      	beq.n	80064ca <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80064b8:	4b51      	ldr	r3, [pc, #324]	; (8006600 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80064ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80064bc:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	691b      	ldr	r3, [r3, #16]
 80064c4:	494e      	ldr	r1, [pc, #312]	; (8006600 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80064c6:	4313      	orrs	r3, r2
 80064c8:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	f003 0320 	and.w	r3, r3, #32
 80064d2:	2b00      	cmp	r3, #0
 80064d4:	d008      	beq.n	80064e8 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80064d6:	4b4a      	ldr	r3, [pc, #296]	; (8006600 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80064d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80064da:	f023 0210 	bic.w	r2, r3, #16
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	69db      	ldr	r3, [r3, #28]
 80064e2:	4947      	ldr	r1, [pc, #284]	; (8006600 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80064e4:	4313      	orrs	r3, r2
 80064e6:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80064f0:	2b00      	cmp	r3, #0
 80064f2:	d008      	beq.n	8006506 <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 80064f4:	4b42      	ldr	r3, [pc, #264]	; (8006600 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80064f6:	685b      	ldr	r3, [r3, #4]
 80064f8:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006500:	493f      	ldr	r1, [pc, #252]	; (8006600 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006502:	4313      	orrs	r3, r2
 8006504:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800650e:	2b00      	cmp	r3, #0
 8006510:	d008      	beq.n	8006524 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8006512:	4b3b      	ldr	r3, [pc, #236]	; (8006600 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006514:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006516:	f023 0220 	bic.w	r2, r3, #32
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	6a1b      	ldr	r3, [r3, #32]
 800651e:	4938      	ldr	r1, [pc, #224]	; (8006600 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006520:	4313      	orrs	r3, r2
 8006522:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	f003 0308 	and.w	r3, r3, #8
 800652c:	2b00      	cmp	r3, #0
 800652e:	d008      	beq.n	8006542 <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8006530:	4b33      	ldr	r3, [pc, #204]	; (8006600 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006532:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006534:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	695b      	ldr	r3, [r3, #20]
 800653c:	4930      	ldr	r1, [pc, #192]	; (8006600 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800653e:	4313      	orrs	r3, r2
 8006540:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	f003 0310 	and.w	r3, r3, #16
 800654a:	2b00      	cmp	r3, #0
 800654c:	d008      	beq.n	8006560 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800654e:	4b2c      	ldr	r3, [pc, #176]	; (8006600 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006550:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006552:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	699b      	ldr	r3, [r3, #24]
 800655a:	4929      	ldr	r1, [pc, #164]	; (8006600 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800655c:	4313      	orrs	r3, r2
 800655e:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006568:	2b00      	cmp	r3, #0
 800656a:	d008      	beq.n	800657e <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800656c:	4b24      	ldr	r3, [pc, #144]	; (8006600 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800656e:	685b      	ldr	r3, [r3, #4]
 8006570:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006578:	4921      	ldr	r1, [pc, #132]	; (8006600 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800657a:	4313      	orrs	r3, r2
 800657c:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006586:	2b00      	cmp	r3, #0
 8006588:	d008      	beq.n	800659c <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800658a:	4b1d      	ldr	r3, [pc, #116]	; (8006600 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800658c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800658e:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006596:	491a      	ldr	r1, [pc, #104]	; (8006600 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006598:	4313      	orrs	r3, r2
 800659a:	62cb      	str	r3, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80065a4:	2b00      	cmp	r3, #0
 80065a6:	d008      	beq.n	80065ba <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 80065a8:	4b15      	ldr	r3, [pc, #84]	; (8006600 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80065aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80065ac:	f423 5278 	bic.w	r2, r3, #15872	; 0x3e00
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80065b4:	4912      	ldr	r1, [pc, #72]	; (8006600 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80065b6:	4313      	orrs	r3, r2
 80065b8:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80065c2:	2b00      	cmp	r3, #0
 80065c4:	d008      	beq.n	80065d8 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 80065c6:	4b0e      	ldr	r3, [pc, #56]	; (8006600 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80065c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80065ca:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80065d2:	490b      	ldr	r1, [pc, #44]	; (8006600 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80065d4:	4313      	orrs	r3, r2
 80065d6:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80065e0:	2b00      	cmp	r3, #0
 80065e2:	d008      	beq.n	80065f6 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 80065e4:	4b06      	ldr	r3, [pc, #24]	; (8006600 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80065e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80065e8:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80065f0:	4903      	ldr	r1, [pc, #12]	; (8006600 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80065f2:	4313      	orrs	r3, r2
 80065f4:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 80065f6:	2300      	movs	r3, #0
}
 80065f8:	4618      	mov	r0, r3
 80065fa:	3748      	adds	r7, #72	; 0x48
 80065fc:	46bd      	mov	sp, r7
 80065fe:	bd80      	pop	{r7, pc}
 8006600:	40021000 	.word	0x40021000

08006604 <HAL_RTC_Init>:
  *         in the RTC_InitTypeDef structure and initialize the associated handle.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8006604:	b580      	push	{r7, lr}
 8006606:	b082      	sub	sp, #8
 8006608:	af00      	add	r7, sp, #0
 800660a:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if (hrtc == NULL)
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	2b00      	cmp	r3, #0
 8006610:	d101      	bne.n	8006616 <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 8006612:	2301      	movs	r3, #1
 8006614:	e083      	b.n	800671e <HAL_RTC_Init+0x11a>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	7f5b      	ldrb	r3, [r3, #29]
 800661a:	b2db      	uxtb	r3, r3
 800661c:	2b00      	cmp	r3, #0
 800661e:	d105      	bne.n	800662c <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	2200      	movs	r2, #0
 8006624:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8006626:	6878      	ldr	r0, [r7, #4]
 8006628:	f7fd f84e 	bl	80036c8 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	2202      	movs	r2, #2
 8006630:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	22ca      	movs	r2, #202	; 0xca
 8006638:	625a      	str	r2, [r3, #36]	; 0x24
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	2253      	movs	r2, #83	; 0x53
 8006640:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8006642:	6878      	ldr	r0, [r7, #4]
 8006644:	f000 faa8 	bl	8006b98 <RTC_EnterInitMode>
 8006648:	4603      	mov	r3, r0
 800664a:	2b00      	cmp	r3, #0
 800664c:	d008      	beq.n	8006660 <HAL_RTC_Init+0x5c>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	22ff      	movs	r2, #255	; 0xff
 8006654:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	2204      	movs	r2, #4
 800665a:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 800665c:	2301      	movs	r3, #1
 800665e:	e05e      	b.n	800671e <HAL_RTC_Init+0x11a>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	689b      	ldr	r3, [r3, #8]
 8006666:	687a      	ldr	r2, [r7, #4]
 8006668:	6812      	ldr	r2, [r2, #0]
 800666a:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800666e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006672:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	6899      	ldr	r1, [r3, #8]
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	685a      	ldr	r2, [r3, #4]
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	691b      	ldr	r3, [r3, #16]
 8006682:	431a      	orrs	r2, r3
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	695b      	ldr	r3, [r3, #20]
 8006688:	431a      	orrs	r2, r3
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	430a      	orrs	r2, r1
 8006690:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	687a      	ldr	r2, [r7, #4]
 8006698:	68d2      	ldr	r2, [r2, #12]
 800669a:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	6919      	ldr	r1, [r3, #16]
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	689b      	ldr	r3, [r3, #8]
 80066a6:	041a      	lsls	r2, r3, #16
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	430a      	orrs	r2, r1
 80066ae:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	68da      	ldr	r2, [r3, #12]
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80066be:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	689b      	ldr	r3, [r3, #8]
 80066c6:	f003 0320 	and.w	r3, r3, #32
 80066ca:	2b00      	cmp	r3, #0
 80066cc:	d10e      	bne.n	80066ec <HAL_RTC_Init+0xe8>
    {
      if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80066ce:	6878      	ldr	r0, [r7, #4]
 80066d0:	f000 fa3a 	bl	8006b48 <HAL_RTC_WaitForSynchro>
 80066d4:	4603      	mov	r3, r0
 80066d6:	2b00      	cmp	r3, #0
 80066d8:	d008      	beq.n	80066ec <HAL_RTC_Init+0xe8>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	22ff      	movs	r2, #255	; 0xff
 80066e0:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	2204      	movs	r2, #4
 80066e6:	775a      	strb	r2, [r3, #29]

        return HAL_ERROR;
 80066e8:	2301      	movs	r3, #1
 80066ea:	e018      	b.n	800671e <HAL_RTC_Init+0x11a>
      }
    }

    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80066fa:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	699a      	ldr	r2, [r3, #24]
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	430a      	orrs	r2, r1
 800670c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	22ff      	movs	r2, #255	; 0xff
 8006714:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	2201      	movs	r2, #1
 800671a:	775a      	strb	r2, [r3, #29]

    return HAL_OK;
 800671c:	2300      	movs	r3, #0
  }
}
 800671e:	4618      	mov	r0, r3
 8006720:	3708      	adds	r7, #8
 8006722:	46bd      	mov	sp, r7
 8006724:	bd80      	pop	{r7, pc}

08006726 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8006726:	b590      	push	{r4, r7, lr}
 8006728:	b087      	sub	sp, #28
 800672a:	af00      	add	r7, sp, #0
 800672c:	60f8      	str	r0, [r7, #12]
 800672e:	60b9      	str	r1, [r7, #8]
 8006730:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8006732:	2300      	movs	r3, #0
 8006734:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8006736:	68fb      	ldr	r3, [r7, #12]
 8006738:	7f1b      	ldrb	r3, [r3, #28]
 800673a:	2b01      	cmp	r3, #1
 800673c:	d101      	bne.n	8006742 <HAL_RTC_SetTime+0x1c>
 800673e:	2302      	movs	r3, #2
 8006740:	e0aa      	b.n	8006898 <HAL_RTC_SetTime+0x172>
 8006742:	68fb      	ldr	r3, [r7, #12]
 8006744:	2201      	movs	r2, #1
 8006746:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8006748:	68fb      	ldr	r3, [r7, #12]
 800674a:	2202      	movs	r2, #2
 800674c:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	2b00      	cmp	r3, #0
 8006752:	d126      	bne.n	80067a2 <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8006754:	68fb      	ldr	r3, [r7, #12]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	689b      	ldr	r3, [r3, #8]
 800675a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800675e:	2b00      	cmp	r3, #0
 8006760:	d102      	bne.n	8006768 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8006762:	68bb      	ldr	r3, [r7, #8]
 8006764:	2200      	movs	r2, #0
 8006766:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8006768:	68bb      	ldr	r3, [r7, #8]
 800676a:	781b      	ldrb	r3, [r3, #0]
 800676c:	4618      	mov	r0, r3
 800676e:	f000 fa3f 	bl	8006bf0 <RTC_ByteToBcd2>
 8006772:	4603      	mov	r3, r0
 8006774:	041c      	lsls	r4, r3, #16
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 8006776:	68bb      	ldr	r3, [r7, #8]
 8006778:	785b      	ldrb	r3, [r3, #1]
 800677a:	4618      	mov	r0, r3
 800677c:	f000 fa38 	bl	8006bf0 <RTC_ByteToBcd2>
 8006780:	4603      	mov	r3, r0
 8006782:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8006784:	431c      	orrs	r4, r3
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 8006786:	68bb      	ldr	r3, [r7, #8]
 8006788:	789b      	ldrb	r3, [r3, #2]
 800678a:	4618      	mov	r0, r3
 800678c:	f000 fa30 	bl	8006bf0 <RTC_ByteToBcd2>
 8006790:	4603      	mov	r3, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 8006792:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat) << 16U));
 8006796:	68bb      	ldr	r3, [r7, #8]
 8006798:	78db      	ldrb	r3, [r3, #3]
 800679a:	041b      	lsls	r3, r3, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 800679c:	4313      	orrs	r3, r2
 800679e:	617b      	str	r3, [r7, #20]
 80067a0:	e018      	b.n	80067d4 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 80067a2:	68fb      	ldr	r3, [r7, #12]
 80067a4:	681b      	ldr	r3, [r3, #0]
 80067a6:	689b      	ldr	r3, [r3, #8]
 80067a8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80067ac:	2b00      	cmp	r3, #0
 80067ae:	d102      	bne.n	80067b6 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 80067b0:	68bb      	ldr	r3, [r7, #8]
 80067b2:	2200      	movs	r2, #0
 80067b4:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 80067b6:	68bb      	ldr	r3, [r7, #8]
 80067b8:	781b      	ldrb	r3, [r3, #0]
 80067ba:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes) << 8U) | \
 80067bc:	68bb      	ldr	r3, [r7, #8]
 80067be:	785b      	ldrb	r3, [r3, #1]
 80067c0:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 80067c2:	4313      	orrs	r3, r2
              ((uint32_t)sTime->Seconds) | \
 80067c4:	68ba      	ldr	r2, [r7, #8]
 80067c6:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes) << 8U) | \
 80067c8:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << 16U));
 80067ca:	68bb      	ldr	r3, [r7, #8]
 80067cc:	78db      	ldrb	r3, [r3, #3]
 80067ce:	041b      	lsls	r3, r3, #16
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 80067d0:	4313      	orrs	r3, r2
 80067d2:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80067d4:	68fb      	ldr	r3, [r7, #12]
 80067d6:	681b      	ldr	r3, [r3, #0]
 80067d8:	22ca      	movs	r2, #202	; 0xca
 80067da:	625a      	str	r2, [r3, #36]	; 0x24
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	2253      	movs	r2, #83	; 0x53
 80067e2:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 80067e4:	68f8      	ldr	r0, [r7, #12]
 80067e6:	f000 f9d7 	bl	8006b98 <RTC_EnterInitMode>
 80067ea:	4603      	mov	r3, r0
 80067ec:	2b00      	cmp	r3, #0
 80067ee:	d00b      	beq.n	8006808 <HAL_RTC_SetTime+0xe2>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80067f0:	68fb      	ldr	r3, [r7, #12]
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	22ff      	movs	r2, #255	; 0xff
 80067f6:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 80067f8:	68fb      	ldr	r3, [r7, #12]
 80067fa:	2204      	movs	r2, #4
 80067fc:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 80067fe:	68fb      	ldr	r3, [r7, #12]
 8006800:	2200      	movs	r2, #0
 8006802:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 8006804:	2301      	movs	r3, #1
 8006806:	e047      	b.n	8006898 <HAL_RTC_SetTime+0x172>
  }
  else
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8006808:	68fb      	ldr	r3, [r7, #12]
 800680a:	681a      	ldr	r2, [r3, #0]
 800680c:	697b      	ldr	r3, [r7, #20]
 800680e:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8006812:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8006816:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BCK);
 8006818:	68fb      	ldr	r3, [r7, #12]
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	689a      	ldr	r2, [r3, #8]
 800681e:	68fb      	ldr	r3, [r7, #12]
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8006826:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8006828:	68fb      	ldr	r3, [r7, #12]
 800682a:	681b      	ldr	r3, [r3, #0]
 800682c:	6899      	ldr	r1, [r3, #8]
 800682e:	68bb      	ldr	r3, [r7, #8]
 8006830:	68da      	ldr	r2, [r3, #12]
 8006832:	68bb      	ldr	r3, [r7, #8]
 8006834:	691b      	ldr	r3, [r3, #16]
 8006836:	431a      	orrs	r2, r3
 8006838:	68fb      	ldr	r3, [r7, #12]
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	430a      	orrs	r2, r1
 800683e:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 8006840:	68fb      	ldr	r3, [r7, #12]
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	68da      	ldr	r2, [r3, #12]
 8006846:	68fb      	ldr	r3, [r7, #12]
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800684e:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0U, wait for synchro else this check is not needed */
    if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8006850:	68fb      	ldr	r3, [r7, #12]
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	689b      	ldr	r3, [r3, #8]
 8006856:	f003 0320 	and.w	r3, r3, #32
 800685a:	2b00      	cmp	r3, #0
 800685c:	d111      	bne.n	8006882 <HAL_RTC_SetTime+0x15c>
    {
      if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800685e:	68f8      	ldr	r0, [r7, #12]
 8006860:	f000 f972 	bl	8006b48 <HAL_RTC_WaitForSynchro>
 8006864:	4603      	mov	r3, r0
 8006866:	2b00      	cmp	r3, #0
 8006868:	d00b      	beq.n	8006882 <HAL_RTC_SetTime+0x15c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800686a:	68fb      	ldr	r3, [r7, #12]
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	22ff      	movs	r2, #255	; 0xff
 8006870:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8006872:	68fb      	ldr	r3, [r7, #12]
 8006874:	2204      	movs	r2, #4
 8006876:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8006878:	68fb      	ldr	r3, [r7, #12]
 800687a:	2200      	movs	r2, #0
 800687c:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 800687e:	2301      	movs	r3, #1
 8006880:	e00a      	b.n	8006898 <HAL_RTC_SetTime+0x172>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006882:	68fb      	ldr	r3, [r7, #12]
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	22ff      	movs	r2, #255	; 0xff
 8006888:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY;
 800688a:	68fb      	ldr	r3, [r7, #12]
 800688c:	2201      	movs	r2, #1
 800688e:	775a      	strb	r2, [r3, #29]

    __HAL_UNLOCK(hrtc);
 8006890:	68fb      	ldr	r3, [r7, #12]
 8006892:	2200      	movs	r2, #0
 8006894:	771a      	strb	r2, [r3, #28]

    return HAL_OK;
 8006896:	2300      	movs	r3, #0
  }
}
 8006898:	4618      	mov	r0, r3
 800689a:	371c      	adds	r7, #28
 800689c:	46bd      	mov	sp, r7
 800689e:	bd90      	pop	{r4, r7, pc}

080068a0 <HAL_RTC_GetTime>:
  * @note   Call HAL_RTC_GetDate() after HAL_RTC_GetTime() to unlock the values
  *         in the higher-order calendar shadow registers.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80068a0:	b580      	push	{r7, lr}
 80068a2:	b086      	sub	sp, #24
 80068a4:	af00      	add	r7, sp, #0
 80068a6:	60f8      	str	r0, [r7, #12]
 80068a8:	60b9      	str	r1, [r7, #8]
 80068aa:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 80068ac:	2300      	movs	r3, #0
 80068ae:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register*/
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 80068b0:	68fb      	ldr	r3, [r7, #12]
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80068b6:	68bb      	ldr	r3, [r7, #8]
 80068b8:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 80068ba:	68fb      	ldr	r3, [r7, #12]
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	691b      	ldr	r3, [r3, #16]
 80068c0:	f3c3 020e 	ubfx	r2, r3, #0, #15
 80068c4:	68bb      	ldr	r3, [r7, #8]
 80068c6:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 80068c8:	68fb      	ldr	r3, [r7, #12]
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 80068d2:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 80068d6:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16U);
 80068d8:	697b      	ldr	r3, [r7, #20]
 80068da:	0c1b      	lsrs	r3, r3, #16
 80068dc:	b2db      	uxtb	r3, r3
 80068de:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80068e2:	b2da      	uxtb	r2, r3
 80068e4:	68bb      	ldr	r3, [r7, #8]
 80068e6:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> 8U);
 80068e8:	697b      	ldr	r3, [r7, #20]
 80068ea:	0a1b      	lsrs	r3, r3, #8
 80068ec:	b2db      	uxtb	r3, r3
 80068ee:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80068f2:	b2da      	uxtb	r2, r3
 80068f4:	68bb      	ldr	r3, [r7, #8]
 80068f6:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)(tmpreg & (RTC_TR_ST | RTC_TR_SU));
 80068f8:	697b      	ldr	r3, [r7, #20]
 80068fa:	b2db      	uxtb	r3, r3
 80068fc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006900:	b2da      	uxtb	r2, r3
 8006902:	68bb      	ldr	r3, [r7, #8]
 8006904:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> 16U);
 8006906:	697b      	ldr	r3, [r7, #20]
 8006908:	0c1b      	lsrs	r3, r3, #16
 800690a:	b2db      	uxtb	r3, r3
 800690c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006910:	b2da      	uxtb	r2, r3
 8006912:	68bb      	ldr	r3, [r7, #8]
 8006914:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	2b00      	cmp	r3, #0
 800691a:	d11a      	bne.n	8006952 <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 800691c:	68bb      	ldr	r3, [r7, #8]
 800691e:	781b      	ldrb	r3, [r3, #0]
 8006920:	4618      	mov	r0, r3
 8006922:	f000 f983 	bl	8006c2c <RTC_Bcd2ToByte>
 8006926:	4603      	mov	r3, r0
 8006928:	461a      	mov	r2, r3
 800692a:	68bb      	ldr	r3, [r7, #8]
 800692c:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 800692e:	68bb      	ldr	r3, [r7, #8]
 8006930:	785b      	ldrb	r3, [r3, #1]
 8006932:	4618      	mov	r0, r3
 8006934:	f000 f97a 	bl	8006c2c <RTC_Bcd2ToByte>
 8006938:	4603      	mov	r3, r0
 800693a:	461a      	mov	r2, r3
 800693c:	68bb      	ldr	r3, [r7, #8]
 800693e:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8006940:	68bb      	ldr	r3, [r7, #8]
 8006942:	789b      	ldrb	r3, [r3, #2]
 8006944:	4618      	mov	r0, r3
 8006946:	f000 f971 	bl	8006c2c <RTC_Bcd2ToByte>
 800694a:	4603      	mov	r3, r0
 800694c:	461a      	mov	r2, r3
 800694e:	68bb      	ldr	r3, [r7, #8]
 8006950:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8006952:	2300      	movs	r3, #0
}
 8006954:	4618      	mov	r0, r3
 8006956:	3718      	adds	r7, #24
 8006958:	46bd      	mov	sp, r7
 800695a:	bd80      	pop	{r7, pc}

0800695c <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800695c:	b590      	push	{r4, r7, lr}
 800695e:	b087      	sub	sp, #28
 8006960:	af00      	add	r7, sp, #0
 8006962:	60f8      	str	r0, [r7, #12]
 8006964:	60b9      	str	r1, [r7, #8]
 8006966:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8006968:	2300      	movs	r3, #0
 800696a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800696c:	68fb      	ldr	r3, [r7, #12]
 800696e:	7f1b      	ldrb	r3, [r3, #28]
 8006970:	2b01      	cmp	r3, #1
 8006972:	d101      	bne.n	8006978 <HAL_RTC_SetDate+0x1c>
 8006974:	2302      	movs	r3, #2
 8006976:	e094      	b.n	8006aa2 <HAL_RTC_SetDate+0x146>
 8006978:	68fb      	ldr	r3, [r7, #12]
 800697a:	2201      	movs	r2, #1
 800697c:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800697e:	68fb      	ldr	r3, [r7, #12]
 8006980:	2202      	movs	r2, #2
 8006982:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	2b00      	cmp	r3, #0
 8006988:	d10e      	bne.n	80069a8 <HAL_RTC_SetDate+0x4c>
 800698a:	68bb      	ldr	r3, [r7, #8]
 800698c:	785b      	ldrb	r3, [r3, #1]
 800698e:	f003 0310 	and.w	r3, r3, #16
 8006992:	2b00      	cmp	r3, #0
 8006994:	d008      	beq.n	80069a8 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8006996:	68bb      	ldr	r3, [r7, #8]
 8006998:	785b      	ldrb	r3, [r3, #1]
 800699a:	f023 0310 	bic.w	r3, r3, #16
 800699e:	b2db      	uxtb	r3, r3
 80069a0:	330a      	adds	r3, #10
 80069a2:	b2da      	uxtb	r2, r3
 80069a4:	68bb      	ldr	r3, [r7, #8]
 80069a6:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	2b00      	cmp	r3, #0
 80069ac:	d11c      	bne.n	80069e8 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 80069ae:	68bb      	ldr	r3, [r7, #8]
 80069b0:	78db      	ldrb	r3, [r3, #3]
 80069b2:	4618      	mov	r0, r3
 80069b4:	f000 f91c 	bl	8006bf0 <RTC_ByteToBcd2>
 80069b8:	4603      	mov	r3, r0
 80069ba:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 80069bc:	68bb      	ldr	r3, [r7, #8]
 80069be:	785b      	ldrb	r3, [r3, #1]
 80069c0:	4618      	mov	r0, r3
 80069c2:	f000 f915 	bl	8006bf0 <RTC_ByteToBcd2>
 80069c6:	4603      	mov	r3, r0
 80069c8:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 80069ca:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 80069cc:	68bb      	ldr	r3, [r7, #8]
 80069ce:	789b      	ldrb	r3, [r3, #2]
 80069d0:	4618      	mov	r0, r3
 80069d2:	f000 f90d 	bl	8006bf0 <RTC_ByteToBcd2>
 80069d6:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 80069d8:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay << 13U));
 80069dc:	68bb      	ldr	r3, [r7, #8]
 80069de:	781b      	ldrb	r3, [r3, #0]
 80069e0:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 80069e2:	4313      	orrs	r3, r2
 80069e4:	617b      	str	r3, [r7, #20]
 80069e6:	e00e      	b.n	8006a06 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 80069e8:	68bb      	ldr	r3, [r7, #8]
 80069ea:	78db      	ldrb	r3, [r3, #3]
 80069ec:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << 8U) | \
 80069ee:	68bb      	ldr	r3, [r7, #8]
 80069f0:	785b      	ldrb	r3, [r3, #1]
 80069f2:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 80069f4:	4313      	orrs	r3, r2
                  ((uint32_t)sDate->Date) | \
 80069f6:	68ba      	ldr	r2, [r7, #8]
 80069f8:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << 8U) | \
 80069fa:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << 13U));
 80069fc:	68bb      	ldr	r3, [r7, #8]
 80069fe:	781b      	ldrb	r3, [r3, #0]
 8006a00:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8006a02:	4313      	orrs	r3, r2
 8006a04:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006a06:	68fb      	ldr	r3, [r7, #12]
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	22ca      	movs	r2, #202	; 0xca
 8006a0c:	625a      	str	r2, [r3, #36]	; 0x24
 8006a0e:	68fb      	ldr	r3, [r7, #12]
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	2253      	movs	r2, #83	; 0x53
 8006a14:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8006a16:	68f8      	ldr	r0, [r7, #12]
 8006a18:	f000 f8be 	bl	8006b98 <RTC_EnterInitMode>
 8006a1c:	4603      	mov	r3, r0
 8006a1e:	2b00      	cmp	r3, #0
 8006a20:	d00b      	beq.n	8006a3a <HAL_RTC_SetDate+0xde>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006a22:	68fb      	ldr	r3, [r7, #12]
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	22ff      	movs	r2, #255	; 0xff
 8006a28:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state*/
    hrtc->State = HAL_RTC_STATE_ERROR;
 8006a2a:	68fb      	ldr	r3, [r7, #12]
 8006a2c:	2204      	movs	r2, #4
 8006a2e:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8006a30:	68fb      	ldr	r3, [r7, #12]
 8006a32:	2200      	movs	r2, #0
 8006a34:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 8006a36:	2301      	movs	r3, #1
 8006a38:	e033      	b.n	8006aa2 <HAL_RTC_SetDate+0x146>
  }
  else
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8006a3a:	68fb      	ldr	r3, [r7, #12]
 8006a3c:	681a      	ldr	r2, [r3, #0]
 8006a3e:	697b      	ldr	r3, [r7, #20]
 8006a40:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8006a44:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8006a48:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 8006a4a:	68fb      	ldr	r3, [r7, #12]
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	68da      	ldr	r2, [r3, #12]
 8006a50:	68fb      	ldr	r3, [r7, #12]
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006a58:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0U, wait for synchro else this check is not needed */
    if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8006a5a:	68fb      	ldr	r3, [r7, #12]
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	689b      	ldr	r3, [r3, #8]
 8006a60:	f003 0320 	and.w	r3, r3, #32
 8006a64:	2b00      	cmp	r3, #0
 8006a66:	d111      	bne.n	8006a8c <HAL_RTC_SetDate+0x130>
    {
      if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8006a68:	68f8      	ldr	r0, [r7, #12]
 8006a6a:	f000 f86d 	bl	8006b48 <HAL_RTC_WaitForSynchro>
 8006a6e:	4603      	mov	r3, r0
 8006a70:	2b00      	cmp	r3, #0
 8006a72:	d00b      	beq.n	8006a8c <HAL_RTC_SetDate+0x130>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006a74:	68fb      	ldr	r3, [r7, #12]
 8006a76:	681b      	ldr	r3, [r3, #0]
 8006a78:	22ff      	movs	r2, #255	; 0xff
 8006a7a:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8006a7c:	68fb      	ldr	r3, [r7, #12]
 8006a7e:	2204      	movs	r2, #4
 8006a80:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8006a82:	68fb      	ldr	r3, [r7, #12]
 8006a84:	2200      	movs	r2, #0
 8006a86:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 8006a88:	2301      	movs	r3, #1
 8006a8a:	e00a      	b.n	8006aa2 <HAL_RTC_SetDate+0x146>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006a8c:	68fb      	ldr	r3, [r7, #12]
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	22ff      	movs	r2, #255	; 0xff
 8006a92:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY ;
 8006a94:	68fb      	ldr	r3, [r7, #12]
 8006a96:	2201      	movs	r2, #1
 8006a98:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8006a9a:	68fb      	ldr	r3, [r7, #12]
 8006a9c:	2200      	movs	r2, #0
 8006a9e:	771a      	strb	r2, [r3, #28]

    return HAL_OK;
 8006aa0:	2300      	movs	r3, #0
  }
}
 8006aa2:	4618      	mov	r0, r3
 8006aa4:	371c      	adds	r7, #28
 8006aa6:	46bd      	mov	sp, r7
 8006aa8:	bd90      	pop	{r4, r7, pc}

08006aaa <HAL_RTC_GetDate>:
  *            @arg RTC_FORMAT_BIN :  Binary data format
  *            @arg RTC_FORMAT_BCD :  BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8006aaa:	b580      	push	{r7, lr}
 8006aac:	b086      	sub	sp, #24
 8006aae:	af00      	add	r7, sp, #0
 8006ab0:	60f8      	str	r0, [r7, #12]
 8006ab2:	60b9      	str	r1, [r7, #8]
 8006ab4:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8006ab6:	2300      	movs	r3, #0
 8006ab8:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8006aba:	68fb      	ldr	r3, [r7, #12]
 8006abc:	681b      	ldr	r3, [r3, #0]
 8006abe:	685b      	ldr	r3, [r3, #4]
 8006ac0:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8006ac4:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8006ac8:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> 16U);
 8006aca:	697b      	ldr	r3, [r7, #20]
 8006acc:	0c1b      	lsrs	r3, r3, #16
 8006ace:	b2da      	uxtb	r2, r3
 8006ad0:	68bb      	ldr	r3, [r7, #8]
 8006ad2:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> 8U);
 8006ad4:	697b      	ldr	r3, [r7, #20]
 8006ad6:	0a1b      	lsrs	r3, r3, #8
 8006ad8:	b2db      	uxtb	r3, r3
 8006ada:	f003 031f 	and.w	r3, r3, #31
 8006ade:	b2da      	uxtb	r2, r3
 8006ae0:	68bb      	ldr	r3, [r7, #8]
 8006ae2:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)(datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8006ae4:	697b      	ldr	r3, [r7, #20]
 8006ae6:	b2db      	uxtb	r3, r3
 8006ae8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006aec:	b2da      	uxtb	r2, r3
 8006aee:	68bb      	ldr	r3, [r7, #8]
 8006af0:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> 13U);
 8006af2:	697b      	ldr	r3, [r7, #20]
 8006af4:	0b5b      	lsrs	r3, r3, #13
 8006af6:	b2db      	uxtb	r3, r3
 8006af8:	f003 0307 	and.w	r3, r3, #7
 8006afc:	b2da      	uxtb	r2, r3
 8006afe:	68bb      	ldr	r3, [r7, #8]
 8006b00:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	2b00      	cmp	r3, #0
 8006b06:	d11a      	bne.n	8006b3e <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8006b08:	68bb      	ldr	r3, [r7, #8]
 8006b0a:	78db      	ldrb	r3, [r3, #3]
 8006b0c:	4618      	mov	r0, r3
 8006b0e:	f000 f88d 	bl	8006c2c <RTC_Bcd2ToByte>
 8006b12:	4603      	mov	r3, r0
 8006b14:	461a      	mov	r2, r3
 8006b16:	68bb      	ldr	r3, [r7, #8]
 8006b18:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8006b1a:	68bb      	ldr	r3, [r7, #8]
 8006b1c:	785b      	ldrb	r3, [r3, #1]
 8006b1e:	4618      	mov	r0, r3
 8006b20:	f000 f884 	bl	8006c2c <RTC_Bcd2ToByte>
 8006b24:	4603      	mov	r3, r0
 8006b26:	461a      	mov	r2, r3
 8006b28:	68bb      	ldr	r3, [r7, #8]
 8006b2a:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8006b2c:	68bb      	ldr	r3, [r7, #8]
 8006b2e:	789b      	ldrb	r3, [r3, #2]
 8006b30:	4618      	mov	r0, r3
 8006b32:	f000 f87b 	bl	8006c2c <RTC_Bcd2ToByte>
 8006b36:	4603      	mov	r3, r0
 8006b38:	461a      	mov	r2, r3
 8006b3a:	68bb      	ldr	r3, [r7, #8]
 8006b3c:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8006b3e:	2300      	movs	r3, #0
}
 8006b40:	4618      	mov	r0, r3
 8006b42:	3718      	adds	r7, #24
 8006b44:	46bd      	mov	sp, r7
 8006b46:	bd80      	pop	{r7, pc}

08006b48 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8006b48:	b580      	push	{r7, lr}
 8006b4a:	b084      	sub	sp, #16
 8006b4c:	af00      	add	r7, sp, #0
 8006b4e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006b50:	2300      	movs	r3, #0
 8006b52:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	681b      	ldr	r3, [r3, #0]
 8006b58:	68da      	ldr	r2, [r3, #12]
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8006b62:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 8006b64:	f7fd f870 	bl	8003c48 <HAL_GetTick>
 8006b68:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8006b6a:	e009      	b.n	8006b80 <HAL_RTC_WaitForSynchro+0x38>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8006b6c:	f7fd f86c 	bl	8003c48 <HAL_GetTick>
 8006b70:	4602      	mov	r2, r0
 8006b72:	68fb      	ldr	r3, [r7, #12]
 8006b74:	1ad3      	subs	r3, r2, r3
 8006b76:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006b7a:	d901      	bls.n	8006b80 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 8006b7c:	2303      	movs	r3, #3
 8006b7e:	e007      	b.n	8006b90 <HAL_RTC_WaitForSynchro+0x48>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	68db      	ldr	r3, [r3, #12]
 8006b86:	f003 0320 	and.w	r3, r3, #32
 8006b8a:	2b00      	cmp	r3, #0
 8006b8c:	d0ee      	beq.n	8006b6c <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 8006b8e:	2300      	movs	r3, #0
}
 8006b90:	4618      	mov	r0, r3
 8006b92:	3710      	adds	r7, #16
 8006b94:	46bd      	mov	sp, r7
 8006b96:	bd80      	pop	{r7, pc}

08006b98 <RTC_EnterInitMode>:
  * @retval An ErrorStatus enumeration value:
  *          - HAL_OK : RTC is in Init mode
  *          - HAL_TIMEOUT : RTC is not in Init mode and in Timeout
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8006b98:	b580      	push	{r7, lr}
 8006b9a:	b084      	sub	sp, #16
 8006b9c:	af00      	add	r7, sp, #0
 8006b9e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006ba0:	2300      	movs	r3, #0
 8006ba2:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	68db      	ldr	r3, [r3, #12]
 8006baa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006bae:	2b00      	cmp	r3, #0
 8006bb0:	d119      	bne.n	8006be6 <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	681b      	ldr	r3, [r3, #0]
 8006bb6:	f04f 32ff 	mov.w	r2, #4294967295
 8006bba:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8006bbc:	f7fd f844 	bl	8003c48 <HAL_GetTick>
 8006bc0:	60f8      	str	r0, [r7, #12]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8006bc2:	e009      	b.n	8006bd8 <RTC_EnterInitMode+0x40>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8006bc4:	f7fd f840 	bl	8003c48 <HAL_GetTick>
 8006bc8:	4602      	mov	r2, r0
 8006bca:	68fb      	ldr	r3, [r7, #12]
 8006bcc:	1ad3      	subs	r3, r2, r3
 8006bce:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006bd2:	d901      	bls.n	8006bd8 <RTC_EnterInitMode+0x40>
      {
        return HAL_TIMEOUT;
 8006bd4:	2303      	movs	r3, #3
 8006bd6:	e007      	b.n	8006be8 <RTC_EnterInitMode+0x50>
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	68db      	ldr	r3, [r3, #12]
 8006bde:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006be2:	2b00      	cmp	r3, #0
 8006be4:	d0ee      	beq.n	8006bc4 <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return HAL_OK;
 8006be6:	2300      	movs	r3, #0
}
 8006be8:	4618      	mov	r0, r3
 8006bea:	3710      	adds	r7, #16
 8006bec:	46bd      	mov	sp, r7
 8006bee:	bd80      	pop	{r7, pc}

08006bf0 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8006bf0:	b480      	push	{r7}
 8006bf2:	b085      	sub	sp, #20
 8006bf4:	af00      	add	r7, sp, #0
 8006bf6:	4603      	mov	r3, r0
 8006bf8:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8006bfa:	2300      	movs	r3, #0
 8006bfc:	60fb      	str	r3, [r7, #12]

  while (Value >= 10U)
 8006bfe:	e005      	b.n	8006c0c <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8006c00:	68fb      	ldr	r3, [r7, #12]
 8006c02:	3301      	adds	r3, #1
 8006c04:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 8006c06:	79fb      	ldrb	r3, [r7, #7]
 8006c08:	3b0a      	subs	r3, #10
 8006c0a:	71fb      	strb	r3, [r7, #7]
  while (Value >= 10U)
 8006c0c:	79fb      	ldrb	r3, [r7, #7]
 8006c0e:	2b09      	cmp	r3, #9
 8006c10:	d8f6      	bhi.n	8006c00 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | Value);
 8006c12:	68fb      	ldr	r3, [r7, #12]
 8006c14:	b2db      	uxtb	r3, r3
 8006c16:	011b      	lsls	r3, r3, #4
 8006c18:	b2da      	uxtb	r2, r3
 8006c1a:	79fb      	ldrb	r3, [r7, #7]
 8006c1c:	4313      	orrs	r3, r2
 8006c1e:	b2db      	uxtb	r3, r3
}
 8006c20:	4618      	mov	r0, r3
 8006c22:	3714      	adds	r7, #20
 8006c24:	46bd      	mov	sp, r7
 8006c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c2a:	4770      	bx	lr

08006c2c <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8006c2c:	b480      	push	{r7}
 8006c2e:	b085      	sub	sp, #20
 8006c30:	af00      	add	r7, sp, #0
 8006c32:	4603      	mov	r3, r0
 8006c34:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0U;
 8006c36:	2300      	movs	r3, #0
 8006c38:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0U) >> (uint8_t)0x4U) * 10U;
 8006c3a:	79fb      	ldrb	r3, [r7, #7]
 8006c3c:	091b      	lsrs	r3, r3, #4
 8006c3e:	b2db      	uxtb	r3, r3
 8006c40:	461a      	mov	r2, r3
 8006c42:	4613      	mov	r3, r2
 8006c44:	009b      	lsls	r3, r3, #2
 8006c46:	4413      	add	r3, r2
 8006c48:	005b      	lsls	r3, r3, #1
 8006c4a:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0FU));
 8006c4c:	79fb      	ldrb	r3, [r7, #7]
 8006c4e:	f003 030f 	and.w	r3, r3, #15
 8006c52:	b2da      	uxtb	r2, r3
 8006c54:	68fb      	ldr	r3, [r7, #12]
 8006c56:	b2db      	uxtb	r3, r3
 8006c58:	4413      	add	r3, r2
 8006c5a:	b2db      	uxtb	r3, r3
}
 8006c5c:	4618      	mov	r0, r3
 8006c5e:	3714      	adds	r7, #20
 8006c60:	46bd      	mov	sp, r7
 8006c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c66:	4770      	bx	lr

08006c68 <HAL_RTCEx_BKUPWrite>:
  *                                 specify the register.
  * @param  Data Data to be written in the specified RTC Backup data register.
  * @retval None
  */
void HAL_RTCEx_BKUPWrite(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister, uint32_t Data)
{
 8006c68:	b480      	push	{r7}
 8006c6a:	b087      	sub	sp, #28
 8006c6c:	af00      	add	r7, sp, #0
 8006c6e:	60f8      	str	r0, [r7, #12]
 8006c70:	60b9      	str	r1, [r7, #8]
 8006c72:	607a      	str	r2, [r7, #4]
  uint32_t tmp = 0U;
 8006c74:	2300      	movs	r3, #0
 8006c76:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) & (hrtc->Instance->BKP0R);
 8006c78:	68fb      	ldr	r3, [r7, #12]
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	3350      	adds	r3, #80	; 0x50
 8006c7e:	617b      	str	r3, [r7, #20]
  tmp += (BackupRegister * 4U);
 8006c80:	68bb      	ldr	r3, [r7, #8]
 8006c82:	009b      	lsls	r3, r3, #2
 8006c84:	697a      	ldr	r2, [r7, #20]
 8006c86:	4413      	add	r3, r2
 8006c88:	617b      	str	r3, [r7, #20]

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 8006c8a:	697b      	ldr	r3, [r7, #20]
 8006c8c:	687a      	ldr	r2, [r7, #4]
 8006c8e:	601a      	str	r2, [r3, #0]
}
 8006c90:	bf00      	nop
 8006c92:	371c      	adds	r7, #28
 8006c94:	46bd      	mov	sp, r7
 8006c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c9a:	4770      	bx	lr

08006c9c <HAL_RTCEx_BKUPRead>:
  *          This parameter can be: RTC_BKP_DRx where x can be from 0 to 19 to
  *                                 specify the register.
  * @retval Read value
  */
uint32_t HAL_RTCEx_BKUPRead(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister)
{
 8006c9c:	b480      	push	{r7}
 8006c9e:	b085      	sub	sp, #20
 8006ca0:	af00      	add	r7, sp, #0
 8006ca2:	6078      	str	r0, [r7, #4]
 8006ca4:	6039      	str	r1, [r7, #0]
  uint32_t tmp = 0U;
 8006ca6:	2300      	movs	r3, #0
 8006ca8:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) & (hrtc->Instance->BKP0R);
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	3350      	adds	r3, #80	; 0x50
 8006cb0:	60fb      	str	r3, [r7, #12]
  tmp += (BackupRegister * 4U);
 8006cb2:	683b      	ldr	r3, [r7, #0]
 8006cb4:	009b      	lsls	r3, r3, #2
 8006cb6:	68fa      	ldr	r2, [r7, #12]
 8006cb8:	4413      	add	r3, r2
 8006cba:	60fb      	str	r3, [r7, #12]

  /* Read the specified register */
  return (*(__IO uint32_t *)tmp);
 8006cbc:	68fb      	ldr	r3, [r7, #12]
 8006cbe:	681b      	ldr	r3, [r3, #0]
}
 8006cc0:	4618      	mov	r0, r3
 8006cc2:	3714      	adds	r7, #20
 8006cc4:	46bd      	mov	sp, r7
 8006cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cca:	4770      	bx	lr

08006ccc <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006ccc:	b580      	push	{r7, lr}
 8006cce:	b084      	sub	sp, #16
 8006cd0:	af00      	add	r7, sp, #0
 8006cd2:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	2b00      	cmp	r3, #0
 8006cd8:	d101      	bne.n	8006cde <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006cda:	2301      	movs	r3, #1
 8006cdc:	e09d      	b.n	8006e1a <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ce2:	2b00      	cmp	r3, #0
 8006ce4:	d108      	bne.n	8006cf8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	685b      	ldr	r3, [r3, #4]
 8006cea:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006cee:	d009      	beq.n	8006d04 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	2200      	movs	r2, #0
 8006cf4:	61da      	str	r2, [r3, #28]
 8006cf6:	e005      	b.n	8006d04 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	2200      	movs	r2, #0
 8006cfc:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	2200      	movs	r2, #0
 8006d02:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	2200      	movs	r2, #0
 8006d08:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8006d10:	b2db      	uxtb	r3, r3
 8006d12:	2b00      	cmp	r3, #0
 8006d14:	d106      	bne.n	8006d24 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	2200      	movs	r2, #0
 8006d1a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006d1e:	6878      	ldr	r0, [r7, #4]
 8006d20:	f7fc fcf8 	bl	8003714 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	2202      	movs	r2, #2
 8006d28:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	681b      	ldr	r3, [r3, #0]
 8006d30:	681a      	ldr	r2, [r3, #0]
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006d3a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	68db      	ldr	r3, [r3, #12]
 8006d40:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8006d44:	d902      	bls.n	8006d4c <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8006d46:	2300      	movs	r3, #0
 8006d48:	60fb      	str	r3, [r7, #12]
 8006d4a:	e002      	b.n	8006d52 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8006d4c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006d50:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	68db      	ldr	r3, [r3, #12]
 8006d56:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8006d5a:	d007      	beq.n	8006d6c <HAL_SPI_Init+0xa0>
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	68db      	ldr	r3, [r3, #12]
 8006d60:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8006d64:	d002      	beq.n	8006d6c <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	2200      	movs	r2, #0
 8006d6a:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	685b      	ldr	r3, [r3, #4]
 8006d70:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	689b      	ldr	r3, [r3, #8]
 8006d78:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8006d7c:	431a      	orrs	r2, r3
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	691b      	ldr	r3, [r3, #16]
 8006d82:	f003 0302 	and.w	r3, r3, #2
 8006d86:	431a      	orrs	r2, r3
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	695b      	ldr	r3, [r3, #20]
 8006d8c:	f003 0301 	and.w	r3, r3, #1
 8006d90:	431a      	orrs	r2, r3
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	699b      	ldr	r3, [r3, #24]
 8006d96:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006d9a:	431a      	orrs	r2, r3
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	69db      	ldr	r3, [r3, #28]
 8006da0:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8006da4:	431a      	orrs	r2, r3
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	6a1b      	ldr	r3, [r3, #32]
 8006daa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006dae:	ea42 0103 	orr.w	r1, r2, r3
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006db6:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	430a      	orrs	r2, r1
 8006dc0:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	699b      	ldr	r3, [r3, #24]
 8006dc6:	0c1b      	lsrs	r3, r3, #16
 8006dc8:	f003 0204 	and.w	r2, r3, #4
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006dd0:	f003 0310 	and.w	r3, r3, #16
 8006dd4:	431a      	orrs	r2, r3
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006dda:	f003 0308 	and.w	r3, r3, #8
 8006dde:	431a      	orrs	r2, r3
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	68db      	ldr	r3, [r3, #12]
 8006de4:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8006de8:	ea42 0103 	orr.w	r1, r2, r3
 8006dec:	68fb      	ldr	r3, [r7, #12]
 8006dee:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	681b      	ldr	r3, [r3, #0]
 8006df6:	430a      	orrs	r2, r1
 8006df8:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	69da      	ldr	r2, [r3, #28]
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006e08:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	2200      	movs	r2, #0
 8006e0e:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	2201      	movs	r2, #1
 8006e14:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8006e18:	2300      	movs	r3, #0
}
 8006e1a:	4618      	mov	r0, r3
 8006e1c:	3710      	adds	r7, #16
 8006e1e:	46bd      	mov	sp, r7
 8006e20:	bd80      	pop	{r7, pc}

08006e22 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006e22:	b580      	push	{r7, lr}
 8006e24:	b088      	sub	sp, #32
 8006e26:	af00      	add	r7, sp, #0
 8006e28:	60f8      	str	r0, [r7, #12]
 8006e2a:	60b9      	str	r1, [r7, #8]
 8006e2c:	603b      	str	r3, [r7, #0]
 8006e2e:	4613      	mov	r3, r2
 8006e30:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8006e32:	2300      	movs	r3, #0
 8006e34:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006e36:	68fb      	ldr	r3, [r7, #12]
 8006e38:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8006e3c:	2b01      	cmp	r3, #1
 8006e3e:	d101      	bne.n	8006e44 <HAL_SPI_Transmit+0x22>
 8006e40:	2302      	movs	r3, #2
 8006e42:	e158      	b.n	80070f6 <HAL_SPI_Transmit+0x2d4>
 8006e44:	68fb      	ldr	r3, [r7, #12]
 8006e46:	2201      	movs	r2, #1
 8006e48:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006e4c:	f7fc fefc 	bl	8003c48 <HAL_GetTick>
 8006e50:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8006e52:	88fb      	ldrh	r3, [r7, #6]
 8006e54:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8006e56:	68fb      	ldr	r3, [r7, #12]
 8006e58:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8006e5c:	b2db      	uxtb	r3, r3
 8006e5e:	2b01      	cmp	r3, #1
 8006e60:	d002      	beq.n	8006e68 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8006e62:	2302      	movs	r3, #2
 8006e64:	77fb      	strb	r3, [r7, #31]
    goto error;
 8006e66:	e13d      	b.n	80070e4 <HAL_SPI_Transmit+0x2c2>
  }

  if ((pData == NULL) || (Size == 0U))
 8006e68:	68bb      	ldr	r3, [r7, #8]
 8006e6a:	2b00      	cmp	r3, #0
 8006e6c:	d002      	beq.n	8006e74 <HAL_SPI_Transmit+0x52>
 8006e6e:	88fb      	ldrh	r3, [r7, #6]
 8006e70:	2b00      	cmp	r3, #0
 8006e72:	d102      	bne.n	8006e7a <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8006e74:	2301      	movs	r3, #1
 8006e76:	77fb      	strb	r3, [r7, #31]
    goto error;
 8006e78:	e134      	b.n	80070e4 <HAL_SPI_Transmit+0x2c2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8006e7a:	68fb      	ldr	r3, [r7, #12]
 8006e7c:	2203      	movs	r2, #3
 8006e7e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006e82:	68fb      	ldr	r3, [r7, #12]
 8006e84:	2200      	movs	r2, #0
 8006e86:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8006e88:	68fb      	ldr	r3, [r7, #12]
 8006e8a:	68ba      	ldr	r2, [r7, #8]
 8006e8c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8006e8e:	68fb      	ldr	r3, [r7, #12]
 8006e90:	88fa      	ldrh	r2, [r7, #6]
 8006e92:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8006e94:	68fb      	ldr	r3, [r7, #12]
 8006e96:	88fa      	ldrh	r2, [r7, #6]
 8006e98:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8006e9a:	68fb      	ldr	r3, [r7, #12]
 8006e9c:	2200      	movs	r2, #0
 8006e9e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8006ea0:	68fb      	ldr	r3, [r7, #12]
 8006ea2:	2200      	movs	r2, #0
 8006ea4:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 8006ea8:	68fb      	ldr	r3, [r7, #12]
 8006eaa:	2200      	movs	r2, #0
 8006eac:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 8006eb0:	68fb      	ldr	r3, [r7, #12]
 8006eb2:	2200      	movs	r2, #0
 8006eb4:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 8006eb6:	68fb      	ldr	r3, [r7, #12]
 8006eb8:	2200      	movs	r2, #0
 8006eba:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006ebc:	68fb      	ldr	r3, [r7, #12]
 8006ebe:	689b      	ldr	r3, [r3, #8]
 8006ec0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006ec4:	d10f      	bne.n	8006ee6 <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006ec6:	68fb      	ldr	r3, [r7, #12]
 8006ec8:	681b      	ldr	r3, [r3, #0]
 8006eca:	681a      	ldr	r2, [r3, #0]
 8006ecc:	68fb      	ldr	r3, [r7, #12]
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006ed4:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8006ed6:	68fb      	ldr	r3, [r7, #12]
 8006ed8:	681b      	ldr	r3, [r3, #0]
 8006eda:	681a      	ldr	r2, [r3, #0]
 8006edc:	68fb      	ldr	r3, [r7, #12]
 8006ede:	681b      	ldr	r3, [r3, #0]
 8006ee0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006ee4:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006ee6:	68fb      	ldr	r3, [r7, #12]
 8006ee8:	681b      	ldr	r3, [r3, #0]
 8006eea:	681b      	ldr	r3, [r3, #0]
 8006eec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006ef0:	2b40      	cmp	r3, #64	; 0x40
 8006ef2:	d007      	beq.n	8006f04 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006ef4:	68fb      	ldr	r3, [r7, #12]
 8006ef6:	681b      	ldr	r3, [r3, #0]
 8006ef8:	681a      	ldr	r2, [r3, #0]
 8006efa:	68fb      	ldr	r3, [r7, #12]
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006f02:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006f04:	68fb      	ldr	r3, [r7, #12]
 8006f06:	68db      	ldr	r3, [r3, #12]
 8006f08:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8006f0c:	d94b      	bls.n	8006fa6 <HAL_SPI_Transmit+0x184>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006f0e:	68fb      	ldr	r3, [r7, #12]
 8006f10:	685b      	ldr	r3, [r3, #4]
 8006f12:	2b00      	cmp	r3, #0
 8006f14:	d002      	beq.n	8006f1c <HAL_SPI_Transmit+0xfa>
 8006f16:	8afb      	ldrh	r3, [r7, #22]
 8006f18:	2b01      	cmp	r3, #1
 8006f1a:	d13e      	bne.n	8006f9a <HAL_SPI_Transmit+0x178>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006f1c:	68fb      	ldr	r3, [r7, #12]
 8006f1e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f20:	881a      	ldrh	r2, [r3, #0]
 8006f22:	68fb      	ldr	r3, [r7, #12]
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006f28:	68fb      	ldr	r3, [r7, #12]
 8006f2a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f2c:	1c9a      	adds	r2, r3, #2
 8006f2e:	68fb      	ldr	r3, [r7, #12]
 8006f30:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8006f32:	68fb      	ldr	r3, [r7, #12]
 8006f34:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006f36:	b29b      	uxth	r3, r3
 8006f38:	3b01      	subs	r3, #1
 8006f3a:	b29a      	uxth	r2, r3
 8006f3c:	68fb      	ldr	r3, [r7, #12]
 8006f3e:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8006f40:	e02b      	b.n	8006f9a <HAL_SPI_Transmit+0x178>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006f42:	68fb      	ldr	r3, [r7, #12]
 8006f44:	681b      	ldr	r3, [r3, #0]
 8006f46:	689b      	ldr	r3, [r3, #8]
 8006f48:	f003 0302 	and.w	r3, r3, #2
 8006f4c:	2b02      	cmp	r3, #2
 8006f4e:	d112      	bne.n	8006f76 <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006f50:	68fb      	ldr	r3, [r7, #12]
 8006f52:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f54:	881a      	ldrh	r2, [r3, #0]
 8006f56:	68fb      	ldr	r3, [r7, #12]
 8006f58:	681b      	ldr	r3, [r3, #0]
 8006f5a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006f5c:	68fb      	ldr	r3, [r7, #12]
 8006f5e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f60:	1c9a      	adds	r2, r3, #2
 8006f62:	68fb      	ldr	r3, [r7, #12]
 8006f64:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8006f66:	68fb      	ldr	r3, [r7, #12]
 8006f68:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006f6a:	b29b      	uxth	r3, r3
 8006f6c:	3b01      	subs	r3, #1
 8006f6e:	b29a      	uxth	r2, r3
 8006f70:	68fb      	ldr	r3, [r7, #12]
 8006f72:	87da      	strh	r2, [r3, #62]	; 0x3e
 8006f74:	e011      	b.n	8006f9a <HAL_SPI_Transmit+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006f76:	f7fc fe67 	bl	8003c48 <HAL_GetTick>
 8006f7a:	4602      	mov	r2, r0
 8006f7c:	69bb      	ldr	r3, [r7, #24]
 8006f7e:	1ad3      	subs	r3, r2, r3
 8006f80:	683a      	ldr	r2, [r7, #0]
 8006f82:	429a      	cmp	r2, r3
 8006f84:	d803      	bhi.n	8006f8e <HAL_SPI_Transmit+0x16c>
 8006f86:	683b      	ldr	r3, [r7, #0]
 8006f88:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f8c:	d102      	bne.n	8006f94 <HAL_SPI_Transmit+0x172>
 8006f8e:	683b      	ldr	r3, [r7, #0]
 8006f90:	2b00      	cmp	r3, #0
 8006f92:	d102      	bne.n	8006f9a <HAL_SPI_Transmit+0x178>
        {
          errorcode = HAL_TIMEOUT;
 8006f94:	2303      	movs	r3, #3
 8006f96:	77fb      	strb	r3, [r7, #31]
          goto error;
 8006f98:	e0a4      	b.n	80070e4 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 8006f9a:	68fb      	ldr	r3, [r7, #12]
 8006f9c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006f9e:	b29b      	uxth	r3, r3
 8006fa0:	2b00      	cmp	r3, #0
 8006fa2:	d1ce      	bne.n	8006f42 <HAL_SPI_Transmit+0x120>
 8006fa4:	e07c      	b.n	80070a0 <HAL_SPI_Transmit+0x27e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006fa6:	68fb      	ldr	r3, [r7, #12]
 8006fa8:	685b      	ldr	r3, [r3, #4]
 8006faa:	2b00      	cmp	r3, #0
 8006fac:	d002      	beq.n	8006fb4 <HAL_SPI_Transmit+0x192>
 8006fae:	8afb      	ldrh	r3, [r7, #22]
 8006fb0:	2b01      	cmp	r3, #1
 8006fb2:	d170      	bne.n	8007096 <HAL_SPI_Transmit+0x274>
    {
      if (hspi->TxXferCount > 1U)
 8006fb4:	68fb      	ldr	r3, [r7, #12]
 8006fb6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006fb8:	b29b      	uxth	r3, r3
 8006fba:	2b01      	cmp	r3, #1
 8006fbc:	d912      	bls.n	8006fe4 <HAL_SPI_Transmit+0x1c2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006fbe:	68fb      	ldr	r3, [r7, #12]
 8006fc0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006fc2:	881a      	ldrh	r2, [r3, #0]
 8006fc4:	68fb      	ldr	r3, [r7, #12]
 8006fc6:	681b      	ldr	r3, [r3, #0]
 8006fc8:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006fca:	68fb      	ldr	r3, [r7, #12]
 8006fcc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006fce:	1c9a      	adds	r2, r3, #2
 8006fd0:	68fb      	ldr	r3, [r7, #12]
 8006fd2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8006fd4:	68fb      	ldr	r3, [r7, #12]
 8006fd6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006fd8:	b29b      	uxth	r3, r3
 8006fda:	3b02      	subs	r3, #2
 8006fdc:	b29a      	uxth	r2, r3
 8006fde:	68fb      	ldr	r3, [r7, #12]
 8006fe0:	87da      	strh	r2, [r3, #62]	; 0x3e
 8006fe2:	e058      	b.n	8007096 <HAL_SPI_Transmit+0x274>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006fe4:	68fb      	ldr	r3, [r7, #12]
 8006fe6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006fe8:	68fb      	ldr	r3, [r7, #12]
 8006fea:	681b      	ldr	r3, [r3, #0]
 8006fec:	330c      	adds	r3, #12
 8006fee:	7812      	ldrb	r2, [r2, #0]
 8006ff0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8006ff2:	68fb      	ldr	r3, [r7, #12]
 8006ff4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ff6:	1c5a      	adds	r2, r3, #1
 8006ff8:	68fb      	ldr	r3, [r7, #12]
 8006ffa:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8006ffc:	68fb      	ldr	r3, [r7, #12]
 8006ffe:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007000:	b29b      	uxth	r3, r3
 8007002:	3b01      	subs	r3, #1
 8007004:	b29a      	uxth	r2, r3
 8007006:	68fb      	ldr	r3, [r7, #12]
 8007008:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 800700a:	e044      	b.n	8007096 <HAL_SPI_Transmit+0x274>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800700c:	68fb      	ldr	r3, [r7, #12]
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	689b      	ldr	r3, [r3, #8]
 8007012:	f003 0302 	and.w	r3, r3, #2
 8007016:	2b02      	cmp	r3, #2
 8007018:	d12b      	bne.n	8007072 <HAL_SPI_Transmit+0x250>
      {
        if (hspi->TxXferCount > 1U)
 800701a:	68fb      	ldr	r3, [r7, #12]
 800701c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800701e:	b29b      	uxth	r3, r3
 8007020:	2b01      	cmp	r3, #1
 8007022:	d912      	bls.n	800704a <HAL_SPI_Transmit+0x228>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007024:	68fb      	ldr	r3, [r7, #12]
 8007026:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007028:	881a      	ldrh	r2, [r3, #0]
 800702a:	68fb      	ldr	r3, [r7, #12]
 800702c:	681b      	ldr	r3, [r3, #0]
 800702e:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8007030:	68fb      	ldr	r3, [r7, #12]
 8007032:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007034:	1c9a      	adds	r2, r3, #2
 8007036:	68fb      	ldr	r3, [r7, #12]
 8007038:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 800703a:	68fb      	ldr	r3, [r7, #12]
 800703c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800703e:	b29b      	uxth	r3, r3
 8007040:	3b02      	subs	r3, #2
 8007042:	b29a      	uxth	r2, r3
 8007044:	68fb      	ldr	r3, [r7, #12]
 8007046:	87da      	strh	r2, [r3, #62]	; 0x3e
 8007048:	e025      	b.n	8007096 <HAL_SPI_Transmit+0x274>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800704a:	68fb      	ldr	r3, [r7, #12]
 800704c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800704e:	68fb      	ldr	r3, [r7, #12]
 8007050:	681b      	ldr	r3, [r3, #0]
 8007052:	330c      	adds	r3, #12
 8007054:	7812      	ldrb	r2, [r2, #0]
 8007056:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8007058:	68fb      	ldr	r3, [r7, #12]
 800705a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800705c:	1c5a      	adds	r2, r3, #1
 800705e:	68fb      	ldr	r3, [r7, #12]
 8007060:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8007062:	68fb      	ldr	r3, [r7, #12]
 8007064:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007066:	b29b      	uxth	r3, r3
 8007068:	3b01      	subs	r3, #1
 800706a:	b29a      	uxth	r2, r3
 800706c:	68fb      	ldr	r3, [r7, #12]
 800706e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8007070:	e011      	b.n	8007096 <HAL_SPI_Transmit+0x274>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007072:	f7fc fde9 	bl	8003c48 <HAL_GetTick>
 8007076:	4602      	mov	r2, r0
 8007078:	69bb      	ldr	r3, [r7, #24]
 800707a:	1ad3      	subs	r3, r2, r3
 800707c:	683a      	ldr	r2, [r7, #0]
 800707e:	429a      	cmp	r2, r3
 8007080:	d803      	bhi.n	800708a <HAL_SPI_Transmit+0x268>
 8007082:	683b      	ldr	r3, [r7, #0]
 8007084:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007088:	d102      	bne.n	8007090 <HAL_SPI_Transmit+0x26e>
 800708a:	683b      	ldr	r3, [r7, #0]
 800708c:	2b00      	cmp	r3, #0
 800708e:	d102      	bne.n	8007096 <HAL_SPI_Transmit+0x274>
        {
          errorcode = HAL_TIMEOUT;
 8007090:	2303      	movs	r3, #3
 8007092:	77fb      	strb	r3, [r7, #31]
          goto error;
 8007094:	e026      	b.n	80070e4 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 8007096:	68fb      	ldr	r3, [r7, #12]
 8007098:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800709a:	b29b      	uxth	r3, r3
 800709c:	2b00      	cmp	r3, #0
 800709e:	d1b5      	bne.n	800700c <HAL_SPI_Transmit+0x1ea>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80070a0:	69ba      	ldr	r2, [r7, #24]
 80070a2:	6839      	ldr	r1, [r7, #0]
 80070a4:	68f8      	ldr	r0, [r7, #12]
 80070a6:	f000 fb5b 	bl	8007760 <SPI_EndRxTxTransaction>
 80070aa:	4603      	mov	r3, r0
 80070ac:	2b00      	cmp	r3, #0
 80070ae:	d002      	beq.n	80070b6 <HAL_SPI_Transmit+0x294>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80070b0:	68fb      	ldr	r3, [r7, #12]
 80070b2:	2220      	movs	r2, #32
 80070b4:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80070b6:	68fb      	ldr	r3, [r7, #12]
 80070b8:	689b      	ldr	r3, [r3, #8]
 80070ba:	2b00      	cmp	r3, #0
 80070bc:	d10a      	bne.n	80070d4 <HAL_SPI_Transmit+0x2b2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80070be:	2300      	movs	r3, #0
 80070c0:	613b      	str	r3, [r7, #16]
 80070c2:	68fb      	ldr	r3, [r7, #12]
 80070c4:	681b      	ldr	r3, [r3, #0]
 80070c6:	68db      	ldr	r3, [r3, #12]
 80070c8:	613b      	str	r3, [r7, #16]
 80070ca:	68fb      	ldr	r3, [r7, #12]
 80070cc:	681b      	ldr	r3, [r3, #0]
 80070ce:	689b      	ldr	r3, [r3, #8]
 80070d0:	613b      	str	r3, [r7, #16]
 80070d2:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80070d4:	68fb      	ldr	r3, [r7, #12]
 80070d6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80070d8:	2b00      	cmp	r3, #0
 80070da:	d002      	beq.n	80070e2 <HAL_SPI_Transmit+0x2c0>
  {
    errorcode = HAL_ERROR;
 80070dc:	2301      	movs	r3, #1
 80070de:	77fb      	strb	r3, [r7, #31]
 80070e0:	e000      	b.n	80070e4 <HAL_SPI_Transmit+0x2c2>
  }

error:
 80070e2:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80070e4:	68fb      	ldr	r3, [r7, #12]
 80070e6:	2201      	movs	r2, #1
 80070e8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80070ec:	68fb      	ldr	r3, [r7, #12]
 80070ee:	2200      	movs	r2, #0
 80070f0:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 80070f4:	7ffb      	ldrb	r3, [r7, #31]
}
 80070f6:	4618      	mov	r0, r3
 80070f8:	3720      	adds	r7, #32
 80070fa:	46bd      	mov	sp, r7
 80070fc:	bd80      	pop	{r7, pc}

080070fe <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80070fe:	b580      	push	{r7, lr}
 8007100:	b08a      	sub	sp, #40	; 0x28
 8007102:	af00      	add	r7, sp, #0
 8007104:	60f8      	str	r0, [r7, #12]
 8007106:	60b9      	str	r1, [r7, #8]
 8007108:	607a      	str	r2, [r7, #4]
 800710a:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  * ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800710c:	2301      	movs	r3, #1
 800710e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8007110:	2300      	movs	r3, #0
 8007112:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007116:	68fb      	ldr	r3, [r7, #12]
 8007118:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800711c:	2b01      	cmp	r3, #1
 800711e:	d101      	bne.n	8007124 <HAL_SPI_TransmitReceive+0x26>
 8007120:	2302      	movs	r3, #2
 8007122:	e1fb      	b.n	800751c <HAL_SPI_TransmitReceive+0x41e>
 8007124:	68fb      	ldr	r3, [r7, #12]
 8007126:	2201      	movs	r2, #1
 8007128:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800712c:	f7fc fd8c 	bl	8003c48 <HAL_GetTick>
 8007130:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8007132:	68fb      	ldr	r3, [r7, #12]
 8007134:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8007138:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 800713a:	68fb      	ldr	r3, [r7, #12]
 800713c:	685b      	ldr	r3, [r3, #4]
 800713e:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8007140:	887b      	ldrh	r3, [r7, #2]
 8007142:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8007144:	887b      	ldrh	r3, [r7, #2]
 8007146:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8007148:	7efb      	ldrb	r3, [r7, #27]
 800714a:	2b01      	cmp	r3, #1
 800714c:	d00e      	beq.n	800716c <HAL_SPI_TransmitReceive+0x6e>
 800714e:	697b      	ldr	r3, [r7, #20]
 8007150:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007154:	d106      	bne.n	8007164 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8007156:	68fb      	ldr	r3, [r7, #12]
 8007158:	689b      	ldr	r3, [r3, #8]
 800715a:	2b00      	cmp	r3, #0
 800715c:	d102      	bne.n	8007164 <HAL_SPI_TransmitReceive+0x66>
 800715e:	7efb      	ldrb	r3, [r7, #27]
 8007160:	2b04      	cmp	r3, #4
 8007162:	d003      	beq.n	800716c <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 8007164:	2302      	movs	r3, #2
 8007166:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 800716a:	e1cd      	b.n	8007508 <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800716c:	68bb      	ldr	r3, [r7, #8]
 800716e:	2b00      	cmp	r3, #0
 8007170:	d005      	beq.n	800717e <HAL_SPI_TransmitReceive+0x80>
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	2b00      	cmp	r3, #0
 8007176:	d002      	beq.n	800717e <HAL_SPI_TransmitReceive+0x80>
 8007178:	887b      	ldrh	r3, [r7, #2]
 800717a:	2b00      	cmp	r3, #0
 800717c:	d103      	bne.n	8007186 <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 800717e:	2301      	movs	r3, #1
 8007180:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8007184:	e1c0      	b.n	8007508 <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8007186:	68fb      	ldr	r3, [r7, #12]
 8007188:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800718c:	b2db      	uxtb	r3, r3
 800718e:	2b04      	cmp	r3, #4
 8007190:	d003      	beq.n	800719a <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8007192:	68fb      	ldr	r3, [r7, #12]
 8007194:	2205      	movs	r2, #5
 8007196:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800719a:	68fb      	ldr	r3, [r7, #12]
 800719c:	2200      	movs	r2, #0
 800719e:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80071a0:	68fb      	ldr	r3, [r7, #12]
 80071a2:	687a      	ldr	r2, [r7, #4]
 80071a4:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 80071a6:	68fb      	ldr	r3, [r7, #12]
 80071a8:	887a      	ldrh	r2, [r7, #2]
 80071aa:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 80071ae:	68fb      	ldr	r3, [r7, #12]
 80071b0:	887a      	ldrh	r2, [r7, #2]
 80071b2:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80071b6:	68fb      	ldr	r3, [r7, #12]
 80071b8:	68ba      	ldr	r2, [r7, #8]
 80071ba:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 80071bc:	68fb      	ldr	r3, [r7, #12]
 80071be:	887a      	ldrh	r2, [r7, #2]
 80071c0:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 80071c2:	68fb      	ldr	r3, [r7, #12]
 80071c4:	887a      	ldrh	r2, [r7, #2]
 80071c6:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80071c8:	68fb      	ldr	r3, [r7, #12]
 80071ca:	2200      	movs	r2, #0
 80071cc:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 80071ce:	68fb      	ldr	r3, [r7, #12]
 80071d0:	2200      	movs	r2, #0
 80071d2:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 80071d4:	68fb      	ldr	r3, [r7, #12]
 80071d6:	68db      	ldr	r3, [r3, #12]
 80071d8:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80071dc:	d802      	bhi.n	80071e4 <HAL_SPI_TransmitReceive+0xe6>
 80071de:	8a3b      	ldrh	r3, [r7, #16]
 80071e0:	2b01      	cmp	r3, #1
 80071e2:	d908      	bls.n	80071f6 <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80071e4:	68fb      	ldr	r3, [r7, #12]
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	685a      	ldr	r2, [r3, #4]
 80071ea:	68fb      	ldr	r3, [r7, #12]
 80071ec:	681b      	ldr	r3, [r3, #0]
 80071ee:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80071f2:	605a      	str	r2, [r3, #4]
 80071f4:	e007      	b.n	8007206 <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80071f6:	68fb      	ldr	r3, [r7, #12]
 80071f8:	681b      	ldr	r3, [r3, #0]
 80071fa:	685a      	ldr	r2, [r3, #4]
 80071fc:	68fb      	ldr	r3, [r7, #12]
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8007204:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007206:	68fb      	ldr	r3, [r7, #12]
 8007208:	681b      	ldr	r3, [r3, #0]
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007210:	2b40      	cmp	r3, #64	; 0x40
 8007212:	d007      	beq.n	8007224 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007214:	68fb      	ldr	r3, [r7, #12]
 8007216:	681b      	ldr	r3, [r3, #0]
 8007218:	681a      	ldr	r2, [r3, #0]
 800721a:	68fb      	ldr	r3, [r7, #12]
 800721c:	681b      	ldr	r3, [r3, #0]
 800721e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007222:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007224:	68fb      	ldr	r3, [r7, #12]
 8007226:	68db      	ldr	r3, [r3, #12]
 8007228:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800722c:	d97c      	bls.n	8007328 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800722e:	68fb      	ldr	r3, [r7, #12]
 8007230:	685b      	ldr	r3, [r3, #4]
 8007232:	2b00      	cmp	r3, #0
 8007234:	d002      	beq.n	800723c <HAL_SPI_TransmitReceive+0x13e>
 8007236:	8a7b      	ldrh	r3, [r7, #18]
 8007238:	2b01      	cmp	r3, #1
 800723a:	d169      	bne.n	8007310 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800723c:	68fb      	ldr	r3, [r7, #12]
 800723e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007240:	881a      	ldrh	r2, [r3, #0]
 8007242:	68fb      	ldr	r3, [r7, #12]
 8007244:	681b      	ldr	r3, [r3, #0]
 8007246:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007248:	68fb      	ldr	r3, [r7, #12]
 800724a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800724c:	1c9a      	adds	r2, r3, #2
 800724e:	68fb      	ldr	r3, [r7, #12]
 8007250:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8007252:	68fb      	ldr	r3, [r7, #12]
 8007254:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007256:	b29b      	uxth	r3, r3
 8007258:	3b01      	subs	r3, #1
 800725a:	b29a      	uxth	r2, r3
 800725c:	68fb      	ldr	r3, [r7, #12]
 800725e:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007260:	e056      	b.n	8007310 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007262:	68fb      	ldr	r3, [r7, #12]
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	689b      	ldr	r3, [r3, #8]
 8007268:	f003 0302 	and.w	r3, r3, #2
 800726c:	2b02      	cmp	r3, #2
 800726e:	d11b      	bne.n	80072a8 <HAL_SPI_TransmitReceive+0x1aa>
 8007270:	68fb      	ldr	r3, [r7, #12]
 8007272:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007274:	b29b      	uxth	r3, r3
 8007276:	2b00      	cmp	r3, #0
 8007278:	d016      	beq.n	80072a8 <HAL_SPI_TransmitReceive+0x1aa>
 800727a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800727c:	2b01      	cmp	r3, #1
 800727e:	d113      	bne.n	80072a8 <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007280:	68fb      	ldr	r3, [r7, #12]
 8007282:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007284:	881a      	ldrh	r2, [r3, #0]
 8007286:	68fb      	ldr	r3, [r7, #12]
 8007288:	681b      	ldr	r3, [r3, #0]
 800728a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800728c:	68fb      	ldr	r3, [r7, #12]
 800728e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007290:	1c9a      	adds	r2, r3, #2
 8007292:	68fb      	ldr	r3, [r7, #12]
 8007294:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8007296:	68fb      	ldr	r3, [r7, #12]
 8007298:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800729a:	b29b      	uxth	r3, r3
 800729c:	3b01      	subs	r3, #1
 800729e:	b29a      	uxth	r2, r3
 80072a0:	68fb      	ldr	r3, [r7, #12]
 80072a2:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80072a4:	2300      	movs	r3, #0
 80072a6:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80072a8:	68fb      	ldr	r3, [r7, #12]
 80072aa:	681b      	ldr	r3, [r3, #0]
 80072ac:	689b      	ldr	r3, [r3, #8]
 80072ae:	f003 0301 	and.w	r3, r3, #1
 80072b2:	2b01      	cmp	r3, #1
 80072b4:	d11c      	bne.n	80072f0 <HAL_SPI_TransmitReceive+0x1f2>
 80072b6:	68fb      	ldr	r3, [r7, #12]
 80072b8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80072bc:	b29b      	uxth	r3, r3
 80072be:	2b00      	cmp	r3, #0
 80072c0:	d016      	beq.n	80072f0 <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80072c2:	68fb      	ldr	r3, [r7, #12]
 80072c4:	681b      	ldr	r3, [r3, #0]
 80072c6:	68da      	ldr	r2, [r3, #12]
 80072c8:	68fb      	ldr	r3, [r7, #12]
 80072ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80072cc:	b292      	uxth	r2, r2
 80072ce:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80072d0:	68fb      	ldr	r3, [r7, #12]
 80072d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80072d4:	1c9a      	adds	r2, r3, #2
 80072d6:	68fb      	ldr	r3, [r7, #12]
 80072d8:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 80072da:	68fb      	ldr	r3, [r7, #12]
 80072dc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80072e0:	b29b      	uxth	r3, r3
 80072e2:	3b01      	subs	r3, #1
 80072e4:	b29a      	uxth	r2, r3
 80072e6:	68fb      	ldr	r3, [r7, #12]
 80072e8:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80072ec:	2301      	movs	r3, #1
 80072ee:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80072f0:	f7fc fcaa 	bl	8003c48 <HAL_GetTick>
 80072f4:	4602      	mov	r2, r0
 80072f6:	69fb      	ldr	r3, [r7, #28]
 80072f8:	1ad3      	subs	r3, r2, r3
 80072fa:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80072fc:	429a      	cmp	r2, r3
 80072fe:	d807      	bhi.n	8007310 <HAL_SPI_TransmitReceive+0x212>
 8007300:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007302:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007306:	d003      	beq.n	8007310 <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 8007308:	2303      	movs	r3, #3
 800730a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 800730e:	e0fb      	b.n	8007508 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007310:	68fb      	ldr	r3, [r7, #12]
 8007312:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007314:	b29b      	uxth	r3, r3
 8007316:	2b00      	cmp	r3, #0
 8007318:	d1a3      	bne.n	8007262 <HAL_SPI_TransmitReceive+0x164>
 800731a:	68fb      	ldr	r3, [r7, #12]
 800731c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8007320:	b29b      	uxth	r3, r3
 8007322:	2b00      	cmp	r3, #0
 8007324:	d19d      	bne.n	8007262 <HAL_SPI_TransmitReceive+0x164>
 8007326:	e0df      	b.n	80074e8 <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007328:	68fb      	ldr	r3, [r7, #12]
 800732a:	685b      	ldr	r3, [r3, #4]
 800732c:	2b00      	cmp	r3, #0
 800732e:	d003      	beq.n	8007338 <HAL_SPI_TransmitReceive+0x23a>
 8007330:	8a7b      	ldrh	r3, [r7, #18]
 8007332:	2b01      	cmp	r3, #1
 8007334:	f040 80cb 	bne.w	80074ce <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 8007338:	68fb      	ldr	r3, [r7, #12]
 800733a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800733c:	b29b      	uxth	r3, r3
 800733e:	2b01      	cmp	r3, #1
 8007340:	d912      	bls.n	8007368 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007342:	68fb      	ldr	r3, [r7, #12]
 8007344:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007346:	881a      	ldrh	r2, [r3, #0]
 8007348:	68fb      	ldr	r3, [r7, #12]
 800734a:	681b      	ldr	r3, [r3, #0]
 800734c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800734e:	68fb      	ldr	r3, [r7, #12]
 8007350:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007352:	1c9a      	adds	r2, r3, #2
 8007354:	68fb      	ldr	r3, [r7, #12]
 8007356:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8007358:	68fb      	ldr	r3, [r7, #12]
 800735a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800735c:	b29b      	uxth	r3, r3
 800735e:	3b02      	subs	r3, #2
 8007360:	b29a      	uxth	r2, r3
 8007362:	68fb      	ldr	r3, [r7, #12]
 8007364:	87da      	strh	r2, [r3, #62]	; 0x3e
 8007366:	e0b2      	b.n	80074ce <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8007368:	68fb      	ldr	r3, [r7, #12]
 800736a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800736c:	68fb      	ldr	r3, [r7, #12]
 800736e:	681b      	ldr	r3, [r3, #0]
 8007370:	330c      	adds	r3, #12
 8007372:	7812      	ldrb	r2, [r2, #0]
 8007374:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8007376:	68fb      	ldr	r3, [r7, #12]
 8007378:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800737a:	1c5a      	adds	r2, r3, #1
 800737c:	68fb      	ldr	r3, [r7, #12]
 800737e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8007380:	68fb      	ldr	r3, [r7, #12]
 8007382:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007384:	b29b      	uxth	r3, r3
 8007386:	3b01      	subs	r3, #1
 8007388:	b29a      	uxth	r2, r3
 800738a:	68fb      	ldr	r3, [r7, #12]
 800738c:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800738e:	e09e      	b.n	80074ce <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007390:	68fb      	ldr	r3, [r7, #12]
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	689b      	ldr	r3, [r3, #8]
 8007396:	f003 0302 	and.w	r3, r3, #2
 800739a:	2b02      	cmp	r3, #2
 800739c:	d134      	bne.n	8007408 <HAL_SPI_TransmitReceive+0x30a>
 800739e:	68fb      	ldr	r3, [r7, #12]
 80073a0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80073a2:	b29b      	uxth	r3, r3
 80073a4:	2b00      	cmp	r3, #0
 80073a6:	d02f      	beq.n	8007408 <HAL_SPI_TransmitReceive+0x30a>
 80073a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073aa:	2b01      	cmp	r3, #1
 80073ac:	d12c      	bne.n	8007408 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 80073ae:	68fb      	ldr	r3, [r7, #12]
 80073b0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80073b2:	b29b      	uxth	r3, r3
 80073b4:	2b01      	cmp	r3, #1
 80073b6:	d912      	bls.n	80073de <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80073b8:	68fb      	ldr	r3, [r7, #12]
 80073ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80073bc:	881a      	ldrh	r2, [r3, #0]
 80073be:	68fb      	ldr	r3, [r7, #12]
 80073c0:	681b      	ldr	r3, [r3, #0]
 80073c2:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80073c4:	68fb      	ldr	r3, [r7, #12]
 80073c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80073c8:	1c9a      	adds	r2, r3, #2
 80073ca:	68fb      	ldr	r3, [r7, #12]
 80073cc:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 80073ce:	68fb      	ldr	r3, [r7, #12]
 80073d0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80073d2:	b29b      	uxth	r3, r3
 80073d4:	3b02      	subs	r3, #2
 80073d6:	b29a      	uxth	r2, r3
 80073d8:	68fb      	ldr	r3, [r7, #12]
 80073da:	87da      	strh	r2, [r3, #62]	; 0x3e
 80073dc:	e012      	b.n	8007404 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80073de:	68fb      	ldr	r3, [r7, #12]
 80073e0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80073e2:	68fb      	ldr	r3, [r7, #12]
 80073e4:	681b      	ldr	r3, [r3, #0]
 80073e6:	330c      	adds	r3, #12
 80073e8:	7812      	ldrb	r2, [r2, #0]
 80073ea:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80073ec:	68fb      	ldr	r3, [r7, #12]
 80073ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80073f0:	1c5a      	adds	r2, r3, #1
 80073f2:	68fb      	ldr	r3, [r7, #12]
 80073f4:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 80073f6:	68fb      	ldr	r3, [r7, #12]
 80073f8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80073fa:	b29b      	uxth	r3, r3
 80073fc:	3b01      	subs	r3, #1
 80073fe:	b29a      	uxth	r2, r3
 8007400:	68fb      	ldr	r3, [r7, #12]
 8007402:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007404:	2300      	movs	r3, #0
 8007406:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007408:	68fb      	ldr	r3, [r7, #12]
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	689b      	ldr	r3, [r3, #8]
 800740e:	f003 0301 	and.w	r3, r3, #1
 8007412:	2b01      	cmp	r3, #1
 8007414:	d148      	bne.n	80074a8 <HAL_SPI_TransmitReceive+0x3aa>
 8007416:	68fb      	ldr	r3, [r7, #12]
 8007418:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800741c:	b29b      	uxth	r3, r3
 800741e:	2b00      	cmp	r3, #0
 8007420:	d042      	beq.n	80074a8 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8007422:	68fb      	ldr	r3, [r7, #12]
 8007424:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8007428:	b29b      	uxth	r3, r3
 800742a:	2b01      	cmp	r3, #1
 800742c:	d923      	bls.n	8007476 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800742e:	68fb      	ldr	r3, [r7, #12]
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	68da      	ldr	r2, [r3, #12]
 8007434:	68fb      	ldr	r3, [r7, #12]
 8007436:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007438:	b292      	uxth	r2, r2
 800743a:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800743c:	68fb      	ldr	r3, [r7, #12]
 800743e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007440:	1c9a      	adds	r2, r3, #2
 8007442:	68fb      	ldr	r3, [r7, #12]
 8007444:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 8007446:	68fb      	ldr	r3, [r7, #12]
 8007448:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800744c:	b29b      	uxth	r3, r3
 800744e:	3b02      	subs	r3, #2
 8007450:	b29a      	uxth	r2, r3
 8007452:	68fb      	ldr	r3, [r7, #12]
 8007454:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 8007458:	68fb      	ldr	r3, [r7, #12]
 800745a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800745e:	b29b      	uxth	r3, r3
 8007460:	2b01      	cmp	r3, #1
 8007462:	d81f      	bhi.n	80074a4 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007464:	68fb      	ldr	r3, [r7, #12]
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	685a      	ldr	r2, [r3, #4]
 800746a:	68fb      	ldr	r3, [r7, #12]
 800746c:	681b      	ldr	r3, [r3, #0]
 800746e:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8007472:	605a      	str	r2, [r3, #4]
 8007474:	e016      	b.n	80074a4 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8007476:	68fb      	ldr	r3, [r7, #12]
 8007478:	681b      	ldr	r3, [r3, #0]
 800747a:	f103 020c 	add.w	r2, r3, #12
 800747e:	68fb      	ldr	r3, [r7, #12]
 8007480:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007482:	7812      	ldrb	r2, [r2, #0]
 8007484:	b2d2      	uxtb	r2, r2
 8007486:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8007488:	68fb      	ldr	r3, [r7, #12]
 800748a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800748c:	1c5a      	adds	r2, r3, #1
 800748e:	68fb      	ldr	r3, [r7, #12]
 8007490:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 8007492:	68fb      	ldr	r3, [r7, #12]
 8007494:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8007498:	b29b      	uxth	r3, r3
 800749a:	3b01      	subs	r3, #1
 800749c:	b29a      	uxth	r2, r3
 800749e:	68fb      	ldr	r3, [r7, #12]
 80074a0:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80074a4:	2301      	movs	r3, #1
 80074a6:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80074a8:	f7fc fbce 	bl	8003c48 <HAL_GetTick>
 80074ac:	4602      	mov	r2, r0
 80074ae:	69fb      	ldr	r3, [r7, #28]
 80074b0:	1ad3      	subs	r3, r2, r3
 80074b2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80074b4:	429a      	cmp	r2, r3
 80074b6:	d803      	bhi.n	80074c0 <HAL_SPI_TransmitReceive+0x3c2>
 80074b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80074ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80074be:	d102      	bne.n	80074c6 <HAL_SPI_TransmitReceive+0x3c8>
 80074c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80074c2:	2b00      	cmp	r3, #0
 80074c4:	d103      	bne.n	80074ce <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 80074c6:	2303      	movs	r3, #3
 80074c8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 80074cc:	e01c      	b.n	8007508 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80074ce:	68fb      	ldr	r3, [r7, #12]
 80074d0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80074d2:	b29b      	uxth	r3, r3
 80074d4:	2b00      	cmp	r3, #0
 80074d6:	f47f af5b 	bne.w	8007390 <HAL_SPI_TransmitReceive+0x292>
 80074da:	68fb      	ldr	r3, [r7, #12]
 80074dc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80074e0:	b29b      	uxth	r3, r3
 80074e2:	2b00      	cmp	r3, #0
 80074e4:	f47f af54 	bne.w	8007390 <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80074e8:	69fa      	ldr	r2, [r7, #28]
 80074ea:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80074ec:	68f8      	ldr	r0, [r7, #12]
 80074ee:	f000 f937 	bl	8007760 <SPI_EndRxTxTransaction>
 80074f2:	4603      	mov	r3, r0
 80074f4:	2b00      	cmp	r3, #0
 80074f6:	d006      	beq.n	8007506 <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 80074f8:	2301      	movs	r3, #1
 80074fa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80074fe:	68fb      	ldr	r3, [r7, #12]
 8007500:	2220      	movs	r2, #32
 8007502:	661a      	str	r2, [r3, #96]	; 0x60
 8007504:	e000      	b.n	8007508 <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 8007506:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8007508:	68fb      	ldr	r3, [r7, #12]
 800750a:	2201      	movs	r2, #1
 800750c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8007510:	68fb      	ldr	r3, [r7, #12]
 8007512:	2200      	movs	r2, #0
 8007514:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8007518:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 800751c:	4618      	mov	r0, r3
 800751e:	3728      	adds	r7, #40	; 0x28
 8007520:	46bd      	mov	sp, r7
 8007522:	bd80      	pop	{r7, pc}

08007524 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007524:	b580      	push	{r7, lr}
 8007526:	b088      	sub	sp, #32
 8007528:	af00      	add	r7, sp, #0
 800752a:	60f8      	str	r0, [r7, #12]
 800752c:	60b9      	str	r1, [r7, #8]
 800752e:	603b      	str	r3, [r7, #0]
 8007530:	4613      	mov	r3, r2
 8007532:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8007534:	f7fc fb88 	bl	8003c48 <HAL_GetTick>
 8007538:	4602      	mov	r2, r0
 800753a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800753c:	1a9b      	subs	r3, r3, r2
 800753e:	683a      	ldr	r2, [r7, #0]
 8007540:	4413      	add	r3, r2
 8007542:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8007544:	f7fc fb80 	bl	8003c48 <HAL_GetTick>
 8007548:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800754a:	4b39      	ldr	r3, [pc, #228]	; (8007630 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800754c:	681b      	ldr	r3, [r3, #0]
 800754e:	015b      	lsls	r3, r3, #5
 8007550:	0d1b      	lsrs	r3, r3, #20
 8007552:	69fa      	ldr	r2, [r7, #28]
 8007554:	fb02 f303 	mul.w	r3, r2, r3
 8007558:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800755a:	e054      	b.n	8007606 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800755c:	683b      	ldr	r3, [r7, #0]
 800755e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007562:	d050      	beq.n	8007606 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007564:	f7fc fb70 	bl	8003c48 <HAL_GetTick>
 8007568:	4602      	mov	r2, r0
 800756a:	69bb      	ldr	r3, [r7, #24]
 800756c:	1ad3      	subs	r3, r2, r3
 800756e:	69fa      	ldr	r2, [r7, #28]
 8007570:	429a      	cmp	r2, r3
 8007572:	d902      	bls.n	800757a <SPI_WaitFlagStateUntilTimeout+0x56>
 8007574:	69fb      	ldr	r3, [r7, #28]
 8007576:	2b00      	cmp	r3, #0
 8007578:	d13d      	bne.n	80075f6 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800757a:	68fb      	ldr	r3, [r7, #12]
 800757c:	681b      	ldr	r3, [r3, #0]
 800757e:	685a      	ldr	r2, [r3, #4]
 8007580:	68fb      	ldr	r3, [r7, #12]
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8007588:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800758a:	68fb      	ldr	r3, [r7, #12]
 800758c:	685b      	ldr	r3, [r3, #4]
 800758e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007592:	d111      	bne.n	80075b8 <SPI_WaitFlagStateUntilTimeout+0x94>
 8007594:	68fb      	ldr	r3, [r7, #12]
 8007596:	689b      	ldr	r3, [r3, #8]
 8007598:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800759c:	d004      	beq.n	80075a8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800759e:	68fb      	ldr	r3, [r7, #12]
 80075a0:	689b      	ldr	r3, [r3, #8]
 80075a2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80075a6:	d107      	bne.n	80075b8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80075a8:	68fb      	ldr	r3, [r7, #12]
 80075aa:	681b      	ldr	r3, [r3, #0]
 80075ac:	681a      	ldr	r2, [r3, #0]
 80075ae:	68fb      	ldr	r3, [r7, #12]
 80075b0:	681b      	ldr	r3, [r3, #0]
 80075b2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80075b6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80075b8:	68fb      	ldr	r3, [r7, #12]
 80075ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80075bc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80075c0:	d10f      	bne.n	80075e2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80075c2:	68fb      	ldr	r3, [r7, #12]
 80075c4:	681b      	ldr	r3, [r3, #0]
 80075c6:	681a      	ldr	r2, [r3, #0]
 80075c8:	68fb      	ldr	r3, [r7, #12]
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80075d0:	601a      	str	r2, [r3, #0]
 80075d2:	68fb      	ldr	r3, [r7, #12]
 80075d4:	681b      	ldr	r3, [r3, #0]
 80075d6:	681a      	ldr	r2, [r3, #0]
 80075d8:	68fb      	ldr	r3, [r7, #12]
 80075da:	681b      	ldr	r3, [r3, #0]
 80075dc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80075e0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80075e2:	68fb      	ldr	r3, [r7, #12]
 80075e4:	2201      	movs	r2, #1
 80075e6:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80075ea:	68fb      	ldr	r3, [r7, #12]
 80075ec:	2200      	movs	r2, #0
 80075ee:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 80075f2:	2303      	movs	r3, #3
 80075f4:	e017      	b.n	8007626 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 80075f6:	697b      	ldr	r3, [r7, #20]
 80075f8:	2b00      	cmp	r3, #0
 80075fa:	d101      	bne.n	8007600 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80075fc:	2300      	movs	r3, #0
 80075fe:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8007600:	697b      	ldr	r3, [r7, #20]
 8007602:	3b01      	subs	r3, #1
 8007604:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007606:	68fb      	ldr	r3, [r7, #12]
 8007608:	681b      	ldr	r3, [r3, #0]
 800760a:	689a      	ldr	r2, [r3, #8]
 800760c:	68bb      	ldr	r3, [r7, #8]
 800760e:	4013      	ands	r3, r2
 8007610:	68ba      	ldr	r2, [r7, #8]
 8007612:	429a      	cmp	r2, r3
 8007614:	bf0c      	ite	eq
 8007616:	2301      	moveq	r3, #1
 8007618:	2300      	movne	r3, #0
 800761a:	b2db      	uxtb	r3, r3
 800761c:	461a      	mov	r2, r3
 800761e:	79fb      	ldrb	r3, [r7, #7]
 8007620:	429a      	cmp	r2, r3
 8007622:	d19b      	bne.n	800755c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8007624:	2300      	movs	r3, #0
}
 8007626:	4618      	mov	r0, r3
 8007628:	3720      	adds	r7, #32
 800762a:	46bd      	mov	sp, r7
 800762c:	bd80      	pop	{r7, pc}
 800762e:	bf00      	nop
 8007630:	20000004 	.word	0x20000004

08007634 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007634:	b580      	push	{r7, lr}
 8007636:	b08a      	sub	sp, #40	; 0x28
 8007638:	af00      	add	r7, sp, #0
 800763a:	60f8      	str	r0, [r7, #12]
 800763c:	60b9      	str	r1, [r7, #8]
 800763e:	607a      	str	r2, [r7, #4]
 8007640:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  * ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8007642:	2300      	movs	r3, #0
 8007644:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8007646:	f7fc faff 	bl	8003c48 <HAL_GetTick>
 800764a:	4602      	mov	r2, r0
 800764c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800764e:	1a9b      	subs	r3, r3, r2
 8007650:	683a      	ldr	r2, [r7, #0]
 8007652:	4413      	add	r3, r2
 8007654:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 8007656:	f7fc faf7 	bl	8003c48 <HAL_GetTick>
 800765a:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800765c:	68fb      	ldr	r3, [r7, #12]
 800765e:	681b      	ldr	r3, [r3, #0]
 8007660:	330c      	adds	r3, #12
 8007662:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8007664:	4b3d      	ldr	r3, [pc, #244]	; (800775c <SPI_WaitFifoStateUntilTimeout+0x128>)
 8007666:	681a      	ldr	r2, [r3, #0]
 8007668:	4613      	mov	r3, r2
 800766a:	009b      	lsls	r3, r3, #2
 800766c:	4413      	add	r3, r2
 800766e:	00da      	lsls	r2, r3, #3
 8007670:	1ad3      	subs	r3, r2, r3
 8007672:	0d1b      	lsrs	r3, r3, #20
 8007674:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007676:	fb02 f303 	mul.w	r3, r2, r3
 800767a:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800767c:	e060      	b.n	8007740 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800767e:	68bb      	ldr	r3, [r7, #8]
 8007680:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8007684:	d107      	bne.n	8007696 <SPI_WaitFifoStateUntilTimeout+0x62>
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	2b00      	cmp	r3, #0
 800768a:	d104      	bne.n	8007696 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800768c:	69fb      	ldr	r3, [r7, #28]
 800768e:	781b      	ldrb	r3, [r3, #0]
 8007690:	b2db      	uxtb	r3, r3
 8007692:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8007694:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8007696:	683b      	ldr	r3, [r7, #0]
 8007698:	f1b3 3fff 	cmp.w	r3, #4294967295
 800769c:	d050      	beq.n	8007740 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800769e:	f7fc fad3 	bl	8003c48 <HAL_GetTick>
 80076a2:	4602      	mov	r2, r0
 80076a4:	6a3b      	ldr	r3, [r7, #32]
 80076a6:	1ad3      	subs	r3, r2, r3
 80076a8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80076aa:	429a      	cmp	r2, r3
 80076ac:	d902      	bls.n	80076b4 <SPI_WaitFifoStateUntilTimeout+0x80>
 80076ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80076b0:	2b00      	cmp	r3, #0
 80076b2:	d13d      	bne.n	8007730 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80076b4:	68fb      	ldr	r3, [r7, #12]
 80076b6:	681b      	ldr	r3, [r3, #0]
 80076b8:	685a      	ldr	r2, [r3, #4]
 80076ba:	68fb      	ldr	r3, [r7, #12]
 80076bc:	681b      	ldr	r3, [r3, #0]
 80076be:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80076c2:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80076c4:	68fb      	ldr	r3, [r7, #12]
 80076c6:	685b      	ldr	r3, [r3, #4]
 80076c8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80076cc:	d111      	bne.n	80076f2 <SPI_WaitFifoStateUntilTimeout+0xbe>
 80076ce:	68fb      	ldr	r3, [r7, #12]
 80076d0:	689b      	ldr	r3, [r3, #8]
 80076d2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80076d6:	d004      	beq.n	80076e2 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80076d8:	68fb      	ldr	r3, [r7, #12]
 80076da:	689b      	ldr	r3, [r3, #8]
 80076dc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80076e0:	d107      	bne.n	80076f2 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80076e2:	68fb      	ldr	r3, [r7, #12]
 80076e4:	681b      	ldr	r3, [r3, #0]
 80076e6:	681a      	ldr	r2, [r3, #0]
 80076e8:	68fb      	ldr	r3, [r7, #12]
 80076ea:	681b      	ldr	r3, [r3, #0]
 80076ec:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80076f0:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80076f2:	68fb      	ldr	r3, [r7, #12]
 80076f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80076f6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80076fa:	d10f      	bne.n	800771c <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 80076fc:	68fb      	ldr	r3, [r7, #12]
 80076fe:	681b      	ldr	r3, [r3, #0]
 8007700:	681a      	ldr	r2, [r3, #0]
 8007702:	68fb      	ldr	r3, [r7, #12]
 8007704:	681b      	ldr	r3, [r3, #0]
 8007706:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800770a:	601a      	str	r2, [r3, #0]
 800770c:	68fb      	ldr	r3, [r7, #12]
 800770e:	681b      	ldr	r3, [r3, #0]
 8007710:	681a      	ldr	r2, [r3, #0]
 8007712:	68fb      	ldr	r3, [r7, #12]
 8007714:	681b      	ldr	r3, [r3, #0]
 8007716:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800771a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800771c:	68fb      	ldr	r3, [r7, #12]
 800771e:	2201      	movs	r2, #1
 8007720:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8007724:	68fb      	ldr	r3, [r7, #12]
 8007726:	2200      	movs	r2, #0
 8007728:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800772c:	2303      	movs	r3, #3
 800772e:	e010      	b.n	8007752 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8007730:	69bb      	ldr	r3, [r7, #24]
 8007732:	2b00      	cmp	r3, #0
 8007734:	d101      	bne.n	800773a <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8007736:	2300      	movs	r3, #0
 8007738:	627b      	str	r3, [r7, #36]	; 0x24
      }      
      count--;
 800773a:	69bb      	ldr	r3, [r7, #24]
 800773c:	3b01      	subs	r3, #1
 800773e:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8007740:	68fb      	ldr	r3, [r7, #12]
 8007742:	681b      	ldr	r3, [r3, #0]
 8007744:	689a      	ldr	r2, [r3, #8]
 8007746:	68bb      	ldr	r3, [r7, #8]
 8007748:	4013      	ands	r3, r2
 800774a:	687a      	ldr	r2, [r7, #4]
 800774c:	429a      	cmp	r2, r3
 800774e:	d196      	bne.n	800767e <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8007750:	2300      	movs	r3, #0
}
 8007752:	4618      	mov	r0, r3
 8007754:	3728      	adds	r7, #40	; 0x28
 8007756:	46bd      	mov	sp, r7
 8007758:	bd80      	pop	{r7, pc}
 800775a:	bf00      	nop
 800775c:	20000004 	.word	0x20000004

08007760 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8007760:	b580      	push	{r7, lr}
 8007762:	b086      	sub	sp, #24
 8007764:	af02      	add	r7, sp, #8
 8007766:	60f8      	str	r0, [r7, #12]
 8007768:	60b9      	str	r1, [r7, #8]
 800776a:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	9300      	str	r3, [sp, #0]
 8007770:	68bb      	ldr	r3, [r7, #8]
 8007772:	2200      	movs	r2, #0
 8007774:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8007778:	68f8      	ldr	r0, [r7, #12]
 800777a:	f7ff ff5b 	bl	8007634 <SPI_WaitFifoStateUntilTimeout>
 800777e:	4603      	mov	r3, r0
 8007780:	2b00      	cmp	r3, #0
 8007782:	d007      	beq.n	8007794 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007784:	68fb      	ldr	r3, [r7, #12]
 8007786:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007788:	f043 0220 	orr.w	r2, r3, #32
 800778c:	68fb      	ldr	r3, [r7, #12]
 800778e:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8007790:	2303      	movs	r3, #3
 8007792:	e027      	b.n	80077e4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	9300      	str	r3, [sp, #0]
 8007798:	68bb      	ldr	r3, [r7, #8]
 800779a:	2200      	movs	r2, #0
 800779c:	2180      	movs	r1, #128	; 0x80
 800779e:	68f8      	ldr	r0, [r7, #12]
 80077a0:	f7ff fec0 	bl	8007524 <SPI_WaitFlagStateUntilTimeout>
 80077a4:	4603      	mov	r3, r0
 80077a6:	2b00      	cmp	r3, #0
 80077a8:	d007      	beq.n	80077ba <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80077aa:	68fb      	ldr	r3, [r7, #12]
 80077ac:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80077ae:	f043 0220 	orr.w	r2, r3, #32
 80077b2:	68fb      	ldr	r3, [r7, #12]
 80077b4:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80077b6:	2303      	movs	r3, #3
 80077b8:	e014      	b.n	80077e4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	9300      	str	r3, [sp, #0]
 80077be:	68bb      	ldr	r3, [r7, #8]
 80077c0:	2200      	movs	r2, #0
 80077c2:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 80077c6:	68f8      	ldr	r0, [r7, #12]
 80077c8:	f7ff ff34 	bl	8007634 <SPI_WaitFifoStateUntilTimeout>
 80077cc:	4603      	mov	r3, r0
 80077ce:	2b00      	cmp	r3, #0
 80077d0:	d007      	beq.n	80077e2 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80077d2:	68fb      	ldr	r3, [r7, #12]
 80077d4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80077d6:	f043 0220 	orr.w	r2, r3, #32
 80077da:	68fb      	ldr	r3, [r7, #12]
 80077dc:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80077de:	2303      	movs	r3, #3
 80077e0:	e000      	b.n	80077e4 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80077e2:	2300      	movs	r3, #0
}
 80077e4:	4618      	mov	r0, r3
 80077e6:	3710      	adds	r7, #16
 80077e8:	46bd      	mov	sp, r7
 80077ea:	bd80      	pop	{r7, pc}

080077ec <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80077ec:	b580      	push	{r7, lr}
 80077ee:	b082      	sub	sp, #8
 80077f0:	af00      	add	r7, sp, #0
 80077f2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	2b00      	cmp	r3, #0
 80077f8:	d101      	bne.n	80077fe <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80077fa:	2301      	movs	r3, #1
 80077fc:	e040      	b.n	8007880 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007802:	2b00      	cmp	r3, #0
 8007804:	d106      	bne.n	8007814 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	2200      	movs	r2, #0
 800780a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800780e:	6878      	ldr	r0, [r7, #4]
 8007810:	f7fb fff6 	bl	8003800 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	2224      	movs	r2, #36	; 0x24
 8007818:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	681b      	ldr	r3, [r3, #0]
 800781e:	681a      	ldr	r2, [r3, #0]
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	681b      	ldr	r3, [r3, #0]
 8007824:	f022 0201 	bic.w	r2, r2, #1
 8007828:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800782a:	6878      	ldr	r0, [r7, #4]
 800782c:	f000 fc0c 	bl	8008048 <UART_SetConfig>
 8007830:	4603      	mov	r3, r0
 8007832:	2b01      	cmp	r3, #1
 8007834:	d101      	bne.n	800783a <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8007836:	2301      	movs	r3, #1
 8007838:	e022      	b.n	8007880 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800783e:	2b00      	cmp	r3, #0
 8007840:	d002      	beq.n	8007848 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8007842:	6878      	ldr	r0, [r7, #4]
 8007844:	f000 fdd4 	bl	80083f0 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	681b      	ldr	r3, [r3, #0]
 800784c:	685a      	ldr	r2, [r3, #4]
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	681b      	ldr	r3, [r3, #0]
 8007852:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007856:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	681b      	ldr	r3, [r3, #0]
 800785c:	689a      	ldr	r2, [r3, #8]
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	681b      	ldr	r3, [r3, #0]
 8007862:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007866:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	681b      	ldr	r3, [r3, #0]
 800786c:	681a      	ldr	r2, [r3, #0]
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	681b      	ldr	r3, [r3, #0]
 8007872:	f042 0201 	orr.w	r2, r2, #1
 8007876:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007878:	6878      	ldr	r0, [r7, #4]
 800787a:	f000 fe5b 	bl	8008534 <UART_CheckIdleState>
 800787e:	4603      	mov	r3, r0
}
 8007880:	4618      	mov	r0, r3
 8007882:	3708      	adds	r7, #8
 8007884:	46bd      	mov	sp, r7
 8007886:	bd80      	pop	{r7, pc}

08007888 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007888:	b580      	push	{r7, lr}
 800788a:	b08a      	sub	sp, #40	; 0x28
 800788c:	af02      	add	r7, sp, #8
 800788e:	60f8      	str	r0, [r7, #12]
 8007890:	60b9      	str	r1, [r7, #8]
 8007892:	603b      	str	r3, [r7, #0]
 8007894:	4613      	mov	r3, r2
 8007896:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007898:	68fb      	ldr	r3, [r7, #12]
 800789a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800789c:	2b20      	cmp	r3, #32
 800789e:	f040 8082 	bne.w	80079a6 <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 80078a2:	68bb      	ldr	r3, [r7, #8]
 80078a4:	2b00      	cmp	r3, #0
 80078a6:	d002      	beq.n	80078ae <HAL_UART_Transmit+0x26>
 80078a8:	88fb      	ldrh	r3, [r7, #6]
 80078aa:	2b00      	cmp	r3, #0
 80078ac:	d101      	bne.n	80078b2 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80078ae:	2301      	movs	r3, #1
 80078b0:	e07a      	b.n	80079a8 <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 80078b2:	68fb      	ldr	r3, [r7, #12]
 80078b4:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 80078b8:	2b01      	cmp	r3, #1
 80078ba:	d101      	bne.n	80078c0 <HAL_UART_Transmit+0x38>
 80078bc:	2302      	movs	r3, #2
 80078be:	e073      	b.n	80079a8 <HAL_UART_Transmit+0x120>
 80078c0:	68fb      	ldr	r3, [r7, #12]
 80078c2:	2201      	movs	r2, #1
 80078c4:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80078c8:	68fb      	ldr	r3, [r7, #12]
 80078ca:	2200      	movs	r2, #0
 80078cc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80078d0:	68fb      	ldr	r3, [r7, #12]
 80078d2:	2221      	movs	r2, #33	; 0x21
 80078d4:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80078d6:	f7fc f9b7 	bl	8003c48 <HAL_GetTick>
 80078da:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80078dc:	68fb      	ldr	r3, [r7, #12]
 80078de:	88fa      	ldrh	r2, [r7, #6]
 80078e0:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 80078e4:	68fb      	ldr	r3, [r7, #12]
 80078e6:	88fa      	ldrh	r2, [r7, #6]
 80078e8:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80078ec:	68fb      	ldr	r3, [r7, #12]
 80078ee:	689b      	ldr	r3, [r3, #8]
 80078f0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80078f4:	d108      	bne.n	8007908 <HAL_UART_Transmit+0x80>
 80078f6:	68fb      	ldr	r3, [r7, #12]
 80078f8:	691b      	ldr	r3, [r3, #16]
 80078fa:	2b00      	cmp	r3, #0
 80078fc:	d104      	bne.n	8007908 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 80078fe:	2300      	movs	r3, #0
 8007900:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8007902:	68bb      	ldr	r3, [r7, #8]
 8007904:	61bb      	str	r3, [r7, #24]
 8007906:	e003      	b.n	8007910 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8007908:	68bb      	ldr	r3, [r7, #8]
 800790a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800790c:	2300      	movs	r3, #0
 800790e:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8007910:	68fb      	ldr	r3, [r7, #12]
 8007912:	2200      	movs	r2, #0
 8007914:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 8007918:	e02d      	b.n	8007976 <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800791a:	683b      	ldr	r3, [r7, #0]
 800791c:	9300      	str	r3, [sp, #0]
 800791e:	697b      	ldr	r3, [r7, #20]
 8007920:	2200      	movs	r2, #0
 8007922:	2180      	movs	r1, #128	; 0x80
 8007924:	68f8      	ldr	r0, [r7, #12]
 8007926:	f000 fe4e 	bl	80085c6 <UART_WaitOnFlagUntilTimeout>
 800792a:	4603      	mov	r3, r0
 800792c:	2b00      	cmp	r3, #0
 800792e:	d001      	beq.n	8007934 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8007930:	2303      	movs	r3, #3
 8007932:	e039      	b.n	80079a8 <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 8007934:	69fb      	ldr	r3, [r7, #28]
 8007936:	2b00      	cmp	r3, #0
 8007938:	d10b      	bne.n	8007952 <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800793a:	69bb      	ldr	r3, [r7, #24]
 800793c:	881a      	ldrh	r2, [r3, #0]
 800793e:	68fb      	ldr	r3, [r7, #12]
 8007940:	681b      	ldr	r3, [r3, #0]
 8007942:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007946:	b292      	uxth	r2, r2
 8007948:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800794a:	69bb      	ldr	r3, [r7, #24]
 800794c:	3302      	adds	r3, #2
 800794e:	61bb      	str	r3, [r7, #24]
 8007950:	e008      	b.n	8007964 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8007952:	69fb      	ldr	r3, [r7, #28]
 8007954:	781a      	ldrb	r2, [r3, #0]
 8007956:	68fb      	ldr	r3, [r7, #12]
 8007958:	681b      	ldr	r3, [r3, #0]
 800795a:	b292      	uxth	r2, r2
 800795c:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800795e:	69fb      	ldr	r3, [r7, #28]
 8007960:	3301      	adds	r3, #1
 8007962:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007964:	68fb      	ldr	r3, [r7, #12]
 8007966:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800796a:	b29b      	uxth	r3, r3
 800796c:	3b01      	subs	r3, #1
 800796e:	b29a      	uxth	r2, r3
 8007970:	68fb      	ldr	r3, [r7, #12]
 8007972:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8007976:	68fb      	ldr	r3, [r7, #12]
 8007978:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800797c:	b29b      	uxth	r3, r3
 800797e:	2b00      	cmp	r3, #0
 8007980:	d1cb      	bne.n	800791a <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007982:	683b      	ldr	r3, [r7, #0]
 8007984:	9300      	str	r3, [sp, #0]
 8007986:	697b      	ldr	r3, [r7, #20]
 8007988:	2200      	movs	r2, #0
 800798a:	2140      	movs	r1, #64	; 0x40
 800798c:	68f8      	ldr	r0, [r7, #12]
 800798e:	f000 fe1a 	bl	80085c6 <UART_WaitOnFlagUntilTimeout>
 8007992:	4603      	mov	r3, r0
 8007994:	2b00      	cmp	r3, #0
 8007996:	d001      	beq.n	800799c <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8007998:	2303      	movs	r3, #3
 800799a:	e005      	b.n	80079a8 <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800799c:	68fb      	ldr	r3, [r7, #12]
 800799e:	2220      	movs	r2, #32
 80079a0:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 80079a2:	2300      	movs	r3, #0
 80079a4:	e000      	b.n	80079a8 <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 80079a6:	2302      	movs	r3, #2
  }
}
 80079a8:	4618      	mov	r0, r3
 80079aa:	3720      	adds	r7, #32
 80079ac:	46bd      	mov	sp, r7
 80079ae:	bd80      	pop	{r7, pc}

080079b0 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80079b0:	b580      	push	{r7, lr}
 80079b2:	b08a      	sub	sp, #40	; 0x28
 80079b4:	af00      	add	r7, sp, #0
 80079b6:	60f8      	str	r0, [r7, #12]
 80079b8:	60b9      	str	r1, [r7, #8]
 80079ba:	4613      	mov	r3, r2
 80079bc:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80079be:	68fb      	ldr	r3, [r7, #12]
 80079c0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80079c2:	2b20      	cmp	r3, #32
 80079c4:	d13d      	bne.n	8007a42 <HAL_UART_Receive_IT+0x92>
  {
    if ((pData == NULL) || (Size == 0U))
 80079c6:	68bb      	ldr	r3, [r7, #8]
 80079c8:	2b00      	cmp	r3, #0
 80079ca:	d002      	beq.n	80079d2 <HAL_UART_Receive_IT+0x22>
 80079cc:	88fb      	ldrh	r3, [r7, #6]
 80079ce:	2b00      	cmp	r3, #0
 80079d0:	d101      	bne.n	80079d6 <HAL_UART_Receive_IT+0x26>
    {
      return HAL_ERROR;
 80079d2:	2301      	movs	r3, #1
 80079d4:	e036      	b.n	8007a44 <HAL_UART_Receive_IT+0x94>
    }

    __HAL_LOCK(huart);
 80079d6:	68fb      	ldr	r3, [r7, #12]
 80079d8:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 80079dc:	2b01      	cmp	r3, #1
 80079de:	d101      	bne.n	80079e4 <HAL_UART_Receive_IT+0x34>
 80079e0:	2302      	movs	r3, #2
 80079e2:	e02f      	b.n	8007a44 <HAL_UART_Receive_IT+0x94>
 80079e4:	68fb      	ldr	r3, [r7, #12]
 80079e6:	2201      	movs	r2, #1
 80079e8:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80079ec:	68fb      	ldr	r3, [r7, #12]
 80079ee:	2200      	movs	r2, #0
 80079f0:	661a      	str	r2, [r3, #96]	; 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80079f2:	68fb      	ldr	r3, [r7, #12]
 80079f4:	681b      	ldr	r3, [r3, #0]
 80079f6:	685b      	ldr	r3, [r3, #4]
 80079f8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80079fc:	2b00      	cmp	r3, #0
 80079fe:	d018      	beq.n	8007a32 <HAL_UART_Receive_IT+0x82>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007a00:	68fb      	ldr	r3, [r7, #12]
 8007a02:	681b      	ldr	r3, [r3, #0]
 8007a04:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a06:	697b      	ldr	r3, [r7, #20]
 8007a08:	e853 3f00 	ldrex	r3, [r3]
 8007a0c:	613b      	str	r3, [r7, #16]
   return(result);
 8007a0e:	693b      	ldr	r3, [r7, #16]
 8007a10:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8007a14:	627b      	str	r3, [r7, #36]	; 0x24
 8007a16:	68fb      	ldr	r3, [r7, #12]
 8007a18:	681b      	ldr	r3, [r3, #0]
 8007a1a:	461a      	mov	r2, r3
 8007a1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a1e:	623b      	str	r3, [r7, #32]
 8007a20:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a22:	69f9      	ldr	r1, [r7, #28]
 8007a24:	6a3a      	ldr	r2, [r7, #32]
 8007a26:	e841 2300 	strex	r3, r2, [r1]
 8007a2a:	61bb      	str	r3, [r7, #24]
   return(result);
 8007a2c:	69bb      	ldr	r3, [r7, #24]
 8007a2e:	2b00      	cmp	r3, #0
 8007a30:	d1e6      	bne.n	8007a00 <HAL_UART_Receive_IT+0x50>
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8007a32:	88fb      	ldrh	r3, [r7, #6]
 8007a34:	461a      	mov	r2, r3
 8007a36:	68b9      	ldr	r1, [r7, #8]
 8007a38:	68f8      	ldr	r0, [r7, #12]
 8007a3a:	f000 fe89 	bl	8008750 <UART_Start_Receive_IT>
 8007a3e:	4603      	mov	r3, r0
 8007a40:	e000      	b.n	8007a44 <HAL_UART_Receive_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8007a42:	2302      	movs	r3, #2
  }
}
 8007a44:	4618      	mov	r0, r3
 8007a46:	3728      	adds	r7, #40	; 0x28
 8007a48:	46bd      	mov	sp, r7
 8007a4a:	bd80      	pop	{r7, pc}

08007a4c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007a4c:	b580      	push	{r7, lr}
 8007a4e:	b0ba      	sub	sp, #232	; 0xe8
 8007a50:	af00      	add	r7, sp, #0
 8007a52:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	681b      	ldr	r3, [r3, #0]
 8007a58:	69db      	ldr	r3, [r3, #28]
 8007a5a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	681b      	ldr	r3, [r3, #0]
 8007a62:	681b      	ldr	r3, [r3, #0]
 8007a64:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	681b      	ldr	r3, [r3, #0]
 8007a6c:	689b      	ldr	r3, [r3, #8]
 8007a6e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8007a72:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8007a76:	f640 030f 	movw	r3, #2063	; 0x80f
 8007a7a:	4013      	ands	r3, r2
 8007a7c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8007a80:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007a84:	2b00      	cmp	r3, #0
 8007a86:	d115      	bne.n	8007ab4 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8007a88:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007a8c:	f003 0320 	and.w	r3, r3, #32
 8007a90:	2b00      	cmp	r3, #0
 8007a92:	d00f      	beq.n	8007ab4 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8007a94:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007a98:	f003 0320 	and.w	r3, r3, #32
 8007a9c:	2b00      	cmp	r3, #0
 8007a9e:	d009      	beq.n	8007ab4 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007aa4:	2b00      	cmp	r3, #0
 8007aa6:	f000 82a3 	beq.w	8007ff0 <HAL_UART_IRQHandler+0x5a4>
      {
        huart->RxISR(huart);
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007aae:	6878      	ldr	r0, [r7, #4]
 8007ab0:	4798      	blx	r3
      }
      return;
 8007ab2:	e29d      	b.n	8007ff0 <HAL_UART_IRQHandler+0x5a4>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8007ab4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007ab8:	2b00      	cmp	r3, #0
 8007aba:	f000 8117 	beq.w	8007cec <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8007abe:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007ac2:	f003 0301 	and.w	r3, r3, #1
 8007ac6:	2b00      	cmp	r3, #0
 8007ac8:	d106      	bne.n	8007ad8 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8007aca:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8007ace:	4b85      	ldr	r3, [pc, #532]	; (8007ce4 <HAL_UART_IRQHandler+0x298>)
 8007ad0:	4013      	ands	r3, r2
 8007ad2:	2b00      	cmp	r3, #0
 8007ad4:	f000 810a 	beq.w	8007cec <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007ad8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007adc:	f003 0301 	and.w	r3, r3, #1
 8007ae0:	2b00      	cmp	r3, #0
 8007ae2:	d011      	beq.n	8007b08 <HAL_UART_IRQHandler+0xbc>
 8007ae4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007ae8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007aec:	2b00      	cmp	r3, #0
 8007aee:	d00b      	beq.n	8007b08 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	681b      	ldr	r3, [r3, #0]
 8007af4:	2201      	movs	r2, #1
 8007af6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007afe:	f043 0201 	orr.w	r2, r3, #1
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007b08:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007b0c:	f003 0302 	and.w	r3, r3, #2
 8007b10:	2b00      	cmp	r3, #0
 8007b12:	d011      	beq.n	8007b38 <HAL_UART_IRQHandler+0xec>
 8007b14:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007b18:	f003 0301 	and.w	r3, r3, #1
 8007b1c:	2b00      	cmp	r3, #0
 8007b1e:	d00b      	beq.n	8007b38 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	681b      	ldr	r3, [r3, #0]
 8007b24:	2202      	movs	r2, #2
 8007b26:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007b2e:	f043 0204 	orr.w	r2, r3, #4
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007b38:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007b3c:	f003 0304 	and.w	r3, r3, #4
 8007b40:	2b00      	cmp	r3, #0
 8007b42:	d011      	beq.n	8007b68 <HAL_UART_IRQHandler+0x11c>
 8007b44:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007b48:	f003 0301 	and.w	r3, r3, #1
 8007b4c:	2b00      	cmp	r3, #0
 8007b4e:	d00b      	beq.n	8007b68 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	681b      	ldr	r3, [r3, #0]
 8007b54:	2204      	movs	r2, #4
 8007b56:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007b5e:	f043 0202 	orr.w	r2, r3, #2
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8007b68:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007b6c:	f003 0308 	and.w	r3, r3, #8
 8007b70:	2b00      	cmp	r3, #0
 8007b72:	d017      	beq.n	8007ba4 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8007b74:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007b78:	f003 0320 	and.w	r3, r3, #32
 8007b7c:	2b00      	cmp	r3, #0
 8007b7e:	d105      	bne.n	8007b8c <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8007b80:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007b84:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8007b88:	2b00      	cmp	r3, #0
 8007b8a:	d00b      	beq.n	8007ba4 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	681b      	ldr	r3, [r3, #0]
 8007b90:	2208      	movs	r2, #8
 8007b92:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007b9a:	f043 0208 	orr.w	r2, r3, #8
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8007ba4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007ba8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007bac:	2b00      	cmp	r3, #0
 8007bae:	d012      	beq.n	8007bd6 <HAL_UART_IRQHandler+0x18a>
 8007bb0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007bb4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8007bb8:	2b00      	cmp	r3, #0
 8007bba:	d00c      	beq.n	8007bd6 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	681b      	ldr	r3, [r3, #0]
 8007bc0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007bc4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007bcc:	f043 0220 	orr.w	r2, r3, #32
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007bdc:	2b00      	cmp	r3, #0
 8007bde:	f000 8209 	beq.w	8007ff4 <HAL_UART_IRQHandler+0x5a8>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8007be2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007be6:	f003 0320 	and.w	r3, r3, #32
 8007bea:	2b00      	cmp	r3, #0
 8007bec:	d00d      	beq.n	8007c0a <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8007bee:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007bf2:	f003 0320 	and.w	r3, r3, #32
 8007bf6:	2b00      	cmp	r3, #0
 8007bf8:	d007      	beq.n	8007c0a <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007bfe:	2b00      	cmp	r3, #0
 8007c00:	d003      	beq.n	8007c0a <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007c06:	6878      	ldr	r0, [r7, #4]
 8007c08:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007c10:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	681b      	ldr	r3, [r3, #0]
 8007c18:	689b      	ldr	r3, [r3, #8]
 8007c1a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007c1e:	2b40      	cmp	r3, #64	; 0x40
 8007c20:	d005      	beq.n	8007c2e <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8007c22:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8007c26:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007c2a:	2b00      	cmp	r3, #0
 8007c2c:	d04f      	beq.n	8007cce <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007c2e:	6878      	ldr	r0, [r7, #4]
 8007c30:	f000 fe26 	bl	8008880 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	681b      	ldr	r3, [r3, #0]
 8007c38:	689b      	ldr	r3, [r3, #8]
 8007c3a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007c3e:	2b40      	cmp	r3, #64	; 0x40
 8007c40:	d141      	bne.n	8007cc6 <HAL_UART_IRQHandler+0x27a>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	681b      	ldr	r3, [r3, #0]
 8007c46:	3308      	adds	r3, #8
 8007c48:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c4c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8007c50:	e853 3f00 	ldrex	r3, [r3]
 8007c54:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8007c58:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8007c5c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007c60:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	681b      	ldr	r3, [r3, #0]
 8007c68:	3308      	adds	r3, #8
 8007c6a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8007c6e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8007c72:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c76:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8007c7a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8007c7e:	e841 2300 	strex	r3, r2, [r1]
 8007c82:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8007c86:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8007c8a:	2b00      	cmp	r3, #0
 8007c8c:	d1d9      	bne.n	8007c42 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007c92:	2b00      	cmp	r3, #0
 8007c94:	d013      	beq.n	8007cbe <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007c9a:	4a13      	ldr	r2, [pc, #76]	; (8007ce8 <HAL_UART_IRQHandler+0x29c>)
 8007c9c:	635a      	str	r2, [r3, #52]	; 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007ca2:	4618      	mov	r0, r3
 8007ca4:	f7fc ff96 	bl	8004bd4 <HAL_DMA_Abort_IT>
 8007ca8:	4603      	mov	r3, r0
 8007caa:	2b00      	cmp	r3, #0
 8007cac:	d017      	beq.n	8007cde <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007cb2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007cb4:	687a      	ldr	r2, [r7, #4]
 8007cb6:	6f12      	ldr	r2, [r2, #112]	; 0x70
 8007cb8:	4610      	mov	r0, r2
 8007cba:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007cbc:	e00f      	b.n	8007cde <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007cbe:	6878      	ldr	r0, [r7, #4]
 8007cc0:	f000 f9ac 	bl	800801c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007cc4:	e00b      	b.n	8007cde <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007cc6:	6878      	ldr	r0, [r7, #4]
 8007cc8:	f000 f9a8 	bl	800801c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007ccc:	e007      	b.n	8007cde <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007cce:	6878      	ldr	r0, [r7, #4]
 8007cd0:	f000 f9a4 	bl	800801c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	2200      	movs	r2, #0
 8007cd8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      }
    }
    return;
 8007cdc:	e18a      	b.n	8007ff4 <HAL_UART_IRQHandler+0x5a8>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007cde:	bf00      	nop
    return;
 8007ce0:	e188      	b.n	8007ff4 <HAL_UART_IRQHandler+0x5a8>
 8007ce2:	bf00      	nop
 8007ce4:	04000120 	.word	0x04000120
 8007ce8:	08008947 	.word	0x08008947

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007cf0:	2b01      	cmp	r3, #1
 8007cf2:	f040 8143 	bne.w	8007f7c <HAL_UART_IRQHandler+0x530>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8007cf6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007cfa:	f003 0310 	and.w	r3, r3, #16
 8007cfe:	2b00      	cmp	r3, #0
 8007d00:	f000 813c 	beq.w	8007f7c <HAL_UART_IRQHandler+0x530>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8007d04:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007d08:	f003 0310 	and.w	r3, r3, #16
 8007d0c:	2b00      	cmp	r3, #0
 8007d0e:	f000 8135 	beq.w	8007f7c <HAL_UART_IRQHandler+0x530>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	681b      	ldr	r3, [r3, #0]
 8007d16:	2210      	movs	r2, #16
 8007d18:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	681b      	ldr	r3, [r3, #0]
 8007d1e:	689b      	ldr	r3, [r3, #8]
 8007d20:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007d24:	2b40      	cmp	r3, #64	; 0x40
 8007d26:	f040 80b1 	bne.w	8007e8c <HAL_UART_IRQHandler+0x440>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007d2e:	681b      	ldr	r3, [r3, #0]
 8007d30:	685b      	ldr	r3, [r3, #4]
 8007d32:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007d36:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8007d3a:	2b00      	cmp	r3, #0
 8007d3c:	f000 815c 	beq.w	8007ff8 <HAL_UART_IRQHandler+0x5ac>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8007d46:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8007d4a:	429a      	cmp	r2, r3
 8007d4c:	f080 8154 	bcs.w	8007ff8 <HAL_UART_IRQHandler+0x5ac>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8007d56:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007d5e:	699b      	ldr	r3, [r3, #24]
 8007d60:	2b20      	cmp	r3, #32
 8007d62:	f000 8085 	beq.w	8007e70 <HAL_UART_IRQHandler+0x424>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	681b      	ldr	r3, [r3, #0]
 8007d6a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d6e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8007d72:	e853 3f00 	ldrex	r3, [r3]
 8007d76:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8007d7a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8007d7e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007d82:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	681b      	ldr	r3, [r3, #0]
 8007d8a:	461a      	mov	r2, r3
 8007d8c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8007d90:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8007d94:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d98:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8007d9c:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8007da0:	e841 2300 	strex	r3, r2, [r1]
 8007da4:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8007da8:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8007dac:	2b00      	cmp	r3, #0
 8007dae:	d1da      	bne.n	8007d66 <HAL_UART_IRQHandler+0x31a>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	681b      	ldr	r3, [r3, #0]
 8007db4:	3308      	adds	r3, #8
 8007db6:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007db8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007dba:	e853 3f00 	ldrex	r3, [r3]
 8007dbe:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8007dc0:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8007dc2:	f023 0301 	bic.w	r3, r3, #1
 8007dc6:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	681b      	ldr	r3, [r3, #0]
 8007dce:	3308      	adds	r3, #8
 8007dd0:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8007dd4:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8007dd8:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007dda:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8007ddc:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8007de0:	e841 2300 	strex	r3, r2, [r1]
 8007de4:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8007de6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007de8:	2b00      	cmp	r3, #0
 8007dea:	d1e1      	bne.n	8007db0 <HAL_UART_IRQHandler+0x364>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	681b      	ldr	r3, [r3, #0]
 8007df0:	3308      	adds	r3, #8
 8007df2:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007df4:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8007df6:	e853 3f00 	ldrex	r3, [r3]
 8007dfa:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8007dfc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007dfe:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007e02:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	681b      	ldr	r3, [r3, #0]
 8007e0a:	3308      	adds	r3, #8
 8007e0c:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8007e10:	66fa      	str	r2, [r7, #108]	; 0x6c
 8007e12:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e14:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8007e16:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8007e18:	e841 2300 	strex	r3, r2, [r1]
 8007e1c:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8007e1e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007e20:	2b00      	cmp	r3, #0
 8007e22:	d1e3      	bne.n	8007dec <HAL_UART_IRQHandler+0x3a0>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	2220      	movs	r2, #32
 8007e28:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	2200      	movs	r2, #0
 8007e2e:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	681b      	ldr	r3, [r3, #0]
 8007e34:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e36:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007e38:	e853 3f00 	ldrex	r3, [r3]
 8007e3c:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8007e3e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007e40:	f023 0310 	bic.w	r3, r3, #16
 8007e44:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	681b      	ldr	r3, [r3, #0]
 8007e4c:	461a      	mov	r2, r3
 8007e4e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8007e52:	65bb      	str	r3, [r7, #88]	; 0x58
 8007e54:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e56:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8007e58:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8007e5a:	e841 2300 	strex	r3, r2, [r1]
 8007e5e:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8007e60:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007e62:	2b00      	cmp	r3, #0
 8007e64:	d1e4      	bne.n	8007e30 <HAL_UART_IRQHandler+0x3e4>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007e6a:	4618      	mov	r0, r3
 8007e6c:	f7fc fe79 	bl	8004b62 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007e7c:	b29b      	uxth	r3, r3
 8007e7e:	1ad3      	subs	r3, r2, r3
 8007e80:	b29b      	uxth	r3, r3
 8007e82:	4619      	mov	r1, r3
 8007e84:	6878      	ldr	r0, [r7, #4]
 8007e86:	f000 f8d3 	bl	8008030 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8007e8a:	e0b5      	b.n	8007ff8 <HAL_UART_IRQHandler+0x5ac>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007e8c:	687b      	ldr	r3, [r7, #4]
 8007e8e:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007e98:	b29b      	uxth	r3, r3
 8007e9a:	1ad3      	subs	r3, r2, r3
 8007e9c:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007ea6:	b29b      	uxth	r3, r3
 8007ea8:	2b00      	cmp	r3, #0
 8007eaa:	f000 80a7 	beq.w	8007ffc <HAL_UART_IRQHandler+0x5b0>
          && (nb_rx_data > 0U))
 8007eae:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8007eb2:	2b00      	cmp	r3, #0
 8007eb4:	f000 80a2 	beq.w	8007ffc <HAL_UART_IRQHandler+0x5b0>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	681b      	ldr	r3, [r3, #0]
 8007ebc:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ebe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007ec0:	e853 3f00 	ldrex	r3, [r3]
 8007ec4:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8007ec6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007ec8:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007ecc:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	681b      	ldr	r3, [r3, #0]
 8007ed4:	461a      	mov	r2, r3
 8007ed6:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8007eda:	647b      	str	r3, [r7, #68]	; 0x44
 8007edc:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ede:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8007ee0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007ee2:	e841 2300 	strex	r3, r2, [r1]
 8007ee6:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8007ee8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007eea:	2b00      	cmp	r3, #0
 8007eec:	d1e4      	bne.n	8007eb8 <HAL_UART_IRQHandler+0x46c>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	681b      	ldr	r3, [r3, #0]
 8007ef2:	3308      	adds	r3, #8
 8007ef4:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ef6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ef8:	e853 3f00 	ldrex	r3, [r3]
 8007efc:	623b      	str	r3, [r7, #32]
   return(result);
 8007efe:	6a3b      	ldr	r3, [r7, #32]
 8007f00:	f023 0301 	bic.w	r3, r3, #1
 8007f04:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	681b      	ldr	r3, [r3, #0]
 8007f0c:	3308      	adds	r3, #8
 8007f0e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8007f12:	633a      	str	r2, [r7, #48]	; 0x30
 8007f14:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f16:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007f18:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007f1a:	e841 2300 	strex	r3, r2, [r1]
 8007f1e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8007f20:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007f22:	2b00      	cmp	r3, #0
 8007f24:	d1e3      	bne.n	8007eee <HAL_UART_IRQHandler+0x4a2>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	2220      	movs	r2, #32
 8007f2a:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	2200      	movs	r2, #0
 8007f30:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	2200      	movs	r2, #0
 8007f36:	665a      	str	r2, [r3, #100]	; 0x64

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	681b      	ldr	r3, [r3, #0]
 8007f3c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f3e:	693b      	ldr	r3, [r7, #16]
 8007f40:	e853 3f00 	ldrex	r3, [r3]
 8007f44:	60fb      	str	r3, [r7, #12]
   return(result);
 8007f46:	68fb      	ldr	r3, [r7, #12]
 8007f48:	f023 0310 	bic.w	r3, r3, #16
 8007f4c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	681b      	ldr	r3, [r3, #0]
 8007f54:	461a      	mov	r2, r3
 8007f56:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8007f5a:	61fb      	str	r3, [r7, #28]
 8007f5c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f5e:	69b9      	ldr	r1, [r7, #24]
 8007f60:	69fa      	ldr	r2, [r7, #28]
 8007f62:	e841 2300 	strex	r3, r2, [r1]
 8007f66:	617b      	str	r3, [r7, #20]
   return(result);
 8007f68:	697b      	ldr	r3, [r7, #20]
 8007f6a:	2b00      	cmp	r3, #0
 8007f6c:	d1e4      	bne.n	8007f38 <HAL_UART_IRQHandler+0x4ec>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007f6e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8007f72:	4619      	mov	r1, r3
 8007f74:	6878      	ldr	r0, [r7, #4]
 8007f76:	f000 f85b 	bl	8008030 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8007f7a:	e03f      	b.n	8007ffc <HAL_UART_IRQHandler+0x5b0>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8007f7c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007f80:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007f84:	2b00      	cmp	r3, #0
 8007f86:	d00e      	beq.n	8007fa6 <HAL_UART_IRQHandler+0x55a>
 8007f88:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007f8c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007f90:	2b00      	cmp	r3, #0
 8007f92:	d008      	beq.n	8007fa6 <HAL_UART_IRQHandler+0x55a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	681b      	ldr	r3, [r3, #0]
 8007f98:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8007f9c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8007f9e:	6878      	ldr	r0, [r7, #4]
 8007fa0:	f000 fe6d 	bl	8008c7e <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007fa4:	e02d      	b.n	8008002 <HAL_UART_IRQHandler+0x5b6>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8007fa6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007faa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007fae:	2b00      	cmp	r3, #0
 8007fb0:	d00e      	beq.n	8007fd0 <HAL_UART_IRQHandler+0x584>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8007fb2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007fb6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007fba:	2b00      	cmp	r3, #0
 8007fbc:	d008      	beq.n	8007fd0 <HAL_UART_IRQHandler+0x584>
  {
    if (huart->TxISR != NULL)
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007fc2:	2b00      	cmp	r3, #0
 8007fc4:	d01c      	beq.n	8008000 <HAL_UART_IRQHandler+0x5b4>
    {
      huart->TxISR(huart);
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007fca:	6878      	ldr	r0, [r7, #4]
 8007fcc:	4798      	blx	r3
    }
    return;
 8007fce:	e017      	b.n	8008000 <HAL_UART_IRQHandler+0x5b4>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8007fd0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007fd4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007fd8:	2b00      	cmp	r3, #0
 8007fda:	d012      	beq.n	8008002 <HAL_UART_IRQHandler+0x5b6>
 8007fdc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007fe0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007fe4:	2b00      	cmp	r3, #0
 8007fe6:	d00c      	beq.n	8008002 <HAL_UART_IRQHandler+0x5b6>
  {
    UART_EndTransmit_IT(huart);
 8007fe8:	6878      	ldr	r0, [r7, #4]
 8007fea:	f000 fcc2 	bl	8008972 <UART_EndTransmit_IT>
    return;
 8007fee:	e008      	b.n	8008002 <HAL_UART_IRQHandler+0x5b6>
      return;
 8007ff0:	bf00      	nop
 8007ff2:	e006      	b.n	8008002 <HAL_UART_IRQHandler+0x5b6>
    return;
 8007ff4:	bf00      	nop
 8007ff6:	e004      	b.n	8008002 <HAL_UART_IRQHandler+0x5b6>
      return;
 8007ff8:	bf00      	nop
 8007ffa:	e002      	b.n	8008002 <HAL_UART_IRQHandler+0x5b6>
      return;
 8007ffc:	bf00      	nop
 8007ffe:	e000      	b.n	8008002 <HAL_UART_IRQHandler+0x5b6>
    return;
 8008000:	bf00      	nop
  }

}
 8008002:	37e8      	adds	r7, #232	; 0xe8
 8008004:	46bd      	mov	sp, r7
 8008006:	bd80      	pop	{r7, pc}

08008008 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008008:	b480      	push	{r7}
 800800a:	b083      	sub	sp, #12
 800800c:	af00      	add	r7, sp, #0
 800800e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8008010:	bf00      	nop
 8008012:	370c      	adds	r7, #12
 8008014:	46bd      	mov	sp, r7
 8008016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800801a:	4770      	bx	lr

0800801c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800801c:	b480      	push	{r7}
 800801e:	b083      	sub	sp, #12
 8008020:	af00      	add	r7, sp, #0
 8008022:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8008024:	bf00      	nop
 8008026:	370c      	adds	r7, #12
 8008028:	46bd      	mov	sp, r7
 800802a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800802e:	4770      	bx	lr

08008030 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8008030:	b480      	push	{r7}
 8008032:	b083      	sub	sp, #12
 8008034:	af00      	add	r7, sp, #0
 8008036:	6078      	str	r0, [r7, #4]
 8008038:	460b      	mov	r3, r1
 800803a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800803c:	bf00      	nop
 800803e:	370c      	adds	r7, #12
 8008040:	46bd      	mov	sp, r7
 8008042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008046:	4770      	bx	lr

08008048 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008048:	b580      	push	{r7, lr}
 800804a:	b088      	sub	sp, #32
 800804c:	af00      	add	r7, sp, #0
 800804e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8008050:	2300      	movs	r3, #0
 8008052:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	689a      	ldr	r2, [r3, #8]
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	691b      	ldr	r3, [r3, #16]
 800805c:	431a      	orrs	r2, r3
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	695b      	ldr	r3, [r3, #20]
 8008062:	431a      	orrs	r2, r3
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	69db      	ldr	r3, [r3, #28]
 8008068:	4313      	orrs	r3, r2
 800806a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	681b      	ldr	r3, [r3, #0]
 8008070:	681b      	ldr	r3, [r3, #0]
 8008072:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8008076:	f023 030c 	bic.w	r3, r3, #12
 800807a:	687a      	ldr	r2, [r7, #4]
 800807c:	6812      	ldr	r2, [r2, #0]
 800807e:	6979      	ldr	r1, [r7, #20]
 8008080:	430b      	orrs	r3, r1
 8008082:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	681b      	ldr	r3, [r3, #0]
 8008088:	685b      	ldr	r3, [r3, #4]
 800808a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	68da      	ldr	r2, [r3, #12]
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	681b      	ldr	r3, [r3, #0]
 8008096:	430a      	orrs	r2, r1
 8008098:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	699b      	ldr	r3, [r3, #24]
 800809e:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	6a1b      	ldr	r3, [r3, #32]
 80080a4:	697a      	ldr	r2, [r7, #20]
 80080a6:	4313      	orrs	r3, r2
 80080a8:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	681b      	ldr	r3, [r3, #0]
 80080ae:	689b      	ldr	r3, [r3, #8]
 80080b0:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	681b      	ldr	r3, [r3, #0]
 80080b8:	697a      	ldr	r2, [r7, #20]
 80080ba:	430a      	orrs	r2, r1
 80080bc:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	681b      	ldr	r3, [r3, #0]
 80080c2:	4aae      	ldr	r2, [pc, #696]	; (800837c <UART_SetConfig+0x334>)
 80080c4:	4293      	cmp	r3, r2
 80080c6:	d120      	bne.n	800810a <UART_SetConfig+0xc2>
 80080c8:	4bad      	ldr	r3, [pc, #692]	; (8008380 <UART_SetConfig+0x338>)
 80080ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80080cc:	f003 0303 	and.w	r3, r3, #3
 80080d0:	2b03      	cmp	r3, #3
 80080d2:	d817      	bhi.n	8008104 <UART_SetConfig+0xbc>
 80080d4:	a201      	add	r2, pc, #4	; (adr r2, 80080dc <UART_SetConfig+0x94>)
 80080d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80080da:	bf00      	nop
 80080dc:	080080ed 	.word	0x080080ed
 80080e0:	080080f9 	.word	0x080080f9
 80080e4:	080080ff 	.word	0x080080ff
 80080e8:	080080f3 	.word	0x080080f3
 80080ec:	2301      	movs	r3, #1
 80080ee:	77fb      	strb	r3, [r7, #31]
 80080f0:	e0b5      	b.n	800825e <UART_SetConfig+0x216>
 80080f2:	2302      	movs	r3, #2
 80080f4:	77fb      	strb	r3, [r7, #31]
 80080f6:	e0b2      	b.n	800825e <UART_SetConfig+0x216>
 80080f8:	2304      	movs	r3, #4
 80080fa:	77fb      	strb	r3, [r7, #31]
 80080fc:	e0af      	b.n	800825e <UART_SetConfig+0x216>
 80080fe:	2308      	movs	r3, #8
 8008100:	77fb      	strb	r3, [r7, #31]
 8008102:	e0ac      	b.n	800825e <UART_SetConfig+0x216>
 8008104:	2310      	movs	r3, #16
 8008106:	77fb      	strb	r3, [r7, #31]
 8008108:	e0a9      	b.n	800825e <UART_SetConfig+0x216>
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	681b      	ldr	r3, [r3, #0]
 800810e:	4a9d      	ldr	r2, [pc, #628]	; (8008384 <UART_SetConfig+0x33c>)
 8008110:	4293      	cmp	r3, r2
 8008112:	d124      	bne.n	800815e <UART_SetConfig+0x116>
 8008114:	4b9a      	ldr	r3, [pc, #616]	; (8008380 <UART_SetConfig+0x338>)
 8008116:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008118:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800811c:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8008120:	d011      	beq.n	8008146 <UART_SetConfig+0xfe>
 8008122:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8008126:	d817      	bhi.n	8008158 <UART_SetConfig+0x110>
 8008128:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800812c:	d011      	beq.n	8008152 <UART_SetConfig+0x10a>
 800812e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8008132:	d811      	bhi.n	8008158 <UART_SetConfig+0x110>
 8008134:	2b00      	cmp	r3, #0
 8008136:	d003      	beq.n	8008140 <UART_SetConfig+0xf8>
 8008138:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800813c:	d006      	beq.n	800814c <UART_SetConfig+0x104>
 800813e:	e00b      	b.n	8008158 <UART_SetConfig+0x110>
 8008140:	2300      	movs	r3, #0
 8008142:	77fb      	strb	r3, [r7, #31]
 8008144:	e08b      	b.n	800825e <UART_SetConfig+0x216>
 8008146:	2302      	movs	r3, #2
 8008148:	77fb      	strb	r3, [r7, #31]
 800814a:	e088      	b.n	800825e <UART_SetConfig+0x216>
 800814c:	2304      	movs	r3, #4
 800814e:	77fb      	strb	r3, [r7, #31]
 8008150:	e085      	b.n	800825e <UART_SetConfig+0x216>
 8008152:	2308      	movs	r3, #8
 8008154:	77fb      	strb	r3, [r7, #31]
 8008156:	e082      	b.n	800825e <UART_SetConfig+0x216>
 8008158:	2310      	movs	r3, #16
 800815a:	77fb      	strb	r3, [r7, #31]
 800815c:	e07f      	b.n	800825e <UART_SetConfig+0x216>
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	681b      	ldr	r3, [r3, #0]
 8008162:	4a89      	ldr	r2, [pc, #548]	; (8008388 <UART_SetConfig+0x340>)
 8008164:	4293      	cmp	r3, r2
 8008166:	d124      	bne.n	80081b2 <UART_SetConfig+0x16a>
 8008168:	4b85      	ldr	r3, [pc, #532]	; (8008380 <UART_SetConfig+0x338>)
 800816a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800816c:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8008170:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8008174:	d011      	beq.n	800819a <UART_SetConfig+0x152>
 8008176:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 800817a:	d817      	bhi.n	80081ac <UART_SetConfig+0x164>
 800817c:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8008180:	d011      	beq.n	80081a6 <UART_SetConfig+0x15e>
 8008182:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8008186:	d811      	bhi.n	80081ac <UART_SetConfig+0x164>
 8008188:	2b00      	cmp	r3, #0
 800818a:	d003      	beq.n	8008194 <UART_SetConfig+0x14c>
 800818c:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8008190:	d006      	beq.n	80081a0 <UART_SetConfig+0x158>
 8008192:	e00b      	b.n	80081ac <UART_SetConfig+0x164>
 8008194:	2300      	movs	r3, #0
 8008196:	77fb      	strb	r3, [r7, #31]
 8008198:	e061      	b.n	800825e <UART_SetConfig+0x216>
 800819a:	2302      	movs	r3, #2
 800819c:	77fb      	strb	r3, [r7, #31]
 800819e:	e05e      	b.n	800825e <UART_SetConfig+0x216>
 80081a0:	2304      	movs	r3, #4
 80081a2:	77fb      	strb	r3, [r7, #31]
 80081a4:	e05b      	b.n	800825e <UART_SetConfig+0x216>
 80081a6:	2308      	movs	r3, #8
 80081a8:	77fb      	strb	r3, [r7, #31]
 80081aa:	e058      	b.n	800825e <UART_SetConfig+0x216>
 80081ac:	2310      	movs	r3, #16
 80081ae:	77fb      	strb	r3, [r7, #31]
 80081b0:	e055      	b.n	800825e <UART_SetConfig+0x216>
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	681b      	ldr	r3, [r3, #0]
 80081b6:	4a75      	ldr	r2, [pc, #468]	; (800838c <UART_SetConfig+0x344>)
 80081b8:	4293      	cmp	r3, r2
 80081ba:	d124      	bne.n	8008206 <UART_SetConfig+0x1be>
 80081bc:	4b70      	ldr	r3, [pc, #448]	; (8008380 <UART_SetConfig+0x338>)
 80081be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80081c0:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 80081c4:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80081c8:	d011      	beq.n	80081ee <UART_SetConfig+0x1a6>
 80081ca:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80081ce:	d817      	bhi.n	8008200 <UART_SetConfig+0x1b8>
 80081d0:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80081d4:	d011      	beq.n	80081fa <UART_SetConfig+0x1b2>
 80081d6:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80081da:	d811      	bhi.n	8008200 <UART_SetConfig+0x1b8>
 80081dc:	2b00      	cmp	r3, #0
 80081de:	d003      	beq.n	80081e8 <UART_SetConfig+0x1a0>
 80081e0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80081e4:	d006      	beq.n	80081f4 <UART_SetConfig+0x1ac>
 80081e6:	e00b      	b.n	8008200 <UART_SetConfig+0x1b8>
 80081e8:	2300      	movs	r3, #0
 80081ea:	77fb      	strb	r3, [r7, #31]
 80081ec:	e037      	b.n	800825e <UART_SetConfig+0x216>
 80081ee:	2302      	movs	r3, #2
 80081f0:	77fb      	strb	r3, [r7, #31]
 80081f2:	e034      	b.n	800825e <UART_SetConfig+0x216>
 80081f4:	2304      	movs	r3, #4
 80081f6:	77fb      	strb	r3, [r7, #31]
 80081f8:	e031      	b.n	800825e <UART_SetConfig+0x216>
 80081fa:	2308      	movs	r3, #8
 80081fc:	77fb      	strb	r3, [r7, #31]
 80081fe:	e02e      	b.n	800825e <UART_SetConfig+0x216>
 8008200:	2310      	movs	r3, #16
 8008202:	77fb      	strb	r3, [r7, #31]
 8008204:	e02b      	b.n	800825e <UART_SetConfig+0x216>
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	681b      	ldr	r3, [r3, #0]
 800820a:	4a61      	ldr	r2, [pc, #388]	; (8008390 <UART_SetConfig+0x348>)
 800820c:	4293      	cmp	r3, r2
 800820e:	d124      	bne.n	800825a <UART_SetConfig+0x212>
 8008210:	4b5b      	ldr	r3, [pc, #364]	; (8008380 <UART_SetConfig+0x338>)
 8008212:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008214:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 8008218:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800821c:	d011      	beq.n	8008242 <UART_SetConfig+0x1fa>
 800821e:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8008222:	d817      	bhi.n	8008254 <UART_SetConfig+0x20c>
 8008224:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8008228:	d011      	beq.n	800824e <UART_SetConfig+0x206>
 800822a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800822e:	d811      	bhi.n	8008254 <UART_SetConfig+0x20c>
 8008230:	2b00      	cmp	r3, #0
 8008232:	d003      	beq.n	800823c <UART_SetConfig+0x1f4>
 8008234:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8008238:	d006      	beq.n	8008248 <UART_SetConfig+0x200>
 800823a:	e00b      	b.n	8008254 <UART_SetConfig+0x20c>
 800823c:	2300      	movs	r3, #0
 800823e:	77fb      	strb	r3, [r7, #31]
 8008240:	e00d      	b.n	800825e <UART_SetConfig+0x216>
 8008242:	2302      	movs	r3, #2
 8008244:	77fb      	strb	r3, [r7, #31]
 8008246:	e00a      	b.n	800825e <UART_SetConfig+0x216>
 8008248:	2304      	movs	r3, #4
 800824a:	77fb      	strb	r3, [r7, #31]
 800824c:	e007      	b.n	800825e <UART_SetConfig+0x216>
 800824e:	2308      	movs	r3, #8
 8008250:	77fb      	strb	r3, [r7, #31]
 8008252:	e004      	b.n	800825e <UART_SetConfig+0x216>
 8008254:	2310      	movs	r3, #16
 8008256:	77fb      	strb	r3, [r7, #31]
 8008258:	e001      	b.n	800825e <UART_SetConfig+0x216>
 800825a:	2310      	movs	r3, #16
 800825c:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	69db      	ldr	r3, [r3, #28]
 8008262:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008266:	d15c      	bne.n	8008322 <UART_SetConfig+0x2da>
  {
    switch (clocksource)
 8008268:	7ffb      	ldrb	r3, [r7, #31]
 800826a:	2b08      	cmp	r3, #8
 800826c:	d827      	bhi.n	80082be <UART_SetConfig+0x276>
 800826e:	a201      	add	r2, pc, #4	; (adr r2, 8008274 <UART_SetConfig+0x22c>)
 8008270:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008274:	08008299 	.word	0x08008299
 8008278:	080082a1 	.word	0x080082a1
 800827c:	080082a9 	.word	0x080082a9
 8008280:	080082bf 	.word	0x080082bf
 8008284:	080082af 	.word	0x080082af
 8008288:	080082bf 	.word	0x080082bf
 800828c:	080082bf 	.word	0x080082bf
 8008290:	080082bf 	.word	0x080082bf
 8008294:	080082b7 	.word	0x080082b7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008298:	f7fd ffc0 	bl	800621c <HAL_RCC_GetPCLK1Freq>
 800829c:	61b8      	str	r0, [r7, #24]
        break;
 800829e:	e013      	b.n	80082c8 <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80082a0:	f7fd ffde 	bl	8006260 <HAL_RCC_GetPCLK2Freq>
 80082a4:	61b8      	str	r0, [r7, #24]
        break;
 80082a6:	e00f      	b.n	80082c8 <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80082a8:	4b3a      	ldr	r3, [pc, #232]	; (8008394 <UART_SetConfig+0x34c>)
 80082aa:	61bb      	str	r3, [r7, #24]
        break;
 80082ac:	e00c      	b.n	80082c8 <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80082ae:	f7fd ff3f 	bl	8006130 <HAL_RCC_GetSysClockFreq>
 80082b2:	61b8      	str	r0, [r7, #24]
        break;
 80082b4:	e008      	b.n	80082c8 <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80082b6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80082ba:	61bb      	str	r3, [r7, #24]
        break;
 80082bc:	e004      	b.n	80082c8 <UART_SetConfig+0x280>
      default:
        pclk = 0U;
 80082be:	2300      	movs	r3, #0
 80082c0:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80082c2:	2301      	movs	r3, #1
 80082c4:	77bb      	strb	r3, [r7, #30]
        break;
 80082c6:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80082c8:	69bb      	ldr	r3, [r7, #24]
 80082ca:	2b00      	cmp	r3, #0
 80082cc:	f000 8085 	beq.w	80083da <UART_SetConfig+0x392>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80082d0:	69bb      	ldr	r3, [r7, #24]
 80082d2:	005a      	lsls	r2, r3, #1
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	685b      	ldr	r3, [r3, #4]
 80082d8:	085b      	lsrs	r3, r3, #1
 80082da:	441a      	add	r2, r3
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	685b      	ldr	r3, [r3, #4]
 80082e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80082e4:	b29b      	uxth	r3, r3
 80082e6:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80082e8:	693b      	ldr	r3, [r7, #16]
 80082ea:	2b0f      	cmp	r3, #15
 80082ec:	d916      	bls.n	800831c <UART_SetConfig+0x2d4>
 80082ee:	693b      	ldr	r3, [r7, #16]
 80082f0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80082f4:	d212      	bcs.n	800831c <UART_SetConfig+0x2d4>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80082f6:	693b      	ldr	r3, [r7, #16]
 80082f8:	b29b      	uxth	r3, r3
 80082fa:	f023 030f 	bic.w	r3, r3, #15
 80082fe:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008300:	693b      	ldr	r3, [r7, #16]
 8008302:	085b      	lsrs	r3, r3, #1
 8008304:	b29b      	uxth	r3, r3
 8008306:	f003 0307 	and.w	r3, r3, #7
 800830a:	b29a      	uxth	r2, r3
 800830c:	89fb      	ldrh	r3, [r7, #14]
 800830e:	4313      	orrs	r3, r2
 8008310:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	681b      	ldr	r3, [r3, #0]
 8008316:	89fa      	ldrh	r2, [r7, #14]
 8008318:	60da      	str	r2, [r3, #12]
 800831a:	e05e      	b.n	80083da <UART_SetConfig+0x392>
      }
      else
      {
        ret = HAL_ERROR;
 800831c:	2301      	movs	r3, #1
 800831e:	77bb      	strb	r3, [r7, #30]
 8008320:	e05b      	b.n	80083da <UART_SetConfig+0x392>
      }
    }
  }
  else
  {
    switch (clocksource)
 8008322:	7ffb      	ldrb	r3, [r7, #31]
 8008324:	2b08      	cmp	r3, #8
 8008326:	d837      	bhi.n	8008398 <UART_SetConfig+0x350>
 8008328:	a201      	add	r2, pc, #4	; (adr r2, 8008330 <UART_SetConfig+0x2e8>)
 800832a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800832e:	bf00      	nop
 8008330:	08008355 	.word	0x08008355
 8008334:	0800835d 	.word	0x0800835d
 8008338:	08008365 	.word	0x08008365
 800833c:	08008399 	.word	0x08008399
 8008340:	0800836b 	.word	0x0800836b
 8008344:	08008399 	.word	0x08008399
 8008348:	08008399 	.word	0x08008399
 800834c:	08008399 	.word	0x08008399
 8008350:	08008373 	.word	0x08008373
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008354:	f7fd ff62 	bl	800621c <HAL_RCC_GetPCLK1Freq>
 8008358:	61b8      	str	r0, [r7, #24]
        break;
 800835a:	e022      	b.n	80083a2 <UART_SetConfig+0x35a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800835c:	f7fd ff80 	bl	8006260 <HAL_RCC_GetPCLK2Freq>
 8008360:	61b8      	str	r0, [r7, #24]
        break;
 8008362:	e01e      	b.n	80083a2 <UART_SetConfig+0x35a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008364:	4b0b      	ldr	r3, [pc, #44]	; (8008394 <UART_SetConfig+0x34c>)
 8008366:	61bb      	str	r3, [r7, #24]
        break;
 8008368:	e01b      	b.n	80083a2 <UART_SetConfig+0x35a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800836a:	f7fd fee1 	bl	8006130 <HAL_RCC_GetSysClockFreq>
 800836e:	61b8      	str	r0, [r7, #24]
        break;
 8008370:	e017      	b.n	80083a2 <UART_SetConfig+0x35a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008372:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008376:	61bb      	str	r3, [r7, #24]
        break;
 8008378:	e013      	b.n	80083a2 <UART_SetConfig+0x35a>
 800837a:	bf00      	nop
 800837c:	40013800 	.word	0x40013800
 8008380:	40021000 	.word	0x40021000
 8008384:	40004400 	.word	0x40004400
 8008388:	40004800 	.word	0x40004800
 800838c:	40004c00 	.word	0x40004c00
 8008390:	40005000 	.word	0x40005000
 8008394:	007a1200 	.word	0x007a1200
      default:
        pclk = 0U;
 8008398:	2300      	movs	r3, #0
 800839a:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800839c:	2301      	movs	r3, #1
 800839e:	77bb      	strb	r3, [r7, #30]
        break;
 80083a0:	bf00      	nop
    }

    if (pclk != 0U)
 80083a2:	69bb      	ldr	r3, [r7, #24]
 80083a4:	2b00      	cmp	r3, #0
 80083a6:	d018      	beq.n	80083da <UART_SetConfig+0x392>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	685b      	ldr	r3, [r3, #4]
 80083ac:	085a      	lsrs	r2, r3, #1
 80083ae:	69bb      	ldr	r3, [r7, #24]
 80083b0:	441a      	add	r2, r3
 80083b2:	687b      	ldr	r3, [r7, #4]
 80083b4:	685b      	ldr	r3, [r3, #4]
 80083b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80083ba:	b29b      	uxth	r3, r3
 80083bc:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80083be:	693b      	ldr	r3, [r7, #16]
 80083c0:	2b0f      	cmp	r3, #15
 80083c2:	d908      	bls.n	80083d6 <UART_SetConfig+0x38e>
 80083c4:	693b      	ldr	r3, [r7, #16]
 80083c6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80083ca:	d204      	bcs.n	80083d6 <UART_SetConfig+0x38e>
      {
        huart->Instance->BRR = usartdiv;
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	681b      	ldr	r3, [r3, #0]
 80083d0:	693a      	ldr	r2, [r7, #16]
 80083d2:	60da      	str	r2, [r3, #12]
 80083d4:	e001      	b.n	80083da <UART_SetConfig+0x392>
      }
      else
      {
        ret = HAL_ERROR;
 80083d6:	2301      	movs	r3, #1
 80083d8:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80083da:	687b      	ldr	r3, [r7, #4]
 80083dc:	2200      	movs	r2, #0
 80083de:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	2200      	movs	r2, #0
 80083e4:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 80083e6:	7fbb      	ldrb	r3, [r7, #30]
}
 80083e8:	4618      	mov	r0, r3
 80083ea:	3720      	adds	r7, #32
 80083ec:	46bd      	mov	sp, r7
 80083ee:	bd80      	pop	{r7, pc}

080083f0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80083f0:	b480      	push	{r7}
 80083f2:	b083      	sub	sp, #12
 80083f4:	af00      	add	r7, sp, #0
 80083f6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80083fc:	f003 0301 	and.w	r3, r3, #1
 8008400:	2b00      	cmp	r3, #0
 8008402:	d00a      	beq.n	800841a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	681b      	ldr	r3, [r3, #0]
 8008408:	685b      	ldr	r3, [r3, #4]
 800840a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	681b      	ldr	r3, [r3, #0]
 8008416:	430a      	orrs	r2, r1
 8008418:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800841e:	f003 0302 	and.w	r3, r3, #2
 8008422:	2b00      	cmp	r3, #0
 8008424:	d00a      	beq.n	800843c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	681b      	ldr	r3, [r3, #0]
 800842a:	685b      	ldr	r3, [r3, #4]
 800842c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	681b      	ldr	r3, [r3, #0]
 8008438:	430a      	orrs	r2, r1
 800843a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008440:	f003 0304 	and.w	r3, r3, #4
 8008444:	2b00      	cmp	r3, #0
 8008446:	d00a      	beq.n	800845e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	681b      	ldr	r3, [r3, #0]
 800844c:	685b      	ldr	r3, [r3, #4]
 800844e:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	681b      	ldr	r3, [r3, #0]
 800845a:	430a      	orrs	r2, r1
 800845c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008462:	f003 0308 	and.w	r3, r3, #8
 8008466:	2b00      	cmp	r3, #0
 8008468:	d00a      	beq.n	8008480 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	681b      	ldr	r3, [r3, #0]
 800846e:	685b      	ldr	r3, [r3, #4]
 8008470:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	681b      	ldr	r3, [r3, #0]
 800847c:	430a      	orrs	r2, r1
 800847e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008484:	f003 0310 	and.w	r3, r3, #16
 8008488:	2b00      	cmp	r3, #0
 800848a:	d00a      	beq.n	80084a2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	681b      	ldr	r3, [r3, #0]
 8008490:	689b      	ldr	r3, [r3, #8]
 8008492:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	681b      	ldr	r3, [r3, #0]
 800849e:	430a      	orrs	r2, r1
 80084a0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80084a6:	f003 0320 	and.w	r3, r3, #32
 80084aa:	2b00      	cmp	r3, #0
 80084ac:	d00a      	beq.n	80084c4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	681b      	ldr	r3, [r3, #0]
 80084b2:	689b      	ldr	r3, [r3, #8]
 80084b4:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	681b      	ldr	r3, [r3, #0]
 80084c0:	430a      	orrs	r2, r1
 80084c2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80084c8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80084cc:	2b00      	cmp	r3, #0
 80084ce:	d01a      	beq.n	8008506 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	681b      	ldr	r3, [r3, #0]
 80084d4:	685b      	ldr	r3, [r3, #4]
 80084d6:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	681b      	ldr	r3, [r3, #0]
 80084e2:	430a      	orrs	r2, r1
 80084e4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80084ea:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80084ee:	d10a      	bne.n	8008506 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	681b      	ldr	r3, [r3, #0]
 80084f4:	685b      	ldr	r3, [r3, #4]
 80084f6:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	681b      	ldr	r3, [r3, #0]
 8008502:	430a      	orrs	r2, r1
 8008504:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800850a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800850e:	2b00      	cmp	r3, #0
 8008510:	d00a      	beq.n	8008528 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	681b      	ldr	r3, [r3, #0]
 8008516:	685b      	ldr	r3, [r3, #4]
 8008518:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	681b      	ldr	r3, [r3, #0]
 8008524:	430a      	orrs	r2, r1
 8008526:	605a      	str	r2, [r3, #4]
  }
}
 8008528:	bf00      	nop
 800852a:	370c      	adds	r7, #12
 800852c:	46bd      	mov	sp, r7
 800852e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008532:	4770      	bx	lr

08008534 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008534:	b580      	push	{r7, lr}
 8008536:	b086      	sub	sp, #24
 8008538:	af02      	add	r7, sp, #8
 800853a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	2200      	movs	r2, #0
 8008540:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008544:	f7fb fb80 	bl	8003c48 <HAL_GetTick>
 8008548:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	681b      	ldr	r3, [r3, #0]
 800854e:	681b      	ldr	r3, [r3, #0]
 8008550:	f003 0308 	and.w	r3, r3, #8
 8008554:	2b08      	cmp	r3, #8
 8008556:	d10e      	bne.n	8008576 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008558:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800855c:	9300      	str	r3, [sp, #0]
 800855e:	68fb      	ldr	r3, [r7, #12]
 8008560:	2200      	movs	r2, #0
 8008562:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8008566:	6878      	ldr	r0, [r7, #4]
 8008568:	f000 f82d 	bl	80085c6 <UART_WaitOnFlagUntilTimeout>
 800856c:	4603      	mov	r3, r0
 800856e:	2b00      	cmp	r3, #0
 8008570:	d001      	beq.n	8008576 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008572:	2303      	movs	r3, #3
 8008574:	e023      	b.n	80085be <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	681b      	ldr	r3, [r3, #0]
 800857a:	681b      	ldr	r3, [r3, #0]
 800857c:	f003 0304 	and.w	r3, r3, #4
 8008580:	2b04      	cmp	r3, #4
 8008582:	d10e      	bne.n	80085a2 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008584:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8008588:	9300      	str	r3, [sp, #0]
 800858a:	68fb      	ldr	r3, [r7, #12]
 800858c:	2200      	movs	r2, #0
 800858e:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8008592:	6878      	ldr	r0, [r7, #4]
 8008594:	f000 f817 	bl	80085c6 <UART_WaitOnFlagUntilTimeout>
 8008598:	4603      	mov	r3, r0
 800859a:	2b00      	cmp	r3, #0
 800859c:	d001      	beq.n	80085a2 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800859e:	2303      	movs	r3, #3
 80085a0:	e00d      	b.n	80085be <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	2220      	movs	r2, #32
 80085a6:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	2220      	movs	r2, #32
 80085ac:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	2200      	movs	r2, #0
 80085b2:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	2200      	movs	r2, #0
 80085b8:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 80085bc:	2300      	movs	r3, #0
}
 80085be:	4618      	mov	r0, r3
 80085c0:	3710      	adds	r7, #16
 80085c2:	46bd      	mov	sp, r7
 80085c4:	bd80      	pop	{r7, pc}

080085c6 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80085c6:	b580      	push	{r7, lr}
 80085c8:	b09c      	sub	sp, #112	; 0x70
 80085ca:	af00      	add	r7, sp, #0
 80085cc:	60f8      	str	r0, [r7, #12]
 80085ce:	60b9      	str	r1, [r7, #8]
 80085d0:	603b      	str	r3, [r7, #0]
 80085d2:	4613      	mov	r3, r2
 80085d4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80085d6:	e0a5      	b.n	8008724 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80085d8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80085da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80085de:	f000 80a1 	beq.w	8008724 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80085e2:	f7fb fb31 	bl	8003c48 <HAL_GetTick>
 80085e6:	4602      	mov	r2, r0
 80085e8:	683b      	ldr	r3, [r7, #0]
 80085ea:	1ad3      	subs	r3, r2, r3
 80085ec:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80085ee:	429a      	cmp	r2, r3
 80085f0:	d302      	bcc.n	80085f8 <UART_WaitOnFlagUntilTimeout+0x32>
 80085f2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80085f4:	2b00      	cmp	r3, #0
 80085f6:	d13e      	bne.n	8008676 <UART_WaitOnFlagUntilTimeout+0xb0>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80085f8:	68fb      	ldr	r3, [r7, #12]
 80085fa:	681b      	ldr	r3, [r3, #0]
 80085fc:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085fe:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008600:	e853 3f00 	ldrex	r3, [r3]
 8008604:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8008606:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008608:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800860c:	667b      	str	r3, [r7, #100]	; 0x64
 800860e:	68fb      	ldr	r3, [r7, #12]
 8008610:	681b      	ldr	r3, [r3, #0]
 8008612:	461a      	mov	r2, r3
 8008614:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008616:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008618:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800861a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800861c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800861e:	e841 2300 	strex	r3, r2, [r1]
 8008622:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8008624:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008626:	2b00      	cmp	r3, #0
 8008628:	d1e6      	bne.n	80085f8 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800862a:	68fb      	ldr	r3, [r7, #12]
 800862c:	681b      	ldr	r3, [r3, #0]
 800862e:	3308      	adds	r3, #8
 8008630:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008632:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008634:	e853 3f00 	ldrex	r3, [r3]
 8008638:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800863a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800863c:	f023 0301 	bic.w	r3, r3, #1
 8008640:	663b      	str	r3, [r7, #96]	; 0x60
 8008642:	68fb      	ldr	r3, [r7, #12]
 8008644:	681b      	ldr	r3, [r3, #0]
 8008646:	3308      	adds	r3, #8
 8008648:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800864a:	64ba      	str	r2, [r7, #72]	; 0x48
 800864c:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800864e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8008650:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008652:	e841 2300 	strex	r3, r2, [r1]
 8008656:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8008658:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800865a:	2b00      	cmp	r3, #0
 800865c:	d1e5      	bne.n	800862a <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800865e:	68fb      	ldr	r3, [r7, #12]
 8008660:	2220      	movs	r2, #32
 8008662:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8008664:	68fb      	ldr	r3, [r7, #12]
 8008666:	2220      	movs	r2, #32
 8008668:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 800866a:	68fb      	ldr	r3, [r7, #12]
 800866c:	2200      	movs	r2, #0
 800866e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8008672:	2303      	movs	r3, #3
 8008674:	e067      	b.n	8008746 <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8008676:	68fb      	ldr	r3, [r7, #12]
 8008678:	681b      	ldr	r3, [r3, #0]
 800867a:	681b      	ldr	r3, [r3, #0]
 800867c:	f003 0304 	and.w	r3, r3, #4
 8008680:	2b00      	cmp	r3, #0
 8008682:	d04f      	beq.n	8008724 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008684:	68fb      	ldr	r3, [r7, #12]
 8008686:	681b      	ldr	r3, [r3, #0]
 8008688:	69db      	ldr	r3, [r3, #28]
 800868a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800868e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008692:	d147      	bne.n	8008724 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008694:	68fb      	ldr	r3, [r7, #12]
 8008696:	681b      	ldr	r3, [r3, #0]
 8008698:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800869c:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800869e:	68fb      	ldr	r3, [r7, #12]
 80086a0:	681b      	ldr	r3, [r3, #0]
 80086a2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80086a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80086a6:	e853 3f00 	ldrex	r3, [r3]
 80086aa:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80086ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80086ae:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80086b2:	66fb      	str	r3, [r7, #108]	; 0x6c
 80086b4:	68fb      	ldr	r3, [r7, #12]
 80086b6:	681b      	ldr	r3, [r3, #0]
 80086b8:	461a      	mov	r2, r3
 80086ba:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80086bc:	637b      	str	r3, [r7, #52]	; 0x34
 80086be:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80086c0:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80086c2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80086c4:	e841 2300 	strex	r3, r2, [r1]
 80086c8:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80086ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80086cc:	2b00      	cmp	r3, #0
 80086ce:	d1e6      	bne.n	800869e <UART_WaitOnFlagUntilTimeout+0xd8>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80086d0:	68fb      	ldr	r3, [r7, #12]
 80086d2:	681b      	ldr	r3, [r3, #0]
 80086d4:	3308      	adds	r3, #8
 80086d6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80086d8:	697b      	ldr	r3, [r7, #20]
 80086da:	e853 3f00 	ldrex	r3, [r3]
 80086de:	613b      	str	r3, [r7, #16]
   return(result);
 80086e0:	693b      	ldr	r3, [r7, #16]
 80086e2:	f023 0301 	bic.w	r3, r3, #1
 80086e6:	66bb      	str	r3, [r7, #104]	; 0x68
 80086e8:	68fb      	ldr	r3, [r7, #12]
 80086ea:	681b      	ldr	r3, [r3, #0]
 80086ec:	3308      	adds	r3, #8
 80086ee:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80086f0:	623a      	str	r2, [r7, #32]
 80086f2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80086f4:	69f9      	ldr	r1, [r7, #28]
 80086f6:	6a3a      	ldr	r2, [r7, #32]
 80086f8:	e841 2300 	strex	r3, r2, [r1]
 80086fc:	61bb      	str	r3, [r7, #24]
   return(result);
 80086fe:	69bb      	ldr	r3, [r7, #24]
 8008700:	2b00      	cmp	r3, #0
 8008702:	d1e5      	bne.n	80086d0 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 8008704:	68fb      	ldr	r3, [r7, #12]
 8008706:	2220      	movs	r2, #32
 8008708:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 800870a:	68fb      	ldr	r3, [r7, #12]
 800870c:	2220      	movs	r2, #32
 800870e:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008710:	68fb      	ldr	r3, [r7, #12]
 8008712:	2220      	movs	r2, #32
 8008714:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008718:	68fb      	ldr	r3, [r7, #12]
 800871a:	2200      	movs	r2, #0
 800871c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8008720:	2303      	movs	r3, #3
 8008722:	e010      	b.n	8008746 <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008724:	68fb      	ldr	r3, [r7, #12]
 8008726:	681b      	ldr	r3, [r3, #0]
 8008728:	69da      	ldr	r2, [r3, #28]
 800872a:	68bb      	ldr	r3, [r7, #8]
 800872c:	4013      	ands	r3, r2
 800872e:	68ba      	ldr	r2, [r7, #8]
 8008730:	429a      	cmp	r2, r3
 8008732:	bf0c      	ite	eq
 8008734:	2301      	moveq	r3, #1
 8008736:	2300      	movne	r3, #0
 8008738:	b2db      	uxtb	r3, r3
 800873a:	461a      	mov	r2, r3
 800873c:	79fb      	ldrb	r3, [r7, #7]
 800873e:	429a      	cmp	r2, r3
 8008740:	f43f af4a 	beq.w	80085d8 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008744:	2300      	movs	r3, #0
}
 8008746:	4618      	mov	r0, r3
 8008748:	3770      	adds	r7, #112	; 0x70
 800874a:	46bd      	mov	sp, r7
 800874c:	bd80      	pop	{r7, pc}
	...

08008750 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008750:	b480      	push	{r7}
 8008752:	b091      	sub	sp, #68	; 0x44
 8008754:	af00      	add	r7, sp, #0
 8008756:	60f8      	str	r0, [r7, #12]
 8008758:	60b9      	str	r1, [r7, #8]
 800875a:	4613      	mov	r3, r2
 800875c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800875e:	68fb      	ldr	r3, [r7, #12]
 8008760:	68ba      	ldr	r2, [r7, #8]
 8008762:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 8008764:	68fb      	ldr	r3, [r7, #12]
 8008766:	88fa      	ldrh	r2, [r7, #6]
 8008768:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 800876c:	68fb      	ldr	r3, [r7, #12]
 800876e:	88fa      	ldrh	r2, [r7, #6]
 8008770:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 8008774:	68fb      	ldr	r3, [r7, #12]
 8008776:	2200      	movs	r2, #0
 8008778:	665a      	str	r2, [r3, #100]	; 0x64

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800877a:	68fb      	ldr	r3, [r7, #12]
 800877c:	689b      	ldr	r3, [r3, #8]
 800877e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008782:	d10e      	bne.n	80087a2 <UART_Start_Receive_IT+0x52>
 8008784:	68fb      	ldr	r3, [r7, #12]
 8008786:	691b      	ldr	r3, [r3, #16]
 8008788:	2b00      	cmp	r3, #0
 800878a:	d105      	bne.n	8008798 <UART_Start_Receive_IT+0x48>
 800878c:	68fb      	ldr	r3, [r7, #12]
 800878e:	f240 12ff 	movw	r2, #511	; 0x1ff
 8008792:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8008796:	e01a      	b.n	80087ce <UART_Start_Receive_IT+0x7e>
 8008798:	68fb      	ldr	r3, [r7, #12]
 800879a:	22ff      	movs	r2, #255	; 0xff
 800879c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80087a0:	e015      	b.n	80087ce <UART_Start_Receive_IT+0x7e>
 80087a2:	68fb      	ldr	r3, [r7, #12]
 80087a4:	689b      	ldr	r3, [r3, #8]
 80087a6:	2b00      	cmp	r3, #0
 80087a8:	d10d      	bne.n	80087c6 <UART_Start_Receive_IT+0x76>
 80087aa:	68fb      	ldr	r3, [r7, #12]
 80087ac:	691b      	ldr	r3, [r3, #16]
 80087ae:	2b00      	cmp	r3, #0
 80087b0:	d104      	bne.n	80087bc <UART_Start_Receive_IT+0x6c>
 80087b2:	68fb      	ldr	r3, [r7, #12]
 80087b4:	22ff      	movs	r2, #255	; 0xff
 80087b6:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80087ba:	e008      	b.n	80087ce <UART_Start_Receive_IT+0x7e>
 80087bc:	68fb      	ldr	r3, [r7, #12]
 80087be:	227f      	movs	r2, #127	; 0x7f
 80087c0:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80087c4:	e003      	b.n	80087ce <UART_Start_Receive_IT+0x7e>
 80087c6:	68fb      	ldr	r3, [r7, #12]
 80087c8:	2200      	movs	r2, #0
 80087ca:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80087ce:	68fb      	ldr	r3, [r7, #12]
 80087d0:	2200      	movs	r2, #0
 80087d2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80087d6:	68fb      	ldr	r3, [r7, #12]
 80087d8:	2222      	movs	r2, #34	; 0x22
 80087da:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80087dc:	68fb      	ldr	r3, [r7, #12]
 80087de:	681b      	ldr	r3, [r3, #0]
 80087e0:	3308      	adds	r3, #8
 80087e2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80087e6:	e853 3f00 	ldrex	r3, [r3]
 80087ea:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80087ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80087ee:	f043 0301 	orr.w	r3, r3, #1
 80087f2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80087f4:	68fb      	ldr	r3, [r7, #12]
 80087f6:	681b      	ldr	r3, [r3, #0]
 80087f8:	3308      	adds	r3, #8
 80087fa:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80087fc:	637a      	str	r2, [r7, #52]	; 0x34
 80087fe:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008800:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8008802:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008804:	e841 2300 	strex	r3, r2, [r1]
 8008808:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800880a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800880c:	2b00      	cmp	r3, #0
 800880e:	d1e5      	bne.n	80087dc <UART_Start_Receive_IT+0x8c>

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008810:	68fb      	ldr	r3, [r7, #12]
 8008812:	689b      	ldr	r3, [r3, #8]
 8008814:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008818:	d107      	bne.n	800882a <UART_Start_Receive_IT+0xda>
 800881a:	68fb      	ldr	r3, [r7, #12]
 800881c:	691b      	ldr	r3, [r3, #16]
 800881e:	2b00      	cmp	r3, #0
 8008820:	d103      	bne.n	800882a <UART_Start_Receive_IT+0xda>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8008822:	68fb      	ldr	r3, [r7, #12]
 8008824:	4a14      	ldr	r2, [pc, #80]	; (8008878 <UART_Start_Receive_IT+0x128>)
 8008826:	665a      	str	r2, [r3, #100]	; 0x64
 8008828:	e002      	b.n	8008830 <UART_Start_Receive_IT+0xe0>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 800882a:	68fb      	ldr	r3, [r7, #12]
 800882c:	4a13      	ldr	r2, [pc, #76]	; (800887c <UART_Start_Receive_IT+0x12c>)
 800882e:	665a      	str	r2, [r3, #100]	; 0x64
  }

  __HAL_UNLOCK(huart);
 8008830:	68fb      	ldr	r3, [r7, #12]
 8008832:	2200      	movs	r2, #0
 8008834:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8008838:	68fb      	ldr	r3, [r7, #12]
 800883a:	681b      	ldr	r3, [r3, #0]
 800883c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800883e:	697b      	ldr	r3, [r7, #20]
 8008840:	e853 3f00 	ldrex	r3, [r3]
 8008844:	613b      	str	r3, [r7, #16]
   return(result);
 8008846:	693b      	ldr	r3, [r7, #16]
 8008848:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 800884c:	63bb      	str	r3, [r7, #56]	; 0x38
 800884e:	68fb      	ldr	r3, [r7, #12]
 8008850:	681b      	ldr	r3, [r3, #0]
 8008852:	461a      	mov	r2, r3
 8008854:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008856:	623b      	str	r3, [r7, #32]
 8008858:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800885a:	69f9      	ldr	r1, [r7, #28]
 800885c:	6a3a      	ldr	r2, [r7, #32]
 800885e:	e841 2300 	strex	r3, r2, [r1]
 8008862:	61bb      	str	r3, [r7, #24]
   return(result);
 8008864:	69bb      	ldr	r3, [r7, #24]
 8008866:	2b00      	cmp	r3, #0
 8008868:	d1e6      	bne.n	8008838 <UART_Start_Receive_IT+0xe8>
  return HAL_OK;
 800886a:	2300      	movs	r3, #0
}
 800886c:	4618      	mov	r0, r3
 800886e:	3744      	adds	r7, #68	; 0x44
 8008870:	46bd      	mov	sp, r7
 8008872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008876:	4770      	bx	lr
 8008878:	08008b23 	.word	0x08008b23
 800887c:	080089c7 	.word	0x080089c7

08008880 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008880:	b480      	push	{r7}
 8008882:	b095      	sub	sp, #84	; 0x54
 8008884:	af00      	add	r7, sp, #0
 8008886:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008888:	687b      	ldr	r3, [r7, #4]
 800888a:	681b      	ldr	r3, [r3, #0]
 800888c:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800888e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008890:	e853 3f00 	ldrex	r3, [r3]
 8008894:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8008896:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008898:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800889c:	64fb      	str	r3, [r7, #76]	; 0x4c
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	681b      	ldr	r3, [r3, #0]
 80088a2:	461a      	mov	r2, r3
 80088a4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80088a6:	643b      	str	r3, [r7, #64]	; 0x40
 80088a8:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80088aa:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80088ac:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80088ae:	e841 2300 	strex	r3, r2, [r1]
 80088b2:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80088b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80088b6:	2b00      	cmp	r3, #0
 80088b8:	d1e6      	bne.n	8008888 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	681b      	ldr	r3, [r3, #0]
 80088be:	3308      	adds	r3, #8
 80088c0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80088c2:	6a3b      	ldr	r3, [r7, #32]
 80088c4:	e853 3f00 	ldrex	r3, [r3]
 80088c8:	61fb      	str	r3, [r7, #28]
   return(result);
 80088ca:	69fb      	ldr	r3, [r7, #28]
 80088cc:	f023 0301 	bic.w	r3, r3, #1
 80088d0:	64bb      	str	r3, [r7, #72]	; 0x48
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	681b      	ldr	r3, [r3, #0]
 80088d6:	3308      	adds	r3, #8
 80088d8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80088da:	62fa      	str	r2, [r7, #44]	; 0x2c
 80088dc:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80088de:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80088e0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80088e2:	e841 2300 	strex	r3, r2, [r1]
 80088e6:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80088e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088ea:	2b00      	cmp	r3, #0
 80088ec:	d1e5      	bne.n	80088ba <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80088f2:	2b01      	cmp	r3, #1
 80088f4:	d118      	bne.n	8008928 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80088f6:	687b      	ldr	r3, [r7, #4]
 80088f8:	681b      	ldr	r3, [r3, #0]
 80088fa:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80088fc:	68fb      	ldr	r3, [r7, #12]
 80088fe:	e853 3f00 	ldrex	r3, [r3]
 8008902:	60bb      	str	r3, [r7, #8]
   return(result);
 8008904:	68bb      	ldr	r3, [r7, #8]
 8008906:	f023 0310 	bic.w	r3, r3, #16
 800890a:	647b      	str	r3, [r7, #68]	; 0x44
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	681b      	ldr	r3, [r3, #0]
 8008910:	461a      	mov	r2, r3
 8008912:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008914:	61bb      	str	r3, [r7, #24]
 8008916:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008918:	6979      	ldr	r1, [r7, #20]
 800891a:	69ba      	ldr	r2, [r7, #24]
 800891c:	e841 2300 	strex	r3, r2, [r1]
 8008920:	613b      	str	r3, [r7, #16]
   return(result);
 8008922:	693b      	ldr	r3, [r7, #16]
 8008924:	2b00      	cmp	r3, #0
 8008926:	d1e6      	bne.n	80088f6 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	2220      	movs	r2, #32
 800892c:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	2200      	movs	r2, #0
 8008932:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	2200      	movs	r2, #0
 8008938:	665a      	str	r2, [r3, #100]	; 0x64
}
 800893a:	bf00      	nop
 800893c:	3754      	adds	r7, #84	; 0x54
 800893e:	46bd      	mov	sp, r7
 8008940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008944:	4770      	bx	lr

08008946 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008946:	b580      	push	{r7, lr}
 8008948:	b084      	sub	sp, #16
 800894a:	af00      	add	r7, sp, #0
 800894c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008952:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8008954:	68fb      	ldr	r3, [r7, #12]
 8008956:	2200      	movs	r2, #0
 8008958:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 800895c:	68fb      	ldr	r3, [r7, #12]
 800895e:	2200      	movs	r2, #0
 8008960:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008964:	68f8      	ldr	r0, [r7, #12]
 8008966:	f7ff fb59 	bl	800801c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800896a:	bf00      	nop
 800896c:	3710      	adds	r7, #16
 800896e:	46bd      	mov	sp, r7
 8008970:	bd80      	pop	{r7, pc}

08008972 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008972:	b580      	push	{r7, lr}
 8008974:	b088      	sub	sp, #32
 8008976:	af00      	add	r7, sp, #0
 8008978:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	681b      	ldr	r3, [r3, #0]
 800897e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008980:	68fb      	ldr	r3, [r7, #12]
 8008982:	e853 3f00 	ldrex	r3, [r3]
 8008986:	60bb      	str	r3, [r7, #8]
   return(result);
 8008988:	68bb      	ldr	r3, [r7, #8]
 800898a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800898e:	61fb      	str	r3, [r7, #28]
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	681b      	ldr	r3, [r3, #0]
 8008994:	461a      	mov	r2, r3
 8008996:	69fb      	ldr	r3, [r7, #28]
 8008998:	61bb      	str	r3, [r7, #24]
 800899a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800899c:	6979      	ldr	r1, [r7, #20]
 800899e:	69ba      	ldr	r2, [r7, #24]
 80089a0:	e841 2300 	strex	r3, r2, [r1]
 80089a4:	613b      	str	r3, [r7, #16]
   return(result);
 80089a6:	693b      	ldr	r3, [r7, #16]
 80089a8:	2b00      	cmp	r3, #0
 80089aa:	d1e6      	bne.n	800897a <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	2220      	movs	r2, #32
 80089b0:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	2200      	movs	r2, #0
 80089b6:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80089b8:	6878      	ldr	r0, [r7, #4]
 80089ba:	f7ff fb25 	bl	8008008 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80089be:	bf00      	nop
 80089c0:	3720      	adds	r7, #32
 80089c2:	46bd      	mov	sp, r7
 80089c4:	bd80      	pop	{r7, pc}

080089c6 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 80089c6:	b580      	push	{r7, lr}
 80089c8:	b096      	sub	sp, #88	; 0x58
 80089ca:	af00      	add	r7, sp, #0
 80089cc:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 80089ce:	687b      	ldr	r3, [r7, #4]
 80089d0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80089d4:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80089d8:	687b      	ldr	r3, [r7, #4]
 80089da:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80089dc:	2b22      	cmp	r3, #34	; 0x22
 80089de:	f040 8094 	bne.w	8008b0a <UART_RxISR_8BIT+0x144>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	681b      	ldr	r3, [r3, #0]
 80089e6:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80089e8:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80089ec:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 80089f0:	b2d9      	uxtb	r1, r3
 80089f2:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 80089f6:	b2da      	uxtb	r2, r3
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80089fc:	400a      	ands	r2, r1
 80089fe:	b2d2      	uxtb	r2, r2
 8008a00:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008a06:	1c5a      	adds	r2, r3, #1
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8008a0c:	687b      	ldr	r3, [r7, #4]
 8008a0e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8008a12:	b29b      	uxth	r3, r3
 8008a14:	3b01      	subs	r3, #1
 8008a16:	b29a      	uxth	r2, r3
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8008a1e:	687b      	ldr	r3, [r7, #4]
 8008a20:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8008a24:	b29b      	uxth	r3, r3
 8008a26:	2b00      	cmp	r3, #0
 8008a28:	d177      	bne.n	8008b1a <UART_RxISR_8BIT+0x154>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	681b      	ldr	r3, [r3, #0]
 8008a2e:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a30:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008a32:	e853 3f00 	ldrex	r3, [r3]
 8008a36:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8008a38:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008a3a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008a3e:	653b      	str	r3, [r7, #80]	; 0x50
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	681b      	ldr	r3, [r3, #0]
 8008a44:	461a      	mov	r2, r3
 8008a46:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008a48:	647b      	str	r3, [r7, #68]	; 0x44
 8008a4a:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a4c:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8008a4e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008a50:	e841 2300 	strex	r3, r2, [r1]
 8008a54:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8008a56:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008a58:	2b00      	cmp	r3, #0
 8008a5a:	d1e6      	bne.n	8008a2a <UART_RxISR_8BIT+0x64>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	681b      	ldr	r3, [r3, #0]
 8008a60:	3308      	adds	r3, #8
 8008a62:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a66:	e853 3f00 	ldrex	r3, [r3]
 8008a6a:	623b      	str	r3, [r7, #32]
   return(result);
 8008a6c:	6a3b      	ldr	r3, [r7, #32]
 8008a6e:	f023 0301 	bic.w	r3, r3, #1
 8008a72:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	681b      	ldr	r3, [r3, #0]
 8008a78:	3308      	adds	r3, #8
 8008a7a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8008a7c:	633a      	str	r2, [r7, #48]	; 0x30
 8008a7e:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a80:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008a82:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008a84:	e841 2300 	strex	r3, r2, [r1]
 8008a88:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8008a8a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008a8c:	2b00      	cmp	r3, #0
 8008a8e:	d1e5      	bne.n	8008a5c <UART_RxISR_8BIT+0x96>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008a90:	687b      	ldr	r3, [r7, #4]
 8008a92:	2220      	movs	r2, #32
 8008a94:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8008a96:	687b      	ldr	r3, [r7, #4]
 8008a98:	2200      	movs	r2, #0
 8008a9a:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008a9c:	687b      	ldr	r3, [r7, #4]
 8008a9e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008aa0:	2b01      	cmp	r3, #1
 8008aa2:	d12e      	bne.n	8008b02 <UART_RxISR_8BIT+0x13c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	2200      	movs	r2, #0
 8008aa8:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008aaa:	687b      	ldr	r3, [r7, #4]
 8008aac:	681b      	ldr	r3, [r3, #0]
 8008aae:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ab0:	693b      	ldr	r3, [r7, #16]
 8008ab2:	e853 3f00 	ldrex	r3, [r3]
 8008ab6:	60fb      	str	r3, [r7, #12]
   return(result);
 8008ab8:	68fb      	ldr	r3, [r7, #12]
 8008aba:	f023 0310 	bic.w	r3, r3, #16
 8008abe:	64bb      	str	r3, [r7, #72]	; 0x48
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	681b      	ldr	r3, [r3, #0]
 8008ac4:	461a      	mov	r2, r3
 8008ac6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008ac8:	61fb      	str	r3, [r7, #28]
 8008aca:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008acc:	69b9      	ldr	r1, [r7, #24]
 8008ace:	69fa      	ldr	r2, [r7, #28]
 8008ad0:	e841 2300 	strex	r3, r2, [r1]
 8008ad4:	617b      	str	r3, [r7, #20]
   return(result);
 8008ad6:	697b      	ldr	r3, [r7, #20]
 8008ad8:	2b00      	cmp	r3, #0
 8008ada:	d1e6      	bne.n	8008aaa <UART_RxISR_8BIT+0xe4>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	681b      	ldr	r3, [r3, #0]
 8008ae0:	69db      	ldr	r3, [r3, #28]
 8008ae2:	f003 0310 	and.w	r3, r3, #16
 8008ae6:	2b10      	cmp	r3, #16
 8008ae8:	d103      	bne.n	8008af2 <UART_RxISR_8BIT+0x12c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008aea:	687b      	ldr	r3, [r7, #4]
 8008aec:	681b      	ldr	r3, [r3, #0]
 8008aee:	2210      	movs	r2, #16
 8008af0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8008af8:	4619      	mov	r1, r3
 8008afa:	6878      	ldr	r0, [r7, #4]
 8008afc:	f7ff fa98 	bl	8008030 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008b00:	e00b      	b.n	8008b1a <UART_RxISR_8BIT+0x154>
        HAL_UART_RxCpltCallback(huart);
 8008b02:	6878      	ldr	r0, [r7, #4]
 8008b04:	f7f9 fe6e 	bl	80027e4 <HAL_UART_RxCpltCallback>
}
 8008b08:	e007      	b.n	8008b1a <UART_RxISR_8BIT+0x154>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	681b      	ldr	r3, [r3, #0]
 8008b0e:	699a      	ldr	r2, [r3, #24]
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	681b      	ldr	r3, [r3, #0]
 8008b14:	f042 0208 	orr.w	r2, r2, #8
 8008b18:	619a      	str	r2, [r3, #24]
}
 8008b1a:	bf00      	nop
 8008b1c:	3758      	adds	r7, #88	; 0x58
 8008b1e:	46bd      	mov	sp, r7
 8008b20:	bd80      	pop	{r7, pc}

08008b22 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8008b22:	b580      	push	{r7, lr}
 8008b24:	b096      	sub	sp, #88	; 0x58
 8008b26:	af00      	add	r7, sp, #0
 8008b28:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8008b30:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008b34:	687b      	ldr	r3, [r7, #4]
 8008b36:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008b38:	2b22      	cmp	r3, #34	; 0x22
 8008b3a:	f040 8094 	bne.w	8008c66 <UART_RxISR_16BIT+0x144>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	681b      	ldr	r3, [r3, #0]
 8008b42:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8008b44:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8008b48:	687b      	ldr	r3, [r7, #4]
 8008b4a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008b4c:	653b      	str	r3, [r7, #80]	; 0x50
    *tmp = (uint16_t)(uhdata & uhMask);
 8008b4e:	f8b7 2054 	ldrh.w	r2, [r7, #84]	; 0x54
 8008b52:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8008b56:	4013      	ands	r3, r2
 8008b58:	b29a      	uxth	r2, r3
 8008b5a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008b5c:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8008b5e:	687b      	ldr	r3, [r7, #4]
 8008b60:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008b62:	1c9a      	adds	r2, r3, #2
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8008b6e:	b29b      	uxth	r3, r3
 8008b70:	3b01      	subs	r3, #1
 8008b72:	b29a      	uxth	r2, r3
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8008b7a:	687b      	ldr	r3, [r7, #4]
 8008b7c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8008b80:	b29b      	uxth	r3, r3
 8008b82:	2b00      	cmp	r3, #0
 8008b84:	d177      	bne.n	8008c76 <UART_RxISR_16BIT+0x154>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008b86:	687b      	ldr	r3, [r7, #4]
 8008b88:	681b      	ldr	r3, [r3, #0]
 8008b8a:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b8c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008b8e:	e853 3f00 	ldrex	r3, [r3]
 8008b92:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8008b94:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008b96:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008b9a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	681b      	ldr	r3, [r3, #0]
 8008ba0:	461a      	mov	r2, r3
 8008ba2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008ba4:	643b      	str	r3, [r7, #64]	; 0x40
 8008ba6:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ba8:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8008baa:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8008bac:	e841 2300 	strex	r3, r2, [r1]
 8008bb0:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8008bb2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008bb4:	2b00      	cmp	r3, #0
 8008bb6:	d1e6      	bne.n	8008b86 <UART_RxISR_16BIT+0x64>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	681b      	ldr	r3, [r3, #0]
 8008bbc:	3308      	adds	r3, #8
 8008bbe:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008bc0:	6a3b      	ldr	r3, [r7, #32]
 8008bc2:	e853 3f00 	ldrex	r3, [r3]
 8008bc6:	61fb      	str	r3, [r7, #28]
   return(result);
 8008bc8:	69fb      	ldr	r3, [r7, #28]
 8008bca:	f023 0301 	bic.w	r3, r3, #1
 8008bce:	64bb      	str	r3, [r7, #72]	; 0x48
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	681b      	ldr	r3, [r3, #0]
 8008bd4:	3308      	adds	r3, #8
 8008bd6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008bd8:	62fa      	str	r2, [r7, #44]	; 0x2c
 8008bda:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008bdc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008bde:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008be0:	e841 2300 	strex	r3, r2, [r1]
 8008be4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008be6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008be8:	2b00      	cmp	r3, #0
 8008bea:	d1e5      	bne.n	8008bb8 <UART_RxISR_16BIT+0x96>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	2220      	movs	r2, #32
 8008bf0:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	2200      	movs	r2, #0
 8008bf6:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008bf8:	687b      	ldr	r3, [r7, #4]
 8008bfa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008bfc:	2b01      	cmp	r3, #1
 8008bfe:	d12e      	bne.n	8008c5e <UART_RxISR_16BIT+0x13c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	2200      	movs	r2, #0
 8008c04:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	681b      	ldr	r3, [r3, #0]
 8008c0a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c0c:	68fb      	ldr	r3, [r7, #12]
 8008c0e:	e853 3f00 	ldrex	r3, [r3]
 8008c12:	60bb      	str	r3, [r7, #8]
   return(result);
 8008c14:	68bb      	ldr	r3, [r7, #8]
 8008c16:	f023 0310 	bic.w	r3, r3, #16
 8008c1a:	647b      	str	r3, [r7, #68]	; 0x44
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	681b      	ldr	r3, [r3, #0]
 8008c20:	461a      	mov	r2, r3
 8008c22:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008c24:	61bb      	str	r3, [r7, #24]
 8008c26:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c28:	6979      	ldr	r1, [r7, #20]
 8008c2a:	69ba      	ldr	r2, [r7, #24]
 8008c2c:	e841 2300 	strex	r3, r2, [r1]
 8008c30:	613b      	str	r3, [r7, #16]
   return(result);
 8008c32:	693b      	ldr	r3, [r7, #16]
 8008c34:	2b00      	cmp	r3, #0
 8008c36:	d1e6      	bne.n	8008c06 <UART_RxISR_16BIT+0xe4>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	681b      	ldr	r3, [r3, #0]
 8008c3c:	69db      	ldr	r3, [r3, #28]
 8008c3e:	f003 0310 	and.w	r3, r3, #16
 8008c42:	2b10      	cmp	r3, #16
 8008c44:	d103      	bne.n	8008c4e <UART_RxISR_16BIT+0x12c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008c46:	687b      	ldr	r3, [r7, #4]
 8008c48:	681b      	ldr	r3, [r3, #0]
 8008c4a:	2210      	movs	r2, #16
 8008c4c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008c4e:	687b      	ldr	r3, [r7, #4]
 8008c50:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8008c54:	4619      	mov	r1, r3
 8008c56:	6878      	ldr	r0, [r7, #4]
 8008c58:	f7ff f9ea 	bl	8008030 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008c5c:	e00b      	b.n	8008c76 <UART_RxISR_16BIT+0x154>
        HAL_UART_RxCpltCallback(huart);
 8008c5e:	6878      	ldr	r0, [r7, #4]
 8008c60:	f7f9 fdc0 	bl	80027e4 <HAL_UART_RxCpltCallback>
}
 8008c64:	e007      	b.n	8008c76 <UART_RxISR_16BIT+0x154>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008c66:	687b      	ldr	r3, [r7, #4]
 8008c68:	681b      	ldr	r3, [r3, #0]
 8008c6a:	699a      	ldr	r2, [r3, #24]
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	681b      	ldr	r3, [r3, #0]
 8008c70:	f042 0208 	orr.w	r2, r2, #8
 8008c74:	619a      	str	r2, [r3, #24]
}
 8008c76:	bf00      	nop
 8008c78:	3758      	adds	r7, #88	; 0x58
 8008c7a:	46bd      	mov	sp, r7
 8008c7c:	bd80      	pop	{r7, pc}

08008c7e <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8008c7e:	b480      	push	{r7}
 8008c80:	b083      	sub	sp, #12
 8008c82:	af00      	add	r7, sp, #0
 8008c84:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8008c86:	bf00      	nop
 8008c88:	370c      	adds	r7, #12
 8008c8a:	46bd      	mov	sp, r7
 8008c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c90:	4770      	bx	lr
	...

08008c94 <MX_FATFS_Init>:
extern SPI_HandleTypeDef hspi2;

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8008c94:	b580      	push	{r7, lr}
 8008c96:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 8008c98:	4904      	ldr	r1, [pc, #16]	; (8008cac <MX_FATFS_Init+0x18>)
 8008c9a:	4805      	ldr	r0, [pc, #20]	; (8008cb0 <MX_FATFS_Init+0x1c>)
 8008c9c:	f004 fbc8 	bl	800d430 <FATFS_LinkDriver>
 8008ca0:	4603      	mov	r3, r0
 8008ca2:	461a      	mov	r2, r3
 8008ca4:	4b03      	ldr	r3, [pc, #12]	; (8008cb4 <MX_FATFS_Init+0x20>)
 8008ca6:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8008ca8:	bf00      	nop
 8008caa:	bd80      	pop	{r7, pc}
 8008cac:	20002bdc 	.word	0x20002bdc
 8008cb0:	20000010 	.word	0x20000010
 8008cb4:	20002be0 	.word	0x20002be0

08008cb8 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 8008cb8:	b480      	push	{r7}
 8008cba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 8008cbc:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 8008cbe:	4618      	mov	r0, r3
 8008cc0:	46bd      	mov	sp, r7
 8008cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cc6:	4770      	bx	lr

08008cc8 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 8008cc8:	b580      	push	{r7, lr}
 8008cca:	b082      	sub	sp, #8
 8008ccc:	af00      	add	r7, sp, #0
 8008cce:	4603      	mov	r3, r0
 8008cd0:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
	return SD_disk_initialize (pdrv);
 8008cd2:	79fb      	ldrb	r3, [r7, #7]
 8008cd4:	4618      	mov	r0, r3
 8008cd6:	f7f9 f985 	bl	8001fe4 <SD_disk_initialize>
 8008cda:	4603      	mov	r3, r0
 8008cdc:	b2db      	uxtb	r3, r3
  /* USER CODE END INIT */
}
 8008cde:	4618      	mov	r0, r3
 8008ce0:	3708      	adds	r7, #8
 8008ce2:	46bd      	mov	sp, r7
 8008ce4:	bd80      	pop	{r7, pc}

08008ce6 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 8008ce6:	b580      	push	{r7, lr}
 8008ce8:	b082      	sub	sp, #8
 8008cea:	af00      	add	r7, sp, #0
 8008cec:	4603      	mov	r3, r0
 8008cee:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
	return SD_disk_status (pdrv);
 8008cf0:	79fb      	ldrb	r3, [r7, #7]
 8008cf2:	4618      	mov	r0, r3
 8008cf4:	f7f9 fa62 	bl	80021bc <SD_disk_status>
 8008cf8:	4603      	mov	r3, r0
 8008cfa:	b2db      	uxtb	r3, r3
  /* USER CODE END STATUS */
}
 8008cfc:	4618      	mov	r0, r3
 8008cfe:	3708      	adds	r7, #8
 8008d00:	46bd      	mov	sp, r7
 8008d02:	bd80      	pop	{r7, pc}

08008d04 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 8008d04:	b580      	push	{r7, lr}
 8008d06:	b084      	sub	sp, #16
 8008d08:	af00      	add	r7, sp, #0
 8008d0a:	60b9      	str	r1, [r7, #8]
 8008d0c:	607a      	str	r2, [r7, #4]
 8008d0e:	603b      	str	r3, [r7, #0]
 8008d10:	4603      	mov	r3, r0
 8008d12:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
	return SD_disk_read (pdrv, buff, sector, count);
 8008d14:	7bf8      	ldrb	r0, [r7, #15]
 8008d16:	683b      	ldr	r3, [r7, #0]
 8008d18:	687a      	ldr	r2, [r7, #4]
 8008d1a:	68b9      	ldr	r1, [r7, #8]
 8008d1c:	f7f9 fa64 	bl	80021e8 <SD_disk_read>
 8008d20:	4603      	mov	r3, r0
 8008d22:	b2db      	uxtb	r3, r3
  /* USER CODE END READ */
}
 8008d24:	4618      	mov	r0, r3
 8008d26:	3710      	adds	r7, #16
 8008d28:	46bd      	mov	sp, r7
 8008d2a:	bd80      	pop	{r7, pc}

08008d2c <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 8008d2c:	b580      	push	{r7, lr}
 8008d2e:	b084      	sub	sp, #16
 8008d30:	af00      	add	r7, sp, #0
 8008d32:	60b9      	str	r1, [r7, #8]
 8008d34:	607a      	str	r2, [r7, #4]
 8008d36:	603b      	str	r3, [r7, #0]
 8008d38:	4603      	mov	r3, r0
 8008d3a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
	return SD_disk_write (pdrv, buff, sector, count);
 8008d3c:	7bf8      	ldrb	r0, [r7, #15]
 8008d3e:	683b      	ldr	r3, [r7, #0]
 8008d40:	687a      	ldr	r2, [r7, #4]
 8008d42:	68b9      	ldr	r1, [r7, #8]
 8008d44:	f7f9 faba 	bl	80022bc <SD_disk_write>
 8008d48:	4603      	mov	r3, r0
 8008d4a:	b2db      	uxtb	r3, r3
  /* USER CODE END WRITE */
}
 8008d4c:	4618      	mov	r0, r3
 8008d4e:	3710      	adds	r7, #16
 8008d50:	46bd      	mov	sp, r7
 8008d52:	bd80      	pop	{r7, pc}

08008d54 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 8008d54:	b580      	push	{r7, lr}
 8008d56:	b082      	sub	sp, #8
 8008d58:	af00      	add	r7, sp, #0
 8008d5a:	4603      	mov	r3, r0
 8008d5c:	603a      	str	r2, [r7, #0]
 8008d5e:	71fb      	strb	r3, [r7, #7]
 8008d60:	460b      	mov	r3, r1
 8008d62:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
	return SD_disk_ioctl (pdrv, cmd, buff);
 8008d64:	79fb      	ldrb	r3, [r7, #7]
 8008d66:	79b9      	ldrb	r1, [r7, #6]
 8008d68:	683a      	ldr	r2, [r7, #0]
 8008d6a:	4618      	mov	r0, r3
 8008d6c:	f7f9 fb2a 	bl	80023c4 <SD_disk_ioctl>
 8008d70:	4603      	mov	r3, r0
 8008d72:	b2db      	uxtb	r3, r3
  /* USER CODE END IOCTL */
}
 8008d74:	4618      	mov	r0, r3
 8008d76:	3708      	adds	r7, #8
 8008d78:	46bd      	mov	sp, r7
 8008d7a:	bd80      	pop	{r7, pc}

08008d7c <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive nmuber to identify the drive */
)
{
 8008d7c:	b580      	push	{r7, lr}
 8008d7e:	b084      	sub	sp, #16
 8008d80:	af00      	add	r7, sp, #0
 8008d82:	4603      	mov	r3, r0
 8008d84:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;
  
  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 8008d86:	79fb      	ldrb	r3, [r7, #7]
 8008d88:	4a08      	ldr	r2, [pc, #32]	; (8008dac <disk_status+0x30>)
 8008d8a:	009b      	lsls	r3, r3, #2
 8008d8c:	4413      	add	r3, r2
 8008d8e:	685b      	ldr	r3, [r3, #4]
 8008d90:	685b      	ldr	r3, [r3, #4]
 8008d92:	79fa      	ldrb	r2, [r7, #7]
 8008d94:	4905      	ldr	r1, [pc, #20]	; (8008dac <disk_status+0x30>)
 8008d96:	440a      	add	r2, r1
 8008d98:	7a12      	ldrb	r2, [r2, #8]
 8008d9a:	4610      	mov	r0, r2
 8008d9c:	4798      	blx	r3
 8008d9e:	4603      	mov	r3, r0
 8008da0:	73fb      	strb	r3, [r7, #15]
  return stat;
 8008da2:	7bfb      	ldrb	r3, [r7, #15]
}
 8008da4:	4618      	mov	r0, r3
 8008da6:	3710      	adds	r7, #16
 8008da8:	46bd      	mov	sp, r7
 8008daa:	bd80      	pop	{r7, pc}
 8008dac:	20000448 	.word	0x20000448

08008db0 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8008db0:	b580      	push	{r7, lr}
 8008db2:	b084      	sub	sp, #16
 8008db4:	af00      	add	r7, sp, #0
 8008db6:	4603      	mov	r3, r0
 8008db8:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 8008dba:	2300      	movs	r3, #0
 8008dbc:	73fb      	strb	r3, [r7, #15]
  
  if(disk.is_initialized[pdrv] == 0)
 8008dbe:	79fb      	ldrb	r3, [r7, #7]
 8008dc0:	4a0d      	ldr	r2, [pc, #52]	; (8008df8 <disk_initialize+0x48>)
 8008dc2:	5cd3      	ldrb	r3, [r2, r3]
 8008dc4:	2b00      	cmp	r3, #0
 8008dc6:	d111      	bne.n	8008dec <disk_initialize+0x3c>
  { 
    disk.is_initialized[pdrv] = 1;
 8008dc8:	79fb      	ldrb	r3, [r7, #7]
 8008dca:	4a0b      	ldr	r2, [pc, #44]	; (8008df8 <disk_initialize+0x48>)
 8008dcc:	2101      	movs	r1, #1
 8008dce:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8008dd0:	79fb      	ldrb	r3, [r7, #7]
 8008dd2:	4a09      	ldr	r2, [pc, #36]	; (8008df8 <disk_initialize+0x48>)
 8008dd4:	009b      	lsls	r3, r3, #2
 8008dd6:	4413      	add	r3, r2
 8008dd8:	685b      	ldr	r3, [r3, #4]
 8008dda:	681b      	ldr	r3, [r3, #0]
 8008ddc:	79fa      	ldrb	r2, [r7, #7]
 8008dde:	4906      	ldr	r1, [pc, #24]	; (8008df8 <disk_initialize+0x48>)
 8008de0:	440a      	add	r2, r1
 8008de2:	7a12      	ldrb	r2, [r2, #8]
 8008de4:	4610      	mov	r0, r2
 8008de6:	4798      	blx	r3
 8008de8:	4603      	mov	r3, r0
 8008dea:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 8008dec:	7bfb      	ldrb	r3, [r7, #15]
}
 8008dee:	4618      	mov	r0, r3
 8008df0:	3710      	adds	r7, #16
 8008df2:	46bd      	mov	sp, r7
 8008df4:	bd80      	pop	{r7, pc}
 8008df6:	bf00      	nop
 8008df8:	20000448 	.word	0x20000448

08008dfc <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8008dfc:	b590      	push	{r4, r7, lr}
 8008dfe:	b087      	sub	sp, #28
 8008e00:	af00      	add	r7, sp, #0
 8008e02:	60b9      	str	r1, [r7, #8]
 8008e04:	607a      	str	r2, [r7, #4]
 8008e06:	603b      	str	r3, [r7, #0]
 8008e08:	4603      	mov	r3, r0
 8008e0a:	73fb      	strb	r3, [r7, #15]
  DRESULT res;
 
  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8008e0c:	7bfb      	ldrb	r3, [r7, #15]
 8008e0e:	4a0a      	ldr	r2, [pc, #40]	; (8008e38 <disk_read+0x3c>)
 8008e10:	009b      	lsls	r3, r3, #2
 8008e12:	4413      	add	r3, r2
 8008e14:	685b      	ldr	r3, [r3, #4]
 8008e16:	689c      	ldr	r4, [r3, #8]
 8008e18:	7bfb      	ldrb	r3, [r7, #15]
 8008e1a:	4a07      	ldr	r2, [pc, #28]	; (8008e38 <disk_read+0x3c>)
 8008e1c:	4413      	add	r3, r2
 8008e1e:	7a18      	ldrb	r0, [r3, #8]
 8008e20:	683b      	ldr	r3, [r7, #0]
 8008e22:	687a      	ldr	r2, [r7, #4]
 8008e24:	68b9      	ldr	r1, [r7, #8]
 8008e26:	47a0      	blx	r4
 8008e28:	4603      	mov	r3, r0
 8008e2a:	75fb      	strb	r3, [r7, #23]
  return res;
 8008e2c:	7dfb      	ldrb	r3, [r7, #23]
}
 8008e2e:	4618      	mov	r0, r3
 8008e30:	371c      	adds	r7, #28
 8008e32:	46bd      	mov	sp, r7
 8008e34:	bd90      	pop	{r4, r7, pc}
 8008e36:	bf00      	nop
 8008e38:	20000448 	.word	0x20000448

08008e3c <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 8008e3c:	b590      	push	{r4, r7, lr}
 8008e3e:	b087      	sub	sp, #28
 8008e40:	af00      	add	r7, sp, #0
 8008e42:	60b9      	str	r1, [r7, #8]
 8008e44:	607a      	str	r2, [r7, #4]
 8008e46:	603b      	str	r3, [r7, #0]
 8008e48:	4603      	mov	r3, r0
 8008e4a:	73fb      	strb	r3, [r7, #15]
  DRESULT res;
  
  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8008e4c:	7bfb      	ldrb	r3, [r7, #15]
 8008e4e:	4a0a      	ldr	r2, [pc, #40]	; (8008e78 <disk_write+0x3c>)
 8008e50:	009b      	lsls	r3, r3, #2
 8008e52:	4413      	add	r3, r2
 8008e54:	685b      	ldr	r3, [r3, #4]
 8008e56:	68dc      	ldr	r4, [r3, #12]
 8008e58:	7bfb      	ldrb	r3, [r7, #15]
 8008e5a:	4a07      	ldr	r2, [pc, #28]	; (8008e78 <disk_write+0x3c>)
 8008e5c:	4413      	add	r3, r2
 8008e5e:	7a18      	ldrb	r0, [r3, #8]
 8008e60:	683b      	ldr	r3, [r7, #0]
 8008e62:	687a      	ldr	r2, [r7, #4]
 8008e64:	68b9      	ldr	r1, [r7, #8]
 8008e66:	47a0      	blx	r4
 8008e68:	4603      	mov	r3, r0
 8008e6a:	75fb      	strb	r3, [r7, #23]
  return res;
 8008e6c:	7dfb      	ldrb	r3, [r7, #23]
}
 8008e6e:	4618      	mov	r0, r3
 8008e70:	371c      	adds	r7, #28
 8008e72:	46bd      	mov	sp, r7
 8008e74:	bd90      	pop	{r4, r7, pc}
 8008e76:	bf00      	nop
 8008e78:	20000448 	.word	0x20000448

08008e7c <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 8008e7c:	b580      	push	{r7, lr}
 8008e7e:	b084      	sub	sp, #16
 8008e80:	af00      	add	r7, sp, #0
 8008e82:	4603      	mov	r3, r0
 8008e84:	603a      	str	r2, [r7, #0]
 8008e86:	71fb      	strb	r3, [r7, #7]
 8008e88:	460b      	mov	r3, r1
 8008e8a:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8008e8c:	79fb      	ldrb	r3, [r7, #7]
 8008e8e:	4a09      	ldr	r2, [pc, #36]	; (8008eb4 <disk_ioctl+0x38>)
 8008e90:	009b      	lsls	r3, r3, #2
 8008e92:	4413      	add	r3, r2
 8008e94:	685b      	ldr	r3, [r3, #4]
 8008e96:	691b      	ldr	r3, [r3, #16]
 8008e98:	79fa      	ldrb	r2, [r7, #7]
 8008e9a:	4906      	ldr	r1, [pc, #24]	; (8008eb4 <disk_ioctl+0x38>)
 8008e9c:	440a      	add	r2, r1
 8008e9e:	7a10      	ldrb	r0, [r2, #8]
 8008ea0:	79b9      	ldrb	r1, [r7, #6]
 8008ea2:	683a      	ldr	r2, [r7, #0]
 8008ea4:	4798      	blx	r3
 8008ea6:	4603      	mov	r3, r0
 8008ea8:	73fb      	strb	r3, [r7, #15]
  return res;
 8008eaa:	7bfb      	ldrb	r3, [r7, #15]
}
 8008eac:	4618      	mov	r0, r3
 8008eae:	3710      	adds	r7, #16
 8008eb0:	46bd      	mov	sp, r7
 8008eb2:	bd80      	pop	{r7, pc}
 8008eb4:	20000448 	.word	0x20000448

08008eb8 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 8008eb8:	b480      	push	{r7}
 8008eba:	b087      	sub	sp, #28
 8008ebc:	af00      	add	r7, sp, #0
 8008ebe:	60f8      	str	r0, [r7, #12]
 8008ec0:	60b9      	str	r1, [r7, #8]
 8008ec2:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8008ec4:	68fb      	ldr	r3, [r7, #12]
 8008ec6:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 8008ec8:	68bb      	ldr	r3, [r7, #8]
 8008eca:	613b      	str	r3, [r7, #16]
		*(int*)d = *(int*)s;
		d += sizeof (int); s += sizeof (int);
		cnt -= sizeof (int);
	}
#endif
	while (cnt--)
 8008ecc:	e007      	b.n	8008ede <mem_cpy+0x26>
		*d++ = *s++;
 8008ece:	693a      	ldr	r2, [r7, #16]
 8008ed0:	1c53      	adds	r3, r2, #1
 8008ed2:	613b      	str	r3, [r7, #16]
 8008ed4:	697b      	ldr	r3, [r7, #20]
 8008ed6:	1c59      	adds	r1, r3, #1
 8008ed8:	6179      	str	r1, [r7, #20]
 8008eda:	7812      	ldrb	r2, [r2, #0]
 8008edc:	701a      	strb	r2, [r3, #0]
	while (cnt--)
 8008ede:	687b      	ldr	r3, [r7, #4]
 8008ee0:	1e5a      	subs	r2, r3, #1
 8008ee2:	607a      	str	r2, [r7, #4]
 8008ee4:	2b00      	cmp	r3, #0
 8008ee6:	d1f2      	bne.n	8008ece <mem_cpy+0x16>
}
 8008ee8:	bf00      	nop
 8008eea:	bf00      	nop
 8008eec:	371c      	adds	r7, #28
 8008eee:	46bd      	mov	sp, r7
 8008ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ef4:	4770      	bx	lr

08008ef6 <mem_set>:

/* Fill memory */
static
void mem_set (void* dst, int val, UINT cnt) {
 8008ef6:	b480      	push	{r7}
 8008ef8:	b087      	sub	sp, #28
 8008efa:	af00      	add	r7, sp, #0
 8008efc:	60f8      	str	r0, [r7, #12]
 8008efe:	60b9      	str	r1, [r7, #8]
 8008f00:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8008f02:	68fb      	ldr	r3, [r7, #12]
 8008f04:	617b      	str	r3, [r7, #20]

	while (cnt--)
 8008f06:	e005      	b.n	8008f14 <mem_set+0x1e>
		*d++ = (BYTE)val;
 8008f08:	697b      	ldr	r3, [r7, #20]
 8008f0a:	1c5a      	adds	r2, r3, #1
 8008f0c:	617a      	str	r2, [r7, #20]
 8008f0e:	68ba      	ldr	r2, [r7, #8]
 8008f10:	b2d2      	uxtb	r2, r2
 8008f12:	701a      	strb	r2, [r3, #0]
	while (cnt--)
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	1e5a      	subs	r2, r3, #1
 8008f18:	607a      	str	r2, [r7, #4]
 8008f1a:	2b00      	cmp	r3, #0
 8008f1c:	d1f4      	bne.n	8008f08 <mem_set+0x12>
}
 8008f1e:	bf00      	nop
 8008f20:	bf00      	nop
 8008f22:	371c      	adds	r7, #28
 8008f24:	46bd      	mov	sp, r7
 8008f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f2a:	4770      	bx	lr

08008f2c <mem_cmp>:

/* Compare memory to memory */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {
 8008f2c:	b480      	push	{r7}
 8008f2e:	b089      	sub	sp, #36	; 0x24
 8008f30:	af00      	add	r7, sp, #0
 8008f32:	60f8      	str	r0, [r7, #12]
 8008f34:	60b9      	str	r1, [r7, #8]
 8008f36:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 8008f38:	68fb      	ldr	r3, [r7, #12]
 8008f3a:	61fb      	str	r3, [r7, #28]
 8008f3c:	68bb      	ldr	r3, [r7, #8]
 8008f3e:	61bb      	str	r3, [r7, #24]
	int r = 0;
 8008f40:	2300      	movs	r3, #0
 8008f42:	617b      	str	r3, [r7, #20]

	while (cnt-- && (r = *d++ - *s++) == 0) ;
 8008f44:	bf00      	nop
 8008f46:	687b      	ldr	r3, [r7, #4]
 8008f48:	1e5a      	subs	r2, r3, #1
 8008f4a:	607a      	str	r2, [r7, #4]
 8008f4c:	2b00      	cmp	r3, #0
 8008f4e:	d00d      	beq.n	8008f6c <mem_cmp+0x40>
 8008f50:	69fb      	ldr	r3, [r7, #28]
 8008f52:	1c5a      	adds	r2, r3, #1
 8008f54:	61fa      	str	r2, [r7, #28]
 8008f56:	781b      	ldrb	r3, [r3, #0]
 8008f58:	4619      	mov	r1, r3
 8008f5a:	69bb      	ldr	r3, [r7, #24]
 8008f5c:	1c5a      	adds	r2, r3, #1
 8008f5e:	61ba      	str	r2, [r7, #24]
 8008f60:	781b      	ldrb	r3, [r3, #0]
 8008f62:	1acb      	subs	r3, r1, r3
 8008f64:	617b      	str	r3, [r7, #20]
 8008f66:	697b      	ldr	r3, [r7, #20]
 8008f68:	2b00      	cmp	r3, #0
 8008f6a:	d0ec      	beq.n	8008f46 <mem_cmp+0x1a>
	return r;
 8008f6c:	697b      	ldr	r3, [r7, #20]
}
 8008f6e:	4618      	mov	r0, r3
 8008f70:	3724      	adds	r7, #36	; 0x24
 8008f72:	46bd      	mov	sp, r7
 8008f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f78:	4770      	bx	lr

08008f7a <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {
 8008f7a:	b480      	push	{r7}
 8008f7c:	b083      	sub	sp, #12
 8008f7e:	af00      	add	r7, sp, #0
 8008f80:	6078      	str	r0, [r7, #4]
 8008f82:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 8008f84:	e002      	b.n	8008f8c <chk_chr+0x12>
 8008f86:	687b      	ldr	r3, [r7, #4]
 8008f88:	3301      	adds	r3, #1
 8008f8a:	607b      	str	r3, [r7, #4]
 8008f8c:	687b      	ldr	r3, [r7, #4]
 8008f8e:	781b      	ldrb	r3, [r3, #0]
 8008f90:	2b00      	cmp	r3, #0
 8008f92:	d005      	beq.n	8008fa0 <chk_chr+0x26>
 8008f94:	687b      	ldr	r3, [r7, #4]
 8008f96:	781b      	ldrb	r3, [r3, #0]
 8008f98:	461a      	mov	r2, r3
 8008f9a:	683b      	ldr	r3, [r7, #0]
 8008f9c:	4293      	cmp	r3, r2
 8008f9e:	d1f2      	bne.n	8008f86 <chk_chr+0xc>
	return *str;
 8008fa0:	687b      	ldr	r3, [r7, #4]
 8008fa2:	781b      	ldrb	r3, [r3, #0]
}
 8008fa4:	4618      	mov	r0, r3
 8008fa6:	370c      	adds	r7, #12
 8008fa8:	46bd      	mov	sp, r7
 8008faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fae:	4770      	bx	lr

08008fb0 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8008fb0:	b480      	push	{r7}
 8008fb2:	b085      	sub	sp, #20
 8008fb4:	af00      	add	r7, sp, #0
 8008fb6:	6078      	str	r0, [r7, #4]
 8008fb8:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 8008fba:	2300      	movs	r3, #0
 8008fbc:	60bb      	str	r3, [r7, #8]
 8008fbe:	68bb      	ldr	r3, [r7, #8]
 8008fc0:	60fb      	str	r3, [r7, #12]
 8008fc2:	e03d      	b.n	8009040 <chk_lock+0x90>
		if (Files[i].fs) {	/* Existing entry */
 8008fc4:	4932      	ldr	r1, [pc, #200]	; (8009090 <chk_lock+0xe0>)
 8008fc6:	68fa      	ldr	r2, [r7, #12]
 8008fc8:	4613      	mov	r3, r2
 8008fca:	005b      	lsls	r3, r3, #1
 8008fcc:	4413      	add	r3, r2
 8008fce:	009b      	lsls	r3, r3, #2
 8008fd0:	440b      	add	r3, r1
 8008fd2:	681b      	ldr	r3, [r3, #0]
 8008fd4:	2b00      	cmp	r3, #0
 8008fd6:	d02e      	beq.n	8009036 <chk_lock+0x86>
			if (Files[i].fs == dp->fs &&	 	/* Check if the object matched with an open object */
 8008fd8:	492d      	ldr	r1, [pc, #180]	; (8009090 <chk_lock+0xe0>)
 8008fda:	68fa      	ldr	r2, [r7, #12]
 8008fdc:	4613      	mov	r3, r2
 8008fde:	005b      	lsls	r3, r3, #1
 8008fe0:	4413      	add	r3, r2
 8008fe2:	009b      	lsls	r3, r3, #2
 8008fe4:	440b      	add	r3, r1
 8008fe6:	681a      	ldr	r2, [r3, #0]
 8008fe8:	687b      	ldr	r3, [r7, #4]
 8008fea:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008fee:	681b      	ldr	r3, [r3, #0]
 8008ff0:	429a      	cmp	r2, r3
 8008ff2:	d122      	bne.n	800903a <chk_lock+0x8a>
				Files[i].clu == dp->sclust &&
 8008ff4:	4926      	ldr	r1, [pc, #152]	; (8009090 <chk_lock+0xe0>)
 8008ff6:	68fa      	ldr	r2, [r7, #12]
 8008ff8:	4613      	mov	r3, r2
 8008ffa:	005b      	lsls	r3, r3, #1
 8008ffc:	4413      	add	r3, r2
 8008ffe:	009b      	lsls	r3, r3, #2
 8009000:	440b      	add	r3, r1
 8009002:	3304      	adds	r3, #4
 8009004:	681a      	ldr	r2, [r3, #0]
 8009006:	687b      	ldr	r3, [r7, #4]
 8009008:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800900c:	3308      	adds	r3, #8
 800900e:	681b      	ldr	r3, [r3, #0]
			if (Files[i].fs == dp->fs &&	 	/* Check if the object matched with an open object */
 8009010:	429a      	cmp	r2, r3
 8009012:	d112      	bne.n	800903a <chk_lock+0x8a>
				Files[i].idx == dp->index) break;
 8009014:	491e      	ldr	r1, [pc, #120]	; (8009090 <chk_lock+0xe0>)
 8009016:	68fa      	ldr	r2, [r7, #12]
 8009018:	4613      	mov	r3, r2
 800901a:	005b      	lsls	r3, r3, #1
 800901c:	4413      	add	r3, r2
 800901e:	009b      	lsls	r3, r3, #2
 8009020:	440b      	add	r3, r1
 8009022:	3308      	adds	r3, #8
 8009024:	881a      	ldrh	r2, [r3, #0]
 8009026:	687b      	ldr	r3, [r7, #4]
 8009028:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800902c:	3306      	adds	r3, #6
 800902e:	881b      	ldrh	r3, [r3, #0]
				Files[i].clu == dp->sclust &&
 8009030:	429a      	cmp	r2, r3
 8009032:	d102      	bne.n	800903a <chk_lock+0x8a>
				Files[i].idx == dp->index) break;
 8009034:	e007      	b.n	8009046 <chk_lock+0x96>
		} else {			/* Blank entry */
			be = 1;
 8009036:	2301      	movs	r3, #1
 8009038:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 800903a:	68fb      	ldr	r3, [r7, #12]
 800903c:	3301      	adds	r3, #1
 800903e:	60fb      	str	r3, [r7, #12]
 8009040:	68fb      	ldr	r3, [r7, #12]
 8009042:	2b01      	cmp	r3, #1
 8009044:	d9be      	bls.n	8008fc4 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK)	/* The object is not opened */
 8009046:	68fb      	ldr	r3, [r7, #12]
 8009048:	2b02      	cmp	r3, #2
 800904a:	d109      	bne.n	8009060 <chk_lock+0xb0>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 800904c:	68bb      	ldr	r3, [r7, #8]
 800904e:	2b00      	cmp	r3, #0
 8009050:	d102      	bne.n	8009058 <chk_lock+0xa8>
 8009052:	683b      	ldr	r3, [r7, #0]
 8009054:	2b02      	cmp	r3, #2
 8009056:	d101      	bne.n	800905c <chk_lock+0xac>
 8009058:	2300      	movs	r3, #0
 800905a:	e013      	b.n	8009084 <chk_lock+0xd4>
 800905c:	2312      	movs	r3, #18
 800905e:	e011      	b.n	8009084 <chk_lock+0xd4>

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8009060:	683b      	ldr	r3, [r7, #0]
 8009062:	2b00      	cmp	r3, #0
 8009064:	d10b      	bne.n	800907e <chk_lock+0xce>
 8009066:	490a      	ldr	r1, [pc, #40]	; (8009090 <chk_lock+0xe0>)
 8009068:	68fa      	ldr	r2, [r7, #12]
 800906a:	4613      	mov	r3, r2
 800906c:	005b      	lsls	r3, r3, #1
 800906e:	4413      	add	r3, r2
 8009070:	009b      	lsls	r3, r3, #2
 8009072:	440b      	add	r3, r1
 8009074:	330a      	adds	r3, #10
 8009076:	881b      	ldrh	r3, [r3, #0]
 8009078:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800907c:	d101      	bne.n	8009082 <chk_lock+0xd2>
 800907e:	2310      	movs	r3, #16
 8009080:	e000      	b.n	8009084 <chk_lock+0xd4>
 8009082:	2300      	movs	r3, #0
}
 8009084:	4618      	mov	r0, r3
 8009086:	3714      	adds	r7, #20
 8009088:	46bd      	mov	sp, r7
 800908a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800908e:	4770      	bx	lr
 8009090:	20000230 	.word	0x20000230

08009094 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 8009094:	b480      	push	{r7}
 8009096:	b083      	sub	sp, #12
 8009098:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800909a:	2300      	movs	r3, #0
 800909c:	607b      	str	r3, [r7, #4]
 800909e:	e002      	b.n	80090a6 <enq_lock+0x12>
 80090a0:	687b      	ldr	r3, [r7, #4]
 80090a2:	3301      	adds	r3, #1
 80090a4:	607b      	str	r3, [r7, #4]
 80090a6:	687b      	ldr	r3, [r7, #4]
 80090a8:	2b01      	cmp	r3, #1
 80090aa:	d809      	bhi.n	80090c0 <enq_lock+0x2c>
 80090ac:	490a      	ldr	r1, [pc, #40]	; (80090d8 <enq_lock+0x44>)
 80090ae:	687a      	ldr	r2, [r7, #4]
 80090b0:	4613      	mov	r3, r2
 80090b2:	005b      	lsls	r3, r3, #1
 80090b4:	4413      	add	r3, r2
 80090b6:	009b      	lsls	r3, r3, #2
 80090b8:	440b      	add	r3, r1
 80090ba:	681b      	ldr	r3, [r3, #0]
 80090bc:	2b00      	cmp	r3, #0
 80090be:	d1ef      	bne.n	80090a0 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 80090c0:	687b      	ldr	r3, [r7, #4]
 80090c2:	2b02      	cmp	r3, #2
 80090c4:	bf14      	ite	ne
 80090c6:	2301      	movne	r3, #1
 80090c8:	2300      	moveq	r3, #0
 80090ca:	b2db      	uxtb	r3, r3
}
 80090cc:	4618      	mov	r0, r3
 80090ce:	370c      	adds	r7, #12
 80090d0:	46bd      	mov	sp, r7
 80090d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090d6:	4770      	bx	lr
 80090d8:	20000230 	.word	0x20000230

080090dc <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 80090dc:	b480      	push	{r7}
 80090de:	b085      	sub	sp, #20
 80090e0:	af00      	add	r7, sp, #0
 80090e2:	6078      	str	r0, [r7, #4]
 80090e4:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 80090e6:	2300      	movs	r3, #0
 80090e8:	60fb      	str	r3, [r7, #12]
 80090ea:	e030      	b.n	800914e <inc_lock+0x72>
		if (Files[i].fs == dp->fs &&
 80090ec:	495b      	ldr	r1, [pc, #364]	; (800925c <inc_lock+0x180>)
 80090ee:	68fa      	ldr	r2, [r7, #12]
 80090f0:	4613      	mov	r3, r2
 80090f2:	005b      	lsls	r3, r3, #1
 80090f4:	4413      	add	r3, r2
 80090f6:	009b      	lsls	r3, r3, #2
 80090f8:	440b      	add	r3, r1
 80090fa:	681a      	ldr	r2, [r3, #0]
 80090fc:	687b      	ldr	r3, [r7, #4]
 80090fe:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009102:	681b      	ldr	r3, [r3, #0]
 8009104:	429a      	cmp	r2, r3
 8009106:	d11f      	bne.n	8009148 <inc_lock+0x6c>
			Files[i].clu == dp->sclust &&
 8009108:	4954      	ldr	r1, [pc, #336]	; (800925c <inc_lock+0x180>)
 800910a:	68fa      	ldr	r2, [r7, #12]
 800910c:	4613      	mov	r3, r2
 800910e:	005b      	lsls	r3, r3, #1
 8009110:	4413      	add	r3, r2
 8009112:	009b      	lsls	r3, r3, #2
 8009114:	440b      	add	r3, r1
 8009116:	3304      	adds	r3, #4
 8009118:	681a      	ldr	r2, [r3, #0]
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009120:	3308      	adds	r3, #8
 8009122:	681b      	ldr	r3, [r3, #0]
		if (Files[i].fs == dp->fs &&
 8009124:	429a      	cmp	r2, r3
 8009126:	d10f      	bne.n	8009148 <inc_lock+0x6c>
			Files[i].idx == dp->index) break;
 8009128:	494c      	ldr	r1, [pc, #304]	; (800925c <inc_lock+0x180>)
 800912a:	68fa      	ldr	r2, [r7, #12]
 800912c:	4613      	mov	r3, r2
 800912e:	005b      	lsls	r3, r3, #1
 8009130:	4413      	add	r3, r2
 8009132:	009b      	lsls	r3, r3, #2
 8009134:	440b      	add	r3, r1
 8009136:	3308      	adds	r3, #8
 8009138:	881a      	ldrh	r2, [r3, #0]
 800913a:	687b      	ldr	r3, [r7, #4]
 800913c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009140:	3306      	adds	r3, #6
 8009142:	881b      	ldrh	r3, [r3, #0]
			Files[i].clu == dp->sclust &&
 8009144:	429a      	cmp	r2, r3
 8009146:	d006      	beq.n	8009156 <inc_lock+0x7a>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8009148:	68fb      	ldr	r3, [r7, #12]
 800914a:	3301      	adds	r3, #1
 800914c:	60fb      	str	r3, [r7, #12]
 800914e:	68fb      	ldr	r3, [r7, #12]
 8009150:	2b01      	cmp	r3, #1
 8009152:	d9cb      	bls.n	80090ec <inc_lock+0x10>
 8009154:	e000      	b.n	8009158 <inc_lock+0x7c>
			Files[i].idx == dp->index) break;
 8009156:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 8009158:	68fb      	ldr	r3, [r7, #12]
 800915a:	2b02      	cmp	r3, #2
 800915c:	d14a      	bne.n	80091f4 <inc_lock+0x118>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800915e:	2300      	movs	r3, #0
 8009160:	60fb      	str	r3, [r7, #12]
 8009162:	e002      	b.n	800916a <inc_lock+0x8e>
 8009164:	68fb      	ldr	r3, [r7, #12]
 8009166:	3301      	adds	r3, #1
 8009168:	60fb      	str	r3, [r7, #12]
 800916a:	68fb      	ldr	r3, [r7, #12]
 800916c:	2b01      	cmp	r3, #1
 800916e:	d809      	bhi.n	8009184 <inc_lock+0xa8>
 8009170:	493a      	ldr	r1, [pc, #232]	; (800925c <inc_lock+0x180>)
 8009172:	68fa      	ldr	r2, [r7, #12]
 8009174:	4613      	mov	r3, r2
 8009176:	005b      	lsls	r3, r3, #1
 8009178:	4413      	add	r3, r2
 800917a:	009b      	lsls	r3, r3, #2
 800917c:	440b      	add	r3, r1
 800917e:	681b      	ldr	r3, [r3, #0]
 8009180:	2b00      	cmp	r3, #0
 8009182:	d1ef      	bne.n	8009164 <inc_lock+0x88>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 8009184:	68fb      	ldr	r3, [r7, #12]
 8009186:	2b02      	cmp	r3, #2
 8009188:	d101      	bne.n	800918e <inc_lock+0xb2>
 800918a:	2300      	movs	r3, #0
 800918c:	e05f      	b.n	800924e <inc_lock+0x172>
		Files[i].fs = dp->fs;
 800918e:	687b      	ldr	r3, [r7, #4]
 8009190:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009194:	6819      	ldr	r1, [r3, #0]
 8009196:	4831      	ldr	r0, [pc, #196]	; (800925c <inc_lock+0x180>)
 8009198:	68fa      	ldr	r2, [r7, #12]
 800919a:	4613      	mov	r3, r2
 800919c:	005b      	lsls	r3, r3, #1
 800919e:	4413      	add	r3, r2
 80091a0:	009b      	lsls	r3, r3, #2
 80091a2:	4403      	add	r3, r0
 80091a4:	6019      	str	r1, [r3, #0]
		Files[i].clu = dp->sclust;
 80091a6:	687b      	ldr	r3, [r7, #4]
 80091a8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80091ac:	3308      	adds	r3, #8
 80091ae:	6819      	ldr	r1, [r3, #0]
 80091b0:	482a      	ldr	r0, [pc, #168]	; (800925c <inc_lock+0x180>)
 80091b2:	68fa      	ldr	r2, [r7, #12]
 80091b4:	4613      	mov	r3, r2
 80091b6:	005b      	lsls	r3, r3, #1
 80091b8:	4413      	add	r3, r2
 80091ba:	009b      	lsls	r3, r3, #2
 80091bc:	4403      	add	r3, r0
 80091be:	3304      	adds	r3, #4
 80091c0:	6019      	str	r1, [r3, #0]
		Files[i].idx = dp->index;
 80091c2:	687b      	ldr	r3, [r7, #4]
 80091c4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80091c8:	3306      	adds	r3, #6
 80091ca:	8818      	ldrh	r0, [r3, #0]
 80091cc:	4923      	ldr	r1, [pc, #140]	; (800925c <inc_lock+0x180>)
 80091ce:	68fa      	ldr	r2, [r7, #12]
 80091d0:	4613      	mov	r3, r2
 80091d2:	005b      	lsls	r3, r3, #1
 80091d4:	4413      	add	r3, r2
 80091d6:	009b      	lsls	r3, r3, #2
 80091d8:	440b      	add	r3, r1
 80091da:	3308      	adds	r3, #8
 80091dc:	4602      	mov	r2, r0
 80091de:	801a      	strh	r2, [r3, #0]
		Files[i].ctr = 0;
 80091e0:	491e      	ldr	r1, [pc, #120]	; (800925c <inc_lock+0x180>)
 80091e2:	68fa      	ldr	r2, [r7, #12]
 80091e4:	4613      	mov	r3, r2
 80091e6:	005b      	lsls	r3, r3, #1
 80091e8:	4413      	add	r3, r2
 80091ea:	009b      	lsls	r3, r3, #2
 80091ec:	440b      	add	r3, r1
 80091ee:	330a      	adds	r3, #10
 80091f0:	2200      	movs	r2, #0
 80091f2:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 80091f4:	683b      	ldr	r3, [r7, #0]
 80091f6:	2b00      	cmp	r3, #0
 80091f8:	d00c      	beq.n	8009214 <inc_lock+0x138>
 80091fa:	4918      	ldr	r1, [pc, #96]	; (800925c <inc_lock+0x180>)
 80091fc:	68fa      	ldr	r2, [r7, #12]
 80091fe:	4613      	mov	r3, r2
 8009200:	005b      	lsls	r3, r3, #1
 8009202:	4413      	add	r3, r2
 8009204:	009b      	lsls	r3, r3, #2
 8009206:	440b      	add	r3, r1
 8009208:	330a      	adds	r3, #10
 800920a:	881b      	ldrh	r3, [r3, #0]
 800920c:	2b00      	cmp	r3, #0
 800920e:	d001      	beq.n	8009214 <inc_lock+0x138>
 8009210:	2300      	movs	r3, #0
 8009212:	e01c      	b.n	800924e <inc_lock+0x172>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8009214:	683b      	ldr	r3, [r7, #0]
 8009216:	2b00      	cmp	r3, #0
 8009218:	d10b      	bne.n	8009232 <inc_lock+0x156>
 800921a:	4910      	ldr	r1, [pc, #64]	; (800925c <inc_lock+0x180>)
 800921c:	68fa      	ldr	r2, [r7, #12]
 800921e:	4613      	mov	r3, r2
 8009220:	005b      	lsls	r3, r3, #1
 8009222:	4413      	add	r3, r2
 8009224:	009b      	lsls	r3, r3, #2
 8009226:	440b      	add	r3, r1
 8009228:	330a      	adds	r3, #10
 800922a:	881b      	ldrh	r3, [r3, #0]
 800922c:	3301      	adds	r3, #1
 800922e:	b299      	uxth	r1, r3
 8009230:	e001      	b.n	8009236 <inc_lock+0x15a>
 8009232:	f44f 7180 	mov.w	r1, #256	; 0x100
 8009236:	4809      	ldr	r0, [pc, #36]	; (800925c <inc_lock+0x180>)
 8009238:	68fa      	ldr	r2, [r7, #12]
 800923a:	4613      	mov	r3, r2
 800923c:	005b      	lsls	r3, r3, #1
 800923e:	4413      	add	r3, r2
 8009240:	009b      	lsls	r3, r3, #2
 8009242:	4403      	add	r3, r0
 8009244:	330a      	adds	r3, #10
 8009246:	460a      	mov	r2, r1
 8009248:	801a      	strh	r2, [r3, #0]

	return i + 1;
 800924a:	68fb      	ldr	r3, [r7, #12]
 800924c:	3301      	adds	r3, #1
}
 800924e:	4618      	mov	r0, r3
 8009250:	3714      	adds	r7, #20
 8009252:	46bd      	mov	sp, r7
 8009254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009258:	4770      	bx	lr
 800925a:	bf00      	nop
 800925c:	20000230 	.word	0x20000230

08009260 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 8009260:	b480      	push	{r7}
 8009262:	b085      	sub	sp, #20
 8009264:	af00      	add	r7, sp, #0
 8009266:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	3b01      	subs	r3, #1
 800926c:	607b      	str	r3, [r7, #4]
 800926e:	687b      	ldr	r3, [r7, #4]
 8009270:	2b01      	cmp	r3, #1
 8009272:	d82e      	bhi.n	80092d2 <dec_lock+0x72>
		n = Files[i].ctr;
 8009274:	491b      	ldr	r1, [pc, #108]	; (80092e4 <dec_lock+0x84>)
 8009276:	687a      	ldr	r2, [r7, #4]
 8009278:	4613      	mov	r3, r2
 800927a:	005b      	lsls	r3, r3, #1
 800927c:	4413      	add	r3, r2
 800927e:	009b      	lsls	r3, r3, #2
 8009280:	440b      	add	r3, r1
 8009282:	330a      	adds	r3, #10
 8009284:	881b      	ldrh	r3, [r3, #0]
 8009286:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 8009288:	89fb      	ldrh	r3, [r7, #14]
 800928a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800928e:	d101      	bne.n	8009294 <dec_lock+0x34>
 8009290:	2300      	movs	r3, #0
 8009292:	81fb      	strh	r3, [r7, #14]
		if (n) n--;					/* Decrement read mode open count */
 8009294:	89fb      	ldrh	r3, [r7, #14]
 8009296:	2b00      	cmp	r3, #0
 8009298:	d002      	beq.n	80092a0 <dec_lock+0x40>
 800929a:	89fb      	ldrh	r3, [r7, #14]
 800929c:	3b01      	subs	r3, #1
 800929e:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 80092a0:	4910      	ldr	r1, [pc, #64]	; (80092e4 <dec_lock+0x84>)
 80092a2:	687a      	ldr	r2, [r7, #4]
 80092a4:	4613      	mov	r3, r2
 80092a6:	005b      	lsls	r3, r3, #1
 80092a8:	4413      	add	r3, r2
 80092aa:	009b      	lsls	r3, r3, #2
 80092ac:	440b      	add	r3, r1
 80092ae:	330a      	adds	r3, #10
 80092b0:	89fa      	ldrh	r2, [r7, #14]
 80092b2:	801a      	strh	r2, [r3, #0]
		if (!n) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 80092b4:	89fb      	ldrh	r3, [r7, #14]
 80092b6:	2b00      	cmp	r3, #0
 80092b8:	d108      	bne.n	80092cc <dec_lock+0x6c>
 80092ba:	490a      	ldr	r1, [pc, #40]	; (80092e4 <dec_lock+0x84>)
 80092bc:	687a      	ldr	r2, [r7, #4]
 80092be:	4613      	mov	r3, r2
 80092c0:	005b      	lsls	r3, r3, #1
 80092c2:	4413      	add	r3, r2
 80092c4:	009b      	lsls	r3, r3, #2
 80092c6:	440b      	add	r3, r1
 80092c8:	2200      	movs	r2, #0
 80092ca:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 80092cc:	2300      	movs	r3, #0
 80092ce:	737b      	strb	r3, [r7, #13]
 80092d0:	e001      	b.n	80092d6 <dec_lock+0x76>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 80092d2:	2302      	movs	r3, #2
 80092d4:	737b      	strb	r3, [r7, #13]
	}
	return res;
 80092d6:	7b7b      	ldrb	r3, [r7, #13]
}
 80092d8:	4618      	mov	r0, r3
 80092da:	3714      	adds	r7, #20
 80092dc:	46bd      	mov	sp, r7
 80092de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092e2:	4770      	bx	lr
 80092e4:	20000230 	.word	0x20000230

080092e8 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 80092e8:	b480      	push	{r7}
 80092ea:	b085      	sub	sp, #20
 80092ec:	af00      	add	r7, sp, #0
 80092ee:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 80092f0:	2300      	movs	r3, #0
 80092f2:	60fb      	str	r3, [r7, #12]
 80092f4:	e016      	b.n	8009324 <clear_lock+0x3c>
		if (Files[i].fs == fs) Files[i].fs = 0;
 80092f6:	4910      	ldr	r1, [pc, #64]	; (8009338 <clear_lock+0x50>)
 80092f8:	68fa      	ldr	r2, [r7, #12]
 80092fa:	4613      	mov	r3, r2
 80092fc:	005b      	lsls	r3, r3, #1
 80092fe:	4413      	add	r3, r2
 8009300:	009b      	lsls	r3, r3, #2
 8009302:	440b      	add	r3, r1
 8009304:	681b      	ldr	r3, [r3, #0]
 8009306:	687a      	ldr	r2, [r7, #4]
 8009308:	429a      	cmp	r2, r3
 800930a:	d108      	bne.n	800931e <clear_lock+0x36>
 800930c:	490a      	ldr	r1, [pc, #40]	; (8009338 <clear_lock+0x50>)
 800930e:	68fa      	ldr	r2, [r7, #12]
 8009310:	4613      	mov	r3, r2
 8009312:	005b      	lsls	r3, r3, #1
 8009314:	4413      	add	r3, r2
 8009316:	009b      	lsls	r3, r3, #2
 8009318:	440b      	add	r3, r1
 800931a:	2200      	movs	r2, #0
 800931c:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 800931e:	68fb      	ldr	r3, [r7, #12]
 8009320:	3301      	adds	r3, #1
 8009322:	60fb      	str	r3, [r7, #12]
 8009324:	68fb      	ldr	r3, [r7, #12]
 8009326:	2b01      	cmp	r3, #1
 8009328:	d9e5      	bls.n	80092f6 <clear_lock+0xe>
	}
}
 800932a:	bf00      	nop
 800932c:	bf00      	nop
 800932e:	3714      	adds	r7, #20
 8009330:	46bd      	mov	sp, r7
 8009332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009336:	4770      	bx	lr
 8009338:	20000230 	.word	0x20000230

0800933c <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (
	FATFS* fs		/* File system object */
)
{
 800933c:	b580      	push	{r7, lr}
 800933e:	b086      	sub	sp, #24
 8009340:	af00      	add	r7, sp, #0
 8009342:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8009344:	2300      	movs	r3, #0
 8009346:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8009348:	687b      	ldr	r3, [r7, #4]
 800934a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800934e:	3304      	adds	r3, #4
 8009350:	781b      	ldrb	r3, [r3, #0]
 8009352:	2b00      	cmp	r3, #0
 8009354:	d047      	beq.n	80093e6 <sync_window+0xaa>
		wsect = fs->winsect;	/* Current sector number */
 8009356:	687b      	ldr	r3, [r7, #4]
 8009358:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 800935c:	330c      	adds	r3, #12
 800935e:	681b      	ldr	r3, [r3, #0]
 8009360:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win.d8, wsect, 1) != RES_OK) {
 8009362:	687b      	ldr	r3, [r7, #4]
 8009364:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009368:	3301      	adds	r3, #1
 800936a:	7818      	ldrb	r0, [r3, #0]
 800936c:	6879      	ldr	r1, [r7, #4]
 800936e:	2301      	movs	r3, #1
 8009370:	697a      	ldr	r2, [r7, #20]
 8009372:	f7ff fd63 	bl	8008e3c <disk_write>
 8009376:	4603      	mov	r3, r0
 8009378:	2b00      	cmp	r3, #0
 800937a:	d002      	beq.n	8009382 <sync_window+0x46>
			res = FR_DISK_ERR;
 800937c:	2301      	movs	r3, #1
 800937e:	73fb      	strb	r3, [r7, #15]
 8009380:	e031      	b.n	80093e6 <sync_window+0xaa>
		} else {
			fs->wflag = 0;
 8009382:	687b      	ldr	r3, [r7, #4]
 8009384:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009388:	3304      	adds	r3, #4
 800938a:	2200      	movs	r2, #0
 800938c:	701a      	strb	r2, [r3, #0]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800938e:	687b      	ldr	r3, [r7, #4]
 8009390:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 8009394:	681b      	ldr	r3, [r3, #0]
 8009396:	697a      	ldr	r2, [r7, #20]
 8009398:	1ad2      	subs	r2, r2, r3
 800939a:	687b      	ldr	r3, [r7, #4]
 800939c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80093a0:	3318      	adds	r3, #24
 80093a2:	681b      	ldr	r3, [r3, #0]
 80093a4:	429a      	cmp	r2, r3
 80093a6:	d21e      	bcs.n	80093e6 <sync_window+0xaa>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 80093a8:	687b      	ldr	r3, [r7, #4]
 80093aa:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80093ae:	3303      	adds	r3, #3
 80093b0:	781b      	ldrb	r3, [r3, #0]
 80093b2:	613b      	str	r3, [r7, #16]
 80093b4:	e014      	b.n	80093e0 <sync_window+0xa4>
					wsect += fs->fsize;
 80093b6:	687b      	ldr	r3, [r7, #4]
 80093b8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80093bc:	3318      	adds	r3, #24
 80093be:	681b      	ldr	r3, [r3, #0]
 80093c0:	697a      	ldr	r2, [r7, #20]
 80093c2:	4413      	add	r3, r2
 80093c4:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win.d8, wsect, 1);
 80093c6:	687b      	ldr	r3, [r7, #4]
 80093c8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80093cc:	3301      	adds	r3, #1
 80093ce:	7818      	ldrb	r0, [r3, #0]
 80093d0:	6879      	ldr	r1, [r7, #4]
 80093d2:	2301      	movs	r3, #1
 80093d4:	697a      	ldr	r2, [r7, #20]
 80093d6:	f7ff fd31 	bl	8008e3c <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 80093da:	693b      	ldr	r3, [r7, #16]
 80093dc:	3b01      	subs	r3, #1
 80093de:	613b      	str	r3, [r7, #16]
 80093e0:	693b      	ldr	r3, [r7, #16]
 80093e2:	2b01      	cmp	r3, #1
 80093e4:	d8e7      	bhi.n	80093b6 <sync_window+0x7a>
				}
			}
		}
	}
	return res;
 80093e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80093e8:	4618      	mov	r0, r3
 80093ea:	3718      	adds	r7, #24
 80093ec:	46bd      	mov	sp, r7
 80093ee:	bd80      	pop	{r7, pc}

080093f0 <move_window>:
static
FRESULT move_window (
	FATFS* fs,		/* File system object */
	DWORD sector	/* Sector number to make appearance in the fs->win[].d8 */
)
{
 80093f0:	b580      	push	{r7, lr}
 80093f2:	b084      	sub	sp, #16
 80093f4:	af00      	add	r7, sp, #0
 80093f6:	6078      	str	r0, [r7, #4]
 80093f8:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 80093fa:	2300      	movs	r3, #0
 80093fc:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 80093fe:	687b      	ldr	r3, [r7, #4]
 8009400:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 8009404:	330c      	adds	r3, #12
 8009406:	681b      	ldr	r3, [r3, #0]
 8009408:	683a      	ldr	r2, [r7, #0]
 800940a:	429a      	cmp	r2, r3
 800940c:	d01f      	beq.n	800944e <move_window+0x5e>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 800940e:	6878      	ldr	r0, [r7, #4]
 8009410:	f7ff ff94 	bl	800933c <sync_window>
 8009414:	4603      	mov	r3, r0
 8009416:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 8009418:	7bfb      	ldrb	r3, [r7, #15]
 800941a:	2b00      	cmp	r3, #0
 800941c:	d117      	bne.n	800944e <move_window+0x5e>
			if (disk_read(fs->drv, fs->win.d8, sector, 1) != RES_OK) {
 800941e:	687b      	ldr	r3, [r7, #4]
 8009420:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009424:	3301      	adds	r3, #1
 8009426:	7818      	ldrb	r0, [r3, #0]
 8009428:	6879      	ldr	r1, [r7, #4]
 800942a:	2301      	movs	r3, #1
 800942c:	683a      	ldr	r2, [r7, #0]
 800942e:	f7ff fce5 	bl	8008dfc <disk_read>
 8009432:	4603      	mov	r3, r0
 8009434:	2b00      	cmp	r3, #0
 8009436:	d004      	beq.n	8009442 <move_window+0x52>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8009438:	f04f 33ff 	mov.w	r3, #4294967295
 800943c:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 800943e:	2301      	movs	r3, #1
 8009440:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 8009442:	687b      	ldr	r3, [r7, #4]
 8009444:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 8009448:	330c      	adds	r3, #12
 800944a:	683a      	ldr	r2, [r7, #0]
 800944c:	601a      	str	r2, [r3, #0]
		}
	}
	return res;
 800944e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009450:	4618      	mov	r0, r3
 8009452:	3710      	adds	r7, #16
 8009454:	46bd      	mov	sp, r7
 8009456:	bd80      	pop	{r7, pc}

08009458 <sync_fs>:
#if !_FS_READONLY
static
FRESULT sync_fs (	/* FR_OK: successful, FR_DISK_ERR: failed */
	FATFS* fs		/* File system object */
)
{
 8009458:	b580      	push	{r7, lr}
 800945a:	b084      	sub	sp, #16
 800945c:	af00      	add	r7, sp, #0
 800945e:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 8009460:	6878      	ldr	r0, [r7, #4]
 8009462:	f7ff ff6b 	bl	800933c <sync_window>
 8009466:	4603      	mov	r3, r0
 8009468:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800946a:	7bfb      	ldrb	r3, [r7, #15]
 800946c:	2b00      	cmp	r3, #0
 800946e:	f040 80bd 	bne.w	80095ec <sync_fs+0x194>
		/* Update FSINFO sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8009472:	687b      	ldr	r3, [r7, #4]
 8009474:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009478:	781b      	ldrb	r3, [r3, #0]
 800947a:	2b03      	cmp	r3, #3
 800947c:	f040 80a7 	bne.w	80095ce <sync_fs+0x176>
 8009480:	687b      	ldr	r3, [r7, #4]
 8009482:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009486:	3305      	adds	r3, #5
 8009488:	781b      	ldrb	r3, [r3, #0]
 800948a:	2b01      	cmp	r3, #1
 800948c:	f040 809f 	bne.w	80095ce <sync_fs+0x176>
			/* Create FSINFO structure */
			mem_set(fs->win.d8, 0, SS(fs));
 8009490:	6878      	ldr	r0, [r7, #4]
 8009492:	687b      	ldr	r3, [r7, #4]
 8009494:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009498:	330a      	adds	r3, #10
 800949a:	881b      	ldrh	r3, [r3, #0]
 800949c:	461a      	mov	r2, r3
 800949e:	2100      	movs	r1, #0
 80094a0:	f7ff fd29 	bl	8008ef6 <mem_set>
			ST_WORD(fs->win.d8 + BS_55AA, 0xAA55);
 80094a4:	687b      	ldr	r3, [r7, #4]
 80094a6:	2255      	movs	r2, #85	; 0x55
 80094a8:	f883 21fe 	strb.w	r2, [r3, #510]	; 0x1fe
 80094ac:	687b      	ldr	r3, [r7, #4]
 80094ae:	22aa      	movs	r2, #170	; 0xaa
 80094b0:	f883 21ff 	strb.w	r2, [r3, #511]	; 0x1ff
			ST_DWORD(fs->win.d8 + FSI_LeadSig, 0x41615252);
 80094b4:	687b      	ldr	r3, [r7, #4]
 80094b6:	2252      	movs	r2, #82	; 0x52
 80094b8:	701a      	strb	r2, [r3, #0]
 80094ba:	687b      	ldr	r3, [r7, #4]
 80094bc:	2252      	movs	r2, #82	; 0x52
 80094be:	705a      	strb	r2, [r3, #1]
 80094c0:	687b      	ldr	r3, [r7, #4]
 80094c2:	2261      	movs	r2, #97	; 0x61
 80094c4:	709a      	strb	r2, [r3, #2]
 80094c6:	687b      	ldr	r3, [r7, #4]
 80094c8:	2241      	movs	r2, #65	; 0x41
 80094ca:	70da      	strb	r2, [r3, #3]
			ST_DWORD(fs->win.d8 + FSI_StrucSig, 0x61417272);
 80094cc:	687b      	ldr	r3, [r7, #4]
 80094ce:	2272      	movs	r2, #114	; 0x72
 80094d0:	f883 21e4 	strb.w	r2, [r3, #484]	; 0x1e4
 80094d4:	687b      	ldr	r3, [r7, #4]
 80094d6:	2272      	movs	r2, #114	; 0x72
 80094d8:	f883 21e5 	strb.w	r2, [r3, #485]	; 0x1e5
 80094dc:	687b      	ldr	r3, [r7, #4]
 80094de:	2241      	movs	r2, #65	; 0x41
 80094e0:	f883 21e6 	strb.w	r2, [r3, #486]	; 0x1e6
 80094e4:	687b      	ldr	r3, [r7, #4]
 80094e6:	2261      	movs	r2, #97	; 0x61
 80094e8:	f883 21e7 	strb.w	r2, [r3, #487]	; 0x1e7
			ST_DWORD(fs->win.d8 + FSI_Free_Count, fs->free_clust);
 80094ec:	687b      	ldr	r3, [r7, #4]
 80094ee:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80094f2:	3310      	adds	r3, #16
 80094f4:	681b      	ldr	r3, [r3, #0]
 80094f6:	b2da      	uxtb	r2, r3
 80094f8:	687b      	ldr	r3, [r7, #4]
 80094fa:	f883 21e8 	strb.w	r2, [r3, #488]	; 0x1e8
 80094fe:	687b      	ldr	r3, [r7, #4]
 8009500:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009504:	3310      	adds	r3, #16
 8009506:	681b      	ldr	r3, [r3, #0]
 8009508:	b29b      	uxth	r3, r3
 800950a:	0a1b      	lsrs	r3, r3, #8
 800950c:	b29b      	uxth	r3, r3
 800950e:	b2da      	uxtb	r2, r3
 8009510:	687b      	ldr	r3, [r7, #4]
 8009512:	f883 21e9 	strb.w	r2, [r3, #489]	; 0x1e9
 8009516:	687b      	ldr	r3, [r7, #4]
 8009518:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800951c:	3310      	adds	r3, #16
 800951e:	681b      	ldr	r3, [r3, #0]
 8009520:	0c1b      	lsrs	r3, r3, #16
 8009522:	b2da      	uxtb	r2, r3
 8009524:	687b      	ldr	r3, [r7, #4]
 8009526:	f883 21ea 	strb.w	r2, [r3, #490]	; 0x1ea
 800952a:	687b      	ldr	r3, [r7, #4]
 800952c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009530:	3310      	adds	r3, #16
 8009532:	681b      	ldr	r3, [r3, #0]
 8009534:	0e1b      	lsrs	r3, r3, #24
 8009536:	b2da      	uxtb	r2, r3
 8009538:	687b      	ldr	r3, [r7, #4]
 800953a:	f883 21eb 	strb.w	r2, [r3, #491]	; 0x1eb
			ST_DWORD(fs->win.d8 + FSI_Nxt_Free, fs->last_clust);
 800953e:	687b      	ldr	r3, [r7, #4]
 8009540:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009544:	330c      	adds	r3, #12
 8009546:	681b      	ldr	r3, [r3, #0]
 8009548:	b2da      	uxtb	r2, r3
 800954a:	687b      	ldr	r3, [r7, #4]
 800954c:	f883 21ec 	strb.w	r2, [r3, #492]	; 0x1ec
 8009550:	687b      	ldr	r3, [r7, #4]
 8009552:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009556:	330c      	adds	r3, #12
 8009558:	681b      	ldr	r3, [r3, #0]
 800955a:	b29b      	uxth	r3, r3
 800955c:	0a1b      	lsrs	r3, r3, #8
 800955e:	b29b      	uxth	r3, r3
 8009560:	b2da      	uxtb	r2, r3
 8009562:	687b      	ldr	r3, [r7, #4]
 8009564:	f883 21ed 	strb.w	r2, [r3, #493]	; 0x1ed
 8009568:	687b      	ldr	r3, [r7, #4]
 800956a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800956e:	330c      	adds	r3, #12
 8009570:	681b      	ldr	r3, [r3, #0]
 8009572:	0c1b      	lsrs	r3, r3, #16
 8009574:	b2da      	uxtb	r2, r3
 8009576:	687b      	ldr	r3, [r7, #4]
 8009578:	f883 21ee 	strb.w	r2, [r3, #494]	; 0x1ee
 800957c:	687b      	ldr	r3, [r7, #4]
 800957e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009582:	330c      	adds	r3, #12
 8009584:	681b      	ldr	r3, [r3, #0]
 8009586:	0e1b      	lsrs	r3, r3, #24
 8009588:	b2da      	uxtb	r2, r3
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	f883 21ef 	strb.w	r2, [r3, #495]	; 0x1ef
			/* Write it into the FSINFO sector */
			fs->winsect = fs->volbase + 1;
 8009590:	687b      	ldr	r3, [r7, #4]
 8009592:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009596:	331c      	adds	r3, #28
 8009598:	681b      	ldr	r3, [r3, #0]
 800959a:	1c5a      	adds	r2, r3, #1
 800959c:	687b      	ldr	r3, [r7, #4]
 800959e:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 80095a2:	330c      	adds	r3, #12
 80095a4:	601a      	str	r2, [r3, #0]
			disk_write(fs->drv, fs->win.d8, fs->winsect, 1);
 80095a6:	687b      	ldr	r3, [r7, #4]
 80095a8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80095ac:	3301      	adds	r3, #1
 80095ae:	7818      	ldrb	r0, [r3, #0]
 80095b0:	6879      	ldr	r1, [r7, #4]
 80095b2:	687b      	ldr	r3, [r7, #4]
 80095b4:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 80095b8:	330c      	adds	r3, #12
 80095ba:	681a      	ldr	r2, [r3, #0]
 80095bc:	2301      	movs	r3, #1
 80095be:	f7ff fc3d 	bl	8008e3c <disk_write>
			fs->fsi_flag = 0;
 80095c2:	687b      	ldr	r3, [r7, #4]
 80095c4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80095c8:	3305      	adds	r3, #5
 80095ca:	2200      	movs	r2, #0
 80095cc:	701a      	strb	r2, [r3, #0]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK)
 80095ce:	687b      	ldr	r3, [r7, #4]
 80095d0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80095d4:	3301      	adds	r3, #1
 80095d6:	781b      	ldrb	r3, [r3, #0]
 80095d8:	2200      	movs	r2, #0
 80095da:	2100      	movs	r1, #0
 80095dc:	4618      	mov	r0, r3
 80095de:	f7ff fc4d 	bl	8008e7c <disk_ioctl>
 80095e2:	4603      	mov	r3, r0
 80095e4:	2b00      	cmp	r3, #0
 80095e6:	d001      	beq.n	80095ec <sync_fs+0x194>
			res = FR_DISK_ERR;
 80095e8:	2301      	movs	r3, #1
 80095ea:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 80095ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80095ee:	4618      	mov	r0, r3
 80095f0:	3710      	adds	r7, #16
 80095f2:	46bd      	mov	sp, r7
 80095f4:	bd80      	pop	{r7, pc}

080095f6 <clust2sect>:

DWORD clust2sect (	/* !=0: Sector number, 0: Failed - invalid cluster# */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 80095f6:	b480      	push	{r7}
 80095f8:	b083      	sub	sp, #12
 80095fa:	af00      	add	r7, sp, #0
 80095fc:	6078      	str	r0, [r7, #4]
 80095fe:	6039      	str	r1, [r7, #0]
	clst -= 2;
 8009600:	683b      	ldr	r3, [r7, #0]
 8009602:	3b02      	subs	r3, #2
 8009604:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8009606:	687b      	ldr	r3, [r7, #4]
 8009608:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800960c:	3314      	adds	r3, #20
 800960e:	681b      	ldr	r3, [r3, #0]
 8009610:	3b02      	subs	r3, #2
 8009612:	683a      	ldr	r2, [r7, #0]
 8009614:	429a      	cmp	r2, r3
 8009616:	d301      	bcc.n	800961c <clust2sect+0x26>
 8009618:	2300      	movs	r3, #0
 800961a:	e00e      	b.n	800963a <clust2sect+0x44>
	return clst * fs->csize + fs->database;
 800961c:	687b      	ldr	r3, [r7, #4]
 800961e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009622:	3302      	adds	r3, #2
 8009624:	781b      	ldrb	r3, [r3, #0]
 8009626:	461a      	mov	r2, r3
 8009628:	683b      	ldr	r3, [r7, #0]
 800962a:	fb03 f202 	mul.w	r2, r3, r2
 800962e:	687b      	ldr	r3, [r7, #4]
 8009630:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 8009634:	3308      	adds	r3, #8
 8009636:	681b      	ldr	r3, [r3, #0]
 8009638:	4413      	add	r3, r2
}
 800963a:	4618      	mov	r0, r3
 800963c:	370c      	adds	r7, #12
 800963e:	46bd      	mov	sp, r7
 8009640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009644:	4770      	bx	lr

08009646 <get_fat>:

DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x0FFFFFFF:Cluster status */
	FATFS* fs,	/* File system object */
	DWORD clst	/* FAT index number (cluster number) to get the value */
)
{
 8009646:	b580      	push	{r7, lr}
 8009648:	b086      	sub	sp, #24
 800964a:	af00      	add	r7, sp, #0
 800964c:	6078      	str	r0, [r7, #4]
 800964e:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	BYTE *p;
	DWORD val;


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
 8009650:	683b      	ldr	r3, [r7, #0]
 8009652:	2b01      	cmp	r3, #1
 8009654:	d907      	bls.n	8009666 <get_fat+0x20>
 8009656:	687b      	ldr	r3, [r7, #4]
 8009658:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800965c:	3314      	adds	r3, #20
 800965e:	681b      	ldr	r3, [r3, #0]
 8009660:	683a      	ldr	r2, [r7, #0]
 8009662:	429a      	cmp	r2, r3
 8009664:	d302      	bcc.n	800966c <get_fat+0x26>
		val = 1;	/* Internal error */
 8009666:	2301      	movs	r3, #1
 8009668:	617b      	str	r3, [r7, #20]
 800966a:	e0ec      	b.n	8009846 <get_fat+0x200>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800966c:	f04f 33ff 	mov.w	r3, #4294967295
 8009670:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 8009672:	687b      	ldr	r3, [r7, #4]
 8009674:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009678:	781b      	ldrb	r3, [r3, #0]
 800967a:	2b03      	cmp	r3, #3
 800967c:	f000 809e 	beq.w	80097bc <get_fat+0x176>
 8009680:	2b03      	cmp	r3, #3
 8009682:	f300 80d6 	bgt.w	8009832 <get_fat+0x1ec>
 8009686:	2b01      	cmp	r3, #1
 8009688:	d002      	beq.n	8009690 <get_fat+0x4a>
 800968a:	2b02      	cmp	r3, #2
 800968c:	d063      	beq.n	8009756 <get_fat+0x110>
 800968e:	e0d0      	b.n	8009832 <get_fat+0x1ec>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8009690:	683b      	ldr	r3, [r7, #0]
 8009692:	60fb      	str	r3, [r7, #12]
 8009694:	68fb      	ldr	r3, [r7, #12]
 8009696:	085b      	lsrs	r3, r3, #1
 8009698:	68fa      	ldr	r2, [r7, #12]
 800969a:	4413      	add	r3, r2
 800969c:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800969e:	687b      	ldr	r3, [r7, #4]
 80096a0:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 80096a4:	681a      	ldr	r2, [r3, #0]
 80096a6:	687b      	ldr	r3, [r7, #4]
 80096a8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80096ac:	330a      	adds	r3, #10
 80096ae:	881b      	ldrh	r3, [r3, #0]
 80096b0:	4619      	mov	r1, r3
 80096b2:	68fb      	ldr	r3, [r7, #12]
 80096b4:	fbb3 f3f1 	udiv	r3, r3, r1
 80096b8:	4413      	add	r3, r2
 80096ba:	4619      	mov	r1, r3
 80096bc:	6878      	ldr	r0, [r7, #4]
 80096be:	f7ff fe97 	bl	80093f0 <move_window>
 80096c2:	4603      	mov	r3, r0
 80096c4:	2b00      	cmp	r3, #0
 80096c6:	f040 80b7 	bne.w	8009838 <get_fat+0x1f2>
			wc = fs->win.d8[bc++ % SS(fs)];
 80096ca:	68fb      	ldr	r3, [r7, #12]
 80096cc:	1c5a      	adds	r2, r3, #1
 80096ce:	60fa      	str	r2, [r7, #12]
 80096d0:	687a      	ldr	r2, [r7, #4]
 80096d2:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80096d6:	320a      	adds	r2, #10
 80096d8:	8812      	ldrh	r2, [r2, #0]
 80096da:	fbb3 f1f2 	udiv	r1, r3, r2
 80096de:	fb02 f201 	mul.w	r2, r2, r1
 80096e2:	1a9b      	subs	r3, r3, r2
 80096e4:	687a      	ldr	r2, [r7, #4]
 80096e6:	5cd3      	ldrb	r3, [r2, r3]
 80096e8:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80096ea:	687b      	ldr	r3, [r7, #4]
 80096ec:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 80096f0:	681a      	ldr	r2, [r3, #0]
 80096f2:	687b      	ldr	r3, [r7, #4]
 80096f4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80096f8:	330a      	adds	r3, #10
 80096fa:	881b      	ldrh	r3, [r3, #0]
 80096fc:	4619      	mov	r1, r3
 80096fe:	68fb      	ldr	r3, [r7, #12]
 8009700:	fbb3 f3f1 	udiv	r3, r3, r1
 8009704:	4413      	add	r3, r2
 8009706:	4619      	mov	r1, r3
 8009708:	6878      	ldr	r0, [r7, #4]
 800970a:	f7ff fe71 	bl	80093f0 <move_window>
 800970e:	4603      	mov	r3, r0
 8009710:	2b00      	cmp	r3, #0
 8009712:	f040 8093 	bne.w	800983c <get_fat+0x1f6>
			wc |= fs->win.d8[bc % SS(fs)] << 8;
 8009716:	687b      	ldr	r3, [r7, #4]
 8009718:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800971c:	330a      	adds	r3, #10
 800971e:	881b      	ldrh	r3, [r3, #0]
 8009720:	461a      	mov	r2, r3
 8009722:	68fb      	ldr	r3, [r7, #12]
 8009724:	fbb3 f1f2 	udiv	r1, r3, r2
 8009728:	fb02 f201 	mul.w	r2, r2, r1
 800972c:	1a9b      	subs	r3, r3, r2
 800972e:	687a      	ldr	r2, [r7, #4]
 8009730:	5cd3      	ldrb	r3, [r2, r3]
 8009732:	021b      	lsls	r3, r3, #8
 8009734:	461a      	mov	r2, r3
 8009736:	68bb      	ldr	r3, [r7, #8]
 8009738:	4313      	orrs	r3, r2
 800973a:	60bb      	str	r3, [r7, #8]
			val = clst & 1 ? wc >> 4 : (wc & 0xFFF);
 800973c:	683b      	ldr	r3, [r7, #0]
 800973e:	f003 0301 	and.w	r3, r3, #1
 8009742:	2b00      	cmp	r3, #0
 8009744:	d002      	beq.n	800974c <get_fat+0x106>
 8009746:	68bb      	ldr	r3, [r7, #8]
 8009748:	091b      	lsrs	r3, r3, #4
 800974a:	e002      	b.n	8009752 <get_fat+0x10c>
 800974c:	68bb      	ldr	r3, [r7, #8]
 800974e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8009752:	617b      	str	r3, [r7, #20]
			break;
 8009754:	e077      	b.n	8009846 <get_fat+0x200>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8009756:	687b      	ldr	r3, [r7, #4]
 8009758:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 800975c:	681a      	ldr	r2, [r3, #0]
 800975e:	687b      	ldr	r3, [r7, #4]
 8009760:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009764:	330a      	adds	r3, #10
 8009766:	881b      	ldrh	r3, [r3, #0]
 8009768:	085b      	lsrs	r3, r3, #1
 800976a:	b29b      	uxth	r3, r3
 800976c:	4619      	mov	r1, r3
 800976e:	683b      	ldr	r3, [r7, #0]
 8009770:	fbb3 f3f1 	udiv	r3, r3, r1
 8009774:	4413      	add	r3, r2
 8009776:	4619      	mov	r1, r3
 8009778:	6878      	ldr	r0, [r7, #4]
 800977a:	f7ff fe39 	bl	80093f0 <move_window>
 800977e:	4603      	mov	r3, r0
 8009780:	2b00      	cmp	r3, #0
 8009782:	d15d      	bne.n	8009840 <get_fat+0x1fa>
			p = &fs->win.d8[clst * 2 % SS(fs)];
 8009784:	683b      	ldr	r3, [r7, #0]
 8009786:	005a      	lsls	r2, r3, #1
 8009788:	687b      	ldr	r3, [r7, #4]
 800978a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800978e:	330a      	adds	r3, #10
 8009790:	881b      	ldrh	r3, [r3, #0]
 8009792:	fbb2 f1f3 	udiv	r1, r2, r3
 8009796:	fb03 f301 	mul.w	r3, r3, r1
 800979a:	1ad3      	subs	r3, r2, r3
 800979c:	687a      	ldr	r2, [r7, #4]
 800979e:	4413      	add	r3, r2
 80097a0:	613b      	str	r3, [r7, #16]
			val = LD_WORD(p);
 80097a2:	693b      	ldr	r3, [r7, #16]
 80097a4:	3301      	adds	r3, #1
 80097a6:	781b      	ldrb	r3, [r3, #0]
 80097a8:	021b      	lsls	r3, r3, #8
 80097aa:	b21a      	sxth	r2, r3
 80097ac:	693b      	ldr	r3, [r7, #16]
 80097ae:	781b      	ldrb	r3, [r3, #0]
 80097b0:	b21b      	sxth	r3, r3
 80097b2:	4313      	orrs	r3, r2
 80097b4:	b21b      	sxth	r3, r3
 80097b6:	b29b      	uxth	r3, r3
 80097b8:	617b      	str	r3, [r7, #20]
			break;
 80097ba:	e044      	b.n	8009846 <get_fat+0x200>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 80097bc:	687b      	ldr	r3, [r7, #4]
 80097be:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 80097c2:	681a      	ldr	r2, [r3, #0]
 80097c4:	687b      	ldr	r3, [r7, #4]
 80097c6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80097ca:	330a      	adds	r3, #10
 80097cc:	881b      	ldrh	r3, [r3, #0]
 80097ce:	089b      	lsrs	r3, r3, #2
 80097d0:	b29b      	uxth	r3, r3
 80097d2:	4619      	mov	r1, r3
 80097d4:	683b      	ldr	r3, [r7, #0]
 80097d6:	fbb3 f3f1 	udiv	r3, r3, r1
 80097da:	4413      	add	r3, r2
 80097dc:	4619      	mov	r1, r3
 80097de:	6878      	ldr	r0, [r7, #4]
 80097e0:	f7ff fe06 	bl	80093f0 <move_window>
 80097e4:	4603      	mov	r3, r0
 80097e6:	2b00      	cmp	r3, #0
 80097e8:	d12c      	bne.n	8009844 <get_fat+0x1fe>
			p = &fs->win.d8[clst * 4 % SS(fs)];
 80097ea:	683b      	ldr	r3, [r7, #0]
 80097ec:	009a      	lsls	r2, r3, #2
 80097ee:	687b      	ldr	r3, [r7, #4]
 80097f0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80097f4:	330a      	adds	r3, #10
 80097f6:	881b      	ldrh	r3, [r3, #0]
 80097f8:	fbb2 f1f3 	udiv	r1, r2, r3
 80097fc:	fb03 f301 	mul.w	r3, r3, r1
 8009800:	1ad3      	subs	r3, r2, r3
 8009802:	687a      	ldr	r2, [r7, #4]
 8009804:	4413      	add	r3, r2
 8009806:	613b      	str	r3, [r7, #16]
			val = LD_DWORD(p) & 0x0FFFFFFF;
 8009808:	693b      	ldr	r3, [r7, #16]
 800980a:	3303      	adds	r3, #3
 800980c:	781b      	ldrb	r3, [r3, #0]
 800980e:	061a      	lsls	r2, r3, #24
 8009810:	693b      	ldr	r3, [r7, #16]
 8009812:	3302      	adds	r3, #2
 8009814:	781b      	ldrb	r3, [r3, #0]
 8009816:	041b      	lsls	r3, r3, #16
 8009818:	4313      	orrs	r3, r2
 800981a:	693a      	ldr	r2, [r7, #16]
 800981c:	3201      	adds	r2, #1
 800981e:	7812      	ldrb	r2, [r2, #0]
 8009820:	0212      	lsls	r2, r2, #8
 8009822:	4313      	orrs	r3, r2
 8009824:	693a      	ldr	r2, [r7, #16]
 8009826:	7812      	ldrb	r2, [r2, #0]
 8009828:	4313      	orrs	r3, r2
 800982a:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800982e:	617b      	str	r3, [r7, #20]
			break;
 8009830:	e009      	b.n	8009846 <get_fat+0x200>

		default:
			val = 1;	/* Internal error */
 8009832:	2301      	movs	r3, #1
 8009834:	617b      	str	r3, [r7, #20]
 8009836:	e006      	b.n	8009846 <get_fat+0x200>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8009838:	bf00      	nop
 800983a:	e004      	b.n	8009846 <get_fat+0x200>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800983c:	bf00      	nop
 800983e:	e002      	b.n	8009846 <get_fat+0x200>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8009840:	bf00      	nop
 8009842:	e000      	b.n	8009846 <get_fat+0x200>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8009844:	bf00      	nop
		}
	}

	return val;
 8009846:	697b      	ldr	r3, [r7, #20]
}
 8009848:	4618      	mov	r0, r3
 800984a:	3718      	adds	r7, #24
 800984c:	46bd      	mov	sp, r7
 800984e:	bd80      	pop	{r7, pc}

08009850 <put_fat>:
FRESULT put_fat (
	FATFS* fs,	/* File system object */
	DWORD clst,	/* FAT index number (cluster number) to be changed */
	DWORD val	/* New value to be set to the entry */
)
{
 8009850:	b580      	push	{r7, lr}
 8009852:	b088      	sub	sp, #32
 8009854:	af00      	add	r7, sp, #0
 8009856:	60f8      	str	r0, [r7, #12]
 8009858:	60b9      	str	r1, [r7, #8]
 800985a:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res;


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
 800985c:	68bb      	ldr	r3, [r7, #8]
 800985e:	2b01      	cmp	r3, #1
 8009860:	d907      	bls.n	8009872 <put_fat+0x22>
 8009862:	68fb      	ldr	r3, [r7, #12]
 8009864:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009868:	3314      	adds	r3, #20
 800986a:	681b      	ldr	r3, [r3, #0]
 800986c:	68ba      	ldr	r2, [r7, #8]
 800986e:	429a      	cmp	r2, r3
 8009870:	d302      	bcc.n	8009878 <put_fat+0x28>
		res = FR_INT_ERR;
 8009872:	2302      	movs	r3, #2
 8009874:	77fb      	strb	r3, [r7, #31]
 8009876:	e146      	b.n	8009b06 <put_fat+0x2b6>

	} else {
		switch (fs->fs_type) {
 8009878:	68fb      	ldr	r3, [r7, #12]
 800987a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800987e:	781b      	ldrb	r3, [r3, #0]
 8009880:	2b03      	cmp	r3, #3
 8009882:	f000 80d9 	beq.w	8009a38 <put_fat+0x1e8>
 8009886:	2b03      	cmp	r3, #3
 8009888:	f300 8133 	bgt.w	8009af2 <put_fat+0x2a2>
 800988c:	2b01      	cmp	r3, #1
 800988e:	d003      	beq.n	8009898 <put_fat+0x48>
 8009890:	2b02      	cmp	r3, #2
 8009892:	f000 8095 	beq.w	80099c0 <put_fat+0x170>
 8009896:	e12c      	b.n	8009af2 <put_fat+0x2a2>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8009898:	68bb      	ldr	r3, [r7, #8]
 800989a:	617b      	str	r3, [r7, #20]
 800989c:	697b      	ldr	r3, [r7, #20]
 800989e:	085b      	lsrs	r3, r3, #1
 80098a0:	697a      	ldr	r2, [r7, #20]
 80098a2:	4413      	add	r3, r2
 80098a4:	617b      	str	r3, [r7, #20]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 80098a6:	68fb      	ldr	r3, [r7, #12]
 80098a8:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 80098ac:	681a      	ldr	r2, [r3, #0]
 80098ae:	68fb      	ldr	r3, [r7, #12]
 80098b0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80098b4:	330a      	adds	r3, #10
 80098b6:	881b      	ldrh	r3, [r3, #0]
 80098b8:	4619      	mov	r1, r3
 80098ba:	697b      	ldr	r3, [r7, #20]
 80098bc:	fbb3 f3f1 	udiv	r3, r3, r1
 80098c0:	4413      	add	r3, r2
 80098c2:	4619      	mov	r1, r3
 80098c4:	68f8      	ldr	r0, [r7, #12]
 80098c6:	f7ff fd93 	bl	80093f0 <move_window>
 80098ca:	4603      	mov	r3, r0
 80098cc:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80098ce:	7ffb      	ldrb	r3, [r7, #31]
 80098d0:	2b00      	cmp	r3, #0
 80098d2:	f040 8111 	bne.w	8009af8 <put_fat+0x2a8>
			p = &fs->win.d8[bc++ % SS(fs)];
 80098d6:	697b      	ldr	r3, [r7, #20]
 80098d8:	1c5a      	adds	r2, r3, #1
 80098da:	617a      	str	r2, [r7, #20]
 80098dc:	68fa      	ldr	r2, [r7, #12]
 80098de:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80098e2:	320a      	adds	r2, #10
 80098e4:	8812      	ldrh	r2, [r2, #0]
 80098e6:	fbb3 f1f2 	udiv	r1, r3, r2
 80098ea:	fb02 f201 	mul.w	r2, r2, r1
 80098ee:	1a9b      	subs	r3, r3, r2
 80098f0:	68fa      	ldr	r2, [r7, #12]
 80098f2:	4413      	add	r3, r2
 80098f4:	61bb      	str	r3, [r7, #24]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 80098f6:	68bb      	ldr	r3, [r7, #8]
 80098f8:	f003 0301 	and.w	r3, r3, #1
 80098fc:	2b00      	cmp	r3, #0
 80098fe:	d00d      	beq.n	800991c <put_fat+0xcc>
 8009900:	69bb      	ldr	r3, [r7, #24]
 8009902:	781b      	ldrb	r3, [r3, #0]
 8009904:	b25b      	sxtb	r3, r3
 8009906:	f003 030f 	and.w	r3, r3, #15
 800990a:	b25a      	sxtb	r2, r3
 800990c:	687b      	ldr	r3, [r7, #4]
 800990e:	b2db      	uxtb	r3, r3
 8009910:	011b      	lsls	r3, r3, #4
 8009912:	b25b      	sxtb	r3, r3
 8009914:	4313      	orrs	r3, r2
 8009916:	b25b      	sxtb	r3, r3
 8009918:	b2db      	uxtb	r3, r3
 800991a:	e001      	b.n	8009920 <put_fat+0xd0>
 800991c:	687b      	ldr	r3, [r7, #4]
 800991e:	b2db      	uxtb	r3, r3
 8009920:	69ba      	ldr	r2, [r7, #24]
 8009922:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8009924:	68fb      	ldr	r3, [r7, #12]
 8009926:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800992a:	3304      	adds	r3, #4
 800992c:	2201      	movs	r2, #1
 800992e:	701a      	strb	r2, [r3, #0]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8009930:	68fb      	ldr	r3, [r7, #12]
 8009932:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 8009936:	681a      	ldr	r2, [r3, #0]
 8009938:	68fb      	ldr	r3, [r7, #12]
 800993a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800993e:	330a      	adds	r3, #10
 8009940:	881b      	ldrh	r3, [r3, #0]
 8009942:	4619      	mov	r1, r3
 8009944:	697b      	ldr	r3, [r7, #20]
 8009946:	fbb3 f3f1 	udiv	r3, r3, r1
 800994a:	4413      	add	r3, r2
 800994c:	4619      	mov	r1, r3
 800994e:	68f8      	ldr	r0, [r7, #12]
 8009950:	f7ff fd4e 	bl	80093f0 <move_window>
 8009954:	4603      	mov	r3, r0
 8009956:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8009958:	7ffb      	ldrb	r3, [r7, #31]
 800995a:	2b00      	cmp	r3, #0
 800995c:	f040 80ce 	bne.w	8009afc <put_fat+0x2ac>
			p = &fs->win.d8[bc % SS(fs)];
 8009960:	68fb      	ldr	r3, [r7, #12]
 8009962:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009966:	330a      	adds	r3, #10
 8009968:	881b      	ldrh	r3, [r3, #0]
 800996a:	461a      	mov	r2, r3
 800996c:	697b      	ldr	r3, [r7, #20]
 800996e:	fbb3 f1f2 	udiv	r1, r3, r2
 8009972:	fb02 f201 	mul.w	r2, r2, r1
 8009976:	1a9b      	subs	r3, r3, r2
 8009978:	68fa      	ldr	r2, [r7, #12]
 800997a:	4413      	add	r3, r2
 800997c:	61bb      	str	r3, [r7, #24]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800997e:	68bb      	ldr	r3, [r7, #8]
 8009980:	f003 0301 	and.w	r3, r3, #1
 8009984:	2b00      	cmp	r3, #0
 8009986:	d003      	beq.n	8009990 <put_fat+0x140>
 8009988:	687b      	ldr	r3, [r7, #4]
 800998a:	091b      	lsrs	r3, r3, #4
 800998c:	b2db      	uxtb	r3, r3
 800998e:	e00e      	b.n	80099ae <put_fat+0x15e>
 8009990:	69bb      	ldr	r3, [r7, #24]
 8009992:	781b      	ldrb	r3, [r3, #0]
 8009994:	b25b      	sxtb	r3, r3
 8009996:	f023 030f 	bic.w	r3, r3, #15
 800999a:	b25a      	sxtb	r2, r3
 800999c:	687b      	ldr	r3, [r7, #4]
 800999e:	0a1b      	lsrs	r3, r3, #8
 80099a0:	b25b      	sxtb	r3, r3
 80099a2:	f003 030f 	and.w	r3, r3, #15
 80099a6:	b25b      	sxtb	r3, r3
 80099a8:	4313      	orrs	r3, r2
 80099aa:	b25b      	sxtb	r3, r3
 80099ac:	b2db      	uxtb	r3, r3
 80099ae:	69ba      	ldr	r2, [r7, #24]
 80099b0:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 80099b2:	68fb      	ldr	r3, [r7, #12]
 80099b4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80099b8:	3304      	adds	r3, #4
 80099ba:	2201      	movs	r2, #1
 80099bc:	701a      	strb	r2, [r3, #0]
			break;
 80099be:	e0a2      	b.n	8009b06 <put_fat+0x2b6>

		case FS_FAT16 :
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 80099c0:	68fb      	ldr	r3, [r7, #12]
 80099c2:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 80099c6:	681a      	ldr	r2, [r3, #0]
 80099c8:	68fb      	ldr	r3, [r7, #12]
 80099ca:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80099ce:	330a      	adds	r3, #10
 80099d0:	881b      	ldrh	r3, [r3, #0]
 80099d2:	085b      	lsrs	r3, r3, #1
 80099d4:	b29b      	uxth	r3, r3
 80099d6:	4619      	mov	r1, r3
 80099d8:	68bb      	ldr	r3, [r7, #8]
 80099da:	fbb3 f3f1 	udiv	r3, r3, r1
 80099de:	4413      	add	r3, r2
 80099e0:	4619      	mov	r1, r3
 80099e2:	68f8      	ldr	r0, [r7, #12]
 80099e4:	f7ff fd04 	bl	80093f0 <move_window>
 80099e8:	4603      	mov	r3, r0
 80099ea:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80099ec:	7ffb      	ldrb	r3, [r7, #31]
 80099ee:	2b00      	cmp	r3, #0
 80099f0:	f040 8086 	bne.w	8009b00 <put_fat+0x2b0>
			p = &fs->win.d8[clst * 2 % SS(fs)];
 80099f4:	68bb      	ldr	r3, [r7, #8]
 80099f6:	005a      	lsls	r2, r3, #1
 80099f8:	68fb      	ldr	r3, [r7, #12]
 80099fa:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80099fe:	330a      	adds	r3, #10
 8009a00:	881b      	ldrh	r3, [r3, #0]
 8009a02:	fbb2 f1f3 	udiv	r1, r2, r3
 8009a06:	fb03 f301 	mul.w	r3, r3, r1
 8009a0a:	1ad3      	subs	r3, r2, r3
 8009a0c:	68fa      	ldr	r2, [r7, #12]
 8009a0e:	4413      	add	r3, r2
 8009a10:	61bb      	str	r3, [r7, #24]
			ST_WORD(p, (WORD)val);
 8009a12:	687b      	ldr	r3, [r7, #4]
 8009a14:	b2da      	uxtb	r2, r3
 8009a16:	69bb      	ldr	r3, [r7, #24]
 8009a18:	701a      	strb	r2, [r3, #0]
 8009a1a:	687b      	ldr	r3, [r7, #4]
 8009a1c:	b29b      	uxth	r3, r3
 8009a1e:	0a1b      	lsrs	r3, r3, #8
 8009a20:	b29a      	uxth	r2, r3
 8009a22:	69bb      	ldr	r3, [r7, #24]
 8009a24:	3301      	adds	r3, #1
 8009a26:	b2d2      	uxtb	r2, r2
 8009a28:	701a      	strb	r2, [r3, #0]
			fs->wflag = 1;
 8009a2a:	68fb      	ldr	r3, [r7, #12]
 8009a2c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009a30:	3304      	adds	r3, #4
 8009a32:	2201      	movs	r2, #1
 8009a34:	701a      	strb	r2, [r3, #0]
			break;
 8009a36:	e066      	b.n	8009b06 <put_fat+0x2b6>

		case FS_FAT32 :
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8009a38:	68fb      	ldr	r3, [r7, #12]
 8009a3a:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 8009a3e:	681a      	ldr	r2, [r3, #0]
 8009a40:	68fb      	ldr	r3, [r7, #12]
 8009a42:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009a46:	330a      	adds	r3, #10
 8009a48:	881b      	ldrh	r3, [r3, #0]
 8009a4a:	089b      	lsrs	r3, r3, #2
 8009a4c:	b29b      	uxth	r3, r3
 8009a4e:	4619      	mov	r1, r3
 8009a50:	68bb      	ldr	r3, [r7, #8]
 8009a52:	fbb3 f3f1 	udiv	r3, r3, r1
 8009a56:	4413      	add	r3, r2
 8009a58:	4619      	mov	r1, r3
 8009a5a:	68f8      	ldr	r0, [r7, #12]
 8009a5c:	f7ff fcc8 	bl	80093f0 <move_window>
 8009a60:	4603      	mov	r3, r0
 8009a62:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8009a64:	7ffb      	ldrb	r3, [r7, #31]
 8009a66:	2b00      	cmp	r3, #0
 8009a68:	d14c      	bne.n	8009b04 <put_fat+0x2b4>
			p = &fs->win.d8[clst * 4 % SS(fs)];
 8009a6a:	68bb      	ldr	r3, [r7, #8]
 8009a6c:	009a      	lsls	r2, r3, #2
 8009a6e:	68fb      	ldr	r3, [r7, #12]
 8009a70:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009a74:	330a      	adds	r3, #10
 8009a76:	881b      	ldrh	r3, [r3, #0]
 8009a78:	fbb2 f1f3 	udiv	r1, r2, r3
 8009a7c:	fb03 f301 	mul.w	r3, r3, r1
 8009a80:	1ad3      	subs	r3, r2, r3
 8009a82:	68fa      	ldr	r2, [r7, #12]
 8009a84:	4413      	add	r3, r2
 8009a86:	61bb      	str	r3, [r7, #24]
			val |= LD_DWORD(p) & 0xF0000000;
 8009a88:	69bb      	ldr	r3, [r7, #24]
 8009a8a:	3303      	adds	r3, #3
 8009a8c:	781b      	ldrb	r3, [r3, #0]
 8009a8e:	061a      	lsls	r2, r3, #24
 8009a90:	69bb      	ldr	r3, [r7, #24]
 8009a92:	3302      	adds	r3, #2
 8009a94:	781b      	ldrb	r3, [r3, #0]
 8009a96:	041b      	lsls	r3, r3, #16
 8009a98:	4313      	orrs	r3, r2
 8009a9a:	69ba      	ldr	r2, [r7, #24]
 8009a9c:	3201      	adds	r2, #1
 8009a9e:	7812      	ldrb	r2, [r2, #0]
 8009aa0:	0212      	lsls	r2, r2, #8
 8009aa2:	4313      	orrs	r3, r2
 8009aa4:	69ba      	ldr	r2, [r7, #24]
 8009aa6:	7812      	ldrb	r2, [r2, #0]
 8009aa8:	4313      	orrs	r3, r2
 8009aaa:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8009aae:	687a      	ldr	r2, [r7, #4]
 8009ab0:	4313      	orrs	r3, r2
 8009ab2:	607b      	str	r3, [r7, #4]
			ST_DWORD(p, val);
 8009ab4:	687b      	ldr	r3, [r7, #4]
 8009ab6:	b2da      	uxtb	r2, r3
 8009ab8:	69bb      	ldr	r3, [r7, #24]
 8009aba:	701a      	strb	r2, [r3, #0]
 8009abc:	687b      	ldr	r3, [r7, #4]
 8009abe:	b29b      	uxth	r3, r3
 8009ac0:	0a1b      	lsrs	r3, r3, #8
 8009ac2:	b29a      	uxth	r2, r3
 8009ac4:	69bb      	ldr	r3, [r7, #24]
 8009ac6:	3301      	adds	r3, #1
 8009ac8:	b2d2      	uxtb	r2, r2
 8009aca:	701a      	strb	r2, [r3, #0]
 8009acc:	687b      	ldr	r3, [r7, #4]
 8009ace:	0c1a      	lsrs	r2, r3, #16
 8009ad0:	69bb      	ldr	r3, [r7, #24]
 8009ad2:	3302      	adds	r3, #2
 8009ad4:	b2d2      	uxtb	r2, r2
 8009ad6:	701a      	strb	r2, [r3, #0]
 8009ad8:	687b      	ldr	r3, [r7, #4]
 8009ada:	0e1a      	lsrs	r2, r3, #24
 8009adc:	69bb      	ldr	r3, [r7, #24]
 8009ade:	3303      	adds	r3, #3
 8009ae0:	b2d2      	uxtb	r2, r2
 8009ae2:	701a      	strb	r2, [r3, #0]
			fs->wflag = 1;
 8009ae4:	68fb      	ldr	r3, [r7, #12]
 8009ae6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009aea:	3304      	adds	r3, #4
 8009aec:	2201      	movs	r2, #1
 8009aee:	701a      	strb	r2, [r3, #0]
			break;
 8009af0:	e009      	b.n	8009b06 <put_fat+0x2b6>

		default :
			res = FR_INT_ERR;
 8009af2:	2302      	movs	r3, #2
 8009af4:	77fb      	strb	r3, [r7, #31]
 8009af6:	e006      	b.n	8009b06 <put_fat+0x2b6>
			if (res != FR_OK) break;
 8009af8:	bf00      	nop
 8009afa:	e004      	b.n	8009b06 <put_fat+0x2b6>
			if (res != FR_OK) break;
 8009afc:	bf00      	nop
 8009afe:	e002      	b.n	8009b06 <put_fat+0x2b6>
			if (res != FR_OK) break;
 8009b00:	bf00      	nop
 8009b02:	e000      	b.n	8009b06 <put_fat+0x2b6>
			if (res != FR_OK) break;
 8009b04:	bf00      	nop
		}
	}

	return res;
 8009b06:	7ffb      	ldrb	r3, [r7, #31]
}
 8009b08:	4618      	mov	r0, r3
 8009b0a:	3720      	adds	r7, #32
 8009b0c:	46bd      	mov	sp, r7
 8009b0e:	bd80      	pop	{r7, pc}

08009b10 <remove_chain>:
static
FRESULT remove_chain (
	FATFS* fs,			/* File system object */
	DWORD clst			/* Cluster# to remove a chain from */
)
{
 8009b10:	b580      	push	{r7, lr}
 8009b12:	b084      	sub	sp, #16
 8009b14:	af00      	add	r7, sp, #0
 8009b16:	6078      	str	r0, [r7, #4]
 8009b18:	6039      	str	r1, [r7, #0]
	DWORD nxt;
#if _USE_TRIM
	DWORD scl = clst, ecl = clst, rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
 8009b1a:	683b      	ldr	r3, [r7, #0]
 8009b1c:	2b01      	cmp	r3, #1
 8009b1e:	d907      	bls.n	8009b30 <remove_chain+0x20>
 8009b20:	687b      	ldr	r3, [r7, #4]
 8009b22:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009b26:	3314      	adds	r3, #20
 8009b28:	681b      	ldr	r3, [r3, #0]
 8009b2a:	683a      	ldr	r2, [r7, #0]
 8009b2c:	429a      	cmp	r2, r3
 8009b2e:	d302      	bcc.n	8009b36 <remove_chain+0x26>
		res = FR_INT_ERR;
 8009b30:	2302      	movs	r3, #2
 8009b32:	73fb      	strb	r3, [r7, #15]
 8009b34:	e04f      	b.n	8009bd6 <remove_chain+0xc6>

	} else {
		res = FR_OK;
 8009b36:	2300      	movs	r3, #0
 8009b38:	73fb      	strb	r3, [r7, #15]
		while (clst < fs->n_fatent) {			/* Not a last link? */
 8009b3a:	e040      	b.n	8009bbe <remove_chain+0xae>
			nxt = get_fat(fs, clst);			/* Get cluster status */
 8009b3c:	6839      	ldr	r1, [r7, #0]
 8009b3e:	6878      	ldr	r0, [r7, #4]
 8009b40:	f7ff fd81 	bl	8009646 <get_fat>
 8009b44:	60b8      	str	r0, [r7, #8]
			if (nxt == 0) break;				/* Empty cluster? */
 8009b46:	68bb      	ldr	r3, [r7, #8]
 8009b48:	2b00      	cmp	r3, #0
 8009b4a:	d041      	beq.n	8009bd0 <remove_chain+0xc0>
			if (nxt == 1) { res = FR_INT_ERR; break; }	/* Internal error? */
 8009b4c:	68bb      	ldr	r3, [r7, #8]
 8009b4e:	2b01      	cmp	r3, #1
 8009b50:	d102      	bne.n	8009b58 <remove_chain+0x48>
 8009b52:	2302      	movs	r3, #2
 8009b54:	73fb      	strb	r3, [r7, #15]
 8009b56:	e03e      	b.n	8009bd6 <remove_chain+0xc6>
			if (nxt == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }	/* Disk error? */
 8009b58:	68bb      	ldr	r3, [r7, #8]
 8009b5a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009b5e:	d102      	bne.n	8009b66 <remove_chain+0x56>
 8009b60:	2301      	movs	r3, #1
 8009b62:	73fb      	strb	r3, [r7, #15]
 8009b64:	e037      	b.n	8009bd6 <remove_chain+0xc6>
			res = put_fat(fs, clst, 0);			/* Mark the cluster "empty" */
 8009b66:	2200      	movs	r2, #0
 8009b68:	6839      	ldr	r1, [r7, #0]
 8009b6a:	6878      	ldr	r0, [r7, #4]
 8009b6c:	f7ff fe70 	bl	8009850 <put_fat>
 8009b70:	4603      	mov	r3, r0
 8009b72:	73fb      	strb	r3, [r7, #15]
			if (res != FR_OK) break;
 8009b74:	7bfb      	ldrb	r3, [r7, #15]
 8009b76:	2b00      	cmp	r3, #0
 8009b78:	d12c      	bne.n	8009bd4 <remove_chain+0xc4>
			if (fs->free_clust != 0xFFFFFFFF) {	/* Update FSINFO */
 8009b7a:	687b      	ldr	r3, [r7, #4]
 8009b7c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009b80:	3310      	adds	r3, #16
 8009b82:	681b      	ldr	r3, [r3, #0]
 8009b84:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009b88:	d017      	beq.n	8009bba <remove_chain+0xaa>
				fs->free_clust++;
 8009b8a:	687b      	ldr	r3, [r7, #4]
 8009b8c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009b90:	3310      	adds	r3, #16
 8009b92:	681b      	ldr	r3, [r3, #0]
 8009b94:	1c5a      	adds	r2, r3, #1
 8009b96:	687b      	ldr	r3, [r7, #4]
 8009b98:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009b9c:	3310      	adds	r3, #16
 8009b9e:	601a      	str	r2, [r3, #0]
				fs->fsi_flag |= 1;
 8009ba0:	687b      	ldr	r3, [r7, #4]
 8009ba2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009ba6:	3305      	adds	r3, #5
 8009ba8:	781b      	ldrb	r3, [r3, #0]
 8009baa:	f043 0301 	orr.w	r3, r3, #1
 8009bae:	b2da      	uxtb	r2, r3
 8009bb0:	687b      	ldr	r3, [r7, #4]
 8009bb2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009bb6:	3305      	adds	r3, #5
 8009bb8:	701a      	strb	r2, [r3, #0]
				rt[1] = clust2sect(fs, ecl) + fs->csize - 1;	/* End sector */
				disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Erase the block */
				scl = ecl = nxt;
			}
#endif
			clst = nxt;	/* Next cluster */
 8009bba:	68bb      	ldr	r3, [r7, #8]
 8009bbc:	603b      	str	r3, [r7, #0]
		while (clst < fs->n_fatent) {			/* Not a last link? */
 8009bbe:	687b      	ldr	r3, [r7, #4]
 8009bc0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009bc4:	3314      	adds	r3, #20
 8009bc6:	681b      	ldr	r3, [r3, #0]
 8009bc8:	683a      	ldr	r2, [r7, #0]
 8009bca:	429a      	cmp	r2, r3
 8009bcc:	d3b6      	bcc.n	8009b3c <remove_chain+0x2c>
 8009bce:	e002      	b.n	8009bd6 <remove_chain+0xc6>
			if (nxt == 0) break;				/* Empty cluster? */
 8009bd0:	bf00      	nop
 8009bd2:	e000      	b.n	8009bd6 <remove_chain+0xc6>
			if (res != FR_OK) break;
 8009bd4:	bf00      	nop
		}
	}

	return res;
 8009bd6:	7bfb      	ldrb	r3, [r7, #15]
}
 8009bd8:	4618      	mov	r0, r3
 8009bda:	3710      	adds	r7, #16
 8009bdc:	46bd      	mov	sp, r7
 8009bde:	bd80      	pop	{r7, pc}

08009be0 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	FATFS* fs,			/* File system object */
	DWORD clst			/* Cluster# to stretch. 0 means create a new chain. */
)
{
 8009be0:	b580      	push	{r7, lr}
 8009be2:	b086      	sub	sp, #24
 8009be4:	af00      	add	r7, sp, #0
 8009be6:	6078      	str	r0, [r7, #4]
 8009be8:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;


	if (clst == 0) {		/* Create a new chain */
 8009bea:	683b      	ldr	r3, [r7, #0]
 8009bec:	2b00      	cmp	r3, #0
 8009bee:	d113      	bne.n	8009c18 <create_chain+0x38>
		scl = fs->last_clust;			/* Get suggested start point */
 8009bf0:	687b      	ldr	r3, [r7, #4]
 8009bf2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009bf6:	330c      	adds	r3, #12
 8009bf8:	681b      	ldr	r3, [r3, #0]
 8009bfa:	613b      	str	r3, [r7, #16]
		if (!scl || scl >= fs->n_fatent) scl = 1;
 8009bfc:	693b      	ldr	r3, [r7, #16]
 8009bfe:	2b00      	cmp	r3, #0
 8009c00:	d007      	beq.n	8009c12 <create_chain+0x32>
 8009c02:	687b      	ldr	r3, [r7, #4]
 8009c04:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009c08:	3314      	adds	r3, #20
 8009c0a:	681b      	ldr	r3, [r3, #0]
 8009c0c:	693a      	ldr	r2, [r7, #16]
 8009c0e:	429a      	cmp	r2, r3
 8009c10:	d31e      	bcc.n	8009c50 <create_chain+0x70>
 8009c12:	2301      	movs	r3, #1
 8009c14:	613b      	str	r3, [r7, #16]
 8009c16:	e01b      	b.n	8009c50 <create_chain+0x70>
	}
	else {					/* Stretch the current chain */
		cs = get_fat(fs, clst);			/* Check the cluster status */
 8009c18:	6839      	ldr	r1, [r7, #0]
 8009c1a:	6878      	ldr	r0, [r7, #4]
 8009c1c:	f7ff fd13 	bl	8009646 <get_fat>
 8009c20:	60b8      	str	r0, [r7, #8]
		if (cs < 2) return 1;			/* Invalid value */
 8009c22:	68bb      	ldr	r3, [r7, #8]
 8009c24:	2b01      	cmp	r3, #1
 8009c26:	d801      	bhi.n	8009c2c <create_chain+0x4c>
 8009c28:	2301      	movs	r3, #1
 8009c2a:	e086      	b.n	8009d3a <create_chain+0x15a>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 8009c2c:	68bb      	ldr	r3, [r7, #8]
 8009c2e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009c32:	d101      	bne.n	8009c38 <create_chain+0x58>
 8009c34:	68bb      	ldr	r3, [r7, #8]
 8009c36:	e080      	b.n	8009d3a <create_chain+0x15a>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 8009c38:	687b      	ldr	r3, [r7, #4]
 8009c3a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009c3e:	3314      	adds	r3, #20
 8009c40:	681b      	ldr	r3, [r3, #0]
 8009c42:	68ba      	ldr	r2, [r7, #8]
 8009c44:	429a      	cmp	r2, r3
 8009c46:	d201      	bcs.n	8009c4c <create_chain+0x6c>
 8009c48:	68bb      	ldr	r3, [r7, #8]
 8009c4a:	e076      	b.n	8009d3a <create_chain+0x15a>
		scl = clst;
 8009c4c:	683b      	ldr	r3, [r7, #0]
 8009c4e:	613b      	str	r3, [r7, #16]
	}

	ncl = scl;				/* Start cluster */
 8009c50:	693b      	ldr	r3, [r7, #16]
 8009c52:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl++;							/* Next cluster */
 8009c54:	697b      	ldr	r3, [r7, #20]
 8009c56:	3301      	adds	r3, #1
 8009c58:	617b      	str	r3, [r7, #20]
		if (ncl >= fs->n_fatent) {		/* Check wrap around */
 8009c5a:	687b      	ldr	r3, [r7, #4]
 8009c5c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009c60:	3314      	adds	r3, #20
 8009c62:	681b      	ldr	r3, [r3, #0]
 8009c64:	697a      	ldr	r2, [r7, #20]
 8009c66:	429a      	cmp	r2, r3
 8009c68:	d307      	bcc.n	8009c7a <create_chain+0x9a>
			ncl = 2;
 8009c6a:	2302      	movs	r3, #2
 8009c6c:	617b      	str	r3, [r7, #20]
			if (ncl > scl) return 0;	/* No free cluster */
 8009c6e:	697a      	ldr	r2, [r7, #20]
 8009c70:	693b      	ldr	r3, [r7, #16]
 8009c72:	429a      	cmp	r2, r3
 8009c74:	d901      	bls.n	8009c7a <create_chain+0x9a>
 8009c76:	2300      	movs	r3, #0
 8009c78:	e05f      	b.n	8009d3a <create_chain+0x15a>
		}
		cs = get_fat(fs, ncl);			/* Get the cluster status */
 8009c7a:	6979      	ldr	r1, [r7, #20]
 8009c7c:	6878      	ldr	r0, [r7, #4]
 8009c7e:	f7ff fce2 	bl	8009646 <get_fat>
 8009c82:	60b8      	str	r0, [r7, #8]
		if (cs == 0) break;				/* Found a free cluster */
 8009c84:	68bb      	ldr	r3, [r7, #8]
 8009c86:	2b00      	cmp	r3, #0
 8009c88:	d00e      	beq.n	8009ca8 <create_chain+0xc8>
		if (cs == 0xFFFFFFFF || cs == 1)/* An error occurred */
 8009c8a:	68bb      	ldr	r3, [r7, #8]
 8009c8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009c90:	d002      	beq.n	8009c98 <create_chain+0xb8>
 8009c92:	68bb      	ldr	r3, [r7, #8]
 8009c94:	2b01      	cmp	r3, #1
 8009c96:	d101      	bne.n	8009c9c <create_chain+0xbc>
			return cs;
 8009c98:	68bb      	ldr	r3, [r7, #8]
 8009c9a:	e04e      	b.n	8009d3a <create_chain+0x15a>
		if (ncl == scl) return 0;		/* No free cluster */
 8009c9c:	697a      	ldr	r2, [r7, #20]
 8009c9e:	693b      	ldr	r3, [r7, #16]
 8009ca0:	429a      	cmp	r2, r3
 8009ca2:	d1d7      	bne.n	8009c54 <create_chain+0x74>
 8009ca4:	2300      	movs	r3, #0
 8009ca6:	e048      	b.n	8009d3a <create_chain+0x15a>
		if (cs == 0) break;				/* Found a free cluster */
 8009ca8:	bf00      	nop
	}

	res = put_fat(fs, ncl, 0x0FFFFFFF);	/* Mark the new cluster "last link" */
 8009caa:	f06f 4270 	mvn.w	r2, #4026531840	; 0xf0000000
 8009cae:	6979      	ldr	r1, [r7, #20]
 8009cb0:	6878      	ldr	r0, [r7, #4]
 8009cb2:	f7ff fdcd 	bl	8009850 <put_fat>
 8009cb6:	4603      	mov	r3, r0
 8009cb8:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK && clst != 0) {
 8009cba:	7bfb      	ldrb	r3, [r7, #15]
 8009cbc:	2b00      	cmp	r3, #0
 8009cbe:	d109      	bne.n	8009cd4 <create_chain+0xf4>
 8009cc0:	683b      	ldr	r3, [r7, #0]
 8009cc2:	2b00      	cmp	r3, #0
 8009cc4:	d006      	beq.n	8009cd4 <create_chain+0xf4>
		res = put_fat(fs, clst, ncl);	/* Link it to the previous one if needed */
 8009cc6:	697a      	ldr	r2, [r7, #20]
 8009cc8:	6839      	ldr	r1, [r7, #0]
 8009cca:	6878      	ldr	r0, [r7, #4]
 8009ccc:	f7ff fdc0 	bl	8009850 <put_fat>
 8009cd0:	4603      	mov	r3, r0
 8009cd2:	73fb      	strb	r3, [r7, #15]
	}
	if (res == FR_OK) {
 8009cd4:	7bfb      	ldrb	r3, [r7, #15]
 8009cd6:	2b00      	cmp	r3, #0
 8009cd8:	d126      	bne.n	8009d28 <create_chain+0x148>
		fs->last_clust = ncl;			/* Update FSINFO */
 8009cda:	687b      	ldr	r3, [r7, #4]
 8009cdc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009ce0:	330c      	adds	r3, #12
 8009ce2:	697a      	ldr	r2, [r7, #20]
 8009ce4:	601a      	str	r2, [r3, #0]
		if (fs->free_clust != 0xFFFFFFFF) {
 8009ce6:	687b      	ldr	r3, [r7, #4]
 8009ce8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009cec:	3310      	adds	r3, #16
 8009cee:	681b      	ldr	r3, [r3, #0]
 8009cf0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009cf4:	d020      	beq.n	8009d38 <create_chain+0x158>
			fs->free_clust--;
 8009cf6:	687b      	ldr	r3, [r7, #4]
 8009cf8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009cfc:	3310      	adds	r3, #16
 8009cfe:	681b      	ldr	r3, [r3, #0]
 8009d00:	1e5a      	subs	r2, r3, #1
 8009d02:	687b      	ldr	r3, [r7, #4]
 8009d04:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009d08:	3310      	adds	r3, #16
 8009d0a:	601a      	str	r2, [r3, #0]
			fs->fsi_flag |= 1;
 8009d0c:	687b      	ldr	r3, [r7, #4]
 8009d0e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009d12:	3305      	adds	r3, #5
 8009d14:	781b      	ldrb	r3, [r3, #0]
 8009d16:	f043 0301 	orr.w	r3, r3, #1
 8009d1a:	b2da      	uxtb	r2, r3
 8009d1c:	687b      	ldr	r3, [r7, #4]
 8009d1e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009d22:	3305      	adds	r3, #5
 8009d24:	701a      	strb	r2, [r3, #0]
 8009d26:	e007      	b.n	8009d38 <create_chain+0x158>
		}
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;
 8009d28:	7bfb      	ldrb	r3, [r7, #15]
 8009d2a:	2b01      	cmp	r3, #1
 8009d2c:	d102      	bne.n	8009d34 <create_chain+0x154>
 8009d2e:	f04f 33ff 	mov.w	r3, #4294967295
 8009d32:	e000      	b.n	8009d36 <create_chain+0x156>
 8009d34:	2301      	movs	r3, #1
 8009d36:	617b      	str	r3, [r7, #20]
	}

	return ncl;		/* Return new cluster number or error code */
 8009d38:	697b      	ldr	r3, [r7, #20]
}
 8009d3a:	4618      	mov	r0, r3
 8009d3c:	3718      	adds	r7, #24
 8009d3e:	46bd      	mov	sp, r7
 8009d40:	bd80      	pop	{r7, pc}

08009d42 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	DWORD ofs		/* File offset to be converted to cluster# */
)
{
 8009d42:	b480      	push	{r7}
 8009d44:	b087      	sub	sp, #28
 8009d46:	af00      	add	r7, sp, #0
 8009d48:	6078      	str	r0, [r7, #4]
 8009d4a:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8009d4c:	687b      	ldr	r3, [r7, #4]
 8009d4e:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 8009d52:	3304      	adds	r3, #4
 8009d54:	681b      	ldr	r3, [r3, #0]
 8009d56:	3304      	adds	r3, #4
 8009d58:	613b      	str	r3, [r7, #16]
	cl = ofs / SS(fp->fs) / fp->fs->csize;	/* Cluster order from top of the file */
 8009d5a:	687b      	ldr	r3, [r7, #4]
 8009d5c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009d60:	681b      	ldr	r3, [r3, #0]
 8009d62:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009d66:	330a      	adds	r3, #10
 8009d68:	881b      	ldrh	r3, [r3, #0]
 8009d6a:	461a      	mov	r2, r3
 8009d6c:	683b      	ldr	r3, [r7, #0]
 8009d6e:	fbb3 f2f2 	udiv	r2, r3, r2
 8009d72:	687b      	ldr	r3, [r7, #4]
 8009d74:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009d78:	681b      	ldr	r3, [r3, #0]
 8009d7a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009d7e:	3302      	adds	r3, #2
 8009d80:	781b      	ldrb	r3, [r3, #0]
 8009d82:	fbb2 f3f3 	udiv	r3, r2, r3
 8009d86:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8009d88:	693b      	ldr	r3, [r7, #16]
 8009d8a:	1d1a      	adds	r2, r3, #4
 8009d8c:	613a      	str	r2, [r7, #16]
 8009d8e:	681b      	ldr	r3, [r3, #0]
 8009d90:	60fb      	str	r3, [r7, #12]
		if (!ncl) return 0;		/* End of table? (error) */
 8009d92:	68fb      	ldr	r3, [r7, #12]
 8009d94:	2b00      	cmp	r3, #0
 8009d96:	d101      	bne.n	8009d9c <clmt_clust+0x5a>
 8009d98:	2300      	movs	r3, #0
 8009d9a:	e010      	b.n	8009dbe <clmt_clust+0x7c>
		if (cl < ncl) break;	/* In this fragment? */
 8009d9c:	697a      	ldr	r2, [r7, #20]
 8009d9e:	68fb      	ldr	r3, [r7, #12]
 8009da0:	429a      	cmp	r2, r3
 8009da2:	d307      	bcc.n	8009db4 <clmt_clust+0x72>
		cl -= ncl; tbl++;		/* Next fragment */
 8009da4:	697a      	ldr	r2, [r7, #20]
 8009da6:	68fb      	ldr	r3, [r7, #12]
 8009da8:	1ad3      	subs	r3, r2, r3
 8009daa:	617b      	str	r3, [r7, #20]
 8009dac:	693b      	ldr	r3, [r7, #16]
 8009dae:	3304      	adds	r3, #4
 8009db0:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8009db2:	e7e9      	b.n	8009d88 <clmt_clust+0x46>
		if (cl < ncl) break;	/* In this fragment? */
 8009db4:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 8009db6:	693b      	ldr	r3, [r7, #16]
 8009db8:	681a      	ldr	r2, [r3, #0]
 8009dba:	697b      	ldr	r3, [r7, #20]
 8009dbc:	4413      	add	r3, r2
}
 8009dbe:	4618      	mov	r0, r3
 8009dc0:	371c      	adds	r7, #28
 8009dc2:	46bd      	mov	sp, r7
 8009dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dc8:	4770      	bx	lr

08009dca <dir_sdi>:
static
FRESULT dir_sdi (
	DIR* dp,		/* Pointer to directory object */
	UINT idx		/* Index of directory table */
)
{
 8009dca:	b580      	push	{r7, lr}
 8009dcc:	b086      	sub	sp, #24
 8009dce:	af00      	add	r7, sp, #0
 8009dd0:	6078      	str	r0, [r7, #4]
 8009dd2:	6039      	str	r1, [r7, #0]
	DWORD clst, sect;
	UINT ic;


	dp->index = (WORD)idx;	/* Current index */
 8009dd4:	683b      	ldr	r3, [r7, #0]
 8009dd6:	b29a      	uxth	r2, r3
 8009dd8:	687b      	ldr	r3, [r7, #4]
 8009dda:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009dde:	3306      	adds	r3, #6
 8009de0:	801a      	strh	r2, [r3, #0]
	clst = dp->sclust;		/* Table start cluster (0:root) */
 8009de2:	687b      	ldr	r3, [r7, #4]
 8009de4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009de8:	3308      	adds	r3, #8
 8009dea:	681b      	ldr	r3, [r3, #0]
 8009dec:	617b      	str	r3, [r7, #20]
	if (clst == 1 || clst >= dp->fs->n_fatent)	/* Check start cluster range */
 8009dee:	697b      	ldr	r3, [r7, #20]
 8009df0:	2b01      	cmp	r3, #1
 8009df2:	d00a      	beq.n	8009e0a <dir_sdi+0x40>
 8009df4:	687b      	ldr	r3, [r7, #4]
 8009df6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009dfa:	681b      	ldr	r3, [r3, #0]
 8009dfc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009e00:	3314      	adds	r3, #20
 8009e02:	681b      	ldr	r3, [r3, #0]
 8009e04:	697a      	ldr	r2, [r7, #20]
 8009e06:	429a      	cmp	r2, r3
 8009e08:	d301      	bcc.n	8009e0e <dir_sdi+0x44>
		return FR_INT_ERR;
 8009e0a:	2302      	movs	r3, #2
 8009e0c:	e0b4      	b.n	8009f78 <dir_sdi+0x1ae>
	if (!clst && dp->fs->fs_type == FS_FAT32)	/* Replace cluster# 0 with root cluster# if in FAT32 */
 8009e0e:	697b      	ldr	r3, [r7, #20]
 8009e10:	2b00      	cmp	r3, #0
 8009e12:	d111      	bne.n	8009e38 <dir_sdi+0x6e>
 8009e14:	687b      	ldr	r3, [r7, #4]
 8009e16:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009e1a:	681b      	ldr	r3, [r3, #0]
 8009e1c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009e20:	781b      	ldrb	r3, [r3, #0]
 8009e22:	2b03      	cmp	r3, #3
 8009e24:	d108      	bne.n	8009e38 <dir_sdi+0x6e>
		clst = dp->fs->dirbase;
 8009e26:	687b      	ldr	r3, [r7, #4]
 8009e28:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009e2c:	681b      	ldr	r3, [r3, #0]
 8009e2e:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 8009e32:	3304      	adds	r3, #4
 8009e34:	681b      	ldr	r3, [r3, #0]
 8009e36:	617b      	str	r3, [r7, #20]

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8009e38:	697b      	ldr	r3, [r7, #20]
 8009e3a:	2b00      	cmp	r3, #0
 8009e3c:	d117      	bne.n	8009e6e <dir_sdi+0xa4>
		if (idx >= dp->fs->n_rootdir)	/* Is index out of range? */
 8009e3e:	687b      	ldr	r3, [r7, #4]
 8009e40:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009e44:	681b      	ldr	r3, [r3, #0]
 8009e46:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009e4a:	3308      	adds	r3, #8
 8009e4c:	881b      	ldrh	r3, [r3, #0]
 8009e4e:	461a      	mov	r2, r3
 8009e50:	683b      	ldr	r3, [r7, #0]
 8009e52:	4293      	cmp	r3, r2
 8009e54:	d301      	bcc.n	8009e5a <dir_sdi+0x90>
			return FR_INT_ERR;
 8009e56:	2302      	movs	r3, #2
 8009e58:	e08e      	b.n	8009f78 <dir_sdi+0x1ae>
		sect = dp->fs->dirbase;
 8009e5a:	687b      	ldr	r3, [r7, #4]
 8009e5c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009e60:	681b      	ldr	r3, [r3, #0]
 8009e62:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 8009e66:	3304      	adds	r3, #4
 8009e68:	681b      	ldr	r3, [r3, #0]
 8009e6a:	613b      	str	r3, [r7, #16]
 8009e6c:	e046      	b.n	8009efc <dir_sdi+0x132>
	}
	else {				/* Dynamic table (root-directory in FAT32 or sub-directory) */
		ic = SS(dp->fs) / SZ_DIRE * dp->fs->csize;	/* Entries per cluster */
 8009e6e:	687b      	ldr	r3, [r7, #4]
 8009e70:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009e74:	681b      	ldr	r3, [r3, #0]
 8009e76:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009e7a:	330a      	adds	r3, #10
 8009e7c:	881b      	ldrh	r3, [r3, #0]
 8009e7e:	095b      	lsrs	r3, r3, #5
 8009e80:	b29b      	uxth	r3, r3
 8009e82:	461a      	mov	r2, r3
 8009e84:	687b      	ldr	r3, [r7, #4]
 8009e86:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009e8a:	681b      	ldr	r3, [r3, #0]
 8009e8c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009e90:	3302      	adds	r3, #2
 8009e92:	781b      	ldrb	r3, [r3, #0]
 8009e94:	fb03 f302 	mul.w	r3, r3, r2
 8009e98:	60fb      	str	r3, [r7, #12]
		while (idx >= ic) {	/* Follow cluster chain */
 8009e9a:	e022      	b.n	8009ee2 <dir_sdi+0x118>
			clst = get_fat(dp->fs, clst);				/* Get next cluster */
 8009e9c:	687b      	ldr	r3, [r7, #4]
 8009e9e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009ea2:	681b      	ldr	r3, [r3, #0]
 8009ea4:	6979      	ldr	r1, [r7, #20]
 8009ea6:	4618      	mov	r0, r3
 8009ea8:	f7ff fbcd 	bl	8009646 <get_fat>
 8009eac:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8009eae:	697b      	ldr	r3, [r7, #20]
 8009eb0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009eb4:	d101      	bne.n	8009eba <dir_sdi+0xf0>
 8009eb6:	2301      	movs	r3, #1
 8009eb8:	e05e      	b.n	8009f78 <dir_sdi+0x1ae>
			if (clst < 2 || clst >= dp->fs->n_fatent)	/* Reached to end of table or internal error */
 8009eba:	697b      	ldr	r3, [r7, #20]
 8009ebc:	2b01      	cmp	r3, #1
 8009ebe:	d90a      	bls.n	8009ed6 <dir_sdi+0x10c>
 8009ec0:	687b      	ldr	r3, [r7, #4]
 8009ec2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009ec6:	681b      	ldr	r3, [r3, #0]
 8009ec8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009ecc:	3314      	adds	r3, #20
 8009ece:	681b      	ldr	r3, [r3, #0]
 8009ed0:	697a      	ldr	r2, [r7, #20]
 8009ed2:	429a      	cmp	r2, r3
 8009ed4:	d301      	bcc.n	8009eda <dir_sdi+0x110>
				return FR_INT_ERR;
 8009ed6:	2302      	movs	r3, #2
 8009ed8:	e04e      	b.n	8009f78 <dir_sdi+0x1ae>
			idx -= ic;
 8009eda:	683a      	ldr	r2, [r7, #0]
 8009edc:	68fb      	ldr	r3, [r7, #12]
 8009ede:	1ad3      	subs	r3, r2, r3
 8009ee0:	603b      	str	r3, [r7, #0]
		while (idx >= ic) {	/* Follow cluster chain */
 8009ee2:	683a      	ldr	r2, [r7, #0]
 8009ee4:	68fb      	ldr	r3, [r7, #12]
 8009ee6:	429a      	cmp	r2, r3
 8009ee8:	d2d8      	bcs.n	8009e9c <dir_sdi+0xd2>
		}
		sect = clust2sect(dp->fs, clst);
 8009eea:	687b      	ldr	r3, [r7, #4]
 8009eec:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009ef0:	681b      	ldr	r3, [r3, #0]
 8009ef2:	6979      	ldr	r1, [r7, #20]
 8009ef4:	4618      	mov	r0, r3
 8009ef6:	f7ff fb7e 	bl	80095f6 <clust2sect>
 8009efa:	6138      	str	r0, [r7, #16]
	}
	dp->clust = clst;	/* Current cluster# */
 8009efc:	687b      	ldr	r3, [r7, #4]
 8009efe:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009f02:	330c      	adds	r3, #12
 8009f04:	697a      	ldr	r2, [r7, #20]
 8009f06:	601a      	str	r2, [r3, #0]
	if (!sect) return FR_INT_ERR;
 8009f08:	693b      	ldr	r3, [r7, #16]
 8009f0a:	2b00      	cmp	r3, #0
 8009f0c:	d101      	bne.n	8009f12 <dir_sdi+0x148>
 8009f0e:	2302      	movs	r3, #2
 8009f10:	e032      	b.n	8009f78 <dir_sdi+0x1ae>
	dp->sect = sect + idx / (SS(dp->fs) / SZ_DIRE);					/* Sector# of the directory entry */
 8009f12:	687b      	ldr	r3, [r7, #4]
 8009f14:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009f18:	681b      	ldr	r3, [r3, #0]
 8009f1a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009f1e:	330a      	adds	r3, #10
 8009f20:	881b      	ldrh	r3, [r3, #0]
 8009f22:	095b      	lsrs	r3, r3, #5
 8009f24:	b29b      	uxth	r3, r3
 8009f26:	461a      	mov	r2, r3
 8009f28:	683b      	ldr	r3, [r7, #0]
 8009f2a:	fbb3 f2f2 	udiv	r2, r3, r2
 8009f2e:	693b      	ldr	r3, [r7, #16]
 8009f30:	441a      	add	r2, r3
 8009f32:	687b      	ldr	r3, [r7, #4]
 8009f34:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009f38:	3310      	adds	r3, #16
 8009f3a:	601a      	str	r2, [r3, #0]
	dp->dir = dp->fs->win.d8 + (idx % (SS(dp->fs) / SZ_DIRE)) * SZ_DIRE;	/* Ptr to the entry in the sector */
 8009f3c:	687b      	ldr	r3, [r7, #4]
 8009f3e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009f42:	681b      	ldr	r3, [r3, #0]
 8009f44:	4618      	mov	r0, r3
 8009f46:	687b      	ldr	r3, [r7, #4]
 8009f48:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009f4c:	681b      	ldr	r3, [r3, #0]
 8009f4e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009f52:	330a      	adds	r3, #10
 8009f54:	881b      	ldrh	r3, [r3, #0]
 8009f56:	095b      	lsrs	r3, r3, #5
 8009f58:	b29b      	uxth	r3, r3
 8009f5a:	461a      	mov	r2, r3
 8009f5c:	683b      	ldr	r3, [r7, #0]
 8009f5e:	fbb3 f1f2 	udiv	r1, r3, r2
 8009f62:	fb02 f201 	mul.w	r2, r2, r1
 8009f66:	1a9b      	subs	r3, r3, r2
 8009f68:	015b      	lsls	r3, r3, #5
 8009f6a:	18c2      	adds	r2, r0, r3
 8009f6c:	687b      	ldr	r3, [r7, #4]
 8009f6e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009f72:	3314      	adds	r3, #20
 8009f74:	601a      	str	r2, [r3, #0]

	return FR_OK;
 8009f76:	2300      	movs	r3, #0
}
 8009f78:	4618      	mov	r0, r3
 8009f7a:	3718      	adds	r7, #24
 8009f7c:	46bd      	mov	sp, r7
 8009f7e:	bd80      	pop	{r7, pc}

08009f80 <dir_next>:
static
FRESULT dir_next (	/* FR_OK:Succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 8009f80:	b590      	push	{r4, r7, lr}
 8009f82:	b087      	sub	sp, #28
 8009f84:	af00      	add	r7, sp, #0
 8009f86:	6078      	str	r0, [r7, #4]
 8009f88:	6039      	str	r1, [r7, #0]
#if !_FS_READONLY
	UINT c;
#endif


	i = dp->index + 1;
 8009f8a:	687b      	ldr	r3, [r7, #4]
 8009f8c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009f90:	3306      	adds	r3, #6
 8009f92:	881b      	ldrh	r3, [r3, #0]
 8009f94:	3301      	adds	r3, #1
 8009f96:	60fb      	str	r3, [r7, #12]
	if (!(i & 0xFFFF) || !dp->sect)	/* Report EOT when index has reached 65535 */
 8009f98:	68fb      	ldr	r3, [r7, #12]
 8009f9a:	b29b      	uxth	r3, r3
 8009f9c:	2b00      	cmp	r3, #0
 8009f9e:	d006      	beq.n	8009fae <dir_next+0x2e>
 8009fa0:	687b      	ldr	r3, [r7, #4]
 8009fa2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009fa6:	3310      	adds	r3, #16
 8009fa8:	681b      	ldr	r3, [r3, #0]
 8009faa:	2b00      	cmp	r3, #0
 8009fac:	d101      	bne.n	8009fb2 <dir_next+0x32>
		return FR_NO_FILE;
 8009fae:	2304      	movs	r3, #4
 8009fb0:	e144      	b.n	800a23c <dir_next+0x2bc>

	if (!(i % (SS(dp->fs) / SZ_DIRE))) {	/* Sector changed? */
 8009fb2:	687b      	ldr	r3, [r7, #4]
 8009fb4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009fb8:	681b      	ldr	r3, [r3, #0]
 8009fba:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009fbe:	330a      	adds	r3, #10
 8009fc0:	881b      	ldrh	r3, [r3, #0]
 8009fc2:	095b      	lsrs	r3, r3, #5
 8009fc4:	b29b      	uxth	r3, r3
 8009fc6:	461a      	mov	r2, r3
 8009fc8:	68fb      	ldr	r3, [r7, #12]
 8009fca:	fbb3 f1f2 	udiv	r1, r3, r2
 8009fce:	fb02 f201 	mul.w	r2, r2, r1
 8009fd2:	1a9b      	subs	r3, r3, r2
 8009fd4:	2b00      	cmp	r3, #0
 8009fd6:	f040 810c 	bne.w	800a1f2 <dir_next+0x272>
		dp->sect++;					/* Next sector */
 8009fda:	687b      	ldr	r3, [r7, #4]
 8009fdc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009fe0:	3310      	adds	r3, #16
 8009fe2:	681b      	ldr	r3, [r3, #0]
 8009fe4:	1c5a      	adds	r2, r3, #1
 8009fe6:	687b      	ldr	r3, [r7, #4]
 8009fe8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009fec:	3310      	adds	r3, #16
 8009fee:	601a      	str	r2, [r3, #0]

		if (!dp->clust) {		/* Static table */
 8009ff0:	687b      	ldr	r3, [r7, #4]
 8009ff2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009ff6:	330c      	adds	r3, #12
 8009ff8:	681b      	ldr	r3, [r3, #0]
 8009ffa:	2b00      	cmp	r3, #0
 8009ffc:	d10e      	bne.n	800a01c <dir_next+0x9c>
			if (i >= dp->fs->n_rootdir)	/* Report EOT if it reached end of static table */
 8009ffe:	687b      	ldr	r3, [r7, #4]
 800a000:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a004:	681b      	ldr	r3, [r3, #0]
 800a006:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a00a:	3308      	adds	r3, #8
 800a00c:	881b      	ldrh	r3, [r3, #0]
 800a00e:	461a      	mov	r2, r3
 800a010:	68fb      	ldr	r3, [r7, #12]
 800a012:	4293      	cmp	r3, r2
 800a014:	f0c0 80ed 	bcc.w	800a1f2 <dir_next+0x272>
				return FR_NO_FILE;
 800a018:	2304      	movs	r3, #4
 800a01a:	e10f      	b.n	800a23c <dir_next+0x2bc>
		}
		else {					/* Dynamic table */
			if (((i / (SS(dp->fs) / SZ_DIRE)) & (dp->fs->csize - 1)) == 0) {	/* Cluster changed? */
 800a01c:	687b      	ldr	r3, [r7, #4]
 800a01e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a022:	681b      	ldr	r3, [r3, #0]
 800a024:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a028:	330a      	adds	r3, #10
 800a02a:	881b      	ldrh	r3, [r3, #0]
 800a02c:	095b      	lsrs	r3, r3, #5
 800a02e:	b29b      	uxth	r3, r3
 800a030:	461a      	mov	r2, r3
 800a032:	68fb      	ldr	r3, [r7, #12]
 800a034:	fbb3 f2f2 	udiv	r2, r3, r2
 800a038:	687b      	ldr	r3, [r7, #4]
 800a03a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a03e:	681b      	ldr	r3, [r3, #0]
 800a040:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a044:	3302      	adds	r3, #2
 800a046:	781b      	ldrb	r3, [r3, #0]
 800a048:	3b01      	subs	r3, #1
 800a04a:	4013      	ands	r3, r2
 800a04c:	2b00      	cmp	r3, #0
 800a04e:	f040 80d0 	bne.w	800a1f2 <dir_next+0x272>
				clst = get_fat(dp->fs, dp->clust);				/* Get next cluster */
 800a052:	687b      	ldr	r3, [r7, #4]
 800a054:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a058:	681a      	ldr	r2, [r3, #0]
 800a05a:	687b      	ldr	r3, [r7, #4]
 800a05c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a060:	330c      	adds	r3, #12
 800a062:	681b      	ldr	r3, [r3, #0]
 800a064:	4619      	mov	r1, r3
 800a066:	4610      	mov	r0, r2
 800a068:	f7ff faed 	bl	8009646 <get_fat>
 800a06c:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;
 800a06e:	697b      	ldr	r3, [r7, #20]
 800a070:	2b01      	cmp	r3, #1
 800a072:	d801      	bhi.n	800a078 <dir_next+0xf8>
 800a074:	2302      	movs	r3, #2
 800a076:	e0e1      	b.n	800a23c <dir_next+0x2bc>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;
 800a078:	697b      	ldr	r3, [r7, #20]
 800a07a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a07e:	d101      	bne.n	800a084 <dir_next+0x104>
 800a080:	2301      	movs	r3, #1
 800a082:	e0db      	b.n	800a23c <dir_next+0x2bc>
				if (clst >= dp->fs->n_fatent) {					/* If it reached end of dynamic table, */
 800a084:	687b      	ldr	r3, [r7, #4]
 800a086:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a08a:	681b      	ldr	r3, [r3, #0]
 800a08c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a090:	3314      	adds	r3, #20
 800a092:	681b      	ldr	r3, [r3, #0]
 800a094:	697a      	ldr	r2, [r7, #20]
 800a096:	429a      	cmp	r2, r3
 800a098:	f0c0 8097 	bcc.w	800a1ca <dir_next+0x24a>
#if !_FS_READONLY
					if (!stretch) return FR_NO_FILE;			/* If do not stretch, report EOT */
 800a09c:	683b      	ldr	r3, [r7, #0]
 800a09e:	2b00      	cmp	r3, #0
 800a0a0:	d101      	bne.n	800a0a6 <dir_next+0x126>
 800a0a2:	2304      	movs	r3, #4
 800a0a4:	e0ca      	b.n	800a23c <dir_next+0x2bc>
					clst = create_chain(dp->fs, dp->clust);		/* Stretch cluster chain */
 800a0a6:	687b      	ldr	r3, [r7, #4]
 800a0a8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a0ac:	681a      	ldr	r2, [r3, #0]
 800a0ae:	687b      	ldr	r3, [r7, #4]
 800a0b0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a0b4:	330c      	adds	r3, #12
 800a0b6:	681b      	ldr	r3, [r3, #0]
 800a0b8:	4619      	mov	r1, r3
 800a0ba:	4610      	mov	r0, r2
 800a0bc:	f7ff fd90 	bl	8009be0 <create_chain>
 800a0c0:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800a0c2:	697b      	ldr	r3, [r7, #20]
 800a0c4:	2b00      	cmp	r3, #0
 800a0c6:	d101      	bne.n	800a0cc <dir_next+0x14c>
 800a0c8:	2307      	movs	r3, #7
 800a0ca:	e0b7      	b.n	800a23c <dir_next+0x2bc>
					if (clst == 1) return FR_INT_ERR;
 800a0cc:	697b      	ldr	r3, [r7, #20]
 800a0ce:	2b01      	cmp	r3, #1
 800a0d0:	d101      	bne.n	800a0d6 <dir_next+0x156>
 800a0d2:	2302      	movs	r3, #2
 800a0d4:	e0b2      	b.n	800a23c <dir_next+0x2bc>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;
 800a0d6:	697b      	ldr	r3, [r7, #20]
 800a0d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a0dc:	d101      	bne.n	800a0e2 <dir_next+0x162>
 800a0de:	2301      	movs	r3, #1
 800a0e0:	e0ac      	b.n	800a23c <dir_next+0x2bc>
					/* Clean-up stretched table */
					if (sync_window(dp->fs)) return FR_DISK_ERR;/* Flush disk access window */
 800a0e2:	687b      	ldr	r3, [r7, #4]
 800a0e4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a0e8:	681b      	ldr	r3, [r3, #0]
 800a0ea:	4618      	mov	r0, r3
 800a0ec:	f7ff f926 	bl	800933c <sync_window>
 800a0f0:	4603      	mov	r3, r0
 800a0f2:	2b00      	cmp	r3, #0
 800a0f4:	d001      	beq.n	800a0fa <dir_next+0x17a>
 800a0f6:	2301      	movs	r3, #1
 800a0f8:	e0a0      	b.n	800a23c <dir_next+0x2bc>
					mem_set(dp->fs->win.d8, 0, SS(dp->fs));		/* Clear window buffer */
 800a0fa:	687b      	ldr	r3, [r7, #4]
 800a0fc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a100:	681b      	ldr	r3, [r3, #0]
 800a102:	4618      	mov	r0, r3
 800a104:	687b      	ldr	r3, [r7, #4]
 800a106:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a10a:	681b      	ldr	r3, [r3, #0]
 800a10c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a110:	330a      	adds	r3, #10
 800a112:	881b      	ldrh	r3, [r3, #0]
 800a114:	461a      	mov	r2, r3
 800a116:	2100      	movs	r1, #0
 800a118:	f7fe feed 	bl	8008ef6 <mem_set>
					dp->fs->winsect = clust2sect(dp->fs, clst);	/* Cluster start sector */
 800a11c:	687b      	ldr	r3, [r7, #4]
 800a11e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a122:	681a      	ldr	r2, [r3, #0]
 800a124:	687b      	ldr	r3, [r7, #4]
 800a126:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a12a:	681c      	ldr	r4, [r3, #0]
 800a12c:	6979      	ldr	r1, [r7, #20]
 800a12e:	4610      	mov	r0, r2
 800a130:	f7ff fa61 	bl	80095f6 <clust2sect>
 800a134:	4602      	mov	r2, r0
 800a136:	f504 5381 	add.w	r3, r4, #4128	; 0x1020
 800a13a:	330c      	adds	r3, #12
 800a13c:	601a      	str	r2, [r3, #0]
					for (c = 0; c < dp->fs->csize; c++) {		/* Fill the new cluster with 0 */
 800a13e:	2300      	movs	r3, #0
 800a140:	613b      	str	r3, [r7, #16]
 800a142:	e024      	b.n	800a18e <dir_next+0x20e>
						dp->fs->wflag = 1;
 800a144:	687b      	ldr	r3, [r7, #4]
 800a146:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a14a:	681b      	ldr	r3, [r3, #0]
 800a14c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a150:	3304      	adds	r3, #4
 800a152:	2201      	movs	r2, #1
 800a154:	701a      	strb	r2, [r3, #0]
						if (sync_window(dp->fs)) return FR_DISK_ERR;
 800a156:	687b      	ldr	r3, [r7, #4]
 800a158:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a15c:	681b      	ldr	r3, [r3, #0]
 800a15e:	4618      	mov	r0, r3
 800a160:	f7ff f8ec 	bl	800933c <sync_window>
 800a164:	4603      	mov	r3, r0
 800a166:	2b00      	cmp	r3, #0
 800a168:	d001      	beq.n	800a16e <dir_next+0x1ee>
 800a16a:	2301      	movs	r3, #1
 800a16c:	e066      	b.n	800a23c <dir_next+0x2bc>
						dp->fs->winsect++;
 800a16e:	687b      	ldr	r3, [r7, #4]
 800a170:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a174:	681a      	ldr	r2, [r3, #0]
 800a176:	f502 5381 	add.w	r3, r2, #4128	; 0x1020
 800a17a:	330c      	adds	r3, #12
 800a17c:	681b      	ldr	r3, [r3, #0]
 800a17e:	1c59      	adds	r1, r3, #1
 800a180:	f502 5381 	add.w	r3, r2, #4128	; 0x1020
 800a184:	330c      	adds	r3, #12
 800a186:	6019      	str	r1, [r3, #0]
					for (c = 0; c < dp->fs->csize; c++) {		/* Fill the new cluster with 0 */
 800a188:	693b      	ldr	r3, [r7, #16]
 800a18a:	3301      	adds	r3, #1
 800a18c:	613b      	str	r3, [r7, #16]
 800a18e:	687b      	ldr	r3, [r7, #4]
 800a190:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a194:	681b      	ldr	r3, [r3, #0]
 800a196:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a19a:	3302      	adds	r3, #2
 800a19c:	781b      	ldrb	r3, [r3, #0]
 800a19e:	461a      	mov	r2, r3
 800a1a0:	693b      	ldr	r3, [r7, #16]
 800a1a2:	4293      	cmp	r3, r2
 800a1a4:	d3ce      	bcc.n	800a144 <dir_next+0x1c4>
					}
					dp->fs->winsect -= c;						/* Rewind window offset */
 800a1a6:	687b      	ldr	r3, [r7, #4]
 800a1a8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a1ac:	681b      	ldr	r3, [r3, #0]
 800a1ae:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 800a1b2:	330c      	adds	r3, #12
 800a1b4:	6819      	ldr	r1, [r3, #0]
 800a1b6:	687b      	ldr	r3, [r7, #4]
 800a1b8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a1bc:	681b      	ldr	r3, [r3, #0]
 800a1be:	693a      	ldr	r2, [r7, #16]
 800a1c0:	1a8a      	subs	r2, r1, r2
 800a1c2:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 800a1c6:	330c      	adds	r3, #12
 800a1c8:	601a      	str	r2, [r3, #0]
#else
					if (!stretch) return FR_NO_FILE;			/* If do not stretch, report EOT (this is to suppress warning) */
					return FR_NO_FILE;							/* Report EOT */
#endif
				}
				dp->clust = clst;				/* Initialize data for new cluster */
 800a1ca:	687b      	ldr	r3, [r7, #4]
 800a1cc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a1d0:	330c      	adds	r3, #12
 800a1d2:	697a      	ldr	r2, [r7, #20]
 800a1d4:	601a      	str	r2, [r3, #0]
				dp->sect = clust2sect(dp->fs, clst);
 800a1d6:	687b      	ldr	r3, [r7, #4]
 800a1d8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a1dc:	681b      	ldr	r3, [r3, #0]
 800a1de:	6979      	ldr	r1, [r7, #20]
 800a1e0:	4618      	mov	r0, r3
 800a1e2:	f7ff fa08 	bl	80095f6 <clust2sect>
 800a1e6:	4602      	mov	r2, r0
 800a1e8:	687b      	ldr	r3, [r7, #4]
 800a1ea:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a1ee:	3310      	adds	r3, #16
 800a1f0:	601a      	str	r2, [r3, #0]
			}
		}
	}

	dp->index = (WORD)i;	/* Current index */
 800a1f2:	68fb      	ldr	r3, [r7, #12]
 800a1f4:	b29a      	uxth	r2, r3
 800a1f6:	687b      	ldr	r3, [r7, #4]
 800a1f8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a1fc:	3306      	adds	r3, #6
 800a1fe:	801a      	strh	r2, [r3, #0]
	dp->dir = dp->fs->win.d8 + (i % (SS(dp->fs) / SZ_DIRE)) * SZ_DIRE;	/* Current entry in the window */
 800a200:	687b      	ldr	r3, [r7, #4]
 800a202:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a206:	681b      	ldr	r3, [r3, #0]
 800a208:	4618      	mov	r0, r3
 800a20a:	687b      	ldr	r3, [r7, #4]
 800a20c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a210:	681b      	ldr	r3, [r3, #0]
 800a212:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a216:	330a      	adds	r3, #10
 800a218:	881b      	ldrh	r3, [r3, #0]
 800a21a:	095b      	lsrs	r3, r3, #5
 800a21c:	b29b      	uxth	r3, r3
 800a21e:	461a      	mov	r2, r3
 800a220:	68fb      	ldr	r3, [r7, #12]
 800a222:	fbb3 f1f2 	udiv	r1, r3, r2
 800a226:	fb02 f201 	mul.w	r2, r2, r1
 800a22a:	1a9b      	subs	r3, r3, r2
 800a22c:	015b      	lsls	r3, r3, #5
 800a22e:	18c2      	adds	r2, r0, r3
 800a230:	687b      	ldr	r3, [r7, #4]
 800a232:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a236:	3314      	adds	r3, #20
 800a238:	601a      	str	r2, [r3, #0]

	return FR_OK;
 800a23a:	2300      	movs	r3, #0
}
 800a23c:	4618      	mov	r0, r3
 800a23e:	371c      	adds	r7, #28
 800a240:	46bd      	mov	sp, r7
 800a242:	bd90      	pop	{r4, r7, pc}

0800a244 <dir_alloc>:
static
FRESULT dir_alloc (
	DIR* dp,	/* Pointer to the directory object */
	UINT nent	/* Number of contiguous entries to allocate (1-21) */
)
{
 800a244:	b580      	push	{r7, lr}
 800a246:	b084      	sub	sp, #16
 800a248:	af00      	add	r7, sp, #0
 800a24a:	6078      	str	r0, [r7, #4]
 800a24c:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;


	res = dir_sdi(dp, 0);
 800a24e:	2100      	movs	r1, #0
 800a250:	6878      	ldr	r0, [r7, #4]
 800a252:	f7ff fdba 	bl	8009dca <dir_sdi>
 800a256:	4603      	mov	r3, r0
 800a258:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800a25a:	7bfb      	ldrb	r3, [r7, #15]
 800a25c:	2b00      	cmp	r3, #0
 800a25e:	d138      	bne.n	800a2d2 <dir_alloc+0x8e>
		n = 0;
 800a260:	2300      	movs	r3, #0
 800a262:	60bb      	str	r3, [r7, #8]
		do {
			res = move_window(dp->fs, dp->sect);
 800a264:	687b      	ldr	r3, [r7, #4]
 800a266:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a26a:	681a      	ldr	r2, [r3, #0]
 800a26c:	687b      	ldr	r3, [r7, #4]
 800a26e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a272:	3310      	adds	r3, #16
 800a274:	681b      	ldr	r3, [r3, #0]
 800a276:	4619      	mov	r1, r3
 800a278:	4610      	mov	r0, r2
 800a27a:	f7ff f8b9 	bl	80093f0 <move_window>
 800a27e:	4603      	mov	r3, r0
 800a280:	73fb      	strb	r3, [r7, #15]
			if (res != FR_OK) break;
 800a282:	7bfb      	ldrb	r3, [r7, #15]
 800a284:	2b00      	cmp	r3, #0
 800a286:	d123      	bne.n	800a2d0 <dir_alloc+0x8c>
			if (dp->dir[0] == DDEM || dp->dir[0] == 0) {	/* Is it a free entry? */
 800a288:	687b      	ldr	r3, [r7, #4]
 800a28a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a28e:	3314      	adds	r3, #20
 800a290:	681b      	ldr	r3, [r3, #0]
 800a292:	781b      	ldrb	r3, [r3, #0]
 800a294:	2be5      	cmp	r3, #229	; 0xe5
 800a296:	d007      	beq.n	800a2a8 <dir_alloc+0x64>
 800a298:	687b      	ldr	r3, [r7, #4]
 800a29a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a29e:	3314      	adds	r3, #20
 800a2a0:	681b      	ldr	r3, [r3, #0]
 800a2a2:	781b      	ldrb	r3, [r3, #0]
 800a2a4:	2b00      	cmp	r3, #0
 800a2a6:	d107      	bne.n	800a2b8 <dir_alloc+0x74>
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 800a2a8:	68bb      	ldr	r3, [r7, #8]
 800a2aa:	3301      	adds	r3, #1
 800a2ac:	60bb      	str	r3, [r7, #8]
 800a2ae:	68ba      	ldr	r2, [r7, #8]
 800a2b0:	683b      	ldr	r3, [r7, #0]
 800a2b2:	429a      	cmp	r2, r3
 800a2b4:	d102      	bne.n	800a2bc <dir_alloc+0x78>
 800a2b6:	e00c      	b.n	800a2d2 <dir_alloc+0x8e>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 800a2b8:	2300      	movs	r3, #0
 800a2ba:	60bb      	str	r3, [r7, #8]
			}
			res = dir_next(dp, 1);		/* Next entry with table stretch enabled */
 800a2bc:	2101      	movs	r1, #1
 800a2be:	6878      	ldr	r0, [r7, #4]
 800a2c0:	f7ff fe5e 	bl	8009f80 <dir_next>
 800a2c4:	4603      	mov	r3, r0
 800a2c6:	73fb      	strb	r3, [r7, #15]
		} while (res == FR_OK);
 800a2c8:	7bfb      	ldrb	r3, [r7, #15]
 800a2ca:	2b00      	cmp	r3, #0
 800a2cc:	d0ca      	beq.n	800a264 <dir_alloc+0x20>
 800a2ce:	e000      	b.n	800a2d2 <dir_alloc+0x8e>
			if (res != FR_OK) break;
 800a2d0:	bf00      	nop
	}
	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800a2d2:	7bfb      	ldrb	r3, [r7, #15]
 800a2d4:	2b04      	cmp	r3, #4
 800a2d6:	d101      	bne.n	800a2dc <dir_alloc+0x98>
 800a2d8:	2307      	movs	r3, #7
 800a2da:	73fb      	strb	r3, [r7, #15]
	return res;
 800a2dc:	7bfb      	ldrb	r3, [r7, #15]
}
 800a2de:	4618      	mov	r0, r3
 800a2e0:	3710      	adds	r7, #16
 800a2e2:	46bd      	mov	sp, r7
 800a2e4:	bd80      	pop	{r7, pc}

0800a2e6 <ld_clust>:
static
DWORD ld_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir	/* Pointer to the directory entry */
)
{
 800a2e6:	b480      	push	{r7}
 800a2e8:	b085      	sub	sp, #20
 800a2ea:	af00      	add	r7, sp, #0
 800a2ec:	6078      	str	r0, [r7, #4]
 800a2ee:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = LD_WORD(dir + DIR_FstClusLO);
 800a2f0:	683b      	ldr	r3, [r7, #0]
 800a2f2:	331b      	adds	r3, #27
 800a2f4:	781b      	ldrb	r3, [r3, #0]
 800a2f6:	021b      	lsls	r3, r3, #8
 800a2f8:	b21a      	sxth	r2, r3
 800a2fa:	683b      	ldr	r3, [r7, #0]
 800a2fc:	331a      	adds	r3, #26
 800a2fe:	781b      	ldrb	r3, [r3, #0]
 800a300:	b21b      	sxth	r3, r3
 800a302:	4313      	orrs	r3, r2
 800a304:	b21b      	sxth	r3, r3
 800a306:	b29b      	uxth	r3, r3
 800a308:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32)
 800a30a:	687b      	ldr	r3, [r7, #4]
 800a30c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a310:	781b      	ldrb	r3, [r3, #0]
 800a312:	2b03      	cmp	r3, #3
 800a314:	d10f      	bne.n	800a336 <ld_clust+0x50>
		cl |= (DWORD)LD_WORD(dir + DIR_FstClusHI) << 16;
 800a316:	683b      	ldr	r3, [r7, #0]
 800a318:	3315      	adds	r3, #21
 800a31a:	781b      	ldrb	r3, [r3, #0]
 800a31c:	021b      	lsls	r3, r3, #8
 800a31e:	b21a      	sxth	r2, r3
 800a320:	683b      	ldr	r3, [r7, #0]
 800a322:	3314      	adds	r3, #20
 800a324:	781b      	ldrb	r3, [r3, #0]
 800a326:	b21b      	sxth	r3, r3
 800a328:	4313      	orrs	r3, r2
 800a32a:	b21b      	sxth	r3, r3
 800a32c:	b29b      	uxth	r3, r3
 800a32e:	041b      	lsls	r3, r3, #16
 800a330:	68fa      	ldr	r2, [r7, #12]
 800a332:	4313      	orrs	r3, r2
 800a334:	60fb      	str	r3, [r7, #12]

	return cl;
 800a336:	68fb      	ldr	r3, [r7, #12]
}
 800a338:	4618      	mov	r0, r3
 800a33a:	3714      	adds	r7, #20
 800a33c:	46bd      	mov	sp, r7
 800a33e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a342:	4770      	bx	lr

0800a344 <st_clust>:
static
void st_clust (
	BYTE* dir,	/* Pointer to the directory entry */
	DWORD cl	/* Value to be set */
)
{
 800a344:	b480      	push	{r7}
 800a346:	b083      	sub	sp, #12
 800a348:	af00      	add	r7, sp, #0
 800a34a:	6078      	str	r0, [r7, #4]
 800a34c:	6039      	str	r1, [r7, #0]
	ST_WORD(dir + DIR_FstClusLO, cl);
 800a34e:	687b      	ldr	r3, [r7, #4]
 800a350:	331a      	adds	r3, #26
 800a352:	683a      	ldr	r2, [r7, #0]
 800a354:	b2d2      	uxtb	r2, r2
 800a356:	701a      	strb	r2, [r3, #0]
 800a358:	683b      	ldr	r3, [r7, #0]
 800a35a:	b29b      	uxth	r3, r3
 800a35c:	0a1b      	lsrs	r3, r3, #8
 800a35e:	b29a      	uxth	r2, r3
 800a360:	687b      	ldr	r3, [r7, #4]
 800a362:	331b      	adds	r3, #27
 800a364:	b2d2      	uxtb	r2, r2
 800a366:	701a      	strb	r2, [r3, #0]
	ST_WORD(dir + DIR_FstClusHI, cl >> 16);
 800a368:	683b      	ldr	r3, [r7, #0]
 800a36a:	0c1a      	lsrs	r2, r3, #16
 800a36c:	687b      	ldr	r3, [r7, #4]
 800a36e:	3314      	adds	r3, #20
 800a370:	b2d2      	uxtb	r2, r2
 800a372:	701a      	strb	r2, [r3, #0]
 800a374:	683b      	ldr	r3, [r7, #0]
 800a376:	0c1b      	lsrs	r3, r3, #16
 800a378:	b29b      	uxth	r3, r3
 800a37a:	0a1b      	lsrs	r3, r3, #8
 800a37c:	b29a      	uxth	r2, r3
 800a37e:	687b      	ldr	r3, [r7, #4]
 800a380:	3315      	adds	r3, #21
 800a382:	b2d2      	uxtb	r2, r2
 800a384:	701a      	strb	r2, [r3, #0]
}
 800a386:	bf00      	nop
 800a388:	370c      	adds	r7, #12
 800a38a:	46bd      	mov	sp, r7
 800a38c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a390:	4770      	bx	lr
	...

0800a394 <cmp_lfn>:
static
int cmp_lfn (			/* 1:Matched, 0:Not matched */
	WCHAR* lfnbuf,		/* Pointer to the LFN to be compared */
	BYTE* dir			/* Pointer to the directory entry containing a part of LFN */
)
{
 800a394:	b580      	push	{r7, lr}
 800a396:	b086      	sub	sp, #24
 800a398:	af00      	add	r7, sp, #0
 800a39a:	6078      	str	r0, [r7, #4]
 800a39c:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	i = ((dir[LDIR_Ord] & ~LLEF) - 1) * 13;	/* Get offset in the LFN buffer */
 800a39e:	683b      	ldr	r3, [r7, #0]
 800a3a0:	781b      	ldrb	r3, [r3, #0]
 800a3a2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a3a6:	1e5a      	subs	r2, r3, #1
 800a3a8:	4613      	mov	r3, r2
 800a3aa:	005b      	lsls	r3, r3, #1
 800a3ac:	4413      	add	r3, r2
 800a3ae:	009b      	lsls	r3, r3, #2
 800a3b0:	4413      	add	r3, r2
 800a3b2:	617b      	str	r3, [r7, #20]
	s = 0; wc = 1;
 800a3b4:	2300      	movs	r3, #0
 800a3b6:	613b      	str	r3, [r7, #16]
 800a3b8:	2301      	movs	r3, #1
 800a3ba:	81fb      	strh	r3, [r7, #14]
	do {
		uc = LD_WORD(dir + LfnOfs[s]);	/* Pick an LFN character from the entry */
 800a3bc:	4a2b      	ldr	r2, [pc, #172]	; (800a46c <cmp_lfn+0xd8>)
 800a3be:	693b      	ldr	r3, [r7, #16]
 800a3c0:	4413      	add	r3, r2
 800a3c2:	781b      	ldrb	r3, [r3, #0]
 800a3c4:	3301      	adds	r3, #1
 800a3c6:	683a      	ldr	r2, [r7, #0]
 800a3c8:	4413      	add	r3, r2
 800a3ca:	781b      	ldrb	r3, [r3, #0]
 800a3cc:	021b      	lsls	r3, r3, #8
 800a3ce:	b21a      	sxth	r2, r3
 800a3d0:	4926      	ldr	r1, [pc, #152]	; (800a46c <cmp_lfn+0xd8>)
 800a3d2:	693b      	ldr	r3, [r7, #16]
 800a3d4:	440b      	add	r3, r1
 800a3d6:	781b      	ldrb	r3, [r3, #0]
 800a3d8:	4619      	mov	r1, r3
 800a3da:	683b      	ldr	r3, [r7, #0]
 800a3dc:	440b      	add	r3, r1
 800a3de:	781b      	ldrb	r3, [r3, #0]
 800a3e0:	b21b      	sxth	r3, r3
 800a3e2:	4313      	orrs	r3, r2
 800a3e4:	b21b      	sxth	r3, r3
 800a3e6:	81bb      	strh	r3, [r7, #12]
		if (wc) {	/* Last character has not been processed */
 800a3e8:	89fb      	ldrh	r3, [r7, #14]
 800a3ea:	2b00      	cmp	r3, #0
 800a3ec:	d019      	beq.n	800a422 <cmp_lfn+0x8e>
			wc = ff_wtoupper(uc);		/* Convert it to upper case */
 800a3ee:	89bb      	ldrh	r3, [r7, #12]
 800a3f0:	4618      	mov	r0, r3
 800a3f2:	f003 f869 	bl	800d4c8 <ff_wtoupper>
 800a3f6:	4603      	mov	r3, r0
 800a3f8:	81fb      	strh	r3, [r7, #14]
			if (i >= _MAX_LFN || wc != ff_wtoupper(lfnbuf[i++]))	/* Compare it */
 800a3fa:	697b      	ldr	r3, [r7, #20]
 800a3fc:	2bfe      	cmp	r3, #254	; 0xfe
 800a3fe:	d80e      	bhi.n	800a41e <cmp_lfn+0x8a>
 800a400:	697b      	ldr	r3, [r7, #20]
 800a402:	1c5a      	adds	r2, r3, #1
 800a404:	617a      	str	r2, [r7, #20]
 800a406:	005b      	lsls	r3, r3, #1
 800a408:	687a      	ldr	r2, [r7, #4]
 800a40a:	4413      	add	r3, r2
 800a40c:	881b      	ldrh	r3, [r3, #0]
 800a40e:	4618      	mov	r0, r3
 800a410:	f003 f85a 	bl	800d4c8 <ff_wtoupper>
 800a414:	4603      	mov	r3, r0
 800a416:	461a      	mov	r2, r3
 800a418:	89fb      	ldrh	r3, [r7, #14]
 800a41a:	4293      	cmp	r3, r2
 800a41c:	d008      	beq.n	800a430 <cmp_lfn+0x9c>
				return 0;				/* Not matched */
 800a41e:	2300      	movs	r3, #0
 800a420:	e01f      	b.n	800a462 <cmp_lfn+0xce>
		} else {
			if (uc != 0xFFFF) return 0;	/* Check filler */
 800a422:	89bb      	ldrh	r3, [r7, #12]
 800a424:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800a428:	4293      	cmp	r3, r2
 800a42a:	d001      	beq.n	800a430 <cmp_lfn+0x9c>
 800a42c:	2300      	movs	r3, #0
 800a42e:	e018      	b.n	800a462 <cmp_lfn+0xce>
		}
	} while (++s < 13);				/* Repeat until all characters in the entry are checked */
 800a430:	693b      	ldr	r3, [r7, #16]
 800a432:	3301      	adds	r3, #1
 800a434:	613b      	str	r3, [r7, #16]
 800a436:	693b      	ldr	r3, [r7, #16]
 800a438:	2b0c      	cmp	r3, #12
 800a43a:	d9bf      	bls.n	800a3bc <cmp_lfn+0x28>

	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i])	/* Last segment matched but different length */
 800a43c:	683b      	ldr	r3, [r7, #0]
 800a43e:	781b      	ldrb	r3, [r3, #0]
 800a440:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a444:	2b00      	cmp	r3, #0
 800a446:	d00b      	beq.n	800a460 <cmp_lfn+0xcc>
 800a448:	89fb      	ldrh	r3, [r7, #14]
 800a44a:	2b00      	cmp	r3, #0
 800a44c:	d008      	beq.n	800a460 <cmp_lfn+0xcc>
 800a44e:	697b      	ldr	r3, [r7, #20]
 800a450:	005b      	lsls	r3, r3, #1
 800a452:	687a      	ldr	r2, [r7, #4]
 800a454:	4413      	add	r3, r2
 800a456:	881b      	ldrh	r3, [r3, #0]
 800a458:	2b00      	cmp	r3, #0
 800a45a:	d001      	beq.n	800a460 <cmp_lfn+0xcc>
		return 0;
 800a45c:	2300      	movs	r3, #0
 800a45e:	e000      	b.n	800a462 <cmp_lfn+0xce>

	return 1;						/* The part of LFN matched */
 800a460:	2301      	movs	r3, #1
}
 800a462:	4618      	mov	r0, r3
 800a464:	3718      	adds	r7, #24
 800a466:	46bd      	mov	sp, r7
 800a468:	bd80      	pop	{r7, pc}
 800a46a:	bf00      	nop
 800a46c:	08010c44 	.word	0x08010c44

0800a470 <fit_lfn>:
	const WCHAR* lfnbuf,	/* Pointer to the LFN buffer */
	BYTE* dir,				/* Pointer to the directory entry */
	BYTE ord,				/* LFN order (1-20) */
	BYTE sum				/* SFN sum */
)
{
 800a470:	b480      	push	{r7}
 800a472:	b089      	sub	sp, #36	; 0x24
 800a474:	af00      	add	r7, sp, #0
 800a476:	60f8      	str	r0, [r7, #12]
 800a478:	60b9      	str	r1, [r7, #8]
 800a47a:	4611      	mov	r1, r2
 800a47c:	461a      	mov	r2, r3
 800a47e:	460b      	mov	r3, r1
 800a480:	71fb      	strb	r3, [r7, #7]
 800a482:	4613      	mov	r3, r2
 800a484:	71bb      	strb	r3, [r7, #6]
	UINT i, s;
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set check sum */
 800a486:	68bb      	ldr	r3, [r7, #8]
 800a488:	330d      	adds	r3, #13
 800a48a:	79ba      	ldrb	r2, [r7, #6]
 800a48c:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 800a48e:	68bb      	ldr	r3, [r7, #8]
 800a490:	330b      	adds	r3, #11
 800a492:	220f      	movs	r2, #15
 800a494:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Type] = 0;
 800a496:	68bb      	ldr	r3, [r7, #8]
 800a498:	330c      	adds	r3, #12
 800a49a:	2200      	movs	r2, #0
 800a49c:	701a      	strb	r2, [r3, #0]
	ST_WORD(dir + LDIR_FstClusLO, 0);
 800a49e:	68bb      	ldr	r3, [r7, #8]
 800a4a0:	331a      	adds	r3, #26
 800a4a2:	2200      	movs	r2, #0
 800a4a4:	701a      	strb	r2, [r3, #0]
 800a4a6:	68bb      	ldr	r3, [r7, #8]
 800a4a8:	331b      	adds	r3, #27
 800a4aa:	2200      	movs	r2, #0
 800a4ac:	701a      	strb	r2, [r3, #0]

	i = (ord - 1) * 13;				/* Get offset in the LFN buffer */
 800a4ae:	79fb      	ldrb	r3, [r7, #7]
 800a4b0:	1e5a      	subs	r2, r3, #1
 800a4b2:	4613      	mov	r3, r2
 800a4b4:	005b      	lsls	r3, r3, #1
 800a4b6:	4413      	add	r3, r2
 800a4b8:	009b      	lsls	r3, r3, #2
 800a4ba:	4413      	add	r3, r2
 800a4bc:	61fb      	str	r3, [r7, #28]
	s = wc = 0;
 800a4be:	2300      	movs	r3, #0
 800a4c0:	82fb      	strh	r3, [r7, #22]
 800a4c2:	2300      	movs	r3, #0
 800a4c4:	61bb      	str	r3, [r7, #24]
	do {
		if (wc != 0xFFFF) wc = lfnbuf[i++];	/* Get an effective character */
 800a4c6:	8afb      	ldrh	r3, [r7, #22]
 800a4c8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800a4cc:	4293      	cmp	r3, r2
 800a4ce:	d007      	beq.n	800a4e0 <fit_lfn+0x70>
 800a4d0:	69fb      	ldr	r3, [r7, #28]
 800a4d2:	1c5a      	adds	r2, r3, #1
 800a4d4:	61fa      	str	r2, [r7, #28]
 800a4d6:	005b      	lsls	r3, r3, #1
 800a4d8:	68fa      	ldr	r2, [r7, #12]
 800a4da:	4413      	add	r3, r2
 800a4dc:	881b      	ldrh	r3, [r3, #0]
 800a4de:	82fb      	strh	r3, [r7, #22]
		ST_WORD(dir+LfnOfs[s], wc);	/* Put it */
 800a4e0:	4a1d      	ldr	r2, [pc, #116]	; (800a558 <fit_lfn+0xe8>)
 800a4e2:	69bb      	ldr	r3, [r7, #24]
 800a4e4:	4413      	add	r3, r2
 800a4e6:	781b      	ldrb	r3, [r3, #0]
 800a4e8:	461a      	mov	r2, r3
 800a4ea:	68bb      	ldr	r3, [r7, #8]
 800a4ec:	4413      	add	r3, r2
 800a4ee:	8afa      	ldrh	r2, [r7, #22]
 800a4f0:	b2d2      	uxtb	r2, r2
 800a4f2:	701a      	strb	r2, [r3, #0]
 800a4f4:	8afb      	ldrh	r3, [r7, #22]
 800a4f6:	0a1b      	lsrs	r3, r3, #8
 800a4f8:	b299      	uxth	r1, r3
 800a4fa:	4a17      	ldr	r2, [pc, #92]	; (800a558 <fit_lfn+0xe8>)
 800a4fc:	69bb      	ldr	r3, [r7, #24]
 800a4fe:	4413      	add	r3, r2
 800a500:	781b      	ldrb	r3, [r3, #0]
 800a502:	3301      	adds	r3, #1
 800a504:	68ba      	ldr	r2, [r7, #8]
 800a506:	4413      	add	r3, r2
 800a508:	b2ca      	uxtb	r2, r1
 800a50a:	701a      	strb	r2, [r3, #0]
		if (!wc) wc = 0xFFFF;		/* Padding characters following last character */
 800a50c:	8afb      	ldrh	r3, [r7, #22]
 800a50e:	2b00      	cmp	r3, #0
 800a510:	d102      	bne.n	800a518 <fit_lfn+0xa8>
 800a512:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800a516:	82fb      	strh	r3, [r7, #22]
	} while (++s < 13);
 800a518:	69bb      	ldr	r3, [r7, #24]
 800a51a:	3301      	adds	r3, #1
 800a51c:	61bb      	str	r3, [r7, #24]
 800a51e:	69bb      	ldr	r3, [r7, #24]
 800a520:	2b0c      	cmp	r3, #12
 800a522:	d9d0      	bls.n	800a4c6 <fit_lfn+0x56>
	if (wc == 0xFFFF || !lfnbuf[i]) ord |= LLEF;	/* Bottom LFN part is the start of LFN sequence */
 800a524:	8afb      	ldrh	r3, [r7, #22]
 800a526:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800a52a:	4293      	cmp	r3, r2
 800a52c:	d006      	beq.n	800a53c <fit_lfn+0xcc>
 800a52e:	69fb      	ldr	r3, [r7, #28]
 800a530:	005b      	lsls	r3, r3, #1
 800a532:	68fa      	ldr	r2, [r7, #12]
 800a534:	4413      	add	r3, r2
 800a536:	881b      	ldrh	r3, [r3, #0]
 800a538:	2b00      	cmp	r3, #0
 800a53a:	d103      	bne.n	800a544 <fit_lfn+0xd4>
 800a53c:	79fb      	ldrb	r3, [r7, #7]
 800a53e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a542:	71fb      	strb	r3, [r7, #7]
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 800a544:	68bb      	ldr	r3, [r7, #8]
 800a546:	79fa      	ldrb	r2, [r7, #7]
 800a548:	701a      	strb	r2, [r3, #0]
}
 800a54a:	bf00      	nop
 800a54c:	3724      	adds	r7, #36	; 0x24
 800a54e:	46bd      	mov	sp, r7
 800a550:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a554:	4770      	bx	lr
 800a556:	bf00      	nop
 800a558:	08010c44 	.word	0x08010c44

0800a55c <gen_numname>:
	BYTE* dst,			/* Pointer to the buffer to store numbered SFN */
	const BYTE* src,	/* Pointer to SFN */
	const WCHAR* lfn,	/* Pointer to LFN */
	UINT seq			/* Sequence number */
)
{
 800a55c:	b580      	push	{r7, lr}
 800a55e:	b08c      	sub	sp, #48	; 0x30
 800a560:	af00      	add	r7, sp, #0
 800a562:	60f8      	str	r0, [r7, #12]
 800a564:	60b9      	str	r1, [r7, #8]
 800a566:	607a      	str	r2, [r7, #4]
 800a568:	603b      	str	r3, [r7, #0]
	UINT i, j;
	WCHAR wc;
	DWORD sr;


	mem_cpy(dst, src, 11);
 800a56a:	220b      	movs	r2, #11
 800a56c:	68b9      	ldr	r1, [r7, #8]
 800a56e:	68f8      	ldr	r0, [r7, #12]
 800a570:	f7fe fca2 	bl	8008eb8 <mem_cpy>

	if (seq > 5) {	/* On many collisions, generate a hash number instead of sequential number */
 800a574:	683b      	ldr	r3, [r7, #0]
 800a576:	2b05      	cmp	r3, #5
 800a578:	d92b      	bls.n	800a5d2 <gen_numname+0x76>
		sr = seq;
 800a57a:	683b      	ldr	r3, [r7, #0]
 800a57c:	61fb      	str	r3, [r7, #28]
		while (*lfn) {	/* Create a CRC */
 800a57e:	e022      	b.n	800a5c6 <gen_numname+0x6a>
			wc = *lfn++;
 800a580:	687b      	ldr	r3, [r7, #4]
 800a582:	1c9a      	adds	r2, r3, #2
 800a584:	607a      	str	r2, [r7, #4]
 800a586:	881b      	ldrh	r3, [r3, #0]
 800a588:	847b      	strh	r3, [r7, #34]	; 0x22
			for (i = 0; i < 16; i++) {
 800a58a:	2300      	movs	r3, #0
 800a58c:	62bb      	str	r3, [r7, #40]	; 0x28
 800a58e:	e017      	b.n	800a5c0 <gen_numname+0x64>
				sr = (sr << 1) + (wc & 1);
 800a590:	69fb      	ldr	r3, [r7, #28]
 800a592:	005a      	lsls	r2, r3, #1
 800a594:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800a596:	f003 0301 	and.w	r3, r3, #1
 800a59a:	4413      	add	r3, r2
 800a59c:	61fb      	str	r3, [r7, #28]
				wc >>= 1;
 800a59e:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800a5a0:	085b      	lsrs	r3, r3, #1
 800a5a2:	847b      	strh	r3, [r7, #34]	; 0x22
				if (sr & 0x10000) sr ^= 0x11021;
 800a5a4:	69fb      	ldr	r3, [r7, #28]
 800a5a6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800a5aa:	2b00      	cmp	r3, #0
 800a5ac:	d005      	beq.n	800a5ba <gen_numname+0x5e>
 800a5ae:	69fb      	ldr	r3, [r7, #28]
 800a5b0:	f483 3388 	eor.w	r3, r3, #69632	; 0x11000
 800a5b4:	f083 0321 	eor.w	r3, r3, #33	; 0x21
 800a5b8:	61fb      	str	r3, [r7, #28]
			for (i = 0; i < 16; i++) {
 800a5ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a5bc:	3301      	adds	r3, #1
 800a5be:	62bb      	str	r3, [r7, #40]	; 0x28
 800a5c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a5c2:	2b0f      	cmp	r3, #15
 800a5c4:	d9e4      	bls.n	800a590 <gen_numname+0x34>
		while (*lfn) {	/* Create a CRC */
 800a5c6:	687b      	ldr	r3, [r7, #4]
 800a5c8:	881b      	ldrh	r3, [r3, #0]
 800a5ca:	2b00      	cmp	r3, #0
 800a5cc:	d1d8      	bne.n	800a580 <gen_numname+0x24>
			}
		}
		seq = (UINT)sr;
 800a5ce:	69fb      	ldr	r3, [r7, #28]
 800a5d0:	603b      	str	r3, [r7, #0]
	}

	/* itoa (hexdecimal) */
	i = 7;
 800a5d2:	2307      	movs	r3, #7
 800a5d4:	62bb      	str	r3, [r7, #40]	; 0x28
	do {
		c = (seq % 16) + '0';
 800a5d6:	683b      	ldr	r3, [r7, #0]
 800a5d8:	b2db      	uxtb	r3, r3
 800a5da:	f003 030f 	and.w	r3, r3, #15
 800a5de:	b2db      	uxtb	r3, r3
 800a5e0:	3330      	adds	r3, #48	; 0x30
 800a5e2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (c > '9') c += 7;
 800a5e6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800a5ea:	2b39      	cmp	r3, #57	; 0x39
 800a5ec:	d904      	bls.n	800a5f8 <gen_numname+0x9c>
 800a5ee:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800a5f2:	3307      	adds	r3, #7
 800a5f4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		ns[i--] = c;
 800a5f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a5fa:	1e5a      	subs	r2, r3, #1
 800a5fc:	62ba      	str	r2, [r7, #40]	; 0x28
 800a5fe:	f107 0230 	add.w	r2, r7, #48	; 0x30
 800a602:	4413      	add	r3, r2
 800a604:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 800a608:	f803 2c1c 	strb.w	r2, [r3, #-28]
		seq /= 16;
 800a60c:	683b      	ldr	r3, [r7, #0]
 800a60e:	091b      	lsrs	r3, r3, #4
 800a610:	603b      	str	r3, [r7, #0]
	} while (seq);
 800a612:	683b      	ldr	r3, [r7, #0]
 800a614:	2b00      	cmp	r3, #0
 800a616:	d1de      	bne.n	800a5d6 <gen_numname+0x7a>
	ns[i] = '~';
 800a618:	f107 0214 	add.w	r2, r7, #20
 800a61c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a61e:	4413      	add	r3, r2
 800a620:	227e      	movs	r2, #126	; 0x7e
 800a622:	701a      	strb	r2, [r3, #0]

	/* Append the number */
	for (j = 0; j < i && dst[j] != ' '; j++) {
 800a624:	2300      	movs	r3, #0
 800a626:	627b      	str	r3, [r7, #36]	; 0x24
 800a628:	e002      	b.n	800a630 <gen_numname+0xd4>
 800a62a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a62c:	3301      	adds	r3, #1
 800a62e:	627b      	str	r3, [r7, #36]	; 0x24
 800a630:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a632:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a634:	429a      	cmp	r2, r3
 800a636:	d205      	bcs.n	800a644 <gen_numname+0xe8>
 800a638:	68fa      	ldr	r2, [r7, #12]
 800a63a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a63c:	4413      	add	r3, r2
 800a63e:	781b      	ldrb	r3, [r3, #0]
 800a640:	2b20      	cmp	r3, #32
 800a642:	d1f2      	bne.n	800a62a <gen_numname+0xce>
			if (j == i - 1) break;
			j++;
		}
	}
	do {
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 800a644:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a646:	2b07      	cmp	r3, #7
 800a648:	d808      	bhi.n	800a65c <gen_numname+0x100>
 800a64a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a64c:	1c5a      	adds	r2, r3, #1
 800a64e:	62ba      	str	r2, [r7, #40]	; 0x28
 800a650:	f107 0230 	add.w	r2, r7, #48	; 0x30
 800a654:	4413      	add	r3, r2
 800a656:	f813 1c1c 	ldrb.w	r1, [r3, #-28]
 800a65a:	e000      	b.n	800a65e <gen_numname+0x102>
 800a65c:	2120      	movs	r1, #32
 800a65e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a660:	1c5a      	adds	r2, r3, #1
 800a662:	627a      	str	r2, [r7, #36]	; 0x24
 800a664:	68fa      	ldr	r2, [r7, #12]
 800a666:	4413      	add	r3, r2
 800a668:	460a      	mov	r2, r1
 800a66a:	701a      	strb	r2, [r3, #0]
	} while (j < 8);
 800a66c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a66e:	2b07      	cmp	r3, #7
 800a670:	d9e8      	bls.n	800a644 <gen_numname+0xe8>
}
 800a672:	bf00      	nop
 800a674:	bf00      	nop
 800a676:	3730      	adds	r7, #48	; 0x30
 800a678:	46bd      	mov	sp, r7
 800a67a:	bd80      	pop	{r7, pc}

0800a67c <sum_sfn>:
#if _USE_LFN
static
BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 800a67c:	b480      	push	{r7}
 800a67e:	b085      	sub	sp, #20
 800a680:	af00      	add	r7, sp, #0
 800a682:	6078      	str	r0, [r7, #4]
	BYTE sum = 0;
 800a684:	2300      	movs	r3, #0
 800a686:	73fb      	strb	r3, [r7, #15]
	UINT n = 11;
 800a688:	230b      	movs	r3, #11
 800a68a:	60bb      	str	r3, [r7, #8]

	do sum = (sum >> 1) + (sum << 7) + *dir++; while (--n);
 800a68c:	7bfb      	ldrb	r3, [r7, #15]
 800a68e:	b2da      	uxtb	r2, r3
 800a690:	0852      	lsrs	r2, r2, #1
 800a692:	01db      	lsls	r3, r3, #7
 800a694:	4313      	orrs	r3, r2
 800a696:	b2da      	uxtb	r2, r3
 800a698:	687b      	ldr	r3, [r7, #4]
 800a69a:	1c59      	adds	r1, r3, #1
 800a69c:	6079      	str	r1, [r7, #4]
 800a69e:	781b      	ldrb	r3, [r3, #0]
 800a6a0:	4413      	add	r3, r2
 800a6a2:	73fb      	strb	r3, [r7, #15]
 800a6a4:	68bb      	ldr	r3, [r7, #8]
 800a6a6:	3b01      	subs	r3, #1
 800a6a8:	60bb      	str	r3, [r7, #8]
 800a6aa:	68bb      	ldr	r3, [r7, #8]
 800a6ac:	2b00      	cmp	r3, #0
 800a6ae:	d1ed      	bne.n	800a68c <sum_sfn+0x10>
	return sum;
 800a6b0:	7bfb      	ldrb	r3, [r7, #15]
}
 800a6b2:	4618      	mov	r0, r3
 800a6b4:	3714      	adds	r7, #20
 800a6b6:	46bd      	mov	sp, r7
 800a6b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6bc:	4770      	bx	lr

0800a6be <dir_find>:

static
FRESULT dir_find (
	DIR* dp			/* Pointer to the directory object linked to the file name */
)
{
 800a6be:	b580      	push	{r7, lr}
 800a6c0:	b086      	sub	sp, #24
 800a6c2:	af00      	add	r7, sp, #0
 800a6c4:	6078      	str	r0, [r7, #4]
	BYTE c, *dir;
#if _USE_LFN
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800a6c6:	2100      	movs	r1, #0
 800a6c8:	6878      	ldr	r0, [r7, #4]
 800a6ca:	f7ff fb7e 	bl	8009dca <dir_sdi>
 800a6ce:	4603      	mov	r3, r0
 800a6d0:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 800a6d2:	7dfb      	ldrb	r3, [r7, #23]
 800a6d4:	2b00      	cmp	r3, #0
 800a6d6:	d001      	beq.n	800a6dc <dir_find+0x1e>
 800a6d8:	7dfb      	ldrb	r3, [r7, #23]
 800a6da:	e0c1      	b.n	800a860 <dir_find+0x1a2>

#if _USE_LFN
	ord = sum = 0xFF; dp->lfn_idx = 0xFFFF;	/* Reset LFN sequence */
 800a6dc:	23ff      	movs	r3, #255	; 0xff
 800a6de:	753b      	strb	r3, [r7, #20]
 800a6e0:	7d3b      	ldrb	r3, [r7, #20]
 800a6e2:	757b      	strb	r3, [r7, #21]
 800a6e4:	687b      	ldr	r3, [r7, #4]
 800a6e6:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 800a6ea:	3304      	adds	r3, #4
 800a6ec:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800a6f0:	801a      	strh	r2, [r3, #0]
#endif
	do {
		res = move_window(dp->fs, dp->sect);
 800a6f2:	687b      	ldr	r3, [r7, #4]
 800a6f4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a6f8:	681a      	ldr	r2, [r3, #0]
 800a6fa:	687b      	ldr	r3, [r7, #4]
 800a6fc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a700:	3310      	adds	r3, #16
 800a702:	681b      	ldr	r3, [r3, #0]
 800a704:	4619      	mov	r1, r3
 800a706:	4610      	mov	r0, r2
 800a708:	f7fe fe72 	bl	80093f0 <move_window>
 800a70c:	4603      	mov	r3, r0
 800a70e:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800a710:	7dfb      	ldrb	r3, [r7, #23]
 800a712:	2b00      	cmp	r3, #0
 800a714:	f040 809e 	bne.w	800a854 <dir_find+0x196>
		dir = dp->dir;					/* Ptr to the directory entry of current index */
 800a718:	687b      	ldr	r3, [r7, #4]
 800a71a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a71e:	3314      	adds	r3, #20
 800a720:	681b      	ldr	r3, [r3, #0]
 800a722:	613b      	str	r3, [r7, #16]
		c = dir[DIR_Name];
 800a724:	693b      	ldr	r3, [r7, #16]
 800a726:	781b      	ldrb	r3, [r3, #0]
 800a728:	75bb      	strb	r3, [r7, #22]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800a72a:	7dbb      	ldrb	r3, [r7, #22]
 800a72c:	2b00      	cmp	r3, #0
 800a72e:	d102      	bne.n	800a736 <dir_find+0x78>
 800a730:	2304      	movs	r3, #4
 800a732:	75fb      	strb	r3, [r7, #23]
 800a734:	e093      	b.n	800a85e <dir_find+0x1a0>
#if _USE_LFN	/* LFN configuration */
		a = dir[DIR_Attr] & AM_MASK;
 800a736:	693b      	ldr	r3, [r7, #16]
 800a738:	330b      	adds	r3, #11
 800a73a:	781b      	ldrb	r3, [r3, #0]
 800a73c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800a740:	73fb      	strb	r3, [r7, #15]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 800a742:	7dbb      	ldrb	r3, [r7, #22]
 800a744:	2be5      	cmp	r3, #229	; 0xe5
 800a746:	d007      	beq.n	800a758 <dir_find+0x9a>
 800a748:	7bfb      	ldrb	r3, [r7, #15]
 800a74a:	f003 0308 	and.w	r3, r3, #8
 800a74e:	2b00      	cmp	r3, #0
 800a750:	d00c      	beq.n	800a76c <dir_find+0xae>
 800a752:	7bfb      	ldrb	r3, [r7, #15]
 800a754:	2b0f      	cmp	r3, #15
 800a756:	d009      	beq.n	800a76c <dir_find+0xae>
			ord = 0xFF; dp->lfn_idx = 0xFFFF;	/* Reset LFN sequence */
 800a758:	23ff      	movs	r3, #255	; 0xff
 800a75a:	757b      	strb	r3, [r7, #21]
 800a75c:	687b      	ldr	r3, [r7, #4]
 800a75e:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 800a762:	3304      	adds	r3, #4
 800a764:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800a768:	801a      	strh	r2, [r3, #0]
 800a76a:	e068      	b.n	800a83e <dir_find+0x180>
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
 800a76c:	7bfb      	ldrb	r3, [r7, #15]
 800a76e:	2b0f      	cmp	r3, #15
 800a770:	d139      	bne.n	800a7e6 <dir_find+0x128>
				if (dp->lfn) {
 800a772:	687b      	ldr	r3, [r7, #4]
 800a774:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 800a778:	681b      	ldr	r3, [r3, #0]
 800a77a:	2b00      	cmp	r3, #0
 800a77c:	d05f      	beq.n	800a83e <dir_find+0x180>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 800a77e:	7dbb      	ldrb	r3, [r7, #22]
 800a780:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a784:	2b00      	cmp	r3, #0
 800a786:	d012      	beq.n	800a7ae <dir_find+0xf0>
						sum = dir[LDIR_Chksum];
 800a788:	693b      	ldr	r3, [r7, #16]
 800a78a:	7b5b      	ldrb	r3, [r3, #13]
 800a78c:	753b      	strb	r3, [r7, #20]
						c &= ~LLEF; ord = c;	/* LFN start order */
 800a78e:	7dbb      	ldrb	r3, [r7, #22]
 800a790:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a794:	75bb      	strb	r3, [r7, #22]
 800a796:	7dbb      	ldrb	r3, [r7, #22]
 800a798:	757b      	strb	r3, [r7, #21]
						dp->lfn_idx = dp->index;	/* Start index of LFN */
 800a79a:	687b      	ldr	r3, [r7, #4]
 800a79c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a7a0:	3306      	adds	r3, #6
 800a7a2:	881a      	ldrh	r2, [r3, #0]
 800a7a4:	687b      	ldr	r3, [r7, #4]
 800a7a6:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 800a7aa:	3304      	adds	r3, #4
 800a7ac:	801a      	strh	r2, [r3, #0]
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dir[LDIR_Chksum] && cmp_lfn(dp->lfn, dir)) ? ord - 1 : 0xFF;
 800a7ae:	7dba      	ldrb	r2, [r7, #22]
 800a7b0:	7d7b      	ldrb	r3, [r7, #21]
 800a7b2:	429a      	cmp	r2, r3
 800a7b4:	d114      	bne.n	800a7e0 <dir_find+0x122>
 800a7b6:	693b      	ldr	r3, [r7, #16]
 800a7b8:	330d      	adds	r3, #13
 800a7ba:	781b      	ldrb	r3, [r3, #0]
 800a7bc:	7d3a      	ldrb	r2, [r7, #20]
 800a7be:	429a      	cmp	r2, r3
 800a7c0:	d10e      	bne.n	800a7e0 <dir_find+0x122>
 800a7c2:	687b      	ldr	r3, [r7, #4]
 800a7c4:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 800a7c8:	681b      	ldr	r3, [r3, #0]
 800a7ca:	6939      	ldr	r1, [r7, #16]
 800a7cc:	4618      	mov	r0, r3
 800a7ce:	f7ff fde1 	bl	800a394 <cmp_lfn>
 800a7d2:	4603      	mov	r3, r0
 800a7d4:	2b00      	cmp	r3, #0
 800a7d6:	d003      	beq.n	800a7e0 <dir_find+0x122>
 800a7d8:	7d7b      	ldrb	r3, [r7, #21]
 800a7da:	3b01      	subs	r3, #1
 800a7dc:	b2db      	uxtb	r3, r3
 800a7de:	e000      	b.n	800a7e2 <dir_find+0x124>
 800a7e0:	23ff      	movs	r3, #255	; 0xff
 800a7e2:	757b      	strb	r3, [r7, #21]
 800a7e4:	e02b      	b.n	800a83e <dir_find+0x180>
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dir)) break;	/* LFN matched? */
 800a7e6:	7d7b      	ldrb	r3, [r7, #21]
 800a7e8:	2b00      	cmp	r3, #0
 800a7ea:	d107      	bne.n	800a7fc <dir_find+0x13e>
 800a7ec:	6938      	ldr	r0, [r7, #16]
 800a7ee:	f7ff ff45 	bl	800a67c <sum_sfn>
 800a7f2:	4603      	mov	r3, r0
 800a7f4:	461a      	mov	r2, r3
 800a7f6:	7d3b      	ldrb	r3, [r7, #20]
 800a7f8:	4293      	cmp	r3, r2
 800a7fa:	d02d      	beq.n	800a858 <dir_find+0x19a>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dir, dp->fn, 11)) break;	/* SFN matched? */
 800a7fc:	687b      	ldr	r3, [r7, #4]
 800a7fe:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a802:	3318      	adds	r3, #24
 800a804:	681b      	ldr	r3, [r3, #0]
 800a806:	330b      	adds	r3, #11
 800a808:	781b      	ldrb	r3, [r3, #0]
 800a80a:	f003 0301 	and.w	r3, r3, #1
 800a80e:	2b00      	cmp	r3, #0
 800a810:	d10c      	bne.n	800a82c <dir_find+0x16e>
 800a812:	687b      	ldr	r3, [r7, #4]
 800a814:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a818:	3318      	adds	r3, #24
 800a81a:	681b      	ldr	r3, [r3, #0]
 800a81c:	220b      	movs	r2, #11
 800a81e:	4619      	mov	r1, r3
 800a820:	6938      	ldr	r0, [r7, #16]
 800a822:	f7fe fb83 	bl	8008f2c <mem_cmp>
 800a826:	4603      	mov	r3, r0
 800a828:	2b00      	cmp	r3, #0
 800a82a:	d017      	beq.n	800a85c <dir_find+0x19e>
				ord = 0xFF; dp->lfn_idx = 0xFFFF;	/* Reset LFN sequence */
 800a82c:	23ff      	movs	r3, #255	; 0xff
 800a82e:	757b      	strb	r3, [r7, #21]
 800a830:	687b      	ldr	r3, [r7, #4]
 800a832:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 800a836:	3304      	adds	r3, #4
 800a838:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800a83c:	801a      	strh	r2, [r3, #0]
		}
#else		/* Non LFN configuration */
		if (!(dir[DIR_Attr] & AM_VOL) && !mem_cmp(dir, dp->fn, 11)) /* Is it a valid entry? */
			break;
#endif
		res = dir_next(dp, 0);		/* Next entry */
 800a83e:	2100      	movs	r1, #0
 800a840:	6878      	ldr	r0, [r7, #4]
 800a842:	f7ff fb9d 	bl	8009f80 <dir_next>
 800a846:	4603      	mov	r3, r0
 800a848:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 800a84a:	7dfb      	ldrb	r3, [r7, #23]
 800a84c:	2b00      	cmp	r3, #0
 800a84e:	f43f af50 	beq.w	800a6f2 <dir_find+0x34>
 800a852:	e004      	b.n	800a85e <dir_find+0x1a0>
		if (res != FR_OK) break;
 800a854:	bf00      	nop
 800a856:	e002      	b.n	800a85e <dir_find+0x1a0>
				if (!ord && sum == sum_sfn(dir)) break;	/* LFN matched? */
 800a858:	bf00      	nop
 800a85a:	e000      	b.n	800a85e <dir_find+0x1a0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dir, dp->fn, 11)) break;	/* SFN matched? */
 800a85c:	bf00      	nop

	return res;
 800a85e:	7dfb      	ldrb	r3, [r7, #23]
}
 800a860:	4618      	mov	r0, r3
 800a862:	3718      	adds	r7, #24
 800a864:	46bd      	mov	sp, r7
 800a866:	bd80      	pop	{r7, pc}

0800a868 <dir_register>:
#if !_FS_READONLY
static
FRESULT dir_register (	/* FR_OK:Successful, FR_DENIED:No free entry or too many SFN collision, FR_DISK_ERR:Disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 800a868:	b580      	push	{r7, lr}
 800a86a:	b08c      	sub	sp, #48	; 0x30
 800a86c:	af00      	add	r7, sp, #0
 800a86e:	6078      	str	r0, [r7, #4]
	UINT n, nent;
	BYTE sn[12], *fn, sum;
	WCHAR *lfn;


	fn = dp->fn; lfn = dp->lfn;
 800a870:	687b      	ldr	r3, [r7, #4]
 800a872:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a876:	3318      	adds	r3, #24
 800a878:	681b      	ldr	r3, [r3, #0]
 800a87a:	623b      	str	r3, [r7, #32]
 800a87c:	687b      	ldr	r3, [r7, #4]
 800a87e:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 800a882:	681b      	ldr	r3, [r3, #0]
 800a884:	61fb      	str	r3, [r7, #28]
	mem_cpy(sn, fn, 12);
 800a886:	f107 030c 	add.w	r3, r7, #12
 800a88a:	220c      	movs	r2, #12
 800a88c:	6a39      	ldr	r1, [r7, #32]
 800a88e:	4618      	mov	r0, r3
 800a890:	f7fe fb12 	bl	8008eb8 <mem_cpy>

	if (_FS_RPATH && (sn[NSFLAG] & NS_DOT))		/* Cannot create dot entry */
		return FR_INVALID_NAME;

	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 800a894:	7dfb      	ldrb	r3, [r7, #23]
 800a896:	f003 0301 	and.w	r3, r3, #1
 800a89a:	2b00      	cmp	r3, #0
 800a89c:	d039      	beq.n	800a912 <dir_register+0xaa>
		fn[NSFLAG] = 0; dp->lfn = 0;			/* Find only SFN */
 800a89e:	6a3b      	ldr	r3, [r7, #32]
 800a8a0:	330b      	adds	r3, #11
 800a8a2:	2200      	movs	r2, #0
 800a8a4:	701a      	strb	r2, [r3, #0]
 800a8a6:	687b      	ldr	r3, [r7, #4]
 800a8a8:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 800a8ac:	2200      	movs	r2, #0
 800a8ae:	601a      	str	r2, [r3, #0]
		for (n = 1; n < 100; n++) {
 800a8b0:	2301      	movs	r3, #1
 800a8b2:	62bb      	str	r3, [r7, #40]	; 0x28
 800a8b4:	e013      	b.n	800a8de <dir_register+0x76>
			gen_numname(fn, sn, lfn, n);	/* Generate a numbered name */
 800a8b6:	f107 010c 	add.w	r1, r7, #12
 800a8ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a8bc:	69fa      	ldr	r2, [r7, #28]
 800a8be:	6a38      	ldr	r0, [r7, #32]
 800a8c0:	f7ff fe4c 	bl	800a55c <gen_numname>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 800a8c4:	6878      	ldr	r0, [r7, #4]
 800a8c6:	f7ff fefa 	bl	800a6be <dir_find>
 800a8ca:	4603      	mov	r3, r0
 800a8cc:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			if (res != FR_OK) break;
 800a8d0:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800a8d4:	2b00      	cmp	r3, #0
 800a8d6:	d106      	bne.n	800a8e6 <dir_register+0x7e>
		for (n = 1; n < 100; n++) {
 800a8d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a8da:	3301      	adds	r3, #1
 800a8dc:	62bb      	str	r3, [r7, #40]	; 0x28
 800a8de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a8e0:	2b63      	cmp	r3, #99	; 0x63
 800a8e2:	d9e8      	bls.n	800a8b6 <dir_register+0x4e>
 800a8e4:	e000      	b.n	800a8e8 <dir_register+0x80>
			if (res != FR_OK) break;
 800a8e6:	bf00      	nop
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 800a8e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a8ea:	2b64      	cmp	r3, #100	; 0x64
 800a8ec:	d101      	bne.n	800a8f2 <dir_register+0x8a>
 800a8ee:	2307      	movs	r3, #7
 800a8f0:	e0e3      	b.n	800aaba <dir_register+0x252>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 800a8f2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800a8f6:	2b04      	cmp	r3, #4
 800a8f8:	d002      	beq.n	800a900 <dir_register+0x98>
 800a8fa:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800a8fe:	e0dc      	b.n	800aaba <dir_register+0x252>
		fn[NSFLAG] = sn[NSFLAG]; dp->lfn = lfn;
 800a900:	6a3b      	ldr	r3, [r7, #32]
 800a902:	330b      	adds	r3, #11
 800a904:	7dfa      	ldrb	r2, [r7, #23]
 800a906:	701a      	strb	r2, [r3, #0]
 800a908:	687b      	ldr	r3, [r7, #4]
 800a90a:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 800a90e:	69fa      	ldr	r2, [r7, #28]
 800a910:	601a      	str	r2, [r3, #0]
	}

	if (sn[NSFLAG] & NS_LFN) {			/* When LFN is to be created, allocate entries for an SFN + LFNs. */
 800a912:	7dfb      	ldrb	r3, [r7, #23]
 800a914:	f003 0302 	and.w	r3, r3, #2
 800a918:	2b00      	cmp	r3, #0
 800a91a:	d014      	beq.n	800a946 <dir_register+0xde>
		for (n = 0; lfn[n]; n++) ;
 800a91c:	2300      	movs	r3, #0
 800a91e:	62bb      	str	r3, [r7, #40]	; 0x28
 800a920:	e002      	b.n	800a928 <dir_register+0xc0>
 800a922:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a924:	3301      	adds	r3, #1
 800a926:	62bb      	str	r3, [r7, #40]	; 0x28
 800a928:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a92a:	005b      	lsls	r3, r3, #1
 800a92c:	69fa      	ldr	r2, [r7, #28]
 800a92e:	4413      	add	r3, r2
 800a930:	881b      	ldrh	r3, [r3, #0]
 800a932:	2b00      	cmp	r3, #0
 800a934:	d1f5      	bne.n	800a922 <dir_register+0xba>
		nent = (n + 25) / 13;
 800a936:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a938:	3319      	adds	r3, #25
 800a93a:	4a62      	ldr	r2, [pc, #392]	; (800aac4 <dir_register+0x25c>)
 800a93c:	fba2 2303 	umull	r2, r3, r2, r3
 800a940:	089b      	lsrs	r3, r3, #2
 800a942:	627b      	str	r3, [r7, #36]	; 0x24
 800a944:	e001      	b.n	800a94a <dir_register+0xe2>
	} else {						/* Otherwise allocate an entry for an SFN  */
		nent = 1;
 800a946:	2301      	movs	r3, #1
 800a948:	627b      	str	r3, [r7, #36]	; 0x24
	}
	res = dir_alloc(dp, nent);		/* Allocate entries */
 800a94a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800a94c:	6878      	ldr	r0, [r7, #4]
 800a94e:	f7ff fc79 	bl	800a244 <dir_alloc>
 800a952:	4603      	mov	r3, r0
 800a954:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	if (res == FR_OK && --nent) {	/* Set LFN entry if needed */
 800a958:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800a95c:	2b00      	cmp	r3, #0
 800a95e:	d160      	bne.n	800aa22 <dir_register+0x1ba>
 800a960:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a962:	3b01      	subs	r3, #1
 800a964:	627b      	str	r3, [r7, #36]	; 0x24
 800a966:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a968:	2b00      	cmp	r3, #0
 800a96a:	d05a      	beq.n	800aa22 <dir_register+0x1ba>
		res = dir_sdi(dp, dp->index - nent);
 800a96c:	687b      	ldr	r3, [r7, #4]
 800a96e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a972:	3306      	adds	r3, #6
 800a974:	881b      	ldrh	r3, [r3, #0]
 800a976:	461a      	mov	r2, r3
 800a978:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a97a:	1ad3      	subs	r3, r2, r3
 800a97c:	4619      	mov	r1, r3
 800a97e:	6878      	ldr	r0, [r7, #4]
 800a980:	f7ff fa23 	bl	8009dca <dir_sdi>
 800a984:	4603      	mov	r3, r0
 800a986:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (res == FR_OK) {
 800a98a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800a98e:	2b00      	cmp	r3, #0
 800a990:	d147      	bne.n	800aa22 <dir_register+0x1ba>
			sum = sum_sfn(dp->fn);	/* Sum value of the SFN tied to the LFN */
 800a992:	687b      	ldr	r3, [r7, #4]
 800a994:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a998:	3318      	adds	r3, #24
 800a99a:	681b      	ldr	r3, [r3, #0]
 800a99c:	4618      	mov	r0, r3
 800a99e:	f7ff fe6d 	bl	800a67c <sum_sfn>
 800a9a2:	4603      	mov	r3, r0
 800a9a4:	76fb      	strb	r3, [r7, #27]
			do {					/* Store LFN entries in bottom first */
				res = move_window(dp->fs, dp->sect);
 800a9a6:	687b      	ldr	r3, [r7, #4]
 800a9a8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a9ac:	681a      	ldr	r2, [r3, #0]
 800a9ae:	687b      	ldr	r3, [r7, #4]
 800a9b0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a9b4:	3310      	adds	r3, #16
 800a9b6:	681b      	ldr	r3, [r3, #0]
 800a9b8:	4619      	mov	r1, r3
 800a9ba:	4610      	mov	r0, r2
 800a9bc:	f7fe fd18 	bl	80093f0 <move_window>
 800a9c0:	4603      	mov	r3, r0
 800a9c2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				if (res != FR_OK) break;
 800a9c6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800a9ca:	2b00      	cmp	r3, #0
 800a9cc:	d128      	bne.n	800aa20 <dir_register+0x1b8>
				fit_lfn(dp->lfn, dp->dir, (BYTE)nent, sum);
 800a9ce:	687b      	ldr	r3, [r7, #4]
 800a9d0:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 800a9d4:	6818      	ldr	r0, [r3, #0]
 800a9d6:	687b      	ldr	r3, [r7, #4]
 800a9d8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a9dc:	3314      	adds	r3, #20
 800a9de:	6819      	ldr	r1, [r3, #0]
 800a9e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a9e2:	b2da      	uxtb	r2, r3
 800a9e4:	7efb      	ldrb	r3, [r7, #27]
 800a9e6:	f7ff fd43 	bl	800a470 <fit_lfn>
				dp->fs->wflag = 1;
 800a9ea:	687b      	ldr	r3, [r7, #4]
 800a9ec:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a9f0:	681b      	ldr	r3, [r3, #0]
 800a9f2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a9f6:	3304      	adds	r3, #4
 800a9f8:	2201      	movs	r2, #1
 800a9fa:	701a      	strb	r2, [r3, #0]
				res = dir_next(dp, 0);	/* Next entry */
 800a9fc:	2100      	movs	r1, #0
 800a9fe:	6878      	ldr	r0, [r7, #4]
 800aa00:	f7ff fabe 	bl	8009f80 <dir_next>
 800aa04:	4603      	mov	r3, r0
 800aa06:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			} while (res == FR_OK && --nent);
 800aa0a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800aa0e:	2b00      	cmp	r3, #0
 800aa10:	d107      	bne.n	800aa22 <dir_register+0x1ba>
 800aa12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aa14:	3b01      	subs	r3, #1
 800aa16:	627b      	str	r3, [r7, #36]	; 0x24
 800aa18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aa1a:	2b00      	cmp	r3, #0
 800aa1c:	d1c3      	bne.n	800a9a6 <dir_register+0x13e>
 800aa1e:	e000      	b.n	800aa22 <dir_register+0x1ba>
				if (res != FR_OK) break;
 800aa20:	bf00      	nop
	}
#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
#endif

	if (res == FR_OK) {				/* Set SFN entry */
 800aa22:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800aa26:	2b00      	cmp	r3, #0
 800aa28:	d145      	bne.n	800aab6 <dir_register+0x24e>
		res = move_window(dp->fs, dp->sect);
 800aa2a:	687b      	ldr	r3, [r7, #4]
 800aa2c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800aa30:	681a      	ldr	r2, [r3, #0]
 800aa32:	687b      	ldr	r3, [r7, #4]
 800aa34:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800aa38:	3310      	adds	r3, #16
 800aa3a:	681b      	ldr	r3, [r3, #0]
 800aa3c:	4619      	mov	r1, r3
 800aa3e:	4610      	mov	r0, r2
 800aa40:	f7fe fcd6 	bl	80093f0 <move_window>
 800aa44:	4603      	mov	r3, r0
 800aa46:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (res == FR_OK) {
 800aa4a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800aa4e:	2b00      	cmp	r3, #0
 800aa50:	d131      	bne.n	800aab6 <dir_register+0x24e>
			mem_set(dp->dir, 0, SZ_DIRE);	/* Clean the entry */
 800aa52:	687b      	ldr	r3, [r7, #4]
 800aa54:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800aa58:	3314      	adds	r3, #20
 800aa5a:	681b      	ldr	r3, [r3, #0]
 800aa5c:	2220      	movs	r2, #32
 800aa5e:	2100      	movs	r1, #0
 800aa60:	4618      	mov	r0, r3
 800aa62:	f7fe fa48 	bl	8008ef6 <mem_set>
			mem_cpy(dp->dir, dp->fn, 11);	/* Put SFN */
 800aa66:	687b      	ldr	r3, [r7, #4]
 800aa68:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800aa6c:	3314      	adds	r3, #20
 800aa6e:	6818      	ldr	r0, [r3, #0]
 800aa70:	687b      	ldr	r3, [r7, #4]
 800aa72:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800aa76:	3318      	adds	r3, #24
 800aa78:	681b      	ldr	r3, [r3, #0]
 800aa7a:	220b      	movs	r2, #11
 800aa7c:	4619      	mov	r1, r3
 800aa7e:	f7fe fa1b 	bl	8008eb8 <mem_cpy>
#if _USE_LFN
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 800aa82:	687b      	ldr	r3, [r7, #4]
 800aa84:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800aa88:	3318      	adds	r3, #24
 800aa8a:	681b      	ldr	r3, [r3, #0]
 800aa8c:	330b      	adds	r3, #11
 800aa8e:	781a      	ldrb	r2, [r3, #0]
 800aa90:	687b      	ldr	r3, [r7, #4]
 800aa92:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800aa96:	3314      	adds	r3, #20
 800aa98:	681b      	ldr	r3, [r3, #0]
 800aa9a:	330c      	adds	r3, #12
 800aa9c:	f002 0218 	and.w	r2, r2, #24
 800aaa0:	b2d2      	uxtb	r2, r2
 800aaa2:	701a      	strb	r2, [r3, #0]
#endif
			dp->fs->wflag = 1;
 800aaa4:	687b      	ldr	r3, [r7, #4]
 800aaa6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800aaaa:	681b      	ldr	r3, [r3, #0]
 800aaac:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800aab0:	3304      	adds	r3, #4
 800aab2:	2201      	movs	r2, #1
 800aab4:	701a      	strb	r2, [r3, #0]
		}
	}

	return res;
 800aab6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800aaba:	4618      	mov	r0, r3
 800aabc:	3730      	adds	r7, #48	; 0x30
 800aabe:	46bd      	mov	sp, r7
 800aac0:	bd80      	pop	{r7, pc}
 800aac2:	bf00      	nop
 800aac4:	4ec4ec4f 	.word	0x4ec4ec4f

0800aac8 <create_name>:
static
FRESULT create_name (
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 800aac8:	b580      	push	{r7, lr}
 800aaca:	b08a      	sub	sp, #40	; 0x28
 800aacc:	af00      	add	r7, sp, #0
 800aace:	6078      	str	r0, [r7, #4]
 800aad0:	6039      	str	r1, [r7, #0]
	WCHAR w, *lfn;
	UINT i, ni, si, di;
	const TCHAR *p;

	/* Create LFN in Unicode */
	for (p = *path; *p == '/' || *p == '\\'; p++) ;	/* Strip duplicated separator */
 800aad2:	683b      	ldr	r3, [r7, #0]
 800aad4:	681b      	ldr	r3, [r3, #0]
 800aad6:	613b      	str	r3, [r7, #16]
 800aad8:	e002      	b.n	800aae0 <create_name+0x18>
 800aada:	693b      	ldr	r3, [r7, #16]
 800aadc:	3301      	adds	r3, #1
 800aade:	613b      	str	r3, [r7, #16]
 800aae0:	693b      	ldr	r3, [r7, #16]
 800aae2:	781b      	ldrb	r3, [r3, #0]
 800aae4:	2b2f      	cmp	r3, #47	; 0x2f
 800aae6:	d0f8      	beq.n	800aada <create_name+0x12>
 800aae8:	693b      	ldr	r3, [r7, #16]
 800aaea:	781b      	ldrb	r3, [r3, #0]
 800aaec:	2b5c      	cmp	r3, #92	; 0x5c
 800aaee:	d0f4      	beq.n	800aada <create_name+0x12>
	lfn = dp->lfn;
 800aaf0:	687b      	ldr	r3, [r7, #4]
 800aaf2:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 800aaf6:	681b      	ldr	r3, [r3, #0]
 800aaf8:	60fb      	str	r3, [r7, #12]
	si = di = 0;
 800aafa:	2300      	movs	r3, #0
 800aafc:	617b      	str	r3, [r7, #20]
 800aafe:	697b      	ldr	r3, [r7, #20]
 800ab00:	61bb      	str	r3, [r7, #24]
	for (;;) {
		w = p[si++];					/* Get a character */
 800ab02:	69bb      	ldr	r3, [r7, #24]
 800ab04:	1c5a      	adds	r2, r3, #1
 800ab06:	61ba      	str	r2, [r7, #24]
 800ab08:	693a      	ldr	r2, [r7, #16]
 800ab0a:	4413      	add	r3, r2
 800ab0c:	781b      	ldrb	r3, [r3, #0]
 800ab0e:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w < ' ' || w == '/' || w == '\\') break;	/* Break on end of segment */
 800ab10:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800ab12:	2b1f      	cmp	r3, #31
 800ab14:	d92f      	bls.n	800ab76 <create_name+0xae>
 800ab16:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800ab18:	2b2f      	cmp	r3, #47	; 0x2f
 800ab1a:	d02c      	beq.n	800ab76 <create_name+0xae>
 800ab1c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800ab1e:	2b5c      	cmp	r3, #92	; 0x5c
 800ab20:	d029      	beq.n	800ab76 <create_name+0xae>
		if (di >= _MAX_LFN)				/* Reject too long name */
 800ab22:	697b      	ldr	r3, [r7, #20]
 800ab24:	2bfe      	cmp	r3, #254	; 0xfe
 800ab26:	d901      	bls.n	800ab2c <create_name+0x64>
			return FR_INVALID_NAME;
 800ab28:	2306      	movs	r3, #6
 800ab2a:	e18b      	b.n	800ae44 <create_name+0x37c>
#if !_LFN_UNICODE
		w &= 0xFF;
 800ab2c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800ab2e:	b2db      	uxtb	r3, r3
 800ab30:	84bb      	strh	r3, [r7, #36]	; 0x24
			w = (w << 8) + b;			/* Create a DBC */
			if (!IsDBCS2(b))
				return FR_INVALID_NAME;	/* Reject invalid sequence */
#endif
		}
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 800ab32:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800ab34:	2101      	movs	r1, #1
 800ab36:	4618      	mov	r0, r3
 800ab38:	f002 fc8a 	bl	800d450 <ff_convert>
 800ab3c:	4603      	mov	r3, r0
 800ab3e:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 800ab40:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800ab42:	2b00      	cmp	r3, #0
 800ab44:	d101      	bne.n	800ab4a <create_name+0x82>
 800ab46:	2306      	movs	r3, #6
 800ab48:	e17c      	b.n	800ae44 <create_name+0x37c>
#endif
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) /* Reject illegal characters for LFN */
 800ab4a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800ab4c:	2b7f      	cmp	r3, #127	; 0x7f
 800ab4e:	d809      	bhi.n	800ab64 <create_name+0x9c>
 800ab50:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800ab52:	4619      	mov	r1, r3
 800ab54:	488f      	ldr	r0, [pc, #572]	; (800ad94 <create_name+0x2cc>)
 800ab56:	f7fe fa10 	bl	8008f7a <chk_chr>
 800ab5a:	4603      	mov	r3, r0
 800ab5c:	2b00      	cmp	r3, #0
 800ab5e:	d001      	beq.n	800ab64 <create_name+0x9c>
			return FR_INVALID_NAME;
 800ab60:	2306      	movs	r3, #6
 800ab62:	e16f      	b.n	800ae44 <create_name+0x37c>
		lfn[di++] = w;					/* Store the Unicode character */
 800ab64:	697b      	ldr	r3, [r7, #20]
 800ab66:	1c5a      	adds	r2, r3, #1
 800ab68:	617a      	str	r2, [r7, #20]
 800ab6a:	005b      	lsls	r3, r3, #1
 800ab6c:	68fa      	ldr	r2, [r7, #12]
 800ab6e:	4413      	add	r3, r2
 800ab70:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800ab72:	801a      	strh	r2, [r3, #0]
		w = p[si++];					/* Get a character */
 800ab74:	e7c5      	b.n	800ab02 <create_name+0x3a>
	}
	*path = &p[si];						/* Return pointer to the next segment */
 800ab76:	693a      	ldr	r2, [r7, #16]
 800ab78:	69bb      	ldr	r3, [r7, #24]
 800ab7a:	441a      	add	r2, r3
 800ab7c:	683b      	ldr	r3, [r7, #0]
 800ab7e:	601a      	str	r2, [r3, #0]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of path */
 800ab80:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800ab82:	2b1f      	cmp	r3, #31
 800ab84:	d801      	bhi.n	800ab8a <create_name+0xc2>
 800ab86:	2304      	movs	r3, #4
 800ab88:	e000      	b.n	800ab8c <create_name+0xc4>
 800ab8a:	2300      	movs	r3, #0
 800ab8c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			dp->fn[i] = (i < di) ? '.' : ' ';
		dp->fn[i] = cf | NS_DOT;		/* This is a dot entry */
		return FR_OK;
	}
#endif
	while (di) {						/* Strip trailing spaces and dots */
 800ab90:	e011      	b.n	800abb6 <create_name+0xee>
		w = lfn[di - 1];
 800ab92:	697b      	ldr	r3, [r7, #20]
 800ab94:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800ab98:	3b01      	subs	r3, #1
 800ab9a:	005b      	lsls	r3, r3, #1
 800ab9c:	68fa      	ldr	r2, [r7, #12]
 800ab9e:	4413      	add	r3, r2
 800aba0:	881b      	ldrh	r3, [r3, #0]
 800aba2:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w != ' ' && w != '.') break;
 800aba4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800aba6:	2b20      	cmp	r3, #32
 800aba8:	d002      	beq.n	800abb0 <create_name+0xe8>
 800abaa:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800abac:	2b2e      	cmp	r3, #46	; 0x2e
 800abae:	d106      	bne.n	800abbe <create_name+0xf6>
		di--;
 800abb0:	697b      	ldr	r3, [r7, #20]
 800abb2:	3b01      	subs	r3, #1
 800abb4:	617b      	str	r3, [r7, #20]
	while (di) {						/* Strip trailing spaces and dots */
 800abb6:	697b      	ldr	r3, [r7, #20]
 800abb8:	2b00      	cmp	r3, #0
 800abba:	d1ea      	bne.n	800ab92 <create_name+0xca>
 800abbc:	e000      	b.n	800abc0 <create_name+0xf8>
		if (w != ' ' && w != '.') break;
 800abbe:	bf00      	nop
	}
	if (!di) return FR_INVALID_NAME;	/* Reject nul string */
 800abc0:	697b      	ldr	r3, [r7, #20]
 800abc2:	2b00      	cmp	r3, #0
 800abc4:	d101      	bne.n	800abca <create_name+0x102>
 800abc6:	2306      	movs	r3, #6
 800abc8:	e13c      	b.n	800ae44 <create_name+0x37c>

	lfn[di] = 0;						/* LFN is created */
 800abca:	697b      	ldr	r3, [r7, #20]
 800abcc:	005b      	lsls	r3, r3, #1
 800abce:	68fa      	ldr	r2, [r7, #12]
 800abd0:	4413      	add	r3, r2
 800abd2:	2200      	movs	r2, #0
 800abd4:	801a      	strh	r2, [r3, #0]

	/* Create SFN in directory form */
	mem_set(dp->fn, ' ', 11);
 800abd6:	687b      	ldr	r3, [r7, #4]
 800abd8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800abdc:	3318      	adds	r3, #24
 800abde:	681b      	ldr	r3, [r3, #0]
 800abe0:	220b      	movs	r2, #11
 800abe2:	2120      	movs	r1, #32
 800abe4:	4618      	mov	r0, r3
 800abe6:	f7fe f986 	bl	8008ef6 <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 800abea:	2300      	movs	r3, #0
 800abec:	61bb      	str	r3, [r7, #24]
 800abee:	e002      	b.n	800abf6 <create_name+0x12e>
 800abf0:	69bb      	ldr	r3, [r7, #24]
 800abf2:	3301      	adds	r3, #1
 800abf4:	61bb      	str	r3, [r7, #24]
 800abf6:	69bb      	ldr	r3, [r7, #24]
 800abf8:	005b      	lsls	r3, r3, #1
 800abfa:	68fa      	ldr	r2, [r7, #12]
 800abfc:	4413      	add	r3, r2
 800abfe:	881b      	ldrh	r3, [r3, #0]
 800ac00:	2b20      	cmp	r3, #32
 800ac02:	d0f5      	beq.n	800abf0 <create_name+0x128>
 800ac04:	69bb      	ldr	r3, [r7, #24]
 800ac06:	005b      	lsls	r3, r3, #1
 800ac08:	68fa      	ldr	r2, [r7, #12]
 800ac0a:	4413      	add	r3, r2
 800ac0c:	881b      	ldrh	r3, [r3, #0]
 800ac0e:	2b2e      	cmp	r3, #46	; 0x2e
 800ac10:	d0ee      	beq.n	800abf0 <create_name+0x128>
	if (si) cf |= NS_LOSS | NS_LFN;
 800ac12:	69bb      	ldr	r3, [r7, #24]
 800ac14:	2b00      	cmp	r3, #0
 800ac16:	d009      	beq.n	800ac2c <create_name+0x164>
 800ac18:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ac1c:	f043 0303 	orr.w	r3, r3, #3
 800ac20:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 800ac24:	e002      	b.n	800ac2c <create_name+0x164>
 800ac26:	697b      	ldr	r3, [r7, #20]
 800ac28:	3b01      	subs	r3, #1
 800ac2a:	617b      	str	r3, [r7, #20]
 800ac2c:	697b      	ldr	r3, [r7, #20]
 800ac2e:	2b00      	cmp	r3, #0
 800ac30:	d009      	beq.n	800ac46 <create_name+0x17e>
 800ac32:	697b      	ldr	r3, [r7, #20]
 800ac34:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800ac38:	3b01      	subs	r3, #1
 800ac3a:	005b      	lsls	r3, r3, #1
 800ac3c:	68fa      	ldr	r2, [r7, #12]
 800ac3e:	4413      	add	r3, r2
 800ac40:	881b      	ldrh	r3, [r3, #0]
 800ac42:	2b2e      	cmp	r3, #46	; 0x2e
 800ac44:	d1ef      	bne.n	800ac26 <create_name+0x15e>

	b = i = 0; ni = 8;
 800ac46:	2300      	movs	r3, #0
 800ac48:	623b      	str	r3, [r7, #32]
 800ac4a:	2300      	movs	r3, #0
 800ac4c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800ac50:	2308      	movs	r3, #8
 800ac52:	61fb      	str	r3, [r7, #28]
	for (;;) {
		w = lfn[si++];					/* Get an LFN character */
 800ac54:	69bb      	ldr	r3, [r7, #24]
 800ac56:	1c5a      	adds	r2, r3, #1
 800ac58:	61ba      	str	r2, [r7, #24]
 800ac5a:	005b      	lsls	r3, r3, #1
 800ac5c:	68fa      	ldr	r2, [r7, #12]
 800ac5e:	4413      	add	r3, r2
 800ac60:	881b      	ldrh	r3, [r3, #0]
 800ac62:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) break;					/* Break on end of the LFN */
 800ac64:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800ac66:	2b00      	cmp	r3, #0
 800ac68:	f000 8092 	beq.w	800ad90 <create_name+0x2c8>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 800ac6c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800ac6e:	2b20      	cmp	r3, #32
 800ac70:	d006      	beq.n	800ac80 <create_name+0x1b8>
 800ac72:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800ac74:	2b2e      	cmp	r3, #46	; 0x2e
 800ac76:	d10a      	bne.n	800ac8e <create_name+0x1c6>
 800ac78:	69ba      	ldr	r2, [r7, #24]
 800ac7a:	697b      	ldr	r3, [r7, #20]
 800ac7c:	429a      	cmp	r2, r3
 800ac7e:	d006      	beq.n	800ac8e <create_name+0x1c6>
			cf |= NS_LOSS | NS_LFN; continue;
 800ac80:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ac84:	f043 0303 	orr.w	r3, r3, #3
 800ac88:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800ac8c:	e07f      	b.n	800ad8e <create_name+0x2c6>
		}

		if (i >= ni || si == di) {		/* Extension or end of SFN */
 800ac8e:	6a3a      	ldr	r2, [r7, #32]
 800ac90:	69fb      	ldr	r3, [r7, #28]
 800ac92:	429a      	cmp	r2, r3
 800ac94:	d203      	bcs.n	800ac9e <create_name+0x1d6>
 800ac96:	69ba      	ldr	r2, [r7, #24]
 800ac98:	697b      	ldr	r3, [r7, #20]
 800ac9a:	429a      	cmp	r2, r3
 800ac9c:	d123      	bne.n	800ace6 <create_name+0x21e>
			if (ni == 11) {				/* Long extension */
 800ac9e:	69fb      	ldr	r3, [r7, #28]
 800aca0:	2b0b      	cmp	r3, #11
 800aca2:	d106      	bne.n	800acb2 <create_name+0x1ea>
				cf |= NS_LOSS | NS_LFN; break;
 800aca4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800aca8:	f043 0303 	orr.w	r3, r3, #3
 800acac:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800acb0:	e077      	b.n	800ada2 <create_name+0x2da>
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 800acb2:	69ba      	ldr	r2, [r7, #24]
 800acb4:	697b      	ldr	r3, [r7, #20]
 800acb6:	429a      	cmp	r2, r3
 800acb8:	d005      	beq.n	800acc6 <create_name+0x1fe>
 800acba:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800acbe:	f043 0303 	orr.w	r3, r3, #3
 800acc2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if (si > di) break;			/* No extension */
 800acc6:	69ba      	ldr	r2, [r7, #24]
 800acc8:	697b      	ldr	r3, [r7, #20]
 800acca:	429a      	cmp	r2, r3
 800accc:	d868      	bhi.n	800ada0 <create_name+0x2d8>
			si = di; i = 8; ni = 11;	/* Enter extension section */
 800acce:	697b      	ldr	r3, [r7, #20]
 800acd0:	61bb      	str	r3, [r7, #24]
 800acd2:	2308      	movs	r3, #8
 800acd4:	623b      	str	r3, [r7, #32]
 800acd6:	230b      	movs	r3, #11
 800acd8:	61fb      	str	r3, [r7, #28]
			b <<= 2; continue;
 800acda:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800acde:	009b      	lsls	r3, r3, #2
 800ace0:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800ace4:	e053      	b.n	800ad8e <create_name+0x2c6>
		}

		if (w >= 0x80) {				/* Non ASCII character */
 800ace6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800ace8:	2b7f      	cmp	r3, #127	; 0x7f
 800acea:	d914      	bls.n	800ad16 <create_name+0x24e>
#ifdef _EXCVT
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
 800acec:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800acee:	2100      	movs	r1, #0
 800acf0:	4618      	mov	r0, r3
 800acf2:	f002 fbad 	bl	800d450 <ff_convert>
 800acf6:	4603      	mov	r3, r0
 800acf8:	84bb      	strh	r3, [r7, #36]	; 0x24
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
 800acfa:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800acfc:	2b00      	cmp	r3, #0
 800acfe:	d004      	beq.n	800ad0a <create_name+0x242>
 800ad00:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800ad02:	3b80      	subs	r3, #128	; 0x80
 800ad04:	4a24      	ldr	r2, [pc, #144]	; (800ad98 <create_name+0x2d0>)
 800ad06:	5cd3      	ldrb	r3, [r2, r3]
 800ad08:	84bb      	strh	r3, [r7, #36]	; 0x24
#else
			w = ff_convert(ff_wtoupper(w), 0);	/* Upper converted Unicode -> OEM code */
#endif
			cf |= NS_LFN;				/* Force create LFN entry */
 800ad0a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ad0e:	f043 0302 	orr.w	r3, r3, #2
 800ad12:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if (i >= ni - 1) {
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
			}
			dp->fn[i++] = (BYTE)(w >> 8);
		} else {						/* SBC */
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 800ad16:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800ad18:	2b00      	cmp	r3, #0
 800ad1a:	d007      	beq.n	800ad2c <create_name+0x264>
 800ad1c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800ad1e:	4619      	mov	r1, r3
 800ad20:	481e      	ldr	r0, [pc, #120]	; (800ad9c <create_name+0x2d4>)
 800ad22:	f7fe f92a 	bl	8008f7a <chk_chr>
 800ad26:	4603      	mov	r3, r0
 800ad28:	2b00      	cmp	r3, #0
 800ad2a:	d008      	beq.n	800ad3e <create_name+0x276>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 800ad2c:	235f      	movs	r3, #95	; 0x5f
 800ad2e:	84bb      	strh	r3, [r7, #36]	; 0x24
 800ad30:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ad34:	f043 0303 	orr.w	r3, r3, #3
 800ad38:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800ad3c:	e01b      	b.n	800ad76 <create_name+0x2ae>
			} else {
				if (IsUpper(w)) {		/* ASCII large capital */
 800ad3e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800ad40:	2b40      	cmp	r3, #64	; 0x40
 800ad42:	d909      	bls.n	800ad58 <create_name+0x290>
 800ad44:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800ad46:	2b5a      	cmp	r3, #90	; 0x5a
 800ad48:	d806      	bhi.n	800ad58 <create_name+0x290>
					b |= 2;
 800ad4a:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800ad4e:	f043 0302 	orr.w	r3, r3, #2
 800ad52:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800ad56:	e00e      	b.n	800ad76 <create_name+0x2ae>
				} else {
					if (IsLower(w)) {	/* ASCII small capital */
 800ad58:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800ad5a:	2b60      	cmp	r3, #96	; 0x60
 800ad5c:	d90b      	bls.n	800ad76 <create_name+0x2ae>
 800ad5e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800ad60:	2b7a      	cmp	r3, #122	; 0x7a
 800ad62:	d808      	bhi.n	800ad76 <create_name+0x2ae>
						b |= 1; w -= 0x20;
 800ad64:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800ad68:	f043 0301 	orr.w	r3, r3, #1
 800ad6c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800ad70:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800ad72:	3b20      	subs	r3, #32
 800ad74:	84bb      	strh	r3, [r7, #36]	; 0x24
					}
				}
			}
		}
		dp->fn[i++] = (BYTE)w;
 800ad76:	687b      	ldr	r3, [r7, #4]
 800ad78:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ad7c:	3318      	adds	r3, #24
 800ad7e:	681a      	ldr	r2, [r3, #0]
 800ad80:	6a3b      	ldr	r3, [r7, #32]
 800ad82:	1c59      	adds	r1, r3, #1
 800ad84:	6239      	str	r1, [r7, #32]
 800ad86:	4413      	add	r3, r2
 800ad88:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800ad8a:	b2d2      	uxtb	r2, r2
 800ad8c:	701a      	strb	r2, [r3, #0]
		w = lfn[si++];					/* Get an LFN character */
 800ad8e:	e761      	b.n	800ac54 <create_name+0x18c>
		if (!w) break;					/* Break on end of the LFN */
 800ad90:	bf00      	nop
 800ad92:	e006      	b.n	800ada2 <create_name+0x2da>
 800ad94:	08010744 	.word	0x08010744
 800ad98:	08010bc4 	.word	0x08010bc4
 800ad9c:	08010750 	.word	0x08010750
			if (si > di) break;			/* No extension */
 800ada0:	bf00      	nop
	}

	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with deleted mark, replace it with RDDEM */
 800ada2:	687b      	ldr	r3, [r7, #4]
 800ada4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ada8:	3318      	adds	r3, #24
 800adaa:	681b      	ldr	r3, [r3, #0]
 800adac:	781b      	ldrb	r3, [r3, #0]
 800adae:	2be5      	cmp	r3, #229	; 0xe5
 800adb0:	d106      	bne.n	800adc0 <create_name+0x2f8>
 800adb2:	687b      	ldr	r3, [r7, #4]
 800adb4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800adb8:	3318      	adds	r3, #24
 800adba:	681b      	ldr	r3, [r3, #0]
 800adbc:	2205      	movs	r2, #5
 800adbe:	701a      	strb	r2, [r3, #0]

	if (ni == 8) b <<= 2;
 800adc0:	69fb      	ldr	r3, [r7, #28]
 800adc2:	2b08      	cmp	r3, #8
 800adc4:	d104      	bne.n	800add0 <create_name+0x308>
 800adc6:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800adca:	009b      	lsls	r3, r3, #2
 800adcc:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03)	/* Create LFN entry when there are composite capitals */
 800add0:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800add4:	f003 030c 	and.w	r3, r3, #12
 800add8:	2b0c      	cmp	r3, #12
 800adda:	d005      	beq.n	800ade8 <create_name+0x320>
 800addc:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800ade0:	f003 0303 	and.w	r3, r3, #3
 800ade4:	2b03      	cmp	r3, #3
 800ade6:	d105      	bne.n	800adf4 <create_name+0x32c>
		cf |= NS_LFN;
 800ade8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800adec:	f043 0302 	orr.w	r3, r3, #2
 800adf0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 800adf4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800adf8:	f003 0302 	and.w	r3, r3, #2
 800adfc:	2b00      	cmp	r3, #0
 800adfe:	d117      	bne.n	800ae30 <create_name+0x368>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 800ae00:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800ae04:	f003 0303 	and.w	r3, r3, #3
 800ae08:	2b01      	cmp	r3, #1
 800ae0a:	d105      	bne.n	800ae18 <create_name+0x350>
 800ae0c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ae10:	f043 0310 	orr.w	r3, r3, #16
 800ae14:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 800ae18:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800ae1c:	f003 030c 	and.w	r3, r3, #12
 800ae20:	2b04      	cmp	r3, #4
 800ae22:	d105      	bne.n	800ae30 <create_name+0x368>
 800ae24:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ae28:	f043 0308 	orr.w	r3, r3, #8
 800ae2c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}

	dp->fn[NSFLAG] = cf;	/* SFN is created */
 800ae30:	687b      	ldr	r3, [r7, #4]
 800ae32:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ae36:	3318      	adds	r3, #24
 800ae38:	681b      	ldr	r3, [r3, #0]
 800ae3a:	330b      	adds	r3, #11
 800ae3c:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 800ae40:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 800ae42:	2300      	movs	r3, #0

	sfn[NSFLAG] = c;		/* Store NT flag, File name is created */

	return FR_OK;
#endif
}
 800ae44:	4618      	mov	r0, r3
 800ae46:	3728      	adds	r7, #40	; 0x28
 800ae48:	46bd      	mov	sp, r7
 800ae4a:	bd80      	pop	{r7, pc}

0800ae4c <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 800ae4c:	b580      	push	{r7, lr}
 800ae4e:	b084      	sub	sp, #16
 800ae50:	af00      	add	r7, sp, #0
 800ae52:	6078      	str	r0, [r7, #4]
 800ae54:	6039      	str	r1, [r7, #0]
		path++;	dp->sclust = 0;				/* Strip it and start from the root directory */
	} else {								/* No heading separator */
		dp->sclust = dp->fs->cdir;			/* Start from the current directory */
	}
#else
	if (*path == '/' || *path == '\\')		/* Strip heading separator if exist */
 800ae56:	683b      	ldr	r3, [r7, #0]
 800ae58:	781b      	ldrb	r3, [r3, #0]
 800ae5a:	2b2f      	cmp	r3, #47	; 0x2f
 800ae5c:	d003      	beq.n	800ae66 <follow_path+0x1a>
 800ae5e:	683b      	ldr	r3, [r7, #0]
 800ae60:	781b      	ldrb	r3, [r3, #0]
 800ae62:	2b5c      	cmp	r3, #92	; 0x5c
 800ae64:	d102      	bne.n	800ae6c <follow_path+0x20>
		path++;
 800ae66:	683b      	ldr	r3, [r7, #0]
 800ae68:	3301      	adds	r3, #1
 800ae6a:	603b      	str	r3, [r7, #0]
	dp->sclust = 0;							/* Always start from the root directory */
 800ae6c:	687b      	ldr	r3, [r7, #4]
 800ae6e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ae72:	3308      	adds	r3, #8
 800ae74:	2200      	movs	r2, #0
 800ae76:	601a      	str	r2, [r3, #0]
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800ae78:	683b      	ldr	r3, [r7, #0]
 800ae7a:	781b      	ldrb	r3, [r3, #0]
 800ae7c:	2b1f      	cmp	r3, #31
 800ae7e:	d80c      	bhi.n	800ae9a <follow_path+0x4e>
		res = dir_sdi(dp, 0);
 800ae80:	2100      	movs	r1, #0
 800ae82:	6878      	ldr	r0, [r7, #4]
 800ae84:	f7fe ffa1 	bl	8009dca <dir_sdi>
 800ae88:	4603      	mov	r3, r0
 800ae8a:	73fb      	strb	r3, [r7, #15]
		dp->dir = 0;
 800ae8c:	687b      	ldr	r3, [r7, #4]
 800ae8e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ae92:	3314      	adds	r3, #20
 800ae94:	2200      	movs	r2, #0
 800ae96:	601a      	str	r2, [r3, #0]
 800ae98:	e04c      	b.n	800af34 <follow_path+0xe8>
	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800ae9a:	463b      	mov	r3, r7
 800ae9c:	4619      	mov	r1, r3
 800ae9e:	6878      	ldr	r0, [r7, #4]
 800aea0:	f7ff fe12 	bl	800aac8 <create_name>
 800aea4:	4603      	mov	r3, r0
 800aea6:	73fb      	strb	r3, [r7, #15]
			if (res != FR_OK) break;
 800aea8:	7bfb      	ldrb	r3, [r7, #15]
 800aeaa:	2b00      	cmp	r3, #0
 800aeac:	d13d      	bne.n	800af2a <follow_path+0xde>
			res = dir_find(dp);				/* Find an object with the sagment name */
 800aeae:	6878      	ldr	r0, [r7, #4]
 800aeb0:	f7ff fc05 	bl	800a6be <dir_find>
 800aeb4:	4603      	mov	r3, r0
 800aeb6:	73fb      	strb	r3, [r7, #15]
			ns = dp->fn[NSFLAG];
 800aeb8:	687b      	ldr	r3, [r7, #4]
 800aeba:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800aebe:	3318      	adds	r3, #24
 800aec0:	681b      	ldr	r3, [r3, #0]
 800aec2:	7adb      	ldrb	r3, [r3, #11]
 800aec4:	73bb      	strb	r3, [r7, #14]
			if (res != FR_OK) {				/* Failed to find the object */
 800aec6:	7bfb      	ldrb	r3, [r7, #15]
 800aec8:	2b00      	cmp	r3, #0
 800aeca:	d00a      	beq.n	800aee2 <follow_path+0x96>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800aecc:	7bfb      	ldrb	r3, [r7, #15]
 800aece:	2b04      	cmp	r3, #4
 800aed0:	d12d      	bne.n	800af2e <follow_path+0xe2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, */
						dp->sclust = 0; dp->dir = 0;	/* it is the root directory and stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						res = FR_OK;					/* Ended at the root directroy. Function completed. */
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800aed2:	7bbb      	ldrb	r3, [r7, #14]
 800aed4:	f003 0304 	and.w	r3, r3, #4
 800aed8:	2b00      	cmp	r3, #0
 800aeda:	d128      	bne.n	800af2e <follow_path+0xe2>
 800aedc:	2305      	movs	r3, #5
 800aede:	73fb      	strb	r3, [r7, #15]
					}
				}
				break;
 800aee0:	e025      	b.n	800af2e <follow_path+0xe2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800aee2:	7bbb      	ldrb	r3, [r7, #14]
 800aee4:	f003 0304 	and.w	r3, r3, #4
 800aee8:	2b00      	cmp	r3, #0
 800aeea:	d122      	bne.n	800af32 <follow_path+0xe6>
			dir = dp->dir;						/* Follow the sub-directory */
 800aeec:	687b      	ldr	r3, [r7, #4]
 800aeee:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800aef2:	3314      	adds	r3, #20
 800aef4:	681b      	ldr	r3, [r3, #0]
 800aef6:	60bb      	str	r3, [r7, #8]
			if (!(dir[DIR_Attr] & AM_DIR)) {	/* It is not a sub-directory and cannot follow */
 800aef8:	68bb      	ldr	r3, [r7, #8]
 800aefa:	330b      	adds	r3, #11
 800aefc:	781b      	ldrb	r3, [r3, #0]
 800aefe:	f003 0310 	and.w	r3, r3, #16
 800af02:	2b00      	cmp	r3, #0
 800af04:	d102      	bne.n	800af0c <follow_path+0xc0>
				res = FR_NO_PATH; break;
 800af06:	2305      	movs	r3, #5
 800af08:	73fb      	strb	r3, [r7, #15]
 800af0a:	e013      	b.n	800af34 <follow_path+0xe8>
			}
			dp->sclust = ld_clust(dp->fs, dir);
 800af0c:	687b      	ldr	r3, [r7, #4]
 800af0e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800af12:	681b      	ldr	r3, [r3, #0]
 800af14:	68b9      	ldr	r1, [r7, #8]
 800af16:	4618      	mov	r0, r3
 800af18:	f7ff f9e5 	bl	800a2e6 <ld_clust>
 800af1c:	4602      	mov	r2, r0
 800af1e:	687b      	ldr	r3, [r7, #4]
 800af20:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800af24:	3308      	adds	r3, #8
 800af26:	601a      	str	r2, [r3, #0]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800af28:	e7b7      	b.n	800ae9a <follow_path+0x4e>
			if (res != FR_OK) break;
 800af2a:	bf00      	nop
 800af2c:	e002      	b.n	800af34 <follow_path+0xe8>
				break;
 800af2e:	bf00      	nop
 800af30:	e000      	b.n	800af34 <follow_path+0xe8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800af32:	bf00      	nop
		}
	}

	return res;
 800af34:	7bfb      	ldrb	r3, [r7, #15]
}
 800af36:	4618      	mov	r0, r3
 800af38:	3710      	adds	r7, #16
 800af3a:	46bd      	mov	sp, r7
 800af3c:	bd80      	pop	{r7, pc}

0800af3e <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800af3e:	b480      	push	{r7}
 800af40:	b087      	sub	sp, #28
 800af42:	af00      	add	r7, sp, #0
 800af44:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 800af46:	f04f 33ff 	mov.w	r3, #4294967295
 800af4a:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800af4c:	687b      	ldr	r3, [r7, #4]
 800af4e:	681b      	ldr	r3, [r3, #0]
 800af50:	2b00      	cmp	r3, #0
 800af52:	d031      	beq.n	800afb8 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800af54:	687b      	ldr	r3, [r7, #4]
 800af56:	681b      	ldr	r3, [r3, #0]
 800af58:	617b      	str	r3, [r7, #20]
 800af5a:	e002      	b.n	800af62 <get_ldnumber+0x24>
 800af5c:	697b      	ldr	r3, [r7, #20]
 800af5e:	3301      	adds	r3, #1
 800af60:	617b      	str	r3, [r7, #20]
 800af62:	697b      	ldr	r3, [r7, #20]
 800af64:	781b      	ldrb	r3, [r3, #0]
 800af66:	2b1f      	cmp	r3, #31
 800af68:	d903      	bls.n	800af72 <get_ldnumber+0x34>
 800af6a:	697b      	ldr	r3, [r7, #20]
 800af6c:	781b      	ldrb	r3, [r3, #0]
 800af6e:	2b3a      	cmp	r3, #58	; 0x3a
 800af70:	d1f4      	bne.n	800af5c <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800af72:	697b      	ldr	r3, [r7, #20]
 800af74:	781b      	ldrb	r3, [r3, #0]
 800af76:	2b3a      	cmp	r3, #58	; 0x3a
 800af78:	d11c      	bne.n	800afb4 <get_ldnumber+0x76>
			tp = *path;
 800af7a:	687b      	ldr	r3, [r7, #4]
 800af7c:	681b      	ldr	r3, [r3, #0]
 800af7e:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0'; 
 800af80:	68fb      	ldr	r3, [r7, #12]
 800af82:	1c5a      	adds	r2, r3, #1
 800af84:	60fa      	str	r2, [r7, #12]
 800af86:	781b      	ldrb	r3, [r3, #0]
 800af88:	3b30      	subs	r3, #48	; 0x30
 800af8a:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800af8c:	68bb      	ldr	r3, [r7, #8]
 800af8e:	2b09      	cmp	r3, #9
 800af90:	d80e      	bhi.n	800afb0 <get_ldnumber+0x72>
 800af92:	68fa      	ldr	r2, [r7, #12]
 800af94:	697b      	ldr	r3, [r7, #20]
 800af96:	429a      	cmp	r2, r3
 800af98:	d10a      	bne.n	800afb0 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800af9a:	68bb      	ldr	r3, [r7, #8]
 800af9c:	2b00      	cmp	r3, #0
 800af9e:	d107      	bne.n	800afb0 <get_ldnumber+0x72>
					vol = (int)i;
 800afa0:	68bb      	ldr	r3, [r7, #8]
 800afa2:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 800afa4:	697b      	ldr	r3, [r7, #20]
 800afa6:	3301      	adds	r3, #1
 800afa8:	617b      	str	r3, [r7, #20]
 800afaa:	687b      	ldr	r3, [r7, #4]
 800afac:	697a      	ldr	r2, [r7, #20]
 800afae:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800afb0:	693b      	ldr	r3, [r7, #16]
 800afb2:	e002      	b.n	800afba <get_ldnumber+0x7c>
		}
#if _FS_RPATH && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 800afb4:	2300      	movs	r3, #0
 800afb6:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 800afb8:	693b      	ldr	r3, [r7, #16]
}
 800afba:	4618      	mov	r0, r3
 800afbc:	371c      	adds	r7, #28
 800afbe:	46bd      	mov	sp, r7
 800afc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afc4:	4770      	bx	lr
	...

0800afc8 <check_fs>:
static
BYTE check_fs (	/* 0:FAT boor sector, 1:Valid boor sector but not FAT, 2:Not a boot sector, 3:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to check if it is an FAT boot record or not */
)
{
 800afc8:	b580      	push	{r7, lr}
 800afca:	b082      	sub	sp, #8
 800afcc:	af00      	add	r7, sp, #0
 800afce:	6078      	str	r0, [r7, #4]
 800afd0:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;	/* Invaidate window */
 800afd2:	687b      	ldr	r3, [r7, #4]
 800afd4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800afd8:	3304      	adds	r3, #4
 800afda:	2200      	movs	r2, #0
 800afdc:	701a      	strb	r2, [r3, #0]
 800afde:	687b      	ldr	r3, [r7, #4]
 800afe0:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 800afe4:	330c      	adds	r3, #12
 800afe6:	f04f 32ff 	mov.w	r2, #4294967295
 800afea:	601a      	str	r2, [r3, #0]
	if (move_window(fs, sect) != FR_OK)			/* Load boot record */
 800afec:	6839      	ldr	r1, [r7, #0]
 800afee:	6878      	ldr	r0, [r7, #4]
 800aff0:	f7fe f9fe 	bl	80093f0 <move_window>
 800aff4:	4603      	mov	r3, r0
 800aff6:	2b00      	cmp	r3, #0
 800aff8:	d001      	beq.n	800affe <check_fs+0x36>
		return 3;
 800affa:	2303      	movs	r3, #3
 800affc:	e04a      	b.n	800b094 <check_fs+0xcc>

	if (LD_WORD(&fs->win.d8[BS_55AA]) != 0xAA55)	/* Check boot record signature (always placed at offset 510 even if the sector size is >512) */
 800affe:	687b      	ldr	r3, [r7, #4]
 800b000:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800b004:	3301      	adds	r3, #1
 800b006:	781b      	ldrb	r3, [r3, #0]
 800b008:	021b      	lsls	r3, r3, #8
 800b00a:	b21a      	sxth	r2, r3
 800b00c:	687b      	ldr	r3, [r7, #4]
 800b00e:	f893 31fe 	ldrb.w	r3, [r3, #510]	; 0x1fe
 800b012:	b21b      	sxth	r3, r3
 800b014:	4313      	orrs	r3, r2
 800b016:	b21b      	sxth	r3, r3
 800b018:	4a20      	ldr	r2, [pc, #128]	; (800b09c <check_fs+0xd4>)
 800b01a:	4293      	cmp	r3, r2
 800b01c:	d001      	beq.n	800b022 <check_fs+0x5a>
		return 2;
 800b01e:	2302      	movs	r3, #2
 800b020:	e038      	b.n	800b094 <check_fs+0xcc>

	if ((LD_DWORD(&fs->win.d8[BS_FilSysType]) & 0xFFFFFF) == 0x544146)		/* Check "FAT" string */
 800b022:	687b      	ldr	r3, [r7, #4]
 800b024:	3336      	adds	r3, #54	; 0x36
 800b026:	3303      	adds	r3, #3
 800b028:	781b      	ldrb	r3, [r3, #0]
 800b02a:	061a      	lsls	r2, r3, #24
 800b02c:	687b      	ldr	r3, [r7, #4]
 800b02e:	3336      	adds	r3, #54	; 0x36
 800b030:	3302      	adds	r3, #2
 800b032:	781b      	ldrb	r3, [r3, #0]
 800b034:	041b      	lsls	r3, r3, #16
 800b036:	4313      	orrs	r3, r2
 800b038:	687a      	ldr	r2, [r7, #4]
 800b03a:	3236      	adds	r2, #54	; 0x36
 800b03c:	3201      	adds	r2, #1
 800b03e:	7812      	ldrb	r2, [r2, #0]
 800b040:	0212      	lsls	r2, r2, #8
 800b042:	4313      	orrs	r3, r2
 800b044:	687a      	ldr	r2, [r7, #4]
 800b046:	f892 2036 	ldrb.w	r2, [r2, #54]	; 0x36
 800b04a:	4313      	orrs	r3, r2
 800b04c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800b050:	4a13      	ldr	r2, [pc, #76]	; (800b0a0 <check_fs+0xd8>)
 800b052:	4293      	cmp	r3, r2
 800b054:	d101      	bne.n	800b05a <check_fs+0x92>
		return 0;
 800b056:	2300      	movs	r3, #0
 800b058:	e01c      	b.n	800b094 <check_fs+0xcc>
	if ((LD_DWORD(&fs->win.d8[BS_FilSysType32]) & 0xFFFFFF) == 0x544146)	/* Check "FAT" string */
 800b05a:	687b      	ldr	r3, [r7, #4]
 800b05c:	3352      	adds	r3, #82	; 0x52
 800b05e:	3303      	adds	r3, #3
 800b060:	781b      	ldrb	r3, [r3, #0]
 800b062:	061a      	lsls	r2, r3, #24
 800b064:	687b      	ldr	r3, [r7, #4]
 800b066:	3352      	adds	r3, #82	; 0x52
 800b068:	3302      	adds	r3, #2
 800b06a:	781b      	ldrb	r3, [r3, #0]
 800b06c:	041b      	lsls	r3, r3, #16
 800b06e:	4313      	orrs	r3, r2
 800b070:	687a      	ldr	r2, [r7, #4]
 800b072:	3252      	adds	r2, #82	; 0x52
 800b074:	3201      	adds	r2, #1
 800b076:	7812      	ldrb	r2, [r2, #0]
 800b078:	0212      	lsls	r2, r2, #8
 800b07a:	4313      	orrs	r3, r2
 800b07c:	687a      	ldr	r2, [r7, #4]
 800b07e:	f892 2052 	ldrb.w	r2, [r2, #82]	; 0x52
 800b082:	4313      	orrs	r3, r2
 800b084:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800b088:	4a05      	ldr	r2, [pc, #20]	; (800b0a0 <check_fs+0xd8>)
 800b08a:	4293      	cmp	r3, r2
 800b08c:	d101      	bne.n	800b092 <check_fs+0xca>
		return 0;
 800b08e:	2300      	movs	r3, #0
 800b090:	e000      	b.n	800b094 <check_fs+0xcc>

	return 1;
 800b092:	2301      	movs	r3, #1
}
 800b094:	4618      	mov	r0, r3
 800b096:	3708      	adds	r7, #8
 800b098:	46bd      	mov	sp, r7
 800b09a:	bd80      	pop	{r7, pc}
 800b09c:	ffffaa55 	.word	0xffffaa55
 800b0a0:	00544146 	.word	0x00544146

0800b0a4 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	BYTE wmode			/* !=0: Check write protection for write access */
)
{
 800b0a4:	b580      	push	{r7, lr}
 800b0a6:	b096      	sub	sp, #88	; 0x58
 800b0a8:	af00      	add	r7, sp, #0
 800b0aa:	60f8      	str	r0, [r7, #12]
 800b0ac:	60b9      	str	r1, [r7, #8]
 800b0ae:	4613      	mov	r3, r2
 800b0b0:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number from the path name */
	*rfs = 0;
 800b0b2:	68fb      	ldr	r3, [r7, #12]
 800b0b4:	2200      	movs	r2, #0
 800b0b6:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 800b0b8:	68b8      	ldr	r0, [r7, #8]
 800b0ba:	f7ff ff40 	bl	800af3e <get_ldnumber>
 800b0be:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800b0c0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b0c2:	2b00      	cmp	r3, #0
 800b0c4:	da01      	bge.n	800b0ca <find_volume+0x26>
 800b0c6:	230b      	movs	r3, #11
 800b0c8:	e33c      	b.n	800b744 <find_volume+0x6a0>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800b0ca:	4ab3      	ldr	r2, [pc, #716]	; (800b398 <find_volume+0x2f4>)
 800b0cc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b0ce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b0d2:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800b0d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b0d6:	2b00      	cmp	r3, #0
 800b0d8:	d101      	bne.n	800b0de <find_volume+0x3a>
 800b0da:	230c      	movs	r3, #12
 800b0dc:	e332      	b.n	800b744 <find_volume+0x6a0>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 800b0de:	68fb      	ldr	r3, [r7, #12]
 800b0e0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800b0e2:	601a      	str	r2, [r3, #0]

	if (fs->fs_type) {					/* If the volume has been mounted */
 800b0e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b0e6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b0ea:	781b      	ldrb	r3, [r3, #0]
 800b0ec:	2b00      	cmp	r3, #0
 800b0ee:	d01d      	beq.n	800b12c <find_volume+0x88>
		stat = disk_status(fs->drv);
 800b0f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b0f2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b0f6:	3301      	adds	r3, #1
 800b0f8:	781b      	ldrb	r3, [r3, #0]
 800b0fa:	4618      	mov	r0, r3
 800b0fc:	f7fd fe3e 	bl	8008d7c <disk_status>
 800b100:	4603      	mov	r3, r0
 800b102:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800b106:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800b10a:	f003 0301 	and.w	r3, r3, #1
 800b10e:	2b00      	cmp	r3, #0
 800b110:	d10c      	bne.n	800b12c <find_volume+0x88>
			if (!_FS_READONLY && wmode && (stat & STA_PROTECT))	/* Check write protection if needed */
 800b112:	79fb      	ldrb	r3, [r7, #7]
 800b114:	2b00      	cmp	r3, #0
 800b116:	d007      	beq.n	800b128 <find_volume+0x84>
 800b118:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800b11c:	f003 0304 	and.w	r3, r3, #4
 800b120:	2b00      	cmp	r3, #0
 800b122:	d001      	beq.n	800b128 <find_volume+0x84>
				return FR_WRITE_PROTECTED;
 800b124:	230a      	movs	r3, #10
 800b126:	e30d      	b.n	800b744 <find_volume+0x6a0>
			return FR_OK;				/* The file system object is valid */
 800b128:	2300      	movs	r3, #0
 800b12a:	e30b      	b.n	800b744 <find_volume+0x6a0>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800b12c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b12e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b132:	2200      	movs	r2, #0
 800b134:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800b136:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b138:	b2da      	uxtb	r2, r3
 800b13a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b13c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b140:	3301      	adds	r3, #1
 800b142:	701a      	strb	r2, [r3, #0]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800b144:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b146:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b14a:	3301      	adds	r3, #1
 800b14c:	781b      	ldrb	r3, [r3, #0]
 800b14e:	4618      	mov	r0, r3
 800b150:	f7fd fe2e 	bl	8008db0 <disk_initialize>
 800b154:	4603      	mov	r3, r0
 800b156:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT)				/* Check if the initialization succeeded */
 800b15a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800b15e:	f003 0301 	and.w	r3, r3, #1
 800b162:	2b00      	cmp	r3, #0
 800b164:	d001      	beq.n	800b16a <find_volume+0xc6>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800b166:	2303      	movs	r3, #3
 800b168:	e2ec      	b.n	800b744 <find_volume+0x6a0>
	if (!_FS_READONLY && wmode && (stat & STA_PROTECT))	/* Check disk write protection if needed */
 800b16a:	79fb      	ldrb	r3, [r7, #7]
 800b16c:	2b00      	cmp	r3, #0
 800b16e:	d007      	beq.n	800b180 <find_volume+0xdc>
 800b170:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800b174:	f003 0304 	and.w	r3, r3, #4
 800b178:	2b00      	cmp	r3, #0
 800b17a:	d001      	beq.n	800b180 <find_volume+0xdc>
		return FR_WRITE_PROTECTED;
 800b17c:	230a      	movs	r3, #10
 800b17e:	e2e1      	b.n	800b744 <find_volume+0x6a0>
#if _MAX_SS != _MIN_SS						/* Get sector size (multiple sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK
 800b180:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b182:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b186:	3301      	adds	r3, #1
 800b188:	7818      	ldrb	r0, [r3, #0]
 800b18a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b18c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b190:	330a      	adds	r3, #10
 800b192:	461a      	mov	r2, r3
 800b194:	2102      	movs	r1, #2
 800b196:	f7fd fe71 	bl	8008e7c <disk_ioctl>
 800b19a:	4603      	mov	r3, r0
 800b19c:	2b00      	cmp	r3, #0
 800b19e:	d10f      	bne.n	800b1c0 <find_volume+0x11c>
		|| SS(fs) < _MIN_SS || SS(fs) > _MAX_SS) return FR_DISK_ERR;
 800b1a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b1a2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b1a6:	330a      	adds	r3, #10
 800b1a8:	881b      	ldrh	r3, [r3, #0]
 800b1aa:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b1ae:	d307      	bcc.n	800b1c0 <find_volume+0x11c>
 800b1b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b1b2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b1b6:	330a      	adds	r3, #10
 800b1b8:	881b      	ldrh	r3, [r3, #0]
 800b1ba:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b1be:	d901      	bls.n	800b1c4 <find_volume+0x120>
 800b1c0:	2301      	movs	r3, #1
 800b1c2:	e2bf      	b.n	800b744 <find_volume+0x6a0>
#endif
	/* Find an FAT partition on the drive. Supports only generic partitioning, FDISK and SFD. */
	bsect = 0;
 800b1c4:	2300      	movs	r3, #0
 800b1c6:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);					/* Load sector 0 and check if it is an FAT boot sector as SFD */
 800b1c8:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800b1ca:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800b1cc:	f7ff fefc 	bl	800afc8 <check_fs>
 800b1d0:	4603      	mov	r3, r0
 800b1d2:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 1 || (!fmt && (LD2PT(vol)))) {	/* Not an FAT boot sector or forced partition number */
 800b1d6:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800b1da:	2b01      	cmp	r3, #1
 800b1dc:	d155      	bne.n	800b28a <find_volume+0x1e6>
		for (i = 0; i < 4; i++) {			/* Get partition offset */
 800b1de:	2300      	movs	r3, #0
 800b1e0:	643b      	str	r3, [r7, #64]	; 0x40
 800b1e2:	e029      	b.n	800b238 <find_volume+0x194>
			pt = fs->win.d8 + MBR_Table + i * SZ_PTE;
 800b1e4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800b1e6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b1e8:	011b      	lsls	r3, r3, #4
 800b1ea:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 800b1ee:	4413      	add	r3, r2
 800b1f0:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[4] ? LD_DWORD(&pt[8]) : 0;
 800b1f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b1f4:	3304      	adds	r3, #4
 800b1f6:	781b      	ldrb	r3, [r3, #0]
 800b1f8:	2b00      	cmp	r3, #0
 800b1fa:	d012      	beq.n	800b222 <find_volume+0x17e>
 800b1fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b1fe:	330b      	adds	r3, #11
 800b200:	781b      	ldrb	r3, [r3, #0]
 800b202:	061a      	lsls	r2, r3, #24
 800b204:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b206:	330a      	adds	r3, #10
 800b208:	781b      	ldrb	r3, [r3, #0]
 800b20a:	041b      	lsls	r3, r3, #16
 800b20c:	4313      	orrs	r3, r2
 800b20e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b210:	3209      	adds	r2, #9
 800b212:	7812      	ldrb	r2, [r2, #0]
 800b214:	0212      	lsls	r2, r2, #8
 800b216:	4313      	orrs	r3, r2
 800b218:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b21a:	3208      	adds	r2, #8
 800b21c:	7812      	ldrb	r2, [r2, #0]
 800b21e:	431a      	orrs	r2, r3
 800b220:	e000      	b.n	800b224 <find_volume+0x180>
 800b222:	2200      	movs	r2, #0
 800b224:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b226:	009b      	lsls	r3, r3, #2
 800b228:	f107 0158 	add.w	r1, r7, #88	; 0x58
 800b22c:	440b      	add	r3, r1
 800b22e:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {			/* Get partition offset */
 800b232:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b234:	3301      	adds	r3, #1
 800b236:	643b      	str	r3, [r7, #64]	; 0x40
 800b238:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b23a:	2b03      	cmp	r3, #3
 800b23c:	d9d2      	bls.n	800b1e4 <find_volume+0x140>
		}
		i = LD2PT(vol);						/* Partition number: 0:auto, 1-4:forced */
 800b23e:	2300      	movs	r3, #0
 800b240:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 800b242:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b244:	2b00      	cmp	r3, #0
 800b246:	d002      	beq.n	800b24e <find_volume+0x1aa>
 800b248:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b24a:	3b01      	subs	r3, #1
 800b24c:	643b      	str	r3, [r7, #64]	; 0x40
		do {								/* Find an FAT volume */
			bsect = br[i];
 800b24e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b250:	009b      	lsls	r3, r3, #2
 800b252:	f107 0258 	add.w	r2, r7, #88	; 0x58
 800b256:	4413      	add	r3, r2
 800b258:	f853 3c44 	ldr.w	r3, [r3, #-68]
 800b25c:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 2;	/* Check the partition */
 800b25e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b260:	2b00      	cmp	r3, #0
 800b262:	d005      	beq.n	800b270 <find_volume+0x1cc>
 800b264:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800b266:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800b268:	f7ff feae 	bl	800afc8 <check_fs>
 800b26c:	4603      	mov	r3, r0
 800b26e:	e000      	b.n	800b272 <find_volume+0x1ce>
 800b270:	2302      	movs	r3, #2
 800b272:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (!LD2PT(vol) && fmt && ++i < 4);
 800b276:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800b27a:	2b00      	cmp	r3, #0
 800b27c:	d005      	beq.n	800b28a <find_volume+0x1e6>
 800b27e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b280:	3301      	adds	r3, #1
 800b282:	643b      	str	r3, [r7, #64]	; 0x40
 800b284:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b286:	2b03      	cmp	r3, #3
 800b288:	d9e1      	bls.n	800b24e <find_volume+0x1aa>
	}
	if (fmt == 3) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800b28a:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800b28e:	2b03      	cmp	r3, #3
 800b290:	d101      	bne.n	800b296 <find_volume+0x1f2>
 800b292:	2301      	movs	r3, #1
 800b294:	e256      	b.n	800b744 <find_volume+0x6a0>
	if (fmt) return FR_NO_FILESYSTEM;		/* No FAT volume is found */
 800b296:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800b29a:	2b00      	cmp	r3, #0
 800b29c:	d001      	beq.n	800b2a2 <find_volume+0x1fe>
 800b29e:	230d      	movs	r3, #13
 800b2a0:	e250      	b.n	800b744 <find_volume+0x6a0>

	/* An FAT volume is found. Following code initializes the file system object */

	if (LD_WORD(fs->win.d8 + BPB_BytsPerSec) != SS(fs))	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800b2a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b2a4:	7b1b      	ldrb	r3, [r3, #12]
 800b2a6:	021b      	lsls	r3, r3, #8
 800b2a8:	b21a      	sxth	r2, r3
 800b2aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b2ac:	7adb      	ldrb	r3, [r3, #11]
 800b2ae:	b21b      	sxth	r3, r3
 800b2b0:	4313      	orrs	r3, r2
 800b2b2:	b21a      	sxth	r2, r3
 800b2b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b2b6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b2ba:	330a      	adds	r3, #10
 800b2bc:	881b      	ldrh	r3, [r3, #0]
 800b2be:	b21b      	sxth	r3, r3
 800b2c0:	429a      	cmp	r2, r3
 800b2c2:	d001      	beq.n	800b2c8 <find_volume+0x224>
		return FR_NO_FILESYSTEM;
 800b2c4:	230d      	movs	r3, #13
 800b2c6:	e23d      	b.n	800b744 <find_volume+0x6a0>

	fasize = LD_WORD(fs->win.d8 + BPB_FATSz16);			/* Number of sectors per FAT */
 800b2c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b2ca:	7ddb      	ldrb	r3, [r3, #23]
 800b2cc:	021b      	lsls	r3, r3, #8
 800b2ce:	b21a      	sxth	r2, r3
 800b2d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b2d2:	7d9b      	ldrb	r3, [r3, #22]
 800b2d4:	b21b      	sxth	r3, r3
 800b2d6:	4313      	orrs	r3, r2
 800b2d8:	b21b      	sxth	r3, r3
 800b2da:	b29b      	uxth	r3, r3
 800b2dc:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (!fasize) fasize = LD_DWORD(fs->win.d8 + BPB_FATSz32);
 800b2de:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b2e0:	2b00      	cmp	r3, #0
 800b2e2:	d112      	bne.n	800b30a <find_volume+0x266>
 800b2e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b2e6:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 800b2ea:	061a      	lsls	r2, r3, #24
 800b2ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b2ee:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 800b2f2:	041b      	lsls	r3, r3, #16
 800b2f4:	4313      	orrs	r3, r2
 800b2f6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800b2f8:	f892 2025 	ldrb.w	r2, [r2, #37]	; 0x25
 800b2fc:	0212      	lsls	r2, r2, #8
 800b2fe:	4313      	orrs	r3, r2
 800b300:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800b302:	f892 2024 	ldrb.w	r2, [r2, #36]	; 0x24
 800b306:	4313      	orrs	r3, r2
 800b308:	64fb      	str	r3, [r7, #76]	; 0x4c
	fs->fsize = fasize;
 800b30a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b30c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b310:	3318      	adds	r3, #24
 800b312:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800b314:	601a      	str	r2, [r3, #0]

	fs->n_fats = fs->win.d8[BPB_NumFATs];					/* Number of FAT copies */
 800b316:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b318:	7c1a      	ldrb	r2, [r3, #16]
 800b31a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b31c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b320:	3303      	adds	r3, #3
 800b322:	701a      	strb	r2, [r3, #0]
	if (fs->n_fats != 1 && fs->n_fats != 2)				/* (Must be 1 or 2) */
 800b324:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b326:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b32a:	3303      	adds	r3, #3
 800b32c:	781b      	ldrb	r3, [r3, #0]
 800b32e:	2b01      	cmp	r3, #1
 800b330:	d008      	beq.n	800b344 <find_volume+0x2a0>
 800b332:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b334:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b338:	3303      	adds	r3, #3
 800b33a:	781b      	ldrb	r3, [r3, #0]
 800b33c:	2b02      	cmp	r3, #2
 800b33e:	d001      	beq.n	800b344 <find_volume+0x2a0>
		return FR_NO_FILESYSTEM;
 800b340:	230d      	movs	r3, #13
 800b342:	e1ff      	b.n	800b744 <find_volume+0x6a0>
	fasize *= fs->n_fats;								/* Number of sectors for FAT area */
 800b344:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b346:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b34a:	3303      	adds	r3, #3
 800b34c:	781b      	ldrb	r3, [r3, #0]
 800b34e:	461a      	mov	r2, r3
 800b350:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b352:	fb02 f303 	mul.w	r3, r2, r3
 800b356:	64fb      	str	r3, [r7, #76]	; 0x4c

	fs->csize = fs->win.d8[BPB_SecPerClus];				/* Number of sectors per cluster */
 800b358:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b35a:	7b5a      	ldrb	r2, [r3, #13]
 800b35c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b35e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b362:	3302      	adds	r3, #2
 800b364:	701a      	strb	r2, [r3, #0]
	if (!fs->csize || (fs->csize & (fs->csize - 1)))	/* (Must be power of 2) */
 800b366:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b368:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b36c:	3302      	adds	r3, #2
 800b36e:	781b      	ldrb	r3, [r3, #0]
 800b370:	2b00      	cmp	r3, #0
 800b372:	d00e      	beq.n	800b392 <find_volume+0x2ee>
 800b374:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b376:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b37a:	3302      	adds	r3, #2
 800b37c:	781b      	ldrb	r3, [r3, #0]
 800b37e:	461a      	mov	r2, r3
 800b380:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b382:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b386:	3302      	adds	r3, #2
 800b388:	781b      	ldrb	r3, [r3, #0]
 800b38a:	3b01      	subs	r3, #1
 800b38c:	4013      	ands	r3, r2
 800b38e:	2b00      	cmp	r3, #0
 800b390:	d004      	beq.n	800b39c <find_volume+0x2f8>
		return FR_NO_FILESYSTEM;
 800b392:	230d      	movs	r3, #13
 800b394:	e1d6      	b.n	800b744 <find_volume+0x6a0>
 800b396:	bf00      	nop
 800b398:	20000228 	.word	0x20000228

	fs->n_rootdir = LD_WORD(fs->win.d8 + BPB_RootEntCnt);	/* Number of root directory entries */
 800b39c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b39e:	7c9b      	ldrb	r3, [r3, #18]
 800b3a0:	021b      	lsls	r3, r3, #8
 800b3a2:	b21a      	sxth	r2, r3
 800b3a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b3a6:	7c5b      	ldrb	r3, [r3, #17]
 800b3a8:	b21b      	sxth	r3, r3
 800b3aa:	4313      	orrs	r3, r2
 800b3ac:	b21b      	sxth	r3, r3
 800b3ae:	b29a      	uxth	r2, r3
 800b3b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b3b2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b3b6:	3308      	adds	r3, #8
 800b3b8:	801a      	strh	r2, [r3, #0]
	if (fs->n_rootdir % (SS(fs) / SZ_DIRE))				/* (Must be sector aligned) */
 800b3ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b3bc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b3c0:	3308      	adds	r3, #8
 800b3c2:	881a      	ldrh	r2, [r3, #0]
 800b3c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b3c6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b3ca:	330a      	adds	r3, #10
 800b3cc:	881b      	ldrh	r3, [r3, #0]
 800b3ce:	095b      	lsrs	r3, r3, #5
 800b3d0:	b29b      	uxth	r3, r3
 800b3d2:	fbb2 f1f3 	udiv	r1, r2, r3
 800b3d6:	fb03 f301 	mul.w	r3, r3, r1
 800b3da:	1ad3      	subs	r3, r2, r3
 800b3dc:	b29b      	uxth	r3, r3
 800b3de:	2b00      	cmp	r3, #0
 800b3e0:	d001      	beq.n	800b3e6 <find_volume+0x342>
		return FR_NO_FILESYSTEM;
 800b3e2:	230d      	movs	r3, #13
 800b3e4:	e1ae      	b.n	800b744 <find_volume+0x6a0>

	tsect = LD_WORD(fs->win.d8 + BPB_TotSec16);			/* Number of sectors on the volume */
 800b3e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b3e8:	7d1b      	ldrb	r3, [r3, #20]
 800b3ea:	021b      	lsls	r3, r3, #8
 800b3ec:	b21a      	sxth	r2, r3
 800b3ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b3f0:	7cdb      	ldrb	r3, [r3, #19]
 800b3f2:	b21b      	sxth	r3, r3
 800b3f4:	4313      	orrs	r3, r2
 800b3f6:	b21b      	sxth	r3, r3
 800b3f8:	b29b      	uxth	r3, r3
 800b3fa:	64bb      	str	r3, [r7, #72]	; 0x48
	if (!tsect) tsect = LD_DWORD(fs->win.d8 + BPB_TotSec32);
 800b3fc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b3fe:	2b00      	cmp	r3, #0
 800b400:	d112      	bne.n	800b428 <find_volume+0x384>
 800b402:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b404:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 800b408:	061a      	lsls	r2, r3, #24
 800b40a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b40c:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 800b410:	041b      	lsls	r3, r3, #16
 800b412:	4313      	orrs	r3, r2
 800b414:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800b416:	f892 2021 	ldrb.w	r2, [r2, #33]	; 0x21
 800b41a:	0212      	lsls	r2, r2, #8
 800b41c:	4313      	orrs	r3, r2
 800b41e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800b420:	f892 2020 	ldrb.w	r2, [r2, #32]
 800b424:	4313      	orrs	r3, r2
 800b426:	64bb      	str	r3, [r7, #72]	; 0x48

	nrsv = LD_WORD(fs->win.d8 + BPB_RsvdSecCnt);			/* Number of reserved sectors */
 800b428:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b42a:	7bdb      	ldrb	r3, [r3, #15]
 800b42c:	021b      	lsls	r3, r3, #8
 800b42e:	b21a      	sxth	r2, r3
 800b430:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b432:	7b9b      	ldrb	r3, [r3, #14]
 800b434:	b21b      	sxth	r3, r3
 800b436:	4313      	orrs	r3, r2
 800b438:	b21b      	sxth	r3, r3
 800b43a:	85fb      	strh	r3, [r7, #46]	; 0x2e
	if (!nrsv) return FR_NO_FILESYSTEM;					/* (Must not be 0) */
 800b43c:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800b43e:	2b00      	cmp	r3, #0
 800b440:	d101      	bne.n	800b446 <find_volume+0x3a2>
 800b442:	230d      	movs	r3, #13
 800b444:	e17e      	b.n	800b744 <find_volume+0x6a0>

	/* Determine the FAT sub type */
	sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZ_DIRE);	/* RSV + FAT + DIR */
 800b446:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800b448:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b44a:	441a      	add	r2, r3
 800b44c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b44e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b452:	3308      	adds	r3, #8
 800b454:	8819      	ldrh	r1, [r3, #0]
 800b456:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b458:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b45c:	330a      	adds	r3, #10
 800b45e:	881b      	ldrh	r3, [r3, #0]
 800b460:	095b      	lsrs	r3, r3, #5
 800b462:	b29b      	uxth	r3, r3
 800b464:	fbb1 f3f3 	udiv	r3, r1, r3
 800b468:	b29b      	uxth	r3, r3
 800b46a:	4413      	add	r3, r2
 800b46c:	62bb      	str	r3, [r7, #40]	; 0x28
	if (tsect < sysect) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800b46e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800b470:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b472:	429a      	cmp	r2, r3
 800b474:	d201      	bcs.n	800b47a <find_volume+0x3d6>
 800b476:	230d      	movs	r3, #13
 800b478:	e164      	b.n	800b744 <find_volume+0x6a0>
	nclst = (tsect - sysect) / fs->csize;				/* Number of clusters */
 800b47a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800b47c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b47e:	1ad2      	subs	r2, r2, r3
 800b480:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b482:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b486:	3302      	adds	r3, #2
 800b488:	781b      	ldrb	r3, [r3, #0]
 800b48a:	fbb2 f3f3 	udiv	r3, r2, r3
 800b48e:	627b      	str	r3, [r7, #36]	; 0x24
	if (!nclst) return FR_NO_FILESYSTEM;				/* (Invalid volume size) */
 800b490:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b492:	2b00      	cmp	r3, #0
 800b494:	d101      	bne.n	800b49a <find_volume+0x3f6>
 800b496:	230d      	movs	r3, #13
 800b498:	e154      	b.n	800b744 <find_volume+0x6a0>
	fmt = FS_FAT12;
 800b49a:	2301      	movs	r3, #1
 800b49c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (nclst >= MIN_FAT16) fmt = FS_FAT16;
 800b4a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b4a2:	f640 72f5 	movw	r2, #4085	; 0xff5
 800b4a6:	4293      	cmp	r3, r2
 800b4a8:	d902      	bls.n	800b4b0 <find_volume+0x40c>
 800b4aa:	2302      	movs	r3, #2
 800b4ac:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (nclst >= MIN_FAT32) fmt = FS_FAT32;
 800b4b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b4b2:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 800b4b6:	4293      	cmp	r3, r2
 800b4b8:	d902      	bls.n	800b4c0 <find_volume+0x41c>
 800b4ba:	2303      	movs	r3, #3
 800b4bc:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

	/* Boundaries and Limits */
	fs->n_fatent = nclst + 2;							/* Number of FAT entries */
 800b4c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b4c2:	1c9a      	adds	r2, r3, #2
 800b4c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b4c6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b4ca:	3314      	adds	r3, #20
 800b4cc:	601a      	str	r2, [r3, #0]
	fs->volbase = bsect;								/* Volume start sector */
 800b4ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b4d0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b4d4:	331c      	adds	r3, #28
 800b4d6:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800b4d8:	601a      	str	r2, [r3, #0]
	fs->fatbase = bsect + nrsv; 						/* FAT start sector */
 800b4da:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800b4dc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b4de:	441a      	add	r2, r3
 800b4e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b4e2:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 800b4e6:	601a      	str	r2, [r3, #0]
	fs->database = bsect + sysect;						/* Data start sector */
 800b4e8:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800b4ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b4ec:	441a      	add	r2, r3
 800b4ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b4f0:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 800b4f4:	3308      	adds	r3, #8
 800b4f6:	601a      	str	r2, [r3, #0]
	if (fmt == FS_FAT32) {
 800b4f8:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800b4fc:	2b03      	cmp	r3, #3
 800b4fe:	d127      	bne.n	800b550 <find_volume+0x4ac>
		if (fs->n_rootdir) return FR_NO_FILESYSTEM;		/* (BPB_RootEntCnt must be 0) */
 800b500:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b502:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b506:	3308      	adds	r3, #8
 800b508:	881b      	ldrh	r3, [r3, #0]
 800b50a:	2b00      	cmp	r3, #0
 800b50c:	d001      	beq.n	800b512 <find_volume+0x46e>
 800b50e:	230d      	movs	r3, #13
 800b510:	e118      	b.n	800b744 <find_volume+0x6a0>
		fs->dirbase = LD_DWORD(fs->win.d8 + BPB_RootClus);	/* Root directory start cluster */
 800b512:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b514:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800b518:	061a      	lsls	r2, r3, #24
 800b51a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b51c:	f893 302e 	ldrb.w	r3, [r3, #46]	; 0x2e
 800b520:	041b      	lsls	r3, r3, #16
 800b522:	4313      	orrs	r3, r2
 800b524:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800b526:	f892 202d 	ldrb.w	r2, [r2, #45]	; 0x2d
 800b52a:	0212      	lsls	r2, r2, #8
 800b52c:	4313      	orrs	r3, r2
 800b52e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800b530:	f892 202c 	ldrb.w	r2, [r2, #44]	; 0x2c
 800b534:	431a      	orrs	r2, r3
 800b536:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b538:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 800b53c:	3304      	adds	r3, #4
 800b53e:	601a      	str	r2, [r3, #0]
		szbfat = fs->n_fatent * 4;						/* (Needed FAT size) */
 800b540:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b542:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b546:	3314      	adds	r3, #20
 800b548:	681b      	ldr	r3, [r3, #0]
 800b54a:	009b      	lsls	r3, r3, #2
 800b54c:	647b      	str	r3, [r7, #68]	; 0x44
 800b54e:	e030      	b.n	800b5b2 <find_volume+0x50e>
	} else {
		if (!fs->n_rootdir)	return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must not be 0) */
 800b550:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b552:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b556:	3308      	adds	r3, #8
 800b558:	881b      	ldrh	r3, [r3, #0]
 800b55a:	2b00      	cmp	r3, #0
 800b55c:	d101      	bne.n	800b562 <find_volume+0x4be>
 800b55e:	230d      	movs	r3, #13
 800b560:	e0f0      	b.n	800b744 <find_volume+0x6a0>
		fs->dirbase = fs->fatbase + fasize;				/* Root directory start sector */
 800b562:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b564:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 800b568:	681a      	ldr	r2, [r3, #0]
 800b56a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b56c:	441a      	add	r2, r3
 800b56e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b570:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 800b574:	3304      	adds	r3, #4
 800b576:	601a      	str	r2, [r3, #0]
		szbfat = (fmt == FS_FAT16) ?					/* (Needed FAT size) */
			fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800b578:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800b57c:	2b02      	cmp	r3, #2
 800b57e:	d106      	bne.n	800b58e <find_volume+0x4ea>
 800b580:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b582:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b586:	3314      	adds	r3, #20
 800b588:	681b      	ldr	r3, [r3, #0]
 800b58a:	005b      	lsls	r3, r3, #1
 800b58c:	e010      	b.n	800b5b0 <find_volume+0x50c>
 800b58e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b590:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b594:	3314      	adds	r3, #20
 800b596:	681a      	ldr	r2, [r3, #0]
 800b598:	4613      	mov	r3, r2
 800b59a:	005b      	lsls	r3, r3, #1
 800b59c:	4413      	add	r3, r2
 800b59e:	085a      	lsrs	r2, r3, #1
 800b5a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b5a2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b5a6:	3314      	adds	r3, #20
 800b5a8:	681b      	ldr	r3, [r3, #0]
 800b5aa:	f003 0301 	and.w	r3, r3, #1
 800b5ae:	4413      	add	r3, r2
		szbfat = (fmt == FS_FAT16) ?					/* (Needed FAT size) */
 800b5b0:	647b      	str	r3, [r7, #68]	; 0x44
	}
	if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs))	/* (BPB_FATSz must not be less than the size needed) */
 800b5b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b5b4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b5b8:	3318      	adds	r3, #24
 800b5ba:	681a      	ldr	r2, [r3, #0]
 800b5bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b5be:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b5c2:	330a      	adds	r3, #10
 800b5c4:	881b      	ldrh	r3, [r3, #0]
 800b5c6:	4619      	mov	r1, r3
 800b5c8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b5ca:	440b      	add	r3, r1
 800b5cc:	1e59      	subs	r1, r3, #1
 800b5ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b5d0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b5d4:	330a      	adds	r3, #10
 800b5d6:	881b      	ldrh	r3, [r3, #0]
 800b5d8:	fbb1 f3f3 	udiv	r3, r1, r3
 800b5dc:	429a      	cmp	r2, r3
 800b5de:	d201      	bcs.n	800b5e4 <find_volume+0x540>
		return FR_NO_FILESYSTEM;
 800b5e0:	230d      	movs	r3, #13
 800b5e2:	e0af      	b.n	800b744 <find_volume+0x6a0>

#if !_FS_READONLY
	/* Initialize cluster allocation information */
	fs->last_clust = fs->free_clust = 0xFFFFFFFF;
 800b5e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b5e6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b5ea:	3310      	adds	r3, #16
 800b5ec:	f04f 32ff 	mov.w	r2, #4294967295
 800b5f0:	601a      	str	r2, [r3, #0]
 800b5f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b5f4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b5f8:	3310      	adds	r3, #16
 800b5fa:	681a      	ldr	r2, [r3, #0]
 800b5fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b5fe:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b602:	330c      	adds	r3, #12
 800b604:	601a      	str	r2, [r3, #0]

	/* Get fsinfo if available */
	fs->fsi_flag = 0x80;
 800b606:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b608:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b60c:	3305      	adds	r3, #5
 800b60e:	2280      	movs	r2, #128	; 0x80
 800b610:	701a      	strb	r2, [r3, #0]
#if (_FS_NOFSINFO & 3) != 3
	if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo is 1 */
 800b612:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800b616:	2b03      	cmp	r3, #3
 800b618:	d17d      	bne.n	800b716 <find_volume+0x672>
		&& LD_WORD(fs->win.d8 + BPB_FSInfo) == 1
 800b61a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b61c:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800b620:	021b      	lsls	r3, r3, #8
 800b622:	b21a      	sxth	r2, r3
 800b624:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b626:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800b62a:	b21b      	sxth	r3, r3
 800b62c:	4313      	orrs	r3, r2
 800b62e:	b21b      	sxth	r3, r3
 800b630:	2b01      	cmp	r3, #1
 800b632:	d170      	bne.n	800b716 <find_volume+0x672>
		&& move_window(fs, bsect + 1) == FR_OK)
 800b634:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b636:	3301      	adds	r3, #1
 800b638:	4619      	mov	r1, r3
 800b63a:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800b63c:	f7fd fed8 	bl	80093f0 <move_window>
 800b640:	4603      	mov	r3, r0
 800b642:	2b00      	cmp	r3, #0
 800b644:	d167      	bne.n	800b716 <find_volume+0x672>
	{
		fs->fsi_flag = 0;
 800b646:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b648:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b64c:	3305      	adds	r3, #5
 800b64e:	2200      	movs	r2, #0
 800b650:	701a      	strb	r2, [r3, #0]
		if (LD_WORD(fs->win.d8 + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800b652:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b654:	f893 31ff 	ldrb.w	r3, [r3, #511]	; 0x1ff
 800b658:	021b      	lsls	r3, r3, #8
 800b65a:	b21a      	sxth	r2, r3
 800b65c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b65e:	f893 31fe 	ldrb.w	r3, [r3, #510]	; 0x1fe
 800b662:	b21b      	sxth	r3, r3
 800b664:	4313      	orrs	r3, r2
 800b666:	b21b      	sxth	r3, r3
 800b668:	4a38      	ldr	r2, [pc, #224]	; (800b74c <find_volume+0x6a8>)
 800b66a:	4293      	cmp	r3, r2
 800b66c:	d153      	bne.n	800b716 <find_volume+0x672>
			&& LD_DWORD(fs->win.d8 + FSI_LeadSig) == 0x41615252
 800b66e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b670:	78db      	ldrb	r3, [r3, #3]
 800b672:	061a      	lsls	r2, r3, #24
 800b674:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b676:	789b      	ldrb	r3, [r3, #2]
 800b678:	041b      	lsls	r3, r3, #16
 800b67a:	4313      	orrs	r3, r2
 800b67c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800b67e:	7852      	ldrb	r2, [r2, #1]
 800b680:	0212      	lsls	r2, r2, #8
 800b682:	4313      	orrs	r3, r2
 800b684:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800b686:	7812      	ldrb	r2, [r2, #0]
 800b688:	4313      	orrs	r3, r2
 800b68a:	4a31      	ldr	r2, [pc, #196]	; (800b750 <find_volume+0x6ac>)
 800b68c:	4293      	cmp	r3, r2
 800b68e:	d142      	bne.n	800b716 <find_volume+0x672>
			&& LD_DWORD(fs->win.d8 + FSI_StrucSig) == 0x61417272)
 800b690:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b692:	f893 31e7 	ldrb.w	r3, [r3, #487]	; 0x1e7
 800b696:	061a      	lsls	r2, r3, #24
 800b698:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b69a:	f893 31e6 	ldrb.w	r3, [r3, #486]	; 0x1e6
 800b69e:	041b      	lsls	r3, r3, #16
 800b6a0:	4313      	orrs	r3, r2
 800b6a2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800b6a4:	f892 21e5 	ldrb.w	r2, [r2, #485]	; 0x1e5
 800b6a8:	0212      	lsls	r2, r2, #8
 800b6aa:	4313      	orrs	r3, r2
 800b6ac:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800b6ae:	f892 21e4 	ldrb.w	r2, [r2, #484]	; 0x1e4
 800b6b2:	4313      	orrs	r3, r2
 800b6b4:	4a27      	ldr	r2, [pc, #156]	; (800b754 <find_volume+0x6b0>)
 800b6b6:	4293      	cmp	r3, r2
 800b6b8:	d12d      	bne.n	800b716 <find_volume+0x672>
		{
#if (_FS_NOFSINFO & 1) == 0
			fs->free_clust = LD_DWORD(fs->win.d8 + FSI_Free_Count);
 800b6ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b6bc:	f893 31eb 	ldrb.w	r3, [r3, #491]	; 0x1eb
 800b6c0:	061a      	lsls	r2, r3, #24
 800b6c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b6c4:	f893 31ea 	ldrb.w	r3, [r3, #490]	; 0x1ea
 800b6c8:	041b      	lsls	r3, r3, #16
 800b6ca:	4313      	orrs	r3, r2
 800b6cc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800b6ce:	f892 21e9 	ldrb.w	r2, [r2, #489]	; 0x1e9
 800b6d2:	0212      	lsls	r2, r2, #8
 800b6d4:	4313      	orrs	r3, r2
 800b6d6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800b6d8:	f892 21e8 	ldrb.w	r2, [r2, #488]	; 0x1e8
 800b6dc:	431a      	orrs	r2, r3
 800b6de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b6e0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b6e4:	3310      	adds	r3, #16
 800b6e6:	601a      	str	r2, [r3, #0]
#endif
#if (_FS_NOFSINFO & 2) == 0
			fs->last_clust = LD_DWORD(fs->win.d8 + FSI_Nxt_Free);
 800b6e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b6ea:	f893 31ef 	ldrb.w	r3, [r3, #495]	; 0x1ef
 800b6ee:	061a      	lsls	r2, r3, #24
 800b6f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b6f2:	f893 31ee 	ldrb.w	r3, [r3, #494]	; 0x1ee
 800b6f6:	041b      	lsls	r3, r3, #16
 800b6f8:	4313      	orrs	r3, r2
 800b6fa:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800b6fc:	f892 21ed 	ldrb.w	r2, [r2, #493]	; 0x1ed
 800b700:	0212      	lsls	r2, r2, #8
 800b702:	4313      	orrs	r3, r2
 800b704:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800b706:	f892 21ec 	ldrb.w	r2, [r2, #492]	; 0x1ec
 800b70a:	431a      	orrs	r2, r3
 800b70c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b70e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b712:	330c      	adds	r3, #12
 800b714:	601a      	str	r2, [r3, #0]
#endif
		}
	}
#endif
#endif
	fs->fs_type = fmt;	/* FAT sub-type */
 800b716:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b718:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b71c:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 800b720:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;	/* File system mount ID */
 800b722:	4b0d      	ldr	r3, [pc, #52]	; (800b758 <find_volume+0x6b4>)
 800b724:	881b      	ldrh	r3, [r3, #0]
 800b726:	3301      	adds	r3, #1
 800b728:	b29a      	uxth	r2, r3
 800b72a:	4b0b      	ldr	r3, [pc, #44]	; (800b758 <find_volume+0x6b4>)
 800b72c:	801a      	strh	r2, [r3, #0]
 800b72e:	4b0a      	ldr	r3, [pc, #40]	; (800b758 <find_volume+0x6b4>)
 800b730:	881a      	ldrh	r2, [r3, #0]
 800b732:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b734:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b738:	3306      	adds	r3, #6
 800b73a:	801a      	strh	r2, [r3, #0]
#if _FS_RPATH
	fs->cdir = 0;		/* Set current directory to root */
#endif
#if _FS_LOCK			/* Clear file lock semaphores */
	clear_lock(fs);
 800b73c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800b73e:	f7fd fdd3 	bl	80092e8 <clear_lock>
#endif

	return FR_OK;
 800b742:	2300      	movs	r3, #0
}
 800b744:	4618      	mov	r0, r3
 800b746:	3758      	adds	r7, #88	; 0x58
 800b748:	46bd      	mov	sp, r7
 800b74a:	bd80      	pop	{r7, pc}
 800b74c:	ffffaa55 	.word	0xffffaa55
 800b750:	41615252 	.word	0x41615252
 800b754:	61417272 	.word	0x61417272
 800b758:	2000022c 	.word	0x2000022c

0800b75c <validate>:

static
FRESULT validate (	/* FR_OK(0): The object is valid, !=0: Invalid */
	void* obj		/* Pointer to the object FIL/DIR to check validity */
)
{
 800b75c:	b580      	push	{r7, lr}
 800b75e:	b084      	sub	sp, #16
 800b760:	af00      	add	r7, sp, #0
 800b762:	6078      	str	r0, [r7, #4]
	FIL *fil = (FIL*)obj;	/* Assuming offset of .fs and .id in the FIL/DIR structure is identical */
 800b764:	687b      	ldr	r3, [r7, #4]
 800b766:	60fb      	str	r3, [r7, #12]


	if (!fil || !fil->fs || !fil->fs->fs_type || fil->fs->id != fil->id || (disk_status(fil->fs->drv) & STA_NOINIT))
 800b768:	68fb      	ldr	r3, [r7, #12]
 800b76a:	2b00      	cmp	r3, #0
 800b76c:	d02d      	beq.n	800b7ca <validate+0x6e>
 800b76e:	68fb      	ldr	r3, [r7, #12]
 800b770:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b774:	681b      	ldr	r3, [r3, #0]
 800b776:	2b00      	cmp	r3, #0
 800b778:	d027      	beq.n	800b7ca <validate+0x6e>
 800b77a:	68fb      	ldr	r3, [r7, #12]
 800b77c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b780:	681b      	ldr	r3, [r3, #0]
 800b782:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b786:	781b      	ldrb	r3, [r3, #0]
 800b788:	2b00      	cmp	r3, #0
 800b78a:	d01e      	beq.n	800b7ca <validate+0x6e>
 800b78c:	68fb      	ldr	r3, [r7, #12]
 800b78e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b792:	681b      	ldr	r3, [r3, #0]
 800b794:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b798:	3306      	adds	r3, #6
 800b79a:	881a      	ldrh	r2, [r3, #0]
 800b79c:	68fb      	ldr	r3, [r7, #12]
 800b79e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b7a2:	3304      	adds	r3, #4
 800b7a4:	881b      	ldrh	r3, [r3, #0]
 800b7a6:	429a      	cmp	r2, r3
 800b7a8:	d10f      	bne.n	800b7ca <validate+0x6e>
 800b7aa:	68fb      	ldr	r3, [r7, #12]
 800b7ac:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b7b0:	681b      	ldr	r3, [r3, #0]
 800b7b2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b7b6:	3301      	adds	r3, #1
 800b7b8:	781b      	ldrb	r3, [r3, #0]
 800b7ba:	4618      	mov	r0, r3
 800b7bc:	f7fd fade 	bl	8008d7c <disk_status>
 800b7c0:	4603      	mov	r3, r0
 800b7c2:	f003 0301 	and.w	r3, r3, #1
 800b7c6:	2b00      	cmp	r3, #0
 800b7c8:	d001      	beq.n	800b7ce <validate+0x72>
		return FR_INVALID_OBJECT;
 800b7ca:	2309      	movs	r3, #9
 800b7cc:	e000      	b.n	800b7d0 <validate+0x74>

	ENTER_FF(fil->fs);		/* Lock file system */

	return FR_OK;
 800b7ce:	2300      	movs	r3, #0
}
 800b7d0:	4618      	mov	r0, r3
 800b7d2:	3710      	adds	r7, #16
 800b7d4:	46bd      	mov	sp, r7
 800b7d6:	bd80      	pop	{r7, pc}

0800b7d8 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800b7d8:	b580      	push	{r7, lr}
 800b7da:	b088      	sub	sp, #32
 800b7dc:	af00      	add	r7, sp, #0
 800b7de:	60f8      	str	r0, [r7, #12]
 800b7e0:	60b9      	str	r1, [r7, #8]
 800b7e2:	4613      	mov	r3, r2
 800b7e4:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800b7e6:	68bb      	ldr	r3, [r7, #8]
 800b7e8:	613b      	str	r3, [r7, #16]


	vol = get_ldnumber(&rp);
 800b7ea:	f107 0310 	add.w	r3, r7, #16
 800b7ee:	4618      	mov	r0, r3
 800b7f0:	f7ff fba5 	bl	800af3e <get_ldnumber>
 800b7f4:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800b7f6:	69fb      	ldr	r3, [r7, #28]
 800b7f8:	2b00      	cmp	r3, #0
 800b7fa:	da01      	bge.n	800b800 <f_mount+0x28>
 800b7fc:	230b      	movs	r3, #11
 800b7fe:	e02f      	b.n	800b860 <f_mount+0x88>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800b800:	4a19      	ldr	r2, [pc, #100]	; (800b868 <f_mount+0x90>)
 800b802:	69fb      	ldr	r3, [r7, #28]
 800b804:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b808:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800b80a:	69bb      	ldr	r3, [r7, #24]
 800b80c:	2b00      	cmp	r3, #0
 800b80e:	d007      	beq.n	800b820 <f_mount+0x48>
#if _FS_LOCK
		clear_lock(cfs);
 800b810:	69b8      	ldr	r0, [r7, #24]
 800b812:	f7fd fd69 	bl	80092e8 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800b816:	69bb      	ldr	r3, [r7, #24]
 800b818:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b81c:	2200      	movs	r2, #0
 800b81e:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 800b820:	68fb      	ldr	r3, [r7, #12]
 800b822:	2b00      	cmp	r3, #0
 800b824:	d004      	beq.n	800b830 <f_mount+0x58>
		fs->fs_type = 0;				/* Clear new fs object */
 800b826:	68fb      	ldr	r3, [r7, #12]
 800b828:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b82c:	2200      	movs	r2, #0
 800b82e:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800b830:	68fa      	ldr	r2, [r7, #12]
 800b832:	490d      	ldr	r1, [pc, #52]	; (800b868 <f_mount+0x90>)
 800b834:	69fb      	ldr	r3, [r7, #28]
 800b836:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800b83a:	68fb      	ldr	r3, [r7, #12]
 800b83c:	2b00      	cmp	r3, #0
 800b83e:	d002      	beq.n	800b846 <f_mount+0x6e>
 800b840:	79fb      	ldrb	r3, [r7, #7]
 800b842:	2b01      	cmp	r3, #1
 800b844:	d001      	beq.n	800b84a <f_mount+0x72>
 800b846:	2300      	movs	r3, #0
 800b848:	e00a      	b.n	800b860 <f_mount+0x88>

	res = find_volume(&fs, &path, 0);	/* Force mounted the volume */
 800b84a:	f107 0108 	add.w	r1, r7, #8
 800b84e:	f107 030c 	add.w	r3, r7, #12
 800b852:	2200      	movs	r2, #0
 800b854:	4618      	mov	r0, r3
 800b856:	f7ff fc25 	bl	800b0a4 <find_volume>
 800b85a:	4603      	mov	r3, r0
 800b85c:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800b85e:	7dfb      	ldrb	r3, [r7, #23]
}
 800b860:	4618      	mov	r0, r3
 800b862:	3720      	adds	r7, #32
 800b864:	46bd      	mov	sp, r7
 800b866:	bd80      	pop	{r7, pc}
 800b868:	20000228 	.word	0x20000228

0800b86c <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 800b86c:	b580      	push	{r7, lr}
 800b86e:	f5ad 5d82 	sub.w	sp, sp, #4160	; 0x1040
 800b872:	b086      	sub	sp, #24
 800b874:	af00      	add	r7, sp, #0
 800b876:	f107 0318 	add.w	r3, r7, #24
 800b87a:	3b0c      	subs	r3, #12
 800b87c:	6018      	str	r0, [r3, #0]
 800b87e:	f107 0318 	add.w	r3, r7, #24
 800b882:	3b10      	subs	r3, #16
 800b884:	6019      	str	r1, [r3, #0]
 800b886:	f107 0318 	add.w	r3, r7, #24
 800b88a:	3b11      	subs	r3, #17
 800b88c:	701a      	strb	r2, [r3, #0]
#if !_FS_READONLY
	DWORD dw, cl;
#endif


	if (!fp) return FR_INVALID_OBJECT;
 800b88e:	f107 0318 	add.w	r3, r7, #24
 800b892:	3b0c      	subs	r3, #12
 800b894:	681b      	ldr	r3, [r3, #0]
 800b896:	2b00      	cmp	r3, #0
 800b898:	d101      	bne.n	800b89e <f_open+0x32>
 800b89a:	2309      	movs	r3, #9
 800b89c:	e319      	b.n	800bed2 <f_open+0x666>
	fp->fs = 0;			/* Clear file object */
 800b89e:	f107 0318 	add.w	r3, r7, #24
 800b8a2:	3b0c      	subs	r3, #12
 800b8a4:	681b      	ldr	r3, [r3, #0]
 800b8a6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b8aa:	2200      	movs	r2, #0
 800b8ac:	601a      	str	r2, [r3, #0]

	/* Get logical drive number */
#if !_FS_READONLY
	mode &= FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW;
 800b8ae:	f107 0318 	add.w	r3, r7, #24
 800b8b2:	3b11      	subs	r3, #17
 800b8b4:	f107 0218 	add.w	r2, r7, #24
 800b8b8:	3a11      	subs	r2, #17
 800b8ba:	7812      	ldrb	r2, [r2, #0]
 800b8bc:	f002 021f 	and.w	r2, r2, #31
 800b8c0:	701a      	strb	r2, [r3, #0]
	res = find_volume(&dj.fs, &path, (BYTE)(mode & ~FA_READ));
 800b8c2:	f107 0318 	add.w	r3, r7, #24
 800b8c6:	3b11      	subs	r3, #17
 800b8c8:	781b      	ldrb	r3, [r3, #0]
 800b8ca:	f023 0301 	bic.w	r3, r3, #1
 800b8ce:	b2da      	uxtb	r2, r3
 800b8d0:	f107 0118 	add.w	r1, r7, #24
 800b8d4:	3910      	subs	r1, #16
 800b8d6:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800b8da:	3b18      	subs	r3, #24
 800b8dc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b8e0:	4618      	mov	r0, r3
 800b8e2:	f7ff fbdf 	bl	800b0a4 <find_volume>
 800b8e6:	4603      	mov	r3, r0
 800b8e8:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 800b8ec:	f102 0217 	add.w	r2, r2, #23
 800b8f0:	7013      	strb	r3, [r2, #0]
#else
	mode &= FA_READ;
	res = find_volume(&dj.fs, &path, 0);
#endif
	if (res == FR_OK) {
 800b8f2:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 800b8f6:	f103 0317 	add.w	r3, r3, #23
 800b8fa:	781b      	ldrb	r3, [r3, #0]
 800b8fc:	2b00      	cmp	r3, #0
 800b8fe:	f040 82e3 	bne.w	800bec8 <f_open+0x65c>
		INIT_BUF(dj);
 800b902:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800b906:	3b18      	subs	r3, #24
 800b908:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b90c:	3318      	adds	r3, #24
 800b90e:	f107 0218 	add.w	r2, r7, #24
 800b912:	3a04      	subs	r2, #4
 800b914:	601a      	str	r2, [r3, #0]
 800b916:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800b91a:	3b18      	subs	r3, #24
 800b91c:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 800b920:	4ad1      	ldr	r2, [pc, #836]	; (800bc68 <f_open+0x3fc>)
 800b922:	601a      	str	r2, [r3, #0]
		res = follow_path(&dj, path);	/* Follow the file path */
 800b924:	f107 0318 	add.w	r3, r7, #24
 800b928:	3b10      	subs	r3, #16
 800b92a:	681a      	ldr	r2, [r3, #0]
 800b92c:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800b930:	3b18      	subs	r3, #24
 800b932:	4611      	mov	r1, r2
 800b934:	4618      	mov	r0, r3
 800b936:	f7ff fa89 	bl	800ae4c <follow_path>
 800b93a:	4603      	mov	r3, r0
 800b93c:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 800b940:	f102 0217 	add.w	r2, r2, #23
 800b944:	7013      	strb	r3, [r2, #0]
		dir = dj.dir;
 800b946:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800b94a:	3b18      	subs	r3, #24
 800b94c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b950:	3314      	adds	r3, #20
 800b952:	681b      	ldr	r3, [r3, #0]
 800b954:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 800b958:	f102 0210 	add.w	r2, r2, #16
 800b95c:	6013      	str	r3, [r2, #0]
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 800b95e:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 800b962:	f103 0317 	add.w	r3, r3, #23
 800b966:	781b      	ldrb	r3, [r3, #0]
 800b968:	2b00      	cmp	r3, #0
 800b96a:	d126      	bne.n	800b9ba <f_open+0x14e>
			if (!dir)	/* Default directory itself */
 800b96c:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 800b970:	f103 0310 	add.w	r3, r3, #16
 800b974:	681b      	ldr	r3, [r3, #0]
 800b976:	2b00      	cmp	r3, #0
 800b978:	d106      	bne.n	800b988 <f_open+0x11c>
				res = FR_INVALID_NAME;
 800b97a:	2306      	movs	r3, #6
 800b97c:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 800b980:	f102 0217 	add.w	r2, r2, #23
 800b984:	7013      	strb	r3, [r2, #0]
 800b986:	e018      	b.n	800b9ba <f_open+0x14e>
#if _FS_LOCK
			else
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800b988:	f107 0318 	add.w	r3, r7, #24
 800b98c:	3b11      	subs	r3, #17
 800b98e:	781b      	ldrb	r3, [r3, #0]
 800b990:	f023 0301 	bic.w	r3, r3, #1
 800b994:	2b00      	cmp	r3, #0
 800b996:	bf14      	ite	ne
 800b998:	2301      	movne	r3, #1
 800b99a:	2300      	moveq	r3, #0
 800b99c:	b2db      	uxtb	r3, r3
 800b99e:	461a      	mov	r2, r3
 800b9a0:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800b9a4:	3b18      	subs	r3, #24
 800b9a6:	4611      	mov	r1, r2
 800b9a8:	4618      	mov	r0, r3
 800b9aa:	f7fd fb01 	bl	8008fb0 <chk_lock>
 800b9ae:	4603      	mov	r3, r0
 800b9b0:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 800b9b4:	f102 0217 	add.w	r2, r2, #23
 800b9b8:	7013      	strb	r3, [r2, #0]
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800b9ba:	f107 0318 	add.w	r3, r7, #24
 800b9be:	3b11      	subs	r3, #17
 800b9c0:	781b      	ldrb	r3, [r3, #0]
 800b9c2:	f003 031c 	and.w	r3, r3, #28
 800b9c6:	2b00      	cmp	r3, #0
 800b9c8:	f000 8150 	beq.w	800bc6c <f_open+0x400>
			if (res != FR_OK) {					/* No file, create new */
 800b9cc:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 800b9d0:	f103 0317 	add.w	r3, r3, #23
 800b9d4:	781b      	ldrb	r3, [r3, #0]
 800b9d6:	2b00      	cmp	r3, #0
 800b9d8:	d030      	beq.n	800ba3c <f_open+0x1d0>
				if (res == FR_NO_FILE)			/* There is no file to open, create a new entry */
 800b9da:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 800b9de:	f103 0317 	add.w	r3, r3, #23
 800b9e2:	781b      	ldrb	r3, [r3, #0]
 800b9e4:	2b04      	cmp	r3, #4
 800b9e6:	d112      	bne.n	800ba0e <f_open+0x1a2>
#if _FS_LOCK
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800b9e8:	f7fd fb54 	bl	8009094 <enq_lock>
 800b9ec:	4603      	mov	r3, r0
 800b9ee:	2b00      	cmp	r3, #0
 800b9f0:	d007      	beq.n	800ba02 <f_open+0x196>
 800b9f2:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800b9f6:	3b18      	subs	r3, #24
 800b9f8:	4618      	mov	r0, r3
 800b9fa:	f7fe ff35 	bl	800a868 <dir_register>
 800b9fe:	4603      	mov	r3, r0
 800ba00:	e000      	b.n	800ba04 <f_open+0x198>
 800ba02:	2312      	movs	r3, #18
 800ba04:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 800ba08:	f102 0217 	add.w	r2, r2, #23
 800ba0c:	7013      	strb	r3, [r2, #0]
#else
					res = dir_register(&dj);
#endif
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800ba0e:	f107 0318 	add.w	r3, r7, #24
 800ba12:	3b11      	subs	r3, #17
 800ba14:	f107 0218 	add.w	r2, r7, #24
 800ba18:	3a11      	subs	r2, #17
 800ba1a:	7812      	ldrb	r2, [r2, #0]
 800ba1c:	f042 0208 	orr.w	r2, r2, #8
 800ba20:	701a      	strb	r2, [r3, #0]
				dir = dj.dir;					/* New entry */
 800ba22:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800ba26:	3b18      	subs	r3, #24
 800ba28:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ba2c:	3314      	adds	r3, #20
 800ba2e:	681b      	ldr	r3, [r3, #0]
 800ba30:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 800ba34:	f102 0210 	add.w	r2, r2, #16
 800ba38:	6013      	str	r3, [r2, #0]
 800ba3a:	e01f      	b.n	800ba7c <f_open+0x210>
			}
			else {								/* Any object is already existing */
				if (dir[DIR_Attr] & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800ba3c:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 800ba40:	f103 0310 	add.w	r3, r3, #16
 800ba44:	681b      	ldr	r3, [r3, #0]
 800ba46:	330b      	adds	r3, #11
 800ba48:	781b      	ldrb	r3, [r3, #0]
 800ba4a:	f003 0311 	and.w	r3, r3, #17
 800ba4e:	2b00      	cmp	r3, #0
 800ba50:	d006      	beq.n	800ba60 <f_open+0x1f4>
					res = FR_DENIED;
 800ba52:	2307      	movs	r3, #7
 800ba54:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 800ba58:	f102 0217 	add.w	r2, r2, #23
 800ba5c:	7013      	strb	r3, [r2, #0]
 800ba5e:	e00d      	b.n	800ba7c <f_open+0x210>
				} else {
					if (mode & FA_CREATE_NEW)	/* Cannot create as new file */
 800ba60:	f107 0318 	add.w	r3, r7, #24
 800ba64:	3b11      	subs	r3, #17
 800ba66:	781b      	ldrb	r3, [r3, #0]
 800ba68:	f003 0304 	and.w	r3, r3, #4
 800ba6c:	2b00      	cmp	r3, #0
 800ba6e:	d005      	beq.n	800ba7c <f_open+0x210>
						res = FR_EXIST;
 800ba70:	2308      	movs	r3, #8
 800ba72:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 800ba76:	f102 0217 	add.w	r2, r2, #23
 800ba7a:	7013      	strb	r3, [r2, #0]
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800ba7c:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 800ba80:	f103 0317 	add.w	r3, r3, #23
 800ba84:	781b      	ldrb	r3, [r3, #0]
 800ba86:	2b00      	cmp	r3, #0
 800ba88:	f040 8122 	bne.w	800bcd0 <f_open+0x464>
 800ba8c:	f107 0318 	add.w	r3, r7, #24
 800ba90:	3b11      	subs	r3, #17
 800ba92:	781b      	ldrb	r3, [r3, #0]
 800ba94:	f003 0308 	and.w	r3, r3, #8
 800ba98:	2b00      	cmp	r3, #0
 800ba9a:	f000 8119 	beq.w	800bcd0 <f_open+0x464>
				dw = GET_FATTIME();				/* Created time */
 800ba9e:	f7fd f90b 	bl	8008cb8 <get_fattime>
 800baa2:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 800baa6:	f103 030c 	add.w	r3, r3, #12
 800baaa:	6018      	str	r0, [r3, #0]
				ST_DWORD(dir + DIR_CrtTime, dw);
 800baac:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 800bab0:	f103 0310 	add.w	r3, r3, #16
 800bab4:	681b      	ldr	r3, [r3, #0]
 800bab6:	330e      	adds	r3, #14
 800bab8:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 800babc:	f102 020c 	add.w	r2, r2, #12
 800bac0:	6812      	ldr	r2, [r2, #0]
 800bac2:	b2d2      	uxtb	r2, r2
 800bac4:	701a      	strb	r2, [r3, #0]
 800bac6:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 800baca:	f103 030c 	add.w	r3, r3, #12
 800bace:	681b      	ldr	r3, [r3, #0]
 800bad0:	b29b      	uxth	r3, r3
 800bad2:	0a1b      	lsrs	r3, r3, #8
 800bad4:	b29a      	uxth	r2, r3
 800bad6:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 800bada:	f103 0310 	add.w	r3, r3, #16
 800bade:	681b      	ldr	r3, [r3, #0]
 800bae0:	330f      	adds	r3, #15
 800bae2:	b2d2      	uxtb	r2, r2
 800bae4:	701a      	strb	r2, [r3, #0]
 800bae6:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 800baea:	f103 030c 	add.w	r3, r3, #12
 800baee:	681b      	ldr	r3, [r3, #0]
 800baf0:	0c1a      	lsrs	r2, r3, #16
 800baf2:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 800baf6:	f103 0310 	add.w	r3, r3, #16
 800bafa:	681b      	ldr	r3, [r3, #0]
 800bafc:	3310      	adds	r3, #16
 800bafe:	b2d2      	uxtb	r2, r2
 800bb00:	701a      	strb	r2, [r3, #0]
 800bb02:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 800bb06:	f103 030c 	add.w	r3, r3, #12
 800bb0a:	681b      	ldr	r3, [r3, #0]
 800bb0c:	0e1a      	lsrs	r2, r3, #24
 800bb0e:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 800bb12:	f103 0310 	add.w	r3, r3, #16
 800bb16:	681b      	ldr	r3, [r3, #0]
 800bb18:	3311      	adds	r3, #17
 800bb1a:	b2d2      	uxtb	r2, r2
 800bb1c:	701a      	strb	r2, [r3, #0]
				dir[DIR_Attr] = 0;				/* Reset attribute */
 800bb1e:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 800bb22:	f103 0310 	add.w	r3, r3, #16
 800bb26:	681b      	ldr	r3, [r3, #0]
 800bb28:	330b      	adds	r3, #11
 800bb2a:	2200      	movs	r2, #0
 800bb2c:	701a      	strb	r2, [r3, #0]
				ST_DWORD(dir + DIR_FileSize, 0);/* size = 0 */
 800bb2e:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 800bb32:	f103 0310 	add.w	r3, r3, #16
 800bb36:	681b      	ldr	r3, [r3, #0]
 800bb38:	331c      	adds	r3, #28
 800bb3a:	2200      	movs	r2, #0
 800bb3c:	701a      	strb	r2, [r3, #0]
 800bb3e:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 800bb42:	f103 0310 	add.w	r3, r3, #16
 800bb46:	681b      	ldr	r3, [r3, #0]
 800bb48:	331d      	adds	r3, #29
 800bb4a:	2200      	movs	r2, #0
 800bb4c:	701a      	strb	r2, [r3, #0]
 800bb4e:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 800bb52:	f103 0310 	add.w	r3, r3, #16
 800bb56:	681b      	ldr	r3, [r3, #0]
 800bb58:	331e      	adds	r3, #30
 800bb5a:	2200      	movs	r2, #0
 800bb5c:	701a      	strb	r2, [r3, #0]
 800bb5e:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 800bb62:	f103 0310 	add.w	r3, r3, #16
 800bb66:	681b      	ldr	r3, [r3, #0]
 800bb68:	331f      	adds	r3, #31
 800bb6a:	2200      	movs	r2, #0
 800bb6c:	701a      	strb	r2, [r3, #0]
				cl = ld_clust(dj.fs, dir);		/* Get start cluster */
 800bb6e:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800bb72:	3b18      	subs	r3, #24
 800bb74:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800bb78:	681b      	ldr	r3, [r3, #0]
 800bb7a:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 800bb7e:	f102 0210 	add.w	r2, r2, #16
 800bb82:	6811      	ldr	r1, [r2, #0]
 800bb84:	4618      	mov	r0, r3
 800bb86:	f7fe fbae 	bl	800a2e6 <ld_clust>
 800bb8a:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 800bb8e:	f103 0308 	add.w	r3, r3, #8
 800bb92:	6018      	str	r0, [r3, #0]
				st_clust(dir, 0);				/* cluster = 0 */
 800bb94:	2100      	movs	r1, #0
 800bb96:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 800bb9a:	f103 0310 	add.w	r3, r3, #16
 800bb9e:	6818      	ldr	r0, [r3, #0]
 800bba0:	f7fe fbd0 	bl	800a344 <st_clust>
				dj.fs->wflag = 1;
 800bba4:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800bba8:	3b18      	subs	r3, #24
 800bbaa:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800bbae:	681b      	ldr	r3, [r3, #0]
 800bbb0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800bbb4:	3304      	adds	r3, #4
 800bbb6:	2201      	movs	r2, #1
 800bbb8:	701a      	strb	r2, [r3, #0]
				if (cl) {						/* Remove the cluster chain if exist */
 800bbba:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 800bbbe:	f103 0308 	add.w	r3, r3, #8
 800bbc2:	681b      	ldr	r3, [r3, #0]
 800bbc4:	2b00      	cmp	r3, #0
 800bbc6:	f000 8083 	beq.w	800bcd0 <f_open+0x464>
					dw = dj.fs->winsect;
 800bbca:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800bbce:	3b18      	subs	r3, #24
 800bbd0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800bbd4:	681b      	ldr	r3, [r3, #0]
 800bbd6:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 800bbda:	330c      	adds	r3, #12
 800bbdc:	681b      	ldr	r3, [r3, #0]
 800bbde:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 800bbe2:	f102 020c 	add.w	r2, r2, #12
 800bbe6:	6013      	str	r3, [r2, #0]
					res = remove_chain(dj.fs, cl);
 800bbe8:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800bbec:	3b18      	subs	r3, #24
 800bbee:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800bbf2:	681b      	ldr	r3, [r3, #0]
 800bbf4:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 800bbf8:	f102 0208 	add.w	r2, r2, #8
 800bbfc:	6811      	ldr	r1, [r2, #0]
 800bbfe:	4618      	mov	r0, r3
 800bc00:	f7fd ff86 	bl	8009b10 <remove_chain>
 800bc04:	4603      	mov	r3, r0
 800bc06:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 800bc0a:	f102 0217 	add.w	r2, r2, #23
 800bc0e:	7013      	strb	r3, [r2, #0]
					if (res == FR_OK) {
 800bc10:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 800bc14:	f103 0317 	add.w	r3, r3, #23
 800bc18:	781b      	ldrb	r3, [r3, #0]
 800bc1a:	2b00      	cmp	r3, #0
 800bc1c:	d158      	bne.n	800bcd0 <f_open+0x464>
						dj.fs->last_clust = cl - 1;	/* Reuse the cluster hole */
 800bc1e:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800bc22:	3b18      	subs	r3, #24
 800bc24:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800bc28:	681b      	ldr	r3, [r3, #0]
 800bc2a:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 800bc2e:	f102 0208 	add.w	r2, r2, #8
 800bc32:	6812      	ldr	r2, [r2, #0]
 800bc34:	3a01      	subs	r2, #1
 800bc36:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800bc3a:	330c      	adds	r3, #12
 800bc3c:	601a      	str	r2, [r3, #0]
						res = move_window(dj.fs, dw);
 800bc3e:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800bc42:	3b18      	subs	r3, #24
 800bc44:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800bc48:	681b      	ldr	r3, [r3, #0]
 800bc4a:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 800bc4e:	f102 020c 	add.w	r2, r2, #12
 800bc52:	6811      	ldr	r1, [r2, #0]
 800bc54:	4618      	mov	r0, r3
 800bc56:	f7fd fbcb 	bl	80093f0 <move_window>
 800bc5a:	4603      	mov	r3, r0
 800bc5c:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 800bc60:	f102 0217 	add.w	r2, r2, #23
 800bc64:	7013      	strb	r3, [r2, #0]
 800bc66:	e033      	b.n	800bcd0 <f_open+0x464>
 800bc68:	20000248 	.word	0x20000248
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Follow succeeded */
 800bc6c:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 800bc70:	f103 0317 	add.w	r3, r3, #23
 800bc74:	781b      	ldrb	r3, [r3, #0]
 800bc76:	2b00      	cmp	r3, #0
 800bc78:	d12a      	bne.n	800bcd0 <f_open+0x464>
				if (dir[DIR_Attr] & AM_DIR) {	/* It is a directory */
 800bc7a:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 800bc7e:	f103 0310 	add.w	r3, r3, #16
 800bc82:	681b      	ldr	r3, [r3, #0]
 800bc84:	330b      	adds	r3, #11
 800bc86:	781b      	ldrb	r3, [r3, #0]
 800bc88:	f003 0310 	and.w	r3, r3, #16
 800bc8c:	2b00      	cmp	r3, #0
 800bc8e:	d006      	beq.n	800bc9e <f_open+0x432>
					res = FR_NO_FILE;
 800bc90:	2304      	movs	r3, #4
 800bc92:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 800bc96:	f102 0217 	add.w	r2, r2, #23
 800bc9a:	7013      	strb	r3, [r2, #0]
 800bc9c:	e018      	b.n	800bcd0 <f_open+0x464>
				} else {
					if ((mode & FA_WRITE) && (dir[DIR_Attr] & AM_RDO)) /* R/O violation */
 800bc9e:	f107 0318 	add.w	r3, r7, #24
 800bca2:	3b11      	subs	r3, #17
 800bca4:	781b      	ldrb	r3, [r3, #0]
 800bca6:	f003 0302 	and.w	r3, r3, #2
 800bcaa:	2b00      	cmp	r3, #0
 800bcac:	d010      	beq.n	800bcd0 <f_open+0x464>
 800bcae:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 800bcb2:	f103 0310 	add.w	r3, r3, #16
 800bcb6:	681b      	ldr	r3, [r3, #0]
 800bcb8:	330b      	adds	r3, #11
 800bcba:	781b      	ldrb	r3, [r3, #0]
 800bcbc:	f003 0301 	and.w	r3, r3, #1
 800bcc0:	2b00      	cmp	r3, #0
 800bcc2:	d005      	beq.n	800bcd0 <f_open+0x464>
						res = FR_DENIED;
 800bcc4:	2307      	movs	r3, #7
 800bcc6:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 800bcca:	f102 0217 	add.w	r2, r2, #23
 800bcce:	7013      	strb	r3, [r2, #0]
				}
			}
		}
		if (res == FR_OK) {
 800bcd0:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 800bcd4:	f103 0317 	add.w	r3, r3, #23
 800bcd8:	781b      	ldrb	r3, [r3, #0]
 800bcda:	2b00      	cmp	r3, #0
 800bcdc:	d15b      	bne.n	800bd96 <f_open+0x52a>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800bcde:	f107 0318 	add.w	r3, r7, #24
 800bce2:	3b11      	subs	r3, #17
 800bce4:	781b      	ldrb	r3, [r3, #0]
 800bce6:	f003 0308 	and.w	r3, r3, #8
 800bcea:	2b00      	cmp	r3, #0
 800bcec:	d009      	beq.n	800bd02 <f_open+0x496>
				mode |= FA__WRITTEN;
 800bcee:	f107 0318 	add.w	r3, r7, #24
 800bcf2:	3b11      	subs	r3, #17
 800bcf4:	f107 0218 	add.w	r2, r7, #24
 800bcf8:	3a11      	subs	r2, #17
 800bcfa:	7812      	ldrb	r2, [r2, #0]
 800bcfc:	f042 0220 	orr.w	r2, r2, #32
 800bd00:	701a      	strb	r2, [r3, #0]
			fp->dir_sect = dj.fs->winsect;		/* Pointer to the directory entry */
 800bd02:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800bd06:	3b18      	subs	r3, #24
 800bd08:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800bd0c:	681b      	ldr	r3, [r3, #0]
 800bd0e:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 800bd12:	330c      	adds	r3, #12
 800bd14:	681a      	ldr	r2, [r3, #0]
 800bd16:	f107 0318 	add.w	r3, r7, #24
 800bd1a:	3b0c      	subs	r3, #12
 800bd1c:	681b      	ldr	r3, [r3, #0]
 800bd1e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800bd22:	331c      	adds	r3, #28
 800bd24:	601a      	str	r2, [r3, #0]
			fp->dir_ptr = dir;
 800bd26:	f107 0318 	add.w	r3, r7, #24
 800bd2a:	3b0c      	subs	r3, #12
 800bd2c:	681b      	ldr	r3, [r3, #0]
 800bd2e:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 800bd32:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 800bd36:	f102 0210 	add.w	r2, r2, #16
 800bd3a:	6812      	ldr	r2, [r2, #0]
 800bd3c:	601a      	str	r2, [r3, #0]
#if _FS_LOCK
			fp->lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800bd3e:	f107 0318 	add.w	r3, r7, #24
 800bd42:	3b11      	subs	r3, #17
 800bd44:	781b      	ldrb	r3, [r3, #0]
 800bd46:	f023 0301 	bic.w	r3, r3, #1
 800bd4a:	2b00      	cmp	r3, #0
 800bd4c:	bf14      	ite	ne
 800bd4e:	2301      	movne	r3, #1
 800bd50:	2300      	moveq	r3, #0
 800bd52:	b2db      	uxtb	r3, r3
 800bd54:	461a      	mov	r2, r3
 800bd56:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800bd5a:	3b18      	subs	r3, #24
 800bd5c:	4611      	mov	r1, r2
 800bd5e:	4618      	mov	r0, r3
 800bd60:	f7fd f9bc 	bl	80090dc <inc_lock>
 800bd64:	4602      	mov	r2, r0
 800bd66:	f107 0318 	add.w	r3, r7, #24
 800bd6a:	3b0c      	subs	r3, #12
 800bd6c:	681b      	ldr	r3, [r3, #0]
 800bd6e:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 800bd72:	3308      	adds	r3, #8
 800bd74:	601a      	str	r2, [r3, #0]
			if (!fp->lockid) res = FR_INT_ERR;
 800bd76:	f107 0318 	add.w	r3, r7, #24
 800bd7a:	3b0c      	subs	r3, #12
 800bd7c:	681b      	ldr	r3, [r3, #0]
 800bd7e:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 800bd82:	3308      	adds	r3, #8
 800bd84:	681b      	ldr	r3, [r3, #0]
 800bd86:	2b00      	cmp	r3, #0
 800bd88:	d105      	bne.n	800bd96 <f_open+0x52a>
 800bd8a:	2302      	movs	r3, #2
 800bd8c:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 800bd90:	f102 0217 	add.w	r2, r2, #23
 800bd94:	7013      	strb	r3, [r2, #0]
			}
		}
#endif
		FREE_BUF();

		if (res == FR_OK) {
 800bd96:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 800bd9a:	f103 0317 	add.w	r3, r3, #23
 800bd9e:	781b      	ldrb	r3, [r3, #0]
 800bda0:	2b00      	cmp	r3, #0
 800bda2:	f040 8091 	bne.w	800bec8 <f_open+0x65c>
			fp->flag = mode;					/* File access mode */
 800bda6:	f107 0318 	add.w	r3, r7, #24
 800bdaa:	3b0c      	subs	r3, #12
 800bdac:	681b      	ldr	r3, [r3, #0]
 800bdae:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800bdb2:	3306      	adds	r3, #6
 800bdb4:	f107 0218 	add.w	r2, r7, #24
 800bdb8:	3a11      	subs	r2, #17
 800bdba:	7812      	ldrb	r2, [r2, #0]
 800bdbc:	701a      	strb	r2, [r3, #0]
			fp->err = 0;						/* Clear error flag */
 800bdbe:	f107 0318 	add.w	r3, r7, #24
 800bdc2:	3b0c      	subs	r3, #12
 800bdc4:	681b      	ldr	r3, [r3, #0]
 800bdc6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800bdca:	3307      	adds	r3, #7
 800bdcc:	2200      	movs	r2, #0
 800bdce:	701a      	strb	r2, [r3, #0]
			fp->sclust = ld_clust(dj.fs, dir);	/* File start cluster */
 800bdd0:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800bdd4:	3b18      	subs	r3, #24
 800bdd6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800bdda:	681b      	ldr	r3, [r3, #0]
 800bddc:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 800bde0:	f102 0210 	add.w	r2, r2, #16
 800bde4:	6811      	ldr	r1, [r2, #0]
 800bde6:	4618      	mov	r0, r3
 800bde8:	f7fe fa7d 	bl	800a2e6 <ld_clust>
 800bdec:	4602      	mov	r2, r0
 800bdee:	f107 0318 	add.w	r3, r7, #24
 800bdf2:	3b0c      	subs	r3, #12
 800bdf4:	681b      	ldr	r3, [r3, #0]
 800bdf6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800bdfa:	3310      	adds	r3, #16
 800bdfc:	601a      	str	r2, [r3, #0]
			fp->fsize = LD_DWORD(dir + DIR_FileSize);	/* File size */
 800bdfe:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 800be02:	f103 0310 	add.w	r3, r3, #16
 800be06:	681b      	ldr	r3, [r3, #0]
 800be08:	331f      	adds	r3, #31
 800be0a:	781b      	ldrb	r3, [r3, #0]
 800be0c:	061a      	lsls	r2, r3, #24
 800be0e:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 800be12:	f103 0310 	add.w	r3, r3, #16
 800be16:	681b      	ldr	r3, [r3, #0]
 800be18:	331e      	adds	r3, #30
 800be1a:	781b      	ldrb	r3, [r3, #0]
 800be1c:	041b      	lsls	r3, r3, #16
 800be1e:	4313      	orrs	r3, r2
 800be20:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 800be24:	f102 0210 	add.w	r2, r2, #16
 800be28:	6812      	ldr	r2, [r2, #0]
 800be2a:	321d      	adds	r2, #29
 800be2c:	7812      	ldrb	r2, [r2, #0]
 800be2e:	0212      	lsls	r2, r2, #8
 800be30:	4313      	orrs	r3, r2
 800be32:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 800be36:	f102 0210 	add.w	r2, r2, #16
 800be3a:	6812      	ldr	r2, [r2, #0]
 800be3c:	321c      	adds	r2, #28
 800be3e:	7812      	ldrb	r2, [r2, #0]
 800be40:	431a      	orrs	r2, r3
 800be42:	f107 0318 	add.w	r3, r7, #24
 800be46:	3b0c      	subs	r3, #12
 800be48:	681b      	ldr	r3, [r3, #0]
 800be4a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800be4e:	330c      	adds	r3, #12
 800be50:	601a      	str	r2, [r3, #0]
			fp->fptr = 0;						/* File pointer */
 800be52:	f107 0318 	add.w	r3, r7, #24
 800be56:	3b0c      	subs	r3, #12
 800be58:	681b      	ldr	r3, [r3, #0]
 800be5a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800be5e:	3308      	adds	r3, #8
 800be60:	2200      	movs	r2, #0
 800be62:	601a      	str	r2, [r3, #0]
			fp->dsect = 0;
 800be64:	f107 0318 	add.w	r3, r7, #24
 800be68:	3b0c      	subs	r3, #12
 800be6a:	681b      	ldr	r3, [r3, #0]
 800be6c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800be70:	3318      	adds	r3, #24
 800be72:	2200      	movs	r2, #0
 800be74:	601a      	str	r2, [r3, #0]
#if _USE_FASTSEEK
			fp->cltbl = 0;						/* Normal seek mode */
 800be76:	f107 0318 	add.w	r3, r7, #24
 800be7a:	3b0c      	subs	r3, #12
 800be7c:	681b      	ldr	r3, [r3, #0]
 800be7e:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 800be82:	3304      	adds	r3, #4
 800be84:	2200      	movs	r2, #0
 800be86:	601a      	str	r2, [r3, #0]
#endif
			fp->fs = dj.fs;	 					/* Validate file object */
 800be88:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800be8c:	3b18      	subs	r3, #24
 800be8e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800be92:	681a      	ldr	r2, [r3, #0]
 800be94:	f107 0318 	add.w	r3, r7, #24
 800be98:	3b0c      	subs	r3, #12
 800be9a:	681b      	ldr	r3, [r3, #0]
 800be9c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800bea0:	601a      	str	r2, [r3, #0]
			fp->id = fp->fs->id;
 800bea2:	f107 0318 	add.w	r3, r7, #24
 800bea6:	3b0c      	subs	r3, #12
 800bea8:	681b      	ldr	r3, [r3, #0]
 800beaa:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800beae:	681b      	ldr	r3, [r3, #0]
 800beb0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800beb4:	3306      	adds	r3, #6
 800beb6:	881a      	ldrh	r2, [r3, #0]
 800beb8:	f107 0318 	add.w	r3, r7, #24
 800bebc:	3b0c      	subs	r3, #12
 800bebe:	681b      	ldr	r3, [r3, #0]
 800bec0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800bec4:	3304      	adds	r3, #4
 800bec6:	801a      	strh	r2, [r3, #0]
		}
	}

	LEAVE_FF(dj.fs, res);
 800bec8:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 800becc:	f103 0317 	add.w	r3, r3, #23
 800bed0:	781b      	ldrb	r3, [r3, #0]
}
 800bed2:	4618      	mov	r0, r3
 800bed4:	f507 5782 	add.w	r7, r7, #4160	; 0x1040
 800bed8:	3718      	adds	r7, #24
 800beda:	46bd      	mov	sp, r7
 800bedc:	bd80      	pop	{r7, pc}
 800bede:	bf00      	nop

0800bee0 <f_read>:
	FIL* fp, 		/* Pointer to the file object */
	void* buff,		/* Pointer to data buffer */
	UINT btr,		/* Number of bytes to read */
	UINT* br		/* Pointer to number of bytes read */
)
{
 800bee0:	b580      	push	{r7, lr}
 800bee2:	b08c      	sub	sp, #48	; 0x30
 800bee4:	af00      	add	r7, sp, #0
 800bee6:	60f8      	str	r0, [r7, #12]
 800bee8:	60b9      	str	r1, [r7, #8]
 800beea:	607a      	str	r2, [r7, #4]
 800beec:	603b      	str	r3, [r7, #0]
	FRESULT res;
	DWORD clst, sect, remain;
	UINT rcnt, cc;
	BYTE csect, *rbuff = (BYTE*)buff;
 800beee:	68bb      	ldr	r3, [r7, #8]
 800bef0:	623b      	str	r3, [r7, #32]


	*br = 0;	/* Clear read byte counter */
 800bef2:	683b      	ldr	r3, [r7, #0]
 800bef4:	2200      	movs	r2, #0
 800bef6:	601a      	str	r2, [r3, #0]

	res = validate(fp);							/* Check validity */
 800bef8:	68f8      	ldr	r0, [r7, #12]
 800befa:	f7ff fc2f 	bl	800b75c <validate>
 800befe:	4603      	mov	r3, r0
 800bf00:	77fb      	strb	r3, [r7, #31]
	if (res != FR_OK) LEAVE_FF(fp->fs, res);
 800bf02:	7ffb      	ldrb	r3, [r7, #31]
 800bf04:	2b00      	cmp	r3, #0
 800bf06:	d001      	beq.n	800bf0c <f_read+0x2c>
 800bf08:	7ffb      	ldrb	r3, [r7, #31]
 800bf0a:	e1fb      	b.n	800c304 <f_read+0x424>
	if (fp->err)								/* Check error */
 800bf0c:	68fb      	ldr	r3, [r7, #12]
 800bf0e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800bf12:	3307      	adds	r3, #7
 800bf14:	781b      	ldrb	r3, [r3, #0]
 800bf16:	2b00      	cmp	r3, #0
 800bf18:	d005      	beq.n	800bf26 <f_read+0x46>
		LEAVE_FF(fp->fs, (FRESULT)fp->err);
 800bf1a:	68fb      	ldr	r3, [r7, #12]
 800bf1c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800bf20:	3307      	adds	r3, #7
 800bf22:	781b      	ldrb	r3, [r3, #0]
 800bf24:	e1ee      	b.n	800c304 <f_read+0x424>
	if (!(fp->flag & FA_READ)) 					/* Check access mode */
 800bf26:	68fb      	ldr	r3, [r7, #12]
 800bf28:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800bf2c:	3306      	adds	r3, #6
 800bf2e:	781b      	ldrb	r3, [r3, #0]
 800bf30:	f003 0301 	and.w	r3, r3, #1
 800bf34:	2b00      	cmp	r3, #0
 800bf36:	d101      	bne.n	800bf3c <f_read+0x5c>
		LEAVE_FF(fp->fs, FR_DENIED);
 800bf38:	2307      	movs	r3, #7
 800bf3a:	e1e3      	b.n	800c304 <f_read+0x424>
	remain = fp->fsize - fp->fptr;
 800bf3c:	68fb      	ldr	r3, [r7, #12]
 800bf3e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800bf42:	330c      	adds	r3, #12
 800bf44:	681a      	ldr	r2, [r3, #0]
 800bf46:	68fb      	ldr	r3, [r7, #12]
 800bf48:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800bf4c:	3308      	adds	r3, #8
 800bf4e:	681b      	ldr	r3, [r3, #0]
 800bf50:	1ad3      	subs	r3, r2, r3
 800bf52:	61bb      	str	r3, [r7, #24]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 800bf54:	687a      	ldr	r2, [r7, #4]
 800bf56:	69bb      	ldr	r3, [r7, #24]
 800bf58:	429a      	cmp	r2, r3
 800bf5a:	f240 81ce 	bls.w	800c2fa <f_read+0x41a>
 800bf5e:	69bb      	ldr	r3, [r7, #24]
 800bf60:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 800bf62:	e1ca      	b.n	800c2fa <f_read+0x41a>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if ((fp->fptr % SS(fp->fs)) == 0) {		/* On the sector boundary? */
 800bf64:	68fb      	ldr	r3, [r7, #12]
 800bf66:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800bf6a:	3308      	adds	r3, #8
 800bf6c:	681a      	ldr	r2, [r3, #0]
 800bf6e:	68fb      	ldr	r3, [r7, #12]
 800bf70:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800bf74:	681b      	ldr	r3, [r3, #0]
 800bf76:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800bf7a:	330a      	adds	r3, #10
 800bf7c:	881b      	ldrh	r3, [r3, #0]
 800bf7e:	fbb2 f1f3 	udiv	r1, r2, r3
 800bf82:	fb03 f301 	mul.w	r3, r3, r1
 800bf86:	1ad3      	subs	r3, r2, r3
 800bf88:	2b00      	cmp	r3, #0
 800bf8a:	f040 8160 	bne.w	800c24e <f_read+0x36e>
			csect = (BYTE)(fp->fptr / SS(fp->fs) & (fp->fs->csize - 1));	/* Sector offset in the cluster */
 800bf8e:	68fb      	ldr	r3, [r7, #12]
 800bf90:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800bf94:	3308      	adds	r3, #8
 800bf96:	681a      	ldr	r2, [r3, #0]
 800bf98:	68fb      	ldr	r3, [r7, #12]
 800bf9a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800bf9e:	681b      	ldr	r3, [r3, #0]
 800bfa0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800bfa4:	330a      	adds	r3, #10
 800bfa6:	881b      	ldrh	r3, [r3, #0]
 800bfa8:	fbb2 f3f3 	udiv	r3, r2, r3
 800bfac:	b2da      	uxtb	r2, r3
 800bfae:	68fb      	ldr	r3, [r7, #12]
 800bfb0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800bfb4:	681b      	ldr	r3, [r3, #0]
 800bfb6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800bfba:	3302      	adds	r3, #2
 800bfbc:	781b      	ldrb	r3, [r3, #0]
 800bfbe:	3b01      	subs	r3, #1
 800bfc0:	b2db      	uxtb	r3, r3
 800bfc2:	4013      	ands	r3, r2
 800bfc4:	75fb      	strb	r3, [r7, #23]
			if (!csect) {						/* On the cluster boundary? */
 800bfc6:	7dfb      	ldrb	r3, [r7, #23]
 800bfc8:	2b00      	cmp	r3, #0
 800bfca:	d14a      	bne.n	800c062 <f_read+0x182>
				if (fp->fptr == 0) {			/* On the top of the file? */
 800bfcc:	68fb      	ldr	r3, [r7, #12]
 800bfce:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800bfd2:	3308      	adds	r3, #8
 800bfd4:	681b      	ldr	r3, [r3, #0]
 800bfd6:	2b00      	cmp	r3, #0
 800bfd8:	d106      	bne.n	800bfe8 <f_read+0x108>
					clst = fp->sclust;			/* Follow from the origin */
 800bfda:	68fb      	ldr	r3, [r7, #12]
 800bfdc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800bfe0:	3310      	adds	r3, #16
 800bfe2:	681b      	ldr	r3, [r3, #0]
 800bfe4:	62fb      	str	r3, [r7, #44]	; 0x2c
 800bfe6:	e01f      	b.n	800c028 <f_read+0x148>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl)
 800bfe8:	68fb      	ldr	r3, [r7, #12]
 800bfea:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 800bfee:	3304      	adds	r3, #4
 800bff0:	681b      	ldr	r3, [r3, #0]
 800bff2:	2b00      	cmp	r3, #0
 800bff4:	d00a      	beq.n	800c00c <f_read+0x12c>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800bff6:	68fb      	ldr	r3, [r7, #12]
 800bff8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800bffc:	3308      	adds	r3, #8
 800bffe:	681b      	ldr	r3, [r3, #0]
 800c000:	4619      	mov	r1, r3
 800c002:	68f8      	ldr	r0, [r7, #12]
 800c004:	f7fd fe9d 	bl	8009d42 <clmt_clust>
 800c008:	62f8      	str	r0, [r7, #44]	; 0x2c
 800c00a:	e00d      	b.n	800c028 <f_read+0x148>
					else
#endif
						clst = get_fat(fp->fs, fp->clust);	/* Follow cluster chain on the FAT */
 800c00c:	68fb      	ldr	r3, [r7, #12]
 800c00e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c012:	681a      	ldr	r2, [r3, #0]
 800c014:	68fb      	ldr	r3, [r7, #12]
 800c016:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c01a:	3314      	adds	r3, #20
 800c01c:	681b      	ldr	r3, [r3, #0]
 800c01e:	4619      	mov	r1, r3
 800c020:	4610      	mov	r0, r2
 800c022:	f7fd fb10 	bl	8009646 <get_fat>
 800c026:	62f8      	str	r0, [r7, #44]	; 0x2c
				}
				if (clst < 2) ABORT(fp->fs, FR_INT_ERR);
 800c028:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c02a:	2b01      	cmp	r3, #1
 800c02c:	d807      	bhi.n	800c03e <f_read+0x15e>
 800c02e:	68fb      	ldr	r3, [r7, #12]
 800c030:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c034:	3307      	adds	r3, #7
 800c036:	2202      	movs	r2, #2
 800c038:	701a      	strb	r2, [r3, #0]
 800c03a:	2302      	movs	r3, #2
 800c03c:	e162      	b.n	800c304 <f_read+0x424>
				if (clst == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
 800c03e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c040:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c044:	d107      	bne.n	800c056 <f_read+0x176>
 800c046:	68fb      	ldr	r3, [r7, #12]
 800c048:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c04c:	3307      	adds	r3, #7
 800c04e:	2201      	movs	r2, #1
 800c050:	701a      	strb	r2, [r3, #0]
 800c052:	2301      	movs	r3, #1
 800c054:	e156      	b.n	800c304 <f_read+0x424>
				fp->clust = clst;				/* Update current cluster */
 800c056:	68fb      	ldr	r3, [r7, #12]
 800c058:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c05c:	3314      	adds	r3, #20
 800c05e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800c060:	601a      	str	r2, [r3, #0]
			}
			sect = clust2sect(fp->fs, fp->clust);	/* Get current sector */
 800c062:	68fb      	ldr	r3, [r7, #12]
 800c064:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c068:	681a      	ldr	r2, [r3, #0]
 800c06a:	68fb      	ldr	r3, [r7, #12]
 800c06c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c070:	3314      	adds	r3, #20
 800c072:	681b      	ldr	r3, [r3, #0]
 800c074:	4619      	mov	r1, r3
 800c076:	4610      	mov	r0, r2
 800c078:	f7fd fabd 	bl	80095f6 <clust2sect>
 800c07c:	6138      	str	r0, [r7, #16]
			if (!sect) ABORT(fp->fs, FR_INT_ERR);
 800c07e:	693b      	ldr	r3, [r7, #16]
 800c080:	2b00      	cmp	r3, #0
 800c082:	d107      	bne.n	800c094 <f_read+0x1b4>
 800c084:	68fb      	ldr	r3, [r7, #12]
 800c086:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c08a:	3307      	adds	r3, #7
 800c08c:	2202      	movs	r2, #2
 800c08e:	701a      	strb	r2, [r3, #0]
 800c090:	2302      	movs	r3, #2
 800c092:	e137      	b.n	800c304 <f_read+0x424>
			sect += csect;
 800c094:	7dfb      	ldrb	r3, [r7, #23]
 800c096:	693a      	ldr	r2, [r7, #16]
 800c098:	4413      	add	r3, r2
 800c09a:	613b      	str	r3, [r7, #16]
			cc = btr / SS(fp->fs);				/* When remaining bytes >= sector size, */
 800c09c:	68fb      	ldr	r3, [r7, #12]
 800c09e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c0a2:	681b      	ldr	r3, [r3, #0]
 800c0a4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c0a8:	330a      	adds	r3, #10
 800c0aa:	881b      	ldrh	r3, [r3, #0]
 800c0ac:	461a      	mov	r2, r3
 800c0ae:	687b      	ldr	r3, [r7, #4]
 800c0b0:	fbb3 f3f2 	udiv	r3, r3, r2
 800c0b4:	627b      	str	r3, [r7, #36]	; 0x24
			if (cc) {							/* Read maximum contiguous sectors directly */
 800c0b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c0b8:	2b00      	cmp	r3, #0
 800c0ba:	d070      	beq.n	800c19e <f_read+0x2be>
				if (csect + cc > fp->fs->csize)	/* Clip at cluster boundary */
 800c0bc:	7dfa      	ldrb	r2, [r7, #23]
 800c0be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c0c0:	441a      	add	r2, r3
 800c0c2:	68fb      	ldr	r3, [r7, #12]
 800c0c4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c0c8:	681b      	ldr	r3, [r3, #0]
 800c0ca:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c0ce:	3302      	adds	r3, #2
 800c0d0:	781b      	ldrb	r3, [r3, #0]
 800c0d2:	429a      	cmp	r2, r3
 800c0d4:	d90b      	bls.n	800c0ee <f_read+0x20e>
					cc = fp->fs->csize - csect;
 800c0d6:	68fb      	ldr	r3, [r7, #12]
 800c0d8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c0dc:	681b      	ldr	r3, [r3, #0]
 800c0de:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c0e2:	3302      	adds	r3, #2
 800c0e4:	781b      	ldrb	r3, [r3, #0]
 800c0e6:	461a      	mov	r2, r3
 800c0e8:	7dfb      	ldrb	r3, [r7, #23]
 800c0ea:	1ad3      	subs	r3, r2, r3
 800c0ec:	627b      	str	r3, [r7, #36]	; 0x24
				if (disk_read(fp->fs->drv, rbuff, sect, cc) != RES_OK)
 800c0ee:	68fb      	ldr	r3, [r7, #12]
 800c0f0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c0f4:	681b      	ldr	r3, [r3, #0]
 800c0f6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c0fa:	3301      	adds	r3, #1
 800c0fc:	7818      	ldrb	r0, [r3, #0]
 800c0fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c100:	693a      	ldr	r2, [r7, #16]
 800c102:	6a39      	ldr	r1, [r7, #32]
 800c104:	f7fc fe7a 	bl	8008dfc <disk_read>
 800c108:	4603      	mov	r3, r0
 800c10a:	2b00      	cmp	r3, #0
 800c10c:	d007      	beq.n	800c11e <f_read+0x23e>
					ABORT(fp->fs, FR_DISK_ERR);
 800c10e:	68fb      	ldr	r3, [r7, #12]
 800c110:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c114:	3307      	adds	r3, #7
 800c116:	2201      	movs	r2, #1
 800c118:	701a      	strb	r2, [r3, #0]
 800c11a:	2301      	movs	r3, #1
 800c11c:	e0f2      	b.n	800c304 <f_read+0x424>
#if !_FS_READONLY && _FS_MINIMIZE <= 2			/* Replace one of the read sectors with cached data if it contains a dirty sector */
#if _FS_TINY
				if (fp->fs->wflag && fp->fs->winsect - sect < cc)
					mem_cpy(rbuff + ((fp->fs->winsect - sect) * SS(fp->fs)), fp->fs->win.d8, SS(fp->fs));
#else
				if ((fp->flag & FA__DIRTY) && fp->dsect - sect < cc)
 800c11e:	68fb      	ldr	r3, [r7, #12]
 800c120:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c124:	3306      	adds	r3, #6
 800c126:	781b      	ldrb	r3, [r3, #0]
 800c128:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c12c:	2b00      	cmp	r3, #0
 800c12e:	d028      	beq.n	800c182 <f_read+0x2a2>
 800c130:	68fb      	ldr	r3, [r7, #12]
 800c132:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c136:	3318      	adds	r3, #24
 800c138:	681a      	ldr	r2, [r3, #0]
 800c13a:	693b      	ldr	r3, [r7, #16]
 800c13c:	1ad3      	subs	r3, r2, r3
 800c13e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c140:	429a      	cmp	r2, r3
 800c142:	d91e      	bls.n	800c182 <f_read+0x2a2>
					mem_cpy(rbuff + ((fp->dsect - sect) * SS(fp->fs)), fp->buf.d8, SS(fp->fs));
 800c144:	68fb      	ldr	r3, [r7, #12]
 800c146:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c14a:	3318      	adds	r3, #24
 800c14c:	681a      	ldr	r2, [r3, #0]
 800c14e:	693b      	ldr	r3, [r7, #16]
 800c150:	1ad2      	subs	r2, r2, r3
 800c152:	68fb      	ldr	r3, [r7, #12]
 800c154:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c158:	681b      	ldr	r3, [r3, #0]
 800c15a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c15e:	330a      	adds	r3, #10
 800c160:	881b      	ldrh	r3, [r3, #0]
 800c162:	fb03 f302 	mul.w	r3, r3, r2
 800c166:	6a3a      	ldr	r2, [r7, #32]
 800c168:	18d0      	adds	r0, r2, r3
 800c16a:	68f9      	ldr	r1, [r7, #12]
 800c16c:	68fb      	ldr	r3, [r7, #12]
 800c16e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c172:	681b      	ldr	r3, [r3, #0]
 800c174:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c178:	330a      	adds	r3, #10
 800c17a:	881b      	ldrh	r3, [r3, #0]
 800c17c:	461a      	mov	r2, r3
 800c17e:	f7fc fe9b 	bl	8008eb8 <mem_cpy>
#endif
#endif
				rcnt = SS(fp->fs) * cc;			/* Number of bytes transferred */
 800c182:	68fb      	ldr	r3, [r7, #12]
 800c184:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c188:	681b      	ldr	r3, [r3, #0]
 800c18a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c18e:	330a      	adds	r3, #10
 800c190:	881b      	ldrh	r3, [r3, #0]
 800c192:	461a      	mov	r2, r3
 800c194:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c196:	fb02 f303 	mul.w	r3, r2, r3
 800c19a:	62bb      	str	r3, [r7, #40]	; 0x28
				continue;
 800c19c:	e093      	b.n	800c2c6 <f_read+0x3e6>
			}
#if !_FS_TINY
			if (fp->dsect != sect) {			/* Load data sector if not in cache */
 800c19e:	68fb      	ldr	r3, [r7, #12]
 800c1a0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c1a4:	3318      	adds	r3, #24
 800c1a6:	681b      	ldr	r3, [r3, #0]
 800c1a8:	693a      	ldr	r2, [r7, #16]
 800c1aa:	429a      	cmp	r2, r3
 800c1ac:	d049      	beq.n	800c242 <f_read+0x362>
#if !_FS_READONLY
				if (fp->flag & FA__DIRTY) {		/* Write-back dirty sector cache */
 800c1ae:	68fb      	ldr	r3, [r7, #12]
 800c1b0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c1b4:	3306      	adds	r3, #6
 800c1b6:	781b      	ldrb	r3, [r3, #0]
 800c1b8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c1bc:	2b00      	cmp	r3, #0
 800c1be:	d028      	beq.n	800c212 <f_read+0x332>
					if (disk_write(fp->fs->drv, fp->buf.d8, fp->dsect, 1) != RES_OK)
 800c1c0:	68fb      	ldr	r3, [r7, #12]
 800c1c2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c1c6:	681b      	ldr	r3, [r3, #0]
 800c1c8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c1cc:	3301      	adds	r3, #1
 800c1ce:	7818      	ldrb	r0, [r3, #0]
 800c1d0:	68f9      	ldr	r1, [r7, #12]
 800c1d2:	68fb      	ldr	r3, [r7, #12]
 800c1d4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c1d8:	3318      	adds	r3, #24
 800c1da:	681a      	ldr	r2, [r3, #0]
 800c1dc:	2301      	movs	r3, #1
 800c1de:	f7fc fe2d 	bl	8008e3c <disk_write>
 800c1e2:	4603      	mov	r3, r0
 800c1e4:	2b00      	cmp	r3, #0
 800c1e6:	d007      	beq.n	800c1f8 <f_read+0x318>
						ABORT(fp->fs, FR_DISK_ERR);
 800c1e8:	68fb      	ldr	r3, [r7, #12]
 800c1ea:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c1ee:	3307      	adds	r3, #7
 800c1f0:	2201      	movs	r2, #1
 800c1f2:	701a      	strb	r2, [r3, #0]
 800c1f4:	2301      	movs	r3, #1
 800c1f6:	e085      	b.n	800c304 <f_read+0x424>
					fp->flag &= ~FA__DIRTY;
 800c1f8:	68fb      	ldr	r3, [r7, #12]
 800c1fa:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c1fe:	3306      	adds	r3, #6
 800c200:	781b      	ldrb	r3, [r3, #0]
 800c202:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800c206:	b2da      	uxtb	r2, r3
 800c208:	68fb      	ldr	r3, [r7, #12]
 800c20a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c20e:	3306      	adds	r3, #6
 800c210:	701a      	strb	r2, [r3, #0]
				}
#endif
				if (disk_read(fp->fs->drv, fp->buf.d8, sect, 1) != RES_OK)	/* Fill sector cache */
 800c212:	68fb      	ldr	r3, [r7, #12]
 800c214:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c218:	681b      	ldr	r3, [r3, #0]
 800c21a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c21e:	3301      	adds	r3, #1
 800c220:	7818      	ldrb	r0, [r3, #0]
 800c222:	68f9      	ldr	r1, [r7, #12]
 800c224:	2301      	movs	r3, #1
 800c226:	693a      	ldr	r2, [r7, #16]
 800c228:	f7fc fde8 	bl	8008dfc <disk_read>
 800c22c:	4603      	mov	r3, r0
 800c22e:	2b00      	cmp	r3, #0
 800c230:	d007      	beq.n	800c242 <f_read+0x362>
					ABORT(fp->fs, FR_DISK_ERR);
 800c232:	68fb      	ldr	r3, [r7, #12]
 800c234:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c238:	3307      	adds	r3, #7
 800c23a:	2201      	movs	r2, #1
 800c23c:	701a      	strb	r2, [r3, #0]
 800c23e:	2301      	movs	r3, #1
 800c240:	e060      	b.n	800c304 <f_read+0x424>
			}
#endif
			fp->dsect = sect;
 800c242:	68fb      	ldr	r3, [r7, #12]
 800c244:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c248:	3318      	adds	r3, #24
 800c24a:	693a      	ldr	r2, [r7, #16]
 800c24c:	601a      	str	r2, [r3, #0]
		}
		rcnt = SS(fp->fs) - ((UINT)fp->fptr % SS(fp->fs));	/* Get partial sector data from sector buffer */
 800c24e:	68fb      	ldr	r3, [r7, #12]
 800c250:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c254:	681b      	ldr	r3, [r3, #0]
 800c256:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c25a:	330a      	adds	r3, #10
 800c25c:	881b      	ldrh	r3, [r3, #0]
 800c25e:	4618      	mov	r0, r3
 800c260:	68fb      	ldr	r3, [r7, #12]
 800c262:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c266:	3308      	adds	r3, #8
 800c268:	681a      	ldr	r2, [r3, #0]
 800c26a:	68fb      	ldr	r3, [r7, #12]
 800c26c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c270:	681b      	ldr	r3, [r3, #0]
 800c272:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c276:	330a      	adds	r3, #10
 800c278:	881b      	ldrh	r3, [r3, #0]
 800c27a:	fbb2 f1f3 	udiv	r1, r2, r3
 800c27e:	fb03 f301 	mul.w	r3, r3, r1
 800c282:	1ad3      	subs	r3, r2, r3
 800c284:	1ac3      	subs	r3, r0, r3
 800c286:	62bb      	str	r3, [r7, #40]	; 0x28
		if (rcnt > btr) rcnt = btr;
 800c288:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800c28a:	687b      	ldr	r3, [r7, #4]
 800c28c:	429a      	cmp	r2, r3
 800c28e:	d901      	bls.n	800c294 <f_read+0x3b4>
 800c290:	687b      	ldr	r3, [r7, #4]
 800c292:	62bb      	str	r3, [r7, #40]	; 0x28
#if _FS_TINY
		if (move_window(fp->fs, fp->dsect) != FR_OK)		/* Move sector window */
			ABORT(fp->fs, FR_DISK_ERR);
		mem_cpy(rbuff, &fp->fs->win.d8[fp->fptr % SS(fp->fs)], rcnt);	/* Pick partial sector */
#else
		mem_cpy(rbuff, &fp->buf.d8[fp->fptr % SS(fp->fs)], rcnt);	/* Pick partial sector */
 800c294:	68fb      	ldr	r3, [r7, #12]
 800c296:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c29a:	3308      	adds	r3, #8
 800c29c:	681a      	ldr	r2, [r3, #0]
 800c29e:	68fb      	ldr	r3, [r7, #12]
 800c2a0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c2a4:	681b      	ldr	r3, [r3, #0]
 800c2a6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c2aa:	330a      	adds	r3, #10
 800c2ac:	881b      	ldrh	r3, [r3, #0]
 800c2ae:	fbb2 f1f3 	udiv	r1, r2, r3
 800c2b2:	fb03 f301 	mul.w	r3, r3, r1
 800c2b6:	1ad3      	subs	r3, r2, r3
 800c2b8:	68fa      	ldr	r2, [r7, #12]
 800c2ba:	4413      	add	r3, r2
 800c2bc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800c2be:	4619      	mov	r1, r3
 800c2c0:	6a38      	ldr	r0, [r7, #32]
 800c2c2:	f7fc fdf9 	bl	8008eb8 <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 800c2c6:	6a3a      	ldr	r2, [r7, #32]
 800c2c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c2ca:	4413      	add	r3, r2
 800c2cc:	623b      	str	r3, [r7, #32]
 800c2ce:	68fb      	ldr	r3, [r7, #12]
 800c2d0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c2d4:	3308      	adds	r3, #8
 800c2d6:	681a      	ldr	r2, [r3, #0]
 800c2d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c2da:	441a      	add	r2, r3
 800c2dc:	68fb      	ldr	r3, [r7, #12]
 800c2de:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c2e2:	3308      	adds	r3, #8
 800c2e4:	601a      	str	r2, [r3, #0]
 800c2e6:	683b      	ldr	r3, [r7, #0]
 800c2e8:	681a      	ldr	r2, [r3, #0]
 800c2ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c2ec:	441a      	add	r2, r3
 800c2ee:	683b      	ldr	r3, [r7, #0]
 800c2f0:	601a      	str	r2, [r3, #0]
 800c2f2:	687a      	ldr	r2, [r7, #4]
 800c2f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c2f6:	1ad3      	subs	r3, r2, r3
 800c2f8:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 800c2fa:	687b      	ldr	r3, [r7, #4]
 800c2fc:	2b00      	cmp	r3, #0
 800c2fe:	f47f ae31 	bne.w	800bf64 <f_read+0x84>
#endif
	}

	LEAVE_FF(fp->fs, FR_OK);
 800c302:	2300      	movs	r3, #0
}
 800c304:	4618      	mov	r0, r3
 800c306:	3730      	adds	r7, #48	; 0x30
 800c308:	46bd      	mov	sp, r7
 800c30a:	bd80      	pop	{r7, pc}

0800c30c <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void *buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 800c30c:	b580      	push	{r7, lr}
 800c30e:	b08a      	sub	sp, #40	; 0x28
 800c310:	af00      	add	r7, sp, #0
 800c312:	60f8      	str	r0, [r7, #12]
 800c314:	60b9      	str	r1, [r7, #8]
 800c316:	607a      	str	r2, [r7, #4]
 800c318:	603b      	str	r3, [r7, #0]
	FRESULT res;
	DWORD clst, sect;
	UINT wcnt, cc;
	const BYTE *wbuff = (const BYTE*)buff;
 800c31a:	68bb      	ldr	r3, [r7, #8]
 800c31c:	61bb      	str	r3, [r7, #24]
	BYTE csect;


	*bw = 0;	/* Clear write byte counter */
 800c31e:	683b      	ldr	r3, [r7, #0]
 800c320:	2200      	movs	r2, #0
 800c322:	601a      	str	r2, [r3, #0]

	res = validate(fp);						/* Check validity */
 800c324:	68f8      	ldr	r0, [r7, #12]
 800c326:	f7ff fa19 	bl	800b75c <validate>
 800c32a:	4603      	mov	r3, r0
 800c32c:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) LEAVE_FF(fp->fs, res);
 800c32e:	7dfb      	ldrb	r3, [r7, #23]
 800c330:	2b00      	cmp	r3, #0
 800c332:	d001      	beq.n	800c338 <f_write+0x2c>
 800c334:	7dfb      	ldrb	r3, [r7, #23]
 800c336:	e258      	b.n	800c7ea <f_write+0x4de>
	if (fp->err)							/* Check error */
 800c338:	68fb      	ldr	r3, [r7, #12]
 800c33a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c33e:	3307      	adds	r3, #7
 800c340:	781b      	ldrb	r3, [r3, #0]
 800c342:	2b00      	cmp	r3, #0
 800c344:	d005      	beq.n	800c352 <f_write+0x46>
		LEAVE_FF(fp->fs, (FRESULT)fp->err);
 800c346:	68fb      	ldr	r3, [r7, #12]
 800c348:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c34c:	3307      	adds	r3, #7
 800c34e:	781b      	ldrb	r3, [r3, #0]
 800c350:	e24b      	b.n	800c7ea <f_write+0x4de>
	if (!(fp->flag & FA_WRITE))				/* Check access mode */
 800c352:	68fb      	ldr	r3, [r7, #12]
 800c354:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c358:	3306      	adds	r3, #6
 800c35a:	781b      	ldrb	r3, [r3, #0]
 800c35c:	f003 0302 	and.w	r3, r3, #2
 800c360:	2b00      	cmp	r3, #0
 800c362:	d101      	bne.n	800c368 <f_write+0x5c>
		LEAVE_FF(fp->fs, FR_DENIED);
 800c364:	2307      	movs	r3, #7
 800c366:	e240      	b.n	800c7ea <f_write+0x4de>
	if (fp->fptr + btw < fp->fptr) btw = 0;	/* File size cannot reach 4GB */
 800c368:	68fb      	ldr	r3, [r7, #12]
 800c36a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c36e:	3308      	adds	r3, #8
 800c370:	681a      	ldr	r2, [r3, #0]
 800c372:	687b      	ldr	r3, [r7, #4]
 800c374:	441a      	add	r2, r3
 800c376:	68fb      	ldr	r3, [r7, #12]
 800c378:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c37c:	3308      	adds	r3, #8
 800c37e:	681b      	ldr	r3, [r3, #0]
 800c380:	429a      	cmp	r2, r3
 800c382:	f080 8208 	bcs.w	800c796 <f_write+0x48a>
 800c386:	2300      	movs	r3, #0
 800c388:	607b      	str	r3, [r7, #4]

	for ( ;  btw;							/* Repeat until all data written */
 800c38a:	e204      	b.n	800c796 <f_write+0x48a>
		wbuff += wcnt, fp->fptr += wcnt, *bw += wcnt, btw -= wcnt) {
		if ((fp->fptr % SS(fp->fs)) == 0) {	/* On the sector boundary? */
 800c38c:	68fb      	ldr	r3, [r7, #12]
 800c38e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c392:	3308      	adds	r3, #8
 800c394:	681a      	ldr	r2, [r3, #0]
 800c396:	68fb      	ldr	r3, [r7, #12]
 800c398:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c39c:	681b      	ldr	r3, [r3, #0]
 800c39e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c3a2:	330a      	adds	r3, #10
 800c3a4:	881b      	ldrh	r3, [r3, #0]
 800c3a6:	fbb2 f1f3 	udiv	r1, r2, r3
 800c3aa:	fb03 f301 	mul.w	r3, r3, r1
 800c3ae:	1ad3      	subs	r3, r2, r3
 800c3b0:	2b00      	cmp	r3, #0
 800c3b2:	f040 818d 	bne.w	800c6d0 <f_write+0x3c4>
			csect = (BYTE)(fp->fptr / SS(fp->fs) & (fp->fs->csize - 1));	/* Sector offset in the cluster */
 800c3b6:	68fb      	ldr	r3, [r7, #12]
 800c3b8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c3bc:	3308      	adds	r3, #8
 800c3be:	681a      	ldr	r2, [r3, #0]
 800c3c0:	68fb      	ldr	r3, [r7, #12]
 800c3c2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c3c6:	681b      	ldr	r3, [r3, #0]
 800c3c8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c3cc:	330a      	adds	r3, #10
 800c3ce:	881b      	ldrh	r3, [r3, #0]
 800c3d0:	fbb2 f3f3 	udiv	r3, r2, r3
 800c3d4:	b2da      	uxtb	r2, r3
 800c3d6:	68fb      	ldr	r3, [r7, #12]
 800c3d8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c3dc:	681b      	ldr	r3, [r3, #0]
 800c3de:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c3e2:	3302      	adds	r3, #2
 800c3e4:	781b      	ldrb	r3, [r3, #0]
 800c3e6:	3b01      	subs	r3, #1
 800c3e8:	b2db      	uxtb	r3, r3
 800c3ea:	4013      	ands	r3, r2
 800c3ec:	75bb      	strb	r3, [r7, #22]
			if (!csect) {					/* On the cluster boundary? */
 800c3ee:	7dbb      	ldrb	r3, [r7, #22]
 800c3f0:	2b00      	cmp	r3, #0
 800c3f2:	d167      	bne.n	800c4c4 <f_write+0x1b8>
				if (fp->fptr == 0) {		/* On the top of the file? */
 800c3f4:	68fb      	ldr	r3, [r7, #12]
 800c3f6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c3fa:	3308      	adds	r3, #8
 800c3fc:	681b      	ldr	r3, [r3, #0]
 800c3fe:	2b00      	cmp	r3, #0
 800c400:	d112      	bne.n	800c428 <f_write+0x11c>
					clst = fp->sclust;		/* Follow from the origin */
 800c402:	68fb      	ldr	r3, [r7, #12]
 800c404:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c408:	3310      	adds	r3, #16
 800c40a:	681b      	ldr	r3, [r3, #0]
 800c40c:	627b      	str	r3, [r7, #36]	; 0x24
					if (clst == 0)			/* When no cluster is allocated, */
 800c40e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c410:	2b00      	cmp	r3, #0
 800c412:	d129      	bne.n	800c468 <f_write+0x15c>
						clst = create_chain(fp->fs, 0);	/* Create a new cluster chain */
 800c414:	68fb      	ldr	r3, [r7, #12]
 800c416:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c41a:	681b      	ldr	r3, [r3, #0]
 800c41c:	2100      	movs	r1, #0
 800c41e:	4618      	mov	r0, r3
 800c420:	f7fd fbde 	bl	8009be0 <create_chain>
 800c424:	6278      	str	r0, [r7, #36]	; 0x24
 800c426:	e01f      	b.n	800c468 <f_write+0x15c>
				} else {					/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl)
 800c428:	68fb      	ldr	r3, [r7, #12]
 800c42a:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 800c42e:	3304      	adds	r3, #4
 800c430:	681b      	ldr	r3, [r3, #0]
 800c432:	2b00      	cmp	r3, #0
 800c434:	d00a      	beq.n	800c44c <f_write+0x140>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800c436:	68fb      	ldr	r3, [r7, #12]
 800c438:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c43c:	3308      	adds	r3, #8
 800c43e:	681b      	ldr	r3, [r3, #0]
 800c440:	4619      	mov	r1, r3
 800c442:	68f8      	ldr	r0, [r7, #12]
 800c444:	f7fd fc7d 	bl	8009d42 <clmt_clust>
 800c448:	6278      	str	r0, [r7, #36]	; 0x24
 800c44a:	e00d      	b.n	800c468 <f_write+0x15c>
					else
#endif
						clst = create_chain(fp->fs, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 800c44c:	68fb      	ldr	r3, [r7, #12]
 800c44e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c452:	681a      	ldr	r2, [r3, #0]
 800c454:	68fb      	ldr	r3, [r7, #12]
 800c456:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c45a:	3314      	adds	r3, #20
 800c45c:	681b      	ldr	r3, [r3, #0]
 800c45e:	4619      	mov	r1, r3
 800c460:	4610      	mov	r0, r2
 800c462:	f7fd fbbd 	bl	8009be0 <create_chain>
 800c466:	6278      	str	r0, [r7, #36]	; 0x24
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800c468:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c46a:	2b00      	cmp	r3, #0
 800c46c:	f000 8198 	beq.w	800c7a0 <f_write+0x494>
				if (clst == 1) ABORT(fp->fs, FR_INT_ERR);
 800c470:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c472:	2b01      	cmp	r3, #1
 800c474:	d107      	bne.n	800c486 <f_write+0x17a>
 800c476:	68fb      	ldr	r3, [r7, #12]
 800c478:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c47c:	3307      	adds	r3, #7
 800c47e:	2202      	movs	r2, #2
 800c480:	701a      	strb	r2, [r3, #0]
 800c482:	2302      	movs	r3, #2
 800c484:	e1b1      	b.n	800c7ea <f_write+0x4de>
				if (clst == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
 800c486:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c488:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c48c:	d107      	bne.n	800c49e <f_write+0x192>
 800c48e:	68fb      	ldr	r3, [r7, #12]
 800c490:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c494:	3307      	adds	r3, #7
 800c496:	2201      	movs	r2, #1
 800c498:	701a      	strb	r2, [r3, #0]
 800c49a:	2301      	movs	r3, #1
 800c49c:	e1a5      	b.n	800c7ea <f_write+0x4de>
				fp->clust = clst;			/* Update current cluster */
 800c49e:	68fb      	ldr	r3, [r7, #12]
 800c4a0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c4a4:	3314      	adds	r3, #20
 800c4a6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c4a8:	601a      	str	r2, [r3, #0]
				if (fp->sclust == 0) fp->sclust = clst;	/* Set start cluster if the first write */
 800c4aa:	68fb      	ldr	r3, [r7, #12]
 800c4ac:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c4b0:	3310      	adds	r3, #16
 800c4b2:	681b      	ldr	r3, [r3, #0]
 800c4b4:	2b00      	cmp	r3, #0
 800c4b6:	d105      	bne.n	800c4c4 <f_write+0x1b8>
 800c4b8:	68fb      	ldr	r3, [r7, #12]
 800c4ba:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c4be:	3310      	adds	r3, #16
 800c4c0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c4c2:	601a      	str	r2, [r3, #0]
			}
#if _FS_TINY
			if (fp->fs->winsect == fp->dsect && sync_window(fp->fs))	/* Write-back sector cache */
				ABORT(fp->fs, FR_DISK_ERR);
#else
			if (fp->flag & FA__DIRTY) {		/* Write-back sector cache */
 800c4c4:	68fb      	ldr	r3, [r7, #12]
 800c4c6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c4ca:	3306      	adds	r3, #6
 800c4cc:	781b      	ldrb	r3, [r3, #0]
 800c4ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c4d2:	2b00      	cmp	r3, #0
 800c4d4:	d028      	beq.n	800c528 <f_write+0x21c>
				if (disk_write(fp->fs->drv, fp->buf.d8, fp->dsect, 1) != RES_OK)
 800c4d6:	68fb      	ldr	r3, [r7, #12]
 800c4d8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c4dc:	681b      	ldr	r3, [r3, #0]
 800c4de:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c4e2:	3301      	adds	r3, #1
 800c4e4:	7818      	ldrb	r0, [r3, #0]
 800c4e6:	68f9      	ldr	r1, [r7, #12]
 800c4e8:	68fb      	ldr	r3, [r7, #12]
 800c4ea:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c4ee:	3318      	adds	r3, #24
 800c4f0:	681a      	ldr	r2, [r3, #0]
 800c4f2:	2301      	movs	r3, #1
 800c4f4:	f7fc fca2 	bl	8008e3c <disk_write>
 800c4f8:	4603      	mov	r3, r0
 800c4fa:	2b00      	cmp	r3, #0
 800c4fc:	d007      	beq.n	800c50e <f_write+0x202>
					ABORT(fp->fs, FR_DISK_ERR);
 800c4fe:	68fb      	ldr	r3, [r7, #12]
 800c500:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c504:	3307      	adds	r3, #7
 800c506:	2201      	movs	r2, #1
 800c508:	701a      	strb	r2, [r3, #0]
 800c50a:	2301      	movs	r3, #1
 800c50c:	e16d      	b.n	800c7ea <f_write+0x4de>
				fp->flag &= ~FA__DIRTY;
 800c50e:	68fb      	ldr	r3, [r7, #12]
 800c510:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c514:	3306      	adds	r3, #6
 800c516:	781b      	ldrb	r3, [r3, #0]
 800c518:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800c51c:	b2da      	uxtb	r2, r3
 800c51e:	68fb      	ldr	r3, [r7, #12]
 800c520:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c524:	3306      	adds	r3, #6
 800c526:	701a      	strb	r2, [r3, #0]
			}
#endif
			sect = clust2sect(fp->fs, fp->clust);	/* Get current sector */
 800c528:	68fb      	ldr	r3, [r7, #12]
 800c52a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c52e:	681a      	ldr	r2, [r3, #0]
 800c530:	68fb      	ldr	r3, [r7, #12]
 800c532:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c536:	3314      	adds	r3, #20
 800c538:	681b      	ldr	r3, [r3, #0]
 800c53a:	4619      	mov	r1, r3
 800c53c:	4610      	mov	r0, r2
 800c53e:	f7fd f85a 	bl	80095f6 <clust2sect>
 800c542:	6138      	str	r0, [r7, #16]
			if (!sect) ABORT(fp->fs, FR_INT_ERR);
 800c544:	693b      	ldr	r3, [r7, #16]
 800c546:	2b00      	cmp	r3, #0
 800c548:	d107      	bne.n	800c55a <f_write+0x24e>
 800c54a:	68fb      	ldr	r3, [r7, #12]
 800c54c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c550:	3307      	adds	r3, #7
 800c552:	2202      	movs	r2, #2
 800c554:	701a      	strb	r2, [r3, #0]
 800c556:	2302      	movs	r3, #2
 800c558:	e147      	b.n	800c7ea <f_write+0x4de>
			sect += csect;
 800c55a:	7dbb      	ldrb	r3, [r7, #22]
 800c55c:	693a      	ldr	r2, [r7, #16]
 800c55e:	4413      	add	r3, r2
 800c560:	613b      	str	r3, [r7, #16]
			cc = btw / SS(fp->fs);			/* When remaining bytes >= sector size, */
 800c562:	68fb      	ldr	r3, [r7, #12]
 800c564:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c568:	681b      	ldr	r3, [r3, #0]
 800c56a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c56e:	330a      	adds	r3, #10
 800c570:	881b      	ldrh	r3, [r3, #0]
 800c572:	461a      	mov	r2, r3
 800c574:	687b      	ldr	r3, [r7, #4]
 800c576:	fbb3 f3f2 	udiv	r3, r3, r2
 800c57a:	61fb      	str	r3, [r7, #28]
			if (cc) {						/* Write maximum contiguous sectors directly */
 800c57c:	69fb      	ldr	r3, [r7, #28]
 800c57e:	2b00      	cmp	r3, #0
 800c580:	d074      	beq.n	800c66c <f_write+0x360>
				if (csect + cc > fp->fs->csize)	/* Clip at cluster boundary */
 800c582:	7dba      	ldrb	r2, [r7, #22]
 800c584:	69fb      	ldr	r3, [r7, #28]
 800c586:	441a      	add	r2, r3
 800c588:	68fb      	ldr	r3, [r7, #12]
 800c58a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c58e:	681b      	ldr	r3, [r3, #0]
 800c590:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c594:	3302      	adds	r3, #2
 800c596:	781b      	ldrb	r3, [r3, #0]
 800c598:	429a      	cmp	r2, r3
 800c59a:	d90b      	bls.n	800c5b4 <f_write+0x2a8>
					cc = fp->fs->csize - csect;
 800c59c:	68fb      	ldr	r3, [r7, #12]
 800c59e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c5a2:	681b      	ldr	r3, [r3, #0]
 800c5a4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c5a8:	3302      	adds	r3, #2
 800c5aa:	781b      	ldrb	r3, [r3, #0]
 800c5ac:	461a      	mov	r2, r3
 800c5ae:	7dbb      	ldrb	r3, [r7, #22]
 800c5b0:	1ad3      	subs	r3, r2, r3
 800c5b2:	61fb      	str	r3, [r7, #28]
				if (disk_write(fp->fs->drv, wbuff, sect, cc) != RES_OK)
 800c5b4:	68fb      	ldr	r3, [r7, #12]
 800c5b6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c5ba:	681b      	ldr	r3, [r3, #0]
 800c5bc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c5c0:	3301      	adds	r3, #1
 800c5c2:	7818      	ldrb	r0, [r3, #0]
 800c5c4:	69fb      	ldr	r3, [r7, #28]
 800c5c6:	693a      	ldr	r2, [r7, #16]
 800c5c8:	69b9      	ldr	r1, [r7, #24]
 800c5ca:	f7fc fc37 	bl	8008e3c <disk_write>
 800c5ce:	4603      	mov	r3, r0
 800c5d0:	2b00      	cmp	r3, #0
 800c5d2:	d007      	beq.n	800c5e4 <f_write+0x2d8>
					ABORT(fp->fs, FR_DISK_ERR);
 800c5d4:	68fb      	ldr	r3, [r7, #12]
 800c5d6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c5da:	3307      	adds	r3, #7
 800c5dc:	2201      	movs	r2, #1
 800c5de:	701a      	strb	r2, [r3, #0]
 800c5e0:	2301      	movs	r3, #1
 800c5e2:	e102      	b.n	800c7ea <f_write+0x4de>
				if (fp->fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fp->fs->win.d8, wbuff + ((fp->fs->winsect - sect) * SS(fp->fs)), SS(fp->fs));
					fp->fs->wflag = 0;
				}
#else
				if (fp->dsect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 800c5e4:	68fb      	ldr	r3, [r7, #12]
 800c5e6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c5ea:	3318      	adds	r3, #24
 800c5ec:	681a      	ldr	r2, [r3, #0]
 800c5ee:	693b      	ldr	r3, [r7, #16]
 800c5f0:	1ad3      	subs	r3, r2, r3
 800c5f2:	69fa      	ldr	r2, [r7, #28]
 800c5f4:	429a      	cmp	r2, r3
 800c5f6:	d92b      	bls.n	800c650 <f_write+0x344>
					mem_cpy(fp->buf.d8, wbuff + ((fp->dsect - sect) * SS(fp->fs)), SS(fp->fs));
 800c5f8:	68f8      	ldr	r0, [r7, #12]
 800c5fa:	68fb      	ldr	r3, [r7, #12]
 800c5fc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c600:	3318      	adds	r3, #24
 800c602:	681a      	ldr	r2, [r3, #0]
 800c604:	693b      	ldr	r3, [r7, #16]
 800c606:	1ad2      	subs	r2, r2, r3
 800c608:	68fb      	ldr	r3, [r7, #12]
 800c60a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c60e:	681b      	ldr	r3, [r3, #0]
 800c610:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c614:	330a      	adds	r3, #10
 800c616:	881b      	ldrh	r3, [r3, #0]
 800c618:	fb03 f302 	mul.w	r3, r3, r2
 800c61c:	69ba      	ldr	r2, [r7, #24]
 800c61e:	18d1      	adds	r1, r2, r3
 800c620:	68fb      	ldr	r3, [r7, #12]
 800c622:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c626:	681b      	ldr	r3, [r3, #0]
 800c628:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c62c:	330a      	adds	r3, #10
 800c62e:	881b      	ldrh	r3, [r3, #0]
 800c630:	461a      	mov	r2, r3
 800c632:	f7fc fc41 	bl	8008eb8 <mem_cpy>
					fp->flag &= ~FA__DIRTY;
 800c636:	68fb      	ldr	r3, [r7, #12]
 800c638:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c63c:	3306      	adds	r3, #6
 800c63e:	781b      	ldrb	r3, [r3, #0]
 800c640:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800c644:	b2da      	uxtb	r2, r3
 800c646:	68fb      	ldr	r3, [r7, #12]
 800c648:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c64c:	3306      	adds	r3, #6
 800c64e:	701a      	strb	r2, [r3, #0]
				}
#endif
#endif
				wcnt = SS(fp->fs) * cc;		/* Number of bytes transferred */
 800c650:	68fb      	ldr	r3, [r7, #12]
 800c652:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c656:	681b      	ldr	r3, [r3, #0]
 800c658:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c65c:	330a      	adds	r3, #10
 800c65e:	881b      	ldrh	r3, [r3, #0]
 800c660:	461a      	mov	r2, r3
 800c662:	69fb      	ldr	r3, [r7, #28]
 800c664:	fb02 f303 	mul.w	r3, r2, r3
 800c668:	623b      	str	r3, [r7, #32]
				continue;
 800c66a:	e07a      	b.n	800c762 <f_write+0x456>
			if (fp->fptr >= fp->fsize) {	/* Avoid silly cache filling at growing edge */
				if (sync_window(fp->fs)) ABORT(fp->fs, FR_DISK_ERR);
				fp->fs->winsect = sect;
			}
#else
			if (fp->dsect != sect) {		/* Fill sector cache with file data */
 800c66c:	68fb      	ldr	r3, [r7, #12]
 800c66e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c672:	3318      	adds	r3, #24
 800c674:	681b      	ldr	r3, [r3, #0]
 800c676:	693a      	ldr	r2, [r7, #16]
 800c678:	429a      	cmp	r2, r3
 800c67a:	d023      	beq.n	800c6c4 <f_write+0x3b8>
				if (fp->fptr < fp->fsize &&
 800c67c:	68fb      	ldr	r3, [r7, #12]
 800c67e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c682:	3308      	adds	r3, #8
 800c684:	681a      	ldr	r2, [r3, #0]
 800c686:	68fb      	ldr	r3, [r7, #12]
 800c688:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c68c:	330c      	adds	r3, #12
 800c68e:	681b      	ldr	r3, [r3, #0]
 800c690:	429a      	cmp	r2, r3
 800c692:	d217      	bcs.n	800c6c4 <f_write+0x3b8>
					disk_read(fp->fs->drv, fp->buf.d8, sect, 1) != RES_OK)
 800c694:	68fb      	ldr	r3, [r7, #12]
 800c696:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c69a:	681b      	ldr	r3, [r3, #0]
 800c69c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c6a0:	3301      	adds	r3, #1
 800c6a2:	7818      	ldrb	r0, [r3, #0]
 800c6a4:	68f9      	ldr	r1, [r7, #12]
 800c6a6:	2301      	movs	r3, #1
 800c6a8:	693a      	ldr	r2, [r7, #16]
 800c6aa:	f7fc fba7 	bl	8008dfc <disk_read>
 800c6ae:	4603      	mov	r3, r0
				if (fp->fptr < fp->fsize &&
 800c6b0:	2b00      	cmp	r3, #0
 800c6b2:	d007      	beq.n	800c6c4 <f_write+0x3b8>
						ABORT(fp->fs, FR_DISK_ERR);
 800c6b4:	68fb      	ldr	r3, [r7, #12]
 800c6b6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c6ba:	3307      	adds	r3, #7
 800c6bc:	2201      	movs	r2, #1
 800c6be:	701a      	strb	r2, [r3, #0]
 800c6c0:	2301      	movs	r3, #1
 800c6c2:	e092      	b.n	800c7ea <f_write+0x4de>
			}
#endif
			fp->dsect = sect;
 800c6c4:	68fb      	ldr	r3, [r7, #12]
 800c6c6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c6ca:	3318      	adds	r3, #24
 800c6cc:	693a      	ldr	r2, [r7, #16]
 800c6ce:	601a      	str	r2, [r3, #0]
		}
		wcnt = SS(fp->fs) - ((UINT)fp->fptr % SS(fp->fs));/* Put partial sector into file I/O buffer */
 800c6d0:	68fb      	ldr	r3, [r7, #12]
 800c6d2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c6d6:	681b      	ldr	r3, [r3, #0]
 800c6d8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c6dc:	330a      	adds	r3, #10
 800c6de:	881b      	ldrh	r3, [r3, #0]
 800c6e0:	4618      	mov	r0, r3
 800c6e2:	68fb      	ldr	r3, [r7, #12]
 800c6e4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c6e8:	3308      	adds	r3, #8
 800c6ea:	681a      	ldr	r2, [r3, #0]
 800c6ec:	68fb      	ldr	r3, [r7, #12]
 800c6ee:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c6f2:	681b      	ldr	r3, [r3, #0]
 800c6f4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c6f8:	330a      	adds	r3, #10
 800c6fa:	881b      	ldrh	r3, [r3, #0]
 800c6fc:	fbb2 f1f3 	udiv	r1, r2, r3
 800c700:	fb03 f301 	mul.w	r3, r3, r1
 800c704:	1ad3      	subs	r3, r2, r3
 800c706:	1ac3      	subs	r3, r0, r3
 800c708:	623b      	str	r3, [r7, #32]
		if (wcnt > btw) wcnt = btw;
 800c70a:	6a3a      	ldr	r2, [r7, #32]
 800c70c:	687b      	ldr	r3, [r7, #4]
 800c70e:	429a      	cmp	r2, r3
 800c710:	d901      	bls.n	800c716 <f_write+0x40a>
 800c712:	687b      	ldr	r3, [r7, #4]
 800c714:	623b      	str	r3, [r7, #32]
		if (move_window(fp->fs, fp->dsect) != FR_OK)	/* Move sector window */
			ABORT(fp->fs, FR_DISK_ERR);
		mem_cpy(&fp->fs->win.d8[fp->fptr % SS(fp->fs)], wbuff, wcnt);	/* Fit partial sector */
		fp->fs->wflag = 1;
#else
		mem_cpy(&fp->buf.d8[fp->fptr % SS(fp->fs)], wbuff, wcnt);	/* Fit partial sector */
 800c716:	68fb      	ldr	r3, [r7, #12]
 800c718:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c71c:	3308      	adds	r3, #8
 800c71e:	681a      	ldr	r2, [r3, #0]
 800c720:	68fb      	ldr	r3, [r7, #12]
 800c722:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c726:	681b      	ldr	r3, [r3, #0]
 800c728:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c72c:	330a      	adds	r3, #10
 800c72e:	881b      	ldrh	r3, [r3, #0]
 800c730:	fbb2 f1f3 	udiv	r1, r2, r3
 800c734:	fb03 f301 	mul.w	r3, r3, r1
 800c738:	1ad3      	subs	r3, r2, r3
 800c73a:	68fa      	ldr	r2, [r7, #12]
 800c73c:	4413      	add	r3, r2
 800c73e:	6a3a      	ldr	r2, [r7, #32]
 800c740:	69b9      	ldr	r1, [r7, #24]
 800c742:	4618      	mov	r0, r3
 800c744:	f7fc fbb8 	bl	8008eb8 <mem_cpy>
		fp->flag |= FA__DIRTY;
 800c748:	68fb      	ldr	r3, [r7, #12]
 800c74a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c74e:	3306      	adds	r3, #6
 800c750:	781b      	ldrb	r3, [r3, #0]
 800c752:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c756:	b2da      	uxtb	r2, r3
 800c758:	68fb      	ldr	r3, [r7, #12]
 800c75a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c75e:	3306      	adds	r3, #6
 800c760:	701a      	strb	r2, [r3, #0]
		wbuff += wcnt, fp->fptr += wcnt, *bw += wcnt, btw -= wcnt) {
 800c762:	69ba      	ldr	r2, [r7, #24]
 800c764:	6a3b      	ldr	r3, [r7, #32]
 800c766:	4413      	add	r3, r2
 800c768:	61bb      	str	r3, [r7, #24]
 800c76a:	68fb      	ldr	r3, [r7, #12]
 800c76c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c770:	3308      	adds	r3, #8
 800c772:	681a      	ldr	r2, [r3, #0]
 800c774:	6a3b      	ldr	r3, [r7, #32]
 800c776:	441a      	add	r2, r3
 800c778:	68fb      	ldr	r3, [r7, #12]
 800c77a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c77e:	3308      	adds	r3, #8
 800c780:	601a      	str	r2, [r3, #0]
 800c782:	683b      	ldr	r3, [r7, #0]
 800c784:	681a      	ldr	r2, [r3, #0]
 800c786:	6a3b      	ldr	r3, [r7, #32]
 800c788:	441a      	add	r2, r3
 800c78a:	683b      	ldr	r3, [r7, #0]
 800c78c:	601a      	str	r2, [r3, #0]
 800c78e:	687a      	ldr	r2, [r7, #4]
 800c790:	6a3b      	ldr	r3, [r7, #32]
 800c792:	1ad3      	subs	r3, r2, r3
 800c794:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 800c796:	687b      	ldr	r3, [r7, #4]
 800c798:	2b00      	cmp	r3, #0
 800c79a:	f47f adf7 	bne.w	800c38c <f_write+0x80>
 800c79e:	e000      	b.n	800c7a2 <f_write+0x496>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800c7a0:	bf00      	nop
#endif
	}

	if (fp->fptr > fp->fsize) fp->fsize = fp->fptr;	/* Update file size if needed */
 800c7a2:	68fb      	ldr	r3, [r7, #12]
 800c7a4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c7a8:	3308      	adds	r3, #8
 800c7aa:	681a      	ldr	r2, [r3, #0]
 800c7ac:	68fb      	ldr	r3, [r7, #12]
 800c7ae:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c7b2:	330c      	adds	r3, #12
 800c7b4:	681b      	ldr	r3, [r3, #0]
 800c7b6:	429a      	cmp	r2, r3
 800c7b8:	d909      	bls.n	800c7ce <f_write+0x4c2>
 800c7ba:	68fb      	ldr	r3, [r7, #12]
 800c7bc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c7c0:	3308      	adds	r3, #8
 800c7c2:	681a      	ldr	r2, [r3, #0]
 800c7c4:	68fb      	ldr	r3, [r7, #12]
 800c7c6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c7ca:	330c      	adds	r3, #12
 800c7cc:	601a      	str	r2, [r3, #0]
	fp->flag |= FA__WRITTEN;						/* Set file change flag */
 800c7ce:	68fb      	ldr	r3, [r7, #12]
 800c7d0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c7d4:	3306      	adds	r3, #6
 800c7d6:	781b      	ldrb	r3, [r3, #0]
 800c7d8:	f043 0320 	orr.w	r3, r3, #32
 800c7dc:	b2da      	uxtb	r2, r3
 800c7de:	68fb      	ldr	r3, [r7, #12]
 800c7e0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c7e4:	3306      	adds	r3, #6
 800c7e6:	701a      	strb	r2, [r3, #0]

	LEAVE_FF(fp->fs, FR_OK);
 800c7e8:	2300      	movs	r3, #0
}
 800c7ea:	4618      	mov	r0, r3
 800c7ec:	3728      	adds	r7, #40	; 0x28
 800c7ee:	46bd      	mov	sp, r7
 800c7f0:	bd80      	pop	{r7, pc}

0800c7f2 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 800c7f2:	b580      	push	{r7, lr}
 800c7f4:	b086      	sub	sp, #24
 800c7f6:	af00      	add	r7, sp, #0
 800c7f8:	6078      	str	r0, [r7, #4]
	FRESULT res;
	DWORD tm;
	BYTE *dir;


	res = validate(fp);					/* Check validity of the object */
 800c7fa:	6878      	ldr	r0, [r7, #4]
 800c7fc:	f7fe ffae 	bl	800b75c <validate>
 800c800:	4603      	mov	r3, r0
 800c802:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800c804:	7dfb      	ldrb	r3, [r7, #23]
 800c806:	2b00      	cmp	r3, #0
 800c808:	f040 80cc 	bne.w	800c9a4 <f_sync+0x1b2>
		if (fp->flag & FA__WRITTEN) {	/* Has the file been written? */
 800c80c:	687b      	ldr	r3, [r7, #4]
 800c80e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c812:	3306      	adds	r3, #6
 800c814:	781b      	ldrb	r3, [r3, #0]
 800c816:	f003 0320 	and.w	r3, r3, #32
 800c81a:	2b00      	cmp	r3, #0
 800c81c:	f000 80c2 	beq.w	800c9a4 <f_sync+0x1b2>
			/* Write-back dirty buffer */
#if !_FS_TINY
			if (fp->flag & FA__DIRTY) {
 800c820:	687b      	ldr	r3, [r7, #4]
 800c822:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c826:	3306      	adds	r3, #6
 800c828:	781b      	ldrb	r3, [r3, #0]
 800c82a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c82e:	2b00      	cmp	r3, #0
 800c830:	d022      	beq.n	800c878 <f_sync+0x86>
				if (disk_write(fp->fs->drv, fp->buf.d8, fp->dsect, 1) != RES_OK)
 800c832:	687b      	ldr	r3, [r7, #4]
 800c834:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c838:	681b      	ldr	r3, [r3, #0]
 800c83a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c83e:	3301      	adds	r3, #1
 800c840:	7818      	ldrb	r0, [r3, #0]
 800c842:	6879      	ldr	r1, [r7, #4]
 800c844:	687b      	ldr	r3, [r7, #4]
 800c846:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c84a:	3318      	adds	r3, #24
 800c84c:	681a      	ldr	r2, [r3, #0]
 800c84e:	2301      	movs	r3, #1
 800c850:	f7fc faf4 	bl	8008e3c <disk_write>
 800c854:	4603      	mov	r3, r0
 800c856:	2b00      	cmp	r3, #0
 800c858:	d001      	beq.n	800c85e <f_sync+0x6c>
					LEAVE_FF(fp->fs, FR_DISK_ERR);
 800c85a:	2301      	movs	r3, #1
 800c85c:	e0a3      	b.n	800c9a6 <f_sync+0x1b4>
				fp->flag &= ~FA__DIRTY;
 800c85e:	687b      	ldr	r3, [r7, #4]
 800c860:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c864:	3306      	adds	r3, #6
 800c866:	781b      	ldrb	r3, [r3, #0]
 800c868:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800c86c:	b2da      	uxtb	r2, r3
 800c86e:	687b      	ldr	r3, [r7, #4]
 800c870:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c874:	3306      	adds	r3, #6
 800c876:	701a      	strb	r2, [r3, #0]
			}
#endif
			/* Update the directory entry */
			res = move_window(fp->fs, fp->dir_sect);
 800c878:	687b      	ldr	r3, [r7, #4]
 800c87a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c87e:	681a      	ldr	r2, [r3, #0]
 800c880:	687b      	ldr	r3, [r7, #4]
 800c882:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c886:	331c      	adds	r3, #28
 800c888:	681b      	ldr	r3, [r3, #0]
 800c88a:	4619      	mov	r1, r3
 800c88c:	4610      	mov	r0, r2
 800c88e:	f7fc fdaf 	bl	80093f0 <move_window>
 800c892:	4603      	mov	r3, r0
 800c894:	75fb      	strb	r3, [r7, #23]
			if (res == FR_OK) {
 800c896:	7dfb      	ldrb	r3, [r7, #23]
 800c898:	2b00      	cmp	r3, #0
 800c89a:	f040 8083 	bne.w	800c9a4 <f_sync+0x1b2>
				dir = fp->dir_ptr;
 800c89e:	687b      	ldr	r3, [r7, #4]
 800c8a0:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 800c8a4:	681b      	ldr	r3, [r3, #0]
 800c8a6:	613b      	str	r3, [r7, #16]
				dir[DIR_Attr] |= AM_ARC;					/* Set archive bit */
 800c8a8:	693b      	ldr	r3, [r7, #16]
 800c8aa:	330b      	adds	r3, #11
 800c8ac:	781a      	ldrb	r2, [r3, #0]
 800c8ae:	693b      	ldr	r3, [r7, #16]
 800c8b0:	330b      	adds	r3, #11
 800c8b2:	f042 0220 	orr.w	r2, r2, #32
 800c8b6:	b2d2      	uxtb	r2, r2
 800c8b8:	701a      	strb	r2, [r3, #0]
				ST_DWORD(dir + DIR_FileSize, fp->fsize);	/* Update file size */
 800c8ba:	687b      	ldr	r3, [r7, #4]
 800c8bc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c8c0:	330c      	adds	r3, #12
 800c8c2:	681a      	ldr	r2, [r3, #0]
 800c8c4:	693b      	ldr	r3, [r7, #16]
 800c8c6:	331c      	adds	r3, #28
 800c8c8:	b2d2      	uxtb	r2, r2
 800c8ca:	701a      	strb	r2, [r3, #0]
 800c8cc:	687b      	ldr	r3, [r7, #4]
 800c8ce:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c8d2:	330c      	adds	r3, #12
 800c8d4:	681b      	ldr	r3, [r3, #0]
 800c8d6:	b29b      	uxth	r3, r3
 800c8d8:	0a1b      	lsrs	r3, r3, #8
 800c8da:	b29a      	uxth	r2, r3
 800c8dc:	693b      	ldr	r3, [r7, #16]
 800c8de:	331d      	adds	r3, #29
 800c8e0:	b2d2      	uxtb	r2, r2
 800c8e2:	701a      	strb	r2, [r3, #0]
 800c8e4:	687b      	ldr	r3, [r7, #4]
 800c8e6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c8ea:	330c      	adds	r3, #12
 800c8ec:	681b      	ldr	r3, [r3, #0]
 800c8ee:	0c1a      	lsrs	r2, r3, #16
 800c8f0:	693b      	ldr	r3, [r7, #16]
 800c8f2:	331e      	adds	r3, #30
 800c8f4:	b2d2      	uxtb	r2, r2
 800c8f6:	701a      	strb	r2, [r3, #0]
 800c8f8:	687b      	ldr	r3, [r7, #4]
 800c8fa:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c8fe:	330c      	adds	r3, #12
 800c900:	681b      	ldr	r3, [r3, #0]
 800c902:	0e1a      	lsrs	r2, r3, #24
 800c904:	693b      	ldr	r3, [r7, #16]
 800c906:	331f      	adds	r3, #31
 800c908:	b2d2      	uxtb	r2, r2
 800c90a:	701a      	strb	r2, [r3, #0]
				st_clust(dir, fp->sclust);					/* Update start cluster */
 800c90c:	687b      	ldr	r3, [r7, #4]
 800c90e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c912:	3310      	adds	r3, #16
 800c914:	681b      	ldr	r3, [r3, #0]
 800c916:	4619      	mov	r1, r3
 800c918:	6938      	ldr	r0, [r7, #16]
 800c91a:	f7fd fd13 	bl	800a344 <st_clust>
				tm = GET_FATTIME();							/* Update updated time */
 800c91e:	f7fc f9cb 	bl	8008cb8 <get_fattime>
 800c922:	60f8      	str	r0, [r7, #12]
				ST_DWORD(dir + DIR_WrtTime, tm);
 800c924:	693b      	ldr	r3, [r7, #16]
 800c926:	3316      	adds	r3, #22
 800c928:	68fa      	ldr	r2, [r7, #12]
 800c92a:	b2d2      	uxtb	r2, r2
 800c92c:	701a      	strb	r2, [r3, #0]
 800c92e:	68fb      	ldr	r3, [r7, #12]
 800c930:	b29b      	uxth	r3, r3
 800c932:	0a1b      	lsrs	r3, r3, #8
 800c934:	b29a      	uxth	r2, r3
 800c936:	693b      	ldr	r3, [r7, #16]
 800c938:	3317      	adds	r3, #23
 800c93a:	b2d2      	uxtb	r2, r2
 800c93c:	701a      	strb	r2, [r3, #0]
 800c93e:	68fb      	ldr	r3, [r7, #12]
 800c940:	0c1a      	lsrs	r2, r3, #16
 800c942:	693b      	ldr	r3, [r7, #16]
 800c944:	3318      	adds	r3, #24
 800c946:	b2d2      	uxtb	r2, r2
 800c948:	701a      	strb	r2, [r3, #0]
 800c94a:	68fb      	ldr	r3, [r7, #12]
 800c94c:	0e1a      	lsrs	r2, r3, #24
 800c94e:	693b      	ldr	r3, [r7, #16]
 800c950:	3319      	adds	r3, #25
 800c952:	b2d2      	uxtb	r2, r2
 800c954:	701a      	strb	r2, [r3, #0]
				ST_WORD(dir + DIR_LstAccDate, 0);
 800c956:	693b      	ldr	r3, [r7, #16]
 800c958:	3312      	adds	r3, #18
 800c95a:	2200      	movs	r2, #0
 800c95c:	701a      	strb	r2, [r3, #0]
 800c95e:	693b      	ldr	r3, [r7, #16]
 800c960:	3313      	adds	r3, #19
 800c962:	2200      	movs	r2, #0
 800c964:	701a      	strb	r2, [r3, #0]
				fp->flag &= ~FA__WRITTEN;
 800c966:	687b      	ldr	r3, [r7, #4]
 800c968:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c96c:	3306      	adds	r3, #6
 800c96e:	781b      	ldrb	r3, [r3, #0]
 800c970:	f023 0320 	bic.w	r3, r3, #32
 800c974:	b2da      	uxtb	r2, r3
 800c976:	687b      	ldr	r3, [r7, #4]
 800c978:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c97c:	3306      	adds	r3, #6
 800c97e:	701a      	strb	r2, [r3, #0]
				fp->fs->wflag = 1;
 800c980:	687b      	ldr	r3, [r7, #4]
 800c982:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c986:	681b      	ldr	r3, [r3, #0]
 800c988:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c98c:	3304      	adds	r3, #4
 800c98e:	2201      	movs	r2, #1
 800c990:	701a      	strb	r2, [r3, #0]
				res = sync_fs(fp->fs);
 800c992:	687b      	ldr	r3, [r7, #4]
 800c994:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c998:	681b      	ldr	r3, [r3, #0]
 800c99a:	4618      	mov	r0, r3
 800c99c:	f7fc fd5c 	bl	8009458 <sync_fs>
 800c9a0:	4603      	mov	r3, r0
 800c9a2:	75fb      	strb	r3, [r7, #23]
			}
		}
	}

	LEAVE_FF(fp->fs, res);
 800c9a4:	7dfb      	ldrb	r3, [r7, #23]
}
 800c9a6:	4618      	mov	r0, r3
 800c9a8:	3718      	adds	r7, #24
 800c9aa:	46bd      	mov	sp, r7
 800c9ac:	bd80      	pop	{r7, pc}

0800c9ae <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL *fp		/* Pointer to the file object to be closed */
)
{
 800c9ae:	b580      	push	{r7, lr}
 800c9b0:	b084      	sub	sp, #16
 800c9b2:	af00      	add	r7, sp, #0
 800c9b4:	6078      	str	r0, [r7, #4]
	FRESULT res;


#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 800c9b6:	6878      	ldr	r0, [r7, #4]
 800c9b8:	f7ff ff1b 	bl	800c7f2 <f_sync>
 800c9bc:	4603      	mov	r3, r0
 800c9be:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 800c9c0:	7bfb      	ldrb	r3, [r7, #15]
 800c9c2:	2b00      	cmp	r3, #0
 800c9c4:	d119      	bne.n	800c9fa <f_close+0x4c>
#endif
	{
		res = validate(fp);				/* Lock volume */
 800c9c6:	6878      	ldr	r0, [r7, #4]
 800c9c8:	f7fe fec8 	bl	800b75c <validate>
 800c9cc:	4603      	mov	r3, r0
 800c9ce:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800c9d0:	7bfb      	ldrb	r3, [r7, #15]
 800c9d2:	2b00      	cmp	r3, #0
 800c9d4:	d111      	bne.n	800c9fa <f_close+0x4c>
#if _FS_REENTRANT
			FATFS *fs = fp->fs;
#endif
#if _FS_LOCK
			res = dec_lock(fp->lockid);	/* Decrement file open counter */
 800c9d6:	687b      	ldr	r3, [r7, #4]
 800c9d8:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 800c9dc:	3308      	adds	r3, #8
 800c9de:	681b      	ldr	r3, [r3, #0]
 800c9e0:	4618      	mov	r0, r3
 800c9e2:	f7fc fc3d 	bl	8009260 <dec_lock>
 800c9e6:	4603      	mov	r3, r0
 800c9e8:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 800c9ea:	7bfb      	ldrb	r3, [r7, #15]
 800c9ec:	2b00      	cmp	r3, #0
 800c9ee:	d104      	bne.n	800c9fa <f_close+0x4c>
#endif
				fp->fs = 0;				/* Invalidate file object */
 800c9f0:	687b      	ldr	r3, [r7, #4]
 800c9f2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c9f6:	2200      	movs	r2, #0
 800c9f8:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 800c9fa:	7bfb      	ldrb	r3, [r7, #15]
}
 800c9fc:	4618      	mov	r0, r3
 800c9fe:	3710      	adds	r7, #16
 800ca00:	46bd      	mov	sp, r7
 800ca02:	bd80      	pop	{r7, pc}

0800ca04 <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	DWORD ofs		/* File pointer from top of file */
)
{
 800ca04:	b580      	push	{r7, lr}
 800ca06:	b090      	sub	sp, #64	; 0x40
 800ca08:	af00      	add	r7, sp, #0
 800ca0a:	6078      	str	r0, [r7, #4]
 800ca0c:	6039      	str	r1, [r7, #0]
#if _USE_FASTSEEK
	DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;
#endif


	res = validate(fp);					/* Check validity of the object */
 800ca0e:	6878      	ldr	r0, [r7, #4]
 800ca10:	f7fe fea4 	bl	800b75c <validate>
 800ca14:	4603      	mov	r3, r0
 800ca16:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	if (res != FR_OK) LEAVE_FF(fp->fs, res);
 800ca1a:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800ca1e:	2b00      	cmp	r3, #0
 800ca20:	d002      	beq.n	800ca28 <f_lseek+0x24>
 800ca22:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800ca26:	e31d      	b.n	800d064 <f_lseek+0x660>
	if (fp->err)						/* Check error */
 800ca28:	687b      	ldr	r3, [r7, #4]
 800ca2a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ca2e:	3307      	adds	r3, #7
 800ca30:	781b      	ldrb	r3, [r3, #0]
 800ca32:	2b00      	cmp	r3, #0
 800ca34:	d005      	beq.n	800ca42 <f_lseek+0x3e>
		LEAVE_FF(fp->fs, (FRESULT)fp->err);
 800ca36:	687b      	ldr	r3, [r7, #4]
 800ca38:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ca3c:	3307      	adds	r3, #7
 800ca3e:	781b      	ldrb	r3, [r3, #0]
 800ca40:	e310      	b.n	800d064 <f_lseek+0x660>

#if _USE_FASTSEEK
	if (fp->cltbl) {	/* Fast seek */
 800ca42:	687b      	ldr	r3, [r7, #4]
 800ca44:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 800ca48:	3304      	adds	r3, #4
 800ca4a:	681b      	ldr	r3, [r3, #0]
 800ca4c:	2b00      	cmp	r3, #0
 800ca4e:	f000 813c 	beq.w	800ccca <f_lseek+0x2c6>
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 800ca52:	683b      	ldr	r3, [r7, #0]
 800ca54:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ca58:	d172      	bne.n	800cb40 <f_lseek+0x13c>
			tbl = fp->cltbl;
 800ca5a:	687b      	ldr	r3, [r7, #4]
 800ca5c:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 800ca60:	3304      	adds	r3, #4
 800ca62:	681b      	ldr	r3, [r3, #0]
 800ca64:	627b      	str	r3, [r7, #36]	; 0x24
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 800ca66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ca68:	1d1a      	adds	r2, r3, #4
 800ca6a:	627a      	str	r2, [r7, #36]	; 0x24
 800ca6c:	681b      	ldr	r3, [r3, #0]
 800ca6e:	617b      	str	r3, [r7, #20]
 800ca70:	2302      	movs	r3, #2
 800ca72:	62bb      	str	r3, [r7, #40]	; 0x28
			cl = fp->sclust;			/* Top of the chain */
 800ca74:	687b      	ldr	r3, [r7, #4]
 800ca76:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ca7a:	3310      	adds	r3, #16
 800ca7c:	681b      	ldr	r3, [r3, #0]
 800ca7e:	633b      	str	r3, [r7, #48]	; 0x30
			if (cl) {
 800ca80:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ca82:	2b00      	cmp	r3, #0
 800ca84:	d049      	beq.n	800cb1a <f_lseek+0x116>
				do {
					/* Get a fragment */
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 800ca86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ca88:	613b      	str	r3, [r7, #16]
 800ca8a:	2300      	movs	r3, #0
 800ca8c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800ca8e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ca90:	3302      	adds	r3, #2
 800ca92:	62bb      	str	r3, [r7, #40]	; 0x28
					do {
						pcl = cl; ncl++;
 800ca94:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ca96:	60fb      	str	r3, [r7, #12]
 800ca98:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ca9a:	3301      	adds	r3, #1
 800ca9c:	62fb      	str	r3, [r7, #44]	; 0x2c
						cl = get_fat(fp->fs, cl);
 800ca9e:	687b      	ldr	r3, [r7, #4]
 800caa0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800caa4:	681b      	ldr	r3, [r3, #0]
 800caa6:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800caa8:	4618      	mov	r0, r3
 800caaa:	f7fc fdcc 	bl	8009646 <get_fat>
 800caae:	6338      	str	r0, [r7, #48]	; 0x30
						if (cl <= 1) ABORT(fp->fs, FR_INT_ERR);
 800cab0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cab2:	2b01      	cmp	r3, #1
 800cab4:	d807      	bhi.n	800cac6 <f_lseek+0xc2>
 800cab6:	687b      	ldr	r3, [r7, #4]
 800cab8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800cabc:	3307      	adds	r3, #7
 800cabe:	2202      	movs	r2, #2
 800cac0:	701a      	strb	r2, [r3, #0]
 800cac2:	2302      	movs	r3, #2
 800cac4:	e2ce      	b.n	800d064 <f_lseek+0x660>
						if (cl == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
 800cac6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cac8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cacc:	d107      	bne.n	800cade <f_lseek+0xda>
 800cace:	687b      	ldr	r3, [r7, #4]
 800cad0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800cad4:	3307      	adds	r3, #7
 800cad6:	2201      	movs	r2, #1
 800cad8:	701a      	strb	r2, [r3, #0]
 800cada:	2301      	movs	r3, #1
 800cadc:	e2c2      	b.n	800d064 <f_lseek+0x660>
					} while (cl == pcl + 1);
 800cade:	68fb      	ldr	r3, [r7, #12]
 800cae0:	3301      	adds	r3, #1
 800cae2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800cae4:	429a      	cmp	r2, r3
 800cae6:	d0d5      	beq.n	800ca94 <f_lseek+0x90>
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 800cae8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800caea:	697b      	ldr	r3, [r7, #20]
 800caec:	429a      	cmp	r2, r3
 800caee:	d809      	bhi.n	800cb04 <f_lseek+0x100>
						*tbl++ = ncl; *tbl++ = tcl;
 800caf0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800caf2:	1d1a      	adds	r2, r3, #4
 800caf4:	627a      	str	r2, [r7, #36]	; 0x24
 800caf6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800caf8:	601a      	str	r2, [r3, #0]
 800cafa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cafc:	1d1a      	adds	r2, r3, #4
 800cafe:	627a      	str	r2, [r7, #36]	; 0x24
 800cb00:	693a      	ldr	r2, [r7, #16]
 800cb02:	601a      	str	r2, [r3, #0]
					}
				} while (cl < fp->fs->n_fatent);	/* Repeat until end of chain */
 800cb04:	687b      	ldr	r3, [r7, #4]
 800cb06:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800cb0a:	681b      	ldr	r3, [r3, #0]
 800cb0c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800cb10:	3314      	adds	r3, #20
 800cb12:	681b      	ldr	r3, [r3, #0]
 800cb14:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800cb16:	429a      	cmp	r2, r3
 800cb18:	d3b5      	bcc.n	800ca86 <f_lseek+0x82>
			}
			*fp->cltbl = ulen;	/* Number of items used */
 800cb1a:	687b      	ldr	r3, [r7, #4]
 800cb1c:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 800cb20:	3304      	adds	r3, #4
 800cb22:	681b      	ldr	r3, [r3, #0]
 800cb24:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800cb26:	601a      	str	r2, [r3, #0]
			if (ulen <= tlen)
 800cb28:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800cb2a:	697b      	ldr	r3, [r7, #20]
 800cb2c:	429a      	cmp	r2, r3
 800cb2e:	d803      	bhi.n	800cb38 <f_lseek+0x134>
				*tbl = 0;		/* Terminate table */
 800cb30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cb32:	2200      	movs	r2, #0
 800cb34:	601a      	str	r2, [r3, #0]
 800cb36:	e293      	b.n	800d060 <f_lseek+0x65c>
			else
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 800cb38:	2311      	movs	r3, #17
 800cb3a:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 800cb3e:	e28f      	b.n	800d060 <f_lseek+0x65c>

		} else {						/* Fast seek */
			if (ofs > fp->fsize)		/* Clip offset at the file size */
 800cb40:	687b      	ldr	r3, [r7, #4]
 800cb42:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800cb46:	330c      	adds	r3, #12
 800cb48:	681b      	ldr	r3, [r3, #0]
 800cb4a:	683a      	ldr	r2, [r7, #0]
 800cb4c:	429a      	cmp	r2, r3
 800cb4e:	d905      	bls.n	800cb5c <f_lseek+0x158>
				ofs = fp->fsize;
 800cb50:	687b      	ldr	r3, [r7, #4]
 800cb52:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800cb56:	330c      	adds	r3, #12
 800cb58:	681b      	ldr	r3, [r3, #0]
 800cb5a:	603b      	str	r3, [r7, #0]
			fp->fptr = ofs;				/* Set file pointer */
 800cb5c:	687b      	ldr	r3, [r7, #4]
 800cb5e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800cb62:	3308      	adds	r3, #8
 800cb64:	683a      	ldr	r2, [r7, #0]
 800cb66:	601a      	str	r2, [r3, #0]
			if (ofs) {
 800cb68:	683b      	ldr	r3, [r7, #0]
 800cb6a:	2b00      	cmp	r3, #0
 800cb6c:	f000 8278 	beq.w	800d060 <f_lseek+0x65c>
				fp->clust = clmt_clust(fp, ofs - 1);
 800cb70:	683b      	ldr	r3, [r7, #0]
 800cb72:	3b01      	subs	r3, #1
 800cb74:	4619      	mov	r1, r3
 800cb76:	6878      	ldr	r0, [r7, #4]
 800cb78:	f7fd f8e3 	bl	8009d42 <clmt_clust>
 800cb7c:	4602      	mov	r2, r0
 800cb7e:	687b      	ldr	r3, [r7, #4]
 800cb80:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800cb84:	3314      	adds	r3, #20
 800cb86:	601a      	str	r2, [r3, #0]
				dsc = clust2sect(fp->fs, fp->clust);
 800cb88:	687b      	ldr	r3, [r7, #4]
 800cb8a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800cb8e:	681a      	ldr	r2, [r3, #0]
 800cb90:	687b      	ldr	r3, [r7, #4]
 800cb92:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800cb96:	3314      	adds	r3, #20
 800cb98:	681b      	ldr	r3, [r3, #0]
 800cb9a:	4619      	mov	r1, r3
 800cb9c:	4610      	mov	r0, r2
 800cb9e:	f7fc fd2a 	bl	80095f6 <clust2sect>
 800cba2:	61b8      	str	r0, [r7, #24]
				if (!dsc) ABORT(fp->fs, FR_INT_ERR);
 800cba4:	69bb      	ldr	r3, [r7, #24]
 800cba6:	2b00      	cmp	r3, #0
 800cba8:	d107      	bne.n	800cbba <f_lseek+0x1b6>
 800cbaa:	687b      	ldr	r3, [r7, #4]
 800cbac:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800cbb0:	3307      	adds	r3, #7
 800cbb2:	2202      	movs	r2, #2
 800cbb4:	701a      	strb	r2, [r3, #0]
 800cbb6:	2302      	movs	r3, #2
 800cbb8:	e254      	b.n	800d064 <f_lseek+0x660>
				dsc += (ofs - 1) / SS(fp->fs) & (fp->fs->csize - 1);
 800cbba:	683b      	ldr	r3, [r7, #0]
 800cbbc:	1e5a      	subs	r2, r3, #1
 800cbbe:	687b      	ldr	r3, [r7, #4]
 800cbc0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800cbc4:	681b      	ldr	r3, [r3, #0]
 800cbc6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800cbca:	330a      	adds	r3, #10
 800cbcc:	881b      	ldrh	r3, [r3, #0]
 800cbce:	fbb2 f2f3 	udiv	r2, r2, r3
 800cbd2:	687b      	ldr	r3, [r7, #4]
 800cbd4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800cbd8:	681b      	ldr	r3, [r3, #0]
 800cbda:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800cbde:	3302      	adds	r3, #2
 800cbe0:	781b      	ldrb	r3, [r3, #0]
 800cbe2:	3b01      	subs	r3, #1
 800cbe4:	4013      	ands	r3, r2
 800cbe6:	69ba      	ldr	r2, [r7, #24]
 800cbe8:	4413      	add	r3, r2
 800cbea:	61bb      	str	r3, [r7, #24]
				if (fp->fptr % SS(fp->fs) && dsc != fp->dsect) {	/* Refill sector cache if needed */
 800cbec:	687b      	ldr	r3, [r7, #4]
 800cbee:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800cbf2:	3308      	adds	r3, #8
 800cbf4:	681a      	ldr	r2, [r3, #0]
 800cbf6:	687b      	ldr	r3, [r7, #4]
 800cbf8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800cbfc:	681b      	ldr	r3, [r3, #0]
 800cbfe:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800cc02:	330a      	adds	r3, #10
 800cc04:	881b      	ldrh	r3, [r3, #0]
 800cc06:	fbb2 f1f3 	udiv	r1, r2, r3
 800cc0a:	fb03 f301 	mul.w	r3, r3, r1
 800cc0e:	1ad3      	subs	r3, r2, r3
 800cc10:	2b00      	cmp	r3, #0
 800cc12:	f000 8225 	beq.w	800d060 <f_lseek+0x65c>
 800cc16:	687b      	ldr	r3, [r7, #4]
 800cc18:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800cc1c:	3318      	adds	r3, #24
 800cc1e:	681b      	ldr	r3, [r3, #0]
 800cc20:	69ba      	ldr	r2, [r7, #24]
 800cc22:	429a      	cmp	r2, r3
 800cc24:	f000 821c 	beq.w	800d060 <f_lseek+0x65c>
#if !_FS_TINY
#if !_FS_READONLY
					if (fp->flag & FA__DIRTY) {		/* Write-back dirty sector cache */
 800cc28:	687b      	ldr	r3, [r7, #4]
 800cc2a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800cc2e:	3306      	adds	r3, #6
 800cc30:	781b      	ldrb	r3, [r3, #0]
 800cc32:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800cc36:	2b00      	cmp	r3, #0
 800cc38:	d028      	beq.n	800cc8c <f_lseek+0x288>
						if (disk_write(fp->fs->drv, fp->buf.d8, fp->dsect, 1) != RES_OK)
 800cc3a:	687b      	ldr	r3, [r7, #4]
 800cc3c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800cc40:	681b      	ldr	r3, [r3, #0]
 800cc42:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800cc46:	3301      	adds	r3, #1
 800cc48:	7818      	ldrb	r0, [r3, #0]
 800cc4a:	6879      	ldr	r1, [r7, #4]
 800cc4c:	687b      	ldr	r3, [r7, #4]
 800cc4e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800cc52:	3318      	adds	r3, #24
 800cc54:	681a      	ldr	r2, [r3, #0]
 800cc56:	2301      	movs	r3, #1
 800cc58:	f7fc f8f0 	bl	8008e3c <disk_write>
 800cc5c:	4603      	mov	r3, r0
 800cc5e:	2b00      	cmp	r3, #0
 800cc60:	d007      	beq.n	800cc72 <f_lseek+0x26e>
							ABORT(fp->fs, FR_DISK_ERR);
 800cc62:	687b      	ldr	r3, [r7, #4]
 800cc64:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800cc68:	3307      	adds	r3, #7
 800cc6a:	2201      	movs	r2, #1
 800cc6c:	701a      	strb	r2, [r3, #0]
 800cc6e:	2301      	movs	r3, #1
 800cc70:	e1f8      	b.n	800d064 <f_lseek+0x660>
						fp->flag &= ~FA__DIRTY;
 800cc72:	687b      	ldr	r3, [r7, #4]
 800cc74:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800cc78:	3306      	adds	r3, #6
 800cc7a:	781b      	ldrb	r3, [r3, #0]
 800cc7c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800cc80:	b2da      	uxtb	r2, r3
 800cc82:	687b      	ldr	r3, [r7, #4]
 800cc84:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800cc88:	3306      	adds	r3, #6
 800cc8a:	701a      	strb	r2, [r3, #0]
					}
#endif
					if (disk_read(fp->fs->drv, fp->buf.d8, dsc, 1) != RES_OK)	/* Load current sector */
 800cc8c:	687b      	ldr	r3, [r7, #4]
 800cc8e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800cc92:	681b      	ldr	r3, [r3, #0]
 800cc94:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800cc98:	3301      	adds	r3, #1
 800cc9a:	7818      	ldrb	r0, [r3, #0]
 800cc9c:	6879      	ldr	r1, [r7, #4]
 800cc9e:	2301      	movs	r3, #1
 800cca0:	69ba      	ldr	r2, [r7, #24]
 800cca2:	f7fc f8ab 	bl	8008dfc <disk_read>
 800cca6:	4603      	mov	r3, r0
 800cca8:	2b00      	cmp	r3, #0
 800ccaa:	d007      	beq.n	800ccbc <f_lseek+0x2b8>
						ABORT(fp->fs, FR_DISK_ERR);
 800ccac:	687b      	ldr	r3, [r7, #4]
 800ccae:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ccb2:	3307      	adds	r3, #7
 800ccb4:	2201      	movs	r2, #1
 800ccb6:	701a      	strb	r2, [r3, #0]
 800ccb8:	2301      	movs	r3, #1
 800ccba:	e1d3      	b.n	800d064 <f_lseek+0x660>
#endif
					fp->dsect = dsc;
 800ccbc:	687b      	ldr	r3, [r7, #4]
 800ccbe:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ccc2:	3318      	adds	r3, #24
 800ccc4:	69ba      	ldr	r2, [r7, #24]
 800ccc6:	601a      	str	r2, [r3, #0]
 800ccc8:	e1ca      	b.n	800d060 <f_lseek+0x65c>
	} else
#endif

	/* Normal Seek */
	{
		if (ofs > fp->fsize					/* In read-only mode, clip offset with the file size */
 800ccca:	687b      	ldr	r3, [r7, #4]
 800cccc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ccd0:	330c      	adds	r3, #12
 800ccd2:	681b      	ldr	r3, [r3, #0]
 800ccd4:	683a      	ldr	r2, [r7, #0]
 800ccd6:	429a      	cmp	r2, r3
 800ccd8:	d90e      	bls.n	800ccf8 <f_lseek+0x2f4>
#if !_FS_READONLY
			 && !(fp->flag & FA_WRITE)
 800ccda:	687b      	ldr	r3, [r7, #4]
 800ccdc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800cce0:	3306      	adds	r3, #6
 800cce2:	781b      	ldrb	r3, [r3, #0]
 800cce4:	f003 0302 	and.w	r3, r3, #2
 800cce8:	2b00      	cmp	r3, #0
 800ccea:	d105      	bne.n	800ccf8 <f_lseek+0x2f4>
#endif
			) ofs = fp->fsize;
 800ccec:	687b      	ldr	r3, [r7, #4]
 800ccee:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ccf2:	330c      	adds	r3, #12
 800ccf4:	681b      	ldr	r3, [r3, #0]
 800ccf6:	603b      	str	r3, [r7, #0]

		ifptr = fp->fptr;
 800ccf8:	687b      	ldr	r3, [r7, #4]
 800ccfa:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ccfe:	3308      	adds	r3, #8
 800cd00:	681b      	ldr	r3, [r3, #0]
 800cd02:	623b      	str	r3, [r7, #32]
		fp->fptr = nsect = 0;
 800cd04:	2300      	movs	r3, #0
 800cd06:	637b      	str	r3, [r7, #52]	; 0x34
 800cd08:	687b      	ldr	r3, [r7, #4]
 800cd0a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800cd0e:	3308      	adds	r3, #8
 800cd10:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800cd12:	601a      	str	r2, [r3, #0]
		if (ofs) {
 800cd14:	683b      	ldr	r3, [r7, #0]
 800cd16:	2b00      	cmp	r3, #0
 800cd18:	f000 8113 	beq.w	800cf42 <f_lseek+0x53e>
			bcs = (DWORD)fp->fs->csize * SS(fp->fs);	/* Cluster size (byte) */
 800cd1c:	687b      	ldr	r3, [r7, #4]
 800cd1e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800cd22:	681b      	ldr	r3, [r3, #0]
 800cd24:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800cd28:	3302      	adds	r3, #2
 800cd2a:	781b      	ldrb	r3, [r3, #0]
 800cd2c:	461a      	mov	r2, r3
 800cd2e:	687b      	ldr	r3, [r7, #4]
 800cd30:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800cd34:	681b      	ldr	r3, [r3, #0]
 800cd36:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800cd3a:	330a      	adds	r3, #10
 800cd3c:	881b      	ldrh	r3, [r3, #0]
 800cd3e:	fb03 f302 	mul.w	r3, r3, r2
 800cd42:	61fb      	str	r3, [r7, #28]
			if (ifptr > 0 &&
 800cd44:	6a3b      	ldr	r3, [r7, #32]
 800cd46:	2b00      	cmp	r3, #0
 800cd48:	d024      	beq.n	800cd94 <f_lseek+0x390>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 800cd4a:	683b      	ldr	r3, [r7, #0]
 800cd4c:	1e5a      	subs	r2, r3, #1
 800cd4e:	69fb      	ldr	r3, [r7, #28]
 800cd50:	fbb2 f2f3 	udiv	r2, r2, r3
 800cd54:	6a3b      	ldr	r3, [r7, #32]
 800cd56:	1e59      	subs	r1, r3, #1
 800cd58:	69fb      	ldr	r3, [r7, #28]
 800cd5a:	fbb1 f3f3 	udiv	r3, r1, r3
			if (ifptr > 0 &&
 800cd5e:	429a      	cmp	r2, r3
 800cd60:	d318      	bcc.n	800cd94 <f_lseek+0x390>
				fp->fptr = (ifptr - 1) & ~(bcs - 1);	/* start from the current cluster */
 800cd62:	6a3b      	ldr	r3, [r7, #32]
 800cd64:	1e5a      	subs	r2, r3, #1
 800cd66:	69fb      	ldr	r3, [r7, #28]
 800cd68:	425b      	negs	r3, r3
 800cd6a:	401a      	ands	r2, r3
 800cd6c:	687b      	ldr	r3, [r7, #4]
 800cd6e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800cd72:	3308      	adds	r3, #8
 800cd74:	601a      	str	r2, [r3, #0]
				ofs -= fp->fptr;
 800cd76:	687b      	ldr	r3, [r7, #4]
 800cd78:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800cd7c:	3308      	adds	r3, #8
 800cd7e:	681b      	ldr	r3, [r3, #0]
 800cd80:	683a      	ldr	r2, [r7, #0]
 800cd82:	1ad3      	subs	r3, r2, r3
 800cd84:	603b      	str	r3, [r7, #0]
				clst = fp->clust;
 800cd86:	687b      	ldr	r3, [r7, #4]
 800cd88:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800cd8c:	3314      	adds	r3, #20
 800cd8e:	681b      	ldr	r3, [r3, #0]
 800cd90:	63bb      	str	r3, [r7, #56]	; 0x38
 800cd92:	e034      	b.n	800cdfe <f_lseek+0x3fa>
			} else {									/* When seek to back cluster, */
				clst = fp->sclust;						/* start from the first cluster */
 800cd94:	687b      	ldr	r3, [r7, #4]
 800cd96:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800cd9a:	3310      	adds	r3, #16
 800cd9c:	681b      	ldr	r3, [r3, #0]
 800cd9e:	63bb      	str	r3, [r7, #56]	; 0x38
#if !_FS_READONLY
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 800cda0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cda2:	2b00      	cmp	r3, #0
 800cda4:	d125      	bne.n	800cdf2 <f_lseek+0x3ee>
					clst = create_chain(fp->fs, 0);
 800cda6:	687b      	ldr	r3, [r7, #4]
 800cda8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800cdac:	681b      	ldr	r3, [r3, #0]
 800cdae:	2100      	movs	r1, #0
 800cdb0:	4618      	mov	r0, r3
 800cdb2:	f7fc ff15 	bl	8009be0 <create_chain>
 800cdb6:	63b8      	str	r0, [r7, #56]	; 0x38
					if (clst == 1) ABORT(fp->fs, FR_INT_ERR);
 800cdb8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cdba:	2b01      	cmp	r3, #1
 800cdbc:	d107      	bne.n	800cdce <f_lseek+0x3ca>
 800cdbe:	687b      	ldr	r3, [r7, #4]
 800cdc0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800cdc4:	3307      	adds	r3, #7
 800cdc6:	2202      	movs	r2, #2
 800cdc8:	701a      	strb	r2, [r3, #0]
 800cdca:	2302      	movs	r3, #2
 800cdcc:	e14a      	b.n	800d064 <f_lseek+0x660>
					if (clst == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
 800cdce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cdd0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cdd4:	d107      	bne.n	800cde6 <f_lseek+0x3e2>
 800cdd6:	687b      	ldr	r3, [r7, #4]
 800cdd8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800cddc:	3307      	adds	r3, #7
 800cdde:	2201      	movs	r2, #1
 800cde0:	701a      	strb	r2, [r3, #0]
 800cde2:	2301      	movs	r3, #1
 800cde4:	e13e      	b.n	800d064 <f_lseek+0x660>
					fp->sclust = clst;
 800cde6:	687b      	ldr	r3, [r7, #4]
 800cde8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800cdec:	3310      	adds	r3, #16
 800cdee:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800cdf0:	601a      	str	r2, [r3, #0]
				}
#endif
				fp->clust = clst;
 800cdf2:	687b      	ldr	r3, [r7, #4]
 800cdf4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800cdf8:	3314      	adds	r3, #20
 800cdfa:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800cdfc:	601a      	str	r2, [r3, #0]
			}
			if (clst != 0) {
 800cdfe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ce00:	2b00      	cmp	r3, #0
 800ce02:	f000 809e 	beq.w	800cf42 <f_lseek+0x53e>
				while (ofs > bcs) {						/* Cluster following loop */
 800ce06:	e058      	b.n	800ceba <f_lseek+0x4b6>
#if !_FS_READONLY
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 800ce08:	687b      	ldr	r3, [r7, #4]
 800ce0a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ce0e:	3306      	adds	r3, #6
 800ce10:	781b      	ldrb	r3, [r3, #0]
 800ce12:	f003 0302 	and.w	r3, r3, #2
 800ce16:	2b00      	cmp	r3, #0
 800ce18:	d00e      	beq.n	800ce38 <f_lseek+0x434>
						clst = create_chain(fp->fs, clst);	/* Force stretch if in write mode */
 800ce1a:	687b      	ldr	r3, [r7, #4]
 800ce1c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ce20:	681b      	ldr	r3, [r3, #0]
 800ce22:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800ce24:	4618      	mov	r0, r3
 800ce26:	f7fc fedb 	bl	8009be0 <create_chain>
 800ce2a:	63b8      	str	r0, [r7, #56]	; 0x38
						if (clst == 0) {				/* When disk gets full, clip file size */
 800ce2c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ce2e:	2b00      	cmp	r3, #0
 800ce30:	d10b      	bne.n	800ce4a <f_lseek+0x446>
							ofs = bcs; break;
 800ce32:	69fb      	ldr	r3, [r7, #28]
 800ce34:	603b      	str	r3, [r7, #0]
 800ce36:	e044      	b.n	800cec2 <f_lseek+0x4be>
						}
					} else
#endif
						clst = get_fat(fp->fs, clst);	/* Follow cluster chain if not in write mode */
 800ce38:	687b      	ldr	r3, [r7, #4]
 800ce3a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ce3e:	681b      	ldr	r3, [r3, #0]
 800ce40:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800ce42:	4618      	mov	r0, r3
 800ce44:	f7fc fbff 	bl	8009646 <get_fat>
 800ce48:	63b8      	str	r0, [r7, #56]	; 0x38
					if (clst == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
 800ce4a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ce4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ce50:	d107      	bne.n	800ce62 <f_lseek+0x45e>
 800ce52:	687b      	ldr	r3, [r7, #4]
 800ce54:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ce58:	3307      	adds	r3, #7
 800ce5a:	2201      	movs	r2, #1
 800ce5c:	701a      	strb	r2, [r3, #0]
 800ce5e:	2301      	movs	r3, #1
 800ce60:	e100      	b.n	800d064 <f_lseek+0x660>
					if (clst <= 1 || clst >= fp->fs->n_fatent) ABORT(fp->fs, FR_INT_ERR);
 800ce62:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ce64:	2b01      	cmp	r3, #1
 800ce66:	d90a      	bls.n	800ce7e <f_lseek+0x47a>
 800ce68:	687b      	ldr	r3, [r7, #4]
 800ce6a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ce6e:	681b      	ldr	r3, [r3, #0]
 800ce70:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ce74:	3314      	adds	r3, #20
 800ce76:	681b      	ldr	r3, [r3, #0]
 800ce78:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800ce7a:	429a      	cmp	r2, r3
 800ce7c:	d307      	bcc.n	800ce8e <f_lseek+0x48a>
 800ce7e:	687b      	ldr	r3, [r7, #4]
 800ce80:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ce84:	3307      	adds	r3, #7
 800ce86:	2202      	movs	r2, #2
 800ce88:	701a      	strb	r2, [r3, #0]
 800ce8a:	2302      	movs	r3, #2
 800ce8c:	e0ea      	b.n	800d064 <f_lseek+0x660>
					fp->clust = clst;
 800ce8e:	687b      	ldr	r3, [r7, #4]
 800ce90:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ce94:	3314      	adds	r3, #20
 800ce96:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800ce98:	601a      	str	r2, [r3, #0]
					fp->fptr += bcs;
 800ce9a:	687b      	ldr	r3, [r7, #4]
 800ce9c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800cea0:	3308      	adds	r3, #8
 800cea2:	681a      	ldr	r2, [r3, #0]
 800cea4:	69fb      	ldr	r3, [r7, #28]
 800cea6:	441a      	add	r2, r3
 800cea8:	687b      	ldr	r3, [r7, #4]
 800ceaa:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ceae:	3308      	adds	r3, #8
 800ceb0:	601a      	str	r2, [r3, #0]
					ofs -= bcs;
 800ceb2:	683a      	ldr	r2, [r7, #0]
 800ceb4:	69fb      	ldr	r3, [r7, #28]
 800ceb6:	1ad3      	subs	r3, r2, r3
 800ceb8:	603b      	str	r3, [r7, #0]
				while (ofs > bcs) {						/* Cluster following loop */
 800ceba:	683a      	ldr	r2, [r7, #0]
 800cebc:	69fb      	ldr	r3, [r7, #28]
 800cebe:	429a      	cmp	r2, r3
 800cec0:	d8a2      	bhi.n	800ce08 <f_lseek+0x404>
				}
				fp->fptr += ofs;
 800cec2:	687b      	ldr	r3, [r7, #4]
 800cec4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800cec8:	3308      	adds	r3, #8
 800ceca:	681a      	ldr	r2, [r3, #0]
 800cecc:	683b      	ldr	r3, [r7, #0]
 800cece:	441a      	add	r2, r3
 800ced0:	687b      	ldr	r3, [r7, #4]
 800ced2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ced6:	3308      	adds	r3, #8
 800ced8:	601a      	str	r2, [r3, #0]
				if (ofs % SS(fp->fs)) {
 800ceda:	687b      	ldr	r3, [r7, #4]
 800cedc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800cee0:	681b      	ldr	r3, [r3, #0]
 800cee2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800cee6:	330a      	adds	r3, #10
 800cee8:	881b      	ldrh	r3, [r3, #0]
 800ceea:	461a      	mov	r2, r3
 800ceec:	683b      	ldr	r3, [r7, #0]
 800ceee:	fbb3 f1f2 	udiv	r1, r3, r2
 800cef2:	fb02 f201 	mul.w	r2, r2, r1
 800cef6:	1a9b      	subs	r3, r3, r2
 800cef8:	2b00      	cmp	r3, #0
 800cefa:	d022      	beq.n	800cf42 <f_lseek+0x53e>
					nsect = clust2sect(fp->fs, clst);	/* Current sector */
 800cefc:	687b      	ldr	r3, [r7, #4]
 800cefe:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800cf02:	681b      	ldr	r3, [r3, #0]
 800cf04:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800cf06:	4618      	mov	r0, r3
 800cf08:	f7fc fb75 	bl	80095f6 <clust2sect>
 800cf0c:	6378      	str	r0, [r7, #52]	; 0x34
					if (!nsect) ABORT(fp->fs, FR_INT_ERR);
 800cf0e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800cf10:	2b00      	cmp	r3, #0
 800cf12:	d107      	bne.n	800cf24 <f_lseek+0x520>
 800cf14:	687b      	ldr	r3, [r7, #4]
 800cf16:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800cf1a:	3307      	adds	r3, #7
 800cf1c:	2202      	movs	r2, #2
 800cf1e:	701a      	strb	r2, [r3, #0]
 800cf20:	2302      	movs	r3, #2
 800cf22:	e09f      	b.n	800d064 <f_lseek+0x660>
					nsect += ofs / SS(fp->fs);
 800cf24:	687b      	ldr	r3, [r7, #4]
 800cf26:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800cf2a:	681b      	ldr	r3, [r3, #0]
 800cf2c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800cf30:	330a      	adds	r3, #10
 800cf32:	881b      	ldrh	r3, [r3, #0]
 800cf34:	461a      	mov	r2, r3
 800cf36:	683b      	ldr	r3, [r7, #0]
 800cf38:	fbb3 f3f2 	udiv	r3, r3, r2
 800cf3c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800cf3e:	4413      	add	r3, r2
 800cf40:	637b      	str	r3, [r7, #52]	; 0x34
				}
			}
		}
		if (fp->fptr % SS(fp->fs) && nsect != fp->dsect) {	/* Fill sector cache if needed */
 800cf42:	687b      	ldr	r3, [r7, #4]
 800cf44:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800cf48:	3308      	adds	r3, #8
 800cf4a:	681a      	ldr	r2, [r3, #0]
 800cf4c:	687b      	ldr	r3, [r7, #4]
 800cf4e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800cf52:	681b      	ldr	r3, [r3, #0]
 800cf54:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800cf58:	330a      	adds	r3, #10
 800cf5a:	881b      	ldrh	r3, [r3, #0]
 800cf5c:	fbb2 f1f3 	udiv	r1, r2, r3
 800cf60:	fb03 f301 	mul.w	r3, r3, r1
 800cf64:	1ad3      	subs	r3, r2, r3
 800cf66:	2b00      	cmp	r3, #0
 800cf68:	d057      	beq.n	800d01a <f_lseek+0x616>
 800cf6a:	687b      	ldr	r3, [r7, #4]
 800cf6c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800cf70:	3318      	adds	r3, #24
 800cf72:	681b      	ldr	r3, [r3, #0]
 800cf74:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800cf76:	429a      	cmp	r2, r3
 800cf78:	d04f      	beq.n	800d01a <f_lseek+0x616>
#if !_FS_TINY
#if !_FS_READONLY
			if (fp->flag & FA__DIRTY) {			/* Write-back dirty sector cache */
 800cf7a:	687b      	ldr	r3, [r7, #4]
 800cf7c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800cf80:	3306      	adds	r3, #6
 800cf82:	781b      	ldrb	r3, [r3, #0]
 800cf84:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800cf88:	2b00      	cmp	r3, #0
 800cf8a:	d028      	beq.n	800cfde <f_lseek+0x5da>
				if (disk_write(fp->fs->drv, fp->buf.d8, fp->dsect, 1) != RES_OK)
 800cf8c:	687b      	ldr	r3, [r7, #4]
 800cf8e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800cf92:	681b      	ldr	r3, [r3, #0]
 800cf94:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800cf98:	3301      	adds	r3, #1
 800cf9a:	7818      	ldrb	r0, [r3, #0]
 800cf9c:	6879      	ldr	r1, [r7, #4]
 800cf9e:	687b      	ldr	r3, [r7, #4]
 800cfa0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800cfa4:	3318      	adds	r3, #24
 800cfa6:	681a      	ldr	r2, [r3, #0]
 800cfa8:	2301      	movs	r3, #1
 800cfaa:	f7fb ff47 	bl	8008e3c <disk_write>
 800cfae:	4603      	mov	r3, r0
 800cfb0:	2b00      	cmp	r3, #0
 800cfb2:	d007      	beq.n	800cfc4 <f_lseek+0x5c0>
					ABORT(fp->fs, FR_DISK_ERR);
 800cfb4:	687b      	ldr	r3, [r7, #4]
 800cfb6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800cfba:	3307      	adds	r3, #7
 800cfbc:	2201      	movs	r2, #1
 800cfbe:	701a      	strb	r2, [r3, #0]
 800cfc0:	2301      	movs	r3, #1
 800cfc2:	e04f      	b.n	800d064 <f_lseek+0x660>
				fp->flag &= ~FA__DIRTY;
 800cfc4:	687b      	ldr	r3, [r7, #4]
 800cfc6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800cfca:	3306      	adds	r3, #6
 800cfcc:	781b      	ldrb	r3, [r3, #0]
 800cfce:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800cfd2:	b2da      	uxtb	r2, r3
 800cfd4:	687b      	ldr	r3, [r7, #4]
 800cfd6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800cfda:	3306      	adds	r3, #6
 800cfdc:	701a      	strb	r2, [r3, #0]
			}
#endif
			if (disk_read(fp->fs->drv, fp->buf.d8, nsect, 1) != RES_OK)	/* Fill sector cache */
 800cfde:	687b      	ldr	r3, [r7, #4]
 800cfe0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800cfe4:	681b      	ldr	r3, [r3, #0]
 800cfe6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800cfea:	3301      	adds	r3, #1
 800cfec:	7818      	ldrb	r0, [r3, #0]
 800cfee:	6879      	ldr	r1, [r7, #4]
 800cff0:	2301      	movs	r3, #1
 800cff2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800cff4:	f7fb ff02 	bl	8008dfc <disk_read>
 800cff8:	4603      	mov	r3, r0
 800cffa:	2b00      	cmp	r3, #0
 800cffc:	d007      	beq.n	800d00e <f_lseek+0x60a>
				ABORT(fp->fs, FR_DISK_ERR);
 800cffe:	687b      	ldr	r3, [r7, #4]
 800d000:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d004:	3307      	adds	r3, #7
 800d006:	2201      	movs	r2, #1
 800d008:	701a      	strb	r2, [r3, #0]
 800d00a:	2301      	movs	r3, #1
 800d00c:	e02a      	b.n	800d064 <f_lseek+0x660>
#endif
			fp->dsect = nsect;
 800d00e:	687b      	ldr	r3, [r7, #4]
 800d010:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d014:	3318      	adds	r3, #24
 800d016:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800d018:	601a      	str	r2, [r3, #0]
		}
#if !_FS_READONLY
		if (fp->fptr > fp->fsize) {			/* Set file change flag if the file size is extended */
 800d01a:	687b      	ldr	r3, [r7, #4]
 800d01c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d020:	3308      	adds	r3, #8
 800d022:	681a      	ldr	r2, [r3, #0]
 800d024:	687b      	ldr	r3, [r7, #4]
 800d026:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d02a:	330c      	adds	r3, #12
 800d02c:	681b      	ldr	r3, [r3, #0]
 800d02e:	429a      	cmp	r2, r3
 800d030:	d916      	bls.n	800d060 <f_lseek+0x65c>
			fp->fsize = fp->fptr;
 800d032:	687b      	ldr	r3, [r7, #4]
 800d034:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d038:	3308      	adds	r3, #8
 800d03a:	681a      	ldr	r2, [r3, #0]
 800d03c:	687b      	ldr	r3, [r7, #4]
 800d03e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d042:	330c      	adds	r3, #12
 800d044:	601a      	str	r2, [r3, #0]
			fp->flag |= FA__WRITTEN;
 800d046:	687b      	ldr	r3, [r7, #4]
 800d048:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d04c:	3306      	adds	r3, #6
 800d04e:	781b      	ldrb	r3, [r3, #0]
 800d050:	f043 0320 	orr.w	r3, r3, #32
 800d054:	b2da      	uxtb	r2, r3
 800d056:	687b      	ldr	r3, [r7, #4]
 800d058:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d05c:	3306      	adds	r3, #6
 800d05e:	701a      	strb	r2, [r3, #0]
		}
#endif
	}

	LEAVE_FF(fp->fs, res);
 800d060:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
}
 800d064:	4618      	mov	r0, r3
 800d066:	3740      	adds	r7, #64	; 0x40
 800d068:	46bd      	mov	sp, r7
 800d06a:	bd80      	pop	{r7, pc}

0800d06c <f_getfree>:
FRESULT f_getfree (
	const TCHAR* path,	/* Path name of the logical drive number */
	DWORD* nclst,		/* Pointer to a variable to return number of free clusters */
	FATFS** fatfs		/* Pointer to return pointer to corresponding file system object */
)
{
 800d06c:	b580      	push	{r7, lr}
 800d06e:	b08e      	sub	sp, #56	; 0x38
 800d070:	af00      	add	r7, sp, #0
 800d072:	60f8      	str	r0, [r7, #12]
 800d074:	60b9      	str	r1, [r7, #8]
 800d076:	607a      	str	r2, [r7, #4]
	UINT i;
	BYTE fat, *p;


	/* Get logical drive number */
	res = find_volume(fatfs, &path, 0);
 800d078:	f107 030c 	add.w	r3, r7, #12
 800d07c:	2200      	movs	r2, #0
 800d07e:	4619      	mov	r1, r3
 800d080:	6878      	ldr	r0, [r7, #4]
 800d082:	f7fe f80f 	bl	800b0a4 <find_volume>
 800d086:	4603      	mov	r3, r0
 800d088:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	fs = *fatfs;
 800d08c:	687b      	ldr	r3, [r7, #4]
 800d08e:	681b      	ldr	r3, [r3, #0]
 800d090:	61fb      	str	r3, [r7, #28]
	if (res == FR_OK) {
 800d092:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800d096:	2b00      	cmp	r3, #0
 800d098:	f040 80c4 	bne.w	800d224 <f_getfree+0x1b8>
		/* If free_clust is valid, return it without full cluster scan */
		if (fs->free_clust <= fs->n_fatent - 2) {
 800d09c:	69fb      	ldr	r3, [r7, #28]
 800d09e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d0a2:	3310      	adds	r3, #16
 800d0a4:	681a      	ldr	r2, [r3, #0]
 800d0a6:	69fb      	ldr	r3, [r7, #28]
 800d0a8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d0ac:	3314      	adds	r3, #20
 800d0ae:	681b      	ldr	r3, [r3, #0]
 800d0b0:	3b02      	subs	r3, #2
 800d0b2:	429a      	cmp	r2, r3
 800d0b4:	d807      	bhi.n	800d0c6 <f_getfree+0x5a>
			*nclst = fs->free_clust;
 800d0b6:	69fb      	ldr	r3, [r7, #28]
 800d0b8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d0bc:	3310      	adds	r3, #16
 800d0be:	681a      	ldr	r2, [r3, #0]
 800d0c0:	68bb      	ldr	r3, [r7, #8]
 800d0c2:	601a      	str	r2, [r3, #0]
 800d0c4:	e0ae      	b.n	800d224 <f_getfree+0x1b8>
		} else {
			/* Get number of free clusters */
			fat = fs->fs_type;
 800d0c6:	69fb      	ldr	r3, [r7, #28]
 800d0c8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d0cc:	781b      	ldrb	r3, [r3, #0]
 800d0ce:	76fb      	strb	r3, [r7, #27]
			n = 0;
 800d0d0:	2300      	movs	r3, #0
 800d0d2:	633b      	str	r3, [r7, #48]	; 0x30
			if (fat == FS_FAT12) {
 800d0d4:	7efb      	ldrb	r3, [r7, #27]
 800d0d6:	2b01      	cmp	r3, #1
 800d0d8:	d127      	bne.n	800d12a <f_getfree+0xbe>
				clst = 2;
 800d0da:	2302      	movs	r3, #2
 800d0dc:	62fb      	str	r3, [r7, #44]	; 0x2c
				do {
					stat = get_fat(fs, clst);
 800d0de:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800d0e0:	69f8      	ldr	r0, [r7, #28]
 800d0e2:	f7fc fab0 	bl	8009646 <get_fat>
 800d0e6:	6178      	str	r0, [r7, #20]
					if (stat == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }
 800d0e8:	697b      	ldr	r3, [r7, #20]
 800d0ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d0ee:	d103      	bne.n	800d0f8 <f_getfree+0x8c>
 800d0f0:	2301      	movs	r3, #1
 800d0f2:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 800d0f6:	e07f      	b.n	800d1f8 <f_getfree+0x18c>
					if (stat == 1) { res = FR_INT_ERR; break; }
 800d0f8:	697b      	ldr	r3, [r7, #20]
 800d0fa:	2b01      	cmp	r3, #1
 800d0fc:	d103      	bne.n	800d106 <f_getfree+0x9a>
 800d0fe:	2302      	movs	r3, #2
 800d100:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 800d104:	e078      	b.n	800d1f8 <f_getfree+0x18c>
					if (stat == 0) n++;
 800d106:	697b      	ldr	r3, [r7, #20]
 800d108:	2b00      	cmp	r3, #0
 800d10a:	d102      	bne.n	800d112 <f_getfree+0xa6>
 800d10c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d10e:	3301      	adds	r3, #1
 800d110:	633b      	str	r3, [r7, #48]	; 0x30
				} while (++clst < fs->n_fatent);
 800d112:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d114:	3301      	adds	r3, #1
 800d116:	62fb      	str	r3, [r7, #44]	; 0x2c
 800d118:	69fb      	ldr	r3, [r7, #28]
 800d11a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d11e:	3314      	adds	r3, #20
 800d120:	681b      	ldr	r3, [r3, #0]
 800d122:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800d124:	429a      	cmp	r2, r3
 800d126:	d3da      	bcc.n	800d0de <f_getfree+0x72>
 800d128:	e066      	b.n	800d1f8 <f_getfree+0x18c>
			} else {
				clst = fs->n_fatent;
 800d12a:	69fb      	ldr	r3, [r7, #28]
 800d12c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d130:	3314      	adds	r3, #20
 800d132:	681b      	ldr	r3, [r3, #0]
 800d134:	62fb      	str	r3, [r7, #44]	; 0x2c
				sect = fs->fatbase;
 800d136:	69fb      	ldr	r3, [r7, #28]
 800d138:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 800d13c:	681b      	ldr	r3, [r3, #0]
 800d13e:	62bb      	str	r3, [r7, #40]	; 0x28
				i = 0; p = 0;
 800d140:	2300      	movs	r3, #0
 800d142:	627b      	str	r3, [r7, #36]	; 0x24
 800d144:	2300      	movs	r3, #0
 800d146:	623b      	str	r3, [r7, #32]
				do {
					if (!i) {
 800d148:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d14a:	2b00      	cmp	r3, #0
 800d14c:	d115      	bne.n	800d17a <f_getfree+0x10e>
						res = move_window(fs, sect++);
 800d14e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d150:	1c5a      	adds	r2, r3, #1
 800d152:	62ba      	str	r2, [r7, #40]	; 0x28
 800d154:	4619      	mov	r1, r3
 800d156:	69f8      	ldr	r0, [r7, #28]
 800d158:	f7fc f94a 	bl	80093f0 <move_window>
 800d15c:	4603      	mov	r3, r0
 800d15e:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
						if (res != FR_OK) break;
 800d162:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800d166:	2b00      	cmp	r3, #0
 800d168:	d145      	bne.n	800d1f6 <f_getfree+0x18a>
						p = fs->win.d8;
 800d16a:	69fb      	ldr	r3, [r7, #28]
 800d16c:	623b      	str	r3, [r7, #32]
						i = SS(fs);
 800d16e:	69fb      	ldr	r3, [r7, #28]
 800d170:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d174:	330a      	adds	r3, #10
 800d176:	881b      	ldrh	r3, [r3, #0]
 800d178:	627b      	str	r3, [r7, #36]	; 0x24
					}
					if (fat == FS_FAT16) {
 800d17a:	7efb      	ldrb	r3, [r7, #27]
 800d17c:	2b02      	cmp	r3, #2
 800d17e:	d115      	bne.n	800d1ac <f_getfree+0x140>
						if (LD_WORD(p) == 0) n++;
 800d180:	6a3b      	ldr	r3, [r7, #32]
 800d182:	3301      	adds	r3, #1
 800d184:	781b      	ldrb	r3, [r3, #0]
 800d186:	021b      	lsls	r3, r3, #8
 800d188:	b21a      	sxth	r2, r3
 800d18a:	6a3b      	ldr	r3, [r7, #32]
 800d18c:	781b      	ldrb	r3, [r3, #0]
 800d18e:	b21b      	sxth	r3, r3
 800d190:	4313      	orrs	r3, r2
 800d192:	b21b      	sxth	r3, r3
 800d194:	2b00      	cmp	r3, #0
 800d196:	d102      	bne.n	800d19e <f_getfree+0x132>
 800d198:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d19a:	3301      	adds	r3, #1
 800d19c:	633b      	str	r3, [r7, #48]	; 0x30
						p += 2; i -= 2;
 800d19e:	6a3b      	ldr	r3, [r7, #32]
 800d1a0:	3302      	adds	r3, #2
 800d1a2:	623b      	str	r3, [r7, #32]
 800d1a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d1a6:	3b02      	subs	r3, #2
 800d1a8:	627b      	str	r3, [r7, #36]	; 0x24
 800d1aa:	e01d      	b.n	800d1e8 <f_getfree+0x17c>
					} else {
						if ((LD_DWORD(p) & 0x0FFFFFFF) == 0) n++;
 800d1ac:	6a3b      	ldr	r3, [r7, #32]
 800d1ae:	3303      	adds	r3, #3
 800d1b0:	781b      	ldrb	r3, [r3, #0]
 800d1b2:	061a      	lsls	r2, r3, #24
 800d1b4:	6a3b      	ldr	r3, [r7, #32]
 800d1b6:	3302      	adds	r3, #2
 800d1b8:	781b      	ldrb	r3, [r3, #0]
 800d1ba:	041b      	lsls	r3, r3, #16
 800d1bc:	4313      	orrs	r3, r2
 800d1be:	6a3a      	ldr	r2, [r7, #32]
 800d1c0:	3201      	adds	r2, #1
 800d1c2:	7812      	ldrb	r2, [r2, #0]
 800d1c4:	0212      	lsls	r2, r2, #8
 800d1c6:	4313      	orrs	r3, r2
 800d1c8:	6a3a      	ldr	r2, [r7, #32]
 800d1ca:	7812      	ldrb	r2, [r2, #0]
 800d1cc:	4313      	orrs	r3, r2
 800d1ce:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800d1d2:	2b00      	cmp	r3, #0
 800d1d4:	d102      	bne.n	800d1dc <f_getfree+0x170>
 800d1d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d1d8:	3301      	adds	r3, #1
 800d1da:	633b      	str	r3, [r7, #48]	; 0x30
						p += 4; i -= 4;
 800d1dc:	6a3b      	ldr	r3, [r7, #32]
 800d1de:	3304      	adds	r3, #4
 800d1e0:	623b      	str	r3, [r7, #32]
 800d1e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d1e4:	3b04      	subs	r3, #4
 800d1e6:	627b      	str	r3, [r7, #36]	; 0x24
					}
				} while (--clst);
 800d1e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d1ea:	3b01      	subs	r3, #1
 800d1ec:	62fb      	str	r3, [r7, #44]	; 0x2c
 800d1ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d1f0:	2b00      	cmp	r3, #0
 800d1f2:	d1a9      	bne.n	800d148 <f_getfree+0xdc>
 800d1f4:	e000      	b.n	800d1f8 <f_getfree+0x18c>
						if (res != FR_OK) break;
 800d1f6:	bf00      	nop
			}
			fs->free_clust = n;
 800d1f8:	69fb      	ldr	r3, [r7, #28]
 800d1fa:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d1fe:	3310      	adds	r3, #16
 800d200:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800d202:	601a      	str	r2, [r3, #0]
			fs->fsi_flag |= 1;
 800d204:	69fb      	ldr	r3, [r7, #28]
 800d206:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d20a:	3305      	adds	r3, #5
 800d20c:	781b      	ldrb	r3, [r3, #0]
 800d20e:	f043 0301 	orr.w	r3, r3, #1
 800d212:	b2da      	uxtb	r2, r3
 800d214:	69fb      	ldr	r3, [r7, #28]
 800d216:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d21a:	3305      	adds	r3, #5
 800d21c:	701a      	strb	r2, [r3, #0]
			*nclst = n;
 800d21e:	68bb      	ldr	r3, [r7, #8]
 800d220:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800d222:	601a      	str	r2, [r3, #0]
		}
	}
	LEAVE_FF(fs, res);
 800d224:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
}
 800d228:	4618      	mov	r0, r3
 800d22a:	3738      	adds	r7, #56	; 0x38
 800d22c:	46bd      	mov	sp, r7
 800d22e:	bd80      	pop	{r7, pc}

0800d230 <f_gets>:
TCHAR* f_gets (
	TCHAR* buff,	/* Pointer to the string buffer to read */
	int len,		/* Size of string buffer (characters) */
	FIL* fp			/* Pointer to the file object */
)
{
 800d230:	b580      	push	{r7, lr}
 800d232:	b088      	sub	sp, #32
 800d234:	af00      	add	r7, sp, #0
 800d236:	60f8      	str	r0, [r7, #12]
 800d238:	60b9      	str	r1, [r7, #8]
 800d23a:	607a      	str	r2, [r7, #4]
	int n = 0;
 800d23c:	2300      	movs	r3, #0
 800d23e:	61fb      	str	r3, [r7, #28]
	TCHAR c, *p = buff;
 800d240:	68fb      	ldr	r3, [r7, #12]
 800d242:	61bb      	str	r3, [r7, #24]
	BYTE s[2];
	UINT rc;


	while (n < len - 1) {	/* Read characters until buffer gets filled */
 800d244:	e01b      	b.n	800d27e <f_gets+0x4e>
		}
		c = ff_convert(c, 1);	/* OEM -> Unicode */
		if (!c) c = '?';
#endif
#else						/* Read a character without conversion */
		f_read(fp, s, 1, &rc);
 800d246:	f107 0310 	add.w	r3, r7, #16
 800d24a:	f107 0114 	add.w	r1, r7, #20
 800d24e:	2201      	movs	r2, #1
 800d250:	6878      	ldr	r0, [r7, #4]
 800d252:	f7fe fe45 	bl	800bee0 <f_read>
		if (rc != 1) break;
 800d256:	693b      	ldr	r3, [r7, #16]
 800d258:	2b01      	cmp	r3, #1
 800d25a:	d116      	bne.n	800d28a <f_gets+0x5a>
		c = s[0];
 800d25c:	7d3b      	ldrb	r3, [r7, #20]
 800d25e:	75fb      	strb	r3, [r7, #23]
#endif
		if (_USE_STRFUNC == 2 && c == '\r') continue;	/* Strip '\r' */
 800d260:	7dfb      	ldrb	r3, [r7, #23]
 800d262:	2b0d      	cmp	r3, #13
 800d264:	d100      	bne.n	800d268 <f_gets+0x38>
 800d266:	e00a      	b.n	800d27e <f_gets+0x4e>
		*p++ = c;
 800d268:	69bb      	ldr	r3, [r7, #24]
 800d26a:	1c5a      	adds	r2, r3, #1
 800d26c:	61ba      	str	r2, [r7, #24]
 800d26e:	7dfa      	ldrb	r2, [r7, #23]
 800d270:	701a      	strb	r2, [r3, #0]
		n++;
 800d272:	69fb      	ldr	r3, [r7, #28]
 800d274:	3301      	adds	r3, #1
 800d276:	61fb      	str	r3, [r7, #28]
		if (c == '\n') break;		/* Break on EOL */
 800d278:	7dfb      	ldrb	r3, [r7, #23]
 800d27a:	2b0a      	cmp	r3, #10
 800d27c:	d007      	beq.n	800d28e <f_gets+0x5e>
	while (n < len - 1) {	/* Read characters until buffer gets filled */
 800d27e:	68bb      	ldr	r3, [r7, #8]
 800d280:	3b01      	subs	r3, #1
 800d282:	69fa      	ldr	r2, [r7, #28]
 800d284:	429a      	cmp	r2, r3
 800d286:	dbde      	blt.n	800d246 <f_gets+0x16>
 800d288:	e002      	b.n	800d290 <f_gets+0x60>
		if (rc != 1) break;
 800d28a:	bf00      	nop
 800d28c:	e000      	b.n	800d290 <f_gets+0x60>
		if (c == '\n') break;		/* Break on EOL */
 800d28e:	bf00      	nop
	}
	*p = 0;
 800d290:	69bb      	ldr	r3, [r7, #24]
 800d292:	2200      	movs	r2, #0
 800d294:	701a      	strb	r2, [r3, #0]
	return n ? buff : 0;			/* When no data read (eof or error), return with error. */
 800d296:	69fb      	ldr	r3, [r7, #28]
 800d298:	2b00      	cmp	r3, #0
 800d29a:	d001      	beq.n	800d2a0 <f_gets+0x70>
 800d29c:	68fb      	ldr	r3, [r7, #12]
 800d29e:	e000      	b.n	800d2a2 <f_gets+0x72>
 800d2a0:	2300      	movs	r3, #0
}
 800d2a2:	4618      	mov	r0, r3
 800d2a4:	3720      	adds	r7, #32
 800d2a6:	46bd      	mov	sp, r7
 800d2a8:	bd80      	pop	{r7, pc}

0800d2aa <putc_bfd>:
static
void putc_bfd (
	putbuff* pb,
	TCHAR c
)
{
 800d2aa:	b580      	push	{r7, lr}
 800d2ac:	b084      	sub	sp, #16
 800d2ae:	af00      	add	r7, sp, #0
 800d2b0:	6078      	str	r0, [r7, #4]
 800d2b2:	460b      	mov	r3, r1
 800d2b4:	70fb      	strb	r3, [r7, #3]
	UINT bw;
	int i;


	if (_USE_STRFUNC == 2 && c == '\n')	 /* LF -> CRLF conversion */
 800d2b6:	78fb      	ldrb	r3, [r7, #3]
 800d2b8:	2b0a      	cmp	r3, #10
 800d2ba:	d103      	bne.n	800d2c4 <putc_bfd+0x1a>
		putc_bfd(pb, '\r');
 800d2bc:	210d      	movs	r1, #13
 800d2be:	6878      	ldr	r0, [r7, #4]
 800d2c0:	f7ff fff3 	bl	800d2aa <putc_bfd>

	i = pb->idx;	/* Buffer write index (-1:error) */
 800d2c4:	687b      	ldr	r3, [r7, #4]
 800d2c6:	685b      	ldr	r3, [r3, #4]
 800d2c8:	60fb      	str	r3, [r7, #12]
	if (i < 0) return;
 800d2ca:	68fb      	ldr	r3, [r7, #12]
 800d2cc:	2b00      	cmp	r3, #0
 800d2ce:	db25      	blt.n	800d31c <putc_bfd+0x72>
	if (c >= 0x100)
		pb->buf[i++] = (BYTE)(c >> 8);
	pb->buf[i++] = (BYTE)c;
#endif
#else							/* Write a character without conversion */
	pb->buf[i++] = (BYTE)c;
 800d2d0:	68fb      	ldr	r3, [r7, #12]
 800d2d2:	1c5a      	adds	r2, r3, #1
 800d2d4:	60fa      	str	r2, [r7, #12]
 800d2d6:	687a      	ldr	r2, [r7, #4]
 800d2d8:	4413      	add	r3, r2
 800d2da:	78fa      	ldrb	r2, [r7, #3]
 800d2dc:	731a      	strb	r2, [r3, #12]
#endif

	if (i >= (int)(sizeof pb->buf) - 3) {	/* Write buffered characters to the file */
 800d2de:	68fb      	ldr	r3, [r7, #12]
 800d2e0:	2b3c      	cmp	r3, #60	; 0x3c
 800d2e2:	dd12      	ble.n	800d30a <putc_bfd+0x60>
		f_write(pb->fp, pb->buf, (UINT)i, &bw);
 800d2e4:	687b      	ldr	r3, [r7, #4]
 800d2e6:	6818      	ldr	r0, [r3, #0]
 800d2e8:	687b      	ldr	r3, [r7, #4]
 800d2ea:	f103 010c 	add.w	r1, r3, #12
 800d2ee:	68fa      	ldr	r2, [r7, #12]
 800d2f0:	f107 0308 	add.w	r3, r7, #8
 800d2f4:	f7ff f80a 	bl	800c30c <f_write>
		i = (bw == (UINT)i) ? 0 : -1;
 800d2f8:	68ba      	ldr	r2, [r7, #8]
 800d2fa:	68fb      	ldr	r3, [r7, #12]
 800d2fc:	429a      	cmp	r2, r3
 800d2fe:	d101      	bne.n	800d304 <putc_bfd+0x5a>
 800d300:	2300      	movs	r3, #0
 800d302:	e001      	b.n	800d308 <putc_bfd+0x5e>
 800d304:	f04f 33ff 	mov.w	r3, #4294967295
 800d308:	60fb      	str	r3, [r7, #12]
	}
	pb->idx = i;
 800d30a:	687b      	ldr	r3, [r7, #4]
 800d30c:	68fa      	ldr	r2, [r7, #12]
 800d30e:	605a      	str	r2, [r3, #4]
	pb->nchr++;
 800d310:	687b      	ldr	r3, [r7, #4]
 800d312:	689b      	ldr	r3, [r3, #8]
 800d314:	1c5a      	adds	r2, r3, #1
 800d316:	687b      	ldr	r3, [r7, #4]
 800d318:	609a      	str	r2, [r3, #8]
 800d31a:	e000      	b.n	800d31e <putc_bfd+0x74>
	if (i < 0) return;
 800d31c:	bf00      	nop
}
 800d31e:	3710      	adds	r7, #16
 800d320:	46bd      	mov	sp, r7
 800d322:	bd80      	pop	{r7, pc}

0800d324 <f_puts>:

int f_puts (
	const TCHAR* str,	/* Pointer to the string to be output */
	FIL* fp				/* Pointer to the file object */
)
{
 800d324:	b590      	push	{r4, r7, lr}
 800d326:	b097      	sub	sp, #92	; 0x5c
 800d328:	af00      	add	r7, sp, #0
 800d32a:	6078      	str	r0, [r7, #4]
 800d32c:	6039      	str	r1, [r7, #0]
	putbuff pb;
	UINT nw;


	pb.fp = fp;				/* Initialize output buffer */
 800d32e:	683b      	ldr	r3, [r7, #0]
 800d330:	60fb      	str	r3, [r7, #12]
	pb.nchr = pb.idx = 0;
 800d332:	2300      	movs	r3, #0
 800d334:	613b      	str	r3, [r7, #16]
 800d336:	693b      	ldr	r3, [r7, #16]
 800d338:	617b      	str	r3, [r7, #20]

	while (*str)			/* Put the string */
 800d33a:	e009      	b.n	800d350 <f_puts+0x2c>
		putc_bfd(&pb, *str++);
 800d33c:	687b      	ldr	r3, [r7, #4]
 800d33e:	1c5a      	adds	r2, r3, #1
 800d340:	607a      	str	r2, [r7, #4]
 800d342:	781a      	ldrb	r2, [r3, #0]
 800d344:	f107 030c 	add.w	r3, r7, #12
 800d348:	4611      	mov	r1, r2
 800d34a:	4618      	mov	r0, r3
 800d34c:	f7ff ffad 	bl	800d2aa <putc_bfd>
	while (*str)			/* Put the string */
 800d350:	687b      	ldr	r3, [r7, #4]
 800d352:	781b      	ldrb	r3, [r3, #0]
 800d354:	2b00      	cmp	r3, #0
 800d356:	d1f1      	bne.n	800d33c <f_puts+0x18>

	if (   pb.idx >= 0		/* Flush buffered characters to the file */
 800d358:	693b      	ldr	r3, [r7, #16]
 800d35a:	2b00      	cmp	r3, #0
 800d35c:	db15      	blt.n	800d38a <f_puts+0x66>
		&& f_write(pb.fp, pb.buf, (UINT)pb.idx, &nw) == FR_OK
 800d35e:	68f8      	ldr	r0, [r7, #12]
 800d360:	693b      	ldr	r3, [r7, #16]
 800d362:	461c      	mov	r4, r3
 800d364:	f107 0208 	add.w	r2, r7, #8
 800d368:	f107 030c 	add.w	r3, r7, #12
 800d36c:	f103 010c 	add.w	r1, r3, #12
 800d370:	4613      	mov	r3, r2
 800d372:	4622      	mov	r2, r4
 800d374:	f7fe ffca 	bl	800c30c <f_write>
 800d378:	4603      	mov	r3, r0
 800d37a:	2b00      	cmp	r3, #0
 800d37c:	d105      	bne.n	800d38a <f_puts+0x66>
		&& (UINT)pb.idx == nw) return pb.nchr;
 800d37e:	693b      	ldr	r3, [r7, #16]
 800d380:	68ba      	ldr	r2, [r7, #8]
 800d382:	4293      	cmp	r3, r2
 800d384:	d101      	bne.n	800d38a <f_puts+0x66>
 800d386:	697b      	ldr	r3, [r7, #20]
 800d388:	e001      	b.n	800d38e <f_puts+0x6a>
	return EOF;
 800d38a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800d38e:	4618      	mov	r0, r3
 800d390:	375c      	adds	r7, #92	; 0x5c
 800d392:	46bd      	mov	sp, r7
 800d394:	bd90      	pop	{r4, r7, pc}
	...

0800d398 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the paramter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800d398:	b480      	push	{r7}
 800d39a:	b087      	sub	sp, #28
 800d39c:	af00      	add	r7, sp, #0
 800d39e:	60f8      	str	r0, [r7, #12]
 800d3a0:	60b9      	str	r1, [r7, #8]
 800d3a2:	4613      	mov	r3, r2
 800d3a4:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800d3a6:	2301      	movs	r3, #1
 800d3a8:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800d3aa:	2300      	movs	r3, #0
 800d3ac:	75bb      	strb	r3, [r7, #22]
  
  if(disk.nbr <= _VOLUMES)
 800d3ae:	4b1f      	ldr	r3, [pc, #124]	; (800d42c <FATFS_LinkDriverEx+0x94>)
 800d3b0:	7a5b      	ldrb	r3, [r3, #9]
 800d3b2:	b2db      	uxtb	r3, r3
 800d3b4:	2b01      	cmp	r3, #1
 800d3b6:	d831      	bhi.n	800d41c <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800d3b8:	4b1c      	ldr	r3, [pc, #112]	; (800d42c <FATFS_LinkDriverEx+0x94>)
 800d3ba:	7a5b      	ldrb	r3, [r3, #9]
 800d3bc:	b2db      	uxtb	r3, r3
 800d3be:	461a      	mov	r2, r3
 800d3c0:	4b1a      	ldr	r3, [pc, #104]	; (800d42c <FATFS_LinkDriverEx+0x94>)
 800d3c2:	2100      	movs	r1, #0
 800d3c4:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;  
 800d3c6:	4b19      	ldr	r3, [pc, #100]	; (800d42c <FATFS_LinkDriverEx+0x94>)
 800d3c8:	7a5b      	ldrb	r3, [r3, #9]
 800d3ca:	b2db      	uxtb	r3, r3
 800d3cc:	4a17      	ldr	r2, [pc, #92]	; (800d42c <FATFS_LinkDriverEx+0x94>)
 800d3ce:	009b      	lsls	r3, r3, #2
 800d3d0:	4413      	add	r3, r2
 800d3d2:	68fa      	ldr	r2, [r7, #12]
 800d3d4:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;  
 800d3d6:	4b15      	ldr	r3, [pc, #84]	; (800d42c <FATFS_LinkDriverEx+0x94>)
 800d3d8:	7a5b      	ldrb	r3, [r3, #9]
 800d3da:	b2db      	uxtb	r3, r3
 800d3dc:	461a      	mov	r2, r3
 800d3de:	4b13      	ldr	r3, [pc, #76]	; (800d42c <FATFS_LinkDriverEx+0x94>)
 800d3e0:	4413      	add	r3, r2
 800d3e2:	79fa      	ldrb	r2, [r7, #7]
 800d3e4:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800d3e6:	4b11      	ldr	r3, [pc, #68]	; (800d42c <FATFS_LinkDriverEx+0x94>)
 800d3e8:	7a5b      	ldrb	r3, [r3, #9]
 800d3ea:	b2db      	uxtb	r3, r3
 800d3ec:	1c5a      	adds	r2, r3, #1
 800d3ee:	b2d1      	uxtb	r1, r2
 800d3f0:	4a0e      	ldr	r2, [pc, #56]	; (800d42c <FATFS_LinkDriverEx+0x94>)
 800d3f2:	7251      	strb	r1, [r2, #9]
 800d3f4:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800d3f6:	7dbb      	ldrb	r3, [r7, #22]
 800d3f8:	3330      	adds	r3, #48	; 0x30
 800d3fa:	b2da      	uxtb	r2, r3
 800d3fc:	68bb      	ldr	r3, [r7, #8]
 800d3fe:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800d400:	68bb      	ldr	r3, [r7, #8]
 800d402:	3301      	adds	r3, #1
 800d404:	223a      	movs	r2, #58	; 0x3a
 800d406:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800d408:	68bb      	ldr	r3, [r7, #8]
 800d40a:	3302      	adds	r3, #2
 800d40c:	222f      	movs	r2, #47	; 0x2f
 800d40e:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800d410:	68bb      	ldr	r3, [r7, #8]
 800d412:	3303      	adds	r3, #3
 800d414:	2200      	movs	r2, #0
 800d416:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800d418:	2300      	movs	r3, #0
 800d41a:	75fb      	strb	r3, [r7, #23]
  }
  
  return ret;
 800d41c:	7dfb      	ldrb	r3, [r7, #23]
}
 800d41e:	4618      	mov	r0, r3
 800d420:	371c      	adds	r7, #28
 800d422:	46bd      	mov	sp, r7
 800d424:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d428:	4770      	bx	lr
 800d42a:	bf00      	nop
 800d42c:	20000448 	.word	0x20000448

0800d430 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path 
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(Diskio_drvTypeDef *drv, char *path)
{
 800d430:	b580      	push	{r7, lr}
 800d432:	b082      	sub	sp, #8
 800d434:	af00      	add	r7, sp, #0
 800d436:	6078      	str	r0, [r7, #4]
 800d438:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800d43a:	2200      	movs	r2, #0
 800d43c:	6839      	ldr	r1, [r7, #0]
 800d43e:	6878      	ldr	r0, [r7, #4]
 800d440:	f7ff ffaa 	bl	800d398 <FATFS_LinkDriverEx>
 800d444:	4603      	mov	r3, r0
}
 800d446:	4618      	mov	r0, r3
 800d448:	3708      	adds	r7, #8
 800d44a:	46bd      	mov	sp, r7
 800d44c:	bd80      	pop	{r7, pc}
	...

0800d450 <ff_convert>:

WCHAR ff_convert (	/* Converted character, Returns zero on error */
	WCHAR	chr,	/* Character code to be converted */
	UINT	dir		/* 0: Unicode to OEMCP, 1: OEMCP to Unicode */
)
{
 800d450:	b480      	push	{r7}
 800d452:	b085      	sub	sp, #20
 800d454:	af00      	add	r7, sp, #0
 800d456:	4603      	mov	r3, r0
 800d458:	6039      	str	r1, [r7, #0]
 800d45a:	80fb      	strh	r3, [r7, #6]
	WCHAR c;


	if (chr < 0x80) {	/* ASCII */
 800d45c:	88fb      	ldrh	r3, [r7, #6]
 800d45e:	2b7f      	cmp	r3, #127	; 0x7f
 800d460:	d802      	bhi.n	800d468 <ff_convert+0x18>
		c = chr;
 800d462:	88fb      	ldrh	r3, [r7, #6]
 800d464:	81fb      	strh	r3, [r7, #14]
 800d466:	e025      	b.n	800d4b4 <ff_convert+0x64>

	} else {
		if (dir) {		/* OEMCP to Unicode */
 800d468:	683b      	ldr	r3, [r7, #0]
 800d46a:	2b00      	cmp	r3, #0
 800d46c:	d00b      	beq.n	800d486 <ff_convert+0x36>
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 800d46e:	88fb      	ldrh	r3, [r7, #6]
 800d470:	2bff      	cmp	r3, #255	; 0xff
 800d472:	d805      	bhi.n	800d480 <ff_convert+0x30>
 800d474:	88fb      	ldrh	r3, [r7, #6]
 800d476:	3b80      	subs	r3, #128	; 0x80
 800d478:	4a12      	ldr	r2, [pc, #72]	; (800d4c4 <ff_convert+0x74>)
 800d47a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d47e:	e000      	b.n	800d482 <ff_convert+0x32>
 800d480:	2300      	movs	r3, #0
 800d482:	81fb      	strh	r3, [r7, #14]
 800d484:	e016      	b.n	800d4b4 <ff_convert+0x64>

		} else {		/* Unicode to OEMCP */
			for (c = 0; c < 0x80; c++) {
 800d486:	2300      	movs	r3, #0
 800d488:	81fb      	strh	r3, [r7, #14]
 800d48a:	e009      	b.n	800d4a0 <ff_convert+0x50>
				if (chr == Tbl[c]) break;
 800d48c:	89fb      	ldrh	r3, [r7, #14]
 800d48e:	4a0d      	ldr	r2, [pc, #52]	; (800d4c4 <ff_convert+0x74>)
 800d490:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d494:	88fa      	ldrh	r2, [r7, #6]
 800d496:	429a      	cmp	r2, r3
 800d498:	d006      	beq.n	800d4a8 <ff_convert+0x58>
			for (c = 0; c < 0x80; c++) {
 800d49a:	89fb      	ldrh	r3, [r7, #14]
 800d49c:	3301      	adds	r3, #1
 800d49e:	81fb      	strh	r3, [r7, #14]
 800d4a0:	89fb      	ldrh	r3, [r7, #14]
 800d4a2:	2b7f      	cmp	r3, #127	; 0x7f
 800d4a4:	d9f2      	bls.n	800d48c <ff_convert+0x3c>
 800d4a6:	e000      	b.n	800d4aa <ff_convert+0x5a>
				if (chr == Tbl[c]) break;
 800d4a8:	bf00      	nop
			}
			c = (c + 0x80) & 0xFF;
 800d4aa:	89fb      	ldrh	r3, [r7, #14]
 800d4ac:	3380      	adds	r3, #128	; 0x80
 800d4ae:	b29b      	uxth	r3, r3
 800d4b0:	b2db      	uxtb	r3, r3
 800d4b2:	81fb      	strh	r3, [r7, #14]
		}
	}

	return c;
 800d4b4:	89fb      	ldrh	r3, [r7, #14]
}
 800d4b6:	4618      	mov	r0, r3
 800d4b8:	3714      	adds	r7, #20
 800d4ba:	46bd      	mov	sp, r7
 800d4bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4c0:	4770      	bx	lr
 800d4c2:	bf00      	nop
 800d4c4:	08010c54 	.word	0x08010c54

0800d4c8 <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Upper converted character */
	WCHAR chr		/* Input character */
)
{
 800d4c8:	b480      	push	{r7}
 800d4ca:	b085      	sub	sp, #20
 800d4cc:	af00      	add	r7, sp, #0
 800d4ce:	4603      	mov	r3, r0
 800d4d0:	80fb      	strh	r3, [r7, #6]
	static const WCHAR tbl_lower[] = { 0x61, 0x62, 0x63, 0x64, 0x65, 0x66, 0x67, 0x68, 0x69, 0x6A, 0x6B, 0x6C, 0x6D, 0x6E, 0x6F, 0x70, 0x71, 0x72, 0x73, 0x74, 0x75, 0x76, 0x77, 0x78, 0x79, 0x7A, 0xA1, 0x00A2, 0x00A3, 0x00A5, 0x00AC, 0x00AF, 0xE0, 0xE1, 0xE2, 0xE3, 0xE4, 0xE5, 0xE6, 0xE7, 0xE8, 0xE9, 0xEA, 0xEB, 0xEC, 0xED, 0xEE, 0xEF, 0xF0, 0xF1, 0xF2, 0xF3, 0xF4, 0xF5, 0xF6, 0xF8, 0xF9, 0xFA, 0xFB, 0xFC, 0xFD, 0xFE, 0x0FF, 0x101, 0x103, 0x105, 0x107, 0x109, 0x10B, 0x10D, 0x10F, 0x111, 0x113, 0x115, 0x117, 0x119, 0x11B, 0x11D, 0x11F, 0x121, 0x123, 0x125, 0x127, 0x129, 0x12B, 0x12D, 0x12F, 0x131, 0x133, 0x135, 0x137, 0x13A, 0x13C, 0x13E, 0x140, 0x142, 0x144, 0x146, 0x148, 0x14B, 0x14D, 0x14F, 0x151, 0x153, 0x155, 0x157, 0x159, 0x15B, 0x15D, 0x15F, 0x161, 0x163, 0x165, 0x167, 0x169, 0x16B, 0x16D, 0x16F, 0x171, 0x173, 0x175, 0x177, 0x17A, 0x17C, 0x17E, 0x192, 0x3B1, 0x3B2, 0x3B3, 0x3B4, 0x3B5, 0x3B6, 0x3B7, 0x3B8, 0x3B9, 0x3BA, 0x3BB, 0x3BC, 0x3BD, 0x3BE, 0x3BF, 0x3C0, 0x3C1, 0x3C3, 0x3C4, 0x3C5, 0x3C6, 0x3C7, 0x3C8, 0x3C9, 0x3CA, 0x430, 0x431, 0x432, 0x433, 0x434, 0x435, 0x436, 0x437, 0x438, 0x439, 0x43A, 0x43B, 0x43C, 0x43D, 0x43E, 0x43F, 0x440, 0x441, 0x442, 0x443, 0x444, 0x445, 0x446, 0x447, 0x448, 0x449, 0x44A, 0x44B, 0x44C, 0x44D, 0x44E, 0x44F, 0x451, 0x452, 0x453, 0x454, 0x455, 0x456, 0x457, 0x458, 0x459, 0x45A, 0x45B, 0x45C, 0x45E, 0x45F, 0x2170, 0x2171, 0x2172, 0x2173, 0x2174, 0x2175, 0x2176, 0x2177, 0x2178, 0x2179, 0x217A, 0x217B, 0x217C, 0x217D, 0x217E, 0x217F, 0xFF41, 0xFF42, 0xFF43, 0xFF44, 0xFF45, 0xFF46, 0xFF47, 0xFF48, 0xFF49, 0xFF4A, 0xFF4B, 0xFF4C, 0xFF4D, 0xFF4E, 0xFF4F, 0xFF50, 0xFF51, 0xFF52, 0xFF53, 0xFF54, 0xFF55, 0xFF56, 0xFF57, 0xFF58, 0xFF59, 0xFF5A, 0 };
	static const WCHAR tbl_upper[] = { 0x41, 0x42, 0x43, 0x44, 0x45, 0x46, 0x47, 0x48, 0x49, 0x4A, 0x4B, 0x4C, 0x4D, 0x4E, 0x4F, 0x50, 0x51, 0x52, 0x53, 0x54, 0x55, 0x56, 0x57, 0x58, 0x59, 0x5A, 0x21, 0xFFE0, 0xFFE1, 0xFFE5, 0xFFE2, 0xFFE3, 0xC0, 0xC1, 0xC2, 0xC3, 0xC4, 0xC5, 0xC6, 0xC7, 0xC8, 0xC9, 0xCA, 0xCB, 0xCC, 0xCD, 0xCE, 0xCF, 0xD0, 0xD1, 0xD2, 0xD3, 0xD4, 0xD5, 0xD6, 0xD8, 0xD9, 0xDA, 0xDB, 0xDC, 0xDD, 0xDE, 0x178, 0x100, 0x102, 0x104, 0x106, 0x108, 0x10A, 0x10C, 0x10E, 0x110, 0x112, 0x114, 0x116, 0x118, 0x11A, 0x11C, 0x11E, 0x120, 0x122, 0x124, 0x126, 0x128, 0x12A, 0x12C, 0x12E, 0x130, 0x132, 0x134, 0x136, 0x139, 0x13B, 0x13D, 0x13F, 0x141, 0x143, 0x145, 0x147, 0x14A, 0x14C, 0x14E, 0x150, 0x152, 0x154, 0x156, 0x158, 0x15A, 0x15C, 0x15E, 0x160, 0x162, 0x164, 0x166, 0x168, 0x16A, 0x16C, 0x16E, 0x170, 0x172, 0x174, 0x176, 0x179, 0x17B, 0x17D, 0x191, 0x391, 0x392, 0x393, 0x394, 0x395, 0x396, 0x397, 0x398, 0x399, 0x39A, 0x39B, 0x39C, 0x39D, 0x39E, 0x39F, 0x3A0, 0x3A1, 0x3A3, 0x3A4, 0x3A5, 0x3A6, 0x3A7, 0x3A8, 0x3A9, 0x3AA, 0x410, 0x411, 0x412, 0x413, 0x414, 0x415, 0x416, 0x417, 0x418, 0x419, 0x41A, 0x41B, 0x41C, 0x41D, 0x41E, 0x41F, 0x420, 0x421, 0x422, 0x423, 0x424, 0x425, 0x426, 0x427, 0x428, 0x429, 0x42A, 0x42B, 0x42C, 0x42D, 0x42E, 0x42F, 0x401, 0x402, 0x403, 0x404, 0x405, 0x406, 0x407, 0x408, 0x409, 0x40A, 0x40B, 0x40C, 0x40E, 0x40F, 0x2160, 0x2161, 0x2162, 0x2163, 0x2164, 0x2165, 0x2166, 0x2167, 0x2168, 0x2169, 0x216A, 0x216B, 0x216C, 0x216D, 0x216E, 0x216F, 0xFF21, 0xFF22, 0xFF23, 0xFF24, 0xFF25, 0xFF26, 0xFF27, 0xFF28, 0xFF29, 0xFF2A, 0xFF2B, 0xFF2C, 0xFF2D, 0xFF2E, 0xFF2F, 0xFF30, 0xFF31, 0xFF32, 0xFF33, 0xFF34, 0xFF35, 0xFF36, 0xFF37, 0xFF38, 0xFF39, 0xFF3A, 0 };
	int i;


	for (i = 0; tbl_lower[i] && chr != tbl_lower[i]; i++) ;
 800d4d2:	2300      	movs	r3, #0
 800d4d4:	60fb      	str	r3, [r7, #12]
 800d4d6:	e002      	b.n	800d4de <ff_wtoupper+0x16>
 800d4d8:	68fb      	ldr	r3, [r7, #12]
 800d4da:	3301      	adds	r3, #1
 800d4dc:	60fb      	str	r3, [r7, #12]
 800d4de:	4a0f      	ldr	r2, [pc, #60]	; (800d51c <ff_wtoupper+0x54>)
 800d4e0:	68fb      	ldr	r3, [r7, #12]
 800d4e2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d4e6:	2b00      	cmp	r3, #0
 800d4e8:	d006      	beq.n	800d4f8 <ff_wtoupper+0x30>
 800d4ea:	4a0c      	ldr	r2, [pc, #48]	; (800d51c <ff_wtoupper+0x54>)
 800d4ec:	68fb      	ldr	r3, [r7, #12]
 800d4ee:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d4f2:	88fa      	ldrh	r2, [r7, #6]
 800d4f4:	429a      	cmp	r2, r3
 800d4f6:	d1ef      	bne.n	800d4d8 <ff_wtoupper+0x10>

	return tbl_lower[i] ? tbl_upper[i] : chr;
 800d4f8:	4a08      	ldr	r2, [pc, #32]	; (800d51c <ff_wtoupper+0x54>)
 800d4fa:	68fb      	ldr	r3, [r7, #12]
 800d4fc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d500:	2b00      	cmp	r3, #0
 800d502:	d004      	beq.n	800d50e <ff_wtoupper+0x46>
 800d504:	4a06      	ldr	r2, [pc, #24]	; (800d520 <ff_wtoupper+0x58>)
 800d506:	68fb      	ldr	r3, [r7, #12]
 800d508:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d50c:	e000      	b.n	800d510 <ff_wtoupper+0x48>
 800d50e:	88fb      	ldrh	r3, [r7, #6]
}
 800d510:	4618      	mov	r0, r3
 800d512:	3714      	adds	r7, #20
 800d514:	46bd      	mov	sp, r7
 800d516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d51a:	4770      	bx	lr
 800d51c:	08010d54 	.word	0x08010d54
 800d520:	08010f34 	.word	0x08010f34

0800d524 <__errno>:
 800d524:	4b01      	ldr	r3, [pc, #4]	; (800d52c <__errno+0x8>)
 800d526:	6818      	ldr	r0, [r3, #0]
 800d528:	4770      	bx	lr
 800d52a:	bf00      	nop
 800d52c:	20000024 	.word	0x20000024

0800d530 <__libc_init_array>:
 800d530:	b570      	push	{r4, r5, r6, lr}
 800d532:	4d0d      	ldr	r5, [pc, #52]	; (800d568 <__libc_init_array+0x38>)
 800d534:	4c0d      	ldr	r4, [pc, #52]	; (800d56c <__libc_init_array+0x3c>)
 800d536:	1b64      	subs	r4, r4, r5
 800d538:	10a4      	asrs	r4, r4, #2
 800d53a:	2600      	movs	r6, #0
 800d53c:	42a6      	cmp	r6, r4
 800d53e:	d109      	bne.n	800d554 <__libc_init_array+0x24>
 800d540:	4d0b      	ldr	r5, [pc, #44]	; (800d570 <__libc_init_array+0x40>)
 800d542:	4c0c      	ldr	r4, [pc, #48]	; (800d574 <__libc_init_array+0x44>)
 800d544:	f002 febc 	bl	80102c0 <_init>
 800d548:	1b64      	subs	r4, r4, r5
 800d54a:	10a4      	asrs	r4, r4, #2
 800d54c:	2600      	movs	r6, #0
 800d54e:	42a6      	cmp	r6, r4
 800d550:	d105      	bne.n	800d55e <__libc_init_array+0x2e>
 800d552:	bd70      	pop	{r4, r5, r6, pc}
 800d554:	f855 3b04 	ldr.w	r3, [r5], #4
 800d558:	4798      	blx	r3
 800d55a:	3601      	adds	r6, #1
 800d55c:	e7ee      	b.n	800d53c <__libc_init_array+0xc>
 800d55e:	f855 3b04 	ldr.w	r3, [r5], #4
 800d562:	4798      	blx	r3
 800d564:	3601      	adds	r6, #1
 800d566:	e7f2      	b.n	800d54e <__libc_init_array+0x1e>
 800d568:	080114f4 	.word	0x080114f4
 800d56c:	080114f4 	.word	0x080114f4
 800d570:	080114f4 	.word	0x080114f4
 800d574:	080114f8 	.word	0x080114f8

0800d578 <malloc>:
 800d578:	4b02      	ldr	r3, [pc, #8]	; (800d584 <malloc+0xc>)
 800d57a:	4601      	mov	r1, r0
 800d57c:	6818      	ldr	r0, [r3, #0]
 800d57e:	f000 b871 	b.w	800d664 <_malloc_r>
 800d582:	bf00      	nop
 800d584:	20000024 	.word	0x20000024

0800d588 <free>:
 800d588:	4b02      	ldr	r3, [pc, #8]	; (800d594 <free+0xc>)
 800d58a:	4601      	mov	r1, r0
 800d58c:	6818      	ldr	r0, [r3, #0]
 800d58e:	f000 b819 	b.w	800d5c4 <_free_r>
 800d592:	bf00      	nop
 800d594:	20000024 	.word	0x20000024

0800d598 <memcpy>:
 800d598:	440a      	add	r2, r1
 800d59a:	4291      	cmp	r1, r2
 800d59c:	f100 33ff 	add.w	r3, r0, #4294967295
 800d5a0:	d100      	bne.n	800d5a4 <memcpy+0xc>
 800d5a2:	4770      	bx	lr
 800d5a4:	b510      	push	{r4, lr}
 800d5a6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d5aa:	f803 4f01 	strb.w	r4, [r3, #1]!
 800d5ae:	4291      	cmp	r1, r2
 800d5b0:	d1f9      	bne.n	800d5a6 <memcpy+0xe>
 800d5b2:	bd10      	pop	{r4, pc}

0800d5b4 <memset>:
 800d5b4:	4402      	add	r2, r0
 800d5b6:	4603      	mov	r3, r0
 800d5b8:	4293      	cmp	r3, r2
 800d5ba:	d100      	bne.n	800d5be <memset+0xa>
 800d5bc:	4770      	bx	lr
 800d5be:	f803 1b01 	strb.w	r1, [r3], #1
 800d5c2:	e7f9      	b.n	800d5b8 <memset+0x4>

0800d5c4 <_free_r>:
 800d5c4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800d5c6:	2900      	cmp	r1, #0
 800d5c8:	d048      	beq.n	800d65c <_free_r+0x98>
 800d5ca:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d5ce:	9001      	str	r0, [sp, #4]
 800d5d0:	2b00      	cmp	r3, #0
 800d5d2:	f1a1 0404 	sub.w	r4, r1, #4
 800d5d6:	bfb8      	it	lt
 800d5d8:	18e4      	addlt	r4, r4, r3
 800d5da:	f001 fbb5 	bl	800ed48 <__malloc_lock>
 800d5de:	4a20      	ldr	r2, [pc, #128]	; (800d660 <_free_r+0x9c>)
 800d5e0:	9801      	ldr	r0, [sp, #4]
 800d5e2:	6813      	ldr	r3, [r2, #0]
 800d5e4:	4615      	mov	r5, r2
 800d5e6:	b933      	cbnz	r3, 800d5f6 <_free_r+0x32>
 800d5e8:	6063      	str	r3, [r4, #4]
 800d5ea:	6014      	str	r4, [r2, #0]
 800d5ec:	b003      	add	sp, #12
 800d5ee:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800d5f2:	f001 bbaf 	b.w	800ed54 <__malloc_unlock>
 800d5f6:	42a3      	cmp	r3, r4
 800d5f8:	d90b      	bls.n	800d612 <_free_r+0x4e>
 800d5fa:	6821      	ldr	r1, [r4, #0]
 800d5fc:	1862      	adds	r2, r4, r1
 800d5fe:	4293      	cmp	r3, r2
 800d600:	bf04      	itt	eq
 800d602:	681a      	ldreq	r2, [r3, #0]
 800d604:	685b      	ldreq	r3, [r3, #4]
 800d606:	6063      	str	r3, [r4, #4]
 800d608:	bf04      	itt	eq
 800d60a:	1852      	addeq	r2, r2, r1
 800d60c:	6022      	streq	r2, [r4, #0]
 800d60e:	602c      	str	r4, [r5, #0]
 800d610:	e7ec      	b.n	800d5ec <_free_r+0x28>
 800d612:	461a      	mov	r2, r3
 800d614:	685b      	ldr	r3, [r3, #4]
 800d616:	b10b      	cbz	r3, 800d61c <_free_r+0x58>
 800d618:	42a3      	cmp	r3, r4
 800d61a:	d9fa      	bls.n	800d612 <_free_r+0x4e>
 800d61c:	6811      	ldr	r1, [r2, #0]
 800d61e:	1855      	adds	r5, r2, r1
 800d620:	42a5      	cmp	r5, r4
 800d622:	d10b      	bne.n	800d63c <_free_r+0x78>
 800d624:	6824      	ldr	r4, [r4, #0]
 800d626:	4421      	add	r1, r4
 800d628:	1854      	adds	r4, r2, r1
 800d62a:	42a3      	cmp	r3, r4
 800d62c:	6011      	str	r1, [r2, #0]
 800d62e:	d1dd      	bne.n	800d5ec <_free_r+0x28>
 800d630:	681c      	ldr	r4, [r3, #0]
 800d632:	685b      	ldr	r3, [r3, #4]
 800d634:	6053      	str	r3, [r2, #4]
 800d636:	4421      	add	r1, r4
 800d638:	6011      	str	r1, [r2, #0]
 800d63a:	e7d7      	b.n	800d5ec <_free_r+0x28>
 800d63c:	d902      	bls.n	800d644 <_free_r+0x80>
 800d63e:	230c      	movs	r3, #12
 800d640:	6003      	str	r3, [r0, #0]
 800d642:	e7d3      	b.n	800d5ec <_free_r+0x28>
 800d644:	6825      	ldr	r5, [r4, #0]
 800d646:	1961      	adds	r1, r4, r5
 800d648:	428b      	cmp	r3, r1
 800d64a:	bf04      	itt	eq
 800d64c:	6819      	ldreq	r1, [r3, #0]
 800d64e:	685b      	ldreq	r3, [r3, #4]
 800d650:	6063      	str	r3, [r4, #4]
 800d652:	bf04      	itt	eq
 800d654:	1949      	addeq	r1, r1, r5
 800d656:	6021      	streq	r1, [r4, #0]
 800d658:	6054      	str	r4, [r2, #4]
 800d65a:	e7c7      	b.n	800d5ec <_free_r+0x28>
 800d65c:	b003      	add	sp, #12
 800d65e:	bd30      	pop	{r4, r5, pc}
 800d660:	20000454 	.word	0x20000454

0800d664 <_malloc_r>:
 800d664:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d666:	1ccd      	adds	r5, r1, #3
 800d668:	f025 0503 	bic.w	r5, r5, #3
 800d66c:	3508      	adds	r5, #8
 800d66e:	2d0c      	cmp	r5, #12
 800d670:	bf38      	it	cc
 800d672:	250c      	movcc	r5, #12
 800d674:	2d00      	cmp	r5, #0
 800d676:	4606      	mov	r6, r0
 800d678:	db01      	blt.n	800d67e <_malloc_r+0x1a>
 800d67a:	42a9      	cmp	r1, r5
 800d67c:	d903      	bls.n	800d686 <_malloc_r+0x22>
 800d67e:	230c      	movs	r3, #12
 800d680:	6033      	str	r3, [r6, #0]
 800d682:	2000      	movs	r0, #0
 800d684:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d686:	f001 fb5f 	bl	800ed48 <__malloc_lock>
 800d68a:	4921      	ldr	r1, [pc, #132]	; (800d710 <_malloc_r+0xac>)
 800d68c:	680a      	ldr	r2, [r1, #0]
 800d68e:	4614      	mov	r4, r2
 800d690:	b99c      	cbnz	r4, 800d6ba <_malloc_r+0x56>
 800d692:	4f20      	ldr	r7, [pc, #128]	; (800d714 <_malloc_r+0xb0>)
 800d694:	683b      	ldr	r3, [r7, #0]
 800d696:	b923      	cbnz	r3, 800d6a2 <_malloc_r+0x3e>
 800d698:	4621      	mov	r1, r4
 800d69a:	4630      	mov	r0, r6
 800d69c:	f000 fca6 	bl	800dfec <_sbrk_r>
 800d6a0:	6038      	str	r0, [r7, #0]
 800d6a2:	4629      	mov	r1, r5
 800d6a4:	4630      	mov	r0, r6
 800d6a6:	f000 fca1 	bl	800dfec <_sbrk_r>
 800d6aa:	1c43      	adds	r3, r0, #1
 800d6ac:	d123      	bne.n	800d6f6 <_malloc_r+0x92>
 800d6ae:	230c      	movs	r3, #12
 800d6b0:	6033      	str	r3, [r6, #0]
 800d6b2:	4630      	mov	r0, r6
 800d6b4:	f001 fb4e 	bl	800ed54 <__malloc_unlock>
 800d6b8:	e7e3      	b.n	800d682 <_malloc_r+0x1e>
 800d6ba:	6823      	ldr	r3, [r4, #0]
 800d6bc:	1b5b      	subs	r3, r3, r5
 800d6be:	d417      	bmi.n	800d6f0 <_malloc_r+0x8c>
 800d6c0:	2b0b      	cmp	r3, #11
 800d6c2:	d903      	bls.n	800d6cc <_malloc_r+0x68>
 800d6c4:	6023      	str	r3, [r4, #0]
 800d6c6:	441c      	add	r4, r3
 800d6c8:	6025      	str	r5, [r4, #0]
 800d6ca:	e004      	b.n	800d6d6 <_malloc_r+0x72>
 800d6cc:	6863      	ldr	r3, [r4, #4]
 800d6ce:	42a2      	cmp	r2, r4
 800d6d0:	bf0c      	ite	eq
 800d6d2:	600b      	streq	r3, [r1, #0]
 800d6d4:	6053      	strne	r3, [r2, #4]
 800d6d6:	4630      	mov	r0, r6
 800d6d8:	f001 fb3c 	bl	800ed54 <__malloc_unlock>
 800d6dc:	f104 000b 	add.w	r0, r4, #11
 800d6e0:	1d23      	adds	r3, r4, #4
 800d6e2:	f020 0007 	bic.w	r0, r0, #7
 800d6e6:	1ac2      	subs	r2, r0, r3
 800d6e8:	d0cc      	beq.n	800d684 <_malloc_r+0x20>
 800d6ea:	1a1b      	subs	r3, r3, r0
 800d6ec:	50a3      	str	r3, [r4, r2]
 800d6ee:	e7c9      	b.n	800d684 <_malloc_r+0x20>
 800d6f0:	4622      	mov	r2, r4
 800d6f2:	6864      	ldr	r4, [r4, #4]
 800d6f4:	e7cc      	b.n	800d690 <_malloc_r+0x2c>
 800d6f6:	1cc4      	adds	r4, r0, #3
 800d6f8:	f024 0403 	bic.w	r4, r4, #3
 800d6fc:	42a0      	cmp	r0, r4
 800d6fe:	d0e3      	beq.n	800d6c8 <_malloc_r+0x64>
 800d700:	1a21      	subs	r1, r4, r0
 800d702:	4630      	mov	r0, r6
 800d704:	f000 fc72 	bl	800dfec <_sbrk_r>
 800d708:	3001      	adds	r0, #1
 800d70a:	d1dd      	bne.n	800d6c8 <_malloc_r+0x64>
 800d70c:	e7cf      	b.n	800d6ae <_malloc_r+0x4a>
 800d70e:	bf00      	nop
 800d710:	20000454 	.word	0x20000454
 800d714:	20000458 	.word	0x20000458

0800d718 <__cvt>:
 800d718:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800d71c:	ec55 4b10 	vmov	r4, r5, d0
 800d720:	2d00      	cmp	r5, #0
 800d722:	460e      	mov	r6, r1
 800d724:	4619      	mov	r1, r3
 800d726:	462b      	mov	r3, r5
 800d728:	bfbb      	ittet	lt
 800d72a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800d72e:	461d      	movlt	r5, r3
 800d730:	2300      	movge	r3, #0
 800d732:	232d      	movlt	r3, #45	; 0x2d
 800d734:	700b      	strb	r3, [r1, #0]
 800d736:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d738:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800d73c:	4691      	mov	r9, r2
 800d73e:	f023 0820 	bic.w	r8, r3, #32
 800d742:	bfbc      	itt	lt
 800d744:	4622      	movlt	r2, r4
 800d746:	4614      	movlt	r4, r2
 800d748:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800d74c:	d005      	beq.n	800d75a <__cvt+0x42>
 800d74e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800d752:	d100      	bne.n	800d756 <__cvt+0x3e>
 800d754:	3601      	adds	r6, #1
 800d756:	2102      	movs	r1, #2
 800d758:	e000      	b.n	800d75c <__cvt+0x44>
 800d75a:	2103      	movs	r1, #3
 800d75c:	ab03      	add	r3, sp, #12
 800d75e:	9301      	str	r3, [sp, #4]
 800d760:	ab02      	add	r3, sp, #8
 800d762:	9300      	str	r3, [sp, #0]
 800d764:	ec45 4b10 	vmov	d0, r4, r5
 800d768:	4653      	mov	r3, sl
 800d76a:	4632      	mov	r2, r6
 800d76c:	f000 fcfc 	bl	800e168 <_dtoa_r>
 800d770:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800d774:	4607      	mov	r7, r0
 800d776:	d102      	bne.n	800d77e <__cvt+0x66>
 800d778:	f019 0f01 	tst.w	r9, #1
 800d77c:	d022      	beq.n	800d7c4 <__cvt+0xac>
 800d77e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800d782:	eb07 0906 	add.w	r9, r7, r6
 800d786:	d110      	bne.n	800d7aa <__cvt+0x92>
 800d788:	783b      	ldrb	r3, [r7, #0]
 800d78a:	2b30      	cmp	r3, #48	; 0x30
 800d78c:	d10a      	bne.n	800d7a4 <__cvt+0x8c>
 800d78e:	2200      	movs	r2, #0
 800d790:	2300      	movs	r3, #0
 800d792:	4620      	mov	r0, r4
 800d794:	4629      	mov	r1, r5
 800d796:	f7f3 f997 	bl	8000ac8 <__aeabi_dcmpeq>
 800d79a:	b918      	cbnz	r0, 800d7a4 <__cvt+0x8c>
 800d79c:	f1c6 0601 	rsb	r6, r6, #1
 800d7a0:	f8ca 6000 	str.w	r6, [sl]
 800d7a4:	f8da 3000 	ldr.w	r3, [sl]
 800d7a8:	4499      	add	r9, r3
 800d7aa:	2200      	movs	r2, #0
 800d7ac:	2300      	movs	r3, #0
 800d7ae:	4620      	mov	r0, r4
 800d7b0:	4629      	mov	r1, r5
 800d7b2:	f7f3 f989 	bl	8000ac8 <__aeabi_dcmpeq>
 800d7b6:	b108      	cbz	r0, 800d7bc <__cvt+0xa4>
 800d7b8:	f8cd 900c 	str.w	r9, [sp, #12]
 800d7bc:	2230      	movs	r2, #48	; 0x30
 800d7be:	9b03      	ldr	r3, [sp, #12]
 800d7c0:	454b      	cmp	r3, r9
 800d7c2:	d307      	bcc.n	800d7d4 <__cvt+0xbc>
 800d7c4:	9b03      	ldr	r3, [sp, #12]
 800d7c6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800d7c8:	1bdb      	subs	r3, r3, r7
 800d7ca:	4638      	mov	r0, r7
 800d7cc:	6013      	str	r3, [r2, #0]
 800d7ce:	b004      	add	sp, #16
 800d7d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d7d4:	1c59      	adds	r1, r3, #1
 800d7d6:	9103      	str	r1, [sp, #12]
 800d7d8:	701a      	strb	r2, [r3, #0]
 800d7da:	e7f0      	b.n	800d7be <__cvt+0xa6>

0800d7dc <__exponent>:
 800d7dc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d7de:	4603      	mov	r3, r0
 800d7e0:	2900      	cmp	r1, #0
 800d7e2:	bfb8      	it	lt
 800d7e4:	4249      	neglt	r1, r1
 800d7e6:	f803 2b02 	strb.w	r2, [r3], #2
 800d7ea:	bfb4      	ite	lt
 800d7ec:	222d      	movlt	r2, #45	; 0x2d
 800d7ee:	222b      	movge	r2, #43	; 0x2b
 800d7f0:	2909      	cmp	r1, #9
 800d7f2:	7042      	strb	r2, [r0, #1]
 800d7f4:	dd2a      	ble.n	800d84c <__exponent+0x70>
 800d7f6:	f10d 0407 	add.w	r4, sp, #7
 800d7fa:	46a4      	mov	ip, r4
 800d7fc:	270a      	movs	r7, #10
 800d7fe:	46a6      	mov	lr, r4
 800d800:	460a      	mov	r2, r1
 800d802:	fb91 f6f7 	sdiv	r6, r1, r7
 800d806:	fb07 1516 	mls	r5, r7, r6, r1
 800d80a:	3530      	adds	r5, #48	; 0x30
 800d80c:	2a63      	cmp	r2, #99	; 0x63
 800d80e:	f104 34ff 	add.w	r4, r4, #4294967295
 800d812:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800d816:	4631      	mov	r1, r6
 800d818:	dcf1      	bgt.n	800d7fe <__exponent+0x22>
 800d81a:	3130      	adds	r1, #48	; 0x30
 800d81c:	f1ae 0502 	sub.w	r5, lr, #2
 800d820:	f804 1c01 	strb.w	r1, [r4, #-1]
 800d824:	1c44      	adds	r4, r0, #1
 800d826:	4629      	mov	r1, r5
 800d828:	4561      	cmp	r1, ip
 800d82a:	d30a      	bcc.n	800d842 <__exponent+0x66>
 800d82c:	f10d 0209 	add.w	r2, sp, #9
 800d830:	eba2 020e 	sub.w	r2, r2, lr
 800d834:	4565      	cmp	r5, ip
 800d836:	bf88      	it	hi
 800d838:	2200      	movhi	r2, #0
 800d83a:	4413      	add	r3, r2
 800d83c:	1a18      	subs	r0, r3, r0
 800d83e:	b003      	add	sp, #12
 800d840:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d842:	f811 2b01 	ldrb.w	r2, [r1], #1
 800d846:	f804 2f01 	strb.w	r2, [r4, #1]!
 800d84a:	e7ed      	b.n	800d828 <__exponent+0x4c>
 800d84c:	2330      	movs	r3, #48	; 0x30
 800d84e:	3130      	adds	r1, #48	; 0x30
 800d850:	7083      	strb	r3, [r0, #2]
 800d852:	70c1      	strb	r1, [r0, #3]
 800d854:	1d03      	adds	r3, r0, #4
 800d856:	e7f1      	b.n	800d83c <__exponent+0x60>

0800d858 <_printf_float>:
 800d858:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d85c:	ed2d 8b02 	vpush	{d8}
 800d860:	b08d      	sub	sp, #52	; 0x34
 800d862:	460c      	mov	r4, r1
 800d864:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800d868:	4616      	mov	r6, r2
 800d86a:	461f      	mov	r7, r3
 800d86c:	4605      	mov	r5, r0
 800d86e:	f001 fa67 	bl	800ed40 <_localeconv_r>
 800d872:	f8d0 a000 	ldr.w	sl, [r0]
 800d876:	4650      	mov	r0, sl
 800d878:	f7f2 fcaa 	bl	80001d0 <strlen>
 800d87c:	2300      	movs	r3, #0
 800d87e:	930a      	str	r3, [sp, #40]	; 0x28
 800d880:	6823      	ldr	r3, [r4, #0]
 800d882:	9305      	str	r3, [sp, #20]
 800d884:	f8d8 3000 	ldr.w	r3, [r8]
 800d888:	f894 b018 	ldrb.w	fp, [r4, #24]
 800d88c:	3307      	adds	r3, #7
 800d88e:	f023 0307 	bic.w	r3, r3, #7
 800d892:	f103 0208 	add.w	r2, r3, #8
 800d896:	f8c8 2000 	str.w	r2, [r8]
 800d89a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d89e:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800d8a2:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800d8a6:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800d8aa:	9307      	str	r3, [sp, #28]
 800d8ac:	f8cd 8018 	str.w	r8, [sp, #24]
 800d8b0:	ee08 0a10 	vmov	s16, r0
 800d8b4:	4b9f      	ldr	r3, [pc, #636]	; (800db34 <_printf_float+0x2dc>)
 800d8b6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800d8ba:	f04f 32ff 	mov.w	r2, #4294967295
 800d8be:	f7f3 f935 	bl	8000b2c <__aeabi_dcmpun>
 800d8c2:	bb88      	cbnz	r0, 800d928 <_printf_float+0xd0>
 800d8c4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800d8c8:	4b9a      	ldr	r3, [pc, #616]	; (800db34 <_printf_float+0x2dc>)
 800d8ca:	f04f 32ff 	mov.w	r2, #4294967295
 800d8ce:	f7f3 f90f 	bl	8000af0 <__aeabi_dcmple>
 800d8d2:	bb48      	cbnz	r0, 800d928 <_printf_float+0xd0>
 800d8d4:	2200      	movs	r2, #0
 800d8d6:	2300      	movs	r3, #0
 800d8d8:	4640      	mov	r0, r8
 800d8da:	4649      	mov	r1, r9
 800d8dc:	f7f3 f8fe 	bl	8000adc <__aeabi_dcmplt>
 800d8e0:	b110      	cbz	r0, 800d8e8 <_printf_float+0x90>
 800d8e2:	232d      	movs	r3, #45	; 0x2d
 800d8e4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800d8e8:	4b93      	ldr	r3, [pc, #588]	; (800db38 <_printf_float+0x2e0>)
 800d8ea:	4894      	ldr	r0, [pc, #592]	; (800db3c <_printf_float+0x2e4>)
 800d8ec:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800d8f0:	bf94      	ite	ls
 800d8f2:	4698      	movls	r8, r3
 800d8f4:	4680      	movhi	r8, r0
 800d8f6:	2303      	movs	r3, #3
 800d8f8:	6123      	str	r3, [r4, #16]
 800d8fa:	9b05      	ldr	r3, [sp, #20]
 800d8fc:	f023 0204 	bic.w	r2, r3, #4
 800d900:	6022      	str	r2, [r4, #0]
 800d902:	f04f 0900 	mov.w	r9, #0
 800d906:	9700      	str	r7, [sp, #0]
 800d908:	4633      	mov	r3, r6
 800d90a:	aa0b      	add	r2, sp, #44	; 0x2c
 800d90c:	4621      	mov	r1, r4
 800d90e:	4628      	mov	r0, r5
 800d910:	f000 f9d8 	bl	800dcc4 <_printf_common>
 800d914:	3001      	adds	r0, #1
 800d916:	f040 8090 	bne.w	800da3a <_printf_float+0x1e2>
 800d91a:	f04f 30ff 	mov.w	r0, #4294967295
 800d91e:	b00d      	add	sp, #52	; 0x34
 800d920:	ecbd 8b02 	vpop	{d8}
 800d924:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d928:	4642      	mov	r2, r8
 800d92a:	464b      	mov	r3, r9
 800d92c:	4640      	mov	r0, r8
 800d92e:	4649      	mov	r1, r9
 800d930:	f7f3 f8fc 	bl	8000b2c <__aeabi_dcmpun>
 800d934:	b140      	cbz	r0, 800d948 <_printf_float+0xf0>
 800d936:	464b      	mov	r3, r9
 800d938:	2b00      	cmp	r3, #0
 800d93a:	bfbc      	itt	lt
 800d93c:	232d      	movlt	r3, #45	; 0x2d
 800d93e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800d942:	487f      	ldr	r0, [pc, #508]	; (800db40 <_printf_float+0x2e8>)
 800d944:	4b7f      	ldr	r3, [pc, #508]	; (800db44 <_printf_float+0x2ec>)
 800d946:	e7d1      	b.n	800d8ec <_printf_float+0x94>
 800d948:	6863      	ldr	r3, [r4, #4]
 800d94a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800d94e:	9206      	str	r2, [sp, #24]
 800d950:	1c5a      	adds	r2, r3, #1
 800d952:	d13f      	bne.n	800d9d4 <_printf_float+0x17c>
 800d954:	2306      	movs	r3, #6
 800d956:	6063      	str	r3, [r4, #4]
 800d958:	9b05      	ldr	r3, [sp, #20]
 800d95a:	6861      	ldr	r1, [r4, #4]
 800d95c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800d960:	2300      	movs	r3, #0
 800d962:	9303      	str	r3, [sp, #12]
 800d964:	ab0a      	add	r3, sp, #40	; 0x28
 800d966:	e9cd b301 	strd	fp, r3, [sp, #4]
 800d96a:	ab09      	add	r3, sp, #36	; 0x24
 800d96c:	ec49 8b10 	vmov	d0, r8, r9
 800d970:	9300      	str	r3, [sp, #0]
 800d972:	6022      	str	r2, [r4, #0]
 800d974:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800d978:	4628      	mov	r0, r5
 800d97a:	f7ff fecd 	bl	800d718 <__cvt>
 800d97e:	9b06      	ldr	r3, [sp, #24]
 800d980:	9909      	ldr	r1, [sp, #36]	; 0x24
 800d982:	2b47      	cmp	r3, #71	; 0x47
 800d984:	4680      	mov	r8, r0
 800d986:	d108      	bne.n	800d99a <_printf_float+0x142>
 800d988:	1cc8      	adds	r0, r1, #3
 800d98a:	db02      	blt.n	800d992 <_printf_float+0x13a>
 800d98c:	6863      	ldr	r3, [r4, #4]
 800d98e:	4299      	cmp	r1, r3
 800d990:	dd41      	ble.n	800da16 <_printf_float+0x1be>
 800d992:	f1ab 0b02 	sub.w	fp, fp, #2
 800d996:	fa5f fb8b 	uxtb.w	fp, fp
 800d99a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800d99e:	d820      	bhi.n	800d9e2 <_printf_float+0x18a>
 800d9a0:	3901      	subs	r1, #1
 800d9a2:	465a      	mov	r2, fp
 800d9a4:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800d9a8:	9109      	str	r1, [sp, #36]	; 0x24
 800d9aa:	f7ff ff17 	bl	800d7dc <__exponent>
 800d9ae:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800d9b0:	1813      	adds	r3, r2, r0
 800d9b2:	2a01      	cmp	r2, #1
 800d9b4:	4681      	mov	r9, r0
 800d9b6:	6123      	str	r3, [r4, #16]
 800d9b8:	dc02      	bgt.n	800d9c0 <_printf_float+0x168>
 800d9ba:	6822      	ldr	r2, [r4, #0]
 800d9bc:	07d2      	lsls	r2, r2, #31
 800d9be:	d501      	bpl.n	800d9c4 <_printf_float+0x16c>
 800d9c0:	3301      	adds	r3, #1
 800d9c2:	6123      	str	r3, [r4, #16]
 800d9c4:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800d9c8:	2b00      	cmp	r3, #0
 800d9ca:	d09c      	beq.n	800d906 <_printf_float+0xae>
 800d9cc:	232d      	movs	r3, #45	; 0x2d
 800d9ce:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800d9d2:	e798      	b.n	800d906 <_printf_float+0xae>
 800d9d4:	9a06      	ldr	r2, [sp, #24]
 800d9d6:	2a47      	cmp	r2, #71	; 0x47
 800d9d8:	d1be      	bne.n	800d958 <_printf_float+0x100>
 800d9da:	2b00      	cmp	r3, #0
 800d9dc:	d1bc      	bne.n	800d958 <_printf_float+0x100>
 800d9de:	2301      	movs	r3, #1
 800d9e0:	e7b9      	b.n	800d956 <_printf_float+0xfe>
 800d9e2:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800d9e6:	d118      	bne.n	800da1a <_printf_float+0x1c2>
 800d9e8:	2900      	cmp	r1, #0
 800d9ea:	6863      	ldr	r3, [r4, #4]
 800d9ec:	dd0b      	ble.n	800da06 <_printf_float+0x1ae>
 800d9ee:	6121      	str	r1, [r4, #16]
 800d9f0:	b913      	cbnz	r3, 800d9f8 <_printf_float+0x1a0>
 800d9f2:	6822      	ldr	r2, [r4, #0]
 800d9f4:	07d0      	lsls	r0, r2, #31
 800d9f6:	d502      	bpl.n	800d9fe <_printf_float+0x1a6>
 800d9f8:	3301      	adds	r3, #1
 800d9fa:	440b      	add	r3, r1
 800d9fc:	6123      	str	r3, [r4, #16]
 800d9fe:	65a1      	str	r1, [r4, #88]	; 0x58
 800da00:	f04f 0900 	mov.w	r9, #0
 800da04:	e7de      	b.n	800d9c4 <_printf_float+0x16c>
 800da06:	b913      	cbnz	r3, 800da0e <_printf_float+0x1b6>
 800da08:	6822      	ldr	r2, [r4, #0]
 800da0a:	07d2      	lsls	r2, r2, #31
 800da0c:	d501      	bpl.n	800da12 <_printf_float+0x1ba>
 800da0e:	3302      	adds	r3, #2
 800da10:	e7f4      	b.n	800d9fc <_printf_float+0x1a4>
 800da12:	2301      	movs	r3, #1
 800da14:	e7f2      	b.n	800d9fc <_printf_float+0x1a4>
 800da16:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800da1a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800da1c:	4299      	cmp	r1, r3
 800da1e:	db05      	blt.n	800da2c <_printf_float+0x1d4>
 800da20:	6823      	ldr	r3, [r4, #0]
 800da22:	6121      	str	r1, [r4, #16]
 800da24:	07d8      	lsls	r0, r3, #31
 800da26:	d5ea      	bpl.n	800d9fe <_printf_float+0x1a6>
 800da28:	1c4b      	adds	r3, r1, #1
 800da2a:	e7e7      	b.n	800d9fc <_printf_float+0x1a4>
 800da2c:	2900      	cmp	r1, #0
 800da2e:	bfd4      	ite	le
 800da30:	f1c1 0202 	rsble	r2, r1, #2
 800da34:	2201      	movgt	r2, #1
 800da36:	4413      	add	r3, r2
 800da38:	e7e0      	b.n	800d9fc <_printf_float+0x1a4>
 800da3a:	6823      	ldr	r3, [r4, #0]
 800da3c:	055a      	lsls	r2, r3, #21
 800da3e:	d407      	bmi.n	800da50 <_printf_float+0x1f8>
 800da40:	6923      	ldr	r3, [r4, #16]
 800da42:	4642      	mov	r2, r8
 800da44:	4631      	mov	r1, r6
 800da46:	4628      	mov	r0, r5
 800da48:	47b8      	blx	r7
 800da4a:	3001      	adds	r0, #1
 800da4c:	d12c      	bne.n	800daa8 <_printf_float+0x250>
 800da4e:	e764      	b.n	800d91a <_printf_float+0xc2>
 800da50:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800da54:	f240 80e0 	bls.w	800dc18 <_printf_float+0x3c0>
 800da58:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800da5c:	2200      	movs	r2, #0
 800da5e:	2300      	movs	r3, #0
 800da60:	f7f3 f832 	bl	8000ac8 <__aeabi_dcmpeq>
 800da64:	2800      	cmp	r0, #0
 800da66:	d034      	beq.n	800dad2 <_printf_float+0x27a>
 800da68:	4a37      	ldr	r2, [pc, #220]	; (800db48 <_printf_float+0x2f0>)
 800da6a:	2301      	movs	r3, #1
 800da6c:	4631      	mov	r1, r6
 800da6e:	4628      	mov	r0, r5
 800da70:	47b8      	blx	r7
 800da72:	3001      	adds	r0, #1
 800da74:	f43f af51 	beq.w	800d91a <_printf_float+0xc2>
 800da78:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800da7c:	429a      	cmp	r2, r3
 800da7e:	db02      	blt.n	800da86 <_printf_float+0x22e>
 800da80:	6823      	ldr	r3, [r4, #0]
 800da82:	07d8      	lsls	r0, r3, #31
 800da84:	d510      	bpl.n	800daa8 <_printf_float+0x250>
 800da86:	ee18 3a10 	vmov	r3, s16
 800da8a:	4652      	mov	r2, sl
 800da8c:	4631      	mov	r1, r6
 800da8e:	4628      	mov	r0, r5
 800da90:	47b8      	blx	r7
 800da92:	3001      	adds	r0, #1
 800da94:	f43f af41 	beq.w	800d91a <_printf_float+0xc2>
 800da98:	f04f 0800 	mov.w	r8, #0
 800da9c:	f104 091a 	add.w	r9, r4, #26
 800daa0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800daa2:	3b01      	subs	r3, #1
 800daa4:	4543      	cmp	r3, r8
 800daa6:	dc09      	bgt.n	800dabc <_printf_float+0x264>
 800daa8:	6823      	ldr	r3, [r4, #0]
 800daaa:	079b      	lsls	r3, r3, #30
 800daac:	f100 8105 	bmi.w	800dcba <_printf_float+0x462>
 800dab0:	68e0      	ldr	r0, [r4, #12]
 800dab2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800dab4:	4298      	cmp	r0, r3
 800dab6:	bfb8      	it	lt
 800dab8:	4618      	movlt	r0, r3
 800daba:	e730      	b.n	800d91e <_printf_float+0xc6>
 800dabc:	2301      	movs	r3, #1
 800dabe:	464a      	mov	r2, r9
 800dac0:	4631      	mov	r1, r6
 800dac2:	4628      	mov	r0, r5
 800dac4:	47b8      	blx	r7
 800dac6:	3001      	adds	r0, #1
 800dac8:	f43f af27 	beq.w	800d91a <_printf_float+0xc2>
 800dacc:	f108 0801 	add.w	r8, r8, #1
 800dad0:	e7e6      	b.n	800daa0 <_printf_float+0x248>
 800dad2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dad4:	2b00      	cmp	r3, #0
 800dad6:	dc39      	bgt.n	800db4c <_printf_float+0x2f4>
 800dad8:	4a1b      	ldr	r2, [pc, #108]	; (800db48 <_printf_float+0x2f0>)
 800dada:	2301      	movs	r3, #1
 800dadc:	4631      	mov	r1, r6
 800dade:	4628      	mov	r0, r5
 800dae0:	47b8      	blx	r7
 800dae2:	3001      	adds	r0, #1
 800dae4:	f43f af19 	beq.w	800d91a <_printf_float+0xc2>
 800dae8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800daec:	4313      	orrs	r3, r2
 800daee:	d102      	bne.n	800daf6 <_printf_float+0x29e>
 800daf0:	6823      	ldr	r3, [r4, #0]
 800daf2:	07d9      	lsls	r1, r3, #31
 800daf4:	d5d8      	bpl.n	800daa8 <_printf_float+0x250>
 800daf6:	ee18 3a10 	vmov	r3, s16
 800dafa:	4652      	mov	r2, sl
 800dafc:	4631      	mov	r1, r6
 800dafe:	4628      	mov	r0, r5
 800db00:	47b8      	blx	r7
 800db02:	3001      	adds	r0, #1
 800db04:	f43f af09 	beq.w	800d91a <_printf_float+0xc2>
 800db08:	f04f 0900 	mov.w	r9, #0
 800db0c:	f104 0a1a 	add.w	sl, r4, #26
 800db10:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800db12:	425b      	negs	r3, r3
 800db14:	454b      	cmp	r3, r9
 800db16:	dc01      	bgt.n	800db1c <_printf_float+0x2c4>
 800db18:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800db1a:	e792      	b.n	800da42 <_printf_float+0x1ea>
 800db1c:	2301      	movs	r3, #1
 800db1e:	4652      	mov	r2, sl
 800db20:	4631      	mov	r1, r6
 800db22:	4628      	mov	r0, r5
 800db24:	47b8      	blx	r7
 800db26:	3001      	adds	r0, #1
 800db28:	f43f aef7 	beq.w	800d91a <_printf_float+0xc2>
 800db2c:	f109 0901 	add.w	r9, r9, #1
 800db30:	e7ee      	b.n	800db10 <_printf_float+0x2b8>
 800db32:	bf00      	nop
 800db34:	7fefffff 	.word	0x7fefffff
 800db38:	08011118 	.word	0x08011118
 800db3c:	0801111c 	.word	0x0801111c
 800db40:	08011124 	.word	0x08011124
 800db44:	08011120 	.word	0x08011120
 800db48:	08011128 	.word	0x08011128
 800db4c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800db4e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800db50:	429a      	cmp	r2, r3
 800db52:	bfa8      	it	ge
 800db54:	461a      	movge	r2, r3
 800db56:	2a00      	cmp	r2, #0
 800db58:	4691      	mov	r9, r2
 800db5a:	dc37      	bgt.n	800dbcc <_printf_float+0x374>
 800db5c:	f04f 0b00 	mov.w	fp, #0
 800db60:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800db64:	f104 021a 	add.w	r2, r4, #26
 800db68:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800db6a:	9305      	str	r3, [sp, #20]
 800db6c:	eba3 0309 	sub.w	r3, r3, r9
 800db70:	455b      	cmp	r3, fp
 800db72:	dc33      	bgt.n	800dbdc <_printf_float+0x384>
 800db74:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800db78:	429a      	cmp	r2, r3
 800db7a:	db3b      	blt.n	800dbf4 <_printf_float+0x39c>
 800db7c:	6823      	ldr	r3, [r4, #0]
 800db7e:	07da      	lsls	r2, r3, #31
 800db80:	d438      	bmi.n	800dbf4 <_printf_float+0x39c>
 800db82:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800db84:	9b05      	ldr	r3, [sp, #20]
 800db86:	9909      	ldr	r1, [sp, #36]	; 0x24
 800db88:	1ad3      	subs	r3, r2, r3
 800db8a:	eba2 0901 	sub.w	r9, r2, r1
 800db8e:	4599      	cmp	r9, r3
 800db90:	bfa8      	it	ge
 800db92:	4699      	movge	r9, r3
 800db94:	f1b9 0f00 	cmp.w	r9, #0
 800db98:	dc35      	bgt.n	800dc06 <_printf_float+0x3ae>
 800db9a:	f04f 0800 	mov.w	r8, #0
 800db9e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800dba2:	f104 0a1a 	add.w	sl, r4, #26
 800dba6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800dbaa:	1a9b      	subs	r3, r3, r2
 800dbac:	eba3 0309 	sub.w	r3, r3, r9
 800dbb0:	4543      	cmp	r3, r8
 800dbb2:	f77f af79 	ble.w	800daa8 <_printf_float+0x250>
 800dbb6:	2301      	movs	r3, #1
 800dbb8:	4652      	mov	r2, sl
 800dbba:	4631      	mov	r1, r6
 800dbbc:	4628      	mov	r0, r5
 800dbbe:	47b8      	blx	r7
 800dbc0:	3001      	adds	r0, #1
 800dbc2:	f43f aeaa 	beq.w	800d91a <_printf_float+0xc2>
 800dbc6:	f108 0801 	add.w	r8, r8, #1
 800dbca:	e7ec      	b.n	800dba6 <_printf_float+0x34e>
 800dbcc:	4613      	mov	r3, r2
 800dbce:	4631      	mov	r1, r6
 800dbd0:	4642      	mov	r2, r8
 800dbd2:	4628      	mov	r0, r5
 800dbd4:	47b8      	blx	r7
 800dbd6:	3001      	adds	r0, #1
 800dbd8:	d1c0      	bne.n	800db5c <_printf_float+0x304>
 800dbda:	e69e      	b.n	800d91a <_printf_float+0xc2>
 800dbdc:	2301      	movs	r3, #1
 800dbde:	4631      	mov	r1, r6
 800dbe0:	4628      	mov	r0, r5
 800dbe2:	9205      	str	r2, [sp, #20]
 800dbe4:	47b8      	blx	r7
 800dbe6:	3001      	adds	r0, #1
 800dbe8:	f43f ae97 	beq.w	800d91a <_printf_float+0xc2>
 800dbec:	9a05      	ldr	r2, [sp, #20]
 800dbee:	f10b 0b01 	add.w	fp, fp, #1
 800dbf2:	e7b9      	b.n	800db68 <_printf_float+0x310>
 800dbf4:	ee18 3a10 	vmov	r3, s16
 800dbf8:	4652      	mov	r2, sl
 800dbfa:	4631      	mov	r1, r6
 800dbfc:	4628      	mov	r0, r5
 800dbfe:	47b8      	blx	r7
 800dc00:	3001      	adds	r0, #1
 800dc02:	d1be      	bne.n	800db82 <_printf_float+0x32a>
 800dc04:	e689      	b.n	800d91a <_printf_float+0xc2>
 800dc06:	9a05      	ldr	r2, [sp, #20]
 800dc08:	464b      	mov	r3, r9
 800dc0a:	4442      	add	r2, r8
 800dc0c:	4631      	mov	r1, r6
 800dc0e:	4628      	mov	r0, r5
 800dc10:	47b8      	blx	r7
 800dc12:	3001      	adds	r0, #1
 800dc14:	d1c1      	bne.n	800db9a <_printf_float+0x342>
 800dc16:	e680      	b.n	800d91a <_printf_float+0xc2>
 800dc18:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800dc1a:	2a01      	cmp	r2, #1
 800dc1c:	dc01      	bgt.n	800dc22 <_printf_float+0x3ca>
 800dc1e:	07db      	lsls	r3, r3, #31
 800dc20:	d538      	bpl.n	800dc94 <_printf_float+0x43c>
 800dc22:	2301      	movs	r3, #1
 800dc24:	4642      	mov	r2, r8
 800dc26:	4631      	mov	r1, r6
 800dc28:	4628      	mov	r0, r5
 800dc2a:	47b8      	blx	r7
 800dc2c:	3001      	adds	r0, #1
 800dc2e:	f43f ae74 	beq.w	800d91a <_printf_float+0xc2>
 800dc32:	ee18 3a10 	vmov	r3, s16
 800dc36:	4652      	mov	r2, sl
 800dc38:	4631      	mov	r1, r6
 800dc3a:	4628      	mov	r0, r5
 800dc3c:	47b8      	blx	r7
 800dc3e:	3001      	adds	r0, #1
 800dc40:	f43f ae6b 	beq.w	800d91a <_printf_float+0xc2>
 800dc44:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800dc48:	2200      	movs	r2, #0
 800dc4a:	2300      	movs	r3, #0
 800dc4c:	f7f2 ff3c 	bl	8000ac8 <__aeabi_dcmpeq>
 800dc50:	b9d8      	cbnz	r0, 800dc8a <_printf_float+0x432>
 800dc52:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800dc54:	f108 0201 	add.w	r2, r8, #1
 800dc58:	3b01      	subs	r3, #1
 800dc5a:	4631      	mov	r1, r6
 800dc5c:	4628      	mov	r0, r5
 800dc5e:	47b8      	blx	r7
 800dc60:	3001      	adds	r0, #1
 800dc62:	d10e      	bne.n	800dc82 <_printf_float+0x42a>
 800dc64:	e659      	b.n	800d91a <_printf_float+0xc2>
 800dc66:	2301      	movs	r3, #1
 800dc68:	4652      	mov	r2, sl
 800dc6a:	4631      	mov	r1, r6
 800dc6c:	4628      	mov	r0, r5
 800dc6e:	47b8      	blx	r7
 800dc70:	3001      	adds	r0, #1
 800dc72:	f43f ae52 	beq.w	800d91a <_printf_float+0xc2>
 800dc76:	f108 0801 	add.w	r8, r8, #1
 800dc7a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800dc7c:	3b01      	subs	r3, #1
 800dc7e:	4543      	cmp	r3, r8
 800dc80:	dcf1      	bgt.n	800dc66 <_printf_float+0x40e>
 800dc82:	464b      	mov	r3, r9
 800dc84:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800dc88:	e6dc      	b.n	800da44 <_printf_float+0x1ec>
 800dc8a:	f04f 0800 	mov.w	r8, #0
 800dc8e:	f104 0a1a 	add.w	sl, r4, #26
 800dc92:	e7f2      	b.n	800dc7a <_printf_float+0x422>
 800dc94:	2301      	movs	r3, #1
 800dc96:	4642      	mov	r2, r8
 800dc98:	e7df      	b.n	800dc5a <_printf_float+0x402>
 800dc9a:	2301      	movs	r3, #1
 800dc9c:	464a      	mov	r2, r9
 800dc9e:	4631      	mov	r1, r6
 800dca0:	4628      	mov	r0, r5
 800dca2:	47b8      	blx	r7
 800dca4:	3001      	adds	r0, #1
 800dca6:	f43f ae38 	beq.w	800d91a <_printf_float+0xc2>
 800dcaa:	f108 0801 	add.w	r8, r8, #1
 800dcae:	68e3      	ldr	r3, [r4, #12]
 800dcb0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800dcb2:	1a5b      	subs	r3, r3, r1
 800dcb4:	4543      	cmp	r3, r8
 800dcb6:	dcf0      	bgt.n	800dc9a <_printf_float+0x442>
 800dcb8:	e6fa      	b.n	800dab0 <_printf_float+0x258>
 800dcba:	f04f 0800 	mov.w	r8, #0
 800dcbe:	f104 0919 	add.w	r9, r4, #25
 800dcc2:	e7f4      	b.n	800dcae <_printf_float+0x456>

0800dcc4 <_printf_common>:
 800dcc4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800dcc8:	4616      	mov	r6, r2
 800dcca:	4699      	mov	r9, r3
 800dccc:	688a      	ldr	r2, [r1, #8]
 800dcce:	690b      	ldr	r3, [r1, #16]
 800dcd0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800dcd4:	4293      	cmp	r3, r2
 800dcd6:	bfb8      	it	lt
 800dcd8:	4613      	movlt	r3, r2
 800dcda:	6033      	str	r3, [r6, #0]
 800dcdc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800dce0:	4607      	mov	r7, r0
 800dce2:	460c      	mov	r4, r1
 800dce4:	b10a      	cbz	r2, 800dcea <_printf_common+0x26>
 800dce6:	3301      	adds	r3, #1
 800dce8:	6033      	str	r3, [r6, #0]
 800dcea:	6823      	ldr	r3, [r4, #0]
 800dcec:	0699      	lsls	r1, r3, #26
 800dcee:	bf42      	ittt	mi
 800dcf0:	6833      	ldrmi	r3, [r6, #0]
 800dcf2:	3302      	addmi	r3, #2
 800dcf4:	6033      	strmi	r3, [r6, #0]
 800dcf6:	6825      	ldr	r5, [r4, #0]
 800dcf8:	f015 0506 	ands.w	r5, r5, #6
 800dcfc:	d106      	bne.n	800dd0c <_printf_common+0x48>
 800dcfe:	f104 0a19 	add.w	sl, r4, #25
 800dd02:	68e3      	ldr	r3, [r4, #12]
 800dd04:	6832      	ldr	r2, [r6, #0]
 800dd06:	1a9b      	subs	r3, r3, r2
 800dd08:	42ab      	cmp	r3, r5
 800dd0a:	dc26      	bgt.n	800dd5a <_printf_common+0x96>
 800dd0c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800dd10:	1e13      	subs	r3, r2, #0
 800dd12:	6822      	ldr	r2, [r4, #0]
 800dd14:	bf18      	it	ne
 800dd16:	2301      	movne	r3, #1
 800dd18:	0692      	lsls	r2, r2, #26
 800dd1a:	d42b      	bmi.n	800dd74 <_printf_common+0xb0>
 800dd1c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800dd20:	4649      	mov	r1, r9
 800dd22:	4638      	mov	r0, r7
 800dd24:	47c0      	blx	r8
 800dd26:	3001      	adds	r0, #1
 800dd28:	d01e      	beq.n	800dd68 <_printf_common+0xa4>
 800dd2a:	6823      	ldr	r3, [r4, #0]
 800dd2c:	68e5      	ldr	r5, [r4, #12]
 800dd2e:	6832      	ldr	r2, [r6, #0]
 800dd30:	f003 0306 	and.w	r3, r3, #6
 800dd34:	2b04      	cmp	r3, #4
 800dd36:	bf08      	it	eq
 800dd38:	1aad      	subeq	r5, r5, r2
 800dd3a:	68a3      	ldr	r3, [r4, #8]
 800dd3c:	6922      	ldr	r2, [r4, #16]
 800dd3e:	bf0c      	ite	eq
 800dd40:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800dd44:	2500      	movne	r5, #0
 800dd46:	4293      	cmp	r3, r2
 800dd48:	bfc4      	itt	gt
 800dd4a:	1a9b      	subgt	r3, r3, r2
 800dd4c:	18ed      	addgt	r5, r5, r3
 800dd4e:	2600      	movs	r6, #0
 800dd50:	341a      	adds	r4, #26
 800dd52:	42b5      	cmp	r5, r6
 800dd54:	d11a      	bne.n	800dd8c <_printf_common+0xc8>
 800dd56:	2000      	movs	r0, #0
 800dd58:	e008      	b.n	800dd6c <_printf_common+0xa8>
 800dd5a:	2301      	movs	r3, #1
 800dd5c:	4652      	mov	r2, sl
 800dd5e:	4649      	mov	r1, r9
 800dd60:	4638      	mov	r0, r7
 800dd62:	47c0      	blx	r8
 800dd64:	3001      	adds	r0, #1
 800dd66:	d103      	bne.n	800dd70 <_printf_common+0xac>
 800dd68:	f04f 30ff 	mov.w	r0, #4294967295
 800dd6c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800dd70:	3501      	adds	r5, #1
 800dd72:	e7c6      	b.n	800dd02 <_printf_common+0x3e>
 800dd74:	18e1      	adds	r1, r4, r3
 800dd76:	1c5a      	adds	r2, r3, #1
 800dd78:	2030      	movs	r0, #48	; 0x30
 800dd7a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800dd7e:	4422      	add	r2, r4
 800dd80:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800dd84:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800dd88:	3302      	adds	r3, #2
 800dd8a:	e7c7      	b.n	800dd1c <_printf_common+0x58>
 800dd8c:	2301      	movs	r3, #1
 800dd8e:	4622      	mov	r2, r4
 800dd90:	4649      	mov	r1, r9
 800dd92:	4638      	mov	r0, r7
 800dd94:	47c0      	blx	r8
 800dd96:	3001      	adds	r0, #1
 800dd98:	d0e6      	beq.n	800dd68 <_printf_common+0xa4>
 800dd9a:	3601      	adds	r6, #1
 800dd9c:	e7d9      	b.n	800dd52 <_printf_common+0x8e>
	...

0800dda0 <_printf_i>:
 800dda0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800dda4:	460c      	mov	r4, r1
 800dda6:	4691      	mov	r9, r2
 800dda8:	7e27      	ldrb	r7, [r4, #24]
 800ddaa:	990c      	ldr	r1, [sp, #48]	; 0x30
 800ddac:	2f78      	cmp	r7, #120	; 0x78
 800ddae:	4680      	mov	r8, r0
 800ddb0:	469a      	mov	sl, r3
 800ddb2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800ddb6:	d807      	bhi.n	800ddc8 <_printf_i+0x28>
 800ddb8:	2f62      	cmp	r7, #98	; 0x62
 800ddba:	d80a      	bhi.n	800ddd2 <_printf_i+0x32>
 800ddbc:	2f00      	cmp	r7, #0
 800ddbe:	f000 80d8 	beq.w	800df72 <_printf_i+0x1d2>
 800ddc2:	2f58      	cmp	r7, #88	; 0x58
 800ddc4:	f000 80a3 	beq.w	800df0e <_printf_i+0x16e>
 800ddc8:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800ddcc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800ddd0:	e03a      	b.n	800de48 <_printf_i+0xa8>
 800ddd2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800ddd6:	2b15      	cmp	r3, #21
 800ddd8:	d8f6      	bhi.n	800ddc8 <_printf_i+0x28>
 800ddda:	a001      	add	r0, pc, #4	; (adr r0, 800dde0 <_printf_i+0x40>)
 800dddc:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800dde0:	0800de39 	.word	0x0800de39
 800dde4:	0800de4d 	.word	0x0800de4d
 800dde8:	0800ddc9 	.word	0x0800ddc9
 800ddec:	0800ddc9 	.word	0x0800ddc9
 800ddf0:	0800ddc9 	.word	0x0800ddc9
 800ddf4:	0800ddc9 	.word	0x0800ddc9
 800ddf8:	0800de4d 	.word	0x0800de4d
 800ddfc:	0800ddc9 	.word	0x0800ddc9
 800de00:	0800ddc9 	.word	0x0800ddc9
 800de04:	0800ddc9 	.word	0x0800ddc9
 800de08:	0800ddc9 	.word	0x0800ddc9
 800de0c:	0800df59 	.word	0x0800df59
 800de10:	0800de7d 	.word	0x0800de7d
 800de14:	0800df3b 	.word	0x0800df3b
 800de18:	0800ddc9 	.word	0x0800ddc9
 800de1c:	0800ddc9 	.word	0x0800ddc9
 800de20:	0800df7b 	.word	0x0800df7b
 800de24:	0800ddc9 	.word	0x0800ddc9
 800de28:	0800de7d 	.word	0x0800de7d
 800de2c:	0800ddc9 	.word	0x0800ddc9
 800de30:	0800ddc9 	.word	0x0800ddc9
 800de34:	0800df43 	.word	0x0800df43
 800de38:	680b      	ldr	r3, [r1, #0]
 800de3a:	1d1a      	adds	r2, r3, #4
 800de3c:	681b      	ldr	r3, [r3, #0]
 800de3e:	600a      	str	r2, [r1, #0]
 800de40:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800de44:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800de48:	2301      	movs	r3, #1
 800de4a:	e0a3      	b.n	800df94 <_printf_i+0x1f4>
 800de4c:	6825      	ldr	r5, [r4, #0]
 800de4e:	6808      	ldr	r0, [r1, #0]
 800de50:	062e      	lsls	r6, r5, #24
 800de52:	f100 0304 	add.w	r3, r0, #4
 800de56:	d50a      	bpl.n	800de6e <_printf_i+0xce>
 800de58:	6805      	ldr	r5, [r0, #0]
 800de5a:	600b      	str	r3, [r1, #0]
 800de5c:	2d00      	cmp	r5, #0
 800de5e:	da03      	bge.n	800de68 <_printf_i+0xc8>
 800de60:	232d      	movs	r3, #45	; 0x2d
 800de62:	426d      	negs	r5, r5
 800de64:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800de68:	485e      	ldr	r0, [pc, #376]	; (800dfe4 <_printf_i+0x244>)
 800de6a:	230a      	movs	r3, #10
 800de6c:	e019      	b.n	800dea2 <_printf_i+0x102>
 800de6e:	f015 0f40 	tst.w	r5, #64	; 0x40
 800de72:	6805      	ldr	r5, [r0, #0]
 800de74:	600b      	str	r3, [r1, #0]
 800de76:	bf18      	it	ne
 800de78:	b22d      	sxthne	r5, r5
 800de7a:	e7ef      	b.n	800de5c <_printf_i+0xbc>
 800de7c:	680b      	ldr	r3, [r1, #0]
 800de7e:	6825      	ldr	r5, [r4, #0]
 800de80:	1d18      	adds	r0, r3, #4
 800de82:	6008      	str	r0, [r1, #0]
 800de84:	0628      	lsls	r0, r5, #24
 800de86:	d501      	bpl.n	800de8c <_printf_i+0xec>
 800de88:	681d      	ldr	r5, [r3, #0]
 800de8a:	e002      	b.n	800de92 <_printf_i+0xf2>
 800de8c:	0669      	lsls	r1, r5, #25
 800de8e:	d5fb      	bpl.n	800de88 <_printf_i+0xe8>
 800de90:	881d      	ldrh	r5, [r3, #0]
 800de92:	4854      	ldr	r0, [pc, #336]	; (800dfe4 <_printf_i+0x244>)
 800de94:	2f6f      	cmp	r7, #111	; 0x6f
 800de96:	bf0c      	ite	eq
 800de98:	2308      	moveq	r3, #8
 800de9a:	230a      	movne	r3, #10
 800de9c:	2100      	movs	r1, #0
 800de9e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800dea2:	6866      	ldr	r6, [r4, #4]
 800dea4:	60a6      	str	r6, [r4, #8]
 800dea6:	2e00      	cmp	r6, #0
 800dea8:	bfa2      	ittt	ge
 800deaa:	6821      	ldrge	r1, [r4, #0]
 800deac:	f021 0104 	bicge.w	r1, r1, #4
 800deb0:	6021      	strge	r1, [r4, #0]
 800deb2:	b90d      	cbnz	r5, 800deb8 <_printf_i+0x118>
 800deb4:	2e00      	cmp	r6, #0
 800deb6:	d04d      	beq.n	800df54 <_printf_i+0x1b4>
 800deb8:	4616      	mov	r6, r2
 800deba:	fbb5 f1f3 	udiv	r1, r5, r3
 800debe:	fb03 5711 	mls	r7, r3, r1, r5
 800dec2:	5dc7      	ldrb	r7, [r0, r7]
 800dec4:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800dec8:	462f      	mov	r7, r5
 800deca:	42bb      	cmp	r3, r7
 800decc:	460d      	mov	r5, r1
 800dece:	d9f4      	bls.n	800deba <_printf_i+0x11a>
 800ded0:	2b08      	cmp	r3, #8
 800ded2:	d10b      	bne.n	800deec <_printf_i+0x14c>
 800ded4:	6823      	ldr	r3, [r4, #0]
 800ded6:	07df      	lsls	r7, r3, #31
 800ded8:	d508      	bpl.n	800deec <_printf_i+0x14c>
 800deda:	6923      	ldr	r3, [r4, #16]
 800dedc:	6861      	ldr	r1, [r4, #4]
 800dede:	4299      	cmp	r1, r3
 800dee0:	bfde      	ittt	le
 800dee2:	2330      	movle	r3, #48	; 0x30
 800dee4:	f806 3c01 	strble.w	r3, [r6, #-1]
 800dee8:	f106 36ff 	addle.w	r6, r6, #4294967295
 800deec:	1b92      	subs	r2, r2, r6
 800deee:	6122      	str	r2, [r4, #16]
 800def0:	f8cd a000 	str.w	sl, [sp]
 800def4:	464b      	mov	r3, r9
 800def6:	aa03      	add	r2, sp, #12
 800def8:	4621      	mov	r1, r4
 800defa:	4640      	mov	r0, r8
 800defc:	f7ff fee2 	bl	800dcc4 <_printf_common>
 800df00:	3001      	adds	r0, #1
 800df02:	d14c      	bne.n	800df9e <_printf_i+0x1fe>
 800df04:	f04f 30ff 	mov.w	r0, #4294967295
 800df08:	b004      	add	sp, #16
 800df0a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800df0e:	4835      	ldr	r0, [pc, #212]	; (800dfe4 <_printf_i+0x244>)
 800df10:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800df14:	6823      	ldr	r3, [r4, #0]
 800df16:	680e      	ldr	r6, [r1, #0]
 800df18:	061f      	lsls	r7, r3, #24
 800df1a:	f856 5b04 	ldr.w	r5, [r6], #4
 800df1e:	600e      	str	r6, [r1, #0]
 800df20:	d514      	bpl.n	800df4c <_printf_i+0x1ac>
 800df22:	07d9      	lsls	r1, r3, #31
 800df24:	bf44      	itt	mi
 800df26:	f043 0320 	orrmi.w	r3, r3, #32
 800df2a:	6023      	strmi	r3, [r4, #0]
 800df2c:	b91d      	cbnz	r5, 800df36 <_printf_i+0x196>
 800df2e:	6823      	ldr	r3, [r4, #0]
 800df30:	f023 0320 	bic.w	r3, r3, #32
 800df34:	6023      	str	r3, [r4, #0]
 800df36:	2310      	movs	r3, #16
 800df38:	e7b0      	b.n	800de9c <_printf_i+0xfc>
 800df3a:	6823      	ldr	r3, [r4, #0]
 800df3c:	f043 0320 	orr.w	r3, r3, #32
 800df40:	6023      	str	r3, [r4, #0]
 800df42:	2378      	movs	r3, #120	; 0x78
 800df44:	4828      	ldr	r0, [pc, #160]	; (800dfe8 <_printf_i+0x248>)
 800df46:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800df4a:	e7e3      	b.n	800df14 <_printf_i+0x174>
 800df4c:	065e      	lsls	r6, r3, #25
 800df4e:	bf48      	it	mi
 800df50:	b2ad      	uxthmi	r5, r5
 800df52:	e7e6      	b.n	800df22 <_printf_i+0x182>
 800df54:	4616      	mov	r6, r2
 800df56:	e7bb      	b.n	800ded0 <_printf_i+0x130>
 800df58:	680b      	ldr	r3, [r1, #0]
 800df5a:	6826      	ldr	r6, [r4, #0]
 800df5c:	6960      	ldr	r0, [r4, #20]
 800df5e:	1d1d      	adds	r5, r3, #4
 800df60:	600d      	str	r5, [r1, #0]
 800df62:	0635      	lsls	r5, r6, #24
 800df64:	681b      	ldr	r3, [r3, #0]
 800df66:	d501      	bpl.n	800df6c <_printf_i+0x1cc>
 800df68:	6018      	str	r0, [r3, #0]
 800df6a:	e002      	b.n	800df72 <_printf_i+0x1d2>
 800df6c:	0671      	lsls	r1, r6, #25
 800df6e:	d5fb      	bpl.n	800df68 <_printf_i+0x1c8>
 800df70:	8018      	strh	r0, [r3, #0]
 800df72:	2300      	movs	r3, #0
 800df74:	6123      	str	r3, [r4, #16]
 800df76:	4616      	mov	r6, r2
 800df78:	e7ba      	b.n	800def0 <_printf_i+0x150>
 800df7a:	680b      	ldr	r3, [r1, #0]
 800df7c:	1d1a      	adds	r2, r3, #4
 800df7e:	600a      	str	r2, [r1, #0]
 800df80:	681e      	ldr	r6, [r3, #0]
 800df82:	6862      	ldr	r2, [r4, #4]
 800df84:	2100      	movs	r1, #0
 800df86:	4630      	mov	r0, r6
 800df88:	f7f2 f92a 	bl	80001e0 <memchr>
 800df8c:	b108      	cbz	r0, 800df92 <_printf_i+0x1f2>
 800df8e:	1b80      	subs	r0, r0, r6
 800df90:	6060      	str	r0, [r4, #4]
 800df92:	6863      	ldr	r3, [r4, #4]
 800df94:	6123      	str	r3, [r4, #16]
 800df96:	2300      	movs	r3, #0
 800df98:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800df9c:	e7a8      	b.n	800def0 <_printf_i+0x150>
 800df9e:	6923      	ldr	r3, [r4, #16]
 800dfa0:	4632      	mov	r2, r6
 800dfa2:	4649      	mov	r1, r9
 800dfa4:	4640      	mov	r0, r8
 800dfa6:	47d0      	blx	sl
 800dfa8:	3001      	adds	r0, #1
 800dfaa:	d0ab      	beq.n	800df04 <_printf_i+0x164>
 800dfac:	6823      	ldr	r3, [r4, #0]
 800dfae:	079b      	lsls	r3, r3, #30
 800dfb0:	d413      	bmi.n	800dfda <_printf_i+0x23a>
 800dfb2:	68e0      	ldr	r0, [r4, #12]
 800dfb4:	9b03      	ldr	r3, [sp, #12]
 800dfb6:	4298      	cmp	r0, r3
 800dfb8:	bfb8      	it	lt
 800dfba:	4618      	movlt	r0, r3
 800dfbc:	e7a4      	b.n	800df08 <_printf_i+0x168>
 800dfbe:	2301      	movs	r3, #1
 800dfc0:	4632      	mov	r2, r6
 800dfc2:	4649      	mov	r1, r9
 800dfc4:	4640      	mov	r0, r8
 800dfc6:	47d0      	blx	sl
 800dfc8:	3001      	adds	r0, #1
 800dfca:	d09b      	beq.n	800df04 <_printf_i+0x164>
 800dfcc:	3501      	adds	r5, #1
 800dfce:	68e3      	ldr	r3, [r4, #12]
 800dfd0:	9903      	ldr	r1, [sp, #12]
 800dfd2:	1a5b      	subs	r3, r3, r1
 800dfd4:	42ab      	cmp	r3, r5
 800dfd6:	dcf2      	bgt.n	800dfbe <_printf_i+0x21e>
 800dfd8:	e7eb      	b.n	800dfb2 <_printf_i+0x212>
 800dfda:	2500      	movs	r5, #0
 800dfdc:	f104 0619 	add.w	r6, r4, #25
 800dfe0:	e7f5      	b.n	800dfce <_printf_i+0x22e>
 800dfe2:	bf00      	nop
 800dfe4:	0801112a 	.word	0x0801112a
 800dfe8:	0801113b 	.word	0x0801113b

0800dfec <_sbrk_r>:
 800dfec:	b538      	push	{r3, r4, r5, lr}
 800dfee:	4d06      	ldr	r5, [pc, #24]	; (800e008 <_sbrk_r+0x1c>)
 800dff0:	2300      	movs	r3, #0
 800dff2:	4604      	mov	r4, r0
 800dff4:	4608      	mov	r0, r1
 800dff6:	602b      	str	r3, [r5, #0]
 800dff8:	f7f5 fd5a 	bl	8003ab0 <_sbrk>
 800dffc:	1c43      	adds	r3, r0, #1
 800dffe:	d102      	bne.n	800e006 <_sbrk_r+0x1a>
 800e000:	682b      	ldr	r3, [r5, #0]
 800e002:	b103      	cbz	r3, 800e006 <_sbrk_r+0x1a>
 800e004:	6023      	str	r3, [r4, #0]
 800e006:	bd38      	pop	{r3, r4, r5, pc}
 800e008:	20004c40 	.word	0x20004c40

0800e00c <siprintf>:
 800e00c:	b40e      	push	{r1, r2, r3}
 800e00e:	b500      	push	{lr}
 800e010:	b09c      	sub	sp, #112	; 0x70
 800e012:	ab1d      	add	r3, sp, #116	; 0x74
 800e014:	9002      	str	r0, [sp, #8]
 800e016:	9006      	str	r0, [sp, #24]
 800e018:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800e01c:	4809      	ldr	r0, [pc, #36]	; (800e044 <siprintf+0x38>)
 800e01e:	9107      	str	r1, [sp, #28]
 800e020:	9104      	str	r1, [sp, #16]
 800e022:	4909      	ldr	r1, [pc, #36]	; (800e048 <siprintf+0x3c>)
 800e024:	f853 2b04 	ldr.w	r2, [r3], #4
 800e028:	9105      	str	r1, [sp, #20]
 800e02a:	6800      	ldr	r0, [r0, #0]
 800e02c:	9301      	str	r3, [sp, #4]
 800e02e:	a902      	add	r1, sp, #8
 800e030:	f001 fa7e 	bl	800f530 <_svfiprintf_r>
 800e034:	9b02      	ldr	r3, [sp, #8]
 800e036:	2200      	movs	r2, #0
 800e038:	701a      	strb	r2, [r3, #0]
 800e03a:	b01c      	add	sp, #112	; 0x70
 800e03c:	f85d eb04 	ldr.w	lr, [sp], #4
 800e040:	b003      	add	sp, #12
 800e042:	4770      	bx	lr
 800e044:	20000024 	.word	0x20000024
 800e048:	ffff0208 	.word	0xffff0208

0800e04c <quorem>:
 800e04c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e050:	6903      	ldr	r3, [r0, #16]
 800e052:	690c      	ldr	r4, [r1, #16]
 800e054:	42a3      	cmp	r3, r4
 800e056:	4607      	mov	r7, r0
 800e058:	f2c0 8081 	blt.w	800e15e <quorem+0x112>
 800e05c:	3c01      	subs	r4, #1
 800e05e:	f101 0814 	add.w	r8, r1, #20
 800e062:	f100 0514 	add.w	r5, r0, #20
 800e066:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800e06a:	9301      	str	r3, [sp, #4]
 800e06c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800e070:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800e074:	3301      	adds	r3, #1
 800e076:	429a      	cmp	r2, r3
 800e078:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800e07c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800e080:	fbb2 f6f3 	udiv	r6, r2, r3
 800e084:	d331      	bcc.n	800e0ea <quorem+0x9e>
 800e086:	f04f 0e00 	mov.w	lr, #0
 800e08a:	4640      	mov	r0, r8
 800e08c:	46ac      	mov	ip, r5
 800e08e:	46f2      	mov	sl, lr
 800e090:	f850 2b04 	ldr.w	r2, [r0], #4
 800e094:	b293      	uxth	r3, r2
 800e096:	fb06 e303 	mla	r3, r6, r3, lr
 800e09a:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800e09e:	b29b      	uxth	r3, r3
 800e0a0:	ebaa 0303 	sub.w	r3, sl, r3
 800e0a4:	0c12      	lsrs	r2, r2, #16
 800e0a6:	f8dc a000 	ldr.w	sl, [ip]
 800e0aa:	fb06 e202 	mla	r2, r6, r2, lr
 800e0ae:	fa13 f38a 	uxtah	r3, r3, sl
 800e0b2:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800e0b6:	fa1f fa82 	uxth.w	sl, r2
 800e0ba:	f8dc 2000 	ldr.w	r2, [ip]
 800e0be:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 800e0c2:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800e0c6:	b29b      	uxth	r3, r3
 800e0c8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800e0cc:	4581      	cmp	r9, r0
 800e0ce:	f84c 3b04 	str.w	r3, [ip], #4
 800e0d2:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800e0d6:	d2db      	bcs.n	800e090 <quorem+0x44>
 800e0d8:	f855 300b 	ldr.w	r3, [r5, fp]
 800e0dc:	b92b      	cbnz	r3, 800e0ea <quorem+0x9e>
 800e0de:	9b01      	ldr	r3, [sp, #4]
 800e0e0:	3b04      	subs	r3, #4
 800e0e2:	429d      	cmp	r5, r3
 800e0e4:	461a      	mov	r2, r3
 800e0e6:	d32e      	bcc.n	800e146 <quorem+0xfa>
 800e0e8:	613c      	str	r4, [r7, #16]
 800e0ea:	4638      	mov	r0, r7
 800e0ec:	f001 f8b6 	bl	800f25c <__mcmp>
 800e0f0:	2800      	cmp	r0, #0
 800e0f2:	db24      	blt.n	800e13e <quorem+0xf2>
 800e0f4:	3601      	adds	r6, #1
 800e0f6:	4628      	mov	r0, r5
 800e0f8:	f04f 0c00 	mov.w	ip, #0
 800e0fc:	f858 2b04 	ldr.w	r2, [r8], #4
 800e100:	f8d0 e000 	ldr.w	lr, [r0]
 800e104:	b293      	uxth	r3, r2
 800e106:	ebac 0303 	sub.w	r3, ip, r3
 800e10a:	0c12      	lsrs	r2, r2, #16
 800e10c:	fa13 f38e 	uxtah	r3, r3, lr
 800e110:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800e114:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800e118:	b29b      	uxth	r3, r3
 800e11a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800e11e:	45c1      	cmp	r9, r8
 800e120:	f840 3b04 	str.w	r3, [r0], #4
 800e124:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800e128:	d2e8      	bcs.n	800e0fc <quorem+0xb0>
 800e12a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800e12e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800e132:	b922      	cbnz	r2, 800e13e <quorem+0xf2>
 800e134:	3b04      	subs	r3, #4
 800e136:	429d      	cmp	r5, r3
 800e138:	461a      	mov	r2, r3
 800e13a:	d30a      	bcc.n	800e152 <quorem+0x106>
 800e13c:	613c      	str	r4, [r7, #16]
 800e13e:	4630      	mov	r0, r6
 800e140:	b003      	add	sp, #12
 800e142:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e146:	6812      	ldr	r2, [r2, #0]
 800e148:	3b04      	subs	r3, #4
 800e14a:	2a00      	cmp	r2, #0
 800e14c:	d1cc      	bne.n	800e0e8 <quorem+0x9c>
 800e14e:	3c01      	subs	r4, #1
 800e150:	e7c7      	b.n	800e0e2 <quorem+0x96>
 800e152:	6812      	ldr	r2, [r2, #0]
 800e154:	3b04      	subs	r3, #4
 800e156:	2a00      	cmp	r2, #0
 800e158:	d1f0      	bne.n	800e13c <quorem+0xf0>
 800e15a:	3c01      	subs	r4, #1
 800e15c:	e7eb      	b.n	800e136 <quorem+0xea>
 800e15e:	2000      	movs	r0, #0
 800e160:	e7ee      	b.n	800e140 <quorem+0xf4>
 800e162:	0000      	movs	r0, r0
 800e164:	0000      	movs	r0, r0
	...

0800e168 <_dtoa_r>:
 800e168:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e16c:	ed2d 8b02 	vpush	{d8}
 800e170:	ec57 6b10 	vmov	r6, r7, d0
 800e174:	b095      	sub	sp, #84	; 0x54
 800e176:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800e178:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800e17c:	9105      	str	r1, [sp, #20]
 800e17e:	e9cd 6702 	strd	r6, r7, [sp, #8]
 800e182:	4604      	mov	r4, r0
 800e184:	9209      	str	r2, [sp, #36]	; 0x24
 800e186:	930f      	str	r3, [sp, #60]	; 0x3c
 800e188:	b975      	cbnz	r5, 800e1a8 <_dtoa_r+0x40>
 800e18a:	2010      	movs	r0, #16
 800e18c:	f7ff f9f4 	bl	800d578 <malloc>
 800e190:	4602      	mov	r2, r0
 800e192:	6260      	str	r0, [r4, #36]	; 0x24
 800e194:	b920      	cbnz	r0, 800e1a0 <_dtoa_r+0x38>
 800e196:	4bb2      	ldr	r3, [pc, #712]	; (800e460 <_dtoa_r+0x2f8>)
 800e198:	21ea      	movs	r1, #234	; 0xea
 800e19a:	48b2      	ldr	r0, [pc, #712]	; (800e464 <_dtoa_r+0x2fc>)
 800e19c:	f001 fac8 	bl	800f730 <__assert_func>
 800e1a0:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800e1a4:	6005      	str	r5, [r0, #0]
 800e1a6:	60c5      	str	r5, [r0, #12]
 800e1a8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e1aa:	6819      	ldr	r1, [r3, #0]
 800e1ac:	b151      	cbz	r1, 800e1c4 <_dtoa_r+0x5c>
 800e1ae:	685a      	ldr	r2, [r3, #4]
 800e1b0:	604a      	str	r2, [r1, #4]
 800e1b2:	2301      	movs	r3, #1
 800e1b4:	4093      	lsls	r3, r2
 800e1b6:	608b      	str	r3, [r1, #8]
 800e1b8:	4620      	mov	r0, r4
 800e1ba:	f000 fe11 	bl	800ede0 <_Bfree>
 800e1be:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e1c0:	2200      	movs	r2, #0
 800e1c2:	601a      	str	r2, [r3, #0]
 800e1c4:	1e3b      	subs	r3, r7, #0
 800e1c6:	bfb9      	ittee	lt
 800e1c8:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800e1cc:	9303      	strlt	r3, [sp, #12]
 800e1ce:	2300      	movge	r3, #0
 800e1d0:	f8c8 3000 	strge.w	r3, [r8]
 800e1d4:	f8dd 900c 	ldr.w	r9, [sp, #12]
 800e1d8:	4ba3      	ldr	r3, [pc, #652]	; (800e468 <_dtoa_r+0x300>)
 800e1da:	bfbc      	itt	lt
 800e1dc:	2201      	movlt	r2, #1
 800e1de:	f8c8 2000 	strlt.w	r2, [r8]
 800e1e2:	ea33 0309 	bics.w	r3, r3, r9
 800e1e6:	d11b      	bne.n	800e220 <_dtoa_r+0xb8>
 800e1e8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800e1ea:	f242 730f 	movw	r3, #9999	; 0x270f
 800e1ee:	6013      	str	r3, [r2, #0]
 800e1f0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800e1f4:	4333      	orrs	r3, r6
 800e1f6:	f000 857a 	beq.w	800ecee <_dtoa_r+0xb86>
 800e1fa:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800e1fc:	b963      	cbnz	r3, 800e218 <_dtoa_r+0xb0>
 800e1fe:	4b9b      	ldr	r3, [pc, #620]	; (800e46c <_dtoa_r+0x304>)
 800e200:	e024      	b.n	800e24c <_dtoa_r+0xe4>
 800e202:	4b9b      	ldr	r3, [pc, #620]	; (800e470 <_dtoa_r+0x308>)
 800e204:	9300      	str	r3, [sp, #0]
 800e206:	3308      	adds	r3, #8
 800e208:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800e20a:	6013      	str	r3, [r2, #0]
 800e20c:	9800      	ldr	r0, [sp, #0]
 800e20e:	b015      	add	sp, #84	; 0x54
 800e210:	ecbd 8b02 	vpop	{d8}
 800e214:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e218:	4b94      	ldr	r3, [pc, #592]	; (800e46c <_dtoa_r+0x304>)
 800e21a:	9300      	str	r3, [sp, #0]
 800e21c:	3303      	adds	r3, #3
 800e21e:	e7f3      	b.n	800e208 <_dtoa_r+0xa0>
 800e220:	ed9d 7b02 	vldr	d7, [sp, #8]
 800e224:	2200      	movs	r2, #0
 800e226:	ec51 0b17 	vmov	r0, r1, d7
 800e22a:	2300      	movs	r3, #0
 800e22c:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 800e230:	f7f2 fc4a 	bl	8000ac8 <__aeabi_dcmpeq>
 800e234:	4680      	mov	r8, r0
 800e236:	b158      	cbz	r0, 800e250 <_dtoa_r+0xe8>
 800e238:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800e23a:	2301      	movs	r3, #1
 800e23c:	6013      	str	r3, [r2, #0]
 800e23e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800e240:	2b00      	cmp	r3, #0
 800e242:	f000 8551 	beq.w	800ece8 <_dtoa_r+0xb80>
 800e246:	488b      	ldr	r0, [pc, #556]	; (800e474 <_dtoa_r+0x30c>)
 800e248:	6018      	str	r0, [r3, #0]
 800e24a:	1e43      	subs	r3, r0, #1
 800e24c:	9300      	str	r3, [sp, #0]
 800e24e:	e7dd      	b.n	800e20c <_dtoa_r+0xa4>
 800e250:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 800e254:	aa12      	add	r2, sp, #72	; 0x48
 800e256:	a913      	add	r1, sp, #76	; 0x4c
 800e258:	4620      	mov	r0, r4
 800e25a:	f001 f8a3 	bl	800f3a4 <__d2b>
 800e25e:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800e262:	4683      	mov	fp, r0
 800e264:	2d00      	cmp	r5, #0
 800e266:	d07c      	beq.n	800e362 <_dtoa_r+0x1fa>
 800e268:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e26a:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 800e26e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800e272:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 800e276:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800e27a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800e27e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800e282:	4b7d      	ldr	r3, [pc, #500]	; (800e478 <_dtoa_r+0x310>)
 800e284:	2200      	movs	r2, #0
 800e286:	4630      	mov	r0, r6
 800e288:	4639      	mov	r1, r7
 800e28a:	f7f1 fffd 	bl	8000288 <__aeabi_dsub>
 800e28e:	a36e      	add	r3, pc, #440	; (adr r3, 800e448 <_dtoa_r+0x2e0>)
 800e290:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e294:	f7f2 f9b0 	bl	80005f8 <__aeabi_dmul>
 800e298:	a36d      	add	r3, pc, #436	; (adr r3, 800e450 <_dtoa_r+0x2e8>)
 800e29a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e29e:	f7f1 fff5 	bl	800028c <__adddf3>
 800e2a2:	4606      	mov	r6, r0
 800e2a4:	4628      	mov	r0, r5
 800e2a6:	460f      	mov	r7, r1
 800e2a8:	f7f2 f93c 	bl	8000524 <__aeabi_i2d>
 800e2ac:	a36a      	add	r3, pc, #424	; (adr r3, 800e458 <_dtoa_r+0x2f0>)
 800e2ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e2b2:	f7f2 f9a1 	bl	80005f8 <__aeabi_dmul>
 800e2b6:	4602      	mov	r2, r0
 800e2b8:	460b      	mov	r3, r1
 800e2ba:	4630      	mov	r0, r6
 800e2bc:	4639      	mov	r1, r7
 800e2be:	f7f1 ffe5 	bl	800028c <__adddf3>
 800e2c2:	4606      	mov	r6, r0
 800e2c4:	460f      	mov	r7, r1
 800e2c6:	f7f2 fc47 	bl	8000b58 <__aeabi_d2iz>
 800e2ca:	2200      	movs	r2, #0
 800e2cc:	4682      	mov	sl, r0
 800e2ce:	2300      	movs	r3, #0
 800e2d0:	4630      	mov	r0, r6
 800e2d2:	4639      	mov	r1, r7
 800e2d4:	f7f2 fc02 	bl	8000adc <__aeabi_dcmplt>
 800e2d8:	b148      	cbz	r0, 800e2ee <_dtoa_r+0x186>
 800e2da:	4650      	mov	r0, sl
 800e2dc:	f7f2 f922 	bl	8000524 <__aeabi_i2d>
 800e2e0:	4632      	mov	r2, r6
 800e2e2:	463b      	mov	r3, r7
 800e2e4:	f7f2 fbf0 	bl	8000ac8 <__aeabi_dcmpeq>
 800e2e8:	b908      	cbnz	r0, 800e2ee <_dtoa_r+0x186>
 800e2ea:	f10a 3aff 	add.w	sl, sl, #4294967295
 800e2ee:	f1ba 0f16 	cmp.w	sl, #22
 800e2f2:	d854      	bhi.n	800e39e <_dtoa_r+0x236>
 800e2f4:	4b61      	ldr	r3, [pc, #388]	; (800e47c <_dtoa_r+0x314>)
 800e2f6:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800e2fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e2fe:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800e302:	f7f2 fbeb 	bl	8000adc <__aeabi_dcmplt>
 800e306:	2800      	cmp	r0, #0
 800e308:	d04b      	beq.n	800e3a2 <_dtoa_r+0x23a>
 800e30a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800e30e:	2300      	movs	r3, #0
 800e310:	930e      	str	r3, [sp, #56]	; 0x38
 800e312:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800e314:	1b5d      	subs	r5, r3, r5
 800e316:	1e6b      	subs	r3, r5, #1
 800e318:	9304      	str	r3, [sp, #16]
 800e31a:	bf43      	ittte	mi
 800e31c:	2300      	movmi	r3, #0
 800e31e:	f1c5 0801 	rsbmi	r8, r5, #1
 800e322:	9304      	strmi	r3, [sp, #16]
 800e324:	f04f 0800 	movpl.w	r8, #0
 800e328:	f1ba 0f00 	cmp.w	sl, #0
 800e32c:	db3b      	blt.n	800e3a6 <_dtoa_r+0x23e>
 800e32e:	9b04      	ldr	r3, [sp, #16]
 800e330:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 800e334:	4453      	add	r3, sl
 800e336:	9304      	str	r3, [sp, #16]
 800e338:	2300      	movs	r3, #0
 800e33a:	9306      	str	r3, [sp, #24]
 800e33c:	9b05      	ldr	r3, [sp, #20]
 800e33e:	2b09      	cmp	r3, #9
 800e340:	d869      	bhi.n	800e416 <_dtoa_r+0x2ae>
 800e342:	2b05      	cmp	r3, #5
 800e344:	bfc4      	itt	gt
 800e346:	3b04      	subgt	r3, #4
 800e348:	9305      	strgt	r3, [sp, #20]
 800e34a:	9b05      	ldr	r3, [sp, #20]
 800e34c:	f1a3 0302 	sub.w	r3, r3, #2
 800e350:	bfcc      	ite	gt
 800e352:	2500      	movgt	r5, #0
 800e354:	2501      	movle	r5, #1
 800e356:	2b03      	cmp	r3, #3
 800e358:	d869      	bhi.n	800e42e <_dtoa_r+0x2c6>
 800e35a:	e8df f003 	tbb	[pc, r3]
 800e35e:	4e2c      	.short	0x4e2c
 800e360:	5a4c      	.short	0x5a4c
 800e362:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 800e366:	441d      	add	r5, r3
 800e368:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800e36c:	2b20      	cmp	r3, #32
 800e36e:	bfc1      	itttt	gt
 800e370:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800e374:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800e378:	fa09 f303 	lslgt.w	r3, r9, r3
 800e37c:	fa26 f000 	lsrgt.w	r0, r6, r0
 800e380:	bfda      	itte	le
 800e382:	f1c3 0320 	rsble	r3, r3, #32
 800e386:	fa06 f003 	lslle.w	r0, r6, r3
 800e38a:	4318      	orrgt	r0, r3
 800e38c:	f7f2 f8ba 	bl	8000504 <__aeabi_ui2d>
 800e390:	2301      	movs	r3, #1
 800e392:	4606      	mov	r6, r0
 800e394:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800e398:	3d01      	subs	r5, #1
 800e39a:	9310      	str	r3, [sp, #64]	; 0x40
 800e39c:	e771      	b.n	800e282 <_dtoa_r+0x11a>
 800e39e:	2301      	movs	r3, #1
 800e3a0:	e7b6      	b.n	800e310 <_dtoa_r+0x1a8>
 800e3a2:	900e      	str	r0, [sp, #56]	; 0x38
 800e3a4:	e7b5      	b.n	800e312 <_dtoa_r+0x1aa>
 800e3a6:	f1ca 0300 	rsb	r3, sl, #0
 800e3aa:	9306      	str	r3, [sp, #24]
 800e3ac:	2300      	movs	r3, #0
 800e3ae:	eba8 080a 	sub.w	r8, r8, sl
 800e3b2:	930d      	str	r3, [sp, #52]	; 0x34
 800e3b4:	e7c2      	b.n	800e33c <_dtoa_r+0x1d4>
 800e3b6:	2300      	movs	r3, #0
 800e3b8:	9308      	str	r3, [sp, #32]
 800e3ba:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e3bc:	2b00      	cmp	r3, #0
 800e3be:	dc39      	bgt.n	800e434 <_dtoa_r+0x2cc>
 800e3c0:	f04f 0901 	mov.w	r9, #1
 800e3c4:	f8cd 9004 	str.w	r9, [sp, #4]
 800e3c8:	464b      	mov	r3, r9
 800e3ca:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 800e3ce:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800e3d0:	2200      	movs	r2, #0
 800e3d2:	6042      	str	r2, [r0, #4]
 800e3d4:	2204      	movs	r2, #4
 800e3d6:	f102 0614 	add.w	r6, r2, #20
 800e3da:	429e      	cmp	r6, r3
 800e3dc:	6841      	ldr	r1, [r0, #4]
 800e3de:	d92f      	bls.n	800e440 <_dtoa_r+0x2d8>
 800e3e0:	4620      	mov	r0, r4
 800e3e2:	f000 fcbd 	bl	800ed60 <_Balloc>
 800e3e6:	9000      	str	r0, [sp, #0]
 800e3e8:	2800      	cmp	r0, #0
 800e3ea:	d14b      	bne.n	800e484 <_dtoa_r+0x31c>
 800e3ec:	4b24      	ldr	r3, [pc, #144]	; (800e480 <_dtoa_r+0x318>)
 800e3ee:	4602      	mov	r2, r0
 800e3f0:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800e3f4:	e6d1      	b.n	800e19a <_dtoa_r+0x32>
 800e3f6:	2301      	movs	r3, #1
 800e3f8:	e7de      	b.n	800e3b8 <_dtoa_r+0x250>
 800e3fa:	2300      	movs	r3, #0
 800e3fc:	9308      	str	r3, [sp, #32]
 800e3fe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e400:	eb0a 0903 	add.w	r9, sl, r3
 800e404:	f109 0301 	add.w	r3, r9, #1
 800e408:	2b01      	cmp	r3, #1
 800e40a:	9301      	str	r3, [sp, #4]
 800e40c:	bfb8      	it	lt
 800e40e:	2301      	movlt	r3, #1
 800e410:	e7dd      	b.n	800e3ce <_dtoa_r+0x266>
 800e412:	2301      	movs	r3, #1
 800e414:	e7f2      	b.n	800e3fc <_dtoa_r+0x294>
 800e416:	2501      	movs	r5, #1
 800e418:	2300      	movs	r3, #0
 800e41a:	9305      	str	r3, [sp, #20]
 800e41c:	9508      	str	r5, [sp, #32]
 800e41e:	f04f 39ff 	mov.w	r9, #4294967295
 800e422:	2200      	movs	r2, #0
 800e424:	f8cd 9004 	str.w	r9, [sp, #4]
 800e428:	2312      	movs	r3, #18
 800e42a:	9209      	str	r2, [sp, #36]	; 0x24
 800e42c:	e7cf      	b.n	800e3ce <_dtoa_r+0x266>
 800e42e:	2301      	movs	r3, #1
 800e430:	9308      	str	r3, [sp, #32]
 800e432:	e7f4      	b.n	800e41e <_dtoa_r+0x2b6>
 800e434:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 800e438:	f8cd 9004 	str.w	r9, [sp, #4]
 800e43c:	464b      	mov	r3, r9
 800e43e:	e7c6      	b.n	800e3ce <_dtoa_r+0x266>
 800e440:	3101      	adds	r1, #1
 800e442:	6041      	str	r1, [r0, #4]
 800e444:	0052      	lsls	r2, r2, #1
 800e446:	e7c6      	b.n	800e3d6 <_dtoa_r+0x26e>
 800e448:	636f4361 	.word	0x636f4361
 800e44c:	3fd287a7 	.word	0x3fd287a7
 800e450:	8b60c8b3 	.word	0x8b60c8b3
 800e454:	3fc68a28 	.word	0x3fc68a28
 800e458:	509f79fb 	.word	0x509f79fb
 800e45c:	3fd34413 	.word	0x3fd34413
 800e460:	08011159 	.word	0x08011159
 800e464:	08011170 	.word	0x08011170
 800e468:	7ff00000 	.word	0x7ff00000
 800e46c:	08011155 	.word	0x08011155
 800e470:	0801114c 	.word	0x0801114c
 800e474:	08011129 	.word	0x08011129
 800e478:	3ff80000 	.word	0x3ff80000
 800e47c:	08011268 	.word	0x08011268
 800e480:	080111cf 	.word	0x080111cf
 800e484:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e486:	9a00      	ldr	r2, [sp, #0]
 800e488:	601a      	str	r2, [r3, #0]
 800e48a:	9b01      	ldr	r3, [sp, #4]
 800e48c:	2b0e      	cmp	r3, #14
 800e48e:	f200 80ad 	bhi.w	800e5ec <_dtoa_r+0x484>
 800e492:	2d00      	cmp	r5, #0
 800e494:	f000 80aa 	beq.w	800e5ec <_dtoa_r+0x484>
 800e498:	f1ba 0f00 	cmp.w	sl, #0
 800e49c:	dd36      	ble.n	800e50c <_dtoa_r+0x3a4>
 800e49e:	4ac3      	ldr	r2, [pc, #780]	; (800e7ac <_dtoa_r+0x644>)
 800e4a0:	f00a 030f 	and.w	r3, sl, #15
 800e4a4:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800e4a8:	ed93 7b00 	vldr	d7, [r3]
 800e4ac:	f41a 7f80 	tst.w	sl, #256	; 0x100
 800e4b0:	ea4f 172a 	mov.w	r7, sl, asr #4
 800e4b4:	eeb0 8a47 	vmov.f32	s16, s14
 800e4b8:	eef0 8a67 	vmov.f32	s17, s15
 800e4bc:	d016      	beq.n	800e4ec <_dtoa_r+0x384>
 800e4be:	4bbc      	ldr	r3, [pc, #752]	; (800e7b0 <_dtoa_r+0x648>)
 800e4c0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800e4c4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800e4c8:	f7f2 f9c0 	bl	800084c <__aeabi_ddiv>
 800e4cc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800e4d0:	f007 070f 	and.w	r7, r7, #15
 800e4d4:	2503      	movs	r5, #3
 800e4d6:	4eb6      	ldr	r6, [pc, #728]	; (800e7b0 <_dtoa_r+0x648>)
 800e4d8:	b957      	cbnz	r7, 800e4f0 <_dtoa_r+0x388>
 800e4da:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e4de:	ec53 2b18 	vmov	r2, r3, d8
 800e4e2:	f7f2 f9b3 	bl	800084c <__aeabi_ddiv>
 800e4e6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800e4ea:	e029      	b.n	800e540 <_dtoa_r+0x3d8>
 800e4ec:	2502      	movs	r5, #2
 800e4ee:	e7f2      	b.n	800e4d6 <_dtoa_r+0x36e>
 800e4f0:	07f9      	lsls	r1, r7, #31
 800e4f2:	d508      	bpl.n	800e506 <_dtoa_r+0x39e>
 800e4f4:	ec51 0b18 	vmov	r0, r1, d8
 800e4f8:	e9d6 2300 	ldrd	r2, r3, [r6]
 800e4fc:	f7f2 f87c 	bl	80005f8 <__aeabi_dmul>
 800e500:	ec41 0b18 	vmov	d8, r0, r1
 800e504:	3501      	adds	r5, #1
 800e506:	107f      	asrs	r7, r7, #1
 800e508:	3608      	adds	r6, #8
 800e50a:	e7e5      	b.n	800e4d8 <_dtoa_r+0x370>
 800e50c:	f000 80a6 	beq.w	800e65c <_dtoa_r+0x4f4>
 800e510:	f1ca 0600 	rsb	r6, sl, #0
 800e514:	4ba5      	ldr	r3, [pc, #660]	; (800e7ac <_dtoa_r+0x644>)
 800e516:	4fa6      	ldr	r7, [pc, #664]	; (800e7b0 <_dtoa_r+0x648>)
 800e518:	f006 020f 	and.w	r2, r6, #15
 800e51c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800e520:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e524:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800e528:	f7f2 f866 	bl	80005f8 <__aeabi_dmul>
 800e52c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800e530:	1136      	asrs	r6, r6, #4
 800e532:	2300      	movs	r3, #0
 800e534:	2502      	movs	r5, #2
 800e536:	2e00      	cmp	r6, #0
 800e538:	f040 8085 	bne.w	800e646 <_dtoa_r+0x4de>
 800e53c:	2b00      	cmp	r3, #0
 800e53e:	d1d2      	bne.n	800e4e6 <_dtoa_r+0x37e>
 800e540:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e542:	2b00      	cmp	r3, #0
 800e544:	f000 808c 	beq.w	800e660 <_dtoa_r+0x4f8>
 800e548:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800e54c:	4b99      	ldr	r3, [pc, #612]	; (800e7b4 <_dtoa_r+0x64c>)
 800e54e:	2200      	movs	r2, #0
 800e550:	4630      	mov	r0, r6
 800e552:	4639      	mov	r1, r7
 800e554:	f7f2 fac2 	bl	8000adc <__aeabi_dcmplt>
 800e558:	2800      	cmp	r0, #0
 800e55a:	f000 8081 	beq.w	800e660 <_dtoa_r+0x4f8>
 800e55e:	9b01      	ldr	r3, [sp, #4]
 800e560:	2b00      	cmp	r3, #0
 800e562:	d07d      	beq.n	800e660 <_dtoa_r+0x4f8>
 800e564:	f1b9 0f00 	cmp.w	r9, #0
 800e568:	dd3c      	ble.n	800e5e4 <_dtoa_r+0x47c>
 800e56a:	f10a 33ff 	add.w	r3, sl, #4294967295
 800e56e:	9307      	str	r3, [sp, #28]
 800e570:	2200      	movs	r2, #0
 800e572:	4b91      	ldr	r3, [pc, #580]	; (800e7b8 <_dtoa_r+0x650>)
 800e574:	4630      	mov	r0, r6
 800e576:	4639      	mov	r1, r7
 800e578:	f7f2 f83e 	bl	80005f8 <__aeabi_dmul>
 800e57c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800e580:	3501      	adds	r5, #1
 800e582:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 800e586:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800e58a:	4628      	mov	r0, r5
 800e58c:	f7f1 ffca 	bl	8000524 <__aeabi_i2d>
 800e590:	4632      	mov	r2, r6
 800e592:	463b      	mov	r3, r7
 800e594:	f7f2 f830 	bl	80005f8 <__aeabi_dmul>
 800e598:	4b88      	ldr	r3, [pc, #544]	; (800e7bc <_dtoa_r+0x654>)
 800e59a:	2200      	movs	r2, #0
 800e59c:	f7f1 fe76 	bl	800028c <__adddf3>
 800e5a0:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800e5a4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800e5a8:	9303      	str	r3, [sp, #12]
 800e5aa:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800e5ac:	2b00      	cmp	r3, #0
 800e5ae:	d15c      	bne.n	800e66a <_dtoa_r+0x502>
 800e5b0:	4b83      	ldr	r3, [pc, #524]	; (800e7c0 <_dtoa_r+0x658>)
 800e5b2:	2200      	movs	r2, #0
 800e5b4:	4630      	mov	r0, r6
 800e5b6:	4639      	mov	r1, r7
 800e5b8:	f7f1 fe66 	bl	8000288 <__aeabi_dsub>
 800e5bc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800e5c0:	4606      	mov	r6, r0
 800e5c2:	460f      	mov	r7, r1
 800e5c4:	f7f2 faa8 	bl	8000b18 <__aeabi_dcmpgt>
 800e5c8:	2800      	cmp	r0, #0
 800e5ca:	f040 8296 	bne.w	800eafa <_dtoa_r+0x992>
 800e5ce:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800e5d2:	4630      	mov	r0, r6
 800e5d4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800e5d8:	4639      	mov	r1, r7
 800e5da:	f7f2 fa7f 	bl	8000adc <__aeabi_dcmplt>
 800e5de:	2800      	cmp	r0, #0
 800e5e0:	f040 8288 	bne.w	800eaf4 <_dtoa_r+0x98c>
 800e5e4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800e5e8:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800e5ec:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800e5ee:	2b00      	cmp	r3, #0
 800e5f0:	f2c0 8158 	blt.w	800e8a4 <_dtoa_r+0x73c>
 800e5f4:	f1ba 0f0e 	cmp.w	sl, #14
 800e5f8:	f300 8154 	bgt.w	800e8a4 <_dtoa_r+0x73c>
 800e5fc:	4b6b      	ldr	r3, [pc, #428]	; (800e7ac <_dtoa_r+0x644>)
 800e5fe:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800e602:	e9d3 8900 	ldrd	r8, r9, [r3]
 800e606:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e608:	2b00      	cmp	r3, #0
 800e60a:	f280 80e3 	bge.w	800e7d4 <_dtoa_r+0x66c>
 800e60e:	9b01      	ldr	r3, [sp, #4]
 800e610:	2b00      	cmp	r3, #0
 800e612:	f300 80df 	bgt.w	800e7d4 <_dtoa_r+0x66c>
 800e616:	f040 826d 	bne.w	800eaf4 <_dtoa_r+0x98c>
 800e61a:	4b69      	ldr	r3, [pc, #420]	; (800e7c0 <_dtoa_r+0x658>)
 800e61c:	2200      	movs	r2, #0
 800e61e:	4640      	mov	r0, r8
 800e620:	4649      	mov	r1, r9
 800e622:	f7f1 ffe9 	bl	80005f8 <__aeabi_dmul>
 800e626:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800e62a:	f7f2 fa6b 	bl	8000b04 <__aeabi_dcmpge>
 800e62e:	9e01      	ldr	r6, [sp, #4]
 800e630:	4637      	mov	r7, r6
 800e632:	2800      	cmp	r0, #0
 800e634:	f040 8243 	bne.w	800eabe <_dtoa_r+0x956>
 800e638:	9d00      	ldr	r5, [sp, #0]
 800e63a:	2331      	movs	r3, #49	; 0x31
 800e63c:	f805 3b01 	strb.w	r3, [r5], #1
 800e640:	f10a 0a01 	add.w	sl, sl, #1
 800e644:	e23f      	b.n	800eac6 <_dtoa_r+0x95e>
 800e646:	07f2      	lsls	r2, r6, #31
 800e648:	d505      	bpl.n	800e656 <_dtoa_r+0x4ee>
 800e64a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800e64e:	f7f1 ffd3 	bl	80005f8 <__aeabi_dmul>
 800e652:	3501      	adds	r5, #1
 800e654:	2301      	movs	r3, #1
 800e656:	1076      	asrs	r6, r6, #1
 800e658:	3708      	adds	r7, #8
 800e65a:	e76c      	b.n	800e536 <_dtoa_r+0x3ce>
 800e65c:	2502      	movs	r5, #2
 800e65e:	e76f      	b.n	800e540 <_dtoa_r+0x3d8>
 800e660:	9b01      	ldr	r3, [sp, #4]
 800e662:	f8cd a01c 	str.w	sl, [sp, #28]
 800e666:	930c      	str	r3, [sp, #48]	; 0x30
 800e668:	e78d      	b.n	800e586 <_dtoa_r+0x41e>
 800e66a:	9900      	ldr	r1, [sp, #0]
 800e66c:	980c      	ldr	r0, [sp, #48]	; 0x30
 800e66e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800e670:	4b4e      	ldr	r3, [pc, #312]	; (800e7ac <_dtoa_r+0x644>)
 800e672:	ed9d 7b02 	vldr	d7, [sp, #8]
 800e676:	4401      	add	r1, r0
 800e678:	9102      	str	r1, [sp, #8]
 800e67a:	9908      	ldr	r1, [sp, #32]
 800e67c:	eeb0 8a47 	vmov.f32	s16, s14
 800e680:	eef0 8a67 	vmov.f32	s17, s15
 800e684:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800e688:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800e68c:	2900      	cmp	r1, #0
 800e68e:	d045      	beq.n	800e71c <_dtoa_r+0x5b4>
 800e690:	494c      	ldr	r1, [pc, #304]	; (800e7c4 <_dtoa_r+0x65c>)
 800e692:	2000      	movs	r0, #0
 800e694:	f7f2 f8da 	bl	800084c <__aeabi_ddiv>
 800e698:	ec53 2b18 	vmov	r2, r3, d8
 800e69c:	f7f1 fdf4 	bl	8000288 <__aeabi_dsub>
 800e6a0:	9d00      	ldr	r5, [sp, #0]
 800e6a2:	ec41 0b18 	vmov	d8, r0, r1
 800e6a6:	4639      	mov	r1, r7
 800e6a8:	4630      	mov	r0, r6
 800e6aa:	f7f2 fa55 	bl	8000b58 <__aeabi_d2iz>
 800e6ae:	900c      	str	r0, [sp, #48]	; 0x30
 800e6b0:	f7f1 ff38 	bl	8000524 <__aeabi_i2d>
 800e6b4:	4602      	mov	r2, r0
 800e6b6:	460b      	mov	r3, r1
 800e6b8:	4630      	mov	r0, r6
 800e6ba:	4639      	mov	r1, r7
 800e6bc:	f7f1 fde4 	bl	8000288 <__aeabi_dsub>
 800e6c0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800e6c2:	3330      	adds	r3, #48	; 0x30
 800e6c4:	f805 3b01 	strb.w	r3, [r5], #1
 800e6c8:	ec53 2b18 	vmov	r2, r3, d8
 800e6cc:	4606      	mov	r6, r0
 800e6ce:	460f      	mov	r7, r1
 800e6d0:	f7f2 fa04 	bl	8000adc <__aeabi_dcmplt>
 800e6d4:	2800      	cmp	r0, #0
 800e6d6:	d165      	bne.n	800e7a4 <_dtoa_r+0x63c>
 800e6d8:	4632      	mov	r2, r6
 800e6da:	463b      	mov	r3, r7
 800e6dc:	4935      	ldr	r1, [pc, #212]	; (800e7b4 <_dtoa_r+0x64c>)
 800e6de:	2000      	movs	r0, #0
 800e6e0:	f7f1 fdd2 	bl	8000288 <__aeabi_dsub>
 800e6e4:	ec53 2b18 	vmov	r2, r3, d8
 800e6e8:	f7f2 f9f8 	bl	8000adc <__aeabi_dcmplt>
 800e6ec:	2800      	cmp	r0, #0
 800e6ee:	f040 80b9 	bne.w	800e864 <_dtoa_r+0x6fc>
 800e6f2:	9b02      	ldr	r3, [sp, #8]
 800e6f4:	429d      	cmp	r5, r3
 800e6f6:	f43f af75 	beq.w	800e5e4 <_dtoa_r+0x47c>
 800e6fa:	4b2f      	ldr	r3, [pc, #188]	; (800e7b8 <_dtoa_r+0x650>)
 800e6fc:	ec51 0b18 	vmov	r0, r1, d8
 800e700:	2200      	movs	r2, #0
 800e702:	f7f1 ff79 	bl	80005f8 <__aeabi_dmul>
 800e706:	4b2c      	ldr	r3, [pc, #176]	; (800e7b8 <_dtoa_r+0x650>)
 800e708:	ec41 0b18 	vmov	d8, r0, r1
 800e70c:	2200      	movs	r2, #0
 800e70e:	4630      	mov	r0, r6
 800e710:	4639      	mov	r1, r7
 800e712:	f7f1 ff71 	bl	80005f8 <__aeabi_dmul>
 800e716:	4606      	mov	r6, r0
 800e718:	460f      	mov	r7, r1
 800e71a:	e7c4      	b.n	800e6a6 <_dtoa_r+0x53e>
 800e71c:	ec51 0b17 	vmov	r0, r1, d7
 800e720:	f7f1 ff6a 	bl	80005f8 <__aeabi_dmul>
 800e724:	9b02      	ldr	r3, [sp, #8]
 800e726:	9d00      	ldr	r5, [sp, #0]
 800e728:	930c      	str	r3, [sp, #48]	; 0x30
 800e72a:	ec41 0b18 	vmov	d8, r0, r1
 800e72e:	4639      	mov	r1, r7
 800e730:	4630      	mov	r0, r6
 800e732:	f7f2 fa11 	bl	8000b58 <__aeabi_d2iz>
 800e736:	9011      	str	r0, [sp, #68]	; 0x44
 800e738:	f7f1 fef4 	bl	8000524 <__aeabi_i2d>
 800e73c:	4602      	mov	r2, r0
 800e73e:	460b      	mov	r3, r1
 800e740:	4630      	mov	r0, r6
 800e742:	4639      	mov	r1, r7
 800e744:	f7f1 fda0 	bl	8000288 <__aeabi_dsub>
 800e748:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800e74a:	3330      	adds	r3, #48	; 0x30
 800e74c:	f805 3b01 	strb.w	r3, [r5], #1
 800e750:	9b02      	ldr	r3, [sp, #8]
 800e752:	429d      	cmp	r5, r3
 800e754:	4606      	mov	r6, r0
 800e756:	460f      	mov	r7, r1
 800e758:	f04f 0200 	mov.w	r2, #0
 800e75c:	d134      	bne.n	800e7c8 <_dtoa_r+0x660>
 800e75e:	4b19      	ldr	r3, [pc, #100]	; (800e7c4 <_dtoa_r+0x65c>)
 800e760:	ec51 0b18 	vmov	r0, r1, d8
 800e764:	f7f1 fd92 	bl	800028c <__adddf3>
 800e768:	4602      	mov	r2, r0
 800e76a:	460b      	mov	r3, r1
 800e76c:	4630      	mov	r0, r6
 800e76e:	4639      	mov	r1, r7
 800e770:	f7f2 f9d2 	bl	8000b18 <__aeabi_dcmpgt>
 800e774:	2800      	cmp	r0, #0
 800e776:	d175      	bne.n	800e864 <_dtoa_r+0x6fc>
 800e778:	ec53 2b18 	vmov	r2, r3, d8
 800e77c:	4911      	ldr	r1, [pc, #68]	; (800e7c4 <_dtoa_r+0x65c>)
 800e77e:	2000      	movs	r0, #0
 800e780:	f7f1 fd82 	bl	8000288 <__aeabi_dsub>
 800e784:	4602      	mov	r2, r0
 800e786:	460b      	mov	r3, r1
 800e788:	4630      	mov	r0, r6
 800e78a:	4639      	mov	r1, r7
 800e78c:	f7f2 f9a6 	bl	8000adc <__aeabi_dcmplt>
 800e790:	2800      	cmp	r0, #0
 800e792:	f43f af27 	beq.w	800e5e4 <_dtoa_r+0x47c>
 800e796:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800e798:	1e6b      	subs	r3, r5, #1
 800e79a:	930c      	str	r3, [sp, #48]	; 0x30
 800e79c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800e7a0:	2b30      	cmp	r3, #48	; 0x30
 800e7a2:	d0f8      	beq.n	800e796 <_dtoa_r+0x62e>
 800e7a4:	f8dd a01c 	ldr.w	sl, [sp, #28]
 800e7a8:	e04a      	b.n	800e840 <_dtoa_r+0x6d8>
 800e7aa:	bf00      	nop
 800e7ac:	08011268 	.word	0x08011268
 800e7b0:	08011240 	.word	0x08011240
 800e7b4:	3ff00000 	.word	0x3ff00000
 800e7b8:	40240000 	.word	0x40240000
 800e7bc:	401c0000 	.word	0x401c0000
 800e7c0:	40140000 	.word	0x40140000
 800e7c4:	3fe00000 	.word	0x3fe00000
 800e7c8:	4baf      	ldr	r3, [pc, #700]	; (800ea88 <_dtoa_r+0x920>)
 800e7ca:	f7f1 ff15 	bl	80005f8 <__aeabi_dmul>
 800e7ce:	4606      	mov	r6, r0
 800e7d0:	460f      	mov	r7, r1
 800e7d2:	e7ac      	b.n	800e72e <_dtoa_r+0x5c6>
 800e7d4:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800e7d8:	9d00      	ldr	r5, [sp, #0]
 800e7da:	4642      	mov	r2, r8
 800e7dc:	464b      	mov	r3, r9
 800e7de:	4630      	mov	r0, r6
 800e7e0:	4639      	mov	r1, r7
 800e7e2:	f7f2 f833 	bl	800084c <__aeabi_ddiv>
 800e7e6:	f7f2 f9b7 	bl	8000b58 <__aeabi_d2iz>
 800e7ea:	9002      	str	r0, [sp, #8]
 800e7ec:	f7f1 fe9a 	bl	8000524 <__aeabi_i2d>
 800e7f0:	4642      	mov	r2, r8
 800e7f2:	464b      	mov	r3, r9
 800e7f4:	f7f1 ff00 	bl	80005f8 <__aeabi_dmul>
 800e7f8:	4602      	mov	r2, r0
 800e7fa:	460b      	mov	r3, r1
 800e7fc:	4630      	mov	r0, r6
 800e7fe:	4639      	mov	r1, r7
 800e800:	f7f1 fd42 	bl	8000288 <__aeabi_dsub>
 800e804:	9e02      	ldr	r6, [sp, #8]
 800e806:	9f01      	ldr	r7, [sp, #4]
 800e808:	3630      	adds	r6, #48	; 0x30
 800e80a:	f805 6b01 	strb.w	r6, [r5], #1
 800e80e:	9e00      	ldr	r6, [sp, #0]
 800e810:	1bae      	subs	r6, r5, r6
 800e812:	42b7      	cmp	r7, r6
 800e814:	4602      	mov	r2, r0
 800e816:	460b      	mov	r3, r1
 800e818:	d137      	bne.n	800e88a <_dtoa_r+0x722>
 800e81a:	f7f1 fd37 	bl	800028c <__adddf3>
 800e81e:	4642      	mov	r2, r8
 800e820:	464b      	mov	r3, r9
 800e822:	4606      	mov	r6, r0
 800e824:	460f      	mov	r7, r1
 800e826:	f7f2 f977 	bl	8000b18 <__aeabi_dcmpgt>
 800e82a:	b9c8      	cbnz	r0, 800e860 <_dtoa_r+0x6f8>
 800e82c:	4642      	mov	r2, r8
 800e82e:	464b      	mov	r3, r9
 800e830:	4630      	mov	r0, r6
 800e832:	4639      	mov	r1, r7
 800e834:	f7f2 f948 	bl	8000ac8 <__aeabi_dcmpeq>
 800e838:	b110      	cbz	r0, 800e840 <_dtoa_r+0x6d8>
 800e83a:	9b02      	ldr	r3, [sp, #8]
 800e83c:	07d9      	lsls	r1, r3, #31
 800e83e:	d40f      	bmi.n	800e860 <_dtoa_r+0x6f8>
 800e840:	4620      	mov	r0, r4
 800e842:	4659      	mov	r1, fp
 800e844:	f000 facc 	bl	800ede0 <_Bfree>
 800e848:	2300      	movs	r3, #0
 800e84a:	702b      	strb	r3, [r5, #0]
 800e84c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800e84e:	f10a 0001 	add.w	r0, sl, #1
 800e852:	6018      	str	r0, [r3, #0]
 800e854:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800e856:	2b00      	cmp	r3, #0
 800e858:	f43f acd8 	beq.w	800e20c <_dtoa_r+0xa4>
 800e85c:	601d      	str	r5, [r3, #0]
 800e85e:	e4d5      	b.n	800e20c <_dtoa_r+0xa4>
 800e860:	f8cd a01c 	str.w	sl, [sp, #28]
 800e864:	462b      	mov	r3, r5
 800e866:	461d      	mov	r5, r3
 800e868:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800e86c:	2a39      	cmp	r2, #57	; 0x39
 800e86e:	d108      	bne.n	800e882 <_dtoa_r+0x71a>
 800e870:	9a00      	ldr	r2, [sp, #0]
 800e872:	429a      	cmp	r2, r3
 800e874:	d1f7      	bne.n	800e866 <_dtoa_r+0x6fe>
 800e876:	9a07      	ldr	r2, [sp, #28]
 800e878:	9900      	ldr	r1, [sp, #0]
 800e87a:	3201      	adds	r2, #1
 800e87c:	9207      	str	r2, [sp, #28]
 800e87e:	2230      	movs	r2, #48	; 0x30
 800e880:	700a      	strb	r2, [r1, #0]
 800e882:	781a      	ldrb	r2, [r3, #0]
 800e884:	3201      	adds	r2, #1
 800e886:	701a      	strb	r2, [r3, #0]
 800e888:	e78c      	b.n	800e7a4 <_dtoa_r+0x63c>
 800e88a:	4b7f      	ldr	r3, [pc, #508]	; (800ea88 <_dtoa_r+0x920>)
 800e88c:	2200      	movs	r2, #0
 800e88e:	f7f1 feb3 	bl	80005f8 <__aeabi_dmul>
 800e892:	2200      	movs	r2, #0
 800e894:	2300      	movs	r3, #0
 800e896:	4606      	mov	r6, r0
 800e898:	460f      	mov	r7, r1
 800e89a:	f7f2 f915 	bl	8000ac8 <__aeabi_dcmpeq>
 800e89e:	2800      	cmp	r0, #0
 800e8a0:	d09b      	beq.n	800e7da <_dtoa_r+0x672>
 800e8a2:	e7cd      	b.n	800e840 <_dtoa_r+0x6d8>
 800e8a4:	9a08      	ldr	r2, [sp, #32]
 800e8a6:	2a00      	cmp	r2, #0
 800e8a8:	f000 80c4 	beq.w	800ea34 <_dtoa_r+0x8cc>
 800e8ac:	9a05      	ldr	r2, [sp, #20]
 800e8ae:	2a01      	cmp	r2, #1
 800e8b0:	f300 80a8 	bgt.w	800ea04 <_dtoa_r+0x89c>
 800e8b4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800e8b6:	2a00      	cmp	r2, #0
 800e8b8:	f000 80a0 	beq.w	800e9fc <_dtoa_r+0x894>
 800e8bc:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800e8c0:	9e06      	ldr	r6, [sp, #24]
 800e8c2:	4645      	mov	r5, r8
 800e8c4:	9a04      	ldr	r2, [sp, #16]
 800e8c6:	2101      	movs	r1, #1
 800e8c8:	441a      	add	r2, r3
 800e8ca:	4620      	mov	r0, r4
 800e8cc:	4498      	add	r8, r3
 800e8ce:	9204      	str	r2, [sp, #16]
 800e8d0:	f000 fb42 	bl	800ef58 <__i2b>
 800e8d4:	4607      	mov	r7, r0
 800e8d6:	2d00      	cmp	r5, #0
 800e8d8:	dd0b      	ble.n	800e8f2 <_dtoa_r+0x78a>
 800e8da:	9b04      	ldr	r3, [sp, #16]
 800e8dc:	2b00      	cmp	r3, #0
 800e8de:	dd08      	ble.n	800e8f2 <_dtoa_r+0x78a>
 800e8e0:	42ab      	cmp	r3, r5
 800e8e2:	9a04      	ldr	r2, [sp, #16]
 800e8e4:	bfa8      	it	ge
 800e8e6:	462b      	movge	r3, r5
 800e8e8:	eba8 0803 	sub.w	r8, r8, r3
 800e8ec:	1aed      	subs	r5, r5, r3
 800e8ee:	1ad3      	subs	r3, r2, r3
 800e8f0:	9304      	str	r3, [sp, #16]
 800e8f2:	9b06      	ldr	r3, [sp, #24]
 800e8f4:	b1fb      	cbz	r3, 800e936 <_dtoa_r+0x7ce>
 800e8f6:	9b08      	ldr	r3, [sp, #32]
 800e8f8:	2b00      	cmp	r3, #0
 800e8fa:	f000 809f 	beq.w	800ea3c <_dtoa_r+0x8d4>
 800e8fe:	2e00      	cmp	r6, #0
 800e900:	dd11      	ble.n	800e926 <_dtoa_r+0x7be>
 800e902:	4639      	mov	r1, r7
 800e904:	4632      	mov	r2, r6
 800e906:	4620      	mov	r0, r4
 800e908:	f000 fbe2 	bl	800f0d0 <__pow5mult>
 800e90c:	465a      	mov	r2, fp
 800e90e:	4601      	mov	r1, r0
 800e910:	4607      	mov	r7, r0
 800e912:	4620      	mov	r0, r4
 800e914:	f000 fb36 	bl	800ef84 <__multiply>
 800e918:	4659      	mov	r1, fp
 800e91a:	9007      	str	r0, [sp, #28]
 800e91c:	4620      	mov	r0, r4
 800e91e:	f000 fa5f 	bl	800ede0 <_Bfree>
 800e922:	9b07      	ldr	r3, [sp, #28]
 800e924:	469b      	mov	fp, r3
 800e926:	9b06      	ldr	r3, [sp, #24]
 800e928:	1b9a      	subs	r2, r3, r6
 800e92a:	d004      	beq.n	800e936 <_dtoa_r+0x7ce>
 800e92c:	4659      	mov	r1, fp
 800e92e:	4620      	mov	r0, r4
 800e930:	f000 fbce 	bl	800f0d0 <__pow5mult>
 800e934:	4683      	mov	fp, r0
 800e936:	2101      	movs	r1, #1
 800e938:	4620      	mov	r0, r4
 800e93a:	f000 fb0d 	bl	800ef58 <__i2b>
 800e93e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800e940:	2b00      	cmp	r3, #0
 800e942:	4606      	mov	r6, r0
 800e944:	dd7c      	ble.n	800ea40 <_dtoa_r+0x8d8>
 800e946:	461a      	mov	r2, r3
 800e948:	4601      	mov	r1, r0
 800e94a:	4620      	mov	r0, r4
 800e94c:	f000 fbc0 	bl	800f0d0 <__pow5mult>
 800e950:	9b05      	ldr	r3, [sp, #20]
 800e952:	2b01      	cmp	r3, #1
 800e954:	4606      	mov	r6, r0
 800e956:	dd76      	ble.n	800ea46 <_dtoa_r+0x8de>
 800e958:	2300      	movs	r3, #0
 800e95a:	9306      	str	r3, [sp, #24]
 800e95c:	6933      	ldr	r3, [r6, #16]
 800e95e:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800e962:	6918      	ldr	r0, [r3, #16]
 800e964:	f000 faa8 	bl	800eeb8 <__hi0bits>
 800e968:	f1c0 0020 	rsb	r0, r0, #32
 800e96c:	9b04      	ldr	r3, [sp, #16]
 800e96e:	4418      	add	r0, r3
 800e970:	f010 001f 	ands.w	r0, r0, #31
 800e974:	f000 8086 	beq.w	800ea84 <_dtoa_r+0x91c>
 800e978:	f1c0 0320 	rsb	r3, r0, #32
 800e97c:	2b04      	cmp	r3, #4
 800e97e:	dd7f      	ble.n	800ea80 <_dtoa_r+0x918>
 800e980:	f1c0 001c 	rsb	r0, r0, #28
 800e984:	9b04      	ldr	r3, [sp, #16]
 800e986:	4403      	add	r3, r0
 800e988:	4480      	add	r8, r0
 800e98a:	4405      	add	r5, r0
 800e98c:	9304      	str	r3, [sp, #16]
 800e98e:	f1b8 0f00 	cmp.w	r8, #0
 800e992:	dd05      	ble.n	800e9a0 <_dtoa_r+0x838>
 800e994:	4659      	mov	r1, fp
 800e996:	4642      	mov	r2, r8
 800e998:	4620      	mov	r0, r4
 800e99a:	f000 fbf3 	bl	800f184 <__lshift>
 800e99e:	4683      	mov	fp, r0
 800e9a0:	9b04      	ldr	r3, [sp, #16]
 800e9a2:	2b00      	cmp	r3, #0
 800e9a4:	dd05      	ble.n	800e9b2 <_dtoa_r+0x84a>
 800e9a6:	4631      	mov	r1, r6
 800e9a8:	461a      	mov	r2, r3
 800e9aa:	4620      	mov	r0, r4
 800e9ac:	f000 fbea 	bl	800f184 <__lshift>
 800e9b0:	4606      	mov	r6, r0
 800e9b2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e9b4:	2b00      	cmp	r3, #0
 800e9b6:	d069      	beq.n	800ea8c <_dtoa_r+0x924>
 800e9b8:	4631      	mov	r1, r6
 800e9ba:	4658      	mov	r0, fp
 800e9bc:	f000 fc4e 	bl	800f25c <__mcmp>
 800e9c0:	2800      	cmp	r0, #0
 800e9c2:	da63      	bge.n	800ea8c <_dtoa_r+0x924>
 800e9c4:	2300      	movs	r3, #0
 800e9c6:	4659      	mov	r1, fp
 800e9c8:	220a      	movs	r2, #10
 800e9ca:	4620      	mov	r0, r4
 800e9cc:	f000 fa2a 	bl	800ee24 <__multadd>
 800e9d0:	9b08      	ldr	r3, [sp, #32]
 800e9d2:	f10a 3aff 	add.w	sl, sl, #4294967295
 800e9d6:	4683      	mov	fp, r0
 800e9d8:	2b00      	cmp	r3, #0
 800e9da:	f000 818f 	beq.w	800ecfc <_dtoa_r+0xb94>
 800e9de:	4639      	mov	r1, r7
 800e9e0:	2300      	movs	r3, #0
 800e9e2:	220a      	movs	r2, #10
 800e9e4:	4620      	mov	r0, r4
 800e9e6:	f000 fa1d 	bl	800ee24 <__multadd>
 800e9ea:	f1b9 0f00 	cmp.w	r9, #0
 800e9ee:	4607      	mov	r7, r0
 800e9f0:	f300 808e 	bgt.w	800eb10 <_dtoa_r+0x9a8>
 800e9f4:	9b05      	ldr	r3, [sp, #20]
 800e9f6:	2b02      	cmp	r3, #2
 800e9f8:	dc50      	bgt.n	800ea9c <_dtoa_r+0x934>
 800e9fa:	e089      	b.n	800eb10 <_dtoa_r+0x9a8>
 800e9fc:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800e9fe:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800ea02:	e75d      	b.n	800e8c0 <_dtoa_r+0x758>
 800ea04:	9b01      	ldr	r3, [sp, #4]
 800ea06:	1e5e      	subs	r6, r3, #1
 800ea08:	9b06      	ldr	r3, [sp, #24]
 800ea0a:	42b3      	cmp	r3, r6
 800ea0c:	bfbf      	itttt	lt
 800ea0e:	9b06      	ldrlt	r3, [sp, #24]
 800ea10:	9606      	strlt	r6, [sp, #24]
 800ea12:	1af2      	sublt	r2, r6, r3
 800ea14:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 800ea16:	bfb6      	itet	lt
 800ea18:	189b      	addlt	r3, r3, r2
 800ea1a:	1b9e      	subge	r6, r3, r6
 800ea1c:	930d      	strlt	r3, [sp, #52]	; 0x34
 800ea1e:	9b01      	ldr	r3, [sp, #4]
 800ea20:	bfb8      	it	lt
 800ea22:	2600      	movlt	r6, #0
 800ea24:	2b00      	cmp	r3, #0
 800ea26:	bfb5      	itete	lt
 800ea28:	eba8 0503 	sublt.w	r5, r8, r3
 800ea2c:	9b01      	ldrge	r3, [sp, #4]
 800ea2e:	2300      	movlt	r3, #0
 800ea30:	4645      	movge	r5, r8
 800ea32:	e747      	b.n	800e8c4 <_dtoa_r+0x75c>
 800ea34:	9e06      	ldr	r6, [sp, #24]
 800ea36:	9f08      	ldr	r7, [sp, #32]
 800ea38:	4645      	mov	r5, r8
 800ea3a:	e74c      	b.n	800e8d6 <_dtoa_r+0x76e>
 800ea3c:	9a06      	ldr	r2, [sp, #24]
 800ea3e:	e775      	b.n	800e92c <_dtoa_r+0x7c4>
 800ea40:	9b05      	ldr	r3, [sp, #20]
 800ea42:	2b01      	cmp	r3, #1
 800ea44:	dc18      	bgt.n	800ea78 <_dtoa_r+0x910>
 800ea46:	9b02      	ldr	r3, [sp, #8]
 800ea48:	b9b3      	cbnz	r3, 800ea78 <_dtoa_r+0x910>
 800ea4a:	9b03      	ldr	r3, [sp, #12]
 800ea4c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ea50:	b9a3      	cbnz	r3, 800ea7c <_dtoa_r+0x914>
 800ea52:	9b03      	ldr	r3, [sp, #12]
 800ea54:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800ea58:	0d1b      	lsrs	r3, r3, #20
 800ea5a:	051b      	lsls	r3, r3, #20
 800ea5c:	b12b      	cbz	r3, 800ea6a <_dtoa_r+0x902>
 800ea5e:	9b04      	ldr	r3, [sp, #16]
 800ea60:	3301      	adds	r3, #1
 800ea62:	9304      	str	r3, [sp, #16]
 800ea64:	f108 0801 	add.w	r8, r8, #1
 800ea68:	2301      	movs	r3, #1
 800ea6a:	9306      	str	r3, [sp, #24]
 800ea6c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ea6e:	2b00      	cmp	r3, #0
 800ea70:	f47f af74 	bne.w	800e95c <_dtoa_r+0x7f4>
 800ea74:	2001      	movs	r0, #1
 800ea76:	e779      	b.n	800e96c <_dtoa_r+0x804>
 800ea78:	2300      	movs	r3, #0
 800ea7a:	e7f6      	b.n	800ea6a <_dtoa_r+0x902>
 800ea7c:	9b02      	ldr	r3, [sp, #8]
 800ea7e:	e7f4      	b.n	800ea6a <_dtoa_r+0x902>
 800ea80:	d085      	beq.n	800e98e <_dtoa_r+0x826>
 800ea82:	4618      	mov	r0, r3
 800ea84:	301c      	adds	r0, #28
 800ea86:	e77d      	b.n	800e984 <_dtoa_r+0x81c>
 800ea88:	40240000 	.word	0x40240000
 800ea8c:	9b01      	ldr	r3, [sp, #4]
 800ea8e:	2b00      	cmp	r3, #0
 800ea90:	dc38      	bgt.n	800eb04 <_dtoa_r+0x99c>
 800ea92:	9b05      	ldr	r3, [sp, #20]
 800ea94:	2b02      	cmp	r3, #2
 800ea96:	dd35      	ble.n	800eb04 <_dtoa_r+0x99c>
 800ea98:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800ea9c:	f1b9 0f00 	cmp.w	r9, #0
 800eaa0:	d10d      	bne.n	800eabe <_dtoa_r+0x956>
 800eaa2:	4631      	mov	r1, r6
 800eaa4:	464b      	mov	r3, r9
 800eaa6:	2205      	movs	r2, #5
 800eaa8:	4620      	mov	r0, r4
 800eaaa:	f000 f9bb 	bl	800ee24 <__multadd>
 800eaae:	4601      	mov	r1, r0
 800eab0:	4606      	mov	r6, r0
 800eab2:	4658      	mov	r0, fp
 800eab4:	f000 fbd2 	bl	800f25c <__mcmp>
 800eab8:	2800      	cmp	r0, #0
 800eaba:	f73f adbd 	bgt.w	800e638 <_dtoa_r+0x4d0>
 800eabe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800eac0:	9d00      	ldr	r5, [sp, #0]
 800eac2:	ea6f 0a03 	mvn.w	sl, r3
 800eac6:	f04f 0800 	mov.w	r8, #0
 800eaca:	4631      	mov	r1, r6
 800eacc:	4620      	mov	r0, r4
 800eace:	f000 f987 	bl	800ede0 <_Bfree>
 800ead2:	2f00      	cmp	r7, #0
 800ead4:	f43f aeb4 	beq.w	800e840 <_dtoa_r+0x6d8>
 800ead8:	f1b8 0f00 	cmp.w	r8, #0
 800eadc:	d005      	beq.n	800eaea <_dtoa_r+0x982>
 800eade:	45b8      	cmp	r8, r7
 800eae0:	d003      	beq.n	800eaea <_dtoa_r+0x982>
 800eae2:	4641      	mov	r1, r8
 800eae4:	4620      	mov	r0, r4
 800eae6:	f000 f97b 	bl	800ede0 <_Bfree>
 800eaea:	4639      	mov	r1, r7
 800eaec:	4620      	mov	r0, r4
 800eaee:	f000 f977 	bl	800ede0 <_Bfree>
 800eaf2:	e6a5      	b.n	800e840 <_dtoa_r+0x6d8>
 800eaf4:	2600      	movs	r6, #0
 800eaf6:	4637      	mov	r7, r6
 800eaf8:	e7e1      	b.n	800eabe <_dtoa_r+0x956>
 800eafa:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800eafc:	f8dd a01c 	ldr.w	sl, [sp, #28]
 800eb00:	4637      	mov	r7, r6
 800eb02:	e599      	b.n	800e638 <_dtoa_r+0x4d0>
 800eb04:	9b08      	ldr	r3, [sp, #32]
 800eb06:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800eb0a:	2b00      	cmp	r3, #0
 800eb0c:	f000 80fd 	beq.w	800ed0a <_dtoa_r+0xba2>
 800eb10:	2d00      	cmp	r5, #0
 800eb12:	dd05      	ble.n	800eb20 <_dtoa_r+0x9b8>
 800eb14:	4639      	mov	r1, r7
 800eb16:	462a      	mov	r2, r5
 800eb18:	4620      	mov	r0, r4
 800eb1a:	f000 fb33 	bl	800f184 <__lshift>
 800eb1e:	4607      	mov	r7, r0
 800eb20:	9b06      	ldr	r3, [sp, #24]
 800eb22:	2b00      	cmp	r3, #0
 800eb24:	d05c      	beq.n	800ebe0 <_dtoa_r+0xa78>
 800eb26:	6879      	ldr	r1, [r7, #4]
 800eb28:	4620      	mov	r0, r4
 800eb2a:	f000 f919 	bl	800ed60 <_Balloc>
 800eb2e:	4605      	mov	r5, r0
 800eb30:	b928      	cbnz	r0, 800eb3e <_dtoa_r+0x9d6>
 800eb32:	4b80      	ldr	r3, [pc, #512]	; (800ed34 <_dtoa_r+0xbcc>)
 800eb34:	4602      	mov	r2, r0
 800eb36:	f240 21ea 	movw	r1, #746	; 0x2ea
 800eb3a:	f7ff bb2e 	b.w	800e19a <_dtoa_r+0x32>
 800eb3e:	693a      	ldr	r2, [r7, #16]
 800eb40:	3202      	adds	r2, #2
 800eb42:	0092      	lsls	r2, r2, #2
 800eb44:	f107 010c 	add.w	r1, r7, #12
 800eb48:	300c      	adds	r0, #12
 800eb4a:	f7fe fd25 	bl	800d598 <memcpy>
 800eb4e:	2201      	movs	r2, #1
 800eb50:	4629      	mov	r1, r5
 800eb52:	4620      	mov	r0, r4
 800eb54:	f000 fb16 	bl	800f184 <__lshift>
 800eb58:	9b00      	ldr	r3, [sp, #0]
 800eb5a:	3301      	adds	r3, #1
 800eb5c:	9301      	str	r3, [sp, #4]
 800eb5e:	9b00      	ldr	r3, [sp, #0]
 800eb60:	444b      	add	r3, r9
 800eb62:	9307      	str	r3, [sp, #28]
 800eb64:	9b02      	ldr	r3, [sp, #8]
 800eb66:	f003 0301 	and.w	r3, r3, #1
 800eb6a:	46b8      	mov	r8, r7
 800eb6c:	9306      	str	r3, [sp, #24]
 800eb6e:	4607      	mov	r7, r0
 800eb70:	9b01      	ldr	r3, [sp, #4]
 800eb72:	4631      	mov	r1, r6
 800eb74:	3b01      	subs	r3, #1
 800eb76:	4658      	mov	r0, fp
 800eb78:	9302      	str	r3, [sp, #8]
 800eb7a:	f7ff fa67 	bl	800e04c <quorem>
 800eb7e:	4603      	mov	r3, r0
 800eb80:	3330      	adds	r3, #48	; 0x30
 800eb82:	9004      	str	r0, [sp, #16]
 800eb84:	4641      	mov	r1, r8
 800eb86:	4658      	mov	r0, fp
 800eb88:	9308      	str	r3, [sp, #32]
 800eb8a:	f000 fb67 	bl	800f25c <__mcmp>
 800eb8e:	463a      	mov	r2, r7
 800eb90:	4681      	mov	r9, r0
 800eb92:	4631      	mov	r1, r6
 800eb94:	4620      	mov	r0, r4
 800eb96:	f000 fb7d 	bl	800f294 <__mdiff>
 800eb9a:	68c2      	ldr	r2, [r0, #12]
 800eb9c:	9b08      	ldr	r3, [sp, #32]
 800eb9e:	4605      	mov	r5, r0
 800eba0:	bb02      	cbnz	r2, 800ebe4 <_dtoa_r+0xa7c>
 800eba2:	4601      	mov	r1, r0
 800eba4:	4658      	mov	r0, fp
 800eba6:	f000 fb59 	bl	800f25c <__mcmp>
 800ebaa:	9b08      	ldr	r3, [sp, #32]
 800ebac:	4602      	mov	r2, r0
 800ebae:	4629      	mov	r1, r5
 800ebb0:	4620      	mov	r0, r4
 800ebb2:	e9cd 3208 	strd	r3, r2, [sp, #32]
 800ebb6:	f000 f913 	bl	800ede0 <_Bfree>
 800ebba:	9b05      	ldr	r3, [sp, #20]
 800ebbc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ebbe:	9d01      	ldr	r5, [sp, #4]
 800ebc0:	ea43 0102 	orr.w	r1, r3, r2
 800ebc4:	9b06      	ldr	r3, [sp, #24]
 800ebc6:	430b      	orrs	r3, r1
 800ebc8:	9b08      	ldr	r3, [sp, #32]
 800ebca:	d10d      	bne.n	800ebe8 <_dtoa_r+0xa80>
 800ebcc:	2b39      	cmp	r3, #57	; 0x39
 800ebce:	d029      	beq.n	800ec24 <_dtoa_r+0xabc>
 800ebd0:	f1b9 0f00 	cmp.w	r9, #0
 800ebd4:	dd01      	ble.n	800ebda <_dtoa_r+0xa72>
 800ebd6:	9b04      	ldr	r3, [sp, #16]
 800ebd8:	3331      	adds	r3, #49	; 0x31
 800ebda:	9a02      	ldr	r2, [sp, #8]
 800ebdc:	7013      	strb	r3, [r2, #0]
 800ebde:	e774      	b.n	800eaca <_dtoa_r+0x962>
 800ebe0:	4638      	mov	r0, r7
 800ebe2:	e7b9      	b.n	800eb58 <_dtoa_r+0x9f0>
 800ebe4:	2201      	movs	r2, #1
 800ebe6:	e7e2      	b.n	800ebae <_dtoa_r+0xa46>
 800ebe8:	f1b9 0f00 	cmp.w	r9, #0
 800ebec:	db06      	blt.n	800ebfc <_dtoa_r+0xa94>
 800ebee:	9905      	ldr	r1, [sp, #20]
 800ebf0:	ea41 0909 	orr.w	r9, r1, r9
 800ebf4:	9906      	ldr	r1, [sp, #24]
 800ebf6:	ea59 0101 	orrs.w	r1, r9, r1
 800ebfa:	d120      	bne.n	800ec3e <_dtoa_r+0xad6>
 800ebfc:	2a00      	cmp	r2, #0
 800ebfe:	ddec      	ble.n	800ebda <_dtoa_r+0xa72>
 800ec00:	4659      	mov	r1, fp
 800ec02:	2201      	movs	r2, #1
 800ec04:	4620      	mov	r0, r4
 800ec06:	9301      	str	r3, [sp, #4]
 800ec08:	f000 fabc 	bl	800f184 <__lshift>
 800ec0c:	4631      	mov	r1, r6
 800ec0e:	4683      	mov	fp, r0
 800ec10:	f000 fb24 	bl	800f25c <__mcmp>
 800ec14:	2800      	cmp	r0, #0
 800ec16:	9b01      	ldr	r3, [sp, #4]
 800ec18:	dc02      	bgt.n	800ec20 <_dtoa_r+0xab8>
 800ec1a:	d1de      	bne.n	800ebda <_dtoa_r+0xa72>
 800ec1c:	07da      	lsls	r2, r3, #31
 800ec1e:	d5dc      	bpl.n	800ebda <_dtoa_r+0xa72>
 800ec20:	2b39      	cmp	r3, #57	; 0x39
 800ec22:	d1d8      	bne.n	800ebd6 <_dtoa_r+0xa6e>
 800ec24:	9a02      	ldr	r2, [sp, #8]
 800ec26:	2339      	movs	r3, #57	; 0x39
 800ec28:	7013      	strb	r3, [r2, #0]
 800ec2a:	462b      	mov	r3, r5
 800ec2c:	461d      	mov	r5, r3
 800ec2e:	3b01      	subs	r3, #1
 800ec30:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800ec34:	2a39      	cmp	r2, #57	; 0x39
 800ec36:	d050      	beq.n	800ecda <_dtoa_r+0xb72>
 800ec38:	3201      	adds	r2, #1
 800ec3a:	701a      	strb	r2, [r3, #0]
 800ec3c:	e745      	b.n	800eaca <_dtoa_r+0x962>
 800ec3e:	2a00      	cmp	r2, #0
 800ec40:	dd03      	ble.n	800ec4a <_dtoa_r+0xae2>
 800ec42:	2b39      	cmp	r3, #57	; 0x39
 800ec44:	d0ee      	beq.n	800ec24 <_dtoa_r+0xabc>
 800ec46:	3301      	adds	r3, #1
 800ec48:	e7c7      	b.n	800ebda <_dtoa_r+0xa72>
 800ec4a:	9a01      	ldr	r2, [sp, #4]
 800ec4c:	9907      	ldr	r1, [sp, #28]
 800ec4e:	f802 3c01 	strb.w	r3, [r2, #-1]
 800ec52:	428a      	cmp	r2, r1
 800ec54:	d02a      	beq.n	800ecac <_dtoa_r+0xb44>
 800ec56:	4659      	mov	r1, fp
 800ec58:	2300      	movs	r3, #0
 800ec5a:	220a      	movs	r2, #10
 800ec5c:	4620      	mov	r0, r4
 800ec5e:	f000 f8e1 	bl	800ee24 <__multadd>
 800ec62:	45b8      	cmp	r8, r7
 800ec64:	4683      	mov	fp, r0
 800ec66:	f04f 0300 	mov.w	r3, #0
 800ec6a:	f04f 020a 	mov.w	r2, #10
 800ec6e:	4641      	mov	r1, r8
 800ec70:	4620      	mov	r0, r4
 800ec72:	d107      	bne.n	800ec84 <_dtoa_r+0xb1c>
 800ec74:	f000 f8d6 	bl	800ee24 <__multadd>
 800ec78:	4680      	mov	r8, r0
 800ec7a:	4607      	mov	r7, r0
 800ec7c:	9b01      	ldr	r3, [sp, #4]
 800ec7e:	3301      	adds	r3, #1
 800ec80:	9301      	str	r3, [sp, #4]
 800ec82:	e775      	b.n	800eb70 <_dtoa_r+0xa08>
 800ec84:	f000 f8ce 	bl	800ee24 <__multadd>
 800ec88:	4639      	mov	r1, r7
 800ec8a:	4680      	mov	r8, r0
 800ec8c:	2300      	movs	r3, #0
 800ec8e:	220a      	movs	r2, #10
 800ec90:	4620      	mov	r0, r4
 800ec92:	f000 f8c7 	bl	800ee24 <__multadd>
 800ec96:	4607      	mov	r7, r0
 800ec98:	e7f0      	b.n	800ec7c <_dtoa_r+0xb14>
 800ec9a:	f1b9 0f00 	cmp.w	r9, #0
 800ec9e:	9a00      	ldr	r2, [sp, #0]
 800eca0:	bfcc      	ite	gt
 800eca2:	464d      	movgt	r5, r9
 800eca4:	2501      	movle	r5, #1
 800eca6:	4415      	add	r5, r2
 800eca8:	f04f 0800 	mov.w	r8, #0
 800ecac:	4659      	mov	r1, fp
 800ecae:	2201      	movs	r2, #1
 800ecb0:	4620      	mov	r0, r4
 800ecb2:	9301      	str	r3, [sp, #4]
 800ecb4:	f000 fa66 	bl	800f184 <__lshift>
 800ecb8:	4631      	mov	r1, r6
 800ecba:	4683      	mov	fp, r0
 800ecbc:	f000 face 	bl	800f25c <__mcmp>
 800ecc0:	2800      	cmp	r0, #0
 800ecc2:	dcb2      	bgt.n	800ec2a <_dtoa_r+0xac2>
 800ecc4:	d102      	bne.n	800eccc <_dtoa_r+0xb64>
 800ecc6:	9b01      	ldr	r3, [sp, #4]
 800ecc8:	07db      	lsls	r3, r3, #31
 800ecca:	d4ae      	bmi.n	800ec2a <_dtoa_r+0xac2>
 800eccc:	462b      	mov	r3, r5
 800ecce:	461d      	mov	r5, r3
 800ecd0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800ecd4:	2a30      	cmp	r2, #48	; 0x30
 800ecd6:	d0fa      	beq.n	800ecce <_dtoa_r+0xb66>
 800ecd8:	e6f7      	b.n	800eaca <_dtoa_r+0x962>
 800ecda:	9a00      	ldr	r2, [sp, #0]
 800ecdc:	429a      	cmp	r2, r3
 800ecde:	d1a5      	bne.n	800ec2c <_dtoa_r+0xac4>
 800ece0:	f10a 0a01 	add.w	sl, sl, #1
 800ece4:	2331      	movs	r3, #49	; 0x31
 800ece6:	e779      	b.n	800ebdc <_dtoa_r+0xa74>
 800ece8:	4b13      	ldr	r3, [pc, #76]	; (800ed38 <_dtoa_r+0xbd0>)
 800ecea:	f7ff baaf 	b.w	800e24c <_dtoa_r+0xe4>
 800ecee:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ecf0:	2b00      	cmp	r3, #0
 800ecf2:	f47f aa86 	bne.w	800e202 <_dtoa_r+0x9a>
 800ecf6:	4b11      	ldr	r3, [pc, #68]	; (800ed3c <_dtoa_r+0xbd4>)
 800ecf8:	f7ff baa8 	b.w	800e24c <_dtoa_r+0xe4>
 800ecfc:	f1b9 0f00 	cmp.w	r9, #0
 800ed00:	dc03      	bgt.n	800ed0a <_dtoa_r+0xba2>
 800ed02:	9b05      	ldr	r3, [sp, #20]
 800ed04:	2b02      	cmp	r3, #2
 800ed06:	f73f aec9 	bgt.w	800ea9c <_dtoa_r+0x934>
 800ed0a:	9d00      	ldr	r5, [sp, #0]
 800ed0c:	4631      	mov	r1, r6
 800ed0e:	4658      	mov	r0, fp
 800ed10:	f7ff f99c 	bl	800e04c <quorem>
 800ed14:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800ed18:	f805 3b01 	strb.w	r3, [r5], #1
 800ed1c:	9a00      	ldr	r2, [sp, #0]
 800ed1e:	1aaa      	subs	r2, r5, r2
 800ed20:	4591      	cmp	r9, r2
 800ed22:	ddba      	ble.n	800ec9a <_dtoa_r+0xb32>
 800ed24:	4659      	mov	r1, fp
 800ed26:	2300      	movs	r3, #0
 800ed28:	220a      	movs	r2, #10
 800ed2a:	4620      	mov	r0, r4
 800ed2c:	f000 f87a 	bl	800ee24 <__multadd>
 800ed30:	4683      	mov	fp, r0
 800ed32:	e7eb      	b.n	800ed0c <_dtoa_r+0xba4>
 800ed34:	080111cf 	.word	0x080111cf
 800ed38:	08011128 	.word	0x08011128
 800ed3c:	0801114c 	.word	0x0801114c

0800ed40 <_localeconv_r>:
 800ed40:	4800      	ldr	r0, [pc, #0]	; (800ed44 <_localeconv_r+0x4>)
 800ed42:	4770      	bx	lr
 800ed44:	20000178 	.word	0x20000178

0800ed48 <__malloc_lock>:
 800ed48:	4801      	ldr	r0, [pc, #4]	; (800ed50 <__malloc_lock+0x8>)
 800ed4a:	f000 bd22 	b.w	800f792 <__retarget_lock_acquire_recursive>
 800ed4e:	bf00      	nop
 800ed50:	20004c48 	.word	0x20004c48

0800ed54 <__malloc_unlock>:
 800ed54:	4801      	ldr	r0, [pc, #4]	; (800ed5c <__malloc_unlock+0x8>)
 800ed56:	f000 bd1d 	b.w	800f794 <__retarget_lock_release_recursive>
 800ed5a:	bf00      	nop
 800ed5c:	20004c48 	.word	0x20004c48

0800ed60 <_Balloc>:
 800ed60:	b570      	push	{r4, r5, r6, lr}
 800ed62:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800ed64:	4604      	mov	r4, r0
 800ed66:	460d      	mov	r5, r1
 800ed68:	b976      	cbnz	r6, 800ed88 <_Balloc+0x28>
 800ed6a:	2010      	movs	r0, #16
 800ed6c:	f7fe fc04 	bl	800d578 <malloc>
 800ed70:	4602      	mov	r2, r0
 800ed72:	6260      	str	r0, [r4, #36]	; 0x24
 800ed74:	b920      	cbnz	r0, 800ed80 <_Balloc+0x20>
 800ed76:	4b18      	ldr	r3, [pc, #96]	; (800edd8 <_Balloc+0x78>)
 800ed78:	4818      	ldr	r0, [pc, #96]	; (800eddc <_Balloc+0x7c>)
 800ed7a:	2166      	movs	r1, #102	; 0x66
 800ed7c:	f000 fcd8 	bl	800f730 <__assert_func>
 800ed80:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800ed84:	6006      	str	r6, [r0, #0]
 800ed86:	60c6      	str	r6, [r0, #12]
 800ed88:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800ed8a:	68f3      	ldr	r3, [r6, #12]
 800ed8c:	b183      	cbz	r3, 800edb0 <_Balloc+0x50>
 800ed8e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ed90:	68db      	ldr	r3, [r3, #12]
 800ed92:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800ed96:	b9b8      	cbnz	r0, 800edc8 <_Balloc+0x68>
 800ed98:	2101      	movs	r1, #1
 800ed9a:	fa01 f605 	lsl.w	r6, r1, r5
 800ed9e:	1d72      	adds	r2, r6, #5
 800eda0:	0092      	lsls	r2, r2, #2
 800eda2:	4620      	mov	r0, r4
 800eda4:	f000 fb5a 	bl	800f45c <_calloc_r>
 800eda8:	b160      	cbz	r0, 800edc4 <_Balloc+0x64>
 800edaa:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800edae:	e00e      	b.n	800edce <_Balloc+0x6e>
 800edb0:	2221      	movs	r2, #33	; 0x21
 800edb2:	2104      	movs	r1, #4
 800edb4:	4620      	mov	r0, r4
 800edb6:	f000 fb51 	bl	800f45c <_calloc_r>
 800edba:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800edbc:	60f0      	str	r0, [r6, #12]
 800edbe:	68db      	ldr	r3, [r3, #12]
 800edc0:	2b00      	cmp	r3, #0
 800edc2:	d1e4      	bne.n	800ed8e <_Balloc+0x2e>
 800edc4:	2000      	movs	r0, #0
 800edc6:	bd70      	pop	{r4, r5, r6, pc}
 800edc8:	6802      	ldr	r2, [r0, #0]
 800edca:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800edce:	2300      	movs	r3, #0
 800edd0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800edd4:	e7f7      	b.n	800edc6 <_Balloc+0x66>
 800edd6:	bf00      	nop
 800edd8:	08011159 	.word	0x08011159
 800eddc:	080111e0 	.word	0x080111e0

0800ede0 <_Bfree>:
 800ede0:	b570      	push	{r4, r5, r6, lr}
 800ede2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800ede4:	4605      	mov	r5, r0
 800ede6:	460c      	mov	r4, r1
 800ede8:	b976      	cbnz	r6, 800ee08 <_Bfree+0x28>
 800edea:	2010      	movs	r0, #16
 800edec:	f7fe fbc4 	bl	800d578 <malloc>
 800edf0:	4602      	mov	r2, r0
 800edf2:	6268      	str	r0, [r5, #36]	; 0x24
 800edf4:	b920      	cbnz	r0, 800ee00 <_Bfree+0x20>
 800edf6:	4b09      	ldr	r3, [pc, #36]	; (800ee1c <_Bfree+0x3c>)
 800edf8:	4809      	ldr	r0, [pc, #36]	; (800ee20 <_Bfree+0x40>)
 800edfa:	218a      	movs	r1, #138	; 0x8a
 800edfc:	f000 fc98 	bl	800f730 <__assert_func>
 800ee00:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800ee04:	6006      	str	r6, [r0, #0]
 800ee06:	60c6      	str	r6, [r0, #12]
 800ee08:	b13c      	cbz	r4, 800ee1a <_Bfree+0x3a>
 800ee0a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800ee0c:	6862      	ldr	r2, [r4, #4]
 800ee0e:	68db      	ldr	r3, [r3, #12]
 800ee10:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800ee14:	6021      	str	r1, [r4, #0]
 800ee16:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800ee1a:	bd70      	pop	{r4, r5, r6, pc}
 800ee1c:	08011159 	.word	0x08011159
 800ee20:	080111e0 	.word	0x080111e0

0800ee24 <__multadd>:
 800ee24:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ee28:	690e      	ldr	r6, [r1, #16]
 800ee2a:	4607      	mov	r7, r0
 800ee2c:	4698      	mov	r8, r3
 800ee2e:	460c      	mov	r4, r1
 800ee30:	f101 0014 	add.w	r0, r1, #20
 800ee34:	2300      	movs	r3, #0
 800ee36:	6805      	ldr	r5, [r0, #0]
 800ee38:	b2a9      	uxth	r1, r5
 800ee3a:	fb02 8101 	mla	r1, r2, r1, r8
 800ee3e:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 800ee42:	0c2d      	lsrs	r5, r5, #16
 800ee44:	fb02 c505 	mla	r5, r2, r5, ip
 800ee48:	b289      	uxth	r1, r1
 800ee4a:	3301      	adds	r3, #1
 800ee4c:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 800ee50:	429e      	cmp	r6, r3
 800ee52:	f840 1b04 	str.w	r1, [r0], #4
 800ee56:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800ee5a:	dcec      	bgt.n	800ee36 <__multadd+0x12>
 800ee5c:	f1b8 0f00 	cmp.w	r8, #0
 800ee60:	d022      	beq.n	800eea8 <__multadd+0x84>
 800ee62:	68a3      	ldr	r3, [r4, #8]
 800ee64:	42b3      	cmp	r3, r6
 800ee66:	dc19      	bgt.n	800ee9c <__multadd+0x78>
 800ee68:	6861      	ldr	r1, [r4, #4]
 800ee6a:	4638      	mov	r0, r7
 800ee6c:	3101      	adds	r1, #1
 800ee6e:	f7ff ff77 	bl	800ed60 <_Balloc>
 800ee72:	4605      	mov	r5, r0
 800ee74:	b928      	cbnz	r0, 800ee82 <__multadd+0x5e>
 800ee76:	4602      	mov	r2, r0
 800ee78:	4b0d      	ldr	r3, [pc, #52]	; (800eeb0 <__multadd+0x8c>)
 800ee7a:	480e      	ldr	r0, [pc, #56]	; (800eeb4 <__multadd+0x90>)
 800ee7c:	21b5      	movs	r1, #181	; 0xb5
 800ee7e:	f000 fc57 	bl	800f730 <__assert_func>
 800ee82:	6922      	ldr	r2, [r4, #16]
 800ee84:	3202      	adds	r2, #2
 800ee86:	f104 010c 	add.w	r1, r4, #12
 800ee8a:	0092      	lsls	r2, r2, #2
 800ee8c:	300c      	adds	r0, #12
 800ee8e:	f7fe fb83 	bl	800d598 <memcpy>
 800ee92:	4621      	mov	r1, r4
 800ee94:	4638      	mov	r0, r7
 800ee96:	f7ff ffa3 	bl	800ede0 <_Bfree>
 800ee9a:	462c      	mov	r4, r5
 800ee9c:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 800eea0:	3601      	adds	r6, #1
 800eea2:	f8c3 8014 	str.w	r8, [r3, #20]
 800eea6:	6126      	str	r6, [r4, #16]
 800eea8:	4620      	mov	r0, r4
 800eeaa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800eeae:	bf00      	nop
 800eeb0:	080111cf 	.word	0x080111cf
 800eeb4:	080111e0 	.word	0x080111e0

0800eeb8 <__hi0bits>:
 800eeb8:	0c03      	lsrs	r3, r0, #16
 800eeba:	041b      	lsls	r3, r3, #16
 800eebc:	b9d3      	cbnz	r3, 800eef4 <__hi0bits+0x3c>
 800eebe:	0400      	lsls	r0, r0, #16
 800eec0:	2310      	movs	r3, #16
 800eec2:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800eec6:	bf04      	itt	eq
 800eec8:	0200      	lsleq	r0, r0, #8
 800eeca:	3308      	addeq	r3, #8
 800eecc:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800eed0:	bf04      	itt	eq
 800eed2:	0100      	lsleq	r0, r0, #4
 800eed4:	3304      	addeq	r3, #4
 800eed6:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800eeda:	bf04      	itt	eq
 800eedc:	0080      	lsleq	r0, r0, #2
 800eede:	3302      	addeq	r3, #2
 800eee0:	2800      	cmp	r0, #0
 800eee2:	db05      	blt.n	800eef0 <__hi0bits+0x38>
 800eee4:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800eee8:	f103 0301 	add.w	r3, r3, #1
 800eeec:	bf08      	it	eq
 800eeee:	2320      	moveq	r3, #32
 800eef0:	4618      	mov	r0, r3
 800eef2:	4770      	bx	lr
 800eef4:	2300      	movs	r3, #0
 800eef6:	e7e4      	b.n	800eec2 <__hi0bits+0xa>

0800eef8 <__lo0bits>:
 800eef8:	6803      	ldr	r3, [r0, #0]
 800eefa:	f013 0207 	ands.w	r2, r3, #7
 800eefe:	4601      	mov	r1, r0
 800ef00:	d00b      	beq.n	800ef1a <__lo0bits+0x22>
 800ef02:	07da      	lsls	r2, r3, #31
 800ef04:	d424      	bmi.n	800ef50 <__lo0bits+0x58>
 800ef06:	0798      	lsls	r0, r3, #30
 800ef08:	bf49      	itett	mi
 800ef0a:	085b      	lsrmi	r3, r3, #1
 800ef0c:	089b      	lsrpl	r3, r3, #2
 800ef0e:	2001      	movmi	r0, #1
 800ef10:	600b      	strmi	r3, [r1, #0]
 800ef12:	bf5c      	itt	pl
 800ef14:	600b      	strpl	r3, [r1, #0]
 800ef16:	2002      	movpl	r0, #2
 800ef18:	4770      	bx	lr
 800ef1a:	b298      	uxth	r0, r3
 800ef1c:	b9b0      	cbnz	r0, 800ef4c <__lo0bits+0x54>
 800ef1e:	0c1b      	lsrs	r3, r3, #16
 800ef20:	2010      	movs	r0, #16
 800ef22:	f013 0fff 	tst.w	r3, #255	; 0xff
 800ef26:	bf04      	itt	eq
 800ef28:	0a1b      	lsreq	r3, r3, #8
 800ef2a:	3008      	addeq	r0, #8
 800ef2c:	071a      	lsls	r2, r3, #28
 800ef2e:	bf04      	itt	eq
 800ef30:	091b      	lsreq	r3, r3, #4
 800ef32:	3004      	addeq	r0, #4
 800ef34:	079a      	lsls	r2, r3, #30
 800ef36:	bf04      	itt	eq
 800ef38:	089b      	lsreq	r3, r3, #2
 800ef3a:	3002      	addeq	r0, #2
 800ef3c:	07da      	lsls	r2, r3, #31
 800ef3e:	d403      	bmi.n	800ef48 <__lo0bits+0x50>
 800ef40:	085b      	lsrs	r3, r3, #1
 800ef42:	f100 0001 	add.w	r0, r0, #1
 800ef46:	d005      	beq.n	800ef54 <__lo0bits+0x5c>
 800ef48:	600b      	str	r3, [r1, #0]
 800ef4a:	4770      	bx	lr
 800ef4c:	4610      	mov	r0, r2
 800ef4e:	e7e8      	b.n	800ef22 <__lo0bits+0x2a>
 800ef50:	2000      	movs	r0, #0
 800ef52:	4770      	bx	lr
 800ef54:	2020      	movs	r0, #32
 800ef56:	4770      	bx	lr

0800ef58 <__i2b>:
 800ef58:	b510      	push	{r4, lr}
 800ef5a:	460c      	mov	r4, r1
 800ef5c:	2101      	movs	r1, #1
 800ef5e:	f7ff feff 	bl	800ed60 <_Balloc>
 800ef62:	4602      	mov	r2, r0
 800ef64:	b928      	cbnz	r0, 800ef72 <__i2b+0x1a>
 800ef66:	4b05      	ldr	r3, [pc, #20]	; (800ef7c <__i2b+0x24>)
 800ef68:	4805      	ldr	r0, [pc, #20]	; (800ef80 <__i2b+0x28>)
 800ef6a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800ef6e:	f000 fbdf 	bl	800f730 <__assert_func>
 800ef72:	2301      	movs	r3, #1
 800ef74:	6144      	str	r4, [r0, #20]
 800ef76:	6103      	str	r3, [r0, #16]
 800ef78:	bd10      	pop	{r4, pc}
 800ef7a:	bf00      	nop
 800ef7c:	080111cf 	.word	0x080111cf
 800ef80:	080111e0 	.word	0x080111e0

0800ef84 <__multiply>:
 800ef84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ef88:	4614      	mov	r4, r2
 800ef8a:	690a      	ldr	r2, [r1, #16]
 800ef8c:	6923      	ldr	r3, [r4, #16]
 800ef8e:	429a      	cmp	r2, r3
 800ef90:	bfb8      	it	lt
 800ef92:	460b      	movlt	r3, r1
 800ef94:	460d      	mov	r5, r1
 800ef96:	bfbc      	itt	lt
 800ef98:	4625      	movlt	r5, r4
 800ef9a:	461c      	movlt	r4, r3
 800ef9c:	f8d5 a010 	ldr.w	sl, [r5, #16]
 800efa0:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800efa4:	68ab      	ldr	r3, [r5, #8]
 800efa6:	6869      	ldr	r1, [r5, #4]
 800efa8:	eb0a 0709 	add.w	r7, sl, r9
 800efac:	42bb      	cmp	r3, r7
 800efae:	b085      	sub	sp, #20
 800efb0:	bfb8      	it	lt
 800efb2:	3101      	addlt	r1, #1
 800efb4:	f7ff fed4 	bl	800ed60 <_Balloc>
 800efb8:	b930      	cbnz	r0, 800efc8 <__multiply+0x44>
 800efba:	4602      	mov	r2, r0
 800efbc:	4b42      	ldr	r3, [pc, #264]	; (800f0c8 <__multiply+0x144>)
 800efbe:	4843      	ldr	r0, [pc, #268]	; (800f0cc <__multiply+0x148>)
 800efc0:	f240 115d 	movw	r1, #349	; 0x15d
 800efc4:	f000 fbb4 	bl	800f730 <__assert_func>
 800efc8:	f100 0614 	add.w	r6, r0, #20
 800efcc:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 800efd0:	4633      	mov	r3, r6
 800efd2:	2200      	movs	r2, #0
 800efd4:	4543      	cmp	r3, r8
 800efd6:	d31e      	bcc.n	800f016 <__multiply+0x92>
 800efd8:	f105 0c14 	add.w	ip, r5, #20
 800efdc:	f104 0314 	add.w	r3, r4, #20
 800efe0:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 800efe4:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 800efe8:	9202      	str	r2, [sp, #8]
 800efea:	ebac 0205 	sub.w	r2, ip, r5
 800efee:	3a15      	subs	r2, #21
 800eff0:	f022 0203 	bic.w	r2, r2, #3
 800eff4:	3204      	adds	r2, #4
 800eff6:	f105 0115 	add.w	r1, r5, #21
 800effa:	458c      	cmp	ip, r1
 800effc:	bf38      	it	cc
 800effe:	2204      	movcc	r2, #4
 800f000:	9201      	str	r2, [sp, #4]
 800f002:	9a02      	ldr	r2, [sp, #8]
 800f004:	9303      	str	r3, [sp, #12]
 800f006:	429a      	cmp	r2, r3
 800f008:	d808      	bhi.n	800f01c <__multiply+0x98>
 800f00a:	2f00      	cmp	r7, #0
 800f00c:	dc55      	bgt.n	800f0ba <__multiply+0x136>
 800f00e:	6107      	str	r7, [r0, #16]
 800f010:	b005      	add	sp, #20
 800f012:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f016:	f843 2b04 	str.w	r2, [r3], #4
 800f01a:	e7db      	b.n	800efd4 <__multiply+0x50>
 800f01c:	f8b3 a000 	ldrh.w	sl, [r3]
 800f020:	f1ba 0f00 	cmp.w	sl, #0
 800f024:	d020      	beq.n	800f068 <__multiply+0xe4>
 800f026:	f105 0e14 	add.w	lr, r5, #20
 800f02a:	46b1      	mov	r9, r6
 800f02c:	2200      	movs	r2, #0
 800f02e:	f85e 4b04 	ldr.w	r4, [lr], #4
 800f032:	f8d9 b000 	ldr.w	fp, [r9]
 800f036:	b2a1      	uxth	r1, r4
 800f038:	fa1f fb8b 	uxth.w	fp, fp
 800f03c:	fb0a b101 	mla	r1, sl, r1, fp
 800f040:	4411      	add	r1, r2
 800f042:	f8d9 2000 	ldr.w	r2, [r9]
 800f046:	0c24      	lsrs	r4, r4, #16
 800f048:	0c12      	lsrs	r2, r2, #16
 800f04a:	fb0a 2404 	mla	r4, sl, r4, r2
 800f04e:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 800f052:	b289      	uxth	r1, r1
 800f054:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800f058:	45f4      	cmp	ip, lr
 800f05a:	f849 1b04 	str.w	r1, [r9], #4
 800f05e:	ea4f 4214 	mov.w	r2, r4, lsr #16
 800f062:	d8e4      	bhi.n	800f02e <__multiply+0xaa>
 800f064:	9901      	ldr	r1, [sp, #4]
 800f066:	5072      	str	r2, [r6, r1]
 800f068:	9a03      	ldr	r2, [sp, #12]
 800f06a:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800f06e:	3304      	adds	r3, #4
 800f070:	f1b9 0f00 	cmp.w	r9, #0
 800f074:	d01f      	beq.n	800f0b6 <__multiply+0x132>
 800f076:	6834      	ldr	r4, [r6, #0]
 800f078:	f105 0114 	add.w	r1, r5, #20
 800f07c:	46b6      	mov	lr, r6
 800f07e:	f04f 0a00 	mov.w	sl, #0
 800f082:	880a      	ldrh	r2, [r1, #0]
 800f084:	f8be b002 	ldrh.w	fp, [lr, #2]
 800f088:	fb09 b202 	mla	r2, r9, r2, fp
 800f08c:	4492      	add	sl, r2
 800f08e:	b2a4      	uxth	r4, r4
 800f090:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800f094:	f84e 4b04 	str.w	r4, [lr], #4
 800f098:	f851 4b04 	ldr.w	r4, [r1], #4
 800f09c:	f8be 2000 	ldrh.w	r2, [lr]
 800f0a0:	0c24      	lsrs	r4, r4, #16
 800f0a2:	fb09 2404 	mla	r4, r9, r4, r2
 800f0a6:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 800f0aa:	458c      	cmp	ip, r1
 800f0ac:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800f0b0:	d8e7      	bhi.n	800f082 <__multiply+0xfe>
 800f0b2:	9a01      	ldr	r2, [sp, #4]
 800f0b4:	50b4      	str	r4, [r6, r2]
 800f0b6:	3604      	adds	r6, #4
 800f0b8:	e7a3      	b.n	800f002 <__multiply+0x7e>
 800f0ba:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800f0be:	2b00      	cmp	r3, #0
 800f0c0:	d1a5      	bne.n	800f00e <__multiply+0x8a>
 800f0c2:	3f01      	subs	r7, #1
 800f0c4:	e7a1      	b.n	800f00a <__multiply+0x86>
 800f0c6:	bf00      	nop
 800f0c8:	080111cf 	.word	0x080111cf
 800f0cc:	080111e0 	.word	0x080111e0

0800f0d0 <__pow5mult>:
 800f0d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f0d4:	4615      	mov	r5, r2
 800f0d6:	f012 0203 	ands.w	r2, r2, #3
 800f0da:	4606      	mov	r6, r0
 800f0dc:	460f      	mov	r7, r1
 800f0de:	d007      	beq.n	800f0f0 <__pow5mult+0x20>
 800f0e0:	4c25      	ldr	r4, [pc, #148]	; (800f178 <__pow5mult+0xa8>)
 800f0e2:	3a01      	subs	r2, #1
 800f0e4:	2300      	movs	r3, #0
 800f0e6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800f0ea:	f7ff fe9b 	bl	800ee24 <__multadd>
 800f0ee:	4607      	mov	r7, r0
 800f0f0:	10ad      	asrs	r5, r5, #2
 800f0f2:	d03d      	beq.n	800f170 <__pow5mult+0xa0>
 800f0f4:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800f0f6:	b97c      	cbnz	r4, 800f118 <__pow5mult+0x48>
 800f0f8:	2010      	movs	r0, #16
 800f0fa:	f7fe fa3d 	bl	800d578 <malloc>
 800f0fe:	4602      	mov	r2, r0
 800f100:	6270      	str	r0, [r6, #36]	; 0x24
 800f102:	b928      	cbnz	r0, 800f110 <__pow5mult+0x40>
 800f104:	4b1d      	ldr	r3, [pc, #116]	; (800f17c <__pow5mult+0xac>)
 800f106:	481e      	ldr	r0, [pc, #120]	; (800f180 <__pow5mult+0xb0>)
 800f108:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800f10c:	f000 fb10 	bl	800f730 <__assert_func>
 800f110:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800f114:	6004      	str	r4, [r0, #0]
 800f116:	60c4      	str	r4, [r0, #12]
 800f118:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800f11c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800f120:	b94c      	cbnz	r4, 800f136 <__pow5mult+0x66>
 800f122:	f240 2171 	movw	r1, #625	; 0x271
 800f126:	4630      	mov	r0, r6
 800f128:	f7ff ff16 	bl	800ef58 <__i2b>
 800f12c:	2300      	movs	r3, #0
 800f12e:	f8c8 0008 	str.w	r0, [r8, #8]
 800f132:	4604      	mov	r4, r0
 800f134:	6003      	str	r3, [r0, #0]
 800f136:	f04f 0900 	mov.w	r9, #0
 800f13a:	07eb      	lsls	r3, r5, #31
 800f13c:	d50a      	bpl.n	800f154 <__pow5mult+0x84>
 800f13e:	4639      	mov	r1, r7
 800f140:	4622      	mov	r2, r4
 800f142:	4630      	mov	r0, r6
 800f144:	f7ff ff1e 	bl	800ef84 <__multiply>
 800f148:	4639      	mov	r1, r7
 800f14a:	4680      	mov	r8, r0
 800f14c:	4630      	mov	r0, r6
 800f14e:	f7ff fe47 	bl	800ede0 <_Bfree>
 800f152:	4647      	mov	r7, r8
 800f154:	106d      	asrs	r5, r5, #1
 800f156:	d00b      	beq.n	800f170 <__pow5mult+0xa0>
 800f158:	6820      	ldr	r0, [r4, #0]
 800f15a:	b938      	cbnz	r0, 800f16c <__pow5mult+0x9c>
 800f15c:	4622      	mov	r2, r4
 800f15e:	4621      	mov	r1, r4
 800f160:	4630      	mov	r0, r6
 800f162:	f7ff ff0f 	bl	800ef84 <__multiply>
 800f166:	6020      	str	r0, [r4, #0]
 800f168:	f8c0 9000 	str.w	r9, [r0]
 800f16c:	4604      	mov	r4, r0
 800f16e:	e7e4      	b.n	800f13a <__pow5mult+0x6a>
 800f170:	4638      	mov	r0, r7
 800f172:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f176:	bf00      	nop
 800f178:	08011330 	.word	0x08011330
 800f17c:	08011159 	.word	0x08011159
 800f180:	080111e0 	.word	0x080111e0

0800f184 <__lshift>:
 800f184:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f188:	460c      	mov	r4, r1
 800f18a:	6849      	ldr	r1, [r1, #4]
 800f18c:	6923      	ldr	r3, [r4, #16]
 800f18e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800f192:	68a3      	ldr	r3, [r4, #8]
 800f194:	4607      	mov	r7, r0
 800f196:	4691      	mov	r9, r2
 800f198:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800f19c:	f108 0601 	add.w	r6, r8, #1
 800f1a0:	42b3      	cmp	r3, r6
 800f1a2:	db0b      	blt.n	800f1bc <__lshift+0x38>
 800f1a4:	4638      	mov	r0, r7
 800f1a6:	f7ff fddb 	bl	800ed60 <_Balloc>
 800f1aa:	4605      	mov	r5, r0
 800f1ac:	b948      	cbnz	r0, 800f1c2 <__lshift+0x3e>
 800f1ae:	4602      	mov	r2, r0
 800f1b0:	4b28      	ldr	r3, [pc, #160]	; (800f254 <__lshift+0xd0>)
 800f1b2:	4829      	ldr	r0, [pc, #164]	; (800f258 <__lshift+0xd4>)
 800f1b4:	f240 11d9 	movw	r1, #473	; 0x1d9
 800f1b8:	f000 faba 	bl	800f730 <__assert_func>
 800f1bc:	3101      	adds	r1, #1
 800f1be:	005b      	lsls	r3, r3, #1
 800f1c0:	e7ee      	b.n	800f1a0 <__lshift+0x1c>
 800f1c2:	2300      	movs	r3, #0
 800f1c4:	f100 0114 	add.w	r1, r0, #20
 800f1c8:	f100 0210 	add.w	r2, r0, #16
 800f1cc:	4618      	mov	r0, r3
 800f1ce:	4553      	cmp	r3, sl
 800f1d0:	db33      	blt.n	800f23a <__lshift+0xb6>
 800f1d2:	6920      	ldr	r0, [r4, #16]
 800f1d4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800f1d8:	f104 0314 	add.w	r3, r4, #20
 800f1dc:	f019 091f 	ands.w	r9, r9, #31
 800f1e0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800f1e4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800f1e8:	d02b      	beq.n	800f242 <__lshift+0xbe>
 800f1ea:	f1c9 0e20 	rsb	lr, r9, #32
 800f1ee:	468a      	mov	sl, r1
 800f1f0:	2200      	movs	r2, #0
 800f1f2:	6818      	ldr	r0, [r3, #0]
 800f1f4:	fa00 f009 	lsl.w	r0, r0, r9
 800f1f8:	4302      	orrs	r2, r0
 800f1fa:	f84a 2b04 	str.w	r2, [sl], #4
 800f1fe:	f853 2b04 	ldr.w	r2, [r3], #4
 800f202:	459c      	cmp	ip, r3
 800f204:	fa22 f20e 	lsr.w	r2, r2, lr
 800f208:	d8f3      	bhi.n	800f1f2 <__lshift+0x6e>
 800f20a:	ebac 0304 	sub.w	r3, ip, r4
 800f20e:	3b15      	subs	r3, #21
 800f210:	f023 0303 	bic.w	r3, r3, #3
 800f214:	3304      	adds	r3, #4
 800f216:	f104 0015 	add.w	r0, r4, #21
 800f21a:	4584      	cmp	ip, r0
 800f21c:	bf38      	it	cc
 800f21e:	2304      	movcc	r3, #4
 800f220:	50ca      	str	r2, [r1, r3]
 800f222:	b10a      	cbz	r2, 800f228 <__lshift+0xa4>
 800f224:	f108 0602 	add.w	r6, r8, #2
 800f228:	3e01      	subs	r6, #1
 800f22a:	4638      	mov	r0, r7
 800f22c:	612e      	str	r6, [r5, #16]
 800f22e:	4621      	mov	r1, r4
 800f230:	f7ff fdd6 	bl	800ede0 <_Bfree>
 800f234:	4628      	mov	r0, r5
 800f236:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f23a:	f842 0f04 	str.w	r0, [r2, #4]!
 800f23e:	3301      	adds	r3, #1
 800f240:	e7c5      	b.n	800f1ce <__lshift+0x4a>
 800f242:	3904      	subs	r1, #4
 800f244:	f853 2b04 	ldr.w	r2, [r3], #4
 800f248:	f841 2f04 	str.w	r2, [r1, #4]!
 800f24c:	459c      	cmp	ip, r3
 800f24e:	d8f9      	bhi.n	800f244 <__lshift+0xc0>
 800f250:	e7ea      	b.n	800f228 <__lshift+0xa4>
 800f252:	bf00      	nop
 800f254:	080111cf 	.word	0x080111cf
 800f258:	080111e0 	.word	0x080111e0

0800f25c <__mcmp>:
 800f25c:	b530      	push	{r4, r5, lr}
 800f25e:	6902      	ldr	r2, [r0, #16]
 800f260:	690c      	ldr	r4, [r1, #16]
 800f262:	1b12      	subs	r2, r2, r4
 800f264:	d10e      	bne.n	800f284 <__mcmp+0x28>
 800f266:	f100 0314 	add.w	r3, r0, #20
 800f26a:	3114      	adds	r1, #20
 800f26c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800f270:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800f274:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800f278:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800f27c:	42a5      	cmp	r5, r4
 800f27e:	d003      	beq.n	800f288 <__mcmp+0x2c>
 800f280:	d305      	bcc.n	800f28e <__mcmp+0x32>
 800f282:	2201      	movs	r2, #1
 800f284:	4610      	mov	r0, r2
 800f286:	bd30      	pop	{r4, r5, pc}
 800f288:	4283      	cmp	r3, r0
 800f28a:	d3f3      	bcc.n	800f274 <__mcmp+0x18>
 800f28c:	e7fa      	b.n	800f284 <__mcmp+0x28>
 800f28e:	f04f 32ff 	mov.w	r2, #4294967295
 800f292:	e7f7      	b.n	800f284 <__mcmp+0x28>

0800f294 <__mdiff>:
 800f294:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f298:	460c      	mov	r4, r1
 800f29a:	4606      	mov	r6, r0
 800f29c:	4611      	mov	r1, r2
 800f29e:	4620      	mov	r0, r4
 800f2a0:	4617      	mov	r7, r2
 800f2a2:	f7ff ffdb 	bl	800f25c <__mcmp>
 800f2a6:	1e05      	subs	r5, r0, #0
 800f2a8:	d110      	bne.n	800f2cc <__mdiff+0x38>
 800f2aa:	4629      	mov	r1, r5
 800f2ac:	4630      	mov	r0, r6
 800f2ae:	f7ff fd57 	bl	800ed60 <_Balloc>
 800f2b2:	b930      	cbnz	r0, 800f2c2 <__mdiff+0x2e>
 800f2b4:	4b39      	ldr	r3, [pc, #228]	; (800f39c <__mdiff+0x108>)
 800f2b6:	4602      	mov	r2, r0
 800f2b8:	f240 2132 	movw	r1, #562	; 0x232
 800f2bc:	4838      	ldr	r0, [pc, #224]	; (800f3a0 <__mdiff+0x10c>)
 800f2be:	f000 fa37 	bl	800f730 <__assert_func>
 800f2c2:	2301      	movs	r3, #1
 800f2c4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800f2c8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f2cc:	bfa4      	itt	ge
 800f2ce:	463b      	movge	r3, r7
 800f2d0:	4627      	movge	r7, r4
 800f2d2:	4630      	mov	r0, r6
 800f2d4:	6879      	ldr	r1, [r7, #4]
 800f2d6:	bfa6      	itte	ge
 800f2d8:	461c      	movge	r4, r3
 800f2da:	2500      	movge	r5, #0
 800f2dc:	2501      	movlt	r5, #1
 800f2de:	f7ff fd3f 	bl	800ed60 <_Balloc>
 800f2e2:	b920      	cbnz	r0, 800f2ee <__mdiff+0x5a>
 800f2e4:	4b2d      	ldr	r3, [pc, #180]	; (800f39c <__mdiff+0x108>)
 800f2e6:	4602      	mov	r2, r0
 800f2e8:	f44f 7110 	mov.w	r1, #576	; 0x240
 800f2ec:	e7e6      	b.n	800f2bc <__mdiff+0x28>
 800f2ee:	693e      	ldr	r6, [r7, #16]
 800f2f0:	60c5      	str	r5, [r0, #12]
 800f2f2:	6925      	ldr	r5, [r4, #16]
 800f2f4:	f107 0114 	add.w	r1, r7, #20
 800f2f8:	f104 0914 	add.w	r9, r4, #20
 800f2fc:	f100 0e14 	add.w	lr, r0, #20
 800f300:	f107 0210 	add.w	r2, r7, #16
 800f304:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 800f308:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 800f30c:	46f2      	mov	sl, lr
 800f30e:	2700      	movs	r7, #0
 800f310:	f859 3b04 	ldr.w	r3, [r9], #4
 800f314:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800f318:	fa1f f883 	uxth.w	r8, r3
 800f31c:	fa17 f78b 	uxtah	r7, r7, fp
 800f320:	0c1b      	lsrs	r3, r3, #16
 800f322:	eba7 0808 	sub.w	r8, r7, r8
 800f326:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800f32a:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800f32e:	fa1f f888 	uxth.w	r8, r8
 800f332:	141f      	asrs	r7, r3, #16
 800f334:	454d      	cmp	r5, r9
 800f336:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800f33a:	f84a 3b04 	str.w	r3, [sl], #4
 800f33e:	d8e7      	bhi.n	800f310 <__mdiff+0x7c>
 800f340:	1b2b      	subs	r3, r5, r4
 800f342:	3b15      	subs	r3, #21
 800f344:	f023 0303 	bic.w	r3, r3, #3
 800f348:	3304      	adds	r3, #4
 800f34a:	3415      	adds	r4, #21
 800f34c:	42a5      	cmp	r5, r4
 800f34e:	bf38      	it	cc
 800f350:	2304      	movcc	r3, #4
 800f352:	4419      	add	r1, r3
 800f354:	4473      	add	r3, lr
 800f356:	469e      	mov	lr, r3
 800f358:	460d      	mov	r5, r1
 800f35a:	4565      	cmp	r5, ip
 800f35c:	d30e      	bcc.n	800f37c <__mdiff+0xe8>
 800f35e:	f10c 0203 	add.w	r2, ip, #3
 800f362:	1a52      	subs	r2, r2, r1
 800f364:	f022 0203 	bic.w	r2, r2, #3
 800f368:	3903      	subs	r1, #3
 800f36a:	458c      	cmp	ip, r1
 800f36c:	bf38      	it	cc
 800f36e:	2200      	movcc	r2, #0
 800f370:	441a      	add	r2, r3
 800f372:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800f376:	b17b      	cbz	r3, 800f398 <__mdiff+0x104>
 800f378:	6106      	str	r6, [r0, #16]
 800f37a:	e7a5      	b.n	800f2c8 <__mdiff+0x34>
 800f37c:	f855 8b04 	ldr.w	r8, [r5], #4
 800f380:	fa17 f488 	uxtah	r4, r7, r8
 800f384:	1422      	asrs	r2, r4, #16
 800f386:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 800f38a:	b2a4      	uxth	r4, r4
 800f38c:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800f390:	f84e 4b04 	str.w	r4, [lr], #4
 800f394:	1417      	asrs	r7, r2, #16
 800f396:	e7e0      	b.n	800f35a <__mdiff+0xc6>
 800f398:	3e01      	subs	r6, #1
 800f39a:	e7ea      	b.n	800f372 <__mdiff+0xde>
 800f39c:	080111cf 	.word	0x080111cf
 800f3a0:	080111e0 	.word	0x080111e0

0800f3a4 <__d2b>:
 800f3a4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800f3a8:	4689      	mov	r9, r1
 800f3aa:	2101      	movs	r1, #1
 800f3ac:	ec57 6b10 	vmov	r6, r7, d0
 800f3b0:	4690      	mov	r8, r2
 800f3b2:	f7ff fcd5 	bl	800ed60 <_Balloc>
 800f3b6:	4604      	mov	r4, r0
 800f3b8:	b930      	cbnz	r0, 800f3c8 <__d2b+0x24>
 800f3ba:	4602      	mov	r2, r0
 800f3bc:	4b25      	ldr	r3, [pc, #148]	; (800f454 <__d2b+0xb0>)
 800f3be:	4826      	ldr	r0, [pc, #152]	; (800f458 <__d2b+0xb4>)
 800f3c0:	f240 310a 	movw	r1, #778	; 0x30a
 800f3c4:	f000 f9b4 	bl	800f730 <__assert_func>
 800f3c8:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800f3cc:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800f3d0:	bb35      	cbnz	r5, 800f420 <__d2b+0x7c>
 800f3d2:	2e00      	cmp	r6, #0
 800f3d4:	9301      	str	r3, [sp, #4]
 800f3d6:	d028      	beq.n	800f42a <__d2b+0x86>
 800f3d8:	4668      	mov	r0, sp
 800f3da:	9600      	str	r6, [sp, #0]
 800f3dc:	f7ff fd8c 	bl	800eef8 <__lo0bits>
 800f3e0:	9900      	ldr	r1, [sp, #0]
 800f3e2:	b300      	cbz	r0, 800f426 <__d2b+0x82>
 800f3e4:	9a01      	ldr	r2, [sp, #4]
 800f3e6:	f1c0 0320 	rsb	r3, r0, #32
 800f3ea:	fa02 f303 	lsl.w	r3, r2, r3
 800f3ee:	430b      	orrs	r3, r1
 800f3f0:	40c2      	lsrs	r2, r0
 800f3f2:	6163      	str	r3, [r4, #20]
 800f3f4:	9201      	str	r2, [sp, #4]
 800f3f6:	9b01      	ldr	r3, [sp, #4]
 800f3f8:	61a3      	str	r3, [r4, #24]
 800f3fa:	2b00      	cmp	r3, #0
 800f3fc:	bf14      	ite	ne
 800f3fe:	2202      	movne	r2, #2
 800f400:	2201      	moveq	r2, #1
 800f402:	6122      	str	r2, [r4, #16]
 800f404:	b1d5      	cbz	r5, 800f43c <__d2b+0x98>
 800f406:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800f40a:	4405      	add	r5, r0
 800f40c:	f8c9 5000 	str.w	r5, [r9]
 800f410:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800f414:	f8c8 0000 	str.w	r0, [r8]
 800f418:	4620      	mov	r0, r4
 800f41a:	b003      	add	sp, #12
 800f41c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800f420:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800f424:	e7d5      	b.n	800f3d2 <__d2b+0x2e>
 800f426:	6161      	str	r1, [r4, #20]
 800f428:	e7e5      	b.n	800f3f6 <__d2b+0x52>
 800f42a:	a801      	add	r0, sp, #4
 800f42c:	f7ff fd64 	bl	800eef8 <__lo0bits>
 800f430:	9b01      	ldr	r3, [sp, #4]
 800f432:	6163      	str	r3, [r4, #20]
 800f434:	2201      	movs	r2, #1
 800f436:	6122      	str	r2, [r4, #16]
 800f438:	3020      	adds	r0, #32
 800f43a:	e7e3      	b.n	800f404 <__d2b+0x60>
 800f43c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800f440:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800f444:	f8c9 0000 	str.w	r0, [r9]
 800f448:	6918      	ldr	r0, [r3, #16]
 800f44a:	f7ff fd35 	bl	800eeb8 <__hi0bits>
 800f44e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800f452:	e7df      	b.n	800f414 <__d2b+0x70>
 800f454:	080111cf 	.word	0x080111cf
 800f458:	080111e0 	.word	0x080111e0

0800f45c <_calloc_r>:
 800f45c:	b513      	push	{r0, r1, r4, lr}
 800f45e:	434a      	muls	r2, r1
 800f460:	4611      	mov	r1, r2
 800f462:	9201      	str	r2, [sp, #4]
 800f464:	f7fe f8fe 	bl	800d664 <_malloc_r>
 800f468:	4604      	mov	r4, r0
 800f46a:	b118      	cbz	r0, 800f474 <_calloc_r+0x18>
 800f46c:	9a01      	ldr	r2, [sp, #4]
 800f46e:	2100      	movs	r1, #0
 800f470:	f7fe f8a0 	bl	800d5b4 <memset>
 800f474:	4620      	mov	r0, r4
 800f476:	b002      	add	sp, #8
 800f478:	bd10      	pop	{r4, pc}

0800f47a <__ssputs_r>:
 800f47a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f47e:	688e      	ldr	r6, [r1, #8]
 800f480:	429e      	cmp	r6, r3
 800f482:	4682      	mov	sl, r0
 800f484:	460c      	mov	r4, r1
 800f486:	4690      	mov	r8, r2
 800f488:	461f      	mov	r7, r3
 800f48a:	d838      	bhi.n	800f4fe <__ssputs_r+0x84>
 800f48c:	898a      	ldrh	r2, [r1, #12]
 800f48e:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800f492:	d032      	beq.n	800f4fa <__ssputs_r+0x80>
 800f494:	6825      	ldr	r5, [r4, #0]
 800f496:	6909      	ldr	r1, [r1, #16]
 800f498:	eba5 0901 	sub.w	r9, r5, r1
 800f49c:	6965      	ldr	r5, [r4, #20]
 800f49e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800f4a2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800f4a6:	3301      	adds	r3, #1
 800f4a8:	444b      	add	r3, r9
 800f4aa:	106d      	asrs	r5, r5, #1
 800f4ac:	429d      	cmp	r5, r3
 800f4ae:	bf38      	it	cc
 800f4b0:	461d      	movcc	r5, r3
 800f4b2:	0553      	lsls	r3, r2, #21
 800f4b4:	d531      	bpl.n	800f51a <__ssputs_r+0xa0>
 800f4b6:	4629      	mov	r1, r5
 800f4b8:	f7fe f8d4 	bl	800d664 <_malloc_r>
 800f4bc:	4606      	mov	r6, r0
 800f4be:	b950      	cbnz	r0, 800f4d6 <__ssputs_r+0x5c>
 800f4c0:	230c      	movs	r3, #12
 800f4c2:	f8ca 3000 	str.w	r3, [sl]
 800f4c6:	89a3      	ldrh	r3, [r4, #12]
 800f4c8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f4cc:	81a3      	strh	r3, [r4, #12]
 800f4ce:	f04f 30ff 	mov.w	r0, #4294967295
 800f4d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f4d6:	6921      	ldr	r1, [r4, #16]
 800f4d8:	464a      	mov	r2, r9
 800f4da:	f7fe f85d 	bl	800d598 <memcpy>
 800f4de:	89a3      	ldrh	r3, [r4, #12]
 800f4e0:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800f4e4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f4e8:	81a3      	strh	r3, [r4, #12]
 800f4ea:	6126      	str	r6, [r4, #16]
 800f4ec:	6165      	str	r5, [r4, #20]
 800f4ee:	444e      	add	r6, r9
 800f4f0:	eba5 0509 	sub.w	r5, r5, r9
 800f4f4:	6026      	str	r6, [r4, #0]
 800f4f6:	60a5      	str	r5, [r4, #8]
 800f4f8:	463e      	mov	r6, r7
 800f4fa:	42be      	cmp	r6, r7
 800f4fc:	d900      	bls.n	800f500 <__ssputs_r+0x86>
 800f4fe:	463e      	mov	r6, r7
 800f500:	4632      	mov	r2, r6
 800f502:	6820      	ldr	r0, [r4, #0]
 800f504:	4641      	mov	r1, r8
 800f506:	f000 f958 	bl	800f7ba <memmove>
 800f50a:	68a3      	ldr	r3, [r4, #8]
 800f50c:	6822      	ldr	r2, [r4, #0]
 800f50e:	1b9b      	subs	r3, r3, r6
 800f510:	4432      	add	r2, r6
 800f512:	60a3      	str	r3, [r4, #8]
 800f514:	6022      	str	r2, [r4, #0]
 800f516:	2000      	movs	r0, #0
 800f518:	e7db      	b.n	800f4d2 <__ssputs_r+0x58>
 800f51a:	462a      	mov	r2, r5
 800f51c:	f000 f967 	bl	800f7ee <_realloc_r>
 800f520:	4606      	mov	r6, r0
 800f522:	2800      	cmp	r0, #0
 800f524:	d1e1      	bne.n	800f4ea <__ssputs_r+0x70>
 800f526:	6921      	ldr	r1, [r4, #16]
 800f528:	4650      	mov	r0, sl
 800f52a:	f7fe f84b 	bl	800d5c4 <_free_r>
 800f52e:	e7c7      	b.n	800f4c0 <__ssputs_r+0x46>

0800f530 <_svfiprintf_r>:
 800f530:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f534:	4698      	mov	r8, r3
 800f536:	898b      	ldrh	r3, [r1, #12]
 800f538:	061b      	lsls	r3, r3, #24
 800f53a:	b09d      	sub	sp, #116	; 0x74
 800f53c:	4607      	mov	r7, r0
 800f53e:	460d      	mov	r5, r1
 800f540:	4614      	mov	r4, r2
 800f542:	d50e      	bpl.n	800f562 <_svfiprintf_r+0x32>
 800f544:	690b      	ldr	r3, [r1, #16]
 800f546:	b963      	cbnz	r3, 800f562 <_svfiprintf_r+0x32>
 800f548:	2140      	movs	r1, #64	; 0x40
 800f54a:	f7fe f88b 	bl	800d664 <_malloc_r>
 800f54e:	6028      	str	r0, [r5, #0]
 800f550:	6128      	str	r0, [r5, #16]
 800f552:	b920      	cbnz	r0, 800f55e <_svfiprintf_r+0x2e>
 800f554:	230c      	movs	r3, #12
 800f556:	603b      	str	r3, [r7, #0]
 800f558:	f04f 30ff 	mov.w	r0, #4294967295
 800f55c:	e0d1      	b.n	800f702 <_svfiprintf_r+0x1d2>
 800f55e:	2340      	movs	r3, #64	; 0x40
 800f560:	616b      	str	r3, [r5, #20]
 800f562:	2300      	movs	r3, #0
 800f564:	9309      	str	r3, [sp, #36]	; 0x24
 800f566:	2320      	movs	r3, #32
 800f568:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800f56c:	f8cd 800c 	str.w	r8, [sp, #12]
 800f570:	2330      	movs	r3, #48	; 0x30
 800f572:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800f71c <_svfiprintf_r+0x1ec>
 800f576:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800f57a:	f04f 0901 	mov.w	r9, #1
 800f57e:	4623      	mov	r3, r4
 800f580:	469a      	mov	sl, r3
 800f582:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f586:	b10a      	cbz	r2, 800f58c <_svfiprintf_r+0x5c>
 800f588:	2a25      	cmp	r2, #37	; 0x25
 800f58a:	d1f9      	bne.n	800f580 <_svfiprintf_r+0x50>
 800f58c:	ebba 0b04 	subs.w	fp, sl, r4
 800f590:	d00b      	beq.n	800f5aa <_svfiprintf_r+0x7a>
 800f592:	465b      	mov	r3, fp
 800f594:	4622      	mov	r2, r4
 800f596:	4629      	mov	r1, r5
 800f598:	4638      	mov	r0, r7
 800f59a:	f7ff ff6e 	bl	800f47a <__ssputs_r>
 800f59e:	3001      	adds	r0, #1
 800f5a0:	f000 80aa 	beq.w	800f6f8 <_svfiprintf_r+0x1c8>
 800f5a4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800f5a6:	445a      	add	r2, fp
 800f5a8:	9209      	str	r2, [sp, #36]	; 0x24
 800f5aa:	f89a 3000 	ldrb.w	r3, [sl]
 800f5ae:	2b00      	cmp	r3, #0
 800f5b0:	f000 80a2 	beq.w	800f6f8 <_svfiprintf_r+0x1c8>
 800f5b4:	2300      	movs	r3, #0
 800f5b6:	f04f 32ff 	mov.w	r2, #4294967295
 800f5ba:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f5be:	f10a 0a01 	add.w	sl, sl, #1
 800f5c2:	9304      	str	r3, [sp, #16]
 800f5c4:	9307      	str	r3, [sp, #28]
 800f5c6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800f5ca:	931a      	str	r3, [sp, #104]	; 0x68
 800f5cc:	4654      	mov	r4, sl
 800f5ce:	2205      	movs	r2, #5
 800f5d0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f5d4:	4851      	ldr	r0, [pc, #324]	; (800f71c <_svfiprintf_r+0x1ec>)
 800f5d6:	f7f0 fe03 	bl	80001e0 <memchr>
 800f5da:	9a04      	ldr	r2, [sp, #16]
 800f5dc:	b9d8      	cbnz	r0, 800f616 <_svfiprintf_r+0xe6>
 800f5de:	06d0      	lsls	r0, r2, #27
 800f5e0:	bf44      	itt	mi
 800f5e2:	2320      	movmi	r3, #32
 800f5e4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800f5e8:	0711      	lsls	r1, r2, #28
 800f5ea:	bf44      	itt	mi
 800f5ec:	232b      	movmi	r3, #43	; 0x2b
 800f5ee:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800f5f2:	f89a 3000 	ldrb.w	r3, [sl]
 800f5f6:	2b2a      	cmp	r3, #42	; 0x2a
 800f5f8:	d015      	beq.n	800f626 <_svfiprintf_r+0xf6>
 800f5fa:	9a07      	ldr	r2, [sp, #28]
 800f5fc:	4654      	mov	r4, sl
 800f5fe:	2000      	movs	r0, #0
 800f600:	f04f 0c0a 	mov.w	ip, #10
 800f604:	4621      	mov	r1, r4
 800f606:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f60a:	3b30      	subs	r3, #48	; 0x30
 800f60c:	2b09      	cmp	r3, #9
 800f60e:	d94e      	bls.n	800f6ae <_svfiprintf_r+0x17e>
 800f610:	b1b0      	cbz	r0, 800f640 <_svfiprintf_r+0x110>
 800f612:	9207      	str	r2, [sp, #28]
 800f614:	e014      	b.n	800f640 <_svfiprintf_r+0x110>
 800f616:	eba0 0308 	sub.w	r3, r0, r8
 800f61a:	fa09 f303 	lsl.w	r3, r9, r3
 800f61e:	4313      	orrs	r3, r2
 800f620:	9304      	str	r3, [sp, #16]
 800f622:	46a2      	mov	sl, r4
 800f624:	e7d2      	b.n	800f5cc <_svfiprintf_r+0x9c>
 800f626:	9b03      	ldr	r3, [sp, #12]
 800f628:	1d19      	adds	r1, r3, #4
 800f62a:	681b      	ldr	r3, [r3, #0]
 800f62c:	9103      	str	r1, [sp, #12]
 800f62e:	2b00      	cmp	r3, #0
 800f630:	bfbb      	ittet	lt
 800f632:	425b      	neglt	r3, r3
 800f634:	f042 0202 	orrlt.w	r2, r2, #2
 800f638:	9307      	strge	r3, [sp, #28]
 800f63a:	9307      	strlt	r3, [sp, #28]
 800f63c:	bfb8      	it	lt
 800f63e:	9204      	strlt	r2, [sp, #16]
 800f640:	7823      	ldrb	r3, [r4, #0]
 800f642:	2b2e      	cmp	r3, #46	; 0x2e
 800f644:	d10c      	bne.n	800f660 <_svfiprintf_r+0x130>
 800f646:	7863      	ldrb	r3, [r4, #1]
 800f648:	2b2a      	cmp	r3, #42	; 0x2a
 800f64a:	d135      	bne.n	800f6b8 <_svfiprintf_r+0x188>
 800f64c:	9b03      	ldr	r3, [sp, #12]
 800f64e:	1d1a      	adds	r2, r3, #4
 800f650:	681b      	ldr	r3, [r3, #0]
 800f652:	9203      	str	r2, [sp, #12]
 800f654:	2b00      	cmp	r3, #0
 800f656:	bfb8      	it	lt
 800f658:	f04f 33ff 	movlt.w	r3, #4294967295
 800f65c:	3402      	adds	r4, #2
 800f65e:	9305      	str	r3, [sp, #20]
 800f660:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800f72c <_svfiprintf_r+0x1fc>
 800f664:	7821      	ldrb	r1, [r4, #0]
 800f666:	2203      	movs	r2, #3
 800f668:	4650      	mov	r0, sl
 800f66a:	f7f0 fdb9 	bl	80001e0 <memchr>
 800f66e:	b140      	cbz	r0, 800f682 <_svfiprintf_r+0x152>
 800f670:	2340      	movs	r3, #64	; 0x40
 800f672:	eba0 000a 	sub.w	r0, r0, sl
 800f676:	fa03 f000 	lsl.w	r0, r3, r0
 800f67a:	9b04      	ldr	r3, [sp, #16]
 800f67c:	4303      	orrs	r3, r0
 800f67e:	3401      	adds	r4, #1
 800f680:	9304      	str	r3, [sp, #16]
 800f682:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f686:	4826      	ldr	r0, [pc, #152]	; (800f720 <_svfiprintf_r+0x1f0>)
 800f688:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800f68c:	2206      	movs	r2, #6
 800f68e:	f7f0 fda7 	bl	80001e0 <memchr>
 800f692:	2800      	cmp	r0, #0
 800f694:	d038      	beq.n	800f708 <_svfiprintf_r+0x1d8>
 800f696:	4b23      	ldr	r3, [pc, #140]	; (800f724 <_svfiprintf_r+0x1f4>)
 800f698:	bb1b      	cbnz	r3, 800f6e2 <_svfiprintf_r+0x1b2>
 800f69a:	9b03      	ldr	r3, [sp, #12]
 800f69c:	3307      	adds	r3, #7
 800f69e:	f023 0307 	bic.w	r3, r3, #7
 800f6a2:	3308      	adds	r3, #8
 800f6a4:	9303      	str	r3, [sp, #12]
 800f6a6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f6a8:	4433      	add	r3, r6
 800f6aa:	9309      	str	r3, [sp, #36]	; 0x24
 800f6ac:	e767      	b.n	800f57e <_svfiprintf_r+0x4e>
 800f6ae:	fb0c 3202 	mla	r2, ip, r2, r3
 800f6b2:	460c      	mov	r4, r1
 800f6b4:	2001      	movs	r0, #1
 800f6b6:	e7a5      	b.n	800f604 <_svfiprintf_r+0xd4>
 800f6b8:	2300      	movs	r3, #0
 800f6ba:	3401      	adds	r4, #1
 800f6bc:	9305      	str	r3, [sp, #20]
 800f6be:	4619      	mov	r1, r3
 800f6c0:	f04f 0c0a 	mov.w	ip, #10
 800f6c4:	4620      	mov	r0, r4
 800f6c6:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f6ca:	3a30      	subs	r2, #48	; 0x30
 800f6cc:	2a09      	cmp	r2, #9
 800f6ce:	d903      	bls.n	800f6d8 <_svfiprintf_r+0x1a8>
 800f6d0:	2b00      	cmp	r3, #0
 800f6d2:	d0c5      	beq.n	800f660 <_svfiprintf_r+0x130>
 800f6d4:	9105      	str	r1, [sp, #20]
 800f6d6:	e7c3      	b.n	800f660 <_svfiprintf_r+0x130>
 800f6d8:	fb0c 2101 	mla	r1, ip, r1, r2
 800f6dc:	4604      	mov	r4, r0
 800f6de:	2301      	movs	r3, #1
 800f6e0:	e7f0      	b.n	800f6c4 <_svfiprintf_r+0x194>
 800f6e2:	ab03      	add	r3, sp, #12
 800f6e4:	9300      	str	r3, [sp, #0]
 800f6e6:	462a      	mov	r2, r5
 800f6e8:	4b0f      	ldr	r3, [pc, #60]	; (800f728 <_svfiprintf_r+0x1f8>)
 800f6ea:	a904      	add	r1, sp, #16
 800f6ec:	4638      	mov	r0, r7
 800f6ee:	f7fe f8b3 	bl	800d858 <_printf_float>
 800f6f2:	1c42      	adds	r2, r0, #1
 800f6f4:	4606      	mov	r6, r0
 800f6f6:	d1d6      	bne.n	800f6a6 <_svfiprintf_r+0x176>
 800f6f8:	89ab      	ldrh	r3, [r5, #12]
 800f6fa:	065b      	lsls	r3, r3, #25
 800f6fc:	f53f af2c 	bmi.w	800f558 <_svfiprintf_r+0x28>
 800f700:	9809      	ldr	r0, [sp, #36]	; 0x24
 800f702:	b01d      	add	sp, #116	; 0x74
 800f704:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f708:	ab03      	add	r3, sp, #12
 800f70a:	9300      	str	r3, [sp, #0]
 800f70c:	462a      	mov	r2, r5
 800f70e:	4b06      	ldr	r3, [pc, #24]	; (800f728 <_svfiprintf_r+0x1f8>)
 800f710:	a904      	add	r1, sp, #16
 800f712:	4638      	mov	r0, r7
 800f714:	f7fe fb44 	bl	800dda0 <_printf_i>
 800f718:	e7eb      	b.n	800f6f2 <_svfiprintf_r+0x1c2>
 800f71a:	bf00      	nop
 800f71c:	0801133c 	.word	0x0801133c
 800f720:	08011346 	.word	0x08011346
 800f724:	0800d859 	.word	0x0800d859
 800f728:	0800f47b 	.word	0x0800f47b
 800f72c:	08011342 	.word	0x08011342

0800f730 <__assert_func>:
 800f730:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800f732:	4614      	mov	r4, r2
 800f734:	461a      	mov	r2, r3
 800f736:	4b09      	ldr	r3, [pc, #36]	; (800f75c <__assert_func+0x2c>)
 800f738:	681b      	ldr	r3, [r3, #0]
 800f73a:	4605      	mov	r5, r0
 800f73c:	68d8      	ldr	r0, [r3, #12]
 800f73e:	b14c      	cbz	r4, 800f754 <__assert_func+0x24>
 800f740:	4b07      	ldr	r3, [pc, #28]	; (800f760 <__assert_func+0x30>)
 800f742:	9100      	str	r1, [sp, #0]
 800f744:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800f748:	4906      	ldr	r1, [pc, #24]	; (800f764 <__assert_func+0x34>)
 800f74a:	462b      	mov	r3, r5
 800f74c:	f000 f80e 	bl	800f76c <fiprintf>
 800f750:	f000 fa9a 	bl	800fc88 <abort>
 800f754:	4b04      	ldr	r3, [pc, #16]	; (800f768 <__assert_func+0x38>)
 800f756:	461c      	mov	r4, r3
 800f758:	e7f3      	b.n	800f742 <__assert_func+0x12>
 800f75a:	bf00      	nop
 800f75c:	20000024 	.word	0x20000024
 800f760:	0801134d 	.word	0x0801134d
 800f764:	0801135a 	.word	0x0801135a
 800f768:	08011388 	.word	0x08011388

0800f76c <fiprintf>:
 800f76c:	b40e      	push	{r1, r2, r3}
 800f76e:	b503      	push	{r0, r1, lr}
 800f770:	4601      	mov	r1, r0
 800f772:	ab03      	add	r3, sp, #12
 800f774:	4805      	ldr	r0, [pc, #20]	; (800f78c <fiprintf+0x20>)
 800f776:	f853 2b04 	ldr.w	r2, [r3], #4
 800f77a:	6800      	ldr	r0, [r0, #0]
 800f77c:	9301      	str	r3, [sp, #4]
 800f77e:	f000 f885 	bl	800f88c <_vfiprintf_r>
 800f782:	b002      	add	sp, #8
 800f784:	f85d eb04 	ldr.w	lr, [sp], #4
 800f788:	b003      	add	sp, #12
 800f78a:	4770      	bx	lr
 800f78c:	20000024 	.word	0x20000024

0800f790 <__retarget_lock_init_recursive>:
 800f790:	4770      	bx	lr

0800f792 <__retarget_lock_acquire_recursive>:
 800f792:	4770      	bx	lr

0800f794 <__retarget_lock_release_recursive>:
 800f794:	4770      	bx	lr

0800f796 <__ascii_mbtowc>:
 800f796:	b082      	sub	sp, #8
 800f798:	b901      	cbnz	r1, 800f79c <__ascii_mbtowc+0x6>
 800f79a:	a901      	add	r1, sp, #4
 800f79c:	b142      	cbz	r2, 800f7b0 <__ascii_mbtowc+0x1a>
 800f79e:	b14b      	cbz	r3, 800f7b4 <__ascii_mbtowc+0x1e>
 800f7a0:	7813      	ldrb	r3, [r2, #0]
 800f7a2:	600b      	str	r3, [r1, #0]
 800f7a4:	7812      	ldrb	r2, [r2, #0]
 800f7a6:	1e10      	subs	r0, r2, #0
 800f7a8:	bf18      	it	ne
 800f7aa:	2001      	movne	r0, #1
 800f7ac:	b002      	add	sp, #8
 800f7ae:	4770      	bx	lr
 800f7b0:	4610      	mov	r0, r2
 800f7b2:	e7fb      	b.n	800f7ac <__ascii_mbtowc+0x16>
 800f7b4:	f06f 0001 	mvn.w	r0, #1
 800f7b8:	e7f8      	b.n	800f7ac <__ascii_mbtowc+0x16>

0800f7ba <memmove>:
 800f7ba:	4288      	cmp	r0, r1
 800f7bc:	b510      	push	{r4, lr}
 800f7be:	eb01 0402 	add.w	r4, r1, r2
 800f7c2:	d902      	bls.n	800f7ca <memmove+0x10>
 800f7c4:	4284      	cmp	r4, r0
 800f7c6:	4623      	mov	r3, r4
 800f7c8:	d807      	bhi.n	800f7da <memmove+0x20>
 800f7ca:	1e43      	subs	r3, r0, #1
 800f7cc:	42a1      	cmp	r1, r4
 800f7ce:	d008      	beq.n	800f7e2 <memmove+0x28>
 800f7d0:	f811 2b01 	ldrb.w	r2, [r1], #1
 800f7d4:	f803 2f01 	strb.w	r2, [r3, #1]!
 800f7d8:	e7f8      	b.n	800f7cc <memmove+0x12>
 800f7da:	4402      	add	r2, r0
 800f7dc:	4601      	mov	r1, r0
 800f7de:	428a      	cmp	r2, r1
 800f7e0:	d100      	bne.n	800f7e4 <memmove+0x2a>
 800f7e2:	bd10      	pop	{r4, pc}
 800f7e4:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800f7e8:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800f7ec:	e7f7      	b.n	800f7de <memmove+0x24>

0800f7ee <_realloc_r>:
 800f7ee:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f7f0:	4607      	mov	r7, r0
 800f7f2:	4614      	mov	r4, r2
 800f7f4:	460e      	mov	r6, r1
 800f7f6:	b921      	cbnz	r1, 800f802 <_realloc_r+0x14>
 800f7f8:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800f7fc:	4611      	mov	r1, r2
 800f7fe:	f7fd bf31 	b.w	800d664 <_malloc_r>
 800f802:	b922      	cbnz	r2, 800f80e <_realloc_r+0x20>
 800f804:	f7fd fede 	bl	800d5c4 <_free_r>
 800f808:	4625      	mov	r5, r4
 800f80a:	4628      	mov	r0, r5
 800f80c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f80e:	f000 fc5f 	bl	80100d0 <_malloc_usable_size_r>
 800f812:	42a0      	cmp	r0, r4
 800f814:	d20f      	bcs.n	800f836 <_realloc_r+0x48>
 800f816:	4621      	mov	r1, r4
 800f818:	4638      	mov	r0, r7
 800f81a:	f7fd ff23 	bl	800d664 <_malloc_r>
 800f81e:	4605      	mov	r5, r0
 800f820:	2800      	cmp	r0, #0
 800f822:	d0f2      	beq.n	800f80a <_realloc_r+0x1c>
 800f824:	4631      	mov	r1, r6
 800f826:	4622      	mov	r2, r4
 800f828:	f7fd feb6 	bl	800d598 <memcpy>
 800f82c:	4631      	mov	r1, r6
 800f82e:	4638      	mov	r0, r7
 800f830:	f7fd fec8 	bl	800d5c4 <_free_r>
 800f834:	e7e9      	b.n	800f80a <_realloc_r+0x1c>
 800f836:	4635      	mov	r5, r6
 800f838:	e7e7      	b.n	800f80a <_realloc_r+0x1c>

0800f83a <__sfputc_r>:
 800f83a:	6893      	ldr	r3, [r2, #8]
 800f83c:	3b01      	subs	r3, #1
 800f83e:	2b00      	cmp	r3, #0
 800f840:	b410      	push	{r4}
 800f842:	6093      	str	r3, [r2, #8]
 800f844:	da08      	bge.n	800f858 <__sfputc_r+0x1e>
 800f846:	6994      	ldr	r4, [r2, #24]
 800f848:	42a3      	cmp	r3, r4
 800f84a:	db01      	blt.n	800f850 <__sfputc_r+0x16>
 800f84c:	290a      	cmp	r1, #10
 800f84e:	d103      	bne.n	800f858 <__sfputc_r+0x1e>
 800f850:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f854:	f000 b94a 	b.w	800faec <__swbuf_r>
 800f858:	6813      	ldr	r3, [r2, #0]
 800f85a:	1c58      	adds	r0, r3, #1
 800f85c:	6010      	str	r0, [r2, #0]
 800f85e:	7019      	strb	r1, [r3, #0]
 800f860:	4608      	mov	r0, r1
 800f862:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f866:	4770      	bx	lr

0800f868 <__sfputs_r>:
 800f868:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f86a:	4606      	mov	r6, r0
 800f86c:	460f      	mov	r7, r1
 800f86e:	4614      	mov	r4, r2
 800f870:	18d5      	adds	r5, r2, r3
 800f872:	42ac      	cmp	r4, r5
 800f874:	d101      	bne.n	800f87a <__sfputs_r+0x12>
 800f876:	2000      	movs	r0, #0
 800f878:	e007      	b.n	800f88a <__sfputs_r+0x22>
 800f87a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f87e:	463a      	mov	r2, r7
 800f880:	4630      	mov	r0, r6
 800f882:	f7ff ffda 	bl	800f83a <__sfputc_r>
 800f886:	1c43      	adds	r3, r0, #1
 800f888:	d1f3      	bne.n	800f872 <__sfputs_r+0xa>
 800f88a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800f88c <_vfiprintf_r>:
 800f88c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f890:	460d      	mov	r5, r1
 800f892:	b09d      	sub	sp, #116	; 0x74
 800f894:	4614      	mov	r4, r2
 800f896:	4698      	mov	r8, r3
 800f898:	4606      	mov	r6, r0
 800f89a:	b118      	cbz	r0, 800f8a4 <_vfiprintf_r+0x18>
 800f89c:	6983      	ldr	r3, [r0, #24]
 800f89e:	b90b      	cbnz	r3, 800f8a4 <_vfiprintf_r+0x18>
 800f8a0:	f000 fb14 	bl	800fecc <__sinit>
 800f8a4:	4b89      	ldr	r3, [pc, #548]	; (800facc <_vfiprintf_r+0x240>)
 800f8a6:	429d      	cmp	r5, r3
 800f8a8:	d11b      	bne.n	800f8e2 <_vfiprintf_r+0x56>
 800f8aa:	6875      	ldr	r5, [r6, #4]
 800f8ac:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800f8ae:	07d9      	lsls	r1, r3, #31
 800f8b0:	d405      	bmi.n	800f8be <_vfiprintf_r+0x32>
 800f8b2:	89ab      	ldrh	r3, [r5, #12]
 800f8b4:	059a      	lsls	r2, r3, #22
 800f8b6:	d402      	bmi.n	800f8be <_vfiprintf_r+0x32>
 800f8b8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800f8ba:	f7ff ff6a 	bl	800f792 <__retarget_lock_acquire_recursive>
 800f8be:	89ab      	ldrh	r3, [r5, #12]
 800f8c0:	071b      	lsls	r3, r3, #28
 800f8c2:	d501      	bpl.n	800f8c8 <_vfiprintf_r+0x3c>
 800f8c4:	692b      	ldr	r3, [r5, #16]
 800f8c6:	b9eb      	cbnz	r3, 800f904 <_vfiprintf_r+0x78>
 800f8c8:	4629      	mov	r1, r5
 800f8ca:	4630      	mov	r0, r6
 800f8cc:	f000 f96e 	bl	800fbac <__swsetup_r>
 800f8d0:	b1c0      	cbz	r0, 800f904 <_vfiprintf_r+0x78>
 800f8d2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800f8d4:	07dc      	lsls	r4, r3, #31
 800f8d6:	d50e      	bpl.n	800f8f6 <_vfiprintf_r+0x6a>
 800f8d8:	f04f 30ff 	mov.w	r0, #4294967295
 800f8dc:	b01d      	add	sp, #116	; 0x74
 800f8de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f8e2:	4b7b      	ldr	r3, [pc, #492]	; (800fad0 <_vfiprintf_r+0x244>)
 800f8e4:	429d      	cmp	r5, r3
 800f8e6:	d101      	bne.n	800f8ec <_vfiprintf_r+0x60>
 800f8e8:	68b5      	ldr	r5, [r6, #8]
 800f8ea:	e7df      	b.n	800f8ac <_vfiprintf_r+0x20>
 800f8ec:	4b79      	ldr	r3, [pc, #484]	; (800fad4 <_vfiprintf_r+0x248>)
 800f8ee:	429d      	cmp	r5, r3
 800f8f0:	bf08      	it	eq
 800f8f2:	68f5      	ldreq	r5, [r6, #12]
 800f8f4:	e7da      	b.n	800f8ac <_vfiprintf_r+0x20>
 800f8f6:	89ab      	ldrh	r3, [r5, #12]
 800f8f8:	0598      	lsls	r0, r3, #22
 800f8fa:	d4ed      	bmi.n	800f8d8 <_vfiprintf_r+0x4c>
 800f8fc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800f8fe:	f7ff ff49 	bl	800f794 <__retarget_lock_release_recursive>
 800f902:	e7e9      	b.n	800f8d8 <_vfiprintf_r+0x4c>
 800f904:	2300      	movs	r3, #0
 800f906:	9309      	str	r3, [sp, #36]	; 0x24
 800f908:	2320      	movs	r3, #32
 800f90a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800f90e:	f8cd 800c 	str.w	r8, [sp, #12]
 800f912:	2330      	movs	r3, #48	; 0x30
 800f914:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800fad8 <_vfiprintf_r+0x24c>
 800f918:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800f91c:	f04f 0901 	mov.w	r9, #1
 800f920:	4623      	mov	r3, r4
 800f922:	469a      	mov	sl, r3
 800f924:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f928:	b10a      	cbz	r2, 800f92e <_vfiprintf_r+0xa2>
 800f92a:	2a25      	cmp	r2, #37	; 0x25
 800f92c:	d1f9      	bne.n	800f922 <_vfiprintf_r+0x96>
 800f92e:	ebba 0b04 	subs.w	fp, sl, r4
 800f932:	d00b      	beq.n	800f94c <_vfiprintf_r+0xc0>
 800f934:	465b      	mov	r3, fp
 800f936:	4622      	mov	r2, r4
 800f938:	4629      	mov	r1, r5
 800f93a:	4630      	mov	r0, r6
 800f93c:	f7ff ff94 	bl	800f868 <__sfputs_r>
 800f940:	3001      	adds	r0, #1
 800f942:	f000 80aa 	beq.w	800fa9a <_vfiprintf_r+0x20e>
 800f946:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800f948:	445a      	add	r2, fp
 800f94a:	9209      	str	r2, [sp, #36]	; 0x24
 800f94c:	f89a 3000 	ldrb.w	r3, [sl]
 800f950:	2b00      	cmp	r3, #0
 800f952:	f000 80a2 	beq.w	800fa9a <_vfiprintf_r+0x20e>
 800f956:	2300      	movs	r3, #0
 800f958:	f04f 32ff 	mov.w	r2, #4294967295
 800f95c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f960:	f10a 0a01 	add.w	sl, sl, #1
 800f964:	9304      	str	r3, [sp, #16]
 800f966:	9307      	str	r3, [sp, #28]
 800f968:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800f96c:	931a      	str	r3, [sp, #104]	; 0x68
 800f96e:	4654      	mov	r4, sl
 800f970:	2205      	movs	r2, #5
 800f972:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f976:	4858      	ldr	r0, [pc, #352]	; (800fad8 <_vfiprintf_r+0x24c>)
 800f978:	f7f0 fc32 	bl	80001e0 <memchr>
 800f97c:	9a04      	ldr	r2, [sp, #16]
 800f97e:	b9d8      	cbnz	r0, 800f9b8 <_vfiprintf_r+0x12c>
 800f980:	06d1      	lsls	r1, r2, #27
 800f982:	bf44      	itt	mi
 800f984:	2320      	movmi	r3, #32
 800f986:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800f98a:	0713      	lsls	r3, r2, #28
 800f98c:	bf44      	itt	mi
 800f98e:	232b      	movmi	r3, #43	; 0x2b
 800f990:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800f994:	f89a 3000 	ldrb.w	r3, [sl]
 800f998:	2b2a      	cmp	r3, #42	; 0x2a
 800f99a:	d015      	beq.n	800f9c8 <_vfiprintf_r+0x13c>
 800f99c:	9a07      	ldr	r2, [sp, #28]
 800f99e:	4654      	mov	r4, sl
 800f9a0:	2000      	movs	r0, #0
 800f9a2:	f04f 0c0a 	mov.w	ip, #10
 800f9a6:	4621      	mov	r1, r4
 800f9a8:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f9ac:	3b30      	subs	r3, #48	; 0x30
 800f9ae:	2b09      	cmp	r3, #9
 800f9b0:	d94e      	bls.n	800fa50 <_vfiprintf_r+0x1c4>
 800f9b2:	b1b0      	cbz	r0, 800f9e2 <_vfiprintf_r+0x156>
 800f9b4:	9207      	str	r2, [sp, #28]
 800f9b6:	e014      	b.n	800f9e2 <_vfiprintf_r+0x156>
 800f9b8:	eba0 0308 	sub.w	r3, r0, r8
 800f9bc:	fa09 f303 	lsl.w	r3, r9, r3
 800f9c0:	4313      	orrs	r3, r2
 800f9c2:	9304      	str	r3, [sp, #16]
 800f9c4:	46a2      	mov	sl, r4
 800f9c6:	e7d2      	b.n	800f96e <_vfiprintf_r+0xe2>
 800f9c8:	9b03      	ldr	r3, [sp, #12]
 800f9ca:	1d19      	adds	r1, r3, #4
 800f9cc:	681b      	ldr	r3, [r3, #0]
 800f9ce:	9103      	str	r1, [sp, #12]
 800f9d0:	2b00      	cmp	r3, #0
 800f9d2:	bfbb      	ittet	lt
 800f9d4:	425b      	neglt	r3, r3
 800f9d6:	f042 0202 	orrlt.w	r2, r2, #2
 800f9da:	9307      	strge	r3, [sp, #28]
 800f9dc:	9307      	strlt	r3, [sp, #28]
 800f9de:	bfb8      	it	lt
 800f9e0:	9204      	strlt	r2, [sp, #16]
 800f9e2:	7823      	ldrb	r3, [r4, #0]
 800f9e4:	2b2e      	cmp	r3, #46	; 0x2e
 800f9e6:	d10c      	bne.n	800fa02 <_vfiprintf_r+0x176>
 800f9e8:	7863      	ldrb	r3, [r4, #1]
 800f9ea:	2b2a      	cmp	r3, #42	; 0x2a
 800f9ec:	d135      	bne.n	800fa5a <_vfiprintf_r+0x1ce>
 800f9ee:	9b03      	ldr	r3, [sp, #12]
 800f9f0:	1d1a      	adds	r2, r3, #4
 800f9f2:	681b      	ldr	r3, [r3, #0]
 800f9f4:	9203      	str	r2, [sp, #12]
 800f9f6:	2b00      	cmp	r3, #0
 800f9f8:	bfb8      	it	lt
 800f9fa:	f04f 33ff 	movlt.w	r3, #4294967295
 800f9fe:	3402      	adds	r4, #2
 800fa00:	9305      	str	r3, [sp, #20]
 800fa02:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800fae8 <_vfiprintf_r+0x25c>
 800fa06:	7821      	ldrb	r1, [r4, #0]
 800fa08:	2203      	movs	r2, #3
 800fa0a:	4650      	mov	r0, sl
 800fa0c:	f7f0 fbe8 	bl	80001e0 <memchr>
 800fa10:	b140      	cbz	r0, 800fa24 <_vfiprintf_r+0x198>
 800fa12:	2340      	movs	r3, #64	; 0x40
 800fa14:	eba0 000a 	sub.w	r0, r0, sl
 800fa18:	fa03 f000 	lsl.w	r0, r3, r0
 800fa1c:	9b04      	ldr	r3, [sp, #16]
 800fa1e:	4303      	orrs	r3, r0
 800fa20:	3401      	adds	r4, #1
 800fa22:	9304      	str	r3, [sp, #16]
 800fa24:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fa28:	482c      	ldr	r0, [pc, #176]	; (800fadc <_vfiprintf_r+0x250>)
 800fa2a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800fa2e:	2206      	movs	r2, #6
 800fa30:	f7f0 fbd6 	bl	80001e0 <memchr>
 800fa34:	2800      	cmp	r0, #0
 800fa36:	d03f      	beq.n	800fab8 <_vfiprintf_r+0x22c>
 800fa38:	4b29      	ldr	r3, [pc, #164]	; (800fae0 <_vfiprintf_r+0x254>)
 800fa3a:	bb1b      	cbnz	r3, 800fa84 <_vfiprintf_r+0x1f8>
 800fa3c:	9b03      	ldr	r3, [sp, #12]
 800fa3e:	3307      	adds	r3, #7
 800fa40:	f023 0307 	bic.w	r3, r3, #7
 800fa44:	3308      	adds	r3, #8
 800fa46:	9303      	str	r3, [sp, #12]
 800fa48:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fa4a:	443b      	add	r3, r7
 800fa4c:	9309      	str	r3, [sp, #36]	; 0x24
 800fa4e:	e767      	b.n	800f920 <_vfiprintf_r+0x94>
 800fa50:	fb0c 3202 	mla	r2, ip, r2, r3
 800fa54:	460c      	mov	r4, r1
 800fa56:	2001      	movs	r0, #1
 800fa58:	e7a5      	b.n	800f9a6 <_vfiprintf_r+0x11a>
 800fa5a:	2300      	movs	r3, #0
 800fa5c:	3401      	adds	r4, #1
 800fa5e:	9305      	str	r3, [sp, #20]
 800fa60:	4619      	mov	r1, r3
 800fa62:	f04f 0c0a 	mov.w	ip, #10
 800fa66:	4620      	mov	r0, r4
 800fa68:	f810 2b01 	ldrb.w	r2, [r0], #1
 800fa6c:	3a30      	subs	r2, #48	; 0x30
 800fa6e:	2a09      	cmp	r2, #9
 800fa70:	d903      	bls.n	800fa7a <_vfiprintf_r+0x1ee>
 800fa72:	2b00      	cmp	r3, #0
 800fa74:	d0c5      	beq.n	800fa02 <_vfiprintf_r+0x176>
 800fa76:	9105      	str	r1, [sp, #20]
 800fa78:	e7c3      	b.n	800fa02 <_vfiprintf_r+0x176>
 800fa7a:	fb0c 2101 	mla	r1, ip, r1, r2
 800fa7e:	4604      	mov	r4, r0
 800fa80:	2301      	movs	r3, #1
 800fa82:	e7f0      	b.n	800fa66 <_vfiprintf_r+0x1da>
 800fa84:	ab03      	add	r3, sp, #12
 800fa86:	9300      	str	r3, [sp, #0]
 800fa88:	462a      	mov	r2, r5
 800fa8a:	4b16      	ldr	r3, [pc, #88]	; (800fae4 <_vfiprintf_r+0x258>)
 800fa8c:	a904      	add	r1, sp, #16
 800fa8e:	4630      	mov	r0, r6
 800fa90:	f7fd fee2 	bl	800d858 <_printf_float>
 800fa94:	4607      	mov	r7, r0
 800fa96:	1c78      	adds	r0, r7, #1
 800fa98:	d1d6      	bne.n	800fa48 <_vfiprintf_r+0x1bc>
 800fa9a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800fa9c:	07d9      	lsls	r1, r3, #31
 800fa9e:	d405      	bmi.n	800faac <_vfiprintf_r+0x220>
 800faa0:	89ab      	ldrh	r3, [r5, #12]
 800faa2:	059a      	lsls	r2, r3, #22
 800faa4:	d402      	bmi.n	800faac <_vfiprintf_r+0x220>
 800faa6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800faa8:	f7ff fe74 	bl	800f794 <__retarget_lock_release_recursive>
 800faac:	89ab      	ldrh	r3, [r5, #12]
 800faae:	065b      	lsls	r3, r3, #25
 800fab0:	f53f af12 	bmi.w	800f8d8 <_vfiprintf_r+0x4c>
 800fab4:	9809      	ldr	r0, [sp, #36]	; 0x24
 800fab6:	e711      	b.n	800f8dc <_vfiprintf_r+0x50>
 800fab8:	ab03      	add	r3, sp, #12
 800faba:	9300      	str	r3, [sp, #0]
 800fabc:	462a      	mov	r2, r5
 800fabe:	4b09      	ldr	r3, [pc, #36]	; (800fae4 <_vfiprintf_r+0x258>)
 800fac0:	a904      	add	r1, sp, #16
 800fac2:	4630      	mov	r0, r6
 800fac4:	f7fe f96c 	bl	800dda0 <_printf_i>
 800fac8:	e7e4      	b.n	800fa94 <_vfiprintf_r+0x208>
 800faca:	bf00      	nop
 800facc:	080114b4 	.word	0x080114b4
 800fad0:	080114d4 	.word	0x080114d4
 800fad4:	08011494 	.word	0x08011494
 800fad8:	0801133c 	.word	0x0801133c
 800fadc:	08011346 	.word	0x08011346
 800fae0:	0800d859 	.word	0x0800d859
 800fae4:	0800f869 	.word	0x0800f869
 800fae8:	08011342 	.word	0x08011342

0800faec <__swbuf_r>:
 800faec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800faee:	460e      	mov	r6, r1
 800faf0:	4614      	mov	r4, r2
 800faf2:	4605      	mov	r5, r0
 800faf4:	b118      	cbz	r0, 800fafe <__swbuf_r+0x12>
 800faf6:	6983      	ldr	r3, [r0, #24]
 800faf8:	b90b      	cbnz	r3, 800fafe <__swbuf_r+0x12>
 800fafa:	f000 f9e7 	bl	800fecc <__sinit>
 800fafe:	4b21      	ldr	r3, [pc, #132]	; (800fb84 <__swbuf_r+0x98>)
 800fb00:	429c      	cmp	r4, r3
 800fb02:	d12b      	bne.n	800fb5c <__swbuf_r+0x70>
 800fb04:	686c      	ldr	r4, [r5, #4]
 800fb06:	69a3      	ldr	r3, [r4, #24]
 800fb08:	60a3      	str	r3, [r4, #8]
 800fb0a:	89a3      	ldrh	r3, [r4, #12]
 800fb0c:	071a      	lsls	r2, r3, #28
 800fb0e:	d52f      	bpl.n	800fb70 <__swbuf_r+0x84>
 800fb10:	6923      	ldr	r3, [r4, #16]
 800fb12:	b36b      	cbz	r3, 800fb70 <__swbuf_r+0x84>
 800fb14:	6923      	ldr	r3, [r4, #16]
 800fb16:	6820      	ldr	r0, [r4, #0]
 800fb18:	1ac0      	subs	r0, r0, r3
 800fb1a:	6963      	ldr	r3, [r4, #20]
 800fb1c:	b2f6      	uxtb	r6, r6
 800fb1e:	4283      	cmp	r3, r0
 800fb20:	4637      	mov	r7, r6
 800fb22:	dc04      	bgt.n	800fb2e <__swbuf_r+0x42>
 800fb24:	4621      	mov	r1, r4
 800fb26:	4628      	mov	r0, r5
 800fb28:	f000 f93c 	bl	800fda4 <_fflush_r>
 800fb2c:	bb30      	cbnz	r0, 800fb7c <__swbuf_r+0x90>
 800fb2e:	68a3      	ldr	r3, [r4, #8]
 800fb30:	3b01      	subs	r3, #1
 800fb32:	60a3      	str	r3, [r4, #8]
 800fb34:	6823      	ldr	r3, [r4, #0]
 800fb36:	1c5a      	adds	r2, r3, #1
 800fb38:	6022      	str	r2, [r4, #0]
 800fb3a:	701e      	strb	r6, [r3, #0]
 800fb3c:	6963      	ldr	r3, [r4, #20]
 800fb3e:	3001      	adds	r0, #1
 800fb40:	4283      	cmp	r3, r0
 800fb42:	d004      	beq.n	800fb4e <__swbuf_r+0x62>
 800fb44:	89a3      	ldrh	r3, [r4, #12]
 800fb46:	07db      	lsls	r3, r3, #31
 800fb48:	d506      	bpl.n	800fb58 <__swbuf_r+0x6c>
 800fb4a:	2e0a      	cmp	r6, #10
 800fb4c:	d104      	bne.n	800fb58 <__swbuf_r+0x6c>
 800fb4e:	4621      	mov	r1, r4
 800fb50:	4628      	mov	r0, r5
 800fb52:	f000 f927 	bl	800fda4 <_fflush_r>
 800fb56:	b988      	cbnz	r0, 800fb7c <__swbuf_r+0x90>
 800fb58:	4638      	mov	r0, r7
 800fb5a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800fb5c:	4b0a      	ldr	r3, [pc, #40]	; (800fb88 <__swbuf_r+0x9c>)
 800fb5e:	429c      	cmp	r4, r3
 800fb60:	d101      	bne.n	800fb66 <__swbuf_r+0x7a>
 800fb62:	68ac      	ldr	r4, [r5, #8]
 800fb64:	e7cf      	b.n	800fb06 <__swbuf_r+0x1a>
 800fb66:	4b09      	ldr	r3, [pc, #36]	; (800fb8c <__swbuf_r+0xa0>)
 800fb68:	429c      	cmp	r4, r3
 800fb6a:	bf08      	it	eq
 800fb6c:	68ec      	ldreq	r4, [r5, #12]
 800fb6e:	e7ca      	b.n	800fb06 <__swbuf_r+0x1a>
 800fb70:	4621      	mov	r1, r4
 800fb72:	4628      	mov	r0, r5
 800fb74:	f000 f81a 	bl	800fbac <__swsetup_r>
 800fb78:	2800      	cmp	r0, #0
 800fb7a:	d0cb      	beq.n	800fb14 <__swbuf_r+0x28>
 800fb7c:	f04f 37ff 	mov.w	r7, #4294967295
 800fb80:	e7ea      	b.n	800fb58 <__swbuf_r+0x6c>
 800fb82:	bf00      	nop
 800fb84:	080114b4 	.word	0x080114b4
 800fb88:	080114d4 	.word	0x080114d4
 800fb8c:	08011494 	.word	0x08011494

0800fb90 <__ascii_wctomb>:
 800fb90:	b149      	cbz	r1, 800fba6 <__ascii_wctomb+0x16>
 800fb92:	2aff      	cmp	r2, #255	; 0xff
 800fb94:	bf85      	ittet	hi
 800fb96:	238a      	movhi	r3, #138	; 0x8a
 800fb98:	6003      	strhi	r3, [r0, #0]
 800fb9a:	700a      	strbls	r2, [r1, #0]
 800fb9c:	f04f 30ff 	movhi.w	r0, #4294967295
 800fba0:	bf98      	it	ls
 800fba2:	2001      	movls	r0, #1
 800fba4:	4770      	bx	lr
 800fba6:	4608      	mov	r0, r1
 800fba8:	4770      	bx	lr
	...

0800fbac <__swsetup_r>:
 800fbac:	4b32      	ldr	r3, [pc, #200]	; (800fc78 <__swsetup_r+0xcc>)
 800fbae:	b570      	push	{r4, r5, r6, lr}
 800fbb0:	681d      	ldr	r5, [r3, #0]
 800fbb2:	4606      	mov	r6, r0
 800fbb4:	460c      	mov	r4, r1
 800fbb6:	b125      	cbz	r5, 800fbc2 <__swsetup_r+0x16>
 800fbb8:	69ab      	ldr	r3, [r5, #24]
 800fbba:	b913      	cbnz	r3, 800fbc2 <__swsetup_r+0x16>
 800fbbc:	4628      	mov	r0, r5
 800fbbe:	f000 f985 	bl	800fecc <__sinit>
 800fbc2:	4b2e      	ldr	r3, [pc, #184]	; (800fc7c <__swsetup_r+0xd0>)
 800fbc4:	429c      	cmp	r4, r3
 800fbc6:	d10f      	bne.n	800fbe8 <__swsetup_r+0x3c>
 800fbc8:	686c      	ldr	r4, [r5, #4]
 800fbca:	89a3      	ldrh	r3, [r4, #12]
 800fbcc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800fbd0:	0719      	lsls	r1, r3, #28
 800fbd2:	d42c      	bmi.n	800fc2e <__swsetup_r+0x82>
 800fbd4:	06dd      	lsls	r5, r3, #27
 800fbd6:	d411      	bmi.n	800fbfc <__swsetup_r+0x50>
 800fbd8:	2309      	movs	r3, #9
 800fbda:	6033      	str	r3, [r6, #0]
 800fbdc:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800fbe0:	81a3      	strh	r3, [r4, #12]
 800fbe2:	f04f 30ff 	mov.w	r0, #4294967295
 800fbe6:	e03e      	b.n	800fc66 <__swsetup_r+0xba>
 800fbe8:	4b25      	ldr	r3, [pc, #148]	; (800fc80 <__swsetup_r+0xd4>)
 800fbea:	429c      	cmp	r4, r3
 800fbec:	d101      	bne.n	800fbf2 <__swsetup_r+0x46>
 800fbee:	68ac      	ldr	r4, [r5, #8]
 800fbf0:	e7eb      	b.n	800fbca <__swsetup_r+0x1e>
 800fbf2:	4b24      	ldr	r3, [pc, #144]	; (800fc84 <__swsetup_r+0xd8>)
 800fbf4:	429c      	cmp	r4, r3
 800fbf6:	bf08      	it	eq
 800fbf8:	68ec      	ldreq	r4, [r5, #12]
 800fbfa:	e7e6      	b.n	800fbca <__swsetup_r+0x1e>
 800fbfc:	0758      	lsls	r0, r3, #29
 800fbfe:	d512      	bpl.n	800fc26 <__swsetup_r+0x7a>
 800fc00:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800fc02:	b141      	cbz	r1, 800fc16 <__swsetup_r+0x6a>
 800fc04:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800fc08:	4299      	cmp	r1, r3
 800fc0a:	d002      	beq.n	800fc12 <__swsetup_r+0x66>
 800fc0c:	4630      	mov	r0, r6
 800fc0e:	f7fd fcd9 	bl	800d5c4 <_free_r>
 800fc12:	2300      	movs	r3, #0
 800fc14:	6363      	str	r3, [r4, #52]	; 0x34
 800fc16:	89a3      	ldrh	r3, [r4, #12]
 800fc18:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800fc1c:	81a3      	strh	r3, [r4, #12]
 800fc1e:	2300      	movs	r3, #0
 800fc20:	6063      	str	r3, [r4, #4]
 800fc22:	6923      	ldr	r3, [r4, #16]
 800fc24:	6023      	str	r3, [r4, #0]
 800fc26:	89a3      	ldrh	r3, [r4, #12]
 800fc28:	f043 0308 	orr.w	r3, r3, #8
 800fc2c:	81a3      	strh	r3, [r4, #12]
 800fc2e:	6923      	ldr	r3, [r4, #16]
 800fc30:	b94b      	cbnz	r3, 800fc46 <__swsetup_r+0x9a>
 800fc32:	89a3      	ldrh	r3, [r4, #12]
 800fc34:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800fc38:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800fc3c:	d003      	beq.n	800fc46 <__swsetup_r+0x9a>
 800fc3e:	4621      	mov	r1, r4
 800fc40:	4630      	mov	r0, r6
 800fc42:	f000 fa05 	bl	8010050 <__smakebuf_r>
 800fc46:	89a0      	ldrh	r0, [r4, #12]
 800fc48:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800fc4c:	f010 0301 	ands.w	r3, r0, #1
 800fc50:	d00a      	beq.n	800fc68 <__swsetup_r+0xbc>
 800fc52:	2300      	movs	r3, #0
 800fc54:	60a3      	str	r3, [r4, #8]
 800fc56:	6963      	ldr	r3, [r4, #20]
 800fc58:	425b      	negs	r3, r3
 800fc5a:	61a3      	str	r3, [r4, #24]
 800fc5c:	6923      	ldr	r3, [r4, #16]
 800fc5e:	b943      	cbnz	r3, 800fc72 <__swsetup_r+0xc6>
 800fc60:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800fc64:	d1ba      	bne.n	800fbdc <__swsetup_r+0x30>
 800fc66:	bd70      	pop	{r4, r5, r6, pc}
 800fc68:	0781      	lsls	r1, r0, #30
 800fc6a:	bf58      	it	pl
 800fc6c:	6963      	ldrpl	r3, [r4, #20]
 800fc6e:	60a3      	str	r3, [r4, #8]
 800fc70:	e7f4      	b.n	800fc5c <__swsetup_r+0xb0>
 800fc72:	2000      	movs	r0, #0
 800fc74:	e7f7      	b.n	800fc66 <__swsetup_r+0xba>
 800fc76:	bf00      	nop
 800fc78:	20000024 	.word	0x20000024
 800fc7c:	080114b4 	.word	0x080114b4
 800fc80:	080114d4 	.word	0x080114d4
 800fc84:	08011494 	.word	0x08011494

0800fc88 <abort>:
 800fc88:	b508      	push	{r3, lr}
 800fc8a:	2006      	movs	r0, #6
 800fc8c:	f000 fa50 	bl	8010130 <raise>
 800fc90:	2001      	movs	r0, #1
 800fc92:	f7f3 fe95 	bl	80039c0 <_exit>
	...

0800fc98 <__sflush_r>:
 800fc98:	898a      	ldrh	r2, [r1, #12]
 800fc9a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fc9e:	4605      	mov	r5, r0
 800fca0:	0710      	lsls	r0, r2, #28
 800fca2:	460c      	mov	r4, r1
 800fca4:	d458      	bmi.n	800fd58 <__sflush_r+0xc0>
 800fca6:	684b      	ldr	r3, [r1, #4]
 800fca8:	2b00      	cmp	r3, #0
 800fcaa:	dc05      	bgt.n	800fcb8 <__sflush_r+0x20>
 800fcac:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800fcae:	2b00      	cmp	r3, #0
 800fcb0:	dc02      	bgt.n	800fcb8 <__sflush_r+0x20>
 800fcb2:	2000      	movs	r0, #0
 800fcb4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fcb8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800fcba:	2e00      	cmp	r6, #0
 800fcbc:	d0f9      	beq.n	800fcb2 <__sflush_r+0x1a>
 800fcbe:	2300      	movs	r3, #0
 800fcc0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800fcc4:	682f      	ldr	r7, [r5, #0]
 800fcc6:	602b      	str	r3, [r5, #0]
 800fcc8:	d032      	beq.n	800fd30 <__sflush_r+0x98>
 800fcca:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800fccc:	89a3      	ldrh	r3, [r4, #12]
 800fcce:	075a      	lsls	r2, r3, #29
 800fcd0:	d505      	bpl.n	800fcde <__sflush_r+0x46>
 800fcd2:	6863      	ldr	r3, [r4, #4]
 800fcd4:	1ac0      	subs	r0, r0, r3
 800fcd6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800fcd8:	b10b      	cbz	r3, 800fcde <__sflush_r+0x46>
 800fcda:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800fcdc:	1ac0      	subs	r0, r0, r3
 800fcde:	2300      	movs	r3, #0
 800fce0:	4602      	mov	r2, r0
 800fce2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800fce4:	6a21      	ldr	r1, [r4, #32]
 800fce6:	4628      	mov	r0, r5
 800fce8:	47b0      	blx	r6
 800fcea:	1c43      	adds	r3, r0, #1
 800fcec:	89a3      	ldrh	r3, [r4, #12]
 800fcee:	d106      	bne.n	800fcfe <__sflush_r+0x66>
 800fcf0:	6829      	ldr	r1, [r5, #0]
 800fcf2:	291d      	cmp	r1, #29
 800fcf4:	d82c      	bhi.n	800fd50 <__sflush_r+0xb8>
 800fcf6:	4a2a      	ldr	r2, [pc, #168]	; (800fda0 <__sflush_r+0x108>)
 800fcf8:	40ca      	lsrs	r2, r1
 800fcfa:	07d6      	lsls	r6, r2, #31
 800fcfc:	d528      	bpl.n	800fd50 <__sflush_r+0xb8>
 800fcfe:	2200      	movs	r2, #0
 800fd00:	6062      	str	r2, [r4, #4]
 800fd02:	04d9      	lsls	r1, r3, #19
 800fd04:	6922      	ldr	r2, [r4, #16]
 800fd06:	6022      	str	r2, [r4, #0]
 800fd08:	d504      	bpl.n	800fd14 <__sflush_r+0x7c>
 800fd0a:	1c42      	adds	r2, r0, #1
 800fd0c:	d101      	bne.n	800fd12 <__sflush_r+0x7a>
 800fd0e:	682b      	ldr	r3, [r5, #0]
 800fd10:	b903      	cbnz	r3, 800fd14 <__sflush_r+0x7c>
 800fd12:	6560      	str	r0, [r4, #84]	; 0x54
 800fd14:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800fd16:	602f      	str	r7, [r5, #0]
 800fd18:	2900      	cmp	r1, #0
 800fd1a:	d0ca      	beq.n	800fcb2 <__sflush_r+0x1a>
 800fd1c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800fd20:	4299      	cmp	r1, r3
 800fd22:	d002      	beq.n	800fd2a <__sflush_r+0x92>
 800fd24:	4628      	mov	r0, r5
 800fd26:	f7fd fc4d 	bl	800d5c4 <_free_r>
 800fd2a:	2000      	movs	r0, #0
 800fd2c:	6360      	str	r0, [r4, #52]	; 0x34
 800fd2e:	e7c1      	b.n	800fcb4 <__sflush_r+0x1c>
 800fd30:	6a21      	ldr	r1, [r4, #32]
 800fd32:	2301      	movs	r3, #1
 800fd34:	4628      	mov	r0, r5
 800fd36:	47b0      	blx	r6
 800fd38:	1c41      	adds	r1, r0, #1
 800fd3a:	d1c7      	bne.n	800fccc <__sflush_r+0x34>
 800fd3c:	682b      	ldr	r3, [r5, #0]
 800fd3e:	2b00      	cmp	r3, #0
 800fd40:	d0c4      	beq.n	800fccc <__sflush_r+0x34>
 800fd42:	2b1d      	cmp	r3, #29
 800fd44:	d001      	beq.n	800fd4a <__sflush_r+0xb2>
 800fd46:	2b16      	cmp	r3, #22
 800fd48:	d101      	bne.n	800fd4e <__sflush_r+0xb6>
 800fd4a:	602f      	str	r7, [r5, #0]
 800fd4c:	e7b1      	b.n	800fcb2 <__sflush_r+0x1a>
 800fd4e:	89a3      	ldrh	r3, [r4, #12]
 800fd50:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800fd54:	81a3      	strh	r3, [r4, #12]
 800fd56:	e7ad      	b.n	800fcb4 <__sflush_r+0x1c>
 800fd58:	690f      	ldr	r7, [r1, #16]
 800fd5a:	2f00      	cmp	r7, #0
 800fd5c:	d0a9      	beq.n	800fcb2 <__sflush_r+0x1a>
 800fd5e:	0793      	lsls	r3, r2, #30
 800fd60:	680e      	ldr	r6, [r1, #0]
 800fd62:	bf08      	it	eq
 800fd64:	694b      	ldreq	r3, [r1, #20]
 800fd66:	600f      	str	r7, [r1, #0]
 800fd68:	bf18      	it	ne
 800fd6a:	2300      	movne	r3, #0
 800fd6c:	eba6 0807 	sub.w	r8, r6, r7
 800fd70:	608b      	str	r3, [r1, #8]
 800fd72:	f1b8 0f00 	cmp.w	r8, #0
 800fd76:	dd9c      	ble.n	800fcb2 <__sflush_r+0x1a>
 800fd78:	6a21      	ldr	r1, [r4, #32]
 800fd7a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800fd7c:	4643      	mov	r3, r8
 800fd7e:	463a      	mov	r2, r7
 800fd80:	4628      	mov	r0, r5
 800fd82:	47b0      	blx	r6
 800fd84:	2800      	cmp	r0, #0
 800fd86:	dc06      	bgt.n	800fd96 <__sflush_r+0xfe>
 800fd88:	89a3      	ldrh	r3, [r4, #12]
 800fd8a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800fd8e:	81a3      	strh	r3, [r4, #12]
 800fd90:	f04f 30ff 	mov.w	r0, #4294967295
 800fd94:	e78e      	b.n	800fcb4 <__sflush_r+0x1c>
 800fd96:	4407      	add	r7, r0
 800fd98:	eba8 0800 	sub.w	r8, r8, r0
 800fd9c:	e7e9      	b.n	800fd72 <__sflush_r+0xda>
 800fd9e:	bf00      	nop
 800fda0:	20400001 	.word	0x20400001

0800fda4 <_fflush_r>:
 800fda4:	b538      	push	{r3, r4, r5, lr}
 800fda6:	690b      	ldr	r3, [r1, #16]
 800fda8:	4605      	mov	r5, r0
 800fdaa:	460c      	mov	r4, r1
 800fdac:	b913      	cbnz	r3, 800fdb4 <_fflush_r+0x10>
 800fdae:	2500      	movs	r5, #0
 800fdb0:	4628      	mov	r0, r5
 800fdb2:	bd38      	pop	{r3, r4, r5, pc}
 800fdb4:	b118      	cbz	r0, 800fdbe <_fflush_r+0x1a>
 800fdb6:	6983      	ldr	r3, [r0, #24]
 800fdb8:	b90b      	cbnz	r3, 800fdbe <_fflush_r+0x1a>
 800fdba:	f000 f887 	bl	800fecc <__sinit>
 800fdbe:	4b14      	ldr	r3, [pc, #80]	; (800fe10 <_fflush_r+0x6c>)
 800fdc0:	429c      	cmp	r4, r3
 800fdc2:	d11b      	bne.n	800fdfc <_fflush_r+0x58>
 800fdc4:	686c      	ldr	r4, [r5, #4]
 800fdc6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fdca:	2b00      	cmp	r3, #0
 800fdcc:	d0ef      	beq.n	800fdae <_fflush_r+0xa>
 800fdce:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800fdd0:	07d0      	lsls	r0, r2, #31
 800fdd2:	d404      	bmi.n	800fdde <_fflush_r+0x3a>
 800fdd4:	0599      	lsls	r1, r3, #22
 800fdd6:	d402      	bmi.n	800fdde <_fflush_r+0x3a>
 800fdd8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800fdda:	f7ff fcda 	bl	800f792 <__retarget_lock_acquire_recursive>
 800fdde:	4628      	mov	r0, r5
 800fde0:	4621      	mov	r1, r4
 800fde2:	f7ff ff59 	bl	800fc98 <__sflush_r>
 800fde6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800fde8:	07da      	lsls	r2, r3, #31
 800fdea:	4605      	mov	r5, r0
 800fdec:	d4e0      	bmi.n	800fdb0 <_fflush_r+0xc>
 800fdee:	89a3      	ldrh	r3, [r4, #12]
 800fdf0:	059b      	lsls	r3, r3, #22
 800fdf2:	d4dd      	bmi.n	800fdb0 <_fflush_r+0xc>
 800fdf4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800fdf6:	f7ff fccd 	bl	800f794 <__retarget_lock_release_recursive>
 800fdfa:	e7d9      	b.n	800fdb0 <_fflush_r+0xc>
 800fdfc:	4b05      	ldr	r3, [pc, #20]	; (800fe14 <_fflush_r+0x70>)
 800fdfe:	429c      	cmp	r4, r3
 800fe00:	d101      	bne.n	800fe06 <_fflush_r+0x62>
 800fe02:	68ac      	ldr	r4, [r5, #8]
 800fe04:	e7df      	b.n	800fdc6 <_fflush_r+0x22>
 800fe06:	4b04      	ldr	r3, [pc, #16]	; (800fe18 <_fflush_r+0x74>)
 800fe08:	429c      	cmp	r4, r3
 800fe0a:	bf08      	it	eq
 800fe0c:	68ec      	ldreq	r4, [r5, #12]
 800fe0e:	e7da      	b.n	800fdc6 <_fflush_r+0x22>
 800fe10:	080114b4 	.word	0x080114b4
 800fe14:	080114d4 	.word	0x080114d4
 800fe18:	08011494 	.word	0x08011494

0800fe1c <std>:
 800fe1c:	2300      	movs	r3, #0
 800fe1e:	b510      	push	{r4, lr}
 800fe20:	4604      	mov	r4, r0
 800fe22:	e9c0 3300 	strd	r3, r3, [r0]
 800fe26:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800fe2a:	6083      	str	r3, [r0, #8]
 800fe2c:	8181      	strh	r1, [r0, #12]
 800fe2e:	6643      	str	r3, [r0, #100]	; 0x64
 800fe30:	81c2      	strh	r2, [r0, #14]
 800fe32:	6183      	str	r3, [r0, #24]
 800fe34:	4619      	mov	r1, r3
 800fe36:	2208      	movs	r2, #8
 800fe38:	305c      	adds	r0, #92	; 0x5c
 800fe3a:	f7fd fbbb 	bl	800d5b4 <memset>
 800fe3e:	4b05      	ldr	r3, [pc, #20]	; (800fe54 <std+0x38>)
 800fe40:	6263      	str	r3, [r4, #36]	; 0x24
 800fe42:	4b05      	ldr	r3, [pc, #20]	; (800fe58 <std+0x3c>)
 800fe44:	62a3      	str	r3, [r4, #40]	; 0x28
 800fe46:	4b05      	ldr	r3, [pc, #20]	; (800fe5c <std+0x40>)
 800fe48:	62e3      	str	r3, [r4, #44]	; 0x2c
 800fe4a:	4b05      	ldr	r3, [pc, #20]	; (800fe60 <std+0x44>)
 800fe4c:	6224      	str	r4, [r4, #32]
 800fe4e:	6323      	str	r3, [r4, #48]	; 0x30
 800fe50:	bd10      	pop	{r4, pc}
 800fe52:	bf00      	nop
 800fe54:	08010169 	.word	0x08010169
 800fe58:	0801018b 	.word	0x0801018b
 800fe5c:	080101c3 	.word	0x080101c3
 800fe60:	080101e7 	.word	0x080101e7

0800fe64 <_cleanup_r>:
 800fe64:	4901      	ldr	r1, [pc, #4]	; (800fe6c <_cleanup_r+0x8>)
 800fe66:	f000 b8af 	b.w	800ffc8 <_fwalk_reent>
 800fe6a:	bf00      	nop
 800fe6c:	0800fda5 	.word	0x0800fda5

0800fe70 <__sfmoreglue>:
 800fe70:	b570      	push	{r4, r5, r6, lr}
 800fe72:	1e4a      	subs	r2, r1, #1
 800fe74:	2568      	movs	r5, #104	; 0x68
 800fe76:	4355      	muls	r5, r2
 800fe78:	460e      	mov	r6, r1
 800fe7a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800fe7e:	f7fd fbf1 	bl	800d664 <_malloc_r>
 800fe82:	4604      	mov	r4, r0
 800fe84:	b140      	cbz	r0, 800fe98 <__sfmoreglue+0x28>
 800fe86:	2100      	movs	r1, #0
 800fe88:	e9c0 1600 	strd	r1, r6, [r0]
 800fe8c:	300c      	adds	r0, #12
 800fe8e:	60a0      	str	r0, [r4, #8]
 800fe90:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800fe94:	f7fd fb8e 	bl	800d5b4 <memset>
 800fe98:	4620      	mov	r0, r4
 800fe9a:	bd70      	pop	{r4, r5, r6, pc}

0800fe9c <__sfp_lock_acquire>:
 800fe9c:	4801      	ldr	r0, [pc, #4]	; (800fea4 <__sfp_lock_acquire+0x8>)
 800fe9e:	f7ff bc78 	b.w	800f792 <__retarget_lock_acquire_recursive>
 800fea2:	bf00      	nop
 800fea4:	20004c4c 	.word	0x20004c4c

0800fea8 <__sfp_lock_release>:
 800fea8:	4801      	ldr	r0, [pc, #4]	; (800feb0 <__sfp_lock_release+0x8>)
 800feaa:	f7ff bc73 	b.w	800f794 <__retarget_lock_release_recursive>
 800feae:	bf00      	nop
 800feb0:	20004c4c 	.word	0x20004c4c

0800feb4 <__sinit_lock_acquire>:
 800feb4:	4801      	ldr	r0, [pc, #4]	; (800febc <__sinit_lock_acquire+0x8>)
 800feb6:	f7ff bc6c 	b.w	800f792 <__retarget_lock_acquire_recursive>
 800feba:	bf00      	nop
 800febc:	20004c47 	.word	0x20004c47

0800fec0 <__sinit_lock_release>:
 800fec0:	4801      	ldr	r0, [pc, #4]	; (800fec8 <__sinit_lock_release+0x8>)
 800fec2:	f7ff bc67 	b.w	800f794 <__retarget_lock_release_recursive>
 800fec6:	bf00      	nop
 800fec8:	20004c47 	.word	0x20004c47

0800fecc <__sinit>:
 800fecc:	b510      	push	{r4, lr}
 800fece:	4604      	mov	r4, r0
 800fed0:	f7ff fff0 	bl	800feb4 <__sinit_lock_acquire>
 800fed4:	69a3      	ldr	r3, [r4, #24]
 800fed6:	b11b      	cbz	r3, 800fee0 <__sinit+0x14>
 800fed8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800fedc:	f7ff bff0 	b.w	800fec0 <__sinit_lock_release>
 800fee0:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800fee4:	6523      	str	r3, [r4, #80]	; 0x50
 800fee6:	4b13      	ldr	r3, [pc, #76]	; (800ff34 <__sinit+0x68>)
 800fee8:	4a13      	ldr	r2, [pc, #76]	; (800ff38 <__sinit+0x6c>)
 800feea:	681b      	ldr	r3, [r3, #0]
 800feec:	62a2      	str	r2, [r4, #40]	; 0x28
 800feee:	42a3      	cmp	r3, r4
 800fef0:	bf04      	itt	eq
 800fef2:	2301      	moveq	r3, #1
 800fef4:	61a3      	streq	r3, [r4, #24]
 800fef6:	4620      	mov	r0, r4
 800fef8:	f000 f820 	bl	800ff3c <__sfp>
 800fefc:	6060      	str	r0, [r4, #4]
 800fefe:	4620      	mov	r0, r4
 800ff00:	f000 f81c 	bl	800ff3c <__sfp>
 800ff04:	60a0      	str	r0, [r4, #8]
 800ff06:	4620      	mov	r0, r4
 800ff08:	f000 f818 	bl	800ff3c <__sfp>
 800ff0c:	2200      	movs	r2, #0
 800ff0e:	60e0      	str	r0, [r4, #12]
 800ff10:	2104      	movs	r1, #4
 800ff12:	6860      	ldr	r0, [r4, #4]
 800ff14:	f7ff ff82 	bl	800fe1c <std>
 800ff18:	68a0      	ldr	r0, [r4, #8]
 800ff1a:	2201      	movs	r2, #1
 800ff1c:	2109      	movs	r1, #9
 800ff1e:	f7ff ff7d 	bl	800fe1c <std>
 800ff22:	68e0      	ldr	r0, [r4, #12]
 800ff24:	2202      	movs	r2, #2
 800ff26:	2112      	movs	r1, #18
 800ff28:	f7ff ff78 	bl	800fe1c <std>
 800ff2c:	2301      	movs	r3, #1
 800ff2e:	61a3      	str	r3, [r4, #24]
 800ff30:	e7d2      	b.n	800fed8 <__sinit+0xc>
 800ff32:	bf00      	nop
 800ff34:	08011114 	.word	0x08011114
 800ff38:	0800fe65 	.word	0x0800fe65

0800ff3c <__sfp>:
 800ff3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ff3e:	4607      	mov	r7, r0
 800ff40:	f7ff ffac 	bl	800fe9c <__sfp_lock_acquire>
 800ff44:	4b1e      	ldr	r3, [pc, #120]	; (800ffc0 <__sfp+0x84>)
 800ff46:	681e      	ldr	r6, [r3, #0]
 800ff48:	69b3      	ldr	r3, [r6, #24]
 800ff4a:	b913      	cbnz	r3, 800ff52 <__sfp+0x16>
 800ff4c:	4630      	mov	r0, r6
 800ff4e:	f7ff ffbd 	bl	800fecc <__sinit>
 800ff52:	3648      	adds	r6, #72	; 0x48
 800ff54:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800ff58:	3b01      	subs	r3, #1
 800ff5a:	d503      	bpl.n	800ff64 <__sfp+0x28>
 800ff5c:	6833      	ldr	r3, [r6, #0]
 800ff5e:	b30b      	cbz	r3, 800ffa4 <__sfp+0x68>
 800ff60:	6836      	ldr	r6, [r6, #0]
 800ff62:	e7f7      	b.n	800ff54 <__sfp+0x18>
 800ff64:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800ff68:	b9d5      	cbnz	r5, 800ffa0 <__sfp+0x64>
 800ff6a:	4b16      	ldr	r3, [pc, #88]	; (800ffc4 <__sfp+0x88>)
 800ff6c:	60e3      	str	r3, [r4, #12]
 800ff6e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800ff72:	6665      	str	r5, [r4, #100]	; 0x64
 800ff74:	f7ff fc0c 	bl	800f790 <__retarget_lock_init_recursive>
 800ff78:	f7ff ff96 	bl	800fea8 <__sfp_lock_release>
 800ff7c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800ff80:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800ff84:	6025      	str	r5, [r4, #0]
 800ff86:	61a5      	str	r5, [r4, #24]
 800ff88:	2208      	movs	r2, #8
 800ff8a:	4629      	mov	r1, r5
 800ff8c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800ff90:	f7fd fb10 	bl	800d5b4 <memset>
 800ff94:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800ff98:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800ff9c:	4620      	mov	r0, r4
 800ff9e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ffa0:	3468      	adds	r4, #104	; 0x68
 800ffa2:	e7d9      	b.n	800ff58 <__sfp+0x1c>
 800ffa4:	2104      	movs	r1, #4
 800ffa6:	4638      	mov	r0, r7
 800ffa8:	f7ff ff62 	bl	800fe70 <__sfmoreglue>
 800ffac:	4604      	mov	r4, r0
 800ffae:	6030      	str	r0, [r6, #0]
 800ffb0:	2800      	cmp	r0, #0
 800ffb2:	d1d5      	bne.n	800ff60 <__sfp+0x24>
 800ffb4:	f7ff ff78 	bl	800fea8 <__sfp_lock_release>
 800ffb8:	230c      	movs	r3, #12
 800ffba:	603b      	str	r3, [r7, #0]
 800ffbc:	e7ee      	b.n	800ff9c <__sfp+0x60>
 800ffbe:	bf00      	nop
 800ffc0:	08011114 	.word	0x08011114
 800ffc4:	ffff0001 	.word	0xffff0001

0800ffc8 <_fwalk_reent>:
 800ffc8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ffcc:	4606      	mov	r6, r0
 800ffce:	4688      	mov	r8, r1
 800ffd0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800ffd4:	2700      	movs	r7, #0
 800ffd6:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800ffda:	f1b9 0901 	subs.w	r9, r9, #1
 800ffde:	d505      	bpl.n	800ffec <_fwalk_reent+0x24>
 800ffe0:	6824      	ldr	r4, [r4, #0]
 800ffe2:	2c00      	cmp	r4, #0
 800ffe4:	d1f7      	bne.n	800ffd6 <_fwalk_reent+0xe>
 800ffe6:	4638      	mov	r0, r7
 800ffe8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ffec:	89ab      	ldrh	r3, [r5, #12]
 800ffee:	2b01      	cmp	r3, #1
 800fff0:	d907      	bls.n	8010002 <_fwalk_reent+0x3a>
 800fff2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800fff6:	3301      	adds	r3, #1
 800fff8:	d003      	beq.n	8010002 <_fwalk_reent+0x3a>
 800fffa:	4629      	mov	r1, r5
 800fffc:	4630      	mov	r0, r6
 800fffe:	47c0      	blx	r8
 8010000:	4307      	orrs	r7, r0
 8010002:	3568      	adds	r5, #104	; 0x68
 8010004:	e7e9      	b.n	800ffda <_fwalk_reent+0x12>

08010006 <__swhatbuf_r>:
 8010006:	b570      	push	{r4, r5, r6, lr}
 8010008:	460e      	mov	r6, r1
 801000a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801000e:	2900      	cmp	r1, #0
 8010010:	b096      	sub	sp, #88	; 0x58
 8010012:	4614      	mov	r4, r2
 8010014:	461d      	mov	r5, r3
 8010016:	da07      	bge.n	8010028 <__swhatbuf_r+0x22>
 8010018:	2300      	movs	r3, #0
 801001a:	602b      	str	r3, [r5, #0]
 801001c:	89b3      	ldrh	r3, [r6, #12]
 801001e:	061a      	lsls	r2, r3, #24
 8010020:	d410      	bmi.n	8010044 <__swhatbuf_r+0x3e>
 8010022:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8010026:	e00e      	b.n	8010046 <__swhatbuf_r+0x40>
 8010028:	466a      	mov	r2, sp
 801002a:	f000 f903 	bl	8010234 <_fstat_r>
 801002e:	2800      	cmp	r0, #0
 8010030:	dbf2      	blt.n	8010018 <__swhatbuf_r+0x12>
 8010032:	9a01      	ldr	r2, [sp, #4]
 8010034:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8010038:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 801003c:	425a      	negs	r2, r3
 801003e:	415a      	adcs	r2, r3
 8010040:	602a      	str	r2, [r5, #0]
 8010042:	e7ee      	b.n	8010022 <__swhatbuf_r+0x1c>
 8010044:	2340      	movs	r3, #64	; 0x40
 8010046:	2000      	movs	r0, #0
 8010048:	6023      	str	r3, [r4, #0]
 801004a:	b016      	add	sp, #88	; 0x58
 801004c:	bd70      	pop	{r4, r5, r6, pc}
	...

08010050 <__smakebuf_r>:
 8010050:	898b      	ldrh	r3, [r1, #12]
 8010052:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8010054:	079d      	lsls	r5, r3, #30
 8010056:	4606      	mov	r6, r0
 8010058:	460c      	mov	r4, r1
 801005a:	d507      	bpl.n	801006c <__smakebuf_r+0x1c>
 801005c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8010060:	6023      	str	r3, [r4, #0]
 8010062:	6123      	str	r3, [r4, #16]
 8010064:	2301      	movs	r3, #1
 8010066:	6163      	str	r3, [r4, #20]
 8010068:	b002      	add	sp, #8
 801006a:	bd70      	pop	{r4, r5, r6, pc}
 801006c:	ab01      	add	r3, sp, #4
 801006e:	466a      	mov	r2, sp
 8010070:	f7ff ffc9 	bl	8010006 <__swhatbuf_r>
 8010074:	9900      	ldr	r1, [sp, #0]
 8010076:	4605      	mov	r5, r0
 8010078:	4630      	mov	r0, r6
 801007a:	f7fd faf3 	bl	800d664 <_malloc_r>
 801007e:	b948      	cbnz	r0, 8010094 <__smakebuf_r+0x44>
 8010080:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010084:	059a      	lsls	r2, r3, #22
 8010086:	d4ef      	bmi.n	8010068 <__smakebuf_r+0x18>
 8010088:	f023 0303 	bic.w	r3, r3, #3
 801008c:	f043 0302 	orr.w	r3, r3, #2
 8010090:	81a3      	strh	r3, [r4, #12]
 8010092:	e7e3      	b.n	801005c <__smakebuf_r+0xc>
 8010094:	4b0d      	ldr	r3, [pc, #52]	; (80100cc <__smakebuf_r+0x7c>)
 8010096:	62b3      	str	r3, [r6, #40]	; 0x28
 8010098:	89a3      	ldrh	r3, [r4, #12]
 801009a:	6020      	str	r0, [r4, #0]
 801009c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80100a0:	81a3      	strh	r3, [r4, #12]
 80100a2:	9b00      	ldr	r3, [sp, #0]
 80100a4:	6163      	str	r3, [r4, #20]
 80100a6:	9b01      	ldr	r3, [sp, #4]
 80100a8:	6120      	str	r0, [r4, #16]
 80100aa:	b15b      	cbz	r3, 80100c4 <__smakebuf_r+0x74>
 80100ac:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80100b0:	4630      	mov	r0, r6
 80100b2:	f000 f8d1 	bl	8010258 <_isatty_r>
 80100b6:	b128      	cbz	r0, 80100c4 <__smakebuf_r+0x74>
 80100b8:	89a3      	ldrh	r3, [r4, #12]
 80100ba:	f023 0303 	bic.w	r3, r3, #3
 80100be:	f043 0301 	orr.w	r3, r3, #1
 80100c2:	81a3      	strh	r3, [r4, #12]
 80100c4:	89a0      	ldrh	r0, [r4, #12]
 80100c6:	4305      	orrs	r5, r0
 80100c8:	81a5      	strh	r5, [r4, #12]
 80100ca:	e7cd      	b.n	8010068 <__smakebuf_r+0x18>
 80100cc:	0800fe65 	.word	0x0800fe65

080100d0 <_malloc_usable_size_r>:
 80100d0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80100d4:	1f18      	subs	r0, r3, #4
 80100d6:	2b00      	cmp	r3, #0
 80100d8:	bfbc      	itt	lt
 80100da:	580b      	ldrlt	r3, [r1, r0]
 80100dc:	18c0      	addlt	r0, r0, r3
 80100de:	4770      	bx	lr

080100e0 <_raise_r>:
 80100e0:	291f      	cmp	r1, #31
 80100e2:	b538      	push	{r3, r4, r5, lr}
 80100e4:	4604      	mov	r4, r0
 80100e6:	460d      	mov	r5, r1
 80100e8:	d904      	bls.n	80100f4 <_raise_r+0x14>
 80100ea:	2316      	movs	r3, #22
 80100ec:	6003      	str	r3, [r0, #0]
 80100ee:	f04f 30ff 	mov.w	r0, #4294967295
 80100f2:	bd38      	pop	{r3, r4, r5, pc}
 80100f4:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80100f6:	b112      	cbz	r2, 80100fe <_raise_r+0x1e>
 80100f8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80100fc:	b94b      	cbnz	r3, 8010112 <_raise_r+0x32>
 80100fe:	4620      	mov	r0, r4
 8010100:	f000 f830 	bl	8010164 <_getpid_r>
 8010104:	462a      	mov	r2, r5
 8010106:	4601      	mov	r1, r0
 8010108:	4620      	mov	r0, r4
 801010a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801010e:	f000 b817 	b.w	8010140 <_kill_r>
 8010112:	2b01      	cmp	r3, #1
 8010114:	d00a      	beq.n	801012c <_raise_r+0x4c>
 8010116:	1c59      	adds	r1, r3, #1
 8010118:	d103      	bne.n	8010122 <_raise_r+0x42>
 801011a:	2316      	movs	r3, #22
 801011c:	6003      	str	r3, [r0, #0]
 801011e:	2001      	movs	r0, #1
 8010120:	e7e7      	b.n	80100f2 <_raise_r+0x12>
 8010122:	2400      	movs	r4, #0
 8010124:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8010128:	4628      	mov	r0, r5
 801012a:	4798      	blx	r3
 801012c:	2000      	movs	r0, #0
 801012e:	e7e0      	b.n	80100f2 <_raise_r+0x12>

08010130 <raise>:
 8010130:	4b02      	ldr	r3, [pc, #8]	; (801013c <raise+0xc>)
 8010132:	4601      	mov	r1, r0
 8010134:	6818      	ldr	r0, [r3, #0]
 8010136:	f7ff bfd3 	b.w	80100e0 <_raise_r>
 801013a:	bf00      	nop
 801013c:	20000024 	.word	0x20000024

08010140 <_kill_r>:
 8010140:	b538      	push	{r3, r4, r5, lr}
 8010142:	4d07      	ldr	r5, [pc, #28]	; (8010160 <_kill_r+0x20>)
 8010144:	2300      	movs	r3, #0
 8010146:	4604      	mov	r4, r0
 8010148:	4608      	mov	r0, r1
 801014a:	4611      	mov	r1, r2
 801014c:	602b      	str	r3, [r5, #0]
 801014e:	f7f3 fc27 	bl	80039a0 <_kill>
 8010152:	1c43      	adds	r3, r0, #1
 8010154:	d102      	bne.n	801015c <_kill_r+0x1c>
 8010156:	682b      	ldr	r3, [r5, #0]
 8010158:	b103      	cbz	r3, 801015c <_kill_r+0x1c>
 801015a:	6023      	str	r3, [r4, #0]
 801015c:	bd38      	pop	{r3, r4, r5, pc}
 801015e:	bf00      	nop
 8010160:	20004c40 	.word	0x20004c40

08010164 <_getpid_r>:
 8010164:	f7f3 bc14 	b.w	8003990 <_getpid>

08010168 <__sread>:
 8010168:	b510      	push	{r4, lr}
 801016a:	460c      	mov	r4, r1
 801016c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010170:	f000 f894 	bl	801029c <_read_r>
 8010174:	2800      	cmp	r0, #0
 8010176:	bfab      	itete	ge
 8010178:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 801017a:	89a3      	ldrhlt	r3, [r4, #12]
 801017c:	181b      	addge	r3, r3, r0
 801017e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8010182:	bfac      	ite	ge
 8010184:	6563      	strge	r3, [r4, #84]	; 0x54
 8010186:	81a3      	strhlt	r3, [r4, #12]
 8010188:	bd10      	pop	{r4, pc}

0801018a <__swrite>:
 801018a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801018e:	461f      	mov	r7, r3
 8010190:	898b      	ldrh	r3, [r1, #12]
 8010192:	05db      	lsls	r3, r3, #23
 8010194:	4605      	mov	r5, r0
 8010196:	460c      	mov	r4, r1
 8010198:	4616      	mov	r6, r2
 801019a:	d505      	bpl.n	80101a8 <__swrite+0x1e>
 801019c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80101a0:	2302      	movs	r3, #2
 80101a2:	2200      	movs	r2, #0
 80101a4:	f000 f868 	bl	8010278 <_lseek_r>
 80101a8:	89a3      	ldrh	r3, [r4, #12]
 80101aa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80101ae:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80101b2:	81a3      	strh	r3, [r4, #12]
 80101b4:	4632      	mov	r2, r6
 80101b6:	463b      	mov	r3, r7
 80101b8:	4628      	mov	r0, r5
 80101ba:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80101be:	f000 b817 	b.w	80101f0 <_write_r>

080101c2 <__sseek>:
 80101c2:	b510      	push	{r4, lr}
 80101c4:	460c      	mov	r4, r1
 80101c6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80101ca:	f000 f855 	bl	8010278 <_lseek_r>
 80101ce:	1c43      	adds	r3, r0, #1
 80101d0:	89a3      	ldrh	r3, [r4, #12]
 80101d2:	bf15      	itete	ne
 80101d4:	6560      	strne	r0, [r4, #84]	; 0x54
 80101d6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80101da:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80101de:	81a3      	strheq	r3, [r4, #12]
 80101e0:	bf18      	it	ne
 80101e2:	81a3      	strhne	r3, [r4, #12]
 80101e4:	bd10      	pop	{r4, pc}

080101e6 <__sclose>:
 80101e6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80101ea:	f000 b813 	b.w	8010214 <_close_r>
	...

080101f0 <_write_r>:
 80101f0:	b538      	push	{r3, r4, r5, lr}
 80101f2:	4d07      	ldr	r5, [pc, #28]	; (8010210 <_write_r+0x20>)
 80101f4:	4604      	mov	r4, r0
 80101f6:	4608      	mov	r0, r1
 80101f8:	4611      	mov	r1, r2
 80101fa:	2200      	movs	r2, #0
 80101fc:	602a      	str	r2, [r5, #0]
 80101fe:	461a      	mov	r2, r3
 8010200:	f7f3 fc05 	bl	8003a0e <_write>
 8010204:	1c43      	adds	r3, r0, #1
 8010206:	d102      	bne.n	801020e <_write_r+0x1e>
 8010208:	682b      	ldr	r3, [r5, #0]
 801020a:	b103      	cbz	r3, 801020e <_write_r+0x1e>
 801020c:	6023      	str	r3, [r4, #0]
 801020e:	bd38      	pop	{r3, r4, r5, pc}
 8010210:	20004c40 	.word	0x20004c40

08010214 <_close_r>:
 8010214:	b538      	push	{r3, r4, r5, lr}
 8010216:	4d06      	ldr	r5, [pc, #24]	; (8010230 <_close_r+0x1c>)
 8010218:	2300      	movs	r3, #0
 801021a:	4604      	mov	r4, r0
 801021c:	4608      	mov	r0, r1
 801021e:	602b      	str	r3, [r5, #0]
 8010220:	f7f3 fc11 	bl	8003a46 <_close>
 8010224:	1c43      	adds	r3, r0, #1
 8010226:	d102      	bne.n	801022e <_close_r+0x1a>
 8010228:	682b      	ldr	r3, [r5, #0]
 801022a:	b103      	cbz	r3, 801022e <_close_r+0x1a>
 801022c:	6023      	str	r3, [r4, #0]
 801022e:	bd38      	pop	{r3, r4, r5, pc}
 8010230:	20004c40 	.word	0x20004c40

08010234 <_fstat_r>:
 8010234:	b538      	push	{r3, r4, r5, lr}
 8010236:	4d07      	ldr	r5, [pc, #28]	; (8010254 <_fstat_r+0x20>)
 8010238:	2300      	movs	r3, #0
 801023a:	4604      	mov	r4, r0
 801023c:	4608      	mov	r0, r1
 801023e:	4611      	mov	r1, r2
 8010240:	602b      	str	r3, [r5, #0]
 8010242:	f7f3 fc0c 	bl	8003a5e <_fstat>
 8010246:	1c43      	adds	r3, r0, #1
 8010248:	d102      	bne.n	8010250 <_fstat_r+0x1c>
 801024a:	682b      	ldr	r3, [r5, #0]
 801024c:	b103      	cbz	r3, 8010250 <_fstat_r+0x1c>
 801024e:	6023      	str	r3, [r4, #0]
 8010250:	bd38      	pop	{r3, r4, r5, pc}
 8010252:	bf00      	nop
 8010254:	20004c40 	.word	0x20004c40

08010258 <_isatty_r>:
 8010258:	b538      	push	{r3, r4, r5, lr}
 801025a:	4d06      	ldr	r5, [pc, #24]	; (8010274 <_isatty_r+0x1c>)
 801025c:	2300      	movs	r3, #0
 801025e:	4604      	mov	r4, r0
 8010260:	4608      	mov	r0, r1
 8010262:	602b      	str	r3, [r5, #0]
 8010264:	f7f3 fc0b 	bl	8003a7e <_isatty>
 8010268:	1c43      	adds	r3, r0, #1
 801026a:	d102      	bne.n	8010272 <_isatty_r+0x1a>
 801026c:	682b      	ldr	r3, [r5, #0]
 801026e:	b103      	cbz	r3, 8010272 <_isatty_r+0x1a>
 8010270:	6023      	str	r3, [r4, #0]
 8010272:	bd38      	pop	{r3, r4, r5, pc}
 8010274:	20004c40 	.word	0x20004c40

08010278 <_lseek_r>:
 8010278:	b538      	push	{r3, r4, r5, lr}
 801027a:	4d07      	ldr	r5, [pc, #28]	; (8010298 <_lseek_r+0x20>)
 801027c:	4604      	mov	r4, r0
 801027e:	4608      	mov	r0, r1
 8010280:	4611      	mov	r1, r2
 8010282:	2200      	movs	r2, #0
 8010284:	602a      	str	r2, [r5, #0]
 8010286:	461a      	mov	r2, r3
 8010288:	f7f3 fc04 	bl	8003a94 <_lseek>
 801028c:	1c43      	adds	r3, r0, #1
 801028e:	d102      	bne.n	8010296 <_lseek_r+0x1e>
 8010290:	682b      	ldr	r3, [r5, #0]
 8010292:	b103      	cbz	r3, 8010296 <_lseek_r+0x1e>
 8010294:	6023      	str	r3, [r4, #0]
 8010296:	bd38      	pop	{r3, r4, r5, pc}
 8010298:	20004c40 	.word	0x20004c40

0801029c <_read_r>:
 801029c:	b538      	push	{r3, r4, r5, lr}
 801029e:	4d07      	ldr	r5, [pc, #28]	; (80102bc <_read_r+0x20>)
 80102a0:	4604      	mov	r4, r0
 80102a2:	4608      	mov	r0, r1
 80102a4:	4611      	mov	r1, r2
 80102a6:	2200      	movs	r2, #0
 80102a8:	602a      	str	r2, [r5, #0]
 80102aa:	461a      	mov	r2, r3
 80102ac:	f7f3 fb92 	bl	80039d4 <_read>
 80102b0:	1c43      	adds	r3, r0, #1
 80102b2:	d102      	bne.n	80102ba <_read_r+0x1e>
 80102b4:	682b      	ldr	r3, [r5, #0]
 80102b6:	b103      	cbz	r3, 80102ba <_read_r+0x1e>
 80102b8:	6023      	str	r3, [r4, #0]
 80102ba:	bd38      	pop	{r3, r4, r5, pc}
 80102bc:	20004c40 	.word	0x20004c40

080102c0 <_init>:
 80102c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80102c2:	bf00      	nop
 80102c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80102c6:	bc08      	pop	{r3}
 80102c8:	469e      	mov	lr, r3
 80102ca:	4770      	bx	lr

080102cc <_fini>:
 80102cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80102ce:	bf00      	nop
 80102d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80102d2:	bc08      	pop	{r3}
 80102d4:	469e      	mov	lr, r3
 80102d6:	4770      	bx	lr
