- 👋 Hi, I’m @abha0608
- 👀 I’m interested in ASIC/FPGA verification with UVM/SV and RTL design
- 🌱 I’m currently learning UVM/SV
- 💞️ I’m looking to collaborate on UVM verification projects and RTL design projects 
- 📫 I can be reached at kuppachi.abhinaya@gmail.com

<!---
abha0608/abha0608 is a ✨ special ✨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
