****************************************
Report : timing
	-path_type full
	-delay_type max
	-input_pins
	-nets
	-max_paths 1
	-transition_time
	-capacitance
	-sort_by slack
Design : s15850
Version: L-2016.06-SP3-1
Date   : Mon Mar  6 15:52:20 2023
****************************************


  Startpoint: DFF_352/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_212/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                       Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                  0.10       0.00       0.00
  clock network delay (ideal)                                0.40       0.40
  DFF_352/q_reg/CLK (DFFX1_RVT)                   0.10       0.00       0.40 r
  DFF_352/q_reg/Q (DFFX1_RVT)                     0.03       0.17       0.57 r
  g1845 (net)                    2     0.93 
  U2214/A1 (NAND2X0_RVT)                          0.03       0.05       0.62 r
  U2214/Y (NAND2X0_RVT)                           0.05       0.04       0.66 f
  n1441 (net)                    2     1.05 
  U2215/A2 (OR2X1_RVT)                            0.05       0.06       0.72 f
  U2215/Y (OR2X1_RVT)                             0.03       0.06       0.78 f
  n1584 (net)                    3     1.59 
  U1710/A2 (OR2X1_RVT)                            0.03       0.14       0.92 f
  U1710/Y (OR2X1_RVT)                             0.04       0.06       0.98 f
  n1643 (net)                    6     2.89 
  U2418/A3 (AO21X1_RVT)                           0.04       0.62       1.61 f
  U2418/Y (AO21X1_RVT)                            0.07       0.08       1.69 f
  n1716 (net)                   12     5.91 
  U2419/A (INVX1_RVT)                             0.07       3.66       5.35 f
  U2419/Y (INVX1_RVT)                             0.06       0.07       5.42 r
  n1718 (net)                   10     5.03 
  U1707/A2 (OR2X1_RVT)                            0.06       2.31       7.73 r
  U1707/Y (OR2X1_RVT)                             0.05       0.08       7.81 r
  n1715 (net)                    9     4.09 
  U2633/A2 (NAND2X0_RVT)                          0.05       1.59       9.40 r
  U2633/Y (NAND2X0_RVT)                           0.05       0.05       9.45 f
  n1700 (net)                    1     0.89 
  U2634/B0 (HADDX1_RVT)                           0.05       0.02       9.47 f
  U2634/SO (HADDX1_RVT)                           0.02       0.10       9.58 r
  n1701 (net)                    1     0.45 
  U2635/A2 (AO21X1_RVT)                           0.02       0.01       9.59 r
  U2635/Y (AO21X1_RVT)                            0.03       0.07       9.66 r
  g8944 (net)                    1     0.51 
  DFF_212/q_reg/D (DFFX1_RVT)                     0.03       0.01       9.67 r
  data arrival time                                                     9.67

  clock ideal_clock1 (rise edge)                  0.10      10.00      10.00
  clock network delay (ideal)                                0.40      10.40
  clock reconvergence pessimism                              0.00      10.40
  clock uncertainty                                         -0.05      10.35
  DFF_212/q_reg/CLK (DFFX1_RVT)                                        10.35 r
  library setup time                                        -0.05      10.30
  data required time                                                   10.30
  -----------------------------------------------------------------------------
  data required time                                                   10.30
  data arrival time                                                    -9.67
  -----------------------------------------------------------------------------
  slack (MET)                                                           0.63


1
