# CA-Lab
__This Repo contains VHDL codes of CA Lab Assignments__

|Sl.No        | Title        |   
| :-------------: |:-------------|
|1|4 bit comparator|
|2|Binary to Grey|
|3|Full Adder (Structural)|
|4|Full Subtractor (Structural)|
|5|Mux (Structural)|
|6|Restoring div Algorithm|
|7|Flip Flops|
|8|4 bit Adder|
|9|4 bit Subtractor|
|10|4 bit Composit Adder|
|11|Non-restorind div algorithm|
|12|Booth's Multiplication|


__Note:__ *if anyone wants to contribute he/she can send a pull request*
