Library ieee;

Use ieee.std_logic_1164.all;

entity portC  is  
		port (a:in std_logic_vector (15 downto 0);
		s0,s1,cin : in std_logic;
		N,C,V,Z : out std_logic; -- flags 
		F : out std_logic_vector (15 downto 0));    
	end entity portC ;


 
architecture  arch2 of portC is
    signal Fout : std_logic_vector (15 downto 0); 
begin
  Fout <= '0' & a(15 downto 1) when s0='0' and  s1='0'
else a(0) & a(15 downto 1) when s0='0' and  s1='1'
 else cin & a(15 downto 1) when s0='1' and  s1='0'
 else a(15) & a(15 downto 1) when s0='1' and  s1='1';
  
  F<= Fout; 
  
  N<= Fout(15);
  
 Z<= '1' when Fout ="0000000000000000"
 else '0' ;
 
  
  
  
end arch2;

