DIV_CTL1_DIV_FACTOR_MASK,VAR_0
REG_DIV_CTL1,VAR_1
__spmi_pmic_clkdiv_set_enable_state,FUNC_0
div_to_div_factor,FUNC_1
is_spmi_pmic_clkdiv_enabled,FUNC_2
regmap_update_bits,FUNC_3
spin_lock_irqsave,FUNC_4
spin_unlock_irqrestore,FUNC_5
spmi_pmic_clkdiv_set_enable_state,FUNC_6
to_clkdiv,FUNC_7
clk_spmi_pmic_div_set_rate,FUNC_8
hw,VAR_2
rate,VAR_3
parent_rate,VAR_4
clkdiv,VAR_5
div_factor,VAR_6
flags,VAR_7
enabled,VAR_8
ret,VAR_9
