timestamp=1723146618157

[~A]
LastVerilogToplevel=tb_clockdivider
ModifyID=1
Version=74
design.sv_testbench.sv=0*644*1570

[~MFT]
0=5|0work.mgf|1570|0
1=3|1work.mgf|2042|0
3=6|3work.mgf|3209|0

[$root]
A/$root=22|||1*0
BinL64/$root=3*0
SLP=3*106
Version=2023.04.112 (Linux64)|00000012789cd32dc9cc4d2d4e4ecc495530cc2bd60762003d9c0658|c73a565f2ade592f8ac1c68f484c921657690c3021ac38a233134a4017d0dbfe

[divide_byevens_clockdivider]
A/divide_byevens_clockdivider=22|../design.sv|1|1*390
BinL64/divide_byevens_clockdivider=3*174
R=../design.sv|1
SLP=3*1006
Version=2023.04.112 (Linux64)|00000012789cd32dc9cc4d2d4e4ecc495530cc2bd60762003d9c0658|e2aeb05ff4edcab53d646becb989b2420d7812680e5068253faceb48c13d31f026527262ddaa47cb266f3a3c4d9b973a815e75338f87ac691d718b16e193dd17

[tb_clockdivider]
A/tb_clockdivider=22|../testbench.sv|1|1*2042
BinL64/tb_clockdivider=3*1824
R=../testbench.sv|1
SLP=3*3209
Version=2023.04.112 (Linux64)|00000012789cd32dc9cc4d2d4e4ecc495530cc2bd60762003d9c0658|80b50883a7040ce0ba6cfe0db1e201786e5fa4e89c2b44280b95f3cde1d048ce64bed9376bc66c19e71deee79e55b251

[~U]
$root=12|0*0|
divide_byevens_clockdivider=12|0*198|
tb_clockdivider=12|0*455||0x10
