[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 40000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2920464 heartbeat IPC: 3.424 cumulative IPC: 3.424 (Simulation time: 00 hr 00 min 28 sec)
Warmup finished CPU 0 instructions: 10000001 cycles: 2920464 cumulative IPC: 3.424 (Simulation time: 00 hr 00 min 28 sec)
Warmup complete CPU 0 instructions: 10000001 cycles: 2920464 cumulative IPC: 3.424 (Simulation time: 00 hr 00 min 28 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 12957005 heartbeat IPC: 0.9964 cumulative IPC: 0.9964 (Simulation time: 00 hr 01 min 21 sec)
Heartbeat CPU 0 instructions: 30000002 cycles: 21782361 heartbeat IPC: 1.133 cumulative IPC: 1.06 (Simulation time: 00 hr 02 min 09 sec)
Heartbeat CPU 0 instructions: 40000004 cycles: 29504678 heartbeat IPC: 1.295 cumulative IPC: 1.128 (Simulation time: 00 hr 02 min 54 sec)
Simulation finished CPU 0 instructions: 40000002 cycles: 35421356 cumulative IPC: 1.129 (Simulation time: 00 hr 03 min 42 sec)
Simulation complete CPU 0 instructions: 40000002 cycles: 35421356 cumulative IPC: 1.129 (Simulation time: 00 hr 03 min 42 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs perlbench_135B.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.129 instructions: 40000002 cycles: 35421356
CPU 0 Branch Prediction Accuracy: 94.59% MPKI: 12.03 Average ROB Occupancy at Mispredict: 41.15
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.04325
BRANCH_INDIRECT: 0.9166
BRANCH_CONDITIONAL: 9.238
BRANCH_DIRECT_CALL: 0.004475
BRANCH_INDIRECT_CALL: 1.733
BRANCH_RETURN: 0.09205

cpu0->cpu0_STLB TOTAL        ACCESS:     331467 HIT:     329919 MISS:       1548 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     331467 HIT:     329919 MISS:       1548 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 350.6 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     875365 HIT:     831414 MISS:      43951 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     711630 HIT:     678950 MISS:      32680 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      43613 HIT:      35444 MISS:       8169 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     116905 HIT:     116825 MISS:         80 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       3217 HIT:        195 MISS:       3022 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 61.31 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    4647012 HIT:    4231887 MISS:     415125 MSHR_MERGE:     108511
cpu0->cpu0_L1I LOAD         ACCESS:    4647012 HIT:    4231887 MISS:     415125 MSHR_MERGE:     108511
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 7.875 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   14234349 HIT:   13620086 MISS:     614263 MSHR_MERGE:     162415
cpu0->cpu0_L1D LOAD         ACCESS:    7898486 HIT:    7404188 MISS:     494298 MSHR_MERGE:      89281
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    6332395 HIT:    6215654 MISS:     116741 MSHR_MERGE:      73127
cpu0->cpu0_L1D TRANSLATION  ACCESS:       3468 HIT:        244 MISS:       3224 MSHR_MERGE:          7
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 13.6 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    4073868 HIT:    3973699 MISS:     100169 MSHR_MERGE:      63103
cpu0->cpu0_ITLB LOAD         ACCESS:    4073868 HIT:    3973699 MISS:     100169 MSHR_MERGE:      63103
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.857 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   13493375 HIT:   13115215 MISS:     378160 MSHR_MERGE:      83759
cpu0->cpu0_DTLB LOAD         ACCESS:   13493375 HIT:   13115215 MISS:     378160 MSHR_MERGE:      83759
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 6.743 cycles
cpu0->LLC TOTAL        ACCESS:      58176 HIT:      46072 MISS:      12104 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      32680 HIT:      25071 MISS:       7609 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:       8169 HIT:       5328 MISS:       2841 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      14305 HIT:      14271 MISS:         34 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       3022 HIT:       1402 MISS:       1620 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 167.2 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        715
  ROW_BUFFER_MISS:      11354
  AVG DBUS CONGESTED CYCLE: 19.21
Channel 0 WQ ROW_BUFFER_HIT:        278
  ROW_BUFFER_MISS:        951
  FULL:          0
Channel 0 REFRESHES ISSUED:       2952
