#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1ecc8a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1ecca30 .scope module, "tb" "tb" 3 47;
 .timescale -12 -12;
L_0x1ecaab0 .functor NOT 1, L_0x1efef50, C4<0>, C4<0>, C4<0>;
L_0x1ec4c30 .functor XOR 32, L_0x1efec50, L_0x1efecf0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1ed80d0 .functor XOR 32, L_0x1ec4c30, L_0x1efede0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1efd320_0 .net *"_ivl_10", 31 0, L_0x1efede0;  1 drivers
v0x1efd420_0 .net *"_ivl_12", 31 0, L_0x1ed80d0;  1 drivers
v0x1efd500_0 .net *"_ivl_2", 31 0, L_0x1efebb0;  1 drivers
v0x1efd5c0_0 .net *"_ivl_4", 31 0, L_0x1efec50;  1 drivers
v0x1efd6a0_0 .net *"_ivl_6", 31 0, L_0x1efecf0;  1 drivers
v0x1efd7d0_0 .net *"_ivl_8", 31 0, L_0x1ec4c30;  1 drivers
v0x1efd8b0_0 .var "clk", 0 0;
v0x1efd950_0 .net "in", 31 0, v0x1efc630_0;  1 drivers
v0x1efd9f0_0 .net "out_dut", 31 0, L_0x1efe8b0;  1 drivers
v0x1efdb40_0 .net "out_ref", 31 0, L_0x1efe510;  1 drivers
v0x1efdc10_0 .var/2u "stats1", 159 0;
v0x1efdcd0_0 .var/2u "strobe", 0 0;
v0x1efdd90_0 .net "tb_match", 0 0, L_0x1efef50;  1 drivers
v0x1efde50_0 .net "tb_mismatch", 0 0, L_0x1ecaab0;  1 drivers
v0x1efdf10_0 .net "wavedrom_enable", 0 0, v0x1efc6f0_0;  1 drivers
v0x1efdfe0_0 .net "wavedrom_title", 511 0, v0x1efc790_0;  1 drivers
L_0x1efebb0 .concat [ 32 0 0 0], L_0x1efe510;
L_0x1efec50 .concat [ 32 0 0 0], L_0x1efe510;
L_0x1efecf0 .concat [ 32 0 0 0], L_0x1efe8b0;
L_0x1efede0 .concat [ 32 0 0 0], L_0x1efe510;
L_0x1efef50 .cmp/eeq 32, L_0x1efebb0, L_0x1ed80d0;
S_0x1ed7610 .scope module, "good1" "reference_module" 3 86, 3 4 0, S_0x1ecca30;
 .timescale -12 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 32 "out";
v0x1ec70d0_0 .net *"_ivl_1", 7 0, L_0x1efe110;  1 drivers
v0x1ecad20_0 .net *"_ivl_3", 7 0, L_0x1efe270;  1 drivers
v0x1ec4d00_0 .net *"_ivl_5", 7 0, L_0x1efe340;  1 drivers
v0x1ec4e00_0 .net *"_ivl_7", 7 0, L_0x1efe410;  1 drivers
v0x1efbc00_0 .net "in", 31 0, v0x1efc630_0;  alias, 1 drivers
v0x1efbd30_0 .net "out", 31 0, L_0x1efe510;  alias, 1 drivers
L_0x1efe110 .part v0x1efc630_0, 0, 8;
L_0x1efe270 .part v0x1efc630_0, 8, 8;
L_0x1efe340 .part v0x1efc630_0, 16, 8;
L_0x1efe410 .part v0x1efc630_0, 24, 8;
L_0x1efe510 .concat [ 8 8 8 8], L_0x1efe410, L_0x1efe340, L_0x1efe270, L_0x1efe110;
S_0x1efbe70 .scope module, "stim1" "stimulus_gen" 3 82, 3 14 0, S_0x1ecca30;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 32 "in";
    .port_info 2 /OUTPUT 512 "wavedrom_title";
    .port_info 3 /OUTPUT 1 "wavedrom_enable";
v0x1efc570_0 .net "clk", 0 0, v0x1efd8b0_0;  1 drivers
v0x1efc630_0 .var "in", 31 0;
v0x1efc6f0_0 .var "wavedrom_enable", 0 0;
v0x1efc790_0 .var "wavedrom_title", 511 0;
E_0x1ed3ad0/0 .event negedge, v0x1efc570_0;
E_0x1ed3ad0/1 .event posedge, v0x1efc570_0;
E_0x1ed3ad0 .event/or E_0x1ed3ad0/0, E_0x1ed3ad0/1;
S_0x1efc070 .scope task, "wavedrom_start" "wavedrom_start" 3 26, 3 26 0, S_0x1efbe70;
 .timescale -12 -12;
v0x1efc270_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1efc370 .scope task, "wavedrom_stop" "wavedrom_stop" 3 29, 3 29 0, S_0x1efbe70;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1efc8d0 .scope module, "top_module1" "top_module" 3 90, 4 1 0, S_0x1ecca30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 32 "out";
v0x1efcb00_0 .net *"_ivl_11", 7 0, L_0x1efe810;  1 drivers
v0x1efcc00_0 .net *"_ivl_16", 7 0, L_0x1efeac0;  1 drivers
v0x1efcce0_0 .net *"_ivl_3", 7 0, L_0x1efe6d0;  1 drivers
v0x1efcda0_0 .net *"_ivl_7", 7 0, L_0x1efe770;  1 drivers
v0x1efce80_0 .net "in", 31 0, v0x1efc630_0;  alias, 1 drivers
v0x1efcfe0_0 .net "out", 31 0, L_0x1efe8b0;  alias, 1 drivers
L_0x1efe6d0 .part v0x1efc630_0, 24, 8;
L_0x1efe770 .part v0x1efc630_0, 16, 8;
L_0x1efe810 .part v0x1efc630_0, 8, 8;
L_0x1efe8b0 .concat8 [ 8 8 8 8], L_0x1efe6d0, L_0x1efe770, L_0x1efe810, L_0x1efeac0;
L_0x1efeac0 .part v0x1efc630_0, 0, 8;
S_0x1efd120 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 96, 3 96 0, S_0x1ecca30;
 .timescale -12 -12;
E_0x1ed3740 .event anyedge, v0x1efdcd0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1efdcd0_0;
    %nor/r;
    %assign/vec4 v0x1efdcd0_0, 0;
    %wait E_0x1ed3740;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1efbe70;
T_3 ;
    %pushi/vec4 10, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1ed3ad0;
    %vpi_func 3 38 "$random" 32 {0 0 0};
    %assign/vec4 v0x1efc630_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1efc370;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1ed3ad0;
    %vpi_func 3 41 "$random" 32 {0 0 0};
    %assign/vec4 v0x1efc630_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 42 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1ecca30;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1efd8b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1efdcd0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1ecca30;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1efd8b0_0;
    %inv;
    %store/vec4 v0x1efd8b0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1ecca30;
T_6 ;
    %vpi_call/w 3 74 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 75 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1efc570_0, v0x1efde50_0, v0x1efd950_0, v0x1efdb40_0, v0x1efd9f0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1ecca30;
T_7 ;
    %load/vec4 v0x1efdc10_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1efdc10_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1efdc10_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 105 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 106 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1efdc10_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1efdc10_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 108 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 109 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1efdc10_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1efdc10_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 110 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1ecca30;
T_8 ;
    %wait E_0x1ed3ad0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1efdc10_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1efdc10_0, 4, 32;
    %load/vec4 v0x1efdd90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1efdc10_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 121 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1efdc10_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1efdc10_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1efdc10_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1efdb40_0;
    %load/vec4 v0x1efdb40_0;
    %load/vec4 v0x1efd9f0_0;
    %xor;
    %load/vec4 v0x1efdb40_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1efdc10_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 125 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1efdc10_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1efdc10_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1efdc10_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/vector2/vector2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can25_depth0/human/vector2/iter0/response17/top_module.sv";
