QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
Start time: 12:50:52 on Oct 28,2024
vcom -2008 -work internal/ModelSimContainer/work proj/src/MIPS_types.vhd internal/testpy/tb.vhd proj/src/MIPS_types.vhd proj/src/32-Bit/xor_32bit.vhd proj/src/32-Bit/bus_6digit.vhd proj/src/32-Bit/invg.vhd proj/src/32-Bit/or_32bit.vhd proj/src/32-Bit/andg2.vhd proj/src/32-Bit/org2.vhd proj/src/32-Bit/xorg2.vhd proj/src/32-Bit/nor_32bit.vhd proj/src/32-Bit/and_32bit.vhd proj/src/Barrel_Shifter/tb_shifter.vhd proj/src/Barrel_Shifter/shifter.vhd proj/src/TopLevel/MIPS_Processor.vhd proj/src/TopLevel/mem.vhd proj/src/Primitives/xorg2.vhd proj/src/Primitives/ripple_adder_N.vhd proj/src/Primitives/reg_N.vhd proj/src/Primitives/extend16t32.vhd proj/src/Primitives/invg.vhd proj/src/Primitives/mux2t1_df.vhd proj/src/Primitives/decoder_5t32.vhd proj/src/Primitives/regfile.vhd proj/src/Primitives/org2.vhd proj/src/Primitives/Adder.vhd proj/src/Primitives/add_sub_N.vhd proj/src/Primitives/onescomp_N.vhd proj/src/Primitives/full_adder.vhd proj/src/Primitives/mux2t1_N.vhd proj/src/Primitives/mux32t1_32.vhd proj/src/Primitives/andg2.vhd proj/src/Fetch Logic/tb_fetch_logic.vhd proj/src/Fetch Logic/andg2.vhd proj/src/Fetch Logic/mux2t1.vhd proj/src/Fetch Logic/org2.vhd proj/src/Fetch Logic/xorg2.vhd proj/src/Fetch Logic/shifter.vhd proj/src/Fetch Logic/fetch_logic.vhd proj/src/Fetch Logic/invg.vhd proj/src/Fetch Logic/mux2t1_N.vhd proj/src/ALU/tb_alu_with_control.vhd proj/src/ALU/tb_alu_control.vhd proj/src/ALU/ALUcontrol.vhd proj/src/ALU/replicator.vhd proj/src/ALU/tb_replicator.vhd proj/src/ALU/alu.vhd proj/src/ALU/tb_alu.vhd proj/src/Control Logic/tb_control.vhd proj/src/Control Logic/control.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling package MIPS_types
-- Compiling package body MIPS_types
-- Loading package MIPS_types
-- Loading package std_logic_textio
-- Loading package ENV
-- Compiling entity tb
-- Compiling architecture mixed of tb
** Warning: proj/src/MIPS_types.vhd(15): (vcom-1615) Existing package 'MIPS_types' at line 15 will be overwritten.
-- Compiling package MIPS_types
** Warning: proj/src/MIPS_types.vhd(33): (vcom-1615) Existing package body 'MIPS_types(body)' at line 33 will be overwritten.
-- Compiling package body MIPS_types
-- Loading package MIPS_types
-- Compiling entity xor_32bit
-- Compiling architecture dataflow of xor_32bit
-- Compiling package bus_6digit
-- Compiling entity invg
-- Compiling architecture dataflow of invg
-- Compiling entity or_32bit
-- Compiling architecture dataflow of or_32bit
-- Compiling entity andg2
-- Compiling architecture dataflow of andg2
-- Compiling entity org2
-- Compiling architecture dataflow of org2
-- Compiling entity xorg2
-- Compiling architecture dataflow of xorg2
-- Compiling entity nor_32bit
-- Compiling architecture dataflow of nor_32bit
-- Compiling entity and_32bit
-- Compiling architecture dataflow of and_32bit
-- Compiling entity tb_shifter
-- Compiling architecture behavior of tb_shifter
** Warning: proj/src/Barrel_Shifter/tb_shifter.vhd(50): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: proj/src/Barrel_Shifter/tb_shifter.vhd(55): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: proj/src/Barrel_Shifter/tb_shifter.vhd(60): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: proj/src/Barrel_Shifter/tb_shifter.vhd(65): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: proj/src/Barrel_Shifter/tb_shifter.vhd(71): (vcom-1207) An abstract literal and an identifier must have a separator between them.
-- Loading package NUMERIC_STD
-- Compiling entity shifter
-- Compiling architecture structural of shifter
-- Loading package MIPS_types
-- Compiling entity MIPS_Processor
-- Compiling architecture structure of MIPS_Processor
** Warning: proj/src/TopLevel/MIPS_Processor.vhd(286): (vcom-1624) Component instance MIPS_Processor(structure).control0 has a generic map clause and the component control has no generics.
Generic map will be ignored.
-- Compiling entity mem
-- Compiling architecture rtl of mem
** Warning: proj/src/Primitives/xorg2.vhd(23): (vcom-1615) Existing entity 'xorg2' at proj/src/32-Bit/xorg2.vhd(4) will be overwritten.
-- Compiling entity xorg2
** Warning: proj/src/Primitives/xorg2.vhd(31): (vcom-1615) Existing architecture 'xorg2(dataflow)' at proj/src/32-Bit/xorg2.vhd(12) will be overwritten.
-- Compiling architecture dataflow of xorg2
-- Compiling entity ripple_adder_N
-- Compiling architecture structure of ripple_adder_N
-- Compiling entity reg_N
-- Compiling architecture structural of reg_N
-- Compiling entity extend16t32
-- Compiling architecture dataflow of extend16t32
** Warning: proj/src/Primitives/invg.vhd(23): (vcom-1615) Existing entity 'invg' at proj/src/32-Bit/invg.vhd(4) will be overwritten.
-- Compiling entity invg
** Warning: proj/src/Primitives/invg.vhd(30): (vcom-1615) Existing architecture 'invg(dataflow)' at proj/src/32-Bit/invg.vhd(11) will be overwritten.
-- Compiling architecture dataflow of invg
-- Compiling entity mux2t1_df
-- Compiling architecture dataflow of mux2t1_df
-- Compiling entity decoder_5t32
-- Compiling architecture dataflow of decoder_5t32
-- Compiling entity regfile
-- Compiling architecture structural of regfile
** Warning: proj/src/Primitives/org2.vhd(23): (vcom-1615) Existing entity 'org2' at proj/src/32-Bit/org2.vhd(4) will be overwritten.
-- Compiling entity org2
** Warning: proj/src/Primitives/org2.vhd(31): (vcom-1615) Existing architecture 'org2(dataflow)' at proj/src/32-Bit/org2.vhd(13) will be overwritten.
-- Compiling architecture dataflow of org2
-- Compiling entity Adder
-- Compiling architecture behavior of Adder
-- Compiling entity add_sub_N
-- Compiling architecture structure of add_sub_N
-- Compiling entity onescomp_N
-- Compiling architecture structural of onescomp_N
-- Compiling entity full_adder
-- Compiling architecture structure of full_adder
-- Compiling entity mux2t1_N
-- Compiling architecture structural of mux2t1_N
-- Compiling entity mux32t1_32
-- Compiling architecture Regflow of mux32t1_32
** Warning: proj/src/Primitives/andg2.vhd(23): (vcom-1615) Existing entity 'andg2' at proj/src/32-Bit/andg2.vhd(4) will be overwritten.
-- Compiling entity andg2
** Warning: proj/src/Primitives/andg2.vhd(31): (vcom-1615) Existing architecture 'andg2(dataflow)' at proj/src/32-Bit/andg2.vhd(13) will be overwritten.
-- Compiling architecture dataflow of andg2
-- Compiling entity tb_fetch_logic
-- Compiling architecture behavior of tb_fetch_logic
** Warning: proj/src/Fetch Logic/andg2.vhd(23): (vcom-1615) Existing entity 'andg2' at proj/src/Primitives/andg2.vhd(23) will be overwritten.
-- Compiling entity andg2
** Warning: proj/src/Fetch Logic/andg2.vhd(31): (vcom-1615) Existing architecture 'andg2(dataflow)' at proj/src/Primitives/andg2.vhd(31) will be overwritten.
-- Compiling architecture dataflow of andg2
-- Compiling entity mux2t1
-- Compiling architecture structure of mux2t1
** Warning: proj/src/Fetch Logic/org2.vhd(23): (vcom-1615) Existing entity 'org2' at proj/src/Primitives/org2.vhd(23) will be overwritten.
-- Compiling entity org2
** Warning: proj/src/Fetch Logic/org2.vhd(31): (vcom-1615) Existing architecture 'org2(dataflow)' at proj/src/Primitives/org2.vhd(31) will be overwritten.
-- Compiling architecture dataflow of org2
** Warning: proj/src/Fetch Logic/xorg2.vhd(23): (vcom-1615) Existing entity 'xorg2' at proj/src/Primitives/xorg2.vhd(23) will be overwritten.
-- Compiling entity xorg2
** Warning: proj/src/Fetch Logic/xorg2.vhd(31): (vcom-1615) Existing architecture 'xorg2(dataflow)' at proj/src/Primitives/xorg2.vhd(31) will be overwritten.
-- Compiling architecture dataflow of xorg2
** Warning: proj/src/Fetch Logic/shifter.vhd(7): (vcom-1615) Existing entity 'shifter' at proj/src/Barrel_Shifter/shifter.vhd(7) will be overwritten.
-- Compiling entity shifter
-- Compiling architecture dataflow of shifter
-- Compiling entity fetch_logic
-- Compiling architecture structural of fetch_logic
** Warning: proj/src/Fetch Logic/invg.vhd(23): (vcom-1615) Existing entity 'invg' at proj/src/Primitives/invg.vhd(23) will be overwritten.
-- Compiling entity invg
** Warning: proj/src/Fetch Logic/invg.vhd(30): (vcom-1615) Existing architecture 'invg(dataflow)' at proj/src/Primitives/invg.vhd(30) will be overwritten.
-- Compiling architecture dataflow of invg
** Warning: proj/src/Fetch Logic/mux2t1_N.vhd(21): (vcom-1615) Existing entity 'mux2t1_N' at proj/src/Primitives/mux2t1_N.vhd(21) will be overwritten.
-- Compiling entity mux2t1_N
** Warning: proj/src/Fetch Logic/mux2t1_N.vhd(30): (vcom-1615) Existing architecture 'mux2t1_N(structural)' at proj/src/Primitives/mux2t1_N.vhd(30) will be overwritten.
-- Compiling architecture structural of mux2t1_N
-- Compiling entity tb_alu_with_control
-- Compiling architecture mixed of tb_alu_with_control
** Warning: proj/src/ALU/tb_alu_with_control.vhd(61): (vcom-1207) An abstract literal and an identifier must have a separator between them.
-- Compiling entity tb_alu_control
-- Compiling architecture mixed of tb_alu_control
** Error: proj/src/ALU/tb_alu_control.vhd(23): (vcom-1136) Unknown identifier "s_s_type".
** Error: proj/src/ALU/tb_alu_control.vhd(25): (vcom-1136) Unknown identifier "s_s_out".
** Warning: proj/src/ALU/tb_alu_control.vhd(34): (vcom-1090) Possible infinite loop: Process contains no WAIT statement.
** Note: proj/src/ALU/tb_alu_control.vhd(36): VHDL Compiler exiting
End time: 12:50:52 on Oct 28,2024, Elapsed time: 0:00:00
Errors: 2, Warnings: 29
