 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : crossbar_one_hot_seq
Version: Q-2019.12-SP2
Date   : Sat Apr 10 07:23:54 2021
****************************************

Operating Conditions: tt0p8v25c   Library: tcbn28hpcplusbwp30p140tt0p8v25c
Wire Load Model Mode: segmented

  Startpoint: i_cmd[286] (input port clocked by clk)
  Endpoint: o_data_bus_reg_reg_221_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  crossbar_one_hot_seq
                     ZeroWireload          tcbn28hpcplusbwp30p140tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.07       0.07 f
  i_cmd[286] (in)                                         0.00       0.07 f
  U17807/ZN (NR2D3BWP30P140)                              0.01       0.08 r
  U19179/ZN (CKND2D4BWP30P140)                            0.01       0.09 f
  U19178/ZN (NR2OPTIBD6BWP30P140)                         0.01       0.11 r
  U21419/ZN (INR2D8BWP30P140)                             0.03       0.13 r
  U21551/ZN (ND2OPTIBD8BWP30P140)                         0.01       0.15 f
  U14989/ZN (INVD12BWP30P140)                             0.01       0.16 r
  U14404/ZN (ND2OPTPAD4BWP30P140)                         0.01       0.17 f
  U22370/Z (BUFFD4BWP30P140)                              0.02       0.19 f
  U20295/ZN (NR3D0BWP30P140)                              0.02       0.21 r
  U15742/ZN (NR2OPTPAD1BWP30P140)                         0.01       0.22 f
  U15244/ZN (ND2OPTIBD1BWP30P140)                         0.01       0.23 r
  U16726/ZN (NR3D0P7BWP30P140)                            0.01       0.24 f
  U21572/ZN (ND3D2BWP30P140)                              0.01       0.25 r
  U22371/ZN (OAI31D2BWP30P140)                            0.01       0.26 f
  U28231/ZN (ND2D1BWP30P140)                              0.01       0.27 r
  o_data_bus_reg_reg_221_/D (DFQD2BWP30P140)              0.00       0.27 r
  data arrival time                                                  0.27

  clock clk (rise edge)                                   0.33       0.33
  clock network delay (ideal)                             0.00       0.33
  clock uncertainty                                      -0.15       0.18
  o_data_bus_reg_reg_221_/CP (DFQD2BWP30P140)             0.00       0.18 r
  library setup time                                     -0.02       0.16
  data required time                                                 0.16
  --------------------------------------------------------------------------
  data required time                                                 0.16
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.10


1
