{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1667785689976 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1667785689977 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2022  Intel Corporation. All rights reserved. " "Copyright (C) 2022  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1667785689977 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1667785689977 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1667785689977 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1667785689977 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1667785689977 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1667785689977 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1667785689977 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1667785689977 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1667785689977 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1667785689977 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1667785689977 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1667785689977 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1667785689977 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1667785689977 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov  6 19:48:09 2022 " "Processing started: Sun Nov  6 19:48:09 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1667785689977 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1667785689977 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing " "Command: quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1667785689977 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1667785690005 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1667785691127 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1667785691127 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1667785691155 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1667785691155 ""}
{ "Info" "ISTA_SDC_FOUND" "toolflow.sdc " "Reading SDC File: 'toolflow.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1667785695394 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1667785695931 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1667785695959 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1667785714010 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1667785714010 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -17.666 " "Worst-case setup slack is -17.666" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667785714015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667785714015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -17.666         -388428.211 iCLK  " "  -17.666         -388428.211 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667785714015 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1667785714015 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.401 " "Worst-case hold slack is 0.401" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667785714232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667785714232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 iCLK  " "    0.401               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667785714232 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1667785714232 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1667785714243 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1667785714252 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.739 " "Worst-case minimum pulse width slack is 9.739" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667785714283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667785714283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.739               0.000 iCLK  " "    9.739               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667785714283 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1667785714283 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -17.666 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -17.666" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785716108 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785716108 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785716108 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1667785716108 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -17.666 (VIOLATED) " "Path #1: Setup slack is -17.666 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785716109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : MIPS_pc:pcReg\|MIPS_pc_dffg:\\G_NBit_DFFG:2:ONESCOMPI\|s_Q " "From Node    : MIPS_pc:pcReg\|MIPS_pc_dffg:\\G_NBit_DFFG:2:ONESCOMPI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785716109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : MIPS_pc:pcReg\|MIPS_pc_dffg:\\G_NBit_DFFG:5:ONESCOMPI\|s_Q " "To Node      : MIPS_pc:pcReg\|MIPS_pc_dffg:\\G_NBit_DFFG:5:ONESCOMPI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785716109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785716109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785716109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785716109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785716109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785716109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785716109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785716109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785716109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.543      3.543  R        clock network delay " "     3.543      3.543  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785716109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.775      0.232     uTco  MIPS_pc:pcReg\|MIPS_pc_dffg:\\G_NBit_DFFG:2:ONESCOMPI\|s_Q " "     3.775      0.232     uTco  MIPS_pc:pcReg\|MIPS_pc_dffg:\\G_NBit_DFFG:2:ONESCOMPI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785716109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.775      0.000 FF  CELL  pcReg\|\\G_NBit_DFFG:2:ONESCOMPI\|s_Q\|q " "     3.775      0.000 FF  CELL  pcReg\|\\G_NBit_DFFG:2:ONESCOMPI\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785716109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.097      0.322 FF    IC  s_IMemAddr\[2\]~0\|datad " "     4.097      0.322 FF    IC  s_IMemAddr\[2\]~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785716109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.222      0.125 FF  CELL  s_IMemAddr\[2\]~0\|combout " "     4.222      0.125 FF  CELL  s_IMemAddr\[2\]~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785716109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.689      2.467 FF    IC  IMem\|ram~46017\|datab " "     6.689      2.467 FF    IC  IMem\|ram~46017\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785716109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.114      0.425 FF  CELL  IMem\|ram~46017\|combout " "     7.114      0.425 FF  CELL  IMem\|ram~46017\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785716109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.390      0.276 FF    IC  IMem\|ram~46018\|dataa " "     7.390      0.276 FF    IC  IMem\|ram~46018\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785716109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.814      0.424 FF  CELL  IMem\|ram~46018\|combout " "     7.814      0.424 FF  CELL  IMem\|ram~46018\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785716109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.766      0.952 FF    IC  IMem\|ram~46019\|datac " "     8.766      0.952 FF    IC  IMem\|ram~46019\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785716109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.047      0.281 FF  CELL  IMem\|ram~46019\|combout " "     9.047      0.281 FF  CELL  IMem\|ram~46019\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785716109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.702      1.655 FF    IC  IMem\|ram~46022\|datad " "    10.702      1.655 FF    IC  IMem\|ram~46022\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785716109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.827      0.125 FF  CELL  IMem\|ram~46022\|combout " "    10.827      0.125 FF  CELL  IMem\|ram~46022\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785716109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.105      0.278 FF    IC  IMem\|ram~46023\|dataa " "    11.105      0.278 FF    IC  IMem\|ram~46023\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785716109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.458      0.353 FF  CELL  IMem\|ram~46023\|combout " "    11.458      0.353 FF  CELL  IMem\|ram~46023\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785716109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.691      0.233 FF    IC  IMem\|ram~46066\|datac " "    11.691      0.233 FF    IC  IMem\|ram~46066\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785716109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.972      0.281 FF  CELL  IMem\|ram~46066\|combout " "    11.972      0.281 FF  CELL  IMem\|ram~46066\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785716109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.466      1.494 FF    IC  IMem\|ram~46109\|datac " "    13.466      1.494 FF    IC  IMem\|ram~46109\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785716109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.747      0.281 FF  CELL  IMem\|ram~46109\|combout " "    13.747      0.281 FF  CELL  IMem\|ram~46109\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785716109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.975      0.228 FF    IC  IMem\|ram~46280\|datad " "    13.975      0.228 FF    IC  IMem\|ram~46280\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785716109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.100      0.125 FF  CELL  IMem\|ram~46280\|combout " "    14.100      0.125 FF  CELL  IMem\|ram~46280\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785716109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.367      0.267 FF    IC  IMem\|ram~46451\|datab " "    14.367      0.267 FF    IC  IMem\|ram~46451\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785716109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.771      0.404 FF  CELL  IMem\|ram~46451\|combout " "    14.771      0.404 FF  CELL  IMem\|ram~46451\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785716109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.458      0.687 FF    IC  registers\|Read1\|Mux30~15\|datad " "    15.458      0.687 FF    IC  registers\|Read1\|Mux30~15\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785716109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.608      0.150 FR  CELL  registers\|Read1\|Mux30~15\|combout " "    15.608      0.150 FR  CELL  registers\|Read1\|Mux30~15\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785716109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.226      2.618 RR    IC  registers\|Read1\|Mux30~17\|datab " "    18.226      2.618 RR    IC  registers\|Read1\|Mux30~17\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785716109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.614      0.388 RR  CELL  registers\|Read1\|Mux30~17\|combout " "    18.614      0.388 RR  CELL  registers\|Read1\|Mux30~17\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785716109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.993      0.379 RR    IC  registers\|Read1\|Mux30~18\|datad " "    18.993      0.379 RR    IC  registers\|Read1\|Mux30~18\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785716109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.132      0.139 RF  CELL  registers\|Read1\|Mux30~18\|combout " "    19.132      0.139 RF  CELL  registers\|Read1\|Mux30~18\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785716109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.400      0.268 FF    IC  registers\|Read1\|Mux30~22\|datab " "    19.400      0.268 FF    IC  registers\|Read1\|Mux30~22\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785716109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.768      0.368 FF  CELL  registers\|Read1\|Mux30~22\|combout " "    19.768      0.368 FF  CELL  registers\|Read1\|Mux30~22\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785716109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.996      0.228 FF    IC  registers\|Read1\|Mux30~25\|datad " "    19.996      0.228 FF    IC  registers\|Read1\|Mux30~25\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785716109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.146      0.150 FR  CELL  registers\|Read1\|Mux30~25\|combout " "    20.146      0.150 FR  CELL  registers\|Read1\|Mux30~25\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785716109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.485      1.339 RR    IC  mainALU\|addsub\|\\G_fullAdder:1:fullAdderlist\|or1\|o_F~1\|datab " "    21.485      1.339 RR    IC  mainALU\|addsub\|\\G_fullAdder:1:fullAdderlist\|or1\|o_F~1\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785716109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.887      0.402 RR  CELL  mainALU\|addsub\|\\G_fullAdder:1:fullAdderlist\|or1\|o_F~1\|combout " "    21.887      0.402 RR  CELL  mainALU\|addsub\|\\G_fullAdder:1:fullAdderlist\|or1\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785716109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.114      0.227 RR    IC  mainALU\|addsub\|\\G_fullAdder:2:fullAdderlist\|or1\|o_F~0\|datad " "    22.114      0.227 RR    IC  mainALU\|addsub\|\\G_fullAdder:2:fullAdderlist\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785716109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.269      0.155 RR  CELL  mainALU\|addsub\|\\G_fullAdder:2:fullAdderlist\|or1\|o_F~0\|combout " "    22.269      0.155 RR  CELL  mainALU\|addsub\|\\G_fullAdder:2:fullAdderlist\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785716109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.496      0.227 RR    IC  mainALU\|addsub\|\\G_fullAdder:3:fullAdderlist\|or1\|o_F~0\|datad " "    22.496      0.227 RR    IC  mainALU\|addsub\|\\G_fullAdder:3:fullAdderlist\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785716109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.651      0.155 RR  CELL  mainALU\|addsub\|\\G_fullAdder:3:fullAdderlist\|or1\|o_F~0\|combout " "    22.651      0.155 RR  CELL  mainALU\|addsub\|\\G_fullAdder:3:fullAdderlist\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785716109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.875      0.224 RR    IC  mainALU\|addsub\|\\G_fullAdder:4:fullAdderlist\|or1\|o_F~0\|datac " "    22.875      0.224 RR    IC  mainALU\|addsub\|\\G_fullAdder:4:fullAdderlist\|or1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785716109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.162      0.287 RR  CELL  mainALU\|addsub\|\\G_fullAdder:4:fullAdderlist\|or1\|o_F~0\|combout " "    23.162      0.287 RR  CELL  mainALU\|addsub\|\\G_fullAdder:4:fullAdderlist\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785716109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.390      0.228 RR    IC  mainALU\|addsub\|\\G_fullAdder:5:fullAdderlist\|or1\|o_F~0\|datad " "    23.390      0.228 RR    IC  mainALU\|addsub\|\\G_fullAdder:5:fullAdderlist\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785716109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.545      0.155 RR  CELL  mainALU\|addsub\|\\G_fullAdder:5:fullAdderlist\|or1\|o_F~0\|combout " "    23.545      0.155 RR  CELL  mainALU\|addsub\|\\G_fullAdder:5:fullAdderlist\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785716109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.770      0.225 RR    IC  mainALU\|addsub\|\\G_fullAdder:6:fullAdderlist\|or1\|o_F~0\|datad " "    23.770      0.225 RR    IC  mainALU\|addsub\|\\G_fullAdder:6:fullAdderlist\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785716109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.925      0.155 RR  CELL  mainALU\|addsub\|\\G_fullAdder:6:fullAdderlist\|or1\|o_F~0\|combout " "    23.925      0.155 RR  CELL  mainALU\|addsub\|\\G_fullAdder:6:fullAdderlist\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785716109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.137      0.212 RR    IC  mainALU\|addsub\|\\G_fullAdder:7:fullAdderlist\|or1\|o_F~0\|datad " "    24.137      0.212 RR    IC  mainALU\|addsub\|\\G_fullAdder:7:fullAdderlist\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785716109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.292      0.155 RR  CELL  mainALU\|addsub\|\\G_fullAdder:7:fullAdderlist\|or1\|o_F~0\|combout " "    24.292      0.155 RR  CELL  mainALU\|addsub\|\\G_fullAdder:7:fullAdderlist\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785716109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.519      0.227 RR    IC  mainALU\|addsub\|\\G_fullAdder:8:fullAdderlist\|or1\|o_F~0\|datad " "    24.519      0.227 RR    IC  mainALU\|addsub\|\\G_fullAdder:8:fullAdderlist\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785716109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.674      0.155 RR  CELL  mainALU\|addsub\|\\G_fullAdder:8:fullAdderlist\|or1\|o_F~0\|combout " "    24.674      0.155 RR  CELL  mainALU\|addsub\|\\G_fullAdder:8:fullAdderlist\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785716109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.627      0.953 RR    IC  mainALU\|addsub\|\\G_fullAdder:9:fullAdderlist\|or1\|o_F~0\|datad " "    25.627      0.953 RR    IC  mainALU\|addsub\|\\G_fullAdder:9:fullAdderlist\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785716109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.782      0.155 RR  CELL  mainALU\|addsub\|\\G_fullAdder:9:fullAdderlist\|or1\|o_F~0\|combout " "    25.782      0.155 RR  CELL  mainALU\|addsub\|\\G_fullAdder:9:fullAdderlist\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785716109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.011      0.229 RR    IC  mainALU\|addsub\|\\G_fullAdder:10:fullAdderlist\|or1\|o_F~0\|datad " "    26.011      0.229 RR    IC  mainALU\|addsub\|\\G_fullAdder:10:fullAdderlist\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785716109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.166      0.155 RR  CELL  mainALU\|addsub\|\\G_fullAdder:10:fullAdderlist\|or1\|o_F~0\|combout " "    26.166      0.155 RR  CELL  mainALU\|addsub\|\\G_fullAdder:10:fullAdderlist\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785716109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.393      0.227 RR    IC  mainALU\|addsub\|\\G_fullAdder:11:fullAdderlist\|or1\|o_F~0\|datad " "    26.393      0.227 RR    IC  mainALU\|addsub\|\\G_fullAdder:11:fullAdderlist\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785716109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.548      0.155 RR  CELL  mainALU\|addsub\|\\G_fullAdder:11:fullAdderlist\|or1\|o_F~0\|combout " "    26.548      0.155 RR  CELL  mainALU\|addsub\|\\G_fullAdder:11:fullAdderlist\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785716109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.775      0.227 RR    IC  mainALU\|addsub\|\\G_fullAdder:12:fullAdderlist\|or1\|o_F~0\|datad " "    26.775      0.227 RR    IC  mainALU\|addsub\|\\G_fullAdder:12:fullAdderlist\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785716109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.930      0.155 RR  CELL  mainALU\|addsub\|\\G_fullAdder:12:fullAdderlist\|or1\|o_F~0\|combout " "    26.930      0.155 RR  CELL  mainALU\|addsub\|\\G_fullAdder:12:fullAdderlist\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785716109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.157      0.227 RR    IC  mainALU\|addsub\|\\G_fullAdder:13:fullAdderlist\|or1\|o_F~0\|datad " "    27.157      0.227 RR    IC  mainALU\|addsub\|\\G_fullAdder:13:fullAdderlist\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785716109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.312      0.155 RR  CELL  mainALU\|addsub\|\\G_fullAdder:13:fullAdderlist\|or1\|o_F~0\|combout " "    27.312      0.155 RR  CELL  mainALU\|addsub\|\\G_fullAdder:13:fullAdderlist\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785716109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.539      0.227 RR    IC  mainALU\|addsub\|\\G_fullAdder:14:fullAdderlist\|or1\|o_F~0\|datad " "    27.539      0.227 RR    IC  mainALU\|addsub\|\\G_fullAdder:14:fullAdderlist\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785716109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.694      0.155 RR  CELL  mainALU\|addsub\|\\G_fullAdder:14:fullAdderlist\|or1\|o_F~0\|combout " "    27.694      0.155 RR  CELL  mainALU\|addsub\|\\G_fullAdder:14:fullAdderlist\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785716109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.921      0.227 RR    IC  mainALU\|addsub\|\\G_fullAdder:15:fullAdderlist\|or1\|o_F~0\|datad " "    27.921      0.227 RR    IC  mainALU\|addsub\|\\G_fullAdder:15:fullAdderlist\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785716109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.076      0.155 RR  CELL  mainALU\|addsub\|\\G_fullAdder:15:fullAdderlist\|or1\|o_F~0\|combout " "    28.076      0.155 RR  CELL  mainALU\|addsub\|\\G_fullAdder:15:fullAdderlist\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785716109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.304      0.228 RR    IC  mainALU\|addsub\|\\G_fullAdder:16:fullAdderlist\|or1\|o_F~0\|datad " "    28.304      0.228 RR    IC  mainALU\|addsub\|\\G_fullAdder:16:fullAdderlist\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785716109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.459      0.155 RR  CELL  mainALU\|addsub\|\\G_fullAdder:16:fullAdderlist\|or1\|o_F~0\|combout " "    28.459      0.155 RR  CELL  mainALU\|addsub\|\\G_fullAdder:16:fullAdderlist\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785716109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.682      0.223 RR    IC  mainALU\|addsub\|\\G_fullAdder:17:fullAdderlist\|or1\|o_F~0\|datac " "    28.682      0.223 RR    IC  mainALU\|addsub\|\\G_fullAdder:17:fullAdderlist\|or1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785716109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.969      0.287 RR  CELL  mainALU\|addsub\|\\G_fullAdder:17:fullAdderlist\|or1\|o_F~0\|combout " "    28.969      0.287 RR  CELL  mainALU\|addsub\|\\G_fullAdder:17:fullAdderlist\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785716109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    29.182      0.213 RR    IC  mainALU\|addsub\|\\G_fullAdder:18:fullAdderlist\|or1\|o_F~0\|datad " "    29.182      0.213 RR    IC  mainALU\|addsub\|\\G_fullAdder:18:fullAdderlist\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785716109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    29.337      0.155 RR  CELL  mainALU\|addsub\|\\G_fullAdder:18:fullAdderlist\|or1\|o_F~0\|combout " "    29.337      0.155 RR  CELL  mainALU\|addsub\|\\G_fullAdder:18:fullAdderlist\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785716109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    29.548      0.211 RR    IC  mainALU\|addsub\|\\G_fullAdder:19:fullAdderlist\|or1\|o_F~0\|datad " "    29.548      0.211 RR    IC  mainALU\|addsub\|\\G_fullAdder:19:fullAdderlist\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785716109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    29.703      0.155 RR  CELL  mainALU\|addsub\|\\G_fullAdder:19:fullAdderlist\|or1\|o_F~0\|combout " "    29.703      0.155 RR  CELL  mainALU\|addsub\|\\G_fullAdder:19:fullAdderlist\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785716109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.338      0.635 RR    IC  mainALU\|addsub\|\\G_fullAdder:20:fullAdderlist\|or1\|o_F~0\|datad " "    30.338      0.635 RR    IC  mainALU\|addsub\|\\G_fullAdder:20:fullAdderlist\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785716109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.493      0.155 RR  CELL  mainALU\|addsub\|\\G_fullAdder:20:fullAdderlist\|or1\|o_F~0\|combout " "    30.493      0.155 RR  CELL  mainALU\|addsub\|\\G_fullAdder:20:fullAdderlist\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785716109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.705      0.212 RR    IC  mainALU\|addsub\|\\G_fullAdder:21:fullAdderlist\|or1\|o_F~0\|datad " "    30.705      0.212 RR    IC  mainALU\|addsub\|\\G_fullAdder:21:fullAdderlist\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785716109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.860      0.155 RR  CELL  mainALU\|addsub\|\\G_fullAdder:21:fullAdderlist\|or1\|o_F~0\|combout " "    30.860      0.155 RR  CELL  mainALU\|addsub\|\\G_fullAdder:21:fullAdderlist\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785716109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    31.072      0.212 RR    IC  mainALU\|addsub\|\\G_fullAdder:22:fullAdderlist\|or1\|o_F~0\|datad " "    31.072      0.212 RR    IC  mainALU\|addsub\|\\G_fullAdder:22:fullAdderlist\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785716109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    31.227      0.155 RR  CELL  mainALU\|addsub\|\\G_fullAdder:22:fullAdderlist\|or1\|o_F~0\|combout " "    31.227      0.155 RR  CELL  mainALU\|addsub\|\\G_fullAdder:22:fullAdderlist\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785716109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    31.638      0.411 RR    IC  mainALU\|addsub\|\\G_fullAdder:23:fullAdderlist\|or1\|o_F~0\|datad " "    31.638      0.411 RR    IC  mainALU\|addsub\|\\G_fullAdder:23:fullAdderlist\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785716109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    31.793      0.155 RR  CELL  mainALU\|addsub\|\\G_fullAdder:23:fullAdderlist\|or1\|o_F~0\|combout " "    31.793      0.155 RR  CELL  mainALU\|addsub\|\\G_fullAdder:23:fullAdderlist\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785716109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    32.003      0.210 RR    IC  mainALU\|addsub\|\\G_fullAdder:24:fullAdderlist\|or1\|o_F~0\|datad " "    32.003      0.210 RR    IC  mainALU\|addsub\|\\G_fullAdder:24:fullAdderlist\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785716109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    32.158      0.155 RR  CELL  mainALU\|addsub\|\\G_fullAdder:24:fullAdderlist\|or1\|o_F~0\|combout " "    32.158      0.155 RR  CELL  mainALU\|addsub\|\\G_fullAdder:24:fullAdderlist\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785716109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    32.370      0.212 RR    IC  mainALU\|addsub\|\\G_fullAdder:25:fullAdderlist\|or1\|o_F~0\|datad " "    32.370      0.212 RR    IC  mainALU\|addsub\|\\G_fullAdder:25:fullAdderlist\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785716109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    32.525      0.155 RR  CELL  mainALU\|addsub\|\\G_fullAdder:25:fullAdderlist\|or1\|o_F~0\|combout " "    32.525      0.155 RR  CELL  mainALU\|addsub\|\\G_fullAdder:25:fullAdderlist\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785716109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    32.738      0.213 RR    IC  mainALU\|addsub\|\\G_fullAdder:26:fullAdderlist\|or1\|o_F~0\|datad " "    32.738      0.213 RR    IC  mainALU\|addsub\|\\G_fullAdder:26:fullAdderlist\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785716109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    32.893      0.155 RR  CELL  mainALU\|addsub\|\\G_fullAdder:26:fullAdderlist\|or1\|o_F~0\|combout " "    32.893      0.155 RR  CELL  mainALU\|addsub\|\\G_fullAdder:26:fullAdderlist\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785716109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    33.105      0.212 RR    IC  mainALU\|addsub\|\\G_fullAdder:27:fullAdderlist\|or1\|o_F~0\|datad " "    33.105      0.212 RR    IC  mainALU\|addsub\|\\G_fullAdder:27:fullAdderlist\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785716109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    33.260      0.155 RR  CELL  mainALU\|addsub\|\\G_fullAdder:27:fullAdderlist\|or1\|o_F~0\|combout " "    33.260      0.155 RR  CELL  mainALU\|addsub\|\\G_fullAdder:27:fullAdderlist\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785716109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    33.487      0.227 RR    IC  mainALU\|addsub\|\\G_fullAdder:28:fullAdderlist\|or1\|o_F~0\|datad " "    33.487      0.227 RR    IC  mainALU\|addsub\|\\G_fullAdder:28:fullAdderlist\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785716109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    33.642      0.155 RR  CELL  mainALU\|addsub\|\\G_fullAdder:28:fullAdderlist\|or1\|o_F~0\|combout " "    33.642      0.155 RR  CELL  mainALU\|addsub\|\\G_fullAdder:28:fullAdderlist\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785716109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.423      0.781 RR    IC  mainALU\|addsub\|\\G_fullAdder:29:fullAdderlist\|or1\|o_F~0\|datad " "    34.423      0.781 RR    IC  mainALU\|addsub\|\\G_fullAdder:29:fullAdderlist\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785716109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.578      0.155 RR  CELL  mainALU\|addsub\|\\G_fullAdder:29:fullAdderlist\|or1\|o_F~0\|combout " "    34.578      0.155 RR  CELL  mainALU\|addsub\|\\G_fullAdder:29:fullAdderlist\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785716109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.790      0.212 RR    IC  mainALU\|addsub\|\\G_fullAdder:30:fullAdderlist\|or1\|o_F~0\|datad " "    34.790      0.212 RR    IC  mainALU\|addsub\|\\G_fullAdder:30:fullAdderlist\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785716109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.945      0.155 RR  CELL  mainALU\|addsub\|\\G_fullAdder:30:fullAdderlist\|or1\|o_F~0\|combout " "    34.945      0.155 RR  CELL  mainALU\|addsub\|\\G_fullAdder:30:fullAdderlist\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785716109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    35.157      0.212 RR    IC  mainALU\|s_out\[0\]~211\|datad " "    35.157      0.212 RR    IC  mainALU\|s_out\[0\]~211\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785716109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    35.312      0.155 RR  CELL  mainALU\|s_out\[0\]~211\|combout " "    35.312      0.155 RR  CELL  mainALU\|s_out\[0\]~211\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785716109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    35.517      0.205 RR    IC  mainALU\|s_out\[0\]~16\|datad " "    35.517      0.205 RR    IC  mainALU\|s_out\[0\]~16\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785716109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    35.672      0.155 RR  CELL  mainALU\|s_out\[0\]~16\|combout " "    35.672      0.155 RR  CELL  mainALU\|s_out\[0\]~16\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785716109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    36.640      0.968 RR    IC  mainALU\|beq_bne_block\|ouput_or\|o_F~14\|datac " "    36.640      0.968 RR    IC  mainALU\|beq_bne_block\|ouput_or\|o_F~14\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785716109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    36.927      0.287 RR  CELL  mainALU\|beq_bne_block\|ouput_or\|o_F~14\|combout " "    36.927      0.287 RR  CELL  mainALU\|beq_bne_block\|ouput_or\|o_F~14\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785716109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.133      0.206 RR    IC  comb~4\|datad " "    37.133      0.206 RR    IC  comb~4\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785716109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.272      0.139 RF  CELL  comb~4\|combout " "    37.272      0.139 RF  CELL  comb~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785716109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    38.002      0.730 FF    IC  pcReg\|\\G_NBit_DFFG:8:ONESCOMPI\|s_Q~0\|datad " "    38.002      0.730 FF    IC  pcReg\|\\G_NBit_DFFG:8:ONESCOMPI\|s_Q~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785716109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    38.127      0.125 FF  CELL  pcReg\|\\G_NBit_DFFG:8:ONESCOMPI\|s_Q~0\|combout " "    38.127      0.125 FF  CELL  pcReg\|\\G_NBit_DFFG:8:ONESCOMPI\|s_Q~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785716109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.511      2.384 FF    IC  Jump\|\\G_NBit_MUX:5:MUXI\|x4\|o_F~0\|datad " "    40.511      2.384 FF    IC  Jump\|\\G_NBit_MUX:5:MUXI\|x4\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785716109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.661      0.150 FR  CELL  Jump\|\\G_NBit_MUX:5:MUXI\|x4\|o_F~0\|combout " "    40.661      0.150 FR  CELL  Jump\|\\G_NBit_MUX:5:MUXI\|x4\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785716109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.865      0.204 RR    IC  Jump\|\\G_NBit_MUX:5:MUXI\|x4\|o_F~1\|datad " "    40.865      0.204 RR    IC  Jump\|\\G_NBit_MUX:5:MUXI\|x4\|o_F~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785716109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    41.004      0.139 RF  CELL  Jump\|\\G_NBit_MUX:5:MUXI\|x4\|o_F~1\|combout " "    41.004      0.139 RF  CELL  Jump\|\\G_NBit_MUX:5:MUXI\|x4\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785716109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    41.004      0.000 FF    IC  pcReg\|\\G_NBit_DFFG:5:ONESCOMPI\|s_Q\|d " "    41.004      0.000 FF    IC  pcReg\|\\G_NBit_DFFG:5:ONESCOMPI\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785716109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    41.108      0.104 FF  CELL  MIPS_pc:pcReg\|MIPS_pc_dffg:\\G_NBit_DFFG:5:ONESCOMPI\|s_Q " "    41.108      0.104 FF  CELL  MIPS_pc:pcReg\|MIPS_pc_dffg:\\G_NBit_DFFG:5:ONESCOMPI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785716109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785716109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785716109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785716109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785716109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785716109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785716109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.412      3.412  R        clock network delay " "    23.412      3.412  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785716109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.444      0.032           clock pessimism removed " "    23.444      0.032           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785716109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.424     -0.020           clock uncertainty " "    23.424     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785716109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.442      0.018     uTsu  MIPS_pc:pcReg\|MIPS_pc_dffg:\\G_NBit_DFFG:5:ONESCOMPI\|s_Q " "    23.442      0.018     uTsu  MIPS_pc:pcReg\|MIPS_pc_dffg:\\G_NBit_DFFG:5:ONESCOMPI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785716109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785716109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    41.108 " "Data Arrival Time  :    41.108" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785716109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.442 " "Data Required Time :    23.442" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785716109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :   -17.666 (VIOLATED) " "Slack              :   -17.666 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785716109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785716109 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785716109 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1667785716109 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.401 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.401" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785716369 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785716369 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785716369 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1667785716369 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.401  " "Path #1: Hold slack is 0.401 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785716370 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : MIPS_pc:pcReg\|MIPS_pc_dffg:\\G_NBit_DFFG:1:ONESCOMPI\|s_Q " "From Node    : MIPS_pc:pcReg\|MIPS_pc_dffg:\\G_NBit_DFFG:1:ONESCOMPI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785716370 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : MIPS_pc:pcReg\|MIPS_pc_dffg:\\G_NBit_DFFG:1:ONESCOMPI\|s_Q " "To Node      : MIPS_pc:pcReg\|MIPS_pc_dffg:\\G_NBit_DFFG:1:ONESCOMPI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785716370 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785716370 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785716370 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785716370 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785716370 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785716370 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785716370 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785716370 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785716370 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.009      3.009  R        clock network delay " "     3.009      3.009  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785716370 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.241      0.232     uTco  MIPS_pc:pcReg\|MIPS_pc_dffg:\\G_NBit_DFFG:1:ONESCOMPI\|s_Q " "     3.241      0.232     uTco  MIPS_pc:pcReg\|MIPS_pc_dffg:\\G_NBit_DFFG:1:ONESCOMPI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785716370 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.241      0.000 FF  CELL  pcReg\|\\G_NBit_DFFG:1:ONESCOMPI\|s_Q\|q " "     3.241      0.000 FF  CELL  pcReg\|\\G_NBit_DFFG:1:ONESCOMPI\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785716370 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.241      0.000 FF    IC  pcReg\|\\G_NBit_DFFG:1:ONESCOMPI\|s_Q~0\|datac " "     3.241      0.000 FF    IC  pcReg\|\\G_NBit_DFFG:1:ONESCOMPI\|s_Q~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785716370 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.602      0.361 FF  CELL  pcReg\|\\G_NBit_DFFG:1:ONESCOMPI\|s_Q~0\|combout " "     3.602      0.361 FF  CELL  pcReg\|\\G_NBit_DFFG:1:ONESCOMPI\|s_Q~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785716370 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.602      0.000 FF    IC  pcReg\|\\G_NBit_DFFG:1:ONESCOMPI\|s_Q\|d " "     3.602      0.000 FF    IC  pcReg\|\\G_NBit_DFFG:1:ONESCOMPI\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785716370 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.678      0.076 FF  CELL  MIPS_pc:pcReg\|MIPS_pc_dffg:\\G_NBit_DFFG:1:ONESCOMPI\|s_Q " "     3.678      0.076 FF  CELL  MIPS_pc:pcReg\|MIPS_pc_dffg:\\G_NBit_DFFG:1:ONESCOMPI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785716370 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785716370 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785716370 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785716370 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785716370 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785716370 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785716370 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.123      3.123  R        clock network delay " "     3.123      3.123  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785716370 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.091     -0.032           clock pessimism removed " "     3.091     -0.032           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785716370 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.091      0.000           clock uncertainty " "     3.091      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785716370 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.277      0.186      uTh  MIPS_pc:pcReg\|MIPS_pc_dffg:\\G_NBit_DFFG:1:ONESCOMPI\|s_Q " "     3.277      0.186      uTh  MIPS_pc:pcReg\|MIPS_pc_dffg:\\G_NBit_DFFG:1:ONESCOMPI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785716370 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785716370 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.678 " "Data Arrival Time  :     3.678" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785716370 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.277 " "Data Required Time :     3.277" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785716370 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.401  " "Slack              :     0.401 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785716370 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785716370 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785716370 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1667785716370 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1667785716370 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1667785716454 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1667785720019 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1667785722467 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1667785722467 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -14.843 " "Worst-case setup slack is -14.843" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667785722472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667785722472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.843         -307080.218 iCLK  " "  -14.843         -307080.218 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667785722472 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1667785722472 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.352 " "Worst-case hold slack is 0.352" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667785722687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667785722687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.352               0.000 iCLK  " "    0.352               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667785722687 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1667785722687 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1667785722692 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1667785722697 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.766 " "Worst-case minimum pulse width slack is 9.766" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667785722728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667785722728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.766               0.000 iCLK  " "    9.766               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667785722728 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1667785722728 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -14.843 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -14.843" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785724546 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785724546 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785724546 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1667785724546 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -14.843 (VIOLATED) " "Path #1: Setup slack is -14.843 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785724547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : MIPS_pc:pcReg\|MIPS_pc_dffg:\\G_NBit_DFFG:2:ONESCOMPI\|s_Q " "From Node    : MIPS_pc:pcReg\|MIPS_pc_dffg:\\G_NBit_DFFG:2:ONESCOMPI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785724547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : MIPS_pc:pcReg\|MIPS_pc_dffg:\\G_NBit_DFFG:5:ONESCOMPI\|s_Q " "To Node      : MIPS_pc:pcReg\|MIPS_pc_dffg:\\G_NBit_DFFG:5:ONESCOMPI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785724547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785724547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785724547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785724547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785724547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785724547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785724547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785724547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785724547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.220      3.220  R        clock network delay " "     3.220      3.220  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785724547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.433      0.213     uTco  MIPS_pc:pcReg\|MIPS_pc_dffg:\\G_NBit_DFFG:2:ONESCOMPI\|s_Q " "     3.433      0.213     uTco  MIPS_pc:pcReg\|MIPS_pc_dffg:\\G_NBit_DFFG:2:ONESCOMPI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785724547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.433      0.000 RR  CELL  pcReg\|\\G_NBit_DFFG:2:ONESCOMPI\|s_Q\|q " "     3.433      0.000 RR  CELL  pcReg\|\\G_NBit_DFFG:2:ONESCOMPI\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785724547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.663      0.230 RR    IC  s_IMemAddr\[2\]~0\|datad " "     3.663      0.230 RR    IC  s_IMemAddr\[2\]~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785724547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.807      0.144 RR  CELL  s_IMemAddr\[2\]~0\|combout " "     3.807      0.144 RR  CELL  s_IMemAddr\[2\]~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785724547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.146      2.339 RR    IC  IMem\|ram~46017\|datab " "     6.146      2.339 RR    IC  IMem\|ram~46017\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785724547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.510      0.364 RR  CELL  IMem\|ram~46017\|combout " "     6.510      0.364 RR  CELL  IMem\|ram~46017\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785724547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.728      0.218 RR    IC  IMem\|ram~46018\|dataa " "     6.728      0.218 RR    IC  IMem\|ram~46018\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785724547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.108      0.380 RR  CELL  IMem\|ram~46018\|combout " "     7.108      0.380 RR  CELL  IMem\|ram~46018\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785724547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.015      0.907 RR    IC  IMem\|ram~46019\|datac " "     8.015      0.907 RR    IC  IMem\|ram~46019\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785724547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.280      0.265 RR  CELL  IMem\|ram~46019\|combout " "     8.280      0.265 RR  CELL  IMem\|ram~46019\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785724547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.819      1.539 RR    IC  IMem\|ram~46022\|datad " "     9.819      1.539 RR    IC  IMem\|ram~46022\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785724547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.963      0.144 RR  CELL  IMem\|ram~46022\|combout " "     9.963      0.144 RR  CELL  IMem\|ram~46022\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785724547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.183      0.220 RR    IC  IMem\|ram~46023\|dataa " "    10.183      0.220 RR    IC  IMem\|ram~46023\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785724547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.511      0.328 RR  CELL  IMem\|ram~46023\|combout " "    10.511      0.328 RR  CELL  IMem\|ram~46023\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785724547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.696      0.185 RR    IC  IMem\|ram~46066\|datac " "    10.696      0.185 RR    IC  IMem\|ram~46066\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785724547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.961      0.265 RR  CELL  IMem\|ram~46066\|combout " "    10.961      0.265 RR  CELL  IMem\|ram~46066\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785724547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.334      1.373 RR    IC  IMem\|ram~46109\|datac " "    12.334      1.373 RR    IC  IMem\|ram~46109\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785724547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.599      0.265 RR  CELL  IMem\|ram~46109\|combout " "    12.599      0.265 RR  CELL  IMem\|ram~46109\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785724547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.788      0.189 RR    IC  IMem\|ram~46280\|datad " "    12.788      0.189 RR    IC  IMem\|ram~46280\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785724547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.932      0.144 RR  CELL  IMem\|ram~46280\|combout " "    12.932      0.144 RR  CELL  IMem\|ram~46280\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785724547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.147      0.215 RR    IC  IMem\|ram~46451\|datab " "    13.147      0.215 RR    IC  IMem\|ram~46451\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785724547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.528      0.381 RR  CELL  IMem\|ram~46451\|combout " "    13.528      0.381 RR  CELL  IMem\|ram~46451\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785724547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.171      0.643 RR    IC  registers\|Read1\|Mux30~15\|datad " "    14.171      0.643 RR    IC  registers\|Read1\|Mux30~15\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785724547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.315      0.144 RR  CELL  registers\|Read1\|Mux30~15\|combout " "    14.315      0.144 RR  CELL  registers\|Read1\|Mux30~15\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785724547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.759      2.444 RR    IC  registers\|Read1\|Mux30~17\|datab " "    16.759      2.444 RR    IC  registers\|Read1\|Mux30~17\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785724547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.110      0.351 RR  CELL  registers\|Read1\|Mux30~17\|combout " "    17.110      0.351 RR  CELL  registers\|Read1\|Mux30~17\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785724547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.470      0.360 RR    IC  registers\|Read1\|Mux30~18\|datad " "    17.470      0.360 RR    IC  registers\|Read1\|Mux30~18\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785724547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.614      0.144 RR  CELL  registers\|Read1\|Mux30~18\|combout " "    17.614      0.144 RR  CELL  registers\|Read1\|Mux30~18\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785724547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.830      0.216 RR    IC  registers\|Read1\|Mux30~22\|datab " "    17.830      0.216 RR    IC  registers\|Read1\|Mux30~22\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785724547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.199      0.369 RR  CELL  registers\|Read1\|Mux30~22\|combout " "    18.199      0.369 RR  CELL  registers\|Read1\|Mux30~22\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785724547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.387      0.188 RR    IC  registers\|Read1\|Mux30~25\|datad " "    18.387      0.188 RR    IC  registers\|Read1\|Mux30~25\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785724547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.531      0.144 RR  CELL  registers\|Read1\|Mux30~25\|combout " "    18.531      0.144 RR  CELL  registers\|Read1\|Mux30~25\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785724547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.790      1.259 RR    IC  mainALU\|addsub\|\\G_fullAdder:1:fullAdderlist\|or1\|o_F~1\|datab " "    19.790      1.259 RR    IC  mainALU\|addsub\|\\G_fullAdder:1:fullAdderlist\|or1\|o_F~1\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785724547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.159      0.369 RR  CELL  mainALU\|addsub\|\\G_fullAdder:1:fullAdderlist\|or1\|o_F~1\|combout " "    20.159      0.369 RR  CELL  mainALU\|addsub\|\\G_fullAdder:1:fullAdderlist\|or1\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785724547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.368      0.209 RR    IC  mainALU\|addsub\|\\G_fullAdder:2:fullAdderlist\|or1\|o_F~0\|datad " "    20.368      0.209 RR    IC  mainALU\|addsub\|\\G_fullAdder:2:fullAdderlist\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785724547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.512      0.144 RR  CELL  mainALU\|addsub\|\\G_fullAdder:2:fullAdderlist\|or1\|o_F~0\|combout " "    20.512      0.144 RR  CELL  mainALU\|addsub\|\\G_fullAdder:2:fullAdderlist\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785724547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.722      0.210 RR    IC  mainALU\|addsub\|\\G_fullAdder:3:fullAdderlist\|or1\|o_F~0\|datad " "    20.722      0.210 RR    IC  mainALU\|addsub\|\\G_fullAdder:3:fullAdderlist\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785724547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.866      0.144 RR  CELL  mainALU\|addsub\|\\G_fullAdder:3:fullAdderlist\|or1\|o_F~0\|combout " "    20.866      0.144 RR  CELL  mainALU\|addsub\|\\G_fullAdder:3:fullAdderlist\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785724547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.071      0.205 RR    IC  mainALU\|addsub\|\\G_fullAdder:4:fullAdderlist\|or1\|o_F~0\|datac " "    21.071      0.205 RR    IC  mainALU\|addsub\|\\G_fullAdder:4:fullAdderlist\|or1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785724547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.336      0.265 RR  CELL  mainALU\|addsub\|\\G_fullAdder:4:fullAdderlist\|or1\|o_F~0\|combout " "    21.336      0.265 RR  CELL  mainALU\|addsub\|\\G_fullAdder:4:fullAdderlist\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785724547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.547      0.211 RR    IC  mainALU\|addsub\|\\G_fullAdder:5:fullAdderlist\|or1\|o_F~0\|datad " "    21.547      0.211 RR    IC  mainALU\|addsub\|\\G_fullAdder:5:fullAdderlist\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785724547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.691      0.144 RR  CELL  mainALU\|addsub\|\\G_fullAdder:5:fullAdderlist\|or1\|o_F~0\|combout " "    21.691      0.144 RR  CELL  mainALU\|addsub\|\\G_fullAdder:5:fullAdderlist\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785724547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.899      0.208 RR    IC  mainALU\|addsub\|\\G_fullAdder:6:fullAdderlist\|or1\|o_F~0\|datad " "    21.899      0.208 RR    IC  mainALU\|addsub\|\\G_fullAdder:6:fullAdderlist\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785724547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.043      0.144 RR  CELL  mainALU\|addsub\|\\G_fullAdder:6:fullAdderlist\|or1\|o_F~0\|combout " "    22.043      0.144 RR  CELL  mainALU\|addsub\|\\G_fullAdder:6:fullAdderlist\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785724547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.238      0.195 RR    IC  mainALU\|addsub\|\\G_fullAdder:7:fullAdderlist\|or1\|o_F~0\|datad " "    22.238      0.195 RR    IC  mainALU\|addsub\|\\G_fullAdder:7:fullAdderlist\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785724547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.382      0.144 RR  CELL  mainALU\|addsub\|\\G_fullAdder:7:fullAdderlist\|or1\|o_F~0\|combout " "    22.382      0.144 RR  CELL  mainALU\|addsub\|\\G_fullAdder:7:fullAdderlist\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785724547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.592      0.210 RR    IC  mainALU\|addsub\|\\G_fullAdder:8:fullAdderlist\|or1\|o_F~0\|datad " "    22.592      0.210 RR    IC  mainALU\|addsub\|\\G_fullAdder:8:fullAdderlist\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785724547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.736      0.144 RR  CELL  mainALU\|addsub\|\\G_fullAdder:8:fullAdderlist\|or1\|o_F~0\|combout " "    22.736      0.144 RR  CELL  mainALU\|addsub\|\\G_fullAdder:8:fullAdderlist\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785724547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.638      0.902 RR    IC  mainALU\|addsub\|\\G_fullAdder:9:fullAdderlist\|or1\|o_F~0\|datad " "    23.638      0.902 RR    IC  mainALU\|addsub\|\\G_fullAdder:9:fullAdderlist\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785724547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.782      0.144 RR  CELL  mainALU\|addsub\|\\G_fullAdder:9:fullAdderlist\|or1\|o_F~0\|combout " "    23.782      0.144 RR  CELL  mainALU\|addsub\|\\G_fullAdder:9:fullAdderlist\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785724547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.993      0.211 RR    IC  mainALU\|addsub\|\\G_fullAdder:10:fullAdderlist\|or1\|o_F~0\|datad " "    23.993      0.211 RR    IC  mainALU\|addsub\|\\G_fullAdder:10:fullAdderlist\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785724547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.137      0.144 RR  CELL  mainALU\|addsub\|\\G_fullAdder:10:fullAdderlist\|or1\|o_F~0\|combout " "    24.137      0.144 RR  CELL  mainALU\|addsub\|\\G_fullAdder:10:fullAdderlist\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785724547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.347      0.210 RR    IC  mainALU\|addsub\|\\G_fullAdder:11:fullAdderlist\|or1\|o_F~0\|datad " "    24.347      0.210 RR    IC  mainALU\|addsub\|\\G_fullAdder:11:fullAdderlist\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785724547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.491      0.144 RR  CELL  mainALU\|addsub\|\\G_fullAdder:11:fullAdderlist\|or1\|o_F~0\|combout " "    24.491      0.144 RR  CELL  mainALU\|addsub\|\\G_fullAdder:11:fullAdderlist\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785724547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.700      0.209 RR    IC  mainALU\|addsub\|\\G_fullAdder:12:fullAdderlist\|or1\|o_F~0\|datad " "    24.700      0.209 RR    IC  mainALU\|addsub\|\\G_fullAdder:12:fullAdderlist\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785724547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.844      0.144 RR  CELL  mainALU\|addsub\|\\G_fullAdder:12:fullAdderlist\|or1\|o_F~0\|combout " "    24.844      0.144 RR  CELL  mainALU\|addsub\|\\G_fullAdder:12:fullAdderlist\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785724547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.054      0.210 RR    IC  mainALU\|addsub\|\\G_fullAdder:13:fullAdderlist\|or1\|o_F~0\|datad " "    25.054      0.210 RR    IC  mainALU\|addsub\|\\G_fullAdder:13:fullAdderlist\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785724547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.198      0.144 RR  CELL  mainALU\|addsub\|\\G_fullAdder:13:fullAdderlist\|or1\|o_F~0\|combout " "    25.198      0.144 RR  CELL  mainALU\|addsub\|\\G_fullAdder:13:fullAdderlist\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785724547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.407      0.209 RR    IC  mainALU\|addsub\|\\G_fullAdder:14:fullAdderlist\|or1\|o_F~0\|datad " "    25.407      0.209 RR    IC  mainALU\|addsub\|\\G_fullAdder:14:fullAdderlist\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785724547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.551      0.144 RR  CELL  mainALU\|addsub\|\\G_fullAdder:14:fullAdderlist\|or1\|o_F~0\|combout " "    25.551      0.144 RR  CELL  mainALU\|addsub\|\\G_fullAdder:14:fullAdderlist\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785724547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.760      0.209 RR    IC  mainALU\|addsub\|\\G_fullAdder:15:fullAdderlist\|or1\|o_F~0\|datad " "    25.760      0.209 RR    IC  mainALU\|addsub\|\\G_fullAdder:15:fullAdderlist\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785724547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.904      0.144 RR  CELL  mainALU\|addsub\|\\G_fullAdder:15:fullAdderlist\|or1\|o_F~0\|combout " "    25.904      0.144 RR  CELL  mainALU\|addsub\|\\G_fullAdder:15:fullAdderlist\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785724547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.115      0.211 RR    IC  mainALU\|addsub\|\\G_fullAdder:16:fullAdderlist\|or1\|o_F~0\|datad " "    26.115      0.211 RR    IC  mainALU\|addsub\|\\G_fullAdder:16:fullAdderlist\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785724547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.259      0.144 RR  CELL  mainALU\|addsub\|\\G_fullAdder:16:fullAdderlist\|or1\|o_F~0\|combout " "    26.259      0.144 RR  CELL  mainALU\|addsub\|\\G_fullAdder:16:fullAdderlist\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785724547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.463      0.204 RR    IC  mainALU\|addsub\|\\G_fullAdder:17:fullAdderlist\|or1\|o_F~0\|datac " "    26.463      0.204 RR    IC  mainALU\|addsub\|\\G_fullAdder:17:fullAdderlist\|or1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785724547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.728      0.265 RR  CELL  mainALU\|addsub\|\\G_fullAdder:17:fullAdderlist\|or1\|o_F~0\|combout " "    26.728      0.265 RR  CELL  mainALU\|addsub\|\\G_fullAdder:17:fullAdderlist\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785724547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.924      0.196 RR    IC  mainALU\|addsub\|\\G_fullAdder:18:fullAdderlist\|or1\|o_F~0\|datad " "    26.924      0.196 RR    IC  mainALU\|addsub\|\\G_fullAdder:18:fullAdderlist\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785724547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.068      0.144 RR  CELL  mainALU\|addsub\|\\G_fullAdder:18:fullAdderlist\|or1\|o_F~0\|combout " "    27.068      0.144 RR  CELL  mainALU\|addsub\|\\G_fullAdder:18:fullAdderlist\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785724547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.262      0.194 RR    IC  mainALU\|addsub\|\\G_fullAdder:19:fullAdderlist\|or1\|o_F~0\|datad " "    27.262      0.194 RR    IC  mainALU\|addsub\|\\G_fullAdder:19:fullAdderlist\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785724547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.406      0.144 RR  CELL  mainALU\|addsub\|\\G_fullAdder:19:fullAdderlist\|or1\|o_F~0\|combout " "    27.406      0.144 RR  CELL  mainALU\|addsub\|\\G_fullAdder:19:fullAdderlist\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785724547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.013      0.607 RR    IC  mainALU\|addsub\|\\G_fullAdder:20:fullAdderlist\|or1\|o_F~0\|datad " "    28.013      0.607 RR    IC  mainALU\|addsub\|\\G_fullAdder:20:fullAdderlist\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785724547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.157      0.144 RR  CELL  mainALU\|addsub\|\\G_fullAdder:20:fullAdderlist\|or1\|o_F~0\|combout " "    28.157      0.144 RR  CELL  mainALU\|addsub\|\\G_fullAdder:20:fullAdderlist\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785724547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.352      0.195 RR    IC  mainALU\|addsub\|\\G_fullAdder:21:fullAdderlist\|or1\|o_F~0\|datad " "    28.352      0.195 RR    IC  mainALU\|addsub\|\\G_fullAdder:21:fullAdderlist\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785724547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.496      0.144 RR  CELL  mainALU\|addsub\|\\G_fullAdder:21:fullAdderlist\|or1\|o_F~0\|combout " "    28.496      0.144 RR  CELL  mainALU\|addsub\|\\G_fullAdder:21:fullAdderlist\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785724547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.691      0.195 RR    IC  mainALU\|addsub\|\\G_fullAdder:22:fullAdderlist\|or1\|o_F~0\|datad " "    28.691      0.195 RR    IC  mainALU\|addsub\|\\G_fullAdder:22:fullAdderlist\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785724547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.835      0.144 RR  CELL  mainALU\|addsub\|\\G_fullAdder:22:fullAdderlist\|or1\|o_F~0\|combout " "    28.835      0.144 RR  CELL  mainALU\|addsub\|\\G_fullAdder:22:fullAdderlist\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785724547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    29.224      0.389 RR    IC  mainALU\|addsub\|\\G_fullAdder:23:fullAdderlist\|or1\|o_F~0\|datad " "    29.224      0.389 RR    IC  mainALU\|addsub\|\\G_fullAdder:23:fullAdderlist\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785724547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    29.368      0.144 RR  CELL  mainALU\|addsub\|\\G_fullAdder:23:fullAdderlist\|or1\|o_F~0\|combout " "    29.368      0.144 RR  CELL  mainALU\|addsub\|\\G_fullAdder:23:fullAdderlist\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785724547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    29.561      0.193 RR    IC  mainALU\|addsub\|\\G_fullAdder:24:fullAdderlist\|or1\|o_F~0\|datad " "    29.561      0.193 RR    IC  mainALU\|addsub\|\\G_fullAdder:24:fullAdderlist\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785724547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    29.705      0.144 RR  CELL  mainALU\|addsub\|\\G_fullAdder:24:fullAdderlist\|or1\|o_F~0\|combout " "    29.705      0.144 RR  CELL  mainALU\|addsub\|\\G_fullAdder:24:fullAdderlist\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785724547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    29.901      0.196 RR    IC  mainALU\|addsub\|\\G_fullAdder:25:fullAdderlist\|or1\|o_F~0\|datad " "    29.901      0.196 RR    IC  mainALU\|addsub\|\\G_fullAdder:25:fullAdderlist\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785724547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.045      0.144 RR  CELL  mainALU\|addsub\|\\G_fullAdder:25:fullAdderlist\|or1\|o_F~0\|combout " "    30.045      0.144 RR  CELL  mainALU\|addsub\|\\G_fullAdder:25:fullAdderlist\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785724547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.241      0.196 RR    IC  mainALU\|addsub\|\\G_fullAdder:26:fullAdderlist\|or1\|o_F~0\|datad " "    30.241      0.196 RR    IC  mainALU\|addsub\|\\G_fullAdder:26:fullAdderlist\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785724547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.385      0.144 RR  CELL  mainALU\|addsub\|\\G_fullAdder:26:fullAdderlist\|or1\|o_F~0\|combout " "    30.385      0.144 RR  CELL  mainALU\|addsub\|\\G_fullAdder:26:fullAdderlist\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785724547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.580      0.195 RR    IC  mainALU\|addsub\|\\G_fullAdder:27:fullAdderlist\|or1\|o_F~0\|datad " "    30.580      0.195 RR    IC  mainALU\|addsub\|\\G_fullAdder:27:fullAdderlist\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785724547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.724      0.144 RR  CELL  mainALU\|addsub\|\\G_fullAdder:27:fullAdderlist\|or1\|o_F~0\|combout " "    30.724      0.144 RR  CELL  mainALU\|addsub\|\\G_fullAdder:27:fullAdderlist\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785724547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.933      0.209 RR    IC  mainALU\|addsub\|\\G_fullAdder:28:fullAdderlist\|or1\|o_F~0\|datad " "    30.933      0.209 RR    IC  mainALU\|addsub\|\\G_fullAdder:28:fullAdderlist\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785724547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    31.077      0.144 RR  CELL  mainALU\|addsub\|\\G_fullAdder:28:fullAdderlist\|or1\|o_F~0\|combout " "    31.077      0.144 RR  CELL  mainALU\|addsub\|\\G_fullAdder:28:fullAdderlist\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785724547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    31.806      0.729 RR    IC  mainALU\|addsub\|\\G_fullAdder:29:fullAdderlist\|or1\|o_F~0\|datad " "    31.806      0.729 RR    IC  mainALU\|addsub\|\\G_fullAdder:29:fullAdderlist\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785724547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    31.950      0.144 RR  CELL  mainALU\|addsub\|\\G_fullAdder:29:fullAdderlist\|or1\|o_F~0\|combout " "    31.950      0.144 RR  CELL  mainALU\|addsub\|\\G_fullAdder:29:fullAdderlist\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785724547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    32.145      0.195 RR    IC  mainALU\|addsub\|\\G_fullAdder:30:fullAdderlist\|or1\|o_F~0\|datad " "    32.145      0.195 RR    IC  mainALU\|addsub\|\\G_fullAdder:30:fullAdderlist\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785724547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    32.289      0.144 RR  CELL  mainALU\|addsub\|\\G_fullAdder:30:fullAdderlist\|or1\|o_F~0\|combout " "    32.289      0.144 RR  CELL  mainALU\|addsub\|\\G_fullAdder:30:fullAdderlist\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785724547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    32.484      0.195 RR    IC  mainALU\|s_out\[0\]~211\|datad " "    32.484      0.195 RR    IC  mainALU\|s_out\[0\]~211\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785724547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    32.628      0.144 RR  CELL  mainALU\|s_out\[0\]~211\|combout " "    32.628      0.144 RR  CELL  mainALU\|s_out\[0\]~211\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785724547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    32.817      0.189 RR    IC  mainALU\|s_out\[0\]~16\|datad " "    32.817      0.189 RR    IC  mainALU\|s_out\[0\]~16\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785724547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    32.961      0.144 RR  CELL  mainALU\|s_out\[0\]~16\|combout " "    32.961      0.144 RR  CELL  mainALU\|s_out\[0\]~16\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785724547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    33.864      0.903 RR    IC  mainALU\|beq_bne_block\|ouput_or\|o_F~14\|datac " "    33.864      0.903 RR    IC  mainALU\|beq_bne_block\|ouput_or\|o_F~14\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785724547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.129      0.265 RR  CELL  mainALU\|beq_bne_block\|ouput_or\|o_F~14\|combout " "    34.129      0.265 RR  CELL  mainALU\|beq_bne_block\|ouput_or\|o_F~14\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785724547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.319      0.190 RR    IC  comb~4\|datad " "    34.319      0.190 RR    IC  comb~4\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785724547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.463      0.144 RR  CELL  comb~4\|combout " "    34.463      0.144 RR  CELL  comb~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785724547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    35.144      0.681 RR    IC  pcReg\|\\G_NBit_DFFG:8:ONESCOMPI\|s_Q~0\|datad " "    35.144      0.681 RR    IC  pcReg\|\\G_NBit_DFFG:8:ONESCOMPI\|s_Q~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785724547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    35.288      0.144 RR  CELL  pcReg\|\\G_NBit_DFFG:8:ONESCOMPI\|s_Q~0\|combout " "    35.288      0.144 RR  CELL  pcReg\|\\G_NBit_DFFG:8:ONESCOMPI\|s_Q~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785724547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.417      2.129 RR    IC  Jump\|\\G_NBit_MUX:5:MUXI\|x4\|o_F~0\|datad " "    37.417      2.129 RR    IC  Jump\|\\G_NBit_MUX:5:MUXI\|x4\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785724547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.561      0.144 RR  CELL  Jump\|\\G_NBit_MUX:5:MUXI\|x4\|o_F~0\|combout " "    37.561      0.144 RR  CELL  Jump\|\\G_NBit_MUX:5:MUXI\|x4\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785724547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.749      0.188 RR    IC  Jump\|\\G_NBit_MUX:5:MUXI\|x4\|o_F~1\|datad " "    37.749      0.188 RR    IC  Jump\|\\G_NBit_MUX:5:MUXI\|x4\|o_F~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785724547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.893      0.144 RR  CELL  Jump\|\\G_NBit_MUX:5:MUXI\|x4\|o_F~1\|combout " "    37.893      0.144 RR  CELL  Jump\|\\G_NBit_MUX:5:MUXI\|x4\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785724547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.893      0.000 RR    IC  pcReg\|\\G_NBit_DFFG:5:ONESCOMPI\|s_Q\|d " "    37.893      0.000 RR    IC  pcReg\|\\G_NBit_DFFG:5:ONESCOMPI\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785724547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.973      0.080 RR  CELL  MIPS_pc:pcReg\|MIPS_pc_dffg:\\G_NBit_DFFG:5:ONESCOMPI\|s_Q " "    37.973      0.080 RR  CELL  MIPS_pc:pcReg\|MIPS_pc_dffg:\\G_NBit_DFFG:5:ONESCOMPI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785724547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785724547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785724547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785724547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785724547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785724547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785724547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.103      3.103  R        clock network delay " "    23.103      3.103  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785724547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.131      0.028           clock pessimism removed " "    23.131      0.028           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785724547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.111     -0.020           clock uncertainty " "    23.111     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785724547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.130      0.019     uTsu  MIPS_pc:pcReg\|MIPS_pc_dffg:\\G_NBit_DFFG:5:ONESCOMPI\|s_Q " "    23.130      0.019     uTsu  MIPS_pc:pcReg\|MIPS_pc_dffg:\\G_NBit_DFFG:5:ONESCOMPI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785724547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785724547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    37.973 " "Data Arrival Time  :    37.973" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785724547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.130 " "Data Required Time :    23.130" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785724547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :   -14.843 (VIOLATED) " "Slack              :   -14.843 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785724547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785724547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785724547 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1667785724547 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.352 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.352" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785724814 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785724814 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785724814 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1667785724814 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.352  " "Path #1: Hold slack is 0.352 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785724815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : MIPS_pc:pcReg\|MIPS_pc_dffg:\\G_NBit_DFFG:1:ONESCOMPI\|s_Q " "From Node    : MIPS_pc:pcReg\|MIPS_pc_dffg:\\G_NBit_DFFG:1:ONESCOMPI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785724815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : MIPS_pc:pcReg\|MIPS_pc_dffg:\\G_NBit_DFFG:1:ONESCOMPI\|s_Q " "To Node      : MIPS_pc:pcReg\|MIPS_pc_dffg:\\G_NBit_DFFG:1:ONESCOMPI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785724815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785724815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785724815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785724815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785724815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785724815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785724815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785724815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785724815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.732      2.732  R        clock network delay " "     2.732      2.732  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785724815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.945      0.213     uTco  MIPS_pc:pcReg\|MIPS_pc_dffg:\\G_NBit_DFFG:1:ONESCOMPI\|s_Q " "     2.945      0.213     uTco  MIPS_pc:pcReg\|MIPS_pc_dffg:\\G_NBit_DFFG:1:ONESCOMPI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785724815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.945      0.000 FF  CELL  pcReg\|\\G_NBit_DFFG:1:ONESCOMPI\|s_Q\|q " "     2.945      0.000 FF  CELL  pcReg\|\\G_NBit_DFFG:1:ONESCOMPI\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785724815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.945      0.000 FF    IC  pcReg\|\\G_NBit_DFFG:1:ONESCOMPI\|s_Q~0\|datac " "     2.945      0.000 FF    IC  pcReg\|\\G_NBit_DFFG:1:ONESCOMPI\|s_Q~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785724815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.264      0.319 FF  CELL  pcReg\|\\G_NBit_DFFG:1:ONESCOMPI\|s_Q~0\|combout " "     3.264      0.319 FF  CELL  pcReg\|\\G_NBit_DFFG:1:ONESCOMPI\|s_Q~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785724815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.264      0.000 FF    IC  pcReg\|\\G_NBit_DFFG:1:ONESCOMPI\|s_Q\|d " "     3.264      0.000 FF    IC  pcReg\|\\G_NBit_DFFG:1:ONESCOMPI\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785724815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.329      0.065 FF  CELL  MIPS_pc:pcReg\|MIPS_pc_dffg:\\G_NBit_DFFG:1:ONESCOMPI\|s_Q " "     3.329      0.065 FF  CELL  MIPS_pc:pcReg\|MIPS_pc_dffg:\\G_NBit_DFFG:1:ONESCOMPI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785724815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785724815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785724815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785724815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785724815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785724815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785724815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.834      2.834  R        clock network delay " "     2.834      2.834  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785724815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.806     -0.028           clock pessimism removed " "     2.806     -0.028           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785724815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.806      0.000           clock uncertainty " "     2.806      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785724815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.977      0.171      uTh  MIPS_pc:pcReg\|MIPS_pc_dffg:\\G_NBit_DFFG:1:ONESCOMPI\|s_Q " "     2.977      0.171      uTh  MIPS_pc:pcReg\|MIPS_pc_dffg:\\G_NBit_DFFG:1:ONESCOMPI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785724815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785724815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.329 " "Data Arrival Time  :     3.329" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785724815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.977 " "Data Required Time :     2.977" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785724815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.352  " "Slack              :     0.352 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785724815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785724815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785724815 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1667785724815 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1667785724815 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.398 " "Worst-case setup slack is 0.398" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667785726030 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667785726030 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.398               0.000 iCLK  " "    0.398               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667785726030 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1667785726030 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.180 " "Worst-case hold slack is 0.180" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667785726244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667785726244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180               0.000 iCLK  " "    0.180               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667785726244 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1667785726244 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1667785726249 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1667785726254 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.405 " "Worst-case minimum pulse width slack is 9.405" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667785726285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667785726285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.405               0.000 iCLK  " "    9.405               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667785726285 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1667785726285 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.398 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.398" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785728098 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785728098 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785728098 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1667785728098 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 0.398  " "Path #1: Setup slack is 0.398 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785728099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : MIPS_pc:pcReg\|MIPS_pc_dffg:\\G_NBit_DFFG:2:ONESCOMPI\|s_Q " "From Node    : MIPS_pc:pcReg\|MIPS_pc_dffg:\\G_NBit_DFFG:2:ONESCOMPI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785728099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : regfile:registers\|dffg_N:\\RegisterList:7:REGI\|dffg:\\G_NBit_DFFG:30:ONESCOMPI\|s_Q " "To Node      : regfile:registers\|dffg_N:\\RegisterList:7:REGI\|dffg:\\G_NBit_DFFG:30:ONESCOMPI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785728099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785728099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785728099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785728099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785728099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785728099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785728099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785728099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785728099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.860      1.860  R        clock network delay " "     1.860      1.860  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785728099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.965      0.105     uTco  MIPS_pc:pcReg\|MIPS_pc_dffg:\\G_NBit_DFFG:2:ONESCOMPI\|s_Q " "     1.965      0.105     uTco  MIPS_pc:pcReg\|MIPS_pc_dffg:\\G_NBit_DFFG:2:ONESCOMPI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785728099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.965      0.000 FF  CELL  pcReg\|\\G_NBit_DFFG:2:ONESCOMPI\|s_Q\|q " "     1.965      0.000 FF  CELL  pcReg\|\\G_NBit_DFFG:2:ONESCOMPI\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785728099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.117      0.152 FF    IC  s_IMemAddr\[2\]~0\|datad " "     2.117      0.152 FF    IC  s_IMemAddr\[2\]~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785728099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.180      0.063 FF  CELL  s_IMemAddr\[2\]~0\|combout " "     2.180      0.063 FF  CELL  s_IMemAddr\[2\]~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785728099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.783      1.603 FF    IC  IMem\|ram~42683\|dataa " "     3.783      1.603 FF    IC  IMem\|ram~42683\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785728099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.987      0.204 FF  CELL  IMem\|ram~42683\|combout " "     3.987      0.204 FF  CELL  IMem\|ram~42683\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785728099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.093      0.106 FF    IC  IMem\|ram~42684\|datad " "     4.093      0.106 FF    IC  IMem\|ram~42684\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785728099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.156      0.063 FF  CELL  IMem\|ram~42684\|combout " "     4.156      0.063 FF  CELL  IMem\|ram~42684\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785728099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.864      0.708 FF    IC  IMem\|ram~42685\|datac " "     4.864      0.708 FF    IC  IMem\|ram~42685\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785728099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.997      0.133 FF  CELL  IMem\|ram~42685\|combout " "     4.997      0.133 FF  CELL  IMem\|ram~42685\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785728099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.104      0.107 FF    IC  IMem\|ram~42686\|datad " "     5.104      0.107 FF    IC  IMem\|ram~42686\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785728099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.167      0.063 FF  CELL  IMem\|ram~42686\|combout " "     5.167      0.063 FF  CELL  IMem\|ram~42686\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785728099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.273      0.106 FF    IC  IMem\|ram~42697\|datad " "     5.273      0.106 FF    IC  IMem\|ram~42697\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785728099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.336      0.063 FF  CELL  IMem\|ram~42697\|combout " "     5.336      0.063 FF  CELL  IMem\|ram~42697\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785728099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.003      1.667 FF    IC  IMem\|ram~42698\|datac " "     7.003      1.667 FF    IC  IMem\|ram~42698\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785728099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.136      0.133 FF  CELL  IMem\|ram~42698\|combout " "     7.136      0.133 FF  CELL  IMem\|ram~42698\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785728099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.245      0.109 FF    IC  IMem\|ram~42869\|datac " "     7.245      0.109 FF    IC  IMem\|ram~42869\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785728099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.378      0.133 FF  CELL  IMem\|ram~42869\|combout " "     7.378      0.133 FF  CELL  IMem\|ram~42869\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785728099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.511      0.133 FF    IC  IMem\|ram~43040\|datab " "     7.511      0.133 FF    IC  IMem\|ram~43040\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785728099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.703      0.192 FF  CELL  IMem\|ram~43040\|combout " "     7.703      0.192 FF  CELL  IMem\|ram~43040\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785728099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.298      0.595 FF    IC  registers\|Read2\|Mux14~4\|datac " "     8.298      0.595 FF    IC  registers\|Read2\|Mux14~4\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785728099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.431      0.133 FF  CELL  registers\|Read2\|Mux14~4\|combout " "     8.431      0.133 FF  CELL  registers\|Read2\|Mux14~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785728099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.044      0.613 FF    IC  registers\|Read2\|Mux4~14\|datab " "     9.044      0.613 FF    IC  registers\|Read2\|Mux4~14\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785728099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.236      0.192 FF  CELL  registers\|Read2\|Mux4~14\|combout " "     9.236      0.192 FF  CELL  registers\|Read2\|Mux4~14\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785728099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.423      0.187 FF    IC  registers\|Read2\|Mux4~15\|datad " "     9.423      0.187 FF    IC  registers\|Read2\|Mux4~15\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785728099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.486      0.063 FF  CELL  registers\|Read2\|Mux4~15\|combout " "     9.486      0.063 FF  CELL  registers\|Read2\|Mux4~15\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785728099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.499      1.013 FF    IC  registers\|Read2\|Mux4~16\|datac " "    10.499      1.013 FF    IC  registers\|Read2\|Mux4~16\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785728099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.632      0.133 FF  CELL  registers\|Read2\|Mux4~16\|combout " "    10.632      0.133 FF  CELL  registers\|Read2\|Mux4~16\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785728099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.743      0.111 FF    IC  registers\|Read2\|Mux4~19\|datad " "    10.743      0.111 FF    IC  registers\|Read2\|Mux4~19\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785728099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.806      0.063 FF  CELL  registers\|Read2\|Mux4~19\|combout " "    10.806      0.063 FF  CELL  registers\|Read2\|Mux4~19\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785728099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.115      0.309 FF    IC  ALUSrc\|\\G_NBit_MUX:27:MUXI\|x4\|o_F~0\|datac " "    11.115      0.309 FF    IC  ALUSrc\|\\G_NBit_MUX:27:MUXI\|x4\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785728099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.248      0.133 FF  CELL  ALUSrc\|\\G_NBit_MUX:27:MUXI\|x4\|o_F~0\|combout " "    11.248      0.133 FF  CELL  ALUSrc\|\\G_NBit_MUX:27:MUXI\|x4\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785728099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.644      0.396 FF    IC  mainALU\|shifter\|shamt0\|\\G_NBit_MUX:26:MUXI\|x4\|o_F~0\|datac " "    11.644      0.396 FF    IC  mainALU\|shifter\|shamt0\|\\G_NBit_MUX:26:MUXI\|x4\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785728099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.777      0.133 FF  CELL  mainALU\|shifter\|shamt0\|\\G_NBit_MUX:26:MUXI\|x4\|o_F~0\|combout " "    11.777      0.133 FF  CELL  mainALU\|shifter\|shamt0\|\\G_NBit_MUX:26:MUXI\|x4\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785728099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.887      0.110 FF    IC  mainALU\|shifter\|shamt0\|\\G_NBit_MUX:26:MUXI\|x4\|o_F~1\|datac " "    11.887      0.110 FF    IC  mainALU\|shifter\|shamt0\|\\G_NBit_MUX:26:MUXI\|x4\|o_F~1\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785728099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.020      0.133 FF  CELL  mainALU\|shifter\|shamt0\|\\G_NBit_MUX:26:MUXI\|x4\|o_F~1\|combout " "    12.020      0.133 FF  CELL  mainALU\|shifter\|shamt0\|\\G_NBit_MUX:26:MUXI\|x4\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785728099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.405      0.385 FF    IC  mainALU\|shifter\|shamt2\|\\G_NBit_MUX:22:MUXI\|x4\|o_F~0\|datac " "    12.405      0.385 FF    IC  mainALU\|shifter\|shamt2\|\\G_NBit_MUX:22:MUXI\|x4\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785728099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.538      0.133 FF  CELL  mainALU\|shifter\|shamt2\|\\G_NBit_MUX:22:MUXI\|x4\|o_F~0\|combout " "    12.538      0.133 FF  CELL  mainALU\|shifter\|shamt2\|\\G_NBit_MUX:22:MUXI\|x4\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785728099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.939      0.401 FF    IC  mainALU\|shifter\|shamt2\|\\G_NBit_MUX:22:MUXI\|x4\|o_F~2\|datac " "    12.939      0.401 FF    IC  mainALU\|shifter\|shamt2\|\\G_NBit_MUX:22:MUXI\|x4\|o_F~2\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785728099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.072      0.133 FF  CELL  mainALU\|shifter\|shamt2\|\\G_NBit_MUX:22:MUXI\|x4\|o_F~2\|combout " "    13.072      0.133 FF  CELL  mainALU\|shifter\|shamt2\|\\G_NBit_MUX:22:MUXI\|x4\|o_F~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785728099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.193      0.121 FF    IC  mainALU\|shifter\|shamt3\|\\G_NBit_MUX:22:MUXI\|x4\|o_F~1\|datad " "    13.193      0.121 FF    IC  mainALU\|shifter\|shamt3\|\\G_NBit_MUX:22:MUXI\|x4\|o_F~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785728099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.256      0.063 FF  CELL  mainALU\|shifter\|shamt3\|\\G_NBit_MUX:22:MUXI\|x4\|o_F~1\|combout " "    13.256      0.063 FF  CELL  mainALU\|shifter\|shamt3\|\\G_NBit_MUX:22:MUXI\|x4\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785728099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.399      0.143 FF    IC  mainALU\|shifter\|shamt4\|\\G_NBit_MUX:6:MUXI\|x4\|o_F~1\|dataa " "    13.399      0.143 FF    IC  mainALU\|shifter\|shamt4\|\\G_NBit_MUX:6:MUXI\|x4\|o_F~1\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785728099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.592      0.193 FF  CELL  mainALU\|shifter\|shamt4\|\\G_NBit_MUX:6:MUXI\|x4\|o_F~1\|combout " "    13.592      0.193 FF  CELL  mainALU\|shifter\|shamt4\|\\G_NBit_MUX:6:MUXI\|x4\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785728099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.792      0.200 FF    IC  mainALU\|s_out\[6\]~47\|datad " "    13.792      0.200 FF    IC  mainALU\|s_out\[6\]~47\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785728099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.855      0.063 FF  CELL  mainALU\|s_out\[6\]~47\|combout " "    13.855      0.063 FF  CELL  mainALU\|s_out\[6\]~47\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785728099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.964      0.109 FF    IC  mainALU\|s_out\[6\]\|datad " "    13.964      0.109 FF    IC  mainALU\|s_out\[6\]\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785728099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.027      0.063 FF  CELL  mainALU\|s_out\[6\]\|combout " "    14.027      0.063 FF  CELL  mainALU\|s_out\[6\]\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785728099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.140      1.113 FF    IC  DMem\|ram~33840\|dataa " "    15.140      1.113 FF    IC  DMem\|ram~33840\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785728099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.344      0.204 FF  CELL  DMem\|ram~33840\|combout " "    15.344      0.204 FF  CELL  DMem\|ram~33840\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785728099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.475      0.131 FF    IC  DMem\|ram~33841\|datab " "    15.475      0.131 FF    IC  DMem\|ram~33841\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785728099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.682      0.207 FF  CELL  DMem\|ram~33841\|combout " "    15.682      0.207 FF  CELL  DMem\|ram~33841\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785728099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.429      1.747 FF    IC  DMem\|ram~33842\|datab " "    17.429      1.747 FF    IC  DMem\|ram~33842\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785728099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.605      0.176 FF  CELL  DMem\|ram~33842\|combout " "    17.605      0.176 FF  CELL  DMem\|ram~33842\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785728099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.479      0.874 FF    IC  DMem\|ram~33874\|datad " "    18.479      0.874 FF    IC  DMem\|ram~33874\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785728099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.542      0.063 FF  CELL  DMem\|ram~33874\|combout " "    18.542      0.063 FF  CELL  DMem\|ram~33874\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785728099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.672      0.130 FF    IC  DMem\|ram~34002\|datab " "    18.672      0.130 FF    IC  DMem\|ram~34002\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785728099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.879      0.207 FF  CELL  DMem\|ram~34002\|combout " "    18.879      0.207 FF  CELL  DMem\|ram~34002\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785728099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.992      0.113 FF    IC  DMem\|ram~34003\|datac " "    18.992      0.113 FF    IC  DMem\|ram~34003\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785728099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.125      0.133 FF  CELL  DMem\|ram~34003\|combout " "    19.125      0.133 FF  CELL  DMem\|ram~34003\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785728099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.534      0.409 FF    IC  DMem\|ram~34174\|datad " "    19.534      0.409 FF    IC  DMem\|ram~34174\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785728099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.597      0.063 FF  CELL  DMem\|ram~34174\|combout " "    19.597      0.063 FF  CELL  DMem\|ram~34174\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785728099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.706      0.109 FF    IC  MemtoReg\|\\G_NBit_MUX:30:MUXI\|x4\|o_F~1\|datac " "    19.706      0.109 FF    IC  MemtoReg\|\\G_NBit_MUX:30:MUXI\|x4\|o_F~1\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785728099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.839      0.133 FF  CELL  MemtoReg\|\\G_NBit_MUX:30:MUXI\|x4\|o_F~1\|combout " "    19.839      0.133 FF  CELL  MemtoReg\|\\G_NBit_MUX:30:MUXI\|x4\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785728099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.030      1.191 FF    IC  registers\|\\RegisterList:7:REGI\|\\G_NBit_DFFG:30:ONESCOMPI\|s_Q\|asdata " "    21.030      1.191 FF    IC  registers\|\\RegisterList:7:REGI\|\\G_NBit_DFFG:30:ONESCOMPI\|s_Q\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785728099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.205      0.175 FF  CELL  regfile:registers\|dffg_N:\\RegisterList:7:REGI\|dffg:\\G_NBit_DFFG:30:ONESCOMPI\|s_Q " "    21.205      0.175 FF  CELL  regfile:registers\|dffg_N:\\RegisterList:7:REGI\|dffg:\\G_NBit_DFFG:30:ONESCOMPI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785728099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785728099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785728099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785728099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785728099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785728099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785728099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.611      1.611  R        clock network delay " "    21.611      1.611  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785728099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.616      0.005           clock pessimism removed " "    21.616      0.005           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785728099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.596     -0.020           clock uncertainty " "    21.596     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785728099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.603      0.007     uTsu  regfile:registers\|dffg_N:\\RegisterList:7:REGI\|dffg:\\G_NBit_DFFG:30:ONESCOMPI\|s_Q " "    21.603      0.007     uTsu  regfile:registers\|dffg_N:\\RegisterList:7:REGI\|dffg:\\G_NBit_DFFG:30:ONESCOMPI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785728099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785728099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    21.205 " "Data Arrival Time  :    21.205" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785728099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    21.603 " "Data Required Time :    21.603" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785728099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.398  " "Slack              :     0.398 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785728099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785728099 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785728099 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1667785728099 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.180 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.180" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785728364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785728364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785728364 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1667785728364 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.180  " "Path #1: Hold slack is 0.180 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785728364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : MIPS_pc:pcReg\|MIPS_pc_dffg:\\G_NBit_DFFG:1:ONESCOMPI\|s_Q " "From Node    : MIPS_pc:pcReg\|MIPS_pc_dffg:\\G_NBit_DFFG:1:ONESCOMPI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785728364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : MIPS_pc:pcReg\|MIPS_pc_dffg:\\G_NBit_DFFG:1:ONESCOMPI\|s_Q " "To Node      : MIPS_pc:pcReg\|MIPS_pc_dffg:\\G_NBit_DFFG:1:ONESCOMPI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785728364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785728364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785728364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785728364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785728364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785728364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785728364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785728364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785728364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.614      1.614  R        clock network delay " "     1.614      1.614  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785728364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.719      0.105     uTco  MIPS_pc:pcReg\|MIPS_pc_dffg:\\G_NBit_DFFG:1:ONESCOMPI\|s_Q " "     1.719      0.105     uTco  MIPS_pc:pcReg\|MIPS_pc_dffg:\\G_NBit_DFFG:1:ONESCOMPI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785728364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.719      0.000 RR  CELL  pcReg\|\\G_NBit_DFFG:1:ONESCOMPI\|s_Q\|q " "     1.719      0.000 RR  CELL  pcReg\|\\G_NBit_DFFG:1:ONESCOMPI\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785728364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.719      0.000 RR    IC  pcReg\|\\G_NBit_DFFG:1:ONESCOMPI\|s_Q~0\|datac " "     1.719      0.000 RR    IC  pcReg\|\\G_NBit_DFFG:1:ONESCOMPI\|s_Q~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785728364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.890      0.171 RR  CELL  pcReg\|\\G_NBit_DFFG:1:ONESCOMPI\|s_Q~0\|combout " "     1.890      0.171 RR  CELL  pcReg\|\\G_NBit_DFFG:1:ONESCOMPI\|s_Q~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785728364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.890      0.000 RR    IC  pcReg\|\\G_NBit_DFFG:1:ONESCOMPI\|s_Q\|d " "     1.890      0.000 RR    IC  pcReg\|\\G_NBit_DFFG:1:ONESCOMPI\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785728364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.921      0.031 RR  CELL  MIPS_pc:pcReg\|MIPS_pc_dffg:\\G_NBit_DFFG:1:ONESCOMPI\|s_Q " "     1.921      0.031 RR  CELL  MIPS_pc:pcReg\|MIPS_pc_dffg:\\G_NBit_DFFG:1:ONESCOMPI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785728364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785728364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785728364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785728364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785728364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785728364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785728364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.677      1.677  R        clock network delay " "     1.677      1.677  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785728364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.657     -0.020           clock pessimism removed " "     1.657     -0.020           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785728364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.657      0.000           clock uncertainty " "     1.657      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785728364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.741      0.084      uTh  MIPS_pc:pcReg\|MIPS_pc_dffg:\\G_NBit_DFFG:1:ONESCOMPI\|s_Q " "     1.741      0.084      uTh  MIPS_pc:pcReg\|MIPS_pc_dffg:\\G_NBit_DFFG:1:ONESCOMPI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785728364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785728364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.921 " "Data Arrival Time  :     1.921" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785728364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.741 " "Data Required Time :     1.741" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785728364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.180  " "Slack              :     0.180 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785728364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785728364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1667785728364 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1667785728364 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1667785750883 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1667785774168 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 3 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "3060 " "Peak virtual memory: 3060 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1667785775574 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov  6 19:49:35 2022 " "Processing ended: Sun Nov  6 19:49:35 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1667785775574 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:26 " "Elapsed time: 00:01:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1667785775574 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:43 " "Total CPU time (on all processors): 00:01:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1667785775574 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1667785775574 ""}
