{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.567314",
   "Default View_TopLeft":"2570,337",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.5.8 2022-09-21 7111 VDI=41 GEI=38 GUI=JA:10.0
#  -string -flagsOSRD
preplace port BRAM_PORTA -pg 1 -lvl 0 -x -10 -y 1180 -defaultsOSRD
preplace port BRAM_PORTB -pg 1 -lvl 0 -x -10 -y 1210 -defaultsOSRD
preplace port port-id_RESET -pg 1 -lvl 0 -x -10 -y 580 -defaultsOSRD
preplace port port-id_CLOCK -pg 1 -lvl 0 -x -10 -y 610 -defaultsOSRD
preplace port port-id_RX_VALID -pg 1 -lvl 0 -x -10 -y 730 -defaultsOSRD
preplace port port-id_RX_ENABLE -pg 1 -lvl 0 -x -10 -y 700 -defaultsOSRD
preplace port port-id_RX_CLOCK -pg 1 -lvl 0 -x -10 -y 640 -defaultsOSRD
preplace port port-id_RX_RESET -pg 1 -lvl 0 -x -10 -y 670 -defaultsOSRD
preplace port port-id_FPGA_REG_WRITE_STROBE -pg 1 -lvl 15 -x 9670 -y 500 -defaultsOSRD
preplace portBus RX_IDATA -pg 1 -lvl 0 -x -10 -y 760 -defaultsOSRD
preplace portBus RX_QDATA -pg 1 -lvl 0 -x -10 -y 790 -defaultsOSRD
preplace portBus POWER -pg 1 -lvl 15 -x 9670 -y 860 -defaultsOSRD
preplace portBus DETECTION_THRESHOLD -pg 1 -lvl 0 -x -10 -y 840 -defaultsOSRD
preplace portBus FPGA_REG_WRITE_ADDRESS -pg 1 -lvl 15 -x 9670 -y 440 -defaultsOSRD
preplace portBus FPGA_REG_WRITE_DATA -pg 1 -lvl 15 -x 9670 -y 470 -defaultsOSRD
preplace portBus SELECT_AXI_REGS_MODE -pg 1 -lvl 0 -x -10 -y 1130 -defaultsOSRD
preplace inst rx_clock_domain_cros_0 -pg 1 -lvl 1 -x 210 -y 690 -defaultsOSRD
preplace inst data_interleaver_0 -pg 1 -lvl 2 -x 570 -y 680 -defaultsOSRD
preplace inst data_delay_0 -pg 1 -lvl 3 -x 970 -y 660 -defaultsOSRD
preplace inst act_power_0 -pg 1 -lvl 14 -x 9350 -y 860 -defaultsOSRD
preplace inst timing_acquisition_8_0 -pg 1 -lvl 4 -x 1630 -y 650 -defaultsOSRD
preplace inst hier_fft_ofdm -pg 1 -lvl 6 -x 3340 -y 972 -defaultsOSRD
preplace inst hier_atan -pg 1 -lvl 4 -x 1630 -y 1260 -defaultsOSRD
preplace inst hier_rotation -pg 1 -lvl 4 -x 1630 -y 1000 -defaultsOSRD
preplace inst equalizer_time_frequ_0 -pg 1 -lvl 5 -x 2350 -y 870 -defaultsOSRD
preplace inst axi_regs_mux_0 -pg 1 -lvl 14 -x 9350 -y 470 -defaultsOSRD
preplace inst hier_atan_constellation -pg 1 -lvl 6 -x 3340 -y 290 -defaultsOSRD
preplace inst hier_rotation_constellation -pg 1 -lvl 6 -x 3340 -y 530 -defaultsOSRD
preplace inst constellation_tracker_0 -pg 1 -lvl 8 -x 5358 -y 200 -defaultsOSRD
preplace inst demapper_0 -pg 1 -lvl 9 -x 6218 -y 280 -defaultsOSRD
preplace inst deinterleaver_0 -pg 1 -lvl 10 -x 6858 -y 280 -defaultsOSRD
preplace inst viterbi_hard_0 -pg 1 -lvl 11 -x 7440 -y 280 -defaultsOSRD
preplace inst descrambler_0 -pg 1 -lvl 12 -x 8020 -y 270 -defaultsOSRD
preplace inst output_ser2par_0 -pg 1 -lvl 13 -x 8580 -y 260 -defaultsOSRD
preplace inst blk_mem_gen_0 -pg 1 -lvl 1 -x 210 -y 1200 -defaultsOSRD
preplace netloc CLOCK_0_1 1 0 14 40 550 390 550 750 490 1300 450 2040 450 2930 720 3770 580 4918 420 5868 400 6598 400 7170 400 7750 400 8320 400 9030
preplace netloc DETECTION_THRESHOLD_0_1 1 0 4 NJ 840 NJ 840 NJ 840 1330J
preplace netloc RESET_0_1 1 0 14 50 560 380 580 760 500 1340 460 2030 460 2920 60 N 60 4918 0 5898 160 6588 160 7160 160 7740 160 8340 150 9020
preplace netloc RX_CLOCK_0_1 1 0 1 30J 640n
preplace netloc RX_ENABLE_0_1 1 0 1 NJ 700
preplace netloc RX_IDATA_0_1 1 0 1 40J 740n
preplace netloc RX_QDATA_0_1 1 0 1 50J 760n
preplace netloc RX_RESET_0_1 1 0 1 10J 670n
preplace netloc RX_VALID_0_1 1 0 1 50J 720n
preplace netloc SELECT_AXI_REGS_MODE_0_1 1 0 14 20J 400 NJ 400 NJ 400 NJ 400 NJ 400 NJ 400 NJ 400 N 400 5820J 410 NJ 410 NJ 410 NJ 410 NJ 410 8840J
preplace netloc act_power_0_POWER 1 14 1 9650J 860n
preplace netloc axi_regs_mux_0_FPGA_REG_WRITE_DATA 1 14 1 NJ 470
preplace netloc axi_regs_mux_0_FPGA_REG_WRITE_STROBE 1 14 1 9650J 490n
preplace netloc constellation_tracker_0_ATAN_CONSTELLATION_IN_CNTR 1 5 4 2990 650 NJ 650 N 650 5760
preplace netloc constellation_tracker_0_ATAN_CONSTELLATION_IN_I 1 5 4 3000 410 NJ 410 N 410 5770
preplace netloc constellation_tracker_0_ATAN_CONSTELLATION_IN_Q 1 5 4 2980 660 NJ 660 N 660 5810
preplace netloc constellation_tracker_0_ATAN_CONSTELLATION_IN_STROBE 1 5 4 3000 -10 NJ -10 N -10 5770
preplace netloc constellation_tracker_0_CONSTELLATION_BPSK_AMPLITUDE_REFERENCE 1 8 1 5848 150n
preplace netloc constellation_tracker_0_CONSTELLATION_DATA_OUT_FIRST_SYMBOL_MARKER 1 8 1 5878 130n
preplace netloc constellation_tracker_0_CONSTELLATION_DATA_OUT_VALID 1 8 6 5838 520 NJ 520 NJ 520 NJ 520 NJ 520 N
preplace netloc constellation_tracker_0_CONSTELLATION_IDATA_OUT 1 8 6 5888 420 NJ 420 NJ 420 NJ 420 NJ 420 8980
preplace netloc constellation_tracker_0_CONSTELLATION_QDATA_OUT 1 8 6 5858 500 NJ 500 NJ 500 NJ 500 NJ 500 N
preplace netloc constellation_tracker_0_ROTATION_CONSTELLATION_CNTR_IN 1 5 4 2950 690 NJ 690 N 690 5750
preplace netloc constellation_tracker_0_ROTATION_CONSTELLATION_DATA_IN_STROBE 1 5 4 2940 700 NJ 700 N 700 5800
preplace netloc constellation_tracker_0_ROTATION_CONSTELLATION_IDATA_IN 1 5 4 2970 670 NJ 670 N 670 5790
preplace netloc constellation_tracker_0_ROTATION_CONSTELLATION_PHASE_IN 1 5 4 2960 680 NJ 680 N 680 5780
preplace netloc constellation_tracker_0_ROTATION_CONSTELLATION_QDATA_IN 1 5 4 3000 640 NJ 640 N 640 5740
preplace netloc data_delay_0_DATA_OUT_STROBE 1 3 11 1350 840 1940 1090 2750J 812 NJ 812 N 812 NJ 812 NJ 812 NJ 812 NJ 812 NJ 812 8950
preplace netloc data_delay_0_IDATA_OUT 1 3 11 1310 850 2010 1100 2770J 822 NJ 822 N 822 NJ 822 NJ 822 NJ 822 NJ 822 NJ 822 9000
preplace netloc data_delay_0_IDATA_OUT_DELAY_16 1 3 1 N 620
preplace netloc data_delay_0_IDATA_OUT_DELAY_32 1 3 1 N 660
preplace netloc data_delay_0_IDATA_OUT_DELAY_48 1 3 1 N 700
preplace netloc data_delay_0_IDATA_OUT_DELAY_64 1 3 1 N 740
preplace netloc data_delay_0_QDATA_OUT 1 3 11 1290 860 1980 1150 2790J 832 NJ 832 N 832 NJ 832 NJ 832 NJ 832 NJ 832 NJ 832 9050
preplace netloc data_delay_0_QDATA_OUT_DELAY_16 1 3 1 N 640
preplace netloc data_delay_0_QDATA_OUT_DELAY_32 1 3 1 N 680
preplace netloc data_delay_0_QDATA_OUT_DELAY_48 1 3 1 N 720
preplace netloc data_delay_0_QDATA_OUT_DELAY_64 1 3 1 N 760
preplace netloc data_interleaver_0_DATA_OUT_STROBE 1 2 1 N 700
preplace netloc data_interleaver_0_IDATA_OUT 1 2 1 N 660
preplace netloc data_interleaver_0_QDATA_OUT 1 2 1 N 680
preplace netloc deinterleaver_0_DEINTERLEAVER_16QAM 1 10 4 7120 600 NJ 600 NJ 600 NJ
preplace netloc deinterleaver_0_DEINTERLEAVER_BPSK 1 10 4 7140 560 NJ 560 NJ 560 NJ
preplace netloc deinterleaver_0_DEINTERLEAVER_QPSK 1 10 4 7130 580 NJ 580 NJ 580 NJ
preplace netloc deinterleaver_0_DEINTERLEAVER_START_MARKER 1 10 1 7160 240n
preplace netloc deinterleaver_0_DEINTERLEAVER_STROBE 1 10 4 7150 540 NJ 540 NJ 540 NJ
preplace netloc demapper_0_DEMAPPING_16QAM 1 9 1 6540 320n
preplace netloc demapper_0_DEMAPPING_BPSK 1 9 1 6560 280n
preplace netloc demapper_0_DEMAPPING_QPSK 1 9 1 6550 300n
preplace netloc demapper_0_DEMAPPING_START_MARKER 1 9 1 6580 240n
preplace netloc demapper_0_DEMAPPING_STROBE 1 9 1 6570 260n
preplace netloc descrambler_0_DESCRAMBLED_OUTPUT 1 12 1 8330 250n
preplace netloc descrambler_0_DESCRAMBLED_OUTPUT_LAST 1 12 1 8290 290n
preplace netloc descrambler_0_DESCRAMBLED_OUTPUT_VALID 1 12 1 8300 270n
preplace netloc equalizer_time_frequ_0_FFT_DATA_IN_FIRST_SYMBOL_MARKER 1 5 1 2740 1030n
preplace netloc equalizer_time_frequ_0_FPGA_REG_WRITE_DATA 1 5 9 NJ 750 3780J 590 4948 430 NJ 430 NJ 430 NJ 430 NJ 430 NJ 430 8880
preplace netloc equalizer_time_frequ_0_FPGA_REG_WRITE_STROBE_PHASE_1 1 5 9 NJ 710 NJ 710 N 710 NJ 710 NJ 710 NJ 710 NJ 710 NJ 710 8960
preplace netloc equalizer_time_frequ_0_FPGA_REG_WRITE_STROBE_PHASE_2 1 5 9 NJ 730 3790J 600 4978 440 NJ 440 NJ 440 NJ 440 NJ 440 NJ 440 8860
preplace netloc equalizer_time_frequ_0_ROTATION_DATA_IN_MARKER 1 3 3 1360 1120 NJ 1120 2680
preplace netloc equalizer_time_frequ_0_ROTATION_DATA_IN_STROBE 1 3 3 1350 870 1900J 1110 2700
preplace netloc equalizer_time_frequ_0_ROTATION_IDATA_IN 1 3 3 1330 1130 NJ 1130 2670
preplace netloc equalizer_time_frequ_0_ROTATION_PHASE_NEW_DIFF 1 3 3 1350 1350 NJ 1350 2690
preplace netloc equalizer_time_frequ_0_ROTATION_PHASE_NEW_DIFF_STROBE 1 3 3 1310 1150 1920J 1160 2650
preplace netloc equalizer_time_frequ_0_ROTATION_QDATA_IN 1 3 3 1320 1140 NJ 1140 2660
preplace netloc fft_ofdm_0_FFT_DATA_OUT_LAST 1 6 2 3740 160 N
preplace netloc fft_ofdm_0_FFT_DATA_OUT_VALID 1 6 8 3810 610 4958 450 NJ 450 NJ 450 NJ 450 NJ 450 NJ 450 9010J
preplace netloc fft_ofdm_0_FFT_IDATA_OUT 1 6 8 3800 620 4938 460 NJ 460 NJ 460 NJ 460 NJ 460 NJ 460 8990J
preplace netloc fft_ofdm_0_FFT_QDATA_OUT 1 6 8 3820 630 4968 470 NJ 470 NJ 470 NJ 470 NJ 470 NJ 470 9040J
preplace netloc hier_atan_ATAN_PHASE_OUT 1 4 1 1990 940n
preplace netloc hier_atan_ATAN_PHASE_OUT_STROBE 1 4 1 1960 920n
preplace netloc hier_atan_constellation_ATAN_CONSTELLATION_AMPLITUDE_OUT 1 6 2 3700 240 N
preplace netloc hier_atan_constellation_ATAN_CONSTELLATION_PHASE_OUT 1 6 2 3690 220 N
preplace netloc hier_atan_constellation_ATAN_CONSTELLATION_PHASE_OUT_CNTR 1 6 2 3710 260 N
preplace netloc hier_atan_constellation_ATAN_CONSTELLATION_PHASE_OUT_STROBE 1 6 2 3680 200 N
preplace netloc hier_fft_ofdm_FFT_DATA_OUT_FIRST_SYMBOL_MARKER 1 6 2 3760 180 N
preplace netloc hier_rotation_constellation_ROTATION_CONSTELLATION_DATA_OUT_CNTR 1 6 2 3820 340 N
preplace netloc hier_rotation_constellation_ROTATION_CONSTELLATION_DATA_OUT_STROBE 1 6 2 3720 280 N
preplace netloc hier_rotation_constellation_ROTATION_CONSTELLATION_IDATA_OUT 1 6 2 3730 300 N
preplace netloc hier_rotation_constellation_ROTATION_CONSTELLATION_QDATA_OUT 1 6 2 3750 320 N
preplace netloc output_ser2par_0_PARALLEL_OUTPUT 1 13 1 8870 240n
preplace netloc output_ser2par_0_PARALLEL_OUTPUT_LAST 1 13 1 8820 280n
preplace netloc output_ser2par_0_PARALLEL_OUTPUT_VALID 1 13 1 8850 260n
preplace netloc receiver_802_11p_0_ATAN_AUTOCORR_I 1 3 3 1360 1160 1900J 1170 2720
preplace netloc receiver_802_11p_0_ATAN_AUTOCORR_Q 1 3 3 1340 1360 NJ 1360 2710
preplace netloc receiver_802_11p_0_ATAN_AUTOCORR_STROBE 1 3 3 1320 1370 NJ 1370 2730
preplace netloc receiver_802_11p_0_FFT_DATA_IN_START 1 5 1 2740 1010n
preplace netloc receiver_802_11p_0_FFT_DATA_IN_STROBE 1 5 1 2740 990n
preplace netloc receiver_802_11p_0_FFT_IDATA_IN 1 5 1 2780 950n
preplace netloc receiver_802_11p_0_FFT_QDATA_IN 1 5 1 2760 970n
preplace netloc receiver_802_11p_0_FPGA_REG_WRITE_ADDRESS 1 14 1 9650J 440n
preplace netloc rotation_block_0_ROTATION_DATA_OUT_MARKER 1 4 1 1970 980n
preplace netloc rotation_block_0_ROTATION_DATA_OUT_STROBE 1 4 1 1950 960n
preplace netloc rotation_block_0_ROTATION_IDATA_OUT 1 4 1 2000 1000n
preplace netloc rotation_block_0_ROTATION_QDATA_OUT 1 4 1 2050 1020n
preplace netloc rx_clock_domain_cros_0_DATA_STROBE 1 1 1 370 710n
preplace netloc rx_clock_domain_cros_0_IDATA 1 1 1 370 670n
preplace netloc rx_clock_domain_cros_0_QDATA 1 1 1 380 690n
preplace netloc timing_acquisition_8_0_DETECTION_SIGNAL_DETECTED 1 4 1 2000 620n
preplace netloc timing_acquisition_8_0_DETECTION_STROBE 1 4 1 2020 600n
preplace netloc timing_acquisition_8_0_DETECTION_STS_AUTOCORR_I 1 4 1 1990 680n
preplace netloc timing_acquisition_8_0_DETECTION_STS_AUTOCORR_Q 1 4 1 1950 700n
preplace netloc viterbi_hard_0_VITERBI_DECODED_OUTPUT 1 11 1 N 300
preplace netloc viterbi_hard_0_VITERBI_DECODED_OUTPUT_VALID 1 11 1 N 280
preplace netloc viterbi_hard_0_VITERBI_RX_ENDED 1 4 8 2050 390 NJ 390 NJ 390 4928 480 NJ 480 NJ 480 NJ 480 7720
preplace netloc viterbi_hard_0_VITERBI_SIGNAL 1 11 3 7710 390 NJ 390 8970J
preplace netloc viterbi_hard_0_VITERBI_SIGNAL_VALID 1 11 3 7740 380 8340J 380 8830J
preplace netloc BRAM_PORTA_0_1 1 0 1 10J 1180n
preplace netloc BRAM_PORTB_0_1 1 0 1 NJ 1210
levelinfo -pg 1 -10 210 570 970 1630 2350 3340 4610 5358 6218 6858 7440 8020 8580 9350 9670
pagesize -pg 1 -db -bbox -sgen -280 -310 10400 1830
"
}
0
