$date
	Tue Dec 19 21:46:54 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_x74138 $end
$scope module u_x74138 $end
$var wire 3 ! En [2:0] $end
$var wire 3 " I [2:0] $end
$var wire 8 # O [7:0] $end
$upscope $end
$upscope $end
$scope module tb_x74138 $end
$var reg 3 $ En [2:0] $end
$upscope $end
$scope module tb_x74138 $end
$var reg 3 % I [2:0] $end
$upscope $end
$scope module tb_x74138 $end
$var wire 8 & O [7:0] $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b11111111 &
b0 %
b10 $
b11111111 #
b0 "
b10 !
$end
#1000
b1 !
b1 $
#2000
b0 !
b0 $
#3000
b11111110 #
b11111110 &
b100 !
b100 $
#4000
b11111101 #
b11111101 &
b1 "
b1 %
#5000
b11111011 #
b11111011 &
b10 "
b10 %
#6000
b11110111 #
b11110111 &
b11 "
b11 %
#7000
b11101111 #
b11101111 &
b100 "
b100 %
#8000
b11011111 #
b11011111 &
b101 "
b101 %
#9000
b10111111 #
b10111111 &
b110 "
b110 %
#10000
b1111111 #
b1111111 &
b111 "
b111 %
#11000
