# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do count4_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {D:/UTFPR/8/logica_reconfiguravel/lab/1/count4/count4.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity count4
# -- Compiling architecture count4_arch of count4
# 
vcom -reportprogress 300 -work work D:/UTFPR/8/logica_reconfiguravel/lab/1/count4/count4_tb.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity cont4_tb
# -- Compiling architecture cont4_tb_arch of cont4_tb
vsim -voptargs=+acc work.cont4_tb
# vsim -voptargs=+acc work.cont4_tb 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.cont4_tb(cont4_tb_arch)
# Loading work.count4(count4_arch)
add wave -position insertpoint sim:/cont4_tb/*
run 200 ns
