{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1764345313371 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1764345313372 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 28 21:25:13 2025 " "Processing started: Fri Nov 28 21:25:13 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1764345313372 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764345313372 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ADS_busSystem -c ADS_busSystem " "Command: quartus_map --read_settings_files=on --write_settings_files=off ADS_busSystem -c ADS_busSystem" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764345313372 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1764345313591 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1764345313591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/demo_top_bb.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/demo_top_bb.v" { { "Info" "ISGN_ENTITY_NAME" "1 demo_top_bb " "Found entity 1: demo_top_bb" {  } { { "../ADS_bus_simulation/RTL/demo_top_bb.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/demo_top_bb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764345319891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764345319891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/uart_tx_other.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/uart_tx_other.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx_other " "Found entity 1: uart_tx_other" {  } { { "../ADS_bus_simulation/RTL/uart_tx_other.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/uart_tx_other.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764345319892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764345319892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "../ADS_bus_simulation/RTL/uart_tx.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/uart_tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764345319893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764345319893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/uart_rx_other.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/uart_rx_other.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx_other " "Found entity 1: uart_rx_other" {  } { { "../ADS_bus_simulation/RTL/uart_rx_other.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/uart_rx_other.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764345319894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764345319894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "../ADS_bus_simulation/RTL/uart_rx.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/uart_rx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764345319895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764345319895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/uart_other.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/uart_other.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_other " "Found entity 1: uart_other" {  } { { "../ADS_bus_simulation/RTL/uart_other.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/uart_other.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764345319896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764345319896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/uart.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "../ADS_bus_simulation/RTL/uart.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/uart.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764345319897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764345319897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/slave_with_bram.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/slave_with_bram.v" { { "Info" "ISGN_ENTITY_NAME" "1 slave_with_bram " "Found entity 1: slave_with_bram" {  } { { "../ADS_bus_simulation/RTL/slave_with_bram.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/slave_with_bram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764345319898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764345319898 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr ADDR slave_port.v(27) " "Verilog HDL Declaration information at slave_port.v(27): object \"addr\" differs only in case from object \"ADDR\" in the same scope" {  } { { "../ADS_bus_simulation/RTL/slave_port.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/slave_port.v" 27 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764345319899 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rdata RDATA slave_port.v(28) " "Verilog HDL Declaration information at slave_port.v(28): object \"rdata\" differs only in case from object \"RDATA\" in the same scope" {  } { { "../ADS_bus_simulation/RTL/slave_port.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/slave_port.v" 28 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764345319899 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "wdata WDATA slave_port.v(26) " "Verilog HDL Declaration information at slave_port.v(26): object \"wdata\" differs only in case from object \"WDATA\" in the same scope" {  } { { "../ADS_bus_simulation/RTL/slave_port.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/slave_port.v" 26 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764345319899 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "sready SREADY slave_port.v(19) " "Verilog HDL Declaration information at slave_port.v(19): object \"sready\" differs only in case from object \"SREADY\" in the same scope" {  } { { "../ADS_bus_simulation/RTL/slave_port.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/slave_port.v" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764345319899 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rvalid RVALID slave_port.v(7) " "Verilog HDL Declaration information at slave_port.v(7): object \"rvalid\" differs only in case from object \"RVALID\" in the same scope" {  } { { "../ADS_bus_simulation/RTL/slave_port.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/slave_port.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764345319899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/slave_port.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/slave_port.v" { { "Info" "ISGN_ENTITY_NAME" "1 slave_port " "Found entity 1: slave_port" {  } { { "../ADS_bus_simulation/RTL/slave_port.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/slave_port.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764345319899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764345319899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/slave_memory_bram.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/slave_memory_bram.v" { { "Info" "ISGN_ENTITY_NAME" "1 slave_memory_bram " "Found entity 1: slave_memory_bram" {  } { { "../ADS_bus_simulation/RTL/slave_memory_bram.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/slave_memory_bram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764345319900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764345319900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/slave_bram_2k.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/slave_bram_2k.v" { { "Info" "ISGN_ENTITY_NAME" "1 slave_bram_2k " "Found entity 1: slave_bram_2k" {  } { { "../ADS_bus_simulation/RTL/slave_bram_2k.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/slave_bram_2k.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764345319901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764345319901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/slave_bram.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/slave_bram.v" { { "Info" "ISGN_ENTITY_NAME" "1 slave_bram " "Found entity 1: slave_bram" {  } { { "../ADS_bus_simulation/RTL/slave_bram.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/slave_bram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764345319902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764345319902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/mux3.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/mux3.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux3 " "Found entity 1: mux3" {  } { { "../ADS_bus_simulation/RTL/mux3.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/mux3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764345319903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764345319903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/mux2.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "../ADS_bus_simulation/RTL/mux2.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/mux2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764345319903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764345319903 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr ADDR master_port.v(37) " "Verilog HDL Declaration information at master_port.v(37): object \"addr\" differs only in case from object \"ADDR\" in the same scope" {  } { { "../ADS_bus_simulation/RTL/master_port.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/master_port.v" 37 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764345319904 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rdata RDATA master_port.v(36) " "Verilog HDL Declaration information at master_port.v(36): object \"rdata\" differs only in case from object \"RDATA\" in the same scope" {  } { { "../ADS_bus_simulation/RTL/master_port.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/master_port.v" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764345319904 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "wdata WDATA master_port.v(36) " "Verilog HDL Declaration information at master_port.v(36): object \"wdata\" differs only in case from object \"WDATA\" in the same scope" {  } { { "../ADS_bus_simulation/RTL/master_port.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/master_port.v" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764345319904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/master_port.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/master_port.v" { { "Info" "ISGN_ENTITY_NAME" "1 master_port " "Found entity 1: master_port" {  } { { "../ADS_bus_simulation/RTL/master_port.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/master_port.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764345319904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764345319904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/master_bram.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/master_bram.v" { { "Info" "ISGN_ENTITY_NAME" "1 master_bram " "Found entity 1: master_bram" {  } { { "../ADS_bus_simulation/RTL/master_bram.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/master_bram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764345319905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764345319905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "../ADS_bus_simulation/RTL/fifo.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/fifo.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764345319906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764345319906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/demo_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/demo_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 demo_top " "Found entity 1: demo_top" {  } { { "../ADS_bus_simulation/RTL/demo_top.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/demo_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764345319907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764345319907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/demo_master.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/demo_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 demo_master " "Found entity 1: demo_master" {  } { { "../ADS_bus_simulation/RTL/demo_master.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/demo_master.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764345319908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764345319908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/dec3.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/dec3.v" { { "Info" "ISGN_ENTITY_NAME" "1 dec3 " "Found entity 1: dec3" {  } { { "../ADS_bus_simulation/RTL/dec3.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/dec3.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764345319909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764345319909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/bus_m2_s3.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/bus_m2_s3.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus_m2_s3 " "Found entity 1: bus_m2_s3" {  } { { "../ADS_bus_simulation/RTL/bus_m2_s3.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/bus_m2_s3.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764345319910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764345319910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/bus_bridge_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/bus_bridge_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus_bridge_slave " "Found entity 1: bus_bridge_slave" {  } { { "../ADS_bus_simulation/RTL/bus_bridge_slave.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/bus_bridge_slave.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764345319911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764345319911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/bus_bridge_master.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/bus_bridge_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus_bridge_master " "Found entity 1: bus_bridge_master" {  } { { "../ADS_bus_simulation/RTL/bus_bridge_master.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/bus_bridge_master.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764345319912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764345319912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/baudrate.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/baudrate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 baudrate " "Found entity 1: baudrate" {  } { { "../ADS_bus_simulation/RTL/baudrate.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/baudrate.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764345319913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764345319913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/arbiter.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/arbiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 arbiter " "Found entity 1: arbiter" {  } { { "../ADS_bus_simulation/RTL/arbiter.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/arbiter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764345319914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764345319914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/addr_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/addr_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 addr_decoder " "Found entity 1: addr_decoder" {  } { { "../ADS_bus_simulation/RTL/addr_decoder.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/addr_decoder.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764345319915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764345319915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/addr_convert.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pasir/desktop/github/ads-system-bus-main/ads_bus_simulation/rtl/addr_convert.v" { { "Info" "ISGN_ENTITY_NAME" "1 addr_convert " "Found entity 1: addr_convert" {  } { { "../ADS_bus_simulation/RTL/addr_convert.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/addr_convert.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764345319916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764345319916 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "daddr bus_bridge_master.v(164) " "Verilog HDL Procedural Assignment error at bus_bridge_master.v(164): object \"daddr\" on left-hand side of assignment must have a variable data type" {  } { { "../ADS_bus_simulation/RTL/bus_bridge_master.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_bus_simulation/RTL/bus_bridge_master.v" 164 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1764345319920 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/output_files/ADS_busSystem.map.smsg " "Generated suppressed messages file C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/output_files/ADS_busSystem.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764345319957 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4720 " "Peak virtual memory: 4720 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1764345320030 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Nov 28 21:25:20 2025 " "Processing ended: Fri Nov 28 21:25:20 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1764345320030 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1764345320030 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1764345320030 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1764345320030 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1764345320639 ""}
