info x 49 201 0 0 0 0 0 0 VHDLvhdl_genericverilog_generic
col x 257 0 0 0 0 0 0 0 
radix x 10 0 0 0 0 0 0 0 
entity name 0 0 0 0 0 0 0 0 mux_9to1_16bit
term mark 40 0 0 0 0 0 0 0 
vlib save 0 0 0 0 0 0 0 0 LIBRARY  IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
USE IEEE.STD_LOGIC_UNSIGNED.ALL;

var add 1 3 0 164 10 15 0 0 SELinstd_logic_vector
var add 2 15 0 164 11 12 0 0 Ainstd_logic_vector
var add 3 15 0 164 11 15 0 0 Binstd_logic_vector
var add 4 15 0 164 11 18 0 0 Cinstd_logic_vector
var add 5 15 0 164 11 21 0 0 Dinstd_logic_vector
var add 6 15 0 164 11 24 0 0 Einstd_logic_vector
var add 7 15 0 164 11 27 0 0 Finstd_logic_vector
var add 8 15 0 164 11 30 0 0 Ginstd_logic_vector
var add 9 15 0 164 11 33 0 0 Hinstd_logic_vector
var add 10 15 0 164 11 36 0 0 Iinstd_logic_vector
var add 11 15 0 164 12 18 0 0 MUX_OUToutstd_logic_vector
vdone xxx 0 0 0 0 0 0 0 0 
npos xxx 143 0 0 0 0 0 0 0 
cell fill 1 0 0 0 0 0 0 0 0000
cell fill 1 2 0 0 0 0 0 0 0001
cell fill 1 4 0 0 0 0 0 0 0010
cell fill 1 6 0 0 0 0 0 0 0011
cell fill 1 8 0 0 0 0 0 0 0100
cell fill 1 10 0 0 0 0 0 0 0101
cell fill 1 12 0 0 0 0 0 0 0110
cell fill 1 14 0 0 0 0 0 0 0111
cell fill 1 16 0 0 0 0 0 0 1000
cell fill 1 18 0 0 0 0 0 0 1001
cell fill 1 20 0 0 0 0 0 0 1010
cell fill 2 0 0 0 0 0 0 0 0000000000001001
cell fill 3 0 0 0 0 0 0 0 0000000000001000
cell fill 4 0 0 0 0 0 0 0 0000000000000111
cell fill 5 0 0 0 0 0 0 0 0000000000000110
cell fill 6 0 0 0 0 0 0 0 0000000000000101
cell fill 7 0 0 0 0 0 0 0 0000000000000100
cell fill 8 0 0 0 0 0 0 0 0000000000000011
cell fill 9 0 0 0 0 0 0 0 0000000000000010
cell fill 10 0 0 0 0 0 0 0 0000000000000001
time info 50 50 10 10 50 50 0 1 ns
font save -14 0 400 49 0 0 0 0 Times New Roman
src mod 0 1926409216 29636479 8 0 0 0 0 mux_9to1_16bit.vhd
utd false 0 0 0 0 0 0 0 0 
cellenab on 0 0 0 0 0 0 0 0 
grid on 0 0 0 0 0 0 0 0 
com add 1 0 50 235 13 0 -67 0 Waveform created by
HDL Bencher 4.1i
Source = mux_9to1_16bit.vhd
Tue May 11 21:38:07 2004
type info 31 0 0 0 0 0 0 0 std_logic_vectorVECTORDOWNTO
type info 31 0 0 0 0 0 0 0 std_logicBITDOWNTO
opt vhdl87 0 0 0 0 0 0 0 0 
