============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/eg4s20/TD 5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     W1030
   Run Date =   Fri Jul  5 10:07:06 2024

   Run on =     LMZS
============================================================
RUN-1002 : start command "open_project m0soc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../rtl/al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../../rtl/al_ip/clk_gen.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../../rtl/al_ip/clk_gen.v(79)
HDL-1007 : analyze verilog file ../../../rtl/al_ip/fifo_data.v
HDL-1007 : analyze verilog file ../../al_ip/sd2isp_fifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_data_out.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_buf.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/AHBISPSYS.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask4.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask6.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/demosaic.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma_rom.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/slidingWindow_5X5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sd_reader.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sdcmd_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/vga_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_a_ref.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_arbit.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_init.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_read.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_write.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/fifo_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/sdram_top.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/bypass.v
HDL-1007 : analyze verilog file ../../../rtl/keyboard.v
HDL-1007 : analyze verilog file ../../../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(105)
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/colorcorrecction.v
HDL-1007 : analyze verilog file ../../../rtl/apb_gpio/apb_gpio.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/apb_vga.v
HDL-1007 : analyze verilog file ../../../rtl/apb_uart/apb_uart.v
HDL-1007 : analyze verilog file ../../../rtl/apb_uart/rs232.v
HDL-1007 : analyze verilog file ../../../rtl/apb_uart/uart_rx.v
HDL-1007 : analyze verilog file ../../../rtl/apb_uart/uart_tx.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/cal_gain.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/calculator.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/successive.v
RUN-1001 : Project manager successfully analyzed 47 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/m0soc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/m0soc_gate.db" in  1.621375s wall, 0.765625s user + 0.015625s system = 0.781250s CPU (48.2%)

RUN-1004 : used memory is 309 MB, reserved memory is 288 MB, peak memory is 316 MB
RUN-1002 : start command "read_sdc ../../m0soc.sdc"
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "create_clock -name clk -period 41.6 -waveform 20.8 41.6  -add"
RUN-1102 : create_clock: clock name: clk, type: 0, period: 41600, rise: 20800, fall: 0.
RUN-1002 : start command "derive_pll_clocks"
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[1]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[1]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[1] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[3]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[3]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[3]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[3] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[4]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 5.0000 [get_pins {clk_gen_inst/pll_inst.clkc[4]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[4]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[4] -source  -master_clock clk -multiply_by 5.0000 "
RUN-1002 : start command "read_sdc -ip fifo_data ../../../rtl/al_ip/fifo_data.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4488240824320"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 130824703836160"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  8.0199999999999996 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 8.0199999999999996"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  8.0199999999999996 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 8.0199999999999996"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "read_sdc -ip fifo_data_out ../../al_ip/fifo_data_out.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 130824703836160"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4496830758912"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "read_sdc -ip sd2isp_fifo ../../al_ip/sd2isp_fifo.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 120130235269120"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4488240824320"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 18 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-5055 WARNING: The kept net u_logic/IRQ[31] will be merged to another kept net IRQ[31]
SYN-5055 WARNING: The kept net IRQ[31] will be merged to another kept net IRQ[30]
SYN-5055 WARNING: The kept net u_logic/IRQ[30] will be merged to another kept net IRQ[30]
SYN-5055 WARNING: The kept net IRQ[30] will be merged to another kept net IRQ[29]
SYN-5055 WARNING: The kept net u_logic/IRQ[29] will be merged to another kept net IRQ[29]
SYN-5055 WARNING: The kept net IRQ[29] will be merged to another kept net IRQ[28]
SYN-5055 WARNING: The kept net u_logic/IRQ[28] will be merged to another kept net IRQ[28]
SYN-5055 WARNING: The kept net IRQ[28] will be merged to another kept net IRQ[27]
SYN-5055 WARNING: The kept net u_logic/IRQ[27] will be merged to another kept net IRQ[27]
SYN-5055 WARNING: The kept net IRQ[27] will be merged to another kept net IRQ[26]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-1032 : 14601/60 useful/useless nets, 12448/42 useful/useless insts
SYN-4027 : Net sd_reader/clk is clkc1 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net clk_148m_vga_dup_1 is clkc3 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net sdram_top_inst/fifo_ctrl_inst/sys_clk is clkc4 of pll clk_gen_inst/pll_inst.
SYN-4019 : Net clk_dup_11 is refclk of pll clk_gen_inst/pll_inst.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_148m_vga_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_dup_11 as clock net
SYN-4025 : Tag rtl::Net sd_reader/clk as clock net
SYN-4025 : Tag rtl::Net sdram_top_inst/fifo_ctrl_inst/sys_clk as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 12448 instances
RUN-0007 : 7357 luts, 3536 seqs, 931 mslices, 490 lslices, 102 pads, 25 brams, 3 dsps
RUN-1001 : There are total 14601 nets
RUN-6004 WARNING: There are 1 nets with only 1 pin.
RUN-1001 : 9344 nets have 2 pins
RUN-1001 : 3660 nets have [3 - 5] pins
RUN-1001 : 828 nets have [6 - 10] pins
RUN-1001 : 502 nets have [11 - 20] pins
RUN-1001 : 249 nets have [21 - 99] pins
RUN-1001 : 17 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     352     
RUN-1001 :   No   |  No   |  Yes  |    1335     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |     919     
RUN-1001 :   Yes  |  No   |  Yes  |     898     
RUN-1001 :   Yes  |  Yes  |  No   |     32      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    6    |  76   |     15     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 96
PHY-3001 : Initial placement ...
PHY-3001 : design contains 12446 instances, 7357 luts, 3536 seqs, 1421 slices, 199 macros(1421 instances: 931 mslices 490 lslices)
PHY-0007 : Cell area utilization is 52%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 60656, tnet num: 14599, tinst num: 12446, tnode num: 72563, tedge num: 102290.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 14599 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.212437s wall, 0.921875s user + 0.000000s system = 0.921875s CPU (76.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 3.33836e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 12446.
PHY-3001 : Level 1 #clusters 1902.
PHY-3001 : End clustering;  0.135262s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (69.3%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 52%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.10434e+06, overlap = 460.75
PHY-3002 : Step(2): len = 954690, overlap = 529.594
PHY-3002 : Step(3): len = 688879, overlap = 644.625
PHY-3002 : Step(4): len = 632501, overlap = 694.219
PHY-3002 : Step(5): len = 499361, overlap = 786.281
PHY-3002 : Step(6): len = 436963, overlap = 849.906
PHY-3002 : Step(7): len = 342119, overlap = 971.781
PHY-3002 : Step(8): len = 306978, overlap = 1025.34
PHY-3002 : Step(9): len = 263764, overlap = 1075.84
PHY-3002 : Step(10): len = 236481, overlap = 1121.16
PHY-3002 : Step(11): len = 209529, overlap = 1172.59
PHY-3002 : Step(12): len = 186995, overlap = 1241.53
PHY-3002 : Step(13): len = 175821, overlap = 1238.09
PHY-3002 : Step(14): len = 163175, overlap = 1252.47
PHY-3002 : Step(15): len = 152617, overlap = 1238.38
PHY-3002 : Step(16): len = 138277, overlap = 1255.47
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.80133e-06
PHY-3002 : Step(17): len = 156093, overlap = 1241.91
PHY-3002 : Step(18): len = 209695, overlap = 1143.19
PHY-3002 : Step(19): len = 224923, overlap = 1019.06
PHY-3002 : Step(20): len = 231848, overlap = 976.219
PHY-3002 : Step(21): len = 224945, overlap = 956.969
PHY-3002 : Step(22): len = 222416, overlap = 946.125
PHY-3002 : Step(23): len = 214494, overlap = 909.844
PHY-3002 : Step(24): len = 211744, overlap = 900.75
PHY-3002 : Step(25): len = 207401, overlap = 938.656
PHY-3002 : Step(26): len = 205902, overlap = 960.812
PHY-3002 : Step(27): len = 203535, overlap = 938.688
PHY-3002 : Step(28): len = 203023, overlap = 952.844
PHY-3002 : Step(29): len = 202622, overlap = 944.25
PHY-3002 : Step(30): len = 202999, overlap = 951.219
PHY-3002 : Step(31): len = 203095, overlap = 957.406
PHY-3002 : Step(32): len = 202320, overlap = 969.906
PHY-3002 : Step(33): len = 201453, overlap = 951.125
PHY-3002 : Step(34): len = 200607, overlap = 934.281
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.60267e-06
PHY-3002 : Step(35): len = 209662, overlap = 914.5
PHY-3002 : Step(36): len = 224028, overlap = 891.031
PHY-3002 : Step(37): len = 229934, overlap = 840.562
PHY-3002 : Step(38): len = 232780, overlap = 813.312
PHY-3002 : Step(39): len = 232803, overlap = 809.656
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.20534e-06
PHY-3002 : Step(40): len = 249852, overlap = 770.562
PHY-3002 : Step(41): len = 270624, overlap = 759.594
PHY-3002 : Step(42): len = 274680, overlap = 762.906
PHY-3002 : Step(43): len = 275728, overlap = 757.625
PHY-3002 : Step(44): len = 275053, overlap = 741.812
PHY-3002 : Step(45): len = 273832, overlap = 741.219
PHY-3002 : Step(46): len = 271851, overlap = 747.406
PHY-3002 : Step(47): len = 272226, overlap = 752.469
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.44107e-05
PHY-3002 : Step(48): len = 290214, overlap = 728.688
PHY-3002 : Step(49): len = 308337, overlap = 679.938
PHY-3002 : Step(50): len = 317747, overlap = 644.156
PHY-3002 : Step(51): len = 324211, overlap = 603.531
PHY-3002 : Step(52): len = 327598, overlap = 542.125
PHY-3002 : Step(53): len = 330049, overlap = 540.719
PHY-3002 : Step(54): len = 328187, overlap = 531.312
PHY-3002 : Step(55): len = 327725, overlap = 522.062
PHY-3002 : Step(56): len = 327531, overlap = 522.344
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.88213e-05
PHY-3002 : Step(57): len = 347272, overlap = 488.75
PHY-3002 : Step(58): len = 367254, overlap = 448.938
PHY-3002 : Step(59): len = 374572, overlap = 466
PHY-3002 : Step(60): len = 378031, overlap = 476.562
PHY-3002 : Step(61): len = 379085, overlap = 446.844
PHY-3002 : Step(62): len = 379280, overlap = 451.688
PHY-3002 : Step(63): len = 377744, overlap = 440.562
PHY-3002 : Step(64): len = 377472, overlap = 445.125
PHY-3002 : Step(65): len = 377118, overlap = 443.875
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 5.76427e-05
PHY-3002 : Step(66): len = 397596, overlap = 386.438
PHY-3002 : Step(67): len = 416238, overlap = 338.969
PHY-3002 : Step(68): len = 421924, overlap = 326.375
PHY-3002 : Step(69): len = 424657, overlap = 326.344
PHY-3002 : Step(70): len = 425177, overlap = 322.562
PHY-3002 : Step(71): len = 426116, overlap = 328.812
PHY-3002 : Step(72): len = 423675, overlap = 334.656
PHY-3002 : Step(73): len = 423564, overlap = 345.812
PHY-3002 : Step(74): len = 423128, overlap = 355.5
PHY-3002 : Step(75): len = 423895, overlap = 353.281
PHY-3002 : Step(76): len = 424310, overlap = 345.906
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000115285
PHY-3002 : Step(77): len = 440129, overlap = 338.781
PHY-3002 : Step(78): len = 451913, overlap = 341.062
PHY-3002 : Step(79): len = 454743, overlap = 325.375
PHY-3002 : Step(80): len = 458045, overlap = 316.375
PHY-3002 : Step(81): len = 463060, overlap = 316.125
PHY-3002 : Step(82): len = 465458, overlap = 300.781
PHY-3002 : Step(83): len = 463941, overlap = 281.188
PHY-3002 : Step(84): len = 463157, overlap = 270.469
PHY-3002 : Step(85): len = 463781, overlap = 276.688
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000230571
PHY-3002 : Step(86): len = 476642, overlap = 256.219
PHY-3002 : Step(87): len = 486322, overlap = 258.156
PHY-3002 : Step(88): len = 488917, overlap = 240.906
PHY-3002 : Step(89): len = 492641, overlap = 222.375
PHY-3002 : Step(90): len = 498533, overlap = 224.875
PHY-3002 : Step(91): len = 503418, overlap = 222.969
PHY-3002 : Step(92): len = 503694, overlap = 229.375
PHY-3002 : Step(93): len = 503293, overlap = 230.906
PHY-3002 : Step(94): len = 503843, overlap = 236.156
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000459592
PHY-3002 : Step(95): len = 510881, overlap = 236.406
PHY-3002 : Step(96): len = 515931, overlap = 231.5
PHY-3002 : Step(97): len = 517026, overlap = 228.969
PHY-3002 : Step(98): len = 518426, overlap = 224.938
PHY-3002 : Step(99): len = 521306, overlap = 227.812
PHY-3002 : Step(100): len = 523285, overlap = 229.188
PHY-3002 : Step(101): len = 522584, overlap = 212.75
PHY-3002 : Step(102): len = 523122, overlap = 211.656
PHY-3002 : Step(103): len = 524772, overlap = 204.469
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000909171
PHY-3002 : Step(104): len = 531388, overlap = 201.25
PHY-3002 : Step(105): len = 536114, overlap = 192.531
PHY-3002 : Step(106): len = 535815, overlap = 181.062
PHY-3002 : Step(107): len = 536483, overlap = 172.656
PHY-3002 : Step(108): len = 540550, overlap = 169.062
PHY-3002 : Step(109): len = 543784, overlap = 162.5
PHY-3002 : Step(110): len = 543541, overlap = 157.062
PHY-3002 : Step(111): len = 544145, overlap = 157.25
PHY-3002 : Step(112): len = 546075, overlap = 170
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00179614
PHY-3002 : Step(113): len = 548728, overlap = 158.188
PHY-3002 : Step(114): len = 551750, overlap = 153.438
PHY-3002 : Step(115): len = 553142, overlap = 141.406
PHY-3002 : Step(116): len = 554464, overlap = 143.25
PHY-3002 : Step(117): len = 555922, overlap = 142.938
PHY-3002 : Step(118): len = 557787, overlap = 135.844
PHY-3002 : Step(119): len = 558843, overlap = 134.906
PHY-3002 : Step(120): len = 559465, overlap = 134.594
PHY-3002 : Step(121): len = 560492, overlap = 136
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.047498s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 59%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/14601.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 740480, over cnt = 1838(5%), over = 10891, worst = 46
PHY-1001 : End global iterations;  0.389959s wall, 0.218750s user + 0.015625s system = 0.234375s CPU (60.1%)

PHY-1001 : Congestion index: top1 = 101.16, top5 = 75.67, top10 = 63.82, top15 = 56.71.
PHY-3001 : End congestion estimation;  0.535073s wall, 0.281250s user + 0.046875s system = 0.328125s CPU (61.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14599 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.526105s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (74.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000145677
PHY-3002 : Step(122): len = 614586, overlap = 77.7812
PHY-3002 : Step(123): len = 618087, overlap = 68.75
PHY-3002 : Step(124): len = 614816, overlap = 69.25
PHY-3002 : Step(125): len = 612308, overlap = 64.1562
PHY-3002 : Step(126): len = 611007, overlap = 62.1562
PHY-3002 : Step(127): len = 610564, overlap = 60.7188
PHY-3002 : Step(128): len = 609716, overlap = 59.375
PHY-3002 : Step(129): len = 607705, overlap = 56.75
PHY-3002 : Step(130): len = 607585, overlap = 58.625
PHY-3002 : Step(131): len = 603657, overlap = 56.5625
PHY-3002 : Step(132): len = 599244, overlap = 58.0938
PHY-3002 : Step(133): len = 596268, overlap = 56.5625
PHY-3002 : Step(134): len = 592629, overlap = 55.375
PHY-3002 : Step(135): len = 590009, overlap = 54.25
PHY-3002 : Step(136): len = 587963, overlap = 55.375
PHY-3002 : Step(137): len = 587134, overlap = 56.9688
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000291354
PHY-3002 : Step(138): len = 588936, overlap = 57.625
PHY-3002 : Step(139): len = 595781, overlap = 53.375
PHY-3002 : Step(140): len = 601435, overlap = 54.6562
PHY-3002 : Step(141): len = 600766, overlap = 56.3125
PHY-3002 : Step(142): len = 600828, overlap = 56.7812
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000582709
PHY-3002 : Step(143): len = 606577, overlap = 57.0312
PHY-3002 : Step(144): len = 625388, overlap = 52.1562
PHY-3002 : Step(145): len = 630530, overlap = 51.6562
PHY-3002 : Step(146): len = 629264, overlap = 52.6875
PHY-3002 : Step(147): len = 627157, overlap = 52.9688
PHY-3002 : Step(148): len = 627202, overlap = 53.75
PHY-3002 : Step(149): len = 627805, overlap = 53.3125
PHY-3002 : Step(150): len = 629784, overlap = 51.1562
PHY-3002 : Step(151): len = 628373, overlap = 47.5
PHY-3002 : Step(152): len = 624908, overlap = 46.875
PHY-3002 : Step(153): len = 621568, overlap = 49.4375
PHY-3002 : Step(154): len = 619946, overlap = 49.8125
PHY-3002 : Step(155): len = 618383, overlap = 51.1562
PHY-3002 : Step(156): len = 616201, overlap = 50.5625
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00116542
PHY-3002 : Step(157): len = 619404, overlap = 49.375
PHY-3002 : Step(158): len = 621666, overlap = 49.6875
PHY-3002 : Step(159): len = 627345, overlap = 48.3438
PHY-3002 : Step(160): len = 630402, overlap = 48.5312
PHY-3002 : Step(161): len = 630388, overlap = 48.625
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00233084
PHY-3002 : Step(162): len = 631030, overlap = 48.2188
PHY-3002 : Step(163): len = 632725, overlap = 47.875
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 59%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 64/14601.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 770248, over cnt = 2499(7%), over = 11274, worst = 31
PHY-1001 : End global iterations;  0.522342s wall, 0.187500s user + 0.015625s system = 0.203125s CPU (38.9%)

PHY-1001 : Congestion index: top1 = 91.29, top5 = 69.91, top10 = 60.39, top15 = 54.54.
PHY-3001 : End congestion estimation;  0.672957s wall, 0.328125s user + 0.015625s system = 0.343750s CPU (51.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14599 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.522601s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (56.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000146305
PHY-3002 : Step(164): len = 622661, overlap = 117
PHY-3002 : Step(165): len = 614042, overlap = 114.438
PHY-3002 : Step(166): len = 605249, overlap = 106.656
PHY-3002 : Step(167): len = 596733, overlap = 95.9375
PHY-3002 : Step(168): len = 589519, overlap = 98.6562
PHY-3002 : Step(169): len = 582830, overlap = 97.5
PHY-3002 : Step(170): len = 577136, overlap = 108.844
PHY-3002 : Step(171): len = 573151, overlap = 103.344
PHY-3002 : Step(172): len = 567695, overlap = 111.281
PHY-3002 : Step(173): len = 563882, overlap = 111.5
PHY-3002 : Step(174): len = 561101, overlap = 108.156
PHY-3002 : Step(175): len = 558320, overlap = 102.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00029261
PHY-3002 : Step(176): len = 561770, overlap = 97
PHY-3002 : Step(177): len = 566499, overlap = 91.25
PHY-3002 : Step(178): len = 569758, overlap = 82.5938
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000585219
PHY-3002 : Step(179): len = 574218, overlap = 81.25
PHY-3002 : Step(180): len = 582070, overlap = 76.5938
PHY-3002 : Step(181): len = 584078, overlap = 72.5938
PHY-3002 : Step(182): len = 585684, overlap = 67.0312
PHY-3002 : Step(183): len = 586810, overlap = 65.5312
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00117044
PHY-3002 : Step(184): len = 590530, overlap = 66.4062
PHY-3002 : Step(185): len = 594770, overlap = 66.375
PHY-3002 : Step(186): len = 599554, overlap = 54.2812
PHY-3002 : Step(187): len = 601216, overlap = 53.6875
PHY-3002 : Step(188): len = 600948, overlap = 52.8125
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00234088
PHY-3002 : Step(189): len = 602941, overlap = 53
PHY-3002 : Step(190): len = 604737, overlap = 49.9375
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 60656, tnet num: 14599, tinst num: 12446, tnode num: 72563, tedge num: 102290.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 328.06 peak overflow 2.28
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 539/14601.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 764768, over cnt = 2869(8%), over = 10310, worst = 39
PHY-1001 : End global iterations;  0.569968s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (68.5%)

PHY-1001 : Congestion index: top1 = 78.75, top5 = 62.74, top10 = 55.19, top15 = 50.84.
PHY-1001 : End incremental global routing;  0.739713s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (61.3%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14599 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.530610s wall, 0.218750s user + 0.015625s system = 0.234375s CPU (44.2%)

OPT-1001 : 10 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 102 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 12332 has valid locations, 89 needs to be replaced
PHY-3001 : design contains 12525 instances, 7404 luts, 3568 seqs, 1421 slices, 199 macros(1421 instances: 931 mslices 490 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 612030
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 59%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 12409/14680.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 772240, over cnt = 2890(8%), over = 10373, worst = 39
PHY-1001 : End global iterations;  0.119759s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (52.2%)

PHY-1001 : Congestion index: top1 = 78.62, top5 = 62.78, top10 = 55.21, top15 = 50.87.
PHY-3001 : End congestion estimation;  0.299223s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (52.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 60938, tnet num: 14678, tinst num: 12525, tnode num: 72941, tedge num: 102696.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14678 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.490389s wall, 0.671875s user + 0.015625s system = 0.687500s CPU (46.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(191): len = 611567, overlap = 0
PHY-3002 : Step(192): len = 611190, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 59%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 12438/14680.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 771000, over cnt = 2885(8%), over = 10373, worst = 39
PHY-1001 : End global iterations;  0.104679s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (29.9%)

PHY-1001 : Congestion index: top1 = 78.90, top5 = 62.81, top10 = 55.21, top15 = 50.88.
PHY-3001 : End congestion estimation;  0.298081s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (31.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14678 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.564574s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (47.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000807862
PHY-3002 : Step(193): len = 611083, overlap = 50.7188
PHY-3002 : Step(194): len = 611320, overlap = 50.5938
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00161572
PHY-3002 : Step(195): len = 611363, overlap = 50.375
PHY-3002 : Step(196): len = 611539, overlap = 50.3125
PHY-3001 : Final: Len = 611539, Over = 50.3125
PHY-3001 : End incremental placement;  3.057197s wall, 1.265625s user + 0.031250s system = 1.296875s CPU (42.4%)

OPT-1001 : Total overflow 329.06 peak overflow 2.28
OPT-1001 : End high-fanout net optimization;  4.629721s wall, 2.015625s user + 0.046875s system = 2.062500s CPU (44.5%)

OPT-1001 : Current memory(MB): used = 602, reserve = 593, peak = 615.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 12424/14680.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 771080, over cnt = 2869(8%), over = 10176, worst = 39
PHY-1002 : len = 824608, over cnt = 1859(5%), over = 4761, worst = 20
PHY-1002 : len = 852768, over cnt = 788(2%), over = 1985, worst = 15
PHY-1002 : len = 867936, over cnt = 255(0%), over = 562, worst = 15
PHY-1002 : len = 876232, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.922670s wall, 0.812500s user + 0.000000s system = 0.812500s CPU (88.1%)

PHY-1001 : Congestion index: top1 = 58.94, top5 = 52.35, top10 = 48.47, top15 = 45.94.
OPT-1001 : End congestion update;  1.121796s wall, 0.921875s user + 0.000000s system = 0.921875s CPU (82.2%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 14678 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.493114s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (44.4%)

OPT-0007 : Start: WNS -3418 TNS -566705 NUM_FEPS 412
OPT-0007 : Iter 1: improved WNS -2811 TNS -324405 NUM_FEPS 412 with 50 cells processed and 4400 slack improved
OPT-0007 : Iter 2: improved WNS -2811 TNS -324255 NUM_FEPS 412 with 8 cells processed and 250 slack improved
OPT-1001 : End global optimization;  1.646268s wall, 1.140625s user + 0.000000s system = 1.140625s CPU (69.3%)

OPT-1001 : Current memory(MB): used = 599, reserve = 589, peak = 615.
OPT-1001 : End physical optimization;  7.541861s wall, 3.765625s user + 0.109375s system = 3.875000s CPU (51.4%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 7404 LUT to BLE ...
SYN-4008 : Packed 7404 LUT and 1509 SEQ to BLE.
SYN-4003 : Packing 2059 remaining SEQ's ...
SYN-4005 : Packed 1585 SEQ with LUT/SLICE
SYN-4006 : 4440 single LUT's are left
SYN-4006 : 474 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 7878/9809 primitive instances ...
PHY-3001 : End packing;  0.559486s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (50.3%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 5859 instances
RUN-1001 : 2862 mslices, 2863 lslices, 102 pads, 25 brams, 3 dsps
RUN-1001 : There are total 13412 nets
RUN-6004 WARNING: There are 1 nets with only 1 pin.
RUN-1001 : 7787 nets have 2 pins
RUN-1001 : 3862 nets have [3 - 5] pins
RUN-1001 : 915 nets have [6 - 10] pins
RUN-1001 : 546 nets have [11 - 20] pins
RUN-1001 : 294 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
PHY-3001 : design contains 5857 instances, 5725 slices, 199 macros(1421 instances: 931 mslices 490 lslices)
PHY-3001 : Cell area utilization is 65%
PHY-3001 : After packing: Len = 625309, Over = 137
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 65%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 7157/13412.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 846816, over cnt = 1755(4%), over = 2772, worst = 9
PHY-1002 : len = 853408, over cnt = 1118(3%), over = 1583, worst = 7
PHY-1002 : len = 864616, over cnt = 450(1%), over = 596, worst = 5
PHY-1002 : len = 871392, over cnt = 107(0%), over = 133, worst = 3
PHY-1002 : len = 873424, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.056984s wall, 0.750000s user + 0.000000s system = 0.750000s CPU (71.0%)

PHY-1001 : Congestion index: top1 = 60.52, top5 = 52.46, top10 = 48.41, top15 = 45.72.
PHY-3001 : End congestion estimation;  1.304964s wall, 0.921875s user + 0.000000s system = 0.921875s CPU (70.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 57249, tnet num: 13410, tinst num: 5857, tnode num: 66700, tedge num: 99699.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.070096s wall, 0.578125s user + 0.000000s system = 0.578125s CPU (54.0%)

RUN-1004 : used memory is 549 MB, reserved memory is 545 MB, peak memory is 615 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 13410 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.626990s wall, 0.875000s user + 0.000000s system = 0.875000s CPU (53.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.39747e-05
PHY-3002 : Step(197): len = 612985, overlap = 149.75
PHY-3002 : Step(198): len = 604305, overlap = 151
PHY-3002 : Step(199): len = 598688, overlap = 160.75
PHY-3002 : Step(200): len = 593353, overlap = 169.5
PHY-3002 : Step(201): len = 588932, overlap = 184.25
PHY-3002 : Step(202): len = 586428, overlap = 192.25
PHY-3002 : Step(203): len = 584977, overlap = 189.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000127949
PHY-3002 : Step(204): len = 592882, overlap = 172.75
PHY-3002 : Step(205): len = 603749, overlap = 150.5
PHY-3002 : Step(206): len = 603366, overlap = 148.75
PHY-3002 : Step(207): len = 603334, overlap = 146.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000255899
PHY-3002 : Step(208): len = 610986, overlap = 143
PHY-3002 : Step(209): len = 620360, overlap = 134.75
PHY-3002 : Step(210): len = 625084, overlap = 125.25
PHY-3002 : Step(211): len = 626274, overlap = 124.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.891185s wall, 0.000000s user + 0.109375s system = 0.109375s CPU (12.3%)

PHY-3001 : Trial Legalized: Len = 668689
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 64%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 756/13412.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 833792, over cnt = 2297(6%), over = 4033, worst = 7
PHY-1002 : len = 852144, over cnt = 1243(3%), over = 1831, worst = 7
PHY-1002 : len = 863904, over cnt = 652(1%), over = 904, worst = 5
PHY-1002 : len = 872944, over cnt = 255(0%), over = 331, worst = 5
PHY-1002 : len = 878288, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.356432s wall, 0.765625s user + 0.000000s system = 0.765625s CPU (56.4%)

PHY-1001 : Congestion index: top1 = 56.55, top5 = 51.21, top10 = 47.90, top15 = 45.75.
PHY-3001 : End congestion estimation;  1.641015s wall, 0.937500s user + 0.000000s system = 0.937500s CPU (57.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 13410 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.574050s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (46.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00016457
PHY-3002 : Step(212): len = 651452, overlap = 18
PHY-3002 : Step(213): len = 641136, overlap = 35
PHY-3002 : Step(214): len = 633785, overlap = 47.75
PHY-3002 : Step(215): len = 629104, overlap = 58.5
PHY-3002 : Step(216): len = 626144, overlap = 70.5
PHY-3002 : Step(217): len = 624683, overlap = 74.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00032914
PHY-3002 : Step(218): len = 632018, overlap = 68
PHY-3002 : Step(219): len = 636845, overlap = 66.5
PHY-3002 : Step(220): len = 639864, overlap = 69.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00065828
PHY-3002 : Step(221): len = 644130, overlap = 68.25
PHY-3002 : Step(222): len = 651768, overlap = 65.5
PHY-3002 : Step(223): len = 653889, overlap = 62.75
PHY-3002 : Step(224): len = 653660, overlap = 64
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.016276s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 668387, Over = 0
PHY-3001 : Spreading special nets. 52 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.036109s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 71 instances has been re-located, deltaX = 13, deltaY = 44, maxDist = 2.
PHY-3001 : Final: Len = 669285, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 57249, tnet num: 13410, tinst num: 5857, tnode num: 66700, tedge num: 99699.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.220325s wall, 0.531250s user + 0.000000s system = 0.531250s CPU (43.5%)

RUN-1004 : used memory is 550 MB, reserved memory is 541 MB, peak memory is 629 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3972/13412.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 851816, over cnt = 2121(6%), over = 3394, worst = 6
PHY-1002 : len = 864000, over cnt = 1212(3%), over = 1700, worst = 5
PHY-1002 : len = 877032, over cnt = 439(1%), over = 604, worst = 5
PHY-1002 : len = 879328, over cnt = 331(0%), over = 453, worst = 5
PHY-1002 : len = 885312, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.212840s wall, 0.640625s user + 0.015625s system = 0.656250s CPU (54.1%)

PHY-1001 : Congestion index: top1 = 55.80, top5 = 49.82, top10 = 46.80, top15 = 44.73.
PHY-1001 : End incremental global routing;  1.470470s wall, 0.890625s user + 0.015625s system = 0.906250s CPU (61.6%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 13410 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.570487s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (38.3%)

OPT-1001 : 2 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 102 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 5751 has valid locations, 10 needs to be replaced
PHY-3001 : design contains 5865 instances, 5733 slices, 199 macros(1421 instances: 931 mslices 490 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 670699
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 65%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 12218/13420.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 887336, over cnt = 36(0%), over = 37, worst = 2
PHY-1002 : len = 887424, over cnt = 17(0%), over = 18, worst = 2
PHY-1002 : len = 887536, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.371330s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (46.3%)

PHY-1001 : Congestion index: top1 = 55.84, top5 = 49.84, top10 = 46.82, top15 = 44.76.
PHY-3001 : End congestion estimation;  0.626816s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (42.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 57337, tnet num: 13418, tinst num: 5865, tnode num: 66812, tedge num: 99831.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.203465s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (39.0%)

RUN-1004 : used memory is 578 MB, reserved memory is 571 MB, peak memory is 634 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 13418 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.776402s wall, 0.750000s user + 0.000000s system = 0.750000s CPU (42.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(225): len = 670116, overlap = 0
PHY-3002 : Step(226): len = 670048, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 65%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 12212/13420.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 886280, over cnt = 35(0%), over = 42, worst = 3
PHY-1002 : len = 886360, over cnt = 13(0%), over = 13, worst = 1
PHY-1002 : len = 886472, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 886488, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.493780s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (44.3%)

PHY-1001 : Congestion index: top1 = 55.80, top5 = 49.85, top10 = 46.84, top15 = 44.76.
PHY-3001 : End congestion estimation;  0.743874s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (48.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 13418 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.566832s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (30.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.21386e-05
PHY-3002 : Step(227): len = 670127, overlap = 0.5
PHY-3002 : Step(228): len = 670127, overlap = 0.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003994s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 670099, Over = 0
PHY-3001 : End spreading;  0.031575s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (99.0%)

PHY-3001 : Final: Len = 670099, Over = 0
PHY-3001 : End incremental placement;  4.072923s wall, 1.656250s user + 0.000000s system = 1.656250s CPU (40.7%)

OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : End high-fanout net optimization;  6.451283s wall, 3.031250s user + 0.015625s system = 3.046875s CPU (47.2%)

OPT-1001 : Current memory(MB): used = 641, reserve = 637, peak = 643.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 12212/13420.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 886640, over cnt = 26(0%), over = 30, worst = 3
PHY-1002 : len = 886672, over cnt = 12(0%), over = 13, worst = 2
PHY-1002 : len = 886728, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.369152s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (59.3%)

PHY-1001 : Congestion index: top1 = 55.82, top5 = 49.85, top10 = 46.81, top15 = 44.73.
OPT-1001 : End congestion update;  0.615184s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (53.3%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 13418 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.454624s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (27.5%)

OPT-0007 : Start: WNS -2506 TNS -164697 NUM_FEPS 292
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 102 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 5761 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 5865 instances, 5733 slices, 199 macros(1421 instances: 931 mslices 490 lslices)
PHY-3001 : Cell area utilization is 65%
PHY-3001 : Initial: Len = 684511, Over = 0
PHY-3001 : Spreading special nets. 15 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.037907s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (41.2%)

PHY-3001 : 25 instances has been re-located, deltaX = 5, deltaY = 14, maxDist = 2.
PHY-3001 : Final: Len = 684781, Over = 0
PHY-3001 : End incremental legalization;  0.265504s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (47.1%)

OPT-0007 : Iter 1: improved WNS -2461 TNS -136735 NUM_FEPS 291 with 174 cells processed and 30653 slack improved
OPT-0007 : Iter 2: improved WNS -2461 TNS -136735 NUM_FEPS 291 with 0 cells processed and 0 slack improved
OPT-1001 : End path based optimization;  1.551819s wall, 0.671875s user + 0.000000s system = 0.671875s CPU (43.3%)

OPT-1001 : Current memory(MB): used = 641, reserve = 638, peak = 644.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 13418 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.464366s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (63.9%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 11605/13420.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 900336, over cnt = 189(0%), over = 310, worst = 7
PHY-1002 : len = 901768, over cnt = 70(0%), over = 77, worst = 4
PHY-1002 : len = 902536, over cnt = 12(0%), over = 12, worst = 1
PHY-1002 : len = 902624, over cnt = 7(0%), over = 7, worst = 1
PHY-1002 : len = 902704, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.735699s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (36.1%)

PHY-1001 : Congestion index: top1 = 56.51, top5 = 50.36, top10 = 47.29, top15 = 45.22.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 13418 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.470527s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (19.9%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS -2461 TNS -139482 NUM_FEPS 292
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 56.137931
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack -2461ps with logic level 2 and starts from PAD
RUN-1001 :   0 HFN exist on timing critical paths out of 13420 nets
RUN-1001 :   0 long nets exist on timing critical paths out of 13420 nets
OPT-1001 : End physical optimization;  11.399605s wall, 5.062500s user + 0.015625s system = 5.078125s CPU (44.5%)

RUN-1003 : finish command "place" in  36.254350s wall, 17.015625s user + 1.296875s system = 18.312500s CPU (50.5%)

RUN-1004 : used memory is 535 MB, reserved memory is 524 MB, peak memory is 644 MB
RUN-1002 : start command "export_db m0soc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db m0soc_place.db" in  1.357320s wall, 1.125000s user + 0.015625s system = 1.140625s CPU (84.0%)

RUN-1004 : used memory is 540 MB, reserved memory is 531 MB, peak memory is 644 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 18 thread(s)
RUN-1001 : There are total 5867 instances
RUN-1001 : 2862 mslices, 2871 lslices, 102 pads, 25 brams, 3 dsps
RUN-1001 : There are total 13420 nets
RUN-6004 WARNING: There are 1 nets with only 1 pin.
RUN-1001 : 7785 nets have 2 pins
RUN-1001 : 3862 nets have [3 - 5] pins
RUN-1001 : 919 nets have [6 - 10] pins
RUN-1001 : 547 nets have [11 - 20] pins
RUN-1001 : 299 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 57337, tnet num: 13418, tinst num: 5865, tnode num: 66812, tedge num: 99831.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.037957s wall, 0.765625s user + 0.000000s system = 0.765625s CPU (73.8%)

RUN-1004 : used memory is 559 MB, reserved memory is 560 MB, peak memory is 644 MB
PHY-1001 : 2862 mslices, 2871 lslices, 102 pads, 25 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 13418 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 844152, over cnt = 2275(6%), over = 3985, worst = 8
PHY-1002 : len = 863512, over cnt = 1307(3%), over = 1908, worst = 7
PHY-1002 : len = 883600, over cnt = 253(0%), over = 362, worst = 6
PHY-1002 : len = 888512, over cnt = 5(0%), over = 8, worst = 3
PHY-1002 : len = 888592, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.196055s wall, 1.093750s user + 0.031250s system = 1.125000s CPU (94.1%)

PHY-1001 : Congestion index: top1 = 56.64, top5 = 50.17, top10 = 46.97, top15 = 44.74.
PHY-1001 : End global routing;  1.427623s wall, 1.265625s user + 0.031250s system = 1.296875s CPU (90.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 640, reserve = 635, peak = 644.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SWCLK_dup_1 will be routed on clock mesh
PHY-1001 : net clk_dup_11 will be routed on clock mesh
PHY-1001 : net clk_148m_vga_dup_1 will be routed on clock mesh
PHY-1001 : net sd_reader/clk will be routed on clock mesh
PHY-1001 : net sdram_top_inst/fifo_ctrl_inst/sys_clk will be routed on clock mesh
PHY-5010 WARNING: Net sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/rd_to_wr_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/rd_to_wr_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 901, reserve = 898, peak = 901.
PHY-1001 : End build detailed router design. 2.848237s wall, 1.343750s user + 0.015625s system = 1.359375s CPU (47.7%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 132656, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.243752s wall, 0.734375s user + 0.015625s system = 0.750000s CPU (60.3%)

PHY-1001 : Current memory(MB): used = 937, reserve = 935, peak = 937.
PHY-1001 : End phase 1; 1.251090s wall, 0.750000s user + 0.015625s system = 0.765625s CPU (61.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 68% nets.
PHY-1001 : Routed 90% nets.
PHY-1022 : len = 2.17046e+06, over cnt = 1500(0%), over = 1508, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 941, reserve = 938, peak = 941.
PHY-1001 : End initial routed; 27.336555s wall, 19.937500s user + 0.187500s system = 20.125000s CPU (73.6%)

PHY-1001 : Update timing.....
PHY-1001 : 235/12148(1%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -3.832   |  -916.519  |  360  
RUN-1001 :   Hold   |   0.095   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 2.024799s wall, 0.937500s user + 0.015625s system = 0.953125s CPU (47.1%)

PHY-1001 : Current memory(MB): used = 951, reserve = 950, peak = 951.
PHY-1001 : End phase 2; 29.361443s wall, 20.875000s user + 0.203125s system = 21.078125s CPU (71.8%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 22 pins with SWNS -3.668ns STNS -914.564ns FEP 359.
PHY-1001 : End OPT Iter 1; 0.199282s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (62.7%)

PHY-1022 : len = 2.1707e+06, over cnt = 1509(0%), over = 1518, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.368825s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (46.6%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 2.13387e+06, over cnt = 494(0%), over = 494, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 1.497405s wall, 1.187500s user + 0.015625s system = 1.203125s CPU (80.3%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 2.12575e+06, over cnt = 99(0%), over = 99, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.600063s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (52.1%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 2.12624e+06, over cnt = 16(0%), over = 16, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.295428s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (26.4%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 2.12638e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 0.189596s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (33.0%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 2.12638e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 5; 0.150149s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (62.4%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1022 : len = 2.12638e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 6; 0.189932s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (74.0%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1022 : len = 2.12638e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 7; 0.249999s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (31.3%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1022 : len = 2.12638e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 8; 0.129040s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (84.8%)

PHY-1001 : ==== DR Iter 9 ====
PHY-1022 : len = 2.1264e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 9; 0.137951s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (68.0%)

PHY-1001 : Update timing.....
PHY-1001 : 237/12148(1%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -3.668   |  -914.984  |  360  
RUN-1001 :   Hold   |   0.095   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 2.023356s wall, 0.765625s user + 0.000000s system = 0.765625s CPU (37.8%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 387 feed throughs used by 263 nets
PHY-1001 : End commit to database; 1.456236s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (33.3%)

PHY-1001 : Current memory(MB): used = 1034, reserve = 1035, peak = 1034.
PHY-1001 : End phase 3; 7.523461s wall, 3.734375s user + 0.031250s system = 3.765625s CPU (50.1%)

PHY-1001 : ===== Detail Route Phase 4 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 14 pins with SWNS -3.668ns STNS -914.582ns FEP 359.
PHY-1001 : End OPT Iter 1; 0.178800s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (43.7%)

PHY-1022 : len = 2.12642e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.340972s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (32.1%)

PHY-0007 : Phase: 4; Congestion: {, , , }; Timing: {-3.668ns, -914.582ns, 359}
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 2.1264e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 1; 0.121946s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (51.3%)

PHY-1001 : Update timing.....
PHY-1001 : 237/12148(1%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -3.668   |  -914.984  |  360  
RUN-1001 :   Hold   |   0.095   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 2.034278s wall, 0.781250s user + 0.000000s system = 0.781250s CPU (38.4%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 387 feed throughs used by 263 nets
PHY-1001 : End commit to database; 1.517955s wall, 0.812500s user + 0.000000s system = 0.812500s CPU (53.5%)

PHY-1001 : Current memory(MB): used = 1042, reserve = 1043, peak = 1042.
PHY-1001 : End phase 4; 4.049755s wall, 1.781250s user + 0.000000s system = 1.781250s CPU (44.0%)

PHY-1003 : Routed, final wirelength = 2.1264e+06
PHY-1001 : Current memory(MB): used = 1043, reserve = 1045, peak = 1043.
PHY-1001 : End export database. 0.045962s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End detail routing;  45.360160s wall, 28.609375s user + 0.281250s system = 28.890625s CPU (63.7%)

RUN-1003 : finish command "route" in  48.477725s wall, 31.078125s user + 0.328125s system = 31.406250s CPU (64.8%)

RUN-1004 : used memory is 1037 MB, reserved memory is 1039 MB, peak memory is 1043 MB
RUN-1002 : start command "report_area -io_info -file m0soc_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        47
  #input                   12
  #output                  33
  #inout                    2

Utilization Statistics
#lut                    10671   out of  19600   54.44%
#reg                     3792   out of  19600   19.35%
#le                     11140
  #lut only              7348   out of  11140   65.96%
  #reg only               469   out of  11140    4.21%
  #lut&reg               3323   out of  11140   29.83%
#dsp                        3   out of     29   10.34%
#bram                      17   out of     64   26.56%
  #bram9k                  17
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       47   out of    188   25.00%
  #ireg                     6
  #oreg                     7
  #treg                     1
#pll                        1   out of      4   25.00%
#gclk                       0   out of     16    0.00%

Clock Resource Statistics
Index     ClockNet                                 Type               DriverType         Driver                         Fanout
#1        clk_dup_11                               GCLK               io                 clk_syn_12.di                  2041
#2        sd_reader/clk                            GCLK               pll                clk_gen_inst/pll_inst.clkc1    263
#3        sdram_top_inst/fifo_ctrl_inst/sys_clk    GCLK               pll                clk_gen_inst/pll_inst.clkc4    250
#4        SWCLK_dup_1                              GCLK               io                 SWCLK_syn_2.di                 78
#5        clk_148m_vga_dup_1                       GCLK               pll                clk_gen_inst/pll_inst.clkc3    63


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
      RSTn          INPUT        G11        LVCMOS33          N/A          PULLUP       NONE     
       RX           INPUT        F16        LVTTL33           N/A          PULLUP       IREG     
     SWCLK          INPUT         F9        LVCMOS33          N/A           N/A         NONE     
      clk           INPUT        K14        LVCMOS33          N/A          PULLUP       NONE     
     col[3]         INPUT        G12        LVTTL33           N/A          PULLUP       NONE     
     col[2]         INPUT        J13        LVTTL33           N/A          PULLUP       NONE     
     col[1]         INPUT        L12        LVTTL33           N/A          PULLUP       NONE     
     col[0]         INPUT        H14        LVTTL33           N/A          PULLUP       NONE     
     sddat0         INPUT         P1        LVCMOS33          N/A          PULLUP       IREG     
     sddat1         INPUT         N1        LVCMOS33          N/A          PULLUP       IREG     
     sddat2         INPUT         R2        LVCMOS33          N/A          PULLUP       IREG     
     sddat3         INPUT         R1        LVCMOS33          N/A          PULLUP       IREG     
     LED[3]        OUTPUT         N4        LVCMOS33           8            NONE        OREG     
     LED[2]        OUTPUT         N3        LVCMOS33           8            NONE        OREG     
     LED[1]        OUTPUT         M4        LVCMOS33           8            NONE        OREG     
     LED[0]        OUTPUT         M3        LVCMOS33           8            NONE        OREG     
       TX          OUTPUT        E16        LVTTL33            8            NONE        OREG     
  clk_148m_vga     OUTPUT         H2        LVCMOS33           8            NONE        NONE     
    rgb_b[7]       OUTPUT         C1        LVCMOS33           8            NONE        NONE     
    rgb_b[6]       OUTPUT         D1        LVCMOS33           8            NONE        NONE     
    rgb_b[5]       OUTPUT         E2        LVCMOS33           8            NONE        NONE     
    rgb_b[4]       OUTPUT         G3        LVCMOS33           8            NONE        NONE     
    rgb_b[3]       OUTPUT         E1        LVCMOS33           8            NONE        NONE     
    rgb_b[2]       OUTPUT         F2        LVCMOS33           8            NONE        NONE     
    rgb_b[1]       OUTPUT         F1        LVCMOS33           8            NONE        NONE     
    rgb_b[0]       OUTPUT         G1        LVCMOS33           8            NONE        NONE     
    rgb_g[7]       OUTPUT         H5        LVCMOS33           8            NONE        NONE     
    rgb_g[6]       OUTPUT         H1        LVCMOS33           8            NONE        NONE     
    rgb_g[5]       OUTPUT         J6        LVCMOS33           8            NONE        NONE     
    rgb_g[4]       OUTPUT         H3        LVCMOS33           8            NONE        NONE     
    rgb_g[3]       OUTPUT         J1        LVCMOS33           8            NONE        NONE     
    rgb_g[2]       OUTPUT         K1        LVCMOS33           8            NONE        NONE     
    rgb_g[1]       OUTPUT         K2        LVCMOS33           8            NONE        NONE     
    rgb_g[0]       OUTPUT         L1        LVCMOS33           8            NONE        NONE     
    rgb_r[7]       OUTPUT         K6        LVCMOS33           8            NONE        NONE     
    rgb_r[6]       OUTPUT         K3        LVCMOS33           8            NONE        NONE     
    rgb_r[5]       OUTPUT         K5        LVCMOS33           8            NONE        NONE     
    rgb_r[4]       OUTPUT         L4        LVCMOS33           8            NONE        NONE     
    rgb_r[3]       OUTPUT         M1        LVCMOS33           8            NONE        NONE     
    rgb_r[2]       OUTPUT         M2        LVCMOS33           8            NONE        NONE     
    rgb_r[1]       OUTPUT         L3        LVCMOS33           8            NONE        NONE     
    rgb_r[0]       OUTPUT         L5        LVCMOS33           8            NONE        NONE     
     sdclk         OUTPUT         M9        LVCMOS33           8            NONE        OREG     
     vga_hs        OUTPUT         J3        LVCMOS33           8            NONE        NONE     
     vga_vs        OUTPUT         J4        LVCMOS33           8            NONE        NONE     
     SWDIO          INOUT        H16        LVCMOS33           8            N/A         IREG     
     sdcmd          INOUT         P2        LVCMOS33           8           PULLUP     OREG;TREG  
      dm0          OUTPUT        S14        LVCMOS25           8            NONE        NONE     
      cke          OUTPUT        S18        LVCMOS25           8            NONE        NONE     
      we_n         OUTPUT        S19        LVCMOS25           8            NONE        NONE     
     cas_n         OUTPUT        S20        LVCMOS25           8            NONE        NONE     
     ras_n         OUTPUT        S21        LVCMOS25           8            NONE        NONE     
      cs_n         OUTPUT        S22        LVCMOS25           8            NONE        NONE     
    addr[9]        OUTPUT        S23        LVCMOS25           8            NONE        NONE     
    addr[8]        OUTPUT        S24        LVCMOS25           8            NONE        NONE     
    addr[7]        OUTPUT        S25        LVCMOS25           8            NONE        NONE     
    addr[6]        OUTPUT        S26        LVCMOS25           8            NONE        NONE     
    addr[5]        OUTPUT        S27        LVCMOS25           8            NONE        NONE     
    addr[4]        OUTPUT        S28        LVCMOS25           8            NONE        NONE     
      dm2          OUTPUT        S29        LVCMOS25           8            NONE        NONE     
      dm3          OUTPUT        S61        LVCMOS25           8            NONE        NONE     
    addr[3]        OUTPUT        S64        LVCMOS25           8            NONE        NONE     
    addr[2]        OUTPUT        S65        LVCMOS25           8            NONE        NONE     
    addr[1]        OUTPUT        S66        LVCMOS25           8            NONE        NONE     
    addr[0]        OUTPUT        S67        LVCMOS25           8            NONE        NONE     
    addr[10]       OUTPUT        S68        LVCMOS25           8            NONE        NONE     
     ba[0]         OUTPUT        S69        LVCMOS25           8            NONE        NONE     
     ba[1]         OUTPUT        S70        LVCMOS25           8            NONE        NONE     
      clk          OUTPUT        S73        LVCMOS25           8            NONE        NONE     
      dm1          OUTPUT        S76        LVCMOS25           8            NONE        NONE     
     dq[0]          INOUT         S1        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[6]          INOUT        S11        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[7]          INOUT        S12        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[1]          INOUT         S2        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[23]         INOUT        S31        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[22]         INOUT        S32        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[21]         INOUT        S35        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[20]         INOUT        S36        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[19]         INOUT        S37        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[18]         INOUT        S38        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[17]         INOUT        S41        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[16]         INOUT        S42        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[31]         INOUT        S48        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[30]         INOUT        S49        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[2]          INOUT         S5        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[29]         INOUT        S52        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[28]         INOUT        S53        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[27]         INOUT        S54        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[26]         INOUT        S55        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[25]         INOUT        S58        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[24]         INOUT        S59        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[3]          INOUT         S6        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[4]          INOUT         S7        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[8]          INOUT        S78        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[9]          INOUT        S79        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[5]          INOUT         S8        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[10]         INOUT        S82        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[11]         INOUT        S83        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[12]         INOUT        S84        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[13]         INOUT        S85        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[14]         INOUT        S88        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[15]         INOUT        S89        LVCMOS25           8           PULLUP     IREG;TREG  

Report Hierarchy Area:
+----------------------------------------------------------------------------------------------------------------------------------+
|Instance                    |Module                                          |le     |lut     |ripple  |seq     |bram    |dsp     |
+----------------------------------------------------------------------------------------------------------------------------------+
|top                         |CortexM0_SoC                                    |11140  |9250    |1421    |3806    |25      |3       |
|  ISP                       |AHBISP                                          |3773   |2395    |1019    |1315    |8       |0       |
|    u_5X5Window             |slidingWindow_5X5                               |597    |280     |142     |333     |8       |0       |
|      u_fifo_1              |fifo_buf                                        |75     |31      |18      |45      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                              |6      |2       |0       |6       |2       |0       |
|      u_fifo_2              |fifo_buf                                        |68     |33      |18      |42      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                              |4      |2       |0       |4       |2       |0       |
|      u_fifo_3              |fifo_buf                                        |73     |33      |18      |46      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                              |8      |0       |0       |8       |2       |0       |
|      u_fifo_4              |fifo_buf                                        |68     |29      |18      |40      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                              |6      |6       |0       |6       |2       |0       |
|    u_CC                    |CC                                              |112    |89      |23      |73      |0       |0       |
|    u_bypass                |bypass                                          |130    |90      |40      |34      |0       |0       |
|    u_cal_gain              |cal_gain                                        |2262   |1479    |658     |434     |0       |0       |
|      u_calculator          |calculator                                      |2182   |1405    |652     |381     |0       |0       |
|        u_b_successive      |successive                                      |647    |427     |206     |96      |0       |0       |
|        u_g_successive      |successive                                      |642    |412     |207     |77      |0       |0       |
|        u_r_successive      |successive                                      |703    |480     |206     |97      |0       |0       |
|    u_demosaic              |demosaic                                        |423    |220     |151     |280     |0       |0       |
|      u1_conv_mask5         |conv_mask5                                      |98     |53      |34      |70      |0       |0       |
|      u2_conv_mask5         |conv_mask5                                      |79     |41      |30      |53      |0       |0       |
|      u_conv_mask4          |conv_mask4                                      |75     |39      |30      |50      |0       |0       |
|      u_conv_mask6          |conv_mask6                                      |91     |39      |33      |68      |0       |0       |
|    u_gamma                 |gamma                                           |16     |16      |0       |16      |0       |0       |
|      u_blue_gamma_rom      |gamma_rom                                       |10     |10      |0       |10      |0       |0       |
|      u_green_gamma_rom     |gamma_rom                                       |6      |6       |0       |6       |0       |0       |
|  Interconncet              |AHBlite_Interconnect                            |14     |7       |7       |2       |0       |0       |
|    SlaveMUX                |AHBlite_SlaveMUX                                |14     |7       |7       |2       |0       |0       |
|  RAMCODE_Interface         |AHBlite_Block_RAM                               |7      |7       |0       |6       |0       |0       |
|  RAMDATA_Interface         |AHBlite_Block_RAM                               |26     |26      |0       |12      |0       |0       |
|  RAM_CODE                  |Block_RAM                                       |4      |4       |0       |2       |4       |0       |
|  RAM_DATA                  |Block_RAM                                       |8      |8       |0       |0       |4       |0       |
|  U_APB_GPIO                |APB_GPIO                                        |1      |1       |0       |0       |0       |0       |
|  U_APB_SDCARD_CONTROL      |APB_SDCARD_CONTROL                              |36     |30      |0       |32      |0       |0       |
|  U_APB_UART                |APB_UART                                        |18     |18      |0       |10      |0       |0       |
|  U_sdram                   |SDRAM                                           |0      |0       |0       |0       |0       |0       |
|  ahb_to_apb                |cmsdk_ahb_to_apb                                |15     |15      |0       |9       |0       |0       |
|  clk_gen_inst              |clk_gen                                         |0      |0       |0       |0       |0       |0       |
|  cmsdk_apb_slave_mux       |cmsdk_apb_slave_mux                             |4      |4       |0       |2       |0       |0       |
|  fifo                      |sd2isp_fifo                                     |145    |84      |30      |104     |1       |0       |
|    ram_inst                |ram_infer_sd2isp_fifo                           |6      |5       |0       |6       |1       |0       |
|    rd_to_wr_cross_inst     |fifo_cross_domain_addr_process_al_sd2isp_fifo   |33     |17      |0       |33      |0       |0       |
|    wr_to_rd_cross_inst     |fifo_cross_domain_addr_process_al_sd2isp_fifo   |39     |26      |0       |39      |0       |0       |
|  kb                        |Keyboard                                        |104    |88      |16      |50      |0       |0       |
|  sd_reader                 |sd_reader                                       |747    |635     |100     |325     |0       |0       |
|    u_sdcmd_ctrl            |sdcmd_ctrl                                      |343    |306     |34      |146     |0       |0       |
|  sdram_top_inst            |sdram_top                                       |734    |579     |119     |429     |8       |0       |
|    fifo_ctrl_inst          |fifo_ctrl                                       |405    |296     |73      |285     |8       |0       |
|      rd_fifo_data          |fifo_data_out                                   |145    |100     |21      |117     |4       |0       |
|        ram_inst            |ram_infer_fifo_data_out                         |15     |15      |0       |15      |4       |0       |
|        rd_to_wr_cross_inst |fifo_cross_domain_addr_process_al_fifo_data_out |41     |37      |0       |41      |0       |0       |
|        wr_to_rd_cross_inst |fifo_cross_domain_addr_process_al_fifo_data_out |31     |22      |0       |31      |0       |0       |
|      wr_fifo_data          |fifo_data                                       |169    |127     |30      |131     |4       |0       |
|        ram_inst            |ram_infer_fifo_data                             |26     |21      |0       |26      |4       |0       |
|        rd_to_wr_cross_inst |fifo_cross_domain_addr_process_al_fifo_data     |36     |29      |0       |36      |0       |0       |
|        wr_to_rd_cross_inst |fifo_cross_domain_addr_process_al_fifo_data     |38     |38      |0       |38      |0       |0       |
|    sdram_ctrl_inst         |sdram_ctrl                                      |329    |283     |46      |144     |0       |0       |
|      sdram_a_ref_inst      |sdram_a_ref                                     |60     |48      |12      |24      |0       |0       |
|      sdram_arbit_inst      |sdram_arbit                                     |58     |58      |0       |19      |0       |0       |
|      sdram_init_inst       |sdram_init                                      |44     |40      |4       |29      |0       |0       |
|      sdram_read_inst       |sdram_read                                      |98     |80      |18      |42      |0       |0       |
|      sdram_write_inst      |sdram_write                                     |69     |57      |12      |30      |0       |0       |
|  u_logic                   |cortexm0ds_logic                                |5206   |5138    |51      |1377    |0       |3       |
|  u_rs232                   |rs232                                           |96     |88      |8       |58      |0       |0       |
|    uart_rx_inst            |uart_rx                                         |46     |42      |4       |32      |0       |0       |
|    uart_tx_inst            |uart_tx                                         |50     |46      |4       |26      |0       |0       |
|  vga_ctrl_inst             |vga_ctrl                                        |150    |84      |65      |26      |0       |0       |
+----------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       7738  
    #2          2       2451  
    #3          3       733   
    #4          4       677   
    #5        5-10      986   
    #6        11-50     754   
    #7       51-100      23   
    #8       101-500     2    
  Average     3.08            

RUN-1002 : start command "export_db m0soc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db m0soc_pr.db" in  1.665018s wall, 1.265625s user + 0.015625s system = 1.281250s CPU (77.0%)

RUN-1004 : used memory is 1030 MB, reserved memory is 1032 MB, peak memory is 1087 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 57337, tnet num: 13418, tinst num: 5865, tnode num: 66812, tedge num: 99831.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.052126s wall, 0.578125s user + 0.000000s system = 0.578125s CPU (54.9%)

RUN-1004 : used memory is 1024 MB, reserved memory is 1026 MB, peak memory is 1087 MB
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file m0soc_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 13418 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 4. Number of clock nets = 5 (1 unconstrainted).
TMR-5009 WARNING: No clock constraint on 1 clock net(s): 
		SWCLK_dup_1
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in m0soc_phy.timing, timing summary in m0soc_phy.tsm.
RUN-1002 : start command "export_bid m0soc_inst.bid"
PRG-1000 : <!-- HMAC is: dce11d0d02977cd4086fb4622185ca6673c71ea4425c8d079f00dcf7e8aec57f -->
RUN-1002 : start command "bitgen -bit m0soc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 18 threads.
BIT-1002 : Init instances completely, inst num: 5865
BIT-1002 : Init pips with 18 threads.
BIT-1002 : Init pips completely, net num: 13420, pip num: 148011
BIT-1002 : Init feedthrough with 18 threads.
BIT-1002 : Init feedthrough completely, num: 387
BIT-1003 : Multithreading accelaration with 18 threads.
BIT-1003 : Generate bitstream completely, there are 3150 valid insts, and 413047 bits set as '1'.
BIT-1004 : the usercode register value: 00000000110000010000000000000000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file m0soc.bit.
RUN-1003 : finish command "bitgen -bit m0soc.bit" in  21.197326s wall, 121.203125s user + 1.171875s system = 122.375000s CPU (577.3%)

RUN-1004 : used memory is 1049 MB, reserved memory is 1055 MB, peak memory is 1232 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240705_100706.log"
