// Seed: 1018350852
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input  tri0 id_0,
    output wor  id_1
    , id_3
);
  logic [7:0] id_4 = id_4[1];
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
  wire id_5 = id_0;
  wire id_6;
endmodule
module module_2;
  always @(posedge 1 | 1 or posedge id_1) id_1 <= id_1;
  logic [7:0] id_2;
  logic [7:0] id_3;
  logic [7:0] id_4;
  wire id_5;
  task id_6();
    begin : LABEL_0
      assign id_1 = 1'b0;
    end
  endtask
  assign id_3 = id_2;
  assign id_1 = 1;
  module_0 modCall_1 (
      id_5,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_5
  );
  assign id_3[1'd0] = 1;
  assign id_3 = id_4;
  assign id_6 = 1;
  assign id_6 = 1;
endmodule
