Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 20:05:44 on Nov 14,2024
vlog "+define+RANDSEED=3" -work __work alu.v alu_control.v br_control.v carry_1b.v carry_4b.v cla_16b.v cla_4b.v clkrst.v control.v decode.v decode_execute_latch.v dff.v execute.v execute_memory_latch.v extension.v fetch.v fetch_decode_latch.v fullAdder_1b.v hdu.v left_shift_rot.v memory.v memory2c.v memory_wb_latch.v nand2.v nor2.v not1.v overflow.v proc.v proc_hier.v proc_hier_pbench.v regFile.v regFile_bypass.v regFile_bypass_hier.v register.v right_shift_rot_log.v shifter.v wb.v xor2.v 
-- Compiling module alu
-- Compiling module alu_control
-- Compiling module br_control
-- Compiling module carry_1b
-- Compiling module carry_4b
-- Compiling module cla_16b
-- Compiling module cla_4b
-- Compiling module clkrst
-- Compiling module control
-- Compiling module decode
-- Compiling module decode_execute_latch
-- Compiling module dff
-- Compiling module execute
-- Compiling module execute_memory_latch
-- Compiling module extension
-- Compiling module fetch
-- Compiling module fetch_decode_latch
-- Compiling module fullAdder_1b
-- Compiling module hdu
-- Compiling module left_shift_rot
-- Compiling module memory
-- Compiling module memory2c
-- Compiling module memory_wb_latch
-- Compiling module nand2
-- Compiling module nor2
-- Compiling module not1
-- Compiling module overflow
-- Compiling module proc
-- Compiling module proc_hier
-- Compiling module proc_hier_pbench
-- Compiling module regFile
-- Compiling module regFile_bypass
-- Compiling module regFile_bypass_hier
-- Compiling module register
-- Compiling module right_shift_rot_log
-- Compiling module shifter
-- Compiling module wb
-- Compiling module xor2

Top level modules:
	proc_hier_pbench
	regFile_bypass_hier
End time: 20:05:44 on Nov 14,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:05:45 on Nov 14,2024
# //  ModelSim DE 10.7c Aug 17 2018Linux 5.15.0-125-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.register
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.carry_4b
# Loading __work.carry_1b
# Loading __work.memory2c
# Loading __work.fetch_decode_latch
# Loading __work.hdu
# Loading __work.control
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.extension
# Loading __work.decode_execute_latch
# Loading __work.alu_control
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.left_shift_rot
# Loading __work.right_shift_rot_log
# Loading __work.overflow
# Loading __work.br_control
# Loading __work.execute_memory_latch
# Loading __work.memory
# Loading __work.memory_wb_latch
# Loading __work.wb
# Loading __work.dff
# log -howmany -rec /* 
# 6529
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(116)
#    Time: 2205 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:05:45 on Nov 14,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/complex_demo2/perf-test-dep-all.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:05:46 on Nov 14,2024
# //  ModelSim DE 10.7c Aug 17 2018Linux 5.15.0-125-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.register
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.carry_4b
# Loading __work.carry_1b
# Loading __work.memory2c
# Loading __work.fetch_decode_latch
# Loading __work.hdu
# Loading __work.control
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.extension
# Loading __work.decode_execute_latch
# Loading __work.alu_control
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.left_shift_rot
# Loading __work.right_shift_rot_log
# Loading __work.overflow
# Loading __work.br_control
# Loading __work.execute_memory_latch
# Loading __work.memory
# Loading __work.memory_wb_latch
# Loading __work.wb
# Loading __work.dff
# log -howmany -rec /* 
# 6529
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(116)
#    Time: 3605 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:05:46 on Nov 14,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/complex_demo2/perf-test-dep-ld.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:05:47 on Nov 14,2024
# //  ModelSim DE 10.7c Aug 17 2018Linux 5.15.0-125-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.register
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.carry_4b
# Loading __work.carry_1b
# Loading __work.memory2c
# Loading __work.fetch_decode_latch
# Loading __work.hdu
# Loading __work.control
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.extension
# Loading __work.decode_execute_latch
# Loading __work.alu_control
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.left_shift_rot
# Loading __work.right_shift_rot_log
# Loading __work.overflow
# Loading __work.br_control
# Loading __work.execute_memory_latch
# Loading __work.memory
# Loading __work.memory_wb_latch
# Loading __work.wb
# Loading __work.dff
# log -howmany -rec /* 
# 6529
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(116)
#    Time: 2605 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:05:47 on Nov 14,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/complex_demo2/perf-test-dep-ldst.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:05:48 on Nov 14,2024
# //  ModelSim DE 10.7c Aug 17 2018Linux 5.15.0-125-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.register
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.carry_4b
# Loading __work.carry_1b
# Loading __work.memory2c
# Loading __work.fetch_decode_latch
# Loading __work.hdu
# Loading __work.control
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.extension
# Loading __work.decode_execute_latch
# Loading __work.alu_control
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.left_shift_rot
# Loading __work.right_shift_rot_log
# Loading __work.overflow
# Loading __work.br_control
# Loading __work.execute_memory_latch
# Loading __work.memory
# Loading __work.memory_wb_latch
# Loading __work.wb
# Loading __work.dff
# log -howmany -rec /* 
# 6529
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(116)
#    Time: 3505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:05:48 on Nov 14,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/complex_demo2/perf-test-dep-waw.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:05:49 on Nov 14,2024
# //  ModelSim DE 10.7c Aug 17 2018Linux 5.15.0-125-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.register
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.carry_4b
# Loading __work.carry_1b
# Loading __work.memory2c
# Loading __work.fetch_decode_latch
# Loading __work.hdu
# Loading __work.control
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.extension
# Loading __work.decode_execute_latch
# Loading __work.alu_control
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.left_shift_rot
# Loading __work.right_shift_rot_log
# Loading __work.overflow
# Loading __work.br_control
# Loading __work.execute_memory_latch
# Loading __work.memory
# Loading __work.memory_wb_latch
# Loading __work.wb
# Loading __work.dff
# log -howmany -rec /* 
# 6529
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(116)
#    Time: 3605 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:05:50 on Nov 14,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/complex_demo2/perf-test-dep-zero.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:05:50 on Nov 14,2024
# //  ModelSim DE 10.7c Aug 17 2018Linux 5.15.0-125-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.register
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.carry_4b
# Loading __work.carry_1b
# Loading __work.memory2c
# Loading __work.fetch_decode_latch
# Loading __work.hdu
# Loading __work.control
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.extension
# Loading __work.decode_execute_latch
# Loading __work.alu_control
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.left_shift_rot
# Loading __work.right_shift_rot_log
# Loading __work.overflow
# Loading __work.br_control
# Loading __work.execute_memory_latch
# Loading __work.memory
# Loading __work.memory_wb_latch
# Loading __work.wb
# Loading __work.dff
# log -howmany -rec /* 
# 6529
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(116)
#    Time: 2805 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:05:51 on Nov 14,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/complex_demo2/pipeTest.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:05:51 on Nov 14,2024
# //  ModelSim DE 10.7c Aug 17 2018Linux 5.15.0-125-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.register
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.carry_4b
# Loading __work.carry_1b
# Loading __work.memory2c
# Loading __work.fetch_decode_latch
# Loading __work.hdu
# Loading __work.control
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.extension
# Loading __work.decode_execute_latch
# Loading __work.alu_control
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.left_shift_rot
# Loading __work.right_shift_rot_log
# Loading __work.overflow
# Loading __work.br_control
# Loading __work.execute_memory_latch
# Loading __work.memory
# Loading __work.memory_wb_latch
# Loading __work.wb
# Loading __work.dff
# log -howmany -rec /* 
# 6529
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(116)
#    Time: 9305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:05:52 on Nov 14,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/complex_demo2/stallTest.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:05:52 on Nov 14,2024
# //  ModelSim DE 10.7c Aug 17 2018Linux 5.15.0-125-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.register
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.carry_4b
# Loading __work.carry_1b
# Loading __work.memory2c
# Loading __work.fetch_decode_latch
# Loading __work.hdu
# Loading __work.control
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.extension
# Loading __work.decode_execute_latch
# Loading __work.alu_control
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.left_shift_rot
# Loading __work.right_shift_rot_log
# Loading __work.overflow
# Loading __work.br_control
# Loading __work.execute_memory_latch
# Loading __work.memory
# Loading __work.memory_wb_latch
# Loading __work.wb
# Loading __work.dff
# log -howmany -rec /* 
# 6529
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(116)
#    Time: 23805 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 20:05:53 on Nov 14,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
