// Seed: 2835657853
module module_0 ();
  assign id_1 = id_1;
  logic [7:0] id_2;
  reg id_3;
  always id_3 = #id_4 1 == id_4;
  tri id_5 = 1'b0;
  assign id_1 = id_2[1];
endmodule
module module_1 (
    input wor id_0,
    input tri1 id_1,
    output wor id_2,
    input uwire id_3,
    output logic id_4,
    input tri1 id_5,
    input supply1 id_6,
    output wor id_7,
    output tri1 id_8
);
  assign id_7 = (1);
  module_0();
  initial begin
    id_4 <= #1 1;
  end
endmodule
