OpenROAD 79a46b62da64bbebc18f06b20c42211046de719a 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /openlane/designs/core_cells/runs/SUN2/tmp/merged.max.lef
[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 442 library cells
[INFO ODB-0226] Finished LEF file:  /openlane/designs/core_cells/runs/SUN2/tmp/merged.max.lef
[INFO ODB-0127] Reading DEF file: /openlane/designs/core_cells/runs/SUN2/results/routing/core_cells.def
[INFO ODB-0128] Design: core_cells
[INFO ODB-0130]     Created 10 pins.
[INFO ODB-0131]     Created 19712 components and 73492 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 73426 connections.
[INFO ODB-0133]     Created 22 nets and 66 connections.
[INFO ODB-0134] Finished DEF file: /openlane/designs/core_cells/runs/SUN2/results/routing/core_cells.def
###############################################################################
# Created by write_sdc
# Sun May 22 08:32:20 2022
###############################################################################
current_design core_cells
###############################################################################
# Timing Constraints
###############################################################################
create_clock -name clk -period 10.0000 [get_ports {clk}]
set_clock_transition 0.1500 [get_clocks {clk}]
set_clock_uncertainty 0.2500 clk
set_propagated_clock [get_clocks {clk}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {enable}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {reset}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {out1[0]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {out1[1]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {out1[2]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {out1[3]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {out2}]
###############################################################################
# Environment
###############################################################################
set_load -pin_load 0.0334 [get_ports {out2}]
set_load -pin_load 0.0334 [get_ports {out1[3]}]
set_load -pin_load 0.0334 [get_ports {out1[2]}]
set_load -pin_load 0.0334 [get_ports {out1[1]}]
set_load -pin_load 0.0334 [get_ports {out1[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {clk}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {enable}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {reset}]
set_timing_derate -early 0.9500
set_timing_derate -late 1.0500
###############################################################################
# Design Rules
###############################################################################
set_max_fanout 5.0000 [current_design]
min_report

===========================================================================
report_checks -path_delay min (Hold)
============================================================================

======================= Slowest Corner ===================================

Startpoint: reset (input port clocked by clk)
Endpoint: _6_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
                  0.05    0.03    2.03 ^ reset (in)
     1    0.01                           reset (net)
                  0.05    0.00    2.03 ^ input2/A (sky130_fd_sc_hd__buf_6)
                  0.25    0.28    2.31 ^ input2/X (sky130_fd_sc_hd__buf_6)
    11    0.08                           net2 (net)
                  0.25    0.02    2.33 ^ _3_/A_N (sky130_fd_sc_hd__and3b_1)
                  0.07    0.40    2.73 v _3_/X (sky130_fd_sc_hd__and3b_1)
     1    0.00                           _1_ (net)
                  0.07    0.00    2.73 v _4_/C (sky130_fd_sc_hd__and3_4)
                  0.13    0.39    3.12 v _4_/X (sky130_fd_sc_hd__and3_4)
     1    0.04                           _2_ (net)
                  0.13    0.01    3.13 v _5_/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.26    3.39 v _5_/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           _0_ (net)
                  0.12    0.00    3.39 v _6_/D (sky130_fd_sc_hd__dfxtp_2)
                                  3.39   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.56    0.42    0.42 ^ clk (in)
     7    0.08                           clk (net)
                  0.56    0.00    0.42 ^ _6_/CLK (sky130_fd_sc_hd__dfxtp_2)
                          0.25    0.67   clock uncertainty
                          0.00    0.67   clock reconvergence pessimism
                          0.01    0.68   library hold time
                                  0.68   data required time
-----------------------------------------------------------------------------
                                  0.68   data required time
                                 -3.39   data arrival time
-----------------------------------------------------------------------------
                                  2.71   slack (MET)


Startpoint: _6_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: out2 (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.56    0.38    0.38 ^ clk (in)
     7    0.08                           clk (net)
                  0.56    0.00    0.38 ^ _6_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.18    0.88    1.26 v _6_/Q (sky130_fd_sc_hd__dfxtp_2)
     2    0.04                           net7 (net)
                  0.18    0.01    1.27 v output7/A (sky130_fd_sc_hd__buf_2)
                  0.17    0.38    1.65 v output7/X (sky130_fd_sc_hd__buf_2)
     1    0.03                           out2 (net)
                  0.17    0.00    1.65 v out2 (out)
                                  1.65   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.00   -1.75   output external delay
                                 -1.75   data required time
-----------------------------------------------------------------------------
                                 -1.75   data required time
                                 -1.65   data arrival time
-----------------------------------------------------------------------------
                                  3.40   slack (MET)



======================= Typical Corner ===================================

Startpoint: reset (input port clocked by clk)
Endpoint: _6_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
                  0.03    0.02    2.02 ^ reset (in)
     1    0.01                           reset (net)
                  0.03    0.00    2.02 ^ input2/A (sky130_fd_sc_hd__buf_6)
                  0.15    0.15    2.17 ^ input2/X (sky130_fd_sc_hd__buf_6)
    11    0.08                           net2 (net)
                  0.16    0.02    2.20 ^ _3_/A_N (sky130_fd_sc_hd__and3b_1)
                  0.03    0.19    2.38 v _3_/X (sky130_fd_sc_hd__and3b_1)
     1    0.00                           _1_ (net)
                  0.03    0.00    2.38 v _4_/C (sky130_fd_sc_hd__and3_4)
                  0.08    0.21    2.59 v _4_/X (sky130_fd_sc_hd__and3_4)
     1    0.04                           _2_ (net)
                  0.08    0.01    2.60 v _5_/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.14    2.75 v _5_/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           _0_ (net)
                  0.07    0.00    2.75 v _6_/D (sky130_fd_sc_hd__dfxtp_2)
                                  2.75   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.35    0.27    0.27 ^ clk (in)
     7    0.08                           clk (net)
                  0.36    0.00    0.27 ^ _6_/CLK (sky130_fd_sc_hd__dfxtp_2)
                          0.25    0.52   clock uncertainty
                          0.00    0.52   clock reconvergence pessimism
                          0.01    0.53   library hold time
                                  0.53   data required time
-----------------------------------------------------------------------------
                                  0.53   data required time
                                 -2.75   data arrival time
-----------------------------------------------------------------------------
                                  2.22   slack (MET)


Startpoint: _6_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: out2 (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.35    0.24    0.24 ^ clk (in)
     7    0.08                           clk (net)
                  0.36    0.00    0.24 ^ _6_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.10    0.44    0.68 v _6_/Q (sky130_fd_sc_hd__dfxtp_2)
     2    0.04                           net7 (net)
                  0.10    0.01    0.69 v output7/A (sky130_fd_sc_hd__buf_2)
                  0.09    0.19    0.88 v output7/X (sky130_fd_sc_hd__buf_2)
     1    0.03                           out2 (net)
                  0.09    0.00    0.88 v out2 (out)
                                  0.88   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.00   -1.75   output external delay
                                 -1.75   data required time
-----------------------------------------------------------------------------
                                 -1.75   data required time
                                 -0.88   data arrival time
-----------------------------------------------------------------------------
                                  2.63   slack (MET)



======================= Fastest Corner ===================================

Startpoint: reset (input port clocked by clk)
Endpoint: _6_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
                  0.02    0.01    2.01 ^ reset (in)
     1    0.01                           reset (net)
                  0.02    0.00    2.01 ^ input2/A (sky130_fd_sc_hd__buf_6)
                  0.12    0.11    2.12 ^ input2/X (sky130_fd_sc_hd__buf_6)
    11    0.07                           net2 (net)
                  0.12    0.02    2.14 ^ _3_/A_N (sky130_fd_sc_hd__and3b_1)
                  0.02    0.11    2.25 v _3_/X (sky130_fd_sc_hd__and3b_1)
     1    0.00                           _1_ (net)
                  0.02    0.00    2.25 v _4_/C (sky130_fd_sc_hd__and3_4)
                  0.06    0.14    2.39 v _4_/X (sky130_fd_sc_hd__and3_4)
     1    0.04                           _2_ (net)
                  0.06    0.01    2.40 v _5_/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.10    2.50 v _5_/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           _0_ (net)
                  0.05    0.00    2.50 v _6_/D (sky130_fd_sc_hd__dfxtp_2)
                                  2.50   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.26    0.20    0.20 ^ clk (in)
     7    0.08                           clk (net)
                  0.27    0.00    0.20 ^ _6_/CLK (sky130_fd_sc_hd__dfxtp_2)
                          0.25    0.45   clock uncertainty
                          0.00    0.45   clock reconvergence pessimism
                         -0.02    0.44   library hold time
                                  0.44   data required time
-----------------------------------------------------------------------------
                                  0.44   data required time
                                 -2.50   data arrival time
-----------------------------------------------------------------------------
                                  2.06   slack (MET)


Startpoint: _6_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: out2 (output port clocked by clk)
Path Group: clk
Path Type: min
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.26    0.18    0.18 ^ clk (in)
     7    0.08                           clk (net)
                  0.27    0.00    0.18 ^ _6_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.07    0.27    0.45 v _6_/Q (sky130_fd_sc_hd__dfxtp_2)
     2    0.04                           net7 (net)
                  0.07    0.01    0.46 v output7/A (sky130_fd_sc_hd__buf_2)
                  0.06    0.13    0.59 v output7/X (sky130_fd_sc_hd__buf_2)
     1    0.03                           out2 (net)
                  0.06    0.00    0.59 v out2 (out)
                                  0.59   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.00   -1.75   output external delay
                                 -1.75   data required time
-----------------------------------------------------------------------------
                                 -1.75   data required time
                                 -0.59   data arrival time
-----------------------------------------------------------------------------
                                  2.34   slack (MET)


min_report_end
max_report

===========================================================================
report_checks -path_delay max (Setup)
============================================================================

======================= Slowest Corner ===================================

Startpoint: _6_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: out2 (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.56    0.42    0.42 ^ clk (in)
     7    0.08                           clk (net)
                  0.56    0.00    0.42 ^ _6_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.31    1.10    1.52 ^ _6_/Q (sky130_fd_sc_hd__dfxtp_2)
     2    0.04                           net7 (net)
                  0.31    0.01    1.53 ^ output7/A (sky130_fd_sc_hd__buf_2)
                  0.27    0.47    2.00 ^ output7/X (sky130_fd_sc_hd__buf_2)
     1    0.03                           out2 (net)
                  0.27    0.00    2.00 ^ out2 (out)
                                  2.00   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -2.00   data arrival time
-----------------------------------------------------------------------------
                                  5.75   slack (MET)


Startpoint: reset (input port clocked by clk)
Endpoint: _6_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
                  0.03    0.02    2.02 v reset (in)
     1    0.01                           reset (net)
                  0.03    0.00    2.02 v input2/A (sky130_fd_sc_hd__buf_6)
                  0.14    0.28    2.29 v input2/X (sky130_fd_sc_hd__buf_6)
    11    0.08                           net2 (net)
                  0.14    0.03    2.32 v _3_/A_N (sky130_fd_sc_hd__and3b_1)
                  0.09    0.47    2.79 ^ _3_/X (sky130_fd_sc_hd__and3b_1)
     1    0.00                           _1_ (net)
                  0.09    0.00    2.79 ^ _4_/C (sky130_fd_sc_hd__and3_4)
                  0.25    0.59    3.38 ^ _4_/X (sky130_fd_sc_hd__and3_4)
     1    0.04                           _2_ (net)
                  0.25    0.01    3.39 ^ _5_/A (sky130_fd_sc_hd__clkbuf_2)
                  0.14    0.34    3.74 ^ _5_/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           _0_ (net)
                  0.14    0.00    3.74 ^ _6_/D (sky130_fd_sc_hd__dfxtp_2)
                                  3.74   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
                  0.56    0.38   10.38 ^ clk (in)
     7    0.08                           clk (net)
                  0.56    0.00   10.38 ^ _6_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.25   10.13   clock uncertainty
                          0.00   10.13   clock reconvergence pessimism
                         -0.07   10.06   library setup time
                                 10.06   data required time
-----------------------------------------------------------------------------
                                 10.06   data required time
                                 -3.74   data arrival time
-----------------------------------------------------------------------------
                                  6.32   slack (MET)



======================= Typical Corner ===================================

Startpoint: _6_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: out2 (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.35    0.27    0.27 ^ clk (in)
     7    0.08                           clk (net)
                  0.36    0.00    0.27 ^ _6_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.20    0.54    0.81 ^ _6_/Q (sky130_fd_sc_hd__dfxtp_2)
     2    0.04                           net7 (net)
                  0.20    0.01    0.82 ^ output7/A (sky130_fd_sc_hd__buf_2)
                  0.17    0.26    1.08 ^ output7/X (sky130_fd_sc_hd__buf_2)
     1    0.03                           out2 (net)
                  0.17    0.00    1.08 ^ out2 (out)
                                  1.08   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -1.08   data arrival time
-----------------------------------------------------------------------------
                                  6.67   slack (MET)


Startpoint: reset (input port clocked by clk)
Endpoint: _6_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
                  0.01    0.01    2.01 v reset (in)
     1    0.01                           reset (net)
                  0.01    0.00    2.01 v input2/A (sky130_fd_sc_hd__buf_6)
                  0.07    0.15    2.16 v input2/X (sky130_fd_sc_hd__buf_6)
    11    0.07                           net2 (net)
                  0.09    0.02    2.18 v _3_/A_N (sky130_fd_sc_hd__and3b_1)
                  0.05    0.23    2.41 ^ _3_/X (sky130_fd_sc_hd__and3b_1)
     1    0.00                           _1_ (net)
                  0.05    0.00    2.41 ^ _4_/C (sky130_fd_sc_hd__and3_4)
                  0.15    0.28    2.69 ^ _4_/X (sky130_fd_sc_hd__and3_4)
     1    0.04                           _2_ (net)
                  0.15    0.01    2.70 ^ _5_/A (sky130_fd_sc_hd__clkbuf_2)
                  0.09    0.18    2.89 ^ _5_/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           _0_ (net)
                  0.09    0.00    2.89 ^ _6_/D (sky130_fd_sc_hd__dfxtp_2)
                                  2.89   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
                  0.35    0.24   10.24 ^ clk (in)
     7    0.08                           clk (net)
                  0.36    0.00   10.24 ^ _6_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.25    9.99   clock uncertainty
                          0.00    9.99   clock reconvergence pessimism
                         -0.02    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.89   data arrival time
-----------------------------------------------------------------------------
                                  7.08   slack (MET)



======================= Fastest Corner ===================================

Startpoint: _6_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: out2 (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.26    0.20    0.20 ^ clk (in)
     7    0.08                           clk (net)
                  0.27    0.00    0.20 ^ _6_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.15    0.34    0.54 ^ _6_/Q (sky130_fd_sc_hd__dfxtp_2)
     2    0.04                           net7 (net)
                  0.15    0.01    0.55 ^ output7/A (sky130_fd_sc_hd__buf_2)
                  0.13    0.17    0.72 ^ output7/X (sky130_fd_sc_hd__buf_2)
     1    0.03                           out2 (net)
                  0.13    0.00    0.72 ^ out2 (out)
                                  0.72   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -0.72   data arrival time
-----------------------------------------------------------------------------
                                  7.03   slack (MET)


Startpoint: reset (input port clocked by clk)
Endpoint: _6_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
                  0.02    0.02    2.02 ^ reset (in)
     1    0.01                           reset (net)
                  0.02    0.00    2.02 ^ input2/A (sky130_fd_sc_hd__buf_6)
                  0.12    0.12    2.13 ^ input2/X (sky130_fd_sc_hd__buf_6)
    11    0.07                           net2 (net)
                  0.12    0.03    2.16 ^ _3_/A_N (sky130_fd_sc_hd__and3b_1)
                  0.03    0.12    2.28 v _3_/X (sky130_fd_sc_hd__and3b_1)
     1    0.00                           _1_ (net)
                  0.03    0.00    2.28 v _4_/C (sky130_fd_sc_hd__and3_4)
                  0.06    0.15    2.43 v _4_/X (sky130_fd_sc_hd__and3_4)
     1    0.04                           _2_ (net)
                  0.07    0.01    2.45 v _5_/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.11    2.56 v _5_/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           _0_ (net)
                  0.05    0.00    2.56 v _6_/D (sky130_fd_sc_hd__dfxtp_2)
                                  2.56   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
                  0.26    0.18   10.18 ^ clk (in)
     7    0.08                           clk (net)
                  0.27    0.00   10.18 ^ _6_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.25    9.93   clock uncertainty
                          0.00    9.93   clock reconvergence pessimism
                         -0.05    9.88   library setup time
                                  9.88   data required time
-----------------------------------------------------------------------------
                                  9.88   data required time
                                 -2.56   data arrival time
-----------------------------------------------------------------------------
                                  7.32   slack (MET)


max_report_end
check_report

===========================================================================
report_checks -unconstrained
============================================================================

======================= Slowest Corner ===================================

Startpoint: _6_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: out2 (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.56    0.42    0.42 ^ clk (in)
     7    0.08                           clk (net)
                  0.56    0.00    0.42 ^ _6_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.31    1.10    1.52 ^ _6_/Q (sky130_fd_sc_hd__dfxtp_2)
     2    0.04                           net7 (net)
                  0.31    0.01    1.53 ^ output7/A (sky130_fd_sc_hd__buf_2)
                  0.27    0.47    2.00 ^ output7/X (sky130_fd_sc_hd__buf_2)
     1    0.03                           out2 (net)
                  0.27    0.00    2.00 ^ out2 (out)
                                  2.00   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -2.00   data arrival time
-----------------------------------------------------------------------------
                                  5.75   slack (MET)



======================= Typical Corner ===================================

Startpoint: _6_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: out2 (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.35    0.27    0.27 ^ clk (in)
     7    0.08                           clk (net)
                  0.36    0.00    0.27 ^ _6_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.20    0.54    0.81 ^ _6_/Q (sky130_fd_sc_hd__dfxtp_2)
     2    0.04                           net7 (net)
                  0.20    0.01    0.82 ^ output7/A (sky130_fd_sc_hd__buf_2)
                  0.17    0.26    1.08 ^ output7/X (sky130_fd_sc_hd__buf_2)
     1    0.03                           out2 (net)
                  0.17    0.00    1.08 ^ out2 (out)
                                  1.08   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -1.08   data arrival time
-----------------------------------------------------------------------------
                                  6.67   slack (MET)



======================= Fastest Corner ===================================

Startpoint: _6_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: out2 (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.26    0.20    0.20 ^ clk (in)
     7    0.08                           clk (net)
                  0.27    0.00    0.20 ^ _6_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.15    0.34    0.54 ^ _6_/Q (sky130_fd_sc_hd__dfxtp_2)
     2    0.04                           net7 (net)
                  0.15    0.01    0.55 ^ output7/A (sky130_fd_sc_hd__buf_2)
                  0.13    0.17    0.72 ^ output7/X (sky130_fd_sc_hd__buf_2)
     1    0.03                           out2 (net)
                  0.13    0.00    0.72 ^ out2 (out)
                                  0.72   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -0.72   data arrival time
-----------------------------------------------------------------------------
                                  7.03   slack (MET)



===========================================================================
report_checks --slack_max -0.01
============================================================================

======================= Slowest Corner ===================================

No paths found.

======================= Typical Corner ===================================

No paths found.

======================= Fastest Corner ===================================

No paths found.
check_report_end
check_slew

===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================

======================= Slowest Corner ===================================

max fanout

Pin                                   Limit Fanout  Slack
---------------------------------------------------------
input2/X                                  5     11     -6 (VIOLATED)
clk                                       5      7     -2 (VIOLATED)


======================= Typical Corner ===================================

max fanout

Pin                                   Limit Fanout  Slack
---------------------------------------------------------
input2/X                                  5     11     -6 (VIOLATED)
clk                                       5      7     -2 (VIOLATED)


======================= Fastest Corner ===================================

max fanout

Pin                                   Limit Fanout  Slack
---------------------------------------------------------
input2/X                                  5     11     -6 (VIOLATED)
clk                                       5      7     -2 (VIOLATED)


===========================================================================
max slew violation count 0
max fanout violation count 2
max cap violation count 0
============================================================================
check_slew_end
tns_report

===========================================================================
 report_tns
============================================================================
tns 0.00
tns_report_end
wns_report

===========================================================================
 report_wns
============================================================================
wns 0.00
wns_report_end
worst_slack

===========================================================================
 report_worst_slack -max (Setup)
============================================================================
worst slack 5.75

===========================================================================
 report_worst_slack -min (Hold)
============================================================================
worst slack 2.06
worst_slack_end
clock_skew

===========================================================================
 report_clock_skew
============================================================================

======================== Slowest Corner ==================================

Clock clk
No launch/capture paths found.


======================= Typical Corner ===================================

Clock clk
No launch/capture paths found.


======================= Fastest Corner ===================================

Clock clk
No launch/capture paths found.

clock_skew_end
power_report

===========================================================================
 report_power
============================================================================


======================= Slowest Corner =================================

Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             3.13e-06   1.52e-07   1.54e-08   3.29e-06  57.0%
Combinational          6.99e-07   1.71e-06   7.56e-08   2.49e-06  43.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.83e-06   1.87e-06   9.10e-08   5.78e-06 100.0%
                          66.2%      32.3%       1.6%

======================= Typical Corner ===================================

Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             4.08e-06   1.92e-07   8.44e-12   4.27e-06  58.5%
Combinational          8.55e-07   2.16e-06   1.12e-08   3.02e-06  41.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.93e-06   2.35e-06   1.13e-08   7.29e-06 100.0%
                          67.6%      32.2%       0.2%


======================= Fastest Corner =================================

Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             4.83e-06   2.26e-07   1.76e-11   5.05e-06  59.1%
Combinational          9.61e-07   2.52e-06   1.13e-08   3.49e-06  40.9%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  5.79e-06   2.74e-06   1.13e-08   8.54e-06 100.0%
                          67.7%      32.1%       0.1%
power_report_end
area_report

===========================================================================
 report_design_area
============================================================================
Design area 217477 u^2 94% utilization.
area_report_end
