# compile vhdl design source files
vhdl xil_defaultlib  "../../../Lecture06.srcs/sources_1/new/Mode_M_Counter.vhd"
vhdl xil_defaultlib  "../../../Lecture06.srcs/sim_1/new/Mode_M_Counter_tb.vhd"

# Do not sort compile order
nosort
