<profile>

<section name = "Vitis HLS Report for 'maxpool'" level="0">
<item name = "Date">Thu Dec 11 00:00:10 2025
</item>
<item name = "Version">2025.1 (Build 6135595 on May 21 2025)</item>
<item name = "Project">ecg_cnn</item>
<item name = "Solution">hls (Vivado IP Flow Target)</item>
<item name = "Product family">artix7</item>
<item name = "Target device">xc7a100t-csg324-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.193 ns, 2.00 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">2871, 2871, 28.710 us, 28.710 us, 2857, 2857, loop auto-rewind stp (delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- POOL_F_POOL_X">2869, 2869, 15, 1, 1, 2856, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 149, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 1, 238, 166, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 54, -</column>
<column name="Register">-, -, 226, 64, -</column>
<specialColumn name="Available">270, 240, 126800, 63400, 0</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_9ns_11ns_19_1_1_U26">mul_9ns_11ns_19_1_1, 0, 1, 0, 6, 0</column>
<column name="urem_9ns_4ns_3_13_1_U25">urem_9ns_4ns_3_13_1, 0, 0, 238, 160, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln55_1_fu_323_p2">+, 0, 0, 19, 12, 1</column>
<column name="add_ln55_fu_371_p2">+, 0, 0, 13, 4, 1</column>
<column name="add_ln56_fu_357_p2">+, 0, 0, 16, 9, 1</column>
<column name="icmp_ln55_fu_317_p2">icmp, 0, 0, 19, 12, 12</column>
<column name="icmp_ln56_fu_337_p2">icmp, 0, 0, 16, 9, 9</column>
<column name="icmp_ln62_fu_471_p2">icmp, 0, 0, 18, 11, 11</column>
<column name="maxval_2_fu_477_p3">select, 0, 0, 11, 1, 11</column>
<column name="maxval_fu_457_p3">select, 0, 0, 11, 1, 11</column>
<column name="select_ln55_1_fu_377_p3">select, 0, 0, 4, 1, 4</column>
<column name="select_ln55_fu_343_p3">select, 0, 0, 9, 1, 1</column>
<column name="v_fu_464_p3">select, 0, 0, 11, 1, 11</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_indvar_flatten_load">9, 2, 12, 24</column>
<column name="f_fu_100">9, 2, 4, 8</column>
<column name="i_fu_96">9, 2, 9, 18</column>
<column name="indvar_flatten_fu_104">9, 2, 12, 24</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter10">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter11">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter12">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter13">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter14">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter8">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter9">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter10_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter11_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter12_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter13_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter4_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter5_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter6_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter7_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter8_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter9_reg">1, 0, 1, 0</column>
<column name="f_fu_100">4, 0, 4, 0</column>
<column name="i_fu_96">9, 0, 9, 0</column>
<column name="icmp_ln56_reg_530">1, 0, 1, 0</column>
<column name="indvar_flatten_fu_104">12, 0, 12, 0</column>
<column name="lshr_ln_reg_549">2, 0, 2, 0</column>
<column name="lshr_ln_reg_549_pp0_iter13_reg">2, 0, 2, 0</column>
<column name="maxval_2_reg_583">11, 0, 11, 0</column>
<column name="select_ln55_reg_535">9, 0, 9, 0</column>
<column name="tmp_cast_reg_554">7, 0, 7, 0</column>
<column name="tmp_cast_reg_554_pp0_iter13_reg">7, 0, 7, 0</column>
<column name="trunc_ln55_reg_543">1, 0, 1, 0</column>
<column name="trunc_ln55_reg_543_pp0_iter13_reg">1, 0, 1, 0</column>
<column name="trunc_ln56_reg_579">3, 0, 3, 0</column>
<column name="icmp_ln56_reg_530">64, 32, 1, 0</column>
<column name="select_ln55_reg_535">64, 32, 9, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, maxpool, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, maxpool, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, maxpool, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, maxpool, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, maxpool, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, maxpool, return value</column>
<column name="input_0_address0">out, 12, ap_memory, input_0, array</column>
<column name="input_0_ce0">out, 1, ap_memory, input_0, array</column>
<column name="input_0_q0">in, 11, ap_memory, input_0, array</column>
<column name="input_0_address1">out, 12, ap_memory, input_0, array</column>
<column name="input_0_ce1">out, 1, ap_memory, input_0, array</column>
<column name="input_0_q1">in, 11, ap_memory, input_0, array</column>
<column name="input_1_address0">out, 12, ap_memory, input_1, array</column>
<column name="input_1_ce0">out, 1, ap_memory, input_1, array</column>
<column name="input_1_q0">in, 11, ap_memory, input_1, array</column>
<column name="input_1_address1">out, 12, ap_memory, input_1, array</column>
<column name="input_1_ce1">out, 1, ap_memory, input_1, array</column>
<column name="input_1_q1">in, 11, ap_memory, input_1, array</column>
<column name="output_0_0_address0">out, 9, ap_memory, output_0_0, array</column>
<column name="output_0_0_ce0">out, 1, ap_memory, output_0_0, array</column>
<column name="output_0_0_we0">out, 1, ap_memory, output_0_0, array</column>
<column name="output_0_0_d0">out, 11, ap_memory, output_0_0, array</column>
<column name="output_0_1_address0">out, 9, ap_memory, output_0_1, array</column>
<column name="output_0_1_ce0">out, 1, ap_memory, output_0_1, array</column>
<column name="output_0_1_we0">out, 1, ap_memory, output_0_1, array</column>
<column name="output_0_1_d0">out, 11, ap_memory, output_0_1, array</column>
<column name="output_0_2_address0">out, 9, ap_memory, output_0_2, array</column>
<column name="output_0_2_ce0">out, 1, ap_memory, output_0_2, array</column>
<column name="output_0_2_we0">out, 1, ap_memory, output_0_2, array</column>
<column name="output_0_2_d0">out, 11, ap_memory, output_0_2, array</column>
<column name="output_0_3_address0">out, 9, ap_memory, output_0_3, array</column>
<column name="output_0_3_ce0">out, 1, ap_memory, output_0_3, array</column>
<column name="output_0_3_we0">out, 1, ap_memory, output_0_3, array</column>
<column name="output_0_3_d0">out, 11, ap_memory, output_0_3, array</column>
<column name="output_0_4_address0">out, 9, ap_memory, output_0_4, array</column>
<column name="output_0_4_ce0">out, 1, ap_memory, output_0_4, array</column>
<column name="output_0_4_we0">out, 1, ap_memory, output_0_4, array</column>
<column name="output_0_4_d0">out, 11, ap_memory, output_0_4, array</column>
<column name="output_1_0_address0">out, 9, ap_memory, output_1_0, array</column>
<column name="output_1_0_ce0">out, 1, ap_memory, output_1_0, array</column>
<column name="output_1_0_we0">out, 1, ap_memory, output_1_0, array</column>
<column name="output_1_0_d0">out, 11, ap_memory, output_1_0, array</column>
<column name="output_1_1_address0">out, 9, ap_memory, output_1_1, array</column>
<column name="output_1_1_ce0">out, 1, ap_memory, output_1_1, array</column>
<column name="output_1_1_we0">out, 1, ap_memory, output_1_1, array</column>
<column name="output_1_1_d0">out, 11, ap_memory, output_1_1, array</column>
<column name="output_1_2_address0">out, 9, ap_memory, output_1_2, array</column>
<column name="output_1_2_ce0">out, 1, ap_memory, output_1_2, array</column>
<column name="output_1_2_we0">out, 1, ap_memory, output_1_2, array</column>
<column name="output_1_2_d0">out, 11, ap_memory, output_1_2, array</column>
<column name="output_1_3_address0">out, 9, ap_memory, output_1_3, array</column>
<column name="output_1_3_ce0">out, 1, ap_memory, output_1_3, array</column>
<column name="output_1_3_we0">out, 1, ap_memory, output_1_3, array</column>
<column name="output_1_3_d0">out, 11, ap_memory, output_1_3, array</column>
<column name="output_1_4_address0">out, 9, ap_memory, output_1_4, array</column>
<column name="output_1_4_ce0">out, 1, ap_memory, output_1_4, array</column>
<column name="output_1_4_we0">out, 1, ap_memory, output_1_4, array</column>
<column name="output_1_4_d0">out, 11, ap_memory, output_1_4, array</column>
</table>
</item>
</section>
</profile>
