/****************************************************************************
*
*			     Open Watcom Project
*
*    Portions Copyright (c) 1983-2002 Sybase, Inc. All Rights Reserved.
*
*  ========================================================================
*
*    This file contains Original Code and/or Modifications of Original
*    Code as defined in and that are subject to the Sybase Open Watcom
*    Public License version 1.0 (the 'License'). You may not use this file
*    except in compliance with the License. BY USING THIS FILE YOU AGREE TO
*    ALL TERMS AND CONDITIONS OF THE LICENSE. A copy of the License is
*    provided with the Original Code and Modifications, and is also
*    available at www.sybase.com/developer/opensource.
*
*    The Original Code and all software distributed under the License are
*    distributed on an 'AS IS' basis, WITHOUT WARRANTY OF ANY KIND, EITHER
*    EXPRESS OR IMPLIED, AND SYBASE AND ALL CONTRIBUTORS HEREBY DISCLAIM
*    ALL SUCH WARRANTIES, INCLUDING WITHOUT LIMITATION, ANY WARRANTIES OF
*    MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, QUIET ENJOYMENT OR
*    NON-INFRINGEMENT. Please see the License for the specific language
*    governing rights and limitations under the License.
*
*  ========================================================================
*
* Description:	instruction encoding, scans opcode table and emits code.
*
****************************************************************************/

#include <limits.h>

#include <globals.h>
#include <memalloc.h>
#include <parser.h>
#include <codegen.h>
#include <fixup.h>
#include <fpfixup.h>
#include <segment.h>
#include <input.h>
#include <listing.h>
#include <reswords.h>
#include <proc.h>

extern const struct opnd_class opnd_clstab[];
extern struct ReservedWord ResWordTable[];
extern const uint_8 vex_flags[];

const char szNull[] = {"<NULL>"};

/* segment order must match the one in special.h */
enum prefix_reg {
    PREFIX_ES = 0x26,
    PREFIX_CS = 0x2E,
    PREFIX_SS = 0x36,
    PREFIX_DS = 0x3E,
    PREFIX_FS = 0x64,
    PREFIX_GS = 0x65
};

static const char sr_prefix[] =
    { PREFIX_ES, PREFIX_CS, PREFIX_SS, PREFIX_DS, PREFIX_FS, PREFIX_GS };

static void output_opc( struct code_info *CodeInfo )
/*
 * - determine what code should be output and their order.
 * - output prefix bytes:
 *    - LOCK, REPxx,
 *    - FWAIT (not a prefix, but handled like one)
 *    - address size prefix 0x67
 *    - operand size prefix 0x66
 *    - segment override prefix, branch hints
 * - output opcode (1-3), "mod r/m" and "s-i-b" bytes.
 *
 * Note that jwasm follows Masm strictly here, even if it
 * contradicts Intel docs. For example, Masm always emits
 * the F2/F3/66 byte before a segment prefix, even if the
 * F2/F3/66 byte is a "mantadory prefix".
 */
{
    int tmp;
    int index;
    const struct instr_item *ins = CodeInfo->pinstr;
    uint_8 evex = 0;
    uint_8 fpfix = FALSE;
    uint_8 vflags = CodeInfo->vflags;
    uint_8 rflags = ResWordTable[CodeInfo->token].flags;
    uint_8 tuple = ( rflags & RWF_MASK );

    if ( rflags & RWF_EVEX )
	CodeInfo->evex = 1;

    /*
     * Output debug info - line numbers
     */
    if( Options.line_numbers )
	AddLinnumDataRef( get_curr_srcfile(), GetLineNumber() );

    /* v2.02: if it's a FPU or MMX/SSE instr, reset opsiz!
     * [this code has been moved here from codegen()]
     */
    if( ins->cpu & ( P_FPU_MASK | P_MMX | P_SSEALL ) ) {
	/* there are 2 exceptions. how to avoid this ugly hack? */
	if ( CodeInfo->token != T_CRC32 &&
	    CodeInfo->token != T_POPCNT )
	CodeInfo->opsiz = FALSE;
    }

    /*
     * Check if CPU, FPU and extensions are within the limits
     */
    if( ( ins->cpu & P_CPU_MASK ) > ( ModuleInfo.curr_cpu & P_CPU_MASK )
	|| ( ins->cpu & P_FPU_MASK ) > ( ModuleInfo.curr_cpu & P_FPU_MASK )
	|| ( ins->cpu & P_EXT_MASK ) > ( ModuleInfo.curr_cpu & P_EXT_MASK ) ) {
	/* if instruction is valid for 16bit cpu, but operands aren't,
	 then display a more specific error message! */
	if( ins->cpu == P_386 &&
	    ( ( InstrTable[ IndexFromToken( CodeInfo->token )].cpu & P_CPU_MASK ) <= P_386 ))
	    asmerr( 2087 );
	else
	    asmerr( 2085 );
    }

    /*
     * Output FP fixup if required
     * the OPs with NOWAIT are the instructions beginning with
     * FN, except FNOP.
     * the OPs with WAIT are the instructions:
     * FCLEX, FDISI, FENI, FINIT, FSAVEx, FSTCW, FSTENVx, FSTSW
     */
    if(( ModuleInfo.emulator == TRUE ) &&
       ( CodeInfo->Ofssize == USE16 ) &&
       ( ins->cpu & P_FPU_MASK ) &&
       ( ins->allowed_prefix != AP_NO_FWAIT ) ) {
	fpfix = TRUE;
	/* v2.04: no error is returned */
	AddFloatingPointEmulationFixup( CodeInfo );
    }

    /*
     * Output EVEX instruction prefix
     */
    if ( CodeInfo->evex ) {

	evex = CodeInfo->pinstr->evex;
	OutputByte( 0x62 );
    }

    /*
     * Output instruction prefix LOCK, REP or REP[N]E|Z
     */
    if( CodeInfo->ins != EMPTY ) {
	tmp = InstrTable[ IndexFromToken( CodeInfo->ins )].allowed_prefix;
	/* instruction prefix must be ok. However, with -Zm, the plain REP
	 * is also ok for instructions which expect REPxx.
	 */
	if ( ModuleInfo.m510 == TRUE &&
	    tmp == AP_REP &&
	    ins->allowed_prefix == AP_REPxx )
	    tmp = AP_REPxx;

	if( ins->allowed_prefix != tmp )
	    asmerr( 2068 );
	else
	    OutputByte( InstrTable[ IndexFromToken( CodeInfo->ins )].opcode );
    }
    /*
     * Output FP FWAIT if required
     */
    if ( ins->cpu & P_FPU_MASK ) {
	if( CodeInfo->token == T_FWAIT ) {
	    /* v2.04: Masm will always insert a NOP if emulation is active,
	     * no matter what the current cpu is. The reason is simple: the
	     * nop is needed because of the fixup which was inserted.
	     */
	    if( fpfix )
		OutputByte( OP_NOP );

	} else if( fpfix || ins->allowed_prefix == AP_FWAIT ) {
	    OutputByte( OP_WAIT );
	} else if( ins->allowed_prefix != AP_NO_FWAIT ) {
	    /* implicit FWAIT synchronization for 8087 (CPU 8086/80186) */
	    if(( ModuleInfo.curr_cpu & P_CPU_MASK ) < P_286 )
	       OutputByte( OP_WAIT );
	}
    }

    /*
     * check if address/operand size prefix is to be set
     */
    switch( ins->byte1_info ) {
    case F_16:
	if( CodeInfo->Ofssize >= USE32 ) CodeInfo->opsiz = TRUE;
	break;
    case F_32:
	if( CodeInfo->Ofssize == USE16 ) CodeInfo->opsiz = TRUE;
	break;
    case F_16A: /* 16-bit JCXZ and LOOPcc */
	/* doesnt exist for IA32+ */
	if( CodeInfo->Ofssize == USE32 ) CodeInfo->adrsiz = TRUE;
	break;
    case F_32A: /* 32-bit JECXZ and LOOPcc */
	/* in IA32+, the 32bit version gets an 0x67 prefix */
	if ( CodeInfo->Ofssize != USE32)  CodeInfo->adrsiz = TRUE;
	break;
    case F_0FNO66:
	CodeInfo->opsiz = FALSE;
	break;
    case F_48:
    case F_480F:
	CodeInfo->rex |= REX_W;
	break;
    }

    if ( !( rflags & RWF_VEX ) ) {
	switch ( ins->byte1_info ) {
	case F_660F:
	case F_660F38:
	case F_660F3A:
	    CodeInfo->opsiz = TRUE;
	    break;
	case F_F20F:
	case F_F20F38: OutputByte( 0xF2 ); break;
	case F_F3: /* PAUSE instruction */
	case F_F30F:   OutputByte( 0xF3 ); break;
	}
    }
    /*
     * Output address and operand size prefixes.
     * These bytes are NOT compatible with FP emulation fixups,
     * which expect that the FWAIT/NOP first "prefix" byte is followed
     * by either a segment prefix or the opcode byte.
     * Neither Masm nor JWasm emit a warning, though.
     */
    if( CodeInfo->adrsiz == TRUE

	/* @RIP */ && !CodeInfo->base_rip && !( CodeInfo->pinstr->evex & VX_XMMI ) ) {

	OutputByte( ADRSIZ );
    }
    if( CodeInfo->opsiz == TRUE ) {

	if(( ModuleInfo.curr_cpu & P_CPU_MASK ) < P_386 ) {
	    asmerr( 2087 );
	}

	OutputByte( OPSIZ );
    }
    /*
     * Output segment prefix
     */
    if( CodeInfo->RegOverride != EMPTY ) {
	OutputByte( sr_prefix[CodeInfo->RegOverride] );
    }

    if( ins->opnd_dir ) {
	tmp = CodeInfo->rex;
	CodeInfo->rex = ( tmp & 0xFA ) | (( tmp & REX_R ) >> 2 ) | (( tmp & REX_B ) << 2 );
	/* The reg and r/m fields are backwards */
	tmp = CodeInfo->rm_byte;
	CodeInfo->rm_byte = ( tmp & 0xc0 ) | ((tmp >> 3) & 0x7) | ((tmp << 3) & 0x38);
    }

    if ( rflags & RWF_VEX ) {

	uint_8 vex = vex_flags[ CodeInfo->token - VEX_START ];
	uint_8 byte1 = 0;
	uint_8 byte2 = vex & VX_RW1;
	uint_8 byte3 = CodeInfo->evexP3;

	if ( evex == 0 ) {

	    if ( CodeInfo->token == T_VCVTSI2SD ||
		 CodeInfo->token == T_VMOVQ )
		byte2 = 0;
	}

	switch ( ins->byte1_info ) {
	case F_0F38:
	    byte1 = VX1_R;
	    break;
	case F_C5L:
	case F_C4M0L:
	    byte2 |= VX2_1;
	    break;
	case F_C5LP0:
	case F_C4M0P0L:
	    byte2 |= VX2_1;
	case F_C4M0P0:
	case F_660F:
	case F_660F38:
	case F_660F3A:
	    byte2 |= VX2_P0;
	    break;
	case F_F30F:
	case F_F30F38:
	    byte2 |= VX2_P1;
	    break;
	case F_F20F:
	case F_F20F38:
	    byte2 |= ( VX2_P0 | VX2_P1 );
	    break;
	}

	if ( vflags & VX_OP1V )
	    byte2 |= VX2_1;

	if ( ( byte3 & VX3_B ) ||
	     ( ( byte3 & VX3_A2 ) && !( vflags & VX_ZMM ) && !( vflags & VX_OP3 ) ) ||
	     ( ( byte3 & VX3_A2 ) && vflags == VX_OP3 ) )
	    byte3 |= VX3_V;

	if ( ( CodeInfo->opnd[OPND1].type & ( OP_YMM | OP_ZMM ) ) ||
	    ( CodeInfo->opnd[OPND2].type & ( OP_YMM | OP_ZMM | OP_M256 | OP_M512 ) ) ||
	    ( CodeInfo->opnd[OPND1].type == OP_NONE && /* no operands? use VX_L flag from vex_flags[] */
	     vex & VX_L ) ) {

	    byte2 |= VX2_1;
	    if ( vflags & VX_ZMM || CodeInfo->opnd[OPND2].type & ( OP_M512 ) || byte3 & VX3_B ) {
		byte3 |= ( VX3_L1 | VX3_V ); /* ZMM */
		byte1 |= ( evex & VX1_R1 );
	    } else
		byte3 |= VX3_L0; /* YMM */
	}

	if ( CodeInfo->vexregop ) {

	    byte2 |= ( ( 16 - ( CodeInfo->vexregop & 0x3F ) ) << 3 );
	    byte3 |= ( ( CodeInfo->vexregop >> 1 ) & 0x60 );
	    if ( byte3 & VX3_L1 ) /* ZMM */
		byte3 |= VX3_V;
	    if ( byte3 & VX3_B ) {
		if ( vflags & VX_OP2V )
		    byte3 &= ~VX3_V;
		else
		    byte3 |= VX3_V;
	    }
	} else {
	    byte2 |= ( VX2_V2 | VX2_V3 );
	    if ( !( CodeInfo->pinstr->evex & VX_XMMI ) )
		byte2 |= VX2_V1;
	    byte3 |= VX3_V;
	    if ( !( ( vflags & VX_OP3 ) && ( evex & 0x04 ) &&
		( CodeInfo->opnd[OPND2].type & ( OP_M128 | OP_M256 | OP_M512 ) ) ) ) {
		byte2 |= VX2_V0;
	    }
	}

	/* emit 2 (0xC4) or 3 (0xC5) byte VEX prefix */
	if ( ins->byte1_info >= F_0F38 || ( CodeInfo->rex & ( REX_B | REX_X | REX_W ) ) ) {

	    if ( evex == 0 )
		OutputByte( 0xC4 );

	    switch ( ins->byte1_info ) {
	    case F_F20F3A:
		if ( CodeInfo->token == T_RORX ) {
		    byte1 |= 0x3;
		    byte2 |= 0x3;
		}
		break;
	    case F_0F38:
	    case F_660F38:
	    case F_F20F38:
	    case F_F30F38:
		byte1 |= VX1_M1;
		break;
	    case F_0F3A:
	    case F_660F3A:
		byte1 |= ( VX1_M1 | VX1_M2 );
		break;
	    default:
		if ( ins->byte1_info >= F_0F )
		    byte1 |= VX1_M2;
	    }

	    byte1 |= ( ( CodeInfo->rex & REX_B ) ? 0 : VX1_B );
	    byte1 |= ( ( CodeInfo->rex & REX_X ) ? 0 : VX1_X );
	    byte1 |= ( ( CodeInfo->rex & REX_R ) ? 0 : VX1_R );
	    byte2 |= ( ( CodeInfo->rex & REX_W ) ? VX2_W : 0 );

	    if ( evex ) {

		if ( vflags & ( VX_OP1V | VX_OP2V | VX_OP3V ) ) {

		    /* ?mm16..31 */

		    switch ( vflags & ( VX_OP1V | VX_OP2V | VX_OP3V | VX_OP3 ) ) {
		    case VX_OP3|VX_OP2V|VX_OP3V:	/* 0, 1, 1 */
			byte3 &= ~VX3_V;
		    case VX_OP2V:			/* 0, 1	   */
			if ( evex == 0x08 && ( byte1 & 0x6F ) == 0x62 ) {
			    evex |= 0xE0;
			    break;
			}
			if ( evex == 0x20 )
			    ins++;
		    case VX_OP3|VX_OP3V:		/* 0, 0, 1 */
			if ( !( evex & VX_W1 ) && ( tuple == RWF_T1S || tuple == RWF_QVM ) )
			    byte1 &= ~VX1_R1;
			else {
			    byte1 &= ~VX1_X;
			    if ( ( vflags & VX_ZMM24 && ( CodeInfo->opnd[OPND1].type == OP_ZMM ) ) ||
				( !( vflags & VX_ZMM ) && !( CodeInfo->sib & 0xC0 ) ) )
				byte1 |= VX1_R1;
			}
			break;
		    case VX_OP3|VX_OP1V|VX_OP2V:	/* 1, 1, 0 */
			if ( !( evex & VX1_X ) &&
			( CodeInfo->opnd[OPND2].type & OP_I || CodeInfo->opnd[OPND3].type & OP_I ) ) {
			    byte1 &= ~VX1_X;
			    if ( CodeInfo->opnd[OPND2].type & OP_I ) {
				byte1 |= VX1_R1;
				byte3 &= ~VX3_V;
			    }
			} else {
			    byte3 &= ~VX3_V;
			    byte1 &= ~VX1_R1;
			}
			break;
		    case VX_OP3|VX_OP1V:		/* 1, 0, 0 */
			if ( evex == 0x10 ) {
			    byte1 |= 0x80;
			    byte2 &= ~0x70;
			    byte3 &= ~0x08;
			    break;
			}
		    case VX_OP1V:			/* 1, 0	   */
			if ( evex == 0x20 ) { /* VMOVQ */
			    byte2 &= ~0x02;
			    byte2 |= 0x01;
			    ins++;
			    if ( ins->opcode != 0x6E )
				ins++;
			}
			byte1 &= ~VX1_R1;
			if ( !( vflags & VX_ZMM ) && !( tuple == RWF_T1S && byte3 ) )
			    byte3 |= VX3_V;
			break;
		    case VX_OP3|VX_OP1V|VX_OP2V|VX_OP3V:/* 1, 1, 1 */
			byte3 &= ~VX3_V;
		    case VX_OP3|VX_OP1V|VX_OP3V:	/* 1, 0, 1 */
		    case VX_OP1V|VX_OP2V:		/* 1, 1	   */
			byte1 &= ~( VX1_R1 | VX1_X );
			break;
		    case VX_OP3|VX_OP2V:		/* 0, 1, 0 */
			if ( ( ( evex & 0xFD ) != 0x80 ) &&
			   ( ( vflags & VX_ZMM || CodeInfo->sib & 0xC0 ) &&
			    !( !( vex & VX_RW1 ) && tuple == RWF_T1S ) ) ) {
			    byte3 &= ~VX3_V;
			    byte1 |= VX1_R1;
			} else
			    byte1 &= ~VX1_R1;
			break;
		    }

		} else {

		    switch ( byte1 ) {
		    case 0xC1:
			byte1 = 0x91;
			if ( !( vflags & VX_ZMM ) )
			    break;
			byte1 = 0xB1;
			if ( !( vflags & VX_ZMM8 ) )
			    break;
			byte1 = 0xD1;
			break;
		    case 0xC5:
			byte1 = 0xB1;
			break;
		    case 0xE2:
		    case 0xE3:
			if ( !( byte3 & VX3_B ) || ( evex & 0x04 ) )
			    byte1 |= VX1_R1;
			byte3 |= VX3_V;
			if ( evex == 0x08 && ( byte1 & 0x6F ) == 0x62 )
			    evex |= ( byte1 & 0xF0 );
			break;
		    default:
			if ( ( byte1 &	0x0F ) == 1 )
			    byte1 |= VX1_R1;
			else if ( evex == 0x08 && ( byte1 & 0x0F ) == 0x02 )
			    evex |= ( byte1 & 0xF0 ) | 0x90;
			break;
		    }
		}
	    }
	} else {

	    byte2 |= ( ( CodeInfo->rex & REX_R ) ? 0 : 0x80 );

	    if ( evex == 0 ) {
		byte1 = 0xC5;

	    } else {

		tmp = evex;

		switch ( vflags & ( VX_OP1V | VX_OP2V | VX_OP3V | VX_OP3 ) ) {
		case VX_OP3|VX_OP2V|VX_OP3V:		/* 0, 1, 1 */
		    byte3 &= ~VX3_V;
		    break;
		case VX_OP3|VX_OP1V|VX_OP2V:		/* 1, 1, 0 */
		    if ( ( evex & VX1_X ) || CodeInfo->opnd[OPND3].type == OP_I8 )
			byte3 &= ~VX3_V;
		    break;
		case VX_OP3|VX_OP1V|VX_OP2V|VX_OP3V:	/* 1, 1, 1 */
		    byte3 &= ~VX3_V;
		    break;
		case VX_OP3|VX_OP2V:			/* 0, 1, 0 */
		    if ( vflags & VX_ZMM )
			byte3 &= ~VX3_V;
		    break;
		case VX_OP2V:				/* 0, 1 */
		case VX_OP1V:				/* 1, 0 */
		    if ( evex == 0x20 ) { /* VMOVQ */
			byte2 &= ~0x02;
			byte2 |= 0x01;
			ins++;	/* 7E --> 6E */
		    } else if ( evex == 0xE0 && ( vflags & VX_ZMM &&
			CodeInfo->opnd[OPND1].type == OP_ZMM &&
			CodeInfo->opnd[OPND2].type == OP_ZMM ) ) {
			tmp = 0xB0;
		    }
		    break;
		case VX_OP3|VX_OP1V:			/* 1, 0, 0 */
		    if ( evex == 0x10 ) {
			byte2 &= ~0x70;
			byte3 &= ~0x08;
		    }
		    break;
		}

		byte1 |= ( ( tmp & 0xF0 ) | 0x01 );
		if ( CodeInfo->rex & REX_R ) {
		    byte1 = 0x61;
		    if ( CodeInfo->opnd[OPND1].type == OP_R32 || ( vflags & VX_ZMM8 ) ) {
			byte1 |= 0x10;
			if ( vflags & ( VX_OP1V | VX_OP2V | VX_OP3V ) )
			    byte1 &= ~0x40;
		    } else if ( evex == 0x10 ) {
			byte1 |= 0xF0;
		    } else if ( vflags & VX_ZMM24 ) {
			if ( ( ( vflags & ( VX_OP1V | VX_OP2V | VX_OP3V ) ) == ( VX_OP1V | VX_OP2V ) )
			    && !( vflags & VX_OP3 ) ) {
			    byte1 = 0x21;
			}
		    }
		} else if ( vflags & VX_OP1V ) {
		    byte1 = 0xE1;
		    if ( vflags & VX_OP2V ) {
			if ( !( vflags & VX_OP3 ) ||
			     ( vflags & VX_OP3 && vflags & VX_OP3V ) )
			    byte1 = 0xA1;
		    } else if ( ( vex & VX_HALF ) &&
			CodeInfo->opnd[OPND2].type & OP_I8 ) {
			byte1 = 0xF1;
		    } else
			byte3 |= VX3_V;
		} else if ( !( vflags & VX_OP2V ) ) {
		    byte1 = 0xF1;
		    byte3 |= VX3_V;
		    if ( evex == 0x10 )
			byte2 &= ~0x08;
		} else if ( vflags & VX_OP3 ) {
		    byte1 = 0xF1;
		} else if ( vflags & VX_OP2V && evex == 0x20 ) {
		    byte1 = 0xE1;
		}
	    }
	}

	if ( evex ) {

	    tmp = 0;
	    index = 0;
	    if ( evex & VX_W1 )
		vex &= ~VX_RW0;

	    /* Get index of memory address if any */
	    if ( CodeInfo->opnd[OPND2].type & OP_M_ANY )
		index++;
	    if ( CodeInfo->opnd[index].type & OP_M_ANY ) {

		/* EVEX-encoded instructions use a compressed displacement */

		if ( tuple == RWF_T1S ) {

		    tmp = MT_DWORD + 1;
		    if ( CodeInfo->mem_type == MT_BYTE )
			tmp = MT_BYTE + 1;
		    else if ( CodeInfo->mem_type == MT_WORD )
			tmp = MT_WORD + 1;
		    else if ( evex & VX_W1 || vex & VX_RW1 )
			tmp = MT_QWORD + 1;

		} else if ( CodeInfo->evexP3 & VX3_B ) {

		    /* Embedded Broadcast {1tox} - EVEX.B=1 */

		    tmp = MT_DWORD + 1; /* Full Vector (FV) || Half Vector (HV) && EVEX.W0 */
		    if ( evex & VX_W1 || ( vex & VX_RW1 && !( vex & VX_RW0 ) ) )
			tmp = MT_QWORD + 1; /* FV && EVEX.W1 */

		} else {
		    /*
		     * Instructions Not Affected by Embedded Broadcast
		     *
		     * Type	ISize	EVEX.W	128	256	512	Comment
		     *
		     * FVM	N/A	N/A	16	32	64	Load/store or subDword full vector
		     * T1S	8bit	N/A	1	1	1	1 Tuple less than Full Vector
		     *		16bit	N/A	2	2	2
		     *		32bit	0	4	4	4
		     *		64bit	1	8	8	8
		     * T1F	32bit	N/A	4	4	4	1 Tuple memsize not affected by
		     *		64bit	N/A	8	8	8	EVEX.W
		     * T2	32bit	0	8	8	8	Broadcast (2 elements)
		     *		64bit	1	NA	16	16
		     * T4	32bit	0	NA	16	16	Broadcast (4 elements)
		     *		64bit	1	NA	NA	32
		     * T8	32bit	0	NA	NA	32	Broadcast (8 elements)
		     * HVM	N/A	N/A	8	16	32	SubQword Conversion
		     * QVM	N/A	N/A	4	8	16	SubDword Conversion
		     * OVM	N/A	N/A	2	4	8	SubWord Conversion
		     * M128	N/A	N/A	16	16	16	Shift count from memory
		     * MOVDDUP	N/A	N/A	8	32	64	VMOVDDUP
		     */
		    switch ( CodeInfo->mem_type ) {
		    case MT_OWORD:
		    case MT_YWORD:
		    case MT_ZWORD:
		    case MT_DWORD:
		    case MT_QWORD:
			tmp = CodeInfo->mem_type + 1;
			break;
		    default:
			if ( CodeInfo->opnd[index].type & OP_M512 )
			    tmp = MT_ZWORD + 1;
			else if ( CodeInfo->opnd[index].type & OP_M256 )
			    tmp = MT_YWORD + 1;
			else if ( CodeInfo->opnd[index].type & OP_M128 )
			    tmp = MT_OWORD + 1;
			else
			    break;

			if ( CodeInfo->opnd[index ^ 1].type == OP_ZMM )
			    tmp = MT_ZWORD + 1;
			else if ( CodeInfo->opnd[index ^ 1].type == OP_YMM )
			    tmp = MT_YWORD + 1;

			switch ( tuple ) {
			case RWF_QVM:
			    if ( tmp == MT_ZWORD + 1 )
				tmp = MT_OWORD + 1;
			    else if ( tmp == MT_YWORD + 1 )
				tmp = MT_QWORD + 1;
			    else
				tmp = MT_DWORD + 1;
			    break;
			case RWF_OVM:
			    if ( tmp == MT_ZWORD + 1 )
				tmp = MT_QWORD + 1;
			    else if ( tmp == MT_YWORD + 1 )
				tmp = MT_DWORD + 1;
			    else
				tmp = MT_WORD + 1;
			    break;
			case RWF_HVM:
			    if ( tmp == MT_ZWORD + 1 )
				tmp = MT_YWORD + 1;
			    else if ( tmp == MT_YWORD + 1 )
				tmp = MT_OWORD + 1;
			    else
				tmp = MT_QWORD + 1;
			    break;
			case RWF_T2:
			    if ( vex & VX_RW1 )
				tmp = MT_OWORD + 1;
			    else
				tmp = MT_QWORD + 1;
			    break;
			case RWF_T4:
			    if ( vex & VX_RW1 )
				tmp = MT_YWORD + 1;
			    else
				tmp = MT_OWORD + 1;
			    break;
			case RWF_M128:
			    tmp = MT_OWORD + 1;
			    break;
			}
		    }
		}
	    }

	    if ( tmp && CodeInfo->opnd[index].data32l ) {

		CodeInfo->rm_byte |= MOD_10;
		CodeInfo->rm_byte &= ~MOD_01;

		if ( !( CodeInfo->opnd[index].data32l & ( tmp - 1 ) ) ) {

		    tmp = ( CodeInfo->opnd[index].data32l / tmp );
		    if ( tmp >= SCHAR_MIN && tmp <= SCHAR_MAX ) {

			CodeInfo->opnd[index].data32l = tmp;
			CodeInfo->rm_byte &= ~MOD_10;
			CodeInfo->rm_byte |= MOD_01;
		    }
		}
	    }

	    if ( evex & VX_XMMI ) {
		byte2 |= 0x10;
		index = CodeInfo->opc_or & 0x1F;
		byte3 = 0x01 | ( CodeInfo->opc_or & 0x40 ) | ( ~( index >> 1 ) & 0x08 );
		if ( byte3 & 0x40 && CodeInfo->opnd[1].type == OP_YMM ) {
		    byte3 &= ~0x40;
		    byte3 |= 0x20;
		}
		byte1 = 0x02 | ( ~( index << 3 ) & 0x40 ) | ( evex & 0xF0 );
		if ( ( CodeInfo->sib & 0xC0 ) == 0x80 )
		    byte1 |= 0x20;
		CodeInfo->opc_or = 0;
	    }
	}

	OutputByte( byte1 );
	if ( evex ) {
	    byte2 |= ( VX2_W | VX2_1 );
	    if ( vex & VX_RW0 ) /*  W0 and W1 may be set for VEX/EVEX encoding */
		byte2 &= ~VX2_W;
	    OutputByte( byte2 );
	    if ( vflags & VX_SAE && !( CodeInfo->evexP3 & VX3_L1 ) )
		byte3 &= ~VX3_L1;
	    OutputByte( byte3 );
	} else {
	    if ( CodeInfo->pinstr->evex & VX_XMMI ) {
		if ( CodeInfo->pinstr->evex == 0x09 ) { /* VEX-Encoded GPR Instructions */
		    /* tmp is "old" .rm_byte from above ... */
		    byte2 = ( ( byte2 & 0xC7 ) | ( ( ~tmp << 3 ) & 0x38 ) );
		    if ( CodeInfo->rex & 0x04 )
			byte2 &= 0xBF;
		    if ( CodeInfo->token == T_BLSMSK )
			CodeInfo->rm_byte &= 0xF7;
		    else if ( CodeInfo->token == T_BLSMSK )
			CodeInfo->rm_byte = tmp & 0xC8;
		    else
			CodeInfo->rm_byte &= 0xCF;
		} else {
		    byte2 = ( ( byte2 &= 0xC7 ) | ( ~( CodeInfo->opc_or << 3 ) & 0x38 ) |
			( CodeInfo->opc_or >> 4 ) );
		    CodeInfo->opc_or = 0;
		}
	    }
	    OutputByte( byte2 );
	}
    } else {

	/* the REX prefix must be located after the other prefixes */
	if( CodeInfo->rex != 0 && CodeInfo->token != T_RDPID ) {
	    if ( CodeInfo->Ofssize != USE64 ) {
		asmerr( 2024 );
	    }
	    OutputByte( (unsigned char)(CodeInfo->rex | 0x40) );
	}

	/*
	* Output extended opcode
	* special case for some 286 and 386 instructions
	* or 3DNow!, MMX and SSEx instructions
	*/
	if ( ins->byte1_info >= F_0F ) {
	    OutputByte( EXTENDED_OPCODE );
	    switch ( ins->byte1_info ) {
	    case F_0F0F: OutputByte( EXTENDED_OPCODE ); break;
	    case F_0F38:
	    case F_F20F38:
	    case F_660F38: OutputByte( 0x38 ); break;
	    case F_0F3A:
	    case F_660F3A: OutputByte( 0x3A ); break;
	    }
	}
    }

    switch( ins->rm_info ) {
    case R_in_OP:
	OutputByte( (unsigned char)(ins->opcode | ( CodeInfo->rm_byte & NOT_BIT_67 )) );
	break;
    case no_RM:
	OutputByte( (unsigned char)(ins->opcode | CodeInfo->iswide) );
	break;
    case no_WDS:
	CodeInfo->iswide = 0;
	/* no break */
    default: /* opcode (with w d s bits), rm-byte */
	/* don't emit opcode for 3DNow! instructions */
	if( ins->byte1_info != F_0F0F ) {
	    OutputByte( (unsigned char)(ins->opcode | CodeInfo->iswide | CodeInfo->opc_or) );
	}
	/* emit ModRM byte; bits 7-6 = Mod, bits 5-3 = Reg, bits 2-0 = R/M */
	tmp = ins->rm_byte | CodeInfo->rm_byte;
	if ( CodeInfo->base_rip ) /* @RIP */
	    tmp &= ~MOD_10;
	if ( CodeInfo->token == T_RDPID )
	    tmp = NOT_BIT_012 | CodeInfo->rm_byte;
	else if ( CodeInfo->token == T_ADOX )
	    OutputByte(0xF6);
	OutputByte( (unsigned char)tmp );

	if( ( CodeInfo->Ofssize == USE16 && CodeInfo->adrsiz == 0 ) ||
	   ( CodeInfo->Ofssize == USE32 && CodeInfo->adrsiz == 1 ) )
	    return; /* no SIB for 16bit */

	switch ( tmp & NOT_BIT_345 ) {
	case 0x04: /* mod = 00, r/m = 100, s-i-b is present */
	case 0x44: /* mod = 01, r/m = 100, s-i-b is present */
	case 0x84: /* mod = 10, r/m = 100, s-i-b is present */
	    /* emit SIB byte; bits 7-6 = Scale, bits 5-3 = Index, bits 2-0 = Base */
	    OutputByte( CodeInfo->sib );
	}
    }

    return;
}

static void output_data( const struct code_info *CodeInfo, enum operand_type determinant, int index )
/*
 * output address displacement and immediate data;
 */
{
    int size = 0;

    switch ( CodeInfo->token ) {
    case T_ANDN:
    case T_MULX:
    case T_PDEP:
    case T_PEXT:
	if ( !CodeInfo->opnd[OPND2].data32l || index == 2 )
	  return;
	break;
    case T_BEXTR:
    case T_SARX:
    case T_SHLX:
    case T_SHRX:
    case T_BZHI:
	if ( !CodeInfo->opnd[OPND2].data32l || !index || index == 2 )
	  return;
	break;
    case T_XLAT:
    case T_XLATB:
	return;
    }

    /* skip the memory operand for XLAT/XLATB and string instructions! */
    if ( CodeInfo->pinstr->allowed_prefix == AP_REP || CodeInfo->pinstr->allowed_prefix == AP_REPxx )
	return;

    /* determine size */

    if( determinant & OP_I8 ) {
	size = 1;
    } else if( determinant & OP_I16 ) {
	size = 2;
    } else if( determinant & OP_I32 ) {
	size = 4;
    } else if( determinant & OP_I48 ) {
	size = 6;
    } else if( determinant & OP_I64 ) {
	size = 8;
    } else if( determinant & OP_M_ANY ) {
	/* switch on the mode ( the leftmost 2 bits ) */
	switch( CodeInfo->rm_byte & BIT_67 ) {
	case MOD_01:  /* 8-bit displacement */
	    size = 1;
	    break;
	case MOD_00: /* direct; base and/or index with no disp */
	    if( ( CodeInfo->Ofssize == USE16 && CodeInfo->adrsiz == 0 ) ||
	       ( CodeInfo->Ofssize == USE32 && CodeInfo->adrsiz == 1 ) ) {
		if( ( CodeInfo->rm_byte & BIT_012 ) == RM_D16 ) {
		     size = 2; /* = size of displacement */
		}
	    } else {
		/* v2.11: special case, 64-bit direct memory addressing, opcodes 0xA0 - 0xA3 */
		if( CodeInfo->Ofssize == USE64 && ( CodeInfo->pinstr->opcode & 0xFC ) == 0xA0 && CodeInfo->pinstr->byte1_info == 0 )
		    size = 8;
		else
		switch( CodeInfo->rm_byte & BIT_012 ) {
		case RM_SIB: /* 0x04 (equals register # for ESP) */
		    if( ( CodeInfo->sib & BIT_012 ) != RM_D32 ) {
			break;	/* size = 0 */
		    }
		    /* no break */
		case RM_D32: /* 0x05 (equals register # for EBP) */
		    size = 4; /* = size of displacement */
		    /* v2.11: overflow check for 64-bit added */
		    if ( CodeInfo->Ofssize == USE64 && CodeInfo->opnd[index].data64 >= 0x80000000 && CodeInfo->opnd[index].data64 < 0xffffffff80000000 )
			asmerr( 2070 );
		}
	    }
	    break;
	case MOD_10:  /* 16- or 32-bit displacement */
	    if( ( CodeInfo->Ofssize == USE16 && CodeInfo->adrsiz == 0 ) ||
	       ( CodeInfo->Ofssize == USE32 && CodeInfo->adrsiz == 1 ) ) {
		size = 2;
	    } else {
		size = 4;
	    }
	}
    }
    if ( size ) {
	if ( CodeInfo->opnd[index].InsFixup ) {
	    /* v2.07: fixup type check moved here */
	    if ( Parse_Pass > PASS_1 )
		if ( ( 1 << CodeInfo->opnd[index].InsFixup->type ) & ModuleInfo.fmtopt->invalid_fixup_type ) {
		    asmerr( 3001,
			   ModuleInfo.fmtopt->formatname,
			   CodeInfo->opnd[index].InsFixup->sym ? CodeInfo->opnd[index].InsFixup->sym->name : szNull );
		    /* don't exit! */
		}
	    if ( write_to_file ) {
		CodeInfo->opnd[index].InsFixup->locofs = GetCurrOffset();
		OutputBytes( (unsigned char *)&CodeInfo->opnd[index].data32l,
			    size, CodeInfo->opnd[index].InsFixup );
		return;
	    }
	}
	OutputBytes( (unsigned char *)&CodeInfo->opnd[index].data32l, size, NULL );
    }
    return;
}

static int check_3rd_operand( struct code_info *CodeInfo )
{
    if( ( opnd_clstab[CodeInfo->pinstr->opclsidx].opnd_type_3rd == OP3_NONE ) ||
       ( opnd_clstab[CodeInfo->pinstr->opclsidx].opnd_type_3rd == OP3_HID ) )
	return( ( CodeInfo->opnd[OPND3].type == OP_NONE ) ? NOT_ERROR : ERROR );

    /* current variant needs a 3rd operand */

    switch ( opnd_clstab[CodeInfo->pinstr->opclsidx].opnd_type_3rd ) {
    case OP3_CL:
	if ( CodeInfo->opnd[OPND3].type == OP_CL )
	    return( NOT_ERROR );
	break;
    case OP3_I8_U: /* IMUL, SHxD, a few MMX/SSE */
	/* for IMUL, the operand is signed! */
	if ( ( CodeInfo->opnd[OPND3].type & OP_I ) && CodeInfo->opnd[OPND3].data32l >= -128 ) {
	    if ( ( CodeInfo->token == T_IMUL && CodeInfo->opnd[OPND3].data32l < 128 ) ||
		( CodeInfo->token != T_IMUL && CodeInfo->opnd[OPND3].data32l < 256 ) ) {
		CodeInfo->opnd[OPND3].type = OP_I8;
		return( NOT_ERROR );
	    }
	}
	break;
    case OP3_I: /* IMUL */
	if ( CodeInfo->opnd[OPND3].type & OP_I )
	    return( NOT_ERROR );
	break;
    case OP3_XMM0:
	/* for VEX encoding, XMM0 has the meaning: any XMM/YMM register */
	if ( CodeInfo->token >= VEX_START ) {
	    if ( CodeInfo->opnd[OPND3].type & ( OP_XMM | OP_YMM | OP_ZMM | OP_K ) )
		return( NOT_ERROR );
	    switch ( CodeInfo->token ) {
	    case T_ANDN:
	    case T_MULX:
	    case T_PDEP:
	    case T_PEXT:
	    case T_BEXTR:
	    case T_SARX:
	    case T_SHLX:
	    case T_SHRX:
	    case T_BZHI:
	    case T_RORX:
		return( NOT_ERROR );
	    }
	} else if ( CodeInfo->opnd[OPND3].type == OP_XMM && CodeInfo->opnd[OPND3].data32l == 0 )
	    return( NOT_ERROR );
	break;
    }
    return( ERROR );
}

static void output_3rd_operand( struct code_info *CodeInfo )
{
    if( opnd_clstab[CodeInfo->pinstr->opclsidx].opnd_type_3rd == OP3_I8_U ) {
	output_data( CodeInfo, OP_I8, OPND3 );
    } else if( opnd_clstab[CodeInfo->pinstr->opclsidx].opnd_type_3rd == OP3_I ) {
	output_data( CodeInfo, CodeInfo->opnd[OPND3].type, OPND3 );
    } else if( opnd_clstab[CodeInfo->pinstr->opclsidx].opnd_type_3rd == OP3_HID ) {
	CodeInfo->opnd[OPND3].data32l = ( CodeInfo->token - T_CMPEQPD ) % 8;
	CodeInfo->opnd[OPND3].InsFixup = NULL;
	output_data( CodeInfo, OP_I8, OPND3 );
    }
    else if( CodeInfo->token >= VEX_START &&
	    opnd_clstab[CodeInfo->pinstr->opclsidx].opnd_type_3rd == OP3_XMM0 ) {
	CodeInfo->opnd[OPND3].data32l = ( CodeInfo->opnd[OPND3].data32l << 4 );
	output_data( CodeInfo, OP_I8, OPND3 );
    }
    return;
}

static int match_phase_3( struct code_info *CodeInfo, enum operand_type opnd1 )
/*
 * - this routine will look up the assembler opcode table and try to match
 *   the second operand with what we get;
 * - if second operand match then it will output code; if not, pass back to
 *   codegen() and continue to scan InstrTable;
 * - possible return codes: NOT_ERROR (=done), ERROR (=nothing found)
 */
{
    /* remember first op type */
    enum operand_type determinant = opnd_clstab[CodeInfo->pinstr->opclsidx].opnd_type[OPND1];
    enum operand_type opnd2 = CodeInfo->opnd[OPND2].type;
    enum operand_type tbl_op2;

    if ( CodeInfo->token >= VEX_START && ( vex_flags[ CodeInfo->token - VEX_START ] & VX_L ) ) {
	if ( CodeInfo->opnd[OPND1].type & ( OP_K | OP_YMM | OP_ZMM | OP_M256 | OP_M512 ) ) {
	    if ( opnd2 & OP_ZMM )
		opnd2 |= OP_YMM;
	    else if ( opnd2 & OP_M512 )
		opnd2 |= OP_M256;
	    if ( opnd2 & OP_YMM )
		opnd2 |= OP_XMM;
	    else if ( opnd2 & OP_M256 )
		opnd2 |= OP_M128;
	    else if ( opnd2 & OP_M128 )
		opnd2 |= OP_M64;
	    else if ( ( opnd2 & OP_XMM ) && !( vex_flags[ CodeInfo->token - VEX_START ] & VX_HALF ) ) {
		asmerr( 2085 );
		return( ERROR );
	    }
	}
	/* may be necessary to cover the cases where the first operand is a memory operand
	 * "without size" and the second operand is a ymm register
	 */
	else if ( CodeInfo->opnd[OPND1].type == OP_M ) {
	    if ( opnd2 & ( OP_YMM | OP_ZMM ) )
		opnd2 |= OP_XMM;
	}
    } else if ( opnd1 == OP_XMM && opnd2 == OP_M64 ) {

	/* v2.27: case xmm,m64 (real4 or 8) */
	if ( CurrProc ) {
	    if ( CurrProc->sym.langtype == LANG_VECTORCALL )
		opnd2 |= OP_M128;
	} else if ( ModuleInfo.langtype == LANG_VECTORCALL )
	    opnd2 |= OP_M128;
    }
    do	{
	tbl_op2 = opnd_clstab[CodeInfo->pinstr->opclsidx].opnd_type[OPND2];
	switch( tbl_op2 ) {
	case OP_I: /* arith, MOV, IMUL, TEST */
	    if( opnd2 & tbl_op2 ) {
		/* This branch exits with either ERROR or NOT_ERROR.
		 * So it can modify the CodeInfo fields without harm.
		 */
		if( opnd1 & OP_R8 ) {
		    /* 8-bit register, so output 8-bit data */
		    CodeInfo->opsiz = FALSE;
		    opnd2 = OP_I8;
		    if( CodeInfo->opnd[OPND2].InsFixup != NULL ) {
		    /* v1.96: make sure FIX_HIBYTE isn't overwritten! */
			if ( CodeInfo->opnd[OPND2].InsFixup->type != FIX_HIBYTE )
			    CodeInfo->opnd[OPND2].InsFixup->type = FIX_OFF8;
		    }
		} else if( opnd1 & OP_R16 ) {
		    /* 16-bit register, so output 16-bit data */
		    opnd2 = OP_I16;
		} else if( opnd1 & (OP_R32 | OP_R64 ) ) {
		    /* 32- or 64-bit register, so output 32-bit data */
		    CodeInfo->opsiz = CodeInfo->Ofssize ? 0 : 1;/* 12-feb-92 */
		    opnd2 = OP_I32;
		} else if( opnd1 & OP_M ) {
		    /* there is no reason this should be only for T_MOV */
		    switch( OperandSize( opnd1, CodeInfo ) ) {
		    case 1:
			opnd2 = OP_I8;
			CodeInfo->opsiz = FALSE;
			break;
		    case 2:
			opnd2 = OP_I16;
			CodeInfo->opsiz = CodeInfo->Ofssize ? 1 : 0;
			break;
			/* mov [mem], imm64 doesn't exist. It's ensured that
			 * immediate data is 32bit only
			 */
		    case 8:
		    case 4:
			opnd2 = OP_I32;
			CodeInfo->opsiz = CodeInfo->Ofssize ? 0 : 1;
			break;
		    default:
			asmerr( 2070 );
		    }
		}
		output_opc( CodeInfo );
		output_data( CodeInfo, opnd1, OPND1 );
		output_data( CodeInfo, opnd2, OPND2 );
		return( NOT_ERROR );
	    }
	    break;
	case OP_I8_U: /* shift+rotate, ENTER, BTx, IN, PSxx[D|Q|W] */
	    if( opnd2 & tbl_op2 ) {
		if ( CodeInfo->const_size_fixed && opnd2 != OP_I8 )
		    break;
		/* v2.03: lower bound wasn't checked */
		/* range of unsigned 8-bit is -128 - +255 */
		if( CodeInfo->opnd[OPND2].data32l <= UCHAR_MAX && CodeInfo->opnd[OPND2].data32l >= SCHAR_MIN ) {
		    /* v2.06: if there's an external, adjust the fixup if it is > 8-bit */
		    if ( CodeInfo->opnd[OPND2].InsFixup != NULL ) {
			if ( CodeInfo->opnd[OPND2].InsFixup->type == FIX_OFF16 ||
			    CodeInfo->opnd[OPND2].InsFixup->type == FIX_OFF32 )
			    CodeInfo->opnd[OPND2].InsFixup->type = FIX_OFF8;
		    }
		    /* the SSE4A EXTRQ instruction will need this! */
		    output_opc( CodeInfo );
		    output_data( CodeInfo, opnd1, OPND1 );
		    output_data( CodeInfo, OP_I8, OPND2 );
		    return( NOT_ERROR );
		}
	    }
	    break;
	case OP_I8: /* arith, IMUL */
	    if( ModuleInfo.NoSignExtend &&
	       ( CodeInfo->token == T_AND ||
		CodeInfo->token == T_OR ||
		CodeInfo->token == T_XOR ) )
		break;

	    if ( CodeInfo->opnd[OPND2].InsFixup != NULL && CodeInfo->opnd[OPND2].InsFixup->sym->state != SYM_UNDEFINED ) /* external? then skip */
		break;

	    if ( CodeInfo->const_size_fixed == FALSE )
		if ( ( opnd1 & ( OP_R16 | OP_M16 ) ) && (int_8)CodeInfo->opnd[OPND2].data32l == (int_16)CodeInfo->opnd[OPND2].data32l )
		    tbl_op2 |= OP_I16;
		else if ( ( opnd1 & ( OP_RGT16 | OP_MGT16 ) ) && (int_8)CodeInfo->opnd[OPND2].data32l == (int_32)CodeInfo->opnd[OPND2].data32l )
		    tbl_op2 |= OP_I32;

	    if( opnd2 & tbl_op2 ) {
		output_opc( CodeInfo );
		output_data( CodeInfo, opnd1, OPND1 );
		output_data( CodeInfo, OP_I8, OPND2 );
		return( NOT_ERROR );
	    }
	    break;
	case OP_I_1: /* shift ops */
	    if( opnd2 & tbl_op2 ) {
	       if ( CodeInfo->opnd[OPND2].data32l == 1 ) {
		   output_opc( CodeInfo );
		   output_data( CodeInfo, opnd1, OPND1 );
		   /* the immediate is "implicite" */
		   return( NOT_ERROR );
	       }
	    }
	    break;
	case OP_RGT16:
	    switch ( CodeInfo->token ) {
	    case T_ANDN:
	    case T_MULX:
	    case T_PDEP:
	    case T_PEXT:
		if ( !( opnd2 & ( OP_R32 | OP_R64 ) ) )
		    opnd2 |= OP_RGT16;
		break;
	    case T_RORX:
		output_opc( CodeInfo );
		output_data( CodeInfo, OP_I8_U, OPND3 );
		return( NOT_ERROR );
	    }
	    /* drop */
	default:
	    if( opnd2 & tbl_op2 ) {
		if( check_3rd_operand( CodeInfo ) == ERROR )
		    break;
		output_opc( CodeInfo );
		if ( opnd1 & (OP_I_ANY | OP_M_ANY ) )
		    output_data( CodeInfo, opnd1, OPND1 );
		if ( opnd2 & (OP_I_ANY | OP_M_ANY ) )
		    output_data( CodeInfo, opnd2, OPND2 );
		if ( ( opnd_clstab[CodeInfo->pinstr->opclsidx].opnd_type_3rd != OP3_NONE ) &&
		    !( CodeInfo->pinstr->evex & VX_XMMI ) )
		    output_3rd_operand( CodeInfo );
		if( CodeInfo->pinstr->byte1_info == F_0F0F ) /* output 3dNow opcode? */
		    OutputByte( (unsigned char)(CodeInfo->pinstr->opcode | CodeInfo->iswide) );
		return( NOT_ERROR );
	    }
	    break;
	}
	CodeInfo->pinstr++;
    } while ( opnd_clstab[CodeInfo->pinstr->opclsidx].opnd_type[OPND1] == determinant && CodeInfo->pinstr->first == FALSE );
    CodeInfo->pinstr--; /* pointer will be increased in codegen() */
    return( ERROR );
}

static void add_bytes( struct code_info *CodeInfo, int index )
{

    int bytes;

    if ( CodeInfo->opnd[index].InsFixup && CodeInfo->opnd[index].InsFixup->type == FIX_RELOFF32 ) {

	bytes = GetCurrOffset() - CodeInfo->opnd[index].InsFixup->locofs;

	/* v2.25 - added ->offset to ->addbytes
	 * v2.28 - removed
	 * if ( CodeInfo->opnd[index].InsFixup->sym && CodeInfo->opnd[index].InsFixup->sym->isarray )
	 *	bytes += CodeInfo->opnd[index].InsFixup->offset;
	 */

	CodeInfo->opnd[index].InsFixup->addbytes = bytes;
    }
}

static int check_operand_2( struct code_info *CodeInfo, enum operand_type opnd1 )
/*
 * check if a second operand has been entered.
 * If yes, call match_phase_3();
 * else emit opcode and optional data.
 * possible return codes: ERROR (=nothing found), NOT_ERROR (=done)
 */
{
    if( CodeInfo->opnd[OPND2].type == OP_NONE ) {

	if( opnd_clstab[CodeInfo->pinstr->opclsidx].opnd_type[OPND2] != OP_NONE )
	    return( ERROR ); /* doesn't match */

	/* 1 opnd instruction found */

	/* v2.06: added check for unspecified size of mem op */
	if ( opnd1 == OP_M ) {
	    const struct instr_item *next = CodeInfo->pinstr+1;
	    if ( ( opnd_clstab[next->opclsidx].opnd_type[OPND1] & OP_M ) &&
		next->first == FALSE )
		/* skip error if mem op is a forward reference */
		if ( CodeInfo->undef_sym == FALSE &&
		    ( CodeInfo->opnd[OPND1].InsFixup == NULL ||
		     CodeInfo->opnd[OPND1].InsFixup->sym == NULL ||
		     CodeInfo->opnd[OPND1].InsFixup->sym->state != SYM_UNDEFINED ) ) {
		    asmerr( 2023 );
		}
	}

	output_opc( CodeInfo );
	output_data( CodeInfo, opnd1, OPND1 );
	if ( CodeInfo->Ofssize == USE64 )
	    add_bytes( CodeInfo,  OPND1 );
	return( NOT_ERROR );
    }

    /* check second operand */
    if ( match_phase_3( CodeInfo, opnd1 ) == NOT_ERROR ) {
	/* for rip-relative fixups, the instruction end is needed */
	if ( CodeInfo->Ofssize == USE64 ) {
	    add_bytes( CodeInfo,  OPND1 );
	    add_bytes( CodeInfo,  OPND2 );
	}
	return( NOT_ERROR );
    }
    return( ERROR );
}

int codegen( struct code_info *CodeInfo, uint_32 oldofs )
/*
 * - codegen() will look up the assembler opcode table and try to find
 *   a matching first operand;
 * - if one is found then it will call check_operand_2() to determine
 *   if further operands also match; else, it must be error.
 */
{
    int retcode = ERROR;
    uint_8 evex = CodeInfo->evex;
    enum operand_type opnd1;
    enum operand_type tbl_op1;

    /* privileged instructions ok? */
    if( ( CodeInfo->pinstr->cpu & P_PM ) > ( ModuleInfo.curr_cpu & P_PM ) ) {
	asmerr( 2085 );
	return( ERROR );
    }
    opnd1 = CodeInfo->opnd[OPND1].type;

    /* if first operand is immediate data, set compatible flags */
    if( opnd1 & OP_I ) {
	if( opnd1 == OP_I8 ) {
	    opnd1 = OP_IGE8;
	} else if( opnd1 == OP_I16 ) {
	    opnd1 = OP_IGE16;
	}
    }

    if ( CodeInfo->token >= VEX_START && ( vex_flags[ CodeInfo->token - VEX_START ] & VX_L ) ) {
	if ( opnd1 & ( OP_YMM | OP_M256 | OP_ZMM | OP_M512 ) ) {
	    if ( CodeInfo->opnd[OPND2].type & OP_XMM && !( vex_flags[ CodeInfo->token - VEX_START ] & VX_HALF ) ) {
		asmerr( 2070 );
		return( ERROR );
	    }
	    if ( opnd1 & OP_ZMM )
		opnd1 |= OP_YMM;
	    else if ( opnd1 & OP_M512 )
		opnd1 |= OP_M256;
	    if ( opnd1 & OP_YMM )
		opnd1 |= OP_XMM;
	    else
		opnd1 |= OP_M128;
	}
    }

    /* scan the instruction table for a matching first operand */
    do	{
	tbl_op1 = opnd_clstab[CodeInfo->pinstr->opclsidx].opnd_type[OPND1];

	/* v2.06: simplified */
	if ( tbl_op1 == OP_NONE && opnd1 == OP_NONE ) {
	    output_opc( CodeInfo );
	    if ( CurrFile[LST] )
		LstWrite( LSTTYPE_CODE, oldofs, NULL );
	    return( NOT_ERROR );
	} else if ( opnd1 & tbl_op1 ) {
	    /* for immediate operands, the idata type has sometimes
	     * to be modified in opnd_type[OPND1], to make output_data()
	     * emit the correct number of bytes. */
	    switch( tbl_op1 ) {
	    case OP_I32: /* CALL, JMP, PUSHD */
	    case OP_I16: /* CALL, JMP, RETx, ENTER, PUSHW */
		retcode = check_operand_2( CodeInfo, tbl_op1 );
		break;
	    case OP_I8_U: /* INT xx; OUT xx, AL */
		if( CodeInfo->opnd[OPND1].data32l <= UCHAR_MAX && CodeInfo->opnd[OPND1].data32l >= SCHAR_MIN ) {
		    retcode = check_operand_2( CodeInfo, OP_I8 );
		}
		break;
	    case OP_I_3: /* INT 3 */
		if ( CodeInfo->opnd[OPND1].data32l == 3 ) {
		    retcode = check_operand_2( CodeInfo, OP_NONE );
		}
		break;
	    default:
		if ( evex && CodeInfo->pinstr->evex == 0 )
		    break;
		retcode = check_operand_2( CodeInfo, CodeInfo->opnd[OPND1].type );
		break;
	    }
	    if( retcode == NOT_ERROR ) {
		if ( CurrFile[LST] )
		    LstWrite( LSTTYPE_CODE, oldofs, NULL );
		return( NOT_ERROR );
	    }
	}
	CodeInfo->pinstr++;
    } while ( CodeInfo->pinstr->first == FALSE );

    asmerr( 2070 );
    return( ERROR );
}

