#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Mon Jun  3 13:03:46 2024
# Process ID: 26200
# Current directory: D:/Users/daanv/Documents/GitHub/PWM_controller_motor/PWM_Control
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6272 D:\Users\daanv\Documents\GitHub\PWM_controller_motor\PWM_Control\PWM_Control.xpr
# Log file: D:/Users/daanv/Documents/GitHub/PWM_controller_motor/PWM_Control/vivado.log
# Journal file: D:/Users/daanv/Documents/GitHub/PWM_controller_motor/PWM_Control\vivado.jou
# Running On: Desktop_Daan, OS: Windows, CPU Frequency: 3593 MHz, CPU Physical cores: 12, Host memory: 17077 MB
#-----------------------------------------------------------
start_gui
open_project D:/Users/daanv/Documents/GitHub/PWM_controller_motor/PWM_Control/PWM_Control.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at D:/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at D:/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at D:/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at D:/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at D:/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at D:/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at D:/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at D:/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at D:/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'C:/Users/daanv/Desktop/Git/PWM_controller_motor/PWM_Control' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/xilinx/Vivado/2023.1/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'Complete_design_car.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
Complete_design_car_axi_gpio_0_0
Complete_design_car_processing_system7_0_0
Complete_design_car_axi_gpio_1_0
Complete_design_car_rst_ps7_0_50M_0

WARNING: [BD 41-1661] One or more IPs have been locked in the design 'Pwm_generator_zynq.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
Pwm_generator_zynq_axi_gpio_0_0
Pwm_generator_zynq_processing_system7_0_0
Pwm_generator_zynq_axi_gpio_1_0
Pwm_generator_zynq_rst_ps7_0_50M_0

open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 2562.883 ; gain = 479.891
update_compile_order -fileset sources_1
update_module_reference {Complete_design_car_PWM_Over_wrapper_0_0 Complete_design_car_PWM_Over_wrapper_0_1 Pwm_generator_zynq_PWM_Over_wrapper_0_0 Pwm_generator_zynq_PWM_Over_wrapper_1_0}
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
Reading block design file <D:/Users/daanv/Documents/GitHub/PWM_controller_motor/PWM_Control/PWM_Control.srcs/sources_1/bd/Complete_design_car/Complete_design_car.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_motor_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_1
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_motor_1
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_Linesensor
Adding component instance block -- xilinx.com:module_ref:PWM_Over_wrapper:1.0 - PWM_generator_0
Adding component instance block -- xilinx.com:module_ref:PWM_Over_wrapper:1.0 - PWM_generator_1
Successfully read diagram <Complete_design_car> from block design file <D:/Users/daanv/Documents/GitHub/PWM_controller_motor/PWM_Control/PWM_Control.srcs/sources_1/bd/Complete_design_car/Complete_design_car.bd>
Upgrading 'D:/Users/daanv/Documents/GitHub/PWM_controller_motor/PWM_Control/PWM_Control.srcs/sources_1/bd/Complete_design_car/Complete_design_car.bd'
INFO: [IP_Flow 19-3420] Updated Complete_design_car_PWM_Over_wrapper_0_0 to use current project options
INFO: [IP_Flow 19-3420] Updated Complete_design_car_PWM_Over_wrapper_0_1 to use current project options
Wrote  : <D:\Users\daanv\Documents\GitHub\PWM_controller_motor\PWM_Control\PWM_Control.srcs\sources_1\bd\Complete_design_car\Complete_design_car.bd> 
Wrote  : <D:/Users/daanv/Documents/GitHub/PWM_controller_motor/PWM_Control/PWM_Control.srcs/sources_1/bd/Complete_design_car/ui/bd_ab4b97d9.ui> 
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
Reading block design file <D:/Users/daanv/Documents/GitHub/PWM_controller_motor/PWM_Control/PWM_Control.srcs/sources_1/bd/Pwm_generator_zynq/Pwm_generator_zynq.bd>...
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_1
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_motor_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_motor_1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding component instance block -- xilinx.com:module_ref:PWM_Over_wrapper:1.0 - PWM_Over_wrapper_0
Adding component instance block -- xilinx.com:module_ref:PWM_Over_wrapper:1.0 - PWM_Over_wrapper_1
Successfully read diagram <Pwm_generator_zynq> from block design file <D:/Users/daanv/Documents/GitHub/PWM_controller_motor/PWM_Control/PWM_Control.srcs/sources_1/bd/Pwm_generator_zynq/Pwm_generator_zynq.bd>
Upgrading 'D:/Users/daanv/Documents/GitHub/PWM_controller_motor/PWM_Control/PWM_Control.srcs/sources_1/bd/Pwm_generator_zynq/Pwm_generator_zynq.bd'
INFO: [IP_Flow 19-3420] Updated Pwm_generator_zynq_PWM_Over_wrapper_0_0 to use current project options
INFO: [IP_Flow 19-3420] Updated Pwm_generator_zynq_PWM_Over_wrapper_1_0 to use current project options
Wrote  : <D:\Users\daanv\Documents\GitHub\PWM_controller_motor\PWM_Control\PWM_Control.srcs\sources_1\bd\Pwm_generator_zynq\Pwm_generator_zynq.bd> 
Wrote  : <D:/Users/daanv/Documents/GitHub/PWM_controller_motor/PWM_Control/PWM_Control.srcs/sources_1/bd/Pwm_generator_zynq/ui/bd_434efb27.ui> 
upgrade_ip: Time (s): cpu = 00:00:07 ; elapsed = 00:00:42 . Memory (MB): peak = 2797.020 ; gain = 0.000
update_module_reference: Time (s): cpu = 00:00:07 ; elapsed = 00:00:43 . Memory (MB): peak = 2797.020 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jun  3 13:58:02 2024...
