# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../XOR_OR_XNOR_ANDORNOT_GENERIC_STRUCTURAL.srcs/sources_1/new/XOR_GENERIC.vhd" \
"../../../../XOR_OR_XNOR_ANDORNOT_GENERIC_STRUCTURAL.srcs/sim_1/new/XOR_SIM.vhd" \

# Do not sort compile order
nosort
