
EX_lab4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000027e4  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  080028f0  080028f0  000128f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002914  08002914  00020034  2**0
                  CONTENTS
  4 .ARM          00000000  08002914  08002914  00020034  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002914  08002914  00020034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002914  08002914  00012914  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002918  08002918  00012918  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000034  20000000  0800291c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003b8  20000034  08002950  00020034  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200003ec  08002950  000203ec  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009b01  00000000  00000000  0002005d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001ef7  00000000  00000000  00029b5e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ad0  00000000  00000000  0002ba58  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000980  00000000  00000000  0002c528  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016f3e  00000000  00000000  0002cea8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000c5a8  00000000  00000000  00043de6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008257a  00000000  00000000  0005038e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000d2908  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002958  00000000  00000000  000d295c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000034 	.word	0x20000034
 8000128:	00000000 	.word	0x00000000
 800012c:	080028d8 	.word	0x080028d8

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000038 	.word	0x20000038
 8000148:	080028d8 	.word	0x080028d8

0800014c <check_button_add_time>:
#include "input_reading.h"
#include "global.h"
#include "software_timer.h"

void check_button_add_time()
{
 800014c:	b580      	push	{r7, lr}
 800014e:	af00      	add	r7, sp, #0
	if(is_button_pressed(1) || is_button_pressed_1s(1))
 8000150:	2001      	movs	r0, #1
 8000152:	f000 f9bd 	bl	80004d0 <is_button_pressed>
 8000156:	4603      	mov	r3, r0
 8000158:	2b00      	cmp	r3, #0
 800015a:	d105      	bne.n	8000168 <check_button_add_time+0x1c>
 800015c:	2001      	movs	r0, #1
 800015e:	f000 f9d7 	bl	8000510 <is_button_pressed_1s>
 8000162:	4603      	mov	r3, r0
 8000164:	2b00      	cmp	r3, #0
 8000166:	d004      	beq.n	8000172 <check_button_add_time+0x26>
	{
		counter_led2++;
 8000168:	4b10      	ldr	r3, [pc, #64]	; (80001ac <check_button_add_time+0x60>)
 800016a:	681b      	ldr	r3, [r3, #0]
 800016c:	3301      	adds	r3, #1
 800016e:	4a0f      	ldr	r2, [pc, #60]	; (80001ac <check_button_add_time+0x60>)
 8000170:	6013      	str	r3, [r2, #0]
	}

	if(is_button_pressed(2))
 8000172:	2002      	movs	r0, #2
 8000174:	f000 f9ac 	bl	80004d0 <is_button_pressed>
 8000178:	4603      	mov	r3, r0
 800017a:	2b00      	cmp	r3, #0
 800017c:	d013      	beq.n	80001a6 <check_button_add_time+0x5a>
	{
		if (counter_led2 <= 99)
 800017e:	4b0b      	ldr	r3, [pc, #44]	; (80001ac <check_button_add_time+0x60>)
 8000180:	681b      	ldr	r3, [r3, #0]
 8000182:	2b63      	cmp	r3, #99	; 0x63
 8000184:	dc0f      	bgt.n	80001a6 <check_button_add_time+0x5a>
		{
			counter_led1 = counter_led2;
 8000186:	4b09      	ldr	r3, [pc, #36]	; (80001ac <check_button_add_time+0x60>)
 8000188:	681b      	ldr	r3, [r3, #0]
 800018a:	4a09      	ldr	r2, [pc, #36]	; (80001b0 <check_button_add_time+0x64>)
 800018c:	6013      	str	r3, [r2, #0]
			setTimer2(counter_led2 * 1000);
 800018e:	4b07      	ldr	r3, [pc, #28]	; (80001ac <check_button_add_time+0x60>)
 8000190:	681b      	ldr	r3, [r3, #0]
 8000192:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000196:	fb02 f303 	mul.w	r3, r2, r3
 800019a:	4618      	mov	r0, r3
 800019c:	f000 ff3c 	bl	8001018 <setTimer2>
			counter_led2 = 0;
 80001a0:	4b02      	ldr	r3, [pc, #8]	; (80001ac <check_button_add_time+0x60>)
 80001a2:	2200      	movs	r2, #0
 80001a4:	601a      	str	r2, [r3, #0]
		}
	}
}
 80001a6:	bf00      	nop
 80001a8:	bd80      	pop	{r7, pc}
 80001aa:	bf00      	nop
 80001ac:	20000054 	.word	0x20000054
 80001b0:	20000050 	.word	0x20000050

080001b4 <display7SEG1>:
		0x08,  // 8 --> 1000
		0x09,  // 9 --> 1001
};

void display7SEG1(int counter) //25
{
 80001b4:	b580      	push	{r7, lr}
 80001b6:	b084      	sub	sp, #16
 80001b8:	af00      	add	r7, sp, #0
 80001ba:	6078      	str	r0, [r7, #4]
	uint8_t number1 = segment7display[counter/10];
 80001bc:	687b      	ldr	r3, [r7, #4]
 80001be:	4a32      	ldr	r2, [pc, #200]	; (8000288 <display7SEG1+0xd4>)
 80001c0:	fb82 1203 	smull	r1, r2, r2, r3
 80001c4:	1092      	asrs	r2, r2, #2
 80001c6:	17db      	asrs	r3, r3, #31
 80001c8:	1ad3      	subs	r3, r2, r3
 80001ca:	4a30      	ldr	r2, [pc, #192]	; (800028c <display7SEG1+0xd8>)
 80001cc:	5cd3      	ldrb	r3, [r2, r3]
 80001ce:	73fb      	strb	r3, [r7, #15]
	uint8_t number2 = segment7display[counter%10];
 80001d0:	6879      	ldr	r1, [r7, #4]
 80001d2:	4b2d      	ldr	r3, [pc, #180]	; (8000288 <display7SEG1+0xd4>)
 80001d4:	fb83 2301 	smull	r2, r3, r3, r1
 80001d8:	109a      	asrs	r2, r3, #2
 80001da:	17cb      	asrs	r3, r1, #31
 80001dc:	1ad2      	subs	r2, r2, r3
 80001de:	4613      	mov	r3, r2
 80001e0:	009b      	lsls	r3, r3, #2
 80001e2:	4413      	add	r3, r2
 80001e4:	005b      	lsls	r3, r3, #1
 80001e6:	1aca      	subs	r2, r1, r3
 80001e8:	4b28      	ldr	r3, [pc, #160]	; (800028c <display7SEG1+0xd8>)
 80001ea:	5c9b      	ldrb	r3, [r3, r2]
 80001ec:	73bb      	strb	r3, [r7, #14]

	HAL_GPIO_WritePin(A1_GPIO_Port, A1_Pin, number1 & 1);
 80001ee:	7bfb      	ldrb	r3, [r7, #15]
 80001f0:	f003 0301 	and.w	r3, r3, #1
 80001f4:	b2db      	uxtb	r3, r3
 80001f6:	461a      	mov	r2, r3
 80001f8:	2101      	movs	r1, #1
 80001fa:	4825      	ldr	r0, [pc, #148]	; (8000290 <display7SEG1+0xdc>)
 80001fc:	f001 fb4b 	bl	8001896 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(A2_GPIO_Port, A2_Pin, number1 & 2);
 8000200:	7bfb      	ldrb	r3, [r7, #15]
 8000202:	f003 0302 	and.w	r3, r3, #2
 8000206:	b2db      	uxtb	r3, r3
 8000208:	461a      	mov	r2, r3
 800020a:	2102      	movs	r1, #2
 800020c:	4820      	ldr	r0, [pc, #128]	; (8000290 <display7SEG1+0xdc>)
 800020e:	f001 fb42 	bl	8001896 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(A3_GPIO_Port, A3_Pin, number1 & 4);
 8000212:	7bfb      	ldrb	r3, [r7, #15]
 8000214:	f003 0304 	and.w	r3, r3, #4
 8000218:	b2db      	uxtb	r3, r3
 800021a:	461a      	mov	r2, r3
 800021c:	2104      	movs	r1, #4
 800021e:	481c      	ldr	r0, [pc, #112]	; (8000290 <display7SEG1+0xdc>)
 8000220:	f001 fb39 	bl	8001896 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(A4_GPIO_Port, A4_Pin, number1 & 8);
 8000224:	7bfb      	ldrb	r3, [r7, #15]
 8000226:	f003 0308 	and.w	r3, r3, #8
 800022a:	b2db      	uxtb	r3, r3
 800022c:	461a      	mov	r2, r3
 800022e:	2108      	movs	r1, #8
 8000230:	4817      	ldr	r0, [pc, #92]	; (8000290 <display7SEG1+0xdc>)
 8000232:	f001 fb30 	bl	8001896 <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(B1_GPIO_Port, B1_Pin, number2 & 1);
 8000236:	7bbb      	ldrb	r3, [r7, #14]
 8000238:	f003 0301 	and.w	r3, r3, #1
 800023c:	b2db      	uxtb	r3, r3
 800023e:	461a      	mov	r2, r3
 8000240:	2110      	movs	r1, #16
 8000242:	4813      	ldr	r0, [pc, #76]	; (8000290 <display7SEG1+0xdc>)
 8000244:	f001 fb27 	bl	8001896 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(B2_GPIO_Port, B2_Pin, number2 & 2);
 8000248:	7bbb      	ldrb	r3, [r7, #14]
 800024a:	f003 0302 	and.w	r3, r3, #2
 800024e:	b2db      	uxtb	r3, r3
 8000250:	461a      	mov	r2, r3
 8000252:	2120      	movs	r1, #32
 8000254:	480e      	ldr	r0, [pc, #56]	; (8000290 <display7SEG1+0xdc>)
 8000256:	f001 fb1e 	bl	8001896 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(B3_GPIO_Port, B3_Pin, number2 & 4);
 800025a:	7bbb      	ldrb	r3, [r7, #14]
 800025c:	f003 0304 	and.w	r3, r3, #4
 8000260:	b2db      	uxtb	r3, r3
 8000262:	461a      	mov	r2, r3
 8000264:	2140      	movs	r1, #64	; 0x40
 8000266:	480a      	ldr	r0, [pc, #40]	; (8000290 <display7SEG1+0xdc>)
 8000268:	f001 fb15 	bl	8001896 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(B4_GPIO_Port, B4_Pin, number2 & 8);
 800026c:	7bbb      	ldrb	r3, [r7, #14]
 800026e:	f003 0308 	and.w	r3, r3, #8
 8000272:	b2db      	uxtb	r3, r3
 8000274:	461a      	mov	r2, r3
 8000276:	2180      	movs	r1, #128	; 0x80
 8000278:	4805      	ldr	r0, [pc, #20]	; (8000290 <display7SEG1+0xdc>)
 800027a:	f001 fb0c 	bl	8001896 <HAL_GPIO_WritePin>

}
 800027e:	bf00      	nop
 8000280:	3710      	adds	r7, #16
 8000282:	46bd      	mov	sp, r7
 8000284:	bd80      	pop	{r7, pc}
 8000286:	bf00      	nop
 8000288:	66666667 	.word	0x66666667
 800028c:	20000000 	.word	0x20000000
 8000290:	40010c00 	.word	0x40010c00

08000294 <display7SEG2>:

void display7SEG2(int counter)
{
 8000294:	b580      	push	{r7, lr}
 8000296:	b084      	sub	sp, #16
 8000298:	af00      	add	r7, sp, #0
 800029a:	6078      	str	r0, [r7, #4]
	uint8_t number1 = segment7display[counter/10];
 800029c:	687b      	ldr	r3, [r7, #4]
 800029e:	4a36      	ldr	r2, [pc, #216]	; (8000378 <display7SEG2+0xe4>)
 80002a0:	fb82 1203 	smull	r1, r2, r2, r3
 80002a4:	1092      	asrs	r2, r2, #2
 80002a6:	17db      	asrs	r3, r3, #31
 80002a8:	1ad3      	subs	r3, r2, r3
 80002aa:	4a34      	ldr	r2, [pc, #208]	; (800037c <display7SEG2+0xe8>)
 80002ac:	5cd3      	ldrb	r3, [r2, r3]
 80002ae:	73fb      	strb	r3, [r7, #15]
	uint8_t number2 = segment7display[counter%10];
 80002b0:	6879      	ldr	r1, [r7, #4]
 80002b2:	4b31      	ldr	r3, [pc, #196]	; (8000378 <display7SEG2+0xe4>)
 80002b4:	fb83 2301 	smull	r2, r3, r3, r1
 80002b8:	109a      	asrs	r2, r3, #2
 80002ba:	17cb      	asrs	r3, r1, #31
 80002bc:	1ad2      	subs	r2, r2, r3
 80002be:	4613      	mov	r3, r2
 80002c0:	009b      	lsls	r3, r3, #2
 80002c2:	4413      	add	r3, r2
 80002c4:	005b      	lsls	r3, r3, #1
 80002c6:	1aca      	subs	r2, r1, r3
 80002c8:	4b2c      	ldr	r3, [pc, #176]	; (800037c <display7SEG2+0xe8>)
 80002ca:	5c9b      	ldrb	r3, [r3, r2]
 80002cc:	73bb      	strb	r3, [r7, #14]

	HAL_GPIO_WritePin(C1_GPIO_Port, C1_Pin, number1 & 1);
 80002ce:	7bfb      	ldrb	r3, [r7, #15]
 80002d0:	f003 0301 	and.w	r3, r3, #1
 80002d4:	b2db      	uxtb	r3, r3
 80002d6:	461a      	mov	r2, r3
 80002d8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80002dc:	4828      	ldr	r0, [pc, #160]	; (8000380 <display7SEG2+0xec>)
 80002de:	f001 fada 	bl	8001896 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(C2_GPIO_Port, C2_Pin, number1 & 2);
 80002e2:	7bfb      	ldrb	r3, [r7, #15]
 80002e4:	f003 0302 	and.w	r3, r3, #2
 80002e8:	b2db      	uxtb	r3, r3
 80002ea:	461a      	mov	r2, r3
 80002ec:	f44f 7100 	mov.w	r1, #512	; 0x200
 80002f0:	4823      	ldr	r0, [pc, #140]	; (8000380 <display7SEG2+0xec>)
 80002f2:	f001 fad0 	bl	8001896 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(C3_GPIO_Port, C3_Pin, number1 & 4);
 80002f6:	7bfb      	ldrb	r3, [r7, #15]
 80002f8:	f003 0304 	and.w	r3, r3, #4
 80002fc:	b2db      	uxtb	r3, r3
 80002fe:	461a      	mov	r2, r3
 8000300:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000304:	481e      	ldr	r0, [pc, #120]	; (8000380 <display7SEG2+0xec>)
 8000306:	f001 fac6 	bl	8001896 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(C4_GPIO_Port, C4_Pin, number1 & 8);
 800030a:	7bfb      	ldrb	r3, [r7, #15]
 800030c:	f003 0308 	and.w	r3, r3, #8
 8000310:	b2db      	uxtb	r3, r3
 8000312:	461a      	mov	r2, r3
 8000314:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000318:	4819      	ldr	r0, [pc, #100]	; (8000380 <display7SEG2+0xec>)
 800031a:	f001 fabc 	bl	8001896 <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(D1_GPIO_Port, D1_Pin, number2 & 1);
 800031e:	7bbb      	ldrb	r3, [r7, #14]
 8000320:	f003 0301 	and.w	r3, r3, #1
 8000324:	b2db      	uxtb	r3, r3
 8000326:	461a      	mov	r2, r3
 8000328:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800032c:	4814      	ldr	r0, [pc, #80]	; (8000380 <display7SEG2+0xec>)
 800032e:	f001 fab2 	bl	8001896 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D2_GPIO_Port, D2_Pin, number2 & 2);
 8000332:	7bbb      	ldrb	r3, [r7, #14]
 8000334:	f003 0302 	and.w	r3, r3, #2
 8000338:	b2db      	uxtb	r3, r3
 800033a:	461a      	mov	r2, r3
 800033c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000340:	480f      	ldr	r0, [pc, #60]	; (8000380 <display7SEG2+0xec>)
 8000342:	f001 faa8 	bl	8001896 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D3_GPIO_Port, D3_Pin, number2 & 4);
 8000346:	7bbb      	ldrb	r3, [r7, #14]
 8000348:	f003 0304 	and.w	r3, r3, #4
 800034c:	b2db      	uxtb	r3, r3
 800034e:	461a      	mov	r2, r3
 8000350:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000354:	480a      	ldr	r0, [pc, #40]	; (8000380 <display7SEG2+0xec>)
 8000356:	f001 fa9e 	bl	8001896 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D4_GPIO_Port, D4_Pin, number2 & 8);
 800035a:	7bbb      	ldrb	r3, [r7, #14]
 800035c:	f003 0308 	and.w	r3, r3, #8
 8000360:	b2db      	uxtb	r3, r3
 8000362:	461a      	mov	r2, r3
 8000364:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000368:	4805      	ldr	r0, [pc, #20]	; (8000380 <display7SEG2+0xec>)
 800036a:	f001 fa94 	bl	8001896 <HAL_GPIO_WritePin>
}
 800036e:	bf00      	nop
 8000370:	3710      	adds	r7, #16
 8000372:	46bd      	mov	sp, r7
 8000374:	bd80      	pop	{r7, pc}
 8000376:	bf00      	nop
 8000378:	66666667 	.word	0x66666667
 800037c:	20000000 	.word	0x20000000
 8000380:	40010c00 	.word	0x40010c00

08000384 <button_reading>:

// we define counter for automatically increasing the value after the button is pressed more than 1 second .
static uint16_t counterForButtonPress1s[N0_OF_BUTTONS] = {DURATION_FOR_AUTO_DECREASING, DURATION_FOR_AUTO_DECREASING, DURATION_FOR_AUTO_DECREASING};

void button_reading (void)
{
 8000384:	b590      	push	{r4, r7, lr}
 8000386:	b083      	sub	sp, #12
 8000388:	af00      	add	r7, sp, #0
	for (char i = 0; i < N0_OF_BUTTONS; i++)
 800038a:	2300      	movs	r3, #0
 800038c:	71fb      	strb	r3, [r7, #7]
 800038e:	e088      	b.n	80004a2 <button_reading+0x11e>
	{
		debounceButtonBuffer2[i] = debounceButtonBuffer1[i];
 8000390:	79fa      	ldrb	r2, [r7, #7]
 8000392:	79fb      	ldrb	r3, [r7, #7]
 8000394:	4947      	ldr	r1, [pc, #284]	; (80004b4 <button_reading+0x130>)
 8000396:	5c89      	ldrb	r1, [r1, r2]
 8000398:	4a47      	ldr	r2, [pc, #284]	; (80004b8 <button_reading+0x134>)
 800039a:	54d1      	strb	r1, [r2, r3]
		switch (i)
 800039c:	79fb      	ldrb	r3, [r7, #7]
 800039e:	2b02      	cmp	r3, #2
 80003a0:	d01c      	beq.n	80003dc <button_reading+0x58>
 80003a2:	2b02      	cmp	r3, #2
 80003a4:	dc25      	bgt.n	80003f2 <button_reading+0x6e>
 80003a6:	2b00      	cmp	r3, #0
 80003a8:	d002      	beq.n	80003b0 <button_reading+0x2c>
 80003aa:	2b01      	cmp	r3, #1
 80003ac:	d00b      	beq.n	80003c6 <button_reading+0x42>
				break;
			case 2:
				debounceButtonBuffer1[i] = HAL_GPIO_ReadPin(BTN3_GPIO_Port, BTN3_Pin);
				break;
			default:
				break;
 80003ae:	e020      	b.n	80003f2 <button_reading+0x6e>
				debounceButtonBuffer1[i] = HAL_GPIO_ReadPin(BTN1_GPIO_Port, BTN1_Pin);
 80003b0:	79fc      	ldrb	r4, [r7, #7]
 80003b2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80003b6:	4841      	ldr	r0, [pc, #260]	; (80004bc <button_reading+0x138>)
 80003b8:	f001 fa56 	bl	8001868 <HAL_GPIO_ReadPin>
 80003bc:	4603      	mov	r3, r0
 80003be:	461a      	mov	r2, r3
 80003c0:	4b3c      	ldr	r3, [pc, #240]	; (80004b4 <button_reading+0x130>)
 80003c2:	551a      	strb	r2, [r3, r4]
				break;
 80003c4:	e016      	b.n	80003f4 <button_reading+0x70>
				debounceButtonBuffer1[i] = HAL_GPIO_ReadPin(BTN2_GPIO_Port, BTN2_Pin);
 80003c6:	79fc      	ldrb	r4, [r7, #7]
 80003c8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80003cc:	483b      	ldr	r0, [pc, #236]	; (80004bc <button_reading+0x138>)
 80003ce:	f001 fa4b 	bl	8001868 <HAL_GPIO_ReadPin>
 80003d2:	4603      	mov	r3, r0
 80003d4:	461a      	mov	r2, r3
 80003d6:	4b37      	ldr	r3, [pc, #220]	; (80004b4 <button_reading+0x130>)
 80003d8:	551a      	strb	r2, [r3, r4]
				break;
 80003da:	e00b      	b.n	80003f4 <button_reading+0x70>
				debounceButtonBuffer1[i] = HAL_GPIO_ReadPin(BTN3_GPIO_Port, BTN3_Pin);
 80003dc:	79fc      	ldrb	r4, [r7, #7]
 80003de:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80003e2:	4836      	ldr	r0, [pc, #216]	; (80004bc <button_reading+0x138>)
 80003e4:	f001 fa40 	bl	8001868 <HAL_GPIO_ReadPin>
 80003e8:	4603      	mov	r3, r0
 80003ea:	461a      	mov	r2, r3
 80003ec:	4b31      	ldr	r3, [pc, #196]	; (80004b4 <button_reading+0x130>)
 80003ee:	551a      	strb	r2, [r3, r4]
				break;
 80003f0:	e000      	b.n	80003f4 <button_reading+0x70>
				break;
 80003f2:	bf00      	nop
		}
		if(debounceButtonBuffer1[i] == debounceButtonBuffer2[i])
 80003f4:	79fb      	ldrb	r3, [r7, #7]
 80003f6:	4a2f      	ldr	r2, [pc, #188]	; (80004b4 <button_reading+0x130>)
 80003f8:	5cd2      	ldrb	r2, [r2, r3]
 80003fa:	79fb      	ldrb	r3, [r7, #7]
 80003fc:	492e      	ldr	r1, [pc, #184]	; (80004b8 <button_reading+0x134>)
 80003fe:	5ccb      	ldrb	r3, [r1, r3]
 8000400:	429a      	cmp	r2, r3
 8000402:	d14b      	bne.n	800049c <button_reading+0x118>
		{
			if(debounceButtonBuffer2[i] != debounceButtonBuffer3[i])
 8000404:	79fb      	ldrb	r3, [r7, #7]
 8000406:	4a2c      	ldr	r2, [pc, #176]	; (80004b8 <button_reading+0x134>)
 8000408:	5cd2      	ldrb	r2, [r2, r3]
 800040a:	79fb      	ldrb	r3, [r7, #7]
 800040c:	492c      	ldr	r1, [pc, #176]	; (80004c0 <button_reading+0x13c>)
 800040e:	5ccb      	ldrb	r3, [r1, r3]
 8000410:	429a      	cmp	r2, r3
 8000412:	d014      	beq.n	800043e <button_reading+0xba>
			{
				debounceButtonBuffer3[i] = debounceButtonBuffer2[i];
 8000414:	79fa      	ldrb	r2, [r7, #7]
 8000416:	79fb      	ldrb	r3, [r7, #7]
 8000418:	4927      	ldr	r1, [pc, #156]	; (80004b8 <button_reading+0x134>)
 800041a:	5c89      	ldrb	r1, [r1, r2]
 800041c:	4a28      	ldr	r2, [pc, #160]	; (80004c0 <button_reading+0x13c>)
 800041e:	54d1      	strb	r1, [r2, r3]
				if(debounceButtonBuffer3[i] == BUTTON_IS_PRESSED)
 8000420:	79fb      	ldrb	r3, [r7, #7]
 8000422:	4a27      	ldr	r2, [pc, #156]	; (80004c0 <button_reading+0x13c>)
 8000424:	5cd3      	ldrb	r3, [r2, r3]
 8000426:	2b00      	cmp	r3, #0
 8000428:	d138      	bne.n	800049c <button_reading+0x118>
				{
					buttonBuffer[i] = BUTTON_IS_PRESSED;
 800042a:	79fb      	ldrb	r3, [r7, #7]
 800042c:	4a25      	ldr	r2, [pc, #148]	; (80004c4 <button_reading+0x140>)
 800042e:	2100      	movs	r1, #0
 8000430:	54d1      	strb	r1, [r2, r3]
					counterForButtonPress1s[i] = DURATION_FOR_AUTO_DECREASING;
 8000432:	79fb      	ldrb	r3, [r7, #7]
 8000434:	4a24      	ldr	r2, [pc, #144]	; (80004c8 <button_reading+0x144>)
 8000436:	2164      	movs	r1, #100	; 0x64
 8000438:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 800043c:	e02e      	b.n	800049c <button_reading+0x118>
				}
			}
			else
			{
				counterForButtonPress1s[i]--;
 800043e:	79fb      	ldrb	r3, [r7, #7]
 8000440:	4a21      	ldr	r2, [pc, #132]	; (80004c8 <button_reading+0x144>)
 8000442:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8000446:	3a01      	subs	r2, #1
 8000448:	b291      	uxth	r1, r2
 800044a:	4a1f      	ldr	r2, [pc, #124]	; (80004c8 <button_reading+0x144>)
 800044c:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
				if(counterForButtonPress1s[i] == 0)
 8000450:	79fb      	ldrb	r3, [r7, #7]
 8000452:	4a1d      	ldr	r2, [pc, #116]	; (80004c8 <button_reading+0x144>)
 8000454:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000458:	2b00      	cmp	r3, #0
 800045a:	d11f      	bne.n	800049c <button_reading+0x118>
				{
					if(debounceButtonBuffer3[i] == BUTTON_IS_PRESSED)
 800045c:	79fb      	ldrb	r3, [r7, #7]
 800045e:	4a18      	ldr	r2, [pc, #96]	; (80004c0 <button_reading+0x13c>)
 8000460:	5cd3      	ldrb	r3, [r2, r3]
 8000462:	2b00      	cmp	r3, #0
 8000464:	d10c      	bne.n	8000480 <button_reading+0xfc>
					{
						counterForButtonPress1s[i] = DURATION_FOR_AUTO_DECREASING;
 8000466:	79fb      	ldrb	r3, [r7, #7]
 8000468:	4a17      	ldr	r2, [pc, #92]	; (80004c8 <button_reading+0x144>)
 800046a:	2164      	movs	r1, #100	; 0x64
 800046c:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
						buttonBuffer[i] = BUTTON_IS_RELEASED;
 8000470:	79fb      	ldrb	r3, [r7, #7]
 8000472:	4a14      	ldr	r2, [pc, #80]	; (80004c4 <button_reading+0x140>)
 8000474:	2101      	movs	r1, #1
 8000476:	54d1      	strb	r1, [r2, r3]
						flagForButtonPress1s[i] = 1;
 8000478:	79fb      	ldrb	r3, [r7, #7]
 800047a:	4a14      	ldr	r2, [pc, #80]	; (80004cc <button_reading+0x148>)
 800047c:	2101      	movs	r1, #1
 800047e:	54d1      	strb	r1, [r2, r3]
					}

					if(debounceButtonBuffer3[i] == BUTTON_IS_RELEASED)
 8000480:	79fb      	ldrb	r3, [r7, #7]
 8000482:	4a0f      	ldr	r2, [pc, #60]	; (80004c0 <button_reading+0x13c>)
 8000484:	5cd3      	ldrb	r3, [r2, r3]
 8000486:	2b01      	cmp	r3, #1
 8000488:	d108      	bne.n	800049c <button_reading+0x118>
					{
						counterForButtonPress1s[i] = DURATION_FOR_AUTO_DECREASING;
 800048a:	79fb      	ldrb	r3, [r7, #7]
 800048c:	4a0e      	ldr	r2, [pc, #56]	; (80004c8 <button_reading+0x144>)
 800048e:	2164      	movs	r1, #100	; 0x64
 8000490:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
						flagForButtonPress1s[i] = 0;
 8000494:	79fb      	ldrb	r3, [r7, #7]
 8000496:	4a0d      	ldr	r2, [pc, #52]	; (80004cc <button_reading+0x148>)
 8000498:	2100      	movs	r1, #0
 800049a:	54d1      	strb	r1, [r2, r3]
	for (char i = 0; i < N0_OF_BUTTONS; i++)
 800049c:	79fb      	ldrb	r3, [r7, #7]
 800049e:	3301      	adds	r3, #1
 80004a0:	71fb      	strb	r3, [r7, #7]
 80004a2:	79fb      	ldrb	r3, [r7, #7]
 80004a4:	2b02      	cmp	r3, #2
 80004a6:	f67f af73 	bls.w	8000390 <button_reading+0xc>
					}
				}
			}
		}
	}
}
 80004aa:	bf00      	nop
 80004ac:	bf00      	nop
 80004ae:	370c      	adds	r7, #12
 80004b0:	46bd      	mov	sp, r7
 80004b2:	bd90      	pop	{r4, r7, pc}
 80004b4:	20000010 	.word	0x20000010
 80004b8:	20000014 	.word	0x20000014
 80004bc:	40010800 	.word	0x40010800
 80004c0:	20000018 	.word	0x20000018
 80004c4:	2000000c 	.word	0x2000000c
 80004c8:	2000001c 	.word	0x2000001c
 80004cc:	2000005c 	.word	0x2000005c

080004d0 <is_button_pressed>:

unsigned char is_button_pressed(uint8_t index)
{
 80004d0:	b480      	push	{r7}
 80004d2:	b085      	sub	sp, #20
 80004d4:	af00      	add	r7, sp, #0
 80004d6:	4603      	mov	r3, r0
 80004d8:	71fb      	strb	r3, [r7, #7]
	if (index >= N0_OF_BUTTONS) return 0;
 80004da:	79fb      	ldrb	r3, [r7, #7]
 80004dc:	2b02      	cmp	r3, #2
 80004de:	d901      	bls.n	80004e4 <is_button_pressed+0x14>
 80004e0:	2300      	movs	r3, #0
 80004e2:	e00d      	b.n	8000500 <is_button_pressed+0x30>
	GPIO_PinState new = buttonBuffer[index];
 80004e4:	79fb      	ldrb	r3, [r7, #7]
 80004e6:	4a09      	ldr	r2, [pc, #36]	; (800050c <is_button_pressed+0x3c>)
 80004e8:	5cd3      	ldrb	r3, [r2, r3]
 80004ea:	73fb      	strb	r3, [r7, #15]
	buttonBuffer[index] = BUTTON_IS_RELEASED;
 80004ec:	79fb      	ldrb	r3, [r7, #7]
 80004ee:	4a07      	ldr	r2, [pc, #28]	; (800050c <is_button_pressed+0x3c>)
 80004f0:	2101      	movs	r1, #1
 80004f2:	54d1      	strb	r1, [r2, r3]
	return (new == BUTTON_IS_PRESSED);
 80004f4:	7bfb      	ldrb	r3, [r7, #15]
 80004f6:	2b00      	cmp	r3, #0
 80004f8:	bf0c      	ite	eq
 80004fa:	2301      	moveq	r3, #1
 80004fc:	2300      	movne	r3, #0
 80004fe:	b2db      	uxtb	r3, r3
}
 8000500:	4618      	mov	r0, r3
 8000502:	3714      	adds	r7, #20
 8000504:	46bd      	mov	sp, r7
 8000506:	bc80      	pop	{r7}
 8000508:	4770      	bx	lr
 800050a:	bf00      	nop
 800050c:	2000000c 	.word	0x2000000c

08000510 <is_button_pressed_1s>:

unsigned char is_button_pressed_1s(unsigned char index)
{
 8000510:	b480      	push	{r7}
 8000512:	b085      	sub	sp, #20
 8000514:	af00      	add	r7, sp, #0
 8000516:	4603      	mov	r3, r0
 8000518:	71fb      	strb	r3, [r7, #7]
	if (index >= N0_OF_BUTTONS) return 0xff;
 800051a:	79fb      	ldrb	r3, [r7, #7]
 800051c:	2b02      	cmp	r3, #2
 800051e:	d901      	bls.n	8000524 <is_button_pressed_1s+0x14>
 8000520:	23ff      	movs	r3, #255	; 0xff
 8000522:	e00d      	b.n	8000540 <is_button_pressed_1s+0x30>
	uint8_t new = flagForButtonPress1s[index];
 8000524:	79fb      	ldrb	r3, [r7, #7]
 8000526:	4a09      	ldr	r2, [pc, #36]	; (800054c <is_button_pressed_1s+0x3c>)
 8000528:	5cd3      	ldrb	r3, [r2, r3]
 800052a:	73fb      	strb	r3, [r7, #15]
	flagForButtonPress1s[index] = 0;
 800052c:	79fb      	ldrb	r3, [r7, #7]
 800052e:	4a07      	ldr	r2, [pc, #28]	; (800054c <is_button_pressed_1s+0x3c>)
 8000530:	2100      	movs	r1, #0
 8000532:	54d1      	strb	r1, [r2, r3]
	return (new == 1);
 8000534:	7bfb      	ldrb	r3, [r7, #15]
 8000536:	2b01      	cmp	r3, #1
 8000538:	bf0c      	ite	eq
 800053a:	2301      	moveq	r3, #1
 800053c:	2300      	movne	r3, #0
 800053e:	b2db      	uxtb	r3, r3
}
 8000540:	4618      	mov	r0, r3
 8000542:	3714      	adds	r7, #20
 8000544:	46bd      	mov	sp, r7
 8000546:	bc80      	pop	{r7}
 8000548:	4770      	bx	lr
 800054a:	bf00      	nop
 800054c:	2000005c 	.word	0x2000005c

08000550 <fsm>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void fsm()
{
 8000550:	b580      	push	{r7, lr}
 8000552:	af00      	add	r7, sp, #0
	mode_1();
 8000554:	f000 f952 	bl	80007fc <mode_1>
	mode_2();
 8000558:	f000 fa9a 	bl	8000a90 <mode_2>
	mode_3();
 800055c:	f000 faf8 	bl	8000b50 <mode_3>
	mode_4();
 8000560:	f000 fb58 	bl	8000c14 <mode_4>
}
 8000564:	bf00      	nop
 8000566:	bd80      	pop	{r7, pc}

08000568 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000568:	b580      	push	{r7, lr}
 800056a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800056c:	f000 fe92 	bl	8001294 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000570:	f000 f824 	bl	80005bc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000574:	f000 f8aa 	bl	80006cc <MX_GPIO_Init>
  MX_TIM2_Init();
 8000578:	f000 f85c 	bl	8000634 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 800057c:	480b      	ldr	r0, [pc, #44]	; (80005ac <main+0x44>)
 800057e:	f001 fde7 	bl	8002150 <HAL_TIM_Base_Start_IT>
  SCH_Init();
 8000582:	f000 fb95 	bl	8000cb0 <SCH_Init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  SCH_Add_Task(timerRun, 0, 10);
 8000586:	220a      	movs	r2, #10
 8000588:	2100      	movs	r1, #0
 800058a:	4809      	ldr	r0, [pc, #36]	; (80005b0 <main+0x48>)
 800058c:	f000 fb9c 	bl	8000cc8 <SCH_Add_Task>
  SCH_Add_Task(button_reading, 1000, 10);
 8000590:	220a      	movs	r2, #10
 8000592:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000596:	4807      	ldr	r0, [pc, #28]	; (80005b4 <main+0x4c>)
 8000598:	f000 fb96 	bl	8000cc8 <SCH_Add_Task>
  SCH_Add_Task(fsm, 0, 10);
 800059c:	220a      	movs	r2, #10
 800059e:	2100      	movs	r1, #0
 80005a0:	4805      	ldr	r0, [pc, #20]	; (80005b8 <main+0x50>)
 80005a2:	f000 fb91 	bl	8000cc8 <SCH_Add_Task>

  while (1)
  {
    /* USER CODE END WHILE */
	  SCH_Dispatch_Tasks();
 80005a6:	f000 fc4f 	bl	8000e48 <SCH_Dispatch_Tasks>
 80005aa:	e7fc      	b.n	80005a6 <main+0x3e>
 80005ac:	20000080 	.word	0x20000080
 80005b0:	08001081 	.word	0x08001081
 80005b4:	08000385 	.word	0x08000385
 80005b8:	08000551 	.word	0x08000551

080005bc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005bc:	b580      	push	{r7, lr}
 80005be:	b090      	sub	sp, #64	; 0x40
 80005c0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005c2:	f107 0318 	add.w	r3, r7, #24
 80005c6:	2228      	movs	r2, #40	; 0x28
 80005c8:	2100      	movs	r1, #0
 80005ca:	4618      	mov	r0, r3
 80005cc:	f002 f97c 	bl	80028c8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005d0:	1d3b      	adds	r3, r7, #4
 80005d2:	2200      	movs	r2, #0
 80005d4:	601a      	str	r2, [r3, #0]
 80005d6:	605a      	str	r2, [r3, #4]
 80005d8:	609a      	str	r2, [r3, #8]
 80005da:	60da      	str	r2, [r3, #12]
 80005dc:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80005de:	2302      	movs	r3, #2
 80005e0:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80005e2:	2301      	movs	r3, #1
 80005e4:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80005e6:	2310      	movs	r3, #16
 80005e8:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80005ea:	2300      	movs	r3, #0
 80005ec:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80005ee:	f107 0318 	add.w	r3, r7, #24
 80005f2:	4618      	mov	r0, r3
 80005f4:	f001 f980 	bl	80018f8 <HAL_RCC_OscConfig>
 80005f8:	4603      	mov	r3, r0
 80005fa:	2b00      	cmp	r3, #0
 80005fc:	d001      	beq.n	8000602 <SystemClock_Config+0x46>
  {
    Error_Handler();
 80005fe:	f000 f8d1 	bl	80007a4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000602:	230f      	movs	r3, #15
 8000604:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000606:	2300      	movs	r3, #0
 8000608:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800060a:	2300      	movs	r3, #0
 800060c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800060e:	2300      	movs	r3, #0
 8000610:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000612:	2300      	movs	r3, #0
 8000614:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000616:	1d3b      	adds	r3, r7, #4
 8000618:	2100      	movs	r1, #0
 800061a:	4618      	mov	r0, r3
 800061c:	f001 fbec 	bl	8001df8 <HAL_RCC_ClockConfig>
 8000620:	4603      	mov	r3, r0
 8000622:	2b00      	cmp	r3, #0
 8000624:	d001      	beq.n	800062a <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000626:	f000 f8bd 	bl	80007a4 <Error_Handler>
  }
}
 800062a:	bf00      	nop
 800062c:	3740      	adds	r7, #64	; 0x40
 800062e:	46bd      	mov	sp, r7
 8000630:	bd80      	pop	{r7, pc}
	...

08000634 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000634:	b580      	push	{r7, lr}
 8000636:	b086      	sub	sp, #24
 8000638:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800063a:	f107 0308 	add.w	r3, r7, #8
 800063e:	2200      	movs	r2, #0
 8000640:	601a      	str	r2, [r3, #0]
 8000642:	605a      	str	r2, [r3, #4]
 8000644:	609a      	str	r2, [r3, #8]
 8000646:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000648:	463b      	mov	r3, r7
 800064a:	2200      	movs	r2, #0
 800064c:	601a      	str	r2, [r3, #0]
 800064e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000650:	4b1d      	ldr	r3, [pc, #116]	; (80006c8 <MX_TIM2_Init+0x94>)
 8000652:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000656:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 8000658:	4b1b      	ldr	r3, [pc, #108]	; (80006c8 <MX_TIM2_Init+0x94>)
 800065a:	f641 723f 	movw	r2, #7999	; 0x1f3f
 800065e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000660:	4b19      	ldr	r3, [pc, #100]	; (80006c8 <MX_TIM2_Init+0x94>)
 8000662:	2200      	movs	r2, #0
 8000664:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 8000666:	4b18      	ldr	r3, [pc, #96]	; (80006c8 <MX_TIM2_Init+0x94>)
 8000668:	2209      	movs	r2, #9
 800066a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800066c:	4b16      	ldr	r3, [pc, #88]	; (80006c8 <MX_TIM2_Init+0x94>)
 800066e:	2200      	movs	r2, #0
 8000670:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000672:	4b15      	ldr	r3, [pc, #84]	; (80006c8 <MX_TIM2_Init+0x94>)
 8000674:	2200      	movs	r2, #0
 8000676:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000678:	4813      	ldr	r0, [pc, #76]	; (80006c8 <MX_TIM2_Init+0x94>)
 800067a:	f001 fd19 	bl	80020b0 <HAL_TIM_Base_Init>
 800067e:	4603      	mov	r3, r0
 8000680:	2b00      	cmp	r3, #0
 8000682:	d001      	beq.n	8000688 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8000684:	f000 f88e 	bl	80007a4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000688:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800068c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800068e:	f107 0308 	add.w	r3, r7, #8
 8000692:	4619      	mov	r1, r3
 8000694:	480c      	ldr	r0, [pc, #48]	; (80006c8 <MX_TIM2_Init+0x94>)
 8000696:	f001 feaf 	bl	80023f8 <HAL_TIM_ConfigClockSource>
 800069a:	4603      	mov	r3, r0
 800069c:	2b00      	cmp	r3, #0
 800069e:	d001      	beq.n	80006a4 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80006a0:	f000 f880 	bl	80007a4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80006a4:	2300      	movs	r3, #0
 80006a6:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80006a8:	2300      	movs	r3, #0
 80006aa:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80006ac:	463b      	mov	r3, r7
 80006ae:	4619      	mov	r1, r3
 80006b0:	4805      	ldr	r0, [pc, #20]	; (80006c8 <MX_TIM2_Init+0x94>)
 80006b2:	f002 f87b 	bl	80027ac <HAL_TIMEx_MasterConfigSynchronization>
 80006b6:	4603      	mov	r3, r0
 80006b8:	2b00      	cmp	r3, #0
 80006ba:	d001      	beq.n	80006c0 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80006bc:	f000 f872 	bl	80007a4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80006c0:	bf00      	nop
 80006c2:	3718      	adds	r7, #24
 80006c4:	46bd      	mov	sp, r7
 80006c6:	bd80      	pop	{r7, pc}
 80006c8:	20000080 	.word	0x20000080

080006cc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80006cc:	b580      	push	{r7, lr}
 80006ce:	b086      	sub	sp, #24
 80006d0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006d2:	f107 0308 	add.w	r3, r7, #8
 80006d6:	2200      	movs	r2, #0
 80006d8:	601a      	str	r2, [r3, #0]
 80006da:	605a      	str	r2, [r3, #4]
 80006dc:	609a      	str	r2, [r3, #8]
 80006de:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80006e0:	4b28      	ldr	r3, [pc, #160]	; (8000784 <MX_GPIO_Init+0xb8>)
 80006e2:	699b      	ldr	r3, [r3, #24]
 80006e4:	4a27      	ldr	r2, [pc, #156]	; (8000784 <MX_GPIO_Init+0xb8>)
 80006e6:	f043 0304 	orr.w	r3, r3, #4
 80006ea:	6193      	str	r3, [r2, #24]
 80006ec:	4b25      	ldr	r3, [pc, #148]	; (8000784 <MX_GPIO_Init+0xb8>)
 80006ee:	699b      	ldr	r3, [r3, #24]
 80006f0:	f003 0304 	and.w	r3, r3, #4
 80006f4:	607b      	str	r3, [r7, #4]
 80006f6:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80006f8:	4b22      	ldr	r3, [pc, #136]	; (8000784 <MX_GPIO_Init+0xb8>)
 80006fa:	699b      	ldr	r3, [r3, #24]
 80006fc:	4a21      	ldr	r2, [pc, #132]	; (8000784 <MX_GPIO_Init+0xb8>)
 80006fe:	f043 0308 	orr.w	r3, r3, #8
 8000702:	6193      	str	r3, [r2, #24]
 8000704:	4b1f      	ldr	r3, [pc, #124]	; (8000784 <MX_GPIO_Init+0xb8>)
 8000706:	699b      	ldr	r3, [r3, #24]
 8000708:	f003 0308 	and.w	r3, r3, #8
 800070c:	603b      	str	r3, [r7, #0]
 800070e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, R_LED_1_Pin|Y_LED_1_Pin|G_LED_1_Pin|R_LED_2_Pin
 8000710:	2200      	movs	r2, #0
 8000712:	21fc      	movs	r1, #252	; 0xfc
 8000714:	481c      	ldr	r0, [pc, #112]	; (8000788 <MX_GPIO_Init+0xbc>)
 8000716:	f001 f8be 	bl	8001896 <HAL_GPIO_WritePin>
                          |Y_LED_2_Pin|G_LED_2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, A1_Pin|A2_Pin|A3_Pin|C3_Pin
 800071a:	2200      	movs	r2, #0
 800071c:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8000720:	481a      	ldr	r0, [pc, #104]	; (800078c <MX_GPIO_Init+0xc0>)
 8000722:	f001 f8b8 	bl	8001896 <HAL_GPIO_WritePin>
                          |D4_Pin|A4_Pin|B1_Pin|B2_Pin
                          |B3_Pin|B4_Pin|C1_Pin|C2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : R_LED_1_Pin Y_LED_1_Pin G_LED_1_Pin R_LED_2_Pin
                           Y_LED_2_Pin G_LED_2_Pin */
  GPIO_InitStruct.Pin = R_LED_1_Pin|Y_LED_1_Pin|G_LED_1_Pin|R_LED_2_Pin
 8000726:	23fc      	movs	r3, #252	; 0xfc
 8000728:	60bb      	str	r3, [r7, #8]
                          |Y_LED_2_Pin|G_LED_2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800072a:	2301      	movs	r3, #1
 800072c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800072e:	2300      	movs	r3, #0
 8000730:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000732:	2302      	movs	r3, #2
 8000734:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000736:	f107 0308 	add.w	r3, r7, #8
 800073a:	4619      	mov	r1, r3
 800073c:	4812      	ldr	r0, [pc, #72]	; (8000788 <MX_GPIO_Init+0xbc>)
 800073e:	f000 ff19 	bl	8001574 <HAL_GPIO_Init>

  /*Configure GPIO pins : A1_Pin A2_Pin A3_Pin C3_Pin
                           C4_Pin D1_Pin D2_Pin D3_Pin
                           D4_Pin A4_Pin B1_Pin B2_Pin
                           B3_Pin B4_Pin C1_Pin C2_Pin */
  GPIO_InitStruct.Pin = A1_Pin|A2_Pin|A3_Pin|C3_Pin
 8000742:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000746:	60bb      	str	r3, [r7, #8]
                          |C4_Pin|D1_Pin|D2_Pin|D3_Pin
                          |D4_Pin|A4_Pin|B1_Pin|B2_Pin
                          |B3_Pin|B4_Pin|C1_Pin|C2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000748:	2301      	movs	r3, #1
 800074a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800074c:	2300      	movs	r3, #0
 800074e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000750:	2302      	movs	r3, #2
 8000752:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000754:	f107 0308 	add.w	r3, r7, #8
 8000758:	4619      	mov	r1, r3
 800075a:	480c      	ldr	r0, [pc, #48]	; (800078c <MX_GPIO_Init+0xc0>)
 800075c:	f000 ff0a 	bl	8001574 <HAL_GPIO_Init>

  /*Configure GPIO pins : BTN3_Pin BTN2_Pin BTN1_Pin */
  GPIO_InitStruct.Pin = BTN3_Pin|BTN2_Pin|BTN1_Pin;
 8000760:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8000764:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000766:	2300      	movs	r3, #0
 8000768:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800076a:	2300      	movs	r3, #0
 800076c:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800076e:	f107 0308 	add.w	r3, r7, #8
 8000772:	4619      	mov	r1, r3
 8000774:	4804      	ldr	r0, [pc, #16]	; (8000788 <MX_GPIO_Init+0xbc>)
 8000776:	f000 fefd 	bl	8001574 <HAL_GPIO_Init>

}
 800077a:	bf00      	nop
 800077c:	3718      	adds	r7, #24
 800077e:	46bd      	mov	sp, r7
 8000780:	bd80      	pop	{r7, pc}
 8000782:	bf00      	nop
 8000784:	40021000 	.word	0x40021000
 8000788:	40010800 	.word	0x40010800
 800078c:	40010c00 	.word	0x40010c00

08000790 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000790:	b580      	push	{r7, lr}
 8000792:	b082      	sub	sp, #8
 8000794:	af00      	add	r7, sp, #0
 8000796:	6078      	str	r0, [r7, #4]
	SCH_Update();
 8000798:	f000 faf6 	bl	8000d88 <SCH_Update>
}
 800079c:	bf00      	nop
 800079e:	3708      	adds	r7, #8
 80007a0:	46bd      	mov	sp, r7
 80007a2:	bd80      	pop	{r7, pc}

080007a4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80007a4:	b480      	push	{r7}
 80007a6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80007a8:	b672      	cpsid	i
}
 80007aa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80007ac:	e7fe      	b.n	80007ac <Error_Handler+0x8>
	...

080007b0 <SwitchMode2>:
#include "main.h"
#include "software_timer.h"
#include "global.h"

void SwitchMode2()
{
 80007b0:	b580      	push	{r7, lr}
 80007b2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, R_LED_1_Pin | R_LED_2_Pin, RESET);
 80007b4:	2200      	movs	r2, #0
 80007b6:	2124      	movs	r1, #36	; 0x24
 80007b8:	480c      	ldr	r0, [pc, #48]	; (80007ec <SwitchMode2+0x3c>)
 80007ba:	f001 f86c 	bl	8001896 <HAL_GPIO_WritePin>

	status = MODE2;
 80007be:	4b0c      	ldr	r3, [pc, #48]	; (80007f0 <SwitchMode2+0x40>)
 80007c0:	22c8      	movs	r2, #200	; 0xc8
 80007c2:	601a      	str	r2, [r3, #0]

	counter_led1 = 20;
 80007c4:	4b0b      	ldr	r3, [pc, #44]	; (80007f4 <SwitchMode2+0x44>)
 80007c6:	2214      	movs	r2, #20
 80007c8:	601a      	str	r2, [r3, #0]
	counter_led2 = 0;
 80007ca:	4b0b      	ldr	r3, [pc, #44]	; (80007f8 <SwitchMode2+0x48>)
 80007cc:	2200      	movs	r2, #0
 80007ce:	601a      	str	r2, [r3, #0]

	setTimer1(1000);
 80007d0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80007d4:	f000 fc06 	bl	8000fe4 <setTimer1>
	setTimer2(20000);
 80007d8:	f644 6020 	movw	r0, #20000	; 0x4e20
 80007dc:	f000 fc1c 	bl	8001018 <setTimer2>
	setTimer3(250);    //set RED Led blinky 2Hz
 80007e0:	20fa      	movs	r0, #250	; 0xfa
 80007e2:	f000 fc33 	bl	800104c <setTimer3>
}
 80007e6:	bf00      	nop
 80007e8:	bd80      	pop	{r7, pc}
 80007ea:	bf00      	nop
 80007ec:	40010800 	.word	0x40010800
 80007f0:	20000058 	.word	0x20000058
 80007f4:	20000050 	.word	0x20000050
 80007f8:	20000054 	.word	0x20000054

080007fc <mode_1>:

void mode_1()
{
 80007fc:	b580      	push	{r7, lr}
 80007fe:	af00      	add	r7, sp, #0
	switch (status)
 8000800:	4b9d      	ldr	r3, [pc, #628]	; (8000a78 <mode_1+0x27c>)
 8000802:	681b      	ldr	r3, [r3, #0]
 8000804:	2b04      	cmp	r3, #4
 8000806:	f200 812b 	bhi.w	8000a60 <mode_1+0x264>
 800080a:	a201      	add	r2, pc, #4	; (adr r2, 8000810 <mode_1+0x14>)
 800080c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000810:	08000825 	.word	0x08000825
 8000814:	08000849 	.word	0x08000849
 8000818:	080008cd 	.word	0x080008cd
 800081c:	08000957 	.word	0x08000957
 8000820:	080009d9 	.word	0x080009d9
	{
		case INIT:
			status = RED_GREEN;
 8000824:	4b94      	ldr	r3, [pc, #592]	; (8000a78 <mode_1+0x27c>)
 8000826:	2201      	movs	r2, #1
 8000828:	601a      	str	r2, [r3, #0]

			counter_led1 = 50;
 800082a:	4b94      	ldr	r3, [pc, #592]	; (8000a7c <mode_1+0x280>)
 800082c:	2232      	movs	r2, #50	; 0x32
 800082e:	601a      	str	r2, [r3, #0]
			counter_led2 = 46;
 8000830:	4b93      	ldr	r3, [pc, #588]	; (8000a80 <mode_1+0x284>)
 8000832:	222e      	movs	r2, #46	; 0x2e
 8000834:	601a      	str	r2, [r3, #0]

			setTimer1(1000);
 8000836:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800083a:	f000 fbd3 	bl	8000fe4 <setTimer1>
			setTimer2(47000);
 800083e:	f24b 7098 	movw	r0, #47000	; 0xb798
 8000842:	f000 fbe9 	bl	8001018 <setTimer2>

			break;
 8000846:	e114      	b.n	8000a72 <mode_1+0x276>

		case RED_GREEN:
			HAL_GPIO_WritePin(GPIOA, Y_LED_1_Pin | G_LED_1_Pin | R_LED_2_Pin | Y_LED_2_Pin, RESET);
 8000848:	2200      	movs	r2, #0
 800084a:	2178      	movs	r1, #120	; 0x78
 800084c:	488d      	ldr	r0, [pc, #564]	; (8000a84 <mode_1+0x288>)
 800084e:	f001 f822 	bl	8001896 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, R_LED_1_Pin | G_LED_2_Pin, SET);
 8000852:	2201      	movs	r2, #1
 8000854:	2184      	movs	r1, #132	; 0x84
 8000856:	488b      	ldr	r0, [pc, #556]	; (8000a84 <mode_1+0x288>)
 8000858:	f001 f81d 	bl	8001896 <HAL_GPIO_WritePin>

			display7SEG1(counter_led1);
 800085c:	4b87      	ldr	r3, [pc, #540]	; (8000a7c <mode_1+0x280>)
 800085e:	681b      	ldr	r3, [r3, #0]
 8000860:	4618      	mov	r0, r3
 8000862:	f7ff fca7 	bl	80001b4 <display7SEG1>
			display7SEG2(counter_led2);
 8000866:	4b86      	ldr	r3, [pc, #536]	; (8000a80 <mode_1+0x284>)
 8000868:	681b      	ldr	r3, [r3, #0]
 800086a:	4618      	mov	r0, r3
 800086c:	f7ff fd12 	bl	8000294 <display7SEG2>

			if (timer1_flag == 1)
 8000870:	4b85      	ldr	r3, [pc, #532]	; (8000a88 <mode_1+0x28c>)
 8000872:	681b      	ldr	r3, [r3, #0]
 8000874:	2b01      	cmp	r3, #1
 8000876:	d10d      	bne.n	8000894 <mode_1+0x98>
			{
				setTimer1(1000);
 8000878:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800087c:	f000 fbb2 	bl	8000fe4 <setTimer1>

				counter_led1--;
 8000880:	4b7e      	ldr	r3, [pc, #504]	; (8000a7c <mode_1+0x280>)
 8000882:	681b      	ldr	r3, [r3, #0]
 8000884:	3b01      	subs	r3, #1
 8000886:	4a7d      	ldr	r2, [pc, #500]	; (8000a7c <mode_1+0x280>)
 8000888:	6013      	str	r3, [r2, #0]
				counter_led2--;
 800088a:	4b7d      	ldr	r3, [pc, #500]	; (8000a80 <mode_1+0x284>)
 800088c:	681b      	ldr	r3, [r3, #0]
 800088e:	3b01      	subs	r3, #1
 8000890:	4a7b      	ldr	r2, [pc, #492]	; (8000a80 <mode_1+0x284>)
 8000892:	6013      	str	r3, [r2, #0]
			}

			if (timer2_flag == 1)
 8000894:	4b7d      	ldr	r3, [pc, #500]	; (8000a8c <mode_1+0x290>)
 8000896:	681b      	ldr	r3, [r3, #0]
 8000898:	2b01      	cmp	r3, #1
 800089a:	d10d      	bne.n	80008b8 <mode_1+0xbc>
			{
				status = RED_YELLOW;
 800089c:	4b76      	ldr	r3, [pc, #472]	; (8000a78 <mode_1+0x27c>)
 800089e:	2202      	movs	r2, #2
 80008a0:	601a      	str	r2, [r3, #0]

				counter_led2 = 3;
 80008a2:	4b77      	ldr	r3, [pc, #476]	; (8000a80 <mode_1+0x284>)
 80008a4:	2203      	movs	r2, #3
 80008a6:	601a      	str	r2, [r3, #0]

				setTimer1(1000);
 80008a8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80008ac:	f000 fb9a 	bl	8000fe4 <setTimer1>
				setTimer2(4000);
 80008b0:	f44f 607a 	mov.w	r0, #4000	; 0xfa0
 80008b4:	f000 fbb0 	bl	8001018 <setTimer2>
			}

			if(is_button_pressed(0)) SwitchMode2();
 80008b8:	2000      	movs	r0, #0
 80008ba:	f7ff fe09 	bl	80004d0 <is_button_pressed>
 80008be:	4603      	mov	r3, r0
 80008c0:	2b00      	cmp	r3, #0
 80008c2:	f000 80cf 	beq.w	8000a64 <mode_1+0x268>
 80008c6:	f7ff ff73 	bl	80007b0 <SwitchMode2>

			break;
 80008ca:	e0cb      	b.n	8000a64 <mode_1+0x268>

		case RED_YELLOW:
			HAL_GPIO_WritePin(GPIOA, Y_LED_1_Pin | G_LED_1_Pin | R_LED_2_Pin | G_LED_2_Pin, RESET);
 80008cc:	2200      	movs	r2, #0
 80008ce:	21b8      	movs	r1, #184	; 0xb8
 80008d0:	486c      	ldr	r0, [pc, #432]	; (8000a84 <mode_1+0x288>)
 80008d2:	f000 ffe0 	bl	8001896 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, R_LED_1_Pin | Y_LED_2_Pin, SET);
 80008d6:	2201      	movs	r2, #1
 80008d8:	2144      	movs	r1, #68	; 0x44
 80008da:	486a      	ldr	r0, [pc, #424]	; (8000a84 <mode_1+0x288>)
 80008dc:	f000 ffdb 	bl	8001896 <HAL_GPIO_WritePin>

			display7SEG1(counter_led1);
 80008e0:	4b66      	ldr	r3, [pc, #408]	; (8000a7c <mode_1+0x280>)
 80008e2:	681b      	ldr	r3, [r3, #0]
 80008e4:	4618      	mov	r0, r3
 80008e6:	f7ff fc65 	bl	80001b4 <display7SEG1>
			display7SEG2(counter_led2);
 80008ea:	4b65      	ldr	r3, [pc, #404]	; (8000a80 <mode_1+0x284>)
 80008ec:	681b      	ldr	r3, [r3, #0]
 80008ee:	4618      	mov	r0, r3
 80008f0:	f7ff fcd0 	bl	8000294 <display7SEG2>

			if (timer1_flag == 1)
 80008f4:	4b64      	ldr	r3, [pc, #400]	; (8000a88 <mode_1+0x28c>)
 80008f6:	681b      	ldr	r3, [r3, #0]
 80008f8:	2b01      	cmp	r3, #1
 80008fa:	d10d      	bne.n	8000918 <mode_1+0x11c>
			{
				setTimer1(1000);
 80008fc:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000900:	f000 fb70 	bl	8000fe4 <setTimer1>

				counter_led1--;
 8000904:	4b5d      	ldr	r3, [pc, #372]	; (8000a7c <mode_1+0x280>)
 8000906:	681b      	ldr	r3, [r3, #0]
 8000908:	3b01      	subs	r3, #1
 800090a:	4a5c      	ldr	r2, [pc, #368]	; (8000a7c <mode_1+0x280>)
 800090c:	6013      	str	r3, [r2, #0]
				counter_led2--;
 800090e:	4b5c      	ldr	r3, [pc, #368]	; (8000a80 <mode_1+0x284>)
 8000910:	681b      	ldr	r3, [r3, #0]
 8000912:	3b01      	subs	r3, #1
 8000914:	4a5a      	ldr	r2, [pc, #360]	; (8000a80 <mode_1+0x284>)
 8000916:	6013      	str	r3, [r2, #0]
			}

			if (timer2_flag == 1)
 8000918:	4b5c      	ldr	r3, [pc, #368]	; (8000a8c <mode_1+0x290>)
 800091a:	681b      	ldr	r3, [r3, #0]
 800091c:	2b01      	cmp	r3, #1
 800091e:	d110      	bne.n	8000942 <mode_1+0x146>
			{
				status = GREEN_RED;
 8000920:	4b55      	ldr	r3, [pc, #340]	; (8000a78 <mode_1+0x27c>)
 8000922:	2203      	movs	r2, #3
 8000924:	601a      	str	r2, [r3, #0]

				counter_led1 = 46;
 8000926:	4b55      	ldr	r3, [pc, #340]	; (8000a7c <mode_1+0x280>)
 8000928:	222e      	movs	r2, #46	; 0x2e
 800092a:	601a      	str	r2, [r3, #0]
				counter_led2 = 50;
 800092c:	4b54      	ldr	r3, [pc, #336]	; (8000a80 <mode_1+0x284>)
 800092e:	2232      	movs	r2, #50	; 0x32
 8000930:	601a      	str	r2, [r3, #0]

				setTimer1(1000);
 8000932:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000936:	f000 fb55 	bl	8000fe4 <setTimer1>
				setTimer2(47000);
 800093a:	f24b 7098 	movw	r0, #47000	; 0xb798
 800093e:	f000 fb6b 	bl	8001018 <setTimer2>
			}

			if(is_button_pressed(0)) SwitchMode2();
 8000942:	2000      	movs	r0, #0
 8000944:	f7ff fdc4 	bl	80004d0 <is_button_pressed>
 8000948:	4603      	mov	r3, r0
 800094a:	2b00      	cmp	r3, #0
 800094c:	f000 808c 	beq.w	8000a68 <mode_1+0x26c>
 8000950:	f7ff ff2e 	bl	80007b0 <SwitchMode2>

			break;
 8000954:	e088      	b.n	8000a68 <mode_1+0x26c>

		case GREEN_RED:
			HAL_GPIO_WritePin(GPIOA, R_LED_1_Pin | Y_LED_1_Pin | Y_LED_2_Pin |G_LED_2_Pin, RESET);
 8000956:	2200      	movs	r2, #0
 8000958:	21cc      	movs	r1, #204	; 0xcc
 800095a:	484a      	ldr	r0, [pc, #296]	; (8000a84 <mode_1+0x288>)
 800095c:	f000 ff9b 	bl	8001896 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, G_LED_1_Pin | R_LED_2_Pin, SET);
 8000960:	2201      	movs	r2, #1
 8000962:	2130      	movs	r1, #48	; 0x30
 8000964:	4847      	ldr	r0, [pc, #284]	; (8000a84 <mode_1+0x288>)
 8000966:	f000 ff96 	bl	8001896 <HAL_GPIO_WritePin>

			display7SEG1(counter_led1);
 800096a:	4b44      	ldr	r3, [pc, #272]	; (8000a7c <mode_1+0x280>)
 800096c:	681b      	ldr	r3, [r3, #0]
 800096e:	4618      	mov	r0, r3
 8000970:	f7ff fc20 	bl	80001b4 <display7SEG1>
			display7SEG2(counter_led2);
 8000974:	4b42      	ldr	r3, [pc, #264]	; (8000a80 <mode_1+0x284>)
 8000976:	681b      	ldr	r3, [r3, #0]
 8000978:	4618      	mov	r0, r3
 800097a:	f7ff fc8b 	bl	8000294 <display7SEG2>

			if (timer1_flag == 1)
 800097e:	4b42      	ldr	r3, [pc, #264]	; (8000a88 <mode_1+0x28c>)
 8000980:	681b      	ldr	r3, [r3, #0]
 8000982:	2b01      	cmp	r3, #1
 8000984:	d10d      	bne.n	80009a2 <mode_1+0x1a6>
			{
				setTimer1(1000);
 8000986:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800098a:	f000 fb2b 	bl	8000fe4 <setTimer1>

				counter_led1--;
 800098e:	4b3b      	ldr	r3, [pc, #236]	; (8000a7c <mode_1+0x280>)
 8000990:	681b      	ldr	r3, [r3, #0]
 8000992:	3b01      	subs	r3, #1
 8000994:	4a39      	ldr	r2, [pc, #228]	; (8000a7c <mode_1+0x280>)
 8000996:	6013      	str	r3, [r2, #0]
				counter_led2--;
 8000998:	4b39      	ldr	r3, [pc, #228]	; (8000a80 <mode_1+0x284>)
 800099a:	681b      	ldr	r3, [r3, #0]
 800099c:	3b01      	subs	r3, #1
 800099e:	4a38      	ldr	r2, [pc, #224]	; (8000a80 <mode_1+0x284>)
 80009a0:	6013      	str	r3, [r2, #0]
			}

			if (timer2_flag == 1)
 80009a2:	4b3a      	ldr	r3, [pc, #232]	; (8000a8c <mode_1+0x290>)
 80009a4:	681b      	ldr	r3, [r3, #0]
 80009a6:	2b01      	cmp	r3, #1
 80009a8:	d10d      	bne.n	80009c6 <mode_1+0x1ca>
			{
				status = YELLOW_RED;
 80009aa:	4b33      	ldr	r3, [pc, #204]	; (8000a78 <mode_1+0x27c>)
 80009ac:	2204      	movs	r2, #4
 80009ae:	601a      	str	r2, [r3, #0]

				counter_led1 = 3;
 80009b0:	4b32      	ldr	r3, [pc, #200]	; (8000a7c <mode_1+0x280>)
 80009b2:	2203      	movs	r2, #3
 80009b4:	601a      	str	r2, [r3, #0]

				setTimer1(1000);
 80009b6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80009ba:	f000 fb13 	bl	8000fe4 <setTimer1>
				setTimer2(4000);
 80009be:	f44f 607a 	mov.w	r0, #4000	; 0xfa0
 80009c2:	f000 fb29 	bl	8001018 <setTimer2>
			}

			if(is_button_pressed(0)) SwitchMode2();
 80009c6:	2000      	movs	r0, #0
 80009c8:	f7ff fd82 	bl	80004d0 <is_button_pressed>
 80009cc:	4603      	mov	r3, r0
 80009ce:	2b00      	cmp	r3, #0
 80009d0:	d04c      	beq.n	8000a6c <mode_1+0x270>
 80009d2:	f7ff feed 	bl	80007b0 <SwitchMode2>

			break;
 80009d6:	e049      	b.n	8000a6c <mode_1+0x270>

		case YELLOW_RED:
			HAL_GPIO_WritePin(GPIOA, R_LED_1_Pin | G_LED_1_Pin | Y_LED_2_Pin | G_LED_2_Pin, RESET);
 80009d8:	2200      	movs	r2, #0
 80009da:	21d4      	movs	r1, #212	; 0xd4
 80009dc:	4829      	ldr	r0, [pc, #164]	; (8000a84 <mode_1+0x288>)
 80009de:	f000 ff5a 	bl	8001896 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, Y_LED_1_Pin | R_LED_2_Pin, SET);
 80009e2:	2201      	movs	r2, #1
 80009e4:	2128      	movs	r1, #40	; 0x28
 80009e6:	4827      	ldr	r0, [pc, #156]	; (8000a84 <mode_1+0x288>)
 80009e8:	f000 ff55 	bl	8001896 <HAL_GPIO_WritePin>

			display7SEG1(counter_led1);
 80009ec:	4b23      	ldr	r3, [pc, #140]	; (8000a7c <mode_1+0x280>)
 80009ee:	681b      	ldr	r3, [r3, #0]
 80009f0:	4618      	mov	r0, r3
 80009f2:	f7ff fbdf 	bl	80001b4 <display7SEG1>
			display7SEG2(counter_led2);
 80009f6:	4b22      	ldr	r3, [pc, #136]	; (8000a80 <mode_1+0x284>)
 80009f8:	681b      	ldr	r3, [r3, #0]
 80009fa:	4618      	mov	r0, r3
 80009fc:	f7ff fc4a 	bl	8000294 <display7SEG2>

			if (timer1_flag == 1)
 8000a00:	4b21      	ldr	r3, [pc, #132]	; (8000a88 <mode_1+0x28c>)
 8000a02:	681b      	ldr	r3, [r3, #0]
 8000a04:	2b01      	cmp	r3, #1
 8000a06:	d10d      	bne.n	8000a24 <mode_1+0x228>
			{
				setTimer1(1000);
 8000a08:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000a0c:	f000 faea 	bl	8000fe4 <setTimer1>

				counter_led1--;
 8000a10:	4b1a      	ldr	r3, [pc, #104]	; (8000a7c <mode_1+0x280>)
 8000a12:	681b      	ldr	r3, [r3, #0]
 8000a14:	3b01      	subs	r3, #1
 8000a16:	4a19      	ldr	r2, [pc, #100]	; (8000a7c <mode_1+0x280>)
 8000a18:	6013      	str	r3, [r2, #0]
				counter_led2--;
 8000a1a:	4b19      	ldr	r3, [pc, #100]	; (8000a80 <mode_1+0x284>)
 8000a1c:	681b      	ldr	r3, [r3, #0]
 8000a1e:	3b01      	subs	r3, #1
 8000a20:	4a17      	ldr	r2, [pc, #92]	; (8000a80 <mode_1+0x284>)
 8000a22:	6013      	str	r3, [r2, #0]
			}

			if (timer2_flag == 1)
 8000a24:	4b19      	ldr	r3, [pc, #100]	; (8000a8c <mode_1+0x290>)
 8000a26:	681b      	ldr	r3, [r3, #0]
 8000a28:	2b01      	cmp	r3, #1
 8000a2a:	d110      	bne.n	8000a4e <mode_1+0x252>
			{
				status = RED_GREEN;
 8000a2c:	4b12      	ldr	r3, [pc, #72]	; (8000a78 <mode_1+0x27c>)
 8000a2e:	2201      	movs	r2, #1
 8000a30:	601a      	str	r2, [r3, #0]

				counter_led1 = 50;
 8000a32:	4b12      	ldr	r3, [pc, #72]	; (8000a7c <mode_1+0x280>)
 8000a34:	2232      	movs	r2, #50	; 0x32
 8000a36:	601a      	str	r2, [r3, #0]
				counter_led2 = 46;
 8000a38:	4b11      	ldr	r3, [pc, #68]	; (8000a80 <mode_1+0x284>)
 8000a3a:	222e      	movs	r2, #46	; 0x2e
 8000a3c:	601a      	str	r2, [r3, #0]

				setTimer1(1000);
 8000a3e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000a42:	f000 facf 	bl	8000fe4 <setTimer1>
				setTimer2(47000);
 8000a46:	f24b 7098 	movw	r0, #47000	; 0xb798
 8000a4a:	f000 fae5 	bl	8001018 <setTimer2>
			}

			if(is_button_pressed(0)) SwitchMode2();
 8000a4e:	2000      	movs	r0, #0
 8000a50:	f7ff fd3e 	bl	80004d0 <is_button_pressed>
 8000a54:	4603      	mov	r3, r0
 8000a56:	2b00      	cmp	r3, #0
 8000a58:	d00a      	beq.n	8000a70 <mode_1+0x274>
 8000a5a:	f7ff fea9 	bl	80007b0 <SwitchMode2>

			break;
 8000a5e:	e007      	b.n	8000a70 <mode_1+0x274>

		default:
			break;
 8000a60:	bf00      	nop
 8000a62:	e006      	b.n	8000a72 <mode_1+0x276>
			break;
 8000a64:	bf00      	nop
 8000a66:	e004      	b.n	8000a72 <mode_1+0x276>
			break;
 8000a68:	bf00      	nop
 8000a6a:	e002      	b.n	8000a72 <mode_1+0x276>
			break;
 8000a6c:	bf00      	nop
 8000a6e:	e000      	b.n	8000a72 <mode_1+0x276>
			break;
 8000a70:	bf00      	nop
	}
}
 8000a72:	bf00      	nop
 8000a74:	bd80      	pop	{r7, pc}
 8000a76:	bf00      	nop
 8000a78:	20000058 	.word	0x20000058
 8000a7c:	20000050 	.word	0x20000050
 8000a80:	20000054 	.word	0x20000054
 8000a84:	40010800 	.word	0x40010800
 8000a88:	20000064 	.word	0x20000064
 8000a8c:	2000006c 	.word	0x2000006c

08000a90 <mode_2>:
#include "input_reading.h"
#include "global.h"
#include "add_time_button.h"

void mode_2()
{
 8000a90:	b580      	push	{r7, lr}
 8000a92:	af00      	add	r7, sp, #0
	if(status == MODE2)
 8000a94:	4b27      	ldr	r3, [pc, #156]	; (8000b34 <mode_2+0xa4>)
 8000a96:	681b      	ldr	r3, [r3, #0]
 8000a98:	2bc8      	cmp	r3, #200	; 0xc8
 8000a9a:	d149      	bne.n	8000b30 <mode_2+0xa0>
	{
		display7SEG1(counter_led1);
 8000a9c:	4b26      	ldr	r3, [pc, #152]	; (8000b38 <mode_2+0xa8>)
 8000a9e:	681b      	ldr	r3, [r3, #0]
 8000aa0:	4618      	mov	r0, r3
 8000aa2:	f7ff fb87 	bl	80001b4 <display7SEG1>
		display7SEG2(2);
 8000aa6:	2002      	movs	r0, #2
 8000aa8:	f7ff fbf4 	bl	8000294 <display7SEG2>

		//Blinky RED Led in 2Hz
		if(timer3_flag == 1)
 8000aac:	4b23      	ldr	r3, [pc, #140]	; (8000b3c <mode_2+0xac>)
 8000aae:	681b      	ldr	r3, [r3, #0]
 8000ab0:	2b01      	cmp	r3, #1
 8000ab2:	d10f      	bne.n	8000ad4 <mode_2+0x44>
		{
			//blinky all RED Led
			HAL_GPIO_TogglePin(R_LED_1_GPIO_Port, R_LED_1_Pin);
 8000ab4:	2104      	movs	r1, #4
 8000ab6:	4822      	ldr	r0, [pc, #136]	; (8000b40 <mode_2+0xb0>)
 8000ab8:	f000 ff05 	bl	80018c6 <HAL_GPIO_TogglePin>
			HAL_GPIO_TogglePin(R_LED_2_GPIO_Port, R_LED_2_Pin);
 8000abc:	2120      	movs	r1, #32
 8000abe:	4820      	ldr	r0, [pc, #128]	; (8000b40 <mode_2+0xb0>)
 8000ac0:	f000 ff01 	bl	80018c6 <HAL_GPIO_TogglePin>

			HAL_GPIO_WritePin(GPIOA, Y_LED_1_Pin | G_LED_1_Pin | Y_LED_2_Pin | G_LED_2_Pin, RESET);
 8000ac4:	2200      	movs	r2, #0
 8000ac6:	21d8      	movs	r1, #216	; 0xd8
 8000ac8:	481d      	ldr	r0, [pc, #116]	; (8000b40 <mode_2+0xb0>)
 8000aca:	f000 fee4 	bl	8001896 <HAL_GPIO_WritePin>

			setTimer3(250);
 8000ace:	20fa      	movs	r0, #250	; 0xfa
 8000ad0:	f000 fabc 	bl	800104c <setTimer3>
		}

		if(timer1_flag == 1)
 8000ad4:	4b1b      	ldr	r3, [pc, #108]	; (8000b44 <mode_2+0xb4>)
 8000ad6:	681b      	ldr	r3, [r3, #0]
 8000ad8:	2b01      	cmp	r3, #1
 8000ada:	d108      	bne.n	8000aee <mode_2+0x5e>
		{
			counter_led1--;
 8000adc:	4b16      	ldr	r3, [pc, #88]	; (8000b38 <mode_2+0xa8>)
 8000ade:	681b      	ldr	r3, [r3, #0]
 8000ae0:	3b01      	subs	r3, #1
 8000ae2:	4a15      	ldr	r2, [pc, #84]	; (8000b38 <mode_2+0xa8>)
 8000ae4:	6013      	str	r3, [r2, #0]
			setTimer1(1000);
 8000ae6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000aea:	f000 fa7b 	bl	8000fe4 <setTimer1>
		}

		//Switch to M3 mode
		if(is_button_pressed(0) || timer2_flag == 1)
 8000aee:	2000      	movs	r0, #0
 8000af0:	f7ff fcee 	bl	80004d0 <is_button_pressed>
 8000af4:	4603      	mov	r3, r0
 8000af6:	2b00      	cmp	r3, #0
 8000af8:	d103      	bne.n	8000b02 <mode_2+0x72>
 8000afa:	4b13      	ldr	r3, [pc, #76]	; (8000b48 <mode_2+0xb8>)
 8000afc:	681b      	ldr	r3, [r3, #0]
 8000afe:	2b01      	cmp	r3, #1
 8000b00:	d114      	bne.n	8000b2c <mode_2+0x9c>
		{
			status = MODE3;
 8000b02:	4b0c      	ldr	r3, [pc, #48]	; (8000b34 <mode_2+0xa4>)
 8000b04:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8000b08:	601a      	str	r2, [r3, #0]

			counter_led1 = 20;
 8000b0a:	4b0b      	ldr	r3, [pc, #44]	; (8000b38 <mode_2+0xa8>)
 8000b0c:	2214      	movs	r2, #20
 8000b0e:	601a      	str	r2, [r3, #0]
			counter_led2 = 0;
 8000b10:	4b0e      	ldr	r3, [pc, #56]	; (8000b4c <mode_2+0xbc>)
 8000b12:	2200      	movs	r2, #0
 8000b14:	601a      	str	r2, [r3, #0]

			setTimer1(1000);
 8000b16:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000b1a:	f000 fa63 	bl	8000fe4 <setTimer1>
			setTimer2(20000);
 8000b1e:	f644 6020 	movw	r0, #20000	; 0x4e20
 8000b22:	f000 fa79 	bl	8001018 <setTimer2>
			setTimer3(250);		//set RED Led blinky 2Hz
 8000b26:	20fa      	movs	r0, #250	; 0xfa
 8000b28:	f000 fa90 	bl	800104c <setTimer3>
		}

		//check whether user increases time or not.
		check_button_add_time();
 8000b2c:	f7ff fb0e 	bl	800014c <check_button_add_time>
	}
}
 8000b30:	bf00      	nop
 8000b32:	bd80      	pop	{r7, pc}
 8000b34:	20000058 	.word	0x20000058
 8000b38:	20000050 	.word	0x20000050
 8000b3c:	20000074 	.word	0x20000074
 8000b40:	40010800 	.word	0x40010800
 8000b44:	20000064 	.word	0x20000064
 8000b48:	2000006c 	.word	0x2000006c
 8000b4c:	20000054 	.word	0x20000054

08000b50 <mode_3>:
#include "input_reading.h"
#include "global.h"
#include "add_time_button.h"

void mode_3()
{
 8000b50:	b580      	push	{r7, lr}
 8000b52:	af00      	add	r7, sp, #0
	if(status == MODE3)
 8000b54:	4b28      	ldr	r3, [pc, #160]	; (8000bf8 <mode_3+0xa8>)
 8000b56:	681b      	ldr	r3, [r3, #0]
 8000b58:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8000b5c:	d149      	bne.n	8000bf2 <mode_3+0xa2>
	{
		display7SEG1(counter_led1);
 8000b5e:	4b27      	ldr	r3, [pc, #156]	; (8000bfc <mode_3+0xac>)
 8000b60:	681b      	ldr	r3, [r3, #0]
 8000b62:	4618      	mov	r0, r3
 8000b64:	f7ff fb26 	bl	80001b4 <display7SEG1>
		display7SEG2(3);
 8000b68:	2003      	movs	r0, #3
 8000b6a:	f7ff fb93 	bl	8000294 <display7SEG2>

		//Blinky RED Led in 2Hz
		if(timer3_flag == 1)
 8000b6e:	4b24      	ldr	r3, [pc, #144]	; (8000c00 <mode_3+0xb0>)
 8000b70:	681b      	ldr	r3, [r3, #0]
 8000b72:	2b01      	cmp	r3, #1
 8000b74:	d10f      	bne.n	8000b96 <mode_3+0x46>
		{
			//blinky all RED Led
			HAL_GPIO_TogglePin(Y_LED_1_GPIO_Port, Y_LED_1_Pin);
 8000b76:	2108      	movs	r1, #8
 8000b78:	4822      	ldr	r0, [pc, #136]	; (8000c04 <mode_3+0xb4>)
 8000b7a:	f000 fea4 	bl	80018c6 <HAL_GPIO_TogglePin>
			HAL_GPIO_TogglePin(Y_LED_2_GPIO_Port, Y_LED_2_Pin);
 8000b7e:	2140      	movs	r1, #64	; 0x40
 8000b80:	4820      	ldr	r0, [pc, #128]	; (8000c04 <mode_3+0xb4>)
 8000b82:	f000 fea0 	bl	80018c6 <HAL_GPIO_TogglePin>

			HAL_GPIO_WritePin(GPIOA, R_LED_1_Pin | G_LED_1_Pin | R_LED_2_Pin | G_LED_2_Pin, RESET);
 8000b86:	2200      	movs	r2, #0
 8000b88:	21b4      	movs	r1, #180	; 0xb4
 8000b8a:	481e      	ldr	r0, [pc, #120]	; (8000c04 <mode_3+0xb4>)
 8000b8c:	f000 fe83 	bl	8001896 <HAL_GPIO_WritePin>

			setTimer3(250);
 8000b90:	20fa      	movs	r0, #250	; 0xfa
 8000b92:	f000 fa5b 	bl	800104c <setTimer3>
		}

		if(timer1_flag == 1)
 8000b96:	4b1c      	ldr	r3, [pc, #112]	; (8000c08 <mode_3+0xb8>)
 8000b98:	681b      	ldr	r3, [r3, #0]
 8000b9a:	2b01      	cmp	r3, #1
 8000b9c:	d108      	bne.n	8000bb0 <mode_3+0x60>
		{
			counter_led1--;
 8000b9e:	4b17      	ldr	r3, [pc, #92]	; (8000bfc <mode_3+0xac>)
 8000ba0:	681b      	ldr	r3, [r3, #0]
 8000ba2:	3b01      	subs	r3, #1
 8000ba4:	4a15      	ldr	r2, [pc, #84]	; (8000bfc <mode_3+0xac>)
 8000ba6:	6013      	str	r3, [r2, #0]
			setTimer1(1000);
 8000ba8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000bac:	f000 fa1a 	bl	8000fe4 <setTimer1>
		}

		//Switch to M3 mode
		if(is_button_pressed(0) || timer2_flag == 1)
 8000bb0:	2000      	movs	r0, #0
 8000bb2:	f7ff fc8d 	bl	80004d0 <is_button_pressed>
 8000bb6:	4603      	mov	r3, r0
 8000bb8:	2b00      	cmp	r3, #0
 8000bba:	d103      	bne.n	8000bc4 <mode_3+0x74>
 8000bbc:	4b13      	ldr	r3, [pc, #76]	; (8000c0c <mode_3+0xbc>)
 8000bbe:	681b      	ldr	r3, [r3, #0]
 8000bc0:	2b01      	cmp	r3, #1
 8000bc2:	d114      	bne.n	8000bee <mode_3+0x9e>
		{
			status = MODE4;
 8000bc4:	4b0c      	ldr	r3, [pc, #48]	; (8000bf8 <mode_3+0xa8>)
 8000bc6:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8000bca:	601a      	str	r2, [r3, #0]

			counter_led1 = 20;
 8000bcc:	4b0b      	ldr	r3, [pc, #44]	; (8000bfc <mode_3+0xac>)
 8000bce:	2214      	movs	r2, #20
 8000bd0:	601a      	str	r2, [r3, #0]
			counter_led2 = 0;
 8000bd2:	4b0f      	ldr	r3, [pc, #60]	; (8000c10 <mode_3+0xc0>)
 8000bd4:	2200      	movs	r2, #0
 8000bd6:	601a      	str	r2, [r3, #0]

			setTimer1(1000);
 8000bd8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000bdc:	f000 fa02 	bl	8000fe4 <setTimer1>
			setTimer2(20000);
 8000be0:	f644 6020 	movw	r0, #20000	; 0x4e20
 8000be4:	f000 fa18 	bl	8001018 <setTimer2>
			setTimer3(250);		//set RED Led blinky 2Hz
 8000be8:	20fa      	movs	r0, #250	; 0xfa
 8000bea:	f000 fa2f 	bl	800104c <setTimer3>
		}

		//check whether user increases time or not.
		check_button_add_time();
 8000bee:	f7ff faad 	bl	800014c <check_button_add_time>
	}
}
 8000bf2:	bf00      	nop
 8000bf4:	bd80      	pop	{r7, pc}
 8000bf6:	bf00      	nop
 8000bf8:	20000058 	.word	0x20000058
 8000bfc:	20000050 	.word	0x20000050
 8000c00:	20000074 	.word	0x20000074
 8000c04:	40010800 	.word	0x40010800
 8000c08:	20000064 	.word	0x20000064
 8000c0c:	2000006c 	.word	0x2000006c
 8000c10:	20000054 	.word	0x20000054

08000c14 <mode_4>:
#include "input_reading.h"
#include "global.h"
#include "add_time_button.h"

void mode_4()
{
 8000c14:	b580      	push	{r7, lr}
 8000c16:	af00      	add	r7, sp, #0
	if(status == MODE4)
 8000c18:	4b1f      	ldr	r3, [pc, #124]	; (8000c98 <mode_4+0x84>)
 8000c1a:	681b      	ldr	r3, [r3, #0]
 8000c1c:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 8000c20:	d137      	bne.n	8000c92 <mode_4+0x7e>
	{
		display7SEG1(counter_led1);
 8000c22:	4b1e      	ldr	r3, [pc, #120]	; (8000c9c <mode_4+0x88>)
 8000c24:	681b      	ldr	r3, [r3, #0]
 8000c26:	4618      	mov	r0, r3
 8000c28:	f7ff fac4 	bl	80001b4 <display7SEG1>
		display7SEG2(4);
 8000c2c:	2004      	movs	r0, #4
 8000c2e:	f7ff fb31 	bl	8000294 <display7SEG2>

		//Blinky RED Led in 2Hz
		if(timer3_flag == 1)
 8000c32:	4b1b      	ldr	r3, [pc, #108]	; (8000ca0 <mode_4+0x8c>)
 8000c34:	681b      	ldr	r3, [r3, #0]
 8000c36:	2b01      	cmp	r3, #1
 8000c38:	d10f      	bne.n	8000c5a <mode_4+0x46>
		{
			//blinky all RED Led
			HAL_GPIO_TogglePin(G_LED_1_GPIO_Port, G_LED_1_Pin);
 8000c3a:	2110      	movs	r1, #16
 8000c3c:	4819      	ldr	r0, [pc, #100]	; (8000ca4 <mode_4+0x90>)
 8000c3e:	f000 fe42 	bl	80018c6 <HAL_GPIO_TogglePin>
			HAL_GPIO_TogglePin(G_LED_2_GPIO_Port, G_LED_2_Pin);
 8000c42:	2180      	movs	r1, #128	; 0x80
 8000c44:	4817      	ldr	r0, [pc, #92]	; (8000ca4 <mode_4+0x90>)
 8000c46:	f000 fe3e 	bl	80018c6 <HAL_GPIO_TogglePin>

			HAL_GPIO_WritePin(GPIOA, R_LED_1_Pin | Y_LED_1_Pin | R_LED_2_Pin | Y_LED_2_Pin, RESET);
 8000c4a:	2200      	movs	r2, #0
 8000c4c:	216c      	movs	r1, #108	; 0x6c
 8000c4e:	4815      	ldr	r0, [pc, #84]	; (8000ca4 <mode_4+0x90>)
 8000c50:	f000 fe21 	bl	8001896 <HAL_GPIO_WritePin>

			setTimer3(250);
 8000c54:	20fa      	movs	r0, #250	; 0xfa
 8000c56:	f000 f9f9 	bl	800104c <setTimer3>
		}

		if(timer1_flag == 1)
 8000c5a:	4b13      	ldr	r3, [pc, #76]	; (8000ca8 <mode_4+0x94>)
 8000c5c:	681b      	ldr	r3, [r3, #0]
 8000c5e:	2b01      	cmp	r3, #1
 8000c60:	d108      	bne.n	8000c74 <mode_4+0x60>
		{
			counter_led1--;
 8000c62:	4b0e      	ldr	r3, [pc, #56]	; (8000c9c <mode_4+0x88>)
 8000c64:	681b      	ldr	r3, [r3, #0]
 8000c66:	3b01      	subs	r3, #1
 8000c68:	4a0c      	ldr	r2, [pc, #48]	; (8000c9c <mode_4+0x88>)
 8000c6a:	6013      	str	r3, [r2, #0]
			setTimer1(1000);
 8000c6c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000c70:	f000 f9b8 	bl	8000fe4 <setTimer1>
		}

		//Switch to M3 mode
		if(is_button_pressed(0) || timer2_flag == 1)
 8000c74:	2000      	movs	r0, #0
 8000c76:	f7ff fc2b 	bl	80004d0 <is_button_pressed>
 8000c7a:	4603      	mov	r3, r0
 8000c7c:	2b00      	cmp	r3, #0
 8000c7e:	d103      	bne.n	8000c88 <mode_4+0x74>
 8000c80:	4b0a      	ldr	r3, [pc, #40]	; (8000cac <mode_4+0x98>)
 8000c82:	681b      	ldr	r3, [r3, #0]
 8000c84:	2b01      	cmp	r3, #1
 8000c86:	d102      	bne.n	8000c8e <mode_4+0x7a>
		{
			status = INIT;
 8000c88:	4b03      	ldr	r3, [pc, #12]	; (8000c98 <mode_4+0x84>)
 8000c8a:	2200      	movs	r2, #0
 8000c8c:	601a      	str	r2, [r3, #0]
		}

		//check whether user increases time or not.
		check_button_add_time();
 8000c8e:	f7ff fa5d 	bl	800014c <check_button_add_time>
	}
}
 8000c92:	bf00      	nop
 8000c94:	bd80      	pop	{r7, pc}
 8000c96:	bf00      	nop
 8000c98:	20000058 	.word	0x20000058
 8000c9c:	20000050 	.word	0x20000050
 8000ca0:	20000074 	.word	0x20000074
 8000ca4:	40010800 	.word	0x40010800
 8000ca8:	20000064 	.word	0x20000064
 8000cac:	2000006c 	.word	0x2000006c

08000cb0 <SCH_Init>:
sTasks SCH_tasks_G[SCH_MAX_STACKS];
uint8_t current_index_task = 0;
#define Cycle 10

void SCH_Init(void)
{
 8000cb0:	b480      	push	{r7}
 8000cb2:	af00      	add	r7, sp, #0
	current_index_task = 0;
 8000cb4:	4b03      	ldr	r3, [pc, #12]	; (8000cc4 <SCH_Init+0x14>)
 8000cb6:	2200      	movs	r2, #0
 8000cb8:	701a      	strb	r2, [r3, #0]
}
 8000cba:	bf00      	nop
 8000cbc:	46bd      	mov	sp, r7
 8000cbe:	bc80      	pop	{r7}
 8000cc0:	4770      	bx	lr
 8000cc2:	bf00      	nop
 8000cc4:	2000005f 	.word	0x2000005f

08000cc8 <SCH_Add_Task>:

void SCH_Add_Task(void (*pFunction)(), uint32_t DELAY, uint32_t PERIOD)
{
 8000cc8:	b480      	push	{r7}
 8000cca:	b085      	sub	sp, #20
 8000ccc:	af00      	add	r7, sp, #0
 8000cce:	60f8      	str	r0, [r7, #12]
 8000cd0:	60b9      	str	r1, [r7, #8]
 8000cd2:	607a      	str	r2, [r7, #4]
	if (current_index_task < SCH_MAX_STACKS)
 8000cd4:	4b29      	ldr	r3, [pc, #164]	; (8000d7c <SCH_Add_Task+0xb4>)
 8000cd6:	781b      	ldrb	r3, [r3, #0]
 8000cd8:	2b27      	cmp	r3, #39	; 0x27
 8000cda:	d84a      	bhi.n	8000d72 <SCH_Add_Task+0xaa>
	{
		SCH_tasks_G[current_index_task].pTask = pFunction;
 8000cdc:	4b27      	ldr	r3, [pc, #156]	; (8000d7c <SCH_Add_Task+0xb4>)
 8000cde:	781b      	ldrb	r3, [r3, #0]
 8000ce0:	4619      	mov	r1, r3
 8000ce2:	4a27      	ldr	r2, [pc, #156]	; (8000d80 <SCH_Add_Task+0xb8>)
 8000ce4:	460b      	mov	r3, r1
 8000ce6:	009b      	lsls	r3, r3, #2
 8000ce8:	440b      	add	r3, r1
 8000cea:	009b      	lsls	r3, r3, #2
 8000cec:	4413      	add	r3, r2
 8000cee:	68fa      	ldr	r2, [r7, #12]
 8000cf0:	601a      	str	r2, [r3, #0]
		SCH_tasks_G[current_index_task].Delay = DELAY / Cycle;
 8000cf2:	4b22      	ldr	r3, [pc, #136]	; (8000d7c <SCH_Add_Task+0xb4>)
 8000cf4:	781b      	ldrb	r3, [r3, #0]
 8000cf6:	4618      	mov	r0, r3
 8000cf8:	68bb      	ldr	r3, [r7, #8]
 8000cfa:	4a22      	ldr	r2, [pc, #136]	; (8000d84 <SCH_Add_Task+0xbc>)
 8000cfc:	fba2 2303 	umull	r2, r3, r2, r3
 8000d00:	08da      	lsrs	r2, r3, #3
 8000d02:	491f      	ldr	r1, [pc, #124]	; (8000d80 <SCH_Add_Task+0xb8>)
 8000d04:	4603      	mov	r3, r0
 8000d06:	009b      	lsls	r3, r3, #2
 8000d08:	4403      	add	r3, r0
 8000d0a:	009b      	lsls	r3, r3, #2
 8000d0c:	440b      	add	r3, r1
 8000d0e:	3304      	adds	r3, #4
 8000d10:	601a      	str	r2, [r3, #0]
		SCH_tasks_G[current_index_task].Period = PERIOD / Cycle;
 8000d12:	4b1a      	ldr	r3, [pc, #104]	; (8000d7c <SCH_Add_Task+0xb4>)
 8000d14:	781b      	ldrb	r3, [r3, #0]
 8000d16:	4618      	mov	r0, r3
 8000d18:	687b      	ldr	r3, [r7, #4]
 8000d1a:	4a1a      	ldr	r2, [pc, #104]	; (8000d84 <SCH_Add_Task+0xbc>)
 8000d1c:	fba2 2303 	umull	r2, r3, r2, r3
 8000d20:	08da      	lsrs	r2, r3, #3
 8000d22:	4917      	ldr	r1, [pc, #92]	; (8000d80 <SCH_Add_Task+0xb8>)
 8000d24:	4603      	mov	r3, r0
 8000d26:	009b      	lsls	r3, r3, #2
 8000d28:	4403      	add	r3, r0
 8000d2a:	009b      	lsls	r3, r3, #2
 8000d2c:	440b      	add	r3, r1
 8000d2e:	3308      	adds	r3, #8
 8000d30:	601a      	str	r2, [r3, #0]
		SCH_tasks_G[current_index_task].RunMe = 0;
 8000d32:	4b12      	ldr	r3, [pc, #72]	; (8000d7c <SCH_Add_Task+0xb4>)
 8000d34:	781b      	ldrb	r3, [r3, #0]
 8000d36:	4619      	mov	r1, r3
 8000d38:	4a11      	ldr	r2, [pc, #68]	; (8000d80 <SCH_Add_Task+0xb8>)
 8000d3a:	460b      	mov	r3, r1
 8000d3c:	009b      	lsls	r3, r3, #2
 8000d3e:	440b      	add	r3, r1
 8000d40:	009b      	lsls	r3, r3, #2
 8000d42:	4413      	add	r3, r2
 8000d44:	330c      	adds	r3, #12
 8000d46:	2200      	movs	r2, #0
 8000d48:	701a      	strb	r2, [r3, #0]

		SCH_tasks_G[current_index_task].TaskID = current_index_task;
 8000d4a:	4b0c      	ldr	r3, [pc, #48]	; (8000d7c <SCH_Add_Task+0xb4>)
 8000d4c:	781a      	ldrb	r2, [r3, #0]
 8000d4e:	4b0b      	ldr	r3, [pc, #44]	; (8000d7c <SCH_Add_Task+0xb4>)
 8000d50:	781b      	ldrb	r3, [r3, #0]
 8000d52:	4619      	mov	r1, r3
 8000d54:	4610      	mov	r0, r2
 8000d56:	4a0a      	ldr	r2, [pc, #40]	; (8000d80 <SCH_Add_Task+0xb8>)
 8000d58:	460b      	mov	r3, r1
 8000d5a:	009b      	lsls	r3, r3, #2
 8000d5c:	440b      	add	r3, r1
 8000d5e:	009b      	lsls	r3, r3, #2
 8000d60:	4413      	add	r3, r2
 8000d62:	3310      	adds	r3, #16
 8000d64:	6018      	str	r0, [r3, #0]

		current_index_task++;
 8000d66:	4b05      	ldr	r3, [pc, #20]	; (8000d7c <SCH_Add_Task+0xb4>)
 8000d68:	781b      	ldrb	r3, [r3, #0]
 8000d6a:	3301      	adds	r3, #1
 8000d6c:	b2da      	uxtb	r2, r3
 8000d6e:	4b03      	ldr	r3, [pc, #12]	; (8000d7c <SCH_Add_Task+0xb4>)
 8000d70:	701a      	strb	r2, [r3, #0]
	}
}
 8000d72:	bf00      	nop
 8000d74:	3714      	adds	r7, #20
 8000d76:	46bd      	mov	sp, r7
 8000d78:	bc80      	pop	{r7}
 8000d7a:	4770      	bx	lr
 8000d7c:	2000005f 	.word	0x2000005f
 8000d80:	200000c8 	.word	0x200000c8
 8000d84:	cccccccd 	.word	0xcccccccd

08000d88 <SCH_Update>:

void SCH_Update(void)
{
 8000d88:	b480      	push	{r7}
 8000d8a:	b083      	sub	sp, #12
 8000d8c:	af00      	add	r7, sp, #0
	for (int i = 0; i < current_index_task; i++)
 8000d8e:	2300      	movs	r3, #0
 8000d90:	607b      	str	r3, [r7, #4]
 8000d92:	e048      	b.n	8000e26 <SCH_Update+0x9e>
	{
		if (SCH_tasks_G[i].Delay > 0)
 8000d94:	492a      	ldr	r1, [pc, #168]	; (8000e40 <SCH_Update+0xb8>)
 8000d96:	687a      	ldr	r2, [r7, #4]
 8000d98:	4613      	mov	r3, r2
 8000d9a:	009b      	lsls	r3, r3, #2
 8000d9c:	4413      	add	r3, r2
 8000d9e:	009b      	lsls	r3, r3, #2
 8000da0:	440b      	add	r3, r1
 8000da2:	3304      	adds	r3, #4
 8000da4:	681b      	ldr	r3, [r3, #0]
 8000da6:	2b00      	cmp	r3, #0
 8000da8:	d013      	beq.n	8000dd2 <SCH_Update+0x4a>
		{
			SCH_tasks_G[i].Delay--;
 8000daa:	4925      	ldr	r1, [pc, #148]	; (8000e40 <SCH_Update+0xb8>)
 8000dac:	687a      	ldr	r2, [r7, #4]
 8000dae:	4613      	mov	r3, r2
 8000db0:	009b      	lsls	r3, r3, #2
 8000db2:	4413      	add	r3, r2
 8000db4:	009b      	lsls	r3, r3, #2
 8000db6:	440b      	add	r3, r1
 8000db8:	3304      	adds	r3, #4
 8000dba:	681b      	ldr	r3, [r3, #0]
 8000dbc:	1e59      	subs	r1, r3, #1
 8000dbe:	4820      	ldr	r0, [pc, #128]	; (8000e40 <SCH_Update+0xb8>)
 8000dc0:	687a      	ldr	r2, [r7, #4]
 8000dc2:	4613      	mov	r3, r2
 8000dc4:	009b      	lsls	r3, r3, #2
 8000dc6:	4413      	add	r3, r2
 8000dc8:	009b      	lsls	r3, r3, #2
 8000dca:	4403      	add	r3, r0
 8000dcc:	3304      	adds	r3, #4
 8000dce:	6019      	str	r1, [r3, #0]
 8000dd0:	e026      	b.n	8000e20 <SCH_Update+0x98>
		}
		else
		{
			SCH_tasks_G[i].Delay = SCH_tasks_G[i].Period;
 8000dd2:	491b      	ldr	r1, [pc, #108]	; (8000e40 <SCH_Update+0xb8>)
 8000dd4:	687a      	ldr	r2, [r7, #4]
 8000dd6:	4613      	mov	r3, r2
 8000dd8:	009b      	lsls	r3, r3, #2
 8000dda:	4413      	add	r3, r2
 8000ddc:	009b      	lsls	r3, r3, #2
 8000dde:	440b      	add	r3, r1
 8000de0:	3308      	adds	r3, #8
 8000de2:	6819      	ldr	r1, [r3, #0]
 8000de4:	4816      	ldr	r0, [pc, #88]	; (8000e40 <SCH_Update+0xb8>)
 8000de6:	687a      	ldr	r2, [r7, #4]
 8000de8:	4613      	mov	r3, r2
 8000dea:	009b      	lsls	r3, r3, #2
 8000dec:	4413      	add	r3, r2
 8000dee:	009b      	lsls	r3, r3, #2
 8000df0:	4403      	add	r3, r0
 8000df2:	3304      	adds	r3, #4
 8000df4:	6019      	str	r1, [r3, #0]
			SCH_tasks_G[i].RunMe += 1;
 8000df6:	4912      	ldr	r1, [pc, #72]	; (8000e40 <SCH_Update+0xb8>)
 8000df8:	687a      	ldr	r2, [r7, #4]
 8000dfa:	4613      	mov	r3, r2
 8000dfc:	009b      	lsls	r3, r3, #2
 8000dfe:	4413      	add	r3, r2
 8000e00:	009b      	lsls	r3, r3, #2
 8000e02:	440b      	add	r3, r1
 8000e04:	330c      	adds	r3, #12
 8000e06:	781b      	ldrb	r3, [r3, #0]
 8000e08:	3301      	adds	r3, #1
 8000e0a:	b2d8      	uxtb	r0, r3
 8000e0c:	490c      	ldr	r1, [pc, #48]	; (8000e40 <SCH_Update+0xb8>)
 8000e0e:	687a      	ldr	r2, [r7, #4]
 8000e10:	4613      	mov	r3, r2
 8000e12:	009b      	lsls	r3, r3, #2
 8000e14:	4413      	add	r3, r2
 8000e16:	009b      	lsls	r3, r3, #2
 8000e18:	440b      	add	r3, r1
 8000e1a:	330c      	adds	r3, #12
 8000e1c:	4602      	mov	r2, r0
 8000e1e:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < current_index_task; i++)
 8000e20:	687b      	ldr	r3, [r7, #4]
 8000e22:	3301      	adds	r3, #1
 8000e24:	607b      	str	r3, [r7, #4]
 8000e26:	4b07      	ldr	r3, [pc, #28]	; (8000e44 <SCH_Update+0xbc>)
 8000e28:	781b      	ldrb	r3, [r3, #0]
 8000e2a:	461a      	mov	r2, r3
 8000e2c:	687b      	ldr	r3, [r7, #4]
 8000e2e:	4293      	cmp	r3, r2
 8000e30:	dbb0      	blt.n	8000d94 <SCH_Update+0xc>
		}
	}
}
 8000e32:	bf00      	nop
 8000e34:	bf00      	nop
 8000e36:	370c      	adds	r7, #12
 8000e38:	46bd      	mov	sp, r7
 8000e3a:	bc80      	pop	{r7}
 8000e3c:	4770      	bx	lr
 8000e3e:	bf00      	nop
 8000e40:	200000c8 	.word	0x200000c8
 8000e44:	2000005f 	.word	0x2000005f

08000e48 <SCH_Dispatch_Tasks>:

void SCH_Dispatch_Tasks(void)
{
 8000e48:	b580      	push	{r7, lr}
 8000e4a:	b082      	sub	sp, #8
 8000e4c:	af00      	add	r7, sp, #0
	for (int i = 0; i < current_index_task; i++)
 8000e4e:	2300      	movs	r3, #0
 8000e50:	607b      	str	r3, [r7, #4]
 8000e52:	e03a      	b.n	8000eca <SCH_Dispatch_Tasks+0x82>
	{
		if (SCH_tasks_G[i].RunMe > 0)
 8000e54:	4922      	ldr	r1, [pc, #136]	; (8000ee0 <SCH_Dispatch_Tasks+0x98>)
 8000e56:	687a      	ldr	r2, [r7, #4]
 8000e58:	4613      	mov	r3, r2
 8000e5a:	009b      	lsls	r3, r3, #2
 8000e5c:	4413      	add	r3, r2
 8000e5e:	009b      	lsls	r3, r3, #2
 8000e60:	440b      	add	r3, r1
 8000e62:	330c      	adds	r3, #12
 8000e64:	781b      	ldrb	r3, [r3, #0]
 8000e66:	2b00      	cmp	r3, #0
 8000e68:	d02c      	beq.n	8000ec4 <SCH_Dispatch_Tasks+0x7c>
		{
			SCH_tasks_G[i].RunMe--;
 8000e6a:	491d      	ldr	r1, [pc, #116]	; (8000ee0 <SCH_Dispatch_Tasks+0x98>)
 8000e6c:	687a      	ldr	r2, [r7, #4]
 8000e6e:	4613      	mov	r3, r2
 8000e70:	009b      	lsls	r3, r3, #2
 8000e72:	4413      	add	r3, r2
 8000e74:	009b      	lsls	r3, r3, #2
 8000e76:	440b      	add	r3, r1
 8000e78:	330c      	adds	r3, #12
 8000e7a:	781b      	ldrb	r3, [r3, #0]
 8000e7c:	3b01      	subs	r3, #1
 8000e7e:	b2d8      	uxtb	r0, r3
 8000e80:	4917      	ldr	r1, [pc, #92]	; (8000ee0 <SCH_Dispatch_Tasks+0x98>)
 8000e82:	687a      	ldr	r2, [r7, #4]
 8000e84:	4613      	mov	r3, r2
 8000e86:	009b      	lsls	r3, r3, #2
 8000e88:	4413      	add	r3, r2
 8000e8a:	009b      	lsls	r3, r3, #2
 8000e8c:	440b      	add	r3, r1
 8000e8e:	330c      	adds	r3, #12
 8000e90:	4602      	mov	r2, r0
 8000e92:	701a      	strb	r2, [r3, #0]
			(*SCH_tasks_G[i].pTask)();
 8000e94:	4912      	ldr	r1, [pc, #72]	; (8000ee0 <SCH_Dispatch_Tasks+0x98>)
 8000e96:	687a      	ldr	r2, [r7, #4]
 8000e98:	4613      	mov	r3, r2
 8000e9a:	009b      	lsls	r3, r3, #2
 8000e9c:	4413      	add	r3, r2
 8000e9e:	009b      	lsls	r3, r3, #2
 8000ea0:	440b      	add	r3, r1
 8000ea2:	681b      	ldr	r3, [r3, #0]
 8000ea4:	4798      	blx	r3
			if(SCH_tasks_G[i].Period == 0)
 8000ea6:	490e      	ldr	r1, [pc, #56]	; (8000ee0 <SCH_Dispatch_Tasks+0x98>)
 8000ea8:	687a      	ldr	r2, [r7, #4]
 8000eaa:	4613      	mov	r3, r2
 8000eac:	009b      	lsls	r3, r3, #2
 8000eae:	4413      	add	r3, r2
 8000eb0:	009b      	lsls	r3, r3, #2
 8000eb2:	440b      	add	r3, r1
 8000eb4:	3308      	adds	r3, #8
 8000eb6:	681b      	ldr	r3, [r3, #0]
 8000eb8:	2b00      	cmp	r3, #0
 8000eba:	d103      	bne.n	8000ec4 <SCH_Dispatch_Tasks+0x7c>
			{
				SCH_Delete_Tasks(i);
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	4618      	mov	r0, r3
 8000ec0:	f000 f812 	bl	8000ee8 <SCH_Delete_Tasks>
	for (int i = 0; i < current_index_task; i++)
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	3301      	adds	r3, #1
 8000ec8:	607b      	str	r3, [r7, #4]
 8000eca:	4b06      	ldr	r3, [pc, #24]	; (8000ee4 <SCH_Dispatch_Tasks+0x9c>)
 8000ecc:	781b      	ldrb	r3, [r3, #0]
 8000ece:	461a      	mov	r2, r3
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	4293      	cmp	r3, r2
 8000ed4:	dbbe      	blt.n	8000e54 <SCH_Dispatch_Tasks+0xc>
			}
		}
	}
}
 8000ed6:	bf00      	nop
 8000ed8:	bf00      	nop
 8000eda:	3708      	adds	r7, #8
 8000edc:	46bd      	mov	sp, r7
 8000ede:	bd80      	pop	{r7, pc}
 8000ee0:	200000c8 	.word	0x200000c8
 8000ee4:	2000005f 	.word	0x2000005f

08000ee8 <SCH_Delete_Tasks>:

void SCH_Delete_Tasks(uint32_t index)
{
 8000ee8:	b480      	push	{r7}
 8000eea:	b085      	sub	sp, #20
 8000eec:	af00      	add	r7, sp, #0
 8000eee:	6078      	str	r0, [r7, #4]
	for(int i = index; i< current_index_task; i++)
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	60fb      	str	r3, [r7, #12]
 8000ef4:	e060      	b.n	8000fb8 <SCH_Delete_Tasks+0xd0>
	{
		SCH_tasks_G[i].pTask = SCH_tasks_G[i+1].pTask;
 8000ef6:	68fb      	ldr	r3, [r7, #12]
 8000ef8:	1c5a      	adds	r2, r3, #1
 8000efa:	4938      	ldr	r1, [pc, #224]	; (8000fdc <SCH_Delete_Tasks+0xf4>)
 8000efc:	4613      	mov	r3, r2
 8000efe:	009b      	lsls	r3, r3, #2
 8000f00:	4413      	add	r3, r2
 8000f02:	009b      	lsls	r3, r3, #2
 8000f04:	440b      	add	r3, r1
 8000f06:	6819      	ldr	r1, [r3, #0]
 8000f08:	4834      	ldr	r0, [pc, #208]	; (8000fdc <SCH_Delete_Tasks+0xf4>)
 8000f0a:	68fa      	ldr	r2, [r7, #12]
 8000f0c:	4613      	mov	r3, r2
 8000f0e:	009b      	lsls	r3, r3, #2
 8000f10:	4413      	add	r3, r2
 8000f12:	009b      	lsls	r3, r3, #2
 8000f14:	4403      	add	r3, r0
 8000f16:	6019      	str	r1, [r3, #0]
		SCH_tasks_G[i].Delay = SCH_tasks_G[i+1].Delay;
 8000f18:	68fb      	ldr	r3, [r7, #12]
 8000f1a:	1c5a      	adds	r2, r3, #1
 8000f1c:	492f      	ldr	r1, [pc, #188]	; (8000fdc <SCH_Delete_Tasks+0xf4>)
 8000f1e:	4613      	mov	r3, r2
 8000f20:	009b      	lsls	r3, r3, #2
 8000f22:	4413      	add	r3, r2
 8000f24:	009b      	lsls	r3, r3, #2
 8000f26:	440b      	add	r3, r1
 8000f28:	3304      	adds	r3, #4
 8000f2a:	6819      	ldr	r1, [r3, #0]
 8000f2c:	482b      	ldr	r0, [pc, #172]	; (8000fdc <SCH_Delete_Tasks+0xf4>)
 8000f2e:	68fa      	ldr	r2, [r7, #12]
 8000f30:	4613      	mov	r3, r2
 8000f32:	009b      	lsls	r3, r3, #2
 8000f34:	4413      	add	r3, r2
 8000f36:	009b      	lsls	r3, r3, #2
 8000f38:	4403      	add	r3, r0
 8000f3a:	3304      	adds	r3, #4
 8000f3c:	6019      	str	r1, [r3, #0]
		SCH_tasks_G[i].Period= SCH_tasks_G[i+1].Period;
 8000f3e:	68fb      	ldr	r3, [r7, #12]
 8000f40:	1c5a      	adds	r2, r3, #1
 8000f42:	4926      	ldr	r1, [pc, #152]	; (8000fdc <SCH_Delete_Tasks+0xf4>)
 8000f44:	4613      	mov	r3, r2
 8000f46:	009b      	lsls	r3, r3, #2
 8000f48:	4413      	add	r3, r2
 8000f4a:	009b      	lsls	r3, r3, #2
 8000f4c:	440b      	add	r3, r1
 8000f4e:	3308      	adds	r3, #8
 8000f50:	6819      	ldr	r1, [r3, #0]
 8000f52:	4822      	ldr	r0, [pc, #136]	; (8000fdc <SCH_Delete_Tasks+0xf4>)
 8000f54:	68fa      	ldr	r2, [r7, #12]
 8000f56:	4613      	mov	r3, r2
 8000f58:	009b      	lsls	r3, r3, #2
 8000f5a:	4413      	add	r3, r2
 8000f5c:	009b      	lsls	r3, r3, #2
 8000f5e:	4403      	add	r3, r0
 8000f60:	3308      	adds	r3, #8
 8000f62:	6019      	str	r1, [r3, #0]
		SCH_tasks_G[i].RunMe = SCH_tasks_G[i+1].RunMe;
 8000f64:	68fb      	ldr	r3, [r7, #12]
 8000f66:	1c5a      	adds	r2, r3, #1
 8000f68:	491c      	ldr	r1, [pc, #112]	; (8000fdc <SCH_Delete_Tasks+0xf4>)
 8000f6a:	4613      	mov	r3, r2
 8000f6c:	009b      	lsls	r3, r3, #2
 8000f6e:	4413      	add	r3, r2
 8000f70:	009b      	lsls	r3, r3, #2
 8000f72:	440b      	add	r3, r1
 8000f74:	330c      	adds	r3, #12
 8000f76:	7818      	ldrb	r0, [r3, #0]
 8000f78:	4918      	ldr	r1, [pc, #96]	; (8000fdc <SCH_Delete_Tasks+0xf4>)
 8000f7a:	68fa      	ldr	r2, [r7, #12]
 8000f7c:	4613      	mov	r3, r2
 8000f7e:	009b      	lsls	r3, r3, #2
 8000f80:	4413      	add	r3, r2
 8000f82:	009b      	lsls	r3, r3, #2
 8000f84:	440b      	add	r3, r1
 8000f86:	330c      	adds	r3, #12
 8000f88:	4602      	mov	r2, r0
 8000f8a:	701a      	strb	r2, [r3, #0]

		SCH_tasks_G[i].TaskID = SCH_tasks_G[i+1].TaskID;
 8000f8c:	68fb      	ldr	r3, [r7, #12]
 8000f8e:	1c5a      	adds	r2, r3, #1
 8000f90:	4912      	ldr	r1, [pc, #72]	; (8000fdc <SCH_Delete_Tasks+0xf4>)
 8000f92:	4613      	mov	r3, r2
 8000f94:	009b      	lsls	r3, r3, #2
 8000f96:	4413      	add	r3, r2
 8000f98:	009b      	lsls	r3, r3, #2
 8000f9a:	440b      	add	r3, r1
 8000f9c:	3310      	adds	r3, #16
 8000f9e:	6819      	ldr	r1, [r3, #0]
 8000fa0:	480e      	ldr	r0, [pc, #56]	; (8000fdc <SCH_Delete_Tasks+0xf4>)
 8000fa2:	68fa      	ldr	r2, [r7, #12]
 8000fa4:	4613      	mov	r3, r2
 8000fa6:	009b      	lsls	r3, r3, #2
 8000fa8:	4413      	add	r3, r2
 8000faa:	009b      	lsls	r3, r3, #2
 8000fac:	4403      	add	r3, r0
 8000fae:	3310      	adds	r3, #16
 8000fb0:	6019      	str	r1, [r3, #0]
	for(int i = index; i< current_index_task; i++)
 8000fb2:	68fb      	ldr	r3, [r7, #12]
 8000fb4:	3301      	adds	r3, #1
 8000fb6:	60fb      	str	r3, [r7, #12]
 8000fb8:	4b09      	ldr	r3, [pc, #36]	; (8000fe0 <SCH_Delete_Tasks+0xf8>)
 8000fba:	781b      	ldrb	r3, [r3, #0]
 8000fbc:	461a      	mov	r2, r3
 8000fbe:	68fb      	ldr	r3, [r7, #12]
 8000fc0:	4293      	cmp	r3, r2
 8000fc2:	db98      	blt.n	8000ef6 <SCH_Delete_Tasks+0xe>
	}
	current_index_task--;
 8000fc4:	4b06      	ldr	r3, [pc, #24]	; (8000fe0 <SCH_Delete_Tasks+0xf8>)
 8000fc6:	781b      	ldrb	r3, [r3, #0]
 8000fc8:	3b01      	subs	r3, #1
 8000fca:	b2da      	uxtb	r2, r3
 8000fcc:	4b04      	ldr	r3, [pc, #16]	; (8000fe0 <SCH_Delete_Tasks+0xf8>)
 8000fce:	701a      	strb	r2, [r3, #0]
}
 8000fd0:	bf00      	nop
 8000fd2:	3714      	adds	r7, #20
 8000fd4:	46bd      	mov	sp, r7
 8000fd6:	bc80      	pop	{r7}
 8000fd8:	4770      	bx	lr
 8000fda:	bf00      	nop
 8000fdc:	200000c8 	.word	0x200000c8
 8000fe0:	2000005f 	.word	0x2000005f

08000fe4 <setTimer1>:
int timer4_flag = 0;

int TIMER_CYCLE = 10;

void setTimer1(int duration)
{
 8000fe4:	b480      	push	{r7}
 8000fe6:	b083      	sub	sp, #12
 8000fe8:	af00      	add	r7, sp, #0
 8000fea:	6078      	str	r0, [r7, #4]
	timer1_counter = duration / TIMER_CYCLE;
 8000fec:	4b07      	ldr	r3, [pc, #28]	; (800100c <setTimer1+0x28>)
 8000fee:	681b      	ldr	r3, [r3, #0]
 8000ff0:	687a      	ldr	r2, [r7, #4]
 8000ff2:	fb92 f3f3 	sdiv	r3, r2, r3
 8000ff6:	4a06      	ldr	r2, [pc, #24]	; (8001010 <setTimer1+0x2c>)
 8000ff8:	6013      	str	r3, [r2, #0]
	timer1_flag = 0;
 8000ffa:	4b06      	ldr	r3, [pc, #24]	; (8001014 <setTimer1+0x30>)
 8000ffc:	2200      	movs	r2, #0
 8000ffe:	601a      	str	r2, [r3, #0]
}
 8001000:	bf00      	nop
 8001002:	370c      	adds	r7, #12
 8001004:	46bd      	mov	sp, r7
 8001006:	bc80      	pop	{r7}
 8001008:	4770      	bx	lr
 800100a:	bf00      	nop
 800100c:	20000024 	.word	0x20000024
 8001010:	20000060 	.word	0x20000060
 8001014:	20000064 	.word	0x20000064

08001018 <setTimer2>:

void setTimer2(int duration)
{
 8001018:	b480      	push	{r7}
 800101a:	b083      	sub	sp, #12
 800101c:	af00      	add	r7, sp, #0
 800101e:	6078      	str	r0, [r7, #4]
	timer2_counter = duration / TIMER_CYCLE;
 8001020:	4b07      	ldr	r3, [pc, #28]	; (8001040 <setTimer2+0x28>)
 8001022:	681b      	ldr	r3, [r3, #0]
 8001024:	687a      	ldr	r2, [r7, #4]
 8001026:	fb92 f3f3 	sdiv	r3, r2, r3
 800102a:	4a06      	ldr	r2, [pc, #24]	; (8001044 <setTimer2+0x2c>)
 800102c:	6013      	str	r3, [r2, #0]
	timer2_flag = 0;
 800102e:	4b06      	ldr	r3, [pc, #24]	; (8001048 <setTimer2+0x30>)
 8001030:	2200      	movs	r2, #0
 8001032:	601a      	str	r2, [r3, #0]
}
 8001034:	bf00      	nop
 8001036:	370c      	adds	r7, #12
 8001038:	46bd      	mov	sp, r7
 800103a:	bc80      	pop	{r7}
 800103c:	4770      	bx	lr
 800103e:	bf00      	nop
 8001040:	20000024 	.word	0x20000024
 8001044:	20000068 	.word	0x20000068
 8001048:	2000006c 	.word	0x2000006c

0800104c <setTimer3>:

void setTimer3(int duration)
{
 800104c:	b480      	push	{r7}
 800104e:	b083      	sub	sp, #12
 8001050:	af00      	add	r7, sp, #0
 8001052:	6078      	str	r0, [r7, #4]
	timer3_counter = duration / TIMER_CYCLE;
 8001054:	4b07      	ldr	r3, [pc, #28]	; (8001074 <setTimer3+0x28>)
 8001056:	681b      	ldr	r3, [r3, #0]
 8001058:	687a      	ldr	r2, [r7, #4]
 800105a:	fb92 f3f3 	sdiv	r3, r2, r3
 800105e:	4a06      	ldr	r2, [pc, #24]	; (8001078 <setTimer3+0x2c>)
 8001060:	6013      	str	r3, [r2, #0]
	timer3_flag = 0;
 8001062:	4b06      	ldr	r3, [pc, #24]	; (800107c <setTimer3+0x30>)
 8001064:	2200      	movs	r2, #0
 8001066:	601a      	str	r2, [r3, #0]
}
 8001068:	bf00      	nop
 800106a:	370c      	adds	r7, #12
 800106c:	46bd      	mov	sp, r7
 800106e:	bc80      	pop	{r7}
 8001070:	4770      	bx	lr
 8001072:	bf00      	nop
 8001074:	20000024 	.word	0x20000024
 8001078:	20000070 	.word	0x20000070
 800107c:	20000074 	.word	0x20000074

08001080 <timerRun>:
	timer4_counter = duration / TIMER_CYCLE;
	timer4_flag = 0;
}

void timerRun()
{
 8001080:	b480      	push	{r7}
 8001082:	af00      	add	r7, sp, #0
	if(timer1_counter > 0)
 8001084:	4b21      	ldr	r3, [pc, #132]	; (800110c <timerRun+0x8c>)
 8001086:	681b      	ldr	r3, [r3, #0]
 8001088:	2b00      	cmp	r3, #0
 800108a:	dd0b      	ble.n	80010a4 <timerRun+0x24>
	{
		timer1_counter--;
 800108c:	4b1f      	ldr	r3, [pc, #124]	; (800110c <timerRun+0x8c>)
 800108e:	681b      	ldr	r3, [r3, #0]
 8001090:	3b01      	subs	r3, #1
 8001092:	4a1e      	ldr	r2, [pc, #120]	; (800110c <timerRun+0x8c>)
 8001094:	6013      	str	r3, [r2, #0]
		if(timer1_counter == 0)
 8001096:	4b1d      	ldr	r3, [pc, #116]	; (800110c <timerRun+0x8c>)
 8001098:	681b      	ldr	r3, [r3, #0]
 800109a:	2b00      	cmp	r3, #0
 800109c:	d102      	bne.n	80010a4 <timerRun+0x24>
		{
			timer1_flag = 1;
 800109e:	4b1c      	ldr	r3, [pc, #112]	; (8001110 <timerRun+0x90>)
 80010a0:	2201      	movs	r2, #1
 80010a2:	601a      	str	r2, [r3, #0]
		}
	}

	if(timer2_counter > 0)
 80010a4:	4b1b      	ldr	r3, [pc, #108]	; (8001114 <timerRun+0x94>)
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	2b00      	cmp	r3, #0
 80010aa:	dd0b      	ble.n	80010c4 <timerRun+0x44>
	{
		timer2_counter--;
 80010ac:	4b19      	ldr	r3, [pc, #100]	; (8001114 <timerRun+0x94>)
 80010ae:	681b      	ldr	r3, [r3, #0]
 80010b0:	3b01      	subs	r3, #1
 80010b2:	4a18      	ldr	r2, [pc, #96]	; (8001114 <timerRun+0x94>)
 80010b4:	6013      	str	r3, [r2, #0]
		if(timer2_counter == 0)
 80010b6:	4b17      	ldr	r3, [pc, #92]	; (8001114 <timerRun+0x94>)
 80010b8:	681b      	ldr	r3, [r3, #0]
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d102      	bne.n	80010c4 <timerRun+0x44>
		{
			timer2_flag = 1;
 80010be:	4b16      	ldr	r3, [pc, #88]	; (8001118 <timerRun+0x98>)
 80010c0:	2201      	movs	r2, #1
 80010c2:	601a      	str	r2, [r3, #0]
		}
	}

	if(timer3_counter > 0)
 80010c4:	4b15      	ldr	r3, [pc, #84]	; (800111c <timerRun+0x9c>)
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	dd0b      	ble.n	80010e4 <timerRun+0x64>
	{
		timer3_counter--;
 80010cc:	4b13      	ldr	r3, [pc, #76]	; (800111c <timerRun+0x9c>)
 80010ce:	681b      	ldr	r3, [r3, #0]
 80010d0:	3b01      	subs	r3, #1
 80010d2:	4a12      	ldr	r2, [pc, #72]	; (800111c <timerRun+0x9c>)
 80010d4:	6013      	str	r3, [r2, #0]
		if(timer3_counter == 0)
 80010d6:	4b11      	ldr	r3, [pc, #68]	; (800111c <timerRun+0x9c>)
 80010d8:	681b      	ldr	r3, [r3, #0]
 80010da:	2b00      	cmp	r3, #0
 80010dc:	d102      	bne.n	80010e4 <timerRun+0x64>
		{
			timer3_flag = 1;
 80010de:	4b10      	ldr	r3, [pc, #64]	; (8001120 <timerRun+0xa0>)
 80010e0:	2201      	movs	r2, #1
 80010e2:	601a      	str	r2, [r3, #0]
		}
	}

	if(timer4_counter > 0)
 80010e4:	4b0f      	ldr	r3, [pc, #60]	; (8001124 <timerRun+0xa4>)
 80010e6:	681b      	ldr	r3, [r3, #0]
 80010e8:	2b00      	cmp	r3, #0
 80010ea:	dd0b      	ble.n	8001104 <timerRun+0x84>
	{
		timer4_counter--;
 80010ec:	4b0d      	ldr	r3, [pc, #52]	; (8001124 <timerRun+0xa4>)
 80010ee:	681b      	ldr	r3, [r3, #0]
 80010f0:	3b01      	subs	r3, #1
 80010f2:	4a0c      	ldr	r2, [pc, #48]	; (8001124 <timerRun+0xa4>)
 80010f4:	6013      	str	r3, [r2, #0]
		if(timer4_counter == 0)
 80010f6:	4b0b      	ldr	r3, [pc, #44]	; (8001124 <timerRun+0xa4>)
 80010f8:	681b      	ldr	r3, [r3, #0]
 80010fa:	2b00      	cmp	r3, #0
 80010fc:	d102      	bne.n	8001104 <timerRun+0x84>
		{
			timer4_flag = 1;
 80010fe:	4b0a      	ldr	r3, [pc, #40]	; (8001128 <timerRun+0xa8>)
 8001100:	2201      	movs	r2, #1
 8001102:	601a      	str	r2, [r3, #0]
		}
	}
}
 8001104:	bf00      	nop
 8001106:	46bd      	mov	sp, r7
 8001108:	bc80      	pop	{r7}
 800110a:	4770      	bx	lr
 800110c:	20000060 	.word	0x20000060
 8001110:	20000064 	.word	0x20000064
 8001114:	20000068 	.word	0x20000068
 8001118:	2000006c 	.word	0x2000006c
 800111c:	20000070 	.word	0x20000070
 8001120:	20000074 	.word	0x20000074
 8001124:	20000078 	.word	0x20000078
 8001128:	2000007c 	.word	0x2000007c

0800112c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800112c:	b480      	push	{r7}
 800112e:	b085      	sub	sp, #20
 8001130:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001132:	4b15      	ldr	r3, [pc, #84]	; (8001188 <HAL_MspInit+0x5c>)
 8001134:	699b      	ldr	r3, [r3, #24]
 8001136:	4a14      	ldr	r2, [pc, #80]	; (8001188 <HAL_MspInit+0x5c>)
 8001138:	f043 0301 	orr.w	r3, r3, #1
 800113c:	6193      	str	r3, [r2, #24]
 800113e:	4b12      	ldr	r3, [pc, #72]	; (8001188 <HAL_MspInit+0x5c>)
 8001140:	699b      	ldr	r3, [r3, #24]
 8001142:	f003 0301 	and.w	r3, r3, #1
 8001146:	60bb      	str	r3, [r7, #8]
 8001148:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800114a:	4b0f      	ldr	r3, [pc, #60]	; (8001188 <HAL_MspInit+0x5c>)
 800114c:	69db      	ldr	r3, [r3, #28]
 800114e:	4a0e      	ldr	r2, [pc, #56]	; (8001188 <HAL_MspInit+0x5c>)
 8001150:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001154:	61d3      	str	r3, [r2, #28]
 8001156:	4b0c      	ldr	r3, [pc, #48]	; (8001188 <HAL_MspInit+0x5c>)
 8001158:	69db      	ldr	r3, [r3, #28]
 800115a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800115e:	607b      	str	r3, [r7, #4]
 8001160:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 8001162:	4b0a      	ldr	r3, [pc, #40]	; (800118c <HAL_MspInit+0x60>)
 8001164:	685b      	ldr	r3, [r3, #4]
 8001166:	60fb      	str	r3, [r7, #12]
 8001168:	68fb      	ldr	r3, [r7, #12]
 800116a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800116e:	60fb      	str	r3, [r7, #12]
 8001170:	68fb      	ldr	r3, [r7, #12]
 8001172:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8001176:	60fb      	str	r3, [r7, #12]
 8001178:	4a04      	ldr	r2, [pc, #16]	; (800118c <HAL_MspInit+0x60>)
 800117a:	68fb      	ldr	r3, [r7, #12]
 800117c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800117e:	bf00      	nop
 8001180:	3714      	adds	r7, #20
 8001182:	46bd      	mov	sp, r7
 8001184:	bc80      	pop	{r7}
 8001186:	4770      	bx	lr
 8001188:	40021000 	.word	0x40021000
 800118c:	40010000 	.word	0x40010000

08001190 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001190:	b580      	push	{r7, lr}
 8001192:	b084      	sub	sp, #16
 8001194:	af00      	add	r7, sp, #0
 8001196:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	681b      	ldr	r3, [r3, #0]
 800119c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80011a0:	d113      	bne.n	80011ca <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80011a2:	4b0c      	ldr	r3, [pc, #48]	; (80011d4 <HAL_TIM_Base_MspInit+0x44>)
 80011a4:	69db      	ldr	r3, [r3, #28]
 80011a6:	4a0b      	ldr	r2, [pc, #44]	; (80011d4 <HAL_TIM_Base_MspInit+0x44>)
 80011a8:	f043 0301 	orr.w	r3, r3, #1
 80011ac:	61d3      	str	r3, [r2, #28]
 80011ae:	4b09      	ldr	r3, [pc, #36]	; (80011d4 <HAL_TIM_Base_MspInit+0x44>)
 80011b0:	69db      	ldr	r3, [r3, #28]
 80011b2:	f003 0301 	and.w	r3, r3, #1
 80011b6:	60fb      	str	r3, [r7, #12]
 80011b8:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80011ba:	2200      	movs	r2, #0
 80011bc:	2100      	movs	r1, #0
 80011be:	201c      	movs	r0, #28
 80011c0:	f000 f9a1 	bl	8001506 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80011c4:	201c      	movs	r0, #28
 80011c6:	f000 f9ba 	bl	800153e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80011ca:	bf00      	nop
 80011cc:	3710      	adds	r7, #16
 80011ce:	46bd      	mov	sp, r7
 80011d0:	bd80      	pop	{r7, pc}
 80011d2:	bf00      	nop
 80011d4:	40021000 	.word	0x40021000

080011d8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80011d8:	b480      	push	{r7}
 80011da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80011dc:	e7fe      	b.n	80011dc <NMI_Handler+0x4>

080011de <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80011de:	b480      	push	{r7}
 80011e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80011e2:	e7fe      	b.n	80011e2 <HardFault_Handler+0x4>

080011e4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80011e4:	b480      	push	{r7}
 80011e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80011e8:	e7fe      	b.n	80011e8 <MemManage_Handler+0x4>

080011ea <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80011ea:	b480      	push	{r7}
 80011ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80011ee:	e7fe      	b.n	80011ee <BusFault_Handler+0x4>

080011f0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80011f0:	b480      	push	{r7}
 80011f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80011f4:	e7fe      	b.n	80011f4 <UsageFault_Handler+0x4>

080011f6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80011f6:	b480      	push	{r7}
 80011f8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80011fa:	bf00      	nop
 80011fc:	46bd      	mov	sp, r7
 80011fe:	bc80      	pop	{r7}
 8001200:	4770      	bx	lr

08001202 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001202:	b480      	push	{r7}
 8001204:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001206:	bf00      	nop
 8001208:	46bd      	mov	sp, r7
 800120a:	bc80      	pop	{r7}
 800120c:	4770      	bx	lr

0800120e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800120e:	b480      	push	{r7}
 8001210:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001212:	bf00      	nop
 8001214:	46bd      	mov	sp, r7
 8001216:	bc80      	pop	{r7}
 8001218:	4770      	bx	lr

0800121a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800121a:	b580      	push	{r7, lr}
 800121c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800121e:	f000 f87f 	bl	8001320 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001222:	bf00      	nop
 8001224:	bd80      	pop	{r7, pc}
	...

08001228 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001228:	b580      	push	{r7, lr}
 800122a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800122c:	4802      	ldr	r0, [pc, #8]	; (8001238 <TIM2_IRQHandler+0x10>)
 800122e:	f000 ffdb 	bl	80021e8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001232:	bf00      	nop
 8001234:	bd80      	pop	{r7, pc}
 8001236:	bf00      	nop
 8001238:	20000080 	.word	0x20000080

0800123c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800123c:	b480      	push	{r7}
 800123e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001240:	bf00      	nop
 8001242:	46bd      	mov	sp, r7
 8001244:	bc80      	pop	{r7}
 8001246:	4770      	bx	lr

08001248 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001248:	f7ff fff8 	bl	800123c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800124c:	480b      	ldr	r0, [pc, #44]	; (800127c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800124e:	490c      	ldr	r1, [pc, #48]	; (8001280 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001250:	4a0c      	ldr	r2, [pc, #48]	; (8001284 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001252:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001254:	e002      	b.n	800125c <LoopCopyDataInit>

08001256 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001256:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001258:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800125a:	3304      	adds	r3, #4

0800125c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800125c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800125e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001260:	d3f9      	bcc.n	8001256 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001262:	4a09      	ldr	r2, [pc, #36]	; (8001288 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001264:	4c09      	ldr	r4, [pc, #36]	; (800128c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001266:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001268:	e001      	b.n	800126e <LoopFillZerobss>

0800126a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800126a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800126c:	3204      	adds	r2, #4

0800126e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800126e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001270:	d3fb      	bcc.n	800126a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001272:	f001 fb05 	bl	8002880 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001276:	f7ff f977 	bl	8000568 <main>
  bx lr
 800127a:	4770      	bx	lr
  ldr r0, =_sdata
 800127c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001280:	20000034 	.word	0x20000034
  ldr r2, =_sidata
 8001284:	0800291c 	.word	0x0800291c
  ldr r2, =_sbss
 8001288:	20000034 	.word	0x20000034
  ldr r4, =_ebss
 800128c:	200003ec 	.word	0x200003ec

08001290 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001290:	e7fe      	b.n	8001290 <ADC1_2_IRQHandler>
	...

08001294 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001294:	b580      	push	{r7, lr}
 8001296:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001298:	4b08      	ldr	r3, [pc, #32]	; (80012bc <HAL_Init+0x28>)
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	4a07      	ldr	r2, [pc, #28]	; (80012bc <HAL_Init+0x28>)
 800129e:	f043 0310 	orr.w	r3, r3, #16
 80012a2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80012a4:	2003      	movs	r0, #3
 80012a6:	f000 f923 	bl	80014f0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80012aa:	200f      	movs	r0, #15
 80012ac:	f000 f808 	bl	80012c0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80012b0:	f7ff ff3c 	bl	800112c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80012b4:	2300      	movs	r3, #0
}
 80012b6:	4618      	mov	r0, r3
 80012b8:	bd80      	pop	{r7, pc}
 80012ba:	bf00      	nop
 80012bc:	40022000 	.word	0x40022000

080012c0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80012c0:	b580      	push	{r7, lr}
 80012c2:	b082      	sub	sp, #8
 80012c4:	af00      	add	r7, sp, #0
 80012c6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80012c8:	4b12      	ldr	r3, [pc, #72]	; (8001314 <HAL_InitTick+0x54>)
 80012ca:	681a      	ldr	r2, [r3, #0]
 80012cc:	4b12      	ldr	r3, [pc, #72]	; (8001318 <HAL_InitTick+0x58>)
 80012ce:	781b      	ldrb	r3, [r3, #0]
 80012d0:	4619      	mov	r1, r3
 80012d2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80012d6:	fbb3 f3f1 	udiv	r3, r3, r1
 80012da:	fbb2 f3f3 	udiv	r3, r2, r3
 80012de:	4618      	mov	r0, r3
 80012e0:	f000 f93b 	bl	800155a <HAL_SYSTICK_Config>
 80012e4:	4603      	mov	r3, r0
 80012e6:	2b00      	cmp	r3, #0
 80012e8:	d001      	beq.n	80012ee <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80012ea:	2301      	movs	r3, #1
 80012ec:	e00e      	b.n	800130c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	2b0f      	cmp	r3, #15
 80012f2:	d80a      	bhi.n	800130a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80012f4:	2200      	movs	r2, #0
 80012f6:	6879      	ldr	r1, [r7, #4]
 80012f8:	f04f 30ff 	mov.w	r0, #4294967295
 80012fc:	f000 f903 	bl	8001506 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001300:	4a06      	ldr	r2, [pc, #24]	; (800131c <HAL_InitTick+0x5c>)
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001306:	2300      	movs	r3, #0
 8001308:	e000      	b.n	800130c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800130a:	2301      	movs	r3, #1
}
 800130c:	4618      	mov	r0, r3
 800130e:	3708      	adds	r7, #8
 8001310:	46bd      	mov	sp, r7
 8001312:	bd80      	pop	{r7, pc}
 8001314:	20000028 	.word	0x20000028
 8001318:	20000030 	.word	0x20000030
 800131c:	2000002c 	.word	0x2000002c

08001320 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001320:	b480      	push	{r7}
 8001322:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001324:	4b05      	ldr	r3, [pc, #20]	; (800133c <HAL_IncTick+0x1c>)
 8001326:	781b      	ldrb	r3, [r3, #0]
 8001328:	461a      	mov	r2, r3
 800132a:	4b05      	ldr	r3, [pc, #20]	; (8001340 <HAL_IncTick+0x20>)
 800132c:	681b      	ldr	r3, [r3, #0]
 800132e:	4413      	add	r3, r2
 8001330:	4a03      	ldr	r2, [pc, #12]	; (8001340 <HAL_IncTick+0x20>)
 8001332:	6013      	str	r3, [r2, #0]
}
 8001334:	bf00      	nop
 8001336:	46bd      	mov	sp, r7
 8001338:	bc80      	pop	{r7}
 800133a:	4770      	bx	lr
 800133c:	20000030 	.word	0x20000030
 8001340:	200003e8 	.word	0x200003e8

08001344 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001344:	b480      	push	{r7}
 8001346:	af00      	add	r7, sp, #0
  return uwTick;
 8001348:	4b02      	ldr	r3, [pc, #8]	; (8001354 <HAL_GetTick+0x10>)
 800134a:	681b      	ldr	r3, [r3, #0]
}
 800134c:	4618      	mov	r0, r3
 800134e:	46bd      	mov	sp, r7
 8001350:	bc80      	pop	{r7}
 8001352:	4770      	bx	lr
 8001354:	200003e8 	.word	0x200003e8

08001358 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001358:	b480      	push	{r7}
 800135a:	b085      	sub	sp, #20
 800135c:	af00      	add	r7, sp, #0
 800135e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	f003 0307 	and.w	r3, r3, #7
 8001366:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001368:	4b0c      	ldr	r3, [pc, #48]	; (800139c <__NVIC_SetPriorityGrouping+0x44>)
 800136a:	68db      	ldr	r3, [r3, #12]
 800136c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800136e:	68ba      	ldr	r2, [r7, #8]
 8001370:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001374:	4013      	ands	r3, r2
 8001376:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001378:	68fb      	ldr	r3, [r7, #12]
 800137a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800137c:	68bb      	ldr	r3, [r7, #8]
 800137e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001380:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001384:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001388:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800138a:	4a04      	ldr	r2, [pc, #16]	; (800139c <__NVIC_SetPriorityGrouping+0x44>)
 800138c:	68bb      	ldr	r3, [r7, #8]
 800138e:	60d3      	str	r3, [r2, #12]
}
 8001390:	bf00      	nop
 8001392:	3714      	adds	r7, #20
 8001394:	46bd      	mov	sp, r7
 8001396:	bc80      	pop	{r7}
 8001398:	4770      	bx	lr
 800139a:	bf00      	nop
 800139c:	e000ed00 	.word	0xe000ed00

080013a0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80013a0:	b480      	push	{r7}
 80013a2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80013a4:	4b04      	ldr	r3, [pc, #16]	; (80013b8 <__NVIC_GetPriorityGrouping+0x18>)
 80013a6:	68db      	ldr	r3, [r3, #12]
 80013a8:	0a1b      	lsrs	r3, r3, #8
 80013aa:	f003 0307 	and.w	r3, r3, #7
}
 80013ae:	4618      	mov	r0, r3
 80013b0:	46bd      	mov	sp, r7
 80013b2:	bc80      	pop	{r7}
 80013b4:	4770      	bx	lr
 80013b6:	bf00      	nop
 80013b8:	e000ed00 	.word	0xe000ed00

080013bc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80013bc:	b480      	push	{r7}
 80013be:	b083      	sub	sp, #12
 80013c0:	af00      	add	r7, sp, #0
 80013c2:	4603      	mov	r3, r0
 80013c4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80013c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	db0b      	blt.n	80013e6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80013ce:	79fb      	ldrb	r3, [r7, #7]
 80013d0:	f003 021f 	and.w	r2, r3, #31
 80013d4:	4906      	ldr	r1, [pc, #24]	; (80013f0 <__NVIC_EnableIRQ+0x34>)
 80013d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013da:	095b      	lsrs	r3, r3, #5
 80013dc:	2001      	movs	r0, #1
 80013de:	fa00 f202 	lsl.w	r2, r0, r2
 80013e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80013e6:	bf00      	nop
 80013e8:	370c      	adds	r7, #12
 80013ea:	46bd      	mov	sp, r7
 80013ec:	bc80      	pop	{r7}
 80013ee:	4770      	bx	lr
 80013f0:	e000e100 	.word	0xe000e100

080013f4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80013f4:	b480      	push	{r7}
 80013f6:	b083      	sub	sp, #12
 80013f8:	af00      	add	r7, sp, #0
 80013fa:	4603      	mov	r3, r0
 80013fc:	6039      	str	r1, [r7, #0]
 80013fe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001400:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001404:	2b00      	cmp	r3, #0
 8001406:	db0a      	blt.n	800141e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001408:	683b      	ldr	r3, [r7, #0]
 800140a:	b2da      	uxtb	r2, r3
 800140c:	490c      	ldr	r1, [pc, #48]	; (8001440 <__NVIC_SetPriority+0x4c>)
 800140e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001412:	0112      	lsls	r2, r2, #4
 8001414:	b2d2      	uxtb	r2, r2
 8001416:	440b      	add	r3, r1
 8001418:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800141c:	e00a      	b.n	8001434 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800141e:	683b      	ldr	r3, [r7, #0]
 8001420:	b2da      	uxtb	r2, r3
 8001422:	4908      	ldr	r1, [pc, #32]	; (8001444 <__NVIC_SetPriority+0x50>)
 8001424:	79fb      	ldrb	r3, [r7, #7]
 8001426:	f003 030f 	and.w	r3, r3, #15
 800142a:	3b04      	subs	r3, #4
 800142c:	0112      	lsls	r2, r2, #4
 800142e:	b2d2      	uxtb	r2, r2
 8001430:	440b      	add	r3, r1
 8001432:	761a      	strb	r2, [r3, #24]
}
 8001434:	bf00      	nop
 8001436:	370c      	adds	r7, #12
 8001438:	46bd      	mov	sp, r7
 800143a:	bc80      	pop	{r7}
 800143c:	4770      	bx	lr
 800143e:	bf00      	nop
 8001440:	e000e100 	.word	0xe000e100
 8001444:	e000ed00 	.word	0xe000ed00

08001448 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001448:	b480      	push	{r7}
 800144a:	b089      	sub	sp, #36	; 0x24
 800144c:	af00      	add	r7, sp, #0
 800144e:	60f8      	str	r0, [r7, #12]
 8001450:	60b9      	str	r1, [r7, #8]
 8001452:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001454:	68fb      	ldr	r3, [r7, #12]
 8001456:	f003 0307 	and.w	r3, r3, #7
 800145a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800145c:	69fb      	ldr	r3, [r7, #28]
 800145e:	f1c3 0307 	rsb	r3, r3, #7
 8001462:	2b04      	cmp	r3, #4
 8001464:	bf28      	it	cs
 8001466:	2304      	movcs	r3, #4
 8001468:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800146a:	69fb      	ldr	r3, [r7, #28]
 800146c:	3304      	adds	r3, #4
 800146e:	2b06      	cmp	r3, #6
 8001470:	d902      	bls.n	8001478 <NVIC_EncodePriority+0x30>
 8001472:	69fb      	ldr	r3, [r7, #28]
 8001474:	3b03      	subs	r3, #3
 8001476:	e000      	b.n	800147a <NVIC_EncodePriority+0x32>
 8001478:	2300      	movs	r3, #0
 800147a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800147c:	f04f 32ff 	mov.w	r2, #4294967295
 8001480:	69bb      	ldr	r3, [r7, #24]
 8001482:	fa02 f303 	lsl.w	r3, r2, r3
 8001486:	43da      	mvns	r2, r3
 8001488:	68bb      	ldr	r3, [r7, #8]
 800148a:	401a      	ands	r2, r3
 800148c:	697b      	ldr	r3, [r7, #20]
 800148e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001490:	f04f 31ff 	mov.w	r1, #4294967295
 8001494:	697b      	ldr	r3, [r7, #20]
 8001496:	fa01 f303 	lsl.w	r3, r1, r3
 800149a:	43d9      	mvns	r1, r3
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80014a0:	4313      	orrs	r3, r2
         );
}
 80014a2:	4618      	mov	r0, r3
 80014a4:	3724      	adds	r7, #36	; 0x24
 80014a6:	46bd      	mov	sp, r7
 80014a8:	bc80      	pop	{r7}
 80014aa:	4770      	bx	lr

080014ac <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80014ac:	b580      	push	{r7, lr}
 80014ae:	b082      	sub	sp, #8
 80014b0:	af00      	add	r7, sp, #0
 80014b2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	3b01      	subs	r3, #1
 80014b8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80014bc:	d301      	bcc.n	80014c2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80014be:	2301      	movs	r3, #1
 80014c0:	e00f      	b.n	80014e2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80014c2:	4a0a      	ldr	r2, [pc, #40]	; (80014ec <SysTick_Config+0x40>)
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	3b01      	subs	r3, #1
 80014c8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80014ca:	210f      	movs	r1, #15
 80014cc:	f04f 30ff 	mov.w	r0, #4294967295
 80014d0:	f7ff ff90 	bl	80013f4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80014d4:	4b05      	ldr	r3, [pc, #20]	; (80014ec <SysTick_Config+0x40>)
 80014d6:	2200      	movs	r2, #0
 80014d8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80014da:	4b04      	ldr	r3, [pc, #16]	; (80014ec <SysTick_Config+0x40>)
 80014dc:	2207      	movs	r2, #7
 80014de:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80014e0:	2300      	movs	r3, #0
}
 80014e2:	4618      	mov	r0, r3
 80014e4:	3708      	adds	r7, #8
 80014e6:	46bd      	mov	sp, r7
 80014e8:	bd80      	pop	{r7, pc}
 80014ea:	bf00      	nop
 80014ec:	e000e010 	.word	0xe000e010

080014f0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80014f0:	b580      	push	{r7, lr}
 80014f2:	b082      	sub	sp, #8
 80014f4:	af00      	add	r7, sp, #0
 80014f6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80014f8:	6878      	ldr	r0, [r7, #4]
 80014fa:	f7ff ff2d 	bl	8001358 <__NVIC_SetPriorityGrouping>
}
 80014fe:	bf00      	nop
 8001500:	3708      	adds	r7, #8
 8001502:	46bd      	mov	sp, r7
 8001504:	bd80      	pop	{r7, pc}

08001506 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001506:	b580      	push	{r7, lr}
 8001508:	b086      	sub	sp, #24
 800150a:	af00      	add	r7, sp, #0
 800150c:	4603      	mov	r3, r0
 800150e:	60b9      	str	r1, [r7, #8]
 8001510:	607a      	str	r2, [r7, #4]
 8001512:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001514:	2300      	movs	r3, #0
 8001516:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001518:	f7ff ff42 	bl	80013a0 <__NVIC_GetPriorityGrouping>
 800151c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800151e:	687a      	ldr	r2, [r7, #4]
 8001520:	68b9      	ldr	r1, [r7, #8]
 8001522:	6978      	ldr	r0, [r7, #20]
 8001524:	f7ff ff90 	bl	8001448 <NVIC_EncodePriority>
 8001528:	4602      	mov	r2, r0
 800152a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800152e:	4611      	mov	r1, r2
 8001530:	4618      	mov	r0, r3
 8001532:	f7ff ff5f 	bl	80013f4 <__NVIC_SetPriority>
}
 8001536:	bf00      	nop
 8001538:	3718      	adds	r7, #24
 800153a:	46bd      	mov	sp, r7
 800153c:	bd80      	pop	{r7, pc}

0800153e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800153e:	b580      	push	{r7, lr}
 8001540:	b082      	sub	sp, #8
 8001542:	af00      	add	r7, sp, #0
 8001544:	4603      	mov	r3, r0
 8001546:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001548:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800154c:	4618      	mov	r0, r3
 800154e:	f7ff ff35 	bl	80013bc <__NVIC_EnableIRQ>
}
 8001552:	bf00      	nop
 8001554:	3708      	adds	r7, #8
 8001556:	46bd      	mov	sp, r7
 8001558:	bd80      	pop	{r7, pc}

0800155a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800155a:	b580      	push	{r7, lr}
 800155c:	b082      	sub	sp, #8
 800155e:	af00      	add	r7, sp, #0
 8001560:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001562:	6878      	ldr	r0, [r7, #4]
 8001564:	f7ff ffa2 	bl	80014ac <SysTick_Config>
 8001568:	4603      	mov	r3, r0
}
 800156a:	4618      	mov	r0, r3
 800156c:	3708      	adds	r7, #8
 800156e:	46bd      	mov	sp, r7
 8001570:	bd80      	pop	{r7, pc}
	...

08001574 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001574:	b480      	push	{r7}
 8001576:	b08b      	sub	sp, #44	; 0x2c
 8001578:	af00      	add	r7, sp, #0
 800157a:	6078      	str	r0, [r7, #4]
 800157c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800157e:	2300      	movs	r3, #0
 8001580:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001582:	2300      	movs	r3, #0
 8001584:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001586:	e148      	b.n	800181a <HAL_GPIO_Init+0x2a6>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001588:	2201      	movs	r2, #1
 800158a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800158c:	fa02 f303 	lsl.w	r3, r2, r3
 8001590:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001592:	683b      	ldr	r3, [r7, #0]
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	69fa      	ldr	r2, [r7, #28]
 8001598:	4013      	ands	r3, r2
 800159a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800159c:	69ba      	ldr	r2, [r7, #24]
 800159e:	69fb      	ldr	r3, [r7, #28]
 80015a0:	429a      	cmp	r2, r3
 80015a2:	f040 8137 	bne.w	8001814 <HAL_GPIO_Init+0x2a0>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80015a6:	683b      	ldr	r3, [r7, #0]
 80015a8:	685b      	ldr	r3, [r3, #4]
 80015aa:	4aa3      	ldr	r2, [pc, #652]	; (8001838 <HAL_GPIO_Init+0x2c4>)
 80015ac:	4293      	cmp	r3, r2
 80015ae:	d05e      	beq.n	800166e <HAL_GPIO_Init+0xfa>
 80015b0:	4aa1      	ldr	r2, [pc, #644]	; (8001838 <HAL_GPIO_Init+0x2c4>)
 80015b2:	4293      	cmp	r3, r2
 80015b4:	d875      	bhi.n	80016a2 <HAL_GPIO_Init+0x12e>
 80015b6:	4aa1      	ldr	r2, [pc, #644]	; (800183c <HAL_GPIO_Init+0x2c8>)
 80015b8:	4293      	cmp	r3, r2
 80015ba:	d058      	beq.n	800166e <HAL_GPIO_Init+0xfa>
 80015bc:	4a9f      	ldr	r2, [pc, #636]	; (800183c <HAL_GPIO_Init+0x2c8>)
 80015be:	4293      	cmp	r3, r2
 80015c0:	d86f      	bhi.n	80016a2 <HAL_GPIO_Init+0x12e>
 80015c2:	4a9f      	ldr	r2, [pc, #636]	; (8001840 <HAL_GPIO_Init+0x2cc>)
 80015c4:	4293      	cmp	r3, r2
 80015c6:	d052      	beq.n	800166e <HAL_GPIO_Init+0xfa>
 80015c8:	4a9d      	ldr	r2, [pc, #628]	; (8001840 <HAL_GPIO_Init+0x2cc>)
 80015ca:	4293      	cmp	r3, r2
 80015cc:	d869      	bhi.n	80016a2 <HAL_GPIO_Init+0x12e>
 80015ce:	4a9d      	ldr	r2, [pc, #628]	; (8001844 <HAL_GPIO_Init+0x2d0>)
 80015d0:	4293      	cmp	r3, r2
 80015d2:	d04c      	beq.n	800166e <HAL_GPIO_Init+0xfa>
 80015d4:	4a9b      	ldr	r2, [pc, #620]	; (8001844 <HAL_GPIO_Init+0x2d0>)
 80015d6:	4293      	cmp	r3, r2
 80015d8:	d863      	bhi.n	80016a2 <HAL_GPIO_Init+0x12e>
 80015da:	4a9b      	ldr	r2, [pc, #620]	; (8001848 <HAL_GPIO_Init+0x2d4>)
 80015dc:	4293      	cmp	r3, r2
 80015de:	d046      	beq.n	800166e <HAL_GPIO_Init+0xfa>
 80015e0:	4a99      	ldr	r2, [pc, #612]	; (8001848 <HAL_GPIO_Init+0x2d4>)
 80015e2:	4293      	cmp	r3, r2
 80015e4:	d85d      	bhi.n	80016a2 <HAL_GPIO_Init+0x12e>
 80015e6:	2b12      	cmp	r3, #18
 80015e8:	d82a      	bhi.n	8001640 <HAL_GPIO_Init+0xcc>
 80015ea:	2b12      	cmp	r3, #18
 80015ec:	d859      	bhi.n	80016a2 <HAL_GPIO_Init+0x12e>
 80015ee:	a201      	add	r2, pc, #4	; (adr r2, 80015f4 <HAL_GPIO_Init+0x80>)
 80015f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80015f4:	0800166f 	.word	0x0800166f
 80015f8:	08001649 	.word	0x08001649
 80015fc:	0800165b 	.word	0x0800165b
 8001600:	0800169d 	.word	0x0800169d
 8001604:	080016a3 	.word	0x080016a3
 8001608:	080016a3 	.word	0x080016a3
 800160c:	080016a3 	.word	0x080016a3
 8001610:	080016a3 	.word	0x080016a3
 8001614:	080016a3 	.word	0x080016a3
 8001618:	080016a3 	.word	0x080016a3
 800161c:	080016a3 	.word	0x080016a3
 8001620:	080016a3 	.word	0x080016a3
 8001624:	080016a3 	.word	0x080016a3
 8001628:	080016a3 	.word	0x080016a3
 800162c:	080016a3 	.word	0x080016a3
 8001630:	080016a3 	.word	0x080016a3
 8001634:	080016a3 	.word	0x080016a3
 8001638:	08001651 	.word	0x08001651
 800163c:	08001665 	.word	0x08001665
 8001640:	4a82      	ldr	r2, [pc, #520]	; (800184c <HAL_GPIO_Init+0x2d8>)
 8001642:	4293      	cmp	r3, r2
 8001644:	d013      	beq.n	800166e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001646:	e02c      	b.n	80016a2 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001648:	683b      	ldr	r3, [r7, #0]
 800164a:	68db      	ldr	r3, [r3, #12]
 800164c:	623b      	str	r3, [r7, #32]
          break;
 800164e:	e029      	b.n	80016a4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001650:	683b      	ldr	r3, [r7, #0]
 8001652:	68db      	ldr	r3, [r3, #12]
 8001654:	3304      	adds	r3, #4
 8001656:	623b      	str	r3, [r7, #32]
          break;
 8001658:	e024      	b.n	80016a4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800165a:	683b      	ldr	r3, [r7, #0]
 800165c:	68db      	ldr	r3, [r3, #12]
 800165e:	3308      	adds	r3, #8
 8001660:	623b      	str	r3, [r7, #32]
          break;
 8001662:	e01f      	b.n	80016a4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001664:	683b      	ldr	r3, [r7, #0]
 8001666:	68db      	ldr	r3, [r3, #12]
 8001668:	330c      	adds	r3, #12
 800166a:	623b      	str	r3, [r7, #32]
          break;
 800166c:	e01a      	b.n	80016a4 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800166e:	683b      	ldr	r3, [r7, #0]
 8001670:	689b      	ldr	r3, [r3, #8]
 8001672:	2b00      	cmp	r3, #0
 8001674:	d102      	bne.n	800167c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001676:	2304      	movs	r3, #4
 8001678:	623b      	str	r3, [r7, #32]
          break;
 800167a:	e013      	b.n	80016a4 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800167c:	683b      	ldr	r3, [r7, #0]
 800167e:	689b      	ldr	r3, [r3, #8]
 8001680:	2b01      	cmp	r3, #1
 8001682:	d105      	bne.n	8001690 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001684:	2308      	movs	r3, #8
 8001686:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	69fa      	ldr	r2, [r7, #28]
 800168c:	611a      	str	r2, [r3, #16]
          break;
 800168e:	e009      	b.n	80016a4 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001690:	2308      	movs	r3, #8
 8001692:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	69fa      	ldr	r2, [r7, #28]
 8001698:	615a      	str	r2, [r3, #20]
          break;
 800169a:	e003      	b.n	80016a4 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800169c:	2300      	movs	r3, #0
 800169e:	623b      	str	r3, [r7, #32]
          break;
 80016a0:	e000      	b.n	80016a4 <HAL_GPIO_Init+0x130>
          break;
 80016a2:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80016a4:	69bb      	ldr	r3, [r7, #24]
 80016a6:	2bff      	cmp	r3, #255	; 0xff
 80016a8:	d801      	bhi.n	80016ae <HAL_GPIO_Init+0x13a>
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	e001      	b.n	80016b2 <HAL_GPIO_Init+0x13e>
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	3304      	adds	r3, #4
 80016b2:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80016b4:	69bb      	ldr	r3, [r7, #24]
 80016b6:	2bff      	cmp	r3, #255	; 0xff
 80016b8:	d802      	bhi.n	80016c0 <HAL_GPIO_Init+0x14c>
 80016ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016bc:	009b      	lsls	r3, r3, #2
 80016be:	e002      	b.n	80016c6 <HAL_GPIO_Init+0x152>
 80016c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016c2:	3b08      	subs	r3, #8
 80016c4:	009b      	lsls	r3, r3, #2
 80016c6:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80016c8:	697b      	ldr	r3, [r7, #20]
 80016ca:	681a      	ldr	r2, [r3, #0]
 80016cc:	210f      	movs	r1, #15
 80016ce:	693b      	ldr	r3, [r7, #16]
 80016d0:	fa01 f303 	lsl.w	r3, r1, r3
 80016d4:	43db      	mvns	r3, r3
 80016d6:	401a      	ands	r2, r3
 80016d8:	6a39      	ldr	r1, [r7, #32]
 80016da:	693b      	ldr	r3, [r7, #16]
 80016dc:	fa01 f303 	lsl.w	r3, r1, r3
 80016e0:	431a      	orrs	r2, r3
 80016e2:	697b      	ldr	r3, [r7, #20]
 80016e4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80016e6:	683b      	ldr	r3, [r7, #0]
 80016e8:	685b      	ldr	r3, [r3, #4]
 80016ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	f000 8090 	beq.w	8001814 <HAL_GPIO_Init+0x2a0>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80016f4:	4b56      	ldr	r3, [pc, #344]	; (8001850 <HAL_GPIO_Init+0x2dc>)
 80016f6:	699b      	ldr	r3, [r3, #24]
 80016f8:	4a55      	ldr	r2, [pc, #340]	; (8001850 <HAL_GPIO_Init+0x2dc>)
 80016fa:	f043 0301 	orr.w	r3, r3, #1
 80016fe:	6193      	str	r3, [r2, #24]
 8001700:	4b53      	ldr	r3, [pc, #332]	; (8001850 <HAL_GPIO_Init+0x2dc>)
 8001702:	699b      	ldr	r3, [r3, #24]
 8001704:	f003 0301 	and.w	r3, r3, #1
 8001708:	60bb      	str	r3, [r7, #8]
 800170a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800170c:	4a51      	ldr	r2, [pc, #324]	; (8001854 <HAL_GPIO_Init+0x2e0>)
 800170e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001710:	089b      	lsrs	r3, r3, #2
 8001712:	3302      	adds	r3, #2
 8001714:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001718:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800171a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800171c:	f003 0303 	and.w	r3, r3, #3
 8001720:	009b      	lsls	r3, r3, #2
 8001722:	220f      	movs	r2, #15
 8001724:	fa02 f303 	lsl.w	r3, r2, r3
 8001728:	43db      	mvns	r3, r3
 800172a:	68fa      	ldr	r2, [r7, #12]
 800172c:	4013      	ands	r3, r2
 800172e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	4a49      	ldr	r2, [pc, #292]	; (8001858 <HAL_GPIO_Init+0x2e4>)
 8001734:	4293      	cmp	r3, r2
 8001736:	d00d      	beq.n	8001754 <HAL_GPIO_Init+0x1e0>
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	4a48      	ldr	r2, [pc, #288]	; (800185c <HAL_GPIO_Init+0x2e8>)
 800173c:	4293      	cmp	r3, r2
 800173e:	d007      	beq.n	8001750 <HAL_GPIO_Init+0x1dc>
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	4a47      	ldr	r2, [pc, #284]	; (8001860 <HAL_GPIO_Init+0x2ec>)
 8001744:	4293      	cmp	r3, r2
 8001746:	d101      	bne.n	800174c <HAL_GPIO_Init+0x1d8>
 8001748:	2302      	movs	r3, #2
 800174a:	e004      	b.n	8001756 <HAL_GPIO_Init+0x1e2>
 800174c:	2303      	movs	r3, #3
 800174e:	e002      	b.n	8001756 <HAL_GPIO_Init+0x1e2>
 8001750:	2301      	movs	r3, #1
 8001752:	e000      	b.n	8001756 <HAL_GPIO_Init+0x1e2>
 8001754:	2300      	movs	r3, #0
 8001756:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001758:	f002 0203 	and.w	r2, r2, #3
 800175c:	0092      	lsls	r2, r2, #2
 800175e:	4093      	lsls	r3, r2
 8001760:	68fa      	ldr	r2, [r7, #12]
 8001762:	4313      	orrs	r3, r2
 8001764:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001766:	493b      	ldr	r1, [pc, #236]	; (8001854 <HAL_GPIO_Init+0x2e0>)
 8001768:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800176a:	089b      	lsrs	r3, r3, #2
 800176c:	3302      	adds	r3, #2
 800176e:	68fa      	ldr	r2, [r7, #12]
 8001770:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001774:	683b      	ldr	r3, [r7, #0]
 8001776:	685b      	ldr	r3, [r3, #4]
 8001778:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800177c:	2b00      	cmp	r3, #0
 800177e:	d006      	beq.n	800178e <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001780:	4b38      	ldr	r3, [pc, #224]	; (8001864 <HAL_GPIO_Init+0x2f0>)
 8001782:	689a      	ldr	r2, [r3, #8]
 8001784:	4937      	ldr	r1, [pc, #220]	; (8001864 <HAL_GPIO_Init+0x2f0>)
 8001786:	69bb      	ldr	r3, [r7, #24]
 8001788:	4313      	orrs	r3, r2
 800178a:	608b      	str	r3, [r1, #8]
 800178c:	e006      	b.n	800179c <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800178e:	4b35      	ldr	r3, [pc, #212]	; (8001864 <HAL_GPIO_Init+0x2f0>)
 8001790:	689a      	ldr	r2, [r3, #8]
 8001792:	69bb      	ldr	r3, [r7, #24]
 8001794:	43db      	mvns	r3, r3
 8001796:	4933      	ldr	r1, [pc, #204]	; (8001864 <HAL_GPIO_Init+0x2f0>)
 8001798:	4013      	ands	r3, r2
 800179a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800179c:	683b      	ldr	r3, [r7, #0]
 800179e:	685b      	ldr	r3, [r3, #4]
 80017a0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80017a4:	2b00      	cmp	r3, #0
 80017a6:	d006      	beq.n	80017b6 <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80017a8:	4b2e      	ldr	r3, [pc, #184]	; (8001864 <HAL_GPIO_Init+0x2f0>)
 80017aa:	68da      	ldr	r2, [r3, #12]
 80017ac:	492d      	ldr	r1, [pc, #180]	; (8001864 <HAL_GPIO_Init+0x2f0>)
 80017ae:	69bb      	ldr	r3, [r7, #24]
 80017b0:	4313      	orrs	r3, r2
 80017b2:	60cb      	str	r3, [r1, #12]
 80017b4:	e006      	b.n	80017c4 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80017b6:	4b2b      	ldr	r3, [pc, #172]	; (8001864 <HAL_GPIO_Init+0x2f0>)
 80017b8:	68da      	ldr	r2, [r3, #12]
 80017ba:	69bb      	ldr	r3, [r7, #24]
 80017bc:	43db      	mvns	r3, r3
 80017be:	4929      	ldr	r1, [pc, #164]	; (8001864 <HAL_GPIO_Init+0x2f0>)
 80017c0:	4013      	ands	r3, r2
 80017c2:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80017c4:	683b      	ldr	r3, [r7, #0]
 80017c6:	685b      	ldr	r3, [r3, #4]
 80017c8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80017cc:	2b00      	cmp	r3, #0
 80017ce:	d006      	beq.n	80017de <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80017d0:	4b24      	ldr	r3, [pc, #144]	; (8001864 <HAL_GPIO_Init+0x2f0>)
 80017d2:	685a      	ldr	r2, [r3, #4]
 80017d4:	4923      	ldr	r1, [pc, #140]	; (8001864 <HAL_GPIO_Init+0x2f0>)
 80017d6:	69bb      	ldr	r3, [r7, #24]
 80017d8:	4313      	orrs	r3, r2
 80017da:	604b      	str	r3, [r1, #4]
 80017dc:	e006      	b.n	80017ec <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80017de:	4b21      	ldr	r3, [pc, #132]	; (8001864 <HAL_GPIO_Init+0x2f0>)
 80017e0:	685a      	ldr	r2, [r3, #4]
 80017e2:	69bb      	ldr	r3, [r7, #24]
 80017e4:	43db      	mvns	r3, r3
 80017e6:	491f      	ldr	r1, [pc, #124]	; (8001864 <HAL_GPIO_Init+0x2f0>)
 80017e8:	4013      	ands	r3, r2
 80017ea:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80017ec:	683b      	ldr	r3, [r7, #0]
 80017ee:	685b      	ldr	r3, [r3, #4]
 80017f0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80017f4:	2b00      	cmp	r3, #0
 80017f6:	d006      	beq.n	8001806 <HAL_GPIO_Init+0x292>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80017f8:	4b1a      	ldr	r3, [pc, #104]	; (8001864 <HAL_GPIO_Init+0x2f0>)
 80017fa:	681a      	ldr	r2, [r3, #0]
 80017fc:	4919      	ldr	r1, [pc, #100]	; (8001864 <HAL_GPIO_Init+0x2f0>)
 80017fe:	69bb      	ldr	r3, [r7, #24]
 8001800:	4313      	orrs	r3, r2
 8001802:	600b      	str	r3, [r1, #0]
 8001804:	e006      	b.n	8001814 <HAL_GPIO_Init+0x2a0>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001806:	4b17      	ldr	r3, [pc, #92]	; (8001864 <HAL_GPIO_Init+0x2f0>)
 8001808:	681a      	ldr	r2, [r3, #0]
 800180a:	69bb      	ldr	r3, [r7, #24]
 800180c:	43db      	mvns	r3, r3
 800180e:	4915      	ldr	r1, [pc, #84]	; (8001864 <HAL_GPIO_Init+0x2f0>)
 8001810:	4013      	ands	r3, r2
 8001812:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001814:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001816:	3301      	adds	r3, #1
 8001818:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800181a:	683b      	ldr	r3, [r7, #0]
 800181c:	681a      	ldr	r2, [r3, #0]
 800181e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001820:	fa22 f303 	lsr.w	r3, r2, r3
 8001824:	2b00      	cmp	r3, #0
 8001826:	f47f aeaf 	bne.w	8001588 <HAL_GPIO_Init+0x14>
  }
}
 800182a:	bf00      	nop
 800182c:	bf00      	nop
 800182e:	372c      	adds	r7, #44	; 0x2c
 8001830:	46bd      	mov	sp, r7
 8001832:	bc80      	pop	{r7}
 8001834:	4770      	bx	lr
 8001836:	bf00      	nop
 8001838:	10320000 	.word	0x10320000
 800183c:	10310000 	.word	0x10310000
 8001840:	10220000 	.word	0x10220000
 8001844:	10210000 	.word	0x10210000
 8001848:	10120000 	.word	0x10120000
 800184c:	10110000 	.word	0x10110000
 8001850:	40021000 	.word	0x40021000
 8001854:	40010000 	.word	0x40010000
 8001858:	40010800 	.word	0x40010800
 800185c:	40010c00 	.word	0x40010c00
 8001860:	40011000 	.word	0x40011000
 8001864:	40010400 	.word	0x40010400

08001868 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001868:	b480      	push	{r7}
 800186a:	b085      	sub	sp, #20
 800186c:	af00      	add	r7, sp, #0
 800186e:	6078      	str	r0, [r7, #4]
 8001870:	460b      	mov	r3, r1
 8001872:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	689a      	ldr	r2, [r3, #8]
 8001878:	887b      	ldrh	r3, [r7, #2]
 800187a:	4013      	ands	r3, r2
 800187c:	2b00      	cmp	r3, #0
 800187e:	d002      	beq.n	8001886 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001880:	2301      	movs	r3, #1
 8001882:	73fb      	strb	r3, [r7, #15]
 8001884:	e001      	b.n	800188a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001886:	2300      	movs	r3, #0
 8001888:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800188a:	7bfb      	ldrb	r3, [r7, #15]
}
 800188c:	4618      	mov	r0, r3
 800188e:	3714      	adds	r7, #20
 8001890:	46bd      	mov	sp, r7
 8001892:	bc80      	pop	{r7}
 8001894:	4770      	bx	lr

08001896 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001896:	b480      	push	{r7}
 8001898:	b083      	sub	sp, #12
 800189a:	af00      	add	r7, sp, #0
 800189c:	6078      	str	r0, [r7, #4]
 800189e:	460b      	mov	r3, r1
 80018a0:	807b      	strh	r3, [r7, #2]
 80018a2:	4613      	mov	r3, r2
 80018a4:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80018a6:	787b      	ldrb	r3, [r7, #1]
 80018a8:	2b00      	cmp	r3, #0
 80018aa:	d003      	beq.n	80018b4 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80018ac:	887a      	ldrh	r2, [r7, #2]
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80018b2:	e003      	b.n	80018bc <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80018b4:	887b      	ldrh	r3, [r7, #2]
 80018b6:	041a      	lsls	r2, r3, #16
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	611a      	str	r2, [r3, #16]
}
 80018bc:	bf00      	nop
 80018be:	370c      	adds	r7, #12
 80018c0:	46bd      	mov	sp, r7
 80018c2:	bc80      	pop	{r7}
 80018c4:	4770      	bx	lr

080018c6 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80018c6:	b480      	push	{r7}
 80018c8:	b085      	sub	sp, #20
 80018ca:	af00      	add	r7, sp, #0
 80018cc:	6078      	str	r0, [r7, #4]
 80018ce:	460b      	mov	r3, r1
 80018d0:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	68db      	ldr	r3, [r3, #12]
 80018d6:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80018d8:	887a      	ldrh	r2, [r7, #2]
 80018da:	68fb      	ldr	r3, [r7, #12]
 80018dc:	4013      	ands	r3, r2
 80018de:	041a      	lsls	r2, r3, #16
 80018e0:	68fb      	ldr	r3, [r7, #12]
 80018e2:	43d9      	mvns	r1, r3
 80018e4:	887b      	ldrh	r3, [r7, #2]
 80018e6:	400b      	ands	r3, r1
 80018e8:	431a      	orrs	r2, r3
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	611a      	str	r2, [r3, #16]
}
 80018ee:	bf00      	nop
 80018f0:	3714      	adds	r7, #20
 80018f2:	46bd      	mov	sp, r7
 80018f4:	bc80      	pop	{r7}
 80018f6:	4770      	bx	lr

080018f8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80018f8:	b580      	push	{r7, lr}
 80018fa:	b086      	sub	sp, #24
 80018fc:	af00      	add	r7, sp, #0
 80018fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	2b00      	cmp	r3, #0
 8001904:	d101      	bne.n	800190a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001906:	2301      	movs	r3, #1
 8001908:	e26c      	b.n	8001de4 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	f003 0301 	and.w	r3, r3, #1
 8001912:	2b00      	cmp	r3, #0
 8001914:	f000 8087 	beq.w	8001a26 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001918:	4b92      	ldr	r3, [pc, #584]	; (8001b64 <HAL_RCC_OscConfig+0x26c>)
 800191a:	685b      	ldr	r3, [r3, #4]
 800191c:	f003 030c 	and.w	r3, r3, #12
 8001920:	2b04      	cmp	r3, #4
 8001922:	d00c      	beq.n	800193e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001924:	4b8f      	ldr	r3, [pc, #572]	; (8001b64 <HAL_RCC_OscConfig+0x26c>)
 8001926:	685b      	ldr	r3, [r3, #4]
 8001928:	f003 030c 	and.w	r3, r3, #12
 800192c:	2b08      	cmp	r3, #8
 800192e:	d112      	bne.n	8001956 <HAL_RCC_OscConfig+0x5e>
 8001930:	4b8c      	ldr	r3, [pc, #560]	; (8001b64 <HAL_RCC_OscConfig+0x26c>)
 8001932:	685b      	ldr	r3, [r3, #4]
 8001934:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001938:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800193c:	d10b      	bne.n	8001956 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800193e:	4b89      	ldr	r3, [pc, #548]	; (8001b64 <HAL_RCC_OscConfig+0x26c>)
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001946:	2b00      	cmp	r3, #0
 8001948:	d06c      	beq.n	8001a24 <HAL_RCC_OscConfig+0x12c>
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	685b      	ldr	r3, [r3, #4]
 800194e:	2b00      	cmp	r3, #0
 8001950:	d168      	bne.n	8001a24 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001952:	2301      	movs	r3, #1
 8001954:	e246      	b.n	8001de4 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	685b      	ldr	r3, [r3, #4]
 800195a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800195e:	d106      	bne.n	800196e <HAL_RCC_OscConfig+0x76>
 8001960:	4b80      	ldr	r3, [pc, #512]	; (8001b64 <HAL_RCC_OscConfig+0x26c>)
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	4a7f      	ldr	r2, [pc, #508]	; (8001b64 <HAL_RCC_OscConfig+0x26c>)
 8001966:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800196a:	6013      	str	r3, [r2, #0]
 800196c:	e02e      	b.n	80019cc <HAL_RCC_OscConfig+0xd4>
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	685b      	ldr	r3, [r3, #4]
 8001972:	2b00      	cmp	r3, #0
 8001974:	d10c      	bne.n	8001990 <HAL_RCC_OscConfig+0x98>
 8001976:	4b7b      	ldr	r3, [pc, #492]	; (8001b64 <HAL_RCC_OscConfig+0x26c>)
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	4a7a      	ldr	r2, [pc, #488]	; (8001b64 <HAL_RCC_OscConfig+0x26c>)
 800197c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001980:	6013      	str	r3, [r2, #0]
 8001982:	4b78      	ldr	r3, [pc, #480]	; (8001b64 <HAL_RCC_OscConfig+0x26c>)
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	4a77      	ldr	r2, [pc, #476]	; (8001b64 <HAL_RCC_OscConfig+0x26c>)
 8001988:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800198c:	6013      	str	r3, [r2, #0]
 800198e:	e01d      	b.n	80019cc <HAL_RCC_OscConfig+0xd4>
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	685b      	ldr	r3, [r3, #4]
 8001994:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001998:	d10c      	bne.n	80019b4 <HAL_RCC_OscConfig+0xbc>
 800199a:	4b72      	ldr	r3, [pc, #456]	; (8001b64 <HAL_RCC_OscConfig+0x26c>)
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	4a71      	ldr	r2, [pc, #452]	; (8001b64 <HAL_RCC_OscConfig+0x26c>)
 80019a0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80019a4:	6013      	str	r3, [r2, #0]
 80019a6:	4b6f      	ldr	r3, [pc, #444]	; (8001b64 <HAL_RCC_OscConfig+0x26c>)
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	4a6e      	ldr	r2, [pc, #440]	; (8001b64 <HAL_RCC_OscConfig+0x26c>)
 80019ac:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80019b0:	6013      	str	r3, [r2, #0]
 80019b2:	e00b      	b.n	80019cc <HAL_RCC_OscConfig+0xd4>
 80019b4:	4b6b      	ldr	r3, [pc, #428]	; (8001b64 <HAL_RCC_OscConfig+0x26c>)
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	4a6a      	ldr	r2, [pc, #424]	; (8001b64 <HAL_RCC_OscConfig+0x26c>)
 80019ba:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80019be:	6013      	str	r3, [r2, #0]
 80019c0:	4b68      	ldr	r3, [pc, #416]	; (8001b64 <HAL_RCC_OscConfig+0x26c>)
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	4a67      	ldr	r2, [pc, #412]	; (8001b64 <HAL_RCC_OscConfig+0x26c>)
 80019c6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80019ca:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	685b      	ldr	r3, [r3, #4]
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	d013      	beq.n	80019fc <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019d4:	f7ff fcb6 	bl	8001344 <HAL_GetTick>
 80019d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80019da:	e008      	b.n	80019ee <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80019dc:	f7ff fcb2 	bl	8001344 <HAL_GetTick>
 80019e0:	4602      	mov	r2, r0
 80019e2:	693b      	ldr	r3, [r7, #16]
 80019e4:	1ad3      	subs	r3, r2, r3
 80019e6:	2b64      	cmp	r3, #100	; 0x64
 80019e8:	d901      	bls.n	80019ee <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80019ea:	2303      	movs	r3, #3
 80019ec:	e1fa      	b.n	8001de4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80019ee:	4b5d      	ldr	r3, [pc, #372]	; (8001b64 <HAL_RCC_OscConfig+0x26c>)
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	d0f0      	beq.n	80019dc <HAL_RCC_OscConfig+0xe4>
 80019fa:	e014      	b.n	8001a26 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019fc:	f7ff fca2 	bl	8001344 <HAL_GetTick>
 8001a00:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001a02:	e008      	b.n	8001a16 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001a04:	f7ff fc9e 	bl	8001344 <HAL_GetTick>
 8001a08:	4602      	mov	r2, r0
 8001a0a:	693b      	ldr	r3, [r7, #16]
 8001a0c:	1ad3      	subs	r3, r2, r3
 8001a0e:	2b64      	cmp	r3, #100	; 0x64
 8001a10:	d901      	bls.n	8001a16 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001a12:	2303      	movs	r3, #3
 8001a14:	e1e6      	b.n	8001de4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001a16:	4b53      	ldr	r3, [pc, #332]	; (8001b64 <HAL_RCC_OscConfig+0x26c>)
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	d1f0      	bne.n	8001a04 <HAL_RCC_OscConfig+0x10c>
 8001a22:	e000      	b.n	8001a26 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a24:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	f003 0302 	and.w	r3, r3, #2
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d063      	beq.n	8001afa <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001a32:	4b4c      	ldr	r3, [pc, #304]	; (8001b64 <HAL_RCC_OscConfig+0x26c>)
 8001a34:	685b      	ldr	r3, [r3, #4]
 8001a36:	f003 030c 	and.w	r3, r3, #12
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d00b      	beq.n	8001a56 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001a3e:	4b49      	ldr	r3, [pc, #292]	; (8001b64 <HAL_RCC_OscConfig+0x26c>)
 8001a40:	685b      	ldr	r3, [r3, #4]
 8001a42:	f003 030c 	and.w	r3, r3, #12
 8001a46:	2b08      	cmp	r3, #8
 8001a48:	d11c      	bne.n	8001a84 <HAL_RCC_OscConfig+0x18c>
 8001a4a:	4b46      	ldr	r3, [pc, #280]	; (8001b64 <HAL_RCC_OscConfig+0x26c>)
 8001a4c:	685b      	ldr	r3, [r3, #4]
 8001a4e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	d116      	bne.n	8001a84 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001a56:	4b43      	ldr	r3, [pc, #268]	; (8001b64 <HAL_RCC_OscConfig+0x26c>)
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	f003 0302 	and.w	r3, r3, #2
 8001a5e:	2b00      	cmp	r3, #0
 8001a60:	d005      	beq.n	8001a6e <HAL_RCC_OscConfig+0x176>
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	691b      	ldr	r3, [r3, #16]
 8001a66:	2b01      	cmp	r3, #1
 8001a68:	d001      	beq.n	8001a6e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001a6a:	2301      	movs	r3, #1
 8001a6c:	e1ba      	b.n	8001de4 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001a6e:	4b3d      	ldr	r3, [pc, #244]	; (8001b64 <HAL_RCC_OscConfig+0x26c>)
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	695b      	ldr	r3, [r3, #20]
 8001a7a:	00db      	lsls	r3, r3, #3
 8001a7c:	4939      	ldr	r1, [pc, #228]	; (8001b64 <HAL_RCC_OscConfig+0x26c>)
 8001a7e:	4313      	orrs	r3, r2
 8001a80:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001a82:	e03a      	b.n	8001afa <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	691b      	ldr	r3, [r3, #16]
 8001a88:	2b00      	cmp	r3, #0
 8001a8a:	d020      	beq.n	8001ace <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001a8c:	4b36      	ldr	r3, [pc, #216]	; (8001b68 <HAL_RCC_OscConfig+0x270>)
 8001a8e:	2201      	movs	r2, #1
 8001a90:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a92:	f7ff fc57 	bl	8001344 <HAL_GetTick>
 8001a96:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a98:	e008      	b.n	8001aac <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001a9a:	f7ff fc53 	bl	8001344 <HAL_GetTick>
 8001a9e:	4602      	mov	r2, r0
 8001aa0:	693b      	ldr	r3, [r7, #16]
 8001aa2:	1ad3      	subs	r3, r2, r3
 8001aa4:	2b02      	cmp	r3, #2
 8001aa6:	d901      	bls.n	8001aac <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001aa8:	2303      	movs	r3, #3
 8001aaa:	e19b      	b.n	8001de4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001aac:	4b2d      	ldr	r3, [pc, #180]	; (8001b64 <HAL_RCC_OscConfig+0x26c>)
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	f003 0302 	and.w	r3, r3, #2
 8001ab4:	2b00      	cmp	r3, #0
 8001ab6:	d0f0      	beq.n	8001a9a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ab8:	4b2a      	ldr	r3, [pc, #168]	; (8001b64 <HAL_RCC_OscConfig+0x26c>)
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	695b      	ldr	r3, [r3, #20]
 8001ac4:	00db      	lsls	r3, r3, #3
 8001ac6:	4927      	ldr	r1, [pc, #156]	; (8001b64 <HAL_RCC_OscConfig+0x26c>)
 8001ac8:	4313      	orrs	r3, r2
 8001aca:	600b      	str	r3, [r1, #0]
 8001acc:	e015      	b.n	8001afa <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001ace:	4b26      	ldr	r3, [pc, #152]	; (8001b68 <HAL_RCC_OscConfig+0x270>)
 8001ad0:	2200      	movs	r2, #0
 8001ad2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ad4:	f7ff fc36 	bl	8001344 <HAL_GetTick>
 8001ad8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001ada:	e008      	b.n	8001aee <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001adc:	f7ff fc32 	bl	8001344 <HAL_GetTick>
 8001ae0:	4602      	mov	r2, r0
 8001ae2:	693b      	ldr	r3, [r7, #16]
 8001ae4:	1ad3      	subs	r3, r2, r3
 8001ae6:	2b02      	cmp	r3, #2
 8001ae8:	d901      	bls.n	8001aee <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001aea:	2303      	movs	r3, #3
 8001aec:	e17a      	b.n	8001de4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001aee:	4b1d      	ldr	r3, [pc, #116]	; (8001b64 <HAL_RCC_OscConfig+0x26c>)
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	f003 0302 	and.w	r3, r3, #2
 8001af6:	2b00      	cmp	r3, #0
 8001af8:	d1f0      	bne.n	8001adc <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	f003 0308 	and.w	r3, r3, #8
 8001b02:	2b00      	cmp	r3, #0
 8001b04:	d03a      	beq.n	8001b7c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	699b      	ldr	r3, [r3, #24]
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	d019      	beq.n	8001b42 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001b0e:	4b17      	ldr	r3, [pc, #92]	; (8001b6c <HAL_RCC_OscConfig+0x274>)
 8001b10:	2201      	movs	r2, #1
 8001b12:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b14:	f7ff fc16 	bl	8001344 <HAL_GetTick>
 8001b18:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001b1a:	e008      	b.n	8001b2e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001b1c:	f7ff fc12 	bl	8001344 <HAL_GetTick>
 8001b20:	4602      	mov	r2, r0
 8001b22:	693b      	ldr	r3, [r7, #16]
 8001b24:	1ad3      	subs	r3, r2, r3
 8001b26:	2b02      	cmp	r3, #2
 8001b28:	d901      	bls.n	8001b2e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001b2a:	2303      	movs	r3, #3
 8001b2c:	e15a      	b.n	8001de4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001b2e:	4b0d      	ldr	r3, [pc, #52]	; (8001b64 <HAL_RCC_OscConfig+0x26c>)
 8001b30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b32:	f003 0302 	and.w	r3, r3, #2
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	d0f0      	beq.n	8001b1c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001b3a:	2001      	movs	r0, #1
 8001b3c:	f000 fa9a 	bl	8002074 <RCC_Delay>
 8001b40:	e01c      	b.n	8001b7c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001b42:	4b0a      	ldr	r3, [pc, #40]	; (8001b6c <HAL_RCC_OscConfig+0x274>)
 8001b44:	2200      	movs	r2, #0
 8001b46:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b48:	f7ff fbfc 	bl	8001344 <HAL_GetTick>
 8001b4c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001b4e:	e00f      	b.n	8001b70 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001b50:	f7ff fbf8 	bl	8001344 <HAL_GetTick>
 8001b54:	4602      	mov	r2, r0
 8001b56:	693b      	ldr	r3, [r7, #16]
 8001b58:	1ad3      	subs	r3, r2, r3
 8001b5a:	2b02      	cmp	r3, #2
 8001b5c:	d908      	bls.n	8001b70 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001b5e:	2303      	movs	r3, #3
 8001b60:	e140      	b.n	8001de4 <HAL_RCC_OscConfig+0x4ec>
 8001b62:	bf00      	nop
 8001b64:	40021000 	.word	0x40021000
 8001b68:	42420000 	.word	0x42420000
 8001b6c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001b70:	4b9e      	ldr	r3, [pc, #632]	; (8001dec <HAL_RCC_OscConfig+0x4f4>)
 8001b72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b74:	f003 0302 	and.w	r3, r3, #2
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	d1e9      	bne.n	8001b50 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	f003 0304 	and.w	r3, r3, #4
 8001b84:	2b00      	cmp	r3, #0
 8001b86:	f000 80a6 	beq.w	8001cd6 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001b8a:	2300      	movs	r3, #0
 8001b8c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001b8e:	4b97      	ldr	r3, [pc, #604]	; (8001dec <HAL_RCC_OscConfig+0x4f4>)
 8001b90:	69db      	ldr	r3, [r3, #28]
 8001b92:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d10d      	bne.n	8001bb6 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001b9a:	4b94      	ldr	r3, [pc, #592]	; (8001dec <HAL_RCC_OscConfig+0x4f4>)
 8001b9c:	69db      	ldr	r3, [r3, #28]
 8001b9e:	4a93      	ldr	r2, [pc, #588]	; (8001dec <HAL_RCC_OscConfig+0x4f4>)
 8001ba0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001ba4:	61d3      	str	r3, [r2, #28]
 8001ba6:	4b91      	ldr	r3, [pc, #580]	; (8001dec <HAL_RCC_OscConfig+0x4f4>)
 8001ba8:	69db      	ldr	r3, [r3, #28]
 8001baa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001bae:	60bb      	str	r3, [r7, #8]
 8001bb0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001bb2:	2301      	movs	r3, #1
 8001bb4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001bb6:	4b8e      	ldr	r3, [pc, #568]	; (8001df0 <HAL_RCC_OscConfig+0x4f8>)
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	d118      	bne.n	8001bf4 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001bc2:	4b8b      	ldr	r3, [pc, #556]	; (8001df0 <HAL_RCC_OscConfig+0x4f8>)
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	4a8a      	ldr	r2, [pc, #552]	; (8001df0 <HAL_RCC_OscConfig+0x4f8>)
 8001bc8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001bcc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001bce:	f7ff fbb9 	bl	8001344 <HAL_GetTick>
 8001bd2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001bd4:	e008      	b.n	8001be8 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001bd6:	f7ff fbb5 	bl	8001344 <HAL_GetTick>
 8001bda:	4602      	mov	r2, r0
 8001bdc:	693b      	ldr	r3, [r7, #16]
 8001bde:	1ad3      	subs	r3, r2, r3
 8001be0:	2b64      	cmp	r3, #100	; 0x64
 8001be2:	d901      	bls.n	8001be8 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001be4:	2303      	movs	r3, #3
 8001be6:	e0fd      	b.n	8001de4 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001be8:	4b81      	ldr	r3, [pc, #516]	; (8001df0 <HAL_RCC_OscConfig+0x4f8>)
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001bf0:	2b00      	cmp	r3, #0
 8001bf2:	d0f0      	beq.n	8001bd6 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	68db      	ldr	r3, [r3, #12]
 8001bf8:	2b01      	cmp	r3, #1
 8001bfa:	d106      	bne.n	8001c0a <HAL_RCC_OscConfig+0x312>
 8001bfc:	4b7b      	ldr	r3, [pc, #492]	; (8001dec <HAL_RCC_OscConfig+0x4f4>)
 8001bfe:	6a1b      	ldr	r3, [r3, #32]
 8001c00:	4a7a      	ldr	r2, [pc, #488]	; (8001dec <HAL_RCC_OscConfig+0x4f4>)
 8001c02:	f043 0301 	orr.w	r3, r3, #1
 8001c06:	6213      	str	r3, [r2, #32]
 8001c08:	e02d      	b.n	8001c66 <HAL_RCC_OscConfig+0x36e>
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	68db      	ldr	r3, [r3, #12]
 8001c0e:	2b00      	cmp	r3, #0
 8001c10:	d10c      	bne.n	8001c2c <HAL_RCC_OscConfig+0x334>
 8001c12:	4b76      	ldr	r3, [pc, #472]	; (8001dec <HAL_RCC_OscConfig+0x4f4>)
 8001c14:	6a1b      	ldr	r3, [r3, #32]
 8001c16:	4a75      	ldr	r2, [pc, #468]	; (8001dec <HAL_RCC_OscConfig+0x4f4>)
 8001c18:	f023 0301 	bic.w	r3, r3, #1
 8001c1c:	6213      	str	r3, [r2, #32]
 8001c1e:	4b73      	ldr	r3, [pc, #460]	; (8001dec <HAL_RCC_OscConfig+0x4f4>)
 8001c20:	6a1b      	ldr	r3, [r3, #32]
 8001c22:	4a72      	ldr	r2, [pc, #456]	; (8001dec <HAL_RCC_OscConfig+0x4f4>)
 8001c24:	f023 0304 	bic.w	r3, r3, #4
 8001c28:	6213      	str	r3, [r2, #32]
 8001c2a:	e01c      	b.n	8001c66 <HAL_RCC_OscConfig+0x36e>
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	68db      	ldr	r3, [r3, #12]
 8001c30:	2b05      	cmp	r3, #5
 8001c32:	d10c      	bne.n	8001c4e <HAL_RCC_OscConfig+0x356>
 8001c34:	4b6d      	ldr	r3, [pc, #436]	; (8001dec <HAL_RCC_OscConfig+0x4f4>)
 8001c36:	6a1b      	ldr	r3, [r3, #32]
 8001c38:	4a6c      	ldr	r2, [pc, #432]	; (8001dec <HAL_RCC_OscConfig+0x4f4>)
 8001c3a:	f043 0304 	orr.w	r3, r3, #4
 8001c3e:	6213      	str	r3, [r2, #32]
 8001c40:	4b6a      	ldr	r3, [pc, #424]	; (8001dec <HAL_RCC_OscConfig+0x4f4>)
 8001c42:	6a1b      	ldr	r3, [r3, #32]
 8001c44:	4a69      	ldr	r2, [pc, #420]	; (8001dec <HAL_RCC_OscConfig+0x4f4>)
 8001c46:	f043 0301 	orr.w	r3, r3, #1
 8001c4a:	6213      	str	r3, [r2, #32]
 8001c4c:	e00b      	b.n	8001c66 <HAL_RCC_OscConfig+0x36e>
 8001c4e:	4b67      	ldr	r3, [pc, #412]	; (8001dec <HAL_RCC_OscConfig+0x4f4>)
 8001c50:	6a1b      	ldr	r3, [r3, #32]
 8001c52:	4a66      	ldr	r2, [pc, #408]	; (8001dec <HAL_RCC_OscConfig+0x4f4>)
 8001c54:	f023 0301 	bic.w	r3, r3, #1
 8001c58:	6213      	str	r3, [r2, #32]
 8001c5a:	4b64      	ldr	r3, [pc, #400]	; (8001dec <HAL_RCC_OscConfig+0x4f4>)
 8001c5c:	6a1b      	ldr	r3, [r3, #32]
 8001c5e:	4a63      	ldr	r2, [pc, #396]	; (8001dec <HAL_RCC_OscConfig+0x4f4>)
 8001c60:	f023 0304 	bic.w	r3, r3, #4
 8001c64:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	68db      	ldr	r3, [r3, #12]
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	d015      	beq.n	8001c9a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c6e:	f7ff fb69 	bl	8001344 <HAL_GetTick>
 8001c72:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001c74:	e00a      	b.n	8001c8c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001c76:	f7ff fb65 	bl	8001344 <HAL_GetTick>
 8001c7a:	4602      	mov	r2, r0
 8001c7c:	693b      	ldr	r3, [r7, #16]
 8001c7e:	1ad3      	subs	r3, r2, r3
 8001c80:	f241 3288 	movw	r2, #5000	; 0x1388
 8001c84:	4293      	cmp	r3, r2
 8001c86:	d901      	bls.n	8001c8c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001c88:	2303      	movs	r3, #3
 8001c8a:	e0ab      	b.n	8001de4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001c8c:	4b57      	ldr	r3, [pc, #348]	; (8001dec <HAL_RCC_OscConfig+0x4f4>)
 8001c8e:	6a1b      	ldr	r3, [r3, #32]
 8001c90:	f003 0302 	and.w	r3, r3, #2
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	d0ee      	beq.n	8001c76 <HAL_RCC_OscConfig+0x37e>
 8001c98:	e014      	b.n	8001cc4 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c9a:	f7ff fb53 	bl	8001344 <HAL_GetTick>
 8001c9e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001ca0:	e00a      	b.n	8001cb8 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001ca2:	f7ff fb4f 	bl	8001344 <HAL_GetTick>
 8001ca6:	4602      	mov	r2, r0
 8001ca8:	693b      	ldr	r3, [r7, #16]
 8001caa:	1ad3      	subs	r3, r2, r3
 8001cac:	f241 3288 	movw	r2, #5000	; 0x1388
 8001cb0:	4293      	cmp	r3, r2
 8001cb2:	d901      	bls.n	8001cb8 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001cb4:	2303      	movs	r3, #3
 8001cb6:	e095      	b.n	8001de4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001cb8:	4b4c      	ldr	r3, [pc, #304]	; (8001dec <HAL_RCC_OscConfig+0x4f4>)
 8001cba:	6a1b      	ldr	r3, [r3, #32]
 8001cbc:	f003 0302 	and.w	r3, r3, #2
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	d1ee      	bne.n	8001ca2 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001cc4:	7dfb      	ldrb	r3, [r7, #23]
 8001cc6:	2b01      	cmp	r3, #1
 8001cc8:	d105      	bne.n	8001cd6 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001cca:	4b48      	ldr	r3, [pc, #288]	; (8001dec <HAL_RCC_OscConfig+0x4f4>)
 8001ccc:	69db      	ldr	r3, [r3, #28]
 8001cce:	4a47      	ldr	r2, [pc, #284]	; (8001dec <HAL_RCC_OscConfig+0x4f4>)
 8001cd0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001cd4:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	69db      	ldr	r3, [r3, #28]
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	f000 8081 	beq.w	8001de2 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001ce0:	4b42      	ldr	r3, [pc, #264]	; (8001dec <HAL_RCC_OscConfig+0x4f4>)
 8001ce2:	685b      	ldr	r3, [r3, #4]
 8001ce4:	f003 030c 	and.w	r3, r3, #12
 8001ce8:	2b08      	cmp	r3, #8
 8001cea:	d061      	beq.n	8001db0 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	69db      	ldr	r3, [r3, #28]
 8001cf0:	2b02      	cmp	r3, #2
 8001cf2:	d146      	bne.n	8001d82 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001cf4:	4b3f      	ldr	r3, [pc, #252]	; (8001df4 <HAL_RCC_OscConfig+0x4fc>)
 8001cf6:	2200      	movs	r2, #0
 8001cf8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001cfa:	f7ff fb23 	bl	8001344 <HAL_GetTick>
 8001cfe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001d00:	e008      	b.n	8001d14 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d02:	f7ff fb1f 	bl	8001344 <HAL_GetTick>
 8001d06:	4602      	mov	r2, r0
 8001d08:	693b      	ldr	r3, [r7, #16]
 8001d0a:	1ad3      	subs	r3, r2, r3
 8001d0c:	2b02      	cmp	r3, #2
 8001d0e:	d901      	bls.n	8001d14 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001d10:	2303      	movs	r3, #3
 8001d12:	e067      	b.n	8001de4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001d14:	4b35      	ldr	r3, [pc, #212]	; (8001dec <HAL_RCC_OscConfig+0x4f4>)
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	d1f0      	bne.n	8001d02 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	6a1b      	ldr	r3, [r3, #32]
 8001d24:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001d28:	d108      	bne.n	8001d3c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001d2a:	4b30      	ldr	r3, [pc, #192]	; (8001dec <HAL_RCC_OscConfig+0x4f4>)
 8001d2c:	685b      	ldr	r3, [r3, #4]
 8001d2e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	689b      	ldr	r3, [r3, #8]
 8001d36:	492d      	ldr	r1, [pc, #180]	; (8001dec <HAL_RCC_OscConfig+0x4f4>)
 8001d38:	4313      	orrs	r3, r2
 8001d3a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001d3c:	4b2b      	ldr	r3, [pc, #172]	; (8001dec <HAL_RCC_OscConfig+0x4f4>)
 8001d3e:	685b      	ldr	r3, [r3, #4]
 8001d40:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	6a19      	ldr	r1, [r3, #32]
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d4c:	430b      	orrs	r3, r1
 8001d4e:	4927      	ldr	r1, [pc, #156]	; (8001dec <HAL_RCC_OscConfig+0x4f4>)
 8001d50:	4313      	orrs	r3, r2
 8001d52:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001d54:	4b27      	ldr	r3, [pc, #156]	; (8001df4 <HAL_RCC_OscConfig+0x4fc>)
 8001d56:	2201      	movs	r2, #1
 8001d58:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d5a:	f7ff faf3 	bl	8001344 <HAL_GetTick>
 8001d5e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001d60:	e008      	b.n	8001d74 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d62:	f7ff faef 	bl	8001344 <HAL_GetTick>
 8001d66:	4602      	mov	r2, r0
 8001d68:	693b      	ldr	r3, [r7, #16]
 8001d6a:	1ad3      	subs	r3, r2, r3
 8001d6c:	2b02      	cmp	r3, #2
 8001d6e:	d901      	bls.n	8001d74 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001d70:	2303      	movs	r3, #3
 8001d72:	e037      	b.n	8001de4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001d74:	4b1d      	ldr	r3, [pc, #116]	; (8001dec <HAL_RCC_OscConfig+0x4f4>)
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	d0f0      	beq.n	8001d62 <HAL_RCC_OscConfig+0x46a>
 8001d80:	e02f      	b.n	8001de2 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001d82:	4b1c      	ldr	r3, [pc, #112]	; (8001df4 <HAL_RCC_OscConfig+0x4fc>)
 8001d84:	2200      	movs	r2, #0
 8001d86:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d88:	f7ff fadc 	bl	8001344 <HAL_GetTick>
 8001d8c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001d8e:	e008      	b.n	8001da2 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d90:	f7ff fad8 	bl	8001344 <HAL_GetTick>
 8001d94:	4602      	mov	r2, r0
 8001d96:	693b      	ldr	r3, [r7, #16]
 8001d98:	1ad3      	subs	r3, r2, r3
 8001d9a:	2b02      	cmp	r3, #2
 8001d9c:	d901      	bls.n	8001da2 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001d9e:	2303      	movs	r3, #3
 8001da0:	e020      	b.n	8001de4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001da2:	4b12      	ldr	r3, [pc, #72]	; (8001dec <HAL_RCC_OscConfig+0x4f4>)
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d1f0      	bne.n	8001d90 <HAL_RCC_OscConfig+0x498>
 8001dae:	e018      	b.n	8001de2 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	69db      	ldr	r3, [r3, #28]
 8001db4:	2b01      	cmp	r3, #1
 8001db6:	d101      	bne.n	8001dbc <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8001db8:	2301      	movs	r3, #1
 8001dba:	e013      	b.n	8001de4 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001dbc:	4b0b      	ldr	r3, [pc, #44]	; (8001dec <HAL_RCC_OscConfig+0x4f4>)
 8001dbe:	685b      	ldr	r3, [r3, #4]
 8001dc0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001dc2:	68fb      	ldr	r3, [r7, #12]
 8001dc4:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	6a1b      	ldr	r3, [r3, #32]
 8001dcc:	429a      	cmp	r2, r3
 8001dce:	d106      	bne.n	8001dde <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001dd0:	68fb      	ldr	r3, [r7, #12]
 8001dd2:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001dda:	429a      	cmp	r2, r3
 8001ddc:	d001      	beq.n	8001de2 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8001dde:	2301      	movs	r3, #1
 8001de0:	e000      	b.n	8001de4 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8001de2:	2300      	movs	r3, #0
}
 8001de4:	4618      	mov	r0, r3
 8001de6:	3718      	adds	r7, #24
 8001de8:	46bd      	mov	sp, r7
 8001dea:	bd80      	pop	{r7, pc}
 8001dec:	40021000 	.word	0x40021000
 8001df0:	40007000 	.word	0x40007000
 8001df4:	42420060 	.word	0x42420060

08001df8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001df8:	b580      	push	{r7, lr}
 8001dfa:	b084      	sub	sp, #16
 8001dfc:	af00      	add	r7, sp, #0
 8001dfe:	6078      	str	r0, [r7, #4]
 8001e00:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	d101      	bne.n	8001e0c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001e08:	2301      	movs	r3, #1
 8001e0a:	e0d0      	b.n	8001fae <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001e0c:	4b6a      	ldr	r3, [pc, #424]	; (8001fb8 <HAL_RCC_ClockConfig+0x1c0>)
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	f003 0307 	and.w	r3, r3, #7
 8001e14:	683a      	ldr	r2, [r7, #0]
 8001e16:	429a      	cmp	r2, r3
 8001e18:	d910      	bls.n	8001e3c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e1a:	4b67      	ldr	r3, [pc, #412]	; (8001fb8 <HAL_RCC_ClockConfig+0x1c0>)
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	f023 0207 	bic.w	r2, r3, #7
 8001e22:	4965      	ldr	r1, [pc, #404]	; (8001fb8 <HAL_RCC_ClockConfig+0x1c0>)
 8001e24:	683b      	ldr	r3, [r7, #0]
 8001e26:	4313      	orrs	r3, r2
 8001e28:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e2a:	4b63      	ldr	r3, [pc, #396]	; (8001fb8 <HAL_RCC_ClockConfig+0x1c0>)
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	f003 0307 	and.w	r3, r3, #7
 8001e32:	683a      	ldr	r2, [r7, #0]
 8001e34:	429a      	cmp	r2, r3
 8001e36:	d001      	beq.n	8001e3c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001e38:	2301      	movs	r3, #1
 8001e3a:	e0b8      	b.n	8001fae <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	f003 0302 	and.w	r3, r3, #2
 8001e44:	2b00      	cmp	r3, #0
 8001e46:	d020      	beq.n	8001e8a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	f003 0304 	and.w	r3, r3, #4
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	d005      	beq.n	8001e60 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001e54:	4b59      	ldr	r3, [pc, #356]	; (8001fbc <HAL_RCC_ClockConfig+0x1c4>)
 8001e56:	685b      	ldr	r3, [r3, #4]
 8001e58:	4a58      	ldr	r2, [pc, #352]	; (8001fbc <HAL_RCC_ClockConfig+0x1c4>)
 8001e5a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001e5e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	f003 0308 	and.w	r3, r3, #8
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	d005      	beq.n	8001e78 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001e6c:	4b53      	ldr	r3, [pc, #332]	; (8001fbc <HAL_RCC_ClockConfig+0x1c4>)
 8001e6e:	685b      	ldr	r3, [r3, #4]
 8001e70:	4a52      	ldr	r2, [pc, #328]	; (8001fbc <HAL_RCC_ClockConfig+0x1c4>)
 8001e72:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8001e76:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001e78:	4b50      	ldr	r3, [pc, #320]	; (8001fbc <HAL_RCC_ClockConfig+0x1c4>)
 8001e7a:	685b      	ldr	r3, [r3, #4]
 8001e7c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	689b      	ldr	r3, [r3, #8]
 8001e84:	494d      	ldr	r1, [pc, #308]	; (8001fbc <HAL_RCC_ClockConfig+0x1c4>)
 8001e86:	4313      	orrs	r3, r2
 8001e88:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	f003 0301 	and.w	r3, r3, #1
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d040      	beq.n	8001f18 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	685b      	ldr	r3, [r3, #4]
 8001e9a:	2b01      	cmp	r3, #1
 8001e9c:	d107      	bne.n	8001eae <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e9e:	4b47      	ldr	r3, [pc, #284]	; (8001fbc <HAL_RCC_ClockConfig+0x1c4>)
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ea6:	2b00      	cmp	r3, #0
 8001ea8:	d115      	bne.n	8001ed6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001eaa:	2301      	movs	r3, #1
 8001eac:	e07f      	b.n	8001fae <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	685b      	ldr	r3, [r3, #4]
 8001eb2:	2b02      	cmp	r3, #2
 8001eb4:	d107      	bne.n	8001ec6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001eb6:	4b41      	ldr	r3, [pc, #260]	; (8001fbc <HAL_RCC_ClockConfig+0x1c4>)
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	d109      	bne.n	8001ed6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001ec2:	2301      	movs	r3, #1
 8001ec4:	e073      	b.n	8001fae <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ec6:	4b3d      	ldr	r3, [pc, #244]	; (8001fbc <HAL_RCC_ClockConfig+0x1c4>)
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	f003 0302 	and.w	r3, r3, #2
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d101      	bne.n	8001ed6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001ed2:	2301      	movs	r3, #1
 8001ed4:	e06b      	b.n	8001fae <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001ed6:	4b39      	ldr	r3, [pc, #228]	; (8001fbc <HAL_RCC_ClockConfig+0x1c4>)
 8001ed8:	685b      	ldr	r3, [r3, #4]
 8001eda:	f023 0203 	bic.w	r2, r3, #3
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	685b      	ldr	r3, [r3, #4]
 8001ee2:	4936      	ldr	r1, [pc, #216]	; (8001fbc <HAL_RCC_ClockConfig+0x1c4>)
 8001ee4:	4313      	orrs	r3, r2
 8001ee6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001ee8:	f7ff fa2c 	bl	8001344 <HAL_GetTick>
 8001eec:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001eee:	e00a      	b.n	8001f06 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001ef0:	f7ff fa28 	bl	8001344 <HAL_GetTick>
 8001ef4:	4602      	mov	r2, r0
 8001ef6:	68fb      	ldr	r3, [r7, #12]
 8001ef8:	1ad3      	subs	r3, r2, r3
 8001efa:	f241 3288 	movw	r2, #5000	; 0x1388
 8001efe:	4293      	cmp	r3, r2
 8001f00:	d901      	bls.n	8001f06 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001f02:	2303      	movs	r3, #3
 8001f04:	e053      	b.n	8001fae <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001f06:	4b2d      	ldr	r3, [pc, #180]	; (8001fbc <HAL_RCC_ClockConfig+0x1c4>)
 8001f08:	685b      	ldr	r3, [r3, #4]
 8001f0a:	f003 020c 	and.w	r2, r3, #12
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	685b      	ldr	r3, [r3, #4]
 8001f12:	009b      	lsls	r3, r3, #2
 8001f14:	429a      	cmp	r2, r3
 8001f16:	d1eb      	bne.n	8001ef0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001f18:	4b27      	ldr	r3, [pc, #156]	; (8001fb8 <HAL_RCC_ClockConfig+0x1c0>)
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	f003 0307 	and.w	r3, r3, #7
 8001f20:	683a      	ldr	r2, [r7, #0]
 8001f22:	429a      	cmp	r2, r3
 8001f24:	d210      	bcs.n	8001f48 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f26:	4b24      	ldr	r3, [pc, #144]	; (8001fb8 <HAL_RCC_ClockConfig+0x1c0>)
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	f023 0207 	bic.w	r2, r3, #7
 8001f2e:	4922      	ldr	r1, [pc, #136]	; (8001fb8 <HAL_RCC_ClockConfig+0x1c0>)
 8001f30:	683b      	ldr	r3, [r7, #0]
 8001f32:	4313      	orrs	r3, r2
 8001f34:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f36:	4b20      	ldr	r3, [pc, #128]	; (8001fb8 <HAL_RCC_ClockConfig+0x1c0>)
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	f003 0307 	and.w	r3, r3, #7
 8001f3e:	683a      	ldr	r2, [r7, #0]
 8001f40:	429a      	cmp	r2, r3
 8001f42:	d001      	beq.n	8001f48 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001f44:	2301      	movs	r3, #1
 8001f46:	e032      	b.n	8001fae <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	f003 0304 	and.w	r3, r3, #4
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	d008      	beq.n	8001f66 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001f54:	4b19      	ldr	r3, [pc, #100]	; (8001fbc <HAL_RCC_ClockConfig+0x1c4>)
 8001f56:	685b      	ldr	r3, [r3, #4]
 8001f58:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	68db      	ldr	r3, [r3, #12]
 8001f60:	4916      	ldr	r1, [pc, #88]	; (8001fbc <HAL_RCC_ClockConfig+0x1c4>)
 8001f62:	4313      	orrs	r3, r2
 8001f64:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	f003 0308 	and.w	r3, r3, #8
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d009      	beq.n	8001f86 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001f72:	4b12      	ldr	r3, [pc, #72]	; (8001fbc <HAL_RCC_ClockConfig+0x1c4>)
 8001f74:	685b      	ldr	r3, [r3, #4]
 8001f76:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	691b      	ldr	r3, [r3, #16]
 8001f7e:	00db      	lsls	r3, r3, #3
 8001f80:	490e      	ldr	r1, [pc, #56]	; (8001fbc <HAL_RCC_ClockConfig+0x1c4>)
 8001f82:	4313      	orrs	r3, r2
 8001f84:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001f86:	f000 f821 	bl	8001fcc <HAL_RCC_GetSysClockFreq>
 8001f8a:	4602      	mov	r2, r0
 8001f8c:	4b0b      	ldr	r3, [pc, #44]	; (8001fbc <HAL_RCC_ClockConfig+0x1c4>)
 8001f8e:	685b      	ldr	r3, [r3, #4]
 8001f90:	091b      	lsrs	r3, r3, #4
 8001f92:	f003 030f 	and.w	r3, r3, #15
 8001f96:	490a      	ldr	r1, [pc, #40]	; (8001fc0 <HAL_RCC_ClockConfig+0x1c8>)
 8001f98:	5ccb      	ldrb	r3, [r1, r3]
 8001f9a:	fa22 f303 	lsr.w	r3, r2, r3
 8001f9e:	4a09      	ldr	r2, [pc, #36]	; (8001fc4 <HAL_RCC_ClockConfig+0x1cc>)
 8001fa0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001fa2:	4b09      	ldr	r3, [pc, #36]	; (8001fc8 <HAL_RCC_ClockConfig+0x1d0>)
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	4618      	mov	r0, r3
 8001fa8:	f7ff f98a 	bl	80012c0 <HAL_InitTick>

  return HAL_OK;
 8001fac:	2300      	movs	r3, #0
}
 8001fae:	4618      	mov	r0, r3
 8001fb0:	3710      	adds	r7, #16
 8001fb2:	46bd      	mov	sp, r7
 8001fb4:	bd80      	pop	{r7, pc}
 8001fb6:	bf00      	nop
 8001fb8:	40022000 	.word	0x40022000
 8001fbc:	40021000 	.word	0x40021000
 8001fc0:	080028f0 	.word	0x080028f0
 8001fc4:	20000028 	.word	0x20000028
 8001fc8:	2000002c 	.word	0x2000002c

08001fcc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001fcc:	b480      	push	{r7}
 8001fce:	b087      	sub	sp, #28
 8001fd0:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001fd2:	2300      	movs	r3, #0
 8001fd4:	60fb      	str	r3, [r7, #12]
 8001fd6:	2300      	movs	r3, #0
 8001fd8:	60bb      	str	r3, [r7, #8]
 8001fda:	2300      	movs	r3, #0
 8001fdc:	617b      	str	r3, [r7, #20]
 8001fde:	2300      	movs	r3, #0
 8001fe0:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001fe2:	2300      	movs	r3, #0
 8001fe4:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001fe6:	4b1e      	ldr	r3, [pc, #120]	; (8002060 <HAL_RCC_GetSysClockFreq+0x94>)
 8001fe8:	685b      	ldr	r3, [r3, #4]
 8001fea:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001fec:	68fb      	ldr	r3, [r7, #12]
 8001fee:	f003 030c 	and.w	r3, r3, #12
 8001ff2:	2b04      	cmp	r3, #4
 8001ff4:	d002      	beq.n	8001ffc <HAL_RCC_GetSysClockFreq+0x30>
 8001ff6:	2b08      	cmp	r3, #8
 8001ff8:	d003      	beq.n	8002002 <HAL_RCC_GetSysClockFreq+0x36>
 8001ffa:	e027      	b.n	800204c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001ffc:	4b19      	ldr	r3, [pc, #100]	; (8002064 <HAL_RCC_GetSysClockFreq+0x98>)
 8001ffe:	613b      	str	r3, [r7, #16]
      break;
 8002000:	e027      	b.n	8002052 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002002:	68fb      	ldr	r3, [r7, #12]
 8002004:	0c9b      	lsrs	r3, r3, #18
 8002006:	f003 030f 	and.w	r3, r3, #15
 800200a:	4a17      	ldr	r2, [pc, #92]	; (8002068 <HAL_RCC_GetSysClockFreq+0x9c>)
 800200c:	5cd3      	ldrb	r3, [r2, r3]
 800200e:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002010:	68fb      	ldr	r3, [r7, #12]
 8002012:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002016:	2b00      	cmp	r3, #0
 8002018:	d010      	beq.n	800203c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800201a:	4b11      	ldr	r3, [pc, #68]	; (8002060 <HAL_RCC_GetSysClockFreq+0x94>)
 800201c:	685b      	ldr	r3, [r3, #4]
 800201e:	0c5b      	lsrs	r3, r3, #17
 8002020:	f003 0301 	and.w	r3, r3, #1
 8002024:	4a11      	ldr	r2, [pc, #68]	; (800206c <HAL_RCC_GetSysClockFreq+0xa0>)
 8002026:	5cd3      	ldrb	r3, [r2, r3]
 8002028:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	4a0d      	ldr	r2, [pc, #52]	; (8002064 <HAL_RCC_GetSysClockFreq+0x98>)
 800202e:	fb02 f203 	mul.w	r2, r2, r3
 8002032:	68bb      	ldr	r3, [r7, #8]
 8002034:	fbb2 f3f3 	udiv	r3, r2, r3
 8002038:	617b      	str	r3, [r7, #20]
 800203a:	e004      	b.n	8002046 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	4a0c      	ldr	r2, [pc, #48]	; (8002070 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002040:	fb02 f303 	mul.w	r3, r2, r3
 8002044:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002046:	697b      	ldr	r3, [r7, #20]
 8002048:	613b      	str	r3, [r7, #16]
      break;
 800204a:	e002      	b.n	8002052 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800204c:	4b05      	ldr	r3, [pc, #20]	; (8002064 <HAL_RCC_GetSysClockFreq+0x98>)
 800204e:	613b      	str	r3, [r7, #16]
      break;
 8002050:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002052:	693b      	ldr	r3, [r7, #16]
}
 8002054:	4618      	mov	r0, r3
 8002056:	371c      	adds	r7, #28
 8002058:	46bd      	mov	sp, r7
 800205a:	bc80      	pop	{r7}
 800205c:	4770      	bx	lr
 800205e:	bf00      	nop
 8002060:	40021000 	.word	0x40021000
 8002064:	007a1200 	.word	0x007a1200
 8002068:	08002900 	.word	0x08002900
 800206c:	08002910 	.word	0x08002910
 8002070:	003d0900 	.word	0x003d0900

08002074 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002074:	b480      	push	{r7}
 8002076:	b085      	sub	sp, #20
 8002078:	af00      	add	r7, sp, #0
 800207a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800207c:	4b0a      	ldr	r3, [pc, #40]	; (80020a8 <RCC_Delay+0x34>)
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	4a0a      	ldr	r2, [pc, #40]	; (80020ac <RCC_Delay+0x38>)
 8002082:	fba2 2303 	umull	r2, r3, r2, r3
 8002086:	0a5b      	lsrs	r3, r3, #9
 8002088:	687a      	ldr	r2, [r7, #4]
 800208a:	fb02 f303 	mul.w	r3, r2, r3
 800208e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002090:	bf00      	nop
  }
  while (Delay --);
 8002092:	68fb      	ldr	r3, [r7, #12]
 8002094:	1e5a      	subs	r2, r3, #1
 8002096:	60fa      	str	r2, [r7, #12]
 8002098:	2b00      	cmp	r3, #0
 800209a:	d1f9      	bne.n	8002090 <RCC_Delay+0x1c>
}
 800209c:	bf00      	nop
 800209e:	bf00      	nop
 80020a0:	3714      	adds	r7, #20
 80020a2:	46bd      	mov	sp, r7
 80020a4:	bc80      	pop	{r7}
 80020a6:	4770      	bx	lr
 80020a8:	20000028 	.word	0x20000028
 80020ac:	10624dd3 	.word	0x10624dd3

080020b0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80020b0:	b580      	push	{r7, lr}
 80020b2:	b082      	sub	sp, #8
 80020b4:	af00      	add	r7, sp, #0
 80020b6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d101      	bne.n	80020c2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80020be:	2301      	movs	r3, #1
 80020c0:	e041      	b.n	8002146 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80020c8:	b2db      	uxtb	r3, r3
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d106      	bne.n	80020dc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	2200      	movs	r2, #0
 80020d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80020d6:	6878      	ldr	r0, [r7, #4]
 80020d8:	f7ff f85a 	bl	8001190 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	2202      	movs	r2, #2
 80020e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	681a      	ldr	r2, [r3, #0]
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	3304      	adds	r3, #4
 80020ec:	4619      	mov	r1, r3
 80020ee:	4610      	mov	r0, r2
 80020f0:	f000 fa6e 	bl	80025d0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	2201      	movs	r2, #1
 80020f8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	2201      	movs	r2, #1
 8002100:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	2201      	movs	r2, #1
 8002108:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	2201      	movs	r2, #1
 8002110:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	2201      	movs	r2, #1
 8002118:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	2201      	movs	r2, #1
 8002120:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	2201      	movs	r2, #1
 8002128:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	2201      	movs	r2, #1
 8002130:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	2201      	movs	r2, #1
 8002138:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	2201      	movs	r2, #1
 8002140:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002144:	2300      	movs	r3, #0
}
 8002146:	4618      	mov	r0, r3
 8002148:	3708      	adds	r7, #8
 800214a:	46bd      	mov	sp, r7
 800214c:	bd80      	pop	{r7, pc}
	...

08002150 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002150:	b480      	push	{r7}
 8002152:	b085      	sub	sp, #20
 8002154:	af00      	add	r7, sp, #0
 8002156:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800215e:	b2db      	uxtb	r3, r3
 8002160:	2b01      	cmp	r3, #1
 8002162:	d001      	beq.n	8002168 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002164:	2301      	movs	r3, #1
 8002166:	e035      	b.n	80021d4 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	2202      	movs	r2, #2
 800216c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	68da      	ldr	r2, [r3, #12]
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	f042 0201 	orr.w	r2, r2, #1
 800217e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	4a16      	ldr	r2, [pc, #88]	; (80021e0 <HAL_TIM_Base_Start_IT+0x90>)
 8002186:	4293      	cmp	r3, r2
 8002188:	d009      	beq.n	800219e <HAL_TIM_Base_Start_IT+0x4e>
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002192:	d004      	beq.n	800219e <HAL_TIM_Base_Start_IT+0x4e>
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	4a12      	ldr	r2, [pc, #72]	; (80021e4 <HAL_TIM_Base_Start_IT+0x94>)
 800219a:	4293      	cmp	r3, r2
 800219c:	d111      	bne.n	80021c2 <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	689b      	ldr	r3, [r3, #8]
 80021a4:	f003 0307 	and.w	r3, r3, #7
 80021a8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80021aa:	68fb      	ldr	r3, [r7, #12]
 80021ac:	2b06      	cmp	r3, #6
 80021ae:	d010      	beq.n	80021d2 <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	681a      	ldr	r2, [r3, #0]
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	f042 0201 	orr.w	r2, r2, #1
 80021be:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80021c0:	e007      	b.n	80021d2 <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	681a      	ldr	r2, [r3, #0]
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	f042 0201 	orr.w	r2, r2, #1
 80021d0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80021d2:	2300      	movs	r3, #0
}
 80021d4:	4618      	mov	r0, r3
 80021d6:	3714      	adds	r7, #20
 80021d8:	46bd      	mov	sp, r7
 80021da:	bc80      	pop	{r7}
 80021dc:	4770      	bx	lr
 80021de:	bf00      	nop
 80021e0:	40012c00 	.word	0x40012c00
 80021e4:	40000400 	.word	0x40000400

080021e8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80021e8:	b580      	push	{r7, lr}
 80021ea:	b082      	sub	sp, #8
 80021ec:	af00      	add	r7, sp, #0
 80021ee:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	691b      	ldr	r3, [r3, #16]
 80021f6:	f003 0302 	and.w	r3, r3, #2
 80021fa:	2b02      	cmp	r3, #2
 80021fc:	d122      	bne.n	8002244 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	68db      	ldr	r3, [r3, #12]
 8002204:	f003 0302 	and.w	r3, r3, #2
 8002208:	2b02      	cmp	r3, #2
 800220a:	d11b      	bne.n	8002244 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	f06f 0202 	mvn.w	r2, #2
 8002214:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	2201      	movs	r2, #1
 800221a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	699b      	ldr	r3, [r3, #24]
 8002222:	f003 0303 	and.w	r3, r3, #3
 8002226:	2b00      	cmp	r3, #0
 8002228:	d003      	beq.n	8002232 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800222a:	6878      	ldr	r0, [r7, #4]
 800222c:	f000 f9b4 	bl	8002598 <HAL_TIM_IC_CaptureCallback>
 8002230:	e005      	b.n	800223e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002232:	6878      	ldr	r0, [r7, #4]
 8002234:	f000 f9a7 	bl	8002586 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002238:	6878      	ldr	r0, [r7, #4]
 800223a:	f000 f9b6 	bl	80025aa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	2200      	movs	r2, #0
 8002242:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	691b      	ldr	r3, [r3, #16]
 800224a:	f003 0304 	and.w	r3, r3, #4
 800224e:	2b04      	cmp	r3, #4
 8002250:	d122      	bne.n	8002298 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	68db      	ldr	r3, [r3, #12]
 8002258:	f003 0304 	and.w	r3, r3, #4
 800225c:	2b04      	cmp	r3, #4
 800225e:	d11b      	bne.n	8002298 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	f06f 0204 	mvn.w	r2, #4
 8002268:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	2202      	movs	r2, #2
 800226e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	699b      	ldr	r3, [r3, #24]
 8002276:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800227a:	2b00      	cmp	r3, #0
 800227c:	d003      	beq.n	8002286 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800227e:	6878      	ldr	r0, [r7, #4]
 8002280:	f000 f98a 	bl	8002598 <HAL_TIM_IC_CaptureCallback>
 8002284:	e005      	b.n	8002292 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002286:	6878      	ldr	r0, [r7, #4]
 8002288:	f000 f97d 	bl	8002586 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800228c:	6878      	ldr	r0, [r7, #4]
 800228e:	f000 f98c 	bl	80025aa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	2200      	movs	r2, #0
 8002296:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	691b      	ldr	r3, [r3, #16]
 800229e:	f003 0308 	and.w	r3, r3, #8
 80022a2:	2b08      	cmp	r3, #8
 80022a4:	d122      	bne.n	80022ec <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	68db      	ldr	r3, [r3, #12]
 80022ac:	f003 0308 	and.w	r3, r3, #8
 80022b0:	2b08      	cmp	r3, #8
 80022b2:	d11b      	bne.n	80022ec <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	f06f 0208 	mvn.w	r2, #8
 80022bc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	2204      	movs	r2, #4
 80022c2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	69db      	ldr	r3, [r3, #28]
 80022ca:	f003 0303 	and.w	r3, r3, #3
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d003      	beq.n	80022da <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80022d2:	6878      	ldr	r0, [r7, #4]
 80022d4:	f000 f960 	bl	8002598 <HAL_TIM_IC_CaptureCallback>
 80022d8:	e005      	b.n	80022e6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80022da:	6878      	ldr	r0, [r7, #4]
 80022dc:	f000 f953 	bl	8002586 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80022e0:	6878      	ldr	r0, [r7, #4]
 80022e2:	f000 f962 	bl	80025aa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	2200      	movs	r2, #0
 80022ea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	691b      	ldr	r3, [r3, #16]
 80022f2:	f003 0310 	and.w	r3, r3, #16
 80022f6:	2b10      	cmp	r3, #16
 80022f8:	d122      	bne.n	8002340 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	68db      	ldr	r3, [r3, #12]
 8002300:	f003 0310 	and.w	r3, r3, #16
 8002304:	2b10      	cmp	r3, #16
 8002306:	d11b      	bne.n	8002340 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	f06f 0210 	mvn.w	r2, #16
 8002310:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	2208      	movs	r2, #8
 8002316:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	69db      	ldr	r3, [r3, #28]
 800231e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002322:	2b00      	cmp	r3, #0
 8002324:	d003      	beq.n	800232e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002326:	6878      	ldr	r0, [r7, #4]
 8002328:	f000 f936 	bl	8002598 <HAL_TIM_IC_CaptureCallback>
 800232c:	e005      	b.n	800233a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800232e:	6878      	ldr	r0, [r7, #4]
 8002330:	f000 f929 	bl	8002586 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002334:	6878      	ldr	r0, [r7, #4]
 8002336:	f000 f938 	bl	80025aa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	2200      	movs	r2, #0
 800233e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	691b      	ldr	r3, [r3, #16]
 8002346:	f003 0301 	and.w	r3, r3, #1
 800234a:	2b01      	cmp	r3, #1
 800234c:	d10e      	bne.n	800236c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	68db      	ldr	r3, [r3, #12]
 8002354:	f003 0301 	and.w	r3, r3, #1
 8002358:	2b01      	cmp	r3, #1
 800235a:	d107      	bne.n	800236c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	f06f 0201 	mvn.w	r2, #1
 8002364:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002366:	6878      	ldr	r0, [r7, #4]
 8002368:	f7fe fa12 	bl	8000790 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	691b      	ldr	r3, [r3, #16]
 8002372:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002376:	2b80      	cmp	r3, #128	; 0x80
 8002378:	d10e      	bne.n	8002398 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	68db      	ldr	r3, [r3, #12]
 8002380:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002384:	2b80      	cmp	r3, #128	; 0x80
 8002386:	d107      	bne.n	8002398 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002390:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002392:	6878      	ldr	r0, [r7, #4]
 8002394:	f000 fa6b 	bl	800286e <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	691b      	ldr	r3, [r3, #16]
 800239e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80023a2:	2b40      	cmp	r3, #64	; 0x40
 80023a4:	d10e      	bne.n	80023c4 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	68db      	ldr	r3, [r3, #12]
 80023ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80023b0:	2b40      	cmp	r3, #64	; 0x40
 80023b2:	d107      	bne.n	80023c4 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80023bc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80023be:	6878      	ldr	r0, [r7, #4]
 80023c0:	f000 f8fc 	bl	80025bc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	691b      	ldr	r3, [r3, #16]
 80023ca:	f003 0320 	and.w	r3, r3, #32
 80023ce:	2b20      	cmp	r3, #32
 80023d0:	d10e      	bne.n	80023f0 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	68db      	ldr	r3, [r3, #12]
 80023d8:	f003 0320 	and.w	r3, r3, #32
 80023dc:	2b20      	cmp	r3, #32
 80023de:	d107      	bne.n	80023f0 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	f06f 0220 	mvn.w	r2, #32
 80023e8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80023ea:	6878      	ldr	r0, [r7, #4]
 80023ec:	f000 fa36 	bl	800285c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80023f0:	bf00      	nop
 80023f2:	3708      	adds	r7, #8
 80023f4:	46bd      	mov	sp, r7
 80023f6:	bd80      	pop	{r7, pc}

080023f8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80023f8:	b580      	push	{r7, lr}
 80023fa:	b084      	sub	sp, #16
 80023fc:	af00      	add	r7, sp, #0
 80023fe:	6078      	str	r0, [r7, #4]
 8002400:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002402:	2300      	movs	r3, #0
 8002404:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800240c:	2b01      	cmp	r3, #1
 800240e:	d101      	bne.n	8002414 <HAL_TIM_ConfigClockSource+0x1c>
 8002410:	2302      	movs	r3, #2
 8002412:	e0b4      	b.n	800257e <HAL_TIM_ConfigClockSource+0x186>
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	2201      	movs	r2, #1
 8002418:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	2202      	movs	r2, #2
 8002420:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	689b      	ldr	r3, [r3, #8]
 800242a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800242c:	68bb      	ldr	r3, [r7, #8]
 800242e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8002432:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002434:	68bb      	ldr	r3, [r7, #8]
 8002436:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800243a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	68ba      	ldr	r2, [r7, #8]
 8002442:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002444:	683b      	ldr	r3, [r7, #0]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800244c:	d03e      	beq.n	80024cc <HAL_TIM_ConfigClockSource+0xd4>
 800244e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002452:	f200 8087 	bhi.w	8002564 <HAL_TIM_ConfigClockSource+0x16c>
 8002456:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800245a:	f000 8086 	beq.w	800256a <HAL_TIM_ConfigClockSource+0x172>
 800245e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002462:	d87f      	bhi.n	8002564 <HAL_TIM_ConfigClockSource+0x16c>
 8002464:	2b70      	cmp	r3, #112	; 0x70
 8002466:	d01a      	beq.n	800249e <HAL_TIM_ConfigClockSource+0xa6>
 8002468:	2b70      	cmp	r3, #112	; 0x70
 800246a:	d87b      	bhi.n	8002564 <HAL_TIM_ConfigClockSource+0x16c>
 800246c:	2b60      	cmp	r3, #96	; 0x60
 800246e:	d050      	beq.n	8002512 <HAL_TIM_ConfigClockSource+0x11a>
 8002470:	2b60      	cmp	r3, #96	; 0x60
 8002472:	d877      	bhi.n	8002564 <HAL_TIM_ConfigClockSource+0x16c>
 8002474:	2b50      	cmp	r3, #80	; 0x50
 8002476:	d03c      	beq.n	80024f2 <HAL_TIM_ConfigClockSource+0xfa>
 8002478:	2b50      	cmp	r3, #80	; 0x50
 800247a:	d873      	bhi.n	8002564 <HAL_TIM_ConfigClockSource+0x16c>
 800247c:	2b40      	cmp	r3, #64	; 0x40
 800247e:	d058      	beq.n	8002532 <HAL_TIM_ConfigClockSource+0x13a>
 8002480:	2b40      	cmp	r3, #64	; 0x40
 8002482:	d86f      	bhi.n	8002564 <HAL_TIM_ConfigClockSource+0x16c>
 8002484:	2b30      	cmp	r3, #48	; 0x30
 8002486:	d064      	beq.n	8002552 <HAL_TIM_ConfigClockSource+0x15a>
 8002488:	2b30      	cmp	r3, #48	; 0x30
 800248a:	d86b      	bhi.n	8002564 <HAL_TIM_ConfigClockSource+0x16c>
 800248c:	2b20      	cmp	r3, #32
 800248e:	d060      	beq.n	8002552 <HAL_TIM_ConfigClockSource+0x15a>
 8002490:	2b20      	cmp	r3, #32
 8002492:	d867      	bhi.n	8002564 <HAL_TIM_ConfigClockSource+0x16c>
 8002494:	2b00      	cmp	r3, #0
 8002496:	d05c      	beq.n	8002552 <HAL_TIM_ConfigClockSource+0x15a>
 8002498:	2b10      	cmp	r3, #16
 800249a:	d05a      	beq.n	8002552 <HAL_TIM_ConfigClockSource+0x15a>
 800249c:	e062      	b.n	8002564 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	6818      	ldr	r0, [r3, #0]
 80024a2:	683b      	ldr	r3, [r7, #0]
 80024a4:	6899      	ldr	r1, [r3, #8]
 80024a6:	683b      	ldr	r3, [r7, #0]
 80024a8:	685a      	ldr	r2, [r3, #4]
 80024aa:	683b      	ldr	r3, [r7, #0]
 80024ac:	68db      	ldr	r3, [r3, #12]
 80024ae:	f000 f95e 	bl	800276e <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	689b      	ldr	r3, [r3, #8]
 80024b8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80024ba:	68bb      	ldr	r3, [r7, #8]
 80024bc:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80024c0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	68ba      	ldr	r2, [r7, #8]
 80024c8:	609a      	str	r2, [r3, #8]
      break;
 80024ca:	e04f      	b.n	800256c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	6818      	ldr	r0, [r3, #0]
 80024d0:	683b      	ldr	r3, [r7, #0]
 80024d2:	6899      	ldr	r1, [r3, #8]
 80024d4:	683b      	ldr	r3, [r7, #0]
 80024d6:	685a      	ldr	r2, [r3, #4]
 80024d8:	683b      	ldr	r3, [r7, #0]
 80024da:	68db      	ldr	r3, [r3, #12]
 80024dc:	f000 f947 	bl	800276e <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	689a      	ldr	r2, [r3, #8]
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80024ee:	609a      	str	r2, [r3, #8]
      break;
 80024f0:	e03c      	b.n	800256c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	6818      	ldr	r0, [r3, #0]
 80024f6:	683b      	ldr	r3, [r7, #0]
 80024f8:	6859      	ldr	r1, [r3, #4]
 80024fa:	683b      	ldr	r3, [r7, #0]
 80024fc:	68db      	ldr	r3, [r3, #12]
 80024fe:	461a      	mov	r2, r3
 8002500:	f000 f8be 	bl	8002680 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	2150      	movs	r1, #80	; 0x50
 800250a:	4618      	mov	r0, r3
 800250c:	f000 f915 	bl	800273a <TIM_ITRx_SetConfig>
      break;
 8002510:	e02c      	b.n	800256c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	6818      	ldr	r0, [r3, #0]
 8002516:	683b      	ldr	r3, [r7, #0]
 8002518:	6859      	ldr	r1, [r3, #4]
 800251a:	683b      	ldr	r3, [r7, #0]
 800251c:	68db      	ldr	r3, [r3, #12]
 800251e:	461a      	mov	r2, r3
 8002520:	f000 f8dc 	bl	80026dc <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	2160      	movs	r1, #96	; 0x60
 800252a:	4618      	mov	r0, r3
 800252c:	f000 f905 	bl	800273a <TIM_ITRx_SetConfig>
      break;
 8002530:	e01c      	b.n	800256c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	6818      	ldr	r0, [r3, #0]
 8002536:	683b      	ldr	r3, [r7, #0]
 8002538:	6859      	ldr	r1, [r3, #4]
 800253a:	683b      	ldr	r3, [r7, #0]
 800253c:	68db      	ldr	r3, [r3, #12]
 800253e:	461a      	mov	r2, r3
 8002540:	f000 f89e 	bl	8002680 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	2140      	movs	r1, #64	; 0x40
 800254a:	4618      	mov	r0, r3
 800254c:	f000 f8f5 	bl	800273a <TIM_ITRx_SetConfig>
      break;
 8002550:	e00c      	b.n	800256c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	681a      	ldr	r2, [r3, #0]
 8002556:	683b      	ldr	r3, [r7, #0]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	4619      	mov	r1, r3
 800255c:	4610      	mov	r0, r2
 800255e:	f000 f8ec 	bl	800273a <TIM_ITRx_SetConfig>
      break;
 8002562:	e003      	b.n	800256c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002564:	2301      	movs	r3, #1
 8002566:	73fb      	strb	r3, [r7, #15]
      break;
 8002568:	e000      	b.n	800256c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800256a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	2201      	movs	r2, #1
 8002570:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	2200      	movs	r2, #0
 8002578:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800257c:	7bfb      	ldrb	r3, [r7, #15]
}
 800257e:	4618      	mov	r0, r3
 8002580:	3710      	adds	r7, #16
 8002582:	46bd      	mov	sp, r7
 8002584:	bd80      	pop	{r7, pc}

08002586 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002586:	b480      	push	{r7}
 8002588:	b083      	sub	sp, #12
 800258a:	af00      	add	r7, sp, #0
 800258c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800258e:	bf00      	nop
 8002590:	370c      	adds	r7, #12
 8002592:	46bd      	mov	sp, r7
 8002594:	bc80      	pop	{r7}
 8002596:	4770      	bx	lr

08002598 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002598:	b480      	push	{r7}
 800259a:	b083      	sub	sp, #12
 800259c:	af00      	add	r7, sp, #0
 800259e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80025a0:	bf00      	nop
 80025a2:	370c      	adds	r7, #12
 80025a4:	46bd      	mov	sp, r7
 80025a6:	bc80      	pop	{r7}
 80025a8:	4770      	bx	lr

080025aa <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80025aa:	b480      	push	{r7}
 80025ac:	b083      	sub	sp, #12
 80025ae:	af00      	add	r7, sp, #0
 80025b0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80025b2:	bf00      	nop
 80025b4:	370c      	adds	r7, #12
 80025b6:	46bd      	mov	sp, r7
 80025b8:	bc80      	pop	{r7}
 80025ba:	4770      	bx	lr

080025bc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80025bc:	b480      	push	{r7}
 80025be:	b083      	sub	sp, #12
 80025c0:	af00      	add	r7, sp, #0
 80025c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80025c4:	bf00      	nop
 80025c6:	370c      	adds	r7, #12
 80025c8:	46bd      	mov	sp, r7
 80025ca:	bc80      	pop	{r7}
 80025cc:	4770      	bx	lr
	...

080025d0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80025d0:	b480      	push	{r7}
 80025d2:	b085      	sub	sp, #20
 80025d4:	af00      	add	r7, sp, #0
 80025d6:	6078      	str	r0, [r7, #4]
 80025d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	4a25      	ldr	r2, [pc, #148]	; (8002678 <TIM_Base_SetConfig+0xa8>)
 80025e4:	4293      	cmp	r3, r2
 80025e6:	d007      	beq.n	80025f8 <TIM_Base_SetConfig+0x28>
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80025ee:	d003      	beq.n	80025f8 <TIM_Base_SetConfig+0x28>
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	4a22      	ldr	r2, [pc, #136]	; (800267c <TIM_Base_SetConfig+0xac>)
 80025f4:	4293      	cmp	r3, r2
 80025f6:	d108      	bne.n	800260a <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80025f8:	68fb      	ldr	r3, [r7, #12]
 80025fa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80025fe:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002600:	683b      	ldr	r3, [r7, #0]
 8002602:	685b      	ldr	r3, [r3, #4]
 8002604:	68fa      	ldr	r2, [r7, #12]
 8002606:	4313      	orrs	r3, r2
 8002608:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	4a1a      	ldr	r2, [pc, #104]	; (8002678 <TIM_Base_SetConfig+0xa8>)
 800260e:	4293      	cmp	r3, r2
 8002610:	d007      	beq.n	8002622 <TIM_Base_SetConfig+0x52>
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002618:	d003      	beq.n	8002622 <TIM_Base_SetConfig+0x52>
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	4a17      	ldr	r2, [pc, #92]	; (800267c <TIM_Base_SetConfig+0xac>)
 800261e:	4293      	cmp	r3, r2
 8002620:	d108      	bne.n	8002634 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002622:	68fb      	ldr	r3, [r7, #12]
 8002624:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002628:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800262a:	683b      	ldr	r3, [r7, #0]
 800262c:	68db      	ldr	r3, [r3, #12]
 800262e:	68fa      	ldr	r2, [r7, #12]
 8002630:	4313      	orrs	r3, r2
 8002632:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002634:	68fb      	ldr	r3, [r7, #12]
 8002636:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800263a:	683b      	ldr	r3, [r7, #0]
 800263c:	695b      	ldr	r3, [r3, #20]
 800263e:	4313      	orrs	r3, r2
 8002640:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	68fa      	ldr	r2, [r7, #12]
 8002646:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002648:	683b      	ldr	r3, [r7, #0]
 800264a:	689a      	ldr	r2, [r3, #8]
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002650:	683b      	ldr	r3, [r7, #0]
 8002652:	681a      	ldr	r2, [r3, #0]
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	4a07      	ldr	r2, [pc, #28]	; (8002678 <TIM_Base_SetConfig+0xa8>)
 800265c:	4293      	cmp	r3, r2
 800265e:	d103      	bne.n	8002668 <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002660:	683b      	ldr	r3, [r7, #0]
 8002662:	691a      	ldr	r2, [r3, #16]
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	2201      	movs	r2, #1
 800266c:	615a      	str	r2, [r3, #20]
}
 800266e:	bf00      	nop
 8002670:	3714      	adds	r7, #20
 8002672:	46bd      	mov	sp, r7
 8002674:	bc80      	pop	{r7}
 8002676:	4770      	bx	lr
 8002678:	40012c00 	.word	0x40012c00
 800267c:	40000400 	.word	0x40000400

08002680 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002680:	b480      	push	{r7}
 8002682:	b087      	sub	sp, #28
 8002684:	af00      	add	r7, sp, #0
 8002686:	60f8      	str	r0, [r7, #12]
 8002688:	60b9      	str	r1, [r7, #8]
 800268a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800268c:	68fb      	ldr	r3, [r7, #12]
 800268e:	6a1b      	ldr	r3, [r3, #32]
 8002690:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002692:	68fb      	ldr	r3, [r7, #12]
 8002694:	6a1b      	ldr	r3, [r3, #32]
 8002696:	f023 0201 	bic.w	r2, r3, #1
 800269a:	68fb      	ldr	r3, [r7, #12]
 800269c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800269e:	68fb      	ldr	r3, [r7, #12]
 80026a0:	699b      	ldr	r3, [r3, #24]
 80026a2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80026a4:	693b      	ldr	r3, [r7, #16]
 80026a6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80026aa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	011b      	lsls	r3, r3, #4
 80026b0:	693a      	ldr	r2, [r7, #16]
 80026b2:	4313      	orrs	r3, r2
 80026b4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80026b6:	697b      	ldr	r3, [r7, #20]
 80026b8:	f023 030a 	bic.w	r3, r3, #10
 80026bc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80026be:	697a      	ldr	r2, [r7, #20]
 80026c0:	68bb      	ldr	r3, [r7, #8]
 80026c2:	4313      	orrs	r3, r2
 80026c4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80026c6:	68fb      	ldr	r3, [r7, #12]
 80026c8:	693a      	ldr	r2, [r7, #16]
 80026ca:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	697a      	ldr	r2, [r7, #20]
 80026d0:	621a      	str	r2, [r3, #32]
}
 80026d2:	bf00      	nop
 80026d4:	371c      	adds	r7, #28
 80026d6:	46bd      	mov	sp, r7
 80026d8:	bc80      	pop	{r7}
 80026da:	4770      	bx	lr

080026dc <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80026dc:	b480      	push	{r7}
 80026de:	b087      	sub	sp, #28
 80026e0:	af00      	add	r7, sp, #0
 80026e2:	60f8      	str	r0, [r7, #12]
 80026e4:	60b9      	str	r1, [r7, #8]
 80026e6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	6a1b      	ldr	r3, [r3, #32]
 80026ec:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	6a1b      	ldr	r3, [r3, #32]
 80026f2:	f023 0210 	bic.w	r2, r3, #16
 80026f6:	68fb      	ldr	r3, [r7, #12]
 80026f8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	699b      	ldr	r3, [r3, #24]
 80026fe:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002700:	693b      	ldr	r3, [r7, #16]
 8002702:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002706:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	031b      	lsls	r3, r3, #12
 800270c:	693a      	ldr	r2, [r7, #16]
 800270e:	4313      	orrs	r3, r2
 8002710:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002712:	697b      	ldr	r3, [r7, #20]
 8002714:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002718:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800271a:	68bb      	ldr	r3, [r7, #8]
 800271c:	011b      	lsls	r3, r3, #4
 800271e:	697a      	ldr	r2, [r7, #20]
 8002720:	4313      	orrs	r3, r2
 8002722:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	693a      	ldr	r2, [r7, #16]
 8002728:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800272a:	68fb      	ldr	r3, [r7, #12]
 800272c:	697a      	ldr	r2, [r7, #20]
 800272e:	621a      	str	r2, [r3, #32]
}
 8002730:	bf00      	nop
 8002732:	371c      	adds	r7, #28
 8002734:	46bd      	mov	sp, r7
 8002736:	bc80      	pop	{r7}
 8002738:	4770      	bx	lr

0800273a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800273a:	b480      	push	{r7}
 800273c:	b085      	sub	sp, #20
 800273e:	af00      	add	r7, sp, #0
 8002740:	6078      	str	r0, [r7, #4]
 8002742:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	689b      	ldr	r3, [r3, #8]
 8002748:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800274a:	68fb      	ldr	r3, [r7, #12]
 800274c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002750:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002752:	683a      	ldr	r2, [r7, #0]
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	4313      	orrs	r3, r2
 8002758:	f043 0307 	orr.w	r3, r3, #7
 800275c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	68fa      	ldr	r2, [r7, #12]
 8002762:	609a      	str	r2, [r3, #8]
}
 8002764:	bf00      	nop
 8002766:	3714      	adds	r7, #20
 8002768:	46bd      	mov	sp, r7
 800276a:	bc80      	pop	{r7}
 800276c:	4770      	bx	lr

0800276e <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800276e:	b480      	push	{r7}
 8002770:	b087      	sub	sp, #28
 8002772:	af00      	add	r7, sp, #0
 8002774:	60f8      	str	r0, [r7, #12]
 8002776:	60b9      	str	r1, [r7, #8]
 8002778:	607a      	str	r2, [r7, #4]
 800277a:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800277c:	68fb      	ldr	r3, [r7, #12]
 800277e:	689b      	ldr	r3, [r3, #8]
 8002780:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002782:	697b      	ldr	r3, [r7, #20]
 8002784:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002788:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800278a:	683b      	ldr	r3, [r7, #0]
 800278c:	021a      	lsls	r2, r3, #8
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	431a      	orrs	r2, r3
 8002792:	68bb      	ldr	r3, [r7, #8]
 8002794:	4313      	orrs	r3, r2
 8002796:	697a      	ldr	r2, [r7, #20]
 8002798:	4313      	orrs	r3, r2
 800279a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800279c:	68fb      	ldr	r3, [r7, #12]
 800279e:	697a      	ldr	r2, [r7, #20]
 80027a0:	609a      	str	r2, [r3, #8]
}
 80027a2:	bf00      	nop
 80027a4:	371c      	adds	r7, #28
 80027a6:	46bd      	mov	sp, r7
 80027a8:	bc80      	pop	{r7}
 80027aa:	4770      	bx	lr

080027ac <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80027ac:	b480      	push	{r7}
 80027ae:	b085      	sub	sp, #20
 80027b0:	af00      	add	r7, sp, #0
 80027b2:	6078      	str	r0, [r7, #4]
 80027b4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80027bc:	2b01      	cmp	r3, #1
 80027be:	d101      	bne.n	80027c4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80027c0:	2302      	movs	r3, #2
 80027c2:	e041      	b.n	8002848 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	2201      	movs	r2, #1
 80027c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	2202      	movs	r2, #2
 80027d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	685b      	ldr	r3, [r3, #4]
 80027da:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	689b      	ldr	r3, [r3, #8]
 80027e2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80027ea:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80027ec:	683b      	ldr	r3, [r7, #0]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	68fa      	ldr	r2, [r7, #12]
 80027f2:	4313      	orrs	r3, r2
 80027f4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	68fa      	ldr	r2, [r7, #12]
 80027fc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	4a14      	ldr	r2, [pc, #80]	; (8002854 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8002804:	4293      	cmp	r3, r2
 8002806:	d009      	beq.n	800281c <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002810:	d004      	beq.n	800281c <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	4a10      	ldr	r2, [pc, #64]	; (8002858 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8002818:	4293      	cmp	r3, r2
 800281a:	d10c      	bne.n	8002836 <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800281c:	68bb      	ldr	r3, [r7, #8]
 800281e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002822:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002824:	683b      	ldr	r3, [r7, #0]
 8002826:	685b      	ldr	r3, [r3, #4]
 8002828:	68ba      	ldr	r2, [r7, #8]
 800282a:	4313      	orrs	r3, r2
 800282c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	68ba      	ldr	r2, [r7, #8]
 8002834:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	2201      	movs	r2, #1
 800283a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	2200      	movs	r2, #0
 8002842:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002846:	2300      	movs	r3, #0
}
 8002848:	4618      	mov	r0, r3
 800284a:	3714      	adds	r7, #20
 800284c:	46bd      	mov	sp, r7
 800284e:	bc80      	pop	{r7}
 8002850:	4770      	bx	lr
 8002852:	bf00      	nop
 8002854:	40012c00 	.word	0x40012c00
 8002858:	40000400 	.word	0x40000400

0800285c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800285c:	b480      	push	{r7}
 800285e:	b083      	sub	sp, #12
 8002860:	af00      	add	r7, sp, #0
 8002862:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002864:	bf00      	nop
 8002866:	370c      	adds	r7, #12
 8002868:	46bd      	mov	sp, r7
 800286a:	bc80      	pop	{r7}
 800286c:	4770      	bx	lr

0800286e <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800286e:	b480      	push	{r7}
 8002870:	b083      	sub	sp, #12
 8002872:	af00      	add	r7, sp, #0
 8002874:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002876:	bf00      	nop
 8002878:	370c      	adds	r7, #12
 800287a:	46bd      	mov	sp, r7
 800287c:	bc80      	pop	{r7}
 800287e:	4770      	bx	lr

08002880 <__libc_init_array>:
 8002880:	b570      	push	{r4, r5, r6, lr}
 8002882:	2600      	movs	r6, #0
 8002884:	4d0c      	ldr	r5, [pc, #48]	; (80028b8 <__libc_init_array+0x38>)
 8002886:	4c0d      	ldr	r4, [pc, #52]	; (80028bc <__libc_init_array+0x3c>)
 8002888:	1b64      	subs	r4, r4, r5
 800288a:	10a4      	asrs	r4, r4, #2
 800288c:	42a6      	cmp	r6, r4
 800288e:	d109      	bne.n	80028a4 <__libc_init_array+0x24>
 8002890:	f000 f822 	bl	80028d8 <_init>
 8002894:	2600      	movs	r6, #0
 8002896:	4d0a      	ldr	r5, [pc, #40]	; (80028c0 <__libc_init_array+0x40>)
 8002898:	4c0a      	ldr	r4, [pc, #40]	; (80028c4 <__libc_init_array+0x44>)
 800289a:	1b64      	subs	r4, r4, r5
 800289c:	10a4      	asrs	r4, r4, #2
 800289e:	42a6      	cmp	r6, r4
 80028a0:	d105      	bne.n	80028ae <__libc_init_array+0x2e>
 80028a2:	bd70      	pop	{r4, r5, r6, pc}
 80028a4:	f855 3b04 	ldr.w	r3, [r5], #4
 80028a8:	4798      	blx	r3
 80028aa:	3601      	adds	r6, #1
 80028ac:	e7ee      	b.n	800288c <__libc_init_array+0xc>
 80028ae:	f855 3b04 	ldr.w	r3, [r5], #4
 80028b2:	4798      	blx	r3
 80028b4:	3601      	adds	r6, #1
 80028b6:	e7f2      	b.n	800289e <__libc_init_array+0x1e>
 80028b8:	08002914 	.word	0x08002914
 80028bc:	08002914 	.word	0x08002914
 80028c0:	08002914 	.word	0x08002914
 80028c4:	08002918 	.word	0x08002918

080028c8 <memset>:
 80028c8:	4603      	mov	r3, r0
 80028ca:	4402      	add	r2, r0
 80028cc:	4293      	cmp	r3, r2
 80028ce:	d100      	bne.n	80028d2 <memset+0xa>
 80028d0:	4770      	bx	lr
 80028d2:	f803 1b01 	strb.w	r1, [r3], #1
 80028d6:	e7f9      	b.n	80028cc <memset+0x4>

080028d8 <_init>:
 80028d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80028da:	bf00      	nop
 80028dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80028de:	bc08      	pop	{r3}
 80028e0:	469e      	mov	lr, r3
 80028e2:	4770      	bx	lr

080028e4 <_fini>:
 80028e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80028e6:	bf00      	nop
 80028e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80028ea:	bc08      	pop	{r3}
 80028ec:	469e      	mov	lr, r3
 80028ee:	4770      	bx	lr
