// Seed: 1745125254
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout wire id_11;
  output wire id_10;
  inout wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  inout tri1 id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_3 = 1;
  logic id_12;
  ;
  supply1 id_13 = -1'd0;
endmodule
module module_1 (
    output tri0 id_0,
    output supply0 id_1,
    input supply1 id_2
);
  logic id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
endmodule
