--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 24902 paths analyzed, 243 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.272ns.
--------------------------------------------------------------------------------
Slack:                  7.728ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_inp_b_q_9 (FF)
  Destination:          M_state_q_FSM_FFd2_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.656ns (Levels of Logic = 6)
  Clock Path Skew:      -0.581ns (0.689 - 1.270)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_inp_b_q_9 to M_state_q_FSM_FFd2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X11Y60.Q4     Tickq                 1.778   io_dip_9_IBUF
                                                       M_inp_b_q_9
    SLICE_X12Y49.C2      net (fanout=1)        1.994   M_inp_b_q[9]
    SLICE_X12Y49.C       Tilo                  0.255   M_state_q_FSM_FFd4_2
                                                       M_state_q_M_alu_b<9>1
    SLICE_X16Y54.B3      net (fanout=6)        1.268   M_alu_b[9]
    SLICE_X16Y54.B       Tilo                  0.254   M_alu_b[5]
                                                       M_state_q_io_led<0>57
    SLICE_X18Y54.CX      net (fanout=1)        0.458   M_state_q_io_led<0>57
    SLICE_X18Y54.CMUX    Tcxc                  0.192   M_state_q_io_led<0>59
                                                       M_state_q_io_led<0>59
    SLICE_X18Y47.B4      net (fanout=1)        1.185   M_state_q_io_led<0>59
    SLICE_X18Y47.B       Tilo                  0.235   M_state_q_io_led<0>5
                                                       M_state_q_io_led<0>511
    SLICE_X17Y49.B1      net (fanout=4)        0.998   M_state_q_io_led<0>5
    SLICE_X17Y49.B       Tilo                  0.259   io_led_2_OBUF
                                                       M_alu_out[15]_GND_1_o_equal_45_o<15>_SW0
    SLICE_X11Y50.A4      net (fanout=1)        1.056   N38
    SLICE_X11Y50.A       Tilo                  0.259   M_state_q_FSM_FFd2_2
                                                       M_state_q_FSM_FFd2-In1
    SLICE_X11Y50.BX      net (fanout=2)        1.351   M_state_q_FSM_FFd2-In
    SLICE_X11Y50.CLK     Tdick                 0.114   M_state_q_FSM_FFd2_2
                                                       M_state_q_FSM_FFd2_2
    -------------------------------------------------  ---------------------------
    Total                                     11.656ns (3.346ns logic, 8.310ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack:                  8.062ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_inp_b_q_9 (FF)
  Destination:          M_state_q_FSM_FFd2_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.322ns (Levels of Logic = 6)
  Clock Path Skew:      -0.581ns (0.689 - 1.270)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_inp_b_q_9 to M_state_q_FSM_FFd2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X11Y60.Q4     Tickq                 1.778   io_dip_9_IBUF
                                                       M_inp_b_q_9
    SLICE_X12Y49.C2      net (fanout=1)        1.994   M_inp_b_q[9]
    SLICE_X12Y49.C       Tilo                  0.255   M_state_q_FSM_FFd4_2
                                                       M_state_q_M_alu_b<9>1
    SLICE_X16Y54.B3      net (fanout=6)        1.268   M_alu_b[9]
    SLICE_X16Y54.B       Tilo                  0.254   M_alu_b[5]
                                                       M_state_q_io_led<0>57
    SLICE_X18Y54.CX      net (fanout=1)        0.458   M_state_q_io_led<0>57
    SLICE_X18Y54.CMUX    Tcxc                  0.192   M_state_q_io_led<0>59
                                                       M_state_q_io_led<0>59
    SLICE_X18Y47.B4      net (fanout=1)        1.185   M_state_q_io_led<0>59
    SLICE_X18Y47.B       Tilo                  0.235   M_state_q_io_led<0>5
                                                       M_state_q_io_led<0>511
    SLICE_X16Y48.C3      net (fanout=4)        0.638   M_state_q_io_led<0>5
    SLICE_X16Y48.C       Tilo                  0.255   M_alu_out[15]_GND_1_o_equal_41_o<15>21
                                                       M_alu_out[15]_GND_1_o_equal_41_o<15>22
    SLICE_X11Y50.A5      net (fanout=4)        1.086   M_alu_out[15]_GND_1_o_equal_41_o<15>2
    SLICE_X11Y50.A       Tilo                  0.259   M_state_q_FSM_FFd2_2
                                                       M_state_q_FSM_FFd2-In1
    SLICE_X11Y50.BX      net (fanout=2)        1.351   M_state_q_FSM_FFd2-In
    SLICE_X11Y50.CLK     Tdick                 0.114   M_state_q_FSM_FFd2_2
                                                       M_state_q_FSM_FFd2_2
    -------------------------------------------------  ---------------------------
    Total                                     11.322ns (3.342ns logic, 7.980ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack:                  8.227ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_inp_b_q_9 (FF)
  Destination:          M_state_q_FSM_FFd2_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.157ns (Levels of Logic = 7)
  Clock Path Skew:      -0.581ns (0.689 - 1.270)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_inp_b_q_9 to M_state_q_FSM_FFd2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X11Y60.Q4     Tickq                 1.778   io_dip_9_IBUF
                                                       M_inp_b_q_9
    SLICE_X12Y49.C2      net (fanout=1)        1.994   M_inp_b_q[9]
    SLICE_X12Y49.C       Tilo                  0.255   M_state_q_FSM_FFd4_2
                                                       M_state_q_M_alu_b<9>1
    SLICE_X16Y52.B2      net (fanout=6)        1.004   M_alu_b[9]
    SLICE_X16Y52.COUT    Topcyb                0.483   alu/aluadder/Maddsub_adder_cy[11]
                                                       alu/aluadder/Maddsub_adder_lut<9>
                                                       alu/aluadder/Maddsub_adder_cy<11>
    SLICE_X16Y53.CIN     net (fanout=1)        0.003   alu/aluadder/Maddsub_adder_cy[11]
    SLICE_X16Y53.CMUX    Tcinc                 0.279   M_aluadder_adder[15]
                                                       alu/aluadder/Maddsub_adder_xor<15>
    SLICE_X11Y49.D2      net (fanout=3)        1.608   M_aluadder_adder[14]
    SLICE_X11Y49.D       Tilo                  0.259   M_alu_out[15]_GND_1_o_equal_43_o<15>13
                                                       M_alu_out[15]_GND_1_o_equal_43_o<15>13
    SLICE_X11Y50.C6      net (fanout=1)        0.327   M_alu_out[15]_GND_1_o_equal_43_o<15>13
    SLICE_X11Y50.C       Tilo                  0.259   M_state_q_FSM_FFd2_2
                                                       M_alu_out[15]_GND_1_o_equal_43_o<15>14_SW0
    SLICE_X11Y50.B6      net (fanout=3)        0.361   N46
    SLICE_X11Y50.B       Tilo                  0.259   M_state_q_FSM_FFd2_2
                                                       M_alu_out[15]_GND_1_o_equal_43_o<15>14
    SLICE_X11Y50.A3      net (fanout=1)        0.564   M_alu_out[15]_GND_1_o_equal_43_o<15>1
    SLICE_X11Y50.A       Tilo                  0.259   M_state_q_FSM_FFd2_2
                                                       M_state_q_FSM_FFd2-In1
    SLICE_X11Y50.BX      net (fanout=2)        1.351   M_state_q_FSM_FFd2-In
    SLICE_X11Y50.CLK     Tdick                 0.114   M_state_q_FSM_FFd2_2
                                                       M_state_q_FSM_FFd2_2
    -------------------------------------------------  ---------------------------
    Total                                     11.157ns (3.945ns logic, 7.212ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Slack:                  8.251ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_inp_a_q_11 (FF)
  Destination:          M_state_q_FSM_FFd2_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.135ns (Levels of Logic = 6)
  Clock Path Skew:      -0.579ns (0.689 - 1.268)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_inp_a_q_11 to M_state_q_FSM_FFd2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y58.Q4     Tickq                 1.778   io_dip_11_IBUF
                                                       M_inp_a_q_11
    SLICE_X19Y48.C1      net (fanout=5)        1.821   M_inp_a_q[11]
    SLICE_X19Y48.C       Tilo                  0.259   N48
                                                       M_alu_a<11>1
    SLICE_X16Y54.B5      net (fanout=6)        0.916   M_alu_a[11]
    SLICE_X16Y54.B       Tilo                  0.254   M_alu_b[5]
                                                       M_state_q_io_led<0>57
    SLICE_X18Y54.CX      net (fanout=1)        0.458   M_state_q_io_led<0>57
    SLICE_X18Y54.CMUX    Tcxc                  0.192   M_state_q_io_led<0>59
                                                       M_state_q_io_led<0>59
    SLICE_X18Y47.B4      net (fanout=1)        1.185   M_state_q_io_led<0>59
    SLICE_X18Y47.B       Tilo                  0.235   M_state_q_io_led<0>5
                                                       M_state_q_io_led<0>511
    SLICE_X17Y49.B1      net (fanout=4)        0.998   M_state_q_io_led<0>5
    SLICE_X17Y49.B       Tilo                  0.259   io_led_2_OBUF
                                                       M_alu_out[15]_GND_1_o_equal_45_o<15>_SW0
    SLICE_X11Y50.A4      net (fanout=1)        1.056   N38
    SLICE_X11Y50.A       Tilo                  0.259   M_state_q_FSM_FFd2_2
                                                       M_state_q_FSM_FFd2-In1
    SLICE_X11Y50.BX      net (fanout=2)        1.351   M_state_q_FSM_FFd2-In
    SLICE_X11Y50.CLK     Tdick                 0.114   M_state_q_FSM_FFd2_2
                                                       M_state_q_FSM_FFd2_2
    -------------------------------------------------  ---------------------------
    Total                                     11.135ns (3.350ns logic, 7.785ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Slack:                  8.396ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_inp_a_q_14 (FF)
  Destination:          M_state_q_FSM_FFd2_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.998ns (Levels of Logic = 6)
  Clock Path Skew:      -0.571ns (0.689 - 1.260)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_inp_a_q_14 to M_state_q_FSM_FFd2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y49.Q4     Tickq                 1.778   io_dip_14_IBUF
                                                       M_inp_a_q_14
    SLICE_X13Y47.A3      net (fanout=1)        1.439   M_inp_a_q[14]
    SLICE_X13Y47.A       Tilo                  0.259   M_state_q_io_led<14>12
                                                       M_state_q_M_alu_a<14>1
    SLICE_X16Y53.C2      net (fanout=10)       1.666   M_alu_a[14]
    SLICE_X16Y53.CMUX    Topcc                 0.495   M_aluadder_adder[15]
                                                       alu/aluadder/Maddsub_adder_lut<14>
                                                       alu/aluadder/Maddsub_adder_xor<15>
    SLICE_X11Y49.D2      net (fanout=3)        1.608   M_aluadder_adder[14]
    SLICE_X11Y49.D       Tilo                  0.259   M_alu_out[15]_GND_1_o_equal_43_o<15>13
                                                       M_alu_out[15]_GND_1_o_equal_43_o<15>13
    SLICE_X11Y50.C6      net (fanout=1)        0.327   M_alu_out[15]_GND_1_o_equal_43_o<15>13
    SLICE_X11Y50.C       Tilo                  0.259   M_state_q_FSM_FFd2_2
                                                       M_alu_out[15]_GND_1_o_equal_43_o<15>14_SW0
    SLICE_X11Y50.B6      net (fanout=3)        0.361   N46
    SLICE_X11Y50.B       Tilo                  0.259   M_state_q_FSM_FFd2_2
                                                       M_alu_out[15]_GND_1_o_equal_43_o<15>14
    SLICE_X11Y50.A3      net (fanout=1)        0.564   M_alu_out[15]_GND_1_o_equal_43_o<15>1
    SLICE_X11Y50.A       Tilo                  0.259   M_state_q_FSM_FFd2_2
                                                       M_state_q_FSM_FFd2-In1
    SLICE_X11Y50.BX      net (fanout=2)        1.351   M_state_q_FSM_FFd2-In
    SLICE_X11Y50.CLK     Tdick                 0.114   M_state_q_FSM_FFd2_2
                                                       M_state_q_FSM_FFd2_2
    -------------------------------------------------  ---------------------------
    Total                                     10.998ns (3.682ns logic, 7.316ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack:                  8.429ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_inp_b_q_9 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.955ns (Levels of Logic = 7)
  Clock Path Skew:      -0.581ns (0.689 - 1.270)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_inp_b_q_9 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X11Y60.Q4     Tickq                 1.778   io_dip_9_IBUF
                                                       M_inp_b_q_9
    SLICE_X12Y49.C2      net (fanout=1)        1.994   M_inp_b_q[9]
    SLICE_X12Y49.C       Tilo                  0.255   M_state_q_FSM_FFd4_2
                                                       M_state_q_M_alu_b<9>1
    SLICE_X16Y54.B3      net (fanout=6)        1.268   M_alu_b[9]
    SLICE_X16Y54.B       Tilo                  0.254   M_alu_b[5]
                                                       M_state_q_io_led<0>57
    SLICE_X18Y54.CX      net (fanout=1)        0.458   M_state_q_io_led<0>57
    SLICE_X18Y54.CMUX    Tcxc                  0.192   M_state_q_io_led<0>59
                                                       M_state_q_io_led<0>59
    SLICE_X18Y47.B4      net (fanout=1)        1.185   M_state_q_io_led<0>59
    SLICE_X18Y47.B       Tilo                  0.235   M_state_q_io_led<0>5
                                                       M_state_q_io_led<0>511
    SLICE_X16Y48.C3      net (fanout=4)        0.638   M_state_q_io_led<0>5
    SLICE_X16Y48.C       Tilo                  0.255   M_alu_out[15]_GND_1_o_equal_41_o<15>21
                                                       M_alu_out[15]_GND_1_o_equal_41_o<15>22
    SLICE_X10Y50.C1      net (fanout=4)        1.556   M_alu_out[15]_GND_1_o_equal_41_o<15>2
    SLICE_X10Y50.C       Tilo                  0.235   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd1-In_SW0_SW0
    SLICE_X10Y50.B4      net (fanout=1)        0.303   N32
    SLICE_X10Y50.CLK     Tas                   0.349   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd1-In
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     10.955ns (3.553ns logic, 7.402ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Slack:                  8.585ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_inp_a_q_11 (FF)
  Destination:          M_state_q_FSM_FFd2_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.801ns (Levels of Logic = 6)
  Clock Path Skew:      -0.579ns (0.689 - 1.268)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_inp_a_q_11 to M_state_q_FSM_FFd2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y58.Q4     Tickq                 1.778   io_dip_11_IBUF
                                                       M_inp_a_q_11
    SLICE_X19Y48.C1      net (fanout=5)        1.821   M_inp_a_q[11]
    SLICE_X19Y48.C       Tilo                  0.259   N48
                                                       M_alu_a<11>1
    SLICE_X16Y54.B5      net (fanout=6)        0.916   M_alu_a[11]
    SLICE_X16Y54.B       Tilo                  0.254   M_alu_b[5]
                                                       M_state_q_io_led<0>57
    SLICE_X18Y54.CX      net (fanout=1)        0.458   M_state_q_io_led<0>57
    SLICE_X18Y54.CMUX    Tcxc                  0.192   M_state_q_io_led<0>59
                                                       M_state_q_io_led<0>59
    SLICE_X18Y47.B4      net (fanout=1)        1.185   M_state_q_io_led<0>59
    SLICE_X18Y47.B       Tilo                  0.235   M_state_q_io_led<0>5
                                                       M_state_q_io_led<0>511
    SLICE_X16Y48.C3      net (fanout=4)        0.638   M_state_q_io_led<0>5
    SLICE_X16Y48.C       Tilo                  0.255   M_alu_out[15]_GND_1_o_equal_41_o<15>21
                                                       M_alu_out[15]_GND_1_o_equal_41_o<15>22
    SLICE_X11Y50.A5      net (fanout=4)        1.086   M_alu_out[15]_GND_1_o_equal_41_o<15>2
    SLICE_X11Y50.A       Tilo                  0.259   M_state_q_FSM_FFd2_2
                                                       M_state_q_FSM_FFd2-In1
    SLICE_X11Y50.BX      net (fanout=2)        1.351   M_state_q_FSM_FFd2-In
    SLICE_X11Y50.CLK     Tdick                 0.114   M_state_q_FSM_FFd2_2
                                                       M_state_q_FSM_FFd2_2
    -------------------------------------------------  ---------------------------
    Total                                     10.801ns (3.346ns logic, 7.455ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack:                  8.619ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_inp_b_q_0 (FF)
  Destination:          M_state_q_FSM_FFd2_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.771ns (Levels of Logic = 5)
  Clock Path Skew:      -0.575ns (0.689 - 1.264)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_inp_b_q_0 to M_state_q_FSM_FFd2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X9Y60.Q4      Tickq                 1.778   io_dip_0_IBUF
                                                       M_inp_b_q_0
    SLICE_X15Y47.B2      net (fanout=2)        1.910   M_inp_b_q[0]
    SLICE_X15Y47.B       Tilo                  0.259   M_state_q_io_led<8>12
                                                       M_state_q_M_alu_b<0>1
    SLICE_X18Y47.D1      net (fanout=22)       0.896   M_alu_b[0]
    SLICE_X18Y47.CMUX    Topdc                 0.402   M_state_q_io_led<0>5
                                                       M_state_q_io_led<0>510_SW0_F
                                                       M_state_q_io_led<0>510_SW0
    SLICE_X18Y47.B1      net (fanout=1)        1.254   N35
    SLICE_X18Y47.B       Tilo                  0.235   M_state_q_io_led<0>5
                                                       M_state_q_io_led<0>511
    SLICE_X17Y49.B1      net (fanout=4)        0.998   M_state_q_io_led<0>5
    SLICE_X17Y49.B       Tilo                  0.259   io_led_2_OBUF
                                                       M_alu_out[15]_GND_1_o_equal_45_o<15>_SW0
    SLICE_X11Y50.A4      net (fanout=1)        1.056   N38
    SLICE_X11Y50.A       Tilo                  0.259   M_state_q_FSM_FFd2_2
                                                       M_state_q_FSM_FFd2-In1
    SLICE_X11Y50.BX      net (fanout=2)        1.351   M_state_q_FSM_FFd2-In
    SLICE_X11Y50.CLK     Tdick                 0.114   M_state_q_FSM_FFd2_2
                                                       M_state_q_FSM_FFd2_2
    -------------------------------------------------  ---------------------------
    Total                                     10.771ns (3.306ns logic, 7.465ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack:                  8.673ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_inp_b_q_9 (FF)
  Destination:          M_state_q_FSM_FFd2_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.711ns (Levels of Logic = 6)
  Clock Path Skew:      -0.581ns (0.689 - 1.270)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_inp_b_q_9 to M_state_q_FSM_FFd2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X11Y60.Q4     Tickq                 1.778   io_dip_9_IBUF
                                                       M_inp_b_q_9
    SLICE_X12Y49.C2      net (fanout=1)        1.994   M_inp_b_q[9]
    SLICE_X12Y49.C       Tilo                  0.255   M_state_q_FSM_FFd4_2
                                                       M_state_q_M_alu_b<9>1
    SLICE_X16Y52.B2      net (fanout=6)        1.004   M_alu_b[9]
    SLICE_X16Y52.COUT    Topcyb                0.483   alu/aluadder/Maddsub_adder_cy[11]
                                                       alu/aluadder/Maddsub_adder_lut<9>
                                                       alu/aluadder/Maddsub_adder_cy<11>
    SLICE_X16Y53.CIN     net (fanout=1)        0.003   alu/aluadder/Maddsub_adder_cy[11]
    SLICE_X16Y53.DMUX    Tcind                 0.320   M_aluadder_adder[15]
                                                       alu/aluadder/Maddsub_adder_xor<15>
    SLICE_X17Y50.B2      net (fanout=2)        0.974   M_aluadder_adder[15]
    SLICE_X17Y50.B       Tilo                  0.259   io_led_7_OBUF
                                                       M_alu_out[15]_GND_1_o_equal_41_o<15>1_SW0
    SLICE_X11Y50.B4      net (fanout=5)        1.094   N8
    SLICE_X11Y50.B       Tilo                  0.259   M_state_q_FSM_FFd2_2
                                                       M_alu_out[15]_GND_1_o_equal_43_o<15>14
    SLICE_X11Y50.A3      net (fanout=1)        0.564   M_alu_out[15]_GND_1_o_equal_43_o<15>1
    SLICE_X11Y50.A       Tilo                  0.259   M_state_q_FSM_FFd2_2
                                                       M_state_q_FSM_FFd2-In1
    SLICE_X11Y50.BX      net (fanout=2)        1.351   M_state_q_FSM_FFd2-In
    SLICE_X11Y50.CLK     Tdick                 0.114   M_state_q_FSM_FFd2_2
                                                       M_state_q_FSM_FFd2_2
    -------------------------------------------------  ---------------------------
    Total                                     10.711ns (3.727ns logic, 6.984ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack:                  8.679ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_inp_b_q_0 (FF)
  Destination:          M_state_q_FSM_FFd2_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.711ns (Levels of Logic = 7)
  Clock Path Skew:      -0.575ns (0.689 - 1.264)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_inp_b_q_0 to M_state_q_FSM_FFd2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X9Y60.Q4      Tickq                 1.778   io_dip_0_IBUF
                                                       M_inp_b_q_0
    SLICE_X16Y47.B1      net (fanout=2)        1.698   M_inp_b_q[0]
    SLICE_X16Y47.B       Tilo                  0.254   M_state_q_M_alu_b<0>1
                                                       M_state_q_M_alu_b<0>1_1
    SLICE_X16Y50.A5      net (fanout=5)        0.664   M_state_q_M_alu_b<0>1
    SLICE_X16Y50.COUT    Topcya                0.474   alu/aluadder/Maddsub_adder_cy[3]
                                                       alu/aluadder/Maddsub_adder_lut<0>
                                                       alu/aluadder/Maddsub_adder_cy<3>
    SLICE_X16Y51.CIN     net (fanout=1)        0.003   alu/aluadder/Maddsub_adder_cy[3]
    SLICE_X16Y51.CMUX    Tcinc                 0.279   alu/aluadder/Maddsub_adder_cy[7]
                                                       alu/aluadder/Maddsub_adder_cy<7>
    SLICE_X12Y50.A1      net (fanout=2)        1.079   M_aluadder_adder[6]
    SLICE_X12Y50.A       Tilo                  0.254   M_alu_out[15]_GND_1_o_equal_41_o<15>3
                                                       M_state_q_M_alu_out<6>1
    SLICE_X12Y50.B4      net (fanout=4)        0.454   M_alu_out[6]
    SLICE_X12Y50.B       Tilo                  0.254   M_alu_out[15]_GND_1_o_equal_41_o<15>3
                                                       M_alu_out[15]_GND_1_o_equal_41_o<15>1_SW2
    SLICE_X11Y50.B3      net (fanout=1)        0.973   N80
    SLICE_X11Y50.B       Tilo                  0.259   M_state_q_FSM_FFd2_2
                                                       M_alu_out[15]_GND_1_o_equal_43_o<15>14
    SLICE_X11Y50.A3      net (fanout=1)        0.564   M_alu_out[15]_GND_1_o_equal_43_o<15>1
    SLICE_X11Y50.A       Tilo                  0.259   M_state_q_FSM_FFd2_2
                                                       M_state_q_FSM_FFd2-In1
    SLICE_X11Y50.BX      net (fanout=2)        1.351   M_state_q_FSM_FFd2-In
    SLICE_X11Y50.CLK     Tdick                 0.114   M_state_q_FSM_FFd2_2
                                                       M_state_q_FSM_FFd2_2
    -------------------------------------------------  ---------------------------
    Total                                     10.711ns (3.925ns logic, 6.786ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack:                  8.687ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_inp_b_q_0 (FF)
  Destination:          M_state_q_FSM_FFd2_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.703ns (Levels of Logic = 9)
  Clock Path Skew:      -0.575ns (0.689 - 1.264)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_inp_b_q_0 to M_state_q_FSM_FFd2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X9Y60.Q4      Tickq                 1.778   io_dip_0_IBUF
                                                       M_inp_b_q_0
    SLICE_X16Y47.B1      net (fanout=2)        1.698   M_inp_b_q[0]
    SLICE_X16Y47.B       Tilo                  0.254   M_state_q_M_alu_b<0>1
                                                       M_state_q_M_alu_b<0>1_1
    SLICE_X16Y50.A5      net (fanout=5)        0.664   M_state_q_M_alu_b<0>1
    SLICE_X16Y50.COUT    Topcya                0.474   alu/aluadder/Maddsub_adder_cy[3]
                                                       alu/aluadder/Maddsub_adder_lut<0>
                                                       alu/aluadder/Maddsub_adder_cy<3>
    SLICE_X16Y51.CIN     net (fanout=1)        0.003   alu/aluadder/Maddsub_adder_cy[3]
    SLICE_X16Y51.COUT    Tbyp                  0.093   alu/aluadder/Maddsub_adder_cy[7]
                                                       alu/aluadder/Maddsub_adder_cy<7>
    SLICE_X16Y52.CIN     net (fanout=1)        0.003   alu/aluadder/Maddsub_adder_cy[7]
    SLICE_X16Y52.COUT    Tbyp                  0.093   alu/aluadder/Maddsub_adder_cy[11]
                                                       alu/aluadder/Maddsub_adder_cy<11>
    SLICE_X16Y53.CIN     net (fanout=1)        0.003   alu/aluadder/Maddsub_adder_cy[11]
    SLICE_X16Y53.CMUX    Tcinc                 0.279   M_aluadder_adder[15]
                                                       alu/aluadder/Maddsub_adder_xor<15>
    SLICE_X11Y49.D2      net (fanout=3)        1.608   M_aluadder_adder[14]
    SLICE_X11Y49.D       Tilo                  0.259   M_alu_out[15]_GND_1_o_equal_43_o<15>13
                                                       M_alu_out[15]_GND_1_o_equal_43_o<15>13
    SLICE_X11Y50.C6      net (fanout=1)        0.327   M_alu_out[15]_GND_1_o_equal_43_o<15>13
    SLICE_X11Y50.C       Tilo                  0.259   M_state_q_FSM_FFd2_2
                                                       M_alu_out[15]_GND_1_o_equal_43_o<15>14_SW0
    SLICE_X11Y50.B6      net (fanout=3)        0.361   N46
    SLICE_X11Y50.B       Tilo                  0.259   M_state_q_FSM_FFd2_2
                                                       M_alu_out[15]_GND_1_o_equal_43_o<15>14
    SLICE_X11Y50.A3      net (fanout=1)        0.564   M_alu_out[15]_GND_1_o_equal_43_o<15>1
    SLICE_X11Y50.A       Tilo                  0.259   M_state_q_FSM_FFd2_2
                                                       M_state_q_FSM_FFd2-In1
    SLICE_X11Y50.BX      net (fanout=2)        1.351   M_state_q_FSM_FFd2-In
    SLICE_X11Y50.CLK     Tdick                 0.114   M_state_q_FSM_FFd2_2
                                                       M_state_q_FSM_FFd2_2
    -------------------------------------------------  ---------------------------
    Total                                     10.703ns (4.121ns logic, 6.582ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------
Slack:                  8.722ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_inp_b_q_3 (FF)
  Destination:          M_state_q_FSM_FFd2_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.661ns (Levels of Logic = 6)
  Clock Path Skew:      -0.582ns (0.689 - 1.271)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_inp_b_q_3 to M_state_q_FSM_FFd2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X10Y63.Q4     Tickq                 1.778   io_dip_3_IBUF
                                                       M_inp_b_q_3
    SLICE_X14Y47.C2      net (fanout=3)        2.443   M_inp_b_q[3]
    SLICE_X14Y47.C       Tilo                  0.235   M_state_q_io_led<15>11
                                                       M_state_q_M_alu_b<3>1
    SLICE_X14Y47.B4      net (fanout=4)        0.309   M_alu_b[3]
    SLICE_X14Y47.B       Tilo                  0.235   M_state_q_io_led<15>11
                                                       M_state_q_io_led<3>13
    SLICE_X14Y47.A5      net (fanout=1)        0.196   M_state_q_io_led<3>13
    SLICE_X14Y47.A       Tilo                  0.235   M_state_q_io_led<15>11
                                                       M_state_q_io_led<3>14
    SLICE_X12Y50.B5      net (fanout=5)        1.456   M_state_q_io_led<3>1
    SLICE_X12Y50.B       Tilo                  0.254   M_alu_out[15]_GND_1_o_equal_41_o<15>3
                                                       M_alu_out[15]_GND_1_o_equal_41_o<15>1_SW2
    SLICE_X11Y50.B3      net (fanout=1)        0.973   N80
    SLICE_X11Y50.B       Tilo                  0.259   M_state_q_FSM_FFd2_2
                                                       M_alu_out[15]_GND_1_o_equal_43_o<15>14
    SLICE_X11Y50.A3      net (fanout=1)        0.564   M_alu_out[15]_GND_1_o_equal_43_o<15>1
    SLICE_X11Y50.A       Tilo                  0.259   M_state_q_FSM_FFd2_2
                                                       M_state_q_FSM_FFd2-In1
    SLICE_X11Y50.BX      net (fanout=2)        1.351   M_state_q_FSM_FFd2-In
    SLICE_X11Y50.CLK     Tdick                 0.114   M_state_q_FSM_FFd2_2
                                                       M_state_q_FSM_FFd2_2
    -------------------------------------------------  ---------------------------
    Total                                     10.661ns (3.369ns logic, 7.292ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------
Slack:                  8.732ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_inp_a_q_13 (FF)
  Destination:          M_state_q_FSM_FFd2_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.664ns (Levels of Logic = 6)
  Clock Path Skew:      -0.569ns (0.689 - 1.258)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_inp_a_q_13 to M_state_q_FSM_FFd2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y50.Q4     Tickq                 1.778   io_dip_13_IBUF
                                                       M_inp_a_q_13
    SLICE_X13Y47.C6      net (fanout=1)        1.484   M_inp_a_q[13]
    SLICE_X13Y47.C       Tilo                  0.259   M_state_q_io_led<14>12
                                                       M_state_q_M_alu_a<13>1
    SLICE_X16Y53.B5      net (fanout=10)       1.132   M_alu_a[13]
    SLICE_X16Y53.CMUX    Topbc                 0.650   M_aluadder_adder[15]
                                                       alu/aluadder/Maddsub_adder_lut<13>
                                                       alu/aluadder/Maddsub_adder_xor<15>
    SLICE_X11Y49.D2      net (fanout=3)        1.608   M_aluadder_adder[14]
    SLICE_X11Y49.D       Tilo                  0.259   M_alu_out[15]_GND_1_o_equal_43_o<15>13
                                                       M_alu_out[15]_GND_1_o_equal_43_o<15>13
    SLICE_X11Y50.C6      net (fanout=1)        0.327   M_alu_out[15]_GND_1_o_equal_43_o<15>13
    SLICE_X11Y50.C       Tilo                  0.259   M_state_q_FSM_FFd2_2
                                                       M_alu_out[15]_GND_1_o_equal_43_o<15>14_SW0
    SLICE_X11Y50.B6      net (fanout=3)        0.361   N46
    SLICE_X11Y50.B       Tilo                  0.259   M_state_q_FSM_FFd2_2
                                                       M_alu_out[15]_GND_1_o_equal_43_o<15>14
    SLICE_X11Y50.A3      net (fanout=1)        0.564   M_alu_out[15]_GND_1_o_equal_43_o<15>1
    SLICE_X11Y50.A       Tilo                  0.259   M_state_q_FSM_FFd2_2
                                                       M_state_q_FSM_FFd2-In1
    SLICE_X11Y50.BX      net (fanout=2)        1.351   M_state_q_FSM_FFd2-In
    SLICE_X11Y50.CLK     Tdick                 0.114   M_state_q_FSM_FFd2_2
                                                       M_state_q_FSM_FFd2_2
    -------------------------------------------------  ---------------------------
    Total                                     10.664ns (3.837ns logic, 6.827ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------
Slack:                  8.737ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_inp_b_q_6 (FF)
  Destination:          M_state_q_FSM_FFd2_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.646ns (Levels of Logic = 6)
  Clock Path Skew:      -0.582ns (0.689 - 1.271)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_inp_b_q_6 to M_state_q_FSM_FFd2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X11Y62.Q4     Tickq                 1.778   io_dip_6_IBUF
                                                       M_inp_b_q_6
    SLICE_X16Y54.A2      net (fanout=1)        1.547   M_inp_b_q[6]
    SLICE_X16Y54.A       Tilo                  0.254   M_alu_b[5]
                                                       M_state_q_M_alu_b<6>1
    SLICE_X14Y46.D3      net (fanout=6)        1.521   M_alu_b[6]
    SLICE_X14Y46.D       Tilo                  0.235   M_state_q_io_led<6>11
                                                       M_state_q_io_led<6>11
    SLICE_X12Y50.A5      net (fanout=2)        0.829   M_state_q_io_led<6>11
    SLICE_X12Y50.A       Tilo                  0.254   M_alu_out[15]_GND_1_o_equal_41_o<15>3
                                                       M_state_q_M_alu_out<6>1
    SLICE_X12Y50.B4      net (fanout=4)        0.454   M_alu_out[6]
    SLICE_X12Y50.B       Tilo                  0.254   M_alu_out[15]_GND_1_o_equal_41_o<15>3
                                                       M_alu_out[15]_GND_1_o_equal_41_o<15>1_SW2
    SLICE_X11Y50.B3      net (fanout=1)        0.973   N80
    SLICE_X11Y50.B       Tilo                  0.259   M_state_q_FSM_FFd2_2
                                                       M_alu_out[15]_GND_1_o_equal_43_o<15>14
    SLICE_X11Y50.A3      net (fanout=1)        0.564   M_alu_out[15]_GND_1_o_equal_43_o<15>1
    SLICE_X11Y50.A       Tilo                  0.259   M_state_q_FSM_FFd2_2
                                                       M_state_q_FSM_FFd2-In1
    SLICE_X11Y50.BX      net (fanout=2)        1.351   M_state_q_FSM_FFd2-In
    SLICE_X11Y50.CLK     Tdick                 0.114   M_state_q_FSM_FFd2_2
                                                       M_state_q_FSM_FFd2_2
    -------------------------------------------------  ---------------------------
    Total                                     10.646ns (3.407ns logic, 7.239ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack:                  8.741ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_inp_a_q_10 (FF)
  Destination:          M_state_q_FSM_FFd2_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.645ns (Levels of Logic = 7)
  Clock Path Skew:      -0.579ns (0.689 - 1.268)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_inp_a_q_10 to M_state_q_FSM_FFd2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y59.Q4     Tickq                 1.778   io_dip_10_IBUF
                                                       M_inp_a_q_10
    SLICE_X18Y48.A2      net (fanout=1)        1.771   M_inp_a_q[10]
    SLICE_X18Y48.A       Tilo                  0.235   M_state_q_io_led<10>12
                                                       M_state_q_M_alu_a<10>1
    SLICE_X16Y52.C6      net (fanout=11)       0.890   M_alu_a[10]
    SLICE_X16Y52.COUT    Topcyc                0.328   alu/aluadder/Maddsub_adder_cy[11]
                                                       alu/aluadder/Maddsub_adder_lut<10>
                                                       alu/aluadder/Maddsub_adder_cy<11>
    SLICE_X16Y53.CIN     net (fanout=1)        0.003   alu/aluadder/Maddsub_adder_cy[11]
    SLICE_X16Y53.CMUX    Tcinc                 0.279   M_aluadder_adder[15]
                                                       alu/aluadder/Maddsub_adder_xor<15>
    SLICE_X11Y49.D2      net (fanout=3)        1.608   M_aluadder_adder[14]
    SLICE_X11Y49.D       Tilo                  0.259   M_alu_out[15]_GND_1_o_equal_43_o<15>13
                                                       M_alu_out[15]_GND_1_o_equal_43_o<15>13
    SLICE_X11Y50.C6      net (fanout=1)        0.327   M_alu_out[15]_GND_1_o_equal_43_o<15>13
    SLICE_X11Y50.C       Tilo                  0.259   M_state_q_FSM_FFd2_2
                                                       M_alu_out[15]_GND_1_o_equal_43_o<15>14_SW0
    SLICE_X11Y50.B6      net (fanout=3)        0.361   N46
    SLICE_X11Y50.B       Tilo                  0.259   M_state_q_FSM_FFd2_2
                                                       M_alu_out[15]_GND_1_o_equal_43_o<15>14
    SLICE_X11Y50.A3      net (fanout=1)        0.564   M_alu_out[15]_GND_1_o_equal_43_o<15>1
    SLICE_X11Y50.A       Tilo                  0.259   M_state_q_FSM_FFd2_2
                                                       M_state_q_FSM_FFd2-In1
    SLICE_X11Y50.BX      net (fanout=2)        1.351   M_state_q_FSM_FFd2-In
    SLICE_X11Y50.CLK     Tdick                 0.114   M_state_q_FSM_FFd2_2
                                                       M_state_q_FSM_FFd2_2
    -------------------------------------------------  ---------------------------
    Total                                     10.645ns (3.770ns logic, 6.875ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Slack:                  8.767ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_inp_b_q_0 (FF)
  Destination:          M_state_q_FSM_FFd2_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.623ns (Levels of Logic = 5)
  Clock Path Skew:      -0.575ns (0.689 - 1.264)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_inp_b_q_0 to M_state_q_FSM_FFd2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X9Y60.Q4      Tickq                 1.778   io_dip_0_IBUF
                                                       M_inp_b_q_0
    SLICE_X15Y47.B2      net (fanout=2)        1.910   M_inp_b_q[0]
    SLICE_X15Y47.B       Tilo                  0.259   M_state_q_io_led<8>12
                                                       M_state_q_M_alu_b<0>1
    SLICE_X11Y48.A2      net (fanout=22)       1.548   M_alu_b[0]
    SLICE_X11Y48.A       Tilo                  0.259   M_state_q_M_alu_out<0>1
                                                       M_state_q_io_led<1>13
    SLICE_X12Y50.B3      net (fanout=5)        1.095   M_state_q_io_led<1>1
    SLICE_X12Y50.B       Tilo                  0.254   M_alu_out[15]_GND_1_o_equal_41_o<15>3
                                                       M_alu_out[15]_GND_1_o_equal_41_o<15>1_SW2
    SLICE_X11Y50.B3      net (fanout=1)        0.973   N80
    SLICE_X11Y50.B       Tilo                  0.259   M_state_q_FSM_FFd2_2
                                                       M_alu_out[15]_GND_1_o_equal_43_o<15>14
    SLICE_X11Y50.A3      net (fanout=1)        0.564   M_alu_out[15]_GND_1_o_equal_43_o<15>1
    SLICE_X11Y50.A       Tilo                  0.259   M_state_q_FSM_FFd2_2
                                                       M_state_q_FSM_FFd2-In1
    SLICE_X11Y50.BX      net (fanout=2)        1.351   M_state_q_FSM_FFd2-In
    SLICE_X11Y50.CLK     Tdick                 0.114   M_state_q_FSM_FFd2_2
                                                       M_state_q_FSM_FFd2_2
    -------------------------------------------------  ---------------------------
    Total                                     10.623ns (3.182ns logic, 7.441ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Slack:                  8.784ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_inp_b_q_9 (FF)
  Destination:          M_state_q_FSM_FFd2_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.600ns (Levels of Logic = 5)
  Clock Path Skew:      -0.581ns (0.689 - 1.270)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_inp_b_q_9 to M_state_q_FSM_FFd2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X11Y60.Q4     Tickq                 1.778   io_dip_9_IBUF
                                                       M_inp_b_q_9
    SLICE_X12Y49.C2      net (fanout=1)        1.994   M_inp_b_q[9]
    SLICE_X12Y49.C       Tilo                  0.255   M_state_q_FSM_FFd4_2
                                                       M_state_q_M_alu_b<9>1
    SLICE_X16Y52.B2      net (fanout=6)        1.004   M_alu_b[9]
    SLICE_X16Y52.DMUX    Topbd                 0.695   alu/aluadder/Maddsub_adder_cy[11]
                                                       alu/aluadder/Maddsub_adder_lut<9>
                                                       alu/aluadder/Maddsub_adder_cy<11>
    SLICE_X17Y50.B1      net (fanout=2)        0.974   M_aluadder_adder[11]
    SLICE_X17Y50.B       Tilo                  0.259   io_led_7_OBUF
                                                       M_alu_out[15]_GND_1_o_equal_41_o<15>1_SW0
    SLICE_X11Y50.B4      net (fanout=5)        1.094   N8
    SLICE_X11Y50.B       Tilo                  0.259   M_state_q_FSM_FFd2_2
                                                       M_alu_out[15]_GND_1_o_equal_43_o<15>14
    SLICE_X11Y50.A3      net (fanout=1)        0.564   M_alu_out[15]_GND_1_o_equal_43_o<15>1
    SLICE_X11Y50.A       Tilo                  0.259   M_state_q_FSM_FFd2_2
                                                       M_state_q_FSM_FFd2-In1
    SLICE_X11Y50.BX      net (fanout=2)        1.351   M_state_q_FSM_FFd2-In
    SLICE_X11Y50.CLK     Tdick                 0.114   M_state_q_FSM_FFd2_2
                                                       M_state_q_FSM_FFd2_2
    -------------------------------------------------  ---------------------------
    Total                                     10.600ns (3.619ns logic, 6.981ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack:                  8.795ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_inp_a_q_10 (FF)
  Destination:          M_state_q_FSM_FFd2_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.591ns (Levels of Logic = 7)
  Clock Path Skew:      -0.579ns (0.689 - 1.268)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_inp_a_q_10 to M_state_q_FSM_FFd2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y59.Q4     Tickq                 1.778   io_dip_10_IBUF
                                                       M_inp_a_q_10
    SLICE_X18Y48.A2      net (fanout=1)        1.771   M_inp_a_q[10]
    SLICE_X18Y48.A       Tilo                  0.235   M_state_q_io_led<10>12
                                                       M_state_q_M_alu_a<10>1
    SLICE_X16Y52.CX      net (fanout=11)       1.047   M_alu_a[10]
    SLICE_X16Y52.COUT    Tcxcy                 0.117   alu/aluadder/Maddsub_adder_cy[11]
                                                       alu/aluadder/Maddsub_adder_cy<11>
    SLICE_X16Y53.CIN     net (fanout=1)        0.003   alu/aluadder/Maddsub_adder_cy[11]
    SLICE_X16Y53.CMUX    Tcinc                 0.279   M_aluadder_adder[15]
                                                       alu/aluadder/Maddsub_adder_xor<15>
    SLICE_X11Y49.D2      net (fanout=3)        1.608   M_aluadder_adder[14]
    SLICE_X11Y49.D       Tilo                  0.259   M_alu_out[15]_GND_1_o_equal_43_o<15>13
                                                       M_alu_out[15]_GND_1_o_equal_43_o<15>13
    SLICE_X11Y50.C6      net (fanout=1)        0.327   M_alu_out[15]_GND_1_o_equal_43_o<15>13
    SLICE_X11Y50.C       Tilo                  0.259   M_state_q_FSM_FFd2_2
                                                       M_alu_out[15]_GND_1_o_equal_43_o<15>14_SW0
    SLICE_X11Y50.B6      net (fanout=3)        0.361   N46
    SLICE_X11Y50.B       Tilo                  0.259   M_state_q_FSM_FFd2_2
                                                       M_alu_out[15]_GND_1_o_equal_43_o<15>14
    SLICE_X11Y50.A3      net (fanout=1)        0.564   M_alu_out[15]_GND_1_o_equal_43_o<15>1
    SLICE_X11Y50.A       Tilo                  0.259   M_state_q_FSM_FFd2_2
                                                       M_state_q_FSM_FFd2-In1
    SLICE_X11Y50.BX      net (fanout=2)        1.351   M_state_q_FSM_FFd2-In
    SLICE_X11Y50.CLK     Tdick                 0.114   M_state_q_FSM_FFd2_2
                                                       M_state_q_FSM_FFd2_2
    -------------------------------------------------  ---------------------------
    Total                                     10.591ns (3.559ns logic, 7.032ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack:                  8.796ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_inp_b_q_9 (FF)
  Destination:          M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.588ns (Levels of Logic = 6)
  Clock Path Skew:      -0.581ns (0.689 - 1.270)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_inp_b_q_9 to M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X11Y60.Q4     Tickq                 1.778   io_dip_9_IBUF
                                                       M_inp_b_q_9
    SLICE_X12Y49.C2      net (fanout=1)        1.994   M_inp_b_q[9]
    SLICE_X12Y49.C       Tilo                  0.255   M_state_q_FSM_FFd4_2
                                                       M_state_q_M_alu_b<9>1
    SLICE_X16Y54.B3      net (fanout=6)        1.268   M_alu_b[9]
    SLICE_X16Y54.B       Tilo                  0.254   M_alu_b[5]
                                                       M_state_q_io_led<0>57
    SLICE_X18Y54.CX      net (fanout=1)        0.458   M_state_q_io_led<0>57
    SLICE_X18Y54.CMUX    Tcxc                  0.192   M_state_q_io_led<0>59
                                                       M_state_q_io_led<0>59
    SLICE_X18Y47.B4      net (fanout=1)        1.185   M_state_q_io_led<0>59
    SLICE_X18Y47.B       Tilo                  0.235   M_state_q_io_led<0>5
                                                       M_state_q_io_led<0>511
    SLICE_X17Y49.B1      net (fanout=4)        0.998   M_state_q_io_led<0>5
    SLICE_X17Y49.B       Tilo                  0.259   io_led_2_OBUF
                                                       M_alu_out[15]_GND_1_o_equal_45_o<15>_SW0
    SLICE_X11Y50.A4      net (fanout=1)        1.056   N38
    SLICE_X11Y50.A       Tilo                  0.259   M_state_q_FSM_FFd2_2
                                                       M_state_q_FSM_FFd2-In1
    SLICE_X10Y50.AX      net (fanout=2)        0.283   M_state_q_FSM_FFd2-In
    SLICE_X10Y50.CLK     Tdick                 0.114   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                     10.588ns (3.346ns logic, 7.242ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------
Slack:                  8.799ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_inp_b_q_9 (FF)
  Destination:          M_state_q_FSM_FFd2_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.585ns (Levels of Logic = 6)
  Clock Path Skew:      -0.581ns (0.689 - 1.270)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_inp_b_q_9 to M_state_q_FSM_FFd2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X11Y60.Q4     Tickq                 1.778   io_dip_9_IBUF
                                                       M_inp_b_q_9
    SLICE_X12Y49.C2      net (fanout=1)        1.994   M_inp_b_q[9]
    SLICE_X12Y49.C       Tilo                  0.255   M_state_q_FSM_FFd4_2
                                                       M_state_q_M_alu_b<9>1
    SLICE_X16Y52.B2      net (fanout=6)        1.004   M_alu_b[9]
    SLICE_X16Y52.COUT    Topcyb                0.483   alu/aluadder/Maddsub_adder_cy[11]
                                                       alu/aluadder/Maddsub_adder_lut<9>
                                                       alu/aluadder/Maddsub_adder_cy<11>
    SLICE_X16Y53.CIN     net (fanout=1)        0.003   alu/aluadder/Maddsub_adder_cy[11]
    SLICE_X16Y53.BMUX    Tcinb                 0.310   M_aluadder_adder[15]
                                                       alu/aluadder/Maddsub_adder_xor<15>
    SLICE_X16Y48.D2      net (fanout=3)        1.296   M_aluadder_adder[13]
    SLICE_X16Y48.D       Tilo                  0.254   M_alu_out[15]_GND_1_o_equal_41_o<15>21
                                                       M_alu_out[15]_GND_1_o_equal_41_o<15>21
    SLICE_X16Y48.C6      net (fanout=1)        0.143   M_alu_out[15]_GND_1_o_equal_41_o<15>21
    SLICE_X16Y48.C       Tilo                  0.255   M_alu_out[15]_GND_1_o_equal_41_o<15>21
                                                       M_alu_out[15]_GND_1_o_equal_41_o<15>22
    SLICE_X11Y50.A5      net (fanout=4)        1.086   M_alu_out[15]_GND_1_o_equal_41_o<15>2
    SLICE_X11Y50.A       Tilo                  0.259   M_state_q_FSM_FFd2_2
                                                       M_state_q_FSM_FFd2-In1
    SLICE_X11Y50.BX      net (fanout=2)        1.351   M_state_q_FSM_FFd2-In
    SLICE_X11Y50.CLK     Tdick                 0.114   M_state_q_FSM_FFd2_2
                                                       M_state_q_FSM_FFd2_2
    -------------------------------------------------  ---------------------------
    Total                                     10.585ns (3.708ns logic, 6.877ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Slack:                  8.816ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_inp_b_q_0 (FF)
  Destination:          M_state_q_FSM_FFd2_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.574ns (Levels of Logic = 7)
  Clock Path Skew:      -0.575ns (0.689 - 1.264)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_inp_b_q_0 to M_state_q_FSM_FFd2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X9Y60.Q4      Tickq                 1.778   io_dip_0_IBUF
                                                       M_inp_b_q_0
    SLICE_X16Y47.B1      net (fanout=2)        1.698   M_inp_b_q[0]
    SLICE_X16Y47.B       Tilo                  0.254   M_state_q_M_alu_b<0>1
                                                       M_state_q_M_alu_b<0>1_1
    SLICE_X15Y49.B1      net (fanout=5)        0.992   M_state_q_M_alu_b<0>1
    SLICE_X15Y49.B       Tilo                  0.259   M_inp_a_q[7]
                                                       M_state_q_io_led<4>12
    SLICE_X15Y49.C4      net (fanout=3)        0.325   M_state_q_io_led<4>12
    SLICE_X15Y49.C       Tilo                  0.259   M_inp_a_q[7]
                                                       M_state_q_io_led<4>14
    SLICE_X11Y49.D1      net (fanout=2)        1.256   M_state_q_io_led<4>1
    SLICE_X11Y49.D       Tilo                  0.259   M_alu_out[15]_GND_1_o_equal_43_o<15>13
                                                       M_alu_out[15]_GND_1_o_equal_43_o<15>13
    SLICE_X11Y50.C6      net (fanout=1)        0.327   M_alu_out[15]_GND_1_o_equal_43_o<15>13
    SLICE_X11Y50.C       Tilo                  0.259   M_state_q_FSM_FFd2_2
                                                       M_alu_out[15]_GND_1_o_equal_43_o<15>14_SW0
    SLICE_X11Y50.B6      net (fanout=3)        0.361   N46
    SLICE_X11Y50.B       Tilo                  0.259   M_state_q_FSM_FFd2_2
                                                       M_alu_out[15]_GND_1_o_equal_43_o<15>14
    SLICE_X11Y50.A3      net (fanout=1)        0.564   M_alu_out[15]_GND_1_o_equal_43_o<15>1
    SLICE_X11Y50.A       Tilo                  0.259   M_state_q_FSM_FFd2_2
                                                       M_state_q_FSM_FFd2-In1
    SLICE_X11Y50.BX      net (fanout=2)        1.351   M_state_q_FSM_FFd2-In
    SLICE_X11Y50.CLK     Tdick                 0.114   M_state_q_FSM_FFd2_2
                                                       M_state_q_FSM_FFd2_2
    -------------------------------------------------  ---------------------------
    Total                                     10.574ns (3.700ns logic, 6.874ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Slack:                  8.842ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_inp_a_q_14 (FF)
  Destination:          M_state_q_FSM_FFd2_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.552ns (Levels of Logic = 5)
  Clock Path Skew:      -0.571ns (0.689 - 1.260)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_inp_a_q_14 to M_state_q_FSM_FFd2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y49.Q4     Tickq                 1.778   io_dip_14_IBUF
                                                       M_inp_a_q_14
    SLICE_X13Y47.A3      net (fanout=1)        1.439   M_inp_a_q[14]
    SLICE_X13Y47.A       Tilo                  0.259   M_state_q_io_led<14>12
                                                       M_state_q_M_alu_a<14>1
    SLICE_X16Y53.C2      net (fanout=10)       1.666   M_alu_a[14]
    SLICE_X16Y53.DMUX    Topcd                 0.536   M_aluadder_adder[15]
                                                       alu/aluadder/Maddsub_adder_lut<14>
                                                       alu/aluadder/Maddsub_adder_xor<15>
    SLICE_X17Y50.B2      net (fanout=2)        0.974   M_aluadder_adder[15]
    SLICE_X17Y50.B       Tilo                  0.259   io_led_7_OBUF
                                                       M_alu_out[15]_GND_1_o_equal_41_o<15>1_SW0
    SLICE_X11Y50.B4      net (fanout=5)        1.094   N8
    SLICE_X11Y50.B       Tilo                  0.259   M_state_q_FSM_FFd2_2
                                                       M_alu_out[15]_GND_1_o_equal_43_o<15>14
    SLICE_X11Y50.A3      net (fanout=1)        0.564   M_alu_out[15]_GND_1_o_equal_43_o<15>1
    SLICE_X11Y50.A       Tilo                  0.259   M_state_q_FSM_FFd2_2
                                                       M_state_q_FSM_FFd2-In1
    SLICE_X11Y50.BX      net (fanout=2)        1.351   M_state_q_FSM_FFd2-In
    SLICE_X11Y50.CLK     Tdick                 0.114   M_state_q_FSM_FFd2_2
                                                       M_state_q_FSM_FFd2_2
    -------------------------------------------------  ---------------------------
    Total                                     10.552ns (3.464ns logic, 7.088ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack:                  8.911ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_inp_a_q_13 (FF)
  Destination:          M_state_q_FSM_FFd2_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.485ns (Levels of Logic = 6)
  Clock Path Skew:      -0.569ns (0.689 - 1.258)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_inp_a_q_13 to M_state_q_FSM_FFd2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y50.Q4     Tickq                 1.778   io_dip_13_IBUF
                                                       M_inp_a_q_13
    SLICE_X13Y47.C6      net (fanout=1)        1.484   M_inp_a_q[13]
    SLICE_X13Y47.C       Tilo                  0.259   M_state_q_io_led<14>12
                                                       M_state_q_M_alu_a<13>1
    SLICE_X16Y53.BX      net (fanout=10)       1.227   M_alu_a[13]
    SLICE_X16Y53.CMUX    Taxc                  0.376   M_aluadder_adder[15]
                                                       alu/aluadder/Maddsub_adder_xor<15>
    SLICE_X11Y49.D2      net (fanout=3)        1.608   M_aluadder_adder[14]
    SLICE_X11Y49.D       Tilo                  0.259   M_alu_out[15]_GND_1_o_equal_43_o<15>13
                                                       M_alu_out[15]_GND_1_o_equal_43_o<15>13
    SLICE_X11Y50.C6      net (fanout=1)        0.327   M_alu_out[15]_GND_1_o_equal_43_o<15>13
    SLICE_X11Y50.C       Tilo                  0.259   M_state_q_FSM_FFd2_2
                                                       M_alu_out[15]_GND_1_o_equal_43_o<15>14_SW0
    SLICE_X11Y50.B6      net (fanout=3)        0.361   N46
    SLICE_X11Y50.B       Tilo                  0.259   M_state_q_FSM_FFd2_2
                                                       M_alu_out[15]_GND_1_o_equal_43_o<15>14
    SLICE_X11Y50.A3      net (fanout=1)        0.564   M_alu_out[15]_GND_1_o_equal_43_o<15>1
    SLICE_X11Y50.A       Tilo                  0.259   M_state_q_FSM_FFd2_2
                                                       M_state_q_FSM_FFd2-In1
    SLICE_X11Y50.BX      net (fanout=2)        1.351   M_state_q_FSM_FFd2-In
    SLICE_X11Y50.CLK     Tdick                 0.114   M_state_q_FSM_FFd2_2
                                                       M_state_q_FSM_FFd2_2
    -------------------------------------------------  ---------------------------
    Total                                     10.485ns (3.563ns logic, 6.922ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack:                  8.920ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_inp_a_q_14 (FF)
  Destination:          M_state_q_FSM_FFd2_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.474ns (Levels of Logic = 6)
  Clock Path Skew:      -0.571ns (0.689 - 1.260)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_inp_a_q_14 to M_state_q_FSM_FFd2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y49.Q4     Tickq                 1.778   io_dip_14_IBUF
                                                       M_inp_a_q_14
    SLICE_X13Y47.A3      net (fanout=1)        1.439   M_inp_a_q[14]
    SLICE_X13Y47.A       Tilo                  0.259   M_state_q_io_led<14>12
                                                       M_state_q_M_alu_a<14>1
    SLICE_X10Y49.A6      net (fanout=10)       0.985   M_alu_a[14]
    SLICE_X10Y49.A       Tilo                  0.235   M_state_q_io_led<15>12
                                                       M_state_q_io_led<0>54
    SLICE_X18Y47.A2      net (fanout=1)        1.128   M_state_q_io_led<0>54
    SLICE_X18Y47.A       Tilo                  0.235   M_state_q_io_led<0>5
                                                       M_state_q_io_led<0>56
    SLICE_X18Y47.B6      net (fanout=1)        0.143   M_state_q_io_led<0>56
    SLICE_X18Y47.B       Tilo                  0.235   M_state_q_io_led<0>5
                                                       M_state_q_io_led<0>511
    SLICE_X17Y49.B1      net (fanout=4)        0.998   M_state_q_io_led<0>5
    SLICE_X17Y49.B       Tilo                  0.259   io_led_2_OBUF
                                                       M_alu_out[15]_GND_1_o_equal_45_o<15>_SW0
    SLICE_X11Y50.A4      net (fanout=1)        1.056   N38
    SLICE_X11Y50.A       Tilo                  0.259   M_state_q_FSM_FFd2_2
                                                       M_state_q_FSM_FFd2-In1
    SLICE_X11Y50.BX      net (fanout=2)        1.351   M_state_q_FSM_FFd2-In
    SLICE_X11Y50.CLK     Tdick                 0.114   M_state_q_FSM_FFd2_2
                                                       M_state_q_FSM_FFd2_2
    -------------------------------------------------  ---------------------------
    Total                                     10.474ns (3.374ns logic, 7.100ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack:                  8.952ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_inp_a_q_11 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.434ns (Levels of Logic = 7)
  Clock Path Skew:      -0.579ns (0.689 - 1.268)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_inp_a_q_11 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y58.Q4     Tickq                 1.778   io_dip_11_IBUF
                                                       M_inp_a_q_11
    SLICE_X19Y48.C1      net (fanout=5)        1.821   M_inp_a_q[11]
    SLICE_X19Y48.C       Tilo                  0.259   N48
                                                       M_alu_a<11>1
    SLICE_X16Y54.B5      net (fanout=6)        0.916   M_alu_a[11]
    SLICE_X16Y54.B       Tilo                  0.254   M_alu_b[5]
                                                       M_state_q_io_led<0>57
    SLICE_X18Y54.CX      net (fanout=1)        0.458   M_state_q_io_led<0>57
    SLICE_X18Y54.CMUX    Tcxc                  0.192   M_state_q_io_led<0>59
                                                       M_state_q_io_led<0>59
    SLICE_X18Y47.B4      net (fanout=1)        1.185   M_state_q_io_led<0>59
    SLICE_X18Y47.B       Tilo                  0.235   M_state_q_io_led<0>5
                                                       M_state_q_io_led<0>511
    SLICE_X16Y48.C3      net (fanout=4)        0.638   M_state_q_io_led<0>5
    SLICE_X16Y48.C       Tilo                  0.255   M_alu_out[15]_GND_1_o_equal_41_o<15>21
                                                       M_alu_out[15]_GND_1_o_equal_41_o<15>22
    SLICE_X10Y50.C1      net (fanout=4)        1.556   M_alu_out[15]_GND_1_o_equal_41_o<15>2
    SLICE_X10Y50.C       Tilo                  0.235   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd1-In_SW0_SW0
    SLICE_X10Y50.B4      net (fanout=1)        0.303   N32
    SLICE_X10Y50.CLK     Tas                   0.349   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd1-In
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     10.434ns (3.557ns logic, 6.877ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack:                  8.953ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_inp_b_q_0 (FF)
  Destination:          M_state_q_FSM_FFd2_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.437ns (Levels of Logic = 5)
  Clock Path Skew:      -0.575ns (0.689 - 1.264)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_inp_b_q_0 to M_state_q_FSM_FFd2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X9Y60.Q4      Tickq                 1.778   io_dip_0_IBUF
                                                       M_inp_b_q_0
    SLICE_X15Y47.B2      net (fanout=2)        1.910   M_inp_b_q[0]
    SLICE_X15Y47.B       Tilo                  0.259   M_state_q_io_led<8>12
                                                       M_state_q_M_alu_b<0>1
    SLICE_X18Y47.D1      net (fanout=22)       0.896   M_alu_b[0]
    SLICE_X18Y47.CMUX    Topdc                 0.402   M_state_q_io_led<0>5
                                                       M_state_q_io_led<0>510_SW0_F
                                                       M_state_q_io_led<0>510_SW0
    SLICE_X18Y47.B1      net (fanout=1)        1.254   N35
    SLICE_X18Y47.B       Tilo                  0.235   M_state_q_io_led<0>5
                                                       M_state_q_io_led<0>511
    SLICE_X16Y48.C3      net (fanout=4)        0.638   M_state_q_io_led<0>5
    SLICE_X16Y48.C       Tilo                  0.255   M_alu_out[15]_GND_1_o_equal_41_o<15>21
                                                       M_alu_out[15]_GND_1_o_equal_41_o<15>22
    SLICE_X11Y50.A5      net (fanout=4)        1.086   M_alu_out[15]_GND_1_o_equal_41_o<15>2
    SLICE_X11Y50.A       Tilo                  0.259   M_state_q_FSM_FFd2_2
                                                       M_state_q_FSM_FFd2-In1
    SLICE_X11Y50.BX      net (fanout=2)        1.351   M_state_q_FSM_FFd2-In
    SLICE_X11Y50.CLK     Tdick                 0.114   M_state_q_FSM_FFd2_2
                                                       M_state_q_FSM_FFd2_2
    -------------------------------------------------  ---------------------------
    Total                                     10.437ns (3.302ns logic, 7.135ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------
Slack:                  8.956ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_inp_b_q_0 (FF)
  Destination:          M_state_q_FSM_FFd2_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.434ns (Levels of Logic = 6)
  Clock Path Skew:      -0.575ns (0.689 - 1.264)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_inp_b_q_0 to M_state_q_FSM_FFd2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X9Y60.Q4      Tickq                 1.778   io_dip_0_IBUF
                                                       M_inp_b_q_0
    SLICE_X16Y47.B1      net (fanout=2)        1.698   M_inp_b_q[0]
    SLICE_X16Y47.B       Tilo                  0.254   M_state_q_M_alu_b<0>1
                                                       M_state_q_M_alu_b<0>1_1
    SLICE_X16Y47.A5      net (fanout=5)        0.268   M_state_q_M_alu_b<0>1
    SLICE_X16Y47.A       Tilo                  0.254   M_state_q_M_alu_b<0>1
                                                       M_state_q_io_led<0>53
    SLICE_X18Y47.CX      net (fanout=2)        0.464   M_state_q_io_led<0>53
    SLICE_X18Y47.CMUX    Tcxc                  0.192   M_state_q_io_led<0>5
                                                       M_state_q_io_led<0>510_SW0
    SLICE_X18Y47.B1      net (fanout=1)        1.254   N35
    SLICE_X18Y47.B       Tilo                  0.235   M_state_q_io_led<0>5
                                                       M_state_q_io_led<0>511
    SLICE_X17Y49.B1      net (fanout=4)        0.998   M_state_q_io_led<0>5
    SLICE_X17Y49.B       Tilo                  0.259   io_led_2_OBUF
                                                       M_alu_out[15]_GND_1_o_equal_45_o<15>_SW0
    SLICE_X11Y50.A4      net (fanout=1)        1.056   N38
    SLICE_X11Y50.A       Tilo                  0.259   M_state_q_FSM_FFd2_2
                                                       M_state_q_FSM_FFd2-In1
    SLICE_X11Y50.BX      net (fanout=2)        1.351   M_state_q_FSM_FFd2-In
    SLICE_X11Y50.CLK     Tdick                 0.114   M_state_q_FSM_FFd2_2
                                                       M_state_q_FSM_FFd2_2
    -------------------------------------------------  ---------------------------
    Total                                     10.434ns (3.345ns logic, 7.089ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack:                  8.964ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_inp_b_q_9 (FF)
  Destination:          M_state_q_FSM_FFd2_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.420ns (Levels of Logic = 6)
  Clock Path Skew:      -0.581ns (0.689 - 1.270)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_inp_b_q_9 to M_state_q_FSM_FFd2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X11Y60.Q4     Tickq                 1.778   io_dip_9_IBUF
                                                       M_inp_b_q_9
    SLICE_X12Y49.C2      net (fanout=1)        1.994   M_inp_b_q[9]
    SLICE_X12Y49.C       Tilo                  0.255   M_state_q_FSM_FFd4_2
                                                       M_state_q_M_alu_b<9>1
    SLICE_X16Y52.B2      net (fanout=6)        1.004   M_alu_b[9]
    SLICE_X16Y52.COUT    Topcyb                0.483   alu/aluadder/Maddsub_adder_cy[11]
                                                       alu/aluadder/Maddsub_adder_lut<9>
                                                       alu/aluadder/Maddsub_adder_cy<11>
    SLICE_X16Y53.CIN     net (fanout=1)        0.003   alu/aluadder/Maddsub_adder_cy[11]
    SLICE_X16Y53.AMUX    Tcina                 0.220   M_aluadder_adder[15]
                                                       alu/aluadder/Maddsub_adder_xor<15>
    SLICE_X17Y50.B4      net (fanout=2)        0.783   M_aluadder_adder[12]
    SLICE_X17Y50.B       Tilo                  0.259   io_led_7_OBUF
                                                       M_alu_out[15]_GND_1_o_equal_41_o<15>1_SW0
    SLICE_X11Y50.B4      net (fanout=5)        1.094   N8
    SLICE_X11Y50.B       Tilo                  0.259   M_state_q_FSM_FFd2_2
                                                       M_alu_out[15]_GND_1_o_equal_43_o<15>14
    SLICE_X11Y50.A3      net (fanout=1)        0.564   M_alu_out[15]_GND_1_o_equal_43_o<15>1
    SLICE_X11Y50.A       Tilo                  0.259   M_state_q_FSM_FFd2_2
                                                       M_state_q_FSM_FFd2-In1
    SLICE_X11Y50.BX      net (fanout=2)        1.351   M_state_q_FSM_FFd2-In
    SLICE_X11Y50.CLK     Tdick                 0.114   M_state_q_FSM_FFd2_2
                                                       M_state_q_FSM_FFd2_2
    -------------------------------------------------  ---------------------------
    Total                                     10.420ns (3.627ns logic, 6.793ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack:                  8.976ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_inp_b_q_2 (FF)
  Destination:          M_state_q_FSM_FFd2_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.407ns (Levels of Logic = 7)
  Clock Path Skew:      -0.582ns (0.689 - 1.271)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_inp_b_q_2 to M_state_q_FSM_FFd2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X10Y62.Q4     Tickq                 1.778   io_dip_2_IBUF
                                                       M_inp_b_q_2
    SLICE_X17Y46.C1      net (fanout=3)        2.086   M_inp_b_q[2]
    SLICE_X17Y46.C       Tilo                  0.259   M_state_q_io_led<2>11
                                                       M_state_q_M_alu_b<2>1
    SLICE_X17Y46.D5      net (fanout=4)        0.260   M_alu_b[2]
    SLICE_X17Y46.D       Tilo                  0.259   M_state_q_io_led<2>11
                                                       M_state_q_io_led<2>11
    SLICE_X11Y49.C1      net (fanout=1)        1.505   M_state_q_io_led<2>11
    SLICE_X11Y49.C       Tilo                  0.259   M_alu_out[15]_GND_1_o_equal_43_o<15>13
                                                       M_state_q_io_led<2>13
    SLICE_X11Y49.D5      net (fanout=4)        0.248   M_state_q_io_led<2>1
    SLICE_X11Y49.D       Tilo                  0.259   M_alu_out[15]_GND_1_o_equal_43_o<15>13
                                                       M_alu_out[15]_GND_1_o_equal_43_o<15>13
    SLICE_X11Y50.C6      net (fanout=1)        0.327   M_alu_out[15]_GND_1_o_equal_43_o<15>13
    SLICE_X11Y50.C       Tilo                  0.259   M_state_q_FSM_FFd2_2
                                                       M_alu_out[15]_GND_1_o_equal_43_o<15>14_SW0
    SLICE_X11Y50.B6      net (fanout=3)        0.361   N46
    SLICE_X11Y50.B       Tilo                  0.259   M_state_q_FSM_FFd2_2
                                                       M_alu_out[15]_GND_1_o_equal_43_o<15>14
    SLICE_X11Y50.A3      net (fanout=1)        0.564   M_alu_out[15]_GND_1_o_equal_43_o<15>1
    SLICE_X11Y50.A       Tilo                  0.259   M_state_q_FSM_FFd2_2
                                                       M_state_q_FSM_FFd2-In1
    SLICE_X11Y50.BX      net (fanout=2)        1.351   M_state_q_FSM_FFd2-In
    SLICE_X11Y50.CLK     Tdick                 0.114   M_state_q_FSM_FFd2_2
                                                       M_state_q_FSM_FFd2_2
    -------------------------------------------------  ---------------------------
    Total                                     10.407ns (3.705ns logic, 6.702ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack:                  8.987ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_inp_b_q_6 (FF)
  Destination:          M_state_q_FSM_FFd2_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.396ns (Levels of Logic = 8)
  Clock Path Skew:      -0.582ns (0.689 - 1.271)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_inp_b_q_6 to M_state_q_FSM_FFd2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X11Y62.Q4     Tickq                 1.778   io_dip_6_IBUF
                                                       M_inp_b_q_6
    SLICE_X16Y54.A2      net (fanout=1)        1.547   M_inp_b_q[6]
    SLICE_X16Y54.A       Tilo                  0.254   M_alu_b[5]
                                                       M_state_q_M_alu_b<6>1
    SLICE_X16Y51.C4      net (fanout=6)        0.750   M_alu_b[6]
    SLICE_X16Y51.COUT    Topcyc                0.328   alu/aluadder/Maddsub_adder_cy[7]
                                                       alu/aluadder/Maddsub_adder_lut<6>
                                                       alu/aluadder/Maddsub_adder_cy<7>
    SLICE_X16Y52.CIN     net (fanout=1)        0.003   alu/aluadder/Maddsub_adder_cy[7]
    SLICE_X16Y52.COUT    Tbyp                  0.093   alu/aluadder/Maddsub_adder_cy[11]
                                                       alu/aluadder/Maddsub_adder_cy<11>
    SLICE_X16Y53.CIN     net (fanout=1)        0.003   alu/aluadder/Maddsub_adder_cy[11]
    SLICE_X16Y53.CMUX    Tcinc                 0.279   M_aluadder_adder[15]
                                                       alu/aluadder/Maddsub_adder_xor<15>
    SLICE_X11Y49.D2      net (fanout=3)        1.608   M_aluadder_adder[14]
    SLICE_X11Y49.D       Tilo                  0.259   M_alu_out[15]_GND_1_o_equal_43_o<15>13
                                                       M_alu_out[15]_GND_1_o_equal_43_o<15>13
    SLICE_X11Y50.C6      net (fanout=1)        0.327   M_alu_out[15]_GND_1_o_equal_43_o<15>13
    SLICE_X11Y50.C       Tilo                  0.259   M_state_q_FSM_FFd2_2
                                                       M_alu_out[15]_GND_1_o_equal_43_o<15>14_SW0
    SLICE_X11Y50.B6      net (fanout=3)        0.361   N46
    SLICE_X11Y50.B       Tilo                  0.259   M_state_q_FSM_FFd2_2
                                                       M_alu_out[15]_GND_1_o_equal_43_o<15>14
    SLICE_X11Y50.A3      net (fanout=1)        0.564   M_alu_out[15]_GND_1_o_equal_43_o<15>1
    SLICE_X11Y50.A       Tilo                  0.259   M_state_q_FSM_FFd2_2
                                                       M_state_q_FSM_FFd2-In1
    SLICE_X11Y50.BX      net (fanout=2)        1.351   M_state_q_FSM_FFd2-In
    SLICE_X11Y50.CLK     Tdick                 0.114   M_state_q_FSM_FFd2_2
                                                       M_state_q_FSM_FFd2_2
    -------------------------------------------------  ---------------------------
    Total                                     10.396ns (3.882ns logic, 6.514ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_0_IBUF/CLK0
  Logical resource: M_inp_b_q_0/CLK0
  Location pin: ILOGIC_X9Y60.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_1_IBUF/CLK0
  Logical resource: M_inp_b_q_1/CLK0
  Location pin: ILOGIC_X9Y61.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_2_IBUF/CLK0
  Logical resource: M_inp_b_q_2/CLK0
  Location pin: ILOGIC_X10Y62.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_3_IBUF/CLK0
  Logical resource: M_inp_b_q_3/CLK0
  Location pin: ILOGIC_X10Y63.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_4_IBUF/CLK0
  Logical resource: M_inp_b_q_4/CLK0
  Location pin: ILOGIC_X10Y60.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_5_IBUF/CLK0
  Logical resource: M_inp_b_q_5/CLK0
  Location pin: ILOGIC_X10Y61.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_6_IBUF/CLK0
  Logical resource: M_inp_b_q_6/CLK0
  Location pin: ILOGIC_X11Y62.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_7_IBUF/CLK0
  Logical resource: M_inp_b_q_7/CLK0
  Location pin: ILOGIC_X11Y63.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_8_IBUF/CLK0
  Logical resource: M_inp_b_q_8/CLK0
  Location pin: ILOGIC_X11Y61.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_9_IBUF/CLK0
  Logical resource: M_inp_b_q_9/CLK0
  Location pin: ILOGIC_X11Y60.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_10_IBUF/CLK0
  Logical resource: M_inp_a_q_10/CLK0
  Location pin: ILOGIC_X12Y59.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_11_IBUF/CLK0
  Logical resource: M_inp_a_q_11/CLK0
  Location pin: ILOGIC_X12Y58.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_12_IBUF/CLK0
  Logical resource: M_inp_a_q_12/CLK0
  Location pin: ILOGIC_X12Y51.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_13_IBUF/CLK0
  Logical resource: M_inp_a_q_13/CLK0
  Location pin: ILOGIC_X12Y50.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_14_IBUF/CLK0
  Logical resource: M_inp_a_q_14/CLK0
  Location pin: ILOGIC_X12Y49.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_15_IBUF/CLK0
  Logical resource: M_inp_a_q_15/CLK0
  Location pin: ILOGIC_X12Y48.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[3]/CLK
  Logical resource: seg/ctr/M_ctr_q_0/CK
  Location pin: SLICE_X4Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[3]/CLK
  Logical resource: seg/ctr/M_ctr_q_1/CK
  Location pin: SLICE_X4Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[3]/CLK
  Logical resource: seg/ctr/M_ctr_q_2/CK
  Location pin: SLICE_X4Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[3]/CLK
  Logical resource: seg/ctr/M_ctr_q_3/CK
  Location pin: SLICE_X4Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[7]/CLK
  Logical resource: seg/ctr/M_ctr_q_4/CK
  Location pin: SLICE_X4Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[7]/CLK
  Logical resource: seg/ctr/M_ctr_q_5/CK
  Location pin: SLICE_X4Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[7]/CLK
  Logical resource: seg/ctr/M_ctr_q_6/CK
  Location pin: SLICE_X4Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[7]/CLK
  Logical resource: seg/ctr/M_ctr_q_7/CK
  Location pin: SLICE_X4Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[11]/CLK
  Logical resource: seg/ctr/M_ctr_q_8/CK
  Location pin: SLICE_X4Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[11]/CLK
  Logical resource: seg/ctr/M_ctr_q_9/CK
  Location pin: SLICE_X4Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[11]/CLK
  Logical resource: seg/ctr/M_ctr_q_10/CK
  Location pin: SLICE_X4Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[11]/CLK
  Logical resource: seg/ctr/M_ctr_q_11/CK
  Location pin: SLICE_X4Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[15]/CLK
  Logical resource: seg/ctr/M_ctr_q_12/CK
  Location pin: SLICE_X4Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   12.272|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 24902 paths, 0 nets, and 897 connections

Design statistics:
   Minimum period:  12.272ns{1}   (Maximum frequency:  81.486MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Oct 30 02:53:23 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 170 MB



