\documentclass[10pt, conference, letterpaper]{IEEEtran}
\pdfoutput=1 
\IEEEoverridecommandlockouts
% The preceding line is only needed to identify funding in the first footnote. If that is unneeded, please comment it out.
\usepackage{cite}%[nocompress]{cite}
\usepackage{amsmath,amssymb,amsfonts}
\usepackage{comment}
\usepackage{algorithmic}
\usepackage{booktabs}
\usepackage{graphicx}
\usepackage{textcomp}
\usepackage{xcolor}
\usepackage[pscoord]{eso-pic}
\usepackage{balance}
\usepackage{fancyvrb}

\usepackage{algorithm2e}
\RestyleAlgo{ruled}
\SetKwComment{Comment}{/* }{ */}


\def\BibTeX{{\rm B\kern-.05em{\sc i\kern-.025em b}\kern-.08em
    T\kern-.1667em\lower.7ex\hbox{E}\kern-.125emX}}
    
\newcommand{\placetextbox}[3]{% \placetextbox{<horizontal pos>}{<vertical pos>}{<stuff>}
  \setbox0=\hbox{#3}% Put <stuff> in a box
  \AddToShipoutPictureFG*{% Add <stuff> to current page foreground
    \put(\LenToUnit{#1\paperwidth},\LenToUnit{#2\paperheight}){\vtop{{\null}\makebox[0pt][c]{#3}}}%
  }%
}%
\def\BibTeX{{\rm B\kern-.05em{\sc i\kern-.025em b}\kern-.08em
    T\kern-.1667em\lower.7ex\hbox{E}\kern-.125emX}}
\def\BibTeX{{\rm B\kern-.05em{\sc i\kern-.025em b}\kern-.08em
    T\kern-.1667em\lower.7ex\hbox{E}\kern-.125emX}}

\placetextbox{0.5}{0.96}{\texttt{\textcolor{red}{\textbf{Accepted for presentation at ISQED'25 - DOI/link to IEEE Xplore will be updated}}}}

% \usepackage{minted}
% \usepackage[finalizecache,cachedir=.]{minted} 

\usepackage[frozencache,cachedir=.]{minted} 

\usepackage{listings}

\usepackage{pifont}
\usepackage{framed}
\usepackage{soul}
\usepackage{booktabs}  
\usepackage{multirow}
\usepackage{acronym}
\input{z_acroynms}
\usepackage{array}
\newcolumntype{L}[1]{>{\raggedright\let\newline\\\arraybackslash\hspace{0pt}}m{#1}}
\newcolumntype{C}[1]{>{\centering\let\newline\\\arraybackslash\hspace{0pt}}m{#1}}
\newcolumntype{R}[1]{>{\raggedleft\let\newline\\\arraybackslash\hspace{0pt}}m{#1}}
\usepackage{url}
\usepackage[caption=false,font=footnotesize,labelformat=simple]{subfig} 
\renewcommand\thesubfigure{(\alph{subfigure})}
\newcommand{\todoblock}[1]{\noindent\definecolor{shadecolor}{RGB}{252, 217, 217}\colorbox{shadecolor}{\parbox{\columnwidth}{{#1}}}}
\newcommand{\todoblockblue}[1]{\noindent\definecolor{shadecolor}{RGB}{214, 254, 255}\colorbox{shadecolor}{\parbox{\columnwidth}{{#1}}}}
\newcommand{\todoblockgreen}[1]{\noindent\definecolor{shadecolor}{RGB}{175, 255, 191}\colorbox{shadecolor}{\parbox{\columnwidth}{{#1}}}}
\newcommand{\findcite}[1]{\sethlcolor{yellow}\hl{[#1]}}
\usepackage[bookmarks=false,hidelinks]{hyperref}
\def\sectionautorefname{Section}
\def\subsectionautorefname{Section}
\def\subsubsectionautorefname{Section}
\def\algorithmautorefname{Algorithm}
\def\figureautorefname{Fig.}
\def\subfigureautorefname{Fig.}
\def\tableautorefname{Table}
\newcommand{\hlr}[1]{{\color{red}{\hl{#1}}}}
\newcommand{\bt}[1]{{\color{blue}{#1}}}
\newcommand{\rt}[1]{{\color{red}{#1}}}
\newcommand{\pt}[1]{{\color{purple}{#1}}}
\newcommand{\cmark}{\ding{51}}%
\newcommand{\xmark}{\ding{55}}%
\newcommand{\sol}{MoP~}
\newcommand{\ts}[1]{\textsuperscript{#1}}
    
\begin{document}
\bstctlcite{IEEEexample:BSTcontrol}



\title{%
    Toward Automated Potential Primary Asset \\Identification in Verilog Designs%
}

\author{%

    \IEEEauthorblockN{Subroto Kumer Deb Nath and Benjamin Tan}
    \IEEEauthorblockA{\textit{Department of Electrical and Software Engineering} \\
    \textit{Schulich School of Engineering} \\
    \textit{University of Calgary}\\
    \{subroto.nath,benjamin.tan1\}@ucalgary.ca}
    \thanks{
    
    This research is supported in part by Alberta Innovates, and the Natural Sciences and Engineering Research Council of Canada (NSERC) [RGPIN-2022-03027]. Cette recherche a été financée en partie par le Conseil de recherches en sciences naturelles et en génie du Canada (CRSNG).
    This research work is partly supported by a gift from Intel Corporation. This work does not in any way constitute an Intel endorsement of a product/supplier. 

    \rt{\textcopyright 2025 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works
    }}
}


\IEEEtitleabstractindextext{
\begin{abstract}
With greater design complexity, the challenge to anticipate and mitigate security issues provides more responsibility for the designer. 
As hardware provides the foundation of a secure system, we need tools and techniques that support engineers to improve trust and help them address security concerns. 
Knowing the security assets in a design is fundamental to downstream security analyses, such as threat modeling, weakness identification, and verification. 
This paper proposes an automated approach for the initial identification of potential security assets in a Verilog design.
Taking inspiration from manual asset identification methodologies, we analyze open-source hardware designs in three IP families and identify patterns and commonalities likely to indicate structural assets. 
Through iterative refinement, we provide a potential set of primary security assets and thus help to reduce the manual search space. 
\end{abstract}
\begin{IEEEkeywords}
    Asset Identification, Verilog, Automation, Hardware Security
\end{IEEEkeywords}
}

\maketitle
\IEEEdisplaynontitleabstractindextext



\input{0_intro}
\input{1_background}
\input{2_proposed}
\input{3_experiment}
\input{5_conclusion}

\IEEEtriggercmd{\balance}
\IEEEtriggeratref{12}

\bibliographystyle{IEEEtran}
\bibliography{IEEEabrv,trefs}

\end{document}
