Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Mar  6 08:43:54 2022
| Host         : DESKTOP-1I22819 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.760        0.000                      0                  271        0.252        0.000                      0                  271        4.500        0.000                       0                   108  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               1.760        0.000                      0                  271        0.252        0.000                      0                  271        4.500        0.000                       0                   108  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        1.760ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.760ns  (required time - arrival time)
  Source:                 addertest/FSM_onehot_M_testCase_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addertest/FSM_onehot_M_testCase_q_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.973ns  (logic 2.565ns (32.172%)  route 5.408ns (67.828%))
  Logic Levels:           8  (CARRY4=3 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.554     5.138    addertest/CLK
    SLICE_X53Y64         FDRE                                         r  addertest/FSM_onehot_M_testCase_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y64         FDRE (Prop_fdre_C_Q)         0.456     5.594 r  addertest/FSM_onehot_M_testCase_q_reg[2]/Q
                         net (fo=32, routed)          1.088     6.682    addertest/FSM_onehot_M_testCase_q_reg_n_0_[2]
    SLICE_X51Y65         LUT6 (Prop_lut6_I0_O)        0.124     6.806 r  addertest/0_carry_i_7/O
                         net (fo=1, routed)           0.663     7.469    addertest/0_carry_i_7_n_0
    SLICE_X50Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.106 r  addertest/0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.106    addertest/0_carry_n_0
    SLICE_X50Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.223 r  addertest/0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.223    addertest/0_carry__0_n_0
    SLICE_X50Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.546 r  addertest/0_carry__1/O[1]
                         net (fo=7, routed)           0.911     9.457    addertest/M_fa_s[9]
    SLICE_X52Y65         LUT5 (Prop_lut5_I1_O)        0.332     9.789 r  addertest/FSM_onehot_M_testCase_q[3]_i_2/O
                         net (fo=6, routed)           0.727    10.516    addertest/FSM_onehot_M_testCase_q[3]_i_2_n_0
    SLICE_X53Y66         LUT5 (Prop_lut5_I3_O)        0.328    10.844 r  addertest/FSM_onehot_M_testCase_q[7]_i_2/O
                         net (fo=12, routed)          0.685    11.529    addertest/in15[0]
    SLICE_X53Y66         LUT5 (Prop_lut5_I3_O)        0.124    11.653 r  addertest/FSM_onehot_M_testCase_q[9]_i_3/O
                         net (fo=2, routed)           0.809    12.462    addertest/edge_detector/FSM_onehot_M_testCase_q_reg[0]
    SLICE_X53Y64         LUT5 (Prop_lut5_I0_O)        0.124    12.586 r  addertest/edge_detector/FSM_onehot_M_testCase_q[9]_i_1/O
                         net (fo=10, routed)          0.525    13.111    addertest/edge_detector_n_2
    SLICE_X51Y66         FDRE                                         r  addertest/FSM_onehot_M_testCase_q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.435    14.839    addertest/CLK
    SLICE_X51Y66         FDRE                                         r  addertest/FSM_onehot_M_testCase_q_reg[5]/C
                         clock pessimism              0.272    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X51Y66         FDRE (Setup_fdre_C_CE)      -0.205    14.871    addertest/FSM_onehot_M_testCase_q_reg[5]
  -------------------------------------------------------------------
                         required time                         14.871    
                         arrival time                         -13.111    
  -------------------------------------------------------------------
                         slack                                  1.760    

Slack (MET) :             1.766ns  (required time - arrival time)
  Source:                 addertest/FSM_onehot_M_testCase_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addertest/FSM_onehot_M_testCase_q_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.966ns  (logic 2.565ns (32.201%)  route 5.401ns (67.799%))
  Logic Levels:           8  (CARRY4=3 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.554     5.138    addertest/CLK
    SLICE_X53Y64         FDRE                                         r  addertest/FSM_onehot_M_testCase_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y64         FDRE (Prop_fdre_C_Q)         0.456     5.594 r  addertest/FSM_onehot_M_testCase_q_reg[2]/Q
                         net (fo=32, routed)          1.088     6.682    addertest/FSM_onehot_M_testCase_q_reg_n_0_[2]
    SLICE_X51Y65         LUT6 (Prop_lut6_I0_O)        0.124     6.806 r  addertest/0_carry_i_7/O
                         net (fo=1, routed)           0.663     7.469    addertest/0_carry_i_7_n_0
    SLICE_X50Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.106 r  addertest/0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.106    addertest/0_carry_n_0
    SLICE_X50Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.223 r  addertest/0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.223    addertest/0_carry__0_n_0
    SLICE_X50Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.546 r  addertest/0_carry__1/O[1]
                         net (fo=7, routed)           0.911     9.457    addertest/M_fa_s[9]
    SLICE_X52Y65         LUT5 (Prop_lut5_I1_O)        0.332     9.789 r  addertest/FSM_onehot_M_testCase_q[3]_i_2/O
                         net (fo=6, routed)           0.727    10.516    addertest/FSM_onehot_M_testCase_q[3]_i_2_n_0
    SLICE_X53Y66         LUT5 (Prop_lut5_I3_O)        0.328    10.844 r  addertest/FSM_onehot_M_testCase_q[7]_i_2/O
                         net (fo=12, routed)          0.685    11.529    addertest/in15[0]
    SLICE_X53Y66         LUT5 (Prop_lut5_I3_O)        0.124    11.653 r  addertest/FSM_onehot_M_testCase_q[9]_i_3/O
                         net (fo=2, routed)           0.809    12.462    addertest/edge_detector/FSM_onehot_M_testCase_q_reg[0]
    SLICE_X53Y64         LUT5 (Prop_lut5_I0_O)        0.124    12.586 r  addertest/edge_detector/FSM_onehot_M_testCase_q[9]_i_1/O
                         net (fo=10, routed)          0.518    13.104    addertest/edge_detector_n_2
    SLICE_X53Y67         FDSE                                         r  addertest/FSM_onehot_M_testCase_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.434    14.838    addertest/CLK
    SLICE_X53Y67         FDSE                                         r  addertest/FSM_onehot_M_testCase_q_reg[0]/C
                         clock pessimism              0.272    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X53Y67         FDSE (Setup_fdse_C_CE)      -0.205    14.870    addertest/FSM_onehot_M_testCase_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.870    
                         arrival time                         -13.104    
  -------------------------------------------------------------------
                         slack                                  1.766    

Slack (MET) :             1.766ns  (required time - arrival time)
  Source:                 addertest/FSM_onehot_M_testCase_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addertest/FSM_onehot_M_testCase_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.966ns  (logic 2.565ns (32.201%)  route 5.401ns (67.799%))
  Logic Levels:           8  (CARRY4=3 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.554     5.138    addertest/CLK
    SLICE_X53Y64         FDRE                                         r  addertest/FSM_onehot_M_testCase_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y64         FDRE (Prop_fdre_C_Q)         0.456     5.594 r  addertest/FSM_onehot_M_testCase_q_reg[2]/Q
                         net (fo=32, routed)          1.088     6.682    addertest/FSM_onehot_M_testCase_q_reg_n_0_[2]
    SLICE_X51Y65         LUT6 (Prop_lut6_I0_O)        0.124     6.806 r  addertest/0_carry_i_7/O
                         net (fo=1, routed)           0.663     7.469    addertest/0_carry_i_7_n_0
    SLICE_X50Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.106 r  addertest/0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.106    addertest/0_carry_n_0
    SLICE_X50Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.223 r  addertest/0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.223    addertest/0_carry__0_n_0
    SLICE_X50Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.546 r  addertest/0_carry__1/O[1]
                         net (fo=7, routed)           0.911     9.457    addertest/M_fa_s[9]
    SLICE_X52Y65         LUT5 (Prop_lut5_I1_O)        0.332     9.789 r  addertest/FSM_onehot_M_testCase_q[3]_i_2/O
                         net (fo=6, routed)           0.727    10.516    addertest/FSM_onehot_M_testCase_q[3]_i_2_n_0
    SLICE_X53Y66         LUT5 (Prop_lut5_I3_O)        0.328    10.844 r  addertest/FSM_onehot_M_testCase_q[7]_i_2/O
                         net (fo=12, routed)          0.685    11.529    addertest/in15[0]
    SLICE_X53Y66         LUT5 (Prop_lut5_I3_O)        0.124    11.653 r  addertest/FSM_onehot_M_testCase_q[9]_i_3/O
                         net (fo=2, routed)           0.809    12.462    addertest/edge_detector/FSM_onehot_M_testCase_q_reg[0]
    SLICE_X53Y64         LUT5 (Prop_lut5_I0_O)        0.124    12.586 r  addertest/edge_detector/FSM_onehot_M_testCase_q[9]_i_1/O
                         net (fo=10, routed)          0.518    13.104    addertest/edge_detector_n_2
    SLICE_X53Y67         FDRE                                         r  addertest/FSM_onehot_M_testCase_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.434    14.838    addertest/CLK
    SLICE_X53Y67         FDRE                                         r  addertest/FSM_onehot_M_testCase_q_reg[1]/C
                         clock pessimism              0.272    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X53Y67         FDRE (Setup_fdre_C_CE)      -0.205    14.870    addertest/FSM_onehot_M_testCase_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.870    
                         arrival time                         -13.104    
  -------------------------------------------------------------------
                         slack                                  1.766    

Slack (MET) :             1.766ns  (required time - arrival time)
  Source:                 addertest/FSM_onehot_M_testCase_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addertest/FSM_onehot_M_testCase_q_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.966ns  (logic 2.565ns (32.201%)  route 5.401ns (67.799%))
  Logic Levels:           8  (CARRY4=3 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.554     5.138    addertest/CLK
    SLICE_X53Y64         FDRE                                         r  addertest/FSM_onehot_M_testCase_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y64         FDRE (Prop_fdre_C_Q)         0.456     5.594 r  addertest/FSM_onehot_M_testCase_q_reg[2]/Q
                         net (fo=32, routed)          1.088     6.682    addertest/FSM_onehot_M_testCase_q_reg_n_0_[2]
    SLICE_X51Y65         LUT6 (Prop_lut6_I0_O)        0.124     6.806 r  addertest/0_carry_i_7/O
                         net (fo=1, routed)           0.663     7.469    addertest/0_carry_i_7_n_0
    SLICE_X50Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.106 r  addertest/0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.106    addertest/0_carry_n_0
    SLICE_X50Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.223 r  addertest/0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.223    addertest/0_carry__0_n_0
    SLICE_X50Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.546 r  addertest/0_carry__1/O[1]
                         net (fo=7, routed)           0.911     9.457    addertest/M_fa_s[9]
    SLICE_X52Y65         LUT5 (Prop_lut5_I1_O)        0.332     9.789 r  addertest/FSM_onehot_M_testCase_q[3]_i_2/O
                         net (fo=6, routed)           0.727    10.516    addertest/FSM_onehot_M_testCase_q[3]_i_2_n_0
    SLICE_X53Y66         LUT5 (Prop_lut5_I3_O)        0.328    10.844 r  addertest/FSM_onehot_M_testCase_q[7]_i_2/O
                         net (fo=12, routed)          0.685    11.529    addertest/in15[0]
    SLICE_X53Y66         LUT5 (Prop_lut5_I3_O)        0.124    11.653 r  addertest/FSM_onehot_M_testCase_q[9]_i_3/O
                         net (fo=2, routed)           0.809    12.462    addertest/edge_detector/FSM_onehot_M_testCase_q_reg[0]
    SLICE_X53Y64         LUT5 (Prop_lut5_I0_O)        0.124    12.586 r  addertest/edge_detector/FSM_onehot_M_testCase_q[9]_i_1/O
                         net (fo=10, routed)          0.518    13.104    addertest/edge_detector_n_2
    SLICE_X53Y67         FDRE                                         r  addertest/FSM_onehot_M_testCase_q_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.434    14.838    addertest/CLK
    SLICE_X53Y67         FDRE                                         r  addertest/FSM_onehot_M_testCase_q_reg[7]/C
                         clock pessimism              0.272    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X53Y67         FDRE (Setup_fdre_C_CE)      -0.205    14.870    addertest/FSM_onehot_M_testCase_q_reg[7]
  -------------------------------------------------------------------
                         required time                         14.870    
                         arrival time                         -13.104    
  -------------------------------------------------------------------
                         slack                                  1.766    

Slack (MET) :             1.766ns  (required time - arrival time)
  Source:                 addertest/FSM_onehot_M_testCase_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addertest/FSM_onehot_M_testCase_q_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.966ns  (logic 2.565ns (32.201%)  route 5.401ns (67.799%))
  Logic Levels:           8  (CARRY4=3 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.554     5.138    addertest/CLK
    SLICE_X53Y64         FDRE                                         r  addertest/FSM_onehot_M_testCase_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y64         FDRE (Prop_fdre_C_Q)         0.456     5.594 r  addertest/FSM_onehot_M_testCase_q_reg[2]/Q
                         net (fo=32, routed)          1.088     6.682    addertest/FSM_onehot_M_testCase_q_reg_n_0_[2]
    SLICE_X51Y65         LUT6 (Prop_lut6_I0_O)        0.124     6.806 r  addertest/0_carry_i_7/O
                         net (fo=1, routed)           0.663     7.469    addertest/0_carry_i_7_n_0
    SLICE_X50Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.106 r  addertest/0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.106    addertest/0_carry_n_0
    SLICE_X50Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.223 r  addertest/0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.223    addertest/0_carry__0_n_0
    SLICE_X50Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.546 r  addertest/0_carry__1/O[1]
                         net (fo=7, routed)           0.911     9.457    addertest/M_fa_s[9]
    SLICE_X52Y65         LUT5 (Prop_lut5_I1_O)        0.332     9.789 r  addertest/FSM_onehot_M_testCase_q[3]_i_2/O
                         net (fo=6, routed)           0.727    10.516    addertest/FSM_onehot_M_testCase_q[3]_i_2_n_0
    SLICE_X53Y66         LUT5 (Prop_lut5_I3_O)        0.328    10.844 r  addertest/FSM_onehot_M_testCase_q[7]_i_2/O
                         net (fo=12, routed)          0.685    11.529    addertest/in15[0]
    SLICE_X53Y66         LUT5 (Prop_lut5_I3_O)        0.124    11.653 r  addertest/FSM_onehot_M_testCase_q[9]_i_3/O
                         net (fo=2, routed)           0.809    12.462    addertest/edge_detector/FSM_onehot_M_testCase_q_reg[0]
    SLICE_X53Y64         LUT5 (Prop_lut5_I0_O)        0.124    12.586 r  addertest/edge_detector/FSM_onehot_M_testCase_q[9]_i_1/O
                         net (fo=10, routed)          0.518    13.104    addertest/edge_detector_n_2
    SLICE_X53Y67         FDRE                                         r  addertest/FSM_onehot_M_testCase_q_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.434    14.838    addertest/CLK
    SLICE_X53Y67         FDRE                                         r  addertest/FSM_onehot_M_testCase_q_reg[9]/C
                         clock pessimism              0.272    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X53Y67         FDRE (Setup_fdre_C_CE)      -0.205    14.870    addertest/FSM_onehot_M_testCase_q_reg[9]
  -------------------------------------------------------------------
                         required time                         14.870    
                         arrival time                         -13.104    
  -------------------------------------------------------------------
                         slack                                  1.766    

Slack (MET) :             1.786ns  (required time - arrival time)
  Source:                 addertest/FSM_onehot_M_testCase_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addertest/FSM_onehot_M_testCase_q_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.948ns  (logic 2.565ns (32.274%)  route 5.383ns (67.726%))
  Logic Levels:           8  (CARRY4=3 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.554     5.138    addertest/CLK
    SLICE_X53Y64         FDRE                                         r  addertest/FSM_onehot_M_testCase_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y64         FDRE (Prop_fdre_C_Q)         0.456     5.594 r  addertest/FSM_onehot_M_testCase_q_reg[2]/Q
                         net (fo=32, routed)          1.088     6.682    addertest/FSM_onehot_M_testCase_q_reg_n_0_[2]
    SLICE_X51Y65         LUT6 (Prop_lut6_I0_O)        0.124     6.806 r  addertest/0_carry_i_7/O
                         net (fo=1, routed)           0.663     7.469    addertest/0_carry_i_7_n_0
    SLICE_X50Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.106 r  addertest/0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.106    addertest/0_carry_n_0
    SLICE_X50Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.223 r  addertest/0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.223    addertest/0_carry__0_n_0
    SLICE_X50Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.546 r  addertest/0_carry__1/O[1]
                         net (fo=7, routed)           0.911     9.457    addertest/M_fa_s[9]
    SLICE_X52Y65         LUT5 (Prop_lut5_I1_O)        0.332     9.789 r  addertest/FSM_onehot_M_testCase_q[3]_i_2/O
                         net (fo=6, routed)           0.727    10.516    addertest/FSM_onehot_M_testCase_q[3]_i_2_n_0
    SLICE_X53Y66         LUT5 (Prop_lut5_I3_O)        0.328    10.844 r  addertest/FSM_onehot_M_testCase_q[7]_i_2/O
                         net (fo=12, routed)          0.685    11.529    addertest/in15[0]
    SLICE_X53Y66         LUT5 (Prop_lut5_I3_O)        0.124    11.653 r  addertest/FSM_onehot_M_testCase_q[9]_i_3/O
                         net (fo=2, routed)           0.809    12.462    addertest/edge_detector/FSM_onehot_M_testCase_q_reg[0]
    SLICE_X53Y64         LUT5 (Prop_lut5_I0_O)        0.124    12.586 r  addertest/edge_detector/FSM_onehot_M_testCase_q[9]_i_1/O
                         net (fo=10, routed)          0.499    13.086    addertest/edge_detector_n_2
    SLICE_X51Y65         FDRE                                         r  addertest/FSM_onehot_M_testCase_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.436    14.840    addertest/CLK
    SLICE_X51Y65         FDRE                                         r  addertest/FSM_onehot_M_testCase_q_reg[4]/C
                         clock pessimism              0.272    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X51Y65         FDRE (Setup_fdre_C_CE)      -0.205    14.872    addertest/FSM_onehot_M_testCase_q_reg[4]
  -------------------------------------------------------------------
                         required time                         14.872    
                         arrival time                         -13.086    
  -------------------------------------------------------------------
                         slack                                  1.786    

Slack (MET) :             1.802ns  (required time - arrival time)
  Source:                 addertest/FSM_onehot_M_testCase_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addertest/FSM_onehot_M_testCase_q_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.966ns  (logic 2.565ns (32.201%)  route 5.401ns (67.799%))
  Logic Levels:           8  (CARRY4=3 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.554     5.138    addertest/CLK
    SLICE_X53Y64         FDRE                                         r  addertest/FSM_onehot_M_testCase_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y64         FDRE (Prop_fdre_C_Q)         0.456     5.594 r  addertest/FSM_onehot_M_testCase_q_reg[2]/Q
                         net (fo=32, routed)          1.088     6.682    addertest/FSM_onehot_M_testCase_q_reg_n_0_[2]
    SLICE_X51Y65         LUT6 (Prop_lut6_I0_O)        0.124     6.806 r  addertest/0_carry_i_7/O
                         net (fo=1, routed)           0.663     7.469    addertest/0_carry_i_7_n_0
    SLICE_X50Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.106 r  addertest/0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.106    addertest/0_carry_n_0
    SLICE_X50Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.223 r  addertest/0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.223    addertest/0_carry__0_n_0
    SLICE_X50Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.546 r  addertest/0_carry__1/O[1]
                         net (fo=7, routed)           0.911     9.457    addertest/M_fa_s[9]
    SLICE_X52Y65         LUT5 (Prop_lut5_I1_O)        0.332     9.789 r  addertest/FSM_onehot_M_testCase_q[3]_i_2/O
                         net (fo=6, routed)           0.727    10.516    addertest/FSM_onehot_M_testCase_q[3]_i_2_n_0
    SLICE_X53Y66         LUT5 (Prop_lut5_I3_O)        0.328    10.844 r  addertest/FSM_onehot_M_testCase_q[7]_i_2/O
                         net (fo=12, routed)          0.685    11.529    addertest/in15[0]
    SLICE_X53Y66         LUT5 (Prop_lut5_I3_O)        0.124    11.653 r  addertest/FSM_onehot_M_testCase_q[9]_i_3/O
                         net (fo=2, routed)           0.809    12.462    addertest/edge_detector/FSM_onehot_M_testCase_q_reg[0]
    SLICE_X53Y64         LUT5 (Prop_lut5_I0_O)        0.124    12.586 r  addertest/edge_detector/FSM_onehot_M_testCase_q[9]_i_1/O
                         net (fo=10, routed)          0.518    13.104    addertest/edge_detector_n_2
    SLICE_X52Y67         FDRE                                         r  addertest/FSM_onehot_M_testCase_q_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.434    14.838    addertest/CLK
    SLICE_X52Y67         FDRE                                         r  addertest/FSM_onehot_M_testCase_q_reg[6]/C
                         clock pessimism              0.272    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X52Y67         FDRE (Setup_fdre_C_CE)      -0.169    14.906    addertest/FSM_onehot_M_testCase_q_reg[6]
  -------------------------------------------------------------------
                         required time                         14.906    
                         arrival time                         -13.104    
  -------------------------------------------------------------------
                         slack                                  1.802    

Slack (MET) :             1.897ns  (required time - arrival time)
  Source:                 addertest/FSM_onehot_M_testCase_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addertest/FSM_onehot_M_testCase_q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.863ns  (logic 2.565ns (32.621%)  route 5.298ns (67.379%))
  Logic Levels:           8  (CARRY4=3 LUT5=4 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.554     5.138    addertest/CLK
    SLICE_X53Y64         FDRE                                         r  addertest/FSM_onehot_M_testCase_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y64         FDRE (Prop_fdre_C_Q)         0.456     5.594 r  addertest/FSM_onehot_M_testCase_q_reg[2]/Q
                         net (fo=32, routed)          1.088     6.682    addertest/FSM_onehot_M_testCase_q_reg_n_0_[2]
    SLICE_X51Y65         LUT6 (Prop_lut6_I0_O)        0.124     6.806 r  addertest/0_carry_i_7/O
                         net (fo=1, routed)           0.663     7.469    addertest/0_carry_i_7_n_0
    SLICE_X50Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.106 r  addertest/0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.106    addertest/0_carry_n_0
    SLICE_X50Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.223 r  addertest/0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.223    addertest/0_carry__0_n_0
    SLICE_X50Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.546 r  addertest/0_carry__1/O[1]
                         net (fo=7, routed)           0.911     9.457    addertest/M_fa_s[9]
    SLICE_X52Y65         LUT5 (Prop_lut5_I1_O)        0.332     9.789 r  addertest/FSM_onehot_M_testCase_q[3]_i_2/O
                         net (fo=6, routed)           0.727    10.516    addertest/FSM_onehot_M_testCase_q[3]_i_2_n_0
    SLICE_X53Y66         LUT5 (Prop_lut5_I3_O)        0.328    10.844 r  addertest/FSM_onehot_M_testCase_q[7]_i_2/O
                         net (fo=12, routed)          0.685    11.529    addertest/in15[0]
    SLICE_X53Y66         LUT5 (Prop_lut5_I3_O)        0.124    11.653 r  addertest/FSM_onehot_M_testCase_q[9]_i_3/O
                         net (fo=2, routed)           0.809    12.462    addertest/edge_detector/FSM_onehot_M_testCase_q_reg[0]
    SLICE_X53Y64         LUT5 (Prop_lut5_I0_O)        0.124    12.586 r  addertest/edge_detector/FSM_onehot_M_testCase_q[9]_i_1/O
                         net (fo=10, routed)          0.415    13.001    addertest/edge_detector_n_2
    SLICE_X53Y64         FDRE                                         r  addertest/FSM_onehot_M_testCase_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.437    14.841    addertest/CLK
    SLICE_X53Y64         FDRE                                         r  addertest/FSM_onehot_M_testCase_q_reg[2]/C
                         clock pessimism              0.297    15.138    
                         clock uncertainty           -0.035    15.103    
    SLICE_X53Y64         FDRE (Setup_fdre_C_CE)      -0.205    14.898    addertest/FSM_onehot_M_testCase_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.898    
                         arrival time                         -13.001    
  -------------------------------------------------------------------
                         slack                                  1.897    

Slack (MET) :             1.897ns  (required time - arrival time)
  Source:                 addertest/FSM_onehot_M_testCase_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addertest/FSM_onehot_M_testCase_q_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.863ns  (logic 2.565ns (32.621%)  route 5.298ns (67.379%))
  Logic Levels:           8  (CARRY4=3 LUT5=4 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.554     5.138    addertest/CLK
    SLICE_X53Y64         FDRE                                         r  addertest/FSM_onehot_M_testCase_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y64         FDRE (Prop_fdre_C_Q)         0.456     5.594 r  addertest/FSM_onehot_M_testCase_q_reg[2]/Q
                         net (fo=32, routed)          1.088     6.682    addertest/FSM_onehot_M_testCase_q_reg_n_0_[2]
    SLICE_X51Y65         LUT6 (Prop_lut6_I0_O)        0.124     6.806 r  addertest/0_carry_i_7/O
                         net (fo=1, routed)           0.663     7.469    addertest/0_carry_i_7_n_0
    SLICE_X50Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.106 r  addertest/0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.106    addertest/0_carry_n_0
    SLICE_X50Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.223 r  addertest/0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.223    addertest/0_carry__0_n_0
    SLICE_X50Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.546 r  addertest/0_carry__1/O[1]
                         net (fo=7, routed)           0.911     9.457    addertest/M_fa_s[9]
    SLICE_X52Y65         LUT5 (Prop_lut5_I1_O)        0.332     9.789 r  addertest/FSM_onehot_M_testCase_q[3]_i_2/O
                         net (fo=6, routed)           0.727    10.516    addertest/FSM_onehot_M_testCase_q[3]_i_2_n_0
    SLICE_X53Y66         LUT5 (Prop_lut5_I3_O)        0.328    10.844 r  addertest/FSM_onehot_M_testCase_q[7]_i_2/O
                         net (fo=12, routed)          0.685    11.529    addertest/in15[0]
    SLICE_X53Y66         LUT5 (Prop_lut5_I3_O)        0.124    11.653 r  addertest/FSM_onehot_M_testCase_q[9]_i_3/O
                         net (fo=2, routed)           0.809    12.462    addertest/edge_detector/FSM_onehot_M_testCase_q_reg[0]
    SLICE_X53Y64         LUT5 (Prop_lut5_I0_O)        0.124    12.586 r  addertest/edge_detector/FSM_onehot_M_testCase_q[9]_i_1/O
                         net (fo=10, routed)          0.415    13.001    addertest/edge_detector_n_2
    SLICE_X53Y64         FDRE                                         r  addertest/FSM_onehot_M_testCase_q_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.437    14.841    addertest/CLK
    SLICE_X53Y64         FDRE                                         r  addertest/FSM_onehot_M_testCase_q_reg[8]/C
                         clock pessimism              0.297    15.138    
                         clock uncertainty           -0.035    15.103    
    SLICE_X53Y64         FDRE (Setup_fdre_C_CE)      -0.205    14.898    addertest/FSM_onehot_M_testCase_q_reg[8]
  -------------------------------------------------------------------
                         required time                         14.898    
                         arrival time                         -13.001    
  -------------------------------------------------------------------
                         slack                                  1.897    

Slack (MET) :             1.910ns  (required time - arrival time)
  Source:                 addertest/FSM_onehot_M_testCase_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addertest/FSM_onehot_M_testCase_q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.824ns  (logic 2.565ns (32.785%)  route 5.259ns (67.215%))
  Logic Levels:           8  (CARRY4=3 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.554     5.138    addertest/CLK
    SLICE_X53Y64         FDRE                                         r  addertest/FSM_onehot_M_testCase_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y64         FDRE (Prop_fdre_C_Q)         0.456     5.594 r  addertest/FSM_onehot_M_testCase_q_reg[2]/Q
                         net (fo=32, routed)          1.088     6.682    addertest/FSM_onehot_M_testCase_q_reg_n_0_[2]
    SLICE_X51Y65         LUT6 (Prop_lut6_I0_O)        0.124     6.806 r  addertest/0_carry_i_7/O
                         net (fo=1, routed)           0.663     7.469    addertest/0_carry_i_7_n_0
    SLICE_X50Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.106 r  addertest/0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.106    addertest/0_carry_n_0
    SLICE_X50Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.223 r  addertest/0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.223    addertest/0_carry__0_n_0
    SLICE_X50Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.546 r  addertest/0_carry__1/O[1]
                         net (fo=7, routed)           0.911     9.457    addertest/M_fa_s[9]
    SLICE_X52Y65         LUT5 (Prop_lut5_I1_O)        0.332     9.789 r  addertest/FSM_onehot_M_testCase_q[3]_i_2/O
                         net (fo=6, routed)           0.727    10.516    addertest/FSM_onehot_M_testCase_q[3]_i_2_n_0
    SLICE_X53Y66         LUT5 (Prop_lut5_I3_O)        0.328    10.844 r  addertest/FSM_onehot_M_testCase_q[7]_i_2/O
                         net (fo=12, routed)          0.685    11.529    addertest/in15[0]
    SLICE_X53Y66         LUT5 (Prop_lut5_I3_O)        0.124    11.653 r  addertest/FSM_onehot_M_testCase_q[9]_i_3/O
                         net (fo=2, routed)           0.809    12.462    addertest/edge_detector/FSM_onehot_M_testCase_q_reg[0]
    SLICE_X53Y64         LUT5 (Prop_lut5_I0_O)        0.124    12.586 r  addertest/edge_detector/FSM_onehot_M_testCase_q[9]_i_1/O
                         net (fo=10, routed)          0.376    12.962    addertest/edge_detector_n_2
    SLICE_X53Y65         FDRE                                         r  addertest/FSM_onehot_M_testCase_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.436    14.840    addertest/CLK
    SLICE_X53Y65         FDRE                                         r  addertest/FSM_onehot_M_testCase_q_reg[3]/C
                         clock pessimism              0.272    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X53Y65         FDRE (Setup_fdre_C_CE)      -0.205    14.872    addertest/FSM_onehot_M_testCase_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.872    
                         arrival time                         -12.962    
  -------------------------------------------------------------------
                         slack                                  1.910    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 addertest/FSM_onehot_M_testCase_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addertest/M_flag_reg_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.190ns (51.195%)  route 0.181ns (48.805%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.558     1.502    addertest/CLK
    SLICE_X53Y67         FDSE                                         r  addertest/FSM_onehot_M_testCase_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y67         FDSE (Prop_fdse_C_Q)         0.141     1.643 f  addertest/FSM_onehot_M_testCase_q_reg[0]/Q
                         net (fo=12, routed)          0.181     1.824    addertest/FSM_onehot_M_testCase_q_reg_n_0_[0]
    SLICE_X53Y69         LUT3 (Prop_lut3_I0_O)        0.049     1.873 r  addertest/M_flag_reg_q[7]_i_1/O
                         net (fo=1, routed)           0.000     1.873    addertest/M_flag_reg_q[7]_i_1_n_0
    SLICE_X53Y69         FDRE                                         r  addertest/M_flag_reg_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.824     2.014    addertest/CLK
    SLICE_X53Y69         FDRE                                         r  addertest/M_flag_reg_q_reg[7]/C
                         clock pessimism             -0.501     1.514    
    SLICE_X53Y69         FDRE (Hold_fdre_C_D)         0.107     1.621    addertest/M_flag_reg_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 addertest/FSM_onehot_M_testCase_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addertest/FSM_onehot_M_testCase_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.566%)  route 0.175ns (48.434%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.560     1.504    addertest/CLK
    SLICE_X53Y64         FDRE                                         r  addertest/FSM_onehot_M_testCase_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y64         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  addertest/FSM_onehot_M_testCase_q_reg[2]/Q
                         net (fo=32, routed)          0.175     1.819    addertest/FSM_onehot_M_testCase_q_reg_n_0_[2]
    SLICE_X53Y65         LUT6 (Prop_lut6_I5_O)        0.045     1.864 r  addertest/FSM_onehot_M_testCase_q[3]_i_1/O
                         net (fo=1, routed)           0.000     1.864    addertest/FSM_onehot_M_testCase_q[3]_i_1_n_0
    SLICE_X53Y65         FDRE                                         r  addertest/FSM_onehot_M_testCase_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.828     2.018    addertest/CLK
    SLICE_X53Y65         FDRE                                         r  addertest/FSM_onehot_M_testCase_q_reg[3]/C
                         clock pessimism             -0.501     1.518    
    SLICE_X53Y65         FDRE (Hold_fdre_C_D)         0.091     1.609    addertest/FSM_onehot_M_testCase_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.557     1.501    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X55Y68         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y68         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.118     1.760    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[19]
    SLICE_X55Y68         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.868 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.868    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[16]_i_1_n_4
    SLICE_X55Y68         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.825     2.015    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X55Y68         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[19]/C
                         clock pessimism             -0.515     1.501    
    SLICE_X55Y68         FDRE (Hold_fdre_C_D)         0.105     1.606    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 addertest/FSM_onehot_M_testCase_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addertest/M_checkoff_reg_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.663%)  route 0.181ns (49.337%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.558     1.502    addertest/CLK
    SLICE_X53Y67         FDSE                                         r  addertest/FSM_onehot_M_testCase_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y67         FDSE (Prop_fdse_C_Q)         0.141     1.643 f  addertest/FSM_onehot_M_testCase_q_reg[0]/Q
                         net (fo=12, routed)          0.181     1.824    addertest/FSM_onehot_M_testCase_q_reg_n_0_[0]
    SLICE_X53Y69         LUT4 (Prop_lut4_I1_O)        0.045     1.869 r  addertest/M_checkoff_reg_q[6]_i_1/O
                         net (fo=1, routed)           0.000     1.869    addertest/M_checkoff_reg_q[6]_i_1_n_0
    SLICE_X53Y69         FDRE                                         r  addertest/M_checkoff_reg_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.824     2.014    addertest/CLK
    SLICE_X53Y69         FDRE                                         r  addertest/M_checkoff_reg_q_reg[6]/C
                         clock pessimism             -0.501     1.514    
    SLICE_X53Y69         FDRE (Hold_fdre_C_D)         0.092     1.606    addertest/M_checkoff_reg_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.559     1.503    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X55Y66         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y66         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.120     1.764    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[11]
    SLICE_X55Y66         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.872 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.872    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[8]_i_1_n_4
    SLICE_X55Y66         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.827     2.017    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X55Y66         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[11]/C
                         clock pessimism             -0.515     1.503    
    SLICE_X55Y66         FDRE (Hold_fdre_C_D)         0.105     1.608    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.558     1.502    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X55Y67         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y67         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.120     1.763    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[15]
    SLICE_X55Y67         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.871 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.871    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[12]_i_1_n_4
    SLICE_X55Y67         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.826     2.016    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X55Y67         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[15]/C
                         clock pessimism             -0.515     1.502    
    SLICE_X55Y67         FDRE (Hold_fdre_C_D)         0.105     1.607    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.560     1.504    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X55Y65         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y65         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.120     1.765    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]
    SLICE_X55Y65         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.873 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.873    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[4]_i_1_n_4
    SLICE_X55Y65         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.828     2.018    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X55Y65         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]/C
                         clock pessimism             -0.515     1.504    
    SLICE_X55Y65         FDRE (Hold_fdre_C_D)         0.105     1.609    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.560     1.504    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X55Y64         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y64         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.120     1.765    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[3]
    SLICE_X55Y64         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.873 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[0]_i_3/O[3]
                         net (fo=1, routed)           0.000     1.873    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[0]_i_3_n_4
    SLICE_X55Y64         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.829     2.019    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X55Y64         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[3]/C
                         clock pessimism             -0.516     1.504    
    SLICE_X55Y64         FDRE (Hold_fdre_C_D)         0.105     1.609    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.556     1.500    buttoncond_gen_0[3].buttoncond/CLK
    SLICE_X54Y69         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y69         FDRE (Prop_fdre_C_Q)         0.164     1.664 r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[18]/Q
                         net (fo=2, routed)           0.126     1.790    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[18]
    SLICE_X54Y69         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.900 r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[16]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.900    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[16]_i_1__0_n_5
    SLICE_X54Y69         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.824     2.014    buttoncond_gen_0[3].buttoncond/CLK
    SLICE_X54Y69         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[18]/C
                         clock pessimism             -0.515     1.500    
    SLICE_X54Y69         FDRE (Hold_fdre_C_D)         0.134     1.634    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.256ns (68.994%)  route 0.115ns (31.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.560     1.504    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X55Y65         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y65         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[4]/Q
                         net (fo=2, routed)           0.115     1.760    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[4]
    SLICE_X55Y65         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.875 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.875    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[4]_i_1_n_7
    SLICE_X55Y65         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.828     2.018    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X55Y65         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[4]/C
                         clock pessimism             -0.515     1.504    
    SLICE_X55Y65         FDRE (Hold_fdre_C_D)         0.105     1.609    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.266    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y67   addertest/FSM_onehot_M_testCase_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y64   addertest/FSM_onehot_M_testCase_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y65   addertest/FSM_onehot_M_testCase_q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y65   addertest/FSM_onehot_M_testCase_q_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y66   addertest/FSM_onehot_M_testCase_q_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y67   addertest/FSM_onehot_M_testCase_q_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y67   addertest/FSM_onehot_M_testCase_q_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y64   addertest/FSM_onehot_M_testCase_q_reg[8]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y67   addertest/FSM_onehot_M_testCase_q_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y64   addertest/FSM_onehot_M_testCase_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y65   addertest/FSM_onehot_M_testCase_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y65   addertest/FSM_onehot_M_testCase_q_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y64   addertest/FSM_onehot_M_testCase_q_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y64   addertest/M_s_reg_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y64   addertest/M_s_reg_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y64   addertest/M_s_reg_q_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y65   addertest/edge_detector/M_last_q_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y64   buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y64   buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y64   addertest/FSM_onehot_M_testCase_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y64   addertest/FSM_onehot_M_testCase_q_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y69   addertest/M_checkoff_reg_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y69   addertest/M_checkoff_reg_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y64   addertest/M_s_reg_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y64   addertest/M_s_reg_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y64   addertest/M_s_reg_q_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y64   buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y64   buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y64   buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[3]/C



