Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 4a7becabca7648c1a46a831ecda88987 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/chine/Desktop/Auto-Vivado/core/RMs/up_counter.v" Line 1. Module up_counter doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ICAP_VIRTEX4_WRAPPER
Compiling module xil_defaultlib.icapi
Compiling module xil_defaultlib.up_counter
Compiling module xil_defaultlib.count_up
Compiling module xil_defaultlib.count_down
Compiling module xil_defaultlib.count
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.memctrl
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
