$date
	Fri Feb 14 02:30:00 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module mux8x1_tb $end
$var wire 1 ! out $end
$var reg 8 " a [7:0] $end
$var reg 3 # select [2:0] $end
$scope module uut $end
$var wire 8 $ D [7:0] $end
$var wire 1 ! out $end
$var wire 3 % select [2:0] $end
$var wire 1 & y0 $end
$var wire 1 ' y1 $end
$var wire 1 ( y2 $end
$var wire 1 ) y3 $end
$var wire 1 * y4 $end
$var wire 1 + y5 $end
$scope module m1 $end
$var wire 1 , a $end
$var wire 1 - b $end
$var wire 1 & out $end
$var wire 1 . select $end
$upscope $end
$scope module m2 $end
$var wire 1 / a $end
$var wire 1 0 b $end
$var wire 1 ' out $end
$var wire 1 1 select $end
$upscope $end
$scope module m3 $end
$var wire 1 2 a $end
$var wire 1 3 b $end
$var wire 1 ( out $end
$var wire 1 4 select $end
$upscope $end
$scope module m4 $end
$var wire 1 5 a $end
$var wire 1 6 b $end
$var wire 1 ) out $end
$var wire 1 7 select $end
$upscope $end
$scope module m5 $end
$var wire 1 & a $end
$var wire 1 ' b $end
$var wire 1 * out $end
$var wire 1 8 select $end
$upscope $end
$scope module m6 $end
$var wire 1 ( a $end
$var wire 1 ) b $end
$var wire 1 + out $end
$var wire 1 9 select $end
$upscope $end
$scope module m7 $end
$var wire 1 * a $end
$var wire 1 + b $end
$var wire 1 ! out $end
$var wire 1 : select $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0:
09
08
07
16
05
04
13
02
01
10
1/
0.
0-
1,
0+
1*
0)
0(
1'
1&
b0 %
b10101101 $
b0 #
b10101101 "
1!
$end
#10000
0!
0*
1+
0&
1(
1)
1.
11
14
17
b1 #
b1 %
#20000
0+
1!
1&
0(
0)
1*
0.
01
04
07
18
19
b10 #
b10 %
#30000
1+
0&
1(
1)
1.
11
14
17
b11 #
b11 %
#40000
0!
0+
1&
0(
0)
1*
0.
01
04
07
08
09
1:
b100 #
b100 %
#50000
1!
0*
1+
0&
1(
1)
1.
11
14
17
b101 #
b101 %
#60000
0!
0+
1&
0(
0)
1*
0.
01
04
07
18
19
b110 #
b110 %
#70000
1!
1+
0&
1(
1)
1.
11
14
17
b111 #
b111 %
#80000
