vhdl xil_defaultlib  \
"../../../bd/red_pitaya_ps_1/ip/red_pitaya_ps_1_axis_decimator_0_0/red_pitaya_ps_1_axis_decimator_0_0_sim_netlist.vhdl" \
"../../../bd/red_pitaya_ps_1/ip/red_pitaya_ps_1_axis_packetizer_0_0/red_pitaya_ps_1_axis_packetizer_0_0_sim_netlist.vhdl" \
"../../../bd/red_pitaya_ps_1/ip/red_pitaya_ps_1_axis_red_pitaya_adc_0_0/red_pitaya_ps_1_axis_red_pitaya_adc_0_0_sim_netlist.vhdl" \
"../../../bd/red_pitaya_ps_1/ip/red_pitaya_ps_1_data_fifo_0/red_pitaya_ps_1_data_fifo_0_sim_netlist.vhdl" \

vhdl axi_lite_ipif_v3_0_4  \
"../../../../prova.srcs/sources_1/bd/red_pitaya_ps_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd" \

vhdl lib_pkg_v1_0_2  \
"../../../../prova.srcs/sources_1/bd/red_pitaya_ps_1/ipshared/0513/hdl/lib_pkg_v1_0_rfs.vhd" \

vhdl fifo_generator_v13_2_1  \
"../../../../prova.srcs/sources_1/bd/red_pitaya_ps_1/ipshared/5c35/hdl/fifo_generator_v13_2_rfs.vhd" \

vhdl lib_fifo_v1_0_10  \
"../../../../prova.srcs/sources_1/bd/red_pitaya_ps_1/ipshared/f10a/hdl/lib_fifo_v1_0_rfs.vhd" \

vhdl axi_fifo_mm_s_v4_1_12  \
"../../../../prova.srcs/sources_1/bd/red_pitaya_ps_1/ipshared/68a8/hdl/axi_fifo_mm_s_v4_1_rfs.vhd" \

vhdl xil_defaultlib  \
"../../../bd/red_pitaya_ps_1/ip/red_pitaya_ps_1_data_fifo_0/sim/red_pitaya_ps_1_data_fifo_0.vhd" \
"../../../bd/red_pitaya_ps_1/ip/red_pitaya_ps_1_red_pitaya_ps_0/red_pitaya_ps_1_red_pitaya_ps_0_sim_netlist.vhdl" \
"../../../bd/red_pitaya_ps_1/ip/red_pitaya_ps_1_rst_red_pitaya_ps_125M_0/red_pitaya_ps_1_rst_red_pitaya_ps_125M_0_sim_netlist.vhdl" \

vhdl lib_cdc_v1_0_2  \
"../../../../prova.srcs/sources_1/bd/red_pitaya_ps_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd" \

vhdl proc_sys_reset_v5_0_12  \
"../../../../prova.srcs/sources_1/bd/red_pitaya_ps_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd" \

vhdl xil_defaultlib  \
"../../../bd/red_pitaya_ps_1/ip/red_pitaya_ps_1_rst_red_pitaya_ps_125M_0/sim/red_pitaya_ps_1_rst_red_pitaya_ps_125M_0.vhd" \
"../../../bd/red_pitaya_ps_1/ip/red_pitaya_ps_1_xbar_0/red_pitaya_ps_1_xbar_0_sim_netlist.vhdl" \

vhdl util_ds_buf_v2_01_a  \
"../../../../prova.srcs/sources_1/bd/red_pitaya_ps_1/ipshared/e2ff/hdl/vhdl/util_ds_buf.vhd" \

vhdl xil_defaultlib  \
"../../../bd/red_pitaya_ps_1/ip/red_pitaya_ps_1_util_ds_buf_0_0/sim/red_pitaya_ps_1_util_ds_buf_0_0.vhd" \
"../../../bd/red_pitaya_ps_1/ip/red_pitaya_ps_1_axi_fifo_mm_s_0_1/sim/red_pitaya_ps_1_axi_fifo_mm_s_0_1.vhd" \
"../../../bd/red_pitaya_ps_1/ip/red_pitaya_ps_1_dac_out_0_0/sim/red_pitaya_ps_1_dac_out_0_0.vhd" \

# Do not sort compile order
nosort
