  ACT          1:     0     0     0     0     0
  ACT          9:     0     0     1     0     0
   RD         16:     0     0     0     0     0
  ACT         17:     0     0     2     0     0
   RD         24:     0     0     1     0     0
  ACT         25:     0     0     3     0     0
   RD         32:     0     0     2     0     0
  PRE         35:     0     0     0  2048     0
   RD         40:     0     0     3     0     0
  PRE         43:     0     0     1  2048     0
  ACT         50:     0     0     0  2048     0
  PRE         51:     0     0     2  2048     0
  ACT         58:     0     0     1  2048     0
  PRE         59:     0     0     3  2048     0
   RD         65:     0     0     0  2048     0
  ACT         66:     0     0     2  2048     0
   RD         73:     0     0     1  2048     0
  ACT         74:     0     0     3  2048     0
   RD         81:     0     0     2  2048     0
   RD         89:     0     0     3  2048     0
   RD         93:     0     0     0  2048     4
   RD         97:     0     0     1  2048     4
   RD        101:     0     0     2  2048     4
   RD        105:     0     0     3  2048     4
Simulation done. Statistics written to LPDDR3.stats
