#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Thu Jan  2 14:29:15 2020
# Process ID: 15008
# Current directory: E:/1PD/FPGA/My/WaveWidth1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10096 E:\1PD\FPGA\My\WaveWidth1\PLToPS1.xpr
# Log file: E:/1PD/FPGA/My/WaveWidth1/vivado.log
# Journal file: E:/1PD/FPGA/My/WaveWidth1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/1PD/FPGA/My/WaveWidth1/PLToPS1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Software/Xilinx17.4/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 978.133 ; gain = 277.500
update_compile_order -fileset sources_1
INFO: [Vivado 12-4158] Exported Hardware file is out of date. Exported hardware information may be inconsistent with respect to the current state of the design. It is recommended that you re-export the design and launch SDK otherwise SDK is launched with out of date hardware system file.
launch_sdk -workspace E:/1PD/FPGA/My/WaveWidth1/PLToPS1.sdk -hwspec E:/1PD/FPGA/My/WaveWidth1/PLToPS1.sdk/system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace E:/1PD/FPGA/My/WaveWidth1/PLToPS1.sdk -hwspec E:/1PD/FPGA/My/WaveWidth1/PLToPS1.sdk/system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 3
[Thu Jan  2 14:39:20 2020] Launched synth_1...
Run output will be captured here: E:/1PD/FPGA/My/WaveWidth1/PLToPS1.runs/synth_1/runme.log
[Thu Jan  2 14:39:20 2020] Launched impl_1...
Run output will be captured here: E:/1PD/FPGA/My/WaveWidth1/PLToPS1.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 3
[Thu Jan  2 14:42:03 2020] Launched synth_1...
Run output will be captured here: E:/1PD/FPGA/My/WaveWidth1/PLToPS1.runs/synth_1/runme.log
[Thu Jan  2 14:42:03 2020] Launched impl_1...
Run output will be captured here: E:/1PD/FPGA/My/WaveWidth1/PLToPS1.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jan  2 14:59:23 2020...
