{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 215 05/29/2008 SJ Web Edition " "Info: Version 8.0 Build 215 05/29/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 25 14:00:02 2016 " "Info: Processing started: Fri Mar 25 14:00:02 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off singal_generator -c singal_generator --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off singal_generator -c singal_generator --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "Clk4~54 " "Warning: Node \"Clk4~54\"" {  } { { "singal_generator.vhd" "" { Text "D:/singal_generator/singal_generator.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "singal_generator.vhd" "" { Text "D:/singal_generator/singal_generator.vhd" 30 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "Clk3~54 " "Warning: Node \"Clk3~54\"" {  } { { "singal_generator.vhd" "" { Text "D:/singal_generator/singal_generator.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "singal_generator.vhd" "" { Text "D:/singal_generator/singal_generator.vhd" 30 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "Clk2~50 " "Warning: Node \"Clk2~50\"" {  } { { "singal_generator.vhd" "" { Text "D:/singal_generator/singal_generator.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "singal_generator.vhd" "" { Text "D:/singal_generator/singal_generator.vhd" 30 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "Clk1~48 " "Warning: Node \"Clk1~48\"" {  } { { "singal_generator.vhd" "" { Text "D:/singal_generator/singal_generator.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "singal_generator.vhd" "" { Text "D:/singal_generator/singal_generator.vhd" 30 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clkin " "Info: Assuming node \"clkin\" is an undefined clock" {  } { { "singal_generator.vhd" "" { Text "D:/singal_generator/singal_generator.vhd" 9 -1 0 } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "clkin" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clkin register counter3\[1\] register counter3\[16\] 280.43 MHz 3.566 ns Internal " "Info: Clock \"clkin\" has Internal fmax of 280.43 MHz between source register \"counter3\[1\]\" and destination register \"counter3\[16\]\" (period= 3.566 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.302 ns + Longest register register " "Info: + Longest register to register delay is 3.302 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter3\[1\] 1 REG LCFF_X22_Y8_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y8_N1; Fanout = 3; REG Node = 'counter3\[1\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter3[1] } "NODE_NAME" } } { "singal_generator.vhd" "" { Text "D:/singal_generator/singal_generator.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.759 ns) + CELL(0.621 ns) 1.380 ns counter3\[1\]~99 2 COMB LCCOMB_X22_Y8_N0 2 " "Info: 2: + IC(0.759 ns) + CELL(0.621 ns) = 1.380 ns; Loc. = LCCOMB_X22_Y8_N0; Fanout = 2; COMB Node = 'counter3\[1\]~99'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.380 ns" { counter3[1] counter3[1]~99 } "NODE_NAME" } } { "singal_generator.vhd" "" { Text "D:/singal_generator/singal_generator.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.466 ns counter3\[2\]~101 3 COMB LCCOMB_X22_Y8_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.466 ns; Loc. = LCCOMB_X22_Y8_N2; Fanout = 2; COMB Node = 'counter3\[2\]~101'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { counter3[1]~99 counter3[2]~101 } "NODE_NAME" } } { "singal_generator.vhd" "" { Text "D:/singal_generator/singal_generator.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.552 ns counter3\[3\]~103 4 COMB LCCOMB_X22_Y8_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 1.552 ns; Loc. = LCCOMB_X22_Y8_N4; Fanout = 2; COMB Node = 'counter3\[3\]~103'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { counter3[2]~101 counter3[3]~103 } "NODE_NAME" } } { "singal_generator.vhd" "" { Text "D:/singal_generator/singal_generator.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.638 ns counter3\[4\]~105 5 COMB LCCOMB_X22_Y8_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 1.638 ns; Loc. = LCCOMB_X22_Y8_N6; Fanout = 2; COMB Node = 'counter3\[4\]~105'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { counter3[3]~103 counter3[4]~105 } "NODE_NAME" } } { "singal_generator.vhd" "" { Text "D:/singal_generator/singal_generator.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.724 ns counter3\[5\]~107 6 COMB LCCOMB_X22_Y8_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 1.724 ns; Loc. = LCCOMB_X22_Y8_N8; Fanout = 2; COMB Node = 'counter3\[5\]~107'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { counter3[4]~105 counter3[5]~107 } "NODE_NAME" } } { "singal_generator.vhd" "" { Text "D:/singal_generator/singal_generator.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.810 ns counter3\[6\]~109 7 COMB LCCOMB_X22_Y8_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 1.810 ns; Loc. = LCCOMB_X22_Y8_N10; Fanout = 2; COMB Node = 'counter3\[6\]~109'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { counter3[5]~107 counter3[6]~109 } "NODE_NAME" } } { "singal_generator.vhd" "" { Text "D:/singal_generator/singal_generator.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.896 ns counter3\[7\]~111 8 COMB LCCOMB_X22_Y8_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 1.896 ns; Loc. = LCCOMB_X22_Y8_N12; Fanout = 2; COMB Node = 'counter3\[7\]~111'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { counter3[6]~109 counter3[7]~111 } "NODE_NAME" } } { "singal_generator.vhd" "" { Text "D:/singal_generator/singal_generator.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 2.086 ns counter3\[8\]~113 9 COMB LCCOMB_X22_Y8_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.190 ns) = 2.086 ns; Loc. = LCCOMB_X22_Y8_N14; Fanout = 2; COMB Node = 'counter3\[8\]~113'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { counter3[7]~111 counter3[8]~113 } "NODE_NAME" } } { "singal_generator.vhd" "" { Text "D:/singal_generator/singal_generator.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.172 ns counter3\[9\]~115 10 COMB LCCOMB_X22_Y8_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 2.172 ns; Loc. = LCCOMB_X22_Y8_N16; Fanout = 2; COMB Node = 'counter3\[9\]~115'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { counter3[8]~113 counter3[9]~115 } "NODE_NAME" } } { "singal_generator.vhd" "" { Text "D:/singal_generator/singal_generator.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.258 ns counter3\[10\]~117 11 COMB LCCOMB_X22_Y8_N18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 2.258 ns; Loc. = LCCOMB_X22_Y8_N18; Fanout = 2; COMB Node = 'counter3\[10\]~117'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { counter3[9]~115 counter3[10]~117 } "NODE_NAME" } } { "singal_generator.vhd" "" { Text "D:/singal_generator/singal_generator.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.344 ns counter3\[11\]~119 12 COMB LCCOMB_X22_Y8_N20 2 " "Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 2.344 ns; Loc. = LCCOMB_X22_Y8_N20; Fanout = 2; COMB Node = 'counter3\[11\]~119'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { counter3[10]~117 counter3[11]~119 } "NODE_NAME" } } { "singal_generator.vhd" "" { Text "D:/singal_generator/singal_generator.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.430 ns counter3\[12\]~121 13 COMB LCCOMB_X22_Y8_N22 2 " "Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 2.430 ns; Loc. = LCCOMB_X22_Y8_N22; Fanout = 2; COMB Node = 'counter3\[12\]~121'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { counter3[11]~119 counter3[12]~121 } "NODE_NAME" } } { "singal_generator.vhd" "" { Text "D:/singal_generator/singal_generator.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.516 ns counter3\[13\]~123 14 COMB LCCOMB_X22_Y8_N24 2 " "Info: 14: + IC(0.000 ns) + CELL(0.086 ns) = 2.516 ns; Loc. = LCCOMB_X22_Y8_N24; Fanout = 2; COMB Node = 'counter3\[13\]~123'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { counter3[12]~121 counter3[13]~123 } "NODE_NAME" } } { "singal_generator.vhd" "" { Text "D:/singal_generator/singal_generator.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.602 ns counter3\[14\]~125 15 COMB LCCOMB_X22_Y8_N26 2 " "Info: 15: + IC(0.000 ns) + CELL(0.086 ns) = 2.602 ns; Loc. = LCCOMB_X22_Y8_N26; Fanout = 2; COMB Node = 'counter3\[14\]~125'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { counter3[13]~123 counter3[14]~125 } "NODE_NAME" } } { "singal_generator.vhd" "" { Text "D:/singal_generator/singal_generator.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.688 ns counter3\[15\]~127 16 COMB LCCOMB_X22_Y8_N28 1 " "Info: 16: + IC(0.000 ns) + CELL(0.086 ns) = 2.688 ns; Loc. = LCCOMB_X22_Y8_N28; Fanout = 1; COMB Node = 'counter3\[15\]~127'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { counter3[14]~125 counter3[15]~127 } "NODE_NAME" } } { "singal_generator.vhd" "" { Text "D:/singal_generator/singal_generator.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 3.194 ns counter3\[16\]~128 17 COMB LCCOMB_X22_Y8_N30 1 " "Info: 17: + IC(0.000 ns) + CELL(0.506 ns) = 3.194 ns; Loc. = LCCOMB_X22_Y8_N30; Fanout = 1; COMB Node = 'counter3\[16\]~128'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { counter3[15]~127 counter3[16]~128 } "NODE_NAME" } } { "singal_generator.vhd" "" { Text "D:/singal_generator/singal_generator.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 3.302 ns counter3\[16\] 18 REG LCFF_X22_Y8_N31 3 " "Info: 18: + IC(0.000 ns) + CELL(0.108 ns) = 3.302 ns; Loc. = LCFF_X22_Y8_N31; Fanout = 3; REG Node = 'counter3\[16\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { counter3[16]~128 counter3[16] } "NODE_NAME" } } { "singal_generator.vhd" "" { Text "D:/singal_generator/singal_generator.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.543 ns ( 77.01 % ) " "Info: Total cell delay = 2.543 ns ( 77.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.759 ns ( 22.99 % ) " "Info: Total interconnect delay = 0.759 ns ( 22.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.302 ns" { counter3[1] counter3[1]~99 counter3[2]~101 counter3[3]~103 counter3[4]~105 counter3[5]~107 counter3[6]~109 counter3[7]~111 counter3[8]~113 counter3[9]~115 counter3[10]~117 counter3[11]~119 counter3[12]~121 counter3[13]~123 counter3[14]~125 counter3[15]~127 counter3[16]~128 counter3[16] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "3.302 ns" { counter3[1] {} counter3[1]~99 {} counter3[2]~101 {} counter3[3]~103 {} counter3[4]~105 {} counter3[5]~107 {} counter3[6]~109 {} counter3[7]~111 {} counter3[8]~113 {} counter3[9]~115 {} counter3[10]~117 {} counter3[11]~119 {} counter3[12]~121 {} counter3[13]~123 {} counter3[14]~125 {} counter3[15]~127 {} counter3[16]~128 {} counter3[16] {} } { 0.000ns 0.759ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.621ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkin destination 2.763 ns + Shortest register " "Info: + Shortest clock path from clock \"clkin\" to destination register is 2.763 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clkin 1 CLK PIN_91 1 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 1; CLK Node = 'clkin'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkin } "NODE_NAME" } } { "singal_generator.vhd" "" { Text "D:/singal_generator/singal_generator.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.253 ns clkin~clkctrl 2 COMB CLKCTRL_G6 66 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.253 ns; Loc. = CLKCTRL_G6; Fanout = 66; COMB Node = 'clkin~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clkin clkin~clkctrl } "NODE_NAME" } } { "singal_generator.vhd" "" { Text "D:/singal_generator/singal_generator.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.844 ns) + CELL(0.666 ns) 2.763 ns counter3\[16\] 3 REG LCFF_X22_Y8_N31 3 " "Info: 3: + IC(0.844 ns) + CELL(0.666 ns) = 2.763 ns; Loc. = LCFF_X22_Y8_N31; Fanout = 3; REG Node = 'counter3\[16\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.510 ns" { clkin~clkctrl counter3[16] } "NODE_NAME" } } { "singal_generator.vhd" "" { Text "D:/singal_generator/singal_generator.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 64.28 % ) " "Info: Total cell delay = 1.776 ns ( 64.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.987 ns ( 35.72 % ) " "Info: Total interconnect delay = 0.987 ns ( 35.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.763 ns" { clkin clkin~clkctrl counter3[16] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.763 ns" { clkin {} clkin~combout {} clkin~clkctrl {} counter3[16] {} } { 0.000ns 0.000ns 0.143ns 0.844ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkin source 2.763 ns - Longest register " "Info: - Longest clock path from clock \"clkin\" to source register is 2.763 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clkin 1 CLK PIN_91 1 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 1; CLK Node = 'clkin'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkin } "NODE_NAME" } } { "singal_generator.vhd" "" { Text "D:/singal_generator/singal_generator.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.253 ns clkin~clkctrl 2 COMB CLKCTRL_G6 66 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.253 ns; Loc. = CLKCTRL_G6; Fanout = 66; COMB Node = 'clkin~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clkin clkin~clkctrl } "NODE_NAME" } } { "singal_generator.vhd" "" { Text "D:/singal_generator/singal_generator.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.844 ns) + CELL(0.666 ns) 2.763 ns counter3\[1\] 3 REG LCFF_X22_Y8_N1 3 " "Info: 3: + IC(0.844 ns) + CELL(0.666 ns) = 2.763 ns; Loc. = LCFF_X22_Y8_N1; Fanout = 3; REG Node = 'counter3\[1\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.510 ns" { clkin~clkctrl counter3[1] } "NODE_NAME" } } { "singal_generator.vhd" "" { Text "D:/singal_generator/singal_generator.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 64.28 % ) " "Info: Total cell delay = 1.776 ns ( 64.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.987 ns ( 35.72 % ) " "Info: Total interconnect delay = 0.987 ns ( 35.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.763 ns" { clkin clkin~clkctrl counter3[1] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.763 ns" { clkin {} clkin~combout {} clkin~clkctrl {} counter3[1] {} } { 0.000ns 0.000ns 0.143ns 0.844ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.763 ns" { clkin clkin~clkctrl counter3[16] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.763 ns" { clkin {} clkin~combout {} clkin~clkctrl {} counter3[16] {} } { 0.000ns 0.000ns 0.143ns 0.844ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.763 ns" { clkin clkin~clkctrl counter3[1] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.763 ns" { clkin {} clkin~combout {} clkin~clkctrl {} counter3[1] {} } { 0.000ns 0.000ns 0.143ns 0.844ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "singal_generator.vhd" "" { Text "D:/singal_generator/singal_generator.vhd" 47 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "singal_generator.vhd" "" { Text "D:/singal_generator/singal_generator.vhd" 47 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.302 ns" { counter3[1] counter3[1]~99 counter3[2]~101 counter3[3]~103 counter3[4]~105 counter3[5]~107 counter3[6]~109 counter3[7]~111 counter3[8]~113 counter3[9]~115 counter3[10]~117 counter3[11]~119 counter3[12]~121 counter3[13]~123 counter3[14]~125 counter3[15]~127 counter3[16]~128 counter3[16] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "3.302 ns" { counter3[1] {} counter3[1]~99 {} counter3[2]~101 {} counter3[3]~103 {} counter3[4]~105 {} counter3[5]~107 {} counter3[6]~109 {} counter3[7]~111 {} counter3[8]~113 {} counter3[9]~115 {} counter3[10]~117 {} counter3[11]~119 {} counter3[12]~121 {} counter3[13]~123 {} counter3[14]~125 {} counter3[15]~127 {} counter3[16]~128 {} counter3[16] {} } { 0.000ns 0.759ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.621ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.108ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.763 ns" { clkin clkin~clkctrl counter3[16] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.763 ns" { clkin {} clkin~combout {} clkin~clkctrl {} counter3[16] {} } { 0.000ns 0.000ns 0.143ns 0.844ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.763 ns" { clkin clkin~clkctrl counter3[1] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.763 ns" { clkin {} clkin~combout {} clkin~clkctrl {} counter3[1] {} } { 0.000ns 0.000ns 0.143ns 0.844ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clkin clkout2 counter2\[14\] 12.627 ns register " "Info: tco from clock \"clkin\" to destination pin \"clkout2\" through register \"counter2\[14\]\" is 12.627 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkin source 2.732 ns + Longest register " "Info: + Longest clock path from clock \"clkin\" to source register is 2.732 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clkin 1 CLK PIN_91 1 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 1; CLK Node = 'clkin'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkin } "NODE_NAME" } } { "singal_generator.vhd" "" { Text "D:/singal_generator/singal_generator.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.253 ns clkin~clkctrl 2 COMB CLKCTRL_G6 66 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.253 ns; Loc. = CLKCTRL_G6; Fanout = 66; COMB Node = 'clkin~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clkin clkin~clkctrl } "NODE_NAME" } } { "singal_generator.vhd" "" { Text "D:/singal_generator/singal_generator.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.813 ns) + CELL(0.666 ns) 2.732 ns counter2\[14\] 3 REG LCFF_X14_Y6_N29 3 " "Info: 3: + IC(0.813 ns) + CELL(0.666 ns) = 2.732 ns; Loc. = LCFF_X14_Y6_N29; Fanout = 3; REG Node = 'counter2\[14\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.479 ns" { clkin~clkctrl counter2[14] } "NODE_NAME" } } { "singal_generator.vhd" "" { Text "D:/singal_generator/singal_generator.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 65.01 % ) " "Info: Total cell delay = 1.776 ns ( 65.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.956 ns ( 34.99 % ) " "Info: Total interconnect delay = 0.956 ns ( 34.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.732 ns" { clkin clkin~clkctrl counter2[14] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.732 ns" { clkin {} clkin~combout {} clkin~clkctrl {} counter2[14] {} } { 0.000ns 0.000ns 0.143ns 0.813ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "singal_generator.vhd" "" { Text "D:/singal_generator/singal_generator.vhd" 40 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.591 ns + Longest register pin " "Info: + Longest register to pin delay is 9.591 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter2\[14\] 1 REG LCFF_X14_Y6_N29 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y6_N29; Fanout = 3; REG Node = 'counter2\[14\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter2[14] } "NODE_NAME" } } { "singal_generator.vhd" "" { Text "D:/singal_generator/singal_generator.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.183 ns) + CELL(0.499 ns) 1.682 ns Equal1~149 2 COMB LCCOMB_X15_Y6_N6 1 " "Info: 2: + IC(1.183 ns) + CELL(0.499 ns) = 1.682 ns; Loc. = LCCOMB_X15_Y6_N6; Fanout = 1; COMB Node = 'Equal1~149'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.682 ns" { counter2[14] Equal1~149 } "NODE_NAME" } } { "singal_generator.vhd" "" { Text "D:/singal_generator/singal_generator.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.383 ns) + CELL(0.614 ns) 2.679 ns Equal1~150 3 COMB LCCOMB_X15_Y6_N0 3 " "Info: 3: + IC(0.383 ns) + CELL(0.614 ns) = 2.679 ns; Loc. = LCCOMB_X15_Y6_N0; Fanout = 3; COMB Node = 'Equal1~150'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.997 ns" { Equal1~149 Equal1~150 } "NODE_NAME" } } { "singal_generator.vhd" "" { Text "D:/singal_generator/singal_generator.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.991 ns) 3.670 ns Clk2~50 4 COMB LOOP LCCOMB_X15_Y6_N2 2 " "Info: 4: + IC(0.000 ns) + CELL(0.991 ns) = 3.670 ns; Loc. = LCCOMB_X15_Y6_N2; Fanout = 2; COMB LOOP Node = 'Clk2~50'" { { "Info" "ITDB_PART_OF_SCC" "Clk2~50 LCCOMB_X15_Y6_N2 " "Info: Loc. = LCCOMB_X15_Y6_N2; Node \"Clk2~50\"" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk2~50 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk2~50 } "NODE_NAME" } } { "singal_generator.vhd" "" { Text "D:/singal_generator/singal_generator.vhd" 30 -1 0 } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.991 ns" { Equal1~150 Clk2~50 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.875 ns) + CELL(3.046 ns) 9.591 ns clkout2 5 PIN PIN_99 0 " "Info: 5: + IC(2.875 ns) + CELL(3.046 ns) = 9.591 ns; Loc. = PIN_99; Fanout = 0; PIN Node = 'clkout2'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.921 ns" { Clk2~50 clkout2 } "NODE_NAME" } } { "singal_generator.vhd" "" { Text "D:/singal_generator/singal_generator.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.150 ns ( 53.70 % ) " "Info: Total cell delay = 5.150 ns ( 53.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.441 ns ( 46.30 % ) " "Info: Total interconnect delay = 4.441 ns ( 46.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "9.591 ns" { counter2[14] Equal1~149 Equal1~150 Clk2~50 clkout2 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "9.591 ns" { counter2[14] {} Equal1~149 {} Equal1~150 {} Clk2~50 {} clkout2 {} } { 0.000ns 1.183ns 0.383ns 0.000ns 2.875ns } { 0.000ns 0.499ns 0.614ns 0.991ns 3.046ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.732 ns" { clkin clkin~clkctrl counter2[14] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.732 ns" { clkin {} clkin~combout {} clkin~clkctrl {} counter2[14] {} } { 0.000ns 0.000ns 0.143ns 0.813ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "9.591 ns" { counter2[14] Equal1~149 Equal1~150 Clk2~50 clkout2 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "9.591 ns" { counter2[14] {} Equal1~149 {} Equal1~150 {} Clk2~50 {} clkout2 {} } { 0.000ns 1.183ns 0.383ns 0.000ns 2.875ns } { 0.000ns 0.499ns 0.614ns 0.991ns 3.046ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 9 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "125 " "Info: Peak virtual memory: 125 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 25 14:00:03 2016 " "Info: Processing ended: Fri Mar 25 14:00:03 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
