INFO: [VRFC 10-163] Analyzing VHDL file "D:/Docs/Skola/VUT/DE1/PC/Digital-electronics-1/Labs/08_traffic_lights/traffic/traffic.srcs/sim_1/new/tb_smart_tlc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_smart_tlc'
