/* Register definitions for pic16c765.
 * This file was automatically generated by:
 *   inc2h.pl V1.6
 *   Copyright (c) 2002, Kevin L. Pauba, All Rights Reserved
 */
#include <pic16c765.h>

data __at (INDF_ADDR) volatile char      INDF;
sfr  __at (TMR0_ADDR)                    TMR0;
data __at (PCL_ADDR) volatile char       PCL;
sfr  __at (STATUS_ADDR)                  STATUS;
sfr  __at (FSR_ADDR)                     FSR;
sfr  __at (PORTA_ADDR)                   PORTA;
sfr  __at (PORTB_ADDR)                   PORTB;
sfr  __at (PORTC_ADDR)                   PORTC;
sfr  __at (PORTD_ADDR)                   PORTD;
sfr  __at (PORTE_ADDR)                   PORTE;
sfr  __at (PCLATH_ADDR)                  PCLATH;
sfr  __at (INTCON_ADDR)                  INTCON;
sfr  __at (PIR1_ADDR)                    PIR1;
sfr  __at (PIR2_ADDR)                    PIR2;
sfr  __at (TMR1L_ADDR)                   TMR1L;
sfr  __at (TMR1H_ADDR)                   TMR1H;
sfr  __at (T1CON_ADDR)                   T1CON;
sfr  __at (TMR2_ADDR)                    TMR2;
sfr  __at (T2CON_ADDR)                   T2CON;
sfr  __at (CCPR1L_ADDR)                  CCPR1L;
sfr  __at (CCPR1H_ADDR)                  CCPR1H;
sfr  __at (CCP1CON_ADDR)                 CCP1CON;
sfr  __at (RCSTA_ADDR)                   RCSTA;
sfr  __at (TXREG_ADDR)                   TXREG;
sfr  __at (RCREG_ADDR)                   RCREG;
sfr  __at (CCPR2L_ADDR)                  CCPR2L;
sfr  __at (CCPR2H_ADDR)                  CCPR2H;
sfr  __at (CCP2CON_ADDR)                 CCP2CON;
sfr  __at (ADRES_ADDR)                   ADRES;
sfr  __at (ADCON0_ADDR)                  ADCON0;
sfr  __at (OPTION_REG_ADDR)              OPTION_REG;
sfr  __at (TRISA_ADDR)                   TRISA;
sfr  __at (TRISB_ADDR)                   TRISB;
sfr  __at (TRISC_ADDR)                   TRISC;
sfr  __at (TRISD_ADDR)                   TRISD;
sfr  __at (TRISE_ADDR)                   TRISE;
sfr  __at (PIE1_ADDR)                    PIE1;
sfr  __at (PIE2_ADDR)                    PIE2;
sfr  __at (PCON_ADDR)                    PCON;
sfr  __at (PR2_ADDR)                     PR2;
sfr  __at (TXSTA_ADDR)                   TXSTA;
sfr  __at (SPBRG_ADDR)                   SPBRG;
sfr  __at (ADCON1_ADDR)                  ADCON1;
sfr  __at (UIR_ADDR)                     UIR;
sfr  __at (UIE_ADDR)                     UIE;
sfr  __at (UEIR_ADDR)                    UEIR;
sfr  __at (UEIE_ADDR)                    UEIE;
sfr  __at (USTAT_ADDR)                   USTAT;
sfr  __at (UCTRL_ADDR)                   UCTRL;
sfr  __at (UADDR_ADDR)                   UADDR;
sfr  __at (USWSTAT_ADDR)                 USWSTAT;
sfr  __at (UEP0_ADDR)                    UEP0;
sfr  __at (UEP1_ADDR)                    UEP1;
sfr  __at (UEP2_ADDR)                    UEP2;
sfr  __at (BD0OST_ADDR)                  BD0OST;
sfr  __at (BD0OBC_ADDR)                  BD0OBC;
sfr  __at (BD0OAL_ADDR)                  BD0OAL;
sfr  __at (BD0IST_ADDR)                  BD0IST;
sfr  __at (BD0IBC_ADDR)                  BD0IBC;
sfr  __at (BD0IAL_ADDR)                  BD0IAL;
sfr  __at (BD1OST_ADDR)                  BD1OST;
sfr  __at (BD1OBC_ADDR)                  BD1OBC;
sfr  __at (BD1OAL_ADDR)                  BD1OAL;
sfr  __at (BD1IST_ADDR)                  BD1IST;
sfr  __at (BD1IBC_ADDR)                  BD1IBC;
sfr  __at (BD1IAL_ADDR)                  BD1IAL;
sfr  __at (BD2OST_ADDR)                  BD2OST;
sfr  __at (BD2OBC_ADDR)                  BD2OBC;
sfr  __at (BD2OAL_ADDR)                  BD2OAL;
sfr  __at (BD2IST_ADDR)                  BD2IST;
sfr  __at (BD2IBC_ADDR)                  BD2IBC;
sfr  __at (BD2IAL_ADDR)                  BD2IAL;

// 
// bitfield definitions
// 
volatile __ADCON0_bits_t __at(ADCON0_ADDR) ADCON0_bits;
volatile __ADCON1_bits_t __at(ADCON1_ADDR) ADCON1_bits;
volatile __CCP1CON_bits_t __at(CCP1CON_ADDR) CCP1CON_bits;
volatile __CCP2CON_bits_t __at(CCP2CON_ADDR) CCP2CON_bits;
volatile __INTCON_bits_t __at(INTCON_ADDR) INTCON_bits;
volatile __OPTION_REG_bits_t __at(OPTION_REG_ADDR) OPTION_REG_bits;
volatile __PCON_bits_t __at(PCON_ADDR) PCON_bits;
volatile __PIE1_bits_t __at(PIE1_ADDR) PIE1_bits;
volatile __PIE2_bits_t __at(PIE2_ADDR) PIE2_bits;
volatile __PIR1_bits_t __at(PIR1_ADDR) PIR1_bits;
volatile __PIR2_bits_t __at(PIR2_ADDR) PIR2_bits;
volatile __RCSTA_bits_t __at(RCSTA_ADDR) RCSTA_bits;
volatile __STATUS_bits_t __at(STATUS_ADDR) STATUS_bits;
volatile __T1CON_bits_t __at(T1CON_ADDR) T1CON_bits;
volatile __T2CON_bits_t __at(T2CON_ADDR) T2CON_bits;
volatile __TRISE_bits_t __at(TRISE_ADDR) TRISE_bits;
volatile __TXSTA_bits_t __at(TXSTA_ADDR) TXSTA_bits;
volatile __UCTRL_bits_t __at(UCTRL_ADDR) UCTRL_bits;
volatile __UEIE_bits_t __at(UEIE_ADDR) UEIE_bits;
volatile __UEP2_bits_t __at(UEP2_ADDR) UEP2_bits;
volatile __UIE_bits_t __at(UIE_ADDR) UIE_bits;
volatile __USTAT_bits_t __at(USTAT_ADDR) USTAT_bits;

