-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity fast_accel_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    p_dst_data1_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_dst_data1_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    p_dst_data1_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    p_dst_data1_empty_n : IN STD_LOGIC;
    p_dst_data1_read : OUT STD_LOGIC;
    imgOutput_data2_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    imgOutput_data2_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    imgOutput_data2_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    imgOutput_data2_full_n : IN STD_LOGIC;
    imgOutput_data2_write : OUT STD_LOGIC;
    img_height_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    img_height_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    img_height_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    img_height_empty_n : IN STD_LOGIC;
    img_height_read : OUT STD_LOGIC;
    img_width_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    img_width_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    img_width_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    img_width_empty_n : IN STD_LOGIC;
    img_width_read : OUT STD_LOGIC );
end;


architecture behav of fast_accel_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (7 downto 0) := "00000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (7 downto 0) := "00000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (7 downto 0) := "00001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (7 downto 0) := "00010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (7 downto 0) := "00100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (7 downto 0) := "01000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (7 downto 0) := "10000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv13_1 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";
    constant ap_const_lv64_1 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv17_1 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000001";
    constant ap_const_lv17_1FFFF : STD_LOGIC_VECTOR (16 downto 0) := "11111111111111111";
    constant ap_const_lv18_2 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000010";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv18_1 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000001";
    constant ap_const_lv17_0 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";

attribute shreg_extract : string;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal img_height_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal img_width_blk_n : STD_LOGIC;
    signal img_width_read_reg_434 : STD_LOGIC_VECTOR (15 downto 0);
    signal img_height_read_reg_441 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln886_fu_199_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln886_reg_456 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_fu_216_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_reg_464 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal icmp_ln1027_1_fu_211_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_44_fu_232_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_44_reg_497 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_i_i65_fu_256_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_i_i65_reg_502 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal sub328_i_fu_262_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub328_i_reg_507 : STD_LOGIC_VECTOR (16 downto 0);
    signal row_ind_V_8_reg_513 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal row_ind_V_9_reg_518 : STD_LOGIC_VECTOR (12 downto 0);
    signal row_ind_V_load_reg_526 : STD_LOGIC_VECTOR (12 downto 0);
    signal icmp_ln1027_fu_287_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp_i_i322_i_fu_296_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp_i_i322_i_reg_531 : STD_LOGIC_VECTOR (0 downto 0);
    signal spec_select51_fu_330_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal spec_select51_reg_536 : STD_LOGIC_VECTOR (0 downto 0);
    signal spec_select55_fu_343_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal spec_select55_reg_541 : STD_LOGIC_VECTOR (0 downto 0);
    signal spec_select59_fu_356_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal spec_select59_reg_546 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_45_fu_363_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_45_reg_551 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_46_fu_368_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_46_reg_556 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_47_fu_373_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_47_reg_561 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_48_fu_378_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_48_reg_566 : STD_LOGIC_VECTOR (1 downto 0);
    signal buf_V_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal buf_V_ce0 : STD_LOGIC;
    signal buf_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal buf_V_ce1 : STD_LOGIC;
    signal buf_V_we1 : STD_LOGIC;
    signal buf_V_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_1_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal buf_V_1_ce0 : STD_LOGIC;
    signal buf_V_1_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_1_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal buf_V_1_ce1 : STD_LOGIC;
    signal buf_V_1_we1 : STD_LOGIC;
    signal buf_V_1_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_2_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal buf_V_2_ce0 : STD_LOGIC;
    signal buf_V_2_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_2_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal buf_V_2_ce1 : STD_LOGIC;
    signal buf_V_2_we1 : STD_LOGIC;
    signal buf_V_2_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_876_1_fu_136_ap_start : STD_LOGIC;
    signal grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_876_1_fu_136_ap_done : STD_LOGIC;
    signal grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_876_1_fu_136_ap_idle : STD_LOGIC;
    signal grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_876_1_fu_136_ap_ready : STD_LOGIC;
    signal grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_876_1_fu_136_row_ind_V_2_out : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_876_1_fu_136_row_ind_V_2_out_ap_vld : STD_LOGIC;
    signal grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_876_1_fu_136_row_ind_V_1_out : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_876_1_fu_136_row_ind_V_1_out_ap_vld : STD_LOGIC;
    signal grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_876_1_fu_136_row_ind_V_out : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_876_1_fu_136_row_ind_V_out_ap_vld : STD_LOGIC;
    signal grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_890_2_fu_143_ap_start : STD_LOGIC;
    signal grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_890_2_fu_143_ap_done : STD_LOGIC;
    signal grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_890_2_fu_143_ap_idle : STD_LOGIC;
    signal grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_890_2_fu_143_ap_ready : STD_LOGIC;
    signal grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_890_2_fu_143_p_dst_data1_read : STD_LOGIC;
    signal grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_890_2_fu_143_buf_V_2_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_890_2_fu_143_buf_V_2_ce1 : STD_LOGIC;
    signal grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_890_2_fu_143_buf_V_2_we1 : STD_LOGIC;
    signal grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_890_2_fu_143_buf_V_2_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_890_2_fu_143_buf_V_1_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_890_2_fu_143_buf_V_1_ce1 : STD_LOGIC;
    signal grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_890_2_fu_143_buf_V_1_we1 : STD_LOGIC;
    signal grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_890_2_fu_143_buf_V_1_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_890_2_fu_143_buf_V_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_890_2_fu_143_buf_V_ce1 : STD_LOGIC;
    signal grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_890_2_fu_143_buf_V_we1 : STD_LOGIC;
    signal grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_890_2_fu_143_buf_V_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_901_3_fu_154_ap_start : STD_LOGIC;
    signal grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_901_3_fu_154_ap_done : STD_LOGIC;
    signal grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_901_3_fu_154_ap_idle : STD_LOGIC;
    signal grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_901_3_fu_154_ap_ready : STD_LOGIC;
    signal grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_901_3_fu_154_buf_V_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_901_3_fu_154_buf_V_ce0 : STD_LOGIC;
    signal grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_901_3_fu_154_buf_V_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_901_3_fu_154_buf_V_ce1 : STD_LOGIC;
    signal grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_901_3_fu_154_buf_V_we1 : STD_LOGIC;
    signal grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_901_3_fu_154_buf_V_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_901_3_fu_154_buf_V_1_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_901_3_fu_154_buf_V_1_ce0 : STD_LOGIC;
    signal grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_901_3_fu_154_buf_V_2_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_901_3_fu_154_buf_V_2_ce0 : STD_LOGIC;
    signal grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_Col_Loop_fu_163_ap_start : STD_LOGIC;
    signal grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_Col_Loop_fu_163_ap_done : STD_LOGIC;
    signal grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_Col_Loop_fu_163_ap_idle : STD_LOGIC;
    signal grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_Col_Loop_fu_163_ap_ready : STD_LOGIC;
    signal grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_Col_Loop_fu_163_p_dst_data1_read : STD_LOGIC;
    signal grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_Col_Loop_fu_163_imgOutput_data2_din : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_Col_Loop_fu_163_imgOutput_data2_write : STD_LOGIC;
    signal grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_Col_Loop_fu_163_buf_V_2_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_Col_Loop_fu_163_buf_V_2_ce0 : STD_LOGIC;
    signal grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_Col_Loop_fu_163_buf_V_2_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_Col_Loop_fu_163_buf_V_2_ce1 : STD_LOGIC;
    signal grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_Col_Loop_fu_163_buf_V_2_we1 : STD_LOGIC;
    signal grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_Col_Loop_fu_163_buf_V_2_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_Col_Loop_fu_163_buf_V_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_Col_Loop_fu_163_buf_V_ce0 : STD_LOGIC;
    signal grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_Col_Loop_fu_163_buf_V_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_Col_Loop_fu_163_buf_V_ce1 : STD_LOGIC;
    signal grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_Col_Loop_fu_163_buf_V_we1 : STD_LOGIC;
    signal grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_Col_Loop_fu_163_buf_V_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_Col_Loop_fu_163_buf_V_1_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_Col_Loop_fu_163_buf_V_1_ce0 : STD_LOGIC;
    signal grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_Col_Loop_fu_163_buf_V_1_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_Col_Loop_fu_163_buf_V_1_ce1 : STD_LOGIC;
    signal grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_Col_Loop_fu_163_buf_V_1_we1 : STD_LOGIC;
    signal grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_Col_Loop_fu_163_buf_V_1_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_876_1_fu_136_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_state1_ignore_call16 : BOOLEAN;
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_890_2_fu_143_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_901_3_fu_154_ap_start_reg : STD_LOGIC := '0';
    signal grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_Col_Loop_fu_163_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal init_buf_fu_80 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln886_fu_221_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_fu_195_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_state3 : BOOLEAN;
    signal row_V_fu_108 : STD_LOGIC_VECTOR (12 downto 0);
    signal row_V_3_fu_383_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal row_ind_V_fu_112 : STD_LOGIC_VECTOR (12 downto 0);
    signal row_ind_V_6_fu_116 : STD_LOGIC_VECTOR (12 downto 0);
    signal row_ind_V_7_fu_120 : STD_LOGIC_VECTOR (12 downto 0);
    signal conv3_i_i_i60_fu_253_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln1027_1_fu_283_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln1027_fu_279_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_i_i238_i_fu_307_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_i_i238_i_cast_fu_312_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal sub_i214_i_fu_316_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal cmp_i_i270_i_fu_302_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_fu_322_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp_i_i194_i_1_fu_337_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp_i_i194_i_2_fu_350_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component fast_accel_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_876_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        row_ind_V_2_out : OUT STD_LOGIC_VECTOR (12 downto 0);
        row_ind_V_2_out_ap_vld : OUT STD_LOGIC;
        row_ind_V_1_out : OUT STD_LOGIC_VECTOR (12 downto 0);
        row_ind_V_1_out_ap_vld : OUT STD_LOGIC;
        row_ind_V_out : OUT STD_LOGIC_VECTOR (12 downto 0);
        row_ind_V_out_ap_vld : OUT STD_LOGIC );
    end component;


    component fast_accel_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_890_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        p_dst_data1_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        p_dst_data1_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        p_dst_data1_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        p_dst_data1_empty_n : IN STD_LOGIC;
        p_dst_data1_read : OUT STD_LOGIC;
        img_width_load : IN STD_LOGIC_VECTOR (15 downto 0);
        buf_V_2_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        buf_V_2_ce1 : OUT STD_LOGIC;
        buf_V_2_we1 : OUT STD_LOGIC;
        buf_V_2_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_1_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        buf_V_1_ce1 : OUT STD_LOGIC;
        buf_V_1_we1 : OUT STD_LOGIC;
        buf_V_1_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        buf_V_ce1 : OUT STD_LOGIC;
        buf_V_we1 : OUT STD_LOGIC;
        buf_V_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        init_buf_cast : IN STD_LOGIC_VECTOR (1 downto 0) );
    end component;


    component fast_accel_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_901_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        img_width_load : IN STD_LOGIC_VECTOR (15 downto 0);
        buf_V_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        buf_V_ce0 : OUT STD_LOGIC;
        buf_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        buf_V_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        buf_V_ce1 : OUT STD_LOGIC;
        buf_V_we1 : OUT STD_LOGIC;
        buf_V_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_1_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        buf_V_1_ce0 : OUT STD_LOGIC;
        buf_V_1_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        buf_V_2_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        buf_V_2_ce0 : OUT STD_LOGIC;
        buf_V_2_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        row_ind_V_1_cast : IN STD_LOGIC_VECTOR (1 downto 0) );
    end component;


    component fast_accel_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_Col_Loop IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        p_dst_data1_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        p_dst_data1_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        p_dst_data1_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        p_dst_data1_empty_n : IN STD_LOGIC;
        p_dst_data1_read : OUT STD_LOGIC;
        imgOutput_data2_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        imgOutput_data2_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        imgOutput_data2_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        imgOutput_data2_full_n : IN STD_LOGIC;
        imgOutput_data2_write : OUT STD_LOGIC;
        img_width_load : IN STD_LOGIC_VECTOR (15 downto 0);
        buf_V_2_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        buf_V_2_ce0 : OUT STD_LOGIC;
        buf_V_2_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        buf_V_2_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        buf_V_2_ce1 : OUT STD_LOGIC;
        buf_V_2_we1 : OUT STD_LOGIC;
        buf_V_2_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        buf_V_ce0 : OUT STD_LOGIC;
        buf_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        buf_V_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        buf_V_ce1 : OUT STD_LOGIC;
        buf_V_we1 : OUT STD_LOGIC;
        buf_V_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_1_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        buf_V_1_ce0 : OUT STD_LOGIC;
        buf_V_1_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        buf_V_1_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        buf_V_1_ce1 : OUT STD_LOGIC;
        buf_V_1_we1 : OUT STD_LOGIC;
        buf_V_1_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        row_ind_V_7 : IN STD_LOGIC_VECTOR (12 downto 0);
        row_ind_V_8 : IN STD_LOGIC_VECTOR (12 downto 0);
        row_ind_V_9 : IN STD_LOGIC_VECTOR (12 downto 0);
        sub_i214_i_cast : IN STD_LOGIC_VECTOR (1 downto 0);
        row_ind_V_7_cast : IN STD_LOGIC_VECTOR (1 downto 0);
        spec_select51 : IN STD_LOGIC_VECTOR (0 downto 0);
        row_ind_V_8_cast : IN STD_LOGIC_VECTOR (1 downto 0);
        spec_select55 : IN STD_LOGIC_VECTOR (0 downto 0);
        row_ind_V_9_cast : IN STD_LOGIC_VECTOR (1 downto 0);
        spec_select59 : IN STD_LOGIC_VECTOR (0 downto 0);
        cmp_i_i322_i : IN STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component fast_accel_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_buf_V_RAM_S2P_BRAM_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (7 downto 0) );
    end component;



begin
    buf_V_U : component fast_accel_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_buf_V_RAM_S2P_BRAM_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 3840,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buf_V_address0,
        ce0 => buf_V_ce0,
        q0 => buf_V_q0,
        address1 => buf_V_address1,
        ce1 => buf_V_ce1,
        we1 => buf_V_we1,
        d1 => buf_V_d1);

    buf_V_1_U : component fast_accel_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_buf_V_RAM_S2P_BRAM_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 3840,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buf_V_1_address0,
        ce0 => buf_V_1_ce0,
        q0 => buf_V_1_q0,
        address1 => buf_V_1_address1,
        ce1 => buf_V_1_ce1,
        we1 => buf_V_1_we1,
        d1 => buf_V_1_d1);

    buf_V_2_U : component fast_accel_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_buf_V_RAM_S2P_BRAM_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 3840,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buf_V_2_address0,
        ce0 => buf_V_2_ce0,
        q0 => buf_V_2_q0,
        address1 => buf_V_2_address1,
        ce1 => buf_V_2_ce1,
        we1 => buf_V_2_we1,
        d1 => buf_V_2_d1);

    grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_876_1_fu_136 : component fast_accel_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_876_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_876_1_fu_136_ap_start,
        ap_done => grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_876_1_fu_136_ap_done,
        ap_idle => grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_876_1_fu_136_ap_idle,
        ap_ready => grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_876_1_fu_136_ap_ready,
        row_ind_V_2_out => grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_876_1_fu_136_row_ind_V_2_out,
        row_ind_V_2_out_ap_vld => grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_876_1_fu_136_row_ind_V_2_out_ap_vld,
        row_ind_V_1_out => grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_876_1_fu_136_row_ind_V_1_out,
        row_ind_V_1_out_ap_vld => grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_876_1_fu_136_row_ind_V_1_out_ap_vld,
        row_ind_V_out => grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_876_1_fu_136_row_ind_V_out,
        row_ind_V_out_ap_vld => grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_876_1_fu_136_row_ind_V_out_ap_vld);

    grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_890_2_fu_143 : component fast_accel_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_890_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_890_2_fu_143_ap_start,
        ap_done => grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_890_2_fu_143_ap_done,
        ap_idle => grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_890_2_fu_143_ap_idle,
        ap_ready => grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_890_2_fu_143_ap_ready,
        p_dst_data1_dout => p_dst_data1_dout,
        p_dst_data1_num_data_valid => ap_const_lv2_0,
        p_dst_data1_fifo_cap => ap_const_lv2_0,
        p_dst_data1_empty_n => p_dst_data1_empty_n,
        p_dst_data1_read => grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_890_2_fu_143_p_dst_data1_read,
        img_width_load => img_width_read_reg_434,
        buf_V_2_address1 => grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_890_2_fu_143_buf_V_2_address1,
        buf_V_2_ce1 => grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_890_2_fu_143_buf_V_2_ce1,
        buf_V_2_we1 => grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_890_2_fu_143_buf_V_2_we1,
        buf_V_2_d1 => grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_890_2_fu_143_buf_V_2_d1,
        buf_V_1_address1 => grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_890_2_fu_143_buf_V_1_address1,
        buf_V_1_ce1 => grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_890_2_fu_143_buf_V_1_ce1,
        buf_V_1_we1 => grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_890_2_fu_143_buf_V_1_we1,
        buf_V_1_d1 => grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_890_2_fu_143_buf_V_1_d1,
        buf_V_address1 => grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_890_2_fu_143_buf_V_address1,
        buf_V_ce1 => grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_890_2_fu_143_buf_V_ce1,
        buf_V_we1 => grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_890_2_fu_143_buf_V_we1,
        buf_V_d1 => grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_890_2_fu_143_buf_V_d1,
        init_buf_cast => empty_reg_464);

    grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_901_3_fu_154 : component fast_accel_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_901_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_901_3_fu_154_ap_start,
        ap_done => grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_901_3_fu_154_ap_done,
        ap_idle => grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_901_3_fu_154_ap_idle,
        ap_ready => grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_901_3_fu_154_ap_ready,
        img_width_load => img_width_read_reg_434,
        buf_V_address0 => grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_901_3_fu_154_buf_V_address0,
        buf_V_ce0 => grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_901_3_fu_154_buf_V_ce0,
        buf_V_q0 => buf_V_q0,
        buf_V_address1 => grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_901_3_fu_154_buf_V_address1,
        buf_V_ce1 => grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_901_3_fu_154_buf_V_ce1,
        buf_V_we1 => grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_901_3_fu_154_buf_V_we1,
        buf_V_d1 => grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_901_3_fu_154_buf_V_d1,
        buf_V_1_address0 => grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_901_3_fu_154_buf_V_1_address0,
        buf_V_1_ce0 => grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_901_3_fu_154_buf_V_1_ce0,
        buf_V_1_q0 => buf_V_1_q0,
        buf_V_2_address0 => grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_901_3_fu_154_buf_V_2_address0,
        buf_V_2_ce0 => grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_901_3_fu_154_buf_V_2_ce0,
        buf_V_2_q0 => buf_V_2_q0,
        row_ind_V_1_cast => empty_44_reg_497);

    grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_Col_Loop_fu_163 : component fast_accel_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_Col_Loop
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_Col_Loop_fu_163_ap_start,
        ap_done => grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_Col_Loop_fu_163_ap_done,
        ap_idle => grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_Col_Loop_fu_163_ap_idle,
        ap_ready => grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_Col_Loop_fu_163_ap_ready,
        p_dst_data1_dout => p_dst_data1_dout,
        p_dst_data1_num_data_valid => ap_const_lv2_0,
        p_dst_data1_fifo_cap => ap_const_lv2_0,
        p_dst_data1_empty_n => p_dst_data1_empty_n,
        p_dst_data1_read => grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_Col_Loop_fu_163_p_dst_data1_read,
        imgOutput_data2_din => grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_Col_Loop_fu_163_imgOutput_data2_din,
        imgOutput_data2_num_data_valid => ap_const_lv2_0,
        imgOutput_data2_fifo_cap => ap_const_lv2_0,
        imgOutput_data2_full_n => imgOutput_data2_full_n,
        imgOutput_data2_write => grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_Col_Loop_fu_163_imgOutput_data2_write,
        img_width_load => img_width_read_reg_434,
        buf_V_2_address0 => grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_Col_Loop_fu_163_buf_V_2_address0,
        buf_V_2_ce0 => grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_Col_Loop_fu_163_buf_V_2_ce0,
        buf_V_2_q0 => buf_V_2_q0,
        buf_V_2_address1 => grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_Col_Loop_fu_163_buf_V_2_address1,
        buf_V_2_ce1 => grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_Col_Loop_fu_163_buf_V_2_ce1,
        buf_V_2_we1 => grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_Col_Loop_fu_163_buf_V_2_we1,
        buf_V_2_d1 => grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_Col_Loop_fu_163_buf_V_2_d1,
        buf_V_address0 => grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_Col_Loop_fu_163_buf_V_address0,
        buf_V_ce0 => grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_Col_Loop_fu_163_buf_V_ce0,
        buf_V_q0 => buf_V_q0,
        buf_V_address1 => grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_Col_Loop_fu_163_buf_V_address1,
        buf_V_ce1 => grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_Col_Loop_fu_163_buf_V_ce1,
        buf_V_we1 => grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_Col_Loop_fu_163_buf_V_we1,
        buf_V_d1 => grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_Col_Loop_fu_163_buf_V_d1,
        buf_V_1_address0 => grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_Col_Loop_fu_163_buf_V_1_address0,
        buf_V_1_ce0 => grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_Col_Loop_fu_163_buf_V_1_ce0,
        buf_V_1_q0 => buf_V_1_q0,
        buf_V_1_address1 => grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_Col_Loop_fu_163_buf_V_1_address1,
        buf_V_1_ce1 => grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_Col_Loop_fu_163_buf_V_1_ce1,
        buf_V_1_we1 => grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_Col_Loop_fu_163_buf_V_1_we1,
        buf_V_1_d1 => grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_Col_Loop_fu_163_buf_V_1_d1,
        row_ind_V_7 => row_ind_V_load_reg_526,
        row_ind_V_8 => row_ind_V_8_reg_513,
        row_ind_V_9 => row_ind_V_9_reg_518,
        sub_i214_i_cast => empty_45_reg_551,
        row_ind_V_7_cast => empty_46_reg_556,
        spec_select51 => spec_select51_reg_536,
        row_ind_V_8_cast => empty_47_reg_561,
        spec_select55 => spec_select55_reg_541,
        row_ind_V_9_cast => empty_48_reg_566,
        spec_select59 => spec_select59_reg_546,
        cmp_i_i322_i => cmp_i_i322_i_reg_531);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state7) and (icmp_ln1027_fu_287_p2 = ap_const_lv1_0))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_Col_Loop_fu_163_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_Col_Loop_fu_163_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state7) and (icmp_ln1027_fu_287_p2 = ap_const_lv1_1))) then 
                    grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_Col_Loop_fu_163_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_Col_Loop_fu_163_ap_ready = ap_const_logic_1)) then 
                    grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_Col_Loop_fu_163_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_876_1_fu_136_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_876_1_fu_136_ap_start_reg <= ap_const_logic_0;
            else
                if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_876_1_fu_136_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_876_1_fu_136_ap_ready = ap_const_logic_1)) then 
                    grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_876_1_fu_136_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_890_2_fu_143_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_890_2_fu_143_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln1027_1_fu_211_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                    grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_890_2_fu_143_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_890_2_fu_143_ap_ready = ap_const_logic_1)) then 
                    grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_890_2_fu_143_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_901_3_fu_154_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_901_3_fu_154_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln1027_1_fu_211_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                    grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_901_3_fu_154_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_901_3_fu_154_ap_ready = ap_const_logic_1)) then 
                    grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_901_3_fu_154_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    init_buf_fu_80_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((img_width_empty_n = ap_const_logic_0) or (img_height_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                init_buf_fu_80 <= zext_ln541_fu_195_p1;
            elsif (((icmp_ln1027_1_fu_211_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                init_buf_fu_80 <= add_ln886_fu_221_p2;
            end if; 
        end if;
    end process;

    row_V_fu_108_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1027_1_fu_211_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                row_V_fu_108 <= ap_const_lv13_1;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state7) and (icmp_ln1027_fu_287_p2 = ap_const_lv1_1))) then 
                row_V_fu_108 <= row_V_3_fu_383_p2;
            end if; 
        end if;
    end process;

    row_ind_V_6_fu_116_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1027_1_fu_211_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                row_ind_V_6_fu_116 <= grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_876_1_fu_136_row_ind_V_1_out;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state7) and (icmp_ln1027_fu_287_p2 = ap_const_lv1_1))) then 
                row_ind_V_6_fu_116 <= row_ind_V_7_fu_120;
            end if; 
        end if;
    end process;

    row_ind_V_7_fu_120_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1027_1_fu_211_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                row_ind_V_7_fu_120 <= grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_876_1_fu_136_row_ind_V_2_out;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state7) and (icmp_ln1027_fu_287_p2 = ap_const_lv1_1))) then 
                row_ind_V_7_fu_120 <= row_ind_V_fu_112;
            end if; 
        end if;
    end process;

    row_ind_V_fu_112_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1027_1_fu_211_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                row_ind_V_fu_112 <= grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_876_1_fu_136_row_ind_V_out;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state7) and (icmp_ln1027_fu_287_p2 = ap_const_lv1_1))) then 
                row_ind_V_fu_112 <= row_ind_V_6_fu_116;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                add_i_i65_reg_502 <= add_i_i65_fu_256_p2;
                sub328_i_reg_507 <= sub328_i_fu_262_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state7) and (icmp_ln1027_fu_287_p2 = ap_const_lv1_1))) then
                cmp_i_i322_i_reg_531 <= cmp_i_i322_i_fu_296_p2;
                empty_45_reg_551 <= empty_45_fu_363_p1;
                empty_46_reg_556 <= empty_46_fu_368_p1;
                empty_47_reg_561 <= empty_47_fu_373_p1;
                empty_48_reg_566 <= empty_48_fu_378_p1;
                row_ind_V_load_reg_526 <= row_ind_V_fu_112;
                spec_select51_reg_536 <= spec_select51_fu_330_p2;
                spec_select55_reg_541 <= spec_select55_fu_343_p2;
                spec_select59_reg_546 <= spec_select59_fu_356_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1027_1_fu_211_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                empty_44_reg_497 <= empty_44_fu_232_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1027_1_fu_211_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                empty_reg_464 <= empty_fu_216_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                img_height_read_reg_441 <= img_height_dout;
                img_width_read_reg_434 <= img_width_dout;
                    zext_ln886_reg_456(12 downto 0) <= zext_ln886_fu_199_p1(12 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then
                row_ind_V_8_reg_513 <= row_ind_V_6_fu_116;
                row_ind_V_9_reg_518 <= row_ind_V_7_fu_120;
            end if;
        end if;
    end process;
    zext_ln886_reg_456(63 downto 13) <= "000000000000000000000000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, img_height_empty_n, img_width_empty_n, ap_CS_fsm_state3, ap_CS_fsm_state4, icmp_ln1027_1_fu_211_p2, ap_CS_fsm_state6, ap_CS_fsm_state7, icmp_ln1027_fu_287_p2, grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_876_1_fu_136_ap_done, grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_890_2_fu_143_ap_done, grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_901_3_fu_154_ap_done, grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_Col_Loop_fu_163_ap_done, ap_CS_fsm_state2, ap_CS_fsm_state5, ap_CS_fsm_state8)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_876_1_fu_136_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                if ((not(((img_width_empty_n = ap_const_logic_0) or (img_height_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                if (((icmp_ln1027_1_fu_211_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state5 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state5) and (grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_890_2_fu_143_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state6 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state6) and (grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_901_3_fu_154_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state7 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state7) and (icmp_ln1027_fu_287_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state8 => 
                if (((grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_Col_Loop_fu_163_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXX";
        end case;
    end process;
    add_i_i65_fu_256_p2 <= std_logic_vector(unsigned(conv3_i_i_i60_fu_253_p1) + unsigned(ap_const_lv17_1));
    add_ln886_fu_221_p2 <= std_logic_vector(unsigned(init_buf_fu_80) + unsigned(ap_const_lv64_1));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start, ap_done_reg)
    begin
        if (((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_876_1_fu_136_ap_done)
    begin
        if ((grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_876_1_fu_136_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state3_blk_assign_proc : process(img_height_empty_n, img_width_empty_n)
    begin
        if (((img_width_empty_n = ap_const_logic_0) or (img_height_empty_n = ap_const_logic_0))) then 
            ap_ST_fsm_state3_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state3_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state4_blk <= ap_const_logic_0;

    ap_ST_fsm_state5_blk_assign_proc : process(grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_890_2_fu_143_ap_done)
    begin
        if ((grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_890_2_fu_143_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state5_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state5_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state6_blk_assign_proc : process(grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_901_3_fu_154_ap_done)
    begin
        if ((grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_901_3_fu_154_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state6_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state6_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state7_blk <= ap_const_logic_0;

    ap_ST_fsm_state8_blk_assign_proc : process(grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_Col_Loop_fu_163_ap_done)
    begin
        if ((grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_Col_Loop_fu_163_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state8_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state8_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state1_assign_proc : process(ap_start, ap_done_reg)
    begin
                ap_block_state1 <= ((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_ignore_call16_assign_proc : process(ap_start, ap_done_reg)
    begin
                ap_block_state1_ignore_call16 <= ((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state3_assign_proc : process(img_height_empty_n, img_width_empty_n)
    begin
                ap_block_state3 <= ((img_width_empty_n = ap_const_logic_0) or (img_height_empty_n = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_state7, icmp_ln1027_fu_287_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state7) and (icmp_ln1027_fu_287_p2 = ap_const_lv1_0))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state7, icmp_ln1027_fu_287_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state7) and (icmp_ln1027_fu_287_p2 = ap_const_lv1_0))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_1_address0_assign_proc : process(ap_CS_fsm_state6, grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_901_3_fu_154_buf_V_1_address0, grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_Col_Loop_fu_163_buf_V_1_address0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_1_address0 <= grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_Col_Loop_fu_163_buf_V_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buf_V_1_address0 <= grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_901_3_fu_154_buf_V_1_address0;
        else 
            buf_V_1_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    buf_V_1_address1_assign_proc : process(grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_890_2_fu_143_buf_V_1_address1, grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_Col_Loop_fu_163_buf_V_1_address1, ap_CS_fsm_state5, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_1_address1 <= grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_Col_Loop_fu_163_buf_V_1_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            buf_V_1_address1 <= grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_890_2_fu_143_buf_V_1_address1;
        else 
            buf_V_1_address1 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    buf_V_1_ce0_assign_proc : process(ap_CS_fsm_state6, grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_901_3_fu_154_buf_V_1_ce0, grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_Col_Loop_fu_163_buf_V_1_ce0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_1_ce0 <= grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_Col_Loop_fu_163_buf_V_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buf_V_1_ce0 <= grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_901_3_fu_154_buf_V_1_ce0;
        else 
            buf_V_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_1_ce1_assign_proc : process(grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_890_2_fu_143_buf_V_1_ce1, grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_Col_Loop_fu_163_buf_V_1_ce1, ap_CS_fsm_state5, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_1_ce1 <= grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_Col_Loop_fu_163_buf_V_1_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            buf_V_1_ce1 <= grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_890_2_fu_143_buf_V_1_ce1;
        else 
            buf_V_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_1_d1_assign_proc : process(grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_890_2_fu_143_buf_V_1_d1, grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_Col_Loop_fu_163_buf_V_1_d1, ap_CS_fsm_state5, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_1_d1 <= grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_Col_Loop_fu_163_buf_V_1_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            buf_V_1_d1 <= grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_890_2_fu_143_buf_V_1_d1;
        else 
            buf_V_1_d1 <= "XXXXXXXX";
        end if; 
    end process;


    buf_V_1_we1_assign_proc : process(grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_890_2_fu_143_buf_V_1_we1, grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_Col_Loop_fu_163_buf_V_1_we1, ap_CS_fsm_state5, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_1_we1 <= grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_Col_Loop_fu_163_buf_V_1_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            buf_V_1_we1 <= grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_890_2_fu_143_buf_V_1_we1;
        else 
            buf_V_1_we1 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_2_address0_assign_proc : process(ap_CS_fsm_state6, grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_901_3_fu_154_buf_V_2_address0, grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_Col_Loop_fu_163_buf_V_2_address0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_2_address0 <= grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_Col_Loop_fu_163_buf_V_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buf_V_2_address0 <= grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_901_3_fu_154_buf_V_2_address0;
        else 
            buf_V_2_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    buf_V_2_address1_assign_proc : process(grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_890_2_fu_143_buf_V_2_address1, grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_Col_Loop_fu_163_buf_V_2_address1, ap_CS_fsm_state5, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_2_address1 <= grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_Col_Loop_fu_163_buf_V_2_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            buf_V_2_address1 <= grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_890_2_fu_143_buf_V_2_address1;
        else 
            buf_V_2_address1 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    buf_V_2_ce0_assign_proc : process(ap_CS_fsm_state6, grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_901_3_fu_154_buf_V_2_ce0, grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_Col_Loop_fu_163_buf_V_2_ce0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_2_ce0 <= grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_Col_Loop_fu_163_buf_V_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buf_V_2_ce0 <= grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_901_3_fu_154_buf_V_2_ce0;
        else 
            buf_V_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_2_ce1_assign_proc : process(grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_890_2_fu_143_buf_V_2_ce1, grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_Col_Loop_fu_163_buf_V_2_ce1, ap_CS_fsm_state5, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_2_ce1 <= grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_Col_Loop_fu_163_buf_V_2_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            buf_V_2_ce1 <= grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_890_2_fu_143_buf_V_2_ce1;
        else 
            buf_V_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_2_d1_assign_proc : process(grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_890_2_fu_143_buf_V_2_d1, grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_Col_Loop_fu_163_buf_V_2_d1, ap_CS_fsm_state5, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_2_d1 <= grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_Col_Loop_fu_163_buf_V_2_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            buf_V_2_d1 <= grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_890_2_fu_143_buf_V_2_d1;
        else 
            buf_V_2_d1 <= "XXXXXXXX";
        end if; 
    end process;


    buf_V_2_we1_assign_proc : process(grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_890_2_fu_143_buf_V_2_we1, grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_Col_Loop_fu_163_buf_V_2_we1, ap_CS_fsm_state5, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_2_we1 <= grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_Col_Loop_fu_163_buf_V_2_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            buf_V_2_we1 <= grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_890_2_fu_143_buf_V_2_we1;
        else 
            buf_V_2_we1 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_address0_assign_proc : process(ap_CS_fsm_state6, grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_901_3_fu_154_buf_V_address0, grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_Col_Loop_fu_163_buf_V_address0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_address0 <= grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_Col_Loop_fu_163_buf_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buf_V_address0 <= grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_901_3_fu_154_buf_V_address0;
        else 
            buf_V_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    buf_V_address1_assign_proc : process(ap_CS_fsm_state6, grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_890_2_fu_143_buf_V_address1, grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_901_3_fu_154_buf_V_address1, grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_Col_Loop_fu_163_buf_V_address1, ap_CS_fsm_state5, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_address1 <= grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_Col_Loop_fu_163_buf_V_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buf_V_address1 <= grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_901_3_fu_154_buf_V_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            buf_V_address1 <= grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_890_2_fu_143_buf_V_address1;
        else 
            buf_V_address1 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    buf_V_ce0_assign_proc : process(ap_CS_fsm_state6, grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_901_3_fu_154_buf_V_ce0, grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_Col_Loop_fu_163_buf_V_ce0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_ce0 <= grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_Col_Loop_fu_163_buf_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buf_V_ce0 <= grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_901_3_fu_154_buf_V_ce0;
        else 
            buf_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_ce1_assign_proc : process(ap_CS_fsm_state6, grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_890_2_fu_143_buf_V_ce1, grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_901_3_fu_154_buf_V_ce1, grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_Col_Loop_fu_163_buf_V_ce1, ap_CS_fsm_state5, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_ce1 <= grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_Col_Loop_fu_163_buf_V_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buf_V_ce1 <= grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_901_3_fu_154_buf_V_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            buf_V_ce1 <= grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_890_2_fu_143_buf_V_ce1;
        else 
            buf_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_d1_assign_proc : process(ap_CS_fsm_state6, grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_890_2_fu_143_buf_V_d1, grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_901_3_fu_154_buf_V_d1, grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_Col_Loop_fu_163_buf_V_d1, ap_CS_fsm_state5, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_d1 <= grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_Col_Loop_fu_163_buf_V_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buf_V_d1 <= grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_901_3_fu_154_buf_V_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            buf_V_d1 <= grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_890_2_fu_143_buf_V_d1;
        else 
            buf_V_d1 <= "XXXXXXXX";
        end if; 
    end process;


    buf_V_we1_assign_proc : process(ap_CS_fsm_state6, grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_890_2_fu_143_buf_V_we1, grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_901_3_fu_154_buf_V_we1, grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_Col_Loop_fu_163_buf_V_we1, ap_CS_fsm_state5, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_we1 <= grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_Col_Loop_fu_163_buf_V_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buf_V_we1 <= grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_901_3_fu_154_buf_V_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            buf_V_we1 <= grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_890_2_fu_143_buf_V_we1;
        else 
            buf_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    cmp_i_i194_i_1_fu_337_p2 <= "1" when (signed(sub_i214_i_fu_316_p2) < signed(ap_const_lv18_1)) else "0";
    cmp_i_i194_i_2_fu_350_p2 <= "1" when (signed(sub_i_i238_i_fu_307_p2) > signed(ap_const_lv17_0)) else "0";
    cmp_i_i270_i_fu_302_p2 <= "1" when (signed(sub328_i_reg_507) < signed(zext_ln1027_1_fu_283_p1)) else "0";
    cmp_i_i322_i_fu_296_p2 <= "1" when (unsigned(zext_ln1027_fu_279_p1) < unsigned(img_height_read_reg_441)) else "0";
    conv3_i_i_i60_fu_253_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(img_height_read_reg_441),17));
    empty_44_fu_232_p1 <= grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_876_1_fu_136_row_ind_V_1_out(2 - 1 downto 0);
    empty_45_fu_363_p1 <= sub_i214_i_fu_316_p2(2 - 1 downto 0);
    empty_46_fu_368_p1 <= row_ind_V_fu_112(2 - 1 downto 0);
    empty_47_fu_373_p1 <= row_ind_V_6_fu_116(2 - 1 downto 0);
    empty_48_fu_378_p1 <= row_ind_V_7_fu_120(2 - 1 downto 0);
    empty_fu_216_p1 <= init_buf_fu_80(2 - 1 downto 0);
    grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_Col_Loop_fu_163_ap_start <= grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_Col_Loop_fu_163_ap_start_reg;
    grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_876_1_fu_136_ap_start <= grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_876_1_fu_136_ap_start_reg;
    grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_890_2_fu_143_ap_start <= grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_890_2_fu_143_ap_start_reg;
    grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_901_3_fu_154_ap_start <= grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_901_3_fu_154_ap_start_reg;
    icmp_ln1027_1_fu_211_p2 <= "1" when (unsigned(init_buf_fu_80) < unsigned(zext_ln886_reg_456)) else "0";
    icmp_ln1027_fu_287_p2 <= "1" when (unsigned(zext_ln1027_1_fu_283_p1) < unsigned(add_i_i65_reg_502)) else "0";
    imgOutput_data2_din <= grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_Col_Loop_fu_163_imgOutput_data2_din;

    imgOutput_data2_write_assign_proc : process(grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_Col_Loop_fu_163_imgOutput_data2_write, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            imgOutput_data2_write <= grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_Col_Loop_fu_163_imgOutput_data2_write;
        else 
            imgOutput_data2_write <= ap_const_logic_0;
        end if; 
    end process;


    img_height_blk_n_assign_proc : process(img_height_empty_n, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            img_height_blk_n <= img_height_empty_n;
        else 
            img_height_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    img_height_read_assign_proc : process(img_height_empty_n, img_width_empty_n, ap_CS_fsm_state3)
    begin
        if ((not(((img_width_empty_n = ap_const_logic_0) or (img_height_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            img_height_read <= ap_const_logic_1;
        else 
            img_height_read <= ap_const_logic_0;
        end if; 
    end process;


    img_width_blk_n_assign_proc : process(img_width_empty_n, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            img_width_blk_n <= img_width_empty_n;
        else 
            img_width_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    img_width_read_assign_proc : process(img_height_empty_n, img_width_empty_n, ap_CS_fsm_state3)
    begin
        if ((not(((img_width_empty_n = ap_const_logic_0) or (img_height_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            img_width_read <= ap_const_logic_1;
        else 
            img_width_read <= ap_const_logic_0;
        end if; 
    end process;


    p_dst_data1_read_assign_proc : process(grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_890_2_fu_143_p_dst_data1_read, grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_Col_Loop_fu_163_p_dst_data1_read, ap_CS_fsm_state5, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            p_dst_data1_read <= grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_Col_Loop_fu_163_p_dst_data1_read;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            p_dst_data1_read <= grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_890_2_fu_143_p_dst_data1_read;
        else 
            p_dst_data1_read <= ap_const_logic_0;
        end if; 
    end process;

    row_V_3_fu_383_p2 <= std_logic_vector(unsigned(row_V_fu_108) + unsigned(ap_const_lv13_1));
    spec_select51_fu_330_p2 <= (tmp_fu_322_p3 and cmp_i_i270_i_fu_302_p2);
    spec_select55_fu_343_p2 <= (cmp_i_i270_i_fu_302_p2 and cmp_i_i194_i_1_fu_337_p2);
    spec_select59_fu_356_p2 <= (cmp_i_i270_i_fu_302_p2 and cmp_i_i194_i_2_fu_350_p2);
    sub328_i_fu_262_p2 <= std_logic_vector(unsigned(conv3_i_i_i60_fu_253_p1) + unsigned(ap_const_lv17_1FFFF));
    sub_i214_i_fu_316_p2 <= std_logic_vector(unsigned(ap_const_lv18_2) - unsigned(sub_i_i238_i_cast_fu_312_p1));
        sub_i_i238_i_cast_fu_312_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_i_i238_i_fu_307_p2),18));

    sub_i_i238_i_fu_307_p2 <= std_logic_vector(unsigned(zext_ln1027_1_fu_283_p1) - unsigned(sub328_i_reg_507));
    tmp_fu_322_p3 <= sub_i214_i_fu_316_p2(17 downto 17);
    zext_ln1027_1_fu_283_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(row_V_fu_108),17));
    zext_ln1027_fu_279_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(row_V_fu_108),16));
    zext_ln541_fu_195_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_876_1_fu_136_row_ind_V_1_out),64));
    zext_ln886_fu_199_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_xFfastnms_0_2160_3840_0_1_2_2_1_3841_3_9_4_Pipeline_VITIS_LOOP_876_1_fu_136_row_ind_V_2_out),64));
end behav;
