Analysis & Synthesis report for ARMvsFPGA
Tue Apr 15 07:47:02 2014
Quartus II 32-bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Parameter Settings for User Entity Instance: MasterPLL:pll1|altpll:altpll_component
 14. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 15. altpll Parameter Settings by Entity Instance
 16. Port Connectivity Checks: "segdriver:ss4"
 17. Port Connectivity Checks: "segdriver:ss3"
 18. Port Connectivity Checks: "segdriver:ss2"
 19. Port Connectivity Checks: "segdriver:ss1"
 20. Port Connectivity Checks: "MasterPLL:pll1"
 21. SignalTap II Logic Analyzer Settings
 22. Elapsed Time Per Partition
 23. Connections to In-System Debugging Instance "auto_signaltap_0"
 24. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Apr 15 07:47:02 2014      ;
; Quartus II 32-bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name                      ; ARMvsFPGA                                  ;
; Top-level Entity Name              ; ARMvsFPGA                                  ;
; Family                             ; Cyclone III                                ;
; Total logic elements               ; 2,061                                      ;
;     Total combinational functions  ; 823                                        ;
;     Dedicated logic registers      ; 1,723                                      ;
; Total registers                    ; 1723                                       ;
; Total pins                         ; 59                                         ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 28,160                                     ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total PLLs                         ; 1                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C16F484C6       ;                    ;
; Top-level entity name                                                      ; ARMvsFPGA          ; ARMvsFPGA          ;
; Family name                                                                ; Cyclone III        ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; Off                ; Off                ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                      ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                  ; Library ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------+---------+
; ARMvsFPGA.v                      ; yes             ; User Verilog HDL File        ; /home/mathias/Projects/ARMvsFPGA/ARMvsFPGA.v                                  ;         ;
; segdriver.v                      ; yes             ; User Verilog HDL File        ; /home/mathias/Projects/ARMvsFPGA/segdriver.v                                  ;         ;
; MasterPLL.v                      ; yes             ; User Wizard-Generated File   ; /home/mathias/Projects/ARMvsFPGA/MasterPLL.v                                  ;         ;
; altpll.tdf                       ; yes             ; Megafunction                 ; /opt/altera/13.1/quartus/libraries/megafunctions/altpll.tdf                   ;         ;
; aglobal131.inc                   ; yes             ; Megafunction                 ; /opt/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc               ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                 ; /opt/altera/13.1/quartus/libraries/megafunctions/stratix_pll.inc              ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                 ; /opt/altera/13.1/quartus/libraries/megafunctions/stratixii_pll.inc            ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                 ; /opt/altera/13.1/quartus/libraries/megafunctions/cycloneii_pll.inc            ;         ;
; db/MasterPLL_altpll.v            ; yes             ; Auto-Generated Megafunction  ; /home/mathias/Projects/ARMvsFPGA/db/MasterPLL_altpll.v                        ;         ;
; sld_signaltap.vhd                ; yes             ; Megafunction                 ; /opt/altera/13.1/quartus/libraries/megafunctions/sld_signaltap.vhd            ;         ;
; sld_signaltap_impl.vhd           ; yes             ; Encrypted Megafunction       ; /opt/altera/13.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd       ;         ;
; sld_ela_control.vhd              ; yes             ; Encrypted Megafunction       ; /opt/altera/13.1/quartus/libraries/megafunctions/sld_ela_control.vhd          ;         ;
; lpm_shiftreg.tdf                 ; yes             ; Megafunction                 ; /opt/altera/13.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf             ;         ;
; lpm_constant.inc                 ; yes             ; Megafunction                 ; /opt/altera/13.1/quartus/libraries/megafunctions/lpm_constant.inc             ;         ;
; dffeea.inc                       ; yes             ; Megafunction                 ; /opt/altera/13.1/quartus/libraries/megafunctions/dffeea.inc                   ;         ;
; sld_mbpmg.vhd                    ; yes             ; Encrypted Megafunction       ; /opt/altera/13.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                ;         ;
; sld_ela_trigger_flow_mgr.vhd     ; yes             ; Encrypted Megafunction       ; /opt/altera/13.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd ;         ;
; sld_buffer_manager.vhd           ; yes             ; Encrypted Megafunction       ; /opt/altera/13.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd       ;         ;
; sld_gap_detector.vhd             ; yes             ; Encrypted Megafunction       ; /opt/altera/13.1/quartus/libraries/megafunctions/sld_gap_detector.vhd         ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; /opt/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf               ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; /opt/altera/13.1/quartus/libraries/megafunctions/stratix_ram_block.inc        ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; /opt/altera/13.1/quartus/libraries/megafunctions/lpm_mux.inc                  ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; /opt/altera/13.1/quartus/libraries/megafunctions/lpm_decode.inc               ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; /opt/altera/13.1/quartus/libraries/megafunctions/a_rdenreg.inc                ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; /opt/altera/13.1/quartus/libraries/megafunctions/altrom.inc                   ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; /opt/altera/13.1/quartus/libraries/megafunctions/altram.inc                   ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; /opt/altera/13.1/quartus/libraries/megafunctions/altdpram.inc                 ;         ;
; db/altsyncram_tv14.tdf           ; yes             ; Auto-Generated Megafunction  ; /home/mathias/Projects/ARMvsFPGA/db/altsyncram_tv14.tdf                       ;         ;
; altdpram.tdf                     ; yes             ; Megafunction                 ; /opt/altera/13.1/quartus/libraries/megafunctions/altdpram.tdf                 ;         ;
; memmodes.inc                     ; yes             ; Megafunction                 ; /opt/altera/13.1/quartus/libraries/others/maxplus2/memmodes.inc               ;         ;
; a_hdffe.inc                      ; yes             ; Megafunction                 ; /opt/altera/13.1/quartus/libraries/megafunctions/a_hdffe.inc                  ;         ;
; alt_le_rden_reg.inc              ; yes             ; Megafunction                 ; /opt/altera/13.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc          ;         ;
; altsyncram.inc                   ; yes             ; Megafunction                 ; /opt/altera/13.1/quartus/libraries/megafunctions/altsyncram.inc               ;         ;
; lpm_mux.tdf                      ; yes             ; Megafunction                 ; /opt/altera/13.1/quartus/libraries/megafunctions/lpm_mux.tdf                  ;         ;
; muxlut.inc                       ; yes             ; Megafunction                 ; /opt/altera/13.1/quartus/libraries/megafunctions/muxlut.inc                   ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; /opt/altera/13.1/quartus/libraries/megafunctions/bypassff.inc                 ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; /opt/altera/13.1/quartus/libraries/megafunctions/altshift.inc                 ;         ;
; db/mux_lrc.tdf                   ; yes             ; Auto-Generated Megafunction  ; /home/mathias/Projects/ARMvsFPGA/db/mux_lrc.tdf                               ;         ;
; lpm_decode.tdf                   ; yes             ; Megafunction                 ; /opt/altera/13.1/quartus/libraries/megafunctions/lpm_decode.tdf               ;         ;
; declut.inc                       ; yes             ; Megafunction                 ; /opt/altera/13.1/quartus/libraries/megafunctions/declut.inc                   ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                 ; /opt/altera/13.1/quartus/libraries/megafunctions/lpm_compare.inc              ;         ;
; db/decode_4uf.tdf                ; yes             ; Auto-Generated Megafunction  ; /home/mathias/Projects/ARMvsFPGA/db/decode_4uf.tdf                            ;         ;
; lpm_counter.tdf                  ; yes             ; Megafunction                 ; /opt/altera/13.1/quartus/libraries/megafunctions/lpm_counter.tdf              ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; /opt/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.inc              ;         ;
; cmpconst.inc                     ; yes             ; Megafunction                 ; /opt/altera/13.1/quartus/libraries/megafunctions/cmpconst.inc                 ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                 ; /opt/altera/13.1/quartus/libraries/megafunctions/lpm_counter.inc              ;         ;
; alt_counter_stratix.inc          ; yes             ; Megafunction                 ; /opt/altera/13.1/quartus/libraries/megafunctions/alt_counter_stratix.inc      ;         ;
; db/cntr_kgi.tdf                  ; yes             ; Auto-Generated Megafunction  ; /home/mathias/Projects/ARMvsFPGA/db/cntr_kgi.tdf                              ;         ;
; db/cmpr_kfc.tdf                  ; yes             ; Auto-Generated Megafunction  ; /home/mathias/Projects/ARMvsFPGA/db/cmpr_kfc.tdf                              ;         ;
; db/cntr_c5j.tdf                  ; yes             ; Auto-Generated Megafunction  ; /home/mathias/Projects/ARMvsFPGA/db/cntr_c5j.tdf                              ;         ;
; db/cntr_8fi.tdf                  ; yes             ; Auto-Generated Megafunction  ; /home/mathias/Projects/ARMvsFPGA/db/cntr_8fi.tdf                              ;         ;
; db/cmpr_ifc.tdf                  ; yes             ; Auto-Generated Megafunction  ; /home/mathias/Projects/ARMvsFPGA/db/cmpr_ifc.tdf                              ;         ;
; db/cntr_p1j.tdf                  ; yes             ; Auto-Generated Megafunction  ; /home/mathias/Projects/ARMvsFPGA/db/cntr_p1j.tdf                              ;         ;
; db/cmpr_efc.tdf                  ; yes             ; Auto-Generated Megafunction  ; /home/mathias/Projects/ARMvsFPGA/db/cmpr_efc.tdf                              ;         ;
; sld_rom_sr.vhd                   ; yes             ; Encrypted Megafunction       ; /opt/altera/13.1/quartus/libraries/megafunctions/sld_rom_sr.vhd               ;         ;
; sld_hub.vhd                      ; yes             ; Encrypted Megafunction       ; /opt/altera/13.1/quartus/libraries/megafunctions/sld_hub.vhd                  ;         ;
; sld_jtag_hub.vhd                 ; yes             ; Encrypted Megafunction       ; /opt/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd             ;         ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                           ;
+---------------------------------------------+-----------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                   ;
+---------------------------------------------+-----------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 2,061                                                                                   ;
;                                             ;                                                                                         ;
; Total combinational functions               ; 823                                                                                     ;
; Logic element usage by number of LUT inputs ;                                                                                         ;
;     -- 4 input functions                    ; 434                                                                                     ;
;     -- 3 input functions                    ; 222                                                                                     ;
;     -- <=2 input functions                  ; 167                                                                                     ;
;                                             ;                                                                                         ;
; Logic elements by mode                      ;                                                                                         ;
;     -- normal mode                          ; 749                                                                                     ;
;     -- arithmetic mode                      ; 74                                                                                      ;
;                                             ;                                                                                         ;
; Total registers                             ; 1723                                                                                    ;
;     -- Dedicated logic registers            ; 1723                                                                                    ;
;     -- I/O registers                        ; 0                                                                                       ;
;                                             ;                                                                                         ;
; I/O pins                                    ; 59                                                                                      ;
; Total memory bits                           ; 28160                                                                                   ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                       ;
; Total PLLs                                  ; 1                                                                                       ;
;     -- PLLs                                 ; 1                                                                                       ;
;                                             ;                                                                                         ;
; Maximum fan-out node                        ; MasterPLL:pll1|altpll:altpll_component|MasterPLL_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 1123                                                                                    ;
; Total fan-out                               ; 9939                                                                                    ;
; Average fan-out                             ; 3.55                                                                                    ;
+---------------------------------------------+-----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                              ; Library Name ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |ARMvsFPGA                                                                                              ; 823 (2)           ; 1723 (19)    ; 28160       ; 0            ; 0       ; 0         ; 59   ; 0            ; |ARMvsFPGA                                                                                                                                                                                                                                                                                                                                       ; work         ;
;    |MasterPLL:pll1|                                                                                     ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARMvsFPGA|MasterPLL:pll1                                                                                                                                                                                                                                                                                                                        ; work         ;
;       |altpll:altpll_component|                                                                         ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARMvsFPGA|MasterPLL:pll1|altpll:altpll_component                                                                                                                                                                                                                                                                                                ; work         ;
;          |MasterPLL_altpll:auto_generated|                                                              ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARMvsFPGA|MasterPLL:pll1|altpll:altpll_component|MasterPLL_altpll:auto_generated                                                                                                                                                                                                                                                                ; work         ;
;    |segdriver:ss1|                                                                                      ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARMvsFPGA|segdriver:ss1                                                                                                                                                                                                                                                                                                                         ; work         ;
;    |segdriver:ss2|                                                                                      ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARMvsFPGA|segdriver:ss2                                                                                                                                                                                                                                                                                                                         ; work         ;
;    |segdriver:ss3|                                                                                      ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARMvsFPGA|segdriver:ss3                                                                                                                                                                                                                                                                                                                         ; work         ;
;    |segdriver:ss4|                                                                                      ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARMvsFPGA|segdriver:ss4                                                                                                                                                                                                                                                                                                                         ; work         ;
;    |sld_hub:auto_hub|                                                                                   ; 120 (1)           ; 90 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARMvsFPGA|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                      ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                    ; 119 (81)          ; 90 (62)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARMvsFPGA|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                         ; work         ;
;          |sld_rom_sr:hub_info_reg|                                                                      ; 21 (21)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARMvsFPGA|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                 ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                                                    ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARMvsFPGA|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                               ; work         ;
;    |sld_signaltap:auto_signaltap_0|                                                                     ; 673 (1)           ; 1614 (219)   ; 28160       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARMvsFPGA|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                        ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 672 (0)           ; 1395 (0)     ; 28160       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARMvsFPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                  ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 672 (86)          ; 1395 (512)   ; 28160       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARMvsFPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                           ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 19 (0)            ; 52 (52)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARMvsFPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                            ; work         ;
;                |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARMvsFPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                        ; work         ;
;                   |decode_4uf:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARMvsFPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_4uf:auto_generated                                                                                                              ; work         ;
;                |lpm_mux:mux|                                                                            ; 17 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARMvsFPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                ; work         ;
;                   |mux_lrc:auto_generated|                                                              ; 17 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARMvsFPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_lrc:auto_generated                                                                                                                         ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)             ; 0 (0)        ; 28160       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARMvsFPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                           ; work         ;
;                |altsyncram_tv14:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 28160       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARMvsFPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tv14:auto_generated                                                                                                                                            ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARMvsFPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                            ; work         ;
;             |lpm_shiftreg:status_register|                                                              ; 18 (18)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARMvsFPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                              ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                   ; 14 (14)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARMvsFPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                   ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 73 (73)           ; 49 (49)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARMvsFPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                ; work         ;
;             |sld_ela_control:ela_control|                                                               ; 261 (3)           ; 569 (6)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARMvsFPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                               ; work         ;
;                |lpm_shiftreg:\storage_on_enable_bit:trigger_condition_deserialize|                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARMvsFPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_on_enable_bit:trigger_condition_deserialize                                                                                                                             ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARMvsFPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                       ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 218 (0)           ; 545 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARMvsFPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                        ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 327 (327)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARMvsFPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                             ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 218 (0)           ; 218 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARMvsFPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARMvsFPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARMvsFPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARMvsFPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARMvsFPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARMvsFPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARMvsFPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARMvsFPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARMvsFPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARMvsFPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARMvsFPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARMvsFPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARMvsFPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARMvsFPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARMvsFPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARMvsFPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARMvsFPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARMvsFPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARMvsFPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARMvsFPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARMvsFPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARMvsFPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARMvsFPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARMvsFPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARMvsFPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARMvsFPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARMvsFPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARMvsFPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARMvsFPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARMvsFPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARMvsFPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARMvsFPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARMvsFPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARMvsFPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARMvsFPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARMvsFPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARMvsFPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARMvsFPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARMvsFPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARMvsFPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARMvsFPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARMvsFPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARMvsFPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARMvsFPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARMvsFPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARMvsFPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARMvsFPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARMvsFPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARMvsFPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARMvsFPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARMvsFPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARMvsFPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARMvsFPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARMvsFPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARMvsFPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARMvsFPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARMvsFPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARMvsFPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARMvsFPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARMvsFPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARMvsFPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARMvsFPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARMvsFPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARMvsFPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARMvsFPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARMvsFPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARMvsFPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARMvsFPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARMvsFPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARMvsFPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARMvsFPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARMvsFPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARMvsFPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARMvsFPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARMvsFPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARMvsFPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARMvsFPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARMvsFPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARMvsFPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARMvsFPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARMvsFPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARMvsFPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARMvsFPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARMvsFPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARMvsFPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARMvsFPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARMvsFPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARMvsFPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARMvsFPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARMvsFPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARMvsFPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARMvsFPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARMvsFPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARMvsFPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARMvsFPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARMvsFPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARMvsFPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARMvsFPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARMvsFPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARMvsFPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARMvsFPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARMvsFPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARMvsFPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARMvsFPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARMvsFPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARMvsFPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARMvsFPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARMvsFPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARMvsFPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARMvsFPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1   ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 38 (38)           ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARMvsFPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                 ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARMvsFPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                         ; work         ;
;                |sld_mbpmg:\trigger_in_trigger_module_enabled_gen:trigger_in_match|                      ; 2 (0)             ; 2 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARMvsFPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_mbpmg:\trigger_in_trigger_module_enabled_gen:trigger_in_match                                                                                                                             ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARMvsFPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_mbpmg:\trigger_in_trigger_module_enabled_gen:trigger_in_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                                       ; work         ;
;             |sld_gap_detector:\stp_non_zero_ram_gen:gap_detect_on:gap_detector|                         ; 1 (1)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARMvsFPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_gap_detector:\stp_non_zero_ram_gen:gap_detect_on:gap_detector                                                                                                                                                         ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 182 (11)          ; 165 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARMvsFPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                          ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 9 (0)             ; 7 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARMvsFPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                ; work         ;
;                   |cntr_kgi:auto_generated|                                                             ; 9 (9)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARMvsFPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_kgi:auto_generated                                                        ; work         ;
;                |lpm_counter:read_pointer_counter|                                                       ; 8 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARMvsFPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                         ; work         ;
;                   |cntr_c5j:auto_generated|                                                             ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARMvsFPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_c5j:auto_generated                                                                                 ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                             ; 7 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARMvsFPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                               ; work         ;
;                   |cntr_8fi:auto_generated|                                                             ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARMvsFPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_8fi:auto_generated                                                                       ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARMvsFPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                  ; work         ;
;                   |cntr_p1j:auto_generated|                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARMvsFPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_p1j:auto_generated                                                                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                       ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARMvsFPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                         ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                        ; 110 (110)         ; 110 (110)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARMvsFPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                          ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                     ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARMvsFPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                       ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 18 (18)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARMvsFPGA|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                     ; work         ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tv14:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 256          ; 110          ; 256          ; 110          ; 28160 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                    ;
+--------+--------------+---------+--------------+--------------+---------------------------+----------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance           ; IP Include File                              ;
+--------+--------------+---------+--------------+--------------+---------------------------+----------------------------------------------+
; Altera ; ALTPLL       ; 13.1    ; N/A          ; N/A          ; |ARMvsFPGA|MasterPLL:pll1 ; /home/mathias/Projects/ARMvsFPGA/MasterPLL.v ;
+--------+--------------+---------+--------------+--------------+---------------------------+----------------------------------------------+


+--------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                             ;
+---------------------------------------+----------------------------------------+
; Register name                         ; Reason for Removal                     ;
+---------------------------------------+----------------------------------------+
; dirOut                                ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 1 ;                                        ;
+---------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1723  ;
; Number of registers using Synchronous Clear  ; 44    ;
; Number of registers using Synchronous Load   ; 63    ;
; Number of registers using Asynchronous Clear ; 585   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 624   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                             ; Fan out ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                             ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                  ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                               ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7] ; 1       ;
; Total number of inverted registers = 12                                                                                                                                       ;         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MasterPLL:pll1|altpll:altpll_component ;
+-------------------------------+-----------------------------+-----------------------+
; Parameter Name                ; Value                       ; Type                  ;
+-------------------------------+-----------------------------+-----------------------+
; OPERATION_MODE                ; NORMAL                      ; Untyped               ;
; PLL_TYPE                      ; AUTO                        ; Untyped               ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=MasterPLL ; Untyped               ;
; QUALIFY_CONF_DONE             ; OFF                         ; Untyped               ;
; COMPENSATE_CLOCK              ; CLK0                        ; Untyped               ;
; SCAN_CHAIN                    ; LONG                        ; Untyped               ;
; PRIMARY_CLOCK                 ; INCLK0                      ; Untyped               ;
; INCLK0_INPUT_FREQUENCY        ; 20000                       ; Signed Integer        ;
; INCLK1_INPUT_FREQUENCY        ; 0                           ; Untyped               ;
; GATE_LOCK_SIGNAL              ; NO                          ; Untyped               ;
; GATE_LOCK_COUNTER             ; 0                           ; Untyped               ;
; LOCK_HIGH                     ; 1                           ; Untyped               ;
; LOCK_LOW                      ; 1                           ; Untyped               ;
; VALID_LOCK_MULTIPLIER         ; 1                           ; Untyped               ;
; INVALID_LOCK_MULTIPLIER       ; 5                           ; Untyped               ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                         ; Untyped               ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                         ; Untyped               ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                         ; Untyped               ;
; SKIP_VCO                      ; OFF                         ; Untyped               ;
; SWITCH_OVER_COUNTER           ; 0                           ; Untyped               ;
; SWITCH_OVER_TYPE              ; AUTO                        ; Untyped               ;
; FEEDBACK_SOURCE               ; EXTCLK0                     ; Untyped               ;
; BANDWIDTH                     ; 0                           ; Untyped               ;
; BANDWIDTH_TYPE                ; AUTO                        ; Untyped               ;
; SPREAD_FREQUENCY              ; 0                           ; Untyped               ;
; DOWN_SPREAD                   ; 0                           ; Untyped               ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                         ; Untyped               ;
; SELF_RESET_ON_LOSS_LOCK       ; ON                          ; Untyped               ;
; CLK9_MULTIPLY_BY              ; 0                           ; Untyped               ;
; CLK8_MULTIPLY_BY              ; 0                           ; Untyped               ;
; CLK7_MULTIPLY_BY              ; 0                           ; Untyped               ;
; CLK6_MULTIPLY_BY              ; 0                           ; Untyped               ;
; CLK5_MULTIPLY_BY              ; 1                           ; Untyped               ;
; CLK4_MULTIPLY_BY              ; 1                           ; Untyped               ;
; CLK3_MULTIPLY_BY              ; 1                           ; Untyped               ;
; CLK2_MULTIPLY_BY              ; 1                           ; Untyped               ;
; CLK1_MULTIPLY_BY              ; 1                           ; Untyped               ;
; CLK0_MULTIPLY_BY              ; 4                           ; Signed Integer        ;
; CLK9_DIVIDE_BY                ; 0                           ; Untyped               ;
; CLK8_DIVIDE_BY                ; 0                           ; Untyped               ;
; CLK7_DIVIDE_BY                ; 0                           ; Untyped               ;
; CLK6_DIVIDE_BY                ; 0                           ; Untyped               ;
; CLK5_DIVIDE_BY                ; 1                           ; Untyped               ;
; CLK4_DIVIDE_BY                ; 1                           ; Untyped               ;
; CLK3_DIVIDE_BY                ; 1                           ; Untyped               ;
; CLK2_DIVIDE_BY                ; 1                           ; Untyped               ;
; CLK1_DIVIDE_BY                ; 1                           ; Untyped               ;
; CLK0_DIVIDE_BY                ; 1                           ; Signed Integer        ;
; CLK9_PHASE_SHIFT              ; 0                           ; Untyped               ;
; CLK8_PHASE_SHIFT              ; 0                           ; Untyped               ;
; CLK7_PHASE_SHIFT              ; 0                           ; Untyped               ;
; CLK6_PHASE_SHIFT              ; 0                           ; Untyped               ;
; CLK5_PHASE_SHIFT              ; 0                           ; Untyped               ;
; CLK4_PHASE_SHIFT              ; 0                           ; Untyped               ;
; CLK3_PHASE_SHIFT              ; 0                           ; Untyped               ;
; CLK2_PHASE_SHIFT              ; 0                           ; Untyped               ;
; CLK1_PHASE_SHIFT              ; 0                           ; Untyped               ;
; CLK0_PHASE_SHIFT              ; 0                           ; Untyped               ;
; CLK5_TIME_DELAY               ; 0                           ; Untyped               ;
; CLK4_TIME_DELAY               ; 0                           ; Untyped               ;
; CLK3_TIME_DELAY               ; 0                           ; Untyped               ;
; CLK2_TIME_DELAY               ; 0                           ; Untyped               ;
; CLK1_TIME_DELAY               ; 0                           ; Untyped               ;
; CLK0_TIME_DELAY               ; 0                           ; Untyped               ;
; CLK9_DUTY_CYCLE               ; 50                          ; Untyped               ;
; CLK8_DUTY_CYCLE               ; 50                          ; Untyped               ;
; CLK7_DUTY_CYCLE               ; 50                          ; Untyped               ;
; CLK6_DUTY_CYCLE               ; 50                          ; Untyped               ;
; CLK5_DUTY_CYCLE               ; 50                          ; Untyped               ;
; CLK4_DUTY_CYCLE               ; 50                          ; Untyped               ;
; CLK3_DUTY_CYCLE               ; 50                          ; Untyped               ;
; CLK2_DUTY_CYCLE               ; 50                          ; Untyped               ;
; CLK1_DUTY_CYCLE               ; 50                          ; Untyped               ;
; CLK0_DUTY_CYCLE               ; 50                          ; Signed Integer        ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped               ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped               ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped               ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped               ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped               ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped               ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped               ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped               ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped               ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped               ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped               ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped               ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped               ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped               ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped               ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped               ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped               ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped               ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped               ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped               ;
; LOCK_WINDOW_UI                ;  0.05                       ; Untyped               ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                      ; Untyped               ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                      ; Untyped               ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                      ; Untyped               ;
; DPA_MULTIPLY_BY               ; 0                           ; Untyped               ;
; DPA_DIVIDE_BY                 ; 1                           ; Untyped               ;
; DPA_DIVIDER                   ; 0                           ; Untyped               ;
; EXTCLK3_MULTIPLY_BY           ; 1                           ; Untyped               ;
; EXTCLK2_MULTIPLY_BY           ; 1                           ; Untyped               ;
; EXTCLK1_MULTIPLY_BY           ; 1                           ; Untyped               ;
; EXTCLK0_MULTIPLY_BY           ; 1                           ; Untyped               ;
; EXTCLK3_DIVIDE_BY             ; 1                           ; Untyped               ;
; EXTCLK2_DIVIDE_BY             ; 1                           ; Untyped               ;
; EXTCLK1_DIVIDE_BY             ; 1                           ; Untyped               ;
; EXTCLK0_DIVIDE_BY             ; 1                           ; Untyped               ;
; EXTCLK3_PHASE_SHIFT           ; 0                           ; Untyped               ;
; EXTCLK2_PHASE_SHIFT           ; 0                           ; Untyped               ;
; EXTCLK1_PHASE_SHIFT           ; 0                           ; Untyped               ;
; EXTCLK0_PHASE_SHIFT           ; 0                           ; Untyped               ;
; EXTCLK3_TIME_DELAY            ; 0                           ; Untyped               ;
; EXTCLK2_TIME_DELAY            ; 0                           ; Untyped               ;
; EXTCLK1_TIME_DELAY            ; 0                           ; Untyped               ;
; EXTCLK0_TIME_DELAY            ; 0                           ; Untyped               ;
; EXTCLK3_DUTY_CYCLE            ; 50                          ; Untyped               ;
; EXTCLK2_DUTY_CYCLE            ; 50                          ; Untyped               ;
; EXTCLK1_DUTY_CYCLE            ; 50                          ; Untyped               ;
; EXTCLK0_DUTY_CYCLE            ; 50                          ; Untyped               ;
; VCO_MULTIPLY_BY               ; 0                           ; Untyped               ;
; VCO_DIVIDE_BY                 ; 0                           ; Untyped               ;
; SCLKOUT0_PHASE_SHIFT          ; 0                           ; Untyped               ;
; SCLKOUT1_PHASE_SHIFT          ; 0                           ; Untyped               ;
; VCO_MIN                       ; 0                           ; Untyped               ;
; VCO_MAX                       ; 0                           ; Untyped               ;
; VCO_CENTER                    ; 0                           ; Untyped               ;
; PFD_MIN                       ; 0                           ; Untyped               ;
; PFD_MAX                       ; 0                           ; Untyped               ;
; M_INITIAL                     ; 0                           ; Untyped               ;
; M                             ; 0                           ; Untyped               ;
; N                             ; 1                           ; Untyped               ;
; M2                            ; 1                           ; Untyped               ;
; N2                            ; 1                           ; Untyped               ;
; SS                            ; 1                           ; Untyped               ;
; C0_HIGH                       ; 0                           ; Untyped               ;
; C1_HIGH                       ; 0                           ; Untyped               ;
; C2_HIGH                       ; 0                           ; Untyped               ;
; C3_HIGH                       ; 0                           ; Untyped               ;
; C4_HIGH                       ; 0                           ; Untyped               ;
; C5_HIGH                       ; 0                           ; Untyped               ;
; C6_HIGH                       ; 0                           ; Untyped               ;
; C7_HIGH                       ; 0                           ; Untyped               ;
; C8_HIGH                       ; 0                           ; Untyped               ;
; C9_HIGH                       ; 0                           ; Untyped               ;
; C0_LOW                        ; 0                           ; Untyped               ;
; C1_LOW                        ; 0                           ; Untyped               ;
; C2_LOW                        ; 0                           ; Untyped               ;
; C3_LOW                        ; 0                           ; Untyped               ;
; C4_LOW                        ; 0                           ; Untyped               ;
; C5_LOW                        ; 0                           ; Untyped               ;
; C6_LOW                        ; 0                           ; Untyped               ;
; C7_LOW                        ; 0                           ; Untyped               ;
; C8_LOW                        ; 0                           ; Untyped               ;
; C9_LOW                        ; 0                           ; Untyped               ;
; C0_INITIAL                    ; 0                           ; Untyped               ;
; C1_INITIAL                    ; 0                           ; Untyped               ;
; C2_INITIAL                    ; 0                           ; Untyped               ;
; C3_INITIAL                    ; 0                           ; Untyped               ;
; C4_INITIAL                    ; 0                           ; Untyped               ;
; C5_INITIAL                    ; 0                           ; Untyped               ;
; C6_INITIAL                    ; 0                           ; Untyped               ;
; C7_INITIAL                    ; 0                           ; Untyped               ;
; C8_INITIAL                    ; 0                           ; Untyped               ;
; C9_INITIAL                    ; 0                           ; Untyped               ;
; C0_MODE                       ; BYPASS                      ; Untyped               ;
; C1_MODE                       ; BYPASS                      ; Untyped               ;
; C2_MODE                       ; BYPASS                      ; Untyped               ;
; C3_MODE                       ; BYPASS                      ; Untyped               ;
; C4_MODE                       ; BYPASS                      ; Untyped               ;
; C5_MODE                       ; BYPASS                      ; Untyped               ;
; C6_MODE                       ; BYPASS                      ; Untyped               ;
; C7_MODE                       ; BYPASS                      ; Untyped               ;
; C8_MODE                       ; BYPASS                      ; Untyped               ;
; C9_MODE                       ; BYPASS                      ; Untyped               ;
; C0_PH                         ; 0                           ; Untyped               ;
; C1_PH                         ; 0                           ; Untyped               ;
; C2_PH                         ; 0                           ; Untyped               ;
; C3_PH                         ; 0                           ; Untyped               ;
; C4_PH                         ; 0                           ; Untyped               ;
; C5_PH                         ; 0                           ; Untyped               ;
; C6_PH                         ; 0                           ; Untyped               ;
; C7_PH                         ; 0                           ; Untyped               ;
; C8_PH                         ; 0                           ; Untyped               ;
; C9_PH                         ; 0                           ; Untyped               ;
; L0_HIGH                       ; 1                           ; Untyped               ;
; L1_HIGH                       ; 1                           ; Untyped               ;
; G0_HIGH                       ; 1                           ; Untyped               ;
; G1_HIGH                       ; 1                           ; Untyped               ;
; G2_HIGH                       ; 1                           ; Untyped               ;
; G3_HIGH                       ; 1                           ; Untyped               ;
; E0_HIGH                       ; 1                           ; Untyped               ;
; E1_HIGH                       ; 1                           ; Untyped               ;
; E2_HIGH                       ; 1                           ; Untyped               ;
; E3_HIGH                       ; 1                           ; Untyped               ;
; L0_LOW                        ; 1                           ; Untyped               ;
; L1_LOW                        ; 1                           ; Untyped               ;
; G0_LOW                        ; 1                           ; Untyped               ;
; G1_LOW                        ; 1                           ; Untyped               ;
; G2_LOW                        ; 1                           ; Untyped               ;
; G3_LOW                        ; 1                           ; Untyped               ;
; E0_LOW                        ; 1                           ; Untyped               ;
; E1_LOW                        ; 1                           ; Untyped               ;
; E2_LOW                        ; 1                           ; Untyped               ;
; E3_LOW                        ; 1                           ; Untyped               ;
; L0_INITIAL                    ; 1                           ; Untyped               ;
; L1_INITIAL                    ; 1                           ; Untyped               ;
; G0_INITIAL                    ; 1                           ; Untyped               ;
; G1_INITIAL                    ; 1                           ; Untyped               ;
; G2_INITIAL                    ; 1                           ; Untyped               ;
; G3_INITIAL                    ; 1                           ; Untyped               ;
; E0_INITIAL                    ; 1                           ; Untyped               ;
; E1_INITIAL                    ; 1                           ; Untyped               ;
; E2_INITIAL                    ; 1                           ; Untyped               ;
; E3_INITIAL                    ; 1                           ; Untyped               ;
; L0_MODE                       ; BYPASS                      ; Untyped               ;
; L1_MODE                       ; BYPASS                      ; Untyped               ;
; G0_MODE                       ; BYPASS                      ; Untyped               ;
; G1_MODE                       ; BYPASS                      ; Untyped               ;
; G2_MODE                       ; BYPASS                      ; Untyped               ;
; G3_MODE                       ; BYPASS                      ; Untyped               ;
; E0_MODE                       ; BYPASS                      ; Untyped               ;
; E1_MODE                       ; BYPASS                      ; Untyped               ;
; E2_MODE                       ; BYPASS                      ; Untyped               ;
; E3_MODE                       ; BYPASS                      ; Untyped               ;
; L0_PH                         ; 0                           ; Untyped               ;
; L1_PH                         ; 0                           ; Untyped               ;
; G0_PH                         ; 0                           ; Untyped               ;
; G1_PH                         ; 0                           ; Untyped               ;
; G2_PH                         ; 0                           ; Untyped               ;
; G3_PH                         ; 0                           ; Untyped               ;
; E0_PH                         ; 0                           ; Untyped               ;
; E1_PH                         ; 0                           ; Untyped               ;
; E2_PH                         ; 0                           ; Untyped               ;
; E3_PH                         ; 0                           ; Untyped               ;
; M_PH                          ; 0                           ; Untyped               ;
; C1_USE_CASC_IN                ; OFF                         ; Untyped               ;
; C2_USE_CASC_IN                ; OFF                         ; Untyped               ;
; C3_USE_CASC_IN                ; OFF                         ; Untyped               ;
; C4_USE_CASC_IN                ; OFF                         ; Untyped               ;
; C5_USE_CASC_IN                ; OFF                         ; Untyped               ;
; C6_USE_CASC_IN                ; OFF                         ; Untyped               ;
; C7_USE_CASC_IN                ; OFF                         ; Untyped               ;
; C8_USE_CASC_IN                ; OFF                         ; Untyped               ;
; C9_USE_CASC_IN                ; OFF                         ; Untyped               ;
; CLK0_COUNTER                  ; G0                          ; Untyped               ;
; CLK1_COUNTER                  ; G0                          ; Untyped               ;
; CLK2_COUNTER                  ; G0                          ; Untyped               ;
; CLK3_COUNTER                  ; G0                          ; Untyped               ;
; CLK4_COUNTER                  ; G0                          ; Untyped               ;
; CLK5_COUNTER                  ; G0                          ; Untyped               ;
; CLK6_COUNTER                  ; E0                          ; Untyped               ;
; CLK7_COUNTER                  ; E1                          ; Untyped               ;
; CLK8_COUNTER                  ; E2                          ; Untyped               ;
; CLK9_COUNTER                  ; E3                          ; Untyped               ;
; L0_TIME_DELAY                 ; 0                           ; Untyped               ;
; L1_TIME_DELAY                 ; 0                           ; Untyped               ;
; G0_TIME_DELAY                 ; 0                           ; Untyped               ;
; G1_TIME_DELAY                 ; 0                           ; Untyped               ;
; G2_TIME_DELAY                 ; 0                           ; Untyped               ;
; G3_TIME_DELAY                 ; 0                           ; Untyped               ;
; E0_TIME_DELAY                 ; 0                           ; Untyped               ;
; E1_TIME_DELAY                 ; 0                           ; Untyped               ;
; E2_TIME_DELAY                 ; 0                           ; Untyped               ;
; E3_TIME_DELAY                 ; 0                           ; Untyped               ;
; M_TIME_DELAY                  ; 0                           ; Untyped               ;
; N_TIME_DELAY                  ; 0                           ; Untyped               ;
; EXTCLK3_COUNTER               ; E3                          ; Untyped               ;
; EXTCLK2_COUNTER               ; E2                          ; Untyped               ;
; EXTCLK1_COUNTER               ; E1                          ; Untyped               ;
; EXTCLK0_COUNTER               ; E0                          ; Untyped               ;
; ENABLE0_COUNTER               ; L0                          ; Untyped               ;
; ENABLE1_COUNTER               ; L0                          ; Untyped               ;
; CHARGE_PUMP_CURRENT           ; 2                           ; Untyped               ;
; LOOP_FILTER_R                 ;  1.000000                   ; Untyped               ;
; LOOP_FILTER_C                 ; 5                           ; Untyped               ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                        ; Untyped               ;
; LOOP_FILTER_R_BITS            ; 9999                        ; Untyped               ;
; LOOP_FILTER_C_BITS            ; 9999                        ; Untyped               ;
; VCO_POST_SCALE                ; 0                           ; Untyped               ;
; CLK2_OUTPUT_FREQUENCY         ; 0                           ; Untyped               ;
; CLK1_OUTPUT_FREQUENCY         ; 0                           ; Untyped               ;
; CLK0_OUTPUT_FREQUENCY         ; 0                           ; Untyped               ;
; INTENDED_DEVICE_FAMILY        ; Cyclone III                 ; Untyped               ;
; PORT_CLKENA0                  ; PORT_UNUSED                 ; Untyped               ;
; PORT_CLKENA1                  ; PORT_UNUSED                 ; Untyped               ;
; PORT_CLKENA2                  ; PORT_UNUSED                 ; Untyped               ;
; PORT_CLKENA3                  ; PORT_UNUSED                 ; Untyped               ;
; PORT_CLKENA4                  ; PORT_UNUSED                 ; Untyped               ;
; PORT_CLKENA5                  ; PORT_UNUSED                 ; Untyped               ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY           ; Untyped               ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY           ; Untyped               ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY           ; Untyped               ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY           ; Untyped               ;
; PORT_EXTCLK0                  ; PORT_UNUSED                 ; Untyped               ;
; PORT_EXTCLK1                  ; PORT_UNUSED                 ; Untyped               ;
; PORT_EXTCLK2                  ; PORT_UNUSED                 ; Untyped               ;
; PORT_EXTCLK3                  ; PORT_UNUSED                 ; Untyped               ;
; PORT_CLKBAD0                  ; PORT_UNUSED                 ; Untyped               ;
; PORT_CLKBAD1                  ; PORT_UNUSED                 ; Untyped               ;
; PORT_CLK0                     ; PORT_USED                   ; Untyped               ;
; PORT_CLK1                     ; PORT_UNUSED                 ; Untyped               ;
; PORT_CLK2                     ; PORT_UNUSED                 ; Untyped               ;
; PORT_CLK3                     ; PORT_UNUSED                 ; Untyped               ;
; PORT_CLK4                     ; PORT_UNUSED                 ; Untyped               ;
; PORT_CLK5                     ; PORT_UNUSED                 ; Untyped               ;
; PORT_CLK6                     ; PORT_UNUSED                 ; Untyped               ;
; PORT_CLK7                     ; PORT_UNUSED                 ; Untyped               ;
; PORT_CLK8                     ; PORT_UNUSED                 ; Untyped               ;
; PORT_CLK9                     ; PORT_UNUSED                 ; Untyped               ;
; PORT_SCANDATA                 ; PORT_UNUSED                 ; Untyped               ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                 ; Untyped               ;
; PORT_SCANDONE                 ; PORT_UNUSED                 ; Untyped               ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY           ; Untyped               ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY           ; Untyped               ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                 ; Untyped               ;
; PORT_CLKLOSS                  ; PORT_UNUSED                 ; Untyped               ;
; PORT_INCLK1                   ; PORT_UNUSED                 ; Untyped               ;
; PORT_INCLK0                   ; PORT_USED                   ; Untyped               ;
; PORT_FBIN                     ; PORT_UNUSED                 ; Untyped               ;
; PORT_PLLENA                   ; PORT_UNUSED                 ; Untyped               ;
; PORT_CLKSWITCH                ; PORT_UNUSED                 ; Untyped               ;
; PORT_ARESET                   ; PORT_UNUSED                 ; Untyped               ;
; PORT_PFDENA                   ; PORT_UNUSED                 ; Untyped               ;
; PORT_SCANCLK                  ; PORT_UNUSED                 ; Untyped               ;
; PORT_SCANACLR                 ; PORT_UNUSED                 ; Untyped               ;
; PORT_SCANREAD                 ; PORT_UNUSED                 ; Untyped               ;
; PORT_SCANWRITE                ; PORT_UNUSED                 ; Untyped               ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY           ; Untyped               ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY           ; Untyped               ;
; PORT_LOCKED                   ; PORT_USED                   ; Untyped               ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                 ; Untyped               ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY           ; Untyped               ;
; PORT_PHASEDONE                ; PORT_UNUSED                 ; Untyped               ;
; PORT_PHASESTEP                ; PORT_UNUSED                 ; Untyped               ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                 ; Untyped               ;
; PORT_SCANCLKENA               ; PORT_UNUSED                 ; Untyped               ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                 ; Untyped               ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY           ; Untyped               ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY           ; Untyped               ;
; M_TEST_SOURCE                 ; 5                           ; Untyped               ;
; C0_TEST_SOURCE                ; 5                           ; Untyped               ;
; C1_TEST_SOURCE                ; 5                           ; Untyped               ;
; C2_TEST_SOURCE                ; 5                           ; Untyped               ;
; C3_TEST_SOURCE                ; 5                           ; Untyped               ;
; C4_TEST_SOURCE                ; 5                           ; Untyped               ;
; C5_TEST_SOURCE                ; 5                           ; Untyped               ;
; C6_TEST_SOURCE                ; 5                           ; Untyped               ;
; C7_TEST_SOURCE                ; 5                           ; Untyped               ;
; C8_TEST_SOURCE                ; 5                           ; Untyped               ;
; C9_TEST_SOURCE                ; 5                           ; Untyped               ;
; CBXI_PARAMETER                ; MasterPLL_altpll            ; Untyped               ;
; VCO_FREQUENCY_CONTROL         ; AUTO                        ; Untyped               ;
; VCO_PHASE_SHIFT_STEP          ; 0                           ; Untyped               ;
; WIDTH_CLOCK                   ; 5                           ; Signed Integer        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                           ; Untyped               ;
; USING_FBMIMICBIDIR_PORT       ; OFF                         ; Untyped               ;
; DEVICE_FAMILY                 ; Cyclone III                 ; Untyped               ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                      ; Untyped               ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                         ; Untyped               ;
; AUTO_CARRY_CHAINS             ; ON                          ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS          ; OFF                         ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS           ; ON                          ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS        ; OFF                         ; IGNORE_CASCADE        ;
+-------------------------------+-----------------------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                                          ; Type           ;
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                                                  ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; sld_data_bits                                   ; 109                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_trigger_bits                                ; 109                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; sld_node_crc_hiword                             ; 45736                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_node_crc_loword                             ; 16461                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; sld_sample_depth                                ; 256                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_segment_size                                ; 256                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_trigger_in_enabled                          ; 1                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                                           ; String         ;
; sld_inversion_mask_length                       ; 350                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_inversion_mask                              ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                                                      ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; sld_storage_qualifier_gap_record                ; 1                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_storage_qualifier_mode                      ; PORT                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 1                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                                                          ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                           ;
+-------------------------------+----------------------------------------+
; Name                          ; Value                                  ;
+-------------------------------+----------------------------------------+
; Number of entity instances    ; 1                                      ;
; Entity Instance               ; MasterPLL:pll1|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                 ;
;     -- PLL_TYPE               ; AUTO                                   ;
;     -- PRIMARY_CLOCK          ; INCLK0                                 ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                  ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                      ;
;     -- VCO_MULTIPLY_BY        ; 0                                      ;
;     -- VCO_DIVIDE_BY          ; 0                                      ;
+-------------------------------+----------------------------------------+


+--------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "segdriver:ss4"                                                  ;
+------+---------+------------------+--------------------------------------------------------+
; Port ; Type    ; Severity         ; Details                                                ;
+------+---------+------------------+--------------------------------------------------------+
; IN   ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity ;
; OUT  ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity ;
+------+---------+------------------+--------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "segdriver:ss3"                                                  ;
+------+---------+------------------+--------------------------------------------------------+
; Port ; Type    ; Severity         ; Details                                                ;
+------+---------+------------------+--------------------------------------------------------+
; IN   ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity ;
; OUT  ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity ;
+------+---------+------------------+--------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "segdriver:ss2"                                                  ;
+------+---------+------------------+--------------------------------------------------------+
; Port ; Type    ; Severity         ; Details                                                ;
+------+---------+------------------+--------------------------------------------------------+
; IN   ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity ;
; OUT  ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity ;
+------+---------+------------------+--------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "segdriver:ss1"                                                  ;
+------+---------+------------------+--------------------------------------------------------+
; Port ; Type    ; Severity         ; Details                                                ;
+------+---------+------------------+--------------------------------------------------------+
; IN   ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity ;
; OUT  ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity ;
+------+---------+------------------+--------------------------------------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "MasterPLL:pll1"          ;
+--------+--------+----------+------------------------+
; Port   ; Type   ; Severity ; Details                ;
+--------+--------+----------+------------------------+
; locked ; Output ; Info     ; Explicitly unconnected ;
+--------+--------+----------+------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 109                 ; 109              ; 256          ; 1        ; input port             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------+--------------+-----------+----------------+-------------------+-----------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+
; Name                                                                                    ; Type         ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection                                                                       ; Details                                                                                  ;
+-----------------------------------------------------------------------------------------+--------------+-----------+----------------+-------------------+-----------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+
; GPIO0_D[0]                                                                              ; post-fitting ; connected ; Top            ; post-synthesis    ; GPIO0_D[0]                                                                              ; N/A                                                                                      ;
; GPIO0_D[0]                                                                              ; post-fitting ; connected ; Top            ; post-synthesis    ; GPIO0_D[0]                                                                              ; N/A                                                                                      ;
; GPIO0_D[0]~input                                                                        ; post-fitting ; connected ; Top            ; post-synthesis    ; GPIO0_D[0]                                                                              ; N/A                                                                                      ;
; GPIO0_D[0]~input                                                                        ; post-fitting ; connected ; Top            ; post-synthesis    ; GPIO0_D[0]                                                                              ; N/A                                                                                      ;
; GPIO0_D[10]                                                                             ; post-fitting ; connected ; Top            ; post-synthesis    ; GPIO0_D[10]                                                                             ; N/A                                                                                      ;
; GPIO0_D[10]                                                                             ; post-fitting ; connected ; Top            ; post-synthesis    ; GPIO0_D[10]                                                                             ; N/A                                                                                      ;
; GPIO0_D[10]~input                                                                       ; post-fitting ; connected ; Top            ; post-synthesis    ; GPIO0_D[10]                                                                             ; N/A                                                                                      ;
; GPIO0_D[10]~input                                                                       ; post-fitting ; connected ; Top            ; post-synthesis    ; GPIO0_D[10]                                                                             ; N/A                                                                                      ;
; GPIO0_D[11]                                                                             ; post-fitting ; connected ; Top            ; post-synthesis    ; GPIO0_D[11]                                                                             ; N/A                                                                                      ;
; GPIO0_D[11]                                                                             ; post-fitting ; connected ; Top            ; post-synthesis    ; GPIO0_D[11]                                                                             ; N/A                                                                                      ;
; GPIO0_D[11]~input                                                                       ; post-fitting ; connected ; Top            ; post-synthesis    ; GPIO0_D[11]                                                                             ; N/A                                                                                      ;
; GPIO0_D[11]~input                                                                       ; post-fitting ; connected ; Top            ; post-synthesis    ; GPIO0_D[11]                                                                             ; N/A                                                                                      ;
; GPIO0_D[12]                                                                             ; post-fitting ; connected ; Top            ; post-synthesis    ; GPIO0_D[12]                                                                             ; N/A                                                                                      ;
; GPIO0_D[12]                                                                             ; post-fitting ; connected ; Top            ; post-synthesis    ; GPIO0_D[12]                                                                             ; N/A                                                                                      ;
; GPIO0_D[12]~input                                                                       ; post-fitting ; connected ; Top            ; post-synthesis    ; GPIO0_D[12]                                                                             ; N/A                                                                                      ;
; GPIO0_D[12]~input                                                                       ; post-fitting ; connected ; Top            ; post-synthesis    ; GPIO0_D[12]                                                                             ; N/A                                                                                      ;
; GPIO0_D[13]                                                                             ; post-fitting ; connected ; Top            ; post-synthesis    ; GPIO0_D[13]                                                                             ; N/A                                                                                      ;
; GPIO0_D[13]                                                                             ; post-fitting ; connected ; Top            ; post-synthesis    ; GPIO0_D[13]                                                                             ; N/A                                                                                      ;
; GPIO0_D[13]~input                                                                       ; post-fitting ; connected ; Top            ; post-synthesis    ; GPIO0_D[13]                                                                             ; N/A                                                                                      ;
; GPIO0_D[13]~input                                                                       ; post-fitting ; connected ; Top            ; post-synthesis    ; GPIO0_D[13]                                                                             ; N/A                                                                                      ;
; GPIO0_D[14]                                                                             ; post-fitting ; connected ; Top            ; post-synthesis    ; GPIO0_D[14]                                                                             ; N/A                                                                                      ;
; GPIO0_D[14]                                                                             ; post-fitting ; connected ; Top            ; post-synthesis    ; GPIO0_D[14]                                                                             ; N/A                                                                                      ;
; GPIO0_D[14]~input                                                                       ; post-fitting ; connected ; Top            ; post-synthesis    ; GPIO0_D[14]                                                                             ; N/A                                                                                      ;
; GPIO0_D[14]~input                                                                       ; post-fitting ; connected ; Top            ; post-synthesis    ; GPIO0_D[14]                                                                             ; N/A                                                                                      ;
; GPIO0_D[15]                                                                             ; post-fitting ; connected ; Top            ; post-synthesis    ; GPIO0_D[15]                                                                             ; N/A                                                                                      ;
; GPIO0_D[15]                                                                             ; post-fitting ; connected ; Top            ; post-synthesis    ; GPIO0_D[15]                                                                             ; N/A                                                                                      ;
; GPIO0_D[15]~input                                                                       ; post-fitting ; connected ; Top            ; post-synthesis    ; GPIO0_D[15]                                                                             ; N/A                                                                                      ;
; GPIO0_D[15]~input                                                                       ; post-fitting ; connected ; Top            ; post-synthesis    ; GPIO0_D[15]                                                                             ; N/A                                                                                      ;
; GPIO0_D[16]                                                                             ; post-fitting ; connected ; Top            ; post-synthesis    ; GPIO0_D[16]                                                                             ; N/A                                                                                      ;
; GPIO0_D[16]                                                                             ; post-fitting ; connected ; Top            ; post-synthesis    ; GPIO0_D[16]                                                                             ; N/A                                                                                      ;
; GPIO0_D[16]                                                                             ; post-fitting ; connected ; Top            ; post-synthesis    ; GPIO0_D[16]                                                                             ; N/A                                                                                      ;
; GPIO0_D[16]~input                                                                       ; post-fitting ; connected ; Top            ; post-synthesis    ; GPIO0_D[16]                                                                             ; N/A                                                                                      ;
; GPIO0_D[16]~input                                                                       ; post-fitting ; connected ; Top            ; post-synthesis    ; GPIO0_D[16]                                                                             ; N/A                                                                                      ;
; GPIO0_D[17]                                                                             ; post-fitting ; connected ; Top            ; post-synthesis    ; GPIO0_D[17]                                                                             ; N/A                                                                                      ;
; GPIO0_D[17]                                                                             ; post-fitting ; connected ; Top            ; post-synthesis    ; GPIO0_D[17]                                                                             ; N/A                                                                                      ;
; GPIO0_D[17]~input                                                                       ; post-fitting ; connected ; Top            ; post-synthesis    ; GPIO0_D[17]                                                                             ; N/A                                                                                      ;
; GPIO0_D[17]~input                                                                       ; post-fitting ; connected ; Top            ; post-synthesis    ; GPIO0_D[17]                                                                             ; N/A                                                                                      ;
; GPIO0_D[18]                                                                             ; post-fitting ; connected ; Top            ; post-synthesis    ; GPIO0_D[18]                                                                             ; N/A                                                                                      ;
; GPIO0_D[18]                                                                             ; post-fitting ; connected ; Top            ; post-synthesis    ; GPIO0_D[18]                                                                             ; N/A                                                                                      ;
; GPIO0_D[18]~input                                                                       ; post-fitting ; connected ; Top            ; post-synthesis    ; GPIO0_D[18]                                                                             ; N/A                                                                                      ;
; GPIO0_D[18]~input                                                                       ; post-fitting ; connected ; Top            ; post-synthesis    ; GPIO0_D[18]                                                                             ; N/A                                                                                      ;
; GPIO0_D[1]                                                                              ; post-fitting ; connected ; Top            ; post-synthesis    ; GPIO0_D[1]                                                                              ; N/A                                                                                      ;
; GPIO0_D[1]                                                                              ; post-fitting ; connected ; Top            ; post-synthesis    ; GPIO0_D[1]                                                                              ; N/A                                                                                      ;
; GPIO0_D[1]~input                                                                        ; post-fitting ; connected ; Top            ; post-synthesis    ; GPIO0_D[1]                                                                              ; N/A                                                                                      ;
; GPIO0_D[1]~input                                                                        ; post-fitting ; connected ; Top            ; post-synthesis    ; GPIO0_D[1]                                                                              ; N/A                                                                                      ;
; GPIO0_D[2]                                                                              ; post-fitting ; connected ; Top            ; post-synthesis    ; GPIO0_D[2]                                                                              ; N/A                                                                                      ;
; GPIO0_D[2]                                                                              ; post-fitting ; connected ; Top            ; post-synthesis    ; GPIO0_D[2]                                                                              ; N/A                                                                                      ;
; GPIO0_D[2]~input                                                                        ; post-fitting ; connected ; Top            ; post-synthesis    ; GPIO0_D[2]                                                                              ; N/A                                                                                      ;
; GPIO0_D[2]~input                                                                        ; post-fitting ; connected ; Top            ; post-synthesis    ; GPIO0_D[2]                                                                              ; N/A                                                                                      ;
; GPIO0_D[3]                                                                              ; post-fitting ; connected ; Top            ; post-synthesis    ; GPIO0_D[3]                                                                              ; N/A                                                                                      ;
; GPIO0_D[3]                                                                              ; post-fitting ; connected ; Top            ; post-synthesis    ; GPIO0_D[3]                                                                              ; N/A                                                                                      ;
; GPIO0_D[3]~input                                                                        ; post-fitting ; connected ; Top            ; post-synthesis    ; GPIO0_D[3]                                                                              ; N/A                                                                                      ;
; GPIO0_D[3]~input                                                                        ; post-fitting ; connected ; Top            ; post-synthesis    ; GPIO0_D[3]                                                                              ; N/A                                                                                      ;
; GPIO0_D[4]                                                                              ; post-fitting ; connected ; Top            ; post-synthesis    ; GPIO0_D[4]                                                                              ; N/A                                                                                      ;
; GPIO0_D[4]                                                                              ; post-fitting ; connected ; Top            ; post-synthesis    ; GPIO0_D[4]                                                                              ; N/A                                                                                      ;
; GPIO0_D[4]~input                                                                        ; post-fitting ; connected ; Top            ; post-synthesis    ; GPIO0_D[4]                                                                              ; N/A                                                                                      ;
; GPIO0_D[4]~input                                                                        ; post-fitting ; connected ; Top            ; post-synthesis    ; GPIO0_D[4]                                                                              ; N/A                                                                                      ;
; GPIO0_D[5]                                                                              ; post-fitting ; connected ; Top            ; post-synthesis    ; GPIO0_D[5]                                                                              ; N/A                                                                                      ;
; GPIO0_D[5]                                                                              ; post-fitting ; connected ; Top            ; post-synthesis    ; GPIO0_D[5]                                                                              ; N/A                                                                                      ;
; GPIO0_D[5]~input                                                                        ; post-fitting ; connected ; Top            ; post-synthesis    ; GPIO0_D[5]                                                                              ; N/A                                                                                      ;
; GPIO0_D[5]~input                                                                        ; post-fitting ; connected ; Top            ; post-synthesis    ; GPIO0_D[5]                                                                              ; N/A                                                                                      ;
; GPIO0_D[6]                                                                              ; post-fitting ; connected ; Top            ; post-synthesis    ; GPIO0_D[6]                                                                              ; N/A                                                                                      ;
; GPIO0_D[6]                                                                              ; post-fitting ; connected ; Top            ; post-synthesis    ; GPIO0_D[6]                                                                              ; N/A                                                                                      ;
; GPIO0_D[6]~input                                                                        ; post-fitting ; connected ; Top            ; post-synthesis    ; GPIO0_D[6]                                                                              ; N/A                                                                                      ;
; GPIO0_D[6]~input                                                                        ; post-fitting ; connected ; Top            ; post-synthesis    ; GPIO0_D[6]                                                                              ; N/A                                                                                      ;
; GPIO0_D[7]                                                                              ; post-fitting ; connected ; Top            ; post-synthesis    ; GPIO0_D[7]                                                                              ; N/A                                                                                      ;
; GPIO0_D[7]                                                                              ; post-fitting ; connected ; Top            ; post-synthesis    ; GPIO0_D[7]                                                                              ; N/A                                                                                      ;
; GPIO0_D[7]~input                                                                        ; post-fitting ; connected ; Top            ; post-synthesis    ; GPIO0_D[7]                                                                              ; N/A                                                                                      ;
; GPIO0_D[7]~input                                                                        ; post-fitting ; connected ; Top            ; post-synthesis    ; GPIO0_D[7]                                                                              ; N/A                                                                                      ;
; GPIO0_D[8]                                                                              ; post-fitting ; connected ; Top            ; post-synthesis    ; GPIO0_D[8]                                                                              ; N/A                                                                                      ;
; GPIO0_D[8]                                                                              ; post-fitting ; connected ; Top            ; post-synthesis    ; GPIO0_D[8]                                                                              ; N/A                                                                                      ;
; GPIO0_D[8]~input                                                                        ; post-fitting ; connected ; Top            ; post-synthesis    ; GPIO0_D[8]                                                                              ; N/A                                                                                      ;
; GPIO0_D[8]~input                                                                        ; post-fitting ; connected ; Top            ; post-synthesis    ; GPIO0_D[8]                                                                              ; N/A                                                                                      ;
; GPIO0_D[9]                                                                              ; post-fitting ; connected ; Top            ; post-synthesis    ; GPIO0_D[9]                                                                              ; N/A                                                                                      ;
; GPIO0_D[9]                                                                              ; post-fitting ; connected ; Top            ; post-synthesis    ; GPIO0_D[9]                                                                              ; N/A                                                                                      ;
; GPIO0_D[9]~input                                                                        ; post-fitting ; connected ; Top            ; post-synthesis    ; GPIO0_D[9]                                                                              ; N/A                                                                                      ;
; GPIO0_D[9]~input                                                                        ; post-fitting ; connected ; Top            ; post-synthesis    ; GPIO0_D[9]                                                                              ; N/A                                                                                      ;
; MasterPLL:pll1|altpll:altpll_component|MasterPLL_altpll:auto_generated|wire_pll1_clk[0] ; post-fitting ; connected ; Top            ; post-synthesis    ; MasterPLL:pll1|altpll:altpll_component|MasterPLL_altpll:auto_generated|wire_pll1_clk[0] ; N/A                                                                                      ;
; OEstate[0]                                                                              ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                                                     ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; OEstate[0]                                                                              ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                                                     ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; OEstate[1]                                                                              ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                                                     ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; OEstate[1]                                                                              ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                                                     ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; WEstate[0]                                                                              ; post-fitting ; connected ; Top            ; post-synthesis    ; WEstate[0]                                                                              ; N/A                                                                                      ;
; WEstate[0]                                                                              ; post-fitting ; connected ; Top            ; post-synthesis    ; WEstate[0]                                                                              ; N/A                                                                                      ;
; WEstate[0]~feeder                                                                       ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                                                     ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; WEstate[0]~feeder                                                                       ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                                                     ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; WEstate[1]                                                                              ; post-fitting ; connected ; Top            ; post-synthesis    ; WEstate[1]                                                                              ; N/A                                                                                      ;
; WEstate[1]                                                                              ; post-fitting ; connected ; Top            ; post-synthesis    ; WEstate[1]                                                                              ; N/A                                                                                      ;
; auto_stp_external_clock_0                                                               ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                                                     ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; auto_stp_external_clock_0                                                               ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                                                     ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; auto_stp_external_clock_0~input                                                         ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                                                     ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; auto_stp_external_clock_0~input                                                         ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                                                     ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; auto_stp_external_clock_0~inputclkctrl                                                  ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                                                     ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; auto_stp_external_clock_0~inputclkctrl                                                  ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                                                     ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; dataIn[0]~0                                                                             ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                                                     ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; dataIn[0]~0                                                                             ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                                                     ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; dataIn[10]~10                                                                           ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                                                     ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; dataIn[10]~10                                                                           ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                                                     ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; dataIn[11]~11                                                                           ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                                                     ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; dataIn[11]~11                                                                           ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                                                     ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; dataIn[12]~12                                                                           ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                                                     ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; dataIn[12]~12                                                                           ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                                                     ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; dataIn[13]~13                                                                           ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                                                     ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; dataIn[13]~13                                                                           ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                                                     ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; dataIn[14]~14                                                                           ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                                                     ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; dataIn[14]~14                                                                           ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                                                     ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; dataIn[15]~15                                                                           ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                                                     ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; dataIn[15]~15                                                                           ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                                                     ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; dataIn[1]~1                                                                             ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                                                     ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; dataIn[1]~1                                                                             ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                                                     ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; dataIn[2]~2                                                                             ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                                                     ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; dataIn[2]~2                                                                             ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                                                     ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; dataIn[3]~3                                                                             ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                                                     ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; dataIn[3]~3                                                                             ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                                                     ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; dataIn[4]~4                                                                             ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                                                     ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; dataIn[4]~4                                                                             ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                                                     ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; dataIn[5]~5                                                                             ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                                                     ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; dataIn[5]~5                                                                             ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                                                     ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; dataIn[6]~6                                                                             ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                                                     ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; dataIn[6]~6                                                                             ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                                                     ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; dataIn[7]~7                                                                             ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                                                     ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; dataIn[7]~7                                                                             ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                                                     ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; dataIn[8]~8                                                                             ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                                                     ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; dataIn[8]~8                                                                             ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                                                     ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; dataIn[9]~9                                                                             ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                                                     ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; dataIn[9]~9                                                                             ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                                                     ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; dataOut[0]                                                                              ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                                                     ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; dataOut[0]                                                                              ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                                                     ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; dataOut[0]~0                                                                            ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                                                     ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; dataOut[0]~0                                                                            ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                                                     ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; dataOut[0]~feeder                                                                       ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                                                     ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; dataOut[0]~feeder                                                                       ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                                                     ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; dataOut[10]                                                                             ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                                                     ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; dataOut[10]                                                                             ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                                                     ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; dataOut[10]~feeder                                                                      ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                                                     ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; dataOut[10]~feeder                                                                      ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                                                     ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; dataOut[11]                                                                             ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                                                     ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; dataOut[11]                                                                             ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                                                     ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; dataOut[11]~feeder                                                                      ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                                                     ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; dataOut[11]~feeder                                                                      ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                                                     ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; dataOut[12]                                                                             ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                                                     ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; dataOut[12]                                                                             ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                                                     ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; dataOut[12]~feeder                                                                      ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                                                     ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; dataOut[12]~feeder                                                                      ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                                                     ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; dataOut[13]                                                                             ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                                                     ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; dataOut[13]                                                                             ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                                                     ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; dataOut[14]                                                                             ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                                                     ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; dataOut[14]                                                                             ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                                                     ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; dataOut[15]                                                                             ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                                                     ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; dataOut[15]                                                                             ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                                                     ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; dataOut[1]                                                                              ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                                                     ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; dataOut[1]                                                                              ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                                                     ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; dataOut[1]~feeder                                                                       ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                                                     ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; dataOut[1]~feeder                                                                       ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                                                     ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; dataOut[2]                                                                              ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                                                     ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; dataOut[2]                                                                              ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                                                     ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; dataOut[3]                                                                              ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                                                     ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; dataOut[3]                                                                              ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                                                     ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; dataOut[3]~feeder                                                                       ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                                                     ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; dataOut[3]~feeder                                                                       ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                                                     ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; dataOut[4]                                                                              ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                                                     ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; dataOut[4]                                                                              ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                                                     ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; dataOut[4]~feeder                                                                       ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                                                     ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; dataOut[4]~feeder                                                                       ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                                                     ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; dataOut[5]                                                                              ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                                                     ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; dataOut[5]                                                                              ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                                                     ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; dataOut[6]                                                                              ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                                                     ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; dataOut[6]                                                                              ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                                                     ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; dataOut[6]~feeder                                                                       ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                                                     ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; dataOut[6]~feeder                                                                       ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                                                     ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; dataOut[7]                                                                              ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                                                     ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; dataOut[7]                                                                              ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                                                     ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; dataOut[7]~feeder                                                                       ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                                                     ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; dataOut[7]~feeder                                                                       ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                                                     ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; dataOut[8]                                                                              ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                                                     ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; dataOut[8]                                                                              ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                                                     ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; dataOut[9]                                                                              ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                                                     ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; dataOut[9]                                                                              ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                                                     ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; dirOut                                                                                  ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                                                     ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; dirOut                                                                                  ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                                                     ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; dirOut~0                                                                                ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                                                     ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; dirOut~0                                                                                ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                                                     ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; dirOut~1                                                                                ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                                                     ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; dirOut~1                                                                                ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                                                     ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; shiftReg[0]                                                                             ; post-fitting ; connected ; Top            ; post-synthesis    ; shiftReg[0]                                                                             ; N/A                                                                                      ;
; shiftReg[0]                                                                             ; post-fitting ; connected ; Top            ; post-synthesis    ; shiftReg[0]                                                                             ; N/A                                                                                      ;
; shiftReg[0]~0                                                                           ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                                                     ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; shiftReg[0]~0                                                                           ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                                                     ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; shiftReg[0]~1                                                                           ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                                                     ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; shiftReg[0]~1                                                                           ; post-fitting ; missing   ; Top            ; post-synthesis    ; GND                                                                                     ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; shiftReg[10]                                                                            ; post-fitting ; connected ; Top            ; post-synthesis    ; shiftReg[10]                                                                            ; N/A                                                                                      ;
; shiftReg[10]                                                                            ; post-fitting ; connected ; Top            ; post-synthesis    ; shiftReg[10]                                                                            ; N/A                                                                                      ;
; shiftReg[11]                                                                            ; post-fitting ; connected ; Top            ; post-synthesis    ; shiftReg[11]                                                                            ; N/A                                                                                      ;
; shiftReg[11]                                                                            ; post-fitting ; connected ; Top            ; post-synthesis    ; shiftReg[11]                                                                            ; N/A                                                                                      ;
; shiftReg[12]                                                                            ; post-fitting ; connected ; Top            ; post-synthesis    ; shiftReg[12]                                                                            ; N/A                                                                                      ;
; shiftReg[12]                                                                            ; post-fitting ; connected ; Top            ; post-synthesis    ; shiftReg[12]                                                                            ; N/A                                                                                      ;
; shiftReg[13]                                                                            ; post-fitting ; connected ; Top            ; post-synthesis    ; shiftReg[13]                                                                            ; N/A                                                                                      ;
; shiftReg[13]                                                                            ; post-fitting ; connected ; Top            ; post-synthesis    ; shiftReg[13]                                                                            ; N/A                                                                                      ;
; shiftReg[14]                                                                            ; post-fitting ; connected ; Top            ; post-synthesis    ; shiftReg[14]                                                                            ; N/A                                                                                      ;
; shiftReg[14]                                                                            ; post-fitting ; connected ; Top            ; post-synthesis    ; shiftReg[14]                                                                            ; N/A                                                                                      ;
; shiftReg[15]                                                                            ; post-fitting ; connected ; Top            ; post-synthesis    ; shiftReg[15]                                                                            ; N/A                                                                                      ;
; shiftReg[15]                                                                            ; post-fitting ; connected ; Top            ; post-synthesis    ; shiftReg[15]                                                                            ; N/A                                                                                      ;
; shiftReg[1]                                                                             ; post-fitting ; connected ; Top            ; post-synthesis    ; shiftReg[1]                                                                             ; N/A                                                                                      ;
; shiftReg[1]                                                                             ; post-fitting ; connected ; Top            ; post-synthesis    ; shiftReg[1]                                                                             ; N/A                                                                                      ;
; shiftReg[2]                                                                             ; post-fitting ; connected ; Top            ; post-synthesis    ; shiftReg[2]                                                                             ; N/A                                                                                      ;
; shiftReg[2]                                                                             ; post-fitting ; connected ; Top            ; post-synthesis    ; shiftReg[2]                                                                             ; N/A                                                                                      ;
; shiftReg[3]                                                                             ; post-fitting ; connected ; Top            ; post-synthesis    ; shiftReg[3]                                                                             ; N/A                                                                                      ;
; shiftReg[3]                                                                             ; post-fitting ; connected ; Top            ; post-synthesis    ; shiftReg[3]                                                                             ; N/A                                                                                      ;
; shiftReg[4]                                                                             ; post-fitting ; connected ; Top            ; post-synthesis    ; shiftReg[4]                                                                             ; N/A                                                                                      ;
; shiftReg[4]                                                                             ; post-fitting ; connected ; Top            ; post-synthesis    ; shiftReg[4]                                                                             ; N/A                                                                                      ;
; shiftReg[5]                                                                             ; post-fitting ; connected ; Top            ; post-synthesis    ; shiftReg[5]                                                                             ; N/A                                                                                      ;
; shiftReg[5]                                                                             ; post-fitting ; connected ; Top            ; post-synthesis    ; shiftReg[5]                                                                             ; N/A                                                                                      ;
; shiftReg[6]                                                                             ; post-fitting ; connected ; Top            ; post-synthesis    ; shiftReg[6]                                                                             ; N/A                                                                                      ;
; shiftReg[6]                                                                             ; post-fitting ; connected ; Top            ; post-synthesis    ; shiftReg[6]                                                                             ; N/A                                                                                      ;
; shiftReg[7]                                                                             ; post-fitting ; connected ; Top            ; post-synthesis    ; shiftReg[7]                                                                             ; N/A                                                                                      ;
; shiftReg[7]                                                                             ; post-fitting ; connected ; Top            ; post-synthesis    ; shiftReg[7]                                                                             ; N/A                                                                                      ;
; shiftReg[8]                                                                             ; post-fitting ; connected ; Top            ; post-synthesis    ; shiftReg[8]                                                                             ; N/A                                                                                      ;
; shiftReg[8]                                                                             ; post-fitting ; connected ; Top            ; post-synthesis    ; shiftReg[8]                                                                             ; N/A                                                                                      ;
; shiftReg[9]                                                                             ; post-fitting ; connected ; Top            ; post-synthesis    ; shiftReg[9]                                                                             ; N/A                                                                                      ;
; shiftReg[9]                                                                             ; post-fitting ; connected ; Top            ; post-synthesis    ; shiftReg[9]                                                                             ; N/A                                                                                      ;
; auto_stp_external_storage_qualifier                                                     ; dynamic pin  ; connected ; Top            ; post-synthesis    ; auto_stp_external_storage_qualifier                                                     ; N/A                                                                                      ;
+-----------------------------------------------------------------------------------------+--------------+-----------+----------------+-------------------+-----------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Tue Apr 15 07:46:54 2014
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ARMvsFPGA -c ARMvsFPGA
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file ARMvsFPGA.v
    Info (12023): Found entity 1: ARMvsFPGA
Info (12021): Found 1 design units, including 1 entities, in source file segdriver.v
    Info (12023): Found entity 1: segdriver
Info (12021): Found 1 design units, including 1 entities, in source file MasterPLL.v
    Info (12023): Found entity 1: MasterPLL
Info (12021): Found 1 design units, including 1 entities, in source file secPLL.v
    Info (12023): Found entity 1: secPLL
Info (12127): Elaborating entity "ARMvsFPGA" for the top level hierarchy
Warning (10858): Verilog HDL warning at ARMvsFPGA.v(26): object dataOut used but never assigned
Warning (10858): Verilog HDL warning at ARMvsFPGA.v(42): object CEtoggle used but never assigned
Warning (10036): Verilog HDL or VHDL warning at ARMvsFPGA.v(53): object "OEFallingEdge" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at ARMvsFPGA.v(67): truncated value with size 2 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at ARMvsFPGA.v(68): truncated value with size 2 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at ARMvsFPGA.v(69): truncated value with size 2 to match size of target (1)
Warning (10030): Net "dataOut" at ARMvsFPGA.v(26) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "CEtoggle" at ARMvsFPGA.v(42) has no driver or initial value, using a default initial value '0'
Warning (10034): Output port "LEDG[9..4]" at ARMvsFPGA.v(23) has no driver
Info (12128): Elaborating entity "MasterPLL" for hierarchy "MasterPLL:pll1"
Info (12128): Elaborating entity "altpll" for hierarchy "MasterPLL:pll1|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "MasterPLL:pll1|altpll:altpll_component"
Info (12133): Instantiated megafunction "MasterPLL:pll1|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "4"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=MasterPLL"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "ON"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/MasterPLL_altpll.v
    Info (12023): Found entity 1: MasterPLL_altpll
Info (12128): Elaborating entity "MasterPLL_altpll" for hierarchy "MasterPLL:pll1|altpll:altpll_component|MasterPLL_altpll:auto_generated"
Info (12128): Elaborating entity "segdriver" for hierarchy "segdriver:ss1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_tv14.tdf
    Info (12023): Found entity 1: altsyncram_tv14
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_lrc.tdf
    Info (12023): Found entity 1: mux_lrc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_4uf.tdf
    Info (12023): Found entity 1: decode_4uf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kgi.tdf
    Info (12023): Found entity 1: cntr_kgi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_kfc.tdf
    Info (12023): Found entity 1: cmpr_kfc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_c5j.tdf
    Info (12023): Found entity 1: cntr_c5j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_8fi.tdf
    Info (12023): Found entity 1: cntr_8fi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ifc.tdf
    Info (12023): Found entity 1: cmpr_ifc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_p1j.tdf
    Info (12023): Found entity 1: cntr_p1j
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_efc.tdf
    Info (12023): Found entity 1: cmpr_efc
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13039): The following bidir pins have no drivers
    Warning (13040): Bidir "GPIO0_D[16]" has no driver
    Warning (13040): Bidir "GPIO0_D[17]" has no driver
    Warning (13040): Bidir "GPIO0_D[18]" has no driver
Warning (13044): Always-enabled tri-state buffer(s) removed
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "dataIn[0]" to the node "shiftReg[0]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "dataIn[1]" to the node "shiftReg[1]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "dataIn[2]" to the node "shiftReg[2]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "dataIn[3]" to the node "shiftReg[3]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "dataIn[4]" to the node "shiftReg[4]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "dataIn[5]" to the node "shiftReg[5]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "dataIn[6]" to the node "shiftReg[6]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "dataIn[7]" to the node "shiftReg[7]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "dataIn[8]" to the node "shiftReg[8]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "dataIn[9]" to the node "shiftReg[9]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "dataIn[10]" to the node "shiftReg[10]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "dataIn[11]" to the node "shiftReg[11]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "dataIn[12]" to the node "shiftReg[12]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "dataIn[13]" to the node "shiftReg[13]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "dataIn[14]" to the node "shiftReg[14]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "dataIn[15]" to the node "shiftReg[15]" into a wire
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDG[3]" is stuck at GND
    Warning (13410): Pin "LEDG[4]" is stuck at GND
    Warning (13410): Pin "LEDG[5]" is stuck at GND
    Warning (13410): Pin "LEDG[6]" is stuck at GND
    Warning (13410): Pin "LEDG[7]" is stuck at GND
    Warning (13410): Pin "LEDG[8]" is stuck at GND
    Warning (13410): Pin "LEDG[9]" is stuck at GND
Warning (18029): Output pin "LEDG[0]" driven by bidirectional pin "GPIO0_D[16]" cannot be tri-stated
Warning (18029): Output pin "LEDG[1]" driven by bidirectional pin "GPIO0_D[17]" cannot be tri-stated
Warning (18029): Output pin "LEDG[2]" driven by bidirectional pin "GPIO0_D[18]" cannot be tri-stated
Critical Warning (35025): Partially connected in-system debug instance "auto_signaltap_0" to 115 of its 221 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 106 missing sources or connections.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 2251 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 39 output pins
    Info (21060): Implemented 19 bidirectional pins
    Info (21061): Implemented 2076 logic cells
    Info (21064): Implemented 110 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 43 warnings
    Info: Peak virtual memory: 429 megabytes
    Info: Processing ended: Tue Apr 15 07:47:02 2014
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:08


