

================================================================
== Vitis HLS Report for 'init_block_AB_proc28'
================================================================
* Date:           Wed Sep  6 08:50:13 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out_test.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.268 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       16|       16|  0.160 us|  0.160 us|   16|   16|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------+---------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                        |                                             |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                        Instance                        |                    Module                   |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------------------------------+---------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_init_block_AB_proc28_Pipeline_init_block_AB_fu_168  |init_block_AB_proc28_Pipeline_init_block_AB  |       14|       14|  0.140 us|  0.140 us|   14|   14|       no|
        +--------------------------------------------------------+---------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     16|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       7|    150|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    182|    -|
|Register         |        -|    -|      10|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      17|    348|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------+---------------------------------------------+---------+----+---+-----+-----+
    |                        Instance                        |                    Module                   | BRAM_18K| DSP| FF| LUT | URAM|
    +--------------------------------------------------------+---------------------------------------------+---------+----+---+-----+-----+
    |grp_init_block_AB_proc28_Pipeline_init_block_AB_fu_168  |init_block_AB_proc28_Pipeline_init_block_AB  |        0|   0|  7|  150|    0|
    +--------------------------------------------------------+---------------------------------------------+---------+----+---+-----+-----+
    |Total                                                   |                                             |        0|   0|  7|  150|    0|
    +--------------------------------------------------------+---------------------------------------------+---------+----+---+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |sub_ln120_fu_224_p2  |         -|   0|  0|  14|           6|           6|
    |ap_block_state1      |        or|   0|  0|   2|           1|           1|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  16|           7|           7|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  20|          4|    1|          4|
    |ap_done                  |   9|          2|    1|          2|
    |block_A_loader_01_write  |   9|          2|    1|          2|
    |block_A_loader_12_write  |   9|          2|    1|          2|
    |block_A_loader_23_write  |   9|          2|    1|          2|
    |block_A_loader_34_write  |   9|          2|    1|          2|
    |block_B_loader_05_write  |   9|          2|    1|          2|
    |block_B_loader_16_write  |   9|          2|    1|          2|
    |block_B_loader_27_write  |   9|          2|    1|          2|
    |block_B_loader_38_write  |   9|          2|    1|          2|
    |ii_c1_blk_n              |   9|          2|    1|          2|
    |ii_c2_blk_n              |   9|          2|    1|          2|
    |ii_c3_blk_n              |   9|          2|    1|          2|
    |ii_c_blk_n               |   9|          2|    1|          2|
    |jj_c4_blk_n              |   9|          2|    1|          2|
    |jj_c5_blk_n              |   9|          2|    1|          2|
    |jj_c6_blk_n              |   9|          2|    1|          2|
    |jj_c_blk_n               |   9|          2|    1|          2|
    |real_start               |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 182|         40|   19|         40|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------+---+----+-----+-----------+
    |                                 Name                                | FF| LUT| Bits| Const Bits|
    +---------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                            |  3|   0|    3|          0|
    |ap_done_reg                                                          |  1|   0|    1|          0|
    |grp_init_block_AB_proc28_Pipeline_init_block_AB_fu_168_ap_start_reg  |  1|   0|    1|          0|
    |start_once_reg                                                       |  1|   0|    1|          0|
    |sub_ln120_reg_242                                                    |  4|   0|    6|          2|
    +---------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                | 10|   0|   12|          2|
    +---------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------+-----+-----+------------+----------------------+--------------+
|             RTL Ports            | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+----------------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                            |   in|    1|  ap_ctrl_hs|  init_block_AB_proc28|  return value|
|ap_rst                            |   in|    1|  ap_ctrl_hs|  init_block_AB_proc28|  return value|
|ap_start                          |   in|    1|  ap_ctrl_hs|  init_block_AB_proc28|  return value|
|start_full_n                      |   in|    1|  ap_ctrl_hs|  init_block_AB_proc28|  return value|
|ap_done                           |  out|    1|  ap_ctrl_hs|  init_block_AB_proc28|  return value|
|ap_continue                       |   in|    1|  ap_ctrl_hs|  init_block_AB_proc28|  return value|
|ap_idle                           |  out|    1|  ap_ctrl_hs|  init_block_AB_proc28|  return value|
|ap_ready                          |  out|    1|  ap_ctrl_hs|  init_block_AB_proc28|  return value|
|start_out                         |  out|    1|  ap_ctrl_hs|  init_block_AB_proc28|  return value|
|start_write                       |  out|    1|  ap_ctrl_hs|  init_block_AB_proc28|  return value|
|A_0_address0                      |  out|    6|   ap_memory|                   A_0|         array|
|A_0_ce0                           |  out|    1|   ap_memory|                   A_0|         array|
|A_0_q0                            |   in|    8|   ap_memory|                   A_0|         array|
|ii                                |   in|    2|     ap_none|                    ii|        scalar|
|block_A_loader_01_din             |  out|    8|     ap_fifo|     block_A_loader_01|       pointer|
|block_A_loader_01_num_data_valid  |   in|    2|     ap_fifo|     block_A_loader_01|       pointer|
|block_A_loader_01_fifo_cap        |   in|    2|     ap_fifo|     block_A_loader_01|       pointer|
|block_A_loader_01_full_n          |   in|    1|     ap_fifo|     block_A_loader_01|       pointer|
|block_A_loader_01_write           |  out|    1|     ap_fifo|     block_A_loader_01|       pointer|
|A_1_address0                      |  out|    6|   ap_memory|                   A_1|         array|
|A_1_ce0                           |  out|    1|   ap_memory|                   A_1|         array|
|A_1_q0                            |   in|    8|   ap_memory|                   A_1|         array|
|block_A_loader_12_din             |  out|    8|     ap_fifo|     block_A_loader_12|       pointer|
|block_A_loader_12_num_data_valid  |   in|    2|     ap_fifo|     block_A_loader_12|       pointer|
|block_A_loader_12_fifo_cap        |   in|    2|     ap_fifo|     block_A_loader_12|       pointer|
|block_A_loader_12_full_n          |   in|    1|     ap_fifo|     block_A_loader_12|       pointer|
|block_A_loader_12_write           |  out|    1|     ap_fifo|     block_A_loader_12|       pointer|
|A_2_address0                      |  out|    6|   ap_memory|                   A_2|         array|
|A_2_ce0                           |  out|    1|   ap_memory|                   A_2|         array|
|A_2_q0                            |   in|    8|   ap_memory|                   A_2|         array|
|block_A_loader_23_din             |  out|    8|     ap_fifo|     block_A_loader_23|       pointer|
|block_A_loader_23_num_data_valid  |   in|    2|     ap_fifo|     block_A_loader_23|       pointer|
|block_A_loader_23_fifo_cap        |   in|    2|     ap_fifo|     block_A_loader_23|       pointer|
|block_A_loader_23_full_n          |   in|    1|     ap_fifo|     block_A_loader_23|       pointer|
|block_A_loader_23_write           |  out|    1|     ap_fifo|     block_A_loader_23|       pointer|
|A_3_address0                      |  out|    6|   ap_memory|                   A_3|         array|
|A_3_ce0                           |  out|    1|   ap_memory|                   A_3|         array|
|A_3_q0                            |   in|    8|   ap_memory|                   A_3|         array|
|block_A_loader_34_din             |  out|    8|     ap_fifo|     block_A_loader_34|       pointer|
|block_A_loader_34_num_data_valid  |   in|    2|     ap_fifo|     block_A_loader_34|       pointer|
|block_A_loader_34_fifo_cap        |   in|    2|     ap_fifo|     block_A_loader_34|       pointer|
|block_A_loader_34_full_n          |   in|    1|     ap_fifo|     block_A_loader_34|       pointer|
|block_A_loader_34_write           |  out|    1|     ap_fifo|     block_A_loader_34|       pointer|
|B_0_address0                      |  out|    8|   ap_memory|                   B_0|         array|
|B_0_ce0                           |  out|    1|   ap_memory|                   B_0|         array|
|B_0_q0                            |   in|    8|   ap_memory|                   B_0|         array|
|jj                                |   in|    4|     ap_none|                    jj|        scalar|
|block_B_loader_05_din             |  out|    8|     ap_fifo|     block_B_loader_05|       pointer|
|block_B_loader_05_num_data_valid  |   in|    2|     ap_fifo|     block_B_loader_05|       pointer|
|block_B_loader_05_fifo_cap        |   in|    2|     ap_fifo|     block_B_loader_05|       pointer|
|block_B_loader_05_full_n          |   in|    1|     ap_fifo|     block_B_loader_05|       pointer|
|block_B_loader_05_write           |  out|    1|     ap_fifo|     block_B_loader_05|       pointer|
|B_1_address0                      |  out|    8|   ap_memory|                   B_1|         array|
|B_1_ce0                           |  out|    1|   ap_memory|                   B_1|         array|
|B_1_q0                            |   in|    8|   ap_memory|                   B_1|         array|
|block_B_loader_16_din             |  out|    8|     ap_fifo|     block_B_loader_16|       pointer|
|block_B_loader_16_num_data_valid  |   in|    2|     ap_fifo|     block_B_loader_16|       pointer|
|block_B_loader_16_fifo_cap        |   in|    2|     ap_fifo|     block_B_loader_16|       pointer|
|block_B_loader_16_full_n          |   in|    1|     ap_fifo|     block_B_loader_16|       pointer|
|block_B_loader_16_write           |  out|    1|     ap_fifo|     block_B_loader_16|       pointer|
|B_2_address0                      |  out|    8|   ap_memory|                   B_2|         array|
|B_2_ce0                           |  out|    1|   ap_memory|                   B_2|         array|
|B_2_q0                            |   in|    8|   ap_memory|                   B_2|         array|
|block_B_loader_27_din             |  out|    8|     ap_fifo|     block_B_loader_27|       pointer|
|block_B_loader_27_num_data_valid  |   in|    2|     ap_fifo|     block_B_loader_27|       pointer|
|block_B_loader_27_fifo_cap        |   in|    2|     ap_fifo|     block_B_loader_27|       pointer|
|block_B_loader_27_full_n          |   in|    1|     ap_fifo|     block_B_loader_27|       pointer|
|block_B_loader_27_write           |  out|    1|     ap_fifo|     block_B_loader_27|       pointer|
|B_3_address0                      |  out|    8|   ap_memory|                   B_3|         array|
|B_3_ce0                           |  out|    1|   ap_memory|                   B_3|         array|
|B_3_q0                            |   in|    8|   ap_memory|                   B_3|         array|
|block_B_loader_38_din             |  out|    8|     ap_fifo|     block_B_loader_38|       pointer|
|block_B_loader_38_num_data_valid  |   in|    2|     ap_fifo|     block_B_loader_38|       pointer|
|block_B_loader_38_fifo_cap        |   in|    2|     ap_fifo|     block_B_loader_38|       pointer|
|block_B_loader_38_full_n          |   in|    1|     ap_fifo|     block_B_loader_38|       pointer|
|block_B_loader_38_write           |  out|    1|     ap_fifo|     block_B_loader_38|       pointer|
|ii_c_din                          |  out|    2|     ap_fifo|                  ii_c|       pointer|
|ii_c_num_data_valid               |   in|    3|     ap_fifo|                  ii_c|       pointer|
|ii_c_fifo_cap                     |   in|    3|     ap_fifo|                  ii_c|       pointer|
|ii_c_full_n                       |   in|    1|     ap_fifo|                  ii_c|       pointer|
|ii_c_write                        |  out|    1|     ap_fifo|                  ii_c|       pointer|
|ii_c1_din                         |  out|    2|     ap_fifo|                 ii_c1|       pointer|
|ii_c1_num_data_valid              |   in|    3|     ap_fifo|                 ii_c1|       pointer|
|ii_c1_fifo_cap                    |   in|    3|     ap_fifo|                 ii_c1|       pointer|
|ii_c1_full_n                      |   in|    1|     ap_fifo|                 ii_c1|       pointer|
|ii_c1_write                       |  out|    1|     ap_fifo|                 ii_c1|       pointer|
|ii_c2_din                         |  out|    2|     ap_fifo|                 ii_c2|       pointer|
|ii_c2_num_data_valid              |   in|    3|     ap_fifo|                 ii_c2|       pointer|
|ii_c2_fifo_cap                    |   in|    3|     ap_fifo|                 ii_c2|       pointer|
|ii_c2_full_n                      |   in|    1|     ap_fifo|                 ii_c2|       pointer|
|ii_c2_write                       |  out|    1|     ap_fifo|                 ii_c2|       pointer|
|ii_c3_din                         |  out|    2|     ap_fifo|                 ii_c3|       pointer|
|ii_c3_num_data_valid              |   in|    3|     ap_fifo|                 ii_c3|       pointer|
|ii_c3_fifo_cap                    |   in|    3|     ap_fifo|                 ii_c3|       pointer|
|ii_c3_full_n                      |   in|    1|     ap_fifo|                 ii_c3|       pointer|
|ii_c3_write                       |  out|    1|     ap_fifo|                 ii_c3|       pointer|
|jj_c_din                          |  out|    4|     ap_fifo|                  jj_c|       pointer|
|jj_c_num_data_valid               |   in|    3|     ap_fifo|                  jj_c|       pointer|
|jj_c_fifo_cap                     |   in|    3|     ap_fifo|                  jj_c|       pointer|
|jj_c_full_n                       |   in|    1|     ap_fifo|                  jj_c|       pointer|
|jj_c_write                        |  out|    1|     ap_fifo|                  jj_c|       pointer|
|jj_c4_din                         |  out|    4|     ap_fifo|                 jj_c4|       pointer|
|jj_c4_num_data_valid              |   in|    3|     ap_fifo|                 jj_c4|       pointer|
|jj_c4_fifo_cap                    |   in|    3|     ap_fifo|                 jj_c4|       pointer|
|jj_c4_full_n                      |   in|    1|     ap_fifo|                 jj_c4|       pointer|
|jj_c4_write                       |  out|    1|     ap_fifo|                 jj_c4|       pointer|
|jj_c5_din                         |  out|    4|     ap_fifo|                 jj_c5|       pointer|
|jj_c5_num_data_valid              |   in|    3|     ap_fifo|                 jj_c5|       pointer|
|jj_c5_fifo_cap                    |   in|    3|     ap_fifo|                 jj_c5|       pointer|
|jj_c5_full_n                      |   in|    1|     ap_fifo|                 jj_c5|       pointer|
|jj_c5_write                       |  out|    1|     ap_fifo|                 jj_c5|       pointer|
|jj_c6_din                         |  out|    4|     ap_fifo|                 jj_c6|       pointer|
|jj_c6_num_data_valid              |   in|    3|     ap_fifo|                 jj_c6|       pointer|
|jj_c6_fifo_cap                    |   in|    3|     ap_fifo|                 jj_c6|       pointer|
|jj_c6_full_n                      |   in|    1|     ap_fifo|                 jj_c6|       pointer|
|jj_c6_write                       |  out|    1|     ap_fifo|                 jj_c6|       pointer|
+----------------------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.26>
ST_1 : Operation 4 [1/1] (3.63ns)   --->   "%jj_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %jj"   --->   Operation 4 'read' 'jj_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%ii_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %ii"   --->   Operation 5 'read' 'ii_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (3.63ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i4P0A, i4 %jj_c6, i4 %jj_read"   --->   Operation 6 'write' 'write_ln0' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>
ST_1 : Operation 7 [1/1] (3.63ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i4P0A, i4 %jj_c5, i4 %jj_read"   --->   Operation 7 'write' 'write_ln0' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>
ST_1 : Operation 8 [1/1] (3.63ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i4P0A, i4 %jj_c4, i4 %jj_read"   --->   Operation 8 'write' 'write_ln0' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>
ST_1 : Operation 9 [1/1] (3.63ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i4P0A, i4 %jj_c, i4 %jj_read"   --->   Operation 9 'write' 'write_ln0' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>
ST_1 : Operation 10 [1/1] (3.63ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i2P0A, i2 %ii_c3, i2 %ii_read"   --->   Operation 10 'write' 'write_ln0' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 3> <FIFO>
ST_1 : Operation 11 [1/1] (3.63ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i2P0A, i2 %ii_c2, i2 %ii_read"   --->   Operation 11 'write' 'write_ln0' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 3> <FIFO>
ST_1 : Operation 12 [1/1] (3.63ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i2P0A, i2 %ii_c1, i2 %ii_read"   --->   Operation 12 'write' 'write_ln0' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 3> <FIFO>
ST_1 : Operation 13 [1/1] (3.63ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i2P0A, i2 %ii_c, i2 %ii_read"   --->   Operation 13 'write' 'write_ln0' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 3> <FIFO>

State 2 <SV = 1> <Delay = 5.97>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_i = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %ii_read, i4 0" [gemm_systolic_array.cpp:120]   --->   Operation 14 'bitconcatenate' 'tmp_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_88_i = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %ii_read, i2 0" [gemm_systolic_array.cpp:120]   --->   Operation 15 'bitconcatenate' 'tmp_88_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln120 = zext i4 %tmp_88_i" [gemm_systolic_array.cpp:120]   --->   Operation 16 'zext' 'zext_ln120' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.82ns)   --->   "%sub_ln120 = sub i6 %tmp_i, i6 %zext_ln120" [gemm_systolic_array.cpp:120]   --->   Operation 17 'sub' 'sub_ln120' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 18 'wait' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [2/2] (4.14ns)   --->   "%call_ln120 = call void @init_block_AB_proc28_Pipeline_init_block_AB, i6 %sub_ln120, i8 %A_0, i8 %A_1, i8 %A_2, i8 %A_3, i4 %jj_read, i8 %B_0, i8 %B_1, i8 %B_2, i8 %B_3, i8 %block_A_loader_01, i8 %block_A_loader_12, i8 %block_A_loader_23, i8 %block_A_loader_34, i8 %block_B_loader_05, i8 %block_B_loader_16, i8 %block_B_loader_27, i8 %block_B_loader_38" [gemm_systolic_array.cpp:120]   --->   Operation 19 'call' 'call_ln120' <Predicate = true> <Delay = 4.14> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %jj_c6, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %jj_c5, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %jj_c4, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %jj_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i2 %ii_c3, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i2 %ii_c2, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i2 %ii_c1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i2 %ii_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %block_B_loader_38, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %block_B_loader_27, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %block_B_loader_16, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %block_B_loader_05, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %block_A_loader_34, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %block_A_loader_23, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %block_A_loader_12, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %block_A_loader_01, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/2] (0.00ns)   --->   "%call_ln120 = call void @init_block_AB_proc28_Pipeline_init_block_AB, i6 %sub_ln120, i8 %A_0, i8 %A_1, i8 %A_2, i8 %A_3, i4 %jj_read, i8 %B_0, i8 %B_1, i8 %B_2, i8 %B_3, i8 %block_A_loader_01, i8 %block_A_loader_12, i8 %block_A_loader_23, i8 %block_A_loader_34, i8 %block_B_loader_05, i8 %block_B_loader_16, i8 %block_B_loader_27, i8 %block_B_loader_38" [gemm_systolic_array.cpp:120]   --->   Operation 36 'call' 'call_ln120' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 37 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ ii]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ block_A_loader_01]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ A_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ block_A_loader_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ A_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ block_A_loader_23]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ A_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ block_A_loader_34]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ B_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ jj]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ block_B_loader_05]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ B_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ block_B_loader_16]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ B_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ block_B_loader_27]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ B_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ block_B_loader_38]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ii_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ii_c1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ii_c2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ii_c3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ jj_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ jj_c4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ jj_c5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ jj_c6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
jj_read           (read          ) [ 0011]
ii_read           (read          ) [ 0010]
write_ln0         (write         ) [ 0000]
write_ln0         (write         ) [ 0000]
write_ln0         (write         ) [ 0000]
write_ln0         (write         ) [ 0000]
write_ln0         (write         ) [ 0000]
write_ln0         (write         ) [ 0000]
write_ln0         (write         ) [ 0000]
write_ln0         (write         ) [ 0000]
tmp_i             (bitconcatenate) [ 0000]
tmp_88_i          (bitconcatenate) [ 0000]
zext_ln120        (zext          ) [ 0000]
sub_ln120         (sub           ) [ 0001]
empty             (wait          ) [ 0000]
specinterface_ln0 (specinterface ) [ 0000]
specinterface_ln0 (specinterface ) [ 0000]
specinterface_ln0 (specinterface ) [ 0000]
specinterface_ln0 (specinterface ) [ 0000]
specinterface_ln0 (specinterface ) [ 0000]
specinterface_ln0 (specinterface ) [ 0000]
specinterface_ln0 (specinterface ) [ 0000]
specinterface_ln0 (specinterface ) [ 0000]
specinterface_ln0 (specinterface ) [ 0000]
specinterface_ln0 (specinterface ) [ 0000]
specinterface_ln0 (specinterface ) [ 0000]
specinterface_ln0 (specinterface ) [ 0000]
specinterface_ln0 (specinterface ) [ 0000]
specinterface_ln0 (specinterface ) [ 0000]
specinterface_ln0 (specinterface ) [ 0000]
specinterface_ln0 (specinterface ) [ 0000]
call_ln120        (call          ) [ 0000]
ret_ln0           (ret           ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="ii">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ii"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="block_A_loader_01">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_A_loader_01"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="A_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="block_A_loader_12">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_A_loader_12"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="A_2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="block_A_loader_23">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_A_loader_23"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="A_3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="block_A_loader_34">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_A_loader_34"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="B_0">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="jj">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="jj"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="block_B_loader_05">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_B_loader_05"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="B_1">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="block_B_loader_16">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_B_loader_16"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="B_2">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="block_B_loader_27">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_B_loader_27"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="B_3">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="block_B_loader_38">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_B_loader_38"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="ii_c">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ii_c"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="ii_c1">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ii_c1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="ii_c2">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ii_c2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="ii_c3">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ii_c3"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="jj_c">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="jj_c"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="jj_c4">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="jj_c4"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="jj_c5">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="jj_c5"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="jj_c6">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="jj_c6"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i4P0A"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i2P0A"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i2.i4"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="init_block_AB_proc28_Pipeline_init_block_AB"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_54"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_43"/></StgValue>
</bind>
</comp>

<comp id="92" class="1004" name="jj_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="4" slack="0"/>
<pin id="94" dir="0" index="1" bw="4" slack="0"/>
<pin id="95" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="jj_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="ii_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="2" slack="0"/>
<pin id="100" dir="0" index="1" bw="2" slack="0"/>
<pin id="101" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ii_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="write_ln0_write_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="0" slack="0"/>
<pin id="106" dir="0" index="1" bw="4" slack="0"/>
<pin id="107" dir="0" index="2" bw="4" slack="0"/>
<pin id="108" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="write_ln0_write_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="0" slack="0"/>
<pin id="114" dir="0" index="1" bw="4" slack="0"/>
<pin id="115" dir="0" index="2" bw="4" slack="0"/>
<pin id="116" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="write_ln0_write_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="0" slack="0"/>
<pin id="122" dir="0" index="1" bw="4" slack="0"/>
<pin id="123" dir="0" index="2" bw="4" slack="0"/>
<pin id="124" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="write_ln0_write_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="0" slack="0"/>
<pin id="130" dir="0" index="1" bw="4" slack="0"/>
<pin id="131" dir="0" index="2" bw="4" slack="0"/>
<pin id="132" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="write_ln0_write_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="0" slack="0"/>
<pin id="138" dir="0" index="1" bw="2" slack="0"/>
<pin id="139" dir="0" index="2" bw="2" slack="0"/>
<pin id="140" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="write_ln0_write_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="0" slack="0"/>
<pin id="146" dir="0" index="1" bw="2" slack="0"/>
<pin id="147" dir="0" index="2" bw="2" slack="0"/>
<pin id="148" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="write_ln0_write_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="0" slack="0"/>
<pin id="154" dir="0" index="1" bw="2" slack="0"/>
<pin id="155" dir="0" index="2" bw="2" slack="0"/>
<pin id="156" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="write_ln0_write_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="0" slack="0"/>
<pin id="162" dir="0" index="1" bw="2" slack="0"/>
<pin id="163" dir="0" index="2" bw="2" slack="0"/>
<pin id="164" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="grp_init_block_AB_proc28_Pipeline_init_block_AB_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="0" slack="0"/>
<pin id="170" dir="0" index="1" bw="6" slack="0"/>
<pin id="171" dir="0" index="2" bw="8" slack="0"/>
<pin id="172" dir="0" index="3" bw="8" slack="0"/>
<pin id="173" dir="0" index="4" bw="8" slack="0"/>
<pin id="174" dir="0" index="5" bw="8" slack="0"/>
<pin id="175" dir="0" index="6" bw="4" slack="1"/>
<pin id="176" dir="0" index="7" bw="8" slack="0"/>
<pin id="177" dir="0" index="8" bw="8" slack="0"/>
<pin id="178" dir="0" index="9" bw="8" slack="0"/>
<pin id="179" dir="0" index="10" bw="8" slack="0"/>
<pin id="180" dir="0" index="11" bw="8" slack="0"/>
<pin id="181" dir="0" index="12" bw="8" slack="0"/>
<pin id="182" dir="0" index="13" bw="8" slack="0"/>
<pin id="183" dir="0" index="14" bw="8" slack="0"/>
<pin id="184" dir="0" index="15" bw="8" slack="0"/>
<pin id="185" dir="0" index="16" bw="8" slack="0"/>
<pin id="186" dir="0" index="17" bw="8" slack="0"/>
<pin id="187" dir="0" index="18" bw="8" slack="0"/>
<pin id="188" dir="1" index="19" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln120/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="tmp_i_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="6" slack="0"/>
<pin id="208" dir="0" index="1" bw="2" slack="1"/>
<pin id="209" dir="0" index="2" bw="1" slack="0"/>
<pin id="210" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_i/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="tmp_88_i_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="4" slack="0"/>
<pin id="215" dir="0" index="1" bw="2" slack="1"/>
<pin id="216" dir="0" index="2" bw="1" slack="0"/>
<pin id="217" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_88_i/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="zext_ln120_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="4" slack="0"/>
<pin id="222" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln120/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="sub_ln120_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="6" slack="0"/>
<pin id="226" dir="0" index="1" bw="4" slack="0"/>
<pin id="227" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln120/2 "/>
</bind>
</comp>

<comp id="231" class="1005" name="jj_read_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="4" slack="1"/>
<pin id="233" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="jj_read "/>
</bind>
</comp>

<comp id="236" class="1005" name="ii_read_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="2" slack="1"/>
<pin id="238" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="ii_read "/>
</bind>
</comp>

<comp id="242" class="1005" name="sub_ln120_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="6" slack="1"/>
<pin id="244" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln120 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="96"><net_src comp="52" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="20" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="54" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="2" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="109"><net_src comp="56" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="50" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="111"><net_src comp="92" pin="2"/><net_sink comp="104" pin=2"/></net>

<net id="117"><net_src comp="56" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="48" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="119"><net_src comp="92" pin="2"/><net_sink comp="112" pin=2"/></net>

<net id="125"><net_src comp="56" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="46" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="127"><net_src comp="92" pin="2"/><net_sink comp="120" pin=2"/></net>

<net id="133"><net_src comp="56" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="44" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="135"><net_src comp="92" pin="2"/><net_sink comp="128" pin=2"/></net>

<net id="141"><net_src comp="58" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="42" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="143"><net_src comp="98" pin="2"/><net_sink comp="136" pin=2"/></net>

<net id="149"><net_src comp="58" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="40" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="151"><net_src comp="98" pin="2"/><net_sink comp="144" pin=2"/></net>

<net id="157"><net_src comp="58" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="38" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="159"><net_src comp="98" pin="2"/><net_sink comp="152" pin=2"/></net>

<net id="165"><net_src comp="58" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="36" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="167"><net_src comp="98" pin="2"/><net_sink comp="160" pin=2"/></net>

<net id="189"><net_src comp="70" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="190"><net_src comp="0" pin="0"/><net_sink comp="168" pin=2"/></net>

<net id="191"><net_src comp="6" pin="0"/><net_sink comp="168" pin=3"/></net>

<net id="192"><net_src comp="10" pin="0"/><net_sink comp="168" pin=4"/></net>

<net id="193"><net_src comp="14" pin="0"/><net_sink comp="168" pin=5"/></net>

<net id="194"><net_src comp="18" pin="0"/><net_sink comp="168" pin=7"/></net>

<net id="195"><net_src comp="24" pin="0"/><net_sink comp="168" pin=8"/></net>

<net id="196"><net_src comp="28" pin="0"/><net_sink comp="168" pin=9"/></net>

<net id="197"><net_src comp="32" pin="0"/><net_sink comp="168" pin=10"/></net>

<net id="198"><net_src comp="4" pin="0"/><net_sink comp="168" pin=11"/></net>

<net id="199"><net_src comp="8" pin="0"/><net_sink comp="168" pin=12"/></net>

<net id="200"><net_src comp="12" pin="0"/><net_sink comp="168" pin=13"/></net>

<net id="201"><net_src comp="16" pin="0"/><net_sink comp="168" pin=14"/></net>

<net id="202"><net_src comp="22" pin="0"/><net_sink comp="168" pin=15"/></net>

<net id="203"><net_src comp="26" pin="0"/><net_sink comp="168" pin=16"/></net>

<net id="204"><net_src comp="30" pin="0"/><net_sink comp="168" pin=17"/></net>

<net id="205"><net_src comp="34" pin="0"/><net_sink comp="168" pin=18"/></net>

<net id="211"><net_src comp="60" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="62" pin="0"/><net_sink comp="206" pin=2"/></net>

<net id="218"><net_src comp="64" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="219"><net_src comp="66" pin="0"/><net_sink comp="213" pin=2"/></net>

<net id="223"><net_src comp="213" pin="3"/><net_sink comp="220" pin=0"/></net>

<net id="228"><net_src comp="206" pin="3"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="220" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="230"><net_src comp="224" pin="2"/><net_sink comp="168" pin=1"/></net>

<net id="234"><net_src comp="92" pin="2"/><net_sink comp="231" pin=0"/></net>

<net id="235"><net_src comp="231" pin="1"/><net_sink comp="168" pin=6"/></net>

<net id="239"><net_src comp="98" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="240"><net_src comp="236" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="241"><net_src comp="236" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="245"><net_src comp="224" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="246"><net_src comp="242" pin="1"/><net_sink comp="168" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: A_0 | {}
	Port: block_A_loader_01 | {2 3 }
	Port: A_1 | {}
	Port: block_A_loader_12 | {2 3 }
	Port: A_2 | {}
	Port: block_A_loader_23 | {2 3 }
	Port: A_3 | {}
	Port: block_A_loader_34 | {2 3 }
	Port: B_0 | {}
	Port: block_B_loader_05 | {2 3 }
	Port: B_1 | {}
	Port: block_B_loader_16 | {2 3 }
	Port: B_2 | {}
	Port: block_B_loader_27 | {2 3 }
	Port: B_3 | {}
	Port: block_B_loader_38 | {2 3 }
	Port: ii_c | {1 }
	Port: ii_c1 | {1 }
	Port: ii_c2 | {1 }
	Port: ii_c3 | {1 }
	Port: jj_c | {1 }
	Port: jj_c4 | {1 }
	Port: jj_c5 | {1 }
	Port: jj_c6 | {1 }
 - Input state : 
	Port: init_block_AB_proc28 : A_0 | {2 3 }
	Port: init_block_AB_proc28 : ii | {1 }
	Port: init_block_AB_proc28 : A_1 | {2 3 }
	Port: init_block_AB_proc28 : A_2 | {2 3 }
	Port: init_block_AB_proc28 : A_3 | {2 3 }
	Port: init_block_AB_proc28 : B_0 | {2 3 }
	Port: init_block_AB_proc28 : jj | {1 }
	Port: init_block_AB_proc28 : B_1 | {2 3 }
	Port: init_block_AB_proc28 : B_2 | {2 3 }
	Port: init_block_AB_proc28 : B_3 | {2 3 }
  - Chain level:
	State 1
	State 2
		zext_ln120 : 1
		sub_ln120 : 2
		call_ln120 : 3
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------------------|---------|---------|---------|
| Operation|                     Functional Unit                    |  Delay  |    FF   |   LUT   |
|----------|--------------------------------------------------------|---------|---------|---------|
|   call   | grp_init_block_AB_proc28_Pipeline_init_block_AB_fu_168 |  12.704 |    60   |   108   |
|----------|--------------------------------------------------------|---------|---------|---------|
|    sub   |                    sub_ln120_fu_224                    |    0    |    0    |    14   |
|----------|--------------------------------------------------------|---------|---------|---------|
|   read   |                   jj_read_read_fu_92                   |    0    |    0    |    0    |
|          |                   ii_read_read_fu_98                   |    0    |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|
|          |                 write_ln0_write_fu_104                 |    0    |    0    |    0    |
|          |                 write_ln0_write_fu_112                 |    0    |    0    |    0    |
|          |                 write_ln0_write_fu_120                 |    0    |    0    |    0    |
|   write  |                 write_ln0_write_fu_128                 |    0    |    0    |    0    |
|          |                 write_ln0_write_fu_136                 |    0    |    0    |    0    |
|          |                 write_ln0_write_fu_144                 |    0    |    0    |    0    |
|          |                 write_ln0_write_fu_152                 |    0    |    0    |    0    |
|          |                 write_ln0_write_fu_160                 |    0    |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|
|bitconcatenate|                      tmp_i_fu_206                      |    0    |    0    |    0    |
|          |                     tmp_88_i_fu_213                    |    0    |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|
|   zext   |                    zext_ln120_fu_220                   |    0    |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|
|   Total  |                                                        |  12.704 |    60   |   122   |
|----------|--------------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
| ii_read_reg_236 |    2   |
| jj_read_reg_231 |    4   |
|sub_ln120_reg_242|    6   |
+-----------------+--------+
|      Total      |   12   |
+-----------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------------------------------|------|------|------|--------||---------||---------|
|                          Comp                          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------------------------------------|------|------|------|--------||---------||---------|
| grp_init_block_AB_proc28_Pipeline_init_block_AB_fu_168 |  p1  |   2  |   6  |   12   ||    9    |
|--------------------------------------------------------|------|------|------|--------||---------||---------|
|                          Total                         |      |      |      |   12   ||  1.588  ||    9    |
|--------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |   12   |   60   |   122  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   12   |    -   |
+-----------+--------+--------+--------+
|   Total   |   14   |   72   |   131  |
+-----------+--------+--------+--------+
