

//============================================================================
// Module: lpddr5c_top
// Description: LPDDR5 Controller Top Level
// Features:
//   - Dual Channel LPDDR5 Support (up to 6400 Mbps)
//   - DFI 5.0 Compliant Interface
//   - Command Scheduling with QoS
//   - Low Power Management (PD/SR/DS)
//   - ECC and Parity Support
//   - Training Support (CA/Read/Write)
//============================================================================

`timescale 1ns/1ps

module lpddr5c_top #(
    parameter ADDR_WIDTH        = 32,
    parameter DATA_WIDTH        = 128,
    parameter ID_WIDTH          = 4,
    parameter DFI_DATA_WIDTH    = 64,
    parameter NUM_CHANNELS      = 2,
    parameter NUM_RANKS         = 1,
    parameter NUM_BANKS         = 8,
    parameter NUM_BANK_GROUPS   = 2,
    parameter ROW_WIDTH         = 16,
    parameter COL_WIDTH         = 10,
    parameter DQ_WIDTH          = 16,
    parameter DQS_WIDTH         = 2,
    parameter CA_WIDTH          = 6,
    parameter CS_WIDTH          = 1,
    parameter CKE_WIDTH         = 1,
    parameter CK_WIDTH          = 1,
    parameter TIMING_TCK        = 10,
    parameter REFRESH_INTERVAL  = 3900,
    parameter ECC_ENABLE        = 0,
    parameter PARITY_ENABLE     = 1
) (
    //========================================================================
    // System Interface
    //========================================================================
    input wire sys_clk,
    input wire sys_rst_n,

    //========================================================================
    // AXI4 Slave Interface - SoC / NoC
    //========================================================================

    //------------------------------------------------------------------------
    // AXI4 Write Address Channel
    //------------------------------------------------------------------------
    input  wire [ID_WIDTH-1:0]          s_axi_awid,
    input  wire [ADDR_WIDTH-1:0]        s_axi_awaddr,
    input  wire [7:0]                   s_axi_awlen,
    input  wire [2:0]                   s_axi_awsize,
    input  wire [1:0]                   s_axi_awburst,
    input  wire                         s_axi_awlock,
    input  wire [3:0]                   s_axi_awcache,
    input  wire [2:0]                   s_axi_awprot,
    input  wire [3:0]                   s_axi_awqos,
    input  wire                         s_axi_awvalid,
    output wire                         s_axi_awready,

    //------------------------------------------------------------------------
    // AXI4 Write Data Channel
    //------------------------------------------------------------------------
    input  wire [DATA_WIDTH-1:0]        s_axi_wdata,
    input  wire [DATA_WIDTH/8-1:0]      s_axi_wstrb,
    input  wire                         s_axi_wlast,
    input  wire                         s_axi_wvalid,
    output wire                         s_axi_wready,

    //------------------------------------------------------------------------
    // AXI4 Write Response Channel
    //------------------------------------------------------------------------
    output wire [ID_WIDTH-1:0]          s_axi_bid,
    output wire [1:0]                   s_axi_bresp,
    output wire                         s_axi_bvalid,
    input  wire                         s_axi_bready,

    //------------------------------------------------------------------------
    // AXI4 Read Address Channel
    //------------------------------------------------------------------------
    input  wire [ID_WIDTH-1:0]          s_axi_arid,
    input  wire [ADDR_WIDTH-1:0]        s_axi_araddr,
    input  wire [7:0]                   s_axi_arlen,
    input  wire [2:0]                   s_axi_arsize,
    input  wire [1:0]                   s_axi_arburst,
    input  wire                         s_axi_arlock,
    input  wire [3:0]                   s_axi_arcache,
    input  wire [2:0]                   s_axi_arprot,
    input  wire [3:0]                   s_axi_arqos,
    input  wire                         s_axi_arvalid,
    output wire                         s_axi_arready,

    //------------------------------------------------------------------------
    // AXI4 Read Data Channel
    //------------------------------------------------------------------------
    output wire [ID_WIDTH-1:0]          s_axi_rid,
    output wire [DATA_WIDTH-1:0]        s_axi_rdata,
    output wire [1:0]                   s_axi_rresp,
    output wire                         s_axi_rlast,
    output wire                         s_axi_rvalid,
    input  wire                         s_axi_rready,
    //========================================================================
    // DFI 5.0 Interface to PHY
    //========================================================================
    output wire                         dfi_clk,
    output wire                         dfi_rst_n,
    
    // Command Interface
    output wire [CS_WIDTH*NUM_CHANNELS-1:0]    dfi_cs_n,
    output wire [CKE_WIDTH*NUM_CHANNELS-1:0]   dfi_cke,
    output wire [CA_WIDTH*NUM_CHANNELS-1:0]    dfi_ca,
    output wire                                  dfi_rw,
    
    // Data Interface
    input  wire [DFI_DATA_WIDTH*NUM_CHANNELS-1:0]   dfi_rddata,
    input  wire                                     dfi_rddata_valid,
    output wire [DFI_DATA_WIDTH*NUM_CHANNELS-1:0]   dfi_wrdata,
    output wire [DFI_DATA_WIDTH/8*NUM_CHANNELS-1:0] dfi_wrdata_mask,
    output wire                                     dfi_wrdata_en,
    
    // Training Interface
    input  wire                         dfi_phymstr_req,
    output wire                         dfi_phymstr_ack,
    output wire                         dfi_phymstr_cs,
    input  wire                         dfi_rdlvl_req,
    output wire                         dfi_rdlvl_en,
    input  wire                         dfi_wrlvl_req,
    output wire                         dfi_wrlvl_en,
    
    //========================================================================
    // Register Configuration Interface (APB)
    //========================================================================
    input  wire                         pclk,
    input  wire                         preset_n,
    input  wire                         psel,
    input  wire                         penable,
    input  wire                         pwrite,
    input  wire [15:0]                  paddr,
    input  wire [31:0]                    pwdata,
    output wire [31:0]                    prdata,
    output wire                         pready,
    output wire                         pslverr,
    
    //========================================================================
    // Interrupts
    //========================================================================
    output wire                         intr_init_done,
    output wire                         intr_refresh_err,
    output wire                         intr_ecc_err,
    output wire                         intr_training_err,
    output wire                         intr_parity_err,
    
    //========================================================================
    // Debug
    //========================================================================
    output wire [31:0]                  debug_bus
);

    //========================================================================
    // Internal Signals
    //========================================================================
    
    // Clock domains
    wire                                clk;
    wire                                rst_n;
    wire                                phy_clk;
    
    // Command scheduler signals
logic [ADDR_WIDTH-1:0] cmd_addr;
logic [3:0]            cmd_type;
logic                  cmd_valid;
wire                   cmd_ready;
logic [7:0]             cmd_id;



// AXI4 command capture
logic                  aw_pending;
logic [ADDR_WIDTH-1:0] awaddr_q;
logic [ID_WIDTH-1:0]   awid_q;

logic                  ar_pending;
logic [ADDR_WIDTH-1:0] araddr_q;
logic [ID_WIDTH-1:0]   arid_q;


logic [ID_WIDTH-1:0]   bid_q;
logic [1:0]            bresp_q;
logic                  bvalid_q;

//========================================================================
// AXI4 Write Response FSM
//========================================================================
typedef enum logic [1:0] {
    WR_IDLE      = 2'b00,
    WR_WAIT_WDATA= 2'b01,
    WR_WRITE_CMD = 2'b10,
    WR_BRESP     = 2'b11
} wr_state_t;

wr_state_t wr_state;

logic [7:0] awlen_q;

    
    // Bank state tracking
    wire [NUM_CHANNELS-1:0]             bank_active [0:NUM_BANKS-1];
    wire [NUM_CHANNELS-1:0]             row_open;
    wire [ROW_WIDTH-1:0]                open_row [0:NUM_CHANNELS-1];
    
    // Timing tracking
    wire [15:0]                         timing_counter [0:15];
    wire                                timing_met [0:15];
    
    // Data path signals
    wire [DATA_WIDTH-1:0]               rd_data_fifo [0:7];
    wire [DATA_WIDTH-1:0]               wr_data_fifo [0:7];
    wire [2:0]                          rd_fifo_wptr, rd_fifo_rptr;
    wire [2:0]                          wr_fifo_wptr, wr_fifo_rptr;
    wire                                rd_fifo_empty, rd_fifo_full;
    wire                                wr_fifo_empty, wr_fifo_full;
    
    // ECC signals
    wire [DATA_WIDTH+7:0]               ecc_encoded_data;
    wire [DATA_WIDTH-1:0]               ecc_decoded_data;
    wire [7:0]                            ecc_syndrome;
    wire                                  ecc_err_detected;
    wire                                  ecc_err_corrected;
    
    // Training signals
    wire [7:0]                            ca_training_result [0:NUM_CHANNELS-1];
    wire [7:0]                            rd_gate_training_result [0:NUM_CHANNELS-1];
    wire [7:0]                            rd_dq_training_result [0:NUM_CHANNELS-1][0:15];
    wire [7:0]                            wr_dq_training_result [0:NUM_CHANNELS-1][0:15];
    wire                                  training_done;
    wire                                  training_error;
    
    // Low power signals
    wire                                  lp_req_pd;
    wire                                  lp_req_sr;
    wire                                  lp_req_ds;
    wire                                  lp_ack;
    wire                                  lp_state [0:3];
    
    // Refresh signals
    wire [15:0]                           refresh_counter;
    wire                                  refresh_pending;
    wire                                  refresh_urgent;
    wire [7:0]                            refresh_row_addr;
    
    // Configuration registers
    wire [31:0]                           reg_ctrl0;
    wire [31:0]                           reg_ctrl1;
    wire [31:0]                           reg_ctrl2;
    wire [31:0]                           reg_ctrl3;
    wire [31:0]                           reg_timing0;
    wire [31:0]                           reg_timing1;
    wire [31:0]                           reg_status;
    wire [31:0]                           reg_ecc_cfg;
    wire [31:0]                           reg_lp_cfg;
    
    // Interrupt aggregation
    wire                                  intr_status [0:7];
    wire                                  intr_mask [0:7];
    wire                                  intr_raw;
    wire                                  intr_final;
    
    // Debug signals
    wire [31:0]                           debug_cmd_cnt;
    wire [31:0]                           debug_rd_cnt;
    wire [31:0]                           debug_wr_cnt;
    wire [31:0]                           debug_err_cnt;
    
    //========================================================================
    // Clock and Reset Generation
    //========================================================================
    
    assign clk = sys_clk;
    assign rst_n = sys_rst_n;
    assign phy_clk = dfi_clk;
    
    

assign s_axi_awlen   = 8'b00000000; 
assign s_axi_awsize  = 3'b000;
assign s_axi_awburst = 2'b00;
assign s_axi_arlen   = 8'b00000000; 
assign s_axi_arsize  = 3'b000; 
assign s_axi_arburst = 2'b00;
    
//assign s_axi_awid    = '0;
assign s_axi_awlock  = 1'b0;
assign s_axi_awcache = 4'b0000;
assign s_axi_awprot  = 3'b000;
assign s_axi_awqos   = 4'b0000;

//assign s_axi_arid    = '0;
assign s_axi_arlock  = 1'b0;
assign s_axi_arcache = 4'b0000;
assign s_axi_arprot  = 3'b000;
assign s_axi_arqos   = 4'b0000;
    
    
    
    
//========================================================================
// AXI4 -> Command Scheduler Interface
//========================================================================

//// Accept one AXI command at a time.
//// Give WRITE address channel priority over READ address channel.
//assign s_axi_awready = !aw_pending && !ar_pending;
//assign s_axi_arready = !aw_pending && !ar_pending && !s_axi_awvalid;

assign s_axi_awready = (wr_state == WR_IDLE) &&
                       !ar_pending &&
                       !bvalid_q;

assign s_axi_arready = (wr_state == WR_IDLE) &&
                       !aw_pending &&
                       !bvalid_q &&
                       !s_axi_awvalid;



//========================================================================
// AXI4 Write Transaction FSM
//========================================================================
always_ff @(posedge clk or negedge rst_n) begin
    if (!rst_n) begin
        wr_state   <= WR_IDLE;

        aw_pending <= 1'b0;
        awaddr_q   <= '0;
        awid_q     <= '0;

        ar_pending <= 1'b0;
        araddr_q   <= '0;
        arid_q     <= '0;

        bid_q      <= '0;
        bresp_q    <= 2'b00;
        bvalid_q   <= 1'b0;
    end
    else begin

        case (wr_state)

            //============================================================
            // IDLE
            //============================================================
            WR_IDLE: begin

                if (s_axi_awvalid && s_axi_awready) begin
                    aw_pending <= 1'b1;
                    awaddr_q   <= s_axi_awaddr;
                    awid_q     <= s_axi_awid;

                    wr_state   <= WR_WAIT_WDATA;

                    $display("[%0t] TOP: AW CAPTURED addr=%h id=%h",
                             $time, s_axi_awaddr, s_axi_awid);
                end

                else if (s_axi_arvalid && s_axi_arready) begin
                    ar_pending <= 1'b1;
                    araddr_q   <= s_axi_araddr;
                    arid_q     <= s_axi_arid;
                end
            end


            //============================================================
            // WAIT FOR COMPLETE WRITE DATA
            //============================================================
            WR_WAIT_WDATA: begin

                if (s_axi_wvalid && s_axi_wready && s_axi_wlast) begin

                    $display("[%0t] TOP: WDATA COMPLETE",
                             $time);

                    wr_state <= WR_WRITE_CMD;
                end
            end


            //============================================================
            // ISSUE LPDDR WRITE COMMAND
            //============================================================
            WR_WRITE_CMD: begin

                if (cmd_valid && cmd_ready) begin

                    aw_pending <= 1'b0;

                    $display("[%0t] TOP: LPDDR WRITE CMD ACCEPTED",
                             $time);

                    bid_q      <= awid_q;
                    bresp_q    <= 2'b00;       // OKAY
                    bvalid_q   <= 1'b1;

                    wr_state   <= WR_BRESP;
                end
            end


            //============================================================
            // AXI WRITE RESPONSE
            //============================================================
            WR_BRESP: begin

                if (bvalid_q && s_axi_bready) begin

                    bvalid_q <= 1'b0;
                    wr_state <= WR_IDLE;

                    $display("[%0t] TOP: AXI B RESPONSE ACCEPTED BID=%h BRESP=%h",
                             $time, bid_q, bresp_q);
                end
            end


            default: begin
                wr_state <= WR_IDLE;
            end

        endcase
    end
end


// AXI Write Response outputs
assign s_axi_bid    = bid_q;
assign s_axi_bresp  = bresp_q;
assign s_axi_bvalid = bvalid_q;


//========================================================================
// Generate command for command scheduler
//========================================================================
always_comb begin

    // Defaults
    cmd_addr  = '0;
    cmd_type  = 4'b0000;
    cmd_valid = 1'b0;
    cmd_id    = 8'h00;

    //============================================================
    // WRITE command
    // Only issue after complete WDATA burst is received
    //============================================================
    if (wr_state == WR_WRITE_CMD) begin

        cmd_addr  = awaddr_q;
        cmd_type  = 4'b0010;
        cmd_valid = 1'b1;

        // AXI ID = 4 bits
        // Scheduler ID = 8 bits
        cmd_id    = {{(8-ID_WIDTH){1'b0}}, awid_q};
    end

    //============================================================
    // READ command
    //============================================================
    else if (ar_pending) begin

        cmd_addr  = araddr_q;
        cmd_type  = 4'b0001;
        cmd_valid = 1'b1;

        cmd_id    = {{(8-ID_WIDTH){1'b0}}, arid_q};
    end

end

    
    // Clock domain crossing synchronizers will be instantiated per module
    
    //========================================================================
    // Register Configuration Block (APB Interface)
    //========================================================================
    
    lpddr5c_reg_cfg u_reg_cfg (
        .pclk           (pclk),
        .preset_n       (preset_n),
        .psel           (psel),
        .penable        (penable),
        .pwrite         (pwrite),
        .paddr          (paddr),
        .pwdata         (pwdata),
        .prdata         (prdata),
        .pready         (pready),
        .pslverr        (pslverr),
        
        // Register outputs
        .reg_ctrl0      (reg_ctrl0),
        .reg_ctrl1      (reg_ctrl1),
        .reg_ctrl2      (reg_ctrl2),
        .reg_ctrl3      (reg_ctrl3),
        .reg_timing0    (reg_timing0),
        .reg_timing1    (reg_timing1),
        .reg_ecc_cfg    (reg_ecc_cfg),
        .reg_lp_cfg     (reg_lp_cfg),
        
        // Status inputs
        .reg_status     (reg_status),
        .training_done  (training_done),
        .training_error (training_error),
        .lp_state       (lp_state[0]),
        .refresh_pending(refresh_pending)
    );
    
    //========================================================================
    // Command Scheduler
    //========================================================================
    
    lpddr5c_cmd_scheduler #(
        .ADDR_WIDTH     (ADDR_WIDTH),
        .NUM_CHANNELS   (NUM_CHANNELS),
        .NUM_BANKS      (NUM_BANKS),
        .NUM_BANK_GROUPS(NUM_BANK_GROUPS),
        .ROW_WIDTH      (ROW_WIDTH),
        .COL_WIDTH      (COL_WIDTH)
    ) u_cmd_scheduler (
        .clk            (clk),
        .rst_n          (rst_n),
        
        // Configuration
        .timing_params  (reg_timing0),
        .sched_policy   (reg_ctrl0[3:0]),
        
        // Command input
        .cmd_addr       (cmd_addr),
        .cmd_type       (cmd_type),
        .cmd_valid      (cmd_valid),
        .cmd_ready      (cmd_ready),
        .cmd_id         (cmd_id),
        
        // Refresh interface
        .refresh_req    (refresh_pending),
        .refresh_ack    (),
        
        // Bank state
        .bank_active    (bank_active),
        .row_open       (row_open),
        .open_row       (open_row),
        
        // DFI command output
        .dfi_cs_n       (dfi_cs_n),
        .dfi_cke        (dfi_cke),
        .dfi_ca         (dfi_ca),
        .dfi_rw         (dfi_rw)
    );
    
    //========================================================================
    // Read/Write Data Path
    //========================================================================
    
    lpddr5c_data_path #(
    .DATA_WIDTH      (DATA_WIDTH),
    .DFI_DATA_WIDTH  (DFI_DATA_WIDTH),
    .NUM_CHANNELS    (NUM_CHANNELS),
    .FIFO_DEPTH      (8),
    .ECC_ENABLE      (ECC_ENABLE)
) u_data_path (
    .sys_clk          (clk),
    .sys_rst_n        (rst_n),
    .phy_clk          (phy_clk),
    .phy_rst_n        (rst_n),

    //====================================================================
    // AXI Read interface
    // Existing internal port names remain axi_*
    // Top-level interface is s_axi_*
    //====================================================================
    .axi_rvalid       (s_axi_rvalid),
    .axi_rready       (s_axi_rready),
    .axi_rdata        (s_axi_rdata),
    .axi_rresp        (s_axi_rresp),
    .axi_rlast        (s_axi_rlast),

    //====================================================================
    // AXI Write interface
    //====================================================================
    .axi_wvalid       (s_axi_wvalid),
    .axi_wready       (s_axi_wready),
    .axi_wdata        (s_axi_wdata),
    .axi_wstrb        (s_axi_wstrb),
    .axi_wlast        (s_axi_wlast),

    //====================================================================
    // DFI interface
    //====================================================================
    .dfi_rddata       (dfi_rddata),
    .dfi_rddata_valid (dfi_rddata_valid),
    .dfi_wrdata       (dfi_wrdata),
    .dfi_wrdata_mask  (dfi_wrdata_mask),
    .dfi_wrdata_en    (dfi_wrdata_en),

    //====================================================================
    // ECC signals -- unchanged
    //====================================================================
    .ecc_cfg          (reg_ecc_cfg),
    .ecc_err_detected (ecc_err_detected),
    .ecc_err_corrected(ecc_err_corrected),

    //====================================================================
    // FIFO status -- unchanged
    //====================================================================
    .rd_fifo_empty    (),
    .rd_fifo_full     (),
    .wr_fifo_empty    (),
    .wr_fifo_full     ()
);
    
    //========================================================================
    // Training Control
    //========================================================================
    
    lpddr5c_training_ctrl #(
        .NUM_CHANNELS   (NUM_CHANNELS),
        .DQ_WIDTH       (DQ_WIDTH),
        .CA_WIDTH       (CA_WIDTH)
    ) u_training_ctrl (
        .clk            (clk),
        .rst_n          (rst_n),
        
        // Control
        .train_start    (reg_ctrl0[4]),
        .train_mode     (reg_ctrl0[7:5]),
        .train_done     (training_done),
        .train_error    (training_error),
        
        // DFI training interface
        .dfi_phymstr_req(dfi_phymstr_req),
        .dfi_phymstr_ack(dfi_phymstr_ack),
        .dfi_phymstr_cs (dfi_phymstr_cs),
        .dfi_rdlvl_req  (dfi_rdlvl_req),
        .dfi_rdlvl_en   (dfi_rdlvl_en),
        .dfi_wrlvl_req  (dfi_wrlvl_req),
        .dfi_wrlvl_en   (dfi_wrlvl_en),
        
        // Training results
        .ca_training_result(ca_training_result),
        .rd_gate_training_result(rd_gate_training_result),
        .rd_dq_training_result(rd_dq_training_result),
        .wr_dq_training_result(wr_dq_training_result)
    );
    
    //========================================================================
    // Low Power Management
    //========================================================================
    
    lpddr5c_lp_mgmt #(
        .NUM_CHANNELS   (NUM_CHANNELS)
    ) u_lp_mgmt (
        .clk            (clk),
        .rst_n          (rst_n),
        
        // Configuration
        .lp_cfg         (reg_lp_cfg),
        
        // Control
        .lp_req_pd      (lp_req_pd),
        .lp_req_sr      (lp_req_sr),
        .lp_req_ds      (lp_req_ds),
        .lp_ack         (lp_ack),
        .lp_state       (lp_state[0]),
        
        // Status
        .idle_count     (),
        .sr_entry_count (),
        .pd_entry_count ()
    );
    
    //========================================================================
    // Refresh Control
    //========================================================================
    
    lpddr5c_refresh_ctrl u_refresh_ctrl (
        .clk            (clk),
        .rst_n          (rst_n),
        
        // Configuration
        .trefi          (reg_timing0[15:0]),
        .trfc           (reg_timing0[31:16]),
        
        // Control
        .refresh_en     (reg_ctrl0[8]),
        .refresh_pending(refresh_pending),
        .refresh_urgent (refresh_urgent),
        
        // Status
        .refresh_counter(refresh_counter),
        .refresh_row_addr(refresh_row_addr)
    );
    
    //========================================================================
    // ECC & Parity Generation/Check
    //========================================================================
    
    generate
        if (ECC_ENABLE) begin : gen_ecc
            lpddr5c_ecc u_ecc (
                .clk            (clk),
                .rst_n          (rst_n),
                
                .ecc_en         (reg_ecc_cfg[0]),
                .data_in        (),
                .data_out       (),
                .ecc_in         (),
                .ecc_out        (),
                
                .err_detected   (ecc_err_detected),
                .err_corrected  (ecc_err_corrected),
                .err_location   ()
            );
        end
    endgenerate
    
    //========================================================================
    // Interrupt Aggregation
    //========================================================================
    
    assign intr_status[0] = training_done;
    assign intr_status[1] = training_error;
    assign intr_status[2] = refresh_urgent;
    assign intr_status[3] = ecc_err_detected;
    assign intr_status[4] = |pslverr;  // APB error
    assign intr_status[5] = 1'b0;  // Reserved
    assign intr_status[6] = 1'b0;  // Reserved
    assign intr_status[7] = 1'b0;  // Reserved
    
    assign intr_init_done   = training_done;
    assign intr_refresh_err = refresh_urgent;
    assign intr_ecc_err     = ecc_err_detected;
    assign intr_training_err= training_error;
    assign intr_parity_err  = 1'b0;  // TODO: Connect parity error
    
    //========================================================================
    // Debug Bus
    //========================================================================
    
    assign debug_bus = {
        training_done,
        training_error,
        refresh_pending,
        ecc_err_detected,
        lp_state[0],
        3'b0,
        refresh_counter[7:0]
    };

endmodule // lpddr5c_top










