<html>
<head>
   <meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>
   xwdtps_hw.h File Reference
</title>
<link href="$DriverApiDocsCssPath" rel="stylesheet" type="text/css">
</head>
<h3 class="PageHeader">Xilinx Processor IP Library</h3>
<hl>Software Drivers</hl>
<hr class="whs1">
<!-- Generated by Doxygen 1.4.5 -->
<div class="tabs">
  <ul>
    <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
    <li><a href="annotated.html"><span>Classes</span></a></li>
    <li id="current"><a href="files.html"><span>Files</span></a></li>
  </ul></div>
<div class="tabs">
  <ul>
    <li><a href="files.html"><span>File&nbsp;List</span></a></li>
    <li><a href="globals.html"><span>File&nbsp;Members</span></a></li>
  </ul></div>
<h1>xwdtps_hw.h File Reference</h1><hr><a name="_details"></a><h2>Detailed Description</h2>
This file contains the hardware interface to the System Watch Dog Timer (WDT).<p>
<pre>
 MODIFICATION HISTORY:</pre><p>
<pre> Ver   Who    Date     Changes
 ----- ------ -------- ---------------------------------------------
 1.00a ecm/jz 01/15/10 First release
 1.02a  sg    07/15/12 Removed defines related to  External Signal
			Length functionality for CR 658287
 </pre> 
<p>
<code>#include &quot;xil_types.h&quot;</code><br>
<code>#include &quot;xil_assert.h&quot;</code><br>
<code>#include &quot;xil_io.h&quot;</code><br>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Register Map</h2></td></tr>
<tr><td colspan="2">Offsets of registers from the start of the device <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xwdtps__hw_8h.html#50f9fe7dec3bb430bcc56a0637609afd">XWDTPS_ZMR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xwdtps__hw_8h.html#dd11c43e170cbe322d9495baaee34167">XWDTPS_CCR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xwdtps__hw_8h.html#c8389c3eb1e4eee1fc2947de4d54567e">XWDTPS_RESTART_OFFSET</a>&nbsp;&nbsp;&nbsp;0x8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xwdtps__hw_8h.html#984e8633a9263f5608bfe1d77d3594c1">XWDTPS_SR_OFFSET</a>&nbsp;&nbsp;&nbsp;0xC</td></tr>

<tr><td colspan="2"><br><h2>Zero Mode Register</h2></td></tr>
<tr><td colspan="2">This register controls how the time out is indicated and also contains the access code (0xABC) to allow writes to the register <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xwdtps__hw_8h.html#6a40d56d01ea3df4d0944307cf0f6751">XWDTPS_ZMR_WDEN_MASK</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xwdtps__hw_8h.html#c724e318fe4d3d1856a821793e8cb022">XWDTPS_ZMR_RSTEN_MASK</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xwdtps__hw_8h.html#cb5412386faaf4239509157212e9c020">XWDTPS_ZMR_IRQEN_MASK</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xwdtps__hw_8h.html#ce9f33bf4eda00a6d98c7d477b904c2a">XWDTPS_ZMR_RSTLN_MASK</a>&nbsp;&nbsp;&nbsp;0x00000070</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xwdtps__hw_8h.html#b3a8da77f3e8190f11ab504a99c067f4">XWDTPS_ZMR_RSTLN_SHIFT</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xwdtps__hw_8h.html#f167ed796c11bf5e9a6d917798b31f49">XWDTPS_ZMR_IRQLN_MASK</a>&nbsp;&nbsp;&nbsp;0x00000180</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xwdtps__hw_8h.html#ece95a2cc436ff5989b12ba326c918f0">XWDTPS_ZMR_IRQLN_SHIFT</a>&nbsp;&nbsp;&nbsp;7</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xwdtps__hw_8h.html#2a9e370cb8f01b778436ac9d7f88fbd1">XWDTPS_ZMR_ZKEY_MASK</a>&nbsp;&nbsp;&nbsp;0x00FFF000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xwdtps__hw_8h.html#96d0a81a0dbeca6907ad57d781ccbc3f">XWDTPS_ZMR_ZKEY_VAL</a>&nbsp;&nbsp;&nbsp;0x00ABC000</td></tr>

<tr><td colspan="2"><br><h2>Counter Control register</h2></td></tr>
<tr><td colspan="2">This register controls how fast the timer runs and the reset value and also contains the access code (0x248) to allow writes to the register <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xwdtps__hw_8h.html#d4b8e30f4063b44025f773bdd390e07e">XWDTPS_CCR_CLKSEL_MASK</a>&nbsp;&nbsp;&nbsp;0x00000003</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xwdtps__hw_8h.html#f828d29260819144bd0e35e271451fb7">XWDTPS_CCR_CRV_MASK</a>&nbsp;&nbsp;&nbsp;0x00003FFC</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xwdtps__hw_8h.html#e47ba50088c2e631666ddaeb20350db2">XWDTPS_CCR_CRV_SHIFT</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xwdtps__hw_8h.html#86413457e56113796ce88c5fb35e22c4">XWDTPS_CCR_CKEY_MASK</a>&nbsp;&nbsp;&nbsp;0x03FFC000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xwdtps__hw_8h.html#78374eb1c45577e654b028f0b9dd6b73">XWDTPS_CCR_CKEY_VAL</a>&nbsp;&nbsp;&nbsp;0x00920000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xwdtps__hw_8h.html#7249039579e11919cc47bf0ac143dc19">XWDTPS_CCR_PSCALE_0008</a>&nbsp;&nbsp;&nbsp;0x00000000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xwdtps__hw_8h.html#8ee17f350bcbd481d22ec960fe779258">XWDTPS_CCR_PSCALE_0064</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xwdtps__hw_8h.html#d752da69994c22be5cb1e9fcc5c52789">XWDTPS_CCR_PSCALE_0512</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xwdtps__hw_8h.html#77a7c6b5b6504a6179ee56bb9dc1f9bb">XWDTPS_CCR_PSCALE_4096</a>&nbsp;&nbsp;&nbsp;0x00000003</td></tr>

<tr><td colspan="2"><br><h2>Restart register</h2></td></tr>
<tr><td colspan="2">This register resets the timer preventing a timeout. Value is specific 0x1999 <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xwdtps__hw_8h.html#e1bcfa0ea26b5f7b3e8e6377aeee596a">XWDTPS_RESTART_KEY_VAL</a>&nbsp;&nbsp;&nbsp;0x00001999</td></tr>

<tr><td colspan="2"><br><h2>Status register</h2></td></tr>
<tr><td colspan="2">This register indicates timer reached zero count. <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xwdtps__hw_8h.html#7dfbc7df89b3a12e4b00e3e9459f92e0">XWDTPS_SR_WDZ_MASK</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td colspan="2"><br><h2>Defines</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xwdtps__hw_8h.html#c252aa7b46458daf4181cf703ad868e0">XWdtPs_ReadReg</a>(BaseAddress, RegOffset)&nbsp;&nbsp;&nbsp;Xil_In32((BaseAddress) + (RegOffset))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xwdtps__hw_8h.html#b6c4c63cfa660cab794f8f42c259fc32">XWdtPs_WriteReg</a>(BaseAddress, RegOffset, Data)&nbsp;&nbsp;&nbsp;Xil_Out32((BaseAddress) + (RegOffset), (Data))</td></tr>

</table>
<hr><h2>Define Documentation</h2>
<a class="anchor" name="86413457e56113796ce88c5fb35e22c4"></a><!-- doxytag: member="xwdtps_hw.h::XWDTPS_CCR_CKEY_MASK" ref="86413457e56113796ce88c5fb35e22c4" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XWDTPS_CCR_CKEY_MASK&nbsp;&nbsp;&nbsp;0x03FFC000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
mask for writing access key     </td>
  </tr>
</table>
<a class="anchor" name="78374eb1c45577e654b028f0b9dd6b73"></a><!-- doxytag: member="xwdtps_hw.h::XWDTPS_CCR_CKEY_VAL" ref="78374eb1c45577e654b028f0b9dd6b73" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XWDTPS_CCR_CKEY_VAL&nbsp;&nbsp;&nbsp;0x00920000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
access key, 0x248 &lt;&lt; 14     </td>
  </tr>
</table>
<a class="anchor" name="d4b8e30f4063b44025f773bdd390e07e"></a><!-- doxytag: member="xwdtps_hw.h::XWDTPS_CCR_CLKSEL_MASK" ref="d4b8e30f4063b44025f773bdd390e07e" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XWDTPS_CCR_CLKSEL_MASK&nbsp;&nbsp;&nbsp;0x00000003          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
counter clock prescale     </td>
  </tr>
</table>
<a class="anchor" name="f828d29260819144bd0e35e271451fb7"></a><!-- doxytag: member="xwdtps_hw.h::XWDTPS_CCR_CRV_MASK" ref="f828d29260819144bd0e35e271451fb7" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XWDTPS_CCR_CRV_MASK&nbsp;&nbsp;&nbsp;0x00003FFC          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
counter reset value     </td>
  </tr>
</table>
<a class="anchor" name="e47ba50088c2e631666ddaeb20350db2"></a><!-- doxytag: member="xwdtps_hw.h::XWDTPS_CCR_CRV_SHIFT" ref="e47ba50088c2e631666ddaeb20350db2" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XWDTPS_CCR_CRV_SHIFT&nbsp;&nbsp;&nbsp;2          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
shift for writing value     </td>
  </tr>
</table>
<a class="anchor" name="dd11c43e170cbe322d9495baaee34167"></a><!-- doxytag: member="xwdtps_hw.h::XWDTPS_CCR_OFFSET" ref="dd11c43e170cbe322d9495baaee34167" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XWDTPS_CCR_OFFSET&nbsp;&nbsp;&nbsp;0x4          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Counter Control Register     </td>
  </tr>
</table>
<a class="anchor" name="7249039579e11919cc47bf0ac143dc19"></a><!-- doxytag: member="xwdtps_hw.h::XWDTPS_CCR_PSCALE_0008" ref="7249039579e11919cc47bf0ac143dc19" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XWDTPS_CCR_PSCALE_0008&nbsp;&nbsp;&nbsp;0x00000000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
divide clock by 8     </td>
  </tr>
</table>
<a class="anchor" name="8ee17f350bcbd481d22ec960fe779258"></a><!-- doxytag: member="xwdtps_hw.h::XWDTPS_CCR_PSCALE_0064" ref="8ee17f350bcbd481d22ec960fe779258" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XWDTPS_CCR_PSCALE_0064&nbsp;&nbsp;&nbsp;0x00000001          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
divide clock by 64     </td>
  </tr>
</table>
<a class="anchor" name="d752da69994c22be5cb1e9fcc5c52789"></a><!-- doxytag: member="xwdtps_hw.h::XWDTPS_CCR_PSCALE_0512" ref="d752da69994c22be5cb1e9fcc5c52789" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XWDTPS_CCR_PSCALE_0512&nbsp;&nbsp;&nbsp;0x00000002          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
divide clock by 512     </td>
  </tr>
</table>
<a class="anchor" name="77a7c6b5b6504a6179ee56bb9dc1f9bb"></a><!-- doxytag: member="xwdtps_hw.h::XWDTPS_CCR_PSCALE_4096" ref="77a7c6b5b6504a6179ee56bb9dc1f9bb" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XWDTPS_CCR_PSCALE_4096&nbsp;&nbsp;&nbsp;0x00000003          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
divide clock by 4096     </td>
  </tr>
</table>
<a class="anchor" name="c252aa7b46458daf4181cf703ad868e0"></a><!-- doxytag: member="xwdtps_hw.h::XWdtPs_ReadReg" ref="c252aa7b46458daf4181cf703ad868e0" args="(BaseAddress, RegOffset)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XWdtPs_ReadReg          </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">BaseAddress,         <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>RegOffset&nbsp;</td>
          <td class="mdname1" valign="top" nowrap>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap>&nbsp;&nbsp;&nbsp;Xil_In32((BaseAddress) + (RegOffset))</td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Read the given register.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>is the base address of the device </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>RegOffset</em>&nbsp;</td><td>is the register offset to be read</td></tr>
  </table>
</dl>
<dl compact><dt><b>Returns:</b></dt><dd>The 32-bit value of the register</dd></dl>
<dl compact><dt><b>Note:</b></dt><dd>C-style signature: u32 <a class="el" href="xwdtps__hw_8h.html#c252aa7b46458daf4181cf703ad868e0">XWdtPs_ReadReg(u32 BaseAddress, u32 RegOffset)</a> </dd></dl>
    </td>
  </tr>
</table>
<a class="anchor" name="e1bcfa0ea26b5f7b3e8e6377aeee596a"></a><!-- doxytag: member="xwdtps_hw.h::XWDTPS_RESTART_KEY_VAL" ref="e1bcfa0ea26b5f7b3e8e6377aeee596a" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XWDTPS_RESTART_KEY_VAL&nbsp;&nbsp;&nbsp;0x00001999          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
valid key     </td>
  </tr>
</table>
<a class="anchor" name="c8389c3eb1e4eee1fc2947de4d54567e"></a><!-- doxytag: member="xwdtps_hw.h::XWDTPS_RESTART_OFFSET" ref="c8389c3eb1e4eee1fc2947de4d54567e" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XWDTPS_RESTART_OFFSET&nbsp;&nbsp;&nbsp;0x8          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Restart Register     </td>
  </tr>
</table>
<a class="anchor" name="984e8633a9263f5608bfe1d77d3594c1"></a><!-- doxytag: member="xwdtps_hw.h::XWDTPS_SR_OFFSET" ref="984e8633a9263f5608bfe1d77d3594c1" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XWDTPS_SR_OFFSET&nbsp;&nbsp;&nbsp;0xC          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Status Register     </td>
  </tr>
</table>
<a class="anchor" name="7dfbc7df89b3a12e4b00e3e9459f92e0"></a><!-- doxytag: member="xwdtps_hw.h::XWDTPS_SR_WDZ_MASK" ref="7dfbc7df89b3a12e4b00e3e9459f92e0" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XWDTPS_SR_WDZ_MASK&nbsp;&nbsp;&nbsp;0x00000001          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
time out occurred     </td>
  </tr>
</table>
<a class="anchor" name="b6c4c63cfa660cab794f8f42c259fc32"></a><!-- doxytag: member="xwdtps_hw.h::XWdtPs_WriteReg" ref="b6c4c63cfa660cab794f8f42c259fc32" args="(BaseAddress, RegOffset, Data)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XWdtPs_WriteReg          </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">BaseAddress,         <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>RegOffset,         <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>Data&nbsp;</td>
          <td class="mdname1" valign="top" nowrap>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap>&nbsp;&nbsp;&nbsp;Xil_Out32((BaseAddress) + (RegOffset), (Data))</td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Write the given register.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>is the base address of the device </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>RegOffset</em>&nbsp;</td><td>is the register offset to be written </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>Data</em>&nbsp;</td><td>is the 32-bit value to write to the register</td></tr>
  </table>
</dl>
<dl compact><dt><b>Returns:</b></dt><dd>None.</dd></dl>
<dl compact><dt><b>Note:</b></dt><dd>C-style signature: void <a class="el" href="xwdtps__hw_8h.html#b6c4c63cfa660cab794f8f42c259fc32">XWdtPs_WriteReg(u32 BaseAddress, u32 RegOffset, u32 Data)</a> </dd></dl>
    </td>
  </tr>
</table>
<a class="anchor" name="cb5412386faaf4239509157212e9c020"></a><!-- doxytag: member="xwdtps_hw.h::XWDTPS_ZMR_IRQEN_MASK" ref="cb5412386faaf4239509157212e9c020" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XWDTPS_ZMR_IRQEN_MASK&nbsp;&nbsp;&nbsp;0x00000004          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
enable the IRQ output     </td>
  </tr>
</table>
<a class="anchor" name="f167ed796c11bf5e9a6d917798b31f49"></a><!-- doxytag: member="xwdtps_hw.h::XWDTPS_ZMR_IRQLN_MASK" ref="f167ed796c11bf5e9a6d917798b31f49" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XWDTPS_ZMR_IRQLN_MASK&nbsp;&nbsp;&nbsp;0x00000180          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
set length of interrupt pulse     </td>
  </tr>
</table>
<a class="anchor" name="ece95a2cc436ff5989b12ba326c918f0"></a><!-- doxytag: member="xwdtps_hw.h::XWDTPS_ZMR_IRQLN_SHIFT" ref="ece95a2cc436ff5989b12ba326c918f0" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XWDTPS_ZMR_IRQLN_SHIFT&nbsp;&nbsp;&nbsp;7          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
shift for interrupt pulse     </td>
  </tr>
</table>
<a class="anchor" name="50f9fe7dec3bb430bcc56a0637609afd"></a><!-- doxytag: member="xwdtps_hw.h::XWDTPS_ZMR_OFFSET" ref="50f9fe7dec3bb430bcc56a0637609afd" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XWDTPS_ZMR_OFFSET&nbsp;&nbsp;&nbsp;0x0          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Zero Mode Register     </td>
  </tr>
</table>
<a class="anchor" name="c724e318fe4d3d1856a821793e8cb022"></a><!-- doxytag: member="xwdtps_hw.h::XWDTPS_ZMR_RSTEN_MASK" ref="c724e318fe4d3d1856a821793e8cb022" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XWDTPS_ZMR_RSTEN_MASK&nbsp;&nbsp;&nbsp;0x00000002          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
enable the reset output     </td>
  </tr>
</table>
<a class="anchor" name="ce9f33bf4eda00a6d98c7d477b904c2a"></a><!-- doxytag: member="xwdtps_hw.h::XWDTPS_ZMR_RSTLN_MASK" ref="ce9f33bf4eda00a6d98c7d477b904c2a" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XWDTPS_ZMR_RSTLN_MASK&nbsp;&nbsp;&nbsp;0x00000070          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
set length of reset pulse     </td>
  </tr>
</table>
<a class="anchor" name="b3a8da77f3e8190f11ab504a99c067f4"></a><!-- doxytag: member="xwdtps_hw.h::XWDTPS_ZMR_RSTLN_SHIFT" ref="b3a8da77f3e8190f11ab504a99c067f4" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XWDTPS_ZMR_RSTLN_SHIFT&nbsp;&nbsp;&nbsp;4          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
shift for reset pulse     </td>
  </tr>
</table>
<a class="anchor" name="6a40d56d01ea3df4d0944307cf0f6751"></a><!-- doxytag: member="xwdtps_hw.h::XWDTPS_ZMR_WDEN_MASK" ref="6a40d56d01ea3df4d0944307cf0f6751" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XWDTPS_ZMR_WDEN_MASK&nbsp;&nbsp;&nbsp;0x00000001          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
enable the WDT     </td>
  </tr>
</table>
<a class="anchor" name="2a9e370cb8f01b778436ac9d7f88fbd1"></a><!-- doxytag: member="xwdtps_hw.h::XWDTPS_ZMR_ZKEY_MASK" ref="2a9e370cb8f01b778436ac9d7f88fbd1" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XWDTPS_ZMR_ZKEY_MASK&nbsp;&nbsp;&nbsp;0x00FFF000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
mask for writing access key     </td>
  </tr>
</table>
<a class="anchor" name="96d0a81a0dbeca6907ad57d781ccbc3f"></a><!-- doxytag: member="xwdtps_hw.h::XWDTPS_ZMR_ZKEY_VAL" ref="96d0a81a0dbeca6907ad57d781ccbc3f" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XWDTPS_ZMR_ZKEY_VAL&nbsp;&nbsp;&nbsp;0x00ABC000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
access key, 0xABC &lt;&lt; 12     </td>
  </tr>
</table>
Copyright @ 1995-2014 Xilinx, Inc. All rights reserved. 
