<stg><name>convulution1</name>


<trans_list>

<trans id="693" from="1" to="2">
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="972" from="2" to="140">
<condition id="193">
<or_exp><and_exp><literal name="exitcond_flatten3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="973" from="2" to="3">
<condition id="331">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="835" from="3" to="4">
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="836" from="4" to="5">
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="837" from="5" to="6">
<condition id="196">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="838" from="6" to="7">
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="839" from="7" to="8">
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="840" from="8" to="9">
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="841" from="9" to="10">
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="842" from="10" to="11">
<condition id="201">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="843" from="11" to="12">
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="844" from="12" to="13">
<condition id="203">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="845" from="13" to="14">
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="846" from="14" to="15">
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="847" from="15" to="16">
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="848" from="16" to="17">
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="849" from="17" to="18">
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="850" from="18" to="19">
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="851" from="19" to="20">
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="852" from="20" to="21">
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="853" from="21" to="22">
<condition id="212">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="854" from="22" to="23">
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="855" from="23" to="24">
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="856" from="24" to="25">
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="857" from="25" to="26">
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="858" from="26" to="27">
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="859" from="27" to="28">
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="860" from="28" to="29">
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="861" from="29" to="30">
<condition id="220">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="862" from="30" to="31">
<condition id="221">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="863" from="31" to="32">
<condition id="222">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="864" from="32" to="33">
<condition id="223">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="865" from="33" to="34">
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="866" from="34" to="35">
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="867" from="35" to="36">
<condition id="226">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="868" from="36" to="37">
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="869" from="37" to="38">
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="870" from="38" to="39">
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="871" from="39" to="40">
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="872" from="40" to="41">
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="873" from="41" to="42">
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="874" from="42" to="43">
<condition id="233">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="875" from="43" to="44">
<condition id="234">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="876" from="44" to="45">
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="877" from="45" to="46">
<condition id="236">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="878" from="46" to="47">
<condition id="237">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="879" from="47" to="48">
<condition id="238">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="880" from="48" to="49">
<condition id="239">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="881" from="49" to="50">
<condition id="240">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="882" from="50" to="51">
<condition id="241">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="883" from="51" to="52">
<condition id="242">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="884" from="52" to="53">
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="885" from="53" to="54">
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="886" from="54" to="55">
<condition id="245">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="887" from="55" to="56">
<condition id="246">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="888" from="56" to="57">
<condition id="247">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="889" from="57" to="58">
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="890" from="58" to="59">
<condition id="249">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="891" from="59" to="60">
<condition id="250">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="892" from="60" to="61">
<condition id="251">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="893" from="61" to="62">
<condition id="252">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="894" from="62" to="63">
<condition id="253">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="895" from="63" to="64">
<condition id="254">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="896" from="64" to="65">
<condition id="255">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="897" from="65" to="66">
<condition id="256">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="898" from="66" to="67">
<condition id="257">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="899" from="67" to="68">
<condition id="258">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="900" from="68" to="69">
<condition id="259">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="901" from="69" to="70">
<condition id="260">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="902" from="70" to="71">
<condition id="261">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="903" from="71" to="72">
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="904" from="72" to="73">
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="905" from="73" to="74">
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="906" from="74" to="75">
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="907" from="75" to="76">
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="908" from="76" to="77">
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="909" from="77" to="78">
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="910" from="78" to="79">
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="911" from="79" to="80">
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="912" from="80" to="81">
<condition id="271">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="913" from="81" to="82">
<condition id="272">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="914" from="82" to="83">
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="915" from="83" to="84">
<condition id="274">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="916" from="84" to="85">
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="917" from="85" to="86">
<condition id="276">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="918" from="86" to="87">
<condition id="277">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="919" from="87" to="88">
<condition id="278">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="920" from="88" to="89">
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="921" from="89" to="90">
<condition id="280">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="922" from="90" to="91">
<condition id="281">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="923" from="91" to="92">
<condition id="282">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="924" from="92" to="93">
<condition id="283">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="925" from="93" to="94">
<condition id="284">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="926" from="94" to="95">
<condition id="285">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="927" from="95" to="96">
<condition id="286">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="928" from="96" to="97">
<condition id="287">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="929" from="97" to="98">
<condition id="288">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="930" from="98" to="99">
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="931" from="99" to="100">
<condition id="290">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="932" from="100" to="101">
<condition id="291">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="933" from="101" to="102">
<condition id="292">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="934" from="102" to="103">
<condition id="293">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="935" from="103" to="104">
<condition id="294">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="936" from="104" to="105">
<condition id="295">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="937" from="105" to="106">
<condition id="296">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="938" from="106" to="107">
<condition id="297">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="939" from="107" to="108">
<condition id="298">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="940" from="108" to="109">
<condition id="299">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="941" from="109" to="110">
<condition id="300">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="942" from="110" to="111">
<condition id="301">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="943" from="111" to="112">
<condition id="302">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="944" from="112" to="113">
<condition id="303">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="945" from="113" to="114">
<condition id="304">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="946" from="114" to="115">
<condition id="305">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="947" from="115" to="116">
<condition id="306">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="948" from="116" to="117">
<condition id="307">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="949" from="117" to="118">
<condition id="308">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="950" from="118" to="119">
<condition id="309">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="951" from="119" to="120">
<condition id="310">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="952" from="120" to="121">
<condition id="311">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="953" from="121" to="122">
<condition id="312">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="954" from="122" to="123">
<condition id="313">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="955" from="123" to="124">
<condition id="314">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="956" from="124" to="125">
<condition id="315">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="957" from="125" to="126">
<condition id="316">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="958" from="126" to="127">
<condition id="317">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="959" from="127" to="128">
<condition id="318">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="960" from="128" to="129">
<condition id="319">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="961" from="129" to="130">
<condition id="320">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="962" from="130" to="131">
<condition id="321">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="963" from="131" to="132">
<condition id="322">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="964" from="132" to="133">
<condition id="323">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="965" from="133" to="134">
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="966" from="134" to="135">
<condition id="325">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="967" from="135" to="136">
<condition id="326">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="968" from="136" to="137">
<condition id="327">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="969" from="137" to="138">
<condition id="328">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="970" from="138" to="139">
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="971" from="139" to="2">
<condition id="330">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %.preheader5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="142" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
.preheader5:0  %indvar_flatten3 = phi i13 [ 0, %0 ], [ %indvar_flatten_next3, %.preheader6.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten3"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader5:1  %co = phi i3 [ 0, %0 ], [ %tmp_mid2_v, %.preheader6.preheader ]

]]></Node>
<StgValue><ssdm name="co"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
.preheader5:2  %indvar_flatten = phi i10 [ 0, %0 ], [ %indvar_flatten_next, %.preheader6.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader5:3  %h = phi i5 [ 0, %0 ], [ %tmp_mid2_58, %.preheader6.preheader ]

]]></Node>
<StgValue><ssdm name="h"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader5:4  %w = phi i5 [ 0, %0 ], [ %w_3, %.preheader6.preheader ]

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader5:5  %exitcond_flatten3 = icmp eq i13 %indvar_flatten3, -3488

]]></Node>
<StgValue><ssdm name="exitcond_flatten3"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader5:6  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4704, i64 4704, i64 4704)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader5:7  %indvar_flatten_next3 = add i13 %indvar_flatten3, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next3"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader5:8  br i1 %exitcond_flatten3, label %1, label %.preheader6.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader6.preheader:0  %co_1 = add i3 1, %co

]]></Node>
<StgValue><ssdm name="co_1"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader6.preheader:1  %exitcond_flatten = icmp eq i10 %indvar_flatten, -240

]]></Node>
<StgValue><ssdm name="exitcond_flatten"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader6.preheader:3  %tmp_mid2_v = select i1 %exitcond_flatten, i3 %co_1, i3 %co

]]></Node>
<StgValue><ssdm name="tmp_mid2_v"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="9" op_0_bw="3">
<![CDATA[
.preheader6.preheader:5  %tmp_mid2_cast = zext i3 %tmp_mid2_v to i9

]]></Node>
<StgValue><ssdm name="tmp_mid2_cast"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader6.preheader:6  %tmp = mul i9 25, %tmp_mid2_cast

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="9">
<![CDATA[
.preheader6.preheader:7  %tmp_62 = trunc i9 %tmp to i8

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader6.preheader:88  %not_exitcond_flatten = xor i1 %exitcond_flatten, true

]]></Node>
<StgValue><ssdm name="not_exitcond_flatten"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader6.preheader:89  %exitcond = icmp eq i5 %w, -4

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader6.preheader:90  %exitcond2_mid = and i1 %exitcond, %not_exitcond_flatten

]]></Node>
<StgValue><ssdm name="exitcond2_mid"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader6.preheader:92  %tmp_88 = or i1 %exitcond2_mid, %exitcond_flatten

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader6.preheader:93  %w_mid2 = select i1 %tmp_88, i5 0, i5 %w

]]></Node>
<StgValue><ssdm name="w_mid2"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader6.preheader:308  %indvar_flatten_op = add i10 1, %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_op"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="163" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader6.preheader:2  %h_mid = select i1 %exitcond_flatten, i5 0, i5 %h

]]></Node>
<StgValue><ssdm name="h_mid"/></StgValue>
</operation>

<operation id="164" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="9">
<![CDATA[
.preheader6.preheader:8  %tmp_cast = zext i9 %tmp to i64

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="165" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader6.preheader:9  %weights_0_addr = getelementptr [150 x float]* %weights_0, i64 0, i64 %tmp_cast

]]></Node>
<StgValue><ssdm name="weights_0_addr"/></StgValue>
</operation>

<operation id="166" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader6.preheader:10  %tmp_s = add i8 1, %tmp_62

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="167" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="8">
<![CDATA[
.preheader6.preheader:11  %tmp_99_cast = zext i8 %tmp_s to i64

]]></Node>
<StgValue><ssdm name="tmp_99_cast"/></StgValue>
</operation>

<operation id="168" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader6.preheader:12  %weights_0_addr_1 = getelementptr [150 x float]* %weights_0, i64 0, i64 %tmp_99_cast

]]></Node>
<StgValue><ssdm name="weights_0_addr_1"/></StgValue>
</operation>

<operation id="169" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="332">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="exitcond2_mid" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader6.preheader:91  %h_3_dup = add i5 1, %h_mid

]]></Node>
<StgValue><ssdm name="h_3_dup"/></StgValue>
</operation>

<operation id="170" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader6.preheader:94  %tmp_mid2_58 = select i1 %exitcond2_mid, i5 %h_3_dup, i5 %h_mid

]]></Node>
<StgValue><ssdm name="tmp_mid2_58"/></StgValue>
</operation>

<operation id="171" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="8">
<![CDATA[
.preheader6.preheader:119  %weights_0_load = load float* %weights_0_addr, align 4

]]></Node>
<StgValue><ssdm name="weights_0_load"/></StgValue>
</operation>

<operation id="172" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader6.preheader:121  %tmp_101 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_mid2_58, i5 %w_mid2)

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="173" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="10">
<![CDATA[
.preheader6.preheader:122  %tmp_102 = zext i10 %tmp_101 to i64

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="174" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader6.preheader:123  %input_0_addr = getelementptr [1024 x float]* %input_0, i64 0, i64 %tmp_102

]]></Node>
<StgValue><ssdm name="input_0_addr"/></StgValue>
</operation>

<operation id="175" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="10">
<![CDATA[
.preheader6.preheader:139  %input_0_load = load float* %input_0_addr, align 4

]]></Node>
<StgValue><ssdm name="input_0_load"/></StgValue>
</operation>

<operation id="176" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="8">
<![CDATA[
.preheader6.preheader:142  %weights_0_load_1 = load float* %weights_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="weights_0_load_1"/></StgValue>
</operation>

<operation id="177" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader6.preheader:143  %w_3 = add i5 1, %w_mid2

]]></Node>
<StgValue><ssdm name="w_3"/></StgValue>
</operation>

<operation id="178" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader6.preheader:144  %tmp_112 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_mid2_58, i5 %w_3)

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="179" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="10">
<![CDATA[
.preheader6.preheader:145  %tmp_113 = zext i10 %tmp_112 to i64

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="180" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader6.preheader:146  %input_0_addr_1 = getelementptr [1024 x float]* %input_0, i64 0, i64 %tmp_113

]]></Node>
<StgValue><ssdm name="input_0_addr_1"/></StgValue>
</operation>

<operation id="181" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="10">
<![CDATA[
.preheader6.preheader:159  %input_0_load_1 = load float* %input_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_0_load_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="182" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader6.preheader:13  %tmp_61 = add i8 2, %tmp_62

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="183" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="8">
<![CDATA[
.preheader6.preheader:14  %tmp_100_cast = zext i8 %tmp_61 to i64

]]></Node>
<StgValue><ssdm name="tmp_100_cast"/></StgValue>
</operation>

<operation id="184" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader6.preheader:15  %weights_0_addr_2 = getelementptr [150 x float]* %weights_0, i64 0, i64 %tmp_100_cast

]]></Node>
<StgValue><ssdm name="weights_0_addr_2"/></StgValue>
</operation>

<operation id="185" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader6.preheader:16  %tmp_63 = add i8 3, %tmp_62

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="186" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="8">
<![CDATA[
.preheader6.preheader:17  %tmp_101_cast = zext i8 %tmp_63 to i64

]]></Node>
<StgValue><ssdm name="tmp_101_cast"/></StgValue>
</operation>

<operation id="187" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader6.preheader:18  %weights_0_addr_3 = getelementptr [150 x float]* %weights_0, i64 0, i64 %tmp_101_cast

]]></Node>
<StgValue><ssdm name="weights_0_addr_3"/></StgValue>
</operation>

<operation id="188" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="8">
<![CDATA[
.preheader6.preheader:119  %weights_0_load = load float* %weights_0_addr, align 4

]]></Node>
<StgValue><ssdm name="weights_0_load"/></StgValue>
</operation>

<operation id="189" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="10">
<![CDATA[
.preheader6.preheader:139  %input_0_load = load float* %input_0_addr, align 4

]]></Node>
<StgValue><ssdm name="input_0_load"/></StgValue>
</operation>

<operation id="190" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="8">
<![CDATA[
.preheader6.preheader:142  %weights_0_load_1 = load float* %weights_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="weights_0_load_1"/></StgValue>
</operation>

<operation id="191" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="10">
<![CDATA[
.preheader6.preheader:159  %input_0_load_1 = load float* %input_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_0_load_1"/></StgValue>
</operation>

<operation id="192" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="8">
<![CDATA[
.preheader6.preheader:162  %weights_0_load_2 = load float* %weights_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="weights_0_load_2"/></StgValue>
</operation>

<operation id="193" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader6.preheader:163  %tmp_39_0_2 = add i5 2, %w_mid2

]]></Node>
<StgValue><ssdm name="tmp_39_0_2"/></StgValue>
</operation>

<operation id="194" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader6.preheader:164  %tmp_122 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_mid2_58, i5 %tmp_39_0_2)

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="195" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="64" op_0_bw="10">
<![CDATA[
.preheader6.preheader:165  %tmp_123 = zext i10 %tmp_122 to i64

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="196" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader6.preheader:166  %input_0_addr_2 = getelementptr [1024 x float]* %input_0, i64 0, i64 %tmp_123

]]></Node>
<StgValue><ssdm name="input_0_addr_2"/></StgValue>
</operation>

<operation id="197" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="10">
<![CDATA[
.preheader6.preheader:179  %input_0_load_2 = load float* %input_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_0_load_2"/></StgValue>
</operation>

<operation id="198" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="8">
<![CDATA[
.preheader6.preheader:182  %weights_0_load_3 = load float* %weights_0_addr_3, align 4

]]></Node>
<StgValue><ssdm name="weights_0_load_3"/></StgValue>
</operation>

<operation id="199" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader6.preheader:183  %tmp_39_0_3 = add i5 3, %w_mid2

]]></Node>
<StgValue><ssdm name="tmp_39_0_3"/></StgValue>
</operation>

<operation id="200" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader6.preheader:184  %tmp_132 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_mid2_58, i5 %tmp_39_0_3)

]]></Node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="201" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="64" op_0_bw="10">
<![CDATA[
.preheader6.preheader:185  %tmp_133 = zext i10 %tmp_132 to i64

]]></Node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="202" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader6.preheader:186  %input_0_addr_3 = getelementptr [1024 x float]* %input_0, i64 0, i64 %tmp_133

]]></Node>
<StgValue><ssdm name="input_0_addr_3"/></StgValue>
</operation>

<operation id="203" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="10">
<![CDATA[
.preheader6.preheader:199  %input_0_load_3 = load float* %input_0_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_0_load_3"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="204" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader6.preheader:19  %tmp_64 = add i8 4, %tmp_62

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="205" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="8">
<![CDATA[
.preheader6.preheader:20  %tmp_102_cast = zext i8 %tmp_64 to i64

]]></Node>
<StgValue><ssdm name="tmp_102_cast"/></StgValue>
</operation>

<operation id="206" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader6.preheader:21  %weights_0_addr_4 = getelementptr [150 x float]* %weights_0, i64 0, i64 %tmp_102_cast

]]></Node>
<StgValue><ssdm name="weights_0_addr_4"/></StgValue>
</operation>

<operation id="207" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader6.preheader:22  %tmp_65 = add i8 5, %tmp_62

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="208" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="8">
<![CDATA[
.preheader6.preheader:23  %tmp_103_cast = zext i8 %tmp_65 to i64

]]></Node>
<StgValue><ssdm name="tmp_103_cast"/></StgValue>
</operation>

<operation id="209" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader6.preheader:24  %weights_0_addr_5 = getelementptr [150 x float]* %weights_0, i64 0, i64 %tmp_103_cast

]]></Node>
<StgValue><ssdm name="weights_0_addr_5"/></StgValue>
</operation>

<operation id="210" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="exitcond2_mid" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader6.preheader:102  %h_3_mid1 = add i5 2, %h_mid

]]></Node>
<StgValue><ssdm name="h_3_mid1"/></StgValue>
</operation>

<operation id="211" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="exitcond_flatten" val="0"/>
<literal name="exitcond2_mid" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader6.preheader:103  %h_s = add i5 1, %h

]]></Node>
<StgValue><ssdm name="h_s"/></StgValue>
</operation>

<operation id="212" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="335">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="exitcond2_mid" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader6.preheader:104  %tmp_93 = select i1 %exitcond_flatten, i5 1, i5 %h_s

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="213" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader6.preheader:105  %tmp_94 = select i1 %exitcond2_mid, i5 %h_3_mid1, i5 %tmp_93

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="214" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader6.preheader:124  %tmp_103 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_94, i5 %w_mid2)

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="215" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="10">
<![CDATA[
.preheader6.preheader:125  %tmp_104 = zext i10 %tmp_103 to i64

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="216" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader6.preheader:126  %input_0_addr_5 = getelementptr [1024 x float]* %input_0, i64 0, i64 %tmp_104

]]></Node>
<StgValue><ssdm name="input_0_addr_5"/></StgValue>
</operation>

<operation id="217" st_id="5" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:140  %tmp_16 = fmul float %weights_0_load, %input_0_load

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="218" st_id="5" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:160  %tmp_41_0_1 = fmul float %weights_0_load_1, %input_0_load_1

]]></Node>
<StgValue><ssdm name="tmp_41_0_1"/></StgValue>
</operation>

<operation id="219" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="8">
<![CDATA[
.preheader6.preheader:162  %weights_0_load_2 = load float* %weights_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="weights_0_load_2"/></StgValue>
</operation>

<operation id="220" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="10">
<![CDATA[
.preheader6.preheader:179  %input_0_load_2 = load float* %input_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_0_load_2"/></StgValue>
</operation>

<operation id="221" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="8">
<![CDATA[
.preheader6.preheader:182  %weights_0_load_3 = load float* %weights_0_addr_3, align 4

]]></Node>
<StgValue><ssdm name="weights_0_load_3"/></StgValue>
</operation>

<operation id="222" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="10">
<![CDATA[
.preheader6.preheader:199  %input_0_load_3 = load float* %input_0_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_0_load_3"/></StgValue>
</operation>

<operation id="223" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="8">
<![CDATA[
.preheader6.preheader:202  %weights_0_load_4 = load float* %weights_0_addr_4, align 4

]]></Node>
<StgValue><ssdm name="weights_0_load_4"/></StgValue>
</operation>

<operation id="224" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader6.preheader:203  %tmp_39_0_4 = add i5 4, %w_mid2

]]></Node>
<StgValue><ssdm name="tmp_39_0_4"/></StgValue>
</operation>

<operation id="225" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader6.preheader:204  %tmp_142 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_mid2_58, i5 %tmp_39_0_4)

]]></Node>
<StgValue><ssdm name="tmp_142"/></StgValue>
</operation>

<operation id="226" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="64" op_0_bw="10">
<![CDATA[
.preheader6.preheader:205  %tmp_143 = zext i10 %tmp_142 to i64

]]></Node>
<StgValue><ssdm name="tmp_143"/></StgValue>
</operation>

<operation id="227" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader6.preheader:206  %input_0_addr_4 = getelementptr [1024 x float]* %input_0, i64 0, i64 %tmp_143

]]></Node>
<StgValue><ssdm name="input_0_addr_4"/></StgValue>
</operation>

<operation id="228" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="10">
<![CDATA[
.preheader6.preheader:219  %input_0_load_4 = load float* %input_0_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_0_load_4"/></StgValue>
</operation>

<operation id="229" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="8">
<![CDATA[
.preheader6.preheader:222  %weights_0_load_5 = load float* %weights_0_addr_5, align 4

]]></Node>
<StgValue><ssdm name="weights_0_load_5"/></StgValue>
</operation>

<operation id="230" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="10">
<![CDATA[
.preheader6.preheader:223  %input_0_load_5 = load float* %input_0_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_0_load_5"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="231" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader6.preheader:25  %tmp_66 = add i8 6, %tmp_62

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="232" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="8">
<![CDATA[
.preheader6.preheader:26  %tmp_104_cast = zext i8 %tmp_66 to i64

]]></Node>
<StgValue><ssdm name="tmp_104_cast"/></StgValue>
</operation>

<operation id="233" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader6.preheader:27  %weights_0_addr_6 = getelementptr [150 x float]* %weights_0, i64 0, i64 %tmp_104_cast

]]></Node>
<StgValue><ssdm name="weights_0_addr_6"/></StgValue>
</operation>

<operation id="234" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader6.preheader:28  %tmp_67 = add i8 7, %tmp_62

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="235" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="8">
<![CDATA[
.preheader6.preheader:29  %tmp_105_cast = zext i8 %tmp_67 to i64

]]></Node>
<StgValue><ssdm name="tmp_105_cast"/></StgValue>
</operation>

<operation id="236" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader6.preheader:30  %weights_0_addr_7 = getelementptr [150 x float]* %weights_0, i64 0, i64 %tmp_105_cast

]]></Node>
<StgValue><ssdm name="weights_0_addr_7"/></StgValue>
</operation>

<operation id="237" st_id="6" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:140  %tmp_16 = fmul float %weights_0_load, %input_0_load

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="238" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader6.preheader:147  %tmp_114 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_94, i5 %w_3)

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="239" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="10">
<![CDATA[
.preheader6.preheader:148  %tmp_115 = zext i10 %tmp_114 to i64

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="240" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader6.preheader:149  %input_0_addr_6 = getelementptr [1024 x float]* %input_0, i64 0, i64 %tmp_115

]]></Node>
<StgValue><ssdm name="input_0_addr_6"/></StgValue>
</operation>

<operation id="241" st_id="6" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:160  %tmp_41_0_1 = fmul float %weights_0_load_1, %input_0_load_1

]]></Node>
<StgValue><ssdm name="tmp_41_0_1"/></StgValue>
</operation>

<operation id="242" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader6.preheader:167  %tmp_124 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_94, i5 %tmp_39_0_2)

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="243" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="64" op_0_bw="10">
<![CDATA[
.preheader6.preheader:168  %tmp_125 = zext i10 %tmp_124 to i64

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="244" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader6.preheader:169  %input_0_addr_7 = getelementptr [1024 x float]* %input_0, i64 0, i64 %tmp_125

]]></Node>
<StgValue><ssdm name="input_0_addr_7"/></StgValue>
</operation>

<operation id="245" st_id="6" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:180  %tmp_41_0_2 = fmul float %weights_0_load_2, %input_0_load_2

]]></Node>
<StgValue><ssdm name="tmp_41_0_2"/></StgValue>
</operation>

<operation id="246" st_id="6" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:200  %tmp_41_0_3 = fmul float %weights_0_load_3, %input_0_load_3

]]></Node>
<StgValue><ssdm name="tmp_41_0_3"/></StgValue>
</operation>

<operation id="247" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="8">
<![CDATA[
.preheader6.preheader:202  %weights_0_load_4 = load float* %weights_0_addr_4, align 4

]]></Node>
<StgValue><ssdm name="weights_0_load_4"/></StgValue>
</operation>

<operation id="248" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="10">
<![CDATA[
.preheader6.preheader:219  %input_0_load_4 = load float* %input_0_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_0_load_4"/></StgValue>
</operation>

<operation id="249" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="8">
<![CDATA[
.preheader6.preheader:222  %weights_0_load_5 = load float* %weights_0_addr_5, align 4

]]></Node>
<StgValue><ssdm name="weights_0_load_5"/></StgValue>
</operation>

<operation id="250" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="10">
<![CDATA[
.preheader6.preheader:223  %input_0_load_5 = load float* %input_0_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_0_load_5"/></StgValue>
</operation>

<operation id="251" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="8">
<![CDATA[
.preheader6.preheader:226  %weights_0_load_6 = load float* %weights_0_addr_6, align 4

]]></Node>
<StgValue><ssdm name="weights_0_load_6"/></StgValue>
</operation>

<operation id="252" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="10">
<![CDATA[
.preheader6.preheader:227  %input_0_load_6 = load float* %input_0_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_0_load_6"/></StgValue>
</operation>

<operation id="253" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="8">
<![CDATA[
.preheader6.preheader:230  %weights_0_load_7 = load float* %weights_0_addr_7, align 4

]]></Node>
<StgValue><ssdm name="weights_0_load_7"/></StgValue>
</operation>

<operation id="254" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="10">
<![CDATA[
.preheader6.preheader:231  %input_0_load_7 = load float* %input_0_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_0_load_7"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="255" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader6.preheader:31  %tmp_68 = add i8 8, %tmp_62

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="256" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="8">
<![CDATA[
.preheader6.preheader:32  %tmp_106_cast = zext i8 %tmp_68 to i64

]]></Node>
<StgValue><ssdm name="tmp_106_cast"/></StgValue>
</operation>

<operation id="257" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader6.preheader:33  %weights_0_addr_8 = getelementptr [150 x float]* %weights_0, i64 0, i64 %tmp_106_cast

]]></Node>
<StgValue><ssdm name="weights_0_addr_8"/></StgValue>
</operation>

<operation id="258" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader6.preheader:34  %tmp_69 = add i8 9, %tmp_62

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="259" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="8">
<![CDATA[
.preheader6.preheader:35  %tmp_107_cast = zext i8 %tmp_69 to i64

]]></Node>
<StgValue><ssdm name="tmp_107_cast"/></StgValue>
</operation>

<operation id="260" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader6.preheader:36  %weights_0_addr_9 = getelementptr [150 x float]* %weights_0, i64 0, i64 %tmp_107_cast

]]></Node>
<StgValue><ssdm name="weights_0_addr_9"/></StgValue>
</operation>

<operation id="261" st_id="7" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:140  %tmp_16 = fmul float %weights_0_load, %input_0_load

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="262" st_id="7" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:160  %tmp_41_0_1 = fmul float %weights_0_load_1, %input_0_load_1

]]></Node>
<StgValue><ssdm name="tmp_41_0_1"/></StgValue>
</operation>

<operation id="263" st_id="7" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:180  %tmp_41_0_2 = fmul float %weights_0_load_2, %input_0_load_2

]]></Node>
<StgValue><ssdm name="tmp_41_0_2"/></StgValue>
</operation>

<operation id="264" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader6.preheader:187  %tmp_134 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_94, i5 %tmp_39_0_3)

]]></Node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>

<operation id="265" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="64" op_0_bw="10">
<![CDATA[
.preheader6.preheader:188  %tmp_135 = zext i10 %tmp_134 to i64

]]></Node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="266" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader6.preheader:189  %input_0_addr_8 = getelementptr [1024 x float]* %input_0, i64 0, i64 %tmp_135

]]></Node>
<StgValue><ssdm name="input_0_addr_8"/></StgValue>
</operation>

<operation id="267" st_id="7" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:200  %tmp_41_0_3 = fmul float %weights_0_load_3, %input_0_load_3

]]></Node>
<StgValue><ssdm name="tmp_41_0_3"/></StgValue>
</operation>

<operation id="268" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader6.preheader:207  %tmp_144 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_94, i5 %tmp_39_0_4)

]]></Node>
<StgValue><ssdm name="tmp_144"/></StgValue>
</operation>

<operation id="269" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="64" op_0_bw="10">
<![CDATA[
.preheader6.preheader:208  %tmp_145 = zext i10 %tmp_144 to i64

]]></Node>
<StgValue><ssdm name="tmp_145"/></StgValue>
</operation>

<operation id="270" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader6.preheader:209  %input_0_addr_9 = getelementptr [1024 x float]* %input_0, i64 0, i64 %tmp_145

]]></Node>
<StgValue><ssdm name="input_0_addr_9"/></StgValue>
</operation>

<operation id="271" st_id="7" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:220  %tmp_41_0_4 = fmul float %weights_0_load_4, %input_0_load_4

]]></Node>
<StgValue><ssdm name="tmp_41_0_4"/></StgValue>
</operation>

<operation id="272" st_id="7" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:224  %tmp_41_1 = fmul float %weights_0_load_5, %input_0_load_5

]]></Node>
<StgValue><ssdm name="tmp_41_1"/></StgValue>
</operation>

<operation id="273" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="8">
<![CDATA[
.preheader6.preheader:226  %weights_0_load_6 = load float* %weights_0_addr_6, align 4

]]></Node>
<StgValue><ssdm name="weights_0_load_6"/></StgValue>
</operation>

<operation id="274" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="10">
<![CDATA[
.preheader6.preheader:227  %input_0_load_6 = load float* %input_0_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_0_load_6"/></StgValue>
</operation>

<operation id="275" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="8">
<![CDATA[
.preheader6.preheader:230  %weights_0_load_7 = load float* %weights_0_addr_7, align 4

]]></Node>
<StgValue><ssdm name="weights_0_load_7"/></StgValue>
</operation>

<operation id="276" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="10">
<![CDATA[
.preheader6.preheader:231  %input_0_load_7 = load float* %input_0_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_0_load_7"/></StgValue>
</operation>

<operation id="277" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="8">
<![CDATA[
.preheader6.preheader:234  %weights_0_load_8 = load float* %weights_0_addr_8, align 4

]]></Node>
<StgValue><ssdm name="weights_0_load_8"/></StgValue>
</operation>

<operation id="278" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="10">
<![CDATA[
.preheader6.preheader:235  %input_0_load_8 = load float* %input_0_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_0_load_8"/></StgValue>
</operation>

<operation id="279" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="8">
<![CDATA[
.preheader6.preheader:238  %weights_0_load_9 = load float* %weights_0_addr_9, align 4

]]></Node>
<StgValue><ssdm name="weights_0_load_9"/></StgValue>
</operation>

<operation id="280" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="10">
<![CDATA[
.preheader6.preheader:239  %input_0_load_9 = load float* %input_0_addr_9, align 4

]]></Node>
<StgValue><ssdm name="input_0_load_9"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="281" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader6.preheader:37  %tmp_70 = add i8 10, %tmp_62

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="282" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="8">
<![CDATA[
.preheader6.preheader:38  %tmp_108_cast = zext i8 %tmp_70 to i64

]]></Node>
<StgValue><ssdm name="tmp_108_cast"/></StgValue>
</operation>

<operation id="283" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader6.preheader:39  %weights_0_addr_10 = getelementptr [150 x float]* %weights_0, i64 0, i64 %tmp_108_cast

]]></Node>
<StgValue><ssdm name="weights_0_addr_10"/></StgValue>
</operation>

<operation id="284" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader6.preheader:40  %tmp_71 = add i8 11, %tmp_62

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="285" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="8">
<![CDATA[
.preheader6.preheader:41  %tmp_109_cast = zext i8 %tmp_71 to i64

]]></Node>
<StgValue><ssdm name="tmp_109_cast"/></StgValue>
</operation>

<operation id="286" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader6.preheader:42  %weights_0_addr_11 = getelementptr [150 x float]* %weights_0, i64 0, i64 %tmp_109_cast

]]></Node>
<StgValue><ssdm name="weights_0_addr_11"/></StgValue>
</operation>

<operation id="287" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="exitcond2_mid" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader6.preheader:106  %tmp_36_2_mid1 = add i5 3, %h_mid

]]></Node>
<StgValue><ssdm name="tmp_36_2_mid1"/></StgValue>
</operation>

<operation id="288" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="exitcond_flatten" val="0"/>
<literal name="exitcond2_mid" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader6.preheader:107  %tmp_36_s = add i5 2, %h

]]></Node>
<StgValue><ssdm name="tmp_36_s"/></StgValue>
</operation>

<operation id="289" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="exitcond2_mid" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader6.preheader:108  %tmp_95 = select i1 %exitcond_flatten, i5 2, i5 %tmp_36_s

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="290" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader6.preheader:109  %tmp_96 = select i1 %exitcond2_mid, i5 %tmp_36_2_mid1, i5 %tmp_95

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="291" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="exitcond2_mid" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader6.preheader:110  %tmp_36_3_mid1 = add i5 4, %h_mid

]]></Node>
<StgValue><ssdm name="tmp_36_3_mid1"/></StgValue>
</operation>

<operation id="292" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="exitcond_flatten" val="0"/>
<literal name="exitcond2_mid" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader6.preheader:111  %tmp_36_1 = add i5 3, %h

]]></Node>
<StgValue><ssdm name="tmp_36_1"/></StgValue>
</operation>

<operation id="293" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="exitcond2_mid" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader6.preheader:112  %tmp_97 = select i1 %exitcond_flatten, i5 3, i5 %tmp_36_1

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="294" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader6.preheader:113  %tmp_98 = select i1 %exitcond2_mid, i5 %tmp_36_3_mid1, i5 %tmp_97

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="295" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="exitcond2_mid" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader6.preheader:114  %tmp_36_4_mid1 = add i5 5, %h_mid

]]></Node>
<StgValue><ssdm name="tmp_36_4_mid1"/></StgValue>
</operation>

<operation id="296" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="exitcond_flatten" val="0"/>
<literal name="exitcond2_mid" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader6.preheader:115  %tmp_36_2 = add i5 4, %h

]]></Node>
<StgValue><ssdm name="tmp_36_2"/></StgValue>
</operation>

<operation id="297" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="exitcond2_mid" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader6.preheader:116  %tmp_99 = select i1 %exitcond_flatten, i5 4, i5 %tmp_36_2

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="298" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader6.preheader:117  %tmp_100 = select i1 %exitcond2_mid, i5 %tmp_36_4_mid1, i5 %tmp_99

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="299" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader6.preheader:127  %tmp_105 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_96, i5 %w_mid2)

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="300" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="10">
<![CDATA[
.preheader6.preheader:128  %tmp_106 = zext i10 %tmp_105 to i64

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="301" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader6.preheader:129  %input_0_addr_10 = getelementptr [1024 x float]* %input_0, i64 0, i64 %tmp_106

]]></Node>
<StgValue><ssdm name="input_0_addr_10"/></StgValue>
</operation>

<operation id="302" st_id="8" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:140  %tmp_16 = fmul float %weights_0_load, %input_0_load

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="303" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader6.preheader:150  %tmp_116 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_96, i5 %w_3)

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="304" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="10">
<![CDATA[
.preheader6.preheader:151  %tmp_117 = zext i10 %tmp_116 to i64

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="305" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader6.preheader:152  %input_0_addr_11 = getelementptr [1024 x float]* %input_0, i64 0, i64 %tmp_117

]]></Node>
<StgValue><ssdm name="input_0_addr_11"/></StgValue>
</operation>

<operation id="306" st_id="8" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:160  %tmp_41_0_1 = fmul float %weights_0_load_1, %input_0_load_1

]]></Node>
<StgValue><ssdm name="tmp_41_0_1"/></StgValue>
</operation>

<operation id="307" st_id="8" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:180  %tmp_41_0_2 = fmul float %weights_0_load_2, %input_0_load_2

]]></Node>
<StgValue><ssdm name="tmp_41_0_2"/></StgValue>
</operation>

<operation id="308" st_id="8" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:200  %tmp_41_0_3 = fmul float %weights_0_load_3, %input_0_load_3

]]></Node>
<StgValue><ssdm name="tmp_41_0_3"/></StgValue>
</operation>

<operation id="309" st_id="8" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:220  %tmp_41_0_4 = fmul float %weights_0_load_4, %input_0_load_4

]]></Node>
<StgValue><ssdm name="tmp_41_0_4"/></StgValue>
</operation>

<operation id="310" st_id="8" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:224  %tmp_41_1 = fmul float %weights_0_load_5, %input_0_load_5

]]></Node>
<StgValue><ssdm name="tmp_41_1"/></StgValue>
</operation>

<operation id="311" st_id="8" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:228  %tmp_41_1_1 = fmul float %weights_0_load_6, %input_0_load_6

]]></Node>
<StgValue><ssdm name="tmp_41_1_1"/></StgValue>
</operation>

<operation id="312" st_id="8" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:232  %tmp_41_1_2 = fmul float %weights_0_load_7, %input_0_load_7

]]></Node>
<StgValue><ssdm name="tmp_41_1_2"/></StgValue>
</operation>

<operation id="313" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="8">
<![CDATA[
.preheader6.preheader:234  %weights_0_load_8 = load float* %weights_0_addr_8, align 4

]]></Node>
<StgValue><ssdm name="weights_0_load_8"/></StgValue>
</operation>

<operation id="314" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="10">
<![CDATA[
.preheader6.preheader:235  %input_0_load_8 = load float* %input_0_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_0_load_8"/></StgValue>
</operation>

<operation id="315" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="8">
<![CDATA[
.preheader6.preheader:238  %weights_0_load_9 = load float* %weights_0_addr_9, align 4

]]></Node>
<StgValue><ssdm name="weights_0_load_9"/></StgValue>
</operation>

<operation id="316" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="10">
<![CDATA[
.preheader6.preheader:239  %input_0_load_9 = load float* %input_0_addr_9, align 4

]]></Node>
<StgValue><ssdm name="input_0_load_9"/></StgValue>
</operation>

<operation id="317" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="8">
<![CDATA[
.preheader6.preheader:242  %weights_0_load_10 = load float* %weights_0_addr_10, align 4

]]></Node>
<StgValue><ssdm name="weights_0_load_10"/></StgValue>
</operation>

<operation id="318" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="10">
<![CDATA[
.preheader6.preheader:243  %input_0_load_10 = load float* %input_0_addr_10, align 4

]]></Node>
<StgValue><ssdm name="input_0_load_10"/></StgValue>
</operation>

<operation id="319" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="8">
<![CDATA[
.preheader6.preheader:246  %weights_0_load_11 = load float* %weights_0_addr_11, align 4

]]></Node>
<StgValue><ssdm name="weights_0_load_11"/></StgValue>
</operation>

<operation id="320" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="10">
<![CDATA[
.preheader6.preheader:247  %input_0_load_11 = load float* %input_0_addr_11, align 4

]]></Node>
<StgValue><ssdm name="input_0_load_11"/></StgValue>
</operation>

<operation id="321" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader6.preheader:309  %indvar_flatten_next = select i1 %exitcond_flatten, i10 1, i10 %indvar_flatten_op

]]></Node>
<StgValue><ssdm name="indvar_flatten_next"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="322" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader6.preheader:43  %tmp_72 = add i8 12, %tmp_62

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="323" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="8">
<![CDATA[
.preheader6.preheader:44  %tmp_110_cast = zext i8 %tmp_72 to i64

]]></Node>
<StgValue><ssdm name="tmp_110_cast"/></StgValue>
</operation>

<operation id="324" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader6.preheader:45  %weights_0_addr_12 = getelementptr [150 x float]* %weights_0, i64 0, i64 %tmp_110_cast

]]></Node>
<StgValue><ssdm name="weights_0_addr_12"/></StgValue>
</operation>

<operation id="325" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader6.preheader:46  %tmp_73 = add i8 13, %tmp_62

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="326" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="8">
<![CDATA[
.preheader6.preheader:47  %tmp_111_cast = zext i8 %tmp_73 to i64

]]></Node>
<StgValue><ssdm name="tmp_111_cast"/></StgValue>
</operation>

<operation id="327" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader6.preheader:48  %weights_0_addr_13 = getelementptr [150 x float]* %weights_0, i64 0, i64 %tmp_111_cast

]]></Node>
<StgValue><ssdm name="weights_0_addr_13"/></StgValue>
</operation>

<operation id="328" st_id="9" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:141  %sum_2 = fadd float %tmp_16, 0.000000e+00

]]></Node>
<StgValue><ssdm name="sum_2"/></StgValue>
</operation>

<operation id="329" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader6.preheader:170  %tmp_126 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_96, i5 %tmp_39_0_2)

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="330" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="64" op_0_bw="10">
<![CDATA[
.preheader6.preheader:171  %tmp_127 = zext i10 %tmp_126 to i64

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="331" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader6.preheader:172  %input_0_addr_12 = getelementptr [1024 x float]* %input_0, i64 0, i64 %tmp_127

]]></Node>
<StgValue><ssdm name="input_0_addr_12"/></StgValue>
</operation>

<operation id="332" st_id="9" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:180  %tmp_41_0_2 = fmul float %weights_0_load_2, %input_0_load_2

]]></Node>
<StgValue><ssdm name="tmp_41_0_2"/></StgValue>
</operation>

<operation id="333" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader6.preheader:190  %tmp_136 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_96, i5 %tmp_39_0_3)

]]></Node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="334" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="64" op_0_bw="10">
<![CDATA[
.preheader6.preheader:191  %tmp_137 = zext i10 %tmp_136 to i64

]]></Node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>

<operation id="335" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader6.preheader:192  %input_0_addr_13 = getelementptr [1024 x float]* %input_0, i64 0, i64 %tmp_137

]]></Node>
<StgValue><ssdm name="input_0_addr_13"/></StgValue>
</operation>

<operation id="336" st_id="9" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:200  %tmp_41_0_3 = fmul float %weights_0_load_3, %input_0_load_3

]]></Node>
<StgValue><ssdm name="tmp_41_0_3"/></StgValue>
</operation>

<operation id="337" st_id="9" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:220  %tmp_41_0_4 = fmul float %weights_0_load_4, %input_0_load_4

]]></Node>
<StgValue><ssdm name="tmp_41_0_4"/></StgValue>
</operation>

<operation id="338" st_id="9" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:224  %tmp_41_1 = fmul float %weights_0_load_5, %input_0_load_5

]]></Node>
<StgValue><ssdm name="tmp_41_1"/></StgValue>
</operation>

<operation id="339" st_id="9" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:228  %tmp_41_1_1 = fmul float %weights_0_load_6, %input_0_load_6

]]></Node>
<StgValue><ssdm name="tmp_41_1_1"/></StgValue>
</operation>

<operation id="340" st_id="9" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:232  %tmp_41_1_2 = fmul float %weights_0_load_7, %input_0_load_7

]]></Node>
<StgValue><ssdm name="tmp_41_1_2"/></StgValue>
</operation>

<operation id="341" st_id="9" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:236  %tmp_41_1_3 = fmul float %weights_0_load_8, %input_0_load_8

]]></Node>
<StgValue><ssdm name="tmp_41_1_3"/></StgValue>
</operation>

<operation id="342" st_id="9" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:240  %tmp_41_1_4 = fmul float %weights_0_load_9, %input_0_load_9

]]></Node>
<StgValue><ssdm name="tmp_41_1_4"/></StgValue>
</operation>

<operation id="343" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="8">
<![CDATA[
.preheader6.preheader:242  %weights_0_load_10 = load float* %weights_0_addr_10, align 4

]]></Node>
<StgValue><ssdm name="weights_0_load_10"/></StgValue>
</operation>

<operation id="344" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="10">
<![CDATA[
.preheader6.preheader:243  %input_0_load_10 = load float* %input_0_addr_10, align 4

]]></Node>
<StgValue><ssdm name="input_0_load_10"/></StgValue>
</operation>

<operation id="345" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="8">
<![CDATA[
.preheader6.preheader:246  %weights_0_load_11 = load float* %weights_0_addr_11, align 4

]]></Node>
<StgValue><ssdm name="weights_0_load_11"/></StgValue>
</operation>

<operation id="346" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="10">
<![CDATA[
.preheader6.preheader:247  %input_0_load_11 = load float* %input_0_addr_11, align 4

]]></Node>
<StgValue><ssdm name="input_0_load_11"/></StgValue>
</operation>

<operation id="347" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="8">
<![CDATA[
.preheader6.preheader:250  %weights_0_load_12 = load float* %weights_0_addr_12, align 4

]]></Node>
<StgValue><ssdm name="weights_0_load_12"/></StgValue>
</operation>

<operation id="348" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="10">
<![CDATA[
.preheader6.preheader:251  %input_0_load_12 = load float* %input_0_addr_12, align 4

]]></Node>
<StgValue><ssdm name="input_0_load_12"/></StgValue>
</operation>

<operation id="349" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="8">
<![CDATA[
.preheader6.preheader:254  %weights_0_load_13 = load float* %weights_0_addr_13, align 4

]]></Node>
<StgValue><ssdm name="weights_0_load_13"/></StgValue>
</operation>

<operation id="350" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="10">
<![CDATA[
.preheader6.preheader:255  %input_0_load_13 = load float* %input_0_addr_13, align 4

]]></Node>
<StgValue><ssdm name="input_0_load_13"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="351" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader6.preheader:49  %tmp_74 = add i8 14, %tmp_62

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="352" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="8">
<![CDATA[
.preheader6.preheader:50  %tmp_112_cast = zext i8 %tmp_74 to i64

]]></Node>
<StgValue><ssdm name="tmp_112_cast"/></StgValue>
</operation>

<operation id="353" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader6.preheader:51  %weights_0_addr_14 = getelementptr [150 x float]* %weights_0, i64 0, i64 %tmp_112_cast

]]></Node>
<StgValue><ssdm name="weights_0_addr_14"/></StgValue>
</operation>

<operation id="354" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader6.preheader:52  %tmp_75 = add i8 15, %tmp_62

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="355" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="8">
<![CDATA[
.preheader6.preheader:53  %tmp_113_cast = zext i8 %tmp_75 to i64

]]></Node>
<StgValue><ssdm name="tmp_113_cast"/></StgValue>
</operation>

<operation id="356" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader6.preheader:54  %weights_0_addr_15 = getelementptr [150 x float]* %weights_0, i64 0, i64 %tmp_113_cast

]]></Node>
<StgValue><ssdm name="weights_0_addr_15"/></StgValue>
</operation>

<operation id="357" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader6.preheader:130  %tmp_107 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_98, i5 %w_mid2)

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="358" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="10">
<![CDATA[
.preheader6.preheader:131  %tmp_108 = zext i10 %tmp_107 to i64

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="359" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader6.preheader:132  %input_0_addr_15 = getelementptr [1024 x float]* %input_0, i64 0, i64 %tmp_108

]]></Node>
<StgValue><ssdm name="input_0_addr_15"/></StgValue>
</operation>

<operation id="360" st_id="10" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:141  %sum_2 = fadd float %tmp_16, 0.000000e+00

]]></Node>
<StgValue><ssdm name="sum_2"/></StgValue>
</operation>

<operation id="361" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader6.preheader:210  %tmp_146 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_96, i5 %tmp_39_0_4)

]]></Node>
<StgValue><ssdm name="tmp_146"/></StgValue>
</operation>

<operation id="362" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="10">
<![CDATA[
.preheader6.preheader:211  %tmp_147 = zext i10 %tmp_146 to i64

]]></Node>
<StgValue><ssdm name="tmp_147"/></StgValue>
</operation>

<operation id="363" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader6.preheader:212  %input_0_addr_14 = getelementptr [1024 x float]* %input_0, i64 0, i64 %tmp_147

]]></Node>
<StgValue><ssdm name="input_0_addr_14"/></StgValue>
</operation>

<operation id="364" st_id="10" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:220  %tmp_41_0_4 = fmul float %weights_0_load_4, %input_0_load_4

]]></Node>
<StgValue><ssdm name="tmp_41_0_4"/></StgValue>
</operation>

<operation id="365" st_id="10" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:224  %tmp_41_1 = fmul float %weights_0_load_5, %input_0_load_5

]]></Node>
<StgValue><ssdm name="tmp_41_1"/></StgValue>
</operation>

<operation id="366" st_id="10" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:228  %tmp_41_1_1 = fmul float %weights_0_load_6, %input_0_load_6

]]></Node>
<StgValue><ssdm name="tmp_41_1_1"/></StgValue>
</operation>

<operation id="367" st_id="10" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:232  %tmp_41_1_2 = fmul float %weights_0_load_7, %input_0_load_7

]]></Node>
<StgValue><ssdm name="tmp_41_1_2"/></StgValue>
</operation>

<operation id="368" st_id="10" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:236  %tmp_41_1_3 = fmul float %weights_0_load_8, %input_0_load_8

]]></Node>
<StgValue><ssdm name="tmp_41_1_3"/></StgValue>
</operation>

<operation id="369" st_id="10" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:240  %tmp_41_1_4 = fmul float %weights_0_load_9, %input_0_load_9

]]></Node>
<StgValue><ssdm name="tmp_41_1_4"/></StgValue>
</operation>

<operation id="370" st_id="10" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:244  %tmp_41_2 = fmul float %weights_0_load_10, %input_0_load_10

]]></Node>
<StgValue><ssdm name="tmp_41_2"/></StgValue>
</operation>

<operation id="371" st_id="10" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:248  %tmp_41_2_1 = fmul float %weights_0_load_11, %input_0_load_11

]]></Node>
<StgValue><ssdm name="tmp_41_2_1"/></StgValue>
</operation>

<operation id="372" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="8">
<![CDATA[
.preheader6.preheader:250  %weights_0_load_12 = load float* %weights_0_addr_12, align 4

]]></Node>
<StgValue><ssdm name="weights_0_load_12"/></StgValue>
</operation>

<operation id="373" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="10">
<![CDATA[
.preheader6.preheader:251  %input_0_load_12 = load float* %input_0_addr_12, align 4

]]></Node>
<StgValue><ssdm name="input_0_load_12"/></StgValue>
</operation>

<operation id="374" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="8">
<![CDATA[
.preheader6.preheader:254  %weights_0_load_13 = load float* %weights_0_addr_13, align 4

]]></Node>
<StgValue><ssdm name="weights_0_load_13"/></StgValue>
</operation>

<operation id="375" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="10">
<![CDATA[
.preheader6.preheader:255  %input_0_load_13 = load float* %input_0_addr_13, align 4

]]></Node>
<StgValue><ssdm name="input_0_load_13"/></StgValue>
</operation>

<operation id="376" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="8">
<![CDATA[
.preheader6.preheader:258  %weights_0_load_14 = load float* %weights_0_addr_14, align 4

]]></Node>
<StgValue><ssdm name="weights_0_load_14"/></StgValue>
</operation>

<operation id="377" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="10">
<![CDATA[
.preheader6.preheader:259  %input_0_load_14 = load float* %input_0_addr_14, align 4

]]></Node>
<StgValue><ssdm name="input_0_load_14"/></StgValue>
</operation>

<operation id="378" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="8">
<![CDATA[
.preheader6.preheader:262  %weights_0_load_15 = load float* %weights_0_addr_15, align 4

]]></Node>
<StgValue><ssdm name="weights_0_load_15"/></StgValue>
</operation>

<operation id="379" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="10">
<![CDATA[
.preheader6.preheader:263  %input_0_load_15 = load float* %input_0_addr_15, align 4

]]></Node>
<StgValue><ssdm name="input_0_load_15"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="380" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader6.preheader:55  %tmp_76 = add i8 16, %tmp_62

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="381" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="8">
<![CDATA[
.preheader6.preheader:56  %tmp_114_cast = zext i8 %tmp_76 to i64

]]></Node>
<StgValue><ssdm name="tmp_114_cast"/></StgValue>
</operation>

<operation id="382" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader6.preheader:57  %weights_0_addr_16 = getelementptr [150 x float]* %weights_0, i64 0, i64 %tmp_114_cast

]]></Node>
<StgValue><ssdm name="weights_0_addr_16"/></StgValue>
</operation>

<operation id="383" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader6.preheader:58  %tmp_77 = add i8 17, %tmp_62

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="384" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="8">
<![CDATA[
.preheader6.preheader:59  %tmp_115_cast = zext i8 %tmp_77 to i64

]]></Node>
<StgValue><ssdm name="tmp_115_cast"/></StgValue>
</operation>

<operation id="385" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader6.preheader:60  %weights_0_addr_17 = getelementptr [150 x float]* %weights_0, i64 0, i64 %tmp_115_cast

]]></Node>
<StgValue><ssdm name="weights_0_addr_17"/></StgValue>
</operation>

<operation id="386" st_id="11" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:141  %sum_2 = fadd float %tmp_16, 0.000000e+00

]]></Node>
<StgValue><ssdm name="sum_2"/></StgValue>
</operation>

<operation id="387" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader6.preheader:153  %tmp_118 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_98, i5 %w_3)

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="388" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="64" op_0_bw="10">
<![CDATA[
.preheader6.preheader:154  %tmp_119 = zext i10 %tmp_118 to i64

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="389" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader6.preheader:155  %input_0_addr_16 = getelementptr [1024 x float]* %input_0, i64 0, i64 %tmp_119

]]></Node>
<StgValue><ssdm name="input_0_addr_16"/></StgValue>
</operation>

<operation id="390" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader6.preheader:173  %tmp_128 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_98, i5 %tmp_39_0_2)

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="391" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="64" op_0_bw="10">
<![CDATA[
.preheader6.preheader:174  %tmp_129 = zext i10 %tmp_128 to i64

]]></Node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="392" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader6.preheader:175  %input_0_addr_17 = getelementptr [1024 x float]* %input_0, i64 0, i64 %tmp_129

]]></Node>
<StgValue><ssdm name="input_0_addr_17"/></StgValue>
</operation>

<operation id="393" st_id="11" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:228  %tmp_41_1_1 = fmul float %weights_0_load_6, %input_0_load_6

]]></Node>
<StgValue><ssdm name="tmp_41_1_1"/></StgValue>
</operation>

<operation id="394" st_id="11" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:232  %tmp_41_1_2 = fmul float %weights_0_load_7, %input_0_load_7

]]></Node>
<StgValue><ssdm name="tmp_41_1_2"/></StgValue>
</operation>

<operation id="395" st_id="11" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:236  %tmp_41_1_3 = fmul float %weights_0_load_8, %input_0_load_8

]]></Node>
<StgValue><ssdm name="tmp_41_1_3"/></StgValue>
</operation>

<operation id="396" st_id="11" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:240  %tmp_41_1_4 = fmul float %weights_0_load_9, %input_0_load_9

]]></Node>
<StgValue><ssdm name="tmp_41_1_4"/></StgValue>
</operation>

<operation id="397" st_id="11" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:244  %tmp_41_2 = fmul float %weights_0_load_10, %input_0_load_10

]]></Node>
<StgValue><ssdm name="tmp_41_2"/></StgValue>
</operation>

<operation id="398" st_id="11" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:248  %tmp_41_2_1 = fmul float %weights_0_load_11, %input_0_load_11

]]></Node>
<StgValue><ssdm name="tmp_41_2_1"/></StgValue>
</operation>

<operation id="399" st_id="11" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:252  %tmp_41_2_2 = fmul float %weights_0_load_12, %input_0_load_12

]]></Node>
<StgValue><ssdm name="tmp_41_2_2"/></StgValue>
</operation>

<operation id="400" st_id="11" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:256  %tmp_41_2_3 = fmul float %weights_0_load_13, %input_0_load_13

]]></Node>
<StgValue><ssdm name="tmp_41_2_3"/></StgValue>
</operation>

<operation id="401" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="8">
<![CDATA[
.preheader6.preheader:258  %weights_0_load_14 = load float* %weights_0_addr_14, align 4

]]></Node>
<StgValue><ssdm name="weights_0_load_14"/></StgValue>
</operation>

<operation id="402" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="10">
<![CDATA[
.preheader6.preheader:259  %input_0_load_14 = load float* %input_0_addr_14, align 4

]]></Node>
<StgValue><ssdm name="input_0_load_14"/></StgValue>
</operation>

<operation id="403" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="8">
<![CDATA[
.preheader6.preheader:262  %weights_0_load_15 = load float* %weights_0_addr_15, align 4

]]></Node>
<StgValue><ssdm name="weights_0_load_15"/></StgValue>
</operation>

<operation id="404" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="10">
<![CDATA[
.preheader6.preheader:263  %input_0_load_15 = load float* %input_0_addr_15, align 4

]]></Node>
<StgValue><ssdm name="input_0_load_15"/></StgValue>
</operation>

<operation id="405" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="8">
<![CDATA[
.preheader6.preheader:266  %weights_0_load_16 = load float* %weights_0_addr_16, align 4

]]></Node>
<StgValue><ssdm name="weights_0_load_16"/></StgValue>
</operation>

<operation id="406" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="10">
<![CDATA[
.preheader6.preheader:267  %input_0_load_16 = load float* %input_0_addr_16, align 4

]]></Node>
<StgValue><ssdm name="input_0_load_16"/></StgValue>
</operation>

<operation id="407" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="8">
<![CDATA[
.preheader6.preheader:270  %weights_0_load_17 = load float* %weights_0_addr_17, align 4

]]></Node>
<StgValue><ssdm name="weights_0_load_17"/></StgValue>
</operation>

<operation id="408" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="10">
<![CDATA[
.preheader6.preheader:271  %input_0_load_17 = load float* %input_0_addr_17, align 4

]]></Node>
<StgValue><ssdm name="input_0_load_17"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="409" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader6.preheader:61  %tmp_78 = add i8 18, %tmp_62

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="410" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="8">
<![CDATA[
.preheader6.preheader:62  %tmp_116_cast = zext i8 %tmp_78 to i64

]]></Node>
<StgValue><ssdm name="tmp_116_cast"/></StgValue>
</operation>

<operation id="411" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader6.preheader:63  %weights_0_addr_18 = getelementptr [150 x float]* %weights_0, i64 0, i64 %tmp_116_cast

]]></Node>
<StgValue><ssdm name="weights_0_addr_18"/></StgValue>
</operation>

<operation id="412" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader6.preheader:64  %tmp_79 = add i8 19, %tmp_62

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="413" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="8">
<![CDATA[
.preheader6.preheader:65  %tmp_117_cast = zext i8 %tmp_79 to i64

]]></Node>
<StgValue><ssdm name="tmp_117_cast"/></StgValue>
</operation>

<operation id="414" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader6.preheader:66  %weights_0_addr_19 = getelementptr [150 x float]* %weights_0, i64 0, i64 %tmp_117_cast

]]></Node>
<StgValue><ssdm name="weights_0_addr_19"/></StgValue>
</operation>

<operation id="415" st_id="12" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:141  %sum_2 = fadd float %tmp_16, 0.000000e+00

]]></Node>
<StgValue><ssdm name="sum_2"/></StgValue>
</operation>

<operation id="416" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader6.preheader:193  %tmp_138 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_98, i5 %tmp_39_0_3)

]]></Node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="417" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="64" op_0_bw="10">
<![CDATA[
.preheader6.preheader:194  %tmp_139 = zext i10 %tmp_138 to i64

]]></Node>
<StgValue><ssdm name="tmp_139"/></StgValue>
</operation>

<operation id="418" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader6.preheader:195  %input_0_addr_18 = getelementptr [1024 x float]* %input_0, i64 0, i64 %tmp_139

]]></Node>
<StgValue><ssdm name="input_0_addr_18"/></StgValue>
</operation>

<operation id="419" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader6.preheader:213  %tmp_148 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_98, i5 %tmp_39_0_4)

]]></Node>
<StgValue><ssdm name="tmp_148"/></StgValue>
</operation>

<operation id="420" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="64" op_0_bw="10">
<![CDATA[
.preheader6.preheader:214  %tmp_149 = zext i10 %tmp_148 to i64

]]></Node>
<StgValue><ssdm name="tmp_149"/></StgValue>
</operation>

<operation id="421" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader6.preheader:215  %input_0_addr_19 = getelementptr [1024 x float]* %input_0, i64 0, i64 %tmp_149

]]></Node>
<StgValue><ssdm name="input_0_addr_19"/></StgValue>
</operation>

<operation id="422" st_id="12" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:236  %tmp_41_1_3 = fmul float %weights_0_load_8, %input_0_load_8

]]></Node>
<StgValue><ssdm name="tmp_41_1_3"/></StgValue>
</operation>

<operation id="423" st_id="12" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:240  %tmp_41_1_4 = fmul float %weights_0_load_9, %input_0_load_9

]]></Node>
<StgValue><ssdm name="tmp_41_1_4"/></StgValue>
</operation>

<operation id="424" st_id="12" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:244  %tmp_41_2 = fmul float %weights_0_load_10, %input_0_load_10

]]></Node>
<StgValue><ssdm name="tmp_41_2"/></StgValue>
</operation>

<operation id="425" st_id="12" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:248  %tmp_41_2_1 = fmul float %weights_0_load_11, %input_0_load_11

]]></Node>
<StgValue><ssdm name="tmp_41_2_1"/></StgValue>
</operation>

<operation id="426" st_id="12" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:252  %tmp_41_2_2 = fmul float %weights_0_load_12, %input_0_load_12

]]></Node>
<StgValue><ssdm name="tmp_41_2_2"/></StgValue>
</operation>

<operation id="427" st_id="12" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:256  %tmp_41_2_3 = fmul float %weights_0_load_13, %input_0_load_13

]]></Node>
<StgValue><ssdm name="tmp_41_2_3"/></StgValue>
</operation>

<operation id="428" st_id="12" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:260  %tmp_41_2_4 = fmul float %weights_0_load_14, %input_0_load_14

]]></Node>
<StgValue><ssdm name="tmp_41_2_4"/></StgValue>
</operation>

<operation id="429" st_id="12" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:264  %tmp_41_3 = fmul float %weights_0_load_15, %input_0_load_15

]]></Node>
<StgValue><ssdm name="tmp_41_3"/></StgValue>
</operation>

<operation id="430" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="8">
<![CDATA[
.preheader6.preheader:266  %weights_0_load_16 = load float* %weights_0_addr_16, align 4

]]></Node>
<StgValue><ssdm name="weights_0_load_16"/></StgValue>
</operation>

<operation id="431" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="10">
<![CDATA[
.preheader6.preheader:267  %input_0_load_16 = load float* %input_0_addr_16, align 4

]]></Node>
<StgValue><ssdm name="input_0_load_16"/></StgValue>
</operation>

<operation id="432" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="8">
<![CDATA[
.preheader6.preheader:270  %weights_0_load_17 = load float* %weights_0_addr_17, align 4

]]></Node>
<StgValue><ssdm name="weights_0_load_17"/></StgValue>
</operation>

<operation id="433" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="10">
<![CDATA[
.preheader6.preheader:271  %input_0_load_17 = load float* %input_0_addr_17, align 4

]]></Node>
<StgValue><ssdm name="input_0_load_17"/></StgValue>
</operation>

<operation id="434" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="8">
<![CDATA[
.preheader6.preheader:274  %weights_0_load_18 = load float* %weights_0_addr_18, align 4

]]></Node>
<StgValue><ssdm name="weights_0_load_18"/></StgValue>
</operation>

<operation id="435" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="10">
<![CDATA[
.preheader6.preheader:275  %input_0_load_18 = load float* %input_0_addr_18, align 4

]]></Node>
<StgValue><ssdm name="input_0_load_18"/></StgValue>
</operation>

<operation id="436" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="8">
<![CDATA[
.preheader6.preheader:278  %weights_0_load_19 = load float* %weights_0_addr_19, align 4

]]></Node>
<StgValue><ssdm name="weights_0_load_19"/></StgValue>
</operation>

<operation id="437" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="10">
<![CDATA[
.preheader6.preheader:279  %input_0_load_19 = load float* %input_0_addr_19, align 4

]]></Node>
<StgValue><ssdm name="input_0_load_19"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="438" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader6.preheader:67  %tmp_80 = add i8 20, %tmp_62

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="439" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="8">
<![CDATA[
.preheader6.preheader:68  %tmp_118_cast = zext i8 %tmp_80 to i64

]]></Node>
<StgValue><ssdm name="tmp_118_cast"/></StgValue>
</operation>

<operation id="440" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader6.preheader:69  %weights_0_addr_20 = getelementptr [150 x float]* %weights_0, i64 0, i64 %tmp_118_cast

]]></Node>
<StgValue><ssdm name="weights_0_addr_20"/></StgValue>
</operation>

<operation id="441" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader6.preheader:70  %tmp_81 = add i8 21, %tmp_62

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="442" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="8">
<![CDATA[
.preheader6.preheader:71  %tmp_119_cast = zext i8 %tmp_81 to i64

]]></Node>
<StgValue><ssdm name="tmp_119_cast"/></StgValue>
</operation>

<operation id="443" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader6.preheader:72  %weights_0_addr_21 = getelementptr [150 x float]* %weights_0, i64 0, i64 %tmp_119_cast

]]></Node>
<StgValue><ssdm name="weights_0_addr_21"/></StgValue>
</operation>

<operation id="444" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader6.preheader:133  %tmp_109 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_100, i5 %w_mid2)

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="445" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="10">
<![CDATA[
.preheader6.preheader:134  %tmp_110 = zext i10 %tmp_109 to i64

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="446" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader6.preheader:135  %input_0_addr_20 = getelementptr [1024 x float]* %input_0, i64 0, i64 %tmp_110

]]></Node>
<StgValue><ssdm name="input_0_addr_20"/></StgValue>
</operation>

<operation id="447" st_id="13" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:141  %sum_2 = fadd float %tmp_16, 0.000000e+00

]]></Node>
<StgValue><ssdm name="sum_2"/></StgValue>
</operation>

<operation id="448" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader6.preheader:156  %tmp_120 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_100, i5 %w_3)

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="449" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="10">
<![CDATA[
.preheader6.preheader:157  %tmp_121 = zext i10 %tmp_120 to i64

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="450" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader6.preheader:158  %input_0_addr_21 = getelementptr [1024 x float]* %input_0, i64 0, i64 %tmp_121

]]></Node>
<StgValue><ssdm name="input_0_addr_21"/></StgValue>
</operation>

<operation id="451" st_id="13" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:244  %tmp_41_2 = fmul float %weights_0_load_10, %input_0_load_10

]]></Node>
<StgValue><ssdm name="tmp_41_2"/></StgValue>
</operation>

<operation id="452" st_id="13" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:248  %tmp_41_2_1 = fmul float %weights_0_load_11, %input_0_load_11

]]></Node>
<StgValue><ssdm name="tmp_41_2_1"/></StgValue>
</operation>

<operation id="453" st_id="13" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:252  %tmp_41_2_2 = fmul float %weights_0_load_12, %input_0_load_12

]]></Node>
<StgValue><ssdm name="tmp_41_2_2"/></StgValue>
</operation>

<operation id="454" st_id="13" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:256  %tmp_41_2_3 = fmul float %weights_0_load_13, %input_0_load_13

]]></Node>
<StgValue><ssdm name="tmp_41_2_3"/></StgValue>
</operation>

<operation id="455" st_id="13" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:260  %tmp_41_2_4 = fmul float %weights_0_load_14, %input_0_load_14

]]></Node>
<StgValue><ssdm name="tmp_41_2_4"/></StgValue>
</operation>

<operation id="456" st_id="13" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:264  %tmp_41_3 = fmul float %weights_0_load_15, %input_0_load_15

]]></Node>
<StgValue><ssdm name="tmp_41_3"/></StgValue>
</operation>

<operation id="457" st_id="13" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:268  %tmp_41_3_1 = fmul float %weights_0_load_16, %input_0_load_16

]]></Node>
<StgValue><ssdm name="tmp_41_3_1"/></StgValue>
</operation>

<operation id="458" st_id="13" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:272  %tmp_41_3_2 = fmul float %weights_0_load_17, %input_0_load_17

]]></Node>
<StgValue><ssdm name="tmp_41_3_2"/></StgValue>
</operation>

<operation id="459" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="8">
<![CDATA[
.preheader6.preheader:274  %weights_0_load_18 = load float* %weights_0_addr_18, align 4

]]></Node>
<StgValue><ssdm name="weights_0_load_18"/></StgValue>
</operation>

<operation id="460" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="10">
<![CDATA[
.preheader6.preheader:275  %input_0_load_18 = load float* %input_0_addr_18, align 4

]]></Node>
<StgValue><ssdm name="input_0_load_18"/></StgValue>
</operation>

<operation id="461" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="8">
<![CDATA[
.preheader6.preheader:278  %weights_0_load_19 = load float* %weights_0_addr_19, align 4

]]></Node>
<StgValue><ssdm name="weights_0_load_19"/></StgValue>
</operation>

<operation id="462" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="10">
<![CDATA[
.preheader6.preheader:279  %input_0_load_19 = load float* %input_0_addr_19, align 4

]]></Node>
<StgValue><ssdm name="input_0_load_19"/></StgValue>
</operation>

<operation id="463" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="8">
<![CDATA[
.preheader6.preheader:282  %weights_0_load_20 = load float* %weights_0_addr_20, align 4

]]></Node>
<StgValue><ssdm name="weights_0_load_20"/></StgValue>
</operation>

<operation id="464" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="10">
<![CDATA[
.preheader6.preheader:283  %input_0_load_20 = load float* %input_0_addr_20, align 4

]]></Node>
<StgValue><ssdm name="input_0_load_20"/></StgValue>
</operation>

<operation id="465" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="8">
<![CDATA[
.preheader6.preheader:286  %weights_0_load_21 = load float* %weights_0_addr_21, align 4

]]></Node>
<StgValue><ssdm name="weights_0_load_21"/></StgValue>
</operation>

<operation id="466" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="10">
<![CDATA[
.preheader6.preheader:287  %input_0_load_21 = load float* %input_0_addr_21, align 4

]]></Node>
<StgValue><ssdm name="input_0_load_21"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="467" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader6.preheader:73  %tmp_82 = add i8 22, %tmp_62

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="468" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="8">
<![CDATA[
.preheader6.preheader:74  %tmp_120_cast = zext i8 %tmp_82 to i64

]]></Node>
<StgValue><ssdm name="tmp_120_cast"/></StgValue>
</operation>

<operation id="469" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader6.preheader:75  %weights_0_addr_22 = getelementptr [150 x float]* %weights_0, i64 0, i64 %tmp_120_cast

]]></Node>
<StgValue><ssdm name="weights_0_addr_22"/></StgValue>
</operation>

<operation id="470" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader6.preheader:76  %tmp_83 = add i8 23, %tmp_62

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="471" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="8">
<![CDATA[
.preheader6.preheader:77  %tmp_121_cast = zext i8 %tmp_83 to i64

]]></Node>
<StgValue><ssdm name="tmp_121_cast"/></StgValue>
</operation>

<operation id="472" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader6.preheader:78  %weights_0_addr_23 = getelementptr [150 x float]* %weights_0, i64 0, i64 %tmp_121_cast

]]></Node>
<StgValue><ssdm name="weights_0_addr_23"/></StgValue>
</operation>

<operation id="473" st_id="14" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:161  %sum_2_0_1 = fadd float %sum_2, %tmp_41_0_1

]]></Node>
<StgValue><ssdm name="sum_2_0_1"/></StgValue>
</operation>

<operation id="474" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader6.preheader:176  %tmp_130 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_100, i5 %tmp_39_0_2)

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="475" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="64" op_0_bw="10">
<![CDATA[
.preheader6.preheader:177  %tmp_131 = zext i10 %tmp_130 to i64

]]></Node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="476" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader6.preheader:178  %input_0_addr_22 = getelementptr [1024 x float]* %input_0, i64 0, i64 %tmp_131

]]></Node>
<StgValue><ssdm name="input_0_addr_22"/></StgValue>
</operation>

<operation id="477" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader6.preheader:196  %tmp_140 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_100, i5 %tmp_39_0_3)

]]></Node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>

<operation id="478" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="64" op_0_bw="10">
<![CDATA[
.preheader6.preheader:197  %tmp_141 = zext i10 %tmp_140 to i64

]]></Node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>

<operation id="479" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader6.preheader:198  %input_0_addr_23 = getelementptr [1024 x float]* %input_0, i64 0, i64 %tmp_141

]]></Node>
<StgValue><ssdm name="input_0_addr_23"/></StgValue>
</operation>

<operation id="480" st_id="14" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:252  %tmp_41_2_2 = fmul float %weights_0_load_12, %input_0_load_12

]]></Node>
<StgValue><ssdm name="tmp_41_2_2"/></StgValue>
</operation>

<operation id="481" st_id="14" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:256  %tmp_41_2_3 = fmul float %weights_0_load_13, %input_0_load_13

]]></Node>
<StgValue><ssdm name="tmp_41_2_3"/></StgValue>
</operation>

<operation id="482" st_id="14" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:260  %tmp_41_2_4 = fmul float %weights_0_load_14, %input_0_load_14

]]></Node>
<StgValue><ssdm name="tmp_41_2_4"/></StgValue>
</operation>

<operation id="483" st_id="14" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:264  %tmp_41_3 = fmul float %weights_0_load_15, %input_0_load_15

]]></Node>
<StgValue><ssdm name="tmp_41_3"/></StgValue>
</operation>

<operation id="484" st_id="14" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:268  %tmp_41_3_1 = fmul float %weights_0_load_16, %input_0_load_16

]]></Node>
<StgValue><ssdm name="tmp_41_3_1"/></StgValue>
</operation>

<operation id="485" st_id="14" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:272  %tmp_41_3_2 = fmul float %weights_0_load_17, %input_0_load_17

]]></Node>
<StgValue><ssdm name="tmp_41_3_2"/></StgValue>
</operation>

<operation id="486" st_id="14" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:276  %tmp_41_3_3 = fmul float %weights_0_load_18, %input_0_load_18

]]></Node>
<StgValue><ssdm name="tmp_41_3_3"/></StgValue>
</operation>

<operation id="487" st_id="14" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:280  %tmp_41_3_4 = fmul float %weights_0_load_19, %input_0_load_19

]]></Node>
<StgValue><ssdm name="tmp_41_3_4"/></StgValue>
</operation>

<operation id="488" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="8">
<![CDATA[
.preheader6.preheader:282  %weights_0_load_20 = load float* %weights_0_addr_20, align 4

]]></Node>
<StgValue><ssdm name="weights_0_load_20"/></StgValue>
</operation>

<operation id="489" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="10">
<![CDATA[
.preheader6.preheader:283  %input_0_load_20 = load float* %input_0_addr_20, align 4

]]></Node>
<StgValue><ssdm name="input_0_load_20"/></StgValue>
</operation>

<operation id="490" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="8">
<![CDATA[
.preheader6.preheader:286  %weights_0_load_21 = load float* %weights_0_addr_21, align 4

]]></Node>
<StgValue><ssdm name="weights_0_load_21"/></StgValue>
</operation>

<operation id="491" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="10">
<![CDATA[
.preheader6.preheader:287  %input_0_load_21 = load float* %input_0_addr_21, align 4

]]></Node>
<StgValue><ssdm name="input_0_load_21"/></StgValue>
</operation>

<operation id="492" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="8">
<![CDATA[
.preheader6.preheader:290  %weights_0_load_22 = load float* %weights_0_addr_22, align 4

]]></Node>
<StgValue><ssdm name="weights_0_load_22"/></StgValue>
</operation>

<operation id="493" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="10">
<![CDATA[
.preheader6.preheader:291  %input_0_load_22 = load float* %input_0_addr_22, align 4

]]></Node>
<StgValue><ssdm name="input_0_load_22"/></StgValue>
</operation>

<operation id="494" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="8">
<![CDATA[
.preheader6.preheader:294  %weights_0_load_23 = load float* %weights_0_addr_23, align 4

]]></Node>
<StgValue><ssdm name="weights_0_load_23"/></StgValue>
</operation>

<operation id="495" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="10">
<![CDATA[
.preheader6.preheader:295  %input_0_load_23 = load float* %input_0_addr_23, align 4

]]></Node>
<StgValue><ssdm name="input_0_load_23"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="496" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader6.preheader:79  %tmp_84 = add i8 24, %tmp_62

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="497" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="8">
<![CDATA[
.preheader6.preheader:80  %tmp_122_cast = zext i8 %tmp_84 to i64

]]></Node>
<StgValue><ssdm name="tmp_122_cast"/></StgValue>
</operation>

<operation id="498" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader6.preheader:81  %weights_0_addr_24 = getelementptr [150 x float]* %weights_0, i64 0, i64 %tmp_122_cast

]]></Node>
<StgValue><ssdm name="weights_0_addr_24"/></StgValue>
</operation>

<operation id="499" st_id="15" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:161  %sum_2_0_1 = fadd float %sum_2, %tmp_41_0_1

]]></Node>
<StgValue><ssdm name="sum_2_0_1"/></StgValue>
</operation>

<operation id="500" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader6.preheader:216  %tmp_150 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_100, i5 %tmp_39_0_4)

]]></Node>
<StgValue><ssdm name="tmp_150"/></StgValue>
</operation>

<operation id="501" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="64" op_0_bw="10">
<![CDATA[
.preheader6.preheader:217  %tmp_151 = zext i10 %tmp_150 to i64

]]></Node>
<StgValue><ssdm name="tmp_151"/></StgValue>
</operation>

<operation id="502" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader6.preheader:218  %input_0_addr_24 = getelementptr [1024 x float]* %input_0, i64 0, i64 %tmp_151

]]></Node>
<StgValue><ssdm name="input_0_addr_24"/></StgValue>
</operation>

<operation id="503" st_id="15" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:260  %tmp_41_2_4 = fmul float %weights_0_load_14, %input_0_load_14

]]></Node>
<StgValue><ssdm name="tmp_41_2_4"/></StgValue>
</operation>

<operation id="504" st_id="15" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:264  %tmp_41_3 = fmul float %weights_0_load_15, %input_0_load_15

]]></Node>
<StgValue><ssdm name="tmp_41_3"/></StgValue>
</operation>

<operation id="505" st_id="15" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:268  %tmp_41_3_1 = fmul float %weights_0_load_16, %input_0_load_16

]]></Node>
<StgValue><ssdm name="tmp_41_3_1"/></StgValue>
</operation>

<operation id="506" st_id="15" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:272  %tmp_41_3_2 = fmul float %weights_0_load_17, %input_0_load_17

]]></Node>
<StgValue><ssdm name="tmp_41_3_2"/></StgValue>
</operation>

<operation id="507" st_id="15" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:276  %tmp_41_3_3 = fmul float %weights_0_load_18, %input_0_load_18

]]></Node>
<StgValue><ssdm name="tmp_41_3_3"/></StgValue>
</operation>

<operation id="508" st_id="15" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:280  %tmp_41_3_4 = fmul float %weights_0_load_19, %input_0_load_19

]]></Node>
<StgValue><ssdm name="tmp_41_3_4"/></StgValue>
</operation>

<operation id="509" st_id="15" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:284  %tmp_41_4 = fmul float %weights_0_load_20, %input_0_load_20

]]></Node>
<StgValue><ssdm name="tmp_41_4"/></StgValue>
</operation>

<operation id="510" st_id="15" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:288  %tmp_41_4_1 = fmul float %weights_0_load_21, %input_0_load_21

]]></Node>
<StgValue><ssdm name="tmp_41_4_1"/></StgValue>
</operation>

<operation id="511" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="8">
<![CDATA[
.preheader6.preheader:290  %weights_0_load_22 = load float* %weights_0_addr_22, align 4

]]></Node>
<StgValue><ssdm name="weights_0_load_22"/></StgValue>
</operation>

<operation id="512" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="10">
<![CDATA[
.preheader6.preheader:291  %input_0_load_22 = load float* %input_0_addr_22, align 4

]]></Node>
<StgValue><ssdm name="input_0_load_22"/></StgValue>
</operation>

<operation id="513" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="8">
<![CDATA[
.preheader6.preheader:294  %weights_0_load_23 = load float* %weights_0_addr_23, align 4

]]></Node>
<StgValue><ssdm name="weights_0_load_23"/></StgValue>
</operation>

<operation id="514" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="10">
<![CDATA[
.preheader6.preheader:295  %input_0_load_23 = load float* %input_0_addr_23, align 4

]]></Node>
<StgValue><ssdm name="input_0_load_23"/></StgValue>
</operation>

<operation id="515" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="8">
<![CDATA[
.preheader6.preheader:298  %weights_0_load_24 = load float* %weights_0_addr_24, align 4

]]></Node>
<StgValue><ssdm name="weights_0_load_24"/></StgValue>
</operation>

<operation id="516" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="10">
<![CDATA[
.preheader6.preheader:299  %input_0_load_24 = load float* %input_0_addr_24, align 4

]]></Node>
<StgValue><ssdm name="input_0_load_24"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="517" st_id="16" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:161  %sum_2_0_1 = fadd float %sum_2, %tmp_41_0_1

]]></Node>
<StgValue><ssdm name="sum_2_0_1"/></StgValue>
</operation>

<operation id="518" st_id="16" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:268  %tmp_41_3_1 = fmul float %weights_0_load_16, %input_0_load_16

]]></Node>
<StgValue><ssdm name="tmp_41_3_1"/></StgValue>
</operation>

<operation id="519" st_id="16" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:272  %tmp_41_3_2 = fmul float %weights_0_load_17, %input_0_load_17

]]></Node>
<StgValue><ssdm name="tmp_41_3_2"/></StgValue>
</operation>

<operation id="520" st_id="16" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:276  %tmp_41_3_3 = fmul float %weights_0_load_18, %input_0_load_18

]]></Node>
<StgValue><ssdm name="tmp_41_3_3"/></StgValue>
</operation>

<operation id="521" st_id="16" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:280  %tmp_41_3_4 = fmul float %weights_0_load_19, %input_0_load_19

]]></Node>
<StgValue><ssdm name="tmp_41_3_4"/></StgValue>
</operation>

<operation id="522" st_id="16" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:284  %tmp_41_4 = fmul float %weights_0_load_20, %input_0_load_20

]]></Node>
<StgValue><ssdm name="tmp_41_4"/></StgValue>
</operation>

<operation id="523" st_id="16" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:288  %tmp_41_4_1 = fmul float %weights_0_load_21, %input_0_load_21

]]></Node>
<StgValue><ssdm name="tmp_41_4_1"/></StgValue>
</operation>

<operation id="524" st_id="16" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:292  %tmp_41_4_2 = fmul float %weights_0_load_22, %input_0_load_22

]]></Node>
<StgValue><ssdm name="tmp_41_4_2"/></StgValue>
</operation>

<operation id="525" st_id="16" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:296  %tmp_41_4_3 = fmul float %weights_0_load_23, %input_0_load_23

]]></Node>
<StgValue><ssdm name="tmp_41_4_3"/></StgValue>
</operation>

<operation id="526" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="8">
<![CDATA[
.preheader6.preheader:298  %weights_0_load_24 = load float* %weights_0_addr_24, align 4

]]></Node>
<StgValue><ssdm name="weights_0_load_24"/></StgValue>
</operation>

<operation id="527" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="10">
<![CDATA[
.preheader6.preheader:299  %input_0_load_24 = load float* %input_0_addr_24, align 4

]]></Node>
<StgValue><ssdm name="input_0_load_24"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="528" st_id="17" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:161  %sum_2_0_1 = fadd float %sum_2, %tmp_41_0_1

]]></Node>
<StgValue><ssdm name="sum_2_0_1"/></StgValue>
</operation>

<operation id="529" st_id="17" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:276  %tmp_41_3_3 = fmul float %weights_0_load_18, %input_0_load_18

]]></Node>
<StgValue><ssdm name="tmp_41_3_3"/></StgValue>
</operation>

<operation id="530" st_id="17" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:280  %tmp_41_3_4 = fmul float %weights_0_load_19, %input_0_load_19

]]></Node>
<StgValue><ssdm name="tmp_41_3_4"/></StgValue>
</operation>

<operation id="531" st_id="17" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:284  %tmp_41_4 = fmul float %weights_0_load_20, %input_0_load_20

]]></Node>
<StgValue><ssdm name="tmp_41_4"/></StgValue>
</operation>

<operation id="532" st_id="17" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:288  %tmp_41_4_1 = fmul float %weights_0_load_21, %input_0_load_21

]]></Node>
<StgValue><ssdm name="tmp_41_4_1"/></StgValue>
</operation>

<operation id="533" st_id="17" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:292  %tmp_41_4_2 = fmul float %weights_0_load_22, %input_0_load_22

]]></Node>
<StgValue><ssdm name="tmp_41_4_2"/></StgValue>
</operation>

<operation id="534" st_id="17" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:296  %tmp_41_4_3 = fmul float %weights_0_load_23, %input_0_load_23

]]></Node>
<StgValue><ssdm name="tmp_41_4_3"/></StgValue>
</operation>

<operation id="535" st_id="17" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:300  %tmp_41_4_4 = fmul float %weights_0_load_24, %input_0_load_24

]]></Node>
<StgValue><ssdm name="tmp_41_4_4"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="536" st_id="18" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:161  %sum_2_0_1 = fadd float %sum_2, %tmp_41_0_1

]]></Node>
<StgValue><ssdm name="sum_2_0_1"/></StgValue>
</operation>

<operation id="537" st_id="18" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:284  %tmp_41_4 = fmul float %weights_0_load_20, %input_0_load_20

]]></Node>
<StgValue><ssdm name="tmp_41_4"/></StgValue>
</operation>

<operation id="538" st_id="18" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:288  %tmp_41_4_1 = fmul float %weights_0_load_21, %input_0_load_21

]]></Node>
<StgValue><ssdm name="tmp_41_4_1"/></StgValue>
</operation>

<operation id="539" st_id="18" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:292  %tmp_41_4_2 = fmul float %weights_0_load_22, %input_0_load_22

]]></Node>
<StgValue><ssdm name="tmp_41_4_2"/></StgValue>
</operation>

<operation id="540" st_id="18" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:296  %tmp_41_4_3 = fmul float %weights_0_load_23, %input_0_load_23

]]></Node>
<StgValue><ssdm name="tmp_41_4_3"/></StgValue>
</operation>

<operation id="541" st_id="18" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:300  %tmp_41_4_4 = fmul float %weights_0_load_24, %input_0_load_24

]]></Node>
<StgValue><ssdm name="tmp_41_4_4"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="542" st_id="19" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:181  %sum_2_0_2 = fadd float %sum_2_0_1, %tmp_41_0_2

]]></Node>
<StgValue><ssdm name="sum_2_0_2"/></StgValue>
</operation>

<operation id="543" st_id="19" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:292  %tmp_41_4_2 = fmul float %weights_0_load_22, %input_0_load_22

]]></Node>
<StgValue><ssdm name="tmp_41_4_2"/></StgValue>
</operation>

<operation id="544" st_id="19" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:296  %tmp_41_4_3 = fmul float %weights_0_load_23, %input_0_load_23

]]></Node>
<StgValue><ssdm name="tmp_41_4_3"/></StgValue>
</operation>

<operation id="545" st_id="19" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:300  %tmp_41_4_4 = fmul float %weights_0_load_24, %input_0_load_24

]]></Node>
<StgValue><ssdm name="tmp_41_4_4"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="546" st_id="20" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:181  %sum_2_0_2 = fadd float %sum_2_0_1, %tmp_41_0_2

]]></Node>
<StgValue><ssdm name="sum_2_0_2"/></StgValue>
</operation>

<operation id="547" st_id="20" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:300  %tmp_41_4_4 = fmul float %weights_0_load_24, %input_0_load_24

]]></Node>
<StgValue><ssdm name="tmp_41_4_4"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="548" st_id="21" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:181  %sum_2_0_2 = fadd float %sum_2_0_1, %tmp_41_0_2

]]></Node>
<StgValue><ssdm name="sum_2_0_2"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="549" st_id="22" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:181  %sum_2_0_2 = fadd float %sum_2_0_1, %tmp_41_0_2

]]></Node>
<StgValue><ssdm name="sum_2_0_2"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="550" st_id="23" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:181  %sum_2_0_2 = fadd float %sum_2_0_1, %tmp_41_0_2

]]></Node>
<StgValue><ssdm name="sum_2_0_2"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="551" st_id="24" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:201  %sum_2_0_3 = fadd float %sum_2_0_2, %tmp_41_0_3

]]></Node>
<StgValue><ssdm name="sum_2_0_3"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="552" st_id="25" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:201  %sum_2_0_3 = fadd float %sum_2_0_2, %tmp_41_0_3

]]></Node>
<StgValue><ssdm name="sum_2_0_3"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="553" st_id="26" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:201  %sum_2_0_3 = fadd float %sum_2_0_2, %tmp_41_0_3

]]></Node>
<StgValue><ssdm name="sum_2_0_3"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="554" st_id="27" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:201  %sum_2_0_3 = fadd float %sum_2_0_2, %tmp_41_0_3

]]></Node>
<StgValue><ssdm name="sum_2_0_3"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="555" st_id="28" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:201  %sum_2_0_3 = fadd float %sum_2_0_2, %tmp_41_0_3

]]></Node>
<StgValue><ssdm name="sum_2_0_3"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="556" st_id="29" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:221  %sum_2_0_4 = fadd float %sum_2_0_3, %tmp_41_0_4

]]></Node>
<StgValue><ssdm name="sum_2_0_4"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="557" st_id="30" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:221  %sum_2_0_4 = fadd float %sum_2_0_3, %tmp_41_0_4

]]></Node>
<StgValue><ssdm name="sum_2_0_4"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="558" st_id="31" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:221  %sum_2_0_4 = fadd float %sum_2_0_3, %tmp_41_0_4

]]></Node>
<StgValue><ssdm name="sum_2_0_4"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="559" st_id="32" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:221  %sum_2_0_4 = fadd float %sum_2_0_3, %tmp_41_0_4

]]></Node>
<StgValue><ssdm name="sum_2_0_4"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="560" st_id="33" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:221  %sum_2_0_4 = fadd float %sum_2_0_3, %tmp_41_0_4

]]></Node>
<StgValue><ssdm name="sum_2_0_4"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="561" st_id="34" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:225  %sum_2_1 = fadd float %sum_2_0_4, %tmp_41_1

]]></Node>
<StgValue><ssdm name="sum_2_1"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="562" st_id="35" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:225  %sum_2_1 = fadd float %sum_2_0_4, %tmp_41_1

]]></Node>
<StgValue><ssdm name="sum_2_1"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="563" st_id="36" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:225  %sum_2_1 = fadd float %sum_2_0_4, %tmp_41_1

]]></Node>
<StgValue><ssdm name="sum_2_1"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="564" st_id="37" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:225  %sum_2_1 = fadd float %sum_2_0_4, %tmp_41_1

]]></Node>
<StgValue><ssdm name="sum_2_1"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="565" st_id="38" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:225  %sum_2_1 = fadd float %sum_2_0_4, %tmp_41_1

]]></Node>
<StgValue><ssdm name="sum_2_1"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="566" st_id="39" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:229  %sum_2_1_1 = fadd float %sum_2_1, %tmp_41_1_1

]]></Node>
<StgValue><ssdm name="sum_2_1_1"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="567" st_id="40" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:229  %sum_2_1_1 = fadd float %sum_2_1, %tmp_41_1_1

]]></Node>
<StgValue><ssdm name="sum_2_1_1"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="568" st_id="41" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:229  %sum_2_1_1 = fadd float %sum_2_1, %tmp_41_1_1

]]></Node>
<StgValue><ssdm name="sum_2_1_1"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="569" st_id="42" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:229  %sum_2_1_1 = fadd float %sum_2_1, %tmp_41_1_1

]]></Node>
<StgValue><ssdm name="sum_2_1_1"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="570" st_id="43" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:229  %sum_2_1_1 = fadd float %sum_2_1, %tmp_41_1_1

]]></Node>
<StgValue><ssdm name="sum_2_1_1"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="571" st_id="44" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:233  %sum_2_1_2 = fadd float %sum_2_1_1, %tmp_41_1_2

]]></Node>
<StgValue><ssdm name="sum_2_1_2"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="572" st_id="45" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:233  %sum_2_1_2 = fadd float %sum_2_1_1, %tmp_41_1_2

]]></Node>
<StgValue><ssdm name="sum_2_1_2"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="573" st_id="46" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:233  %sum_2_1_2 = fadd float %sum_2_1_1, %tmp_41_1_2

]]></Node>
<StgValue><ssdm name="sum_2_1_2"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="574" st_id="47" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:233  %sum_2_1_2 = fadd float %sum_2_1_1, %tmp_41_1_2

]]></Node>
<StgValue><ssdm name="sum_2_1_2"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="575" st_id="48" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:233  %sum_2_1_2 = fadd float %sum_2_1_1, %tmp_41_1_2

]]></Node>
<StgValue><ssdm name="sum_2_1_2"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="576" st_id="49" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:237  %sum_2_1_3 = fadd float %sum_2_1_2, %tmp_41_1_3

]]></Node>
<StgValue><ssdm name="sum_2_1_3"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="577" st_id="50" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:237  %sum_2_1_3 = fadd float %sum_2_1_2, %tmp_41_1_3

]]></Node>
<StgValue><ssdm name="sum_2_1_3"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="578" st_id="51" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:237  %sum_2_1_3 = fadd float %sum_2_1_2, %tmp_41_1_3

]]></Node>
<StgValue><ssdm name="sum_2_1_3"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="579" st_id="52" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:237  %sum_2_1_3 = fadd float %sum_2_1_2, %tmp_41_1_3

]]></Node>
<StgValue><ssdm name="sum_2_1_3"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="580" st_id="53" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:237  %sum_2_1_3 = fadd float %sum_2_1_2, %tmp_41_1_3

]]></Node>
<StgValue><ssdm name="sum_2_1_3"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="581" st_id="54" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:241  %sum_2_1_4 = fadd float %sum_2_1_3, %tmp_41_1_4

]]></Node>
<StgValue><ssdm name="sum_2_1_4"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="582" st_id="55" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:241  %sum_2_1_4 = fadd float %sum_2_1_3, %tmp_41_1_4

]]></Node>
<StgValue><ssdm name="sum_2_1_4"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="583" st_id="56" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:241  %sum_2_1_4 = fadd float %sum_2_1_3, %tmp_41_1_4

]]></Node>
<StgValue><ssdm name="sum_2_1_4"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="584" st_id="57" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:241  %sum_2_1_4 = fadd float %sum_2_1_3, %tmp_41_1_4

]]></Node>
<StgValue><ssdm name="sum_2_1_4"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="585" st_id="58" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:241  %sum_2_1_4 = fadd float %sum_2_1_3, %tmp_41_1_4

]]></Node>
<StgValue><ssdm name="sum_2_1_4"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="586" st_id="59" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:245  %sum_2_2 = fadd float %sum_2_1_4, %tmp_41_2

]]></Node>
<StgValue><ssdm name="sum_2_2"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="587" st_id="60" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:245  %sum_2_2 = fadd float %sum_2_1_4, %tmp_41_2

]]></Node>
<StgValue><ssdm name="sum_2_2"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="588" st_id="61" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:245  %sum_2_2 = fadd float %sum_2_1_4, %tmp_41_2

]]></Node>
<StgValue><ssdm name="sum_2_2"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="589" st_id="62" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:245  %sum_2_2 = fadd float %sum_2_1_4, %tmp_41_2

]]></Node>
<StgValue><ssdm name="sum_2_2"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="590" st_id="63" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:245  %sum_2_2 = fadd float %sum_2_1_4, %tmp_41_2

]]></Node>
<StgValue><ssdm name="sum_2_2"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="591" st_id="64" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:249  %sum_2_2_1 = fadd float %sum_2_2, %tmp_41_2_1

]]></Node>
<StgValue><ssdm name="sum_2_2_1"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="592" st_id="65" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:249  %sum_2_2_1 = fadd float %sum_2_2, %tmp_41_2_1

]]></Node>
<StgValue><ssdm name="sum_2_2_1"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="593" st_id="66" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:249  %sum_2_2_1 = fadd float %sum_2_2, %tmp_41_2_1

]]></Node>
<StgValue><ssdm name="sum_2_2_1"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="594" st_id="67" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:249  %sum_2_2_1 = fadd float %sum_2_2, %tmp_41_2_1

]]></Node>
<StgValue><ssdm name="sum_2_2_1"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="595" st_id="68" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:249  %sum_2_2_1 = fadd float %sum_2_2, %tmp_41_2_1

]]></Node>
<StgValue><ssdm name="sum_2_2_1"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="596" st_id="69" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:253  %sum_2_2_2 = fadd float %sum_2_2_1, %tmp_41_2_2

]]></Node>
<StgValue><ssdm name="sum_2_2_2"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="597" st_id="70" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:253  %sum_2_2_2 = fadd float %sum_2_2_1, %tmp_41_2_2

]]></Node>
<StgValue><ssdm name="sum_2_2_2"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="598" st_id="71" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:253  %sum_2_2_2 = fadd float %sum_2_2_1, %tmp_41_2_2

]]></Node>
<StgValue><ssdm name="sum_2_2_2"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="599" st_id="72" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:253  %sum_2_2_2 = fadd float %sum_2_2_1, %tmp_41_2_2

]]></Node>
<StgValue><ssdm name="sum_2_2_2"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="600" st_id="73" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:253  %sum_2_2_2 = fadd float %sum_2_2_1, %tmp_41_2_2

]]></Node>
<StgValue><ssdm name="sum_2_2_2"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="601" st_id="74" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:257  %sum_2_2_3 = fadd float %sum_2_2_2, %tmp_41_2_3

]]></Node>
<StgValue><ssdm name="sum_2_2_3"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="602" st_id="75" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:257  %sum_2_2_3 = fadd float %sum_2_2_2, %tmp_41_2_3

]]></Node>
<StgValue><ssdm name="sum_2_2_3"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="603" st_id="76" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:257  %sum_2_2_3 = fadd float %sum_2_2_2, %tmp_41_2_3

]]></Node>
<StgValue><ssdm name="sum_2_2_3"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="604" st_id="77" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:257  %sum_2_2_3 = fadd float %sum_2_2_2, %tmp_41_2_3

]]></Node>
<StgValue><ssdm name="sum_2_2_3"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="605" st_id="78" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:257  %sum_2_2_3 = fadd float %sum_2_2_2, %tmp_41_2_3

]]></Node>
<StgValue><ssdm name="sum_2_2_3"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="606" st_id="79" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:261  %sum_2_2_4 = fadd float %sum_2_2_3, %tmp_41_2_4

]]></Node>
<StgValue><ssdm name="sum_2_2_4"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="607" st_id="80" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:261  %sum_2_2_4 = fadd float %sum_2_2_3, %tmp_41_2_4

]]></Node>
<StgValue><ssdm name="sum_2_2_4"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="608" st_id="81" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:261  %sum_2_2_4 = fadd float %sum_2_2_3, %tmp_41_2_4

]]></Node>
<StgValue><ssdm name="sum_2_2_4"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="609" st_id="82" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:261  %sum_2_2_4 = fadd float %sum_2_2_3, %tmp_41_2_4

]]></Node>
<StgValue><ssdm name="sum_2_2_4"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="610" st_id="83" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:261  %sum_2_2_4 = fadd float %sum_2_2_3, %tmp_41_2_4

]]></Node>
<StgValue><ssdm name="sum_2_2_4"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="611" st_id="84" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:265  %sum_2_3 = fadd float %sum_2_2_4, %tmp_41_3

]]></Node>
<StgValue><ssdm name="sum_2_3"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="612" st_id="85" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:265  %sum_2_3 = fadd float %sum_2_2_4, %tmp_41_3

]]></Node>
<StgValue><ssdm name="sum_2_3"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="613" st_id="86" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:265  %sum_2_3 = fadd float %sum_2_2_4, %tmp_41_3

]]></Node>
<StgValue><ssdm name="sum_2_3"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="614" st_id="87" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:265  %sum_2_3 = fadd float %sum_2_2_4, %tmp_41_3

]]></Node>
<StgValue><ssdm name="sum_2_3"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="615" st_id="88" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:265  %sum_2_3 = fadd float %sum_2_2_4, %tmp_41_3

]]></Node>
<StgValue><ssdm name="sum_2_3"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="616" st_id="89" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:269  %sum_2_3_1 = fadd float %sum_2_3, %tmp_41_3_1

]]></Node>
<StgValue><ssdm name="sum_2_3_1"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="617" st_id="90" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:269  %sum_2_3_1 = fadd float %sum_2_3, %tmp_41_3_1

]]></Node>
<StgValue><ssdm name="sum_2_3_1"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="618" st_id="91" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:269  %sum_2_3_1 = fadd float %sum_2_3, %tmp_41_3_1

]]></Node>
<StgValue><ssdm name="sum_2_3_1"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="619" st_id="92" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:269  %sum_2_3_1 = fadd float %sum_2_3, %tmp_41_3_1

]]></Node>
<StgValue><ssdm name="sum_2_3_1"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="620" st_id="93" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:269  %sum_2_3_1 = fadd float %sum_2_3, %tmp_41_3_1

]]></Node>
<StgValue><ssdm name="sum_2_3_1"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="621" st_id="94" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:273  %sum_2_3_2 = fadd float %sum_2_3_1, %tmp_41_3_2

]]></Node>
<StgValue><ssdm name="sum_2_3_2"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="622" st_id="95" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:273  %sum_2_3_2 = fadd float %sum_2_3_1, %tmp_41_3_2

]]></Node>
<StgValue><ssdm name="sum_2_3_2"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="623" st_id="96" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:273  %sum_2_3_2 = fadd float %sum_2_3_1, %tmp_41_3_2

]]></Node>
<StgValue><ssdm name="sum_2_3_2"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="624" st_id="97" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:273  %sum_2_3_2 = fadd float %sum_2_3_1, %tmp_41_3_2

]]></Node>
<StgValue><ssdm name="sum_2_3_2"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="625" st_id="98" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:273  %sum_2_3_2 = fadd float %sum_2_3_1, %tmp_41_3_2

]]></Node>
<StgValue><ssdm name="sum_2_3_2"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="626" st_id="99" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:277  %sum_2_3_3 = fadd float %sum_2_3_2, %tmp_41_3_3

]]></Node>
<StgValue><ssdm name="sum_2_3_3"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="627" st_id="100" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:277  %sum_2_3_3 = fadd float %sum_2_3_2, %tmp_41_3_3

]]></Node>
<StgValue><ssdm name="sum_2_3_3"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="628" st_id="101" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:277  %sum_2_3_3 = fadd float %sum_2_3_2, %tmp_41_3_3

]]></Node>
<StgValue><ssdm name="sum_2_3_3"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="629" st_id="102" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:277  %sum_2_3_3 = fadd float %sum_2_3_2, %tmp_41_3_3

]]></Node>
<StgValue><ssdm name="sum_2_3_3"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="630" st_id="103" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:277  %sum_2_3_3 = fadd float %sum_2_3_2, %tmp_41_3_3

]]></Node>
<StgValue><ssdm name="sum_2_3_3"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="631" st_id="104" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:281  %sum_2_3_4 = fadd float %sum_2_3_3, %tmp_41_3_4

]]></Node>
<StgValue><ssdm name="sum_2_3_4"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="632" st_id="105" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:281  %sum_2_3_4 = fadd float %sum_2_3_3, %tmp_41_3_4

]]></Node>
<StgValue><ssdm name="sum_2_3_4"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="633" st_id="106" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:281  %sum_2_3_4 = fadd float %sum_2_3_3, %tmp_41_3_4

]]></Node>
<StgValue><ssdm name="sum_2_3_4"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="634" st_id="107" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:281  %sum_2_3_4 = fadd float %sum_2_3_3, %tmp_41_3_4

]]></Node>
<StgValue><ssdm name="sum_2_3_4"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="635" st_id="108" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:281  %sum_2_3_4 = fadd float %sum_2_3_3, %tmp_41_3_4

]]></Node>
<StgValue><ssdm name="sum_2_3_4"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="636" st_id="109" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:285  %sum_2_4 = fadd float %sum_2_3_4, %tmp_41_4

]]></Node>
<StgValue><ssdm name="sum_2_4"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="637" st_id="110" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:285  %sum_2_4 = fadd float %sum_2_3_4, %tmp_41_4

]]></Node>
<StgValue><ssdm name="sum_2_4"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="638" st_id="111" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:285  %sum_2_4 = fadd float %sum_2_3_4, %tmp_41_4

]]></Node>
<StgValue><ssdm name="sum_2_4"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="639" st_id="112" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:285  %sum_2_4 = fadd float %sum_2_3_4, %tmp_41_4

]]></Node>
<StgValue><ssdm name="sum_2_4"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="640" st_id="113" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:285  %sum_2_4 = fadd float %sum_2_3_4, %tmp_41_4

]]></Node>
<StgValue><ssdm name="sum_2_4"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="641" st_id="114" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:289  %sum_2_4_1 = fadd float %sum_2_4, %tmp_41_4_1

]]></Node>
<StgValue><ssdm name="sum_2_4_1"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="642" st_id="115" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:289  %sum_2_4_1 = fadd float %sum_2_4, %tmp_41_4_1

]]></Node>
<StgValue><ssdm name="sum_2_4_1"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="643" st_id="116" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:289  %sum_2_4_1 = fadd float %sum_2_4, %tmp_41_4_1

]]></Node>
<StgValue><ssdm name="sum_2_4_1"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="644" st_id="117" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:289  %sum_2_4_1 = fadd float %sum_2_4, %tmp_41_4_1

]]></Node>
<StgValue><ssdm name="sum_2_4_1"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="645" st_id="118" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:289  %sum_2_4_1 = fadd float %sum_2_4, %tmp_41_4_1

]]></Node>
<StgValue><ssdm name="sum_2_4_1"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="646" st_id="119" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:293  %sum_2_4_2 = fadd float %sum_2_4_1, %tmp_41_4_2

]]></Node>
<StgValue><ssdm name="sum_2_4_2"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="647" st_id="120" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:293  %sum_2_4_2 = fadd float %sum_2_4_1, %tmp_41_4_2

]]></Node>
<StgValue><ssdm name="sum_2_4_2"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="648" st_id="121" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:293  %sum_2_4_2 = fadd float %sum_2_4_1, %tmp_41_4_2

]]></Node>
<StgValue><ssdm name="sum_2_4_2"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="649" st_id="122" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:293  %sum_2_4_2 = fadd float %sum_2_4_1, %tmp_41_4_2

]]></Node>
<StgValue><ssdm name="sum_2_4_2"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="650" st_id="123" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:293  %sum_2_4_2 = fadd float %sum_2_4_1, %tmp_41_4_2

]]></Node>
<StgValue><ssdm name="sum_2_4_2"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="651" st_id="124" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:297  %sum_2_4_3 = fadd float %sum_2_4_2, %tmp_41_4_3

]]></Node>
<StgValue><ssdm name="sum_2_4_3"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="652" st_id="125" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:297  %sum_2_4_3 = fadd float %sum_2_4_2, %tmp_41_4_3

]]></Node>
<StgValue><ssdm name="sum_2_4_3"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="653" st_id="126" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:297  %sum_2_4_3 = fadd float %sum_2_4_2, %tmp_41_4_3

]]></Node>
<StgValue><ssdm name="sum_2_4_3"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="654" st_id="127" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:297  %sum_2_4_3 = fadd float %sum_2_4_2, %tmp_41_4_3

]]></Node>
<StgValue><ssdm name="sum_2_4_3"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="655" st_id="128" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:297  %sum_2_4_3 = fadd float %sum_2_4_2, %tmp_41_4_3

]]></Node>
<StgValue><ssdm name="sum_2_4_3"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="656" st_id="129" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:301  %sum_2_4_4 = fadd float %sum_2_4_3, %tmp_41_4_4

]]></Node>
<StgValue><ssdm name="sum_2_4_4"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="657" st_id="130" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:301  %sum_2_4_4 = fadd float %sum_2_4_3, %tmp_41_4_4

]]></Node>
<StgValue><ssdm name="sum_2_4_4"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="658" st_id="131" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:301  %sum_2_4_4 = fadd float %sum_2_4_3, %tmp_41_4_4

]]></Node>
<StgValue><ssdm name="sum_2_4_4"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="659" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="3">
<![CDATA[
.preheader6.preheader:4  %tmp_mid2 = zext i3 %tmp_mid2_v to i64

]]></Node>
<StgValue><ssdm name="tmp_mid2"/></StgValue>
</operation>

<operation id="660" st_id="132" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:301  %sum_2_4_4 = fadd float %sum_2_4_3, %tmp_41_4_4

]]></Node>
<StgValue><ssdm name="sum_2_4_4"/></StgValue>
</operation>

<operation id="661" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader6.preheader:303  %bias_addr = getelementptr [6 x float]* %bias, i64 0, i64 %tmp_mid2

]]></Node>
<StgValue><ssdm name="bias_addr"/></StgValue>
</operation>

<operation id="662" st_id="132" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="3">
<![CDATA[
.preheader6.preheader:304  %bias_load = load float* %bias_addr, align 4

]]></Node>
<StgValue><ssdm name="bias_load"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="663" st_id="133" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:301  %sum_2_4_4 = fadd float %sum_2_4_3, %tmp_41_4_4

]]></Node>
<StgValue><ssdm name="sum_2_4_4"/></StgValue>
</operation>

<operation id="664" st_id="133" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="3">
<![CDATA[
.preheader6.preheader:304  %bias_load = load float* %bias_addr, align 4

]]></Node>
<StgValue><ssdm name="bias_load"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="665" st_id="134" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:305  %tmp_15 = fadd float %sum_2_4_4, %bias_load

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="666" st_id="135" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:305  %tmp_15 = fadd float %sum_2_4_4, %bias_load

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="667" st_id="136" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:305  %tmp_15 = fadd float %sum_2_4_4, %bias_load

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="668" st_id="137" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:305  %tmp_15 = fadd float %sum_2_4_4, %bias_load

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="669" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="8" op_0_bw="8" op_1_bw="3" op_2_bw="5">
<![CDATA[
.preheader6.preheader:82  %tmp_85 = call i8 @_ssdm_op_BitConcatenate.i8.i3.i5(i3 %tmp_mid2_v, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="670" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="9" op_0_bw="8">
<![CDATA[
.preheader6.preheader:83  %p_shl2_cast = zext i8 %tmp_85 to i9

]]></Node>
<StgValue><ssdm name="p_shl2_cast"/></StgValue>
</operation>

<operation id="671" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
.preheader6.preheader:84  %tmp_86 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %tmp_mid2_v, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="672" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="9" op_0_bw="5">
<![CDATA[
.preheader6.preheader:85  %p_shl3_cast = zext i5 %tmp_86 to i9

]]></Node>
<StgValue><ssdm name="p_shl3_cast"/></StgValue>
</operation>

<operation id="673" st_id="138" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader6.preheader:86  %tmp_87 = sub i9 %p_shl2_cast, %p_shl3_cast

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="674" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="10" op_0_bw="9">
<![CDATA[
.preheader6.preheader:87  %tmp_125_cast = sext i9 %tmp_87 to i10

]]></Node>
<StgValue><ssdm name="tmp_125_cast"/></StgValue>
</operation>

<operation id="675" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="10" op_0_bw="5">
<![CDATA[
.preheader6.preheader:95  %tmp_mid2_cast_59 = zext i5 %tmp_mid2_58 to i10

]]></Node>
<StgValue><ssdm name="tmp_mid2_cast_59"/></StgValue>
</operation>

<operation id="676" st_id="138" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader6.preheader:96  %tmp_89 = add i10 %tmp_125_cast, %tmp_mid2_cast_59

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="677" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="9" op_0_bw="10">
<![CDATA[
.preheader6.preheader:97  %tmp_90 = trunc i10 %tmp_89 to i9

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="678" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="14" op_0_bw="14" op_1_bw="9" op_2_bw="5">
<![CDATA[
.preheader6.preheader:98  %p_shl_cast = call i14 @_ssdm_op_BitConcatenate.i14.i9.i5(i9 %tmp_90, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="679" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
.preheader6.preheader:99  %tmp_91 = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %tmp_89, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="680" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="14" op_0_bw="12">
<![CDATA[
.preheader6.preheader:100  %p_shl1_cast = sext i12 %tmp_91 to i14

]]></Node>
<StgValue><ssdm name="p_shl1_cast"/></StgValue>
</operation>

<operation id="681" st_id="138" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader6.preheader:101  %tmp_92 = sub i14 %p_shl_cast, %p_shl1_cast

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="682" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="14" op_0_bw="5">
<![CDATA[
.preheader6.preheader:120  %tmp_14_cast = zext i5 %w_mid2 to i14

]]></Node>
<StgValue><ssdm name="tmp_14_cast"/></StgValue>
</operation>

<operation id="683" st_id="138" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader6.preheader:136  %tmp_111 = add i14 %tmp_92, %tmp_14_cast

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="684" st_id="138" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:305  %tmp_15 = fadd float %sum_2_4_4, %bias_load

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="685" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader6.preheader:118  %tmp_11 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="686" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="14">
<![CDATA[
.preheader6.preheader:137  %tmp_153_cast = zext i14 %tmp_111 to i64

]]></Node>
<StgValue><ssdm name="tmp_153_cast"/></StgValue>
</operation>

<operation id="687" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader6.preheader:138  %output_addr = getelementptr [4704 x float]* %output_r, i64 0, i64 %tmp_153_cast

]]></Node>
<StgValue><ssdm name="output_addr"/></StgValue>
</operation>

<operation id="688" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader6.preheader:302  call void (...)* @_ssdm_op_SpecPipeline(i32 13, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="689" st_id="139" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
.preheader6.preheader:306  store float %tmp_15, float* %output_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="690" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader6.preheader:307  %empty_60 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_11)

]]></Node>
<StgValue><ssdm name="empty_60"/></StgValue>
</operation>

<operation id="691" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="0">
<![CDATA[
.preheader6.preheader:310  br label %.preheader5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="692" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
