
<html><head><title>Hierarchical References</title>
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="pverma" />
<meta name="CreateDate" content="2023-10-01" />
<meta name="CreateTime" content="1696223223" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes multi-snapshot incremental elaboration." />
<meta name="DocTitle" content="Multi-Snapshot Incremental Elaboration" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="Hierarchical References" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="concept" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="MSIE," />
<meta name="prod_subfeature" content="Hierarchical References," />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="" />
<meta name="FileType" content="Chapter" />
<meta name="Keyword" content="IncElab" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2023-10-01" />
<meta name="ModifiedTime" content="1696223223" />
<meta name="NextFile" content="Verilog_and_SystemVerilog_Datatypes_Supported_for_Hierarchical_References.html" />
<meta name="Group" content="Verilog Simulation, VHDL Simulation" />
<meta name="Platform" content="Functional Verification," />
<meta name="PrevFile" content="Supported_SystemVerilog_UVM-SystemVerilog_Ports.html" />
<meta name="c_product" content="Xcelium," />
<meta name="Product" content="Xcelium," />
<meta name="ProductFamily" content="Xcelium," />
<meta name="ProductVersion" content="23.09" />
<meta name="RightsManagement" content="Copyright 2023 Cadence Design Systems Inc." />
<meta name="Title" content="Multi-Snapshot Incremental Elaboration -- Hierarchical References" />
<meta name="Version" content="23.09" />
<meta name="Renderer" content="WIKI" />
<meta name="SpaceKey" content="IncElab2309" />
<meta name="confluence-version" content="7.4.1" />
<meta name="ecms-plugin-version" content="04.20.007" />

        
        <link href="styles/site.css" rel="stylesheet" type="text/css" />
        <meta content="text/html; charset=UTF-8" http-equiv="Content-Type" />
    

    
<script>
  document.addEventListener("DOMContentLoaded", function(event) {
    document.querySelectorAll("img").forEach((img, index) => {
   img.addEventListener("click", (e) => { 
    document.querySelector("#cad_image_modal").classList.add("opac");
      document.querySelector("#cad_image_modal_center").innerHTML = `<img style="position:absolute;top:0;bottom:0;left:0;right:0; margin: auto;max-height: 96%;max-width: 96%;" src="${e.target.src}">`;});});});
</script>

<style>
 img{cursor:pointer;
 }
 #cad_image_modal{
 position:fixed;left:0;top:0;width:100%;background:#00000099;overflow:hidden;height:0;opacity:0;transition: height 0ms 1s, opacity 1s 0ms;
 }
 #cad_image_modal.opac{height: 100%;opacity: 1;transition: height 0ms 0ms, opacity 1s 0ms;
 }
 #cad_image_modal span{
  position:fixed;right:10px;top:10px;cursor:pointer;color:#fff;
 }
 </style>

</head><body style="background-color: #FFFFFF;"><!-- Begin Buttons --><header xmlns:html="http://www.w3.org/1999/xhtml"><div class="docHeadr">Product Documentation<img src="images/Cadence-Logo.jpg" /></div>
<nav class="blueHead"><ul><li><a class="content" href="IncElabTOC.html">Contents</a></li><li><a class="prev" href="Supported_SystemVerilog_UVM-SystemVerilog_Ports.html" title="Supported_SystemVerilog_UVM-SystemVerilog_Ports">Supported_SystemVerilog_UVM-Sy ...</a></li><li style="float: right;"><a class="viewPrint" href="IncElab.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="Verilog_and_SystemVerilog_Datatypes_Supported_for_Hierarchical_References.html" title="Verilog_and_SystemVerilog_Datatypes_Supported_for_Hierarchical_References">Verilog_and_SystemVerilog_Data ...</a></li></ul></nav></header><!-- End Buttons --><div xmlns:html="http://www.w3.org/1999/xhtml" style="font-size:14px;line-height:1.42857142857;margin:20px 0 0 0;font-weight:bold;"><center>Multi-Snapshot Incremental Elaboration<br />Product Version 23.09, September 2023</center></div>
<div xmlns:html="http://www.w3.org/1999/xhtml" style="margin-left:5%;">
<p></p>

<p></p>
<div id="main-header">
                    
                    
                                                <div style="width: 100%; font-size: 32px; text-align: left;               font-weight: bold;">7</div>
<h1 style="margin: 4px 0 4px;"><span>Hierarchical References</span></h1>

                    
                </div>
<div class="wiki-content group" id="main-content">
                    
<p><span class="confluence-anchor-link" id="HierarchicalReferences-43277"></span><span id="Hierarchical References-marker_1081626"></span><span id="Hierarchical References-marker_1081627"></span><span id="Hierarchical References-marker_1081629"></span>By default, when a primary partition is elaborated, the elaborator has no knowledge of the rest of the design.</p>

<p>Hierarchical names that would resolve to declarations in another partition result in an unresolved hierarchical name error unless you map the names to real object paths using the <code>-genhref</code>&#160;option.</p>

<p>When elaborating a primary partition that is not at the top of the overall design hierarchy, a hierarchical reference that uses a full path name starting at the top of the hierarchy also gives an unresolved name error, even though the name refers to an object in the primary snapshot. However, you can use the <code>-incrpath</code> option to specify the path(s) to the primary partition and overcome this problem.</p>

<p>Hierarchical references in the incremental partition do not have this problem because the whole design hierarchy is known when the simulation snapshot is being elaborated. However, for performance reasons, each object in any primary partition that is the target of a hierarchical reference from the incremental partition must be given special permission when the primary snapshot is elaborated. If the necessary permissions have not been granted, the elaborator generates an error.&#160;</p>
<h6 id="HierarchicalReferences-RelatedTopics">Related Topics</h6><ul><li><a href="Generating_an_href_File.html">Generating an href File</a></li><li><a href="Specifying_Hierarchical_Reference_Permissions.html">Specifying Hierarchical Reference Permissions</a></li></ul>
<p><code>
  </code></p>

                    </div>
<br /><br /></div>
<footer xmlns:html="http://www.w3.org/1999/xhtml"><nav class="navigation"><b><em><a href="Supported_SystemVerilog_UVM-SystemVerilog_Ports.html" id="prev" title="Supported_SystemVerilog_UVM-SystemVerilog_Ports">Supported_SystemVerilog_UVM-Sy ...</a></em></b><b><em><a href="Verilog_and_SystemVerilog_Datatypes_Supported_for_Hierarchical_References.html" id="nex" title="Verilog_and_SystemVerilog_Datatypes_Supported_for_Hierarchical_References">Verilog_and_SystemVerilog_Data ...</a></em></b></nav><div>
          For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2023, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved.
        </div>
</footer><br xmlns:html="http://www.w3.org/1999/xhtml" />
<div id="cad_image_modal" style="background-color: rgba(0, 0, 0, 0.6);"><center id="cad_image_modal_center">&#160;&#10240;</center><span style="margin-right:50px;margin-top:100px;font-weight:bold;font-size:20px;background:#e5e5e5;border:1px solid #e5e5e5;border-radius:25px;height:30px;width:20px;padding-left:6px;padding-top:2px;color: black;" onclick="document.querySelector('#cad_image_modal').classList.remove('opac');">X</span></div>

</body></html>