#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x564640ed4890 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x564640ef6b60 .scope module, "tpu" "tpu" 3 4;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "ub_wr_host_data_in";
    .port_info 3 /INPUT 2 "ub_wr_host_valid_in";
    .port_info 4 /INPUT 1 "ub_rd_start_in";
    .port_info 5 /INPUT 1 "ub_rd_transpose";
    .port_info 6 /INPUT 9 "ub_ptr_select";
    .port_info 7 /INPUT 16 "ub_rd_addr_in";
    .port_info 8 /INPUT 16 "ub_rd_row_size";
    .port_info 9 /INPUT 16 "ub_rd_col_size";
    .port_info 10 /INPUT 16 "learning_rate_in";
    .port_info 11 /INPUT 4 "vpu_data_pathway";
    .port_info 12 /INPUT 1 "sys_switch_in";
    .port_info 13 /INPUT 16 "vpu_leak_factor_in";
    .port_info 14 /INPUT 16 "inv_batch_size_times_two_in";
P_0x564640ce69f0 .param/l "SYSTOLIC_ARRAY_WIDTH" 0 3 5, +C4<00000000000000000000000000000010>;
L_0x564640fed240 .functor BUFZ 16, v0x564641003b50_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x564641006870 .functor BUFZ 16, v0x564641003c30_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x564641006900 .functor BUFZ 1, v0x5646410043a0_0, C4<0>, C4<0>, C4<0>;
L_0x564641006970 .functor BUFZ 1, v0x564641004440_0, C4<0>, C4<0>, C4<0>;
L_0x564641018d10 .functor BUFZ 16, L_0x564640fed240, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x564641018fd0 .functor BUFZ 16, L_0x564641006870, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x564641019110 .functor BUFZ 1, L_0x564641006900, C4<0>, C4<0>, C4<0>;
L_0x564641019180 .functor BUFZ 1, L_0x564641006970, C4<0>, C4<0>, C4<0>;
o0x7fb4cb9994c8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
L_0x564641019240 .functor BUFZ 16, o0x7fb4cb9994c8, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
o0x7fb4cb9994f8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
L_0x5646410192b0 .functor BUFZ 16, o0x7fb4cb9994f8, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
o0x7fb4cb999528 .functor BUFZ 1, C4<z>; HiZ drive
L_0x5646410193b0 .functor BUFZ 1, o0x7fb4cb999528, C4<0>, C4<0>, C4<0>;
o0x7fb4cb999558 .functor BUFZ 1, C4<z>; HiZ drive
L_0x564641019480 .functor BUFZ 1, o0x7fb4cb999558, C4<0>, C4<0>, C4<0>;
o0x7fb4cb98da08 .functor BUFZ 1, C4<z>; HiZ drive
v0x564640fd3f90_0 .net "clk", 0 0, o0x7fb4cb98da08;  0 drivers
o0x7fb4cb996fd8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x5646410045c0_0 .net "inv_batch_size_times_two_in", 15 0, o0x7fb4cb996fd8;  0 drivers
o0x7fb4cb9912d8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x564641004680_0 .net "learning_rate_in", 15 0, o0x7fb4cb9912d8;  0 drivers
o0x7fb4cb98dc18 .functor BUFZ 1, C4<z>; HiZ drive
v0x564641004720_0 .net "rst", 0 0, o0x7fb4cb98dc18;  0 drivers
v0x5646410047c0_0 .net "sys_data_out_21", 15 0, v0x564640fad540_0;  1 drivers
v0x5646410048d0_0 .net "sys_data_out_22", 15 0, v0x564640fb56f0_0;  1 drivers
o0x7fb4cb98daf8 .functor BUFZ 1, C4<z>; HiZ drive
v0x564641004990_0 .net "sys_switch_in", 0 0, o0x7fb4cb98daf8;  0 drivers
v0x564641004a80_0 .net "sys_valid_out_21", 0 0, v0x564640fad900_0;  1 drivers
v0x564641004b20_0 .net "sys_valid_out_22", 0 0, v0x564640fb5a40_0;  1 drivers
o0x7fb4cb9934c8 .functor BUFZ 9, C4<zzzzzzzzz>; HiZ drive
v0x564641004c50_0 .net "ub_ptr_select", 8 0, o0x7fb4cb9934c8;  0 drivers
v0x564641004d10_0 .net "ub_rd_H_data_out_0", 15 0, L_0x564641018d80;  1 drivers
v0x564641004db0_0 .net "ub_rd_H_data_out_1", 15 0, L_0x564641018e20;  1 drivers
v0x564641004ec0_0 .net "ub_rd_Y_data_out_0", 15 0, L_0x564641018bd0;  1 drivers
v0x564641004f80_0 .net "ub_rd_Y_data_out_1", 15 0, L_0x564641018c70;  1 drivers
o0x7fb4cb993678 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x564641005040_0 .net "ub_rd_addr_in", 15 0, o0x7fb4cb993678;  0 drivers
v0x564641005100_0 .net "ub_rd_bias_data_out_0", 15 0, L_0x564641018a30;  1 drivers
v0x5646410051a0_0 .net "ub_rd_bias_data_out_1", 15 0, L_0x564641018ad0;  1 drivers
o0x7fb4cb993768 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x564641005260_0 .net "ub_rd_col_size", 15 0, o0x7fb4cb993768;  0 drivers
v0x564641005320_0 .net "ub_rd_col_size_out", 15 0, v0x564640fd2130_0;  1 drivers
v0x564641005410_0 .net "ub_rd_col_size_valid_out", 0 0, v0x564640fd2220_0;  1 drivers
v0x564640fd22f0_0 .array/port v0x564640fd22f0, 0;
v0x564641005500_0 .net "ub_rd_input_data_out_0", 15 0, v0x564640fd22f0_0;  1 drivers
v0x564640fd22f0_1 .array/port v0x564640fd22f0, 1;
v0x5646410055c0_0 .net "ub_rd_input_data_out_1", 15 0, v0x564640fd22f0_1;  1 drivers
v0x564641005710_0 .net "ub_rd_input_valid_out_0", 0 0, L_0x564641018460;  1 drivers
v0x5646410057b0_0 .net "ub_rd_input_valid_out_1", 0 0, L_0x564641018590;  1 drivers
o0x7fb4cb993888 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x564641005850_0 .net "ub_rd_row_size", 15 0, o0x7fb4cb993888;  0 drivers
o0x7fb4cb9938b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5646410058f0_0 .net "ub_rd_start_in", 0 0, o0x7fb4cb9938b8;  0 drivers
o0x7fb4cb9938e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x564641005990_0 .net "ub_rd_transpose", 0 0, o0x7fb4cb9938e8;  0 drivers
v0x564641005a30_0 .net "ub_rd_weight_data_out_0", 15 0, L_0x564641018630;  1 drivers
v0x564641005ad0_0 .net "ub_rd_weight_data_out_1", 15 0, L_0x564641018760;  1 drivers
v0x564641005b70_0 .net "ub_rd_weight_valid_out_0", 0 0, L_0x5646410188d0;  1 drivers
v0x564641005ca0_0 .net "ub_rd_weight_valid_out_1", 0 0, L_0x564641018940;  1 drivers
v0x564641005dd0 .array "ub_wr_data_in", 1 0;
v0x564641005dd0_0 .net v0x564641005dd0 0, 15 0, L_0x564640fed240; 1 drivers
v0x564641005dd0_1 .net v0x564641005dd0 1, 15 0, L_0x564641006870; 1 drivers
v0x564641005ed0 .array "ub_wr_host_data_in", 1 0;
v0x564641005ed0_0 .net v0x564641005ed0 0, 15 0, o0x7fb4cb9994c8; 0 drivers
v0x564641005ed0_1 .net v0x564641005ed0 1, 15 0, o0x7fb4cb9994f8; 0 drivers
v0x564641005ff0 .array "ub_wr_host_valid_in", 1 0;
v0x564641005ff0_0 .net v0x564641005ff0 0, 0 0, o0x7fb4cb999528; 0 drivers
v0x564641005ff0_1 .net v0x564641005ff0 1, 0 0, o0x7fb4cb999558; 0 drivers
v0x5646410060f0 .array "ub_wr_valid_in", 1 0;
v0x5646410060f0_0 .net v0x5646410060f0 0, 0 0, L_0x564641006900; 1 drivers
v0x5646410060f0_1 .net v0x5646410060f0 1, 0 0, L_0x564641006970; 1 drivers
v0x5646410061f0_0 .net "vpu_data_out_1", 15 0, v0x564641003b50_0;  1 drivers
v0x5646410062b0_0 .net "vpu_data_out_2", 15 0, v0x564641003c30_0;  1 drivers
o0x7fb4cb999048 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x564641006350_0 .net "vpu_data_pathway", 3 0, o0x7fb4cb999048;  0 drivers
o0x7fb4cb995628 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x5646410063f0_0 .net "vpu_leak_factor_in", 15 0, o0x7fb4cb995628;  0 drivers
v0x5646410064b0_0 .net "vpu_valid_out_1", 0 0, v0x5646410043a0_0;  1 drivers
v0x564641006550_0 .net "vpu_valid_out_2", 0 0, v0x564641004440_0;  1 drivers
S_0x564640ed50c0 .scope module, "systolic_inst" "systolic" 3 130, 4 5 0, S_0x564640ef6b60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "sys_data_in_11";
    .port_info 3 /INPUT 16 "sys_data_in_21";
    .port_info 4 /INPUT 1 "sys_start";
    .port_info 5 /OUTPUT 16 "sys_data_out_21";
    .port_info 6 /OUTPUT 16 "sys_data_out_22";
    .port_info 7 /OUTPUT 1 "sys_valid_out_21";
    .port_info 8 /OUTPUT 1 "sys_valid_out_22";
    .port_info 9 /INPUT 16 "sys_weight_in_11";
    .port_info 10 /INPUT 16 "sys_weight_in_12";
    .port_info 11 /INPUT 1 "sys_accept_w_1";
    .port_info 12 /INPUT 1 "sys_accept_w_2";
    .port_info 13 /INPUT 1 "sys_switch_in";
    .port_info 14 /INPUT 16 "ub_rd_col_size_in";
    .port_info 15 /INPUT 1 "ub_rd_col_size_valid_in";
P_0x564640efc080 .param/l "SYSTOLIC_ARRAY_WIDTH" 0 4 6, +C4<00000000000000000000000000000010>;
v0x564640fb61b0_0 .net "clk", 0 0, o0x7fb4cb98da08;  alias, 0 drivers
v0x564640fb6270_0 .var "pe_enabled", 1 0;
v0x564640fb6350_0 .net "pe_input_out_11", 15 0, v0x564640efbe10_0;  1 drivers
v0x564640fb6420_0 .net "pe_input_out_21", 15 0, v0x564640fad3c0_0;  1 drivers
v0x564640fb64e0_0 .net "pe_psum_out_11", 15 0, v0x564640efb6c0_0;  1 drivers
v0x564640fb6630_0 .net "pe_psum_out_12", 15 0, v0x564640dd15a0_0;  1 drivers
v0x564640fb6780_0 .net "pe_switch_out_11", 0 0, v0x564640e0e800_0;  1 drivers
v0x564640fb6820_0 .net "pe_switch_out_12", 0 0, v0x564640d732a0_0;  1 drivers
v0x564640fb68c0_0 .net "pe_valid_out_11", 0 0, v0x564640e0e980_0;  1 drivers
v0x564640fb69f0_0 .net "pe_valid_out_12", 0 0, v0x564640d733e0_0;  1 drivers
v0x564640fb6a90_0 .net "pe_weight_out_11", 15 0, v0x564640e0eb20_0;  1 drivers
v0x564640fb6b50_0 .net "pe_weight_out_12", 15 0, v0x564640d73560_0;  1 drivers
v0x564640fb6c10_0 .net "rst", 0 0, o0x7fb4cb98dc18;  alias, 0 drivers
v0x564640fb6d40_0 .net "sys_accept_w_1", 0 0, L_0x5646410188d0;  alias, 1 drivers
v0x564640fb6de0_0 .net "sys_accept_w_2", 0 0, L_0x564641018940;  alias, 1 drivers
v0x564640fb6ed0_0 .net "sys_data_in_11", 15 0, v0x564640fd22f0_0;  alias, 1 drivers
v0x564640fb6fe0_0 .net "sys_data_in_21", 15 0, v0x564640fd22f0_1;  alias, 1 drivers
v0x564640fb7200_0 .net "sys_data_out_21", 15 0, v0x564640fad540_0;  alias, 1 drivers
v0x564640fb72c0_0 .net "sys_data_out_22", 15 0, v0x564640fb56f0_0;  alias, 1 drivers
v0x564640fb7360_0 .net "sys_start", 0 0, L_0x564641018460;  alias, 1 drivers
v0x564640fb7400_0 .net "sys_switch_in", 0 0, o0x7fb4cb98daf8;  alias, 0 drivers
v0x564640fb74a0_0 .net "sys_valid_out_21", 0 0, v0x564640fad900_0;  alias, 1 drivers
v0x564640fb7540_0 .net "sys_valid_out_22", 0 0, v0x564640fb5a40_0;  alias, 1 drivers
v0x564640fb75e0_0 .net "sys_weight_in_11", 15 0, L_0x564641018630;  alias, 1 drivers
v0x564640fb7680_0 .net "sys_weight_in_12", 15 0, L_0x564641018760;  alias, 1 drivers
v0x564640fb7720_0 .net "ub_rd_col_size_in", 15 0, v0x564640fd2130_0;  alias, 1 drivers
v0x564640fb77c0_0 .net "ub_rd_col_size_valid_in", 0 0, v0x564640fd2220_0;  alias, 1 drivers
L_0x564641019f50 .part v0x564640fb6270_0, 0, 1;
L_0x56464101aa00 .part v0x564640fb6270_0, 1, 1;
L_0x56464101b490 .part v0x564640fb6270_0, 0, 1;
L_0x56464101bf40 .part v0x564640fb6270_0, 1, 1;
S_0x564640f74320 .scope module, "pe11" "pe" 4 56, 5 4 0, S_0x564640ed50c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "pe_psum_in";
    .port_info 3 /INPUT 16 "pe_weight_in";
    .port_info 4 /INPUT 1 "pe_accept_w_in";
    .port_info 5 /INPUT 16 "pe_input_in";
    .port_info 6 /INPUT 1 "pe_valid_in";
    .port_info 7 /INPUT 1 "pe_switch_in";
    .port_info 8 /INPUT 1 "pe_enabled";
    .port_info 9 /OUTPUT 16 "pe_psum_out";
    .port_info 10 /OUTPUT 16 "pe_weight_out";
    .port_info 11 /OUTPUT 16 "pe_input_out";
    .port_info 12 /OUTPUT 1 "pe_valid_out";
    .port_info 13 /OUTPUT 1 "pe_switch_out";
P_0x564640efb190 .param/l "DATA_WIDTH" 0 5 5, +C4<00000000000000000000000000010000>;
v0x564640efd490_0 .net "clk", 0 0, o0x7fb4cb98da08;  alias, 0 drivers
v0x564640efcc40_0 .net/s "mac_out", 15 0, L_0x564641019e60;  1 drivers
v0x564640efcd30_0 .net/s "mult_out", 15 0, L_0x5646410198a0;  1 drivers
v0x564640efc4a0_0 .net "pe_accept_w_in", 0 0, L_0x5646410188d0;  alias, 1 drivers
v0x564640efc560_0 .net "pe_enabled", 0 0, L_0x564641019f50;  1 drivers
v0x564640efbd50_0 .net/s "pe_input_in", 15 0, v0x564640fd22f0_0;  alias, 1 drivers
v0x564640efbe10_0 .var/s "pe_input_out", 15 0;
L_0x7fb4cb944138 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x564640efb5b0_0 .net/s "pe_psum_in", 15 0, L_0x7fb4cb944138;  1 drivers
v0x564640efb6c0_0 .var/s "pe_psum_out", 15 0;
v0x564640efaf30_0 .net "pe_switch_in", 0 0, o0x7fb4cb98daf8;  alias, 0 drivers
v0x564640e0e800_0 .var "pe_switch_out", 0 0;
v0x564640e0e8c0_0 .net "pe_valid_in", 0 0, L_0x564641018460;  alias, 1 drivers
v0x564640e0e980_0 .var "pe_valid_out", 0 0;
v0x564640e0ea40_0 .net/s "pe_weight_in", 15 0, L_0x564641018630;  alias, 1 drivers
v0x564640e0eb20_0 .var/s "pe_weight_out", 15 0;
v0x564640d41180_0 .net "rst", 0 0, o0x7fb4cb98dc18;  alias, 0 drivers
v0x564640d41240_0 .var/s "weight_reg_active", 15 0;
v0x564640d41410_0 .var/s "weight_reg_inactive", 15 0;
E_0x564640cb35a0 .event posedge, v0x564640d41180_0, v0x564640efd490_0;
E_0x564640cb4be0 .event anyedge, v0x564640efaf30_0, v0x564640d41410_0;
S_0x564640f975f0 .scope module, "adder" "fxp_add" 5 43, 6 110 0, S_0x564640f74320;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "ina";
    .port_info 1 /INPUT 16 "inb";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /OUTPUT 1 "overflow";
P_0x564640cb6f10 .param/l "ROUND" 0 6 117, +C4<00000000000000000000000000000001>;
P_0x564640cb6f50 .param/l "WIF" 1 6 126, +C4<00000000000000000000000000001000>;
P_0x564640cb6f90 .param/l "WIFA" 0 6 112, +C4<00000000000000000000000000001000>;
P_0x564640cb6fd0 .param/l "WIFB" 0 6 114, +C4<00000000000000000000000000001000>;
P_0x564640cb7010 .param/l "WII" 1 6 125, +C4<00000000000000000000000000001000>;
P_0x564640cb7050 .param/l "WIIA" 0 6 111, +C4<00000000000000000000000000001000>;
P_0x564640cb7090 .param/l "WIIB" 0 6 113, +C4<00000000000000000000000000001000>;
P_0x564640cb70d0 .param/l "WOF" 0 6 116, +C4<00000000000000000000000000001000>;
P_0x564640cb7110 .param/l "WOI" 0 6 115, +C4<00000000000000000000000000001000>;
P_0x564640cb7150 .param/l "WRF" 1 6 128, +C4<00000000000000000000000000001000>;
P_0x564640cb7190 .param/l "WRI" 1 6 127, +C4<000000000000000000000000000001001>;
v0x564640f74df0_0 .net/s *"_ivl_0", 16 0, L_0x564641019940;  1 drivers
v0x564640ef6ff0_0 .net/s *"_ivl_2", 16 0, L_0x564641019a30;  1 drivers
v0x564640ef6db0_0 .net "ina", 15 0, L_0x5646410198a0;  alias, 1 drivers
v0x564640f3bee0_0 .net "inaz", 15 0, L_0x564641019d20;  1 drivers
v0x564640f2e010_0 .net "inb", 15 0, L_0x7fb4cb944138;  alias, 1 drivers
v0x564640f58a60_0 .net "inbz", 15 0, L_0x564641019dc0;  1 drivers
v0x564640f58b30_0 .net "out", 15 0, L_0x564641019e60;  alias, 1 drivers
v0x564640ef8190_0 .net "overflow", 0 0, v0x564640fa5430_0;  1 drivers
v0x564640ef8230_0 .net/s "res", 16 0, L_0x564641019b20;  1 drivers
L_0x564641019940 .extend/s 17, L_0x564641019d20;
L_0x564641019a30 .extend/s 17, L_0x564641019dc0;
L_0x564641019b20 .arith/sum 17, L_0x564641019940, L_0x564641019a30;
S_0x564640f920b0 .scope module, "ina_zoom" "fxp_zoom" 6 140, 6 22 0, S_0x564640f975f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x564640e79e40 .param/l "ROUND" 0 6 27, +C4<00000000000000000000000000000000>;
P_0x564640e79e80 .param/l "WIF" 0 6 24, +C4<00000000000000000000000000001000>;
P_0x564640e79ec0 .param/l "WII" 0 6 23, +C4<00000000000000000000000000001000>;
P_0x564640e79f00 .param/l "WOF" 0 6 26, +C4<00000000000000000000000000001000>;
P_0x564640e79f40 .param/l "WOI" 0 6 25, +C4<00000000000000000000000000001000>;
v0x564640f3bb90_0 .net "in", 15 0, L_0x5646410198a0;  alias, 1 drivers
v0x564640f834c0_0 .var "ini", 7 0;
v0x564640f744c0_0 .var "inr", 15 0;
v0x564640eeb8a0_0 .net "out", 15 0, L_0x564641019d20;  alias, 1 drivers
v0x564640edabb0_0 .var "outf", 7 0;
v0x564640dd6230_0 .var "outi", 7 0;
v0x564640f58300_0 .var "overflow", 0 0;
L_0x564641019d20 .concat [ 8 8 0 0], v0x564640edabb0_0, v0x564640dd6230_0;
S_0x564640f60bd0 .scope generate, "genblk1" "genblk1" 6 55, 6 55 0, S_0x564640f920b0;
 .timescale -9 -12;
E_0x564640cb4870 .event anyedge, v0x564640f3bb90_0;
S_0x564640eeb700 .scope generate, "genblk2" "genblk2" 6 65, 6 65 0, S_0x564640f920b0;
 .timescale -9 -12;
E_0x564640c63c60 .event anyedge, v0x564640f744c0_0, v0x564640f834c0_0;
S_0x564640eec140 .scope module, "inb_zoom" "fxp_zoom" 6 152, 6 22 0, S_0x564640f975f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x564640e720c0 .param/l "ROUND" 0 6 27, +C4<00000000000000000000000000000000>;
P_0x564640e72100 .param/l "WIF" 0 6 24, +C4<00000000000000000000000000001000>;
P_0x564640e72140 .param/l "WII" 0 6 23, +C4<00000000000000000000000000001000>;
P_0x564640e72180 .param/l "WOF" 0 6 26, +C4<00000000000000000000000000001000>;
P_0x564640e721c0 .param/l "WOI" 0 6 25, +C4<00000000000000000000000000001000>;
v0x564640f767e0_0 .net "in", 15 0, L_0x7fb4cb944138;  alias, 1 drivers
v0x564640f79f20_0 .var "ini", 7 0;
v0x564640f7cc30_0 .var "inr", 15 0;
v0x564640f7d640_0 .net "out", 15 0, L_0x564641019dc0;  alias, 1 drivers
v0x564640f90150_0 .var "outf", 7 0;
v0x564640f872c0_0 .var "outi", 7 0;
v0x564640f85710_0 .var "overflow", 0 0;
L_0x564641019dc0 .concat [ 8 8 0 0], v0x564640f90150_0, v0x564640f872c0_0;
S_0x564640edaa10 .scope generate, "genblk1" "genblk1" 6 55, 6 55 0, S_0x564640eec140;
 .timescale -9 -12;
E_0x564640fa5d40 .event anyedge, v0x564640f767e0_0;
S_0x564640edb450 .scope generate, "genblk2" "genblk2" 6 65, 6 65 0, S_0x564640eec140;
 .timescale -9 -12;
E_0x564640fa5d80 .event anyedge, v0x564640f7cc30_0, v0x564640f79f20_0;
S_0x564640f8cfa0 .scope module, "res_zoom" "fxp_zoom" 6 164, 6 22 0, S_0x564640f975f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 17 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x564640f7dff0 .param/l "ROUND" 0 6 27, +C4<00000000000000000000000000000001>;
P_0x564640f7e030 .param/l "WIF" 0 6 24, +C4<00000000000000000000000000001000>;
P_0x564640f7e070 .param/l "WII" 0 6 23, +C4<000000000000000000000000000001001>;
P_0x564640f7e0b0 .param/l "WOF" 0 6 26, +C4<00000000000000000000000000001000>;
P_0x564640f7e0f0 .param/l "WOI" 0 6 25, +C4<00000000000000000000000000001000>;
v0x564640f83320_0 .net "in", 16 0, L_0x564641019b20;  alias, 1 drivers
v0x564640f8c5f0_0 .var "ini", 8 0;
v0x564640d8cbc0_0 .var "inr", 16 0;
v0x564640ee5500_0 .net "out", 15 0, L_0x564641019e60;  alias, 1 drivers
v0x564640ef61f0_0 .var "outf", 7 0;
v0x564640f1f6a0_0 .var "outi", 7 0;
v0x564640fa5430_0 .var "overflow", 0 0;
L_0x564641019e60 .concat [ 8 8 0 0], v0x564640ef61f0_0, v0x564640f1f6a0_0;
S_0x564640f6e600 .scope generate, "genblk1" "genblk1" 6 55, 6 55 0, S_0x564640f8cfa0;
 .timescale -9 -12;
E_0x564640f857f0 .event anyedge, v0x564640f83320_0;
S_0x564640f68ff0 .scope generate, "genblk2" "genblk2" 6 65, 6 65 0, S_0x564640f8cfa0;
 .timescale -9 -12;
E_0x564640f8d130 .event anyedge, v0x564640d8cbc0_0, v0x564640f8c5f0_0;
S_0x564640ef79f0 .scope module, "mult" "fxp_mul" 5 36, 6 278 0, S_0x564640f74320;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "ina";
    .port_info 1 /INPUT 16 "inb";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /OUTPUT 1 "overflow";
P_0x564640d62a00 .param/l "ROUND" 0 6 285, +C4<00000000000000000000000000000001>;
P_0x564640d62a40 .param/l "WIFA" 0 6 280, +C4<00000000000000000000000000001000>;
P_0x564640d62a80 .param/l "WIFB" 0 6 282, +C4<00000000000000000000000000001000>;
P_0x564640d62ac0 .param/l "WIIA" 0 6 279, +C4<00000000000000000000000000001000>;
P_0x564640d62b00 .param/l "WIIB" 0 6 281, +C4<00000000000000000000000000001000>;
P_0x564640d62b40 .param/l "WOF" 0 6 284, +C4<00000000000000000000000000001000>;
P_0x564640d62b80 .param/l "WOI" 0 6 283, +C4<00000000000000000000000000001000>;
P_0x564640d62bc0 .param/l "WRF" 1 6 294, +C4<000000000000000000000000000010000>;
P_0x564640d62c00 .param/l "WRI" 1 6 293, +C4<000000000000000000000000000010000>;
v0x564640f41270_0 .net/s *"_ivl_0", 31 0, L_0x5646410195c0;  1 drivers
v0x564640f41350_0 .net/s *"_ivl_2", 31 0, L_0x564641019690;  1 drivers
v0x564640f2f210_0 .net "ina", 15 0, v0x564640fd22f0_0;  alias, 1 drivers
v0x564640f2f2d0_0 .net "inb", 15 0, v0x564640d41240_0;  1 drivers
v0x564640f33520_0 .net "out", 15 0, L_0x5646410198a0;  alias, 1 drivers
v0x564640f33630_0 .net "overflow", 0 0, v0x564640f3cfe0_0;  1 drivers
v0x564640efd390_0 .net/s "res", 31 0, L_0x564641019760;  1 drivers
L_0x5646410195c0 .extend/s 32, v0x564640fd22f0_0;
L_0x564641019690 .extend/s 32, v0x564640d41240_0;
L_0x564641019760 .arith/mult 32, L_0x5646410195c0, L_0x564641019690;
S_0x564640efa6c0 .scope module, "res_zoom" "fxp_zoom" 6 304, 6 22 0, S_0x564640ef79f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x564640ef9f70 .param/l "ROUND" 0 6 27, +C4<00000000000000000000000000000001>;
P_0x564640ef9fb0 .param/l "WIF" 0 6 24, +C4<000000000000000000000000000010000>;
P_0x564640ef9ff0 .param/l "WII" 0 6 23, +C4<000000000000000000000000000010000>;
P_0x564640efa030 .param/l "WOF" 0 6 26, +C4<00000000000000000000000000001000>;
P_0x564640efa070 .param/l "WOI" 0 6 25, +C4<00000000000000000000000000001000>;
v0x564640ed6070_0 .net "in", 31 0, L_0x564641019760;  alias, 1 drivers
v0x564640ed6170_0 .var "ini", 15 0;
v0x564640f4a800_0 .var "inr", 23 0;
v0x564640f4a910_0 .net "out", 15 0, L_0x5646410198a0;  alias, 1 drivers
v0x564640f4eb80_0 .var "outf", 7 0;
v0x564640f3cf00_0 .var "outi", 7 0;
v0x564640f3cfe0_0 .var "overflow", 0 0;
L_0x5646410198a0 .concat [ 8 8 0 0], v0x564640f4eb80_0, v0x564640f3cf00_0;
S_0x564640ef9080 .scope generate, "genblk1" "genblk1" 6 41, 6 41 0, S_0x564640efa6c0;
 .timescale -9 -12;
S_0x564640ef88e0 .scope generate, "genblk1" "genblk1" 6 44, 6 44 0, S_0x564640ef9080;
 .timescale -9 -12;
E_0x564640f3bfe0 .event anyedge, v0x564640ed6070_0, v0x564640f4a800_0;
S_0x564640ee6e70 .scope generate, "genblk2" "genblk2" 6 65, 6 65 0, S_0x564640efa6c0;
 .timescale -9 -12;
E_0x564640ef8a70 .event anyedge, v0x564640f4a800_0, v0x564640ed6170_0;
S_0x564640d4a4b0 .scope module, "pe12" "pe" 4 76, 5 4 0, S_0x564640ed50c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "pe_psum_in";
    .port_info 3 /INPUT 16 "pe_weight_in";
    .port_info 4 /INPUT 1 "pe_accept_w_in";
    .port_info 5 /INPUT 16 "pe_input_in";
    .port_info 6 /INPUT 1 "pe_valid_in";
    .port_info 7 /INPUT 1 "pe_switch_in";
    .port_info 8 /INPUT 1 "pe_enabled";
    .port_info 9 /OUTPUT 16 "pe_psum_out";
    .port_info 10 /OUTPUT 16 "pe_weight_out";
    .port_info 11 /OUTPUT 16 "pe_input_out";
    .port_info 12 /OUTPUT 1 "pe_valid_out";
    .port_info 13 /OUTPUT 1 "pe_switch_out";
P_0x564640d4a660 .param/l "DATA_WIDTH" 0 5 5, +C4<00000000000000000000000000010000>;
v0x564640d7b130_0 .net "clk", 0 0, o0x7fb4cb98da08;  alias, 0 drivers
v0x564640d7b1f0_0 .net/s "mac_out", 15 0, L_0x56464101a930;  1 drivers
v0x564640d7b2e0_0 .net/s "mult_out", 15 0, L_0x56464101a3e0;  1 drivers
v0x564640d7b380_0 .net "pe_accept_w_in", 0 0, L_0x564641018940;  alias, 1 drivers
v0x564640d7b440_0 .net "pe_enabled", 0 0, L_0x56464101aa00;  1 drivers
v0x564640dd12a0_0 .net/s "pe_input_in", 15 0, v0x564640efbe10_0;  alias, 1 drivers
v0x564640dd13b0_0 .var/s "pe_input_out", 15 0;
L_0x7fb4cb944180 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x564640dd1490_0 .net/s "pe_psum_in", 15 0, L_0x7fb4cb944180;  1 drivers
v0x564640dd15a0_0 .var/s "pe_psum_out", 15 0;
v0x564640d73200_0 .net "pe_switch_in", 0 0, v0x564640e0e800_0;  alias, 1 drivers
v0x564640d732a0_0 .var "pe_switch_out", 0 0;
v0x564640d73340_0 .net "pe_valid_in", 0 0, v0x564640e0e980_0;  alias, 1 drivers
v0x564640d733e0_0 .var "pe_valid_out", 0 0;
v0x564640d73480_0 .net/s "pe_weight_in", 15 0, L_0x564641018760;  alias, 1 drivers
v0x564640d73560_0 .var/s "pe_weight_out", 15 0;
v0x564640cb2bf0_0 .net "rst", 0 0, o0x7fb4cb98dc18;  alias, 0 drivers
v0x564640cb2c90_0 .var/s "weight_reg_active", 15 0;
v0x564640cb2e70_0 .var/s "weight_reg_inactive", 15 0;
E_0x564640ef9210 .event anyedge, v0x564640e0e800_0, v0x564640cb2e70_0;
S_0x564640d4a720 .scope module, "adder" "fxp_add" 5 43, 6 110 0, S_0x564640d4a4b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "ina";
    .port_info 1 /INPUT 16 "inb";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /OUTPUT 1 "overflow";
P_0x564640d29120 .param/l "ROUND" 0 6 117, +C4<00000000000000000000000000000001>;
P_0x564640d29160 .param/l "WIF" 1 6 126, +C4<00000000000000000000000000001000>;
P_0x564640d291a0 .param/l "WIFA" 0 6 112, +C4<00000000000000000000000000001000>;
P_0x564640d291e0 .param/l "WIFB" 0 6 114, +C4<00000000000000000000000000001000>;
P_0x564640d29220 .param/l "WII" 1 6 125, +C4<00000000000000000000000000001000>;
P_0x564640d29260 .param/l "WIIA" 0 6 111, +C4<00000000000000000000000000001000>;
P_0x564640d292a0 .param/l "WIIB" 0 6 113, +C4<00000000000000000000000000001000>;
P_0x564640d292e0 .param/l "WOF" 0 6 116, +C4<00000000000000000000000000001000>;
P_0x564640d29320 .param/l "WOI" 0 6 115, +C4<00000000000000000000000000001000>;
P_0x564640d29360 .param/l "WRF" 1 6 128, +C4<00000000000000000000000000001000>;
P_0x564640d293a0 .param/l "WRI" 1 6 127, +C4<000000000000000000000000000001001>;
v0x564640c808c0_0 .net/s *"_ivl_0", 16 0, L_0x56464101a480;  1 drivers
v0x564640c809a0_0 .net/s *"_ivl_2", 16 0, L_0x56464101a570;  1 drivers
v0x564640c80a80_0 .net "ina", 15 0, L_0x56464101a3e0;  alias, 1 drivers
v0x564640c89180_0 .net "inaz", 15 0, L_0x56464101a7f0;  1 drivers
v0x564640c89250_0 .net "inb", 15 0, L_0x7fb4cb944180;  alias, 1 drivers
v0x564640c89340_0 .net "inbz", 15 0, L_0x56464101a890;  1 drivers
v0x564640c89410_0 .net "out", 15 0, L_0x56464101a930;  alias, 1 drivers
v0x564640c894e0_0 .net "overflow", 0 0, v0x564640c80780_0;  1 drivers
v0x564640c8e000_0 .net/s "res", 16 0, L_0x56464101a660;  1 drivers
L_0x56464101a480 .extend/s 17, L_0x56464101a7f0;
L_0x56464101a570 .extend/s 17, L_0x56464101a890;
L_0x56464101a660 .arith/sum 17, L_0x56464101a480, L_0x56464101a570;
S_0x564640d30cb0 .scope module, "ina_zoom" "fxp_zoom" 6 140, 6 22 0, S_0x564640d4a720;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x564640cca510 .param/l "ROUND" 0 6 27, +C4<00000000000000000000000000000000>;
P_0x564640cca550 .param/l "WIF" 0 6 24, +C4<00000000000000000000000000001000>;
P_0x564640cca590 .param/l "WII" 0 6 23, +C4<00000000000000000000000000001000>;
P_0x564640cca5d0 .param/l "WOF" 0 6 26, +C4<00000000000000000000000000001000>;
P_0x564640cca610 .param/l "WOI" 0 6 25, +C4<00000000000000000000000000001000>;
v0x564640ce1a70_0 .net "in", 15 0, L_0x56464101a3e0;  alias, 1 drivers
v0x564640ce1b50_0 .var "ini", 7 0;
v0x564640ce1c30_0 .var "inr", 15 0;
v0x564640ce1d20_0 .net "out", 15 0, L_0x56464101a7f0;  alias, 1 drivers
v0x564640ce1e00_0 .var "outf", 7 0;
v0x564640cf1700_0 .var "outi", 7 0;
v0x564640cf17e0_0 .var "overflow", 0 0;
L_0x56464101a7f0 .concat [ 8 8 0 0], v0x564640ce1e00_0, v0x564640cf1700_0;
S_0x564640ccff70 .scope generate, "genblk1" "genblk1" 6 55, 6 55 0, S_0x564640d30cb0;
 .timescale -9 -12;
E_0x564640efa850 .event anyedge, v0x564640ce1a70_0;
S_0x564640cd01b0 .scope generate, "genblk2" "genblk2" 6 65, 6 65 0, S_0x564640d30cb0;
 .timescale -9 -12;
E_0x564640cca950 .event anyedge, v0x564640ce1c30_0, v0x564640ce1b50_0;
S_0x564640cf1920 .scope module, "inb_zoom" "fxp_zoom" 6 152, 6 22 0, S_0x564640d4a720;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x564640cd7a50 .param/l "ROUND" 0 6 27, +C4<00000000000000000000000000000000>;
P_0x564640cd7a90 .param/l "WIF" 0 6 24, +C4<00000000000000000000000000001000>;
P_0x564640cd7ad0 .param/l "WII" 0 6 23, +C4<00000000000000000000000000001000>;
P_0x564640cd7b10 .param/l "WOF" 0 6 26, +C4<00000000000000000000000000001000>;
P_0x564640cd7b50 .param/l "WOI" 0 6 25, +C4<00000000000000000000000000001000>;
v0x564640cd7e10_0 .net "in", 15 0, L_0x7fb4cb944180;  alias, 1 drivers
v0x564640d0dd60_0 .var "ini", 7 0;
v0x564640d0de40_0 .var "inr", 15 0;
v0x564640d0df30_0 .net "out", 15 0, L_0x56464101a890;  alias, 1 drivers
v0x564640d0e010_0 .var "outf", 7 0;
v0x564640d174e0_0 .var "outi", 7 0;
v0x564640d175c0_0 .var "overflow", 0 0;
L_0x56464101a890 .concat [ 8 8 0 0], v0x564640d0e010_0, v0x564640d174e0_0;
S_0x564640cdb6b0 .scope generate, "genblk1" "genblk1" 6 55, 6 55 0, S_0x564640cf1920;
 .timescale -9 -12;
E_0x564640cdb8b0 .event anyedge, v0x564640cd7e10_0;
S_0x564640cdb930 .scope generate, "genblk2" "genblk2" 6 65, 6 65 0, S_0x564640cf1920;
 .timescale -9 -12;
E_0x564640cf1b00 .event anyedge, v0x564640d0de40_0, v0x564640d0dd60_0;
S_0x564640d17700 .scope module, "res_zoom" "fxp_zoom" 6 164, 6 22 0, S_0x564640d4a720;
 .timescale -9 -12;
    .port_info 0 /INPUT 17 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x564640cbb030 .param/l "ROUND" 0 6 27, +C4<00000000000000000000000000000001>;
P_0x564640cbb070 .param/l "WIF" 0 6 24, +C4<00000000000000000000000000001000>;
P_0x564640cbb0b0 .param/l "WII" 0 6 23, +C4<000000000000000000000000000001001>;
P_0x564640cbb0f0 .param/l "WOF" 0 6 26, +C4<00000000000000000000000000001000>;
P_0x564640cbb130 .param/l "WOI" 0 6 25, +C4<00000000000000000000000000001000>;
v0x564640d699a0_0 .net "in", 16 0, L_0x56464101a660;  alias, 1 drivers
v0x564640d69a80_0 .var "ini", 8 0;
v0x564640d69b60_0 .var "inr", 16 0;
v0x564640d69c50_0 .net "out", 15 0, L_0x56464101a930;  alias, 1 drivers
v0x564640d69d30_0 .var "outf", 7 0;
v0x564640c806a0_0 .var "outi", 7 0;
v0x564640c80780_0 .var "overflow", 0 0;
L_0x56464101a930 .concat [ 8 8 0 0], v0x564640d69d30_0, v0x564640c806a0_0;
S_0x564640e07790 .scope generate, "genblk1" "genblk1" 6 55, 6 55 0, S_0x564640d17700;
 .timescale -9 -12;
E_0x564640e07970 .event anyedge, v0x564640d699a0_0;
S_0x564640e079f0 .scope generate, "genblk2" "genblk2" 6 65, 6 65 0, S_0x564640d17700;
 .timescale -9 -12;
E_0x564640cbb450 .event anyedge, v0x564640d69b60_0, v0x564640d69a80_0;
S_0x564640c8e140 .scope module, "mult" "fxp_mul" 5 36, 6 278 0, S_0x564640d4a4b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "ina";
    .port_info 1 /INPUT 16 "inb";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /OUTPUT 1 "overflow";
P_0x564640c853c0 .param/l "ROUND" 0 6 285, +C4<00000000000000000000000000000001>;
P_0x564640c85400 .param/l "WIFA" 0 6 280, +C4<00000000000000000000000000001000>;
P_0x564640c85440 .param/l "WIFB" 0 6 282, +C4<00000000000000000000000000001000>;
P_0x564640c85480 .param/l "WIIA" 0 6 279, +C4<00000000000000000000000000001000>;
P_0x564640c854c0 .param/l "WIIB" 0 6 281, +C4<00000000000000000000000000001000>;
P_0x564640c85500 .param/l "WOF" 0 6 284, +C4<00000000000000000000000000001000>;
P_0x564640c85540 .param/l "WOI" 0 6 283, +C4<00000000000000000000000000001000>;
P_0x564640c85580 .param/l "WRF" 1 6 294, +C4<000000000000000000000000000010000>;
P_0x564640c855c0 .param/l "WRI" 1 6 293, +C4<000000000000000000000000000010000>;
v0x564640c92b00_0 .net/s *"_ivl_0", 31 0, L_0x56464101a020;  1 drivers
v0x564640df9ab0_0 .net/s *"_ivl_2", 31 0, L_0x56464101a180;  1 drivers
v0x564640df9b90_0 .net "ina", 15 0, v0x564640efbe10_0;  alias, 1 drivers
v0x564640df9c60_0 .net "inb", 15 0, v0x564640cb2c90_0;  1 drivers
v0x564640df9d20_0 .net "out", 15 0, L_0x56464101a3e0;  alias, 1 drivers
v0x564640df9de0_0 .net "overflow", 0 0, v0x564640c929c0_0;  1 drivers
v0x564640df9e80_0 .net/s "res", 31 0, L_0x56464101a250;  1 drivers
L_0x56464101a020 .extend/s 32, v0x564640efbe10_0;
L_0x56464101a180 .extend/s 32, v0x564640cb2c90_0;
L_0x56464101a250 .arith/mult 32, L_0x56464101a020, L_0x56464101a180;
S_0x564640df55d0 .scope module, "res_zoom" "fxp_zoom" 6 304, 6 22 0, S_0x564640c8e140;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x564640df57d0 .param/l "ROUND" 0 6 27, +C4<00000000000000000000000000000001>;
P_0x564640df5810 .param/l "WIF" 0 6 24, +C4<000000000000000000000000000010000>;
P_0x564640df5850 .param/l "WII" 0 6 23, +C4<000000000000000000000000000010000>;
P_0x564640df5890 .param/l "WOF" 0 6 26, +C4<00000000000000000000000000001000>;
P_0x564640df58d0 .param/l "WOI" 0 6 25, +C4<00000000000000000000000000001000>;
v0x564640c3f4b0_0 .net "in", 31 0, L_0x56464101a250;  alias, 1 drivers
v0x564640c3f5b0_0 .var "ini", 15 0;
v0x564640c3f690_0 .var "inr", 23 0;
v0x564640c3f780_0 .net "out", 15 0, L_0x56464101a3e0;  alias, 1 drivers
v0x564640c927b0_0 .var "outf", 7 0;
v0x564640c928e0_0 .var "outi", 7 0;
v0x564640c929c0_0 .var "overflow", 0 0;
L_0x56464101a3e0 .concat [ 8 8 0 0], v0x564640c927b0_0, v0x564640c928e0_0;
S_0x564640df1130 .scope generate, "genblk1" "genblk1" 6 41, 6 41 0, S_0x564640df55d0;
 .timescale -9 -12;
S_0x564640c9cfb0 .scope generate, "genblk1" "genblk1" 6 44, 6 44 0, S_0x564640df1130;
 .timescale -9 -12;
E_0x564640c9d1b0 .event anyedge, v0x564640c3f4b0_0, v0x564640c3f690_0;
S_0x564640c9d230 .scope generate, "genblk2" "genblk2" 6 65, 6 65 0, S_0x564640df55d0;
 .timescale -9 -12;
E_0x564640c9d3e0 .event anyedge, v0x564640c3f690_0, v0x564640c3f5b0_0;
S_0x564640fa60f0 .scope module, "pe21" "pe" 4 96, 5 4 0, S_0x564640ed50c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "pe_psum_in";
    .port_info 3 /INPUT 16 "pe_weight_in";
    .port_info 4 /INPUT 1 "pe_accept_w_in";
    .port_info 5 /INPUT 16 "pe_input_in";
    .port_info 6 /INPUT 1 "pe_valid_in";
    .port_info 7 /INPUT 1 "pe_switch_in";
    .port_info 8 /INPUT 1 "pe_enabled";
    .port_info 9 /OUTPUT 16 "pe_psum_out";
    .port_info 10 /OUTPUT 16 "pe_weight_out";
    .port_info 11 /OUTPUT 16 "pe_input_out";
    .port_info 12 /OUTPUT 1 "pe_valid_out";
    .port_info 13 /OUTPUT 1 "pe_switch_out";
P_0x564640fa6280 .param/l "DATA_WIDTH" 0 5 5, +C4<00000000000000000000000000010000>;
v0x564640facf00_0 .net "clk", 0 0, o0x7fb4cb98da08;  alias, 0 drivers
v0x564640fad010_0 .net/s "mac_out", 15 0, L_0x56464101b3c0;  1 drivers
v0x564640fad120_0 .net/s "mult_out", 15 0, L_0x56464101ae70;  1 drivers
v0x564640fad1c0_0 .net "pe_accept_w_in", 0 0, L_0x5646410188d0;  alias, 1 drivers
v0x564640fad260_0 .net "pe_enabled", 0 0, L_0x56464101b490;  1 drivers
v0x564640fad300_0 .net/s "pe_input_in", 15 0, v0x564640fd22f0_1;  alias, 1 drivers
v0x564640fad3c0_0 .var/s "pe_input_out", 15 0;
v0x564640fad480_0 .net/s "pe_psum_in", 15 0, v0x564640efb6c0_0;  alias, 1 drivers
v0x564640fad540_0 .var/s "pe_psum_out", 15 0;
v0x564640fad6b0_0 .net "pe_switch_in", 0 0, v0x564640e0e800_0;  alias, 1 drivers
v0x564640fad750_0 .var "pe_switch_out", 0 0;
v0x564640fad810_0 .net "pe_valid_in", 0 0, v0x564640e0e980_0;  alias, 1 drivers
v0x564640fad900_0 .var "pe_valid_out", 0 0;
v0x564640fad9c0_0 .net/s "pe_weight_in", 15 0, v0x564640e0eb20_0;  alias, 1 drivers
v0x564640fada80_0 .var/s "pe_weight_out", 15 0;
v0x564640fadb40_0 .net "rst", 0 0, o0x7fb4cb98dc18;  alias, 0 drivers
v0x564640fadc30_0 .var/s "weight_reg_active", 15 0;
v0x564640fade00_0 .var/s "weight_reg_inactive", 15 0;
E_0x564640d0e180 .event anyedge, v0x564640e0e800_0, v0x564640fade00_0;
S_0x564640fa6370 .scope module, "adder" "fxp_add" 5 43, 6 110 0, S_0x564640fa60f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "ina";
    .port_info 1 /INPUT 16 "inb";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /OUTPUT 1 "overflow";
P_0x564640fa6570 .param/l "ROUND" 0 6 117, +C4<00000000000000000000000000000001>;
P_0x564640fa65b0 .param/l "WIF" 1 6 126, +C4<00000000000000000000000000001000>;
P_0x564640fa65f0 .param/l "WIFA" 0 6 112, +C4<00000000000000000000000000001000>;
P_0x564640fa6630 .param/l "WIFB" 0 6 114, +C4<00000000000000000000000000001000>;
P_0x564640fa6670 .param/l "WII" 1 6 125, +C4<00000000000000000000000000001000>;
P_0x564640fa66b0 .param/l "WIIA" 0 6 111, +C4<00000000000000000000000000001000>;
P_0x564640fa66f0 .param/l "WIIB" 0 6 113, +C4<00000000000000000000000000001000>;
P_0x564640fa6730 .param/l "WOF" 0 6 116, +C4<00000000000000000000000000001000>;
P_0x564640fa6770 .param/l "WOI" 0 6 115, +C4<00000000000000000000000000001000>;
P_0x564640fa67b0 .param/l "WRF" 1 6 128, +C4<00000000000000000000000000001000>;
P_0x564640fa67f0 .param/l "WRI" 1 6 127, +C4<000000000000000000000000000001001>;
v0x564640faa370_0 .net/s *"_ivl_0", 16 0, L_0x56464101af10;  1 drivers
v0x564640faa450_0 .net/s *"_ivl_2", 16 0, L_0x56464101b000;  1 drivers
v0x564640faa530_0 .net "ina", 15 0, L_0x56464101ae70;  alias, 1 drivers
v0x564640faa600_0 .net "inaz", 15 0, L_0x56464101b280;  1 drivers
v0x564640faa6d0_0 .net "inb", 15 0, v0x564640efb6c0_0;  alias, 1 drivers
v0x564640faa810_0 .net "inbz", 15 0, L_0x56464101b320;  1 drivers
v0x564640faa8d0_0 .net "out", 15 0, L_0x56464101b3c0;  alias, 1 drivers
v0x564640faa970_0 .net "overflow", 0 0, v0x564640faa230_0;  1 drivers
v0x564640faaa40_0 .net/s "res", 16 0, L_0x56464101b0f0;  1 drivers
L_0x56464101af10 .extend/s 17, L_0x56464101b280;
L_0x56464101b000 .extend/s 17, L_0x56464101b320;
L_0x56464101b0f0 .arith/sum 17, L_0x56464101af10, L_0x56464101b000;
S_0x564640fa6df0 .scope module, "ina_zoom" "fxp_zoom" 6 140, 6 22 0, S_0x564640fa6370;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x564640fa6ff0 .param/l "ROUND" 0 6 27, +C4<00000000000000000000000000000000>;
P_0x564640fa7030 .param/l "WIF" 0 6 24, +C4<00000000000000000000000000001000>;
P_0x564640fa7070 .param/l "WII" 0 6 23, +C4<00000000000000000000000000001000>;
P_0x564640fa70b0 .param/l "WOF" 0 6 26, +C4<00000000000000000000000000001000>;
P_0x564640fa70f0 .param/l "WOI" 0 6 25, +C4<00000000000000000000000000001000>;
v0x564640fa7910_0 .net "in", 15 0, L_0x56464101ae70;  alias, 1 drivers
v0x564640fa7a10_0 .var "ini", 7 0;
v0x564640fa7af0_0 .var "inr", 15 0;
v0x564640fa7be0_0 .net "out", 15 0, L_0x56464101b280;  alias, 1 drivers
v0x564640fa7cc0_0 .var "outf", 7 0;
v0x564640fa7df0_0 .var "outi", 7 0;
v0x564640fa7ed0_0 .var "overflow", 0 0;
L_0x56464101b280 .concat [ 8 8 0 0], v0x564640fa7cc0_0, v0x564640fa7df0_0;
S_0x564640fa7430 .scope generate, "genblk1" "genblk1" 6 55, 6 55 0, S_0x564640fa6df0;
 .timescale -9 -12;
E_0x564640fa7630 .event anyedge, v0x564640fa7910_0;
S_0x564640fa76b0 .scope generate, "genblk2" "genblk2" 6 65, 6 65 0, S_0x564640fa6df0;
 .timescale -9 -12;
E_0x564640fa78b0 .event anyedge, v0x564640fa7af0_0, v0x564640fa7a10_0;
S_0x564640fa8010 .scope module, "inb_zoom" "fxp_zoom" 6 152, 6 22 0, S_0x564640fa6370;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x564640fa81f0 .param/l "ROUND" 0 6 27, +C4<00000000000000000000000000000000>;
P_0x564640fa8230 .param/l "WIF" 0 6 24, +C4<00000000000000000000000000001000>;
P_0x564640fa8270 .param/l "WII" 0 6 23, +C4<00000000000000000000000000001000>;
P_0x564640fa82b0 .param/l "WOF" 0 6 26, +C4<00000000000000000000000000001000>;
P_0x564640fa82f0 .param/l "WOI" 0 6 25, +C4<00000000000000000000000000001000>;
v0x564640fa8ac0_0 .net "in", 15 0, v0x564640efb6c0_0;  alias, 1 drivers
v0x564640fa8bd0_0 .var "ini", 7 0;
v0x564640fa8c90_0 .var "inr", 15 0;
v0x564640fa8d80_0 .net "out", 15 0, L_0x56464101b320;  alias, 1 drivers
v0x564640fa8e60_0 .var "outf", 7 0;
v0x564640fa8f90_0 .var "outi", 7 0;
v0x564640fa9070_0 .var "overflow", 0 0;
L_0x56464101b320 .concat [ 8 8 0 0], v0x564640fa8e60_0, v0x564640fa8f90_0;
S_0x564640fa85e0 .scope generate, "genblk1" "genblk1" 6 55, 6 55 0, S_0x564640fa8010;
 .timescale -9 -12;
E_0x564640fa87e0 .event anyedge, v0x564640efb6c0_0;
S_0x564640fa8860 .scope generate, "genblk2" "genblk2" 6 65, 6 65 0, S_0x564640fa8010;
 .timescale -9 -12;
E_0x564640fa8a60 .event anyedge, v0x564640fa8c90_0, v0x564640fa8bd0_0;
S_0x564640fa91b0 .scope module, "res_zoom" "fxp_zoom" 6 164, 6 22 0, S_0x564640fa6370;
 .timescale -9 -12;
    .port_info 0 /INPUT 17 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x564640fa9390 .param/l "ROUND" 0 6 27, +C4<00000000000000000000000000000001>;
P_0x564640fa93d0 .param/l "WIF" 0 6 24, +C4<00000000000000000000000000001000>;
P_0x564640fa9410 .param/l "WII" 0 6 23, +C4<000000000000000000000000000001001>;
P_0x564640fa9450 .param/l "WOF" 0 6 26, +C4<00000000000000000000000000001000>;
P_0x564640fa9490 .param/l "WOI" 0 6 25, +C4<00000000000000000000000000001000>;
v0x564640fa9c70_0 .net "in", 16 0, L_0x56464101b0f0;  alias, 1 drivers
v0x564640fa9d70_0 .var "ini", 8 0;
v0x564640fa9e50_0 .var "inr", 16 0;
v0x564640fa9f40_0 .net "out", 15 0, L_0x56464101b3c0;  alias, 1 drivers
v0x564640faa020_0 .var "outf", 7 0;
v0x564640faa150_0 .var "outi", 7 0;
v0x564640faa230_0 .var "overflow", 0 0;
L_0x56464101b3c0 .concat [ 8 8 0 0], v0x564640faa020_0, v0x564640faa150_0;
S_0x564640fa97b0 .scope generate, "genblk1" "genblk1" 6 55, 6 55 0, S_0x564640fa91b0;
 .timescale -9 -12;
E_0x564640fa9990 .event anyedge, v0x564640fa9c70_0;
S_0x564640fa9a10 .scope generate, "genblk2" "genblk2" 6 65, 6 65 0, S_0x564640fa91b0;
 .timescale -9 -12;
E_0x564640fa9c10 .event anyedge, v0x564640fa9e50_0, v0x564640fa9d70_0;
S_0x564640faab80 .scope module, "mult" "fxp_mul" 5 36, 6 278 0, S_0x564640fa60f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "ina";
    .port_info 1 /INPUT 16 "inb";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /OUTPUT 1 "overflow";
P_0x564640faad30 .param/l "ROUND" 0 6 285, +C4<00000000000000000000000000000001>;
P_0x564640faad70 .param/l "WIFA" 0 6 280, +C4<00000000000000000000000000001000>;
P_0x564640faadb0 .param/l "WIFB" 0 6 282, +C4<00000000000000000000000000001000>;
P_0x564640faadf0 .param/l "WIIA" 0 6 279, +C4<00000000000000000000000000001000>;
P_0x564640faae30 .param/l "WIIB" 0 6 281, +C4<00000000000000000000000000001000>;
P_0x564640faae70 .param/l "WOF" 0 6 284, +C4<00000000000000000000000000001000>;
P_0x564640faaeb0 .param/l "WOI" 0 6 283, +C4<00000000000000000000000000001000>;
P_0x564640faaef0 .param/l "WRF" 1 6 294, +C4<000000000000000000000000000010000>;
P_0x564640faaf30 .param/l "WRI" 1 6 293, +C4<000000000000000000000000000010000>;
v0x564640fac8c0_0 .net/s *"_ivl_0", 31 0, L_0x56464101ab20;  1 drivers
v0x564640fac9a0_0 .net/s *"_ivl_2", 31 0, L_0x56464101abc0;  1 drivers
v0x564640faca80_0 .net "ina", 15 0, v0x564640fd22f0_1;  alias, 1 drivers
v0x564640facb40_0 .net "inb", 15 0, v0x564640fadc30_0;  1 drivers
v0x564640facc20_0 .net "out", 15 0, L_0x56464101ae70;  alias, 1 drivers
v0x564640facd30_0 .net "overflow", 0 0, v0x564640fac780_0;  1 drivers
v0x564640facdd0_0 .net/s "res", 31 0, L_0x56464101ace0;  1 drivers
L_0x56464101ab20 .extend/s 32, v0x564640fd22f0_1;
L_0x56464101abc0 .extend/s 32, v0x564640fadc30_0;
L_0x56464101ace0 .arith/mult 32, L_0x56464101ab20, L_0x56464101abc0;
S_0x564640fab490 .scope module, "res_zoom" "fxp_zoom" 6 304, 6 22 0, S_0x564640faab80;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x564640fab670 .param/l "ROUND" 0 6 27, +C4<00000000000000000000000000000001>;
P_0x564640fab6b0 .param/l "WIF" 0 6 24, +C4<000000000000000000000000000010000>;
P_0x564640fab6f0 .param/l "WII" 0 6 23, +C4<000000000000000000000000000010000>;
P_0x564640fab730 .param/l "WOF" 0 6 26, +C4<00000000000000000000000000001000>;
P_0x564640fab770 .param/l "WOI" 0 6 25, +C4<00000000000000000000000000001000>;
v0x564640fac190_0 .net "in", 31 0, L_0x56464101ace0;  alias, 1 drivers
v0x564640fac290_0 .var "ini", 15 0;
v0x564640fac370_0 .var "inr", 23 0;
v0x564640fac460_0 .net "out", 15 0, L_0x56464101ae70;  alias, 1 drivers
v0x564640fac570_0 .var "outf", 7 0;
v0x564640fac6a0_0 .var "outi", 7 0;
v0x564640fac780_0 .var "overflow", 0 0;
L_0x56464101ae70 .concat [ 8 8 0 0], v0x564640fac570_0, v0x564640fac6a0_0;
S_0x564640fabab0 .scope generate, "genblk1" "genblk1" 6 41, 6 41 0, S_0x564640fab490;
 .timescale -9 -12;
S_0x564640fabcb0 .scope generate, "genblk1" "genblk1" 6 44, 6 44 0, S_0x564640fabab0;
 .timescale -9 -12;
E_0x564640fabeb0 .event anyedge, v0x564640fac190_0, v0x564640fac370_0;
S_0x564640fabf30 .scope generate, "genblk2" "genblk2" 6 65, 6 65 0, S_0x564640fab490;
 .timescale -9 -12;
E_0x564640fac130 .event anyedge, v0x564640fac370_0, v0x564640fac290_0;
S_0x564640fae080 .scope module, "pe22" "pe" 4 116, 5 4 0, S_0x564640ed50c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "pe_psum_in";
    .port_info 3 /INPUT 16 "pe_weight_in";
    .port_info 4 /INPUT 1 "pe_accept_w_in";
    .port_info 5 /INPUT 16 "pe_input_in";
    .port_info 6 /INPUT 1 "pe_valid_in";
    .port_info 7 /INPUT 1 "pe_switch_in";
    .port_info 8 /INPUT 1 "pe_enabled";
    .port_info 9 /OUTPUT 16 "pe_psum_out";
    .port_info 10 /OUTPUT 16 "pe_weight_out";
    .port_info 11 /OUTPUT 16 "pe_input_out";
    .port_info 12 /OUTPUT 1 "pe_valid_out";
    .port_info 13 /OUTPUT 1 "pe_switch_out";
P_0x564640fae260 .param/l "DATA_WIDTH" 0 5 5, +C4<00000000000000000000000000010000>;
v0x564640fb5090_0 .net "clk", 0 0, o0x7fb4cb98da08;  alias, 0 drivers
v0x564640fb5150_0 .net/s "mac_out", 15 0, L_0x56464101be70;  1 drivers
v0x564640fb5260_0 .net/s "mult_out", 15 0, L_0x56464101b920;  1 drivers
v0x564640fb5300_0 .net "pe_accept_w_in", 0 0, L_0x564641018940;  alias, 1 drivers
v0x564640fb53a0_0 .net "pe_enabled", 0 0, L_0x56464101bf40;  1 drivers
v0x564640fb5440_0 .net/s "pe_input_in", 15 0, v0x564640fad3c0_0;  alias, 1 drivers
v0x564640fb5550_0 .var/s "pe_input_out", 15 0;
v0x564640fb5630_0 .net/s "pe_psum_in", 15 0, v0x564640dd15a0_0;  alias, 1 drivers
v0x564640fb56f0_0 .var/s "pe_psum_out", 15 0;
v0x564640fb5860_0 .net "pe_switch_in", 0 0, v0x564640d732a0_0;  alias, 1 drivers
v0x564640fb5900_0 .var "pe_switch_out", 0 0;
v0x564640fb59a0_0 .net "pe_valid_in", 0 0, v0x564640d733e0_0;  alias, 1 drivers
v0x564640fb5a40_0 .var "pe_valid_out", 0 0;
v0x564640fb5ae0_0 .net/s "pe_weight_in", 15 0, v0x564640d73560_0;  alias, 1 drivers
v0x564640fb5bd0_0 .var/s "pe_weight_out", 15 0;
v0x564640fb5c90_0 .net "rst", 0 0, o0x7fb4cb98dc18;  alias, 0 drivers
v0x564640fb5d30_0 .var/s "weight_reg_active", 15 0;
v0x564640fb5f30_0 .var/s "weight_reg_inactive", 15 0;
E_0x564640fae460 .event anyedge, v0x564640d732a0_0, v0x564640fb5f30_0;
S_0x564640fae4e0 .scope module, "adder" "fxp_add" 5 43, 6 110 0, S_0x564640fae080;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "ina";
    .port_info 1 /INPUT 16 "inb";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /OUTPUT 1 "overflow";
P_0x564640fae6e0 .param/l "ROUND" 0 6 117, +C4<00000000000000000000000000000001>;
P_0x564640fae720 .param/l "WIF" 1 6 126, +C4<00000000000000000000000000001000>;
P_0x564640fae760 .param/l "WIFA" 0 6 112, +C4<00000000000000000000000000001000>;
P_0x564640fae7a0 .param/l "WIFB" 0 6 114, +C4<00000000000000000000000000001000>;
P_0x564640fae7e0 .param/l "WII" 1 6 125, +C4<00000000000000000000000000001000>;
P_0x564640fae820 .param/l "WIIA" 0 6 111, +C4<00000000000000000000000000001000>;
P_0x564640fae860 .param/l "WIIB" 0 6 113, +C4<00000000000000000000000000001000>;
P_0x564640fae8a0 .param/l "WOF" 0 6 116, +C4<00000000000000000000000000001000>;
P_0x564640fae8e0 .param/l "WOI" 0 6 115, +C4<00000000000000000000000000001000>;
P_0x564640fae920 .param/l "WRF" 1 6 128, +C4<00000000000000000000000000001000>;
P_0x564640fae960 .param/l "WRI" 1 6 127, +C4<000000000000000000000000000001001>;
v0x564640fb24a0_0 .net/s *"_ivl_0", 16 0, L_0x56464101b9c0;  1 drivers
v0x564640fb2580_0 .net/s *"_ivl_2", 16 0, L_0x56464101bab0;  1 drivers
v0x564640fb2660_0 .net "ina", 15 0, L_0x56464101b920;  alias, 1 drivers
v0x564640fb2730_0 .net "inaz", 15 0, L_0x56464101bd30;  1 drivers
v0x564640fb2800_0 .net "inb", 15 0, v0x564640dd15a0_0;  alias, 1 drivers
v0x564640fb2940_0 .net "inbz", 15 0, L_0x56464101bdd0;  1 drivers
v0x564640fb2a00_0 .net "out", 15 0, L_0x56464101be70;  alias, 1 drivers
v0x564640fb2aa0_0 .net "overflow", 0 0, v0x564640fb2360_0;  1 drivers
v0x564640fb2b70_0 .net/s "res", 16 0, L_0x56464101bba0;  1 drivers
L_0x56464101b9c0 .extend/s 17, L_0x56464101bd30;
L_0x56464101bab0 .extend/s 17, L_0x56464101bdd0;
L_0x56464101bba0 .arith/sum 17, L_0x56464101b9c0, L_0x56464101bab0;
S_0x564640faef30 .scope module, "ina_zoom" "fxp_zoom" 6 140, 6 22 0, S_0x564640fae4e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x564640faf130 .param/l "ROUND" 0 6 27, +C4<00000000000000000000000000000000>;
P_0x564640faf170 .param/l "WIF" 0 6 24, +C4<00000000000000000000000000001000>;
P_0x564640faf1b0 .param/l "WII" 0 6 23, +C4<00000000000000000000000000001000>;
P_0x564640faf1f0 .param/l "WOF" 0 6 26, +C4<00000000000000000000000000001000>;
P_0x564640faf230 .param/l "WOI" 0 6 25, +C4<00000000000000000000000000001000>;
v0x564640fafa50_0 .net "in", 15 0, L_0x56464101b920;  alias, 1 drivers
v0x564640fafb50_0 .var "ini", 7 0;
v0x564640fafc30_0 .var "inr", 15 0;
v0x564640fafd20_0 .net "out", 15 0, L_0x56464101bd30;  alias, 1 drivers
v0x564640fafe00_0 .var "outf", 7 0;
v0x564640faff30_0 .var "outi", 7 0;
v0x564640fb0010_0 .var "overflow", 0 0;
L_0x56464101bd30 .concat [ 8 8 0 0], v0x564640fafe00_0, v0x564640faff30_0;
S_0x564640faf570 .scope generate, "genblk1" "genblk1" 6 55, 6 55 0, S_0x564640faef30;
 .timescale -9 -12;
E_0x564640faf770 .event anyedge, v0x564640fafa50_0;
S_0x564640faf7f0 .scope generate, "genblk2" "genblk2" 6 65, 6 65 0, S_0x564640faef30;
 .timescale -9 -12;
E_0x564640faf9f0 .event anyedge, v0x564640fafc30_0, v0x564640fafb50_0;
S_0x564640fb0150 .scope module, "inb_zoom" "fxp_zoom" 6 152, 6 22 0, S_0x564640fae4e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x564640fb0330 .param/l "ROUND" 0 6 27, +C4<00000000000000000000000000000000>;
P_0x564640fb0370 .param/l "WIF" 0 6 24, +C4<00000000000000000000000000001000>;
P_0x564640fb03b0 .param/l "WII" 0 6 23, +C4<00000000000000000000000000001000>;
P_0x564640fb03f0 .param/l "WOF" 0 6 26, +C4<00000000000000000000000000001000>;
P_0x564640fb0430 .param/l "WOI" 0 6 25, +C4<00000000000000000000000000001000>;
v0x564640fb0c00_0 .net "in", 15 0, v0x564640dd15a0_0;  alias, 1 drivers
v0x564640fb0d10_0 .var "ini", 7 0;
v0x564640fb0df0_0 .var "inr", 15 0;
v0x564640fb0eb0_0 .net "out", 15 0, L_0x56464101bdd0;  alias, 1 drivers
v0x564640fb0f90_0 .var "outf", 7 0;
v0x564640fb10c0_0 .var "outi", 7 0;
v0x564640fb11a0_0 .var "overflow", 0 0;
L_0x56464101bdd0 .concat [ 8 8 0 0], v0x564640fb0f90_0, v0x564640fb10c0_0;
S_0x564640fb0720 .scope generate, "genblk1" "genblk1" 6 55, 6 55 0, S_0x564640fb0150;
 .timescale -9 -12;
E_0x564640fb0920 .event anyedge, v0x564640dd15a0_0;
S_0x564640fb09a0 .scope generate, "genblk2" "genblk2" 6 65, 6 65 0, S_0x564640fb0150;
 .timescale -9 -12;
E_0x564640fb0ba0 .event anyedge, v0x564640fb0df0_0, v0x564640fb0d10_0;
S_0x564640fb12e0 .scope module, "res_zoom" "fxp_zoom" 6 164, 6 22 0, S_0x564640fae4e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 17 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x564640fb14c0 .param/l "ROUND" 0 6 27, +C4<00000000000000000000000000000001>;
P_0x564640fb1500 .param/l "WIF" 0 6 24, +C4<00000000000000000000000000001000>;
P_0x564640fb1540 .param/l "WII" 0 6 23, +C4<000000000000000000000000000001001>;
P_0x564640fb1580 .param/l "WOF" 0 6 26, +C4<00000000000000000000000000001000>;
P_0x564640fb15c0 .param/l "WOI" 0 6 25, +C4<00000000000000000000000000001000>;
v0x564640fb1da0_0 .net "in", 16 0, L_0x56464101bba0;  alias, 1 drivers
v0x564640fb1ea0_0 .var "ini", 8 0;
v0x564640fb1f80_0 .var "inr", 16 0;
v0x564640fb2070_0 .net "out", 15 0, L_0x56464101be70;  alias, 1 drivers
v0x564640fb2150_0 .var "outf", 7 0;
v0x564640fb2280_0 .var "outi", 7 0;
v0x564640fb2360_0 .var "overflow", 0 0;
L_0x56464101be70 .concat [ 8 8 0 0], v0x564640fb2150_0, v0x564640fb2280_0;
S_0x564640fb18e0 .scope generate, "genblk1" "genblk1" 6 55, 6 55 0, S_0x564640fb12e0;
 .timescale -9 -12;
E_0x564640fb1ac0 .event anyedge, v0x564640fb1da0_0;
S_0x564640fb1b40 .scope generate, "genblk2" "genblk2" 6 65, 6 65 0, S_0x564640fb12e0;
 .timescale -9 -12;
E_0x564640fb1d40 .event anyedge, v0x564640fb1f80_0, v0x564640fb1ea0_0;
S_0x564640fb2cb0 .scope module, "mult" "fxp_mul" 5 36, 6 278 0, S_0x564640fae080;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "ina";
    .port_info 1 /INPUT 16 "inb";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /OUTPUT 1 "overflow";
P_0x564640fb2e60 .param/l "ROUND" 0 6 285, +C4<00000000000000000000000000000001>;
P_0x564640fb2ea0 .param/l "WIFA" 0 6 280, +C4<00000000000000000000000000001000>;
P_0x564640fb2ee0 .param/l "WIFB" 0 6 282, +C4<00000000000000000000000000001000>;
P_0x564640fb2f20 .param/l "WIIA" 0 6 279, +C4<00000000000000000000000000001000>;
P_0x564640fb2f60 .param/l "WIIB" 0 6 281, +C4<00000000000000000000000000001000>;
P_0x564640fb2fa0 .param/l "WOF" 0 6 284, +C4<00000000000000000000000000001000>;
P_0x564640fb2fe0 .param/l "WOI" 0 6 283, +C4<00000000000000000000000000001000>;
P_0x564640fb3020 .param/l "WRF" 1 6 294, +C4<000000000000000000000000000010000>;
P_0x564640fb3060 .param/l "WRI" 1 6 293, +C4<000000000000000000000000000010000>;
v0x564640fb4a60_0 .net/s *"_ivl_0", 31 0, L_0x56464101b560;  1 drivers
v0x564640fb4b40_0 .net/s *"_ivl_2", 31 0, L_0x56464101b6c0;  1 drivers
v0x564640fb4c20_0 .net "ina", 15 0, v0x564640fad3c0_0;  alias, 1 drivers
v0x564640fb4cc0_0 .net "inb", 15 0, v0x564640fb5d30_0;  1 drivers
v0x564640fb4d80_0 .net "out", 15 0, L_0x56464101b920;  alias, 1 drivers
v0x564640fb4e90_0 .net "overflow", 0 0, v0x564640fb4920_0;  1 drivers
v0x564640fb4f30_0 .net/s "res", 31 0, L_0x56464101b790;  1 drivers
L_0x56464101b560 .extend/s 32, v0x564640fad3c0_0;
L_0x56464101b6c0 .extend/s 32, v0x564640fb5d30_0;
L_0x56464101b790 .arith/mult 32, L_0x56464101b560, L_0x56464101b6c0;
S_0x564640fb3630 .scope module, "res_zoom" "fxp_zoom" 6 304, 6 22 0, S_0x564640fb2cb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x564640fb3810 .param/l "ROUND" 0 6 27, +C4<00000000000000000000000000000001>;
P_0x564640fb3850 .param/l "WIF" 0 6 24, +C4<000000000000000000000000000010000>;
P_0x564640fb3890 .param/l "WII" 0 6 23, +C4<000000000000000000000000000010000>;
P_0x564640fb38d0 .param/l "WOF" 0 6 26, +C4<00000000000000000000000000001000>;
P_0x564640fb3910 .param/l "WOI" 0 6 25, +C4<00000000000000000000000000001000>;
v0x564640fb4330_0 .net "in", 31 0, L_0x56464101b790;  alias, 1 drivers
v0x564640fb4430_0 .var "ini", 15 0;
v0x564640fb4510_0 .var "inr", 23 0;
v0x564640fb4600_0 .net "out", 15 0, L_0x56464101b920;  alias, 1 drivers
v0x564640fb4710_0 .var "outf", 7 0;
v0x564640fb4840_0 .var "outi", 7 0;
v0x564640fb4920_0 .var "overflow", 0 0;
L_0x56464101b920 .concat [ 8 8 0 0], v0x564640fb4710_0, v0x564640fb4840_0;
S_0x564640fb3c50 .scope generate, "genblk1" "genblk1" 6 41, 6 41 0, S_0x564640fb3630;
 .timescale -9 -12;
S_0x564640fb3e50 .scope generate, "genblk1" "genblk1" 6 44, 6 44 0, S_0x564640fb3c50;
 .timescale -9 -12;
E_0x564640fb4050 .event anyedge, v0x564640fb4330_0, v0x564640fb4510_0;
S_0x564640fb40d0 .scope generate, "genblk2" "genblk2" 6 65, 6 65 0, S_0x564640fb3630;
 .timescale -9 -12;
E_0x564640fb42d0 .event anyedge, v0x564640fb4510_0, v0x564640fb4430_0;
S_0x564640fb7a20 .scope module, "ub_inst" "unified_buffer" 3 79, 7 6 0, S_0x564640ef6b60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "ub_wr_data_in";
    .port_info 3 /INPUT 2 "ub_wr_valid_in";
    .port_info 4 /INPUT 32 "ub_wr_host_data_in";
    .port_info 5 /INPUT 2 "ub_wr_host_valid_in";
    .port_info 6 /INPUT 1 "ub_rd_start_in";
    .port_info 7 /INPUT 1 "ub_rd_transpose";
    .port_info 8 /INPUT 9 "ub_ptr_select";
    .port_info 9 /INPUT 16 "ub_rd_addr_in";
    .port_info 10 /INPUT 16 "ub_rd_row_size";
    .port_info 11 /INPUT 16 "ub_rd_col_size";
    .port_info 12 /INPUT 16 "learning_rate_in";
    .port_info 13 /OUTPUT 16 "ub_rd_input_data_out_0";
    .port_info 14 /OUTPUT 16 "ub_rd_input_data_out_1";
    .port_info 15 /OUTPUT 1 "ub_rd_input_valid_out_0";
    .port_info 16 /OUTPUT 1 "ub_rd_input_valid_out_1";
    .port_info 17 /OUTPUT 16 "ub_rd_weight_data_out_0";
    .port_info 18 /OUTPUT 16 "ub_rd_weight_data_out_1";
    .port_info 19 /OUTPUT 1 "ub_rd_weight_valid_out_0";
    .port_info 20 /OUTPUT 1 "ub_rd_weight_valid_out_1";
    .port_info 21 /OUTPUT 16 "ub_rd_bias_data_out_0";
    .port_info 22 /OUTPUT 16 "ub_rd_bias_data_out_1";
    .port_info 23 /OUTPUT 16 "ub_rd_Y_data_out_0";
    .port_info 24 /OUTPUT 16 "ub_rd_Y_data_out_1";
    .port_info 25 /OUTPUT 16 "ub_rd_H_data_out_0";
    .port_info 26 /OUTPUT 16 "ub_rd_H_data_out_1";
    .port_info 27 /OUTPUT 16 "ub_rd_col_size_out";
    .port_info 28 /OUTPUT 1 "ub_rd_col_size_valid_out";
P_0x564640f80200 .param/l "SYSTOLIC_ARRAY_WIDTH" 0 7 8, +C4<00000000000000000000000000000010>;
P_0x564640f80240 .param/l "UNIFIED_BUFFER_WIDTH" 0 7 7, +C4<00000000000000000000000010000000>;
v0x564640fd2550_0 .array/port v0x564640fd2550, 0;
L_0x564641018460 .functor BUFZ 1, v0x564640fd2550_0, C4<0>, C4<0>, C4<0>;
v0x564640fd2550_1 .array/port v0x564640fd2550, 1;
L_0x564641018590 .functor BUFZ 1, v0x564640fd2550_1, C4<0>, C4<0>, C4<0>;
v0x564640fd2a10_0 .array/port v0x564640fd2a10, 0;
L_0x564641018630 .functor BUFZ 16, v0x564640fd2a10_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x564640fd2a10_1 .array/port v0x564640fd2a10, 1;
L_0x564641018760 .functor BUFZ 16, v0x564640fd2a10_1, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x564640fd3110_0 .array/port v0x564640fd3110, 0;
L_0x5646410188d0 .functor BUFZ 1, v0x564640fd3110_0, C4<0>, C4<0>, C4<0>;
v0x564640fd3110_1 .array/port v0x564640fd3110, 1;
L_0x564641018940 .functor BUFZ 1, v0x564640fd3110_1, C4<0>, C4<0>, C4<0>;
v0x564640fd1d70_0 .array/port v0x564640fd1d70, 0;
L_0x564641018a30 .functor BUFZ 16, v0x564640fd1d70_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x564640fd1d70_1 .array/port v0x564640fd1d70, 1;
L_0x564641018ad0 .functor BUFZ 16, v0x564640fd1d70_1, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x564640fd19b0_0 .array/port v0x564640fd19b0, 0;
L_0x564641018bd0 .functor BUFZ 16, v0x564640fd19b0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x564640fd19b0_1 .array/port v0x564640fd19b0, 1;
L_0x564641018c70 .functor BUFZ 16, v0x564640fd19b0_1, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x564640fd16d0_0 .array/port v0x564640fd16d0, 0;
L_0x564641018d80 .functor BUFZ 16, v0x564640fd16d0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x564640fd16d0_1 .array/port v0x564640fd16d0, 1;
L_0x564641018e20 .functor BUFZ 16, v0x564640fd16d0_1, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x564640fcf320_0 .net "clk", 0 0, o0x7fb4cb98da08;  alias, 0 drivers
v0x564640fcf3e0_0 .var "grad_bias_or_weight", 0 0;
v0x564640fcf4a0 .array "grad_descent_done_out", 1 0;
v0x564640fcf4a0_0 .net v0x564640fcf4a0 0, 0 0, v0x564640fc5360_0; 1 drivers
v0x564640fcf4a0_1 .net v0x564640fcf4a0 1, 0 0, v0x564640fce940_0; 1 drivers
v0x564640fcf540_0 .var "grad_descent_ptr", 15 0;
v0x564640fcf5e0 .array "grad_descent_valid_in", 1 0, 0 0;
v0x564640fcf700_0 .net "learning_rate_in", 15 0, o0x7fb4cb9912d8;  alias, 0 drivers
v0x564640fcf830_0 .var "rd_H_col_size", 15 0;
v0x564640fcf8f0_0 .var "rd_H_ptr", 15 0;
v0x564640fcf9d0_0 .var "rd_H_row_size", 15 0;
v0x564640fcfb40_0 .var "rd_H_time_counter", 15 0;
v0x564640fcfc20_0 .var "rd_Y_col_size", 15 0;
v0x564640fcfd00_0 .var "rd_Y_ptr", 15 0;
v0x564640fcfde0_0 .var "rd_Y_row_size", 15 0;
v0x564640fcfec0_0 .var "rd_Y_time_counter", 15 0;
v0x564640fcffa0_0 .var "rd_bias_col_size", 15 0;
v0x564640fd0080_0 .var "rd_bias_ptr", 15 0;
v0x564640fd0160_0 .var "rd_bias_row_size", 15 0;
v0x564640fd0350_0 .var "rd_bias_time_counter", 15 0;
v0x564640fd0430_0 .var "rd_grad_bias_col_size", 15 0;
v0x564640fd0510_0 .var "rd_grad_bias_ptr", 15 0;
v0x564640fd05f0_0 .var "rd_grad_bias_row_size", 15 0;
v0x564640fd06d0_0 .var "rd_grad_bias_time_counter", 15 0;
v0x564640fd07b0_0 .var "rd_grad_weight_col_size", 15 0;
v0x564640fd0890_0 .var "rd_grad_weight_ptr", 15 0;
v0x564640fd0970_0 .var "rd_grad_weight_row_size", 15 0;
v0x564640fd0a50_0 .var "rd_grad_weight_time_counter", 15 0;
v0x564640fd0b30_0 .var "rd_input_col_size", 15 0;
v0x564640fd0c10_0 .var "rd_input_ptr", 15 0;
v0x564640fd0cf0_0 .var "rd_input_row_size", 15 0;
v0x564640fd0dd0_0 .var "rd_input_time_counter", 15 0;
v0x564640fd0eb0_0 .var "rd_input_transpose", 0 0;
v0x564640fd0f70_0 .var "rd_weight_col_size", 15 0;
v0x564640fd1050_0 .var/s "rd_weight_ptr", 15 0;
v0x564640fd1130_0 .var "rd_weight_row_size", 15 0;
v0x564640fd1210_0 .var "rd_weight_skip_size", 15 0;
v0x564640fd12f0_0 .var "rd_weight_time_counter", 15 0;
v0x564640fd13d0_0 .var "rd_weight_transpose", 0 0;
v0x564640fd1490_0 .net "rst", 0 0, o0x7fb4cb98dc18;  alias, 0 drivers
v0x564640fd1530 .array "ub_memory", 127 0, 15 0;
v0x564640fd15f0_0 .net "ub_ptr_select", 8 0, o0x7fb4cb9934c8;  alias, 0 drivers
v0x564640fd16d0 .array "ub_rd_H_data_out", 1 0, 15 0;
v0x564640fd17f0_0 .net "ub_rd_H_data_out_0", 15 0, L_0x564641018d80;  alias, 1 drivers
v0x564640fd18d0_0 .net "ub_rd_H_data_out_1", 15 0, L_0x564641018e20;  alias, 1 drivers
v0x564640fd19b0 .array "ub_rd_Y_data_out", 1 0, 15 0;
v0x564640fd1ad0_0 .net "ub_rd_Y_data_out_0", 15 0, L_0x564641018bd0;  alias, 1 drivers
v0x564640fd1bb0_0 .net "ub_rd_Y_data_out_1", 15 0, L_0x564641018c70;  alias, 1 drivers
v0x564640fd1c90_0 .net "ub_rd_addr_in", 15 0, o0x7fb4cb993678;  alias, 0 drivers
v0x564640fd1d70 .array "ub_rd_bias_data_out", 1 0, 15 0;
v0x564640fd1e90_0 .net "ub_rd_bias_data_out_0", 15 0, L_0x564641018a30;  alias, 1 drivers
v0x564640fd1f70_0 .net "ub_rd_bias_data_out_1", 15 0, L_0x564641018ad0;  alias, 1 drivers
v0x564640fd2050_0 .net "ub_rd_col_size", 15 0, o0x7fb4cb993768;  alias, 0 drivers
v0x564640fd2130_0 .var "ub_rd_col_size_out", 15 0;
v0x564640fd2220_0 .var "ub_rd_col_size_valid_out", 0 0;
v0x564640fd22f0 .array "ub_rd_input_data_out", 1 0, 15 0;
v0x564640fd23d0_0 .net "ub_rd_input_data_out_0", 15 0, v0x564640fd22f0_0;  alias, 1 drivers
v0x564640fd2490_0 .net "ub_rd_input_data_out_1", 15 0, v0x564640fd22f0_1;  alias, 1 drivers
v0x564640fd2550 .array "ub_rd_input_valid_out", 1 0, 0 0;
v0x564640fd2650_0 .net "ub_rd_input_valid_out_0", 0 0, L_0x564641018460;  alias, 1 drivers
v0x564640fd26f0_0 .net "ub_rd_input_valid_out_1", 0 0, L_0x564641018590;  alias, 1 drivers
v0x564640fd27b0_0 .net "ub_rd_row_size", 15 0, o0x7fb4cb993888;  alias, 0 drivers
v0x564640fd2890_0 .net "ub_rd_start_in", 0 0, o0x7fb4cb9938b8;  alias, 0 drivers
v0x564640fd2950_0 .net "ub_rd_transpose", 0 0, o0x7fb4cb9938e8;  alias, 0 drivers
v0x564640fd2a10 .array "ub_rd_weight_data_out", 1 0, 15 0;
v0x564640fd2b30_0 .net "ub_rd_weight_data_out_0", 15 0, L_0x564641018630;  alias, 1 drivers
v0x564640fd2bf0_0 .net "ub_rd_weight_data_out_1", 15 0, L_0x564641018760;  alias, 1 drivers
v0x564640fd3110 .array "ub_rd_weight_valid_out", 1 0, 0 0;
v0x564640fd3210_0 .net "ub_rd_weight_valid_out_0", 0 0, L_0x5646410188d0;  alias, 1 drivers
v0x564640fd32b0_0 .net "ub_rd_weight_valid_out_1", 0 0, L_0x564641018940;  alias, 1 drivers
v0x564640fd3350 .array "ub_wr_data_in", 1 0;
v0x564640fd3350_0 .net v0x564640fd3350 0, 15 0, L_0x564641018d10; 1 drivers
v0x564640fd3350_1 .net v0x564640fd3350 1, 15 0, L_0x564641018fd0; 1 drivers
v0x564640fd34d0 .array "ub_wr_host_data_in", 1 0;
v0x564640fd34d0_0 .net v0x564640fd34d0 0, 15 0, L_0x564641019240; 1 drivers
v0x564640fd34d0_1 .net v0x564640fd34d0 1, 15 0, L_0x5646410192b0; 1 drivers
v0x564640fd35f0 .array "ub_wr_host_valid_in", 1 0;
v0x564640fd35f0_0 .net v0x564640fd35f0 0, 0 0, L_0x5646410193b0; 1 drivers
v0x564640fd35f0_1 .net v0x564640fd35f0 1, 0 0, L_0x564641019480; 1 drivers
v0x564640fd36f0 .array "ub_wr_valid_in", 1 0;
v0x564640fd36f0_0 .net v0x564640fd36f0 0, 0 0, L_0x564641019110; 1 drivers
v0x564640fd36f0_1 .net v0x564640fd36f0 1, 0 0, L_0x564641019180; 1 drivers
v0x564640fd37f0 .array "value_old_in", 1 0, 15 0;
v0x564640fd38d0 .array "value_updated_out", 1 0;
v0x564640fd38d0_0 .net v0x564640fd38d0 0, 15 0, v0x564640fc5b10_0; 1 drivers
v0x564640fd38d0_1 .net v0x564640fd38d0 1, 15 0, v0x564640fcf0d0_0; 1 drivers
v0x564640fd3970_0 .var "wr_ptr", 15 0;
E_0x564640fb8040/0 .event anyedge, v0x564640fd06d0_0, v0x564640fd05f0_0, v0x564640fd0430_0, v0x564640fd0a50_0;
E_0x564640fb8040/1 .event anyedge, v0x564640fd0970_0, v0x564640fd07b0_0, v0x564640fd36f0_0, v0x564640fd36f0_1;
E_0x564640fb8040 .event/or E_0x564640fb8040/0, E_0x564640fb8040/1;
E_0x564640fb80d0/0 .event anyedge, v0x564640fd2890_0, v0x564640fd15f0_0, v0x564640fd2950_0, v0x564640fd1c90_0;
E_0x564640fb80d0/1 .event anyedge, v0x564640fd2050_0, v0x564640fd27b0_0;
E_0x564640fb80d0 .event/or E_0x564640fb80d0/0, E_0x564640fb80d0/1;
S_0x564640fb8150 .scope begin, "$ivl_for_loop10" "$ivl_for_loop10" 7 356, 7 356 0, S_0x564640fb7a20;
 .timescale -9 -12;
v0x564640fb8350_0 .var/2s "i", 31 0;
S_0x564640fb8450 .scope begin, "$ivl_for_loop11" "$ivl_for_loop11" 7 363, 7 363 0, S_0x564640fb7a20;
 .timescale -9 -12;
v0x564640fb8650_0 .var/2s "i", 31 0;
S_0x564640fb8730 .scope begin, "$ivl_for_loop12" "$ivl_for_loop12" 7 374, 7 374 0, S_0x564640fb7a20;
 .timescale -9 -12;
v0x564640fb8940_0 .var/2s "i", 31 0;
S_0x564640fb8a20 .scope begin, "$ivl_for_loop13" "$ivl_for_loop13" 7 386, 7 386 0, S_0x564640fb7a20;
 .timescale -9 -12;
v0x564640fb8c00_0 .var/2s "i", 31 0;
S_0x564640fb8d00 .scope begin, "$ivl_for_loop14" "$ivl_for_loop14" 7 403, 7 403 0, S_0x564640fb7a20;
 .timescale -9 -12;
v0x564640fb8f30_0 .var/2s "i", 31 0;
S_0x564640fb9030 .scope begin, "$ivl_for_loop15" "$ivl_for_loop15" 7 413, 7 413 0, S_0x564640fb7a20;
 .timescale -9 -12;
v0x564640fb9210_0 .var/2s "i", 31 0;
S_0x564640fb9310 .scope begin, "$ivl_for_loop16" "$ivl_for_loop16" 7 426, 7 426 0, S_0x564640fb7a20;
 .timescale -9 -12;
v0x564640fb94f0_0 .var/2s "i", 31 0;
S_0x564640fb95f0 .scope begin, "$ivl_for_loop17" "$ivl_for_loop17" 7 444, 7 444 0, S_0x564640fb7a20;
 .timescale -9 -12;
v0x564640fb97d0_0 .var/2s "i", 31 0;
S_0x564640fb98d0 .scope begin, "$ivl_for_loop18" "$ivl_for_loop18" 7 452, 7 452 0, S_0x564640fb7a20;
 .timescale -9 -12;
v0x564640fb9ab0_0 .var/2s "i", 31 0;
S_0x564640fb9bb0 .scope begin, "$ivl_for_loop19" "$ivl_for_loop19" 7 465, 7 465 0, S_0x564640fb7a20;
 .timescale -9 -12;
v0x564640fb9d40_0 .var/2s "i", 31 0;
S_0x564640fb9e40 .scope begin, "$ivl_for_loop20" "$ivl_for_loop20" 7 472, 7 472 0, S_0x564640fb7a20;
 .timescale -9 -12;
v0x564640fba020_0 .var/2s "i", 31 0;
S_0x564640fba120 .scope begin, "$ivl_for_loop21" "$ivl_for_loop21" 7 486, 7 486 0, S_0x564640fb7a20;
 .timescale -9 -12;
v0x564640fba300_0 .var/2s "i", 31 0;
S_0x564640fba400 .scope begin, "$ivl_for_loop22" "$ivl_for_loop22" 7 493, 7 493 0, S_0x564640fb7a20;
 .timescale -9 -12;
v0x564640fba5e0_0 .var/2s "i", 31 0;
S_0x564640fba6e0 .scope begin, "$ivl_for_loop23" "$ivl_for_loop23" 7 507, 7 507 0, S_0x564640fb7a20;
 .timescale -9 -12;
v0x564640fba8c0_0 .var/2s "i", 31 0;
S_0x564640fba9c0 .scope begin, "$ivl_for_loop24" "$ivl_for_loop24" 7 514, 7 514 0, S_0x564640fb7a20;
 .timescale -9 -12;
v0x564640fbaba0_0 .var/2s "i", 31 0;
S_0x564640fbaca0 .scope begin, "$ivl_for_loop25" "$ivl_for_loop25" 7 523, 7 523 0, S_0x564640fb7a20;
 .timescale -9 -12;
v0x564640fbae80_0 .var/2s "i", 31 0;
S_0x564640fbaf80 .scope begin, "$ivl_for_loop26" "$ivl_for_loop26" 7 541, 7 541 0, S_0x564640fb7a20;
 .timescale -9 -12;
v0x564640fbb270_0 .var/2s "i", 31 0;
S_0x564640fbb370 .scope begin, "$ivl_for_loop3" "$ivl_for_loop3" 7 251, 7 251 0, S_0x564640fb7a20;
 .timescale -9 -12;
v0x564640fbb550_0 .var/2s "i", 31 0;
S_0x564640fbb650 .scope begin, "$ivl_for_loop4" "$ivl_for_loop4" 7 255, 7 255 0, S_0x564640fb7a20;
 .timescale -9 -12;
v0x564640fbb830_0 .var/2s "i", 31 0;
S_0x564640fbb930 .scope begin, "$ivl_for_loop5" "$ivl_for_loop5" 7 263, 7 263 0, S_0x564640fb7a20;
 .timescale -9 -12;
v0x564640fbbb10_0 .var/2s "i", 31 0;
S_0x564640fbbc10 .scope begin, "$ivl_for_loop6" "$ivl_for_loop6" 7 266, 7 266 0, S_0x564640fb7a20;
 .timescale -9 -12;
v0x564640fbbdf0_0 .var/2s "i", 31 0;
S_0x564640fbbef0 .scope begin, "$ivl_for_loop7" "$ivl_for_loop7" 7 285, 7 285 0, S_0x564640fb7a20;
 .timescale -9 -12;
v0x564640fbc0d0_0 .var/2s "i", 31 0;
S_0x564640fbc1d0 .scope begin, "$ivl_for_loop8" "$ivl_for_loop8" 7 290, 7 290 0, S_0x564640fb7a20;
 .timescale -9 -12;
v0x564640fbc3b0_0 .var/2s "i", 31 0;
S_0x564640fbc4b0 .scope begin, "$ivl_for_loop9" "$ivl_for_loop9" 7 344, 7 344 0, S_0x564640fb7a20;
 .timescale -9 -12;
v0x564640fbc690_0 .var/2s "i", 31 0;
S_0x564640fbc790 .scope generate, "gradient_descent_gen[0]" "gradient_descent_gen[0]" 7 133, 7 133 0, S_0x564640fb7a20;
 .timescale -9 -12;
P_0x564640fbc990 .param/l "i" 1 7 133, +C4<00>;
S_0x564640fbca70 .scope module, "gradient_descent_inst" "gradient_descent" 7 134, 8 4 0, S_0x564640fbc790;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "lr_in";
    .port_info 3 /INPUT 16 "value_old_in";
    .port_info 4 /INPUT 16 "grad_in";
    .port_info 5 /INPUT 1 "grad_descent_valid_in";
    .port_info 6 /INPUT 1 "grad_bias_or_weight";
    .port_info 7 /OUTPUT 16 "value_updated_out";
    .port_info 8 /OUTPUT 1 "grad_descent_done_out";
v0x564640fc51e0_0 .net "clk", 0 0, o0x7fb4cb98da08;  alias, 0 drivers
v0x564640fc52a0_0 .net "grad_bias_or_weight", 0 0, v0x564640fcf3e0_0;  1 drivers
v0x564640fc5360_0 .var "grad_descent_done_out", 0 0;
v0x564640fcf5e0_0 .array/port v0x564640fcf5e0, 0;
v0x564640fc5400_0 .net "grad_descent_valid_in", 0 0, v0x564640fcf5e0_0;  1 drivers
v0x564640fc54c0_0 .net "grad_in", 15 0, L_0x564641018d10;  alias, 1 drivers
v0x564640fc5580_0 .net "lr_in", 15 0, o0x7fb4cb9912d8;  alias, 0 drivers
v0x564640fc5650_0 .net "mul_out", 15 0, L_0x564641006cb0;  1 drivers
v0x564640fc5780_0 .net "rst", 0 0, o0x7fb4cb98dc18;  alias, 0 drivers
v0x564640fc5820_0 .var "sub_in_a", 15 0;
v0x564640fc5970_0 .net "sub_value_out", 15 0, L_0x564641017550;  1 drivers
v0x564640fd37f0_0 .array/port v0x564640fd37f0, 0;
v0x564640fc5a30_0 .net "value_old_in", 15 0, v0x564640fd37f0_0;  1 drivers
v0x564640fc5b10_0 .var "value_updated_out", 15 0;
E_0x564640fbcd80 .event anyedge, v0x564640fc52a0_0, v0x564640fc5360_0, v0x564640fc5b10_0, v0x564640fc5a30_0;
S_0x564640fbce10 .scope module, "mul_inst" "fxp_mul" 8 33, 6 278 0, S_0x564640fbca70;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "ina";
    .port_info 1 /INPUT 16 "inb";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /OUTPUT 1 "overflow";
P_0x564640fbd010 .param/l "ROUND" 0 6 285, +C4<00000000000000000000000000000001>;
P_0x564640fbd050 .param/l "WIFA" 0 6 280, +C4<00000000000000000000000000001000>;
P_0x564640fbd090 .param/l "WIFB" 0 6 282, +C4<00000000000000000000000000001000>;
P_0x564640fbd0d0 .param/l "WIIA" 0 6 279, +C4<00000000000000000000000000001000>;
P_0x564640fbd110 .param/l "WIIB" 0 6 281, +C4<00000000000000000000000000001000>;
P_0x564640fbd150 .param/l "WOF" 0 6 284, +C4<00000000000000000000000000001000>;
P_0x564640fbd190 .param/l "WOI" 0 6 283, +C4<00000000000000000000000000001000>;
P_0x564640fbd1d0 .param/l "WRF" 1 6 294, +C4<000000000000000000000000000010000>;
P_0x564640fbd210 .param/l "WRI" 1 6 293, +C4<000000000000000000000000000010000>;
v0x564640fbeb70_0 .net/s *"_ivl_0", 31 0, L_0x5646410069e0;  1 drivers
v0x564640fbec50_0 .net/s *"_ivl_2", 31 0, L_0x564641006a80;  1 drivers
v0x564640fbed30_0 .net "ina", 15 0, L_0x564641018d10;  alias, 1 drivers
v0x564640fbedf0_0 .net "inb", 15 0, o0x7fb4cb9912d8;  alias, 0 drivers
v0x564640fbeed0_0 .net "out", 15 0, L_0x564641006cb0;  alias, 1 drivers
v0x564640fbefe0_0 .net "overflow", 0 0, v0x564640fbea30_0;  1 drivers
v0x564640fbf0b0_0 .net/s "res", 31 0, L_0x564641006b20;  1 drivers
L_0x5646410069e0 .extend/s 32, L_0x564641018d10;
L_0x564641006a80 .extend/s 32, o0x7fb4cb9912d8;
L_0x564641006b20 .arith/mult 32, L_0x5646410069e0, L_0x564641006a80;
S_0x564640fbd750 .scope module, "res_zoom" "fxp_zoom" 6 304, 6 22 0, S_0x564640fbce10;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x564640fbd950 .param/l "ROUND" 0 6 27, +C4<00000000000000000000000000000001>;
P_0x564640fbd990 .param/l "WIF" 0 6 24, +C4<000000000000000000000000000010000>;
P_0x564640fbd9d0 .param/l "WII" 0 6 23, +C4<000000000000000000000000000010000>;
P_0x564640fbda10 .param/l "WOF" 0 6 26, +C4<00000000000000000000000000001000>;
P_0x564640fbda50 .param/l "WOI" 0 6 25, +C4<00000000000000000000000000001000>;
v0x564640fbe470_0 .net "in", 31 0, L_0x564641006b20;  alias, 1 drivers
v0x564640fbe570_0 .var "ini", 15 0;
v0x564640fbe650_0 .var "inr", 23 0;
v0x564640fbe740_0 .net "out", 15 0, L_0x564641006cb0;  alias, 1 drivers
v0x564640fbe820_0 .var "outf", 7 0;
v0x564640fbe950_0 .var "outi", 7 0;
v0x564640fbea30_0 .var "overflow", 0 0;
L_0x564641006cb0 .concat [ 8 8 0 0], v0x564640fbe820_0, v0x564640fbe950_0;
S_0x564640fbdd90 .scope generate, "genblk1" "genblk1" 6 41, 6 41 0, S_0x564640fbd750;
 .timescale -9 -12;
S_0x564640fbdf90 .scope generate, "genblk1" "genblk1" 6 44, 6 44 0, S_0x564640fbdd90;
 .timescale -9 -12;
E_0x564640fbe190 .event anyedge, v0x564640fbe470_0, v0x564640fbe650_0;
S_0x564640fbe210 .scope generate, "genblk2" "genblk2" 6 65, 6 65 0, S_0x564640fbd750;
 .timescale -9 -12;
E_0x564640fbe410 .event anyedge, v0x564640fbe650_0, v0x564640fbe570_0;
S_0x564640fbf1f0 .scope module, "sub_inst" "fxp_addsub" 8 40, 6 186 0, S_0x564640fbca70;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "ina";
    .port_info 1 /INPUT 16 "inb";
    .port_info 2 /INPUT 1 "sub";
    .port_info 3 /OUTPUT 16 "out";
    .port_info 4 /OUTPUT 1 "overflow";
P_0x564640fbf3f0 .param/l "ONE" 1 6 208, C4<00000000000000001>;
P_0x564640fbf430 .param/l "ROUND" 0 6 193, +C4<00000000000000000000000000000001>;
P_0x564640fbf470 .param/l "WIF" 1 6 204, +C4<00000000000000000000000000001000>;
P_0x564640fbf4b0 .param/l "WIFA" 0 6 188, +C4<00000000000000000000000000001000>;
P_0x564640fbf4f0 .param/l "WIFB" 0 6 190, +C4<00000000000000000000000000001000>;
P_0x564640fbf530 .param/l "WII" 1 6 203, +C4<000000000000000000000000000001001>;
P_0x564640fbf570 .param/l "WIIA" 0 6 187, +C4<00000000000000000000000000001000>;
P_0x564640fbf5b0 .param/l "WIIB" 0 6 189, +C4<00000000000000000000000000001000>;
P_0x564640fbf5f0 .param/l "WIIBE" 1 6 202, +C4<000000000000000000000000000001001>;
P_0x564640fbf630 .param/l "WOF" 0 6 192, +C4<00000000000000000000000000001000>;
P_0x564640fbf670 .param/l "WOI" 0 6 191, +C4<00000000000000000000000000001000>;
P_0x564640fbf6b0 .param/l "WRF" 1 6 206, +C4<00000000000000000000000000001000>;
P_0x564640fbf6f0 .param/l "WRI" 1 6 205, +C4<0000000000000000000000000000001010>;
L_0x564641006d50 .functor NOT 17, L_0x564641017370, C4<00000000000000000>, C4<00000000000000000>, C4<00000000000000000>;
L_0x56464101e2d0 .functor BUFT 17, L_0x564641016e20, C4<00000000000000000>, C4<00000000000000000>, C4<00000000000000000>;
v0x564640fc44d0_0 .net *"_ivl_0", 16 0, L_0x564641006d50;  1 drivers
v0x564640fc45b0_0 .net/s *"_ivl_10", 17 0, L_0x5646410170c0;  1 drivers
L_0x7fb4cb944018 .functor BUFT 1, C4<00000000000000001>, C4<0>, C4<0>, C4<0>;
v0x564640fc4690_0 .net/2u *"_ivl_2", 16 0, L_0x7fb4cb944018;  1 drivers
v0x564640fc4750_0 .net *"_ivl_4", 16 0, L_0x564641016e20;  1 drivers
v0x564640fc4830_0 .net/s *"_ivl_8", 17 0, L_0x564641016fd0;  1 drivers
v0x564640fc4960_0 .net "ina", 15 0, v0x564640fc5820_0;  1 drivers
v0x564640fc4a20_0 .net "inaz", 16 0, L_0x564641017410;  1 drivers
v0x564640fc4af0_0 .net "inb", 15 0, L_0x564641006cb0;  alias, 1 drivers
v0x564640fc4b90_0 .net "inbe", 16 0, L_0x564641017370;  1 drivers
v0x564640fc4c80_0 .net "inbv", 16 0, L_0x56464101e2d0;  1 drivers
v0x564640fc4d50_0 .net "inbz", 16 0, L_0x5646410174b0;  1 drivers
v0x564640fc4e20_0 .net "out", 15 0, L_0x564641017550;  alias, 1 drivers
v0x564640fc4ef0_0 .net "overflow", 0 0, v0x564640fc4390_0;  1 drivers
v0x564640fc4fc0_0 .net/s "res", 17 0, L_0x5646410171b0;  1 drivers
L_0x7fb4cb944060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x564640fc5090_0 .net "sub", 0 0, L_0x7fb4cb944060;  1 drivers
L_0x564641016e20 .arith/sum 17, L_0x564641006d50, L_0x7fb4cb944018;
L_0x564641016fd0 .extend/s 18, L_0x564641017410;
L_0x5646410170c0 .extend/s 18, L_0x5646410174b0;
L_0x5646410171b0 .arith/sum 18, L_0x564641016fd0, L_0x5646410170c0;
S_0x564640fbfde0 .scope module, "ina_zoom" "fxp_zoom" 6 232, 6 22 0, S_0x564640fbf1f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 17 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x564640fbff90 .param/l "ROUND" 0 6 27, +C4<00000000000000000000000000000000>;
P_0x564640fbffd0 .param/l "WIF" 0 6 24, +C4<00000000000000000000000000001000>;
P_0x564640fc0010 .param/l "WII" 0 6 23, +C4<00000000000000000000000000001000>;
P_0x564640fc0050 .param/l "WOF" 0 6 26, +C4<00000000000000000000000000001000>;
P_0x564640fc0090 .param/l "WOI" 0 6 25, +C4<000000000000000000000000000001001>;
v0x564640fc08b0_0 .net "in", 15 0, v0x564640fc5820_0;  alias, 1 drivers
v0x564640fc09b0_0 .var "ini", 7 0;
v0x564640fc0a90_0 .var "inr", 15 0;
v0x564640fc0b80_0 .net "out", 16 0, L_0x564641017410;  alias, 1 drivers
v0x564640fc0c60_0 .var "outf", 7 0;
v0x564640fc0d90_0 .var "outi", 8 0;
v0x564640fc0e70_0 .var "overflow", 0 0;
L_0x564641017410 .concat [ 8 9 0 0], v0x564640fc0c60_0, v0x564640fc0d90_0;
S_0x564640fc03d0 .scope generate, "genblk1" "genblk1" 6 55, 6 55 0, S_0x564640fbfde0;
 .timescale -9 -12;
E_0x564640fc05d0 .event anyedge, v0x564640fc08b0_0;
S_0x564640fc0650 .scope generate, "genblk2" "genblk2" 6 65, 6 65 0, S_0x564640fbfde0;
 .timescale -9 -12;
E_0x564640fc0850 .event anyedge, v0x564640fc0a90_0, v0x564640fc09b0_0;
S_0x564640fc0fb0 .scope module, "inb_extend" "fxp_zoom" 6 220, 6 22 0, S_0x564640fbf1f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 17 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x564640fc1190 .param/l "ROUND" 0 6 27, +C4<00000000000000000000000000000000>;
P_0x564640fc11d0 .param/l "WIF" 0 6 24, +C4<00000000000000000000000000001000>;
P_0x564640fc1210 .param/l "WII" 0 6 23, +C4<00000000000000000000000000001000>;
P_0x564640fc1250 .param/l "WOF" 0 6 26, +C4<00000000000000000000000000001000>;
P_0x564640fc1290 .param/l "WOI" 0 6 25, +C4<000000000000000000000000000001001>;
v0x564640fc1a60_0 .net "in", 15 0, L_0x564641006cb0;  alias, 1 drivers
v0x564640fc1b90_0 .var "ini", 7 0;
v0x564640fc1c70_0 .var "inr", 15 0;
v0x564640fc1d30_0 .net "out", 16 0, L_0x564641017370;  alias, 1 drivers
v0x564640fc1e10_0 .var "outf", 7 0;
v0x564640fc1f40_0 .var "outi", 8 0;
v0x564640fc2020_0 .var "overflow", 0 0;
L_0x564641017370 .concat [ 8 9 0 0], v0x564640fc1e10_0, v0x564640fc1f40_0;
S_0x564640fc1580 .scope generate, "genblk1" "genblk1" 6 55, 6 55 0, S_0x564640fc0fb0;
 .timescale -9 -12;
E_0x564640fc1780 .event anyedge, v0x564640fbe740_0;
S_0x564640fc1800 .scope generate, "genblk2" "genblk2" 6 65, 6 65 0, S_0x564640fc0fb0;
 .timescale -9 -12;
E_0x564640fc1a00 .event anyedge, v0x564640fc1c70_0, v0x564640fc1b90_0;
S_0x564640fc2160 .scope module, "inb_zoom" "fxp_zoom" 6 244, 6 22 0, S_0x564640fbf1f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 17 "in";
    .port_info 1 /OUTPUT 17 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x564640fc2340 .param/l "ROUND" 0 6 27, +C4<00000000000000000000000000000000>;
P_0x564640fc2380 .param/l "WIF" 0 6 24, +C4<00000000000000000000000000001000>;
P_0x564640fc23c0 .param/l "WII" 0 6 23, +C4<000000000000000000000000000001001>;
P_0x564640fc2400 .param/l "WOF" 0 6 26, +C4<00000000000000000000000000001000>;
P_0x564640fc2440 .param/l "WOI" 0 6 25, +C4<000000000000000000000000000001001>;
v0x564640fc2c20_0 .net "in", 16 0, L_0x56464101e2d0;  alias, 1 drivers
v0x564640fc2d20_0 .var "ini", 8 0;
v0x564640fc2e00_0 .var "inr", 16 0;
v0x564640fc2ef0_0 .net "out", 16 0, L_0x5646410174b0;  alias, 1 drivers
v0x564640fc2fd0_0 .var "outf", 7 0;
v0x564640fc3100_0 .var "outi", 8 0;
v0x564640fc31e0_0 .var "overflow", 0 0;
L_0x5646410174b0 .concat [ 8 9 0 0], v0x564640fc2fd0_0, v0x564640fc3100_0;
S_0x564640fc2760 .scope generate, "genblk1" "genblk1" 6 55, 6 55 0, S_0x564640fc2160;
 .timescale -9 -12;
E_0x564640fc2940 .event anyedge, v0x564640fc2c20_0;
S_0x564640fc29c0 .scope generate, "genblk2" "genblk2" 6 65, 6 65 0, S_0x564640fc2160;
 .timescale -9 -12;
E_0x564640fc2bc0 .event anyedge, v0x564640fc2e00_0, v0x564640fc2d20_0;
S_0x564640fc3320 .scope module, "res_zoom" "fxp_zoom" 6 256, 6 22 0, S_0x564640fbf1f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 18 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x564640fc3500 .param/l "ROUND" 0 6 27, +C4<00000000000000000000000000000001>;
P_0x564640fc3540 .param/l "WIF" 0 6 24, +C4<00000000000000000000000000001000>;
P_0x564640fc3580 .param/l "WII" 0 6 23, +C4<0000000000000000000000000000001010>;
P_0x564640fc35c0 .param/l "WOF" 0 6 26, +C4<00000000000000000000000000001000>;
P_0x564640fc3600 .param/l "WOI" 0 6 25, +C4<00000000000000000000000000001000>;
v0x564640fc3dd0_0 .net "in", 17 0, L_0x5646410171b0;  alias, 1 drivers
v0x564640fc3ed0_0 .var "ini", 9 0;
v0x564640fc3fb0_0 .var "inr", 17 0;
v0x564640fc40a0_0 .net "out", 15 0, L_0x564641017550;  alias, 1 drivers
v0x564640fc4180_0 .var "outf", 7 0;
v0x564640fc42b0_0 .var "outi", 7 0;
v0x564640fc4390_0 .var "overflow", 0 0;
L_0x564641017550 .concat [ 8 8 0 0], v0x564640fc4180_0, v0x564640fc42b0_0;
S_0x564640fc38f0 .scope generate, "genblk1" "genblk1" 6 55, 6 55 0, S_0x564640fc3320;
 .timescale -9 -12;
E_0x564640fc3af0 .event anyedge, v0x564640fc3dd0_0;
S_0x564640fc3b70 .scope generate, "genblk2" "genblk2" 6 65, 6 65 0, S_0x564640fc3320;
 .timescale -9 -12;
E_0x564640fc3d70 .event anyedge, v0x564640fc3fb0_0, v0x564640fc3ed0_0;
S_0x564640fc5d60 .scope generate, "gradient_descent_gen[1]" "gradient_descent_gen[1]" 7 133, 7 133 0, S_0x564640fb7a20;
 .timescale -9 -12;
P_0x564640fc5f10 .param/l "i" 1 7 133, +C4<01>;
S_0x564640fc5ff0 .scope module, "gradient_descent_inst" "gradient_descent" 7 134, 8 4 0, S_0x564640fc5d60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "lr_in";
    .port_info 3 /INPUT 16 "value_old_in";
    .port_info 4 /INPUT 16 "grad_in";
    .port_info 5 /INPUT 1 "grad_descent_valid_in";
    .port_info 6 /INPUT 1 "grad_bias_or_weight";
    .port_info 7 /OUTPUT 16 "value_updated_out";
    .port_info 8 /OUTPUT 1 "grad_descent_done_out";
v0x564640fce7c0_0 .net "clk", 0 0, o0x7fb4cb98da08;  alias, 0 drivers
v0x564640fce880_0 .net "grad_bias_or_weight", 0 0, v0x564640fcf3e0_0;  alias, 1 drivers
v0x564640fce940_0 .var "grad_descent_done_out", 0 0;
v0x564640fcf5e0_1 .array/port v0x564640fcf5e0, 1;
v0x564640fcea10_0 .net "grad_descent_valid_in", 0 0, v0x564640fcf5e0_1;  1 drivers
v0x564640fceab0_0 .net "grad_in", 15 0, L_0x564641018fd0;  alias, 1 drivers
v0x564640fceb50_0 .net "lr_in", 15 0, o0x7fb4cb9912d8;  alias, 0 drivers
v0x564640fcebf0_0 .net "mul_out", 15 0, L_0x5646410179b0;  1 drivers
v0x564640fced40_0 .net "rst", 0 0, o0x7fb4cb98dc18;  alias, 0 drivers
v0x564640fcede0_0 .var "sub_in_a", 15 0;
v0x564640fcef30_0 .net "sub_value_out", 15 0, L_0x564641018260;  1 drivers
v0x564640fd37f0_1 .array/port v0x564640fd37f0, 1;
v0x564640fceff0_0 .net "value_old_in", 15 0, v0x564640fd37f0_1;  1 drivers
v0x564640fcf0d0_0 .var "value_updated_out", 15 0;
E_0x564640fc6300 .event anyedge, v0x564640fc52a0_0, v0x564640fce940_0, v0x564640fcf0d0_0, v0x564640fceff0_0;
S_0x564640fc6390 .scope module, "mul_inst" "fxp_mul" 8 33, 6 278 0, S_0x564640fc5ff0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "ina";
    .port_info 1 /INPUT 16 "inb";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /OUTPUT 1 "overflow";
P_0x564640fc6590 .param/l "ROUND" 0 6 285, +C4<00000000000000000000000000000001>;
P_0x564640fc65d0 .param/l "WIFA" 0 6 280, +C4<00000000000000000000000000001000>;
P_0x564640fc6610 .param/l "WIFB" 0 6 282, +C4<00000000000000000000000000001000>;
P_0x564640fc6650 .param/l "WIIA" 0 6 279, +C4<00000000000000000000000000001000>;
P_0x564640fc6690 .param/l "WIIB" 0 6 281, +C4<00000000000000000000000000001000>;
P_0x564640fc66d0 .param/l "WOF" 0 6 284, +C4<00000000000000000000000000001000>;
P_0x564640fc6710 .param/l "WOI" 0 6 283, +C4<00000000000000000000000000001000>;
P_0x564640fc6750 .param/l "WRF" 1 6 294, +C4<000000000000000000000000000010000>;
P_0x564640fc6790 .param/l "WRI" 1 6 293, +C4<000000000000000000000000000010000>;
v0x564640fc8150_0 .net/s *"_ivl_0", 31 0, L_0x564641017680;  1 drivers
v0x564640fc8230_0 .net/s *"_ivl_2", 31 0, L_0x564641017750;  1 drivers
v0x564640fc8310_0 .net "ina", 15 0, L_0x564641018fd0;  alias, 1 drivers
v0x564640fc83d0_0 .net "inb", 15 0, o0x7fb4cb9912d8;  alias, 0 drivers
v0x564640fc84e0_0 .net "out", 15 0, L_0x5646410179b0;  alias, 1 drivers
v0x564640fc85f0_0 .net "overflow", 0 0, v0x564640fc8010_0;  1 drivers
v0x564640fc8690_0 .net/s "res", 31 0, L_0x564641017820;  1 drivers
L_0x564641017680 .extend/s 32, L_0x564641018fd0;
L_0x564641017750 .extend/s 32, o0x7fb4cb9912d8;
L_0x564641017820 .arith/mult 32, L_0x564641017680, L_0x564641017750;
S_0x564640fc6d30 .scope module, "res_zoom" "fxp_zoom" 6 304, 6 22 0, S_0x564640fc6390;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x564640fc6f30 .param/l "ROUND" 0 6 27, +C4<00000000000000000000000000000001>;
P_0x564640fc6f70 .param/l "WIF" 0 6 24, +C4<000000000000000000000000000010000>;
P_0x564640fc6fb0 .param/l "WII" 0 6 23, +C4<000000000000000000000000000010000>;
P_0x564640fc6ff0 .param/l "WOF" 0 6 26, +C4<00000000000000000000000000001000>;
P_0x564640fc7030 .param/l "WOI" 0 6 25, +C4<00000000000000000000000000001000>;
v0x564640fc7a50_0 .net "in", 31 0, L_0x564641017820;  alias, 1 drivers
v0x564640fc7b50_0 .var "ini", 15 0;
v0x564640fc7c30_0 .var "inr", 23 0;
v0x564640fc7d20_0 .net "out", 15 0, L_0x5646410179b0;  alias, 1 drivers
v0x564640fc7e00_0 .var "outf", 7 0;
v0x564640fc7f30_0 .var "outi", 7 0;
v0x564640fc8010_0 .var "overflow", 0 0;
L_0x5646410179b0 .concat [ 8 8 0 0], v0x564640fc7e00_0, v0x564640fc7f30_0;
S_0x564640fc7370 .scope generate, "genblk1" "genblk1" 6 41, 6 41 0, S_0x564640fc6d30;
 .timescale -9 -12;
S_0x564640fc7570 .scope generate, "genblk1" "genblk1" 6 44, 6 44 0, S_0x564640fc7370;
 .timescale -9 -12;
E_0x564640fc7770 .event anyedge, v0x564640fc7a50_0, v0x564640fc7c30_0;
S_0x564640fc77f0 .scope generate, "genblk2" "genblk2" 6 65, 6 65 0, S_0x564640fc6d30;
 .timescale -9 -12;
E_0x564640fc79f0 .event anyedge, v0x564640fc7c30_0, v0x564640fc7b50_0;
S_0x564640fc87d0 .scope module, "sub_inst" "fxp_addsub" 8 40, 6 186 0, S_0x564640fc5ff0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "ina";
    .port_info 1 /INPUT 16 "inb";
    .port_info 2 /INPUT 1 "sub";
    .port_info 3 /OUTPUT 16 "out";
    .port_info 4 /OUTPUT 1 "overflow";
P_0x564640fc89d0 .param/l "ONE" 1 6 208, C4<00000000000000001>;
P_0x564640fc8a10 .param/l "ROUND" 0 6 193, +C4<00000000000000000000000000000001>;
P_0x564640fc8a50 .param/l "WIF" 1 6 204, +C4<00000000000000000000000000001000>;
P_0x564640fc8a90 .param/l "WIFA" 0 6 188, +C4<00000000000000000000000000001000>;
P_0x564640fc8ad0 .param/l "WIFB" 0 6 190, +C4<00000000000000000000000000001000>;
P_0x564640fc8b10 .param/l "WII" 1 6 203, +C4<000000000000000000000000000001001>;
P_0x564640fc8b50 .param/l "WIIA" 0 6 187, +C4<00000000000000000000000000001000>;
P_0x564640fc8b90 .param/l "WIIB" 0 6 189, +C4<00000000000000000000000000001000>;
P_0x564640fc8bd0 .param/l "WIIBE" 1 6 202, +C4<000000000000000000000000000001001>;
P_0x564640fc8c10 .param/l "WOF" 0 6 192, +C4<00000000000000000000000000001000>;
P_0x564640fc8c50 .param/l "WOI" 0 6 191, +C4<00000000000000000000000000001000>;
P_0x564640fc8c90 .param/l "WRF" 1 6 206, +C4<00000000000000000000000000001000>;
P_0x564640fc8cd0 .param/l "WRI" 1 6 205, +C4<0000000000000000000000000000001010>;
L_0x564641016ec0 .functor NOT 17, L_0x564641018050, C4<00000000000000000>, C4<00000000000000000>, C4<00000000000000000>;
L_0x56464101f680 .functor BUFT 17, L_0x564641017ad0, C4<00000000000000000>, C4<00000000000000000>, C4<00000000000000000>;
v0x564640fcdab0_0 .net *"_ivl_0", 16 0, L_0x564641016ec0;  1 drivers
v0x564640fcdb90_0 .net/s *"_ivl_10", 17 0, L_0x564641017da0;  1 drivers
L_0x7fb4cb9440a8 .functor BUFT 1, C4<00000000000000001>, C4<0>, C4<0>, C4<0>;
v0x564640fcdc70_0 .net/2u *"_ivl_2", 16 0, L_0x7fb4cb9440a8;  1 drivers
v0x564640fcdd30_0 .net *"_ivl_4", 16 0, L_0x564641017ad0;  1 drivers
v0x564640fcde10_0 .net/s *"_ivl_8", 17 0, L_0x564641017cb0;  1 drivers
v0x564640fcdf40_0 .net "ina", 15 0, v0x564640fcede0_0;  1 drivers
v0x564640fce000_0 .net "inaz", 16 0, L_0x5646410180f0;  1 drivers
v0x564640fce0d0_0 .net "inb", 15 0, L_0x5646410179b0;  alias, 1 drivers
v0x564640fce170_0 .net "inbe", 16 0, L_0x564641018050;  1 drivers
v0x564640fce260_0 .net "inbv", 16 0, L_0x56464101f680;  1 drivers
v0x564640fce330_0 .net "inbz", 16 0, L_0x564641018190;  1 drivers
v0x564640fce400_0 .net "out", 15 0, L_0x564641018260;  alias, 1 drivers
v0x564640fce4d0_0 .net "overflow", 0 0, v0x564640fcd970_0;  1 drivers
v0x564640fce5a0_0 .net/s "res", 17 0, L_0x564641017e90;  1 drivers
L_0x7fb4cb9440f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x564640fce670_0 .net "sub", 0 0, L_0x7fb4cb9440f0;  1 drivers
L_0x564641017ad0 .arith/sum 17, L_0x564641016ec0, L_0x7fb4cb9440a8;
L_0x564641017cb0 .extend/s 18, L_0x5646410180f0;
L_0x564641017da0 .extend/s 18, L_0x564641018190;
L_0x564641017e90 .arith/sum 18, L_0x564641017cb0, L_0x564641017da0;
S_0x564640fc93c0 .scope module, "ina_zoom" "fxp_zoom" 6 232, 6 22 0, S_0x564640fc87d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 17 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x564640fc9570 .param/l "ROUND" 0 6 27, +C4<00000000000000000000000000000000>;
P_0x564640fc95b0 .param/l "WIF" 0 6 24, +C4<00000000000000000000000000001000>;
P_0x564640fc95f0 .param/l "WII" 0 6 23, +C4<00000000000000000000000000001000>;
P_0x564640fc9630 .param/l "WOF" 0 6 26, +C4<00000000000000000000000000001000>;
P_0x564640fc9670 .param/l "WOI" 0 6 25, +C4<000000000000000000000000000001001>;
v0x564640fc9e90_0 .net "in", 15 0, v0x564640fcede0_0;  alias, 1 drivers
v0x564640fc9f90_0 .var "ini", 7 0;
v0x564640fca070_0 .var "inr", 15 0;
v0x564640fca160_0 .net "out", 16 0, L_0x5646410180f0;  alias, 1 drivers
v0x564640fca240_0 .var "outf", 7 0;
v0x564640fca370_0 .var "outi", 8 0;
v0x564640fca450_0 .var "overflow", 0 0;
L_0x5646410180f0 .concat [ 8 9 0 0], v0x564640fca240_0, v0x564640fca370_0;
S_0x564640fc99b0 .scope generate, "genblk1" "genblk1" 6 55, 6 55 0, S_0x564640fc93c0;
 .timescale -9 -12;
E_0x564640fc9bb0 .event anyedge, v0x564640fc9e90_0;
S_0x564640fc9c30 .scope generate, "genblk2" "genblk2" 6 65, 6 65 0, S_0x564640fc93c0;
 .timescale -9 -12;
E_0x564640fc9e30 .event anyedge, v0x564640fca070_0, v0x564640fc9f90_0;
S_0x564640fca590 .scope module, "inb_extend" "fxp_zoom" 6 220, 6 22 0, S_0x564640fc87d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 17 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x564640fca770 .param/l "ROUND" 0 6 27, +C4<00000000000000000000000000000000>;
P_0x564640fca7b0 .param/l "WIF" 0 6 24, +C4<00000000000000000000000000001000>;
P_0x564640fca7f0 .param/l "WII" 0 6 23, +C4<00000000000000000000000000001000>;
P_0x564640fca830 .param/l "WOF" 0 6 26, +C4<00000000000000000000000000001000>;
P_0x564640fca870 .param/l "WOI" 0 6 25, +C4<000000000000000000000000000001001>;
v0x564640fcb040_0 .net "in", 15 0, L_0x5646410179b0;  alias, 1 drivers
v0x564640fcb170_0 .var "ini", 7 0;
v0x564640fcb250_0 .var "inr", 15 0;
v0x564640fcb310_0 .net "out", 16 0, L_0x564641018050;  alias, 1 drivers
v0x564640fcb3f0_0 .var "outf", 7 0;
v0x564640fcb520_0 .var "outi", 8 0;
v0x564640fcb600_0 .var "overflow", 0 0;
L_0x564641018050 .concat [ 8 9 0 0], v0x564640fcb3f0_0, v0x564640fcb520_0;
S_0x564640fcab60 .scope generate, "genblk1" "genblk1" 6 55, 6 55 0, S_0x564640fca590;
 .timescale -9 -12;
E_0x564640fcad60 .event anyedge, v0x564640fc7d20_0;
S_0x564640fcade0 .scope generate, "genblk2" "genblk2" 6 65, 6 65 0, S_0x564640fca590;
 .timescale -9 -12;
E_0x564640fcafe0 .event anyedge, v0x564640fcb250_0, v0x564640fcb170_0;
S_0x564640fcb740 .scope module, "inb_zoom" "fxp_zoom" 6 244, 6 22 0, S_0x564640fc87d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 17 "in";
    .port_info 1 /OUTPUT 17 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x564640fcb920 .param/l "ROUND" 0 6 27, +C4<00000000000000000000000000000000>;
P_0x564640fcb960 .param/l "WIF" 0 6 24, +C4<00000000000000000000000000001000>;
P_0x564640fcb9a0 .param/l "WII" 0 6 23, +C4<000000000000000000000000000001001>;
P_0x564640fcb9e0 .param/l "WOF" 0 6 26, +C4<00000000000000000000000000001000>;
P_0x564640fcba20 .param/l "WOI" 0 6 25, +C4<000000000000000000000000000001001>;
v0x564640fcc200_0 .net "in", 16 0, L_0x56464101f680;  alias, 1 drivers
v0x564640fcc300_0 .var "ini", 8 0;
v0x564640fcc3e0_0 .var "inr", 16 0;
v0x564640fcc4d0_0 .net "out", 16 0, L_0x564641018190;  alias, 1 drivers
v0x564640fcc5b0_0 .var "outf", 7 0;
v0x564640fcc6e0_0 .var "outi", 8 0;
v0x564640fcc7c0_0 .var "overflow", 0 0;
L_0x564641018190 .concat [ 8 9 0 0], v0x564640fcc5b0_0, v0x564640fcc6e0_0;
S_0x564640fcbd40 .scope generate, "genblk1" "genblk1" 6 55, 6 55 0, S_0x564640fcb740;
 .timescale -9 -12;
E_0x564640fcbf20 .event anyedge, v0x564640fcc200_0;
S_0x564640fcbfa0 .scope generate, "genblk2" "genblk2" 6 65, 6 65 0, S_0x564640fcb740;
 .timescale -9 -12;
E_0x564640fcc1a0 .event anyedge, v0x564640fcc3e0_0, v0x564640fcc300_0;
S_0x564640fcc900 .scope module, "res_zoom" "fxp_zoom" 6 256, 6 22 0, S_0x564640fc87d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 18 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x564640fccae0 .param/l "ROUND" 0 6 27, +C4<00000000000000000000000000000001>;
P_0x564640fccb20 .param/l "WIF" 0 6 24, +C4<00000000000000000000000000001000>;
P_0x564640fccb60 .param/l "WII" 0 6 23, +C4<0000000000000000000000000000001010>;
P_0x564640fccba0 .param/l "WOF" 0 6 26, +C4<00000000000000000000000000001000>;
P_0x564640fccbe0 .param/l "WOI" 0 6 25, +C4<00000000000000000000000000001000>;
v0x564640fcd3b0_0 .net "in", 17 0, L_0x564641017e90;  alias, 1 drivers
v0x564640fcd4b0_0 .var "ini", 9 0;
v0x564640fcd590_0 .var "inr", 17 0;
v0x564640fcd680_0 .net "out", 15 0, L_0x564641018260;  alias, 1 drivers
v0x564640fcd760_0 .var "outf", 7 0;
v0x564640fcd890_0 .var "outi", 7 0;
v0x564640fcd970_0 .var "overflow", 0 0;
L_0x564641018260 .concat [ 8 8 0 0], v0x564640fcd760_0, v0x564640fcd890_0;
S_0x564640fcced0 .scope generate, "genblk1" "genblk1" 6 55, 6 55 0, S_0x564640fcc900;
 .timescale -9 -12;
E_0x564640fcd0d0 .event anyedge, v0x564640fcd3b0_0;
S_0x564640fcd150 .scope generate, "genblk2" "genblk2" 6 65, 6 65 0, S_0x564640fcc900;
 .timescale -9 -12;
E_0x564640fcd350 .event anyedge, v0x564640fcd590_0, v0x564640fcd4b0_0;
S_0x564640fd3db0 .scope module, "vpu_inst" "vpu" 3 157, 9 19 0, S_0x564640ef6b60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 4 "vpu_data_pathway";
    .port_info 3 /INPUT 16 "vpu_data_in_1";
    .port_info 4 /INPUT 16 "vpu_data_in_2";
    .port_info 5 /INPUT 1 "vpu_valid_in_1";
    .port_info 6 /INPUT 1 "vpu_valid_in_2";
    .port_info 7 /INPUT 16 "bias_scalar_in_1";
    .port_info 8 /INPUT 16 "bias_scalar_in_2";
    .port_info 9 /INPUT 16 "lr_leak_factor_in";
    .port_info 10 /INPUT 16 "Y_in_1";
    .port_info 11 /INPUT 16 "Y_in_2";
    .port_info 12 /INPUT 16 "inv_batch_size_times_two_in";
    .port_info 13 /INPUT 16 "H_in_1";
    .port_info 14 /INPUT 16 "H_in_2";
    .port_info 15 /OUTPUT 16 "vpu_data_out_1";
    .port_info 16 /OUTPUT 16 "vpu_data_out_2";
    .port_info 17 /OUTPUT 1 "vpu_valid_out_1";
    .port_info 18 /OUTPUT 1 "vpu_valid_out_2";
v0x5646410002f0_0 .net/s "H_in_1", 15 0, L_0x564641018d80;  alias, 1 drivers
v0x564641000400_0 .net/s "H_in_2", 15 0, L_0x564641018e20;  alias, 1 drivers
v0x5646410004d0_0 .net/s "Y_in_1", 15 0, L_0x564641018bd0;  alias, 1 drivers
v0x5646410005a0_0 .net/s "Y_in_2", 15 0, L_0x564641018c70;  alias, 1 drivers
v0x564641000640_0 .var "b_to_lr_data_in_1", 15 0;
v0x564641000720_0 .var "b_to_lr_data_in_2", 15 0;
v0x564641000800_0 .var "b_to_lr_valid_in_1", 0 0;
v0x5646410008c0_0 .var "b_to_lr_valid_in_2", 0 0;
v0x564641000980_0 .var "bias_data_1_in", 15 0;
v0x564641000b60_0 .var "bias_data_2_in", 15 0;
v0x564641000cb0_0 .net/s "bias_scalar_in_1", 15 0, L_0x564641018a30;  alias, 1 drivers
v0x564641000d70_0 .net/s "bias_scalar_in_2", 15 0, L_0x564641018ad0;  alias, 1 drivers
v0x564641000e30_0 .var "bias_valid_1_in", 0 0;
v0x564641000ed0_0 .net "bias_valid_1_out", 0 0, v0x564640fd9290_0;  1 drivers
v0x564641000f70_0 .var "bias_valid_2_in", 0 0;
v0x564641001010_0 .net "bias_valid_2_out", 0 0, v0x564640fde5c0_0;  1 drivers
v0x5646410010b0_0 .net "bias_z_data_out_1", 15 0, v0x564640fd9590_0;  1 drivers
v0x564641001170_0 .net "bias_z_data_out_2", 15 0, v0x564640fde8c0_0;  1 drivers
v0x564641001230_0 .net "clk", 0 0, o0x7fb4cb98da08;  alias, 0 drivers
v0x5646410012d0_0 .net/s "inv_batch_size_times_two_in", 15 0, o0x7fb4cb996fd8;  alias, 0 drivers
v0x564641001390_0 .var "last_H_data_1_in", 15 0;
v0x564641001470_0 .var "last_H_data_1_out", 15 0;
v0x564641001550_0 .var "last_H_data_2_in", 15 0;
v0x564641001630_0 .var "last_H_data_2_out", 15 0;
v0x564641001710_0 .var "loss_data_1_in", 15 0;
v0x5646410017d0_0 .net "loss_data_1_out", 15 0, v0x564640ff5fa0_0;  1 drivers
v0x564641001890_0 .var "loss_data_2_in", 15 0;
v0x5646410019e0_0 .net "loss_data_2_out", 15 0, v0x564640fff080_0;  1 drivers
v0x564641001aa0_0 .var "loss_to_lrd_data_in_1", 15 0;
v0x564641001b80_0 .var "loss_to_lrd_data_in_2", 15 0;
v0x564641001c60_0 .var "loss_to_lrd_valid_in_1", 0 0;
v0x564641001d20_0 .var "loss_to_lrd_valid_in_2", 0 0;
v0x564641001de0_0 .var "loss_valid_1_in", 0 0;
v0x5646410020e0_0 .net "loss_valid_1_out", 0 0, v0x564640ff6310_0;  1 drivers
v0x5646410021d0_0 .var "loss_valid_2_in", 0 0;
v0x5646410022c0_0 .net "loss_valid_2_out", 0 0, v0x564640fff410_0;  1 drivers
v0x5646410023b0_0 .var "lr_d_H_in_1", 15 0;
v0x5646410024c0_0 .var "lr_d_H_in_2", 15 0;
v0x5646410025d0_0 .var "lr_d_data_1_in", 15 0;
v0x564641002690_0 .net "lr_d_data_1_out", 15 0, v0x564640fe24f0_0;  1 drivers
v0x5646410027a0_0 .var "lr_d_data_2_in", 15 0;
v0x564641002860_0 .net "lr_d_data_2_out", 15 0, v0x564640fe5460_0;  1 drivers
v0x564641002970_0 .var "lr_d_valid_1_in", 0 0;
v0x564641002a60_0 .net "lr_d_valid_1_out", 0 0, v0x564640fe26c0_0;  1 drivers
v0x564641002b50_0 .var "lr_d_valid_2_in", 0 0;
v0x564641002c40_0 .net "lr_d_valid_2_out", 0 0, v0x564640fe5630_0;  1 drivers
v0x564641002d30_0 .var "lr_data_1_in", 15 0;
v0x564641002df0_0 .net "lr_data_1_out", 15 0, v0x564640fe91d0_0;  1 drivers
v0x564641002f00_0 .var "lr_data_2_in", 15 0;
v0x564641002fc0_0 .net "lr_data_2_out", 15 0, v0x564640febfa0_0;  1 drivers
v0x5646410030d0_0 .net/s "lr_leak_factor_in", 15 0, o0x7fb4cb995628;  alias, 0 drivers
v0x564641003190_0 .var "lr_to_loss_data_in_1", 15 0;
v0x564641003270_0 .var "lr_to_loss_data_in_2", 15 0;
v0x564641003350_0 .var "lr_to_loss_valid_in_1", 0 0;
v0x564641003410_0 .var "lr_to_loss_valid_in_2", 0 0;
v0x5646410034d0_0 .var "lr_valid_1_in", 0 0;
v0x5646410035c0_0 .net "lr_valid_1_out", 0 0, v0x564640fe9470_0;  1 drivers
v0x5646410036b0_0 .var "lr_valid_2_in", 0 0;
v0x5646410037a0_0 .net "lr_valid_2_out", 0 0, v0x564640fec350_0;  1 drivers
v0x564641003890_0 .net "rst", 0 0, o0x7fb4cb98dc18;  alias, 0 drivers
v0x564641003930_0 .net/s "vpu_data_in_1", 15 0, v0x564640fad540_0;  alias, 1 drivers
v0x564641003a40_0 .net/s "vpu_data_in_2", 15 0, v0x564640fb56f0_0;  alias, 1 drivers
v0x564641003b50_0 .var/s "vpu_data_out_1", 15 0;
v0x564641003c30_0 .var/s "vpu_data_out_2", 15 0;
v0x564641003d10_0 .net "vpu_data_pathway", 3 0, o0x7fb4cb999048;  alias, 0 drivers
v0x5646410041c0_0 .net "vpu_valid_in_1", 0 0, v0x564640fad900_0;  alias, 1 drivers
v0x5646410042b0_0 .net "vpu_valid_in_2", 0 0, v0x564640fb5a40_0;  alias, 1 drivers
v0x5646410043a0_0 .var "vpu_valid_out_1", 0 0;
v0x564641004440_0 .var "vpu_valid_out_2", 0 0;
E_0x564640fd4200/0 .event anyedge, v0x564640d41180_0, v0x564641003d10_0, v0x564640fad540_0, v0x564640fb56f0_0;
E_0x564640fd4200/1 .event anyedge, v0x564640fad900_0, v0x564640fb5a40_0, v0x564640fd9590_0, v0x564640fde8c0_0;
E_0x564640fd4200/2 .event anyedge, v0x564640fd9290_0, v0x564640fde5c0_0, v0x564641000640_0, v0x564641000720_0;
E_0x564640fd4200/3 .event anyedge, v0x564641000800_0, v0x5646410008c0_0, v0x564640fe91d0_0, v0x564640febfa0_0;
E_0x564640fd4200/4 .event anyedge, v0x564640fe9470_0, v0x564640fec350_0, v0x564641003190_0, v0x564641003270_0;
E_0x564640fd4200/5 .event anyedge, v0x564641003350_0, v0x564641003410_0, v0x564640ff5fa0_0, v0x564640fff080_0;
E_0x564640fd4200/6 .event anyedge, v0x564640ff6310_0, v0x564640fff410_0, v0x564641001470_0, v0x564641001630_0;
E_0x564640fd4200/7 .event anyedge, v0x564640fd17f0_0, v0x564640fd18d0_0, v0x564641001aa0_0, v0x564641001b80_0;
E_0x564640fd4200/8 .event anyedge, v0x564641001c60_0, v0x564641001d20_0, v0x564640fe24f0_0, v0x564640fe5460_0;
E_0x564640fd4200/9 .event anyedge, v0x564640fe26c0_0, v0x564640fe5630_0;
E_0x564640fd4200 .event/or E_0x564640fd4200/0, E_0x564640fd4200/1, E_0x564640fd4200/2, E_0x564640fd4200/3, E_0x564640fd4200/4, E_0x564640fd4200/5, E_0x564640fd4200/6, E_0x564640fd4200/7, E_0x564640fd4200/8, E_0x564640fd4200/9;
S_0x564640fd4380 .scope module, "bias_parent_inst" "bias_parent" 9 115, 10 4 0, S_0x564640fd3db0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "bias_scalar_in_1";
    .port_info 3 /INPUT 16 "bias_scalar_in_2";
    .port_info 4 /OUTPUT 1 "bias_Z_valid_out_1";
    .port_info 5 /OUTPUT 1 "bias_Z_valid_out_2";
    .port_info 6 /INPUT 16 "bias_sys_data_in_1";
    .port_info 7 /INPUT 16 "bias_sys_data_in_2";
    .port_info 8 /INPUT 1 "bias_sys_valid_in_1";
    .port_info 9 /INPUT 1 "bias_sys_valid_in_2";
    .port_info 10 /OUTPUT 16 "bias_z_data_out_1";
    .port_info 11 /OUTPUT 16 "bias_z_data_out_2";
v0x564640fded60_0 .net "bias_Z_valid_out_1", 0 0, v0x564640fd9290_0;  alias, 1 drivers
v0x564640fdee20_0 .net "bias_Z_valid_out_2", 0 0, v0x564640fde5c0_0;  alias, 1 drivers
v0x564640fdeec0_0 .net/s "bias_scalar_in_1", 15 0, L_0x564641018a30;  alias, 1 drivers
v0x564640fdef60_0 .net/s "bias_scalar_in_2", 15 0, L_0x564641018ad0;  alias, 1 drivers
v0x564640fdf090_0 .net/s "bias_sys_data_in_1", 15 0, v0x564641000980_0;  1 drivers
v0x564640fdf130_0 .net/s "bias_sys_data_in_2", 15 0, v0x564641000b60_0;  1 drivers
v0x564640fdf1f0_0 .net "bias_sys_valid_in_1", 0 0, v0x564641000e30_0;  1 drivers
v0x564640fdf290_0 .net "bias_sys_valid_in_2", 0 0, v0x564641000f70_0;  1 drivers
v0x564640fdf360_0 .net/s "bias_z_data_out_1", 15 0, v0x564640fd9590_0;  alias, 1 drivers
v0x564640fdf4c0_0 .net/s "bias_z_data_out_2", 15 0, v0x564640fde8c0_0;  alias, 1 drivers
v0x564640fdf590_0 .net "clk", 0 0, o0x7fb4cb98da08;  alias, 0 drivers
v0x564640fdf630_0 .net "rst", 0 0, o0x7fb4cb98dc18;  alias, 0 drivers
S_0x564640fd4720 .scope module, "column_1" "bias_child" 10 26, 11 4 0, S_0x564640fd4380;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "bias_scalar_in";
    .port_info 3 /OUTPUT 1 "bias_Z_valid_out";
    .port_info 4 /INPUT 16 "bias_sys_data_in";
    .port_info 5 /INPUT 1 "bias_sys_valid_in";
    .port_info 6 /OUTPUT 16 "bias_z_data_out";
v0x564640fd9290_0 .var "bias_Z_valid_out", 0 0;
v0x564640fd9370_0 .net/s "bias_scalar_in", 15 0, L_0x564641018a30;  alias, 1 drivers
v0x564640fd9430_0 .net/s "bias_sys_data_in", 15 0, v0x564641000980_0;  alias, 1 drivers
v0x564640fd94d0_0 .net "bias_sys_valid_in", 0 0, v0x564641000e30_0;  alias, 1 drivers
v0x564640fd9590_0 .var/s "bias_z_data_out", 15 0;
v0x564640fd96c0_0 .net "clk", 0 0, o0x7fb4cb98da08;  alias, 0 drivers
v0x564640fd9760_0 .net "rst", 0 0, o0x7fb4cb98dc18;  alias, 0 drivers
v0x564640fd9910_0 .net/s "z_pre_activation", 15 0, L_0x56464101c560;  1 drivers
S_0x564640fd4a10 .scope module, "add_inst" "fxp_add" 11 18, 6 110 0, S_0x564640fd4720;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "ina";
    .port_info 1 /INPUT 16 "inb";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /OUTPUT 1 "overflow";
P_0x564640fd4c10 .param/l "ROUND" 0 6 117, +C4<00000000000000000000000000000001>;
P_0x564640fd4c50 .param/l "WIF" 1 6 126, +C4<00000000000000000000000000001000>;
P_0x564640fd4c90 .param/l "WIFA" 0 6 112, +C4<00000000000000000000000000001000>;
P_0x564640fd4cd0 .param/l "WIFB" 0 6 114, +C4<00000000000000000000000000001000>;
P_0x564640fd4d10 .param/l "WII" 1 6 125, +C4<00000000000000000000000000001000>;
P_0x564640fd4d50 .param/l "WIIA" 0 6 111, +C4<00000000000000000000000000001000>;
P_0x564640fd4d90 .param/l "WIIB" 0 6 113, +C4<00000000000000000000000000001000>;
P_0x564640fd4dd0 .param/l "WOF" 0 6 116, +C4<00000000000000000000000000001000>;
P_0x564640fd4e10 .param/l "WOI" 0 6 115, +C4<00000000000000000000000000001000>;
P_0x564640fd4e50 .param/l "WRF" 1 6 128, +C4<00000000000000000000000000001000>;
P_0x564640fd4e90 .param/l "WRI" 1 6 127, +C4<000000000000000000000000000001001>;
v0x564640fd8a80_0 .net/s *"_ivl_0", 16 0, L_0x56464101c0d0;  1 drivers
v0x564640fd8b60_0 .net/s *"_ivl_2", 16 0, L_0x56464101c1a0;  1 drivers
v0x564640fd8c40_0 .net "ina", 15 0, v0x564641000980_0;  alias, 1 drivers
v0x564640fd8d10_0 .net "inaz", 15 0, L_0x56464101c420;  1 drivers
v0x564640fd8de0_0 .net "inb", 15 0, L_0x564641018a30;  alias, 1 drivers
v0x564640fd8f20_0 .net "inbz", 15 0, L_0x56464101c4c0;  1 drivers
v0x564640fd8fe0_0 .net "out", 15 0, L_0x56464101c560;  alias, 1 drivers
v0x564640fd9080_0 .net "overflow", 0 0, v0x564640fd8940_0;  1 drivers
v0x564640fd9150_0 .net/s "res", 16 0, L_0x56464101c290;  1 drivers
L_0x56464101c0d0 .extend/s 17, L_0x56464101c420;
L_0x56464101c1a0 .extend/s 17, L_0x56464101c4c0;
L_0x56464101c290 .arith/sum 17, L_0x56464101c0d0, L_0x56464101c1a0;
S_0x564640fd5500 .scope module, "ina_zoom" "fxp_zoom" 6 140, 6 22 0, S_0x564640fd4a10;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x564640fd5700 .param/l "ROUND" 0 6 27, +C4<00000000000000000000000000000000>;
P_0x564640fd5740 .param/l "WIF" 0 6 24, +C4<00000000000000000000000000001000>;
P_0x564640fd5780 .param/l "WII" 0 6 23, +C4<00000000000000000000000000001000>;
P_0x564640fd57c0 .param/l "WOF" 0 6 26, +C4<00000000000000000000000000001000>;
P_0x564640fd5800 .param/l "WOI" 0 6 25, +C4<00000000000000000000000000001000>;
v0x564640fd6020_0 .net "in", 15 0, v0x564641000980_0;  alias, 1 drivers
v0x564640fd6120_0 .var "ini", 7 0;
v0x564640fd6200_0 .var "inr", 15 0;
v0x564640fd62f0_0 .net "out", 15 0, L_0x56464101c420;  alias, 1 drivers
v0x564640fd63d0_0 .var "outf", 7 0;
v0x564640fd6500_0 .var "outi", 7 0;
v0x564640fd65e0_0 .var "overflow", 0 0;
L_0x56464101c420 .concat [ 8 8 0 0], v0x564640fd63d0_0, v0x564640fd6500_0;
S_0x564640fd5b40 .scope generate, "genblk1" "genblk1" 6 55, 6 55 0, S_0x564640fd5500;
 .timescale -9 -12;
E_0x564640fd5d40 .event anyedge, v0x564640fd6020_0;
S_0x564640fd5dc0 .scope generate, "genblk2" "genblk2" 6 65, 6 65 0, S_0x564640fd5500;
 .timescale -9 -12;
E_0x564640fd5fc0 .event anyedge, v0x564640fd6200_0, v0x564640fd6120_0;
S_0x564640fd6720 .scope module, "inb_zoom" "fxp_zoom" 6 152, 6 22 0, S_0x564640fd4a10;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x564640fd6900 .param/l "ROUND" 0 6 27, +C4<00000000000000000000000000000000>;
P_0x564640fd6940 .param/l "WIF" 0 6 24, +C4<00000000000000000000000000001000>;
P_0x564640fd6980 .param/l "WII" 0 6 23, +C4<00000000000000000000000000001000>;
P_0x564640fd69c0 .param/l "WOF" 0 6 26, +C4<00000000000000000000000000001000>;
P_0x564640fd6a00 .param/l "WOI" 0 6 25, +C4<00000000000000000000000000001000>;
v0x564640fd71d0_0 .net "in", 15 0, L_0x564641018a30;  alias, 1 drivers
v0x564640fd72e0_0 .var "ini", 7 0;
v0x564640fd73a0_0 .var "inr", 15 0;
v0x564640fd7490_0 .net "out", 15 0, L_0x56464101c4c0;  alias, 1 drivers
v0x564640fd7570_0 .var "outf", 7 0;
v0x564640fd76a0_0 .var "outi", 7 0;
v0x564640fd7780_0 .var "overflow", 0 0;
L_0x56464101c4c0 .concat [ 8 8 0 0], v0x564640fd7570_0, v0x564640fd76a0_0;
S_0x564640fd6cf0 .scope generate, "genblk1" "genblk1" 6 55, 6 55 0, S_0x564640fd6720;
 .timescale -9 -12;
E_0x564640fd6ef0 .event anyedge, v0x564640fd1e90_0;
S_0x564640fd6f70 .scope generate, "genblk2" "genblk2" 6 65, 6 65 0, S_0x564640fd6720;
 .timescale -9 -12;
E_0x564640fd7170 .event anyedge, v0x564640fd73a0_0, v0x564640fd72e0_0;
S_0x564640fd78c0 .scope module, "res_zoom" "fxp_zoom" 6 164, 6 22 0, S_0x564640fd4a10;
 .timescale -9 -12;
    .port_info 0 /INPUT 17 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x564640fd7aa0 .param/l "ROUND" 0 6 27, +C4<00000000000000000000000000000001>;
P_0x564640fd7ae0 .param/l "WIF" 0 6 24, +C4<00000000000000000000000000001000>;
P_0x564640fd7b20 .param/l "WII" 0 6 23, +C4<000000000000000000000000000001001>;
P_0x564640fd7b60 .param/l "WOF" 0 6 26, +C4<00000000000000000000000000001000>;
P_0x564640fd7ba0 .param/l "WOI" 0 6 25, +C4<00000000000000000000000000001000>;
v0x564640fd8380_0 .net "in", 16 0, L_0x56464101c290;  alias, 1 drivers
v0x564640fd8480_0 .var "ini", 8 0;
v0x564640fd8560_0 .var "inr", 16 0;
v0x564640fd8650_0 .net "out", 15 0, L_0x56464101c560;  alias, 1 drivers
v0x564640fd8730_0 .var "outf", 7 0;
v0x564640fd8860_0 .var "outi", 7 0;
v0x564640fd8940_0 .var "overflow", 0 0;
L_0x56464101c560 .concat [ 8 8 0 0], v0x564640fd8730_0, v0x564640fd8860_0;
S_0x564640fd7ec0 .scope generate, "genblk1" "genblk1" 6 55, 6 55 0, S_0x564640fd78c0;
 .timescale -9 -12;
E_0x564640fd80a0 .event anyedge, v0x564640fd8380_0;
S_0x564640fd8120 .scope generate, "genblk2" "genblk2" 6 65, 6 65 0, S_0x564640fd78c0;
 .timescale -9 -12;
E_0x564640fd8320 .event anyedge, v0x564640fd8560_0, v0x564640fd8480_0;
S_0x564640fd9b40 .scope module, "column_2" "bias_child" 10 36, 11 4 0, S_0x564640fd4380;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "bias_scalar_in";
    .port_info 3 /OUTPUT 1 "bias_Z_valid_out";
    .port_info 4 /INPUT 16 "bias_sys_data_in";
    .port_info 5 /INPUT 1 "bias_sys_valid_in";
    .port_info 6 /OUTPUT 16 "bias_z_data_out";
v0x564640fde5c0_0 .var "bias_Z_valid_out", 0 0;
v0x564640fde6a0_0 .net/s "bias_scalar_in", 15 0, L_0x564641018ad0;  alias, 1 drivers
v0x564640fde760_0 .net/s "bias_sys_data_in", 15 0, v0x564641000b60_0;  alias, 1 drivers
v0x564640fde800_0 .net "bias_sys_valid_in", 0 0, v0x564641000f70_0;  alias, 1 drivers
v0x564640fde8c0_0 .var/s "bias_z_data_out", 15 0;
v0x564640fde9f0_0 .net "clk", 0 0, o0x7fb4cb98da08;  alias, 0 drivers
v0x564640fdea90_0 .net "rst", 0 0, o0x7fb4cb98dc18;  alias, 0 drivers
v0x564640fdeb30_0 .net/s "z_pre_activation", 15 0, L_0x56464101cb40;  1 drivers
S_0x564640fd9df0 .scope module, "add_inst" "fxp_add" 11 18, 6 110 0, S_0x564640fd9b40;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "ina";
    .port_info 1 /INPUT 16 "inb";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /OUTPUT 1 "overflow";
P_0x564640fd9fd0 .param/l "ROUND" 0 6 117, +C4<00000000000000000000000000000001>;
P_0x564640fda010 .param/l "WIF" 1 6 126, +C4<00000000000000000000000000001000>;
P_0x564640fda050 .param/l "WIFA" 0 6 112, +C4<00000000000000000000000000001000>;
P_0x564640fda090 .param/l "WIFB" 0 6 114, +C4<00000000000000000000000000001000>;
P_0x564640fda0d0 .param/l "WII" 1 6 125, +C4<00000000000000000000000000001000>;
P_0x564640fda110 .param/l "WIIA" 0 6 111, +C4<00000000000000000000000000001000>;
P_0x564640fda150 .param/l "WIIB" 0 6 113, +C4<00000000000000000000000000001000>;
P_0x564640fda190 .param/l "WOF" 0 6 116, +C4<00000000000000000000000000001000>;
P_0x564640fda1d0 .param/l "WOI" 0 6 115, +C4<00000000000000000000000000001000>;
P_0x564640fda210 .param/l "WRF" 1 6 128, +C4<00000000000000000000000000001000>;
P_0x564640fda250 .param/l "WRI" 1 6 127, +C4<000000000000000000000000000001001>;
v0x564640fdddb0_0 .net/s *"_ivl_0", 16 0, L_0x56464101c660;  1 drivers
v0x564640fdde90_0 .net/s *"_ivl_2", 16 0, L_0x56464101c780;  1 drivers
v0x564640fddf70_0 .net "ina", 15 0, v0x564641000b60_0;  alias, 1 drivers
v0x564640fde040_0 .net "inaz", 15 0, L_0x56464101ca00;  1 drivers
v0x564640fde110_0 .net "inb", 15 0, L_0x564641018ad0;  alias, 1 drivers
v0x564640fde250_0 .net "inbz", 15 0, L_0x56464101caa0;  1 drivers
v0x564640fde310_0 .net "out", 15 0, L_0x56464101cb40;  alias, 1 drivers
v0x564640fde3b0_0 .net "overflow", 0 0, v0x564640fddc70_0;  1 drivers
v0x564640fde480_0 .net/s "res", 16 0, L_0x56464101c870;  1 drivers
L_0x56464101c660 .extend/s 17, L_0x56464101ca00;
L_0x56464101c780 .extend/s 17, L_0x56464101caa0;
L_0x56464101c870 .arith/sum 17, L_0x56464101c660, L_0x56464101c780;
S_0x564640fda830 .scope module, "ina_zoom" "fxp_zoom" 6 140, 6 22 0, S_0x564640fd9df0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x564640fdaa30 .param/l "ROUND" 0 6 27, +C4<00000000000000000000000000000000>;
P_0x564640fdaa70 .param/l "WIF" 0 6 24, +C4<00000000000000000000000000001000>;
P_0x564640fdaab0 .param/l "WII" 0 6 23, +C4<00000000000000000000000000001000>;
P_0x564640fdaaf0 .param/l "WOF" 0 6 26, +C4<00000000000000000000000000001000>;
P_0x564640fdab30 .param/l "WOI" 0 6 25, +C4<00000000000000000000000000001000>;
v0x564640fdb350_0 .net "in", 15 0, v0x564641000b60_0;  alias, 1 drivers
v0x564640fdb450_0 .var "ini", 7 0;
v0x564640fdb530_0 .var "inr", 15 0;
v0x564640fdb620_0 .net "out", 15 0, L_0x56464101ca00;  alias, 1 drivers
v0x564640fdb700_0 .var "outf", 7 0;
v0x564640fdb830_0 .var "outi", 7 0;
v0x564640fdb910_0 .var "overflow", 0 0;
L_0x56464101ca00 .concat [ 8 8 0 0], v0x564640fdb700_0, v0x564640fdb830_0;
S_0x564640fdae70 .scope generate, "genblk1" "genblk1" 6 55, 6 55 0, S_0x564640fda830;
 .timescale -9 -12;
E_0x564640fdb070 .event anyedge, v0x564640fdb350_0;
S_0x564640fdb0f0 .scope generate, "genblk2" "genblk2" 6 65, 6 65 0, S_0x564640fda830;
 .timescale -9 -12;
E_0x564640fdb2f0 .event anyedge, v0x564640fdb530_0, v0x564640fdb450_0;
S_0x564640fdba50 .scope module, "inb_zoom" "fxp_zoom" 6 152, 6 22 0, S_0x564640fd9df0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x564640fdbc30 .param/l "ROUND" 0 6 27, +C4<00000000000000000000000000000000>;
P_0x564640fdbc70 .param/l "WIF" 0 6 24, +C4<00000000000000000000000000001000>;
P_0x564640fdbcb0 .param/l "WII" 0 6 23, +C4<00000000000000000000000000001000>;
P_0x564640fdbcf0 .param/l "WOF" 0 6 26, +C4<00000000000000000000000000001000>;
P_0x564640fdbd30 .param/l "WOI" 0 6 25, +C4<00000000000000000000000000001000>;
v0x564640fdc500_0 .net "in", 15 0, L_0x564641018ad0;  alias, 1 drivers
v0x564640fdc610_0 .var "ini", 7 0;
v0x564640fdc6d0_0 .var "inr", 15 0;
v0x564640fdc7c0_0 .net "out", 15 0, L_0x56464101caa0;  alias, 1 drivers
v0x564640fdc8a0_0 .var "outf", 7 0;
v0x564640fdc9d0_0 .var "outi", 7 0;
v0x564640fdcab0_0 .var "overflow", 0 0;
L_0x56464101caa0 .concat [ 8 8 0 0], v0x564640fdc8a0_0, v0x564640fdc9d0_0;
S_0x564640fdc020 .scope generate, "genblk1" "genblk1" 6 55, 6 55 0, S_0x564640fdba50;
 .timescale -9 -12;
E_0x564640fdc220 .event anyedge, v0x564640fd1f70_0;
S_0x564640fdc2a0 .scope generate, "genblk2" "genblk2" 6 65, 6 65 0, S_0x564640fdba50;
 .timescale -9 -12;
E_0x564640fdc4a0 .event anyedge, v0x564640fdc6d0_0, v0x564640fdc610_0;
S_0x564640fdcbf0 .scope module, "res_zoom" "fxp_zoom" 6 164, 6 22 0, S_0x564640fd9df0;
 .timescale -9 -12;
    .port_info 0 /INPUT 17 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x564640fdcdd0 .param/l "ROUND" 0 6 27, +C4<00000000000000000000000000000001>;
P_0x564640fdce10 .param/l "WIF" 0 6 24, +C4<00000000000000000000000000001000>;
P_0x564640fdce50 .param/l "WII" 0 6 23, +C4<000000000000000000000000000001001>;
P_0x564640fdce90 .param/l "WOF" 0 6 26, +C4<00000000000000000000000000001000>;
P_0x564640fdced0 .param/l "WOI" 0 6 25, +C4<00000000000000000000000000001000>;
v0x564640fdd6b0_0 .net "in", 16 0, L_0x56464101c870;  alias, 1 drivers
v0x564640fdd7b0_0 .var "ini", 8 0;
v0x564640fdd890_0 .var "inr", 16 0;
v0x564640fdd980_0 .net "out", 15 0, L_0x56464101cb40;  alias, 1 drivers
v0x564640fdda60_0 .var "outf", 7 0;
v0x564640fddb90_0 .var "outi", 7 0;
v0x564640fddc70_0 .var "overflow", 0 0;
L_0x56464101cb40 .concat [ 8 8 0 0], v0x564640fdda60_0, v0x564640fddb90_0;
S_0x564640fdd1f0 .scope generate, "genblk1" "genblk1" 6 55, 6 55 0, S_0x564640fdcbf0;
 .timescale -9 -12;
E_0x564640fdd3d0 .event anyedge, v0x564640fdd6b0_0;
S_0x564640fdd450 .scope generate, "genblk2" "genblk2" 6 65, 6 65 0, S_0x564640fdcbf0;
 .timescale -9 -12;
E_0x564640fdd650 .event anyedge, v0x564640fdd890_0, v0x564640fdd7b0_0;
S_0x564640fdf880 .scope module, "leaky_relu_derivative_parent_inst" "leaky_relu_derivative_parent" 9 168, 12 4 0, S_0x564640fd3db0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "lr_leak_factor_in";
    .port_info 3 /INPUT 1 "lr_d_valid_1_in";
    .port_info 4 /INPUT 1 "lr_d_valid_2_in";
    .port_info 5 /INPUT 16 "lr_d_data_1_in";
    .port_info 6 /INPUT 16 "lr_d_data_2_in";
    .port_info 7 /INPUT 16 "lr_d_H_1_in";
    .port_info 8 /INPUT 16 "lr_d_H_2_in";
    .port_info 9 /OUTPUT 16 "lr_d_data_1_out";
    .port_info 10 /OUTPUT 16 "lr_d_data_2_out";
    .port_info 11 /OUTPUT 1 "lr_d_valid_1_out";
    .port_info 12 /OUTPUT 1 "lr_d_valid_2_out";
v0x564640fe5a60_0 .net "clk", 0 0, o0x7fb4cb98da08;  alias, 0 drivers
v0x564640fe5b20_0 .net/s "lr_d_H_1_in", 15 0, v0x5646410023b0_0;  1 drivers
v0x564640fe5be0_0 .net/s "lr_d_H_2_in", 15 0, v0x5646410024c0_0;  1 drivers
v0x564640fe5cb0_0 .net/s "lr_d_data_1_in", 15 0, v0x5646410025d0_0;  1 drivers
v0x564640fe5d50_0 .net/s "lr_d_data_1_out", 15 0, v0x564640fe24f0_0;  alias, 1 drivers
v0x564640fe5e40_0 .net/s "lr_d_data_2_in", 15 0, v0x5646410027a0_0;  1 drivers
v0x564640fe5f30_0 .net/s "lr_d_data_2_out", 15 0, v0x564640fe5460_0;  alias, 1 drivers
v0x564640fe5ff0_0 .net "lr_d_valid_1_in", 0 0, v0x564641002970_0;  1 drivers
v0x564640fe6090_0 .net "lr_d_valid_1_out", 0 0, v0x564640fe26c0_0;  alias, 1 drivers
v0x564640fe61f0_0 .net "lr_d_valid_2_in", 0 0, v0x564641002b50_0;  1 drivers
v0x564640fe62c0_0 .net "lr_d_valid_2_out", 0 0, v0x564640fe5630_0;  alias, 1 drivers
v0x564640fe6390_0 .net/s "lr_leak_factor_in", 15 0, o0x7fb4cb995628;  alias, 0 drivers
v0x564640fe64c0_0 .net "rst", 0 0, o0x7fb4cb98dc18;  alias, 0 drivers
S_0x564640fdfb70 .scope module, "lr_d_col_1" "leaky_relu_derivative_child" 12 25, 13 4 0, S_0x564640fdf880;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "lr_d_valid_in";
    .port_info 3 /INPUT 16 "lr_d_data_in";
    .port_info 4 /INPUT 16 "lr_leak_factor_in";
    .port_info 5 /INPUT 16 "lr_d_H_data_in";
    .port_info 6 /OUTPUT 1 "lr_d_valid_out";
    .port_info 7 /OUTPUT 16 "lr_d_data_out";
v0x564640fe2280_0 .net "clk", 0 0, o0x7fb4cb98da08;  alias, 0 drivers
v0x564640fe2340_0 .net/s "lr_d_H_data_in", 15 0, v0x5646410023b0_0;  alias, 1 drivers
v0x564640fe2420_0 .net/s "lr_d_data_in", 15 0, v0x5646410025d0_0;  alias, 1 drivers
v0x564640fe24f0_0 .var/s "lr_d_data_out", 15 0;
v0x564640fe25b0_0 .net "lr_d_valid_in", 0 0, v0x564641002970_0;  alias, 1 drivers
v0x564640fe26c0_0 .var "lr_d_valid_out", 0 0;
v0x564640fe2780_0 .net/s "lr_leak_factor_in", 15 0, o0x7fb4cb995628;  alias, 0 drivers
v0x564640fe2840_0 .net/s "mul_out", 15 0, L_0x56464101f160;  1 drivers
v0x564640fe2930_0 .net "rst", 0 0, o0x7fb4cb98dc18;  alias, 0 drivers
S_0x564640fdfe20 .scope module, "mul_inst" "fxp_mul" 13 18, 6 278 0, S_0x564640fdfb70;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "ina";
    .port_info 1 /INPUT 16 "inb";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /OUTPUT 1 "overflow";
P_0x564640fe0020 .param/l "ROUND" 0 6 285, +C4<00000000000000000000000000000001>;
P_0x564640fe0060 .param/l "WIFA" 0 6 280, +C4<00000000000000000000000000001000>;
P_0x564640fe00a0 .param/l "WIFB" 0 6 282, +C4<00000000000000000000000000001000>;
P_0x564640fe00e0 .param/l "WIIA" 0 6 279, +C4<00000000000000000000000000001000>;
P_0x564640fe0120 .param/l "WIIB" 0 6 281, +C4<00000000000000000000000000001000>;
P_0x564640fe0160 .param/l "WOF" 0 6 284, +C4<00000000000000000000000000001000>;
P_0x564640fe01a0 .param/l "WOI" 0 6 283, +C4<00000000000000000000000000001000>;
P_0x564640fe01e0 .param/l "WRF" 1 6 294, +C4<000000000000000000000000000010000>;
P_0x564640fe0220 .param/l "WRI" 1 6 293, +C4<000000000000000000000000000010000>;
v0x564640fe1c00_0 .net/s *"_ivl_0", 31 0, L_0x56464101eeb0;  1 drivers
v0x564640fe1ce0_0 .net/s *"_ivl_2", 31 0, L_0x56464101ef50;  1 drivers
v0x564640fe1dc0_0 .net "ina", 15 0, v0x5646410025d0_0;  alias, 1 drivers
v0x564640fe1e80_0 .net "inb", 15 0, o0x7fb4cb995628;  alias, 0 drivers
v0x564640fe1f60_0 .net "out", 15 0, L_0x56464101f160;  alias, 1 drivers
v0x564640fe2070_0 .net "overflow", 0 0, v0x564640fe1ac0_0;  1 drivers
v0x564640fe2140_0 .net/s "res", 31 0, L_0x56464101f020;  1 drivers
L_0x56464101eeb0 .extend/s 32, v0x5646410025d0_0;
L_0x56464101ef50 .extend/s 32, o0x7fb4cb995628;
L_0x56464101f020 .arith/mult 32, L_0x56464101eeb0, L_0x56464101ef50;
S_0x564640fe0820 .scope module, "res_zoom" "fxp_zoom" 6 304, 6 22 0, S_0x564640fdfe20;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x564640fe0a20 .param/l "ROUND" 0 6 27, +C4<00000000000000000000000000000001>;
P_0x564640fe0a60 .param/l "WIF" 0 6 24, +C4<000000000000000000000000000010000>;
P_0x564640fe0aa0 .param/l "WII" 0 6 23, +C4<000000000000000000000000000010000>;
P_0x564640fe0ae0 .param/l "WOF" 0 6 26, +C4<00000000000000000000000000001000>;
P_0x564640fe0b20 .param/l "WOI" 0 6 25, +C4<00000000000000000000000000001000>;
v0x564640fe1500_0 .net "in", 31 0, L_0x56464101f020;  alias, 1 drivers
v0x564640fe1600_0 .var "ini", 15 0;
v0x564640fe16e0_0 .var "inr", 23 0;
v0x564640fe17d0_0 .net "out", 15 0, L_0x56464101f160;  alias, 1 drivers
v0x564640fe18b0_0 .var "outf", 7 0;
v0x564640fe19e0_0 .var "outi", 7 0;
v0x564640fe1ac0_0 .var "overflow", 0 0;
L_0x56464101f160 .concat [ 8 8 0 0], v0x564640fe18b0_0, v0x564640fe19e0_0;
S_0x564640fe0e60 .scope generate, "genblk1" "genblk1" 6 41, 6 41 0, S_0x564640fe0820;
 .timescale -9 -12;
S_0x564640fe1060 .scope generate, "genblk1" "genblk1" 6 44, 6 44 0, S_0x564640fe0e60;
 .timescale -9 -12;
E_0x564640fd4920 .event anyedge, v0x564640fe1500_0, v0x564640fe16e0_0;
S_0x564640fe12a0 .scope generate, "genblk2" "genblk2" 6 65, 6 65 0, S_0x564640fe0820;
 .timescale -9 -12;
E_0x564640fe14a0 .event anyedge, v0x564640fe16e0_0, v0x564640fe1600_0;
S_0x564640fe2ad0 .scope module, "lr_d_col_2" "leaky_relu_derivative_child" 12 36, 13 4 0, S_0x564640fdf880;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "lr_d_valid_in";
    .port_info 3 /INPUT 16 "lr_d_data_in";
    .port_info 4 /INPUT 16 "lr_leak_factor_in";
    .port_info 5 /INPUT 16 "lr_d_H_data_in";
    .port_info 6 /OUTPUT 1 "lr_d_valid_out";
    .port_info 7 /OUTPUT 16 "lr_d_data_out";
v0x564640fe51f0_0 .net "clk", 0 0, o0x7fb4cb98da08;  alias, 0 drivers
v0x564640fe52b0_0 .net/s "lr_d_H_data_in", 15 0, v0x5646410024c0_0;  alias, 1 drivers
v0x564640fe5390_0 .net/s "lr_d_data_in", 15 0, v0x5646410027a0_0;  alias, 1 drivers
v0x564640fe5460_0 .var/s "lr_d_data_out", 15 0;
v0x564640fe5520_0 .net "lr_d_valid_in", 0 0, v0x564641002b50_0;  alias, 1 drivers
v0x564640fe5630_0 .var "lr_d_valid_out", 0 0;
v0x564640fe56f0_0 .net/s "lr_leak_factor_in", 15 0, o0x7fb4cb995628;  alias, 0 drivers
v0x564640fe57b0_0 .net/s "mul_out", 15 0, L_0x56464101f540;  1 drivers
v0x564640fe58c0_0 .net "rst", 0 0, o0x7fb4cb98dc18;  alias, 0 drivers
S_0x564640fe2da0 .scope module, "mul_inst" "fxp_mul" 13 18, 6 278 0, S_0x564640fe2ad0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "ina";
    .port_info 1 /INPUT 16 "inb";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /OUTPUT 1 "overflow";
P_0x564640fe2f80 .param/l "ROUND" 0 6 285, +C4<00000000000000000000000000000001>;
P_0x564640fe2fc0 .param/l "WIFA" 0 6 280, +C4<00000000000000000000000000001000>;
P_0x564640fe3000 .param/l "WIFB" 0 6 282, +C4<00000000000000000000000000001000>;
P_0x564640fe3040 .param/l "WIIA" 0 6 279, +C4<00000000000000000000000000001000>;
P_0x564640fe3080 .param/l "WIIB" 0 6 281, +C4<00000000000000000000000000001000>;
P_0x564640fe30c0 .param/l "WOF" 0 6 284, +C4<00000000000000000000000000001000>;
P_0x564640fe3100 .param/l "WOI" 0 6 283, +C4<00000000000000000000000000001000>;
P_0x564640fe3140 .param/l "WRF" 1 6 294, +C4<000000000000000000000000000010000>;
P_0x564640fe3180 .param/l "WRI" 1 6 293, +C4<000000000000000000000000000010000>;
v0x564640fe4b70_0 .net/s *"_ivl_0", 31 0, L_0x56464101f200;  1 drivers
v0x564640fe4c50_0 .net/s *"_ivl_2", 31 0, L_0x56464101f330;  1 drivers
v0x564640fe4d30_0 .net "ina", 15 0, v0x5646410027a0_0;  alias, 1 drivers
v0x564640fe4df0_0 .net "inb", 15 0, o0x7fb4cb995628;  alias, 0 drivers
v0x564640fe4f00_0 .net "out", 15 0, L_0x56464101f540;  alias, 1 drivers
v0x564640fe5010_0 .net "overflow", 0 0, v0x564640fe4a30_0;  1 drivers
v0x564640fe50b0_0 .net/s "res", 31 0, L_0x56464101f400;  1 drivers
L_0x56464101f200 .extend/s 32, v0x5646410027a0_0;
L_0x56464101f330 .extend/s 32, o0x7fb4cb995628;
L_0x56464101f400 .arith/mult 32, L_0x56464101f200, L_0x56464101f330;
S_0x564640fe3750 .scope module, "res_zoom" "fxp_zoom" 6 304, 6 22 0, S_0x564640fe2da0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x564640fe3950 .param/l "ROUND" 0 6 27, +C4<00000000000000000000000000000001>;
P_0x564640fe3990 .param/l "WIF" 0 6 24, +C4<000000000000000000000000000010000>;
P_0x564640fe39d0 .param/l "WII" 0 6 23, +C4<000000000000000000000000000010000>;
P_0x564640fe3a10 .param/l "WOF" 0 6 26, +C4<00000000000000000000000000001000>;
P_0x564640fe3a50 .param/l "WOI" 0 6 25, +C4<00000000000000000000000000001000>;
v0x564640fe4470_0 .net "in", 31 0, L_0x56464101f400;  alias, 1 drivers
v0x564640fe4570_0 .var "ini", 15 0;
v0x564640fe4650_0 .var "inr", 23 0;
v0x564640fe4740_0 .net "out", 15 0, L_0x56464101f540;  alias, 1 drivers
v0x564640fe4820_0 .var "outf", 7 0;
v0x564640fe4950_0 .var "outi", 7 0;
v0x564640fe4a30_0 .var "overflow", 0 0;
L_0x56464101f540 .concat [ 8 8 0 0], v0x564640fe4820_0, v0x564640fe4950_0;
S_0x564640fe3d90 .scope generate, "genblk1" "genblk1" 6 41, 6 41 0, S_0x564640fe3750;
 .timescale -9 -12;
S_0x564640fe3f90 .scope generate, "genblk1" "genblk1" 6 44, 6 44 0, S_0x564640fe3d90;
 .timescale -9 -12;
E_0x564640fe4190 .event anyedge, v0x564640fe4470_0, v0x564640fe4650_0;
S_0x564640fe4210 .scope generate, "genblk2" "genblk2" 6 65, 6 65 0, S_0x564640fe3750;
 .timescale -9 -12;
E_0x564640fe4410 .event anyedge, v0x564640fe4650_0, v0x564640fe4570_0;
S_0x564640fe66f0 .scope module, "leaky_relu_parent_inst" "leaky_relu_parent" 9 133, 14 4 0, S_0x564640fd3db0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "lr_leak_factor_in";
    .port_info 3 /INPUT 1 "lr_valid_1_in";
    .port_info 4 /INPUT 1 "lr_valid_2_in";
    .port_info 5 /INPUT 16 "lr_data_1_in";
    .port_info 6 /INPUT 16 "lr_data_2_in";
    .port_info 7 /OUTPUT 16 "lr_data_1_out";
    .port_info 8 /OUTPUT 16 "lr_data_2_out";
    .port_info 9 /OUTPUT 1 "lr_valid_1_out";
    .port_info 10 /OUTPUT 1 "lr_valid_2_out";
v0x564640fec6e0_0 .net "clk", 0 0, o0x7fb4cb98da08;  alias, 0 drivers
v0x564640fec7a0_0 .net/s "lr_data_1_in", 15 0, v0x564641002d30_0;  1 drivers
v0x564640fec8b0_0 .net/s "lr_data_1_out", 15 0, v0x564640fe91d0_0;  alias, 1 drivers
v0x564640fec950_0 .net/s "lr_data_2_in", 15 0, v0x564641002f00_0;  1 drivers
v0x564640feca40_0 .net/s "lr_data_2_out", 15 0, v0x564640febfa0_0;  alias, 1 drivers
v0x564640fecb50_0 .net/s "lr_leak_factor_in", 15 0, o0x7fb4cb995628;  alias, 0 drivers
v0x564640fecbf0_0 .net "lr_valid_1_in", 0 0, v0x5646410034d0_0;  1 drivers
v0x564640fecc90_0 .net "lr_valid_1_out", 0 0, v0x564640fe9470_0;  alias, 1 drivers
v0x564640fecd30_0 .net "lr_valid_2_in", 0 0, v0x5646410036b0_0;  1 drivers
v0x564640fece00_0 .net "lr_valid_2_out", 0 0, v0x564640fec350_0;  alias, 1 drivers
v0x564640feced0_0 .net "rst", 0 0, o0x7fb4cb98dc18;  alias, 0 drivers
S_0x564640fe69c0 .scope module, "leaky_relu_col_1" "leaky_relu_child" 14 22, 15 4 0, S_0x564640fe66f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "lr_valid_in";
    .port_info 3 /INPUT 16 "lr_data_in";
    .port_info 4 /INPUT 16 "lr_leak_factor_in";
    .port_info 5 /OUTPUT 16 "lr_data_out";
    .port_info 6 /OUTPUT 1 "lr_valid_out";
v0x564640fe9050_0 .net "clk", 0 0, o0x7fb4cb98da08;  alias, 0 drivers
v0x564640fe9110_0 .net/s "lr_data_in", 15 0, v0x564641002d30_0;  alias, 1 drivers
v0x564640fe91d0_0 .var/s "lr_data_out", 15 0;
v0x564640fe92a0_0 .net/s "lr_leak_factor_in", 15 0, o0x7fb4cb995628;  alias, 0 drivers
v0x564640fe9360_0 .net "lr_valid_in", 0 0, v0x5646410034d0_0;  alias, 1 drivers
v0x564640fe9470_0 .var "lr_valid_out", 0 0;
v0x564640fe9530_0 .net/s "mul_out", 15 0, L_0x56464101cfb0;  1 drivers
v0x564640fe9640_0 .net "rst", 0 0, o0x7fb4cb98dc18;  alias, 0 drivers
S_0x564640fe6c40 .scope module, "mul_inst" "fxp_mul" 15 16, 6 278 0, S_0x564640fe69c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "ina";
    .port_info 1 /INPUT 16 "inb";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /OUTPUT 1 "overflow";
P_0x564640fe6e40 .param/l "ROUND" 0 6 285, +C4<00000000000000000000000000000001>;
P_0x564640fe6e80 .param/l "WIFA" 0 6 280, +C4<00000000000000000000000000001000>;
P_0x564640fe6ec0 .param/l "WIFB" 0 6 282, +C4<00000000000000000000000000001000>;
P_0x564640fe6f00 .param/l "WIIA" 0 6 279, +C4<00000000000000000000000000001000>;
P_0x564640fe6f40 .param/l "WIIB" 0 6 281, +C4<00000000000000000000000000001000>;
P_0x564640fe6f80 .param/l "WOF" 0 6 284, +C4<00000000000000000000000000001000>;
P_0x564640fe6fc0 .param/l "WOI" 0 6 283, +C4<00000000000000000000000000001000>;
P_0x564640fe7000 .param/l "WRF" 1 6 294, +C4<000000000000000000000000000010000>;
P_0x564640fe7040 .param/l "WRI" 1 6 293, +C4<000000000000000000000000000010000>;
v0x564640fe89f0_0 .net/s *"_ivl_0", 31 0, L_0x56464101cc40;  1 drivers
v0x564640fe8ad0_0 .net/s *"_ivl_2", 31 0, L_0x56464101cda0;  1 drivers
v0x564640fe8bb0_0 .net "ina", 15 0, v0x564641002d30_0;  alias, 1 drivers
v0x564640fe8c70_0 .net "inb", 15 0, o0x7fb4cb995628;  alias, 0 drivers
v0x564640fe8d30_0 .net "out", 15 0, L_0x56464101cfb0;  alias, 1 drivers
v0x564640fe8e40_0 .net "overflow", 0 0, v0x564640fe88b0_0;  1 drivers
v0x564640fe8f10_0 .net/s "res", 31 0, L_0x56464101ce70;  1 drivers
L_0x56464101cc40 .extend/s 32, v0x564641002d30_0;
L_0x56464101cda0 .extend/s 32, o0x7fb4cb995628;
L_0x56464101ce70 .arith/mult 32, L_0x56464101cc40, L_0x56464101cda0;
S_0x564640fe75d0 .scope module, "res_zoom" "fxp_zoom" 6 304, 6 22 0, S_0x564640fe6c40;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x564640fe77d0 .param/l "ROUND" 0 6 27, +C4<00000000000000000000000000000001>;
P_0x564640fe7810 .param/l "WIF" 0 6 24, +C4<000000000000000000000000000010000>;
P_0x564640fe7850 .param/l "WII" 0 6 23, +C4<000000000000000000000000000010000>;
P_0x564640fe7890 .param/l "WOF" 0 6 26, +C4<00000000000000000000000000001000>;
P_0x564640fe78d0 .param/l "WOI" 0 6 25, +C4<00000000000000000000000000001000>;
v0x564640fe82f0_0 .net "in", 31 0, L_0x56464101ce70;  alias, 1 drivers
v0x564640fe83f0_0 .var "ini", 15 0;
v0x564640fe84d0_0 .var "inr", 23 0;
v0x564640fe85c0_0 .net "out", 15 0, L_0x56464101cfb0;  alias, 1 drivers
v0x564640fe86a0_0 .var "outf", 7 0;
v0x564640fe87d0_0 .var "outi", 7 0;
v0x564640fe88b0_0 .var "overflow", 0 0;
L_0x56464101cfb0 .concat [ 8 8 0 0], v0x564640fe86a0_0, v0x564640fe87d0_0;
S_0x564640fe7c10 .scope generate, "genblk1" "genblk1" 6 41, 6 41 0, S_0x564640fe75d0;
 .timescale -9 -12;
S_0x564640fe7e10 .scope generate, "genblk1" "genblk1" 6 44, 6 44 0, S_0x564640fe7c10;
 .timescale -9 -12;
E_0x564640fe8010 .event anyedge, v0x564640fe82f0_0, v0x564640fe84d0_0;
S_0x564640fe8090 .scope generate, "genblk2" "genblk2" 6 65, 6 65 0, S_0x564640fe75d0;
 .timescale -9 -12;
E_0x564640fe8290 .event anyedge, v0x564640fe84d0_0, v0x564640fe83f0_0;
S_0x564640fe9800 .scope module, "leaky_relu_col_2" "leaky_relu_child" 14 32, 15 4 0, S_0x564640fe66f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "lr_valid_in";
    .port_info 3 /INPUT 16 "lr_data_in";
    .port_info 4 /INPUT 16 "lr_leak_factor_in";
    .port_info 5 /OUTPUT 16 "lr_data_out";
    .port_info 6 /OUTPUT 1 "lr_valid_out";
v0x564640febe20_0 .net "clk", 0 0, o0x7fb4cb98da08;  alias, 0 drivers
v0x564640febee0_0 .net/s "lr_data_in", 15 0, v0x564641002f00_0;  alias, 1 drivers
v0x564640febfa0_0 .var/s "lr_data_out", 15 0;
v0x564640fec070_0 .net/s "lr_leak_factor_in", 15 0, o0x7fb4cb995628;  alias, 0 drivers
v0x564640fec240_0 .net "lr_valid_in", 0 0, v0x5646410036b0_0;  alias, 1 drivers
v0x564640fec350_0 .var "lr_valid_out", 0 0;
v0x564640fec410_0 .net/s "mul_out", 15 0, L_0x56464101d390;  1 drivers
v0x564640fec520_0 .net "rst", 0 0, o0x7fb4cb98dc18;  alias, 0 drivers
S_0x564640fe9ab0 .scope module, "mul_inst" "fxp_mul" 15 16, 6 278 0, S_0x564640fe9800;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "ina";
    .port_info 1 /INPUT 16 "inb";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /OUTPUT 1 "overflow";
P_0x564640fe9c90 .param/l "ROUND" 0 6 285, +C4<00000000000000000000000000000001>;
P_0x564640fe9cd0 .param/l "WIFA" 0 6 280, +C4<00000000000000000000000000001000>;
P_0x564640fe9d10 .param/l "WIFB" 0 6 282, +C4<00000000000000000000000000001000>;
P_0x564640fe9d50 .param/l "WIIA" 0 6 279, +C4<00000000000000000000000000001000>;
P_0x564640fe9d90 .param/l "WIIB" 0 6 281, +C4<00000000000000000000000000001000>;
P_0x564640fe9dd0 .param/l "WOF" 0 6 284, +C4<00000000000000000000000000001000>;
P_0x564640fe9e10 .param/l "WOI" 0 6 283, +C4<00000000000000000000000000001000>;
P_0x564640fe9e50 .param/l "WRF" 1 6 294, +C4<000000000000000000000000000010000>;
P_0x564640fe9e90 .param/l "WRI" 1 6 293, +C4<000000000000000000000000000010000>;
v0x564640feb7c0_0 .net/s *"_ivl_0", 31 0, L_0x56464101d050;  1 drivers
v0x564640feb8a0_0 .net/s *"_ivl_2", 31 0, L_0x56464101d180;  1 drivers
v0x564640feb980_0 .net "ina", 15 0, v0x564641002f00_0;  alias, 1 drivers
v0x564640feba40_0 .net "inb", 15 0, o0x7fb4cb995628;  alias, 0 drivers
v0x564640febb00_0 .net "out", 15 0, L_0x56464101d390;  alias, 1 drivers
v0x564640febc10_0 .net "overflow", 0 0, v0x564640feb680_0;  1 drivers
v0x564640febce0_0 .net/s "res", 31 0, L_0x56464101d250;  1 drivers
L_0x56464101d050 .extend/s 32, v0x564641002f00_0;
L_0x56464101d180 .extend/s 32, o0x7fb4cb995628;
L_0x56464101d250 .arith/mult 32, L_0x56464101d050, L_0x56464101d180;
S_0x564640fea3a0 .scope module, "res_zoom" "fxp_zoom" 6 304, 6 22 0, S_0x564640fe9ab0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x564640fea5a0 .param/l "ROUND" 0 6 27, +C4<00000000000000000000000000000001>;
P_0x564640fea5e0 .param/l "WIF" 0 6 24, +C4<000000000000000000000000000010000>;
P_0x564640fea620 .param/l "WII" 0 6 23, +C4<000000000000000000000000000010000>;
P_0x564640fea660 .param/l "WOF" 0 6 26, +C4<00000000000000000000000000001000>;
P_0x564640fea6a0 .param/l "WOI" 0 6 25, +C4<00000000000000000000000000001000>;
v0x564640feb0c0_0 .net "in", 31 0, L_0x56464101d250;  alias, 1 drivers
v0x564640feb1c0_0 .var "ini", 15 0;
v0x564640feb2a0_0 .var "inr", 23 0;
v0x564640feb390_0 .net "out", 15 0, L_0x56464101d390;  alias, 1 drivers
v0x564640feb470_0 .var "outf", 7 0;
v0x564640feb5a0_0 .var "outi", 7 0;
v0x564640feb680_0 .var "overflow", 0 0;
L_0x56464101d390 .concat [ 8 8 0 0], v0x564640feb470_0, v0x564640feb5a0_0;
S_0x564640fea9e0 .scope generate, "genblk1" "genblk1" 6 41, 6 41 0, S_0x564640fea3a0;
 .timescale -9 -12;
S_0x564640feabe0 .scope generate, "genblk1" "genblk1" 6 44, 6 44 0, S_0x564640fea9e0;
 .timescale -9 -12;
E_0x564640feade0 .event anyedge, v0x564640feb0c0_0, v0x564640feb2a0_0;
S_0x564640feae60 .scope generate, "genblk2" "genblk2" 6 65, 6 65 0, S_0x564640fea3a0;
 .timescale -9 -12;
E_0x564640feb060 .event anyedge, v0x564640feb2a0_0, v0x564640feb1c0_0;
S_0x564640fed0b0 .scope module, "loss_parent_inst" "loss_parent" 9 150, 16 4 0, S_0x564640fd3db0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "H_1_in";
    .port_info 3 /INPUT 16 "Y_1_in";
    .port_info 4 /INPUT 16 "H_2_in";
    .port_info 5 /INPUT 16 "Y_2_in";
    .port_info 6 /INPUT 1 "valid_1_in";
    .port_info 7 /INPUT 1 "valid_2_in";
    .port_info 8 /INPUT 16 "inv_batch_size_times_two_in";
    .port_info 9 /OUTPUT 16 "gradient_1_out";
    .port_info 10 /OUTPUT 16 "gradient_2_out";
    .port_info 11 /OUTPUT 1 "valid_1_out";
    .port_info 12 /OUTPUT 1 "valid_2_out";
v0x564640fff5d0_0 .net/s "H_1_in", 15 0, v0x564641001710_0;  1 drivers
v0x564640fff6b0_0 .net/s "H_2_in", 15 0, v0x564641001890_0;  1 drivers
v0x564640fff770_0 .net/s "Y_1_in", 15 0, L_0x564641018bd0;  alias, 1 drivers
v0x564640fff8a0_0 .net/s "Y_2_in", 15 0, L_0x564641018c70;  alias, 1 drivers
v0x564640fff9f0_0 .net "clk", 0 0, o0x7fb4cb98da08;  alias, 0 drivers
v0x564640fffa90_0 .net/s "gradient_1_out", 15 0, v0x564640ff5fa0_0;  alias, 1 drivers
v0x564640fffb50_0 .net/s "gradient_2_out", 15 0, v0x564640fff080_0;  alias, 1 drivers
v0x564640fffbf0_0 .net/s "inv_batch_size_times_two_in", 15 0, o0x7fb4cb996fd8;  alias, 0 drivers
v0x564640fffd20_0 .net "rst", 0 0, o0x7fb4cb98dc18;  alias, 0 drivers
v0x564640fffe50_0 .net "valid_1_in", 0 0, v0x564641001de0_0;  1 drivers
v0x564640fffef0_0 .net "valid_1_out", 0 0, v0x564640ff6310_0;  alias, 1 drivers
v0x564640ffffc0_0 .net "valid_2_in", 0 0, v0x5646410021d0_0;  1 drivers
v0x564641000090_0 .net "valid_2_out", 0 0, v0x564640fff410_0;  alias, 1 drivers
S_0x564640fed3f0 .scope module, "first_column" "loss_child" 16 24, 17 6 0, S_0x564640fed0b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "H_in";
    .port_info 3 /INPUT 16 "Y_in";
    .port_info 4 /INPUT 1 "valid_in";
    .port_info 5 /INPUT 16 "inv_batch_size_times_two_in";
    .port_info 6 /OUTPUT 16 "gradient_out";
    .port_info 7 /OUTPUT 1 "valid_out";
v0x564640ff5b10_0 .net/s "H_in", 15 0, v0x564641001710_0;  alias, 1 drivers
v0x564640ff5c40_0 .net/s "Y_in", 15 0, L_0x564641018bd0;  alias, 1 drivers
v0x564640ff5d00_0 .net "clk", 0 0, o0x7fb4cb98da08;  alias, 0 drivers
v0x564640ff5da0_0 .net/s "diff_stage1", 15 0, L_0x56464101dc10;  1 drivers
v0x564640ff5e40_0 .net/s "final_gradient", 15 0, L_0x56464101e0b0;  1 drivers
v0x564640ff5fa0_0 .var/s "gradient_out", 15 0;
v0x564640ff6080_0 .net/s "inv_batch_size_times_two_in", 15 0, o0x7fb4cb996fd8;  alias, 0 drivers
v0x564640ff6140_0 .net "rst", 0 0, o0x7fb4cb98dc18;  alias, 0 drivers
v0x564640ff61e0_0 .net "valid_in", 0 0, v0x564641001de0_0;  alias, 1 drivers
v0x564640ff6310_0 .var "valid_out", 0 0;
S_0x564640fed710 .scope module, "multiplier" "fxp_mul" 17 34, 6 278 0, S_0x564640fed3f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "ina";
    .port_info 1 /INPUT 16 "inb";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /OUTPUT 1 "overflow";
P_0x564640fed910 .param/l "ROUND" 0 6 285, +C4<00000000000000000000000000000001>;
P_0x564640fed950 .param/l "WIFA" 0 6 280, +C4<00000000000000000000000000001000>;
P_0x564640fed990 .param/l "WIFB" 0 6 282, +C4<00000000000000000000000000001000>;
P_0x564640fed9d0 .param/l "WIIA" 0 6 279, +C4<00000000000000000000000000001000>;
P_0x564640feda10 .param/l "WIIB" 0 6 281, +C4<00000000000000000000000000001000>;
P_0x564640feda50 .param/l "WOF" 0 6 284, +C4<00000000000000000000000000001000>;
P_0x564640feda90 .param/l "WOI" 0 6 283, +C4<00000000000000000000000000001000>;
P_0x564640fedad0 .param/l "WRF" 1 6 294, +C4<000000000000000000000000000010000>;
P_0x564640fedb10 .param/l "WRI" 1 6 293, +C4<000000000000000000000000000010000>;
v0x564640fef460_0 .net/s *"_ivl_0", 31 0, L_0x56464101ddd0;  1 drivers
v0x564640fef540_0 .net/s *"_ivl_2", 31 0, L_0x56464101dea0;  1 drivers
v0x564640fef620_0 .net "ina", 15 0, L_0x56464101dc10;  alias, 1 drivers
v0x564640fef6e0_0 .net "inb", 15 0, o0x7fb4cb996fd8;  alias, 0 drivers
v0x564640fef7c0_0 .net "out", 15 0, L_0x56464101e0b0;  alias, 1 drivers
v0x564640fef8d0_0 .net "overflow", 0 0, v0x564640fef320_0;  1 drivers
v0x564640fef9a0_0 .net/s "res", 31 0, L_0x56464101df70;  1 drivers
L_0x56464101ddd0 .extend/s 32, L_0x56464101dc10;
L_0x56464101dea0 .extend/s 32, o0x7fb4cb996fd8;
L_0x56464101df70 .arith/mult 32, L_0x56464101ddd0, L_0x56464101dea0;
S_0x564640fee080 .scope module, "res_zoom" "fxp_zoom" 6 304, 6 22 0, S_0x564640fed710;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x564640fee280 .param/l "ROUND" 0 6 27, +C4<00000000000000000000000000000001>;
P_0x564640fee2c0 .param/l "WIF" 0 6 24, +C4<000000000000000000000000000010000>;
P_0x564640fee300 .param/l "WII" 0 6 23, +C4<000000000000000000000000000010000>;
P_0x564640fee340 .param/l "WOF" 0 6 26, +C4<00000000000000000000000000001000>;
P_0x564640fee380 .param/l "WOI" 0 6 25, +C4<00000000000000000000000000001000>;
v0x564640feed60_0 .net "in", 31 0, L_0x56464101df70;  alias, 1 drivers
v0x564640feee60_0 .var "ini", 15 0;
v0x564640feef40_0 .var "inr", 23 0;
v0x564640fef030_0 .net "out", 15 0, L_0x56464101e0b0;  alias, 1 drivers
v0x564640fef110_0 .var "outf", 7 0;
v0x564640fef240_0 .var "outi", 7 0;
v0x564640fef320_0 .var "overflow", 0 0;
L_0x56464101e0b0 .concat [ 8 8 0 0], v0x564640fef110_0, v0x564640fef240_0;
S_0x564640fee6c0 .scope generate, "genblk1" "genblk1" 6 41, 6 41 0, S_0x564640fee080;
 .timescale -9 -12;
S_0x564640fee8c0 .scope generate, "genblk1" "genblk1" 6 44, 6 44 0, S_0x564640fee6c0;
 .timescale -9 -12;
E_0x564640fe6b50 .event anyedge, v0x564640feed60_0, v0x564640feef40_0;
S_0x564640feeb00 .scope generate, "genblk2" "genblk2" 6 65, 6 65 0, S_0x564640fee080;
 .timescale -9 -12;
E_0x564640feed00 .event anyedge, v0x564640feef40_0, v0x564640feee60_0;
S_0x564640fefae0 .scope module, "subtractor" "fxp_addsub" 17 25, 6 186 0, S_0x564640fed3f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "ina";
    .port_info 1 /INPUT 16 "inb";
    .port_info 2 /INPUT 1 "sub";
    .port_info 3 /OUTPUT 16 "out";
    .port_info 4 /OUTPUT 1 "overflow";
P_0x564640fefce0 .param/l "ONE" 1 6 208, C4<00000000000000001>;
P_0x564640fefd20 .param/l "ROUND" 0 6 193, +C4<00000000000000000000000000000001>;
P_0x564640fefd60 .param/l "WIF" 1 6 204, +C4<00000000000000000000000000001000>;
P_0x564640fefda0 .param/l "WIFA" 0 6 188, +C4<00000000000000000000000000001000>;
P_0x564640fefde0 .param/l "WIFB" 0 6 190, +C4<00000000000000000000000000001000>;
P_0x564640fefe20 .param/l "WII" 1 6 203, +C4<000000000000000000000000000001001>;
P_0x564640fefe60 .param/l "WIIA" 0 6 187, +C4<00000000000000000000000000001000>;
P_0x564640fefea0 .param/l "WIIB" 0 6 189, +C4<00000000000000000000000000001000>;
P_0x564640fefee0 .param/l "WIIBE" 1 6 202, +C4<000000000000000000000000000001001>;
P_0x564640feff20 .param/l "WOF" 0 6 192, +C4<00000000000000000000000000001000>;
P_0x564640feff60 .param/l "WOI" 0 6 191, +C4<00000000000000000000000000001000>;
P_0x564640feffa0 .param/l "WRF" 1 6 206, +C4<00000000000000000000000000001000>;
P_0x564640feffe0 .param/l "WRI" 1 6 205, +C4<0000000000000000000000000000001010>;
L_0x564641019bc0 .functor NOT 17, L_0x56464101da00, C4<00000000000000000>, C4<00000000000000000>, C4<00000000000000000>;
L_0x56464101f790 .functor BUFT 17, L_0x56464101d480, C4<00000000000000000>, C4<00000000000000000>, C4<00000000000000000>;
v0x564640ff4e20_0 .net *"_ivl_0", 16 0, L_0x564641019bc0;  1 drivers
v0x564640ff4f00_0 .net/s *"_ivl_10", 17 0, L_0x56464101d750;  1 drivers
L_0x7fb4cb9441c8 .functor BUFT 1, C4<00000000000000001>, C4<0>, C4<0>, C4<0>;
v0x564640ff4fe0_0 .net/2u *"_ivl_2", 16 0, L_0x7fb4cb9441c8;  1 drivers
v0x564640ff50a0_0 .net *"_ivl_4", 16 0, L_0x56464101d480;  1 drivers
v0x564640ff5180_0 .net/s *"_ivl_8", 17 0, L_0x56464101d660;  1 drivers
v0x564640ff52b0_0 .net "ina", 15 0, v0x564641001710_0;  alias, 1 drivers
v0x564640ff5370_0 .net "inaz", 16 0, L_0x56464101daa0;  1 drivers
v0x564640ff5440_0 .net "inb", 15 0, L_0x564641018bd0;  alias, 1 drivers
v0x564640ff5530_0 .net "inbe", 16 0, L_0x56464101da00;  1 drivers
v0x564640ff55f0_0 .net "inbv", 16 0, L_0x56464101f790;  1 drivers
v0x564640ff56c0_0 .net "inbz", 16 0, L_0x56464101db40;  1 drivers
v0x564640ff5790_0 .net "out", 15 0, L_0x56464101dc10;  alias, 1 drivers
v0x564640ff5830_0 .net "overflow", 0 0, v0x564640ff4ce0_0;  1 drivers
v0x564640ff58d0_0 .net/s "res", 17 0, L_0x56464101d840;  1 drivers
L_0x7fb4cb944210 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x564640ff59a0_0 .net "sub", 0 0, L_0x7fb4cb944210;  1 drivers
L_0x56464101d480 .arith/sum 17, L_0x564641019bc0, L_0x7fb4cb9441c8;
L_0x56464101d660 .extend/s 18, L_0x56464101daa0;
L_0x56464101d750 .extend/s 18, L_0x56464101db40;
L_0x56464101d840 .arith/sum 18, L_0x56464101d660, L_0x56464101d750;
S_0x564640ff0750 .scope module, "ina_zoom" "fxp_zoom" 6 232, 6 22 0, S_0x564640fefae0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 17 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x564640ff0900 .param/l "ROUND" 0 6 27, +C4<00000000000000000000000000000000>;
P_0x564640ff0940 .param/l "WIF" 0 6 24, +C4<00000000000000000000000000001000>;
P_0x564640ff0980 .param/l "WII" 0 6 23, +C4<00000000000000000000000000001000>;
P_0x564640ff09c0 .param/l "WOF" 0 6 26, +C4<00000000000000000000000000001000>;
P_0x564640ff0a00 .param/l "WOI" 0 6 25, +C4<000000000000000000000000000001001>;
v0x564640ff1220_0 .net "in", 15 0, v0x564641001710_0;  alias, 1 drivers
v0x564640ff1320_0 .var "ini", 7 0;
v0x564640ff1400_0 .var "inr", 15 0;
v0x564640ff14f0_0 .net "out", 16 0, L_0x56464101daa0;  alias, 1 drivers
v0x564640ff15d0_0 .var "outf", 7 0;
v0x564640ff1700_0 .var "outi", 8 0;
v0x564640ff17e0_0 .var "overflow", 0 0;
L_0x56464101daa0 .concat [ 8 9 0 0], v0x564640ff15d0_0, v0x564640ff1700_0;
S_0x564640ff0d40 .scope generate, "genblk1" "genblk1" 6 55, 6 55 0, S_0x564640ff0750;
 .timescale -9 -12;
E_0x564640ff0f40 .event anyedge, v0x564640ff1220_0;
S_0x564640ff0fc0 .scope generate, "genblk2" "genblk2" 6 65, 6 65 0, S_0x564640ff0750;
 .timescale -9 -12;
E_0x564640ff11c0 .event anyedge, v0x564640ff1400_0, v0x564640ff1320_0;
S_0x564640ff1920 .scope module, "inb_extend" "fxp_zoom" 6 220, 6 22 0, S_0x564640fefae0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 17 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x564640ff1b00 .param/l "ROUND" 0 6 27, +C4<00000000000000000000000000000000>;
P_0x564640ff1b40 .param/l "WIF" 0 6 24, +C4<00000000000000000000000000001000>;
P_0x564640ff1b80 .param/l "WII" 0 6 23, +C4<00000000000000000000000000001000>;
P_0x564640ff1bc0 .param/l "WOF" 0 6 26, +C4<00000000000000000000000000001000>;
P_0x564640ff1c00 .param/l "WOI" 0 6 25, +C4<000000000000000000000000000001001>;
v0x564640ff23d0_0 .net "in", 15 0, L_0x564641018bd0;  alias, 1 drivers
v0x564640ff24e0_0 .var "ini", 7 0;
v0x564640ff25a0_0 .var "inr", 15 0;
v0x564640ff2690_0 .net "out", 16 0, L_0x56464101da00;  alias, 1 drivers
v0x564640ff2770_0 .var "outf", 7 0;
v0x564640ff28a0_0 .var "outi", 8 0;
v0x564640ff2980_0 .var "overflow", 0 0;
L_0x56464101da00 .concat [ 8 9 0 0], v0x564640ff2770_0, v0x564640ff28a0_0;
S_0x564640ff1ef0 .scope generate, "genblk1" "genblk1" 6 55, 6 55 0, S_0x564640ff1920;
 .timescale -9 -12;
E_0x564640ff20f0 .event anyedge, v0x564640fd1ad0_0;
S_0x564640ff2170 .scope generate, "genblk2" "genblk2" 6 65, 6 65 0, S_0x564640ff1920;
 .timescale -9 -12;
E_0x564640ff2370 .event anyedge, v0x564640ff25a0_0, v0x564640ff24e0_0;
S_0x564640ff2ac0 .scope module, "inb_zoom" "fxp_zoom" 6 244, 6 22 0, S_0x564640fefae0;
 .timescale -9 -12;
    .port_info 0 /INPUT 17 "in";
    .port_info 1 /OUTPUT 17 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x564640ff2ca0 .param/l "ROUND" 0 6 27, +C4<00000000000000000000000000000000>;
P_0x564640ff2ce0 .param/l "WIF" 0 6 24, +C4<00000000000000000000000000001000>;
P_0x564640ff2d20 .param/l "WII" 0 6 23, +C4<000000000000000000000000000001001>;
P_0x564640ff2d60 .param/l "WOF" 0 6 26, +C4<00000000000000000000000000001000>;
P_0x564640ff2da0 .param/l "WOI" 0 6 25, +C4<000000000000000000000000000001001>;
v0x564640ff3580_0 .net "in", 16 0, L_0x56464101f790;  alias, 1 drivers
v0x564640ff3680_0 .var "ini", 8 0;
v0x564640ff3760_0 .var "inr", 16 0;
v0x564640ff3850_0 .net "out", 16 0, L_0x56464101db40;  alias, 1 drivers
v0x564640ff3930_0 .var "outf", 7 0;
v0x564640ff3a60_0 .var "outi", 8 0;
v0x564640ff3b40_0 .var "overflow", 0 0;
L_0x56464101db40 .concat [ 8 9 0 0], v0x564640ff3930_0, v0x564640ff3a60_0;
S_0x564640ff30c0 .scope generate, "genblk1" "genblk1" 6 55, 6 55 0, S_0x564640ff2ac0;
 .timescale -9 -12;
E_0x564640ff32a0 .event anyedge, v0x564640ff3580_0;
S_0x564640ff3320 .scope generate, "genblk2" "genblk2" 6 65, 6 65 0, S_0x564640ff2ac0;
 .timescale -9 -12;
E_0x564640ff3520 .event anyedge, v0x564640ff3760_0, v0x564640ff3680_0;
S_0x564640ff3c80 .scope module, "res_zoom" "fxp_zoom" 6 256, 6 22 0, S_0x564640fefae0;
 .timescale -9 -12;
    .port_info 0 /INPUT 18 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x564640ff3e60 .param/l "ROUND" 0 6 27, +C4<00000000000000000000000000000001>;
P_0x564640ff3ea0 .param/l "WIF" 0 6 24, +C4<00000000000000000000000000001000>;
P_0x564640ff3ee0 .param/l "WII" 0 6 23, +C4<0000000000000000000000000000001010>;
P_0x564640ff3f20 .param/l "WOF" 0 6 26, +C4<00000000000000000000000000001000>;
P_0x564640ff3f60 .param/l "WOI" 0 6 25, +C4<00000000000000000000000000001000>;
v0x564640ff4730_0 .net "in", 17 0, L_0x56464101d840;  alias, 1 drivers
v0x564640ff4830_0 .var "ini", 9 0;
v0x564640ff4910_0 .var "inr", 17 0;
v0x564640ff4a00_0 .net "out", 15 0, L_0x56464101dc10;  alias, 1 drivers
v0x564640ff4af0_0 .var "outf", 7 0;
v0x564640ff4c00_0 .var "outi", 7 0;
v0x564640ff4ce0_0 .var "overflow", 0 0;
L_0x56464101dc10 .concat [ 8 8 0 0], v0x564640ff4af0_0, v0x564640ff4c00_0;
S_0x564640ff4250 .scope generate, "genblk1" "genblk1" 6 55, 6 55 0, S_0x564640ff3c80;
 .timescale -9 -12;
E_0x564640ff4450 .event anyedge, v0x564640ff4730_0;
S_0x564640ff44d0 .scope generate, "genblk2" "genblk2" 6 65, 6 65 0, S_0x564640ff3c80;
 .timescale -9 -12;
E_0x564640ff46d0 .event anyedge, v0x564640ff4910_0, v0x564640ff4830_0;
S_0x564640ff64d0 .scope module, "second_column" "loss_child" 16 36, 17 6 0, S_0x564640fed0b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "H_in";
    .port_info 3 /INPUT 16 "Y_in";
    .port_info 4 /INPUT 1 "valid_in";
    .port_info 5 /INPUT 16 "inv_batch_size_times_two_in";
    .port_info 6 /OUTPUT 16 "gradient_out";
    .port_info 7 /OUTPUT 1 "valid_out";
v0x564640ffebf0_0 .net/s "H_in", 15 0, v0x564641001890_0;  alias, 1 drivers
v0x564640ffed20_0 .net/s "Y_in", 15 0, L_0x564641018c70;  alias, 1 drivers
v0x564640ffede0_0 .net "clk", 0 0, o0x7fb4cb98da08;  alias, 0 drivers
v0x564640ffee80_0 .net/s "diff_stage1", 15 0, L_0x56464101e970;  1 drivers
v0x564640ffef20_0 .net/s "final_gradient", 15 0, L_0x56464101ee10;  1 drivers
v0x564640fff080_0 .var/s "gradient_out", 15 0;
v0x564640fff160_0 .net/s "inv_batch_size_times_two_in", 15 0, o0x7fb4cb996fd8;  alias, 0 drivers
v0x564640fff220_0 .net "rst", 0 0, o0x7fb4cb98dc18;  alias, 0 drivers
v0x564640fff2c0_0 .net "valid_in", 0 0, v0x5646410021d0_0;  alias, 1 drivers
v0x564640fff410_0 .var "valid_out", 0 0;
S_0x564640ff67a0 .scope module, "multiplier" "fxp_mul" 17 34, 6 278 0, S_0x564640ff64d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "ina";
    .port_info 1 /INPUT 16 "inb";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /OUTPUT 1 "overflow";
P_0x564640ff6980 .param/l "ROUND" 0 6 285, +C4<00000000000000000000000000000001>;
P_0x564640ff69c0 .param/l "WIFA" 0 6 280, +C4<00000000000000000000000000001000>;
P_0x564640ff6a00 .param/l "WIFB" 0 6 282, +C4<00000000000000000000000000001000>;
P_0x564640ff6a40 .param/l "WIIA" 0 6 279, +C4<00000000000000000000000000001000>;
P_0x564640ff6a80 .param/l "WIIB" 0 6 281, +C4<00000000000000000000000000001000>;
P_0x564640ff6ac0 .param/l "WOF" 0 6 284, +C4<00000000000000000000000000001000>;
P_0x564640ff6b00 .param/l "WOI" 0 6 283, +C4<00000000000000000000000000001000>;
P_0x564640ff6b40 .param/l "WRF" 1 6 294, +C4<000000000000000000000000000010000>;
P_0x564640ff6b80 .param/l "WRI" 1 6 293, +C4<000000000000000000000000000010000>;
v0x564640ff8540_0 .net/s *"_ivl_0", 31 0, L_0x56464101eb30;  1 drivers
v0x564640ff8620_0 .net/s *"_ivl_2", 31 0, L_0x56464101ec00;  1 drivers
v0x564640ff8700_0 .net "ina", 15 0, L_0x56464101e970;  alias, 1 drivers
v0x564640ff87c0_0 .net "inb", 15 0, o0x7fb4cb996fd8;  alias, 0 drivers
v0x564640ff88d0_0 .net "out", 15 0, L_0x56464101ee10;  alias, 1 drivers
v0x564640ff89e0_0 .net "overflow", 0 0, v0x564640ff8400_0;  1 drivers
v0x564640ff8a80_0 .net/s "res", 31 0, L_0x56464101ecd0;  1 drivers
L_0x56464101eb30 .extend/s 32, L_0x56464101e970;
L_0x56464101ec00 .extend/s 32, o0x7fb4cb996fd8;
L_0x56464101ecd0 .arith/mult 32, L_0x56464101eb30, L_0x56464101ec00;
S_0x564640ff7120 .scope module, "res_zoom" "fxp_zoom" 6 304, 6 22 0, S_0x564640ff67a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x564640ff7320 .param/l "ROUND" 0 6 27, +C4<00000000000000000000000000000001>;
P_0x564640ff7360 .param/l "WIF" 0 6 24, +C4<000000000000000000000000000010000>;
P_0x564640ff73a0 .param/l "WII" 0 6 23, +C4<000000000000000000000000000010000>;
P_0x564640ff73e0 .param/l "WOF" 0 6 26, +C4<00000000000000000000000000001000>;
P_0x564640ff7420 .param/l "WOI" 0 6 25, +C4<00000000000000000000000000001000>;
v0x564640ff7e40_0 .net "in", 31 0, L_0x56464101ecd0;  alias, 1 drivers
v0x564640ff7f40_0 .var "ini", 15 0;
v0x564640ff8020_0 .var "inr", 23 0;
v0x564640ff8110_0 .net "out", 15 0, L_0x56464101ee10;  alias, 1 drivers
v0x564640ff81f0_0 .var "outf", 7 0;
v0x564640ff8320_0 .var "outi", 7 0;
v0x564640ff8400_0 .var "overflow", 0 0;
L_0x56464101ee10 .concat [ 8 8 0 0], v0x564640ff81f0_0, v0x564640ff8320_0;
S_0x564640ff7760 .scope generate, "genblk1" "genblk1" 6 41, 6 41 0, S_0x564640ff7120;
 .timescale -9 -12;
S_0x564640ff7960 .scope generate, "genblk1" "genblk1" 6 44, 6 44 0, S_0x564640ff7760;
 .timescale -9 -12;
E_0x564640ff7b60 .event anyedge, v0x564640ff7e40_0, v0x564640ff8020_0;
S_0x564640ff7be0 .scope generate, "genblk2" "genblk2" 6 65, 6 65 0, S_0x564640ff7120;
 .timescale -9 -12;
E_0x564640ff7de0 .event anyedge, v0x564640ff8020_0, v0x564640ff7f40_0;
S_0x564640ff8bc0 .scope module, "subtractor" "fxp_addsub" 17 25, 6 186 0, S_0x564640ff64d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "ina";
    .port_info 1 /INPUT 16 "inb";
    .port_info 2 /INPUT 1 "sub";
    .port_info 3 /OUTPUT 16 "out";
    .port_info 4 /OUTPUT 1 "overflow";
P_0x564640ff8dc0 .param/l "ONE" 1 6 208, C4<00000000000000001>;
P_0x564640ff8e00 .param/l "ROUND" 0 6 193, +C4<00000000000000000000000000000001>;
P_0x564640ff8e40 .param/l "WIF" 1 6 204, +C4<00000000000000000000000000001000>;
P_0x564640ff8e80 .param/l "WIFA" 0 6 188, +C4<00000000000000000000000000001000>;
P_0x564640ff8ec0 .param/l "WIFB" 0 6 190, +C4<00000000000000000000000000001000>;
P_0x564640ff8f00 .param/l "WII" 1 6 203, +C4<000000000000000000000000000001001>;
P_0x564640ff8f40 .param/l "WIIA" 0 6 187, +C4<00000000000000000000000000001000>;
P_0x564640ff8f80 .param/l "WIIB" 0 6 189, +C4<00000000000000000000000000001000>;
P_0x564640ff8fc0 .param/l "WIIBE" 1 6 202, +C4<000000000000000000000000000001001>;
P_0x564640ff9000 .param/l "WOF" 0 6 192, +C4<00000000000000000000000000001000>;
P_0x564640ff9040 .param/l "WOI" 0 6 191, +C4<00000000000000000000000000001000>;
P_0x564640ff9080 .param/l "WRF" 1 6 206, +C4<00000000000000000000000000001000>;
P_0x564640ff90c0 .param/l "WRI" 1 6 205, +C4<0000000000000000000000000000001010>;
L_0x56464101d520 .functor NOT 17, L_0x56464101e760, C4<00000000000000000>, C4<00000000000000000>, C4<00000000000000000>;
L_0x56464101f8a0 .functor BUFT 17, L_0x56464101e230, C4<00000000000000000>, C4<00000000000000000>, C4<00000000000000000>;
v0x564640ffdf00_0 .net *"_ivl_0", 16 0, L_0x56464101d520;  1 drivers
v0x564640ffdfe0_0 .net/s *"_ivl_10", 17 0, L_0x56464101e4b0;  1 drivers
L_0x7fb4cb944258 .functor BUFT 1, C4<00000000000000001>, C4<0>, C4<0>, C4<0>;
v0x564640ffe0c0_0 .net/2u *"_ivl_2", 16 0, L_0x7fb4cb944258;  1 drivers
v0x564640ffe180_0 .net *"_ivl_4", 16 0, L_0x56464101e230;  1 drivers
v0x564640ffe260_0 .net/s *"_ivl_8", 17 0, L_0x56464101e3c0;  1 drivers
v0x564640ffe390_0 .net "ina", 15 0, v0x564641001890_0;  alias, 1 drivers
v0x564640ffe450_0 .net "inaz", 16 0, L_0x56464101e800;  1 drivers
v0x564640ffe520_0 .net "inb", 15 0, L_0x564641018c70;  alias, 1 drivers
v0x564640ffe610_0 .net "inbe", 16 0, L_0x56464101e760;  1 drivers
v0x564640ffe6d0_0 .net "inbv", 16 0, L_0x56464101f8a0;  1 drivers
v0x564640ffe7a0_0 .net "inbz", 16 0, L_0x56464101e8a0;  1 drivers
v0x564640ffe870_0 .net "out", 15 0, L_0x56464101e970;  alias, 1 drivers
v0x564640ffe910_0 .net "overflow", 0 0, v0x564640ffddc0_0;  1 drivers
v0x564640ffe9b0_0 .net/s "res", 17 0, L_0x56464101e5a0;  1 drivers
L_0x7fb4cb9442a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x564640ffea80_0 .net "sub", 0 0, L_0x7fb4cb9442a0;  1 drivers
L_0x56464101e230 .arith/sum 17, L_0x56464101d520, L_0x7fb4cb944258;
L_0x56464101e3c0 .extend/s 18, L_0x56464101e800;
L_0x56464101e4b0 .extend/s 18, L_0x56464101e8a0;
L_0x56464101e5a0 .arith/sum 18, L_0x56464101e3c0, L_0x56464101e4b0;
S_0x564640ff9830 .scope module, "ina_zoom" "fxp_zoom" 6 232, 6 22 0, S_0x564640ff8bc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 17 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x564640ff99e0 .param/l "ROUND" 0 6 27, +C4<00000000000000000000000000000000>;
P_0x564640ff9a20 .param/l "WIF" 0 6 24, +C4<00000000000000000000000000001000>;
P_0x564640ff9a60 .param/l "WII" 0 6 23, +C4<00000000000000000000000000001000>;
P_0x564640ff9aa0 .param/l "WOF" 0 6 26, +C4<00000000000000000000000000001000>;
P_0x564640ff9ae0 .param/l "WOI" 0 6 25, +C4<000000000000000000000000000001001>;
v0x564640ffa300_0 .net "in", 15 0, v0x564641001890_0;  alias, 1 drivers
v0x564640ffa400_0 .var "ini", 7 0;
v0x564640ffa4e0_0 .var "inr", 15 0;
v0x564640ffa5d0_0 .net "out", 16 0, L_0x56464101e800;  alias, 1 drivers
v0x564640ffa6b0_0 .var "outf", 7 0;
v0x564640ffa7e0_0 .var "outi", 8 0;
v0x564640ffa8c0_0 .var "overflow", 0 0;
L_0x56464101e800 .concat [ 8 9 0 0], v0x564640ffa6b0_0, v0x564640ffa7e0_0;
S_0x564640ff9e20 .scope generate, "genblk1" "genblk1" 6 55, 6 55 0, S_0x564640ff9830;
 .timescale -9 -12;
E_0x564640ffa020 .event anyedge, v0x564640ffa300_0;
S_0x564640ffa0a0 .scope generate, "genblk2" "genblk2" 6 65, 6 65 0, S_0x564640ff9830;
 .timescale -9 -12;
E_0x564640ffa2a0 .event anyedge, v0x564640ffa4e0_0, v0x564640ffa400_0;
S_0x564640ffaa00 .scope module, "inb_extend" "fxp_zoom" 6 220, 6 22 0, S_0x564640ff8bc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 17 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x564640ffabe0 .param/l "ROUND" 0 6 27, +C4<00000000000000000000000000000000>;
P_0x564640ffac20 .param/l "WIF" 0 6 24, +C4<00000000000000000000000000001000>;
P_0x564640ffac60 .param/l "WII" 0 6 23, +C4<00000000000000000000000000001000>;
P_0x564640ffaca0 .param/l "WOF" 0 6 26, +C4<00000000000000000000000000001000>;
P_0x564640fface0 .param/l "WOI" 0 6 25, +C4<000000000000000000000000000001001>;
v0x564640ffb4b0_0 .net "in", 15 0, L_0x564641018c70;  alias, 1 drivers
v0x564640ffb5c0_0 .var "ini", 7 0;
v0x564640ffb680_0 .var "inr", 15 0;
v0x564640ffb770_0 .net "out", 16 0, L_0x56464101e760;  alias, 1 drivers
v0x564640ffb850_0 .var "outf", 7 0;
v0x564640ffb980_0 .var "outi", 8 0;
v0x564640ffba60_0 .var "overflow", 0 0;
L_0x56464101e760 .concat [ 8 9 0 0], v0x564640ffb850_0, v0x564640ffb980_0;
S_0x564640ffafd0 .scope generate, "genblk1" "genblk1" 6 55, 6 55 0, S_0x564640ffaa00;
 .timescale -9 -12;
E_0x564640ffb1d0 .event anyedge, v0x564640fd1bb0_0;
S_0x564640ffb250 .scope generate, "genblk2" "genblk2" 6 65, 6 65 0, S_0x564640ffaa00;
 .timescale -9 -12;
E_0x564640ffb450 .event anyedge, v0x564640ffb680_0, v0x564640ffb5c0_0;
S_0x564640ffbba0 .scope module, "inb_zoom" "fxp_zoom" 6 244, 6 22 0, S_0x564640ff8bc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 17 "in";
    .port_info 1 /OUTPUT 17 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x564640ffbd80 .param/l "ROUND" 0 6 27, +C4<00000000000000000000000000000000>;
P_0x564640ffbdc0 .param/l "WIF" 0 6 24, +C4<00000000000000000000000000001000>;
P_0x564640ffbe00 .param/l "WII" 0 6 23, +C4<000000000000000000000000000001001>;
P_0x564640ffbe40 .param/l "WOF" 0 6 26, +C4<00000000000000000000000000001000>;
P_0x564640ffbe80 .param/l "WOI" 0 6 25, +C4<000000000000000000000000000001001>;
v0x564640ffc660_0 .net "in", 16 0, L_0x56464101f8a0;  alias, 1 drivers
v0x564640ffc760_0 .var "ini", 8 0;
v0x564640ffc840_0 .var "inr", 16 0;
v0x564640ffc930_0 .net "out", 16 0, L_0x56464101e8a0;  alias, 1 drivers
v0x564640ffca10_0 .var "outf", 7 0;
v0x564640ffcb40_0 .var "outi", 8 0;
v0x564640ffcc20_0 .var "overflow", 0 0;
L_0x56464101e8a0 .concat [ 8 9 0 0], v0x564640ffca10_0, v0x564640ffcb40_0;
S_0x564640ffc1a0 .scope generate, "genblk1" "genblk1" 6 55, 6 55 0, S_0x564640ffbba0;
 .timescale -9 -12;
E_0x564640ffc380 .event anyedge, v0x564640ffc660_0;
S_0x564640ffc400 .scope generate, "genblk2" "genblk2" 6 65, 6 65 0, S_0x564640ffbba0;
 .timescale -9 -12;
E_0x564640ffc600 .event anyedge, v0x564640ffc840_0, v0x564640ffc760_0;
S_0x564640ffcd60 .scope module, "res_zoom" "fxp_zoom" 6 256, 6 22 0, S_0x564640ff8bc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 18 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x564640ffcf40 .param/l "ROUND" 0 6 27, +C4<00000000000000000000000000000001>;
P_0x564640ffcf80 .param/l "WIF" 0 6 24, +C4<00000000000000000000000000001000>;
P_0x564640ffcfc0 .param/l "WII" 0 6 23, +C4<0000000000000000000000000000001010>;
P_0x564640ffd000 .param/l "WOF" 0 6 26, +C4<00000000000000000000000000001000>;
P_0x564640ffd040 .param/l "WOI" 0 6 25, +C4<00000000000000000000000000001000>;
v0x564640ffd810_0 .net "in", 17 0, L_0x56464101e5a0;  alias, 1 drivers
v0x564640ffd910_0 .var "ini", 9 0;
v0x564640ffd9f0_0 .var "inr", 17 0;
v0x564640ffdae0_0 .net "out", 15 0, L_0x56464101e970;  alias, 1 drivers
v0x564640ffdbd0_0 .var "outf", 7 0;
v0x564640ffdce0_0 .var "outi", 7 0;
v0x564640ffddc0_0 .var "overflow", 0 0;
L_0x56464101e970 .concat [ 8 8 0 0], v0x564640ffdbd0_0, v0x564640ffdce0_0;
S_0x564640ffd330 .scope generate, "genblk1" "genblk1" 6 55, 6 55 0, S_0x564640ffcd60;
 .timescale -9 -12;
E_0x564640ffd530 .event anyedge, v0x564640ffd810_0;
S_0x564640ffd5b0 .scope generate, "genblk2" "genblk2" 6 65, 6 65 0, S_0x564640ffcd60;
 .timescale -9 -12;
E_0x564640ffd7b0 .event anyedge, v0x564640ffd9f0_0, v0x564640ffd910_0;
S_0x564640f2e590 .scope module, "dump" "dump" 18 1;
 .timescale -9 -12;
    .scope S_0x564640fbdf90;
T_0 ;
    %wait E_0x564640fbe190;
    %load/vec4 v0x564640fbe470_0;
    %parti/s 24, 8, 5;
    %store/vec4 v0x564640fbe650_0, 0, 24;
    %load/vec4 v0x564640fbe470_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x564640fbe650_0;
    %parti/s 1, 23, 6;
    %inv;
    %load/vec4 v0x564640fbe650_0;
    %parti/s 23, 0, 2;
    %and/r;
    %and;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x564640fbe650_0;
    %addi 1, 0, 24;
    %store/vec4 v0x564640fbe650_0, 0, 24;
T_0.0 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x564640fbe210;
T_1 ;
    %wait E_0x564640fbe410;
    %load/vec4 v0x564640fbe650_0;
    %split/vec4 8;
    %store/vec4 v0x564640fbe820_0, 0, 8;
    %store/vec4 v0x564640fbe570_0, 0, 16;
    %load/vec4 v0x564640fbe570_0;
    %parti/s 1, 15, 5;
    %inv;
    %load/vec4 v0x564640fbe570_0;
    %parti/s 8, 7, 4;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564640fbea30_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x564640fbe950_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x564640fbe950_0, 4, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x564640fbe820_0, 0, 8;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x564640fbe570_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x564640fbe570_0;
    %parti/s 8, 7, 4;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564640fbea30_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x564640fbe950_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x564640fbe950_0, 4, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x564640fbe820_0, 0, 8;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564640fbea30_0, 0, 1;
    %load/vec4 v0x564640fbe570_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x564640fbe950_0, 0, 8;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x564640fbd750;
T_2 ;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x564640fbe650_0, 0, 24;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x564640fbe570_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x564640fbe950_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x564640fbe820_0, 0, 8;
    %end;
    .thread T_2, $init;
    .scope S_0x564640fbd750;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564640fbea30_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x564640fc1580;
T_4 ;
    %wait E_0x564640fc1780;
    %load/vec4 v0x564640fc1a60_0;
    %store/vec4 v0x564640fc1c70_0, 0, 16;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x564640fc1800;
T_5 ;
    %wait E_0x564640fc1a00;
    %load/vec4 v0x564640fc1c70_0;
    %split/vec4 8;
    %store/vec4 v0x564640fc1e10_0, 0, 8;
    %store/vec4 v0x564640fc1b90_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564640fc2020_0, 0, 1;
    %load/vec4 v0x564640fc1b90_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0 T_5.0, 8;
    %pushi/vec4 511, 0, 9;
    %jmp/1 T_5.1, 8;
T_5.0 ; End of true expr.
    %pushi/vec4 0, 0, 9;
    %jmp/0 T_5.1, 8;
 ; End of false expr.
    %blend;
T_5.1;
    %store/vec4 v0x564640fc1f40_0, 0, 9;
    %load/vec4 v0x564640fc1b90_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x564640fc1f40_0, 4, 8;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x564640fc0fb0;
T_6 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x564640fc1c70_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x564640fc1b90_0, 0, 8;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x564640fc1f40_0, 0, 9;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x564640fc1e10_0, 0, 8;
    %end;
    .thread T_6, $init;
    .scope S_0x564640fc0fb0;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564640fc2020_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_0x564640fc03d0;
T_8 ;
    %wait E_0x564640fc05d0;
    %load/vec4 v0x564640fc08b0_0;
    %store/vec4 v0x564640fc0a90_0, 0, 16;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x564640fc0650;
T_9 ;
    %wait E_0x564640fc0850;
    %load/vec4 v0x564640fc0a90_0;
    %split/vec4 8;
    %store/vec4 v0x564640fc0c60_0, 0, 8;
    %store/vec4 v0x564640fc09b0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564640fc0e70_0, 0, 1;
    %load/vec4 v0x564640fc09b0_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0 T_9.0, 8;
    %pushi/vec4 511, 0, 9;
    %jmp/1 T_9.1, 8;
T_9.0 ; End of true expr.
    %pushi/vec4 0, 0, 9;
    %jmp/0 T_9.1, 8;
 ; End of false expr.
    %blend;
T_9.1;
    %store/vec4 v0x564640fc0d90_0, 0, 9;
    %load/vec4 v0x564640fc09b0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x564640fc0d90_0, 4, 8;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x564640fbfde0;
T_10 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x564640fc0a90_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x564640fc09b0_0, 0, 8;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x564640fc0d90_0, 0, 9;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x564640fc0c60_0, 0, 8;
    %end;
    .thread T_10, $init;
    .scope S_0x564640fbfde0;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564640fc0e70_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0x564640fc2760;
T_12 ;
    %wait E_0x564640fc2940;
    %load/vec4 v0x564640fc2c20_0;
    %store/vec4 v0x564640fc2e00_0, 0, 17;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x564640fc29c0;
T_13 ;
    %wait E_0x564640fc2bc0;
    %load/vec4 v0x564640fc2e00_0;
    %split/vec4 8;
    %store/vec4 v0x564640fc2fd0_0, 0, 8;
    %store/vec4 v0x564640fc2d20_0, 0, 9;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564640fc31e0_0, 0, 1;
    %load/vec4 v0x564640fc2d20_0;
    %parti/s 1, 8, 5;
    %flag_set/vec4 8;
    %jmp/0 T_13.0, 8;
    %pushi/vec4 511, 0, 9;
    %jmp/1 T_13.1, 8;
T_13.0 ; End of true expr.
    %pushi/vec4 0, 0, 9;
    %jmp/0 T_13.1, 8;
 ; End of false expr.
    %blend;
T_13.1;
    %store/vec4 v0x564640fc3100_0, 0, 9;
    %load/vec4 v0x564640fc2d20_0;
    %store/vec4 v0x564640fc3100_0, 0, 9;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x564640fc2160;
T_14 ;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x564640fc2e00_0, 0, 17;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x564640fc2d20_0, 0, 9;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x564640fc3100_0, 0, 9;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x564640fc2fd0_0, 0, 8;
    %end;
    .thread T_14, $init;
    .scope S_0x564640fc2160;
T_15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564640fc31e0_0, 0, 1;
    %end;
    .thread T_15;
    .scope S_0x564640fc38f0;
T_16 ;
    %wait E_0x564640fc3af0;
    %load/vec4 v0x564640fc3dd0_0;
    %store/vec4 v0x564640fc3fb0_0, 0, 18;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x564640fc3b70;
T_17 ;
    %wait E_0x564640fc3d70;
    %load/vec4 v0x564640fc3fb0_0;
    %split/vec4 8;
    %store/vec4 v0x564640fc4180_0, 0, 8;
    %store/vec4 v0x564640fc3ed0_0, 0, 10;
    %load/vec4 v0x564640fc3ed0_0;
    %parti/s 1, 9, 5;
    %inv;
    %load/vec4 v0x564640fc3ed0_0;
    %parti/s 2, 7, 4;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564640fc4390_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x564640fc42b0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x564640fc42b0_0, 4, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x564640fc4180_0, 0, 8;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x564640fc3ed0_0;
    %parti/s 1, 9, 5;
    %load/vec4 v0x564640fc3ed0_0;
    %parti/s 2, 7, 4;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564640fc4390_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x564640fc42b0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x564640fc42b0_0, 4, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x564640fc4180_0, 0, 8;
    %jmp T_17.3;
T_17.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564640fc4390_0, 0, 1;
    %load/vec4 v0x564640fc3ed0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x564640fc42b0_0, 0, 8;
T_17.3 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x564640fc3320;
T_18 ;
    %pushi/vec4 0, 0, 18;
    %store/vec4 v0x564640fc3fb0_0, 0, 18;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x564640fc3ed0_0, 0, 10;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x564640fc42b0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x564640fc4180_0, 0, 8;
    %end;
    .thread T_18, $init;
    .scope S_0x564640fc3320;
T_19 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564640fc4390_0, 0, 1;
    %end;
    .thread T_19;
    .scope S_0x564640fbca70;
T_20 ;
Ewait_0 .event/or E_0x564640fbcd80, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x564640fc52a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_20.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_20.1, 6;
    %jmp T_20.2;
T_20.0 ;
    %load/vec4 v0x564640fc5360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.3, 8;
    %load/vec4 v0x564640fc5b10_0;
    %store/vec4 v0x564640fc5820_0, 0, 16;
    %jmp T_20.4;
T_20.3 ;
    %load/vec4 v0x564640fc5a30_0;
    %store/vec4 v0x564640fc5820_0, 0, 16;
T_20.4 ;
    %jmp T_20.2;
T_20.1 ;
    %load/vec4 v0x564640fc5a30_0;
    %store/vec4 v0x564640fc5820_0, 0, 16;
    %jmp T_20.2;
T_20.2 ;
    %pop/vec4 1;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x564640fbca70;
T_21 ;
    %wait E_0x564640cb35a0;
    %load/vec4 v0x564640fc5780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x564640fc5820_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x564640fc5b10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564640fc5360_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x564640fc5400_0;
    %assign/vec4 v0x564640fc5360_0, 0;
    %load/vec4 v0x564640fc5400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x564640fc5970_0;
    %assign/vec4 v0x564640fc5b10_0, 0;
    %jmp T_21.3;
T_21.2 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x564640fc5b10_0, 0;
T_21.3 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x564640fc7570;
T_22 ;
    %wait E_0x564640fc7770;
    %load/vec4 v0x564640fc7a50_0;
    %parti/s 24, 8, 5;
    %store/vec4 v0x564640fc7c30_0, 0, 24;
    %load/vec4 v0x564640fc7a50_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x564640fc7c30_0;
    %parti/s 1, 23, 6;
    %inv;
    %load/vec4 v0x564640fc7c30_0;
    %parti/s 23, 0, 2;
    %and/r;
    %and;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %load/vec4 v0x564640fc7c30_0;
    %addi 1, 0, 24;
    %store/vec4 v0x564640fc7c30_0, 0, 24;
T_22.0 ;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x564640fc77f0;
T_23 ;
    %wait E_0x564640fc79f0;
    %load/vec4 v0x564640fc7c30_0;
    %split/vec4 8;
    %store/vec4 v0x564640fc7e00_0, 0, 8;
    %store/vec4 v0x564640fc7b50_0, 0, 16;
    %load/vec4 v0x564640fc7b50_0;
    %parti/s 1, 15, 5;
    %inv;
    %load/vec4 v0x564640fc7b50_0;
    %parti/s 8, 7, 4;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564640fc8010_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x564640fc7f30_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x564640fc7f30_0, 4, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x564640fc7e00_0, 0, 8;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x564640fc7b50_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x564640fc7b50_0;
    %parti/s 8, 7, 4;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564640fc8010_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x564640fc7f30_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x564640fc7f30_0, 4, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x564640fc7e00_0, 0, 8;
    %jmp T_23.3;
T_23.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564640fc8010_0, 0, 1;
    %load/vec4 v0x564640fc7b50_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x564640fc7f30_0, 0, 8;
T_23.3 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x564640fc6d30;
T_24 ;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x564640fc7c30_0, 0, 24;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x564640fc7b50_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x564640fc7f30_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x564640fc7e00_0, 0, 8;
    %end;
    .thread T_24, $init;
    .scope S_0x564640fc6d30;
T_25 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564640fc8010_0, 0, 1;
    %end;
    .thread T_25;
    .scope S_0x564640fcab60;
T_26 ;
    %wait E_0x564640fcad60;
    %load/vec4 v0x564640fcb040_0;
    %store/vec4 v0x564640fcb250_0, 0, 16;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0x564640fcade0;
T_27 ;
    %wait E_0x564640fcafe0;
    %load/vec4 v0x564640fcb250_0;
    %split/vec4 8;
    %store/vec4 v0x564640fcb3f0_0, 0, 8;
    %store/vec4 v0x564640fcb170_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564640fcb600_0, 0, 1;
    %load/vec4 v0x564640fcb170_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0 T_27.0, 8;
    %pushi/vec4 511, 0, 9;
    %jmp/1 T_27.1, 8;
T_27.0 ; End of true expr.
    %pushi/vec4 0, 0, 9;
    %jmp/0 T_27.1, 8;
 ; End of false expr.
    %blend;
T_27.1;
    %store/vec4 v0x564640fcb520_0, 0, 9;
    %load/vec4 v0x564640fcb170_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x564640fcb520_0, 4, 8;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0x564640fca590;
T_28 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x564640fcb250_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x564640fcb170_0, 0, 8;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x564640fcb520_0, 0, 9;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x564640fcb3f0_0, 0, 8;
    %end;
    .thread T_28, $init;
    .scope S_0x564640fca590;
T_29 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564640fcb600_0, 0, 1;
    %end;
    .thread T_29;
    .scope S_0x564640fc99b0;
T_30 ;
    %wait E_0x564640fc9bb0;
    %load/vec4 v0x564640fc9e90_0;
    %store/vec4 v0x564640fca070_0, 0, 16;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x564640fc9c30;
T_31 ;
    %wait E_0x564640fc9e30;
    %load/vec4 v0x564640fca070_0;
    %split/vec4 8;
    %store/vec4 v0x564640fca240_0, 0, 8;
    %store/vec4 v0x564640fc9f90_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564640fca450_0, 0, 1;
    %load/vec4 v0x564640fc9f90_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0 T_31.0, 8;
    %pushi/vec4 511, 0, 9;
    %jmp/1 T_31.1, 8;
T_31.0 ; End of true expr.
    %pushi/vec4 0, 0, 9;
    %jmp/0 T_31.1, 8;
 ; End of false expr.
    %blend;
T_31.1;
    %store/vec4 v0x564640fca370_0, 0, 9;
    %load/vec4 v0x564640fc9f90_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x564640fca370_0, 4, 8;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x564640fc93c0;
T_32 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x564640fca070_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x564640fc9f90_0, 0, 8;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x564640fca370_0, 0, 9;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x564640fca240_0, 0, 8;
    %end;
    .thread T_32, $init;
    .scope S_0x564640fc93c0;
T_33 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564640fca450_0, 0, 1;
    %end;
    .thread T_33;
    .scope S_0x564640fcbd40;
T_34 ;
    %wait E_0x564640fcbf20;
    %load/vec4 v0x564640fcc200_0;
    %store/vec4 v0x564640fcc3e0_0, 0, 17;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0x564640fcbfa0;
T_35 ;
    %wait E_0x564640fcc1a0;
    %load/vec4 v0x564640fcc3e0_0;
    %split/vec4 8;
    %store/vec4 v0x564640fcc5b0_0, 0, 8;
    %store/vec4 v0x564640fcc300_0, 0, 9;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564640fcc7c0_0, 0, 1;
    %load/vec4 v0x564640fcc300_0;
    %parti/s 1, 8, 5;
    %flag_set/vec4 8;
    %jmp/0 T_35.0, 8;
    %pushi/vec4 511, 0, 9;
    %jmp/1 T_35.1, 8;
T_35.0 ; End of true expr.
    %pushi/vec4 0, 0, 9;
    %jmp/0 T_35.1, 8;
 ; End of false expr.
    %blend;
T_35.1;
    %store/vec4 v0x564640fcc6e0_0, 0, 9;
    %load/vec4 v0x564640fcc300_0;
    %store/vec4 v0x564640fcc6e0_0, 0, 9;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0x564640fcb740;
T_36 ;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x564640fcc3e0_0, 0, 17;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x564640fcc300_0, 0, 9;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x564640fcc6e0_0, 0, 9;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x564640fcc5b0_0, 0, 8;
    %end;
    .thread T_36, $init;
    .scope S_0x564640fcb740;
T_37 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564640fcc7c0_0, 0, 1;
    %end;
    .thread T_37;
    .scope S_0x564640fcced0;
T_38 ;
    %wait E_0x564640fcd0d0;
    %load/vec4 v0x564640fcd3b0_0;
    %store/vec4 v0x564640fcd590_0, 0, 18;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_0x564640fcd150;
T_39 ;
    %wait E_0x564640fcd350;
    %load/vec4 v0x564640fcd590_0;
    %split/vec4 8;
    %store/vec4 v0x564640fcd760_0, 0, 8;
    %store/vec4 v0x564640fcd4b0_0, 0, 10;
    %load/vec4 v0x564640fcd4b0_0;
    %parti/s 1, 9, 5;
    %inv;
    %load/vec4 v0x564640fcd4b0_0;
    %parti/s 2, 7, 4;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564640fcd970_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x564640fcd890_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x564640fcd890_0, 4, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x564640fcd760_0, 0, 8;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v0x564640fcd4b0_0;
    %parti/s 1, 9, 5;
    %load/vec4 v0x564640fcd4b0_0;
    %parti/s 2, 7, 4;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564640fcd970_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x564640fcd890_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x564640fcd890_0, 4, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x564640fcd760_0, 0, 8;
    %jmp T_39.3;
T_39.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564640fcd970_0, 0, 1;
    %load/vec4 v0x564640fcd4b0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x564640fcd890_0, 0, 8;
T_39.3 ;
T_39.1 ;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0x564640fcc900;
T_40 ;
    %pushi/vec4 0, 0, 18;
    %store/vec4 v0x564640fcd590_0, 0, 18;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x564640fcd4b0_0, 0, 10;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x564640fcd890_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x564640fcd760_0, 0, 8;
    %end;
    .thread T_40, $init;
    .scope S_0x564640fcc900;
T_41 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564640fcd970_0, 0, 1;
    %end;
    .thread T_41;
    .scope S_0x564640fc5ff0;
T_42 ;
Ewait_1 .event/or E_0x564640fc6300, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0x564640fce880_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_42.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_42.1, 6;
    %jmp T_42.2;
T_42.0 ;
    %load/vec4 v0x564640fce940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.3, 8;
    %load/vec4 v0x564640fcf0d0_0;
    %store/vec4 v0x564640fcede0_0, 0, 16;
    %jmp T_42.4;
T_42.3 ;
    %load/vec4 v0x564640fceff0_0;
    %store/vec4 v0x564640fcede0_0, 0, 16;
T_42.4 ;
    %jmp T_42.2;
T_42.1 ;
    %load/vec4 v0x564640fceff0_0;
    %store/vec4 v0x564640fcede0_0, 0, 16;
    %jmp T_42.2;
T_42.2 ;
    %pop/vec4 1;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_0x564640fc5ff0;
T_43 ;
    %wait E_0x564640cb35a0;
    %load/vec4 v0x564640fced40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x564640fcede0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x564640fcf0d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564640fce940_0, 0;
    %jmp T_43.1;
T_43.0 ;
    %load/vec4 v0x564640fcea10_0;
    %assign/vec4 v0x564640fce940_0, 0;
    %load/vec4 v0x564640fcea10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.2, 8;
    %load/vec4 v0x564640fcef30_0;
    %assign/vec4 v0x564640fcf0d0_0, 0;
    %jmp T_43.3;
T_43.2 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x564640fcf0d0_0, 0;
T_43.3 ;
T_43.1 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0x564640fb7a20;
T_44 ;
Ewait_2 .event/or E_0x564640fb80d0, E_0x0;
    %wait Ewait_2;
    %load/vec4 v0x564640fd2890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %load/vec4 v0x564640fd15f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 9;
    %cmp/u;
    %jmp/1 T_44.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 9;
    %cmp/u;
    %jmp/1 T_44.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 9;
    %cmp/u;
    %jmp/1 T_44.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 9;
    %cmp/u;
    %jmp/1 T_44.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 9;
    %cmp/u;
    %jmp/1 T_44.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 9;
    %cmp/u;
    %jmp/1 T_44.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 9;
    %cmp/u;
    %jmp/1 T_44.8, 6;
    %jmp T_44.9;
T_44.2 ;
    %load/vec4 v0x564640fd2950_0;
    %store/vec4 v0x564640fd0eb0_0, 0, 1;
    %load/vec4 v0x564640fd1c90_0;
    %store/vec4 v0x564640fd0c10_0, 0, 16;
    %load/vec4 v0x564640fd2950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.10, 8;
    %load/vec4 v0x564640fd2050_0;
    %store/vec4 v0x564640fd0cf0_0, 0, 16;
    %load/vec4 v0x564640fd27b0_0;
    %store/vec4 v0x564640fd0b30_0, 0, 16;
    %jmp T_44.11;
T_44.10 ;
    %load/vec4 v0x564640fd27b0_0;
    %store/vec4 v0x564640fd0cf0_0, 0, 16;
    %load/vec4 v0x564640fd2050_0;
    %store/vec4 v0x564640fd0b30_0, 0, 16;
T_44.11 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x564640fd0dd0_0, 0, 16;
    %jmp T_44.9;
T_44.3 ;
    %load/vec4 v0x564640fd2950_0;
    %store/vec4 v0x564640fd13d0_0, 0, 1;
    %load/vec4 v0x564640fd2950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.12, 8;
    %load/vec4 v0x564640fd2050_0;
    %store/vec4 v0x564640fd1130_0, 0, 16;
    %load/vec4 v0x564640fd27b0_0;
    %store/vec4 v0x564640fd0f70_0, 0, 16;
    %load/vec4 v0x564640fd1c90_0;
    %load/vec4 v0x564640fd2050_0;
    %add;
    %subi 1, 0, 16;
    %store/vec4 v0x564640fd1050_0, 0, 16;
    %load/vec4 v0x564640fd27b0_0;
    %store/vec4 v0x564640fd2130_0, 0, 16;
    %jmp T_44.13;
T_44.12 ;
    %load/vec4 v0x564640fd27b0_0;
    %store/vec4 v0x564640fd1130_0, 0, 16;
    %load/vec4 v0x564640fd2050_0;
    %store/vec4 v0x564640fd0f70_0, 0, 16;
    %load/vec4 v0x564640fd1c90_0;
    %load/vec4 v0x564640fd27b0_0;
    %load/vec4 v0x564640fd2050_0;
    %mul;
    %add;
    %load/vec4 v0x564640fd2050_0;
    %sub;
    %store/vec4 v0x564640fd1050_0, 0, 16;
    %load/vec4 v0x564640fd2050_0;
    %store/vec4 v0x564640fd2130_0, 0, 16;
T_44.13 ;
    %load/vec4 v0x564640fd2050_0;
    %addi 1, 0, 16;
    %store/vec4 v0x564640fd1210_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x564640fd12f0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564640fd2220_0, 0, 1;
    %jmp T_44.9;
T_44.4 ;
    %load/vec4 v0x564640fd1c90_0;
    %store/vec4 v0x564640fd0080_0, 0, 16;
    %load/vec4 v0x564640fd27b0_0;
    %store/vec4 v0x564640fd0160_0, 0, 16;
    %load/vec4 v0x564640fd2050_0;
    %store/vec4 v0x564640fcffa0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x564640fd0350_0, 0, 16;
    %jmp T_44.9;
T_44.5 ;
    %load/vec4 v0x564640fd1c90_0;
    %store/vec4 v0x564640fcfd00_0, 0, 16;
    %load/vec4 v0x564640fd27b0_0;
    %store/vec4 v0x564640fcfde0_0, 0, 16;
    %load/vec4 v0x564640fd2050_0;
    %store/vec4 v0x564640fcfc20_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x564640fcfec0_0, 0, 16;
    %jmp T_44.9;
T_44.6 ;
    %load/vec4 v0x564640fd1c90_0;
    %store/vec4 v0x564640fcf8f0_0, 0, 16;
    %load/vec4 v0x564640fd27b0_0;
    %store/vec4 v0x564640fcf9d0_0, 0, 16;
    %load/vec4 v0x564640fd2050_0;
    %store/vec4 v0x564640fcf830_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x564640fcfb40_0, 0, 16;
    %jmp T_44.9;
T_44.7 ;
    %load/vec4 v0x564640fd1c90_0;
    %store/vec4 v0x564640fd0510_0, 0, 16;
    %load/vec4 v0x564640fd27b0_0;
    %store/vec4 v0x564640fd05f0_0, 0, 16;
    %load/vec4 v0x564640fd2050_0;
    %store/vec4 v0x564640fd0430_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x564640fd06d0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564640fcf3e0_0, 0, 1;
    %load/vec4 v0x564640fd1c90_0;
    %store/vec4 v0x564640fcf540_0, 0, 16;
    %jmp T_44.9;
T_44.8 ;
    %load/vec4 v0x564640fd1c90_0;
    %store/vec4 v0x564640fd0890_0, 0, 16;
    %load/vec4 v0x564640fd27b0_0;
    %store/vec4 v0x564640fd0970_0, 0, 16;
    %load/vec4 v0x564640fd2050_0;
    %store/vec4 v0x564640fd07b0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x564640fd0a50_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564640fcf3e0_0, 0, 1;
    %load/vec4 v0x564640fd1c90_0;
    %store/vec4 v0x564640fcf540_0, 0, 16;
    %jmp T_44.9;
T_44.9 ;
    %pop/vec4 1;
    %jmp T_44.1;
T_44.0 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x564640fd2130_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564640fd2220_0, 0, 1;
T_44.1 ;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_0x564640fb7a20;
T_45 ;
Ewait_3 .event/or E_0x564640fb8040, E_0x0;
    %wait Ewait_3;
    %load/vec4 v0x564640fd06d0_0;
    %load/vec4 v0x564640fd05f0_0;
    %load/vec4 v0x564640fd0430_0;
    %add;
    %cmp/u;
    %jmp/1 T_45.2, 5;
    %flag_mov 8, 5;
    %load/vec4 v0x564640fd0a50_0;
    %load/vec4 v0x564640fd0970_0;
    %load/vec4 v0x564640fd07b0_0;
    %add;
    %cmp/u;
    %flag_or 5, 8;
T_45.2;
    %jmp/0xz  T_45.0, 5;
    %fork t_1, S_0x564640fbb370;
    %jmp t_0;
    .scope S_0x564640fbb370;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x564640fbb550_0, 0, 32;
T_45.3 ;
    %load/vec4 v0x564640fbb550_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_45.4, 5;
    %ix/getv/s 4, v0x564640fbb550_0;
    %load/vec4a v0x564640fd36f0, 4;
    %ix/getv/s 4, v0x564640fbb550_0;
    %store/vec4a v0x564640fcf5e0, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x564640fbb550_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x564640fbb550_0, 0, 32;
    %jmp T_45.3;
T_45.4 ;
    %end;
    .scope S_0x564640fb7a20;
t_0 %join;
    %jmp T_45.1;
T_45.0 ;
    %fork t_3, S_0x564640fbb650;
    %jmp t_2;
    .scope S_0x564640fbb650;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x564640fbb830_0, 0, 32;
T_45.5 ;
    %load/vec4 v0x564640fbb830_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_45.6, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x564640fbb830_0;
    %store/vec4a v0x564640fcf5e0, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x564640fbb830_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x564640fbb830_0, 0, 32;
    %jmp T_45.5;
T_45.6 ;
    %end;
    .scope S_0x564640fb7a20;
t_2 %join;
T_45.1 ;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0x564640fb7a20;
T_46 ;
    %wait E_0x564640cb35a0;
    %fork t_5, S_0x564640fbb930;
    %jmp t_4;
    .scope S_0x564640fbb930;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x564640fbbb10_0, 0, 32;
T_46.0 ;
    %load/vec4 v0x564640fbbb10_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_46.1, 5;
    %vpi_call/w 7 264 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x564640fd1530, v0x564640fbbb10_0 > {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x564640fbbb10_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x564640fbbb10_0, 0, 32;
    %jmp T_46.0;
T_46.1 ;
    %end;
    .scope S_0x564640fb7a20;
t_4 %join;
    %fork t_7, S_0x564640fbbc10;
    %jmp t_6;
    .scope S_0x564640fbbc10;
t_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x564640fbbdf0_0, 0, 32;
T_46.2 ;
    %load/vec4 v0x564640fbbdf0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_46.3, 5;
    %vpi_call/w 7 267 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x564640fd3350, v0x564640fbbdf0_0 > {0 0 0};
    %vpi_call/w 7 268 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x564640fd36f0, v0x564640fbbdf0_0 > {0 0 0};
    %vpi_call/w 7 269 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x564640fd22f0, v0x564640fbbdf0_0 > {0 0 0};
    %vpi_call/w 7 270 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x564640fd2550, v0x564640fbbdf0_0 > {0 0 0};
    %vpi_call/w 7 271 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x564640fd2a10, v0x564640fbbdf0_0 > {0 0 0};
    %vpi_call/w 7 272 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x564640fd3110, v0x564640fbbdf0_0 > {0 0 0};
    %vpi_call/w 7 273 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x564640fd1d70, v0x564640fbbdf0_0 > {0 0 0};
    %vpi_call/w 7 274 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x564640fd19b0, v0x564640fbbdf0_0 > {0 0 0};
    %vpi_call/w 7 275 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x564640fd16d0, v0x564640fbbdf0_0 > {0 0 0};
    %vpi_call/w 7 276 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x564640fd37f0, v0x564640fbbdf0_0 > {0 0 0};
    %vpi_call/w 7 277 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x564640fcf5e0, v0x564640fbbdf0_0 > {0 0 0};
    %vpi_call/w 7 278 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x564640fcf4a0, v0x564640fbbdf0_0 > {0 0 0};
    %vpi_call/w 7 279 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x564640fd38d0, v0x564640fbbdf0_0 > {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x564640fbbdf0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x564640fbbdf0_0, 0, 32;
    %jmp T_46.2;
T_46.3 ;
    %end;
    .scope S_0x564640fb7a20;
t_6 %join;
    %load/vec4 v0x564640fd1490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.4, 8;
    %fork t_9, S_0x564640fbbef0;
    %jmp t_8;
    .scope S_0x564640fbbef0;
t_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x564640fbc0d0_0, 0, 32;
T_46.6 ;
    %load/vec4 v0x564640fbc0d0_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_46.7, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x564640fbc0d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x564640fd1530, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x564640fbc0d0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x564640fbc0d0_0, 0, 32;
    %jmp T_46.6;
T_46.7 ;
    %end;
    .scope S_0x564640fb7a20;
t_8 %join;
    %fork t_11, S_0x564640fbc1d0;
    %jmp t_10;
    .scope S_0x564640fbc1d0;
t_11 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x564640fbc3b0_0, 0, 32;
T_46.8 ;
    %load/vec4 v0x564640fbc3b0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_46.9, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x564640fbc3b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x564640fd22f0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x564640fbc3b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x564640fd2550, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x564640fbc3b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x564640fd2a10, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x564640fbc3b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x564640fd3110, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x564640fbc3b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x564640fd1d70, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x564640fbc3b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x564640fd19b0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x564640fbc3b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x564640fd16d0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x564640fbc3b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x564640fd37f0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x564640fbc3b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x564640fcf5e0, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x564640fbc3b0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x564640fbc3b0_0, 0, 32;
    %jmp T_46.8;
T_46.9 ;
    %end;
    .scope S_0x564640fb7a20;
t_10 %join;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x564640fd3970_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x564640fd0c10_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x564640fd0cf0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x564640fd0b30_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x564640fd0dd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564640fd0eb0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x564640fd1050_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x564640fd1130_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x564640fd0f70_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x564640fd12f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564640fd13d0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x564640fd0080_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x564640fd0160_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x564640fcffa0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x564640fd0350_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x564640fcfd00_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x564640fcfde0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x564640fcfc20_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x564640fcfec0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x564640fcf8f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x564640fcf9d0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x564640fcf830_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x564640fcfb40_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x564640fd0510_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x564640fd05f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x564640fd0430_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x564640fd06d0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x564640fd0890_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x564640fd0970_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x564640fd07b0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x564640fd0a50_0, 0;
    %jmp T_46.5;
T_46.4 ;
    %fork t_13, S_0x564640fbc4b0;
    %jmp t_12;
    .scope S_0x564640fbc4b0;
t_13 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x564640fbc690_0, 0, 32;
T_46.10 ;
    %load/vec4 v0x564640fbc690_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_46.11, 5;
    %ix/getv/s 4, v0x564640fbc690_0;
    %load/vec4a v0x564640fd36f0, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.12, 8;
    %ix/getv/s 4, v0x564640fbc690_0;
    %load/vec4a v0x564640fd3350, 4;
    %ix/getv 3, v0x564640fd3970_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x564640fd1530, 0, 4;
    %load/vec4 v0x564640fd3970_0;
    %addi 1, 0, 16;
    %store/vec4 v0x564640fd3970_0, 0, 16;
    %jmp T_46.13;
T_46.12 ;
    %ix/getv/s 4, v0x564640fbc690_0;
    %load/vec4a v0x564640fd35f0, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.14, 8;
    %ix/getv/s 4, v0x564640fbc690_0;
    %load/vec4a v0x564640fd34d0, 4;
    %ix/getv 3, v0x564640fd3970_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x564640fd1530, 0, 4;
    %load/vec4 v0x564640fd3970_0;
    %addi 1, 0, 16;
    %store/vec4 v0x564640fd3970_0, 0, 16;
T_46.14 ;
T_46.13 ;
    ; show_stmt_assign_vector: Get l-value for compressed -= operand
    %load/vec4 v0x564640fbc690_0;
    %pushi/vec4 1, 0, 32;
    %sub;
    %cast2;
    %store/vec4 v0x564640fbc690_0, 0, 32;
    %jmp T_46.10;
T_46.11 ;
    %end;
    .scope S_0x564640fb7a20;
t_12 %join;
    %load/vec4 v0x564640fcf3e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.16, 8;
    %fork t_15, S_0x564640fb8150;
    %jmp t_14;
    .scope S_0x564640fb8150;
t_15 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x564640fb8350_0, 0, 32;
T_46.18 ;
    %load/vec4 v0x564640fb8350_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_46.19, 5;
    %ix/getv/s 4, v0x564640fb8350_0;
    %load/vec4a v0x564640fcf4a0, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.20, 8;
    %ix/getv/s 4, v0x564640fb8350_0;
    %load/vec4a v0x564640fd38d0, 4;
    %ix/getv 3, v0x564640fcf540_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x564640fd1530, 0, 4;
    %load/vec4 v0x564640fcf540_0;
    %addi 1, 0, 16;
    %store/vec4 v0x564640fcf540_0, 0, 16;
T_46.20 ;
    ; show_stmt_assign_vector: Get l-value for compressed -= operand
    %load/vec4 v0x564640fb8350_0;
    %pushi/vec4 1, 0, 32;
    %sub;
    %cast2;
    %store/vec4 v0x564640fb8350_0, 0, 32;
    %jmp T_46.18;
T_46.19 ;
    %end;
    .scope S_0x564640fb7a20;
t_14 %join;
    %jmp T_46.17;
T_46.16 ;
    %fork t_17, S_0x564640fb8450;
    %jmp t_16;
    .scope S_0x564640fb8450;
t_17 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x564640fb8650_0, 0, 32;
T_46.22 ;
    %load/vec4 v0x564640fb8650_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_46.23, 5;
    %ix/getv/s 4, v0x564640fb8650_0;
    %load/vec4a v0x564640fcf4a0, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.24, 8;
    %ix/getv/s 4, v0x564640fb8650_0;
    %load/vec4a v0x564640fd38d0, 4;
    %load/vec4 v0x564640fcf540_0;
    %pad/u 32;
    %load/vec4 v0x564640fb8650_0;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x564640fd1530, 0, 4;
T_46.24 ;
    ; show_stmt_assign_vector: Get l-value for compressed -= operand
    %load/vec4 v0x564640fb8650_0;
    %pushi/vec4 1, 0, 32;
    %sub;
    %cast2;
    %store/vec4 v0x564640fb8650_0, 0, 32;
    %jmp T_46.22;
T_46.23 ;
    %end;
    .scope S_0x564640fb7a20;
t_16 %join;
T_46.17 ;
    %load/vec4 v0x564640fd0dd0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %load/vec4 v0x564640fd0cf0_0;
    %pad/u 32;
    %load/vec4 v0x564640fd0b30_0;
    %pad/u 32;
    %add;
    %cmp/u;
    %jmp/0xz  T_46.26, 5;
    %load/vec4 v0x564640fd0eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.28, 8;
    %fork t_19, S_0x564640fb8730;
    %jmp t_18;
    .scope S_0x564640fb8730;
t_19 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x564640fb8940_0, 0, 32;
T_46.30 ;
    %load/vec4 v0x564640fb8940_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_46.31, 5;
    %load/vec4 v0x564640fb8940_0;
    %load/vec4 v0x564640fd0dd0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %flag_get/vec4 5;
    %jmp/0 T_46.35, 5;
    %load/vec4 v0x564640fd0dd0_0;
    %pad/u 32;
    %load/vec4 v0x564640fd0cf0_0;
    %pad/u 32;
    %load/vec4 v0x564640fb8940_0;
    %add;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_46.35;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_46.34, 9;
    %load/vec4 v0x564640fb8940_0;
    %load/vec4 v0x564640fd0b30_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_46.34;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.32, 8;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 3, v0x564640fb8940_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x564640fd2550, 0, 4;
    %ix/getv 4, v0x564640fd0c10_0;
    %load/vec4a v0x564640fd1530, 4;
    %ix/getv/s 3, v0x564640fb8940_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x564640fd22f0, 0, 4;
    %load/vec4 v0x564640fd0c10_0;
    %addi 1, 0, 16;
    %store/vec4 v0x564640fd0c10_0, 0, 16;
    %jmp T_46.33;
T_46.32 ;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x564640fb8940_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x564640fd2550, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x564640fb8940_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x564640fd22f0, 0, 4;
T_46.33 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x564640fb8940_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x564640fb8940_0, 0, 32;
    %jmp T_46.30;
T_46.31 ;
    %end;
    .scope S_0x564640fb7a20;
t_18 %join;
    %jmp T_46.29;
T_46.28 ;
    %fork t_21, S_0x564640fb8a20;
    %jmp t_20;
    .scope S_0x564640fb8a20;
t_21 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x564640fb8c00_0, 0, 32;
T_46.36 ;
    %load/vec4 v0x564640fb8c00_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_46.37, 5;
    %load/vec4 v0x564640fb8c00_0;
    %load/vec4 v0x564640fd0dd0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %flag_get/vec4 5;
    %jmp/0 T_46.41, 5;
    %load/vec4 v0x564640fd0dd0_0;
    %pad/u 32;
    %load/vec4 v0x564640fd0cf0_0;
    %pad/u 32;
    %load/vec4 v0x564640fb8c00_0;
    %add;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_46.41;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_46.40, 9;
    %load/vec4 v0x564640fb8c00_0;
    %load/vec4 v0x564640fd0b30_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_46.40;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.38, 8;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 3, v0x564640fb8c00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x564640fd2550, 0, 4;
    %ix/getv 4, v0x564640fd0c10_0;
    %load/vec4a v0x564640fd1530, 4;
    %ix/getv/s 3, v0x564640fb8c00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x564640fd22f0, 0, 4;
    %load/vec4 v0x564640fd0c10_0;
    %addi 1, 0, 16;
    %store/vec4 v0x564640fd0c10_0, 0, 16;
    %jmp T_46.39;
T_46.38 ;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x564640fb8c00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x564640fd2550, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x564640fb8c00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x564640fd22f0, 0, 4;
T_46.39 ;
    ; show_stmt_assign_vector: Get l-value for compressed -= operand
    %load/vec4 v0x564640fb8c00_0;
    %pushi/vec4 1, 0, 32;
    %sub;
    %cast2;
    %store/vec4 v0x564640fb8c00_0, 0, 32;
    %jmp T_46.36;
T_46.37 ;
    %end;
    .scope S_0x564640fb7a20;
t_20 %join;
T_46.29 ;
    %load/vec4 v0x564640fd0dd0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x564640fd0dd0_0, 0;
    %jmp T_46.27;
T_46.26 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x564640fd0c10_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x564640fd0cf0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x564640fd0b30_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x564640fd0dd0_0, 0;
    %fork t_23, S_0x564640fb8d00;
    %jmp t_22;
    .scope S_0x564640fb8d00;
t_23 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x564640fb8f30_0, 0, 32;
T_46.42 ;
    %load/vec4 v0x564640fb8f30_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_46.43, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x564640fb8f30_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x564640fd2550, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x564640fb8f30_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x564640fd22f0, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x564640fb8f30_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x564640fb8f30_0, 0, 32;
    %jmp T_46.42;
T_46.43 ;
    %end;
    .scope S_0x564640fb7a20;
t_22 %join;
T_46.27 ;
    %load/vec4 v0x564640fd12f0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %load/vec4 v0x564640fd1130_0;
    %pad/u 32;
    %load/vec4 v0x564640fd0f70_0;
    %pad/u 32;
    %add;
    %cmp/u;
    %jmp/0xz  T_46.44, 5;
    %load/vec4 v0x564640fd13d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.46, 8;
    %fork t_25, S_0x564640fb9030;
    %jmp t_24;
    .scope S_0x564640fb9030;
t_25 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x564640fb9210_0, 0, 32;
T_46.48 ;
    %load/vec4 v0x564640fb9210_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_46.49, 5;
    %load/vec4 v0x564640fb9210_0;
    %load/vec4 v0x564640fd12f0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %flag_get/vec4 5;
    %jmp/0 T_46.53, 5;
    %load/vec4 v0x564640fd12f0_0;
    %pad/u 32;
    %load/vec4 v0x564640fd1130_0;
    %pad/u 32;
    %load/vec4 v0x564640fb9210_0;
    %add;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_46.53;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_46.52, 9;
    %load/vec4 v0x564640fb9210_0;
    %load/vec4 v0x564640fd0f70_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_46.52;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.50, 8;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 3, v0x564640fb9210_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x564640fd3110, 0, 4;
    %ix/getv/s 4, v0x564640fd1050_0;
    %load/vec4a v0x564640fd1530, 4;
    %ix/getv/s 3, v0x564640fb9210_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x564640fd2a10, 0, 4;
    %load/vec4 v0x564640fd1050_0;
    %load/vec4 v0x564640fd1210_0;
    %add;
    %store/vec4 v0x564640fd1050_0, 0, 16;
    %jmp T_46.51;
T_46.50 ;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x564640fb9210_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x564640fd3110, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x564640fb9210_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x564640fd2a10, 0, 4;
T_46.51 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x564640fb9210_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x564640fb9210_0, 0, 32;
    %jmp T_46.48;
T_46.49 ;
    %end;
    .scope S_0x564640fb7a20;
t_24 %join;
    %load/vec4 v0x564640fd1050_0;
    %load/vec4 v0x564640fd1210_0;
    %sub;
    %subi 1, 0, 16;
    %store/vec4 v0x564640fd1050_0, 0, 16;
    %jmp T_46.47;
T_46.46 ;
    %fork t_27, S_0x564640fb9310;
    %jmp t_26;
    .scope S_0x564640fb9310;
t_27 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x564640fb94f0_0, 0, 32;
T_46.54 ;
    %load/vec4 v0x564640fb94f0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_46.55, 5;
    %load/vec4 v0x564640fb94f0_0;
    %load/vec4 v0x564640fd12f0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %flag_get/vec4 5;
    %jmp/0 T_46.59, 5;
    %load/vec4 v0x564640fd12f0_0;
    %pad/u 32;
    %load/vec4 v0x564640fd1130_0;
    %pad/u 32;
    %load/vec4 v0x564640fb94f0_0;
    %add;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_46.59;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_46.58, 9;
    %load/vec4 v0x564640fb94f0_0;
    %load/vec4 v0x564640fd0f70_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_46.58;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.56, 8;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 3, v0x564640fb94f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x564640fd3110, 0, 4;
    %ix/getv/s 4, v0x564640fd1050_0;
    %load/vec4a v0x564640fd1530, 4;
    %ix/getv/s 3, v0x564640fb94f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x564640fd2a10, 0, 4;
    %load/vec4 v0x564640fd1050_0;
    %load/vec4 v0x564640fd1210_0;
    %sub;
    %store/vec4 v0x564640fd1050_0, 0, 16;
    %jmp T_46.57;
T_46.56 ;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x564640fb94f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x564640fd3110, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x564640fb94f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x564640fd2a10, 0, 4;
T_46.57 ;
    ; show_stmt_assign_vector: Get l-value for compressed -= operand
    %load/vec4 v0x564640fb94f0_0;
    %pushi/vec4 1, 0, 32;
    %sub;
    %cast2;
    %store/vec4 v0x564640fb94f0_0, 0, 32;
    %jmp T_46.54;
T_46.55 ;
    %end;
    .scope S_0x564640fb7a20;
t_26 %join;
    %load/vec4 v0x564640fd1050_0;
    %load/vec4 v0x564640fd1210_0;
    %add;
    %addi 1, 0, 16;
    %store/vec4 v0x564640fd1050_0, 0, 16;
T_46.47 ;
    %load/vec4 v0x564640fd12f0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x564640fd12f0_0, 0;
    %jmp T_46.45;
T_46.44 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x564640fd1050_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x564640fd1130_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x564640fd0f70_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x564640fd12f0_0, 0;
    %fork t_29, S_0x564640fb95f0;
    %jmp t_28;
    .scope S_0x564640fb95f0;
t_29 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x564640fb97d0_0, 0, 32;
T_46.60 ;
    %load/vec4 v0x564640fb97d0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_46.61, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x564640fb97d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x564640fd3110, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x564640fb97d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x564640fd2a10, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x564640fb97d0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x564640fb97d0_0, 0, 32;
    %jmp T_46.60;
T_46.61 ;
    %end;
    .scope S_0x564640fb7a20;
t_28 %join;
T_46.45 ;
    %load/vec4 v0x564640fd0350_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %load/vec4 v0x564640fd0160_0;
    %pad/u 32;
    %load/vec4 v0x564640fcffa0_0;
    %pad/u 32;
    %add;
    %cmp/u;
    %jmp/0xz  T_46.62, 5;
    %fork t_31, S_0x564640fb98d0;
    %jmp t_30;
    .scope S_0x564640fb98d0;
t_31 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x564640fb9ab0_0, 0, 32;
T_46.64 ;
    %load/vec4 v0x564640fb9ab0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_46.65, 5;
    %load/vec4 v0x564640fb9ab0_0;
    %load/vec4 v0x564640fd0350_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %flag_get/vec4 5;
    %jmp/0 T_46.69, 5;
    %load/vec4 v0x564640fd0350_0;
    %pad/u 32;
    %load/vec4 v0x564640fd0160_0;
    %pad/u 32;
    %load/vec4 v0x564640fb9ab0_0;
    %add;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_46.69;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_46.68, 9;
    %load/vec4 v0x564640fb9ab0_0;
    %load/vec4 v0x564640fcffa0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_46.68;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.66, 8;
    %load/vec4 v0x564640fd0080_0;
    %pad/u 32;
    %load/vec4 v0x564640fb9ab0_0;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x564640fd1530, 4;
    %ix/getv/s 3, v0x564640fb9ab0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x564640fd1d70, 0, 4;
    %jmp T_46.67;
T_46.66 ;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x564640fb9ab0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x564640fd1d70, 0, 4;
T_46.67 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x564640fb9ab0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x564640fb9ab0_0, 0, 32;
    %jmp T_46.64;
T_46.65 ;
    %end;
    .scope S_0x564640fb7a20;
t_30 %join;
    %load/vec4 v0x564640fd0350_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x564640fd0350_0, 0;
    %jmp T_46.63;
T_46.62 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x564640fd0080_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x564640fd0160_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x564640fcffa0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x564640fd0350_0, 0;
    %fork t_33, S_0x564640fb9bb0;
    %jmp t_32;
    .scope S_0x564640fb9bb0;
t_33 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x564640fb9d40_0, 0, 32;
T_46.70 ;
    %load/vec4 v0x564640fb9d40_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_46.71, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x564640fb9d40_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x564640fd1d70, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x564640fb9d40_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x564640fb9d40_0, 0, 32;
    %jmp T_46.70;
T_46.71 ;
    %end;
    .scope S_0x564640fb7a20;
t_32 %join;
T_46.63 ;
    %load/vec4 v0x564640fcfec0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %load/vec4 v0x564640fcfde0_0;
    %pad/u 32;
    %load/vec4 v0x564640fcfc20_0;
    %pad/u 32;
    %add;
    %cmp/u;
    %jmp/0xz  T_46.72, 5;
    %fork t_35, S_0x564640fb9e40;
    %jmp t_34;
    .scope S_0x564640fb9e40;
t_35 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x564640fba020_0, 0, 32;
T_46.74 ;
    %load/vec4 v0x564640fba020_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_46.75, 5;
    %load/vec4 v0x564640fba020_0;
    %load/vec4 v0x564640fcfec0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %flag_get/vec4 5;
    %jmp/0 T_46.79, 5;
    %load/vec4 v0x564640fcfec0_0;
    %pad/u 32;
    %load/vec4 v0x564640fcfde0_0;
    %pad/u 32;
    %load/vec4 v0x564640fba020_0;
    %add;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_46.79;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_46.78, 9;
    %load/vec4 v0x564640fba020_0;
    %load/vec4 v0x564640fcfc20_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_46.78;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.76, 8;
    %ix/getv 4, v0x564640fcfd00_0;
    %load/vec4a v0x564640fd1530, 4;
    %ix/getv/s 3, v0x564640fba020_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x564640fd19b0, 0, 4;
    %load/vec4 v0x564640fcfd00_0;
    %addi 1, 0, 16;
    %store/vec4 v0x564640fcfd00_0, 0, 16;
    %jmp T_46.77;
T_46.76 ;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x564640fba020_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x564640fd19b0, 0, 4;
T_46.77 ;
    ; show_stmt_assign_vector: Get l-value for compressed -= operand
    %load/vec4 v0x564640fba020_0;
    %pushi/vec4 1, 0, 32;
    %sub;
    %cast2;
    %store/vec4 v0x564640fba020_0, 0, 32;
    %jmp T_46.74;
T_46.75 ;
    %end;
    .scope S_0x564640fb7a20;
t_34 %join;
    %load/vec4 v0x564640fcfec0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x564640fcfec0_0, 0;
    %jmp T_46.73;
T_46.72 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x564640fcfd00_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x564640fcfde0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x564640fcfc20_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x564640fcfec0_0, 0;
    %fork t_37, S_0x564640fba120;
    %jmp t_36;
    .scope S_0x564640fba120;
t_37 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x564640fba300_0, 0, 32;
T_46.80 ;
    %load/vec4 v0x564640fba300_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_46.81, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x564640fba300_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x564640fd19b0, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x564640fba300_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x564640fba300_0, 0, 32;
    %jmp T_46.80;
T_46.81 ;
    %end;
    .scope S_0x564640fb7a20;
t_36 %join;
T_46.73 ;
    %load/vec4 v0x564640fcfb40_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %load/vec4 v0x564640fcf9d0_0;
    %pad/u 32;
    %load/vec4 v0x564640fcf830_0;
    %pad/u 32;
    %add;
    %cmp/u;
    %jmp/0xz  T_46.82, 5;
    %fork t_39, S_0x564640fba400;
    %jmp t_38;
    .scope S_0x564640fba400;
t_39 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x564640fba5e0_0, 0, 32;
T_46.84 ;
    %load/vec4 v0x564640fba5e0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_46.85, 5;
    %load/vec4 v0x564640fba5e0_0;
    %load/vec4 v0x564640fcfb40_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %flag_get/vec4 5;
    %jmp/0 T_46.89, 5;
    %load/vec4 v0x564640fcfb40_0;
    %pad/u 32;
    %load/vec4 v0x564640fcf9d0_0;
    %pad/u 32;
    %load/vec4 v0x564640fba5e0_0;
    %add;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_46.89;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_46.88, 9;
    %load/vec4 v0x564640fba5e0_0;
    %load/vec4 v0x564640fcf830_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_46.88;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.86, 8;
    %ix/getv 4, v0x564640fcf8f0_0;
    %load/vec4a v0x564640fd1530, 4;
    %ix/getv/s 3, v0x564640fba5e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x564640fd16d0, 0, 4;
    %load/vec4 v0x564640fcf8f0_0;
    %addi 1, 0, 16;
    %store/vec4 v0x564640fcf8f0_0, 0, 16;
    %jmp T_46.87;
T_46.86 ;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x564640fba5e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x564640fd16d0, 0, 4;
T_46.87 ;
    ; show_stmt_assign_vector: Get l-value for compressed -= operand
    %load/vec4 v0x564640fba5e0_0;
    %pushi/vec4 1, 0, 32;
    %sub;
    %cast2;
    %store/vec4 v0x564640fba5e0_0, 0, 32;
    %jmp T_46.84;
T_46.85 ;
    %end;
    .scope S_0x564640fb7a20;
t_38 %join;
    %load/vec4 v0x564640fcfb40_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x564640fcfb40_0, 0;
    %jmp T_46.83;
T_46.82 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x564640fcf8f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x564640fcf9d0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x564640fcf830_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x564640fcfb40_0, 0;
    %fork t_41, S_0x564640fba6e0;
    %jmp t_40;
    .scope S_0x564640fba6e0;
t_41 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x564640fba8c0_0, 0, 32;
T_46.90 ;
    %load/vec4 v0x564640fba8c0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_46.91, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x564640fba8c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x564640fd16d0, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x564640fba8c0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x564640fba8c0_0, 0, 32;
    %jmp T_46.90;
T_46.91 ;
    %end;
    .scope S_0x564640fb7a20;
t_40 %join;
T_46.83 ;
    %load/vec4 v0x564640fd06d0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %load/vec4 v0x564640fd05f0_0;
    %pad/u 32;
    %load/vec4 v0x564640fd0430_0;
    %pad/u 32;
    %add;
    %cmp/u;
    %jmp/0xz  T_46.92, 5;
    %fork t_43, S_0x564640fba9c0;
    %jmp t_42;
    .scope S_0x564640fba9c0;
t_43 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x564640fbaba0_0, 0, 32;
T_46.94 ;
    %load/vec4 v0x564640fbaba0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_46.95, 5;
    %load/vec4 v0x564640fbaba0_0;
    %load/vec4 v0x564640fd06d0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %flag_get/vec4 5;
    %jmp/0 T_46.99, 5;
    %load/vec4 v0x564640fd06d0_0;
    %pad/u 32;
    %load/vec4 v0x564640fd05f0_0;
    %pad/u 32;
    %load/vec4 v0x564640fbaba0_0;
    %add;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_46.99;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_46.98, 9;
    %load/vec4 v0x564640fbaba0_0;
    %load/vec4 v0x564640fd0430_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_46.98;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.96, 8;
    %load/vec4 v0x564640fd0510_0;
    %pad/u 32;
    %load/vec4 v0x564640fbaba0_0;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x564640fd1530, 4;
    %ix/getv/s 3, v0x564640fbaba0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x564640fd37f0, 0, 4;
    %jmp T_46.97;
T_46.96 ;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x564640fbaba0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x564640fd37f0, 0, 4;
T_46.97 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x564640fbaba0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x564640fbaba0_0, 0, 32;
    %jmp T_46.94;
T_46.95 ;
    %end;
    .scope S_0x564640fb7a20;
t_42 %join;
    %load/vec4 v0x564640fd06d0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x564640fd06d0_0, 0;
    %jmp T_46.93;
T_46.92 ;
    %load/vec4 v0x564640fd0a50_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %load/vec4 v0x564640fd0970_0;
    %pad/u 32;
    %load/vec4 v0x564640fd07b0_0;
    %pad/u 32;
    %add;
    %cmp/u;
    %jmp/0xz  T_46.100, 5;
    %fork t_45, S_0x564640fbaca0;
    %jmp t_44;
    .scope S_0x564640fbaca0;
t_45 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x564640fbae80_0, 0, 32;
T_46.102 ;
    %load/vec4 v0x564640fbae80_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_46.103, 5;
    %load/vec4 v0x564640fbae80_0;
    %load/vec4 v0x564640fd0a50_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %flag_get/vec4 5;
    %jmp/0 T_46.107, 5;
    %load/vec4 v0x564640fd0a50_0;
    %pad/u 32;
    %load/vec4 v0x564640fd0970_0;
    %pad/u 32;
    %load/vec4 v0x564640fbae80_0;
    %add;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_46.107;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_46.106, 9;
    %load/vec4 v0x564640fbae80_0;
    %load/vec4 v0x564640fd07b0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_46.106;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.104, 8;
    %ix/getv 4, v0x564640fd0890_0;
    %load/vec4a v0x564640fd1530, 4;
    %ix/getv/s 3, v0x564640fbae80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x564640fd37f0, 0, 4;
    %load/vec4 v0x564640fd0890_0;
    %addi 1, 0, 16;
    %store/vec4 v0x564640fd0890_0, 0, 16;
    %jmp T_46.105;
T_46.104 ;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x564640fbae80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x564640fd37f0, 0, 4;
T_46.105 ;
    ; show_stmt_assign_vector: Get l-value for compressed -= operand
    %load/vec4 v0x564640fbae80_0;
    %pushi/vec4 1, 0, 32;
    %sub;
    %cast2;
    %store/vec4 v0x564640fbae80_0, 0, 32;
    %jmp T_46.102;
T_46.103 ;
    %end;
    .scope S_0x564640fb7a20;
t_44 %join;
    %load/vec4 v0x564640fd0a50_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x564640fd0a50_0, 0;
    %jmp T_46.101;
T_46.100 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x564640fd0510_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x564640fd05f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x564640fd0430_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x564640fd06d0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x564640fd0890_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x564640fd0970_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x564640fd07b0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x564640fd0a50_0, 0;
    %fork t_47, S_0x564640fbaf80;
    %jmp t_46;
    .scope S_0x564640fbaf80;
t_47 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x564640fbb270_0, 0, 32;
T_46.108 ;
    %load/vec4 v0x564640fbb270_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_46.109, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x564640fbb270_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x564640fd37f0, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x564640fbb270_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x564640fbb270_0, 0, 32;
    %jmp T_46.108;
T_46.109 ;
    %end;
    .scope S_0x564640fb7a20;
t_46 %join;
T_46.101 ;
T_46.93 ;
T_46.5 ;
    %jmp T_46;
    .thread T_46;
    .scope S_0x564640ef88e0;
T_47 ;
    %wait E_0x564640f3bfe0;
    %load/vec4 v0x564640ed6070_0;
    %parti/s 24, 8, 5;
    %store/vec4 v0x564640f4a800_0, 0, 24;
    %load/vec4 v0x564640ed6070_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x564640f4a800_0;
    %parti/s 1, 23, 6;
    %inv;
    %load/vec4 v0x564640f4a800_0;
    %parti/s 23, 0, 2;
    %and/r;
    %and;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %load/vec4 v0x564640f4a800_0;
    %addi 1, 0, 24;
    %store/vec4 v0x564640f4a800_0, 0, 24;
T_47.0 ;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0x564640ee6e70;
T_48 ;
    %wait E_0x564640ef8a70;
    %load/vec4 v0x564640f4a800_0;
    %split/vec4 8;
    %store/vec4 v0x564640f4eb80_0, 0, 8;
    %store/vec4 v0x564640ed6170_0, 0, 16;
    %load/vec4 v0x564640ed6170_0;
    %parti/s 1, 15, 5;
    %inv;
    %load/vec4 v0x564640ed6170_0;
    %parti/s 8, 7, 4;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564640f3cfe0_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x564640f3cf00_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x564640f3cf00_0, 4, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x564640f4eb80_0, 0, 8;
    %jmp T_48.1;
T_48.0 ;
    %load/vec4 v0x564640ed6170_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x564640ed6170_0;
    %parti/s 8, 7, 4;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564640f3cfe0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x564640f3cf00_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x564640f3cf00_0, 4, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x564640f4eb80_0, 0, 8;
    %jmp T_48.3;
T_48.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564640f3cfe0_0, 0, 1;
    %load/vec4 v0x564640ed6170_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x564640f3cf00_0, 0, 8;
T_48.3 ;
T_48.1 ;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0x564640efa6c0;
T_49 ;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x564640f4a800_0, 0, 24;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x564640ed6170_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x564640f3cf00_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x564640f4eb80_0, 0, 8;
    %end;
    .thread T_49, $init;
    .scope S_0x564640efa6c0;
T_50 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564640f3cfe0_0, 0, 1;
    %end;
    .thread T_50;
    .scope S_0x564640f60bd0;
T_51 ;
    %wait E_0x564640cb4870;
    %load/vec4 v0x564640f3bb90_0;
    %store/vec4 v0x564640f744c0_0, 0, 16;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_0x564640eeb700;
T_52 ;
    %wait E_0x564640c63c60;
    %load/vec4 v0x564640f744c0_0;
    %split/vec4 8;
    %store/vec4 v0x564640edabb0_0, 0, 8;
    %store/vec4 v0x564640f834c0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564640f58300_0, 0, 1;
    %load/vec4 v0x564640f834c0_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0 T_52.0, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_52.1, 8;
T_52.0 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_52.1, 8;
 ; End of false expr.
    %blend;
T_52.1;
    %store/vec4 v0x564640dd6230_0, 0, 8;
    %load/vec4 v0x564640f834c0_0;
    %store/vec4 v0x564640dd6230_0, 0, 8;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_0x564640f920b0;
T_53 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x564640f744c0_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x564640f834c0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x564640dd6230_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x564640edabb0_0, 0, 8;
    %end;
    .thread T_53, $init;
    .scope S_0x564640f920b0;
T_54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564640f58300_0, 0, 1;
    %end;
    .thread T_54;
    .scope S_0x564640edaa10;
T_55 ;
    %wait E_0x564640fa5d40;
    %load/vec4 v0x564640f767e0_0;
    %store/vec4 v0x564640f7cc30_0, 0, 16;
    %jmp T_55;
    .thread T_55, $push;
    .scope S_0x564640edb450;
T_56 ;
    %wait E_0x564640fa5d80;
    %load/vec4 v0x564640f7cc30_0;
    %split/vec4 8;
    %store/vec4 v0x564640f90150_0, 0, 8;
    %store/vec4 v0x564640f79f20_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564640f85710_0, 0, 1;
    %load/vec4 v0x564640f79f20_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0 T_56.0, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_56.1, 8;
T_56.0 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_56.1, 8;
 ; End of false expr.
    %blend;
T_56.1;
    %store/vec4 v0x564640f872c0_0, 0, 8;
    %load/vec4 v0x564640f79f20_0;
    %store/vec4 v0x564640f872c0_0, 0, 8;
    %jmp T_56;
    .thread T_56, $push;
    .scope S_0x564640eec140;
T_57 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x564640f7cc30_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x564640f79f20_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x564640f872c0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x564640f90150_0, 0, 8;
    %end;
    .thread T_57, $init;
    .scope S_0x564640eec140;
T_58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564640f85710_0, 0, 1;
    %end;
    .thread T_58;
    .scope S_0x564640f6e600;
T_59 ;
    %wait E_0x564640f857f0;
    %load/vec4 v0x564640f83320_0;
    %store/vec4 v0x564640d8cbc0_0, 0, 17;
    %jmp T_59;
    .thread T_59, $push;
    .scope S_0x564640f68ff0;
T_60 ;
    %wait E_0x564640f8d130;
    %load/vec4 v0x564640d8cbc0_0;
    %split/vec4 8;
    %store/vec4 v0x564640ef61f0_0, 0, 8;
    %store/vec4 v0x564640f8c5f0_0, 0, 9;
    %load/vec4 v0x564640f8c5f0_0;
    %parti/s 1, 8, 5;
    %inv;
    %load/vec4 v0x564640f8c5f0_0;
    %parti/s 1, 7, 4;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564640fa5430_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x564640f1f6a0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x564640f1f6a0_0, 4, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x564640ef61f0_0, 0, 8;
    %jmp T_60.1;
T_60.0 ;
    %load/vec4 v0x564640f8c5f0_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x564640f8c5f0_0;
    %parti/s 1, 7, 4;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564640fa5430_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x564640f1f6a0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x564640f1f6a0_0, 4, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x564640ef61f0_0, 0, 8;
    %jmp T_60.3;
T_60.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564640fa5430_0, 0, 1;
    %load/vec4 v0x564640f8c5f0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x564640f1f6a0_0, 0, 8;
T_60.3 ;
T_60.1 ;
    %jmp T_60;
    .thread T_60, $push;
    .scope S_0x564640f8cfa0;
T_61 ;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x564640d8cbc0_0, 0, 17;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x564640f8c5f0_0, 0, 9;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x564640f1f6a0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x564640ef61f0_0, 0, 8;
    %end;
    .thread T_61, $init;
    .scope S_0x564640f8cfa0;
T_62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564640fa5430_0, 0, 1;
    %end;
    .thread T_62;
    .scope S_0x564640f74320;
T_63 ;
Ewait_4 .event/or E_0x564640cb4be0, E_0x0;
    %wait Ewait_4;
    %load/vec4 v0x564640efaf30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.0, 8;
    %load/vec4 v0x564640d41410_0;
    %store/vec4 v0x564640d41240_0, 0, 16;
T_63.0 ;
    %jmp T_63;
    .thread T_63, $push;
    .scope S_0x564640f74320;
T_64 ;
    %wait E_0x564640cb35a0;
    %load/vec4 v0x564640d41180_0;
    %flag_set/vec4 8;
    %jmp/1 T_64.2, 8;
    %load/vec4 v0x564640efc560_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_64.2;
    %jmp/0xz  T_64.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x564640efbe10_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x564640d41240_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x564640d41410_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564640e0e980_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x564640e0eb20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564640e0e800_0, 0;
    %jmp T_64.1;
T_64.0 ;
    %load/vec4 v0x564640e0e8c0_0;
    %assign/vec4 v0x564640e0e980_0, 0;
    %load/vec4 v0x564640efaf30_0;
    %assign/vec4 v0x564640e0e800_0, 0;
    %load/vec4 v0x564640efc4a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.3, 8;
    %load/vec4 v0x564640e0ea40_0;
    %assign/vec4 v0x564640d41410_0, 0;
    %load/vec4 v0x564640e0ea40_0;
    %assign/vec4 v0x564640e0eb20_0, 0;
    %jmp T_64.4;
T_64.3 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x564640e0eb20_0, 0;
T_64.4 ;
    %load/vec4 v0x564640e0e8c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.5, 8;
    %load/vec4 v0x564640efbd50_0;
    %assign/vec4 v0x564640efbe10_0, 0;
    %load/vec4 v0x564640efcc40_0;
    %assign/vec4 v0x564640efb6c0_0, 0;
    %jmp T_64.6;
T_64.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564640e0e980_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x564640efb6c0_0, 0;
T_64.6 ;
T_64.1 ;
    %jmp T_64;
    .thread T_64;
    .scope S_0x564640c9cfb0;
T_65 ;
    %wait E_0x564640c9d1b0;
    %load/vec4 v0x564640c3f4b0_0;
    %parti/s 24, 8, 5;
    %store/vec4 v0x564640c3f690_0, 0, 24;
    %load/vec4 v0x564640c3f4b0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x564640c3f690_0;
    %parti/s 1, 23, 6;
    %inv;
    %load/vec4 v0x564640c3f690_0;
    %parti/s 23, 0, 2;
    %and/r;
    %and;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.0, 8;
    %load/vec4 v0x564640c3f690_0;
    %addi 1, 0, 24;
    %store/vec4 v0x564640c3f690_0, 0, 24;
T_65.0 ;
    %jmp T_65;
    .thread T_65, $push;
    .scope S_0x564640c9d230;
T_66 ;
    %wait E_0x564640c9d3e0;
    %load/vec4 v0x564640c3f690_0;
    %split/vec4 8;
    %store/vec4 v0x564640c927b0_0, 0, 8;
    %store/vec4 v0x564640c3f5b0_0, 0, 16;
    %load/vec4 v0x564640c3f5b0_0;
    %parti/s 1, 15, 5;
    %inv;
    %load/vec4 v0x564640c3f5b0_0;
    %parti/s 8, 7, 4;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564640c929c0_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x564640c928e0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x564640c928e0_0, 4, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x564640c927b0_0, 0, 8;
    %jmp T_66.1;
T_66.0 ;
    %load/vec4 v0x564640c3f5b0_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x564640c3f5b0_0;
    %parti/s 8, 7, 4;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564640c929c0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x564640c928e0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x564640c928e0_0, 4, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x564640c927b0_0, 0, 8;
    %jmp T_66.3;
T_66.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564640c929c0_0, 0, 1;
    %load/vec4 v0x564640c3f5b0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x564640c928e0_0, 0, 8;
T_66.3 ;
T_66.1 ;
    %jmp T_66;
    .thread T_66, $push;
    .scope S_0x564640df55d0;
T_67 ;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x564640c3f690_0, 0, 24;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x564640c3f5b0_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x564640c928e0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x564640c927b0_0, 0, 8;
    %end;
    .thread T_67, $init;
    .scope S_0x564640df55d0;
T_68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564640c929c0_0, 0, 1;
    %end;
    .thread T_68;
    .scope S_0x564640ccff70;
T_69 ;
    %wait E_0x564640efa850;
    %load/vec4 v0x564640ce1a70_0;
    %store/vec4 v0x564640ce1c30_0, 0, 16;
    %jmp T_69;
    .thread T_69, $push;
    .scope S_0x564640cd01b0;
T_70 ;
    %wait E_0x564640cca950;
    %load/vec4 v0x564640ce1c30_0;
    %split/vec4 8;
    %store/vec4 v0x564640ce1e00_0, 0, 8;
    %store/vec4 v0x564640ce1b50_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564640cf17e0_0, 0, 1;
    %load/vec4 v0x564640ce1b50_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0 T_70.0, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_70.1, 8;
T_70.0 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_70.1, 8;
 ; End of false expr.
    %blend;
T_70.1;
    %store/vec4 v0x564640cf1700_0, 0, 8;
    %load/vec4 v0x564640ce1b50_0;
    %store/vec4 v0x564640cf1700_0, 0, 8;
    %jmp T_70;
    .thread T_70, $push;
    .scope S_0x564640d30cb0;
T_71 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x564640ce1c30_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x564640ce1b50_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x564640cf1700_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x564640ce1e00_0, 0, 8;
    %end;
    .thread T_71, $init;
    .scope S_0x564640d30cb0;
T_72 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564640cf17e0_0, 0, 1;
    %end;
    .thread T_72;
    .scope S_0x564640cdb6b0;
T_73 ;
    %wait E_0x564640cdb8b0;
    %load/vec4 v0x564640cd7e10_0;
    %store/vec4 v0x564640d0de40_0, 0, 16;
    %jmp T_73;
    .thread T_73, $push;
    .scope S_0x564640cdb930;
T_74 ;
    %wait E_0x564640cf1b00;
    %load/vec4 v0x564640d0de40_0;
    %split/vec4 8;
    %store/vec4 v0x564640d0e010_0, 0, 8;
    %store/vec4 v0x564640d0dd60_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564640d175c0_0, 0, 1;
    %load/vec4 v0x564640d0dd60_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0 T_74.0, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_74.1, 8;
T_74.0 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_74.1, 8;
 ; End of false expr.
    %blend;
T_74.1;
    %store/vec4 v0x564640d174e0_0, 0, 8;
    %load/vec4 v0x564640d0dd60_0;
    %store/vec4 v0x564640d174e0_0, 0, 8;
    %jmp T_74;
    .thread T_74, $push;
    .scope S_0x564640cf1920;
T_75 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x564640d0de40_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x564640d0dd60_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x564640d174e0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x564640d0e010_0, 0, 8;
    %end;
    .thread T_75, $init;
    .scope S_0x564640cf1920;
T_76 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564640d175c0_0, 0, 1;
    %end;
    .thread T_76;
    .scope S_0x564640e07790;
T_77 ;
    %wait E_0x564640e07970;
    %load/vec4 v0x564640d699a0_0;
    %store/vec4 v0x564640d69b60_0, 0, 17;
    %jmp T_77;
    .thread T_77, $push;
    .scope S_0x564640e079f0;
T_78 ;
    %wait E_0x564640cbb450;
    %load/vec4 v0x564640d69b60_0;
    %split/vec4 8;
    %store/vec4 v0x564640d69d30_0, 0, 8;
    %store/vec4 v0x564640d69a80_0, 0, 9;
    %load/vec4 v0x564640d69a80_0;
    %parti/s 1, 8, 5;
    %inv;
    %load/vec4 v0x564640d69a80_0;
    %parti/s 1, 7, 4;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564640c80780_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x564640c806a0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x564640c806a0_0, 4, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x564640d69d30_0, 0, 8;
    %jmp T_78.1;
T_78.0 ;
    %load/vec4 v0x564640d69a80_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x564640d69a80_0;
    %parti/s 1, 7, 4;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564640c80780_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x564640c806a0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x564640c806a0_0, 4, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x564640d69d30_0, 0, 8;
    %jmp T_78.3;
T_78.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564640c80780_0, 0, 1;
    %load/vec4 v0x564640d69a80_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x564640c806a0_0, 0, 8;
T_78.3 ;
T_78.1 ;
    %jmp T_78;
    .thread T_78, $push;
    .scope S_0x564640d17700;
T_79 ;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x564640d69b60_0, 0, 17;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x564640d69a80_0, 0, 9;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x564640c806a0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x564640d69d30_0, 0, 8;
    %end;
    .thread T_79, $init;
    .scope S_0x564640d17700;
T_80 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564640c80780_0, 0, 1;
    %end;
    .thread T_80;
    .scope S_0x564640d4a4b0;
T_81 ;
Ewait_5 .event/or E_0x564640ef9210, E_0x0;
    %wait Ewait_5;
    %load/vec4 v0x564640d73200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.0, 8;
    %load/vec4 v0x564640cb2e70_0;
    %store/vec4 v0x564640cb2c90_0, 0, 16;
T_81.0 ;
    %jmp T_81;
    .thread T_81, $push;
    .scope S_0x564640d4a4b0;
T_82 ;
    %wait E_0x564640cb35a0;
    %load/vec4 v0x564640cb2bf0_0;
    %flag_set/vec4 8;
    %jmp/1 T_82.2, 8;
    %load/vec4 v0x564640d7b440_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_82.2;
    %jmp/0xz  T_82.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x564640dd13b0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x564640cb2c90_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x564640cb2e70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564640d733e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x564640d73560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564640d732a0_0, 0;
    %jmp T_82.1;
T_82.0 ;
    %load/vec4 v0x564640d73340_0;
    %assign/vec4 v0x564640d733e0_0, 0;
    %load/vec4 v0x564640d73200_0;
    %assign/vec4 v0x564640d732a0_0, 0;
    %load/vec4 v0x564640d7b380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.3, 8;
    %load/vec4 v0x564640d73480_0;
    %assign/vec4 v0x564640cb2e70_0, 0;
    %load/vec4 v0x564640d73480_0;
    %assign/vec4 v0x564640d73560_0, 0;
    %jmp T_82.4;
T_82.3 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x564640d73560_0, 0;
T_82.4 ;
    %load/vec4 v0x564640d73340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.5, 8;
    %load/vec4 v0x564640dd12a0_0;
    %assign/vec4 v0x564640dd13b0_0, 0;
    %load/vec4 v0x564640d7b1f0_0;
    %assign/vec4 v0x564640dd15a0_0, 0;
    %jmp T_82.6;
T_82.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564640d733e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x564640dd15a0_0, 0;
T_82.6 ;
T_82.1 ;
    %jmp T_82;
    .thread T_82;
    .scope S_0x564640fabcb0;
T_83 ;
    %wait E_0x564640fabeb0;
    %load/vec4 v0x564640fac190_0;
    %parti/s 24, 8, 5;
    %store/vec4 v0x564640fac370_0, 0, 24;
    %load/vec4 v0x564640fac190_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x564640fac370_0;
    %parti/s 1, 23, 6;
    %inv;
    %load/vec4 v0x564640fac370_0;
    %parti/s 23, 0, 2;
    %and/r;
    %and;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.0, 8;
    %load/vec4 v0x564640fac370_0;
    %addi 1, 0, 24;
    %store/vec4 v0x564640fac370_0, 0, 24;
T_83.0 ;
    %jmp T_83;
    .thread T_83, $push;
    .scope S_0x564640fabf30;
T_84 ;
    %wait E_0x564640fac130;
    %load/vec4 v0x564640fac370_0;
    %split/vec4 8;
    %store/vec4 v0x564640fac570_0, 0, 8;
    %store/vec4 v0x564640fac290_0, 0, 16;
    %load/vec4 v0x564640fac290_0;
    %parti/s 1, 15, 5;
    %inv;
    %load/vec4 v0x564640fac290_0;
    %parti/s 8, 7, 4;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564640fac780_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x564640fac6a0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x564640fac6a0_0, 4, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x564640fac570_0, 0, 8;
    %jmp T_84.1;
T_84.0 ;
    %load/vec4 v0x564640fac290_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x564640fac290_0;
    %parti/s 8, 7, 4;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564640fac780_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x564640fac6a0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x564640fac6a0_0, 4, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x564640fac570_0, 0, 8;
    %jmp T_84.3;
T_84.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564640fac780_0, 0, 1;
    %load/vec4 v0x564640fac290_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x564640fac6a0_0, 0, 8;
T_84.3 ;
T_84.1 ;
    %jmp T_84;
    .thread T_84, $push;
    .scope S_0x564640fab490;
T_85 ;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x564640fac370_0, 0, 24;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x564640fac290_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x564640fac6a0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x564640fac570_0, 0, 8;
    %end;
    .thread T_85, $init;
    .scope S_0x564640fab490;
T_86 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564640fac780_0, 0, 1;
    %end;
    .thread T_86;
    .scope S_0x564640fa7430;
T_87 ;
    %wait E_0x564640fa7630;
    %load/vec4 v0x564640fa7910_0;
    %store/vec4 v0x564640fa7af0_0, 0, 16;
    %jmp T_87;
    .thread T_87, $push;
    .scope S_0x564640fa76b0;
T_88 ;
    %wait E_0x564640fa78b0;
    %load/vec4 v0x564640fa7af0_0;
    %split/vec4 8;
    %store/vec4 v0x564640fa7cc0_0, 0, 8;
    %store/vec4 v0x564640fa7a10_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564640fa7ed0_0, 0, 1;
    %load/vec4 v0x564640fa7a10_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0 T_88.0, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_88.1, 8;
T_88.0 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_88.1, 8;
 ; End of false expr.
    %blend;
T_88.1;
    %store/vec4 v0x564640fa7df0_0, 0, 8;
    %load/vec4 v0x564640fa7a10_0;
    %store/vec4 v0x564640fa7df0_0, 0, 8;
    %jmp T_88;
    .thread T_88, $push;
    .scope S_0x564640fa6df0;
T_89 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x564640fa7af0_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x564640fa7a10_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x564640fa7df0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x564640fa7cc0_0, 0, 8;
    %end;
    .thread T_89, $init;
    .scope S_0x564640fa6df0;
T_90 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564640fa7ed0_0, 0, 1;
    %end;
    .thread T_90;
    .scope S_0x564640fa85e0;
T_91 ;
    %wait E_0x564640fa87e0;
    %load/vec4 v0x564640fa8ac0_0;
    %store/vec4 v0x564640fa8c90_0, 0, 16;
    %jmp T_91;
    .thread T_91, $push;
    .scope S_0x564640fa8860;
T_92 ;
    %wait E_0x564640fa8a60;
    %load/vec4 v0x564640fa8c90_0;
    %split/vec4 8;
    %store/vec4 v0x564640fa8e60_0, 0, 8;
    %store/vec4 v0x564640fa8bd0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564640fa9070_0, 0, 1;
    %load/vec4 v0x564640fa8bd0_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0 T_92.0, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_92.1, 8;
T_92.0 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_92.1, 8;
 ; End of false expr.
    %blend;
T_92.1;
    %store/vec4 v0x564640fa8f90_0, 0, 8;
    %load/vec4 v0x564640fa8bd0_0;
    %store/vec4 v0x564640fa8f90_0, 0, 8;
    %jmp T_92;
    .thread T_92, $push;
    .scope S_0x564640fa8010;
T_93 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x564640fa8c90_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x564640fa8bd0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x564640fa8f90_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x564640fa8e60_0, 0, 8;
    %end;
    .thread T_93, $init;
    .scope S_0x564640fa8010;
T_94 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564640fa9070_0, 0, 1;
    %end;
    .thread T_94;
    .scope S_0x564640fa97b0;
T_95 ;
    %wait E_0x564640fa9990;
    %load/vec4 v0x564640fa9c70_0;
    %store/vec4 v0x564640fa9e50_0, 0, 17;
    %jmp T_95;
    .thread T_95, $push;
    .scope S_0x564640fa9a10;
T_96 ;
    %wait E_0x564640fa9c10;
    %load/vec4 v0x564640fa9e50_0;
    %split/vec4 8;
    %store/vec4 v0x564640faa020_0, 0, 8;
    %store/vec4 v0x564640fa9d70_0, 0, 9;
    %load/vec4 v0x564640fa9d70_0;
    %parti/s 1, 8, 5;
    %inv;
    %load/vec4 v0x564640fa9d70_0;
    %parti/s 1, 7, 4;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_96.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564640faa230_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x564640faa150_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x564640faa150_0, 4, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x564640faa020_0, 0, 8;
    %jmp T_96.1;
T_96.0 ;
    %load/vec4 v0x564640fa9d70_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x564640fa9d70_0;
    %parti/s 1, 7, 4;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_96.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564640faa230_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x564640faa150_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x564640faa150_0, 4, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x564640faa020_0, 0, 8;
    %jmp T_96.3;
T_96.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564640faa230_0, 0, 1;
    %load/vec4 v0x564640fa9d70_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x564640faa150_0, 0, 8;
T_96.3 ;
T_96.1 ;
    %jmp T_96;
    .thread T_96, $push;
    .scope S_0x564640fa91b0;
T_97 ;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x564640fa9e50_0, 0, 17;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x564640fa9d70_0, 0, 9;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x564640faa150_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x564640faa020_0, 0, 8;
    %end;
    .thread T_97, $init;
    .scope S_0x564640fa91b0;
T_98 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564640faa230_0, 0, 1;
    %end;
    .thread T_98;
    .scope S_0x564640fa60f0;
T_99 ;
Ewait_6 .event/or E_0x564640d0e180, E_0x0;
    %wait Ewait_6;
    %load/vec4 v0x564640fad6b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_99.0, 8;
    %load/vec4 v0x564640fade00_0;
    %store/vec4 v0x564640fadc30_0, 0, 16;
T_99.0 ;
    %jmp T_99;
    .thread T_99, $push;
    .scope S_0x564640fa60f0;
T_100 ;
    %wait E_0x564640cb35a0;
    %load/vec4 v0x564640fadb40_0;
    %flag_set/vec4 8;
    %jmp/1 T_100.2, 8;
    %load/vec4 v0x564640fad260_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_100.2;
    %jmp/0xz  T_100.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x564640fad3c0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x564640fadc30_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x564640fade00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564640fad900_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x564640fada80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564640fad750_0, 0;
    %jmp T_100.1;
T_100.0 ;
    %load/vec4 v0x564640fad810_0;
    %assign/vec4 v0x564640fad900_0, 0;
    %load/vec4 v0x564640fad6b0_0;
    %assign/vec4 v0x564640fad750_0, 0;
    %load/vec4 v0x564640fad1c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_100.3, 8;
    %load/vec4 v0x564640fad9c0_0;
    %assign/vec4 v0x564640fade00_0, 0;
    %load/vec4 v0x564640fad9c0_0;
    %assign/vec4 v0x564640fada80_0, 0;
    %jmp T_100.4;
T_100.3 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x564640fada80_0, 0;
T_100.4 ;
    %load/vec4 v0x564640fad810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_100.5, 8;
    %load/vec4 v0x564640fad300_0;
    %assign/vec4 v0x564640fad3c0_0, 0;
    %load/vec4 v0x564640fad010_0;
    %assign/vec4 v0x564640fad540_0, 0;
    %jmp T_100.6;
T_100.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564640fad900_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x564640fad540_0, 0;
T_100.6 ;
T_100.1 ;
    %jmp T_100;
    .thread T_100;
    .scope S_0x564640fb3e50;
T_101 ;
    %wait E_0x564640fb4050;
    %load/vec4 v0x564640fb4330_0;
    %parti/s 24, 8, 5;
    %store/vec4 v0x564640fb4510_0, 0, 24;
    %load/vec4 v0x564640fb4330_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x564640fb4510_0;
    %parti/s 1, 23, 6;
    %inv;
    %load/vec4 v0x564640fb4510_0;
    %parti/s 23, 0, 2;
    %and/r;
    %and;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_101.0, 8;
    %load/vec4 v0x564640fb4510_0;
    %addi 1, 0, 24;
    %store/vec4 v0x564640fb4510_0, 0, 24;
T_101.0 ;
    %jmp T_101;
    .thread T_101, $push;
    .scope S_0x564640fb40d0;
T_102 ;
    %wait E_0x564640fb42d0;
    %load/vec4 v0x564640fb4510_0;
    %split/vec4 8;
    %store/vec4 v0x564640fb4710_0, 0, 8;
    %store/vec4 v0x564640fb4430_0, 0, 16;
    %load/vec4 v0x564640fb4430_0;
    %parti/s 1, 15, 5;
    %inv;
    %load/vec4 v0x564640fb4430_0;
    %parti/s 8, 7, 4;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564640fb4920_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x564640fb4840_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x564640fb4840_0, 4, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x564640fb4710_0, 0, 8;
    %jmp T_102.1;
T_102.0 ;
    %load/vec4 v0x564640fb4430_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x564640fb4430_0;
    %parti/s 8, 7, 4;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564640fb4920_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x564640fb4840_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x564640fb4840_0, 4, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x564640fb4710_0, 0, 8;
    %jmp T_102.3;
T_102.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564640fb4920_0, 0, 1;
    %load/vec4 v0x564640fb4430_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x564640fb4840_0, 0, 8;
T_102.3 ;
T_102.1 ;
    %jmp T_102;
    .thread T_102, $push;
    .scope S_0x564640fb3630;
T_103 ;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x564640fb4510_0, 0, 24;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x564640fb4430_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x564640fb4840_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x564640fb4710_0, 0, 8;
    %end;
    .thread T_103, $init;
    .scope S_0x564640fb3630;
T_104 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564640fb4920_0, 0, 1;
    %end;
    .thread T_104;
    .scope S_0x564640faf570;
T_105 ;
    %wait E_0x564640faf770;
    %load/vec4 v0x564640fafa50_0;
    %store/vec4 v0x564640fafc30_0, 0, 16;
    %jmp T_105;
    .thread T_105, $push;
    .scope S_0x564640faf7f0;
T_106 ;
    %wait E_0x564640faf9f0;
    %load/vec4 v0x564640fafc30_0;
    %split/vec4 8;
    %store/vec4 v0x564640fafe00_0, 0, 8;
    %store/vec4 v0x564640fafb50_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564640fb0010_0, 0, 1;
    %load/vec4 v0x564640fafb50_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0 T_106.0, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_106.1, 8;
T_106.0 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_106.1, 8;
 ; End of false expr.
    %blend;
T_106.1;
    %store/vec4 v0x564640faff30_0, 0, 8;
    %load/vec4 v0x564640fafb50_0;
    %store/vec4 v0x564640faff30_0, 0, 8;
    %jmp T_106;
    .thread T_106, $push;
    .scope S_0x564640faef30;
T_107 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x564640fafc30_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x564640fafb50_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x564640faff30_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x564640fafe00_0, 0, 8;
    %end;
    .thread T_107, $init;
    .scope S_0x564640faef30;
T_108 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564640fb0010_0, 0, 1;
    %end;
    .thread T_108;
    .scope S_0x564640fb0720;
T_109 ;
    %wait E_0x564640fb0920;
    %load/vec4 v0x564640fb0c00_0;
    %store/vec4 v0x564640fb0df0_0, 0, 16;
    %jmp T_109;
    .thread T_109, $push;
    .scope S_0x564640fb09a0;
T_110 ;
    %wait E_0x564640fb0ba0;
    %load/vec4 v0x564640fb0df0_0;
    %split/vec4 8;
    %store/vec4 v0x564640fb0f90_0, 0, 8;
    %store/vec4 v0x564640fb0d10_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564640fb11a0_0, 0, 1;
    %load/vec4 v0x564640fb0d10_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0 T_110.0, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_110.1, 8;
T_110.0 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_110.1, 8;
 ; End of false expr.
    %blend;
T_110.1;
    %store/vec4 v0x564640fb10c0_0, 0, 8;
    %load/vec4 v0x564640fb0d10_0;
    %store/vec4 v0x564640fb10c0_0, 0, 8;
    %jmp T_110;
    .thread T_110, $push;
    .scope S_0x564640fb0150;
T_111 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x564640fb0df0_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x564640fb0d10_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x564640fb10c0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x564640fb0f90_0, 0, 8;
    %end;
    .thread T_111, $init;
    .scope S_0x564640fb0150;
T_112 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564640fb11a0_0, 0, 1;
    %end;
    .thread T_112;
    .scope S_0x564640fb18e0;
T_113 ;
    %wait E_0x564640fb1ac0;
    %load/vec4 v0x564640fb1da0_0;
    %store/vec4 v0x564640fb1f80_0, 0, 17;
    %jmp T_113;
    .thread T_113, $push;
    .scope S_0x564640fb1b40;
T_114 ;
    %wait E_0x564640fb1d40;
    %load/vec4 v0x564640fb1f80_0;
    %split/vec4 8;
    %store/vec4 v0x564640fb2150_0, 0, 8;
    %store/vec4 v0x564640fb1ea0_0, 0, 9;
    %load/vec4 v0x564640fb1ea0_0;
    %parti/s 1, 8, 5;
    %inv;
    %load/vec4 v0x564640fb1ea0_0;
    %parti/s 1, 7, 4;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_114.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564640fb2360_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x564640fb2280_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x564640fb2280_0, 4, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x564640fb2150_0, 0, 8;
    %jmp T_114.1;
T_114.0 ;
    %load/vec4 v0x564640fb1ea0_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x564640fb1ea0_0;
    %parti/s 1, 7, 4;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_114.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564640fb2360_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x564640fb2280_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x564640fb2280_0, 4, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x564640fb2150_0, 0, 8;
    %jmp T_114.3;
T_114.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564640fb2360_0, 0, 1;
    %load/vec4 v0x564640fb1ea0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x564640fb2280_0, 0, 8;
T_114.3 ;
T_114.1 ;
    %jmp T_114;
    .thread T_114, $push;
    .scope S_0x564640fb12e0;
T_115 ;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x564640fb1f80_0, 0, 17;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x564640fb1ea0_0, 0, 9;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x564640fb2280_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x564640fb2150_0, 0, 8;
    %end;
    .thread T_115, $init;
    .scope S_0x564640fb12e0;
T_116 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564640fb2360_0, 0, 1;
    %end;
    .thread T_116;
    .scope S_0x564640fae080;
T_117 ;
Ewait_7 .event/or E_0x564640fae460, E_0x0;
    %wait Ewait_7;
    %load/vec4 v0x564640fb5860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_117.0, 8;
    %load/vec4 v0x564640fb5f30_0;
    %store/vec4 v0x564640fb5d30_0, 0, 16;
T_117.0 ;
    %jmp T_117;
    .thread T_117, $push;
    .scope S_0x564640fae080;
T_118 ;
    %wait E_0x564640cb35a0;
    %load/vec4 v0x564640fb5c90_0;
    %flag_set/vec4 8;
    %jmp/1 T_118.2, 8;
    %load/vec4 v0x564640fb53a0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_118.2;
    %jmp/0xz  T_118.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x564640fb5550_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x564640fb5d30_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x564640fb5f30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564640fb5a40_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x564640fb5bd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564640fb5900_0, 0;
    %jmp T_118.1;
T_118.0 ;
    %load/vec4 v0x564640fb59a0_0;
    %assign/vec4 v0x564640fb5a40_0, 0;
    %load/vec4 v0x564640fb5860_0;
    %assign/vec4 v0x564640fb5900_0, 0;
    %load/vec4 v0x564640fb5300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_118.3, 8;
    %load/vec4 v0x564640fb5ae0_0;
    %assign/vec4 v0x564640fb5f30_0, 0;
    %load/vec4 v0x564640fb5ae0_0;
    %assign/vec4 v0x564640fb5bd0_0, 0;
    %jmp T_118.4;
T_118.3 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x564640fb5bd0_0, 0;
T_118.4 ;
    %load/vec4 v0x564640fb59a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_118.5, 8;
    %load/vec4 v0x564640fb5440_0;
    %assign/vec4 v0x564640fb5550_0, 0;
    %load/vec4 v0x564640fb5150_0;
    %assign/vec4 v0x564640fb56f0_0, 0;
    %jmp T_118.6;
T_118.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564640fb5a40_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x564640fb56f0_0, 0;
T_118.6 ;
T_118.1 ;
    %jmp T_118;
    .thread T_118;
    .scope S_0x564640ed50c0;
T_119 ;
    %wait E_0x564640cb35a0;
    %load/vec4 v0x564640fb6c10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_119.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x564640fb6270_0, 0;
    %jmp T_119.1;
T_119.0 ;
    %load/vec4 v0x564640fb77c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_119.2, 8;
    %pushi/vec4 1, 0, 2;
    %ix/getv 4, v0x564640fb7720_0;
    %shiftl 4;
    %subi 1, 0, 2;
    %assign/vec4 v0x564640fb6270_0, 0;
T_119.2 ;
T_119.1 ;
    %jmp T_119;
    .thread T_119;
    .scope S_0x564640fd5b40;
T_120 ;
    %wait E_0x564640fd5d40;
    %load/vec4 v0x564640fd6020_0;
    %store/vec4 v0x564640fd6200_0, 0, 16;
    %jmp T_120;
    .thread T_120, $push;
    .scope S_0x564640fd5dc0;
T_121 ;
    %wait E_0x564640fd5fc0;
    %load/vec4 v0x564640fd6200_0;
    %split/vec4 8;
    %store/vec4 v0x564640fd63d0_0, 0, 8;
    %store/vec4 v0x564640fd6120_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564640fd65e0_0, 0, 1;
    %load/vec4 v0x564640fd6120_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0 T_121.0, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_121.1, 8;
T_121.0 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_121.1, 8;
 ; End of false expr.
    %blend;
T_121.1;
    %store/vec4 v0x564640fd6500_0, 0, 8;
    %load/vec4 v0x564640fd6120_0;
    %store/vec4 v0x564640fd6500_0, 0, 8;
    %jmp T_121;
    .thread T_121, $push;
    .scope S_0x564640fd5500;
T_122 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x564640fd6200_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x564640fd6120_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x564640fd6500_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x564640fd63d0_0, 0, 8;
    %end;
    .thread T_122, $init;
    .scope S_0x564640fd5500;
T_123 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564640fd65e0_0, 0, 1;
    %end;
    .thread T_123;
    .scope S_0x564640fd6cf0;
T_124 ;
    %wait E_0x564640fd6ef0;
    %load/vec4 v0x564640fd71d0_0;
    %store/vec4 v0x564640fd73a0_0, 0, 16;
    %jmp T_124;
    .thread T_124, $push;
    .scope S_0x564640fd6f70;
T_125 ;
    %wait E_0x564640fd7170;
    %load/vec4 v0x564640fd73a0_0;
    %split/vec4 8;
    %store/vec4 v0x564640fd7570_0, 0, 8;
    %store/vec4 v0x564640fd72e0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564640fd7780_0, 0, 1;
    %load/vec4 v0x564640fd72e0_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0 T_125.0, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_125.1, 8;
T_125.0 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_125.1, 8;
 ; End of false expr.
    %blend;
T_125.1;
    %store/vec4 v0x564640fd76a0_0, 0, 8;
    %load/vec4 v0x564640fd72e0_0;
    %store/vec4 v0x564640fd76a0_0, 0, 8;
    %jmp T_125;
    .thread T_125, $push;
    .scope S_0x564640fd6720;
T_126 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x564640fd73a0_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x564640fd72e0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x564640fd76a0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x564640fd7570_0, 0, 8;
    %end;
    .thread T_126, $init;
    .scope S_0x564640fd6720;
T_127 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564640fd7780_0, 0, 1;
    %end;
    .thread T_127;
    .scope S_0x564640fd7ec0;
T_128 ;
    %wait E_0x564640fd80a0;
    %load/vec4 v0x564640fd8380_0;
    %store/vec4 v0x564640fd8560_0, 0, 17;
    %jmp T_128;
    .thread T_128, $push;
    .scope S_0x564640fd8120;
T_129 ;
    %wait E_0x564640fd8320;
    %load/vec4 v0x564640fd8560_0;
    %split/vec4 8;
    %store/vec4 v0x564640fd8730_0, 0, 8;
    %store/vec4 v0x564640fd8480_0, 0, 9;
    %load/vec4 v0x564640fd8480_0;
    %parti/s 1, 8, 5;
    %inv;
    %load/vec4 v0x564640fd8480_0;
    %parti/s 1, 7, 4;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_129.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564640fd8940_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x564640fd8860_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x564640fd8860_0, 4, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x564640fd8730_0, 0, 8;
    %jmp T_129.1;
T_129.0 ;
    %load/vec4 v0x564640fd8480_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x564640fd8480_0;
    %parti/s 1, 7, 4;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_129.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564640fd8940_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x564640fd8860_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x564640fd8860_0, 4, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x564640fd8730_0, 0, 8;
    %jmp T_129.3;
T_129.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564640fd8940_0, 0, 1;
    %load/vec4 v0x564640fd8480_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x564640fd8860_0, 0, 8;
T_129.3 ;
T_129.1 ;
    %jmp T_129;
    .thread T_129, $push;
    .scope S_0x564640fd78c0;
T_130 ;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x564640fd8560_0, 0, 17;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x564640fd8480_0, 0, 9;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x564640fd8860_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x564640fd8730_0, 0, 8;
    %end;
    .thread T_130, $init;
    .scope S_0x564640fd78c0;
T_131 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564640fd8940_0, 0, 1;
    %end;
    .thread T_131;
    .scope S_0x564640fd4720;
T_132 ;
    %wait E_0x564640cb35a0;
    %load/vec4 v0x564640fd9760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_132.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564640fd9290_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x564640fd9590_0, 0;
    %jmp T_132.1;
T_132.0 ;
    %load/vec4 v0x564640fd94d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_132.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564640fd9290_0, 0;
    %load/vec4 v0x564640fd9910_0;
    %assign/vec4 v0x564640fd9590_0, 0;
    %jmp T_132.3;
T_132.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564640fd9290_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x564640fd9590_0, 0;
T_132.3 ;
T_132.1 ;
    %jmp T_132;
    .thread T_132;
    .scope S_0x564640fdae70;
T_133 ;
    %wait E_0x564640fdb070;
    %load/vec4 v0x564640fdb350_0;
    %store/vec4 v0x564640fdb530_0, 0, 16;
    %jmp T_133;
    .thread T_133, $push;
    .scope S_0x564640fdb0f0;
T_134 ;
    %wait E_0x564640fdb2f0;
    %load/vec4 v0x564640fdb530_0;
    %split/vec4 8;
    %store/vec4 v0x564640fdb700_0, 0, 8;
    %store/vec4 v0x564640fdb450_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564640fdb910_0, 0, 1;
    %load/vec4 v0x564640fdb450_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0 T_134.0, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_134.1, 8;
T_134.0 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_134.1, 8;
 ; End of false expr.
    %blend;
T_134.1;
    %store/vec4 v0x564640fdb830_0, 0, 8;
    %load/vec4 v0x564640fdb450_0;
    %store/vec4 v0x564640fdb830_0, 0, 8;
    %jmp T_134;
    .thread T_134, $push;
    .scope S_0x564640fda830;
T_135 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x564640fdb530_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x564640fdb450_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x564640fdb830_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x564640fdb700_0, 0, 8;
    %end;
    .thread T_135, $init;
    .scope S_0x564640fda830;
T_136 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564640fdb910_0, 0, 1;
    %end;
    .thread T_136;
    .scope S_0x564640fdc020;
T_137 ;
    %wait E_0x564640fdc220;
    %load/vec4 v0x564640fdc500_0;
    %store/vec4 v0x564640fdc6d0_0, 0, 16;
    %jmp T_137;
    .thread T_137, $push;
    .scope S_0x564640fdc2a0;
T_138 ;
    %wait E_0x564640fdc4a0;
    %load/vec4 v0x564640fdc6d0_0;
    %split/vec4 8;
    %store/vec4 v0x564640fdc8a0_0, 0, 8;
    %store/vec4 v0x564640fdc610_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564640fdcab0_0, 0, 1;
    %load/vec4 v0x564640fdc610_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0 T_138.0, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_138.1, 8;
T_138.0 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_138.1, 8;
 ; End of false expr.
    %blend;
T_138.1;
    %store/vec4 v0x564640fdc9d0_0, 0, 8;
    %load/vec4 v0x564640fdc610_0;
    %store/vec4 v0x564640fdc9d0_0, 0, 8;
    %jmp T_138;
    .thread T_138, $push;
    .scope S_0x564640fdba50;
T_139 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x564640fdc6d0_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x564640fdc610_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x564640fdc9d0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x564640fdc8a0_0, 0, 8;
    %end;
    .thread T_139, $init;
    .scope S_0x564640fdba50;
T_140 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564640fdcab0_0, 0, 1;
    %end;
    .thread T_140;
    .scope S_0x564640fdd1f0;
T_141 ;
    %wait E_0x564640fdd3d0;
    %load/vec4 v0x564640fdd6b0_0;
    %store/vec4 v0x564640fdd890_0, 0, 17;
    %jmp T_141;
    .thread T_141, $push;
    .scope S_0x564640fdd450;
T_142 ;
    %wait E_0x564640fdd650;
    %load/vec4 v0x564640fdd890_0;
    %split/vec4 8;
    %store/vec4 v0x564640fdda60_0, 0, 8;
    %store/vec4 v0x564640fdd7b0_0, 0, 9;
    %load/vec4 v0x564640fdd7b0_0;
    %parti/s 1, 8, 5;
    %inv;
    %load/vec4 v0x564640fdd7b0_0;
    %parti/s 1, 7, 4;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_142.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564640fddc70_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x564640fddb90_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x564640fddb90_0, 4, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x564640fdda60_0, 0, 8;
    %jmp T_142.1;
T_142.0 ;
    %load/vec4 v0x564640fdd7b0_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x564640fdd7b0_0;
    %parti/s 1, 7, 4;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_142.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564640fddc70_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x564640fddb90_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x564640fddb90_0, 4, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x564640fdda60_0, 0, 8;
    %jmp T_142.3;
T_142.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564640fddc70_0, 0, 1;
    %load/vec4 v0x564640fdd7b0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x564640fddb90_0, 0, 8;
T_142.3 ;
T_142.1 ;
    %jmp T_142;
    .thread T_142, $push;
    .scope S_0x564640fdcbf0;
T_143 ;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x564640fdd890_0, 0, 17;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x564640fdd7b0_0, 0, 9;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x564640fddb90_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x564640fdda60_0, 0, 8;
    %end;
    .thread T_143, $init;
    .scope S_0x564640fdcbf0;
T_144 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564640fddc70_0, 0, 1;
    %end;
    .thread T_144;
    .scope S_0x564640fd9b40;
T_145 ;
    %wait E_0x564640cb35a0;
    %load/vec4 v0x564640fdea90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_145.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564640fde5c0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x564640fde8c0_0, 0;
    %jmp T_145.1;
T_145.0 ;
    %load/vec4 v0x564640fde800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_145.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564640fde5c0_0, 0;
    %load/vec4 v0x564640fdeb30_0;
    %assign/vec4 v0x564640fde8c0_0, 0;
    %jmp T_145.3;
T_145.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564640fde5c0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x564640fde8c0_0, 0;
T_145.3 ;
T_145.1 ;
    %jmp T_145;
    .thread T_145;
    .scope S_0x564640fe7e10;
T_146 ;
    %wait E_0x564640fe8010;
    %load/vec4 v0x564640fe82f0_0;
    %parti/s 24, 8, 5;
    %store/vec4 v0x564640fe84d0_0, 0, 24;
    %load/vec4 v0x564640fe82f0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x564640fe84d0_0;
    %parti/s 1, 23, 6;
    %inv;
    %load/vec4 v0x564640fe84d0_0;
    %parti/s 23, 0, 2;
    %and/r;
    %and;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_146.0, 8;
    %load/vec4 v0x564640fe84d0_0;
    %addi 1, 0, 24;
    %store/vec4 v0x564640fe84d0_0, 0, 24;
T_146.0 ;
    %jmp T_146;
    .thread T_146, $push;
    .scope S_0x564640fe8090;
T_147 ;
    %wait E_0x564640fe8290;
    %load/vec4 v0x564640fe84d0_0;
    %split/vec4 8;
    %store/vec4 v0x564640fe86a0_0, 0, 8;
    %store/vec4 v0x564640fe83f0_0, 0, 16;
    %load/vec4 v0x564640fe83f0_0;
    %parti/s 1, 15, 5;
    %inv;
    %load/vec4 v0x564640fe83f0_0;
    %parti/s 8, 7, 4;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_147.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564640fe88b0_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x564640fe87d0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x564640fe87d0_0, 4, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x564640fe86a0_0, 0, 8;
    %jmp T_147.1;
T_147.0 ;
    %load/vec4 v0x564640fe83f0_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x564640fe83f0_0;
    %parti/s 8, 7, 4;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_147.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564640fe88b0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x564640fe87d0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x564640fe87d0_0, 4, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x564640fe86a0_0, 0, 8;
    %jmp T_147.3;
T_147.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564640fe88b0_0, 0, 1;
    %load/vec4 v0x564640fe83f0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x564640fe87d0_0, 0, 8;
T_147.3 ;
T_147.1 ;
    %jmp T_147;
    .thread T_147, $push;
    .scope S_0x564640fe75d0;
T_148 ;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x564640fe84d0_0, 0, 24;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x564640fe83f0_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x564640fe87d0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x564640fe86a0_0, 0, 8;
    %end;
    .thread T_148, $init;
    .scope S_0x564640fe75d0;
T_149 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564640fe88b0_0, 0, 1;
    %end;
    .thread T_149;
    .scope S_0x564640fe69c0;
T_150 ;
    %wait E_0x564640cb35a0;
    %load/vec4 v0x564640fe9640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_150.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x564640fe91d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564640fe9470_0, 0;
    %jmp T_150.1;
T_150.0 ;
    %load/vec4 v0x564640fe9360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_150.2, 8;
    %load/vec4 v0x564640fe9110_0;
    %pad/s 32;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_150.4, 5;
    %load/vec4 v0x564640fe9110_0;
    %assign/vec4 v0x564640fe91d0_0, 0;
    %jmp T_150.5;
T_150.4 ;
    %load/vec4 v0x564640fe9530_0;
    %assign/vec4 v0x564640fe91d0_0, 0;
T_150.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564640fe9470_0, 0;
    %jmp T_150.3;
T_150.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564640fe9470_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x564640fe91d0_0, 0;
T_150.3 ;
T_150.1 ;
    %jmp T_150;
    .thread T_150;
    .scope S_0x564640feabe0;
T_151 ;
    %wait E_0x564640feade0;
    %load/vec4 v0x564640feb0c0_0;
    %parti/s 24, 8, 5;
    %store/vec4 v0x564640feb2a0_0, 0, 24;
    %load/vec4 v0x564640feb0c0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x564640feb2a0_0;
    %parti/s 1, 23, 6;
    %inv;
    %load/vec4 v0x564640feb2a0_0;
    %parti/s 23, 0, 2;
    %and/r;
    %and;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_151.0, 8;
    %load/vec4 v0x564640feb2a0_0;
    %addi 1, 0, 24;
    %store/vec4 v0x564640feb2a0_0, 0, 24;
T_151.0 ;
    %jmp T_151;
    .thread T_151, $push;
    .scope S_0x564640feae60;
T_152 ;
    %wait E_0x564640feb060;
    %load/vec4 v0x564640feb2a0_0;
    %split/vec4 8;
    %store/vec4 v0x564640feb470_0, 0, 8;
    %store/vec4 v0x564640feb1c0_0, 0, 16;
    %load/vec4 v0x564640feb1c0_0;
    %parti/s 1, 15, 5;
    %inv;
    %load/vec4 v0x564640feb1c0_0;
    %parti/s 8, 7, 4;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_152.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564640feb680_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x564640feb5a0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x564640feb5a0_0, 4, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x564640feb470_0, 0, 8;
    %jmp T_152.1;
T_152.0 ;
    %load/vec4 v0x564640feb1c0_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x564640feb1c0_0;
    %parti/s 8, 7, 4;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_152.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564640feb680_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x564640feb5a0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x564640feb5a0_0, 4, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x564640feb470_0, 0, 8;
    %jmp T_152.3;
T_152.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564640feb680_0, 0, 1;
    %load/vec4 v0x564640feb1c0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x564640feb5a0_0, 0, 8;
T_152.3 ;
T_152.1 ;
    %jmp T_152;
    .thread T_152, $push;
    .scope S_0x564640fea3a0;
T_153 ;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x564640feb2a0_0, 0, 24;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x564640feb1c0_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x564640feb5a0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x564640feb470_0, 0, 8;
    %end;
    .thread T_153, $init;
    .scope S_0x564640fea3a0;
T_154 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564640feb680_0, 0, 1;
    %end;
    .thread T_154;
    .scope S_0x564640fe9800;
T_155 ;
    %wait E_0x564640cb35a0;
    %load/vec4 v0x564640fec520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_155.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x564640febfa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564640fec350_0, 0;
    %jmp T_155.1;
T_155.0 ;
    %load/vec4 v0x564640fec240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_155.2, 8;
    %load/vec4 v0x564640febee0_0;
    %pad/s 32;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_155.4, 5;
    %load/vec4 v0x564640febee0_0;
    %assign/vec4 v0x564640febfa0_0, 0;
    %jmp T_155.5;
T_155.4 ;
    %load/vec4 v0x564640fec410_0;
    %assign/vec4 v0x564640febfa0_0, 0;
T_155.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564640fec350_0, 0;
    %jmp T_155.3;
T_155.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564640fec350_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x564640febfa0_0, 0;
T_155.3 ;
T_155.1 ;
    %jmp T_155;
    .thread T_155;
    .scope S_0x564640ff1ef0;
T_156 ;
    %wait E_0x564640ff20f0;
    %load/vec4 v0x564640ff23d0_0;
    %store/vec4 v0x564640ff25a0_0, 0, 16;
    %jmp T_156;
    .thread T_156, $push;
    .scope S_0x564640ff2170;
T_157 ;
    %wait E_0x564640ff2370;
    %load/vec4 v0x564640ff25a0_0;
    %split/vec4 8;
    %store/vec4 v0x564640ff2770_0, 0, 8;
    %store/vec4 v0x564640ff24e0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564640ff2980_0, 0, 1;
    %load/vec4 v0x564640ff24e0_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0 T_157.0, 8;
    %pushi/vec4 511, 0, 9;
    %jmp/1 T_157.1, 8;
T_157.0 ; End of true expr.
    %pushi/vec4 0, 0, 9;
    %jmp/0 T_157.1, 8;
 ; End of false expr.
    %blend;
T_157.1;
    %store/vec4 v0x564640ff28a0_0, 0, 9;
    %load/vec4 v0x564640ff24e0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x564640ff28a0_0, 4, 8;
    %jmp T_157;
    .thread T_157, $push;
    .scope S_0x564640ff1920;
T_158 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x564640ff25a0_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x564640ff24e0_0, 0, 8;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x564640ff28a0_0, 0, 9;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x564640ff2770_0, 0, 8;
    %end;
    .thread T_158, $init;
    .scope S_0x564640ff1920;
T_159 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564640ff2980_0, 0, 1;
    %end;
    .thread T_159;
    .scope S_0x564640ff0d40;
T_160 ;
    %wait E_0x564640ff0f40;
    %load/vec4 v0x564640ff1220_0;
    %store/vec4 v0x564640ff1400_0, 0, 16;
    %jmp T_160;
    .thread T_160, $push;
    .scope S_0x564640ff0fc0;
T_161 ;
    %wait E_0x564640ff11c0;
    %load/vec4 v0x564640ff1400_0;
    %split/vec4 8;
    %store/vec4 v0x564640ff15d0_0, 0, 8;
    %store/vec4 v0x564640ff1320_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564640ff17e0_0, 0, 1;
    %load/vec4 v0x564640ff1320_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0 T_161.0, 8;
    %pushi/vec4 511, 0, 9;
    %jmp/1 T_161.1, 8;
T_161.0 ; End of true expr.
    %pushi/vec4 0, 0, 9;
    %jmp/0 T_161.1, 8;
 ; End of false expr.
    %blend;
T_161.1;
    %store/vec4 v0x564640ff1700_0, 0, 9;
    %load/vec4 v0x564640ff1320_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x564640ff1700_0, 4, 8;
    %jmp T_161;
    .thread T_161, $push;
    .scope S_0x564640ff0750;
T_162 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x564640ff1400_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x564640ff1320_0, 0, 8;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x564640ff1700_0, 0, 9;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x564640ff15d0_0, 0, 8;
    %end;
    .thread T_162, $init;
    .scope S_0x564640ff0750;
T_163 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564640ff17e0_0, 0, 1;
    %end;
    .thread T_163;
    .scope S_0x564640ff30c0;
T_164 ;
    %wait E_0x564640ff32a0;
    %load/vec4 v0x564640ff3580_0;
    %store/vec4 v0x564640ff3760_0, 0, 17;
    %jmp T_164;
    .thread T_164, $push;
    .scope S_0x564640ff3320;
T_165 ;
    %wait E_0x564640ff3520;
    %load/vec4 v0x564640ff3760_0;
    %split/vec4 8;
    %store/vec4 v0x564640ff3930_0, 0, 8;
    %store/vec4 v0x564640ff3680_0, 0, 9;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564640ff3b40_0, 0, 1;
    %load/vec4 v0x564640ff3680_0;
    %parti/s 1, 8, 5;
    %flag_set/vec4 8;
    %jmp/0 T_165.0, 8;
    %pushi/vec4 511, 0, 9;
    %jmp/1 T_165.1, 8;
T_165.0 ; End of true expr.
    %pushi/vec4 0, 0, 9;
    %jmp/0 T_165.1, 8;
 ; End of false expr.
    %blend;
T_165.1;
    %store/vec4 v0x564640ff3a60_0, 0, 9;
    %load/vec4 v0x564640ff3680_0;
    %store/vec4 v0x564640ff3a60_0, 0, 9;
    %jmp T_165;
    .thread T_165, $push;
    .scope S_0x564640ff2ac0;
T_166 ;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x564640ff3760_0, 0, 17;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x564640ff3680_0, 0, 9;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x564640ff3a60_0, 0, 9;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x564640ff3930_0, 0, 8;
    %end;
    .thread T_166, $init;
    .scope S_0x564640ff2ac0;
T_167 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564640ff3b40_0, 0, 1;
    %end;
    .thread T_167;
    .scope S_0x564640ff4250;
T_168 ;
    %wait E_0x564640ff4450;
    %load/vec4 v0x564640ff4730_0;
    %store/vec4 v0x564640ff4910_0, 0, 18;
    %jmp T_168;
    .thread T_168, $push;
    .scope S_0x564640ff44d0;
T_169 ;
    %wait E_0x564640ff46d0;
    %load/vec4 v0x564640ff4910_0;
    %split/vec4 8;
    %store/vec4 v0x564640ff4af0_0, 0, 8;
    %store/vec4 v0x564640ff4830_0, 0, 10;
    %load/vec4 v0x564640ff4830_0;
    %parti/s 1, 9, 5;
    %inv;
    %load/vec4 v0x564640ff4830_0;
    %parti/s 2, 7, 4;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_169.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564640ff4ce0_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x564640ff4c00_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x564640ff4c00_0, 4, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x564640ff4af0_0, 0, 8;
    %jmp T_169.1;
T_169.0 ;
    %load/vec4 v0x564640ff4830_0;
    %parti/s 1, 9, 5;
    %load/vec4 v0x564640ff4830_0;
    %parti/s 2, 7, 4;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_169.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564640ff4ce0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x564640ff4c00_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x564640ff4c00_0, 4, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x564640ff4af0_0, 0, 8;
    %jmp T_169.3;
T_169.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564640ff4ce0_0, 0, 1;
    %load/vec4 v0x564640ff4830_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x564640ff4c00_0, 0, 8;
T_169.3 ;
T_169.1 ;
    %jmp T_169;
    .thread T_169, $push;
    .scope S_0x564640ff3c80;
T_170 ;
    %pushi/vec4 0, 0, 18;
    %store/vec4 v0x564640ff4910_0, 0, 18;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x564640ff4830_0, 0, 10;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x564640ff4c00_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x564640ff4af0_0, 0, 8;
    %end;
    .thread T_170, $init;
    .scope S_0x564640ff3c80;
T_171 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564640ff4ce0_0, 0, 1;
    %end;
    .thread T_171;
    .scope S_0x564640fee8c0;
T_172 ;
    %wait E_0x564640fe6b50;
    %load/vec4 v0x564640feed60_0;
    %parti/s 24, 8, 5;
    %store/vec4 v0x564640feef40_0, 0, 24;
    %load/vec4 v0x564640feed60_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x564640feef40_0;
    %parti/s 1, 23, 6;
    %inv;
    %load/vec4 v0x564640feef40_0;
    %parti/s 23, 0, 2;
    %and/r;
    %and;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_172.0, 8;
    %load/vec4 v0x564640feef40_0;
    %addi 1, 0, 24;
    %store/vec4 v0x564640feef40_0, 0, 24;
T_172.0 ;
    %jmp T_172;
    .thread T_172, $push;
    .scope S_0x564640feeb00;
T_173 ;
    %wait E_0x564640feed00;
    %load/vec4 v0x564640feef40_0;
    %split/vec4 8;
    %store/vec4 v0x564640fef110_0, 0, 8;
    %store/vec4 v0x564640feee60_0, 0, 16;
    %load/vec4 v0x564640feee60_0;
    %parti/s 1, 15, 5;
    %inv;
    %load/vec4 v0x564640feee60_0;
    %parti/s 8, 7, 4;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_173.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564640fef320_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x564640fef240_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x564640fef240_0, 4, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x564640fef110_0, 0, 8;
    %jmp T_173.1;
T_173.0 ;
    %load/vec4 v0x564640feee60_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x564640feee60_0;
    %parti/s 8, 7, 4;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_173.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564640fef320_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x564640fef240_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x564640fef240_0, 4, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x564640fef110_0, 0, 8;
    %jmp T_173.3;
T_173.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564640fef320_0, 0, 1;
    %load/vec4 v0x564640feee60_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x564640fef240_0, 0, 8;
T_173.3 ;
T_173.1 ;
    %jmp T_173;
    .thread T_173, $push;
    .scope S_0x564640fee080;
T_174 ;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x564640feef40_0, 0, 24;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x564640feee60_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x564640fef240_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x564640fef110_0, 0, 8;
    %end;
    .thread T_174, $init;
    .scope S_0x564640fee080;
T_175 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564640fef320_0, 0, 1;
    %end;
    .thread T_175;
    .scope S_0x564640fed3f0;
T_176 ;
    %wait E_0x564640cb35a0;
    %load/vec4 v0x564640ff6140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_176.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x564640ff5fa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564640ff6310_0, 0;
    %jmp T_176.1;
T_176.0 ;
    %load/vec4 v0x564640ff61e0_0;
    %assign/vec4 v0x564640ff6310_0, 0;
    %load/vec4 v0x564640ff5e40_0;
    %assign/vec4 v0x564640ff5fa0_0, 0;
T_176.1 ;
    %jmp T_176;
    .thread T_176;
    .scope S_0x564640ffafd0;
T_177 ;
    %wait E_0x564640ffb1d0;
    %load/vec4 v0x564640ffb4b0_0;
    %store/vec4 v0x564640ffb680_0, 0, 16;
    %jmp T_177;
    .thread T_177, $push;
    .scope S_0x564640ffb250;
T_178 ;
    %wait E_0x564640ffb450;
    %load/vec4 v0x564640ffb680_0;
    %split/vec4 8;
    %store/vec4 v0x564640ffb850_0, 0, 8;
    %store/vec4 v0x564640ffb5c0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564640ffba60_0, 0, 1;
    %load/vec4 v0x564640ffb5c0_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0 T_178.0, 8;
    %pushi/vec4 511, 0, 9;
    %jmp/1 T_178.1, 8;
T_178.0 ; End of true expr.
    %pushi/vec4 0, 0, 9;
    %jmp/0 T_178.1, 8;
 ; End of false expr.
    %blend;
T_178.1;
    %store/vec4 v0x564640ffb980_0, 0, 9;
    %load/vec4 v0x564640ffb5c0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x564640ffb980_0, 4, 8;
    %jmp T_178;
    .thread T_178, $push;
    .scope S_0x564640ffaa00;
T_179 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x564640ffb680_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x564640ffb5c0_0, 0, 8;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x564640ffb980_0, 0, 9;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x564640ffb850_0, 0, 8;
    %end;
    .thread T_179, $init;
    .scope S_0x564640ffaa00;
T_180 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564640ffba60_0, 0, 1;
    %end;
    .thread T_180;
    .scope S_0x564640ff9e20;
T_181 ;
    %wait E_0x564640ffa020;
    %load/vec4 v0x564640ffa300_0;
    %store/vec4 v0x564640ffa4e0_0, 0, 16;
    %jmp T_181;
    .thread T_181, $push;
    .scope S_0x564640ffa0a0;
T_182 ;
    %wait E_0x564640ffa2a0;
    %load/vec4 v0x564640ffa4e0_0;
    %split/vec4 8;
    %store/vec4 v0x564640ffa6b0_0, 0, 8;
    %store/vec4 v0x564640ffa400_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564640ffa8c0_0, 0, 1;
    %load/vec4 v0x564640ffa400_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0 T_182.0, 8;
    %pushi/vec4 511, 0, 9;
    %jmp/1 T_182.1, 8;
T_182.0 ; End of true expr.
    %pushi/vec4 0, 0, 9;
    %jmp/0 T_182.1, 8;
 ; End of false expr.
    %blend;
T_182.1;
    %store/vec4 v0x564640ffa7e0_0, 0, 9;
    %load/vec4 v0x564640ffa400_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x564640ffa7e0_0, 4, 8;
    %jmp T_182;
    .thread T_182, $push;
    .scope S_0x564640ff9830;
T_183 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x564640ffa4e0_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x564640ffa400_0, 0, 8;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x564640ffa7e0_0, 0, 9;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x564640ffa6b0_0, 0, 8;
    %end;
    .thread T_183, $init;
    .scope S_0x564640ff9830;
T_184 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564640ffa8c0_0, 0, 1;
    %end;
    .thread T_184;
    .scope S_0x564640ffc1a0;
T_185 ;
    %wait E_0x564640ffc380;
    %load/vec4 v0x564640ffc660_0;
    %store/vec4 v0x564640ffc840_0, 0, 17;
    %jmp T_185;
    .thread T_185, $push;
    .scope S_0x564640ffc400;
T_186 ;
    %wait E_0x564640ffc600;
    %load/vec4 v0x564640ffc840_0;
    %split/vec4 8;
    %store/vec4 v0x564640ffca10_0, 0, 8;
    %store/vec4 v0x564640ffc760_0, 0, 9;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564640ffcc20_0, 0, 1;
    %load/vec4 v0x564640ffc760_0;
    %parti/s 1, 8, 5;
    %flag_set/vec4 8;
    %jmp/0 T_186.0, 8;
    %pushi/vec4 511, 0, 9;
    %jmp/1 T_186.1, 8;
T_186.0 ; End of true expr.
    %pushi/vec4 0, 0, 9;
    %jmp/0 T_186.1, 8;
 ; End of false expr.
    %blend;
T_186.1;
    %store/vec4 v0x564640ffcb40_0, 0, 9;
    %load/vec4 v0x564640ffc760_0;
    %store/vec4 v0x564640ffcb40_0, 0, 9;
    %jmp T_186;
    .thread T_186, $push;
    .scope S_0x564640ffbba0;
T_187 ;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x564640ffc840_0, 0, 17;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x564640ffc760_0, 0, 9;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x564640ffcb40_0, 0, 9;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x564640ffca10_0, 0, 8;
    %end;
    .thread T_187, $init;
    .scope S_0x564640ffbba0;
T_188 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564640ffcc20_0, 0, 1;
    %end;
    .thread T_188;
    .scope S_0x564640ffd330;
T_189 ;
    %wait E_0x564640ffd530;
    %load/vec4 v0x564640ffd810_0;
    %store/vec4 v0x564640ffd9f0_0, 0, 18;
    %jmp T_189;
    .thread T_189, $push;
    .scope S_0x564640ffd5b0;
T_190 ;
    %wait E_0x564640ffd7b0;
    %load/vec4 v0x564640ffd9f0_0;
    %split/vec4 8;
    %store/vec4 v0x564640ffdbd0_0, 0, 8;
    %store/vec4 v0x564640ffd910_0, 0, 10;
    %load/vec4 v0x564640ffd910_0;
    %parti/s 1, 9, 5;
    %inv;
    %load/vec4 v0x564640ffd910_0;
    %parti/s 2, 7, 4;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_190.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564640ffddc0_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x564640ffdce0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x564640ffdce0_0, 4, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x564640ffdbd0_0, 0, 8;
    %jmp T_190.1;
T_190.0 ;
    %load/vec4 v0x564640ffd910_0;
    %parti/s 1, 9, 5;
    %load/vec4 v0x564640ffd910_0;
    %parti/s 2, 7, 4;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_190.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564640ffddc0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x564640ffdce0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x564640ffdce0_0, 4, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x564640ffdbd0_0, 0, 8;
    %jmp T_190.3;
T_190.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564640ffddc0_0, 0, 1;
    %load/vec4 v0x564640ffd910_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x564640ffdce0_0, 0, 8;
T_190.3 ;
T_190.1 ;
    %jmp T_190;
    .thread T_190, $push;
    .scope S_0x564640ffcd60;
T_191 ;
    %pushi/vec4 0, 0, 18;
    %store/vec4 v0x564640ffd9f0_0, 0, 18;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x564640ffd910_0, 0, 10;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x564640ffdce0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x564640ffdbd0_0, 0, 8;
    %end;
    .thread T_191, $init;
    .scope S_0x564640ffcd60;
T_192 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564640ffddc0_0, 0, 1;
    %end;
    .thread T_192;
    .scope S_0x564640ff7960;
T_193 ;
    %wait E_0x564640ff7b60;
    %load/vec4 v0x564640ff7e40_0;
    %parti/s 24, 8, 5;
    %store/vec4 v0x564640ff8020_0, 0, 24;
    %load/vec4 v0x564640ff7e40_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x564640ff8020_0;
    %parti/s 1, 23, 6;
    %inv;
    %load/vec4 v0x564640ff8020_0;
    %parti/s 23, 0, 2;
    %and/r;
    %and;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_193.0, 8;
    %load/vec4 v0x564640ff8020_0;
    %addi 1, 0, 24;
    %store/vec4 v0x564640ff8020_0, 0, 24;
T_193.0 ;
    %jmp T_193;
    .thread T_193, $push;
    .scope S_0x564640ff7be0;
T_194 ;
    %wait E_0x564640ff7de0;
    %load/vec4 v0x564640ff8020_0;
    %split/vec4 8;
    %store/vec4 v0x564640ff81f0_0, 0, 8;
    %store/vec4 v0x564640ff7f40_0, 0, 16;
    %load/vec4 v0x564640ff7f40_0;
    %parti/s 1, 15, 5;
    %inv;
    %load/vec4 v0x564640ff7f40_0;
    %parti/s 8, 7, 4;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_194.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564640ff8400_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x564640ff8320_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x564640ff8320_0, 4, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x564640ff81f0_0, 0, 8;
    %jmp T_194.1;
T_194.0 ;
    %load/vec4 v0x564640ff7f40_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x564640ff7f40_0;
    %parti/s 8, 7, 4;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_194.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564640ff8400_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x564640ff8320_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x564640ff8320_0, 4, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x564640ff81f0_0, 0, 8;
    %jmp T_194.3;
T_194.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564640ff8400_0, 0, 1;
    %load/vec4 v0x564640ff7f40_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x564640ff8320_0, 0, 8;
T_194.3 ;
T_194.1 ;
    %jmp T_194;
    .thread T_194, $push;
    .scope S_0x564640ff7120;
T_195 ;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x564640ff8020_0, 0, 24;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x564640ff7f40_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x564640ff8320_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x564640ff81f0_0, 0, 8;
    %end;
    .thread T_195, $init;
    .scope S_0x564640ff7120;
T_196 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564640ff8400_0, 0, 1;
    %end;
    .thread T_196;
    .scope S_0x564640ff64d0;
T_197 ;
    %wait E_0x564640cb35a0;
    %load/vec4 v0x564640fff220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_197.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x564640fff080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564640fff410_0, 0;
    %jmp T_197.1;
T_197.0 ;
    %load/vec4 v0x564640fff2c0_0;
    %assign/vec4 v0x564640fff410_0, 0;
    %load/vec4 v0x564640ffef20_0;
    %assign/vec4 v0x564640fff080_0, 0;
T_197.1 ;
    %jmp T_197;
    .thread T_197;
    .scope S_0x564640fe1060;
T_198 ;
    %wait E_0x564640fd4920;
    %load/vec4 v0x564640fe1500_0;
    %parti/s 24, 8, 5;
    %store/vec4 v0x564640fe16e0_0, 0, 24;
    %load/vec4 v0x564640fe1500_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x564640fe16e0_0;
    %parti/s 1, 23, 6;
    %inv;
    %load/vec4 v0x564640fe16e0_0;
    %parti/s 23, 0, 2;
    %and/r;
    %and;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_198.0, 8;
    %load/vec4 v0x564640fe16e0_0;
    %addi 1, 0, 24;
    %store/vec4 v0x564640fe16e0_0, 0, 24;
T_198.0 ;
    %jmp T_198;
    .thread T_198, $push;
    .scope S_0x564640fe12a0;
T_199 ;
    %wait E_0x564640fe14a0;
    %load/vec4 v0x564640fe16e0_0;
    %split/vec4 8;
    %store/vec4 v0x564640fe18b0_0, 0, 8;
    %store/vec4 v0x564640fe1600_0, 0, 16;
    %load/vec4 v0x564640fe1600_0;
    %parti/s 1, 15, 5;
    %inv;
    %load/vec4 v0x564640fe1600_0;
    %parti/s 8, 7, 4;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_199.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564640fe1ac0_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x564640fe19e0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x564640fe19e0_0, 4, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x564640fe18b0_0, 0, 8;
    %jmp T_199.1;
T_199.0 ;
    %load/vec4 v0x564640fe1600_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x564640fe1600_0;
    %parti/s 8, 7, 4;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_199.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564640fe1ac0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x564640fe19e0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x564640fe19e0_0, 4, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x564640fe18b0_0, 0, 8;
    %jmp T_199.3;
T_199.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564640fe1ac0_0, 0, 1;
    %load/vec4 v0x564640fe1600_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x564640fe19e0_0, 0, 8;
T_199.3 ;
T_199.1 ;
    %jmp T_199;
    .thread T_199, $push;
    .scope S_0x564640fe0820;
T_200 ;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x564640fe16e0_0, 0, 24;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x564640fe1600_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x564640fe19e0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x564640fe18b0_0, 0, 8;
    %end;
    .thread T_200, $init;
    .scope S_0x564640fe0820;
T_201 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564640fe1ac0_0, 0, 1;
    %end;
    .thread T_201;
    .scope S_0x564640fdfb70;
T_202 ;
    %wait E_0x564640cb35a0;
    %load/vec4 v0x564640fe2930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_202.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x564640fe24f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564640fe26c0_0, 0;
    %jmp T_202.1;
T_202.0 ;
    %load/vec4 v0x564640fe25b0_0;
    %assign/vec4 v0x564640fe26c0_0, 0;
    %load/vec4 v0x564640fe25b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_202.2, 8;
    %load/vec4 v0x564640fe2340_0;
    %pad/s 32;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_202.4, 5;
    %load/vec4 v0x564640fe2420_0;
    %assign/vec4 v0x564640fe24f0_0, 0;
    %jmp T_202.5;
T_202.4 ;
    %load/vec4 v0x564640fe2840_0;
    %assign/vec4 v0x564640fe24f0_0, 0;
T_202.5 ;
    %jmp T_202.3;
T_202.2 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x564640fe24f0_0, 0;
T_202.3 ;
T_202.1 ;
    %jmp T_202;
    .thread T_202;
    .scope S_0x564640fe3f90;
T_203 ;
    %wait E_0x564640fe4190;
    %load/vec4 v0x564640fe4470_0;
    %parti/s 24, 8, 5;
    %store/vec4 v0x564640fe4650_0, 0, 24;
    %load/vec4 v0x564640fe4470_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x564640fe4650_0;
    %parti/s 1, 23, 6;
    %inv;
    %load/vec4 v0x564640fe4650_0;
    %parti/s 23, 0, 2;
    %and/r;
    %and;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_203.0, 8;
    %load/vec4 v0x564640fe4650_0;
    %addi 1, 0, 24;
    %store/vec4 v0x564640fe4650_0, 0, 24;
T_203.0 ;
    %jmp T_203;
    .thread T_203, $push;
    .scope S_0x564640fe4210;
T_204 ;
    %wait E_0x564640fe4410;
    %load/vec4 v0x564640fe4650_0;
    %split/vec4 8;
    %store/vec4 v0x564640fe4820_0, 0, 8;
    %store/vec4 v0x564640fe4570_0, 0, 16;
    %load/vec4 v0x564640fe4570_0;
    %parti/s 1, 15, 5;
    %inv;
    %load/vec4 v0x564640fe4570_0;
    %parti/s 8, 7, 4;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_204.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564640fe4a30_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x564640fe4950_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x564640fe4950_0, 4, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x564640fe4820_0, 0, 8;
    %jmp T_204.1;
T_204.0 ;
    %load/vec4 v0x564640fe4570_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x564640fe4570_0;
    %parti/s 8, 7, 4;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_204.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564640fe4a30_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x564640fe4950_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x564640fe4950_0, 4, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x564640fe4820_0, 0, 8;
    %jmp T_204.3;
T_204.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564640fe4a30_0, 0, 1;
    %load/vec4 v0x564640fe4570_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x564640fe4950_0, 0, 8;
T_204.3 ;
T_204.1 ;
    %jmp T_204;
    .thread T_204, $push;
    .scope S_0x564640fe3750;
T_205 ;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x564640fe4650_0, 0, 24;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x564640fe4570_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x564640fe4950_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x564640fe4820_0, 0, 8;
    %end;
    .thread T_205, $init;
    .scope S_0x564640fe3750;
T_206 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564640fe4a30_0, 0, 1;
    %end;
    .thread T_206;
    .scope S_0x564640fe2ad0;
T_207 ;
    %wait E_0x564640cb35a0;
    %load/vec4 v0x564640fe58c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_207.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x564640fe5460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564640fe5630_0, 0;
    %jmp T_207.1;
T_207.0 ;
    %load/vec4 v0x564640fe5520_0;
    %assign/vec4 v0x564640fe5630_0, 0;
    %load/vec4 v0x564640fe5520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_207.2, 8;
    %load/vec4 v0x564640fe52b0_0;
    %pad/s 32;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_207.4, 5;
    %load/vec4 v0x564640fe5390_0;
    %assign/vec4 v0x564640fe5460_0, 0;
    %jmp T_207.5;
T_207.4 ;
    %load/vec4 v0x564640fe57b0_0;
    %assign/vec4 v0x564640fe5460_0, 0;
T_207.5 ;
    %jmp T_207.3;
T_207.2 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x564640fe5460_0, 0;
T_207.3 ;
T_207.1 ;
    %jmp T_207;
    .thread T_207;
    .scope S_0x564640fd3db0;
T_208 ;
    %wait E_0x564640fd4200;
    %load/vec4 v0x564641003890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_208.0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x564641003b50_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x564641003c30_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5646410043a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564641004440_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x564641000980_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x564641000b60_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564641000e30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564641000f70_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x564641002d30_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x564641002f00_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5646410034d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5646410036b0_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x564641001710_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x564641001890_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564641001de0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5646410021d0_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5646410025d0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5646410027a0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564641002970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564641002b50_0, 0, 1;
    %jmp T_208.1;
T_208.0 ;
    %load/vec4 v0x564641003d10_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_208.2, 8;
    %load/vec4 v0x564641003930_0;
    %store/vec4 v0x564641000980_0, 0, 16;
    %load/vec4 v0x564641003a40_0;
    %store/vec4 v0x564641000b60_0, 0, 16;
    %load/vec4 v0x5646410041c0_0;
    %store/vec4 v0x564641000e30_0, 0, 1;
    %load/vec4 v0x5646410042b0_0;
    %store/vec4 v0x564641000f70_0, 0, 1;
    %load/vec4 v0x5646410010b0_0;
    %store/vec4 v0x564641000640_0, 0, 16;
    %load/vec4 v0x564641001170_0;
    %store/vec4 v0x564641000720_0, 0, 16;
    %load/vec4 v0x564641000ed0_0;
    %store/vec4 v0x564641000800_0, 0, 1;
    %load/vec4 v0x564641001010_0;
    %store/vec4 v0x5646410008c0_0, 0, 1;
    %jmp T_208.3;
T_208.2 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x564641000980_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x564641000b60_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564641000e30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564641000f70_0, 0, 1;
    %load/vec4 v0x564641003930_0;
    %store/vec4 v0x564641000640_0, 0, 16;
    %load/vec4 v0x564641003a40_0;
    %store/vec4 v0x564641000720_0, 0, 16;
    %load/vec4 v0x5646410041c0_0;
    %store/vec4 v0x564641000800_0, 0, 1;
    %load/vec4 v0x5646410042b0_0;
    %store/vec4 v0x5646410008c0_0, 0, 1;
T_208.3 ;
    %load/vec4 v0x564641003d10_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_208.4, 8;
    %load/vec4 v0x564641000640_0;
    %store/vec4 v0x564641002d30_0, 0, 16;
    %load/vec4 v0x564641000720_0;
    %store/vec4 v0x564641002f00_0, 0, 16;
    %load/vec4 v0x564641000800_0;
    %store/vec4 v0x5646410034d0_0, 0, 1;
    %load/vec4 v0x5646410008c0_0;
    %store/vec4 v0x5646410036b0_0, 0, 1;
    %load/vec4 v0x564641002df0_0;
    %store/vec4 v0x564641003190_0, 0, 16;
    %load/vec4 v0x564641002fc0_0;
    %store/vec4 v0x564641003270_0, 0, 16;
    %load/vec4 v0x5646410035c0_0;
    %store/vec4 v0x564641003350_0, 0, 1;
    %load/vec4 v0x5646410037a0_0;
    %store/vec4 v0x564641003410_0, 0, 1;
    %jmp T_208.5;
T_208.4 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x564641002d30_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x564641002f00_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5646410034d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5646410036b0_0, 0, 1;
    %load/vec4 v0x564641000640_0;
    %store/vec4 v0x564641003190_0, 0, 16;
    %load/vec4 v0x564641000720_0;
    %store/vec4 v0x564641003270_0, 0, 16;
    %load/vec4 v0x564641000800_0;
    %store/vec4 v0x564641003350_0, 0, 1;
    %load/vec4 v0x5646410008c0_0;
    %store/vec4 v0x564641003410_0, 0, 1;
T_208.5 ;
    %load/vec4 v0x564641003d10_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_208.6, 8;
    %load/vec4 v0x564641003190_0;
    %store/vec4 v0x564641001710_0, 0, 16;
    %load/vec4 v0x564641003270_0;
    %store/vec4 v0x564641001890_0, 0, 16;
    %load/vec4 v0x564641003350_0;
    %store/vec4 v0x564641001de0_0, 0, 1;
    %load/vec4 v0x564641003410_0;
    %store/vec4 v0x5646410021d0_0, 0, 1;
    %load/vec4 v0x5646410017d0_0;
    %store/vec4 v0x564641001aa0_0, 0, 16;
    %load/vec4 v0x5646410019e0_0;
    %store/vec4 v0x564641001b80_0, 0, 16;
    %load/vec4 v0x5646410020e0_0;
    %store/vec4 v0x564641001c60_0, 0, 1;
    %load/vec4 v0x5646410022c0_0;
    %store/vec4 v0x564641001d20_0, 0, 1;
    %load/vec4 v0x564641002df0_0;
    %store/vec4 v0x564641001390_0, 0, 16;
    %load/vec4 v0x564641002fc0_0;
    %store/vec4 v0x564641001550_0, 0, 16;
    %load/vec4 v0x564641001470_0;
    %store/vec4 v0x5646410023b0_0, 0, 16;
    %load/vec4 v0x564641001630_0;
    %store/vec4 v0x5646410024c0_0, 0, 16;
    %jmp T_208.7;
T_208.6 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x564641001710_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x564641001890_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564641001de0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5646410021d0_0, 0, 1;
    %load/vec4 v0x564641003190_0;
    %store/vec4 v0x564641001aa0_0, 0, 16;
    %load/vec4 v0x564641003270_0;
    %store/vec4 v0x564641001b80_0, 0, 16;
    %load/vec4 v0x564641003350_0;
    %store/vec4 v0x564641001c60_0, 0, 1;
    %load/vec4 v0x564641003410_0;
    %store/vec4 v0x564641001d20_0, 0, 1;
    %load/vec4 v0x5646410002f0_0;
    %store/vec4 v0x5646410023b0_0, 0, 16;
    %load/vec4 v0x564641000400_0;
    %store/vec4 v0x5646410024c0_0, 0, 16;
T_208.7 ;
    %load/vec4 v0x564641003d10_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_208.8, 8;
    %load/vec4 v0x564641001aa0_0;
    %store/vec4 v0x5646410025d0_0, 0, 16;
    %load/vec4 v0x564641001b80_0;
    %store/vec4 v0x5646410027a0_0, 0, 16;
    %load/vec4 v0x564641001c60_0;
    %store/vec4 v0x564641002970_0, 0, 1;
    %load/vec4 v0x564641001d20_0;
    %store/vec4 v0x564641002b50_0, 0, 1;
    %load/vec4 v0x564641002690_0;
    %store/vec4 v0x564641003b50_0, 0, 16;
    %load/vec4 v0x564641002860_0;
    %store/vec4 v0x564641003c30_0, 0, 16;
    %load/vec4 v0x564641002a60_0;
    %store/vec4 v0x5646410043a0_0, 0, 1;
    %load/vec4 v0x564641002c40_0;
    %store/vec4 v0x564641004440_0, 0, 1;
    %jmp T_208.9;
T_208.8 ;
    %load/vec4 v0x564641001aa0_0;
    %store/vec4 v0x5646410025d0_0, 0, 16;
    %load/vec4 v0x564641001b80_0;
    %store/vec4 v0x5646410027a0_0, 0, 16;
    %load/vec4 v0x564641001c60_0;
    %store/vec4 v0x564641002970_0, 0, 1;
    %load/vec4 v0x564641001d20_0;
    %store/vec4 v0x564641002b50_0, 0, 1;
    %load/vec4 v0x564641001aa0_0;
    %store/vec4 v0x564641003b50_0, 0, 16;
    %load/vec4 v0x564641001b80_0;
    %store/vec4 v0x564641003c30_0, 0, 16;
    %load/vec4 v0x564641001c60_0;
    %store/vec4 v0x5646410043a0_0, 0, 1;
    %load/vec4 v0x564641001d20_0;
    %store/vec4 v0x564641004440_0, 0, 1;
T_208.9 ;
T_208.1 ;
    %jmp T_208;
    .thread T_208, $push;
    .scope S_0x564640fd3db0;
T_209 ;
    %wait E_0x564640cb35a0;
    %load/vec4 v0x564641003890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_209.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x564641001390_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x564641001550_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x564641001470_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x564641001630_0, 0;
    %jmp T_209.1;
T_209.0 ;
    %load/vec4 v0x564641003d10_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_209.2, 8;
    %load/vec4 v0x564641001390_0;
    %assign/vec4 v0x564641001470_0, 0;
    %load/vec4 v0x564641001550_0;
    %assign/vec4 v0x564641001630_0, 0;
    %jmp T_209.3;
T_209.2 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x564641001470_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x564641001630_0, 0;
T_209.3 ;
T_209.1 ;
    %jmp T_209;
    .thread T_209;
    .scope S_0x564640f2e590;
T_210 ;
    %vpi_call/w 18 3 "$dumpfile", "waveforms/tpu.vcd" {0 0 0};
    %vpi_call/w 18 4 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x564640ef6b60 {0 0 0};
    %end;
    .thread T_210;
# The file index is used to find the file name in the following table.
:file_names 19;
    "N/A";
    "<interactive>";
    "-";
    "src/tpu.sv";
    "src/systolic.sv";
    "src/pe.sv";
    "src/fixedpoint.sv";
    "src/unified_buffer.sv";
    "src/gradient_descent.sv";
    "src/vpu.sv";
    "src/bias_parent.sv";
    "src/bias_child.sv";
    "src/leaky_relu_derivative_parent.sv";
    "src/leaky_relu_derivative_child.sv";
    "src/leaky_relu_parent.sv";
    "src/leaky_relu_child.sv";
    "src/loss_parent.sv";
    "src/loss_child.sv";
    "test/dump_tpu.sv";
