**FPGA simulation of full components for verilog**

Only accessible through verilog hdl.
