// Seed: 3629180398
module module_0 (
    input  uwire id_0,
    input  wand  id_1,
    input  tri1  id_2,
    output wor   id_3
);
  assign id_3 = id_1;
  wor id_5;
  tri1 id_6;
  supply0 id_7;
  assign id_3 = id_2;
  assign id_7 = 1;
  assign id_5 = id_6;
  id_8(
      id_5 - 1, id_6
  );
endmodule
module module_1 (
    output supply1 id_0,
    input tri id_1,
    input tri1 id_2,
    output wor id_3,
    input supply1 id_4,
    input wand id_5,
    output wor id_6,
    output wor id_7,
    input tri id_8,
    output tri0 id_9,
    input wand id_10
);
  wire id_12;
  wire id_13;
  module_0(
      id_8, id_5, id_8, id_3
  );
endmodule
