<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1002" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1002{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_1002{left:103px;bottom:68px;letter-spacing:0.09px;}
#t3_1002{left:69px;bottom:1141px;letter-spacing:-0.14px;}
#t4_1002{left:69px;bottom:1079px;letter-spacing:0.15px;}
#t5_1002{left:150px;bottom:1079px;letter-spacing:0.2px;word-spacing:0.02px;}
#t6_1002{left:69px;bottom:1054px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t7_1002{left:69px;bottom:1030px;letter-spacing:-0.14px;}
#t8_1002{left:95px;bottom:1030px;letter-spacing:-0.16px;word-spacing:4.33px;}
#t9_1002{left:95px;bottom:1013px;letter-spacing:-0.17px;}
#ta_1002{left:69px;bottom:988px;letter-spacing:-0.16px;}
#tb_1002{left:95px;bottom:988px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tc_1002{left:69px;bottom:964px;letter-spacing:-0.13px;}
#td_1002{left:95px;bottom:964px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#te_1002{left:69px;bottom:940px;letter-spacing:-0.14px;}
#tf_1002{left:95px;bottom:940px;letter-spacing:-0.14px;word-spacing:-0.62px;}
#tg_1002{left:95px;bottom:923px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#th_1002{left:69px;bottom:898px;letter-spacing:-0.13px;}
#ti_1002{left:95px;bottom:898px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tj_1002{left:95px;bottom:881px;letter-spacing:-0.13px;word-spacing:-0.38px;}
#tk_1002{left:95px;bottom:857px;letter-spacing:-0.14px;}
#tl_1002{left:121px;bottom:857px;letter-spacing:-0.2px;word-spacing:0.11px;}
#tm_1002{left:95px;bottom:833px;letter-spacing:-0.26px;}
#tn_1002{left:121px;bottom:833px;letter-spacing:-0.18px;word-spacing:-0.41px;}
#to_1002{left:95px;bottom:808px;letter-spacing:-0.12px;}
#tp_1002{left:121px;bottom:808px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tq_1002{left:95px;bottom:785px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tr_1002{left:95px;bottom:768px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#ts_1002{left:95px;bottom:752px;letter-spacing:-0.16px;}
#tt_1002{left:69px;bottom:683px;letter-spacing:0.16px;}
#tu_1002{left:150px;bottom:683px;letter-spacing:0.21px;}
#tv_1002{left:69px;bottom:658px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tw_1002{left:69px;bottom:642px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tx_1002{left:69px;bottom:625px;letter-spacing:-0.13px;word-spacing:-0.8px;}
#ty_1002{left:69px;bottom:608px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tz_1002{left:69px;bottom:584px;letter-spacing:-0.16px;word-spacing:-0.42px;}
#t10_1002{left:69px;bottom:567px;letter-spacing:-0.14px;word-spacing:-0.74px;}
#t11_1002{left:69px;bottom:550px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t12_1002{left:69px;bottom:525px;letter-spacing:-0.17px;word-spacing:-0.8px;}
#t13_1002{left:69px;bottom:509px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t14_1002{left:69px;bottom:492px;letter-spacing:-0.14px;word-spacing:-1.19px;}
#t15_1002{left:69px;bottom:475px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t16_1002{left:69px;bottom:458px;letter-spacing:-0.14px;word-spacing:-0.54px;}
#t17_1002{left:69px;bottom:441px;letter-spacing:-0.14px;word-spacing:-0.41px;}
#t18_1002{left:69px;bottom:417px;letter-spacing:-0.14px;word-spacing:-0.7px;}
#t19_1002{left:69px;bottom:400px;letter-spacing:-0.13px;word-spacing:-1.31px;}
#t1a_1002{left:69px;bottom:383px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t1b_1002{left:69px;bottom:325px;letter-spacing:0.13px;}
#t1c_1002{left:151px;bottom:325px;letter-spacing:0.16px;word-spacing:0.01px;}
#t1d_1002{left:69px;bottom:301px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1e_1002{left:69px;bottom:251px;letter-spacing:-0.09px;}
#t1f_1002{left:155px;bottom:251px;letter-spacing:-0.1px;word-spacing:-0.03px;}
#t1g_1002{left:69px;bottom:227px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#t1h_1002{left:589px;bottom:233px;}
#t1i_1002{left:69px;bottom:200px;}
#t1j_1002{left:95px;bottom:204px;letter-spacing:-0.16px;word-spacing:-0.48px;}
#t1k_1002{left:95px;bottom:187px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1l_1002{left:69px;bottom:149px;letter-spacing:-0.11px;}
#t1m_1002{left:91px;bottom:149px;letter-spacing:-0.11px;word-spacing:-0.35px;}
#t1n_1002{left:91px;bottom:133px;letter-spacing:-0.11px;}
#t1o_1002{left:91px;bottom:116px;letter-spacing:-0.11px;}

.s1_1002{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_1002{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_1002{font-size:21px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s4_1002{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s5_1002{font-size:18px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s6_1002{font-size:17px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s7_1002{font-size:11px;font-family:Verdana_3e8;color:#000;}
.s8_1002{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s9_1002{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1002" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1002Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1002" style="-webkit-user-select: none;"><object width="935" height="1210" data="1002/1002.svg" type="image/svg+xml" id="pdf1002" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1002" class="t s1_1002">27-2 </span><span id="t2_1002" class="t s1_1002">Vol. 3C </span>
<span id="t3_1002" class="t s2_1002">VM ENTRIES </span>
<span id="t4_1002" class="t s3_1002">27.1 </span><span id="t5_1002" class="t s3_1002">BASIC VM-ENTRY CHECKS </span>
<span id="t6_1002" class="t s4_1002">Before a VM entry commences, the current state of the logical processor is checked in the following order: </span>
<span id="t7_1002" class="t s4_1002">1. </span><span id="t8_1002" class="t s4_1002">If the logical processor is in virtual-8086 mode or compatibility mode, an invalid-opcode exception is </span>
<span id="t9_1002" class="t s4_1002">generated. </span>
<span id="ta_1002" class="t s4_1002">2. </span><span id="tb_1002" class="t s4_1002">If the current privilege level (CPL) is not zero, a general-protection exception is generated. </span>
<span id="tc_1002" class="t s4_1002">3. </span><span id="td_1002" class="t s4_1002">If there is no current VMCS, RFLAGS.CF is set to 1 and control passes to the next instruction. </span>
<span id="te_1002" class="t s4_1002">4. </span><span id="tf_1002" class="t s4_1002">If there is a current VMCS but the current VMCS is a shadow VMCS (see Section 25.10), RFLAGS.CF is set to 1 </span>
<span id="tg_1002" class="t s4_1002">and control passes to the next instruction. </span>
<span id="th_1002" class="t s4_1002">5. </span><span id="ti_1002" class="t s4_1002">If there is a current VMCS that is not a shadow VMCS, the following conditions are evaluated in order; any of </span>
<span id="tj_1002" class="t s4_1002">these cause VM entry to fail: </span>
<span id="tk_1002" class="t s4_1002">a. </span><span id="tl_1002" class="t s4_1002">If there is MOV-SS blocking (see Table 25-3). </span>
<span id="tm_1002" class="t s4_1002">b. </span><span id="tn_1002" class="t s4_1002">If the VM entry is invoked by VMLAUNCH and the VMCS launch state is not clear. </span>
<span id="to_1002" class="t s4_1002">c. </span><span id="tp_1002" class="t s4_1002">If the VM entry is invoked by VMRESUME and the VMCS launch state is not launched. </span>
<span id="tq_1002" class="t s4_1002">If any of these checks fail, RFLAGS.ZF is set to 1 and control passes to the next instruction. An error number </span>
<span id="tr_1002" class="t s4_1002">indicating the cause of the failure is stored in the VM-instruction error field. See Chapter 31 for the error </span>
<span id="ts_1002" class="t s4_1002">numbers. </span>
<span id="tt_1002" class="t s3_1002">27.2 </span><span id="tu_1002" class="t s3_1002">CHECKS ON VMX CONTROLS AND HOST-STATE AREA </span>
<span id="tv_1002" class="t s4_1002">If the checks in Section 27.1 do not cause VM entry to fail, the control and host-state areas of the VMCS are </span>
<span id="tw_1002" class="t s4_1002">checked to ensure that they are proper for supporting VMX non-root operation, that the VMCS is correctly config- </span>
<span id="tx_1002" class="t s4_1002">ured to support the next VM exit, and that, after the next VM exit, the processor’s state is consistent with the Intel </span>
<span id="ty_1002" class="t s4_1002">64 and IA-32 architectures. </span>
<span id="tz_1002" class="t s4_1002">VM entry fails if any of these checks fail. When such failures occur, control is passed to the next instruction, </span>
<span id="t10_1002" class="t s4_1002">RFLAGS.ZF is set to 1 to indicate the failure, and the VM-instruction error field is loaded with an error number that </span>
<span id="t11_1002" class="t s4_1002">indicates whether the failure was due to the controls or the host-state area (see Chapter 31). </span>
<span id="t12_1002" class="t s4_1002">These checks may be performed in any order. Thus, an indication by error number of one cause (for example, host </span>
<span id="t13_1002" class="t s4_1002">state) does not imply that there are not also other errors. Different processors may thus give different error </span>
<span id="t14_1002" class="t s4_1002">numbers for the same VMCS. Some checks prevent establishment of settings (or combinations of settings) that are </span>
<span id="t15_1002" class="t s4_1002">currently reserved. Future processors may allow such settings (or combinations) and may not perform the corre- </span>
<span id="t16_1002" class="t s4_1002">sponding checks. The correctness of software should not rely on VM-entry failures resulting from the checks docu- </span>
<span id="t17_1002" class="t s4_1002">mented in this section. </span>
<span id="t18_1002" class="t s4_1002">The checks on the controls and the host-state area are presented in Section 27.2.1 through Section 27.2.4. These </span>
<span id="t19_1002" class="t s4_1002">sections reference VMCS fields that correspond to processor state. Unless otherwise stated, these references are to </span>
<span id="t1a_1002" class="t s4_1002">fields in the host-state area. </span>
<span id="t1b_1002" class="t s5_1002">27.2.1 </span><span id="t1c_1002" class="t s5_1002">Checks on VMX Controls </span>
<span id="t1d_1002" class="t s4_1002">This section identifies VM-entry checks on the VMX control fields. </span>
<span id="t1e_1002" class="t s6_1002">27.2.1.1 </span><span id="t1f_1002" class="t s6_1002">VM-Execution Control Fields </span>
<span id="t1g_1002" class="t s4_1002">VM entries perform the following checks on the VM-execution control fields: </span>
<span id="t1h_1002" class="t s7_1002">1 </span>
<span id="t1i_1002" class="t s8_1002">• </span><span id="t1j_1002" class="t s4_1002">Reserved bits in the pin-based VM-execution controls must be set properly. Software may consult the VMX </span>
<span id="t1k_1002" class="t s4_1002">capability MSRs to determine the proper settings (see Appendix A.3.1). </span>
<span id="t1l_1002" class="t s9_1002">1. </span><span id="t1m_1002" class="t s9_1002">If the “activate secondary controls” primary processor-based VM-execution control is 0, VM entry operates as if each secondary pro- </span>
<span id="t1n_1002" class="t s9_1002">cessor-based VM-execution control were 0. Similarly, if the “activate tertiary controls” primary processor-based VM-execution con- </span>
<span id="t1o_1002" class="t s9_1002">trol is 0, VM entry operates as if each tertiary processor-based VM-execution control were 0. See Section 25.6.2. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
