Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1733598 Wed Dec 14 22:35:42 MST 2016
| Date         : Tue Mar 28 17:18:42 2017
| Host         : ux305 running 64-bit Debian GNU/Linux 9.0 (stretch)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file adc2dac_ram_offset_wrapper_timing_summary_routed.rpt -rpx adc2dac_ram_offset_wrapper_timing_summary_routed.rpx
| Design       : adc2dac_ram_offset_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 28 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.765        0.000                      0                 2452        0.026        0.000                      0                 2452        1.845        0.000                       0                  1186  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock           Waveform(ns)         Period(ns)      Frequency(MHz)
-----           ------------         ----------      --------------
adc_clk         {0.000 4.000}        8.000           125.000         
  dac_2clk_out  {0.000 2.000}        4.000           250.000         
  dac_2ph_out   {-0.500 1.500}       4.000           250.000         
  dac_clk_fb    {0.000 4.000}        8.000           125.000         
  dac_clk_out   {0.000 4.000}        8.000           125.000         
clk_fpga_0      {0.000 4.000}        8.000           125.000         
clk_fpga_1      {0.000 2.000}        4.000           250.000         
clk_fpga_2      {0.000 10.000}       20.000          50.000          
clk_fpga_3      {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
adc_clk               3.529        0.000                      0                  386        0.055        0.000                      0                  386        2.000        0.000                       0                   211  
  dac_2clk_out                                                                                                                                                    1.845        0.000                       0                     3  
  dac_2ph_out                                                                                                                                                     1.845        0.000                       0                     3  
  dac_clk_fb                                                                                                                                                      5.845        0.000                       0                     3  
  dac_clk_out         0.765        0.000                      0                   73        0.038        0.000                      0                   73        3.500        0.000                       0                    75  
clk_fpga_0            1.544        0.000                      0                 1846        0.026        0.000                      0                 1846        3.020        0.000                       0                   891  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0    adc_clk             1.825        0.000                      0                  118        0.223        0.000                      0                  118  
adc_clk       clk_fpga_0          4.403        0.000                      0                    2        0.523        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         adc_clk                  1.045        0.000                      0                   29        0.389        0.000                      0                   29  
**async_default**  clk_fpga_0         clk_fpga_0               5.490        0.000                      0                   56        0.351        0.000                      0                   56  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  adc_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.529ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.529ns  (required time - arrival time)
  Source:                 adc2dac_ram_offset_i/add_const_1/U0/add_constLogic/data_en_o_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/ram_data_s_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        4.029ns  (logic 0.580ns (14.396%)  route 3.449ns (85.604%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.411ns = ( 12.411 - 8.000 ) 
    Source Clock Delay      (SCD):    4.912ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=210, routed)         1.751     4.912    adc2dac_ram_offset_i/add_const_1/U0/add_constLogic/data_clk_i
    SLICE_X39Y42         FDRE                                         r  adc2dac_ram_offset_i/add_const_1/U0/add_constLogic/data_en_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDRE (Prop_fdre_C_Q)         0.456     5.368 r  adc2dac_ram_offset_i/add_const_1/U0/add_constLogic/data_en_o_reg/Q
                         net (fo=18, routed)          2.158     7.526    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/data2_en_i
    SLICE_X11Y41         LUT2 (Prop_lut2_I1_O)        0.124     7.650 r  adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/ram_addr_s[11]_i_2__1/O
                         net (fo=40, routed)          1.291     8.941    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/ram_addr_s
    SLICE_X20Y43         FDRE                                         r  adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/ram_data_s_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=210, routed)         1.499    12.411    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/data2_clk_i
    SLICE_X20Y43         FDRE                                         r  adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/ram_data_s_reg[12]/C
                         clock pessimism              0.263    12.675    
                         clock uncertainty           -0.035    12.639    
    SLICE_X20Y43         FDRE (Setup_fdre_C_CE)      -0.169    12.470    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/ram_data_s_reg[12]
  -------------------------------------------------------------------
                         required time                         12.470    
                         arrival time                          -8.941    
  -------------------------------------------------------------------
                         slack                                  3.529    

Slack (MET) :             3.672ns  (required time - arrival time)
  Source:                 adc2dac_ram_offset_i/add_const_1/U0/add_constLogic/data_en_o_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/ram_data_s_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        3.886ns  (logic 0.580ns (14.925%)  route 3.306ns (85.075%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.411ns = ( 12.411 - 8.000 ) 
    Source Clock Delay      (SCD):    4.912ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=210, routed)         1.751     4.912    adc2dac_ram_offset_i/add_const_1/U0/add_constLogic/data_clk_i
    SLICE_X39Y42         FDRE                                         r  adc2dac_ram_offset_i/add_const_1/U0/add_constLogic/data_en_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDRE (Prop_fdre_C_Q)         0.456     5.368 r  adc2dac_ram_offset_i/add_const_1/U0/add_constLogic/data_en_o_reg/Q
                         net (fo=18, routed)          2.158     7.526    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/data2_en_i
    SLICE_X11Y41         LUT2 (Prop_lut2_I1_O)        0.124     7.650 r  adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/ram_addr_s[11]_i_2__1/O
                         net (fo=40, routed)          1.148     8.798    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/ram_addr_s
    SLICE_X20Y45         FDRE                                         r  adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/ram_data_s_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=210, routed)         1.499    12.411    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/data2_clk_i
    SLICE_X20Y45         FDRE                                         r  adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/ram_data_s_reg[2]/C
                         clock pessimism              0.263    12.675    
                         clock uncertainty           -0.035    12.639    
    SLICE_X20Y45         FDRE (Setup_fdre_C_CE)      -0.169    12.470    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/ram_data_s_reg[2]
  -------------------------------------------------------------------
                         required time                         12.470    
                         arrival time                          -8.798    
  -------------------------------------------------------------------
                         slack                                  3.672    

Slack (MET) :             3.672ns  (required time - arrival time)
  Source:                 adc2dac_ram_offset_i/add_const_1/U0/add_constLogic/data_en_o_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/ram_data_s_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        3.886ns  (logic 0.580ns (14.925%)  route 3.306ns (85.075%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.411ns = ( 12.411 - 8.000 ) 
    Source Clock Delay      (SCD):    4.912ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=210, routed)         1.751     4.912    adc2dac_ram_offset_i/add_const_1/U0/add_constLogic/data_clk_i
    SLICE_X39Y42         FDRE                                         r  adc2dac_ram_offset_i/add_const_1/U0/add_constLogic/data_en_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDRE (Prop_fdre_C_Q)         0.456     5.368 r  adc2dac_ram_offset_i/add_const_1/U0/add_constLogic/data_en_o_reg/Q
                         net (fo=18, routed)          2.158     7.526    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/data2_en_i
    SLICE_X11Y41         LUT2 (Prop_lut2_I1_O)        0.124     7.650 r  adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/ram_addr_s[11]_i_2__1/O
                         net (fo=40, routed)          1.148     8.798    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/ram_addr_s
    SLICE_X20Y45         FDRE                                         r  adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/ram_data_s_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=210, routed)         1.499    12.411    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/data2_clk_i
    SLICE_X20Y45         FDRE                                         r  adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/ram_data_s_reg[4]/C
                         clock pessimism              0.263    12.675    
                         clock uncertainty           -0.035    12.639    
    SLICE_X20Y45         FDRE (Setup_fdre_C_CE)      -0.169    12.470    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/ram_data_s_reg[4]
  -------------------------------------------------------------------
                         required time                         12.470    
                         arrival time                          -8.798    
  -------------------------------------------------------------------
                         slack                                  3.672    

Slack (MET) :             3.672ns  (required time - arrival time)
  Source:                 adc2dac_ram_offset_i/add_const_1/U0/add_constLogic/data_en_o_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/ram_data_s_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        3.886ns  (logic 0.580ns (14.925%)  route 3.306ns (85.075%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.411ns = ( 12.411 - 8.000 ) 
    Source Clock Delay      (SCD):    4.912ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=210, routed)         1.751     4.912    adc2dac_ram_offset_i/add_const_1/U0/add_constLogic/data_clk_i
    SLICE_X39Y42         FDRE                                         r  adc2dac_ram_offset_i/add_const_1/U0/add_constLogic/data_en_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDRE (Prop_fdre_C_Q)         0.456     5.368 r  adc2dac_ram_offset_i/add_const_1/U0/add_constLogic/data_en_o_reg/Q
                         net (fo=18, routed)          2.158     7.526    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/data2_en_i
    SLICE_X11Y41         LUT2 (Prop_lut2_I1_O)        0.124     7.650 r  adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/ram_addr_s[11]_i_2__1/O
                         net (fo=40, routed)          1.148     8.798    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/ram_addr_s
    SLICE_X20Y45         FDRE                                         r  adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/ram_data_s_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=210, routed)         1.499    12.411    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/data2_clk_i
    SLICE_X20Y45         FDRE                                         r  adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/ram_data_s_reg[6]/C
                         clock pessimism              0.263    12.675    
                         clock uncertainty           -0.035    12.639    
    SLICE_X20Y45         FDRE (Setup_fdre_C_CE)      -0.169    12.470    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/ram_data_s_reg[6]
  -------------------------------------------------------------------
                         required time                         12.470    
                         arrival time                          -8.798    
  -------------------------------------------------------------------
                         slack                                  3.672    

Slack (MET) :             3.680ns  (required time - arrival time)
  Source:                 adc2dac_ram_offset_i/add_const_1/U0/add_constLogic/data_en_o_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/ram_addr_s_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        3.883ns  (logic 0.580ns (14.938%)  route 3.303ns (85.062%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.416ns = ( 12.416 - 8.000 ) 
    Source Clock Delay      (SCD):    4.912ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=210, routed)         1.751     4.912    adc2dac_ram_offset_i/add_const_1/U0/add_constLogic/data_clk_i
    SLICE_X39Y42         FDRE                                         r  adc2dac_ram_offset_i/add_const_1/U0/add_constLogic/data_en_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDRE (Prop_fdre_C_Q)         0.456     5.368 r  adc2dac_ram_offset_i/add_const_1/U0/add_constLogic/data_en_o_reg/Q
                         net (fo=18, routed)          2.158     7.526    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/data2_en_i
    SLICE_X11Y41         LUT2 (Prop_lut2_I1_O)        0.124     7.650 r  adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/ram_addr_s[11]_i_2__1/O
                         net (fo=40, routed)          1.145     8.795    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/ram_addr_s
    SLICE_X8Y38          FDRE                                         r  adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/ram_addr_s_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=210, routed)         1.504    12.416    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/data2_clk_i
    SLICE_X8Y38          FDRE                                         r  adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/ram_addr_s_reg[0]/C
                         clock pessimism              0.263    12.680    
                         clock uncertainty           -0.035    12.644    
    SLICE_X8Y38          FDRE (Setup_fdre_C_CE)      -0.169    12.475    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/ram_addr_s_reg[0]
  -------------------------------------------------------------------
                         required time                         12.475    
                         arrival time                          -8.795    
  -------------------------------------------------------------------
                         slack                                  3.680    

Slack (MET) :             3.680ns  (required time - arrival time)
  Source:                 adc2dac_ram_offset_i/add_const_1/U0/add_constLogic/data_en_o_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/ram_addr_s_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        3.883ns  (logic 0.580ns (14.938%)  route 3.303ns (85.062%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.416ns = ( 12.416 - 8.000 ) 
    Source Clock Delay      (SCD):    4.912ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=210, routed)         1.751     4.912    adc2dac_ram_offset_i/add_const_1/U0/add_constLogic/data_clk_i
    SLICE_X39Y42         FDRE                                         r  adc2dac_ram_offset_i/add_const_1/U0/add_constLogic/data_en_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDRE (Prop_fdre_C_Q)         0.456     5.368 r  adc2dac_ram_offset_i/add_const_1/U0/add_constLogic/data_en_o_reg/Q
                         net (fo=18, routed)          2.158     7.526    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/data2_en_i
    SLICE_X11Y41         LUT2 (Prop_lut2_I1_O)        0.124     7.650 r  adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/ram_addr_s[11]_i_2__1/O
                         net (fo=40, routed)          1.145     8.795    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/ram_addr_s
    SLICE_X8Y38          FDRE                                         r  adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/ram_addr_s_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=210, routed)         1.504    12.416    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/data2_clk_i
    SLICE_X8Y38          FDRE                                         r  adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/ram_addr_s_reg[1]/C
                         clock pessimism              0.263    12.680    
                         clock uncertainty           -0.035    12.644    
    SLICE_X8Y38          FDRE (Setup_fdre_C_CE)      -0.169    12.475    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/ram_addr_s_reg[1]
  -------------------------------------------------------------------
                         required time                         12.475    
                         arrival time                          -8.795    
  -------------------------------------------------------------------
                         slack                                  3.680    

Slack (MET) :             3.680ns  (required time - arrival time)
  Source:                 adc2dac_ram_offset_i/add_const_1/U0/add_constLogic/data_en_o_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/ram_addr_s_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        3.883ns  (logic 0.580ns (14.938%)  route 3.303ns (85.062%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.416ns = ( 12.416 - 8.000 ) 
    Source Clock Delay      (SCD):    4.912ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=210, routed)         1.751     4.912    adc2dac_ram_offset_i/add_const_1/U0/add_constLogic/data_clk_i
    SLICE_X39Y42         FDRE                                         r  adc2dac_ram_offset_i/add_const_1/U0/add_constLogic/data_en_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDRE (Prop_fdre_C_Q)         0.456     5.368 r  adc2dac_ram_offset_i/add_const_1/U0/add_constLogic/data_en_o_reg/Q
                         net (fo=18, routed)          2.158     7.526    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/data2_en_i
    SLICE_X11Y41         LUT2 (Prop_lut2_I1_O)        0.124     7.650 r  adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/ram_addr_s[11]_i_2__1/O
                         net (fo=40, routed)          1.145     8.795    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/ram_addr_s
    SLICE_X8Y38          FDRE                                         r  adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/ram_addr_s_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=210, routed)         1.504    12.416    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/data2_clk_i
    SLICE_X8Y38          FDRE                                         r  adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/ram_addr_s_reg[2]/C
                         clock pessimism              0.263    12.680    
                         clock uncertainty           -0.035    12.644    
    SLICE_X8Y38          FDRE (Setup_fdre_C_CE)      -0.169    12.475    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/ram_addr_s_reg[2]
  -------------------------------------------------------------------
                         required time                         12.475    
                         arrival time                          -8.795    
  -------------------------------------------------------------------
                         slack                                  3.680    

Slack (MET) :             3.680ns  (required time - arrival time)
  Source:                 adc2dac_ram_offset_i/add_const_1/U0/add_constLogic/data_en_o_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/ram_addr_s_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        3.883ns  (logic 0.580ns (14.938%)  route 3.303ns (85.062%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.416ns = ( 12.416 - 8.000 ) 
    Source Clock Delay      (SCD):    4.912ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=210, routed)         1.751     4.912    adc2dac_ram_offset_i/add_const_1/U0/add_constLogic/data_clk_i
    SLICE_X39Y42         FDRE                                         r  adc2dac_ram_offset_i/add_const_1/U0/add_constLogic/data_en_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDRE (Prop_fdre_C_Q)         0.456     5.368 r  adc2dac_ram_offset_i/add_const_1/U0/add_constLogic/data_en_o_reg/Q
                         net (fo=18, routed)          2.158     7.526    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/data2_en_i
    SLICE_X11Y41         LUT2 (Prop_lut2_I1_O)        0.124     7.650 r  adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/ram_addr_s[11]_i_2__1/O
                         net (fo=40, routed)          1.145     8.795    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/ram_addr_s
    SLICE_X8Y38          FDRE                                         r  adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/ram_addr_s_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=210, routed)         1.504    12.416    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/data2_clk_i
    SLICE_X8Y38          FDRE                                         r  adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/ram_addr_s_reg[3]/C
                         clock pessimism              0.263    12.680    
                         clock uncertainty           -0.035    12.644    
    SLICE_X8Y38          FDRE (Setup_fdre_C_CE)      -0.169    12.475    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/ram_addr_s_reg[3]
  -------------------------------------------------------------------
                         required time                         12.475    
                         arrival time                          -8.795    
  -------------------------------------------------------------------
                         slack                                  3.680    

Slack (MET) :             3.788ns  (required time - arrival time)
  Source:                 adc2dac_ram_offset_i/add_const_1/U0/add_constLogic/data_en_o_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/counter_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        3.740ns  (logic 0.580ns (15.510%)  route 3.160ns (84.490%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.417ns = ( 12.417 - 8.000 ) 
    Source Clock Delay      (SCD):    4.912ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=210, routed)         1.751     4.912    adc2dac_ram_offset_i/add_const_1/U0/add_constLogic/data_clk_i
    SLICE_X39Y42         FDRE                                         r  adc2dac_ram_offset_i/add_const_1/U0/add_constLogic/data_en_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDRE (Prop_fdre_C_Q)         0.456     5.368 r  adc2dac_ram_offset_i/add_const_1/U0/add_constLogic/data_en_o_reg/Q
                         net (fo=18, routed)          2.158     7.526    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/data2_en_i
    SLICE_X11Y41         LUT2 (Prop_lut2_I1_O)        0.124     7.650 r  adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/ram_addr_s[11]_i_2__1/O
                         net (fo=40, routed)          1.002     8.652    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/ram_addr_s
    SLICE_X9Y40          FDRE                                         r  adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/counter_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=210, routed)         1.505    12.417    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/data2_clk_i
    SLICE_X9Y40          FDRE                                         r  adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/counter_reg[10]/C
                         clock pessimism              0.263    12.681    
                         clock uncertainty           -0.035    12.645    
    SLICE_X9Y40          FDRE (Setup_fdre_C_CE)      -0.205    12.440    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         12.440    
                         arrival time                          -8.652    
  -------------------------------------------------------------------
                         slack                                  3.788    

Slack (MET) :             3.788ns  (required time - arrival time)
  Source:                 adc2dac_ram_offset_i/add_const_1/U0/add_constLogic/data_en_o_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/counter_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        3.740ns  (logic 0.580ns (15.510%)  route 3.160ns (84.490%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.417ns = ( 12.417 - 8.000 ) 
    Source Clock Delay      (SCD):    4.912ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=210, routed)         1.751     4.912    adc2dac_ram_offset_i/add_const_1/U0/add_constLogic/data_clk_i
    SLICE_X39Y42         FDRE                                         r  adc2dac_ram_offset_i/add_const_1/U0/add_constLogic/data_en_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDRE (Prop_fdre_C_Q)         0.456     5.368 r  adc2dac_ram_offset_i/add_const_1/U0/add_constLogic/data_en_o_reg/Q
                         net (fo=18, routed)          2.158     7.526    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/data2_en_i
    SLICE_X11Y41         LUT2 (Prop_lut2_I1_O)        0.124     7.650 r  adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/ram_addr_s[11]_i_2__1/O
                         net (fo=40, routed)          1.002     8.652    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/ram_addr_s
    SLICE_X9Y40          FDRE                                         r  adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/counter_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=210, routed)         1.505    12.417    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/data2_clk_i
    SLICE_X9Y40          FDRE                                         r  adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/counter_reg[11]/C
                         clock pessimism              0.263    12.681    
                         clock uncertainty           -0.035    12.645    
    SLICE_X9Y40          FDRE (Setup_fdre_C_CE)      -0.205    12.440    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         12.440    
                         arrival time                          -8.652    
  -------------------------------------------------------------------
                         slack                                  3.788    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/acquisition_fsm_inst/ram_addr_s_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/mem_reg_0/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.454%)  route 0.156ns (52.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=210, routed)         0.562     1.617    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/acquisition_fsm_inst/data1_clk_i
    SLICE_X27Y42         FDRE                                         r  adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/acquisition_fsm_inst/ram_addr_s_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.141     1.758 r  adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/acquisition_fsm_inst/ram_addr_s_reg[5]/Q
                         net (fo=2, routed)           0.156     1.914    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/addr_a[5]
    RAMB36_X1Y8          RAMB36E1                                     r  adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/mem_reg_0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=210, routed)         0.873     2.019    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/data1_clk_i
    RAMB36_X1Y8          RAMB36E1                                     r  adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/mem_reg_0/CLKARDCLK
                         clock pessimism             -0.343     1.677    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.860    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/acquisition_fsm_inst/ram_addr_s_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/mem_reg_0/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.361%)  route 0.157ns (52.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=210, routed)         0.563     1.618    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/acquisition_fsm_inst/data1_clk_i
    SLICE_X27Y43         FDRE                                         r  adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/acquisition_fsm_inst/ram_addr_s_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y43         FDRE (Prop_fdre_C_Q)         0.141     1.759 r  adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/acquisition_fsm_inst/ram_addr_s_reg[9]/Q
                         net (fo=2, routed)           0.157     1.916    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/addr_a[9]
    RAMB36_X1Y8          RAMB36E1                                     r  adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/mem_reg_0/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=210, routed)         0.873     2.019    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/data1_clk_i
    RAMB36_X1Y8          RAMB36E1                                     r  adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/mem_reg_0/CLKARDCLK
                         clock pessimism             -0.343     1.677    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.860    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/acquisition_fsm_inst/ram_addr_s_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/mem_reg_0/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.136%)  route 0.158ns (52.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=210, routed)         0.562     1.617    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/acquisition_fsm_inst/data1_clk_i
    SLICE_X27Y42         FDRE                                         r  adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/acquisition_fsm_inst/ram_addr_s_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.141     1.758 r  adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/acquisition_fsm_inst/ram_addr_s_reg[6]/Q
                         net (fo=2, routed)           0.158     1.916    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/addr_a[6]
    RAMB36_X1Y8          RAMB36E1                                     r  adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/mem_reg_0/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=210, routed)         0.873     2.019    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/data1_clk_i
    RAMB36_X1Y8          RAMB36E1                                     r  adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/mem_reg_0/CLKARDCLK
                         clock pessimism             -0.343     1.677    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.860    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/ram_data_s_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/ram_msb/mem_reg_1/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.148ns (37.236%)  route 0.249ns (62.764%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=210, routed)         0.565     1.620    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/data2_clk_i
    SLICE_X10Y41         FDRE                                         r  adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/ram_data_s_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y41         FDRE (Prop_fdre_C_Q)         0.148     1.768 r  adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/ram_data_s_reg[9]/Q
                         net (fo=1, routed)           0.249     2.018    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/ram_msb/din_a[9]
    RAMB36_X0Y8          RAMB36E1                                     r  adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/ram_msb/mem_reg_1/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=210, routed)         0.876     2.022    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/ram_msb/data2_clk_i
    RAMB36_X0Y8          RAMB36E1                                     r  adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/ram_msb/mem_reg_1/CLKARDCLK
                         clock pessimism             -0.324     1.699    
    RAMB36_X0Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.242     1.941    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/ram_msb/mem_reg_1
  -------------------------------------------------------------------
                         required time                         -1.941    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/acquisition_fsm_inst/ram_addr_s_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/mem_reg_0/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.990%)  route 0.212ns (60.010%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=210, routed)         0.562     1.617    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/acquisition_fsm_inst/data1_clk_i
    SLICE_X27Y42         FDRE                                         r  adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/acquisition_fsm_inst/ram_addr_s_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.141     1.758 r  adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/acquisition_fsm_inst/ram_addr_s_reg[4]/Q
                         net (fo=2, routed)           0.212     1.970    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/addr_a[4]
    RAMB36_X1Y8          RAMB36E1                                     r  adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/mem_reg_0/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=210, routed)         0.873     2.019    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/data1_clk_i
    RAMB36_X1Y8          RAMB36E1                                     r  adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/mem_reg_0/CLKARDCLK
                         clock pessimism             -0.343     1.677    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.860    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/ram_addr_s_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/ram_msb/mem_reg_1/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.164ns (42.787%)  route 0.219ns (57.213%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=210, routed)         0.564     1.619    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/data2_clk_i
    SLICE_X8Y39          FDRE                                         r  adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/ram_addr_s_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y39          FDRE (Prop_fdre_C_Q)         0.164     1.783 r  adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/ram_addr_s_reg[5]/Q
                         net (fo=2, routed)           0.219     2.002    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/ram_msb/addr_a[5]
    RAMB36_X0Y8          RAMB36E1                                     r  adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/ram_msb/mem_reg_1/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=210, routed)         0.876     2.022    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/ram_msb/data2_clk_i
    RAMB36_X0Y8          RAMB36E1                                     r  adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/ram_msb/mem_reg_1/CLKARDCLK
                         clock pessimism             -0.324     1.699    
    RAMB36_X0Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.882    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/ram_msb/mem_reg_1
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           2.002    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/acquisition_fsm_inst/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/acquisition_fsm_inst/ram_addr_s_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.141ns (63.526%)  route 0.081ns (36.474%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=210, routed)         0.562     1.617    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/acquisition_fsm_inst/data1_clk_i
    SLICE_X26Y41         FDRE                                         r  adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/acquisition_fsm_inst/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y41         FDRE (Prop_fdre_C_Q)         0.141     1.758 r  adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/acquisition_fsm_inst/counter_reg[2]/Q
                         net (fo=3, routed)           0.081     1.839    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/acquisition_fsm_inst/counter_reg[2]
    SLICE_X26Y41         FDRE                                         r  adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/acquisition_fsm_inst/ram_addr_s_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=210, routed)         0.830     1.976    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/acquisition_fsm_inst/data1_clk_i
    SLICE_X26Y41         FDRE                                         r  adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/acquisition_fsm_inst/ram_addr_s_reg[2]/C
                         clock pessimism             -0.359     1.617    
    SLICE_X26Y41         FDRE (Hold_fdre_C_D)         0.076     1.693    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/acquisition_fsm_inst/ram_addr_s_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/acquisition_fsm_inst/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/acquisition_fsm_inst/ram_addr_s_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.141ns (62.702%)  route 0.084ns (37.298%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=210, routed)         0.562     1.617    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/acquisition_fsm_inst/data1_clk_i
    SLICE_X26Y41         FDRE                                         r  adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/acquisition_fsm_inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y41         FDRE (Prop_fdre_C_Q)         0.141     1.758 r  adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/acquisition_fsm_inst/counter_reg[3]/Q
                         net (fo=3, routed)           0.084     1.842    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/acquisition_fsm_inst/counter_reg[3]
    SLICE_X26Y41         FDRE                                         r  adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/acquisition_fsm_inst/ram_addr_s_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=210, routed)         0.830     1.976    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/acquisition_fsm_inst/data1_clk_i
    SLICE_X26Y41         FDRE                                         r  adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/acquisition_fsm_inst/ram_addr_s_reg[3]/C
                         clock pessimism             -0.359     1.617    
    SLICE_X26Y41         FDRE (Hold_fdre_C_D)         0.078     1.695    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/acquisition_fsm_inst/ram_addr_s_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.695    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/ram_data_s_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/ram_msb/mem_reg_1/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.164ns (31.388%)  route 0.358ns (68.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=210, routed)         0.565     1.620    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/data2_clk_i
    SLICE_X10Y41         FDRE                                         r  adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/ram_data_s_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y41         FDRE (Prop_fdre_C_Q)         0.164     1.784 r  adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/ram_data_s_reg[14]/Q
                         net (fo=1, routed)           0.358     2.143    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/ram_msb/din_a[14]
    RAMB36_X0Y8          RAMB36E1                                     r  adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/ram_msb/mem_reg_1/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=210, routed)         0.876     2.022    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/ram_msb/data2_clk_i
    RAMB36_X0Y8          RAMB36E1                                     r  adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/ram_msb/mem_reg_1/CLKARDCLK
                         clock pessimism             -0.324     1.699    
    RAMB36_X0Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.296     1.995    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/ram_msb/mem_reg_1
  -------------------------------------------------------------------
                         required time                         -1.995    
                         arrival time                           2.143    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/acquisition_fsm_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/acquisition_fsm_inst/ram_addr_s_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.141ns (63.821%)  route 0.080ns (36.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=210, routed)         0.562     1.617    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/acquisition_fsm_inst/data1_clk_i
    SLICE_X26Y41         FDRE                                         r  adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/acquisition_fsm_inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y41         FDRE (Prop_fdre_C_Q)         0.141     1.758 r  adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/acquisition_fsm_inst/counter_reg[1]/Q
                         net (fo=3, routed)           0.080     1.838    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/acquisition_fsm_inst/counter_reg[1]
    SLICE_X26Y41         FDRE                                         r  adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/acquisition_fsm_inst/ram_addr_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=210, routed)         0.830     1.976    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/acquisition_fsm_inst/data1_clk_i
    SLICE_X26Y41         FDRE                                         r  adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/acquisition_fsm_inst/ram_addr_s_reg[1]/C
                         clock pessimism             -0.359     1.617    
    SLICE_X26Y41         FDRE (Hold_fdre_C_D)         0.071     1.688    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/acquisition_fsm_inst/ram_addr_s_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.688    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.150    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adc_clk_p_i }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y9     adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y8     adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/ram_msb/mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y9     adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/ram_msb/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y8     adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/mem_reg_0/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y1   adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/I
Min Period        n/a     FDCE/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y35    adc2dac_ram_offset_i/ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y39    adc2dac_ram_offset_i/ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y30    adc2dac_ram_offset_i/ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y32    adc2dac_ram_offset_i/ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y14    adc2dac_ram_offset_i/ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[13]/C
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y0  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKIN1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X25Y42    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/start_acquisition3_s_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X25Y42    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/start_acquisition4_s_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X11Y41    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/acquis_reg_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X11Y41    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/busy_s_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X11Y41    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/start_acquisition3_s_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X11Y41    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/start_acquisition4_s_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X10Y41    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/ram_data_s_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X10Y41    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/ram_data_s_reg[11]/C
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKIN1
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X20Y46    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/ram_data_s_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X20Y43    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/ram_data_s_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X20Y46    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/ram_data_s_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X20Y45    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/ram_data_s_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X20Y46    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/ram_data_s_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X20Y45    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/ram_data_s_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X36Y43    adc2dac_ram_offset_i/add_const_1/U0/add_constLogic/add_val2_s_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X20Y45    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/ram_data_s_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  dac_2clk_out
  To Clock:  dac_2clk_out

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dac_2clk_out
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         4.000       1.845      BUFGCTRL_X0Y3   adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_dac2_buf/I
Min Period  n/a     ODDR/C             n/a            1.474         4.000       2.526      OLOGIC_X0Y84    adc2dac_ram_offset_i/ad9767_0/inst/i_dac_wrt/C
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         4.000       2.751      PLLE2_ADV_X0Y0  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       4.000       156.000    PLLE2_ADV_X0Y0  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  dac_2ph_out
  To Clock:  dac_2ph_out

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dac_2ph_out
Waveform(ns):       { -0.500 1.500 }
Period(ns):         4.000
Sources:            { adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         4.000       1.845      BUFGCTRL_X0Y4   adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_dac2ph_buf/I
Min Period  n/a     ODDR/C             n/a            1.474         4.000       2.526      OLOGIC_X0Y83    adc2dac_ram_offset_i/ad9767_0/inst/i_dac_clk/C
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         4.000       2.751      PLLE2_ADV_X0Y0  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       4.000       156.000    PLLE2_ADV_X0Y0  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  dac_clk_fb
  To Clock:  dac_clk_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dac_clk_fb
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y5   adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_dacfb_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y0  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y0  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dac_clk_out
  To Clock:  dac_clk_out

Setup :            0  Failing Endpoints,  Worst Slack        0.765ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.765ns  (required time - arrival time)
  Source:                 adc2dac_ram_offset_i/ad9767_0/inst/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc2dac_ram_offset_i/ad9767_0/inst/i_dac_3/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.278ns  (logic 0.456ns (20.020%)  route 1.822ns (79.980%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.450ns = ( 8.450 - 4.000 ) 
    Source Clock Delay      (SCD):    4.904ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=210, routed)         1.702     4.863    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.743     4.904    adc2dac_ram_offset_i/ad9767_0/inst/dac_clk_i
    SLICE_X43Y54         FDRE                                         r  adc2dac_ram_offset_i/ad9767_0/inst/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDRE (Prop_fdre_C_Q)         0.456     5.360 r  adc2dac_ram_offset_i/ad9767_0/inst/dac_rst_reg/Q
                         net (fo=19, routed)          1.822     7.182    adc2dac_ram_offset_i/ad9767_0/inst/dac_rst
    OLOGIC_X0Y81         ODDR                                         r  adc2dac_ram_offset_i/ad9767_0/inst/i_dac_3/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880     6.820    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 f  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=210, routed)         1.509     8.421    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 f  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.538     8.450    adc2dac_ram_offset_i/ad9767_0/inst/dac_clk_i
    OLOGIC_X0Y81         ODDR                                         f  adc2dac_ram_offset_i/ad9767_0/inst/i_dac_3/C
                         clock pessimism              0.363     8.814    
                         clock uncertainty           -0.069     8.745    
    OLOGIC_X0Y81         ODDR (Setup_oddr_C_R)       -0.798     7.947    adc2dac_ram_offset_i/ad9767_0/inst/i_dac_3
  -------------------------------------------------------------------
                         required time                          7.947    
                         arrival time                          -7.182    
  -------------------------------------------------------------------
                         slack                                  0.765    

Slack (MET) :             0.821ns  (required time - arrival time)
  Source:                 adc2dac_ram_offset_i/ad9767_0/inst/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc2dac_ram_offset_i/ad9767_0/inst/i_dac_11/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.219ns  (logic 0.456ns (20.554%)  route 1.763ns (79.446%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.447ns = ( 8.447 - 4.000 ) 
    Source Clock Delay      (SCD):    4.904ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=210, routed)         1.702     4.863    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.743     4.904    adc2dac_ram_offset_i/ad9767_0/inst/dac_clk_i
    SLICE_X43Y54         FDRE                                         r  adc2dac_ram_offset_i/ad9767_0/inst/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDRE (Prop_fdre_C_Q)         0.456     5.360 r  adc2dac_ram_offset_i/ad9767_0/inst/dac_rst_reg/Q
                         net (fo=19, routed)          1.763     7.123    adc2dac_ram_offset_i/ad9767_0/inst/dac_rst
    OLOGIC_X0Y69         ODDR                                         r  adc2dac_ram_offset_i/ad9767_0/inst/i_dac_11/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880     6.820    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 f  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=210, routed)         1.509     8.421    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 f  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.535     8.447    adc2dac_ram_offset_i/ad9767_0/inst/dac_clk_i
    OLOGIC_X0Y69         ODDR                                         f  adc2dac_ram_offset_i/ad9767_0/inst/i_dac_11/C
                         clock pessimism              0.363     8.811    
                         clock uncertainty           -0.069     8.742    
    OLOGIC_X0Y69         ODDR (Setup_oddr_C_R)       -0.798     7.944    adc2dac_ram_offset_i/ad9767_0/inst/i_dac_11
  -------------------------------------------------------------------
                         required time                          7.944    
                         arrival time                          -7.123    
  -------------------------------------------------------------------
                         slack                                  0.821    

Slack (MET) :             0.833ns  (required time - arrival time)
  Source:                 adc2dac_ram_offset_i/ad9767_0/inst/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc2dac_ram_offset_i/ad9767_0/inst/i_dac_4/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.207ns  (logic 0.456ns (20.664%)  route 1.751ns (79.336%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.447ns = ( 8.447 - 4.000 ) 
    Source Clock Delay      (SCD):    4.904ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=210, routed)         1.702     4.863    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.743     4.904    adc2dac_ram_offset_i/ad9767_0/inst/dac_clk_i
    SLICE_X43Y54         FDRE                                         r  adc2dac_ram_offset_i/ad9767_0/inst/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDRE (Prop_fdre_C_Q)         0.456     5.360 r  adc2dac_ram_offset_i/ad9767_0/inst/dac_rst_reg/Q
                         net (fo=19, routed)          1.751     7.111    adc2dac_ram_offset_i/ad9767_0/inst/dac_rst
    OLOGIC_X0Y80         ODDR                                         r  adc2dac_ram_offset_i/ad9767_0/inst/i_dac_4/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880     6.820    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 f  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=210, routed)         1.509     8.421    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 f  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.535     8.447    adc2dac_ram_offset_i/ad9767_0/inst/dac_clk_i
    OLOGIC_X0Y80         ODDR                                         f  adc2dac_ram_offset_i/ad9767_0/inst/i_dac_4/C
                         clock pessimism              0.363     8.811    
                         clock uncertainty           -0.069     8.742    
    OLOGIC_X0Y80         ODDR (Setup_oddr_C_R)       -0.798     7.944    adc2dac_ram_offset_i/ad9767_0/inst/i_dac_4
  -------------------------------------------------------------------
                         required time                          7.944    
                         arrival time                          -7.111    
  -------------------------------------------------------------------
                         slack                                  0.833    

Slack (MET) :             0.839ns  (required time - arrival time)
  Source:                 adc2dac_ram_offset_i/ad9767_0/inst/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc2dac_ram_offset_i/ad9767_0/inst/i_dac_0/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.206ns  (logic 0.456ns (20.673%)  route 1.750ns (79.327%))
  Logic Levels:           0  
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.452ns = ( 8.452 - 4.000 ) 
    Source Clock Delay      (SCD):    4.904ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=210, routed)         1.702     4.863    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.743     4.904    adc2dac_ram_offset_i/ad9767_0/inst/dac_clk_i
    SLICE_X43Y54         FDRE                                         r  adc2dac_ram_offset_i/ad9767_0/inst/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDRE (Prop_fdre_C_Q)         0.456     5.360 r  adc2dac_ram_offset_i/ad9767_0/inst/dac_rst_reg/Q
                         net (fo=19, routed)          1.750     7.110    adc2dac_ram_offset_i/ad9767_0/inst/dac_rst
    OLOGIC_X0Y86         ODDR                                         r  adc2dac_ram_offset_i/ad9767_0/inst/i_dac_0/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880     6.820    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 f  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=210, routed)         1.509     8.421    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 f  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.540     8.452    adc2dac_ram_offset_i/ad9767_0/inst/dac_clk_i
    OLOGIC_X0Y86         ODDR                                         f  adc2dac_ram_offset_i/ad9767_0/inst/i_dac_0/C
                         clock pessimism              0.363     8.816    
                         clock uncertainty           -0.069     8.747    
    OLOGIC_X0Y86         ODDR (Setup_oddr_C_R)       -0.798     7.949    adc2dac_ram_offset_i/ad9767_0/inst/i_dac_0
  -------------------------------------------------------------------
                         required time                          7.949    
                         arrival time                          -7.110    
  -------------------------------------------------------------------
                         slack                                  0.839    

Slack (MET) :             0.851ns  (required time - arrival time)
  Source:                 adc2dac_ram_offset_i/ad9767_0/inst/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc2dac_ram_offset_i/ad9767_0/inst/i_dac_13/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.197ns  (logic 0.456ns (20.753%)  route 1.741ns (79.247%))
  Logic Levels:           0  
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.456ns = ( 8.456 - 4.000 ) 
    Source Clock Delay      (SCD):    4.904ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=210, routed)         1.702     4.863    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.743     4.904    adc2dac_ram_offset_i/ad9767_0/inst/dac_clk_i
    SLICE_X43Y54         FDRE                                         r  adc2dac_ram_offset_i/ad9767_0/inst/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDRE (Prop_fdre_C_Q)         0.456     5.360 r  adc2dac_ram_offset_i/ad9767_0/inst/dac_rst_reg/Q
                         net (fo=19, routed)          1.741     7.101    adc2dac_ram_offset_i/ad9767_0/inst/dac_rst
    OLOGIC_X0Y92         ODDR                                         r  adc2dac_ram_offset_i/ad9767_0/inst/i_dac_13/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880     6.820    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 f  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=210, routed)         1.509     8.421    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 f  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.544     8.456    adc2dac_ram_offset_i/ad9767_0/inst/dac_clk_i
    OLOGIC_X0Y92         ODDR                                         f  adc2dac_ram_offset_i/ad9767_0/inst/i_dac_13/C
                         clock pessimism              0.363     8.820    
                         clock uncertainty           -0.069     8.751    
    OLOGIC_X0Y92         ODDR (Setup_oddr_C_R)       -0.798     7.953    adc2dac_ram_offset_i/ad9767_0/inst/i_dac_13
  -------------------------------------------------------------------
                         required time                          7.953    
                         arrival time                          -7.101    
  -------------------------------------------------------------------
                         slack                                  0.851    

Slack (MET) :             0.853ns  (required time - arrival time)
  Source:                 adc2dac_ram_offset_i/ad9767_0/inst/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc2dac_ram_offset_i/ad9767_0/inst/i_dac_12/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.195ns  (logic 0.456ns (20.774%)  route 1.739ns (79.226%))
  Logic Levels:           0  
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.456ns = ( 8.456 - 4.000 ) 
    Source Clock Delay      (SCD):    4.904ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=210, routed)         1.702     4.863    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.743     4.904    adc2dac_ram_offset_i/ad9767_0/inst/dac_clk_i
    SLICE_X43Y54         FDRE                                         r  adc2dac_ram_offset_i/ad9767_0/inst/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDRE (Prop_fdre_C_Q)         0.456     5.360 r  adc2dac_ram_offset_i/ad9767_0/inst/dac_rst_reg/Q
                         net (fo=19, routed)          1.739     7.099    adc2dac_ram_offset_i/ad9767_0/inst/dac_rst
    OLOGIC_X0Y91         ODDR                                         r  adc2dac_ram_offset_i/ad9767_0/inst/i_dac_12/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880     6.820    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 f  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=210, routed)         1.509     8.421    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 f  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.544     8.456    adc2dac_ram_offset_i/ad9767_0/inst/dac_clk_i
    OLOGIC_X0Y91         ODDR                                         f  adc2dac_ram_offset_i/ad9767_0/inst/i_dac_12/C
                         clock pessimism              0.363     8.820    
                         clock uncertainty           -0.069     8.751    
    OLOGIC_X0Y91         ODDR (Setup_oddr_C_R)       -0.798     7.953    adc2dac_ram_offset_i/ad9767_0/inst/i_dac_12
  -------------------------------------------------------------------
                         required time                          7.953    
                         arrival time                          -7.099    
  -------------------------------------------------------------------
                         slack                                  0.853    

Slack (MET) :             0.855ns  (required time - arrival time)
  Source:                 adc2dac_ram_offset_i/ad9767_0/inst/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc2dac_ram_offset_i/ad9767_0/inst/i_dac_5/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.185ns  (logic 0.456ns (20.871%)  route 1.729ns (79.129%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.447ns = ( 8.447 - 4.000 ) 
    Source Clock Delay      (SCD):    4.904ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=210, routed)         1.702     4.863    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.743     4.904    adc2dac_ram_offset_i/ad9767_0/inst/dac_clk_i
    SLICE_X43Y54         FDRE                                         r  adc2dac_ram_offset_i/ad9767_0/inst/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDRE (Prop_fdre_C_Q)         0.456     5.360 r  adc2dac_ram_offset_i/ad9767_0/inst/dac_rst_reg/Q
                         net (fo=19, routed)          1.729     7.089    adc2dac_ram_offset_i/ad9767_0/inst/dac_rst
    OLOGIC_X0Y79         ODDR                                         r  adc2dac_ram_offset_i/ad9767_0/inst/i_dac_5/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880     6.820    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 f  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=210, routed)         1.509     8.421    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 f  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.535     8.447    adc2dac_ram_offset_i/ad9767_0/inst/dac_clk_i
    OLOGIC_X0Y79         ODDR                                         f  adc2dac_ram_offset_i/ad9767_0/inst/i_dac_5/C
                         clock pessimism              0.363     8.811    
                         clock uncertainty           -0.069     8.742    
    OLOGIC_X0Y79         ODDR (Setup_oddr_C_R)       -0.798     7.944    adc2dac_ram_offset_i/ad9767_0/inst/i_dac_5
  -------------------------------------------------------------------
                         required time                          7.944    
                         arrival time                          -7.089    
  -------------------------------------------------------------------
                         slack                                  0.855    

Slack (MET) :             0.861ns  (required time - arrival time)
  Source:                 adc2dac_ram_offset_i/ad9767_0/inst/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc2dac_ram_offset_i/ad9767_0/inst/i_dac_1/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.183ns  (logic 0.456ns (20.888%)  route 1.727ns (79.112%))
  Logic Levels:           0  
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.452ns = ( 8.452 - 4.000 ) 
    Source Clock Delay      (SCD):    4.904ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=210, routed)         1.702     4.863    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.743     4.904    adc2dac_ram_offset_i/ad9767_0/inst/dac_clk_i
    SLICE_X43Y54         FDRE                                         r  adc2dac_ram_offset_i/ad9767_0/inst/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDRE (Prop_fdre_C_Q)         0.456     5.360 r  adc2dac_ram_offset_i/ad9767_0/inst/dac_rst_reg/Q
                         net (fo=19, routed)          1.727     7.087    adc2dac_ram_offset_i/ad9767_0/inst/dac_rst
    OLOGIC_X0Y85         ODDR                                         r  adc2dac_ram_offset_i/ad9767_0/inst/i_dac_1/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880     6.820    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 f  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=210, routed)         1.509     8.421    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 f  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.540     8.452    adc2dac_ram_offset_i/ad9767_0/inst/dac_clk_i
    OLOGIC_X0Y85         ODDR                                         f  adc2dac_ram_offset_i/ad9767_0/inst/i_dac_1/C
                         clock pessimism              0.363     8.816    
                         clock uncertainty           -0.069     8.747    
    OLOGIC_X0Y85         ODDR (Setup_oddr_C_R)       -0.798     7.949    adc2dac_ram_offset_i/ad9767_0/inst/i_dac_1
  -------------------------------------------------------------------
                         required time                          7.949    
                         arrival time                          -7.087    
  -------------------------------------------------------------------
                         slack                                  0.861    

Slack (MET) :             0.882ns  (required time - arrival time)
  Source:                 adc2dac_ram_offset_i/ad9767_0/inst/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc2dac_ram_offset_i/ad9767_0/inst/i_dac_2/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.161ns  (logic 0.456ns (21.104%)  route 1.705ns (78.896%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.450ns = ( 8.450 - 4.000 ) 
    Source Clock Delay      (SCD):    4.904ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=210, routed)         1.702     4.863    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.743     4.904    adc2dac_ram_offset_i/ad9767_0/inst/dac_clk_i
    SLICE_X43Y54         FDRE                                         r  adc2dac_ram_offset_i/ad9767_0/inst/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDRE (Prop_fdre_C_Q)         0.456     5.360 r  adc2dac_ram_offset_i/ad9767_0/inst/dac_rst_reg/Q
                         net (fo=19, routed)          1.705     7.065    adc2dac_ram_offset_i/ad9767_0/inst/dac_rst
    OLOGIC_X0Y82         ODDR                                         r  adc2dac_ram_offset_i/ad9767_0/inst/i_dac_2/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880     6.820    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 f  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=210, routed)         1.509     8.421    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 f  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.538     8.450    adc2dac_ram_offset_i/ad9767_0/inst/dac_clk_i
    OLOGIC_X0Y82         ODDR                                         f  adc2dac_ram_offset_i/ad9767_0/inst/i_dac_2/C
                         clock pessimism              0.363     8.814    
                         clock uncertainty           -0.069     8.745    
    OLOGIC_X0Y82         ODDR (Setup_oddr_C_R)       -0.798     7.947    adc2dac_ram_offset_i/ad9767_0/inst/i_dac_2
  -------------------------------------------------------------------
                         required time                          7.947    
                         arrival time                          -7.065    
  -------------------------------------------------------------------
                         slack                                  0.882    

Slack (MET) :             0.979ns  (required time - arrival time)
  Source:                 adc2dac_ram_offset_i/ad9767_0/inst/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc2dac_ram_offset_i/ad9767_0/inst/i_dac_8/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.066ns  (logic 0.456ns (22.076%)  route 1.610ns (77.924%))
  Logic Levels:           0  
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.452ns = ( 8.452 - 4.000 ) 
    Source Clock Delay      (SCD):    4.904ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=210, routed)         1.702     4.863    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.743     4.904    adc2dac_ram_offset_i/ad9767_0/inst/dac_clk_i
    SLICE_X43Y54         FDRE                                         r  adc2dac_ram_offset_i/ad9767_0/inst/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDRE (Prop_fdre_C_Q)         0.456     5.360 r  adc2dac_ram_offset_i/ad9767_0/inst/dac_rst_reg/Q
                         net (fo=19, routed)          1.610     6.970    adc2dac_ram_offset_i/ad9767_0/inst/dac_rst
    OLOGIC_X0Y64         ODDR                                         r  adc2dac_ram_offset_i/ad9767_0/inst/i_dac_8/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880     6.820    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 f  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=210, routed)         1.509     8.421    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 f  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.540     8.452    adc2dac_ram_offset_i/ad9767_0/inst/dac_clk_i
    OLOGIC_X0Y64         ODDR                                         f  adc2dac_ram_offset_i/ad9767_0/inst/i_dac_8/C
                         clock pessimism              0.363     8.816    
                         clock uncertainty           -0.069     8.747    
    OLOGIC_X0Y64         ODDR (Setup_oddr_C_R)       -0.798     7.949    adc2dac_ram_offset_i/ad9767_0/inst/i_dac_8
  -------------------------------------------------------------------
                         required time                          7.949    
                         arrival time                          -6.970    
  -------------------------------------------------------------------
                         slack                                  0.979    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 adc2dac_ram_offset_i/ad9767_0/inst/dac_dat_a_s_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc2dac_ram_offset_i/ad9767_0/inst/dac_dat_a_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.186ns (43.300%)  route 0.244ns (56.700%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=210, routed)         0.551     1.606    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.590     1.645    adc2dac_ram_offset_i/ad9767_0/inst/dac_clk_i
    SLICE_X39Y45         FDRE                                         r  adc2dac_ram_offset_i/ad9767_0/inst/dac_dat_a_s_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.141     1.786 f  adc2dac_ram_offset_i/ad9767_0/inst/dac_dat_a_s_reg[7]/Q
                         net (fo=1, routed)           0.244     2.030    adc2dac_ram_offset_i/ad9767_0/inst/dac_dat_a_s[7]
    SLICE_X42Y52         LUT1 (Prop_lut1_I0_O)        0.045     2.075 r  adc2dac_ram_offset_i/ad9767_0/inst/dac_dat_a[7]_i_1/O
                         net (fo=1, routed)           0.000     2.075    adc2dac_ram_offset_i/ad9767_0/inst/dac_dat_a[7]_i_1_n_0
    SLICE_X42Y52         FDRE                                         r  adc2dac_ram_offset_i/ad9767_0/inst/dac_dat_a_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=210, routed)         0.817     1.963    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.861     2.007    adc2dac_ram_offset_i/ad9767_0/inst/dac_clk_i
    SLICE_X42Y52         FDRE                                         r  adc2dac_ram_offset_i/ad9767_0/inst/dac_dat_a_reg[7]/C
                         clock pessimism             -0.090     1.917    
    SLICE_X42Y52         FDRE (Hold_fdre_C_D)         0.120     2.037    adc2dac_ram_offset_i/ad9767_0/inst/dac_dat_a_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.037    
                         arrival time                           2.075    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 adc2dac_ram_offset_i/ad9767_0/inst/dac_dat_a_s_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc2dac_ram_offset_i/ad9767_0/inst/dac_dat_a_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.186ns (43.300%)  route 0.244ns (56.700%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.646ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=210, routed)         0.551     1.606    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.591     1.646    adc2dac_ram_offset_i/ad9767_0/inst/dac_clk_i
    SLICE_X39Y47         FDRE                                         r  adc2dac_ram_offset_i/ad9767_0/inst/dac_dat_a_s_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.141     1.787 f  adc2dac_ram_offset_i/ad9767_0/inst/dac_dat_a_s_reg[8]/Q
                         net (fo=1, routed)           0.244     2.031    adc2dac_ram_offset_i/ad9767_0/inst/dac_dat_a_s[8]
    SLICE_X42Y54         LUT1 (Prop_lut1_I0_O)        0.045     2.076 r  adc2dac_ram_offset_i/ad9767_0/inst/dac_dat_a[8]_i_1/O
                         net (fo=1, routed)           0.000     2.076    adc2dac_ram_offset_i/ad9767_0/inst/dac_dat_a[8]_i_1_n_0
    SLICE_X42Y54         FDRE                                         r  adc2dac_ram_offset_i/ad9767_0/inst/dac_dat_a_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=210, routed)         0.817     1.963    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.860     2.006    adc2dac_ram_offset_i/ad9767_0/inst/dac_clk_i
    SLICE_X42Y54         FDRE                                         r  adc2dac_ram_offset_i/ad9767_0/inst/dac_dat_a_reg[8]/C
                         clock pessimism             -0.090     1.916    
    SLICE_X42Y54         FDRE (Hold_fdre_C_D)         0.120     2.036    adc2dac_ram_offset_i/ad9767_0/inst/dac_dat_a_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.036    
                         arrival time                           2.076    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 adc2dac_ram_offset_i/ad9767_0/inst/dac_dat_b_s_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc2dac_ram_offset_i/ad9767_0/inst/dac_dat_b_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.186ns (38.016%)  route 0.303ns (61.984%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=210, routed)         0.551     1.606    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.592     1.647    adc2dac_ram_offset_i/ad9767_0/inst/dac_clk_i
    SLICE_X40Y46         FDRE                                         r  adc2dac_ram_offset_i/ad9767_0/inst/dac_dat_b_s_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDRE (Prop_fdre_C_Q)         0.141     1.788 f  adc2dac_ram_offset_i/ad9767_0/inst/dac_dat_b_s_reg[10]/Q
                         net (fo=1, routed)           0.303     2.091    adc2dac_ram_offset_i/ad9767_0/inst/dac_dat_b_s[10]
    SLICE_X42Y57         LUT1 (Prop_lut1_I0_O)        0.045     2.136 r  adc2dac_ram_offset_i/ad9767_0/inst/dac_dat_b[10]_i_1/O
                         net (fo=1, routed)           0.000     2.136    adc2dac_ram_offset_i/ad9767_0/inst/p_1_out[10]
    SLICE_X42Y57         FDRE                                         r  adc2dac_ram_offset_i/ad9767_0/inst/dac_dat_b_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=210, routed)         0.817     1.963    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.859     2.005    adc2dac_ram_offset_i/ad9767_0/inst/dac_clk_i
    SLICE_X42Y57         FDRE                                         r  adc2dac_ram_offset_i/ad9767_0/inst/dac_dat_b_reg[10]/C
                         clock pessimism             -0.090     1.915    
    SLICE_X42Y57         FDRE (Hold_fdre_C_D)         0.121     2.036    adc2dac_ram_offset_i/ad9767_0/inst/dac_dat_b_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.036    
                         arrival time                           2.136    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 adc2dac_ram_offset_i/ad9767_0/inst/dac_dat_a_s_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc2dac_ram_offset_i/ad9767_0/inst/dac_dat_a_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.186ns (36.687%)  route 0.321ns (63.313%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.646ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=210, routed)         0.551     1.606    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.591     1.646    adc2dac_ram_offset_i/ad9767_0/inst/dac_clk_i
    SLICE_X39Y47         FDRE                                         r  adc2dac_ram_offset_i/ad9767_0/inst/dac_dat_a_s_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.141     1.787 f  adc2dac_ram_offset_i/ad9767_0/inst/dac_dat_a_s_reg[6]/Q
                         net (fo=1, routed)           0.321     2.108    adc2dac_ram_offset_i/ad9767_0/inst/dac_dat_a_s[6]
    SLICE_X42Y57         LUT1 (Prop_lut1_I0_O)        0.045     2.153 r  adc2dac_ram_offset_i/ad9767_0/inst/dac_dat_a[6]_i_1/O
                         net (fo=1, routed)           0.000     2.153    adc2dac_ram_offset_i/ad9767_0/inst/dac_dat_a[6]_i_1_n_0
    SLICE_X42Y57         FDRE                                         r  adc2dac_ram_offset_i/ad9767_0/inst/dac_dat_a_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=210, routed)         0.817     1.963    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.859     2.005    adc2dac_ram_offset_i/ad9767_0/inst/dac_clk_i
    SLICE_X42Y57         FDRE                                         r  adc2dac_ram_offset_i/ad9767_0/inst/dac_dat_a_reg[6]/C
                         clock pessimism             -0.090     1.915    
    SLICE_X42Y57         FDRE (Hold_fdre_C_D)         0.121     2.036    adc2dac_ram_offset_i/ad9767_0/inst/dac_dat_a_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.036    
                         arrival time                           2.153    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 adc2dac_ram_offset_i/ad9767_0/inst/dac_dat_b_s_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc2dac_ram_offset_i/ad9767_0/inst/dac_dat_b_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.186ns (35.632%)  route 0.336ns (64.368%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=210, routed)         0.551     1.606    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.593     1.648    adc2dac_ram_offset_i/ad9767_0/inst/dac_clk_i
    SLICE_X41Y49         FDRE                                         r  adc2dac_ram_offset_i/ad9767_0/inst/dac_dat_b_s_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141     1.789 f  adc2dac_ram_offset_i/ad9767_0/inst/dac_dat_b_s_reg[7]/Q
                         net (fo=1, routed)           0.336     2.125    adc2dac_ram_offset_i/ad9767_0/inst/dac_dat_b_s[7]
    SLICE_X42Y54         LUT1 (Prop_lut1_I0_O)        0.045     2.170 r  adc2dac_ram_offset_i/ad9767_0/inst/dac_dat_b[7]_i_1/O
                         net (fo=1, routed)           0.000     2.170    adc2dac_ram_offset_i/ad9767_0/inst/p_1_out[7]
    SLICE_X42Y54         FDRE                                         r  adc2dac_ram_offset_i/ad9767_0/inst/dac_dat_b_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=210, routed)         0.817     1.963    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.860     2.006    adc2dac_ram_offset_i/ad9767_0/inst/dac_clk_i
    SLICE_X42Y54         FDRE                                         r  adc2dac_ram_offset_i/ad9767_0/inst/dac_dat_b_reg[7]/C
                         clock pessimism             -0.090     1.916    
    SLICE_X42Y54         FDRE (Hold_fdre_C_D)         0.121     2.037    adc2dac_ram_offset_i/ad9767_0/inst/dac_dat_b_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.037    
                         arrival time                           2.170    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 adc2dac_ram_offset_i/ad9767_0/inst/dac_dat_b_s_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc2dac_ram_offset_i/ad9767_0/inst/dac_dat_b_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.186ns (32.768%)  route 0.382ns (67.232%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=210, routed)         0.551     1.606    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.593     1.648    adc2dac_ram_offset_i/ad9767_0/inst/dac_clk_i
    SLICE_X40Y49         FDRE                                         r  adc2dac_ram_offset_i/ad9767_0/inst/dac_dat_b_s_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141     1.789 f  adc2dac_ram_offset_i/ad9767_0/inst/dac_dat_b_s_reg[11]/Q
                         net (fo=1, routed)           0.382     2.171    adc2dac_ram_offset_i/ad9767_0/inst/dac_dat_b_s[11]
    SLICE_X42Y57         LUT1 (Prop_lut1_I0_O)        0.045     2.216 r  adc2dac_ram_offset_i/ad9767_0/inst/dac_dat_b[11]_i_1/O
                         net (fo=1, routed)           0.000     2.216    adc2dac_ram_offset_i/ad9767_0/inst/p_1_out[11]
    SLICE_X42Y57         FDRE                                         r  adc2dac_ram_offset_i/ad9767_0/inst/dac_dat_b_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=210, routed)         0.817     1.963    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.859     2.005    adc2dac_ram_offset_i/ad9767_0/inst/dac_clk_i
    SLICE_X42Y57         FDRE                                         r  adc2dac_ram_offset_i/ad9767_0/inst/dac_dat_b_reg[11]/C
                         clock pessimism             -0.090     1.915    
    SLICE_X42Y57         FDRE (Hold_fdre_C_D)         0.121     2.036    adc2dac_ram_offset_i/ad9767_0/inst/dac_dat_b_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.036    
                         arrival time                           2.216    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 adc2dac_ram_offset_i/ad9767_0/inst/dac_dat_a_s_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc2dac_ram_offset_i/ad9767_0/inst/dac_dat_a_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.186ns (32.495%)  route 0.386ns (67.505%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=210, routed)         0.551     1.606    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.590     1.645    adc2dac_ram_offset_i/ad9767_0/inst/dac_clk_i
    SLICE_X39Y45         FDRE                                         r  adc2dac_ram_offset_i/ad9767_0/inst/dac_dat_a_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.141     1.786 f  adc2dac_ram_offset_i/ad9767_0/inst/dac_dat_a_s_reg[3]/Q
                         net (fo=1, routed)           0.386     2.173    adc2dac_ram_offset_i/ad9767_0/inst/dac_dat_a_s[3]
    SLICE_X42Y62         LUT1 (Prop_lut1_I0_O)        0.045     2.218 r  adc2dac_ram_offset_i/ad9767_0/inst/dac_dat_a[3]_i_1/O
                         net (fo=1, routed)           0.000     2.218    adc2dac_ram_offset_i/ad9767_0/inst/dac_dat_a[3]_i_1_n_0
    SLICE_X42Y62         FDRE                                         r  adc2dac_ram_offset_i/ad9767_0/inst/dac_dat_a_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=210, routed)         0.817     1.963    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.856     2.002    adc2dac_ram_offset_i/ad9767_0/inst/dac_clk_i
    SLICE_X42Y62         FDRE                                         r  adc2dac_ram_offset_i/ad9767_0/inst/dac_dat_a_reg[3]/C
                         clock pessimism             -0.090     1.912    
    SLICE_X42Y62         FDRE (Hold_fdre_C_D)         0.120     2.032    adc2dac_ram_offset_i/ad9767_0/inst/dac_dat_a_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.032    
                         arrival time                           2.218    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 adc2dac_ram_offset_i/ad9767_0/inst/dac_dat_a_s_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc2dac_ram_offset_i/ad9767_0/inst/dac_dat_a_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.186ns (32.253%)  route 0.391ns (67.747%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=210, routed)         0.551     1.606    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.590     1.645    adc2dac_ram_offset_i/ad9767_0/inst/dac_clk_i
    SLICE_X39Y46         FDRE                                         r  adc2dac_ram_offset_i/ad9767_0/inst/dac_dat_a_s_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDRE (Prop_fdre_C_Q)         0.141     1.786 f  adc2dac_ram_offset_i/ad9767_0/inst/dac_dat_a_s_reg[10]/Q
                         net (fo=1, routed)           0.391     2.177    adc2dac_ram_offset_i/ad9767_0/inst/dac_dat_a_s[10]
    SLICE_X42Y58         LUT1 (Prop_lut1_I0_O)        0.045     2.222 r  adc2dac_ram_offset_i/ad9767_0/inst/dac_dat_a[10]_i_1/O
                         net (fo=1, routed)           0.000     2.222    adc2dac_ram_offset_i/ad9767_0/inst/dac_dat_a[10]_i_1_n_0
    SLICE_X42Y58         FDRE                                         r  adc2dac_ram_offset_i/ad9767_0/inst/dac_dat_a_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=210, routed)         0.817     1.963    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.859     2.005    adc2dac_ram_offset_i/ad9767_0/inst/dac_clk_i
    SLICE_X42Y58         FDRE                                         r  adc2dac_ram_offset_i/ad9767_0/inst/dac_dat_a_reg[10]/C
                         clock pessimism             -0.090     1.915    
    SLICE_X42Y58         FDRE (Hold_fdre_C_D)         0.120     2.035    adc2dac_ram_offset_i/ad9767_0/inst/dac_dat_a_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.035    
                         arrival time                           2.222    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 adc2dac_ram_offset_i/ad9767_0/inst/dac_dat_a_s_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc2dac_ram_offset_i/ad9767_0/inst/dac_dat_a_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.186ns (32.253%)  route 0.391ns (67.747%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=210, routed)         0.551     1.606    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.590     1.645    adc2dac_ram_offset_i/ad9767_0/inst/dac_clk_i
    SLICE_X39Y45         FDRE                                         r  adc2dac_ram_offset_i/ad9767_0/inst/dac_dat_a_s_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.141     1.786 f  adc2dac_ram_offset_i/ad9767_0/inst/dac_dat_a_s_reg[11]/Q
                         net (fo=1, routed)           0.391     2.177    adc2dac_ram_offset_i/ad9767_0/inst/dac_dat_a_s[11]
    SLICE_X42Y57         LUT1 (Prop_lut1_I0_O)        0.045     2.222 r  adc2dac_ram_offset_i/ad9767_0/inst/dac_dat_a[11]_i_1/O
                         net (fo=1, routed)           0.000     2.222    adc2dac_ram_offset_i/ad9767_0/inst/dac_dat_a[11]_i_1_n_0
    SLICE_X42Y57         FDRE                                         r  adc2dac_ram_offset_i/ad9767_0/inst/dac_dat_a_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=210, routed)         0.817     1.963    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.859     2.005    adc2dac_ram_offset_i/ad9767_0/inst/dac_clk_i
    SLICE_X42Y57         FDRE                                         r  adc2dac_ram_offset_i/ad9767_0/inst/dac_dat_a_reg[11]/C
                         clock pessimism             -0.090     1.915    
    SLICE_X42Y57         FDRE (Hold_fdre_C_D)         0.120     2.035    adc2dac_ram_offset_i/ad9767_0/inst/dac_dat_a_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.035    
                         arrival time                           2.222    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 adc2dac_ram_offset_i/ad9767_0/inst/dac_dat_a_s_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc2dac_ram_offset_i/ad9767_0/inst/dac_dat_a_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.186ns (31.471%)  route 0.405ns (68.529%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=210, routed)         0.551     1.606    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.590     1.645    adc2dac_ram_offset_i/ad9767_0/inst/dac_clk_i
    SLICE_X39Y46         FDRE                                         r  adc2dac_ram_offset_i/ad9767_0/inst/dac_dat_a_s_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDRE (Prop_fdre_C_Q)         0.141     1.786 f  adc2dac_ram_offset_i/ad9767_0/inst/dac_dat_a_s_reg[9]/Q
                         net (fo=1, routed)           0.405     2.191    adc2dac_ram_offset_i/ad9767_0/inst/dac_dat_a_s[9]
    SLICE_X42Y52         LUT1 (Prop_lut1_I0_O)        0.045     2.236 r  adc2dac_ram_offset_i/ad9767_0/inst/dac_dat_a[9]_i_1/O
                         net (fo=1, routed)           0.000     2.236    adc2dac_ram_offset_i/ad9767_0/inst/dac_dat_a[9]_i_1_n_0
    SLICE_X42Y52         FDRE                                         r  adc2dac_ram_offset_i/ad9767_0/inst/dac_dat_a_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=210, routed)         0.817     1.963    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.861     2.007    adc2dac_ram_offset_i/ad9767_0/inst/dac_clk_i
    SLICE_X42Y52         FDRE                                         r  adc2dac_ram_offset_i/ad9767_0/inst/dac_dat_a_reg[9]/C
                         clock pessimism             -0.090     1.917    
    SLICE_X42Y52         FDRE (Hold_fdre_C_D)         0.121     2.038    adc2dac_ram_offset_i/ad9767_0/inst/dac_dat_a_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.038    
                         arrival time                           2.236    
  -------------------------------------------------------------------
                         slack                                  0.199    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dac_clk_out
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         8.000       5.845      BUFGCTRL_X0Y2   adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_dac1_buf/I
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y86    adc2dac_ram_offset_i/ad9767_0/inst/i_dac_0/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y85    adc2dac_ram_offset_i/ad9767_0/inst/i_dac_1/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y70    adc2dac_ram_offset_i/ad9767_0/inst/i_dac_10/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y69    adc2dac_ram_offset_i/ad9767_0/inst/i_dac_11/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y91    adc2dac_ram_offset_i/ad9767_0/inst/i_dac_12/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y92    adc2dac_ram_offset_i/ad9767_0/inst/i_dac_13/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y82    adc2dac_ram_offset_i/ad9767_0/inst/i_dac_2/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y81    adc2dac_ram_offset_i/ad9767_0/inst/i_dac_3/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y80    adc2dac_ram_offset_i/ad9767_0/inst/i_dac_4/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y0  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y58    adc2dac_ram_offset_i/ad9767_0/inst/dac_dat_a_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y57    adc2dac_ram_offset_i/ad9767_0/inst/dac_dat_a_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y58    adc2dac_ram_offset_i/ad9767_0/inst/dac_dat_a_reg[5]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y57    adc2dac_ram_offset_i/ad9767_0/inst/dac_dat_a_reg[6]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y57    adc2dac_ram_offset_i/ad9767_0/inst/dac_dat_b_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y57    adc2dac_ram_offset_i/ad9767_0/inst/dac_dat_b_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y58    adc2dac_ram_offset_i/ad9767_0/inst/dac_dat_b_reg[5]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y65    adc2dac_ram_offset_i/ad9767_0/inst/dac_dat_a_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y68    adc2dac_ram_offset_i/ad9767_0/inst/dac_dat_a_reg[12]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y68    adc2dac_ram_offset_i/ad9767_0/inst/dac_dat_a_reg[13]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y65    adc2dac_ram_offset_i/ad9767_0/inst/dac_dat_a_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y58    adc2dac_ram_offset_i/ad9767_0/inst/dac_dat_a_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y57    adc2dac_ram_offset_i/ad9767_0/inst/dac_dat_a_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y61    adc2dac_ram_offset_i/ad9767_0/inst/dac_dat_a_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y61    adc2dac_ram_offset_i/ad9767_0/inst/dac_dat_a_reg[4]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y58    adc2dac_ram_offset_i/ad9767_0/inst/dac_dat_a_reg[5]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y57    adc2dac_ram_offset_i/ad9767_0/inst/dac_dat_a_reg[6]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X38Y45    adc2dac_ram_offset_i/ad9767_0/inst/dac_dat_a_s_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X39Y46    adc2dac_ram_offset_i/ad9767_0/inst/dac_dat_a_s_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X39Y45    adc2dac_ram_offset_i/ad9767_0/inst/dac_dat_a_s_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.544ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.026ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.544ns  (required time - arrival time)
  Source:                 adc2dac_ram_offset_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/wb_inst/ram_addr_s_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.811ns  (logic 1.856ns (31.941%)  route 3.955ns (68.059%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 10.700 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  adc2dac_ram_offset_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    adc2dac_ram_offset_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  adc2dac_ram_offset_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=891, routed)         1.765     3.073    adc2dac_ram_offset_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  adc2dac_ram_offset_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 f  adc2dac_ram_offset_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=5, routed)           1.095     5.501    adc2dac_ram_offset_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X10Y48         LUT5 (Prop_lut5_I1_O)        0.124     5.625 f  adc2dac_ram_offset_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=4, routed)           0.602     6.227    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/handle_comm/s00_axi_wvalid
    SLICE_X14Y47         LUT4 (Prop_lut4_I2_O)        0.124     6.351 r  adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/handle_comm/start_o_i_2/O
                         net (fo=6, routed)           0.668     7.020    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/handle_comm/start_o_i_2_n_0
    SLICE_X14Y47         LUT5 (Prop_lut5_I3_O)        0.124     7.144 r  adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/handle_comm/addr_reg[0]_i_1/O
                         net (fo=36, routed)          0.916     8.059    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/handle_comm/addr_reg_reg[2]_0[0]
    SLICE_X13Y47         LUT5 (Prop_lut5_I0_O)        0.150     8.209 r  adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/handle_comm/ram_addr_s[11]_i_1__0/O
                         net (fo=12, routed)          0.674     8.883    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/wb_inst/axi_awaddr_reg[2][0]
    SLICE_X12Y44         FDRE                                         r  adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/wb_inst/ram_addr_s_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  adc2dac_ram_offset_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    adc2dac_ram_offset_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  adc2dac_ram_offset_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=891, routed)         1.507    10.699    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/wb_inst/s00_axi_aclk
    SLICE_X12Y44         FDRE                                         r  adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/wb_inst/ram_addr_s_reg[0]/C
                         clock pessimism              0.230    10.930    
                         clock uncertainty           -0.125    10.805    
    SLICE_X12Y44         FDRE (Setup_fdre_C_CE)      -0.377    10.428    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/wb_inst/ram_addr_s_reg[0]
  -------------------------------------------------------------------
                         required time                         10.428    
                         arrival time                          -8.883    
  -------------------------------------------------------------------
                         slack                                  1.544    

Slack (MET) :             1.544ns  (required time - arrival time)
  Source:                 adc2dac_ram_offset_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/wb_inst/ram_addr_s_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.811ns  (logic 1.856ns (31.941%)  route 3.955ns (68.059%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 10.700 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  adc2dac_ram_offset_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    adc2dac_ram_offset_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  adc2dac_ram_offset_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=891, routed)         1.765     3.073    adc2dac_ram_offset_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  adc2dac_ram_offset_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 f  adc2dac_ram_offset_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=5, routed)           1.095     5.501    adc2dac_ram_offset_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X10Y48         LUT5 (Prop_lut5_I1_O)        0.124     5.625 f  adc2dac_ram_offset_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=4, routed)           0.602     6.227    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/handle_comm/s00_axi_wvalid
    SLICE_X14Y47         LUT4 (Prop_lut4_I2_O)        0.124     6.351 r  adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/handle_comm/start_o_i_2/O
                         net (fo=6, routed)           0.668     7.020    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/handle_comm/start_o_i_2_n_0
    SLICE_X14Y47         LUT5 (Prop_lut5_I3_O)        0.124     7.144 r  adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/handle_comm/addr_reg[0]_i_1/O
                         net (fo=36, routed)          0.916     8.059    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/handle_comm/addr_reg_reg[2]_0[0]
    SLICE_X13Y47         LUT5 (Prop_lut5_I0_O)        0.150     8.209 r  adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/handle_comm/ram_addr_s[11]_i_1__0/O
                         net (fo=12, routed)          0.674     8.883    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/wb_inst/axi_awaddr_reg[2][0]
    SLICE_X12Y44         FDRE                                         r  adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/wb_inst/ram_addr_s_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  adc2dac_ram_offset_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    adc2dac_ram_offset_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  adc2dac_ram_offset_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=891, routed)         1.507    10.699    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/wb_inst/s00_axi_aclk
    SLICE_X12Y44         FDRE                                         r  adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/wb_inst/ram_addr_s_reg[1]/C
                         clock pessimism              0.230    10.930    
                         clock uncertainty           -0.125    10.805    
    SLICE_X12Y44         FDRE (Setup_fdre_C_CE)      -0.377    10.428    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/wb_inst/ram_addr_s_reg[1]
  -------------------------------------------------------------------
                         required time                         10.428    
                         arrival time                          -8.883    
  -------------------------------------------------------------------
                         slack                                  1.544    

Slack (MET) :             1.544ns  (required time - arrival time)
  Source:                 adc2dac_ram_offset_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/wb_inst/ram_addr_s_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.811ns  (logic 1.856ns (31.941%)  route 3.955ns (68.059%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 10.700 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  adc2dac_ram_offset_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    adc2dac_ram_offset_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  adc2dac_ram_offset_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=891, routed)         1.765     3.073    adc2dac_ram_offset_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  adc2dac_ram_offset_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 f  adc2dac_ram_offset_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=5, routed)           1.095     5.501    adc2dac_ram_offset_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X10Y48         LUT5 (Prop_lut5_I1_O)        0.124     5.625 f  adc2dac_ram_offset_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=4, routed)           0.602     6.227    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/handle_comm/s00_axi_wvalid
    SLICE_X14Y47         LUT4 (Prop_lut4_I2_O)        0.124     6.351 r  adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/handle_comm/start_o_i_2/O
                         net (fo=6, routed)           0.668     7.020    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/handle_comm/start_o_i_2_n_0
    SLICE_X14Y47         LUT5 (Prop_lut5_I3_O)        0.124     7.144 r  adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/handle_comm/addr_reg[0]_i_1/O
                         net (fo=36, routed)          0.916     8.059    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/handle_comm/addr_reg_reg[2]_0[0]
    SLICE_X13Y47         LUT5 (Prop_lut5_I0_O)        0.150     8.209 r  adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/handle_comm/ram_addr_s[11]_i_1__0/O
                         net (fo=12, routed)          0.674     8.883    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/wb_inst/axi_awaddr_reg[2][0]
    SLICE_X12Y44         FDRE                                         r  adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/wb_inst/ram_addr_s_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  adc2dac_ram_offset_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    adc2dac_ram_offset_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  adc2dac_ram_offset_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=891, routed)         1.507    10.699    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/wb_inst/s00_axi_aclk
    SLICE_X12Y44         FDRE                                         r  adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/wb_inst/ram_addr_s_reg[2]/C
                         clock pessimism              0.230    10.930    
                         clock uncertainty           -0.125    10.805    
    SLICE_X12Y44         FDRE (Setup_fdre_C_CE)      -0.377    10.428    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/wb_inst/ram_addr_s_reg[2]
  -------------------------------------------------------------------
                         required time                         10.428    
                         arrival time                          -8.883    
  -------------------------------------------------------------------
                         slack                                  1.544    

Slack (MET) :             1.544ns  (required time - arrival time)
  Source:                 adc2dac_ram_offset_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/wb_inst/ram_addr_s_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.811ns  (logic 1.856ns (31.941%)  route 3.955ns (68.059%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 10.700 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  adc2dac_ram_offset_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    adc2dac_ram_offset_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  adc2dac_ram_offset_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=891, routed)         1.765     3.073    adc2dac_ram_offset_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  adc2dac_ram_offset_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 f  adc2dac_ram_offset_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=5, routed)           1.095     5.501    adc2dac_ram_offset_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X10Y48         LUT5 (Prop_lut5_I1_O)        0.124     5.625 f  adc2dac_ram_offset_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=4, routed)           0.602     6.227    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/handle_comm/s00_axi_wvalid
    SLICE_X14Y47         LUT4 (Prop_lut4_I2_O)        0.124     6.351 r  adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/handle_comm/start_o_i_2/O
                         net (fo=6, routed)           0.668     7.020    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/handle_comm/start_o_i_2_n_0
    SLICE_X14Y47         LUT5 (Prop_lut5_I3_O)        0.124     7.144 r  adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/handle_comm/addr_reg[0]_i_1/O
                         net (fo=36, routed)          0.916     8.059    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/handle_comm/addr_reg_reg[2]_0[0]
    SLICE_X13Y47         LUT5 (Prop_lut5_I0_O)        0.150     8.209 r  adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/handle_comm/ram_addr_s[11]_i_1__0/O
                         net (fo=12, routed)          0.674     8.883    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/wb_inst/axi_awaddr_reg[2][0]
    SLICE_X12Y44         FDRE                                         r  adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/wb_inst/ram_addr_s_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  adc2dac_ram_offset_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    adc2dac_ram_offset_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  adc2dac_ram_offset_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=891, routed)         1.507    10.699    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/wb_inst/s00_axi_aclk
    SLICE_X12Y44         FDRE                                         r  adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/wb_inst/ram_addr_s_reg[3]/C
                         clock pessimism              0.230    10.930    
                         clock uncertainty           -0.125    10.805    
    SLICE_X12Y44         FDRE (Setup_fdre_C_CE)      -0.377    10.428    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/wb_inst/ram_addr_s_reg[3]
  -------------------------------------------------------------------
                         required time                         10.428    
                         arrival time                          -8.883    
  -------------------------------------------------------------------
                         slack                                  1.544    

Slack (MET) :             1.544ns  (required time - arrival time)
  Source:                 adc2dac_ram_offset_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/wb_inst/ram_addr_s_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.811ns  (logic 1.856ns (31.941%)  route 3.955ns (68.059%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 10.700 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  adc2dac_ram_offset_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    adc2dac_ram_offset_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  adc2dac_ram_offset_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=891, routed)         1.765     3.073    adc2dac_ram_offset_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  adc2dac_ram_offset_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 f  adc2dac_ram_offset_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=5, routed)           1.095     5.501    adc2dac_ram_offset_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X10Y48         LUT5 (Prop_lut5_I1_O)        0.124     5.625 f  adc2dac_ram_offset_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=4, routed)           0.602     6.227    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/handle_comm/s00_axi_wvalid
    SLICE_X14Y47         LUT4 (Prop_lut4_I2_O)        0.124     6.351 r  adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/handle_comm/start_o_i_2/O
                         net (fo=6, routed)           0.668     7.020    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/handle_comm/start_o_i_2_n_0
    SLICE_X14Y47         LUT5 (Prop_lut5_I3_O)        0.124     7.144 r  adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/handle_comm/addr_reg[0]_i_1/O
                         net (fo=36, routed)          0.916     8.059    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/handle_comm/addr_reg_reg[2]_0[0]
    SLICE_X13Y47         LUT5 (Prop_lut5_I0_O)        0.150     8.209 r  adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/handle_comm/ram_addr_s[11]_i_1__0/O
                         net (fo=12, routed)          0.674     8.883    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/wb_inst/axi_awaddr_reg[2][0]
    SLICE_X12Y44         FDRE                                         r  adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/wb_inst/ram_addr_s_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  adc2dac_ram_offset_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    adc2dac_ram_offset_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  adc2dac_ram_offset_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=891, routed)         1.507    10.699    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/wb_inst/s00_axi_aclk
    SLICE_X12Y44         FDRE                                         r  adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/wb_inst/ram_addr_s_reg[4]/C
                         clock pessimism              0.230    10.930    
                         clock uncertainty           -0.125    10.805    
    SLICE_X12Y44         FDRE (Setup_fdre_C_CE)      -0.377    10.428    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/wb_inst/ram_addr_s_reg[4]
  -------------------------------------------------------------------
                         required time                         10.428    
                         arrival time                          -8.883    
  -------------------------------------------------------------------
                         slack                                  1.544    

Slack (MET) :             1.544ns  (required time - arrival time)
  Source:                 adc2dac_ram_offset_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/wb_inst/ram_addr_s_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.811ns  (logic 1.856ns (31.941%)  route 3.955ns (68.059%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 10.700 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  adc2dac_ram_offset_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    adc2dac_ram_offset_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  adc2dac_ram_offset_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=891, routed)         1.765     3.073    adc2dac_ram_offset_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  adc2dac_ram_offset_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 f  adc2dac_ram_offset_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=5, routed)           1.095     5.501    adc2dac_ram_offset_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X10Y48         LUT5 (Prop_lut5_I1_O)        0.124     5.625 f  adc2dac_ram_offset_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=4, routed)           0.602     6.227    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/handle_comm/s00_axi_wvalid
    SLICE_X14Y47         LUT4 (Prop_lut4_I2_O)        0.124     6.351 r  adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/handle_comm/start_o_i_2/O
                         net (fo=6, routed)           0.668     7.020    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/handle_comm/start_o_i_2_n_0
    SLICE_X14Y47         LUT5 (Prop_lut5_I3_O)        0.124     7.144 r  adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/handle_comm/addr_reg[0]_i_1/O
                         net (fo=36, routed)          0.916     8.059    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/handle_comm/addr_reg_reg[2]_0[0]
    SLICE_X13Y47         LUT5 (Prop_lut5_I0_O)        0.150     8.209 r  adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/handle_comm/ram_addr_s[11]_i_1__0/O
                         net (fo=12, routed)          0.674     8.883    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/wb_inst/axi_awaddr_reg[2][0]
    SLICE_X12Y44         FDRE                                         r  adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/wb_inst/ram_addr_s_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  adc2dac_ram_offset_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    adc2dac_ram_offset_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  adc2dac_ram_offset_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=891, routed)         1.507    10.699    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/wb_inst/s00_axi_aclk
    SLICE_X12Y44         FDRE                                         r  adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/wb_inst/ram_addr_s_reg[5]/C
                         clock pessimism              0.230    10.930    
                         clock uncertainty           -0.125    10.805    
    SLICE_X12Y44         FDRE (Setup_fdre_C_CE)      -0.377    10.428    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/wb_inst/ram_addr_s_reg[5]
  -------------------------------------------------------------------
                         required time                         10.428    
                         arrival time                          -8.883    
  -------------------------------------------------------------------
                         slack                                  1.544    

Slack (MET) :             1.544ns  (required time - arrival time)
  Source:                 adc2dac_ram_offset_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/wb_inst/ram_addr_s_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.811ns  (logic 1.856ns (31.941%)  route 3.955ns (68.059%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 10.700 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  adc2dac_ram_offset_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    adc2dac_ram_offset_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  adc2dac_ram_offset_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=891, routed)         1.765     3.073    adc2dac_ram_offset_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  adc2dac_ram_offset_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 f  adc2dac_ram_offset_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=5, routed)           1.095     5.501    adc2dac_ram_offset_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X10Y48         LUT5 (Prop_lut5_I1_O)        0.124     5.625 f  adc2dac_ram_offset_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=4, routed)           0.602     6.227    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/handle_comm/s00_axi_wvalid
    SLICE_X14Y47         LUT4 (Prop_lut4_I2_O)        0.124     6.351 r  adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/handle_comm/start_o_i_2/O
                         net (fo=6, routed)           0.668     7.020    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/handle_comm/start_o_i_2_n_0
    SLICE_X14Y47         LUT5 (Prop_lut5_I3_O)        0.124     7.144 r  adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/handle_comm/addr_reg[0]_i_1/O
                         net (fo=36, routed)          0.916     8.059    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/handle_comm/addr_reg_reg[2]_0[0]
    SLICE_X13Y47         LUT5 (Prop_lut5_I0_O)        0.150     8.209 r  adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/handle_comm/ram_addr_s[11]_i_1__0/O
                         net (fo=12, routed)          0.674     8.883    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/wb_inst/axi_awaddr_reg[2][0]
    SLICE_X12Y44         FDRE                                         r  adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/wb_inst/ram_addr_s_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  adc2dac_ram_offset_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    adc2dac_ram_offset_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  adc2dac_ram_offset_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=891, routed)         1.507    10.699    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/wb_inst/s00_axi_aclk
    SLICE_X12Y44         FDRE                                         r  adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/wb_inst/ram_addr_s_reg[6]/C
                         clock pessimism              0.230    10.930    
                         clock uncertainty           -0.125    10.805    
    SLICE_X12Y44         FDRE (Setup_fdre_C_CE)      -0.377    10.428    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/wb_inst/ram_addr_s_reg[6]
  -------------------------------------------------------------------
                         required time                         10.428    
                         arrival time                          -8.883    
  -------------------------------------------------------------------
                         slack                                  1.544    

Slack (MET) :             1.544ns  (required time - arrival time)
  Source:                 adc2dac_ram_offset_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/wb_inst/ram_addr_s_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.811ns  (logic 1.856ns (31.941%)  route 3.955ns (68.059%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 10.700 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  adc2dac_ram_offset_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    adc2dac_ram_offset_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  adc2dac_ram_offset_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=891, routed)         1.765     3.073    adc2dac_ram_offset_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  adc2dac_ram_offset_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 f  adc2dac_ram_offset_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=5, routed)           1.095     5.501    adc2dac_ram_offset_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X10Y48         LUT5 (Prop_lut5_I1_O)        0.124     5.625 f  adc2dac_ram_offset_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=4, routed)           0.602     6.227    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/handle_comm/s00_axi_wvalid
    SLICE_X14Y47         LUT4 (Prop_lut4_I2_O)        0.124     6.351 r  adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/handle_comm/start_o_i_2/O
                         net (fo=6, routed)           0.668     7.020    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/handle_comm/start_o_i_2_n_0
    SLICE_X14Y47         LUT5 (Prop_lut5_I3_O)        0.124     7.144 r  adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/handle_comm/addr_reg[0]_i_1/O
                         net (fo=36, routed)          0.916     8.059    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/handle_comm/addr_reg_reg[2]_0[0]
    SLICE_X13Y47         LUT5 (Prop_lut5_I0_O)        0.150     8.209 r  adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/handle_comm/ram_addr_s[11]_i_1__0/O
                         net (fo=12, routed)          0.674     8.883    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/wb_inst/axi_awaddr_reg[2][0]
    SLICE_X12Y44         FDRE                                         r  adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/wb_inst/ram_addr_s_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  adc2dac_ram_offset_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    adc2dac_ram_offset_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  adc2dac_ram_offset_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=891, routed)         1.507    10.699    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/wb_inst/s00_axi_aclk
    SLICE_X12Y44         FDRE                                         r  adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/wb_inst/ram_addr_s_reg[7]/C
                         clock pessimism              0.230    10.930    
                         clock uncertainty           -0.125    10.805    
    SLICE_X12Y44         FDRE (Setup_fdre_C_CE)      -0.377    10.428    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/wb_inst/ram_addr_s_reg[7]
  -------------------------------------------------------------------
                         required time                         10.428    
                         arrival time                          -8.883    
  -------------------------------------------------------------------
                         slack                                  1.544    

Slack (MET) :             1.557ns  (required time - arrival time)
  Source:                 adc2dac_ram_offset_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/wb_inst/readdata_s_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.964ns  (logic 1.830ns (30.686%)  route 4.134ns (69.314%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 10.693 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  adc2dac_ram_offset_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    adc2dac_ram_offset_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  adc2dac_ram_offset_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=891, routed)         1.765     3.073    adc2dac_ram_offset_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  adc2dac_ram_offset_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 f  adc2dac_ram_offset_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=5, routed)           1.095     5.501    adc2dac_ram_offset_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X10Y48         LUT5 (Prop_lut5_I1_O)        0.124     5.625 f  adc2dac_ram_offset_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=4, routed)           0.602     6.227    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/handle_comm/s00_axi_wvalid
    SLICE_X14Y47         LUT4 (Prop_lut4_I2_O)        0.124     6.351 r  adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/handle_comm/start_o_i_2/O
                         net (fo=6, routed)           0.668     7.020    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/handle_comm/start_o_i_2_n_0
    SLICE_X14Y47         LUT5 (Prop_lut5_I3_O)        0.124     7.144 r  adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/handle_comm/addr_reg[0]_i_1/O
                         net (fo=36, routed)          0.916     8.059    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/handle_comm/addr_reg_reg[2]_0[0]
    SLICE_X13Y47         LUT5 (Prop_lut5_I2_O)        0.124     8.183 r  adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/handle_comm/readdata_s[31]_i_1/O
                         net (fo=32, routed)          0.853     9.037    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/wb_inst/E[0]
    SLICE_X14Y45         FDRE                                         r  adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/wb_inst/readdata_s_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  adc2dac_ram_offset_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    adc2dac_ram_offset_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  adc2dac_ram_offset_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=891, routed)         1.501    10.693    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/wb_inst/s00_axi_aclk
    SLICE_X14Y45         FDRE                                         r  adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/wb_inst/readdata_s_reg[28]/C
                         clock pessimism              0.230    10.924    
                         clock uncertainty           -0.125    10.799    
    SLICE_X14Y45         FDRE (Setup_fdre_C_CE)      -0.205    10.594    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/wb_inst/readdata_s_reg[28]
  -------------------------------------------------------------------
                         required time                         10.594    
                         arrival time                          -9.037    
  -------------------------------------------------------------------
                         slack                                  1.557    

Slack (MET) :             1.572ns  (required time - arrival time)
  Source:                 adc2dac_ram_offset_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/wb_inst/readdata_s_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.985ns  (logic 1.830ns (30.579%)  route 4.155ns (69.421%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 10.693 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  adc2dac_ram_offset_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    adc2dac_ram_offset_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  adc2dac_ram_offset_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=891, routed)         1.765     3.073    adc2dac_ram_offset_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  adc2dac_ram_offset_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 f  adc2dac_ram_offset_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=5, routed)           1.095     5.501    adc2dac_ram_offset_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X10Y48         LUT5 (Prop_lut5_I1_O)        0.124     5.625 f  adc2dac_ram_offset_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=4, routed)           0.602     6.227    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/handle_comm/s00_axi_wvalid
    SLICE_X14Y47         LUT4 (Prop_lut4_I2_O)        0.124     6.351 r  adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/handle_comm/start_o_i_2/O
                         net (fo=6, routed)           0.668     7.020    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/handle_comm/start_o_i_2_n_0
    SLICE_X14Y47         LUT5 (Prop_lut5_I3_O)        0.124     7.144 r  adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/handle_comm/addr_reg[0]_i_1/O
                         net (fo=36, routed)          0.916     8.059    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/handle_comm/addr_reg_reg[2]_0[0]
    SLICE_X13Y47         LUT5 (Prop_lut5_I2_O)        0.124     8.183 r  adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/handle_comm/readdata_s[31]_i_1/O
                         net (fo=32, routed)          0.874     9.057    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/wb_inst/E[0]
    SLICE_X16Y45         FDRE                                         r  adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/wb_inst/readdata_s_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  adc2dac_ram_offset_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    adc2dac_ram_offset_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  adc2dac_ram_offset_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=891, routed)         1.500    10.692    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/wb_inst/s00_axi_aclk
    SLICE_X16Y45         FDRE                                         r  adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/wb_inst/readdata_s_reg[11]/C
                         clock pessimism              0.230    10.923    
                         clock uncertainty           -0.125    10.798    
    SLICE_X16Y45         FDRE (Setup_fdre_C_CE)      -0.169    10.629    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/wb_inst/readdata_s_reg[11]
  -------------------------------------------------------------------
                         required time                         10.629    
                         arrival time                          -9.057    
  -------------------------------------------------------------------
                         slack                                  1.572    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 adc2dac_ram_offset_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc2dac_ram_offset_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.272%)  route 0.218ns (60.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  adc2dac_ram_offset_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    adc2dac_ram_offset_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  adc2dac_ram_offset_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=891, routed)         0.584     0.925    adc2dac_ram_offset_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X2Y52          FDRE                                         r  adc2dac_ram_offset_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  adc2dac_ram_offset_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[52]/Q
                         net (fo=1, routed)           0.218     1.284    adc2dac_ram_offset_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/m_payload_i_reg[61][21]
    SLICE_X4Y49          FDRE                                         r  adc2dac_ram_offset_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  adc2dac_ram_offset_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    adc2dac_ram_offset_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  adc2dac_ram_offset_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=891, routed)         0.854     1.224    adc2dac_ram_offset_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X4Y49          FDRE                                         r  adc2dac_ram_offset_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/C
                         clock pessimism             -0.029     1.195    
    SLICE_X4Y49          FDRE (Hold_fdre_C_D)         0.063     1.258    adc2dac_ram_offset_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.258    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 adc2dac_ram_offset_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc2dac_ram_offset_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.686%)  route 0.117ns (45.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  adc2dac_ram_offset_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    adc2dac_ram_offset_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  adc2dac_ram_offset_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=891, routed)         0.566     0.907    adc2dac_ram_offset_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X7Y45          FDRE                                         r  adc2dac_ram_offset_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y45          FDRE (Prop_fdre_C_Q)         0.141     1.048 r  adc2dac_ram_offset_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/Q
                         net (fo=1, routed)           0.117     1.164    adc2dac_ram_offset_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[32]
    SLICE_X8Y45          SRLC32E                                      r  adc2dac_ram_offset_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  adc2dac_ram_offset_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    adc2dac_ram_offset_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  adc2dac_ram_offset_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=891, routed)         0.834     1.204    adc2dac_ram_offset_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y45          SRLC32E                                      r  adc2dac_ram_offset_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/CLK
                         clock pessimism             -0.262     0.942    
    SLICE_X8Y45          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.125    adc2dac_ram_offset_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32
  -------------------------------------------------------------------
                         required time                         -1.125    
                         arrival time                           1.164    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 adc2dac_ram_offset_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc2dac_ram_offset_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[10]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.128ns (39.960%)  route 0.192ns (60.040%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  adc2dac_ram_offset_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    adc2dac_ram_offset_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  adc2dac_ram_offset_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=891, routed)         0.582     0.923    adc2dac_ram_offset_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X1Y51          FDRE                                         r  adc2dac_ram_offset_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.128     1.051 r  adc2dac_ram_offset_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.192     1.243    adc2dac_ram_offset_i/processing_system7_0/inst/M_AXI_GP0_BID[10]
    PS7_X0Y0             PS7                                          r  adc2dac_ram_offset_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  adc2dac_ram_offset_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    adc2dac_ram_offset_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  adc2dac_ram_offset_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=891, routed)         0.893     1.263    adc2dac_ram_offset_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  adc2dac_ram_offset_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[10])
                                                     -0.054     1.180    adc2dac_ram_offset_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           1.243    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 adc2dac_ram_offset_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc2dac_ram_offset_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.128ns (39.794%)  route 0.194ns (60.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  adc2dac_ram_offset_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    adc2dac_ram_offset_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  adc2dac_ram_offset_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=891, routed)         0.582     0.923    adc2dac_ram_offset_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X1Y51          FDRE                                         r  adc2dac_ram_offset_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.128     1.051 r  adc2dac_ram_offset_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[13]/Q
                         net (fo=1, routed)           0.194     1.244    adc2dac_ram_offset_i/processing_system7_0/inst/M_AXI_GP0_BID[11]
    PS7_X0Y0             PS7                                          r  adc2dac_ram_offset_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  adc2dac_ram_offset_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    adc2dac_ram_offset_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  adc2dac_ram_offset_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=891, routed)         0.893     1.263    adc2dac_ram_offset_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  adc2dac_ram_offset_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[11])
                                                     -0.053     1.181    adc2dac_ram_offset_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.244    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 adc2dac_ram_offset_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc2dac_ram_offset_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[5]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.148ns (43.510%)  route 0.192ns (56.490%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  adc2dac_ram_offset_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    adc2dac_ram_offset_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  adc2dac_ram_offset_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=891, routed)         0.582     0.923    adc2dac_ram_offset_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X0Y50          FDRE                                         r  adc2dac_ram_offset_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.148     1.071 r  adc2dac_ram_offset_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[7]/Q
                         net (fo=1, routed)           0.192     1.263    adc2dac_ram_offset_i/processing_system7_0/inst/M_AXI_GP0_BID[5]
    PS7_X0Y0             PS7                                          r  adc2dac_ram_offset_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  adc2dac_ram_offset_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    adc2dac_ram_offset_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  adc2dac_ram_offset_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=891, routed)         0.893     1.263    adc2dac_ram_offset_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  adc2dac_ram_offset_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[5])
                                                     -0.053     1.181    adc2dac_ram_offset_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 adc2dac_ram_offset_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc2dac_ram_offset_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[7]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.148ns (43.439%)  route 0.193ns (56.561%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  adc2dac_ram_offset_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    adc2dac_ram_offset_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  adc2dac_ram_offset_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=891, routed)         0.582     0.923    adc2dac_ram_offset_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X0Y50          FDRE                                         r  adc2dac_ram_offset_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.148     1.071 r  adc2dac_ram_offset_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[9]/Q
                         net (fo=1, routed)           0.193     1.263    adc2dac_ram_offset_i/processing_system7_0/inst/M_AXI_GP0_BID[7]
    PS7_X0Y0             PS7                                          r  adc2dac_ram_offset_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  adc2dac_ram_offset_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    adc2dac_ram_offset_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  adc2dac_ram_offset_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=891, routed)         0.893     1.263    adc2dac_ram_offset_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  adc2dac_ram_offset_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[7])
                                                     -0.054     1.180    adc2dac_ram_offset_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 adc2dac_ram_offset_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc2dac_ram_offset_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.209ns (44.411%)  route 0.262ns (55.589%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  adc2dac_ram_offset_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    adc2dac_ram_offset_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  adc2dac_ram_offset_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=891, routed)         0.586     0.927    adc2dac_ram_offset_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X4Y47          FDRE                                         r  adc2dac_ram_offset_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y47          FDRE (Prop_fdre_C_Q)         0.164     1.091 f  adc2dac_ram_offset_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[47]/Q
                         net (fo=9, routed)           0.262     1.352    adc2dac_ram_offset_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/Q[41]
    SLICE_X4Y53          LUT4 (Prop_lut4_I3_O)        0.045     1.397 r  adc2dac_ram_offset_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/wrap_boundary_axaddr_r[6]_i_1/O
                         net (fo=1, routed)           0.000     1.397    adc2dac_ram_offset_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/m_payload_i_reg[6][6]
    SLICE_X4Y53          FDRE                                         r  adc2dac_ram_offset_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  adc2dac_ram_offset_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    adc2dac_ram_offset_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  adc2dac_ram_offset_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=891, routed)         0.852     1.222    adc2dac_ram_offset_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X4Y53          FDRE                                         r  adc2dac_ram_offset_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[6]/C
                         clock pessimism             -0.029     1.193    
    SLICE_X4Y53          FDRE (Hold_fdre_C_D)         0.120     1.313    adc2dac_ram_offset_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.313    
                         arrival time                           1.397    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 adc2dac_ram_offset_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc2dac_ram_offset_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.128ns (52.946%)  route 0.114ns (47.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  adc2dac_ram_offset_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    adc2dac_ram_offset_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  adc2dac_ram_offset_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=891, routed)         0.582     0.923    adc2dac_ram_offset_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X1Y42          FDRE                                         r  adc2dac_ram_offset_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDRE (Prop_fdre_C_Q)         0.128     1.051 r  adc2dac_ram_offset_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/Q
                         net (fo=1, routed)           0.114     1.164    adc2dac_ram_offset_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[5]
    SLICE_X0Y41          SRLC32E                                      r  adc2dac_ram_offset_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  adc2dac_ram_offset_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    adc2dac_ram_offset_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  adc2dac_ram_offset_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=891, routed)         0.850     1.220    adc2dac_ram_offset_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X0Y41          SRLC32E                                      r  adc2dac_ram_offset_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/CLK
                         clock pessimism             -0.281     0.939    
    SLICE_X0Y41          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.069    adc2dac_ram_offset_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                         -1.069    
                         arrival time                           1.164    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 adc2dac_ram_offset_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc2dac_ram_offset_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  adc2dac_ram_offset_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    adc2dac_ram_offset_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  adc2dac_ram_offset_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=891, routed)         0.564     0.905    adc2dac_ram_offset_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X7Y53          FDRE                                         r  adc2dac_ram_offset_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y53          FDRE (Prop_fdre_C_Q)         0.141     1.046 r  adc2dac_ram_offset_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[2]/Q
                         net (fo=1, routed)           0.054     1.100    adc2dac_ram_offset_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r[2]
    SLICE_X6Y53          LUT5 (Prop_lut5_I4_O)        0.045     1.145 r  adc2dac_ram_offset_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[2]_i_1/O
                         net (fo=1, routed)           0.000     1.145    adc2dac_ram_offset_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[2]_i_1_n_0
    SLICE_X6Y53          FDRE                                         r  adc2dac_ram_offset_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  adc2dac_ram_offset_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    adc2dac_ram_offset_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  adc2dac_ram_offset_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=891, routed)         0.833     1.203    adc2dac_ram_offset_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X6Y53          FDRE                                         r  adc2dac_ram_offset_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[2]/C
                         clock pessimism             -0.285     0.918    
    SLICE_X6Y53          FDRE (Hold_fdre_C_D)         0.121     1.039    adc2dac_ram_offset_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.039    
                         arrival time                           1.145    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 adc2dac_ram_offset_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/cnt_read_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc2dac_ram_offset_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.187ns (38.758%)  route 0.295ns (61.242%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  adc2dac_ram_offset_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    adc2dac_ram_offset_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  adc2dac_ram_offset_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=891, routed)         0.565     0.906    adc2dac_ram_offset_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/aclk
    SLICE_X7Y50          FDSE                                         r  adc2dac_ram_offset_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/cnt_read_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y50          FDSE (Prop_fdse_C_Q)         0.141     1.047 r  adc2dac_ram_offset_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/cnt_read_reg[0]/Q
                         net (fo=7, routed)           0.295     1.342    adc2dac_ram_offset_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/Q[0]
    SLICE_X7Y49          LUT4 (Prop_lut4_I2_O)        0.046     1.388 r  adc2dac_ram_offset_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/mhandshake_r_i_1/O
                         net (fo=3, routed)           0.000     1.388    adc2dac_ram_offset_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake
    SLICE_X7Y49          FDRE                                         r  adc2dac_ram_offset_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  adc2dac_ram_offset_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    adc2dac_ram_offset_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  adc2dac_ram_offset_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=891, routed)         0.835     1.205    adc2dac_ram_offset_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X7Y49          FDRE                                         r  adc2dac_ram_offset_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
                         clock pessimism             -0.029     1.176    
    SLICE_X7Y49          FDRE (Hold_fdre_C_D)         0.101     1.277    adc2dac_ram_offset_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           1.388    
  -------------------------------------------------------------------
                         slack                                  0.111    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adc2dac_ram_offset_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y9    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y8    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/ram_msb/mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y9    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/ram_msb/mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y8    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/mem_reg_0/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0  adc2dac_ram_offset_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDCE/C              n/a            1.000         8.000       7.000      SLICE_X16Y43   adc2dac_ram_offset_i/add_const_0/U0/wb_add_const_inst/offset_s_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         8.000       7.000      SLICE_X18Y44   adc2dac_ram_offset_i/add_const_0/U0/wb_add_const_inst/offset_s_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         8.000       7.000      SLICE_X18Y44   adc2dac_ram_offset_i/add_const_0/U0/wb_add_const_inst/offset_s_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         8.000       7.000      SLICE_X18Y44   adc2dac_ram_offset_i/add_const_0/U0/wb_add_const_inst/offset_s_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         8.000       7.000      SLICE_X18Y44   adc2dac_ram_offset_i/add_const_0/U0/wb_add_const_inst/offset_s_reg[13]/C
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X4Y44    adc2dac_ram_offset_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X4Y44    adc2dac_ram_offset_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X4Y46    adc2dac_ram_offset_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X4Y46    adc2dac_ram_offset_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X4Y44    adc2dac_ram_offset_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X4Y44    adc2dac_ram_offset_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X4Y44    adc2dac_ram_offset_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X4Y44    adc2dac_ram_offset_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X4Y44    adc2dac_ram_offset_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X4Y44    adc2dac_ram_offset_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X4Y41    adc2dac_ram_offset_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X4Y41    adc2dac_ram_offset_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X4Y41    adc2dac_ram_offset_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X4Y41    adc2dac_ram_offset_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X12Y43   adc2dac_ram_offset_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X10Y43   adc2dac_ram_offset_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X10Y44   adc2dac_ram_offset_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X10Y43   adc2dac_ram_offset_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X10Y43   adc2dac_ram_offset_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y43    adc2dac_ram_offset_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  adc_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.825ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.223ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.825ns  (required time - arrival time)
  Source:                 adc2dac_ram_offset_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc2dac_ram_offset_i/add_const_0/U0/add_constLogic/data_s_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.031ns  (logic 0.456ns (6.485%)  route 6.575ns (93.515%))
  Logic Levels:           0  
  Clock Path Skew:        1.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.487ns = ( 12.487 - 8.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  adc2dac_ram_offset_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    adc2dac_ram_offset_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  adc2dac_ram_offset_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=891, routed)         1.674     2.982    adc2dac_ram_offset_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X17Y46         FDRE                                         r  adc2dac_ram_offset_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y46         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  adc2dac_ram_offset_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=206, routed)         6.575    10.013    adc2dac_ram_offset_i/add_const_0/U0/add_constLogic/data_rst_i
    SLICE_X38Y43         FDRE                                         r  adc2dac_ram_offset_i/add_const_0/U0/add_constLogic/data_s_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=210, routed)         1.575    12.487    adc2dac_ram_offset_i/add_const_0/U0/add_constLogic/data_clk_i
    SLICE_X38Y43         FDRE                                         r  adc2dac_ram_offset_i/add_const_0/U0/add_constLogic/data_s_reg[12]/C
                         clock pessimism              0.000    12.487    
                         clock uncertainty           -0.125    12.362    
    SLICE_X38Y43         FDRE (Setup_fdre_C_R)       -0.524    11.838    adc2dac_ram_offset_i/add_const_0/U0/add_constLogic/data_s_reg[12]
  -------------------------------------------------------------------
                         required time                         11.838    
                         arrival time                         -10.013    
  -------------------------------------------------------------------
                         slack                                  1.825    

Slack (MET) :             1.825ns  (required time - arrival time)
  Source:                 adc2dac_ram_offset_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc2dac_ram_offset_i/add_const_0/U0/add_constLogic/data_s_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.031ns  (logic 0.456ns (6.485%)  route 6.575ns (93.515%))
  Logic Levels:           0  
  Clock Path Skew:        1.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.487ns = ( 12.487 - 8.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  adc2dac_ram_offset_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    adc2dac_ram_offset_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  adc2dac_ram_offset_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=891, routed)         1.674     2.982    adc2dac_ram_offset_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X17Y46         FDRE                                         r  adc2dac_ram_offset_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y46         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  adc2dac_ram_offset_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=206, routed)         6.575    10.013    adc2dac_ram_offset_i/add_const_0/U0/add_constLogic/data_rst_i
    SLICE_X38Y43         FDRE                                         r  adc2dac_ram_offset_i/add_const_0/U0/add_constLogic/data_s_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=210, routed)         1.575    12.487    adc2dac_ram_offset_i/add_const_0/U0/add_constLogic/data_clk_i
    SLICE_X38Y43         FDRE                                         r  adc2dac_ram_offset_i/add_const_0/U0/add_constLogic/data_s_reg[13]/C
                         clock pessimism              0.000    12.487    
                         clock uncertainty           -0.125    12.362    
    SLICE_X38Y43         FDRE (Setup_fdre_C_R)       -0.524    11.838    adc2dac_ram_offset_i/add_const_0/U0/add_constLogic/data_s_reg[13]
  -------------------------------------------------------------------
                         required time                         11.838    
                         arrival time                         -10.013    
  -------------------------------------------------------------------
                         slack                                  1.825    

Slack (MET) :             2.243ns  (required time - arrival time)
  Source:                 adc2dac_ram_offset_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc2dac_ram_offset_i/add_const_1/U0/add_constLogic/data_s_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.709ns  (logic 0.456ns (6.797%)  route 6.253ns (93.203%))
  Logic Levels:           0  
  Clock Path Skew:        1.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.488ns = ( 12.488 - 8.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  adc2dac_ram_offset_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    adc2dac_ram_offset_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  adc2dac_ram_offset_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=891, routed)         1.674     2.982    adc2dac_ram_offset_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X17Y46         FDRE                                         r  adc2dac_ram_offset_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y46         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  adc2dac_ram_offset_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=206, routed)         6.253     9.691    adc2dac_ram_offset_i/add_const_1/U0/add_constLogic/data_rst_i
    SLICE_X40Y43         FDRE                                         r  adc2dac_ram_offset_i/add_const_1/U0/add_constLogic/data_s_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=210, routed)         1.576    12.488    adc2dac_ram_offset_i/add_const_1/U0/add_constLogic/data_clk_i
    SLICE_X40Y43         FDRE                                         r  adc2dac_ram_offset_i/add_const_1/U0/add_constLogic/data_s_reg[12]/C
                         clock pessimism              0.000    12.488    
                         clock uncertainty           -0.125    12.363    
    SLICE_X40Y43         FDRE (Setup_fdre_C_R)       -0.429    11.934    adc2dac_ram_offset_i/add_const_1/U0/add_constLogic/data_s_reg[12]
  -------------------------------------------------------------------
                         required time                         11.934    
                         arrival time                          -9.691    
  -------------------------------------------------------------------
                         slack                                  2.243    

Slack (MET) :             2.243ns  (required time - arrival time)
  Source:                 adc2dac_ram_offset_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc2dac_ram_offset_i/add_const_1/U0/add_constLogic/data_s_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.709ns  (logic 0.456ns (6.797%)  route 6.253ns (93.203%))
  Logic Levels:           0  
  Clock Path Skew:        1.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.488ns = ( 12.488 - 8.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  adc2dac_ram_offset_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    adc2dac_ram_offset_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  adc2dac_ram_offset_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=891, routed)         1.674     2.982    adc2dac_ram_offset_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X17Y46         FDRE                                         r  adc2dac_ram_offset_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y46         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  adc2dac_ram_offset_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=206, routed)         6.253     9.691    adc2dac_ram_offset_i/add_const_1/U0/add_constLogic/data_rst_i
    SLICE_X40Y43         FDRE                                         r  adc2dac_ram_offset_i/add_const_1/U0/add_constLogic/data_s_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=210, routed)         1.576    12.488    adc2dac_ram_offset_i/add_const_1/U0/add_constLogic/data_clk_i
    SLICE_X40Y43         FDRE                                         r  adc2dac_ram_offset_i/add_const_1/U0/add_constLogic/data_s_reg[13]/C
                         clock pessimism              0.000    12.488    
                         clock uncertainty           -0.125    12.363    
    SLICE_X40Y43         FDRE (Setup_fdre_C_R)       -0.429    11.934    adc2dac_ram_offset_i/add_const_1/U0/add_constLogic/data_s_reg[13]
  -------------------------------------------------------------------
                         required time                         11.934    
                         arrival time                          -9.691    
  -------------------------------------------------------------------
                         slack                                  2.243    

Slack (MET) :             2.391ns  (required time - arrival time)
  Source:                 adc2dac_ram_offset_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc2dac_ram_offset_i/add_const_1/U0/add_constLogic/data_s_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.561ns  (logic 0.456ns (6.950%)  route 6.105ns (93.050%))
  Logic Levels:           0  
  Clock Path Skew:        1.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.487ns = ( 12.487 - 8.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  adc2dac_ram_offset_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    adc2dac_ram_offset_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  adc2dac_ram_offset_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=891, routed)         1.674     2.982    adc2dac_ram_offset_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X17Y46         FDRE                                         r  adc2dac_ram_offset_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y46         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  adc2dac_ram_offset_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=206, routed)         6.105     9.543    adc2dac_ram_offset_i/add_const_1/U0/add_constLogic/data_rst_i
    SLICE_X40Y42         FDRE                                         r  adc2dac_ram_offset_i/add_const_1/U0/add_constLogic/data_s_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=210, routed)         1.575    12.487    adc2dac_ram_offset_i/add_const_1/U0/add_constLogic/data_clk_i
    SLICE_X40Y42         FDRE                                         r  adc2dac_ram_offset_i/add_const_1/U0/add_constLogic/data_s_reg[10]/C
                         clock pessimism              0.000    12.487    
                         clock uncertainty           -0.125    12.362    
    SLICE_X40Y42         FDRE (Setup_fdre_C_R)       -0.429    11.933    adc2dac_ram_offset_i/add_const_1/U0/add_constLogic/data_s_reg[10]
  -------------------------------------------------------------------
                         required time                         11.933    
                         arrival time                          -9.543    
  -------------------------------------------------------------------
                         slack                                  2.391    

Slack (MET) :             2.391ns  (required time - arrival time)
  Source:                 adc2dac_ram_offset_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc2dac_ram_offset_i/add_const_1/U0/add_constLogic/data_s_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.561ns  (logic 0.456ns (6.950%)  route 6.105ns (93.050%))
  Logic Levels:           0  
  Clock Path Skew:        1.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.487ns = ( 12.487 - 8.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  adc2dac_ram_offset_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    adc2dac_ram_offset_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  adc2dac_ram_offset_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=891, routed)         1.674     2.982    adc2dac_ram_offset_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X17Y46         FDRE                                         r  adc2dac_ram_offset_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y46         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  adc2dac_ram_offset_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=206, routed)         6.105     9.543    adc2dac_ram_offset_i/add_const_1/U0/add_constLogic/data_rst_i
    SLICE_X40Y42         FDRE                                         r  adc2dac_ram_offset_i/add_const_1/U0/add_constLogic/data_s_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=210, routed)         1.575    12.487    adc2dac_ram_offset_i/add_const_1/U0/add_constLogic/data_clk_i
    SLICE_X40Y42         FDRE                                         r  adc2dac_ram_offset_i/add_const_1/U0/add_constLogic/data_s_reg[11]/C
                         clock pessimism              0.000    12.487    
                         clock uncertainty           -0.125    12.362    
    SLICE_X40Y42         FDRE (Setup_fdre_C_R)       -0.429    11.933    adc2dac_ram_offset_i/add_const_1/U0/add_constLogic/data_s_reg[11]
  -------------------------------------------------------------------
                         required time                         11.933    
                         arrival time                          -9.543    
  -------------------------------------------------------------------
                         slack                                  2.391    

Slack (MET) :             2.391ns  (required time - arrival time)
  Source:                 adc2dac_ram_offset_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc2dac_ram_offset_i/add_const_1/U0/add_constLogic/data_s_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.561ns  (logic 0.456ns (6.950%)  route 6.105ns (93.050%))
  Logic Levels:           0  
  Clock Path Skew:        1.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.487ns = ( 12.487 - 8.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  adc2dac_ram_offset_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    adc2dac_ram_offset_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  adc2dac_ram_offset_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=891, routed)         1.674     2.982    adc2dac_ram_offset_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X17Y46         FDRE                                         r  adc2dac_ram_offset_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y46         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  adc2dac_ram_offset_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=206, routed)         6.105     9.543    adc2dac_ram_offset_i/add_const_1/U0/add_constLogic/data_rst_i
    SLICE_X40Y42         FDRE                                         r  adc2dac_ram_offset_i/add_const_1/U0/add_constLogic/data_s_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=210, routed)         1.575    12.487    adc2dac_ram_offset_i/add_const_1/U0/add_constLogic/data_clk_i
    SLICE_X40Y42         FDRE                                         r  adc2dac_ram_offset_i/add_const_1/U0/add_constLogic/data_s_reg[8]/C
                         clock pessimism              0.000    12.487    
                         clock uncertainty           -0.125    12.362    
    SLICE_X40Y42         FDRE (Setup_fdre_C_R)       -0.429    11.933    adc2dac_ram_offset_i/add_const_1/U0/add_constLogic/data_s_reg[8]
  -------------------------------------------------------------------
                         required time                         11.933    
                         arrival time                          -9.543    
  -------------------------------------------------------------------
                         slack                                  2.391    

Slack (MET) :             2.391ns  (required time - arrival time)
  Source:                 adc2dac_ram_offset_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc2dac_ram_offset_i/add_const_1/U0/add_constLogic/data_s_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.561ns  (logic 0.456ns (6.950%)  route 6.105ns (93.050%))
  Logic Levels:           0  
  Clock Path Skew:        1.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.487ns = ( 12.487 - 8.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  adc2dac_ram_offset_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    adc2dac_ram_offset_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  adc2dac_ram_offset_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=891, routed)         1.674     2.982    adc2dac_ram_offset_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X17Y46         FDRE                                         r  adc2dac_ram_offset_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y46         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  adc2dac_ram_offset_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=206, routed)         6.105     9.543    adc2dac_ram_offset_i/add_const_1/U0/add_constLogic/data_rst_i
    SLICE_X40Y42         FDRE                                         r  adc2dac_ram_offset_i/add_const_1/U0/add_constLogic/data_s_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=210, routed)         1.575    12.487    adc2dac_ram_offset_i/add_const_1/U0/add_constLogic/data_clk_i
    SLICE_X40Y42         FDRE                                         r  adc2dac_ram_offset_i/add_const_1/U0/add_constLogic/data_s_reg[9]/C
                         clock pessimism              0.000    12.487    
                         clock uncertainty           -0.125    12.362    
    SLICE_X40Y42         FDRE (Setup_fdre_C_R)       -0.429    11.933    adc2dac_ram_offset_i/add_const_1/U0/add_constLogic/data_s_reg[9]
  -------------------------------------------------------------------
                         required time                         11.933    
                         arrival time                          -9.543    
  -------------------------------------------------------------------
                         slack                                  2.391    

Slack (MET) :             2.539ns  (required time - arrival time)
  Source:                 adc2dac_ram_offset_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc2dac_ram_offset_i/add_const_1/U0/add_constLogic/data_s_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.412ns  (logic 0.456ns (7.111%)  route 5.956ns (92.889%))
  Logic Levels:           0  
  Clock Path Skew:        1.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.487ns = ( 12.487 - 8.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  adc2dac_ram_offset_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    adc2dac_ram_offset_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  adc2dac_ram_offset_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=891, routed)         1.674     2.982    adc2dac_ram_offset_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X17Y46         FDRE                                         r  adc2dac_ram_offset_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y46         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  adc2dac_ram_offset_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=206, routed)         5.956     9.394    adc2dac_ram_offset_i/add_const_1/U0/add_constLogic/data_rst_i
    SLICE_X40Y41         FDRE                                         r  adc2dac_ram_offset_i/add_const_1/U0/add_constLogic/data_s_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=210, routed)         1.575    12.487    adc2dac_ram_offset_i/add_const_1/U0/add_constLogic/data_clk_i
    SLICE_X40Y41         FDRE                                         r  adc2dac_ram_offset_i/add_const_1/U0/add_constLogic/data_s_reg[4]/C
                         clock pessimism              0.000    12.487    
                         clock uncertainty           -0.125    12.362    
    SLICE_X40Y41         FDRE (Setup_fdre_C_R)       -0.429    11.933    adc2dac_ram_offset_i/add_const_1/U0/add_constLogic/data_s_reg[4]
  -------------------------------------------------------------------
                         required time                         11.933    
                         arrival time                          -9.394    
  -------------------------------------------------------------------
                         slack                                  2.539    

Slack (MET) :             2.539ns  (required time - arrival time)
  Source:                 adc2dac_ram_offset_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc2dac_ram_offset_i/add_const_1/U0/add_constLogic/data_s_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.412ns  (logic 0.456ns (7.111%)  route 5.956ns (92.889%))
  Logic Levels:           0  
  Clock Path Skew:        1.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.487ns = ( 12.487 - 8.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  adc2dac_ram_offset_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    adc2dac_ram_offset_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  adc2dac_ram_offset_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=891, routed)         1.674     2.982    adc2dac_ram_offset_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X17Y46         FDRE                                         r  adc2dac_ram_offset_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y46         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  adc2dac_ram_offset_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=206, routed)         5.956     9.394    adc2dac_ram_offset_i/add_const_1/U0/add_constLogic/data_rst_i
    SLICE_X40Y41         FDRE                                         r  adc2dac_ram_offset_i/add_const_1/U0/add_constLogic/data_s_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=210, routed)         1.575    12.487    adc2dac_ram_offset_i/add_const_1/U0/add_constLogic/data_clk_i
    SLICE_X40Y41         FDRE                                         r  adc2dac_ram_offset_i/add_const_1/U0/add_constLogic/data_s_reg[5]/C
                         clock pessimism              0.000    12.487    
                         clock uncertainty           -0.125    12.362    
    SLICE_X40Y41         FDRE (Setup_fdre_C_R)       -0.429    11.933    adc2dac_ram_offset_i/add_const_1/U0/add_constLogic/data_s_reg[5]
  -------------------------------------------------------------------
                         required time                         11.933    
                         arrival time                          -9.394    
  -------------------------------------------------------------------
                         slack                                  2.539    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/sync_start_dis.start_acquisition2_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/start_acquisition3_s_reg/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.494ns  (logic 0.164ns (10.980%)  route 1.330ns (89.020%))
  Logic Levels:           0  
  Clock Path Skew:        1.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  adc2dac_ram_offset_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    adc2dac_ram_offset_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  adc2dac_ram_offset_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=891, routed)         0.559     0.900    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/s00_axi_aclk
    SLICE_X24Y42         FDRE                                         r  adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/sync_start_dis.start_acquisition2_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y42         FDRE (Prop_fdre_C_Q)         0.164     1.064 r  adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/sync_start_dis.start_acquisition2_s_reg/Q
                         net (fo=2, routed)           1.330     2.393    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/start_acquisition2_s
    SLICE_X25Y42         FDRE                                         r  adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/start_acquisition3_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=210, routed)         0.827     1.973    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/data1_clk_i
    SLICE_X25Y42         FDRE                                         r  adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/start_acquisition3_s_reg/C
                         clock pessimism              0.000     1.973    
                         clock uncertainty            0.125     2.098    
    SLICE_X25Y42         FDRE (Hold_fdre_C_D)         0.072     2.170    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/start_acquisition3_s_reg
  -------------------------------------------------------------------
                         required time                         -2.170    
                         arrival time                           2.393    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/sync_start_dis.start_acquisition2_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/start_acquisition3_s_reg/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.530ns  (logic 0.164ns (10.722%)  route 1.366ns (89.278%))
  Logic Levels:           0  
  Clock Path Skew:        1.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  adc2dac_ram_offset_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    adc2dac_ram_offset_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  adc2dac_ram_offset_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=891, routed)         0.565     0.906    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/s00_axi_aclk
    SLICE_X12Y42         FDRE                                         r  adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/sync_start_dis.start_acquisition2_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y42         FDRE (Prop_fdre_C_Q)         0.164     1.070 r  adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/sync_start_dis.start_acquisition2_s_reg/Q
                         net (fo=2, routed)           1.366     2.435    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/sync_start_dis.start_acquisition2_s_reg_n_0
    SLICE_X11Y41         FDRE                                         r  adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/start_acquisition3_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=210, routed)         0.833     1.979    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/data2_clk_i
    SLICE_X11Y41         FDRE                                         r  adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/start_acquisition3_s_reg/C
                         clock pessimism              0.000     1.979    
                         clock uncertainty            0.125     2.104    
    SLICE_X11Y41         FDRE (Hold_fdre_C_D)         0.071     2.175    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/start_acquisition3_s_reg
  -------------------------------------------------------------------
                         required time                         -2.175    
                         arrival time                           2.435    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 adc2dac_ram_offset_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/ram_en_o_reg/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.679ns  (logic 0.187ns (11.139%)  route 1.492ns (88.861%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  adc2dac_ram_offset_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    adc2dac_ram_offset_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  adc2dac_ram_offset_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=891, routed)         0.563     0.904    adc2dac_ram_offset_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X17Y46         FDRE                                         r  adc2dac_ram_offset_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y46         FDRE (Prop_fdre_C_Q)         0.141     1.044 f  adc2dac_ram_offset_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=206, routed)         1.492     2.536    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/data2_rst_i
    SLICE_X11Y41         LUT3 (Prop_lut3_I2_O)        0.046     2.582 r  adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/ram_en_o_i_1__0/O
                         net (fo=1, routed)           0.000     2.582    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/ram_en_o_i_1__0_n_0
    SLICE_X11Y41         FDRE                                         r  adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/ram_en_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=210, routed)         0.833     1.979    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/data2_clk_i
    SLICE_X11Y41         FDRE                                         r  adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/ram_en_o_reg/C
                         clock pessimism              0.000     1.979    
                         clock uncertainty            0.125     2.104    
    SLICE_X11Y41         FDRE (Hold_fdre_C_D)         0.107     2.211    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/ram_en_o_reg
  -------------------------------------------------------------------
                         required time                         -2.211    
                         arrival time                           2.582    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 adc2dac_ram_offset_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/busy_s_reg/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.678ns  (logic 0.186ns (11.086%)  route 1.492ns (88.914%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  adc2dac_ram_offset_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    adc2dac_ram_offset_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  adc2dac_ram_offset_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=891, routed)         0.563     0.904    adc2dac_ram_offset_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X17Y46         FDRE                                         r  adc2dac_ram_offset_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y46         FDRE (Prop_fdre_C_Q)         0.141     1.044 f  adc2dac_ram_offset_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=206, routed)         1.492     2.536    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/data2_rst_i
    SLICE_X11Y41         LUT6 (Prop_lut6_I5_O)        0.045     2.581 r  adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/busy_s_i_1__0/O
                         net (fo=1, routed)           0.000     2.581    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/busy_s_i_1__0_n_0
    SLICE_X11Y41         FDRE                                         r  adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/busy_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=210, routed)         0.833     1.979    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/data2_clk_i
    SLICE_X11Y41         FDRE                                         r  adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/busy_s_reg/C
                         clock pessimism              0.000     1.979    
                         clock uncertainty            0.125     2.104    
    SLICE_X11Y41         FDRE (Hold_fdre_C_D)         0.092     2.196    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/busy_s_reg
  -------------------------------------------------------------------
                         required time                         -2.196    
                         arrival time                           2.581    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 adc2dac_ram_offset_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/acquis_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.678ns  (logic 0.186ns (11.086%)  route 1.492ns (88.914%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  adc2dac_ram_offset_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    adc2dac_ram_offset_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  adc2dac_ram_offset_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=891, routed)         0.563     0.904    adc2dac_ram_offset_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X17Y46         FDRE                                         r  adc2dac_ram_offset_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y46         FDRE (Prop_fdre_C_Q)         0.141     1.044 f  adc2dac_ram_offset_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=206, routed)         1.492     2.536    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/data2_rst_i
    SLICE_X11Y41         LUT5 (Prop_lut5_I4_O)        0.045     2.581 r  adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/acquis_reg_i_1__0/O
                         net (fo=1, routed)           0.000     2.581    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/acquis_reg_i_1__0_n_0
    SLICE_X11Y41         FDRE                                         r  adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/acquis_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=210, routed)         0.833     1.979    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/data2_clk_i
    SLICE_X11Y41         FDRE                                         r  adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/acquis_reg_reg/C
                         clock pessimism              0.000     1.979    
                         clock uncertainty            0.125     2.104    
    SLICE_X11Y41         FDRE (Hold_fdre_C_D)         0.091     2.195    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/acquis_reg_reg
  -------------------------------------------------------------------
                         required time                         -2.195    
                         arrival time                           2.581    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.472ns  (arrival time - required time)
  Source:                 adc2dac_ram_offset_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/ram_data_s_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.681ns  (logic 0.141ns (8.388%)  route 1.540ns (91.612%))
  Logic Levels:           0  
  Clock Path Skew:        1.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  adc2dac_ram_offset_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    adc2dac_ram_offset_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  adc2dac_ram_offset_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=891, routed)         0.563     0.904    adc2dac_ram_offset_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X17Y46         FDRE                                         r  adc2dac_ram_offset_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y46         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  adc2dac_ram_offset_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=206, routed)         1.540     2.585    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/data2_rst_i
    SLICE_X10Y41         FDRE                                         r  adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/ram_data_s_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=210, routed)         0.833     1.979    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/data2_clk_i
    SLICE_X10Y41         FDRE                                         r  adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/ram_data_s_reg[10]/C
                         clock pessimism              0.000     1.979    
                         clock uncertainty            0.125     2.104    
    SLICE_X10Y41         FDRE (Hold_fdre_C_R)         0.009     2.113    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/ram_data_s_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.113    
                         arrival time                           2.585    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.472ns  (arrival time - required time)
  Source:                 adc2dac_ram_offset_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/ram_data_s_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.681ns  (logic 0.141ns (8.388%)  route 1.540ns (91.612%))
  Logic Levels:           0  
  Clock Path Skew:        1.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  adc2dac_ram_offset_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    adc2dac_ram_offset_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  adc2dac_ram_offset_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=891, routed)         0.563     0.904    adc2dac_ram_offset_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X17Y46         FDRE                                         r  adc2dac_ram_offset_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y46         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  adc2dac_ram_offset_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=206, routed)         1.540     2.585    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/data2_rst_i
    SLICE_X10Y41         FDRE                                         r  adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/ram_data_s_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=210, routed)         0.833     1.979    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/data2_clk_i
    SLICE_X10Y41         FDRE                                         r  adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/ram_data_s_reg[11]/C
                         clock pessimism              0.000     1.979    
                         clock uncertainty            0.125     2.104    
    SLICE_X10Y41         FDRE (Hold_fdre_C_R)         0.009     2.113    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/ram_data_s_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.113    
                         arrival time                           2.585    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.472ns  (arrival time - required time)
  Source:                 adc2dac_ram_offset_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/ram_data_s_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.681ns  (logic 0.141ns (8.388%)  route 1.540ns (91.612%))
  Logic Levels:           0  
  Clock Path Skew:        1.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  adc2dac_ram_offset_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    adc2dac_ram_offset_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  adc2dac_ram_offset_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=891, routed)         0.563     0.904    adc2dac_ram_offset_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X17Y46         FDRE                                         r  adc2dac_ram_offset_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y46         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  adc2dac_ram_offset_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=206, routed)         1.540     2.585    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/data2_rst_i
    SLICE_X10Y41         FDRE                                         r  adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/ram_data_s_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=210, routed)         0.833     1.979    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/data2_clk_i
    SLICE_X10Y41         FDRE                                         r  adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/ram_data_s_reg[13]/C
                         clock pessimism              0.000     1.979    
                         clock uncertainty            0.125     2.104    
    SLICE_X10Y41         FDRE (Hold_fdre_C_R)         0.009     2.113    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/ram_data_s_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.113    
                         arrival time                           2.585    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.472ns  (arrival time - required time)
  Source:                 adc2dac_ram_offset_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/ram_data_s_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.681ns  (logic 0.141ns (8.388%)  route 1.540ns (91.612%))
  Logic Levels:           0  
  Clock Path Skew:        1.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  adc2dac_ram_offset_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    adc2dac_ram_offset_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  adc2dac_ram_offset_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=891, routed)         0.563     0.904    adc2dac_ram_offset_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X17Y46         FDRE                                         r  adc2dac_ram_offset_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y46         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  adc2dac_ram_offset_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=206, routed)         1.540     2.585    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/data2_rst_i
    SLICE_X10Y41         FDRE                                         r  adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/ram_data_s_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=210, routed)         0.833     1.979    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/data2_clk_i
    SLICE_X10Y41         FDRE                                         r  adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/ram_data_s_reg[14]/C
                         clock pessimism              0.000     1.979    
                         clock uncertainty            0.125     2.104    
    SLICE_X10Y41         FDRE (Hold_fdre_C_R)         0.009     2.113    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/ram_data_s_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.113    
                         arrival time                           2.585    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.472ns  (arrival time - required time)
  Source:                 adc2dac_ram_offset_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/ram_data_s_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.681ns  (logic 0.141ns (8.388%)  route 1.540ns (91.612%))
  Logic Levels:           0  
  Clock Path Skew:        1.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  adc2dac_ram_offset_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    adc2dac_ram_offset_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  adc2dac_ram_offset_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=891, routed)         0.563     0.904    adc2dac_ram_offset_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X17Y46         FDRE                                         r  adc2dac_ram_offset_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y46         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  adc2dac_ram_offset_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=206, routed)         1.540     2.585    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/data2_rst_i
    SLICE_X10Y41         FDRE                                         r  adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/ram_data_s_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=210, routed)         0.833     1.979    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/data2_clk_i
    SLICE_X10Y41         FDRE                                         r  adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/ram_data_s_reg[15]/C
                         clock pessimism              0.000     1.979    
                         clock uncertainty            0.125     2.104    
    SLICE_X10Y41         FDRE (Hold_fdre_C_R)         0.009     2.113    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/ram_data_s_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.113    
                         arrival time                           2.585    
  -------------------------------------------------------------------
                         slack                                  0.472    





---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        4.403ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.523ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.403ns  (required time - arrival time)
  Source:                 adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/busy_s_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/sync_start_dis.start_acquisition2_s_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        1.407ns  (logic 0.580ns (41.235%)  route 0.827ns (58.765%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -2.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 10.698 - 8.000 ) 
    Source Clock Delay      (SCD):    4.841ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=210, routed)         1.680     4.841    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/data2_clk_i
    SLICE_X11Y41         FDRE                                         r  adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/busy_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         FDRE (Prop_fdre_C_Q)         0.456     5.297 f  adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/busy_s_reg/Q
                         net (fo=3, routed)           0.827     6.124    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/sync_start_dis.start_acquisition2_s_reg[0]
    SLICE_X12Y42         LUT4 (Prop_lut4_I2_O)        0.124     6.248 r  adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/sync_start_dis.start_acquisition2_s_i_1__0/O
                         net (fo=1, routed)           0.000     6.248    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst_n_2
    SLICE_X12Y42         FDRE                                         r  adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/sync_start_dis.start_acquisition2_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  adc2dac_ram_offset_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    adc2dac_ram_offset_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  adc2dac_ram_offset_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=891, routed)         1.506    10.698    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/s00_axi_aclk
    SLICE_X12Y42         FDRE                                         r  adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/sync_start_dis.start_acquisition2_s_reg/C
                         clock pessimism              0.000    10.698    
                         clock uncertainty           -0.125    10.573    
    SLICE_X12Y42         FDRE (Setup_fdre_C_D)        0.077    10.650    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/sync_start_dis.start_acquisition2_s_reg
  -------------------------------------------------------------------
                         required time                         10.650    
                         arrival time                          -6.248    
  -------------------------------------------------------------------
                         slack                                  4.403    

Slack (MET) :             4.753ns  (required time - arrival time)
  Source:                 adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/acquisition_fsm_inst/busy_s_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/sync_start_dis.start_acquisition2_s_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        1.057ns  (logic 0.580ns (54.885%)  route 0.477ns (45.115%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -2.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 10.686 - 8.000 ) 
    Source Clock Delay      (SCD):    4.829ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=210, routed)         1.668     4.829    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/acquisition_fsm_inst/data1_clk_i
    SLICE_X25Y42         FDRE                                         r  adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/acquisition_fsm_inst/busy_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y42         FDRE (Prop_fdre_C_Q)         0.456     5.285 f  adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/acquisition_fsm_inst/busy_s_reg/Q
                         net (fo=3, routed)           0.477     5.762    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/acquisition_fsm_inst/busy_all_s[0]
    SLICE_X24Y42         LUT4 (Prop_lut4_I2_O)        0.124     5.886 r  adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/acquisition_fsm_inst/sync_start_dis.start_acquisition2_s_i_1/O
                         net (fo=1, routed)           0.000     5.886    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/acquisition_fsm_inst_n_2
    SLICE_X24Y42         FDRE                                         r  adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/sync_start_dis.start_acquisition2_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  adc2dac_ram_offset_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    adc2dac_ram_offset_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  adc2dac_ram_offset_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=891, routed)         1.494    10.686    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/s00_axi_aclk
    SLICE_X24Y42         FDRE                                         r  adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/sync_start_dis.start_acquisition2_s_reg/C
                         clock pessimism              0.000    10.686    
                         clock uncertainty           -0.125    10.561    
    SLICE_X24Y42         FDRE (Setup_fdre_C_D)        0.077    10.638    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/sync_start_dis.start_acquisition2_s_reg
  -------------------------------------------------------------------
                         required time                         10.638    
                         arrival time                          -5.886    
  -------------------------------------------------------------------
                         slack                                  4.753    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.523ns  (arrival time - required time)
  Source:                 adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/acquisition_fsm_inst/busy_s_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/sync_start_dis.start_acquisition2_s_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (53.030%)  route 0.165ns (46.970%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.417ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=210, routed)         0.559     1.614    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/acquisition_fsm_inst/data1_clk_i
    SLICE_X25Y42         FDRE                                         r  adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/acquisition_fsm_inst/busy_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y42         FDRE (Prop_fdre_C_Q)         0.141     1.755 f  adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/acquisition_fsm_inst/busy_s_reg/Q
                         net (fo=3, routed)           0.165     1.920    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/acquisition_fsm_inst/busy_all_s[0]
    SLICE_X24Y42         LUT4 (Prop_lut4_I2_O)        0.045     1.965 r  adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/acquisition_fsm_inst/sync_start_dis.start_acquisition2_s_i_1/O
                         net (fo=1, routed)           0.000     1.965    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/acquisition_fsm_inst_n_2
    SLICE_X24Y42         FDRE                                         r  adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/sync_start_dis.start_acquisition2_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  adc2dac_ram_offset_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    adc2dac_ram_offset_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  adc2dac_ram_offset_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=891, routed)         0.827     1.197    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/s00_axi_aclk
    SLICE_X24Y42         FDRE                                         r  adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/sync_start_dis.start_acquisition2_s_reg/C
                         clock pessimism              0.000     1.197    
                         clock uncertainty            0.125     1.322    
    SLICE_X24Y42         FDRE (Hold_fdre_C_D)         0.120     1.442    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/sync_start_dis.start_acquisition2_s_reg
  -------------------------------------------------------------------
                         required time                         -1.442    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.523    

Slack (MET) :             0.646ns  (arrival time - required time)
  Source:                 adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/busy_s_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/sync_start_dis.start_acquisition2_s_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.186ns (39.275%)  route 0.288ns (60.725%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.417ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=210, routed)         0.565     1.620    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/data2_clk_i
    SLICE_X11Y41         FDRE                                         r  adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/busy_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         FDRE (Prop_fdre_C_Q)         0.141     1.761 f  adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/busy_s_reg/Q
                         net (fo=3, routed)           0.288     2.049    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/sync_start_dis.start_acquisition2_s_reg[0]
    SLICE_X12Y42         LUT4 (Prop_lut4_I2_O)        0.045     2.094 r  adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst/sync_start_dis.start_acquisition2_s_i_1__0/O
                         net (fo=1, routed)           0.000     2.094    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/acquisition_fsm_inst_n_2
    SLICE_X12Y42         FDRE                                         r  adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/sync_start_dis.start_acquisition2_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  adc2dac_ram_offset_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    adc2dac_ram_offset_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  adc2dac_ram_offset_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=891, routed)         0.833     1.203    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/s00_axi_aclk
    SLICE_X12Y42         FDRE                                         r  adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/sync_start_dis.start_acquisition2_s_reg/C
                         clock pessimism              0.000     1.203    
                         clock uncertainty            0.125     1.328    
    SLICE_X12Y42         FDRE (Hold_fdre_C_D)         0.120     1.448    adc2dac_ram_offset_i/data16_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/sync_start_dis.start_acquisition2_s_reg
  -------------------------------------------------------------------
                         required time                         -1.448    
                         arrival time                           2.094    
  -------------------------------------------------------------------
                         slack                                  0.646    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  adc_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.045ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.389ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.045ns  (required time - arrival time)
  Source:                 adc2dac_ram_offset_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc2dac_ram_offset_i/ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[1]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.521ns  (logic 0.580ns (7.712%)  route 6.941ns (92.288%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.469ns = ( 12.469 - 8.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  adc2dac_ram_offset_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    adc2dac_ram_offset_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  adc2dac_ram_offset_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=891, routed)         1.675     2.983    adc2dac_ram_offset_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X17Y47         FDRE                                         r  adc2dac_ram_offset_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y47         FDRE (Prop_fdre_C_Q)         0.456     3.439 r  adc2dac_ram_offset_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=4, routed)           0.863     4.302    adc2dac_ram_offset_i/ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X17Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.426 f  adc2dac_ram_offset_i/ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=29, routed)          6.078    10.504    adc2dac_ram_offset_i/ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    ILOGIC_X0Y1          FDCE                                         f  adc2dac_ram_offset_i/ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=210, routed)         1.557    12.469    adc2dac_ram_offset_i/ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    ILOGIC_X0Y1          FDCE                                         r  adc2dac_ram_offset_i/ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[1]/C
                         clock pessimism              0.000    12.469    
                         clock uncertainty           -0.125    12.344    
    ILOGIC_X0Y1          FDCE (Recov_fdce_C_CLR)     -0.795    11.549    adc2dac_ram_offset_i/ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[1]
  -------------------------------------------------------------------
                         required time                         11.549    
                         arrival time                         -10.504    
  -------------------------------------------------------------------
                         slack                                  1.045    

Slack (MET) :             1.188ns  (required time - arrival time)
  Source:                 adc2dac_ram_offset_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc2dac_ram_offset_i/ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[2]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.377ns  (logic 0.580ns (7.863%)  route 6.797ns (92.137%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.468ns = ( 12.468 - 8.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  adc2dac_ram_offset_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    adc2dac_ram_offset_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  adc2dac_ram_offset_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=891, routed)         1.675     2.983    adc2dac_ram_offset_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X17Y47         FDRE                                         r  adc2dac_ram_offset_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y47         FDRE (Prop_fdre_C_Q)         0.456     3.439 r  adc2dac_ram_offset_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=4, routed)           0.863     4.302    adc2dac_ram_offset_i/ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X17Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.426 f  adc2dac_ram_offset_i/ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=29, routed)          5.934    10.360    adc2dac_ram_offset_i/ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    ILOGIC_X0Y3          FDCE                                         f  adc2dac_ram_offset_i/ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=210, routed)         1.556    12.468    adc2dac_ram_offset_i/ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    ILOGIC_X0Y3          FDCE                                         r  adc2dac_ram_offset_i/ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[2]/C
                         clock pessimism              0.000    12.468    
                         clock uncertainty           -0.125    12.343    
    ILOGIC_X0Y3          FDCE (Recov_fdce_C_CLR)     -0.795    11.548    adc2dac_ram_offset_i/ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[2]
  -------------------------------------------------------------------
                         required time                         11.548    
                         arrival time                         -10.360    
  -------------------------------------------------------------------
                         slack                                  1.188    

Slack (MET) :             1.201ns  (required time - arrival time)
  Source:                 adc2dac_ram_offset_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc2dac_ram_offset_i/ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[3]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.363ns  (logic 0.580ns (7.877%)  route 6.783ns (92.123%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.468ns = ( 12.468 - 8.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  adc2dac_ram_offset_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    adc2dac_ram_offset_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  adc2dac_ram_offset_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=891, routed)         1.675     2.983    adc2dac_ram_offset_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X17Y47         FDRE                                         r  adc2dac_ram_offset_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y47         FDRE (Prop_fdre_C_Q)         0.456     3.439 r  adc2dac_ram_offset_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=4, routed)           0.863     4.302    adc2dac_ram_offset_i/ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X17Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.426 f  adc2dac_ram_offset_i/ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=29, routed)          5.921    10.346    adc2dac_ram_offset_i/ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    ILOGIC_X0Y4          FDCE                                         f  adc2dac_ram_offset_i/ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=210, routed)         1.556    12.468    adc2dac_ram_offset_i/ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    ILOGIC_X0Y4          FDCE                                         r  adc2dac_ram_offset_i/ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[3]/C
                         clock pessimism              0.000    12.468    
                         clock uncertainty           -0.125    12.343    
    ILOGIC_X0Y4          FDCE (Recov_fdce_C_CLR)     -0.795    11.548    adc2dac_ram_offset_i/ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[3]
  -------------------------------------------------------------------
                         required time                         11.548    
                         arrival time                         -10.346    
  -------------------------------------------------------------------
                         slack                                  1.201    

Slack (MET) :             1.302ns  (required time - arrival time)
  Source:                 adc2dac_ram_offset_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc2dac_ram_offset_i/ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[6]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.264ns  (logic 0.580ns (7.984%)  route 6.684ns (92.016%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.469ns = ( 12.469 - 8.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  adc2dac_ram_offset_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    adc2dac_ram_offset_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  adc2dac_ram_offset_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=891, routed)         1.675     2.983    adc2dac_ram_offset_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X17Y47         FDRE                                         r  adc2dac_ram_offset_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y47         FDRE (Prop_fdre_C_Q)         0.456     3.439 r  adc2dac_ram_offset_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=4, routed)           0.863     4.302    adc2dac_ram_offset_i/ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X17Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.426 f  adc2dac_ram_offset_i/ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=29, routed)          5.821    10.247    adc2dac_ram_offset_i/ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    ILOGIC_X0Y0          FDCE                                         f  adc2dac_ram_offset_i/ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=210, routed)         1.557    12.469    adc2dac_ram_offset_i/ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    ILOGIC_X0Y0          FDCE                                         r  adc2dac_ram_offset_i/ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[6]/C
                         clock pessimism              0.000    12.469    
                         clock uncertainty           -0.125    12.344    
    ILOGIC_X0Y0          FDCE (Recov_fdce_C_CLR)     -0.795    11.549    adc2dac_ram_offset_i/ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[6]
  -------------------------------------------------------------------
                         required time                         11.549    
                         arrival time                         -10.247    
  -------------------------------------------------------------------
                         slack                                  1.302    

Slack (MET) :             1.341ns  (required time - arrival time)
  Source:                 adc2dac_ram_offset_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc2dac_ram_offset_i/ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[10]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.222ns  (logic 0.580ns (8.031%)  route 6.642ns (91.970%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.467ns = ( 12.467 - 8.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  adc2dac_ram_offset_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    adc2dac_ram_offset_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  adc2dac_ram_offset_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=891, routed)         1.675     2.983    adc2dac_ram_offset_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X17Y47         FDRE                                         r  adc2dac_ram_offset_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y47         FDRE (Prop_fdre_C_Q)         0.456     3.439 r  adc2dac_ram_offset_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=4, routed)           0.863     4.302    adc2dac_ram_offset_i/ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X17Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.426 f  adc2dac_ram_offset_i/ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=29, routed)          5.780    10.205    adc2dac_ram_offset_i/ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    ILOGIC_X0Y5          FDCE                                         f  adc2dac_ram_offset_i/ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=210, routed)         1.555    12.467    adc2dac_ram_offset_i/ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    ILOGIC_X0Y5          FDCE                                         r  adc2dac_ram_offset_i/ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[10]/C
                         clock pessimism              0.000    12.467    
                         clock uncertainty           -0.125    12.342    
    ILOGIC_X0Y5          FDCE (Recov_fdce_C_CLR)     -0.795    11.547    adc2dac_ram_offset_i/ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[10]
  -------------------------------------------------------------------
                         required time                         11.547    
                         arrival time                         -10.205    
  -------------------------------------------------------------------
                         slack                                  1.341    

Slack (MET) :             1.400ns  (required time - arrival time)
  Source:                 adc2dac_ram_offset_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc2dac_ram_offset_i/ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[13]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.158ns  (logic 0.580ns (8.102%)  route 6.578ns (91.898%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.462ns = ( 12.462 - 8.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  adc2dac_ram_offset_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    adc2dac_ram_offset_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  adc2dac_ram_offset_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=891, routed)         1.675     2.983    adc2dac_ram_offset_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X17Y47         FDRE                                         r  adc2dac_ram_offset_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y47         FDRE (Prop_fdre_C_Q)         0.456     3.439 r  adc2dac_ram_offset_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=4, routed)           0.863     4.302    adc2dac_ram_offset_i/ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X17Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.426 f  adc2dac_ram_offset_i/ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=29, routed)          5.716    10.141    adc2dac_ram_offset_i/ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    ILOGIC_X0Y16         FDCE                                         f  adc2dac_ram_offset_i/ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=210, routed)         1.550    12.462    adc2dac_ram_offset_i/ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    ILOGIC_X0Y16         FDCE                                         r  adc2dac_ram_offset_i/ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[13]/C
                         clock pessimism              0.000    12.462    
                         clock uncertainty           -0.125    12.337    
    ILOGIC_X0Y16         FDCE (Recov_fdce_C_CLR)     -0.795    11.542    adc2dac_ram_offset_i/ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[13]
  -------------------------------------------------------------------
                         required time                         11.542    
                         arrival time                         -10.141    
  -------------------------------------------------------------------
                         slack                                  1.400    

Slack (MET) :             1.501ns  (required time - arrival time)
  Source:                 adc2dac_ram_offset_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc2dac_ram_offset_i/ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[1]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.059ns  (logic 0.580ns (8.217%)  route 6.479ns (91.783%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.480ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.463ns = ( 12.463 - 8.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  adc2dac_ram_offset_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    adc2dac_ram_offset_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  adc2dac_ram_offset_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=891, routed)         1.675     2.983    adc2dac_ram_offset_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X17Y47         FDRE                                         r  adc2dac_ram_offset_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y47         FDRE (Prop_fdre_C_Q)         0.456     3.439 r  adc2dac_ram_offset_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=4, routed)           0.863     4.302    adc2dac_ram_offset_i/ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X17Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.426 f  adc2dac_ram_offset_i/ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=29, routed)          5.616    10.042    adc2dac_ram_offset_i/ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    ILOGIC_X0Y13         FDCE                                         f  adc2dac_ram_offset_i/ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=210, routed)         1.551    12.463    adc2dac_ram_offset_i/ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    ILOGIC_X0Y13         FDCE                                         r  adc2dac_ram_offset_i/ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[1]/C
                         clock pessimism              0.000    12.463    
                         clock uncertainty           -0.125    12.338    
    ILOGIC_X0Y13         FDCE (Recov_fdce_C_CLR)     -0.795    11.543    adc2dac_ram_offset_i/ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[1]
  -------------------------------------------------------------------
                         required time                         11.543    
                         arrival time                         -10.042    
  -------------------------------------------------------------------
                         slack                                  1.501    

Slack (MET) :             1.502ns  (required time - arrival time)
  Source:                 adc2dac_ram_offset_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc2dac_ram_offset_i/ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[12]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.062ns  (logic 0.580ns (8.213%)  route 6.482ns (91.787%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.467ns = ( 12.467 - 8.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  adc2dac_ram_offset_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    adc2dac_ram_offset_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  adc2dac_ram_offset_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=891, routed)         1.675     2.983    adc2dac_ram_offset_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X17Y47         FDRE                                         r  adc2dac_ram_offset_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y47         FDRE (Prop_fdre_C_Q)         0.456     3.439 r  adc2dac_ram_offset_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=4, routed)           0.863     4.302    adc2dac_ram_offset_i/ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X17Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.426 f  adc2dac_ram_offset_i/ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=29, routed)          5.619    10.045    adc2dac_ram_offset_i/ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    ILOGIC_X0Y6          FDCE                                         f  adc2dac_ram_offset_i/ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=210, routed)         1.555    12.467    adc2dac_ram_offset_i/ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    ILOGIC_X0Y6          FDCE                                         r  adc2dac_ram_offset_i/ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[12]/C
                         clock pessimism              0.000    12.467    
                         clock uncertainty           -0.125    12.342    
    ILOGIC_X0Y6          FDCE (Recov_fdce_C_CLR)     -0.795    11.547    adc2dac_ram_offset_i/ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[12]
  -------------------------------------------------------------------
                         required time                         11.547    
                         arrival time                         -10.045    
  -------------------------------------------------------------------
                         slack                                  1.502    

Slack (MET) :             1.540ns  (required time - arrival time)
  Source:                 adc2dac_ram_offset_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc2dac_ram_offset_i/ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[9]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.018ns  (logic 0.580ns (8.265%)  route 6.438ns (91.735%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.461ns = ( 12.461 - 8.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  adc2dac_ram_offset_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    adc2dac_ram_offset_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  adc2dac_ram_offset_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=891, routed)         1.675     2.983    adc2dac_ram_offset_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X17Y47         FDRE                                         r  adc2dac_ram_offset_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y47         FDRE (Prop_fdre_C_Q)         0.456     3.439 r  adc2dac_ram_offset_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=4, routed)           0.863     4.302    adc2dac_ram_offset_i/ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X17Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.426 f  adc2dac_ram_offset_i/ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=29, routed)          5.575    10.001    adc2dac_ram_offset_i/ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    ILOGIC_X0Y17         FDCE                                         f  adc2dac_ram_offset_i/ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=210, routed)         1.549    12.461    adc2dac_ram_offset_i/ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    ILOGIC_X0Y17         FDCE                                         r  adc2dac_ram_offset_i/ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[9]/C
                         clock pessimism              0.000    12.461    
                         clock uncertainty           -0.125    12.336    
    ILOGIC_X0Y17         FDCE (Recov_fdce_C_CLR)     -0.795    11.541    adc2dac_ram_offset_i/ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[9]
  -------------------------------------------------------------------
                         required time                         11.541    
                         arrival time                         -10.001    
  -------------------------------------------------------------------
                         slack                                  1.540    

Slack (MET) :             1.642ns  (required time - arrival time)
  Source:                 adc2dac_ram_offset_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc2dac_ram_offset_i/ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[13]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.918ns  (logic 0.580ns (8.384%)  route 6.338ns (91.616%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.480ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.463ns = ( 12.463 - 8.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  adc2dac_ram_offset_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    adc2dac_ram_offset_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  adc2dac_ram_offset_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=891, routed)         1.675     2.983    adc2dac_ram_offset_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X17Y47         FDRE                                         r  adc2dac_ram_offset_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y47         FDRE (Prop_fdre_C_Q)         0.456     3.439 r  adc2dac_ram_offset_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=4, routed)           0.863     4.302    adc2dac_ram_offset_i/ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X17Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.426 f  adc2dac_ram_offset_i/ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=29, routed)          5.475     9.901    adc2dac_ram_offset_i/ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    ILOGIC_X0Y14         FDCE                                         f  adc2dac_ram_offset_i/ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=210, routed)         1.551    12.463    adc2dac_ram_offset_i/ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    ILOGIC_X0Y14         FDCE                                         r  adc2dac_ram_offset_i/ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[13]/C
                         clock pessimism              0.000    12.463    
                         clock uncertainty           -0.125    12.338    
    ILOGIC_X0Y14         FDCE (Recov_fdce_C_CLR)     -0.795    11.543    adc2dac_ram_offset_i/ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[13]
  -------------------------------------------------------------------
                         required time                         11.543    
                         arrival time                          -9.901    
  -------------------------------------------------------------------
                         slack                                  1.642    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 adc2dac_ram_offset_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc2dac_ram_offset_i/ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_reg/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.522ns  (logic 0.186ns (12.219%)  route 1.336ns (87.781%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  adc2dac_ram_offset_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    adc2dac_ram_offset_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  adc2dac_ram_offset_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=891, routed)         0.564     0.905    adc2dac_ram_offset_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X17Y47         FDRE                                         r  adc2dac_ram_offset_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y47         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  adc2dac_ram_offset_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=4, routed)           0.331     1.376    adc2dac_ram_offset_i/ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X17Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.421 f  adc2dac_ram_offset_i/ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=29, routed)          1.005     2.427    adc2dac_ram_offset_i/ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    SLICE_X39Y43         FDCE                                         f  adc2dac_ram_offset_i/ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=210, routed)         0.859     2.005    adc2dac_ram_offset_i/ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    SLICE_X39Y43         FDCE                                         r  adc2dac_ram_offset_i/ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_reg/C
                         clock pessimism              0.000     2.005    
                         clock uncertainty            0.125     2.130    
    SLICE_X39Y43         FDCE (Remov_fdce_C_CLR)     -0.092     2.038    adc2dac_ram_offset_i/ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_reg
  -------------------------------------------------------------------
                         required time                         -2.038    
                         arrival time                           2.427    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.724ns  (arrival time - required time)
  Source:                 adc2dac_ram_offset_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc2dac_ram_offset_i/ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[8]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.737ns  (logic 0.186ns (10.707%)  route 1.551ns (89.293%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  adc2dac_ram_offset_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    adc2dac_ram_offset_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  adc2dac_ram_offset_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=891, routed)         0.564     0.905    adc2dac_ram_offset_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X17Y47         FDRE                                         r  adc2dac_ram_offset_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y47         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  adc2dac_ram_offset_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=4, routed)           0.331     1.376    adc2dac_ram_offset_i/ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X17Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.421 f  adc2dac_ram_offset_i/ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=29, routed)          1.220     2.642    adc2dac_ram_offset_i/ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    ILOGIC_X0Y43         FDCE                                         f  adc2dac_ram_offset_i/ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=210, routed)         0.854     2.000    adc2dac_ram_offset_i/ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    ILOGIC_X0Y43         FDCE                                         r  adc2dac_ram_offset_i/ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[8]/C
                         clock pessimism              0.000     2.000    
                         clock uncertainty            0.125     2.125    
    ILOGIC_X0Y43         FDCE (Remov_fdce_C_CLR)     -0.207     1.918    adc2dac_ram_offset_i/ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.918    
                         arrival time                           2.642    
  -------------------------------------------------------------------
                         slack                                  0.724    

Slack (MET) :             0.779ns  (arrival time - required time)
  Source:                 adc2dac_ram_offset_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc2dac_ram_offset_i/ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[4]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.794ns  (logic 0.186ns (10.366%)  route 1.608ns (89.634%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  adc2dac_ram_offset_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    adc2dac_ram_offset_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  adc2dac_ram_offset_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=891, routed)         0.564     0.905    adc2dac_ram_offset_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X17Y47         FDRE                                         r  adc2dac_ram_offset_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y47         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  adc2dac_ram_offset_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=4, routed)           0.331     1.376    adc2dac_ram_offset_i/ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X17Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.421 f  adc2dac_ram_offset_i/ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=29, routed)          1.278     2.699    adc2dac_ram_offset_i/ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    ILOGIC_X0Y49         FDCE                                         f  adc2dac_ram_offset_i/ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=210, routed)         0.856     2.002    adc2dac_ram_offset_i/ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    ILOGIC_X0Y49         FDCE                                         r  adc2dac_ram_offset_i/ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[4]/C
                         clock pessimism              0.000     2.002    
                         clock uncertainty            0.125     2.127    
    ILOGIC_X0Y49         FDCE (Remov_fdce_C_CLR)     -0.207     1.920    adc2dac_ram_offset_i/ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.920    
                         arrival time                           2.699    
  -------------------------------------------------------------------
                         slack                                  0.779    

Slack (MET) :             0.787ns  (arrival time - required time)
  Source:                 adc2dac_ram_offset_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc2dac_ram_offset_i/ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[7]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.800ns  (logic 0.186ns (10.333%)  route 1.614ns (89.667%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  adc2dac_ram_offset_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    adc2dac_ram_offset_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  adc2dac_ram_offset_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=891, routed)         0.564     0.905    adc2dac_ram_offset_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X17Y47         FDRE                                         r  adc2dac_ram_offset_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y47         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  adc2dac_ram_offset_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=4, routed)           0.331     1.376    adc2dac_ram_offset_i/ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X17Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.421 f  adc2dac_ram_offset_i/ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=29, routed)          1.283     2.704    adc2dac_ram_offset_i/ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    ILOGIC_X0Y42         FDCE                                         f  adc2dac_ram_offset_i/ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=210, routed)         0.854     2.000    adc2dac_ram_offset_i/ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    ILOGIC_X0Y42         FDCE                                         r  adc2dac_ram_offset_i/ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[7]/C
                         clock pessimism              0.000     2.000    
                         clock uncertainty            0.125     2.125    
    ILOGIC_X0Y42         FDCE (Remov_fdce_C_CLR)     -0.207     1.918    adc2dac_ram_offset_i/ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.918    
                         arrival time                           2.704    
  -------------------------------------------------------------------
                         slack                                  0.787    

Slack (MET) :             0.849ns  (arrival time - required time)
  Source:                 adc2dac_ram_offset_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc2dac_ram_offset_i/ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[6]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.863ns  (logic 0.186ns (9.985%)  route 1.677ns (90.015%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  adc2dac_ram_offset_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    adc2dac_ram_offset_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  adc2dac_ram_offset_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=891, routed)         0.564     0.905    adc2dac_ram_offset_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X17Y47         FDRE                                         r  adc2dac_ram_offset_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y47         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  adc2dac_ram_offset_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=4, routed)           0.331     1.376    adc2dac_ram_offset_i/ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X17Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.421 f  adc2dac_ram_offset_i/ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=29, routed)          1.346     2.767    adc2dac_ram_offset_i/ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    ILOGIC_X0Y41         FDCE                                         f  adc2dac_ram_offset_i/ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=210, routed)         0.854     2.000    adc2dac_ram_offset_i/ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    ILOGIC_X0Y41         FDCE                                         r  adc2dac_ram_offset_i/ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[6]/C
                         clock pessimism              0.000     2.000    
                         clock uncertainty            0.125     2.125    
    ILOGIC_X0Y41         FDCE (Remov_fdce_C_CLR)     -0.207     1.918    adc2dac_ram_offset_i/ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.918    
                         arrival time                           2.767    
  -------------------------------------------------------------------
                         slack                                  0.849    

Slack (MET) :             0.912ns  (arrival time - required time)
  Source:                 adc2dac_ram_offset_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc2dac_ram_offset_i/ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[9]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.925ns  (logic 0.186ns (9.660%)  route 1.739ns (90.340%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  adc2dac_ram_offset_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    adc2dac_ram_offset_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  adc2dac_ram_offset_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=891, routed)         0.564     0.905    adc2dac_ram_offset_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X17Y47         FDRE                                         r  adc2dac_ram_offset_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y47         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  adc2dac_ram_offset_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=4, routed)           0.331     1.376    adc2dac_ram_offset_i/ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X17Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.421 f  adc2dac_ram_offset_i/ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=29, routed)          1.409     2.830    adc2dac_ram_offset_i/ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    ILOGIC_X0Y40         FDCE                                         f  adc2dac_ram_offset_i/ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=210, routed)         0.854     2.000    adc2dac_ram_offset_i/ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    ILOGIC_X0Y40         FDCE                                         r  adc2dac_ram_offset_i/ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[9]/C
                         clock pessimism              0.000     2.000    
                         clock uncertainty            0.125     2.125    
    ILOGIC_X0Y40         FDCE (Remov_fdce_C_CLR)     -0.207     1.918    adc2dac_ram_offset_i/ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.918    
                         arrival time                           2.830    
  -------------------------------------------------------------------
                         slack                                  0.912    

Slack (MET) :             0.975ns  (arrival time - required time)
  Source:                 adc2dac_ram_offset_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc2dac_ram_offset_i/ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[10]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.988ns  (logic 0.186ns (9.355%)  route 1.802ns (90.645%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  adc2dac_ram_offset_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    adc2dac_ram_offset_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  adc2dac_ram_offset_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=891, routed)         0.564     0.905    adc2dac_ram_offset_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X17Y47         FDRE                                         r  adc2dac_ram_offset_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y47         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  adc2dac_ram_offset_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=4, routed)           0.331     1.376    adc2dac_ram_offset_i/ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X17Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.421 f  adc2dac_ram_offset_i/ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=29, routed)          1.472     2.893    adc2dac_ram_offset_i/ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    ILOGIC_X0Y39         FDCE                                         f  adc2dac_ram_offset_i/ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=210, routed)         0.854     2.000    adc2dac_ram_offset_i/ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    ILOGIC_X0Y39         FDCE                                         r  adc2dac_ram_offset_i/ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[10]/C
                         clock pessimism              0.000     2.000    
                         clock uncertainty            0.125     2.125    
    ILOGIC_X0Y39         FDCE (Remov_fdce_C_CLR)     -0.207     1.918    adc2dac_ram_offset_i/ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.918    
                         arrival time                           2.893    
  -------------------------------------------------------------------
                         slack                                  0.975    

Slack (MET) :             1.099ns  (arrival time - required time)
  Source:                 adc2dac_ram_offset_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc2dac_ram_offset_i/ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[2]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.110ns  (logic 0.186ns (8.815%)  route 1.924ns (91.185%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  adc2dac_ram_offset_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    adc2dac_ram_offset_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  adc2dac_ram_offset_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=891, routed)         0.564     0.905    adc2dac_ram_offset_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X17Y47         FDRE                                         r  adc2dac_ram_offset_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y47         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  adc2dac_ram_offset_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=4, routed)           0.331     1.376    adc2dac_ram_offset_i/ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X17Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.421 f  adc2dac_ram_offset_i/ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=29, routed)          1.593     3.015    adc2dac_ram_offset_i/ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    ILOGIC_X0Y36         FDCE                                         f  adc2dac_ram_offset_i/ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=210, routed)         0.852     1.998    adc2dac_ram_offset_i/ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    ILOGIC_X0Y36         FDCE                                         r  adc2dac_ram_offset_i/ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[2]/C
                         clock pessimism              0.000     1.998    
                         clock uncertainty            0.125     2.123    
    ILOGIC_X0Y36         FDCE (Remov_fdce_C_CLR)     -0.207     1.916    adc2dac_ram_offset_i/ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.916    
                         arrival time                           3.015    
  -------------------------------------------------------------------
                         slack                                  1.099    

Slack (MET) :             1.161ns  (arrival time - required time)
  Source:                 adc2dac_ram_offset_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc2dac_ram_offset_i/ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[0]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.173ns  (logic 0.186ns (8.560%)  route 1.987ns (91.440%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  adc2dac_ram_offset_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    adc2dac_ram_offset_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  adc2dac_ram_offset_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=891, routed)         0.564     0.905    adc2dac_ram_offset_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X17Y47         FDRE                                         r  adc2dac_ram_offset_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y47         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  adc2dac_ram_offset_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=4, routed)           0.331     1.376    adc2dac_ram_offset_i/ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X17Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.421 f  adc2dac_ram_offset_i/ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=29, routed)          1.656     3.077    adc2dac_ram_offset_i/ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    ILOGIC_X0Y35         FDCE                                         f  adc2dac_ram_offset_i/ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=210, routed)         0.852     1.998    adc2dac_ram_offset_i/ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    ILOGIC_X0Y35         FDCE                                         r  adc2dac_ram_offset_i/ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[0]/C
                         clock pessimism              0.000     1.998    
                         clock uncertainty            0.125     2.123    
    ILOGIC_X0Y35         FDCE (Remov_fdce_C_CLR)     -0.207     1.916    adc2dac_ram_offset_i/ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.916    
                         arrival time                           3.077    
  -------------------------------------------------------------------
                         slack                                  1.161    

Slack (MET) :             1.224ns  (arrival time - required time)
  Source:                 adc2dac_ram_offset_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc2dac_ram_offset_i/ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[4]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.236ns  (logic 0.186ns (8.320%)  route 2.050ns (91.680%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  adc2dac_ram_offset_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    adc2dac_ram_offset_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  adc2dac_ram_offset_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=891, routed)         0.564     0.905    adc2dac_ram_offset_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X17Y47         FDRE                                         r  adc2dac_ram_offset_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y47         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  adc2dac_ram_offset_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=4, routed)           0.331     1.376    adc2dac_ram_offset_i/ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X17Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.421 f  adc2dac_ram_offset_i/ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=29, routed)          1.719     3.140    adc2dac_ram_offset_i/ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    ILOGIC_X0Y34         FDCE                                         f  adc2dac_ram_offset_i/ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  adc2dac_ram_offset_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=210, routed)         0.852     1.998    adc2dac_ram_offset_i/ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    ILOGIC_X0Y34         FDCE                                         r  adc2dac_ram_offset_i/ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[4]/C
                         clock pessimism              0.000     1.998    
                         clock uncertainty            0.125     2.123    
    ILOGIC_X0Y34         FDCE (Remov_fdce_C_CLR)     -0.207     1.916    adc2dac_ram_offset_i/ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.916    
                         arrival time                           3.140    
  -------------------------------------------------------------------
                         slack                                  1.224    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        5.490ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.351ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.490ns  (required time - arrival time)
  Source:                 adc2dac_ram_offset_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc2dac_ram_offset_i/add_const_1/U0/wb_add_const_inst/offset_s_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.955ns  (logic 0.456ns (23.320%)  route 1.499ns (76.680%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 10.693 - 8.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  adc2dac_ram_offset_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    adc2dac_ram_offset_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  adc2dac_ram_offset_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=891, routed)         1.674     2.982    adc2dac_ram_offset_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X17Y46         FDRE                                         r  adc2dac_ram_offset_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y46         FDRE (Prop_fdre_C_Q)         0.456     3.438 f  adc2dac_ram_offset_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=206, routed)         1.499     4.937    adc2dac_ram_offset_i/add_const_1/U0/wb_add_const_inst/s00_axi_reset
    SLICE_X18Y43         FDCE                                         f  adc2dac_ram_offset_i/add_const_1/U0/wb_add_const_inst/offset_s_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  adc2dac_ram_offset_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    adc2dac_ram_offset_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  adc2dac_ram_offset_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=891, routed)         1.500    10.692    adc2dac_ram_offset_i/add_const_1/U0/wb_add_const_inst/s00_axi_aclk
    SLICE_X18Y43         FDCE                                         r  adc2dac_ram_offset_i/add_const_1/U0/wb_add_const_inst/offset_s_reg[0]/C
                         clock pessimism              0.265    10.957    
                         clock uncertainty           -0.125    10.832    
    SLICE_X18Y43         FDCE (Recov_fdce_C_CLR)     -0.405    10.427    adc2dac_ram_offset_i/add_const_1/U0/wb_add_const_inst/offset_s_reg[0]
  -------------------------------------------------------------------
                         required time                         10.427    
                         arrival time                          -4.937    
  -------------------------------------------------------------------
                         slack                                  5.490    

Slack (MET) :             5.490ns  (required time - arrival time)
  Source:                 adc2dac_ram_offset_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc2dac_ram_offset_i/add_const_1/U0/wb_add_const_inst/offset_s_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.955ns  (logic 0.456ns (23.320%)  route 1.499ns (76.680%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 10.693 - 8.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  adc2dac_ram_offset_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    adc2dac_ram_offset_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  adc2dac_ram_offset_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=891, routed)         1.674     2.982    adc2dac_ram_offset_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X17Y46         FDRE                                         r  adc2dac_ram_offset_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y46         FDRE (Prop_fdre_C_Q)         0.456     3.438 f  adc2dac_ram_offset_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=206, routed)         1.499     4.937    adc2dac_ram_offset_i/add_const_1/U0/wb_add_const_inst/s00_axi_reset
    SLICE_X18Y43         FDCE                                         f  adc2dac_ram_offset_i/add_const_1/U0/wb_add_const_inst/offset_s_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  adc2dac_ram_offset_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    adc2dac_ram_offset_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  adc2dac_ram_offset_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=891, routed)         1.500    10.692    adc2dac_ram_offset_i/add_const_1/U0/wb_add_const_inst/s00_axi_aclk
    SLICE_X18Y43         FDCE                                         r  adc2dac_ram_offset_i/add_const_1/U0/wb_add_const_inst/offset_s_reg[1]/C
                         clock pessimism              0.265    10.957    
                         clock uncertainty           -0.125    10.832    
    SLICE_X18Y43         FDCE (Recov_fdce_C_CLR)     -0.405    10.427    adc2dac_ram_offset_i/add_const_1/U0/wb_add_const_inst/offset_s_reg[1]
  -------------------------------------------------------------------
                         required time                         10.427    
                         arrival time                          -4.937    
  -------------------------------------------------------------------
                         slack                                  5.490    

Slack (MET) :             5.490ns  (required time - arrival time)
  Source:                 adc2dac_ram_offset_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc2dac_ram_offset_i/add_const_1/U0/wb_add_const_inst/offset_s_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.955ns  (logic 0.456ns (23.320%)  route 1.499ns (76.680%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 10.693 - 8.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  adc2dac_ram_offset_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    adc2dac_ram_offset_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  adc2dac_ram_offset_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=891, routed)         1.674     2.982    adc2dac_ram_offset_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X17Y46         FDRE                                         r  adc2dac_ram_offset_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y46         FDRE (Prop_fdre_C_Q)         0.456     3.438 f  adc2dac_ram_offset_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=206, routed)         1.499     4.937    adc2dac_ram_offset_i/add_const_1/U0/wb_add_const_inst/s00_axi_reset
    SLICE_X18Y43         FDCE                                         f  adc2dac_ram_offset_i/add_const_1/U0/wb_add_const_inst/offset_s_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  adc2dac_ram_offset_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    adc2dac_ram_offset_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  adc2dac_ram_offset_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=891, routed)         1.500    10.692    adc2dac_ram_offset_i/add_const_1/U0/wb_add_const_inst/s00_axi_aclk
    SLICE_X18Y43         FDCE                                         r  adc2dac_ram_offset_i/add_const_1/U0/wb_add_const_inst/offset_s_reg[2]/C
                         clock pessimism              0.265    10.957    
                         clock uncertainty           -0.125    10.832    
    SLICE_X18Y43         FDCE (Recov_fdce_C_CLR)     -0.405    10.427    adc2dac_ram_offset_i/add_const_1/U0/wb_add_const_inst/offset_s_reg[2]
  -------------------------------------------------------------------
                         required time                         10.427    
                         arrival time                          -4.937    
  -------------------------------------------------------------------
                         slack                                  5.490    

Slack (MET) :             5.490ns  (required time - arrival time)
  Source:                 adc2dac_ram_offset_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc2dac_ram_offset_i/add_const_1/U0/wb_add_const_inst/offset_s_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.955ns  (logic 0.456ns (23.320%)  route 1.499ns (76.680%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 10.693 - 8.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  adc2dac_ram_offset_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    adc2dac_ram_offset_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  adc2dac_ram_offset_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=891, routed)         1.674     2.982    adc2dac_ram_offset_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X17Y46         FDRE                                         r  adc2dac_ram_offset_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y46         FDRE (Prop_fdre_C_Q)         0.456     3.438 f  adc2dac_ram_offset_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=206, routed)         1.499     4.937    adc2dac_ram_offset_i/add_const_1/U0/wb_add_const_inst/s00_axi_reset
    SLICE_X18Y43         FDCE                                         f  adc2dac_ram_offset_i/add_const_1/U0/wb_add_const_inst/offset_s_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  adc2dac_ram_offset_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    adc2dac_ram_offset_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  adc2dac_ram_offset_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=891, routed)         1.500    10.692    adc2dac_ram_offset_i/add_const_1/U0/wb_add_const_inst/s00_axi_aclk
    SLICE_X18Y43         FDCE                                         r  adc2dac_ram_offset_i/add_const_1/U0/wb_add_const_inst/offset_s_reg[3]/C
                         clock pessimism              0.265    10.957    
                         clock uncertainty           -0.125    10.832    
    SLICE_X18Y43         FDCE (Recov_fdce_C_CLR)     -0.405    10.427    adc2dac_ram_offset_i/add_const_1/U0/wb_add_const_inst/offset_s_reg[3]
  -------------------------------------------------------------------
                         required time                         10.427    
                         arrival time                          -4.937    
  -------------------------------------------------------------------
                         slack                                  5.490    

Slack (MET) :             5.490ns  (required time - arrival time)
  Source:                 adc2dac_ram_offset_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc2dac_ram_offset_i/add_const_1/U0/wb_add_const_inst/offset_s_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.955ns  (logic 0.456ns (23.320%)  route 1.499ns (76.680%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 10.693 - 8.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  adc2dac_ram_offset_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    adc2dac_ram_offset_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  adc2dac_ram_offset_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=891, routed)         1.674     2.982    adc2dac_ram_offset_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X17Y46         FDRE                                         r  adc2dac_ram_offset_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y46         FDRE (Prop_fdre_C_Q)         0.456     3.438 f  adc2dac_ram_offset_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=206, routed)         1.499     4.937    adc2dac_ram_offset_i/add_const_1/U0/wb_add_const_inst/s00_axi_reset
    SLICE_X18Y43         FDCE                                         f  adc2dac_ram_offset_i/add_const_1/U0/wb_add_const_inst/offset_s_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  adc2dac_ram_offset_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    adc2dac_ram_offset_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  adc2dac_ram_offset_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=891, routed)         1.500    10.692    adc2dac_ram_offset_i/add_const_1/U0/wb_add_const_inst/s00_axi_aclk
    SLICE_X18Y43         FDCE                                         r  adc2dac_ram_offset_i/add_const_1/U0/wb_add_const_inst/offset_s_reg[5]/C
                         clock pessimism              0.265    10.957    
                         clock uncertainty           -0.125    10.832    
    SLICE_X18Y43         FDCE (Recov_fdce_C_CLR)     -0.405    10.427    adc2dac_ram_offset_i/add_const_1/U0/wb_add_const_inst/offset_s_reg[5]
  -------------------------------------------------------------------
                         required time                         10.427    
                         arrival time                          -4.937    
  -------------------------------------------------------------------
                         slack                                  5.490    

Slack (MET) :             5.490ns  (required time - arrival time)
  Source:                 adc2dac_ram_offset_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc2dac_ram_offset_i/add_const_1/U0/wb_add_const_inst/offset_s_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.955ns  (logic 0.456ns (23.320%)  route 1.499ns (76.680%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 10.693 - 8.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  adc2dac_ram_offset_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    adc2dac_ram_offset_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  adc2dac_ram_offset_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=891, routed)         1.674     2.982    adc2dac_ram_offset_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X17Y46         FDRE                                         r  adc2dac_ram_offset_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y46         FDRE (Prop_fdre_C_Q)         0.456     3.438 f  adc2dac_ram_offset_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=206, routed)         1.499     4.937    adc2dac_ram_offset_i/add_const_1/U0/wb_add_const_inst/s00_axi_reset
    SLICE_X18Y43         FDCE                                         f  adc2dac_ram_offset_i/add_const_1/U0/wb_add_const_inst/offset_s_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  adc2dac_ram_offset_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    adc2dac_ram_offset_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  adc2dac_ram_offset_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=891, routed)         1.500    10.692    adc2dac_ram_offset_i/add_const_1/U0/wb_add_const_inst/s00_axi_aclk
    SLICE_X18Y43         FDCE                                         r  adc2dac_ram_offset_i/add_const_1/U0/wb_add_const_inst/offset_s_reg[6]/C
                         clock pessimism              0.265    10.957    
                         clock uncertainty           -0.125    10.832    
    SLICE_X18Y43         FDCE (Recov_fdce_C_CLR)     -0.405    10.427    adc2dac_ram_offset_i/add_const_1/U0/wb_add_const_inst/offset_s_reg[6]
  -------------------------------------------------------------------
                         required time                         10.427    
                         arrival time                          -4.937    
  -------------------------------------------------------------------
                         slack                                  5.490    

Slack (MET) :             5.490ns  (required time - arrival time)
  Source:                 adc2dac_ram_offset_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc2dac_ram_offset_i/add_const_1/U0/wb_add_const_inst/offset_s_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.955ns  (logic 0.456ns (23.320%)  route 1.499ns (76.680%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 10.693 - 8.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  adc2dac_ram_offset_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    adc2dac_ram_offset_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  adc2dac_ram_offset_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=891, routed)         1.674     2.982    adc2dac_ram_offset_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X17Y46         FDRE                                         r  adc2dac_ram_offset_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y46         FDRE (Prop_fdre_C_Q)         0.456     3.438 f  adc2dac_ram_offset_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=206, routed)         1.499     4.937    adc2dac_ram_offset_i/add_const_1/U0/wb_add_const_inst/s00_axi_reset
    SLICE_X18Y43         FDCE                                         f  adc2dac_ram_offset_i/add_const_1/U0/wb_add_const_inst/offset_s_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  adc2dac_ram_offset_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    adc2dac_ram_offset_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  adc2dac_ram_offset_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=891, routed)         1.500    10.692    adc2dac_ram_offset_i/add_const_1/U0/wb_add_const_inst/s00_axi_aclk
    SLICE_X18Y43         FDCE                                         r  adc2dac_ram_offset_i/add_const_1/U0/wb_add_const_inst/offset_s_reg[7]/C
                         clock pessimism              0.265    10.957    
                         clock uncertainty           -0.125    10.832    
    SLICE_X18Y43         FDCE (Recov_fdce_C_CLR)     -0.405    10.427    adc2dac_ram_offset_i/add_const_1/U0/wb_add_const_inst/offset_s_reg[7]
  -------------------------------------------------------------------
                         required time                         10.427    
                         arrival time                          -4.937    
  -------------------------------------------------------------------
                         slack                                  5.490    

Slack (MET) :             5.494ns  (required time - arrival time)
  Source:                 adc2dac_ram_offset_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc2dac_ram_offset_i/add_const_1/U0/wb_add_const_inst/readdata_s_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.951ns  (logic 0.456ns (23.372%)  route 1.495ns (76.628%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 10.693 - 8.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  adc2dac_ram_offset_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    adc2dac_ram_offset_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  adc2dac_ram_offset_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=891, routed)         1.674     2.982    adc2dac_ram_offset_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X17Y46         FDRE                                         r  adc2dac_ram_offset_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y46         FDRE (Prop_fdre_C_Q)         0.456     3.438 f  adc2dac_ram_offset_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=206, routed)         1.495     4.933    adc2dac_ram_offset_i/add_const_1/U0/wb_add_const_inst/s00_axi_reset
    SLICE_X19Y43         FDCE                                         f  adc2dac_ram_offset_i/add_const_1/U0/wb_add_const_inst/readdata_s_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  adc2dac_ram_offset_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    adc2dac_ram_offset_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  adc2dac_ram_offset_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=891, routed)         1.500    10.692    adc2dac_ram_offset_i/add_const_1/U0/wb_add_const_inst/s00_axi_aclk
    SLICE_X19Y43         FDCE                                         r  adc2dac_ram_offset_i/add_const_1/U0/wb_add_const_inst/readdata_s_reg[3]/C
                         clock pessimism              0.265    10.957    
                         clock uncertainty           -0.125    10.832    
    SLICE_X19Y43         FDCE (Recov_fdce_C_CLR)     -0.405    10.427    adc2dac_ram_offset_i/add_const_1/U0/wb_add_const_inst/readdata_s_reg[3]
  -------------------------------------------------------------------
                         required time                         10.427    
                         arrival time                          -4.933    
  -------------------------------------------------------------------
                         slack                                  5.494    

Slack (MET) :             5.494ns  (required time - arrival time)
  Source:                 adc2dac_ram_offset_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc2dac_ram_offset_i/add_const_1/U0/wb_add_const_inst/readdata_s_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.951ns  (logic 0.456ns (23.372%)  route 1.495ns (76.628%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 10.693 - 8.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  adc2dac_ram_offset_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    adc2dac_ram_offset_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  adc2dac_ram_offset_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=891, routed)         1.674     2.982    adc2dac_ram_offset_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X17Y46         FDRE                                         r  adc2dac_ram_offset_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y46         FDRE (Prop_fdre_C_Q)         0.456     3.438 f  adc2dac_ram_offset_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=206, routed)         1.495     4.933    adc2dac_ram_offset_i/add_const_1/U0/wb_add_const_inst/s00_axi_reset
    SLICE_X19Y43         FDCE                                         f  adc2dac_ram_offset_i/add_const_1/U0/wb_add_const_inst/readdata_s_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  adc2dac_ram_offset_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    adc2dac_ram_offset_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  adc2dac_ram_offset_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=891, routed)         1.500    10.692    adc2dac_ram_offset_i/add_const_1/U0/wb_add_const_inst/s00_axi_aclk
    SLICE_X19Y43         FDCE                                         r  adc2dac_ram_offset_i/add_const_1/U0/wb_add_const_inst/readdata_s_reg[5]/C
                         clock pessimism              0.265    10.957    
                         clock uncertainty           -0.125    10.832    
    SLICE_X19Y43         FDCE (Recov_fdce_C_CLR)     -0.405    10.427    adc2dac_ram_offset_i/add_const_1/U0/wb_add_const_inst/readdata_s_reg[5]
  -------------------------------------------------------------------
                         required time                         10.427    
                         arrival time                          -4.933    
  -------------------------------------------------------------------
                         slack                                  5.494    

Slack (MET) :             5.494ns  (required time - arrival time)
  Source:                 adc2dac_ram_offset_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc2dac_ram_offset_i/add_const_1/U0/wb_add_const_inst/readdata_s_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.951ns  (logic 0.456ns (23.372%)  route 1.495ns (76.628%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 10.693 - 8.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  adc2dac_ram_offset_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    adc2dac_ram_offset_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  adc2dac_ram_offset_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=891, routed)         1.674     2.982    adc2dac_ram_offset_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X17Y46         FDRE                                         r  adc2dac_ram_offset_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y46         FDRE (Prop_fdre_C_Q)         0.456     3.438 f  adc2dac_ram_offset_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=206, routed)         1.495     4.933    adc2dac_ram_offset_i/add_const_1/U0/wb_add_const_inst/s00_axi_reset
    SLICE_X19Y43         FDCE                                         f  adc2dac_ram_offset_i/add_const_1/U0/wb_add_const_inst/readdata_s_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  adc2dac_ram_offset_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    adc2dac_ram_offset_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  adc2dac_ram_offset_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=891, routed)         1.500    10.692    adc2dac_ram_offset_i/add_const_1/U0/wb_add_const_inst/s00_axi_aclk
    SLICE_X19Y43         FDCE                                         r  adc2dac_ram_offset_i/add_const_1/U0/wb_add_const_inst/readdata_s_reg[7]/C
                         clock pessimism              0.265    10.957    
                         clock uncertainty           -0.125    10.832    
    SLICE_X19Y43         FDCE (Recov_fdce_C_CLR)     -0.405    10.427    adc2dac_ram_offset_i/add_const_1/U0/wb_add_const_inst/readdata_s_reg[7]
  -------------------------------------------------------------------
                         required time                         10.427    
                         arrival time                          -4.933    
  -------------------------------------------------------------------
                         slack                                  5.494    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 adc2dac_ram_offset_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc2dac_ram_offset_i/add_const_1/U0/wb_add_const_inst/readdata_s_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.230%)  route 0.134ns (48.770%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  adc2dac_ram_offset_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    adc2dac_ram_offset_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  adc2dac_ram_offset_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=891, routed)         0.563     0.904    adc2dac_ram_offset_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X17Y46         FDRE                                         r  adc2dac_ram_offset_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y46         FDRE (Prop_fdre_C_Q)         0.141     1.044 f  adc2dac_ram_offset_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=206, routed)         0.134     1.179    adc2dac_ram_offset_i/add_const_1/U0/wb_add_const_inst/s00_axi_reset
    SLICE_X18Y46         FDCE                                         f  adc2dac_ram_offset_i/add_const_1/U0/wb_add_const_inst/readdata_s_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  adc2dac_ram_offset_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    adc2dac_ram_offset_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  adc2dac_ram_offset_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=891, routed)         0.831     1.201    adc2dac_ram_offset_i/add_const_1/U0/wb_add_const_inst/s00_axi_aclk
    SLICE_X18Y46         FDCE                                         r  adc2dac_ram_offset_i/add_const_1/U0/wb_add_const_inst/readdata_s_reg[2]/C
                         clock pessimism             -0.281     0.920    
    SLICE_X18Y46         FDCE (Remov_fdce_C_CLR)     -0.092     0.828    adc2dac_ram_offset_i/add_const_1/U0/wb_add_const_inst/readdata_s_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.827    
                         arrival time                           1.179    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 adc2dac_ram_offset_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc2dac_ram_offset_i/add_const_1/U0/wb_add_const_inst/readdata_s_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.072%)  route 0.239ns (62.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  adc2dac_ram_offset_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    adc2dac_ram_offset_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  adc2dac_ram_offset_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=891, routed)         0.563     0.904    adc2dac_ram_offset_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X17Y46         FDRE                                         r  adc2dac_ram_offset_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y46         FDRE (Prop_fdre_C_Q)         0.141     1.044 f  adc2dac_ram_offset_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=206, routed)         0.239     1.284    adc2dac_ram_offset_i/add_const_1/U0/wb_add_const_inst/s00_axi_reset
    SLICE_X15Y44         FDCE                                         f  adc2dac_ram_offset_i/add_const_1/U0/wb_add_const_inst/readdata_s_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  adc2dac_ram_offset_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    adc2dac_ram_offset_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  adc2dac_ram_offset_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=891, routed)         0.831     1.201    adc2dac_ram_offset_i/add_const_1/U0/wb_add_const_inst/s00_axi_aclk
    SLICE_X15Y44         FDCE                                         r  adc2dac_ram_offset_i/add_const_1/U0/wb_add_const_inst/readdata_s_reg[1]/C
                         clock pessimism             -0.262     0.939    
    SLICE_X15Y44         FDCE (Remov_fdce_C_CLR)     -0.092     0.847    adc2dac_ram_offset_i/add_const_1/U0/wb_add_const_inst/readdata_s_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.846    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 adc2dac_ram_offset_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc2dac_ram_offset_i/add_const_1/U0/wb_add_const_inst/readdata_s_reg[6]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.072%)  route 0.239ns (62.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  adc2dac_ram_offset_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    adc2dac_ram_offset_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  adc2dac_ram_offset_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=891, routed)         0.563     0.904    adc2dac_ram_offset_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X17Y46         FDRE                                         r  adc2dac_ram_offset_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y46         FDRE (Prop_fdre_C_Q)         0.141     1.044 f  adc2dac_ram_offset_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=206, routed)         0.239     1.284    adc2dac_ram_offset_i/add_const_1/U0/wb_add_const_inst/s00_axi_reset
    SLICE_X15Y44         FDCE                                         f  adc2dac_ram_offset_i/add_const_1/U0/wb_add_const_inst/readdata_s_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  adc2dac_ram_offset_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    adc2dac_ram_offset_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  adc2dac_ram_offset_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=891, routed)         0.831     1.201    adc2dac_ram_offset_i/add_const_1/U0/wb_add_const_inst/s00_axi_aclk
    SLICE_X15Y44         FDCE                                         r  adc2dac_ram_offset_i/add_const_1/U0/wb_add_const_inst/readdata_s_reg[6]/C
                         clock pessimism             -0.262     0.939    
    SLICE_X15Y44         FDCE (Remov_fdce_C_CLR)     -0.092     0.847    adc2dac_ram_offset_i/add_const_1/U0/wb_add_const_inst/readdata_s_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.846    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.473ns  (arrival time - required time)
  Source:                 adc2dac_ram_offset_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc2dac_ram_offset_i/add_const_0/U0/wb_add_const_inst/readdata_s_reg[12]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.556%)  route 0.256ns (64.444%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  adc2dac_ram_offset_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    adc2dac_ram_offset_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  adc2dac_ram_offset_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=891, routed)         0.563     0.904    adc2dac_ram_offset_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X17Y46         FDRE                                         r  adc2dac_ram_offset_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y46         FDRE (Prop_fdre_C_Q)         0.141     1.044 f  adc2dac_ram_offset_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=206, routed)         0.256     1.300    adc2dac_ram_offset_i/add_const_0/U0/wb_add_const_inst/s00_axi_reset
    SLICE_X17Y45         FDCE                                         f  adc2dac_ram_offset_i/add_const_0/U0/wb_add_const_inst/readdata_s_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  adc2dac_ram_offset_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    adc2dac_ram_offset_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  adc2dac_ram_offset_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=891, routed)         0.831     1.201    adc2dac_ram_offset_i/add_const_0/U0/wb_add_const_inst/s00_axi_aclk
    SLICE_X17Y45         FDCE                                         r  adc2dac_ram_offset_i/add_const_0/U0/wb_add_const_inst/readdata_s_reg[12]/C
                         clock pessimism             -0.281     0.920    
    SLICE_X17Y45         FDCE (Remov_fdce_C_CLR)     -0.092     0.828    adc2dac_ram_offset_i/add_const_0/U0/wb_add_const_inst/readdata_s_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.827    
                         arrival time                           1.300    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.473ns  (arrival time - required time)
  Source:                 adc2dac_ram_offset_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc2dac_ram_offset_i/add_const_0/U0/wb_add_const_inst/readdata_s_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.556%)  route 0.256ns (64.444%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  adc2dac_ram_offset_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    adc2dac_ram_offset_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  adc2dac_ram_offset_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=891, routed)         0.563     0.904    adc2dac_ram_offset_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X17Y46         FDRE                                         r  adc2dac_ram_offset_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y46         FDRE (Prop_fdre_C_Q)         0.141     1.044 f  adc2dac_ram_offset_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=206, routed)         0.256     1.300    adc2dac_ram_offset_i/add_const_0/U0/wb_add_const_inst/s00_axi_reset
    SLICE_X17Y45         FDCE                                         f  adc2dac_ram_offset_i/add_const_0/U0/wb_add_const_inst/readdata_s_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  adc2dac_ram_offset_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    adc2dac_ram_offset_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  adc2dac_ram_offset_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=891, routed)         0.831     1.201    adc2dac_ram_offset_i/add_const_0/U0/wb_add_const_inst/s00_axi_aclk
    SLICE_X17Y45         FDCE                                         r  adc2dac_ram_offset_i/add_const_0/U0/wb_add_const_inst/readdata_s_reg[4]/C
                         clock pessimism             -0.281     0.920    
    SLICE_X17Y45         FDCE (Remov_fdce_C_CLR)     -0.092     0.828    adc2dac_ram_offset_i/add_const_0/U0/wb_add_const_inst/readdata_s_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.827    
                         arrival time                           1.300    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.576ns  (arrival time - required time)
  Source:                 adc2dac_ram_offset_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc2dac_ram_offset_i/add_const_0/U0/wb_add_const_inst/readdata_s_reg[10]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.141ns (26.832%)  route 0.384ns (73.168%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  adc2dac_ram_offset_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    adc2dac_ram_offset_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  adc2dac_ram_offset_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=891, routed)         0.563     0.904    adc2dac_ram_offset_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X17Y46         FDRE                                         r  adc2dac_ram_offset_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y46         FDRE (Prop_fdre_C_Q)         0.141     1.044 f  adc2dac_ram_offset_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=206, routed)         0.384     1.429    adc2dac_ram_offset_i/add_const_0/U0/wb_add_const_inst/s00_axi_reset
    SLICE_X16Y44         FDCE                                         f  adc2dac_ram_offset_i/add_const_0/U0/wb_add_const_inst/readdata_s_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  adc2dac_ram_offset_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    adc2dac_ram_offset_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  adc2dac_ram_offset_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=891, routed)         0.831     1.201    adc2dac_ram_offset_i/add_const_0/U0/wb_add_const_inst/s00_axi_aclk
    SLICE_X16Y44         FDCE                                         r  adc2dac_ram_offset_i/add_const_0/U0/wb_add_const_inst/readdata_s_reg[10]/C
                         clock pessimism             -0.281     0.920    
    SLICE_X16Y44         FDCE (Remov_fdce_C_CLR)     -0.067     0.853    adc2dac_ram_offset_i/add_const_0/U0/wb_add_const_inst/readdata_s_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.853    
                         arrival time                           1.429    
  -------------------------------------------------------------------
                         slack                                  0.576    

Slack (MET) :             0.576ns  (arrival time - required time)
  Source:                 adc2dac_ram_offset_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc2dac_ram_offset_i/add_const_0/U0/wb_add_const_inst/readdata_s_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.141ns (26.832%)  route 0.384ns (73.168%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  adc2dac_ram_offset_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    adc2dac_ram_offset_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  adc2dac_ram_offset_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=891, routed)         0.563     0.904    adc2dac_ram_offset_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X17Y46         FDRE                                         r  adc2dac_ram_offset_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y46         FDRE (Prop_fdre_C_Q)         0.141     1.044 f  adc2dac_ram_offset_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=206, routed)         0.384     1.429    adc2dac_ram_offset_i/add_const_0/U0/wb_add_const_inst/s00_axi_reset
    SLICE_X16Y44         FDCE                                         f  adc2dac_ram_offset_i/add_const_0/U0/wb_add_const_inst/readdata_s_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  adc2dac_ram_offset_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    adc2dac_ram_offset_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  adc2dac_ram_offset_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=891, routed)         0.831     1.201    adc2dac_ram_offset_i/add_const_0/U0/wb_add_const_inst/s00_axi_aclk
    SLICE_X16Y44         FDCE                                         r  adc2dac_ram_offset_i/add_const_0/U0/wb_add_const_inst/readdata_s_reg[1]/C
                         clock pessimism             -0.281     0.920    
    SLICE_X16Y44         FDCE (Remov_fdce_C_CLR)     -0.067     0.853    adc2dac_ram_offset_i/add_const_0/U0/wb_add_const_inst/readdata_s_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.853    
                         arrival time                           1.429    
  -------------------------------------------------------------------
                         slack                                  0.576    

Slack (MET) :             0.576ns  (arrival time - required time)
  Source:                 adc2dac_ram_offset_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc2dac_ram_offset_i/add_const_0/U0/wb_add_const_inst/readdata_s_reg[31]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.141ns (26.832%)  route 0.384ns (73.168%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  adc2dac_ram_offset_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    adc2dac_ram_offset_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  adc2dac_ram_offset_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=891, routed)         0.563     0.904    adc2dac_ram_offset_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X17Y46         FDRE                                         r  adc2dac_ram_offset_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y46         FDRE (Prop_fdre_C_Q)         0.141     1.044 f  adc2dac_ram_offset_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=206, routed)         0.384     1.429    adc2dac_ram_offset_i/add_const_0/U0/wb_add_const_inst/s00_axi_reset
    SLICE_X16Y44         FDCE                                         f  adc2dac_ram_offset_i/add_const_0/U0/wb_add_const_inst/readdata_s_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  adc2dac_ram_offset_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    adc2dac_ram_offset_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  adc2dac_ram_offset_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=891, routed)         0.831     1.201    adc2dac_ram_offset_i/add_const_0/U0/wb_add_const_inst/s00_axi_aclk
    SLICE_X16Y44         FDCE                                         r  adc2dac_ram_offset_i/add_const_0/U0/wb_add_const_inst/readdata_s_reg[31]/C
                         clock pessimism             -0.281     0.920    
    SLICE_X16Y44         FDCE (Remov_fdce_C_CLR)     -0.067     0.853    adc2dac_ram_offset_i/add_const_0/U0/wb_add_const_inst/readdata_s_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.853    
                         arrival time                           1.429    
  -------------------------------------------------------------------
                         slack                                  0.576    

Slack (MET) :             0.576ns  (arrival time - required time)
  Source:                 adc2dac_ram_offset_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc2dac_ram_offset_i/add_const_0/U0/wb_add_const_inst/readdata_s_reg[9]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.141ns (26.832%)  route 0.384ns (73.168%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  adc2dac_ram_offset_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    adc2dac_ram_offset_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  adc2dac_ram_offset_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=891, routed)         0.563     0.904    adc2dac_ram_offset_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X17Y46         FDRE                                         r  adc2dac_ram_offset_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y46         FDRE (Prop_fdre_C_Q)         0.141     1.044 f  adc2dac_ram_offset_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=206, routed)         0.384     1.429    adc2dac_ram_offset_i/add_const_0/U0/wb_add_const_inst/s00_axi_reset
    SLICE_X16Y44         FDCE                                         f  adc2dac_ram_offset_i/add_const_0/U0/wb_add_const_inst/readdata_s_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  adc2dac_ram_offset_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    adc2dac_ram_offset_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  adc2dac_ram_offset_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=891, routed)         0.831     1.201    adc2dac_ram_offset_i/add_const_0/U0/wb_add_const_inst/s00_axi_aclk
    SLICE_X16Y44         FDCE                                         r  adc2dac_ram_offset_i/add_const_0/U0/wb_add_const_inst/readdata_s_reg[9]/C
                         clock pessimism             -0.281     0.920    
    SLICE_X16Y44         FDCE (Remov_fdce_C_CLR)     -0.067     0.853    adc2dac_ram_offset_i/add_const_0/U0/wb_add_const_inst/readdata_s_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.853    
                         arrival time                           1.429    
  -------------------------------------------------------------------
                         slack                                  0.576    

Slack (MET) :             0.584ns  (arrival time - required time)
  Source:                 adc2dac_ram_offset_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc2dac_ram_offset_i/add_const_0/U0/wb_add_const_inst/offset_s_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.141ns (26.478%)  route 0.392ns (73.522%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  adc2dac_ram_offset_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    adc2dac_ram_offset_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  adc2dac_ram_offset_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=891, routed)         0.563     0.904    adc2dac_ram_offset_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X17Y46         FDRE                                         r  adc2dac_ram_offset_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y46         FDRE (Prop_fdre_C_Q)         0.141     1.044 f  adc2dac_ram_offset_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=206, routed)         0.392     1.436    adc2dac_ram_offset_i/add_const_0/U0/wb_add_const_inst/s00_axi_reset
    SLICE_X16Y43         FDCE                                         f  adc2dac_ram_offset_i/add_const_0/U0/wb_add_const_inst/offset_s_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  adc2dac_ram_offset_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    adc2dac_ram_offset_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  adc2dac_ram_offset_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=891, routed)         0.831     1.201    adc2dac_ram_offset_i/add_const_0/U0/wb_add_const_inst/s00_axi_aclk
    SLICE_X16Y43         FDCE                                         r  adc2dac_ram_offset_i/add_const_0/U0/wb_add_const_inst/offset_s_reg[0]/C
                         clock pessimism             -0.281     0.920    
    SLICE_X16Y43         FDCE (Remov_fdce_C_CLR)     -0.067     0.853    adc2dac_ram_offset_i/add_const_0/U0/wb_add_const_inst/offset_s_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.853    
                         arrival time                           1.436    
  -------------------------------------------------------------------
                         slack                                  0.584    





