{
  "creator": "Yosys 0.9+2406 (git sha1 UNKNOWN, clang 10.0.0-4ubuntu1 -fPIC -Os)",
  "modules": {
    "cpu": {
      "attributes": {
        "top": "00000000000000000000000000000001",
        "src": "verilog/cpu.v:45.1-499.10"
      },
      "ports": {
        "clk": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "inst_mem_in": {
          "direction": "output",
          "bits": [ 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34 ]
        },
        "inst_mem_out": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66 ]
        },
        "data_mem_out": {
          "direction": "input",
          "bits": [ 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98 ]
        },
        "data_mem_addr": {
          "direction": "output",
          "bits": [ 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130 ]
        },
        "data_mem_WrData": {
          "direction": "output",
          "bits": [ 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162 ]
        },
        "data_mem_memwrite": {
          "direction": "output",
          "bits": [ 163 ]
        },
        "data_mem_memread": {
          "direction": "output",
          "bits": [ 164 ]
        },
        "data_mem_sign_mask": {
          "direction": "output",
          "bits": [ 165, 166, 167, 168 ]
        }
      },
      "cells": {
        "$and$verilog/cpu.v:291$123": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/cpu.v:291"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 169 ],
            "B": [ 170 ],
            "Y": [ 171 ]
          }
        },
        "$or$verilog/cpu.v:487$124": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/cpu.v:487"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 172 ],
            "B": [ 173 ],
            "Y": [ 174 ]
          }
        },
        "$or$verilog/cpu.v:488$125": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/cpu.v:488"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 172 ],
            "B": [ 175 ],
            "Y": [ 176 ]
          }
        },
        "$or$verilog/cpu.v:488$126": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/cpu.v:488"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 176 ],
            "B": [ 173 ],
            "Y": [ 177 ]
          }
        },
        "$or$verilog/cpu.v:488$127": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/cpu.v:488"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 177 ],
            "B": [ 178 ],
            "Y": [ 179 ]
          }
        },
        "$techmap\\ControlAndStatus_registers.$memrd$\\csr_file$verilog/CSR.v:61$6": {
          "hide_name": 1,
          "type": "$memrd",
          "parameters": {
            "ABITS": "00000000000000000000000000001100",
            "CLK_ENABLE": "00000000000000000000000000000000",
            "CLK_POLARITY": "00000000000000000000000000000000",
            "MEMID": "\\ControlAndStatus_registers.csr_file",
            "TRANSPARENT": "00000000000000000000000000000000",
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "verilog/cpu.v:254.11-261.4|verilog/CSR.v:61"
          },
          "port_directions": {
            "ADDR": "input",
            "CLK": "input",
            "DATA": "output",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191 ],
            "CLK": [ "x" ],
            "DATA": [ 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223 ],
            "EN": [ "x" ]
          }
        },
        "$techmap\\ControlAndStatus_registers.$memwr$\\csr_file$verilog/CSR.v:0$7": {
          "hide_name": 1,
          "type": "$memwr",
          "parameters": {
            "ABITS": "00000000000000000000000000001100",
            "CLK_ENABLE": "00000000000000000000000000000000",
            "CLK_POLARITY": "00000000000000000000000000000000",
            "MEMID": "\\ControlAndStatus_registers.csr_file",
            "PRIORITY": "00000000000000000000000000000111",
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "verilog/cpu.v:254.11-261.4|verilog/CSR.v:0.0-0.0"
          },
          "port_directions": {
            "ADDR": "input",
            "CLK": "input",
            "DATA": "input",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235 ],
            "CLK": [ "x" ],
            "DATA": [ 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267 ],
            "EN": [ 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299 ]
          }
        },
        "$techmap\\ControlAndStatus_registers.$procdff$481": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "verilog/cpu.v:254.11-261.4|verilog/CSR.v:57.2-62.5"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223 ],
            "Q": [ 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331 ]
          }
        },
        "$techmap\\ControlAndStatus_registers.$procdff$482": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000001100"
          },
          "attributes": {
            "src": "verilog/cpu.v:254.11-261.4|verilog/CSR.v:57.2-62.5"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343 ],
            "Q": [ 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235 ]
          }
        },
        "$techmap\\ControlAndStatus_registers.$procdff$483": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "verilog/cpu.v:254.11-261.4|verilog/CSR.v:57.2-62.5"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375 ],
            "Q": [ 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267 ]
          }
        },
        "$techmap\\ControlAndStatus_registers.$procdff$484": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "verilog/cpu.v:254.11-261.4|verilog/CSR.v:57.2-62.5"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 376, 376, 376, 376, 376, 376, 376, 376, 376, 376, 376, 376, 376, 376, 376, 376, 376, 376, 376, 376, 376, 376, 376, 376, 376, 376, 376, 376, 376, 376, 376, 376 ],
            "Q": [ 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299 ]
          }
        },
        "$techmap\\ControlAndStatus_registers.$procmux$458": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/cpu.v:254.11-261.4|verilog/CSR.v:58.3-60.6|verilog/CSR.v:58.7-58.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 377 ],
            "Y": [ 376 ]
          }
        },
        "$techmap\\ControlAndStatus_registers.$procmux$460": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "verilog/cpu.v:254.11-261.4|verilog/CSR.v:58.3-60.6|verilog/CSR.v:58.7-58.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409 ],
            "S": [ 377 ],
            "Y": [ 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375 ]
          }
        },
        "$techmap\\ControlAndStatus_registers.$procmux$462": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001100"
          },
          "attributes": {
            "src": "verilog/cpu.v:254.11-261.4|verilog/CSR.v:58.3-60.6|verilog/CSR.v:58.7-58.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421 ],
            "S": [ 377 ],
            "Y": [ 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343 ]
          }
        },
        "$techmap\\PC.$procdff$480": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "verilog/cpu.v:172.18-176.4|verilog/program_counter.v:65.2-67.5"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453 ],
            "Q": [ 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34 ]
          }
        },
        "$techmap\\RegA_AddrFwdFlush_mux.$ternary$verilog/mux2to1.v:51$294": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000101"
          },
          "attributes": {
            "src": "verilog/cpu.v:277.15-282.4|verilog/mux2to1.v:51"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 454, 455, 456, 457, 458 ],
            "B": [ "0", "0", "0", "0", "0" ],
            "S": [ 171 ],
            "Y": [ 459, 460, 461, 462, 463 ]
          }
        },
        "$techmap\\RegA_mux.$ternary$verilog/mux2to1.v:51$259": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "verilog/cpu.v:263.10-268.4|verilog/mux2to1.v:51"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495 ],
            "B": [ 454, 455, 456, 457, 458, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "S": [ 171 ],
            "Y": [ 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527 ]
          }
        },
        "$techmap\\RegB_AddrFwdFlush_mux.$ternary$verilog/mux2to1.v:51$294": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000101"
          },
          "attributes": {
            "src": "verilog/cpu.v:284.15-289.4|verilog/mux2to1.v:51"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 528, 529, 530, 531, 532 ],
            "B": [ "0", "0", "0", "0", "0" ],
            "S": [ 169 ],
            "Y": [ 533, 534, 535, 536, 537 ]
          }
        },
        "$techmap\\RegB_mux.$ternary$verilog/mux2to1.v:51$259": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "verilog/cpu.v:270.10-275.4|verilog/mux2to1.v:51"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569 ],
            "B": [ 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331 ],
            "S": [ 169 ],
            "Y": [ 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601 ]
          }
        },
        "$techmap\\addr_adder_mux.$ternary$verilog/mux2to1.v:51$259": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "verilog/cpu.v:308.10-313.4|verilog/mux2to1.v:51"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633 ],
            "B": [ 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665 ],
            "S": [ 666 ],
            "Y": [ 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698 ]
          }
        },
        "$techmap\\alu_control.$auto$opt_reduce.cc:128:opt_mux$487": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 699, 700, 701, 702, 703 ],
            "Y": [ 704 ]
          }
        },
        "$techmap\\alu_control.$auto$opt_reduce.cc:128:opt_mux$491": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 705, 706 ],
            "Y": [ 707 ]
          }
        },
        "$techmap\\alu_control.$auto$opt_reduce.cc:128:opt_mux$493": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 700, 708 ],
            "Y": [ 709 ]
          }
        },
        "$techmap\\alu_control.$auto$opt_reduce.cc:128:opt_mux$495": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 699, 700, 702 ],
            "Y": [ 710 ]
          }
        },
        "$techmap\\alu_control.$procmux$315": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": "00000000000000000000000000000011",
            "WIDTH": "00000000000000000000000000000111"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "verilog/cpu.v:243.13-247.4|verilog/alu_control.v:235.5-244.12|verilog/alu_control.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "1", "1", "1", "1", "0", "0", "0" ],
            "B": [ "1", "1", "0", "1", "0", "0", "0", "0", "1", "0", "1", "0", "0", "0", "1", "0", "0", "1", "0", "0", "0" ],
            "S": [ 711, 712, 713 ],
            "Y": [ 714, 715, 716, 717, 718, 719, 720 ]
          }
        },
        "$techmap\\alu_control.$procmux$316_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "verilog/cpu.v:243.13-247.4|verilog/alu_control.v:235.5-244.12|verilog/alu_control.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 721, 722 ],
            "B": [ "1", "1" ],
            "Y": [ 711 ]
          }
        },
        "$techmap\\alu_control.$procmux$317_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "verilog/cpu.v:243.13-247.4|verilog/alu_control.v:235.5-244.12|verilog/alu_control.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 721, 722 ],
            "B": [ "0", "1" ],
            "Y": [ 712 ]
          }
        },
        "$techmap\\alu_control.$procmux$318_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "verilog/cpu.v:243.13-247.4|verilog/alu_control.v:235.5-244.12|verilog/alu_control.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 721, 722 ],
            "B": [ "1", "0" ],
            "Y": [ 713 ]
          }
        },
        "$techmap\\alu_control.$procmux$341": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": "00000000000000000000000000000010",
            "WIDTH": "00000000000000000000000000000111"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "verilog/cpu.v:243.13-247.4|verilog/alu_control.v:201.7-208.14|verilog/alu_control.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ "0", "1", "1", "0", "0", "0", "0", "0", "1", "0", "0", "0", "0", "0" ],
            "S": [ 723, 724 ],
            "Y": [ 725, 726, 727, 728, 729, 730, 731 ]
          }
        },
        "$techmap\\alu_control.$procmux$350": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": "00000000000000000000000000000111",
            "WIDTH": "00000000000000000000000000000111"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "verilog/cpu.v:243.13-247.4|verilog/alu_control.v:199.5-232.12|verilog/alu_control.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", 732, 733, 734, 735, 736, 737, 738, "0", "0", "0", "1", "0", "0", "0", "1", "1", "1", "0", "0", "0", "0", "1", "0", "1", "0", "0", "0", "0", 725, 726, 727, 728, 729, 730, 731 ],
            "S": [ 739, 740, 703, 701, 709, 699, 702 ],
            "Y": [ 741, 742, 743, 744, 745, 746, 747 ]
          }
        },
        "$techmap\\alu_control.$procmux$364": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": "00000000000000000000000000000010",
            "WIDTH": "00000000000000000000000000000111"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "verilog/cpu.v:243.13-247.4|verilog/alu_control.v:183.7-190.14|verilog/alu_control.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ "0", "0", "1", "0", "0", "0", "0", "1", "1", "0", "0", "0", "0", "0" ],
            "S": [ 723, 724 ],
            "Y": [ 732, 733, 734, 735, 736, 737, 738 ]
          }
        },
        "$techmap\\alu_control.$procmux$366_CMP0": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "verilog/cpu.v:243.13-247.4|verilog/alu_control.v:183.7-190.14|verilog/alu_control.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 723 ],
            "Y": [ 724 ]
          }
        },
        "$techmap\\alu_control.$procmux$374": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": "00000000000000000000000000000111",
            "WIDTH": "00000000000000000000000000000111"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "verilog/cpu.v:243.13-247.4|verilog/alu_control.v:167.5-193.12|verilog/alu_control.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ 732, 733, 734, 735, 736, 737, 738, "1", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0", "0", "0", "1", "1", "1", "0", "0", "0", "0", "0", "1", "0", "0", "0", "0", "0" ],
            "S": [ 703, 699, 739, 740, 701, 709, 702 ],
            "Y": [ 748, 749, 750, 751, 752, 753, 754 ]
          }
        },
        "$techmap\\alu_control.$procmux$380_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "verilog/cpu.v:243.13-247.4|verilog/alu_control.v:167.5-193.12|verilog/alu_control.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 721, 722, 170 ],
            "B": [ "1", "1", "0" ],
            "Y": [ 708 ]
          }
        },
        "$techmap\\alu_control.$procmux$390": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000111"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "verilog/cpu.v:243.13-247.4|verilog/alu_control.v:152.5-161.12|verilog/alu_control.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "1", "1", "1", "1", "0", "0", "0" ],
            "B": [ "0", "1", "0", "0", "0", "0", "0" ],
            "S": [ 710 ],
            "Y": [ 755, 756, 757, 758, 759, 760, 761 ]
          }
        },
        "$techmap\\alu_control.$procmux$402": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000111"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "verilog/cpu.v:243.13-247.4|verilog/alu_control.v:133.5-146.12|verilog/alu_control.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "1", "1", "1", "1", "0", "0", "0" ],
            "B": [ "0", "1", "0", "0", "0", "0", "0" ],
            "S": [ 704 ],
            "Y": [ 762, 763, 764, 765, 766, 767, 768 ]
          }
        },
        "$techmap\\alu_control.$procmux$405_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "verilog/cpu.v:243.13-247.4|verilog/alu_control.v:133.5-146.12|verilog/alu_control.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 721, 722, 170 ],
            "B": [ "0", "1", "0" ],
            "Y": [ 700 ]
          }
        },
        "$techmap\\alu_control.$procmux$417": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": "00000000000000000000000000000110",
            "WIDTH": "00000000000000000000000000000111"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "verilog/cpu.v:243.13-247.4|verilog/alu_control.v:112.5-127.12|verilog/alu_control.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "1", "1", "1", "1", "0", "0", "0" ],
            "B": [ "0", "1", "1", "0", "0", "1", "1", "0", "1", "1", "0", "1", "0", "1", "0", "1", "1", "0", "0", "0", "1", "0", "1", "1", "0", "1", "1", "0", "0", "1", "1", "0", "0", "1", "0", "0", "1", "1", "0", "1", "0", "0" ],
            "S": [ 739, 740, 703, 701, 699, 702 ],
            "Y": [ 769, 770, 771, 772, 773, 774, 775 ]
          }
        },
        "$techmap\\alu_control.$procmux$418_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "verilog/cpu.v:243.13-247.4|verilog/alu_control.v:112.5-127.12|verilog/alu_control.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 721, 722, 170 ],
            "B": [ "1", "1", "1" ],
            "Y": [ 739 ]
          }
        },
        "$techmap\\alu_control.$procmux$419_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "verilog/cpu.v:243.13-247.4|verilog/alu_control.v:112.5-127.12|verilog/alu_control.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 721, 722, 170 ],
            "B": [ "0", "1", "1" ],
            "Y": [ 740 ]
          }
        },
        "$techmap\\alu_control.$procmux$420_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "verilog/cpu.v:243.13-247.4|verilog/alu_control.v:112.5-127.12|verilog/alu_control.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 721, 722, 170 ],
            "B": [ "1", "0", "1" ],
            "Y": [ 703 ]
          }
        },
        "$techmap\\alu_control.$procmux$421_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "verilog/cpu.v:243.13-247.4|verilog/alu_control.v:112.5-127.12|verilog/alu_control.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 721, 722, 170 ],
            "B": [ "0", "0", "1" ],
            "Y": [ 701 ]
          }
        },
        "$techmap\\alu_control.$procmux$422_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "verilog/cpu.v:243.13-247.4|verilog/alu_control.v:112.5-127.12|verilog/alu_control.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 721, 722, 170 ],
            "B": [ "1", "0", "0" ],
            "Y": [ 699 ]
          }
        },
        "$techmap\\alu_control.$procmux$423_CMP0": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "verilog/cpu.v:243.13-247.4|verilog/alu_control.v:112.5-127.12|verilog/alu_control.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 721, 722, 170 ],
            "Y": [ 702 ]
          }
        },
        "$techmap\\alu_control.$procmux$427": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": "00000000000000000000000000000111",
            "WIDTH": "00000000000000000000000000000111"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "verilog/cpu.v:243.13-247.4|verilog/alu_control.v:83.3-248.10|verilog/alu_control.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "1", "1", "1", "1", "0", "0", "0" ],
            "B": [ 714, 715, 716, 717, 718, 719, 720, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, "0", "1", "0", "0", "0", "0", "0" ],
            "S": [ 776, 777, 778, 779, 780, 781, 707 ],
            "Y": [ 782, 783, 784, 785, 786, 787, 788 ]
          }
        },
        "$techmap\\alu_control.$procmux$428_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000111",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000111",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "verilog/cpu.v:243.13-247.4|verilog/alu_control.v:83.3-248.10|verilog/alu_control.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 789, 790, 791, 792, 793, 794, 795 ],
            "B": [ "1", "1", "0", "0", "1", "1", "1" ],
            "Y": [ 776 ]
          }
        },
        "$techmap\\alu_control.$procmux$429_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000111",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000111",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "verilog/cpu.v:243.13-247.4|verilog/alu_control.v:83.3-248.10|verilog/alu_control.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 789, 790, 791, 792, 793, 794, 795 ],
            "B": [ "1", "1", "0", "0", "1", "1", "0" ],
            "Y": [ 777 ]
          }
        },
        "$techmap\\alu_control.$procmux$430_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000111",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000111",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "verilog/cpu.v:243.13-247.4|verilog/alu_control.v:83.3-248.10|verilog/alu_control.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 789, 790, 791, 792, 793, 794, 795 ],
            "B": [ "1", "1", "0", "0", "1", "0", "0" ],
            "Y": [ 778 ]
          }
        },
        "$techmap\\alu_control.$procmux$431_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000111",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000111",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "verilog/cpu.v:243.13-247.4|verilog/alu_control.v:83.3-248.10|verilog/alu_control.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 789, 790, 791, 792, 793, 794, 795 ],
            "B": [ "1", "1", "0", "0", "0", "1", "0" ],
            "Y": [ 779 ]
          }
        },
        "$techmap\\alu_control.$procmux$432_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000111",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000111",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "verilog/cpu.v:243.13-247.4|verilog/alu_control.v:83.3-248.10|verilog/alu_control.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 789, 790, 791, 792, 793, 794, 795 ],
            "B": [ "1", "1", "0", "0", "0", "0", "0" ],
            "Y": [ 780 ]
          }
        },
        "$techmap\\alu_control.$procmux$433_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000111",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000111",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "verilog/cpu.v:243.13-247.4|verilog/alu_control.v:83.3-248.10|verilog/alu_control.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 789, 790, 791, 792, 793, 794, 795 ],
            "B": [ "1", "1", "0", "0", "0", "1", "1" ],
            "Y": [ 781 ]
          }
        },
        "$techmap\\alu_control.$procmux$434_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000111",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000111",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "verilog/cpu.v:243.13-247.4|verilog/alu_control.v:83.3-248.10|verilog/alu_control.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 789, 790, 791, 792, 793, 794, 795 ],
            "B": [ "1", "1", "1", "0", "1", "0", "0" ],
            "Y": [ 706 ]
          }
        },
        "$techmap\\alu_control.$procmux$435_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000111",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000111",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "verilog/cpu.v:243.13-247.4|verilog/alu_control.v:83.3-248.10|verilog/alu_control.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 789, 790, 791, 792, 793, 794, 795 ],
            "B": [ "1", "1", "1", "0", "1", "1", "0" ],
            "Y": [ 705 ]
          }
        },
        "$techmap\\alu_main.$add$verilog/alu.v:162$29": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/cpu.v:328.6-334.4|verilog/alu.v:162"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 796 ],
            "B": [ 797 ],
            "Y": [ 798 ]
          }
        },
        "$techmap\\alu_main.$and$verilog/alu.v:152$26": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000100000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "verilog/cpu.v:328.6-334.4|verilog/alu.v:152"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 799, 800, 801, 802, 803, 804, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830 ],
            "B": [ 831, 832, 833, 834, 835, 836, 837, 838, 839, 840, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 797 ],
            "Y": [ 862, 863, 864, 865, 866, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893 ]
          }
        },
        "$techmap\\alu_main.$and$verilog/alu.v:162$30": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/cpu.v:328.6-334.4|verilog/alu.v:162"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 798 ],
            "B": [ 894 ],
            "Y": [ 895 ]
          }
        },
        "$techmap\\alu_main.$and$verilog/alu.v:162$32": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/cpu.v:328.6-334.4|verilog/alu.v:162"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 796 ],
            "B": [ 797 ],
            "Y": [ 896 ]
          }
        },
        "$techmap\\alu_main.$and$verilog/alu.v:97$17": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000100000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "verilog/cpu.v:328.6-334.4|verilog/alu.v:97"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665 ],
            "B": [ 831, 832, 833, 834, 835, 836, 837, 838, 839, 840, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 797 ],
            "Y": [ 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928 ]
          }
        },
        "$techmap\\alu_main.$auto$opt_reduce.cc:128:opt_mux$497": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 929, 930 ],
            "Y": [ 931 ]
          }
        },
        "$techmap\\alu_main.$auto$opt_reduce.cc:128:opt_mux$499": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 932, 933 ],
            "Y": [ 934 ]
          }
        },
        "$techmap\\alu_main.$eq$verilog/alu.v:165$35": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/cpu.v:328.6-334.4|verilog/alu.v:165"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 951, 952, 953, 954, 955, 956, 957, 958, 959, 960, 961, 962, 963, 964, 965, 894 ],
            "Y": [ 966 ]
          }
        },
        "$techmap\\alu_main.$logic_not$verilog/alu.v:165$36": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/cpu.v:328.6-334.4|verilog/alu.v:165"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 966 ],
            "Y": [ 967 ]
          }
        },
        "$techmap\\alu_main.$logic_or$verilog/alu.v:77$13": {
          "hide_name": 1,
          "type": "$logic_or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/cpu.v:328.6-334.4|verilog/alu.v:77"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 932 ],
            "B": [ 968 ],
            "Y": [ 969 ]
          }
        },
        "$techmap\\alu_main.$not$verilog/alu.v:152$25": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "verilog/cpu.v:328.6-334.4|verilog/alu.v:152"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665 ],
            "Y": [ 799, 800, 801, 802, 803, 804, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830 ]
          }
        },
        "$techmap\\alu_main.$not$verilog/alu.v:162$31": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/cpu.v:328.6-334.4|verilog/alu.v:162"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 665 ],
            "Y": [ 796 ]
          }
        },
        "$techmap\\alu_main.$not$verilog/alu.v:167$37": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/cpu.v:328.6-334.4|verilog/alu.v:167"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 894 ],
            "Y": [ 970 ]
          }
        },
        "$techmap\\alu_main.$not$verilog/alu.v:169$38": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/cpu.v:328.6-334.4|verilog/alu.v:169"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 971 ],
            "Y": [ 972 ]
          }
        },
        "$techmap\\alu_main.$not$verilog/alu.v:82$14": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "verilog/cpu.v:328.6-334.4|verilog/alu.v:82"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 831, 832, 833, 834, 835, 836, 837, 838, 839, 840, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 797 ],
            "Y": [ 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004 ]
          }
        },
        "$techmap\\alu_main.$or$verilog/alu.v:147$24": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000100000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "verilog/cpu.v:328.6-334.4|verilog/alu.v:147"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665 ],
            "B": [ 831, 832, 833, 834, 835, 836, 837, 838, 839, 840, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 797 ],
            "Y": [ 1005, 1006, 1007, 1008, 1009, 1010, 1011, 1012, 1013, 1014, 1015, 1016, 1017, 1018, 1019, 1020, 1021, 1022, 1023, 1024, 1025, 1026, 1027, 1028, 1029, 1030, 1031, 1032, 1033, 1034, 1035, 1036 ]
          }
        },
        "$techmap\\alu_main.$or$verilog/alu.v:162$33": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/cpu.v:328.6-334.4|verilog/alu.v:162"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 895 ],
            "B": [ 896 ],
            "Y": [ 971 ]
          }
        },
        "$techmap\\alu_main.$procmux$437": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": "00000000000000000000000000000110",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "verilog/cpu.v:328.6-334.4|verilog/alu.v:163.3-172.10|verilog/alu.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 972, 971, 970, 894, 967, 966 ],
            "S": [ 1037, 1038, 1039, 1040, 1041, 1042 ],
            "Y": [ 1043 ]
          }
        },
        "$techmap\\alu_main.$procmux$438_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "verilog/cpu.v:328.6-334.4|verilog/alu.v:163.3-172.10|verilog/alu.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1044, 1045, 1046 ],
            "B": [ "0", "1", "1" ],
            "Y": [ 1037 ]
          }
        },
        "$techmap\\alu_main.$procmux$439_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "verilog/cpu.v:328.6-334.4|verilog/alu.v:163.3-172.10|verilog/alu.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1044, 1045, 1046 ],
            "B": [ "1", "0", "1" ],
            "Y": [ 1038 ]
          }
        },
        "$techmap\\alu_main.$procmux$440_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "verilog/cpu.v:328.6-334.4|verilog/alu.v:163.3-172.10|verilog/alu.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1044, 1045, 1046 ],
            "B": [ "0", "0", "1" ],
            "Y": [ 1039 ]
          }
        },
        "$techmap\\alu_main.$procmux$441_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "verilog/cpu.v:328.6-334.4|verilog/alu.v:163.3-172.10|verilog/alu.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1044, 1045, 1046 ],
            "B": [ "1", "1", "0" ],
            "Y": [ 1040 ]
          }
        },
        "$techmap\\alu_main.$procmux$442_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "verilog/cpu.v:328.6-334.4|verilog/alu.v:163.3-172.10|verilog/alu.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1044, 1045, 1046 ],
            "B": [ "0", "1", "0" ],
            "Y": [ 1041 ]
          }
        },
        "$techmap\\alu_main.$procmux$443_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "verilog/cpu.v:328.6-334.4|verilog/alu.v:163.3-172.10|verilog/alu.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1044, 1045, 1046 ],
            "B": [ "1", "0", "0" ],
            "Y": [ 1042 ]
          }
        },
        "$techmap\\alu_main.$procmux$445": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": "00000000000000000000000000001010",
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "verilog/cpu.v:328.6-334.4|verilog/alu.v:93.3-158.10|verilog/alu.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ 862, 863, 864, 865, 866, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 1005, 1006, 1007, 1008, 1009, 1010, 1011, 1012, 1013, 1014, 1015, 1016, 1017, 1018, 1019, 1020, 1021, 1022, 1023, 1024, 1025, 1026, 1027, 1028, 1029, 1030, 1031, 1032, 1033, 1034, 1035, 1036, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 1047, 1048, 1049, 1050, 1051, 1052, 1053, 1054, 1055, 1056, 1057, 1058, 1059, 1060, 1061, 1062, 1063, 1064, 1065, 1066, 1067, 1068, 1069, 1070, 1071, 1072, 1073, 1074, 1075, 1076, 1077, 1078, 1079, 1080, 1081, 1082, 1083, 1084, 1085, 1086, 1087, 1088, 1089, 1090, 1091, 1092, 1093, 1094, 1095, 1096, 1097, 1098, 1099, 1100, 1101, 1102, 1103, 1104, 1105, 1106, 1107, 1108, 1109, 1110, 1111, 1112, 1113, 1114, 1115, 1116, 1117, 1118, 1119, 1120, 1121, 1122, 1123, 1124, 1125, 1126, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1134, 1135, 1136, 1137, 1138, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1167, 1168, 1169, 1170, 1171, 1172, 1173, 1174, 1175, 1176, 1177, 1178, 1179, 1180, 1181, 1182, 1183, 1184, 1185, 1186, 1187, 1188, 1189, 1190, 1191, 1192, 1193, 1194, 1195, 1196, 1197, 1198, 1199, 1200, 1201, 1202, 1203, 1204, 1205, 1206, 1207, 1208, 1209, 1210, 1211, 1212, 1213, 1214, 1215, 1216, 1217, 1218, 1219, 1220, 1221, 1222, 1223, 1224, 1225, 1226, 1227, 1228, 1229, 1230, 1231, 1232, 1233, 1234, 1235, 1236, 1237, 1238, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928 ],
            "S": [ 1239, 931, 1240, 1241, 1242, 1243, 1244, 968, 934, 1245 ],
            "Y": [ 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 951, 952, 953, 954, 955, 956, 957, 958, 959, 960, 961, 962, 963, 964, 965, 894 ]
          }
        },
        "$techmap\\alu_main.$procmux$446_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "verilog/cpu.v:328.6-334.4|verilog/alu.v:93.3-158.10|verilog/alu.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1246, 1247, 1248, 1249 ],
            "B": [ "1", "1", "0", "1" ],
            "Y": [ 1239 ]
          }
        },
        "$techmap\\alu_main.$procmux$447_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "verilog/cpu.v:328.6-334.4|verilog/alu.v:93.3-158.10|verilog/alu.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1246, 1247, 1248, 1249 ],
            "B": [ "0", "1", "0", "1" ],
            "Y": [ 930 ]
          }
        },
        "$techmap\\alu_main.$procmux$448_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "verilog/cpu.v:328.6-334.4|verilog/alu.v:93.3-158.10|verilog/alu.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1246, 1247, 1248, 1249 ],
            "B": [ "1", "0", "0", "1" ],
            "Y": [ 1240 ]
          }
        },
        "$techmap\\alu_main.$procmux$449_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "verilog/cpu.v:328.6-334.4|verilog/alu.v:93.3-158.10|verilog/alu.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1246, 1247, 1248, 1249 ],
            "B": [ "0", "0", "0", "1" ],
            "Y": [ 1241 ]
          }
        },
        "$techmap\\alu_main.$procmux$450_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "verilog/cpu.v:328.6-334.4|verilog/alu.v:93.3-158.10|verilog/alu.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1246, 1247, 1248, 1249 ],
            "B": [ "1", "0", "1", "0" ],
            "Y": [ 1242 ]
          }
        },
        "$techmap\\alu_main.$procmux$451_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "verilog/cpu.v:328.6-334.4|verilog/alu.v:93.3-158.10|verilog/alu.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1246, 1247, 1248, 1249 ],
            "B": [ "0", "0", "1", "0" ],
            "Y": [ 1243 ]
          }
        },
        "$techmap\\alu_main.$procmux$452_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "verilog/cpu.v:328.6-334.4|verilog/alu.v:93.3-158.10|verilog/alu.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1246, 1247, 1248, 1249 ],
            "B": [ "1", "1", "0", "0" ],
            "Y": [ 1244 ]
          }
        },
        "$techmap\\alu_main.$procmux$453_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "verilog/cpu.v:328.6-334.4|verilog/alu.v:93.3-158.10|verilog/alu.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1246, 1247, 1248, 1249 ],
            "B": [ "1", "1", "1", "0" ],
            "Y": [ 968 ]
          }
        },
        "$techmap\\alu_main.$procmux$454_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "verilog/cpu.v:328.6-334.4|verilog/alu.v:93.3-158.10|verilog/alu.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1246, 1247, 1248, 1249 ],
            "B": [ "0", "1", "1", "0" ],
            "Y": [ 932 ]
          }
        },
        "$techmap\\alu_main.$procmux$455_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "verilog/cpu.v:328.6-334.4|verilog/alu.v:93.3-158.10|verilog/alu.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1246, 1247, 1248, 1249 ],
            "B": [ "0", "1", "0", "0" ],
            "Y": [ 933 ]
          }
        },
        "$techmap\\alu_main.$procmux$456_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "verilog/cpu.v:328.6-334.4|verilog/alu.v:93.3-158.10|verilog/alu.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1246, 1247, 1248, 1249 ],
            "B": [ "1", "0", "0", "0" ],
            "Y": [ 929 ]
          }
        },
        "$techmap\\alu_main.$procmux$457_CMP0": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "verilog/cpu.v:328.6-334.4|verilog/alu.v:93.3-158.10|verilog/alu.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1246, 1247, 1248, 1249 ],
            "Y": [ 1245 ]
          }
        },
        "$techmap\\alu_main.$shl$verilog/alu.v:132$22": {
          "hide_name": 1,
          "type": "$shl",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000100000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "verilog/cpu.v:328.6-334.4|verilog/alu.v:132"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665 ],
            "B": [ 831, 832, 833, 834, 835 ],
            "Y": [ 1079, 1080, 1081, 1082, 1083, 1084, 1085, 1086, 1087, 1088, 1089, 1090, 1091, 1092, 1093, 1094, 1095, 1096, 1097, 1098, 1099, 1100, 1101, 1102, 1103, 1104, 1105, 1106, 1107, 1108, 1109, 1110 ]
          }
        },
        "$techmap\\alu_main.$shr$verilog/alu.v:122$20": {
          "hide_name": 1,
          "type": "$shr",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000100000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "verilog/cpu.v:328.6-334.4|verilog/alu.v:122"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665 ],
            "B": [ 831, 832, 833, 834, 835 ],
            "Y": [ 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1167, 1168, 1169, 1170, 1171, 1172, 1173, 1174 ]
          }
        },
        "$techmap\\alu_main.$sshr$verilog/alu.v:127$21": {
          "hide_name": 1,
          "type": "$sshr",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000001",
            "A_WIDTH": "00000000000000000000000000100000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "verilog/cpu.v:328.6-334.4|verilog/alu.v:127"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665 ],
            "B": [ 831, 832, 833, 834, 835 ],
            "Y": [ 1111, 1112, 1113, 1114, 1115, 1116, 1117, 1118, 1119, 1120, 1121, 1122, 1123, 1124, 1125, 1126, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1134, 1135, 1136, 1137, 1138, 1139, 1140, 1141, 1142 ]
          }
        },
        "$techmap\\alu_main.$ternary$verilog/alu.v:117$19": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "verilog/cpu.v:328.6-334.4|verilog/alu.v:117"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "S": [ 1238 ],
            "Y": [ 1175, 1176, 1177, 1178, 1179, 1180, 1181, 1182, 1183, 1184, 1185, 1186, 1187, 1188, 1189, 1190, 1191, 1192, 1193, 1194, 1195, 1196, 1197, 1198, 1199, 1200, 1201, 1202, 1203, 1204, 1205, 1206 ]
          }
        },
        "$techmap\\alu_main.$ternary$verilog/alu.v:82$15": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "verilog/cpu.v:328.6-334.4|verilog/alu.v:82"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 831, 832, 833, 834, 835, 836, 837, 838, 839, 840, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 797 ],
            "B": [ 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004 ],
            "S": [ 969 ],
            "Y": [ 1250, 1251, 1252, 1253, 1254, 1255, 1256, 1257, 1258, 1259, 1260, 1261, 1262, 1263, 1264, 1265, 1266, 1267, 1268, 1269, 1270, 1271, 1272, 1273, 1274, 1275, 1276, 1277, 1278, 1279, 1280, 1281 ]
          }
        },
        "$techmap\\alu_main.$xor$verilog/alu.v:137$23": {
          "hide_name": 1,
          "type": "$xor",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000100000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "verilog/cpu.v:328.6-334.4|verilog/alu.v:137"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665 ],
            "B": [ 831, 832, 833, 834, 835, 836, 837, 838, 839, 840, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 797 ],
            "Y": [ 1047, 1048, 1049, 1050, 1051, 1052, 1053, 1054, 1055, 1056, 1057, 1058, 1059, 1060, 1061, 1062, 1063, 1064, 1065, 1066, 1067, 1068, 1069, 1070, 1071, 1072, 1073, 1074, 1075, 1076, 1077, 1078 ]
          }
        },
        "$techmap\\alu_main.alu_full_adder.$add$verilog/adder.v:34$10": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000100000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "verilog/cpu.v:328.6-334.4|verilog/alu.v:85.16-90.6|verilog/adder.v:34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1282, 1283, 1284, 1285, 1286, 1287, 1288, 1289, 1290, 1291, 1292, 1293, 1294, 1295, 1296, 1297, 1298, 1299, 1300, 1301, 1302, 1303, 1304, 1305, 1306, 1307, 1308, 1309, 1310, 1311, 1312, 1313 ],
            "B": [ 969 ],
            "Y": [ 1207, 1208, 1209, 1210, 1211, 1212, 1213, 1214, 1215, 1216, 1217, 1218, 1219, 1220, 1221, 1222, 1223, 1224, 1225, 1226, 1227, 1228, 1229, 1230, 1231, 1232, 1233, 1234, 1235, 1236, 1237, 1238 ]
          }
        },
        "$techmap\\alu_main.alu_full_adder.$add$verilog/adder.v:34$9": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000100000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "verilog/cpu.v:328.6-334.4|verilog/alu.v:85.16-90.6|verilog/adder.v:34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665 ],
            "B": [ 1250, 1251, 1252, 1253, 1254, 1255, 1256, 1257, 1258, 1259, 1260, 1261, 1262, 1263, 1264, 1265, 1266, 1267, 1268, 1269, 1270, 1271, 1272, 1273, 1274, 1275, 1276, 1277, 1278, 1279, 1280, 1281 ],
            "Y": [ 1282, 1283, 1284, 1285, 1286, 1287, 1288, 1289, 1290, 1291, 1292, 1293, 1294, 1295, 1296, 1297, 1298, 1299, 1300, 1301, 1302, 1303, 1304, 1305, 1306, 1307, 1308, 1309, 1310, 1311, 1312, 1313 ]
          }
        },
        "$techmap\\alu_mux.$ternary$verilog/mux2to1.v:51$259": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "verilog/cpu.v:321.10-326.4|verilog/mux2to1.v:51"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162 ],
            "B": [ 1314, 1315, 1316, 1317, 1318, 1319, 1320, 1321, 1322, 1323, 1324, 1325, 1326, 1327, 1328, 1329, 1330, 1331, 1332, 1333, 1334, 1335, 1336, 1337, 1338, 1339, 1340, 1341, 1342, 1343, 1344, 1345 ],
            "S": [ 1346 ],
            "Y": [ 831, 832, 833, 834, 835, 836, 837, 838, 839, 840, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 797 ]
          }
        },
        "$techmap\\auipc_mux.$ternary$verilog/mux2to1.v:51$259": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "verilog/cpu.v:361.10-366.4|verilog/mux2to1.v:51"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1347, 1348, 1349, 1350, 1351, 1352, 1353, 1354, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1374, 1375, 1376, 1377, 1378 ],
            "B": [ 1379, 1380, 1381, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1402, 1403, 1404, 1405, 1406, 1407, 1408, 1409, 1410 ],
            "S": [ 1411 ],
            "Y": [ 1412, 1413, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443 ]
          }
        },
        "$techmap\\branch_decide.$and$verilog/branch_decide.v:56$44": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/cpu.v:351.18-359.4|verilog/branch_decide.v:56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1444 ],
            "B": [ 1445 ],
            "Y": [ 1446 ]
          }
        },
        "$techmap\\branch_decide.$and$verilog/branch_decide.v:58$47": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/cpu.v:351.18-359.4|verilog/branch_decide.v:58"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1447 ],
            "B": [ 1448 ],
            "Y": [ 1445 ]
          }
        },
        "$techmap\\branch_decide.$and$verilog/branch_decide.v:58$49": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/cpu.v:351.18-359.4|verilog/branch_decide.v:58"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1449 ],
            "B": [ 1450 ],
            "Y": [ 173 ]
          }
        },
        "$techmap\\branch_decide.$logic_not$verilog/branch_decide.v:56$42": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/cpu.v:351.18-359.4|verilog/branch_decide.v:56"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1449 ],
            "Y": [ 1444 ]
          }
        },
        "$techmap\\branch_decide.$logic_not$verilog/branch_decide.v:58$48": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/cpu.v:351.18-359.4|verilog/branch_decide.v:58"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1445 ],
            "Y": [ 1450 ]
          }
        },
        "$techmap\\branch_decide.$or$verilog/branch_decide.v:56$45": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/cpu.v:351.18-359.4|verilog/branch_decide.v:56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1446 ],
            "B": [ 1451 ],
            "Y": [ 172 ]
          }
        },
        "$techmap\\branch_predictor_FSM.$add$verilog/branch_predictor.v:108$64": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000100000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "verilog/cpu.v:452.19-461.4|verilog/branch_predictor.v:108"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483 ],
            "B": [ 1484, 1485, 1486, 1487, 1488, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497, 1498, 1499, 1500, 1501, 1502, 1503, 1504, 1505, 1506, 1507, 1508, 1509, 1510, 1511, 1512, 1513, 1514, 1515 ],
            "Y": [ 1516, 1517, 1518, 1519, 1520, 1521, 1522, 1523, 1524, 1525, 1526, 1527, 1528, 1529, 1530, 1531, 1532, 1533, 1534, 1535, 1536, 1537, 1538, 1539, 1540, 1541, 1542, 1543, 1544, 1545, 1546, 1547 ]
          }
        },
        "$techmap\\branch_predictor_FSM.$and$verilog/branch_predictor.v:103$52": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/cpu.v:452.19-461.4|verilog/branch_predictor.v:103"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1548 ],
            "B": [ 1549 ],
            "Y": [ 1550 ]
          }
        },
        "$techmap\\branch_predictor_FSM.$and$verilog/branch_predictor.v:103$53": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/cpu.v:452.19-461.4|verilog/branch_predictor.v:103"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1549 ],
            "B": [ 1445 ],
            "Y": [ 1551 ]
          }
        },
        "$techmap\\branch_predictor_FSM.$and$verilog/branch_predictor.v:104$58": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/cpu.v:452.19-461.4|verilog/branch_predictor.v:104"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1548 ],
            "B": [ 1552 ],
            "Y": [ 1553 ]
          }
        },
        "$techmap\\branch_predictor_FSM.$and$verilog/branch_predictor.v:104$60": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/cpu.v:452.19-461.4|verilog/branch_predictor.v:104"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1552 ],
            "B": [ 1445 ],
            "Y": [ 1554 ]
          }
        },
        "$techmap\\branch_predictor_FSM.$and$verilog/branch_predictor.v:104$62": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/cpu.v:452.19-461.4|verilog/branch_predictor.v:104"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1548 ],
            "B": [ 1445 ],
            "Y": [ 1555 ]
          }
        },
        "$techmap\\branch_predictor_FSM.$and$verilog/branch_predictor.v:109$65": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/cpu.v:452.19-461.4|verilog/branch_predictor.v:109"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1548 ],
            "B": [ 1556 ],
            "Y": [ 175 ]
          }
        },
        "$techmap\\branch_predictor_FSM.$logic_not$verilog/branch_predictor.v:104$59": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/cpu.v:452.19-461.4|verilog/branch_predictor.v:104"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1549 ],
            "Y": [ 1552 ]
          }
        },
        "$techmap\\branch_predictor_FSM.$or$verilog/branch_predictor.v:103$54": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/cpu.v:452.19-461.4|verilog/branch_predictor.v:103"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1550 ],
            "B": [ 1551 ],
            "Y": [ 1557 ]
          }
        },
        "$techmap\\branch_predictor_FSM.$or$verilog/branch_predictor.v:103$56": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/cpu.v:452.19-461.4|verilog/branch_predictor.v:103"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1557 ],
            "B": [ 1555 ],
            "Y": [ 1558 ]
          }
        },
        "$techmap\\branch_predictor_FSM.$or$verilog/branch_predictor.v:104$61": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/cpu.v:452.19-461.4|verilog/branch_predictor.v:104"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1553 ],
            "B": [ 1554 ],
            "Y": [ 1559 ]
          }
        },
        "$techmap\\branch_predictor_FSM.$or$verilog/branch_predictor.v:104$63": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/cpu.v:452.19-461.4|verilog/branch_predictor.v:104"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1559 ],
            "B": [ 1555 ],
            "Y": [ 1560 ]
          }
        },
        "$techmap\\branch_predictor_FSM.$procdff$478": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "verilog/cpu.v:452.19-461.4|verilog/branch_predictor.v:101.2-106.5"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 1561, 1562 ],
            "Q": [ 1549, 1548 ]
          }
        },
        "$techmap\\branch_predictor_FSM.$procdff$479": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "0",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/cpu.v:452.19-461.4|verilog/branch_predictor.v:92.2-94.5"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 1447 ],
            "Q": [ 1563 ]
          }
        },
        "$techmap\\branch_predictor_FSM.$procmux$309": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/cpu.v:452.19-461.4|verilog/branch_predictor.v:102.3-105.6|verilog/branch_predictor.v:102.7-102.25"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1548 ],
            "B": [ 1558 ],
            "S": [ 1563 ],
            "Y": [ 1562 ]
          }
        },
        "$techmap\\branch_predictor_FSM.$procmux$311": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/cpu.v:452.19-461.4|verilog/branch_predictor.v:102.3-105.6|verilog/branch_predictor.v:102.7-102.25"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1549 ],
            "B": [ 1560 ],
            "S": [ 1563 ],
            "Y": [ 1561 ]
          }
        },
        "$techmap\\branch_predictor_mux.$ternary$verilog/mux2to1.v:51$259": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "verilog/cpu.v:463.10-468.4|verilog/mux2to1.v:51"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1564, 1565, 1566, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577, 1578, 1579, 1580, 1581, 1582, 1583, 1584, 1585, 1586, 1587, 1588, 1589, 1590, 1591, 1592, 1593, 1594, 1595 ],
            "B": [ 1516, 1517, 1518, 1519, 1520, 1521, 1522, 1523, 1524, 1525, 1526, 1527, 1528, 1529, 1530, 1531, 1532, 1533, 1534, 1535, 1536, 1537, 1538, 1539, 1540, 1541, 1542, 1543, 1544, 1545, 1546, 1547 ],
            "S": [ 175 ],
            "Y": [ 1596, 1597, 1598, 1599, 1600, 1601, 1602, 1603, 1604, 1605, 1606, 1607, 1608, 1609, 1610, 1611, 1612, 1613, 1614, 1615, 1616, 1617, 1618, 1619, 1620, 1621, 1622, 1623, 1624, 1625, 1626, 1627 ]
          }
        },
        "$techmap\\cont_mux.$ternary$verilog/mux2to1.v:51$259": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "verilog/cpu.v:220.10-225.4|verilog/mux2to1.v:51"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1628, 1629, 1630, 169, 1631, 1632, 1633, 1634, 1635, 1636, 1637, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "S": [ 174 ],
            "Y": [ 1638, 1639, 1640, 1641, 1642, 1643, 1556, 1644, 1645, 1646, 1647, 1648, 1649, 1650, 1651, 1652, 1653, 1654, 1655, 1656, 1657, 1658, 1659, 1660, 1661, 1662, 1663, 1664, 1665, 1666, 1667, 1668 ]
          }
        },
        "$techmap\\control_unit.$and$verilog/control_unit.v:61$72": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/cpu.v:204.10-218.4|verilog/control_unit.v:61"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1669 ],
            "B": [ 789 ],
            "Y": [ 1629 ]
          }
        },
        "$techmap\\control_unit.$and$verilog/control_unit.v:62$77": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/cpu.v:204.10-218.4|verilog/control_unit.v:62"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1670 ],
            "B": [ 789 ],
            "Y": [ 1630 ]
          }
        },
        "$techmap\\control_unit.$and$verilog/control_unit.v:63$79": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/cpu.v:204.10-218.4|verilog/control_unit.v:63"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1671 ],
            "B": [ 794 ],
            "Y": [ 1672 ]
          }
        },
        "$techmap\\control_unit.$and$verilog/control_unit.v:63$81": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/cpu.v:204.10-218.4|verilog/control_unit.v:63"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1672 ],
            "B": [ 1673 ],
            "Y": [ 1631 ]
          }
        },
        "$techmap\\control_unit.$and$verilog/control_unit.v:64$84": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/cpu.v:204.10-218.4|verilog/control_unit.v:64"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1674 ],
            "B": [ 1673 ],
            "Y": [ 1675 ]
          }
        },
        "$techmap\\control_unit.$and$verilog/control_unit.v:64$86": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/cpu.v:204.10-218.4|verilog/control_unit.v:64"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1675 ],
            "B": [ 1676 ],
            "Y": [ 1669 ]
          }
        },
        "$techmap\\control_unit.$and$verilog/control_unit.v:64$87": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/cpu.v:204.10-218.4|verilog/control_unit.v:64"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1669 ],
            "B": [ 790 ],
            "Y": [ 1632 ]
          }
        },
        "$techmap\\control_unit.$and$verilog/control_unit.v:65$89": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/cpu.v:204.10-218.4|verilog/control_unit.v:65"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 795 ],
            "B": [ 1673 ],
            "Y": [ 1677 ]
          }
        },
        "$techmap\\control_unit.$and$verilog/control_unit.v:65$91": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/cpu.v:204.10-218.4|verilog/control_unit.v:65"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1677 ],
            "B": [ 1678 ],
            "Y": [ 1633 ]
          }
        },
        "$techmap\\control_unit.$and$verilog/control_unit.v:67$99": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/cpu.v:204.10-218.4|verilog/control_unit.v:67"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1679 ],
            "B": [ 791 ],
            "Y": [ 1628 ]
          }
        },
        "$techmap\\control_unit.$and$verilog/control_unit.v:68$100": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/cpu.v:204.10-218.4|verilog/control_unit.v:68"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 795 ],
            "B": [ 794 ],
            "Y": [ 1680 ]
          }
        },
        "$techmap\\control_unit.$and$verilog/control_unit.v:68$102": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/cpu.v:204.10-218.4|verilog/control_unit.v:68"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1680 ],
            "B": [ 1673 ],
            "Y": [ 1679 ]
          }
        },
        "$techmap\\control_unit.$and$verilog/control_unit.v:68$104": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/cpu.v:204.10-218.4|verilog/control_unit.v:68"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1679 ],
            "B": [ 1676 ],
            "Y": [ 1681 ]
          }
        },
        "$techmap\\control_unit.$and$verilog/control_unit.v:68$105": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/cpu.v:204.10-218.4|verilog/control_unit.v:68"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1681 ],
            "B": [ 791 ],
            "Y": [ 1637 ]
          }
        },
        "$techmap\\control_unit.$and$verilog/control_unit.v:69$108": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/cpu.v:204.10-218.4|verilog/control_unit.v:69"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1672 ],
            "B": [ 793 ],
            "Y": [ 1682 ]
          }
        },
        "$techmap\\control_unit.$and$verilog/control_unit.v:69$110": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/cpu.v:204.10-218.4|verilog/control_unit.v:69"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1682 ],
            "B": [ 1676 ],
            "Y": [ 1683 ]
          }
        },
        "$techmap\\control_unit.$and$verilog/control_unit.v:69$111": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/cpu.v:204.10-218.4|verilog/control_unit.v:69"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1683 ],
            "B": [ 791 ],
            "Y": [ 1635 ]
          }
        },
        "$techmap\\control_unit.$and$verilog/control_unit.v:70$114": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/cpu.v:204.10-218.4|verilog/control_unit.v:70"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1671 ],
            "B": [ 1674 ],
            "Y": [ 1684 ]
          }
        },
        "$techmap\\control_unit.$and$verilog/control_unit.v:70$115": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/cpu.v:204.10-218.4|verilog/control_unit.v:70"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1684 ],
            "B": [ 793 ],
            "Y": [ 1685 ]
          }
        },
        "$techmap\\control_unit.$and$verilog/control_unit.v:70$117": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/cpu.v:204.10-218.4|verilog/control_unit.v:70"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1685 ],
            "B": [ 1676 ],
            "Y": [ 1686 ]
          }
        },
        "$techmap\\control_unit.$and$verilog/control_unit.v:70$118": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/cpu.v:204.10-218.4|verilog/control_unit.v:70"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1686 ],
            "B": [ 791 ],
            "Y": [ 1634 ]
          }
        },
        "$techmap\\control_unit.$and$verilog/control_unit.v:71$120": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/cpu.v:204.10-218.4|verilog/control_unit.v:71"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1674 ],
            "B": [ 792 ],
            "Y": [ 1687 ]
          }
        },
        "$techmap\\control_unit.$and$verilog/control_unit.v:71$121": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/cpu.v:204.10-218.4|verilog/control_unit.v:71"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1687 ],
            "B": [ 791 ],
            "Y": [ 178 ]
          }
        },
        "$techmap\\control_unit.$and$verilog/control_unit.v:72$122": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/cpu.v:204.10-218.4|verilog/control_unit.v:72"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 795 ],
            "B": [ 793 ],
            "Y": [ 169 ]
          }
        },
        "$techmap\\control_unit.$not$verilog/control_unit.v:62$74": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/cpu.v:204.10-218.4|verilog/control_unit.v:62"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1688 ],
            "Y": [ 1689 ]
          }
        },
        "$techmap\\control_unit.$not$verilog/control_unit.v:65$90": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/cpu.v:204.10-218.4|verilog/control_unit.v:65"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 791 ],
            "Y": [ 1678 ]
          }
        },
        "$techmap\\control_unit.$not$verilog/control_unit.v:66$93": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/cpu.v:204.10-218.4|verilog/control_unit.v:66"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1690 ],
            "Y": [ 1691 ]
          }
        },
        "$techmap\\control_unit.$not$verilog/control_unit.v:68$101": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/cpu.v:204.10-218.4|verilog/control_unit.v:68"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 793 ],
            "Y": [ 1673 ]
          }
        },
        "$techmap\\control_unit.$not$verilog/control_unit.v:70$112": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/cpu.v:204.10-218.4|verilog/control_unit.v:70"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 795 ],
            "Y": [ 1671 ]
          }
        },
        "$techmap\\control_unit.$not$verilog/control_unit.v:70$116": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/cpu.v:204.10-218.4|verilog/control_unit.v:70"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 792 ],
            "Y": [ 1676 ]
          }
        },
        "$techmap\\control_unit.$not$verilog/control_unit.v:71$119": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/cpu.v:204.10-218.4|verilog/control_unit.v:71"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 794 ],
            "Y": [ 1674 ]
          }
        },
        "$techmap\\control_unit.$or$verilog/control_unit.v:62$73": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/cpu.v:204.10-218.4|verilog/control_unit.v:62"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 793 ],
            "B": [ 794 ],
            "Y": [ 1688 ]
          }
        },
        "$techmap\\control_unit.$or$verilog/control_unit.v:62$75": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/cpu.v:204.10-218.4|verilog/control_unit.v:62"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1689 ],
            "B": [ 791 ],
            "Y": [ 1692 ]
          }
        },
        "$techmap\\control_unit.$or$verilog/control_unit.v:62$76": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/cpu.v:204.10-218.4|verilog/control_unit.v:62"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1692 ],
            "B": [ 793 ],
            "Y": [ 1670 ]
          }
        },
        "$techmap\\control_unit.$or$verilog/control_unit.v:66$92": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/cpu.v:204.10-218.4|verilog/control_unit.v:66"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 795 ],
            "B": [ 793 ],
            "Y": [ 1690 ]
          }
        },
        "$techmap\\control_unit.$or$verilog/control_unit.v:66$95": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/cpu.v:204.10-218.4|verilog/control_unit.v:66"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1691 ],
            "B": [ 1674 ],
            "Y": [ 1636 ]
          }
        },
        "$techmap\\dataMemOut_fwd_mux.$ternary$verilog/mux2to1.v:51$259": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "verilog/cpu.v:444.10-449.4|verilog/mux2to1.v:51"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1347, 1348, 1349, 1350, 1351, 1352, 1353, 1354, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1374, 1375, 1376, 1377, 1378 ],
            "B": [ 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98 ],
            "S": [ 1693 ],
            "Y": [ 1694, 1695, 1696, 1697, 1698, 1699, 1700, 1701, 1702, 1703, 1704, 1705, 1706, 1707, 1708, 1709, 1710, 1711, 1712, 1713, 1714, 1715, 1716, 1717, 1718, 1719, 1720, 1721, 1722, 1723, 1724, 1725 ]
          }
        },
        "$techmap\\ex_cont_mux.$ternary$verilog/mux2to1.v:51$259": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "verilog/cpu.v:301.10-306.4|verilog/mux2to1.v:51"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1726, 1727, 1728, 1729, 1730, 1731, 1732, 1733, 1734, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "S": [ 172 ],
            "Y": [ 1735, 1736, 1737, 1738, 163, 164, 1739, 1740, 1741, 1742, 1743, 1744, 1745, 1746, 1747, 1748, 1749, 1750, 1751, 1752, 1753, 1754, 1755, 1756, 1757, 1758, 1759, 1760, 1761, 1762, 1763, 1764 ]
          }
        },
        "$techmap\\ex_mem_reg.$procdff$465": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000010011011"
          },
          "attributes": {
            "src": "verilog/cpu.v:344.9-348.4|verilog/pipeline_registers.v:118.2-120.5"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 1735, 1736, 1737, 1738, 163, 164, 1739, 1740, 1741, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 1765, 1766, 1767, 1768, 1769, 1770, 1771, 1772, 1773, 1774, 1775, 1776, 1777, 1778, 1779, 1780, 1781, 1782, 1783, 1784, 1785, 1786, 1787, 1788, 1789, 1790, 1791, 1792, 1793, 1794, 1795, 1796, 1043, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 1797, 1798, 1799, 1800, 1801, 1802, 1803, 1804, 1805, 1806, 1807, 1808, 1809, 1810, 1811, 1812, 1813 ],
            "Q": [ 1451, 1693, 1814, 1815, 1816, 1817, 1447, 1449, 1411, 1818, 1819, 1820, 1821, 1822, 1823, 1824, 1825, 1826, 1827, 1828, 1829, 1830, 1831, 1832, 1833, 1834, 1835, 1836, 1837, 1838, 1839, 1840, 1841, 1842, 1843, 1844, 1845, 1846, 1847, 1848, 1849, 1379, 1380, 1381, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1402, 1403, 1404, 1405, 1406, 1407, 1408, 1409, 1410, 1448, 1347, 1348, 1349, 1350, 1351, 1352, 1353, 1354, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1374, 1375, 1376, 1377, 1378, 1850, 1851, 1852, 1853, 1854, 1855, 1856, 1857, 1858, 1859, 1860, 1861, 1862, 1863, 1864, 1865, 1866, 1867, 1868, 1869, 1870, 1871, 1872, 1873, 1874, 1875, 1876, 1877, 1878, 1879, 1880, 1881, 1882, 1883, 1884, 1885, 1886, 1887, 1888, 1889, 1890, 1891, 1892, 1893, 1894, 1895, 1896, 1897, 1898 ]
          }
        },
        "$techmap\\fence_mux.$ternary$verilog/mux2to1.v:51$259": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "verilog/cpu.v:185.10-190.4|verilog/mux2to1.v:51"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1899, 1900, 1901, 1902, 1903, 1904, 1905, 1906, 1907, 1908, 1909, 1910, 1911, 1912, 1913, 1914, 1915, 1916, 1917, 1918, 1919, 1920, 1921, 1922, 1923, 1924, 1925, 1926, 1927, 1928, 1929, 1930 ],
            "B": [ 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34 ],
            "S": [ 178 ],
            "Y": [ 1564, 1565, 1566, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577, 1578, 1579, 1580, 1581, 1582, 1583, 1584, 1585, 1586, 1587, 1588, 1589, 1590, 1591, 1592, 1593, 1594, 1595 ]
          }
        },
        "$techmap\\forwarding_unit.$eq$verilog/forwarding_unit.v:66$220": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/cpu.v:398.17-414.4|verilog/forwarding_unit.v:66"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1882, 1883, 1884, 1885, 1886 ],
            "B": [ 1931, 1932, 1933, 1934, 1935 ],
            "Y": [ 1936 ]
          }
        },
        "$techmap\\forwarding_unit.$eq$verilog/forwarding_unit.v:67$224": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/cpu.v:398.17-414.4|verilog/forwarding_unit.v:67"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1882, 1883, 1884, 1885, 1886 ],
            "B": [ 1937, 1938, 1939, 1940, 1941 ],
            "Y": [ 1942 ]
          }
        },
        "$techmap\\forwarding_unit.$eq$verilog/forwarding_unit.v:67$228": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000001100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/cpu.v:398.17-414.4|verilog/forwarding_unit.v:67"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1802, 1803, 1804, 1805, 1806, 1807, 1808, 1809, 1810, 1811, 1812, 1813 ],
            "B": [ 1887, 1888, 1889, 1890, 1891, 1892, 1893, 1894, 1895, 1896, 1897, 1898 ],
            "Y": [ 1943 ]
          }
        },
        "$techmap\\forwarding_unit.$eq$verilog/forwarding_unit.v:72$234": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/cpu.v:398.17-414.4|verilog/forwarding_unit.v:72"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1944, 1945, 1946, 1947, 1948 ],
            "B": [ 1931, 1932, 1933, 1934, 1935 ],
            "Y": [ 1949 ]
          }
        },
        "$techmap\\forwarding_unit.$eq$verilog/forwarding_unit.v:73$240": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/cpu.v:398.17-414.4|verilog/forwarding_unit.v:73"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1944, 1945, 1946, 1947, 1948 ],
            "B": [ 1937, 1938, 1939, 1940, 1941 ],
            "Y": [ 1950 ]
          }
        },
        "$techmap\\forwarding_unit.$eq$verilog/forwarding_unit.v:73$246": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000001100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/cpu.v:398.17-414.4|verilog/forwarding_unit.v:73"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1802, 1803, 1804, 1805, 1806, 1807, 1808, 1809, 1810, 1811, 1812, 1813 ],
            "B": [ 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421 ],
            "Y": [ 1951 ]
          }
        },
        "$techmap\\forwarding_unit.$logic_and$verilog/forwarding_unit.v:66$221": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/cpu.v:398.17-414.4|verilog/forwarding_unit.v:66"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1952 ],
            "B": [ 1936 ],
            "Y": [ 1953 ]
          }
        },
        "$techmap\\forwarding_unit.$logic_and$verilog/forwarding_unit.v:67$225": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/cpu.v:398.17-414.4|verilog/forwarding_unit.v:67"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1952 ],
            "B": [ 1942 ],
            "Y": [ 1954 ]
          }
        },
        "$techmap\\forwarding_unit.$logic_and$verilog/forwarding_unit.v:67$227": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/cpu.v:398.17-414.4|verilog/forwarding_unit.v:67"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1954 ],
            "B": [ 1814 ],
            "Y": [ 1955 ]
          }
        },
        "$techmap\\forwarding_unit.$logic_and$verilog/forwarding_unit.v:67$230": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/cpu.v:398.17-414.4|verilog/forwarding_unit.v:67"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1943 ],
            "B": [ 1815 ],
            "Y": [ 1956 ]
          }
        },
        "$techmap\\forwarding_unit.$logic_and$verilog/forwarding_unit.v:72$235": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/cpu.v:398.17-414.4|verilog/forwarding_unit.v:72"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1957 ],
            "B": [ 1949 ],
            "Y": [ 1958 ]
          }
        },
        "$techmap\\forwarding_unit.$logic_and$verilog/forwarding_unit.v:72$237": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/cpu.v:398.17-414.4|verilog/forwarding_unit.v:72"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1958 ],
            "B": [ 1959 ],
            "Y": [ 1960 ]
          }
        },
        "$techmap\\forwarding_unit.$logic_and$verilog/forwarding_unit.v:73$241": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/cpu.v:398.17-414.4|verilog/forwarding_unit.v:73"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1957 ],
            "B": [ 1950 ],
            "Y": [ 1961 ]
          }
        },
        "$techmap\\forwarding_unit.$logic_and$verilog/forwarding_unit.v:73$243": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/cpu.v:398.17-414.4|verilog/forwarding_unit.v:73"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1961 ],
            "B": [ 1962 ],
            "Y": [ 1963 ]
          }
        },
        "$techmap\\forwarding_unit.$logic_and$verilog/forwarding_unit.v:73$245": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/cpu.v:398.17-414.4|verilog/forwarding_unit.v:73"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1963 ],
            "B": [ 1959 ],
            "Y": [ 1964 ]
          }
        },
        "$techmap\\forwarding_unit.$logic_and$verilog/forwarding_unit.v:73$248": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/cpu.v:398.17-414.4|verilog/forwarding_unit.v:73"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1951 ],
            "B": [ 377 ],
            "Y": [ 1965 ]
          }
        },
        "$techmap\\forwarding_unit.$logic_and$verilog/forwarding_unit.v:73$250": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/cpu.v:398.17-414.4|verilog/forwarding_unit.v:73"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1965 ],
            "B": [ 1966 ],
            "Y": [ 1967 ]
          }
        },
        "$techmap\\forwarding_unit.$logic_or$verilog/forwarding_unit.v:67$231": {
          "hide_name": 1,
          "type": "$logic_or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/cpu.v:398.17-414.4|verilog/forwarding_unit.v:67"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1955 ],
            "B": [ 1956 ],
            "Y": [ 1968 ]
          }
        },
        "$techmap\\forwarding_unit.$logic_or$verilog/forwarding_unit.v:73$251": {
          "hide_name": 1,
          "type": "$logic_or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/cpu.v:398.17-414.4|verilog/forwarding_unit.v:73"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1964 ],
            "B": [ 1967 ],
            "Y": [ 1969 ]
          }
        },
        "$techmap\\forwarding_unit.$ne$verilog/forwarding_unit.v:67$223": {
          "hide_name": 1,
          "type": "$reduce_bool",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/cpu.v:398.17-414.4|verilog/forwarding_unit.v:67"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1882, 1883, 1884, 1885, 1886 ],
            "Y": [ 1952 ]
          }
        },
        "$techmap\\forwarding_unit.$ne$verilog/forwarding_unit.v:73$239": {
          "hide_name": 1,
          "type": "$reduce_bool",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/cpu.v:398.17-414.4|verilog/forwarding_unit.v:73"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1944, 1945, 1946, 1947, 1948 ],
            "Y": [ 1957 ]
          }
        },
        "$techmap\\forwarding_unit.$ne$verilog/forwarding_unit.v:73$244": {
          "hide_name": 1,
          "type": "$ne",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/cpu.v:398.17-414.4|verilog/forwarding_unit.v:73"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1944, 1945, 1946, 1947, 1948 ],
            "B": [ 1882, 1883, 1884, 1885, 1886 ],
            "Y": [ 1959 ]
          }
        },
        "$techmap\\forwarding_unit.$ne$verilog/forwarding_unit.v:73$249": {
          "hide_name": 1,
          "type": "$ne",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000001100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/cpu.v:398.17-414.4|verilog/forwarding_unit.v:73"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1887, 1888, 1889, 1890, 1891, 1892, 1893, 1894, 1895, 1896, 1897, 1898 ],
            "B": [ 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421 ],
            "Y": [ 1966 ]
          }
        },
        "$techmap\\forwarding_unit.$ternary$verilog/forwarding_unit.v:66$222": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/cpu.v:398.17-414.4|verilog/forwarding_unit.v:66"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1814 ],
            "S": [ 1953 ],
            "Y": [ 1970 ]
          }
        },
        "$techmap\\forwarding_unit.$ternary$verilog/forwarding_unit.v:67$232": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/cpu.v:398.17-414.4|verilog/forwarding_unit.v:67"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 1968 ],
            "Y": [ 1971 ]
          }
        },
        "$techmap\\forwarding_unit.$ternary$verilog/forwarding_unit.v:72$238": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/cpu.v:398.17-414.4|verilog/forwarding_unit.v:72"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1962 ],
            "S": [ 1960 ],
            "Y": [ 1972 ]
          }
        },
        "$techmap\\forwarding_unit.$ternary$verilog/forwarding_unit.v:73$252": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/cpu.v:398.17-414.4|verilog/forwarding_unit.v:73"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 1969 ],
            "Y": [ 1973 ]
          }
        },
        "$techmap\\id_ex_reg.$procdff$466": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000010110010"
          },
          "attributes": {
            "src": "verilog/cpu.v:294.8-298.4|verilog/pipeline_registers.v:91.2-93.5"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 1638, 1639, 1640, 1641, 1642, 1643, 1556, 175, 1644, 1645, 1646, 1647, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 1484, 1485, 1486, 1487, 1488, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497, 1498, 1499, 1500, 1501, 1502, 1503, 1504, 1505, 1506, 1507, 1508, 1509, 1510, 1511, 1512, 1513, 1514, 1515, 782, 783, 784, 785, 786, 787, 788, 1974, 1975, 1976, 1977, 1978, 1979, 1980, 1981, 1982, 459, 460, 461, 462, 463, 533, 534, 535, 536, 537, 528, 529, 530, 531, 532, 1983, 1984, 1985, 1986, 1987, 723, 1988 ],
            "Q": [ 1726, 1727, 1728, 1729, 1730, 1731, 1732, 1733, 1734, 1989, 1346, 666, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 1990, 1991, 1992, 1993, 1994, 1995, 1996, 1997, 1998, 1999, 2000, 2001, 2002, 2003, 2004, 2005, 2006, 2007, 2008, 2009, 2010, 2011, 2012, 2013, 2014, 2015, 2016, 2017, 2018, 2019, 2020, 2021, 2022, 2023, 2024, 2025, 2026, 2027, 2028, 2029, 2030, 2031, 2032, 2033, 2034, 2035, 2036, 2037, 2038, 2039, 2040, 2041, 2042, 2043, 2044, 2045, 2046, 2047, 2048, 2049, 2050, 2051, 2052, 2053, 1314, 1315, 1316, 1317, 1318, 1319, 1320, 1321, 1322, 1323, 1324, 1325, 1326, 1327, 1328, 1329, 1330, 1331, 1332, 1333, 1334, 1335, 1336, 1337, 1338, 1339, 1340, 1341, 1342, 1343, 1344, 1345, 1246, 1247, 1248, 1249, 1044, 1045, 1046, 165, 166, 167, 168, 1797, 1798, 1799, 1800, 1801, 1931, 1932, 1933, 1934, 1935, 1937, 1938, 1939, 1940, 1941, 1802, 1803, 1804, 1805, 1806, 1807, 1808, 1809, 1810, 1811, 1812, 1813 ]
          }
        },
        "$techmap\\if_id_reg.$procdff$467": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000001000000"
          },
          "attributes": {
            "src": "verilog/cpu.v:195.8-199.4|verilog/pipeline_registers.v:64.2-66.5"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 2054, 2055, 2056, 2057, 2058, 2059, 2060, 2061, 2062, 2063, 2064, 2065, 2066, 2067, 2068, 2069, 2070, 2071, 2072, 2073, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191 ],
            "Q": [ 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 789, 790, 791, 792, 793, 794, 795, 1978, 1979, 1980, 1981, 1982, 721, 722, 170, 454, 455, 456, 457, 458, 528, 529, 530, 531, 532, 1983, 1984, 1985, 1986, 1987, 723, 1988 ]
          }
        },
        "$techmap\\immediate_generator.$auto$opt_reduce.cc:128:opt_mux$485": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2074, 2075 ],
            "Y": [ 2076 ]
          }
        },
        "$techmap\\immediate_generator.$procmux$296": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": "00000000000000000000000000000101",
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "verilog/cpu.v:238.10-241.4|verilog/imm_gen.v:55.3-71.10|verilog/imm_gen.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 528, 529, 530, 531, 532, 1983, 1984, 1985, 1986, 1987, 723, 1988, 1988, 1988, 1988, 1988, 1988, 1988, 1988, 1988, 1988, 1988, 1988, 1988, 1988, 1988, 1988, 1988, 1988, 1988, 1988, 1988 ],
            "B": [ "0", 1979, 1980, 1981, 1982, 1983, 1984, 1985, 1986, 1987, 723, 1978, 1988, 1988, 1988, 1988, 1988, 1988, 1988, 1988, 1988, 1988, 1988, 1988, 1988, 1988, 1988, 1988, 1988, 1988, 1988, 1988, "0", 529, 530, 531, 532, 1983, 1984, 1985, 1986, 1987, 723, 528, 721, 722, 170, 454, 455, 456, 457, 458, 1988, 1988, 1988, 1988, 1988, 1988, 1988, 1988, 1988, 1988, 1988, 1988, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", 721, 722, 170, 454, 455, 456, 457, 458, 528, 529, 530, 531, 532, 1983, 1984, 1985, 1986, 1987, 723, 1988, 1978, 1979, 1980, 1981, 1982, 1983, 1984, 1985, 1986, 1987, 723, 1988, 1988, 1988, 1988, 1988, 1988, 1988, 1988, 1988, 1988, 1988, 1988, 1988, 1988, 1988, 1988, 1988, 1988, 1988, 1988, 1988, "0", 529, 530, 531, 532, 1983, 1984, 1985, 1986, 1987, 723, 1988, 1988, 1988, 1988, 1988, 1988, 1988, 1988, 1988, 1988, 1988, 1988, 1988, 1988, 1988, 1988, 1988, 1988, 1988, 1988, 1988 ],
            "S": [ 2077, 2078, 2076, 2079, 2080 ],
            "Y": [ 1484, 1485, 1486, 1487, 1488, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497, 1498, 1499, 1500, 1501, 1502, 1503, 1504, 1505, 1506, 1507, 1508, 1509, 1510, 1511, 1512, 1513, 1514, 1515 ]
          }
        },
        "$techmap\\immediate_generator.$procmux$297_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "verilog/cpu.v:238.10-241.4|verilog/imm_gen.v:55.3-71.10|verilog/imm_gen.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 791, 792, 794, 795 ],
            "B": [ "0", "0", "1", "1" ],
            "Y": [ 2077 ]
          }
        },
        "$techmap\\immediate_generator.$procmux$298_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "verilog/cpu.v:238.10-241.4|verilog/imm_gen.v:55.3-71.10|verilog/imm_gen.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 791, 792, 794, 795 ],
            "B": [ "1", "1", "1", "1" ],
            "Y": [ 2078 ]
          }
        },
        "$techmap\\immediate_generator.$procmux$299_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "verilog/cpu.v:238.10-241.4|verilog/imm_gen.v:55.3-71.10|verilog/imm_gen.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 791, 792, 794, 795 ],
            "B": [ "1", "0", "0", "0" ],
            "Y": [ 2075 ]
          }
        },
        "$techmap\\immediate_generator.$procmux$300_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "verilog/cpu.v:238.10-241.4|verilog/imm_gen.v:55.3-71.10|verilog/imm_gen.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 791, 792, 794, 795 ],
            "B": [ "1", "0", "1", "0" ],
            "Y": [ 2074 ]
          }
        },
        "$techmap\\immediate_generator.$procmux$301_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "verilog/cpu.v:238.10-241.4|verilog/imm_gen.v:55.3-71.10|verilog/imm_gen.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 791, 792, 794, 795 ],
            "B": [ "0", "0", "1", "0" ],
            "Y": [ 2079 ]
          }
        },
        "$techmap\\immediate_generator.$procmux$302_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "verilog/cpu.v:238.10-241.4|verilog/imm_gen.v:55.3-71.10|verilog/imm_gen.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 791, 792, 794, 795 ],
            "B": [ "1", "0", "1", "1" ],
            "Y": [ 2080 ]
          }
        },
        "$techmap\\inst_mux.$ternary$verilog/mux2to1.v:51$259": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "verilog/cpu.v:178.10-183.4|verilog/mux2to1.v:51"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66 ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "S": [ 179 ],
            "Y": [ 2054, 2055, 2056, 2057, 2058, 2059, 2060, 2061, 2062, 2063, 2064, 2065, 2066, 2067, 2068, 2069, 2070, 2071, 2072, 2073, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191 ]
          }
        },
        "$techmap\\lui_mux.$ternary$verilog/mux2to1.v:51$259": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "verilog/cpu.v:336.10-341.4|verilog/mux2to1.v:51"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 951, 952, 953, 954, 955, 956, 957, 958, 959, 960, 961, 962, 963, 964, 965, 894 ],
            "B": [ 1314, 1315, 1316, 1317, 1318, 1319, 1320, 1321, 1322, 1323, 1324, 1325, 1326, 1327, 1328, 1329, 1330, 1331, 1332, 1333, 1334, 1335, 1336, 1337, 1338, 1339, 1340, 1341, 1342, 1343, 1344, 1345 ],
            "S": [ 1989 ],
            "Y": [ 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130 ]
          }
        },
        "$techmap\\mem_csrr_mux.$ternary$verilog/mux2to1.v:51$259": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "verilog/cpu.v:368.10-373.4|verilog/mux2to1.v:51"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1412, 1413, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443 ],
            "B": [ 1850, 1851, 1852, 1853, 1854, 1855, 1856, 1857, 1858, 1859, 1860, 1861, 1862, 1863, 1864, 1865, 1866, 1867, 1868, 1869, 1870, 1871, 1872, 1873, 1874, 1875, 1876, 1877, 1878, 1879, 1880, 1881 ],
            "S": [ 1815 ],
            "Y": [ 2081, 2082, 2083, 2084, 2085, 2086, 2087, 2088, 2089, 2090, 2091, 2092, 2093, 2094, 2095, 2096, 2097, 2098, 2099, 2100, 2101, 2102, 2103, 2104, 2105, 2106, 2107, 2108, 2109, 2110, 2111, 2112 ]
          }
        },
        "$techmap\\mem_fwd1_mux.$ternary$verilog/mux2to1.v:51$259": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "verilog/cpu.v:416.10-421.4|verilog/mux2to1.v:51"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1990, 1991, 1992, 1993, 1994, 1995, 1996, 1997, 1998, 1999, 2000, 2001, 2002, 2003, 2004, 2005, 2006, 2007, 2008, 2009, 2010, 2011, 2012, 2013, 2014, 2015, 2016, 2017, 2018, 2019, 2020, 2021 ],
            "B": [ 1694, 1695, 1696, 1697, 1698, 1699, 1700, 1701, 1702, 1703, 1704, 1705, 1706, 1707, 1708, 1709, 1710, 1711, 1712, 1713, 1714, 1715, 1716, 1717, 1718, 1719, 1720, 1721, 1722, 1723, 1724, 1725 ],
            "S": [ 1970 ],
            "Y": [ 2113, 2114, 2115, 2116, 2117, 2118, 2119, 2120, 2121, 2122, 2123, 2124, 2125, 2126, 2127, 2128, 2129, 2130, 2131, 2132, 2133, 2134, 2135, 2136, 2137, 2138, 2139, 2140, 2141, 2142, 2143, 2144 ]
          }
        },
        "$techmap\\mem_fwd2_mux.$ternary$verilog/mux2to1.v:51$259": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "verilog/cpu.v:423.10-428.4|verilog/mux2to1.v:51"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2022, 2023, 2024, 2025, 2026, 2027, 2028, 2029, 2030, 2031, 2032, 2033, 2034, 2035, 2036, 2037, 2038, 2039, 2040, 2041, 2042, 2043, 2044, 2045, 2046, 2047, 2048, 2049, 2050, 2051, 2052, 2053 ],
            "B": [ 1694, 1695, 1696, 1697, 1698, 1699, 1700, 1701, 1702, 1703, 1704, 1705, 1706, 1707, 1708, 1709, 1710, 1711, 1712, 1713, 1714, 1715, 1716, 1717, 1718, 1719, 1720, 1721, 1722, 1723, 1724, 1725 ],
            "S": [ 1971 ],
            "Y": [ 2145, 2146, 2147, 2148, 2149, 2150, 2151, 2152, 2153, 2154, 2155, 2156, 2157, 2158, 2159, 2160, 2161, 2162, 2163, 2164, 2165, 2166, 2167, 2168, 2169, 2170, 2171, 2172, 2173, 2174, 2175, 2176 ]
          }
        },
        "$techmap\\mem_regwb_mux.$ternary$verilog/mux2to1.v:51$259": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "verilog/cpu.v:479.10-484.4|verilog/mux2to1.v:51"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2081, 2082, 2083, 2084, 2085, 2086, 2087, 2088, 2089, 2090, 2091, 2092, 2093, 2094, 2095, 2096, 2097, 2098, 2099, 2100, 2101, 2102, 2103, 2104, 2105, 2106, 2107, 2108, 2109, 2110, 2111, 2112 ],
            "B": [ 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98 ],
            "S": [ 1693 ],
            "Y": [ 2177, 2178, 2179, 2180, 2181, 2182, 2183, 2184, 2185, 2186, 2187, 2188, 2189, 2190, 2191, 2192, 2193, 2194, 2195, 2196, 2197, 2198, 2199, 2200, 2201, 2202, 2203, 2204, 2205, 2206, 2207, 2208 ]
          }
        },
        "$techmap\\mem_wb_reg.$procdff$464": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000001110101"
          },
          "attributes": {
            "src": "verilog/cpu.v:376.9-380.4|verilog/pipeline_registers.v:145.2-147.5"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 1451, 1693, 1814, 1815, 1347, 1348, 1349, 1350, 1351, 1352, 1353, 1354, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1374, 1375, 1376, 1377, 1378, 2081, 2082, 2083, 2084, 2085, 2086, 2087, 2088, 2089, 2090, 2091, 2092, 2093, 2094, 2095, 2096, 2097, 2098, 2099, 2100, 2101, 2102, 2103, 2104, 2105, 2106, 2107, 2108, 2109, 2110, 2111, 2112, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 1882, 1883, 1884, 1885, 1886, 1887, 1888, 1889, 1890, 1891, 1892, 1893, 1894, 1895, 1896, 1897, 1898 ],
            "Q": [ 2209, 2210, 1962, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 2211, 2212, 2213, 2214, 2215, 2216, 2217, 2218, 2219, 2220, 2221, 2222, 2223, 2224, 2225, 2226, 2227, 2228, 2229, 2230, 2231, 2232, 2233, 2234, 2235, 2236, 2237, 2238, 2239, 2240, 2241, 2242, 2243, 2244, 2245, 2246, 2247, 2248, 2249, 2250, 2251, 2252, 2253, 2254, 2255, 2256, 2257, 2258, 2259, 2260, 2261, 2262, 2263, 2264, 2265, 2266, 2267, 2268, 2269, 2270, 2271, 2272, 2273, 2274, 1944, 1945, 1946, 1947, 1948, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421 ]
          }
        },
        "$techmap\\mistaken_branch_mux.$ternary$verilog/mux2to1.v:51$259": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "verilog/cpu.v:470.10-475.4|verilog/mux2to1.v:51"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1596, 1597, 1598, 1599, 1600, 1601, 1602, 1603, 1604, 1605, 1606, 1607, 1608, 1609, 1610, 1611, 1612, 1613, 1614, 1615, 1616, 1617, 1618, 1619, 1620, 1621, 1622, 1623, 1624, 1625, 1626, 1627 ],
            "B": [ 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633 ],
            "S": [ 173 ],
            "Y": [ 2275, 2276, 2277, 2278, 2279, 2280, 2281, 2282, 2283, 2284, 2285, 2286, 2287, 2288, 2289, 2290, 2291, 2292, 2293, 2294, 2295, 2296, 2297, 2298, 2299, 2300, 2301, 2302, 2303, 2304, 2305, 2306 ]
          }
        },
        "$techmap\\pc_mux.$ternary$verilog/mux2to1.v:51$259": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "verilog/cpu.v:159.10-164.4|verilog/mux2to1.v:51"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2275, 2276, 2277, 2278, 2279, 2280, 2281, 2282, 2283, 2284, 2285, 2286, 2287, 2288, 2289, 2290, 2291, 2292, 2293, 2294, 2295, 2296, 2297, 2298, 2299, 2300, 2301, 2302, 2303, 2304, 2305, 2306 ],
            "B": [ 1379, 1380, 1381, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1402, 1403, 1404, 1405, 1406, 1407, 1408, 1409, 1410 ],
            "S": [ 172 ],
            "Y": [ 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453 ]
          }
        },
        "$techmap\\reg_dat_mux.$ternary$verilog/mux2to1.v:51$259": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "verilog/cpu.v:390.10-395.4|verilog/mux2to1.v:51"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2177, 2178, 2179, 2180, 2181, 2182, 2183, 2184, 2185, 2186, 2187, 2188, 2189, 2190, 2191, 2192, 2193, 2194, 2195, 2196, 2197, 2198, 2199, 2200, 2201, 2202, 2203, 2204, 2205, 2206, 2207, 2208 ],
            "B": [ 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633 ],
            "S": [ 1451 ],
            "Y": [ 2307, 2308, 2309, 2310, 2311, 2312, 2313, 2314, 2315, 2316, 2317, 2318, 2319, 2320, 2321, 2322, 2323, 2324, 2325, 2326, 2327, 2328, 2329, 2330, 2331, 2332, 2333, 2334, 2335, 2336, 2337, 2338 ]
          }
        },
        "$techmap\\register_files.$and$verilog/register_file.v:108$282": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/cpu.v:227.10-236.4|verilog/register_file.v:108"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2339 ],
            "B": [ 2340 ],
            "Y": [ 2341 ]
          }
        },
        "$techmap\\register_files.$and$verilog/register_file.v:108$284": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/cpu.v:227.10-236.4|verilog/register_file.v:108"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2341 ],
            "B": [ 2342 ],
            "Y": [ 2343 ]
          }
        },
        "$techmap\\register_files.$and$verilog/register_file.v:109$287": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/cpu.v:227.10-236.4|verilog/register_file.v:109"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2344 ],
            "B": [ 2340 ],
            "Y": [ 2345 ]
          }
        },
        "$techmap\\register_files.$and$verilog/register_file.v:109$289": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/cpu.v:227.10-236.4|verilog/register_file.v:109"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2345 ],
            "B": [ 2342 ],
            "Y": [ 2346 ]
          }
        },
        "$techmap\\register_files.$eq$verilog/register_file.v:108$281": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/cpu.v:227.10-236.4|verilog/register_file.v:108"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2347, 2348, 2349, 2350, 2351 ],
            "B": [ 2352, 2353, 2354, 2355, 2356 ],
            "Y": [ 2339 ]
          }
        },
        "$techmap\\register_files.$eq$verilog/register_file.v:109$286": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/cpu.v:227.10-236.4|verilog/register_file.v:109"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2347, 2348, 2349, 2350, 2351 ],
            "B": [ 2357, 2358, 2359, 2360, 2361 ],
            "Y": [ 2344 ]
          }
        },
        "$techmap\\register_files.$logic_and$verilog/register_file.v:96$278": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/cpu.v:227.10-236.4|verilog/register_file.v:96"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1814 ],
            "B": [ 2362 ],
            "Y": [ 2363 ]
          }
        },
        "$techmap\\register_files.$meminit$\\regfile$verilog/register_file.v:0$291": {
          "hide_name": 1,
          "type": "$meminit",
          "parameters": {
            "ABITS": "00000000000000000000000000100000",
            "MEMID": "\\register_files.regfile",
            "PRIORITY": "00000000000000000000000100100011",
            "WIDTH": "00000000000000000000000000100000",
            "WORDS": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/cpu.v:227.10-236.4|verilog/register_file.v:0.0-0.0"
          },
          "port_directions": {
            "ADDR": "input",
            "DATA": "input"
          },
          "connections": {
            "ADDR": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "DATA": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ]
          }
        },
        "$techmap\\register_files.$memrd$\\regfile$verilog/register_file.v:104$279": {
          "hide_name": 1,
          "type": "$memrd",
          "parameters": {
            "ABITS": "00000000000000000000000000000101",
            "CLK_ENABLE": "00000000000000000000000000000000",
            "CLK_POLARITY": "00000000000000000000000000000000",
            "MEMID": "\\register_files.regfile",
            "TRANSPARENT": "00000000000000000000000000000000",
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "verilog/cpu.v:227.10-236.4|verilog/register_file.v:104"
          },
          "port_directions": {
            "ADDR": "input",
            "CLK": "input",
            "DATA": "output",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ 2069, 2070, 2071, 2072, 2073 ],
            "CLK": [ "x" ],
            "DATA": [ 2364, 2365, 2366, 2367, 2368, 2369, 2370, 2371, 2372, 2373, 2374, 2375, 2376, 2377, 2378, 2379, 2380, 2381, 2382, 2383, 2384, 2385, 2386, 2387, 2388, 2389, 2390, 2391, 2392, 2393, 2394, 2395 ],
            "EN": [ "x" ]
          }
        },
        "$techmap\\register_files.$memrd$\\regfile$verilog/register_file.v:105$280": {
          "hide_name": 1,
          "type": "$memrd",
          "parameters": {
            "ABITS": "00000000000000000000000000000101",
            "CLK_ENABLE": "00000000000000000000000000000000",
            "CLK_POLARITY": "00000000000000000000000000000000",
            "MEMID": "\\register_files.regfile",
            "TRANSPARENT": "00000000000000000000000000000000",
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "verilog/cpu.v:227.10-236.4|verilog/register_file.v:105"
          },
          "port_directions": {
            "ADDR": "input",
            "CLK": "input",
            "DATA": "output",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ 180, 181, 182, 183, 184 ],
            "CLK": [ "x" ],
            "DATA": [ 2396, 2397, 2398, 2399, 2400, 2401, 2402, 2403, 2404, 2405, 2406, 2407, 2408, 2409, 2410, 2411, 2412, 2413, 2414, 2415, 2416, 2417, 2418, 2419, 2420, 2421, 2422, 2423, 2424, 2425, 2426, 2427 ],
            "EN": [ "x" ]
          }
        },
        "$techmap\\register_files.$memwr$\\regfile$verilog/register_file.v:0$292": {
          "hide_name": 1,
          "type": "$memwr",
          "parameters": {
            "ABITS": "00000000000000000000000000000101",
            "CLK_ENABLE": "00000000000000000000000000000000",
            "CLK_POLARITY": "00000000000000000000000000000000",
            "MEMID": "\\register_files.regfile",
            "PRIORITY": "00000000000000000000000100100100",
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "verilog/cpu.v:227.10-236.4|verilog/register_file.v:0.0-0.0"
          },
          "port_directions": {
            "ADDR": "input",
            "CLK": "input",
            "DATA": "input",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ 2428, 2429, 2430, 2431, 2432 ],
            "CLK": [ "x" ],
            "DATA": [ 2433, 2434, 2435, 2436, 2437, 2438, 2439, 2440, 2441, 2442, 2443, 2444, 2445, 2446, 2447, 2448, 2449, 2450, 2451, 2452, 2453, 2454, 2455, 2456, 2457, 2458, 2459, 2460, 2461, 2462, 2463, 2464 ],
            "EN": [ 2465, 2466, 2467, 2468, 2469, 2470, 2471, 2472, 2473, 2474, 2475, 2476, 2477, 2478, 2479, 2480, 2481, 2482, 2483, 2484, 2485, 2486, 2487, 2488, 2489, 2490, 2491, 2492, 2493, 2494, 2495, 2496 ]
          }
        },
        "$techmap\\register_files.$ne$verilog/register_file.v:109$288": {
          "hide_name": 1,
          "type": "$reduce_bool",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/cpu.v:227.10-236.4|verilog/register_file.v:109"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2347, 2348, 2349, 2350, 2351 ],
            "Y": [ 2342 ]
          }
        },
        "$techmap\\register_files.$ne$verilog/register_file.v:96$277": {
          "hide_name": 1,
          "type": "$reduce_bool",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/cpu.v:227.10-236.4|verilog/register_file.v:96"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1882, 1883, 1884, 1885, 1886 ],
            "Y": [ 2362 ]
          }
        },
        "$techmap\\register_files.$procdff$468": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000101"
          },
          "attributes": {
            "src": "verilog/cpu.v:227.10-236.4|verilog/register_file.v:95.2-106.5"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 2069, 2070, 2071, 2072, 2073 ],
            "Q": [ 2352, 2353, 2354, 2355, 2356 ]
          }
        },
        "$techmap\\register_files.$procdff$469": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000101"
          },
          "attributes": {
            "src": "verilog/cpu.v:227.10-236.4|verilog/register_file.v:95.2-106.5"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 180, 181, 182, 183, 184 ],
            "Q": [ 2357, 2358, 2359, 2360, 2361 ]
          }
        },
        "$techmap\\register_files.$procdff$470": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "verilog/cpu.v:227.10-236.4|verilog/register_file.v:95.2-106.5"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 2364, 2365, 2366, 2367, 2368, 2369, 2370, 2371, 2372, 2373, 2374, 2375, 2376, 2377, 2378, 2379, 2380, 2381, 2382, 2383, 2384, 2385, 2386, 2387, 2388, 2389, 2390, 2391, 2392, 2393, 2394, 2395 ],
            "Q": [ 2497, 2498, 2499, 2500, 2501, 2502, 2503, 2504, 2505, 2506, 2507, 2508, 2509, 2510, 2511, 2512, 2513, 2514, 2515, 2516, 2517, 2518, 2519, 2520, 2521, 2522, 2523, 2524, 2525, 2526, 2527, 2528 ]
          }
        },
        "$techmap\\register_files.$procdff$471": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "verilog/cpu.v:227.10-236.4|verilog/register_file.v:95.2-106.5"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 2396, 2397, 2398, 2399, 2400, 2401, 2402, 2403, 2404, 2405, 2406, 2407, 2408, 2409, 2410, 2411, 2412, 2413, 2414, 2415, 2416, 2417, 2418, 2419, 2420, 2421, 2422, 2423, 2424, 2425, 2426, 2427 ],
            "Q": [ 2529, 2530, 2531, 2532, 2533, 2534, 2535, 2536, 2537, 2538, 2539, 2540, 2541, 2542, 2543, 2544, 2545, 2546, 2547, 2548, 2549, 2550, 2551, 2552, 2553, 2554, 2555, 2556, 2557, 2558, 2559, 2560 ]
          }
        },
        "$techmap\\register_files.$procdff$472": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000101"
          },
          "attributes": {
            "src": "verilog/cpu.v:227.10-236.4|verilog/register_file.v:95.2-106.5"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 1882, 1883, 1884, 1885, 1886 ],
            "Q": [ 2347, 2348, 2349, 2350, 2351 ]
          }
        },
        "$techmap\\register_files.$procdff$473": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "verilog/cpu.v:227.10-236.4|verilog/register_file.v:95.2-106.5"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 2307, 2308, 2309, 2310, 2311, 2312, 2313, 2314, 2315, 2316, 2317, 2318, 2319, 2320, 2321, 2322, 2323, 2324, 2325, 2326, 2327, 2328, 2329, 2330, 2331, 2332, 2333, 2334, 2335, 2336, 2337, 2338 ],
            "Q": [ 2561, 2562, 2563, 2564, 2565, 2566, 2567, 2568, 2569, 2570, 2571, 2572, 2573, 2574, 2575, 2576, 2577, 2578, 2579, 2580, 2581, 2582, 2583, 2584, 2585, 2586, 2587, 2588, 2589, 2590, 2591, 2592 ]
          }
        },
        "$techmap\\register_files.$procdff$474": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/cpu.v:227.10-236.4|verilog/register_file.v:95.2-106.5"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 1814 ],
            "Q": [ 2340 ]
          }
        },
        "$techmap\\register_files.$procdff$475": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000101"
          },
          "attributes": {
            "src": "verilog/cpu.v:227.10-236.4|verilog/register_file.v:95.2-106.5"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 2593, 2594, 2595, 2596, 2597 ],
            "Q": [ 2428, 2429, 2430, 2431, 2432 ]
          }
        },
        "$techmap\\register_files.$procdff$476": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "verilog/cpu.v:227.10-236.4|verilog/register_file.v:95.2-106.5"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 2598, 2599, 2600, 2601, 2602, 2603, 2604, 2605, 2606, 2607, 2608, 2609, 2610, 2611, 2612, 2613, 2614, 2615, 2616, 2617, 2618, 2619, 2620, 2621, 2622, 2623, 2624, 2625, 2626, 2627, 2628, 2629 ],
            "Q": [ 2433, 2434, 2435, 2436, 2437, 2438, 2439, 2440, 2441, 2442, 2443, 2444, 2445, 2446, 2447, 2448, 2449, 2450, 2451, 2452, 2453, 2454, 2455, 2456, 2457, 2458, 2459, 2460, 2461, 2462, 2463, 2464 ]
          }
        },
        "$techmap\\register_files.$procdff$477": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "verilog/cpu.v:227.10-236.4|verilog/register_file.v:95.2-106.5"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 2630, 2630, 2630, 2630, 2630, 2630, 2630, 2630, 2630, 2630, 2630, 2630, 2630, 2630, 2630, 2630, 2630, 2630, 2630, 2630, 2630, 2630, 2630, 2630, 2630, 2630, 2630, 2630, 2630, 2630, 2630, 2630 ],
            "Q": [ 2465, 2466, 2467, 2468, 2469, 2470, 2471, 2472, 2473, 2474, 2475, 2476, 2477, 2478, 2479, 2480, 2481, 2482, 2483, 2484, 2485, 2486, 2487, 2488, 2489, 2490, 2491, 2492, 2493, 2494, 2495, 2496 ]
          }
        },
        "$techmap\\register_files.$procmux$303": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/cpu.v:227.10-236.4|verilog/register_file.v:96.3-98.6|verilog/register_file.v:96.7-96.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 2363 ],
            "Y": [ 2630 ]
          }
        },
        "$techmap\\register_files.$procmux$305": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "verilog/cpu.v:227.10-236.4|verilog/register_file.v:96.3-98.6|verilog/register_file.v:96.7-96.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ 2307, 2308, 2309, 2310, 2311, 2312, 2313, 2314, 2315, 2316, 2317, 2318, 2319, 2320, 2321, 2322, 2323, 2324, 2325, 2326, 2327, 2328, 2329, 2330, 2331, 2332, 2333, 2334, 2335, 2336, 2337, 2338 ],
            "S": [ 2363 ],
            "Y": [ 2598, 2599, 2600, 2601, 2602, 2603, 2604, 2605, 2606, 2607, 2608, 2609, 2610, 2611, 2612, 2613, 2614, 2615, 2616, 2617, 2618, 2619, 2620, 2621, 2622, 2623, 2624, 2625, 2626, 2627, 2628, 2629 ]
          }
        },
        "$techmap\\register_files.$procmux$307": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000101"
          },
          "attributes": {
            "src": "verilog/cpu.v:227.10-236.4|verilog/register_file.v:96.3-98.6|verilog/register_file.v:96.7-96.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x" ],
            "B": [ 1882, 1883, 1884, 1885, 1886 ],
            "S": [ 2363 ],
            "Y": [ 2593, 2594, 2595, 2596, 2597 ]
          }
        },
        "$techmap\\register_files.$ternary$verilog/register_file.v:108$285": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "verilog/cpu.v:227.10-236.4|verilog/register_file.v:108"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2497, 2498, 2499, 2500, 2501, 2502, 2503, 2504, 2505, 2506, 2507, 2508, 2509, 2510, 2511, 2512, 2513, 2514, 2515, 2516, 2517, 2518, 2519, 2520, 2521, 2522, 2523, 2524, 2525, 2526, 2527, 2528 ],
            "B": [ 2561, 2562, 2563, 2564, 2565, 2566, 2567, 2568, 2569, 2570, 2571, 2572, 2573, 2574, 2575, 2576, 2577, 2578, 2579, 2580, 2581, 2582, 2583, 2584, 2585, 2586, 2587, 2588, 2589, 2590, 2591, 2592 ],
            "S": [ 2343 ],
            "Y": [ 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495 ]
          }
        },
        "$techmap\\register_files.$ternary$verilog/register_file.v:109$290": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "verilog/cpu.v:227.10-236.4|verilog/register_file.v:109"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2529, 2530, 2531, 2532, 2533, 2534, 2535, 2536, 2537, 2538, 2539, 2540, 2541, 2542, 2543, 2544, 2545, 2546, 2547, 2548, 2549, 2550, 2551, 2552, 2553, 2554, 2555, 2556, 2557, 2558, 2559, 2560 ],
            "B": [ 2561, 2562, 2563, 2564, 2565, 2566, 2567, 2568, 2569, 2570, 2571, 2572, 2573, 2574, 2575, 2576, 2577, 2578, 2579, 2580, 2581, 2582, 2583, 2584, 2585, 2586, 2587, 2588, 2589, 2590, 2591, 2592 ],
            "S": [ 2346 ],
            "Y": [ 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569 ]
          }
        },
        "$techmap\\sign_mask_gen_inst.$and$verilog/dataMem_mask_gen.v:50$128": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/cpu.v:249.16-252.4|verilog/dataMem_mask_gen.v:50"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 722 ],
            "B": [ 721 ],
            "Y": [ 2631 ]
          }
        },
        "$techmap\\sign_mask_gen_inst.$and$verilog/dataMem_mask_gen.v:50$132": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/cpu.v:249.16-252.4|verilog/dataMem_mask_gen.v:50"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 722 ],
            "B": [ 2632 ],
            "Y": [ 1976 ]
          }
        },
        "$techmap\\sign_mask_gen_inst.$not$verilog/dataMem_mask_gen.v:50$129": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/cpu.v:249.16-252.4|verilog/dataMem_mask_gen.v:50"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2631 ],
            "Y": [ 1974 ]
          }
        },
        "$techmap\\sign_mask_gen_inst.$not$verilog/dataMem_mask_gen.v:50$131": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/cpu.v:249.16-252.4|verilog/dataMem_mask_gen.v:50"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 721 ],
            "Y": [ 2632 ]
          }
        },
        "$techmap\\sign_mask_gen_inst.$not$verilog/dataMem_mask_gen.v:50$133": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/cpu.v:249.16-252.4|verilog/dataMem_mask_gen.v:50"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 170 ],
            "Y": [ 1977 ]
          }
        },
        "$techmap\\sign_mask_gen_inst.$xor$verilog/dataMem_mask_gen.v:50$130": {
          "hide_name": 1,
          "type": "$xor",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "verilog/cpu.v:249.16-252.4|verilog/dataMem_mask_gen.v:50"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 722 ],
            "B": [ 721 ],
            "Y": [ 1975 ]
          }
        },
        "$techmap\\wb_fwd1_mux.$ternary$verilog/mux2to1.v:51$259": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "verilog/cpu.v:430.10-435.4|verilog/mux2to1.v:51"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2113, 2114, 2115, 2116, 2117, 2118, 2119, 2120, 2121, 2122, 2123, 2124, 2125, 2126, 2127, 2128, 2129, 2130, 2131, 2132, 2133, 2134, 2135, 2136, 2137, 2138, 2139, 2140, 2141, 2142, 2143, 2144 ],
            "B": [ 2633, 2634, 2635, 2636, 2637, 2638, 2639, 2640, 2641, 2642, 2643, 2644, 2645, 2646, 2647, 2648, 2649, 2650, 2651, 2652, 2653, 2654, 2655, 2656, 2657, 2658, 2659, 2660, 2661, 2662, 2663, 2664 ],
            "S": [ 1972 ],
            "Y": [ 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665 ]
          }
        },
        "$techmap\\wb_fwd2_mux.$ternary$verilog/mux2to1.v:51$259": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "verilog/cpu.v:437.10-442.4|verilog/mux2to1.v:51"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2145, 2146, 2147, 2148, 2149, 2150, 2151, 2152, 2153, 2154, 2155, 2156, 2157, 2158, 2159, 2160, 2161, 2162, 2163, 2164, 2165, 2166, 2167, 2168, 2169, 2170, 2171, 2172, 2173, 2174, 2175, 2176 ],
            "B": [ 2633, 2634, 2635, 2636, 2637, 2638, 2639, 2640, 2641, 2642, 2643, 2644, 2645, 2646, 2647, 2648, 2649, 2650, 2651, 2652, 2653, 2654, 2655, 2656, 2657, 2658, 2659, 2660, 2661, 2662, 2663, 2664 ],
            "S": [ 1973 ],
            "Y": [ 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162 ]
          }
        },
        "$techmap\\wb_mux.$ternary$verilog/mux2to1.v:51$259": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "verilog/cpu.v:383.10-388.4|verilog/mux2to1.v:51"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2211, 2212, 2213, 2214, 2215, 2216, 2217, 2218, 2219, 2220, 2221, 2222, 2223, 2224, 2225, 2226, 2227, 2228, 2229, 2230, 2231, 2232, 2233, 2234, 2235, 2236, 2237, 2238, 2239, 2240, 2241, 2242 ],
            "B": [ 2243, 2244, 2245, 2246, 2247, 2248, 2249, 2250, 2251, 2252, 2253, 2254, 2255, 2256, 2257, 2258, 2259, 2260, 2261, 2262, 2263, 2264, 2265, 2266, 2267, 2268, 2269, 2270, 2271, 2272, 2273, 2274 ],
            "S": [ 2210 ],
            "Y": [ 2633, 2634, 2635, 2636, 2637, 2638, 2639, 2640, 2641, 2642, 2643, 2644, 2645, 2646, 2647, 2648, 2649, 2650, 2651, 2652, 2653, 2654, 2655, 2656, 2657, 2658, 2659, 2660, 2661, 2662, 2663, 2664 ]
          }
        },
        "addr_adder.dsp_inst.mac_inst": {
          "hide_name": 0,
          "type": "SB_MAC16",
          "parameters": {
            "A_SIGNED": "0",
            "BOTADDSUB_CARRYSELECT": "00",
            "BOTADDSUB_LOWERINPUT": "00",
            "BOTADDSUB_UPPERINPUT": "1",
            "BOTOUTPUT_SELECT": "00",
            "B_SIGNED": "0",
            "MODE_8x8": "0",
            "TOPADDSUB_CARRYSELECT": "00",
            "TOPADDSUB_LOWERINPUT": "00",
            "TOPADDSUB_UPPERINPUT": "1",
            "TOPOUTPUT_SELECT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "verilog/cpu.v:315.12-319.4|verilog/adder.v:9.12-14.6|verilog/dsp_adder.v:16.14-35.6"
          },
          "connections": {
            "A": [ 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698 ],
            "ACCUMCI": [ "0" ],
            "ACCUMCO": [ ],
            "ADDSUBBOT": [ "0" ],
            "ADDSUBTOP": [ "0" ],
            "AHOLD": [ "0" ],
            "B": [ 1314, 1315, 1316, 1317, 1318, 1319, 1320, 1321, 1322, 1323, 1324, 1325, 1326, 1327, 1328, 1329 ],
            "BHOLD": [ "0" ],
            "C": [ 1330, 1331, 1332, 1333, 1334, 1335, 1336, 1337, 1338, 1339, 1340, 1341, 1342, 1343, 1344, 1345 ],
            "CE": [ "1" ],
            "CHOLD": [ "0" ],
            "CI": [ "0" ],
            "CLK": [ "0" ],
            "CO": [ 2665 ],
            "D": [ 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682 ],
            "DHOLD": [ "0" ],
            "IRSTBOT": [ "0" ],
            "IRSTTOP": [ "0" ],
            "O": [ 1765, 1766, 1767, 1768, 1769, 1770, 1771, 1772, 1773, 1774, 1775, 1776, 1777, 1778, 1779, 1780, 1781, 1782, 1783, 1784, 1785, 1786, 1787, 1788, 1789, 1790, 1791, 1792, 1793, 1794, 1795, 1796 ],
            "OHOLDBOT": [ "0" ],
            "OHOLDTOP": [ "0" ],
            "OLOADBOT": [ "0" ],
            "OLOADTOP": [ "0" ],
            "ORSTBOT": [ "0" ],
            "ORSTTOP": [ "0" ],
            "SIGNEXTIN": [ "0" ],
            "SIGNEXTOUT": [ ]
          }
        },
        "pc_adder.dsp_inst.mac_inst": {
          "hide_name": 0,
          "type": "SB_MAC16",
          "parameters": {
            "A_SIGNED": "0",
            "BOTADDSUB_CARRYSELECT": "00",
            "BOTADDSUB_LOWERINPUT": "00",
            "BOTADDSUB_UPPERINPUT": "1",
            "BOTOUTPUT_SELECT": "00",
            "B_SIGNED": "0",
            "MODE_8x8": "0",
            "TOPADDSUB_CARRYSELECT": "00",
            "TOPADDSUB_LOWERINPUT": "00",
            "TOPADDSUB_UPPERINPUT": "1",
            "TOPOUTPUT_SELECT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "verilog/cpu.v:166.12-170.4|verilog/adder.v:9.12-14.6|verilog/dsp_adder.v:16.14-35.6"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "ACCUMCI": [ "0" ],
            "ACCUMCO": [ ],
            "ADDSUBBOT": [ "0" ],
            "ADDSUBTOP": [ "0" ],
            "AHOLD": [ "0" ],
            "B": [ 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18 ],
            "BHOLD": [ "0" ],
            "C": [ 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34 ],
            "CE": [ "1" ],
            "CHOLD": [ "0" ],
            "CI": [ "0" ],
            "CLK": [ "0" ],
            "CO": [ 2666 ],
            "D": [ "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "DHOLD": [ "0" ],
            "IRSTBOT": [ "0" ],
            "IRSTTOP": [ "0" ],
            "O": [ 1899, 1900, 1901, 1902, 1903, 1904, 1905, 1906, 1907, 1908, 1909, 1910, 1911, 1912, 1913, 1914, 1915, 1916, 1917, 1918, 1919, 1920, 1921, 1922, 1923, 1924, 1925, 1926, 1927, 1928, 1929, 1930 ],
            "OHOLDBOT": [ "0" ],
            "OHOLDTOP": [ "0" ],
            "OLOADBOT": [ "0" ],
            "OLOADTOP": [ "0" ],
            "ORSTBOT": [ "0" ],
            "ORSTTOP": [ "0" ],
            "SIGNEXTIN": [ "0" ],
            "SIGNEXTOUT": [ ]
          }
        }
      },
      "netnames": {
        "$or$verilog/cpu.v:488$125_Y": {
          "hide_name": 1,
          "bits": [ 176 ],
          "attributes": {
            "src": "verilog/cpu.v:488"
          }
        },
        "$or$verilog/cpu.v:488$126_Y": {
          "hide_name": 1,
          "bits": [ 177 ],
          "attributes": {
            "src": "verilog/cpu.v:488"
          }
        },
        "$techmap\\ControlAndStatus_registers.$0$memwr$\\csr_file$verilog/CSR.v:59$1_ADDR[11:0]$3": {
          "hide_name": 1,
          "bits": [ 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343 ],
          "attributes": {
            "src": "verilog/cpu.v:254.11-261.4|verilog/CSR.v:57.2-62.5"
          }
        },
        "$techmap\\ControlAndStatus_registers.$0$memwr$\\csr_file$verilog/CSR.v:59$1_DATA[31:0]$4": {
          "hide_name": 1,
          "bits": [ 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375 ],
          "attributes": {
            "src": "verilog/cpu.v:254.11-261.4|verilog/CSR.v:57.2-62.5"
          }
        },
        "$techmap\\ControlAndStatus_registers.$0$memwr$\\csr_file$verilog/CSR.v:59$1_EN[31:0]$5": {
          "hide_name": 1,
          "bits": [ 376, 376, 376, 376, 376, 376, 376, 376, 376, 376, 376, 376, 376, 376, 376, 376, 376, 376, 376, 376, 376, 376, 376, 376, 376, 376, 376, 376, 376, 376, 376, 376 ],
          "attributes": {
            "src": "verilog/cpu.v:254.11-261.4|verilog/CSR.v:57.2-62.5"
          }
        },
        "$techmap\\ControlAndStatus_registers.$0\\rdVal_CSR[31:0]": {
          "hide_name": 1,
          "bits": [ 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223 ],
          "attributes": {
            "src": "verilog/cpu.v:254.11-261.4|verilog/CSR.v:57.2-62.5"
          }
        },
        "$techmap\\ControlAndStatus_registers.$memwr$\\csr_file$verilog/CSR.v:59$1_ADDR": {
          "hide_name": 1,
          "bits": [ 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235 ],
          "attributes": {
            "src": "verilog/cpu.v:254.11-261.4|verilog/CSR.v:0.0-0.0"
          }
        },
        "$techmap\\ControlAndStatus_registers.$memwr$\\csr_file$verilog/CSR.v:59$1_DATA": {
          "hide_name": 1,
          "bits": [ 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267 ],
          "attributes": {
            "src": "verilog/cpu.v:254.11-261.4|verilog/CSR.v:0.0-0.0"
          }
        },
        "$techmap\\ControlAndStatus_registers.$memwr$\\csr_file$verilog/CSR.v:59$1_EN": {
          "hide_name": 1,
          "bits": [ 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299 ],
          "attributes": {
            "src": "verilog/cpu.v:254.11-261.4|verilog/CSR.v:0.0-0.0"
          }
        },
        "$techmap\\alu_control.$10\\ALUCtl[6:0]": {
          "hide_name": 1,
          "bits": [ 714, 715, 716, 717, 718, 719, 720 ],
          "attributes": {
            "src": "verilog/cpu.v:243.13-247.4|verilog/alu_control.v:82.2-249.5"
          }
        },
        "$techmap\\alu_control.$2\\ALUCtl[6:0]": {
          "hide_name": 1,
          "bits": [ 769, 770, 771, 772, 773, 774, 775 ],
          "attributes": {
            "src": "verilog/cpu.v:243.13-247.4|verilog/alu_control.v:82.2-249.5"
          }
        },
        "$techmap\\alu_control.$3\\ALUCtl[6:0]": {
          "hide_name": 1,
          "bits": [ 762, 763, 764, 765, 766, 767, 768 ],
          "attributes": {
            "src": "verilog/cpu.v:243.13-247.4|verilog/alu_control.v:82.2-249.5"
          }
        },
        "$techmap\\alu_control.$4\\ALUCtl[6:0]": {
          "hide_name": 1,
          "bits": [ 755, 756, 757, 758, 759, 760, 761 ],
          "attributes": {
            "src": "verilog/cpu.v:243.13-247.4|verilog/alu_control.v:82.2-249.5"
          }
        },
        "$techmap\\alu_control.$5\\ALUCtl[6:0]": {
          "hide_name": 1,
          "bits": [ 748, 749, 750, 751, 752, 753, 754 ],
          "attributes": {
            "src": "verilog/cpu.v:243.13-247.4|verilog/alu_control.v:82.2-249.5"
          }
        },
        "$techmap\\alu_control.$6\\ALUCtl[6:0]": {
          "hide_name": 1,
          "bits": [ 732, 733, 734, 735, 736, 737, 738 ],
          "attributes": {
            "src": "verilog/cpu.v:243.13-247.4|verilog/alu_control.v:82.2-249.5"
          }
        },
        "$techmap\\alu_control.$7\\ALUCtl[6:0]": {
          "hide_name": 1,
          "bits": [ 741, 742, 743, 744, 745, 746, 747 ],
          "attributes": {
            "src": "verilog/cpu.v:243.13-247.4|verilog/alu_control.v:82.2-249.5"
          }
        },
        "$techmap\\alu_control.$8\\ALUCtl[6:0]": {
          "hide_name": 1,
          "bits": [ 725, 726, 727, 728, 729, 730, 731 ],
          "attributes": {
            "src": "verilog/cpu.v:243.13-247.4|verilog/alu_control.v:82.2-249.5"
          }
        },
        "$techmap\\alu_control.$auto$opt_reduce.cc:134:opt_mux$488": {
          "hide_name": 1,
          "bits": [ 704 ],
          "attributes": {
          }
        },
        "$techmap\\alu_control.$auto$opt_reduce.cc:134:opt_mux$490": {
          "hide_name": 1,
          "bits": [ 709 ],
          "attributes": {
          }
        },
        "$techmap\\alu_control.$auto$opt_reduce.cc:134:opt_mux$492": {
          "hide_name": 1,
          "bits": [ 707 ],
          "attributes": {
          }
        },
        "$techmap\\alu_control.$auto$opt_reduce.cc:134:opt_mux$496": {
          "hide_name": 1,
          "bits": [ 710 ],
          "attributes": {
          }
        },
        "$techmap\\alu_control.$procmux$316_CMP": {
          "hide_name": 1,
          "bits": [ 711 ],
          "attributes": {
          }
        },
        "$techmap\\alu_control.$procmux$317_CMP": {
          "hide_name": 1,
          "bits": [ 712 ],
          "attributes": {
          }
        },
        "$techmap\\alu_control.$procmux$318_CMP": {
          "hide_name": 1,
          "bits": [ 713 ],
          "attributes": {
          }
        },
        "$techmap\\alu_control.$procmux$320_CMP": {
          "hide_name": 1,
          "bits": [ 776 ],
          "attributes": {
          }
        },
        "$techmap\\alu_control.$procmux$327_CMP": {
          "hide_name": 1,
          "bits": [ 724 ],
          "attributes": {
          }
        },
        "$techmap\\alu_control.$procmux$329_CMP": {
          "hide_name": 1,
          "bits": [ 703 ],
          "attributes": {
          }
        },
        "$techmap\\alu_control.$procmux$331_CMP": {
          "hide_name": 1,
          "bits": [ 777 ],
          "attributes": {
          }
        },
        "$techmap\\alu_control.$procmux$345_CMP": {
          "hide_name": 1,
          "bits": [ 702 ],
          "attributes": {
          }
        },
        "$techmap\\alu_control.$procmux$351_CMP": {
          "hide_name": 1,
          "bits": [ 739 ],
          "attributes": {
          }
        },
        "$techmap\\alu_control.$procmux$352_CMP": {
          "hide_name": 1,
          "bits": [ 740 ],
          "attributes": {
          }
        },
        "$techmap\\alu_control.$procmux$354_CMP": {
          "hide_name": 1,
          "bits": [ 701 ],
          "attributes": {
          }
        },
        "$techmap\\alu_control.$procmux$355_CMP": {
          "hide_name": 1,
          "bits": [ 708 ],
          "attributes": {
          }
        },
        "$techmap\\alu_control.$procmux$356_CMP": {
          "hide_name": 1,
          "bits": [ 700 ],
          "attributes": {
          }
        },
        "$techmap\\alu_control.$procmux$357_CMP": {
          "hide_name": 1,
          "bits": [ 699 ],
          "attributes": {
          }
        },
        "$techmap\\alu_control.$procmux$370_CMP": {
          "hide_name": 1,
          "bits": [ 778 ],
          "attributes": {
          }
        },
        "$techmap\\alu_control.$procmux$395_CMP": {
          "hide_name": 1,
          "bits": [ 779 ],
          "attributes": {
          }
        },
        "$techmap\\alu_control.$procmux$409_CMP": {
          "hide_name": 1,
          "bits": [ 780 ],
          "attributes": {
          }
        },
        "$techmap\\alu_control.$procmux$425_CMP": {
          "hide_name": 1,
          "bits": [ 781 ],
          "attributes": {
          }
        },
        "$techmap\\alu_control.$procmux$434_CMP": {
          "hide_name": 1,
          "bits": [ 706 ],
          "attributes": {
          }
        },
        "$techmap\\alu_control.$procmux$435_CMP": {
          "hide_name": 1,
          "bits": [ 705 ],
          "attributes": {
          }
        },
        "$techmap\\alu_main.$add$verilog/alu.v:162$29_Y": {
          "hide_name": 1,
          "bits": [ 798 ],
          "attributes": {
            "src": "verilog/cpu.v:328.6-334.4|verilog/alu.v:162"
          }
        },
        "$techmap\\alu_main.$and$verilog/alu.v:152$26_Y": {
          "hide_name": 1,
          "bits": [ 862, 863, 864, 865, 866, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893 ],
          "attributes": {
            "src": "verilog/cpu.v:328.6-334.4|verilog/alu.v:152"
          }
        },
        "$techmap\\alu_main.$and$verilog/alu.v:162$30_Y": {
          "hide_name": 1,
          "bits": [ 895 ],
          "attributes": {
            "src": "verilog/cpu.v:328.6-334.4|verilog/alu.v:162"
          }
        },
        "$techmap\\alu_main.$and$verilog/alu.v:162$32_Y": {
          "hide_name": 1,
          "bits": [ 896 ],
          "attributes": {
            "src": "verilog/cpu.v:328.6-334.4|verilog/alu.v:162"
          }
        },
        "$techmap\\alu_main.$and$verilog/alu.v:97$17_Y": {
          "hide_name": 1,
          "bits": [ 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928 ],
          "attributes": {
            "src": "verilog/cpu.v:328.6-334.4|verilog/alu.v:97"
          }
        },
        "$techmap\\alu_main.$auto$opt_reduce.cc:134:opt_mux$498": {
          "hide_name": 1,
          "bits": [ 931 ],
          "attributes": {
          }
        },
        "$techmap\\alu_main.$auto$opt_reduce.cc:134:opt_mux$500": {
          "hide_name": 1,
          "bits": [ 934 ],
          "attributes": {
          }
        },
        "$techmap\\alu_main.$eq$verilog/alu.v:164$34_Y": {
          "hide_name": 1,
          "bits": [ 966 ],
          "attributes": {
            "src": "verilog/cpu.v:328.6-334.4|verilog/alu.v:164"
          }
        },
        "$techmap\\alu_main.$eq$verilog/alu.v:77$11_Y": {
          "hide_name": 1,
          "bits": [ 932 ],
          "attributes": {
            "src": "verilog/cpu.v:328.6-334.4|verilog/alu.v:77"
          }
        },
        "$techmap\\alu_main.$eq$verilog/alu.v:78$12_Y": {
          "hide_name": 1,
          "bits": [ 968 ],
          "attributes": {
            "src": "verilog/cpu.v:328.6-334.4|verilog/alu.v:78"
          }
        },
        "$techmap\\alu_main.$logic_not$verilog/alu.v:165$36_Y": {
          "hide_name": 1,
          "bits": [ 967 ],
          "attributes": {
            "src": "verilog/cpu.v:328.6-334.4|verilog/alu.v:165"
          }
        },
        "$techmap\\alu_main.$not$verilog/alu.v:152$25_Y": {
          "hide_name": 1,
          "bits": [ 799, 800, 801, 802, 803, 804, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830 ],
          "attributes": {
            "src": "verilog/cpu.v:328.6-334.4|verilog/alu.v:152"
          }
        },
        "$techmap\\alu_main.$not$verilog/alu.v:162$28_Y": {
          "hide_name": 1,
          "bits": [ 796 ],
          "attributes": {
            "src": "verilog/cpu.v:328.6-334.4|verilog/alu.v:162"
          }
        },
        "$techmap\\alu_main.$not$verilog/alu.v:167$37_Y": {
          "hide_name": 1,
          "bits": [ 970 ],
          "attributes": {
            "src": "verilog/cpu.v:328.6-334.4|verilog/alu.v:167"
          }
        },
        "$techmap\\alu_main.$not$verilog/alu.v:169$38_Y": {
          "hide_name": 1,
          "bits": [ 972 ],
          "attributes": {
            "src": "verilog/cpu.v:328.6-334.4|verilog/alu.v:169"
          }
        },
        "$techmap\\alu_main.$not$verilog/alu.v:82$14_Y": {
          "hide_name": 1,
          "bits": [ 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004 ],
          "attributes": {
            "src": "verilog/cpu.v:328.6-334.4|verilog/alu.v:82"
          }
        },
        "$techmap\\alu_main.$or$verilog/alu.v:102$18_Y": {
          "hide_name": 1,
          "bits": [ 1005, 1006, 1007, 1008, 1009, 1010, 1011, 1012, 1013, 1014, 1015, 1016, 1017, 1018, 1019, 1020, 1021, 1022, 1023, 1024, 1025, 1026, 1027, 1028, 1029, 1030, 1031, 1032, 1033, 1034, 1035, 1036 ],
          "attributes": {
            "src": "verilog/cpu.v:328.6-334.4|verilog/alu.v:102"
          }
        },
        "$techmap\\alu_main.$procmux$438_CMP": {
          "hide_name": 1,
          "bits": [ 1037 ],
          "attributes": {
          }
        },
        "$techmap\\alu_main.$procmux$439_CMP": {
          "hide_name": 1,
          "bits": [ 1038 ],
          "attributes": {
          }
        },
        "$techmap\\alu_main.$procmux$440_CMP": {
          "hide_name": 1,
          "bits": [ 1039 ],
          "attributes": {
          }
        },
        "$techmap\\alu_main.$procmux$441_CMP": {
          "hide_name": 1,
          "bits": [ 1040 ],
          "attributes": {
          }
        },
        "$techmap\\alu_main.$procmux$442_CMP": {
          "hide_name": 1,
          "bits": [ 1041 ],
          "attributes": {
          }
        },
        "$techmap\\alu_main.$procmux$443_CMP": {
          "hide_name": 1,
          "bits": [ 1042 ],
          "attributes": {
          }
        },
        "$techmap\\alu_main.$procmux$446_CMP": {
          "hide_name": 1,
          "bits": [ 1239 ],
          "attributes": {
          }
        },
        "$techmap\\alu_main.$procmux$447_CMP": {
          "hide_name": 1,
          "bits": [ 930 ],
          "attributes": {
          }
        },
        "$techmap\\alu_main.$procmux$448_CMP": {
          "hide_name": 1,
          "bits": [ 1240 ],
          "attributes": {
          }
        },
        "$techmap\\alu_main.$procmux$449_CMP": {
          "hide_name": 1,
          "bits": [ 1241 ],
          "attributes": {
          }
        },
        "$techmap\\alu_main.$procmux$450_CMP": {
          "hide_name": 1,
          "bits": [ 1242 ],
          "attributes": {
          }
        },
        "$techmap\\alu_main.$procmux$451_CMP": {
          "hide_name": 1,
          "bits": [ 1243 ],
          "attributes": {
          }
        },
        "$techmap\\alu_main.$procmux$452_CMP": {
          "hide_name": 1,
          "bits": [ 1244 ],
          "attributes": {
          }
        },
        "$techmap\\alu_main.$procmux$455_CMP": {
          "hide_name": 1,
          "bits": [ 933 ],
          "attributes": {
          }
        },
        "$techmap\\alu_main.$procmux$456_CMP": {
          "hide_name": 1,
          "bits": [ 929 ],
          "attributes": {
          }
        },
        "$techmap\\alu_main.$procmux$457_CMP": {
          "hide_name": 1,
          "bits": [ 1245 ],
          "attributes": {
          }
        },
        "$techmap\\alu_main.$shl$verilog/alu.v:132$22_Y": {
          "hide_name": 1,
          "bits": [ 1079, 1080, 1081, 1082, 1083, 1084, 1085, 1086, 1087, 1088, 1089, 1090, 1091, 1092, 1093, 1094, 1095, 1096, 1097, 1098, 1099, 1100, 1101, 1102, 1103, 1104, 1105, 1106, 1107, 1108, 1109, 1110 ],
          "attributes": {
            "src": "verilog/cpu.v:328.6-334.4|verilog/alu.v:132"
          }
        },
        "$techmap\\alu_main.$shr$verilog/alu.v:122$20_Y": {
          "hide_name": 1,
          "bits": [ 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1167, 1168, 1169, 1170, 1171, 1172, 1173, 1174 ],
          "attributes": {
            "src": "verilog/cpu.v:328.6-334.4|verilog/alu.v:122"
          }
        },
        "$techmap\\alu_main.$sshr$verilog/alu.v:127$21_Y": {
          "hide_name": 1,
          "bits": [ 1111, 1112, 1113, 1114, 1115, 1116, 1117, 1118, 1119, 1120, 1121, 1122, 1123, 1124, 1125, 1126, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1134, 1135, 1136, 1137, 1138, 1139, 1140, 1141, 1142 ],
          "attributes": {
            "src": "verilog/cpu.v:328.6-334.4|verilog/alu.v:127"
          }
        },
        "$techmap\\alu_main.$ternary$verilog/alu.v:117$19_Y": {
          "hide_name": 1,
          "bits": [ 1175, 1176, 1177, 1178, 1179, 1180, 1181, 1182, 1183, 1184, 1185, 1186, 1187, 1188, 1189, 1190, 1191, 1192, 1193, 1194, 1195, 1196, 1197, 1198, 1199, 1200, 1201, 1202, 1203, 1204, 1205, 1206 ],
          "attributes": {
            "src": "verilog/cpu.v:328.6-334.4|verilog/alu.v:117"
          }
        },
        "$techmap\\alu_main.$xor$verilog/alu.v:137$23_Y": {
          "hide_name": 1,
          "bits": [ 1047, 1048, 1049, 1050, 1051, 1052, 1053, 1054, 1055, 1056, 1057, 1058, 1059, 1060, 1061, 1062, 1063, 1064, 1065, 1066, 1067, 1068, 1069, 1070, 1071, 1072, 1073, 1074, 1075, 1076, 1077, 1078 ],
          "attributes": {
            "src": "verilog/cpu.v:328.6-334.4|verilog/alu.v:137"
          }
        },
        "$techmap\\alu_main.alu_full_adder.$add$verilog/adder.v:34$9_Y": {
          "hide_name": 1,
          "bits": [ 1282, 1283, 1284, 1285, 1286, 1287, 1288, 1289, 1290, 1291, 1292, 1293, 1294, 1295, 1296, 1297, 1298, 1299, 1300, 1301, 1302, 1303, 1304, 1305, 1306, 1307, 1308, 1309, 1310, 1311, 1312, 1313 ],
          "attributes": {
            "src": "verilog/cpu.v:328.6-334.4|verilog/alu.v:85.16-90.6|verilog/adder.v:34"
          }
        },
        "$techmap\\branch_decide.$and$verilog/branch_decide.v:56$44_Y": {
          "hide_name": 1,
          "bits": [ 1446 ],
          "attributes": {
            "src": "verilog/cpu.v:351.18-359.4|verilog/branch_decide.v:56"
          }
        },
        "$techmap\\branch_decide.$logic_not$verilog/branch_decide.v:56$42_Y": {
          "hide_name": 1,
          "bits": [ 1444 ],
          "attributes": {
            "src": "verilog/cpu.v:351.18-359.4|verilog/branch_decide.v:56"
          }
        },
        "$techmap\\branch_decide.$logic_not$verilog/branch_decide.v:58$48_Y": {
          "hide_name": 1,
          "bits": [ 1450 ],
          "attributes": {
            "src": "verilog/cpu.v:351.18-359.4|verilog/branch_decide.v:58"
          }
        },
        "$techmap\\branch_predictor_FSM.$0\\s[1:0]": {
          "hide_name": 1,
          "bits": [ 1561, 1562 ],
          "attributes": {
            "src": "verilog/cpu.v:452.19-461.4|verilog/branch_predictor.v:101.2-106.5"
          }
        },
        "$techmap\\branch_predictor_FSM.$and$verilog/branch_predictor.v:103$52_Y": {
          "hide_name": 1,
          "bits": [ 1550 ],
          "attributes": {
            "src": "verilog/cpu.v:452.19-461.4|verilog/branch_predictor.v:103"
          }
        },
        "$techmap\\branch_predictor_FSM.$and$verilog/branch_predictor.v:103$53_Y": {
          "hide_name": 1,
          "bits": [ 1551 ],
          "attributes": {
            "src": "verilog/cpu.v:452.19-461.4|verilog/branch_predictor.v:103"
          }
        },
        "$techmap\\branch_predictor_FSM.$and$verilog/branch_predictor.v:103$55_Y": {
          "hide_name": 1,
          "bits": [ 1555 ],
          "attributes": {
            "src": "verilog/cpu.v:452.19-461.4|verilog/branch_predictor.v:103"
          }
        },
        "$techmap\\branch_predictor_FSM.$and$verilog/branch_predictor.v:104$58_Y": {
          "hide_name": 1,
          "bits": [ 1553 ],
          "attributes": {
            "src": "verilog/cpu.v:452.19-461.4|verilog/branch_predictor.v:104"
          }
        },
        "$techmap\\branch_predictor_FSM.$and$verilog/branch_predictor.v:104$60_Y": {
          "hide_name": 1,
          "bits": [ 1554 ],
          "attributes": {
            "src": "verilog/cpu.v:452.19-461.4|verilog/branch_predictor.v:104"
          }
        },
        "$techmap\\branch_predictor_FSM.$logic_not$verilog/branch_predictor.v:104$57_Y": {
          "hide_name": 1,
          "bits": [ 1552 ],
          "attributes": {
            "src": "verilog/cpu.v:452.19-461.4|verilog/branch_predictor.v:104"
          }
        },
        "$techmap\\branch_predictor_FSM.$or$verilog/branch_predictor.v:103$54_Y": {
          "hide_name": 1,
          "bits": [ 1557 ],
          "attributes": {
            "src": "verilog/cpu.v:452.19-461.4|verilog/branch_predictor.v:103"
          }
        },
        "$techmap\\branch_predictor_FSM.$or$verilog/branch_predictor.v:103$56_Y": {
          "hide_name": 1,
          "bits": [ 1558 ],
          "attributes": {
            "src": "verilog/cpu.v:452.19-461.4|verilog/branch_predictor.v:103"
          }
        },
        "$techmap\\branch_predictor_FSM.$or$verilog/branch_predictor.v:104$61_Y": {
          "hide_name": 1,
          "bits": [ 1559 ],
          "attributes": {
            "src": "verilog/cpu.v:452.19-461.4|verilog/branch_predictor.v:104"
          }
        },
        "$techmap\\branch_predictor_FSM.$or$verilog/branch_predictor.v:104$63_Y": {
          "hide_name": 1,
          "bits": [ 1560 ],
          "attributes": {
            "src": "verilog/cpu.v:452.19-461.4|verilog/branch_predictor.v:104"
          }
        },
        "$techmap\\control_unit.$and$verilog/control_unit.v:61$69_Y": {
          "hide_name": 1,
          "bits": [ 1675 ],
          "attributes": {
            "src": "verilog/cpu.v:204.10-218.4|verilog/control_unit.v:61"
          }
        },
        "$techmap\\control_unit.$and$verilog/control_unit.v:61$71_Y": {
          "hide_name": 1,
          "bits": [ 1669 ],
          "attributes": {
            "src": "verilog/cpu.v:204.10-218.4|verilog/control_unit.v:61"
          }
        },
        "$techmap\\control_unit.$and$verilog/control_unit.v:63$79_Y": {
          "hide_name": 1,
          "bits": [ 1672 ],
          "attributes": {
            "src": "verilog/cpu.v:204.10-218.4|verilog/control_unit.v:63"
          }
        },
        "$techmap\\control_unit.$and$verilog/control_unit.v:65$89_Y": {
          "hide_name": 1,
          "bits": [ 1677 ],
          "attributes": {
            "src": "verilog/cpu.v:204.10-218.4|verilog/control_unit.v:65"
          }
        },
        "$techmap\\control_unit.$and$verilog/control_unit.v:67$96_Y": {
          "hide_name": 1,
          "bits": [ 1680 ],
          "attributes": {
            "src": "verilog/cpu.v:204.10-218.4|verilog/control_unit.v:67"
          }
        },
        "$techmap\\control_unit.$and$verilog/control_unit.v:67$98_Y": {
          "hide_name": 1,
          "bits": [ 1679 ],
          "attributes": {
            "src": "verilog/cpu.v:204.10-218.4|verilog/control_unit.v:67"
          }
        },
        "$techmap\\control_unit.$and$verilog/control_unit.v:68$104_Y": {
          "hide_name": 1,
          "bits": [ 1681 ],
          "attributes": {
            "src": "verilog/cpu.v:204.10-218.4|verilog/control_unit.v:68"
          }
        },
        "$techmap\\control_unit.$and$verilog/control_unit.v:69$108_Y": {
          "hide_name": 1,
          "bits": [ 1682 ],
          "attributes": {
            "src": "verilog/cpu.v:204.10-218.4|verilog/control_unit.v:69"
          }
        },
        "$techmap\\control_unit.$and$verilog/control_unit.v:69$110_Y": {
          "hide_name": 1,
          "bits": [ 1683 ],
          "attributes": {
            "src": "verilog/cpu.v:204.10-218.4|verilog/control_unit.v:69"
          }
        },
        "$techmap\\control_unit.$and$verilog/control_unit.v:70$114_Y": {
          "hide_name": 1,
          "bits": [ 1684 ],
          "attributes": {
            "src": "verilog/cpu.v:204.10-218.4|verilog/control_unit.v:70"
          }
        },
        "$techmap\\control_unit.$and$verilog/control_unit.v:70$115_Y": {
          "hide_name": 1,
          "bits": [ 1685 ],
          "attributes": {
            "src": "verilog/cpu.v:204.10-218.4|verilog/control_unit.v:70"
          }
        },
        "$techmap\\control_unit.$and$verilog/control_unit.v:70$117_Y": {
          "hide_name": 1,
          "bits": [ 1686 ],
          "attributes": {
            "src": "verilog/cpu.v:204.10-218.4|verilog/control_unit.v:70"
          }
        },
        "$techmap\\control_unit.$and$verilog/control_unit.v:71$120_Y": {
          "hide_name": 1,
          "bits": [ 1687 ],
          "attributes": {
            "src": "verilog/cpu.v:204.10-218.4|verilog/control_unit.v:71"
          }
        },
        "$techmap\\control_unit.$not$verilog/control_unit.v:61$67_Y": {
          "hide_name": 1,
          "bits": [ 1674 ],
          "attributes": {
            "src": "verilog/cpu.v:204.10-218.4|verilog/control_unit.v:61"
          }
        },
        "$techmap\\control_unit.$not$verilog/control_unit.v:61$68_Y": {
          "hide_name": 1,
          "bits": [ 1673 ],
          "attributes": {
            "src": "verilog/cpu.v:204.10-218.4|verilog/control_unit.v:61"
          }
        },
        "$techmap\\control_unit.$not$verilog/control_unit.v:61$70_Y": {
          "hide_name": 1,
          "bits": [ 1676 ],
          "attributes": {
            "src": "verilog/cpu.v:204.10-218.4|verilog/control_unit.v:61"
          }
        },
        "$techmap\\control_unit.$not$verilog/control_unit.v:62$74_Y": {
          "hide_name": 1,
          "bits": [ 1689 ],
          "attributes": {
            "src": "verilog/cpu.v:204.10-218.4|verilog/control_unit.v:62"
          }
        },
        "$techmap\\control_unit.$not$verilog/control_unit.v:63$78_Y": {
          "hide_name": 1,
          "bits": [ 1671 ],
          "attributes": {
            "src": "verilog/cpu.v:204.10-218.4|verilog/control_unit.v:63"
          }
        },
        "$techmap\\control_unit.$not$verilog/control_unit.v:65$90_Y": {
          "hide_name": 1,
          "bits": [ 1678 ],
          "attributes": {
            "src": "verilog/cpu.v:204.10-218.4|verilog/control_unit.v:65"
          }
        },
        "$techmap\\control_unit.$not$verilog/control_unit.v:66$93_Y": {
          "hide_name": 1,
          "bits": [ 1691 ],
          "attributes": {
            "src": "verilog/cpu.v:204.10-218.4|verilog/control_unit.v:66"
          }
        },
        "$techmap\\control_unit.$or$verilog/control_unit.v:62$73_Y": {
          "hide_name": 1,
          "bits": [ 1688 ],
          "attributes": {
            "src": "verilog/cpu.v:204.10-218.4|verilog/control_unit.v:62"
          }
        },
        "$techmap\\control_unit.$or$verilog/control_unit.v:62$75_Y": {
          "hide_name": 1,
          "bits": [ 1692 ],
          "attributes": {
            "src": "verilog/cpu.v:204.10-218.4|verilog/control_unit.v:62"
          }
        },
        "$techmap\\control_unit.$or$verilog/control_unit.v:62$76_Y": {
          "hide_name": 1,
          "bits": [ 1670 ],
          "attributes": {
            "src": "verilog/cpu.v:204.10-218.4|verilog/control_unit.v:62"
          }
        },
        "$techmap\\control_unit.$or$verilog/control_unit.v:66$92_Y": {
          "hide_name": 1,
          "bits": [ 1690 ],
          "attributes": {
            "src": "verilog/cpu.v:204.10-218.4|verilog/control_unit.v:66"
          }
        },
        "$techmap\\forwarding_unit.$eq$verilog/forwarding_unit.v:66$220_Y": {
          "hide_name": 1,
          "bits": [ 1936 ],
          "attributes": {
            "src": "verilog/cpu.v:398.17-414.4|verilog/forwarding_unit.v:66"
          }
        },
        "$techmap\\forwarding_unit.$eq$verilog/forwarding_unit.v:67$224_Y": {
          "hide_name": 1,
          "bits": [ 1942 ],
          "attributes": {
            "src": "verilog/cpu.v:398.17-414.4|verilog/forwarding_unit.v:67"
          }
        },
        "$techmap\\forwarding_unit.$eq$verilog/forwarding_unit.v:67$228_Y": {
          "hide_name": 1,
          "bits": [ 1943 ],
          "attributes": {
            "src": "verilog/cpu.v:398.17-414.4|verilog/forwarding_unit.v:67"
          }
        },
        "$techmap\\forwarding_unit.$eq$verilog/forwarding_unit.v:72$234_Y": {
          "hide_name": 1,
          "bits": [ 1949 ],
          "attributes": {
            "src": "verilog/cpu.v:398.17-414.4|verilog/forwarding_unit.v:72"
          }
        },
        "$techmap\\forwarding_unit.$eq$verilog/forwarding_unit.v:73$240_Y": {
          "hide_name": 1,
          "bits": [ 1950 ],
          "attributes": {
            "src": "verilog/cpu.v:398.17-414.4|verilog/forwarding_unit.v:73"
          }
        },
        "$techmap\\forwarding_unit.$eq$verilog/forwarding_unit.v:73$246_Y": {
          "hide_name": 1,
          "bits": [ 1951 ],
          "attributes": {
            "src": "verilog/cpu.v:398.17-414.4|verilog/forwarding_unit.v:73"
          }
        },
        "$techmap\\forwarding_unit.$logic_and$verilog/forwarding_unit.v:66$221_Y": {
          "hide_name": 1,
          "bits": [ 1953 ],
          "attributes": {
            "src": "verilog/cpu.v:398.17-414.4|verilog/forwarding_unit.v:66"
          }
        },
        "$techmap\\forwarding_unit.$logic_and$verilog/forwarding_unit.v:67$225_Y": {
          "hide_name": 1,
          "bits": [ 1954 ],
          "attributes": {
            "src": "verilog/cpu.v:398.17-414.4|verilog/forwarding_unit.v:67"
          }
        },
        "$techmap\\forwarding_unit.$logic_and$verilog/forwarding_unit.v:67$227_Y": {
          "hide_name": 1,
          "bits": [ 1955 ],
          "attributes": {
            "src": "verilog/cpu.v:398.17-414.4|verilog/forwarding_unit.v:67"
          }
        },
        "$techmap\\forwarding_unit.$logic_and$verilog/forwarding_unit.v:67$230_Y": {
          "hide_name": 1,
          "bits": [ 1956 ],
          "attributes": {
            "src": "verilog/cpu.v:398.17-414.4|verilog/forwarding_unit.v:67"
          }
        },
        "$techmap\\forwarding_unit.$logic_and$verilog/forwarding_unit.v:72$235_Y": {
          "hide_name": 1,
          "bits": [ 1958 ],
          "attributes": {
            "src": "verilog/cpu.v:398.17-414.4|verilog/forwarding_unit.v:72"
          }
        },
        "$techmap\\forwarding_unit.$logic_and$verilog/forwarding_unit.v:72$237_Y": {
          "hide_name": 1,
          "bits": [ 1960 ],
          "attributes": {
            "src": "verilog/cpu.v:398.17-414.4|verilog/forwarding_unit.v:72"
          }
        },
        "$techmap\\forwarding_unit.$logic_and$verilog/forwarding_unit.v:73$241_Y": {
          "hide_name": 1,
          "bits": [ 1961 ],
          "attributes": {
            "src": "verilog/cpu.v:398.17-414.4|verilog/forwarding_unit.v:73"
          }
        },
        "$techmap\\forwarding_unit.$logic_and$verilog/forwarding_unit.v:73$243_Y": {
          "hide_name": 1,
          "bits": [ 1963 ],
          "attributes": {
            "src": "verilog/cpu.v:398.17-414.4|verilog/forwarding_unit.v:73"
          }
        },
        "$techmap\\forwarding_unit.$logic_and$verilog/forwarding_unit.v:73$245_Y": {
          "hide_name": 1,
          "bits": [ 1964 ],
          "attributes": {
            "src": "verilog/cpu.v:398.17-414.4|verilog/forwarding_unit.v:73"
          }
        },
        "$techmap\\forwarding_unit.$logic_and$verilog/forwarding_unit.v:73$248_Y": {
          "hide_name": 1,
          "bits": [ 1965 ],
          "attributes": {
            "src": "verilog/cpu.v:398.17-414.4|verilog/forwarding_unit.v:73"
          }
        },
        "$techmap\\forwarding_unit.$logic_and$verilog/forwarding_unit.v:73$250_Y": {
          "hide_name": 1,
          "bits": [ 1967 ],
          "attributes": {
            "src": "verilog/cpu.v:398.17-414.4|verilog/forwarding_unit.v:73"
          }
        },
        "$techmap\\forwarding_unit.$logic_or$verilog/forwarding_unit.v:67$231_Y": {
          "hide_name": 1,
          "bits": [ 1968 ],
          "attributes": {
            "src": "verilog/cpu.v:398.17-414.4|verilog/forwarding_unit.v:67"
          }
        },
        "$techmap\\forwarding_unit.$logic_or$verilog/forwarding_unit.v:73$251_Y": {
          "hide_name": 1,
          "bits": [ 1969 ],
          "attributes": {
            "src": "verilog/cpu.v:398.17-414.4|verilog/forwarding_unit.v:73"
          }
        },
        "$techmap\\forwarding_unit.$ne$verilog/forwarding_unit.v:66$219_Y": {
          "hide_name": 1,
          "bits": [ 1952 ],
          "attributes": {
            "src": "verilog/cpu.v:398.17-414.4|verilog/forwarding_unit.v:66"
          }
        },
        "$techmap\\forwarding_unit.$ne$verilog/forwarding_unit.v:72$233_Y": {
          "hide_name": 1,
          "bits": [ 1957 ],
          "attributes": {
            "src": "verilog/cpu.v:398.17-414.4|verilog/forwarding_unit.v:72"
          }
        },
        "$techmap\\forwarding_unit.$ne$verilog/forwarding_unit.v:72$236_Y": {
          "hide_name": 1,
          "bits": [ 1959 ],
          "attributes": {
            "src": "verilog/cpu.v:398.17-414.4|verilog/forwarding_unit.v:72"
          }
        },
        "$techmap\\forwarding_unit.$ne$verilog/forwarding_unit.v:73$249_Y": {
          "hide_name": 1,
          "bits": [ 1966 ],
          "attributes": {
            "src": "verilog/cpu.v:398.17-414.4|verilog/forwarding_unit.v:73"
          }
        },
        "$techmap\\immediate_generator.$auto$opt_reduce.cc:134:opt_mux$486": {
          "hide_name": 1,
          "bits": [ 2076 ],
          "attributes": {
          }
        },
        "$techmap\\immediate_generator.$procmux$297_CMP": {
          "hide_name": 1,
          "bits": [ 2077 ],
          "attributes": {
          }
        },
        "$techmap\\immediate_generator.$procmux$298_CMP": {
          "hide_name": 1,
          "bits": [ 2078 ],
          "attributes": {
          }
        },
        "$techmap\\immediate_generator.$procmux$299_CMP": {
          "hide_name": 1,
          "bits": [ 2075 ],
          "attributes": {
          }
        },
        "$techmap\\immediate_generator.$procmux$300_CMP": {
          "hide_name": 1,
          "bits": [ 2074 ],
          "attributes": {
          }
        },
        "$techmap\\immediate_generator.$procmux$301_CMP": {
          "hide_name": 1,
          "bits": [ 2079 ],
          "attributes": {
          }
        },
        "$techmap\\immediate_generator.$procmux$302_CMP": {
          "hide_name": 1,
          "bits": [ 2080 ],
          "attributes": {
          }
        },
        "$techmap\\register_files.$0$memwr$\\regfile$verilog/register_file.v:97$271_ADDR[4:0]$273": {
          "hide_name": 1,
          "bits": [ 2593, 2594, 2595, 2596, 2597 ],
          "attributes": {
            "src": "verilog/cpu.v:227.10-236.4|verilog/register_file.v:95.2-106.5"
          }
        },
        "$techmap\\register_files.$0$memwr$\\regfile$verilog/register_file.v:97$271_DATA[31:0]$274": {
          "hide_name": 1,
          "bits": [ 2598, 2599, 2600, 2601, 2602, 2603, 2604, 2605, 2606, 2607, 2608, 2609, 2610, 2611, 2612, 2613, 2614, 2615, 2616, 2617, 2618, 2619, 2620, 2621, 2622, 2623, 2624, 2625, 2626, 2627, 2628, 2629 ],
          "attributes": {
            "src": "verilog/cpu.v:227.10-236.4|verilog/register_file.v:95.2-106.5"
          }
        },
        "$techmap\\register_files.$0$memwr$\\regfile$verilog/register_file.v:97$271_EN[31:0]$275": {
          "hide_name": 1,
          "bits": [ 2630, 2630, 2630, 2630, 2630, 2630, 2630, 2630, 2630, 2630, 2630, 2630, 2630, 2630, 2630, 2630, 2630, 2630, 2630, 2630, 2630, 2630, 2630, 2630, 2630, 2630, 2630, 2630, 2630, 2630, 2630, 2630 ],
          "attributes": {
            "src": "verilog/cpu.v:227.10-236.4|verilog/register_file.v:95.2-106.5"
          }
        },
        "$techmap\\register_files.$0\\regDatA[31:0]": {
          "hide_name": 1,
          "bits": [ 2364, 2365, 2366, 2367, 2368, 2369, 2370, 2371, 2372, 2373, 2374, 2375, 2376, 2377, 2378, 2379, 2380, 2381, 2382, 2383, 2384, 2385, 2386, 2387, 2388, 2389, 2390, 2391, 2392, 2393, 2394, 2395 ],
          "attributes": {
            "src": "verilog/cpu.v:227.10-236.4|verilog/register_file.v:95.2-106.5"
          }
        },
        "$techmap\\register_files.$0\\regDatB[31:0]": {
          "hide_name": 1,
          "bits": [ 2396, 2397, 2398, 2399, 2400, 2401, 2402, 2403, 2404, 2405, 2406, 2407, 2408, 2409, 2410, 2411, 2412, 2413, 2414, 2415, 2416, 2417, 2418, 2419, 2420, 2421, 2422, 2423, 2424, 2425, 2426, 2427 ],
          "attributes": {
            "src": "verilog/cpu.v:227.10-236.4|verilog/register_file.v:95.2-106.5"
          }
        },
        "$techmap\\register_files.$and$verilog/register_file.v:108$282_Y": {
          "hide_name": 1,
          "bits": [ 2341 ],
          "attributes": {
            "src": "verilog/cpu.v:227.10-236.4|verilog/register_file.v:108"
          }
        },
        "$techmap\\register_files.$and$verilog/register_file.v:108$284_Y": {
          "hide_name": 1,
          "bits": [ 2343 ],
          "attributes": {
            "src": "verilog/cpu.v:227.10-236.4|verilog/register_file.v:108"
          }
        },
        "$techmap\\register_files.$and$verilog/register_file.v:109$287_Y": {
          "hide_name": 1,
          "bits": [ 2345 ],
          "attributes": {
            "src": "verilog/cpu.v:227.10-236.4|verilog/register_file.v:109"
          }
        },
        "$techmap\\register_files.$and$verilog/register_file.v:109$289_Y": {
          "hide_name": 1,
          "bits": [ 2346 ],
          "attributes": {
            "src": "verilog/cpu.v:227.10-236.4|verilog/register_file.v:109"
          }
        },
        "$techmap\\register_files.$eq$verilog/register_file.v:108$281_Y": {
          "hide_name": 1,
          "bits": [ 2339 ],
          "attributes": {
            "src": "verilog/cpu.v:227.10-236.4|verilog/register_file.v:108"
          }
        },
        "$techmap\\register_files.$eq$verilog/register_file.v:109$286_Y": {
          "hide_name": 1,
          "bits": [ 2344 ],
          "attributes": {
            "src": "verilog/cpu.v:227.10-236.4|verilog/register_file.v:109"
          }
        },
        "$techmap\\register_files.$logic_and$verilog/register_file.v:96$278_Y": {
          "hide_name": 1,
          "bits": [ 2363 ],
          "attributes": {
            "src": "verilog/cpu.v:227.10-236.4|verilog/register_file.v:96"
          }
        },
        "$techmap\\register_files.$memwr$\\regfile$verilog/register_file.v:97$271_ADDR": {
          "hide_name": 1,
          "bits": [ 2428, 2429, 2430, 2431, 2432 ],
          "attributes": {
            "src": "verilog/cpu.v:227.10-236.4|verilog/register_file.v:0.0-0.0"
          }
        },
        "$techmap\\register_files.$memwr$\\regfile$verilog/register_file.v:97$271_DATA": {
          "hide_name": 1,
          "bits": [ 2433, 2434, 2435, 2436, 2437, 2438, 2439, 2440, 2441, 2442, 2443, 2444, 2445, 2446, 2447, 2448, 2449, 2450, 2451, 2452, 2453, 2454, 2455, 2456, 2457, 2458, 2459, 2460, 2461, 2462, 2463, 2464 ],
          "attributes": {
            "src": "verilog/cpu.v:227.10-236.4|verilog/register_file.v:0.0-0.0"
          }
        },
        "$techmap\\register_files.$memwr$\\regfile$verilog/register_file.v:97$271_EN": {
          "hide_name": 1,
          "bits": [ 2465, 2466, 2467, 2468, 2469, 2470, 2471, 2472, 2473, 2474, 2475, 2476, 2477, 2478, 2479, 2480, 2481, 2482, 2483, 2484, 2485, 2486, 2487, 2488, 2489, 2490, 2491, 2492, 2493, 2494, 2495, 2496 ],
          "attributes": {
            "src": "verilog/cpu.v:227.10-236.4|verilog/register_file.v:0.0-0.0"
          }
        },
        "$techmap\\register_files.$ne$verilog/register_file.v:108$283_Y": {
          "hide_name": 1,
          "bits": [ 2342 ],
          "attributes": {
            "src": "verilog/cpu.v:227.10-236.4|verilog/register_file.v:108"
          }
        },
        "$techmap\\register_files.$ne$verilog/register_file.v:96$277_Y": {
          "hide_name": 1,
          "bits": [ 2362 ],
          "attributes": {
            "src": "verilog/cpu.v:227.10-236.4|verilog/register_file.v:96"
          }
        },
        "$techmap\\sign_mask_gen_inst.$and$verilog/dataMem_mask_gen.v:50$128_Y": {
          "hide_name": 1,
          "bits": [ 2631 ],
          "attributes": {
            "src": "verilog/cpu.v:249.16-252.4|verilog/dataMem_mask_gen.v:50"
          }
        },
        "$techmap\\sign_mask_gen_inst.$not$verilog/dataMem_mask_gen.v:50$131_Y": {
          "hide_name": 1,
          "bits": [ 2632 ],
          "attributes": {
            "src": "verilog/cpu.v:249.16-252.4|verilog/dataMem_mask_gen.v:50"
          }
        },
        "ALUSrc1": {
          "hide_name": 0,
          "bits": [ 1636 ],
          "attributes": {
            "src": "verilog/cpu.v:86.9-86.16"
          }
        },
        "Auipc1": {
          "hide_name": 0,
          "bits": [ 1634 ],
          "attributes": {
            "src": "verilog/cpu.v:88.9-88.15"
          }
        },
        "Branch1": {
          "hide_name": 0,
          "bits": [ 1633 ],
          "attributes": {
            "src": "verilog/cpu.v:83.9-83.16"
          }
        },
        "CSRRI_signal": {
          "hide_name": 0,
          "bits": [ 171 ],
          "attributes": {
            "src": "verilog/cpu.v:91.9-91.21"
          }
        },
        "CSRR_signal": {
          "hide_name": 0,
          "bits": [ 169 ],
          "attributes": {
            "src": "verilog/cpu.v:90.9-90.20"
          }
        },
        "ControlAndStatus_registers.clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "verilog/cpu.v:254.11-261.4|verilog/CSR.v:48.8-48.11"
          }
        },
        "ControlAndStatus_registers.rdAddr_CSR": {
          "hide_name": 0,
          "bits": [ 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191 ],
          "attributes": {
            "src": "verilog/cpu.v:254.11-261.4|verilog/CSR.v:52.15-52.25"
          }
        },
        "ControlAndStatus_registers.rdVal_CSR": {
          "hide_name": 0,
          "bits": [ 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331 ],
          "attributes": {
            "src": "verilog/cpu.v:254.11-261.4|verilog/CSR.v:53.19-53.28"
          }
        },
        "ControlAndStatus_registers.wrAddr_CSR": {
          "hide_name": 0,
          "bits": [ 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421 ],
          "attributes": {
            "src": "verilog/cpu.v:254.11-261.4|verilog/CSR.v:50.15-50.25"
          }
        },
        "ControlAndStatus_registers.wrVal_CSR": {
          "hide_name": 0,
          "bits": [ 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409 ],
          "attributes": {
            "src": "verilog/cpu.v:254.11-261.4|verilog/CSR.v:51.15-51.24"
          }
        },
        "ControlAndStatus_registers.write": {
          "hide_name": 0,
          "bits": [ 377 ],
          "attributes": {
            "src": "verilog/cpu.v:254.11-261.4|verilog/CSR.v:49.8-49.13"
          }
        },
        "Fence_signal": {
          "hide_name": 0,
          "bits": [ 178 ],
          "attributes": {
            "src": "verilog/cpu.v:89.9-89.21"
          }
        },
        "Jalr1": {
          "hide_name": 0,
          "bits": [ 1637 ],
          "attributes": {
            "src": "verilog/cpu.v:85.9-85.14"
          }
        },
        "Jump1": {
          "hide_name": 0,
          "bits": [ 1628 ],
          "attributes": {
            "src": "verilog/cpu.v:84.9-84.14"
          }
        },
        "Lui1": {
          "hide_name": 0,
          "bits": [ 1635 ],
          "attributes": {
            "src": "verilog/cpu.v:87.9-87.13"
          }
        },
        "MemRead1": {
          "hide_name": 0,
          "bits": [ 1632 ],
          "attributes": {
            "src": "verilog/cpu.v:82.9-82.17"
          }
        },
        "MemWrite1": {
          "hide_name": 0,
          "bits": [ 1631 ],
          "attributes": {
            "src": "verilog/cpu.v:81.9-81.18"
          }
        },
        "MemtoReg1": {
          "hide_name": 0,
          "bits": [ 1629 ],
          "attributes": {
            "src": "verilog/cpu.v:79.9-79.18"
          }
        },
        "PC.clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "verilog/cpu.v:172.18-176.4|verilog/program_counter.v:48.10-48.13"
          }
        },
        "PC.inAddr": {
          "hide_name": 0,
          "bits": [ 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453 ],
          "attributes": {
            "src": "verilog/cpu.v:172.18-176.4|verilog/program_counter.v:49.16-49.22"
          }
        },
        "PC.outAddr": {
          "hide_name": 0,
          "bits": [ 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34 ],
          "attributes": {
            "init": "00000000000000000000000000000000",
            "src": "verilog/cpu.v:172.18-176.4|verilog/program_counter.v:50.19-50.26"
          }
        },
        "RegA_AddrFwdFlush_mux.input0": {
          "hide_name": 0,
          "bits": [ 454, 455, 456, 457, 458 ],
          "attributes": {
            "src": "verilog/cpu.v:277.15-282.4|verilog/mux2to1.v:46.24-46.30"
          }
        },
        "RegA_AddrFwdFlush_mux.input1": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "verilog/cpu.v:277.15-282.4|verilog/mux2to1.v:47.24-47.30"
          }
        },
        "RegA_AddrFwdFlush_mux.out": {
          "hide_name": 0,
          "bits": [ 459, 460, 461, 462, 463 ],
          "attributes": {
            "src": "verilog/cpu.v:277.15-282.4|verilog/mux2to1.v:49.24-49.27"
          }
        },
        "RegA_AddrFwdFlush_mux.select": {
          "hide_name": 0,
          "bits": [ 171 ],
          "attributes": {
            "src": "verilog/cpu.v:277.15-282.4|verilog/mux2to1.v:48.24-48.30"
          }
        },
        "RegA_AddrFwdFlush_mux_out": {
          "hide_name": 0,
          "bits": [ 459, 460, 461, 462, 463 ],
          "attributes": {
            "src": "verilog/cpu.v:102.14-102.39"
          }
        },
        "RegA_mux.input0": {
          "hide_name": 0,
          "bits": [ 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495 ],
          "attributes": {
            "src": "verilog/cpu.v:263.10-268.4|verilog/mux2to1.v:46.24-46.30"
          }
        },
        "RegA_mux.input1": {
          "hide_name": 0,
          "bits": [ 454, 455, 456, 457, 458, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "verilog/cpu.v:263.10-268.4|verilog/mux2to1.v:47.24-47.30"
          }
        },
        "RegA_mux.out": {
          "hide_name": 0,
          "bits": [ 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527 ],
          "attributes": {
            "src": "verilog/cpu.v:263.10-268.4|verilog/mux2to1.v:49.24-49.27"
          }
        },
        "RegA_mux.select": {
          "hide_name": 0,
          "bits": [ 171 ],
          "attributes": {
            "src": "verilog/cpu.v:263.10-268.4|verilog/mux2to1.v:48.24-48.30"
          }
        },
        "RegA_mux_out": {
          "hide_name": 0,
          "bits": [ 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527 ],
          "attributes": {
            "src": "verilog/cpu.v:100.15-100.27"
          }
        },
        "RegB_AddrFwdFlush_mux.input0": {
          "hide_name": 0,
          "bits": [ 528, 529, 530, 531, 532 ],
          "attributes": {
            "src": "verilog/cpu.v:284.15-289.4|verilog/mux2to1.v:46.24-46.30"
          }
        },
        "RegB_AddrFwdFlush_mux.input1": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "verilog/cpu.v:284.15-289.4|verilog/mux2to1.v:47.24-47.30"
          }
        },
        "RegB_AddrFwdFlush_mux.out": {
          "hide_name": 0,
          "bits": [ 533, 534, 535, 536, 537 ],
          "attributes": {
            "src": "verilog/cpu.v:284.15-289.4|verilog/mux2to1.v:49.24-49.27"
          }
        },
        "RegB_AddrFwdFlush_mux.select": {
          "hide_name": 0,
          "bits": [ 169 ],
          "attributes": {
            "src": "verilog/cpu.v:284.15-289.4|verilog/mux2to1.v:48.24-48.30"
          }
        },
        "RegB_AddrFwdFlush_mux_out": {
          "hide_name": 0,
          "bits": [ 533, 534, 535, 536, 537 ],
          "attributes": {
            "src": "verilog/cpu.v:103.14-103.39"
          }
        },
        "RegB_mux.input0": {
          "hide_name": 0,
          "bits": [ 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569 ],
          "attributes": {
            "src": "verilog/cpu.v:270.10-275.4|verilog/mux2to1.v:46.24-46.30"
          }
        },
        "RegB_mux.input1": {
          "hide_name": 0,
          "bits": [ 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331 ],
          "attributes": {
            "src": "verilog/cpu.v:270.10-275.4|verilog/mux2to1.v:47.24-47.30"
          }
        },
        "RegB_mux.out": {
          "hide_name": 0,
          "bits": [ 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601 ],
          "attributes": {
            "src": "verilog/cpu.v:270.10-275.4|verilog/mux2to1.v:49.24-49.27"
          }
        },
        "RegB_mux.select": {
          "hide_name": 0,
          "bits": [ 169 ],
          "attributes": {
            "src": "verilog/cpu.v:270.10-275.4|verilog/mux2to1.v:48.24-48.30"
          }
        },
        "RegB_mux_out": {
          "hide_name": 0,
          "bits": [ 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601 ],
          "attributes": {
            "src": "verilog/cpu.v:101.15-101.27"
          }
        },
        "RegWrite1": {
          "hide_name": 0,
          "bits": [ 1630 ],
          "attributes": {
            "src": "verilog/cpu.v:80.9-80.18"
          }
        },
        "actual_branch_decision": {
          "hide_name": 0,
          "bits": [ 1445 ],
          "attributes": {
            "src": "verilog/cpu.v:151.9-151.31"
          }
        },
        "addr_adder.O": {
          "hide_name": 0,
          "bits": [ 1765, 1766, 1767, 1768, 1769, 1770, 1771, 1772, 1773, 1774, 1775, 1776, 1777, 1778, 1779, 1780, 1781, 1782, 1783, 1784, 1785, 1786, 1787, 1788, 1789, 1790, 1791, 1792, 1793, 1794, 1795, 1796 ],
          "attributes": {
            "src": "verilog/cpu.v:315.12-319.4|verilog/adder.v:8.17-8.18"
          }
        },
        "addr_adder.dsp_inst.CO": {
          "hide_name": 0,
          "bits": [ 2665 ],
          "attributes": {
            "src": "verilog/cpu.v:315.12-319.4|verilog/adder.v:9.12-14.6|verilog/dsp_adder.v:14.10-14.12"
          }
        },
        "addr_adder.dsp_inst.O": {
          "hide_name": 0,
          "bits": [ 1765, 1766, 1767, 1768, 1769, 1770, 1771, 1772, 1773, 1774, 1775, 1776, 1777, 1778, 1779, 1780, 1781, 1782, 1783, 1784, 1785, 1786, 1787, 1788, 1789, 1790, 1791, 1792, 1793, 1794, 1795, 1796 ],
          "attributes": {
            "src": "verilog/cpu.v:315.12-319.4|verilog/adder.v:9.12-14.6|verilog/dsp_adder.v:13.17-13.18"
          }
        },
        "addr_adder.dsp_inst.carry_out": {
          "hide_name": 0,
          "bits": [ 2665 ],
          "attributes": {
            "src": "verilog/cpu.v:315.12-319.4|verilog/adder.v:9.12-14.6|verilog/dsp_adder.v:6.12-6.21"
          }
        },
        "addr_adder.dsp_inst.input1": {
          "hide_name": 0,
          "bits": [ 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698 ],
          "attributes": {
            "src": "verilog/cpu.v:315.12-319.4|verilog/adder.v:9.12-14.6|verilog/dsp_adder.v:2.18-2.24"
          }
        },
        "addr_adder.dsp_inst.input2": {
          "hide_name": 0,
          "bits": [ 1314, 1315, 1316, 1317, 1318, 1319, 1320, 1321, 1322, 1323, 1324, 1325, 1326, 1327, 1328, 1329, 1330, 1331, 1332, 1333, 1334, 1335, 1336, 1337, 1338, 1339, 1340, 1341, 1342, 1343, 1344, 1345 ],
          "attributes": {
            "src": "verilog/cpu.v:315.12-319.4|verilog/adder.v:9.12-14.6|verilog/dsp_adder.v:3.18-3.24"
          }
        },
        "addr_adder.dsp_inst.is_sub": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "verilog/cpu.v:315.12-319.4|verilog/adder.v:9.12-14.6|verilog/dsp_adder.v:4.11-4.17"
          }
        },
        "addr_adder.dsp_inst.out": {
          "hide_name": 0,
          "bits": [ 1765, 1766, 1767, 1768, 1769, 1770, 1771, 1772, 1773, 1774, 1775, 1776, 1777, 1778, 1779, 1780, 1781, 1782, 1783, 1784, 1785, 1786, 1787, 1788, 1789, 1790, 1791, 1792, 1793, 1794, 1795, 1796 ],
          "attributes": {
            "src": "verilog/cpu.v:315.12-319.4|verilog/adder.v:9.12-14.6|verilog/dsp_adder.v:5.19-5.22"
          }
        },
        "addr_adder.input1": {
          "hide_name": 0,
          "bits": [ 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698 ],
          "attributes": {
            "src": "verilog/cpu.v:315.12-319.4|verilog/adder.v:4.18-4.24"
          }
        },
        "addr_adder.input2": {
          "hide_name": 0,
          "bits": [ 1314, 1315, 1316, 1317, 1318, 1319, 1320, 1321, 1322, 1323, 1324, 1325, 1326, 1327, 1328, 1329, 1330, 1331, 1332, 1333, 1334, 1335, 1336, 1337, 1338, 1339, 1340, 1341, 1342, 1343, 1344, 1345 ],
          "attributes": {
            "src": "verilog/cpu.v:315.12-319.4|verilog/adder.v:5.18-5.24"
          }
        },
        "addr_adder.out": {
          "hide_name": 0,
          "bits": [ 1765, 1766, 1767, 1768, 1769, 1770, 1771, 1772, 1773, 1774, 1775, 1776, 1777, 1778, 1779, 1780, 1781, 1782, 1783, 1784, 1785, 1786, 1787, 1788, 1789, 1790, 1791, 1792, 1793, 1794, 1795, 1796 ],
          "attributes": {
            "src": "verilog/cpu.v:315.12-319.4|verilog/adder.v:6.19-6.22"
          }
        },
        "addr_adder_mux.input0": {
          "hide_name": 0,
          "bits": [ 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633 ],
          "attributes": {
            "src": "verilog/cpu.v:308.10-313.4|verilog/mux2to1.v:46.24-46.30"
          }
        },
        "addr_adder_mux.input1": {
          "hide_name": 0,
          "bits": [ 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665 ],
          "attributes": {
            "src": "verilog/cpu.v:308.10-313.4|verilog/mux2to1.v:47.24-47.30"
          }
        },
        "addr_adder_mux.out": {
          "hide_name": 0,
          "bits": [ 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698 ],
          "attributes": {
            "src": "verilog/cpu.v:308.10-313.4|verilog/mux2to1.v:49.24-49.27"
          }
        },
        "addr_adder_mux.select": {
          "hide_name": 0,
          "bits": [ 666 ],
          "attributes": {
            "src": "verilog/cpu.v:308.10-313.4|verilog/mux2to1.v:48.24-48.30"
          }
        },
        "addr_adder_mux_out": {
          "hide_name": 0,
          "bits": [ 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698 ],
          "attributes": {
            "src": "verilog/cpu.v:111.15-111.33"
          }
        },
        "addr_adder_sum": {
          "hide_name": 0,
          "bits": [ 1765, 1766, 1767, 1768, 1769, 1770, 1771, 1772, 1773, 1774, 1775, 1776, 1777, 1778, 1779, 1780, 1781, 1782, 1783, 1784, 1785, 1786, 1787, 1788, 1789, 1790, 1791, 1792, 1793, 1794, 1795, 1796 ],
          "attributes": {
            "src": "verilog/cpu.v:113.15-113.29"
          }
        },
        "alu_branch_enable": {
          "hide_name": 0,
          "bits": [ 1043 ],
          "attributes": {
            "src": "verilog/cpu.v:115.9-115.26"
          }
        },
        "alu_control.ALUCtl": {
          "hide_name": 0,
          "bits": [ 782, 783, 784, 785, 786, 787, 788 ],
          "attributes": {
            "init": "0000000",
            "src": "verilog/cpu.v:243.13-247.4|verilog/alu_control.v:55.19-55.25"
          }
        },
        "alu_control.FuncCode": {
          "hide_name": 0,
          "bits": [ 721, 722, 170, 723 ],
          "attributes": {
            "src": "verilog/cpu.v:243.13-247.4|verilog/alu_control.v:53.15-53.23"
          }
        },
        "alu_control.Opcode": {
          "hide_name": 0,
          "bits": [ 789, 790, 791, 792, 793, 794, 795 ],
          "attributes": {
            "src": "verilog/cpu.v:243.13-247.4|verilog/alu_control.v:54.15-54.21"
          }
        },
        "alu_ctl": {
          "hide_name": 0,
          "bits": [ 782, 783, 784, 785, 786, 787, 788 ],
          "attributes": {
            "src": "verilog/cpu.v:114.14-114.21"
          }
        },
        "alu_main.A": {
          "hide_name": 0,
          "bits": [ 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665 ],
          "attributes": {
            "src": "verilog/cpu.v:328.6-334.4|verilog/alu.v:59.16-59.17"
          }
        },
        "alu_main.ALUOut": {
          "hide_name": 0,
          "bits": [ 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 951, 952, 953, 954, 955, 956, 957, 958, 959, 960, 961, 962, 963, 964, 965, 894 ],
          "attributes": {
            "init": "00000000000000000000000000000000",
            "src": "verilog/cpu.v:328.6-334.4|verilog/alu.v:61.20-61.26"
          }
        },
        "alu_main.ALUctl": {
          "hide_name": 0,
          "bits": [ 1246, 1247, 1248, 1249, 1044, 1045, 1046 ],
          "attributes": {
            "src": "verilog/cpu.v:328.6-334.4|verilog/alu.v:58.15-58.21"
          }
        },
        "alu_main.B": {
          "hide_name": 0,
          "bits": [ 831, 832, 833, 834, 835, 836, 837, 838, 839, 840, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 797 ],
          "attributes": {
            "src": "verilog/cpu.v:328.6-334.4|verilog/alu.v:60.16-60.17"
          }
        },
        "alu_main.Branch_Enable": {
          "hide_name": 0,
          "bits": [ 1043 ],
          "attributes": {
            "init": "0",
            "src": "verilog/cpu.v:328.6-334.4|verilog/alu.v:62.14-62.27"
          }
        },
        "alu_main.adder_ci": {
          "hide_name": 0,
          "bits": [ 969 ],
          "attributes": {
            "src": "verilog/cpu.v:328.6-334.4|verilog/alu.v:71.7-71.15"
          }
        },
        "alu_main.adder_output": {
          "hide_name": 0,
          "bits": [ 1207, 1208, 1209, 1210, 1211, 1212, 1213, 1214, 1215, 1216, 1217, 1218, 1219, 1220, 1221, 1222, 1223, 1224, 1225, 1226, 1227, 1228, 1229, 1230, 1231, 1232, 1233, 1234, 1235, 1236, 1237, 1238 ],
          "attributes": {
            "src": "verilog/cpu.v:328.6-334.4|verilog/alu.v:73.14-73.26"
          }
        },
        "alu_main.alu_full_adder.carry_in": {
          "hide_name": 0,
          "bits": [ 969 ],
          "attributes": {
            "src": "verilog/cpu.v:328.6-334.4|verilog/alu.v:85.16-90.6|verilog/adder.v:29.9-29.17"
          }
        },
        "alu_main.alu_full_adder.input1": {
          "hide_name": 0,
          "bits": [ 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665 ],
          "attributes": {
            "src": "verilog/cpu.v:328.6-334.4|verilog/alu.v:85.16-90.6|verilog/adder.v:30.15-30.21"
          }
        },
        "alu_main.alu_full_adder.input2": {
          "hide_name": 0,
          "bits": [ 1250, 1251, 1252, 1253, 1254, 1255, 1256, 1257, 1258, 1259, 1260, 1261, 1262, 1263, 1264, 1265, 1266, 1267, 1268, 1269, 1270, 1271, 1272, 1273, 1274, 1275, 1276, 1277, 1278, 1279, 1280, 1281 ],
          "attributes": {
            "src": "verilog/cpu.v:328.6-334.4|verilog/alu.v:85.16-90.6|verilog/adder.v:31.15-31.21"
          }
        },
        "alu_main.alu_full_adder.out": {
          "hide_name": 0,
          "bits": [ 1207, 1208, 1209, 1210, 1211, 1212, 1213, 1214, 1215, 1216, 1217, 1218, 1219, 1220, 1221, 1222, 1223, 1224, 1225, 1226, 1227, 1228, 1229, 1230, 1231, 1232, 1233, 1234, 1235, 1236, 1237, 1238 ],
          "attributes": {
            "src": "verilog/cpu.v:328.6-334.4|verilog/alu.v:85.16-90.6|verilog/adder.v:32.16-32.19"
          }
        },
        "alu_main.input2": {
          "hide_name": 0,
          "bits": [ 1250, 1251, 1252, 1253, 1254, 1255, 1256, 1257, 1258, 1259, 1260, 1261, 1262, 1263, 1264, 1265, 1266, 1267, 1268, 1269, 1270, 1271, 1272, 1273, 1274, 1275, 1276, 1277, 1278, 1279, 1280, 1281 ],
          "attributes": {
            "src": "verilog/cpu.v:328.6-334.4|verilog/alu.v:72.14-72.20"
          }
        },
        "alu_main.unsigned_lt": {
          "hide_name": 0,
          "bits": [ 971 ],
          "attributes": {
            "src": "verilog/cpu.v:328.6-334.4|verilog/alu.v:162.3-162.14"
          }
        },
        "alu_mux.input0": {
          "hide_name": 0,
          "bits": [ 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162 ],
          "attributes": {
            "src": "verilog/cpu.v:321.10-326.4|verilog/mux2to1.v:46.24-46.30"
          }
        },
        "alu_mux.input1": {
          "hide_name": 0,
          "bits": [ 1314, 1315, 1316, 1317, 1318, 1319, 1320, 1321, 1322, 1323, 1324, 1325, 1326, 1327, 1328, 1329, 1330, 1331, 1332, 1333, 1334, 1335, 1336, 1337, 1338, 1339, 1340, 1341, 1342, 1343, 1344, 1345 ],
          "attributes": {
            "src": "verilog/cpu.v:321.10-326.4|verilog/mux2to1.v:47.24-47.30"
          }
        },
        "alu_mux.out": {
          "hide_name": 0,
          "bits": [ 831, 832, 833, 834, 835, 836, 837, 838, 839, 840, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 797 ],
          "attributes": {
            "src": "verilog/cpu.v:321.10-326.4|verilog/mux2to1.v:49.24-49.27"
          }
        },
        "alu_mux.select": {
          "hide_name": 0,
          "bits": [ 1346 ],
          "attributes": {
            "src": "verilog/cpu.v:321.10-326.4|verilog/mux2to1.v:48.24-48.30"
          }
        },
        "alu_mux_out": {
          "hide_name": 0,
          "bits": [ 831, 832, 833, 834, 835, 836, 837, 838, 839, 840, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 797 ],
          "attributes": {
            "src": "verilog/cpu.v:112.15-112.26"
          }
        },
        "alu_result": {
          "hide_name": 0,
          "bits": [ 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 951, 952, 953, 954, 955, 956, 957, 958, 959, 960, 961, 962, 963, 964, 965, 894 ],
          "attributes": {
            "src": "verilog/cpu.v:116.15-116.25"
          }
        },
        "auipc_mux.input0": {
          "hide_name": 0,
          "bits": [ 1347, 1348, 1349, 1350, 1351, 1352, 1353, 1354, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1374, 1375, 1376, 1377, 1378 ],
          "attributes": {
            "src": "verilog/cpu.v:361.10-366.4|verilog/mux2to1.v:46.24-46.30"
          }
        },
        "auipc_mux.input1": {
          "hide_name": 0,
          "bits": [ 1379, 1380, 1381, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1402, 1403, 1404, 1405, 1406, 1407, 1408, 1409, 1410 ],
          "attributes": {
            "src": "verilog/cpu.v:361.10-366.4|verilog/mux2to1.v:47.24-47.30"
          }
        },
        "auipc_mux.out": {
          "hide_name": 0,
          "bits": [ 1412, 1413, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443 ],
          "attributes": {
            "src": "verilog/cpu.v:361.10-366.4|verilog/mux2to1.v:49.24-49.27"
          }
        },
        "auipc_mux.select": {
          "hide_name": 0,
          "bits": [ 1411 ],
          "attributes": {
            "src": "verilog/cpu.v:361.10-366.4|verilog/mux2to1.v:48.24-48.30"
          }
        },
        "auipc_mux_out": {
          "hide_name": 0,
          "bits": [ 1412, 1413, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443 ],
          "attributes": {
            "src": "verilog/cpu.v:122.15-122.28"
          }
        },
        "branch_decide.Branch": {
          "hide_name": 0,
          "bits": [ 1447 ],
          "attributes": {
            "src": "verilog/cpu.v:351.18-359.4|verilog/branch_decide.v:48.8-48.14"
          }
        },
        "branch_decide.Branch_Enable": {
          "hide_name": 0,
          "bits": [ 1448 ],
          "attributes": {
            "src": "verilog/cpu.v:351.18-359.4|verilog/branch_decide.v:50.8-50.21"
          }
        },
        "branch_decide.Branch_Jump_Trigger": {
          "hide_name": 0,
          "bits": [ 172 ],
          "attributes": {
            "src": "verilog/cpu.v:351.18-359.4|verilog/branch_decide.v:54.9-54.28"
          }
        },
        "branch_decide.Decision": {
          "hide_name": 0,
          "bits": [ 1445 ],
          "attributes": {
            "src": "verilog/cpu.v:351.18-359.4|verilog/branch_decide.v:53.9-53.17"
          }
        },
        "branch_decide.Jump": {
          "hide_name": 0,
          "bits": [ 1451 ],
          "attributes": {
            "src": "verilog/cpu.v:351.18-359.4|verilog/branch_decide.v:51.8-51.12"
          }
        },
        "branch_decide.Mispredict": {
          "hide_name": 0,
          "bits": [ 173 ],
          "attributes": {
            "src": "verilog/cpu.v:351.18-359.4|verilog/branch_decide.v:52.9-52.19"
          }
        },
        "branch_decide.Predicted": {
          "hide_name": 0,
          "bits": [ 1449 ],
          "attributes": {
            "src": "verilog/cpu.v:351.18-359.4|verilog/branch_decide.v:49.8-49.17"
          }
        },
        "branch_predictor_FSM.actual_branch_decision": {
          "hide_name": 0,
          "bits": [ 1445 ],
          "attributes": {
            "src": "verilog/cpu.v:452.19-461.4|verilog/branch_predictor.v:58.9-58.31"
          }
        },
        "branch_predictor_FSM.branch_addr": {
          "hide_name": 0,
          "bits": [ 1516, 1517, 1518, 1519, 1520, 1521, 1522, 1523, 1524, 1525, 1526, 1527, 1528, 1529, 1530, 1531, 1532, 1533, 1534, 1535, 1536, 1537, 1538, 1539, 1540, 1541, 1542, 1543, 1544, 1545, 1546, 1547 ],
          "attributes": {
            "src": "verilog/cpu.v:452.19-461.4|verilog/branch_predictor.v:67.16-67.27"
          }
        },
        "branch_predictor_FSM.branch_decode_sig": {
          "hide_name": 0,
          "bits": [ 1556 ],
          "attributes": {
            "src": "verilog/cpu.v:452.19-461.4|verilog/branch_predictor.v:59.9-59.26"
          }
        },
        "branch_predictor_FSM.branch_mem_sig": {
          "hide_name": 0,
          "bits": [ 1447 ],
          "attributes": {
            "src": "verilog/cpu.v:452.19-461.4|verilog/branch_predictor.v:60.9-60.23"
          }
        },
        "branch_predictor_FSM.branch_mem_sig_reg": {
          "hide_name": 0,
          "bits": [ 1563 ],
          "attributes": {
            "init": "0",
            "src": "verilog/cpu.v:452.19-461.4|verilog/branch_predictor.v:75.7-75.25"
          }
        },
        "branch_predictor_FSM.clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "verilog/cpu.v:452.19-461.4|verilog/branch_predictor.v:57.9-57.12"
          }
        },
        "branch_predictor_FSM.in_addr": {
          "hide_name": 0,
          "bits": [ 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483 ],
          "attributes": {
            "src": "verilog/cpu.v:452.19-461.4|verilog/branch_predictor.v:61.15-61.22"
          }
        },
        "branch_predictor_FSM.offset": {
          "hide_name": 0,
          "bits": [ 1484, 1485, 1486, 1487, 1488, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497, 1498, 1499, 1500, 1501, 1502, 1503, 1504, 1505, 1506, 1507, 1508, 1509, 1510, 1511, 1512, 1513, 1514, 1515 ],
          "attributes": {
            "src": "verilog/cpu.v:452.19-461.4|verilog/branch_predictor.v:62.15-62.21"
          }
        },
        "branch_predictor_FSM.prediction": {
          "hide_name": 0,
          "bits": [ 175 ],
          "attributes": {
            "src": "verilog/cpu.v:452.19-461.4|verilog/branch_predictor.v:68.10-68.20"
          }
        },
        "branch_predictor_FSM.s": {
          "hide_name": 0,
          "bits": [ 1549, 1548 ],
          "attributes": {
            "init": "00",
            "src": "verilog/cpu.v:452.19-461.4|verilog/branch_predictor.v:73.12-73.13"
          }
        },
        "branch_predictor_addr": {
          "hide_name": 0,
          "bits": [ 1516, 1517, 1518, 1519, 1520, 1521, 1522, 1523, 1524, 1525, 1526, 1527, 1528, 1529, 1530, 1531, 1532, 1533, 1534, 1535, 1536, 1537, 1538, 1539, 1540, 1541, 1542, 1543, 1544, 1545, 1546, 1547 ],
          "attributes": {
            "src": "verilog/cpu.v:148.15-148.36"
          }
        },
        "branch_predictor_mux.input0": {
          "hide_name": 0,
          "bits": [ 1564, 1565, 1566, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577, 1578, 1579, 1580, 1581, 1582, 1583, 1584, 1585, 1586, 1587, 1588, 1589, 1590, 1591, 1592, 1593, 1594, 1595 ],
          "attributes": {
            "src": "verilog/cpu.v:463.10-468.4|verilog/mux2to1.v:46.24-46.30"
          }
        },
        "branch_predictor_mux.input1": {
          "hide_name": 0,
          "bits": [ 1516, 1517, 1518, 1519, 1520, 1521, 1522, 1523, 1524, 1525, 1526, 1527, 1528, 1529, 1530, 1531, 1532, 1533, 1534, 1535, 1536, 1537, 1538, 1539, 1540, 1541, 1542, 1543, 1544, 1545, 1546, 1547 ],
          "attributes": {
            "src": "verilog/cpu.v:463.10-468.4|verilog/mux2to1.v:47.24-47.30"
          }
        },
        "branch_predictor_mux.out": {
          "hide_name": 0,
          "bits": [ 1596, 1597, 1598, 1599, 1600, 1601, 1602, 1603, 1604, 1605, 1606, 1607, 1608, 1609, 1610, 1611, 1612, 1613, 1614, 1615, 1616, 1617, 1618, 1619, 1620, 1621, 1622, 1623, 1624, 1625, 1626, 1627 ],
          "attributes": {
            "src": "verilog/cpu.v:463.10-468.4|verilog/mux2to1.v:49.24-49.27"
          }
        },
        "branch_predictor_mux.select": {
          "hide_name": 0,
          "bits": [ 175 ],
          "attributes": {
            "src": "verilog/cpu.v:463.10-468.4|verilog/mux2to1.v:48.24-48.30"
          }
        },
        "branch_predictor_mux_out": {
          "hide_name": 0,
          "bits": [ 1596, 1597, 1598, 1599, 1600, 1601, 1602, 1603, 1604, 1605, 1606, 1607, 1608, 1609, 1610, 1611, 1612, 1613, 1614, 1615, 1616, 1617, 1618, 1619, 1620, 1621, 1622, 1623, 1624, 1625, 1626, 1627 ],
          "attributes": {
            "src": "verilog/cpu.v:150.15-150.39"
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "verilog/cpu.v:46.11-46.14"
          }
        },
        "cont_mux.input0": {
          "hide_name": 0,
          "bits": [ 1628, 1629, 1630, 169, 1631, 1632, 1633, 1634, 1635, 1636, 1637, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "verilog/cpu.v:220.10-225.4|verilog/mux2to1.v:46.24-46.30"
          }
        },
        "cont_mux.input1": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "verilog/cpu.v:220.10-225.4|verilog/mux2to1.v:47.24-47.30"
          }
        },
        "cont_mux.out": {
          "hide_name": 0,
          "bits": [ 1638, 1639, 1640, 1641, 1642, 1643, 1556, 1644, 1645, 1646, 1647, 1648, 1649, 1650, 1651, 1652, 1653, 1654, 1655, 1656, 1657, 1658, 1659, 1660, 1661, 1662, 1663, 1664, 1665, 1666, 1667, 1668 ],
          "attributes": {
            "src": "verilog/cpu.v:220.10-225.4|verilog/mux2to1.v:49.24-49.27",
            "unused_bits": "11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "cont_mux.select": {
          "hide_name": 0,
          "bits": [ 174 ],
          "attributes": {
            "src": "verilog/cpu.v:220.10-225.4|verilog/mux2to1.v:48.24-48.30"
          }
        },
        "cont_mux_out": {
          "hide_name": 0,
          "bits": [ 1638, 1639, 1640, 1641, 1642, 1643, 1556, 1644, 1645, 1646, 1647, 1648, 1649, 1650, 1651, 1652, 1653, 1654, 1655, 1656, 1657, 1658, 1659, 1660, 1661, 1662, 1663, 1664, 1665, 1666, 1667, 1668 ],
          "attributes": {
            "src": "verilog/cpu.v:96.15-96.27",
            "unused_bits": "11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "control_unit.ALUSrc": {
          "hide_name": 0,
          "bits": [ 1636 ],
          "attributes": {
            "src": "verilog/cpu.v:204.10-218.4|verilog/control_unit.v:59.56-59.62"
          }
        },
        "control_unit.Auipc": {
          "hide_name": 0,
          "bits": [ 1634 ],
          "attributes": {
            "src": "verilog/cpu.v:204.10-218.4|verilog/control_unit.v:59.81-59.86"
          }
        },
        "control_unit.Branch": {
          "hide_name": 0,
          "bits": [ 1633 ],
          "attributes": {
            "src": "verilog/cpu.v:204.10-218.4|verilog/control_unit.v:59.48-59.54"
          }
        },
        "control_unit.CSRR": {
          "hide_name": 0,
          "bits": [ 169 ],
          "attributes": {
            "src": "verilog/cpu.v:204.10-218.4|verilog/control_unit.v:59.95-59.99"
          }
        },
        "control_unit.Fence": {
          "hide_name": 0,
          "bits": [ 178 ],
          "attributes": {
            "src": "verilog/cpu.v:204.10-218.4|verilog/control_unit.v:59.88-59.93"
          }
        },
        "control_unit.Jalr": {
          "hide_name": 0,
          "bits": [ 1637 ],
          "attributes": {
            "src": "verilog/cpu.v:204.10-218.4|verilog/control_unit.v:59.70-59.74"
          }
        },
        "control_unit.Jump": {
          "hide_name": 0,
          "bits": [ 1628 ],
          "attributes": {
            "src": "verilog/cpu.v:204.10-218.4|verilog/control_unit.v:59.64-59.68"
          }
        },
        "control_unit.Lui": {
          "hide_name": 0,
          "bits": [ 1635 ],
          "attributes": {
            "src": "verilog/cpu.v:204.10-218.4|verilog/control_unit.v:59.76-59.79"
          }
        },
        "control_unit.MemRead": {
          "hide_name": 0,
          "bits": [ 1632 ],
          "attributes": {
            "src": "verilog/cpu.v:204.10-218.4|verilog/control_unit.v:59.39-59.46"
          }
        },
        "control_unit.MemWrite": {
          "hide_name": 0,
          "bits": [ 1631 ],
          "attributes": {
            "src": "verilog/cpu.v:204.10-218.4|verilog/control_unit.v:59.29-59.37"
          }
        },
        "control_unit.MemtoReg": {
          "hide_name": 0,
          "bits": [ 1629 ],
          "attributes": {
            "src": "verilog/cpu.v:204.10-218.4|verilog/control_unit.v:59.9-59.17"
          }
        },
        "control_unit.RegWrite": {
          "hide_name": 0,
          "bits": [ 1630 ],
          "attributes": {
            "src": "verilog/cpu.v:204.10-218.4|verilog/control_unit.v:59.19-59.27"
          }
        },
        "control_unit.opcode": {
          "hide_name": 0,
          "bits": [ 789, 790, 791, 792, 793, 794, 795 ],
          "attributes": {
            "src": "verilog/cpu.v:204.10-218.4|verilog/control_unit.v:58.14-58.20"
          }
        },
        "dataMemOut_fwd_mux.input0": {
          "hide_name": 0,
          "bits": [ 1347, 1348, 1349, 1350, 1351, 1352, 1353, 1354, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1374, 1375, 1376, 1377, 1378 ],
          "attributes": {
            "src": "verilog/cpu.v:444.10-449.4|verilog/mux2to1.v:46.24-46.30"
          }
        },
        "dataMemOut_fwd_mux.input1": {
          "hide_name": 0,
          "bits": [ 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98 ],
          "attributes": {
            "src": "verilog/cpu.v:444.10-449.4|verilog/mux2to1.v:47.24-47.30"
          }
        },
        "dataMemOut_fwd_mux.out": {
          "hide_name": 0,
          "bits": [ 1694, 1695, 1696, 1697, 1698, 1699, 1700, 1701, 1702, 1703, 1704, 1705, 1706, 1707, 1708, 1709, 1710, 1711, 1712, 1713, 1714, 1715, 1716, 1717, 1718, 1719, 1720, 1721, 1722, 1723, 1724, 1725 ],
          "attributes": {
            "src": "verilog/cpu.v:444.10-449.4|verilog/mux2to1.v:49.24-49.27"
          }
        },
        "dataMemOut_fwd_mux.select": {
          "hide_name": 0,
          "bits": [ 1693 ],
          "attributes": {
            "src": "verilog/cpu.v:444.10-449.4|verilog/mux2to1.v:48.24-48.30"
          }
        },
        "dataMemOut_fwd_mux_out": {
          "hide_name": 0,
          "bits": [ 1694, 1695, 1696, 1697, 1698, 1699, 1700, 1701, 1702, 1703, 1704, 1705, 1706, 1707, 1708, 1709, 1710, 1711, 1712, 1713, 1714, 1715, 1716, 1717, 1718, 1719, 1720, 1721, 1722, 1723, 1724, 1725 ],
          "attributes": {
            "src": "verilog/cpu.v:134.15-134.37"
          }
        },
        "dataMem_sign_mask": {
          "hide_name": 0,
          "bits": [ 1974, 1975, 1976, 1977 ],
          "attributes": {
            "src": "verilog/cpu.v:105.14-105.31"
          }
        },
        "data_mem_WrData": {
          "hide_name": 0,
          "bits": [ 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162 ],
          "attributes": {
            "src": "verilog/cpu.v:51.19-51.34"
          }
        },
        "data_mem_addr": {
          "hide_name": 0,
          "bits": [ 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130 ],
          "attributes": {
            "src": "verilog/cpu.v:50.19-50.32"
          }
        },
        "data_mem_memread": {
          "hide_name": 0,
          "bits": [ 164 ],
          "attributes": {
            "src": "verilog/cpu.v:53.19-53.35"
          }
        },
        "data_mem_memwrite": {
          "hide_name": 0,
          "bits": [ 163 ],
          "attributes": {
            "src": "verilog/cpu.v:52.19-52.36"
          }
        },
        "data_mem_out": {
          "hide_name": 0,
          "bits": [ 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98 ],
          "attributes": {
            "src": "verilog/cpu.v:49.19-49.31"
          }
        },
        "data_mem_sign_mask": {
          "hide_name": 0,
          "bits": [ 165, 166, 167, 168 ],
          "attributes": {
            "src": "verilog/cpu.v:54.19-54.37"
          }
        },
        "decode_ctrl_mux_sel": {
          "hide_name": 0,
          "bits": [ 174 ],
          "attributes": {
            "src": "verilog/cpu.v:153.9-153.28"
          }
        },
        "ex_cont_mux.input0": {
          "hide_name": 0,
          "bits": [ 1726, 1727, 1728, 1729, 1730, 1731, 1732, 1733, 1734, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "verilog/cpu.v:301.10-306.4|verilog/mux2to1.v:46.24-46.30"
          }
        },
        "ex_cont_mux.input1": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "verilog/cpu.v:301.10-306.4|verilog/mux2to1.v:47.24-47.30"
          }
        },
        "ex_cont_mux.out": {
          "hide_name": 0,
          "bits": [ 1735, 1736, 1737, 1738, 163, 164, 1739, 1740, 1741, 1742, 1743, 1744, 1745, 1746, 1747, 1748, 1749, 1750, 1751, 1752, 1753, 1754, 1755, 1756, 1757, 1758, 1759, 1760, 1761, 1762, 1763, 1764 ],
          "attributes": {
            "src": "verilog/cpu.v:301.10-306.4|verilog/mux2to1.v:49.24-49.27",
            "unused_bits": "9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "ex_cont_mux.select": {
          "hide_name": 0,
          "bits": [ 172 ],
          "attributes": {
            "src": "verilog/cpu.v:301.10-306.4|verilog/mux2to1.v:48.24-48.30"
          }
        },
        "ex_cont_mux_out": {
          "hide_name": 0,
          "bits": [ 1735, 1736, 1737, 1738, 163, 164, 1739, 1740, 1741, 1742, 1743, 1744, 1745, 1746, 1747, 1748, 1749, 1750, 1751, 1752, 1753, 1754, 1755, 1756, 1757, 1758, 1759, 1760, 1761, 1762, 1763, 1764 ],
          "attributes": {
            "src": "verilog/cpu.v:110.15-110.30",
            "unused_bits": "9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "ex_mem_out": {
          "hide_name": 0,
          "bits": [ 1451, 1693, 1814, 1815, 1816, 1817, 1447, 1449, 1411, 1818, 1819, 1820, 1821, 1822, 1823, 1824, 1825, 1826, 1827, 1828, 1829, 1830, 1831, 1832, 1833, 1834, 1835, 1836, 1837, 1838, 1839, 1840, 1841, 1842, 1843, 1844, 1845, 1846, 1847, 1848, 1849, 1379, 1380, 1381, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1402, 1403, 1404, 1405, 1406, 1407, 1408, 1409, 1410, 1448, 1347, 1348, 1349, 1350, 1351, 1352, 1353, 1354, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1374, 1375, 1376, 1377, 1378, 1850, 1851, 1852, 1853, 1854, 1855, 1856, 1857, 1858, 1859, 1860, 1861, 1862, 1863, 1864, 1865, 1866, 1867, 1868, 1869, 1870, 1871, 1872, 1873, 1874, 1875, 1876, 1877, 1878, 1879, 1880, 1881, 1882, 1883, 1884, 1885, 1886, 1887, 1888, 1889, 1890, 1891, 1892, 1893, 1894, 1895, 1896, 1897, 1898 ],
          "attributes": {
            "src": "verilog/cpu.v:73.16-73.26",
            "unused_bits": "4 5 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40"
          }
        },
        "ex_mem_reg.clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "verilog/cpu.v:344.9-348.4|verilog/pipeline_registers.v:100.10-100.13"
          }
        },
        "ex_mem_reg.data_in": {
          "hide_name": 0,
          "bits": [ 1735, 1736, 1737, 1738, 163, 164, 1739, 1740, 1741, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 1765, 1766, 1767, 1768, 1769, 1770, 1771, 1772, 1773, 1774, 1775, 1776, 1777, 1778, 1779, 1780, 1781, 1782, 1783, 1784, 1785, 1786, 1787, 1788, 1789, 1790, 1791, 1792, 1793, 1794, 1795, 1796, 1043, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 1797, 1798, 1799, 1800, 1801, 1802, 1803, 1804, 1805, 1806, 1807, 1808, 1809, 1810, 1811, 1812, 1813 ],
          "attributes": {
            "src": "verilog/cpu.v:344.9-348.4|verilog/pipeline_registers.v:101.17-101.24"
          }
        },
        "ex_mem_reg.data_out": {
          "hide_name": 0,
          "bits": [ 1451, 1693, 1814, 1815, 1816, 1817, 1447, 1449, 1411, 1818, 1819, 1820, 1821, 1822, 1823, 1824, 1825, 1826, 1827, 1828, 1829, 1830, 1831, 1832, 1833, 1834, 1835, 1836, 1837, 1838, 1839, 1840, 1841, 1842, 1843, 1844, 1845, 1846, 1847, 1848, 1849, 1379, 1380, 1381, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1402, 1403, 1404, 1405, 1406, 1407, 1408, 1409, 1410, 1448, 1347, 1348, 1349, 1350, 1351, 1352, 1353, 1354, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1374, 1375, 1376, 1377, 1378, 1850, 1851, 1852, 1853, 1854, 1855, 1856, 1857, 1858, 1859, 1860, 1861, 1862, 1863, 1864, 1865, 1866, 1867, 1868, 1869, 1870, 1871, 1872, 1873, 1874, 1875, 1876, 1877, 1878, 1879, 1880, 1881, 1882, 1883, 1884, 1885, 1886, 1887, 1888, 1889, 1890, 1891, 1892, 1893, 1894, 1895, 1896, 1897, 1898 ],
          "attributes": {
            "init": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "src": "verilog/cpu.v:344.9-348.4|verilog/pipeline_registers.v:102.20-102.28",
            "unused_bits": "4 5 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40"
          }
        },
        "fence_mux.input0": {
          "hide_name": 0,
          "bits": [ 1899, 1900, 1901, 1902, 1903, 1904, 1905, 1906, 1907, 1908, 1909, 1910, 1911, 1912, 1913, 1914, 1915, 1916, 1917, 1918, 1919, 1920, 1921, 1922, 1923, 1924, 1925, 1926, 1927, 1928, 1929, 1930 ],
          "attributes": {
            "src": "verilog/cpu.v:185.10-190.4|verilog/mux2to1.v:46.24-46.30"
          }
        },
        "fence_mux.input1": {
          "hide_name": 0,
          "bits": [ 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34 ],
          "attributes": {
            "src": "verilog/cpu.v:185.10-190.4|verilog/mux2to1.v:47.24-47.30"
          }
        },
        "fence_mux.out": {
          "hide_name": 0,
          "bits": [ 1564, 1565, 1566, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577, 1578, 1579, 1580, 1581, 1582, 1583, 1584, 1585, 1586, 1587, 1588, 1589, 1590, 1591, 1592, 1593, 1594, 1595 ],
          "attributes": {
            "src": "verilog/cpu.v:185.10-190.4|verilog/mux2to1.v:49.24-49.27"
          }
        },
        "fence_mux.select": {
          "hide_name": 0,
          "bits": [ 178 ],
          "attributes": {
            "src": "verilog/cpu.v:185.10-190.4|verilog/mux2to1.v:48.24-48.30"
          }
        },
        "fence_mux_out": {
          "hide_name": 0,
          "bits": [ 1564, 1565, 1566, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577, 1578, 1579, 1580, 1581, 1582, 1583, 1584, 1585, 1586, 1587, 1588, 1589, 1590, 1591, 1592, 1593, 1594, 1595 ],
          "attributes": {
            "src": "verilog/cpu.v:66.15-66.28"
          }
        },
        "forwarding_unit.EX_CSRR_Addr": {
          "hide_name": 0,
          "bits": [ 1802, 1803, 1804, 1805, 1806, 1807, 1808, 1809, 1810, 1811, 1812, 1813 ],
          "attributes": {
            "src": "verilog/cpu.v:398.17-414.4|verilog/forwarding_unit.v:52.15-52.27"
          }
        },
        "forwarding_unit.MEM_CSRR": {
          "hide_name": 0,
          "bits": [ 1815 ],
          "attributes": {
            "src": "verilog/cpu.v:398.17-414.4|verilog/forwarding_unit.v:55.9-55.17"
          }
        },
        "forwarding_unit.MEM_CSRR_Addr": {
          "hide_name": 0,
          "bits": [ 1887, 1888, 1889, 1890, 1891, 1892, 1893, 1894, 1895, 1896, 1897, 1898 ],
          "attributes": {
            "src": "verilog/cpu.v:398.17-414.4|verilog/forwarding_unit.v:53.15-53.28"
          }
        },
        "forwarding_unit.MEM_RegWrite": {
          "hide_name": 0,
          "bits": [ 1814 ],
          "attributes": {
            "src": "verilog/cpu.v:398.17-414.4|verilog/forwarding_unit.v:50.9-50.21"
          }
        },
        "forwarding_unit.MEM_RegWriteAddr": {
          "hide_name": 0,
          "bits": [ 1882, 1883, 1884, 1885, 1886 ],
          "attributes": {
            "src": "verilog/cpu.v:398.17-414.4|verilog/forwarding_unit.v:48.14-48.30"
          }
        },
        "forwarding_unit.MEM_fwd1": {
          "hide_name": 0,
          "bits": [ 1970 ],
          "attributes": {
            "src": "verilog/cpu.v:398.17-414.4|verilog/forwarding_unit.v:57.10-57.18"
          }
        },
        "forwarding_unit.MEM_fwd2": {
          "hide_name": 0,
          "bits": [ 1971 ],
          "attributes": {
            "src": "verilog/cpu.v:398.17-414.4|verilog/forwarding_unit.v:58.10-58.18"
          }
        },
        "forwarding_unit.WB_CSRR": {
          "hide_name": 0,
          "bits": [ 377 ],
          "attributes": {
            "src": "verilog/cpu.v:398.17-414.4|verilog/forwarding_unit.v:56.9-56.16"
          }
        },
        "forwarding_unit.WB_CSRR_Addr": {
          "hide_name": 0,
          "bits": [ 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421 ],
          "attributes": {
            "src": "verilog/cpu.v:398.17-414.4|verilog/forwarding_unit.v:54.15-54.27"
          }
        },
        "forwarding_unit.WB_RegWrite": {
          "hide_name": 0,
          "bits": [ 1962 ],
          "attributes": {
            "src": "verilog/cpu.v:398.17-414.4|verilog/forwarding_unit.v:51.9-51.20"
          }
        },
        "forwarding_unit.WB_RegWriteAddr": {
          "hide_name": 0,
          "bits": [ 1944, 1945, 1946, 1947, 1948 ],
          "attributes": {
            "src": "verilog/cpu.v:398.17-414.4|verilog/forwarding_unit.v:49.14-49.29"
          }
        },
        "forwarding_unit.WB_fwd1": {
          "hide_name": 0,
          "bits": [ 1972 ],
          "attributes": {
            "src": "verilog/cpu.v:398.17-414.4|verilog/forwarding_unit.v:59.10-59.17"
          }
        },
        "forwarding_unit.WB_fwd2": {
          "hide_name": 0,
          "bits": [ 1973 ],
          "attributes": {
            "src": "verilog/cpu.v:398.17-414.4|verilog/forwarding_unit.v:60.10-60.17"
          }
        },
        "forwarding_unit.rs1": {
          "hide_name": 0,
          "bits": [ 1931, 1932, 1933, 1934, 1935 ],
          "attributes": {
            "src": "verilog/cpu.v:398.17-414.4|verilog/forwarding_unit.v:46.14-46.17"
          }
        },
        "forwarding_unit.rs2": {
          "hide_name": 0,
          "bits": [ 1937, 1938, 1939, 1940, 1941 ],
          "attributes": {
            "src": "verilog/cpu.v:398.17-414.4|verilog/forwarding_unit.v:47.14-47.17"
          }
        },
        "id_ex_out": {
          "hide_name": 0,
          "bits": [ 1726, 1727, 1728, 1729, 1730, 1731, 1732, 1733, 1734, 1989, 1346, 666, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 1990, 1991, 1992, 1993, 1994, 1995, 1996, 1997, 1998, 1999, 2000, 2001, 2002, 2003, 2004, 2005, 2006, 2007, 2008, 2009, 2010, 2011, 2012, 2013, 2014, 2015, 2016, 2017, 2018, 2019, 2020, 2021, 2022, 2023, 2024, 2025, 2026, 2027, 2028, 2029, 2030, 2031, 2032, 2033, 2034, 2035, 2036, 2037, 2038, 2039, 2040, 2041, 2042, 2043, 2044, 2045, 2046, 2047, 2048, 2049, 2050, 2051, 2052, 2053, 1314, 1315, 1316, 1317, 1318, 1319, 1320, 1321, 1322, 1323, 1324, 1325, 1326, 1327, 1328, 1329, 1330, 1331, 1332, 1333, 1334, 1335, 1336, 1337, 1338, 1339, 1340, 1341, 1342, 1343, 1344, 1345, 1246, 1247, 1248, 1249, 1044, 1045, 1046, 165, 166, 167, 168, 1797, 1798, 1799, 1800, 1801, 1931, 1932, 1933, 1934, 1935, 1937, 1938, 1939, 1940, 1941, 1802, 1803, 1804, 1805, 1806, 1807, 1808, 1809, 1810, 1811, 1812, 1813 ],
          "attributes": {
            "src": "verilog/cpu.v:72.16-72.25"
          }
        },
        "id_ex_reg.clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "verilog/cpu.v:294.8-298.4|verilog/pipeline_registers.v:73.10-73.13"
          }
        },
        "id_ex_reg.data_in": {
          "hide_name": 0,
          "bits": [ 1638, 1639, 1640, 1641, 1642, 1643, 1556, 175, 1644, 1645, 1646, 1647, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 1484, 1485, 1486, 1487, 1488, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497, 1498, 1499, 1500, 1501, 1502, 1503, 1504, 1505, 1506, 1507, 1508, 1509, 1510, 1511, 1512, 1513, 1514, 1515, 782, 783, 784, 785, 786, 787, 788, 1974, 1975, 1976, 1977, 1978, 1979, 1980, 1981, 1982, 459, 460, 461, 462, 463, 533, 534, 535, 536, 537, 528, 529, 530, 531, 532, 1983, 1984, 1985, 1986, 1987, 723, 1988 ],
          "attributes": {
            "src": "verilog/cpu.v:294.8-298.4|verilog/pipeline_registers.v:74.17-74.24"
          }
        },
        "id_ex_reg.data_out": {
          "hide_name": 0,
          "bits": [ 1726, 1727, 1728, 1729, 1730, 1731, 1732, 1733, 1734, 1989, 1346, 666, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 1990, 1991, 1992, 1993, 1994, 1995, 1996, 1997, 1998, 1999, 2000, 2001, 2002, 2003, 2004, 2005, 2006, 2007, 2008, 2009, 2010, 2011, 2012, 2013, 2014, 2015, 2016, 2017, 2018, 2019, 2020, 2021, 2022, 2023, 2024, 2025, 2026, 2027, 2028, 2029, 2030, 2031, 2032, 2033, 2034, 2035, 2036, 2037, 2038, 2039, 2040, 2041, 2042, 2043, 2044, 2045, 2046, 2047, 2048, 2049, 2050, 2051, 2052, 2053, 1314, 1315, 1316, 1317, 1318, 1319, 1320, 1321, 1322, 1323, 1324, 1325, 1326, 1327, 1328, 1329, 1330, 1331, 1332, 1333, 1334, 1335, 1336, 1337, 1338, 1339, 1340, 1341, 1342, 1343, 1344, 1345, 1246, 1247, 1248, 1249, 1044, 1045, 1046, 165, 166, 167, 168, 1797, 1798, 1799, 1800, 1801, 1931, 1932, 1933, 1934, 1935, 1937, 1938, 1939, 1940, 1941, 1802, 1803, 1804, 1805, 1806, 1807, 1808, 1809, 1810, 1811, 1812, 1813 ],
          "attributes": {
            "init": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "src": "verilog/cpu.v:294.8-298.4|verilog/pipeline_registers.v:75.20-75.28"
          }
        },
        "if_id_out": {
          "hide_name": 0,
          "bits": [ 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 789, 790, 791, 792, 793, 794, 795, 1978, 1979, 1980, 1981, 1982, 721, 722, 170, 454, 455, 456, 457, 458, 528, 529, 530, 531, 532, 1983, 1984, 1985, 1986, 1987, 723, 1988 ],
          "attributes": {
            "src": "verilog/cpu.v:71.15-71.24"
          }
        },
        "if_id_reg.clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "verilog/cpu.v:195.8-199.4|verilog/pipeline_registers.v:47.10-47.13"
          }
        },
        "if_id_reg.data_in": {
          "hide_name": 0,
          "bits": [ 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 2054, 2055, 2056, 2057, 2058, 2059, 2060, 2061, 2062, 2063, 2064, 2065, 2066, 2067, 2068, 2069, 2070, 2071, 2072, 2073, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191 ],
          "attributes": {
            "src": "verilog/cpu.v:195.8-199.4|verilog/pipeline_registers.v:48.16-48.23"
          }
        },
        "if_id_reg.data_out": {
          "hide_name": 0,
          "bits": [ 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 789, 790, 791, 792, 793, 794, 795, 1978, 1979, 1980, 1981, 1982, 721, 722, 170, 454, 455, 456, 457, 458, 528, 529, 530, 531, 532, 1983, 1984, 1985, 1986, 1987, 723, 1988 ],
          "attributes": {
            "init": "0000000000000000000000000000000000000000000000000000000000000000",
            "src": "verilog/cpu.v:195.8-199.4|verilog/pipeline_registers.v:49.19-49.27"
          }
        },
        "imm_out": {
          "hide_name": 0,
          "bits": [ 1484, 1485, 1486, 1487, 1488, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497, 1498, 1499, 1500, 1501, 1502, 1503, 1504, 1505, 1506, 1507, 1508, 1509, 1510, 1511, 1512, 1513, 1514, 1515 ],
          "attributes": {
            "src": "verilog/cpu.v:99.15-99.22"
          }
        },
        "immediate_generator.imm": {
          "hide_name": 0,
          "bits": [ 1484, 1485, 1486, 1487, 1488, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497, 1498, 1499, 1500, 1501, 1502, 1503, 1504, 1505, 1506, 1507, 1508, 1509, 1510, 1511, 1512, 1513, 1514, 1515 ],
          "attributes": {
            "init": "00000000000000000000000000000000",
            "src": "verilog/cpu.v:238.10-241.4|verilog/imm_gen.v:48.20-48.23"
          }
        },
        "immediate_generator.inst": {
          "hide_name": 0,
          "bits": [ 789, 790, 791, 792, 793, 794, 795, 1978, 1979, 1980, 1981, 1982, 721, 722, 170, 454, 455, 456, 457, 458, 528, 529, 530, 531, 532, 1983, 1984, 1985, 1986, 1987, 723, 1988 ],
          "attributes": {
            "src": "verilog/cpu.v:238.10-241.4|verilog/imm_gen.v:47.16-47.20"
          }
        },
        "inst_mem_in": {
          "hide_name": 0,
          "bits": [ 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34 ],
          "attributes": {
            "src": "verilog/cpu.v:47.19-47.30"
          }
        },
        "inst_mem_out": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66 ],
          "attributes": {
            "src": "verilog/cpu.v:48.19-48.31"
          }
        },
        "inst_mux.input0": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66 ],
          "attributes": {
            "src": "verilog/cpu.v:178.10-183.4|verilog/mux2to1.v:46.24-46.30"
          }
        },
        "inst_mux.input1": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "verilog/cpu.v:178.10-183.4|verilog/mux2to1.v:47.24-47.30"
          }
        },
        "inst_mux.out": {
          "hide_name": 0,
          "bits": [ 2054, 2055, 2056, 2057, 2058, 2059, 2060, 2061, 2062, 2063, 2064, 2065, 2066, 2067, 2068, 2069, 2070, 2071, 2072, 2073, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191 ],
          "attributes": {
            "src": "verilog/cpu.v:178.10-183.4|verilog/mux2to1.v:49.24-49.27"
          }
        },
        "inst_mux.select": {
          "hide_name": 0,
          "bits": [ 179 ],
          "attributes": {
            "src": "verilog/cpu.v:178.10-183.4|verilog/mux2to1.v:48.24-48.30"
          }
        },
        "inst_mux_out": {
          "hide_name": 0,
          "bits": [ 2054, 2055, 2056, 2057, 2058, 2059, 2060, 2061, 2062, 2063, 2064, 2065, 2066, 2067, 2068, 2069, 2070, 2071, 2072, 2073, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191 ],
          "attributes": {
            "src": "verilog/cpu.v:65.15-65.27"
          }
        },
        "inst_mux_sel": {
          "hide_name": 0,
          "bits": [ 179 ],
          "attributes": {
            "src": "verilog/cpu.v:154.9-154.21"
          }
        },
        "lui_mux.input0": {
          "hide_name": 0,
          "bits": [ 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 951, 952, 953, 954, 955, 956, 957, 958, 959, 960, 961, 962, 963, 964, 965, 894 ],
          "attributes": {
            "src": "verilog/cpu.v:336.10-341.4|verilog/mux2to1.v:46.24-46.30"
          }
        },
        "lui_mux.input1": {
          "hide_name": 0,
          "bits": [ 1314, 1315, 1316, 1317, 1318, 1319, 1320, 1321, 1322, 1323, 1324, 1325, 1326, 1327, 1328, 1329, 1330, 1331, 1332, 1333, 1334, 1335, 1336, 1337, 1338, 1339, 1340, 1341, 1342, 1343, 1344, 1345 ],
          "attributes": {
            "src": "verilog/cpu.v:336.10-341.4|verilog/mux2to1.v:47.24-47.30"
          }
        },
        "lui_mux.out": {
          "hide_name": 0,
          "bits": [ 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130 ],
          "attributes": {
            "src": "verilog/cpu.v:336.10-341.4|verilog/mux2to1.v:49.24-49.27"
          }
        },
        "lui_mux.select": {
          "hide_name": 0,
          "bits": [ 1989 ],
          "attributes": {
            "src": "verilog/cpu.v:336.10-341.4|verilog/mux2to1.v:48.24-48.30"
          }
        },
        "lui_result": {
          "hide_name": 0,
          "bits": [ 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130 ],
          "attributes": {
            "src": "verilog/cpu.v:117.15-117.25"
          }
        },
        "mem_csrr_mux.input0": {
          "hide_name": 0,
          "bits": [ 1412, 1413, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443 ],
          "attributes": {
            "src": "verilog/cpu.v:368.10-373.4|verilog/mux2to1.v:46.24-46.30"
          }
        },
        "mem_csrr_mux.input1": {
          "hide_name": 0,
          "bits": [ 1850, 1851, 1852, 1853, 1854, 1855, 1856, 1857, 1858, 1859, 1860, 1861, 1862, 1863, 1864, 1865, 1866, 1867, 1868, 1869, 1870, 1871, 1872, 1873, 1874, 1875, 1876, 1877, 1878, 1879, 1880, 1881 ],
          "attributes": {
            "src": "verilog/cpu.v:368.10-373.4|verilog/mux2to1.v:47.24-47.30"
          }
        },
        "mem_csrr_mux.out": {
          "hide_name": 0,
          "bits": [ 2081, 2082, 2083, 2084, 2085, 2086, 2087, 2088, 2089, 2090, 2091, 2092, 2093, 2094, 2095, 2096, 2097, 2098, 2099, 2100, 2101, 2102, 2103, 2104, 2105, 2106, 2107, 2108, 2109, 2110, 2111, 2112 ],
          "attributes": {
            "src": "verilog/cpu.v:368.10-373.4|verilog/mux2to1.v:49.24-49.27"
          }
        },
        "mem_csrr_mux.select": {
          "hide_name": 0,
          "bits": [ 1815 ],
          "attributes": {
            "src": "verilog/cpu.v:368.10-373.4|verilog/mux2to1.v:48.24-48.30"
          }
        },
        "mem_csrr_mux_out": {
          "hide_name": 0,
          "bits": [ 2081, 2082, 2083, 2084, 2085, 2086, 2087, 2088, 2089, 2090, 2091, 2092, 2093, 2094, 2095, 2096, 2097, 2098, 2099, 2100, 2101, 2102, 2103, 2104, 2105, 2106, 2107, 2108, 2109, 2110, 2111, 2112 ],
          "attributes": {
            "src": "verilog/cpu.v:123.15-123.31"
          }
        },
        "mem_fwd1_mux.input0": {
          "hide_name": 0,
          "bits": [ 1990, 1991, 1992, 1993, 1994, 1995, 1996, 1997, 1998, 1999, 2000, 2001, 2002, 2003, 2004, 2005, 2006, 2007, 2008, 2009, 2010, 2011, 2012, 2013, 2014, 2015, 2016, 2017, 2018, 2019, 2020, 2021 ],
          "attributes": {
            "src": "verilog/cpu.v:416.10-421.4|verilog/mux2to1.v:46.24-46.30"
          }
        },
        "mem_fwd1_mux.input1": {
          "hide_name": 0,
          "bits": [ 1694, 1695, 1696, 1697, 1698, 1699, 1700, 1701, 1702, 1703, 1704, 1705, 1706, 1707, 1708, 1709, 1710, 1711, 1712, 1713, 1714, 1715, 1716, 1717, 1718, 1719, 1720, 1721, 1722, 1723, 1724, 1725 ],
          "attributes": {
            "src": "verilog/cpu.v:416.10-421.4|verilog/mux2to1.v:47.24-47.30"
          }
        },
        "mem_fwd1_mux.out": {
          "hide_name": 0,
          "bits": [ 2113, 2114, 2115, 2116, 2117, 2118, 2119, 2120, 2121, 2122, 2123, 2124, 2125, 2126, 2127, 2128, 2129, 2130, 2131, 2132, 2133, 2134, 2135, 2136, 2137, 2138, 2139, 2140, 2141, 2142, 2143, 2144 ],
          "attributes": {
            "src": "verilog/cpu.v:416.10-421.4|verilog/mux2to1.v:49.24-49.27"
          }
        },
        "mem_fwd1_mux.select": {
          "hide_name": 0,
          "bits": [ 1970 ],
          "attributes": {
            "src": "verilog/cpu.v:416.10-421.4|verilog/mux2to1.v:48.24-48.30"
          }
        },
        "mem_fwd1_mux_out": {
          "hide_name": 0,
          "bits": [ 2113, 2114, 2115, 2116, 2117, 2118, 2119, 2120, 2121, 2122, 2123, 2124, 2125, 2126, 2127, 2128, 2129, 2130, 2131, 2132, 2133, 2134, 2135, 2136, 2137, 2138, 2139, 2140, 2141, 2142, 2143, 2144 ],
          "attributes": {
            "src": "verilog/cpu.v:135.15-135.31"
          }
        },
        "mem_fwd2_mux.input0": {
          "hide_name": 0,
          "bits": [ 2022, 2023, 2024, 2025, 2026, 2027, 2028, 2029, 2030, 2031, 2032, 2033, 2034, 2035, 2036, 2037, 2038, 2039, 2040, 2041, 2042, 2043, 2044, 2045, 2046, 2047, 2048, 2049, 2050, 2051, 2052, 2053 ],
          "attributes": {
            "src": "verilog/cpu.v:423.10-428.4|verilog/mux2to1.v:46.24-46.30"
          }
        },
        "mem_fwd2_mux.input1": {
          "hide_name": 0,
          "bits": [ 1694, 1695, 1696, 1697, 1698, 1699, 1700, 1701, 1702, 1703, 1704, 1705, 1706, 1707, 1708, 1709, 1710, 1711, 1712, 1713, 1714, 1715, 1716, 1717, 1718, 1719, 1720, 1721, 1722, 1723, 1724, 1725 ],
          "attributes": {
            "src": "verilog/cpu.v:423.10-428.4|verilog/mux2to1.v:47.24-47.30"
          }
        },
        "mem_fwd2_mux.out": {
          "hide_name": 0,
          "bits": [ 2145, 2146, 2147, 2148, 2149, 2150, 2151, 2152, 2153, 2154, 2155, 2156, 2157, 2158, 2159, 2160, 2161, 2162, 2163, 2164, 2165, 2166, 2167, 2168, 2169, 2170, 2171, 2172, 2173, 2174, 2175, 2176 ],
          "attributes": {
            "src": "verilog/cpu.v:423.10-428.4|verilog/mux2to1.v:49.24-49.27"
          }
        },
        "mem_fwd2_mux.select": {
          "hide_name": 0,
          "bits": [ 1971 ],
          "attributes": {
            "src": "verilog/cpu.v:423.10-428.4|verilog/mux2to1.v:48.24-48.30"
          }
        },
        "mem_fwd2_mux_out": {
          "hide_name": 0,
          "bits": [ 2145, 2146, 2147, 2148, 2149, 2150, 2151, 2152, 2153, 2154, 2155, 2156, 2157, 2158, 2159, 2160, 2161, 2162, 2163, 2164, 2165, 2166, 2167, 2168, 2169, 2170, 2171, 2172, 2173, 2174, 2175, 2176 ],
          "attributes": {
            "src": "verilog/cpu.v:136.15-136.31"
          }
        },
        "mem_regwb_mux.input0": {
          "hide_name": 0,
          "bits": [ 2081, 2082, 2083, 2084, 2085, 2086, 2087, 2088, 2089, 2090, 2091, 2092, 2093, 2094, 2095, 2096, 2097, 2098, 2099, 2100, 2101, 2102, 2103, 2104, 2105, 2106, 2107, 2108, 2109, 2110, 2111, 2112 ],
          "attributes": {
            "src": "verilog/cpu.v:479.10-484.4|verilog/mux2to1.v:46.24-46.30"
          }
        },
        "mem_regwb_mux.input1": {
          "hide_name": 0,
          "bits": [ 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98 ],
          "attributes": {
            "src": "verilog/cpu.v:479.10-484.4|verilog/mux2to1.v:47.24-47.30"
          }
        },
        "mem_regwb_mux.out": {
          "hide_name": 0,
          "bits": [ 2177, 2178, 2179, 2180, 2181, 2182, 2183, 2184, 2185, 2186, 2187, 2188, 2189, 2190, 2191, 2192, 2193, 2194, 2195, 2196, 2197, 2198, 2199, 2200, 2201, 2202, 2203, 2204, 2205, 2206, 2207, 2208 ],
          "attributes": {
            "src": "verilog/cpu.v:479.10-484.4|verilog/mux2to1.v:49.24-49.27"
          }
        },
        "mem_regwb_mux.select": {
          "hide_name": 0,
          "bits": [ 1693 ],
          "attributes": {
            "src": "verilog/cpu.v:479.10-484.4|verilog/mux2to1.v:48.24-48.30"
          }
        },
        "mem_regwb_mux_out": {
          "hide_name": 0,
          "bits": [ 2177, 2178, 2179, 2180, 2181, 2182, 2183, 2184, 2185, 2186, 2187, 2188, 2189, 2190, 2191, 2192, 2193, 2194, 2195, 2196, 2197, 2198, 2199, 2200, 2201, 2202, 2203, 2204, 2205, 2206, 2207, 2208 ],
          "attributes": {
            "src": "verilog/cpu.v:477.13-477.30"
          }
        },
        "mem_wb_out": {
          "hide_name": 0,
          "bits": [ 2209, 2210, 1962, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 2211, 2212, 2213, 2214, 2215, 2216, 2217, 2218, 2219, 2220, 2221, 2222, 2223, 2224, 2225, 2226, 2227, 2228, 2229, 2230, 2231, 2232, 2233, 2234, 2235, 2236, 2237, 2238, 2239, 2240, 2241, 2242, 2243, 2244, 2245, 2246, 2247, 2248, 2249, 2250, 2251, 2252, 2253, 2254, 2255, 2256, 2257, 2258, 2259, 2260, 2261, 2262, 2263, 2264, 2265, 2266, 2267, 2268, 2269, 2270, 2271, 2272, 2273, 2274, 1944, 1945, 1946, 1947, 1948, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421 ],
          "attributes": {
            "src": "verilog/cpu.v:74.16-74.26",
            "unused_bits": "0 "
          }
        },
        "mem_wb_reg.clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "verilog/cpu.v:376.9-380.4|verilog/pipeline_registers.v:127.10-127.13"
          }
        },
        "mem_wb_reg.data_in": {
          "hide_name": 0,
          "bits": [ 1451, 1693, 1814, 1815, 1347, 1348, 1349, 1350, 1351, 1352, 1353, 1354, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1374, 1375, 1376, 1377, 1378, 2081, 2082, 2083, 2084, 2085, 2086, 2087, 2088, 2089, 2090, 2091, 2092, 2093, 2094, 2095, 2096, 2097, 2098, 2099, 2100, 2101, 2102, 2103, 2104, 2105, 2106, 2107, 2108, 2109, 2110, 2111, 2112, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 1882, 1883, 1884, 1885, 1886, 1887, 1888, 1889, 1890, 1891, 1892, 1893, 1894, 1895, 1896, 1897, 1898 ],
          "attributes": {
            "src": "verilog/cpu.v:376.9-380.4|verilog/pipeline_registers.v:128.17-128.24"
          }
        },
        "mem_wb_reg.data_out": {
          "hide_name": 0,
          "bits": [ 2209, 2210, 1962, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 2211, 2212, 2213, 2214, 2215, 2216, 2217, 2218, 2219, 2220, 2221, 2222, 2223, 2224, 2225, 2226, 2227, 2228, 2229, 2230, 2231, 2232, 2233, 2234, 2235, 2236, 2237, 2238, 2239, 2240, 2241, 2242, 2243, 2244, 2245, 2246, 2247, 2248, 2249, 2250, 2251, 2252, 2253, 2254, 2255, 2256, 2257, 2258, 2259, 2260, 2261, 2262, 2263, 2264, 2265, 2266, 2267, 2268, 2269, 2270, 2271, 2272, 2273, 2274, 1944, 1945, 1946, 1947, 1948, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421 ],
          "attributes": {
            "init": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "src": "verilog/cpu.v:376.9-380.4|verilog/pipeline_registers.v:129.20-129.28",
            "unused_bits": "0 "
          }
        },
        "mfwd1": {
          "hide_name": 0,
          "bits": [ 1970 ],
          "attributes": {
            "src": "verilog/cpu.v:139.9-139.14"
          }
        },
        "mfwd2": {
          "hide_name": 0,
          "bits": [ 1971 ],
          "attributes": {
            "src": "verilog/cpu.v:140.9-140.14"
          }
        },
        "mistake_trigger": {
          "hide_name": 0,
          "bits": [ 173 ],
          "attributes": {
            "src": "verilog/cpu.v:152.9-152.24"
          }
        },
        "mistaken_branch_mux.input0": {
          "hide_name": 0,
          "bits": [ 1596, 1597, 1598, 1599, 1600, 1601, 1602, 1603, 1604, 1605, 1606, 1607, 1608, 1609, 1610, 1611, 1612, 1613, 1614, 1615, 1616, 1617, 1618, 1619, 1620, 1621, 1622, 1623, 1624, 1625, 1626, 1627 ],
          "attributes": {
            "src": "verilog/cpu.v:470.10-475.4|verilog/mux2to1.v:46.24-46.30"
          }
        },
        "mistaken_branch_mux.input1": {
          "hide_name": 0,
          "bits": [ 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633 ],
          "attributes": {
            "src": "verilog/cpu.v:470.10-475.4|verilog/mux2to1.v:47.24-47.30"
          }
        },
        "mistaken_branch_mux.out": {
          "hide_name": 0,
          "bits": [ 2275, 2276, 2277, 2278, 2279, 2280, 2281, 2282, 2283, 2284, 2285, 2286, 2287, 2288, 2289, 2290, 2291, 2292, 2293, 2294, 2295, 2296, 2297, 2298, 2299, 2300, 2301, 2302, 2303, 2304, 2305, 2306 ],
          "attributes": {
            "src": "verilog/cpu.v:470.10-475.4|verilog/mux2to1.v:49.24-49.27"
          }
        },
        "mistaken_branch_mux.select": {
          "hide_name": 0,
          "bits": [ 173 ],
          "attributes": {
            "src": "verilog/cpu.v:470.10-475.4|verilog/mux2to1.v:48.24-48.30"
          }
        },
        "pc_adder.O": {
          "hide_name": 0,
          "bits": [ 1899, 1900, 1901, 1902, 1903, 1904, 1905, 1906, 1907, 1908, 1909, 1910, 1911, 1912, 1913, 1914, 1915, 1916, 1917, 1918, 1919, 1920, 1921, 1922, 1923, 1924, 1925, 1926, 1927, 1928, 1929, 1930 ],
          "attributes": {
            "src": "verilog/cpu.v:166.12-170.4|verilog/adder.v:8.17-8.18"
          }
        },
        "pc_adder.dsp_inst.CO": {
          "hide_name": 0,
          "bits": [ 2666 ],
          "attributes": {
            "src": "verilog/cpu.v:166.12-170.4|verilog/adder.v:9.12-14.6|verilog/dsp_adder.v:14.10-14.12"
          }
        },
        "pc_adder.dsp_inst.O": {
          "hide_name": 0,
          "bits": [ 1899, 1900, 1901, 1902, 1903, 1904, 1905, 1906, 1907, 1908, 1909, 1910, 1911, 1912, 1913, 1914, 1915, 1916, 1917, 1918, 1919, 1920, 1921, 1922, 1923, 1924, 1925, 1926, 1927, 1928, 1929, 1930 ],
          "attributes": {
            "src": "verilog/cpu.v:166.12-170.4|verilog/adder.v:9.12-14.6|verilog/dsp_adder.v:13.17-13.18"
          }
        },
        "pc_adder.dsp_inst.carry_out": {
          "hide_name": 0,
          "bits": [ 2666 ],
          "attributes": {
            "src": "verilog/cpu.v:166.12-170.4|verilog/adder.v:9.12-14.6|verilog/dsp_adder.v:6.12-6.21"
          }
        },
        "pc_adder.dsp_inst.input1": {
          "hide_name": 0,
          "bits": [ "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "verilog/cpu.v:166.12-170.4|verilog/adder.v:9.12-14.6|verilog/dsp_adder.v:2.18-2.24"
          }
        },
        "pc_adder.dsp_inst.input2": {
          "hide_name": 0,
          "bits": [ 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34 ],
          "attributes": {
            "src": "verilog/cpu.v:166.12-170.4|verilog/adder.v:9.12-14.6|verilog/dsp_adder.v:3.18-3.24"
          }
        },
        "pc_adder.dsp_inst.is_sub": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "verilog/cpu.v:166.12-170.4|verilog/adder.v:9.12-14.6|verilog/dsp_adder.v:4.11-4.17"
          }
        },
        "pc_adder.dsp_inst.out": {
          "hide_name": 0,
          "bits": [ 1899, 1900, 1901, 1902, 1903, 1904, 1905, 1906, 1907, 1908, 1909, 1910, 1911, 1912, 1913, 1914, 1915, 1916, 1917, 1918, 1919, 1920, 1921, 1922, 1923, 1924, 1925, 1926, 1927, 1928, 1929, 1930 ],
          "attributes": {
            "src": "verilog/cpu.v:166.12-170.4|verilog/adder.v:9.12-14.6|verilog/dsp_adder.v:5.19-5.22"
          }
        },
        "pc_adder.input1": {
          "hide_name": 0,
          "bits": [ "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "verilog/cpu.v:166.12-170.4|verilog/adder.v:4.18-4.24"
          }
        },
        "pc_adder.input2": {
          "hide_name": 0,
          "bits": [ 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34 ],
          "attributes": {
            "src": "verilog/cpu.v:166.12-170.4|verilog/adder.v:5.18-5.24"
          }
        },
        "pc_adder.out": {
          "hide_name": 0,
          "bits": [ 1899, 1900, 1901, 1902, 1903, 1904, 1905, 1906, 1907, 1908, 1909, 1910, 1911, 1912, 1913, 1914, 1915, 1916, 1917, 1918, 1919, 1920, 1921, 1922, 1923, 1924, 1925, 1926, 1927, 1928, 1929, 1930 ],
          "attributes": {
            "src": "verilog/cpu.v:166.12-170.4|verilog/adder.v:6.19-6.22"
          }
        },
        "pc_adder_out": {
          "hide_name": 0,
          "bits": [ 1899, 1900, 1901, 1902, 1903, 1904, 1905, 1906, 1907, 1908, 1909, 1910, 1911, 1912, 1913, 1914, 1915, 1916, 1917, 1918, 1919, 1920, 1921, 1922, 1923, 1924, 1925, 1926, 1927, 1928, 1929, 1930 ],
          "attributes": {
            "src": "verilog/cpu.v:147.15-147.27"
          }
        },
        "pc_in": {
          "hide_name": 0,
          "bits": [ 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453 ],
          "attributes": {
            "src": "verilog/cpu.v:62.15-62.20"
          }
        },
        "pc_mux.input0": {
          "hide_name": 0,
          "bits": [ 2275, 2276, 2277, 2278, 2279, 2280, 2281, 2282, 2283, 2284, 2285, 2286, 2287, 2288, 2289, 2290, 2291, 2292, 2293, 2294, 2295, 2296, 2297, 2298, 2299, 2300, 2301, 2302, 2303, 2304, 2305, 2306 ],
          "attributes": {
            "src": "verilog/cpu.v:159.10-164.4|verilog/mux2to1.v:46.24-46.30"
          }
        },
        "pc_mux.input1": {
          "hide_name": 0,
          "bits": [ 1379, 1380, 1381, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1402, 1403, 1404, 1405, 1406, 1407, 1408, 1409, 1410 ],
          "attributes": {
            "src": "verilog/cpu.v:159.10-164.4|verilog/mux2to1.v:47.24-47.30"
          }
        },
        "pc_mux.out": {
          "hide_name": 0,
          "bits": [ 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453 ],
          "attributes": {
            "src": "verilog/cpu.v:159.10-164.4|verilog/mux2to1.v:49.24-49.27"
          }
        },
        "pc_mux.select": {
          "hide_name": 0,
          "bits": [ 172 ],
          "attributes": {
            "src": "verilog/cpu.v:159.10-164.4|verilog/mux2to1.v:48.24-48.30"
          }
        },
        "pc_mux0": {
          "hide_name": 0,
          "bits": [ 2275, 2276, 2277, 2278, 2279, 2280, 2281, 2282, 2283, 2284, 2285, 2286, 2287, 2288, 2289, 2290, 2291, 2292, 2293, 2294, 2295, 2296, 2297, 2298, 2299, 2300, 2301, 2302, 2303, 2304, 2305, 2306 ],
          "attributes": {
            "src": "verilog/cpu.v:61.15-61.22"
          }
        },
        "pc_out": {
          "hide_name": 0,
          "bits": [ 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34 ],
          "attributes": {
            "src": "verilog/cpu.v:63.15-63.21"
          }
        },
        "pcsrc": {
          "hide_name": 0,
          "bits": [ 172 ],
          "attributes": {
            "src": "verilog/cpu.v:64.9-64.14"
          }
        },
        "predict": {
          "hide_name": 0,
          "bits": [ 175 ],
          "attributes": {
            "src": "verilog/cpu.v:149.9-149.16"
          }
        },
        "rdValOut_CSR": {
          "hide_name": 0,
          "bits": [ 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331 ],
          "attributes": {
            "src": "verilog/cpu.v:104.15-104.27"
          }
        },
        "regA_out": {
          "hide_name": 0,
          "bits": [ 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495 ],
          "attributes": {
            "src": "verilog/cpu.v:97.15-97.23"
          }
        },
        "regB_out": {
          "hide_name": 0,
          "bits": [ 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569 ],
          "attributes": {
            "src": "verilog/cpu.v:98.15-98.23"
          }
        },
        "reg_dat_mux.input0": {
          "hide_name": 0,
          "bits": [ 2177, 2178, 2179, 2180, 2181, 2182, 2183, 2184, 2185, 2186, 2187, 2188, 2189, 2190, 2191, 2192, 2193, 2194, 2195, 2196, 2197, 2198, 2199, 2200, 2201, 2202, 2203, 2204, 2205, 2206, 2207, 2208 ],
          "attributes": {
            "src": "verilog/cpu.v:390.10-395.4|verilog/mux2to1.v:46.24-46.30"
          }
        },
        "reg_dat_mux.input1": {
          "hide_name": 0,
          "bits": [ 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633 ],
          "attributes": {
            "src": "verilog/cpu.v:390.10-395.4|verilog/mux2to1.v:47.24-47.30"
          }
        },
        "reg_dat_mux.out": {
          "hide_name": 0,
          "bits": [ 2307, 2308, 2309, 2310, 2311, 2312, 2313, 2314, 2315, 2316, 2317, 2318, 2319, 2320, 2321, 2322, 2323, 2324, 2325, 2326, 2327, 2328, 2329, 2330, 2331, 2332, 2333, 2334, 2335, 2336, 2337, 2338 ],
          "attributes": {
            "src": "verilog/cpu.v:390.10-395.4|verilog/mux2to1.v:49.24-49.27"
          }
        },
        "reg_dat_mux.select": {
          "hide_name": 0,
          "bits": [ 1451 ],
          "attributes": {
            "src": "verilog/cpu.v:390.10-395.4|verilog/mux2to1.v:48.24-48.30"
          }
        },
        "reg_dat_mux_out": {
          "hide_name": 0,
          "bits": [ 2307, 2308, 2309, 2310, 2311, 2312, 2313, 2314, 2315, 2316, 2317, 2318, 2319, 2320, 2321, 2322, 2323, 2324, 2325, 2326, 2327, 2328, 2329, 2330, 2331, 2332, 2333, 2334, 2335, 2336, 2337, 2338 ],
          "attributes": {
            "src": "verilog/cpu.v:129.15-129.30"
          }
        },
        "register_files.clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "verilog/cpu.v:227.10-236.4|verilog/register_file.v:48.9-48.12"
          }
        },
        "register_files.rdAddrA": {
          "hide_name": 0,
          "bits": [ 2069, 2070, 2071, 2072, 2073 ],
          "attributes": {
            "src": "verilog/cpu.v:227.10-236.4|verilog/register_file.v:52.14-52.21"
          }
        },
        "register_files.rdAddrA_buf": {
          "hide_name": 0,
          "bits": [ 2352, 2353, 2354, 2355, 2356 ],
          "attributes": {
            "src": "verilog/cpu.v:227.10-236.4|verilog/register_file.v:65.12-65.23"
          }
        },
        "register_files.rdAddrB": {
          "hide_name": 0,
          "bits": [ 180, 181, 182, 183, 184 ],
          "attributes": {
            "src": "verilog/cpu.v:227.10-236.4|verilog/register_file.v:54.14-54.21"
          }
        },
        "register_files.rdAddrB_buf": {
          "hide_name": 0,
          "bits": [ 2357, 2358, 2359, 2360, 2361 ],
          "attributes": {
            "src": "verilog/cpu.v:227.10-236.4|verilog/register_file.v:66.12-66.23"
          }
        },
        "register_files.rdDataA": {
          "hide_name": 0,
          "bits": [ 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495 ],
          "attributes": {
            "src": "verilog/cpu.v:227.10-236.4|verilog/register_file.v:53.16-53.23"
          }
        },
        "register_files.rdDataB": {
          "hide_name": 0,
          "bits": [ 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569 ],
          "attributes": {
            "src": "verilog/cpu.v:227.10-236.4|verilog/register_file.v:55.16-55.23"
          }
        },
        "register_files.regDatA": {
          "hide_name": 0,
          "bits": [ 2497, 2498, 2499, 2500, 2501, 2502, 2503, 2504, 2505, 2506, 2507, 2508, 2509, 2510, 2511, 2512, 2513, 2514, 2515, 2516, 2517, 2518, 2519, 2520, 2521, 2522, 2523, 2524, 2525, 2526, 2527, 2528 ],
          "attributes": {
            "src": "verilog/cpu.v:227.10-236.4|verilog/register_file.v:71.13-71.20"
          }
        },
        "register_files.regDatB": {
          "hide_name": 0,
          "bits": [ 2529, 2530, 2531, 2532, 2533, 2534, 2535, 2536, 2537, 2538, 2539, 2540, 2541, 2542, 2543, 2544, 2545, 2546, 2547, 2548, 2549, 2550, 2551, 2552, 2553, 2554, 2555, 2556, 2557, 2558, 2559, 2560 ],
          "attributes": {
            "src": "verilog/cpu.v:227.10-236.4|verilog/register_file.v:72.13-72.20"
          }
        },
        "register_files.wrAddr": {
          "hide_name": 0,
          "bits": [ 1882, 1883, 1884, 1885, 1886 ],
          "attributes": {
            "src": "verilog/cpu.v:227.10-236.4|verilog/register_file.v:50.14-50.20"
          }
        },
        "register_files.wrAddr_buf": {
          "hide_name": 0,
          "bits": [ 2347, 2348, 2349, 2350, 2351 ],
          "attributes": {
            "src": "verilog/cpu.v:227.10-236.4|verilog/register_file.v:73.12-73.22"
          }
        },
        "register_files.wrData": {
          "hide_name": 0,
          "bits": [ 2307, 2308, 2309, 2310, 2311, 2312, 2313, 2314, 2315, 2316, 2317, 2318, 2319, 2320, 2321, 2322, 2323, 2324, 2325, 2326, 2327, 2328, 2329, 2330, 2331, 2332, 2333, 2334, 2335, 2336, 2337, 2338 ],
          "attributes": {
            "src": "verilog/cpu.v:227.10-236.4|verilog/register_file.v:51.15-51.21"
          }
        },
        "register_files.wrData_buf": {
          "hide_name": 0,
          "bits": [ 2561, 2562, 2563, 2564, 2565, 2566, 2567, 2568, 2569, 2570, 2571, 2572, 2573, 2574, 2575, 2576, 2577, 2578, 2579, 2580, 2581, 2582, 2583, 2584, 2585, 2586, 2587, 2588, 2589, 2590, 2591, 2592 ],
          "attributes": {
            "src": "verilog/cpu.v:227.10-236.4|verilog/register_file.v:74.13-74.23"
          }
        },
        "register_files.write": {
          "hide_name": 0,
          "bits": [ 1814 ],
          "attributes": {
            "src": "verilog/cpu.v:227.10-236.4|verilog/register_file.v:49.9-49.14"
          }
        },
        "register_files.write_buf": {
          "hide_name": 0,
          "bits": [ 2340 ],
          "attributes": {
            "src": "verilog/cpu.v:227.10-236.4|verilog/register_file.v:75.7-75.16"
          }
        },
        "sign_mask_gen_inst.func3": {
          "hide_name": 0,
          "bits": [ 721, 722, 170 ],
          "attributes": {
            "src": "verilog/cpu.v:249.16-252.4|verilog/dataMem_mask_gen.v:46.14-46.19"
          }
        },
        "sign_mask_gen_inst.sign_mask": {
          "hide_name": 0,
          "bits": [ 1974, 1975, 1976, 1977 ],
          "attributes": {
            "src": "verilog/cpu.v:249.16-252.4|verilog/dataMem_mask_gen.v:47.15-47.24"
          }
        },
        "wb_fwd1_mux.input0": {
          "hide_name": 0,
          "bits": [ 2113, 2114, 2115, 2116, 2117, 2118, 2119, 2120, 2121, 2122, 2123, 2124, 2125, 2126, 2127, 2128, 2129, 2130, 2131, 2132, 2133, 2134, 2135, 2136, 2137, 2138, 2139, 2140, 2141, 2142, 2143, 2144 ],
          "attributes": {
            "src": "verilog/cpu.v:430.10-435.4|verilog/mux2to1.v:46.24-46.30"
          }
        },
        "wb_fwd1_mux.input1": {
          "hide_name": 0,
          "bits": [ 2633, 2634, 2635, 2636, 2637, 2638, 2639, 2640, 2641, 2642, 2643, 2644, 2645, 2646, 2647, 2648, 2649, 2650, 2651, 2652, 2653, 2654, 2655, 2656, 2657, 2658, 2659, 2660, 2661, 2662, 2663, 2664 ],
          "attributes": {
            "src": "verilog/cpu.v:430.10-435.4|verilog/mux2to1.v:47.24-47.30"
          }
        },
        "wb_fwd1_mux.out": {
          "hide_name": 0,
          "bits": [ 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665 ],
          "attributes": {
            "src": "verilog/cpu.v:430.10-435.4|verilog/mux2to1.v:49.24-49.27"
          }
        },
        "wb_fwd1_mux.select": {
          "hide_name": 0,
          "bits": [ 1972 ],
          "attributes": {
            "src": "verilog/cpu.v:430.10-435.4|verilog/mux2to1.v:48.24-48.30"
          }
        },
        "wb_fwd1_mux_out": {
          "hide_name": 0,
          "bits": [ 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665 ],
          "attributes": {
            "src": "verilog/cpu.v:137.15-137.30"
          }
        },
        "wb_fwd2_mux.input0": {
          "hide_name": 0,
          "bits": [ 2145, 2146, 2147, 2148, 2149, 2150, 2151, 2152, 2153, 2154, 2155, 2156, 2157, 2158, 2159, 2160, 2161, 2162, 2163, 2164, 2165, 2166, 2167, 2168, 2169, 2170, 2171, 2172, 2173, 2174, 2175, 2176 ],
          "attributes": {
            "src": "verilog/cpu.v:437.10-442.4|verilog/mux2to1.v:46.24-46.30"
          }
        },
        "wb_fwd2_mux.input1": {
          "hide_name": 0,
          "bits": [ 2633, 2634, 2635, 2636, 2637, 2638, 2639, 2640, 2641, 2642, 2643, 2644, 2645, 2646, 2647, 2648, 2649, 2650, 2651, 2652, 2653, 2654, 2655, 2656, 2657, 2658, 2659, 2660, 2661, 2662, 2663, 2664 ],
          "attributes": {
            "src": "verilog/cpu.v:437.10-442.4|verilog/mux2to1.v:47.24-47.30"
          }
        },
        "wb_fwd2_mux.out": {
          "hide_name": 0,
          "bits": [ 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162 ],
          "attributes": {
            "src": "verilog/cpu.v:437.10-442.4|verilog/mux2to1.v:49.24-49.27"
          }
        },
        "wb_fwd2_mux.select": {
          "hide_name": 0,
          "bits": [ 1973 ],
          "attributes": {
            "src": "verilog/cpu.v:437.10-442.4|verilog/mux2to1.v:48.24-48.30"
          }
        },
        "wb_fwd2_mux_out": {
          "hide_name": 0,
          "bits": [ 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162 ],
          "attributes": {
            "src": "verilog/cpu.v:138.15-138.30"
          }
        },
        "wb_mux.input0": {
          "hide_name": 0,
          "bits": [ 2211, 2212, 2213, 2214, 2215, 2216, 2217, 2218, 2219, 2220, 2221, 2222, 2223, 2224, 2225, 2226, 2227, 2228, 2229, 2230, 2231, 2232, 2233, 2234, 2235, 2236, 2237, 2238, 2239, 2240, 2241, 2242 ],
          "attributes": {
            "src": "verilog/cpu.v:383.10-388.4|verilog/mux2to1.v:46.24-46.30"
          }
        },
        "wb_mux.input1": {
          "hide_name": 0,
          "bits": [ 2243, 2244, 2245, 2246, 2247, 2248, 2249, 2250, 2251, 2252, 2253, 2254, 2255, 2256, 2257, 2258, 2259, 2260, 2261, 2262, 2263, 2264, 2265, 2266, 2267, 2268, 2269, 2270, 2271, 2272, 2273, 2274 ],
          "attributes": {
            "src": "verilog/cpu.v:383.10-388.4|verilog/mux2to1.v:47.24-47.30"
          }
        },
        "wb_mux.out": {
          "hide_name": 0,
          "bits": [ 2633, 2634, 2635, 2636, 2637, 2638, 2639, 2640, 2641, 2642, 2643, 2644, 2645, 2646, 2647, 2648, 2649, 2650, 2651, 2652, 2653, 2654, 2655, 2656, 2657, 2658, 2659, 2660, 2661, 2662, 2663, 2664 ],
          "attributes": {
            "src": "verilog/cpu.v:383.10-388.4|verilog/mux2to1.v:49.24-49.27"
          }
        },
        "wb_mux.select": {
          "hide_name": 0,
          "bits": [ 2210 ],
          "attributes": {
            "src": "verilog/cpu.v:383.10-388.4|verilog/mux2to1.v:48.24-48.30"
          }
        },
        "wb_mux_out": {
          "hide_name": 0,
          "bits": [ 2633, 2634, 2635, 2636, 2637, 2638, 2639, 2640, 2641, 2642, 2643, 2644, 2645, 2646, 2647, 2648, 2649, 2650, 2651, 2652, 2653, 2654, 2655, 2656, 2657, 2658, 2659, 2660, 2661, 2662, 2663, 2664 ],
          "attributes": {
            "src": "verilog/cpu.v:128.15-128.25"
          }
        },
        "wfwd1": {
          "hide_name": 0,
          "bits": [ 1972 ],
          "attributes": {
            "src": "verilog/cpu.v:141.9-141.14"
          }
        },
        "wfwd2": {
          "hide_name": 0,
          "bits": [ 1973 ],
          "attributes": {
            "src": "verilog/cpu.v:142.9-142.14"
          }
        }
      }
    }
  }
}
