-- ==============================================================
-- Generated by Vitis HLS v2023.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity pfb_block_decimator is
generic (
    C_M_AXI_GMEM_ADDR_WIDTH : INTEGER := 64;
    C_M_AXI_GMEM_ID_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_GMEM_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM_BUSER_WIDTH : INTEGER := 1;
    C_S_AXI_CONTROL_ADDR_WIDTH : INTEGER := 4;
    C_S_AXI_CONTROL_DATA_WIDTH : INTEGER := 32;
    C_S_AXI_CONTROL_R_ADDR_WIDTH : INTEGER := 5;
    C_S_AXI_CONTROL_R_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_GMEM_USER_VALUE : INTEGER := 0;
    C_M_AXI_GMEM_PROT_VALUE : INTEGER := 0;
    C_M_AXI_GMEM_CACHE_VALUE : INTEGER := 3 );
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    m_axi_gmem_AWVALID : OUT STD_LOGIC;
    m_axi_gmem_AWREADY : IN STD_LOGIC;
    m_axi_gmem_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_ADDR_WIDTH-1 downto 0);
    m_axi_gmem_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_ID_WIDTH-1 downto 0);
    m_axi_gmem_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_AWUSER_WIDTH-1 downto 0);
    m_axi_gmem_WVALID : OUT STD_LOGIC;
    m_axi_gmem_WREADY : IN STD_LOGIC;
    m_axi_gmem_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_DATA_WIDTH-1 downto 0);
    m_axi_gmem_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_DATA_WIDTH/8-1 downto 0);
    m_axi_gmem_WLAST : OUT STD_LOGIC;
    m_axi_gmem_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_ID_WIDTH-1 downto 0);
    m_axi_gmem_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_WUSER_WIDTH-1 downto 0);
    m_axi_gmem_ARVALID : OUT STD_LOGIC;
    m_axi_gmem_ARREADY : IN STD_LOGIC;
    m_axi_gmem_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_ADDR_WIDTH-1 downto 0);
    m_axi_gmem_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_ID_WIDTH-1 downto 0);
    m_axi_gmem_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_ARUSER_WIDTH-1 downto 0);
    m_axi_gmem_RVALID : IN STD_LOGIC;
    m_axi_gmem_RREADY : OUT STD_LOGIC;
    m_axi_gmem_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM_DATA_WIDTH-1 downto 0);
    m_axi_gmem_RLAST : IN STD_LOGIC;
    m_axi_gmem_RID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM_ID_WIDTH-1 downto 0);
    m_axi_gmem_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM_RUSER_WIDTH-1 downto 0);
    m_axi_gmem_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_BVALID : IN STD_LOGIC;
    m_axi_gmem_BREADY : OUT STD_LOGIC;
    m_axi_gmem_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_BID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM_ID_WIDTH-1 downto 0);
    m_axi_gmem_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM_BUSER_WIDTH-1 downto 0);
    in_data_TDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    in_data_TVALID : IN STD_LOGIC;
    in_data_TREADY : OUT STD_LOGIC;
    out_data_TDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_data_TVALID : OUT STD_LOGIC;
    out_data_TREADY : IN STD_LOGIC;
    s_axi_control_AWVALID : IN STD_LOGIC;
    s_axi_control_AWREADY : OUT STD_LOGIC;
    s_axi_control_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_WVALID : IN STD_LOGIC;
    s_axi_control_WREADY : OUT STD_LOGIC;
    s_axi_control_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH/8-1 downto 0);
    s_axi_control_ARVALID : IN STD_LOGIC;
    s_axi_control_ARREADY : OUT STD_LOGIC;
    s_axi_control_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_RVALID : OUT STD_LOGIC;
    s_axi_control_RREADY : IN STD_LOGIC;
    s_axi_control_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_control_BVALID : OUT STD_LOGIC;
    s_axi_control_BREADY : IN STD_LOGIC;
    s_axi_control_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    interrupt : OUT STD_LOGIC;
    s_axi_control_r_AWVALID : IN STD_LOGIC;
    s_axi_control_r_AWREADY : OUT STD_LOGIC;
    s_axi_control_r_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_R_ADDR_WIDTH-1 downto 0);
    s_axi_control_r_WVALID : IN STD_LOGIC;
    s_axi_control_r_WREADY : OUT STD_LOGIC;
    s_axi_control_r_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_R_DATA_WIDTH-1 downto 0);
    s_axi_control_r_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_R_DATA_WIDTH/8-1 downto 0);
    s_axi_control_r_ARVALID : IN STD_LOGIC;
    s_axi_control_r_ARREADY : OUT STD_LOGIC;
    s_axi_control_r_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_R_ADDR_WIDTH-1 downto 0);
    s_axi_control_r_RVALID : OUT STD_LOGIC;
    s_axi_control_r_RREADY : IN STD_LOGIC;
    s_axi_control_r_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_CONTROL_R_DATA_WIDTH-1 downto 0);
    s_axi_control_r_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_control_r_BVALID : OUT STD_LOGIC;
    s_axi_control_r_BREADY : IN STD_LOGIC;
    s_axi_control_r_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0) );
end;


architecture behav of pfb_block_decimator is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "pfb_block_decimator_pfb_block_decimator,hls_ip_2023_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z045-ffg900-2,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.300000,HLS_SYN_LAT=4148,HLS_SYN_TPT=none,HLS_SYN_MEM=15,HLS_SYN_DSP=0,HLS_SYN_FF=1563,HLS_SYN_LUT=2859,HLS_VERSION=2023_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (78 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (78 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (78 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (78 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (78 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (78 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (78 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (78 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (78 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (78 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (78 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (78 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (78 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (78 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (78 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (78 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (78 downto 0) := "0000000000000000000000000000000000000000000000000000000000000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (78 downto 0) := "0000000000000000000000000000000000000000000000000000000000000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (78 downto 0) := "0000000000000000000000000000000000000000000000000000000000001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (78 downto 0) := "0000000000000000000000000000000000000000000000000000000000010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (78 downto 0) := "0000000000000000000000000000000000000000000000000000000000100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (78 downto 0) := "0000000000000000000000000000000000000000000000000000000001000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (78 downto 0) := "0000000000000000000000000000000000000000000000000000000010000000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (78 downto 0) := "0000000000000000000000000000000000000000000000000000000100000000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (78 downto 0) := "0000000000000000000000000000000000000000000000000000001000000000000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (78 downto 0) := "0000000000000000000000000000000000000000000000000000010000000000000000000000000";
    constant ap_ST_fsm_state27 : STD_LOGIC_VECTOR (78 downto 0) := "0000000000000000000000000000000000000000000000000000100000000000000000000000000";
    constant ap_ST_fsm_state28 : STD_LOGIC_VECTOR (78 downto 0) := "0000000000000000000000000000000000000000000000000001000000000000000000000000000";
    constant ap_ST_fsm_state29 : STD_LOGIC_VECTOR (78 downto 0) := "0000000000000000000000000000000000000000000000000010000000000000000000000000000";
    constant ap_ST_fsm_state30 : STD_LOGIC_VECTOR (78 downto 0) := "0000000000000000000000000000000000000000000000000100000000000000000000000000000";
    constant ap_ST_fsm_state31 : STD_LOGIC_VECTOR (78 downto 0) := "0000000000000000000000000000000000000000000000001000000000000000000000000000000";
    constant ap_ST_fsm_state32 : STD_LOGIC_VECTOR (78 downto 0) := "0000000000000000000000000000000000000000000000010000000000000000000000000000000";
    constant ap_ST_fsm_state33 : STD_LOGIC_VECTOR (78 downto 0) := "0000000000000000000000000000000000000000000000100000000000000000000000000000000";
    constant ap_ST_fsm_state34 : STD_LOGIC_VECTOR (78 downto 0) := "0000000000000000000000000000000000000000000001000000000000000000000000000000000";
    constant ap_ST_fsm_state35 : STD_LOGIC_VECTOR (78 downto 0) := "0000000000000000000000000000000000000000000010000000000000000000000000000000000";
    constant ap_ST_fsm_state36 : STD_LOGIC_VECTOR (78 downto 0) := "0000000000000000000000000000000000000000000100000000000000000000000000000000000";
    constant ap_ST_fsm_state37 : STD_LOGIC_VECTOR (78 downto 0) := "0000000000000000000000000000000000000000001000000000000000000000000000000000000";
    constant ap_ST_fsm_state38 : STD_LOGIC_VECTOR (78 downto 0) := "0000000000000000000000000000000000000000010000000000000000000000000000000000000";
    constant ap_ST_fsm_state39 : STD_LOGIC_VECTOR (78 downto 0) := "0000000000000000000000000000000000000000100000000000000000000000000000000000000";
    constant ap_ST_fsm_state40 : STD_LOGIC_VECTOR (78 downto 0) := "0000000000000000000000000000000000000001000000000000000000000000000000000000000";
    constant ap_ST_fsm_state41 : STD_LOGIC_VECTOR (78 downto 0) := "0000000000000000000000000000000000000010000000000000000000000000000000000000000";
    constant ap_ST_fsm_state42 : STD_LOGIC_VECTOR (78 downto 0) := "0000000000000000000000000000000000000100000000000000000000000000000000000000000";
    constant ap_ST_fsm_state43 : STD_LOGIC_VECTOR (78 downto 0) := "0000000000000000000000000000000000001000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state44 : STD_LOGIC_VECTOR (78 downto 0) := "0000000000000000000000000000000000010000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state45 : STD_LOGIC_VECTOR (78 downto 0) := "0000000000000000000000000000000000100000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state46 : STD_LOGIC_VECTOR (78 downto 0) := "0000000000000000000000000000000001000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state47 : STD_LOGIC_VECTOR (78 downto 0) := "0000000000000000000000000000000010000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state48 : STD_LOGIC_VECTOR (78 downto 0) := "0000000000000000000000000000000100000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state49 : STD_LOGIC_VECTOR (78 downto 0) := "0000000000000000000000000000001000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state50 : STD_LOGIC_VECTOR (78 downto 0) := "0000000000000000000000000000010000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state51 : STD_LOGIC_VECTOR (78 downto 0) := "0000000000000000000000000000100000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state52 : STD_LOGIC_VECTOR (78 downto 0) := "0000000000000000000000000001000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state53 : STD_LOGIC_VECTOR (78 downto 0) := "0000000000000000000000000010000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state54 : STD_LOGIC_VECTOR (78 downto 0) := "0000000000000000000000000100000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state55 : STD_LOGIC_VECTOR (78 downto 0) := "0000000000000000000000001000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state56 : STD_LOGIC_VECTOR (78 downto 0) := "0000000000000000000000010000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state57 : STD_LOGIC_VECTOR (78 downto 0) := "0000000000000000000000100000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state58 : STD_LOGIC_VECTOR (78 downto 0) := "0000000000000000000001000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state59 : STD_LOGIC_VECTOR (78 downto 0) := "0000000000000000000010000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state60 : STD_LOGIC_VECTOR (78 downto 0) := "0000000000000000000100000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state61 : STD_LOGIC_VECTOR (78 downto 0) := "0000000000000000001000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state62 : STD_LOGIC_VECTOR (78 downto 0) := "0000000000000000010000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state63 : STD_LOGIC_VECTOR (78 downto 0) := "0000000000000000100000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state64 : STD_LOGIC_VECTOR (78 downto 0) := "0000000000000001000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state65 : STD_LOGIC_VECTOR (78 downto 0) := "0000000000000010000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state66 : STD_LOGIC_VECTOR (78 downto 0) := "0000000000000100000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state67 : STD_LOGIC_VECTOR (78 downto 0) := "0000000000001000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state68 : STD_LOGIC_VECTOR (78 downto 0) := "0000000000010000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state69 : STD_LOGIC_VECTOR (78 downto 0) := "0000000000100000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state70 : STD_LOGIC_VECTOR (78 downto 0) := "0000000001000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state71 : STD_LOGIC_VECTOR (78 downto 0) := "0000000010000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state72 : STD_LOGIC_VECTOR (78 downto 0) := "0000000100000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state73 : STD_LOGIC_VECTOR (78 downto 0) := "0000001000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state74 : STD_LOGIC_VECTOR (78 downto 0) := "0000010000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state75 : STD_LOGIC_VECTOR (78 downto 0) := "0000100000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state76 : STD_LOGIC_VECTOR (78 downto 0) := "0001000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state77 : STD_LOGIC_VECTOR (78 downto 0) := "0010000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state78 : STD_LOGIC_VECTOR (78 downto 0) := "0100000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state79 : STD_LOGIC_VECTOR (78 downto 0) := "1000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_49 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001001";
    constant C_S_AXI_DATA_WIDTH : INTEGER := 32;
    constant C_M_AXI_DATA_WIDTH : INTEGER := 32;
    constant ap_const_lv32_48 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_4A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001010";
    constant ap_const_lv32_4C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001100";
    constant ap_const_lv32_4D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001101";
    constant ap_const_lv32_1000 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000001000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv32_4E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001110";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";

    signal ap_rst_n_inv : STD_LOGIC;
    signal ap_start : STD_LOGIC;
    signal ap_done : STD_LOGIC;
    signal ap_idle : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (78 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_ready : STD_LOGIC;
    signal coeff : STD_LOGIC_VECTOR (63 downto 0);
    signal coeff_loaded : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_4_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_4_ce0 : STD_LOGIC;
    signal pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_4_we0 : STD_LOGIC;
    signal pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_4_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_4_ce1 : STD_LOGIC;
    signal pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_4_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_1_ce0 : STD_LOGIC;
    signal pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_1_we0 : STD_LOGIC;
    signal pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_1_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_1_ce1 : STD_LOGIC;
    signal pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_1_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_ce0 : STD_LOGIC;
    signal pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_we0 : STD_LOGIC;
    signal pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_ce1 : STD_LOGIC;
    signal pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_3_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_3_ce0 : STD_LOGIC;
    signal pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_3_we0 : STD_LOGIC;
    signal pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_3_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_3_ce1 : STD_LOGIC;
    signal pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_3_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_2_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_2_ce0 : STD_LOGIC;
    signal pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_2_we0 : STD_LOGIC;
    signal pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_2_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_2_ce1 : STD_LOGIC;
    signal pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_2_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal write_bank_idx : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_7_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_7_ce0 : STD_LOGIC;
    signal pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_7_we0 : STD_LOGIC;
    signal pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_7_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_3_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_3_ce0 : STD_LOGIC;
    signal pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_3_we0 : STD_LOGIC;
    signal pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_3_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_6_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_6_ce0 : STD_LOGIC;
    signal pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_6_we0 : STD_LOGIC;
    signal pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_6_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_2_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_2_ce0 : STD_LOGIC;
    signal pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_2_we0 : STD_LOGIC;
    signal pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_2_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_5_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_5_ce0 : STD_LOGIC;
    signal pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_5_we0 : STD_LOGIC;
    signal pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_5_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_1_ce0 : STD_LOGIC;
    signal pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_1_we0 : STD_LOGIC;
    signal pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_1_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_4_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_4_ce0 : STD_LOGIC;
    signal pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_4_we0 : STD_LOGIC;
    signal pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_4_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_ce0 : STD_LOGIC;
    signal pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_we0 : STD_LOGIC;
    signal pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal gmem_blk_n_AR : STD_LOGIC;
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal coeff_loaded_load_load_fu_196_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal coeff_loaded_load_reg_243 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln_reg_247 : STD_LOGIC_VECTOR (62 downto 0);
    signal write_bank_idx_load_reg_258 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state74 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state74 : signal is "none";
    signal grp_pfb_block_decimator_Pipeline_load_coeffs_fu_123_ap_start : STD_LOGIC;
    signal grp_pfb_block_decimator_Pipeline_load_coeffs_fu_123_ap_done : STD_LOGIC;
    signal grp_pfb_block_decimator_Pipeline_load_coeffs_fu_123_ap_idle : STD_LOGIC;
    signal grp_pfb_block_decimator_Pipeline_load_coeffs_fu_123_ap_ready : STD_LOGIC;
    signal grp_pfb_block_decimator_Pipeline_load_coeffs_fu_123_m_axi_gmem_AWVALID : STD_LOGIC;
    signal grp_pfb_block_decimator_Pipeline_load_coeffs_fu_123_m_axi_gmem_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_pfb_block_decimator_Pipeline_load_coeffs_fu_123_m_axi_gmem_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_pfb_block_decimator_Pipeline_load_coeffs_fu_123_m_axi_gmem_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pfb_block_decimator_Pipeline_load_coeffs_fu_123_m_axi_gmem_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_pfb_block_decimator_Pipeline_load_coeffs_fu_123_m_axi_gmem_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_pfb_block_decimator_Pipeline_load_coeffs_fu_123_m_axi_gmem_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_pfb_block_decimator_Pipeline_load_coeffs_fu_123_m_axi_gmem_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_pfb_block_decimator_Pipeline_load_coeffs_fu_123_m_axi_gmem_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_pfb_block_decimator_Pipeline_load_coeffs_fu_123_m_axi_gmem_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_pfb_block_decimator_Pipeline_load_coeffs_fu_123_m_axi_gmem_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_pfb_block_decimator_Pipeline_load_coeffs_fu_123_m_axi_gmem_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_pfb_block_decimator_Pipeline_load_coeffs_fu_123_m_axi_gmem_WVALID : STD_LOGIC;
    signal grp_pfb_block_decimator_Pipeline_load_coeffs_fu_123_m_axi_gmem_WDATA : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_pfb_block_decimator_Pipeline_load_coeffs_fu_123_m_axi_gmem_WSTRB : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_pfb_block_decimator_Pipeline_load_coeffs_fu_123_m_axi_gmem_WLAST : STD_LOGIC;
    signal grp_pfb_block_decimator_Pipeline_load_coeffs_fu_123_m_axi_gmem_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_pfb_block_decimator_Pipeline_load_coeffs_fu_123_m_axi_gmem_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_pfb_block_decimator_Pipeline_load_coeffs_fu_123_m_axi_gmem_ARVALID : STD_LOGIC;
    signal grp_pfb_block_decimator_Pipeline_load_coeffs_fu_123_m_axi_gmem_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_pfb_block_decimator_Pipeline_load_coeffs_fu_123_m_axi_gmem_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_pfb_block_decimator_Pipeline_load_coeffs_fu_123_m_axi_gmem_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pfb_block_decimator_Pipeline_load_coeffs_fu_123_m_axi_gmem_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_pfb_block_decimator_Pipeline_load_coeffs_fu_123_m_axi_gmem_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_pfb_block_decimator_Pipeline_load_coeffs_fu_123_m_axi_gmem_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_pfb_block_decimator_Pipeline_load_coeffs_fu_123_m_axi_gmem_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_pfb_block_decimator_Pipeline_load_coeffs_fu_123_m_axi_gmem_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_pfb_block_decimator_Pipeline_load_coeffs_fu_123_m_axi_gmem_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_pfb_block_decimator_Pipeline_load_coeffs_fu_123_m_axi_gmem_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_pfb_block_decimator_Pipeline_load_coeffs_fu_123_m_axi_gmem_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_pfb_block_decimator_Pipeline_load_coeffs_fu_123_m_axi_gmem_RREADY : STD_LOGIC;
    signal grp_pfb_block_decimator_Pipeline_load_coeffs_fu_123_m_axi_gmem_BREADY : STD_LOGIC;
    signal grp_pfb_block_decimator_Pipeline_load_coeffs_fu_123_pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_4_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_pfb_block_decimator_Pipeline_load_coeffs_fu_123_pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_4_ce0 : STD_LOGIC;
    signal grp_pfb_block_decimator_Pipeline_load_coeffs_fu_123_pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_4_we0 : STD_LOGIC;
    signal grp_pfb_block_decimator_Pipeline_load_coeffs_fu_123_pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_4_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_pfb_block_decimator_Pipeline_load_coeffs_fu_123_pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_pfb_block_decimator_Pipeline_load_coeffs_fu_123_pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_1_ce0 : STD_LOGIC;
    signal grp_pfb_block_decimator_Pipeline_load_coeffs_fu_123_pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_1_we0 : STD_LOGIC;
    signal grp_pfb_block_decimator_Pipeline_load_coeffs_fu_123_pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_1_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_pfb_block_decimator_Pipeline_load_coeffs_fu_123_pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_pfb_block_decimator_Pipeline_load_coeffs_fu_123_pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_ce0 : STD_LOGIC;
    signal grp_pfb_block_decimator_Pipeline_load_coeffs_fu_123_pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_we0 : STD_LOGIC;
    signal grp_pfb_block_decimator_Pipeline_load_coeffs_fu_123_pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_pfb_block_decimator_Pipeline_load_coeffs_fu_123_pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_3_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_pfb_block_decimator_Pipeline_load_coeffs_fu_123_pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_3_ce0 : STD_LOGIC;
    signal grp_pfb_block_decimator_Pipeline_load_coeffs_fu_123_pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_3_we0 : STD_LOGIC;
    signal grp_pfb_block_decimator_Pipeline_load_coeffs_fu_123_pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_3_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_pfb_block_decimator_Pipeline_load_coeffs_fu_123_pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_2_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_pfb_block_decimator_Pipeline_load_coeffs_fu_123_pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_2_ce0 : STD_LOGIC;
    signal grp_pfb_block_decimator_Pipeline_load_coeffs_fu_123_pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_2_we0 : STD_LOGIC;
    signal grp_pfb_block_decimator_Pipeline_load_coeffs_fu_123_pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_2_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_pfb_block_decimator_Pipeline_read_loop_fu_140_ap_start : STD_LOGIC;
    signal grp_pfb_block_decimator_Pipeline_read_loop_fu_140_ap_done : STD_LOGIC;
    signal grp_pfb_block_decimator_Pipeline_read_loop_fu_140_ap_idle : STD_LOGIC;
    signal grp_pfb_block_decimator_Pipeline_read_loop_fu_140_ap_ready : STD_LOGIC;
    signal grp_pfb_block_decimator_Pipeline_read_loop_fu_140_in_data_TREADY : STD_LOGIC;
    signal grp_pfb_block_decimator_Pipeline_read_loop_fu_140_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_7_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_pfb_block_decimator_Pipeline_read_loop_fu_140_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_7_ce0 : STD_LOGIC;
    signal grp_pfb_block_decimator_Pipeline_read_loop_fu_140_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_7_we0 : STD_LOGIC;
    signal grp_pfb_block_decimator_Pipeline_read_loop_fu_140_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_7_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_pfb_block_decimator_Pipeline_read_loop_fu_140_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_3_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_pfb_block_decimator_Pipeline_read_loop_fu_140_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_3_ce0 : STD_LOGIC;
    signal grp_pfb_block_decimator_Pipeline_read_loop_fu_140_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_3_we0 : STD_LOGIC;
    signal grp_pfb_block_decimator_Pipeline_read_loop_fu_140_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_3_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_pfb_block_decimator_Pipeline_read_loop_fu_140_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_6_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_pfb_block_decimator_Pipeline_read_loop_fu_140_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_6_ce0 : STD_LOGIC;
    signal grp_pfb_block_decimator_Pipeline_read_loop_fu_140_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_6_we0 : STD_LOGIC;
    signal grp_pfb_block_decimator_Pipeline_read_loop_fu_140_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_6_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_pfb_block_decimator_Pipeline_read_loop_fu_140_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_2_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_pfb_block_decimator_Pipeline_read_loop_fu_140_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_2_ce0 : STD_LOGIC;
    signal grp_pfb_block_decimator_Pipeline_read_loop_fu_140_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_2_we0 : STD_LOGIC;
    signal grp_pfb_block_decimator_Pipeline_read_loop_fu_140_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_2_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_pfb_block_decimator_Pipeline_read_loop_fu_140_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_5_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_pfb_block_decimator_Pipeline_read_loop_fu_140_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_5_ce0 : STD_LOGIC;
    signal grp_pfb_block_decimator_Pipeline_read_loop_fu_140_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_5_we0 : STD_LOGIC;
    signal grp_pfb_block_decimator_Pipeline_read_loop_fu_140_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_5_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_pfb_block_decimator_Pipeline_read_loop_fu_140_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_pfb_block_decimator_Pipeline_read_loop_fu_140_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_1_ce0 : STD_LOGIC;
    signal grp_pfb_block_decimator_Pipeline_read_loop_fu_140_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_1_we0 : STD_LOGIC;
    signal grp_pfb_block_decimator_Pipeline_read_loop_fu_140_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_1_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_pfb_block_decimator_Pipeline_read_loop_fu_140_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_4_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_pfb_block_decimator_Pipeline_read_loop_fu_140_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_4_ce0 : STD_LOGIC;
    signal grp_pfb_block_decimator_Pipeline_read_loop_fu_140_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_4_we0 : STD_LOGIC;
    signal grp_pfb_block_decimator_Pipeline_read_loop_fu_140_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_4_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_pfb_block_decimator_Pipeline_read_loop_fu_140_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_pfb_block_decimator_Pipeline_read_loop_fu_140_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_ce0 : STD_LOGIC;
    signal grp_pfb_block_decimator_Pipeline_read_loop_fu_140_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_we0 : STD_LOGIC;
    signal grp_pfb_block_decimator_Pipeline_read_loop_fu_140_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_pfb_block_decimator_Pipeline_compute_loop_fu_163_ap_start : STD_LOGIC;
    signal grp_pfb_block_decimator_Pipeline_compute_loop_fu_163_ap_done : STD_LOGIC;
    signal grp_pfb_block_decimator_Pipeline_compute_loop_fu_163_ap_idle : STD_LOGIC;
    signal grp_pfb_block_decimator_Pipeline_compute_loop_fu_163_ap_ready : STD_LOGIC;
    signal grp_pfb_block_decimator_Pipeline_compute_loop_fu_163_out_data_TREADY : STD_LOGIC;
    signal grp_pfb_block_decimator_Pipeline_compute_loop_fu_163_out_data_TDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pfb_block_decimator_Pipeline_compute_loop_fu_163_out_data_TVALID : STD_LOGIC;
    signal grp_pfb_block_decimator_Pipeline_compute_loop_fu_163_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_7_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_pfb_block_decimator_Pipeline_compute_loop_fu_163_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_7_ce0 : STD_LOGIC;
    signal grp_pfb_block_decimator_Pipeline_compute_loop_fu_163_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_6_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_pfb_block_decimator_Pipeline_compute_loop_fu_163_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_6_ce0 : STD_LOGIC;
    signal grp_pfb_block_decimator_Pipeline_compute_loop_fu_163_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_5_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_pfb_block_decimator_Pipeline_compute_loop_fu_163_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_5_ce0 : STD_LOGIC;
    signal grp_pfb_block_decimator_Pipeline_compute_loop_fu_163_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_4_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_pfb_block_decimator_Pipeline_compute_loop_fu_163_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_4_ce0 : STD_LOGIC;
    signal grp_pfb_block_decimator_Pipeline_compute_loop_fu_163_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_3_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_pfb_block_decimator_Pipeline_compute_loop_fu_163_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_3_ce0 : STD_LOGIC;
    signal grp_pfb_block_decimator_Pipeline_compute_loop_fu_163_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_2_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_pfb_block_decimator_Pipeline_compute_loop_fu_163_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_2_ce0 : STD_LOGIC;
    signal grp_pfb_block_decimator_Pipeline_compute_loop_fu_163_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_pfb_block_decimator_Pipeline_compute_loop_fu_163_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_1_ce0 : STD_LOGIC;
    signal grp_pfb_block_decimator_Pipeline_compute_loop_fu_163_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_pfb_block_decimator_Pipeline_compute_loop_fu_163_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_ce0 : STD_LOGIC;
    signal grp_pfb_block_decimator_Pipeline_compute_loop_fu_163_pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_4_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_pfb_block_decimator_Pipeline_compute_loop_fu_163_pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_4_ce0 : STD_LOGIC;
    signal grp_pfb_block_decimator_Pipeline_compute_loop_fu_163_pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_4_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_pfb_block_decimator_Pipeline_compute_loop_fu_163_pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_4_ce1 : STD_LOGIC;
    signal grp_pfb_block_decimator_Pipeline_compute_loop_fu_163_pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_pfb_block_decimator_Pipeline_compute_loop_fu_163_pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_1_ce0 : STD_LOGIC;
    signal grp_pfb_block_decimator_Pipeline_compute_loop_fu_163_pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_1_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_pfb_block_decimator_Pipeline_compute_loop_fu_163_pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_1_ce1 : STD_LOGIC;
    signal grp_pfb_block_decimator_Pipeline_compute_loop_fu_163_pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_pfb_block_decimator_Pipeline_compute_loop_fu_163_pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_ce0 : STD_LOGIC;
    signal grp_pfb_block_decimator_Pipeline_compute_loop_fu_163_pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_pfb_block_decimator_Pipeline_compute_loop_fu_163_pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_ce1 : STD_LOGIC;
    signal grp_pfb_block_decimator_Pipeline_compute_loop_fu_163_pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_3_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_pfb_block_decimator_Pipeline_compute_loop_fu_163_pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_3_ce0 : STD_LOGIC;
    signal grp_pfb_block_decimator_Pipeline_compute_loop_fu_163_pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_3_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_pfb_block_decimator_Pipeline_compute_loop_fu_163_pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_3_ce1 : STD_LOGIC;
    signal grp_pfb_block_decimator_Pipeline_compute_loop_fu_163_pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_2_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_pfb_block_decimator_Pipeline_compute_loop_fu_163_pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_2_ce0 : STD_LOGIC;
    signal grp_pfb_block_decimator_Pipeline_compute_loop_fu_163_pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_2_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_pfb_block_decimator_Pipeline_compute_loop_fu_163_pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_2_ce1 : STD_LOGIC;
    signal gmem_AWREADY : STD_LOGIC;
    signal gmem_WREADY : STD_LOGIC;
    signal gmem_ARVALID : STD_LOGIC;
    signal gmem_ARREADY : STD_LOGIC;
    signal gmem_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal gmem_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal gmem_RVALID : STD_LOGIC;
    signal gmem_RREADY : STD_LOGIC;
    signal gmem_RDATA : STD_LOGIC_VECTOR (15 downto 0);
    signal gmem_RFIFONUM : STD_LOGIC_VECTOR (9 downto 0);
    signal gmem_BVALID : STD_LOGIC;
    signal grp_pfb_block_decimator_Pipeline_load_coeffs_fu_123_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state73 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state73 : signal is "none";
    signal grp_pfb_block_decimator_Pipeline_read_loop_fu_140_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_state74_on_subcall_done : BOOLEAN;
    signal ap_CS_fsm_state75 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state75 : signal is "none";
    signal grp_pfb_block_decimator_Pipeline_compute_loop_fu_163_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state77 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state77 : signal is "none";
    signal ap_CS_fsm_state78 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state78 : signal is "none";
    signal sext_ln23_fu_210_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln61_fu_231_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state79 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state79 : signal is "none";
    signal regslice_both_out_data_U_apdone_blk : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (78 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ST_fsm_state19_blk : STD_LOGIC;
    signal ap_ST_fsm_state20_blk : STD_LOGIC;
    signal ap_ST_fsm_state21_blk : STD_LOGIC;
    signal ap_ST_fsm_state22_blk : STD_LOGIC;
    signal ap_ST_fsm_state23_blk : STD_LOGIC;
    signal ap_ST_fsm_state24_blk : STD_LOGIC;
    signal ap_ST_fsm_state25_blk : STD_LOGIC;
    signal ap_ST_fsm_state26_blk : STD_LOGIC;
    signal ap_ST_fsm_state27_blk : STD_LOGIC;
    signal ap_ST_fsm_state28_blk : STD_LOGIC;
    signal ap_ST_fsm_state29_blk : STD_LOGIC;
    signal ap_ST_fsm_state30_blk : STD_LOGIC;
    signal ap_ST_fsm_state31_blk : STD_LOGIC;
    signal ap_ST_fsm_state32_blk : STD_LOGIC;
    signal ap_ST_fsm_state33_blk : STD_LOGIC;
    signal ap_ST_fsm_state34_blk : STD_LOGIC;
    signal ap_ST_fsm_state35_blk : STD_LOGIC;
    signal ap_ST_fsm_state36_blk : STD_LOGIC;
    signal ap_ST_fsm_state37_blk : STD_LOGIC;
    signal ap_ST_fsm_state38_blk : STD_LOGIC;
    signal ap_ST_fsm_state39_blk : STD_LOGIC;
    signal ap_ST_fsm_state40_blk : STD_LOGIC;
    signal ap_ST_fsm_state41_blk : STD_LOGIC;
    signal ap_ST_fsm_state42_blk : STD_LOGIC;
    signal ap_ST_fsm_state43_blk : STD_LOGIC;
    signal ap_ST_fsm_state44_blk : STD_LOGIC;
    signal ap_ST_fsm_state45_blk : STD_LOGIC;
    signal ap_ST_fsm_state46_blk : STD_LOGIC;
    signal ap_ST_fsm_state47_blk : STD_LOGIC;
    signal ap_ST_fsm_state48_blk : STD_LOGIC;
    signal ap_ST_fsm_state49_blk : STD_LOGIC;
    signal ap_ST_fsm_state50_blk : STD_LOGIC;
    signal ap_ST_fsm_state51_blk : STD_LOGIC;
    signal ap_ST_fsm_state52_blk : STD_LOGIC;
    signal ap_ST_fsm_state53_blk : STD_LOGIC;
    signal ap_ST_fsm_state54_blk : STD_LOGIC;
    signal ap_ST_fsm_state55_blk : STD_LOGIC;
    signal ap_ST_fsm_state56_blk : STD_LOGIC;
    signal ap_ST_fsm_state57_blk : STD_LOGIC;
    signal ap_ST_fsm_state58_blk : STD_LOGIC;
    signal ap_ST_fsm_state59_blk : STD_LOGIC;
    signal ap_ST_fsm_state60_blk : STD_LOGIC;
    signal ap_ST_fsm_state61_blk : STD_LOGIC;
    signal ap_ST_fsm_state62_blk : STD_LOGIC;
    signal ap_ST_fsm_state63_blk : STD_LOGIC;
    signal ap_ST_fsm_state64_blk : STD_LOGIC;
    signal ap_ST_fsm_state65_blk : STD_LOGIC;
    signal ap_ST_fsm_state66_blk : STD_LOGIC;
    signal ap_ST_fsm_state67_blk : STD_LOGIC;
    signal ap_ST_fsm_state68_blk : STD_LOGIC;
    signal ap_ST_fsm_state69_blk : STD_LOGIC;
    signal ap_ST_fsm_state70_blk : STD_LOGIC;
    signal ap_ST_fsm_state71_blk : STD_LOGIC;
    signal ap_ST_fsm_state72_blk : STD_LOGIC;
    signal ap_ST_fsm_state73_blk : STD_LOGIC;
    signal ap_ST_fsm_state74_blk : STD_LOGIC;
    signal ap_ST_fsm_state75_blk : STD_LOGIC;
    signal ap_ST_fsm_state76_blk : STD_LOGIC;
    signal ap_ST_fsm_state77_blk : STD_LOGIC;
    signal ap_ST_fsm_state78_blk : STD_LOGIC;
    signal ap_ST_fsm_state79_blk : STD_LOGIC;
    signal regslice_both_in_data_U_apdone_blk : STD_LOGIC;
    signal in_data_TDATA_int_regslice : STD_LOGIC_VECTOR (31 downto 0);
    signal in_data_TVALID_int_regslice : STD_LOGIC;
    signal in_data_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_in_data_U_ack_in : STD_LOGIC;
    signal out_data_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_out_data_U_vld_out : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component pfb_block_decimator_pfb_block_decimator_Pipeline_load_coeffs IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_gmem_AWVALID : OUT STD_LOGIC;
        m_axi_gmem_AWREADY : IN STD_LOGIC;
        m_axi_gmem_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_WVALID : OUT STD_LOGIC;
        m_axi_gmem_WREADY : IN STD_LOGIC;
        m_axi_gmem_WDATA : OUT STD_LOGIC_VECTOR (15 downto 0);
        m_axi_gmem_WSTRB : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_WLAST : OUT STD_LOGIC;
        m_axi_gmem_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_ARVALID : OUT STD_LOGIC;
        m_axi_gmem_ARREADY : IN STD_LOGIC;
        m_axi_gmem_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RVALID : IN STD_LOGIC;
        m_axi_gmem_RREADY : OUT STD_LOGIC;
        m_axi_gmem_RDATA : IN STD_LOGIC_VECTOR (15 downto 0);
        m_axi_gmem_RLAST : IN STD_LOGIC;
        m_axi_gmem_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RFIFONUM : IN STD_LOGIC_VECTOR (9 downto 0);
        m_axi_gmem_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_BVALID : IN STD_LOGIC;
        m_axi_gmem_BREADY : OUT STD_LOGIC;
        m_axi_gmem_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        sext_ln23 : IN STD_LOGIC_VECTOR (62 downto 0);
        pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_4_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_4_ce0 : OUT STD_LOGIC;
        pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_4_we0 : OUT STD_LOGIC;
        pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_4_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_1_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_1_ce0 : OUT STD_LOGIC;
        pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_1_we0 : OUT STD_LOGIC;
        pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_ce0 : OUT STD_LOGIC;
        pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_we0 : OUT STD_LOGIC;
        pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_3_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_3_ce0 : OUT STD_LOGIC;
        pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_3_we0 : OUT STD_LOGIC;
        pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_3_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_2_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_2_ce0 : OUT STD_LOGIC;
        pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_2_we0 : OUT STD_LOGIC;
        pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_2_d0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component pfb_block_decimator_pfb_block_decimator_Pipeline_read_loop IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        in_data_TVALID : IN STD_LOGIC;
        in_data_TDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        in_data_TREADY : OUT STD_LOGIC;
        bank_selector : IN STD_LOGIC_VECTOR (1 downto 0);
        pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_7_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_7_ce0 : OUT STD_LOGIC;
        pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_7_we0 : OUT STD_LOGIC;
        pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_7_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_3_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_3_ce0 : OUT STD_LOGIC;
        pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_3_we0 : OUT STD_LOGIC;
        pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_3_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_6_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_6_ce0 : OUT STD_LOGIC;
        pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_6_we0 : OUT STD_LOGIC;
        pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_6_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_2_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_2_ce0 : OUT STD_LOGIC;
        pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_2_we0 : OUT STD_LOGIC;
        pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_2_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_5_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_5_ce0 : OUT STD_LOGIC;
        pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_5_we0 : OUT STD_LOGIC;
        pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_5_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_1_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_1_ce0 : OUT STD_LOGIC;
        pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_1_we0 : OUT STD_LOGIC;
        pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_4_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_4_ce0 : OUT STD_LOGIC;
        pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_4_we0 : OUT STD_LOGIC;
        pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_4_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_ce0 : OUT STD_LOGIC;
        pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_we0 : OUT STD_LOGIC;
        pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_d0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component pfb_block_decimator_pfb_block_decimator_Pipeline_compute_loop IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        out_data_TREADY : IN STD_LOGIC;
        bank_selector : IN STD_LOGIC_VECTOR (1 downto 0);
        out_data_TDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_data_TVALID : OUT STD_LOGIC;
        pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_7_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_7_ce0 : OUT STD_LOGIC;
        pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_7_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_6_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_6_ce0 : OUT STD_LOGIC;
        pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_6_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_5_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_5_ce0 : OUT STD_LOGIC;
        pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_5_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_4_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_4_ce0 : OUT STD_LOGIC;
        pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_4_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_3_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_3_ce0 : OUT STD_LOGIC;
        pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_3_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_2_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_2_ce0 : OUT STD_LOGIC;
        pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_2_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_1_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_1_ce0 : OUT STD_LOGIC;
        pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_ce0 : OUT STD_LOGIC;
        pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_4_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_4_ce0 : OUT STD_LOGIC;
        pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_4_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_4_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_4_ce1 : OUT STD_LOGIC;
        pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_4_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_1_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_1_ce0 : OUT STD_LOGIC;
        pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_1_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_1_ce1 : OUT STD_LOGIC;
        pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_1_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_ce0 : OUT STD_LOGIC;
        pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_ce1 : OUT STD_LOGIC;
        pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_3_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_3_ce0 : OUT STD_LOGIC;
        pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_3_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_3_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_3_ce1 : OUT STD_LOGIC;
        pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_3_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_2_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_2_ce0 : OUT STD_LOGIC;
        pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_2_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_2_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_2_ce1 : OUT STD_LOGIC;
        pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_2_q1 : IN STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component pfb_block_decimator_pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_4_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        address1 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component pfb_block_decimator_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_7_RAM_1P_BRAM_bkb IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component pfb_block_decimator_control_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        ap_start : OUT STD_LOGIC;
        interrupt : OUT STD_LOGIC;
        ap_ready : IN STD_LOGIC;
        ap_done : IN STD_LOGIC;
        ap_idle : IN STD_LOGIC );
    end component;


    component pfb_block_decimator_control_r_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        coeff : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component pfb_block_decimator_gmem_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_MAXREQS : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER;
        USER_RFIFONUM_WIDTH : INTEGER;
        USER_DW : INTEGER;
        USER_AW : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_ARVALID : IN STD_LOGIC;
        I_ARREADY : OUT STD_LOGIC;
        I_ARADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_RVALID : OUT STD_LOGIC;
        I_RREADY : IN STD_LOGIC;
        I_RDATA : OUT STD_LOGIC_VECTOR (15 downto 0);
        I_RFIFONUM : OUT STD_LOGIC_VECTOR (9 downto 0);
        I_AWVALID : IN STD_LOGIC;
        I_AWREADY : OUT STD_LOGIC;
        I_AWADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_WVALID : IN STD_LOGIC;
        I_WREADY : OUT STD_LOGIC;
        I_WDATA : IN STD_LOGIC_VECTOR (15 downto 0);
        I_WSTRB : IN STD_LOGIC_VECTOR (1 downto 0);
        I_BVALID : OUT STD_LOGIC;
        I_BREADY : IN STD_LOGIC );
    end component;


    component pfb_block_decimator_regslice_both IS
    generic (
        DataWidth : INTEGER );
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        data_in : IN STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_in : IN STD_LOGIC;
        ack_in : OUT STD_LOGIC;
        data_out : OUT STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_out : OUT STD_LOGIC;
        ack_out : IN STD_LOGIC;
        apdone_blk : OUT STD_LOGIC );
    end component;



begin
    pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_4_U : component pfb_block_decimator_pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_4_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 820,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_4_address0,
        ce0 => pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_4_ce0,
        we0 => pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_4_we0,
        d0 => grp_pfb_block_decimator_Pipeline_load_coeffs_fu_123_pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_4_d0,
        q0 => pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_4_q0,
        address1 => grp_pfb_block_decimator_Pipeline_compute_loop_fu_163_pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_4_address1,
        ce1 => pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_4_ce1,
        q1 => pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_4_q1);

    pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_1_U : component pfb_block_decimator_pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_4_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 820,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_1_address0,
        ce0 => pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_1_ce0,
        we0 => pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_1_we0,
        d0 => grp_pfb_block_decimator_Pipeline_load_coeffs_fu_123_pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_1_d0,
        q0 => pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_1_q0,
        address1 => grp_pfb_block_decimator_Pipeline_compute_loop_fu_163_pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_1_address1,
        ce1 => pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_1_ce1,
        q1 => pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_1_q1);

    pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_U : component pfb_block_decimator_pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_4_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 820,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_address0,
        ce0 => pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_ce0,
        we0 => pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_we0,
        d0 => grp_pfb_block_decimator_Pipeline_load_coeffs_fu_123_pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_d0,
        q0 => pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_q0,
        address1 => grp_pfb_block_decimator_Pipeline_compute_loop_fu_163_pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_address1,
        ce1 => pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_ce1,
        q1 => pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_q1);

    pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_3_U : component pfb_block_decimator_pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_4_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 820,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_3_address0,
        ce0 => pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_3_ce0,
        we0 => pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_3_we0,
        d0 => grp_pfb_block_decimator_Pipeline_load_coeffs_fu_123_pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_3_d0,
        q0 => pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_3_q0,
        address1 => grp_pfb_block_decimator_Pipeline_compute_loop_fu_163_pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_3_address1,
        ce1 => pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_3_ce1,
        q1 => pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_3_q1);

    pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_2_U : component pfb_block_decimator_pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_4_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 820,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_2_address0,
        ce0 => pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_2_ce0,
        we0 => pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_2_we0,
        d0 => grp_pfb_block_decimator_Pipeline_load_coeffs_fu_123_pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_2_d0,
        q0 => pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_2_q0,
        address1 => grp_pfb_block_decimator_Pipeline_compute_loop_fu_163_pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_2_address1,
        ce1 => pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_2_ce1,
        q1 => pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_2_q1);

    pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_7_U : component pfb_block_decimator_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_7_RAM_1P_BRAM_bkb
    generic map (
        DataWidth => 16,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_7_address0,
        ce0 => pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_7_ce0,
        we0 => pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_7_we0,
        d0 => grp_pfb_block_decimator_Pipeline_read_loop_fu_140_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_7_d0,
        q0 => pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_7_q0);

    pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_3_U : component pfb_block_decimator_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_7_RAM_1P_BRAM_bkb
    generic map (
        DataWidth => 16,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_3_address0,
        ce0 => pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_3_ce0,
        we0 => pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_3_we0,
        d0 => grp_pfb_block_decimator_Pipeline_read_loop_fu_140_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_3_d0,
        q0 => pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_3_q0);

    pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_6_U : component pfb_block_decimator_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_7_RAM_1P_BRAM_bkb
    generic map (
        DataWidth => 16,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_6_address0,
        ce0 => pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_6_ce0,
        we0 => pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_6_we0,
        d0 => grp_pfb_block_decimator_Pipeline_read_loop_fu_140_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_6_d0,
        q0 => pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_6_q0);

    pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_2_U : component pfb_block_decimator_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_7_RAM_1P_BRAM_bkb
    generic map (
        DataWidth => 16,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_2_address0,
        ce0 => pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_2_ce0,
        we0 => pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_2_we0,
        d0 => grp_pfb_block_decimator_Pipeline_read_loop_fu_140_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_2_d0,
        q0 => pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_2_q0);

    pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_5_U : component pfb_block_decimator_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_7_RAM_1P_BRAM_bkb
    generic map (
        DataWidth => 16,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_5_address0,
        ce0 => pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_5_ce0,
        we0 => pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_5_we0,
        d0 => grp_pfb_block_decimator_Pipeline_read_loop_fu_140_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_5_d0,
        q0 => pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_5_q0);

    pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_1_U : component pfb_block_decimator_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_7_RAM_1P_BRAM_bkb
    generic map (
        DataWidth => 16,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_1_address0,
        ce0 => pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_1_ce0,
        we0 => pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_1_we0,
        d0 => grp_pfb_block_decimator_Pipeline_read_loop_fu_140_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_1_d0,
        q0 => pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_1_q0);

    pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_4_U : component pfb_block_decimator_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_7_RAM_1P_BRAM_bkb
    generic map (
        DataWidth => 16,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_4_address0,
        ce0 => pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_4_ce0,
        we0 => pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_4_we0,
        d0 => grp_pfb_block_decimator_Pipeline_read_loop_fu_140_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_4_d0,
        q0 => pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_4_q0);

    pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_U : component pfb_block_decimator_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_7_RAM_1P_BRAM_bkb
    generic map (
        DataWidth => 16,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_address0,
        ce0 => pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_ce0,
        we0 => pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_we0,
        d0 => grp_pfb_block_decimator_Pipeline_read_loop_fu_140_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_d0,
        q0 => pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_q0);

    grp_pfb_block_decimator_Pipeline_load_coeffs_fu_123 : component pfb_block_decimator_pfb_block_decimator_Pipeline_load_coeffs
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_pfb_block_decimator_Pipeline_load_coeffs_fu_123_ap_start,
        ap_done => grp_pfb_block_decimator_Pipeline_load_coeffs_fu_123_ap_done,
        ap_idle => grp_pfb_block_decimator_Pipeline_load_coeffs_fu_123_ap_idle,
        ap_ready => grp_pfb_block_decimator_Pipeline_load_coeffs_fu_123_ap_ready,
        m_axi_gmem_AWVALID => grp_pfb_block_decimator_Pipeline_load_coeffs_fu_123_m_axi_gmem_AWVALID,
        m_axi_gmem_AWREADY => ap_const_logic_0,
        m_axi_gmem_AWADDR => grp_pfb_block_decimator_Pipeline_load_coeffs_fu_123_m_axi_gmem_AWADDR,
        m_axi_gmem_AWID => grp_pfb_block_decimator_Pipeline_load_coeffs_fu_123_m_axi_gmem_AWID,
        m_axi_gmem_AWLEN => grp_pfb_block_decimator_Pipeline_load_coeffs_fu_123_m_axi_gmem_AWLEN,
        m_axi_gmem_AWSIZE => grp_pfb_block_decimator_Pipeline_load_coeffs_fu_123_m_axi_gmem_AWSIZE,
        m_axi_gmem_AWBURST => grp_pfb_block_decimator_Pipeline_load_coeffs_fu_123_m_axi_gmem_AWBURST,
        m_axi_gmem_AWLOCK => grp_pfb_block_decimator_Pipeline_load_coeffs_fu_123_m_axi_gmem_AWLOCK,
        m_axi_gmem_AWCACHE => grp_pfb_block_decimator_Pipeline_load_coeffs_fu_123_m_axi_gmem_AWCACHE,
        m_axi_gmem_AWPROT => grp_pfb_block_decimator_Pipeline_load_coeffs_fu_123_m_axi_gmem_AWPROT,
        m_axi_gmem_AWQOS => grp_pfb_block_decimator_Pipeline_load_coeffs_fu_123_m_axi_gmem_AWQOS,
        m_axi_gmem_AWREGION => grp_pfb_block_decimator_Pipeline_load_coeffs_fu_123_m_axi_gmem_AWREGION,
        m_axi_gmem_AWUSER => grp_pfb_block_decimator_Pipeline_load_coeffs_fu_123_m_axi_gmem_AWUSER,
        m_axi_gmem_WVALID => grp_pfb_block_decimator_Pipeline_load_coeffs_fu_123_m_axi_gmem_WVALID,
        m_axi_gmem_WREADY => ap_const_logic_0,
        m_axi_gmem_WDATA => grp_pfb_block_decimator_Pipeline_load_coeffs_fu_123_m_axi_gmem_WDATA,
        m_axi_gmem_WSTRB => grp_pfb_block_decimator_Pipeline_load_coeffs_fu_123_m_axi_gmem_WSTRB,
        m_axi_gmem_WLAST => grp_pfb_block_decimator_Pipeline_load_coeffs_fu_123_m_axi_gmem_WLAST,
        m_axi_gmem_WID => grp_pfb_block_decimator_Pipeline_load_coeffs_fu_123_m_axi_gmem_WID,
        m_axi_gmem_WUSER => grp_pfb_block_decimator_Pipeline_load_coeffs_fu_123_m_axi_gmem_WUSER,
        m_axi_gmem_ARVALID => grp_pfb_block_decimator_Pipeline_load_coeffs_fu_123_m_axi_gmem_ARVALID,
        m_axi_gmem_ARREADY => gmem_ARREADY,
        m_axi_gmem_ARADDR => grp_pfb_block_decimator_Pipeline_load_coeffs_fu_123_m_axi_gmem_ARADDR,
        m_axi_gmem_ARID => grp_pfb_block_decimator_Pipeline_load_coeffs_fu_123_m_axi_gmem_ARID,
        m_axi_gmem_ARLEN => grp_pfb_block_decimator_Pipeline_load_coeffs_fu_123_m_axi_gmem_ARLEN,
        m_axi_gmem_ARSIZE => grp_pfb_block_decimator_Pipeline_load_coeffs_fu_123_m_axi_gmem_ARSIZE,
        m_axi_gmem_ARBURST => grp_pfb_block_decimator_Pipeline_load_coeffs_fu_123_m_axi_gmem_ARBURST,
        m_axi_gmem_ARLOCK => grp_pfb_block_decimator_Pipeline_load_coeffs_fu_123_m_axi_gmem_ARLOCK,
        m_axi_gmem_ARCACHE => grp_pfb_block_decimator_Pipeline_load_coeffs_fu_123_m_axi_gmem_ARCACHE,
        m_axi_gmem_ARPROT => grp_pfb_block_decimator_Pipeline_load_coeffs_fu_123_m_axi_gmem_ARPROT,
        m_axi_gmem_ARQOS => grp_pfb_block_decimator_Pipeline_load_coeffs_fu_123_m_axi_gmem_ARQOS,
        m_axi_gmem_ARREGION => grp_pfb_block_decimator_Pipeline_load_coeffs_fu_123_m_axi_gmem_ARREGION,
        m_axi_gmem_ARUSER => grp_pfb_block_decimator_Pipeline_load_coeffs_fu_123_m_axi_gmem_ARUSER,
        m_axi_gmem_RVALID => gmem_RVALID,
        m_axi_gmem_RREADY => grp_pfb_block_decimator_Pipeline_load_coeffs_fu_123_m_axi_gmem_RREADY,
        m_axi_gmem_RDATA => gmem_RDATA,
        m_axi_gmem_RLAST => ap_const_logic_0,
        m_axi_gmem_RID => ap_const_lv1_0,
        m_axi_gmem_RFIFONUM => gmem_RFIFONUM,
        m_axi_gmem_RUSER => ap_const_lv1_0,
        m_axi_gmem_RRESP => ap_const_lv2_0,
        m_axi_gmem_BVALID => ap_const_logic_0,
        m_axi_gmem_BREADY => grp_pfb_block_decimator_Pipeline_load_coeffs_fu_123_m_axi_gmem_BREADY,
        m_axi_gmem_BRESP => ap_const_lv2_0,
        m_axi_gmem_BID => ap_const_lv1_0,
        m_axi_gmem_BUSER => ap_const_lv1_0,
        sext_ln23 => trunc_ln_reg_247,
        pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_4_address0 => grp_pfb_block_decimator_Pipeline_load_coeffs_fu_123_pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_4_address0,
        pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_4_ce0 => grp_pfb_block_decimator_Pipeline_load_coeffs_fu_123_pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_4_ce0,
        pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_4_we0 => grp_pfb_block_decimator_Pipeline_load_coeffs_fu_123_pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_4_we0,
        pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_4_d0 => grp_pfb_block_decimator_Pipeline_load_coeffs_fu_123_pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_4_d0,
        pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_1_address0 => grp_pfb_block_decimator_Pipeline_load_coeffs_fu_123_pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_1_address0,
        pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_1_ce0 => grp_pfb_block_decimator_Pipeline_load_coeffs_fu_123_pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_1_ce0,
        pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_1_we0 => grp_pfb_block_decimator_Pipeline_load_coeffs_fu_123_pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_1_we0,
        pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_1_d0 => grp_pfb_block_decimator_Pipeline_load_coeffs_fu_123_pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_1_d0,
        pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_address0 => grp_pfb_block_decimator_Pipeline_load_coeffs_fu_123_pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_address0,
        pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_ce0 => grp_pfb_block_decimator_Pipeline_load_coeffs_fu_123_pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_ce0,
        pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_we0 => grp_pfb_block_decimator_Pipeline_load_coeffs_fu_123_pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_we0,
        pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_d0 => grp_pfb_block_decimator_Pipeline_load_coeffs_fu_123_pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_d0,
        pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_3_address0 => grp_pfb_block_decimator_Pipeline_load_coeffs_fu_123_pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_3_address0,
        pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_3_ce0 => grp_pfb_block_decimator_Pipeline_load_coeffs_fu_123_pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_3_ce0,
        pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_3_we0 => grp_pfb_block_decimator_Pipeline_load_coeffs_fu_123_pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_3_we0,
        pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_3_d0 => grp_pfb_block_decimator_Pipeline_load_coeffs_fu_123_pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_3_d0,
        pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_2_address0 => grp_pfb_block_decimator_Pipeline_load_coeffs_fu_123_pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_2_address0,
        pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_2_ce0 => grp_pfb_block_decimator_Pipeline_load_coeffs_fu_123_pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_2_ce0,
        pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_2_we0 => grp_pfb_block_decimator_Pipeline_load_coeffs_fu_123_pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_2_we0,
        pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_2_d0 => grp_pfb_block_decimator_Pipeline_load_coeffs_fu_123_pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_2_d0);

    grp_pfb_block_decimator_Pipeline_read_loop_fu_140 : component pfb_block_decimator_pfb_block_decimator_Pipeline_read_loop
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_pfb_block_decimator_Pipeline_read_loop_fu_140_ap_start,
        ap_done => grp_pfb_block_decimator_Pipeline_read_loop_fu_140_ap_done,
        ap_idle => grp_pfb_block_decimator_Pipeline_read_loop_fu_140_ap_idle,
        ap_ready => grp_pfb_block_decimator_Pipeline_read_loop_fu_140_ap_ready,
        in_data_TVALID => in_data_TVALID_int_regslice,
        in_data_TDATA => in_data_TDATA_int_regslice,
        in_data_TREADY => grp_pfb_block_decimator_Pipeline_read_loop_fu_140_in_data_TREADY,
        bank_selector => write_bank_idx_load_reg_258,
        pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_7_address0 => grp_pfb_block_decimator_Pipeline_read_loop_fu_140_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_7_address0,
        pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_7_ce0 => grp_pfb_block_decimator_Pipeline_read_loop_fu_140_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_7_ce0,
        pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_7_we0 => grp_pfb_block_decimator_Pipeline_read_loop_fu_140_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_7_we0,
        pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_7_d0 => grp_pfb_block_decimator_Pipeline_read_loop_fu_140_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_7_d0,
        pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_3_address0 => grp_pfb_block_decimator_Pipeline_read_loop_fu_140_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_3_address0,
        pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_3_ce0 => grp_pfb_block_decimator_Pipeline_read_loop_fu_140_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_3_ce0,
        pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_3_we0 => grp_pfb_block_decimator_Pipeline_read_loop_fu_140_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_3_we0,
        pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_3_d0 => grp_pfb_block_decimator_Pipeline_read_loop_fu_140_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_3_d0,
        pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_6_address0 => grp_pfb_block_decimator_Pipeline_read_loop_fu_140_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_6_address0,
        pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_6_ce0 => grp_pfb_block_decimator_Pipeline_read_loop_fu_140_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_6_ce0,
        pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_6_we0 => grp_pfb_block_decimator_Pipeline_read_loop_fu_140_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_6_we0,
        pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_6_d0 => grp_pfb_block_decimator_Pipeline_read_loop_fu_140_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_6_d0,
        pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_2_address0 => grp_pfb_block_decimator_Pipeline_read_loop_fu_140_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_2_address0,
        pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_2_ce0 => grp_pfb_block_decimator_Pipeline_read_loop_fu_140_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_2_ce0,
        pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_2_we0 => grp_pfb_block_decimator_Pipeline_read_loop_fu_140_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_2_we0,
        pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_2_d0 => grp_pfb_block_decimator_Pipeline_read_loop_fu_140_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_2_d0,
        pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_5_address0 => grp_pfb_block_decimator_Pipeline_read_loop_fu_140_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_5_address0,
        pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_5_ce0 => grp_pfb_block_decimator_Pipeline_read_loop_fu_140_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_5_ce0,
        pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_5_we0 => grp_pfb_block_decimator_Pipeline_read_loop_fu_140_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_5_we0,
        pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_5_d0 => grp_pfb_block_decimator_Pipeline_read_loop_fu_140_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_5_d0,
        pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_1_address0 => grp_pfb_block_decimator_Pipeline_read_loop_fu_140_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_1_address0,
        pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_1_ce0 => grp_pfb_block_decimator_Pipeline_read_loop_fu_140_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_1_ce0,
        pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_1_we0 => grp_pfb_block_decimator_Pipeline_read_loop_fu_140_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_1_we0,
        pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_1_d0 => grp_pfb_block_decimator_Pipeline_read_loop_fu_140_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_1_d0,
        pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_4_address0 => grp_pfb_block_decimator_Pipeline_read_loop_fu_140_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_4_address0,
        pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_4_ce0 => grp_pfb_block_decimator_Pipeline_read_loop_fu_140_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_4_ce0,
        pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_4_we0 => grp_pfb_block_decimator_Pipeline_read_loop_fu_140_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_4_we0,
        pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_4_d0 => grp_pfb_block_decimator_Pipeline_read_loop_fu_140_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_4_d0,
        pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_address0 => grp_pfb_block_decimator_Pipeline_read_loop_fu_140_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_address0,
        pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_ce0 => grp_pfb_block_decimator_Pipeline_read_loop_fu_140_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_ce0,
        pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_we0 => grp_pfb_block_decimator_Pipeline_read_loop_fu_140_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_we0,
        pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_d0 => grp_pfb_block_decimator_Pipeline_read_loop_fu_140_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_d0);

    grp_pfb_block_decimator_Pipeline_compute_loop_fu_163 : component pfb_block_decimator_pfb_block_decimator_Pipeline_compute_loop
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_pfb_block_decimator_Pipeline_compute_loop_fu_163_ap_start,
        ap_done => grp_pfb_block_decimator_Pipeline_compute_loop_fu_163_ap_done,
        ap_idle => grp_pfb_block_decimator_Pipeline_compute_loop_fu_163_ap_idle,
        ap_ready => grp_pfb_block_decimator_Pipeline_compute_loop_fu_163_ap_ready,
        out_data_TREADY => grp_pfb_block_decimator_Pipeline_compute_loop_fu_163_out_data_TREADY,
        bank_selector => write_bank_idx_load_reg_258,
        out_data_TDATA => grp_pfb_block_decimator_Pipeline_compute_loop_fu_163_out_data_TDATA,
        out_data_TVALID => grp_pfb_block_decimator_Pipeline_compute_loop_fu_163_out_data_TVALID,
        pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_7_address0 => grp_pfb_block_decimator_Pipeline_compute_loop_fu_163_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_7_address0,
        pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_7_ce0 => grp_pfb_block_decimator_Pipeline_compute_loop_fu_163_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_7_ce0,
        pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_7_q0 => pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_7_q0,
        pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_6_address0 => grp_pfb_block_decimator_Pipeline_compute_loop_fu_163_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_6_address0,
        pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_6_ce0 => grp_pfb_block_decimator_Pipeline_compute_loop_fu_163_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_6_ce0,
        pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_6_q0 => pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_6_q0,
        pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_5_address0 => grp_pfb_block_decimator_Pipeline_compute_loop_fu_163_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_5_address0,
        pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_5_ce0 => grp_pfb_block_decimator_Pipeline_compute_loop_fu_163_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_5_ce0,
        pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_5_q0 => pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_5_q0,
        pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_4_address0 => grp_pfb_block_decimator_Pipeline_compute_loop_fu_163_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_4_address0,
        pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_4_ce0 => grp_pfb_block_decimator_Pipeline_compute_loop_fu_163_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_4_ce0,
        pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_4_q0 => pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_4_q0,
        pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_3_address0 => grp_pfb_block_decimator_Pipeline_compute_loop_fu_163_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_3_address0,
        pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_3_ce0 => grp_pfb_block_decimator_Pipeline_compute_loop_fu_163_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_3_ce0,
        pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_3_q0 => pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_3_q0,
        pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_2_address0 => grp_pfb_block_decimator_Pipeline_compute_loop_fu_163_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_2_address0,
        pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_2_ce0 => grp_pfb_block_decimator_Pipeline_compute_loop_fu_163_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_2_ce0,
        pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_2_q0 => pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_2_q0,
        pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_1_address0 => grp_pfb_block_decimator_Pipeline_compute_loop_fu_163_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_1_address0,
        pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_1_ce0 => grp_pfb_block_decimator_Pipeline_compute_loop_fu_163_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_1_ce0,
        pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_1_q0 => pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_1_q0,
        pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_address0 => grp_pfb_block_decimator_Pipeline_compute_loop_fu_163_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_address0,
        pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_ce0 => grp_pfb_block_decimator_Pipeline_compute_loop_fu_163_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_ce0,
        pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_q0 => pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_q0,
        pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_4_address0 => grp_pfb_block_decimator_Pipeline_compute_loop_fu_163_pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_4_address0,
        pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_4_ce0 => grp_pfb_block_decimator_Pipeline_compute_loop_fu_163_pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_4_ce0,
        pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_4_q0 => pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_4_q0,
        pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_4_address1 => grp_pfb_block_decimator_Pipeline_compute_loop_fu_163_pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_4_address1,
        pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_4_ce1 => grp_pfb_block_decimator_Pipeline_compute_loop_fu_163_pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_4_ce1,
        pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_4_q1 => pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_4_q1,
        pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_1_address0 => grp_pfb_block_decimator_Pipeline_compute_loop_fu_163_pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_1_address0,
        pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_1_ce0 => grp_pfb_block_decimator_Pipeline_compute_loop_fu_163_pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_1_ce0,
        pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_1_q0 => pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_1_q0,
        pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_1_address1 => grp_pfb_block_decimator_Pipeline_compute_loop_fu_163_pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_1_address1,
        pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_1_ce1 => grp_pfb_block_decimator_Pipeline_compute_loop_fu_163_pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_1_ce1,
        pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_1_q1 => pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_1_q1,
        pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_address0 => grp_pfb_block_decimator_Pipeline_compute_loop_fu_163_pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_address0,
        pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_ce0 => grp_pfb_block_decimator_Pipeline_compute_loop_fu_163_pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_ce0,
        pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_q0 => pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_q0,
        pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_address1 => grp_pfb_block_decimator_Pipeline_compute_loop_fu_163_pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_address1,
        pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_ce1 => grp_pfb_block_decimator_Pipeline_compute_loop_fu_163_pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_ce1,
        pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_q1 => pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_q1,
        pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_3_address0 => grp_pfb_block_decimator_Pipeline_compute_loop_fu_163_pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_3_address0,
        pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_3_ce0 => grp_pfb_block_decimator_Pipeline_compute_loop_fu_163_pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_3_ce0,
        pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_3_q0 => pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_3_q0,
        pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_3_address1 => grp_pfb_block_decimator_Pipeline_compute_loop_fu_163_pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_3_address1,
        pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_3_ce1 => grp_pfb_block_decimator_Pipeline_compute_loop_fu_163_pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_3_ce1,
        pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_3_q1 => pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_3_q1,
        pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_2_address0 => grp_pfb_block_decimator_Pipeline_compute_loop_fu_163_pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_2_address0,
        pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_2_ce0 => grp_pfb_block_decimator_Pipeline_compute_loop_fu_163_pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_2_ce0,
        pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_2_q0 => pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_2_q0,
        pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_2_address1 => grp_pfb_block_decimator_Pipeline_compute_loop_fu_163_pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_2_address1,
        pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_2_ce1 => grp_pfb_block_decimator_Pipeline_compute_loop_fu_163_pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_2_ce1,
        pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_2_q1 => pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_2_q1);

    control_s_axi_U : component pfb_block_decimator_control_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_CONTROL_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_CONTROL_DATA_WIDTH)
    port map (
        AWVALID => s_axi_control_AWVALID,
        AWREADY => s_axi_control_AWREADY,
        AWADDR => s_axi_control_AWADDR,
        WVALID => s_axi_control_WVALID,
        WREADY => s_axi_control_WREADY,
        WDATA => s_axi_control_WDATA,
        WSTRB => s_axi_control_WSTRB,
        ARVALID => s_axi_control_ARVALID,
        ARREADY => s_axi_control_ARREADY,
        ARADDR => s_axi_control_ARADDR,
        RVALID => s_axi_control_RVALID,
        RREADY => s_axi_control_RREADY,
        RDATA => s_axi_control_RDATA,
        RRESP => s_axi_control_RRESP,
        BVALID => s_axi_control_BVALID,
        BREADY => s_axi_control_BREADY,
        BRESP => s_axi_control_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        ap_start => ap_start,
        interrupt => interrupt,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_idle => ap_idle);

    control_r_s_axi_U : component pfb_block_decimator_control_r_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_CONTROL_R_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_CONTROL_R_DATA_WIDTH)
    port map (
        AWVALID => s_axi_control_r_AWVALID,
        AWREADY => s_axi_control_r_AWREADY,
        AWADDR => s_axi_control_r_AWADDR,
        WVALID => s_axi_control_r_WVALID,
        WREADY => s_axi_control_r_WREADY,
        WDATA => s_axi_control_r_WDATA,
        WSTRB => s_axi_control_r_WSTRB,
        ARVALID => s_axi_control_r_ARVALID,
        ARREADY => s_axi_control_r_ARREADY,
        ARADDR => s_axi_control_r_ARADDR,
        RVALID => s_axi_control_r_RVALID,
        RREADY => s_axi_control_r_RREADY,
        RDATA => s_axi_control_r_RDATA,
        RRESP => s_axi_control_r_RRESP,
        BVALID => s_axi_control_r_BVALID,
        BREADY => s_axi_control_r_BREADY,
        BRESP => s_axi_control_r_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        coeff => coeff);

    gmem_m_axi_U : component pfb_block_decimator_gmem_m_axi
    generic map (
        CONSERVATIVE => 1,
        USER_MAXREQS => 70,
        MAX_READ_BURST_LENGTH => 16,
        MAX_WRITE_BURST_LENGTH => 16,
        C_M_AXI_ID_WIDTH => C_M_AXI_GMEM_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_GMEM_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_GMEM_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_GMEM_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_GMEM_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_GMEM_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_GMEM_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_GMEM_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_GMEM_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_GMEM_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_GMEM_CACHE_VALUE,
        USER_RFIFONUM_WIDTH => 10,
        USER_DW => 16,
        USER_AW => 64,
        NUM_READ_OUTSTANDING => 16,
        NUM_WRITE_OUTSTANDING => 16)
    port map (
        AWVALID => m_axi_gmem_AWVALID,
        AWREADY => m_axi_gmem_AWREADY,
        AWADDR => m_axi_gmem_AWADDR,
        AWID => m_axi_gmem_AWID,
        AWLEN => m_axi_gmem_AWLEN,
        AWSIZE => m_axi_gmem_AWSIZE,
        AWBURST => m_axi_gmem_AWBURST,
        AWLOCK => m_axi_gmem_AWLOCK,
        AWCACHE => m_axi_gmem_AWCACHE,
        AWPROT => m_axi_gmem_AWPROT,
        AWQOS => m_axi_gmem_AWQOS,
        AWREGION => m_axi_gmem_AWREGION,
        AWUSER => m_axi_gmem_AWUSER,
        WVALID => m_axi_gmem_WVALID,
        WREADY => m_axi_gmem_WREADY,
        WDATA => m_axi_gmem_WDATA,
        WSTRB => m_axi_gmem_WSTRB,
        WLAST => m_axi_gmem_WLAST,
        WID => m_axi_gmem_WID,
        WUSER => m_axi_gmem_WUSER,
        ARVALID => m_axi_gmem_ARVALID,
        ARREADY => m_axi_gmem_ARREADY,
        ARADDR => m_axi_gmem_ARADDR,
        ARID => m_axi_gmem_ARID,
        ARLEN => m_axi_gmem_ARLEN,
        ARSIZE => m_axi_gmem_ARSIZE,
        ARBURST => m_axi_gmem_ARBURST,
        ARLOCK => m_axi_gmem_ARLOCK,
        ARCACHE => m_axi_gmem_ARCACHE,
        ARPROT => m_axi_gmem_ARPROT,
        ARQOS => m_axi_gmem_ARQOS,
        ARREGION => m_axi_gmem_ARREGION,
        ARUSER => m_axi_gmem_ARUSER,
        RVALID => m_axi_gmem_RVALID,
        RREADY => m_axi_gmem_RREADY,
        RDATA => m_axi_gmem_RDATA,
        RLAST => m_axi_gmem_RLAST,
        RID => m_axi_gmem_RID,
        RUSER => m_axi_gmem_RUSER,
        RRESP => m_axi_gmem_RRESP,
        BVALID => m_axi_gmem_BVALID,
        BREADY => m_axi_gmem_BREADY,
        BRESP => m_axi_gmem_BRESP,
        BID => m_axi_gmem_BID,
        BUSER => m_axi_gmem_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_ARVALID => gmem_ARVALID,
        I_ARREADY => gmem_ARREADY,
        I_ARADDR => gmem_ARADDR,
        I_ARLEN => gmem_ARLEN,
        I_RVALID => gmem_RVALID,
        I_RREADY => gmem_RREADY,
        I_RDATA => gmem_RDATA,
        I_RFIFONUM => gmem_RFIFONUM,
        I_AWVALID => ap_const_logic_0,
        I_AWREADY => gmem_AWREADY,
        I_AWADDR => ap_const_lv64_0,
        I_AWLEN => ap_const_lv32_0,
        I_WVALID => ap_const_logic_0,
        I_WREADY => gmem_WREADY,
        I_WDATA => ap_const_lv16_0,
        I_WSTRB => ap_const_lv2_0,
        I_BVALID => gmem_BVALID,
        I_BREADY => ap_const_logic_0);

    regslice_both_in_data_U : component pfb_block_decimator_regslice_both
    generic map (
        DataWidth => 32)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => in_data_TDATA,
        vld_in => in_data_TVALID,
        ack_in => regslice_both_in_data_U_ack_in,
        data_out => in_data_TDATA_int_regslice,
        vld_out => in_data_TVALID_int_regslice,
        ack_out => in_data_TREADY_int_regslice,
        apdone_blk => regslice_both_in_data_U_apdone_blk);

    regslice_both_out_data_U : component pfb_block_decimator_regslice_both
    generic map (
        DataWidth => 32)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => grp_pfb_block_decimator_Pipeline_compute_loop_fu_163_out_data_TDATA,
        vld_in => grp_pfb_block_decimator_Pipeline_compute_loop_fu_163_out_data_TVALID,
        ack_in => out_data_TREADY_int_regslice,
        data_out => out_data_TDATA,
        vld_out => regslice_both_out_data_U_vld_out,
        ack_out => out_data_TREADY,
        apdone_blk => regslice_both_out_data_U_apdone_blk);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_pfb_block_decimator_Pipeline_compute_loop_fu_163_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_pfb_block_decimator_Pipeline_compute_loop_fu_163_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state77)) then 
                    grp_pfb_block_decimator_Pipeline_compute_loop_fu_163_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_pfb_block_decimator_Pipeline_compute_loop_fu_163_ap_ready = ap_const_logic_1)) then 
                    grp_pfb_block_decimator_Pipeline_compute_loop_fu_163_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_pfb_block_decimator_Pipeline_load_coeffs_fu_123_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_pfb_block_decimator_Pipeline_load_coeffs_fu_123_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state73)) then 
                    grp_pfb_block_decimator_Pipeline_load_coeffs_fu_123_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_pfb_block_decimator_Pipeline_load_coeffs_fu_123_ap_ready = ap_const_logic_1)) then 
                    grp_pfb_block_decimator_Pipeline_load_coeffs_fu_123_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_pfb_block_decimator_Pipeline_read_loop_fu_140_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_pfb_block_decimator_Pipeline_read_loop_fu_140_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_state74_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state74))) then 
                    grp_pfb_block_decimator_Pipeline_read_loop_fu_140_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_pfb_block_decimator_Pipeline_read_loop_fu_140_ap_ready = ap_const_logic_1)) then 
                    grp_pfb_block_decimator_Pipeline_read_loop_fu_140_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_state74_on_subcall_done) and (coeff_loaded_load_reg_243 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state74))) then
                coeff_loaded <= ap_const_lv1_1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                coeff_loaded_load_reg_243 <= coeff_loaded;
                trunc_ln_reg_247 <= coeff(63 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_state74_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state74))) then
                write_bank_idx <= add_ln61_fu_231_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state74)) then
                write_bank_idx_load_reg_258 <= write_bank_idx;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, coeff_loaded_load_load_fu_196_p1, ap_CS_fsm_state74, grp_pfb_block_decimator_Pipeline_read_loop_fu_140_ap_done, grp_pfb_block_decimator_Pipeline_compute_loop_fu_163_ap_done, gmem_ARREADY, ap_block_state74_on_subcall_done, ap_CS_fsm_state75, ap_CS_fsm_state78, ap_CS_fsm_state79, regslice_both_out_data_U_apdone_blk)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (coeff_loaded_load_load_fu_196_p1 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state74;
                elsif (((ap_start = ap_const_logic_1) and (coeff_loaded_load_load_fu_196_p1 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((gmem_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state19;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state20 => 
                ap_NS_fsm <= ap_ST_fsm_state21;
            when ap_ST_fsm_state21 => 
                ap_NS_fsm <= ap_ST_fsm_state22;
            when ap_ST_fsm_state22 => 
                ap_NS_fsm <= ap_ST_fsm_state23;
            when ap_ST_fsm_state23 => 
                ap_NS_fsm <= ap_ST_fsm_state24;
            when ap_ST_fsm_state24 => 
                ap_NS_fsm <= ap_ST_fsm_state25;
            when ap_ST_fsm_state25 => 
                ap_NS_fsm <= ap_ST_fsm_state26;
            when ap_ST_fsm_state26 => 
                ap_NS_fsm <= ap_ST_fsm_state27;
            when ap_ST_fsm_state27 => 
                ap_NS_fsm <= ap_ST_fsm_state28;
            when ap_ST_fsm_state28 => 
                ap_NS_fsm <= ap_ST_fsm_state29;
            when ap_ST_fsm_state29 => 
                ap_NS_fsm <= ap_ST_fsm_state30;
            when ap_ST_fsm_state30 => 
                ap_NS_fsm <= ap_ST_fsm_state31;
            when ap_ST_fsm_state31 => 
                ap_NS_fsm <= ap_ST_fsm_state32;
            when ap_ST_fsm_state32 => 
                ap_NS_fsm <= ap_ST_fsm_state33;
            when ap_ST_fsm_state33 => 
                ap_NS_fsm <= ap_ST_fsm_state34;
            when ap_ST_fsm_state34 => 
                ap_NS_fsm <= ap_ST_fsm_state35;
            when ap_ST_fsm_state35 => 
                ap_NS_fsm <= ap_ST_fsm_state36;
            when ap_ST_fsm_state36 => 
                ap_NS_fsm <= ap_ST_fsm_state37;
            when ap_ST_fsm_state37 => 
                ap_NS_fsm <= ap_ST_fsm_state38;
            when ap_ST_fsm_state38 => 
                ap_NS_fsm <= ap_ST_fsm_state39;
            when ap_ST_fsm_state39 => 
                ap_NS_fsm <= ap_ST_fsm_state40;
            when ap_ST_fsm_state40 => 
                ap_NS_fsm <= ap_ST_fsm_state41;
            when ap_ST_fsm_state41 => 
                ap_NS_fsm <= ap_ST_fsm_state42;
            when ap_ST_fsm_state42 => 
                ap_NS_fsm <= ap_ST_fsm_state43;
            when ap_ST_fsm_state43 => 
                ap_NS_fsm <= ap_ST_fsm_state44;
            when ap_ST_fsm_state44 => 
                ap_NS_fsm <= ap_ST_fsm_state45;
            when ap_ST_fsm_state45 => 
                ap_NS_fsm <= ap_ST_fsm_state46;
            when ap_ST_fsm_state46 => 
                ap_NS_fsm <= ap_ST_fsm_state47;
            when ap_ST_fsm_state47 => 
                ap_NS_fsm <= ap_ST_fsm_state48;
            when ap_ST_fsm_state48 => 
                ap_NS_fsm <= ap_ST_fsm_state49;
            when ap_ST_fsm_state49 => 
                ap_NS_fsm <= ap_ST_fsm_state50;
            when ap_ST_fsm_state50 => 
                ap_NS_fsm <= ap_ST_fsm_state51;
            when ap_ST_fsm_state51 => 
                ap_NS_fsm <= ap_ST_fsm_state52;
            when ap_ST_fsm_state52 => 
                ap_NS_fsm <= ap_ST_fsm_state53;
            when ap_ST_fsm_state53 => 
                ap_NS_fsm <= ap_ST_fsm_state54;
            when ap_ST_fsm_state54 => 
                ap_NS_fsm <= ap_ST_fsm_state55;
            when ap_ST_fsm_state55 => 
                ap_NS_fsm <= ap_ST_fsm_state56;
            when ap_ST_fsm_state56 => 
                ap_NS_fsm <= ap_ST_fsm_state57;
            when ap_ST_fsm_state57 => 
                ap_NS_fsm <= ap_ST_fsm_state58;
            when ap_ST_fsm_state58 => 
                ap_NS_fsm <= ap_ST_fsm_state59;
            when ap_ST_fsm_state59 => 
                ap_NS_fsm <= ap_ST_fsm_state60;
            when ap_ST_fsm_state60 => 
                ap_NS_fsm <= ap_ST_fsm_state61;
            when ap_ST_fsm_state61 => 
                ap_NS_fsm <= ap_ST_fsm_state62;
            when ap_ST_fsm_state62 => 
                ap_NS_fsm <= ap_ST_fsm_state63;
            when ap_ST_fsm_state63 => 
                ap_NS_fsm <= ap_ST_fsm_state64;
            when ap_ST_fsm_state64 => 
                ap_NS_fsm <= ap_ST_fsm_state65;
            when ap_ST_fsm_state65 => 
                ap_NS_fsm <= ap_ST_fsm_state66;
            when ap_ST_fsm_state66 => 
                ap_NS_fsm <= ap_ST_fsm_state67;
            when ap_ST_fsm_state67 => 
                ap_NS_fsm <= ap_ST_fsm_state68;
            when ap_ST_fsm_state68 => 
                ap_NS_fsm <= ap_ST_fsm_state69;
            when ap_ST_fsm_state69 => 
                ap_NS_fsm <= ap_ST_fsm_state70;
            when ap_ST_fsm_state70 => 
                ap_NS_fsm <= ap_ST_fsm_state71;
            when ap_ST_fsm_state71 => 
                ap_NS_fsm <= ap_ST_fsm_state72;
            when ap_ST_fsm_state72 => 
                ap_NS_fsm <= ap_ST_fsm_state73;
            when ap_ST_fsm_state73 => 
                ap_NS_fsm <= ap_ST_fsm_state74;
            when ap_ST_fsm_state74 => 
                if (((ap_const_boolean_0 = ap_block_state74_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state74))) then
                    ap_NS_fsm <= ap_ST_fsm_state75;
                else
                    ap_NS_fsm <= ap_ST_fsm_state74;
                end if;
            when ap_ST_fsm_state75 => 
                if (((grp_pfb_block_decimator_Pipeline_read_loop_fu_140_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state75))) then
                    ap_NS_fsm <= ap_ST_fsm_state76;
                else
                    ap_NS_fsm <= ap_ST_fsm_state75;
                end if;
            when ap_ST_fsm_state76 => 
                ap_NS_fsm <= ap_ST_fsm_state77;
            when ap_ST_fsm_state77 => 
                ap_NS_fsm <= ap_ST_fsm_state78;
            when ap_ST_fsm_state78 => 
                if (((grp_pfb_block_decimator_Pipeline_compute_loop_fu_163_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state78))) then
                    ap_NS_fsm <= ap_ST_fsm_state79;
                else
                    ap_NS_fsm <= ap_ST_fsm_state78;
                end if;
            when ap_ST_fsm_state79 => 
                if (((regslice_both_out_data_U_apdone_blk = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state79))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state79;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    add_ln61_fu_231_p2 <= std_logic_vector(unsigned(write_bank_idx) + unsigned(ap_const_lv2_1));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state73 <= ap_CS_fsm(72);
    ap_CS_fsm_state74 <= ap_CS_fsm(73);
    ap_CS_fsm_state75 <= ap_CS_fsm(74);
    ap_CS_fsm_state77 <= ap_CS_fsm(76);
    ap_CS_fsm_state78 <= ap_CS_fsm(77);
    ap_CS_fsm_state79 <= ap_CS_fsm(78);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;
    ap_ST_fsm_state11_blk <= ap_const_logic_0;
    ap_ST_fsm_state12_blk <= ap_const_logic_0;
    ap_ST_fsm_state13_blk <= ap_const_logic_0;
    ap_ST_fsm_state14_blk <= ap_const_logic_0;
    ap_ST_fsm_state15_blk <= ap_const_logic_0;
    ap_ST_fsm_state16_blk <= ap_const_logic_0;
    ap_ST_fsm_state17_blk <= ap_const_logic_0;
    ap_ST_fsm_state18_blk <= ap_const_logic_0;
    ap_ST_fsm_state19_blk <= ap_const_logic_0;

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state20_blk <= ap_const_logic_0;
    ap_ST_fsm_state21_blk <= ap_const_logic_0;
    ap_ST_fsm_state22_blk <= ap_const_logic_0;
    ap_ST_fsm_state23_blk <= ap_const_logic_0;
    ap_ST_fsm_state24_blk <= ap_const_logic_0;
    ap_ST_fsm_state25_blk <= ap_const_logic_0;
    ap_ST_fsm_state26_blk <= ap_const_logic_0;
    ap_ST_fsm_state27_blk <= ap_const_logic_0;
    ap_ST_fsm_state28_blk <= ap_const_logic_0;
    ap_ST_fsm_state29_blk <= ap_const_logic_0;

    ap_ST_fsm_state2_blk_assign_proc : process(gmem_ARREADY)
    begin
        if ((gmem_ARREADY = ap_const_logic_0)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state30_blk <= ap_const_logic_0;
    ap_ST_fsm_state31_blk <= ap_const_logic_0;
    ap_ST_fsm_state32_blk <= ap_const_logic_0;
    ap_ST_fsm_state33_blk <= ap_const_logic_0;
    ap_ST_fsm_state34_blk <= ap_const_logic_0;
    ap_ST_fsm_state35_blk <= ap_const_logic_0;
    ap_ST_fsm_state36_blk <= ap_const_logic_0;
    ap_ST_fsm_state37_blk <= ap_const_logic_0;
    ap_ST_fsm_state38_blk <= ap_const_logic_0;
    ap_ST_fsm_state39_blk <= ap_const_logic_0;
    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state40_blk <= ap_const_logic_0;
    ap_ST_fsm_state41_blk <= ap_const_logic_0;
    ap_ST_fsm_state42_blk <= ap_const_logic_0;
    ap_ST_fsm_state43_blk <= ap_const_logic_0;
    ap_ST_fsm_state44_blk <= ap_const_logic_0;
    ap_ST_fsm_state45_blk <= ap_const_logic_0;
    ap_ST_fsm_state46_blk <= ap_const_logic_0;
    ap_ST_fsm_state47_blk <= ap_const_logic_0;
    ap_ST_fsm_state48_blk <= ap_const_logic_0;
    ap_ST_fsm_state49_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state50_blk <= ap_const_logic_0;
    ap_ST_fsm_state51_blk <= ap_const_logic_0;
    ap_ST_fsm_state52_blk <= ap_const_logic_0;
    ap_ST_fsm_state53_blk <= ap_const_logic_0;
    ap_ST_fsm_state54_blk <= ap_const_logic_0;
    ap_ST_fsm_state55_blk <= ap_const_logic_0;
    ap_ST_fsm_state56_blk <= ap_const_logic_0;
    ap_ST_fsm_state57_blk <= ap_const_logic_0;
    ap_ST_fsm_state58_blk <= ap_const_logic_0;
    ap_ST_fsm_state59_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state60_blk <= ap_const_logic_0;
    ap_ST_fsm_state61_blk <= ap_const_logic_0;
    ap_ST_fsm_state62_blk <= ap_const_logic_0;
    ap_ST_fsm_state63_blk <= ap_const_logic_0;
    ap_ST_fsm_state64_blk <= ap_const_logic_0;
    ap_ST_fsm_state65_blk <= ap_const_logic_0;
    ap_ST_fsm_state66_blk <= ap_const_logic_0;
    ap_ST_fsm_state67_blk <= ap_const_logic_0;
    ap_ST_fsm_state68_blk <= ap_const_logic_0;
    ap_ST_fsm_state69_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state70_blk <= ap_const_logic_0;
    ap_ST_fsm_state71_blk <= ap_const_logic_0;
    ap_ST_fsm_state72_blk <= ap_const_logic_0;
    ap_ST_fsm_state73_blk <= ap_const_logic_0;

    ap_ST_fsm_state74_blk_assign_proc : process(ap_block_state74_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state74_on_subcall_done)) then 
            ap_ST_fsm_state74_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state74_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state75_blk_assign_proc : process(grp_pfb_block_decimator_Pipeline_read_loop_fu_140_ap_done)
    begin
        if ((grp_pfb_block_decimator_Pipeline_read_loop_fu_140_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state75_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state75_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state76_blk <= ap_const_logic_0;
    ap_ST_fsm_state77_blk <= ap_const_logic_0;

    ap_ST_fsm_state78_blk_assign_proc : process(grp_pfb_block_decimator_Pipeline_compute_loop_fu_163_ap_done)
    begin
        if ((grp_pfb_block_decimator_Pipeline_compute_loop_fu_163_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state78_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state78_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state79_blk_assign_proc : process(regslice_both_out_data_U_apdone_blk)
    begin
        if ((regslice_both_out_data_U_apdone_blk = ap_const_logic_1)) then 
            ap_ST_fsm_state79_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state79_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state7_blk <= ap_const_logic_0;
    ap_ST_fsm_state8_blk <= ap_const_logic_0;
    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_block_state74_on_subcall_done_assign_proc : process(coeff_loaded_load_reg_243, grp_pfb_block_decimator_Pipeline_load_coeffs_fu_123_ap_done)
    begin
                ap_block_state74_on_subcall_done <= ((grp_pfb_block_decimator_Pipeline_load_coeffs_fu_123_ap_done = ap_const_logic_0) and (coeff_loaded_load_reg_243 = ap_const_lv1_0));
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_state79, regslice_both_out_data_U_apdone_blk)
    begin
        if (((regslice_both_out_data_U_apdone_blk = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state79))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state79, regslice_both_out_data_U_apdone_blk)
    begin
        if (((regslice_both_out_data_U_apdone_blk = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state79))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    coeff_loaded_load_load_fu_196_p1 <= coeff_loaded;

    gmem_ARADDR_assign_proc : process(ap_CS_fsm_state2, coeff_loaded_load_reg_243, ap_CS_fsm_state74, grp_pfb_block_decimator_Pipeline_load_coeffs_fu_123_m_axi_gmem_ARADDR, gmem_ARREADY, ap_CS_fsm_state73, sext_ln23_fu_210_p1)
    begin
        if (((gmem_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            gmem_ARADDR <= sext_ln23_fu_210_p1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state73) or ((coeff_loaded_load_reg_243 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state74)))) then 
            gmem_ARADDR <= grp_pfb_block_decimator_Pipeline_load_coeffs_fu_123_m_axi_gmem_ARADDR;
        else 
            gmem_ARADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    gmem_ARLEN_assign_proc : process(ap_CS_fsm_state2, coeff_loaded_load_reg_243, ap_CS_fsm_state74, grp_pfb_block_decimator_Pipeline_load_coeffs_fu_123_m_axi_gmem_ARLEN, gmem_ARREADY, ap_CS_fsm_state73)
    begin
        if (((gmem_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            gmem_ARLEN <= ap_const_lv32_1000;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state73) or ((coeff_loaded_load_reg_243 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state74)))) then 
            gmem_ARLEN <= grp_pfb_block_decimator_Pipeline_load_coeffs_fu_123_m_axi_gmem_ARLEN;
        else 
            gmem_ARLEN <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    gmem_ARVALID_assign_proc : process(ap_CS_fsm_state2, coeff_loaded_load_reg_243, ap_CS_fsm_state74, grp_pfb_block_decimator_Pipeline_load_coeffs_fu_123_m_axi_gmem_ARVALID, gmem_ARREADY, ap_CS_fsm_state73)
    begin
        if (((gmem_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            gmem_ARVALID <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state73) or ((coeff_loaded_load_reg_243 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state74)))) then 
            gmem_ARVALID <= grp_pfb_block_decimator_Pipeline_load_coeffs_fu_123_m_axi_gmem_ARVALID;
        else 
            gmem_ARVALID <= ap_const_logic_0;
        end if; 
    end process;


    gmem_RREADY_assign_proc : process(coeff_loaded_load_reg_243, ap_CS_fsm_state74, grp_pfb_block_decimator_Pipeline_load_coeffs_fu_123_m_axi_gmem_RREADY, ap_CS_fsm_state73)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state73) or ((coeff_loaded_load_reg_243 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state74)))) then 
            gmem_RREADY <= grp_pfb_block_decimator_Pipeline_load_coeffs_fu_123_m_axi_gmem_RREADY;
        else 
            gmem_RREADY <= ap_const_logic_0;
        end if; 
    end process;


    gmem_blk_n_AR_assign_proc : process(m_axi_gmem_ARREADY, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            gmem_blk_n_AR <= m_axi_gmem_ARREADY;
        else 
            gmem_blk_n_AR <= ap_const_logic_1;
        end if; 
    end process;

    grp_pfb_block_decimator_Pipeline_compute_loop_fu_163_ap_start <= grp_pfb_block_decimator_Pipeline_compute_loop_fu_163_ap_start_reg;
    grp_pfb_block_decimator_Pipeline_compute_loop_fu_163_out_data_TREADY <= (out_data_TREADY_int_regslice and ap_CS_fsm_state78);
    grp_pfb_block_decimator_Pipeline_load_coeffs_fu_123_ap_start <= grp_pfb_block_decimator_Pipeline_load_coeffs_fu_123_ap_start_reg;
    grp_pfb_block_decimator_Pipeline_read_loop_fu_140_ap_start <= grp_pfb_block_decimator_Pipeline_read_loop_fu_140_ap_start_reg;
    in_data_TREADY <= regslice_both_in_data_U_ack_in;

    in_data_TREADY_int_regslice_assign_proc : process(grp_pfb_block_decimator_Pipeline_read_loop_fu_140_in_data_TREADY, ap_CS_fsm_state75)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state75)) then 
            in_data_TREADY_int_regslice <= grp_pfb_block_decimator_Pipeline_read_loop_fu_140_in_data_TREADY;
        else 
            in_data_TREADY_int_regslice <= ap_const_logic_0;
        end if; 
    end process;

    out_data_TVALID <= regslice_both_out_data_U_vld_out;

    pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_1_address0_assign_proc : process(grp_pfb_block_decimator_Pipeline_read_loop_fu_140_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_1_address0, grp_pfb_block_decimator_Pipeline_compute_loop_fu_163_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_1_address0, ap_CS_fsm_state75, ap_CS_fsm_state78)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state78)) then 
            pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_1_address0 <= grp_pfb_block_decimator_Pipeline_compute_loop_fu_163_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state75)) then 
            pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_1_address0 <= grp_pfb_block_decimator_Pipeline_read_loop_fu_140_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_1_address0;
        else 
            pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_1_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_1_ce0_assign_proc : process(grp_pfb_block_decimator_Pipeline_read_loop_fu_140_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_1_ce0, grp_pfb_block_decimator_Pipeline_compute_loop_fu_163_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_1_ce0, ap_CS_fsm_state75, ap_CS_fsm_state78)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state78)) then 
            pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_1_ce0 <= grp_pfb_block_decimator_Pipeline_compute_loop_fu_163_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state75)) then 
            pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_1_ce0 <= grp_pfb_block_decimator_Pipeline_read_loop_fu_140_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_1_ce0;
        else 
            pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_1_we0_assign_proc : process(grp_pfb_block_decimator_Pipeline_read_loop_fu_140_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_1_we0, ap_CS_fsm_state75)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state75)) then 
            pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_1_we0 <= grp_pfb_block_decimator_Pipeline_read_loop_fu_140_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_1_we0;
        else 
            pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_2_address0_assign_proc : process(grp_pfb_block_decimator_Pipeline_read_loop_fu_140_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_2_address0, grp_pfb_block_decimator_Pipeline_compute_loop_fu_163_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_2_address0, ap_CS_fsm_state75, ap_CS_fsm_state78)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state78)) then 
            pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_2_address0 <= grp_pfb_block_decimator_Pipeline_compute_loop_fu_163_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state75)) then 
            pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_2_address0 <= grp_pfb_block_decimator_Pipeline_read_loop_fu_140_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_2_address0;
        else 
            pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_2_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_2_ce0_assign_proc : process(grp_pfb_block_decimator_Pipeline_read_loop_fu_140_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_2_ce0, grp_pfb_block_decimator_Pipeline_compute_loop_fu_163_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_2_ce0, ap_CS_fsm_state75, ap_CS_fsm_state78)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state78)) then 
            pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_2_ce0 <= grp_pfb_block_decimator_Pipeline_compute_loop_fu_163_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state75)) then 
            pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_2_ce0 <= grp_pfb_block_decimator_Pipeline_read_loop_fu_140_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_2_ce0;
        else 
            pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_2_we0_assign_proc : process(grp_pfb_block_decimator_Pipeline_read_loop_fu_140_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_2_we0, ap_CS_fsm_state75)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state75)) then 
            pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_2_we0 <= grp_pfb_block_decimator_Pipeline_read_loop_fu_140_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_2_we0;
        else 
            pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_3_address0_assign_proc : process(grp_pfb_block_decimator_Pipeline_read_loop_fu_140_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_3_address0, grp_pfb_block_decimator_Pipeline_compute_loop_fu_163_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_3_address0, ap_CS_fsm_state75, ap_CS_fsm_state78)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state78)) then 
            pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_3_address0 <= grp_pfb_block_decimator_Pipeline_compute_loop_fu_163_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state75)) then 
            pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_3_address0 <= grp_pfb_block_decimator_Pipeline_read_loop_fu_140_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_3_address0;
        else 
            pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_3_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_3_ce0_assign_proc : process(grp_pfb_block_decimator_Pipeline_read_loop_fu_140_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_3_ce0, grp_pfb_block_decimator_Pipeline_compute_loop_fu_163_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_3_ce0, ap_CS_fsm_state75, ap_CS_fsm_state78)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state78)) then 
            pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_3_ce0 <= grp_pfb_block_decimator_Pipeline_compute_loop_fu_163_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state75)) then 
            pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_3_ce0 <= grp_pfb_block_decimator_Pipeline_read_loop_fu_140_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_3_ce0;
        else 
            pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_3_we0_assign_proc : process(grp_pfb_block_decimator_Pipeline_read_loop_fu_140_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_3_we0, ap_CS_fsm_state75)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state75)) then 
            pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_3_we0 <= grp_pfb_block_decimator_Pipeline_read_loop_fu_140_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_3_we0;
        else 
            pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_4_address0_assign_proc : process(grp_pfb_block_decimator_Pipeline_read_loop_fu_140_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_4_address0, grp_pfb_block_decimator_Pipeline_compute_loop_fu_163_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_4_address0, ap_CS_fsm_state75, ap_CS_fsm_state78)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state78)) then 
            pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_4_address0 <= grp_pfb_block_decimator_Pipeline_compute_loop_fu_163_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state75)) then 
            pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_4_address0 <= grp_pfb_block_decimator_Pipeline_read_loop_fu_140_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_4_address0;
        else 
            pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_4_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_4_ce0_assign_proc : process(grp_pfb_block_decimator_Pipeline_read_loop_fu_140_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_4_ce0, grp_pfb_block_decimator_Pipeline_compute_loop_fu_163_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_4_ce0, ap_CS_fsm_state75, ap_CS_fsm_state78)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state78)) then 
            pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_4_ce0 <= grp_pfb_block_decimator_Pipeline_compute_loop_fu_163_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state75)) then 
            pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_4_ce0 <= grp_pfb_block_decimator_Pipeline_read_loop_fu_140_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_4_ce0;
        else 
            pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_4_we0_assign_proc : process(grp_pfb_block_decimator_Pipeline_read_loop_fu_140_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_4_we0, ap_CS_fsm_state75)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state75)) then 
            pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_4_we0 <= grp_pfb_block_decimator_Pipeline_read_loop_fu_140_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_4_we0;
        else 
            pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_5_address0_assign_proc : process(grp_pfb_block_decimator_Pipeline_read_loop_fu_140_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_5_address0, grp_pfb_block_decimator_Pipeline_compute_loop_fu_163_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_5_address0, ap_CS_fsm_state75, ap_CS_fsm_state78)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state78)) then 
            pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_5_address0 <= grp_pfb_block_decimator_Pipeline_compute_loop_fu_163_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state75)) then 
            pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_5_address0 <= grp_pfb_block_decimator_Pipeline_read_loop_fu_140_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_5_address0;
        else 
            pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_5_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_5_ce0_assign_proc : process(grp_pfb_block_decimator_Pipeline_read_loop_fu_140_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_5_ce0, grp_pfb_block_decimator_Pipeline_compute_loop_fu_163_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_5_ce0, ap_CS_fsm_state75, ap_CS_fsm_state78)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state78)) then 
            pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_5_ce0 <= grp_pfb_block_decimator_Pipeline_compute_loop_fu_163_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state75)) then 
            pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_5_ce0 <= grp_pfb_block_decimator_Pipeline_read_loop_fu_140_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_5_ce0;
        else 
            pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_5_we0_assign_proc : process(grp_pfb_block_decimator_Pipeline_read_loop_fu_140_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_5_we0, ap_CS_fsm_state75)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state75)) then 
            pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_5_we0 <= grp_pfb_block_decimator_Pipeline_read_loop_fu_140_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_5_we0;
        else 
            pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_6_address0_assign_proc : process(grp_pfb_block_decimator_Pipeline_read_loop_fu_140_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_6_address0, grp_pfb_block_decimator_Pipeline_compute_loop_fu_163_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_6_address0, ap_CS_fsm_state75, ap_CS_fsm_state78)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state78)) then 
            pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_6_address0 <= grp_pfb_block_decimator_Pipeline_compute_loop_fu_163_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state75)) then 
            pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_6_address0 <= grp_pfb_block_decimator_Pipeline_read_loop_fu_140_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_6_address0;
        else 
            pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_6_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_6_ce0_assign_proc : process(grp_pfb_block_decimator_Pipeline_read_loop_fu_140_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_6_ce0, grp_pfb_block_decimator_Pipeline_compute_loop_fu_163_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_6_ce0, ap_CS_fsm_state75, ap_CS_fsm_state78)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state78)) then 
            pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_6_ce0 <= grp_pfb_block_decimator_Pipeline_compute_loop_fu_163_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state75)) then 
            pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_6_ce0 <= grp_pfb_block_decimator_Pipeline_read_loop_fu_140_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_6_ce0;
        else 
            pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_6_we0_assign_proc : process(grp_pfb_block_decimator_Pipeline_read_loop_fu_140_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_6_we0, ap_CS_fsm_state75)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state75)) then 
            pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_6_we0 <= grp_pfb_block_decimator_Pipeline_read_loop_fu_140_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_6_we0;
        else 
            pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_7_address0_assign_proc : process(grp_pfb_block_decimator_Pipeline_read_loop_fu_140_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_7_address0, grp_pfb_block_decimator_Pipeline_compute_loop_fu_163_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_7_address0, ap_CS_fsm_state75, ap_CS_fsm_state78)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state78)) then 
            pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_7_address0 <= grp_pfb_block_decimator_Pipeline_compute_loop_fu_163_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_7_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state75)) then 
            pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_7_address0 <= grp_pfb_block_decimator_Pipeline_read_loop_fu_140_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_7_address0;
        else 
            pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_7_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_7_ce0_assign_proc : process(grp_pfb_block_decimator_Pipeline_read_loop_fu_140_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_7_ce0, grp_pfb_block_decimator_Pipeline_compute_loop_fu_163_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_7_ce0, ap_CS_fsm_state75, ap_CS_fsm_state78)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state78)) then 
            pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_7_ce0 <= grp_pfb_block_decimator_Pipeline_compute_loop_fu_163_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_7_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state75)) then 
            pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_7_ce0 <= grp_pfb_block_decimator_Pipeline_read_loop_fu_140_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_7_ce0;
        else 
            pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_7_we0_assign_proc : process(grp_pfb_block_decimator_Pipeline_read_loop_fu_140_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_7_we0, ap_CS_fsm_state75)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state75)) then 
            pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_7_we0 <= grp_pfb_block_decimator_Pipeline_read_loop_fu_140_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_7_we0;
        else 
            pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_address0_assign_proc : process(grp_pfb_block_decimator_Pipeline_read_loop_fu_140_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_address0, grp_pfb_block_decimator_Pipeline_compute_loop_fu_163_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_address0, ap_CS_fsm_state75, ap_CS_fsm_state78)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state78)) then 
            pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_address0 <= grp_pfb_block_decimator_Pipeline_compute_loop_fu_163_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state75)) then 
            pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_address0 <= grp_pfb_block_decimator_Pipeline_read_loop_fu_140_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_address0;
        else 
            pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_ce0_assign_proc : process(grp_pfb_block_decimator_Pipeline_read_loop_fu_140_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_ce0, grp_pfb_block_decimator_Pipeline_compute_loop_fu_163_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_ce0, ap_CS_fsm_state75, ap_CS_fsm_state78)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state78)) then 
            pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_ce0 <= grp_pfb_block_decimator_Pipeline_compute_loop_fu_163_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state75)) then 
            pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_ce0 <= grp_pfb_block_decimator_Pipeline_read_loop_fu_140_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_ce0;
        else 
            pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_we0_assign_proc : process(grp_pfb_block_decimator_Pipeline_read_loop_fu_140_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_we0, ap_CS_fsm_state75)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state75)) then 
            pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_we0 <= grp_pfb_block_decimator_Pipeline_read_loop_fu_140_pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_we0;
        else 
            pfb_block_decimator_stream_stream_ap_fixed_const_branch_memory_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_1_address0_assign_proc : process(coeff_loaded_load_reg_243, ap_CS_fsm_state74, grp_pfb_block_decimator_Pipeline_load_coeffs_fu_123_pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_1_address0, grp_pfb_block_decimator_Pipeline_compute_loop_fu_163_pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_1_address0, ap_CS_fsm_state78)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state78)) then 
            pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_1_address0 <= grp_pfb_block_decimator_Pipeline_compute_loop_fu_163_pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_1_address0;
        elsif (((coeff_loaded_load_reg_243 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state74))) then 
            pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_1_address0 <= grp_pfb_block_decimator_Pipeline_load_coeffs_fu_123_pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_1_address0;
        else 
            pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_1_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_1_ce0_assign_proc : process(coeff_loaded_load_reg_243, ap_CS_fsm_state74, grp_pfb_block_decimator_Pipeline_load_coeffs_fu_123_pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_1_ce0, grp_pfb_block_decimator_Pipeline_compute_loop_fu_163_pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_1_ce0, ap_CS_fsm_state78)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state78)) then 
            pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_1_ce0 <= grp_pfb_block_decimator_Pipeline_compute_loop_fu_163_pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_1_ce0;
        elsif (((coeff_loaded_load_reg_243 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state74))) then 
            pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_1_ce0 <= grp_pfb_block_decimator_Pipeline_load_coeffs_fu_123_pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_1_ce0;
        else 
            pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_1_ce1_assign_proc : process(grp_pfb_block_decimator_Pipeline_compute_loop_fu_163_pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_1_ce1, ap_CS_fsm_state78)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state78)) then 
            pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_1_ce1 <= grp_pfb_block_decimator_Pipeline_compute_loop_fu_163_pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_1_ce1;
        else 
            pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_1_we0_assign_proc : process(coeff_loaded_load_reg_243, ap_CS_fsm_state74, grp_pfb_block_decimator_Pipeline_load_coeffs_fu_123_pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_1_we0)
    begin
        if (((coeff_loaded_load_reg_243 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state74))) then 
            pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_1_we0 <= grp_pfb_block_decimator_Pipeline_load_coeffs_fu_123_pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_1_we0;
        else 
            pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_2_address0_assign_proc : process(coeff_loaded_load_reg_243, ap_CS_fsm_state74, grp_pfb_block_decimator_Pipeline_load_coeffs_fu_123_pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_2_address0, grp_pfb_block_decimator_Pipeline_compute_loop_fu_163_pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_2_address0, ap_CS_fsm_state78)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state78)) then 
            pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_2_address0 <= grp_pfb_block_decimator_Pipeline_compute_loop_fu_163_pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_2_address0;
        elsif (((coeff_loaded_load_reg_243 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state74))) then 
            pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_2_address0 <= grp_pfb_block_decimator_Pipeline_load_coeffs_fu_123_pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_2_address0;
        else 
            pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_2_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_2_ce0_assign_proc : process(coeff_loaded_load_reg_243, ap_CS_fsm_state74, grp_pfb_block_decimator_Pipeline_load_coeffs_fu_123_pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_2_ce0, grp_pfb_block_decimator_Pipeline_compute_loop_fu_163_pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_2_ce0, ap_CS_fsm_state78)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state78)) then 
            pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_2_ce0 <= grp_pfb_block_decimator_Pipeline_compute_loop_fu_163_pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_2_ce0;
        elsif (((coeff_loaded_load_reg_243 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state74))) then 
            pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_2_ce0 <= grp_pfb_block_decimator_Pipeline_load_coeffs_fu_123_pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_2_ce0;
        else 
            pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_2_ce1_assign_proc : process(grp_pfb_block_decimator_Pipeline_compute_loop_fu_163_pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_2_ce1, ap_CS_fsm_state78)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state78)) then 
            pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_2_ce1 <= grp_pfb_block_decimator_Pipeline_compute_loop_fu_163_pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_2_ce1;
        else 
            pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_2_we0_assign_proc : process(coeff_loaded_load_reg_243, ap_CS_fsm_state74, grp_pfb_block_decimator_Pipeline_load_coeffs_fu_123_pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_2_we0)
    begin
        if (((coeff_loaded_load_reg_243 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state74))) then 
            pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_2_we0 <= grp_pfb_block_decimator_Pipeline_load_coeffs_fu_123_pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_2_we0;
        else 
            pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_3_address0_assign_proc : process(coeff_loaded_load_reg_243, ap_CS_fsm_state74, grp_pfb_block_decimator_Pipeline_load_coeffs_fu_123_pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_3_address0, grp_pfb_block_decimator_Pipeline_compute_loop_fu_163_pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_3_address0, ap_CS_fsm_state78)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state78)) then 
            pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_3_address0 <= grp_pfb_block_decimator_Pipeline_compute_loop_fu_163_pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_3_address0;
        elsif (((coeff_loaded_load_reg_243 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state74))) then 
            pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_3_address0 <= grp_pfb_block_decimator_Pipeline_load_coeffs_fu_123_pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_3_address0;
        else 
            pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_3_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_3_ce0_assign_proc : process(coeff_loaded_load_reg_243, ap_CS_fsm_state74, grp_pfb_block_decimator_Pipeline_load_coeffs_fu_123_pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_3_ce0, grp_pfb_block_decimator_Pipeline_compute_loop_fu_163_pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_3_ce0, ap_CS_fsm_state78)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state78)) then 
            pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_3_ce0 <= grp_pfb_block_decimator_Pipeline_compute_loop_fu_163_pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_3_ce0;
        elsif (((coeff_loaded_load_reg_243 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state74))) then 
            pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_3_ce0 <= grp_pfb_block_decimator_Pipeline_load_coeffs_fu_123_pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_3_ce0;
        else 
            pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_3_ce1_assign_proc : process(grp_pfb_block_decimator_Pipeline_compute_loop_fu_163_pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_3_ce1, ap_CS_fsm_state78)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state78)) then 
            pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_3_ce1 <= grp_pfb_block_decimator_Pipeline_compute_loop_fu_163_pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_3_ce1;
        else 
            pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_3_we0_assign_proc : process(coeff_loaded_load_reg_243, ap_CS_fsm_state74, grp_pfb_block_decimator_Pipeline_load_coeffs_fu_123_pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_3_we0)
    begin
        if (((coeff_loaded_load_reg_243 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state74))) then 
            pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_3_we0 <= grp_pfb_block_decimator_Pipeline_load_coeffs_fu_123_pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_3_we0;
        else 
            pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_4_address0_assign_proc : process(coeff_loaded_load_reg_243, ap_CS_fsm_state74, grp_pfb_block_decimator_Pipeline_load_coeffs_fu_123_pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_4_address0, grp_pfb_block_decimator_Pipeline_compute_loop_fu_163_pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_4_address0, ap_CS_fsm_state78)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state78)) then 
            pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_4_address0 <= grp_pfb_block_decimator_Pipeline_compute_loop_fu_163_pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_4_address0;
        elsif (((coeff_loaded_load_reg_243 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state74))) then 
            pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_4_address0 <= grp_pfb_block_decimator_Pipeline_load_coeffs_fu_123_pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_4_address0;
        else 
            pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_4_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_4_ce0_assign_proc : process(coeff_loaded_load_reg_243, ap_CS_fsm_state74, grp_pfb_block_decimator_Pipeline_load_coeffs_fu_123_pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_4_ce0, grp_pfb_block_decimator_Pipeline_compute_loop_fu_163_pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_4_ce0, ap_CS_fsm_state78)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state78)) then 
            pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_4_ce0 <= grp_pfb_block_decimator_Pipeline_compute_loop_fu_163_pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_4_ce0;
        elsif (((coeff_loaded_load_reg_243 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state74))) then 
            pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_4_ce0 <= grp_pfb_block_decimator_Pipeline_load_coeffs_fu_123_pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_4_ce0;
        else 
            pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_4_ce1_assign_proc : process(grp_pfb_block_decimator_Pipeline_compute_loop_fu_163_pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_4_ce1, ap_CS_fsm_state78)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state78)) then 
            pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_4_ce1 <= grp_pfb_block_decimator_Pipeline_compute_loop_fu_163_pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_4_ce1;
        else 
            pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_4_we0_assign_proc : process(coeff_loaded_load_reg_243, ap_CS_fsm_state74, grp_pfb_block_decimator_Pipeline_load_coeffs_fu_123_pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_4_we0)
    begin
        if (((coeff_loaded_load_reg_243 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state74))) then 
            pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_4_we0 <= grp_pfb_block_decimator_Pipeline_load_coeffs_fu_123_pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_4_we0;
        else 
            pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_address0_assign_proc : process(coeff_loaded_load_reg_243, ap_CS_fsm_state74, grp_pfb_block_decimator_Pipeline_load_coeffs_fu_123_pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_address0, grp_pfb_block_decimator_Pipeline_compute_loop_fu_163_pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_address0, ap_CS_fsm_state78)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state78)) then 
            pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_address0 <= grp_pfb_block_decimator_Pipeline_compute_loop_fu_163_pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_address0;
        elsif (((coeff_loaded_load_reg_243 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state74))) then 
            pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_address0 <= grp_pfb_block_decimator_Pipeline_load_coeffs_fu_123_pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_address0;
        else 
            pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_ce0_assign_proc : process(coeff_loaded_load_reg_243, ap_CS_fsm_state74, grp_pfb_block_decimator_Pipeline_load_coeffs_fu_123_pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_ce0, grp_pfb_block_decimator_Pipeline_compute_loop_fu_163_pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_ce0, ap_CS_fsm_state78)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state78)) then 
            pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_ce0 <= grp_pfb_block_decimator_Pipeline_compute_loop_fu_163_pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_ce0;
        elsif (((coeff_loaded_load_reg_243 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state74))) then 
            pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_ce0 <= grp_pfb_block_decimator_Pipeline_load_coeffs_fu_123_pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_ce0;
        else 
            pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_ce1_assign_proc : process(grp_pfb_block_decimator_Pipeline_compute_loop_fu_163_pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_ce1, ap_CS_fsm_state78)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state78)) then 
            pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_ce1 <= grp_pfb_block_decimator_Pipeline_compute_loop_fu_163_pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_ce1;
        else 
            pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_we0_assign_proc : process(coeff_loaded_load_reg_243, ap_CS_fsm_state74, grp_pfb_block_decimator_Pipeline_load_coeffs_fu_123_pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_we0)
    begin
        if (((coeff_loaded_load_reg_243 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state74))) then 
            pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_we0 <= grp_pfb_block_decimator_Pipeline_load_coeffs_fu_123_pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_we0;
        else 
            pfb_block_decimator_stream_stream_ap_fixed_const_local_coeffs_we0 <= ap_const_logic_0;
        end if; 
    end process;

        sext_ln23_fu_210_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln_reg_247),64));

end behav;
