<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="UTF-8" />
  <meta name="viewport" content="width=device-width, initial-scale=1.0"/>
  <title>Hari Narayana | VLSI Physical Design</title>
  <style>
    body {
      font-family: 'Segoe UI', sans-serif;
      background-color: #f7f9fc;
      margin: 0;
      padding: 0;
      color: #333;
    }
    header {
      background-color: #1a1a1a;
      color: white;
      padding: 20px;
      text-align: center;
    }
    h1 {
      margin: 0;
      font-size: 2em;
    }
    .container {
      max-width: 900px;
      margin: auto;
      padding: 20px;
    }
    section {
      margin-bottom: 30px;
    }
    h2 {
      color: #0056b3;
      border-bottom: 2px solid #ccc;
      padding-bottom: 5px;
    }
    a {
      color: #0056b3;
      text-decoration: none;
    }
    ul {
      padding-left: 20px;
    }
    .project, .experience {
      margin-bottom: 15px;
    }
  </style>
</head>
<body>
  <header>
    <h1>Hari Narayana Burra</h1>
    <p>MS in ECE @ UMass Amherst | VLSI Physical Design | ASIC Implementation | GLSVLSI 2025 Author</p>
    <p>
      <a href="mailto:hburra@umass.edu">hburra@umass.edu</a> |
      <a href="https://linkedin.com/in/Hari1704" target="_blank">LinkedIn</a> |
      <a href="https://github.com/HariNarayana123" target="_blank">GitHub</a>
    </p>
  </header>

  <div class="container">
    <section>
      <h2>About Me</h2>
      <p>
        I am a graduate student in Electrical and Computer Engineering at the University of Massachusetts Amherst,
        with hands-on experience in RTL-to-GDSII flow, STA, CTS, and physical design verification using industry-standard
        tools from Synopsys and Cadence. My interests include secure hardware design, clock domain crossing analysis,
        and testability-aware digital implementation.
      </p>
    </section>

    <section>
      <h2>Resume</h2>
      <p><a href="HariNarayana_Resume.pdf" download>Download my resume (PDF)</a></p>
    </section>

    <section>
      <h2>Projects</h2>
      <div class="project">
        <strong>RTL-to-GDSII Flow Automation</strong>
        <p>Automated synthesis, floorplanning, PnR, CTS, and timing closure for digital blocks (>10M gates) using Synopsys DC, Cadence Innovus, and PrimeTime.</p>
      </div>
      <div class="project">
        <strong>Security-Aware Physical Design</strong>
        <p>Published research (GLSVLSI 2025) on secure placement methodology achieving improved PPA and reduced wirelength across benchmark circuits.</p>
      </div>
      <div class="project">
        <strong>DFT & Built-in Self-Test (BIST)</strong>
        <p>Designed PPSFP fault simulation and implemented BIST using LFSR and MISR with high fault coverage for ISCAS circuits.</p>
      </div>
    </section>

    <section>
      <h2>Publications</h2>
      <ul>
        <li>
          "Security Aware Placement for Split Manufactured Integrated Circuit Design Flows" – GLSVLSI 2025 (Accepted)
        </li>
      </ul>
    </section>

    <section>
      <h2>Skills</h2>
      <ul>
        <li>RTL-to-GDSII • Clock Tree Synthesis (CTS) • Static Timing Analysis (STA)</li>
        <li>Cadence Innovus • Synopsys DC • PrimeTime • Formality</li>
        <li>DFT • Floorplanning • Physical Verification (DRC/LVS)</li>
        <li>Languages: Verilog, SystemVerilog, TCL, C++, Python</li>
      </ul>
    </section>
  </div>
</body>
</html>
