Running: C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/enrique ballesteros/Desktop/Tercero/TOC/toc-practicas/Practica6/Nueva carpeta/practica6alternativa/test_isim_beh.exe -prj C:/Users/enrique ballesteros/Desktop/Tercero/TOC/toc-practicas/Practica6/Nueva carpeta/practica6alternativa/test_beh.prj work.test 
ISim P.15xf (signature 0xc3576ebc)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/enrique ballesteros/Desktop/Tercero/TOC/toc-practicas/Practica6/Nueva carpeta/practica6alternativa/../ram.vhd" into library work
Parsing VHDL file "C:/Users/enrique ballesteros/Desktop/Tercero/TOC/toc-practicas/Practica6/Nueva carpeta/practica6alternativa/../practica6.vhd" into library work
Parsing VHDL file "C:/Users/enrique ballesteros/Desktop/Tercero/TOC/toc-practicas/Practica6/Nueva carpeta/practica6alternativa/../test.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture circuito of entity ram [ram_default]
Compiling architecture circuito_cam of entity cam [cam_default]
Compiling architecture behavior of entity test
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 9 VHDL Units
Built simulation executable C:/Users/enrique ballesteros/Desktop/Tercero/TOC/toc-practicas/Practica6/Nueva carpeta/practica6alternativa/test_isim_beh.exe
Fuse Memory Usage: 32656 KB
Fuse CPU Usage: 1419 ms
