

================================================================
== Vivado HLS Report for 'devnull'
================================================================
* Date:           Mon Nov 27 23:35:25 2017

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        devnulldata
* Solution:       zybe
* Product family: zynq
* Target device:  xc7z010clg225-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|      3.26|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- loop    |    ?|    ?|         2|          -|          -|     ?|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|    101|     53|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|      -|      -|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|     60|
|Register         |        -|      -|    100|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      0|    201|    113|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      0|   ~0  |   ~0  |
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+-----+----+------------+------------+
    |    Variable Name   | Operation| DSP48E|  FF | LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+-----+----+------------+------------+
    |counter_V_fu_59_p2  |     +    |      0|  101|  37|          32|           1|
    |exitcond_fu_54_p2   |   icmp   |      0|    0|  16|          32|          32|
    +--------------------+----------+-------+-----+----+------------+------------+
    |Total               |          |      0|  101|  53|          64|          33|
    +--------------------+----------+-------+-----+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm             |  27|          5|    1|          5|
    |params_V_Addr_A_orig  |  15|          3|   32|         96|
    |params_V_WEN_A        |   9|          2|    4|          8|
    |t_V_reg_43            |   9|          2|   32|         64|
    +----------------------+----+-----------+-----+-----------+
    |Total                 |  60|         12|   69|        173|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------+----+----+-----+-----------+
    |       Name       | FF | LUT| Bits| Const Bits|
    +------------------+----+----+-----+-----------+
    |ap_CS_fsm         |   4|   0|    4|          0|
    |counter_V_reg_83  |  32|   0|   32|          0|
    |max_V_reg_70      |  32|   0|   32|          0|
    |t_V_reg_43        |  32|   0|   32|          0|
    +------------------+----+----+-----+-----------+
    |Total             | 100|   0|  100|          0|
    +------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------+-----+-----+------------+--------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs |    devnull   | return value |
|ap_rst           |  in |    1| ap_ctrl_hs |    devnull   | return value |
|ap_start         |  in |    1| ap_ctrl_hs |    devnull   | return value |
|ap_done          | out |    1| ap_ctrl_hs |    devnull   | return value |
|ap_idle          | out |    1| ap_ctrl_hs |    devnull   | return value |
|ap_ready         | out |    1| ap_ctrl_hs |    devnull   | return value |
|params_V_Addr_A  | out |   32|    bram    |   params_V   |     array    |
|params_V_EN_A    | out |    1|    bram    |   params_V   |     array    |
|params_V_WEN_A   | out |    4|    bram    |   params_V   |     array    |
|params_V_Din_A   | out |   32|    bram    |   params_V   |     array    |
|params_V_Dout_A  |  in |   32|    bram    |   params_V   |     array    |
+-----------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 4
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / (!exitcond)
4 --> 
	3  / true
* FSM state operations: 

 <State 1>: 3.25ns
ST_1: params_V_addr (3)  [1/1] 0.00ns
:1  %params_V_addr = getelementptr [1024 x i32]* %params_V, i32 0, i32 0

ST_1: max_V (5)  [2/2] 3.25ns  loc: Z:/Documents/workspace/zysh101/src/hls/devnull.cpp:8
:3  %max_V = load i32* %params_V_addr, align 4


 <State 2>: 3.25ns
ST_2: StgValue_7 (2)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecMemCore([1024 x i32]* %params_V, [1 x i8]* @p_str1, [12 x i8]* @p_str2, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_2: StgValue_8 (4)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecInterface([1024 x i32]* %params_V, [5 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_2: max_V (5)  [1/2] 3.25ns  loc: Z:/Documents/workspace/zysh101/src/hls/devnull.cpp:8
:3  %max_V = load i32* %params_V_addr, align 4

ST_2: params_V_addr_1 (6)  [1/1] 0.00ns  loc: Z:/Documents/workspace/zysh101/src/hls/devnull.cpp:12
:4  %params_V_addr_1 = getelementptr [1024 x i32]* %params_V, i32 0, i32 1

ST_2: StgValue_11 (7)  [1/1] 1.59ns  loc: Z:/Documents/workspace/zysh101/src/hls/devnull.cpp:9
:5  br label %1


 <State 3>: 3.26ns
ST_3: t_V (9)  [1/1] 0.00ns
:0  %t_V = phi i32 [ 0, %0 ], [ %counter_V, %2 ]

ST_3: exitcond (10)  [1/1] 3.26ns  loc: Z:/Documents/workspace/zysh101/src/hls/devnull.cpp:9
:1  %exitcond = icmp eq i32 %t_V, %max_V

ST_3: counter_V (11)  [1/1] 2.90ns  loc: Z:/Documents/workspace/zysh101/src/hls/devnull.cpp:11
:2  %counter_V = add i32 %t_V, 1

ST_3: StgValue_15 (12)  [1/1] 0.00ns  loc: Z:/Documents/workspace/zysh101/src/hls/devnull.cpp:9
:3  br i1 %exitcond, label %3, label %2

ST_3: StgValue_16 (18)  [1/1] 0.00ns  loc: Z:/Documents/workspace/zysh101/src/hls/devnull.cpp:14
:0  ret void


 <State 4>: 3.25ns
ST_4: StgValue_17 (14)  [1/1] 0.00ns  loc: Z:/Documents/workspace/zysh101/src/hls/devnull.cpp:10
:0  call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str) nounwind

ST_4: StgValue_18 (15)  [1/1] 3.25ns  loc: Z:/Documents/workspace/zysh101/src/hls/devnull.cpp:12
:1  store i32 %counter_V, i32* %params_V_addr_1, align 4

ST_4: StgValue_19 (16)  [1/1] 0.00ns  loc: Z:/Documents/workspace/zysh101/src/hls/devnull.cpp:13
:2  br label %1



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ params_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=bram:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
params_V_addr   (getelementptr) [ 00100]
StgValue_7      (specmemcore  ) [ 00000]
StgValue_8      (specinterface) [ 00000]
max_V           (load         ) [ 00011]
params_V_addr_1 (getelementptr) [ 00011]
StgValue_11     (br           ) [ 00111]
t_V             (phi          ) [ 00010]
exitcond        (icmp         ) [ 00011]
counter_V       (add          ) [ 00111]
StgValue_15     (br           ) [ 00000]
StgValue_16     (ret          ) [ 00000]
StgValue_17     (specloopname ) [ 00000]
StgValue_18     (store        ) [ 00000]
StgValue_19     (br           ) [ 00111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="params_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="params_V"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1004" name="params_V_addr_gep_fu_22">
<pin_list>
<pin id="23" dir="0" index="0" bw="32" slack="0"/>
<pin id="24" dir="0" index="1" bw="1" slack="0"/>
<pin id="25" dir="0" index="2" bw="1" slack="0"/>
<pin id="26" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="params_V_addr/1 "/>
</bind>
</comp>

<comp id="30" class="1004" name="grp_access_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="10" slack="0"/>
<pin id="32" dir="0" index="1" bw="32" slack="1"/>
<pin id="33" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="max_V/1 StgValue_18/4 "/>
</bind>
</comp>

<comp id="35" class="1004" name="params_V_addr_1_gep_fu_35">
<pin_list>
<pin id="36" dir="0" index="0" bw="32" slack="0"/>
<pin id="37" dir="0" index="1" bw="1" slack="0"/>
<pin id="38" dir="0" index="2" bw="1" slack="0"/>
<pin id="39" dir="1" index="3" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="params_V_addr_1/2 "/>
</bind>
</comp>

<comp id="43" class="1005" name="t_V_reg_43">
<pin_list>
<pin id="44" dir="0" index="0" bw="32" slack="1"/>
<pin id="45" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_V (phireg) "/>
</bind>
</comp>

<comp id="47" class="1004" name="t_V_phi_fu_47">
<pin_list>
<pin id="48" dir="0" index="0" bw="1" slack="1"/>
<pin id="49" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="50" dir="0" index="2" bw="32" slack="0"/>
<pin id="51" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="52" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V/3 "/>
</bind>
</comp>

<comp id="54" class="1004" name="exitcond_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="32" slack="0"/>
<pin id="56" dir="0" index="1" bw="32" slack="1"/>
<pin id="57" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/3 "/>
</bind>
</comp>

<comp id="59" class="1004" name="counter_V_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="32" slack="0"/>
<pin id="61" dir="0" index="1" bw="1" slack="0"/>
<pin id="62" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="counter_V/3 "/>
</bind>
</comp>

<comp id="65" class="1005" name="params_V_addr_reg_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="10" slack="1"/>
<pin id="67" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="params_V_addr "/>
</bind>
</comp>

<comp id="70" class="1005" name="max_V_reg_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="1"/>
<pin id="72" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_V "/>
</bind>
</comp>

<comp id="75" class="1005" name="params_V_addr_1_reg_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="10" slack="2"/>
<pin id="77" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="params_V_addr_1 "/>
</bind>
</comp>

<comp id="83" class="1005" name="counter_V_reg_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="32" slack="0"/>
<pin id="85" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="counter_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="27"><net_src comp="0" pin="0"/><net_sink comp="22" pin=0"/></net>

<net id="28"><net_src comp="2" pin="0"/><net_sink comp="22" pin=1"/></net>

<net id="29"><net_src comp="2" pin="0"/><net_sink comp="22" pin=2"/></net>

<net id="34"><net_src comp="22" pin="3"/><net_sink comp="30" pin=0"/></net>

<net id="40"><net_src comp="0" pin="0"/><net_sink comp="35" pin=0"/></net>

<net id="41"><net_src comp="2" pin="0"/><net_sink comp="35" pin=1"/></net>

<net id="42"><net_src comp="16" pin="0"/><net_sink comp="35" pin=2"/></net>

<net id="46"><net_src comp="2" pin="0"/><net_sink comp="43" pin=0"/></net>

<net id="53"><net_src comp="43" pin="1"/><net_sink comp="47" pin=0"/></net>

<net id="58"><net_src comp="47" pin="4"/><net_sink comp="54" pin=0"/></net>

<net id="63"><net_src comp="47" pin="4"/><net_sink comp="59" pin=0"/></net>

<net id="64"><net_src comp="16" pin="0"/><net_sink comp="59" pin=1"/></net>

<net id="68"><net_src comp="22" pin="3"/><net_sink comp="65" pin=0"/></net>

<net id="69"><net_src comp="65" pin="1"/><net_sink comp="30" pin=0"/></net>

<net id="73"><net_src comp="30" pin="2"/><net_sink comp="70" pin=0"/></net>

<net id="74"><net_src comp="70" pin="1"/><net_sink comp="54" pin=1"/></net>

<net id="78"><net_src comp="35" pin="3"/><net_sink comp="75" pin=0"/></net>

<net id="79"><net_src comp="75" pin="1"/><net_sink comp="30" pin=0"/></net>

<net id="86"><net_src comp="59" pin="2"/><net_sink comp="83" pin=0"/></net>

<net id="87"><net_src comp="83" pin="1"/><net_sink comp="47" pin=2"/></net>

<net id="88"><net_src comp="83" pin="1"/><net_sink comp="30" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: params_V | {4 }
 - Input state : 
	Port: devnull : params_V | {1 2 }
  - Chain level:
	State 1
		max_V : 1
	State 2
	State 3
		exitcond : 1
		counter_V : 1
		StgValue_15 : 2
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------|---------|---------|
| Operation| Functional Unit |    FF   |   LUT   |
|----------|-----------------|---------|---------|
|    add   | counter_V_fu_59 |   101   |    37   |
|----------|-----------------|---------|---------|
|   icmp   |  exitcond_fu_54 |    0    |    16   |
|----------|-----------------|---------|---------|
|   Total  |                 |   101   |    53   |
|----------|-----------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   counter_V_reg_83   |   32   |
|     max_V_reg_70     |   32   |
|params_V_addr_1_reg_75|   10   |
| params_V_addr_reg_65 |   10   |
|      t_V_reg_43      |   32   |
+----------------------+--------+
|         Total        |   116  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_30 |  p0  |   3  |  10  |   30   ||    15   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   30   ||  1.773  ||    15   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   101  |   53   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   15   |
|  Register |    -   |   116  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   217  |   68   |
+-----------+--------+--------+--------+
