t qo provis track fluid polici input queue switch a concept track fluid polici packet polici extend input queue switch consid speedup switch one one interest applic track polici tdma satellit switch elabor special case switch shown track nonanticip polici alway exist found that gener nonanticip polici exist switch two input output port gener case n n switch heurist track polici provid heurist algorithm base two notion port track critic link notion employ deriv heurist track polici well simul result show use heurist algorithm two basic concept reli on b introduct one main issu design integr servic network provid servic perform requir broad rang applic applic requir translat network quantit paramet common perform measur packet loss probabl delay jitter delay jitter characterist switch network determin schedul algorithm use switch incom traffic pattern hand network also capabl analyz amount resourc particular applic requir base analysi connect request admit reject therefor import network design understand effect schedul polici connect perform usag network resourc mani case easier perform analysi design schedul polici model assumpt traffic arriv treat fluid ie realist case inform organ packet taken account fluid polici assum everi time instant arbitrari fraction link capac share among differ applic although practic situat idealist assump tion enabl us analyz effect schedul polici network resourc well major perform pa ramet therefor design schedul polici conveni one approach design packet polici first find appropri fluid polici deriv packet polici resembl track fluid polici certain sens exist packet track polici well establish fact singl link case fact sever track polici suggest perform effici analyz howev exist polici input queue switch still open problem main subject paper research schedul n theta n switch mainli concentr output queue switch n theta n switch possibl n input packet output time order accommod scenario output queue switch switch fabric work n time faster line rate might accept moder size switch work moder line rate capac line well switch size increas memori suffici bandwidth avail input queue becom attract altern one way circumv problem combin input output queue cioq switch limit speed match output sequenc pure output queue switch fact shown speed suffici resembl output pattern output queue switch howev schedul algorithm propos fairli complic arbit still requir receiv inform input port switch speed n paper consid input queue switch everi input output port servic packet per time unit all packet consid equal size fluid polici model everi time slot everi input output port connect sever output input port howev total servic rate port exceed capac packet polici everi input output port connect one output input port everi time slot ie speed switch fabric circum stanc object find packet polici track given fluid polici appropri manner special case theta switch exist track polici prove nonanticip track polici provid gener case heurist algorithm good perfect track properti propos fact simul done less percent packet lost track fluid polici util switch around anoth interest applic track polici schedul tdma satellit switch tdmass multiperiod messag problem object schedul packet everi period connect stream arriv next packet sinc usual possibl queue packet satellit switch input queue model appropri case fluid polici accomplish specifi tdma object trivial origin problem solv specifi packet polici tract fluid polici organ paper follow next sec tion review concept fluid track poli cie provid feasibl condit casesth problem schedul multiperiod messag tdmass explain elabor section iii show problem essenti special case pose input queue schedul problem section iv show theta switch track polici alway exist provid nonanticip algorithm find track polici section also address problem provid packet polici satisfi prespecifi packet deadlin section v use idea regard design heurist track polici given base concept heurist simul algorithm propos heurist algorithm appli schedul multiperiod tdmass simul result given ii fluid packet track polici consid input queue switch serv fix size packet input output port capac serv packet per time unit sinc queue exist input port latter assumpt impli traffic packet per unit time transfer input port given output port assum time slot length slot equal length packet slot number start slot k take time interv begin end time slot k packet arriv begin time slot packet origin input port destin output port j serv fcf two broad class polici consid fluid packet polici time slot k fluid polici tran unit inform input port output port j w ij k nonneg real number measur unit packet sinc one unit work transfer given input port output port sinc queue permit output port w ij ks must satisfi follow inequ packet polici base assumpt time slot input port transmit singl packet one output port therefor packet polici j ij k number packet transmit port port j slot k either no packet transmiss slot singl packet transmiss slot k packet polici feasibl everi time slot k have note condit impli k singl column row matrix is matrix j ij k subpermut matrix usual fluid polici cannot appli directli network sinc mix traffic belong differ packet allow howev consid paper perform analysi schedul polici design often conveni fluid polici approach design packet polici first design analyz fluid polici implement packet polici resembl certain sens departur process fluid polici packet polici call track pol ici precis purpos use follow definit definit i given fluid polici say packet polici track everi packet depart packet polici latest end time slot packet depart fluid polici basic question track polici exist given fluid polici question answer posit singl link case differ session share singl link case perhap well known fluid polici gp rate control servic disciplin sever track polici suggest singl link case concept gp rate control schedul extend multiinputmultioutput input queue switch howev exist track polici switch still open question search track polici convert anoth schedul problem schedul packet dead line suppos set packet given everi packet two associ time stamp first time stamp elig time time schedul packet instanc arriv time packet switch second time stamp deadlin packet object schedul packet insid time frame elig time deadlin time obvious packet schedul polici satisfi deadlin induc fluid polici track packet polici definit section iv studi special case theta switch prove special case theta switch everi feasibl fluid polici exist feasibl packet polici fact proof construct provid algorithm deriv track polici also show natur extens earliest deadlin first schedul use solv problem schedul packet deadlin gener case n theta n input queu switch current investig latter case provid paper heurist algorithm show good perform number simul studi iii multiperiod tdma satellit switch one potenti applic track polici schedul tdma satellit switch tdmass convent method schedul base inukai method method base assumpt messag period schedul done frame length equal period messag repeat period thereaft let l equal maximum number packet servic inputoutput port one period set messag schedul everi port total number packet servic l inukai provid schedul algorithm set schedul messag inukai algorithm work appropri messag differ period let messag input port output port dm period pm appli inukai method frame length set lcm messag period say l messag m lpm unit length packet schedul frame packet associ one period origin messag then use inukai method alloc packet insid frame length l problem control place packet insid frame inukai method thu possibl packet attribut singl period messag place next other assign suffer high jitter moreov delay packet equal l larg suppos object schedul everi packet time frame period thu everi packet toler delay period question aris whether possibl provid schedul constraint necessari condit schedul util everi input port output port j greater uniti ie one consid fluid polici easi provid schedul provid satisfi specif consid fluid polici assign fix servic rate pm everi messag m polici switch start servic everi packet immedi arriv take pm time unit complet servic mean target deadlin accomplish therefor provid packet polici track fluid polici packet polici satisfi delay constraint well becom necessari suffici condit schedul packet polici specifi constraint philp liu conjectur necessari suffici condit schedul specifi delay constraint gile hajek prove conjectur special case model messag sort base period that moreov everi two subsequ messag have k integ unfortun algorithm work well gener case saw correct conjectur trivial fluid polici prove packet polici next section show exist track polici special case theta switch thu conjectur prove special case theta switch iv section consid theta input queue switch provid algorithm design packet polici track given fluid polici total amount traffic transfer fluid polici input port output port j end slot k thu have condit follow address follow problem problem i find sequenc subpermut matric k ij solut problem found packet polici use subpermut matrix jk schedul packet slot k track given fluid polici see thi notic first accord leftmost inequ end slot k integ number packet complet transmiss input port output port j fluid polici least number packet complet transmiss input output port packet polici fact packet port j serv fcf polici impli that packet complet transmiss slot l fluid pol ici also complet transmiss latest end slot l packet polici note next realiz packet polici serv packet arriv switch ensur rightmost inequ see thi notic accord inequ number packet complet transmiss input output port j packet polici cannot exceed number packet complet transmiss j fluid polici moreov w ij k integ necessarili fact packet serv fcf polici impli that packet cannot complet transmiss slot k packet polici unless part packet alreadi transmit end slot k fluid polici sinc fluid polici feasibl never begin transmiss packet arriv hold packet polici note solv problem i fact packet polici track finish time packet fluid polici also time fluid polici start transmiss packet proceed need anoth definit definit ii integ valu matrix call u neighbor matrix w ij j ij i address stricter version problem i problem ii find sequenc subpermut matric k ik uneighbor ij proceed provid solut problem ii proof induct begin slot traffic process either polici fluid pack tize set assum found appropri subpermut matric slot k show construct sub permut matrix slot k jk base ik matrix ik jk subpermut matrix see note first second inequ hold next show singl column row see thi note henc singl in say column k gammax sincex last inequ contradict fact show ik satisfi also remain prove matrix ik con sider say column distinguish follow case case j hencex third relat hold fourth relat correct sincebffc integ fifth relat follow case j k bw sinc also conclud differ valu need distinguish follow subcas subcas k last relat correct sinc subcas k last relat follow sinc j remain consid case w noninteg i may redefin j still subpermut matrix see thi consid follow two case a column alreadi j say subpermut matrix know j k therefor set j still subpermut matrix jk b j k set j k one still subpermut matrix jk order show still hold modifi jk note sinc c w k noninteg clearli show hold note sinc modifi matrix j k appli argument case abov may continu fashion examin rest column row updat necessari matrix j eventu matrix uneighbor k accord procedur abov follow algorithm creat track polici ie gener subpermut matrix jk algorithm begin slot creat matrix element column row say column hold noninteg redefin j modifi matrix jk still subpermut matrix note polici obtain way nonanticip ie depend futur arriv therefor implement onlin far shown track polici exist procedur convert fluid polici packet track polici given previou section mention obtain track polici convert problem deadlin schedul problem solv problem follow simpl extens edf algorithm theta switch given polici call edf alway come admiss schedul schedul exist schedul admiss satisfi deadlin a perflow track far consid perlink track polici prove exist theta switch basic show everi fluid polici exist packet polici track aggreg traffic go everi input port everi output port j mani circumst quit enough aggreg traffic pair inputoutput node consist sever distinct flow session gener provid perflow qo fluid polici work granular flow guarante servic rate given everi flow individu also reflect packet track polici specif correspond packet polici track servic given everi flow fluid polici let w l ij k l ij k total amount flow l traffic transfer port j time k fluid polici packet polici p respect then packet polici p perflow track polici f if bw l ij kc l obvious impli stricter definit track poli cie recent abl prove notion track polici theta switch well result given without proof follow theorem theorem consid arbitrari fluid polici f input queue theta switch exist nonanticip packet polici p track individu servic given everi flow fluid polici f b qo provis theta switch altern approach qo provis problem view directli requir realtim traffic attempt satisfi them natur framework approach deadlin satisfact everi packet present upon arriv maximum wait time may toler deadlin determin depart schedul attempt satisfi mani deadlin possibl singl link known earliest deadlin first polici satisfi packet deadlin satisfi show effect achiev theta switch notion gener link i j everi slot let ij t earliest deadlin among backlog packet two servic configur g let sort deadlin vector associ two configur first compon alway minimum deadlin ie say deadlin vector lexicograph smaller j if d d definit iii schedul polici edf polici everi time slot select configur minimum lexicograph deadlin vector edf natur extens edf theta case suppos sequenc packet deadlin given known deadlin satisfi ie feasibl schedul meet deadlin then schedul polici edf also satisfi deadlin proof claim straightforward similar proof result edf polici singl link case edf polici appli obtain track pol ici case everi time slot k deadlin packet set end time slot depart switch fluid polici depart time calcul base assumpt futur arriv note crucial inform schedul rel order packet departur time depart time themselv assum futur arriv chang departur order packet departur order obtain futur arriv assumpt correct regardless futur arriv therefor edf polici would nonanticip track polici illustr next section basic assumpt regard independ futur arriv departur order backlog packet reason assumpt gener case n theta n switch v heurist algorithm let f feasibl fluid polici everi time slot k specifi appropri fluid schedul matrix wk schedul matrix wk n theta n matrix indic rate transmiss everi input port everi output port function arriv a k back log traffic q k time k gener arriv process nonanticip therefor schedul function known advanc circumst imposs track fluid polici perfectli n illustr exampl ffl exampl consid theta switch let without loss gener assum track polici select follow two subpermut matric two first time slot assum fluid polici arriv packet higher prioriti take follow rate matrix next time slot clear fluid polici finish four packet link third time slot none schedul first two time slot packet polici thu end third time slot track polici will least miss deadlin packet worth mention one crucial assumpt singl link share case departur order packet present node independ futur arriv valid justifi assumpt n theta n case properti nonanticip track algorithm singl link case due assumpt one expect similar result regard nonanticip track polici hold n theta n switch recal alreadi provid nonanticip track polici theta case exampl show result gener n theta n case fact motiv us seek heurist algorithm good perfect track properti intend provid complet effici track polici here want illustr appropri approach design track polici basic introduc two main concept could employ design track poli cie illustr simul result simpl track polici implement base two concept two concept elabor section port base track critic link a base track one way implement packet track polici base weight match bipartit graph method weight link differ fluid polici track polici total job done link call weight track weight ij k add posit weight link associ everi input output port assign weight correspond vertex bipartit graph show vertex weight v v j ad weight link regardless sign one neg weight would lessen total weight vertex reduc chanc posit weight the lag one schedul next select criterion function weight node match perhap one left match attempt optim propos two possibl candid here summat criterion one possibl candid maxim summat schedul vertic weight way everi step select set node overal maximum weight therefor overal lag track polici minim priorit criterion possibl choic would priorit criterion node priorit base weight node greater weight higher prioriti node exclud match includ necessit remov node higher prioriti match approach absolut lag valu node consid essenti one greater lag weight schedul hard show mention criteria equival due special structur bipartit graph next lemma prove equival two criteria repres optim match graph base summat prioriti criterion then optim base prioriti summat criterion too proof suppos repres optim match graph base summat criterion optim base prioriti criterion let optim match graph base prioriti criterion let node consid graph graph consist link one one two graph maximum degre vertex g two therefor consist union distinct path loop first vertex path g degre one focu path two altern case possibl number node path either even odd even last node path also member intermedi node belong match thu replac altern set link path belong belong two vertic includ contradict optim assumpt number vertic path odd last vertex member onli last node less weight first vertex otherwis optim graph base prioriti criterion greater weight contradict optim thu weight equal s therefor everi node node equal weight vice versa mean graph optim accord criteria argument also provid algorithm deriv optim match graph algorithm base explor augment path similar case maximum match algorithm differ maximum match case search result better match whenev free node detect here search result better match node smaller weight first node augment path detect follow algorithm find maximum weight vertex match match algorithm sort node accord weight select highest weight node match select yet search augment path start select node step search end success either free vertex detect an augment path found node smaller weight first node found search end unsuccess possibl path search none mention case occur repeat step node select although bipartit match algorithm extens use schedul switch either base maximum link edg weight match maximum match algorithm problem maximum link weight match algorithm complex problem maximum match algorithm poor perform vertex base match consid intermedi solut enhanc perform schedul algorithm base vertex maximum match select appropri initi set elig link provid ar biter modifi weight node urgent schedul basic consid two stage schedul first step set elig link schedul weight vertic deriv next step arbit select link match base optimum vertex weight match algorithm describ abov one way select elig set link track problem base notion critic link critic link urgent schedul schedul track polici loos track fluid polici link detect noncrit link share input output port critic link exclud precis definit critic node given next section b critic port link critic port port schedul next time slot order miss deadlin futur exampl suppos begin k gamma th time slot let say two packet one node j node j deadlin k note schedul packet deadlin miss k gamma th time slot howev definit miss deadlin subsequ time slot say node critic node link i associ critic link gener suffici condit port critic time k least packet deadlin less equal k p denot state suffici condit word might critic port detect well advanc use criterion case track polici deadlin packet implicitli given equal end time slot packet depart switch fluid polici may know deadlin well advanc sinc futur rate everi link fluid polici depend futur arriv nonanticip nevertheless may approxim deadlin everi packet base backlog traffic averag arriv rate link for instanc base oe ae flow model atm traffic also approach constant rate assign session regardless arriv process multiperiod messag tdmass rate control servic disciplin case network packet assign session avail time schedul packet kind traffic for instanc best effort traffic use avail slot next issu set appropri inspect horizon inspect horizon number time slot futur inspect detect critic node base ex periment found inspect horizon around five ade quat fact tradeoff involv here increas inspect horizon help us detect critic link increas complex algorithm well detect critic port know schedul one critic link associ that otherwis miss deadlin thu remov link associ critic port critic way chanc schedul arbitr one critic link increas also increas weight critic port constant weight becom greater noncrit port therefor node priorit schedul critic node detect algorithm describ critic node detect algorithm everi node j step calcul number packet sent next time slot number packet sent next l time step equal l correspond node critic moreov associ link least send one packet next l time slot critic link whole schedul process switch divid two stage first stage weight port calcul critic port investig comput done parallel differ port switch interact necessari next stage comput weight node elig link everi node provid arbit processor one main concern high speed switch volum inform requir exchang differ card switch name signal scalabl algorithm link weight match arbit weight associ everi link sent arbit thu exchang inform order n approach weight node elig link one bit inform per link sent arbit order n final provid simpl schedul algorithm base algorithm describ abov heurist schedul algorithm everi time slot k follow step calcul weight node use insert link posit weight elig link set check critic node associ critic link increas weight everi critic node weight exceed noncrit node weight moreov remov noncrit link critic node elig link set pass weight node critic link set match algorithm result match schedul time slot k algorithm use next section schedul tdmass simul result illustr c simul result section provid primari result regard heurist algorithm thorough investig analysi heurist algorithm still continu how ever primari result appear promis use heurist algorithm schedul tdmass multi period messag suppos messag period object schedul everi period messag next one arriv thu period messag slot schedul everi packet me sage fluid polici assign constant rate p messag accomplish task messag gener randomli input output pair equal probabl period messag select uniformli rang f g messag select everi experi util everi node experi averag util util l l l late around critic node inspect base constant rate inspect horizon set n done simul differ switch size everi switch size gener differ messag set investig perform algorithm model differ messag input output schedul work aggreg rate messag import complex arbit depend number messag larg schedul differ messag input output edf schedul maintain everi input port packet consid time zero latenc schedul within period interv arriv latenc packet l equal k schedul k time unit deadlin result simul given tabl below far schedul concern work constant rate traffic therefor result simul also applic case fix rate schedul network switch number packet differ latenc indic tabl percentag late packet also shown last column everi row correspond differ switch size number packet miss deadlin less one percent maximum latenc two time unit case believ mani applic accept perform mani applic excess delay impos arbit toler fact applic allow miss packet neglect packet miss deadlin return aid us time schedul packet import issu size switch mani heurist algorithm propos degrad size switch increas case observ degrad vi conclus paper notion fluid polici track polici extend n theta n switch concept use high speed network aid us provid guarante servic differ applic tdmass multiperiod messag exist track polici prove special case theta switch gener case n theta n switch heurist algorithm provid heurist algorithm mainli present confirm valid two import notion measur track polici port track critic node concept exist track polici n theta n still open question howev base result provid special case heurist algorithm think track polici alway exist howev shown imposs perfect track polici fluid polici nonanticip fact togeth complex issu justifi need better less complic heurist track polici good perfect perform r calculu network delay calculu network delay analysi simul fair queue algorithm optim multiplex singl link delay buffer requir effici network qo provis base per node traffic shape schedul multir period traffic packet switch shape gener processor share approach flow control integr servic network singl node case gener processor share approach flow control integr servic network multipl node case schedul realtim messag packetswitch network tr data network analysi simul fair queue algorithm introduct algorithm gener processor share approach flow control integr servic network gener processor share approach flow control integr servic network effici network qo provis base per node traffic shape edd algorithm perform guarante period hardrealtim schedul distribut system schedul realtim messag packetswitch network ctr yong lee jianyu lou junzhou luo xiaojun shen effici packet schedul algorithm deadlin guarante inputqueu switch ieeeacm transact network ton v n p februari