Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date              : Fri Mar 18 12:09:04 2022
| Host              : lorenzo-System-Product-Name running 64-bit Linux Mint 19.3 Tricia
| Command           : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/bans3hw_vivado/results/timing_report.txt
| Design            : design_1_wrapper
| Device            : xczu7ev-ffvc1156
| Speed File        : -2  PRODUCTION 1.29 08-03-2020
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  293         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (130)
6. checking no_output_delay (132)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (130)
--------------------------------
 There are 130 input ports with no input delay specified. (HIGH)

ap_ctrl_0_start
bus_in[0]
bus_in[100]
bus_in[101]
bus_in[102]
bus_in[103]
bus_in[104]
bus_in[105]
bus_in[106]
bus_in[107]
bus_in[108]
bus_in[109]
bus_in[10]
bus_in[110]
bus_in[111]
bus_in[112]
bus_in[113]
bus_in[114]
bus_in[115]
bus_in[116]
bus_in[117]
bus_in[118]
bus_in[119]
bus_in[11]
bus_in[120]
bus_in[121]
bus_in[122]
bus_in[123]
bus_in[124]
bus_in[125]
bus_in[126]
bus_in[127]
bus_in[12]
bus_in[13]
bus_in[14]
bus_in[15]
bus_in[16]
bus_in[17]
bus_in[18]
bus_in[19]
bus_in[1]
bus_in[20]
bus_in[21]
bus_in[22]
bus_in[23]
bus_in[24]
bus_in[25]
bus_in[26]
bus_in[27]
bus_in[28]
bus_in[29]
bus_in[2]
bus_in[30]
bus_in[31]
bus_in[32]
bus_in[33]
bus_in[34]
bus_in[35]
bus_in[36]
bus_in[37]
bus_in[38]
bus_in[39]
bus_in[3]
bus_in[40]
bus_in[41]
bus_in[42]
bus_in[43]
bus_in[44]
bus_in[45]
bus_in[46]
bus_in[47]
bus_in[48]
bus_in[49]
bus_in[4]
bus_in[50]
bus_in[51]
bus_in[52]
bus_in[53]
bus_in[54]
bus_in[55]
bus_in[56]
bus_in[57]
bus_in[58]
bus_in[59]
bus_in[5]
bus_in[60]
bus_in[61]
bus_in[62]
bus_in[63]
bus_in[64]
bus_in[65]
bus_in[66]
bus_in[67]
bus_in[68]
bus_in[69]
bus_in[6]
bus_in[70]
bus_in[71]
bus_in[72]
bus_in[73]
bus_in[74]
bus_in[75]
bus_in[76]
bus_in[77]
bus_in[78]
bus_in[79]
bus_in[7]
bus_in[80]
bus_in[81]
bus_in[82]
bus_in[83]
bus_in[84]
bus_in[85]
bus_in[86]
bus_in[87]
bus_in[88]
bus_in[89]
bus_in[8]
bus_in[90]
bus_in[91]
bus_in[92]
bus_in[93]
bus_in[94]
bus_in[95]
bus_in[96]
bus_in[97]
bus_in[98]
bus_in[99]
bus_in[9]
reset

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (132)
---------------------------------
 There are 132 ports with no output delay specified. (HIGH)

ap_ctrl_0_done
ap_ctrl_0_idle
ap_ctrl_0_ready
bus_out[0]
bus_out[100]
bus_out[101]
bus_out[102]
bus_out[103]
bus_out[104]
bus_out[105]
bus_out[106]
bus_out[107]
bus_out[108]
bus_out[109]
bus_out[110]
bus_out[111]
bus_out[112]
bus_out[113]
bus_out[114]
bus_out[115]
bus_out[116]
bus_out[117]
bus_out[118]
bus_out[119]
bus_out[120]
bus_out[121]
bus_out[122]
bus_out[123]
bus_out[124]
bus_out[125]
bus_out[126]
bus_out[127]
bus_out[128]
bus_out[129]
bus_out[130]
bus_out[131]
bus_out[132]
bus_out[133]
bus_out[134]
bus_out[135]
bus_out[136]
bus_out[137]
bus_out[138]
bus_out[139]
bus_out[140]
bus_out[141]
bus_out[142]
bus_out[143]
bus_out[144]
bus_out[145]
bus_out[146]
bus_out[147]
bus_out[148]
bus_out[149]
bus_out[150]
bus_out[151]
bus_out[152]
bus_out[153]
bus_out[154]
bus_out[155]
bus_out[156]
bus_out[157]
bus_out[158]
bus_out[159]
bus_out[32]
bus_out[33]
bus_out[34]
bus_out[35]
bus_out[36]
bus_out[37]
bus_out[38]
bus_out[39]
bus_out[40]
bus_out[41]
bus_out[42]
bus_out[43]
bus_out[44]
bus_out[45]
bus_out[46]
bus_out[47]
bus_out[48]
bus_out[49]
bus_out[50]
bus_out[51]
bus_out[52]
bus_out[53]
bus_out[54]
bus_out[55]
bus_out[56]
bus_out[57]
bus_out[58]
bus_out[59]
bus_out[60]
bus_out[61]
bus_out[62]
bus_out[63]
bus_out[64]
bus_out[65]
bus_out[66]
bus_out[67]
bus_out[68]
bus_out[69]
bus_out[70]
bus_out[71]
bus_out[72]
bus_out[73]
bus_out[74]
bus_out[75]
bus_out[76]
bus_out[77]
bus_out[78]
bus_out[79]
bus_out[80]
bus_out[81]
bus_out[82]
bus_out[83]
bus_out[84]
bus_out[85]
bus_out[86]
bus_out[87]
bus_out[88]
bus_out[89]
bus_out[90]
bus_out[91]
bus_out[92]
bus_out[93]
bus_out[94]
bus_out[95]
bus_out[96]
bus_out[97]
bus_out[98]
bus_out[99]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.030        0.000                      0                12112        0.018        0.000                      0                12112        2.000        0.000                       0                  8224  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                          Waveform(ns)       Period(ns)      Frequency(MHz)
-----                          ------------       ----------      --------------
clk_100MHz                     {0.000 5.000}      10.000          100.000         
  clk_out1_design_1_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100MHz                                                                                                                                                                       2.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0        4.030        0.000                      0                12112        0.018        0.000                      0                12112        4.468        0.000                       0                  8223  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                   From Clock                   To Clock                   
----------                   ----------                   --------                   
(none)                                                    clk_out1_design_1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                   From Clock                   To Clock                   
----------                   ----------                   --------                   
(none)                                                                                 
(none)                       clk_out1_design_1_clk_wiz_0                               
(none)                                                    clk_out1_design_1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz
  To Clock:  clk_100MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100MHz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         10.000      8.929      MMCM_X1Y5  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCM_X1Y5  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X1Y5  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X1Y5  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X1Y5  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X1Y5  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0
  To Clock:  clk_out1_design_1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.030ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.468ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.030ns  (required time - arrival time)
  Source:                 design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U52/din0_buf1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ban_interface_0/inst/out_b_p_7_reg_751_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.666ns  (logic 1.250ns (22.061%)  route 4.416ns (77.939%))
  Logic Levels:           12  (CARRY8=2 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.558ns = ( 13.558 - 10.000 ) 
    Source Clock Delay      (SCD):    3.525ns
    Clock Pessimism Removal (CPR):    -0.294ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.451ns (routing 1.332ns, distribution 1.119ns)
  Clock Net Delay (Destination): 2.062ns (routing 1.208ns, distribution 0.854ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    G10                                                               r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/PAD
    G10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.544     0.544 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.544    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    G10                                                               r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/I
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.544 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.928    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y5                                                         r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.801 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.046    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y120                                                     r  design_1_i/clk_wiz/inst/clkout1_buf/I
    BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.074 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8365, routed)        2.451     3.525    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U52/ap_clk
    SLICE_X92Y40         FDRE                                         r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U52/din0_buf1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y40         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     3.604 f  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U52/din0_buf1_reg[6]/Q
                         net (fo=4, routed)           0.373     3.977    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U52/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/s_axis_a_tdata[6]
    SLICE_X87Y43                                                      f  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U52/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_1__1/I2
    SLICE_X87Y43         LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.088     4.065 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U52/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_1__1/O
                         net (fo=1, routed)           0.010     4.075    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U52/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_1__1_n_0
    SLICE_X87Y43                                                      r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U52/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/S[2]
    SLICE_X87Y43         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.155     4.230 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U52/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.256    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U52/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X87Y44                                                      r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U52/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CI
    SLICE_X87Y44         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[2])
                                                      0.057     4.313 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U52/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[2]
                         net (fo=4, routed)           0.228     4.541    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U52/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CARRY_OUT
    SLICE_X88Y42                                                      r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U52/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/m_axis_result_tdata[0]_INST_0_i_5/I0
    SLICE_X88Y42         LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.100     4.641 f  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U52/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/m_axis_result_tdata[0]_INST_0_i_5/O
                         net (fo=1, routed)           0.017     4.658    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U52/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/m_axis_result_tdata[0]_INST_0_i_5_n_0
    SLICE_X88Y42                                                      f  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U52/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/m_axis_result_tdata[0]_INST_0_i_2/I0
    SLICE_X88Y42         MUXF7 (Prop_F7MUX_AB_SLICEM_I0_O)
                                                      0.060     4.718 f  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U52/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/m_axis_result_tdata[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     4.718    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U52/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/ap_CS_fsm_reg[44]
    SLICE_X88Y42                                                      f  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U52/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/m_axis_result_tdata[0]_INST_0/I1
    SLICE_X88Y42         MUXF8 (Prop_F8MUX_BOT_SLICEM_I1_O)
                                                      0.028     4.746 f  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U52/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/m_axis_result_tdata[0]_INST_0/O
                         net (fo=24, routed)          0.638     5.384    design_1_i/ban_interface_0/inst/grp_operator_div_fu_1139/m_axis_result_tdata[0]
    SLICE_X71Y40                                                      f  design_1_i/ban_interface_0/inst/grp_operator_div_fu_1139/agg_result_01_0_reg_120[0]_i_3/I1
    SLICE_X71Y40         LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.125     5.509 r  design_1_i/ban_interface_0/inst/grp_operator_div_fu_1139/agg_result_01_0_reg_120[0]_i_3/O
                         net (fo=85, routed)          1.752     7.261    design_1_i/ban_interface_0/inst/grp_operator_div_fu_1139/agg_result_01_0_reg_120[0]_i_3_n_0
    SLICE_X60Y71                                                      r  design_1_i/ban_interface_0/inst/grp_operator_div_fu_1139/ap_return_0_preg[24]_i_1__0/I1
    SLICE_X60Y71         LUT4 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.165     7.426 r  design_1_i/ban_interface_0/inst/grp_operator_div_fu_1139/ap_return_0_preg[24]_i_1__0/O
                         net (fo=2, routed)           0.169     7.595    design_1_i/ban_interface_0/inst/grp_operator_div_fu_1139/ap_return_0_preg[24]_i_1__0_n_0
    SLICE_X60Y71                                                      r  design_1_i/ban_interface_0/inst/grp_operator_div_fu_1139/out_b_p_7_reg_751[24]_i_19/I0
    SLICE_X60Y71         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.050     7.645 r  design_1_i/ban_interface_0/inst/grp_operator_div_fu_1139/out_b_p_7_reg_751[24]_i_19/O
                         net (fo=1, routed)           0.044     7.689    design_1_i/ban_interface_0/inst/grp_operator_2_fu_1133/fcmp_32ns_32ns_1_2_no_dsp_1_U2/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/out_b_p_7_reg_751[24]_i_2
    SLICE_X60Y71                                                      r  design_1_i/ban_interface_0/inst/grp_operator_2_fu_1133/fcmp_32ns_32ns_1_2_no_dsp_1_U2/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/out_b_p_7_reg_751[24]_i_6/I4
    SLICE_X60Y71         LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.097     7.786 f  design_1_i/ban_interface_0/inst/grp_operator_2_fu_1133/fcmp_32ns_32ns_1_2_no_dsp_1_U2/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/out_b_p_7_reg_751[24]_i_6/O
                         net (fo=1, routed)           0.731     8.517    design_1_i/ban_interface_0/inst/grp_operator_div_fu_1139/out_b_p_7_reg_751_reg[24]_0
    SLICE_X66Y72                                                      f  design_1_i/ban_interface_0/inst/grp_operator_div_fu_1139/out_b_p_7_reg_751[24]_i_2/I2
    SLICE_X66Y72         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.149     8.666 r  design_1_i/ban_interface_0/inst/grp_operator_div_fu_1139/out_b_p_7_reg_751[24]_i_2/O
                         net (fo=1, routed)           0.380     9.046    design_1_i/ban_interface_0/inst/grp_operator_div_fu_1139/out_b_p_7_reg_751[24]_i_2_n_0
    SLICE_X66Y83                                                      r  design_1_i/ban_interface_0/inst/grp_operator_div_fu_1139/out_b_p_7_reg_751[24]_i_1/I0
    SLICE_X66Y83         LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097     9.143 r  design_1_i/ban_interface_0/inst/grp_operator_div_fu_1139/out_b_p_7_reg_751[24]_i_1/O
                         net (fo=1, routed)           0.048     9.191    design_1_i/ban_interface_0/inst/grp_operator_div_fu_1139_n_5
    SLICE_X66Y83         FDRE                                         r  design_1_i/ban_interface_0/inst/out_b_p_7_reg_751_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    G10                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    G10                                                               r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/PAD
    G10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.294    10.294 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.294    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    G10                                                               r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/I
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.294 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.627    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y5                                                         r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.257 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    11.472    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y120                                                     r  design_1_i/clk_wiz/inst/clkout1_buf/I
    BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.496 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8365, routed)        2.062    13.558    design_1_i/ban_interface_0/inst/ap_clk
    SLICE_X66Y83         FDRE                                         r  design_1_i/ban_interface_0/inst/out_b_p_7_reg_751_reg[24]/C
                         clock pessimism             -0.294    13.264    
                         clock uncertainty           -0.068    13.196    
    SLICE_X66Y83         FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025    13.221    design_1_i/ban_interface_0/inst/out_b_p_7_reg_751_reg[24]
  -------------------------------------------------------------------
                         required time                         13.221    
                         arrival time                          -9.191    
  -------------------------------------------------------------------
                         slack                                  4.030    

Slack (MET) :             4.086ns  (required time - arrival time)
  Source:                 design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/din1_buf1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ban_interface_0/inst/out_b_p_7_reg_751_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.638ns  (logic 1.032ns (18.304%)  route 4.606ns (81.696%))
  Logic Levels:           8  (CARRY8=2 LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.559ns = ( 13.559 - 10.000 ) 
    Source Clock Delay      (SCD):    3.444ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.370ns (routing 1.332ns, distribution 1.038ns)
  Clock Net Delay (Destination): 2.063ns (routing 1.208ns, distribution 0.855ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    G10                                                               r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/PAD
    G10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.544     0.544 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.544    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    G10                                                               r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/I
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.544 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.928    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y5                                                         r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.801 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.046    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y120                                                     r  design_1_i/clk_wiz/inst/clkout1_buf/I
    BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.074 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8365, routed)        2.370     3.444    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ap_clk
    SLICE_X74Y79         FDRE                                         r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/din1_buf1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y79         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     3.522 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/din1_buf1_reg[6]/Q
                         net (fo=4, routed)           0.638     4.160    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/s_axis_b_tdata[6]
    SLICE_X77Y67                                                      r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_1__2/I1
    SLICE_X77Y67         LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123     4.283 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.010     4.293    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/ZERO_GEN[2].eq_det_reg
    SLICE_X77Y67                                                      r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/S[2]
    SLICE_X77Y67         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.155     4.448 f  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.474    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X77Y68                                                      f  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CI
    SLICE_X77Y68         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[2])
                                                      0.057     4.531 f  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[2]
                         net (fo=2, routed)           0.144     4.675    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/CARRY_OUT
    SLICE_X77Y70                                                      f  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/m_axis_result_tdata[0]_INST_0_i_1/I3
    SLICE_X77Y70         LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.150     4.825 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/m_axis_result_tdata[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.140     4.965    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/a_gt_b_fix1_out__0
    SLICE_X77Y71                                                      r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/m_axis_result_tdata[0]_INST_0/I2
    SLICE_X77Y71         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.124     5.089 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/m_axis_result_tdata[0]_INST_0/O
                         net (fo=56, routed)          0.523     5.612    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/m_axis_result_tdata[0]
    SLICE_X76Y39                                                      r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/retval_1_1_2_load_reg_180[31]_i_18/I5
    SLICE_X76Y39         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.150     5.762 f  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/retval_1_1_2_load_reg_180[31]_i_18/O
                         net (fo=33, routed)          0.925     6.687    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/retval_1_1_2_load_reg_180[31]_i_18_n_0
    SLICE_X84Y22                                                      f  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/retval_1_1_2_load_reg_180[31]_i_5/I1
    SLICE_X84Y22         LUT2 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.072     6.759 f  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/retval_1_1_2_load_reg_180[31]_i_5/O
                         net (fo=34, routed)          0.458     7.217    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/retval_1_1_2_load_reg_180[31]_i_5_n_0
    SLICE_X74Y38                                                      f  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/out_b_p_7_reg_751[31]_i_1/I5
    SLICE_X74Y38         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.123     7.340 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/out_b_p_7_reg_751[31]_i_1/O
                         net (fo=32, routed)          1.742     9.082    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51_n_354
    SLICE_X66Y82         FDRE                                         r  design_1_i/ban_interface_0/inst/out_b_p_7_reg_751_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    G10                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    G10                                                               r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/PAD
    G10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.294    10.294 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.294    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    G10                                                               r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/I
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.294 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.627    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y5                                                         r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.257 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    11.472    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y120                                                     r  design_1_i/clk_wiz/inst/clkout1_buf/I
    BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.496 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8365, routed)        2.063    13.559    design_1_i/ban_interface_0/inst/ap_clk
    SLICE_X66Y82         FDRE                                         r  design_1_i/ban_interface_0/inst/out_b_p_7_reg_751_reg[10]/C
                         clock pessimism             -0.248    13.311    
                         clock uncertainty           -0.068    13.243    
    SLICE_X66Y82         FDRE (Setup_HFF_SLICEL_C_R)
                                                     -0.074    13.169    design_1_i/ban_interface_0/inst/out_b_p_7_reg_751_reg[10]
  -------------------------------------------------------------------
                         required time                         13.169    
                         arrival time                          -9.082    
  -------------------------------------------------------------------
                         slack                                  4.086    

Slack (MET) :             4.086ns  (required time - arrival time)
  Source:                 design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/din1_buf1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ban_interface_0/inst/out_b_p_7_reg_751_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.638ns  (logic 1.032ns (18.304%)  route 4.606ns (81.696%))
  Logic Levels:           8  (CARRY8=2 LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.559ns = ( 13.559 - 10.000 ) 
    Source Clock Delay      (SCD):    3.444ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.370ns (routing 1.332ns, distribution 1.038ns)
  Clock Net Delay (Destination): 2.063ns (routing 1.208ns, distribution 0.855ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    G10                                                               r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/PAD
    G10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.544     0.544 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.544    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    G10                                                               r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/I
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.544 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.928    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y5                                                         r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.801 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.046    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y120                                                     r  design_1_i/clk_wiz/inst/clkout1_buf/I
    BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.074 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8365, routed)        2.370     3.444    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ap_clk
    SLICE_X74Y79         FDRE                                         r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/din1_buf1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y79         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     3.522 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/din1_buf1_reg[6]/Q
                         net (fo=4, routed)           0.638     4.160    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/s_axis_b_tdata[6]
    SLICE_X77Y67                                                      r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_1__2/I1
    SLICE_X77Y67         LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123     4.283 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.010     4.293    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/ZERO_GEN[2].eq_det_reg
    SLICE_X77Y67                                                      r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/S[2]
    SLICE_X77Y67         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.155     4.448 f  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.474    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X77Y68                                                      f  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CI
    SLICE_X77Y68         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[2])
                                                      0.057     4.531 f  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[2]
                         net (fo=2, routed)           0.144     4.675    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/CARRY_OUT
    SLICE_X77Y70                                                      f  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/m_axis_result_tdata[0]_INST_0_i_1/I3
    SLICE_X77Y70         LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.150     4.825 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/m_axis_result_tdata[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.140     4.965    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/a_gt_b_fix1_out__0
    SLICE_X77Y71                                                      r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/m_axis_result_tdata[0]_INST_0/I2
    SLICE_X77Y71         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.124     5.089 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/m_axis_result_tdata[0]_INST_0/O
                         net (fo=56, routed)          0.523     5.612    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/m_axis_result_tdata[0]
    SLICE_X76Y39                                                      r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/retval_1_1_2_load_reg_180[31]_i_18/I5
    SLICE_X76Y39         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.150     5.762 f  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/retval_1_1_2_load_reg_180[31]_i_18/O
                         net (fo=33, routed)          0.925     6.687    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/retval_1_1_2_load_reg_180[31]_i_18_n_0
    SLICE_X84Y22                                                      f  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/retval_1_1_2_load_reg_180[31]_i_5/I1
    SLICE_X84Y22         LUT2 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.072     6.759 f  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/retval_1_1_2_load_reg_180[31]_i_5/O
                         net (fo=34, routed)          0.458     7.217    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/retval_1_1_2_load_reg_180[31]_i_5_n_0
    SLICE_X74Y38                                                      f  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/out_b_p_7_reg_751[31]_i_1/I5
    SLICE_X74Y38         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.123     7.340 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/out_b_p_7_reg_751[31]_i_1/O
                         net (fo=32, routed)          1.742     9.082    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51_n_354
    SLICE_X66Y82         FDRE                                         r  design_1_i/ban_interface_0/inst/out_b_p_7_reg_751_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    G10                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    G10                                                               r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/PAD
    G10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.294    10.294 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.294    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    G10                                                               r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/I
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.294 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.627    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y5                                                         r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.257 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    11.472    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y120                                                     r  design_1_i/clk_wiz/inst/clkout1_buf/I
    BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.496 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8365, routed)        2.063    13.559    design_1_i/ban_interface_0/inst/ap_clk
    SLICE_X66Y82         FDRE                                         r  design_1_i/ban_interface_0/inst/out_b_p_7_reg_751_reg[12]/C
                         clock pessimism             -0.248    13.311    
                         clock uncertainty           -0.068    13.243    
    SLICE_X66Y82         FDRE (Setup_FFF_SLICEL_C_R)
                                                     -0.074    13.169    design_1_i/ban_interface_0/inst/out_b_p_7_reg_751_reg[12]
  -------------------------------------------------------------------
                         required time                         13.169    
                         arrival time                          -9.082    
  -------------------------------------------------------------------
                         slack                                  4.086    

Slack (MET) :             4.086ns  (required time - arrival time)
  Source:                 design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/din1_buf1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ban_interface_0/inst/out_b_p_7_reg_751_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.638ns  (logic 1.032ns (18.304%)  route 4.606ns (81.696%))
  Logic Levels:           8  (CARRY8=2 LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.559ns = ( 13.559 - 10.000 ) 
    Source Clock Delay      (SCD):    3.444ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.370ns (routing 1.332ns, distribution 1.038ns)
  Clock Net Delay (Destination): 2.063ns (routing 1.208ns, distribution 0.855ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    G10                                                               r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/PAD
    G10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.544     0.544 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.544    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    G10                                                               r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/I
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.544 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.928    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y5                                                         r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.801 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.046    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y120                                                     r  design_1_i/clk_wiz/inst/clkout1_buf/I
    BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.074 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8365, routed)        2.370     3.444    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ap_clk
    SLICE_X74Y79         FDRE                                         r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/din1_buf1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y79         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     3.522 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/din1_buf1_reg[6]/Q
                         net (fo=4, routed)           0.638     4.160    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/s_axis_b_tdata[6]
    SLICE_X77Y67                                                      r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_1__2/I1
    SLICE_X77Y67         LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123     4.283 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.010     4.293    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/ZERO_GEN[2].eq_det_reg
    SLICE_X77Y67                                                      r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/S[2]
    SLICE_X77Y67         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.155     4.448 f  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.474    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X77Y68                                                      f  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CI
    SLICE_X77Y68         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[2])
                                                      0.057     4.531 f  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[2]
                         net (fo=2, routed)           0.144     4.675    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/CARRY_OUT
    SLICE_X77Y70                                                      f  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/m_axis_result_tdata[0]_INST_0_i_1/I3
    SLICE_X77Y70         LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.150     4.825 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/m_axis_result_tdata[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.140     4.965    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/a_gt_b_fix1_out__0
    SLICE_X77Y71                                                      r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/m_axis_result_tdata[0]_INST_0/I2
    SLICE_X77Y71         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.124     5.089 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/m_axis_result_tdata[0]_INST_0/O
                         net (fo=56, routed)          0.523     5.612    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/m_axis_result_tdata[0]
    SLICE_X76Y39                                                      r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/retval_1_1_2_load_reg_180[31]_i_18/I5
    SLICE_X76Y39         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.150     5.762 f  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/retval_1_1_2_load_reg_180[31]_i_18/O
                         net (fo=33, routed)          0.925     6.687    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/retval_1_1_2_load_reg_180[31]_i_18_n_0
    SLICE_X84Y22                                                      f  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/retval_1_1_2_load_reg_180[31]_i_5/I1
    SLICE_X84Y22         LUT2 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.072     6.759 f  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/retval_1_1_2_load_reg_180[31]_i_5/O
                         net (fo=34, routed)          0.458     7.217    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/retval_1_1_2_load_reg_180[31]_i_5_n_0
    SLICE_X74Y38                                                      f  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/out_b_p_7_reg_751[31]_i_1/I5
    SLICE_X74Y38         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.123     7.340 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/out_b_p_7_reg_751[31]_i_1/O
                         net (fo=32, routed)          1.742     9.082    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51_n_354
    SLICE_X66Y82         FDRE                                         r  design_1_i/ban_interface_0/inst/out_b_p_7_reg_751_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    G10                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    G10                                                               r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/PAD
    G10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.294    10.294 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.294    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    G10                                                               r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/I
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.294 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.627    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y5                                                         r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.257 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    11.472    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y120                                                     r  design_1_i/clk_wiz/inst/clkout1_buf/I
    BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.496 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8365, routed)        2.063    13.559    design_1_i/ban_interface_0/inst/ap_clk
    SLICE_X66Y82         FDRE                                         r  design_1_i/ban_interface_0/inst/out_b_p_7_reg_751_reg[9]/C
                         clock pessimism             -0.248    13.311    
                         clock uncertainty           -0.068    13.243    
    SLICE_X66Y82         FDRE (Setup_GFF_SLICEL_C_R)
                                                     -0.074    13.169    design_1_i/ban_interface_0/inst/out_b_p_7_reg_751_reg[9]
  -------------------------------------------------------------------
                         required time                         13.169    
                         arrival time                          -9.082    
  -------------------------------------------------------------------
                         slack                                  4.086    

Slack (MET) :             4.094ns  (required time - arrival time)
  Source:                 design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/din1_buf1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ban_interface_0/inst/out_b_p_7_reg_751_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.630ns  (logic 1.032ns (18.330%)  route 4.598ns (81.670%))
  Logic Levels:           8  (CARRY8=2 LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.559ns = ( 13.559 - 10.000 ) 
    Source Clock Delay      (SCD):    3.444ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.370ns (routing 1.332ns, distribution 1.038ns)
  Clock Net Delay (Destination): 2.063ns (routing 1.208ns, distribution 0.855ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    G10                                                               r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/PAD
    G10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.544     0.544 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.544    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    G10                                                               r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/I
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.544 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.928    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y5                                                         r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.801 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.046    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y120                                                     r  design_1_i/clk_wiz/inst/clkout1_buf/I
    BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.074 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8365, routed)        2.370     3.444    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ap_clk
    SLICE_X74Y79         FDRE                                         r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/din1_buf1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y79         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     3.522 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/din1_buf1_reg[6]/Q
                         net (fo=4, routed)           0.638     4.160    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/s_axis_b_tdata[6]
    SLICE_X77Y67                                                      r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_1__2/I1
    SLICE_X77Y67         LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123     4.283 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.010     4.293    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/ZERO_GEN[2].eq_det_reg
    SLICE_X77Y67                                                      r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/S[2]
    SLICE_X77Y67         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.155     4.448 f  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.474    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X77Y68                                                      f  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CI
    SLICE_X77Y68         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[2])
                                                      0.057     4.531 f  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[2]
                         net (fo=2, routed)           0.144     4.675    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/CARRY_OUT
    SLICE_X77Y70                                                      f  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/m_axis_result_tdata[0]_INST_0_i_1/I3
    SLICE_X77Y70         LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.150     4.825 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/m_axis_result_tdata[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.140     4.965    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/a_gt_b_fix1_out__0
    SLICE_X77Y71                                                      r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/m_axis_result_tdata[0]_INST_0/I2
    SLICE_X77Y71         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.124     5.089 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/m_axis_result_tdata[0]_INST_0/O
                         net (fo=56, routed)          0.523     5.612    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/m_axis_result_tdata[0]
    SLICE_X76Y39                                                      r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/retval_1_1_2_load_reg_180[31]_i_18/I5
    SLICE_X76Y39         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.150     5.762 f  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/retval_1_1_2_load_reg_180[31]_i_18/O
                         net (fo=33, routed)          0.925     6.687    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/retval_1_1_2_load_reg_180[31]_i_18_n_0
    SLICE_X84Y22                                                      f  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/retval_1_1_2_load_reg_180[31]_i_5/I1
    SLICE_X84Y22         LUT2 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.072     6.759 f  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/retval_1_1_2_load_reg_180[31]_i_5/O
                         net (fo=34, routed)          0.458     7.217    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/retval_1_1_2_load_reg_180[31]_i_5_n_0
    SLICE_X74Y38                                                      f  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/out_b_p_7_reg_751[31]_i_1/I5
    SLICE_X74Y38         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.123     7.340 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/out_b_p_7_reg_751[31]_i_1/O
                         net (fo=32, routed)          1.734     9.074    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51_n_354
    SLICE_X66Y80         FDRE                                         r  design_1_i/ban_interface_0/inst/out_b_p_7_reg_751_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    G10                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    G10                                                               r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/PAD
    G10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.294    10.294 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.294    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    G10                                                               r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/I
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.294 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.627    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y5                                                         r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.257 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    11.472    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y120                                                     r  design_1_i/clk_wiz/inst/clkout1_buf/I
    BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.496 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8365, routed)        2.063    13.559    design_1_i/ban_interface_0/inst/ap_clk
    SLICE_X66Y80         FDRE                                         r  design_1_i/ban_interface_0/inst/out_b_p_7_reg_751_reg[14]/C
                         clock pessimism             -0.248    13.311    
                         clock uncertainty           -0.068    13.243    
    SLICE_X66Y80         FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.074    13.169    design_1_i/ban_interface_0/inst/out_b_p_7_reg_751_reg[14]
  -------------------------------------------------------------------
                         required time                         13.169    
                         arrival time                          -9.074    
  -------------------------------------------------------------------
                         slack                                  4.094    

Slack (MET) :             4.094ns  (required time - arrival time)
  Source:                 design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/din1_buf1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ban_interface_0/inst/out_b_p_7_reg_751_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.630ns  (logic 1.032ns (18.330%)  route 4.598ns (81.670%))
  Logic Levels:           8  (CARRY8=2 LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.559ns = ( 13.559 - 10.000 ) 
    Source Clock Delay      (SCD):    3.444ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.370ns (routing 1.332ns, distribution 1.038ns)
  Clock Net Delay (Destination): 2.063ns (routing 1.208ns, distribution 0.855ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    G10                                                               r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/PAD
    G10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.544     0.544 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.544    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    G10                                                               r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/I
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.544 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.928    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y5                                                         r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.801 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.046    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y120                                                     r  design_1_i/clk_wiz/inst/clkout1_buf/I
    BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.074 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8365, routed)        2.370     3.444    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ap_clk
    SLICE_X74Y79         FDRE                                         r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/din1_buf1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y79         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     3.522 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/din1_buf1_reg[6]/Q
                         net (fo=4, routed)           0.638     4.160    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/s_axis_b_tdata[6]
    SLICE_X77Y67                                                      r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_1__2/I1
    SLICE_X77Y67         LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123     4.283 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.010     4.293    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/ZERO_GEN[2].eq_det_reg
    SLICE_X77Y67                                                      r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/S[2]
    SLICE_X77Y67         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.155     4.448 f  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.474    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X77Y68                                                      f  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CI
    SLICE_X77Y68         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[2])
                                                      0.057     4.531 f  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[2]
                         net (fo=2, routed)           0.144     4.675    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/CARRY_OUT
    SLICE_X77Y70                                                      f  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/m_axis_result_tdata[0]_INST_0_i_1/I3
    SLICE_X77Y70         LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.150     4.825 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/m_axis_result_tdata[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.140     4.965    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/a_gt_b_fix1_out__0
    SLICE_X77Y71                                                      r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/m_axis_result_tdata[0]_INST_0/I2
    SLICE_X77Y71         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.124     5.089 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/m_axis_result_tdata[0]_INST_0/O
                         net (fo=56, routed)          0.523     5.612    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/m_axis_result_tdata[0]
    SLICE_X76Y39                                                      r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/retval_1_1_2_load_reg_180[31]_i_18/I5
    SLICE_X76Y39         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.150     5.762 f  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/retval_1_1_2_load_reg_180[31]_i_18/O
                         net (fo=33, routed)          0.925     6.687    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/retval_1_1_2_load_reg_180[31]_i_18_n_0
    SLICE_X84Y22                                                      f  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/retval_1_1_2_load_reg_180[31]_i_5/I1
    SLICE_X84Y22         LUT2 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.072     6.759 f  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/retval_1_1_2_load_reg_180[31]_i_5/O
                         net (fo=34, routed)          0.458     7.217    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/retval_1_1_2_load_reg_180[31]_i_5_n_0
    SLICE_X74Y38                                                      f  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/out_b_p_7_reg_751[31]_i_1/I5
    SLICE_X74Y38         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.123     7.340 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/out_b_p_7_reg_751[31]_i_1/O
                         net (fo=32, routed)          1.734     9.074    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51_n_354
    SLICE_X66Y80         FDRE                                         r  design_1_i/ban_interface_0/inst/out_b_p_7_reg_751_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    G10                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    G10                                                               r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/PAD
    G10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.294    10.294 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.294    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    G10                                                               r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/I
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.294 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.627    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y5                                                         r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.257 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    11.472    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y120                                                     r  design_1_i/clk_wiz/inst/clkout1_buf/I
    BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.496 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8365, routed)        2.063    13.559    design_1_i/ban_interface_0/inst/ap_clk
    SLICE_X66Y80         FDRE                                         r  design_1_i/ban_interface_0/inst/out_b_p_7_reg_751_reg[1]/C
                         clock pessimism             -0.248    13.311    
                         clock uncertainty           -0.068    13.243    
    SLICE_X66Y80         FDRE (Setup_BFF_SLICEL_C_R)
                                                     -0.074    13.169    design_1_i/ban_interface_0/inst/out_b_p_7_reg_751_reg[1]
  -------------------------------------------------------------------
                         required time                         13.169    
                         arrival time                          -9.074    
  -------------------------------------------------------------------
                         slack                                  4.094    

Slack (MET) :             4.094ns  (required time - arrival time)
  Source:                 design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/din1_buf1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ban_interface_0/inst/out_b_p_7_reg_751_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.630ns  (logic 1.032ns (18.330%)  route 4.598ns (81.670%))
  Logic Levels:           8  (CARRY8=2 LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.559ns = ( 13.559 - 10.000 ) 
    Source Clock Delay      (SCD):    3.444ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.370ns (routing 1.332ns, distribution 1.038ns)
  Clock Net Delay (Destination): 2.063ns (routing 1.208ns, distribution 0.855ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    G10                                                               r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/PAD
    G10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.544     0.544 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.544    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    G10                                                               r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/I
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.544 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.928    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y5                                                         r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.801 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.046    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y120                                                     r  design_1_i/clk_wiz/inst/clkout1_buf/I
    BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.074 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8365, routed)        2.370     3.444    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ap_clk
    SLICE_X74Y79         FDRE                                         r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/din1_buf1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y79         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     3.522 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/din1_buf1_reg[6]/Q
                         net (fo=4, routed)           0.638     4.160    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/s_axis_b_tdata[6]
    SLICE_X77Y67                                                      r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_1__2/I1
    SLICE_X77Y67         LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123     4.283 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.010     4.293    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/ZERO_GEN[2].eq_det_reg
    SLICE_X77Y67                                                      r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/S[2]
    SLICE_X77Y67         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.155     4.448 f  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.474    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X77Y68                                                      f  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CI
    SLICE_X77Y68         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[2])
                                                      0.057     4.531 f  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[2]
                         net (fo=2, routed)           0.144     4.675    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/CARRY_OUT
    SLICE_X77Y70                                                      f  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/m_axis_result_tdata[0]_INST_0_i_1/I3
    SLICE_X77Y70         LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.150     4.825 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/m_axis_result_tdata[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.140     4.965    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/a_gt_b_fix1_out__0
    SLICE_X77Y71                                                      r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/m_axis_result_tdata[0]_INST_0/I2
    SLICE_X77Y71         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.124     5.089 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/m_axis_result_tdata[0]_INST_0/O
                         net (fo=56, routed)          0.523     5.612    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/m_axis_result_tdata[0]
    SLICE_X76Y39                                                      r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/retval_1_1_2_load_reg_180[31]_i_18/I5
    SLICE_X76Y39         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.150     5.762 f  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/retval_1_1_2_load_reg_180[31]_i_18/O
                         net (fo=33, routed)          0.925     6.687    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/retval_1_1_2_load_reg_180[31]_i_18_n_0
    SLICE_X84Y22                                                      f  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/retval_1_1_2_load_reg_180[31]_i_5/I1
    SLICE_X84Y22         LUT2 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.072     6.759 f  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/retval_1_1_2_load_reg_180[31]_i_5/O
                         net (fo=34, routed)          0.458     7.217    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/retval_1_1_2_load_reg_180[31]_i_5_n_0
    SLICE_X74Y38                                                      f  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/out_b_p_7_reg_751[31]_i_1/I5
    SLICE_X74Y38         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.123     7.340 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/out_b_p_7_reg_751[31]_i_1/O
                         net (fo=32, routed)          1.734     9.074    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51_n_354
    SLICE_X66Y80         FDRE                                         r  design_1_i/ban_interface_0/inst/out_b_p_7_reg_751_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    G10                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    G10                                                               r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/PAD
    G10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.294    10.294 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.294    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    G10                                                               r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/I
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.294 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.627    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y5                                                         r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.257 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    11.472    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y120                                                     r  design_1_i/clk_wiz/inst/clkout1_buf/I
    BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.496 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8365, routed)        2.063    13.559    design_1_i/ban_interface_0/inst/ap_clk
    SLICE_X66Y80         FDRE                                         r  design_1_i/ban_interface_0/inst/out_b_p_7_reg_751_reg[2]/C
                         clock pessimism             -0.248    13.311    
                         clock uncertainty           -0.068    13.243    
    SLICE_X66Y80         FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.074    13.169    design_1_i/ban_interface_0/inst/out_b_p_7_reg_751_reg[2]
  -------------------------------------------------------------------
                         required time                         13.169    
                         arrival time                          -9.074    
  -------------------------------------------------------------------
                         slack                                  4.094    

Slack (MET) :             4.096ns  (required time - arrival time)
  Source:                 design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/din1_buf1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ban_interface_0/inst/out_b_p_7_reg_751_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.641ns  (logic 1.032ns (18.295%)  route 4.609ns (81.705%))
  Logic Levels:           8  (CARRY8=2 LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.572ns = ( 13.572 - 10.000 ) 
    Source Clock Delay      (SCD):    3.444ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.370ns (routing 1.332ns, distribution 1.038ns)
  Clock Net Delay (Destination): 2.076ns (routing 1.208ns, distribution 0.868ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    G10                                                               r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/PAD
    G10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.544     0.544 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.544    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    G10                                                               r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/I
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.544 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.928    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y5                                                         r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.801 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.046    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y120                                                     r  design_1_i/clk_wiz/inst/clkout1_buf/I
    BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.074 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8365, routed)        2.370     3.444    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ap_clk
    SLICE_X74Y79         FDRE                                         r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/din1_buf1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y79         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     3.522 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/din1_buf1_reg[6]/Q
                         net (fo=4, routed)           0.638     4.160    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/s_axis_b_tdata[6]
    SLICE_X77Y67                                                      r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_1__2/I1
    SLICE_X77Y67         LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123     4.283 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.010     4.293    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/ZERO_GEN[2].eq_det_reg
    SLICE_X77Y67                                                      r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/S[2]
    SLICE_X77Y67         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.155     4.448 f  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.474    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X77Y68                                                      f  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CI
    SLICE_X77Y68         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[2])
                                                      0.057     4.531 f  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[2]
                         net (fo=2, routed)           0.144     4.675    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/CARRY_OUT
    SLICE_X77Y70                                                      f  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/m_axis_result_tdata[0]_INST_0_i_1/I3
    SLICE_X77Y70         LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.150     4.825 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/m_axis_result_tdata[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.140     4.965    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/a_gt_b_fix1_out__0
    SLICE_X77Y71                                                      r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/m_axis_result_tdata[0]_INST_0/I2
    SLICE_X77Y71         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.124     5.089 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/m_axis_result_tdata[0]_INST_0/O
                         net (fo=56, routed)          0.523     5.612    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/m_axis_result_tdata[0]
    SLICE_X76Y39                                                      r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/retval_1_1_2_load_reg_180[31]_i_18/I5
    SLICE_X76Y39         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.150     5.762 f  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/retval_1_1_2_load_reg_180[31]_i_18/O
                         net (fo=33, routed)          0.925     6.687    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/retval_1_1_2_load_reg_180[31]_i_18_n_0
    SLICE_X84Y22                                                      f  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/retval_1_1_2_load_reg_180[31]_i_5/I1
    SLICE_X84Y22         LUT2 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.072     6.759 f  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/retval_1_1_2_load_reg_180[31]_i_5/O
                         net (fo=34, routed)          0.458     7.217    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/retval_1_1_2_load_reg_180[31]_i_5_n_0
    SLICE_X74Y38                                                      f  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/out_b_p_7_reg_751[31]_i_1/I5
    SLICE_X74Y38         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.123     7.340 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/out_b_p_7_reg_751[31]_i_1/O
                         net (fo=32, routed)          1.745     9.085    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51_n_354
    SLICE_X67Y80         FDRE                                         r  design_1_i/ban_interface_0/inst/out_b_p_7_reg_751_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    G10                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    G10                                                               r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/PAD
    G10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.294    10.294 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.294    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    G10                                                               r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/I
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.294 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.627    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y5                                                         r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.257 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    11.472    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y120                                                     r  design_1_i/clk_wiz/inst/clkout1_buf/I
    BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.496 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8365, routed)        2.076    13.572    design_1_i/ban_interface_0/inst/ap_clk
    SLICE_X67Y80         FDRE                                         r  design_1_i/ban_interface_0/inst/out_b_p_7_reg_751_reg[21]/C
                         clock pessimism             -0.248    13.324    
                         clock uncertainty           -0.068    13.256    
    SLICE_X67Y80         FDRE (Setup_DFF_SLICEM_C_R)
                                                     -0.074    13.182    design_1_i/ban_interface_0/inst/out_b_p_7_reg_751_reg[21]
  -------------------------------------------------------------------
                         required time                         13.182    
                         arrival time                          -9.085    
  -------------------------------------------------------------------
                         slack                                  4.096    

Slack (MET) :             4.192ns  (required time - arrival time)
  Source:                 design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/din1_buf1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ban_interface_0/inst/out_b_p_7_reg_751_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.537ns  (logic 1.032ns (18.638%)  route 4.505ns (81.362%))
  Logic Levels:           8  (CARRY8=2 LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.564ns = ( 13.564 - 10.000 ) 
    Source Clock Delay      (SCD):    3.444ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.370ns (routing 1.332ns, distribution 1.038ns)
  Clock Net Delay (Destination): 2.068ns (routing 1.208ns, distribution 0.860ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    G10                                                               r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/PAD
    G10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.544     0.544 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.544    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    G10                                                               r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/I
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.544 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.928    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y5                                                         r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.801 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.046    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y120                                                     r  design_1_i/clk_wiz/inst/clkout1_buf/I
    BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.074 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8365, routed)        2.370     3.444    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ap_clk
    SLICE_X74Y79         FDRE                                         r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/din1_buf1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y79         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     3.522 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/din1_buf1_reg[6]/Q
                         net (fo=4, routed)           0.638     4.160    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/s_axis_b_tdata[6]
    SLICE_X77Y67                                                      r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_1__2/I1
    SLICE_X77Y67         LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123     4.283 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.010     4.293    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/ZERO_GEN[2].eq_det_reg
    SLICE_X77Y67                                                      r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/S[2]
    SLICE_X77Y67         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.155     4.448 f  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.474    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X77Y68                                                      f  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CI
    SLICE_X77Y68         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[2])
                                                      0.057     4.531 f  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[2]
                         net (fo=2, routed)           0.144     4.675    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/CARRY_OUT
    SLICE_X77Y70                                                      f  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/m_axis_result_tdata[0]_INST_0_i_1/I3
    SLICE_X77Y70         LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.150     4.825 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/m_axis_result_tdata[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.140     4.965    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/a_gt_b_fix1_out__0
    SLICE_X77Y71                                                      r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/m_axis_result_tdata[0]_INST_0/I2
    SLICE_X77Y71         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.124     5.089 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/m_axis_result_tdata[0]_INST_0/O
                         net (fo=56, routed)          0.523     5.612    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/m_axis_result_tdata[0]
    SLICE_X76Y39                                                      r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/retval_1_1_2_load_reg_180[31]_i_18/I5
    SLICE_X76Y39         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.150     5.762 f  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/retval_1_1_2_load_reg_180[31]_i_18/O
                         net (fo=33, routed)          0.925     6.687    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/retval_1_1_2_load_reg_180[31]_i_18_n_0
    SLICE_X84Y22                                                      f  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/retval_1_1_2_load_reg_180[31]_i_5/I1
    SLICE_X84Y22         LUT2 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.072     6.759 f  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/retval_1_1_2_load_reg_180[31]_i_5/O
                         net (fo=34, routed)          0.458     7.217    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/retval_1_1_2_load_reg_180[31]_i_5_n_0
    SLICE_X74Y38                                                      f  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/out_b_p_7_reg_751[31]_i_1/I5
    SLICE_X74Y38         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.123     7.340 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/out_b_p_7_reg_751[31]_i_1/O
                         net (fo=32, routed)          1.641     8.981    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51_n_354
    SLICE_X66Y74         FDRE                                         r  design_1_i/ban_interface_0/inst/out_b_p_7_reg_751_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    G10                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    G10                                                               r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/PAD
    G10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.294    10.294 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.294    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    G10                                                               r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/I
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.294 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.627    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y5                                                         r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.257 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    11.472    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y120                                                     r  design_1_i/clk_wiz/inst/clkout1_buf/I
    BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.496 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8365, routed)        2.068    13.564    design_1_i/ban_interface_0/inst/ap_clk
    SLICE_X66Y74         FDRE                                         r  design_1_i/ban_interface_0/inst/out_b_p_7_reg_751_reg[4]/C
                         clock pessimism             -0.248    13.316    
                         clock uncertainty           -0.068    13.248    
    SLICE_X66Y74         FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.074    13.174    design_1_i/ban_interface_0/inst/out_b_p_7_reg_751_reg[4]
  -------------------------------------------------------------------
                         required time                         13.174    
                         arrival time                          -8.981    
  -------------------------------------------------------------------
                         slack                                  4.192    

Slack (MET) :             4.195ns  (required time - arrival time)
  Source:                 design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/din1_buf1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ban_interface_0/inst/out_b_p_7_reg_751_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.536ns  (logic 1.032ns (18.642%)  route 4.504ns (81.358%))
  Logic Levels:           8  (CARRY8=2 LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.566ns = ( 13.566 - 10.000 ) 
    Source Clock Delay      (SCD):    3.444ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.370ns (routing 1.332ns, distribution 1.038ns)
  Clock Net Delay (Destination): 2.070ns (routing 1.208ns, distribution 0.862ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    G10                                                               r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/PAD
    G10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.544     0.544 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.544    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    G10                                                               r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/I
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.544 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.928    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y5                                                         r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.801 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.046    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y120                                                     r  design_1_i/clk_wiz/inst/clkout1_buf/I
    BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.074 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8365, routed)        2.370     3.444    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ap_clk
    SLICE_X74Y79         FDRE                                         r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/din1_buf1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y79         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     3.522 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/din1_buf1_reg[6]/Q
                         net (fo=4, routed)           0.638     4.160    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/s_axis_b_tdata[6]
    SLICE_X77Y67                                                      r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_1__2/I1
    SLICE_X77Y67         LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123     4.283 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.010     4.293    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/ZERO_GEN[2].eq_det_reg
    SLICE_X77Y67                                                      r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/S[2]
    SLICE_X77Y67         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.155     4.448 f  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.474    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X77Y68                                                      f  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CI
    SLICE_X77Y68         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[2])
                                                      0.057     4.531 f  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[2]
                         net (fo=2, routed)           0.144     4.675    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/CARRY_OUT
    SLICE_X77Y70                                                      f  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/m_axis_result_tdata[0]_INST_0_i_1/I3
    SLICE_X77Y70         LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.150     4.825 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/m_axis_result_tdata[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.140     4.965    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/a_gt_b_fix1_out__0
    SLICE_X77Y71                                                      r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/m_axis_result_tdata[0]_INST_0/I2
    SLICE_X77Y71         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.124     5.089 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/m_axis_result_tdata[0]_INST_0/O
                         net (fo=56, routed)          0.523     5.612    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/m_axis_result_tdata[0]
    SLICE_X76Y39                                                      r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/retval_1_1_2_load_reg_180[31]_i_18/I5
    SLICE_X76Y39         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.150     5.762 f  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/retval_1_1_2_load_reg_180[31]_i_18/O
                         net (fo=33, routed)          0.925     6.687    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/retval_1_1_2_load_reg_180[31]_i_18_n_0
    SLICE_X84Y22                                                      f  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/retval_1_1_2_load_reg_180[31]_i_5/I1
    SLICE_X84Y22         LUT2 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.072     6.759 f  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/retval_1_1_2_load_reg_180[31]_i_5/O
                         net (fo=34, routed)          0.458     7.217    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/retval_1_1_2_load_reg_180[31]_i_5_n_0
    SLICE_X74Y38                                                      f  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/out_b_p_7_reg_751[31]_i_1/I5
    SLICE_X74Y38         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.123     7.340 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/out_b_p_7_reg_751[31]_i_1/O
                         net (fo=32, routed)          1.640     8.980    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51_n_354
    SLICE_X66Y74         FDRE                                         r  design_1_i/ban_interface_0/inst/out_b_p_7_reg_751_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    G10                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    G10                                                               r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/PAD
    G10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.294    10.294 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.294    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    G10                                                               r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/I
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.294 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.627    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y5                                                         r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.257 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    11.472    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y120                                                     r  design_1_i/clk_wiz/inst/clkout1_buf/I
    BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.496 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8365, routed)        2.070    13.566    design_1_i/ban_interface_0/inst/ap_clk
    SLICE_X66Y74         FDRE                                         r  design_1_i/ban_interface_0/inst/out_b_p_7_reg_751_reg[0]/C
                         clock pessimism             -0.248    13.318    
                         clock uncertainty           -0.068    13.250    
    SLICE_X66Y74         FDRE (Setup_HFF2_SLICEL_C_R)
                                                     -0.074    13.176    design_1_i/ban_interface_0/inst/out_b_p_7_reg_751_reg[0]
  -------------------------------------------------------------------
                         required time                         13.176    
                         arrival time                          -8.980    
  -------------------------------------------------------------------
                         slack                                  4.195    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 design_1_i/ban_interface_0/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U49/ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.exp_op_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ban_interface_0/inst/grp_operator_div_fu_1139/num_res_3_reg_727_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.177ns  (logic 0.058ns (32.768%)  route 0.119ns (67.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.460ns
    Source Clock Delay      (SCD):    3.606ns
    Clock Pessimism Removal (CPR):    -0.245ns
  Clock Net Delay (Source):      2.110ns (routing 1.208ns, distribution 0.902ns)
  Clock Net Delay (Destination): 2.386ns (routing 1.332ns, distribution 1.054ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    G10                                                               r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/PAD
    G10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.294     0.294 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.294    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    G10                                                               r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/I
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.294 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.627    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y5                                                         r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.257 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.472    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y120                                                     r  design_1_i/clk_wiz/inst/clkout1_buf/I
    BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.496 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8365, routed)        2.110     3.606    design_1_i/ban_interface_0/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U49/ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/OP/aclk
    SLICE_X78Y52         FDRE                                         r  design_1_i/ban_interface_0/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U49/ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.exp_op_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y52         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     3.664 r  design_1_i/ban_interface_0/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U49/ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.exp_op_reg[0]/Q
                         net (fo=7, routed)           0.119     3.783    design_1_i/ban_interface_0/inst/grp_operator_div_fu_1139/num_res_3_reg_727_reg[31]_0[23]
    SLICE_X77Y53         FDRE                                         r  design_1_i/ban_interface_0/inst/grp_operator_div_fu_1139/num_res_3_reg_727_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    G10                                                               r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/PAD
    G10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.544     0.544 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.544    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    G10                                                               r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/I
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.544 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.928    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y5                                                         r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.801 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.046    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y120                                                     r  design_1_i/clk_wiz/inst/clkout1_buf/I
    BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.074 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8365, routed)        2.386     3.460    design_1_i/ban_interface_0/inst/grp_operator_div_fu_1139/ap_clk
    SLICE_X77Y53         FDRE                                         r  design_1_i/ban_interface_0/inst/grp_operator_div_fu_1139/num_res_3_reg_727_reg[23]/C
                         clock pessimism              0.245     3.705    
    SLICE_X77Y53         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.060     3.765    design_1_i/ban_interface_0/inst/grp_operator_div_fu_1139/num_res_3_reg_727_reg[23]
  -------------------------------------------------------------------
                         required time                         -3.765    
                         arrival time                           3.783    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/din1_buf1_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.060ns (31.088%)  route 0.133ns (68.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.591ns
    Source Clock Delay      (SCD):    3.718ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Net Delay (Source):      2.222ns (routing 1.208ns, distribution 1.014ns)
  Clock Net Delay (Destination): 2.517ns (routing 1.332ns, distribution 1.185ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    G10                                                               r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/PAD
    G10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.294     0.294 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.294    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    G10                                                               r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/I
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.294 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.627    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y5                                                         r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.257 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.472    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y120                                                     r  design_1_i/clk_wiz/inst/clkout1_buf/I
    BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.496 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8365, routed)        2.222     3.718    design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ap_clk
    SLICE_X56Y23         FDRE                                         r  design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/din1_buf1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y23         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.060     3.778 r  design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/din1_buf1_reg[23]/Q
                         net (fo=7, routed)           0.133     3.911    design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/s_axis_b_tdata[0]
    SLICE_X54Y22         FDRE                                         r  design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    G10                                                               r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/PAD
    G10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.544     0.544 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.544    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    G10                                                               r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/I
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.544 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.928    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y5                                                         r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.801 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.046    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y120                                                     r  design_1_i/clk_wiz/inst/clkout1_buf/I
    BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.074 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8365, routed)        2.517     3.591    design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/aclk
    SLICE_X54Y22         FDRE                                         r  design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/C
                         clock pessimism              0.238     3.829    
    SLICE_X54Y22         FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.062     3.891    design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.891    
                         arrival time                           3.911    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 design_1_i/ban_interface_0/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U49/ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ban_interface_0/inst/grp_operator_div_fu_1139/c_num_2_reg_737_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.058ns (22.745%)  route 0.197ns (77.255%))
  Logic Levels:           0  
  Clock Path Skew:        0.173ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.529ns
    Source Clock Delay      (SCD):    3.598ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Net Delay (Source):      2.102ns (routing 1.208ns, distribution 0.894ns)
  Clock Net Delay (Destination): 2.455ns (routing 1.332ns, distribution 1.123ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    G10                                                               r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/PAD
    G10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.294     0.294 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.294    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    G10                                                               r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/I
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.294 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.627    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y5                                                         r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.257 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.472    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y120                                                     r  design_1_i/clk_wiz/inst/clkout1_buf/I
    BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.496 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8365, routed)        2.102     3.598    design_1_i/ban_interface_0/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U49/ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/OP/aclk
    SLICE_X83Y27         FDRE                                         r  design_1_i/ban_interface_0/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U49/ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y27         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     3.656 r  design_1_i/ban_interface_0/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U49/ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[8]/Q
                         net (fo=7, routed)           0.197     3.853    design_1_i/ban_interface_0/inst/grp_operator_div_fu_1139/num_res_3_reg_727_reg[31]_0[8]
    SLICE_X89Y27         FDRE                                         r  design_1_i/ban_interface_0/inst/grp_operator_div_fu_1139/c_num_2_reg_737_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    G10                                                               r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/PAD
    G10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.544     0.544 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.544    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    G10                                                               r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/I
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.544 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.928    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y5                                                         r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.801 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.046    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y120                                                     r  design_1_i/clk_wiz/inst/clkout1_buf/I
    BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.074 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8365, routed)        2.455     3.529    design_1_i/ban_interface_0/inst/grp_operator_div_fu_1139/ap_clk
    SLICE_X89Y27         FDRE                                         r  design_1_i/ban_interface_0/inst/grp_operator_div_fu_1139/c_num_2_reg_737_reg[8]/C
                         clock pessimism              0.242     3.771    
    SLICE_X89Y27         FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.062     3.833    design_1_i/ban_interface_0/inst/grp_operator_div_fu_1139/c_num_2_reg_737_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.833    
                         arrival time                           3.853    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U47/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.sign_op_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ban_interface_0/inst/reg_1670_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.059ns (27.700%)  route 0.154ns (72.301%))
  Logic Levels:           0  
  Clock Path Skew:        0.133ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.456ns
    Source Clock Delay      (SCD):    3.617ns
    Clock Pessimism Removal (CPR):    -0.294ns
  Clock Net Delay (Source):      2.121ns (routing 1.208ns, distribution 0.913ns)
  Clock Net Delay (Destination): 2.382ns (routing 1.332ns, distribution 1.050ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    G10                                                               r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/PAD
    G10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.294     0.294 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.294    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    G10                                                               r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/I
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.294 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.627    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y5                                                         r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.257 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.472    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y120                                                     r  design_1_i/clk_wiz/inst/clkout1_buf/I
    BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.496 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8365, routed)        2.121     3.617    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U47/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X87Y58         FDRE                                         r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U47/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.sign_op_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y58         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     3.676 r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U47/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.sign_op_reg/Q
                         net (fo=1, routed)           0.154     3.830    design_1_i/ban_interface_0/inst/grp_fu_1179_p2[31]
    SLICE_X87Y63         FDRE                                         r  design_1_i/ban_interface_0/inst/reg_1670_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    G10                                                               r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/PAD
    G10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.544     0.544 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.544    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    G10                                                               r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/I
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.544 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.928    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y5                                                         r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.801 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.046    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y120                                                     r  design_1_i/clk_wiz/inst/clkout1_buf/I
    BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.074 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8365, routed)        2.382     3.456    design_1_i/ban_interface_0/inst/ap_clk
    SLICE_X87Y63         FDRE                                         r  design_1_i/ban_interface_0/inst/reg_1670_reg[31]/C
                         clock pessimism              0.294     3.750    
    SLICE_X87Y63         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     3.810    design_1_i/ban_interface_0/inst/reg_1670_reg[31]
  -------------------------------------------------------------------
                         required time                         -3.810    
                         arrival time                           3.830    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 design_1_i/ban_interface_0/inst/grp_operator_2_fu_1133/fcmp_32ns_32ns_1_2_no_dsp_1_U2/din0_buf1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ban_interface_0/inst/grp_operator_2_fu_1133/fadd_32ns_32ns_32_4_full_dsp_1_U1/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.058ns (43.609%)  route 0.075ns (56.391%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.587ns
    Source Clock Delay      (SCD):    3.723ns
    Clock Pessimism Removal (CPR):    -0.186ns
  Clock Net Delay (Source):      2.227ns (routing 1.208ns, distribution 1.019ns)
  Clock Net Delay (Destination): 2.513ns (routing 1.332ns, distribution 1.181ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    G10                                                               r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/PAD
    G10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.294     0.294 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.294    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    G10                                                               r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/I
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.294 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.627    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y5                                                         r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.257 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.472    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y120                                                     r  design_1_i/clk_wiz/inst/clkout1_buf/I
    BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.496 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8365, routed)        2.227     3.723    design_1_i/ban_interface_0/inst/grp_operator_2_fu_1133/fcmp_32ns_32ns_1_2_no_dsp_1_U2/ap_clk
    SLICE_X59Y55         FDRE                                         r  design_1_i/ban_interface_0/inst/grp_operator_2_fu_1133/fcmp_32ns_32ns_1_2_no_dsp_1_U2/din0_buf1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y55         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     3.781 r  design_1_i/ban_interface_0/inst/grp_operator_2_fu_1133/fcmp_32ns_32ns_1_2_no_dsp_1_U2/din0_buf1_reg[8]/Q
                         net (fo=6, routed)           0.075     3.856    design_1_i/ban_interface_0/inst/grp_operator_2_fu_1133/fadd_32ns_32ns_32_4_full_dsp_1_U1/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/s_axis_b_tdata[8]
    SLICE_X59Y56         FDRE                                         r  design_1_i/ban_interface_0/inst/grp_operator_2_fu_1133/fadd_32ns_32ns_32_4_full_dsp_1_U1/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    G10                                                               r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/PAD
    G10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.544     0.544 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.544    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    G10                                                               r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/I
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.544 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.928    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y5                                                         r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.801 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.046    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y120                                                     r  design_1_i/clk_wiz/inst/clkout1_buf/I
    BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.074 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8365, routed)        2.513     3.587    design_1_i/ban_interface_0/inst/grp_operator_2_fu_1133/fadd_32ns_32ns_32_4_full_dsp_1_U1/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/aclk
    SLICE_X59Y56         FDRE                                         r  design_1_i/ban_interface_0/inst/grp_operator_2_fu_1133/fadd_32ns_32ns_32_4_full_dsp_1_U1/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]/C
                         clock pessimism              0.186     3.773    
    SLICE_X59Y56         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     3.835    design_1_i/ban_interface_0/inst/grp_operator_2_fu_1133/fadd_32ns_32ns_32_4_full_dsp_1_U1/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.835    
                         arrival time                           3.856    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 design_1_i/ban_interface_0/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U60/ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.OP/RESULT_REG.NORMAL.mant_op_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ban_interface_0/inst/normalizer_2_reg_6219_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.057ns (34.132%)  route 0.110ns (65.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.520ns
    Source Clock Delay      (SCD):    3.673ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Net Delay (Source):      2.177ns (routing 1.208ns, distribution 0.969ns)
  Clock Net Delay (Destination): 2.446ns (routing 1.332ns, distribution 1.114ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    G10                                                               r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/PAD
    G10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.294     0.294 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.294    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    G10                                                               r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/I
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.294 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.627    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y5                                                         r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.257 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.472    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y120                                                     r  design_1_i/clk_wiz/inst/clkout1_buf/I
    BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.496 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8365, routed)        2.177     3.673    design_1_i/ban_interface_0/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U60/ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.OP/aclk
    SLICE_X93Y17         FDRE                                         r  design_1_i/ban_interface_0/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U60/ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.OP/RESULT_REG.NORMAL.mant_op_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y17         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.057     3.730 r  design_1_i/ban_interface_0/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U60/ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.OP/RESULT_REG.NORMAL.mant_op_reg[20]/Q
                         net (fo=1, routed)           0.110     3.840    design_1_i/ban_interface_0/inst/r_tdata_2[20]
    SLICE_X91Y18         FDRE                                         r  design_1_i/ban_interface_0/inst/normalizer_2_reg_6219_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    G10                                                               r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/PAD
    G10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.544     0.544 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.544    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    G10                                                               r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/I
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.544 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.928    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y5                                                         r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.801 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.046    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y120                                                     r  design_1_i/clk_wiz/inst/clkout1_buf/I
    BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.074 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8365, routed)        2.446     3.520    design_1_i/ban_interface_0/inst/ap_clk
    SLICE_X91Y18         FDRE                                         r  design_1_i/ban_interface_0/inst/normalizer_2_reg_6219_reg[20]/C
                         clock pessimism              0.236     3.757    
    SLICE_X91Y18         FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.062     3.819    design_1_i/ban_interface_0/inst/normalizer_2_reg_6219_reg[20]
  -------------------------------------------------------------------
                         required time                         -3.819    
                         arrival time                           3.840    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/din0_buf1_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/A_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.136ns  (logic 0.059ns (43.382%)  route 0.077ns (56.618%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.573ns
    Source Clock Delay      (SCD):    3.706ns
    Clock Pessimism Removal (CPR):    -0.183ns
  Clock Net Delay (Source):      2.210ns (routing 1.208ns, distribution 1.002ns)
  Clock Net Delay (Destination): 2.499ns (routing 1.332ns, distribution 1.167ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    G10                                                               r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/PAD
    G10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.294     0.294 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.294    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    G10                                                               r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/I
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.294 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.627    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y5                                                         r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.257 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.472    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y120                                                     r  design_1_i/clk_wiz/inst/clkout1_buf/I
    BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.496 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8365, routed)        2.210     3.706    design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ap_clk
    SLICE_X59Y27         FDRE                                         r  design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/din0_buf1_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     3.765 r  design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/din0_buf1_reg[24]/Q
                         net (fo=6, routed)           0.077     3.842    design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/A_EXP_DELAY/i_pipe/s_axis_a_tdata[1]
    SLICE_X59Y26         FDRE                                         r  design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/A_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    G10                                                               r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/PAD
    G10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.544     0.544 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.544    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    G10                                                               r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/I
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.544 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.928    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y5                                                         r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.801 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.046    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y120                                                     r  design_1_i/clk_wiz/inst/clkout1_buf/I
    BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.074 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8365, routed)        2.499     3.573    design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/A_EXP_DELAY/i_pipe/aclk
    SLICE_X59Y26         FDRE                                         r  design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/A_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]/C
                         clock pessimism              0.183     3.756    
    SLICE_X59Y26         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     3.818    design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/A_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.818    
                         arrival time                           3.842    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/din1_buf1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.131ns  (logic 0.058ns (44.275%)  route 0.073ns (55.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.565ns
    Source Clock Delay      (SCD):    3.703ns
    Clock Pessimism Removal (CPR):    -0.183ns
  Clock Net Delay (Source):      2.207ns (routing 1.208ns, distribution 0.999ns)
  Clock Net Delay (Destination): 2.491ns (routing 1.332ns, distribution 1.159ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    G10                                                               r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/PAD
    G10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.294     0.294 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.294    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    G10                                                               r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/I
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.294 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.627    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y5                                                         r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.257 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.472    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y120                                                     r  design_1_i/clk_wiz/inst/clkout1_buf/I
    BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.496 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8365, routed)        2.207     3.703    design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ap_clk
    SLICE_X59Y29         FDRE                                         r  design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/din1_buf1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y29         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     3.761 r  design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/din1_buf1_reg[8]/Q
                         net (fo=4, routed)           0.073     3.834    design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/s_axis_b_tdata[8]
    SLICE_X59Y28         FDRE                                         r  design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    G10                                                               r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/PAD
    G10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.544     0.544 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.544    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    G10                                                               r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/I
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.544 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.928    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y5                                                         r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.801 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.046    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y120                                                     r  design_1_i/clk_wiz/inst/clkout1_buf/I
    BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.074 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8365, routed)        2.491     3.565    design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/aclk
    SLICE_X59Y28         FDRE                                         r  design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]/C
                         clock pessimism              0.183     3.748    
    SLICE_X59Y28         FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.062     3.810    design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.810    
                         arrival time                           3.834    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_1_i/ban_interface_0/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U50/ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ban_interface_0/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U50/ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[9]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.175ns  (logic 0.058ns (33.143%)  route 0.117ns (66.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.472ns
    Source Clock Delay      (SCD):    3.592ns
    Clock Pessimism Removal (CPR):    -0.244ns
  Clock Net Delay (Source):      2.096ns (routing 1.208ns, distribution 0.888ns)
  Clock Net Delay (Destination): 2.398ns (routing 1.332ns, distribution 1.066ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    G10                                                               r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/PAD
    G10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.294     0.294 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.294    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    G10                                                               r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/I
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.294 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.627    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y5                                                         r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.257 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.472    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y120                                                     r  design_1_i/clk_wiz/inst/clkout1_buf/I
    BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.496 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8365, routed)        2.096     3.592    design_1_i/ban_interface_0/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U50/ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X73Y25         FDRE                                         r  design_1_i/ban_interface_0/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U50/ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y25         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.058     3.650 r  design_1_i/ban_interface_0/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U50/ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/Q
                         net (fo=27, routed)          0.117     3.767    design_1_i/ban_interface_0/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U50/ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[11][0]
    SLICE_X71Y26         SRL16E                                       r  design_1_i/ban_interface_0/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U50/ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[9]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    G10                                                               r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/PAD
    G10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.544     0.544 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.544    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    G10                                                               r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/I
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.544 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.928    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y5                                                         r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.801 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.046    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y120                                                     r  design_1_i/clk_wiz/inst/clkout1_buf/I
    BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.074 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8365, routed)        2.398     3.472    design_1_i/ban_interface_0/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U50/ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].Q_DEL/i_pipe/aclk
    SLICE_X71Y26         SRL16E                                       r  design_1_i/ban_interface_0/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U50/ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[9]_srl2/CLK
                         clock pessimism              0.244     3.717    
    SLICE_X71Y26         SRL16E (Hold_E6LUT_SLICEM_CLK_D)
                                                      0.026     3.743    design_1_i/ban_interface_0/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U50/ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[9]_srl2
  -------------------------------------------------------------------
                         required time                         -3.743    
                         arrival time                           3.767    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/din1_buf1_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.059ns (45.385%)  route 0.071ns (54.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.570ns
    Source Clock Delay      (SCD):    3.710ns
    Clock Pessimism Removal (CPR):    -0.183ns
  Clock Net Delay (Source):      2.214ns (routing 1.208ns, distribution 1.006ns)
  Clock Net Delay (Destination): 2.496ns (routing 1.332ns, distribution 1.164ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    G10                                                               r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/PAD
    G10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.294     0.294 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.294    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    G10                                                               r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/I
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.294 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.627    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y5                                                         r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.257 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.472    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y120                                                     r  design_1_i/clk_wiz/inst/clkout1_buf/I
    BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.496 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8365, routed)        2.214     3.710    design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ap_clk
    SLICE_X60Y24         FDRE                                         r  design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/din1_buf1_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     3.769 r  design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/din1_buf1_reg[26]/Q
                         net (fo=7, routed)           0.071     3.840    design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/s_axis_b_tdata[3]
    SLICE_X60Y25         FDRE                                         r  design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    G10                                                               r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/PAD
    G10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.544     0.544 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.544    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    G10                                                               r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/I
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.544 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.928    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y5                                                         r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.801 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.046    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y120                                                     r  design_1_i/clk_wiz/inst/clkout1_buf/I
    BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.074 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8365, routed)        2.496     3.570    design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/aclk
    SLICE_X60Y25         FDRE                                         r  design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]/C
                         clock pessimism              0.183     3.753    
    SLICE_X60Y25         FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.062     3.815    design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.815    
                         arrival time                           3.840    
  -------------------------------------------------------------------
                         slack                                  0.025    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I            n/a            1.290         10.000      8.710      BUFGCE_X1Y120  design_1_i/clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT0  n/a            1.071         10.000      8.929      MMCM_X1Y5      design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
Min Period        n/a     SRL16E/CLK          n/a            1.064         10.000      8.936      SLICE_X83Y62   design_1_i/ban_interface_0/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U49/ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][0]_srl5/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.064         10.000      8.936      SLICE_X83Y62   design_1_i/ban_interface_0/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U49/ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][1]_srl5/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.064         10.000      8.936      SLICE_X83Y62   design_1_i/ban_interface_0/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U49/ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][2]_srl5/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.064         10.000      8.936      SLICE_X83Y62   design_1_i/ban_interface_0/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U49/ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][3]_srl5/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.064         10.000      8.936      SLICE_X83Y62   design_1_i/ban_interface_0/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U49/ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][4]_srl5/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.064         10.000      8.936      SLICE_X83Y62   design_1_i/ban_interface_0/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U49/ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][5]_srl5/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.064         10.000      8.936      SLICE_X83Y62   design_1_i/ban_interface_0/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U49/ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][6]_srl5/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.064         10.000      8.936      SLICE_X83Y62   design_1_i/ban_interface_0/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U49/ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][7]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.532         5.000       4.468      SLICE_X83Y62   design_1_i/ban_interface_0/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U49/ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][0]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.532         5.000       4.468      SLICE_X83Y62   design_1_i/ban_interface_0/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U49/ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][0]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.532         5.000       4.468      SLICE_X83Y62   design_1_i/ban_interface_0/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U49/ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][1]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.532         5.000       4.468      SLICE_X83Y62   design_1_i/ban_interface_0/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U49/ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][1]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.532         5.000       4.468      SLICE_X83Y62   design_1_i/ban_interface_0/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U49/ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][2]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.532         5.000       4.468      SLICE_X83Y62   design_1_i/ban_interface_0/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U49/ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][2]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.532         5.000       4.468      SLICE_X83Y62   design_1_i/ban_interface_0/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U49/ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][3]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.532         5.000       4.468      SLICE_X83Y62   design_1_i/ban_interface_0/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U49/ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][3]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.532         5.000       4.468      SLICE_X83Y62   design_1_i/ban_interface_0/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U49/ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][4]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.532         5.000       4.468      SLICE_X83Y62   design_1_i/ban_interface_0/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U49/ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][4]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.532         5.000       4.468      SLICE_X83Y62   design_1_i/ban_interface_0/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U49/ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][0]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.532         5.000       4.468      SLICE_X83Y62   design_1_i/ban_interface_0/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U49/ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][0]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.532         5.000       4.468      SLICE_X83Y62   design_1_i/ban_interface_0/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U49/ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][1]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.532         5.000       4.468      SLICE_X83Y62   design_1_i/ban_interface_0/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U49/ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][1]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.532         5.000       4.468      SLICE_X83Y62   design_1_i/ban_interface_0/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U49/ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][2]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.532         5.000       4.468      SLICE_X83Y62   design_1_i/ban_interface_0/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U49/ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][2]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.532         5.000       4.468      SLICE_X83Y62   design_1_i/ban_interface_0/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U49/ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][3]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.532         5.000       4.468      SLICE_X83Y62   design_1_i/ban_interface_0/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U49/ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][3]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.532         5.000       4.468      SLICE_X83Y62   design_1_i/ban_interface_0/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U49/ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][4]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.532         5.000       4.468      SLICE_X83Y62   design_1_i/ban_interface_0/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U49/ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][4]_srl5/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_design_1_clk_wiz_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.497ns  (logic 0.508ns (14.518%)  route 2.989ns (85.482%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        3.577ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.577ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Net Delay (Destination): 2.081ns (routing 1.208ns, distribution 0.873ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G13                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    G13                                                               r  reset_IBUF_inst/INBUF_INST/PAD
    G13                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.508     0.508 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.508    reset_IBUF_inst/OUT
    G13                                                               r  reset_IBUF_inst/IBUFCTRL_INST/I
    G13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.508 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           2.989     3.497    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
    SLICE_X70Y113        FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    G10                                                               r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/PAD
    G10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.294     0.294 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.294    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    G10                                                               r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/I
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.294 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.627    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y5                                                         r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.257 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.472    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y120                                                     r  design_1_i/clk_wiz/inst/clkout1_buf/I
    BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.496 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8365, routed)        2.081     3.577    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X70Y113        FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.555ns  (logic 0.143ns (9.183%)  route 1.412ns (90.817%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.935ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.459ns (routing 0.825ns, distribution 0.634ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G13                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    G13                                                               r  reset_IBUF_inst/INBUF_INST/PAD
    G13                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.143     0.143 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.143    reset_IBUF_inst/OUT
    G13                                                               r  reset_IBUF_inst/IBUFCTRL_INST/I
    G13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.143 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.412     1.555    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
    SLICE_X70Y113        FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    G10                                                               r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/PAD
    G10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.364     0.364 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.364    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    G10                                                               r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/I
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.364 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.586    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y5                                                         r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.291 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.457    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y120                                                     r  design_1_i/clk_wiz/inst/clkout1_buf/I
    BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.476 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8365, routed)        1.459     1.935    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X70Y113        FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_ctrl_0_start
                            (input port)
  Destination:            ap_ctrl_0_idle
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.703ns  (logic 1.578ns (20.491%)  route 6.125ns (79.509%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F7                                                0.000     0.000 f  ap_ctrl_0_start (IN)
                         net (fo=0)                   0.000     0.000    ap_ctrl_0_start_IBUF_inst/I
    F7                                                                f  ap_ctrl_0_start_IBUF_inst/INBUF_INST/PAD
    F7                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.557     0.557 f  ap_ctrl_0_start_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.557    ap_ctrl_0_start_IBUF_inst/OUT
    F7                                                                f  ap_ctrl_0_start_IBUF_inst/IBUFCTRL_INST/I
    F7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.557 f  ap_ctrl_0_start_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=27, routed)          2.878     3.435    design_1_i/ban_interface_0/inst/ap_start
    SLICE_X77Y74                                                      f  design_1_i/ban_interface_0/inst/ap_idle_INST_0/I1
    SLICE_X77Y74         LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.098     3.533 r  design_1_i/ban_interface_0/inst/ap_idle_INST_0/O
                         net (fo=1, routed)           3.247     6.780    ap_ctrl_0_idle_OBUF
    A10                                                               r  ap_ctrl_0_idle_OBUF_inst/I
    A10                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.923     7.703 r  ap_ctrl_0_idle_OBUF_inst/O
                         net (fo=0)                   0.000     7.703    ap_ctrl_0_idle
    A10                                                               r  ap_ctrl_0_idle (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_ctrl_0_start
                            (input port)
  Destination:            ap_ctrl_0_idle
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.624ns  (logic 0.648ns (17.877%)  route 2.976ns (82.123%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F7                                                0.000     0.000 f  ap_ctrl_0_start (IN)
                         net (fo=0)                   0.000     0.000    ap_ctrl_0_start_IBUF_inst/I
    F7                                                                f  ap_ctrl_0_start_IBUF_inst/INBUF_INST/PAD
    F7                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.192     0.192 f  ap_ctrl_0_start_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.192    ap_ctrl_0_start_IBUF_inst/OUT
    F7                                                                f  ap_ctrl_0_start_IBUF_inst/IBUFCTRL_INST/I
    F7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.192 f  ap_ctrl_0_start_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=27, routed)          1.386     1.578    design_1_i/ban_interface_0/inst/ap_start
    SLICE_X77Y74                                                      f  design_1_i/ban_interface_0/inst/ap_idle_INST_0/I1
    SLICE_X77Y74         LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.041     1.619 r  design_1_i/ban_interface_0/inst/ap_idle_INST_0/O
                         net (fo=1, routed)           1.590     3.209    ap_ctrl_0_idle_OBUF
    A10                                                               r  ap_ctrl_0_idle_OBUF_inst/I
    A10                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.415     3.624 r  ap_ctrl_0_idle_OBUF_inst/O
                         net (fo=0)                   0.000     3.624    ap_ctrl_0_idle
    A10                                                               r  ap_ctrl_0_idle (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_design_1_clk_wiz_0
  To Clock:  

Max Delay           132 Endpoints
Min Delay           132 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/ban_interface_0/inst/ap_CS_fsm_reg[159]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ap_ctrl_0_ready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.561ns  (logic 1.023ns (22.429%)  route 3.538ns (77.571%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      2.386ns (routing 1.332ns, distribution 1.054ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    G10                                                               r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/PAD
    G10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.544     0.544 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.544    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    G10                                                               r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/I
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.544 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.928    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y5                                                         r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.801 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.046    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y120                                                     r  design_1_i/clk_wiz/inst/clkout1_buf/I
    BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.074 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8365, routed)        2.386     3.460    design_1_i/ban_interface_0/inst/ap_clk
    SLICE_X73Y131        FDRE                                         r  design_1_i/ban_interface_0/inst/ap_CS_fsm_reg[159]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y131        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     3.539 r  design_1_i/ban_interface_0/inst/ap_CS_fsm_reg[159]_lopt_replica_2/Q
                         net (fo=1, routed)           3.538     7.077    lopt_1
    B6                                                                r  ap_ctrl_0_ready_OBUF_inst/I
    B6                   OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.944     8.021 r  ap_ctrl_0_ready_OBUF_inst/O
                         net (fo=0)                   0.000     8.021    ap_ctrl_0_ready
    B6                                                                r  ap_ctrl_0_ready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ban_interface_0/inst/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ap_ctrl_0_idle
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.510ns  (logic 1.090ns (24.177%)  route 3.420ns (75.823%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      2.356ns (routing 1.332ns, distribution 1.024ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    G10                                                               r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/PAD
    G10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.544     0.544 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.544    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    G10                                                               r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/I
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.544 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.928    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y5                                                         r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.801 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.046    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y120                                                     r  design_1_i/clk_wiz/inst/clkout1_buf/I
    BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.074 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8365, routed)        2.356     3.430    design_1_i/ban_interface_0/inst/ap_clk
    SLICE_X78Y72         FDSE                                         r  design_1_i/ban_interface_0/inst/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y72         FDSE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.507 r  design_1_i/ban_interface_0/inst/ap_CS_fsm_reg[0]/Q
                         net (fo=26, routed)          0.173     3.680    design_1_i/ban_interface_0/inst/ap_CS_fsm_reg_n_0_[0]
    SLICE_X77Y74                                                      r  design_1_i/ban_interface_0/inst/ap_idle_INST_0/I0
    SLICE_X77Y74         LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.090     3.770 r  design_1_i/ban_interface_0/inst/ap_idle_INST_0/O
                         net (fo=1, routed)           3.247     7.017    ap_ctrl_0_idle_OBUF
    A10                                                               r  ap_ctrl_0_idle_OBUF_inst/I
    A10                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.923     7.941 r  ap_ctrl_0_idle_OBUF_inst/O
                         net (fo=0)                   0.000     7.941    ap_ctrl_0_idle
    A10                                                               r  ap_ctrl_0_idle (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ban_interface_0/inst/out_l_4_reg_940_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bus_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.312ns  (logic 0.997ns (23.128%)  route 3.315ns (76.872%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      2.365ns (routing 1.332ns, distribution 1.033ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    G10                                                               r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/PAD
    G10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.544     0.544 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.544    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    G10                                                               r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/I
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.544 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.928    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y5                                                         r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.801 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.046    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y120                                                     r  design_1_i/clk_wiz/inst/clkout1_buf/I
    BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.074 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8365, routed)        2.365     3.439    design_1_i/ban_interface_0/inst/ap_clk
    SLICE_X75Y73         FDRE                                         r  design_1_i/ban_interface_0/inst/out_l_4_reg_940_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y73         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     3.518 r  design_1_i/ban_interface_0/inst/out_l_4_reg_940_reg[0]/Q
                         net (fo=2, routed)           3.315     6.833    bus_out_OBUF[0]
    B11                                                               r  bus_out_OBUF[0]_inst/I
    B11                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.918     7.752 r  bus_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.752    bus_out[0]
    B11                                                               r  bus_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ban_interface_0/inst/ap_CS_fsm_reg[159]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ap_ctrl_0_done
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.888ns  (logic 0.999ns (25.696%)  route 2.889ns (74.304%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      2.386ns (routing 1.332ns, distribution 1.054ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    G10                                                               r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/PAD
    G10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.544     0.544 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.544    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    G10                                                               r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/I
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.544 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.928    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y5                                                         r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.801 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.046    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y120                                                     r  design_1_i/clk_wiz/inst/clkout1_buf/I
    BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.074 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8365, routed)        2.386     3.460    design_1_i/ban_interface_0/inst/ap_clk
    SLICE_X73Y131        FDRE                                         r  design_1_i/ban_interface_0/inst/ap_CS_fsm_reg[159]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y131        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.536 r  design_1_i/ban_interface_0/inst/ap_CS_fsm_reg[159]_lopt_replica/Q
                         net (fo=1, routed)           2.889     6.425    lopt
    B10                                                               r  ap_ctrl_0_done_OBUF_inst/I
    B10                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.923     7.348 r  ap_ctrl_0_done_OBUF_inst/O
                         net (fo=0)                   0.000     7.348    ap_ctrl_0_done
    B10                                                               r  ap_ctrl_0_done (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ban_interface_0/inst/retval_1_1_0_load_reg_562_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bus_out[69]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.792ns  (logic 1.006ns (26.527%)  route 2.786ns (73.473%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      2.381ns (routing 1.332ns, distribution 1.049ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    G10                                                               r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/PAD
    G10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.544     0.544 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.544    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    G10                                                               r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/I
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.544 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.928    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y5                                                         r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.801 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.046    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y120                                                     r  design_1_i/clk_wiz/inst/clkout1_buf/I
    BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.074 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8365, routed)        2.381     3.455    design_1_i/ban_interface_0/inst/ap_clk
    SLICE_X76Y24         FDRE                                         r  design_1_i/ban_interface_0/inst/retval_1_1_0_load_reg_562_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y24         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     3.534 r  design_1_i/ban_interface_0/inst/retval_1_1_0_load_reg_562_reg[5]/Q
                         net (fo=1, routed)           2.786     6.320    bus_out_OBUF[69]
    AE24                                                              r  bus_out_OBUF[69]_inst/I
    AE24                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.927     7.247 r  bus_out_OBUF[69]_inst/O
                         net (fo=0)                   0.000     7.247    bus_out[69]
    AE24                                                              r  bus_out[69] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ban_interface_0/inst/out_b_p_7_reg_751_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bus_out[53]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.823ns  (logic 1.054ns (27.579%)  route 2.769ns (72.421%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      2.341ns (routing 1.332ns, distribution 1.009ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    G10                                                               r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/PAD
    G10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.544     0.544 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.544    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    G10                                                               r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/I
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.544 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.928    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y5                                                         r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.801 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.046    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y120                                                     r  design_1_i/clk_wiz/inst/clkout1_buf/I
    BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.074 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8365, routed)        2.341     3.415    design_1_i/ban_interface_0/inst/ap_clk
    SLICE_X67Y80         FDRE                                         r  design_1_i/ban_interface_0/inst/out_b_p_7_reg_751_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y80         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.493 r  design_1_i/ban_interface_0/inst/out_b_p_7_reg_751_reg[21]/Q
                         net (fo=1, routed)           2.769     6.262    bus_out_OBUF[53]
    AH8                                                               r  bus_out_OBUF[53]_inst/I
    AH8                  OBUF (Prop_OUTBUF_HPIOB_SNGL_I_O)
                                                      0.976     7.239 r  bus_out_OBUF[53]_inst/O
                         net (fo=0)                   0.000     7.239    bus_out[53]
    AH8                                                               r  bus_out[53] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ban_interface_0/inst/retval_1_1_1_load_reg_373_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bus_out[105]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.623ns  (logic 0.993ns (27.415%)  route 2.630ns (72.585%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      2.376ns (routing 1.332ns, distribution 1.044ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    G10                                                               r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/PAD
    G10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.544     0.544 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.544    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    G10                                                               r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/I
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.544 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.928    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y5                                                         r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.801 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.046    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y120                                                     r  design_1_i/clk_wiz/inst/clkout1_buf/I
    BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.074 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8365, routed)        2.376     3.450    design_1_i/ban_interface_0/inst/ap_clk
    SLICE_X76Y24         FDRE                                         r  design_1_i/ban_interface_0/inst/retval_1_1_1_load_reg_373_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y24         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     3.529 r  design_1_i/ban_interface_0/inst/retval_1_1_1_load_reg_373_reg[9]/Q
                         net (fo=1, routed)           2.630     6.159    bus_out_OBUF[105]
    AF20                                                              r  bus_out_OBUF[105]_inst/I
    AF20                 OBUF (Prop_OUTBUF_HPIOB_SNGL_I_O)
                                                      0.914     7.074 r  bus_out_OBUF[105]_inst/O
                         net (fo=0)                   0.000     7.074    bus_out[105]
    AF20                                                              r  bus_out[105] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ban_interface_0/inst/out_b_p_7_reg_751_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bus_out[52]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.476ns  (logic 1.027ns (29.552%)  route 2.449ns (70.448%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      2.426ns (routing 1.332ns, distribution 1.094ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    G10                                                               r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/PAD
    G10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.544     0.544 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.544    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    G10                                                               r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/I
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.544 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.928    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y5                                                         r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.801 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.046    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y120                                                     r  design_1_i/clk_wiz/inst/clkout1_buf/I
    BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.074 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8365, routed)        2.426     3.500    design_1_i/ban_interface_0/inst/ap_clk
    SLICE_X65Y83         FDRE                                         r  design_1_i/ban_interface_0/inst/out_b_p_7_reg_751_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y83         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     3.579 r  design_1_i/ban_interface_0/inst/out_b_p_7_reg_751_reg[20]/Q
                         net (fo=1, routed)           2.449     6.028    bus_out_OBUF[52]
    AC14                                                              r  bus_out_OBUF[52]_inst/I
    AC14                 OBUF (Prop_OUTBUF_HPIOB_SNGL_I_O)
                                                      0.948     6.977 r  bus_out_OBUF[52]_inst/O
                         net (fo=0)                   0.000     6.977    bus_out[52]
    AC14                                                              r  bus_out[52] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ban_interface_0/inst/retval_1_1_1_load_reg_373_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bus_out[112]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.520ns  (logic 0.947ns (26.910%)  route 2.573ns (73.090%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      2.370ns (routing 1.332ns, distribution 1.038ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    G10                                                               r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/PAD
    G10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.544     0.544 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.544    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    G10                                                               r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/I
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.544 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.928    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y5                                                         r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.801 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.046    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y120                                                     r  design_1_i/clk_wiz/inst/clkout1_buf/I
    BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.074 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8365, routed)        2.370     3.444    design_1_i/ban_interface_0/inst/ap_clk
    SLICE_X77Y28         FDRE                                         r  design_1_i/ban_interface_0/inst/retval_1_1_1_load_reg_373_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y28         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.523 r  design_1_i/ban_interface_0/inst/retval_1_1_1_load_reg_373_reg[16]/Q
                         net (fo=1, routed)           2.573     6.096    bus_out_OBUF[112]
    AA16                                                              r  bus_out_OBUF[112]_inst/I
    AA16                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.868     6.965 r  bus_out_OBUF[112]_inst/O
                         net (fo=0)                   0.000     6.965    bus_out[112]
    AA16                                                              r  bus_out[112] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ban_interface_0/inst/out_b_p_7_reg_751_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bus_out[40]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.460ns  (logic 1.065ns (30.789%)  route 2.395ns (69.211%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      2.423ns (routing 1.332ns, distribution 1.091ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    G10                                                               r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/PAD
    G10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.544     0.544 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.544    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    G10                                                               r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/I
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.544 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.928    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y5                                                         r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.801 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.046    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y120                                                     r  design_1_i/clk_wiz/inst/clkout1_buf/I
    BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.074 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8365, routed)        2.423     3.497    design_1_i/ban_interface_0/inst/ap_clk
    SLICE_X65Y75         FDRE                                         r  design_1_i/ban_interface_0/inst/out_b_p_7_reg_751_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y75         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     3.576 r  design_1_i/ban_interface_0/inst/out_b_p_7_reg_751_reg[8]/Q
                         net (fo=1, routed)           2.395     5.971    bus_out_OBUF[40]
    AM9                                                               r  bus_out_OBUF[40]_inst/I
    AM9                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.986     6.958 r  bus_out_OBUF[40]_inst/O
                         net (fo=0)                   0.000     6.958    bus_out[40]
    AM9                                                               r  bus_out[40] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/ban_interface_0/inst/retval_1_1_2_load_reg_180_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bus_out[154]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.919ns  (logic 0.459ns (49.922%)  route 0.460ns (50.078%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.302ns (routing 0.733ns, distribution 0.569ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    G10                                                               r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/PAD
    G10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.179     0.179 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.179    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    G10                                                               r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/I
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.179 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.375    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y5                                                         r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.605 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.751    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y120                                                     r  design_1_i/clk_wiz/inst/clkout1_buf/I
    BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.768 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8365, routed)        1.302     2.070    design_1_i/ban_interface_0/inst/ap_clk
    SLICE_X67Y57         FDRE                                         r  design_1_i/ban_interface_0/inst/retval_1_1_2_load_reg_180_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y57         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     2.109 r  design_1_i/ban_interface_0/inst/retval_1_1_2_load_reg_180_reg[26]/Q
                         net (fo=1, routed)           0.460     2.569    bus_out_OBUF[154]
    AP18                                                              r  bus_out_OBUF[154]_inst/I
    AP18                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.420     2.989 r  bus_out_OBUF[154]_inst/O
                         net (fo=0)                   0.000     2.989    bus_out[154]
    AP18                                                              r  bus_out[154] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ban_interface_0/inst/retval_1_1_2_load_reg_180_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bus_out[153]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.983ns  (logic 0.486ns (49.422%)  route 0.497ns (50.578%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.299ns (routing 0.733ns, distribution 0.566ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    G10                                                               r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/PAD
    G10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.179     0.179 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.179    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    G10                                                               r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/I
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.179 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.375    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y5                                                         r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.605 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.751    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y120                                                     r  design_1_i/clk_wiz/inst/clkout1_buf/I
    BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.768 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8365, routed)        1.299     2.067    design_1_i/ban_interface_0/inst/ap_clk
    SLICE_X67Y56         FDRE                                         r  design_1_i/ban_interface_0/inst/retval_1_1_2_load_reg_180_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y56         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     2.106 r  design_1_i/ban_interface_0/inst/retval_1_1_2_load_reg_180_reg[25]/Q
                         net (fo=1, routed)           0.497     2.603    bus_out_OBUF[153]
    AP13                                                              r  bus_out_OBUF[153]_inst/I
    AP13                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.447     3.050 r  bus_out_OBUF[153]_inst/O
                         net (fo=0)                   0.000     3.050    bus_out[153]
    AP13                                                              r  bus_out[153] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ban_interface_0/inst/retval_1_1_2_load_reg_180_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bus_out[155]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.008ns  (logic 0.458ns (45.437%)  route 0.550ns (54.563%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.296ns (routing 0.733ns, distribution 0.563ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    G10                                                               r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/PAD
    G10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.179     0.179 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.179    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    G10                                                               r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/I
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.179 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.375    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y5                                                         r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.605 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.751    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y120                                                     r  design_1_i/clk_wiz/inst/clkout1_buf/I
    BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.768 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8365, routed)        1.296     2.064    design_1_i/ban_interface_0/inst/ap_clk
    SLICE_X69Y56         FDRE                                         r  design_1_i/ban_interface_0/inst/retval_1_1_2_load_reg_180_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y56         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.103 r  design_1_i/ban_interface_0/inst/retval_1_1_2_load_reg_180_reg[27]/Q
                         net (fo=1, routed)           0.550     2.653    bus_out_OBUF[155]
    AP17                                                              r  bus_out_OBUF[155]_inst/I
    AP17                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.419     3.072 r  bus_out_OBUF[155]_inst/O
                         net (fo=0)                   0.000     3.072    bus_out[155]
    AP17                                                              r  bus_out[155] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ban_interface_0/inst/retval_1_1_2_load_reg_180_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bus_out[158]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.025ns  (logic 0.441ns (43.022%)  route 0.584ns (56.978%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.306ns (routing 0.733ns, distribution 0.573ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    G10                                                               r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/PAD
    G10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.179     0.179 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.179    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    G10                                                               r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/I
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.179 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.375    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y5                                                         r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.605 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.751    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y120                                                     r  design_1_i/clk_wiz/inst/clkout1_buf/I
    BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.768 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8365, routed)        1.306     2.074    design_1_i/ban_interface_0/inst/ap_clk
    SLICE_X67Y55         FDRE                                         r  design_1_i/ban_interface_0/inst/retval_1_1_2_load_reg_180_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y55         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     2.113 r  design_1_i/ban_interface_0/inst/retval_1_1_2_load_reg_180_reg[30]/Q
                         net (fo=1, routed)           0.584     2.697    bus_out_OBUF[158]
    AL17                                                              r  bus_out_OBUF[158]_inst/I
    AL17                 OBUF (Prop_OUTBUF_HPIOB_SNGL_I_O)
                                                      0.402     3.099 r  bus_out_OBUF[158]_inst/O
                         net (fo=0)                   0.000     3.099    bus_out[158]
    AL17                                                              r  bus_out[158] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ban_interface_0/inst/retval_1_1_2_load_reg_180_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bus_out[148]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.065ns  (logic 0.480ns (45.067%)  route 0.585ns (54.933%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.297ns (routing 0.733ns, distribution 0.564ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    G10                                                               r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/PAD
    G10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.179     0.179 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.179    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    G10                                                               r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/I
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.179 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.375    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y5                                                         r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.605 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.751    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y120                                                     r  design_1_i/clk_wiz/inst/clkout1_buf/I
    BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.768 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8365, routed)        1.297     2.065    design_1_i/ban_interface_0/inst/ap_clk
    SLICE_X70Y45         FDRE                                         r  design_1_i/ban_interface_0/inst/retval_1_1_2_load_reg_180_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y45         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     2.104 r  design_1_i/ban_interface_0/inst/retval_1_1_2_load_reg_180_reg[20]/Q
                         net (fo=1, routed)           0.585     2.689    bus_out_OBUF[148]
    AM14                                                              r  bus_out_OBUF[148]_inst/I
    AM14                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.441     3.130 r  bus_out_OBUF[148]_inst/O
                         net (fo=0)                   0.000     3.130    bus_out[148]
    AM14                                                              r  bus_out[148] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ban_interface_0/inst/retval_1_1_2_load_reg_180_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bus_out[152]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.064ns  (logic 0.485ns (45.572%)  route 0.579ns (54.428%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.309ns (routing 0.733ns, distribution 0.576ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    G10                                                               r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/PAD
    G10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.179     0.179 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.179    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    G10                                                               r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/I
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.179 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.375    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y5                                                         r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.605 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.751    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y120                                                     r  design_1_i/clk_wiz/inst/clkout1_buf/I
    BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.768 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8365, routed)        1.309     2.077    design_1_i/ban_interface_0/inst/ap_clk
    SLICE_X71Y54         FDRE                                         r  design_1_i/ban_interface_0/inst/retval_1_1_2_load_reg_180_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y54         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     2.116 r  design_1_i/ban_interface_0/inst/retval_1_1_2_load_reg_180_reg[24]/Q
                         net (fo=1, routed)           0.579     2.695    bus_out_OBUF[152]
    AN13                                                              r  bus_out_OBUF[152]_inst/I
    AN13                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.446     3.141 r  bus_out_OBUF[152]_inst/O
                         net (fo=0)                   0.000     3.141    bus_out[152]
    AN13                                                              r  bus_out[152] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ban_interface_0/inst/retval_1_1_2_load_reg_180_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bus_out[147]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.080ns  (logic 0.472ns (43.688%)  route 0.608ns (56.312%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.301ns (routing 0.733ns, distribution 0.568ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    G10                                                               r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/PAD
    G10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.179     0.179 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.179    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    G10                                                               r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/I
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.179 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.375    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y5                                                         r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.605 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.751    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y120                                                     r  design_1_i/clk_wiz/inst/clkout1_buf/I
    BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.768 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8365, routed)        1.301     2.069    design_1_i/ban_interface_0/inst/ap_clk
    SLICE_X70Y44         FDRE                                         r  design_1_i/ban_interface_0/inst/retval_1_1_2_load_reg_180_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y44         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     2.108 r  design_1_i/ban_interface_0/inst/retval_1_1_2_load_reg_180_reg[19]/Q
                         net (fo=1, routed)           0.608     2.716    bus_out_OBUF[147]
    AP15                                                              r  bus_out_OBUF[147]_inst/I
    AP15                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.433     3.149 r  bus_out_OBUF[147]_inst/O
                         net (fo=0)                   0.000     3.149    bus_out[147]
    AP15                                                              r  bus_out[147] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ban_interface_0/inst/retval_1_1_1_load_reg_373_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bus_out[127]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.088ns  (logic 0.437ns (40.191%)  route 0.651ns (59.809%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.309ns (routing 0.733ns, distribution 0.576ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    G10                                                               r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/PAD
    G10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.179     0.179 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.179    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    G10                                                               r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/I
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.179 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.375    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y5                                                         r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.605 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.751    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y120                                                     r  design_1_i/clk_wiz/inst/clkout1_buf/I
    BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.768 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8365, routed)        1.309     2.077    design_1_i/ban_interface_0/inst/ap_clk
    SLICE_X75Y58         FDRE                                         r  design_1_i/ban_interface_0/inst/retval_1_1_1_load_reg_373_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y58         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.116 r  design_1_i/ban_interface_0/inst/retval_1_1_1_load_reg_373_reg[31]/Q
                         net (fo=1, routed)           0.651     2.767    bus_out_OBUF[127]
    AF17                                                              r  bus_out_OBUF[127]_inst/I
    AF17                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.398     3.165 r  bus_out_OBUF[127]_inst/O
                         net (fo=0)                   0.000     3.165    bus_out[127]
    AF17                                                              r  bus_out[127] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ban_interface_0/inst/retval_1_1_2_load_reg_180_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bus_out[157]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.109ns  (logic 0.439ns (39.562%)  route 0.670ns (60.438%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.296ns (routing 0.733ns, distribution 0.563ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    G10                                                               r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/PAD
    G10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.179     0.179 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.179    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    G10                                                               r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/I
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.179 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.375    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y5                                                         r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.605 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.751    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y120                                                     r  design_1_i/clk_wiz/inst/clkout1_buf/I
    BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.768 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8365, routed)        1.296     2.064    design_1_i/ban_interface_0/inst/ap_clk
    SLICE_X69Y56         FDRE                                         r  design_1_i/ban_interface_0/inst/retval_1_1_2_load_reg_180_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y56         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     2.103 r  design_1_i/ban_interface_0/inst/retval_1_1_2_load_reg_180_reg[29]/Q
                         net (fo=1, routed)           0.670     2.773    bus_out_OBUF[157]
    AH16                                                              r  bus_out_OBUF[157]_inst/I
    AH16                 OBUF (Prop_OUTBUF_HPIOB_SNGL_I_O)
                                                      0.400     3.173 r  bus_out_OBUF[157]_inst/O
                         net (fo=0)                   0.000     3.173    bus_out[157]
    AH16                                                              r  bus_out[157] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ban_interface_0/inst/retval_1_1_1_load_reg_373_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bus_out[119]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.109ns  (logic 0.412ns (37.153%)  route 0.697ns (62.847%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.299ns (routing 0.733ns, distribution 0.566ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    G10                                                               r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/PAD
    G10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.179     0.179 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.179    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    G10                                                               r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/I
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.179 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.375    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y5                                                         r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.605 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.751    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y120                                                     r  design_1_i/clk_wiz/inst/clkout1_buf/I
    BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.768 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8365, routed)        1.299     2.067    design_1_i/ban_interface_0/inst/ap_clk
    SLICE_X69Y53         FDRE                                         r  design_1_i/ban_interface_0/inst/retval_1_1_1_load_reg_373_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y53         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.106 r  design_1_i/ban_interface_0/inst/retval_1_1_1_load_reg_373_reg[23]/Q
                         net (fo=1, routed)           0.697     2.803    bus_out_OBUF[119]
    AE15                                                              r  bus_out_OBUF[119]_inst/I
    AE15                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.373     3.176 r  bus_out_OBUF[119]_inst/O
                         net (fo=0)                   0.000     3.176    bus_out[119]
    AE15                                                              r  bus_out[119] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_design_1_clk_wiz_0

Max Delay          5704 Endpoints
Min Delay          5704 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bus_in[8]
                            (input port)
  Destination:            design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U55/din0_buf1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.663ns  (logic 1.182ns (11.085%)  route 9.481ns (88.915%))
  Logic Levels:           8  (IBUFCTRL=1 INBUF=1 LUT3=2 LUT4=1 LUT5=3)
  Clock Path Skew:        3.682ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.682ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Net Delay (Destination): 2.186ns (routing 1.208ns, distribution 0.978ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D10                                               0.000     0.000 f  bus_in[8] (IN)
                         net (fo=0)                   0.000     0.000    bus_in_IBUF[8]_inst/I
    D10                                                               f  bus_in_IBUF[8]_inst/INBUF_INST/PAD
    D10                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.534     0.534 f  bus_in_IBUF[8]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.534    bus_in_IBUF[8]_inst/OUT
    D10                                                               f  bus_in_IBUF[8]_inst/IBUFCTRL_INST/I
    D10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.534 f  bus_in_IBUF[8]_inst/IBUFCTRL_INST/O
                         net (fo=41, routed)          5.205     5.739    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/op[8]
    SLICE_X79Y75                                                      f  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/and_ln195_2_reg_6038[0]_i_10/I0
    SLICE_X79Y75         LUT4 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.149     5.888 f  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/and_ln195_2_reg_6038[0]_i_10/O
                         net (fo=1, routed)           0.091     5.979    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/and_ln195_2_reg_6038[0]_i_10_n_0
    SLICE_X79Y75                                                      f  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/and_ln195_2_reg_6038[0]_i_5/I4
    SLICE_X79Y75         LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.098     6.077 f  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/and_ln195_2_reg_6038[0]_i_5/O
                         net (fo=13, routed)          0.311     6.388    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U59/ap_CS_fsm[157]_i_2_0
    SLICE_X78Y72                                                      f  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U59/din0_buf1[31]_i_4__2/I2
    SLICE_X78Y72         LUT3 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.148     6.536 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U59/din0_buf1[31]_i_4__2/O
                         net (fo=9, routed)           0.151     6.687    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U59/op[3]
    SLICE_X78Y74                                                      r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U59/din0_buf1[31]_i_2__2/I1
    SLICE_X78Y74         LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.091     6.778 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U59/din0_buf1[31]_i_2__2/O
                         net (fo=173, routed)         1.678     8.456    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U56/grp_fu_1203_p01
    SLICE_X67Y89                                                      r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U56/din0_buf1[31]_i_4__8/I2
    SLICE_X67Y89         LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.039     8.495 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U56/din0_buf1[31]_i_4__8/O
                         net (fo=64, routed)          1.978    10.473    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U55/din0_buf1_reg[0]_5
    SLICE_X61Y88                                                      r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U55/din0_buf1[22]_i_1__1/I4
    SLICE_X61Y88         LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.123    10.596 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U55/din0_buf1[22]_i_1__1/O
                         net (fo=1, routed)           0.067    10.663    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U55/din0_buf1[22]_i_1__1_n_0
    SLICE_X61Y88         FDRE                                         r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U55/din0_buf1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    G10                                                               r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/PAD
    G10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.294     0.294 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.294    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    G10                                                               r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/I
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.294 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.627    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y5                                                         r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.257 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.472    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y120                                                     r  design_1_i/clk_wiz/inst/clkout1_buf/I
    BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.496 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8365, routed)        2.186     3.682    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U55/ap_clk
    SLICE_X61Y88         FDRE                                         r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U55/din0_buf1_reg[22]/C

Slack:                    inf
  Source:                 bus_in[8]
                            (input port)
  Destination:            design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U55/din0_buf1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.637ns  (logic 1.207ns (11.347%)  route 9.430ns (88.653%))
  Logic Levels:           8  (IBUFCTRL=1 INBUF=1 LUT3=2 LUT4=1 LUT5=3)
  Clock Path Skew:        3.682ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.682ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Net Delay (Destination): 2.186ns (routing 1.208ns, distribution 0.978ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D10                                               0.000     0.000 f  bus_in[8] (IN)
                         net (fo=0)                   0.000     0.000    bus_in_IBUF[8]_inst/I
    D10                                                               f  bus_in_IBUF[8]_inst/INBUF_INST/PAD
    D10                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.534     0.534 f  bus_in_IBUF[8]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.534    bus_in_IBUF[8]_inst/OUT
    D10                                                               f  bus_in_IBUF[8]_inst/IBUFCTRL_INST/I
    D10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.534 f  bus_in_IBUF[8]_inst/IBUFCTRL_INST/O
                         net (fo=41, routed)          5.205     5.739    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/op[8]
    SLICE_X79Y75                                                      f  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/and_ln195_2_reg_6038[0]_i_10/I0
    SLICE_X79Y75         LUT4 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.149     5.888 f  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/and_ln195_2_reg_6038[0]_i_10/O
                         net (fo=1, routed)           0.091     5.979    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/and_ln195_2_reg_6038[0]_i_10_n_0
    SLICE_X79Y75                                                      f  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/and_ln195_2_reg_6038[0]_i_5/I4
    SLICE_X79Y75         LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.098     6.077 f  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/and_ln195_2_reg_6038[0]_i_5/O
                         net (fo=13, routed)          0.311     6.388    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U59/ap_CS_fsm[157]_i_2_0
    SLICE_X78Y72                                                      f  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U59/din0_buf1[31]_i_4__2/I2
    SLICE_X78Y72         LUT3 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.148     6.536 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U59/din0_buf1[31]_i_4__2/O
                         net (fo=9, routed)           0.151     6.687    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U59/op[3]
    SLICE_X78Y74                                                      r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U59/din0_buf1[31]_i_2__2/I1
    SLICE_X78Y74         LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.091     6.778 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U59/din0_buf1[31]_i_2__2/O
                         net (fo=173, routed)         1.678     8.456    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U56/grp_fu_1203_p01
    SLICE_X67Y89                                                      r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U56/din0_buf1[31]_i_4__8/I2
    SLICE_X67Y89         LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.039     8.495 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U56/din0_buf1[31]_i_4__8/O
                         net (fo=64, routed)          1.939    10.434    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U55/din0_buf1_reg[0]_5
    SLICE_X61Y88                                                      r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U55/din0_buf1[29]_i_1__1/I4
    SLICE_X61Y88         LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.148    10.582 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U55/din0_buf1[29]_i_1__1/O
                         net (fo=1, routed)           0.055    10.637    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U55/din0_buf1[29]_i_1__1_n_0
    SLICE_X61Y88         FDRE                                         r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U55/din0_buf1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    G10                                                               r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/PAD
    G10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.294     0.294 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.294    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    G10                                                               r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/I
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.294 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.627    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y5                                                         r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.257 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.472    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y120                                                     r  design_1_i/clk_wiz/inst/clkout1_buf/I
    BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.496 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8365, routed)        2.186     3.682    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U55/ap_clk
    SLICE_X61Y88         FDRE                                         r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U55/din0_buf1_reg[29]/C

Slack:                    inf
  Source:                 bus_in[8]
                            (input port)
  Destination:            design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U55/din0_buf1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.628ns  (logic 1.159ns (10.905%)  route 9.469ns (89.095%))
  Logic Levels:           8  (IBUFCTRL=1 INBUF=1 LUT3=2 LUT4=1 LUT5=3)
  Clock Path Skew:        3.682ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.682ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Net Delay (Destination): 2.186ns (routing 1.208ns, distribution 0.978ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D10                                               0.000     0.000 f  bus_in[8] (IN)
                         net (fo=0)                   0.000     0.000    bus_in_IBUF[8]_inst/I
    D10                                                               f  bus_in_IBUF[8]_inst/INBUF_INST/PAD
    D10                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.534     0.534 f  bus_in_IBUF[8]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.534    bus_in_IBUF[8]_inst/OUT
    D10                                                               f  bus_in_IBUF[8]_inst/IBUFCTRL_INST/I
    D10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.534 f  bus_in_IBUF[8]_inst/IBUFCTRL_INST/O
                         net (fo=41, routed)          5.205     5.739    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/op[8]
    SLICE_X79Y75                                                      f  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/and_ln195_2_reg_6038[0]_i_10/I0
    SLICE_X79Y75         LUT4 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.149     5.888 f  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/and_ln195_2_reg_6038[0]_i_10/O
                         net (fo=1, routed)           0.091     5.979    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/and_ln195_2_reg_6038[0]_i_10_n_0
    SLICE_X79Y75                                                      f  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/and_ln195_2_reg_6038[0]_i_5/I4
    SLICE_X79Y75         LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.098     6.077 f  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/and_ln195_2_reg_6038[0]_i_5/O
                         net (fo=13, routed)          0.311     6.388    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U59/ap_CS_fsm[157]_i_2_0
    SLICE_X78Y72                                                      f  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U59/din0_buf1[31]_i_4__2/I2
    SLICE_X78Y72         LUT3 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.148     6.536 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U59/din0_buf1[31]_i_4__2/O
                         net (fo=9, routed)           0.151     6.687    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U59/op[3]
    SLICE_X78Y74                                                      r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U59/din0_buf1[31]_i_2__2/I1
    SLICE_X78Y74         LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.091     6.778 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U59/din0_buf1[31]_i_2__2/O
                         net (fo=173, routed)         1.678     8.456    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U56/grp_fu_1203_p01
    SLICE_X67Y89                                                      r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U56/din0_buf1[31]_i_4__8/I2
    SLICE_X67Y89         LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.039     8.495 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U56/din0_buf1[31]_i_4__8/O
                         net (fo=64, routed)          1.974    10.469    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U55/din0_buf1_reg[0]_5
    SLICE_X61Y88                                                      r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U55/din0_buf1[20]_i_1__1/I4
    SLICE_X61Y88         LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.100    10.569 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U55/din0_buf1[20]_i_1__1/O
                         net (fo=1, routed)           0.059    10.628    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U55/din0_buf1[20]_i_1__1_n_0
    SLICE_X61Y88         FDRE                                         r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U55/din0_buf1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    G10                                                               r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/PAD
    G10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.294     0.294 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.294    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    G10                                                               r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/I
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.294 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.627    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y5                                                         r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.257 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.472    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y120                                                     r  design_1_i/clk_wiz/inst/clkout1_buf/I
    BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.496 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8365, routed)        2.186     3.682    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U55/ap_clk
    SLICE_X61Y88         FDRE                                         r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U55/din0_buf1_reg[20]/C

Slack:                    inf
  Source:                 bus_in[8]
                            (input port)
  Destination:            design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U55/din0_buf1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.601ns  (logic 1.209ns (11.404%)  route 9.392ns (88.596%))
  Logic Levels:           8  (IBUFCTRL=1 INBUF=1 LUT3=2 LUT4=1 LUT5=3)
  Clock Path Skew:        3.686ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.686ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Net Delay (Destination): 2.190ns (routing 1.208ns, distribution 0.982ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D10                                               0.000     0.000 f  bus_in[8] (IN)
                         net (fo=0)                   0.000     0.000    bus_in_IBUF[8]_inst/I
    D10                                                               f  bus_in_IBUF[8]_inst/INBUF_INST/PAD
    D10                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.534     0.534 f  bus_in_IBUF[8]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.534    bus_in_IBUF[8]_inst/OUT
    D10                                                               f  bus_in_IBUF[8]_inst/IBUFCTRL_INST/I
    D10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.534 f  bus_in_IBUF[8]_inst/IBUFCTRL_INST/O
                         net (fo=41, routed)          5.205     5.739    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/op[8]
    SLICE_X79Y75                                                      f  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/and_ln195_2_reg_6038[0]_i_10/I0
    SLICE_X79Y75         LUT4 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.149     5.888 f  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/and_ln195_2_reg_6038[0]_i_10/O
                         net (fo=1, routed)           0.091     5.979    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/and_ln195_2_reg_6038[0]_i_10_n_0
    SLICE_X79Y75                                                      f  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/and_ln195_2_reg_6038[0]_i_5/I4
    SLICE_X79Y75         LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.098     6.077 f  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/and_ln195_2_reg_6038[0]_i_5/O
                         net (fo=13, routed)          0.311     6.388    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U59/ap_CS_fsm[157]_i_2_0
    SLICE_X78Y72                                                      f  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U59/din0_buf1[31]_i_4__2/I2
    SLICE_X78Y72         LUT3 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.148     6.536 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U59/din0_buf1[31]_i_4__2/O
                         net (fo=9, routed)           0.151     6.687    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U59/op[3]
    SLICE_X78Y74                                                      r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U59/din0_buf1[31]_i_2__2/I1
    SLICE_X78Y74         LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.091     6.778 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U59/din0_buf1[31]_i_2__2/O
                         net (fo=173, routed)         1.678     8.456    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U56/grp_fu_1203_p01
    SLICE_X67Y89                                                      r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U56/din0_buf1[31]_i_4__8/I2
    SLICE_X67Y89         LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.039     8.495 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U56/din0_buf1[31]_i_4__8/O
                         net (fo=64, routed)          1.897    10.392    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U55/din0_buf1_reg[0]_5
    SLICE_X61Y85                                                      r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U55/din0_buf1[4]_i_1__1/I4
    SLICE_X61Y85         LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.150    10.542 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U55/din0_buf1[4]_i_1__1/O
                         net (fo=1, routed)           0.059    10.601    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U55/din0_buf1[4]_i_1__1_n_0
    SLICE_X61Y85         FDRE                                         r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U55/din0_buf1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    G10                                                               r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/PAD
    G10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.294     0.294 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.294    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    G10                                                               r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/I
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.294 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.627    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y5                                                         r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.257 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.472    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y120                                                     r  design_1_i/clk_wiz/inst/clkout1_buf/I
    BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.496 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8365, routed)        2.190     3.686    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U55/ap_clk
    SLICE_X61Y85         FDRE                                         r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U55/din0_buf1_reg[4]/C

Slack:                    inf
  Source:                 bus_in[8]
                            (input port)
  Destination:            design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U55/din0_buf1_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.545ns  (logic 1.158ns (10.981%)  route 9.387ns (89.019%))
  Logic Levels:           8  (IBUFCTRL=1 INBUF=1 LUT3=2 LUT4=1 LUT5=3)
  Clock Path Skew:        3.687ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.687ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Net Delay (Destination): 2.191ns (routing 1.208ns, distribution 0.983ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D10                                               0.000     0.000 f  bus_in[8] (IN)
                         net (fo=0)                   0.000     0.000    bus_in_IBUF[8]_inst/I
    D10                                                               f  bus_in_IBUF[8]_inst/INBUF_INST/PAD
    D10                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.534     0.534 f  bus_in_IBUF[8]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.534    bus_in_IBUF[8]_inst/OUT
    D10                                                               f  bus_in_IBUF[8]_inst/IBUFCTRL_INST/I
    D10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.534 f  bus_in_IBUF[8]_inst/IBUFCTRL_INST/O
                         net (fo=41, routed)          5.205     5.739    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/op[8]
    SLICE_X79Y75                                                      f  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/and_ln195_2_reg_6038[0]_i_10/I0
    SLICE_X79Y75         LUT4 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.149     5.888 f  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/and_ln195_2_reg_6038[0]_i_10/O
                         net (fo=1, routed)           0.091     5.979    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/and_ln195_2_reg_6038[0]_i_10_n_0
    SLICE_X79Y75                                                      f  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/and_ln195_2_reg_6038[0]_i_5/I4
    SLICE_X79Y75         LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.098     6.077 f  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/and_ln195_2_reg_6038[0]_i_5/O
                         net (fo=13, routed)          0.311     6.388    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U59/ap_CS_fsm[157]_i_2_0
    SLICE_X78Y72                                                      f  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U59/din0_buf1[31]_i_4__2/I2
    SLICE_X78Y72         LUT3 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.148     6.536 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U59/din0_buf1[31]_i_4__2/O
                         net (fo=9, routed)           0.151     6.687    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U59/op[3]
    SLICE_X78Y74                                                      r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U59/din0_buf1[31]_i_2__2/I1
    SLICE_X78Y74         LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.091     6.778 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U59/din0_buf1[31]_i_2__2/O
                         net (fo=173, routed)         1.678     8.456    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U56/grp_fu_1203_p01
    SLICE_X67Y89                                                      r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U56/din0_buf1[31]_i_4__8/I2
    SLICE_X67Y89         LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.039     8.495 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U56/din0_buf1[31]_i_4__8/O
                         net (fo=64, routed)          1.879    10.374    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U55/din0_buf1_reg[0]_5
    SLICE_X61Y85                                                      r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U55/din0_buf1[19]_i_1__1/I4
    SLICE_X61Y85         LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.099    10.473 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U55/din0_buf1[19]_i_1__1/O
                         net (fo=1, routed)           0.072    10.545    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U55/din0_buf1[19]_i_1__1_n_0
    SLICE_X61Y85         FDRE                                         r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U55/din0_buf1_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    G10                                                               r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/PAD
    G10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.294     0.294 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.294    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    G10                                                               r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/I
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.294 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.627    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y5                                                         r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.257 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.472    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y120                                                     r  design_1_i/clk_wiz/inst/clkout1_buf/I
    BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.496 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8365, routed)        2.191     3.687    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U55/ap_clk
    SLICE_X61Y85         FDRE                                         r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U55/din0_buf1_reg[19]/C

Slack:                    inf
  Source:                 bus_in[8]
                            (input port)
  Destination:            design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U55/din0_buf1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.541ns  (logic 1.158ns (10.985%)  route 9.383ns (89.015%))
  Logic Levels:           8  (IBUFCTRL=1 INBUF=1 LUT3=2 LUT4=1 LUT5=3)
  Clock Path Skew:        3.683ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.683ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Net Delay (Destination): 2.187ns (routing 1.208ns, distribution 0.979ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D10                                               0.000     0.000 f  bus_in[8] (IN)
                         net (fo=0)                   0.000     0.000    bus_in_IBUF[8]_inst/I
    D10                                                               f  bus_in_IBUF[8]_inst/INBUF_INST/PAD
    D10                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.534     0.534 f  bus_in_IBUF[8]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.534    bus_in_IBUF[8]_inst/OUT
    D10                                                               f  bus_in_IBUF[8]_inst/IBUFCTRL_INST/I
    D10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.534 f  bus_in_IBUF[8]_inst/IBUFCTRL_INST/O
                         net (fo=41, routed)          5.205     5.739    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/op[8]
    SLICE_X79Y75                                                      f  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/and_ln195_2_reg_6038[0]_i_10/I0
    SLICE_X79Y75         LUT4 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.149     5.888 f  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/and_ln195_2_reg_6038[0]_i_10/O
                         net (fo=1, routed)           0.091     5.979    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/and_ln195_2_reg_6038[0]_i_10_n_0
    SLICE_X79Y75                                                      f  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/and_ln195_2_reg_6038[0]_i_5/I4
    SLICE_X79Y75         LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.098     6.077 f  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/and_ln195_2_reg_6038[0]_i_5/O
                         net (fo=13, routed)          0.311     6.388    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U59/ap_CS_fsm[157]_i_2_0
    SLICE_X78Y72                                                      f  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U59/din0_buf1[31]_i_4__2/I2
    SLICE_X78Y72         LUT3 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.148     6.536 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U59/din0_buf1[31]_i_4__2/O
                         net (fo=9, routed)           0.151     6.687    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U59/op[3]
    SLICE_X78Y74                                                      r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U59/din0_buf1[31]_i_2__2/I1
    SLICE_X78Y74         LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.091     6.778 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U59/din0_buf1[31]_i_2__2/O
                         net (fo=173, routed)         1.678     8.456    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U56/grp_fu_1203_p01
    SLICE_X67Y89                                                      r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U56/din0_buf1[31]_i_4__8/I2
    SLICE_X67Y89         LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.039     8.495 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U56/din0_buf1[31]_i_4__8/O
                         net (fo=64, routed)          1.875    10.370    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U55/din0_buf1_reg[0]_5
    SLICE_X61Y84                                                      r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U55/din0_buf1[12]_i_1__1/I4
    SLICE_X61Y84         LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.099    10.469 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U55/din0_buf1[12]_i_1__1/O
                         net (fo=1, routed)           0.072    10.541    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U55/din0_buf1[12]_i_1__1_n_0
    SLICE_X61Y84         FDRE                                         r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U55/din0_buf1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    G10                                                               r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/PAD
    G10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.294     0.294 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.294    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    G10                                                               r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/I
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.294 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.627    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y5                                                         r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.257 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.472    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y120                                                     r  design_1_i/clk_wiz/inst/clkout1_buf/I
    BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.496 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8365, routed)        2.187     3.683    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U55/ap_clk
    SLICE_X61Y84         FDRE                                         r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U55/din0_buf1_reg[12]/C

Slack:                    inf
  Source:                 bus_in[8]
                            (input port)
  Destination:            design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U55/din0_buf1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.537ns  (logic 1.157ns (10.980%)  route 9.380ns (89.020%))
  Logic Levels:           8  (IBUFCTRL=1 INBUF=1 LUT3=2 LUT4=1 LUT5=3)
  Clock Path Skew:        3.687ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.687ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Net Delay (Destination): 2.191ns (routing 1.208ns, distribution 0.983ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D10                                               0.000     0.000 f  bus_in[8] (IN)
                         net (fo=0)                   0.000     0.000    bus_in_IBUF[8]_inst/I
    D10                                                               f  bus_in_IBUF[8]_inst/INBUF_INST/PAD
    D10                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.534     0.534 f  bus_in_IBUF[8]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.534    bus_in_IBUF[8]_inst/OUT
    D10                                                               f  bus_in_IBUF[8]_inst/IBUFCTRL_INST/I
    D10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.534 f  bus_in_IBUF[8]_inst/IBUFCTRL_INST/O
                         net (fo=41, routed)          5.205     5.739    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/op[8]
    SLICE_X79Y75                                                      f  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/and_ln195_2_reg_6038[0]_i_10/I0
    SLICE_X79Y75         LUT4 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.149     5.888 f  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/and_ln195_2_reg_6038[0]_i_10/O
                         net (fo=1, routed)           0.091     5.979    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/and_ln195_2_reg_6038[0]_i_10_n_0
    SLICE_X79Y75                                                      f  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/and_ln195_2_reg_6038[0]_i_5/I4
    SLICE_X79Y75         LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.098     6.077 f  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/and_ln195_2_reg_6038[0]_i_5/O
                         net (fo=13, routed)          0.311     6.388    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U59/ap_CS_fsm[157]_i_2_0
    SLICE_X78Y72                                                      f  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U59/din0_buf1[31]_i_4__2/I2
    SLICE_X78Y72         LUT3 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.148     6.536 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U59/din0_buf1[31]_i_4__2/O
                         net (fo=9, routed)           0.151     6.687    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U59/op[3]
    SLICE_X78Y74                                                      r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U59/din0_buf1[31]_i_2__2/I1
    SLICE_X78Y74         LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.091     6.778 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U59/din0_buf1[31]_i_2__2/O
                         net (fo=173, routed)         1.678     8.456    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U56/grp_fu_1203_p01
    SLICE_X67Y89                                                      r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U56/din0_buf1[31]_i_4__8/I2
    SLICE_X67Y89         LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.039     8.495 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U56/din0_buf1[31]_i_4__8/O
                         net (fo=64, routed)          1.878    10.373    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U55/din0_buf1_reg[0]_5
    SLICE_X61Y85                                                      r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U55/din0_buf1[2]_i_1__1/I4
    SLICE_X61Y85         LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.098    10.471 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U55/din0_buf1[2]_i_1__1/O
                         net (fo=1, routed)           0.066    10.537    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U55/din0_buf1[2]_i_1__1_n_0
    SLICE_X61Y85         FDRE                                         r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U55/din0_buf1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    G10                                                               r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/PAD
    G10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.294     0.294 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.294    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    G10                                                               r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/I
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.294 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.627    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y5                                                         r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.257 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.472    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y120                                                     r  design_1_i/clk_wiz/inst/clkout1_buf/I
    BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.496 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8365, routed)        2.191     3.687    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U55/ap_clk
    SLICE_X61Y85         FDRE                                         r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U55/din0_buf1_reg[2]/C

Slack:                    inf
  Source:                 bus_in[8]
                            (input port)
  Destination:            design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U55/din0_buf1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.536ns  (logic 1.157ns (10.981%)  route 9.379ns (89.019%))
  Logic Levels:           8  (IBUFCTRL=1 INBUF=1 LUT3=2 LUT4=1 LUT5=3)
  Clock Path Skew:        3.686ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.686ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Net Delay (Destination): 2.190ns (routing 1.208ns, distribution 0.982ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D10                                               0.000     0.000 f  bus_in[8] (IN)
                         net (fo=0)                   0.000     0.000    bus_in_IBUF[8]_inst/I
    D10                                                               f  bus_in_IBUF[8]_inst/INBUF_INST/PAD
    D10                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.534     0.534 f  bus_in_IBUF[8]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.534    bus_in_IBUF[8]_inst/OUT
    D10                                                               f  bus_in_IBUF[8]_inst/IBUFCTRL_INST/I
    D10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.534 f  bus_in_IBUF[8]_inst/IBUFCTRL_INST/O
                         net (fo=41, routed)          5.205     5.739    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/op[8]
    SLICE_X79Y75                                                      f  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/and_ln195_2_reg_6038[0]_i_10/I0
    SLICE_X79Y75         LUT4 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.149     5.888 f  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/and_ln195_2_reg_6038[0]_i_10/O
                         net (fo=1, routed)           0.091     5.979    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/and_ln195_2_reg_6038[0]_i_10_n_0
    SLICE_X79Y75                                                      f  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/and_ln195_2_reg_6038[0]_i_5/I4
    SLICE_X79Y75         LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.098     6.077 f  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/and_ln195_2_reg_6038[0]_i_5/O
                         net (fo=13, routed)          0.311     6.388    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U59/ap_CS_fsm[157]_i_2_0
    SLICE_X78Y72                                                      f  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U59/din0_buf1[31]_i_4__2/I2
    SLICE_X78Y72         LUT3 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.148     6.536 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U59/din0_buf1[31]_i_4__2/O
                         net (fo=9, routed)           0.151     6.687    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U59/op[3]
    SLICE_X78Y74                                                      r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U59/din0_buf1[31]_i_2__2/I1
    SLICE_X78Y74         LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.091     6.778 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U59/din0_buf1[31]_i_2__2/O
                         net (fo=173, routed)         1.678     8.456    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U56/grp_fu_1203_p01
    SLICE_X67Y89                                                      r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U56/din0_buf1[31]_i_4__8/I2
    SLICE_X67Y89         LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.039     8.495 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U56/din0_buf1[31]_i_4__8/O
                         net (fo=64, routed)          1.876    10.371    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U55/din0_buf1_reg[0]_5
    SLICE_X61Y85                                                      r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U55/din0_buf1[8]_i_1__1/I4
    SLICE_X61Y85         LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.098    10.469 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U55/din0_buf1[8]_i_1__1/O
                         net (fo=1, routed)           0.067    10.536    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U55/din0_buf1[8]_i_1__1_n_0
    SLICE_X61Y85         FDRE                                         r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U55/din0_buf1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    G10                                                               r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/PAD
    G10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.294     0.294 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.294    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    G10                                                               r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/I
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.294 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.627    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y5                                                         r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.257 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.472    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y120                                                     r  design_1_i/clk_wiz/inst/clkout1_buf/I
    BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.496 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8365, routed)        2.190     3.686    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U55/ap_clk
    SLICE_X61Y85         FDRE                                         r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U55/din0_buf1_reg[8]/C

Slack:                    inf
  Source:                 bus_in[8]
                            (input port)
  Destination:            design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U55/din0_buf1_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.533ns  (logic 1.157ns (10.984%)  route 9.376ns (89.016%))
  Logic Levels:           8  (IBUFCTRL=1 INBUF=1 LUT3=2 LUT4=1 LUT5=3)
  Clock Path Skew:        3.683ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.683ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Net Delay (Destination): 2.187ns (routing 1.208ns, distribution 0.979ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D10                                               0.000     0.000 f  bus_in[8] (IN)
                         net (fo=0)                   0.000     0.000    bus_in_IBUF[8]_inst/I
    D10                                                               f  bus_in_IBUF[8]_inst/INBUF_INST/PAD
    D10                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.534     0.534 f  bus_in_IBUF[8]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.534    bus_in_IBUF[8]_inst/OUT
    D10                                                               f  bus_in_IBUF[8]_inst/IBUFCTRL_INST/I
    D10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.534 f  bus_in_IBUF[8]_inst/IBUFCTRL_INST/O
                         net (fo=41, routed)          5.205     5.739    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/op[8]
    SLICE_X79Y75                                                      f  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/and_ln195_2_reg_6038[0]_i_10/I0
    SLICE_X79Y75         LUT4 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.149     5.888 f  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/and_ln195_2_reg_6038[0]_i_10/O
                         net (fo=1, routed)           0.091     5.979    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/and_ln195_2_reg_6038[0]_i_10_n_0
    SLICE_X79Y75                                                      f  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/and_ln195_2_reg_6038[0]_i_5/I4
    SLICE_X79Y75         LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.098     6.077 f  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/and_ln195_2_reg_6038[0]_i_5/O
                         net (fo=13, routed)          0.311     6.388    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U59/ap_CS_fsm[157]_i_2_0
    SLICE_X78Y72                                                      f  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U59/din0_buf1[31]_i_4__2/I2
    SLICE_X78Y72         LUT3 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.148     6.536 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U59/din0_buf1[31]_i_4__2/O
                         net (fo=9, routed)           0.151     6.687    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U59/op[3]
    SLICE_X78Y74                                                      r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U59/din0_buf1[31]_i_2__2/I1
    SLICE_X78Y74         LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.091     6.778 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U59/din0_buf1[31]_i_2__2/O
                         net (fo=173, routed)         1.678     8.456    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U56/grp_fu_1203_p01
    SLICE_X67Y89                                                      r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U56/din0_buf1[31]_i_4__8/I2
    SLICE_X67Y89         LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.039     8.495 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U56/din0_buf1[31]_i_4__8/O
                         net (fo=64, routed)          1.874    10.369    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U55/din0_buf1_reg[0]_5
    SLICE_X61Y84                                                      r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U55/din0_buf1[25]_i_1__1/I4
    SLICE_X61Y84         LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.098    10.467 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U55/din0_buf1[25]_i_1__1/O
                         net (fo=1, routed)           0.066    10.533    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U55/din0_buf1[25]_i_1__1_n_0
    SLICE_X61Y84         FDRE                                         r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U55/din0_buf1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    G10                                                               r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/PAD
    G10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.294     0.294 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.294    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    G10                                                               r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/I
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.294 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.627    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y5                                                         r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.257 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.472    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y120                                                     r  design_1_i/clk_wiz/inst/clkout1_buf/I
    BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.496 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8365, routed)        2.187     3.683    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U55/ap_clk
    SLICE_X61Y84         FDRE                                         r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U55/din0_buf1_reg[25]/C

Slack:                    inf
  Source:                 bus_in[8]
                            (input port)
  Destination:            design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U55/din0_buf1_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.526ns  (logic 1.111ns (10.555%)  route 9.415ns (89.445%))
  Logic Levels:           8  (IBUFCTRL=1 INBUF=1 LUT3=2 LUT4=1 LUT5=3)
  Clock Path Skew:        3.687ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.687ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Net Delay (Destination): 2.191ns (routing 1.208ns, distribution 0.983ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D10                                               0.000     0.000 f  bus_in[8] (IN)
                         net (fo=0)                   0.000     0.000    bus_in_IBUF[8]_inst/I
    D10                                                               f  bus_in_IBUF[8]_inst/INBUF_INST/PAD
    D10                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.534     0.534 f  bus_in_IBUF[8]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.534    bus_in_IBUF[8]_inst/OUT
    D10                                                               f  bus_in_IBUF[8]_inst/IBUFCTRL_INST/I
    D10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.534 f  bus_in_IBUF[8]_inst/IBUFCTRL_INST/O
                         net (fo=41, routed)          5.205     5.739    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/op[8]
    SLICE_X79Y75                                                      f  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/and_ln195_2_reg_6038[0]_i_10/I0
    SLICE_X79Y75         LUT4 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.149     5.888 f  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/and_ln195_2_reg_6038[0]_i_10/O
                         net (fo=1, routed)           0.091     5.979    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/and_ln195_2_reg_6038[0]_i_10_n_0
    SLICE_X79Y75                                                      f  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/and_ln195_2_reg_6038[0]_i_5/I4
    SLICE_X79Y75         LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.098     6.077 f  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/and_ln195_2_reg_6038[0]_i_5/O
                         net (fo=13, routed)          0.311     6.388    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U59/ap_CS_fsm[157]_i_2_0
    SLICE_X78Y72                                                      f  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U59/din0_buf1[31]_i_4__2/I2
    SLICE_X78Y72         LUT3 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.148     6.536 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U59/din0_buf1[31]_i_4__2/O
                         net (fo=9, routed)           0.151     6.687    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U59/op[3]
    SLICE_X78Y74                                                      r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U59/din0_buf1[31]_i_2__2/I1
    SLICE_X78Y74         LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.091     6.778 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U59/din0_buf1[31]_i_2__2/O
                         net (fo=173, routed)         1.678     8.456    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U56/grp_fu_1203_p01
    SLICE_X67Y89                                                      r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U56/din0_buf1[31]_i_4__8/I2
    SLICE_X67Y89         LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.039     8.495 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U56/din0_buf1[31]_i_4__8/O
                         net (fo=64, routed)          1.920    10.415    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U55/din0_buf1_reg[0]_5
    SLICE_X61Y85                                                      r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U55/din0_buf1[30]_i_1__1/I4
    SLICE_X61Y85         LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.052    10.467 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U55/din0_buf1[30]_i_1__1/O
                         net (fo=1, routed)           0.059    10.526    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U55/din0_buf1[30]_i_1__1_n_0
    SLICE_X61Y85         FDRE                                         r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U55/din0_buf1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    G10                                                               r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/PAD
    G10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.294     0.294 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.294    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    G10                                                               r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/I
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.294 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.627    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y5                                                         r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.257 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.472    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y120                                                     r  design_1_i/clk_wiz/inst/clkout1_buf/I
    BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.496 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8365, routed)        2.191     3.687    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U55/ap_clk
    SLICE_X61Y85         FDRE                                         r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U55/din0_buf1_reg[30]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/ban_interface_0/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[14]
                            (internal pin)
  Destination:            design_1_i/ban_interface_0/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.208ns  (logic 0.132ns (63.462%)  route 0.076ns (36.538%))
  Logic Levels:           2  (DSP_ALU=1 DSP_OUTPUT=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Destination): 1.529ns (routing 0.825ns, distribution 0.704ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X12Y18       DSP_C_DATA                   0.000     0.000 r  design_1_i/ban_interface_0/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[14]
                         net (fo=2, routed)           0.000     0.000    design_1_i/ban_interface_0/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<14>
    DSP48E2_X12Y18                                                    r  design_1_i/ban_interface_0/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/C_DATA[14]
    DSP48E2_X12Y18       DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[14]_ALU_OUT[21])
                                                      0.102     0.102 f  design_1_i/ban_interface_0/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[21]
                         net (fo=1, routed)           0.000     0.102    design_1_i/ban_interface_0/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<21>
    DSP48E2_X12Y18                                                    f  design_1_i/ban_interface_0/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/ALU_OUT[21]
    DSP48E2_X12Y18       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[21]_P[21])
                                                      0.030     0.132 r  design_1_i/ban_interface_0/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[21]
                         net (fo=3, routed)           0.076     0.208    design_1_i/ban_interface_0/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[15]_1[7]
    SLICE_X93Y47         FDRE                                         r  design_1_i/ban_interface_0/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    G10                                                               r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/PAD
    G10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.364     0.364 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.364    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    G10                                                               r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/I
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.364 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.586    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y5                                                         r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.291 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.457    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y120                                                     r  design_1_i/clk_wiz/inst/clkout1_buf/I
    BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.476 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8365, routed)        1.529     2.005    design_1_i/ban_interface_0/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/aclk
    SLICE_X93Y47         FDRE                                         r  design_1_i/ban_interface_0/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]/C

Slack:                    inf
  Source:                 design_1_i/ban_interface_0/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[14]
                            (internal pin)
  Destination:            design_1_i/ban_interface_0/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.216ns  (logic 0.132ns (61.111%)  route 0.084ns (38.889%))
  Logic Levels:           2  (DSP_ALU=1 DSP_OUTPUT=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Destination): 1.529ns (routing 0.825ns, distribution 0.704ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X12Y18       DSP_C_DATA                   0.000     0.000 r  design_1_i/ban_interface_0/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[14]
                         net (fo=2, routed)           0.000     0.000    design_1_i/ban_interface_0/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<14>
    DSP48E2_X12Y18                                                    r  design_1_i/ban_interface_0/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/C_DATA[14]
    DSP48E2_X12Y18       DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[14]_ALU_OUT[22])
                                                      0.102     0.102 f  design_1_i/ban_interface_0/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[22]
                         net (fo=1, routed)           0.000     0.102    design_1_i/ban_interface_0/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<22>
    DSP48E2_X12Y18                                                    f  design_1_i/ban_interface_0/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/ALU_OUT[22]
    DSP48E2_X12Y18       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[22]_P[22])
                                                      0.030     0.132 r  design_1_i/ban_interface_0/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[22]
                         net (fo=3, routed)           0.084     0.216    design_1_i/ban_interface_0/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[15]_1[8]
    SLICE_X93Y47         FDRE                                         r  design_1_i/ban_interface_0/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    G10                                                               r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/PAD
    G10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.364     0.364 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.364    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    G10                                                               r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/I
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.364 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.586    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y5                                                         r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.291 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.457    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y120                                                     r  design_1_i/clk_wiz/inst/clkout1_buf/I
    BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.476 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8365, routed)        1.529     2.005    design_1_i/ban_interface_0/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/aclk
    SLICE_X93Y47         FDRE                                         r  design_1_i/ban_interface_0/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]/C

Slack:                    inf
  Source:                 design_1_i/ban_interface_0/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[13]
                            (internal pin)
  Destination:            design_1_i/ban_interface_0/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.mod_lod_delay/i_pipe/opt_has_pipe.first_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.217ns  (logic 0.132ns (60.829%)  route 0.085ns (39.171%))
  Logic Levels:           2  (DSP_ALU=1 DSP_OUTPUT=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Destination): 1.527ns (routing 0.825ns, distribution 0.702ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X12Y18       DSP_C_DATA                   0.000     0.000 r  design_1_i/ban_interface_0/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[13]
                         net (fo=2, routed)           0.000     0.000    design_1_i/ban_interface_0/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<13>
    DSP48E2_X12Y18                                                    r  design_1_i/ban_interface_0/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/C_DATA[13]
    DSP48E2_X12Y18       DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[13]_ALU_OUT[13])
                                                      0.102     0.102 f  design_1_i/ban_interface_0/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[13]
                         net (fo=1, routed)           0.000     0.102    design_1_i/ban_interface_0/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<13>
    DSP48E2_X12Y18                                                    f  design_1_i/ban_interface_0/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/ALU_OUT[13]
    DSP48E2_X12Y18       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[13]_P[13])
                                                      0.030     0.132 r  design_1_i/ban_interface_0/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[13]
                         net (fo=3, routed)           0.085     0.217    design_1_i/ban_interface_0/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.mod_lod_delay/i_pipe/P[0]
    SLICE_X94Y46         FDRE                                         r  design_1_i/ban_interface_0/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.mod_lod_delay/i_pipe/opt_has_pipe.first_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    G10                                                               r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/PAD
    G10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.364     0.364 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.364    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    G10                                                               r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/I
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.364 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.586    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y5                                                         r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.291 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.457    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y120                                                     r  design_1_i/clk_wiz/inst/clkout1_buf/I
    BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.476 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8365, routed)        1.527     2.003    design_1_i/ban_interface_0/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.mod_lod_delay/i_pipe/aclk
    SLICE_X94Y46         FDRE                                         r  design_1_i/ban_interface_0/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.mod_lod_delay/i_pipe/opt_has_pipe.first_q_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/ban_interface_0/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[14]
                            (internal pin)
  Destination:            design_1_i/ban_interface_0/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.220ns  (logic 0.132ns (60.000%)  route 0.088ns (40.000%))
  Logic Levels:           2  (DSP_ALU=1 DSP_OUTPUT=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Destination): 1.529ns (routing 0.825ns, distribution 0.704ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X12Y18       DSP_C_DATA                   0.000     0.000 r  design_1_i/ban_interface_0/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[14]
                         net (fo=2, routed)           0.000     0.000    design_1_i/ban_interface_0/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<14>
    DSP48E2_X12Y18                                                    r  design_1_i/ban_interface_0/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/C_DATA[14]
    DSP48E2_X12Y18       DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[14]_ALU_OUT[20])
                                                      0.102     0.102 f  design_1_i/ban_interface_0/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[20]
                         net (fo=1, routed)           0.000     0.102    design_1_i/ban_interface_0/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<20>
    DSP48E2_X12Y18                                                    f  design_1_i/ban_interface_0/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/ALU_OUT[20]
    DSP48E2_X12Y18       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[20]_P[20])
                                                      0.030     0.132 r  design_1_i/ban_interface_0/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[20]
                         net (fo=3, routed)           0.088     0.220    design_1_i/ban_interface_0/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[15]_1[6]
    SLICE_X93Y47         FDRE                                         r  design_1_i/ban_interface_0/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    G10                                                               r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/PAD
    G10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.364     0.364 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.364    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    G10                                                               r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/I
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.364 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.586    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y5                                                         r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.291 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.457    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y120                                                     r  design_1_i/clk_wiz/inst/clkout1_buf/I
    BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.476 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8365, routed)        1.529     2.005    design_1_i/ban_interface_0/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/aclk
    SLICE_X93Y47         FDRE                                         r  design_1_i/ban_interface_0/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]/C

Slack:                    inf
  Source:                 design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[14]
                            (internal pin)
  Destination:            design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.224ns  (logic 0.156ns (69.643%)  route 0.068ns (30.357%))
  Logic Levels:           3  (DSP_ALU=1 DSP_OUTPUT=1 LUT3=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Destination): 1.553ns (routing 0.825ns, distribution 0.728ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X5Y11        DSP_C_DATA                   0.000     0.000 r  design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[14]
                         net (fo=2, routed)           0.000     0.000    design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<14>
    DSP48E2_X5Y11                                                     r  design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/C_DATA[14]
    DSP48E2_X5Y11        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[14]_ALU_OUT[34])
                                                      0.102     0.102 f  design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[34]
                         net (fo=1, routed)           0.000     0.102    design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<34>
    DSP48E2_X5Y11                                                     f  design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/ALU_OUT[34]
    DSP48E2_X5Y11        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[34]_P[34])
                                                      0.030     0.132 r  design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[34]
                         net (fo=2, routed)           0.059     0.191    design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/opt_has_pipe.first_q_reg[26][21]
    SLICE_X56Y29                                                      r  design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/opt_has_pipe.first_q[21]_i_1/I2
    SLICE_X56Y29         LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.024     0.215 r  design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/opt_has_pipe.first_q[21]_i_1/O
                         net (fo=1, routed)           0.009     0.224    design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/shifted_16_lzd[5]
    SLICE_X56Y29         FDRE                                         r  design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    G10                                                               r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/PAD
    G10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.364     0.364 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.364    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    G10                                                               r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/I
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.364 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.586    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y5                                                         r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.291 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.457    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y120                                                     r  design_1_i/clk_wiz/inst/clkout1_buf/I
    BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.476 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8365, routed)        1.553     2.029    design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/aclk
    SLICE_X56Y29         FDRE                                         r  design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[21]/C

Slack:                    inf
  Source:                 design_1_i/ban_interface_0/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[14]
                            (internal pin)
  Destination:            design_1_i/ban_interface_0/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.mod_lod_delay/i_pipe/opt_has_pipe.first_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.225ns  (logic 0.132ns (58.667%)  route 0.093ns (41.333%))
  Logic Levels:           2  (DSP_ALU=1 DSP_OUTPUT=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Destination): 1.527ns (routing 0.825ns, distribution 0.702ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X12Y18       DSP_C_DATA                   0.000     0.000 r  design_1_i/ban_interface_0/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[14]
                         net (fo=2, routed)           0.000     0.000    design_1_i/ban_interface_0/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<14>
    DSP48E2_X12Y18                                                    r  design_1_i/ban_interface_0/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/C_DATA[14]
    DSP48E2_X12Y18       DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[14]_ALU_OUT[14])
                                                      0.102     0.102 f  design_1_i/ban_interface_0/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[14]
                         net (fo=1, routed)           0.000     0.102    design_1_i/ban_interface_0/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<14>
    DSP48E2_X12Y18                                                    f  design_1_i/ban_interface_0/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/ALU_OUT[14]
    DSP48E2_X12Y18       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[14]_P[14])
                                                      0.030     0.132 r  design_1_i/ban_interface_0/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[14]
                         net (fo=4, routed)           0.093     0.225    design_1_i/ban_interface_0/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.mod_lod_delay/i_pipe/P[1]
    SLICE_X94Y46         FDRE                                         r  design_1_i/ban_interface_0/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.mod_lod_delay/i_pipe/opt_has_pipe.first_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    G10                                                               r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/PAD
    G10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.364     0.364 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.364    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    G10                                                               r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/I
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.364 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.586    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y5                                                         r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.291 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.457    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y120                                                     r  design_1_i/clk_wiz/inst/clkout1_buf/I
    BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.476 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8365, routed)        1.527     2.003    design_1_i/ban_interface_0/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.mod_lod_delay/i_pipe/aclk
    SLICE_X94Y46         FDRE                                         r  design_1_i/ban_interface_0/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.mod_lod_delay/i_pipe/opt_has_pipe.first_q_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[26]
                            (internal pin)
  Destination:            design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/add3_reg_616_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.225ns  (logic 0.147ns (65.333%)  route 0.078ns (34.667%))
  Logic Levels:           3  (DSP_ALU=1 DSP_OUTPUT=1 LUT5=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Destination): 1.550ns (routing 0.825ns, distribution 0.725ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X5Y9         DSP_C_DATA                   0.000     0.000 r  design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[26]
                         net (fo=2, routed)           0.000     0.000    design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<26>
    DSP48E2_X5Y9                                                      r  design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/C_DATA[26]
    DSP48E2_X5Y9         DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[26]_ALU_OUT[29])
                                                      0.102     0.102 f  design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[29]
                         net (fo=1, routed)           0.000     0.102    design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<29>
    DSP48E2_X5Y9                                                      f  design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/ALU_OUT[29]
    DSP48E2_X5Y9         DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[29]_P[29])
                                                      0.030     0.132 r  design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[29]
                         net (fo=1, routed)           0.063     0.195    design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/LEAD16_DELAY/i_pipe/P[3]
    SLICE_X55Y24                                                      r  design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/LEAD16_DELAY/i_pipe/m_axis_result_tdata[25]_INST_0/I4
    SLICE_X55Y24         LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.015     0.210 r  design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/LEAD16_DELAY/i_pipe/m_axis_result_tdata[25]_INST_0/O
                         net (fo=1, routed)           0.015     0.225    design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/r_tdata_1[25]
    SLICE_X55Y24         FDRE                                         r  design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/add3_reg_616_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    G10                                                               r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/PAD
    G10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.364     0.364 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.364    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    G10                                                               r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/I
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.364 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.586    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y5                                                         r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.291 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.457    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y120                                                     r  design_1_i/clk_wiz/inst/clkout1_buf/I
    BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.476 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8365, routed)        1.550     2.026    design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/ap_clk
    SLICE_X55Y24         FDRE                                         r  design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/add3_reg_616_reg[25]/C

Slack:                    inf
  Source:                 design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[26]
                            (internal pin)
  Destination:            design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/add3_reg_616_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.227ns  (logic 0.146ns (64.317%)  route 0.081ns (35.683%))
  Logic Levels:           3  (DSP_ALU=1 DSP_OUTPUT=1 LUT5=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Destination): 1.557ns (routing 0.825ns, distribution 0.732ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X5Y9         DSP_C_DATA                   0.000     0.000 r  design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[26]
                         net (fo=2, routed)           0.000     0.000    design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<26>
    DSP48E2_X5Y9                                                      r  design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/C_DATA[26]
    DSP48E2_X5Y9         DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[26]_ALU_OUT[33])
                                                      0.102     0.102 f  design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[33]
                         net (fo=1, routed)           0.000     0.102    design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<33>
    DSP48E2_X5Y9                                                      f  design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/ALU_OUT[33]
    DSP48E2_X5Y9         DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[33]_P[33])
                                                      0.030     0.132 r  design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[33]
                         net (fo=1, routed)           0.057     0.189    design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/LEAD16_DELAY/i_pipe/P[7]
    SLICE_X56Y24                                                      r  design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/LEAD16_DELAY/i_pipe/m_axis_result_tdata[29]_INST_0/I4
    SLICE_X56Y24         LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.014     0.203 r  design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/LEAD16_DELAY/i_pipe/m_axis_result_tdata[29]_INST_0/O
                         net (fo=1, routed)           0.024     0.227    design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/r_tdata_1[29]
    SLICE_X56Y24         FDRE                                         r  design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/add3_reg_616_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    G10                                                               r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/PAD
    G10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.364     0.364 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.364    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    G10                                                               r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/I
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.364 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.586    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y5                                                         r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.291 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.457    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y120                                                     r  design_1_i/clk_wiz/inst/clkout1_buf/I
    BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.476 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8365, routed)        1.557     2.033    design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/ap_clk
    SLICE_X56Y24         FDRE                                         r  design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/add3_reg_616_reg[29]/C

Slack:                    inf
  Source:                 design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[39]
                            (internal pin)
  Destination:            design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.228ns  (logic 0.147ns (64.474%)  route 0.081ns (35.526%))
  Logic Levels:           3  (DSP_ALU=1 DSP_OUTPUT=1 LUT3=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Destination): 1.553ns (routing 0.825ns, distribution 0.728ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X5Y7         DSP_C_DATA                   0.000     0.000 r  design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[39]
                         net (fo=2, routed)           0.000     0.000    design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<39>
    DSP48E2_X5Y7                                                      r  design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/C_DATA[39]
    DSP48E2_X5Y7         DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[39]_ALU_OUT[39])
                                                      0.102     0.102 f  design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[39]
                         net (fo=1, routed)           0.000     0.102    design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<39>
    DSP48E2_X5Y7                                                      f  design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/ALU_OUT[39]
    DSP48E2_X5Y7         DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[39]_P[39])
                                                      0.030     0.132 r  design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[39]
                         net (fo=3, routed)           0.066     0.198    design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/opt_has_pipe.first_q_reg[26][26]
    SLICE_X55Y20                                                      r  design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/opt_has_pipe.first_q[26]_i_1/I2
    SLICE_X55Y20         LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.015     0.213 r  design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/opt_has_pipe.first_q[26]_i_1/O
                         net (fo=1, routed)           0.015     0.228    design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/shifted_16_lzd[10]
    SLICE_X55Y20         FDRE                                         r  design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    G10                                                               r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/PAD
    G10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.364     0.364 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.364    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    G10                                                               r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/I
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.364 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.586    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y5                                                         r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.291 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.457    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y120                                                     r  design_1_i/clk_wiz/inst/clkout1_buf/I
    BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.476 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8365, routed)        1.553     2.029    design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/aclk
    SLICE_X55Y20         FDRE                                         r  design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[26]/C

Slack:                    inf
  Source:                 design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U47/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[31]
                            (internal pin)
  Destination:            design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U47/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.229ns  (logic 0.146ns (63.755%)  route 0.083ns (36.245%))
  Logic Levels:           3  (DSP_ALU=1 DSP_OUTPUT=1 LUT4=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Destination): 1.489ns (routing 0.825ns, distribution 0.664ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X10Y21       DSP_C_DATA                   0.000     0.000 r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U47/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[31]
                         net (fo=2, routed)           0.000     0.000    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U47/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<31>
    DSP48E2_X10Y21                                                    r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U47/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/C_DATA[31]
    DSP48E2_X10Y21       DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[31]_ALU_OUT[33])
                                                      0.102     0.102 f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U47/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[33]
                         net (fo=1, routed)           0.000     0.102    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U47/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<33>
    DSP48E2_X10Y21                                                    f  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U47/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/ALU_OUT[33]
    DSP48E2_X10Y21       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[33]_P[33])
                                                      0.030     0.132 r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U47/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[33]
                         net (fo=1, routed)           0.057     0.189    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U47/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/P[1]
    SLICE_X83Y54                                                      r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U47/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op[1]_i_1/I2
    SLICE_X83Y54         LUT4 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.014     0.203 r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U47/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op[1]_i_1/O
                         net (fo=1, routed)           0.026     0.229    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U47/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op[1]_i_1_n_0
    SLICE_X83Y54         FDRE                                         r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U47/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    G10                                                               r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/PAD
    G10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.364     0.364 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.364    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    G10                                                               r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/I
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.364 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.586    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y5                                                         r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.291 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.457    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y120                                                     r  design_1_i/clk_wiz/inst/clkout1_buf/I
    BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.476 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8365, routed)        1.489     1.965    design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U47/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X83Y54         FDRE                                         r  design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U47/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[1]/C





