-- VHDL for IBM SMS ALD page 17.12.05.1
-- Title: EDIT LATCHES
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 10/8/2020 1:53:37 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_17_12_05_1_EDIT_LATCHES is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		PS_ASTERISK:	 in STD_LOGIC;
		PS_LAST_LOGIC_GATE_1:	 in STD_LOGIC;
		PS_0_SUPPRESS:	 in STD_LOGIC;
		PS_BODY_LATCH:	 in STD_LOGIC;
		PS_NOT_ASTERISK_FILL_OR_FL_DOL:	 in STD_LOGIC;
		MS_I_RING_OP_TIME:	 in STD_LOGIC;
		PS_DOLLAR_SIGN:	 in STD_LOGIC;
		PS_E_OP_DOT_B_CYCLE_2:	 in STD_LOGIC;
		MS_ASTERISK_FILL:	 out STD_LOGIC;
		PS_ASTERISK_FILL:	 out STD_LOGIC;
		PS_FLOAT_DOLLAR_SIGN:	 out STD_LOGIC;
		MS_FLOAT_DOLLAR_SIGN:	 out STD_LOGIC);
end ALD_17_12_05_1_EDIT_LATCHES;

architecture behavioral of ALD_17_12_05_1_EDIT_LATCHES is 

	signal OUT_3B_C: STD_LOGIC;
	signal OUT_3B_C_Latch: STD_LOGIC;
	signal OUT_2B_D: STD_LOGIC;
	signal OUT_2B_D_Latch: STD_LOGIC;
	signal OUT_4C_G: STD_LOGIC;
	signal OUT_1C_Q: STD_LOGIC;
	signal OUT_5D_G: STD_LOGIC;
	signal OUT_3F_R: STD_LOGIC;
	signal OUT_3F_R_Latch: STD_LOGIC;
	signal OUT_2F_C: STD_LOGIC;
	signal OUT_2F_C_Latch: STD_LOGIC;
	signal OUT_4G_G: STD_LOGIC;
	signal OUT_1G_C: STD_LOGIC;
	signal OUT_5H_G: STD_LOGIC;
	signal OUT_DOT_4C: STD_LOGIC;
	signal OUT_DOT_4G: STD_LOGIC;

begin

	OUT_3B_C_Latch <= NOT(OUT_2B_D AND MS_I_RING_OP_TIME );
	OUT_2B_D_Latch <= NOT(OUT_3B_C AND OUT_DOT_4C );
	OUT_4C_G <= NOT(PS_ASTERISK AND PS_0_SUPPRESS AND PS_BODY_LATCH );
	OUT_1C_Q <= OUT_2B_D;
	OUT_5D_G <= NOT(PS_LAST_LOGIC_GATE_1 AND PS_NOT_ASTERISK_FILL_OR_FL_DOL AND PS_E_OP_DOT_B_CYCLE_2 );
	OUT_3F_R_Latch <= NOT(OUT_2F_C AND MS_I_RING_OP_TIME );
	OUT_2F_C_Latch <= NOT(OUT_3F_R AND OUT_DOT_4G );
	OUT_4G_G <= NOT(PS_DOLLAR_SIGN AND PS_0_SUPPRESS AND PS_BODY_LATCH );
	OUT_1G_C <= OUT_3F_R;
	OUT_5H_G <= NOT(PS_LAST_LOGIC_GATE_1 AND PS_NOT_ASTERISK_FILL_OR_FL_DOL AND PS_E_OP_DOT_B_CYCLE_2 );
	OUT_DOT_4C <= OUT_4C_G OR OUT_5D_G;
	OUT_DOT_4G <= OUT_4G_G OR OUT_5H_G;

	MS_ASTERISK_FILL <= OUT_3B_C;
	PS_ASTERISK_FILL <= OUT_1C_Q;
	PS_FLOAT_DOLLAR_SIGN <= OUT_2F_C;
	MS_FLOAT_DOLLAR_SIGN <= OUT_1G_C;

	Latch_3B: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_3B_C_Latch,
		Q => OUT_3B_C,
		QBar => OPEN );

	Latch_2B: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_2B_D_Latch,
		Q => OUT_2B_D,
		QBar => OPEN );

	Latch_3F: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_3F_R_Latch,
		Q => OUT_3F_R,
		QBar => OPEN );

	Latch_2F: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_2F_C_Latch,
		Q => OUT_2F_C,
		QBar => OPEN );


end;
