// Seed: 570864016
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_9;
endmodule
module module_1 (
    output wand  id_0,
    output wire  id_1,
    input  tri   id_2,
    input  tri   id_3,
    input  wire  id_4,
    input  uwire id_5,
    output wor   id_6,
    input  wor   id_7,
    output tri1  id_8
    , id_15,
    output tri0  id_9
    , id_16,
    input  wire  id_10,
    input  tri   id_11,
    input  tri0  id_12,
    input  tri   id_13
);
  wire id_17;
  wire id_18;
  if (1) begin : id_19
    wire id_20;
  end else assign id_15 = id_13;
  assign id_16 = 1;
  wire id_21;
  wire id_22, id_23, id_24, id_25, id_26, id_27, id_28, id_29, id_30, id_31, id_32, id_33, id_34;
  module_0(
      id_25, id_26, id_30, id_17, id_21, id_32, id_23, id_21
  );
  assign id_24 = id_33;
endmodule
