The following files were generated for 'M_Dvi_ila' in directory
D:\Project\Zhang wenjun\Xi'an Institute Of Optics\FPGA_Code\Test Code\M_Dvi\ip\

XCO file generator:
   Generate an XCO file for compatibility with legacy flows.

   * M_Dvi_ila.xco

Creates an implementation netlist:
   Creates an implementation netlist for the IP.

   * M_Dvi_ila.cdc
   * M_Dvi_ila.constraints/M_Dvi_ila.ucf
   * M_Dvi_ila.constraints/M_Dvi_ila.xdc
   * M_Dvi_ila.ncf
   * M_Dvi_ila.ngc
   * M_Dvi_ila.ucf
   * M_Dvi_ila.vhd
   * M_Dvi_ila.vho
   * M_Dvi_ila.xdc
   * M_Dvi_ila_xmdf.tcl

IP Symbol Generator:
   Generate an IP symbol based on the current project options'.

   * M_Dvi_ila.asy

Generate ISE subproject:
   Create an ISE subproject for use when including this core in ISE designs

   * M_Dvi_ila.gise
   * M_Dvi_ila.xise

Deliver Readme:
   Readme file for the IP.

   * M_Dvi_ila_readme.txt

Generate FLIST file:
   Text file listing all of the output files produced when a customized core was
   generated in the CORE Generator.

   * M_Dvi_ila_flist.txt

Please see the Xilinx CORE Generator online help for further details on
generated files and how to use them.

