#FIG 3.2  Produced by xfig version 3.2.5c
Landscape
Center
Metric
A4      
100.00
Single
-2
1200 2
6 405 450 4095 2070
2 4 0 1 0 28 50 -1 20 0.000 0 0 7 0 0 5
	 2700 1350 1800 1350 1800 450 2700 450 2700 1350
2 1 0 2 0 7 50 -1 -1 0.000 0 0 -1 0 0 2
	 2250 1350 2250 2025
2 1 0 2 0 7 50 -1 -1 0.000 0 0 -1 0 0 2
	 2250 1665 2925 1665
2 4 0 2 0 7 50 -1 -1 0.000 0 0 7 0 0 5
	 4050 1935 4050 1440 2925 1440 2925 1935 4050 1935
2 4 0 2 0 7 50 -1 -1 0.000 0 0 7 0 0 5
	 1575 1935 1575 1440 450 1440 450 1935 1575 1935
2 1 0 2 0 7 50 -1 -1 0.000 0 0 -1 0 0 2
	 1575 1665 2250 1665
4 0 0 50 -1 0 12 0.0000 6 165 1440 1800 990 \\texttt{Processor}\001
4 0 0 50 -1 0 12 0.0000 6 165 930 3015 1755 \\texttt{I/O}\001
4 0 0 50 -1 0 12 0.0000 6 180 1365 630 1755 \\texttt{Memory}\001
4 0 0 50 -1 0 12 0.0000 6 165 1335 1890 1170 \\texttt{+ Cache}\001
-6
6 4275 450 7965 2070
2 4 0 1 0 28 50 -1 20 0.000 0 0 7 0 0 5
	 6570 1350 5670 1350 5670 450 6570 450 6570 1350
2 1 0 2 0 7 50 -1 -1 0.000 0 0 -1 0 0 2
	 6120 1350 6120 2025
2 1 0 2 0 7 50 -1 -1 0.000 0 0 -1 0 0 2
	 6120 1665 6795 1665
2 4 0 2 0 7 50 -1 -1 0.000 0 0 7 0 0 5
	 7920 1935 7920 1440 6795 1440 6795 1935 7920 1935
2 4 0 2 0 7 50 -1 -1 0.000 0 0 7 0 0 5
	 5445 1935 5445 1440 4320 1440 4320 1935 5445 1935
2 1 0 2 0 7 50 -1 -1 0.000 0 0 -1 0 0 2
	 5445 1665 6120 1665
4 0 0 50 -1 0 12 0.0000 6 165 1440 5670 990 \\texttt{Processor}\001
4 0 0 50 -1 0 12 0.0000 6 165 930 6885 1755 \\texttt{I/O}\001
4 0 0 50 -1 0 12 0.0000 6 180 1365 4500 1755 \\texttt{Memory}\001
4 0 0 50 -1 0 12 0.0000 6 165 1335 5760 1170 \\texttt{+ Cache}\001
-6
6 8325 450 12015 2070
2 4 0 1 0 28 50 -1 20 0.000 0 0 7 0 0 5
	 10620 1350 9720 1350 9720 450 10620 450 10620 1350
2 1 0 2 0 7 50 -1 -1 0.000 0 0 -1 0 0 2
	 10170 1350 10170 2025
2 1 0 2 0 7 50 -1 -1 0.000 0 0 -1 0 0 2
	 10170 1665 10845 1665
2 4 0 2 0 7 50 -1 -1 0.000 0 0 7 0 0 5
	 11970 1935 11970 1440 10845 1440 10845 1935 11970 1935
2 4 0 2 0 7 50 -1 -1 0.000 0 0 7 0 0 5
	 9495 1935 9495 1440 8370 1440 8370 1935 9495 1935
2 1 0 2 0 7 50 -1 -1 0.000 0 0 -1 0 0 2
	 9495 1665 10170 1665
4 0 0 50 -1 0 12 0.0000 6 165 1440 9720 990 \\texttt{Processor}\001
4 0 0 50 -1 0 12 0.0000 6 165 930 10935 1755 \\texttt{I/O}\001
4 0 0 50 -1 0 12 0.0000 6 180 1365 8550 1755 \\texttt{Memory}\001
4 0 0 50 -1 0 12 0.0000 6 165 1335 9810 1170 \\texttt{+ Cache}\001
-6
6 405 4005 4095 5625
2 4 0 1 0 28 50 -1 20 0.000 0 0 7 0 0 5
	 2700 4725 1800 4725 1800 5625 2700 5625 2700 4725
2 1 0 2 0 7 50 -1 -1 0.000 0 0 -1 0 0 2
	 2250 4725 2250 4050
2 1 0 2 0 7 50 -1 -1 0.000 0 0 -1 0 0 2
	 2250 4410 2925 4410
2 4 0 2 0 7 50 -1 -1 0.000 0 0 7 0 0 5
	 4050 4140 4050 4635 2925 4635 2925 4140 4050 4140
2 4 0 2 0 7 50 -1 -1 0.000 0 0 7 0 0 5
	 1575 4140 1575 4635 450 4635 450 4140 1575 4140
2 1 0 2 0 7 50 -1 -1 0.000 0 0 -1 0 0 2
	 1575 4410 2250 4410
4 0 0 50 -1 0 12 6.2832 6 165 1440 1800 5190 \\texttt{Processor}\001
4 0 0 50 -1 0 12 6.2832 6 165 930 3015 4425 \\texttt{I/O}\001
4 0 0 50 -1 0 12 6.2832 6 180 1365 630 4410 \\texttt{Memory}\001
4 0 0 50 -1 0 12 6.2832 6 165 1335 1845 5400 \\texttt{+ Cache}\001
-6
6 4230 4005 7920 5625
2 4 0 1 0 28 50 -1 20 0.000 0 0 7 0 0 5
	 6525 4725 5625 4725 5625 5625 6525 5625 6525 4725
2 1 0 2 0 7 50 -1 -1 0.000 0 0 -1 0 0 2
	 6075 4725 6075 4050
2 1 0 2 0 7 50 -1 -1 0.000 0 0 -1 0 0 2
	 6075 4410 6750 4410
2 4 0 2 0 7 50 -1 -1 0.000 0 0 7 0 0 5
	 7875 4140 7875 4635 6750 4635 6750 4140 7875 4140
2 4 0 2 0 7 50 -1 -1 0.000 0 0 7 0 0 5
	 5400 4140 5400 4635 4275 4635 4275 4140 5400 4140
2 1 0 2 0 7 50 -1 -1 0.000 0 0 -1 0 0 2
	 5400 4410 6075 4410
4 0 0 50 -1 0 12 6.2832 6 165 1440 5625 5190 \\texttt{Processor}\001
4 0 0 50 -1 0 12 6.2832 6 165 930 6840 4425 \\texttt{I/O}\001
4 0 0 50 -1 0 12 6.2832 6 180 1365 4455 4410 \\texttt{Memory}\001
4 0 0 50 -1 0 12 6.2832 6 165 1335 5670 5400 \\texttt{+ Cache}\001
-6
6 8280 4005 11970 5625
2 4 0 1 0 28 50 -1 20 0.000 0 0 7 0 0 5
	 10575 4725 9675 4725 9675 5625 10575 5625 10575 4725
2 1 0 2 0 7 50 -1 -1 0.000 0 0 -1 0 0 2
	 10125 4725 10125 4050
2 1 0 2 0 7 50 -1 -1 0.000 0 0 -1 0 0 2
	 10125 4410 10800 4410
2 4 0 2 0 7 50 -1 -1 0.000 0 0 7 0 0 5
	 11925 4140 11925 4635 10800 4635 10800 4140 11925 4140
2 4 0 2 0 7 50 -1 -1 0.000 0 0 7 0 0 5
	 9450 4140 9450 4635 8325 4635 8325 4140 9450 4140
2 1 0 2 0 7 50 -1 -1 0.000 0 0 -1 0 0 2
	 9450 4410 10125 4410
4 0 0 50 -1 0 12 6.2832 6 165 1440 9675 5190 \\texttt{Processor}\001
4 0 0 50 -1 0 12 6.2832 6 165 930 10890 4425 \\texttt{I/O}\001
4 0 0 50 -1 0 12 6.2832 6 180 1365 8505 4410 \\texttt{Memory}\001
4 0 0 50 -1 0 12 6.2832 6 165 1335 9720 5400 \\texttt{+ Cache}\001
-6
2 2 0 1 0 26 50 -1 20 0.000 0 0 -1 0 0 5
	 2700 2475 10350 2475 10350 3375 2700 3375 2700 2475
2 1 0 2 0 7 50 -1 -1 0.000 0 0 -1 0 0 4
	 2250 2025 2250 2250 3375 2250 3375 2475
2 1 0 2 0 7 50 -1 -1 0.000 0 0 -1 0 0 2
	 6120 1980 6120 2475
2 1 0 2 0 7 50 -1 -1 0.000 0 0 -1 0 0 4
	 10170 2025 10170 2250 9000 2250 9000 2475
2 1 0 2 0 7 50 -1 -1 0.000 0 0 -1 0 0 4
	 2250 4050 2250 3600 3375 3600 3375 3375
2 1 0 2 0 7 50 -1 -1 0.000 0 0 -1 0 0 2
	 6075 4050 6075 3375
2 1 0 2 0 7 50 -1 -1 0.000 0 0 -1 0 0 4
	 10125 4095 10125 3600 9000 3600 9000 3375
4 0 0 50 -1 0 12 0.0000 6 165 1995 5625 2790 \\texttt{Cache-Coherent}\001
4 0 0 50 -1 0 12 0.0000 6 165 1740 5760 3015 \\texttt{InterConnect}\001
