Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Tue Apr 25 14:00:31 2023
| Host         : P2-08 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Wrapper_timing_summary_routed.rpt -pb Wrapper_timing_summary_routed.pb -rpx Wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    85          
LUTAR-1    Warning           LUT drives async reset alert   2           
TIMING-18  Warning           Missing input or output delay  9           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (85)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (165)
5. checking no_input_delay (10)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (85)
-------------------------
 There are 85 register/latch pins with no clock driven by root clock pin: CPU/io/adc/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (165)
--------------------------------------------------
 There are 165 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.005        0.000                      0                 3079        0.008        0.000                      0                 3079        9.500        0.000                       0                  1696  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.005        0.000                      0                 2939        0.008        0.000                      0                 2939        9.500        0.000                       0                  1696  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              3.902        0.000                      0                  140       10.431        0.000                      0                  140  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.005ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.008ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.005ns  (required time - arrival time)
  Source:                 CPU/multdiv_a/div/divisor_reg/genblk1[2].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/xm_latch_a/genblk1[22].dff_xm_1/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.559ns  (logic 1.954ns (22.831%)  route 6.605ns (77.169%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1695, routed)        1.635     5.238    CPU/multdiv_a/div/divisor_reg/genblk1[2].dff/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y99         FDRE                                         r  CPU/multdiv_a/div/divisor_reg/genblk1[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.456     5.694 r  CPU/multdiv_a/div/divisor_reg/genblk1[2].dff/q_reg/Q
                         net (fo=4, routed)           0.671     6.364    CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/divisor[1]
    SLICE_X48Y99         LUT4 (Prop_lut4_I3_O)        0.124     6.488 f  CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_i_4__65/O
                         net (fo=5, routed)           0.477     6.965    CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_reg_1
    SLICE_X47Y99         LUT5 (Prop_lut5_I0_O)        0.124     7.089 f  CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_i_4__40/O
                         net (fo=9, routed)           0.561     7.650    CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_reg_16
    SLICE_X44Y100        LUT6 (Prop_lut6_I0_O)        0.124     7.774 f  CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_i_4__37/O
                         net (fo=4, routed)           0.462     8.237    CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_reg_9
    SLICE_X39Y100        LUT5 (Prop_lut5_I0_O)        0.124     8.361 r  CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_i_4__77/O
                         net (fo=7, routed)           0.440     8.800    CPU/multdiv_a/div/divisor_reg/genblk1[24].dff/q_i_3__44
    SLICE_X38Y99         LUT6 (Prop_lut6_I1_O)        0.124     8.924 f  CPU/multdiv_a/div/divisor_reg/genblk1[24].dff/q_i_4__35/O
                         net (fo=6, routed)           0.310     9.234    CPU/multdiv_a/div/divisor_reg/genblk1[28].dff/q_i_4__62
    SLICE_X38Y99         LUT6 (Prop_lut6_I2_O)        0.124     9.358 f  CPU/multdiv_a/div/divisor_reg/genblk1[28].dff/q_i_6__28/O
                         net (fo=3, routed)           0.602     9.960    CPU/multdiv_a/div/divisor_reg/genblk1[28].dff/q_reg_4
    SLICE_X38Y98         LUT3 (Prop_lut3_I0_O)        0.150    10.110 f  CPU/multdiv_a/div/divisor_reg/genblk1[28].dff/q_i_2__75/O
                         net (fo=33, routed)          0.432    10.542    CPU/multdiv_a/mult/result/genblk1[46].dff/q_reg_3
    SLICE_X39Y98         LUT5 (Prop_lut5_I0_O)        0.328    10.870 f  CPU/multdiv_a/mult/result/genblk1[46].dff/q_i_3__80/O
                         net (fo=6, routed)           0.772    11.642    CPU/dx_latch_a/genblk1[30].dff_dx_1/MD_input_insn_exception1
    SLICE_X41Y105        LUT6 (Prop_lut6_I0_O)        0.124    11.766 f  CPU/dx_latch_a/genblk1[30].dff_dx_1/q_i_2__153/O
                         net (fo=11, routed)          1.306    13.073    CPU/dx_latch_a/genblk1[22].dff_dx_1/E_exception
    SLICE_X49Y108        LUT2 (Prop_lut2_I1_O)        0.152    13.225 r  CPU/dx_latch_a/genblk1[22].dff_dx_1/q_i_1__290/O
                         net (fo=1, routed)           0.572    13.796    CPU/xm_latch_a/genblk1[22].dff_xm_1/E_insn_out[0]
    SLICE_X48Y108        FDCE                                         r  CPU/xm_latch_a/genblk1[22].dff_xm_1/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1695, routed)        1.496    14.918    CPU/xm_latch_a/genblk1[22].dff_xm_1/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y108        FDCE                                         r  CPU/xm_latch_a/genblk1[22].dff_xm_1/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.180    15.098    
                         clock uncertainty           -0.035    15.063    
    SLICE_X48Y108        FDCE (Setup_fdce_C_D)       -0.261    14.802    CPU/xm_latch_a/genblk1[22].dff_xm_1/q_reg
  -------------------------------------------------------------------
                         required time                         14.802    
                         arrival time                         -13.796    
  -------------------------------------------------------------------
                         slack                                  1.005    

Slack (MET) :             1.203ns  (required time - arrival time)
  Source:                 CPU/multdiv_a/div/divisor_reg/genblk1[2].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/xm_latch_a/genblk1[1].dff_xm_2/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.657ns  (logic 2.370ns (27.378%)  route 6.287ns (72.622%))
  Logic Levels:           12  (LUT3=1 LUT4=1 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 14.921 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1695, routed)        1.635     5.238    CPU/multdiv_a/div/divisor_reg/genblk1[2].dff/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y99         FDRE                                         r  CPU/multdiv_a/div/divisor_reg/genblk1[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.456     5.694 r  CPU/multdiv_a/div/divisor_reg/genblk1[2].dff/q_reg/Q
                         net (fo=4, routed)           0.671     6.364    CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/divisor[1]
    SLICE_X48Y99         LUT4 (Prop_lut4_I3_O)        0.124     6.488 f  CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_i_4__65/O
                         net (fo=5, routed)           0.477     6.965    CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_reg_1
    SLICE_X47Y99         LUT5 (Prop_lut5_I0_O)        0.124     7.089 f  CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_i_4__40/O
                         net (fo=9, routed)           0.561     7.650    CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_reg_16
    SLICE_X44Y100        LUT6 (Prop_lut6_I0_O)        0.124     7.774 f  CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_i_4__37/O
                         net (fo=4, routed)           0.462     8.237    CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_reg_9
    SLICE_X39Y100        LUT5 (Prop_lut5_I0_O)        0.124     8.361 r  CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_i_4__77/O
                         net (fo=7, routed)           0.440     8.800    CPU/multdiv_a/div/divisor_reg/genblk1[24].dff/q_i_3__44
    SLICE_X38Y99         LUT6 (Prop_lut6_I1_O)        0.124     8.924 f  CPU/multdiv_a/div/divisor_reg/genblk1[24].dff/q_i_4__35/O
                         net (fo=6, routed)           0.310     9.234    CPU/multdiv_a/div/divisor_reg/genblk1[28].dff/q_i_4__62
    SLICE_X38Y99         LUT6 (Prop_lut6_I2_O)        0.124     9.358 f  CPU/multdiv_a/div/divisor_reg/genblk1[28].dff/q_i_6__28/O
                         net (fo=3, routed)           0.602     9.960    CPU/multdiv_a/div/divisor_reg/genblk1[28].dff/q_reg_4
    SLICE_X38Y98         LUT3 (Prop_lut3_I0_O)        0.150    10.110 f  CPU/multdiv_a/div/divisor_reg/genblk1[28].dff/q_i_2__75/O
                         net (fo=33, routed)          0.432    10.542    CPU/multdiv_a/mult/result/genblk1[46].dff/q_reg_3
    SLICE_X39Y98         LUT5 (Prop_lut5_I0_O)        0.328    10.870 f  CPU/multdiv_a/mult/result/genblk1[46].dff/q_i_3__80/O
                         net (fo=6, routed)           0.772    11.642    CPU/dx_latch_a/genblk1[30].dff_dx_1/MD_input_insn_exception1
    SLICE_X41Y105        LUT6 (Prop_lut6_I0_O)        0.124    11.766 f  CPU/dx_latch_a/genblk1[30].dff_dx_1/q_i_2__153/O
                         net (fo=11, routed)          0.622    12.388    CPU/dx_latch_a/genblk1[30].dff_dx_1/E_exception
    SLICE_X44Y106        LUT6 (Prop_lut6_I5_O)        0.124    12.512 r  CPU/dx_latch_a/genblk1[30].dff_dx_1/q_i_2__151/O
                         net (fo=12, routed)          0.443    12.955    CPU/dx_latch_a/genblk1[30].dff_dx_1/q_i_2__151_n_0
    SLICE_X47Y106        LUT5 (Prop_lut5_I0_O)        0.118    13.073 r  CPU/dx_latch_a/genblk1[30].dff_dx_1/q_i_2__150/O
                         net (fo=1, routed)           0.496    13.568    CPU/dx_latch_a/genblk1[30].dff_dx_1/q_i_2__150_n_0
    SLICE_X45Y106        LUT6 (Prop_lut6_I0_O)        0.326    13.894 r  CPU/dx_latch_a/genblk1[30].dff_dx_1/q_i_1__280/O
                         net (fo=1, routed)           0.000    13.894    CPU/xm_latch_a/genblk1[1].dff_xm_2/E_ALU_o_in[0]
    SLICE_X45Y106        FDCE                                         r  CPU/xm_latch_a/genblk1[1].dff_xm_2/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1695, routed)        1.499    14.921    CPU/xm_latch_a/genblk1[1].dff_xm_2/CLK100MHZ_IBUF_BUFG
    SLICE_X45Y106        FDCE                                         r  CPU/xm_latch_a/genblk1[1].dff_xm_2/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.180    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X45Y106        FDCE (Setup_fdce_C_D)        0.032    15.098    CPU/xm_latch_a/genblk1[1].dff_xm_2/q_reg
  -------------------------------------------------------------------
                         required time                         15.098    
                         arrival time                         -13.894    
  -------------------------------------------------------------------
                         slack                                  1.203    

Slack (MET) :             1.565ns  (required time - arrival time)
  Source:                 CPU/multdiv_a/div/divisor_reg/genblk1[2].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/xm_latch_a/genblk1[0].dff_xm_2/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.340ns  (logic 2.050ns (24.579%)  route 6.290ns (75.421%))
  Logic Levels:           11  (LUT3=1 LUT4=1 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1695, routed)        1.635     5.238    CPU/multdiv_a/div/divisor_reg/genblk1[2].dff/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y99         FDRE                                         r  CPU/multdiv_a/div/divisor_reg/genblk1[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.456     5.694 r  CPU/multdiv_a/div/divisor_reg/genblk1[2].dff/q_reg/Q
                         net (fo=4, routed)           0.671     6.364    CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/divisor[1]
    SLICE_X48Y99         LUT4 (Prop_lut4_I3_O)        0.124     6.488 f  CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_i_4__65/O
                         net (fo=5, routed)           0.477     6.965    CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_reg_1
    SLICE_X47Y99         LUT5 (Prop_lut5_I0_O)        0.124     7.089 f  CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_i_4__40/O
                         net (fo=9, routed)           0.561     7.650    CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_reg_16
    SLICE_X44Y100        LUT6 (Prop_lut6_I0_O)        0.124     7.774 f  CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_i_4__37/O
                         net (fo=4, routed)           0.462     8.237    CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_reg_9
    SLICE_X39Y100        LUT5 (Prop_lut5_I0_O)        0.124     8.361 r  CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_i_4__77/O
                         net (fo=7, routed)           0.440     8.800    CPU/multdiv_a/div/divisor_reg/genblk1[24].dff/q_i_3__44
    SLICE_X38Y99         LUT6 (Prop_lut6_I1_O)        0.124     8.924 f  CPU/multdiv_a/div/divisor_reg/genblk1[24].dff/q_i_4__35/O
                         net (fo=6, routed)           0.310     9.234    CPU/multdiv_a/div/divisor_reg/genblk1[28].dff/q_i_4__62
    SLICE_X38Y99         LUT6 (Prop_lut6_I2_O)        0.124     9.358 f  CPU/multdiv_a/div/divisor_reg/genblk1[28].dff/q_i_6__28/O
                         net (fo=3, routed)           0.602     9.960    CPU/multdiv_a/div/divisor_reg/genblk1[28].dff/q_reg_4
    SLICE_X38Y98         LUT3 (Prop_lut3_I0_O)        0.150    10.110 f  CPU/multdiv_a/div/divisor_reg/genblk1[28].dff/q_i_2__75/O
                         net (fo=33, routed)          0.432    10.542    CPU/multdiv_a/mult/result/genblk1[46].dff/q_reg_3
    SLICE_X39Y98         LUT5 (Prop_lut5_I0_O)        0.328    10.870 f  CPU/multdiv_a/mult/result/genblk1[46].dff/q_i_3__80/O
                         net (fo=6, routed)           0.772    11.642    CPU/dx_latch_a/genblk1[30].dff_dx_1/MD_input_insn_exception1
    SLICE_X41Y105        LUT6 (Prop_lut6_I0_O)        0.124    11.766 f  CPU/dx_latch_a/genblk1[30].dff_dx_1/q_i_2__153/O
                         net (fo=11, routed)          0.622    12.388    CPU/dx_latch_a/genblk1[30].dff_dx_1/E_exception
    SLICE_X44Y106        LUT6 (Prop_lut6_I5_O)        0.124    12.512 r  CPU/dx_latch_a/genblk1[30].dff_dx_1/q_i_2__151/O
                         net (fo=12, routed)          0.942    13.454    CPU/dx_latch_a/genblk1[30].dff_dx_1/q_i_2__151_n_0
    SLICE_X50Y104        LUT5 (Prop_lut5_I1_O)        0.124    13.578 r  CPU/dx_latch_a/genblk1[30].dff_dx_1/q_i_1__279/O
                         net (fo=1, routed)           0.000    13.578    CPU/xm_latch_a/genblk1[0].dff_xm_2/E_ALU_o_in[0]
    SLICE_X50Y104        FDCE                                         r  CPU/xm_latch_a/genblk1[0].dff_xm_2/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1695, routed)        1.495    14.917    CPU/xm_latch_a/genblk1[0].dff_xm_2/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y104        FDCE                                         r  CPU/xm_latch_a/genblk1[0].dff_xm_2/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.180    15.097    
                         clock uncertainty           -0.035    15.062    
    SLICE_X50Y104        FDCE (Setup_fdce_C_D)        0.082    15.144    CPU/xm_latch_a/genblk1[0].dff_xm_2/q_reg
  -------------------------------------------------------------------
                         required time                         15.144    
                         arrival time                         -13.578    
  -------------------------------------------------------------------
                         slack                                  1.565    

Slack (MET) :             1.616ns  (required time - arrival time)
  Source:                 CPU/multdiv_a/div/divisor_reg/genblk1[2].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/xm_latch_a/genblk1[8].dff_xm_2/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.244ns  (logic 2.050ns (24.867%)  route 6.194ns (75.133%))
  Logic Levels:           11  (LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 14.921 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1695, routed)        1.635     5.238    CPU/multdiv_a/div/divisor_reg/genblk1[2].dff/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y99         FDRE                                         r  CPU/multdiv_a/div/divisor_reg/genblk1[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.456     5.694 r  CPU/multdiv_a/div/divisor_reg/genblk1[2].dff/q_reg/Q
                         net (fo=4, routed)           0.671     6.364    CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/divisor[1]
    SLICE_X48Y99         LUT4 (Prop_lut4_I3_O)        0.124     6.488 f  CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_i_4__65/O
                         net (fo=5, routed)           0.477     6.965    CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_reg_1
    SLICE_X47Y99         LUT5 (Prop_lut5_I0_O)        0.124     7.089 f  CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_i_4__40/O
                         net (fo=9, routed)           0.561     7.650    CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_reg_16
    SLICE_X44Y100        LUT6 (Prop_lut6_I0_O)        0.124     7.774 f  CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_i_4__37/O
                         net (fo=4, routed)           0.462     8.237    CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_reg_9
    SLICE_X39Y100        LUT5 (Prop_lut5_I0_O)        0.124     8.361 r  CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_i_4__77/O
                         net (fo=7, routed)           0.440     8.800    CPU/multdiv_a/div/divisor_reg/genblk1[24].dff/q_i_3__44
    SLICE_X38Y99         LUT6 (Prop_lut6_I1_O)        0.124     8.924 f  CPU/multdiv_a/div/divisor_reg/genblk1[24].dff/q_i_4__35/O
                         net (fo=6, routed)           0.310     9.234    CPU/multdiv_a/div/divisor_reg/genblk1[28].dff/q_i_4__62
    SLICE_X38Y99         LUT6 (Prop_lut6_I2_O)        0.124     9.358 f  CPU/multdiv_a/div/divisor_reg/genblk1[28].dff/q_i_6__28/O
                         net (fo=3, routed)           0.602     9.960    CPU/multdiv_a/div/divisor_reg/genblk1[28].dff/q_reg_4
    SLICE_X38Y98         LUT3 (Prop_lut3_I0_O)        0.150    10.110 f  CPU/multdiv_a/div/divisor_reg/genblk1[28].dff/q_i_2__75/O
                         net (fo=33, routed)          0.432    10.542    CPU/multdiv_a/mult/result/genblk1[46].dff/q_reg_3
    SLICE_X39Y98         LUT5 (Prop_lut5_I0_O)        0.328    10.870 f  CPU/multdiv_a/mult/result/genblk1[46].dff/q_i_3__80/O
                         net (fo=6, routed)           0.772    11.642    CPU/dx_latch_a/genblk1[30].dff_dx_1/MD_input_insn_exception1
    SLICE_X41Y105        LUT6 (Prop_lut6_I0_O)        0.124    11.766 f  CPU/dx_latch_a/genblk1[30].dff_dx_1/q_i_2__153/O
                         net (fo=11, routed)          0.646    12.412    CPU/dx_latch_a/genblk1[30].dff_dx_1/E_exception
    SLICE_X46Y106        LUT6 (Prop_lut6_I5_O)        0.124    12.536 r  CPU/dx_latch_a/genblk1[30].dff_dx_1/q_i_3__79/O
                         net (fo=12, routed)          0.821    13.358    CPU/dx_latch_a/genblk1[30].dff_dx_1/q_i_3__79_n_0
    SLICE_X45Y104        LUT6 (Prop_lut6_I1_O)        0.124    13.482 r  CPU/dx_latch_a/genblk1[30].dff_dx_1/q_i_1__193/O
                         net (fo=1, routed)           0.000    13.482    CPU/xm_latch_a/genblk1[8].dff_xm_2/E_ALU_o_in[0]
    SLICE_X45Y104        FDCE                                         r  CPU/xm_latch_a/genblk1[8].dff_xm_2/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1695, routed)        1.499    14.921    CPU/xm_latch_a/genblk1[8].dff_xm_2/CLK100MHZ_IBUF_BUFG
    SLICE_X45Y104        FDCE                                         r  CPU/xm_latch_a/genblk1[8].dff_xm_2/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.180    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X45Y104        FDCE (Setup_fdce_C_D)        0.032    15.098    CPU/xm_latch_a/genblk1[8].dff_xm_2/q_reg
  -------------------------------------------------------------------
                         required time                         15.098    
                         arrival time                         -13.482    
  -------------------------------------------------------------------
                         slack                                  1.616    

Slack (MET) :             1.638ns  (required time - arrival time)
  Source:                 CPU/multdiv_a/div/divisor_reg/genblk1[2].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/xm_latch_a/genblk1[10].dff_xm_2/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.224ns  (logic 2.050ns (24.926%)  route 6.174ns (75.074%))
  Logic Levels:           11  (LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 14.921 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1695, routed)        1.635     5.238    CPU/multdiv_a/div/divisor_reg/genblk1[2].dff/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y99         FDRE                                         r  CPU/multdiv_a/div/divisor_reg/genblk1[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.456     5.694 r  CPU/multdiv_a/div/divisor_reg/genblk1[2].dff/q_reg/Q
                         net (fo=4, routed)           0.671     6.364    CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/divisor[1]
    SLICE_X48Y99         LUT4 (Prop_lut4_I3_O)        0.124     6.488 f  CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_i_4__65/O
                         net (fo=5, routed)           0.477     6.965    CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_reg_1
    SLICE_X47Y99         LUT5 (Prop_lut5_I0_O)        0.124     7.089 f  CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_i_4__40/O
                         net (fo=9, routed)           0.561     7.650    CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_reg_16
    SLICE_X44Y100        LUT6 (Prop_lut6_I0_O)        0.124     7.774 f  CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_i_4__37/O
                         net (fo=4, routed)           0.462     8.237    CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_reg_9
    SLICE_X39Y100        LUT5 (Prop_lut5_I0_O)        0.124     8.361 r  CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_i_4__77/O
                         net (fo=7, routed)           0.440     8.800    CPU/multdiv_a/div/divisor_reg/genblk1[24].dff/q_i_3__44
    SLICE_X38Y99         LUT6 (Prop_lut6_I1_O)        0.124     8.924 f  CPU/multdiv_a/div/divisor_reg/genblk1[24].dff/q_i_4__35/O
                         net (fo=6, routed)           0.310     9.234    CPU/multdiv_a/div/divisor_reg/genblk1[28].dff/q_i_4__62
    SLICE_X38Y99         LUT6 (Prop_lut6_I2_O)        0.124     9.358 f  CPU/multdiv_a/div/divisor_reg/genblk1[28].dff/q_i_6__28/O
                         net (fo=3, routed)           0.602     9.960    CPU/multdiv_a/div/divisor_reg/genblk1[28].dff/q_reg_4
    SLICE_X38Y98         LUT3 (Prop_lut3_I0_O)        0.150    10.110 f  CPU/multdiv_a/div/divisor_reg/genblk1[28].dff/q_i_2__75/O
                         net (fo=33, routed)          0.432    10.542    CPU/multdiv_a/mult/result/genblk1[46].dff/q_reg_3
    SLICE_X39Y98         LUT5 (Prop_lut5_I0_O)        0.328    10.870 f  CPU/multdiv_a/mult/result/genblk1[46].dff/q_i_3__80/O
                         net (fo=6, routed)           0.772    11.642    CPU/dx_latch_a/genblk1[30].dff_dx_1/MD_input_insn_exception1
    SLICE_X41Y105        LUT6 (Prop_lut6_I0_O)        0.124    11.766 f  CPU/dx_latch_a/genblk1[30].dff_dx_1/q_i_2__153/O
                         net (fo=11, routed)          0.646    12.412    CPU/dx_latch_a/genblk1[30].dff_dx_1/E_exception
    SLICE_X46Y106        LUT6 (Prop_lut6_I5_O)        0.124    12.536 r  CPU/dx_latch_a/genblk1[30].dff_dx_1/q_i_3__79/O
                         net (fo=12, routed)          0.802    13.338    CPU/dx_latch_a/genblk1[30].dff_dx_1/q_i_3__79_n_0
    SLICE_X45Y104        LUT6 (Prop_lut6_I1_O)        0.124    13.462 r  CPU/dx_latch_a/genblk1[30].dff_dx_1/q_i_1__260/O
                         net (fo=1, routed)           0.000    13.462    CPU/xm_latch_a/genblk1[10].dff_xm_2/E_ALU_o_in[0]
    SLICE_X45Y104        FDCE                                         r  CPU/xm_latch_a/genblk1[10].dff_xm_2/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1695, routed)        1.499    14.921    CPU/xm_latch_a/genblk1[10].dff_xm_2/CLK100MHZ_IBUF_BUFG
    SLICE_X45Y104        FDCE                                         r  CPU/xm_latch_a/genblk1[10].dff_xm_2/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.180    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X45Y104        FDCE (Setup_fdce_C_D)        0.034    15.100    CPU/xm_latch_a/genblk1[10].dff_xm_2/q_reg
  -------------------------------------------------------------------
                         required time                         15.100    
                         arrival time                         -13.462    
  -------------------------------------------------------------------
                         slack                                  1.638    

Slack (MET) :             1.650ns  (required time - arrival time)
  Source:                 CPU/multdiv_a/div/divisor_reg/genblk1[2].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/xm_latch_a/genblk1[6].dff_xm_2/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.210ns  (logic 2.050ns (24.971%)  route 6.160ns (75.029%))
  Logic Levels:           11  (LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1695, routed)        1.635     5.238    CPU/multdiv_a/div/divisor_reg/genblk1[2].dff/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y99         FDRE                                         r  CPU/multdiv_a/div/divisor_reg/genblk1[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.456     5.694 r  CPU/multdiv_a/div/divisor_reg/genblk1[2].dff/q_reg/Q
                         net (fo=4, routed)           0.671     6.364    CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/divisor[1]
    SLICE_X48Y99         LUT4 (Prop_lut4_I3_O)        0.124     6.488 f  CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_i_4__65/O
                         net (fo=5, routed)           0.477     6.965    CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_reg_1
    SLICE_X47Y99         LUT5 (Prop_lut5_I0_O)        0.124     7.089 f  CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_i_4__40/O
                         net (fo=9, routed)           0.561     7.650    CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_reg_16
    SLICE_X44Y100        LUT6 (Prop_lut6_I0_O)        0.124     7.774 f  CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_i_4__37/O
                         net (fo=4, routed)           0.462     8.237    CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_reg_9
    SLICE_X39Y100        LUT5 (Prop_lut5_I0_O)        0.124     8.361 r  CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_i_4__77/O
                         net (fo=7, routed)           0.440     8.800    CPU/multdiv_a/div/divisor_reg/genblk1[24].dff/q_i_3__44
    SLICE_X38Y99         LUT6 (Prop_lut6_I1_O)        0.124     8.924 f  CPU/multdiv_a/div/divisor_reg/genblk1[24].dff/q_i_4__35/O
                         net (fo=6, routed)           0.310     9.234    CPU/multdiv_a/div/divisor_reg/genblk1[28].dff/q_i_4__62
    SLICE_X38Y99         LUT6 (Prop_lut6_I2_O)        0.124     9.358 f  CPU/multdiv_a/div/divisor_reg/genblk1[28].dff/q_i_6__28/O
                         net (fo=3, routed)           0.602     9.960    CPU/multdiv_a/div/divisor_reg/genblk1[28].dff/q_reg_4
    SLICE_X38Y98         LUT3 (Prop_lut3_I0_O)        0.150    10.110 f  CPU/multdiv_a/div/divisor_reg/genblk1[28].dff/q_i_2__75/O
                         net (fo=33, routed)          0.432    10.542    CPU/multdiv_a/mult/result/genblk1[46].dff/q_reg_3
    SLICE_X39Y98         LUT5 (Prop_lut5_I0_O)        0.328    10.870 f  CPU/multdiv_a/mult/result/genblk1[46].dff/q_i_3__80/O
                         net (fo=6, routed)           0.772    11.642    CPU/dx_latch_a/genblk1[30].dff_dx_1/MD_input_insn_exception1
    SLICE_X41Y105        LUT6 (Prop_lut6_I0_O)        0.124    11.766 f  CPU/dx_latch_a/genblk1[30].dff_dx_1/q_i_2__153/O
                         net (fo=11, routed)          0.646    12.412    CPU/dx_latch_a/genblk1[30].dff_dx_1/E_exception
    SLICE_X46Y106        LUT6 (Prop_lut6_I5_O)        0.124    12.536 r  CPU/dx_latch_a/genblk1[30].dff_dx_1/q_i_3__79/O
                         net (fo=12, routed)          0.787    13.323    CPU/dx_latch_a/genblk1[30].dff_dx_1/q_i_3__79_n_0
    SLICE_X47Y103        LUT6 (Prop_lut6_I1_O)        0.124    13.447 r  CPU/dx_latch_a/genblk1[30].dff_dx_1/q_i_1__285/O
                         net (fo=1, routed)           0.000    13.447    CPU/xm_latch_a/genblk1[6].dff_xm_2/E_ALU_o_in[0]
    SLICE_X47Y103        FDCE                                         r  CPU/xm_latch_a/genblk1[6].dff_xm_2/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1695, routed)        1.497    14.919    CPU/xm_latch_a/genblk1[6].dff_xm_2/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y103        FDCE                                         r  CPU/xm_latch_a/genblk1[6].dff_xm_2/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.180    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X47Y103        FDCE (Setup_fdce_C_D)        0.034    15.098    CPU/xm_latch_a/genblk1[6].dff_xm_2/q_reg
  -------------------------------------------------------------------
                         required time                         15.098    
                         arrival time                         -13.447    
  -------------------------------------------------------------------
                         slack                                  1.650    

Slack (MET) :             1.652ns  (required time - arrival time)
  Source:                 CPU/multdiv_a/div/divisor_reg/genblk1[2].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/xm_latch_a/genblk1[5].dff_xm_2/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.206ns  (logic 2.050ns (24.983%)  route 6.156ns (75.017%))
  Logic Levels:           11  (LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1695, routed)        1.635     5.238    CPU/multdiv_a/div/divisor_reg/genblk1[2].dff/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y99         FDRE                                         r  CPU/multdiv_a/div/divisor_reg/genblk1[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.456     5.694 r  CPU/multdiv_a/div/divisor_reg/genblk1[2].dff/q_reg/Q
                         net (fo=4, routed)           0.671     6.364    CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/divisor[1]
    SLICE_X48Y99         LUT4 (Prop_lut4_I3_O)        0.124     6.488 f  CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_i_4__65/O
                         net (fo=5, routed)           0.477     6.965    CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_reg_1
    SLICE_X47Y99         LUT5 (Prop_lut5_I0_O)        0.124     7.089 f  CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_i_4__40/O
                         net (fo=9, routed)           0.561     7.650    CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_reg_16
    SLICE_X44Y100        LUT6 (Prop_lut6_I0_O)        0.124     7.774 f  CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_i_4__37/O
                         net (fo=4, routed)           0.462     8.237    CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_reg_9
    SLICE_X39Y100        LUT5 (Prop_lut5_I0_O)        0.124     8.361 r  CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_i_4__77/O
                         net (fo=7, routed)           0.440     8.800    CPU/multdiv_a/div/divisor_reg/genblk1[24].dff/q_i_3__44
    SLICE_X38Y99         LUT6 (Prop_lut6_I1_O)        0.124     8.924 f  CPU/multdiv_a/div/divisor_reg/genblk1[24].dff/q_i_4__35/O
                         net (fo=6, routed)           0.310     9.234    CPU/multdiv_a/div/divisor_reg/genblk1[28].dff/q_i_4__62
    SLICE_X38Y99         LUT6 (Prop_lut6_I2_O)        0.124     9.358 f  CPU/multdiv_a/div/divisor_reg/genblk1[28].dff/q_i_6__28/O
                         net (fo=3, routed)           0.602     9.960    CPU/multdiv_a/div/divisor_reg/genblk1[28].dff/q_reg_4
    SLICE_X38Y98         LUT3 (Prop_lut3_I0_O)        0.150    10.110 f  CPU/multdiv_a/div/divisor_reg/genblk1[28].dff/q_i_2__75/O
                         net (fo=33, routed)          0.432    10.542    CPU/multdiv_a/mult/result/genblk1[46].dff/q_reg_3
    SLICE_X39Y98         LUT5 (Prop_lut5_I0_O)        0.328    10.870 f  CPU/multdiv_a/mult/result/genblk1[46].dff/q_i_3__80/O
                         net (fo=6, routed)           0.772    11.642    CPU/dx_latch_a/genblk1[30].dff_dx_1/MD_input_insn_exception1
    SLICE_X41Y105        LUT6 (Prop_lut6_I0_O)        0.124    11.766 f  CPU/dx_latch_a/genblk1[30].dff_dx_1/q_i_2__153/O
                         net (fo=11, routed)          0.646    12.412    CPU/dx_latch_a/genblk1[30].dff_dx_1/E_exception
    SLICE_X46Y106        LUT6 (Prop_lut6_I5_O)        0.124    12.536 r  CPU/dx_latch_a/genblk1[30].dff_dx_1/q_i_3__79/O
                         net (fo=12, routed)          0.783    13.319    CPU/dx_latch_a/genblk1[30].dff_dx_1/q_i_3__79_n_0
    SLICE_X47Y103        LUT6 (Prop_lut6_I1_O)        0.124    13.443 r  CPU/dx_latch_a/genblk1[30].dff_dx_1/q_i_1__284/O
                         net (fo=1, routed)           0.000    13.443    CPU/xm_latch_a/genblk1[5].dff_xm_2/E_ALU_o_in[0]
    SLICE_X47Y103        FDCE                                         r  CPU/xm_latch_a/genblk1[5].dff_xm_2/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1695, routed)        1.497    14.919    CPU/xm_latch_a/genblk1[5].dff_xm_2/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y103        FDCE                                         r  CPU/xm_latch_a/genblk1[5].dff_xm_2/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.180    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X47Y103        FDCE (Setup_fdce_C_D)        0.032    15.096    CPU/xm_latch_a/genblk1[5].dff_xm_2/q_reg
  -------------------------------------------------------------------
                         required time                         15.096    
                         arrival time                         -13.443    
  -------------------------------------------------------------------
                         slack                                  1.652    

Slack (MET) :             1.687ns  (required time - arrival time)
  Source:                 CPU/multdiv_a/div/divisor_reg/genblk1[2].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/xm_latch_a/genblk1[11].dff_xm_2/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.224ns  (logic 2.050ns (24.926%)  route 6.174ns (75.074%))
  Logic Levels:           11  (LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1695, routed)        1.635     5.238    CPU/multdiv_a/div/divisor_reg/genblk1[2].dff/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y99         FDRE                                         r  CPU/multdiv_a/div/divisor_reg/genblk1[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.456     5.694 r  CPU/multdiv_a/div/divisor_reg/genblk1[2].dff/q_reg/Q
                         net (fo=4, routed)           0.671     6.364    CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/divisor[1]
    SLICE_X48Y99         LUT4 (Prop_lut4_I3_O)        0.124     6.488 f  CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_i_4__65/O
                         net (fo=5, routed)           0.477     6.965    CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_reg_1
    SLICE_X47Y99         LUT5 (Prop_lut5_I0_O)        0.124     7.089 f  CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_i_4__40/O
                         net (fo=9, routed)           0.561     7.650    CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_reg_16
    SLICE_X44Y100        LUT6 (Prop_lut6_I0_O)        0.124     7.774 f  CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_i_4__37/O
                         net (fo=4, routed)           0.462     8.237    CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_reg_9
    SLICE_X39Y100        LUT5 (Prop_lut5_I0_O)        0.124     8.361 r  CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_i_4__77/O
                         net (fo=7, routed)           0.440     8.800    CPU/multdiv_a/div/divisor_reg/genblk1[24].dff/q_i_3__44
    SLICE_X38Y99         LUT6 (Prop_lut6_I1_O)        0.124     8.924 f  CPU/multdiv_a/div/divisor_reg/genblk1[24].dff/q_i_4__35/O
                         net (fo=6, routed)           0.310     9.234    CPU/multdiv_a/div/divisor_reg/genblk1[28].dff/q_i_4__62
    SLICE_X38Y99         LUT6 (Prop_lut6_I2_O)        0.124     9.358 f  CPU/multdiv_a/div/divisor_reg/genblk1[28].dff/q_i_6__28/O
                         net (fo=3, routed)           0.602     9.960    CPU/multdiv_a/div/divisor_reg/genblk1[28].dff/q_reg_4
    SLICE_X38Y98         LUT3 (Prop_lut3_I0_O)        0.150    10.110 f  CPU/multdiv_a/div/divisor_reg/genblk1[28].dff/q_i_2__75/O
                         net (fo=33, routed)          0.432    10.542    CPU/multdiv_a/mult/result/genblk1[46].dff/q_reg_3
    SLICE_X39Y98         LUT5 (Prop_lut5_I0_O)        0.328    10.870 f  CPU/multdiv_a/mult/result/genblk1[46].dff/q_i_3__80/O
                         net (fo=6, routed)           0.772    11.642    CPU/dx_latch_a/genblk1[30].dff_dx_1/MD_input_insn_exception1
    SLICE_X41Y105        LUT6 (Prop_lut6_I0_O)        0.124    11.766 f  CPU/dx_latch_a/genblk1[30].dff_dx_1/q_i_2__153/O
                         net (fo=11, routed)          0.646    12.412    CPU/dx_latch_a/genblk1[30].dff_dx_1/E_exception
    SLICE_X46Y106        LUT6 (Prop_lut6_I5_O)        0.124    12.536 r  CPU/dx_latch_a/genblk1[30].dff_dx_1/q_i_3__79/O
                         net (fo=12, routed)          0.802    13.338    CPU/dx_latch_a/genblk1[30].dff_dx_1/q_i_3__79_n_0
    SLICE_X46Y105        LUT6 (Prop_lut6_I1_O)        0.124    13.462 r  CPU/dx_latch_a/genblk1[30].dff_dx_1/q_i_1__261/O
                         net (fo=1, routed)           0.000    13.462    CPU/xm_latch_a/genblk1[11].dff_xm_2/E_ALU_o_in[0]
    SLICE_X46Y105        FDCE                                         r  CPU/xm_latch_a/genblk1[11].dff_xm_2/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1695, routed)        1.497    14.919    CPU/xm_latch_a/genblk1[11].dff_xm_2/CLK100MHZ_IBUF_BUFG
    SLICE_X46Y105        FDCE                                         r  CPU/xm_latch_a/genblk1[11].dff_xm_2/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.180    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X46Y105        FDCE (Setup_fdce_C_D)        0.086    15.150    CPU/xm_latch_a/genblk1[11].dff_xm_2/q_reg
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                         -13.462    
  -------------------------------------------------------------------
                         slack                                  1.687    

Slack (MET) :             1.707ns  (required time - arrival time)
  Source:                 CPU/multdiv_a/div/divisor_reg/genblk1[2].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/xm_latch_a/genblk1[4].dff_xm_2/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.201ns  (logic 2.050ns (24.996%)  route 6.151ns (75.004%))
  Logic Levels:           11  (LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1695, routed)        1.635     5.238    CPU/multdiv_a/div/divisor_reg/genblk1[2].dff/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y99         FDRE                                         r  CPU/multdiv_a/div/divisor_reg/genblk1[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.456     5.694 r  CPU/multdiv_a/div/divisor_reg/genblk1[2].dff/q_reg/Q
                         net (fo=4, routed)           0.671     6.364    CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/divisor[1]
    SLICE_X48Y99         LUT4 (Prop_lut4_I3_O)        0.124     6.488 f  CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_i_4__65/O
                         net (fo=5, routed)           0.477     6.965    CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_reg_1
    SLICE_X47Y99         LUT5 (Prop_lut5_I0_O)        0.124     7.089 f  CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_i_4__40/O
                         net (fo=9, routed)           0.561     7.650    CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_reg_16
    SLICE_X44Y100        LUT6 (Prop_lut6_I0_O)        0.124     7.774 f  CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_i_4__37/O
                         net (fo=4, routed)           0.462     8.237    CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_reg_9
    SLICE_X39Y100        LUT5 (Prop_lut5_I0_O)        0.124     8.361 r  CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_i_4__77/O
                         net (fo=7, routed)           0.440     8.800    CPU/multdiv_a/div/divisor_reg/genblk1[24].dff/q_i_3__44
    SLICE_X38Y99         LUT6 (Prop_lut6_I1_O)        0.124     8.924 f  CPU/multdiv_a/div/divisor_reg/genblk1[24].dff/q_i_4__35/O
                         net (fo=6, routed)           0.310     9.234    CPU/multdiv_a/div/divisor_reg/genblk1[28].dff/q_i_4__62
    SLICE_X38Y99         LUT6 (Prop_lut6_I2_O)        0.124     9.358 f  CPU/multdiv_a/div/divisor_reg/genblk1[28].dff/q_i_6__28/O
                         net (fo=3, routed)           0.602     9.960    CPU/multdiv_a/div/divisor_reg/genblk1[28].dff/q_reg_4
    SLICE_X38Y98         LUT3 (Prop_lut3_I0_O)        0.150    10.110 f  CPU/multdiv_a/div/divisor_reg/genblk1[28].dff/q_i_2__75/O
                         net (fo=33, routed)          0.432    10.542    CPU/multdiv_a/mult/result/genblk1[46].dff/q_reg_3
    SLICE_X39Y98         LUT5 (Prop_lut5_I0_O)        0.328    10.870 f  CPU/multdiv_a/mult/result/genblk1[46].dff/q_i_3__80/O
                         net (fo=6, routed)           0.772    11.642    CPU/dx_latch_a/genblk1[30].dff_dx_1/MD_input_insn_exception1
    SLICE_X41Y105        LUT6 (Prop_lut6_I0_O)        0.124    11.766 f  CPU/dx_latch_a/genblk1[30].dff_dx_1/q_i_2__153/O
                         net (fo=11, routed)          0.646    12.412    CPU/dx_latch_a/genblk1[30].dff_dx_1/E_exception
    SLICE_X46Y106        LUT6 (Prop_lut6_I5_O)        0.124    12.536 r  CPU/dx_latch_a/genblk1[30].dff_dx_1/q_i_3__79/O
                         net (fo=12, routed)          0.779    13.315    CPU/dx_latch_a/genblk1[30].dff_dx_1/q_i_3__79_n_0
    SLICE_X46Y103        LUT6 (Prop_lut6_I1_O)        0.124    13.439 r  CPU/dx_latch_a/genblk1[30].dff_dx_1/q_i_1__283/O
                         net (fo=1, routed)           0.000    13.439    CPU/xm_latch_a/genblk1[4].dff_xm_2/E_ALU_o_in[0]
    SLICE_X46Y103        FDCE                                         r  CPU/xm_latch_a/genblk1[4].dff_xm_2/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1695, routed)        1.497    14.919    CPU/xm_latch_a/genblk1[4].dff_xm_2/CLK100MHZ_IBUF_BUFG
    SLICE_X46Y103        FDCE                                         r  CPU/xm_latch_a/genblk1[4].dff_xm_2/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.180    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X46Y103        FDCE (Setup_fdce_C_D)        0.082    15.146    CPU/xm_latch_a/genblk1[4].dff_xm_2/q_reg
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                         -13.439    
  -------------------------------------------------------------------
                         slack                                  1.707    

Slack (MET) :             1.774ns  (required time - arrival time)
  Source:                 CPU/multdiv_a/div/divisor_reg/genblk1[2].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/xm_latch_a/genblk1[9].dff_xm_2/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.086ns  (logic 2.050ns (25.354%)  route 6.036ns (74.646%))
  Logic Levels:           11  (LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 14.921 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1695, routed)        1.635     5.238    CPU/multdiv_a/div/divisor_reg/genblk1[2].dff/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y99         FDRE                                         r  CPU/multdiv_a/div/divisor_reg/genblk1[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.456     5.694 r  CPU/multdiv_a/div/divisor_reg/genblk1[2].dff/q_reg/Q
                         net (fo=4, routed)           0.671     6.364    CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/divisor[1]
    SLICE_X48Y99         LUT4 (Prop_lut4_I3_O)        0.124     6.488 f  CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_i_4__65/O
                         net (fo=5, routed)           0.477     6.965    CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_reg_1
    SLICE_X47Y99         LUT5 (Prop_lut5_I0_O)        0.124     7.089 f  CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_i_4__40/O
                         net (fo=9, routed)           0.561     7.650    CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_reg_16
    SLICE_X44Y100        LUT6 (Prop_lut6_I0_O)        0.124     7.774 f  CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_i_4__37/O
                         net (fo=4, routed)           0.462     8.237    CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_reg_9
    SLICE_X39Y100        LUT5 (Prop_lut5_I0_O)        0.124     8.361 r  CPU/multdiv_a/div/divisor_reg/genblk1[3].dff/q_i_4__77/O
                         net (fo=7, routed)           0.440     8.800    CPU/multdiv_a/div/divisor_reg/genblk1[24].dff/q_i_3__44
    SLICE_X38Y99         LUT6 (Prop_lut6_I1_O)        0.124     8.924 f  CPU/multdiv_a/div/divisor_reg/genblk1[24].dff/q_i_4__35/O
                         net (fo=6, routed)           0.310     9.234    CPU/multdiv_a/div/divisor_reg/genblk1[28].dff/q_i_4__62
    SLICE_X38Y99         LUT6 (Prop_lut6_I2_O)        0.124     9.358 f  CPU/multdiv_a/div/divisor_reg/genblk1[28].dff/q_i_6__28/O
                         net (fo=3, routed)           0.602     9.960    CPU/multdiv_a/div/divisor_reg/genblk1[28].dff/q_reg_4
    SLICE_X38Y98         LUT3 (Prop_lut3_I0_O)        0.150    10.110 f  CPU/multdiv_a/div/divisor_reg/genblk1[28].dff/q_i_2__75/O
                         net (fo=33, routed)          0.432    10.542    CPU/multdiv_a/mult/result/genblk1[46].dff/q_reg_3
    SLICE_X39Y98         LUT5 (Prop_lut5_I0_O)        0.328    10.870 f  CPU/multdiv_a/mult/result/genblk1[46].dff/q_i_3__80/O
                         net (fo=6, routed)           0.772    11.642    CPU/dx_latch_a/genblk1[30].dff_dx_1/MD_input_insn_exception1
    SLICE_X41Y105        LUT6 (Prop_lut6_I0_O)        0.124    11.766 f  CPU/dx_latch_a/genblk1[30].dff_dx_1/q_i_2__153/O
                         net (fo=11, routed)          0.646    12.412    CPU/dx_latch_a/genblk1[30].dff_dx_1/E_exception
    SLICE_X46Y106        LUT6 (Prop_lut6_I5_O)        0.124    12.536 r  CPU/dx_latch_a/genblk1[30].dff_dx_1/q_i_3__79/O
                         net (fo=12, routed)          0.663    13.199    CPU/dx_latch_a/genblk1[30].dff_dx_1/q_i_3__79_n_0
    SLICE_X44Y103        LUT6 (Prop_lut6_I1_O)        0.124    13.323 r  CPU/dx_latch_a/genblk1[30].dff_dx_1/q_i_1__194/O
                         net (fo=1, routed)           0.000    13.323    CPU/xm_latch_a/genblk1[9].dff_xm_2/E_ALU_o_in[0]
    SLICE_X44Y103        FDCE                                         r  CPU/xm_latch_a/genblk1[9].dff_xm_2/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1695, routed)        1.499    14.921    CPU/xm_latch_a/genblk1[9].dff_xm_2/CLK100MHZ_IBUF_BUFG
    SLICE_X44Y103        FDCE                                         r  CPU/xm_latch_a/genblk1[9].dff_xm_2/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.180    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X44Y103        FDCE (Setup_fdce_C_D)        0.032    15.098    CPU/xm_latch_a/genblk1[9].dff_xm_2/q_reg
  -------------------------------------------------------------------
                         required time                         15.098    
                         arrival time                         -13.323    
  -------------------------------------------------------------------
                         slack                                  1.774    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.008ns  (arrival time - required time)
  Source:                 CPU/multdiv_a/mult/multiplier_reg/genblk1[31].dff/q_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/multdiv_a/mult/result/genblk1[32].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.424%)  route 0.190ns (50.576%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1695, routed)        0.565     1.484    CPU/multdiv_a/mult/multiplier_reg/genblk1[31].dff/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y102        FDSE                                         r  CPU/multdiv_a/mult/multiplier_reg/genblk1[31].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y102        FDSE (Prop_fdse_C_Q)         0.141     1.625 r  CPU/multdiv_a/mult/multiplier_reg/genblk1[31].dff/q_reg/Q
                         net (fo=1, routed)           0.190     1.816    CPU/multdiv_a/mult/result/genblk1[33].dff/q_reg_3
    SLICE_X35Y99         LUT6 (Prop_lut6_I0_O)        0.045     1.861 r  CPU/multdiv_a/mult/result/genblk1[33].dff/q_i_1__120/O
                         net (fo=1, routed)           0.000     1.861    CPU/multdiv_a/mult/result/genblk1[32].dff/results_reg_in[0]
    SLICE_X35Y99         FDCE                                         r  CPU/multdiv_a/mult/result/genblk1[32].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1695, routed)        0.842     2.007    CPU/multdiv_a/mult/result/genblk1[32].dff/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y99         FDCE                                         r  CPU/multdiv_a/mult/result/genblk1[32].dff/q_reg/C
                         clock pessimism             -0.245     1.761    
    SLICE_X35Y99         FDCE (Hold_fdce_C_D)         0.091     1.852    CPU/multdiv_a/mult/result/genblk1[32].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.008    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 CPU/pw_latch_a/genblk1[3].dff_pw_2/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/mw_latch_a/genblk1[3].dff_mw_4/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@10.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        0.370ns  (logic 0.167ns (45.103%)  route 0.203ns (54.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns = ( 11.996 - 10.000 ) 
    Source Clock Delay      (SCD):    1.486ns = ( 11.486 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644    10.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1695, routed)        0.567    11.486    CPU/pw_latch_a/genblk1[3].dff_pw_2/CLK100MHZ_IBUF_BUFG
    SLICE_X46Y99         FDCE                                         r  CPU/pw_latch_a/genblk1[3].dff_pw_2/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.167    11.653 r  CPU/pw_latch_a/genblk1[3].dff_pw_2/q_reg/Q
                         net (fo=1, routed)           0.203    11.857    CPU/mw_latch_a/genblk1[3].dff_mw_4/q_reg_0
    SLICE_X49Y104        FDCE                                         r  CPU/mw_latch_a/genblk1[3].dff_mw_4/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699    11.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1695, routed)        0.831    11.996    CPU/mw_latch_a/genblk1[3].dff_mw_4/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y104        FDCE                                         r  CPU/mw_latch_a/genblk1[3].dff_mw_4/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.245    11.750    
    SLICE_X49Y104        FDCE (Hold_fdce_C_D)         0.073    11.823    CPU/mw_latch_a/genblk1[3].dff_mw_4/q_reg
  -------------------------------------------------------------------
                         required time                        -11.823    
                         arrival time                          11.857    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 CPU/pw_latch_a/genblk1[4].dff_pw_1/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/mw_latch_a/genblk1[4].dff_mw_5/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@10.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        0.386ns  (logic 0.146ns (37.776%)  route 0.240ns (62.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns = ( 11.993 - 10.000 ) 
    Source Clock Delay      (SCD):    1.477ns = ( 11.477 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644    10.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1695, routed)        0.558    11.477    CPU/pw_latch_a/genblk1[4].dff_pw_1/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y105        FDCE                                         r  CPU/pw_latch_a/genblk1[4].dff_pw_1/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y105        FDCE (Prop_fdce_C_Q)         0.146    11.623 r  CPU/pw_latch_a/genblk1[4].dff_pw_1/q_reg/Q
                         net (fo=4, routed)           0.240    11.864    CPU/mw_latch_a/genblk1[4].dff_mw_5/MD_insn[0]
    SLICE_X51Y107        FDCE                                         r  CPU/mw_latch_a/genblk1[4].dff_mw_5/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699    11.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1695, routed)        0.828    11.993    CPU/mw_latch_a/genblk1[4].dff_mw_5/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y107        FDCE                                         r  CPU/mw_latch_a/genblk1[4].dff_mw_5/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.250    11.742    
    SLICE_X51Y107        FDCE (Hold_fdce_C_D)         0.079    11.821    CPU/mw_latch_a/genblk1[4].dff_mw_5/q_reg
  -------------------------------------------------------------------
                         required time                        -11.821    
                         arrival time                          11.864    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 CPU/dx_latch_a/genblk1[25].dff_dx_1/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/pw_latch_a/genblk1[25].dff_pw_1/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@10.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        0.420ns  (logic 0.167ns (39.761%)  route 0.253ns (60.239%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns = ( 11.994 - 10.000 ) 
    Source Clock Delay      (SCD):    1.476ns = ( 11.476 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644    10.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1695, routed)        0.557    11.476    CPU/dx_latch_a/genblk1[25].dff_dx_1/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y107        FDCE                                         r  CPU/dx_latch_a/genblk1[25].dff_dx_1/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y107        FDCE (Prop_fdce_C_Q)         0.167    11.643 r  CPU/dx_latch_a/genblk1[25].dff_dx_1/q_reg/Q
                         net (fo=6, routed)           0.253    11.896    CPU/pw_latch_a/genblk1[25].dff_pw_1/q_reg_2[0]
    SLICE_X51Y106        FDCE                                         r  CPU/pw_latch_a/genblk1[25].dff_pw_1/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699    11.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1695, routed)        0.829    11.994    CPU/pw_latch_a/genblk1[25].dff_pw_1/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y106        FDCE                                         r  CPU/pw_latch_a/genblk1[25].dff_pw_1/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.250    11.743    
    SLICE_X51Y106        FDCE (Hold_fdce_C_D)         0.077    11.820    CPU/pw_latch_a/genblk1[25].dff_pw_1/q_reg
  -------------------------------------------------------------------
                         required time                        -11.820    
                         arrival time                          11.896    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 CPU/multdiv_a/div/counter/tff_6/dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/multdiv_a/div/aq_reg/genblk1[30].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.231ns (46.873%)  route 0.262ns (53.127%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1695, routed)        0.565     1.484    CPU/multdiv_a/div/counter/tff_6/dff/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y100        FDCE                                         r  CPU/multdiv_a/div/counter/tff_6/dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y100        FDCE (Prop_fdce_C_Q)         0.141     1.625 r  CPU/multdiv_a/div/counter/tff_6/dff/q_reg/Q
                         net (fo=28, routed)          0.206     1.831    CPU/multdiv_a/div/aq_reg/genblk1[30].dff/cycle_count[1]
    SLICE_X34Y99         LUT5 (Prop_lut5_I1_O)        0.045     1.876 r  CPU/multdiv_a/div/aq_reg/genblk1[30].dff/q_i_3__58/O
                         net (fo=1, routed)           0.056     1.932    CPU/multdiv_a/div/dividend_reg/genblk1[28].dff/q_reg_6
    SLICE_X34Y99         LUT5 (Prop_lut5_I4_O)        0.045     1.977 r  CPU/multdiv_a/div/dividend_reg/genblk1[28].dff/q_i_1__63/O
                         net (fo=1, routed)           0.000     1.977    CPU/multdiv_a/div/aq_reg/genblk1[30].dff/q_reg_2[0]
    SLICE_X34Y99         FDCE                                         r  CPU/multdiv_a/div/aq_reg/genblk1[30].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1695, routed)        0.842     2.007    CPU/multdiv_a/div/aq_reg/genblk1[30].dff/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y99         FDCE                                         r  CPU/multdiv_a/div/aq_reg/genblk1[30].dff/q_reg/C
                         clock pessimism             -0.245     1.761    
    SLICE_X34Y99         FDCE (Hold_fdce_C_D)         0.120     1.881    CPU/multdiv_a/div/aq_reg/genblk1[30].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 CPU/dx_latch_a/genblk1[26].dff_dx_1/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/xm_latch_a/genblk1[26].dff_xm_1/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@10.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        0.506ns  (logic 0.189ns (37.362%)  route 0.317ns (62.638%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns = ( 11.993 - 10.000 ) 
    Source Clock Delay      (SCD):    1.476ns = ( 11.476 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644    10.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1695, routed)        0.557    11.476    CPU/dx_latch_a/genblk1[26].dff_dx_1/CLK100MHZ_IBUF_BUFG
    SLICE_X55Y107        FDCE                                         r  CPU/dx_latch_a/genblk1[26].dff_dx_1/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y107        FDCE (Prop_fdce_C_Q)         0.146    11.622 r  CPU/dx_latch_a/genblk1[26].dff_dx_1/q_reg/Q
                         net (fo=6, routed)           0.317    11.939    CPU/dx_latch_a/genblk1[30].dff_dx_1/q_reg_95
    SLICE_X50Y107        LUT2 (Prop_lut2_I1_O)        0.043    11.982 r  CPU/dx_latch_a/genblk1[30].dff_dx_1/q_i_1__294/O
                         net (fo=1, routed)           0.000    11.982    CPU/xm_latch_a/genblk1[26].dff_xm_1/E_insn_out[0]
    SLICE_X50Y107        FDCE                                         r  CPU/xm_latch_a/genblk1[26].dff_xm_1/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699    11.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1695, routed)        0.828    11.993    CPU/xm_latch_a/genblk1[26].dff_xm_1/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y107        FDCE                                         r  CPU/xm_latch_a/genblk1[26].dff_xm_1/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.250    11.742    
    SLICE_X50Y107        FDCE (Hold_fdce_C_D)         0.135    11.877    CPU/xm_latch_a/genblk1[26].dff_xm_1/q_reg
  -------------------------------------------------------------------
                         required time                        -11.877    
                         arrival time                          11.982    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 CPU/multdiv_a/mult/multiplicand_reg/genblk1[27].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/multdiv_a/mult/result/genblk1[59].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.209ns (43.343%)  route 0.273ns (56.657%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1695, routed)        0.565     1.484    CPU/multdiv_a/mult/multiplicand_reg/genblk1[27].dff/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y103        FDRE                                         r  CPU/multdiv_a/mult/multiplicand_reg/genblk1[27].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y103        FDRE (Prop_fdre_C_Q)         0.164     1.648 r  CPU/multdiv_a/mult/multiplicand_reg/genblk1[27].dff/q_reg/Q
                         net (fo=2, routed)           0.273     1.922    CPU/multdiv_a/mult/result/genblk1[0].dff/multiplicand[23]
    SLICE_X29Y99         LUT6 (Prop_lut6_I3_O)        0.045     1.967 r  CPU/multdiv_a/mult/result/genblk1[0].dff/q_i_1__97/O
                         net (fo=1, routed)           0.000     1.967    CPU/multdiv_a/mult/result/genblk1[59].dff/q_reg_2[0]
    SLICE_X29Y99         FDCE                                         r  CPU/multdiv_a/mult/result/genblk1[59].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1695, routed)        0.843     2.008    CPU/multdiv_a/mult/result/genblk1[59].dff/CLK100MHZ_IBUF_BUFG
    SLICE_X29Y99         FDCE                                         r  CPU/multdiv_a/mult/result/genblk1[59].dff/q_reg/C
                         clock pessimism             -0.245     1.762    
    SLICE_X29Y99         FDCE (Hold_fdce_C_D)         0.092     1.854    CPU/multdiv_a/mult/result/genblk1[59].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.967    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 CPU/dx_latch_a/genblk1[25].dff_dx_1/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/xm_latch_a/genblk1[25].dff_xm_1/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@10.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        0.505ns  (logic 0.212ns (42.009%)  route 0.293ns (57.991%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns = ( 11.993 - 10.000 ) 
    Source Clock Delay      (SCD):    1.476ns = ( 11.476 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644    10.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1695, routed)        0.557    11.476    CPU/dx_latch_a/genblk1[25].dff_dx_1/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y107        FDCE                                         r  CPU/dx_latch_a/genblk1[25].dff_dx_1/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y107        FDCE (Prop_fdce_C_Q)         0.167    11.643 r  CPU/dx_latch_a/genblk1[25].dff_dx_1/q_reg/Q
                         net (fo=6, routed)           0.293    11.936    CPU/dx_latch_a/genblk1[30].dff_dx_1/q_reg_94
    SLICE_X50Y107        LUT2 (Prop_lut2_I1_O)        0.045    11.981 r  CPU/dx_latch_a/genblk1[30].dff_dx_1/q_i_1__293/O
                         net (fo=1, routed)           0.000    11.981    CPU/xm_latch_a/genblk1[25].dff_xm_1/E_insn_out[0]
    SLICE_X50Y107        FDCE                                         r  CPU/xm_latch_a/genblk1[25].dff_xm_1/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699    11.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1695, routed)        0.828    11.993    CPU/xm_latch_a/genblk1[25].dff_xm_1/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y107        FDCE                                         r  CPU/xm_latch_a/genblk1[25].dff_xm_1/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.250    11.742    
    SLICE_X50Y107        FDCE (Hold_fdce_C_D)         0.124    11.866    CPU/xm_latch_a/genblk1[25].dff_xm_1/q_reg
  -------------------------------------------------------------------
                         required time                        -11.866    
                         arrival time                          11.981    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 CPU/pw_latch_a/genblk1[30].dff_pw_2/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/mw_latch_a/genblk1[30].dff_mw_4/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@10.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        0.202ns  (logic 0.146ns (72.314%)  route 0.056ns (27.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns = ( 12.002 - 10.000 ) 
    Source Clock Delay      (SCD):    1.485ns = ( 11.485 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644    10.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1695, routed)        0.566    11.485    CPU/pw_latch_a/genblk1[30].dff_pw_2/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y100        FDCE                                         r  CPU/pw_latch_a/genblk1[30].dff_pw_2/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y100        FDCE (Prop_fdce_C_Q)         0.146    11.631 r  CPU/pw_latch_a/genblk1[30].dff_pw_2/q_reg/Q
                         net (fo=1, routed)           0.056    11.687    CPU/mw_latch_a/genblk1[30].dff_mw_4/q_reg_0
    SLICE_X33Y100        FDCE                                         r  CPU/mw_latch_a/genblk1[30].dff_mw_4/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699    11.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1695, routed)        0.837    12.002    CPU/mw_latch_a/genblk1[30].dff_mw_4/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y100        FDCE                                         r  CPU/mw_latch_a/genblk1[30].dff_mw_4/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.516    11.485    
    SLICE_X33Y100        FDCE (Hold_fdce_C_D)         0.082    11.567    CPU/mw_latch_a/genblk1[30].dff_mw_4/q_reg
  -------------------------------------------------------------------
                         required time                        -11.567    
                         arrival time                          11.687    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 CPU/multdiv_a/div/dividend_reg/genblk1[2].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/multdiv_a/div/aq_reg/genblk1[6].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.231ns (44.931%)  route 0.283ns (55.069%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1695, routed)        0.569     1.488    CPU/multdiv_a/div/dividend_reg/genblk1[2].dff/CLK100MHZ_IBUF_BUFG
    SLICE_X45Y98         FDRE                                         r  CPU/multdiv_a/div/dividend_reg/genblk1[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y98         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  CPU/multdiv_a/div/dividend_reg/genblk1[2].dff/q_reg/Q
                         net (fo=5, routed)           0.092     1.721    CPU/multdiv_a/div/dividend_reg/genblk1[5].dff/dividend[1]
    SLICE_X44Y98         LUT6 (Prop_lut6_I4_O)        0.045     1.766 r  CPU/multdiv_a/div/dividend_reg/genblk1[5].dff/q_i_2__96/O
                         net (fo=6, routed)           0.191     1.957    CPU/multdiv_a/div/dividend_reg/genblk1[6].dff/q_reg_4
    SLICE_X42Y100        LUT5 (Prop_lut5_I2_O)        0.045     2.002 r  CPU/multdiv_a/div/dividend_reg/genblk1[6].dff/q_i_1__87/O
                         net (fo=1, routed)           0.000     2.002    CPU/multdiv_a/div/aq_reg/genblk1[6].dff/q_reg_2[0]
    SLICE_X42Y100        FDCE                                         r  CPU/multdiv_a/div/aq_reg/genblk1[6].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1695, routed)        0.833     1.998    CPU/multdiv_a/div/aq_reg/genblk1[6].dff/CLK100MHZ_IBUF_BUFG
    SLICE_X42Y100        FDCE                                         r  CPU/multdiv_a/div/aq_reg/genblk1[6].dff/q_reg/C
                         clock pessimism             -0.245     1.752    
    SLICE_X42Y100        FDCE (Hold_fdce_C_D)         0.121     1.873    CPU/multdiv_a/div/aq_reg/genblk1[6].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.873    
                         arrival time                           2.002    
  -------------------------------------------------------------------
                         slack                                  0.129    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y20    InstMem/dataOut_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y21    InstMem/dataOut_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y20    InstMem/dataOut_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y21    InstMem/dataOut_reg_3/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X54Y101   CPU/dx_latch_a/genblk1[0].dff_dx_1/q_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X47Y111   CPU/dx_latch_a/genblk1[0].dff_dx_2/q_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X46Y113   CPU/dx_latch_a/genblk1[0].dff_dx_3/q_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X55Y105   CPU/dx_latch_a/genblk1[10].dff_dx_1/q_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X40Y111   CPU/dx_latch_a/genblk1[10].dff_dx_2/q_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X54Y101   CPU/dx_latch_a/genblk1[0].dff_dx_1/q_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X54Y101   CPU/dx_latch_a/genblk1[0].dff_dx_1/q_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X47Y111   CPU/dx_latch_a/genblk1[0].dff_dx_2/q_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X47Y111   CPU/dx_latch_a/genblk1[0].dff_dx_2/q_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X46Y113   CPU/dx_latch_a/genblk1[0].dff_dx_3/q_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X46Y113   CPU/dx_latch_a/genblk1[0].dff_dx_3/q_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X55Y105   CPU/dx_latch_a/genblk1[10].dff_dx_1/q_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X55Y105   CPU/dx_latch_a/genblk1[10].dff_dx_1/q_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X40Y111   CPU/dx_latch_a/genblk1[10].dff_dx_2/q_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X40Y111   CPU/dx_latch_a/genblk1[10].dff_dx_2/q_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X54Y101   CPU/dx_latch_a/genblk1[0].dff_dx_1/q_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X54Y101   CPU/dx_latch_a/genblk1[0].dff_dx_1/q_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X47Y111   CPU/dx_latch_a/genblk1[0].dff_dx_2/q_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X47Y111   CPU/dx_latch_a/genblk1[0].dff_dx_2/q_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X46Y113   CPU/dx_latch_a/genblk1[0].dff_dx_3/q_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X46Y113   CPU/dx_latch_a/genblk1[0].dff_dx_3/q_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X55Y105   CPU/dx_latch_a/genblk1[10].dff_dx_1/q_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X55Y105   CPU/dx_latch_a/genblk1[10].dff_dx_1/q_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X40Y111   CPU/dx_latch_a/genblk1[10].dff_dx_2/q_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X40Y111   CPU/dx_latch_a/genblk1[10].dff_dx_2/q_reg/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.902ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       10.431ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.902ns  (required time - arrival time)
  Source:                 CPU/dx_latch_a/genblk1[27].dff_dx_1/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/multdiv_a/div/aq_reg/genblk1[59].dff/q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        5.364ns  (logic 0.798ns (14.876%)  route 4.566ns (85.124%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 24.942 - 20.000 ) 
    Source Clock Delay      (SCD):    5.211ns = ( 15.211 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1695, routed)        1.609    15.211    CPU/dx_latch_a/genblk1[27].dff_dx_1/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y106        FDCE                                         r  CPU/dx_latch_a/genblk1[27].dff_dx_1/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y106        FDCE (Prop_fdce_C_Q)         0.524    15.735 r  CPU/dx_latch_a/genblk1[27].dff_dx_1/q_reg/Q
                         net (fo=29, routed)          1.219    16.954    CPU/dx_latch_a/genblk1[3].dff_dx_1/q_reg_13
    SLICE_X50Y104        LUT6 (Prop_lut6_I4_O)        0.124    17.078 f  CPU/dx_latch_a/genblk1[3].dff_dx_1/q_i_3__94/O
                         net (fo=78, routed)          1.042    18.120    CPU/dx_latch_a/genblk1[5].dff_dx_1/q_reg_12
    SLICE_X50Y102        LUT5 (Prop_lut5_I4_O)        0.150    18.270 f  CPU/dx_latch_a/genblk1[5].dff_dx_1/q_i_2__189/O
                         net (fo=72, routed)          2.306    20.576    CPU/multdiv_a/div/aq_reg/genblk1[59].dff/MD_div
    SLICE_X37Y96         FDCE                                         f  CPU/multdiv_a/div/aq_reg/genblk1[59].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1695, routed)        1.519    24.942    CPU/multdiv_a/div/aq_reg/genblk1[59].dff/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y96         FDCE                                         r  CPU/multdiv_a/div/aq_reg/genblk1[59].dff/q_reg/C
                         clock pessimism              0.180    25.122    
                         clock uncertainty           -0.035    25.086    
    SLICE_X37Y96         FDCE (Recov_fdce_C_CLR)     -0.609    24.477    CPU/multdiv_a/div/aq_reg/genblk1[59].dff/q_reg
  -------------------------------------------------------------------
                         required time                         24.477    
                         arrival time                         -20.576    
  -------------------------------------------------------------------
                         slack                                  3.902    

Slack (MET) :             4.016ns  (required time - arrival time)
  Source:                 CPU/dx_latch_a/genblk1[27].dff_dx_1/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/multdiv_a/div/aq_reg/genblk1[25].dff/q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        5.329ns  (logic 0.798ns (14.974%)  route 4.531ns (85.026%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 24.927 - 20.000 ) 
    Source Clock Delay      (SCD):    5.211ns = ( 15.211 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1695, routed)        1.609    15.211    CPU/dx_latch_a/genblk1[27].dff_dx_1/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y106        FDCE                                         r  CPU/dx_latch_a/genblk1[27].dff_dx_1/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y106        FDCE (Prop_fdce_C_Q)         0.524    15.735 r  CPU/dx_latch_a/genblk1[27].dff_dx_1/q_reg/Q
                         net (fo=29, routed)          1.219    16.954    CPU/dx_latch_a/genblk1[3].dff_dx_1/q_reg_13
    SLICE_X50Y104        LUT6 (Prop_lut6_I4_O)        0.124    17.078 f  CPU/dx_latch_a/genblk1[3].dff_dx_1/q_i_3__94/O
                         net (fo=78, routed)          1.042    18.120    CPU/dx_latch_a/genblk1[5].dff_dx_1/q_reg_12
    SLICE_X50Y102        LUT5 (Prop_lut5_I4_O)        0.150    18.270 f  CPU/dx_latch_a/genblk1[5].dff_dx_1/q_i_2__189/O
                         net (fo=72, routed)          2.271    20.540    CPU/multdiv_a/div/aq_reg/genblk1[25].dff/MD_div
    SLICE_X30Y100        FDCE                                         f  CPU/multdiv_a/div/aq_reg/genblk1[25].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1695, routed)        1.505    24.927    CPU/multdiv_a/div/aq_reg/genblk1[25].dff/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y100        FDCE                                         r  CPU/multdiv_a/div/aq_reg/genblk1[25].dff/q_reg/C
                         clock pessimism              0.188    25.115    
                         clock uncertainty           -0.035    25.080    
    SLICE_X30Y100        FDCE (Recov_fdce_C_CLR)     -0.523    24.557    CPU/multdiv_a/div/aq_reg/genblk1[25].dff/q_reg
  -------------------------------------------------------------------
                         required time                         24.557    
                         arrival time                         -20.540    
  -------------------------------------------------------------------
                         slack                                  4.016    

Slack (MET) :             4.022ns  (required time - arrival time)
  Source:                 CPU/dx_latch_a/genblk1[27].dff_dx_1/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/multdiv_a/div/aq_reg/genblk1[30].dff/q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        5.331ns  (logic 0.798ns (14.969%)  route 4.533ns (85.031%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 24.943 - 20.000 ) 
    Source Clock Delay      (SCD):    5.211ns = ( 15.211 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1695, routed)        1.609    15.211    CPU/dx_latch_a/genblk1[27].dff_dx_1/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y106        FDCE                                         r  CPU/dx_latch_a/genblk1[27].dff_dx_1/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y106        FDCE (Prop_fdce_C_Q)         0.524    15.735 r  CPU/dx_latch_a/genblk1[27].dff_dx_1/q_reg/Q
                         net (fo=29, routed)          1.219    16.954    CPU/dx_latch_a/genblk1[3].dff_dx_1/q_reg_13
    SLICE_X50Y104        LUT6 (Prop_lut6_I4_O)        0.124    17.078 f  CPU/dx_latch_a/genblk1[3].dff_dx_1/q_i_3__94/O
                         net (fo=78, routed)          1.042    18.120    CPU/dx_latch_a/genblk1[5].dff_dx_1/q_reg_12
    SLICE_X50Y102        LUT5 (Prop_lut5_I4_O)        0.150    18.270 f  CPU/dx_latch_a/genblk1[5].dff_dx_1/q_i_2__189/O
                         net (fo=72, routed)          2.273    20.542    CPU/multdiv_a/div/aq_reg/genblk1[30].dff/MD_div
    SLICE_X34Y99         FDCE                                         f  CPU/multdiv_a/div/aq_reg/genblk1[30].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1695, routed)        1.520    24.943    CPU/multdiv_a/div/aq_reg/genblk1[30].dff/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y99         FDCE                                         r  CPU/multdiv_a/div/aq_reg/genblk1[30].dff/q_reg/C
                         clock pessimism              0.180    25.123    
                         clock uncertainty           -0.035    25.087    
    SLICE_X34Y99         FDCE (Recov_fdce_C_CLR)     -0.523    24.564    CPU/multdiv_a/div/aq_reg/genblk1[30].dff/q_reg
  -------------------------------------------------------------------
                         required time                         24.564    
                         arrival time                         -20.542    
  -------------------------------------------------------------------
                         slack                                  4.022    

Slack (MET) :             4.022ns  (required time - arrival time)
  Source:                 CPU/dx_latch_a/genblk1[27].dff_dx_1/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/multdiv_a/div/aq_reg/genblk1[31].dff/q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        5.331ns  (logic 0.798ns (14.969%)  route 4.533ns (85.031%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 24.943 - 20.000 ) 
    Source Clock Delay      (SCD):    5.211ns = ( 15.211 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1695, routed)        1.609    15.211    CPU/dx_latch_a/genblk1[27].dff_dx_1/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y106        FDCE                                         r  CPU/dx_latch_a/genblk1[27].dff_dx_1/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y106        FDCE (Prop_fdce_C_Q)         0.524    15.735 r  CPU/dx_latch_a/genblk1[27].dff_dx_1/q_reg/Q
                         net (fo=29, routed)          1.219    16.954    CPU/dx_latch_a/genblk1[3].dff_dx_1/q_reg_13
    SLICE_X50Y104        LUT6 (Prop_lut6_I4_O)        0.124    17.078 f  CPU/dx_latch_a/genblk1[3].dff_dx_1/q_i_3__94/O
                         net (fo=78, routed)          1.042    18.120    CPU/dx_latch_a/genblk1[5].dff_dx_1/q_reg_12
    SLICE_X50Y102        LUT5 (Prop_lut5_I4_O)        0.150    18.270 f  CPU/dx_latch_a/genblk1[5].dff_dx_1/q_i_2__189/O
                         net (fo=72, routed)          2.273    20.542    CPU/multdiv_a/div/aq_reg/genblk1[31].dff/MD_div
    SLICE_X34Y99         FDCE                                         f  CPU/multdiv_a/div/aq_reg/genblk1[31].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1695, routed)        1.520    24.943    CPU/multdiv_a/div/aq_reg/genblk1[31].dff/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y99         FDCE                                         r  CPU/multdiv_a/div/aq_reg/genblk1[31].dff/q_reg/C
                         clock pessimism              0.180    25.123    
                         clock uncertainty           -0.035    25.087    
    SLICE_X34Y99         FDCE (Recov_fdce_C_CLR)     -0.523    24.564    CPU/multdiv_a/div/aq_reg/genblk1[31].dff/q_reg
  -------------------------------------------------------------------
                         required time                         24.564    
                         arrival time                         -20.542    
  -------------------------------------------------------------------
                         slack                                  4.022    

Slack (MET) :             4.047ns  (required time - arrival time)
  Source:                 CPU/dx_latch_a/genblk1[27].dff_dx_1/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/multdiv_a/div/aq_reg/genblk1[52].dff/q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        5.218ns  (logic 0.798ns (15.293%)  route 4.420ns (84.707%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 24.941 - 20.000 ) 
    Source Clock Delay      (SCD):    5.211ns = ( 15.211 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1695, routed)        1.609    15.211    CPU/dx_latch_a/genblk1[27].dff_dx_1/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y106        FDCE                                         r  CPU/dx_latch_a/genblk1[27].dff_dx_1/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y106        FDCE (Prop_fdce_C_Q)         0.524    15.735 r  CPU/dx_latch_a/genblk1[27].dff_dx_1/q_reg/Q
                         net (fo=29, routed)          1.219    16.954    CPU/dx_latch_a/genblk1[3].dff_dx_1/q_reg_13
    SLICE_X50Y104        LUT6 (Prop_lut6_I4_O)        0.124    17.078 f  CPU/dx_latch_a/genblk1[3].dff_dx_1/q_i_3__94/O
                         net (fo=78, routed)          1.042    18.120    CPU/dx_latch_a/genblk1[5].dff_dx_1/q_reg_12
    SLICE_X50Y102        LUT5 (Prop_lut5_I4_O)        0.150    18.270 f  CPU/dx_latch_a/genblk1[5].dff_dx_1/q_i_2__189/O
                         net (fo=72, routed)          2.160    20.429    CPU/multdiv_a/div/aq_reg/genblk1[52].dff/MD_div
    SLICE_X40Y96         FDCE                                         f  CPU/multdiv_a/div/aq_reg/genblk1[52].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1695, routed)        1.518    24.941    CPU/multdiv_a/div/aq_reg/genblk1[52].dff/CLK100MHZ_IBUF_BUFG
    SLICE_X40Y96         FDCE                                         r  CPU/multdiv_a/div/aq_reg/genblk1[52].dff/q_reg/C
                         clock pessimism              0.180    25.121    
                         clock uncertainty           -0.035    25.085    
    SLICE_X40Y96         FDCE (Recov_fdce_C_CLR)     -0.609    24.476    CPU/multdiv_a/div/aq_reg/genblk1[52].dff/q_reg
  -------------------------------------------------------------------
                         required time                         24.476    
                         arrival time                         -20.429    
  -------------------------------------------------------------------
                         slack                                  4.047    

Slack (MET) :             4.051ns  (required time - arrival time)
  Source:                 CPU/dx_latch_a/genblk1[27].dff_dx_1/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/multdiv_a/div/aq_reg/genblk1[54].dff/q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        5.214ns  (logic 0.798ns (15.306%)  route 4.416ns (84.694%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 24.941 - 20.000 ) 
    Source Clock Delay      (SCD):    5.211ns = ( 15.211 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1695, routed)        1.609    15.211    CPU/dx_latch_a/genblk1[27].dff_dx_1/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y106        FDCE                                         r  CPU/dx_latch_a/genblk1[27].dff_dx_1/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y106        FDCE (Prop_fdce_C_Q)         0.524    15.735 r  CPU/dx_latch_a/genblk1[27].dff_dx_1/q_reg/Q
                         net (fo=29, routed)          1.219    16.954    CPU/dx_latch_a/genblk1[3].dff_dx_1/q_reg_13
    SLICE_X50Y104        LUT6 (Prop_lut6_I4_O)        0.124    17.078 f  CPU/dx_latch_a/genblk1[3].dff_dx_1/q_i_3__94/O
                         net (fo=78, routed)          1.042    18.120    CPU/dx_latch_a/genblk1[5].dff_dx_1/q_reg_12
    SLICE_X50Y102        LUT5 (Prop_lut5_I4_O)        0.150    18.270 f  CPU/dx_latch_a/genblk1[5].dff_dx_1/q_i_2__189/O
                         net (fo=72, routed)          2.155    20.425    CPU/multdiv_a/div/aq_reg/genblk1[54].dff/MD_div
    SLICE_X41Y96         FDCE                                         f  CPU/multdiv_a/div/aq_reg/genblk1[54].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1695, routed)        1.518    24.941    CPU/multdiv_a/div/aq_reg/genblk1[54].dff/CLK100MHZ_IBUF_BUFG
    SLICE_X41Y96         FDCE                                         r  CPU/multdiv_a/div/aq_reg/genblk1[54].dff/q_reg/C
                         clock pessimism              0.180    25.121    
                         clock uncertainty           -0.035    25.085    
    SLICE_X41Y96         FDCE (Recov_fdce_C_CLR)     -0.609    24.476    CPU/multdiv_a/div/aq_reg/genblk1[54].dff/q_reg
  -------------------------------------------------------------------
                         required time                         24.476    
                         arrival time                         -20.425    
  -------------------------------------------------------------------
                         slack                                  4.051    

Slack (MET) :             4.078ns  (required time - arrival time)
  Source:                 CPU/dx_latch_a/genblk1[27].dff_dx_1/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/multdiv_a/div/aq_reg/genblk1[24].dff/q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        5.182ns  (logic 0.798ns (15.400%)  route 4.384ns (84.600%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 24.927 - 20.000 ) 
    Source Clock Delay      (SCD):    5.211ns = ( 15.211 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1695, routed)        1.609    15.211    CPU/dx_latch_a/genblk1[27].dff_dx_1/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y106        FDCE                                         r  CPU/dx_latch_a/genblk1[27].dff_dx_1/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y106        FDCE (Prop_fdce_C_Q)         0.524    15.735 r  CPU/dx_latch_a/genblk1[27].dff_dx_1/q_reg/Q
                         net (fo=29, routed)          1.219    16.954    CPU/dx_latch_a/genblk1[3].dff_dx_1/q_reg_13
    SLICE_X50Y104        LUT6 (Prop_lut6_I4_O)        0.124    17.078 f  CPU/dx_latch_a/genblk1[3].dff_dx_1/q_i_3__94/O
                         net (fo=78, routed)          1.042    18.120    CPU/dx_latch_a/genblk1[5].dff_dx_1/q_reg_12
    SLICE_X50Y102        LUT5 (Prop_lut5_I4_O)        0.150    18.270 f  CPU/dx_latch_a/genblk1[5].dff_dx_1/q_i_2__189/O
                         net (fo=72, routed)          2.123    20.393    CPU/multdiv_a/div/aq_reg/genblk1[24].dff/MD_div
    SLICE_X31Y101        FDCE                                         f  CPU/multdiv_a/div/aq_reg/genblk1[24].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1695, routed)        1.505    24.927    CPU/multdiv_a/div/aq_reg/genblk1[24].dff/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y101        FDCE                                         r  CPU/multdiv_a/div/aq_reg/genblk1[24].dff/q_reg/C
                         clock pessimism              0.188    25.115    
                         clock uncertainty           -0.035    25.080    
    SLICE_X31Y101        FDCE (Recov_fdce_C_CLR)     -0.609    24.471    CPU/multdiv_a/div/aq_reg/genblk1[24].dff/q_reg
  -------------------------------------------------------------------
                         required time                         24.471    
                         arrival time                         -20.393    
  -------------------------------------------------------------------
                         slack                                  4.078    

Slack (MET) :             4.078ns  (required time - arrival time)
  Source:                 CPU/dx_latch_a/genblk1[27].dff_dx_1/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/multdiv_a/div/aq_reg/genblk1[26].dff/q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        5.182ns  (logic 0.798ns (15.400%)  route 4.384ns (84.600%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 24.927 - 20.000 ) 
    Source Clock Delay      (SCD):    5.211ns = ( 15.211 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1695, routed)        1.609    15.211    CPU/dx_latch_a/genblk1[27].dff_dx_1/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y106        FDCE                                         r  CPU/dx_latch_a/genblk1[27].dff_dx_1/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y106        FDCE (Prop_fdce_C_Q)         0.524    15.735 r  CPU/dx_latch_a/genblk1[27].dff_dx_1/q_reg/Q
                         net (fo=29, routed)          1.219    16.954    CPU/dx_latch_a/genblk1[3].dff_dx_1/q_reg_13
    SLICE_X50Y104        LUT6 (Prop_lut6_I4_O)        0.124    17.078 f  CPU/dx_latch_a/genblk1[3].dff_dx_1/q_i_3__94/O
                         net (fo=78, routed)          1.042    18.120    CPU/dx_latch_a/genblk1[5].dff_dx_1/q_reg_12
    SLICE_X50Y102        LUT5 (Prop_lut5_I4_O)        0.150    18.270 f  CPU/dx_latch_a/genblk1[5].dff_dx_1/q_i_2__189/O
                         net (fo=72, routed)          2.123    20.393    CPU/multdiv_a/div/aq_reg/genblk1[26].dff/MD_div
    SLICE_X31Y101        FDCE                                         f  CPU/multdiv_a/div/aq_reg/genblk1[26].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1695, routed)        1.505    24.927    CPU/multdiv_a/div/aq_reg/genblk1[26].dff/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y101        FDCE                                         r  CPU/multdiv_a/div/aq_reg/genblk1[26].dff/q_reg/C
                         clock pessimism              0.188    25.115    
                         clock uncertainty           -0.035    25.080    
    SLICE_X31Y101        FDCE (Recov_fdce_C_CLR)     -0.609    24.471    CPU/multdiv_a/div/aq_reg/genblk1[26].dff/q_reg
  -------------------------------------------------------------------
                         required time                         24.471    
                         arrival time                         -20.393    
  -------------------------------------------------------------------
                         slack                                  4.078    

Slack (MET) :             4.107ns  (required time - arrival time)
  Source:                 CPU/dx_latch_a/genblk1[27].dff_dx_1/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/multdiv_a/div/aq_reg/genblk1[22].dff/q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        5.152ns  (logic 0.798ns (15.488%)  route 4.354ns (84.512%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 24.927 - 20.000 ) 
    Source Clock Delay      (SCD):    5.211ns = ( 15.211 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1695, routed)        1.609    15.211    CPU/dx_latch_a/genblk1[27].dff_dx_1/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y106        FDCE                                         r  CPU/dx_latch_a/genblk1[27].dff_dx_1/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y106        FDCE (Prop_fdce_C_Q)         0.524    15.735 r  CPU/dx_latch_a/genblk1[27].dff_dx_1/q_reg/Q
                         net (fo=29, routed)          1.219    16.954    CPU/dx_latch_a/genblk1[3].dff_dx_1/q_reg_13
    SLICE_X50Y104        LUT6 (Prop_lut6_I4_O)        0.124    17.078 f  CPU/dx_latch_a/genblk1[3].dff_dx_1/q_i_3__94/O
                         net (fo=78, routed)          1.042    18.120    CPU/dx_latch_a/genblk1[5].dff_dx_1/q_reg_12
    SLICE_X50Y102        LUT5 (Prop_lut5_I4_O)        0.150    18.270 f  CPU/dx_latch_a/genblk1[5].dff_dx_1/q_i_2__189/O
                         net (fo=72, routed)          2.094    20.364    CPU/multdiv_a/div/aq_reg/genblk1[22].dff/MD_div
    SLICE_X32Y100        FDCE                                         f  CPU/multdiv_a/div/aq_reg/genblk1[22].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1695, routed)        1.505    24.927    CPU/multdiv_a/div/aq_reg/genblk1[22].dff/CLK100MHZ_IBUF_BUFG
    SLICE_X32Y100        FDCE                                         r  CPU/multdiv_a/div/aq_reg/genblk1[22].dff/q_reg/C
                         clock pessimism              0.188    25.115    
                         clock uncertainty           -0.035    25.080    
    SLICE_X32Y100        FDCE (Recov_fdce_C_CLR)     -0.609    24.471    CPU/multdiv_a/div/aq_reg/genblk1[22].dff/q_reg
  -------------------------------------------------------------------
                         required time                         24.471    
                         arrival time                         -20.364    
  -------------------------------------------------------------------
                         slack                                  4.107    

Slack (MET) :             4.107ns  (required time - arrival time)
  Source:                 CPU/dx_latch_a/genblk1[27].dff_dx_1/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/multdiv_a/div/aq_reg/genblk1[23].dff/q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        5.152ns  (logic 0.798ns (15.488%)  route 4.354ns (84.512%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 24.927 - 20.000 ) 
    Source Clock Delay      (SCD):    5.211ns = ( 15.211 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1695, routed)        1.609    15.211    CPU/dx_latch_a/genblk1[27].dff_dx_1/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y106        FDCE                                         r  CPU/dx_latch_a/genblk1[27].dff_dx_1/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y106        FDCE (Prop_fdce_C_Q)         0.524    15.735 r  CPU/dx_latch_a/genblk1[27].dff_dx_1/q_reg/Q
                         net (fo=29, routed)          1.219    16.954    CPU/dx_latch_a/genblk1[3].dff_dx_1/q_reg_13
    SLICE_X50Y104        LUT6 (Prop_lut6_I4_O)        0.124    17.078 f  CPU/dx_latch_a/genblk1[3].dff_dx_1/q_i_3__94/O
                         net (fo=78, routed)          1.042    18.120    CPU/dx_latch_a/genblk1[5].dff_dx_1/q_reg_12
    SLICE_X50Y102        LUT5 (Prop_lut5_I4_O)        0.150    18.270 f  CPU/dx_latch_a/genblk1[5].dff_dx_1/q_i_2__189/O
                         net (fo=72, routed)          2.094    20.364    CPU/multdiv_a/div/aq_reg/genblk1[23].dff/MD_div
    SLICE_X32Y100        FDCE                                         f  CPU/multdiv_a/div/aq_reg/genblk1[23].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1695, routed)        1.505    24.927    CPU/multdiv_a/div/aq_reg/genblk1[23].dff/CLK100MHZ_IBUF_BUFG
    SLICE_X32Y100        FDCE                                         r  CPU/multdiv_a/div/aq_reg/genblk1[23].dff/q_reg/C
                         clock pessimism              0.188    25.115    
                         clock uncertainty           -0.035    25.080    
    SLICE_X32Y100        FDCE (Recov_fdce_C_CLR)     -0.609    24.471    CPU/multdiv_a/div/aq_reg/genblk1[23].dff/q_reg
  -------------------------------------------------------------------
                         required time                         24.471    
                         arrival time                         -20.364    
  -------------------------------------------------------------------
                         slack                                  4.107    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.431ns  (arrival time - required time)
  Source:                 CPU/dx_latch_a/genblk1[6].dff_dx_1/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/multdiv_a/mult/result/genblk1[2].dff/q_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -10.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        0.666ns  (logic 0.212ns (31.850%)  route 0.454ns (68.150%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.478ns = ( 11.478 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644    10.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1695, routed)        0.559    11.478    CPU/dx_latch_a/genblk1[6].dff_dx_1/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y101        FDCE                                         r  CPU/dx_latch_a/genblk1[6].dff_dx_1/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y101        FDCE (Prop_fdce_C_Q)         0.167    11.645 r  CPU/dx_latch_a/genblk1[6].dff_dx_1/q_reg/Q
                         net (fo=11, routed)          0.268    11.914    CPU/dx_latch_a/genblk1[5].dff_dx_1/q_reg_10
    SLICE_X50Y102        LUT5 (Prop_lut5_I1_O)        0.045    11.959 f  CPU/dx_latch_a/genblk1[5].dff_dx_1/q_i_2__188/O
                         net (fo=72, routed)          0.185    12.144    CPU/multdiv_a/mult/result/genblk1[2].dff/MD_mult
    SLICE_X50Y100        FDCE                                         f  CPU/multdiv_a/mult/result/genblk1[2].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1695, routed)        0.830     1.995    CPU/multdiv_a/mult/result/genblk1[2].dff/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y100        FDCE                                         r  CPU/multdiv_a/mult/result/genblk1[2].dff/q_reg/C
                         clock pessimism             -0.250     1.744    
                         clock uncertainty            0.035     1.780    
    SLICE_X50Y100        FDCE (Remov_fdce_C_CLR)     -0.067     1.713    CPU/multdiv_a/mult/result/genblk1[2].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.713    
                         arrival time                          12.144    
  -------------------------------------------------------------------
                         slack                                 10.431    

Slack (MET) :             10.431ns  (arrival time - required time)
  Source:                 CPU/dx_latch_a/genblk1[6].dff_dx_1/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/multdiv_a/mult/result/genblk1[3].dff/q_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -10.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        0.666ns  (logic 0.212ns (31.850%)  route 0.454ns (68.150%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.478ns = ( 11.478 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644    10.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1695, routed)        0.559    11.478    CPU/dx_latch_a/genblk1[6].dff_dx_1/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y101        FDCE                                         r  CPU/dx_latch_a/genblk1[6].dff_dx_1/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y101        FDCE (Prop_fdce_C_Q)         0.167    11.645 r  CPU/dx_latch_a/genblk1[6].dff_dx_1/q_reg/Q
                         net (fo=11, routed)          0.268    11.914    CPU/dx_latch_a/genblk1[5].dff_dx_1/q_reg_10
    SLICE_X50Y102        LUT5 (Prop_lut5_I1_O)        0.045    11.959 f  CPU/dx_latch_a/genblk1[5].dff_dx_1/q_i_2__188/O
                         net (fo=72, routed)          0.185    12.144    CPU/multdiv_a/mult/result/genblk1[3].dff/MD_mult
    SLICE_X50Y100        FDCE                                         f  CPU/multdiv_a/mult/result/genblk1[3].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1695, routed)        0.830     1.995    CPU/multdiv_a/mult/result/genblk1[3].dff/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y100        FDCE                                         r  CPU/multdiv_a/mult/result/genblk1[3].dff/q_reg/C
                         clock pessimism             -0.250     1.744    
                         clock uncertainty            0.035     1.780    
    SLICE_X50Y100        FDCE (Remov_fdce_C_CLR)     -0.067     1.713    CPU/multdiv_a/mult/result/genblk1[3].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.713    
                         arrival time                          12.144    
  -------------------------------------------------------------------
                         slack                                 10.431    

Slack (MET) :             10.431ns  (arrival time - required time)
  Source:                 CPU/dx_latch_a/genblk1[6].dff_dx_1/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/multdiv_a/mult/result/genblk1[4].dff/q_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -10.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        0.666ns  (logic 0.212ns (31.850%)  route 0.454ns (68.150%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.478ns = ( 11.478 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644    10.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1695, routed)        0.559    11.478    CPU/dx_latch_a/genblk1[6].dff_dx_1/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y101        FDCE                                         r  CPU/dx_latch_a/genblk1[6].dff_dx_1/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y101        FDCE (Prop_fdce_C_Q)         0.167    11.645 r  CPU/dx_latch_a/genblk1[6].dff_dx_1/q_reg/Q
                         net (fo=11, routed)          0.268    11.914    CPU/dx_latch_a/genblk1[5].dff_dx_1/q_reg_10
    SLICE_X50Y102        LUT5 (Prop_lut5_I1_O)        0.045    11.959 f  CPU/dx_latch_a/genblk1[5].dff_dx_1/q_i_2__188/O
                         net (fo=72, routed)          0.185    12.144    CPU/multdiv_a/mult/result/genblk1[4].dff/MD_mult
    SLICE_X50Y100        FDCE                                         f  CPU/multdiv_a/mult/result/genblk1[4].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1695, routed)        0.830     1.995    CPU/multdiv_a/mult/result/genblk1[4].dff/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y100        FDCE                                         r  CPU/multdiv_a/mult/result/genblk1[4].dff/q_reg/C
                         clock pessimism             -0.250     1.744    
                         clock uncertainty            0.035     1.780    
    SLICE_X50Y100        FDCE (Remov_fdce_C_CLR)     -0.067     1.713    CPU/multdiv_a/mult/result/genblk1[4].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.713    
                         arrival time                          12.144    
  -------------------------------------------------------------------
                         slack                                 10.431    

Slack (MET) :             10.532ns  (arrival time - required time)
  Source:                 CPU/dx_latch_a/genblk1[6].dff_dx_1/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/multdiv_a/div/aq_reg/genblk1[32].dff/q_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -10.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        0.711ns  (logic 0.215ns (30.233%)  route 0.496ns (69.767%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.478ns = ( 11.478 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644    10.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1695, routed)        0.559    11.478    CPU/dx_latch_a/genblk1[6].dff_dx_1/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y101        FDCE                                         r  CPU/dx_latch_a/genblk1[6].dff_dx_1/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y101        FDCE (Prop_fdce_C_Q)         0.167    11.645 r  CPU/dx_latch_a/genblk1[6].dff_dx_1/q_reg/Q
                         net (fo=11, routed)          0.268    11.914    CPU/dx_latch_a/genblk1[5].dff_dx_1/q_reg_10
    SLICE_X50Y102        LUT5 (Prop_lut5_I1_O)        0.048    11.962 f  CPU/dx_latch_a/genblk1[5].dff_dx_1/q_i_2__189/O
                         net (fo=72, routed)          0.228    12.190    CPU/multdiv_a/div/aq_reg/genblk1[32].dff/MD_div
    SLICE_X50Y97         FDCE                                         f  CPU/multdiv_a/div/aq_reg/genblk1[32].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1695, routed)        0.836     2.001    CPU/multdiv_a/div/aq_reg/genblk1[32].dff/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y97         FDCE                                         r  CPU/multdiv_a/div/aq_reg/genblk1[32].dff/q_reg/C
                         clock pessimism             -0.245     1.755    
                         clock uncertainty            0.035     1.791    
    SLICE_X50Y97         FDCE (Remov_fdce_C_CLR)     -0.133     1.658    CPU/multdiv_a/div/aq_reg/genblk1[32].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                          12.190    
  -------------------------------------------------------------------
                         slack                                 10.532    

Slack (MET) :             10.559ns  (arrival time - required time)
  Source:                 CPU/dx_latch_a/genblk1[6].dff_dx_1/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/multdiv_a/mult/result/genblk1[10].dff/q_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -10.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        0.771ns  (logic 0.212ns (27.494%)  route 0.559ns (72.506%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.478ns = ( 11.478 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644    10.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1695, routed)        0.559    11.478    CPU/dx_latch_a/genblk1[6].dff_dx_1/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y101        FDCE                                         r  CPU/dx_latch_a/genblk1[6].dff_dx_1/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y101        FDCE (Prop_fdce_C_Q)         0.167    11.645 r  CPU/dx_latch_a/genblk1[6].dff_dx_1/q_reg/Q
                         net (fo=11, routed)          0.268    11.914    CPU/dx_latch_a/genblk1[5].dff_dx_1/q_reg_10
    SLICE_X50Y102        LUT5 (Prop_lut5_I1_O)        0.045    11.959 f  CPU/dx_latch_a/genblk1[5].dff_dx_1/q_i_2__188/O
                         net (fo=72, routed)          0.291    12.250    CPU/multdiv_a/mult/result/genblk1[10].dff/MD_mult
    SLICE_X43Y102        FDCE                                         f  CPU/multdiv_a/mult/result/genblk1[10].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1695, routed)        0.833     1.998    CPU/multdiv_a/mult/result/genblk1[10].dff/CLK100MHZ_IBUF_BUFG
    SLICE_X43Y102        FDCE                                         r  CPU/multdiv_a/mult/result/genblk1[10].dff/q_reg/C
                         clock pessimism             -0.250     1.747    
                         clock uncertainty            0.035     1.783    
    SLICE_X43Y102        FDCE (Remov_fdce_C_CLR)     -0.092     1.691    CPU/multdiv_a/mult/result/genblk1[10].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                          12.250    
  -------------------------------------------------------------------
                         slack                                 10.559    

Slack (MET) :             10.559ns  (arrival time - required time)
  Source:                 CPU/dx_latch_a/genblk1[6].dff_dx_1/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/multdiv_a/mult/result/genblk1[11].dff/q_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -10.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        0.771ns  (logic 0.212ns (27.494%)  route 0.559ns (72.506%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.478ns = ( 11.478 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644    10.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1695, routed)        0.559    11.478    CPU/dx_latch_a/genblk1[6].dff_dx_1/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y101        FDCE                                         r  CPU/dx_latch_a/genblk1[6].dff_dx_1/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y101        FDCE (Prop_fdce_C_Q)         0.167    11.645 r  CPU/dx_latch_a/genblk1[6].dff_dx_1/q_reg/Q
                         net (fo=11, routed)          0.268    11.914    CPU/dx_latch_a/genblk1[5].dff_dx_1/q_reg_10
    SLICE_X50Y102        LUT5 (Prop_lut5_I1_O)        0.045    11.959 f  CPU/dx_latch_a/genblk1[5].dff_dx_1/q_i_2__188/O
                         net (fo=72, routed)          0.291    12.250    CPU/multdiv_a/mult/result/genblk1[11].dff/MD_mult
    SLICE_X43Y102        FDCE                                         f  CPU/multdiv_a/mult/result/genblk1[11].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1695, routed)        0.833     1.998    CPU/multdiv_a/mult/result/genblk1[11].dff/CLK100MHZ_IBUF_BUFG
    SLICE_X43Y102        FDCE                                         r  CPU/multdiv_a/mult/result/genblk1[11].dff/q_reg/C
                         clock pessimism             -0.250     1.747    
                         clock uncertainty            0.035     1.783    
    SLICE_X43Y102        FDCE (Remov_fdce_C_CLR)     -0.092     1.691    CPU/multdiv_a/mult/result/genblk1[11].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                          12.250    
  -------------------------------------------------------------------
                         slack                                 10.559    

Slack (MET) :             10.559ns  (arrival time - required time)
  Source:                 CPU/dx_latch_a/genblk1[6].dff_dx_1/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/multdiv_a/mult/result/genblk1[12].dff/q_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -10.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        0.771ns  (logic 0.212ns (27.494%)  route 0.559ns (72.506%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.478ns = ( 11.478 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644    10.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1695, routed)        0.559    11.478    CPU/dx_latch_a/genblk1[6].dff_dx_1/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y101        FDCE                                         r  CPU/dx_latch_a/genblk1[6].dff_dx_1/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y101        FDCE (Prop_fdce_C_Q)         0.167    11.645 r  CPU/dx_latch_a/genblk1[6].dff_dx_1/q_reg/Q
                         net (fo=11, routed)          0.268    11.914    CPU/dx_latch_a/genblk1[5].dff_dx_1/q_reg_10
    SLICE_X50Y102        LUT5 (Prop_lut5_I1_O)        0.045    11.959 f  CPU/dx_latch_a/genblk1[5].dff_dx_1/q_i_2__188/O
                         net (fo=72, routed)          0.291    12.250    CPU/multdiv_a/mult/result/genblk1[12].dff/MD_mult
    SLICE_X43Y102        FDCE                                         f  CPU/multdiv_a/mult/result/genblk1[12].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1695, routed)        0.833     1.998    CPU/multdiv_a/mult/result/genblk1[12].dff/CLK100MHZ_IBUF_BUFG
    SLICE_X43Y102        FDCE                                         r  CPU/multdiv_a/mult/result/genblk1[12].dff/q_reg/C
                         clock pessimism             -0.250     1.747    
                         clock uncertainty            0.035     1.783    
    SLICE_X43Y102        FDCE (Remov_fdce_C_CLR)     -0.092     1.691    CPU/multdiv_a/mult/result/genblk1[12].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                          12.250    
  -------------------------------------------------------------------
                         slack                                 10.559    

Slack (MET) :             10.559ns  (arrival time - required time)
  Source:                 CPU/dx_latch_a/genblk1[6].dff_dx_1/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/multdiv_a/mult/result/genblk1[13].dff/q_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -10.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        0.771ns  (logic 0.212ns (27.494%)  route 0.559ns (72.506%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.478ns = ( 11.478 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644    10.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1695, routed)        0.559    11.478    CPU/dx_latch_a/genblk1[6].dff_dx_1/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y101        FDCE                                         r  CPU/dx_latch_a/genblk1[6].dff_dx_1/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y101        FDCE (Prop_fdce_C_Q)         0.167    11.645 r  CPU/dx_latch_a/genblk1[6].dff_dx_1/q_reg/Q
                         net (fo=11, routed)          0.268    11.914    CPU/dx_latch_a/genblk1[5].dff_dx_1/q_reg_10
    SLICE_X50Y102        LUT5 (Prop_lut5_I1_O)        0.045    11.959 f  CPU/dx_latch_a/genblk1[5].dff_dx_1/q_i_2__188/O
                         net (fo=72, routed)          0.291    12.250    CPU/multdiv_a/mult/result/genblk1[13].dff/MD_mult
    SLICE_X43Y102        FDCE                                         f  CPU/multdiv_a/mult/result/genblk1[13].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1695, routed)        0.833     1.998    CPU/multdiv_a/mult/result/genblk1[13].dff/CLK100MHZ_IBUF_BUFG
    SLICE_X43Y102        FDCE                                         r  CPU/multdiv_a/mult/result/genblk1[13].dff/q_reg/C
                         clock pessimism             -0.250     1.747    
                         clock uncertainty            0.035     1.783    
    SLICE_X43Y102        FDCE (Remov_fdce_C_CLR)     -0.092     1.691    CPU/multdiv_a/mult/result/genblk1[13].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                          12.250    
  -------------------------------------------------------------------
                         slack                                 10.559    

Slack (MET) :             10.567ns  (arrival time - required time)
  Source:                 CPU/dx_latch_a/genblk1[6].dff_dx_1/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/multdiv_a/mult/result/genblk1[14].dff/q_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -10.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        0.781ns  (logic 0.212ns (27.135%)  route 0.569ns (72.865%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.478ns = ( 11.478 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644    10.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1695, routed)        0.559    11.478    CPU/dx_latch_a/genblk1[6].dff_dx_1/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y101        FDCE                                         r  CPU/dx_latch_a/genblk1[6].dff_dx_1/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y101        FDCE (Prop_fdce_C_Q)         0.167    11.645 r  CPU/dx_latch_a/genblk1[6].dff_dx_1/q_reg/Q
                         net (fo=11, routed)          0.268    11.914    CPU/dx_latch_a/genblk1[5].dff_dx_1/q_reg_10
    SLICE_X50Y102        LUT5 (Prop_lut5_I1_O)        0.045    11.959 f  CPU/dx_latch_a/genblk1[5].dff_dx_1/q_i_2__188/O
                         net (fo=72, routed)          0.301    12.260    CPU/multdiv_a/mult/result/genblk1[14].dff/MD_mult
    SLICE_X41Y102        FDCE                                         f  CPU/multdiv_a/mult/result/genblk1[14].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1695, routed)        0.835     2.000    CPU/multdiv_a/mult/result/genblk1[14].dff/CLK100MHZ_IBUF_BUFG
    SLICE_X41Y102        FDCE                                         r  CPU/multdiv_a/mult/result/genblk1[14].dff/q_reg/C
                         clock pessimism             -0.250     1.749    
                         clock uncertainty            0.035     1.785    
    SLICE_X41Y102        FDCE (Remov_fdce_C_CLR)     -0.092     1.693    CPU/multdiv_a/mult/result/genblk1[14].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                          12.260    
  -------------------------------------------------------------------
                         slack                                 10.567    

Slack (MET) :             10.611ns  (arrival time - required time)
  Source:                 CPU/dx_latch_a/genblk1[6].dff_dx_1/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/multdiv_a/mult/result/genblk1[8].dff/q_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -10.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        0.823ns  (logic 0.212ns (25.761%)  route 0.611ns (74.239%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.478ns = ( 11.478 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644    10.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1695, routed)        0.559    11.478    CPU/dx_latch_a/genblk1[6].dff_dx_1/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y101        FDCE                                         r  CPU/dx_latch_a/genblk1[6].dff_dx_1/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y101        FDCE (Prop_fdce_C_Q)         0.167    11.645 r  CPU/dx_latch_a/genblk1[6].dff_dx_1/q_reg/Q
                         net (fo=11, routed)          0.268    11.914    CPU/dx_latch_a/genblk1[5].dff_dx_1/q_reg_10
    SLICE_X50Y102        LUT5 (Prop_lut5_I1_O)        0.045    11.959 f  CPU/dx_latch_a/genblk1[5].dff_dx_1/q_i_2__188/O
                         net (fo=72, routed)          0.343    12.301    CPU/multdiv_a/mult/result/genblk1[8].dff/MD_mult
    SLICE_X43Y100        FDCE                                         f  CPU/multdiv_a/mult/result/genblk1[8].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1695, routed)        0.833     1.998    CPU/multdiv_a/mult/result/genblk1[8].dff/CLK100MHZ_IBUF_BUFG
    SLICE_X43Y100        FDCE                                         r  CPU/multdiv_a/mult/result/genblk1[8].dff/q_reg/C
                         clock pessimism             -0.250     1.747    
                         clock uncertainty            0.035     1.783    
    SLICE_X43Y100        FDCE (Remov_fdce_C_CLR)     -0.092     1.691    CPU/multdiv_a/mult/result/genblk1[8].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                          12.301    
  -------------------------------------------------------------------
                         slack                                 10.611    





