
Lab_6.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000246c  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000078  08002578  08002578  00012578  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080025f0  080025f0  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  080025f0  080025f0  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  080025f0  080025f0  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080025f0  080025f0  000125f0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080025f4  080025f4  000125f4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  080025f8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000ac  20000070  08002668  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000011c  08002668  0002011c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00006160  00000000  00000000  00020099  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000014e1  00000000  00000000  000261f9  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000678  00000000  00000000  000276e0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000005c0  00000000  00000000  00027d58  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00015d98  00000000  00000000  00028318  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00005c24  00000000  00000000  0003e0b0  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0007d7e8  00000000  00000000  00043cd4  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000c14bc  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001bec  00000000  00000000  000c1538  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000070 	.word	0x20000070
 8000128:	00000000 	.word	0x00000000
 800012c:	08002560 	.word	0x08002560

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000074 	.word	0x20000074
 8000148:	08002560 	.word	0x08002560

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800015c:	b580      	push	{r7, lr}
 800015e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000160:	f000 fa28 	bl	80005b4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000164:	f000 f838 	bl	80001d8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000168:	f000 f8bc 	bl	80002e4 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 800016c:	f000 f890 	bl	8000290 <MX_USART1_UART_Init>

  /* Initialize interrupts */
  MX_NVIC_Init();
 8000170:	f000 f86d 	bl	800024e <MX_NVIC_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  if(reset == 1){
 8000174:	4b13      	ldr	r3, [pc, #76]	; (80001c4 <main+0x68>)
 8000176:	681b      	ldr	r3, [r3, #0]
 8000178:	2b01      	cmp	r3, #1
 800017a:	d108      	bne.n	800018e <main+0x32>
		  HAL_Delay(200);
 800017c:	20c8      	movs	r0, #200	; 0xc8
 800017e:	f000 fa7b 	bl	8000678 <HAL_Delay>
		  counter = 0;
 8000182:	4b11      	ldr	r3, [pc, #68]	; (80001c8 <main+0x6c>)
 8000184:	2200      	movs	r2, #0
 8000186:	601a      	str	r2, [r3, #0]
		  reset = 0;
 8000188:	4b0e      	ldr	r3, [pc, #56]	; (80001c4 <main+0x68>)
 800018a:	2200      	movs	r2, #0
 800018c:	601a      	str	r2, [r3, #0]
	  }
	  //HAL_UART_Transmit(&huart1, (uint8_t*)"Hello World\r", sizeof("Hello World\n\r"), 1000);
	  //HAL_UART_Transmit(&huart1, counter, sizeof("Hello World\n\r"), 1000);
	 // HAL_UART_Transmit(&huart1, (uint8_t*)"\n\r", sizeof("Hello World\n\r"), 1000);
	  sprintf(str, "Счетчик: %d\n\r", counter);
 800018e:	4b0e      	ldr	r3, [pc, #56]	; (80001c8 <main+0x6c>)
 8000190:	681b      	ldr	r3, [r3, #0]
 8000192:	461a      	mov	r2, r3
 8000194:	490d      	ldr	r1, [pc, #52]	; (80001cc <main+0x70>)
 8000196:	480e      	ldr	r0, [pc, #56]	; (80001d0 <main+0x74>)
 8000198:	f001 fdd0 	bl	8001d3c <siprintf>
	  HAL_UART_Transmit(&huart1, str, strlen((char *)str), 50);
 800019c:	480c      	ldr	r0, [pc, #48]	; (80001d0 <main+0x74>)
 800019e:	f7ff ffd5 	bl	800014c <strlen>
 80001a2:	4603      	mov	r3, r0
 80001a4:	b29a      	uxth	r2, r3
 80001a6:	2332      	movs	r3, #50	; 0x32
 80001a8:	4909      	ldr	r1, [pc, #36]	; (80001d0 <main+0x74>)
 80001aa:	480a      	ldr	r0, [pc, #40]	; (80001d4 <main+0x78>)
 80001ac:	f001 f9f5 	bl	800159a <HAL_UART_Transmit>
	  HAL_Delay(100);
 80001b0:	2064      	movs	r0, #100	; 0x64
 80001b2:	f000 fa61 	bl	8000678 <HAL_Delay>
	  counter++;
 80001b6:	4b04      	ldr	r3, [pc, #16]	; (80001c8 <main+0x6c>)
 80001b8:	681b      	ldr	r3, [r3, #0]
 80001ba:	3301      	adds	r3, #1
 80001bc:	4a02      	ldr	r2, [pc, #8]	; (80001c8 <main+0x6c>)
 80001be:	6013      	str	r3, [r2, #0]
  {
 80001c0:	e7d8      	b.n	8000174 <main+0x18>
 80001c2:	bf00      	nop
 80001c4:	2000008c 	.word	0x2000008c
 80001c8:	20000090 	.word	0x20000090
 80001cc:	08002578 	.word	0x08002578
 80001d0:	200000e0 	.word	0x200000e0
 80001d4:	200000a0 	.word	0x200000a0

080001d8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80001d8:	b580      	push	{r7, lr}
 80001da:	b090      	sub	sp, #64	; 0x40
 80001dc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80001de:	f107 0318 	add.w	r3, r7, #24
 80001e2:	2228      	movs	r2, #40	; 0x28
 80001e4:	2100      	movs	r1, #0
 80001e6:	4618      	mov	r0, r3
 80001e8:	f001 fda0 	bl	8001d2c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80001ec:	1d3b      	adds	r3, r7, #4
 80001ee:	2200      	movs	r2, #0
 80001f0:	601a      	str	r2, [r3, #0]
 80001f2:	605a      	str	r2, [r3, #4]
 80001f4:	609a      	str	r2, [r3, #8]
 80001f6:	60da      	str	r2, [r3, #12]
 80001f8:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80001fa:	2302      	movs	r3, #2
 80001fc:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80001fe:	2301      	movs	r3, #1
 8000200:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000202:	2310      	movs	r3, #16
 8000204:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000206:	2300      	movs	r3, #0
 8000208:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800020a:	f107 0318 	add.w	r3, r7, #24
 800020e:	4618      	mov	r0, r3
 8000210:	f000 fd5a 	bl	8000cc8 <HAL_RCC_OscConfig>
 8000214:	4603      	mov	r3, r0
 8000216:	2b00      	cmp	r3, #0
 8000218:	d001      	beq.n	800021e <SystemClock_Config+0x46>
  {
    Error_Handler();
 800021a:	f000 f8a5 	bl	8000368 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800021e:	230f      	movs	r3, #15
 8000220:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000222:	2300      	movs	r3, #0
 8000224:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000226:	2300      	movs	r3, #0
 8000228:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800022a:	2300      	movs	r3, #0
 800022c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800022e:	2300      	movs	r3, #0
 8000230:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000232:	1d3b      	adds	r3, r7, #4
 8000234:	2100      	movs	r1, #0
 8000236:	4618      	mov	r0, r3
 8000238:	f000 ffc6 	bl	80011c8 <HAL_RCC_ClockConfig>
 800023c:	4603      	mov	r3, r0
 800023e:	2b00      	cmp	r3, #0
 8000240:	d001      	beq.n	8000246 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000242:	f000 f891 	bl	8000368 <Error_Handler>
  }
}
 8000246:	bf00      	nop
 8000248:	3740      	adds	r7, #64	; 0x40
 800024a:	46bd      	mov	sp, r7
 800024c:	bd80      	pop	{r7, pc}

0800024e <MX_NVIC_Init>:
/**
  * @brief NVIC Configuration.
  * @retval None
  */
static void MX_NVIC_Init(void)
{
 800024e:	b580      	push	{r7, lr}
 8000250:	af00      	add	r7, sp, #0
  /* EXTI15_10_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000252:	2200      	movs	r2, #0
 8000254:	2100      	movs	r1, #0
 8000256:	2028      	movs	r0, #40	; 0x28
 8000258:	f000 fb07 	bl	800086a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800025c:	2028      	movs	r0, #40	; 0x28
 800025e:	f000 fb20 	bl	80008a2 <HAL_NVIC_EnableIRQ>
}
 8000262:	bf00      	nop
 8000264:	bd80      	pop	{r7, pc}
	...

08000268 <HAL_GPIO_EXTI_Callback>:
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000268:	b480      	push	{r7}
 800026a:	b083      	sub	sp, #12
 800026c:	af00      	add	r7, sp, #0
 800026e:	4603      	mov	r3, r0
 8000270:	80fb      	strh	r3, [r7, #6]

	if(GPIO_Pin == GPIO_PIN_12){
 8000272:	88fb      	ldrh	r3, [r7, #6]
 8000274:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8000278:	d102      	bne.n	8000280 <HAL_GPIO_EXTI_Callback+0x18>
		reset = 1;
 800027a:	4b04      	ldr	r3, [pc, #16]	; (800028c <HAL_GPIO_EXTI_Callback+0x24>)
 800027c:	2201      	movs	r2, #1
 800027e:	601a      	str	r2, [r3, #0]
	}
}
 8000280:	bf00      	nop
 8000282:	370c      	adds	r7, #12
 8000284:	46bd      	mov	sp, r7
 8000286:	bc80      	pop	{r7}
 8000288:	4770      	bx	lr
 800028a:	bf00      	nop
 800028c:	2000008c 	.word	0x2000008c

08000290 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000290:	b580      	push	{r7, lr}
 8000292:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000294:	4b11      	ldr	r3, [pc, #68]	; (80002dc <MX_USART1_UART_Init+0x4c>)
 8000296:	4a12      	ldr	r2, [pc, #72]	; (80002e0 <MX_USART1_UART_Init+0x50>)
 8000298:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 800029a:	4b10      	ldr	r3, [pc, #64]	; (80002dc <MX_USART1_UART_Init+0x4c>)
 800029c:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80002a0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80002a2:	4b0e      	ldr	r3, [pc, #56]	; (80002dc <MX_USART1_UART_Init+0x4c>)
 80002a4:	2200      	movs	r2, #0
 80002a6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80002a8:	4b0c      	ldr	r3, [pc, #48]	; (80002dc <MX_USART1_UART_Init+0x4c>)
 80002aa:	2200      	movs	r2, #0
 80002ac:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80002ae:	4b0b      	ldr	r3, [pc, #44]	; (80002dc <MX_USART1_UART_Init+0x4c>)
 80002b0:	2200      	movs	r2, #0
 80002b2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80002b4:	4b09      	ldr	r3, [pc, #36]	; (80002dc <MX_USART1_UART_Init+0x4c>)
 80002b6:	220c      	movs	r2, #12
 80002b8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80002ba:	4b08      	ldr	r3, [pc, #32]	; (80002dc <MX_USART1_UART_Init+0x4c>)
 80002bc:	2200      	movs	r2, #0
 80002be:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80002c0:	4b06      	ldr	r3, [pc, #24]	; (80002dc <MX_USART1_UART_Init+0x4c>)
 80002c2:	2200      	movs	r2, #0
 80002c4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80002c6:	4805      	ldr	r0, [pc, #20]	; (80002dc <MX_USART1_UART_Init+0x4c>)
 80002c8:	f001 f91a 	bl	8001500 <HAL_UART_Init>
 80002cc:	4603      	mov	r3, r0
 80002ce:	2b00      	cmp	r3, #0
 80002d0:	d001      	beq.n	80002d6 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80002d2:	f000 f849 	bl	8000368 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80002d6:	bf00      	nop
 80002d8:	bd80      	pop	{r7, pc}
 80002da:	bf00      	nop
 80002dc:	200000a0 	.word	0x200000a0
 80002e0:	40013800 	.word	0x40013800

080002e4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80002e4:	b580      	push	{r7, lr}
 80002e6:	b086      	sub	sp, #24
 80002e8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80002ea:	f107 0308 	add.w	r3, r7, #8
 80002ee:	2200      	movs	r2, #0
 80002f0:	601a      	str	r2, [r3, #0]
 80002f2:	605a      	str	r2, [r3, #4]
 80002f4:	609a      	str	r2, [r3, #8]
 80002f6:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80002f8:	4b18      	ldr	r3, [pc, #96]	; (800035c <MX_GPIO_Init+0x78>)
 80002fa:	699b      	ldr	r3, [r3, #24]
 80002fc:	4a17      	ldr	r2, [pc, #92]	; (800035c <MX_GPIO_Init+0x78>)
 80002fe:	f043 0304 	orr.w	r3, r3, #4
 8000302:	6193      	str	r3, [r2, #24]
 8000304:	4b15      	ldr	r3, [pc, #84]	; (800035c <MX_GPIO_Init+0x78>)
 8000306:	699b      	ldr	r3, [r3, #24]
 8000308:	f003 0304 	and.w	r3, r3, #4
 800030c:	607b      	str	r3, [r7, #4]
 800030e:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);
 8000310:	2200      	movs	r2, #0
 8000312:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000316:	4812      	ldr	r0, [pc, #72]	; (8000360 <MX_GPIO_Init+0x7c>)
 8000318:	f000 fca6 	bl	8000c68 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 800031c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000320:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000322:	4b10      	ldr	r3, [pc, #64]	; (8000364 <MX_GPIO_Init+0x80>)
 8000324:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000326:	2300      	movs	r3, #0
 8000328:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800032a:	f107 0308 	add.w	r3, r7, #8
 800032e:	4619      	mov	r1, r3
 8000330:	480b      	ldr	r0, [pc, #44]	; (8000360 <MX_GPIO_Init+0x7c>)
 8000332:	f000 fb47 	bl	80009c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED1_Pin */
  GPIO_InitStruct.Pin = LED1_Pin;
 8000336:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800033a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800033c:	2301      	movs	r3, #1
 800033e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000340:	2300      	movs	r3, #0
 8000342:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000344:	2302      	movs	r3, #2
 8000346:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(LED1_GPIO_Port, &GPIO_InitStruct);
 8000348:	f107 0308 	add.w	r3, r7, #8
 800034c:	4619      	mov	r1, r3
 800034e:	4804      	ldr	r0, [pc, #16]	; (8000360 <MX_GPIO_Init+0x7c>)
 8000350:	f000 fb38 	bl	80009c4 <HAL_GPIO_Init>

}
 8000354:	bf00      	nop
 8000356:	3718      	adds	r7, #24
 8000358:	46bd      	mov	sp, r7
 800035a:	bd80      	pop	{r7, pc}
 800035c:	40021000 	.word	0x40021000
 8000360:	40010800 	.word	0x40010800
 8000364:	10110000 	.word	0x10110000

08000368 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000368:	b480      	push	{r7}
 800036a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800036c:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800036e:	e7fe      	b.n	800036e <Error_Handler+0x6>

08000370 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000370:	b480      	push	{r7}
 8000372:	b085      	sub	sp, #20
 8000374:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000376:	4b15      	ldr	r3, [pc, #84]	; (80003cc <HAL_MspInit+0x5c>)
 8000378:	699b      	ldr	r3, [r3, #24]
 800037a:	4a14      	ldr	r2, [pc, #80]	; (80003cc <HAL_MspInit+0x5c>)
 800037c:	f043 0301 	orr.w	r3, r3, #1
 8000380:	6193      	str	r3, [r2, #24]
 8000382:	4b12      	ldr	r3, [pc, #72]	; (80003cc <HAL_MspInit+0x5c>)
 8000384:	699b      	ldr	r3, [r3, #24]
 8000386:	f003 0301 	and.w	r3, r3, #1
 800038a:	60bb      	str	r3, [r7, #8]
 800038c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800038e:	4b0f      	ldr	r3, [pc, #60]	; (80003cc <HAL_MspInit+0x5c>)
 8000390:	69db      	ldr	r3, [r3, #28]
 8000392:	4a0e      	ldr	r2, [pc, #56]	; (80003cc <HAL_MspInit+0x5c>)
 8000394:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000398:	61d3      	str	r3, [r2, #28]
 800039a:	4b0c      	ldr	r3, [pc, #48]	; (80003cc <HAL_MspInit+0x5c>)
 800039c:	69db      	ldr	r3, [r3, #28]
 800039e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80003a2:	607b      	str	r3, [r7, #4]
 80003a4:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 80003a6:	4b0a      	ldr	r3, [pc, #40]	; (80003d0 <HAL_MspInit+0x60>)
 80003a8:	685b      	ldr	r3, [r3, #4]
 80003aa:	60fb      	str	r3, [r7, #12]
 80003ac:	68fb      	ldr	r3, [r7, #12]
 80003ae:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80003b2:	60fb      	str	r3, [r7, #12]
 80003b4:	68fb      	ldr	r3, [r7, #12]
 80003b6:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80003ba:	60fb      	str	r3, [r7, #12]
 80003bc:	4a04      	ldr	r2, [pc, #16]	; (80003d0 <HAL_MspInit+0x60>)
 80003be:	68fb      	ldr	r3, [r7, #12]
 80003c0:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80003c2:	bf00      	nop
 80003c4:	3714      	adds	r7, #20
 80003c6:	46bd      	mov	sp, r7
 80003c8:	bc80      	pop	{r7}
 80003ca:	4770      	bx	lr
 80003cc:	40021000 	.word	0x40021000
 80003d0:	40010000 	.word	0x40010000

080003d4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80003d4:	b580      	push	{r7, lr}
 80003d6:	b088      	sub	sp, #32
 80003d8:	af00      	add	r7, sp, #0
 80003da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80003dc:	f107 0310 	add.w	r3, r7, #16
 80003e0:	2200      	movs	r2, #0
 80003e2:	601a      	str	r2, [r3, #0]
 80003e4:	605a      	str	r2, [r3, #4]
 80003e6:	609a      	str	r2, [r3, #8]
 80003e8:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 80003ea:	687b      	ldr	r3, [r7, #4]
 80003ec:	681b      	ldr	r3, [r3, #0]
 80003ee:	4a20      	ldr	r2, [pc, #128]	; (8000470 <HAL_UART_MspInit+0x9c>)
 80003f0:	4293      	cmp	r3, r2
 80003f2:	d139      	bne.n	8000468 <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80003f4:	4b1f      	ldr	r3, [pc, #124]	; (8000474 <HAL_UART_MspInit+0xa0>)
 80003f6:	699b      	ldr	r3, [r3, #24]
 80003f8:	4a1e      	ldr	r2, [pc, #120]	; (8000474 <HAL_UART_MspInit+0xa0>)
 80003fa:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80003fe:	6193      	str	r3, [r2, #24]
 8000400:	4b1c      	ldr	r3, [pc, #112]	; (8000474 <HAL_UART_MspInit+0xa0>)
 8000402:	699b      	ldr	r3, [r3, #24]
 8000404:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000408:	60fb      	str	r3, [r7, #12]
 800040a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800040c:	4b19      	ldr	r3, [pc, #100]	; (8000474 <HAL_UART_MspInit+0xa0>)
 800040e:	699b      	ldr	r3, [r3, #24]
 8000410:	4a18      	ldr	r2, [pc, #96]	; (8000474 <HAL_UART_MspInit+0xa0>)
 8000412:	f043 0304 	orr.w	r3, r3, #4
 8000416:	6193      	str	r3, [r2, #24]
 8000418:	4b16      	ldr	r3, [pc, #88]	; (8000474 <HAL_UART_MspInit+0xa0>)
 800041a:	699b      	ldr	r3, [r3, #24]
 800041c:	f003 0304 	and.w	r3, r3, #4
 8000420:	60bb      	str	r3, [r7, #8]
 8000422:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000424:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000428:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800042a:	2302      	movs	r3, #2
 800042c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800042e:	2303      	movs	r3, #3
 8000430:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000432:	f107 0310 	add.w	r3, r7, #16
 8000436:	4619      	mov	r1, r3
 8000438:	480f      	ldr	r0, [pc, #60]	; (8000478 <HAL_UART_MspInit+0xa4>)
 800043a:	f000 fac3 	bl	80009c4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800043e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000442:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000444:	2300      	movs	r3, #0
 8000446:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000448:	2300      	movs	r3, #0
 800044a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800044c:	f107 0310 	add.w	r3, r7, #16
 8000450:	4619      	mov	r1, r3
 8000452:	4809      	ldr	r0, [pc, #36]	; (8000478 <HAL_UART_MspInit+0xa4>)
 8000454:	f000 fab6 	bl	80009c4 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8000458:	2200      	movs	r2, #0
 800045a:	2100      	movs	r1, #0
 800045c:	2025      	movs	r0, #37	; 0x25
 800045e:	f000 fa04 	bl	800086a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000462:	2025      	movs	r0, #37	; 0x25
 8000464:	f000 fa1d 	bl	80008a2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8000468:	bf00      	nop
 800046a:	3720      	adds	r7, #32
 800046c:	46bd      	mov	sp, r7
 800046e:	bd80      	pop	{r7, pc}
 8000470:	40013800 	.word	0x40013800
 8000474:	40021000 	.word	0x40021000
 8000478:	40010800 	.word	0x40010800

0800047c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800047c:	b480      	push	{r7}
 800047e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000480:	e7fe      	b.n	8000480 <NMI_Handler+0x4>

08000482 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000482:	b480      	push	{r7}
 8000484:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000486:	e7fe      	b.n	8000486 <HardFault_Handler+0x4>

08000488 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000488:	b480      	push	{r7}
 800048a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800048c:	e7fe      	b.n	800048c <MemManage_Handler+0x4>

0800048e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800048e:	b480      	push	{r7}
 8000490:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000492:	e7fe      	b.n	8000492 <BusFault_Handler+0x4>

08000494 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000494:	b480      	push	{r7}
 8000496:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000498:	e7fe      	b.n	8000498 <UsageFault_Handler+0x4>

0800049a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800049a:	b480      	push	{r7}
 800049c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800049e:	bf00      	nop
 80004a0:	46bd      	mov	sp, r7
 80004a2:	bc80      	pop	{r7}
 80004a4:	4770      	bx	lr

080004a6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80004a6:	b480      	push	{r7}
 80004a8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80004aa:	bf00      	nop
 80004ac:	46bd      	mov	sp, r7
 80004ae:	bc80      	pop	{r7}
 80004b0:	4770      	bx	lr

080004b2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80004b2:	b480      	push	{r7}
 80004b4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80004b6:	bf00      	nop
 80004b8:	46bd      	mov	sp, r7
 80004ba:	bc80      	pop	{r7}
 80004bc:	4770      	bx	lr

080004be <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80004be:	b580      	push	{r7, lr}
 80004c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80004c2:	f000 f8bd 	bl	8000640 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80004c6:	bf00      	nop
 80004c8:	bd80      	pop	{r7, pc}
	...

080004cc <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80004cc:	b580      	push	{r7, lr}
 80004ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80004d0:	4802      	ldr	r0, [pc, #8]	; (80004dc <USART1_IRQHandler+0x10>)
 80004d2:	f001 f8f5 	bl	80016c0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80004d6:	bf00      	nop
 80004d8:	bd80      	pop	{r7, pc}
 80004da:	bf00      	nop
 80004dc:	200000a0 	.word	0x200000a0

080004e0 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80004e0:	b580      	push	{r7, lr}
 80004e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_12);
 80004e4:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 80004e8:	f000 fbd6 	bl	8000c98 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80004ec:	bf00      	nop
 80004ee:	bd80      	pop	{r7, pc}

080004f0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80004f0:	b580      	push	{r7, lr}
 80004f2:	b086      	sub	sp, #24
 80004f4:	af00      	add	r7, sp, #0
 80004f6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80004f8:	4a14      	ldr	r2, [pc, #80]	; (800054c <_sbrk+0x5c>)
 80004fa:	4b15      	ldr	r3, [pc, #84]	; (8000550 <_sbrk+0x60>)
 80004fc:	1ad3      	subs	r3, r2, r3
 80004fe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000500:	697b      	ldr	r3, [r7, #20]
 8000502:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000504:	4b13      	ldr	r3, [pc, #76]	; (8000554 <_sbrk+0x64>)
 8000506:	681b      	ldr	r3, [r3, #0]
 8000508:	2b00      	cmp	r3, #0
 800050a:	d102      	bne.n	8000512 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800050c:	4b11      	ldr	r3, [pc, #68]	; (8000554 <_sbrk+0x64>)
 800050e:	4a12      	ldr	r2, [pc, #72]	; (8000558 <_sbrk+0x68>)
 8000510:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000512:	4b10      	ldr	r3, [pc, #64]	; (8000554 <_sbrk+0x64>)
 8000514:	681a      	ldr	r2, [r3, #0]
 8000516:	687b      	ldr	r3, [r7, #4]
 8000518:	4413      	add	r3, r2
 800051a:	693a      	ldr	r2, [r7, #16]
 800051c:	429a      	cmp	r2, r3
 800051e:	d207      	bcs.n	8000530 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000520:	f001 fbda 	bl	8001cd8 <__errno>
 8000524:	4602      	mov	r2, r0
 8000526:	230c      	movs	r3, #12
 8000528:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 800052a:	f04f 33ff 	mov.w	r3, #4294967295
 800052e:	e009      	b.n	8000544 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000530:	4b08      	ldr	r3, [pc, #32]	; (8000554 <_sbrk+0x64>)
 8000532:	681b      	ldr	r3, [r3, #0]
 8000534:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000536:	4b07      	ldr	r3, [pc, #28]	; (8000554 <_sbrk+0x64>)
 8000538:	681a      	ldr	r2, [r3, #0]
 800053a:	687b      	ldr	r3, [r7, #4]
 800053c:	4413      	add	r3, r2
 800053e:	4a05      	ldr	r2, [pc, #20]	; (8000554 <_sbrk+0x64>)
 8000540:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000542:	68fb      	ldr	r3, [r7, #12]
}
 8000544:	4618      	mov	r0, r3
 8000546:	3718      	adds	r7, #24
 8000548:	46bd      	mov	sp, r7
 800054a:	bd80      	pop	{r7, pc}
 800054c:	20002800 	.word	0x20002800
 8000550:	00000400 	.word	0x00000400
 8000554:	20000094 	.word	0x20000094
 8000558:	20000120 	.word	0x20000120

0800055c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800055c:	b480      	push	{r7}
 800055e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000560:	bf00      	nop
 8000562:	46bd      	mov	sp, r7
 8000564:	bc80      	pop	{r7}
 8000566:	4770      	bx	lr

08000568 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8000568:	2100      	movs	r1, #0
  b LoopCopyDataInit
 800056a:	e003      	b.n	8000574 <LoopCopyDataInit>

0800056c <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 800056c:	4b0b      	ldr	r3, [pc, #44]	; (800059c <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 800056e:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8000570:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8000572:	3104      	adds	r1, #4

08000574 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8000574:	480a      	ldr	r0, [pc, #40]	; (80005a0 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8000576:	4b0b      	ldr	r3, [pc, #44]	; (80005a4 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8000578:	1842      	adds	r2, r0, r1
  cmp r2, r3
 800057a:	429a      	cmp	r2, r3
  bcc CopyDataInit
 800057c:	d3f6      	bcc.n	800056c <CopyDataInit>
  ldr r2, =_sbss
 800057e:	4a0a      	ldr	r2, [pc, #40]	; (80005a8 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8000580:	e002      	b.n	8000588 <LoopFillZerobss>

08000582 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8000582:	2300      	movs	r3, #0
  str r3, [r2], #4
 8000584:	f842 3b04 	str.w	r3, [r2], #4

08000588 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8000588:	4b08      	ldr	r3, [pc, #32]	; (80005ac <LoopFillZerobss+0x24>)
  cmp r2, r3
 800058a:	429a      	cmp	r2, r3
  bcc FillZerobss
 800058c:	d3f9      	bcc.n	8000582 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800058e:	f7ff ffe5 	bl	800055c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000592:	f001 fba7 	bl	8001ce4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000596:	f7ff fde1 	bl	800015c <main>
  bx lr
 800059a:	4770      	bx	lr
  ldr r3, =_sidata
 800059c:	080025f8 	.word	0x080025f8
  ldr r0, =_sdata
 80005a0:	20000000 	.word	0x20000000
  ldr r3, =_edata
 80005a4:	20000070 	.word	0x20000070
  ldr r2, =_sbss
 80005a8:	20000070 	.word	0x20000070
  ldr r3, = _ebss
 80005ac:	2000011c 	.word	0x2000011c

080005b0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80005b0:	e7fe      	b.n	80005b0 <ADC1_2_IRQHandler>
	...

080005b4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80005b4:	b580      	push	{r7, lr}
 80005b6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80005b8:	4b08      	ldr	r3, [pc, #32]	; (80005dc <HAL_Init+0x28>)
 80005ba:	681b      	ldr	r3, [r3, #0]
 80005bc:	4a07      	ldr	r2, [pc, #28]	; (80005dc <HAL_Init+0x28>)
 80005be:	f043 0310 	orr.w	r3, r3, #16
 80005c2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80005c4:	2003      	movs	r0, #3
 80005c6:	f000 f945 	bl	8000854 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80005ca:	2000      	movs	r0, #0
 80005cc:	f000 f808 	bl	80005e0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80005d0:	f7ff fece 	bl	8000370 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80005d4:	2300      	movs	r3, #0
}
 80005d6:	4618      	mov	r0, r3
 80005d8:	bd80      	pop	{r7, pc}
 80005da:	bf00      	nop
 80005dc:	40022000 	.word	0x40022000

080005e0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80005e0:	b580      	push	{r7, lr}
 80005e2:	b082      	sub	sp, #8
 80005e4:	af00      	add	r7, sp, #0
 80005e6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80005e8:	4b12      	ldr	r3, [pc, #72]	; (8000634 <HAL_InitTick+0x54>)
 80005ea:	681a      	ldr	r2, [r3, #0]
 80005ec:	4b12      	ldr	r3, [pc, #72]	; (8000638 <HAL_InitTick+0x58>)
 80005ee:	781b      	ldrb	r3, [r3, #0]
 80005f0:	4619      	mov	r1, r3
 80005f2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80005f6:	fbb3 f3f1 	udiv	r3, r3, r1
 80005fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80005fe:	4618      	mov	r0, r3
 8000600:	f000 f95d 	bl	80008be <HAL_SYSTICK_Config>
 8000604:	4603      	mov	r3, r0
 8000606:	2b00      	cmp	r3, #0
 8000608:	d001      	beq.n	800060e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800060a:	2301      	movs	r3, #1
 800060c:	e00e      	b.n	800062c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800060e:	687b      	ldr	r3, [r7, #4]
 8000610:	2b0f      	cmp	r3, #15
 8000612:	d80a      	bhi.n	800062a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000614:	2200      	movs	r2, #0
 8000616:	6879      	ldr	r1, [r7, #4]
 8000618:	f04f 30ff 	mov.w	r0, #4294967295
 800061c:	f000 f925 	bl	800086a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000620:	4a06      	ldr	r2, [pc, #24]	; (800063c <HAL_InitTick+0x5c>)
 8000622:	687b      	ldr	r3, [r7, #4]
 8000624:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000626:	2300      	movs	r3, #0
 8000628:	e000      	b.n	800062c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800062a:	2301      	movs	r3, #1
}
 800062c:	4618      	mov	r0, r3
 800062e:	3708      	adds	r7, #8
 8000630:	46bd      	mov	sp, r7
 8000632:	bd80      	pop	{r7, pc}
 8000634:	20000000 	.word	0x20000000
 8000638:	20000008 	.word	0x20000008
 800063c:	20000004 	.word	0x20000004

08000640 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000640:	b480      	push	{r7}
 8000642:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000644:	4b05      	ldr	r3, [pc, #20]	; (800065c <HAL_IncTick+0x1c>)
 8000646:	781b      	ldrb	r3, [r3, #0]
 8000648:	461a      	mov	r2, r3
 800064a:	4b05      	ldr	r3, [pc, #20]	; (8000660 <HAL_IncTick+0x20>)
 800064c:	681b      	ldr	r3, [r3, #0]
 800064e:	4413      	add	r3, r2
 8000650:	4a03      	ldr	r2, [pc, #12]	; (8000660 <HAL_IncTick+0x20>)
 8000652:	6013      	str	r3, [r2, #0]
}
 8000654:	bf00      	nop
 8000656:	46bd      	mov	sp, r7
 8000658:	bc80      	pop	{r7}
 800065a:	4770      	bx	lr
 800065c:	20000008 	.word	0x20000008
 8000660:	20000114 	.word	0x20000114

08000664 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000664:	b480      	push	{r7}
 8000666:	af00      	add	r7, sp, #0
  return uwTick;
 8000668:	4b02      	ldr	r3, [pc, #8]	; (8000674 <HAL_GetTick+0x10>)
 800066a:	681b      	ldr	r3, [r3, #0]
}
 800066c:	4618      	mov	r0, r3
 800066e:	46bd      	mov	sp, r7
 8000670:	bc80      	pop	{r7}
 8000672:	4770      	bx	lr
 8000674:	20000114 	.word	0x20000114

08000678 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000678:	b580      	push	{r7, lr}
 800067a:	b084      	sub	sp, #16
 800067c:	af00      	add	r7, sp, #0
 800067e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000680:	f7ff fff0 	bl	8000664 <HAL_GetTick>
 8000684:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000686:	687b      	ldr	r3, [r7, #4]
 8000688:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800068a:	68fb      	ldr	r3, [r7, #12]
 800068c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000690:	d005      	beq.n	800069e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000692:	4b09      	ldr	r3, [pc, #36]	; (80006b8 <HAL_Delay+0x40>)
 8000694:	781b      	ldrb	r3, [r3, #0]
 8000696:	461a      	mov	r2, r3
 8000698:	68fb      	ldr	r3, [r7, #12]
 800069a:	4413      	add	r3, r2
 800069c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800069e:	bf00      	nop
 80006a0:	f7ff ffe0 	bl	8000664 <HAL_GetTick>
 80006a4:	4602      	mov	r2, r0
 80006a6:	68bb      	ldr	r3, [r7, #8]
 80006a8:	1ad3      	subs	r3, r2, r3
 80006aa:	68fa      	ldr	r2, [r7, #12]
 80006ac:	429a      	cmp	r2, r3
 80006ae:	d8f7      	bhi.n	80006a0 <HAL_Delay+0x28>
  {
  }
}
 80006b0:	bf00      	nop
 80006b2:	3710      	adds	r7, #16
 80006b4:	46bd      	mov	sp, r7
 80006b6:	bd80      	pop	{r7, pc}
 80006b8:	20000008 	.word	0x20000008

080006bc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80006bc:	b480      	push	{r7}
 80006be:	b085      	sub	sp, #20
 80006c0:	af00      	add	r7, sp, #0
 80006c2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80006c4:	687b      	ldr	r3, [r7, #4]
 80006c6:	f003 0307 	and.w	r3, r3, #7
 80006ca:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80006cc:	4b0c      	ldr	r3, [pc, #48]	; (8000700 <__NVIC_SetPriorityGrouping+0x44>)
 80006ce:	68db      	ldr	r3, [r3, #12]
 80006d0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80006d2:	68ba      	ldr	r2, [r7, #8]
 80006d4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80006d8:	4013      	ands	r3, r2
 80006da:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80006dc:	68fb      	ldr	r3, [r7, #12]
 80006de:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80006e0:	68bb      	ldr	r3, [r7, #8]
 80006e2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80006e4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80006e8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80006ec:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80006ee:	4a04      	ldr	r2, [pc, #16]	; (8000700 <__NVIC_SetPriorityGrouping+0x44>)
 80006f0:	68bb      	ldr	r3, [r7, #8]
 80006f2:	60d3      	str	r3, [r2, #12]
}
 80006f4:	bf00      	nop
 80006f6:	3714      	adds	r7, #20
 80006f8:	46bd      	mov	sp, r7
 80006fa:	bc80      	pop	{r7}
 80006fc:	4770      	bx	lr
 80006fe:	bf00      	nop
 8000700:	e000ed00 	.word	0xe000ed00

08000704 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000704:	b480      	push	{r7}
 8000706:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000708:	4b04      	ldr	r3, [pc, #16]	; (800071c <__NVIC_GetPriorityGrouping+0x18>)
 800070a:	68db      	ldr	r3, [r3, #12]
 800070c:	0a1b      	lsrs	r3, r3, #8
 800070e:	f003 0307 	and.w	r3, r3, #7
}
 8000712:	4618      	mov	r0, r3
 8000714:	46bd      	mov	sp, r7
 8000716:	bc80      	pop	{r7}
 8000718:	4770      	bx	lr
 800071a:	bf00      	nop
 800071c:	e000ed00 	.word	0xe000ed00

08000720 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000720:	b480      	push	{r7}
 8000722:	b083      	sub	sp, #12
 8000724:	af00      	add	r7, sp, #0
 8000726:	4603      	mov	r3, r0
 8000728:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800072a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800072e:	2b00      	cmp	r3, #0
 8000730:	db0b      	blt.n	800074a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000732:	79fb      	ldrb	r3, [r7, #7]
 8000734:	f003 021f 	and.w	r2, r3, #31
 8000738:	4906      	ldr	r1, [pc, #24]	; (8000754 <__NVIC_EnableIRQ+0x34>)
 800073a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800073e:	095b      	lsrs	r3, r3, #5
 8000740:	2001      	movs	r0, #1
 8000742:	fa00 f202 	lsl.w	r2, r0, r2
 8000746:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800074a:	bf00      	nop
 800074c:	370c      	adds	r7, #12
 800074e:	46bd      	mov	sp, r7
 8000750:	bc80      	pop	{r7}
 8000752:	4770      	bx	lr
 8000754:	e000e100 	.word	0xe000e100

08000758 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000758:	b480      	push	{r7}
 800075a:	b083      	sub	sp, #12
 800075c:	af00      	add	r7, sp, #0
 800075e:	4603      	mov	r3, r0
 8000760:	6039      	str	r1, [r7, #0]
 8000762:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000764:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000768:	2b00      	cmp	r3, #0
 800076a:	db0a      	blt.n	8000782 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800076c:	683b      	ldr	r3, [r7, #0]
 800076e:	b2da      	uxtb	r2, r3
 8000770:	490c      	ldr	r1, [pc, #48]	; (80007a4 <__NVIC_SetPriority+0x4c>)
 8000772:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000776:	0112      	lsls	r2, r2, #4
 8000778:	b2d2      	uxtb	r2, r2
 800077a:	440b      	add	r3, r1
 800077c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000780:	e00a      	b.n	8000798 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000782:	683b      	ldr	r3, [r7, #0]
 8000784:	b2da      	uxtb	r2, r3
 8000786:	4908      	ldr	r1, [pc, #32]	; (80007a8 <__NVIC_SetPriority+0x50>)
 8000788:	79fb      	ldrb	r3, [r7, #7]
 800078a:	f003 030f 	and.w	r3, r3, #15
 800078e:	3b04      	subs	r3, #4
 8000790:	0112      	lsls	r2, r2, #4
 8000792:	b2d2      	uxtb	r2, r2
 8000794:	440b      	add	r3, r1
 8000796:	761a      	strb	r2, [r3, #24]
}
 8000798:	bf00      	nop
 800079a:	370c      	adds	r7, #12
 800079c:	46bd      	mov	sp, r7
 800079e:	bc80      	pop	{r7}
 80007a0:	4770      	bx	lr
 80007a2:	bf00      	nop
 80007a4:	e000e100 	.word	0xe000e100
 80007a8:	e000ed00 	.word	0xe000ed00

080007ac <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80007ac:	b480      	push	{r7}
 80007ae:	b089      	sub	sp, #36	; 0x24
 80007b0:	af00      	add	r7, sp, #0
 80007b2:	60f8      	str	r0, [r7, #12]
 80007b4:	60b9      	str	r1, [r7, #8]
 80007b6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80007b8:	68fb      	ldr	r3, [r7, #12]
 80007ba:	f003 0307 	and.w	r3, r3, #7
 80007be:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80007c0:	69fb      	ldr	r3, [r7, #28]
 80007c2:	f1c3 0307 	rsb	r3, r3, #7
 80007c6:	2b04      	cmp	r3, #4
 80007c8:	bf28      	it	cs
 80007ca:	2304      	movcs	r3, #4
 80007cc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80007ce:	69fb      	ldr	r3, [r7, #28]
 80007d0:	3304      	adds	r3, #4
 80007d2:	2b06      	cmp	r3, #6
 80007d4:	d902      	bls.n	80007dc <NVIC_EncodePriority+0x30>
 80007d6:	69fb      	ldr	r3, [r7, #28]
 80007d8:	3b03      	subs	r3, #3
 80007da:	e000      	b.n	80007de <NVIC_EncodePriority+0x32>
 80007dc:	2300      	movs	r3, #0
 80007de:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80007e0:	f04f 32ff 	mov.w	r2, #4294967295
 80007e4:	69bb      	ldr	r3, [r7, #24]
 80007e6:	fa02 f303 	lsl.w	r3, r2, r3
 80007ea:	43da      	mvns	r2, r3
 80007ec:	68bb      	ldr	r3, [r7, #8]
 80007ee:	401a      	ands	r2, r3
 80007f0:	697b      	ldr	r3, [r7, #20]
 80007f2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80007f4:	f04f 31ff 	mov.w	r1, #4294967295
 80007f8:	697b      	ldr	r3, [r7, #20]
 80007fa:	fa01 f303 	lsl.w	r3, r1, r3
 80007fe:	43d9      	mvns	r1, r3
 8000800:	687b      	ldr	r3, [r7, #4]
 8000802:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000804:	4313      	orrs	r3, r2
         );
}
 8000806:	4618      	mov	r0, r3
 8000808:	3724      	adds	r7, #36	; 0x24
 800080a:	46bd      	mov	sp, r7
 800080c:	bc80      	pop	{r7}
 800080e:	4770      	bx	lr

08000810 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000810:	b580      	push	{r7, lr}
 8000812:	b082      	sub	sp, #8
 8000814:	af00      	add	r7, sp, #0
 8000816:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000818:	687b      	ldr	r3, [r7, #4]
 800081a:	3b01      	subs	r3, #1
 800081c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000820:	d301      	bcc.n	8000826 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000822:	2301      	movs	r3, #1
 8000824:	e00f      	b.n	8000846 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000826:	4a0a      	ldr	r2, [pc, #40]	; (8000850 <SysTick_Config+0x40>)
 8000828:	687b      	ldr	r3, [r7, #4]
 800082a:	3b01      	subs	r3, #1
 800082c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800082e:	210f      	movs	r1, #15
 8000830:	f04f 30ff 	mov.w	r0, #4294967295
 8000834:	f7ff ff90 	bl	8000758 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000838:	4b05      	ldr	r3, [pc, #20]	; (8000850 <SysTick_Config+0x40>)
 800083a:	2200      	movs	r2, #0
 800083c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800083e:	4b04      	ldr	r3, [pc, #16]	; (8000850 <SysTick_Config+0x40>)
 8000840:	2207      	movs	r2, #7
 8000842:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000844:	2300      	movs	r3, #0
}
 8000846:	4618      	mov	r0, r3
 8000848:	3708      	adds	r7, #8
 800084a:	46bd      	mov	sp, r7
 800084c:	bd80      	pop	{r7, pc}
 800084e:	bf00      	nop
 8000850:	e000e010 	.word	0xe000e010

08000854 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000854:	b580      	push	{r7, lr}
 8000856:	b082      	sub	sp, #8
 8000858:	af00      	add	r7, sp, #0
 800085a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800085c:	6878      	ldr	r0, [r7, #4]
 800085e:	f7ff ff2d 	bl	80006bc <__NVIC_SetPriorityGrouping>
}
 8000862:	bf00      	nop
 8000864:	3708      	adds	r7, #8
 8000866:	46bd      	mov	sp, r7
 8000868:	bd80      	pop	{r7, pc}

0800086a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800086a:	b580      	push	{r7, lr}
 800086c:	b086      	sub	sp, #24
 800086e:	af00      	add	r7, sp, #0
 8000870:	4603      	mov	r3, r0
 8000872:	60b9      	str	r1, [r7, #8]
 8000874:	607a      	str	r2, [r7, #4]
 8000876:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000878:	2300      	movs	r3, #0
 800087a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800087c:	f7ff ff42 	bl	8000704 <__NVIC_GetPriorityGrouping>
 8000880:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000882:	687a      	ldr	r2, [r7, #4]
 8000884:	68b9      	ldr	r1, [r7, #8]
 8000886:	6978      	ldr	r0, [r7, #20]
 8000888:	f7ff ff90 	bl	80007ac <NVIC_EncodePriority>
 800088c:	4602      	mov	r2, r0
 800088e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000892:	4611      	mov	r1, r2
 8000894:	4618      	mov	r0, r3
 8000896:	f7ff ff5f 	bl	8000758 <__NVIC_SetPriority>
}
 800089a:	bf00      	nop
 800089c:	3718      	adds	r7, #24
 800089e:	46bd      	mov	sp, r7
 80008a0:	bd80      	pop	{r7, pc}

080008a2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80008a2:	b580      	push	{r7, lr}
 80008a4:	b082      	sub	sp, #8
 80008a6:	af00      	add	r7, sp, #0
 80008a8:	4603      	mov	r3, r0
 80008aa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80008ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008b0:	4618      	mov	r0, r3
 80008b2:	f7ff ff35 	bl	8000720 <__NVIC_EnableIRQ>
}
 80008b6:	bf00      	nop
 80008b8:	3708      	adds	r7, #8
 80008ba:	46bd      	mov	sp, r7
 80008bc:	bd80      	pop	{r7, pc}

080008be <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80008be:	b580      	push	{r7, lr}
 80008c0:	b082      	sub	sp, #8
 80008c2:	af00      	add	r7, sp, #0
 80008c4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80008c6:	6878      	ldr	r0, [r7, #4]
 80008c8:	f7ff ffa2 	bl	8000810 <SysTick_Config>
 80008cc:	4603      	mov	r3, r0
}
 80008ce:	4618      	mov	r0, r3
 80008d0:	3708      	adds	r7, #8
 80008d2:	46bd      	mov	sp, r7
 80008d4:	bd80      	pop	{r7, pc}
	...

080008d8 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80008d8:	b580      	push	{r7, lr}
 80008da:	b084      	sub	sp, #16
 80008dc:	af00      	add	r7, sp, #0
 80008de:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80008e0:	2300      	movs	r3, #0
 80008e2:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80008e4:	687b      	ldr	r3, [r7, #4]
 80008e6:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80008ea:	2b02      	cmp	r3, #2
 80008ec:	d005      	beq.n	80008fa <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80008ee:	687b      	ldr	r3, [r7, #4]
 80008f0:	2204      	movs	r2, #4
 80008f2:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 80008f4:	2301      	movs	r3, #1
 80008f6:	73fb      	strb	r3, [r7, #15]
 80008f8:	e051      	b.n	800099e <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80008fa:	687b      	ldr	r3, [r7, #4]
 80008fc:	681b      	ldr	r3, [r3, #0]
 80008fe:	681a      	ldr	r2, [r3, #0]
 8000900:	687b      	ldr	r3, [r7, #4]
 8000902:	681b      	ldr	r3, [r3, #0]
 8000904:	f022 020e 	bic.w	r2, r2, #14
 8000908:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800090a:	687b      	ldr	r3, [r7, #4]
 800090c:	681b      	ldr	r3, [r3, #0]
 800090e:	681a      	ldr	r2, [r3, #0]
 8000910:	687b      	ldr	r3, [r7, #4]
 8000912:	681b      	ldr	r3, [r3, #0]
 8000914:	f022 0201 	bic.w	r2, r2, #1
 8000918:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 800091a:	687b      	ldr	r3, [r7, #4]
 800091c:	681b      	ldr	r3, [r3, #0]
 800091e:	4a22      	ldr	r2, [pc, #136]	; (80009a8 <HAL_DMA_Abort_IT+0xd0>)
 8000920:	4293      	cmp	r3, r2
 8000922:	d029      	beq.n	8000978 <HAL_DMA_Abort_IT+0xa0>
 8000924:	687b      	ldr	r3, [r7, #4]
 8000926:	681b      	ldr	r3, [r3, #0]
 8000928:	4a20      	ldr	r2, [pc, #128]	; (80009ac <HAL_DMA_Abort_IT+0xd4>)
 800092a:	4293      	cmp	r3, r2
 800092c:	d022      	beq.n	8000974 <HAL_DMA_Abort_IT+0x9c>
 800092e:	687b      	ldr	r3, [r7, #4]
 8000930:	681b      	ldr	r3, [r3, #0]
 8000932:	4a1f      	ldr	r2, [pc, #124]	; (80009b0 <HAL_DMA_Abort_IT+0xd8>)
 8000934:	4293      	cmp	r3, r2
 8000936:	d01a      	beq.n	800096e <HAL_DMA_Abort_IT+0x96>
 8000938:	687b      	ldr	r3, [r7, #4]
 800093a:	681b      	ldr	r3, [r3, #0]
 800093c:	4a1d      	ldr	r2, [pc, #116]	; (80009b4 <HAL_DMA_Abort_IT+0xdc>)
 800093e:	4293      	cmp	r3, r2
 8000940:	d012      	beq.n	8000968 <HAL_DMA_Abort_IT+0x90>
 8000942:	687b      	ldr	r3, [r7, #4]
 8000944:	681b      	ldr	r3, [r3, #0]
 8000946:	4a1c      	ldr	r2, [pc, #112]	; (80009b8 <HAL_DMA_Abort_IT+0xe0>)
 8000948:	4293      	cmp	r3, r2
 800094a:	d00a      	beq.n	8000962 <HAL_DMA_Abort_IT+0x8a>
 800094c:	687b      	ldr	r3, [r7, #4]
 800094e:	681b      	ldr	r3, [r3, #0]
 8000950:	4a1a      	ldr	r2, [pc, #104]	; (80009bc <HAL_DMA_Abort_IT+0xe4>)
 8000952:	4293      	cmp	r3, r2
 8000954:	d102      	bne.n	800095c <HAL_DMA_Abort_IT+0x84>
 8000956:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800095a:	e00e      	b.n	800097a <HAL_DMA_Abort_IT+0xa2>
 800095c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8000960:	e00b      	b.n	800097a <HAL_DMA_Abort_IT+0xa2>
 8000962:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000966:	e008      	b.n	800097a <HAL_DMA_Abort_IT+0xa2>
 8000968:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800096c:	e005      	b.n	800097a <HAL_DMA_Abort_IT+0xa2>
 800096e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000972:	e002      	b.n	800097a <HAL_DMA_Abort_IT+0xa2>
 8000974:	2310      	movs	r3, #16
 8000976:	e000      	b.n	800097a <HAL_DMA_Abort_IT+0xa2>
 8000978:	2301      	movs	r3, #1
 800097a:	4a11      	ldr	r2, [pc, #68]	; (80009c0 <HAL_DMA_Abort_IT+0xe8>)
 800097c:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800097e:	687b      	ldr	r3, [r7, #4]
 8000980:	2201      	movs	r2, #1
 8000982:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000986:	687b      	ldr	r3, [r7, #4]
 8000988:	2200      	movs	r2, #0
 800098a:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 800098e:	687b      	ldr	r3, [r7, #4]
 8000990:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000992:	2b00      	cmp	r3, #0
 8000994:	d003      	beq.n	800099e <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 8000996:	687b      	ldr	r3, [r7, #4]
 8000998:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800099a:	6878      	ldr	r0, [r7, #4]
 800099c:	4798      	blx	r3
    } 
  }
  return status;
 800099e:	7bfb      	ldrb	r3, [r7, #15]
}
 80009a0:	4618      	mov	r0, r3
 80009a2:	3710      	adds	r7, #16
 80009a4:	46bd      	mov	sp, r7
 80009a6:	bd80      	pop	{r7, pc}
 80009a8:	40020008 	.word	0x40020008
 80009ac:	4002001c 	.word	0x4002001c
 80009b0:	40020030 	.word	0x40020030
 80009b4:	40020044 	.word	0x40020044
 80009b8:	40020058 	.word	0x40020058
 80009bc:	4002006c 	.word	0x4002006c
 80009c0:	40020000 	.word	0x40020000

080009c4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80009c4:	b480      	push	{r7}
 80009c6:	b08b      	sub	sp, #44	; 0x2c
 80009c8:	af00      	add	r7, sp, #0
 80009ca:	6078      	str	r0, [r7, #4]
 80009cc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80009ce:	2300      	movs	r3, #0
 80009d0:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80009d2:	2300      	movs	r3, #0
 80009d4:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80009d6:	e121      	b.n	8000c1c <HAL_GPIO_Init+0x258>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80009d8:	2201      	movs	r2, #1
 80009da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80009dc:	fa02 f303 	lsl.w	r3, r2, r3
 80009e0:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80009e2:	683b      	ldr	r3, [r7, #0]
 80009e4:	681b      	ldr	r3, [r3, #0]
 80009e6:	69fa      	ldr	r2, [r7, #28]
 80009e8:	4013      	ands	r3, r2
 80009ea:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80009ec:	69ba      	ldr	r2, [r7, #24]
 80009ee:	69fb      	ldr	r3, [r7, #28]
 80009f0:	429a      	cmp	r2, r3
 80009f2:	f040 8110 	bne.w	8000c16 <HAL_GPIO_Init+0x252>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80009f6:	683b      	ldr	r3, [r7, #0]
 80009f8:	685b      	ldr	r3, [r3, #4]
 80009fa:	2b12      	cmp	r3, #18
 80009fc:	d034      	beq.n	8000a68 <HAL_GPIO_Init+0xa4>
 80009fe:	2b12      	cmp	r3, #18
 8000a00:	d80d      	bhi.n	8000a1e <HAL_GPIO_Init+0x5a>
 8000a02:	2b02      	cmp	r3, #2
 8000a04:	d02b      	beq.n	8000a5e <HAL_GPIO_Init+0x9a>
 8000a06:	2b02      	cmp	r3, #2
 8000a08:	d804      	bhi.n	8000a14 <HAL_GPIO_Init+0x50>
 8000a0a:	2b00      	cmp	r3, #0
 8000a0c:	d031      	beq.n	8000a72 <HAL_GPIO_Init+0xae>
 8000a0e:	2b01      	cmp	r3, #1
 8000a10:	d01c      	beq.n	8000a4c <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000a12:	e048      	b.n	8000aa6 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8000a14:	2b03      	cmp	r3, #3
 8000a16:	d043      	beq.n	8000aa0 <HAL_GPIO_Init+0xdc>
 8000a18:	2b11      	cmp	r3, #17
 8000a1a:	d01b      	beq.n	8000a54 <HAL_GPIO_Init+0x90>
          break;
 8000a1c:	e043      	b.n	8000aa6 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8000a1e:	4a86      	ldr	r2, [pc, #536]	; (8000c38 <HAL_GPIO_Init+0x274>)
 8000a20:	4293      	cmp	r3, r2
 8000a22:	d026      	beq.n	8000a72 <HAL_GPIO_Init+0xae>
 8000a24:	4a84      	ldr	r2, [pc, #528]	; (8000c38 <HAL_GPIO_Init+0x274>)
 8000a26:	4293      	cmp	r3, r2
 8000a28:	d806      	bhi.n	8000a38 <HAL_GPIO_Init+0x74>
 8000a2a:	4a84      	ldr	r2, [pc, #528]	; (8000c3c <HAL_GPIO_Init+0x278>)
 8000a2c:	4293      	cmp	r3, r2
 8000a2e:	d020      	beq.n	8000a72 <HAL_GPIO_Init+0xae>
 8000a30:	4a83      	ldr	r2, [pc, #524]	; (8000c40 <HAL_GPIO_Init+0x27c>)
 8000a32:	4293      	cmp	r3, r2
 8000a34:	d01d      	beq.n	8000a72 <HAL_GPIO_Init+0xae>
          break;
 8000a36:	e036      	b.n	8000aa6 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8000a38:	4a82      	ldr	r2, [pc, #520]	; (8000c44 <HAL_GPIO_Init+0x280>)
 8000a3a:	4293      	cmp	r3, r2
 8000a3c:	d019      	beq.n	8000a72 <HAL_GPIO_Init+0xae>
 8000a3e:	4a82      	ldr	r2, [pc, #520]	; (8000c48 <HAL_GPIO_Init+0x284>)
 8000a40:	4293      	cmp	r3, r2
 8000a42:	d016      	beq.n	8000a72 <HAL_GPIO_Init+0xae>
 8000a44:	4a81      	ldr	r2, [pc, #516]	; (8000c4c <HAL_GPIO_Init+0x288>)
 8000a46:	4293      	cmp	r3, r2
 8000a48:	d013      	beq.n	8000a72 <HAL_GPIO_Init+0xae>
          break;
 8000a4a:	e02c      	b.n	8000aa6 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000a4c:	683b      	ldr	r3, [r7, #0]
 8000a4e:	68db      	ldr	r3, [r3, #12]
 8000a50:	623b      	str	r3, [r7, #32]
          break;
 8000a52:	e028      	b.n	8000aa6 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000a54:	683b      	ldr	r3, [r7, #0]
 8000a56:	68db      	ldr	r3, [r3, #12]
 8000a58:	3304      	adds	r3, #4
 8000a5a:	623b      	str	r3, [r7, #32]
          break;
 8000a5c:	e023      	b.n	8000aa6 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000a5e:	683b      	ldr	r3, [r7, #0]
 8000a60:	68db      	ldr	r3, [r3, #12]
 8000a62:	3308      	adds	r3, #8
 8000a64:	623b      	str	r3, [r7, #32]
          break;
 8000a66:	e01e      	b.n	8000aa6 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000a68:	683b      	ldr	r3, [r7, #0]
 8000a6a:	68db      	ldr	r3, [r3, #12]
 8000a6c:	330c      	adds	r3, #12
 8000a6e:	623b      	str	r3, [r7, #32]
          break;
 8000a70:	e019      	b.n	8000aa6 <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000a72:	683b      	ldr	r3, [r7, #0]
 8000a74:	689b      	ldr	r3, [r3, #8]
 8000a76:	2b00      	cmp	r3, #0
 8000a78:	d102      	bne.n	8000a80 <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000a7a:	2304      	movs	r3, #4
 8000a7c:	623b      	str	r3, [r7, #32]
          break;
 8000a7e:	e012      	b.n	8000aa6 <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000a80:	683b      	ldr	r3, [r7, #0]
 8000a82:	689b      	ldr	r3, [r3, #8]
 8000a84:	2b01      	cmp	r3, #1
 8000a86:	d105      	bne.n	8000a94 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000a88:	2308      	movs	r3, #8
 8000a8a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000a8c:	687b      	ldr	r3, [r7, #4]
 8000a8e:	69fa      	ldr	r2, [r7, #28]
 8000a90:	611a      	str	r2, [r3, #16]
          break;
 8000a92:	e008      	b.n	8000aa6 <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000a94:	2308      	movs	r3, #8
 8000a96:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000a98:	687b      	ldr	r3, [r7, #4]
 8000a9a:	69fa      	ldr	r2, [r7, #28]
 8000a9c:	615a      	str	r2, [r3, #20]
          break;
 8000a9e:	e002      	b.n	8000aa6 <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000aa0:	2300      	movs	r3, #0
 8000aa2:	623b      	str	r3, [r7, #32]
          break;
 8000aa4:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000aa6:	69bb      	ldr	r3, [r7, #24]
 8000aa8:	2bff      	cmp	r3, #255	; 0xff
 8000aaa:	d801      	bhi.n	8000ab0 <HAL_GPIO_Init+0xec>
 8000aac:	687b      	ldr	r3, [r7, #4]
 8000aae:	e001      	b.n	8000ab4 <HAL_GPIO_Init+0xf0>
 8000ab0:	687b      	ldr	r3, [r7, #4]
 8000ab2:	3304      	adds	r3, #4
 8000ab4:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000ab6:	69bb      	ldr	r3, [r7, #24]
 8000ab8:	2bff      	cmp	r3, #255	; 0xff
 8000aba:	d802      	bhi.n	8000ac2 <HAL_GPIO_Init+0xfe>
 8000abc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000abe:	009b      	lsls	r3, r3, #2
 8000ac0:	e002      	b.n	8000ac8 <HAL_GPIO_Init+0x104>
 8000ac2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ac4:	3b08      	subs	r3, #8
 8000ac6:	009b      	lsls	r3, r3, #2
 8000ac8:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000aca:	697b      	ldr	r3, [r7, #20]
 8000acc:	681a      	ldr	r2, [r3, #0]
 8000ace:	210f      	movs	r1, #15
 8000ad0:	693b      	ldr	r3, [r7, #16]
 8000ad2:	fa01 f303 	lsl.w	r3, r1, r3
 8000ad6:	43db      	mvns	r3, r3
 8000ad8:	401a      	ands	r2, r3
 8000ada:	6a39      	ldr	r1, [r7, #32]
 8000adc:	693b      	ldr	r3, [r7, #16]
 8000ade:	fa01 f303 	lsl.w	r3, r1, r3
 8000ae2:	431a      	orrs	r2, r3
 8000ae4:	697b      	ldr	r3, [r7, #20]
 8000ae6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000ae8:	683b      	ldr	r3, [r7, #0]
 8000aea:	685b      	ldr	r3, [r3, #4]
 8000aec:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000af0:	2b00      	cmp	r3, #0
 8000af2:	f000 8090 	beq.w	8000c16 <HAL_GPIO_Init+0x252>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000af6:	4b56      	ldr	r3, [pc, #344]	; (8000c50 <HAL_GPIO_Init+0x28c>)
 8000af8:	699b      	ldr	r3, [r3, #24]
 8000afa:	4a55      	ldr	r2, [pc, #340]	; (8000c50 <HAL_GPIO_Init+0x28c>)
 8000afc:	f043 0301 	orr.w	r3, r3, #1
 8000b00:	6193      	str	r3, [r2, #24]
 8000b02:	4b53      	ldr	r3, [pc, #332]	; (8000c50 <HAL_GPIO_Init+0x28c>)
 8000b04:	699b      	ldr	r3, [r3, #24]
 8000b06:	f003 0301 	and.w	r3, r3, #1
 8000b0a:	60bb      	str	r3, [r7, #8]
 8000b0c:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000b0e:	4a51      	ldr	r2, [pc, #324]	; (8000c54 <HAL_GPIO_Init+0x290>)
 8000b10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b12:	089b      	lsrs	r3, r3, #2
 8000b14:	3302      	adds	r3, #2
 8000b16:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000b1a:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000b1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b1e:	f003 0303 	and.w	r3, r3, #3
 8000b22:	009b      	lsls	r3, r3, #2
 8000b24:	220f      	movs	r2, #15
 8000b26:	fa02 f303 	lsl.w	r3, r2, r3
 8000b2a:	43db      	mvns	r3, r3
 8000b2c:	68fa      	ldr	r2, [r7, #12]
 8000b2e:	4013      	ands	r3, r2
 8000b30:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000b32:	687b      	ldr	r3, [r7, #4]
 8000b34:	4a48      	ldr	r2, [pc, #288]	; (8000c58 <HAL_GPIO_Init+0x294>)
 8000b36:	4293      	cmp	r3, r2
 8000b38:	d00d      	beq.n	8000b56 <HAL_GPIO_Init+0x192>
 8000b3a:	687b      	ldr	r3, [r7, #4]
 8000b3c:	4a47      	ldr	r2, [pc, #284]	; (8000c5c <HAL_GPIO_Init+0x298>)
 8000b3e:	4293      	cmp	r3, r2
 8000b40:	d007      	beq.n	8000b52 <HAL_GPIO_Init+0x18e>
 8000b42:	687b      	ldr	r3, [r7, #4]
 8000b44:	4a46      	ldr	r2, [pc, #280]	; (8000c60 <HAL_GPIO_Init+0x29c>)
 8000b46:	4293      	cmp	r3, r2
 8000b48:	d101      	bne.n	8000b4e <HAL_GPIO_Init+0x18a>
 8000b4a:	2302      	movs	r3, #2
 8000b4c:	e004      	b.n	8000b58 <HAL_GPIO_Init+0x194>
 8000b4e:	2303      	movs	r3, #3
 8000b50:	e002      	b.n	8000b58 <HAL_GPIO_Init+0x194>
 8000b52:	2301      	movs	r3, #1
 8000b54:	e000      	b.n	8000b58 <HAL_GPIO_Init+0x194>
 8000b56:	2300      	movs	r3, #0
 8000b58:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000b5a:	f002 0203 	and.w	r2, r2, #3
 8000b5e:	0092      	lsls	r2, r2, #2
 8000b60:	4093      	lsls	r3, r2
 8000b62:	68fa      	ldr	r2, [r7, #12]
 8000b64:	4313      	orrs	r3, r2
 8000b66:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000b68:	493a      	ldr	r1, [pc, #232]	; (8000c54 <HAL_GPIO_Init+0x290>)
 8000b6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b6c:	089b      	lsrs	r3, r3, #2
 8000b6e:	3302      	adds	r3, #2
 8000b70:	68fa      	ldr	r2, [r7, #12]
 8000b72:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000b76:	683b      	ldr	r3, [r7, #0]
 8000b78:	685b      	ldr	r3, [r3, #4]
 8000b7a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000b7e:	2b00      	cmp	r3, #0
 8000b80:	d006      	beq.n	8000b90 <HAL_GPIO_Init+0x1cc>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000b82:	4b38      	ldr	r3, [pc, #224]	; (8000c64 <HAL_GPIO_Init+0x2a0>)
 8000b84:	681a      	ldr	r2, [r3, #0]
 8000b86:	4937      	ldr	r1, [pc, #220]	; (8000c64 <HAL_GPIO_Init+0x2a0>)
 8000b88:	69bb      	ldr	r3, [r7, #24]
 8000b8a:	4313      	orrs	r3, r2
 8000b8c:	600b      	str	r3, [r1, #0]
 8000b8e:	e006      	b.n	8000b9e <HAL_GPIO_Init+0x1da>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000b90:	4b34      	ldr	r3, [pc, #208]	; (8000c64 <HAL_GPIO_Init+0x2a0>)
 8000b92:	681a      	ldr	r2, [r3, #0]
 8000b94:	69bb      	ldr	r3, [r7, #24]
 8000b96:	43db      	mvns	r3, r3
 8000b98:	4932      	ldr	r1, [pc, #200]	; (8000c64 <HAL_GPIO_Init+0x2a0>)
 8000b9a:	4013      	ands	r3, r2
 8000b9c:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000b9e:	683b      	ldr	r3, [r7, #0]
 8000ba0:	685b      	ldr	r3, [r3, #4]
 8000ba2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000ba6:	2b00      	cmp	r3, #0
 8000ba8:	d006      	beq.n	8000bb8 <HAL_GPIO_Init+0x1f4>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000baa:	4b2e      	ldr	r3, [pc, #184]	; (8000c64 <HAL_GPIO_Init+0x2a0>)
 8000bac:	685a      	ldr	r2, [r3, #4]
 8000bae:	492d      	ldr	r1, [pc, #180]	; (8000c64 <HAL_GPIO_Init+0x2a0>)
 8000bb0:	69bb      	ldr	r3, [r7, #24]
 8000bb2:	4313      	orrs	r3, r2
 8000bb4:	604b      	str	r3, [r1, #4]
 8000bb6:	e006      	b.n	8000bc6 <HAL_GPIO_Init+0x202>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000bb8:	4b2a      	ldr	r3, [pc, #168]	; (8000c64 <HAL_GPIO_Init+0x2a0>)
 8000bba:	685a      	ldr	r2, [r3, #4]
 8000bbc:	69bb      	ldr	r3, [r7, #24]
 8000bbe:	43db      	mvns	r3, r3
 8000bc0:	4928      	ldr	r1, [pc, #160]	; (8000c64 <HAL_GPIO_Init+0x2a0>)
 8000bc2:	4013      	ands	r3, r2
 8000bc4:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000bc6:	683b      	ldr	r3, [r7, #0]
 8000bc8:	685b      	ldr	r3, [r3, #4]
 8000bca:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000bce:	2b00      	cmp	r3, #0
 8000bd0:	d006      	beq.n	8000be0 <HAL_GPIO_Init+0x21c>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000bd2:	4b24      	ldr	r3, [pc, #144]	; (8000c64 <HAL_GPIO_Init+0x2a0>)
 8000bd4:	689a      	ldr	r2, [r3, #8]
 8000bd6:	4923      	ldr	r1, [pc, #140]	; (8000c64 <HAL_GPIO_Init+0x2a0>)
 8000bd8:	69bb      	ldr	r3, [r7, #24]
 8000bda:	4313      	orrs	r3, r2
 8000bdc:	608b      	str	r3, [r1, #8]
 8000bde:	e006      	b.n	8000bee <HAL_GPIO_Init+0x22a>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000be0:	4b20      	ldr	r3, [pc, #128]	; (8000c64 <HAL_GPIO_Init+0x2a0>)
 8000be2:	689a      	ldr	r2, [r3, #8]
 8000be4:	69bb      	ldr	r3, [r7, #24]
 8000be6:	43db      	mvns	r3, r3
 8000be8:	491e      	ldr	r1, [pc, #120]	; (8000c64 <HAL_GPIO_Init+0x2a0>)
 8000bea:	4013      	ands	r3, r2
 8000bec:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000bee:	683b      	ldr	r3, [r7, #0]
 8000bf0:	685b      	ldr	r3, [r3, #4]
 8000bf2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000bf6:	2b00      	cmp	r3, #0
 8000bf8:	d006      	beq.n	8000c08 <HAL_GPIO_Init+0x244>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000bfa:	4b1a      	ldr	r3, [pc, #104]	; (8000c64 <HAL_GPIO_Init+0x2a0>)
 8000bfc:	68da      	ldr	r2, [r3, #12]
 8000bfe:	4919      	ldr	r1, [pc, #100]	; (8000c64 <HAL_GPIO_Init+0x2a0>)
 8000c00:	69bb      	ldr	r3, [r7, #24]
 8000c02:	4313      	orrs	r3, r2
 8000c04:	60cb      	str	r3, [r1, #12]
 8000c06:	e006      	b.n	8000c16 <HAL_GPIO_Init+0x252>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000c08:	4b16      	ldr	r3, [pc, #88]	; (8000c64 <HAL_GPIO_Init+0x2a0>)
 8000c0a:	68da      	ldr	r2, [r3, #12]
 8000c0c:	69bb      	ldr	r3, [r7, #24]
 8000c0e:	43db      	mvns	r3, r3
 8000c10:	4914      	ldr	r1, [pc, #80]	; (8000c64 <HAL_GPIO_Init+0x2a0>)
 8000c12:	4013      	ands	r3, r2
 8000c14:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8000c16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c18:	3301      	adds	r3, #1
 8000c1a:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000c1c:	683b      	ldr	r3, [r7, #0]
 8000c1e:	681a      	ldr	r2, [r3, #0]
 8000c20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c22:	fa22 f303 	lsr.w	r3, r2, r3
 8000c26:	2b00      	cmp	r3, #0
 8000c28:	f47f aed6 	bne.w	80009d8 <HAL_GPIO_Init+0x14>
  }
}
 8000c2c:	bf00      	nop
 8000c2e:	372c      	adds	r7, #44	; 0x2c
 8000c30:	46bd      	mov	sp, r7
 8000c32:	bc80      	pop	{r7}
 8000c34:	4770      	bx	lr
 8000c36:	bf00      	nop
 8000c38:	10210000 	.word	0x10210000
 8000c3c:	10110000 	.word	0x10110000
 8000c40:	10120000 	.word	0x10120000
 8000c44:	10310000 	.word	0x10310000
 8000c48:	10320000 	.word	0x10320000
 8000c4c:	10220000 	.word	0x10220000
 8000c50:	40021000 	.word	0x40021000
 8000c54:	40010000 	.word	0x40010000
 8000c58:	40010800 	.word	0x40010800
 8000c5c:	40010c00 	.word	0x40010c00
 8000c60:	40011000 	.word	0x40011000
 8000c64:	40010400 	.word	0x40010400

08000c68 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000c68:	b480      	push	{r7}
 8000c6a:	b083      	sub	sp, #12
 8000c6c:	af00      	add	r7, sp, #0
 8000c6e:	6078      	str	r0, [r7, #4]
 8000c70:	460b      	mov	r3, r1
 8000c72:	807b      	strh	r3, [r7, #2]
 8000c74:	4613      	mov	r3, r2
 8000c76:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000c78:	787b      	ldrb	r3, [r7, #1]
 8000c7a:	2b00      	cmp	r3, #0
 8000c7c:	d003      	beq.n	8000c86 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000c7e:	887a      	ldrh	r2, [r7, #2]
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8000c84:	e003      	b.n	8000c8e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8000c86:	887b      	ldrh	r3, [r7, #2]
 8000c88:	041a      	lsls	r2, r3, #16
 8000c8a:	687b      	ldr	r3, [r7, #4]
 8000c8c:	611a      	str	r2, [r3, #16]
}
 8000c8e:	bf00      	nop
 8000c90:	370c      	adds	r7, #12
 8000c92:	46bd      	mov	sp, r7
 8000c94:	bc80      	pop	{r7}
 8000c96:	4770      	bx	lr

08000c98 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8000c98:	b580      	push	{r7, lr}
 8000c9a:	b082      	sub	sp, #8
 8000c9c:	af00      	add	r7, sp, #0
 8000c9e:	4603      	mov	r3, r0
 8000ca0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8000ca2:	4b08      	ldr	r3, [pc, #32]	; (8000cc4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8000ca4:	695a      	ldr	r2, [r3, #20]
 8000ca6:	88fb      	ldrh	r3, [r7, #6]
 8000ca8:	4013      	ands	r3, r2
 8000caa:	2b00      	cmp	r3, #0
 8000cac:	d006      	beq.n	8000cbc <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8000cae:	4a05      	ldr	r2, [pc, #20]	; (8000cc4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8000cb0:	88fb      	ldrh	r3, [r7, #6]
 8000cb2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8000cb4:	88fb      	ldrh	r3, [r7, #6]
 8000cb6:	4618      	mov	r0, r3
 8000cb8:	f7ff fad6 	bl	8000268 <HAL_GPIO_EXTI_Callback>
  }
}
 8000cbc:	bf00      	nop
 8000cbe:	3708      	adds	r7, #8
 8000cc0:	46bd      	mov	sp, r7
 8000cc2:	bd80      	pop	{r7, pc}
 8000cc4:	40010400 	.word	0x40010400

08000cc8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000cc8:	b580      	push	{r7, lr}
 8000cca:	b086      	sub	sp, #24
 8000ccc:	af00      	add	r7, sp, #0
 8000cce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000cd0:	687b      	ldr	r3, [r7, #4]
 8000cd2:	2b00      	cmp	r3, #0
 8000cd4:	d101      	bne.n	8000cda <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000cd6:	2301      	movs	r3, #1
 8000cd8:	e26c      	b.n	80011b4 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000cda:	687b      	ldr	r3, [r7, #4]
 8000cdc:	681b      	ldr	r3, [r3, #0]
 8000cde:	f003 0301 	and.w	r3, r3, #1
 8000ce2:	2b00      	cmp	r3, #0
 8000ce4:	f000 8087 	beq.w	8000df6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000ce8:	4b92      	ldr	r3, [pc, #584]	; (8000f34 <HAL_RCC_OscConfig+0x26c>)
 8000cea:	685b      	ldr	r3, [r3, #4]
 8000cec:	f003 030c 	and.w	r3, r3, #12
 8000cf0:	2b04      	cmp	r3, #4
 8000cf2:	d00c      	beq.n	8000d0e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000cf4:	4b8f      	ldr	r3, [pc, #572]	; (8000f34 <HAL_RCC_OscConfig+0x26c>)
 8000cf6:	685b      	ldr	r3, [r3, #4]
 8000cf8:	f003 030c 	and.w	r3, r3, #12
 8000cfc:	2b08      	cmp	r3, #8
 8000cfe:	d112      	bne.n	8000d26 <HAL_RCC_OscConfig+0x5e>
 8000d00:	4b8c      	ldr	r3, [pc, #560]	; (8000f34 <HAL_RCC_OscConfig+0x26c>)
 8000d02:	685b      	ldr	r3, [r3, #4]
 8000d04:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000d08:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000d0c:	d10b      	bne.n	8000d26 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000d0e:	4b89      	ldr	r3, [pc, #548]	; (8000f34 <HAL_RCC_OscConfig+0x26c>)
 8000d10:	681b      	ldr	r3, [r3, #0]
 8000d12:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000d16:	2b00      	cmp	r3, #0
 8000d18:	d06c      	beq.n	8000df4 <HAL_RCC_OscConfig+0x12c>
 8000d1a:	687b      	ldr	r3, [r7, #4]
 8000d1c:	685b      	ldr	r3, [r3, #4]
 8000d1e:	2b00      	cmp	r3, #0
 8000d20:	d168      	bne.n	8000df4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8000d22:	2301      	movs	r3, #1
 8000d24:	e246      	b.n	80011b4 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000d26:	687b      	ldr	r3, [r7, #4]
 8000d28:	685b      	ldr	r3, [r3, #4]
 8000d2a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000d2e:	d106      	bne.n	8000d3e <HAL_RCC_OscConfig+0x76>
 8000d30:	4b80      	ldr	r3, [pc, #512]	; (8000f34 <HAL_RCC_OscConfig+0x26c>)
 8000d32:	681b      	ldr	r3, [r3, #0]
 8000d34:	4a7f      	ldr	r2, [pc, #508]	; (8000f34 <HAL_RCC_OscConfig+0x26c>)
 8000d36:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000d3a:	6013      	str	r3, [r2, #0]
 8000d3c:	e02e      	b.n	8000d9c <HAL_RCC_OscConfig+0xd4>
 8000d3e:	687b      	ldr	r3, [r7, #4]
 8000d40:	685b      	ldr	r3, [r3, #4]
 8000d42:	2b00      	cmp	r3, #0
 8000d44:	d10c      	bne.n	8000d60 <HAL_RCC_OscConfig+0x98>
 8000d46:	4b7b      	ldr	r3, [pc, #492]	; (8000f34 <HAL_RCC_OscConfig+0x26c>)
 8000d48:	681b      	ldr	r3, [r3, #0]
 8000d4a:	4a7a      	ldr	r2, [pc, #488]	; (8000f34 <HAL_RCC_OscConfig+0x26c>)
 8000d4c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000d50:	6013      	str	r3, [r2, #0]
 8000d52:	4b78      	ldr	r3, [pc, #480]	; (8000f34 <HAL_RCC_OscConfig+0x26c>)
 8000d54:	681b      	ldr	r3, [r3, #0]
 8000d56:	4a77      	ldr	r2, [pc, #476]	; (8000f34 <HAL_RCC_OscConfig+0x26c>)
 8000d58:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000d5c:	6013      	str	r3, [r2, #0]
 8000d5e:	e01d      	b.n	8000d9c <HAL_RCC_OscConfig+0xd4>
 8000d60:	687b      	ldr	r3, [r7, #4]
 8000d62:	685b      	ldr	r3, [r3, #4]
 8000d64:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000d68:	d10c      	bne.n	8000d84 <HAL_RCC_OscConfig+0xbc>
 8000d6a:	4b72      	ldr	r3, [pc, #456]	; (8000f34 <HAL_RCC_OscConfig+0x26c>)
 8000d6c:	681b      	ldr	r3, [r3, #0]
 8000d6e:	4a71      	ldr	r2, [pc, #452]	; (8000f34 <HAL_RCC_OscConfig+0x26c>)
 8000d70:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000d74:	6013      	str	r3, [r2, #0]
 8000d76:	4b6f      	ldr	r3, [pc, #444]	; (8000f34 <HAL_RCC_OscConfig+0x26c>)
 8000d78:	681b      	ldr	r3, [r3, #0]
 8000d7a:	4a6e      	ldr	r2, [pc, #440]	; (8000f34 <HAL_RCC_OscConfig+0x26c>)
 8000d7c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000d80:	6013      	str	r3, [r2, #0]
 8000d82:	e00b      	b.n	8000d9c <HAL_RCC_OscConfig+0xd4>
 8000d84:	4b6b      	ldr	r3, [pc, #428]	; (8000f34 <HAL_RCC_OscConfig+0x26c>)
 8000d86:	681b      	ldr	r3, [r3, #0]
 8000d88:	4a6a      	ldr	r2, [pc, #424]	; (8000f34 <HAL_RCC_OscConfig+0x26c>)
 8000d8a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000d8e:	6013      	str	r3, [r2, #0]
 8000d90:	4b68      	ldr	r3, [pc, #416]	; (8000f34 <HAL_RCC_OscConfig+0x26c>)
 8000d92:	681b      	ldr	r3, [r3, #0]
 8000d94:	4a67      	ldr	r2, [pc, #412]	; (8000f34 <HAL_RCC_OscConfig+0x26c>)
 8000d96:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000d9a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000d9c:	687b      	ldr	r3, [r7, #4]
 8000d9e:	685b      	ldr	r3, [r3, #4]
 8000da0:	2b00      	cmp	r3, #0
 8000da2:	d013      	beq.n	8000dcc <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000da4:	f7ff fc5e 	bl	8000664 <HAL_GetTick>
 8000da8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000daa:	e008      	b.n	8000dbe <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000dac:	f7ff fc5a 	bl	8000664 <HAL_GetTick>
 8000db0:	4602      	mov	r2, r0
 8000db2:	693b      	ldr	r3, [r7, #16]
 8000db4:	1ad3      	subs	r3, r2, r3
 8000db6:	2b64      	cmp	r3, #100	; 0x64
 8000db8:	d901      	bls.n	8000dbe <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8000dba:	2303      	movs	r3, #3
 8000dbc:	e1fa      	b.n	80011b4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000dbe:	4b5d      	ldr	r3, [pc, #372]	; (8000f34 <HAL_RCC_OscConfig+0x26c>)
 8000dc0:	681b      	ldr	r3, [r3, #0]
 8000dc2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000dc6:	2b00      	cmp	r3, #0
 8000dc8:	d0f0      	beq.n	8000dac <HAL_RCC_OscConfig+0xe4>
 8000dca:	e014      	b.n	8000df6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000dcc:	f7ff fc4a 	bl	8000664 <HAL_GetTick>
 8000dd0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000dd2:	e008      	b.n	8000de6 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000dd4:	f7ff fc46 	bl	8000664 <HAL_GetTick>
 8000dd8:	4602      	mov	r2, r0
 8000dda:	693b      	ldr	r3, [r7, #16]
 8000ddc:	1ad3      	subs	r3, r2, r3
 8000dde:	2b64      	cmp	r3, #100	; 0x64
 8000de0:	d901      	bls.n	8000de6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8000de2:	2303      	movs	r3, #3
 8000de4:	e1e6      	b.n	80011b4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000de6:	4b53      	ldr	r3, [pc, #332]	; (8000f34 <HAL_RCC_OscConfig+0x26c>)
 8000de8:	681b      	ldr	r3, [r3, #0]
 8000dea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000dee:	2b00      	cmp	r3, #0
 8000df0:	d1f0      	bne.n	8000dd4 <HAL_RCC_OscConfig+0x10c>
 8000df2:	e000      	b.n	8000df6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000df4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000df6:	687b      	ldr	r3, [r7, #4]
 8000df8:	681b      	ldr	r3, [r3, #0]
 8000dfa:	f003 0302 	and.w	r3, r3, #2
 8000dfe:	2b00      	cmp	r3, #0
 8000e00:	d063      	beq.n	8000eca <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000e02:	4b4c      	ldr	r3, [pc, #304]	; (8000f34 <HAL_RCC_OscConfig+0x26c>)
 8000e04:	685b      	ldr	r3, [r3, #4]
 8000e06:	f003 030c 	and.w	r3, r3, #12
 8000e0a:	2b00      	cmp	r3, #0
 8000e0c:	d00b      	beq.n	8000e26 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000e0e:	4b49      	ldr	r3, [pc, #292]	; (8000f34 <HAL_RCC_OscConfig+0x26c>)
 8000e10:	685b      	ldr	r3, [r3, #4]
 8000e12:	f003 030c 	and.w	r3, r3, #12
 8000e16:	2b08      	cmp	r3, #8
 8000e18:	d11c      	bne.n	8000e54 <HAL_RCC_OscConfig+0x18c>
 8000e1a:	4b46      	ldr	r3, [pc, #280]	; (8000f34 <HAL_RCC_OscConfig+0x26c>)
 8000e1c:	685b      	ldr	r3, [r3, #4]
 8000e1e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000e22:	2b00      	cmp	r3, #0
 8000e24:	d116      	bne.n	8000e54 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000e26:	4b43      	ldr	r3, [pc, #268]	; (8000f34 <HAL_RCC_OscConfig+0x26c>)
 8000e28:	681b      	ldr	r3, [r3, #0]
 8000e2a:	f003 0302 	and.w	r3, r3, #2
 8000e2e:	2b00      	cmp	r3, #0
 8000e30:	d005      	beq.n	8000e3e <HAL_RCC_OscConfig+0x176>
 8000e32:	687b      	ldr	r3, [r7, #4]
 8000e34:	691b      	ldr	r3, [r3, #16]
 8000e36:	2b01      	cmp	r3, #1
 8000e38:	d001      	beq.n	8000e3e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8000e3a:	2301      	movs	r3, #1
 8000e3c:	e1ba      	b.n	80011b4 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000e3e:	4b3d      	ldr	r3, [pc, #244]	; (8000f34 <HAL_RCC_OscConfig+0x26c>)
 8000e40:	681b      	ldr	r3, [r3, #0]
 8000e42:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000e46:	687b      	ldr	r3, [r7, #4]
 8000e48:	695b      	ldr	r3, [r3, #20]
 8000e4a:	00db      	lsls	r3, r3, #3
 8000e4c:	4939      	ldr	r1, [pc, #228]	; (8000f34 <HAL_RCC_OscConfig+0x26c>)
 8000e4e:	4313      	orrs	r3, r2
 8000e50:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000e52:	e03a      	b.n	8000eca <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	691b      	ldr	r3, [r3, #16]
 8000e58:	2b00      	cmp	r3, #0
 8000e5a:	d020      	beq.n	8000e9e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000e5c:	4b36      	ldr	r3, [pc, #216]	; (8000f38 <HAL_RCC_OscConfig+0x270>)
 8000e5e:	2201      	movs	r2, #1
 8000e60:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e62:	f7ff fbff 	bl	8000664 <HAL_GetTick>
 8000e66:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000e68:	e008      	b.n	8000e7c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000e6a:	f7ff fbfb 	bl	8000664 <HAL_GetTick>
 8000e6e:	4602      	mov	r2, r0
 8000e70:	693b      	ldr	r3, [r7, #16]
 8000e72:	1ad3      	subs	r3, r2, r3
 8000e74:	2b02      	cmp	r3, #2
 8000e76:	d901      	bls.n	8000e7c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8000e78:	2303      	movs	r3, #3
 8000e7a:	e19b      	b.n	80011b4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000e7c:	4b2d      	ldr	r3, [pc, #180]	; (8000f34 <HAL_RCC_OscConfig+0x26c>)
 8000e7e:	681b      	ldr	r3, [r3, #0]
 8000e80:	f003 0302 	and.w	r3, r3, #2
 8000e84:	2b00      	cmp	r3, #0
 8000e86:	d0f0      	beq.n	8000e6a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000e88:	4b2a      	ldr	r3, [pc, #168]	; (8000f34 <HAL_RCC_OscConfig+0x26c>)
 8000e8a:	681b      	ldr	r3, [r3, #0]
 8000e8c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	695b      	ldr	r3, [r3, #20]
 8000e94:	00db      	lsls	r3, r3, #3
 8000e96:	4927      	ldr	r1, [pc, #156]	; (8000f34 <HAL_RCC_OscConfig+0x26c>)
 8000e98:	4313      	orrs	r3, r2
 8000e9a:	600b      	str	r3, [r1, #0]
 8000e9c:	e015      	b.n	8000eca <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000e9e:	4b26      	ldr	r3, [pc, #152]	; (8000f38 <HAL_RCC_OscConfig+0x270>)
 8000ea0:	2200      	movs	r2, #0
 8000ea2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000ea4:	f7ff fbde 	bl	8000664 <HAL_GetTick>
 8000ea8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000eaa:	e008      	b.n	8000ebe <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000eac:	f7ff fbda 	bl	8000664 <HAL_GetTick>
 8000eb0:	4602      	mov	r2, r0
 8000eb2:	693b      	ldr	r3, [r7, #16]
 8000eb4:	1ad3      	subs	r3, r2, r3
 8000eb6:	2b02      	cmp	r3, #2
 8000eb8:	d901      	bls.n	8000ebe <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8000eba:	2303      	movs	r3, #3
 8000ebc:	e17a      	b.n	80011b4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000ebe:	4b1d      	ldr	r3, [pc, #116]	; (8000f34 <HAL_RCC_OscConfig+0x26c>)
 8000ec0:	681b      	ldr	r3, [r3, #0]
 8000ec2:	f003 0302 	and.w	r3, r3, #2
 8000ec6:	2b00      	cmp	r3, #0
 8000ec8:	d1f0      	bne.n	8000eac <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	681b      	ldr	r3, [r3, #0]
 8000ece:	f003 0308 	and.w	r3, r3, #8
 8000ed2:	2b00      	cmp	r3, #0
 8000ed4:	d03a      	beq.n	8000f4c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000ed6:	687b      	ldr	r3, [r7, #4]
 8000ed8:	699b      	ldr	r3, [r3, #24]
 8000eda:	2b00      	cmp	r3, #0
 8000edc:	d019      	beq.n	8000f12 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000ede:	4b17      	ldr	r3, [pc, #92]	; (8000f3c <HAL_RCC_OscConfig+0x274>)
 8000ee0:	2201      	movs	r2, #1
 8000ee2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000ee4:	f7ff fbbe 	bl	8000664 <HAL_GetTick>
 8000ee8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000eea:	e008      	b.n	8000efe <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000eec:	f7ff fbba 	bl	8000664 <HAL_GetTick>
 8000ef0:	4602      	mov	r2, r0
 8000ef2:	693b      	ldr	r3, [r7, #16]
 8000ef4:	1ad3      	subs	r3, r2, r3
 8000ef6:	2b02      	cmp	r3, #2
 8000ef8:	d901      	bls.n	8000efe <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8000efa:	2303      	movs	r3, #3
 8000efc:	e15a      	b.n	80011b4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000efe:	4b0d      	ldr	r3, [pc, #52]	; (8000f34 <HAL_RCC_OscConfig+0x26c>)
 8000f00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f02:	f003 0302 	and.w	r3, r3, #2
 8000f06:	2b00      	cmp	r3, #0
 8000f08:	d0f0      	beq.n	8000eec <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8000f0a:	2001      	movs	r0, #1
 8000f0c:	f000 fada 	bl	80014c4 <RCC_Delay>
 8000f10:	e01c      	b.n	8000f4c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000f12:	4b0a      	ldr	r3, [pc, #40]	; (8000f3c <HAL_RCC_OscConfig+0x274>)
 8000f14:	2200      	movs	r2, #0
 8000f16:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000f18:	f7ff fba4 	bl	8000664 <HAL_GetTick>
 8000f1c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000f1e:	e00f      	b.n	8000f40 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000f20:	f7ff fba0 	bl	8000664 <HAL_GetTick>
 8000f24:	4602      	mov	r2, r0
 8000f26:	693b      	ldr	r3, [r7, #16]
 8000f28:	1ad3      	subs	r3, r2, r3
 8000f2a:	2b02      	cmp	r3, #2
 8000f2c:	d908      	bls.n	8000f40 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8000f2e:	2303      	movs	r3, #3
 8000f30:	e140      	b.n	80011b4 <HAL_RCC_OscConfig+0x4ec>
 8000f32:	bf00      	nop
 8000f34:	40021000 	.word	0x40021000
 8000f38:	42420000 	.word	0x42420000
 8000f3c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000f40:	4b9e      	ldr	r3, [pc, #632]	; (80011bc <HAL_RCC_OscConfig+0x4f4>)
 8000f42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f44:	f003 0302 	and.w	r3, r3, #2
 8000f48:	2b00      	cmp	r3, #0
 8000f4a:	d1e9      	bne.n	8000f20 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	681b      	ldr	r3, [r3, #0]
 8000f50:	f003 0304 	and.w	r3, r3, #4
 8000f54:	2b00      	cmp	r3, #0
 8000f56:	f000 80a6 	beq.w	80010a6 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000f5a:	2300      	movs	r3, #0
 8000f5c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000f5e:	4b97      	ldr	r3, [pc, #604]	; (80011bc <HAL_RCC_OscConfig+0x4f4>)
 8000f60:	69db      	ldr	r3, [r3, #28]
 8000f62:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f66:	2b00      	cmp	r3, #0
 8000f68:	d10d      	bne.n	8000f86 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000f6a:	4b94      	ldr	r3, [pc, #592]	; (80011bc <HAL_RCC_OscConfig+0x4f4>)
 8000f6c:	69db      	ldr	r3, [r3, #28]
 8000f6e:	4a93      	ldr	r2, [pc, #588]	; (80011bc <HAL_RCC_OscConfig+0x4f4>)
 8000f70:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000f74:	61d3      	str	r3, [r2, #28]
 8000f76:	4b91      	ldr	r3, [pc, #580]	; (80011bc <HAL_RCC_OscConfig+0x4f4>)
 8000f78:	69db      	ldr	r3, [r3, #28]
 8000f7a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f7e:	60bb      	str	r3, [r7, #8]
 8000f80:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8000f82:	2301      	movs	r3, #1
 8000f84:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000f86:	4b8e      	ldr	r3, [pc, #568]	; (80011c0 <HAL_RCC_OscConfig+0x4f8>)
 8000f88:	681b      	ldr	r3, [r3, #0]
 8000f8a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000f8e:	2b00      	cmp	r3, #0
 8000f90:	d118      	bne.n	8000fc4 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000f92:	4b8b      	ldr	r3, [pc, #556]	; (80011c0 <HAL_RCC_OscConfig+0x4f8>)
 8000f94:	681b      	ldr	r3, [r3, #0]
 8000f96:	4a8a      	ldr	r2, [pc, #552]	; (80011c0 <HAL_RCC_OscConfig+0x4f8>)
 8000f98:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000f9c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000f9e:	f7ff fb61 	bl	8000664 <HAL_GetTick>
 8000fa2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000fa4:	e008      	b.n	8000fb8 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000fa6:	f7ff fb5d 	bl	8000664 <HAL_GetTick>
 8000faa:	4602      	mov	r2, r0
 8000fac:	693b      	ldr	r3, [r7, #16]
 8000fae:	1ad3      	subs	r3, r2, r3
 8000fb0:	2b64      	cmp	r3, #100	; 0x64
 8000fb2:	d901      	bls.n	8000fb8 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8000fb4:	2303      	movs	r3, #3
 8000fb6:	e0fd      	b.n	80011b4 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000fb8:	4b81      	ldr	r3, [pc, #516]	; (80011c0 <HAL_RCC_OscConfig+0x4f8>)
 8000fba:	681b      	ldr	r3, [r3, #0]
 8000fbc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000fc0:	2b00      	cmp	r3, #0
 8000fc2:	d0f0      	beq.n	8000fa6 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	68db      	ldr	r3, [r3, #12]
 8000fc8:	2b01      	cmp	r3, #1
 8000fca:	d106      	bne.n	8000fda <HAL_RCC_OscConfig+0x312>
 8000fcc:	4b7b      	ldr	r3, [pc, #492]	; (80011bc <HAL_RCC_OscConfig+0x4f4>)
 8000fce:	6a1b      	ldr	r3, [r3, #32]
 8000fd0:	4a7a      	ldr	r2, [pc, #488]	; (80011bc <HAL_RCC_OscConfig+0x4f4>)
 8000fd2:	f043 0301 	orr.w	r3, r3, #1
 8000fd6:	6213      	str	r3, [r2, #32]
 8000fd8:	e02d      	b.n	8001036 <HAL_RCC_OscConfig+0x36e>
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	68db      	ldr	r3, [r3, #12]
 8000fde:	2b00      	cmp	r3, #0
 8000fe0:	d10c      	bne.n	8000ffc <HAL_RCC_OscConfig+0x334>
 8000fe2:	4b76      	ldr	r3, [pc, #472]	; (80011bc <HAL_RCC_OscConfig+0x4f4>)
 8000fe4:	6a1b      	ldr	r3, [r3, #32]
 8000fe6:	4a75      	ldr	r2, [pc, #468]	; (80011bc <HAL_RCC_OscConfig+0x4f4>)
 8000fe8:	f023 0301 	bic.w	r3, r3, #1
 8000fec:	6213      	str	r3, [r2, #32]
 8000fee:	4b73      	ldr	r3, [pc, #460]	; (80011bc <HAL_RCC_OscConfig+0x4f4>)
 8000ff0:	6a1b      	ldr	r3, [r3, #32]
 8000ff2:	4a72      	ldr	r2, [pc, #456]	; (80011bc <HAL_RCC_OscConfig+0x4f4>)
 8000ff4:	f023 0304 	bic.w	r3, r3, #4
 8000ff8:	6213      	str	r3, [r2, #32]
 8000ffa:	e01c      	b.n	8001036 <HAL_RCC_OscConfig+0x36e>
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	68db      	ldr	r3, [r3, #12]
 8001000:	2b05      	cmp	r3, #5
 8001002:	d10c      	bne.n	800101e <HAL_RCC_OscConfig+0x356>
 8001004:	4b6d      	ldr	r3, [pc, #436]	; (80011bc <HAL_RCC_OscConfig+0x4f4>)
 8001006:	6a1b      	ldr	r3, [r3, #32]
 8001008:	4a6c      	ldr	r2, [pc, #432]	; (80011bc <HAL_RCC_OscConfig+0x4f4>)
 800100a:	f043 0304 	orr.w	r3, r3, #4
 800100e:	6213      	str	r3, [r2, #32]
 8001010:	4b6a      	ldr	r3, [pc, #424]	; (80011bc <HAL_RCC_OscConfig+0x4f4>)
 8001012:	6a1b      	ldr	r3, [r3, #32]
 8001014:	4a69      	ldr	r2, [pc, #420]	; (80011bc <HAL_RCC_OscConfig+0x4f4>)
 8001016:	f043 0301 	orr.w	r3, r3, #1
 800101a:	6213      	str	r3, [r2, #32]
 800101c:	e00b      	b.n	8001036 <HAL_RCC_OscConfig+0x36e>
 800101e:	4b67      	ldr	r3, [pc, #412]	; (80011bc <HAL_RCC_OscConfig+0x4f4>)
 8001020:	6a1b      	ldr	r3, [r3, #32]
 8001022:	4a66      	ldr	r2, [pc, #408]	; (80011bc <HAL_RCC_OscConfig+0x4f4>)
 8001024:	f023 0301 	bic.w	r3, r3, #1
 8001028:	6213      	str	r3, [r2, #32]
 800102a:	4b64      	ldr	r3, [pc, #400]	; (80011bc <HAL_RCC_OscConfig+0x4f4>)
 800102c:	6a1b      	ldr	r3, [r3, #32]
 800102e:	4a63      	ldr	r2, [pc, #396]	; (80011bc <HAL_RCC_OscConfig+0x4f4>)
 8001030:	f023 0304 	bic.w	r3, r3, #4
 8001034:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	68db      	ldr	r3, [r3, #12]
 800103a:	2b00      	cmp	r3, #0
 800103c:	d015      	beq.n	800106a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800103e:	f7ff fb11 	bl	8000664 <HAL_GetTick>
 8001042:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001044:	e00a      	b.n	800105c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001046:	f7ff fb0d 	bl	8000664 <HAL_GetTick>
 800104a:	4602      	mov	r2, r0
 800104c:	693b      	ldr	r3, [r7, #16]
 800104e:	1ad3      	subs	r3, r2, r3
 8001050:	f241 3288 	movw	r2, #5000	; 0x1388
 8001054:	4293      	cmp	r3, r2
 8001056:	d901      	bls.n	800105c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001058:	2303      	movs	r3, #3
 800105a:	e0ab      	b.n	80011b4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800105c:	4b57      	ldr	r3, [pc, #348]	; (80011bc <HAL_RCC_OscConfig+0x4f4>)
 800105e:	6a1b      	ldr	r3, [r3, #32]
 8001060:	f003 0302 	and.w	r3, r3, #2
 8001064:	2b00      	cmp	r3, #0
 8001066:	d0ee      	beq.n	8001046 <HAL_RCC_OscConfig+0x37e>
 8001068:	e014      	b.n	8001094 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800106a:	f7ff fafb 	bl	8000664 <HAL_GetTick>
 800106e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001070:	e00a      	b.n	8001088 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001072:	f7ff faf7 	bl	8000664 <HAL_GetTick>
 8001076:	4602      	mov	r2, r0
 8001078:	693b      	ldr	r3, [r7, #16]
 800107a:	1ad3      	subs	r3, r2, r3
 800107c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001080:	4293      	cmp	r3, r2
 8001082:	d901      	bls.n	8001088 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001084:	2303      	movs	r3, #3
 8001086:	e095      	b.n	80011b4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001088:	4b4c      	ldr	r3, [pc, #304]	; (80011bc <HAL_RCC_OscConfig+0x4f4>)
 800108a:	6a1b      	ldr	r3, [r3, #32]
 800108c:	f003 0302 	and.w	r3, r3, #2
 8001090:	2b00      	cmp	r3, #0
 8001092:	d1ee      	bne.n	8001072 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001094:	7dfb      	ldrb	r3, [r7, #23]
 8001096:	2b01      	cmp	r3, #1
 8001098:	d105      	bne.n	80010a6 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800109a:	4b48      	ldr	r3, [pc, #288]	; (80011bc <HAL_RCC_OscConfig+0x4f4>)
 800109c:	69db      	ldr	r3, [r3, #28]
 800109e:	4a47      	ldr	r2, [pc, #284]	; (80011bc <HAL_RCC_OscConfig+0x4f4>)
 80010a0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80010a4:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	69db      	ldr	r3, [r3, #28]
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	f000 8081 	beq.w	80011b2 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80010b0:	4b42      	ldr	r3, [pc, #264]	; (80011bc <HAL_RCC_OscConfig+0x4f4>)
 80010b2:	685b      	ldr	r3, [r3, #4]
 80010b4:	f003 030c 	and.w	r3, r3, #12
 80010b8:	2b08      	cmp	r3, #8
 80010ba:	d061      	beq.n	8001180 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	69db      	ldr	r3, [r3, #28]
 80010c0:	2b02      	cmp	r3, #2
 80010c2:	d146      	bne.n	8001152 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80010c4:	4b3f      	ldr	r3, [pc, #252]	; (80011c4 <HAL_RCC_OscConfig+0x4fc>)
 80010c6:	2200      	movs	r2, #0
 80010c8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80010ca:	f7ff facb 	bl	8000664 <HAL_GetTick>
 80010ce:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80010d0:	e008      	b.n	80010e4 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80010d2:	f7ff fac7 	bl	8000664 <HAL_GetTick>
 80010d6:	4602      	mov	r2, r0
 80010d8:	693b      	ldr	r3, [r7, #16]
 80010da:	1ad3      	subs	r3, r2, r3
 80010dc:	2b02      	cmp	r3, #2
 80010de:	d901      	bls.n	80010e4 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80010e0:	2303      	movs	r3, #3
 80010e2:	e067      	b.n	80011b4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80010e4:	4b35      	ldr	r3, [pc, #212]	; (80011bc <HAL_RCC_OscConfig+0x4f4>)
 80010e6:	681b      	ldr	r3, [r3, #0]
 80010e8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80010ec:	2b00      	cmp	r3, #0
 80010ee:	d1f0      	bne.n	80010d2 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	6a1b      	ldr	r3, [r3, #32]
 80010f4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80010f8:	d108      	bne.n	800110c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80010fa:	4b30      	ldr	r3, [pc, #192]	; (80011bc <HAL_RCC_OscConfig+0x4f4>)
 80010fc:	685b      	ldr	r3, [r3, #4]
 80010fe:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	689b      	ldr	r3, [r3, #8]
 8001106:	492d      	ldr	r1, [pc, #180]	; (80011bc <HAL_RCC_OscConfig+0x4f4>)
 8001108:	4313      	orrs	r3, r2
 800110a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800110c:	4b2b      	ldr	r3, [pc, #172]	; (80011bc <HAL_RCC_OscConfig+0x4f4>)
 800110e:	685b      	ldr	r3, [r3, #4]
 8001110:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	6a19      	ldr	r1, [r3, #32]
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800111c:	430b      	orrs	r3, r1
 800111e:	4927      	ldr	r1, [pc, #156]	; (80011bc <HAL_RCC_OscConfig+0x4f4>)
 8001120:	4313      	orrs	r3, r2
 8001122:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001124:	4b27      	ldr	r3, [pc, #156]	; (80011c4 <HAL_RCC_OscConfig+0x4fc>)
 8001126:	2201      	movs	r2, #1
 8001128:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800112a:	f7ff fa9b 	bl	8000664 <HAL_GetTick>
 800112e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001130:	e008      	b.n	8001144 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001132:	f7ff fa97 	bl	8000664 <HAL_GetTick>
 8001136:	4602      	mov	r2, r0
 8001138:	693b      	ldr	r3, [r7, #16]
 800113a:	1ad3      	subs	r3, r2, r3
 800113c:	2b02      	cmp	r3, #2
 800113e:	d901      	bls.n	8001144 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001140:	2303      	movs	r3, #3
 8001142:	e037      	b.n	80011b4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001144:	4b1d      	ldr	r3, [pc, #116]	; (80011bc <HAL_RCC_OscConfig+0x4f4>)
 8001146:	681b      	ldr	r3, [r3, #0]
 8001148:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800114c:	2b00      	cmp	r3, #0
 800114e:	d0f0      	beq.n	8001132 <HAL_RCC_OscConfig+0x46a>
 8001150:	e02f      	b.n	80011b2 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001152:	4b1c      	ldr	r3, [pc, #112]	; (80011c4 <HAL_RCC_OscConfig+0x4fc>)
 8001154:	2200      	movs	r2, #0
 8001156:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001158:	f7ff fa84 	bl	8000664 <HAL_GetTick>
 800115c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800115e:	e008      	b.n	8001172 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001160:	f7ff fa80 	bl	8000664 <HAL_GetTick>
 8001164:	4602      	mov	r2, r0
 8001166:	693b      	ldr	r3, [r7, #16]
 8001168:	1ad3      	subs	r3, r2, r3
 800116a:	2b02      	cmp	r3, #2
 800116c:	d901      	bls.n	8001172 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800116e:	2303      	movs	r3, #3
 8001170:	e020      	b.n	80011b4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001172:	4b12      	ldr	r3, [pc, #72]	; (80011bc <HAL_RCC_OscConfig+0x4f4>)
 8001174:	681b      	ldr	r3, [r3, #0]
 8001176:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800117a:	2b00      	cmp	r3, #0
 800117c:	d1f0      	bne.n	8001160 <HAL_RCC_OscConfig+0x498>
 800117e:	e018      	b.n	80011b2 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	69db      	ldr	r3, [r3, #28]
 8001184:	2b01      	cmp	r3, #1
 8001186:	d101      	bne.n	800118c <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8001188:	2301      	movs	r3, #1
 800118a:	e013      	b.n	80011b4 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800118c:	4b0b      	ldr	r3, [pc, #44]	; (80011bc <HAL_RCC_OscConfig+0x4f4>)
 800118e:	685b      	ldr	r3, [r3, #4]
 8001190:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001192:	68fb      	ldr	r3, [r7, #12]
 8001194:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	6a1b      	ldr	r3, [r3, #32]
 800119c:	429a      	cmp	r2, r3
 800119e:	d106      	bne.n	80011ae <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80011a0:	68fb      	ldr	r3, [r7, #12]
 80011a2:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80011aa:	429a      	cmp	r2, r3
 80011ac:	d001      	beq.n	80011b2 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 80011ae:	2301      	movs	r3, #1
 80011b0:	e000      	b.n	80011b4 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 80011b2:	2300      	movs	r3, #0
}
 80011b4:	4618      	mov	r0, r3
 80011b6:	3718      	adds	r7, #24
 80011b8:	46bd      	mov	sp, r7
 80011ba:	bd80      	pop	{r7, pc}
 80011bc:	40021000 	.word	0x40021000
 80011c0:	40007000 	.word	0x40007000
 80011c4:	42420060 	.word	0x42420060

080011c8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80011c8:	b580      	push	{r7, lr}
 80011ca:	b084      	sub	sp, #16
 80011cc:	af00      	add	r7, sp, #0
 80011ce:	6078      	str	r0, [r7, #4]
 80011d0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	2b00      	cmp	r3, #0
 80011d6:	d101      	bne.n	80011dc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80011d8:	2301      	movs	r3, #1
 80011da:	e0d0      	b.n	800137e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80011dc:	4b6a      	ldr	r3, [pc, #424]	; (8001388 <HAL_RCC_ClockConfig+0x1c0>)
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	f003 0307 	and.w	r3, r3, #7
 80011e4:	683a      	ldr	r2, [r7, #0]
 80011e6:	429a      	cmp	r2, r3
 80011e8:	d910      	bls.n	800120c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80011ea:	4b67      	ldr	r3, [pc, #412]	; (8001388 <HAL_RCC_ClockConfig+0x1c0>)
 80011ec:	681b      	ldr	r3, [r3, #0]
 80011ee:	f023 0207 	bic.w	r2, r3, #7
 80011f2:	4965      	ldr	r1, [pc, #404]	; (8001388 <HAL_RCC_ClockConfig+0x1c0>)
 80011f4:	683b      	ldr	r3, [r7, #0]
 80011f6:	4313      	orrs	r3, r2
 80011f8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80011fa:	4b63      	ldr	r3, [pc, #396]	; (8001388 <HAL_RCC_ClockConfig+0x1c0>)
 80011fc:	681b      	ldr	r3, [r3, #0]
 80011fe:	f003 0307 	and.w	r3, r3, #7
 8001202:	683a      	ldr	r2, [r7, #0]
 8001204:	429a      	cmp	r2, r3
 8001206:	d001      	beq.n	800120c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001208:	2301      	movs	r3, #1
 800120a:	e0b8      	b.n	800137e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	681b      	ldr	r3, [r3, #0]
 8001210:	f003 0302 	and.w	r3, r3, #2
 8001214:	2b00      	cmp	r3, #0
 8001216:	d020      	beq.n	800125a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	681b      	ldr	r3, [r3, #0]
 800121c:	f003 0304 	and.w	r3, r3, #4
 8001220:	2b00      	cmp	r3, #0
 8001222:	d005      	beq.n	8001230 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001224:	4b59      	ldr	r3, [pc, #356]	; (800138c <HAL_RCC_ClockConfig+0x1c4>)
 8001226:	685b      	ldr	r3, [r3, #4]
 8001228:	4a58      	ldr	r2, [pc, #352]	; (800138c <HAL_RCC_ClockConfig+0x1c4>)
 800122a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800122e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	681b      	ldr	r3, [r3, #0]
 8001234:	f003 0308 	and.w	r3, r3, #8
 8001238:	2b00      	cmp	r3, #0
 800123a:	d005      	beq.n	8001248 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800123c:	4b53      	ldr	r3, [pc, #332]	; (800138c <HAL_RCC_ClockConfig+0x1c4>)
 800123e:	685b      	ldr	r3, [r3, #4]
 8001240:	4a52      	ldr	r2, [pc, #328]	; (800138c <HAL_RCC_ClockConfig+0x1c4>)
 8001242:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8001246:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001248:	4b50      	ldr	r3, [pc, #320]	; (800138c <HAL_RCC_ClockConfig+0x1c4>)
 800124a:	685b      	ldr	r3, [r3, #4]
 800124c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	689b      	ldr	r3, [r3, #8]
 8001254:	494d      	ldr	r1, [pc, #308]	; (800138c <HAL_RCC_ClockConfig+0x1c4>)
 8001256:	4313      	orrs	r3, r2
 8001258:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	681b      	ldr	r3, [r3, #0]
 800125e:	f003 0301 	and.w	r3, r3, #1
 8001262:	2b00      	cmp	r3, #0
 8001264:	d040      	beq.n	80012e8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	685b      	ldr	r3, [r3, #4]
 800126a:	2b01      	cmp	r3, #1
 800126c:	d107      	bne.n	800127e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800126e:	4b47      	ldr	r3, [pc, #284]	; (800138c <HAL_RCC_ClockConfig+0x1c4>)
 8001270:	681b      	ldr	r3, [r3, #0]
 8001272:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001276:	2b00      	cmp	r3, #0
 8001278:	d115      	bne.n	80012a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800127a:	2301      	movs	r3, #1
 800127c:	e07f      	b.n	800137e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	685b      	ldr	r3, [r3, #4]
 8001282:	2b02      	cmp	r3, #2
 8001284:	d107      	bne.n	8001296 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001286:	4b41      	ldr	r3, [pc, #260]	; (800138c <HAL_RCC_ClockConfig+0x1c4>)
 8001288:	681b      	ldr	r3, [r3, #0]
 800128a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800128e:	2b00      	cmp	r3, #0
 8001290:	d109      	bne.n	80012a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001292:	2301      	movs	r3, #1
 8001294:	e073      	b.n	800137e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001296:	4b3d      	ldr	r3, [pc, #244]	; (800138c <HAL_RCC_ClockConfig+0x1c4>)
 8001298:	681b      	ldr	r3, [r3, #0]
 800129a:	f003 0302 	and.w	r3, r3, #2
 800129e:	2b00      	cmp	r3, #0
 80012a0:	d101      	bne.n	80012a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80012a2:	2301      	movs	r3, #1
 80012a4:	e06b      	b.n	800137e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80012a6:	4b39      	ldr	r3, [pc, #228]	; (800138c <HAL_RCC_ClockConfig+0x1c4>)
 80012a8:	685b      	ldr	r3, [r3, #4]
 80012aa:	f023 0203 	bic.w	r2, r3, #3
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	685b      	ldr	r3, [r3, #4]
 80012b2:	4936      	ldr	r1, [pc, #216]	; (800138c <HAL_RCC_ClockConfig+0x1c4>)
 80012b4:	4313      	orrs	r3, r2
 80012b6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80012b8:	f7ff f9d4 	bl	8000664 <HAL_GetTick>
 80012bc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80012be:	e00a      	b.n	80012d6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80012c0:	f7ff f9d0 	bl	8000664 <HAL_GetTick>
 80012c4:	4602      	mov	r2, r0
 80012c6:	68fb      	ldr	r3, [r7, #12]
 80012c8:	1ad3      	subs	r3, r2, r3
 80012ca:	f241 3288 	movw	r2, #5000	; 0x1388
 80012ce:	4293      	cmp	r3, r2
 80012d0:	d901      	bls.n	80012d6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80012d2:	2303      	movs	r3, #3
 80012d4:	e053      	b.n	800137e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80012d6:	4b2d      	ldr	r3, [pc, #180]	; (800138c <HAL_RCC_ClockConfig+0x1c4>)
 80012d8:	685b      	ldr	r3, [r3, #4]
 80012da:	f003 020c 	and.w	r2, r3, #12
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	685b      	ldr	r3, [r3, #4]
 80012e2:	009b      	lsls	r3, r3, #2
 80012e4:	429a      	cmp	r2, r3
 80012e6:	d1eb      	bne.n	80012c0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80012e8:	4b27      	ldr	r3, [pc, #156]	; (8001388 <HAL_RCC_ClockConfig+0x1c0>)
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	f003 0307 	and.w	r3, r3, #7
 80012f0:	683a      	ldr	r2, [r7, #0]
 80012f2:	429a      	cmp	r2, r3
 80012f4:	d210      	bcs.n	8001318 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80012f6:	4b24      	ldr	r3, [pc, #144]	; (8001388 <HAL_RCC_ClockConfig+0x1c0>)
 80012f8:	681b      	ldr	r3, [r3, #0]
 80012fa:	f023 0207 	bic.w	r2, r3, #7
 80012fe:	4922      	ldr	r1, [pc, #136]	; (8001388 <HAL_RCC_ClockConfig+0x1c0>)
 8001300:	683b      	ldr	r3, [r7, #0]
 8001302:	4313      	orrs	r3, r2
 8001304:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001306:	4b20      	ldr	r3, [pc, #128]	; (8001388 <HAL_RCC_ClockConfig+0x1c0>)
 8001308:	681b      	ldr	r3, [r3, #0]
 800130a:	f003 0307 	and.w	r3, r3, #7
 800130e:	683a      	ldr	r2, [r7, #0]
 8001310:	429a      	cmp	r2, r3
 8001312:	d001      	beq.n	8001318 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001314:	2301      	movs	r3, #1
 8001316:	e032      	b.n	800137e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	681b      	ldr	r3, [r3, #0]
 800131c:	f003 0304 	and.w	r3, r3, #4
 8001320:	2b00      	cmp	r3, #0
 8001322:	d008      	beq.n	8001336 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001324:	4b19      	ldr	r3, [pc, #100]	; (800138c <HAL_RCC_ClockConfig+0x1c4>)
 8001326:	685b      	ldr	r3, [r3, #4]
 8001328:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	68db      	ldr	r3, [r3, #12]
 8001330:	4916      	ldr	r1, [pc, #88]	; (800138c <HAL_RCC_ClockConfig+0x1c4>)
 8001332:	4313      	orrs	r3, r2
 8001334:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	681b      	ldr	r3, [r3, #0]
 800133a:	f003 0308 	and.w	r3, r3, #8
 800133e:	2b00      	cmp	r3, #0
 8001340:	d009      	beq.n	8001356 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001342:	4b12      	ldr	r3, [pc, #72]	; (800138c <HAL_RCC_ClockConfig+0x1c4>)
 8001344:	685b      	ldr	r3, [r3, #4]
 8001346:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	691b      	ldr	r3, [r3, #16]
 800134e:	00db      	lsls	r3, r3, #3
 8001350:	490e      	ldr	r1, [pc, #56]	; (800138c <HAL_RCC_ClockConfig+0x1c4>)
 8001352:	4313      	orrs	r3, r2
 8001354:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001356:	f000 f821 	bl	800139c <HAL_RCC_GetSysClockFreq>
 800135a:	4601      	mov	r1, r0
 800135c:	4b0b      	ldr	r3, [pc, #44]	; (800138c <HAL_RCC_ClockConfig+0x1c4>)
 800135e:	685b      	ldr	r3, [r3, #4]
 8001360:	091b      	lsrs	r3, r3, #4
 8001362:	f003 030f 	and.w	r3, r3, #15
 8001366:	4a0a      	ldr	r2, [pc, #40]	; (8001390 <HAL_RCC_ClockConfig+0x1c8>)
 8001368:	5cd3      	ldrb	r3, [r2, r3]
 800136a:	fa21 f303 	lsr.w	r3, r1, r3
 800136e:	4a09      	ldr	r2, [pc, #36]	; (8001394 <HAL_RCC_ClockConfig+0x1cc>)
 8001370:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001372:	4b09      	ldr	r3, [pc, #36]	; (8001398 <HAL_RCC_ClockConfig+0x1d0>)
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	4618      	mov	r0, r3
 8001378:	f7ff f932 	bl	80005e0 <HAL_InitTick>

  return HAL_OK;
 800137c:	2300      	movs	r3, #0
}
 800137e:	4618      	mov	r0, r3
 8001380:	3710      	adds	r7, #16
 8001382:	46bd      	mov	sp, r7
 8001384:	bd80      	pop	{r7, pc}
 8001386:	bf00      	nop
 8001388:	40022000 	.word	0x40022000
 800138c:	40021000 	.word	0x40021000
 8001390:	080025a4 	.word	0x080025a4
 8001394:	20000000 	.word	0x20000000
 8001398:	20000004 	.word	0x20000004

0800139c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800139c:	b490      	push	{r4, r7}
 800139e:	b08a      	sub	sp, #40	; 0x28
 80013a0:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80013a2:	4b2a      	ldr	r3, [pc, #168]	; (800144c <HAL_RCC_GetSysClockFreq+0xb0>)
 80013a4:	1d3c      	adds	r4, r7, #4
 80013a6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80013a8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80013ac:	4b28      	ldr	r3, [pc, #160]	; (8001450 <HAL_RCC_GetSysClockFreq+0xb4>)
 80013ae:	881b      	ldrh	r3, [r3, #0]
 80013b0:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80013b2:	2300      	movs	r3, #0
 80013b4:	61fb      	str	r3, [r7, #28]
 80013b6:	2300      	movs	r3, #0
 80013b8:	61bb      	str	r3, [r7, #24]
 80013ba:	2300      	movs	r3, #0
 80013bc:	627b      	str	r3, [r7, #36]	; 0x24
 80013be:	2300      	movs	r3, #0
 80013c0:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80013c2:	2300      	movs	r3, #0
 80013c4:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80013c6:	4b23      	ldr	r3, [pc, #140]	; (8001454 <HAL_RCC_GetSysClockFreq+0xb8>)
 80013c8:	685b      	ldr	r3, [r3, #4]
 80013ca:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80013cc:	69fb      	ldr	r3, [r7, #28]
 80013ce:	f003 030c 	and.w	r3, r3, #12
 80013d2:	2b04      	cmp	r3, #4
 80013d4:	d002      	beq.n	80013dc <HAL_RCC_GetSysClockFreq+0x40>
 80013d6:	2b08      	cmp	r3, #8
 80013d8:	d003      	beq.n	80013e2 <HAL_RCC_GetSysClockFreq+0x46>
 80013da:	e02d      	b.n	8001438 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80013dc:	4b1e      	ldr	r3, [pc, #120]	; (8001458 <HAL_RCC_GetSysClockFreq+0xbc>)
 80013de:	623b      	str	r3, [r7, #32]
      break;
 80013e0:	e02d      	b.n	800143e <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80013e2:	69fb      	ldr	r3, [r7, #28]
 80013e4:	0c9b      	lsrs	r3, r3, #18
 80013e6:	f003 030f 	and.w	r3, r3, #15
 80013ea:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80013ee:	4413      	add	r3, r2
 80013f0:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80013f4:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80013f6:	69fb      	ldr	r3, [r7, #28]
 80013f8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	d013      	beq.n	8001428 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001400:	4b14      	ldr	r3, [pc, #80]	; (8001454 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001402:	685b      	ldr	r3, [r3, #4]
 8001404:	0c5b      	lsrs	r3, r3, #17
 8001406:	f003 0301 	and.w	r3, r3, #1
 800140a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800140e:	4413      	add	r3, r2
 8001410:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8001414:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001416:	697b      	ldr	r3, [r7, #20]
 8001418:	4a0f      	ldr	r2, [pc, #60]	; (8001458 <HAL_RCC_GetSysClockFreq+0xbc>)
 800141a:	fb02 f203 	mul.w	r2, r2, r3
 800141e:	69bb      	ldr	r3, [r7, #24]
 8001420:	fbb2 f3f3 	udiv	r3, r2, r3
 8001424:	627b      	str	r3, [r7, #36]	; 0x24
 8001426:	e004      	b.n	8001432 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001428:	697b      	ldr	r3, [r7, #20]
 800142a:	4a0c      	ldr	r2, [pc, #48]	; (800145c <HAL_RCC_GetSysClockFreq+0xc0>)
 800142c:	fb02 f303 	mul.w	r3, r2, r3
 8001430:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8001432:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001434:	623b      	str	r3, [r7, #32]
      break;
 8001436:	e002      	b.n	800143e <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001438:	4b07      	ldr	r3, [pc, #28]	; (8001458 <HAL_RCC_GetSysClockFreq+0xbc>)
 800143a:	623b      	str	r3, [r7, #32]
      break;
 800143c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800143e:	6a3b      	ldr	r3, [r7, #32]
}
 8001440:	4618      	mov	r0, r3
 8001442:	3728      	adds	r7, #40	; 0x28
 8001444:	46bd      	mov	sp, r7
 8001446:	bc90      	pop	{r4, r7}
 8001448:	4770      	bx	lr
 800144a:	bf00      	nop
 800144c:	08002590 	.word	0x08002590
 8001450:	080025a0 	.word	0x080025a0
 8001454:	40021000 	.word	0x40021000
 8001458:	007a1200 	.word	0x007a1200
 800145c:	003d0900 	.word	0x003d0900

08001460 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001460:	b480      	push	{r7}
 8001462:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001464:	4b02      	ldr	r3, [pc, #8]	; (8001470 <HAL_RCC_GetHCLKFreq+0x10>)
 8001466:	681b      	ldr	r3, [r3, #0]
}
 8001468:	4618      	mov	r0, r3
 800146a:	46bd      	mov	sp, r7
 800146c:	bc80      	pop	{r7}
 800146e:	4770      	bx	lr
 8001470:	20000000 	.word	0x20000000

08001474 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001474:	b580      	push	{r7, lr}
 8001476:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001478:	f7ff fff2 	bl	8001460 <HAL_RCC_GetHCLKFreq>
 800147c:	4601      	mov	r1, r0
 800147e:	4b05      	ldr	r3, [pc, #20]	; (8001494 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001480:	685b      	ldr	r3, [r3, #4]
 8001482:	0a1b      	lsrs	r3, r3, #8
 8001484:	f003 0307 	and.w	r3, r3, #7
 8001488:	4a03      	ldr	r2, [pc, #12]	; (8001498 <HAL_RCC_GetPCLK1Freq+0x24>)
 800148a:	5cd3      	ldrb	r3, [r2, r3]
 800148c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001490:	4618      	mov	r0, r3
 8001492:	bd80      	pop	{r7, pc}
 8001494:	40021000 	.word	0x40021000
 8001498:	080025b4 	.word	0x080025b4

0800149c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800149c:	b580      	push	{r7, lr}
 800149e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80014a0:	f7ff ffde 	bl	8001460 <HAL_RCC_GetHCLKFreq>
 80014a4:	4601      	mov	r1, r0
 80014a6:	4b05      	ldr	r3, [pc, #20]	; (80014bc <HAL_RCC_GetPCLK2Freq+0x20>)
 80014a8:	685b      	ldr	r3, [r3, #4]
 80014aa:	0adb      	lsrs	r3, r3, #11
 80014ac:	f003 0307 	and.w	r3, r3, #7
 80014b0:	4a03      	ldr	r2, [pc, #12]	; (80014c0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80014b2:	5cd3      	ldrb	r3, [r2, r3]
 80014b4:	fa21 f303 	lsr.w	r3, r1, r3
}
 80014b8:	4618      	mov	r0, r3
 80014ba:	bd80      	pop	{r7, pc}
 80014bc:	40021000 	.word	0x40021000
 80014c0:	080025b4 	.word	0x080025b4

080014c4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80014c4:	b480      	push	{r7}
 80014c6:	b085      	sub	sp, #20
 80014c8:	af00      	add	r7, sp, #0
 80014ca:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80014cc:	4b0a      	ldr	r3, [pc, #40]	; (80014f8 <RCC_Delay+0x34>)
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	4a0a      	ldr	r2, [pc, #40]	; (80014fc <RCC_Delay+0x38>)
 80014d2:	fba2 2303 	umull	r2, r3, r2, r3
 80014d6:	0a5b      	lsrs	r3, r3, #9
 80014d8:	687a      	ldr	r2, [r7, #4]
 80014da:	fb02 f303 	mul.w	r3, r2, r3
 80014de:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80014e0:	bf00      	nop
  }
  while (Delay --);
 80014e2:	68fb      	ldr	r3, [r7, #12]
 80014e4:	1e5a      	subs	r2, r3, #1
 80014e6:	60fa      	str	r2, [r7, #12]
 80014e8:	2b00      	cmp	r3, #0
 80014ea:	d1f9      	bne.n	80014e0 <RCC_Delay+0x1c>
}
 80014ec:	bf00      	nop
 80014ee:	3714      	adds	r7, #20
 80014f0:	46bd      	mov	sp, r7
 80014f2:	bc80      	pop	{r7}
 80014f4:	4770      	bx	lr
 80014f6:	bf00      	nop
 80014f8:	20000000 	.word	0x20000000
 80014fc:	10624dd3 	.word	0x10624dd3

08001500 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001500:	b580      	push	{r7, lr}
 8001502:	b082      	sub	sp, #8
 8001504:	af00      	add	r7, sp, #0
 8001506:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	2b00      	cmp	r3, #0
 800150c:	d101      	bne.n	8001512 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800150e:	2301      	movs	r3, #1
 8001510:	e03f      	b.n	8001592 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8001518:	b2db      	uxtb	r3, r3
 800151a:	2b00      	cmp	r3, #0
 800151c:	d106      	bne.n	800152c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	2200      	movs	r2, #0
 8001522:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001526:	6878      	ldr	r0, [r7, #4]
 8001528:	f7fe ff54 	bl	80003d4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	2224      	movs	r2, #36	; 0x24
 8001530:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	68da      	ldr	r2, [r3, #12]
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001542:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001544:	6878      	ldr	r0, [r7, #4]
 8001546:	f000 fb39 	bl	8001bbc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	691a      	ldr	r2, [r3, #16]
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001558:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	681b      	ldr	r3, [r3, #0]
 800155e:	695a      	ldr	r2, [r3, #20]
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001568:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	68da      	ldr	r2, [r3, #12]
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001578:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	2200      	movs	r2, #0
 800157e:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	2220      	movs	r2, #32
 8001584:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	2220      	movs	r2, #32
 800158c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8001590:	2300      	movs	r3, #0
}
 8001592:	4618      	mov	r0, r3
 8001594:	3708      	adds	r7, #8
 8001596:	46bd      	mov	sp, r7
 8001598:	bd80      	pop	{r7, pc}

0800159a <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800159a:	b580      	push	{r7, lr}
 800159c:	b08a      	sub	sp, #40	; 0x28
 800159e:	af02      	add	r7, sp, #8
 80015a0:	60f8      	str	r0, [r7, #12]
 80015a2:	60b9      	str	r1, [r7, #8]
 80015a4:	603b      	str	r3, [r7, #0]
 80015a6:	4613      	mov	r3, r2
 80015a8:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80015aa:	2300      	movs	r3, #0
 80015ac:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80015ae:	68fb      	ldr	r3, [r7, #12]
 80015b0:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80015b4:	b2db      	uxtb	r3, r3
 80015b6:	2b20      	cmp	r3, #32
 80015b8:	d17c      	bne.n	80016b4 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80015ba:	68bb      	ldr	r3, [r7, #8]
 80015bc:	2b00      	cmp	r3, #0
 80015be:	d002      	beq.n	80015c6 <HAL_UART_Transmit+0x2c>
 80015c0:	88fb      	ldrh	r3, [r7, #6]
 80015c2:	2b00      	cmp	r3, #0
 80015c4:	d101      	bne.n	80015ca <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80015c6:	2301      	movs	r3, #1
 80015c8:	e075      	b.n	80016b6 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80015ca:	68fb      	ldr	r3, [r7, #12]
 80015cc:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80015d0:	2b01      	cmp	r3, #1
 80015d2:	d101      	bne.n	80015d8 <HAL_UART_Transmit+0x3e>
 80015d4:	2302      	movs	r3, #2
 80015d6:	e06e      	b.n	80016b6 <HAL_UART_Transmit+0x11c>
 80015d8:	68fb      	ldr	r3, [r7, #12]
 80015da:	2201      	movs	r2, #1
 80015dc:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80015e0:	68fb      	ldr	r3, [r7, #12]
 80015e2:	2200      	movs	r2, #0
 80015e4:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80015e6:	68fb      	ldr	r3, [r7, #12]
 80015e8:	2221      	movs	r2, #33	; 0x21
 80015ea:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 80015ee:	f7ff f839 	bl	8000664 <HAL_GetTick>
 80015f2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80015f4:	68fb      	ldr	r3, [r7, #12]
 80015f6:	88fa      	ldrh	r2, [r7, #6]
 80015f8:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80015fa:	68fb      	ldr	r3, [r7, #12]
 80015fc:	88fa      	ldrh	r2, [r7, #6]
 80015fe:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001600:	68fb      	ldr	r3, [r7, #12]
 8001602:	689b      	ldr	r3, [r3, #8]
 8001604:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001608:	d108      	bne.n	800161c <HAL_UART_Transmit+0x82>
 800160a:	68fb      	ldr	r3, [r7, #12]
 800160c:	691b      	ldr	r3, [r3, #16]
 800160e:	2b00      	cmp	r3, #0
 8001610:	d104      	bne.n	800161c <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8001612:	2300      	movs	r3, #0
 8001614:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8001616:	68bb      	ldr	r3, [r7, #8]
 8001618:	61bb      	str	r3, [r7, #24]
 800161a:	e003      	b.n	8001624 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 800161c:	68bb      	ldr	r3, [r7, #8]
 800161e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8001620:	2300      	movs	r3, #0
 8001622:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8001624:	68fb      	ldr	r3, [r7, #12]
 8001626:	2200      	movs	r2, #0
 8001628:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 800162c:	e02a      	b.n	8001684 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800162e:	683b      	ldr	r3, [r7, #0]
 8001630:	9300      	str	r3, [sp, #0]
 8001632:	697b      	ldr	r3, [r7, #20]
 8001634:	2200      	movs	r2, #0
 8001636:	2180      	movs	r1, #128	; 0x80
 8001638:	68f8      	ldr	r0, [r7, #12]
 800163a:	f000 f95c 	bl	80018f6 <UART_WaitOnFlagUntilTimeout>
 800163e:	4603      	mov	r3, r0
 8001640:	2b00      	cmp	r3, #0
 8001642:	d001      	beq.n	8001648 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8001644:	2303      	movs	r3, #3
 8001646:	e036      	b.n	80016b6 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8001648:	69fb      	ldr	r3, [r7, #28]
 800164a:	2b00      	cmp	r3, #0
 800164c:	d10b      	bne.n	8001666 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800164e:	69bb      	ldr	r3, [r7, #24]
 8001650:	881b      	ldrh	r3, [r3, #0]
 8001652:	461a      	mov	r2, r3
 8001654:	68fb      	ldr	r3, [r7, #12]
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800165c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800165e:	69bb      	ldr	r3, [r7, #24]
 8001660:	3302      	adds	r3, #2
 8001662:	61bb      	str	r3, [r7, #24]
 8001664:	e007      	b.n	8001676 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8001666:	69fb      	ldr	r3, [r7, #28]
 8001668:	781a      	ldrb	r2, [r3, #0]
 800166a:	68fb      	ldr	r3, [r7, #12]
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8001670:	69fb      	ldr	r3, [r7, #28]
 8001672:	3301      	adds	r3, #1
 8001674:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8001676:	68fb      	ldr	r3, [r7, #12]
 8001678:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800167a:	b29b      	uxth	r3, r3
 800167c:	3b01      	subs	r3, #1
 800167e:	b29a      	uxth	r2, r3
 8001680:	68fb      	ldr	r3, [r7, #12]
 8001682:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8001684:	68fb      	ldr	r3, [r7, #12]
 8001686:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001688:	b29b      	uxth	r3, r3
 800168a:	2b00      	cmp	r3, #0
 800168c:	d1cf      	bne.n	800162e <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800168e:	683b      	ldr	r3, [r7, #0]
 8001690:	9300      	str	r3, [sp, #0]
 8001692:	697b      	ldr	r3, [r7, #20]
 8001694:	2200      	movs	r2, #0
 8001696:	2140      	movs	r1, #64	; 0x40
 8001698:	68f8      	ldr	r0, [r7, #12]
 800169a:	f000 f92c 	bl	80018f6 <UART_WaitOnFlagUntilTimeout>
 800169e:	4603      	mov	r3, r0
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	d001      	beq.n	80016a8 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80016a4:	2303      	movs	r3, #3
 80016a6:	e006      	b.n	80016b6 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80016a8:	68fb      	ldr	r3, [r7, #12]
 80016aa:	2220      	movs	r2, #32
 80016ac:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 80016b0:	2300      	movs	r3, #0
 80016b2:	e000      	b.n	80016b6 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80016b4:	2302      	movs	r3, #2
  }
}
 80016b6:	4618      	mov	r0, r3
 80016b8:	3720      	adds	r7, #32
 80016ba:	46bd      	mov	sp, r7
 80016bc:	bd80      	pop	{r7, pc}
	...

080016c0 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80016c0:	b580      	push	{r7, lr}
 80016c2:	b088      	sub	sp, #32
 80016c4:	af00      	add	r7, sp, #0
 80016c6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	68db      	ldr	r3, [r3, #12]
 80016d6:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	695b      	ldr	r3, [r3, #20]
 80016de:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 80016e0:	2300      	movs	r3, #0
 80016e2:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 80016e4:	2300      	movs	r3, #0
 80016e6:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80016e8:	69fb      	ldr	r3, [r7, #28]
 80016ea:	f003 030f 	and.w	r3, r3, #15
 80016ee:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 80016f0:	693b      	ldr	r3, [r7, #16]
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d10d      	bne.n	8001712 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80016f6:	69fb      	ldr	r3, [r7, #28]
 80016f8:	f003 0320 	and.w	r3, r3, #32
 80016fc:	2b00      	cmp	r3, #0
 80016fe:	d008      	beq.n	8001712 <HAL_UART_IRQHandler+0x52>
 8001700:	69bb      	ldr	r3, [r7, #24]
 8001702:	f003 0320 	and.w	r3, r3, #32
 8001706:	2b00      	cmp	r3, #0
 8001708:	d003      	beq.n	8001712 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800170a:	6878      	ldr	r0, [r7, #4]
 800170c:	f000 f9d5 	bl	8001aba <UART_Receive_IT>
      return;
 8001710:	e0d1      	b.n	80018b6 <HAL_UART_IRQHandler+0x1f6>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8001712:	693b      	ldr	r3, [r7, #16]
 8001714:	2b00      	cmp	r3, #0
 8001716:	f000 80b0 	beq.w	800187a <HAL_UART_IRQHandler+0x1ba>
 800171a:	697b      	ldr	r3, [r7, #20]
 800171c:	f003 0301 	and.w	r3, r3, #1
 8001720:	2b00      	cmp	r3, #0
 8001722:	d105      	bne.n	8001730 <HAL_UART_IRQHandler+0x70>
 8001724:	69bb      	ldr	r3, [r7, #24]
 8001726:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800172a:	2b00      	cmp	r3, #0
 800172c:	f000 80a5 	beq.w	800187a <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8001730:	69fb      	ldr	r3, [r7, #28]
 8001732:	f003 0301 	and.w	r3, r3, #1
 8001736:	2b00      	cmp	r3, #0
 8001738:	d00a      	beq.n	8001750 <HAL_UART_IRQHandler+0x90>
 800173a:	69bb      	ldr	r3, [r7, #24]
 800173c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001740:	2b00      	cmp	r3, #0
 8001742:	d005      	beq.n	8001750 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001748:	f043 0201 	orr.w	r2, r3, #1
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001750:	69fb      	ldr	r3, [r7, #28]
 8001752:	f003 0304 	and.w	r3, r3, #4
 8001756:	2b00      	cmp	r3, #0
 8001758:	d00a      	beq.n	8001770 <HAL_UART_IRQHandler+0xb0>
 800175a:	697b      	ldr	r3, [r7, #20]
 800175c:	f003 0301 	and.w	r3, r3, #1
 8001760:	2b00      	cmp	r3, #0
 8001762:	d005      	beq.n	8001770 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001768:	f043 0202 	orr.w	r2, r3, #2
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001770:	69fb      	ldr	r3, [r7, #28]
 8001772:	f003 0302 	and.w	r3, r3, #2
 8001776:	2b00      	cmp	r3, #0
 8001778:	d00a      	beq.n	8001790 <HAL_UART_IRQHandler+0xd0>
 800177a:	697b      	ldr	r3, [r7, #20]
 800177c:	f003 0301 	and.w	r3, r3, #1
 8001780:	2b00      	cmp	r3, #0
 8001782:	d005      	beq.n	8001790 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001788:	f043 0204 	orr.w	r2, r3, #4
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8001790:	69fb      	ldr	r3, [r7, #28]
 8001792:	f003 0308 	and.w	r3, r3, #8
 8001796:	2b00      	cmp	r3, #0
 8001798:	d00f      	beq.n	80017ba <HAL_UART_IRQHandler+0xfa>
 800179a:	69bb      	ldr	r3, [r7, #24]
 800179c:	f003 0320 	and.w	r3, r3, #32
 80017a0:	2b00      	cmp	r3, #0
 80017a2:	d104      	bne.n	80017ae <HAL_UART_IRQHandler+0xee>
 80017a4:	697b      	ldr	r3, [r7, #20]
 80017a6:	f003 0301 	and.w	r3, r3, #1
 80017aa:	2b00      	cmp	r3, #0
 80017ac:	d005      	beq.n	80017ba <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80017b2:	f043 0208 	orr.w	r2, r3, #8
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80017be:	2b00      	cmp	r3, #0
 80017c0:	d078      	beq.n	80018b4 <HAL_UART_IRQHandler+0x1f4>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80017c2:	69fb      	ldr	r3, [r7, #28]
 80017c4:	f003 0320 	and.w	r3, r3, #32
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	d007      	beq.n	80017dc <HAL_UART_IRQHandler+0x11c>
 80017cc:	69bb      	ldr	r3, [r7, #24]
 80017ce:	f003 0320 	and.w	r3, r3, #32
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	d002      	beq.n	80017dc <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 80017d6:	6878      	ldr	r0, [r7, #4]
 80017d8:	f000 f96f 	bl	8001aba <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	695b      	ldr	r3, [r3, #20]
 80017e2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	bf14      	ite	ne
 80017ea:	2301      	movne	r3, #1
 80017ec:	2300      	moveq	r3, #0
 80017ee:	b2db      	uxtb	r3, r3
 80017f0:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80017f6:	f003 0308 	and.w	r3, r3, #8
 80017fa:	2b00      	cmp	r3, #0
 80017fc:	d102      	bne.n	8001804 <HAL_UART_IRQHandler+0x144>
 80017fe:	68fb      	ldr	r3, [r7, #12]
 8001800:	2b00      	cmp	r3, #0
 8001802:	d031      	beq.n	8001868 <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8001804:	6878      	ldr	r0, [r7, #4]
 8001806:	f000 f8c0 	bl	800198a <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	695b      	ldr	r3, [r3, #20]
 8001810:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001814:	2b00      	cmp	r3, #0
 8001816:	d023      	beq.n	8001860 <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	695a      	ldr	r2, [r3, #20]
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001826:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800182c:	2b00      	cmp	r3, #0
 800182e:	d013      	beq.n	8001858 <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001834:	4a21      	ldr	r2, [pc, #132]	; (80018bc <HAL_UART_IRQHandler+0x1fc>)
 8001836:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800183c:	4618      	mov	r0, r3
 800183e:	f7ff f84b 	bl	80008d8 <HAL_DMA_Abort_IT>
 8001842:	4603      	mov	r3, r0
 8001844:	2b00      	cmp	r3, #0
 8001846:	d016      	beq.n	8001876 <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800184c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800184e:	687a      	ldr	r2, [r7, #4]
 8001850:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8001852:	4610      	mov	r0, r2
 8001854:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001856:	e00e      	b.n	8001876 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8001858:	6878      	ldr	r0, [r7, #4]
 800185a:	f000 f843 	bl	80018e4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800185e:	e00a      	b.n	8001876 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8001860:	6878      	ldr	r0, [r7, #4]
 8001862:	f000 f83f 	bl	80018e4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001866:	e006      	b.n	8001876 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8001868:	6878      	ldr	r0, [r7, #4]
 800186a:	f000 f83b 	bl	80018e4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	2200      	movs	r2, #0
 8001872:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8001874:	e01e      	b.n	80018b4 <HAL_UART_IRQHandler+0x1f4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001876:	bf00      	nop
    return;
 8001878:	e01c      	b.n	80018b4 <HAL_UART_IRQHandler+0x1f4>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800187a:	69fb      	ldr	r3, [r7, #28]
 800187c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001880:	2b00      	cmp	r3, #0
 8001882:	d008      	beq.n	8001896 <HAL_UART_IRQHandler+0x1d6>
 8001884:	69bb      	ldr	r3, [r7, #24]
 8001886:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800188a:	2b00      	cmp	r3, #0
 800188c:	d003      	beq.n	8001896 <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 800188e:	6878      	ldr	r0, [r7, #4]
 8001890:	f000 f8ac 	bl	80019ec <UART_Transmit_IT>
    return;
 8001894:	e00f      	b.n	80018b6 <HAL_UART_IRQHandler+0x1f6>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8001896:	69fb      	ldr	r3, [r7, #28]
 8001898:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800189c:	2b00      	cmp	r3, #0
 800189e:	d00a      	beq.n	80018b6 <HAL_UART_IRQHandler+0x1f6>
 80018a0:	69bb      	ldr	r3, [r7, #24]
 80018a2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	d005      	beq.n	80018b6 <HAL_UART_IRQHandler+0x1f6>
  {
    UART_EndTransmit_IT(huart);
 80018aa:	6878      	ldr	r0, [r7, #4]
 80018ac:	f000 f8ed 	bl	8001a8a <UART_EndTransmit_IT>
    return;
 80018b0:	bf00      	nop
 80018b2:	e000      	b.n	80018b6 <HAL_UART_IRQHandler+0x1f6>
    return;
 80018b4:	bf00      	nop
  }
}
 80018b6:	3720      	adds	r7, #32
 80018b8:	46bd      	mov	sp, r7
 80018ba:	bd80      	pop	{r7, pc}
 80018bc:	080019c5 	.word	0x080019c5

080018c0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80018c0:	b480      	push	{r7}
 80018c2:	b083      	sub	sp, #12
 80018c4:	af00      	add	r7, sp, #0
 80018c6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80018c8:	bf00      	nop
 80018ca:	370c      	adds	r7, #12
 80018cc:	46bd      	mov	sp, r7
 80018ce:	bc80      	pop	{r7}
 80018d0:	4770      	bx	lr

080018d2 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80018d2:	b480      	push	{r7}
 80018d4:	b083      	sub	sp, #12
 80018d6:	af00      	add	r7, sp, #0
 80018d8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80018da:	bf00      	nop
 80018dc:	370c      	adds	r7, #12
 80018de:	46bd      	mov	sp, r7
 80018e0:	bc80      	pop	{r7}
 80018e2:	4770      	bx	lr

080018e4 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80018e4:	b480      	push	{r7}
 80018e6:	b083      	sub	sp, #12
 80018e8:	af00      	add	r7, sp, #0
 80018ea:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80018ec:	bf00      	nop
 80018ee:	370c      	adds	r7, #12
 80018f0:	46bd      	mov	sp, r7
 80018f2:	bc80      	pop	{r7}
 80018f4:	4770      	bx	lr

080018f6 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80018f6:	b580      	push	{r7, lr}
 80018f8:	b084      	sub	sp, #16
 80018fa:	af00      	add	r7, sp, #0
 80018fc:	60f8      	str	r0, [r7, #12]
 80018fe:	60b9      	str	r1, [r7, #8]
 8001900:	603b      	str	r3, [r7, #0]
 8001902:	4613      	mov	r3, r2
 8001904:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001906:	e02c      	b.n	8001962 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001908:	69bb      	ldr	r3, [r7, #24]
 800190a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800190e:	d028      	beq.n	8001962 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8001910:	69bb      	ldr	r3, [r7, #24]
 8001912:	2b00      	cmp	r3, #0
 8001914:	d007      	beq.n	8001926 <UART_WaitOnFlagUntilTimeout+0x30>
 8001916:	f7fe fea5 	bl	8000664 <HAL_GetTick>
 800191a:	4602      	mov	r2, r0
 800191c:	683b      	ldr	r3, [r7, #0]
 800191e:	1ad3      	subs	r3, r2, r3
 8001920:	69ba      	ldr	r2, [r7, #24]
 8001922:	429a      	cmp	r2, r3
 8001924:	d21d      	bcs.n	8001962 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8001926:	68fb      	ldr	r3, [r7, #12]
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	68da      	ldr	r2, [r3, #12]
 800192c:	68fb      	ldr	r3, [r7, #12]
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8001934:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001936:	68fb      	ldr	r3, [r7, #12]
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	695a      	ldr	r2, [r3, #20]
 800193c:	68fb      	ldr	r3, [r7, #12]
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	f022 0201 	bic.w	r2, r2, #1
 8001944:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8001946:	68fb      	ldr	r3, [r7, #12]
 8001948:	2220      	movs	r2, #32
 800194a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 800194e:	68fb      	ldr	r3, [r7, #12]
 8001950:	2220      	movs	r2, #32
 8001952:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8001956:	68fb      	ldr	r3, [r7, #12]
 8001958:	2200      	movs	r2, #0
 800195a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 800195e:	2303      	movs	r3, #3
 8001960:	e00f      	b.n	8001982 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001962:	68fb      	ldr	r3, [r7, #12]
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	681a      	ldr	r2, [r3, #0]
 8001968:	68bb      	ldr	r3, [r7, #8]
 800196a:	4013      	ands	r3, r2
 800196c:	68ba      	ldr	r2, [r7, #8]
 800196e:	429a      	cmp	r2, r3
 8001970:	bf0c      	ite	eq
 8001972:	2301      	moveq	r3, #1
 8001974:	2300      	movne	r3, #0
 8001976:	b2db      	uxtb	r3, r3
 8001978:	461a      	mov	r2, r3
 800197a:	79fb      	ldrb	r3, [r7, #7]
 800197c:	429a      	cmp	r2, r3
 800197e:	d0c3      	beq.n	8001908 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8001980:	2300      	movs	r3, #0
}
 8001982:	4618      	mov	r0, r3
 8001984:	3710      	adds	r7, #16
 8001986:	46bd      	mov	sp, r7
 8001988:	bd80      	pop	{r7, pc}

0800198a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800198a:	b480      	push	{r7}
 800198c:	b083      	sub	sp, #12
 800198e:	af00      	add	r7, sp, #0
 8001990:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	68da      	ldr	r2, [r3, #12]
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80019a0:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	695a      	ldr	r2, [r3, #20]
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	f022 0201 	bic.w	r2, r2, #1
 80019b0:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	2220      	movs	r2, #32
 80019b6:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 80019ba:	bf00      	nop
 80019bc:	370c      	adds	r7, #12
 80019be:	46bd      	mov	sp, r7
 80019c0:	bc80      	pop	{r7}
 80019c2:	4770      	bx	lr

080019c4 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80019c4:	b580      	push	{r7, lr}
 80019c6:	b084      	sub	sp, #16
 80019c8:	af00      	add	r7, sp, #0
 80019ca:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019d0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80019d2:	68fb      	ldr	r3, [r7, #12]
 80019d4:	2200      	movs	r2, #0
 80019d6:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80019d8:	68fb      	ldr	r3, [r7, #12]
 80019da:	2200      	movs	r2, #0
 80019dc:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80019de:	68f8      	ldr	r0, [r7, #12]
 80019e0:	f7ff ff80 	bl	80018e4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80019e4:	bf00      	nop
 80019e6:	3710      	adds	r7, #16
 80019e8:	46bd      	mov	sp, r7
 80019ea:	bd80      	pop	{r7, pc}

080019ec <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80019ec:	b480      	push	{r7}
 80019ee:	b085      	sub	sp, #20
 80019f0:	af00      	add	r7, sp, #0
 80019f2:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80019fa:	b2db      	uxtb	r3, r3
 80019fc:	2b21      	cmp	r3, #33	; 0x21
 80019fe:	d13e      	bne.n	8001a7e <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	689b      	ldr	r3, [r3, #8]
 8001a04:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001a08:	d114      	bne.n	8001a34 <UART_Transmit_IT+0x48>
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	691b      	ldr	r3, [r3, #16]
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	d110      	bne.n	8001a34 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	6a1b      	ldr	r3, [r3, #32]
 8001a16:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8001a18:	68fb      	ldr	r3, [r7, #12]
 8001a1a:	881b      	ldrh	r3, [r3, #0]
 8001a1c:	461a      	mov	r2, r3
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001a26:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	6a1b      	ldr	r3, [r3, #32]
 8001a2c:	1c9a      	adds	r2, r3, #2
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	621a      	str	r2, [r3, #32]
 8001a32:	e008      	b.n	8001a46 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	6a1b      	ldr	r3, [r3, #32]
 8001a38:	1c59      	adds	r1, r3, #1
 8001a3a:	687a      	ldr	r2, [r7, #4]
 8001a3c:	6211      	str	r1, [r2, #32]
 8001a3e:	781a      	ldrb	r2, [r3, #0]
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001a4a:	b29b      	uxth	r3, r3
 8001a4c:	3b01      	subs	r3, #1
 8001a4e:	b29b      	uxth	r3, r3
 8001a50:	687a      	ldr	r2, [r7, #4]
 8001a52:	4619      	mov	r1, r3
 8001a54:	84d1      	strh	r1, [r2, #38]	; 0x26
 8001a56:	2b00      	cmp	r3, #0
 8001a58:	d10f      	bne.n	8001a7a <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	68da      	ldr	r2, [r3, #12]
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001a68:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	68da      	ldr	r2, [r3, #12]
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001a78:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8001a7a:	2300      	movs	r3, #0
 8001a7c:	e000      	b.n	8001a80 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8001a7e:	2302      	movs	r3, #2
  }
}
 8001a80:	4618      	mov	r0, r3
 8001a82:	3714      	adds	r7, #20
 8001a84:	46bd      	mov	sp, r7
 8001a86:	bc80      	pop	{r7}
 8001a88:	4770      	bx	lr

08001a8a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8001a8a:	b580      	push	{r7, lr}
 8001a8c:	b082      	sub	sp, #8
 8001a8e:	af00      	add	r7, sp, #0
 8001a90:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	68da      	ldr	r2, [r3, #12]
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001aa0:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	2220      	movs	r2, #32
 8001aa6:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8001aaa:	6878      	ldr	r0, [r7, #4]
 8001aac:	f7ff ff08 	bl	80018c0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8001ab0:	2300      	movs	r3, #0
}
 8001ab2:	4618      	mov	r0, r3
 8001ab4:	3708      	adds	r7, #8
 8001ab6:	46bd      	mov	sp, r7
 8001ab8:	bd80      	pop	{r7, pc}

08001aba <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8001aba:	b580      	push	{r7, lr}
 8001abc:	b084      	sub	sp, #16
 8001abe:	af00      	add	r7, sp, #0
 8001ac0:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8001ac8:	b2db      	uxtb	r3, r3
 8001aca:	2b22      	cmp	r3, #34	; 0x22
 8001acc:	d170      	bne.n	8001bb0 <UART_Receive_IT+0xf6>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	689b      	ldr	r3, [r3, #8]
 8001ad2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001ad6:	d117      	bne.n	8001b08 <UART_Receive_IT+0x4e>
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	691b      	ldr	r3, [r3, #16]
 8001adc:	2b00      	cmp	r3, #0
 8001ade:	d113      	bne.n	8001b08 <UART_Receive_IT+0x4e>
    {
      pdata8bits  = NULL;
 8001ae0:	2300      	movs	r3, #0
 8001ae2:	60fb      	str	r3, [r7, #12]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ae8:	60bb      	str	r3, [r7, #8]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	685b      	ldr	r3, [r3, #4]
 8001af0:	b29b      	uxth	r3, r3
 8001af2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001af6:	b29a      	uxth	r2, r3
 8001af8:	68bb      	ldr	r3, [r7, #8]
 8001afa:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b00:	1c9a      	adds	r2, r3, #2
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	629a      	str	r2, [r3, #40]	; 0x28
 8001b06:	e026      	b.n	8001b56 <UART_Receive_IT+0x9c>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b0c:	60fb      	str	r3, [r7, #12]
      pdata16bits  = NULL;
 8001b0e:	2300      	movs	r3, #0
 8001b10:	60bb      	str	r3, [r7, #8]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	689b      	ldr	r3, [r3, #8]
 8001b16:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001b1a:	d007      	beq.n	8001b2c <UART_Receive_IT+0x72>
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	689b      	ldr	r3, [r3, #8]
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	d10a      	bne.n	8001b3a <UART_Receive_IT+0x80>
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	691b      	ldr	r3, [r3, #16]
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	d106      	bne.n	8001b3a <UART_Receive_IT+0x80>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	685b      	ldr	r3, [r3, #4]
 8001b32:	b2da      	uxtb	r2, r3
 8001b34:	68fb      	ldr	r3, [r7, #12]
 8001b36:	701a      	strb	r2, [r3, #0]
 8001b38:	e008      	b.n	8001b4c <UART_Receive_IT+0x92>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	685b      	ldr	r3, [r3, #4]
 8001b40:	b2db      	uxtb	r3, r3
 8001b42:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001b46:	b2da      	uxtb	r2, r3
 8001b48:	68fb      	ldr	r3, [r7, #12]
 8001b4a:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b50:	1c5a      	adds	r2, r3, #1
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8001b5a:	b29b      	uxth	r3, r3
 8001b5c:	3b01      	subs	r3, #1
 8001b5e:	b29b      	uxth	r3, r3
 8001b60:	687a      	ldr	r2, [r7, #4]
 8001b62:	4619      	mov	r1, r3
 8001b64:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d120      	bne.n	8001bac <UART_Receive_IT+0xf2>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	68da      	ldr	r2, [r3, #12]
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	f022 0220 	bic.w	r2, r2, #32
 8001b78:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	68da      	ldr	r2, [r3, #12]
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001b88:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	695a      	ldr	r2, [r3, #20]
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	f022 0201 	bic.w	r2, r2, #1
 8001b98:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	2220      	movs	r2, #32
 8001b9e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8001ba2:	6878      	ldr	r0, [r7, #4]
 8001ba4:	f7ff fe95 	bl	80018d2 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 8001ba8:	2300      	movs	r3, #0
 8001baa:	e002      	b.n	8001bb2 <UART_Receive_IT+0xf8>
    }
    return HAL_OK;
 8001bac:	2300      	movs	r3, #0
 8001bae:	e000      	b.n	8001bb2 <UART_Receive_IT+0xf8>
  }
  else
  {
    return HAL_BUSY;
 8001bb0:	2302      	movs	r3, #2
  }
}
 8001bb2:	4618      	mov	r0, r3
 8001bb4:	3710      	adds	r7, #16
 8001bb6:	46bd      	mov	sp, r7
 8001bb8:	bd80      	pop	{r7, pc}
	...

08001bbc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001bbc:	b580      	push	{r7, lr}
 8001bbe:	b084      	sub	sp, #16
 8001bc0:	af00      	add	r7, sp, #0
 8001bc2:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	691b      	ldr	r3, [r3, #16]
 8001bca:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	68da      	ldr	r2, [r3, #12]
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	430a      	orrs	r2, r1
 8001bd8:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	689a      	ldr	r2, [r3, #8]
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	691b      	ldr	r3, [r3, #16]
 8001be2:	431a      	orrs	r2, r3
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	695b      	ldr	r3, [r3, #20]
 8001be8:	4313      	orrs	r3, r2
 8001bea:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	68db      	ldr	r3, [r3, #12]
 8001bf2:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8001bf6:	f023 030c 	bic.w	r3, r3, #12
 8001bfa:	687a      	ldr	r2, [r7, #4]
 8001bfc:	6812      	ldr	r2, [r2, #0]
 8001bfe:	68b9      	ldr	r1, [r7, #8]
 8001c00:	430b      	orrs	r3, r1
 8001c02:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	695b      	ldr	r3, [r3, #20]
 8001c0a:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	699a      	ldr	r2, [r3, #24]
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	430a      	orrs	r2, r1
 8001c18:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	4a2c      	ldr	r2, [pc, #176]	; (8001cd0 <UART_SetConfig+0x114>)
 8001c20:	4293      	cmp	r3, r2
 8001c22:	d103      	bne.n	8001c2c <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8001c24:	f7ff fc3a 	bl	800149c <HAL_RCC_GetPCLK2Freq>
 8001c28:	60f8      	str	r0, [r7, #12]
 8001c2a:	e002      	b.n	8001c32 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8001c2c:	f7ff fc22 	bl	8001474 <HAL_RCC_GetPCLK1Freq>
 8001c30:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8001c32:	68fa      	ldr	r2, [r7, #12]
 8001c34:	4613      	mov	r3, r2
 8001c36:	009b      	lsls	r3, r3, #2
 8001c38:	4413      	add	r3, r2
 8001c3a:	009a      	lsls	r2, r3, #2
 8001c3c:	441a      	add	r2, r3
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	685b      	ldr	r3, [r3, #4]
 8001c42:	009b      	lsls	r3, r3, #2
 8001c44:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c48:	4a22      	ldr	r2, [pc, #136]	; (8001cd4 <UART_SetConfig+0x118>)
 8001c4a:	fba2 2303 	umull	r2, r3, r2, r3
 8001c4e:	095b      	lsrs	r3, r3, #5
 8001c50:	0119      	lsls	r1, r3, #4
 8001c52:	68fa      	ldr	r2, [r7, #12]
 8001c54:	4613      	mov	r3, r2
 8001c56:	009b      	lsls	r3, r3, #2
 8001c58:	4413      	add	r3, r2
 8001c5a:	009a      	lsls	r2, r3, #2
 8001c5c:	441a      	add	r2, r3
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	685b      	ldr	r3, [r3, #4]
 8001c62:	009b      	lsls	r3, r3, #2
 8001c64:	fbb2 f2f3 	udiv	r2, r2, r3
 8001c68:	4b1a      	ldr	r3, [pc, #104]	; (8001cd4 <UART_SetConfig+0x118>)
 8001c6a:	fba3 0302 	umull	r0, r3, r3, r2
 8001c6e:	095b      	lsrs	r3, r3, #5
 8001c70:	2064      	movs	r0, #100	; 0x64
 8001c72:	fb00 f303 	mul.w	r3, r0, r3
 8001c76:	1ad3      	subs	r3, r2, r3
 8001c78:	011b      	lsls	r3, r3, #4
 8001c7a:	3332      	adds	r3, #50	; 0x32
 8001c7c:	4a15      	ldr	r2, [pc, #84]	; (8001cd4 <UART_SetConfig+0x118>)
 8001c7e:	fba2 2303 	umull	r2, r3, r2, r3
 8001c82:	095b      	lsrs	r3, r3, #5
 8001c84:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001c88:	4419      	add	r1, r3
 8001c8a:	68fa      	ldr	r2, [r7, #12]
 8001c8c:	4613      	mov	r3, r2
 8001c8e:	009b      	lsls	r3, r3, #2
 8001c90:	4413      	add	r3, r2
 8001c92:	009a      	lsls	r2, r3, #2
 8001c94:	441a      	add	r2, r3
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	685b      	ldr	r3, [r3, #4]
 8001c9a:	009b      	lsls	r3, r3, #2
 8001c9c:	fbb2 f2f3 	udiv	r2, r2, r3
 8001ca0:	4b0c      	ldr	r3, [pc, #48]	; (8001cd4 <UART_SetConfig+0x118>)
 8001ca2:	fba3 0302 	umull	r0, r3, r3, r2
 8001ca6:	095b      	lsrs	r3, r3, #5
 8001ca8:	2064      	movs	r0, #100	; 0x64
 8001caa:	fb00 f303 	mul.w	r3, r0, r3
 8001cae:	1ad3      	subs	r3, r2, r3
 8001cb0:	011b      	lsls	r3, r3, #4
 8001cb2:	3332      	adds	r3, #50	; 0x32
 8001cb4:	4a07      	ldr	r2, [pc, #28]	; (8001cd4 <UART_SetConfig+0x118>)
 8001cb6:	fba2 2303 	umull	r2, r3, r2, r3
 8001cba:	095b      	lsrs	r3, r3, #5
 8001cbc:	f003 020f 	and.w	r2, r3, #15
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	440a      	add	r2, r1
 8001cc6:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8001cc8:	bf00      	nop
 8001cca:	3710      	adds	r7, #16
 8001ccc:	46bd      	mov	sp, r7
 8001cce:	bd80      	pop	{r7, pc}
 8001cd0:	40013800 	.word	0x40013800
 8001cd4:	51eb851f 	.word	0x51eb851f

08001cd8 <__errno>:
 8001cd8:	4b01      	ldr	r3, [pc, #4]	; (8001ce0 <__errno+0x8>)
 8001cda:	6818      	ldr	r0, [r3, #0]
 8001cdc:	4770      	bx	lr
 8001cde:	bf00      	nop
 8001ce0:	2000000c 	.word	0x2000000c

08001ce4 <__libc_init_array>:
 8001ce4:	b570      	push	{r4, r5, r6, lr}
 8001ce6:	2500      	movs	r5, #0
 8001ce8:	4e0c      	ldr	r6, [pc, #48]	; (8001d1c <__libc_init_array+0x38>)
 8001cea:	4c0d      	ldr	r4, [pc, #52]	; (8001d20 <__libc_init_array+0x3c>)
 8001cec:	1ba4      	subs	r4, r4, r6
 8001cee:	10a4      	asrs	r4, r4, #2
 8001cf0:	42a5      	cmp	r5, r4
 8001cf2:	d109      	bne.n	8001d08 <__libc_init_array+0x24>
 8001cf4:	f000 fc34 	bl	8002560 <_init>
 8001cf8:	2500      	movs	r5, #0
 8001cfa:	4e0a      	ldr	r6, [pc, #40]	; (8001d24 <__libc_init_array+0x40>)
 8001cfc:	4c0a      	ldr	r4, [pc, #40]	; (8001d28 <__libc_init_array+0x44>)
 8001cfe:	1ba4      	subs	r4, r4, r6
 8001d00:	10a4      	asrs	r4, r4, #2
 8001d02:	42a5      	cmp	r5, r4
 8001d04:	d105      	bne.n	8001d12 <__libc_init_array+0x2e>
 8001d06:	bd70      	pop	{r4, r5, r6, pc}
 8001d08:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001d0c:	4798      	blx	r3
 8001d0e:	3501      	adds	r5, #1
 8001d10:	e7ee      	b.n	8001cf0 <__libc_init_array+0xc>
 8001d12:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001d16:	4798      	blx	r3
 8001d18:	3501      	adds	r5, #1
 8001d1a:	e7f2      	b.n	8001d02 <__libc_init_array+0x1e>
 8001d1c:	080025f0 	.word	0x080025f0
 8001d20:	080025f0 	.word	0x080025f0
 8001d24:	080025f0 	.word	0x080025f0
 8001d28:	080025f4 	.word	0x080025f4

08001d2c <memset>:
 8001d2c:	4603      	mov	r3, r0
 8001d2e:	4402      	add	r2, r0
 8001d30:	4293      	cmp	r3, r2
 8001d32:	d100      	bne.n	8001d36 <memset+0xa>
 8001d34:	4770      	bx	lr
 8001d36:	f803 1b01 	strb.w	r1, [r3], #1
 8001d3a:	e7f9      	b.n	8001d30 <memset+0x4>

08001d3c <siprintf>:
 8001d3c:	b40e      	push	{r1, r2, r3}
 8001d3e:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8001d42:	b500      	push	{lr}
 8001d44:	b09c      	sub	sp, #112	; 0x70
 8001d46:	ab1d      	add	r3, sp, #116	; 0x74
 8001d48:	9002      	str	r0, [sp, #8]
 8001d4a:	9006      	str	r0, [sp, #24]
 8001d4c:	9107      	str	r1, [sp, #28]
 8001d4e:	9104      	str	r1, [sp, #16]
 8001d50:	4808      	ldr	r0, [pc, #32]	; (8001d74 <siprintf+0x38>)
 8001d52:	4909      	ldr	r1, [pc, #36]	; (8001d78 <siprintf+0x3c>)
 8001d54:	f853 2b04 	ldr.w	r2, [r3], #4
 8001d58:	9105      	str	r1, [sp, #20]
 8001d5a:	6800      	ldr	r0, [r0, #0]
 8001d5c:	a902      	add	r1, sp, #8
 8001d5e:	9301      	str	r3, [sp, #4]
 8001d60:	f000 f866 	bl	8001e30 <_svfiprintf_r>
 8001d64:	2200      	movs	r2, #0
 8001d66:	9b02      	ldr	r3, [sp, #8]
 8001d68:	701a      	strb	r2, [r3, #0]
 8001d6a:	b01c      	add	sp, #112	; 0x70
 8001d6c:	f85d eb04 	ldr.w	lr, [sp], #4
 8001d70:	b003      	add	sp, #12
 8001d72:	4770      	bx	lr
 8001d74:	2000000c 	.word	0x2000000c
 8001d78:	ffff0208 	.word	0xffff0208

08001d7c <__ssputs_r>:
 8001d7c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001d80:	688e      	ldr	r6, [r1, #8]
 8001d82:	4682      	mov	sl, r0
 8001d84:	429e      	cmp	r6, r3
 8001d86:	460c      	mov	r4, r1
 8001d88:	4690      	mov	r8, r2
 8001d8a:	4699      	mov	r9, r3
 8001d8c:	d837      	bhi.n	8001dfe <__ssputs_r+0x82>
 8001d8e:	898a      	ldrh	r2, [r1, #12]
 8001d90:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8001d94:	d031      	beq.n	8001dfa <__ssputs_r+0x7e>
 8001d96:	2302      	movs	r3, #2
 8001d98:	6825      	ldr	r5, [r4, #0]
 8001d9a:	6909      	ldr	r1, [r1, #16]
 8001d9c:	1a6f      	subs	r7, r5, r1
 8001d9e:	6965      	ldr	r5, [r4, #20]
 8001da0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8001da4:	fb95 f5f3 	sdiv	r5, r5, r3
 8001da8:	f109 0301 	add.w	r3, r9, #1
 8001dac:	443b      	add	r3, r7
 8001dae:	429d      	cmp	r5, r3
 8001db0:	bf38      	it	cc
 8001db2:	461d      	movcc	r5, r3
 8001db4:	0553      	lsls	r3, r2, #21
 8001db6:	d530      	bpl.n	8001e1a <__ssputs_r+0x9e>
 8001db8:	4629      	mov	r1, r5
 8001dba:	f000 fb37 	bl	800242c <_malloc_r>
 8001dbe:	4606      	mov	r6, r0
 8001dc0:	b950      	cbnz	r0, 8001dd8 <__ssputs_r+0x5c>
 8001dc2:	230c      	movs	r3, #12
 8001dc4:	f04f 30ff 	mov.w	r0, #4294967295
 8001dc8:	f8ca 3000 	str.w	r3, [sl]
 8001dcc:	89a3      	ldrh	r3, [r4, #12]
 8001dce:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001dd2:	81a3      	strh	r3, [r4, #12]
 8001dd4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001dd8:	463a      	mov	r2, r7
 8001dda:	6921      	ldr	r1, [r4, #16]
 8001ddc:	f000 fab6 	bl	800234c <memcpy>
 8001de0:	89a3      	ldrh	r3, [r4, #12]
 8001de2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8001de6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001dea:	81a3      	strh	r3, [r4, #12]
 8001dec:	6126      	str	r6, [r4, #16]
 8001dee:	443e      	add	r6, r7
 8001df0:	6026      	str	r6, [r4, #0]
 8001df2:	464e      	mov	r6, r9
 8001df4:	6165      	str	r5, [r4, #20]
 8001df6:	1bed      	subs	r5, r5, r7
 8001df8:	60a5      	str	r5, [r4, #8]
 8001dfa:	454e      	cmp	r6, r9
 8001dfc:	d900      	bls.n	8001e00 <__ssputs_r+0x84>
 8001dfe:	464e      	mov	r6, r9
 8001e00:	4632      	mov	r2, r6
 8001e02:	4641      	mov	r1, r8
 8001e04:	6820      	ldr	r0, [r4, #0]
 8001e06:	f000 faac 	bl	8002362 <memmove>
 8001e0a:	68a3      	ldr	r3, [r4, #8]
 8001e0c:	2000      	movs	r0, #0
 8001e0e:	1b9b      	subs	r3, r3, r6
 8001e10:	60a3      	str	r3, [r4, #8]
 8001e12:	6823      	ldr	r3, [r4, #0]
 8001e14:	441e      	add	r6, r3
 8001e16:	6026      	str	r6, [r4, #0]
 8001e18:	e7dc      	b.n	8001dd4 <__ssputs_r+0x58>
 8001e1a:	462a      	mov	r2, r5
 8001e1c:	f000 fb60 	bl	80024e0 <_realloc_r>
 8001e20:	4606      	mov	r6, r0
 8001e22:	2800      	cmp	r0, #0
 8001e24:	d1e2      	bne.n	8001dec <__ssputs_r+0x70>
 8001e26:	6921      	ldr	r1, [r4, #16]
 8001e28:	4650      	mov	r0, sl
 8001e2a:	f000 fab3 	bl	8002394 <_free_r>
 8001e2e:	e7c8      	b.n	8001dc2 <__ssputs_r+0x46>

08001e30 <_svfiprintf_r>:
 8001e30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001e34:	461d      	mov	r5, r3
 8001e36:	898b      	ldrh	r3, [r1, #12]
 8001e38:	b09d      	sub	sp, #116	; 0x74
 8001e3a:	061f      	lsls	r7, r3, #24
 8001e3c:	4680      	mov	r8, r0
 8001e3e:	460c      	mov	r4, r1
 8001e40:	4616      	mov	r6, r2
 8001e42:	d50f      	bpl.n	8001e64 <_svfiprintf_r+0x34>
 8001e44:	690b      	ldr	r3, [r1, #16]
 8001e46:	b96b      	cbnz	r3, 8001e64 <_svfiprintf_r+0x34>
 8001e48:	2140      	movs	r1, #64	; 0x40
 8001e4a:	f000 faef 	bl	800242c <_malloc_r>
 8001e4e:	6020      	str	r0, [r4, #0]
 8001e50:	6120      	str	r0, [r4, #16]
 8001e52:	b928      	cbnz	r0, 8001e60 <_svfiprintf_r+0x30>
 8001e54:	230c      	movs	r3, #12
 8001e56:	f8c8 3000 	str.w	r3, [r8]
 8001e5a:	f04f 30ff 	mov.w	r0, #4294967295
 8001e5e:	e0c8      	b.n	8001ff2 <_svfiprintf_r+0x1c2>
 8001e60:	2340      	movs	r3, #64	; 0x40
 8001e62:	6163      	str	r3, [r4, #20]
 8001e64:	2300      	movs	r3, #0
 8001e66:	9309      	str	r3, [sp, #36]	; 0x24
 8001e68:	2320      	movs	r3, #32
 8001e6a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8001e6e:	2330      	movs	r3, #48	; 0x30
 8001e70:	f04f 0b01 	mov.w	fp, #1
 8001e74:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8001e78:	9503      	str	r5, [sp, #12]
 8001e7a:	4637      	mov	r7, r6
 8001e7c:	463d      	mov	r5, r7
 8001e7e:	f815 3b01 	ldrb.w	r3, [r5], #1
 8001e82:	b10b      	cbz	r3, 8001e88 <_svfiprintf_r+0x58>
 8001e84:	2b25      	cmp	r3, #37	; 0x25
 8001e86:	d13e      	bne.n	8001f06 <_svfiprintf_r+0xd6>
 8001e88:	ebb7 0a06 	subs.w	sl, r7, r6
 8001e8c:	d00b      	beq.n	8001ea6 <_svfiprintf_r+0x76>
 8001e8e:	4653      	mov	r3, sl
 8001e90:	4632      	mov	r2, r6
 8001e92:	4621      	mov	r1, r4
 8001e94:	4640      	mov	r0, r8
 8001e96:	f7ff ff71 	bl	8001d7c <__ssputs_r>
 8001e9a:	3001      	adds	r0, #1
 8001e9c:	f000 80a4 	beq.w	8001fe8 <_svfiprintf_r+0x1b8>
 8001ea0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8001ea2:	4453      	add	r3, sl
 8001ea4:	9309      	str	r3, [sp, #36]	; 0x24
 8001ea6:	783b      	ldrb	r3, [r7, #0]
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	f000 809d 	beq.w	8001fe8 <_svfiprintf_r+0x1b8>
 8001eae:	2300      	movs	r3, #0
 8001eb0:	f04f 32ff 	mov.w	r2, #4294967295
 8001eb4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8001eb8:	9304      	str	r3, [sp, #16]
 8001eba:	9307      	str	r3, [sp, #28]
 8001ebc:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8001ec0:	931a      	str	r3, [sp, #104]	; 0x68
 8001ec2:	462f      	mov	r7, r5
 8001ec4:	2205      	movs	r2, #5
 8001ec6:	f817 1b01 	ldrb.w	r1, [r7], #1
 8001eca:	4850      	ldr	r0, [pc, #320]	; (800200c <_svfiprintf_r+0x1dc>)
 8001ecc:	f000 fa30 	bl	8002330 <memchr>
 8001ed0:	9b04      	ldr	r3, [sp, #16]
 8001ed2:	b9d0      	cbnz	r0, 8001f0a <_svfiprintf_r+0xda>
 8001ed4:	06d9      	lsls	r1, r3, #27
 8001ed6:	bf44      	itt	mi
 8001ed8:	2220      	movmi	r2, #32
 8001eda:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8001ede:	071a      	lsls	r2, r3, #28
 8001ee0:	bf44      	itt	mi
 8001ee2:	222b      	movmi	r2, #43	; 0x2b
 8001ee4:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8001ee8:	782a      	ldrb	r2, [r5, #0]
 8001eea:	2a2a      	cmp	r2, #42	; 0x2a
 8001eec:	d015      	beq.n	8001f1a <_svfiprintf_r+0xea>
 8001eee:	462f      	mov	r7, r5
 8001ef0:	2000      	movs	r0, #0
 8001ef2:	250a      	movs	r5, #10
 8001ef4:	9a07      	ldr	r2, [sp, #28]
 8001ef6:	4639      	mov	r1, r7
 8001ef8:	f811 3b01 	ldrb.w	r3, [r1], #1
 8001efc:	3b30      	subs	r3, #48	; 0x30
 8001efe:	2b09      	cmp	r3, #9
 8001f00:	d94d      	bls.n	8001f9e <_svfiprintf_r+0x16e>
 8001f02:	b1b8      	cbz	r0, 8001f34 <_svfiprintf_r+0x104>
 8001f04:	e00f      	b.n	8001f26 <_svfiprintf_r+0xf6>
 8001f06:	462f      	mov	r7, r5
 8001f08:	e7b8      	b.n	8001e7c <_svfiprintf_r+0x4c>
 8001f0a:	4a40      	ldr	r2, [pc, #256]	; (800200c <_svfiprintf_r+0x1dc>)
 8001f0c:	463d      	mov	r5, r7
 8001f0e:	1a80      	subs	r0, r0, r2
 8001f10:	fa0b f000 	lsl.w	r0, fp, r0
 8001f14:	4318      	orrs	r0, r3
 8001f16:	9004      	str	r0, [sp, #16]
 8001f18:	e7d3      	b.n	8001ec2 <_svfiprintf_r+0x92>
 8001f1a:	9a03      	ldr	r2, [sp, #12]
 8001f1c:	1d11      	adds	r1, r2, #4
 8001f1e:	6812      	ldr	r2, [r2, #0]
 8001f20:	9103      	str	r1, [sp, #12]
 8001f22:	2a00      	cmp	r2, #0
 8001f24:	db01      	blt.n	8001f2a <_svfiprintf_r+0xfa>
 8001f26:	9207      	str	r2, [sp, #28]
 8001f28:	e004      	b.n	8001f34 <_svfiprintf_r+0x104>
 8001f2a:	4252      	negs	r2, r2
 8001f2c:	f043 0302 	orr.w	r3, r3, #2
 8001f30:	9207      	str	r2, [sp, #28]
 8001f32:	9304      	str	r3, [sp, #16]
 8001f34:	783b      	ldrb	r3, [r7, #0]
 8001f36:	2b2e      	cmp	r3, #46	; 0x2e
 8001f38:	d10c      	bne.n	8001f54 <_svfiprintf_r+0x124>
 8001f3a:	787b      	ldrb	r3, [r7, #1]
 8001f3c:	2b2a      	cmp	r3, #42	; 0x2a
 8001f3e:	d133      	bne.n	8001fa8 <_svfiprintf_r+0x178>
 8001f40:	9b03      	ldr	r3, [sp, #12]
 8001f42:	3702      	adds	r7, #2
 8001f44:	1d1a      	adds	r2, r3, #4
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	9203      	str	r2, [sp, #12]
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	bfb8      	it	lt
 8001f4e:	f04f 33ff 	movlt.w	r3, #4294967295
 8001f52:	9305      	str	r3, [sp, #20]
 8001f54:	4d2e      	ldr	r5, [pc, #184]	; (8002010 <_svfiprintf_r+0x1e0>)
 8001f56:	2203      	movs	r2, #3
 8001f58:	7839      	ldrb	r1, [r7, #0]
 8001f5a:	4628      	mov	r0, r5
 8001f5c:	f000 f9e8 	bl	8002330 <memchr>
 8001f60:	b138      	cbz	r0, 8001f72 <_svfiprintf_r+0x142>
 8001f62:	2340      	movs	r3, #64	; 0x40
 8001f64:	1b40      	subs	r0, r0, r5
 8001f66:	fa03 f000 	lsl.w	r0, r3, r0
 8001f6a:	9b04      	ldr	r3, [sp, #16]
 8001f6c:	3701      	adds	r7, #1
 8001f6e:	4303      	orrs	r3, r0
 8001f70:	9304      	str	r3, [sp, #16]
 8001f72:	7839      	ldrb	r1, [r7, #0]
 8001f74:	2206      	movs	r2, #6
 8001f76:	4827      	ldr	r0, [pc, #156]	; (8002014 <_svfiprintf_r+0x1e4>)
 8001f78:	1c7e      	adds	r6, r7, #1
 8001f7a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8001f7e:	f000 f9d7 	bl	8002330 <memchr>
 8001f82:	2800      	cmp	r0, #0
 8001f84:	d038      	beq.n	8001ff8 <_svfiprintf_r+0x1c8>
 8001f86:	4b24      	ldr	r3, [pc, #144]	; (8002018 <_svfiprintf_r+0x1e8>)
 8001f88:	bb13      	cbnz	r3, 8001fd0 <_svfiprintf_r+0x1a0>
 8001f8a:	9b03      	ldr	r3, [sp, #12]
 8001f8c:	3307      	adds	r3, #7
 8001f8e:	f023 0307 	bic.w	r3, r3, #7
 8001f92:	3308      	adds	r3, #8
 8001f94:	9303      	str	r3, [sp, #12]
 8001f96:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8001f98:	444b      	add	r3, r9
 8001f9a:	9309      	str	r3, [sp, #36]	; 0x24
 8001f9c:	e76d      	b.n	8001e7a <_svfiprintf_r+0x4a>
 8001f9e:	fb05 3202 	mla	r2, r5, r2, r3
 8001fa2:	2001      	movs	r0, #1
 8001fa4:	460f      	mov	r7, r1
 8001fa6:	e7a6      	b.n	8001ef6 <_svfiprintf_r+0xc6>
 8001fa8:	2300      	movs	r3, #0
 8001faa:	250a      	movs	r5, #10
 8001fac:	4619      	mov	r1, r3
 8001fae:	3701      	adds	r7, #1
 8001fb0:	9305      	str	r3, [sp, #20]
 8001fb2:	4638      	mov	r0, r7
 8001fb4:	f810 2b01 	ldrb.w	r2, [r0], #1
 8001fb8:	3a30      	subs	r2, #48	; 0x30
 8001fba:	2a09      	cmp	r2, #9
 8001fbc:	d903      	bls.n	8001fc6 <_svfiprintf_r+0x196>
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d0c8      	beq.n	8001f54 <_svfiprintf_r+0x124>
 8001fc2:	9105      	str	r1, [sp, #20]
 8001fc4:	e7c6      	b.n	8001f54 <_svfiprintf_r+0x124>
 8001fc6:	fb05 2101 	mla	r1, r5, r1, r2
 8001fca:	2301      	movs	r3, #1
 8001fcc:	4607      	mov	r7, r0
 8001fce:	e7f0      	b.n	8001fb2 <_svfiprintf_r+0x182>
 8001fd0:	ab03      	add	r3, sp, #12
 8001fd2:	9300      	str	r3, [sp, #0]
 8001fd4:	4622      	mov	r2, r4
 8001fd6:	4b11      	ldr	r3, [pc, #68]	; (800201c <_svfiprintf_r+0x1ec>)
 8001fd8:	a904      	add	r1, sp, #16
 8001fda:	4640      	mov	r0, r8
 8001fdc:	f3af 8000 	nop.w
 8001fe0:	f1b0 3fff 	cmp.w	r0, #4294967295
 8001fe4:	4681      	mov	r9, r0
 8001fe6:	d1d6      	bne.n	8001f96 <_svfiprintf_r+0x166>
 8001fe8:	89a3      	ldrh	r3, [r4, #12]
 8001fea:	065b      	lsls	r3, r3, #25
 8001fec:	f53f af35 	bmi.w	8001e5a <_svfiprintf_r+0x2a>
 8001ff0:	9809      	ldr	r0, [sp, #36]	; 0x24
 8001ff2:	b01d      	add	sp, #116	; 0x74
 8001ff4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001ff8:	ab03      	add	r3, sp, #12
 8001ffa:	9300      	str	r3, [sp, #0]
 8001ffc:	4622      	mov	r2, r4
 8001ffe:	4b07      	ldr	r3, [pc, #28]	; (800201c <_svfiprintf_r+0x1ec>)
 8002000:	a904      	add	r1, sp, #16
 8002002:	4640      	mov	r0, r8
 8002004:	f000 f882 	bl	800210c <_printf_i>
 8002008:	e7ea      	b.n	8001fe0 <_svfiprintf_r+0x1b0>
 800200a:	bf00      	nop
 800200c:	080025bc 	.word	0x080025bc
 8002010:	080025c2 	.word	0x080025c2
 8002014:	080025c6 	.word	0x080025c6
 8002018:	00000000 	.word	0x00000000
 800201c:	08001d7d 	.word	0x08001d7d

08002020 <_printf_common>:
 8002020:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002024:	4691      	mov	r9, r2
 8002026:	461f      	mov	r7, r3
 8002028:	688a      	ldr	r2, [r1, #8]
 800202a:	690b      	ldr	r3, [r1, #16]
 800202c:	4606      	mov	r6, r0
 800202e:	4293      	cmp	r3, r2
 8002030:	bfb8      	it	lt
 8002032:	4613      	movlt	r3, r2
 8002034:	f8c9 3000 	str.w	r3, [r9]
 8002038:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800203c:	460c      	mov	r4, r1
 800203e:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8002042:	b112      	cbz	r2, 800204a <_printf_common+0x2a>
 8002044:	3301      	adds	r3, #1
 8002046:	f8c9 3000 	str.w	r3, [r9]
 800204a:	6823      	ldr	r3, [r4, #0]
 800204c:	0699      	lsls	r1, r3, #26
 800204e:	bf42      	ittt	mi
 8002050:	f8d9 3000 	ldrmi.w	r3, [r9]
 8002054:	3302      	addmi	r3, #2
 8002056:	f8c9 3000 	strmi.w	r3, [r9]
 800205a:	6825      	ldr	r5, [r4, #0]
 800205c:	f015 0506 	ands.w	r5, r5, #6
 8002060:	d107      	bne.n	8002072 <_printf_common+0x52>
 8002062:	f104 0a19 	add.w	sl, r4, #25
 8002066:	68e3      	ldr	r3, [r4, #12]
 8002068:	f8d9 2000 	ldr.w	r2, [r9]
 800206c:	1a9b      	subs	r3, r3, r2
 800206e:	42ab      	cmp	r3, r5
 8002070:	dc29      	bgt.n	80020c6 <_printf_common+0xa6>
 8002072:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8002076:	6822      	ldr	r2, [r4, #0]
 8002078:	3300      	adds	r3, #0
 800207a:	bf18      	it	ne
 800207c:	2301      	movne	r3, #1
 800207e:	0692      	lsls	r2, r2, #26
 8002080:	d42e      	bmi.n	80020e0 <_printf_common+0xc0>
 8002082:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002086:	4639      	mov	r1, r7
 8002088:	4630      	mov	r0, r6
 800208a:	47c0      	blx	r8
 800208c:	3001      	adds	r0, #1
 800208e:	d021      	beq.n	80020d4 <_printf_common+0xb4>
 8002090:	6823      	ldr	r3, [r4, #0]
 8002092:	68e5      	ldr	r5, [r4, #12]
 8002094:	f003 0306 	and.w	r3, r3, #6
 8002098:	2b04      	cmp	r3, #4
 800209a:	bf18      	it	ne
 800209c:	2500      	movne	r5, #0
 800209e:	f8d9 2000 	ldr.w	r2, [r9]
 80020a2:	f04f 0900 	mov.w	r9, #0
 80020a6:	bf08      	it	eq
 80020a8:	1aad      	subeq	r5, r5, r2
 80020aa:	68a3      	ldr	r3, [r4, #8]
 80020ac:	6922      	ldr	r2, [r4, #16]
 80020ae:	bf08      	it	eq
 80020b0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80020b4:	4293      	cmp	r3, r2
 80020b6:	bfc4      	itt	gt
 80020b8:	1a9b      	subgt	r3, r3, r2
 80020ba:	18ed      	addgt	r5, r5, r3
 80020bc:	341a      	adds	r4, #26
 80020be:	454d      	cmp	r5, r9
 80020c0:	d11a      	bne.n	80020f8 <_printf_common+0xd8>
 80020c2:	2000      	movs	r0, #0
 80020c4:	e008      	b.n	80020d8 <_printf_common+0xb8>
 80020c6:	2301      	movs	r3, #1
 80020c8:	4652      	mov	r2, sl
 80020ca:	4639      	mov	r1, r7
 80020cc:	4630      	mov	r0, r6
 80020ce:	47c0      	blx	r8
 80020d0:	3001      	adds	r0, #1
 80020d2:	d103      	bne.n	80020dc <_printf_common+0xbc>
 80020d4:	f04f 30ff 	mov.w	r0, #4294967295
 80020d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80020dc:	3501      	adds	r5, #1
 80020de:	e7c2      	b.n	8002066 <_printf_common+0x46>
 80020e0:	2030      	movs	r0, #48	; 0x30
 80020e2:	18e1      	adds	r1, r4, r3
 80020e4:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80020e8:	1c5a      	adds	r2, r3, #1
 80020ea:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80020ee:	4422      	add	r2, r4
 80020f0:	3302      	adds	r3, #2
 80020f2:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80020f6:	e7c4      	b.n	8002082 <_printf_common+0x62>
 80020f8:	2301      	movs	r3, #1
 80020fa:	4622      	mov	r2, r4
 80020fc:	4639      	mov	r1, r7
 80020fe:	4630      	mov	r0, r6
 8002100:	47c0      	blx	r8
 8002102:	3001      	adds	r0, #1
 8002104:	d0e6      	beq.n	80020d4 <_printf_common+0xb4>
 8002106:	f109 0901 	add.w	r9, r9, #1
 800210a:	e7d8      	b.n	80020be <_printf_common+0x9e>

0800210c <_printf_i>:
 800210c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002110:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8002114:	460c      	mov	r4, r1
 8002116:	7e09      	ldrb	r1, [r1, #24]
 8002118:	b085      	sub	sp, #20
 800211a:	296e      	cmp	r1, #110	; 0x6e
 800211c:	4617      	mov	r7, r2
 800211e:	4606      	mov	r6, r0
 8002120:	4698      	mov	r8, r3
 8002122:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8002124:	f000 80b3 	beq.w	800228e <_printf_i+0x182>
 8002128:	d822      	bhi.n	8002170 <_printf_i+0x64>
 800212a:	2963      	cmp	r1, #99	; 0x63
 800212c:	d036      	beq.n	800219c <_printf_i+0x90>
 800212e:	d80a      	bhi.n	8002146 <_printf_i+0x3a>
 8002130:	2900      	cmp	r1, #0
 8002132:	f000 80b9 	beq.w	80022a8 <_printf_i+0x19c>
 8002136:	2958      	cmp	r1, #88	; 0x58
 8002138:	f000 8083 	beq.w	8002242 <_printf_i+0x136>
 800213c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002140:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8002144:	e032      	b.n	80021ac <_printf_i+0xa0>
 8002146:	2964      	cmp	r1, #100	; 0x64
 8002148:	d001      	beq.n	800214e <_printf_i+0x42>
 800214a:	2969      	cmp	r1, #105	; 0x69
 800214c:	d1f6      	bne.n	800213c <_printf_i+0x30>
 800214e:	6820      	ldr	r0, [r4, #0]
 8002150:	6813      	ldr	r3, [r2, #0]
 8002152:	0605      	lsls	r5, r0, #24
 8002154:	f103 0104 	add.w	r1, r3, #4
 8002158:	d52a      	bpl.n	80021b0 <_printf_i+0xa4>
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	6011      	str	r1, [r2, #0]
 800215e:	2b00      	cmp	r3, #0
 8002160:	da03      	bge.n	800216a <_printf_i+0x5e>
 8002162:	222d      	movs	r2, #45	; 0x2d
 8002164:	425b      	negs	r3, r3
 8002166:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800216a:	486f      	ldr	r0, [pc, #444]	; (8002328 <_printf_i+0x21c>)
 800216c:	220a      	movs	r2, #10
 800216e:	e039      	b.n	80021e4 <_printf_i+0xd8>
 8002170:	2973      	cmp	r1, #115	; 0x73
 8002172:	f000 809d 	beq.w	80022b0 <_printf_i+0x1a4>
 8002176:	d808      	bhi.n	800218a <_printf_i+0x7e>
 8002178:	296f      	cmp	r1, #111	; 0x6f
 800217a:	d020      	beq.n	80021be <_printf_i+0xb2>
 800217c:	2970      	cmp	r1, #112	; 0x70
 800217e:	d1dd      	bne.n	800213c <_printf_i+0x30>
 8002180:	6823      	ldr	r3, [r4, #0]
 8002182:	f043 0320 	orr.w	r3, r3, #32
 8002186:	6023      	str	r3, [r4, #0]
 8002188:	e003      	b.n	8002192 <_printf_i+0x86>
 800218a:	2975      	cmp	r1, #117	; 0x75
 800218c:	d017      	beq.n	80021be <_printf_i+0xb2>
 800218e:	2978      	cmp	r1, #120	; 0x78
 8002190:	d1d4      	bne.n	800213c <_printf_i+0x30>
 8002192:	2378      	movs	r3, #120	; 0x78
 8002194:	4865      	ldr	r0, [pc, #404]	; (800232c <_printf_i+0x220>)
 8002196:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800219a:	e055      	b.n	8002248 <_printf_i+0x13c>
 800219c:	6813      	ldr	r3, [r2, #0]
 800219e:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80021a2:	1d19      	adds	r1, r3, #4
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	6011      	str	r1, [r2, #0]
 80021a8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80021ac:	2301      	movs	r3, #1
 80021ae:	e08c      	b.n	80022ca <_printf_i+0x1be>
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	f010 0f40 	tst.w	r0, #64	; 0x40
 80021b6:	6011      	str	r1, [r2, #0]
 80021b8:	bf18      	it	ne
 80021ba:	b21b      	sxthne	r3, r3
 80021bc:	e7cf      	b.n	800215e <_printf_i+0x52>
 80021be:	6813      	ldr	r3, [r2, #0]
 80021c0:	6825      	ldr	r5, [r4, #0]
 80021c2:	1d18      	adds	r0, r3, #4
 80021c4:	6010      	str	r0, [r2, #0]
 80021c6:	0628      	lsls	r0, r5, #24
 80021c8:	d501      	bpl.n	80021ce <_printf_i+0xc2>
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	e002      	b.n	80021d4 <_printf_i+0xc8>
 80021ce:	0668      	lsls	r0, r5, #25
 80021d0:	d5fb      	bpl.n	80021ca <_printf_i+0xbe>
 80021d2:	881b      	ldrh	r3, [r3, #0]
 80021d4:	296f      	cmp	r1, #111	; 0x6f
 80021d6:	bf14      	ite	ne
 80021d8:	220a      	movne	r2, #10
 80021da:	2208      	moveq	r2, #8
 80021dc:	4852      	ldr	r0, [pc, #328]	; (8002328 <_printf_i+0x21c>)
 80021de:	2100      	movs	r1, #0
 80021e0:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80021e4:	6865      	ldr	r5, [r4, #4]
 80021e6:	2d00      	cmp	r5, #0
 80021e8:	60a5      	str	r5, [r4, #8]
 80021ea:	f2c0 8095 	blt.w	8002318 <_printf_i+0x20c>
 80021ee:	6821      	ldr	r1, [r4, #0]
 80021f0:	f021 0104 	bic.w	r1, r1, #4
 80021f4:	6021      	str	r1, [r4, #0]
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d13d      	bne.n	8002276 <_printf_i+0x16a>
 80021fa:	2d00      	cmp	r5, #0
 80021fc:	f040 808e 	bne.w	800231c <_printf_i+0x210>
 8002200:	4665      	mov	r5, ip
 8002202:	2a08      	cmp	r2, #8
 8002204:	d10b      	bne.n	800221e <_printf_i+0x112>
 8002206:	6823      	ldr	r3, [r4, #0]
 8002208:	07db      	lsls	r3, r3, #31
 800220a:	d508      	bpl.n	800221e <_printf_i+0x112>
 800220c:	6923      	ldr	r3, [r4, #16]
 800220e:	6862      	ldr	r2, [r4, #4]
 8002210:	429a      	cmp	r2, r3
 8002212:	bfde      	ittt	le
 8002214:	2330      	movle	r3, #48	; 0x30
 8002216:	f805 3c01 	strble.w	r3, [r5, #-1]
 800221a:	f105 35ff 	addle.w	r5, r5, #4294967295
 800221e:	ebac 0305 	sub.w	r3, ip, r5
 8002222:	6123      	str	r3, [r4, #16]
 8002224:	f8cd 8000 	str.w	r8, [sp]
 8002228:	463b      	mov	r3, r7
 800222a:	aa03      	add	r2, sp, #12
 800222c:	4621      	mov	r1, r4
 800222e:	4630      	mov	r0, r6
 8002230:	f7ff fef6 	bl	8002020 <_printf_common>
 8002234:	3001      	adds	r0, #1
 8002236:	d14d      	bne.n	80022d4 <_printf_i+0x1c8>
 8002238:	f04f 30ff 	mov.w	r0, #4294967295
 800223c:	b005      	add	sp, #20
 800223e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8002242:	4839      	ldr	r0, [pc, #228]	; (8002328 <_printf_i+0x21c>)
 8002244:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8002248:	6813      	ldr	r3, [r2, #0]
 800224a:	6821      	ldr	r1, [r4, #0]
 800224c:	1d1d      	adds	r5, r3, #4
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	6015      	str	r5, [r2, #0]
 8002252:	060a      	lsls	r2, r1, #24
 8002254:	d50b      	bpl.n	800226e <_printf_i+0x162>
 8002256:	07ca      	lsls	r2, r1, #31
 8002258:	bf44      	itt	mi
 800225a:	f041 0120 	orrmi.w	r1, r1, #32
 800225e:	6021      	strmi	r1, [r4, #0]
 8002260:	b91b      	cbnz	r3, 800226a <_printf_i+0x15e>
 8002262:	6822      	ldr	r2, [r4, #0]
 8002264:	f022 0220 	bic.w	r2, r2, #32
 8002268:	6022      	str	r2, [r4, #0]
 800226a:	2210      	movs	r2, #16
 800226c:	e7b7      	b.n	80021de <_printf_i+0xd2>
 800226e:	064d      	lsls	r5, r1, #25
 8002270:	bf48      	it	mi
 8002272:	b29b      	uxthmi	r3, r3
 8002274:	e7ef      	b.n	8002256 <_printf_i+0x14a>
 8002276:	4665      	mov	r5, ip
 8002278:	fbb3 f1f2 	udiv	r1, r3, r2
 800227c:	fb02 3311 	mls	r3, r2, r1, r3
 8002280:	5cc3      	ldrb	r3, [r0, r3]
 8002282:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8002286:	460b      	mov	r3, r1
 8002288:	2900      	cmp	r1, #0
 800228a:	d1f5      	bne.n	8002278 <_printf_i+0x16c>
 800228c:	e7b9      	b.n	8002202 <_printf_i+0xf6>
 800228e:	6813      	ldr	r3, [r2, #0]
 8002290:	6825      	ldr	r5, [r4, #0]
 8002292:	1d18      	adds	r0, r3, #4
 8002294:	6961      	ldr	r1, [r4, #20]
 8002296:	6010      	str	r0, [r2, #0]
 8002298:	0628      	lsls	r0, r5, #24
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	d501      	bpl.n	80022a2 <_printf_i+0x196>
 800229e:	6019      	str	r1, [r3, #0]
 80022a0:	e002      	b.n	80022a8 <_printf_i+0x19c>
 80022a2:	066a      	lsls	r2, r5, #25
 80022a4:	d5fb      	bpl.n	800229e <_printf_i+0x192>
 80022a6:	8019      	strh	r1, [r3, #0]
 80022a8:	2300      	movs	r3, #0
 80022aa:	4665      	mov	r5, ip
 80022ac:	6123      	str	r3, [r4, #16]
 80022ae:	e7b9      	b.n	8002224 <_printf_i+0x118>
 80022b0:	6813      	ldr	r3, [r2, #0]
 80022b2:	1d19      	adds	r1, r3, #4
 80022b4:	6011      	str	r1, [r2, #0]
 80022b6:	681d      	ldr	r5, [r3, #0]
 80022b8:	6862      	ldr	r2, [r4, #4]
 80022ba:	2100      	movs	r1, #0
 80022bc:	4628      	mov	r0, r5
 80022be:	f000 f837 	bl	8002330 <memchr>
 80022c2:	b108      	cbz	r0, 80022c8 <_printf_i+0x1bc>
 80022c4:	1b40      	subs	r0, r0, r5
 80022c6:	6060      	str	r0, [r4, #4]
 80022c8:	6863      	ldr	r3, [r4, #4]
 80022ca:	6123      	str	r3, [r4, #16]
 80022cc:	2300      	movs	r3, #0
 80022ce:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80022d2:	e7a7      	b.n	8002224 <_printf_i+0x118>
 80022d4:	6923      	ldr	r3, [r4, #16]
 80022d6:	462a      	mov	r2, r5
 80022d8:	4639      	mov	r1, r7
 80022da:	4630      	mov	r0, r6
 80022dc:	47c0      	blx	r8
 80022de:	3001      	adds	r0, #1
 80022e0:	d0aa      	beq.n	8002238 <_printf_i+0x12c>
 80022e2:	6823      	ldr	r3, [r4, #0]
 80022e4:	079b      	lsls	r3, r3, #30
 80022e6:	d413      	bmi.n	8002310 <_printf_i+0x204>
 80022e8:	68e0      	ldr	r0, [r4, #12]
 80022ea:	9b03      	ldr	r3, [sp, #12]
 80022ec:	4298      	cmp	r0, r3
 80022ee:	bfb8      	it	lt
 80022f0:	4618      	movlt	r0, r3
 80022f2:	e7a3      	b.n	800223c <_printf_i+0x130>
 80022f4:	2301      	movs	r3, #1
 80022f6:	464a      	mov	r2, r9
 80022f8:	4639      	mov	r1, r7
 80022fa:	4630      	mov	r0, r6
 80022fc:	47c0      	blx	r8
 80022fe:	3001      	adds	r0, #1
 8002300:	d09a      	beq.n	8002238 <_printf_i+0x12c>
 8002302:	3501      	adds	r5, #1
 8002304:	68e3      	ldr	r3, [r4, #12]
 8002306:	9a03      	ldr	r2, [sp, #12]
 8002308:	1a9b      	subs	r3, r3, r2
 800230a:	42ab      	cmp	r3, r5
 800230c:	dcf2      	bgt.n	80022f4 <_printf_i+0x1e8>
 800230e:	e7eb      	b.n	80022e8 <_printf_i+0x1dc>
 8002310:	2500      	movs	r5, #0
 8002312:	f104 0919 	add.w	r9, r4, #25
 8002316:	e7f5      	b.n	8002304 <_printf_i+0x1f8>
 8002318:	2b00      	cmp	r3, #0
 800231a:	d1ac      	bne.n	8002276 <_printf_i+0x16a>
 800231c:	7803      	ldrb	r3, [r0, #0]
 800231e:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002322:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002326:	e76c      	b.n	8002202 <_printf_i+0xf6>
 8002328:	080025cd 	.word	0x080025cd
 800232c:	080025de 	.word	0x080025de

08002330 <memchr>:
 8002330:	b510      	push	{r4, lr}
 8002332:	b2c9      	uxtb	r1, r1
 8002334:	4402      	add	r2, r0
 8002336:	4290      	cmp	r0, r2
 8002338:	4603      	mov	r3, r0
 800233a:	d101      	bne.n	8002340 <memchr+0x10>
 800233c:	2300      	movs	r3, #0
 800233e:	e003      	b.n	8002348 <memchr+0x18>
 8002340:	781c      	ldrb	r4, [r3, #0]
 8002342:	3001      	adds	r0, #1
 8002344:	428c      	cmp	r4, r1
 8002346:	d1f6      	bne.n	8002336 <memchr+0x6>
 8002348:	4618      	mov	r0, r3
 800234a:	bd10      	pop	{r4, pc}

0800234c <memcpy>:
 800234c:	b510      	push	{r4, lr}
 800234e:	1e43      	subs	r3, r0, #1
 8002350:	440a      	add	r2, r1
 8002352:	4291      	cmp	r1, r2
 8002354:	d100      	bne.n	8002358 <memcpy+0xc>
 8002356:	bd10      	pop	{r4, pc}
 8002358:	f811 4b01 	ldrb.w	r4, [r1], #1
 800235c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8002360:	e7f7      	b.n	8002352 <memcpy+0x6>

08002362 <memmove>:
 8002362:	4288      	cmp	r0, r1
 8002364:	b510      	push	{r4, lr}
 8002366:	eb01 0302 	add.w	r3, r1, r2
 800236a:	d807      	bhi.n	800237c <memmove+0x1a>
 800236c:	1e42      	subs	r2, r0, #1
 800236e:	4299      	cmp	r1, r3
 8002370:	d00a      	beq.n	8002388 <memmove+0x26>
 8002372:	f811 4b01 	ldrb.w	r4, [r1], #1
 8002376:	f802 4f01 	strb.w	r4, [r2, #1]!
 800237a:	e7f8      	b.n	800236e <memmove+0xc>
 800237c:	4283      	cmp	r3, r0
 800237e:	d9f5      	bls.n	800236c <memmove+0xa>
 8002380:	1881      	adds	r1, r0, r2
 8002382:	1ad2      	subs	r2, r2, r3
 8002384:	42d3      	cmn	r3, r2
 8002386:	d100      	bne.n	800238a <memmove+0x28>
 8002388:	bd10      	pop	{r4, pc}
 800238a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800238e:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8002392:	e7f7      	b.n	8002384 <memmove+0x22>

08002394 <_free_r>:
 8002394:	b538      	push	{r3, r4, r5, lr}
 8002396:	4605      	mov	r5, r0
 8002398:	2900      	cmp	r1, #0
 800239a:	d043      	beq.n	8002424 <_free_r+0x90>
 800239c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80023a0:	1f0c      	subs	r4, r1, #4
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	bfb8      	it	lt
 80023a6:	18e4      	addlt	r4, r4, r3
 80023a8:	f000 f8d0 	bl	800254c <__malloc_lock>
 80023ac:	4a1e      	ldr	r2, [pc, #120]	; (8002428 <_free_r+0x94>)
 80023ae:	6813      	ldr	r3, [r2, #0]
 80023b0:	4610      	mov	r0, r2
 80023b2:	b933      	cbnz	r3, 80023c2 <_free_r+0x2e>
 80023b4:	6063      	str	r3, [r4, #4]
 80023b6:	6014      	str	r4, [r2, #0]
 80023b8:	4628      	mov	r0, r5
 80023ba:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80023be:	f000 b8c6 	b.w	800254e <__malloc_unlock>
 80023c2:	42a3      	cmp	r3, r4
 80023c4:	d90b      	bls.n	80023de <_free_r+0x4a>
 80023c6:	6821      	ldr	r1, [r4, #0]
 80023c8:	1862      	adds	r2, r4, r1
 80023ca:	4293      	cmp	r3, r2
 80023cc:	bf01      	itttt	eq
 80023ce:	681a      	ldreq	r2, [r3, #0]
 80023d0:	685b      	ldreq	r3, [r3, #4]
 80023d2:	1852      	addeq	r2, r2, r1
 80023d4:	6022      	streq	r2, [r4, #0]
 80023d6:	6063      	str	r3, [r4, #4]
 80023d8:	6004      	str	r4, [r0, #0]
 80023da:	e7ed      	b.n	80023b8 <_free_r+0x24>
 80023dc:	4613      	mov	r3, r2
 80023de:	685a      	ldr	r2, [r3, #4]
 80023e0:	b10a      	cbz	r2, 80023e6 <_free_r+0x52>
 80023e2:	42a2      	cmp	r2, r4
 80023e4:	d9fa      	bls.n	80023dc <_free_r+0x48>
 80023e6:	6819      	ldr	r1, [r3, #0]
 80023e8:	1858      	adds	r0, r3, r1
 80023ea:	42a0      	cmp	r0, r4
 80023ec:	d10b      	bne.n	8002406 <_free_r+0x72>
 80023ee:	6820      	ldr	r0, [r4, #0]
 80023f0:	4401      	add	r1, r0
 80023f2:	1858      	adds	r0, r3, r1
 80023f4:	4282      	cmp	r2, r0
 80023f6:	6019      	str	r1, [r3, #0]
 80023f8:	d1de      	bne.n	80023b8 <_free_r+0x24>
 80023fa:	6810      	ldr	r0, [r2, #0]
 80023fc:	6852      	ldr	r2, [r2, #4]
 80023fe:	4401      	add	r1, r0
 8002400:	6019      	str	r1, [r3, #0]
 8002402:	605a      	str	r2, [r3, #4]
 8002404:	e7d8      	b.n	80023b8 <_free_r+0x24>
 8002406:	d902      	bls.n	800240e <_free_r+0x7a>
 8002408:	230c      	movs	r3, #12
 800240a:	602b      	str	r3, [r5, #0]
 800240c:	e7d4      	b.n	80023b8 <_free_r+0x24>
 800240e:	6820      	ldr	r0, [r4, #0]
 8002410:	1821      	adds	r1, r4, r0
 8002412:	428a      	cmp	r2, r1
 8002414:	bf01      	itttt	eq
 8002416:	6811      	ldreq	r1, [r2, #0]
 8002418:	6852      	ldreq	r2, [r2, #4]
 800241a:	1809      	addeq	r1, r1, r0
 800241c:	6021      	streq	r1, [r4, #0]
 800241e:	6062      	str	r2, [r4, #4]
 8002420:	605c      	str	r4, [r3, #4]
 8002422:	e7c9      	b.n	80023b8 <_free_r+0x24>
 8002424:	bd38      	pop	{r3, r4, r5, pc}
 8002426:	bf00      	nop
 8002428:	20000098 	.word	0x20000098

0800242c <_malloc_r>:
 800242c:	b570      	push	{r4, r5, r6, lr}
 800242e:	1ccd      	adds	r5, r1, #3
 8002430:	f025 0503 	bic.w	r5, r5, #3
 8002434:	3508      	adds	r5, #8
 8002436:	2d0c      	cmp	r5, #12
 8002438:	bf38      	it	cc
 800243a:	250c      	movcc	r5, #12
 800243c:	2d00      	cmp	r5, #0
 800243e:	4606      	mov	r6, r0
 8002440:	db01      	blt.n	8002446 <_malloc_r+0x1a>
 8002442:	42a9      	cmp	r1, r5
 8002444:	d903      	bls.n	800244e <_malloc_r+0x22>
 8002446:	230c      	movs	r3, #12
 8002448:	6033      	str	r3, [r6, #0]
 800244a:	2000      	movs	r0, #0
 800244c:	bd70      	pop	{r4, r5, r6, pc}
 800244e:	f000 f87d 	bl	800254c <__malloc_lock>
 8002452:	4a21      	ldr	r2, [pc, #132]	; (80024d8 <_malloc_r+0xac>)
 8002454:	6814      	ldr	r4, [r2, #0]
 8002456:	4621      	mov	r1, r4
 8002458:	b991      	cbnz	r1, 8002480 <_malloc_r+0x54>
 800245a:	4c20      	ldr	r4, [pc, #128]	; (80024dc <_malloc_r+0xb0>)
 800245c:	6823      	ldr	r3, [r4, #0]
 800245e:	b91b      	cbnz	r3, 8002468 <_malloc_r+0x3c>
 8002460:	4630      	mov	r0, r6
 8002462:	f000 f863 	bl	800252c <_sbrk_r>
 8002466:	6020      	str	r0, [r4, #0]
 8002468:	4629      	mov	r1, r5
 800246a:	4630      	mov	r0, r6
 800246c:	f000 f85e 	bl	800252c <_sbrk_r>
 8002470:	1c43      	adds	r3, r0, #1
 8002472:	d124      	bne.n	80024be <_malloc_r+0x92>
 8002474:	230c      	movs	r3, #12
 8002476:	4630      	mov	r0, r6
 8002478:	6033      	str	r3, [r6, #0]
 800247a:	f000 f868 	bl	800254e <__malloc_unlock>
 800247e:	e7e4      	b.n	800244a <_malloc_r+0x1e>
 8002480:	680b      	ldr	r3, [r1, #0]
 8002482:	1b5b      	subs	r3, r3, r5
 8002484:	d418      	bmi.n	80024b8 <_malloc_r+0x8c>
 8002486:	2b0b      	cmp	r3, #11
 8002488:	d90f      	bls.n	80024aa <_malloc_r+0x7e>
 800248a:	600b      	str	r3, [r1, #0]
 800248c:	18cc      	adds	r4, r1, r3
 800248e:	50cd      	str	r5, [r1, r3]
 8002490:	4630      	mov	r0, r6
 8002492:	f000 f85c 	bl	800254e <__malloc_unlock>
 8002496:	f104 000b 	add.w	r0, r4, #11
 800249a:	1d23      	adds	r3, r4, #4
 800249c:	f020 0007 	bic.w	r0, r0, #7
 80024a0:	1ac3      	subs	r3, r0, r3
 80024a2:	d0d3      	beq.n	800244c <_malloc_r+0x20>
 80024a4:	425a      	negs	r2, r3
 80024a6:	50e2      	str	r2, [r4, r3]
 80024a8:	e7d0      	b.n	800244c <_malloc_r+0x20>
 80024aa:	684b      	ldr	r3, [r1, #4]
 80024ac:	428c      	cmp	r4, r1
 80024ae:	bf16      	itet	ne
 80024b0:	6063      	strne	r3, [r4, #4]
 80024b2:	6013      	streq	r3, [r2, #0]
 80024b4:	460c      	movne	r4, r1
 80024b6:	e7eb      	b.n	8002490 <_malloc_r+0x64>
 80024b8:	460c      	mov	r4, r1
 80024ba:	6849      	ldr	r1, [r1, #4]
 80024bc:	e7cc      	b.n	8002458 <_malloc_r+0x2c>
 80024be:	1cc4      	adds	r4, r0, #3
 80024c0:	f024 0403 	bic.w	r4, r4, #3
 80024c4:	42a0      	cmp	r0, r4
 80024c6:	d005      	beq.n	80024d4 <_malloc_r+0xa8>
 80024c8:	1a21      	subs	r1, r4, r0
 80024ca:	4630      	mov	r0, r6
 80024cc:	f000 f82e 	bl	800252c <_sbrk_r>
 80024d0:	3001      	adds	r0, #1
 80024d2:	d0cf      	beq.n	8002474 <_malloc_r+0x48>
 80024d4:	6025      	str	r5, [r4, #0]
 80024d6:	e7db      	b.n	8002490 <_malloc_r+0x64>
 80024d8:	20000098 	.word	0x20000098
 80024dc:	2000009c 	.word	0x2000009c

080024e0 <_realloc_r>:
 80024e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80024e2:	4607      	mov	r7, r0
 80024e4:	4614      	mov	r4, r2
 80024e6:	460e      	mov	r6, r1
 80024e8:	b921      	cbnz	r1, 80024f4 <_realloc_r+0x14>
 80024ea:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80024ee:	4611      	mov	r1, r2
 80024f0:	f7ff bf9c 	b.w	800242c <_malloc_r>
 80024f4:	b922      	cbnz	r2, 8002500 <_realloc_r+0x20>
 80024f6:	f7ff ff4d 	bl	8002394 <_free_r>
 80024fa:	4625      	mov	r5, r4
 80024fc:	4628      	mov	r0, r5
 80024fe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002500:	f000 f826 	bl	8002550 <_malloc_usable_size_r>
 8002504:	42a0      	cmp	r0, r4
 8002506:	d20f      	bcs.n	8002528 <_realloc_r+0x48>
 8002508:	4621      	mov	r1, r4
 800250a:	4638      	mov	r0, r7
 800250c:	f7ff ff8e 	bl	800242c <_malloc_r>
 8002510:	4605      	mov	r5, r0
 8002512:	2800      	cmp	r0, #0
 8002514:	d0f2      	beq.n	80024fc <_realloc_r+0x1c>
 8002516:	4631      	mov	r1, r6
 8002518:	4622      	mov	r2, r4
 800251a:	f7ff ff17 	bl	800234c <memcpy>
 800251e:	4631      	mov	r1, r6
 8002520:	4638      	mov	r0, r7
 8002522:	f7ff ff37 	bl	8002394 <_free_r>
 8002526:	e7e9      	b.n	80024fc <_realloc_r+0x1c>
 8002528:	4635      	mov	r5, r6
 800252a:	e7e7      	b.n	80024fc <_realloc_r+0x1c>

0800252c <_sbrk_r>:
 800252c:	b538      	push	{r3, r4, r5, lr}
 800252e:	2300      	movs	r3, #0
 8002530:	4c05      	ldr	r4, [pc, #20]	; (8002548 <_sbrk_r+0x1c>)
 8002532:	4605      	mov	r5, r0
 8002534:	4608      	mov	r0, r1
 8002536:	6023      	str	r3, [r4, #0]
 8002538:	f7fd ffda 	bl	80004f0 <_sbrk>
 800253c:	1c43      	adds	r3, r0, #1
 800253e:	d102      	bne.n	8002546 <_sbrk_r+0x1a>
 8002540:	6823      	ldr	r3, [r4, #0]
 8002542:	b103      	cbz	r3, 8002546 <_sbrk_r+0x1a>
 8002544:	602b      	str	r3, [r5, #0]
 8002546:	bd38      	pop	{r3, r4, r5, pc}
 8002548:	20000118 	.word	0x20000118

0800254c <__malloc_lock>:
 800254c:	4770      	bx	lr

0800254e <__malloc_unlock>:
 800254e:	4770      	bx	lr

08002550 <_malloc_usable_size_r>:
 8002550:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002554:	1f18      	subs	r0, r3, #4
 8002556:	2b00      	cmp	r3, #0
 8002558:	bfbc      	itt	lt
 800255a:	580b      	ldrlt	r3, [r1, r0]
 800255c:	18c0      	addlt	r0, r0, r3
 800255e:	4770      	bx	lr

08002560 <_init>:
 8002560:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002562:	bf00      	nop
 8002564:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002566:	bc08      	pop	{r3}
 8002568:	469e      	mov	lr, r3
 800256a:	4770      	bx	lr

0800256c <_fini>:
 800256c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800256e:	bf00      	nop
 8002570:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002572:	bc08      	pop	{r3}
 8002574:	469e      	mov	lr, r3
 8002576:	4770      	bx	lr
