Vasanth Bala , Evelyn Duesterwald , Sanjeev Banerjia, Dynamo: a transparent dynamic optimization system, Proceedings of the ACM SIGPLAN 2000 conference on Programming language design and implementation, p.1-12, June 18-21, 2000, Vancouver, British Columbia, Canada[doi>10.1145/349299.349303]
Doug Burger , Todd M. Austin, The SimpleScalar tool set, version 2.0, ACM SIGARCH Computer Architecture News, v.25 n.3, p.13-25, June 1997[doi>10.1145/268806.268810]
Chen, Y., Zhu, X. J., Zou, Q., and Liu, L. 2006. GLTO design and analysis. Journal of Computer Research and Development 43, 8 (Aug.), 1450--1456.
Cohn, R. and Lowney, P. G. 2000. Design and analysis of profile-based optimization in Compaq's compilation tools for Alpha. Journal of Instruction Level Parallelism 2, 5 (May), 1--25.
Robert Cohn , David Goodwin , P. Geoffrey Lowney , Norman Rubin, Spike: an optimizer for alpha/NT executables, Proceedings of the USENIX Windows NT Workshop on The USENIX Windows NT Workshop 1997, p.3-3, August 11-13, 1997, Seattle, Washington
Nikolas Clemens Gloy , Michael D. Smith, Code placement using temporal profile information, Harvard University, Cambridge, MA, 1998
Amir H. Hashemi , David R. Kaeli , Brad Calder, Efficient procedure mapping using cache line coloring, Proceedings of the ACM SIGPLAN 1997 conference on Programming language design and implementation, p.171-182, June 16-18, 1997, Las Vegas, Nevada, USA[doi>10.1145/258915.258931]
Hwu, W. W., Zhang, F. X., et al. 2004. Godson processor project data. Beijing: Institute of computing technology, Chinese Academy of Sciences, Beijing.
Wei-Wu Hu , Fu-Xin Zhang , Zu-Song Li, Microarchitecture of the Godson-2 processor, Journal of Computer Science and Technology, v.20 n.2, p.243-249, March 2005[doi>10.1007/s11390-005-0243-6]
J. Kalamatianos , D. Kaeli, Temporal-Based Procedure Reordering for Improved Instruction Cache Performance, Proceedings of the 4th International Symposium on High-Performance Computer Architecture, p.244, January 31-February 04, 1998
Lu, J. W., Chen, H., Yew, P. C., and Hsu, W. C. 2004. Design and implementation of a lightweight dynamic optimization system. Journal of Instruction-Level Parallelism 6, 4 (Apr.), 332--341.
S. McFarling, Program optimization for instruction caches, Proceedings of the third international conference on Architectural support for programming languages and operating systems, p.183-191, April 03-06, 1989, Boston, Massachusetts, USA[doi>10.1145/70082.68200]
Robert Muth , Saumya K. Debray , Scott Watterson , Koen De Bosschere, Alto: a link-time optimizer for the Compaq alpha, Software—Practice & Experience, v.31 n.1, p.67-101, Jan. 2001[doi>10.1002/1097-024X(200101)31:1<67::AID-SPE357>3.0.CO;2-A]
Sri Parameswaran , Jörg Henkel, I-CoPES: fast instruction code placement for embedded systems to improve performance and energy efficiency, Proceedings of the 2001 IEEE/ACM international conference on Computer-aided design, November 04-08, 2001, San Jose, California
Parameswaran, S. and Henkel, J. 2004. REMcode: Relocating embedded code for improving system efficiency. IEE Proc.-Comput. Digit. Tech. 151, 11 (Nov.), 431--435.
Karl Pettis , Robert C. Hansen, Profile guided code positioning, Proceedings of the ACM SIGPLAN 1990 conference on Programming language design and implementation, p.16-27, June 1990, White Plains, New York, USA[doi>10.1145/93542.93550]
Alex Ramirez , Josep L. Larriba-Pey , Mateo Valero, Software Trace Cache, IEEE Transactions on Computers, v.54 n.1, p.22-35, January 2005[doi>10.1109/TC.2005.13]
