# //  ModelSim SE-64 10.6d Feb 23 2018Linux 3.10.0-1160.90.1.el7.x86_64
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# vsim uprogCPU_tb 
# Start time: 15:07:53 on May 22,2023
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.uprogcpu_tb(func)#1
# Loading work.uprogcpu(func)#1
# Loading work.umem(behavioral)#1
# Loading work.pmem(behavioral)#1
# Loading work.k2(behavioral)#1
# Loading work.k1(behavioral)#1
# Loading work.vga_lab(behavioral)#1
# Loading work.video_ram(behavioral)#1
# Loading work.vga_motor(behavioral)#1
# Loading work.char_rom(behavioral)#1
# Loading work.alu(behavioral)#1
# Loading work.jstk(behavioral)#1
quit -sim; vcom ../*.vhd; vsim -voptargs=+acc work.uprogcpu_tb; do ../cpu_wave.d
# End time: 15:08:07 on May 22,2023, Elapsed time: 0:00:14
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.6d Compiler 2018.02 Feb 23 2018
# Start time: 15:08:07 on May 22,2023
# vcom -reportprogress 300 ../ALU.vhd ../ALU_tb.vhd ../CHAR_ROM.vhd ../K1.vhd ../K2.vhd ../VGA_MOTOR.vhd ../VGA_lab.vhd ../VIDEO_RAM.vhd ../dMem.vhd ../jstk.vhd ../pMem.vhd ../uMem.vhd ../uprogCPU.vhd ../uprogCPU_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture Behavioral of ALU
# -- Compiling entity ALU_tb
# -- Compiling architecture test of ALU_tb
# -- Compiling entity CHAR_ROM
# -- Compiling architecture Behavioral of CHAR_ROM
# -- Compiling entity K1
# -- Compiling architecture Behavioral of K1
# -- Compiling entity K2
# -- Compiling architecture Behavioral of K2
# -- Compiling entity VGA_MOTOR
# -- Compiling architecture Behavioral of VGA_MOTOR
# -- Compiling entity VGA_lab
# -- Compiling architecture Behavioral of VGA_lab
# -- Compiling entity VIDEO_RAM
# -- Compiling architecture Behavioral of VIDEO_RAM
# -- Compiling entity dMem
# -- Compiling architecture Behavioral of dMem
# -- Compiling entity jstk
# -- Compiling architecture Behavioral of jstk
# -- Compiling entity pMem
# -- Compiling architecture Behavioral of pMem
# -- Compiling entity uMem
# -- Compiling architecture Behavioral of uMem
# -- Compiling entity uprogCPU
# -- Compiling architecture func of uprogCPU
# -- Compiling entity uprogCPU_tb
# -- Compiling architecture func of uprogCPU_tb
# End time: 15:08:08 on May 22,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.uprogcpu_tb 
# Start time: 15:08:08 on May 22,2023
# ** Error: (vsim-7) Failed to open info file "/home/ellno907/docs/uprogCPU/proj-simdir/work/_info" in read mode.
# Permission denied. (errno = EACCES)
# ** Error: (vsim-7) Failed to open info file "/home/ellno907/docs/uprogCPU/proj-simdir/work/_info" in read mode.
# Permission denied. (errno = EACCES)
# ** Error: (vsim-7) Failed to open info file "/home/ellno907/docs/uprogCPU/proj-simdir/work/_info" in read mode.
# Permission denied. (errno = EACCES)
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: (vsim-7) Failed to open info file "/home/ellno907/docs/uprogCPU/proj-simdir/work/_info" in read mode.
# Permission denied. (errno = EACCES)
# ** Fatal: Internal Error - vopt returned success but vsim could not find a design to simulate!. Please contact customer support for further assistance.
# Error loading design
# End time: 15:08:10 on May 22,2023, Elapsed time: 0:00:02
# Errors: 5, Warnings: 0
# Cannot open macro file: ../cpu_wave.d
quit -sim; vcom ../*.vhd; vsim -voptargs=+acc work.uprogcpu_tb; do ../cpu_wave.do
# Model Technology ModelSim SE-64 vcom 10.6d Compiler 2018.02 Feb 23 2018
# Start time: 15:08:45 on May 22,2023
# vcom -reportprogress 300 ../ALU.vhd ../ALU_tb.vhd ../CHAR_ROM.vhd ../K1.vhd ../K2.vhd ../VGA_MOTOR.vhd ../VGA_lab.vhd ../VIDEO_RAM.vhd ../dMem.vhd ../jstk.vhd ../pMem.vhd ../uMem.vhd ../uprogCPU.vhd ../uprogCPU_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture Behavioral of ALU
# -- Compiling entity ALU_tb
# -- Compiling architecture test of ALU_tb
# -- Compiling entity CHAR_ROM
# -- Compiling architecture Behavioral of CHAR_ROM
# -- Compiling entity K1
# -- Compiling architecture Behavioral of K1
# -- Compiling entity K2
# -- Compiling architecture Behavioral of K2
# -- Compiling entity VGA_MOTOR
# -- Compiling architecture Behavioral of VGA_MOTOR
# -- Compiling entity VGA_lab
# -- Compiling architecture Behavioral of VGA_lab
# -- Compiling entity VIDEO_RAM
# -- Compiling architecture Behavioral of VIDEO_RAM
# -- Compiling entity dMem
# -- Compiling architecture Behavioral of dMem
# -- Compiling entity jstk
# -- Compiling architecture Behavioral of jstk
# -- Compiling entity pMem
# -- Compiling architecture Behavioral of pMem
# -- Compiling entity uMem
# -- Compiling architecture Behavioral of uMem
# -- Compiling entity uprogCPU
# -- Compiling architecture func of uprogCPU
# -- Compiling entity uprogCPU_tb
# -- Compiling architecture func of uprogCPU_tb
# End time: 15:08:46 on May 22,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.uprogcpu_tb 
# Start time: 15:08:46 on May 22,2023
# ** Error: (vsim-7) Failed to open info file "/home/ellno907/docs/uprogCPU/proj-simdir/work/_info" in read mode.
# Permission denied. (errno = EACCES)
# ** Error: (vsim-7) Failed to open info file "/home/ellno907/docs/uprogCPU/proj-simdir/work/_info" in read mode.
# Permission denied. (errno = EACCES)
# ** Error: (vsim-7) Failed to open info file "/home/ellno907/docs/uprogCPU/proj-simdir/work/_info" in read mode.
# Permission denied. (errno = EACCES)
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: (vsim-7) Failed to open info file "/home/ellno907/docs/uprogCPU/proj-simdir/work/_info" in read mode.
# Permission denied. (errno = EACCES)
# ** Fatal: Internal Error - vopt returned success but vsim could not find a design to simulate!. Please contact customer support for further assistance.
# Error loading design
# End time: 15:08:48 on May 22,2023, Elapsed time: 0:00:02
# Errors: 5, Warnings: 0
