<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Mux_4.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="Mux_4.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Mux_4.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Mux_4.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Mux_4.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Mux_4.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="Mux_4.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Mux_4.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="Mux_4.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="Mux_4.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="Mux_4.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Mux_4.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="Mux_4.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Mux_4.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Mux_4.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="Mux_4.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="Mux_4.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="Mux_4.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="Mux_4.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Mux_4.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="Mux_4_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Mux_4_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Mux_4_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Mux_4_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="Mux_4_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Mux_4_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Mux_4_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="Mux_4_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="Mux_4_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Mux_4_par.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Mux_4_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Mux_4_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="Mux_4_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="Mux_4_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Mux_4_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Mux_4_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TB_Mux_4_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TB_Mux_4_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="TB_Mux_4_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TB_Mux_4_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:branch="PostSynthSim" xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/synthesis/Mux_4_synthesis.nlf"/>
    <file xil_pn:branch="PostSynthSim" xil_pn:fileType="FILE_VHDL" xil_pn:name="netgen/synthesis/Mux_4_synthesis.vhd"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1657999380" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1657999379">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1658000490" xil_pn:in_ck="5106011049744193743" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1658000490">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Mux_4.vhd"/>
      <outfile xil_pn:name="TB_Mux_4.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1658000436" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="6617910436512307960" xil_pn:start_ts="1658000436">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1658000436" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="5844226857440597754" xil_pn:start_ts="1658000436">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1657999513" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="4494148644645958190" xil_pn:start_ts="1657999513">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1658000494" xil_pn:in_ck="5106011049744193743" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1658000494">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Mux_4.vhd"/>
      <outfile xil_pn:name="TB_Mux_4.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1658000499" xil_pn:in_ck="5106011049744193743" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="7826644144657296370" xil_pn:start_ts="1658000494">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="TB_Mux_4_beh.prj"/>
      <outfile xil_pn:name="TB_Mux_4_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1658000499" xil_pn:in_ck="-6386888684164091727" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-6903968658284417825" xil_pn:start_ts="1658000499">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="TB_Mux_4_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
    </transform>
    <transform xil_pn:end_ts="1658000361" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1658000361">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1658000361" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="8815164076984352818" xil_pn:start_ts="1658000361">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1658000361" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="4494148644645958190" xil_pn:start_ts="1658000361">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1658000361" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1658000361">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1658000361" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-5170105831316965840" xil_pn:start_ts="1658000361">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1658000361" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297157603645" xil_pn:start_ts="1658000361">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1658000361" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="3338415806047622392" xil_pn:start_ts="1658000361">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1658000371" xil_pn:in_ck="113438578904509" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="8363704050611472703" xil_pn:start_ts="1658000361">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Mux_4.lso"/>
      <outfile xil_pn:name="Mux_4.ngc"/>
      <outfile xil_pn:name="Mux_4.ngr"/>
      <outfile xil_pn:name="Mux_4.prj"/>
      <outfile xil_pn:name="Mux_4.stx"/>
      <outfile xil_pn:name="Mux_4.syr"/>
      <outfile xil_pn:name="Mux_4.xst"/>
      <outfile xil_pn:name="Mux_4_stx_beh.prj"/>
      <outfile xil_pn:name="Mux_4_vhdl.prj"/>
      <outfile xil_pn:name="Mux_4_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1658000398" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-7585956385444278171" xil_pn:start_ts="1658000398">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1658000410" xil_pn:in_ck="113438578895763" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-659181183932113925" xil_pn:start_ts="1658000407">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Mux_4.bld"/>
      <outfile xil_pn:name="Mux_4.ngd"/>
      <outfile xil_pn:name="Mux_4_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1658000415" xil_pn:in_ck="113438578895764" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-872484039588261087" xil_pn:start_ts="1658000410">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Mux_4.pcf"/>
      <outfile xil_pn:name="Mux_4_map.map"/>
      <outfile xil_pn:name="Mux_4_map.mrp"/>
      <outfile xil_pn:name="Mux_4_map.ncd"/>
      <outfile xil_pn:name="Mux_4_map.ngm"/>
      <outfile xil_pn:name="Mux_4_map.xrpt"/>
      <outfile xil_pn:name="Mux_4_summary.xml"/>
      <outfile xil_pn:name="Mux_4_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1658000426" xil_pn:in_ck="5401986493469910189" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-5563652517805085498" xil_pn:start_ts="1658000415">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Mux_4.ncd"/>
      <outfile xil_pn:name="Mux_4.pad"/>
      <outfile xil_pn:name="Mux_4.par"/>
      <outfile xil_pn:name="Mux_4.ptwx"/>
      <outfile xil_pn:name="Mux_4.unroutes"/>
      <outfile xil_pn:name="Mux_4.xpi"/>
      <outfile xil_pn:name="Mux_4_pad.csv"/>
      <outfile xil_pn:name="Mux_4_pad.txt"/>
      <outfile xil_pn:name="Mux_4_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1658000426" xil_pn:in_ck="113438578895632" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416187" xil_pn:start_ts="1658000423">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Mux_4.twr"/>
      <outfile xil_pn:name="Mux_4.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1658000402" xil_pn:in_ck="113438578895763" xil_pn:name="TRAN_postSynthesisSimModel" xil_pn:prop_ck="7499656257946976822" xil_pn:start_ts="1658000398">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/synthesis/Mux_4_synthesis.nlf"/>
      <outfile xil_pn:name="netgen/synthesis/Mux_4_synthesis.vhd"/>
    </transform>
  </transforms>

</generated_project>
