// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition"

// DATE "01/20/2021 16:58:55"

// 
// Device: Altera 5M570ZT100C5 Package TQFP100
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module UART_MAXV_TEST (
	clk,
	rx,
	rxEn,
	out,
	rxDone,
	rxBusy,
	rxErr,
	tx,
	txEn,
	txStart,
	in,
	txDone,
	txBusy,
	TR_DIR_1,
	TR_OE_1,
	TR_DIR_2,
	TR_OE_2,
	TR_DIR_3,
	TR_OE_3,
	LED);
input 	clk;
input 	rx;
input 	rxEn;
output 	[7:0] out;
output 	rxDone;
output 	rxBusy;
output 	rxErr;
output 	tx;
input 	txEn;
input 	txStart;
input 	[7:0] in;
output 	txDone;
output 	txBusy;
output 	TR_DIR_1;
output 	TR_OE_1;
output 	TR_DIR_2;
output 	TR_OE_2;
output 	TR_DIR_3;
output 	TR_OE_3;
output 	[3:0] LED;

// Design Ports Information


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \clk~combout ;
wire \generatorInst|Add0~10_combout ;
wire \generatorInst|Add0~12COUT1_41 ;
wire \generatorInst|Add0~2 ;
wire \generatorInst|Add0~2COUT1_42 ;
wire \generatorInst|Add0~5_combout ;
wire \generatorInst|Add0~7 ;
wire \generatorInst|Add0~7COUT1_43 ;
wire \generatorInst|Add0~15_combout ;
wire \generatorInst|Add0~17 ;
wire \generatorInst|Add0~17COUT1_44 ;
wire \generatorInst|Add0~20_combout ;
wire \generatorInst|Add0~22 ;
wire \generatorInst|Add0~35_combout ;
wire \generatorInst|Add0~37 ;
wire \generatorInst|Add0~37COUT1_45 ;
wire \generatorInst|Add0~25_combout ;
wire \generatorInst|Add0~27 ;
wire \generatorInst|Add0~27COUT1_46 ;
wire \generatorInst|Add0~30_combout ;
wire \generatorInst|Equal0~1 ;
wire \generatorInst|Add0~12 ;
wire \generatorInst|Add0~0_combout ;
wire \generatorInst|Equal0~0 ;
wire \generatorInst|rxClk~regout ;
wire \rxEn~combout ;
wire \rxInst|WideAnd0~1_combout ;
wire \rxInst|Selector27~7_combout ;
wire \rxInst|out[3]~4_combout ;
wire \rxInst|Selector27~8_combout ;
wire \rxInst|state~13_combout ;
wire \rxInst|state~15_combout ;
wire \rxInst|Selector28~0_combout ;
wire \rxInst|Selector29~1_combout ;
wire \rxInst|Selector29~2_combout ;
wire \rxInst|Selector29~3_combout ;
wire \rxInst|bitIdx[2]~0_combout ;
wire \rxInst|WideAnd2~combout ;
wire \rxInst|Selector29~4_combout ;
wire \rxInst|Selector29~5_combout ;
wire \rxInst|state.010~regout ;
wire \rxInst|Selector29~0_combout ;
wire \rxInst|WideNor0~combout ;
wire \rxInst|Selector27~6_combout ;
wire \rxInst|state.001~regout ;
wire \rxInst|Selector27~10_combout ;
wire \rxInst|clockCount[1]~0_combout ;
wire \rx~combout ;
wire \rxInst|clockCount[1]~1_combout ;
wire \rxInst|clockCount[1]~2_combout ;
wire \rxInst|clockCount[3]~5_combout ;
wire \rxInst|WideAnd0~0_combout ;
wire \rxInst|always0~2 ;
wire \rxInst|clockCount[1]~3_combout ;
wire \rxInst|clockCount[1]~4_combout ;
wire \rxInst|WideAnd0~combout ;
wire \rxInst|Selector27~11_combout ;
wire \rxInst|state.011~regout ;
wire \rxInst|state~14_combout ;
wire \rxInst|Selector27~4_combout ;
wire \rxInst|err~0_combout ;
wire \rxInst|always0~4_combout ;
wire \rxInst|Selector27~5_combout ;
wire \rxInst|Selector26~0_combout ;
wire \rxInst|state.000~regout ;
wire \rxInst|always0~3_combout ;
wire \rxInst|Decoder0~0_combout ;
wire \rxInst|out[3]~6_combout ;
wire \rxInst|Selector25~1_combout ;
wire \rxInst|Selector25~0_combout ;
wire \rxInst|always0~5_combout ;
wire \rxInst|out[3]~5_combout ;
wire \rxInst|Decoder0~1_combout ;
wire \rxInst|Selector24~0_combout ;
wire \rxInst|Decoder0~2_combout ;
wire \rxInst|Selector23~0_combout ;
wire \rxInst|Decoder0~3_combout ;
wire \rxInst|Selector22~0_combout ;
wire \rxInst|Decoder0~4_combout ;
wire \rxInst|Selector21~0_combout ;
wire \rxInst|Decoder0~5_combout ;
wire \rxInst|Selector20~0_combout ;
wire \rxInst|Decoder0~6_combout ;
wire \rxInst|Selector19~0_combout ;
wire \rxInst|Decoder0~7_combout ;
wire \rxInst|Selector18~0_combout ;
wire \rxInst|Selector9~3_combout ;
wire \rxInst|done~regout ;
wire \rxInst|busy~regout ;
wire \rxInst|Selector8~3_combout ;
wire \rxInst|Selector8~5_combout ;
wire \rxInst|Selector8~2_combout ;
wire \rxInst|err~regout ;
wire \generatorInst|Add1~5_combout ;
wire \generatorInst|Add1~7 ;
wire \generatorInst|Add1~7COUT1_65 ;
wire \generatorInst|Add1~15_combout ;
wire \generatorInst|Equal1~0 ;
wire \generatorInst|Add1~17 ;
wire \generatorInst|Add1~17COUT1_66 ;
wire \generatorInst|Add1~0_combout ;
wire \generatorInst|Add1~2 ;
wire \generatorInst|Add1~2COUT1_67 ;
wire \generatorInst|Add1~55_combout ;
wire \generatorInst|Add1~40_combout ;
wire \generatorInst|Add1~42 ;
wire \generatorInst|Add1~35_combout ;
wire \generatorInst|Add1~37 ;
wire \generatorInst|Add1~37COUT1_61 ;
wire \generatorInst|Add1~27 ;
wire \generatorInst|Add1~27COUT1_62 ;
wire \generatorInst|Add1~20_combout ;
wire \generatorInst|Add1~22 ;
wire \generatorInst|Add1~22COUT1_63 ;
wire \generatorInst|Add1~30_combout ;
wire \generatorInst|Add1~32 ;
wire \generatorInst|Add1~32COUT1_64 ;
wire \generatorInst|Add1~10_combout ;
wire \generatorInst|Add1~12 ;
wire \generatorInst|Add1~57 ;
wire \generatorInst|Add1~57COUT1_68 ;
wire \generatorInst|Add1~45_combout ;
wire \generatorInst|Add1~47 ;
wire \generatorInst|Add1~50_combout ;
wire \generatorInst|Equal1~2 ;
wire \generatorInst|Add1~25_combout ;
wire \generatorInst|Equal1~1 ;
wire \generatorInst|txClk~regout ;
wire \txInst|state.001~regout ;
wire \txEn~combout ;
wire \txInst|Selector18~0 ;
wire \txStart~combout ;
wire \txInst|Selector17~1_combout ;
wire \txInst|state.010~regout ;
wire \txInst|state.011~regout ;
wire \txInst|state.100~regout ;
wire \txInst|Selector3~1_combout ;
wire \txInst|Selector3~0_combout ;
wire \txInst|state.101~regout ;
wire \txInst|Selector17~0_combout ;
wire \txInst|Selector13~0_combout ;
wire \txInst|Selector0~0_combout ;
wire \txInst|out~regout ;
wire \txInst|done~regout ;
wire \txInst|busy~regout ;
wire \Add0~100_combout ;
wire \Add0~102 ;
wire \Add0~102COUT1_177 ;
wire \Add0~105_combout ;
wire \Add0~5_combout ;
wire \Add0~7 ;
wire \Add0~7COUT1_173 ;
wire \Add0~0_combout ;
wire \Add0~85_combout ;
wire \Add0~87 ;
wire \Add0~80_combout ;
wire \Add0~82 ;
wire \Add0~82COUT1_161 ;
wire \Add0~75_combout ;
wire \Add0~77 ;
wire \Add0~77COUT1_162 ;
wire \Add0~70_combout ;
wire \Add0~72 ;
wire \Add0~72COUT1_163 ;
wire \Add0~65_combout ;
wire \Add0~67 ;
wire \Add0~67COUT1_164 ;
wire \Add0~60_combout ;
wire \Add0~62 ;
wire \Add0~45_combout ;
wire \Add0~47 ;
wire \Add0~47COUT1_165 ;
wire \Add0~40_combout ;
wire \Add0~42 ;
wire \Add0~42COUT1_166 ;
wire \Add0~55_combout ;
wire \Add0~57 ;
wire \Add0~57COUT1_167 ;
wire \Add0~50_combout ;
wire \Add0~52 ;
wire \Add0~52COUT1_168 ;
wire \Add0~25_combout ;
wire \Add0~27 ;
wire \Add0~35_combout ;
wire \Add0~37 ;
wire \Add0~37COUT1_169 ;
wire \Add0~20_combout ;
wire \Add0~22 ;
wire \Add0~22COUT1_170 ;
wire \Add0~30_combout ;
wire \Add0~32 ;
wire \Add0~32COUT1_171 ;
wire \Add0~15_combout ;
wire \Add0~17 ;
wire \Add0~17COUT1_172 ;
wire \Add0~10_combout ;
wire \Add0~12 ;
wire \Add0~2 ;
wire \Add0~2COUT1_174 ;
wire \Add0~90_combout ;
wire \Add0~92 ;
wire \Add0~92COUT1_175 ;
wire \Add0~95_combout ;
wire \Add0~97 ;
wire \Add0~97COUT1_176 ;
wire \Add0~115_combout ;
wire \Add0~107 ;
wire \Add0~107COUT1_178 ;
wire \Add0~110_combout ;
wire \Add0~117 ;
wire \Add0~112 ;
wire \Add0~112COUT1_179 ;
wire \Add0~120_combout ;
wire \Add0~122 ;
wire \Add0~122COUT1_180 ;
wire \Add0~125_combout ;
wire \Add0~127 ;
wire \Add0~132 ;
wire \Add0~132COUT1_181 ;
wire \Add0~135_combout ;
wire \Add0~130_combout ;
wire \Equal1~8 ;
wire \Add0~137 ;
wire \Add0~137COUT1_182 ;
wire \Add0~142COUT1_183 ;
wire \Add0~147 ;
wire \Add0~147COUT1_184 ;
wire \Add0~150_combout ;
wire \Add0~152 ;
wire \Add0~155_combout ;
wire \Add0~140_combout ;
wire \Add0~142 ;
wire \Add0~145_combout ;
wire \Equal1~9 ;
wire \Equal1~6 ;
wire \Equal1~5_combout ;
wire \Equal1~7_combout ;
wire \Equal1~3 ;
wire \Equal1~2 ;
wire \Equal1~1 ;
wire \Equal1~0 ;
wire \Equal1~4_combout ;
wire \Equal1~10_combout ;
wire \LED[1]~reg0_regout ;
wire \Add1~0_combout ;
wire \LED[3]~reg0_regout ;
wire \LED[2]~reg0_regout ;
wire \LED[0]~0_combout ;
wire \LED[0]~reg0_regout ;
wire [7:0] \rxInst|out ;
wire [7:0] \rxInst|receivedData ;
wire [7:0] \txInst|data ;
wire [3:0] \rxInst|clockCount ;
wire [1:0] \rxInst|inputSw ;
wire [31:0] led_count;
wire [2:0] \rxInst|bitIdx ;
wire [7:0] \in~combout ;
wire [7:0] \generatorInst|rxCounter ;
wire [2:0] \txInst|bitIdx ;
wire [11:0] \generatorInst|txCounter ;


// Location: PIN_12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \clk~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\clk~combout ),
	.padio(clk));
// synopsys translate_off
defparam \clk~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X10_Y2_N0
maxv_lcell \generatorInst|Add0~10 (
// Equation(s):
// \generatorInst|Add0~10_combout  = ((!\generatorInst|rxCounter [0]))
// \generatorInst|Add0~12  = CARRY(((\generatorInst|rxCounter [0])))
// \generatorInst|Add0~12COUT1_41  = CARRY(((\generatorInst|rxCounter [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\generatorInst|rxCounter [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\generatorInst|Add0~10_combout ),
	.regout(),
	.cout(),
	.cout0(\generatorInst|Add0~12 ),
	.cout1(\generatorInst|Add0~12COUT1_41 ));
// synopsys translate_off
defparam \generatorInst|Add0~10 .lut_mask = "33cc";
defparam \generatorInst|Add0~10 .operation_mode = "arithmetic";
defparam \generatorInst|Add0~10 .output_mode = "comb_only";
defparam \generatorInst|Add0~10 .register_cascade_mode = "off";
defparam \generatorInst|Add0~10 .sum_lutc_input = "datac";
defparam \generatorInst|Add0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y2_N1
maxv_lcell \generatorInst|Add0~0 (
// Equation(s):
// \generatorInst|Add0~0_combout  = (\generatorInst|rxCounter [1] $ ((\generatorInst|Add0~12 )))
// \generatorInst|Add0~2  = CARRY(((!\generatorInst|Add0~12 ) # (!\generatorInst|rxCounter [1])))
// \generatorInst|Add0~2COUT1_42  = CARRY(((!\generatorInst|Add0~12COUT1_41 ) # (!\generatorInst|rxCounter [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\generatorInst|rxCounter [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\generatorInst|Add0~12 ),
	.cin1(\generatorInst|Add0~12COUT1_41 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\generatorInst|Add0~0_combout ),
	.regout(),
	.cout(),
	.cout0(\generatorInst|Add0~2 ),
	.cout1(\generatorInst|Add0~2COUT1_42 ));
// synopsys translate_off
defparam \generatorInst|Add0~0 .cin0_used = "true";
defparam \generatorInst|Add0~0 .cin1_used = "true";
defparam \generatorInst|Add0~0 .lut_mask = "3c3f";
defparam \generatorInst|Add0~0 .operation_mode = "arithmetic";
defparam \generatorInst|Add0~0 .output_mode = "comb_only";
defparam \generatorInst|Add0~0 .register_cascade_mode = "off";
defparam \generatorInst|Add0~0 .sum_lutc_input = "cin";
defparam \generatorInst|Add0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y2_N2
maxv_lcell \generatorInst|Add0~5 (
// Equation(s):
// \generatorInst|Add0~5_combout  = (\generatorInst|rxCounter [2] $ ((!\generatorInst|Add0~2 )))
// \generatorInst|Add0~7  = CARRY(((\generatorInst|rxCounter [2] & !\generatorInst|Add0~2 )))
// \generatorInst|Add0~7COUT1_43  = CARRY(((\generatorInst|rxCounter [2] & !\generatorInst|Add0~2COUT1_42 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\generatorInst|rxCounter [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\generatorInst|Add0~2 ),
	.cin1(\generatorInst|Add0~2COUT1_42 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\generatorInst|Add0~5_combout ),
	.regout(),
	.cout(),
	.cout0(\generatorInst|Add0~7 ),
	.cout1(\generatorInst|Add0~7COUT1_43 ));
// synopsys translate_off
defparam \generatorInst|Add0~5 .cin0_used = "true";
defparam \generatorInst|Add0~5 .cin1_used = "true";
defparam \generatorInst|Add0~5 .lut_mask = "c30c";
defparam \generatorInst|Add0~5 .operation_mode = "arithmetic";
defparam \generatorInst|Add0~5 .output_mode = "comb_only";
defparam \generatorInst|Add0~5 .register_cascade_mode = "off";
defparam \generatorInst|Add0~5 .sum_lutc_input = "cin";
defparam \generatorInst|Add0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y3_N9
maxv_lcell \generatorInst|rxCounter[2] (
// Equation(s):
// \generatorInst|rxCounter [2] = DFFEAS(((\generatorInst|Add0~5_combout  & ((!\generatorInst|Equal0~1 ) # (!\generatorInst|Equal0~0 )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\generatorInst|Equal0~0 ),
	.datac(\generatorInst|Add0~5_combout ),
	.datad(\generatorInst|Equal0~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\generatorInst|rxCounter [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \generatorInst|rxCounter[2] .lut_mask = "30f0";
defparam \generatorInst|rxCounter[2] .operation_mode = "normal";
defparam \generatorInst|rxCounter[2] .output_mode = "reg_only";
defparam \generatorInst|rxCounter[2] .register_cascade_mode = "off";
defparam \generatorInst|rxCounter[2] .sum_lutc_input = "datac";
defparam \generatorInst|rxCounter[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y2_N3
maxv_lcell \generatorInst|Add0~15 (
// Equation(s):
// \generatorInst|Add0~15_combout  = (\generatorInst|rxCounter [3] $ ((\generatorInst|Add0~7 )))
// \generatorInst|Add0~17  = CARRY(((!\generatorInst|Add0~7 ) # (!\generatorInst|rxCounter [3])))
// \generatorInst|Add0~17COUT1_44  = CARRY(((!\generatorInst|Add0~7COUT1_43 ) # (!\generatorInst|rxCounter [3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\generatorInst|rxCounter [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\generatorInst|Add0~7 ),
	.cin1(\generatorInst|Add0~7COUT1_43 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\generatorInst|Add0~15_combout ),
	.regout(),
	.cout(),
	.cout0(\generatorInst|Add0~17 ),
	.cout1(\generatorInst|Add0~17COUT1_44 ));
// synopsys translate_off
defparam \generatorInst|Add0~15 .cin0_used = "true";
defparam \generatorInst|Add0~15 .cin1_used = "true";
defparam \generatorInst|Add0~15 .lut_mask = "3c3f";
defparam \generatorInst|Add0~15 .operation_mode = "arithmetic";
defparam \generatorInst|Add0~15 .output_mode = "comb_only";
defparam \generatorInst|Add0~15 .register_cascade_mode = "off";
defparam \generatorInst|Add0~15 .sum_lutc_input = "cin";
defparam \generatorInst|Add0~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y3_N7
maxv_lcell \generatorInst|rxCounter[3] (
// Equation(s):
// \generatorInst|Equal0~0  = (\generatorInst|rxCounter [1] & (!\generatorInst|rxCounter [0] & (!B1_rxCounter[3] & \generatorInst|rxCounter [2])))
// \generatorInst|rxCounter [3] = DFFEAS(\generatorInst|Equal0~0 , GLOBAL(\clk~combout ), VCC, , , \generatorInst|Add0~15_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\generatorInst|rxCounter [1]),
	.datab(\generatorInst|rxCounter [0]),
	.datac(\generatorInst|Add0~15_combout ),
	.datad(\generatorInst|rxCounter [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\generatorInst|Equal0~0 ),
	.regout(\generatorInst|rxCounter [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \generatorInst|rxCounter[3] .lut_mask = "0200";
defparam \generatorInst|rxCounter[3] .operation_mode = "normal";
defparam \generatorInst|rxCounter[3] .output_mode = "reg_and_comb";
defparam \generatorInst|rxCounter[3] .register_cascade_mode = "off";
defparam \generatorInst|rxCounter[3] .sum_lutc_input = "qfbk";
defparam \generatorInst|rxCounter[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y2_N4
maxv_lcell \generatorInst|Add0~20 (
// Equation(s):
// \generatorInst|Add0~20_combout  = (\generatorInst|rxCounter [4] $ ((!\generatorInst|Add0~17 )))
// \generatorInst|Add0~22  = CARRY(((\generatorInst|rxCounter [4] & !\generatorInst|Add0~17COUT1_44 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\generatorInst|rxCounter [4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\generatorInst|Add0~17 ),
	.cin1(\generatorInst|Add0~17COUT1_44 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\generatorInst|Add0~20_combout ),
	.regout(),
	.cout(\generatorInst|Add0~22 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \generatorInst|Add0~20 .cin0_used = "true";
defparam \generatorInst|Add0~20 .cin1_used = "true";
defparam \generatorInst|Add0~20 .lut_mask = "c30c";
defparam \generatorInst|Add0~20 .operation_mode = "arithmetic";
defparam \generatorInst|Add0~20 .output_mode = "comb_only";
defparam \generatorInst|Add0~20 .register_cascade_mode = "off";
defparam \generatorInst|Add0~20 .sum_lutc_input = "cin";
defparam \generatorInst|Add0~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y3_N6
maxv_lcell \generatorInst|rxCounter[4] (
// Equation(s):
// \generatorInst|rxCounter [4] = DFFEAS(((\generatorInst|Add0~20_combout  & ((!\generatorInst|Equal0~1 ) # (!\generatorInst|Equal0~0 )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\generatorInst|Equal0~0 ),
	.datac(\generatorInst|Add0~20_combout ),
	.datad(\generatorInst|Equal0~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\generatorInst|rxCounter [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \generatorInst|rxCounter[4] .lut_mask = "30f0";
defparam \generatorInst|rxCounter[4] .operation_mode = "normal";
defparam \generatorInst|rxCounter[4] .output_mode = "reg_only";
defparam \generatorInst|rxCounter[4] .register_cascade_mode = "off";
defparam \generatorInst|rxCounter[4] .sum_lutc_input = "datac";
defparam \generatorInst|rxCounter[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y2_N5
maxv_lcell \generatorInst|Add0~35 (
// Equation(s):
// \generatorInst|Add0~35_combout  = (\generatorInst|rxCounter [5] $ ((\generatorInst|Add0~22 )))
// \generatorInst|Add0~37  = CARRY(((!\generatorInst|Add0~22 ) # (!\generatorInst|rxCounter [5])))
// \generatorInst|Add0~37COUT1_45  = CARRY(((!\generatorInst|Add0~22 ) # (!\generatorInst|rxCounter [5])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\generatorInst|rxCounter [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\generatorInst|Add0~22 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\generatorInst|Add0~35_combout ),
	.regout(),
	.cout(),
	.cout0(\generatorInst|Add0~37 ),
	.cout1(\generatorInst|Add0~37COUT1_45 ));
// synopsys translate_off
defparam \generatorInst|Add0~35 .cin_used = "true";
defparam \generatorInst|Add0~35 .lut_mask = "3c3f";
defparam \generatorInst|Add0~35 .operation_mode = "arithmetic";
defparam \generatorInst|Add0~35 .output_mode = "comb_only";
defparam \generatorInst|Add0~35 .register_cascade_mode = "off";
defparam \generatorInst|Add0~35 .sum_lutc_input = "cin";
defparam \generatorInst|Add0~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y2_N8
maxv_lcell \generatorInst|rxCounter[5] (
// Equation(s):
// \generatorInst|Equal0~1  = (\generatorInst|rxCounter [7] & (\generatorInst|rxCounter [4] & (!B1_rxCounter[5] & \generatorInst|rxCounter [6])))
// \generatorInst|rxCounter [5] = DFFEAS(\generatorInst|Equal0~1 , GLOBAL(\clk~combout ), VCC, , , \generatorInst|Add0~35_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\generatorInst|rxCounter [7]),
	.datab(\generatorInst|rxCounter [4]),
	.datac(\generatorInst|Add0~35_combout ),
	.datad(\generatorInst|rxCounter [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\generatorInst|Equal0~1 ),
	.regout(\generatorInst|rxCounter [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \generatorInst|rxCounter[5] .lut_mask = "0800";
defparam \generatorInst|rxCounter[5] .operation_mode = "normal";
defparam \generatorInst|rxCounter[5] .output_mode = "reg_and_comb";
defparam \generatorInst|rxCounter[5] .register_cascade_mode = "off";
defparam \generatorInst|rxCounter[5] .sum_lutc_input = "qfbk";
defparam \generatorInst|rxCounter[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y2_N6
maxv_lcell \generatorInst|Add0~25 (
// Equation(s):
// \generatorInst|Add0~25_combout  = (\generatorInst|rxCounter [6] $ ((!(!\generatorInst|Add0~22  & \generatorInst|Add0~37 ) # (\generatorInst|Add0~22  & \generatorInst|Add0~37COUT1_45 ))))
// \generatorInst|Add0~27  = CARRY(((\generatorInst|rxCounter [6] & !\generatorInst|Add0~37 )))
// \generatorInst|Add0~27COUT1_46  = CARRY(((\generatorInst|rxCounter [6] & !\generatorInst|Add0~37COUT1_45 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\generatorInst|rxCounter [6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\generatorInst|Add0~22 ),
	.cin0(\generatorInst|Add0~37 ),
	.cin1(\generatorInst|Add0~37COUT1_45 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\generatorInst|Add0~25_combout ),
	.regout(),
	.cout(),
	.cout0(\generatorInst|Add0~27 ),
	.cout1(\generatorInst|Add0~27COUT1_46 ));
// synopsys translate_off
defparam \generatorInst|Add0~25 .cin0_used = "true";
defparam \generatorInst|Add0~25 .cin1_used = "true";
defparam \generatorInst|Add0~25 .cin_used = "true";
defparam \generatorInst|Add0~25 .lut_mask = "c30c";
defparam \generatorInst|Add0~25 .operation_mode = "arithmetic";
defparam \generatorInst|Add0~25 .output_mode = "comb_only";
defparam \generatorInst|Add0~25 .register_cascade_mode = "off";
defparam \generatorInst|Add0~25 .sum_lutc_input = "cin";
defparam \generatorInst|Add0~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y3_N5
maxv_lcell \generatorInst|rxCounter[6] (
// Equation(s):
// \generatorInst|rxCounter [6] = DFFEAS((\generatorInst|Add0~25_combout  & (((!\generatorInst|Equal0~1 ) # (!\generatorInst|Equal0~0 )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\generatorInst|Add0~25_combout ),
	.datab(vcc),
	.datac(\generatorInst|Equal0~0 ),
	.datad(\generatorInst|Equal0~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\generatorInst|rxCounter [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \generatorInst|rxCounter[6] .lut_mask = "0aaa";
defparam \generatorInst|rxCounter[6] .operation_mode = "normal";
defparam \generatorInst|rxCounter[6] .output_mode = "reg_only";
defparam \generatorInst|rxCounter[6] .register_cascade_mode = "off";
defparam \generatorInst|rxCounter[6] .sum_lutc_input = "datac";
defparam \generatorInst|rxCounter[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y2_N7
maxv_lcell \generatorInst|Add0~30 (
// Equation(s):
// \generatorInst|Add0~30_combout  = \generatorInst|rxCounter [7] $ (((((!\generatorInst|Add0~22  & \generatorInst|Add0~27 ) # (\generatorInst|Add0~22  & \generatorInst|Add0~27COUT1_46 )))))

	.clk(gnd),
	.dataa(\generatorInst|rxCounter [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\generatorInst|Add0~22 ),
	.cin0(\generatorInst|Add0~27 ),
	.cin1(\generatorInst|Add0~27COUT1_46 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\generatorInst|Add0~30_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \generatorInst|Add0~30 .cin0_used = "true";
defparam \generatorInst|Add0~30 .cin1_used = "true";
defparam \generatorInst|Add0~30 .cin_used = "true";
defparam \generatorInst|Add0~30 .lut_mask = "5a5a";
defparam \generatorInst|Add0~30 .operation_mode = "normal";
defparam \generatorInst|Add0~30 .output_mode = "comb_only";
defparam \generatorInst|Add0~30 .register_cascade_mode = "off";
defparam \generatorInst|Add0~30 .sum_lutc_input = "cin";
defparam \generatorInst|Add0~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y2_N9
maxv_lcell \generatorInst|rxCounter[7] (
// Equation(s):
// \generatorInst|rxCounter [7] = DFFEAS(((\generatorInst|Add0~30_combout  & ((!\generatorInst|Equal0~0 ) # (!\generatorInst|Equal0~1 )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\generatorInst|Equal0~1 ),
	.datab(vcc),
	.datac(\generatorInst|Add0~30_combout ),
	.datad(\generatorInst|Equal0~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\generatorInst|rxCounter [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \generatorInst|rxCounter[7] .lut_mask = "50f0";
defparam \generatorInst|rxCounter[7] .operation_mode = "normal";
defparam \generatorInst|rxCounter[7] .output_mode = "reg_only";
defparam \generatorInst|rxCounter[7] .register_cascade_mode = "off";
defparam \generatorInst|rxCounter[7] .sum_lutc_input = "datac";
defparam \generatorInst|rxCounter[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y3_N8
maxv_lcell \generatorInst|rxCounter[0] (
// Equation(s):
// \generatorInst|rxCounter [0] = DFFEAS(((\generatorInst|Add0~10_combout  & ((!\generatorInst|Equal0~1 ) # (!\generatorInst|Equal0~0 )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\generatorInst|Equal0~0 ),
	.datac(\generatorInst|Add0~10_combout ),
	.datad(\generatorInst|Equal0~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\generatorInst|rxCounter [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \generatorInst|rxCounter[0] .lut_mask = "30f0";
defparam \generatorInst|rxCounter[0] .operation_mode = "normal";
defparam \generatorInst|rxCounter[0] .output_mode = "reg_only";
defparam \generatorInst|rxCounter[0] .register_cascade_mode = "off";
defparam \generatorInst|rxCounter[0] .sum_lutc_input = "datac";
defparam \generatorInst|rxCounter[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y3_N3
maxv_lcell \generatorInst|rxCounter[1] (
// Equation(s):
// \generatorInst|rxCounter [1] = DFFEAS(((\generatorInst|Add0~0_combout  & ((!\generatorInst|Equal0~1 ) # (!\generatorInst|Equal0~0 )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\generatorInst|Equal0~0 ),
	.datac(\generatorInst|Add0~0_combout ),
	.datad(\generatorInst|Equal0~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\generatorInst|rxCounter [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \generatorInst|rxCounter[1] .lut_mask = "30f0";
defparam \generatorInst|rxCounter[1] .operation_mode = "normal";
defparam \generatorInst|rxCounter[1] .output_mode = "reg_only";
defparam \generatorInst|rxCounter[1] .register_cascade_mode = "off";
defparam \generatorInst|rxCounter[1] .sum_lutc_input = "datac";
defparam \generatorInst|rxCounter[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y3_N4
maxv_lcell \generatorInst|rxClk (
// Equation(s):
// \generatorInst|rxClk~regout  = DFFEAS(\generatorInst|rxClk~regout  $ ((((\generatorInst|Equal0~0  & \generatorInst|Equal0~1 )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\generatorInst|rxClk~regout ),
	.datab(vcc),
	.datac(\generatorInst|Equal0~0 ),
	.datad(\generatorInst|Equal0~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\generatorInst|rxClk~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \generatorInst|rxClk .lut_mask = "5aaa";
defparam \generatorInst|rxClk .operation_mode = "normal";
defparam \generatorInst|rxClk .output_mode = "reg_only";
defparam \generatorInst|rxClk .register_cascade_mode = "off";
defparam \generatorInst|rxClk .sum_lutc_input = "datac";
defparam \generatorInst|rxClk .synch_mode = "off";
// synopsys translate_on

// Location: PIN_40,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \rxEn~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\rxEn~combout ),
	.padio(rxEn));
// synopsys translate_off
defparam \rxEn~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X5_Y5_N9
maxv_lcell \rxInst|WideAnd0~1 (
// Equation(s):
// \rxInst|WideAnd0~1_combout  = ((\rxInst|clockCount [0] & (\rxInst|clockCount [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\rxInst|clockCount [0]),
	.datac(\rxInst|clockCount [1]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rxInst|WideAnd0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rxInst|WideAnd0~1 .lut_mask = "c0c0";
defparam \rxInst|WideAnd0~1 .operation_mode = "normal";
defparam \rxInst|WideAnd0~1 .output_mode = "comb_only";
defparam \rxInst|WideAnd0~1 .register_cascade_mode = "off";
defparam \rxInst|WideAnd0~1 .sum_lutc_input = "datac";
defparam \rxInst|WideAnd0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N5
maxv_lcell \rxInst|Selector27~7 (
// Equation(s):
// \rxInst|Selector27~7_combout  = (\rxInst|state~14_combout  & (((\rxInst|WideAnd0~combout ) # (\rxInst|always0~2 )))) # (!\rxInst|state~14_combout  & (!\rxInst|always0~3_combout ))

	.clk(gnd),
	.dataa(\rxInst|state~14_combout ),
	.datab(\rxInst|always0~3_combout ),
	.datac(\rxInst|WideAnd0~combout ),
	.datad(\rxInst|always0~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rxInst|Selector27~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rxInst|Selector27~7 .lut_mask = "bbb1";
defparam \rxInst|Selector27~7 .operation_mode = "normal";
defparam \rxInst|Selector27~7 .output_mode = "comb_only";
defparam \rxInst|Selector27~7 .register_cascade_mode = "off";
defparam \rxInst|Selector27~7 .sum_lutc_input = "datac";
defparam \rxInst|Selector27~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N4
maxv_lcell \rxInst|out[3]~4 (
// Equation(s):
// \rxInst|out[3]~4_combout  = (!\rxInst|WideAnd0~combout  & (\rxEn~combout  & (\rxInst|state.011~regout  & !\rxInst|always0~2 )))

	.clk(gnd),
	.dataa(\rxInst|WideAnd0~combout ),
	.datab(\rxEn~combout ),
	.datac(\rxInst|state.011~regout ),
	.datad(\rxInst|always0~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rxInst|out[3]~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rxInst|out[3]~4 .lut_mask = "0040";
defparam \rxInst|out[3]~4 .operation_mode = "normal";
defparam \rxInst|out[3]~4 .output_mode = "comb_only";
defparam \rxInst|out[3]~4 .register_cascade_mode = "off";
defparam \rxInst|out[3]~4 .sum_lutc_input = "datac";
defparam \rxInst|out[3]~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N2
maxv_lcell \rxInst|Selector27~8 (
// Equation(s):
// \rxInst|Selector27~8_combout  = (!\rxInst|Selector27~10_combout  & (!\rxInst|Selector27~11_combout  & ((\rxInst|out[3]~4_combout ) # (\rxInst|always0~3_combout ))))

	.clk(gnd),
	.dataa(\rxInst|Selector27~10_combout ),
	.datab(\rxInst|Selector27~11_combout ),
	.datac(\rxInst|out[3]~4_combout ),
	.datad(\rxInst|always0~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rxInst|Selector27~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rxInst|Selector27~8 .lut_mask = "1110";
defparam \rxInst|Selector27~8 .operation_mode = "normal";
defparam \rxInst|Selector27~8 .output_mode = "comb_only";
defparam \rxInst|Selector27~8 .register_cascade_mode = "off";
defparam \rxInst|Selector27~8 .sum_lutc_input = "datac";
defparam \rxInst|Selector27~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N2
maxv_lcell \rxInst|state~13 (
// Equation(s):
// \rxInst|state~13_combout  = (((\rxEn~combout  & \rxInst|state.010~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\rxEn~combout ),
	.datad(\rxInst|state.010~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rxInst|state~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rxInst|state~13 .lut_mask = "f000";
defparam \rxInst|state~13 .operation_mode = "normal";
defparam \rxInst|state~13 .output_mode = "comb_only";
defparam \rxInst|state~13 .register_cascade_mode = "off";
defparam \rxInst|state~13 .sum_lutc_input = "datac";
defparam \rxInst|state~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N8
maxv_lcell \rxInst|state~15 (
// Equation(s):
// \rxInst|state~15_combout  = (((\rxEn~combout  & \rxInst|state.001~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\rxEn~combout ),
	.datad(\rxInst|state.001~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rxInst|state~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rxInst|state~15 .lut_mask = "f000";
defparam \rxInst|state~15 .operation_mode = "normal";
defparam \rxInst|state~15 .output_mode = "comb_only";
defparam \rxInst|state~15 .register_cascade_mode = "off";
defparam \rxInst|state~15 .sum_lutc_input = "datac";
defparam \rxInst|state~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N0
maxv_lcell \rxInst|Selector28~0 (
// Equation(s):
// \rxInst|Selector28~0_combout  = (\rxInst|WideAnd0~combout  & (\rxInst|state~15_combout  & ((\rxInst|state~14_combout ) # (\rxInst|always0~3_combout ))))

	.clk(gnd),
	.dataa(\rxInst|state~14_combout ),
	.datab(\rxInst|always0~3_combout ),
	.datac(\rxInst|WideAnd0~combout ),
	.datad(\rxInst|state~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rxInst|Selector28~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rxInst|Selector28~0 .lut_mask = "e000";
defparam \rxInst|Selector28~0 .operation_mode = "normal";
defparam \rxInst|Selector28~0 .output_mode = "comb_only";
defparam \rxInst|Selector28~0 .register_cascade_mode = "off";
defparam \rxInst|Selector28~0 .sum_lutc_input = "datac";
defparam \rxInst|Selector28~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N6
maxv_lcell \rxInst|Selector29~1 (
// Equation(s):
// \rxInst|Selector29~1_combout  = (\rxInst|Selector29~0_combout  & (((\rxInst|WideAnd0~combout ) # (\rxInst|always0~2 )) # (!\rxInst|state~14_combout )))

	.clk(gnd),
	.dataa(\rxInst|state~14_combout ),
	.datab(\rxInst|Selector29~0_combout ),
	.datac(\rxInst|WideAnd0~combout ),
	.datad(\rxInst|always0~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rxInst|Selector29~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rxInst|Selector29~1 .lut_mask = "ccc4";
defparam \rxInst|Selector29~1 .operation_mode = "normal";
defparam \rxInst|Selector29~1 .output_mode = "comb_only";
defparam \rxInst|Selector29~1 .register_cascade_mode = "off";
defparam \rxInst|Selector29~1 .sum_lutc_input = "datac";
defparam \rxInst|Selector29~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N2
maxv_lcell \rxInst|Selector29~2 (
// Equation(s):
// \rxInst|Selector29~2_combout  = (!\rxInst|state.000~regout  & (!\rxInst|state.010~regout  & (!\rxInst|state.001~regout  & !\rxInst|state.011~regout )))

	.clk(gnd),
	.dataa(\rxInst|state.000~regout ),
	.datab(\rxInst|state.010~regout ),
	.datac(\rxInst|state.001~regout ),
	.datad(\rxInst|state.011~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rxInst|Selector29~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rxInst|Selector29~2 .lut_mask = "0001";
defparam \rxInst|Selector29~2 .operation_mode = "normal";
defparam \rxInst|Selector29~2 .output_mode = "comb_only";
defparam \rxInst|Selector29~2 .register_cascade_mode = "off";
defparam \rxInst|Selector29~2 .sum_lutc_input = "datac";
defparam \rxInst|Selector29~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N3
maxv_lcell \rxInst|Selector29~3 (
// Equation(s):
// \rxInst|Selector29~3_combout  = ((\rxInst|Selector29~2_combout ) # ((!\rxInst|Selector29~1_combout  & \rxInst|state.000~regout ))) # (!\rxEn~combout )

	.clk(gnd),
	.dataa(\rxEn~combout ),
	.datab(\rxInst|Selector29~1_combout ),
	.datac(\rxInst|state.000~regout ),
	.datad(\rxInst|Selector29~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rxInst|Selector29~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rxInst|Selector29~3 .lut_mask = "ff75";
defparam \rxInst|Selector29~3 .operation_mode = "normal";
defparam \rxInst|Selector29~3 .output_mode = "comb_only";
defparam \rxInst|Selector29~3 .register_cascade_mode = "off";
defparam \rxInst|Selector29~3 .sum_lutc_input = "datac";
defparam \rxInst|Selector29~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N7
maxv_lcell \rxInst|bitIdx[2]~0 (
// Equation(s):
// \rxInst|bitIdx[2]~0_combout  = ((\rxInst|Selector29~0_combout  & ((!\rxInst|WideNor0~combout ))) # (!\rxInst|Selector29~0_combout  & (\rxInst|WideAnd0~combout )))

	.clk(gnd),
	.dataa(\rxInst|WideAnd0~combout ),
	.datab(\rxInst|WideNor0~combout ),
	.datac(vcc),
	.datad(\rxInst|Selector29~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rxInst|bitIdx[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rxInst|bitIdx[2]~0 .lut_mask = "33aa";
defparam \rxInst|bitIdx[2]~0 .operation_mode = "normal";
defparam \rxInst|bitIdx[2]~0 .output_mode = "comb_only";
defparam \rxInst|bitIdx[2]~0 .register_cascade_mode = "off";
defparam \rxInst|bitIdx[2]~0 .sum_lutc_input = "datac";
defparam \rxInst|bitIdx[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N1
maxv_lcell \rxInst|bitIdx[0] (
// Equation(s):
// \rxInst|bitIdx [0] = DFFEAS(((!\rxInst|bitIdx [0] & (\rxEn~combout  & \rxInst|state.010~regout ))), GLOBAL(\generatorInst|rxClk~regout ), VCC, , \rxInst|bitIdx[2]~0_combout , , , , )

	.clk(\generatorInst|rxClk~regout ),
	.dataa(vcc),
	.datab(\rxInst|bitIdx [0]),
	.datac(\rxEn~combout ),
	.datad(\rxInst|state.010~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rxInst|bitIdx[2]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rxInst|bitIdx [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rxInst|bitIdx[0] .lut_mask = "3000";
defparam \rxInst|bitIdx[0] .operation_mode = "normal";
defparam \rxInst|bitIdx[0] .output_mode = "reg_only";
defparam \rxInst|bitIdx[0] .register_cascade_mode = "off";
defparam \rxInst|bitIdx[0] .sum_lutc_input = "datac";
defparam \rxInst|bitIdx[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N4
maxv_lcell \rxInst|bitIdx[1] (
// Equation(s):
// \rxInst|bitIdx [1] = DFFEAS((\rxEn~combout  & (\rxInst|state.010~regout  & (\rxInst|bitIdx [1] $ (\rxInst|bitIdx [0])))), GLOBAL(\generatorInst|rxClk~regout ), VCC, , \rxInst|bitIdx[2]~0_combout , , , , )

	.clk(\generatorInst|rxClk~regout ),
	.dataa(\rxInst|bitIdx [1]),
	.datab(\rxInst|bitIdx [0]),
	.datac(\rxEn~combout ),
	.datad(\rxInst|state.010~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rxInst|bitIdx[2]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rxInst|bitIdx [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rxInst|bitIdx[1] .lut_mask = "6000";
defparam \rxInst|bitIdx[1] .operation_mode = "normal";
defparam \rxInst|bitIdx[1] .output_mode = "reg_only";
defparam \rxInst|bitIdx[1] .register_cascade_mode = "off";
defparam \rxInst|bitIdx[1] .sum_lutc_input = "datac";
defparam \rxInst|bitIdx[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N9
maxv_lcell \rxInst|bitIdx[2] (
// Equation(s):
// \rxInst|bitIdx [2] = DFFEAS((\rxInst|state~13_combout  & (\rxInst|bitIdx [2] $ (((\rxInst|bitIdx [1] & \rxInst|bitIdx [0]))))), GLOBAL(\generatorInst|rxClk~regout ), VCC, , \rxInst|bitIdx[2]~0_combout , , , , )

	.clk(\generatorInst|rxClk~regout ),
	.dataa(\rxInst|state~13_combout ),
	.datab(\rxInst|bitIdx [2]),
	.datac(\rxInst|bitIdx [1]),
	.datad(\rxInst|bitIdx [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rxInst|bitIdx[2]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rxInst|bitIdx [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rxInst|bitIdx[2] .lut_mask = "2888";
defparam \rxInst|bitIdx[2] .operation_mode = "normal";
defparam \rxInst|bitIdx[2] .output_mode = "reg_only";
defparam \rxInst|bitIdx[2] .register_cascade_mode = "off";
defparam \rxInst|bitIdx[2] .sum_lutc_input = "datac";
defparam \rxInst|bitIdx[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N5
maxv_lcell \rxInst|WideAnd2 (
// Equation(s):
// \rxInst|WideAnd2~combout  = (((!\rxInst|bitIdx [0]) # (!\rxInst|bitIdx [1])) # (!\rxInst|bitIdx [2]))

	.clk(gnd),
	.dataa(vcc),
	.datab(\rxInst|bitIdx [2]),
	.datac(\rxInst|bitIdx [1]),
	.datad(\rxInst|bitIdx [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rxInst|WideAnd2~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rxInst|WideAnd2 .lut_mask = "3fff";
defparam \rxInst|WideAnd2 .operation_mode = "normal";
defparam \rxInst|WideAnd2 .output_mode = "comb_only";
defparam \rxInst|WideAnd2 .register_cascade_mode = "off";
defparam \rxInst|WideAnd2 .sum_lutc_input = "datac";
defparam \rxInst|WideAnd2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N3
maxv_lcell \rxInst|Selector29~4 (
// Equation(s):
// \rxInst|Selector29~4_combout  = ((!\rxInst|state~15_combout  & ((\rxInst|WideAnd2~combout ) # (!\rxInst|state~13_combout )))) # (!\rxInst|WideAnd0~combout )

	.clk(gnd),
	.dataa(\rxInst|state~15_combout ),
	.datab(\rxInst|WideAnd2~combout ),
	.datac(\rxInst|WideAnd0~combout ),
	.datad(\rxInst|state~13_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rxInst|Selector29~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rxInst|Selector29~4 .lut_mask = "4f5f";
defparam \rxInst|Selector29~4 .operation_mode = "normal";
defparam \rxInst|Selector29~4 .output_mode = "comb_only";
defparam \rxInst|Selector29~4 .register_cascade_mode = "off";
defparam \rxInst|Selector29~4 .sum_lutc_input = "datac";
defparam \rxInst|Selector29~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N1
maxv_lcell \rxInst|Selector29~5 (
// Equation(s):
// \rxInst|Selector29~5_combout  = (!\rxInst|Selector27~5_combout  & (\rxInst|Selector29~3_combout  & (\rxInst|WideNor0~combout  & \rxInst|Selector29~4_combout )))

	.clk(gnd),
	.dataa(\rxInst|Selector27~5_combout ),
	.datab(\rxInst|Selector29~3_combout ),
	.datac(\rxInst|WideNor0~combout ),
	.datad(\rxInst|Selector29~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rxInst|Selector29~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rxInst|Selector29~5 .lut_mask = "4000";
defparam \rxInst|Selector29~5 .operation_mode = "normal";
defparam \rxInst|Selector29~5 .output_mode = "comb_only";
defparam \rxInst|Selector29~5 .register_cascade_mode = "off";
defparam \rxInst|Selector29~5 .sum_lutc_input = "datac";
defparam \rxInst|Selector29~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N2
maxv_lcell \rxInst|state.010 (
// Equation(s):
// \rxInst|state.010~regout  = DFFEAS((\rxInst|Selector29~5_combout  & (((\rxInst|state~13_combout )))) # (!\rxInst|Selector29~5_combout  & (!\rxInst|Selector27~11_combout  & ((\rxInst|Selector28~0_combout )))), GLOBAL(\generatorInst|rxClk~regout ), VCC, , , 
// , , , )

	.clk(\generatorInst|rxClk~regout ),
	.dataa(\rxInst|Selector27~11_combout ),
	.datab(\rxInst|state~13_combout ),
	.datac(\rxInst|Selector28~0_combout ),
	.datad(\rxInst|Selector29~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rxInst|state.010~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rxInst|state.010 .lut_mask = "cc50";
defparam \rxInst|state.010 .operation_mode = "normal";
defparam \rxInst|state.010 .output_mode = "reg_only";
defparam \rxInst|state.010 .register_cascade_mode = "off";
defparam \rxInst|state.010 .sum_lutc_input = "datac";
defparam \rxInst|state.010 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N5
maxv_lcell \rxInst|Selector29~0 (
// Equation(s):
// \rxInst|Selector29~0_combout  = ((!\rxInst|state.010~regout  & (!\rxInst|state.001~regout ))) # (!\rxEn~combout )

	.clk(gnd),
	.dataa(\rxEn~combout ),
	.datab(\rxInst|state.010~regout ),
	.datac(\rxInst|state.001~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rxInst|Selector29~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rxInst|Selector29~0 .lut_mask = "5757";
defparam \rxInst|Selector29~0 .operation_mode = "normal";
defparam \rxInst|Selector29~0 .output_mode = "comb_only";
defparam \rxInst|Selector29~0 .register_cascade_mode = "off";
defparam \rxInst|Selector29~0 .sum_lutc_input = "datac";
defparam \rxInst|Selector29~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N9
maxv_lcell \rxInst|WideNor0 (
// Equation(s):
// \rxInst|WideNor0~combout  = ((\rxEn~combout  & ((\rxInst|state.000~regout ) # (\rxInst|state.011~regout )))) # (!\rxInst|Selector29~0_combout )

	.clk(gnd),
	.dataa(\rxInst|state.000~regout ),
	.datab(\rxInst|state.011~regout ),
	.datac(\rxInst|Selector29~0_combout ),
	.datad(\rxEn~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rxInst|WideNor0~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rxInst|WideNor0 .lut_mask = "ef0f";
defparam \rxInst|WideNor0 .operation_mode = "normal";
defparam \rxInst|WideNor0 .output_mode = "comb_only";
defparam \rxInst|WideNor0 .register_cascade_mode = "off";
defparam \rxInst|WideNor0 .sum_lutc_input = "datac";
defparam \rxInst|WideNor0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N8
maxv_lcell \rxInst|Selector27~6 (
// Equation(s):
// \rxInst|Selector27~6_combout  = (((\rxInst|state.001~regout  & !\rxInst|Selector27~5_combout )) # (!\rxInst|WideNor0~combout ))

	.clk(gnd),
	.dataa(vcc),
	.datab(\rxInst|WideNor0~combout ),
	.datac(\rxInst|state.001~regout ),
	.datad(\rxInst|Selector27~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rxInst|Selector27~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rxInst|Selector27~6 .lut_mask = "33f3";
defparam \rxInst|Selector27~6 .operation_mode = "normal";
defparam \rxInst|Selector27~6 .output_mode = "comb_only";
defparam \rxInst|Selector27~6 .register_cascade_mode = "off";
defparam \rxInst|Selector27~6 .sum_lutc_input = "datac";
defparam \rxInst|Selector27~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N0
maxv_lcell \rxInst|state.001 (
// Equation(s):
// \rxInst|state.001~regout  = DFFEAS((\rxInst|Selector27~8_combout  & (\rxEn~combout  & ((\rxInst|Selector27~6_combout )))) # (!\rxInst|Selector27~8_combout  & (((\rxInst|Selector27~7_combout )))), GLOBAL(\generatorInst|rxClk~regout ), VCC, , , , , , )

	.clk(\generatorInst|rxClk~regout ),
	.dataa(\rxEn~combout ),
	.datab(\rxInst|Selector27~7_combout ),
	.datac(\rxInst|Selector27~8_combout ),
	.datad(\rxInst|Selector27~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rxInst|state.001~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rxInst|state.001 .lut_mask = "ac0c";
defparam \rxInst|state.001 .operation_mode = "normal";
defparam \rxInst|state.001 .output_mode = "reg_only";
defparam \rxInst|state.001 .register_cascade_mode = "off";
defparam \rxInst|state.001 .sum_lutc_input = "datac";
defparam \rxInst|state.001 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N3
maxv_lcell \rxInst|Selector27~10 (
// Equation(s):
// \rxInst|Selector27~10_combout  = (\rxInst|state.001~regout  & (\rxEn~combout  & ((\rxInst|WideAnd0~combout ))))

	.clk(gnd),
	.dataa(\rxInst|state.001~regout ),
	.datab(\rxEn~combout ),
	.datac(vcc),
	.datad(\rxInst|WideAnd0~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rxInst|Selector27~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rxInst|Selector27~10 .lut_mask = "8800";
defparam \rxInst|Selector27~10 .operation_mode = "normal";
defparam \rxInst|Selector27~10 .output_mode = "comb_only";
defparam \rxInst|Selector27~10 .register_cascade_mode = "off";
defparam \rxInst|Selector27~10 .sum_lutc_input = "datac";
defparam \rxInst|Selector27~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N6
maxv_lcell \rxInst|clockCount[1]~0 (
// Equation(s):
// \rxInst|clockCount[1]~0_combout  = (!\rxInst|clockCount [1] & (!\rxInst|clockCount [3] & (!\rxInst|clockCount [0] & !\rxInst|clockCount [2])))

	.clk(gnd),
	.dataa(\rxInst|clockCount [1]),
	.datab(\rxInst|clockCount [3]),
	.datac(\rxInst|clockCount [0]),
	.datad(\rxInst|clockCount [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rxInst|clockCount[1]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rxInst|clockCount[1]~0 .lut_mask = "0001";
defparam \rxInst|clockCount[1]~0 .operation_mode = "normal";
defparam \rxInst|clockCount[1]~0 .output_mode = "comb_only";
defparam \rxInst|clockCount[1]~0 .register_cascade_mode = "off";
defparam \rxInst|clockCount[1]~0 .sum_lutc_input = "datac";
defparam \rxInst|clockCount[1]~0 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_41,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \rx~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\rx~combout ),
	.padio(rx));
// synopsys translate_off
defparam \rx~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X8_Y5_N4
maxv_lcell \rxInst|inputSw[0] (
// Equation(s):
// \rxInst|always0~2  = ((\rxInst|clockCount [3] & (!C1_inputSw[0] & !\rx~combout )))
// \rxInst|inputSw [0] = DFFEAS(\rxInst|always0~2 , GLOBAL(\generatorInst|rxClk~regout ), VCC, , , \rx~combout , , , VCC)

	.clk(\generatorInst|rxClk~regout ),
	.dataa(vcc),
	.datab(\rxInst|clockCount [3]),
	.datac(\rx~combout ),
	.datad(\rx~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rxInst|always0~2 ),
	.regout(\rxInst|inputSw [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rxInst|inputSw[0] .lut_mask = "000c";
defparam \rxInst|inputSw[0] .operation_mode = "normal";
defparam \rxInst|inputSw[0] .output_mode = "reg_and_comb";
defparam \rxInst|inputSw[0] .register_cascade_mode = "off";
defparam \rxInst|inputSw[0] .sum_lutc_input = "qfbk";
defparam \rxInst|inputSw[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y5_N6
maxv_lcell \rxInst|clockCount[1]~1 (
// Equation(s):
// \rxInst|clockCount[1]~1_combout  = (\rxInst|state.001~regout  & (\rxEn~combout  & (\rxInst|inputSw [0] & \rx~combout )))

	.clk(gnd),
	.dataa(\rxInst|state.001~regout ),
	.datab(\rxEn~combout ),
	.datac(\rxInst|inputSw [0]),
	.datad(\rx~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rxInst|clockCount[1]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rxInst|clockCount[1]~1 .lut_mask = "8000";
defparam \rxInst|clockCount[1]~1 .operation_mode = "normal";
defparam \rxInst|clockCount[1]~1 .output_mode = "comb_only";
defparam \rxInst|clockCount[1]~1 .register_cascade_mode = "off";
defparam \rxInst|clockCount[1]~1 .sum_lutc_input = "datac";
defparam \rxInst|clockCount[1]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N2
maxv_lcell \rxInst|clockCount[1]~2 (
// Equation(s):
// \rxInst|clockCount[1]~2_combout  = (\rxInst|always0~3_combout  & (((\rxInst|clockCount[1]~0_combout  & \rxInst|clockCount[1]~1_combout )))) # (!\rxInst|always0~3_combout  & (((\rxInst|clockCount[1]~0_combout  & \rxInst|clockCount[1]~1_combout )) # 
// (!\rxInst|state~14_combout )))

	.clk(gnd),
	.dataa(\rxInst|always0~3_combout ),
	.datab(\rxInst|state~14_combout ),
	.datac(\rxInst|clockCount[1]~0_combout ),
	.datad(\rxInst|clockCount[1]~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rxInst|clockCount[1]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rxInst|clockCount[1]~2 .lut_mask = "f111";
defparam \rxInst|clockCount[1]~2 .operation_mode = "normal";
defparam \rxInst|clockCount[1]~2 .output_mode = "comb_only";
defparam \rxInst|clockCount[1]~2 .register_cascade_mode = "off";
defparam \rxInst|clockCount[1]~2 .sum_lutc_input = "datac";
defparam \rxInst|clockCount[1]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N4
maxv_lcell \rxInst|clockCount[3]~5 (
// Equation(s):
// \rxInst|clockCount[3]~5_combout  = (!\rxInst|clockCount[1]~4_combout  & (!\rxInst|Selector27~10_combout  & (!\rxInst|clockCount[1]~2_combout  & \rxInst|WideNor0~combout )))

	.clk(gnd),
	.dataa(\rxInst|clockCount[1]~4_combout ),
	.datab(\rxInst|Selector27~10_combout ),
	.datac(\rxInst|clockCount[1]~2_combout ),
	.datad(\rxInst|WideNor0~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rxInst|clockCount[3]~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rxInst|clockCount[3]~5 .lut_mask = "0100";
defparam \rxInst|clockCount[3]~5 .operation_mode = "normal";
defparam \rxInst|clockCount[3]~5 .output_mode = "comb_only";
defparam \rxInst|clockCount[3]~5 .register_cascade_mode = "off";
defparam \rxInst|clockCount[3]~5 .sum_lutc_input = "datac";
defparam \rxInst|clockCount[3]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N3
maxv_lcell \rxInst|clockCount[2] (
// Equation(s):
// \rxInst|clockCount [2] = DFFEAS((\rxInst|clockCount [2] & ((\rxInst|clockCount[1]~2_combout ) # ((!\rxInst|WideAnd0~1_combout  & \rxInst|clockCount[3]~5_combout )))) # (!\rxInst|clockCount [2] & (\rxInst|WideAnd0~1_combout  & 
// (\rxInst|clockCount[3]~5_combout ))), GLOBAL(\generatorInst|rxClk~regout ), VCC, , , , , , )

	.clk(\generatorInst|rxClk~regout ),
	.dataa(\rxInst|clockCount [2]),
	.datab(\rxInst|WideAnd0~1_combout ),
	.datac(\rxInst|clockCount[3]~5_combout ),
	.datad(\rxInst|clockCount[1]~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rxInst|clockCount [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rxInst|clockCount[2] .lut_mask = "ea60";
defparam \rxInst|clockCount[2] .operation_mode = "normal";
defparam \rxInst|clockCount[2] .output_mode = "reg_only";
defparam \rxInst|clockCount[2] .register_cascade_mode = "off";
defparam \rxInst|clockCount[2] .sum_lutc_input = "datac";
defparam \rxInst|clockCount[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N1
maxv_lcell \rxInst|WideAnd0~0 (
// Equation(s):
// \rxInst|WideAnd0~0_combout  = ((\rxInst|clockCount [0] & (\rxInst|clockCount [1] & \rxInst|clockCount [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\rxInst|clockCount [0]),
	.datac(\rxInst|clockCount [1]),
	.datad(\rxInst|clockCount [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rxInst|WideAnd0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rxInst|WideAnd0~0 .lut_mask = "c000";
defparam \rxInst|WideAnd0~0 .operation_mode = "normal";
defparam \rxInst|WideAnd0~0 .output_mode = "comb_only";
defparam \rxInst|WideAnd0~0 .register_cascade_mode = "off";
defparam \rxInst|WideAnd0~0 .sum_lutc_input = "datac";
defparam \rxInst|WideAnd0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N8
maxv_lcell \rxInst|clockCount[3] (
// Equation(s):
// \rxInst|clockCount [3] = DFFEAS((\rxInst|clockCount [3] & ((\rxInst|clockCount[1]~2_combout ) # ((!\rxInst|WideAnd0~0_combout  & \rxInst|clockCount[3]~5_combout )))) # (!\rxInst|clockCount [3] & (\rxInst|WideAnd0~0_combout  & 
// (\rxInst|clockCount[3]~5_combout ))), GLOBAL(\generatorInst|rxClk~regout ), VCC, , , , , , )

	.clk(\generatorInst|rxClk~regout ),
	.dataa(\rxInst|WideAnd0~0_combout ),
	.datab(\rxInst|clockCount [3]),
	.datac(\rxInst|clockCount[3]~5_combout ),
	.datad(\rxInst|clockCount[1]~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rxInst|clockCount [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rxInst|clockCount[3] .lut_mask = "ec60";
defparam \rxInst|clockCount[3] .operation_mode = "normal";
defparam \rxInst|clockCount[3] .output_mode = "reg_only";
defparam \rxInst|clockCount[3] .register_cascade_mode = "off";
defparam \rxInst|clockCount[3] .sum_lutc_input = "datac";
defparam \rxInst|clockCount[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N9
maxv_lcell \rxInst|clockCount[1]~3 (
// Equation(s):
// \rxInst|clockCount[1]~3_combout  = ((\rxEn~combout  & ((\rxInst|state.010~regout ) # (\rxInst|state.011~regout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\rxEn~combout ),
	.datac(\rxInst|state.010~regout ),
	.datad(\rxInst|state.011~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rxInst|clockCount[1]~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rxInst|clockCount[1]~3 .lut_mask = "ccc0";
defparam \rxInst|clockCount[1]~3 .operation_mode = "normal";
defparam \rxInst|clockCount[1]~3 .output_mode = "comb_only";
defparam \rxInst|clockCount[1]~3 .register_cascade_mode = "off";
defparam \rxInst|clockCount[1]~3 .sum_lutc_input = "datac";
defparam \rxInst|clockCount[1]~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N0
maxv_lcell \rxInst|clockCount[1]~4 (
// Equation(s):
// \rxInst|clockCount[1]~4_combout  = (\rxInst|clockCount[1]~3_combout  & ((\rxInst|WideAnd0~combout ) # ((\rxInst|state~14_combout  & \rxInst|always0~2 ))))

	.clk(gnd),
	.dataa(\rxInst|state~14_combout ),
	.datab(\rxInst|always0~2 ),
	.datac(\rxInst|WideAnd0~combout ),
	.datad(\rxInst|clockCount[1]~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rxInst|clockCount[1]~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rxInst|clockCount[1]~4 .lut_mask = "f800";
defparam \rxInst|clockCount[1]~4 .operation_mode = "normal";
defparam \rxInst|clockCount[1]~4 .output_mode = "comb_only";
defparam \rxInst|clockCount[1]~4 .register_cascade_mode = "off";
defparam \rxInst|clockCount[1]~4 .sum_lutc_input = "datac";
defparam \rxInst|clockCount[1]~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N0
maxv_lcell \rxInst|clockCount[0] (
// Equation(s):
// \rxInst|clockCount [0] = DFFEAS((\rxInst|clockCount [0] & (((\rxInst|clockCount[1]~2_combout )))) # (!\rxInst|clockCount [0] & (!\rxInst|clockCount[1]~4_combout  & (\rxInst|WideNor0~combout  & !\rxInst|clockCount[1]~2_combout ))), 
// GLOBAL(\generatorInst|rxClk~regout ), VCC, , , , , , )

	.clk(\generatorInst|rxClk~regout ),
	.dataa(\rxInst|clockCount[1]~4_combout ),
	.datab(\rxInst|WideNor0~combout ),
	.datac(\rxInst|clockCount [0]),
	.datad(\rxInst|clockCount[1]~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rxInst|clockCount [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rxInst|clockCount[0] .lut_mask = "f004";
defparam \rxInst|clockCount[0] .operation_mode = "normal";
defparam \rxInst|clockCount[0] .output_mode = "reg_only";
defparam \rxInst|clockCount[0] .register_cascade_mode = "off";
defparam \rxInst|clockCount[0] .sum_lutc_input = "datac";
defparam \rxInst|clockCount[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N5
maxv_lcell \rxInst|clockCount[1] (
// Equation(s):
// \rxInst|clockCount [1] = DFFEAS((\rxInst|clockCount [1] & ((\rxInst|clockCount[1]~2_combout ) # ((!\rxInst|clockCount [0] & \rxInst|clockCount[3]~5_combout )))) # (!\rxInst|clockCount [1] & (\rxInst|clockCount [0] & (\rxInst|clockCount[3]~5_combout ))), 
// GLOBAL(\generatorInst|rxClk~regout ), VCC, , , , , , )

	.clk(\generatorInst|rxClk~regout ),
	.dataa(\rxInst|clockCount [1]),
	.datab(\rxInst|clockCount [0]),
	.datac(\rxInst|clockCount[3]~5_combout ),
	.datad(\rxInst|clockCount[1]~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rxInst|clockCount [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rxInst|clockCount[1] .lut_mask = "ea60";
defparam \rxInst|clockCount[1] .operation_mode = "normal";
defparam \rxInst|clockCount[1] .output_mode = "reg_only";
defparam \rxInst|clockCount[1] .register_cascade_mode = "off";
defparam \rxInst|clockCount[1] .sum_lutc_input = "datac";
defparam \rxInst|clockCount[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N7
maxv_lcell \rxInst|WideAnd0 (
// Equation(s):
// \rxInst|WideAnd0~combout  = (\rxInst|clockCount [1] & (\rxInst|clockCount [3] & (\rxInst|clockCount [0] & \rxInst|clockCount [2])))

	.clk(gnd),
	.dataa(\rxInst|clockCount [1]),
	.datab(\rxInst|clockCount [3]),
	.datac(\rxInst|clockCount [0]),
	.datad(\rxInst|clockCount [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rxInst|WideAnd0~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rxInst|WideAnd0 .lut_mask = "8000";
defparam \rxInst|WideAnd0 .operation_mode = "normal";
defparam \rxInst|WideAnd0 .output_mode = "comb_only";
defparam \rxInst|WideAnd0 .register_cascade_mode = "off";
defparam \rxInst|WideAnd0 .sum_lutc_input = "datac";
defparam \rxInst|WideAnd0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N4
maxv_lcell \rxInst|Selector27~11 (
// Equation(s):
// \rxInst|Selector27~11_combout  = (\rxInst|WideAnd0~combout  & (!\rxInst|WideAnd2~combout  & (\rxEn~combout  & \rxInst|state.010~regout )))

	.clk(gnd),
	.dataa(\rxInst|WideAnd0~combout ),
	.datab(\rxInst|WideAnd2~combout ),
	.datac(\rxEn~combout ),
	.datad(\rxInst|state.010~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rxInst|Selector27~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rxInst|Selector27~11 .lut_mask = "2000";
defparam \rxInst|Selector27~11 .operation_mode = "normal";
defparam \rxInst|Selector27~11 .output_mode = "comb_only";
defparam \rxInst|Selector27~11 .register_cascade_mode = "off";
defparam \rxInst|Selector27~11 .sum_lutc_input = "datac";
defparam \rxInst|Selector27~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N9
maxv_lcell \rxInst|state.011 (
// Equation(s):
// \rxInst|state.011~regout  = DFFEAS((\rxInst|Selector29~5_combout  & (\rxInst|state~14_combout )) # (!\rxInst|Selector29~5_combout  & (\rxInst|Selector27~11_combout  & ((\rxInst|state~14_combout ) # (\rxInst|always0~3_combout )))), 
// GLOBAL(\generatorInst|rxClk~regout ), VCC, , , , , , )

	.clk(\generatorInst|rxClk~regout ),
	.dataa(\rxInst|state~14_combout ),
	.datab(\rxInst|always0~3_combout ),
	.datac(\rxInst|Selector27~11_combout ),
	.datad(\rxInst|Selector29~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rxInst|state.011~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rxInst|state.011 .lut_mask = "aae0";
defparam \rxInst|state.011 .operation_mode = "normal";
defparam \rxInst|state.011 .output_mode = "reg_only";
defparam \rxInst|state.011 .register_cascade_mode = "off";
defparam \rxInst|state.011 .sum_lutc_input = "datac";
defparam \rxInst|state.011 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N5
maxv_lcell \rxInst|state~14 (
// Equation(s):
// \rxInst|state~14_combout  = ((\rxEn~combout  & (\rxInst|state.011~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\rxEn~combout ),
	.datac(\rxInst|state.011~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rxInst|state~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rxInst|state~14 .lut_mask = "c0c0";
defparam \rxInst|state~14 .operation_mode = "normal";
defparam \rxInst|state~14 .output_mode = "comb_only";
defparam \rxInst|state~14 .register_cascade_mode = "off";
defparam \rxInst|state~14 .sum_lutc_input = "datac";
defparam \rxInst|state~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N8
maxv_lcell \rxInst|Selector27~4 (
// Equation(s):
// \rxInst|Selector27~4_combout  = (\rxInst|WideAnd0~combout ) # ((!\rxInst|state~15_combout  & ((\rxInst|always0~2 ) # (!\rxInst|state~14_combout ))))

	.clk(gnd),
	.dataa(\rxInst|state~14_combout ),
	.datab(\rxInst|state~15_combout ),
	.datac(\rxInst|WideAnd0~combout ),
	.datad(\rxInst|always0~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rxInst|Selector27~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rxInst|Selector27~4 .lut_mask = "f3f1";
defparam \rxInst|Selector27~4 .operation_mode = "normal";
defparam \rxInst|Selector27~4 .output_mode = "comb_only";
defparam \rxInst|Selector27~4 .register_cascade_mode = "off";
defparam \rxInst|Selector27~4 .sum_lutc_input = "datac";
defparam \rxInst|Selector27~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N5
maxv_lcell \rxInst|err~0 (
// Equation(s):
// \rxInst|err~0_combout  = (\rx~combout  & (!\rxInst|clockCount[1]~0_combout  & (\rxInst|inputSw [0])))

	.clk(gnd),
	.dataa(\rx~combout ),
	.datab(\rxInst|clockCount[1]~0_combout ),
	.datac(\rxInst|inputSw [0]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rxInst|err~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rxInst|err~0 .lut_mask = "2020";
defparam \rxInst|err~0 .operation_mode = "normal";
defparam \rxInst|err~0 .output_mode = "comb_only";
defparam \rxInst|err~0 .register_cascade_mode = "off";
defparam \rxInst|err~0 .sum_lutc_input = "datac";
defparam \rxInst|err~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N8
maxv_lcell \rxInst|always0~4 (
// Equation(s):
// \rxInst|always0~4_combout  = (!\rx~combout  & (((!\rxInst|inputSw [0]))))

	.clk(gnd),
	.dataa(\rx~combout ),
	.datab(vcc),
	.datac(\rxInst|inputSw [0]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rxInst|always0~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rxInst|always0~4 .lut_mask = "0505";
defparam \rxInst|always0~4 .operation_mode = "normal";
defparam \rxInst|always0~4 .output_mode = "comb_only";
defparam \rxInst|always0~4 .register_cascade_mode = "off";
defparam \rxInst|always0~4 .sum_lutc_input = "datac";
defparam \rxInst|always0~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N7
maxv_lcell \rxInst|Selector27~5 (
// Equation(s):
// \rxInst|Selector27~5_combout  = (!\rxInst|Selector27~4_combout  & ((\rxInst|state~14_combout  & ((\rxInst|always0~4_combout ))) # (!\rxInst|state~14_combout  & (\rxInst|err~0_combout ))))

	.clk(gnd),
	.dataa(\rxInst|state~14_combout ),
	.datab(\rxInst|Selector27~4_combout ),
	.datac(\rxInst|err~0_combout ),
	.datad(\rxInst|always0~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rxInst|Selector27~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rxInst|Selector27~5 .lut_mask = "3210";
defparam \rxInst|Selector27~5 .operation_mode = "normal";
defparam \rxInst|Selector27~5 .output_mode = "comb_only";
defparam \rxInst|Selector27~5 .register_cascade_mode = "off";
defparam \rxInst|Selector27~5 .sum_lutc_input = "datac";
defparam \rxInst|Selector27~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N1
maxv_lcell \rxInst|Selector26~0 (
// Equation(s):
// \rxInst|Selector26~0_combout  = (((\rxInst|Selector27~5_combout ) # (!\rxInst|state.000~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\rxInst|state.000~regout ),
	.datad(\rxInst|Selector27~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rxInst|Selector26~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rxInst|Selector26~0 .lut_mask = "ff0f";
defparam \rxInst|Selector26~0 .operation_mode = "normal";
defparam \rxInst|Selector26~0 .output_mode = "comb_only";
defparam \rxInst|Selector26~0 .register_cascade_mode = "off";
defparam \rxInst|Selector26~0 .sum_lutc_input = "datac";
defparam \rxInst|Selector26~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N4
maxv_lcell \rxInst|state.000 (
// Equation(s):
// \rxInst|state.000~regout  = DFFEAS(((\rxEn~combout  & ((!\rxInst|WideNor0~combout ) # (!\rxInst|Selector26~0_combout )))) # (!\rxInst|Selector27~8_combout ), GLOBAL(\generatorInst|rxClk~regout ), VCC, , , , , , )

	.clk(\generatorInst|rxClk~regout ),
	.dataa(\rxEn~combout ),
	.datab(\rxInst|Selector26~0_combout ),
	.datac(\rxInst|Selector27~8_combout ),
	.datad(\rxInst|WideNor0~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rxInst|state.000~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rxInst|state.000 .lut_mask = "2faf";
defparam \rxInst|state.000 .operation_mode = "normal";
defparam \rxInst|state.000 .output_mode = "reg_only";
defparam \rxInst|state.000 .register_cascade_mode = "off";
defparam \rxInst|state.000 .sum_lutc_input = "datac";
defparam \rxInst|state.000 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N7
maxv_lcell \rxInst|always0~3 (
// Equation(s):
// \rxInst|always0~3_combout  = (((!\rxInst|state.000~regout  & !\rxInst|state.011~regout )) # (!\rxEn~combout )) # (!\rxInst|Selector29~0_combout )

	.clk(gnd),
	.dataa(\rxInst|state.000~regout ),
	.datab(\rxInst|state.011~regout ),
	.datac(\rxInst|Selector29~0_combout ),
	.datad(\rxEn~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rxInst|always0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rxInst|always0~3 .lut_mask = "1fff";
defparam \rxInst|always0~3 .operation_mode = "normal";
defparam \rxInst|always0~3 .output_mode = "comb_only";
defparam \rxInst|always0~3 .register_cascade_mode = "off";
defparam \rxInst|always0~3 .sum_lutc_input = "datac";
defparam \rxInst|always0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N1
maxv_lcell \rxInst|Decoder0~0 (
// Equation(s):
// \rxInst|Decoder0~0_combout  = (!\rxInst|bitIdx [0] & (\rxInst|WideAnd0~combout  & (!\rxInst|bitIdx [2] & !\rxInst|bitIdx [1])))

	.clk(gnd),
	.dataa(\rxInst|bitIdx [0]),
	.datab(\rxInst|WideAnd0~combout ),
	.datac(\rxInst|bitIdx [2]),
	.datad(\rxInst|bitIdx [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rxInst|Decoder0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rxInst|Decoder0~0 .lut_mask = "0004";
defparam \rxInst|Decoder0~0 .operation_mode = "normal";
defparam \rxInst|Decoder0~0 .output_mode = "comb_only";
defparam \rxInst|Decoder0~0 .register_cascade_mode = "off";
defparam \rxInst|Decoder0~0 .sum_lutc_input = "datac";
defparam \rxInst|Decoder0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N0
maxv_lcell \rxInst|out[3]~6 (
// Equation(s):
// \rxInst|out[3]~6_combout  = ((!\rxInst|WideAnd0~combout  & (\rxInst|state.001~regout  & \rxEn~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\rxInst|WideAnd0~combout ),
	.datac(\rxInst|state.001~regout ),
	.datad(\rxEn~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rxInst|out[3]~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rxInst|out[3]~6 .lut_mask = "3000";
defparam \rxInst|out[3]~6 .operation_mode = "normal";
defparam \rxInst|out[3]~6 .output_mode = "comb_only";
defparam \rxInst|out[3]~6 .register_cascade_mode = "off";
defparam \rxInst|out[3]~6 .sum_lutc_input = "datac";
defparam \rxInst|out[3]~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N2
maxv_lcell \rxInst|Selector25~1 (
// Equation(s):
// \rxInst|Selector25~1_combout  = ((\rxInst|out[3]~6_combout ) # ((!\rxInst|Decoder0~0_combout  & \rxInst|state~13_combout ))) # (!\rxInst|always0~3_combout )

	.clk(gnd),
	.dataa(\rxInst|always0~3_combout ),
	.datab(\rxInst|Decoder0~0_combout ),
	.datac(\rxInst|out[3]~6_combout ),
	.datad(\rxInst|state~13_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rxInst|Selector25~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rxInst|Selector25~1 .lut_mask = "f7f5";
defparam \rxInst|Selector25~1 .operation_mode = "normal";
defparam \rxInst|Selector25~1 .output_mode = "comb_only";
defparam \rxInst|Selector25~1 .register_cascade_mode = "off";
defparam \rxInst|Selector25~1 .sum_lutc_input = "datac";
defparam \rxInst|Selector25~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N1
maxv_lcell \rxInst|Selector25~0 (
// Equation(s):
// \rxInst|Selector25~0_combout  = (\rx~combout  & (\rxEn~combout  & ((\rxInst|state.010~regout ))))

	.clk(gnd),
	.dataa(\rx~combout ),
	.datab(\rxEn~combout ),
	.datac(vcc),
	.datad(\rxInst|state.010~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rxInst|Selector25~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rxInst|Selector25~0 .lut_mask = "8800";
defparam \rxInst|Selector25~0 .operation_mode = "normal";
defparam \rxInst|Selector25~0 .output_mode = "comb_only";
defparam \rxInst|Selector25~0 .register_cascade_mode = "off";
defparam \rxInst|Selector25~0 .sum_lutc_input = "datac";
defparam \rxInst|Selector25~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N3
maxv_lcell \rxInst|receivedData[0] (
// Equation(s):
// \rxInst|receivedData [0] = DFFEAS((\rxInst|receivedData [0] & ((\rxInst|Selector25~1_combout ) # ((\rxInst|Selector25~0_combout  & \rxInst|Decoder0~0_combout )))) # (!\rxInst|receivedData [0] & (((\rxInst|Selector25~0_combout  & \rxInst|Decoder0~0_combout 
// )))), GLOBAL(\generatorInst|rxClk~regout ), VCC, , , , , , )

	.clk(\generatorInst|rxClk~regout ),
	.dataa(\rxInst|receivedData [0]),
	.datab(\rxInst|Selector25~1_combout ),
	.datac(\rxInst|Selector25~0_combout ),
	.datad(\rxInst|Decoder0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rxInst|receivedData [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rxInst|receivedData[0] .lut_mask = "f888";
defparam \rxInst|receivedData[0] .operation_mode = "normal";
defparam \rxInst|receivedData[0] .output_mode = "reg_only";
defparam \rxInst|receivedData[0] .register_cascade_mode = "off";
defparam \rxInst|receivedData[0] .sum_lutc_input = "datac";
defparam \rxInst|receivedData[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N6
maxv_lcell \rxInst|always0~5 (
// Equation(s):
// \rxInst|always0~5_combout  = (\rxInst|state.000~regout  & (!\rxInst|state.011~regout  & (\rxInst|Selector29~0_combout  & \rxEn~combout )))

	.clk(gnd),
	.dataa(\rxInst|state.000~regout ),
	.datab(\rxInst|state.011~regout ),
	.datac(\rxInst|Selector29~0_combout ),
	.datad(\rxEn~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rxInst|always0~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rxInst|always0~5 .lut_mask = "2000";
defparam \rxInst|always0~5 .operation_mode = "normal";
defparam \rxInst|always0~5 .output_mode = "comb_only";
defparam \rxInst|always0~5 .register_cascade_mode = "off";
defparam \rxInst|always0~5 .sum_lutc_input = "datac";
defparam \rxInst|always0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N7
maxv_lcell \rxInst|out[3]~5 (
// Equation(s):
// \rxInst|out[3]~5_combout  = (\rxInst|Selector27~4_combout  & (!\rxInst|always0~5_combout  & ((!\rxInst|state.010~regout ) # (!\rxEn~combout ))))

	.clk(gnd),
	.dataa(\rxInst|Selector27~4_combout ),
	.datab(\rxEn~combout ),
	.datac(\rxInst|state.010~regout ),
	.datad(\rxInst|always0~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rxInst|out[3]~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rxInst|out[3]~5 .lut_mask = "002a";
defparam \rxInst|out[3]~5 .operation_mode = "normal";
defparam \rxInst|out[3]~5 .output_mode = "comb_only";
defparam \rxInst|out[3]~5 .register_cascade_mode = "off";
defparam \rxInst|out[3]~5 .sum_lutc_input = "datac";
defparam \rxInst|out[3]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N9
maxv_lcell \rxInst|out[0] (
// Equation(s):
// \rxInst|out [0] = DFFEAS((\rxInst|receivedData [0] & (\rxEn~combout  & (\rxInst|state.011~regout ))), GLOBAL(\generatorInst|rxClk~regout ), VCC, , \rxInst|out[3]~5_combout , , , , )

	.clk(\generatorInst|rxClk~regout ),
	.dataa(\rxInst|receivedData [0]),
	.datab(\rxEn~combout ),
	.datac(\rxInst|state.011~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rxInst|out[3]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rxInst|out [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rxInst|out[0] .lut_mask = "8080";
defparam \rxInst|out[0] .operation_mode = "normal";
defparam \rxInst|out[0] .output_mode = "reg_only";
defparam \rxInst|out[0] .register_cascade_mode = "off";
defparam \rxInst|out[0] .sum_lutc_input = "datac";
defparam \rxInst|out[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N7
maxv_lcell \rxInst|Decoder0~1 (
// Equation(s):
// \rxInst|Decoder0~1_combout  = (\rxInst|bitIdx [0] & (\rxInst|WideAnd0~combout  & (!\rxInst|bitIdx [2] & !\rxInst|bitIdx [1])))

	.clk(gnd),
	.dataa(\rxInst|bitIdx [0]),
	.datab(\rxInst|WideAnd0~combout ),
	.datac(\rxInst|bitIdx [2]),
	.datad(\rxInst|bitIdx [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rxInst|Decoder0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rxInst|Decoder0~1 .lut_mask = "0008";
defparam \rxInst|Decoder0~1 .operation_mode = "normal";
defparam \rxInst|Decoder0~1 .output_mode = "comb_only";
defparam \rxInst|Decoder0~1 .register_cascade_mode = "off";
defparam \rxInst|Decoder0~1 .sum_lutc_input = "datac";
defparam \rxInst|Decoder0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N4
maxv_lcell \rxInst|Selector24~0 (
// Equation(s):
// \rxInst|Selector24~0_combout  = ((\rxInst|out[3]~6_combout ) # ((!\rxInst|Decoder0~1_combout  & \rxInst|state~13_combout ))) # (!\rxInst|always0~3_combout )

	.clk(gnd),
	.dataa(\rxInst|always0~3_combout ),
	.datab(\rxInst|Decoder0~1_combout ),
	.datac(\rxInst|out[3]~6_combout ),
	.datad(\rxInst|state~13_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rxInst|Selector24~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rxInst|Selector24~0 .lut_mask = "f7f5";
defparam \rxInst|Selector24~0 .operation_mode = "normal";
defparam \rxInst|Selector24~0 .output_mode = "comb_only";
defparam \rxInst|Selector24~0 .register_cascade_mode = "off";
defparam \rxInst|Selector24~0 .sum_lutc_input = "datac";
defparam \rxInst|Selector24~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N8
maxv_lcell \rxInst|receivedData[1] (
// Equation(s):
// \rxInst|receivedData [1] = DFFEAS((\rxInst|receivedData [1] & ((\rxInst|Selector24~0_combout ) # ((\rxInst|Decoder0~1_combout  & \rxInst|Selector25~0_combout )))) # (!\rxInst|receivedData [1] & (\rxInst|Decoder0~1_combout  & ((\rxInst|Selector25~0_combout 
// )))), GLOBAL(\generatorInst|rxClk~regout ), VCC, , , , , , )

	.clk(\generatorInst|rxClk~regout ),
	.dataa(\rxInst|receivedData [1]),
	.datab(\rxInst|Decoder0~1_combout ),
	.datac(\rxInst|Selector24~0_combout ),
	.datad(\rxInst|Selector25~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rxInst|receivedData [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rxInst|receivedData[1] .lut_mask = "eca0";
defparam \rxInst|receivedData[1] .operation_mode = "normal";
defparam \rxInst|receivedData[1] .output_mode = "reg_only";
defparam \rxInst|receivedData[1] .register_cascade_mode = "off";
defparam \rxInst|receivedData[1] .sum_lutc_input = "datac";
defparam \rxInst|receivedData[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N5
maxv_lcell \rxInst|out[1] (
// Equation(s):
// \rxInst|out [1] = DFFEAS((\rxInst|receivedData [1] & (\rxEn~combout  & (\rxInst|state.011~regout ))), GLOBAL(\generatorInst|rxClk~regout ), VCC, , \rxInst|out[3]~5_combout , , , , )

	.clk(\generatorInst|rxClk~regout ),
	.dataa(\rxInst|receivedData [1]),
	.datab(\rxEn~combout ),
	.datac(\rxInst|state.011~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rxInst|out[3]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rxInst|out [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rxInst|out[1] .lut_mask = "8080";
defparam \rxInst|out[1] .operation_mode = "normal";
defparam \rxInst|out[1] .output_mode = "reg_only";
defparam \rxInst|out[1] .register_cascade_mode = "off";
defparam \rxInst|out[1] .sum_lutc_input = "datac";
defparam \rxInst|out[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N0
maxv_lcell \rxInst|Decoder0~2 (
// Equation(s):
// \rxInst|Decoder0~2_combout  = (\rxInst|bitIdx [1] & (!\rxInst|bitIdx [2] & (\rxInst|WideAnd0~combout  & !\rxInst|bitIdx [0])))

	.clk(gnd),
	.dataa(\rxInst|bitIdx [1]),
	.datab(\rxInst|bitIdx [2]),
	.datac(\rxInst|WideAnd0~combout ),
	.datad(\rxInst|bitIdx [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rxInst|Decoder0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rxInst|Decoder0~2 .lut_mask = "0020";
defparam \rxInst|Decoder0~2 .operation_mode = "normal";
defparam \rxInst|Decoder0~2 .output_mode = "comb_only";
defparam \rxInst|Decoder0~2 .register_cascade_mode = "off";
defparam \rxInst|Decoder0~2 .sum_lutc_input = "datac";
defparam \rxInst|Decoder0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N5
maxv_lcell \rxInst|Selector23~0 (
// Equation(s):
// \rxInst|Selector23~0_combout  = ((\rxInst|out[3]~6_combout ) # ((!\rxInst|Decoder0~2_combout  & \rxInst|state~13_combout ))) # (!\rxInst|always0~3_combout )

	.clk(gnd),
	.dataa(\rxInst|always0~3_combout ),
	.datab(\rxInst|Decoder0~2_combout ),
	.datac(\rxInst|out[3]~6_combout ),
	.datad(\rxInst|state~13_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rxInst|Selector23~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rxInst|Selector23~0 .lut_mask = "f7f5";
defparam \rxInst|Selector23~0 .operation_mode = "normal";
defparam \rxInst|Selector23~0 .output_mode = "comb_only";
defparam \rxInst|Selector23~0 .register_cascade_mode = "off";
defparam \rxInst|Selector23~0 .sum_lutc_input = "datac";
defparam \rxInst|Selector23~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N3
maxv_lcell \rxInst|receivedData[2] (
// Equation(s):
// \rxInst|receivedData [2] = DFFEAS((\rxInst|receivedData [2] & ((\rxInst|Selector23~0_combout ) # ((\rxInst|Decoder0~2_combout  & \rxInst|Selector25~0_combout )))) # (!\rxInst|receivedData [2] & (\rxInst|Decoder0~2_combout  & ((\rxInst|Selector25~0_combout 
// )))), GLOBAL(\generatorInst|rxClk~regout ), VCC, , , , , , )

	.clk(\generatorInst|rxClk~regout ),
	.dataa(\rxInst|receivedData [2]),
	.datab(\rxInst|Decoder0~2_combout ),
	.datac(\rxInst|Selector23~0_combout ),
	.datad(\rxInst|Selector25~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rxInst|receivedData [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rxInst|receivedData[2] .lut_mask = "eca0";
defparam \rxInst|receivedData[2] .operation_mode = "normal";
defparam \rxInst|receivedData[2] .output_mode = "reg_only";
defparam \rxInst|receivedData[2] .register_cascade_mode = "off";
defparam \rxInst|receivedData[2] .sum_lutc_input = "datac";
defparam \rxInst|receivedData[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N2
maxv_lcell \rxInst|out[2] (
// Equation(s):
// \rxInst|out [2] = DFFEAS((\rxInst|receivedData [2] & (\rxEn~combout  & (\rxInst|state.011~regout ))), GLOBAL(\generatorInst|rxClk~regout ), VCC, , \rxInst|out[3]~5_combout , , , , )

	.clk(\generatorInst|rxClk~regout ),
	.dataa(\rxInst|receivedData [2]),
	.datab(\rxEn~combout ),
	.datac(\rxInst|state.011~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rxInst|out[3]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rxInst|out [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rxInst|out[2] .lut_mask = "8080";
defparam \rxInst|out[2] .operation_mode = "normal";
defparam \rxInst|out[2] .output_mode = "reg_only";
defparam \rxInst|out[2] .register_cascade_mode = "off";
defparam \rxInst|out[2] .sum_lutc_input = "datac";
defparam \rxInst|out[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N8
maxv_lcell \rxInst|Decoder0~3 (
// Equation(s):
// \rxInst|Decoder0~3_combout  = (\rxInst|bitIdx [1] & (!\rxInst|bitIdx [2] & (\rxInst|WideAnd0~combout  & \rxInst|bitIdx [0])))

	.clk(gnd),
	.dataa(\rxInst|bitIdx [1]),
	.datab(\rxInst|bitIdx [2]),
	.datac(\rxInst|WideAnd0~combout ),
	.datad(\rxInst|bitIdx [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rxInst|Decoder0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rxInst|Decoder0~3 .lut_mask = "2000";
defparam \rxInst|Decoder0~3 .operation_mode = "normal";
defparam \rxInst|Decoder0~3 .output_mode = "comb_only";
defparam \rxInst|Decoder0~3 .register_cascade_mode = "off";
defparam \rxInst|Decoder0~3 .sum_lutc_input = "datac";
defparam \rxInst|Decoder0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N8
maxv_lcell \rxInst|Selector22~0 (
// Equation(s):
// \rxInst|Selector22~0_combout  = (\rxInst|out[3]~6_combout ) # (((!\rxInst|Decoder0~3_combout  & \rxInst|state~13_combout )) # (!\rxInst|always0~3_combout ))

	.clk(gnd),
	.dataa(\rxInst|Decoder0~3_combout ),
	.datab(\rxInst|state~13_combout ),
	.datac(\rxInst|out[3]~6_combout ),
	.datad(\rxInst|always0~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rxInst|Selector22~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rxInst|Selector22~0 .lut_mask = "f4ff";
defparam \rxInst|Selector22~0 .operation_mode = "normal";
defparam \rxInst|Selector22~0 .output_mode = "comb_only";
defparam \rxInst|Selector22~0 .register_cascade_mode = "off";
defparam \rxInst|Selector22~0 .sum_lutc_input = "datac";
defparam \rxInst|Selector22~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N7
maxv_lcell \rxInst|receivedData[3] (
// Equation(s):
// \rxInst|receivedData [3] = DFFEAS((\rxInst|Selector22~0_combout  & ((\rxInst|receivedData [3]) # ((\rxInst|Decoder0~3_combout  & \rxInst|Selector25~0_combout )))) # (!\rxInst|Selector22~0_combout  & (((\rxInst|Decoder0~3_combout  & 
// \rxInst|Selector25~0_combout )))), GLOBAL(\generatorInst|rxClk~regout ), VCC, , , , , , )

	.clk(\generatorInst|rxClk~regout ),
	.dataa(\rxInst|Selector22~0_combout ),
	.datab(\rxInst|receivedData [3]),
	.datac(\rxInst|Decoder0~3_combout ),
	.datad(\rxInst|Selector25~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rxInst|receivedData [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rxInst|receivedData[3] .lut_mask = "f888";
defparam \rxInst|receivedData[3] .operation_mode = "normal";
defparam \rxInst|receivedData[3] .output_mode = "reg_only";
defparam \rxInst|receivedData[3] .register_cascade_mode = "off";
defparam \rxInst|receivedData[3] .sum_lutc_input = "datac";
defparam \rxInst|receivedData[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N6
maxv_lcell \rxInst|out[3] (
// Equation(s):
// \rxInst|out [3] = DFFEAS(((\rxInst|receivedData [3] & (\rxInst|state.011~regout  & \rxEn~combout ))), GLOBAL(\generatorInst|rxClk~regout ), VCC, , \rxInst|out[3]~5_combout , , , , )

	.clk(\generatorInst|rxClk~regout ),
	.dataa(vcc),
	.datab(\rxInst|receivedData [3]),
	.datac(\rxInst|state.011~regout ),
	.datad(\rxEn~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rxInst|out[3]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rxInst|out [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rxInst|out[3] .lut_mask = "c000";
defparam \rxInst|out[3] .operation_mode = "normal";
defparam \rxInst|out[3] .output_mode = "reg_only";
defparam \rxInst|out[3] .register_cascade_mode = "off";
defparam \rxInst|out[3] .sum_lutc_input = "datac";
defparam \rxInst|out[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N6
maxv_lcell \rxInst|Decoder0~4 (
// Equation(s):
// \rxInst|Decoder0~4_combout  = (!\rxInst|bitIdx [0] & (\rxInst|WideAnd0~combout  & (\rxInst|bitIdx [2] & !\rxInst|bitIdx [1])))

	.clk(gnd),
	.dataa(\rxInst|bitIdx [0]),
	.datab(\rxInst|WideAnd0~combout ),
	.datac(\rxInst|bitIdx [2]),
	.datad(\rxInst|bitIdx [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rxInst|Decoder0~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rxInst|Decoder0~4 .lut_mask = "0040";
defparam \rxInst|Decoder0~4 .operation_mode = "normal";
defparam \rxInst|Decoder0~4 .output_mode = "comb_only";
defparam \rxInst|Decoder0~4 .register_cascade_mode = "off";
defparam \rxInst|Decoder0~4 .sum_lutc_input = "datac";
defparam \rxInst|Decoder0~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N9
maxv_lcell \rxInst|Selector21~0 (
// Equation(s):
// \rxInst|Selector21~0_combout  = (\rxInst|out[3]~6_combout ) # (((\rxInst|state~13_combout  & !\rxInst|Decoder0~4_combout )) # (!\rxInst|always0~3_combout ))

	.clk(gnd),
	.dataa(\rxInst|out[3]~6_combout ),
	.datab(\rxInst|state~13_combout ),
	.datac(\rxInst|Decoder0~4_combout ),
	.datad(\rxInst|always0~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rxInst|Selector21~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rxInst|Selector21~0 .lut_mask = "aeff";
defparam \rxInst|Selector21~0 .operation_mode = "normal";
defparam \rxInst|Selector21~0 .output_mode = "comb_only";
defparam \rxInst|Selector21~0 .register_cascade_mode = "off";
defparam \rxInst|Selector21~0 .sum_lutc_input = "datac";
defparam \rxInst|Selector21~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N4
maxv_lcell \rxInst|receivedData[4] (
// Equation(s):
// \rxInst|receivedData [4] = DFFEAS((\rxInst|receivedData [4] & ((\rxInst|Selector21~0_combout ) # ((\rxInst|Decoder0~4_combout  & \rxInst|Selector25~0_combout )))) # (!\rxInst|receivedData [4] & (((\rxInst|Decoder0~4_combout  & \rxInst|Selector25~0_combout 
// )))), GLOBAL(\generatorInst|rxClk~regout ), VCC, , , , , , )

	.clk(\generatorInst|rxClk~regout ),
	.dataa(\rxInst|receivedData [4]),
	.datab(\rxInst|Selector21~0_combout ),
	.datac(\rxInst|Decoder0~4_combout ),
	.datad(\rxInst|Selector25~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rxInst|receivedData [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rxInst|receivedData[4] .lut_mask = "f888";
defparam \rxInst|receivedData[4] .operation_mode = "normal";
defparam \rxInst|receivedData[4] .output_mode = "reg_only";
defparam \rxInst|receivedData[4] .register_cascade_mode = "off";
defparam \rxInst|receivedData[4] .sum_lutc_input = "datac";
defparam \rxInst|receivedData[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N1
maxv_lcell \rxInst|out[4] (
// Equation(s):
// \rxInst|out [4] = DFFEAS((\rxInst|receivedData [4] & (\rxEn~combout  & (\rxInst|state.011~regout ))), GLOBAL(\generatorInst|rxClk~regout ), VCC, , \rxInst|out[3]~5_combout , , , , )

	.clk(\generatorInst|rxClk~regout ),
	.dataa(\rxInst|receivedData [4]),
	.datab(\rxEn~combout ),
	.datac(\rxInst|state.011~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rxInst|out[3]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rxInst|out [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rxInst|out[4] .lut_mask = "8080";
defparam \rxInst|out[4] .operation_mode = "normal";
defparam \rxInst|out[4] .output_mode = "reg_only";
defparam \rxInst|out[4] .register_cascade_mode = "off";
defparam \rxInst|out[4] .sum_lutc_input = "datac";
defparam \rxInst|out[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N2
maxv_lcell \rxInst|Decoder0~5 (
// Equation(s):
// \rxInst|Decoder0~5_combout  = (!\rxInst|bitIdx [1] & (\rxInst|bitIdx [2] & (\rxInst|WideAnd0~combout  & \rxInst|bitIdx [0])))

	.clk(gnd),
	.dataa(\rxInst|bitIdx [1]),
	.datab(\rxInst|bitIdx [2]),
	.datac(\rxInst|WideAnd0~combout ),
	.datad(\rxInst|bitIdx [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rxInst|Decoder0~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rxInst|Decoder0~5 .lut_mask = "4000";
defparam \rxInst|Decoder0~5 .operation_mode = "normal";
defparam \rxInst|Decoder0~5 .output_mode = "comb_only";
defparam \rxInst|Decoder0~5 .register_cascade_mode = "off";
defparam \rxInst|Decoder0~5 .sum_lutc_input = "datac";
defparam \rxInst|Decoder0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N5
maxv_lcell \rxInst|Selector20~0 (
// Equation(s):
// \rxInst|Selector20~0_combout  = (\rxInst|out[3]~6_combout ) # (((\rxInst|state~13_combout  & !\rxInst|Decoder0~5_combout )) # (!\rxInst|always0~3_combout ))

	.clk(gnd),
	.dataa(\rxInst|state~13_combout ),
	.datab(\rxInst|Decoder0~5_combout ),
	.datac(\rxInst|out[3]~6_combout ),
	.datad(\rxInst|always0~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rxInst|Selector20~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rxInst|Selector20~0 .lut_mask = "f2ff";
defparam \rxInst|Selector20~0 .operation_mode = "normal";
defparam \rxInst|Selector20~0 .output_mode = "comb_only";
defparam \rxInst|Selector20~0 .register_cascade_mode = "off";
defparam \rxInst|Selector20~0 .sum_lutc_input = "datac";
defparam \rxInst|Selector20~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N2
maxv_lcell \rxInst|receivedData[5] (
// Equation(s):
// \rxInst|receivedData [5] = DFFEAS((\rxInst|Selector25~0_combout  & ((\rxInst|Decoder0~5_combout ) # ((\rxInst|receivedData [5] & \rxInst|Selector20~0_combout )))) # (!\rxInst|Selector25~0_combout  & (\rxInst|receivedData [5] & 
// (\rxInst|Selector20~0_combout ))), GLOBAL(\generatorInst|rxClk~regout ), VCC, , , , , , )

	.clk(\generatorInst|rxClk~regout ),
	.dataa(\rxInst|Selector25~0_combout ),
	.datab(\rxInst|receivedData [5]),
	.datac(\rxInst|Selector20~0_combout ),
	.datad(\rxInst|Decoder0~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rxInst|receivedData [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rxInst|receivedData[5] .lut_mask = "eac0";
defparam \rxInst|receivedData[5] .operation_mode = "normal";
defparam \rxInst|receivedData[5] .output_mode = "reg_only";
defparam \rxInst|receivedData[5] .register_cascade_mode = "off";
defparam \rxInst|receivedData[5] .sum_lutc_input = "datac";
defparam \rxInst|receivedData[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N4
maxv_lcell \rxInst|out[5] (
// Equation(s):
// \rxInst|out [5] = DFFEAS((\rxEn~combout  & (\rxInst|receivedData [5] & (\rxInst|state.011~regout ))), GLOBAL(\generatorInst|rxClk~regout ), VCC, , \rxInst|out[3]~5_combout , , , , )

	.clk(\generatorInst|rxClk~regout ),
	.dataa(\rxEn~combout ),
	.datab(\rxInst|receivedData [5]),
	.datac(\rxInst|state.011~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rxInst|out[3]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rxInst|out [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rxInst|out[5] .lut_mask = "8080";
defparam \rxInst|out[5] .operation_mode = "normal";
defparam \rxInst|out[5] .output_mode = "reg_only";
defparam \rxInst|out[5] .register_cascade_mode = "off";
defparam \rxInst|out[5] .sum_lutc_input = "datac";
defparam \rxInst|out[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N6
maxv_lcell \rxInst|Decoder0~6 (
// Equation(s):
// \rxInst|Decoder0~6_combout  = (\rxInst|bitIdx [1] & (\rxInst|bitIdx [2] & (\rxInst|WideAnd0~combout  & !\rxInst|bitIdx [0])))

	.clk(gnd),
	.dataa(\rxInst|bitIdx [1]),
	.datab(\rxInst|bitIdx [2]),
	.datac(\rxInst|WideAnd0~combout ),
	.datad(\rxInst|bitIdx [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rxInst|Decoder0~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rxInst|Decoder0~6 .lut_mask = "0080";
defparam \rxInst|Decoder0~6 .operation_mode = "normal";
defparam \rxInst|Decoder0~6 .output_mode = "comb_only";
defparam \rxInst|Decoder0~6 .register_cascade_mode = "off";
defparam \rxInst|Decoder0~6 .sum_lutc_input = "datac";
defparam \rxInst|Decoder0~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N1
maxv_lcell \rxInst|Selector19~0 (
// Equation(s):
// \rxInst|Selector19~0_combout  = (\rxInst|out[3]~6_combout ) # (((\rxInst|state~13_combout  & !\rxInst|Decoder0~6_combout )) # (!\rxInst|always0~3_combout ))

	.clk(gnd),
	.dataa(\rxInst|state~13_combout ),
	.datab(\rxInst|Decoder0~6_combout ),
	.datac(\rxInst|out[3]~6_combout ),
	.datad(\rxInst|always0~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rxInst|Selector19~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rxInst|Selector19~0 .lut_mask = "f2ff";
defparam \rxInst|Selector19~0 .operation_mode = "normal";
defparam \rxInst|Selector19~0 .output_mode = "comb_only";
defparam \rxInst|Selector19~0 .register_cascade_mode = "off";
defparam \rxInst|Selector19~0 .sum_lutc_input = "datac";
defparam \rxInst|Selector19~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N3
maxv_lcell \rxInst|receivedData[6] (
// Equation(s):
// \rxInst|receivedData [6] = DFFEAS((\rxInst|receivedData [6] & ((\rxInst|Selector19~0_combout ) # ((\rxInst|Decoder0~6_combout  & \rxInst|Selector25~0_combout )))) # (!\rxInst|receivedData [6] & (((\rxInst|Decoder0~6_combout  & \rxInst|Selector25~0_combout 
// )))), GLOBAL(\generatorInst|rxClk~regout ), VCC, , , , , , )

	.clk(\generatorInst|rxClk~regout ),
	.dataa(\rxInst|receivedData [6]),
	.datab(\rxInst|Selector19~0_combout ),
	.datac(\rxInst|Decoder0~6_combout ),
	.datad(\rxInst|Selector25~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rxInst|receivedData [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rxInst|receivedData[6] .lut_mask = "f888";
defparam \rxInst|receivedData[6] .operation_mode = "normal";
defparam \rxInst|receivedData[6] .output_mode = "reg_only";
defparam \rxInst|receivedData[6] .register_cascade_mode = "off";
defparam \rxInst|receivedData[6] .sum_lutc_input = "datac";
defparam \rxInst|receivedData[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N6
maxv_lcell \rxInst|out[6] (
// Equation(s):
// \rxInst|out [6] = DFFEAS((\rxInst|receivedData [6] & (((\rxInst|state.011~regout  & \rxEn~combout )))), GLOBAL(\generatorInst|rxClk~regout ), VCC, , \rxInst|out[3]~5_combout , , , , )

	.clk(\generatorInst|rxClk~regout ),
	.dataa(\rxInst|receivedData [6]),
	.datab(vcc),
	.datac(\rxInst|state.011~regout ),
	.datad(\rxEn~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rxInst|out[3]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rxInst|out [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rxInst|out[6] .lut_mask = "a000";
defparam \rxInst|out[6] .operation_mode = "normal";
defparam \rxInst|out[6] .output_mode = "reg_only";
defparam \rxInst|out[6] .register_cascade_mode = "off";
defparam \rxInst|out[6] .sum_lutc_input = "datac";
defparam \rxInst|out[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N3
maxv_lcell \rxInst|Decoder0~7 (
// Equation(s):
// \rxInst|Decoder0~7_combout  = (\rxInst|bitIdx [1] & (\rxInst|bitIdx [2] & (\rxInst|WideAnd0~combout  & \rxInst|bitIdx [0])))

	.clk(gnd),
	.dataa(\rxInst|bitIdx [1]),
	.datab(\rxInst|bitIdx [2]),
	.datac(\rxInst|WideAnd0~combout ),
	.datad(\rxInst|bitIdx [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rxInst|Decoder0~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rxInst|Decoder0~7 .lut_mask = "8000";
defparam \rxInst|Decoder0~7 .operation_mode = "normal";
defparam \rxInst|Decoder0~7 .output_mode = "comb_only";
defparam \rxInst|Decoder0~7 .register_cascade_mode = "off";
defparam \rxInst|Decoder0~7 .sum_lutc_input = "datac";
defparam \rxInst|Decoder0~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N8
maxv_lcell \rxInst|Selector18~0 (
// Equation(s):
// \rxInst|Selector18~0_combout  = (\rxInst|out[3]~6_combout ) # (((\rxInst|state~13_combout  & !\rxInst|Decoder0~7_combout )) # (!\rxInst|always0~3_combout ))

	.clk(gnd),
	.dataa(\rxInst|state~13_combout ),
	.datab(\rxInst|Decoder0~7_combout ),
	.datac(\rxInst|out[3]~6_combout ),
	.datad(\rxInst|always0~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rxInst|Selector18~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rxInst|Selector18~0 .lut_mask = "f2ff";
defparam \rxInst|Selector18~0 .operation_mode = "normal";
defparam \rxInst|Selector18~0 .output_mode = "comb_only";
defparam \rxInst|Selector18~0 .register_cascade_mode = "off";
defparam \rxInst|Selector18~0 .sum_lutc_input = "datac";
defparam \rxInst|Selector18~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N9
maxv_lcell \rxInst|receivedData[7] (
// Equation(s):
// \rxInst|receivedData [7] = DFFEAS((\rxInst|Selector25~0_combout  & ((\rxInst|Decoder0~7_combout ) # ((\rxInst|Selector18~0_combout  & \rxInst|receivedData [7])))) # (!\rxInst|Selector25~0_combout  & (((\rxInst|Selector18~0_combout  & \rxInst|receivedData 
// [7])))), GLOBAL(\generatorInst|rxClk~regout ), VCC, , , , , , )

	.clk(\generatorInst|rxClk~regout ),
	.dataa(\rxInst|Selector25~0_combout ),
	.datab(\rxInst|Decoder0~7_combout ),
	.datac(\rxInst|Selector18~0_combout ),
	.datad(\rxInst|receivedData [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rxInst|receivedData [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rxInst|receivedData[7] .lut_mask = "f888";
defparam \rxInst|receivedData[7] .operation_mode = "normal";
defparam \rxInst|receivedData[7] .output_mode = "reg_only";
defparam \rxInst|receivedData[7] .register_cascade_mode = "off";
defparam \rxInst|receivedData[7] .sum_lutc_input = "datac";
defparam \rxInst|receivedData[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N7
maxv_lcell \rxInst|out[7] (
// Equation(s):
// \rxInst|out [7] = DFFEAS((\rxEn~combout  & (((\rxInst|state.011~regout  & \rxInst|receivedData [7])))), GLOBAL(\generatorInst|rxClk~regout ), VCC, , \rxInst|out[3]~5_combout , , , , )

	.clk(\generatorInst|rxClk~regout ),
	.dataa(\rxEn~combout ),
	.datab(vcc),
	.datac(\rxInst|state.011~regout ),
	.datad(\rxInst|receivedData [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rxInst|out[3]~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rxInst|out [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rxInst|out[7] .lut_mask = "a000";
defparam \rxInst|out[7] .operation_mode = "normal";
defparam \rxInst|out[7] .output_mode = "reg_only";
defparam \rxInst|out[7] .register_cascade_mode = "off";
defparam \rxInst|out[7] .sum_lutc_input = "datac";
defparam \rxInst|out[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N6
maxv_lcell \rxInst|Selector9~3 (
// Equation(s):
// \rxInst|Selector9~3_combout  = (\rxInst|state.011~regout  & (\rxEn~combout  & ((\rxInst|WideAnd0~combout ) # (\rxInst|always0~2 ))))

	.clk(gnd),
	.dataa(\rxInst|WideAnd0~combout ),
	.datab(\rxInst|state.011~regout ),
	.datac(\rxEn~combout ),
	.datad(\rxInst|always0~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rxInst|Selector9~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rxInst|Selector9~3 .lut_mask = "c080";
defparam \rxInst|Selector9~3 .operation_mode = "normal";
defparam \rxInst|Selector9~3 .output_mode = "comb_only";
defparam \rxInst|Selector9~3 .register_cascade_mode = "off";
defparam \rxInst|Selector9~3 .sum_lutc_input = "datac";
defparam \rxInst|Selector9~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N7
maxv_lcell \rxInst|done (
// Equation(s):
// \rxInst|done~regout  = DFFEAS((\rxInst|WideNor0~combout  & (!\rxInst|state~15_combout  & ((\rxInst|done~regout ) # (\rxInst|Selector9~3_combout )))), GLOBAL(\generatorInst|rxClk~regout ), VCC, , , , , , )

	.clk(\generatorInst|rxClk~regout ),
	.dataa(\rxInst|done~regout ),
	.datab(\rxInst|Selector9~3_combout ),
	.datac(\rxInst|WideNor0~combout ),
	.datad(\rxInst|state~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rxInst|done~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rxInst|done .lut_mask = "00e0";
defparam \rxInst|done .operation_mode = "normal";
defparam \rxInst|done .output_mode = "reg_only";
defparam \rxInst|done .register_cascade_mode = "off";
defparam \rxInst|done .sum_lutc_input = "datac";
defparam \rxInst|done .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N1
maxv_lcell \rxInst|busy (
// Equation(s):
// \rxInst|busy~regout  = DFFEAS((\rxInst|Selector27~10_combout ) # ((\rxInst|busy~regout  & ((\rxInst|always0~5_combout ) # (!\rxInst|Selector29~1_combout )))), GLOBAL(\generatorInst|rxClk~regout ), VCC, , , , , , )

	.clk(\generatorInst|rxClk~regout ),
	.dataa(\rxInst|always0~5_combout ),
	.datab(\rxInst|busy~regout ),
	.datac(\rxInst|Selector29~1_combout ),
	.datad(\rxInst|Selector27~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rxInst|busy~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rxInst|busy .lut_mask = "ff8c";
defparam \rxInst|busy .operation_mode = "normal";
defparam \rxInst|busy .output_mode = "reg_only";
defparam \rxInst|busy .register_cascade_mode = "off";
defparam \rxInst|busy .sum_lutc_input = "datac";
defparam \rxInst|busy .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N0
maxv_lcell \rxInst|Selector8~3 (
// Equation(s):
// \rxInst|Selector8~3_combout  = (!\rx~combout  & (!\rxInst|clockCount [3] & (!\rxInst|inputSw [0])))

	.clk(gnd),
	.dataa(\rx~combout ),
	.datab(\rxInst|clockCount [3]),
	.datac(\rxInst|inputSw [0]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rxInst|Selector8~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rxInst|Selector8~3 .lut_mask = "0101";
defparam \rxInst|Selector8~3 .operation_mode = "normal";
defparam \rxInst|Selector8~3 .output_mode = "comb_only";
defparam \rxInst|Selector8~3 .register_cascade_mode = "off";
defparam \rxInst|Selector8~3 .sum_lutc_input = "datac";
defparam \rxInst|Selector8~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N2
maxv_lcell \rxInst|Selector8~5 (
// Equation(s):
// \rxInst|Selector8~5_combout  = (((\rxInst|state.010~regout  & \rxEn~combout )) # (!\rxInst|always0~3_combout ))

	.clk(gnd),
	.dataa(vcc),
	.datab(\rxInst|state.010~regout ),
	.datac(\rxEn~combout ),
	.datad(\rxInst|always0~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rxInst|Selector8~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rxInst|Selector8~5 .lut_mask = "c0ff";
defparam \rxInst|Selector8~5 .operation_mode = "normal";
defparam \rxInst|Selector8~5 .output_mode = "comb_only";
defparam \rxInst|Selector8~5 .register_cascade_mode = "off";
defparam \rxInst|Selector8~5 .sum_lutc_input = "datac";
defparam \rxInst|Selector8~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N9
maxv_lcell \rxInst|Selector8~2 (
// Equation(s):
// \rxInst|Selector8~2_combout  = (\rxInst|out[3]~6_combout  & ((\rxInst|err~0_combout ) # ((\rxInst|err~regout )))) # (!\rxInst|out[3]~6_combout  & (((\rxInst|Selector8~5_combout  & \rxInst|err~regout ))))

	.clk(gnd),
	.dataa(\rxInst|err~0_combout ),
	.datab(\rxInst|Selector8~5_combout ),
	.datac(\rxInst|out[3]~6_combout ),
	.datad(\rxInst|err~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rxInst|Selector8~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rxInst|Selector8~2 .lut_mask = "fca0";
defparam \rxInst|Selector8~2 .operation_mode = "normal";
defparam \rxInst|Selector8~2 .output_mode = "comb_only";
defparam \rxInst|Selector8~2 .register_cascade_mode = "off";
defparam \rxInst|Selector8~2 .sum_lutc_input = "datac";
defparam \rxInst|Selector8~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N3
maxv_lcell \rxInst|err (
// Equation(s):
// \rxInst|err~regout  = DFFEAS((\rxInst|Selector8~2_combout ) # ((\rxInst|state~14_combout  & ((\rxInst|err~regout ) # (\rxInst|Selector8~3_combout )))), GLOBAL(\generatorInst|rxClk~regout ), VCC, , , , , , )

	.clk(\generatorInst|rxClk~regout ),
	.dataa(\rxInst|err~regout ),
	.datab(\rxInst|Selector8~3_combout ),
	.datac(\rxInst|state~14_combout ),
	.datad(\rxInst|Selector8~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rxInst|err~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rxInst|err .lut_mask = "ffe0";
defparam \rxInst|err .operation_mode = "normal";
defparam \rxInst|err .output_mode = "reg_only";
defparam \rxInst|err .register_cascade_mode = "off";
defparam \rxInst|err .sum_lutc_input = "datac";
defparam \rxInst|err .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N0
maxv_lcell \generatorInst|Add1~5 (
// Equation(s):
// \generatorInst|Add1~5_combout  = \generatorInst|txCounter [6] $ ((((!\generatorInst|Add1~12 ))))
// \generatorInst|Add1~7  = CARRY((\generatorInst|txCounter [6] & ((!\generatorInst|Add1~12 ))))
// \generatorInst|Add1~7COUT1_65  = CARRY((\generatorInst|txCounter [6] & ((!\generatorInst|Add1~12 ))))

	.clk(gnd),
	.dataa(\generatorInst|txCounter [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\generatorInst|Add1~12 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\generatorInst|Add1~5_combout ),
	.regout(),
	.cout(),
	.cout0(\generatorInst|Add1~7 ),
	.cout1(\generatorInst|Add1~7COUT1_65 ));
// synopsys translate_off
defparam \generatorInst|Add1~5 .cin_used = "true";
defparam \generatorInst|Add1~5 .lut_mask = "a50a";
defparam \generatorInst|Add1~5 .operation_mode = "arithmetic";
defparam \generatorInst|Add1~5 .output_mode = "comb_only";
defparam \generatorInst|Add1~5 .register_cascade_mode = "off";
defparam \generatorInst|Add1~5 .sum_lutc_input = "cin";
defparam \generatorInst|Add1~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N1
maxv_lcell \generatorInst|Add1~15 (
// Equation(s):
// \generatorInst|Add1~15_combout  = (\generatorInst|txCounter [7] $ (((!\generatorInst|Add1~12  & \generatorInst|Add1~7 ) # (\generatorInst|Add1~12  & \generatorInst|Add1~7COUT1_65 ))))
// \generatorInst|Add1~17  = CARRY(((!\generatorInst|Add1~7 ) # (!\generatorInst|txCounter [7])))
// \generatorInst|Add1~17COUT1_66  = CARRY(((!\generatorInst|Add1~7COUT1_65 ) # (!\generatorInst|txCounter [7])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\generatorInst|txCounter [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\generatorInst|Add1~12 ),
	.cin0(\generatorInst|Add1~7 ),
	.cin1(\generatorInst|Add1~7COUT1_65 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\generatorInst|Add1~15_combout ),
	.regout(),
	.cout(),
	.cout0(\generatorInst|Add1~17 ),
	.cout1(\generatorInst|Add1~17COUT1_66 ));
// synopsys translate_off
defparam \generatorInst|Add1~15 .cin0_used = "true";
defparam \generatorInst|Add1~15 .cin1_used = "true";
defparam \generatorInst|Add1~15 .cin_used = "true";
defparam \generatorInst|Add1~15 .lut_mask = "3c3f";
defparam \generatorInst|Add1~15 .operation_mode = "arithmetic";
defparam \generatorInst|Add1~15 .output_mode = "comb_only";
defparam \generatorInst|Add1~15 .register_cascade_mode = "off";
defparam \generatorInst|Add1~15 .sum_lutc_input = "cin";
defparam \generatorInst|Add1~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N7
maxv_lcell \generatorInst|txCounter[7] (
// Equation(s):
// \generatorInst|Equal1~0  = (\generatorInst|txCounter [6] & (\generatorInst|txCounter [5] & (!B1_txCounter[7] & \generatorInst|txCounter [8])))
// \generatorInst|txCounter [7] = DFFEAS(\generatorInst|Equal1~0 , GLOBAL(\clk~combout ), VCC, , , \generatorInst|Add1~15_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\generatorInst|txCounter [6]),
	.datab(\generatorInst|txCounter [5]),
	.datac(\generatorInst|Add1~15_combout ),
	.datad(\generatorInst|txCounter [8]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\generatorInst|Equal1~0 ),
	.regout(\generatorInst|txCounter [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \generatorInst|txCounter[7] .lut_mask = "0800";
defparam \generatorInst|txCounter[7] .operation_mode = "normal";
defparam \generatorInst|txCounter[7] .output_mode = "reg_and_comb";
defparam \generatorInst|txCounter[7] .register_cascade_mode = "off";
defparam \generatorInst|txCounter[7] .sum_lutc_input = "qfbk";
defparam \generatorInst|txCounter[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y4_N8
maxv_lcell \generatorInst|txCounter[6] (
// Equation(s):
// \generatorInst|txCounter [6] = DFFEAS((\generatorInst|Add1~5_combout  & (((!\generatorInst|Equal1~0 ) # (!\generatorInst|Equal1~1 )) # (!\generatorInst|Equal1~2 ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\generatorInst|Equal1~2 ),
	.datab(\generatorInst|Equal1~1 ),
	.datac(\generatorInst|Add1~5_combout ),
	.datad(\generatorInst|Equal1~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\generatorInst|txCounter [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \generatorInst|txCounter[6] .lut_mask = "70f0";
defparam \generatorInst|txCounter[6] .operation_mode = "normal";
defparam \generatorInst|txCounter[6] .output_mode = "reg_only";
defparam \generatorInst|txCounter[6] .register_cascade_mode = "off";
defparam \generatorInst|txCounter[6] .sum_lutc_input = "datac";
defparam \generatorInst|txCounter[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N2
maxv_lcell \generatorInst|Add1~0 (
// Equation(s):
// \generatorInst|Add1~0_combout  = (\generatorInst|txCounter [8] $ ((!(!\generatorInst|Add1~12  & \generatorInst|Add1~17 ) # (\generatorInst|Add1~12  & \generatorInst|Add1~17COUT1_66 ))))
// \generatorInst|Add1~2  = CARRY(((\generatorInst|txCounter [8] & !\generatorInst|Add1~17 )))
// \generatorInst|Add1~2COUT1_67  = CARRY(((\generatorInst|txCounter [8] & !\generatorInst|Add1~17COUT1_66 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\generatorInst|txCounter [8]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\generatorInst|Add1~12 ),
	.cin0(\generatorInst|Add1~17 ),
	.cin1(\generatorInst|Add1~17COUT1_66 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\generatorInst|Add1~0_combout ),
	.regout(),
	.cout(),
	.cout0(\generatorInst|Add1~2 ),
	.cout1(\generatorInst|Add1~2COUT1_67 ));
// synopsys translate_off
defparam \generatorInst|Add1~0 .cin0_used = "true";
defparam \generatorInst|Add1~0 .cin1_used = "true";
defparam \generatorInst|Add1~0 .cin_used = "true";
defparam \generatorInst|Add1~0 .lut_mask = "c30c";
defparam \generatorInst|Add1~0 .operation_mode = "arithmetic";
defparam \generatorInst|Add1~0 .output_mode = "comb_only";
defparam \generatorInst|Add1~0 .register_cascade_mode = "off";
defparam \generatorInst|Add1~0 .sum_lutc_input = "cin";
defparam \generatorInst|Add1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N5
maxv_lcell \generatorInst|txCounter[8] (
// Equation(s):
// \generatorInst|txCounter [8] = DFFEAS((\generatorInst|Add1~0_combout  & (((!\generatorInst|Equal1~0 ) # (!\generatorInst|Equal1~2 )) # (!\generatorInst|Equal1~1 ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\generatorInst|Equal1~1 ),
	.datab(\generatorInst|Add1~0_combout ),
	.datac(\generatorInst|Equal1~2 ),
	.datad(\generatorInst|Equal1~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\generatorInst|txCounter [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \generatorInst|txCounter[8] .lut_mask = "4ccc";
defparam \generatorInst|txCounter[8] .operation_mode = "normal";
defparam \generatorInst|txCounter[8] .output_mode = "reg_only";
defparam \generatorInst|txCounter[8] .register_cascade_mode = "off";
defparam \generatorInst|txCounter[8] .sum_lutc_input = "datac";
defparam \generatorInst|txCounter[8] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N3
maxv_lcell \generatorInst|Add1~55 (
// Equation(s):
// \generatorInst|Add1~55_combout  = (\generatorInst|txCounter [9] $ (((!\generatorInst|Add1~12  & \generatorInst|Add1~2 ) # (\generatorInst|Add1~12  & \generatorInst|Add1~2COUT1_67 ))))
// \generatorInst|Add1~57  = CARRY(((!\generatorInst|Add1~2 ) # (!\generatorInst|txCounter [9])))
// \generatorInst|Add1~57COUT1_68  = CARRY(((!\generatorInst|Add1~2COUT1_67 ) # (!\generatorInst|txCounter [9])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\generatorInst|txCounter [9]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\generatorInst|Add1~12 ),
	.cin0(\generatorInst|Add1~2 ),
	.cin1(\generatorInst|Add1~2COUT1_67 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\generatorInst|Add1~55_combout ),
	.regout(),
	.cout(),
	.cout0(\generatorInst|Add1~57 ),
	.cout1(\generatorInst|Add1~57COUT1_68 ));
// synopsys translate_off
defparam \generatorInst|Add1~55 .cin0_used = "true";
defparam \generatorInst|Add1~55 .cin1_used = "true";
defparam \generatorInst|Add1~55 .cin_used = "true";
defparam \generatorInst|Add1~55 .lut_mask = "3c3f";
defparam \generatorInst|Add1~55 .operation_mode = "arithmetic";
defparam \generatorInst|Add1~55 .output_mode = "comb_only";
defparam \generatorInst|Add1~55 .register_cascade_mode = "off";
defparam \generatorInst|Add1~55 .sum_lutc_input = "cin";
defparam \generatorInst|Add1~55 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N8
maxv_lcell \generatorInst|txCounter[9] (
// Equation(s):
// \generatorInst|txCounter [9] = DFFEAS((((\generatorInst|Add1~55_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\generatorInst|Add1~55_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\generatorInst|txCounter [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \generatorInst|txCounter[9] .lut_mask = "ff00";
defparam \generatorInst|txCounter[9] .operation_mode = "normal";
defparam \generatorInst|txCounter[9] .output_mode = "reg_only";
defparam \generatorInst|txCounter[9] .register_cascade_mode = "off";
defparam \generatorInst|txCounter[9] .sum_lutc_input = "datac";
defparam \generatorInst|txCounter[9] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N4
maxv_lcell \generatorInst|Add1~40 (
// Equation(s):
// \generatorInst|Add1~40_combout  = ((!\generatorInst|txCounter [0]))
// \generatorInst|Add1~42  = CARRY(((\generatorInst|txCounter [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\generatorInst|txCounter [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\generatorInst|Add1~40_combout ),
	.regout(),
	.cout(\generatorInst|Add1~42 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \generatorInst|Add1~40 .lut_mask = "33cc";
defparam \generatorInst|Add1~40 .operation_mode = "arithmetic";
defparam \generatorInst|Add1~40 .output_mode = "comb_only";
defparam \generatorInst|Add1~40 .register_cascade_mode = "off";
defparam \generatorInst|Add1~40 .sum_lutc_input = "datac";
defparam \generatorInst|Add1~40 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N9
maxv_lcell \generatorInst|txCounter[0] (
// Equation(s):
// \generatorInst|Equal1~2  = (\generatorInst|txCounter [11] & (!\generatorInst|txCounter [9] & (B1_txCounter[0] & \generatorInst|txCounter [10])))
// \generatorInst|txCounter [0] = DFFEAS(\generatorInst|Equal1~2 , GLOBAL(\clk~combout ), VCC, , , \generatorInst|Add1~40_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\generatorInst|txCounter [11]),
	.datab(\generatorInst|txCounter [9]),
	.datac(\generatorInst|Add1~40_combout ),
	.datad(\generatorInst|txCounter [10]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\generatorInst|Equal1~2 ),
	.regout(\generatorInst|txCounter [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \generatorInst|txCounter[0] .lut_mask = "2000";
defparam \generatorInst|txCounter[0] .operation_mode = "normal";
defparam \generatorInst|txCounter[0] .output_mode = "reg_and_comb";
defparam \generatorInst|txCounter[0] .register_cascade_mode = "off";
defparam \generatorInst|txCounter[0] .sum_lutc_input = "qfbk";
defparam \generatorInst|txCounter[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y4_N5
maxv_lcell \generatorInst|Add1~35 (
// Equation(s):
// \generatorInst|Add1~35_combout  = (\generatorInst|txCounter [1] $ ((\generatorInst|Add1~42 )))
// \generatorInst|Add1~37  = CARRY(((!\generatorInst|Add1~42 ) # (!\generatorInst|txCounter [1])))
// \generatorInst|Add1~37COUT1_61  = CARRY(((!\generatorInst|Add1~42 ) # (!\generatorInst|txCounter [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\generatorInst|txCounter [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\generatorInst|Add1~42 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\generatorInst|Add1~35_combout ),
	.regout(),
	.cout(),
	.cout0(\generatorInst|Add1~37 ),
	.cout1(\generatorInst|Add1~37COUT1_61 ));
// synopsys translate_off
defparam \generatorInst|Add1~35 .cin_used = "true";
defparam \generatorInst|Add1~35 .lut_mask = "3c3f";
defparam \generatorInst|Add1~35 .operation_mode = "arithmetic";
defparam \generatorInst|Add1~35 .output_mode = "comb_only";
defparam \generatorInst|Add1~35 .register_cascade_mode = "off";
defparam \generatorInst|Add1~35 .sum_lutc_input = "cin";
defparam \generatorInst|Add1~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N2
maxv_lcell \generatorInst|txCounter[1] (
// Equation(s):
// \generatorInst|txCounter [1] = DFFEAS((\generatorInst|Add1~35_combout  & (((!\generatorInst|Equal1~0 ) # (!\generatorInst|Equal1~1 )) # (!\generatorInst|Equal1~2 ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\generatorInst|Equal1~2 ),
	.datab(\generatorInst|Equal1~1 ),
	.datac(\generatorInst|Add1~35_combout ),
	.datad(\generatorInst|Equal1~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\generatorInst|txCounter [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \generatorInst|txCounter[1] .lut_mask = "70f0";
defparam \generatorInst|txCounter[1] .operation_mode = "normal";
defparam \generatorInst|txCounter[1] .output_mode = "reg_only";
defparam \generatorInst|txCounter[1] .register_cascade_mode = "off";
defparam \generatorInst|txCounter[1] .sum_lutc_input = "datac";
defparam \generatorInst|txCounter[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N6
maxv_lcell \generatorInst|Add1~25 (
// Equation(s):
// \generatorInst|Add1~25_combout  = \generatorInst|txCounter [2] $ ((((!(!\generatorInst|Add1~42  & \generatorInst|Add1~37 ) # (\generatorInst|Add1~42  & \generatorInst|Add1~37COUT1_61 )))))
// \generatorInst|Add1~27  = CARRY((\generatorInst|txCounter [2] & ((!\generatorInst|Add1~37 ))))
// \generatorInst|Add1~27COUT1_62  = CARRY((\generatorInst|txCounter [2] & ((!\generatorInst|Add1~37COUT1_61 ))))

	.clk(gnd),
	.dataa(\generatorInst|txCounter [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\generatorInst|Add1~42 ),
	.cin0(\generatorInst|Add1~37 ),
	.cin1(\generatorInst|Add1~37COUT1_61 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\generatorInst|Add1~25_combout ),
	.regout(),
	.cout(),
	.cout0(\generatorInst|Add1~27 ),
	.cout1(\generatorInst|Add1~27COUT1_62 ));
// synopsys translate_off
defparam \generatorInst|Add1~25 .cin0_used = "true";
defparam \generatorInst|Add1~25 .cin1_used = "true";
defparam \generatorInst|Add1~25 .cin_used = "true";
defparam \generatorInst|Add1~25 .lut_mask = "a50a";
defparam \generatorInst|Add1~25 .operation_mode = "arithmetic";
defparam \generatorInst|Add1~25 .output_mode = "comb_only";
defparam \generatorInst|Add1~25 .register_cascade_mode = "off";
defparam \generatorInst|Add1~25 .sum_lutc_input = "cin";
defparam \generatorInst|Add1~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N7
maxv_lcell \generatorInst|Add1~20 (
// Equation(s):
// \generatorInst|Add1~20_combout  = (\generatorInst|txCounter [3] $ (((!\generatorInst|Add1~42  & \generatorInst|Add1~27 ) # (\generatorInst|Add1~42  & \generatorInst|Add1~27COUT1_62 ))))
// \generatorInst|Add1~22  = CARRY(((!\generatorInst|Add1~27 ) # (!\generatorInst|txCounter [3])))
// \generatorInst|Add1~22COUT1_63  = CARRY(((!\generatorInst|Add1~27COUT1_62 ) # (!\generatorInst|txCounter [3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\generatorInst|txCounter [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\generatorInst|Add1~42 ),
	.cin0(\generatorInst|Add1~27 ),
	.cin1(\generatorInst|Add1~27COUT1_62 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\generatorInst|Add1~20_combout ),
	.regout(),
	.cout(),
	.cout0(\generatorInst|Add1~22 ),
	.cout1(\generatorInst|Add1~22COUT1_63 ));
// synopsys translate_off
defparam \generatorInst|Add1~20 .cin0_used = "true";
defparam \generatorInst|Add1~20 .cin1_used = "true";
defparam \generatorInst|Add1~20 .cin_used = "true";
defparam \generatorInst|Add1~20 .lut_mask = "3c3f";
defparam \generatorInst|Add1~20 .operation_mode = "arithmetic";
defparam \generatorInst|Add1~20 .output_mode = "comb_only";
defparam \generatorInst|Add1~20 .register_cascade_mode = "off";
defparam \generatorInst|Add1~20 .sum_lutc_input = "cin";
defparam \generatorInst|Add1~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N1
maxv_lcell \generatorInst|txCounter[3] (
// Equation(s):
// \generatorInst|txCounter [3] = DFFEAS((\generatorInst|Add1~20_combout  & (((!\generatorInst|Equal1~0 ) # (!\generatorInst|Equal1~1 )) # (!\generatorInst|Equal1~2 ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\generatorInst|Equal1~2 ),
	.datab(\generatorInst|Equal1~1 ),
	.datac(\generatorInst|Add1~20_combout ),
	.datad(\generatorInst|Equal1~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\generatorInst|txCounter [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \generatorInst|txCounter[3] .lut_mask = "70f0";
defparam \generatorInst|txCounter[3] .operation_mode = "normal";
defparam \generatorInst|txCounter[3] .output_mode = "reg_only";
defparam \generatorInst|txCounter[3] .register_cascade_mode = "off";
defparam \generatorInst|txCounter[3] .sum_lutc_input = "datac";
defparam \generatorInst|txCounter[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N8
maxv_lcell \generatorInst|Add1~30 (
// Equation(s):
// \generatorInst|Add1~30_combout  = (\generatorInst|txCounter [4] $ ((!(!\generatorInst|Add1~42  & \generatorInst|Add1~22 ) # (\generatorInst|Add1~42  & \generatorInst|Add1~22COUT1_63 ))))
// \generatorInst|Add1~32  = CARRY(((\generatorInst|txCounter [4] & !\generatorInst|Add1~22 )))
// \generatorInst|Add1~32COUT1_64  = CARRY(((\generatorInst|txCounter [4] & !\generatorInst|Add1~22COUT1_63 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\generatorInst|txCounter [4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\generatorInst|Add1~42 ),
	.cin0(\generatorInst|Add1~22 ),
	.cin1(\generatorInst|Add1~22COUT1_63 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\generatorInst|Add1~30_combout ),
	.regout(),
	.cout(),
	.cout0(\generatorInst|Add1~32 ),
	.cout1(\generatorInst|Add1~32COUT1_64 ));
// synopsys translate_off
defparam \generatorInst|Add1~30 .cin0_used = "true";
defparam \generatorInst|Add1~30 .cin1_used = "true";
defparam \generatorInst|Add1~30 .cin_used = "true";
defparam \generatorInst|Add1~30 .lut_mask = "c30c";
defparam \generatorInst|Add1~30 .operation_mode = "arithmetic";
defparam \generatorInst|Add1~30 .output_mode = "comb_only";
defparam \generatorInst|Add1~30 .register_cascade_mode = "off";
defparam \generatorInst|Add1~30 .sum_lutc_input = "cin";
defparam \generatorInst|Add1~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N0
maxv_lcell \generatorInst|txCounter[4] (
// Equation(s):
// \generatorInst|Equal1~1  = (\generatorInst|txCounter [2] & (\generatorInst|txCounter [3] & (!B1_txCounter[4] & !\generatorInst|txCounter [1])))
// \generatorInst|txCounter [4] = DFFEAS(\generatorInst|Equal1~1 , GLOBAL(\clk~combout ), VCC, , , \generatorInst|Add1~30_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\generatorInst|txCounter [2]),
	.datab(\generatorInst|txCounter [3]),
	.datac(\generatorInst|Add1~30_combout ),
	.datad(\generatorInst|txCounter [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\generatorInst|Equal1~1 ),
	.regout(\generatorInst|txCounter [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \generatorInst|txCounter[4] .lut_mask = "0008";
defparam \generatorInst|txCounter[4] .operation_mode = "normal";
defparam \generatorInst|txCounter[4] .output_mode = "reg_and_comb";
defparam \generatorInst|txCounter[4] .register_cascade_mode = "off";
defparam \generatorInst|txCounter[4] .sum_lutc_input = "qfbk";
defparam \generatorInst|txCounter[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y4_N9
maxv_lcell \generatorInst|Add1~10 (
// Equation(s):
// \generatorInst|Add1~10_combout  = (\generatorInst|txCounter [5] $ (((!\generatorInst|Add1~42  & \generatorInst|Add1~32 ) # (\generatorInst|Add1~42  & \generatorInst|Add1~32COUT1_64 ))))
// \generatorInst|Add1~12  = CARRY(((!\generatorInst|Add1~32COUT1_64 ) # (!\generatorInst|txCounter [5])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\generatorInst|txCounter [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\generatorInst|Add1~42 ),
	.cin0(\generatorInst|Add1~32 ),
	.cin1(\generatorInst|Add1~32COUT1_64 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\generatorInst|Add1~10_combout ),
	.regout(),
	.cout(\generatorInst|Add1~12 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \generatorInst|Add1~10 .cin0_used = "true";
defparam \generatorInst|Add1~10 .cin1_used = "true";
defparam \generatorInst|Add1~10 .cin_used = "true";
defparam \generatorInst|Add1~10 .lut_mask = "3c3f";
defparam \generatorInst|Add1~10 .operation_mode = "arithmetic";
defparam \generatorInst|Add1~10 .output_mode = "comb_only";
defparam \generatorInst|Add1~10 .register_cascade_mode = "off";
defparam \generatorInst|Add1~10 .sum_lutc_input = "cin";
defparam \generatorInst|Add1~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N2
maxv_lcell \generatorInst|txCounter[5] (
// Equation(s):
// \generatorInst|txCounter [5] = DFFEAS((\generatorInst|Add1~10_combout  & (((!\generatorInst|Equal1~0 ) # (!\generatorInst|Equal1~1 )) # (!\generatorInst|Equal1~2 ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\generatorInst|Equal1~2 ),
	.datab(\generatorInst|Equal1~1 ),
	.datac(\generatorInst|Add1~10_combout ),
	.datad(\generatorInst|Equal1~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\generatorInst|txCounter [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \generatorInst|txCounter[5] .lut_mask = "70f0";
defparam \generatorInst|txCounter[5] .operation_mode = "normal";
defparam \generatorInst|txCounter[5] .output_mode = "reg_only";
defparam \generatorInst|txCounter[5] .register_cascade_mode = "off";
defparam \generatorInst|txCounter[5] .sum_lutc_input = "datac";
defparam \generatorInst|txCounter[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N4
maxv_lcell \generatorInst|Add1~45 (
// Equation(s):
// \generatorInst|Add1~45_combout  = (\generatorInst|txCounter [10] $ ((!(!\generatorInst|Add1~12  & \generatorInst|Add1~57 ) # (\generatorInst|Add1~12  & \generatorInst|Add1~57COUT1_68 ))))
// \generatorInst|Add1~47  = CARRY(((\generatorInst|txCounter [10] & !\generatorInst|Add1~57COUT1_68 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\generatorInst|txCounter [10]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\generatorInst|Add1~12 ),
	.cin0(\generatorInst|Add1~57 ),
	.cin1(\generatorInst|Add1~57COUT1_68 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\generatorInst|Add1~45_combout ),
	.regout(),
	.cout(\generatorInst|Add1~47 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \generatorInst|Add1~45 .cin0_used = "true";
defparam \generatorInst|Add1~45 .cin1_used = "true";
defparam \generatorInst|Add1~45 .cin_used = "true";
defparam \generatorInst|Add1~45 .lut_mask = "c30c";
defparam \generatorInst|Add1~45 .operation_mode = "arithmetic";
defparam \generatorInst|Add1~45 .output_mode = "comb_only";
defparam \generatorInst|Add1~45 .register_cascade_mode = "off";
defparam \generatorInst|Add1~45 .sum_lutc_input = "cin";
defparam \generatorInst|Add1~45 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N4
maxv_lcell \generatorInst|txCounter[10] (
// Equation(s):
// \generatorInst|txCounter [10] = DFFEAS((\generatorInst|Add1~45_combout  & (((!\generatorInst|Equal1~0 ) # (!\generatorInst|Equal1~1 )) # (!\generatorInst|Equal1~2 ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\generatorInst|Equal1~2 ),
	.datab(\generatorInst|Equal1~1 ),
	.datac(\generatorInst|Add1~45_combout ),
	.datad(\generatorInst|Equal1~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\generatorInst|txCounter [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \generatorInst|txCounter[10] .lut_mask = "70f0";
defparam \generatorInst|txCounter[10] .operation_mode = "normal";
defparam \generatorInst|txCounter[10] .output_mode = "reg_only";
defparam \generatorInst|txCounter[10] .register_cascade_mode = "off";
defparam \generatorInst|txCounter[10] .sum_lutc_input = "datac";
defparam \generatorInst|txCounter[10] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N5
maxv_lcell \generatorInst|Add1~50 (
// Equation(s):
// \generatorInst|Add1~50_combout  = \generatorInst|txCounter [11] $ ((((\generatorInst|Add1~47 ))))

	.clk(gnd),
	.dataa(\generatorInst|txCounter [11]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\generatorInst|Add1~47 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\generatorInst|Add1~50_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \generatorInst|Add1~50 .cin_used = "true";
defparam \generatorInst|Add1~50 .lut_mask = "5a5a";
defparam \generatorInst|Add1~50 .operation_mode = "normal";
defparam \generatorInst|Add1~50 .output_mode = "comb_only";
defparam \generatorInst|Add1~50 .register_cascade_mode = "off";
defparam \generatorInst|Add1~50 .sum_lutc_input = "cin";
defparam \generatorInst|Add1~50 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N6
maxv_lcell \generatorInst|txCounter[11] (
// Equation(s):
// \generatorInst|txCounter [11] = DFFEAS((\generatorInst|Add1~50_combout  & (((!\generatorInst|Equal1~0 ) # (!\generatorInst|Equal1~1 )) # (!\generatorInst|Equal1~2 ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\generatorInst|Equal1~2 ),
	.datab(\generatorInst|Equal1~1 ),
	.datac(\generatorInst|Add1~50_combout ),
	.datad(\generatorInst|Equal1~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\generatorInst|txCounter [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \generatorInst|txCounter[11] .lut_mask = "70f0";
defparam \generatorInst|txCounter[11] .operation_mode = "normal";
defparam \generatorInst|txCounter[11] .output_mode = "reg_only";
defparam \generatorInst|txCounter[11] .register_cascade_mode = "off";
defparam \generatorInst|txCounter[11] .sum_lutc_input = "datac";
defparam \generatorInst|txCounter[11] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N3
maxv_lcell \generatorInst|txCounter[2] (
// Equation(s):
// \generatorInst|txCounter [2] = DFFEAS((\generatorInst|Add1~25_combout  & (((!\generatorInst|Equal1~0 ) # (!\generatorInst|Equal1~1 )) # (!\generatorInst|Equal1~2 ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\generatorInst|Equal1~2 ),
	.datab(\generatorInst|Equal1~1 ),
	.datac(\generatorInst|Add1~25_combout ),
	.datad(\generatorInst|Equal1~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\generatorInst|txCounter [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \generatorInst|txCounter[2] .lut_mask = "70f0";
defparam \generatorInst|txCounter[2] .operation_mode = "normal";
defparam \generatorInst|txCounter[2] .output_mode = "reg_only";
defparam \generatorInst|txCounter[2] .register_cascade_mode = "off";
defparam \generatorInst|txCounter[2] .sum_lutc_input = "datac";
defparam \generatorInst|txCounter[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N6
maxv_lcell \generatorInst|txClk (
// Equation(s):
// \generatorInst|txClk~regout  = DFFEAS(\generatorInst|txClk~regout  $ (((\generatorInst|Equal1~1  & (\generatorInst|Equal1~2  & \generatorInst|Equal1~0 )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\generatorInst|txClk~regout ),
	.datab(\generatorInst|Equal1~1 ),
	.datac(\generatorInst|Equal1~2 ),
	.datad(\generatorInst|Equal1~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\generatorInst|txClk~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \generatorInst|txClk .lut_mask = "6aaa";
defparam \generatorInst|txClk .operation_mode = "normal";
defparam \generatorInst|txClk .output_mode = "reg_only";
defparam \generatorInst|txClk .register_cascade_mode = "off";
defparam \generatorInst|txClk .sum_lutc_input = "datac";
defparam \generatorInst|txClk .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N8
maxv_lcell \txInst|state.001 (
// Equation(s):
// \txInst|state.001~regout  = DFFEAS(VCC, GLOBAL(\generatorInst|txClk~regout ), VCC, , , , , , )

	.clk(\generatorInst|txClk~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\txInst|state.001~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \txInst|state.001 .lut_mask = "ffff";
defparam \txInst|state.001 .operation_mode = "normal";
defparam \txInst|state.001 .output_mode = "reg_only";
defparam \txInst|state.001 .register_cascade_mode = "off";
defparam \txInst|state.001 .sum_lutc_input = "datac";
defparam \txInst|state.001 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_69,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \txEn~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\txEn~combout ),
	.padio(txEn));
// synopsys translate_off
defparam \txEn~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X11_Y5_N2
maxv_lcell \txInst|bitIdx[1] (
// Equation(s):
// \txInst|bitIdx [1] = DFFEAS((\txInst|state.100~regout  & (\txInst|bitIdx [1] $ ((\txInst|bitIdx [0])))) # (!\txInst|state.100~regout  & (\txInst|bitIdx [1] & ((!\txInst|state.010~regout )))), GLOBAL(\generatorInst|txClk~regout ), VCC, , , , , , )

	.clk(\generatorInst|txClk~regout ),
	.dataa(\txInst|state.100~regout ),
	.datab(\txInst|bitIdx [1]),
	.datac(\txInst|bitIdx [0]),
	.datad(\txInst|state.010~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\txInst|bitIdx [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \txInst|bitIdx[1] .lut_mask = "286c";
defparam \txInst|bitIdx[1] .operation_mode = "normal";
defparam \txInst|bitIdx[1] .output_mode = "reg_only";
defparam \txInst|bitIdx[1] .register_cascade_mode = "off";
defparam \txInst|bitIdx[1] .sum_lutc_input = "datac";
defparam \txInst|bitIdx[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N9
maxv_lcell \txInst|state.101 (
// Equation(s):
// \txInst|Selector18~0  = (\txInst|bitIdx [2] & (\txInst|bitIdx [1] & (\txInst|bitIdx [0] & \txInst|state.100~regout )))
// \txInst|state.101~regout  = DFFEAS(\txInst|Selector18~0 , GLOBAL(\generatorInst|txClk~regout ), VCC, , , , , , )

	.clk(\generatorInst|txClk~regout ),
	.dataa(\txInst|bitIdx [2]),
	.datab(\txInst|bitIdx [1]),
	.datac(\txInst|bitIdx [0]),
	.datad(\txInst|state.100~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\txInst|Selector18~0 ),
	.regout(\txInst|state.101~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \txInst|state.101 .lut_mask = "8000";
defparam \txInst|state.101 .operation_mode = "normal";
defparam \txInst|state.101 .output_mode = "reg_and_comb";
defparam \txInst|state.101 .register_cascade_mode = "off";
defparam \txInst|state.101 .sum_lutc_input = "datac";
defparam \txInst|state.101 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_72,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \txStart~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\txStart~combout ),
	.padio(txStart));
// synopsys translate_off
defparam \txStart~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X12_Y5_N9
maxv_lcell \txInst|Selector17~1 (
// Equation(s):
// \txInst|Selector17~1_combout  = (\txInst|Selector18~0 ) # ((!\txInst|state.100~regout  & (\txEn~combout  & \txStart~combout )))

	.clk(gnd),
	.dataa(\txInst|Selector18~0 ),
	.datab(\txInst|state.100~regout ),
	.datac(\txEn~combout ),
	.datad(\txStart~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\txInst|Selector17~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \txInst|Selector17~1 .lut_mask = "baaa";
defparam \txInst|Selector17~1 .operation_mode = "normal";
defparam \txInst|Selector17~1 .output_mode = "comb_only";
defparam \txInst|Selector17~1 .register_cascade_mode = "off";
defparam \txInst|Selector17~1 .sum_lutc_input = "datac";
defparam \txInst|Selector17~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N4
maxv_lcell \txInst|state.010 (
// Equation(s):
// \txInst|state.010~regout  = DFFEAS(((!\txInst|state.011~regout  & (!\txInst|Selector17~1_combout  & \txInst|state.010~regout ))) # (!\txInst|Selector17~0_combout ), GLOBAL(\generatorInst|txClk~regout ), VCC, , , , , , )

	.clk(\generatorInst|txClk~regout ),
	.dataa(\txInst|state.011~regout ),
	.datab(\txInst|Selector17~1_combout ),
	.datac(\txInst|state.010~regout ),
	.datad(\txInst|Selector17~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\txInst|state.010~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \txInst|state.010 .lut_mask = "10ff";
defparam \txInst|state.010 .operation_mode = "normal";
defparam \txInst|state.010 .output_mode = "reg_only";
defparam \txInst|state.010 .register_cascade_mode = "off";
defparam \txInst|state.010 .sum_lutc_input = "datac";
defparam \txInst|state.010 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N6
maxv_lcell \txInst|state.011 (
// Equation(s):
// \txInst|state.011~regout  = DFFEAS((\txEn~combout  & (((\txInst|state.010~regout  & \txStart~combout )))), GLOBAL(\generatorInst|txClk~regout ), VCC, , , , , , )

	.clk(\generatorInst|txClk~regout ),
	.dataa(\txEn~combout ),
	.datab(vcc),
	.datac(\txInst|state.010~regout ),
	.datad(\txStart~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\txInst|state.011~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \txInst|state.011 .lut_mask = "a000";
defparam \txInst|state.011 .operation_mode = "normal";
defparam \txInst|state.011 .output_mode = "reg_only";
defparam \txInst|state.011 .register_cascade_mode = "off";
defparam \txInst|state.011 .sum_lutc_input = "datac";
defparam \txInst|state.011 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N1
maxv_lcell \txInst|state.100 (
// Equation(s):
// \txInst|state.100~regout  = DFFEAS((\txInst|Selector17~0_combout  & ((\txInst|state.011~regout ) # ((!\txInst|Selector17~1_combout  & \txInst|state.100~regout )))), GLOBAL(\generatorInst|txClk~regout ), VCC, , , , , , )

	.clk(\generatorInst|txClk~regout ),
	.dataa(\txInst|state.011~regout ),
	.datab(\txInst|Selector17~1_combout ),
	.datac(\txInst|state.100~regout ),
	.datad(\txInst|Selector17~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\txInst|state.100~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \txInst|state.100 .lut_mask = "ba00";
defparam \txInst|state.100 .operation_mode = "normal";
defparam \txInst|state.100 .output_mode = "reg_only";
defparam \txInst|state.100 .register_cascade_mode = "off";
defparam \txInst|state.100 .sum_lutc_input = "datac";
defparam \txInst|state.100 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N7
maxv_lcell \txInst|bitIdx[0] (
// Equation(s):
// \txInst|bitIdx [0] = DFFEAS((\txInst|state.100~regout  & (((!\txInst|bitIdx [0])))) # (!\txInst|state.100~regout  & (((\txInst|bitIdx [0] & !\txInst|state.010~regout )))), GLOBAL(\generatorInst|txClk~regout ), VCC, , , , , , )

	.clk(\generatorInst|txClk~regout ),
	.dataa(\txInst|state.100~regout ),
	.datab(vcc),
	.datac(\txInst|bitIdx [0]),
	.datad(\txInst|state.010~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\txInst|bitIdx [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \txInst|bitIdx[0] .lut_mask = "0a5a";
defparam \txInst|bitIdx[0] .operation_mode = "normal";
defparam \txInst|bitIdx[0] .output_mode = "reg_only";
defparam \txInst|bitIdx[0] .register_cascade_mode = "off";
defparam \txInst|bitIdx[0] .sum_lutc_input = "datac";
defparam \txInst|bitIdx[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N5
maxv_lcell \txInst|Selector3~1 (
// Equation(s):
// \txInst|Selector3~1_combout  = (((\txInst|bitIdx [2] & !\txInst|state.010~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\txInst|bitIdx [2]),
	.datad(\txInst|state.010~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\txInst|Selector3~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \txInst|Selector3~1 .lut_mask = "00f0";
defparam \txInst|Selector3~1 .operation_mode = "normal";
defparam \txInst|Selector3~1 .output_mode = "comb_only";
defparam \txInst|Selector3~1 .register_cascade_mode = "off";
defparam \txInst|Selector3~1 .sum_lutc_input = "datac";
defparam \txInst|Selector3~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N3
maxv_lcell \txInst|Selector3~0 (
// Equation(s):
// \txInst|Selector3~0_combout  = ((\txInst|bitIdx [2] $ (\txInst|bitIdx [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\txInst|bitIdx [2]),
	.datad(\txInst|bitIdx [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\txInst|Selector3~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \txInst|Selector3~0 .lut_mask = "0ff0";
defparam \txInst|Selector3~0 .operation_mode = "normal";
defparam \txInst|Selector3~0 .output_mode = "comb_only";
defparam \txInst|Selector3~0 .register_cascade_mode = "off";
defparam \txInst|Selector3~0 .sum_lutc_input = "datac";
defparam \txInst|Selector3~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N6
maxv_lcell \txInst|bitIdx[2] (
// Equation(s):
// \txInst|bitIdx [2] = DFFEAS((\txInst|bitIdx [0] & (((\txInst|Selector3~0_combout )))) # (!\txInst|bitIdx [0] & (\txInst|bitIdx [2])), GLOBAL(\generatorInst|txClk~regout ), VCC, , , \txInst|Selector3~1_combout , , , !\txInst|state.100~regout )

	.clk(\generatorInst|txClk~regout ),
	.dataa(\txInst|bitIdx [2]),
	.datab(\txInst|bitIdx [0]),
	.datac(\txInst|Selector3~1_combout ),
	.datad(\txInst|Selector3~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\txInst|state.100~regout ),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\txInst|bitIdx [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \txInst|bitIdx[2] .lut_mask = "ee22";
defparam \txInst|bitIdx[2] .operation_mode = "normal";
defparam \txInst|bitIdx[2] .output_mode = "reg_only";
defparam \txInst|bitIdx[2] .register_cascade_mode = "off";
defparam \txInst|bitIdx[2] .sum_lutc_input = "datac";
defparam \txInst|bitIdx[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y5_N4
maxv_lcell \txInst|Selector17~0 (
// Equation(s):
// \txInst|Selector17~0_combout  = (\txInst|state.001~regout  & (((!\txInst|state.101~regout ))))

	.clk(gnd),
	.dataa(\txInst|state.001~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\txInst|state.101~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\txInst|Selector17~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \txInst|Selector17~0 .lut_mask = "00aa";
defparam \txInst|Selector17~0 .operation_mode = "normal";
defparam \txInst|Selector17~0 .output_mode = "comb_only";
defparam \txInst|Selector17~0 .register_cascade_mode = "off";
defparam \txInst|Selector17~0 .sum_lutc_input = "datac";
defparam \txInst|Selector17~0 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_62,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \in[0]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\in~combout [0]),
	.padio(in[0]));
// synopsys translate_off
defparam \in[0]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X12_Y5_N0
maxv_lcell \txInst|Selector13~0 (
// Equation(s):
// \txInst|Selector13~0_combout  = (\txInst|state.010~regout ) # (((\txInst|state.101~regout )))

	.clk(gnd),
	.dataa(\txInst|state.010~regout ),
	.datab(vcc),
	.datac(\txInst|state.101~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\txInst|Selector13~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \txInst|Selector13~0 .lut_mask = "fafa";
defparam \txInst|Selector13~0 .operation_mode = "normal";
defparam \txInst|Selector13~0 .output_mode = "comb_only";
defparam \txInst|Selector13~0 .register_cascade_mode = "off";
defparam \txInst|Selector13~0 .sum_lutc_input = "datac";
defparam \txInst|Selector13~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N5
maxv_lcell \txInst|data[0] (
// Equation(s):
// \txInst|data [0] = DFFEAS((\txEn~combout  & (\in~combout [0] & (\txInst|state.010~regout  & \txStart~combout ))), GLOBAL(\generatorInst|txClk~regout ), VCC, , \txInst|Selector13~0_combout , , , , )

	.clk(\generatorInst|txClk~regout ),
	.dataa(\txEn~combout ),
	.datab(\in~combout [0]),
	.datac(\txInst|state.010~regout ),
	.datad(\txStart~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\txInst|Selector13~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\txInst|data [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \txInst|data[0] .lut_mask = "8000";
defparam \txInst|data[0] .operation_mode = "normal";
defparam \txInst|data[0] .output_mode = "reg_only";
defparam \txInst|data[0] .register_cascade_mode = "off";
defparam \txInst|data[0] .sum_lutc_input = "datac";
defparam \txInst|data[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N8
maxv_lcell \txInst|Selector0~0 (
// Equation(s):
// \txInst|Selector0~0_combout  = ((\txInst|state.100~regout  & (\txInst|data [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\txInst|state.100~regout ),
	.datac(\txInst|data [0]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\txInst|Selector0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \txInst|Selector0~0 .lut_mask = "c0c0";
defparam \txInst|Selector0~0 .operation_mode = "normal";
defparam \txInst|Selector0~0 .output_mode = "comb_only";
defparam \txInst|Selector0~0 .register_cascade_mode = "off";
defparam \txInst|Selector0~0 .sum_lutc_input = "datac";
defparam \txInst|Selector0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N2
maxv_lcell \txInst|out (
// Equation(s):
// \txInst|out~regout  = DFFEAS((\txInst|state.010~regout ) # ((\txInst|Selector0~0_combout ) # ((\txInst|out~regout  & !\txInst|Selector17~0_combout ))), GLOBAL(\generatorInst|txClk~regout ), VCC, , , , , , )

	.clk(\generatorInst|txClk~regout ),
	.dataa(\txInst|out~regout ),
	.datab(\txInst|Selector17~0_combout ),
	.datac(\txInst|state.010~regout ),
	.datad(\txInst|Selector0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\txInst|out~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \txInst|out .lut_mask = "fff2";
defparam \txInst|out .operation_mode = "normal";
defparam \txInst|out .output_mode = "reg_only";
defparam \txInst|out .register_cascade_mode = "off";
defparam \txInst|out .sum_lutc_input = "datac";
defparam \txInst|out .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N7
maxv_lcell \txInst|done (
// Equation(s):
// \txInst|done~regout  = DFFEAS(GND, GLOBAL(\generatorInst|txClk~regout ), VCC, , \txInst|Selector13~0_combout , \txInst|state.101~regout , , , VCC)

	.clk(\generatorInst|txClk~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\txInst|state.101~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\txInst|Selector13~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\txInst|done~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \txInst|done .lut_mask = "0000";
defparam \txInst|done .operation_mode = "normal";
defparam \txInst|done .output_mode = "reg_only";
defparam \txInst|done .register_cascade_mode = "off";
defparam \txInst|done .sum_lutc_input = "datac";
defparam \txInst|done .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y5_N3
maxv_lcell \txInst|busy (
// Equation(s):
// \txInst|busy~regout  = DFFEAS(((\txInst|state.011~regout ) # ((!\txInst|state.010~regout  & \txInst|busy~regout ))), GLOBAL(\generatorInst|txClk~regout ), VCC, , , , , , )

	.clk(\generatorInst|txClk~regout ),
	.dataa(\txInst|state.010~regout ),
	.datab(vcc),
	.datac(\txInst|state.011~regout ),
	.datad(\txInst|busy~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\txInst|busy~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \txInst|busy .lut_mask = "f5f0";
defparam \txInst|busy .operation_mode = "normal";
defparam \txInst|busy .output_mode = "reg_only";
defparam \txInst|busy .register_cascade_mode = "off";
defparam \txInst|busy .sum_lutc_input = "datac";
defparam \txInst|busy .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N5
maxv_lcell \Add0~100 (
// Equation(s):
// \Add0~100_combout  = (led_count[21] $ ((\Add0~117 )))
// \Add0~102  = CARRY(((!\Add0~117 ) # (!led_count[21])))
// \Add0~102COUT1_177  = CARRY(((!\Add0~117 ) # (!led_count[21])))

	.clk(gnd),
	.dataa(vcc),
	.datab(led_count[21]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~117 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~100_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~102 ),
	.cout1(\Add0~102COUT1_177 ));
// synopsys translate_off
defparam \Add0~100 .cin_used = "true";
defparam \Add0~100 .lut_mask = "3c3f";
defparam \Add0~100 .operation_mode = "arithmetic";
defparam \Add0~100 .output_mode = "comb_only";
defparam \Add0~100 .register_cascade_mode = "off";
defparam \Add0~100 .sum_lutc_input = "cin";
defparam \Add0~100 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N2
maxv_lcell \led_count[21] (
// Equation(s):
// led_count[21] = DFFEAS(((!\Equal1~10_combout  & ((\Add0~100_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\Equal1~10_combout ),
	.datac(vcc),
	.datad(\Add0~100_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(led_count[21]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \led_count[21] .lut_mask = "3300";
defparam \led_count[21] .operation_mode = "normal";
defparam \led_count[21] .output_mode = "reg_only";
defparam \led_count[21] .register_cascade_mode = "off";
defparam \led_count[21] .sum_lutc_input = "datac";
defparam \led_count[21] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N6
maxv_lcell \Add0~105 (
// Equation(s):
// \Add0~105_combout  = (led_count[22] $ ((!(!\Add0~117  & \Add0~102 ) # (\Add0~117  & \Add0~102COUT1_177 ))))
// \Add0~107  = CARRY(((led_count[22] & !\Add0~102 )))
// \Add0~107COUT1_178  = CARRY(((led_count[22] & !\Add0~102COUT1_177 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(led_count[22]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~117 ),
	.cin0(\Add0~102 ),
	.cin1(\Add0~102COUT1_177 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~105_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~107 ),
	.cout1(\Add0~107COUT1_178 ));
// synopsys translate_off
defparam \Add0~105 .cin0_used = "true";
defparam \Add0~105 .cin1_used = "true";
defparam \Add0~105 .cin_used = "true";
defparam \Add0~105 .lut_mask = "c30c";
defparam \Add0~105 .operation_mode = "arithmetic";
defparam \Add0~105 .output_mode = "comb_only";
defparam \Add0~105 .register_cascade_mode = "off";
defparam \Add0~105 .sum_lutc_input = "cin";
defparam \Add0~105 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N6
maxv_lcell \led_count[22] (
// Equation(s):
// led_count[22] = DFFEAS((((\Add0~105_combout  & !\Equal1~10_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Add0~105_combout ),
	.datad(\Equal1~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(led_count[22]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \led_count[22] .lut_mask = "00f0";
defparam \led_count[22] .operation_mode = "normal";
defparam \led_count[22] .output_mode = "reg_only";
defparam \led_count[22] .register_cascade_mode = "off";
defparam \led_count[22] .sum_lutc_input = "datac";
defparam \led_count[22] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N0
maxv_lcell \Add0~5 (
// Equation(s):
// \Add0~5_combout  = (led_count[16] $ ((!\Add0~12 )))
// \Add0~7  = CARRY(((led_count[16] & !\Add0~12 )))
// \Add0~7COUT1_173  = CARRY(((led_count[16] & !\Add0~12 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(led_count[16]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~12 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~5_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~7 ),
	.cout1(\Add0~7COUT1_173 ));
// synopsys translate_off
defparam \Add0~5 .cin_used = "true";
defparam \Add0~5 .lut_mask = "c30c";
defparam \Add0~5 .operation_mode = "arithmetic";
defparam \Add0~5 .output_mode = "comb_only";
defparam \Add0~5 .register_cascade_mode = "off";
defparam \Add0~5 .sum_lutc_input = "cin";
defparam \Add0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N8
maxv_lcell \led_count[16] (
// Equation(s):
// led_count[16] = DFFEAS(((!\Equal1~10_combout  & ((\Add0~5_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\Equal1~10_combout ),
	.datac(vcc),
	.datad(\Add0~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(led_count[16]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \led_count[16] .lut_mask = "3300";
defparam \led_count[16] .operation_mode = "normal";
defparam \led_count[16] .output_mode = "reg_only";
defparam \led_count[16] .register_cascade_mode = "off";
defparam \led_count[16] .sum_lutc_input = "datac";
defparam \led_count[16] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N1
maxv_lcell \Add0~0 (
// Equation(s):
// \Add0~0_combout  = (led_count[17] $ (((!\Add0~12  & \Add0~7 ) # (\Add0~12  & \Add0~7COUT1_173 ))))
// \Add0~2  = CARRY(((!\Add0~7 ) # (!led_count[17])))
// \Add0~2COUT1_174  = CARRY(((!\Add0~7COUT1_173 ) # (!led_count[17])))

	.clk(gnd),
	.dataa(vcc),
	.datab(led_count[17]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~12 ),
	.cin0(\Add0~7 ),
	.cin1(\Add0~7COUT1_173 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~0_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~2 ),
	.cout1(\Add0~2COUT1_174 ));
// synopsys translate_off
defparam \Add0~0 .cin0_used = "true";
defparam \Add0~0 .cin1_used = "true";
defparam \Add0~0 .cin_used = "true";
defparam \Add0~0 .lut_mask = "3c3f";
defparam \Add0~0 .operation_mode = "arithmetic";
defparam \Add0~0 .output_mode = "comb_only";
defparam \Add0~0 .register_cascade_mode = "off";
defparam \Add0~0 .sum_lutc_input = "cin";
defparam \Add0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N4
maxv_lcell \led_count[17] (
// Equation(s):
// led_count[17] = DFFEAS((((\Add0~0_combout  & !\Equal1~10_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Add0~0_combout ),
	.datad(\Equal1~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(led_count[17]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \led_count[17] .lut_mask = "00f0";
defparam \led_count[17] .operation_mode = "normal";
defparam \led_count[17] .output_mode = "reg_only";
defparam \led_count[17] .register_cascade_mode = "off";
defparam \led_count[17] .sum_lutc_input = "datac";
defparam \led_count[17] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N4
maxv_lcell \Add0~85 (
// Equation(s):
// \Add0~85_combout  = ((!led_count[0]))
// \Add0~87  = CARRY(((led_count[0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(led_count[0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~85_combout ),
	.regout(),
	.cout(\Add0~87 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add0~85 .lut_mask = "33cc";
defparam \Add0~85 .operation_mode = "arithmetic";
defparam \Add0~85 .output_mode = "comb_only";
defparam \Add0~85 .register_cascade_mode = "off";
defparam \Add0~85 .sum_lutc_input = "datac";
defparam \Add0~85 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N9
maxv_lcell \led_count[0] (
// Equation(s):
// led_count[0] = DFFEAS((((\Add0~85_combout  & !\Equal1~10_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Add0~85_combout ),
	.datad(\Equal1~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(led_count[0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \led_count[0] .lut_mask = "00f0";
defparam \led_count[0] .operation_mode = "normal";
defparam \led_count[0] .output_mode = "reg_only";
defparam \led_count[0] .register_cascade_mode = "off";
defparam \led_count[0] .sum_lutc_input = "datac";
defparam \led_count[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N5
maxv_lcell \Add0~80 (
// Equation(s):
// \Add0~80_combout  = (led_count[1] $ ((\Add0~87 )))
// \Add0~82  = CARRY(((!\Add0~87 ) # (!led_count[1])))
// \Add0~82COUT1_161  = CARRY(((!\Add0~87 ) # (!led_count[1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(led_count[1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~87 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~80_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~82 ),
	.cout1(\Add0~82COUT1_161 ));
// synopsys translate_off
defparam \Add0~80 .cin_used = "true";
defparam \Add0~80 .lut_mask = "3c3f";
defparam \Add0~80 .operation_mode = "arithmetic";
defparam \Add0~80 .output_mode = "comb_only";
defparam \Add0~80 .register_cascade_mode = "off";
defparam \Add0~80 .sum_lutc_input = "cin";
defparam \Add0~80 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N4
maxv_lcell \led_count[1] (
// Equation(s):
// led_count[1] = DFFEAS((((\Add0~80_combout  & !\Equal1~10_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Add0~80_combout ),
	.datad(\Equal1~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(led_count[1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \led_count[1] .lut_mask = "00f0";
defparam \led_count[1] .operation_mode = "normal";
defparam \led_count[1] .output_mode = "reg_only";
defparam \led_count[1] .register_cascade_mode = "off";
defparam \led_count[1] .sum_lutc_input = "datac";
defparam \led_count[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N6
maxv_lcell \Add0~75 (
// Equation(s):
// \Add0~75_combout  = (led_count[2] $ ((!(!\Add0~87  & \Add0~82 ) # (\Add0~87  & \Add0~82COUT1_161 ))))
// \Add0~77  = CARRY(((led_count[2] & !\Add0~82 )))
// \Add0~77COUT1_162  = CARRY(((led_count[2] & !\Add0~82COUT1_161 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(led_count[2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~87 ),
	.cin0(\Add0~82 ),
	.cin1(\Add0~82COUT1_161 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~75_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~77 ),
	.cout1(\Add0~77COUT1_162 ));
// synopsys translate_off
defparam \Add0~75 .cin0_used = "true";
defparam \Add0~75 .cin1_used = "true";
defparam \Add0~75 .cin_used = "true";
defparam \Add0~75 .lut_mask = "c30c";
defparam \Add0~75 .operation_mode = "arithmetic";
defparam \Add0~75 .output_mode = "comb_only";
defparam \Add0~75 .register_cascade_mode = "off";
defparam \Add0~75 .sum_lutc_input = "cin";
defparam \Add0~75 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N0
maxv_lcell \led_count[2] (
// Equation(s):
// led_count[2] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \Add0~75_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Add0~75_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(led_count[2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \led_count[2] .lut_mask = "0000";
defparam \led_count[2] .operation_mode = "normal";
defparam \led_count[2] .output_mode = "reg_only";
defparam \led_count[2] .register_cascade_mode = "off";
defparam \led_count[2] .sum_lutc_input = "datac";
defparam \led_count[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y6_N7
maxv_lcell \Add0~70 (
// Equation(s):
// \Add0~70_combout  = led_count[3] $ (((((!\Add0~87  & \Add0~77 ) # (\Add0~87  & \Add0~77COUT1_162 )))))
// \Add0~72  = CARRY(((!\Add0~77 )) # (!led_count[3]))
// \Add0~72COUT1_163  = CARRY(((!\Add0~77COUT1_162 )) # (!led_count[3]))

	.clk(gnd),
	.dataa(led_count[3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~87 ),
	.cin0(\Add0~77 ),
	.cin1(\Add0~77COUT1_162 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~70_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~72 ),
	.cout1(\Add0~72COUT1_163 ));
// synopsys translate_off
defparam \Add0~70 .cin0_used = "true";
defparam \Add0~70 .cin1_used = "true";
defparam \Add0~70 .cin_used = "true";
defparam \Add0~70 .lut_mask = "5a5f";
defparam \Add0~70 .operation_mode = "arithmetic";
defparam \Add0~70 .output_mode = "comb_only";
defparam \Add0~70 .register_cascade_mode = "off";
defparam \Add0~70 .sum_lutc_input = "cin";
defparam \Add0~70 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N3
maxv_lcell \led_count[3] (
// Equation(s):
// led_count[3] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \Add0~70_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Add0~70_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(led_count[3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \led_count[3] .lut_mask = "0000";
defparam \led_count[3] .operation_mode = "normal";
defparam \led_count[3] .output_mode = "reg_only";
defparam \led_count[3] .register_cascade_mode = "off";
defparam \led_count[3] .sum_lutc_input = "datac";
defparam \led_count[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y6_N8
maxv_lcell \Add0~65 (
// Equation(s):
// \Add0~65_combout  = (led_count[4] $ ((!(!\Add0~87  & \Add0~72 ) # (\Add0~87  & \Add0~72COUT1_163 ))))
// \Add0~67  = CARRY(((led_count[4] & !\Add0~72 )))
// \Add0~67COUT1_164  = CARRY(((led_count[4] & !\Add0~72COUT1_163 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(led_count[4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~87 ),
	.cin0(\Add0~72 ),
	.cin1(\Add0~72COUT1_163 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~65_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~67 ),
	.cout1(\Add0~67COUT1_164 ));
// synopsys translate_off
defparam \Add0~65 .cin0_used = "true";
defparam \Add0~65 .cin1_used = "true";
defparam \Add0~65 .cin_used = "true";
defparam \Add0~65 .lut_mask = "c30c";
defparam \Add0~65 .operation_mode = "arithmetic";
defparam \Add0~65 .output_mode = "comb_only";
defparam \Add0~65 .register_cascade_mode = "off";
defparam \Add0~65 .sum_lutc_input = "cin";
defparam \Add0~65 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N1
maxv_lcell \led_count[4] (
// Equation(s):
// led_count[4] = DFFEAS((((\Add0~65_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Add0~65_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(led_count[4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \led_count[4] .lut_mask = "ff00";
defparam \led_count[4] .operation_mode = "normal";
defparam \led_count[4] .output_mode = "reg_only";
defparam \led_count[4] .register_cascade_mode = "off";
defparam \led_count[4] .sum_lutc_input = "datac";
defparam \led_count[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N9
maxv_lcell \Add0~60 (
// Equation(s):
// \Add0~60_combout  = (led_count[5] $ (((!\Add0~87  & \Add0~67 ) # (\Add0~87  & \Add0~67COUT1_164 ))))
// \Add0~62  = CARRY(((!\Add0~67COUT1_164 ) # (!led_count[5])))

	.clk(gnd),
	.dataa(vcc),
	.datab(led_count[5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~87 ),
	.cin0(\Add0~67 ),
	.cin1(\Add0~67COUT1_164 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~60_combout ),
	.regout(),
	.cout(\Add0~62 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add0~60 .cin0_used = "true";
defparam \Add0~60 .cin1_used = "true";
defparam \Add0~60 .cin_used = "true";
defparam \Add0~60 .lut_mask = "3c3f";
defparam \Add0~60 .operation_mode = "arithmetic";
defparam \Add0~60 .output_mode = "comb_only";
defparam \Add0~60 .register_cascade_mode = "off";
defparam \Add0~60 .sum_lutc_input = "cin";
defparam \Add0~60 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N2
maxv_lcell \led_count[5] (
// Equation(s):
// \Equal1~3  = (!led_count[3] & (!led_count[2] & (!led_count[5] & !led_count[4])))
// led_count[5] = DFFEAS(\Equal1~3 , GLOBAL(\clk~combout ), VCC, , , \Add0~60_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(led_count[3]),
	.datab(led_count[2]),
	.datac(\Add0~60_combout ),
	.datad(led_count[4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal1~3 ),
	.regout(led_count[5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \led_count[5] .lut_mask = "0001";
defparam \led_count[5] .operation_mode = "normal";
defparam \led_count[5] .output_mode = "reg_and_comb";
defparam \led_count[5] .register_cascade_mode = "off";
defparam \led_count[5] .sum_lutc_input = "qfbk";
defparam \led_count[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y6_N0
maxv_lcell \Add0~45 (
// Equation(s):
// \Add0~45_combout  = led_count[6] $ ((((!\Add0~62 ))))
// \Add0~47  = CARRY((led_count[6] & ((!\Add0~62 ))))
// \Add0~47COUT1_165  = CARRY((led_count[6] & ((!\Add0~62 ))))

	.clk(gnd),
	.dataa(led_count[6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~62 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~45_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~47 ),
	.cout1(\Add0~47COUT1_165 ));
// synopsys translate_off
defparam \Add0~45 .cin_used = "true";
defparam \Add0~45 .lut_mask = "a50a";
defparam \Add0~45 .operation_mode = "arithmetic";
defparam \Add0~45 .output_mode = "comb_only";
defparam \Add0~45 .register_cascade_mode = "off";
defparam \Add0~45 .sum_lutc_input = "cin";
defparam \Add0~45 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N5
maxv_lcell \led_count[6] (
// Equation(s):
// led_count[6] = DFFEAS(((\Add0~45_combout  & ((!\Equal1~10_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\Add0~45_combout ),
	.datac(vcc),
	.datad(\Equal1~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(led_count[6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \led_count[6] .lut_mask = "00cc";
defparam \led_count[6] .operation_mode = "normal";
defparam \led_count[6] .output_mode = "reg_only";
defparam \led_count[6] .register_cascade_mode = "off";
defparam \led_count[6] .sum_lutc_input = "datac";
defparam \led_count[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N1
maxv_lcell \Add0~40 (
// Equation(s):
// \Add0~40_combout  = led_count[7] $ (((((!\Add0~62  & \Add0~47 ) # (\Add0~62  & \Add0~47COUT1_165 )))))
// \Add0~42  = CARRY(((!\Add0~47 )) # (!led_count[7]))
// \Add0~42COUT1_166  = CARRY(((!\Add0~47COUT1_165 )) # (!led_count[7]))

	.clk(gnd),
	.dataa(led_count[7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~62 ),
	.cin0(\Add0~47 ),
	.cin1(\Add0~47COUT1_165 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~40_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~42 ),
	.cout1(\Add0~42COUT1_166 ));
// synopsys translate_off
defparam \Add0~40 .cin0_used = "true";
defparam \Add0~40 .cin1_used = "true";
defparam \Add0~40 .cin_used = "true";
defparam \Add0~40 .lut_mask = "5a5f";
defparam \Add0~40 .operation_mode = "arithmetic";
defparam \Add0~40 .output_mode = "comb_only";
defparam \Add0~40 .register_cascade_mode = "off";
defparam \Add0~40 .sum_lutc_input = "cin";
defparam \Add0~40 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N2
maxv_lcell \led_count[7] (
// Equation(s):
// led_count[7] = DFFEAS((!\Equal1~10_combout  & (((\Add0~40_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\Equal1~10_combout ),
	.datab(vcc),
	.datac(\Add0~40_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(led_count[7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \led_count[7] .lut_mask = "5050";
defparam \led_count[7] .operation_mode = "normal";
defparam \led_count[7] .output_mode = "reg_only";
defparam \led_count[7] .register_cascade_mode = "off";
defparam \led_count[7] .sum_lutc_input = "datac";
defparam \led_count[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N2
maxv_lcell \Add0~55 (
// Equation(s):
// \Add0~55_combout  = (led_count[8] $ ((!(!\Add0~62  & \Add0~42 ) # (\Add0~62  & \Add0~42COUT1_166 ))))
// \Add0~57  = CARRY(((led_count[8] & !\Add0~42 )))
// \Add0~57COUT1_167  = CARRY(((led_count[8] & !\Add0~42COUT1_166 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(led_count[8]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~62 ),
	.cin0(\Add0~42 ),
	.cin1(\Add0~42COUT1_166 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~55_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~57 ),
	.cout1(\Add0~57COUT1_167 ));
// synopsys translate_off
defparam \Add0~55 .cin0_used = "true";
defparam \Add0~55 .cin1_used = "true";
defparam \Add0~55 .cin_used = "true";
defparam \Add0~55 .lut_mask = "c30c";
defparam \Add0~55 .operation_mode = "arithmetic";
defparam \Add0~55 .output_mode = "comb_only";
defparam \Add0~55 .register_cascade_mode = "off";
defparam \Add0~55 .sum_lutc_input = "cin";
defparam \Add0~55 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N8
maxv_lcell \led_count[8] (
// Equation(s):
// led_count[8] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \Add0~55_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Add0~55_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(led_count[8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \led_count[8] .lut_mask = "0000";
defparam \led_count[8] .operation_mode = "normal";
defparam \led_count[8] .output_mode = "reg_only";
defparam \led_count[8] .register_cascade_mode = "off";
defparam \led_count[8] .sum_lutc_input = "datac";
defparam \led_count[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y6_N3
maxv_lcell \Add0~50 (
// Equation(s):
// \Add0~50_combout  = led_count[9] $ (((((!\Add0~62  & \Add0~57 ) # (\Add0~62  & \Add0~57COUT1_167 )))))
// \Add0~52  = CARRY(((!\Add0~57 )) # (!led_count[9]))
// \Add0~52COUT1_168  = CARRY(((!\Add0~57COUT1_167 )) # (!led_count[9]))

	.clk(gnd),
	.dataa(led_count[9]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~62 ),
	.cin0(\Add0~57 ),
	.cin1(\Add0~57COUT1_167 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~50_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~52 ),
	.cout1(\Add0~52COUT1_168 ));
// synopsys translate_off
defparam \Add0~50 .cin0_used = "true";
defparam \Add0~50 .cin1_used = "true";
defparam \Add0~50 .cin_used = "true";
defparam \Add0~50 .lut_mask = "5a5f";
defparam \Add0~50 .operation_mode = "arithmetic";
defparam \Add0~50 .output_mode = "comb_only";
defparam \Add0~50 .register_cascade_mode = "off";
defparam \Add0~50 .sum_lutc_input = "cin";
defparam \Add0~50 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N0
maxv_lcell \led_count[9] (
// Equation(s):
// \Equal1~2  = (led_count[6] & (led_count[7] & (!led_count[9] & !led_count[8])))
// led_count[9] = DFFEAS(\Equal1~2 , GLOBAL(\clk~combout ), VCC, , , \Add0~50_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(led_count[6]),
	.datab(led_count[7]),
	.datac(\Add0~50_combout ),
	.datad(led_count[8]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal1~2 ),
	.regout(led_count[9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \led_count[9] .lut_mask = "0008";
defparam \led_count[9] .operation_mode = "normal";
defparam \led_count[9] .output_mode = "reg_and_comb";
defparam \led_count[9] .register_cascade_mode = "off";
defparam \led_count[9] .sum_lutc_input = "qfbk";
defparam \led_count[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y6_N4
maxv_lcell \Add0~25 (
// Equation(s):
// \Add0~25_combout  = (led_count[10] $ ((!(!\Add0~62  & \Add0~52 ) # (\Add0~62  & \Add0~52COUT1_168 ))))
// \Add0~27  = CARRY(((led_count[10] & !\Add0~52COUT1_168 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(led_count[10]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~62 ),
	.cin0(\Add0~52 ),
	.cin1(\Add0~52COUT1_168 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~25_combout ),
	.regout(),
	.cout(\Add0~27 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add0~25 .cin0_used = "true";
defparam \Add0~25 .cin1_used = "true";
defparam \Add0~25 .cin_used = "true";
defparam \Add0~25 .lut_mask = "c30c";
defparam \Add0~25 .operation_mode = "arithmetic";
defparam \Add0~25 .output_mode = "comb_only";
defparam \Add0~25 .register_cascade_mode = "off";
defparam \Add0~25 .sum_lutc_input = "cin";
defparam \Add0~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N9
maxv_lcell \led_count[10] (
// Equation(s):
// led_count[10] = DFFEAS((!\Equal1~10_combout  & (((\Add0~25_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\Equal1~10_combout ),
	.datab(vcc),
	.datac(\Add0~25_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(led_count[10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \led_count[10] .lut_mask = "5050";
defparam \led_count[10] .operation_mode = "normal";
defparam \led_count[10] .output_mode = "reg_only";
defparam \led_count[10] .register_cascade_mode = "off";
defparam \led_count[10] .sum_lutc_input = "datac";
defparam \led_count[10] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N5
maxv_lcell \Add0~35 (
// Equation(s):
// \Add0~35_combout  = (led_count[11] $ ((\Add0~27 )))
// \Add0~37  = CARRY(((!\Add0~27 ) # (!led_count[11])))
// \Add0~37COUT1_169  = CARRY(((!\Add0~27 ) # (!led_count[11])))

	.clk(gnd),
	.dataa(vcc),
	.datab(led_count[11]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~27 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~35_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~37 ),
	.cout1(\Add0~37COUT1_169 ));
// synopsys translate_off
defparam \Add0~35 .cin_used = "true";
defparam \Add0~35 .lut_mask = "3c3f";
defparam \Add0~35 .operation_mode = "arithmetic";
defparam \Add0~35 .output_mode = "comb_only";
defparam \Add0~35 .register_cascade_mode = "off";
defparam \Add0~35 .sum_lutc_input = "cin";
defparam \Add0~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N3
maxv_lcell \led_count[11] (
// Equation(s):
// led_count[11] = DFFEAS((((\Add0~35_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Add0~35_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(led_count[11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \led_count[11] .lut_mask = "ff00";
defparam \led_count[11] .operation_mode = "normal";
defparam \led_count[11] .output_mode = "reg_only";
defparam \led_count[11] .register_cascade_mode = "off";
defparam \led_count[11] .sum_lutc_input = "datac";
defparam \led_count[11] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N6
maxv_lcell \Add0~20 (
// Equation(s):
// \Add0~20_combout  = led_count[12] $ ((((!(!\Add0~27  & \Add0~37 ) # (\Add0~27  & \Add0~37COUT1_169 )))))
// \Add0~22  = CARRY((led_count[12] & ((!\Add0~37 ))))
// \Add0~22COUT1_170  = CARRY((led_count[12] & ((!\Add0~37COUT1_169 ))))

	.clk(gnd),
	.dataa(led_count[12]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~27 ),
	.cin0(\Add0~37 ),
	.cin1(\Add0~37COUT1_169 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~20_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~22 ),
	.cout1(\Add0~22COUT1_170 ));
// synopsys translate_off
defparam \Add0~20 .cin0_used = "true";
defparam \Add0~20 .cin1_used = "true";
defparam \Add0~20 .cin_used = "true";
defparam \Add0~20 .lut_mask = "a50a";
defparam \Add0~20 .operation_mode = "arithmetic";
defparam \Add0~20 .output_mode = "comb_only";
defparam \Add0~20 .register_cascade_mode = "off";
defparam \Add0~20 .sum_lutc_input = "cin";
defparam \Add0~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N7
maxv_lcell \led_count[12] (
// Equation(s):
// led_count[12] = DFFEAS((!\Equal1~10_combout  & (((\Add0~20_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\Equal1~10_combout ),
	.datab(vcc),
	.datac(\Add0~20_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(led_count[12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \led_count[12] .lut_mask = "5050";
defparam \led_count[12] .operation_mode = "normal";
defparam \led_count[12] .output_mode = "reg_only";
defparam \led_count[12] .register_cascade_mode = "off";
defparam \led_count[12] .sum_lutc_input = "datac";
defparam \led_count[12] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N7
maxv_lcell \Add0~30 (
// Equation(s):
// \Add0~30_combout  = (led_count[13] $ (((!\Add0~27  & \Add0~22 ) # (\Add0~27  & \Add0~22COUT1_170 ))))
// \Add0~32  = CARRY(((!\Add0~22 ) # (!led_count[13])))
// \Add0~32COUT1_171  = CARRY(((!\Add0~22COUT1_170 ) # (!led_count[13])))

	.clk(gnd),
	.dataa(vcc),
	.datab(led_count[13]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~27 ),
	.cin0(\Add0~22 ),
	.cin1(\Add0~22COUT1_170 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~30_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~32 ),
	.cout1(\Add0~32COUT1_171 ));
// synopsys translate_off
defparam \Add0~30 .cin0_used = "true";
defparam \Add0~30 .cin1_used = "true";
defparam \Add0~30 .cin_used = "true";
defparam \Add0~30 .lut_mask = "3c3f";
defparam \Add0~30 .operation_mode = "arithmetic";
defparam \Add0~30 .output_mode = "comb_only";
defparam \Add0~30 .register_cascade_mode = "off";
defparam \Add0~30 .sum_lutc_input = "cin";
defparam \Add0~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N6
maxv_lcell \led_count[13] (
// Equation(s):
// \Equal1~1  = (led_count[10] & (led_count[12] & (!led_count[13] & !led_count[11])))
// led_count[13] = DFFEAS(\Equal1~1 , GLOBAL(\clk~combout ), VCC, , , \Add0~30_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(led_count[10]),
	.datab(led_count[12]),
	.datac(\Add0~30_combout ),
	.datad(led_count[11]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal1~1 ),
	.regout(led_count[13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \led_count[13] .lut_mask = "0008";
defparam \led_count[13] .operation_mode = "normal";
defparam \led_count[13] .output_mode = "reg_and_comb";
defparam \led_count[13] .register_cascade_mode = "off";
defparam \led_count[13] .sum_lutc_input = "qfbk";
defparam \led_count[13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y6_N8
maxv_lcell \Add0~15 (
// Equation(s):
// \Add0~15_combout  = (led_count[14] $ ((!(!\Add0~27  & \Add0~32 ) # (\Add0~27  & \Add0~32COUT1_171 ))))
// \Add0~17  = CARRY(((led_count[14] & !\Add0~32 )))
// \Add0~17COUT1_172  = CARRY(((led_count[14] & !\Add0~32COUT1_171 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(led_count[14]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~27 ),
	.cin0(\Add0~32 ),
	.cin1(\Add0~32COUT1_171 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~15_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~17 ),
	.cout1(\Add0~17COUT1_172 ));
// synopsys translate_off
defparam \Add0~15 .cin0_used = "true";
defparam \Add0~15 .cin1_used = "true";
defparam \Add0~15 .cin_used = "true";
defparam \Add0~15 .lut_mask = "c30c";
defparam \Add0~15 .operation_mode = "arithmetic";
defparam \Add0~15 .output_mode = "comb_only";
defparam \Add0~15 .register_cascade_mode = "off";
defparam \Add0~15 .sum_lutc_input = "cin";
defparam \Add0~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N5
maxv_lcell \led_count[14] (
// Equation(s):
// led_count[14] = DFFEAS((((\Add0~15_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Add0~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(led_count[14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \led_count[14] .lut_mask = "ff00";
defparam \led_count[14] .operation_mode = "normal";
defparam \led_count[14] .output_mode = "reg_only";
defparam \led_count[14] .register_cascade_mode = "off";
defparam \led_count[14] .sum_lutc_input = "datac";
defparam \led_count[14] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N9
maxv_lcell \Add0~10 (
// Equation(s):
// \Add0~10_combout  = (led_count[15] $ (((!\Add0~27  & \Add0~17 ) # (\Add0~27  & \Add0~17COUT1_172 ))))
// \Add0~12  = CARRY(((!\Add0~17COUT1_172 ) # (!led_count[15])))

	.clk(gnd),
	.dataa(vcc),
	.datab(led_count[15]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~27 ),
	.cin0(\Add0~17 ),
	.cin1(\Add0~17COUT1_172 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~10_combout ),
	.regout(),
	.cout(\Add0~12 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add0~10 .cin0_used = "true";
defparam \Add0~10 .cin1_used = "true";
defparam \Add0~10 .cin_used = "true";
defparam \Add0~10 .lut_mask = "3c3f";
defparam \Add0~10 .operation_mode = "arithmetic";
defparam \Add0~10 .output_mode = "comb_only";
defparam \Add0~10 .register_cascade_mode = "off";
defparam \Add0~10 .sum_lutc_input = "cin";
defparam \Add0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N6
maxv_lcell \led_count[15] (
// Equation(s):
// \Equal1~0  = (led_count[17] & (led_count[16] & (!led_count[15] & !led_count[14])))
// led_count[15] = DFFEAS(\Equal1~0 , GLOBAL(\clk~combout ), VCC, , , \Add0~10_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(led_count[17]),
	.datab(led_count[16]),
	.datac(\Add0~10_combout ),
	.datad(led_count[14]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal1~0 ),
	.regout(led_count[15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \led_count[15] .lut_mask = "0008";
defparam \led_count[15] .operation_mode = "normal";
defparam \led_count[15] .output_mode = "reg_and_comb";
defparam \led_count[15] .register_cascade_mode = "off";
defparam \led_count[15] .sum_lutc_input = "qfbk";
defparam \led_count[15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y6_N2
maxv_lcell \Add0~90 (
// Equation(s):
// \Add0~90_combout  = led_count[18] $ ((((!(!\Add0~12  & \Add0~2 ) # (\Add0~12  & \Add0~2COUT1_174 )))))
// \Add0~92  = CARRY((led_count[18] & ((!\Add0~2 ))))
// \Add0~92COUT1_175  = CARRY((led_count[18] & ((!\Add0~2COUT1_174 ))))

	.clk(gnd),
	.dataa(led_count[18]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~12 ),
	.cin0(\Add0~2 ),
	.cin1(\Add0~2COUT1_174 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~90_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~92 ),
	.cout1(\Add0~92COUT1_175 ));
// synopsys translate_off
defparam \Add0~90 .cin0_used = "true";
defparam \Add0~90 .cin1_used = "true";
defparam \Add0~90 .cin_used = "true";
defparam \Add0~90 .lut_mask = "a50a";
defparam \Add0~90 .operation_mode = "arithmetic";
defparam \Add0~90 .output_mode = "comb_only";
defparam \Add0~90 .register_cascade_mode = "off";
defparam \Add0~90 .sum_lutc_input = "cin";
defparam \Add0~90 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N4
maxv_lcell \led_count[18] (
// Equation(s):
// led_count[18] = DFFEAS((((!\Equal1~10_combout  & \Add0~90_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Equal1~10_combout ),
	.datad(\Add0~90_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(led_count[18]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \led_count[18] .lut_mask = "0f00";
defparam \led_count[18] .operation_mode = "normal";
defparam \led_count[18] .output_mode = "reg_only";
defparam \led_count[18] .register_cascade_mode = "off";
defparam \led_count[18] .sum_lutc_input = "datac";
defparam \led_count[18] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N3
maxv_lcell \Add0~95 (
// Equation(s):
// \Add0~95_combout  = (led_count[19] $ (((!\Add0~12  & \Add0~92 ) # (\Add0~12  & \Add0~92COUT1_175 ))))
// \Add0~97  = CARRY(((!\Add0~92 ) # (!led_count[19])))
// \Add0~97COUT1_176  = CARRY(((!\Add0~92COUT1_175 ) # (!led_count[19])))

	.clk(gnd),
	.dataa(vcc),
	.datab(led_count[19]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~12 ),
	.cin0(\Add0~92 ),
	.cin1(\Add0~92COUT1_175 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~95_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~97 ),
	.cout1(\Add0~97COUT1_176 ));
// synopsys translate_off
defparam \Add0~95 .cin0_used = "true";
defparam \Add0~95 .cin1_used = "true";
defparam \Add0~95 .cin_used = "true";
defparam \Add0~95 .lut_mask = "3c3f";
defparam \Add0~95 .operation_mode = "arithmetic";
defparam \Add0~95 .output_mode = "comb_only";
defparam \Add0~95 .register_cascade_mode = "off";
defparam \Add0~95 .sum_lutc_input = "cin";
defparam \Add0~95 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N7
maxv_lcell \led_count[19] (
// Equation(s):
// led_count[19] = DFFEAS(((!\Equal1~10_combout  & ((\Add0~95_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\Equal1~10_combout ),
	.datac(vcc),
	.datad(\Add0~95_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(led_count[19]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \led_count[19] .lut_mask = "3300";
defparam \led_count[19] .operation_mode = "normal";
defparam \led_count[19] .output_mode = "reg_only";
defparam \led_count[19] .register_cascade_mode = "off";
defparam \led_count[19] .sum_lutc_input = "datac";
defparam \led_count[19] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N4
maxv_lcell \Add0~115 (
// Equation(s):
// \Add0~115_combout  = led_count[20] $ ((((!(!\Add0~12  & \Add0~97 ) # (\Add0~12  & \Add0~97COUT1_176 )))))
// \Add0~117  = CARRY((led_count[20] & ((!\Add0~97COUT1_176 ))))

	.clk(gnd),
	.dataa(led_count[20]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~12 ),
	.cin0(\Add0~97 ),
	.cin1(\Add0~97COUT1_176 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~115_combout ),
	.regout(),
	.cout(\Add0~117 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add0~115 .cin0_used = "true";
defparam \Add0~115 .cin1_used = "true";
defparam \Add0~115 .cin_used = "true";
defparam \Add0~115 .lut_mask = "a50a";
defparam \Add0~115 .operation_mode = "arithmetic";
defparam \Add0~115 .output_mode = "comb_only";
defparam \Add0~115 .register_cascade_mode = "off";
defparam \Add0~115 .sum_lutc_input = "cin";
defparam \Add0~115 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N7
maxv_lcell \Add0~110 (
// Equation(s):
// \Add0~110_combout  = led_count[23] $ (((((!\Add0~117  & \Add0~107 ) # (\Add0~117  & \Add0~107COUT1_178 )))))
// \Add0~112  = CARRY(((!\Add0~107 )) # (!led_count[23]))
// \Add0~112COUT1_179  = CARRY(((!\Add0~107COUT1_178 )) # (!led_count[23]))

	.clk(gnd),
	.dataa(led_count[23]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~117 ),
	.cin0(\Add0~107 ),
	.cin1(\Add0~107COUT1_178 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~110_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~112 ),
	.cout1(\Add0~112COUT1_179 ));
// synopsys translate_off
defparam \Add0~110 .cin0_used = "true";
defparam \Add0~110 .cin1_used = "true";
defparam \Add0~110 .cin_used = "true";
defparam \Add0~110 .lut_mask = "5a5f";
defparam \Add0~110 .operation_mode = "arithmetic";
defparam \Add0~110 .output_mode = "comb_only";
defparam \Add0~110 .register_cascade_mode = "off";
defparam \Add0~110 .sum_lutc_input = "cin";
defparam \Add0~110 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N7
maxv_lcell \led_count[23] (
// Equation(s):
// led_count[23] = DFFEAS((((!\Equal1~10_combout  & \Add0~110_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Equal1~10_combout ),
	.datad(\Add0~110_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(led_count[23]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \led_count[23] .lut_mask = "0f00";
defparam \led_count[23] .operation_mode = "normal";
defparam \led_count[23] .output_mode = "reg_only";
defparam \led_count[23] .register_cascade_mode = "off";
defparam \led_count[23] .sum_lutc_input = "datac";
defparam \led_count[23] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N5
maxv_lcell \led_count[20] (
// Equation(s):
// \Equal1~6  = (led_count[22] & (led_count[21] & (!led_count[20] & led_count[23])))
// led_count[20] = DFFEAS(\Equal1~6 , GLOBAL(\clk~combout ), VCC, , , \Add0~115_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(led_count[22]),
	.datab(led_count[21]),
	.datac(\Add0~115_combout ),
	.datad(led_count[23]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal1~6 ),
	.regout(led_count[20]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \led_count[20] .lut_mask = "0800";
defparam \led_count[20] .operation_mode = "normal";
defparam \led_count[20] .output_mode = "reg_and_comb";
defparam \led_count[20] .register_cascade_mode = "off";
defparam \led_count[20] .sum_lutc_input = "qfbk";
defparam \led_count[20] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y6_N8
maxv_lcell \Add0~120 (
// Equation(s):
// \Add0~120_combout  = (led_count[24] $ ((!(!\Add0~117  & \Add0~112 ) # (\Add0~117  & \Add0~112COUT1_179 ))))
// \Add0~122  = CARRY(((led_count[24] & !\Add0~112 )))
// \Add0~122COUT1_180  = CARRY(((led_count[24] & !\Add0~112COUT1_179 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(led_count[24]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~117 ),
	.cin0(\Add0~112 ),
	.cin1(\Add0~112COUT1_179 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~120_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~122 ),
	.cout1(\Add0~122COUT1_180 ));
// synopsys translate_off
defparam \Add0~120 .cin0_used = "true";
defparam \Add0~120 .cin1_used = "true";
defparam \Add0~120 .cin_used = "true";
defparam \Add0~120 .lut_mask = "c30c";
defparam \Add0~120 .operation_mode = "arithmetic";
defparam \Add0~120 .output_mode = "comb_only";
defparam \Add0~120 .register_cascade_mode = "off";
defparam \Add0~120 .sum_lutc_input = "cin";
defparam \Add0~120 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N0
maxv_lcell \led_count[24] (
// Equation(s):
// led_count[24] = DFFEAS((((!\Equal1~10_combout  & \Add0~120_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Equal1~10_combout ),
	.datad(\Add0~120_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(led_count[24]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \led_count[24] .lut_mask = "0f00";
defparam \led_count[24] .operation_mode = "normal";
defparam \led_count[24] .output_mode = "reg_only";
defparam \led_count[24] .register_cascade_mode = "off";
defparam \led_count[24] .sum_lutc_input = "datac";
defparam \led_count[24] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N9
maxv_lcell \Add0~125 (
// Equation(s):
// \Add0~125_combout  = (led_count[25] $ (((!\Add0~117  & \Add0~122 ) # (\Add0~117  & \Add0~122COUT1_180 ))))
// \Add0~127  = CARRY(((!\Add0~122COUT1_180 ) # (!led_count[25])))

	.clk(gnd),
	.dataa(vcc),
	.datab(led_count[25]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~117 ),
	.cin0(\Add0~122 ),
	.cin1(\Add0~122COUT1_180 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~125_combout ),
	.regout(),
	.cout(\Add0~127 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add0~125 .cin0_used = "true";
defparam \Add0~125 .cin1_used = "true";
defparam \Add0~125 .cin_used = "true";
defparam \Add0~125 .lut_mask = "3c3f";
defparam \Add0~125 .operation_mode = "arithmetic";
defparam \Add0~125 .output_mode = "comb_only";
defparam \Add0~125 .register_cascade_mode = "off";
defparam \Add0~125 .sum_lutc_input = "cin";
defparam \Add0~125 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N2
maxv_lcell \led_count[25] (
// Equation(s):
// led_count[25] = DFFEAS((\Add0~125_combout  & (((!\Equal1~10_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\Add0~125_combout ),
	.datab(vcc),
	.datac(\Equal1~10_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(led_count[25]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \led_count[25] .lut_mask = "0a0a";
defparam \led_count[25] .operation_mode = "normal";
defparam \led_count[25] .output_mode = "reg_only";
defparam \led_count[25] .register_cascade_mode = "off";
defparam \led_count[25] .sum_lutc_input = "datac";
defparam \led_count[25] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N0
maxv_lcell \Add0~130 (
// Equation(s):
// \Add0~130_combout  = (led_count[26] $ ((!\Add0~127 )))
// \Add0~132  = CARRY(((led_count[26] & !\Add0~127 )))
// \Add0~132COUT1_181  = CARRY(((led_count[26] & !\Add0~127 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(led_count[26]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~127 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~130_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~132 ),
	.cout1(\Add0~132COUT1_181 ));
// synopsys translate_off
defparam \Add0~130 .cin_used = "true";
defparam \Add0~130 .lut_mask = "c30c";
defparam \Add0~130 .operation_mode = "arithmetic";
defparam \Add0~130 .output_mode = "comb_only";
defparam \Add0~130 .register_cascade_mode = "off";
defparam \Add0~130 .sum_lutc_input = "cin";
defparam \Add0~130 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N1
maxv_lcell \Add0~135 (
// Equation(s):
// \Add0~135_combout  = led_count[27] $ (((((!\Add0~127  & \Add0~132 ) # (\Add0~127  & \Add0~132COUT1_181 )))))
// \Add0~137  = CARRY(((!\Add0~132 )) # (!led_count[27]))
// \Add0~137COUT1_182  = CARRY(((!\Add0~132COUT1_181 )) # (!led_count[27]))

	.clk(gnd),
	.dataa(led_count[27]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~127 ),
	.cin0(\Add0~132 ),
	.cin1(\Add0~132COUT1_181 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~135_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~137 ),
	.cout1(\Add0~137COUT1_182 ));
// synopsys translate_off
defparam \Add0~135 .cin0_used = "true";
defparam \Add0~135 .cin1_used = "true";
defparam \Add0~135 .cin_used = "true";
defparam \Add0~135 .lut_mask = "5a5f";
defparam \Add0~135 .operation_mode = "arithmetic";
defparam \Add0~135 .output_mode = "comb_only";
defparam \Add0~135 .register_cascade_mode = "off";
defparam \Add0~135 .sum_lutc_input = "cin";
defparam \Add0~135 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N8
maxv_lcell \led_count[27] (
// Equation(s):
// led_count[27] = DFFEAS((((\Add0~135_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Add0~135_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(led_count[27]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \led_count[27] .lut_mask = "ff00";
defparam \led_count[27] .operation_mode = "normal";
defparam \led_count[27] .output_mode = "reg_only";
defparam \led_count[27] .register_cascade_mode = "off";
defparam \led_count[27] .sum_lutc_input = "datac";
defparam \led_count[27] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N7
maxv_lcell \led_count[26] (
// Equation(s):
// \Equal1~8  = (led_count[24] & (led_count[25] & (!led_count[26] & !led_count[27])))
// led_count[26] = DFFEAS(\Equal1~8 , GLOBAL(\clk~combout ), VCC, , , \Add0~130_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(led_count[24]),
	.datab(led_count[25]),
	.datac(\Add0~130_combout ),
	.datad(led_count[27]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal1~8 ),
	.regout(led_count[26]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \led_count[26] .lut_mask = "0008";
defparam \led_count[26] .operation_mode = "normal";
defparam \led_count[26] .output_mode = "reg_and_comb";
defparam \led_count[26] .register_cascade_mode = "off";
defparam \led_count[26] .sum_lutc_input = "qfbk";
defparam \led_count[26] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y6_N2
maxv_lcell \Add0~140 (
// Equation(s):
// \Add0~140_combout  = (led_count[28] $ ((!(!\Add0~127  & \Add0~137 ) # (\Add0~127  & \Add0~137COUT1_182 ))))
// \Add0~142  = CARRY(((led_count[28] & !\Add0~137 )))
// \Add0~142COUT1_183  = CARRY(((led_count[28] & !\Add0~137COUT1_182 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(led_count[28]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~127 ),
	.cin0(\Add0~137 ),
	.cin1(\Add0~137COUT1_182 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~140_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~142 ),
	.cout1(\Add0~142COUT1_183 ));
// synopsys translate_off
defparam \Add0~140 .cin0_used = "true";
defparam \Add0~140 .cin1_used = "true";
defparam \Add0~140 .cin_used = "true";
defparam \Add0~140 .lut_mask = "c30c";
defparam \Add0~140 .operation_mode = "arithmetic";
defparam \Add0~140 .output_mode = "comb_only";
defparam \Add0~140 .register_cascade_mode = "off";
defparam \Add0~140 .sum_lutc_input = "cin";
defparam \Add0~140 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N3
maxv_lcell \Add0~145 (
// Equation(s):
// \Add0~145_combout  = led_count[29] $ (((((!\Add0~127  & \Add0~142 ) # (\Add0~127  & \Add0~142COUT1_183 )))))
// \Add0~147  = CARRY(((!\Add0~142 )) # (!led_count[29]))
// \Add0~147COUT1_184  = CARRY(((!\Add0~142COUT1_183 )) # (!led_count[29]))

	.clk(gnd),
	.dataa(led_count[29]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~127 ),
	.cin0(\Add0~142 ),
	.cin1(\Add0~142COUT1_183 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~145_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~147 ),
	.cout1(\Add0~147COUT1_184 ));
// synopsys translate_off
defparam \Add0~145 .cin0_used = "true";
defparam \Add0~145 .cin1_used = "true";
defparam \Add0~145 .cin_used = "true";
defparam \Add0~145 .lut_mask = "5a5f";
defparam \Add0~145 .operation_mode = "arithmetic";
defparam \Add0~145 .output_mode = "comb_only";
defparam \Add0~145 .register_cascade_mode = "off";
defparam \Add0~145 .sum_lutc_input = "cin";
defparam \Add0~145 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N4
maxv_lcell \Add0~150 (
// Equation(s):
// \Add0~150_combout  = (led_count[30] $ ((!(!\Add0~127  & \Add0~147 ) # (\Add0~127  & \Add0~147COUT1_184 ))))
// \Add0~152  = CARRY(((led_count[30] & !\Add0~147COUT1_184 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(led_count[30]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~127 ),
	.cin0(\Add0~147 ),
	.cin1(\Add0~147COUT1_184 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~150_combout ),
	.regout(),
	.cout(\Add0~152 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add0~150 .cin0_used = "true";
defparam \Add0~150 .cin1_used = "true";
defparam \Add0~150 .cin_used = "true";
defparam \Add0~150 .lut_mask = "c30c";
defparam \Add0~150 .operation_mode = "arithmetic";
defparam \Add0~150 .output_mode = "comb_only";
defparam \Add0~150 .register_cascade_mode = "off";
defparam \Add0~150 .sum_lutc_input = "cin";
defparam \Add0~150 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N2
maxv_lcell \led_count[30] (
// Equation(s):
// led_count[30] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \Add0~150_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Add0~150_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(led_count[30]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \led_count[30] .lut_mask = "0000";
defparam \led_count[30] .operation_mode = "normal";
defparam \led_count[30] .output_mode = "reg_only";
defparam \led_count[30] .register_cascade_mode = "off";
defparam \led_count[30] .sum_lutc_input = "datac";
defparam \led_count[30] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y6_N5
maxv_lcell \Add0~155 (
// Equation(s):
// \Add0~155_combout  = (led_count[31] $ ((\Add0~152 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(led_count[31]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~152 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~155_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add0~155 .cin_used = "true";
defparam \Add0~155 .lut_mask = "3c3c";
defparam \Add0~155 .operation_mode = "normal";
defparam \Add0~155 .output_mode = "comb_only";
defparam \Add0~155 .register_cascade_mode = "off";
defparam \Add0~155 .sum_lutc_input = "cin";
defparam \Add0~155 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N2
maxv_lcell \led_count[31] (
// Equation(s):
// led_count[31] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \Add0~155_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Add0~155_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(led_count[31]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \led_count[31] .lut_mask = "0000";
defparam \led_count[31] .operation_mode = "normal";
defparam \led_count[31] .output_mode = "reg_only";
defparam \led_count[31] .register_cascade_mode = "off";
defparam \led_count[31] .sum_lutc_input = "datac";
defparam \led_count[31] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y6_N9
maxv_lcell \led_count[28] (
// Equation(s):
// \Equal1~9  = (!led_count[29] & (!led_count[31] & (!led_count[28] & !led_count[30])))
// led_count[28] = DFFEAS(\Equal1~9 , GLOBAL(\clk~combout ), VCC, , , \Add0~140_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(led_count[29]),
	.datab(led_count[31]),
	.datac(\Add0~140_combout ),
	.datad(led_count[30]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal1~9 ),
	.regout(led_count[28]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \led_count[28] .lut_mask = "0001";
defparam \led_count[28] .operation_mode = "normal";
defparam \led_count[28] .output_mode = "reg_and_comb";
defparam \led_count[28] .register_cascade_mode = "off";
defparam \led_count[28] .sum_lutc_input = "qfbk";
defparam \led_count[28] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y6_N6
maxv_lcell \led_count[29] (
// Equation(s):
// led_count[29] = DFFEAS((((\Add0~145_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Add0~145_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(led_count[29]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \led_count[29] .lut_mask = "ff00";
defparam \led_count[29] .operation_mode = "normal";
defparam \led_count[29] .output_mode = "reg_only";
defparam \led_count[29] .register_cascade_mode = "off";
defparam \led_count[29] .sum_lutc_input = "datac";
defparam \led_count[29] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N3
maxv_lcell \Equal1~5 (
// Equation(s):
// \Equal1~5_combout  = (led_count[1] & (((!led_count[0]))))

	.clk(gnd),
	.dataa(led_count[1]),
	.datab(vcc),
	.datac(vcc),
	.datad(led_count[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal1~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal1~5 .lut_mask = "00aa";
defparam \Equal1~5 .operation_mode = "normal";
defparam \Equal1~5 .output_mode = "comb_only";
defparam \Equal1~5 .register_cascade_mode = "off";
defparam \Equal1~5 .sum_lutc_input = "datac";
defparam \Equal1~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N8
maxv_lcell \Equal1~7 (
// Equation(s):
// \Equal1~7_combout  = (\Equal1~6  & (led_count[18] & (led_count[19] & \Equal1~5_combout )))

	.clk(gnd),
	.dataa(\Equal1~6 ),
	.datab(led_count[18]),
	.datac(led_count[19]),
	.datad(\Equal1~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal1~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal1~7 .lut_mask = "8000";
defparam \Equal1~7 .operation_mode = "normal";
defparam \Equal1~7 .output_mode = "comb_only";
defparam \Equal1~7 .register_cascade_mode = "off";
defparam \Equal1~7 .sum_lutc_input = "datac";
defparam \Equal1~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N1
maxv_lcell \Equal1~4 (
// Equation(s):
// \Equal1~4_combout  = (\Equal1~3  & (\Equal1~2  & (\Equal1~1  & \Equal1~0 )))

	.clk(gnd),
	.dataa(\Equal1~3 ),
	.datab(\Equal1~2 ),
	.datac(\Equal1~1 ),
	.datad(\Equal1~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal1~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal1~4 .lut_mask = "8000";
defparam \Equal1~4 .operation_mode = "normal";
defparam \Equal1~4 .output_mode = "comb_only";
defparam \Equal1~4 .register_cascade_mode = "off";
defparam \Equal1~4 .sum_lutc_input = "datac";
defparam \Equal1~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N4
maxv_lcell \Equal1~10 (
// Equation(s):
// \Equal1~10_combout  = (\Equal1~8  & (\Equal1~9  & (\Equal1~7_combout  & \Equal1~4_combout )))

	.clk(gnd),
	.dataa(\Equal1~8 ),
	.datab(\Equal1~9 ),
	.datac(\Equal1~7_combout ),
	.datad(\Equal1~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal1~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal1~10 .lut_mask = "8000";
defparam \Equal1~10 .operation_mode = "normal";
defparam \Equal1~10 .output_mode = "comb_only";
defparam \Equal1~10 .register_cascade_mode = "off";
defparam \Equal1~10 .sum_lutc_input = "datac";
defparam \Equal1~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N3
maxv_lcell \LED[1]~reg0 (
// Equation(s):
// \LED[1]~reg0_regout  = DFFEAS((\Equal1~10_combout  & (\LED[0]~reg0_regout  $ (((\LED[1]~reg0_regout ))))) # (!\Equal1~10_combout  & (((\LED[0]~0_combout  & \LED[1]~reg0_regout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\Equal1~10_combout ),
	.datab(\LED[0]~reg0_regout ),
	.datac(\LED[0]~0_combout ),
	.datad(\LED[1]~reg0_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\LED[1]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LED[1]~reg0 .lut_mask = "7288";
defparam \LED[1]~reg0 .operation_mode = "normal";
defparam \LED[1]~reg0 .output_mode = "reg_only";
defparam \LED[1]~reg0 .register_cascade_mode = "off";
defparam \LED[1]~reg0 .sum_lutc_input = "datac";
defparam \LED[1]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N9
maxv_lcell \Add1~0 (
// Equation(s):
// \Add1~0_combout  = ((\LED[0]~reg0_regout  & ((\LED[1]~reg0_regout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\LED[0]~reg0_regout ),
	.datac(vcc),
	.datad(\LED[1]~reg0_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add1~0 .lut_mask = "cc00";
defparam \Add1~0 .operation_mode = "normal";
defparam \Add1~0 .output_mode = "comb_only";
defparam \Add1~0 .register_cascade_mode = "off";
defparam \Add1~0 .sum_lutc_input = "datac";
defparam \Add1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N5
maxv_lcell \LED[3]~reg0 (
// Equation(s):
// \LED[3]~reg0_regout  = DFFEAS((\LED[2]~reg0_regout  & ((\Add1~0_combout  & (!\LED[3]~reg0_regout  & \Equal1~10_combout )) # (!\Add1~0_combout  & (\LED[3]~reg0_regout )))) # (!\LED[2]~reg0_regout  & (((\LED[3]~reg0_regout )))), GLOBAL(\clk~combout ), VCC, 
// , , , , , )

	.clk(\clk~combout ),
	.dataa(\LED[2]~reg0_regout ),
	.datab(\Add1~0_combout ),
	.datac(\LED[3]~reg0_regout ),
	.datad(\Equal1~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\LED[3]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LED[3]~reg0 .lut_mask = "7870";
defparam \LED[3]~reg0 .operation_mode = "normal";
defparam \LED[3]~reg0 .output_mode = "reg_only";
defparam \LED[3]~reg0 .register_cascade_mode = "off";
defparam \LED[3]~reg0 .sum_lutc_input = "datac";
defparam \LED[3]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N8
maxv_lcell \LED[2]~reg0 (
// Equation(s):
// \LED[2]~reg0_regout  = DFFEAS((\LED[2]~reg0_regout  & (((!\LED[3]~reg0_regout  & !\Equal1~10_combout )) # (!\Add1~0_combout ))) # (!\LED[2]~reg0_regout  & (\Add1~0_combout  & ((\Equal1~10_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\LED[2]~reg0_regout ),
	.datab(\Add1~0_combout ),
	.datac(\LED[3]~reg0_regout ),
	.datad(\Equal1~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\LED[2]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LED[2]~reg0 .lut_mask = "662a";
defparam \LED[2]~reg0 .operation_mode = "normal";
defparam \LED[2]~reg0 .output_mode = "reg_only";
defparam \LED[2]~reg0 .register_cascade_mode = "off";
defparam \LED[2]~reg0 .sum_lutc_input = "datac";
defparam \LED[2]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N6
maxv_lcell \LED[0]~0 (
// Equation(s):
// \LED[0]~0_combout  = (((!\LED[1]~reg0_regout ) # (!\LED[3]~reg0_regout )) # (!\LED[0]~reg0_regout )) # (!\LED[2]~reg0_regout )

	.clk(gnd),
	.dataa(\LED[2]~reg0_regout ),
	.datab(\LED[0]~reg0_regout ),
	.datac(\LED[3]~reg0_regout ),
	.datad(\LED[1]~reg0_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LED[0]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LED[0]~0 .lut_mask = "7fff";
defparam \LED[0]~0 .operation_mode = "normal";
defparam \LED[0]~0 .output_mode = "comb_only";
defparam \LED[0]~0 .register_cascade_mode = "off";
defparam \LED[0]~0 .sum_lutc_input = "datac";
defparam \LED[0]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N1
maxv_lcell \LED[0]~reg0 (
// Equation(s):
// \LED[0]~reg0_regout  = DFFEAS((\Equal1~10_combout  & (!\LED[0]~reg0_regout )) # (!\Equal1~10_combout  & (\LED[0]~reg0_regout  & (\LED[0]~0_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\Equal1~10_combout ),
	.datab(\LED[0]~reg0_regout ),
	.datac(\LED[0]~0_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\LED[0]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LED[0]~reg0 .lut_mask = "6262";
defparam \LED[0]~reg0 .operation_mode = "normal";
defparam \LED[0]~reg0 .output_mode = "reg_only";
defparam \LED[0]~reg0 .register_cascade_mode = "off";
defparam \LED[0]~reg0 .sum_lutc_input = "datac";
defparam \LED[0]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_35,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \out[0]~I (
	.datain(\rxInst|out [0]),
	.oe(vcc),
	.combout(),
	.padio(out[0]));
// synopsys translate_off
defparam \out[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_33,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \out[1]~I (
	.datain(\rxInst|out [1]),
	.oe(vcc),
	.combout(),
	.padio(out[1]));
// synopsys translate_off
defparam \out[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \out[2]~I (
	.datain(\rxInst|out [2]),
	.oe(vcc),
	.combout(),
	.padio(out[2]));
// synopsys translate_off
defparam \out[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \out[3]~I (
	.datain(\rxInst|out [3]),
	.oe(vcc),
	.combout(),
	.padio(out[3]));
// synopsys translate_off
defparam \out[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_36,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \out[4]~I (
	.datain(\rxInst|out [4]),
	.oe(vcc),
	.combout(),
	.padio(out[4]));
// synopsys translate_off
defparam \out[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \out[5]~I (
	.datain(\rxInst|out [5]),
	.oe(vcc),
	.combout(),
	.padio(out[5]));
// synopsys translate_off
defparam \out[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \out[6]~I (
	.datain(\rxInst|out [6]),
	.oe(vcc),
	.combout(),
	.padio(out[6]));
// synopsys translate_off
defparam \out[6]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \out[7]~I (
	.datain(\rxInst|out [7]),
	.oe(vcc),
	.combout(),
	.padio(out[7]));
// synopsys translate_off
defparam \out[7]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_38,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \rxDone~I (
	.datain(\rxInst|done~regout ),
	.oe(vcc),
	.combout(),
	.padio(rxDone));
// synopsys translate_off
defparam \rxDone~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_96,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \rxBusy~I (
	.datain(\rxInst|busy~regout ),
	.oe(vcc),
	.combout(),
	.padio(rxBusy));
// synopsys translate_off
defparam \rxBusy~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_44,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \rxErr~I (
	.datain(\rxInst|err~regout ),
	.oe(vcc),
	.combout(),
	.padio(rxErr));
// synopsys translate_off
defparam \rxErr~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_81,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \tx~I (
	.datain(\txInst|out~regout ),
	.oe(vcc),
	.combout(),
	.padio(tx));
// synopsys translate_off
defparam \tx~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_83,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \in[1]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(),
	.padio(in[1]));
// synopsys translate_off
defparam \in[1]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_89,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \in[2]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(),
	.padio(in[2]));
// synopsys translate_off
defparam \in[2]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_66,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \in[3]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(),
	.padio(in[3]));
// synopsys translate_off
defparam \in[3]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_42,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \in[4]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(),
	.padio(in[4]));
// synopsys translate_off
defparam \in[4]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_50,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \in[5]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(),
	.padio(in[5]));
// synopsys translate_off
defparam \in[5]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_49,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \in[6]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(),
	.padio(in[6]));
// synopsys translate_off
defparam \in[6]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_57,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \in[7]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(),
	.padio(in[7]));
// synopsys translate_off
defparam \in[7]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_68,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \txDone~I (
	.datain(\txInst|done~regout ),
	.oe(vcc),
	.combout(),
	.padio(txDone));
// synopsys translate_off
defparam \txDone~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_71,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \txBusy~I (
	.datain(\txInst|busy~regout ),
	.oe(vcc),
	.combout(),
	.padio(txBusy));
// synopsys translate_off
defparam \txBusy~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_100,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \TR_DIR_1~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(TR_DIR_1));
// synopsys translate_off
defparam \TR_DIR_1~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_86,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \TR_OE_1~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(TR_OE_1));
// synopsys translate_off
defparam \TR_OE_1~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \TR_DIR_2~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(TR_DIR_2));
// synopsys translate_off
defparam \TR_DIR_2~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \TR_OE_2~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(TR_OE_2));
// synopsys translate_off
defparam \TR_OE_2~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_85,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \TR_DIR_3~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(TR_DIR_3));
// synopsys translate_off
defparam \TR_DIR_3~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_74,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \TR_OE_3~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(TR_OE_3));
// synopsys translate_off
defparam \TR_OE_3~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_54,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \LED[0]~I (
	.datain(\LED[0]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(LED[0]));
// synopsys translate_off
defparam \LED[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_53,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \LED[1]~I (
	.datain(\LED[1]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(LED[1]));
// synopsys translate_off
defparam \LED[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_52,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \LED[2]~I (
	.datain(\LED[2]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(LED[2]));
// synopsys translate_off
defparam \LED[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_51,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \LED[3]~I (
	.datain(\LED[3]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(LED[3]));
// synopsys translate_off
defparam \LED[3]~I .operation_mode = "output";
// synopsys translate_on

endmodule
