strict digraph "compose( ,  )" {
	node [label="\N"];
	"17:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f72bbc63250>",
		fillcolor=turquoise,
		label="17:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"21:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f72bbc71190>",
		fillcolor=springgreen,
		label="21:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"17:BL" -> "21:IF"	[cond="[]",
		lineno=None];
	"11:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f72bb9d6850>",
		fillcolor=turquoise,
		label="11:BL
pos = 2'd1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f72bbc63410>]",
		style=filled,
		typ=Block];
	"Leaf_6:AL"	[def_var="['pos']",
		label="Leaf_6:AL"];
	"11:BL" -> "Leaf_6:AL"	[cond="[]",
		lineno=None];
	"10:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f72bb9d6790>",
		fillcolor=springgreen,
		label="10:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"10:IF" -> "11:BL"	[cond="['in']",
		label="in[2]",
		lineno=10];
	"24:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f72bbc7d710>",
		fillcolor=springgreen,
		label="24:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"25:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f72bbc66690>",
		fillcolor=cadetblue,
		label="25:BS
pos = 2'd2;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f72bbc66690>]",
		style=filled,
		typ=BlockingSubstitution];
	"24:IF" -> "25:BS"	[cond="['in']",
		label="in[0]",
		lineno=24];
	"7:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f72bb9ce510>",
		fillcolor=turquoise,
		label="7:BL
pos = 2'd0;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f72bbcf5e50>]",
		style=filled,
		typ=Block];
	"7:BL" -> "10:IF"	[cond="[]",
		lineno=None];
	"7:BL" -> "24:IF"	[cond="[]",
		lineno=None];
	"16:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f72bbc638d0>",
		fillcolor=springgreen,
		label="16:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"7:BL" -> "16:IF"	[cond="[]",
		lineno=None];
	"22:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f72bbc71290>",
		fillcolor=cadetblue,
		label="22:BS
pos = 2'd0;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f72bbc71290>]",
		style=filled,
		typ=BlockingSubstitution];
	"22:BS" -> "Leaf_6:AL"	[cond="[]",
		lineno=None];
	"16:IF" -> "17:BL"	[cond="['in']",
		label="in[1]",
		lineno=16];
	"25:BS" -> "Leaf_6:AL"	[cond="[]",
		lineno=None];
	"21:IF" -> "22:BS"	[cond="['in']",
		label="(in[0] == 0)",
		lineno=21];
	"6:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f72bbcf5110>",
		clk_sens=False,
		fillcolor=gold,
		label="6:AL",
		sens="[]",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['in']"];
	"6:AL" -> "7:BL"	[cond="[]",
		lineno=None];
}
