library ieee;

use ieee.std_logic_1164.all;

entity Sumador4Bits is
	port(
		A : in integer range 0 to 255;
		B : in integer range 0 to 255;
		S : out integer range 0 to 511
	);
end Sumador4Bits;

architecture paralelo of Sumador4Bits is
begin
	S <= A + B;
end paralelo;