Test passed.

C:\Users\au513437\Desktop\embd_miniproject\ConvolutionMedium\convolutionMedium.prj\solution2\sim\vhdl>call E:/Xilinx/Vivado/2017.2/bin/xelab xil_defaultlib.apatb_convolveMedium_top -prj convolveMedium.prj -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 --initfile "E:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini" --lib "ieee_proposed=./ieee_proposed" -s convolveMedium  
INFO: [XSIM 43-3496] Using init file passed via -initfile option "E:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_convolveMedium_top -prj convolveMedium.prj -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 --initfile E:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s convolveMedium 
Multi-threading is on. Using 6 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/sim/vhdl/AESL_sim_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/sim/vhdl/AESL_axi_slave_convm.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AESL_axi_slave_convm
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/sim/vhdl/convolveMedium.autotb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity apatb_convolveMedium_top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/sim/vhdl/convolveMedium.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convolveMedium
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/sim/vhdl/convolveMedium_convm_s_axi.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convolveMedium_convm_s_axi
INFO: [VRFC 10-307] analyzing entity convolveMedium_convm_s_axi_ram
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/sim/vhdl/convolveMedium_macud.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convolveMedium_macud_DSP48_1
INFO: [VRFC 10-307] analyzing entity convolveMedium_macud
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/sim/vhdl/convolveMedium_maeOg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convolveMedium_maeOg_DSP48_3
INFO: [VRFC 10-307] analyzing entity convolveMedium_maeOg
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/sim/vhdl/convolveMedium_mubkb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convolveMedium_mubkb_DSP48_0
INFO: [VRFC 10-307] analyzing entity convolveMedium_mubkb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/sim/vhdl/convolveMedium_mudEe.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convolveMedium_mudEe_DSP48_2
INFO: [VRFC 10-307] analyzing entity convolveMedium_mudEe
Starting static elaboration
WARNING: [VRFC 10-1303] range is empty (null range) [/proj/xhdhdstaff/saikatb/verific_integ/data/vhdl/src/ieee_2008/numeric_std-body.vhdl:3476]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling architecture behave of entity xil_defaultlib.convolveMedium_convm_s_axi_ram [\convolveMedium_convm_s_axi_ram(...]
Compiling architecture behave of entity xil_defaultlib.convolveMedium_convm_s_axi_ram [\convolveMedium_convm_s_axi_ram(...]
Compiling architecture behave of entity xil_defaultlib.convolveMedium_convm_s_axi [convolvemedium_convm_s_axi_defau...]
Compiling architecture behav of entity xil_defaultlib.convolveMedium_mubkb_DSP48_0 [convolvemedium_mubkb_dsp48_0_def...]
Compiling architecture arch of entity xil_defaultlib.convolveMedium_mubkb [\convolveMedium_mubkb(id=1,num_s...]
Compiling architecture behav of entity xil_defaultlib.convolveMedium_macud_DSP48_1 [convolvemedium_macud_dsp48_1_def...]
Compiling architecture arch of entity xil_defaultlib.convolveMedium_macud [\convolveMedium_macud(id=1,num_s...]
Compiling architecture behav of entity xil_defaultlib.convolveMedium_mudEe_DSP48_2 [convolvemedium_mudee_dsp48_2_def...]
Compiling architecture arch of entity xil_defaultlib.convolveMedium_mudEe [\convolveMedium_mudEe(id=1,num_s...]
Compiling architecture behav of entity xil_defaultlib.convolveMedium_maeOg_DSP48_3 [convolvemedium_maeog_dsp48_3_def...]
Compiling architecture arch of entity xil_defaultlib.convolveMedium_maeOg [\convolveMedium_maeOg(id=1,num_s...]
Compiling architecture behav of entity xil_defaultlib.convolveMedium [convolvemedium_default]
Compiling architecture behav of entity xil_defaultlib.AESL_axi_slave_convm [aesl_axi_slave_convm_default]
Compiling architecture behav of entity xil_defaultlib.apatb_convolvemedium_top
Built simulation snapshot convolveMedium

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/sim/vhdl/xsim.dir/convolveMedium/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/sim/vhdl/xsim.dir/convolveMedium/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Dec 19 12:42:28 2018. For additional details about this file, please refer to the WebTalk help file at E:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Dec 19 12:42:28 2018...

****** xsim v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source xsim.dir/convolveMedium/xsim_script.tcl
# xsim {convolveMedium} -autoloadwcfg -tclbatch {convolveMedium.tcl}
Vivado Simulator 2017.2
Time resolution is 1 ps
source convolveMedium.tcl
## run all
Note: simulation done!
Time: 12658220 ns  Iteration: 1  Process: /apatb_convolveMedium_top/generate_sim_done_proc  File: C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/sim/vhdl/convolveMedium.autotb.vhd
Failure: NORMAL EXIT (note: failure is to force the simulator to stop)
Time: 12658220 ns  Iteration: 1  Process: /apatb_convolveMedium_top/generate_sim_done_proc  File: C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/sim/vhdl/convolveMedium.autotb.vhd
$finish called at time : 12658220 ns
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:29 . Memory (MB): peak = 217.977 ; gain = 0.000
## quit
INFO: [Common 17-206] Exiting xsim at Wed Dec 19 12:43:04 2018...
Test passed.
