Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sat Feb 29 01:17:14 2020
| Host         : GCS running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing -max_paths 50 -file timing.rpt
| Design       : fire2_squeeze
| Device       : 7vx690t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             2.281ns  (required time - arrival time)
  Source:                 genblk1[12].mac_i/mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm_reg[12][0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.244ns  (logic 1.161ns (51.728%)  route 1.083ns (48.272%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, unplaced)       0.584     1.657    genblk1[12].mac_i/clk
                         DSP48E1                                      r  genblk1[12].mac_i/mul_out_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.324     1.981 r  genblk1[12].mac_i/mul_out_reg/P[2]
                         net (fo=1, unplaced)         0.434     2.415    genblk1[12].mac_i/mul_out_reg_n_103
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.295     2.710 r  genblk1[12].mac_i/ofm_reg[12][2]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     2.710    genblk1[12].mac_i/ofm_reg[12][2]_i_5_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.760 r  genblk1[12].mac_i/ofm_reg[12][2]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     2.760    genblk1[12].mac_i/ofm_reg[12][2]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.810 r  genblk1[12].mac_i/ofm_reg[12][2]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.810    genblk1[12].mac_i/ofm_reg[12][2]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.860 r  genblk1[12].mac_i/ofm_reg[12][2]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.860    genblk1[12].mac_i/ofm_reg[12][2]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.910 r  genblk1[12].mac_i/ofm_reg[12][6]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.910    genblk1[12].mac_i/ofm_reg[12][6]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.960 r  genblk1[12].mac_i/ofm_reg[12][10]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.960    genblk1[12].mac_i/ofm_reg[12][10]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.010 r  genblk1[12].mac_i/ofm_reg[12][14]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.010    genblk1[12].mac_i/ofm_reg[12][14]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.116     3.126 r  genblk1[12].mac_i/ofm_reg[12][15]_i_2/O[2]
                         net (fo=2, unplaced)         0.255     3.381    ofmw2[12][31]
                         LUT4 (Prop_lut4_I3_O)        0.126     3.507 r  ofm[12][15]_i_1/O
                         net (fo=16, unplaced)        0.394     3.901    ofm[12][15]_i_1_n_0
                         FDRE                                         r  ofm_reg[12][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, unplaced)       0.439     6.368    clk_IBUF_BUFG
                         FDRE                                         r  ofm_reg[12][0]/C
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         FDRE (Setup_fdre_C_R)       -0.294     6.183    ofm_reg[12][0]
  -------------------------------------------------------------------
                         required time                          6.183    
                         arrival time                          -3.901    
  -------------------------------------------------------------------
                         slack                                  2.281    

Slack (MET) :             2.281ns  (required time - arrival time)
  Source:                 genblk1[12].mac_i/mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm_reg[12][10]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.244ns  (logic 1.161ns (51.728%)  route 1.083ns (48.272%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, unplaced)       0.584     1.657    genblk1[12].mac_i/clk
                         DSP48E1                                      r  genblk1[12].mac_i/mul_out_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.324     1.981 r  genblk1[12].mac_i/mul_out_reg/P[2]
                         net (fo=1, unplaced)         0.434     2.415    genblk1[12].mac_i/mul_out_reg_n_103
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.295     2.710 r  genblk1[12].mac_i/ofm_reg[12][2]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     2.710    genblk1[12].mac_i/ofm_reg[12][2]_i_5_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.760 r  genblk1[12].mac_i/ofm_reg[12][2]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     2.760    genblk1[12].mac_i/ofm_reg[12][2]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.810 r  genblk1[12].mac_i/ofm_reg[12][2]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.810    genblk1[12].mac_i/ofm_reg[12][2]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.860 r  genblk1[12].mac_i/ofm_reg[12][2]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.860    genblk1[12].mac_i/ofm_reg[12][2]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.910 r  genblk1[12].mac_i/ofm_reg[12][6]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.910    genblk1[12].mac_i/ofm_reg[12][6]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.960 r  genblk1[12].mac_i/ofm_reg[12][10]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.960    genblk1[12].mac_i/ofm_reg[12][10]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.010 r  genblk1[12].mac_i/ofm_reg[12][14]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.010    genblk1[12].mac_i/ofm_reg[12][14]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.116     3.126 r  genblk1[12].mac_i/ofm_reg[12][15]_i_2/O[2]
                         net (fo=2, unplaced)         0.255     3.381    ofmw2[12][31]
                         LUT4 (Prop_lut4_I3_O)        0.126     3.507 r  ofm[12][15]_i_1/O
                         net (fo=16, unplaced)        0.394     3.901    ofm[12][15]_i_1_n_0
                         FDRE                                         r  ofm_reg[12][10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, unplaced)       0.439     6.368    clk_IBUF_BUFG
                         FDRE                                         r  ofm_reg[12][10]/C
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         FDRE (Setup_fdre_C_R)       -0.294     6.183    ofm_reg[12][10]
  -------------------------------------------------------------------
                         required time                          6.183    
                         arrival time                          -3.901    
  -------------------------------------------------------------------
                         slack                                  2.281    

Slack (MET) :             2.281ns  (required time - arrival time)
  Source:                 genblk1[12].mac_i/mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm_reg[12][11]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.244ns  (logic 1.161ns (51.728%)  route 1.083ns (48.272%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, unplaced)       0.584     1.657    genblk1[12].mac_i/clk
                         DSP48E1                                      r  genblk1[12].mac_i/mul_out_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.324     1.981 r  genblk1[12].mac_i/mul_out_reg/P[2]
                         net (fo=1, unplaced)         0.434     2.415    genblk1[12].mac_i/mul_out_reg_n_103
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.295     2.710 r  genblk1[12].mac_i/ofm_reg[12][2]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     2.710    genblk1[12].mac_i/ofm_reg[12][2]_i_5_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.760 r  genblk1[12].mac_i/ofm_reg[12][2]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     2.760    genblk1[12].mac_i/ofm_reg[12][2]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.810 r  genblk1[12].mac_i/ofm_reg[12][2]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.810    genblk1[12].mac_i/ofm_reg[12][2]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.860 r  genblk1[12].mac_i/ofm_reg[12][2]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.860    genblk1[12].mac_i/ofm_reg[12][2]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.910 r  genblk1[12].mac_i/ofm_reg[12][6]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.910    genblk1[12].mac_i/ofm_reg[12][6]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.960 r  genblk1[12].mac_i/ofm_reg[12][10]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.960    genblk1[12].mac_i/ofm_reg[12][10]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.010 r  genblk1[12].mac_i/ofm_reg[12][14]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.010    genblk1[12].mac_i/ofm_reg[12][14]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.116     3.126 r  genblk1[12].mac_i/ofm_reg[12][15]_i_2/O[2]
                         net (fo=2, unplaced)         0.255     3.381    ofmw2[12][31]
                         LUT4 (Prop_lut4_I3_O)        0.126     3.507 r  ofm[12][15]_i_1/O
                         net (fo=16, unplaced)        0.394     3.901    ofm[12][15]_i_1_n_0
                         FDRE                                         r  ofm_reg[12][11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, unplaced)       0.439     6.368    clk_IBUF_BUFG
                         FDRE                                         r  ofm_reg[12][11]/C
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         FDRE (Setup_fdre_C_R)       -0.294     6.183    ofm_reg[12][11]
  -------------------------------------------------------------------
                         required time                          6.183    
                         arrival time                          -3.901    
  -------------------------------------------------------------------
                         slack                                  2.281    

Slack (MET) :             2.281ns  (required time - arrival time)
  Source:                 genblk1[12].mac_i/mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm_reg[12][12]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.244ns  (logic 1.161ns (51.728%)  route 1.083ns (48.272%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, unplaced)       0.584     1.657    genblk1[12].mac_i/clk
                         DSP48E1                                      r  genblk1[12].mac_i/mul_out_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.324     1.981 r  genblk1[12].mac_i/mul_out_reg/P[2]
                         net (fo=1, unplaced)         0.434     2.415    genblk1[12].mac_i/mul_out_reg_n_103
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.295     2.710 r  genblk1[12].mac_i/ofm_reg[12][2]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     2.710    genblk1[12].mac_i/ofm_reg[12][2]_i_5_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.760 r  genblk1[12].mac_i/ofm_reg[12][2]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     2.760    genblk1[12].mac_i/ofm_reg[12][2]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.810 r  genblk1[12].mac_i/ofm_reg[12][2]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.810    genblk1[12].mac_i/ofm_reg[12][2]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.860 r  genblk1[12].mac_i/ofm_reg[12][2]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.860    genblk1[12].mac_i/ofm_reg[12][2]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.910 r  genblk1[12].mac_i/ofm_reg[12][6]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.910    genblk1[12].mac_i/ofm_reg[12][6]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.960 r  genblk1[12].mac_i/ofm_reg[12][10]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.960    genblk1[12].mac_i/ofm_reg[12][10]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.010 r  genblk1[12].mac_i/ofm_reg[12][14]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.010    genblk1[12].mac_i/ofm_reg[12][14]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.116     3.126 r  genblk1[12].mac_i/ofm_reg[12][15]_i_2/O[2]
                         net (fo=2, unplaced)         0.255     3.381    ofmw2[12][31]
                         LUT4 (Prop_lut4_I3_O)        0.126     3.507 r  ofm[12][15]_i_1/O
                         net (fo=16, unplaced)        0.394     3.901    ofm[12][15]_i_1_n_0
                         FDRE                                         r  ofm_reg[12][12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, unplaced)       0.439     6.368    clk_IBUF_BUFG
                         FDRE                                         r  ofm_reg[12][12]/C
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         FDRE (Setup_fdre_C_R)       -0.294     6.183    ofm_reg[12][12]
  -------------------------------------------------------------------
                         required time                          6.183    
                         arrival time                          -3.901    
  -------------------------------------------------------------------
                         slack                                  2.281    

Slack (MET) :             2.281ns  (required time - arrival time)
  Source:                 genblk1[12].mac_i/mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm_reg[12][13]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.244ns  (logic 1.161ns (51.728%)  route 1.083ns (48.272%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, unplaced)       0.584     1.657    genblk1[12].mac_i/clk
                         DSP48E1                                      r  genblk1[12].mac_i/mul_out_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.324     1.981 r  genblk1[12].mac_i/mul_out_reg/P[2]
                         net (fo=1, unplaced)         0.434     2.415    genblk1[12].mac_i/mul_out_reg_n_103
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.295     2.710 r  genblk1[12].mac_i/ofm_reg[12][2]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     2.710    genblk1[12].mac_i/ofm_reg[12][2]_i_5_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.760 r  genblk1[12].mac_i/ofm_reg[12][2]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     2.760    genblk1[12].mac_i/ofm_reg[12][2]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.810 r  genblk1[12].mac_i/ofm_reg[12][2]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.810    genblk1[12].mac_i/ofm_reg[12][2]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.860 r  genblk1[12].mac_i/ofm_reg[12][2]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.860    genblk1[12].mac_i/ofm_reg[12][2]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.910 r  genblk1[12].mac_i/ofm_reg[12][6]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.910    genblk1[12].mac_i/ofm_reg[12][6]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.960 r  genblk1[12].mac_i/ofm_reg[12][10]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.960    genblk1[12].mac_i/ofm_reg[12][10]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.010 r  genblk1[12].mac_i/ofm_reg[12][14]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.010    genblk1[12].mac_i/ofm_reg[12][14]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.116     3.126 r  genblk1[12].mac_i/ofm_reg[12][15]_i_2/O[2]
                         net (fo=2, unplaced)         0.255     3.381    ofmw2[12][31]
                         LUT4 (Prop_lut4_I3_O)        0.126     3.507 r  ofm[12][15]_i_1/O
                         net (fo=16, unplaced)        0.394     3.901    ofm[12][15]_i_1_n_0
                         FDRE                                         r  ofm_reg[12][13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, unplaced)       0.439     6.368    clk_IBUF_BUFG
                         FDRE                                         r  ofm_reg[12][13]/C
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         FDRE (Setup_fdre_C_R)       -0.294     6.183    ofm_reg[12][13]
  -------------------------------------------------------------------
                         required time                          6.183    
                         arrival time                          -3.901    
  -------------------------------------------------------------------
                         slack                                  2.281    

Slack (MET) :             2.281ns  (required time - arrival time)
  Source:                 genblk1[12].mac_i/mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm_reg[12][14]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.244ns  (logic 1.161ns (51.728%)  route 1.083ns (48.272%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, unplaced)       0.584     1.657    genblk1[12].mac_i/clk
                         DSP48E1                                      r  genblk1[12].mac_i/mul_out_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.324     1.981 r  genblk1[12].mac_i/mul_out_reg/P[2]
                         net (fo=1, unplaced)         0.434     2.415    genblk1[12].mac_i/mul_out_reg_n_103
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.295     2.710 r  genblk1[12].mac_i/ofm_reg[12][2]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     2.710    genblk1[12].mac_i/ofm_reg[12][2]_i_5_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.760 r  genblk1[12].mac_i/ofm_reg[12][2]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     2.760    genblk1[12].mac_i/ofm_reg[12][2]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.810 r  genblk1[12].mac_i/ofm_reg[12][2]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.810    genblk1[12].mac_i/ofm_reg[12][2]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.860 r  genblk1[12].mac_i/ofm_reg[12][2]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.860    genblk1[12].mac_i/ofm_reg[12][2]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.910 r  genblk1[12].mac_i/ofm_reg[12][6]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.910    genblk1[12].mac_i/ofm_reg[12][6]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.960 r  genblk1[12].mac_i/ofm_reg[12][10]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.960    genblk1[12].mac_i/ofm_reg[12][10]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.010 r  genblk1[12].mac_i/ofm_reg[12][14]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.010    genblk1[12].mac_i/ofm_reg[12][14]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.116     3.126 r  genblk1[12].mac_i/ofm_reg[12][15]_i_2/O[2]
                         net (fo=2, unplaced)         0.255     3.381    ofmw2[12][31]
                         LUT4 (Prop_lut4_I3_O)        0.126     3.507 r  ofm[12][15]_i_1/O
                         net (fo=16, unplaced)        0.394     3.901    ofm[12][15]_i_1_n_0
                         FDRE                                         r  ofm_reg[12][14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, unplaced)       0.439     6.368    clk_IBUF_BUFG
                         FDRE                                         r  ofm_reg[12][14]/C
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         FDRE (Setup_fdre_C_R)       -0.294     6.183    ofm_reg[12][14]
  -------------------------------------------------------------------
                         required time                          6.183    
                         arrival time                          -3.901    
  -------------------------------------------------------------------
                         slack                                  2.281    

Slack (MET) :             2.281ns  (required time - arrival time)
  Source:                 genblk1[12].mac_i/mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm_reg[12][15]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.244ns  (logic 1.161ns (51.728%)  route 1.083ns (48.272%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, unplaced)       0.584     1.657    genblk1[12].mac_i/clk
                         DSP48E1                                      r  genblk1[12].mac_i/mul_out_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.324     1.981 r  genblk1[12].mac_i/mul_out_reg/P[2]
                         net (fo=1, unplaced)         0.434     2.415    genblk1[12].mac_i/mul_out_reg_n_103
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.295     2.710 r  genblk1[12].mac_i/ofm_reg[12][2]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     2.710    genblk1[12].mac_i/ofm_reg[12][2]_i_5_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.760 r  genblk1[12].mac_i/ofm_reg[12][2]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     2.760    genblk1[12].mac_i/ofm_reg[12][2]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.810 r  genblk1[12].mac_i/ofm_reg[12][2]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.810    genblk1[12].mac_i/ofm_reg[12][2]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.860 r  genblk1[12].mac_i/ofm_reg[12][2]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.860    genblk1[12].mac_i/ofm_reg[12][2]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.910 r  genblk1[12].mac_i/ofm_reg[12][6]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.910    genblk1[12].mac_i/ofm_reg[12][6]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.960 r  genblk1[12].mac_i/ofm_reg[12][10]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.960    genblk1[12].mac_i/ofm_reg[12][10]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.010 r  genblk1[12].mac_i/ofm_reg[12][14]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.010    genblk1[12].mac_i/ofm_reg[12][14]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.116     3.126 r  genblk1[12].mac_i/ofm_reg[12][15]_i_2/O[2]
                         net (fo=2, unplaced)         0.255     3.381    ofmw2[12][31]
                         LUT4 (Prop_lut4_I3_O)        0.126     3.507 r  ofm[12][15]_i_1/O
                         net (fo=16, unplaced)        0.394     3.901    ofm[12][15]_i_1_n_0
                         FDRE                                         r  ofm_reg[12][15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, unplaced)       0.439     6.368    clk_IBUF_BUFG
                         FDRE                                         r  ofm_reg[12][15]/C
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         FDRE (Setup_fdre_C_R)       -0.294     6.183    ofm_reg[12][15]
  -------------------------------------------------------------------
                         required time                          6.183    
                         arrival time                          -3.901    
  -------------------------------------------------------------------
                         slack                                  2.281    

Slack (MET) :             2.281ns  (required time - arrival time)
  Source:                 genblk1[12].mac_i/mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm_reg[12][1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.244ns  (logic 1.161ns (51.728%)  route 1.083ns (48.272%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, unplaced)       0.584     1.657    genblk1[12].mac_i/clk
                         DSP48E1                                      r  genblk1[12].mac_i/mul_out_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.324     1.981 r  genblk1[12].mac_i/mul_out_reg/P[2]
                         net (fo=1, unplaced)         0.434     2.415    genblk1[12].mac_i/mul_out_reg_n_103
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.295     2.710 r  genblk1[12].mac_i/ofm_reg[12][2]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     2.710    genblk1[12].mac_i/ofm_reg[12][2]_i_5_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.760 r  genblk1[12].mac_i/ofm_reg[12][2]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     2.760    genblk1[12].mac_i/ofm_reg[12][2]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.810 r  genblk1[12].mac_i/ofm_reg[12][2]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.810    genblk1[12].mac_i/ofm_reg[12][2]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.860 r  genblk1[12].mac_i/ofm_reg[12][2]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.860    genblk1[12].mac_i/ofm_reg[12][2]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.910 r  genblk1[12].mac_i/ofm_reg[12][6]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.910    genblk1[12].mac_i/ofm_reg[12][6]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.960 r  genblk1[12].mac_i/ofm_reg[12][10]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.960    genblk1[12].mac_i/ofm_reg[12][10]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.010 r  genblk1[12].mac_i/ofm_reg[12][14]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.010    genblk1[12].mac_i/ofm_reg[12][14]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.116     3.126 r  genblk1[12].mac_i/ofm_reg[12][15]_i_2/O[2]
                         net (fo=2, unplaced)         0.255     3.381    ofmw2[12][31]
                         LUT4 (Prop_lut4_I3_O)        0.126     3.507 r  ofm[12][15]_i_1/O
                         net (fo=16, unplaced)        0.394     3.901    ofm[12][15]_i_1_n_0
                         FDRE                                         r  ofm_reg[12][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, unplaced)       0.439     6.368    clk_IBUF_BUFG
                         FDRE                                         r  ofm_reg[12][1]/C
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         FDRE (Setup_fdre_C_R)       -0.294     6.183    ofm_reg[12][1]
  -------------------------------------------------------------------
                         required time                          6.183    
                         arrival time                          -3.901    
  -------------------------------------------------------------------
                         slack                                  2.281    

Slack (MET) :             2.281ns  (required time - arrival time)
  Source:                 genblk1[12].mac_i/mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm_reg[12][2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.244ns  (logic 1.161ns (51.728%)  route 1.083ns (48.272%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, unplaced)       0.584     1.657    genblk1[12].mac_i/clk
                         DSP48E1                                      r  genblk1[12].mac_i/mul_out_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.324     1.981 r  genblk1[12].mac_i/mul_out_reg/P[2]
                         net (fo=1, unplaced)         0.434     2.415    genblk1[12].mac_i/mul_out_reg_n_103
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.295     2.710 r  genblk1[12].mac_i/ofm_reg[12][2]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     2.710    genblk1[12].mac_i/ofm_reg[12][2]_i_5_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.760 r  genblk1[12].mac_i/ofm_reg[12][2]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     2.760    genblk1[12].mac_i/ofm_reg[12][2]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.810 r  genblk1[12].mac_i/ofm_reg[12][2]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.810    genblk1[12].mac_i/ofm_reg[12][2]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.860 r  genblk1[12].mac_i/ofm_reg[12][2]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.860    genblk1[12].mac_i/ofm_reg[12][2]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.910 r  genblk1[12].mac_i/ofm_reg[12][6]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.910    genblk1[12].mac_i/ofm_reg[12][6]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.960 r  genblk1[12].mac_i/ofm_reg[12][10]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.960    genblk1[12].mac_i/ofm_reg[12][10]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.010 r  genblk1[12].mac_i/ofm_reg[12][14]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.010    genblk1[12].mac_i/ofm_reg[12][14]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.116     3.126 r  genblk1[12].mac_i/ofm_reg[12][15]_i_2/O[2]
                         net (fo=2, unplaced)         0.255     3.381    ofmw2[12][31]
                         LUT4 (Prop_lut4_I3_O)        0.126     3.507 r  ofm[12][15]_i_1/O
                         net (fo=16, unplaced)        0.394     3.901    ofm[12][15]_i_1_n_0
                         FDRE                                         r  ofm_reg[12][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, unplaced)       0.439     6.368    clk_IBUF_BUFG
                         FDRE                                         r  ofm_reg[12][2]/C
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         FDRE (Setup_fdre_C_R)       -0.294     6.183    ofm_reg[12][2]
  -------------------------------------------------------------------
                         required time                          6.183    
                         arrival time                          -3.901    
  -------------------------------------------------------------------
                         slack                                  2.281    

Slack (MET) :             2.281ns  (required time - arrival time)
  Source:                 genblk1[12].mac_i/mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm_reg[12][3]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.244ns  (logic 1.161ns (51.728%)  route 1.083ns (48.272%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, unplaced)       0.584     1.657    genblk1[12].mac_i/clk
                         DSP48E1                                      r  genblk1[12].mac_i/mul_out_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.324     1.981 r  genblk1[12].mac_i/mul_out_reg/P[2]
                         net (fo=1, unplaced)         0.434     2.415    genblk1[12].mac_i/mul_out_reg_n_103
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.295     2.710 r  genblk1[12].mac_i/ofm_reg[12][2]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     2.710    genblk1[12].mac_i/ofm_reg[12][2]_i_5_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.760 r  genblk1[12].mac_i/ofm_reg[12][2]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     2.760    genblk1[12].mac_i/ofm_reg[12][2]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.810 r  genblk1[12].mac_i/ofm_reg[12][2]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.810    genblk1[12].mac_i/ofm_reg[12][2]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.860 r  genblk1[12].mac_i/ofm_reg[12][2]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.860    genblk1[12].mac_i/ofm_reg[12][2]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.910 r  genblk1[12].mac_i/ofm_reg[12][6]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.910    genblk1[12].mac_i/ofm_reg[12][6]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.960 r  genblk1[12].mac_i/ofm_reg[12][10]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.960    genblk1[12].mac_i/ofm_reg[12][10]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.010 r  genblk1[12].mac_i/ofm_reg[12][14]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.010    genblk1[12].mac_i/ofm_reg[12][14]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.116     3.126 r  genblk1[12].mac_i/ofm_reg[12][15]_i_2/O[2]
                         net (fo=2, unplaced)         0.255     3.381    ofmw2[12][31]
                         LUT4 (Prop_lut4_I3_O)        0.126     3.507 r  ofm[12][15]_i_1/O
                         net (fo=16, unplaced)        0.394     3.901    ofm[12][15]_i_1_n_0
                         FDRE                                         r  ofm_reg[12][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, unplaced)       0.439     6.368    clk_IBUF_BUFG
                         FDRE                                         r  ofm_reg[12][3]/C
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         FDRE (Setup_fdre_C_R)       -0.294     6.183    ofm_reg[12][3]
  -------------------------------------------------------------------
                         required time                          6.183    
                         arrival time                          -3.901    
  -------------------------------------------------------------------
                         slack                                  2.281    

Slack (MET) :             2.281ns  (required time - arrival time)
  Source:                 genblk1[12].mac_i/mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm_reg[12][4]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.244ns  (logic 1.161ns (51.728%)  route 1.083ns (48.272%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, unplaced)       0.584     1.657    genblk1[12].mac_i/clk
                         DSP48E1                                      r  genblk1[12].mac_i/mul_out_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.324     1.981 r  genblk1[12].mac_i/mul_out_reg/P[2]
                         net (fo=1, unplaced)         0.434     2.415    genblk1[12].mac_i/mul_out_reg_n_103
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.295     2.710 r  genblk1[12].mac_i/ofm_reg[12][2]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     2.710    genblk1[12].mac_i/ofm_reg[12][2]_i_5_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.760 r  genblk1[12].mac_i/ofm_reg[12][2]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     2.760    genblk1[12].mac_i/ofm_reg[12][2]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.810 r  genblk1[12].mac_i/ofm_reg[12][2]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.810    genblk1[12].mac_i/ofm_reg[12][2]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.860 r  genblk1[12].mac_i/ofm_reg[12][2]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.860    genblk1[12].mac_i/ofm_reg[12][2]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.910 r  genblk1[12].mac_i/ofm_reg[12][6]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.910    genblk1[12].mac_i/ofm_reg[12][6]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.960 r  genblk1[12].mac_i/ofm_reg[12][10]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.960    genblk1[12].mac_i/ofm_reg[12][10]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.010 r  genblk1[12].mac_i/ofm_reg[12][14]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.010    genblk1[12].mac_i/ofm_reg[12][14]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.116     3.126 r  genblk1[12].mac_i/ofm_reg[12][15]_i_2/O[2]
                         net (fo=2, unplaced)         0.255     3.381    ofmw2[12][31]
                         LUT4 (Prop_lut4_I3_O)        0.126     3.507 r  ofm[12][15]_i_1/O
                         net (fo=16, unplaced)        0.394     3.901    ofm[12][15]_i_1_n_0
                         FDRE                                         r  ofm_reg[12][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, unplaced)       0.439     6.368    clk_IBUF_BUFG
                         FDRE                                         r  ofm_reg[12][4]/C
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         FDRE (Setup_fdre_C_R)       -0.294     6.183    ofm_reg[12][4]
  -------------------------------------------------------------------
                         required time                          6.183    
                         arrival time                          -3.901    
  -------------------------------------------------------------------
                         slack                                  2.281    

Slack (MET) :             2.281ns  (required time - arrival time)
  Source:                 genblk1[12].mac_i/mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm_reg[12][5]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.244ns  (logic 1.161ns (51.728%)  route 1.083ns (48.272%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, unplaced)       0.584     1.657    genblk1[12].mac_i/clk
                         DSP48E1                                      r  genblk1[12].mac_i/mul_out_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.324     1.981 r  genblk1[12].mac_i/mul_out_reg/P[2]
                         net (fo=1, unplaced)         0.434     2.415    genblk1[12].mac_i/mul_out_reg_n_103
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.295     2.710 r  genblk1[12].mac_i/ofm_reg[12][2]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     2.710    genblk1[12].mac_i/ofm_reg[12][2]_i_5_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.760 r  genblk1[12].mac_i/ofm_reg[12][2]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     2.760    genblk1[12].mac_i/ofm_reg[12][2]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.810 r  genblk1[12].mac_i/ofm_reg[12][2]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.810    genblk1[12].mac_i/ofm_reg[12][2]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.860 r  genblk1[12].mac_i/ofm_reg[12][2]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.860    genblk1[12].mac_i/ofm_reg[12][2]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.910 r  genblk1[12].mac_i/ofm_reg[12][6]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.910    genblk1[12].mac_i/ofm_reg[12][6]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.960 r  genblk1[12].mac_i/ofm_reg[12][10]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.960    genblk1[12].mac_i/ofm_reg[12][10]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.010 r  genblk1[12].mac_i/ofm_reg[12][14]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.010    genblk1[12].mac_i/ofm_reg[12][14]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.116     3.126 r  genblk1[12].mac_i/ofm_reg[12][15]_i_2/O[2]
                         net (fo=2, unplaced)         0.255     3.381    ofmw2[12][31]
                         LUT4 (Prop_lut4_I3_O)        0.126     3.507 r  ofm[12][15]_i_1/O
                         net (fo=16, unplaced)        0.394     3.901    ofm[12][15]_i_1_n_0
                         FDRE                                         r  ofm_reg[12][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, unplaced)       0.439     6.368    clk_IBUF_BUFG
                         FDRE                                         r  ofm_reg[12][5]/C
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         FDRE (Setup_fdre_C_R)       -0.294     6.183    ofm_reg[12][5]
  -------------------------------------------------------------------
                         required time                          6.183    
                         arrival time                          -3.901    
  -------------------------------------------------------------------
                         slack                                  2.281    

Slack (MET) :             2.281ns  (required time - arrival time)
  Source:                 genblk1[12].mac_i/mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm_reg[12][6]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.244ns  (logic 1.161ns (51.728%)  route 1.083ns (48.272%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, unplaced)       0.584     1.657    genblk1[12].mac_i/clk
                         DSP48E1                                      r  genblk1[12].mac_i/mul_out_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.324     1.981 r  genblk1[12].mac_i/mul_out_reg/P[2]
                         net (fo=1, unplaced)         0.434     2.415    genblk1[12].mac_i/mul_out_reg_n_103
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.295     2.710 r  genblk1[12].mac_i/ofm_reg[12][2]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     2.710    genblk1[12].mac_i/ofm_reg[12][2]_i_5_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.760 r  genblk1[12].mac_i/ofm_reg[12][2]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     2.760    genblk1[12].mac_i/ofm_reg[12][2]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.810 r  genblk1[12].mac_i/ofm_reg[12][2]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.810    genblk1[12].mac_i/ofm_reg[12][2]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.860 r  genblk1[12].mac_i/ofm_reg[12][2]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.860    genblk1[12].mac_i/ofm_reg[12][2]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.910 r  genblk1[12].mac_i/ofm_reg[12][6]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.910    genblk1[12].mac_i/ofm_reg[12][6]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.960 r  genblk1[12].mac_i/ofm_reg[12][10]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.960    genblk1[12].mac_i/ofm_reg[12][10]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.010 r  genblk1[12].mac_i/ofm_reg[12][14]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.010    genblk1[12].mac_i/ofm_reg[12][14]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.116     3.126 r  genblk1[12].mac_i/ofm_reg[12][15]_i_2/O[2]
                         net (fo=2, unplaced)         0.255     3.381    ofmw2[12][31]
                         LUT4 (Prop_lut4_I3_O)        0.126     3.507 r  ofm[12][15]_i_1/O
                         net (fo=16, unplaced)        0.394     3.901    ofm[12][15]_i_1_n_0
                         FDRE                                         r  ofm_reg[12][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, unplaced)       0.439     6.368    clk_IBUF_BUFG
                         FDRE                                         r  ofm_reg[12][6]/C
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         FDRE (Setup_fdre_C_R)       -0.294     6.183    ofm_reg[12][6]
  -------------------------------------------------------------------
                         required time                          6.183    
                         arrival time                          -3.901    
  -------------------------------------------------------------------
                         slack                                  2.281    

Slack (MET) :             2.281ns  (required time - arrival time)
  Source:                 genblk1[12].mac_i/mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm_reg[12][7]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.244ns  (logic 1.161ns (51.728%)  route 1.083ns (48.272%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, unplaced)       0.584     1.657    genblk1[12].mac_i/clk
                         DSP48E1                                      r  genblk1[12].mac_i/mul_out_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.324     1.981 r  genblk1[12].mac_i/mul_out_reg/P[2]
                         net (fo=1, unplaced)         0.434     2.415    genblk1[12].mac_i/mul_out_reg_n_103
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.295     2.710 r  genblk1[12].mac_i/ofm_reg[12][2]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     2.710    genblk1[12].mac_i/ofm_reg[12][2]_i_5_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.760 r  genblk1[12].mac_i/ofm_reg[12][2]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     2.760    genblk1[12].mac_i/ofm_reg[12][2]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.810 r  genblk1[12].mac_i/ofm_reg[12][2]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.810    genblk1[12].mac_i/ofm_reg[12][2]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.860 r  genblk1[12].mac_i/ofm_reg[12][2]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.860    genblk1[12].mac_i/ofm_reg[12][2]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.910 r  genblk1[12].mac_i/ofm_reg[12][6]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.910    genblk1[12].mac_i/ofm_reg[12][6]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.960 r  genblk1[12].mac_i/ofm_reg[12][10]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.960    genblk1[12].mac_i/ofm_reg[12][10]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.010 r  genblk1[12].mac_i/ofm_reg[12][14]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.010    genblk1[12].mac_i/ofm_reg[12][14]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.116     3.126 r  genblk1[12].mac_i/ofm_reg[12][15]_i_2/O[2]
                         net (fo=2, unplaced)         0.255     3.381    ofmw2[12][31]
                         LUT4 (Prop_lut4_I3_O)        0.126     3.507 r  ofm[12][15]_i_1/O
                         net (fo=16, unplaced)        0.394     3.901    ofm[12][15]_i_1_n_0
                         FDRE                                         r  ofm_reg[12][7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, unplaced)       0.439     6.368    clk_IBUF_BUFG
                         FDRE                                         r  ofm_reg[12][7]/C
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         FDRE (Setup_fdre_C_R)       -0.294     6.183    ofm_reg[12][7]
  -------------------------------------------------------------------
                         required time                          6.183    
                         arrival time                          -3.901    
  -------------------------------------------------------------------
                         slack                                  2.281    

Slack (MET) :             2.281ns  (required time - arrival time)
  Source:                 genblk1[12].mac_i/mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm_reg[12][8]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.244ns  (logic 1.161ns (51.728%)  route 1.083ns (48.272%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, unplaced)       0.584     1.657    genblk1[12].mac_i/clk
                         DSP48E1                                      r  genblk1[12].mac_i/mul_out_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.324     1.981 r  genblk1[12].mac_i/mul_out_reg/P[2]
                         net (fo=1, unplaced)         0.434     2.415    genblk1[12].mac_i/mul_out_reg_n_103
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.295     2.710 r  genblk1[12].mac_i/ofm_reg[12][2]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     2.710    genblk1[12].mac_i/ofm_reg[12][2]_i_5_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.760 r  genblk1[12].mac_i/ofm_reg[12][2]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     2.760    genblk1[12].mac_i/ofm_reg[12][2]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.810 r  genblk1[12].mac_i/ofm_reg[12][2]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.810    genblk1[12].mac_i/ofm_reg[12][2]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.860 r  genblk1[12].mac_i/ofm_reg[12][2]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.860    genblk1[12].mac_i/ofm_reg[12][2]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.910 r  genblk1[12].mac_i/ofm_reg[12][6]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.910    genblk1[12].mac_i/ofm_reg[12][6]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.960 r  genblk1[12].mac_i/ofm_reg[12][10]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.960    genblk1[12].mac_i/ofm_reg[12][10]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.010 r  genblk1[12].mac_i/ofm_reg[12][14]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.010    genblk1[12].mac_i/ofm_reg[12][14]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.116     3.126 r  genblk1[12].mac_i/ofm_reg[12][15]_i_2/O[2]
                         net (fo=2, unplaced)         0.255     3.381    ofmw2[12][31]
                         LUT4 (Prop_lut4_I3_O)        0.126     3.507 r  ofm[12][15]_i_1/O
                         net (fo=16, unplaced)        0.394     3.901    ofm[12][15]_i_1_n_0
                         FDRE                                         r  ofm_reg[12][8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, unplaced)       0.439     6.368    clk_IBUF_BUFG
                         FDRE                                         r  ofm_reg[12][8]/C
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         FDRE (Setup_fdre_C_R)       -0.294     6.183    ofm_reg[12][8]
  -------------------------------------------------------------------
                         required time                          6.183    
                         arrival time                          -3.901    
  -------------------------------------------------------------------
                         slack                                  2.281    

Slack (MET) :             2.281ns  (required time - arrival time)
  Source:                 genblk1[12].mac_i/mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm_reg[12][9]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.244ns  (logic 1.161ns (51.728%)  route 1.083ns (48.272%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, unplaced)       0.584     1.657    genblk1[12].mac_i/clk
                         DSP48E1                                      r  genblk1[12].mac_i/mul_out_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.324     1.981 r  genblk1[12].mac_i/mul_out_reg/P[2]
                         net (fo=1, unplaced)         0.434     2.415    genblk1[12].mac_i/mul_out_reg_n_103
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.295     2.710 r  genblk1[12].mac_i/ofm_reg[12][2]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     2.710    genblk1[12].mac_i/ofm_reg[12][2]_i_5_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.760 r  genblk1[12].mac_i/ofm_reg[12][2]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     2.760    genblk1[12].mac_i/ofm_reg[12][2]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.810 r  genblk1[12].mac_i/ofm_reg[12][2]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.810    genblk1[12].mac_i/ofm_reg[12][2]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.860 r  genblk1[12].mac_i/ofm_reg[12][2]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.860    genblk1[12].mac_i/ofm_reg[12][2]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.910 r  genblk1[12].mac_i/ofm_reg[12][6]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.910    genblk1[12].mac_i/ofm_reg[12][6]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.960 r  genblk1[12].mac_i/ofm_reg[12][10]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.960    genblk1[12].mac_i/ofm_reg[12][10]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.010 r  genblk1[12].mac_i/ofm_reg[12][14]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.010    genblk1[12].mac_i/ofm_reg[12][14]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.116     3.126 r  genblk1[12].mac_i/ofm_reg[12][15]_i_2/O[2]
                         net (fo=2, unplaced)         0.255     3.381    ofmw2[12][31]
                         LUT4 (Prop_lut4_I3_O)        0.126     3.507 r  ofm[12][15]_i_1/O
                         net (fo=16, unplaced)        0.394     3.901    ofm[12][15]_i_1_n_0
                         FDRE                                         r  ofm_reg[12][9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, unplaced)       0.439     6.368    clk_IBUF_BUFG
                         FDRE                                         r  ofm_reg[12][9]/C
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         FDRE (Setup_fdre_C_R)       -0.294     6.183    ofm_reg[12][9]
  -------------------------------------------------------------------
                         required time                          6.183    
                         arrival time                          -3.901    
  -------------------------------------------------------------------
                         slack                                  2.281    

Slack (MET) :             2.281ns  (required time - arrival time)
  Source:                 genblk1[13].mac_i/mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm_reg[13][0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.244ns  (logic 1.161ns (51.728%)  route 1.083ns (48.272%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, unplaced)       0.584     1.657    genblk1[13].mac_i/clk
                         DSP48E1                                      r  genblk1[13].mac_i/mul_out_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.324     1.981 r  genblk1[13].mac_i/mul_out_reg/P[2]
                         net (fo=1, unplaced)         0.434     2.415    genblk1[13].mac_i/mul_out_reg_n_103
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.295     2.710 r  genblk1[13].mac_i/ofm_reg[13][2]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     2.710    genblk1[13].mac_i/ofm_reg[13][2]_i_5_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.760 r  genblk1[13].mac_i/ofm_reg[13][2]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     2.760    genblk1[13].mac_i/ofm_reg[13][2]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.810 r  genblk1[13].mac_i/ofm_reg[13][2]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.810    genblk1[13].mac_i/ofm_reg[13][2]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.860 r  genblk1[13].mac_i/ofm_reg[13][2]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.860    genblk1[13].mac_i/ofm_reg[13][2]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.910 r  genblk1[13].mac_i/ofm_reg[13][6]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.910    genblk1[13].mac_i/ofm_reg[13][6]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.960 r  genblk1[13].mac_i/ofm_reg[13][10]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.960    genblk1[13].mac_i/ofm_reg[13][10]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.010 r  genblk1[13].mac_i/ofm_reg[13][14]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.010    genblk1[13].mac_i/ofm_reg[13][14]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.116     3.126 r  genblk1[13].mac_i/ofm_reg[13][15]_i_2/O[2]
                         net (fo=2, unplaced)         0.255     3.381    ofmw2[13][31]
                         LUT4 (Prop_lut4_I3_O)        0.126     3.507 r  ofm[13][15]_i_1/O
                         net (fo=16, unplaced)        0.394     3.901    ofm[13][15]_i_1_n_0
                         FDRE                                         r  ofm_reg[13][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, unplaced)       0.439     6.368    clk_IBUF_BUFG
                         FDRE                                         r  ofm_reg[13][0]/C
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         FDRE (Setup_fdre_C_R)       -0.294     6.183    ofm_reg[13][0]
  -------------------------------------------------------------------
                         required time                          6.183    
                         arrival time                          -3.901    
  -------------------------------------------------------------------
                         slack                                  2.281    

Slack (MET) :             2.281ns  (required time - arrival time)
  Source:                 genblk1[13].mac_i/mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm_reg[13][10]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.244ns  (logic 1.161ns (51.728%)  route 1.083ns (48.272%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, unplaced)       0.584     1.657    genblk1[13].mac_i/clk
                         DSP48E1                                      r  genblk1[13].mac_i/mul_out_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.324     1.981 r  genblk1[13].mac_i/mul_out_reg/P[2]
                         net (fo=1, unplaced)         0.434     2.415    genblk1[13].mac_i/mul_out_reg_n_103
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.295     2.710 r  genblk1[13].mac_i/ofm_reg[13][2]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     2.710    genblk1[13].mac_i/ofm_reg[13][2]_i_5_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.760 r  genblk1[13].mac_i/ofm_reg[13][2]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     2.760    genblk1[13].mac_i/ofm_reg[13][2]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.810 r  genblk1[13].mac_i/ofm_reg[13][2]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.810    genblk1[13].mac_i/ofm_reg[13][2]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.860 r  genblk1[13].mac_i/ofm_reg[13][2]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.860    genblk1[13].mac_i/ofm_reg[13][2]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.910 r  genblk1[13].mac_i/ofm_reg[13][6]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.910    genblk1[13].mac_i/ofm_reg[13][6]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.960 r  genblk1[13].mac_i/ofm_reg[13][10]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.960    genblk1[13].mac_i/ofm_reg[13][10]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.010 r  genblk1[13].mac_i/ofm_reg[13][14]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.010    genblk1[13].mac_i/ofm_reg[13][14]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.116     3.126 r  genblk1[13].mac_i/ofm_reg[13][15]_i_2/O[2]
                         net (fo=2, unplaced)         0.255     3.381    ofmw2[13][31]
                         LUT4 (Prop_lut4_I3_O)        0.126     3.507 r  ofm[13][15]_i_1/O
                         net (fo=16, unplaced)        0.394     3.901    ofm[13][15]_i_1_n_0
                         FDRE                                         r  ofm_reg[13][10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, unplaced)       0.439     6.368    clk_IBUF_BUFG
                         FDRE                                         r  ofm_reg[13][10]/C
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         FDRE (Setup_fdre_C_R)       -0.294     6.183    ofm_reg[13][10]
  -------------------------------------------------------------------
                         required time                          6.183    
                         arrival time                          -3.901    
  -------------------------------------------------------------------
                         slack                                  2.281    

Slack (MET) :             2.281ns  (required time - arrival time)
  Source:                 genblk1[13].mac_i/mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm_reg[13][11]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.244ns  (logic 1.161ns (51.728%)  route 1.083ns (48.272%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, unplaced)       0.584     1.657    genblk1[13].mac_i/clk
                         DSP48E1                                      r  genblk1[13].mac_i/mul_out_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.324     1.981 r  genblk1[13].mac_i/mul_out_reg/P[2]
                         net (fo=1, unplaced)         0.434     2.415    genblk1[13].mac_i/mul_out_reg_n_103
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.295     2.710 r  genblk1[13].mac_i/ofm_reg[13][2]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     2.710    genblk1[13].mac_i/ofm_reg[13][2]_i_5_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.760 r  genblk1[13].mac_i/ofm_reg[13][2]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     2.760    genblk1[13].mac_i/ofm_reg[13][2]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.810 r  genblk1[13].mac_i/ofm_reg[13][2]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.810    genblk1[13].mac_i/ofm_reg[13][2]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.860 r  genblk1[13].mac_i/ofm_reg[13][2]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.860    genblk1[13].mac_i/ofm_reg[13][2]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.910 r  genblk1[13].mac_i/ofm_reg[13][6]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.910    genblk1[13].mac_i/ofm_reg[13][6]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.960 r  genblk1[13].mac_i/ofm_reg[13][10]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.960    genblk1[13].mac_i/ofm_reg[13][10]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.010 r  genblk1[13].mac_i/ofm_reg[13][14]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.010    genblk1[13].mac_i/ofm_reg[13][14]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.116     3.126 r  genblk1[13].mac_i/ofm_reg[13][15]_i_2/O[2]
                         net (fo=2, unplaced)         0.255     3.381    ofmw2[13][31]
                         LUT4 (Prop_lut4_I3_O)        0.126     3.507 r  ofm[13][15]_i_1/O
                         net (fo=16, unplaced)        0.394     3.901    ofm[13][15]_i_1_n_0
                         FDRE                                         r  ofm_reg[13][11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, unplaced)       0.439     6.368    clk_IBUF_BUFG
                         FDRE                                         r  ofm_reg[13][11]/C
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         FDRE (Setup_fdre_C_R)       -0.294     6.183    ofm_reg[13][11]
  -------------------------------------------------------------------
                         required time                          6.183    
                         arrival time                          -3.901    
  -------------------------------------------------------------------
                         slack                                  2.281    

Slack (MET) :             2.281ns  (required time - arrival time)
  Source:                 genblk1[13].mac_i/mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm_reg[13][12]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.244ns  (logic 1.161ns (51.728%)  route 1.083ns (48.272%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, unplaced)       0.584     1.657    genblk1[13].mac_i/clk
                         DSP48E1                                      r  genblk1[13].mac_i/mul_out_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.324     1.981 r  genblk1[13].mac_i/mul_out_reg/P[2]
                         net (fo=1, unplaced)         0.434     2.415    genblk1[13].mac_i/mul_out_reg_n_103
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.295     2.710 r  genblk1[13].mac_i/ofm_reg[13][2]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     2.710    genblk1[13].mac_i/ofm_reg[13][2]_i_5_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.760 r  genblk1[13].mac_i/ofm_reg[13][2]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     2.760    genblk1[13].mac_i/ofm_reg[13][2]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.810 r  genblk1[13].mac_i/ofm_reg[13][2]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.810    genblk1[13].mac_i/ofm_reg[13][2]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.860 r  genblk1[13].mac_i/ofm_reg[13][2]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.860    genblk1[13].mac_i/ofm_reg[13][2]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.910 r  genblk1[13].mac_i/ofm_reg[13][6]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.910    genblk1[13].mac_i/ofm_reg[13][6]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.960 r  genblk1[13].mac_i/ofm_reg[13][10]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.960    genblk1[13].mac_i/ofm_reg[13][10]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.010 r  genblk1[13].mac_i/ofm_reg[13][14]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.010    genblk1[13].mac_i/ofm_reg[13][14]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.116     3.126 r  genblk1[13].mac_i/ofm_reg[13][15]_i_2/O[2]
                         net (fo=2, unplaced)         0.255     3.381    ofmw2[13][31]
                         LUT4 (Prop_lut4_I3_O)        0.126     3.507 r  ofm[13][15]_i_1/O
                         net (fo=16, unplaced)        0.394     3.901    ofm[13][15]_i_1_n_0
                         FDRE                                         r  ofm_reg[13][12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, unplaced)       0.439     6.368    clk_IBUF_BUFG
                         FDRE                                         r  ofm_reg[13][12]/C
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         FDRE (Setup_fdre_C_R)       -0.294     6.183    ofm_reg[13][12]
  -------------------------------------------------------------------
                         required time                          6.183    
                         arrival time                          -3.901    
  -------------------------------------------------------------------
                         slack                                  2.281    

Slack (MET) :             2.281ns  (required time - arrival time)
  Source:                 genblk1[13].mac_i/mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm_reg[13][13]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.244ns  (logic 1.161ns (51.728%)  route 1.083ns (48.272%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, unplaced)       0.584     1.657    genblk1[13].mac_i/clk
                         DSP48E1                                      r  genblk1[13].mac_i/mul_out_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.324     1.981 r  genblk1[13].mac_i/mul_out_reg/P[2]
                         net (fo=1, unplaced)         0.434     2.415    genblk1[13].mac_i/mul_out_reg_n_103
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.295     2.710 r  genblk1[13].mac_i/ofm_reg[13][2]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     2.710    genblk1[13].mac_i/ofm_reg[13][2]_i_5_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.760 r  genblk1[13].mac_i/ofm_reg[13][2]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     2.760    genblk1[13].mac_i/ofm_reg[13][2]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.810 r  genblk1[13].mac_i/ofm_reg[13][2]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.810    genblk1[13].mac_i/ofm_reg[13][2]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.860 r  genblk1[13].mac_i/ofm_reg[13][2]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.860    genblk1[13].mac_i/ofm_reg[13][2]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.910 r  genblk1[13].mac_i/ofm_reg[13][6]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.910    genblk1[13].mac_i/ofm_reg[13][6]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.960 r  genblk1[13].mac_i/ofm_reg[13][10]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.960    genblk1[13].mac_i/ofm_reg[13][10]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.010 r  genblk1[13].mac_i/ofm_reg[13][14]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.010    genblk1[13].mac_i/ofm_reg[13][14]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.116     3.126 r  genblk1[13].mac_i/ofm_reg[13][15]_i_2/O[2]
                         net (fo=2, unplaced)         0.255     3.381    ofmw2[13][31]
                         LUT4 (Prop_lut4_I3_O)        0.126     3.507 r  ofm[13][15]_i_1/O
                         net (fo=16, unplaced)        0.394     3.901    ofm[13][15]_i_1_n_0
                         FDRE                                         r  ofm_reg[13][13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, unplaced)       0.439     6.368    clk_IBUF_BUFG
                         FDRE                                         r  ofm_reg[13][13]/C
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         FDRE (Setup_fdre_C_R)       -0.294     6.183    ofm_reg[13][13]
  -------------------------------------------------------------------
                         required time                          6.183    
                         arrival time                          -3.901    
  -------------------------------------------------------------------
                         slack                                  2.281    

Slack (MET) :             2.281ns  (required time - arrival time)
  Source:                 genblk1[13].mac_i/mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm_reg[13][14]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.244ns  (logic 1.161ns (51.728%)  route 1.083ns (48.272%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, unplaced)       0.584     1.657    genblk1[13].mac_i/clk
                         DSP48E1                                      r  genblk1[13].mac_i/mul_out_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.324     1.981 r  genblk1[13].mac_i/mul_out_reg/P[2]
                         net (fo=1, unplaced)         0.434     2.415    genblk1[13].mac_i/mul_out_reg_n_103
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.295     2.710 r  genblk1[13].mac_i/ofm_reg[13][2]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     2.710    genblk1[13].mac_i/ofm_reg[13][2]_i_5_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.760 r  genblk1[13].mac_i/ofm_reg[13][2]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     2.760    genblk1[13].mac_i/ofm_reg[13][2]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.810 r  genblk1[13].mac_i/ofm_reg[13][2]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.810    genblk1[13].mac_i/ofm_reg[13][2]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.860 r  genblk1[13].mac_i/ofm_reg[13][2]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.860    genblk1[13].mac_i/ofm_reg[13][2]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.910 r  genblk1[13].mac_i/ofm_reg[13][6]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.910    genblk1[13].mac_i/ofm_reg[13][6]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.960 r  genblk1[13].mac_i/ofm_reg[13][10]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.960    genblk1[13].mac_i/ofm_reg[13][10]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.010 r  genblk1[13].mac_i/ofm_reg[13][14]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.010    genblk1[13].mac_i/ofm_reg[13][14]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.116     3.126 r  genblk1[13].mac_i/ofm_reg[13][15]_i_2/O[2]
                         net (fo=2, unplaced)         0.255     3.381    ofmw2[13][31]
                         LUT4 (Prop_lut4_I3_O)        0.126     3.507 r  ofm[13][15]_i_1/O
                         net (fo=16, unplaced)        0.394     3.901    ofm[13][15]_i_1_n_0
                         FDRE                                         r  ofm_reg[13][14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, unplaced)       0.439     6.368    clk_IBUF_BUFG
                         FDRE                                         r  ofm_reg[13][14]/C
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         FDRE (Setup_fdre_C_R)       -0.294     6.183    ofm_reg[13][14]
  -------------------------------------------------------------------
                         required time                          6.183    
                         arrival time                          -3.901    
  -------------------------------------------------------------------
                         slack                                  2.281    

Slack (MET) :             2.281ns  (required time - arrival time)
  Source:                 genblk1[13].mac_i/mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm_reg[13][15]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.244ns  (logic 1.161ns (51.728%)  route 1.083ns (48.272%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, unplaced)       0.584     1.657    genblk1[13].mac_i/clk
                         DSP48E1                                      r  genblk1[13].mac_i/mul_out_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.324     1.981 r  genblk1[13].mac_i/mul_out_reg/P[2]
                         net (fo=1, unplaced)         0.434     2.415    genblk1[13].mac_i/mul_out_reg_n_103
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.295     2.710 r  genblk1[13].mac_i/ofm_reg[13][2]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     2.710    genblk1[13].mac_i/ofm_reg[13][2]_i_5_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.760 r  genblk1[13].mac_i/ofm_reg[13][2]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     2.760    genblk1[13].mac_i/ofm_reg[13][2]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.810 r  genblk1[13].mac_i/ofm_reg[13][2]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.810    genblk1[13].mac_i/ofm_reg[13][2]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.860 r  genblk1[13].mac_i/ofm_reg[13][2]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.860    genblk1[13].mac_i/ofm_reg[13][2]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.910 r  genblk1[13].mac_i/ofm_reg[13][6]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.910    genblk1[13].mac_i/ofm_reg[13][6]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.960 r  genblk1[13].mac_i/ofm_reg[13][10]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.960    genblk1[13].mac_i/ofm_reg[13][10]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.010 r  genblk1[13].mac_i/ofm_reg[13][14]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.010    genblk1[13].mac_i/ofm_reg[13][14]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.116     3.126 r  genblk1[13].mac_i/ofm_reg[13][15]_i_2/O[2]
                         net (fo=2, unplaced)         0.255     3.381    ofmw2[13][31]
                         LUT4 (Prop_lut4_I3_O)        0.126     3.507 r  ofm[13][15]_i_1/O
                         net (fo=16, unplaced)        0.394     3.901    ofm[13][15]_i_1_n_0
                         FDRE                                         r  ofm_reg[13][15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, unplaced)       0.439     6.368    clk_IBUF_BUFG
                         FDRE                                         r  ofm_reg[13][15]/C
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         FDRE (Setup_fdre_C_R)       -0.294     6.183    ofm_reg[13][15]
  -------------------------------------------------------------------
                         required time                          6.183    
                         arrival time                          -3.901    
  -------------------------------------------------------------------
                         slack                                  2.281    

Slack (MET) :             2.281ns  (required time - arrival time)
  Source:                 genblk1[13].mac_i/mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm_reg[13][1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.244ns  (logic 1.161ns (51.728%)  route 1.083ns (48.272%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, unplaced)       0.584     1.657    genblk1[13].mac_i/clk
                         DSP48E1                                      r  genblk1[13].mac_i/mul_out_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.324     1.981 r  genblk1[13].mac_i/mul_out_reg/P[2]
                         net (fo=1, unplaced)         0.434     2.415    genblk1[13].mac_i/mul_out_reg_n_103
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.295     2.710 r  genblk1[13].mac_i/ofm_reg[13][2]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     2.710    genblk1[13].mac_i/ofm_reg[13][2]_i_5_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.760 r  genblk1[13].mac_i/ofm_reg[13][2]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     2.760    genblk1[13].mac_i/ofm_reg[13][2]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.810 r  genblk1[13].mac_i/ofm_reg[13][2]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.810    genblk1[13].mac_i/ofm_reg[13][2]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.860 r  genblk1[13].mac_i/ofm_reg[13][2]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.860    genblk1[13].mac_i/ofm_reg[13][2]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.910 r  genblk1[13].mac_i/ofm_reg[13][6]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.910    genblk1[13].mac_i/ofm_reg[13][6]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.960 r  genblk1[13].mac_i/ofm_reg[13][10]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.960    genblk1[13].mac_i/ofm_reg[13][10]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.010 r  genblk1[13].mac_i/ofm_reg[13][14]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.010    genblk1[13].mac_i/ofm_reg[13][14]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.116     3.126 r  genblk1[13].mac_i/ofm_reg[13][15]_i_2/O[2]
                         net (fo=2, unplaced)         0.255     3.381    ofmw2[13][31]
                         LUT4 (Prop_lut4_I3_O)        0.126     3.507 r  ofm[13][15]_i_1/O
                         net (fo=16, unplaced)        0.394     3.901    ofm[13][15]_i_1_n_0
                         FDRE                                         r  ofm_reg[13][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, unplaced)       0.439     6.368    clk_IBUF_BUFG
                         FDRE                                         r  ofm_reg[13][1]/C
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         FDRE (Setup_fdre_C_R)       -0.294     6.183    ofm_reg[13][1]
  -------------------------------------------------------------------
                         required time                          6.183    
                         arrival time                          -3.901    
  -------------------------------------------------------------------
                         slack                                  2.281    

Slack (MET) :             2.281ns  (required time - arrival time)
  Source:                 genblk1[13].mac_i/mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm_reg[13][2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.244ns  (logic 1.161ns (51.728%)  route 1.083ns (48.272%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, unplaced)       0.584     1.657    genblk1[13].mac_i/clk
                         DSP48E1                                      r  genblk1[13].mac_i/mul_out_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.324     1.981 r  genblk1[13].mac_i/mul_out_reg/P[2]
                         net (fo=1, unplaced)         0.434     2.415    genblk1[13].mac_i/mul_out_reg_n_103
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.295     2.710 r  genblk1[13].mac_i/ofm_reg[13][2]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     2.710    genblk1[13].mac_i/ofm_reg[13][2]_i_5_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.760 r  genblk1[13].mac_i/ofm_reg[13][2]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     2.760    genblk1[13].mac_i/ofm_reg[13][2]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.810 r  genblk1[13].mac_i/ofm_reg[13][2]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.810    genblk1[13].mac_i/ofm_reg[13][2]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.860 r  genblk1[13].mac_i/ofm_reg[13][2]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.860    genblk1[13].mac_i/ofm_reg[13][2]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.910 r  genblk1[13].mac_i/ofm_reg[13][6]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.910    genblk1[13].mac_i/ofm_reg[13][6]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.960 r  genblk1[13].mac_i/ofm_reg[13][10]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.960    genblk1[13].mac_i/ofm_reg[13][10]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.010 r  genblk1[13].mac_i/ofm_reg[13][14]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.010    genblk1[13].mac_i/ofm_reg[13][14]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.116     3.126 r  genblk1[13].mac_i/ofm_reg[13][15]_i_2/O[2]
                         net (fo=2, unplaced)         0.255     3.381    ofmw2[13][31]
                         LUT4 (Prop_lut4_I3_O)        0.126     3.507 r  ofm[13][15]_i_1/O
                         net (fo=16, unplaced)        0.394     3.901    ofm[13][15]_i_1_n_0
                         FDRE                                         r  ofm_reg[13][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, unplaced)       0.439     6.368    clk_IBUF_BUFG
                         FDRE                                         r  ofm_reg[13][2]/C
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         FDRE (Setup_fdre_C_R)       -0.294     6.183    ofm_reg[13][2]
  -------------------------------------------------------------------
                         required time                          6.183    
                         arrival time                          -3.901    
  -------------------------------------------------------------------
                         slack                                  2.281    

Slack (MET) :             2.281ns  (required time - arrival time)
  Source:                 genblk1[13].mac_i/mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm_reg[13][3]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.244ns  (logic 1.161ns (51.728%)  route 1.083ns (48.272%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, unplaced)       0.584     1.657    genblk1[13].mac_i/clk
                         DSP48E1                                      r  genblk1[13].mac_i/mul_out_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.324     1.981 r  genblk1[13].mac_i/mul_out_reg/P[2]
                         net (fo=1, unplaced)         0.434     2.415    genblk1[13].mac_i/mul_out_reg_n_103
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.295     2.710 r  genblk1[13].mac_i/ofm_reg[13][2]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     2.710    genblk1[13].mac_i/ofm_reg[13][2]_i_5_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.760 r  genblk1[13].mac_i/ofm_reg[13][2]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     2.760    genblk1[13].mac_i/ofm_reg[13][2]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.810 r  genblk1[13].mac_i/ofm_reg[13][2]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.810    genblk1[13].mac_i/ofm_reg[13][2]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.860 r  genblk1[13].mac_i/ofm_reg[13][2]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.860    genblk1[13].mac_i/ofm_reg[13][2]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.910 r  genblk1[13].mac_i/ofm_reg[13][6]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.910    genblk1[13].mac_i/ofm_reg[13][6]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.960 r  genblk1[13].mac_i/ofm_reg[13][10]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.960    genblk1[13].mac_i/ofm_reg[13][10]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.010 r  genblk1[13].mac_i/ofm_reg[13][14]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.010    genblk1[13].mac_i/ofm_reg[13][14]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.116     3.126 r  genblk1[13].mac_i/ofm_reg[13][15]_i_2/O[2]
                         net (fo=2, unplaced)         0.255     3.381    ofmw2[13][31]
                         LUT4 (Prop_lut4_I3_O)        0.126     3.507 r  ofm[13][15]_i_1/O
                         net (fo=16, unplaced)        0.394     3.901    ofm[13][15]_i_1_n_0
                         FDRE                                         r  ofm_reg[13][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, unplaced)       0.439     6.368    clk_IBUF_BUFG
                         FDRE                                         r  ofm_reg[13][3]/C
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         FDRE (Setup_fdre_C_R)       -0.294     6.183    ofm_reg[13][3]
  -------------------------------------------------------------------
                         required time                          6.183    
                         arrival time                          -3.901    
  -------------------------------------------------------------------
                         slack                                  2.281    

Slack (MET) :             2.281ns  (required time - arrival time)
  Source:                 genblk1[13].mac_i/mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm_reg[13][4]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.244ns  (logic 1.161ns (51.728%)  route 1.083ns (48.272%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, unplaced)       0.584     1.657    genblk1[13].mac_i/clk
                         DSP48E1                                      r  genblk1[13].mac_i/mul_out_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.324     1.981 r  genblk1[13].mac_i/mul_out_reg/P[2]
                         net (fo=1, unplaced)         0.434     2.415    genblk1[13].mac_i/mul_out_reg_n_103
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.295     2.710 r  genblk1[13].mac_i/ofm_reg[13][2]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     2.710    genblk1[13].mac_i/ofm_reg[13][2]_i_5_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.760 r  genblk1[13].mac_i/ofm_reg[13][2]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     2.760    genblk1[13].mac_i/ofm_reg[13][2]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.810 r  genblk1[13].mac_i/ofm_reg[13][2]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.810    genblk1[13].mac_i/ofm_reg[13][2]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.860 r  genblk1[13].mac_i/ofm_reg[13][2]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.860    genblk1[13].mac_i/ofm_reg[13][2]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.910 r  genblk1[13].mac_i/ofm_reg[13][6]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.910    genblk1[13].mac_i/ofm_reg[13][6]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.960 r  genblk1[13].mac_i/ofm_reg[13][10]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.960    genblk1[13].mac_i/ofm_reg[13][10]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.010 r  genblk1[13].mac_i/ofm_reg[13][14]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.010    genblk1[13].mac_i/ofm_reg[13][14]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.116     3.126 r  genblk1[13].mac_i/ofm_reg[13][15]_i_2/O[2]
                         net (fo=2, unplaced)         0.255     3.381    ofmw2[13][31]
                         LUT4 (Prop_lut4_I3_O)        0.126     3.507 r  ofm[13][15]_i_1/O
                         net (fo=16, unplaced)        0.394     3.901    ofm[13][15]_i_1_n_0
                         FDRE                                         r  ofm_reg[13][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, unplaced)       0.439     6.368    clk_IBUF_BUFG
                         FDRE                                         r  ofm_reg[13][4]/C
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         FDRE (Setup_fdre_C_R)       -0.294     6.183    ofm_reg[13][4]
  -------------------------------------------------------------------
                         required time                          6.183    
                         arrival time                          -3.901    
  -------------------------------------------------------------------
                         slack                                  2.281    

Slack (MET) :             2.281ns  (required time - arrival time)
  Source:                 genblk1[13].mac_i/mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm_reg[13][5]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.244ns  (logic 1.161ns (51.728%)  route 1.083ns (48.272%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, unplaced)       0.584     1.657    genblk1[13].mac_i/clk
                         DSP48E1                                      r  genblk1[13].mac_i/mul_out_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.324     1.981 r  genblk1[13].mac_i/mul_out_reg/P[2]
                         net (fo=1, unplaced)         0.434     2.415    genblk1[13].mac_i/mul_out_reg_n_103
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.295     2.710 r  genblk1[13].mac_i/ofm_reg[13][2]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     2.710    genblk1[13].mac_i/ofm_reg[13][2]_i_5_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.760 r  genblk1[13].mac_i/ofm_reg[13][2]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     2.760    genblk1[13].mac_i/ofm_reg[13][2]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.810 r  genblk1[13].mac_i/ofm_reg[13][2]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.810    genblk1[13].mac_i/ofm_reg[13][2]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.860 r  genblk1[13].mac_i/ofm_reg[13][2]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.860    genblk1[13].mac_i/ofm_reg[13][2]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.910 r  genblk1[13].mac_i/ofm_reg[13][6]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.910    genblk1[13].mac_i/ofm_reg[13][6]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.960 r  genblk1[13].mac_i/ofm_reg[13][10]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.960    genblk1[13].mac_i/ofm_reg[13][10]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.010 r  genblk1[13].mac_i/ofm_reg[13][14]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.010    genblk1[13].mac_i/ofm_reg[13][14]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.116     3.126 r  genblk1[13].mac_i/ofm_reg[13][15]_i_2/O[2]
                         net (fo=2, unplaced)         0.255     3.381    ofmw2[13][31]
                         LUT4 (Prop_lut4_I3_O)        0.126     3.507 r  ofm[13][15]_i_1/O
                         net (fo=16, unplaced)        0.394     3.901    ofm[13][15]_i_1_n_0
                         FDRE                                         r  ofm_reg[13][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, unplaced)       0.439     6.368    clk_IBUF_BUFG
                         FDRE                                         r  ofm_reg[13][5]/C
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         FDRE (Setup_fdre_C_R)       -0.294     6.183    ofm_reg[13][5]
  -------------------------------------------------------------------
                         required time                          6.183    
                         arrival time                          -3.901    
  -------------------------------------------------------------------
                         slack                                  2.281    

Slack (MET) :             2.281ns  (required time - arrival time)
  Source:                 genblk1[13].mac_i/mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm_reg[13][6]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.244ns  (logic 1.161ns (51.728%)  route 1.083ns (48.272%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, unplaced)       0.584     1.657    genblk1[13].mac_i/clk
                         DSP48E1                                      r  genblk1[13].mac_i/mul_out_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.324     1.981 r  genblk1[13].mac_i/mul_out_reg/P[2]
                         net (fo=1, unplaced)         0.434     2.415    genblk1[13].mac_i/mul_out_reg_n_103
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.295     2.710 r  genblk1[13].mac_i/ofm_reg[13][2]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     2.710    genblk1[13].mac_i/ofm_reg[13][2]_i_5_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.760 r  genblk1[13].mac_i/ofm_reg[13][2]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     2.760    genblk1[13].mac_i/ofm_reg[13][2]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.810 r  genblk1[13].mac_i/ofm_reg[13][2]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.810    genblk1[13].mac_i/ofm_reg[13][2]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.860 r  genblk1[13].mac_i/ofm_reg[13][2]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.860    genblk1[13].mac_i/ofm_reg[13][2]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.910 r  genblk1[13].mac_i/ofm_reg[13][6]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.910    genblk1[13].mac_i/ofm_reg[13][6]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.960 r  genblk1[13].mac_i/ofm_reg[13][10]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.960    genblk1[13].mac_i/ofm_reg[13][10]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.010 r  genblk1[13].mac_i/ofm_reg[13][14]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.010    genblk1[13].mac_i/ofm_reg[13][14]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.116     3.126 r  genblk1[13].mac_i/ofm_reg[13][15]_i_2/O[2]
                         net (fo=2, unplaced)         0.255     3.381    ofmw2[13][31]
                         LUT4 (Prop_lut4_I3_O)        0.126     3.507 r  ofm[13][15]_i_1/O
                         net (fo=16, unplaced)        0.394     3.901    ofm[13][15]_i_1_n_0
                         FDRE                                         r  ofm_reg[13][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, unplaced)       0.439     6.368    clk_IBUF_BUFG
                         FDRE                                         r  ofm_reg[13][6]/C
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         FDRE (Setup_fdre_C_R)       -0.294     6.183    ofm_reg[13][6]
  -------------------------------------------------------------------
                         required time                          6.183    
                         arrival time                          -3.901    
  -------------------------------------------------------------------
                         slack                                  2.281    

Slack (MET) :             2.281ns  (required time - arrival time)
  Source:                 genblk1[13].mac_i/mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm_reg[13][7]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.244ns  (logic 1.161ns (51.728%)  route 1.083ns (48.272%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, unplaced)       0.584     1.657    genblk1[13].mac_i/clk
                         DSP48E1                                      r  genblk1[13].mac_i/mul_out_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.324     1.981 r  genblk1[13].mac_i/mul_out_reg/P[2]
                         net (fo=1, unplaced)         0.434     2.415    genblk1[13].mac_i/mul_out_reg_n_103
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.295     2.710 r  genblk1[13].mac_i/ofm_reg[13][2]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     2.710    genblk1[13].mac_i/ofm_reg[13][2]_i_5_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.760 r  genblk1[13].mac_i/ofm_reg[13][2]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     2.760    genblk1[13].mac_i/ofm_reg[13][2]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.810 r  genblk1[13].mac_i/ofm_reg[13][2]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.810    genblk1[13].mac_i/ofm_reg[13][2]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.860 r  genblk1[13].mac_i/ofm_reg[13][2]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.860    genblk1[13].mac_i/ofm_reg[13][2]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.910 r  genblk1[13].mac_i/ofm_reg[13][6]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.910    genblk1[13].mac_i/ofm_reg[13][6]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.960 r  genblk1[13].mac_i/ofm_reg[13][10]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.960    genblk1[13].mac_i/ofm_reg[13][10]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.010 r  genblk1[13].mac_i/ofm_reg[13][14]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.010    genblk1[13].mac_i/ofm_reg[13][14]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.116     3.126 r  genblk1[13].mac_i/ofm_reg[13][15]_i_2/O[2]
                         net (fo=2, unplaced)         0.255     3.381    ofmw2[13][31]
                         LUT4 (Prop_lut4_I3_O)        0.126     3.507 r  ofm[13][15]_i_1/O
                         net (fo=16, unplaced)        0.394     3.901    ofm[13][15]_i_1_n_0
                         FDRE                                         r  ofm_reg[13][7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, unplaced)       0.439     6.368    clk_IBUF_BUFG
                         FDRE                                         r  ofm_reg[13][7]/C
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         FDRE (Setup_fdre_C_R)       -0.294     6.183    ofm_reg[13][7]
  -------------------------------------------------------------------
                         required time                          6.183    
                         arrival time                          -3.901    
  -------------------------------------------------------------------
                         slack                                  2.281    

Slack (MET) :             2.281ns  (required time - arrival time)
  Source:                 genblk1[13].mac_i/mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm_reg[13][8]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.244ns  (logic 1.161ns (51.728%)  route 1.083ns (48.272%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, unplaced)       0.584     1.657    genblk1[13].mac_i/clk
                         DSP48E1                                      r  genblk1[13].mac_i/mul_out_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.324     1.981 r  genblk1[13].mac_i/mul_out_reg/P[2]
                         net (fo=1, unplaced)         0.434     2.415    genblk1[13].mac_i/mul_out_reg_n_103
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.295     2.710 r  genblk1[13].mac_i/ofm_reg[13][2]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     2.710    genblk1[13].mac_i/ofm_reg[13][2]_i_5_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.760 r  genblk1[13].mac_i/ofm_reg[13][2]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     2.760    genblk1[13].mac_i/ofm_reg[13][2]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.810 r  genblk1[13].mac_i/ofm_reg[13][2]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.810    genblk1[13].mac_i/ofm_reg[13][2]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.860 r  genblk1[13].mac_i/ofm_reg[13][2]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.860    genblk1[13].mac_i/ofm_reg[13][2]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.910 r  genblk1[13].mac_i/ofm_reg[13][6]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.910    genblk1[13].mac_i/ofm_reg[13][6]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.960 r  genblk1[13].mac_i/ofm_reg[13][10]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.960    genblk1[13].mac_i/ofm_reg[13][10]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.010 r  genblk1[13].mac_i/ofm_reg[13][14]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.010    genblk1[13].mac_i/ofm_reg[13][14]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.116     3.126 r  genblk1[13].mac_i/ofm_reg[13][15]_i_2/O[2]
                         net (fo=2, unplaced)         0.255     3.381    ofmw2[13][31]
                         LUT4 (Prop_lut4_I3_O)        0.126     3.507 r  ofm[13][15]_i_1/O
                         net (fo=16, unplaced)        0.394     3.901    ofm[13][15]_i_1_n_0
                         FDRE                                         r  ofm_reg[13][8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, unplaced)       0.439     6.368    clk_IBUF_BUFG
                         FDRE                                         r  ofm_reg[13][8]/C
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         FDRE (Setup_fdre_C_R)       -0.294     6.183    ofm_reg[13][8]
  -------------------------------------------------------------------
                         required time                          6.183    
                         arrival time                          -3.901    
  -------------------------------------------------------------------
                         slack                                  2.281    

Slack (MET) :             2.281ns  (required time - arrival time)
  Source:                 genblk1[13].mac_i/mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm_reg[13][9]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.244ns  (logic 1.161ns (51.728%)  route 1.083ns (48.272%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, unplaced)       0.584     1.657    genblk1[13].mac_i/clk
                         DSP48E1                                      r  genblk1[13].mac_i/mul_out_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.324     1.981 r  genblk1[13].mac_i/mul_out_reg/P[2]
                         net (fo=1, unplaced)         0.434     2.415    genblk1[13].mac_i/mul_out_reg_n_103
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.295     2.710 r  genblk1[13].mac_i/ofm_reg[13][2]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     2.710    genblk1[13].mac_i/ofm_reg[13][2]_i_5_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.760 r  genblk1[13].mac_i/ofm_reg[13][2]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     2.760    genblk1[13].mac_i/ofm_reg[13][2]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.810 r  genblk1[13].mac_i/ofm_reg[13][2]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.810    genblk1[13].mac_i/ofm_reg[13][2]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.860 r  genblk1[13].mac_i/ofm_reg[13][2]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.860    genblk1[13].mac_i/ofm_reg[13][2]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.910 r  genblk1[13].mac_i/ofm_reg[13][6]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.910    genblk1[13].mac_i/ofm_reg[13][6]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.960 r  genblk1[13].mac_i/ofm_reg[13][10]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.960    genblk1[13].mac_i/ofm_reg[13][10]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.010 r  genblk1[13].mac_i/ofm_reg[13][14]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.010    genblk1[13].mac_i/ofm_reg[13][14]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.116     3.126 r  genblk1[13].mac_i/ofm_reg[13][15]_i_2/O[2]
                         net (fo=2, unplaced)         0.255     3.381    ofmw2[13][31]
                         LUT4 (Prop_lut4_I3_O)        0.126     3.507 r  ofm[13][15]_i_1/O
                         net (fo=16, unplaced)        0.394     3.901    ofm[13][15]_i_1_n_0
                         FDRE                                         r  ofm_reg[13][9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, unplaced)       0.439     6.368    clk_IBUF_BUFG
                         FDRE                                         r  ofm_reg[13][9]/C
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         FDRE (Setup_fdre_C_R)       -0.294     6.183    ofm_reg[13][9]
  -------------------------------------------------------------------
                         required time                          6.183    
                         arrival time                          -3.901    
  -------------------------------------------------------------------
                         slack                                  2.281    

Slack (MET) :             2.281ns  (required time - arrival time)
  Source:                 genblk1[4].mac_i/mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm_reg[4][0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.244ns  (logic 1.161ns (51.728%)  route 1.083ns (48.272%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, unplaced)       0.584     1.657    genblk1[4].mac_i/clk
                         DSP48E1                                      r  genblk1[4].mac_i/mul_out_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.324     1.981 r  genblk1[4].mac_i/mul_out_reg/P[2]
                         net (fo=1, unplaced)         0.434     2.415    genblk1[4].mac_i/mul_out_reg_n_103
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.295     2.710 r  genblk1[4].mac_i/ofm_reg[4][2]_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     2.710    genblk1[4].mac_i/ofm_reg[4][2]_i_6_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.760 r  genblk1[4].mac_i/ofm_reg[4][2]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     2.760    genblk1[4].mac_i/ofm_reg[4][2]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.810 r  genblk1[4].mac_i/ofm_reg[4][2]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.810    genblk1[4].mac_i/ofm_reg[4][2]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.860 r  genblk1[4].mac_i/ofm_reg[4][2]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.860    genblk1[4].mac_i/ofm_reg[4][2]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.910 r  genblk1[4].mac_i/ofm_reg[4][6]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.910    genblk1[4].mac_i/ofm_reg[4][6]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.960 r  genblk1[4].mac_i/ofm_reg[4][10]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.960    genblk1[4].mac_i/ofm_reg[4][10]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.010 r  genblk1[4].mac_i/ofm_reg[4][14]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.010    genblk1[4].mac_i/ofm_reg[4][14]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.116     3.126 r  genblk1[4].mac_i/ofm_reg[4][15]_i_2/O[2]
                         net (fo=2, unplaced)         0.255     3.381    ofmw2[4][31]
                         LUT4 (Prop_lut4_I3_O)        0.126     3.507 r  ofm[4][15]_i_1/O
                         net (fo=16, unplaced)        0.394     3.901    ofm[4][15]_i_1_n_0
                         FDRE                                         r  ofm_reg[4][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, unplaced)       0.439     6.368    clk_IBUF_BUFG
                         FDRE                                         r  ofm_reg[4][0]/C
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         FDRE (Setup_fdre_C_R)       -0.294     6.183    ofm_reg[4][0]
  -------------------------------------------------------------------
                         required time                          6.183    
                         arrival time                          -3.901    
  -------------------------------------------------------------------
                         slack                                  2.281    

Slack (MET) :             2.281ns  (required time - arrival time)
  Source:                 genblk1[4].mac_i/mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm_reg[4][10]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.244ns  (logic 1.161ns (51.728%)  route 1.083ns (48.272%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, unplaced)       0.584     1.657    genblk1[4].mac_i/clk
                         DSP48E1                                      r  genblk1[4].mac_i/mul_out_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.324     1.981 r  genblk1[4].mac_i/mul_out_reg/P[2]
                         net (fo=1, unplaced)         0.434     2.415    genblk1[4].mac_i/mul_out_reg_n_103
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.295     2.710 r  genblk1[4].mac_i/ofm_reg[4][2]_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     2.710    genblk1[4].mac_i/ofm_reg[4][2]_i_6_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.760 r  genblk1[4].mac_i/ofm_reg[4][2]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     2.760    genblk1[4].mac_i/ofm_reg[4][2]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.810 r  genblk1[4].mac_i/ofm_reg[4][2]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.810    genblk1[4].mac_i/ofm_reg[4][2]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.860 r  genblk1[4].mac_i/ofm_reg[4][2]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.860    genblk1[4].mac_i/ofm_reg[4][2]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.910 r  genblk1[4].mac_i/ofm_reg[4][6]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.910    genblk1[4].mac_i/ofm_reg[4][6]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.960 r  genblk1[4].mac_i/ofm_reg[4][10]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.960    genblk1[4].mac_i/ofm_reg[4][10]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.010 r  genblk1[4].mac_i/ofm_reg[4][14]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.010    genblk1[4].mac_i/ofm_reg[4][14]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.116     3.126 r  genblk1[4].mac_i/ofm_reg[4][15]_i_2/O[2]
                         net (fo=2, unplaced)         0.255     3.381    ofmw2[4][31]
                         LUT4 (Prop_lut4_I3_O)        0.126     3.507 r  ofm[4][15]_i_1/O
                         net (fo=16, unplaced)        0.394     3.901    ofm[4][15]_i_1_n_0
                         FDRE                                         r  ofm_reg[4][10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, unplaced)       0.439     6.368    clk_IBUF_BUFG
                         FDRE                                         r  ofm_reg[4][10]/C
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         FDRE (Setup_fdre_C_R)       -0.294     6.183    ofm_reg[4][10]
  -------------------------------------------------------------------
                         required time                          6.183    
                         arrival time                          -3.901    
  -------------------------------------------------------------------
                         slack                                  2.281    

Slack (MET) :             2.281ns  (required time - arrival time)
  Source:                 genblk1[4].mac_i/mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm_reg[4][11]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.244ns  (logic 1.161ns (51.728%)  route 1.083ns (48.272%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, unplaced)       0.584     1.657    genblk1[4].mac_i/clk
                         DSP48E1                                      r  genblk1[4].mac_i/mul_out_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.324     1.981 r  genblk1[4].mac_i/mul_out_reg/P[2]
                         net (fo=1, unplaced)         0.434     2.415    genblk1[4].mac_i/mul_out_reg_n_103
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.295     2.710 r  genblk1[4].mac_i/ofm_reg[4][2]_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     2.710    genblk1[4].mac_i/ofm_reg[4][2]_i_6_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.760 r  genblk1[4].mac_i/ofm_reg[4][2]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     2.760    genblk1[4].mac_i/ofm_reg[4][2]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.810 r  genblk1[4].mac_i/ofm_reg[4][2]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.810    genblk1[4].mac_i/ofm_reg[4][2]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.860 r  genblk1[4].mac_i/ofm_reg[4][2]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.860    genblk1[4].mac_i/ofm_reg[4][2]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.910 r  genblk1[4].mac_i/ofm_reg[4][6]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.910    genblk1[4].mac_i/ofm_reg[4][6]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.960 r  genblk1[4].mac_i/ofm_reg[4][10]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.960    genblk1[4].mac_i/ofm_reg[4][10]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.010 r  genblk1[4].mac_i/ofm_reg[4][14]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.010    genblk1[4].mac_i/ofm_reg[4][14]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.116     3.126 r  genblk1[4].mac_i/ofm_reg[4][15]_i_2/O[2]
                         net (fo=2, unplaced)         0.255     3.381    ofmw2[4][31]
                         LUT4 (Prop_lut4_I3_O)        0.126     3.507 r  ofm[4][15]_i_1/O
                         net (fo=16, unplaced)        0.394     3.901    ofm[4][15]_i_1_n_0
                         FDRE                                         r  ofm_reg[4][11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, unplaced)       0.439     6.368    clk_IBUF_BUFG
                         FDRE                                         r  ofm_reg[4][11]/C
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         FDRE (Setup_fdre_C_R)       -0.294     6.183    ofm_reg[4][11]
  -------------------------------------------------------------------
                         required time                          6.183    
                         arrival time                          -3.901    
  -------------------------------------------------------------------
                         slack                                  2.281    

Slack (MET) :             2.281ns  (required time - arrival time)
  Source:                 genblk1[4].mac_i/mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm_reg[4][12]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.244ns  (logic 1.161ns (51.728%)  route 1.083ns (48.272%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, unplaced)       0.584     1.657    genblk1[4].mac_i/clk
                         DSP48E1                                      r  genblk1[4].mac_i/mul_out_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.324     1.981 r  genblk1[4].mac_i/mul_out_reg/P[2]
                         net (fo=1, unplaced)         0.434     2.415    genblk1[4].mac_i/mul_out_reg_n_103
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.295     2.710 r  genblk1[4].mac_i/ofm_reg[4][2]_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     2.710    genblk1[4].mac_i/ofm_reg[4][2]_i_6_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.760 r  genblk1[4].mac_i/ofm_reg[4][2]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     2.760    genblk1[4].mac_i/ofm_reg[4][2]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.810 r  genblk1[4].mac_i/ofm_reg[4][2]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.810    genblk1[4].mac_i/ofm_reg[4][2]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.860 r  genblk1[4].mac_i/ofm_reg[4][2]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.860    genblk1[4].mac_i/ofm_reg[4][2]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.910 r  genblk1[4].mac_i/ofm_reg[4][6]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.910    genblk1[4].mac_i/ofm_reg[4][6]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.960 r  genblk1[4].mac_i/ofm_reg[4][10]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.960    genblk1[4].mac_i/ofm_reg[4][10]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.010 r  genblk1[4].mac_i/ofm_reg[4][14]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.010    genblk1[4].mac_i/ofm_reg[4][14]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.116     3.126 r  genblk1[4].mac_i/ofm_reg[4][15]_i_2/O[2]
                         net (fo=2, unplaced)         0.255     3.381    ofmw2[4][31]
                         LUT4 (Prop_lut4_I3_O)        0.126     3.507 r  ofm[4][15]_i_1/O
                         net (fo=16, unplaced)        0.394     3.901    ofm[4][15]_i_1_n_0
                         FDRE                                         r  ofm_reg[4][12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, unplaced)       0.439     6.368    clk_IBUF_BUFG
                         FDRE                                         r  ofm_reg[4][12]/C
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         FDRE (Setup_fdre_C_R)       -0.294     6.183    ofm_reg[4][12]
  -------------------------------------------------------------------
                         required time                          6.183    
                         arrival time                          -3.901    
  -------------------------------------------------------------------
                         slack                                  2.281    

Slack (MET) :             2.281ns  (required time - arrival time)
  Source:                 genblk1[4].mac_i/mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm_reg[4][13]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.244ns  (logic 1.161ns (51.728%)  route 1.083ns (48.272%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, unplaced)       0.584     1.657    genblk1[4].mac_i/clk
                         DSP48E1                                      r  genblk1[4].mac_i/mul_out_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.324     1.981 r  genblk1[4].mac_i/mul_out_reg/P[2]
                         net (fo=1, unplaced)         0.434     2.415    genblk1[4].mac_i/mul_out_reg_n_103
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.295     2.710 r  genblk1[4].mac_i/ofm_reg[4][2]_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     2.710    genblk1[4].mac_i/ofm_reg[4][2]_i_6_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.760 r  genblk1[4].mac_i/ofm_reg[4][2]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     2.760    genblk1[4].mac_i/ofm_reg[4][2]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.810 r  genblk1[4].mac_i/ofm_reg[4][2]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.810    genblk1[4].mac_i/ofm_reg[4][2]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.860 r  genblk1[4].mac_i/ofm_reg[4][2]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.860    genblk1[4].mac_i/ofm_reg[4][2]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.910 r  genblk1[4].mac_i/ofm_reg[4][6]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.910    genblk1[4].mac_i/ofm_reg[4][6]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.960 r  genblk1[4].mac_i/ofm_reg[4][10]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.960    genblk1[4].mac_i/ofm_reg[4][10]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.010 r  genblk1[4].mac_i/ofm_reg[4][14]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.010    genblk1[4].mac_i/ofm_reg[4][14]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.116     3.126 r  genblk1[4].mac_i/ofm_reg[4][15]_i_2/O[2]
                         net (fo=2, unplaced)         0.255     3.381    ofmw2[4][31]
                         LUT4 (Prop_lut4_I3_O)        0.126     3.507 r  ofm[4][15]_i_1/O
                         net (fo=16, unplaced)        0.394     3.901    ofm[4][15]_i_1_n_0
                         FDRE                                         r  ofm_reg[4][13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, unplaced)       0.439     6.368    clk_IBUF_BUFG
                         FDRE                                         r  ofm_reg[4][13]/C
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         FDRE (Setup_fdre_C_R)       -0.294     6.183    ofm_reg[4][13]
  -------------------------------------------------------------------
                         required time                          6.183    
                         arrival time                          -3.901    
  -------------------------------------------------------------------
                         slack                                  2.281    

Slack (MET) :             2.281ns  (required time - arrival time)
  Source:                 genblk1[4].mac_i/mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm_reg[4][14]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.244ns  (logic 1.161ns (51.728%)  route 1.083ns (48.272%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, unplaced)       0.584     1.657    genblk1[4].mac_i/clk
                         DSP48E1                                      r  genblk1[4].mac_i/mul_out_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.324     1.981 r  genblk1[4].mac_i/mul_out_reg/P[2]
                         net (fo=1, unplaced)         0.434     2.415    genblk1[4].mac_i/mul_out_reg_n_103
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.295     2.710 r  genblk1[4].mac_i/ofm_reg[4][2]_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     2.710    genblk1[4].mac_i/ofm_reg[4][2]_i_6_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.760 r  genblk1[4].mac_i/ofm_reg[4][2]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     2.760    genblk1[4].mac_i/ofm_reg[4][2]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.810 r  genblk1[4].mac_i/ofm_reg[4][2]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.810    genblk1[4].mac_i/ofm_reg[4][2]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.860 r  genblk1[4].mac_i/ofm_reg[4][2]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.860    genblk1[4].mac_i/ofm_reg[4][2]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.910 r  genblk1[4].mac_i/ofm_reg[4][6]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.910    genblk1[4].mac_i/ofm_reg[4][6]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.960 r  genblk1[4].mac_i/ofm_reg[4][10]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.960    genblk1[4].mac_i/ofm_reg[4][10]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.010 r  genblk1[4].mac_i/ofm_reg[4][14]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.010    genblk1[4].mac_i/ofm_reg[4][14]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.116     3.126 r  genblk1[4].mac_i/ofm_reg[4][15]_i_2/O[2]
                         net (fo=2, unplaced)         0.255     3.381    ofmw2[4][31]
                         LUT4 (Prop_lut4_I3_O)        0.126     3.507 r  ofm[4][15]_i_1/O
                         net (fo=16, unplaced)        0.394     3.901    ofm[4][15]_i_1_n_0
                         FDRE                                         r  ofm_reg[4][14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, unplaced)       0.439     6.368    clk_IBUF_BUFG
                         FDRE                                         r  ofm_reg[4][14]/C
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         FDRE (Setup_fdre_C_R)       -0.294     6.183    ofm_reg[4][14]
  -------------------------------------------------------------------
                         required time                          6.183    
                         arrival time                          -3.901    
  -------------------------------------------------------------------
                         slack                                  2.281    

Slack (MET) :             2.281ns  (required time - arrival time)
  Source:                 genblk1[4].mac_i/mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm_reg[4][15]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.244ns  (logic 1.161ns (51.728%)  route 1.083ns (48.272%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, unplaced)       0.584     1.657    genblk1[4].mac_i/clk
                         DSP48E1                                      r  genblk1[4].mac_i/mul_out_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.324     1.981 r  genblk1[4].mac_i/mul_out_reg/P[2]
                         net (fo=1, unplaced)         0.434     2.415    genblk1[4].mac_i/mul_out_reg_n_103
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.295     2.710 r  genblk1[4].mac_i/ofm_reg[4][2]_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     2.710    genblk1[4].mac_i/ofm_reg[4][2]_i_6_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.760 r  genblk1[4].mac_i/ofm_reg[4][2]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     2.760    genblk1[4].mac_i/ofm_reg[4][2]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.810 r  genblk1[4].mac_i/ofm_reg[4][2]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.810    genblk1[4].mac_i/ofm_reg[4][2]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.860 r  genblk1[4].mac_i/ofm_reg[4][2]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.860    genblk1[4].mac_i/ofm_reg[4][2]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.910 r  genblk1[4].mac_i/ofm_reg[4][6]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.910    genblk1[4].mac_i/ofm_reg[4][6]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.960 r  genblk1[4].mac_i/ofm_reg[4][10]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.960    genblk1[4].mac_i/ofm_reg[4][10]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.010 r  genblk1[4].mac_i/ofm_reg[4][14]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.010    genblk1[4].mac_i/ofm_reg[4][14]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.116     3.126 r  genblk1[4].mac_i/ofm_reg[4][15]_i_2/O[2]
                         net (fo=2, unplaced)         0.255     3.381    ofmw2[4][31]
                         LUT4 (Prop_lut4_I3_O)        0.126     3.507 r  ofm[4][15]_i_1/O
                         net (fo=16, unplaced)        0.394     3.901    ofm[4][15]_i_1_n_0
                         FDRE                                         r  ofm_reg[4][15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, unplaced)       0.439     6.368    clk_IBUF_BUFG
                         FDRE                                         r  ofm_reg[4][15]/C
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         FDRE (Setup_fdre_C_R)       -0.294     6.183    ofm_reg[4][15]
  -------------------------------------------------------------------
                         required time                          6.183    
                         arrival time                          -3.901    
  -------------------------------------------------------------------
                         slack                                  2.281    

Slack (MET) :             2.281ns  (required time - arrival time)
  Source:                 genblk1[4].mac_i/mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm_reg[4][1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.244ns  (logic 1.161ns (51.728%)  route 1.083ns (48.272%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, unplaced)       0.584     1.657    genblk1[4].mac_i/clk
                         DSP48E1                                      r  genblk1[4].mac_i/mul_out_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.324     1.981 r  genblk1[4].mac_i/mul_out_reg/P[2]
                         net (fo=1, unplaced)         0.434     2.415    genblk1[4].mac_i/mul_out_reg_n_103
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.295     2.710 r  genblk1[4].mac_i/ofm_reg[4][2]_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     2.710    genblk1[4].mac_i/ofm_reg[4][2]_i_6_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.760 r  genblk1[4].mac_i/ofm_reg[4][2]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     2.760    genblk1[4].mac_i/ofm_reg[4][2]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.810 r  genblk1[4].mac_i/ofm_reg[4][2]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.810    genblk1[4].mac_i/ofm_reg[4][2]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.860 r  genblk1[4].mac_i/ofm_reg[4][2]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.860    genblk1[4].mac_i/ofm_reg[4][2]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.910 r  genblk1[4].mac_i/ofm_reg[4][6]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.910    genblk1[4].mac_i/ofm_reg[4][6]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.960 r  genblk1[4].mac_i/ofm_reg[4][10]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.960    genblk1[4].mac_i/ofm_reg[4][10]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.010 r  genblk1[4].mac_i/ofm_reg[4][14]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.010    genblk1[4].mac_i/ofm_reg[4][14]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.116     3.126 r  genblk1[4].mac_i/ofm_reg[4][15]_i_2/O[2]
                         net (fo=2, unplaced)         0.255     3.381    ofmw2[4][31]
                         LUT4 (Prop_lut4_I3_O)        0.126     3.507 r  ofm[4][15]_i_1/O
                         net (fo=16, unplaced)        0.394     3.901    ofm[4][15]_i_1_n_0
                         FDRE                                         r  ofm_reg[4][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, unplaced)       0.439     6.368    clk_IBUF_BUFG
                         FDRE                                         r  ofm_reg[4][1]/C
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         FDRE (Setup_fdre_C_R)       -0.294     6.183    ofm_reg[4][1]
  -------------------------------------------------------------------
                         required time                          6.183    
                         arrival time                          -3.901    
  -------------------------------------------------------------------
                         slack                                  2.281    

Slack (MET) :             2.281ns  (required time - arrival time)
  Source:                 genblk1[4].mac_i/mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm_reg[4][2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.244ns  (logic 1.161ns (51.728%)  route 1.083ns (48.272%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, unplaced)       0.584     1.657    genblk1[4].mac_i/clk
                         DSP48E1                                      r  genblk1[4].mac_i/mul_out_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.324     1.981 r  genblk1[4].mac_i/mul_out_reg/P[2]
                         net (fo=1, unplaced)         0.434     2.415    genblk1[4].mac_i/mul_out_reg_n_103
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.295     2.710 r  genblk1[4].mac_i/ofm_reg[4][2]_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     2.710    genblk1[4].mac_i/ofm_reg[4][2]_i_6_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.760 r  genblk1[4].mac_i/ofm_reg[4][2]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     2.760    genblk1[4].mac_i/ofm_reg[4][2]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.810 r  genblk1[4].mac_i/ofm_reg[4][2]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.810    genblk1[4].mac_i/ofm_reg[4][2]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.860 r  genblk1[4].mac_i/ofm_reg[4][2]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.860    genblk1[4].mac_i/ofm_reg[4][2]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.910 r  genblk1[4].mac_i/ofm_reg[4][6]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.910    genblk1[4].mac_i/ofm_reg[4][6]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.960 r  genblk1[4].mac_i/ofm_reg[4][10]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.960    genblk1[4].mac_i/ofm_reg[4][10]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.010 r  genblk1[4].mac_i/ofm_reg[4][14]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.010    genblk1[4].mac_i/ofm_reg[4][14]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.116     3.126 r  genblk1[4].mac_i/ofm_reg[4][15]_i_2/O[2]
                         net (fo=2, unplaced)         0.255     3.381    ofmw2[4][31]
                         LUT4 (Prop_lut4_I3_O)        0.126     3.507 r  ofm[4][15]_i_1/O
                         net (fo=16, unplaced)        0.394     3.901    ofm[4][15]_i_1_n_0
                         FDRE                                         r  ofm_reg[4][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, unplaced)       0.439     6.368    clk_IBUF_BUFG
                         FDRE                                         r  ofm_reg[4][2]/C
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         FDRE (Setup_fdre_C_R)       -0.294     6.183    ofm_reg[4][2]
  -------------------------------------------------------------------
                         required time                          6.183    
                         arrival time                          -3.901    
  -------------------------------------------------------------------
                         slack                                  2.281    

Slack (MET) :             2.281ns  (required time - arrival time)
  Source:                 genblk1[4].mac_i/mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm_reg[4][3]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.244ns  (logic 1.161ns (51.728%)  route 1.083ns (48.272%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, unplaced)       0.584     1.657    genblk1[4].mac_i/clk
                         DSP48E1                                      r  genblk1[4].mac_i/mul_out_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.324     1.981 r  genblk1[4].mac_i/mul_out_reg/P[2]
                         net (fo=1, unplaced)         0.434     2.415    genblk1[4].mac_i/mul_out_reg_n_103
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.295     2.710 r  genblk1[4].mac_i/ofm_reg[4][2]_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     2.710    genblk1[4].mac_i/ofm_reg[4][2]_i_6_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.760 r  genblk1[4].mac_i/ofm_reg[4][2]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     2.760    genblk1[4].mac_i/ofm_reg[4][2]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.810 r  genblk1[4].mac_i/ofm_reg[4][2]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.810    genblk1[4].mac_i/ofm_reg[4][2]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.860 r  genblk1[4].mac_i/ofm_reg[4][2]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.860    genblk1[4].mac_i/ofm_reg[4][2]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.910 r  genblk1[4].mac_i/ofm_reg[4][6]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.910    genblk1[4].mac_i/ofm_reg[4][6]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.960 r  genblk1[4].mac_i/ofm_reg[4][10]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.960    genblk1[4].mac_i/ofm_reg[4][10]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.010 r  genblk1[4].mac_i/ofm_reg[4][14]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.010    genblk1[4].mac_i/ofm_reg[4][14]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.116     3.126 r  genblk1[4].mac_i/ofm_reg[4][15]_i_2/O[2]
                         net (fo=2, unplaced)         0.255     3.381    ofmw2[4][31]
                         LUT4 (Prop_lut4_I3_O)        0.126     3.507 r  ofm[4][15]_i_1/O
                         net (fo=16, unplaced)        0.394     3.901    ofm[4][15]_i_1_n_0
                         FDRE                                         r  ofm_reg[4][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, unplaced)       0.439     6.368    clk_IBUF_BUFG
                         FDRE                                         r  ofm_reg[4][3]/C
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         FDRE (Setup_fdre_C_R)       -0.294     6.183    ofm_reg[4][3]
  -------------------------------------------------------------------
                         required time                          6.183    
                         arrival time                          -3.901    
  -------------------------------------------------------------------
                         slack                                  2.281    

Slack (MET) :             2.281ns  (required time - arrival time)
  Source:                 genblk1[4].mac_i/mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm_reg[4][4]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.244ns  (logic 1.161ns (51.728%)  route 1.083ns (48.272%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, unplaced)       0.584     1.657    genblk1[4].mac_i/clk
                         DSP48E1                                      r  genblk1[4].mac_i/mul_out_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.324     1.981 r  genblk1[4].mac_i/mul_out_reg/P[2]
                         net (fo=1, unplaced)         0.434     2.415    genblk1[4].mac_i/mul_out_reg_n_103
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.295     2.710 r  genblk1[4].mac_i/ofm_reg[4][2]_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     2.710    genblk1[4].mac_i/ofm_reg[4][2]_i_6_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.760 r  genblk1[4].mac_i/ofm_reg[4][2]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     2.760    genblk1[4].mac_i/ofm_reg[4][2]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.810 r  genblk1[4].mac_i/ofm_reg[4][2]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.810    genblk1[4].mac_i/ofm_reg[4][2]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.860 r  genblk1[4].mac_i/ofm_reg[4][2]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.860    genblk1[4].mac_i/ofm_reg[4][2]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.910 r  genblk1[4].mac_i/ofm_reg[4][6]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.910    genblk1[4].mac_i/ofm_reg[4][6]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.960 r  genblk1[4].mac_i/ofm_reg[4][10]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.960    genblk1[4].mac_i/ofm_reg[4][10]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.010 r  genblk1[4].mac_i/ofm_reg[4][14]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.010    genblk1[4].mac_i/ofm_reg[4][14]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.116     3.126 r  genblk1[4].mac_i/ofm_reg[4][15]_i_2/O[2]
                         net (fo=2, unplaced)         0.255     3.381    ofmw2[4][31]
                         LUT4 (Prop_lut4_I3_O)        0.126     3.507 r  ofm[4][15]_i_1/O
                         net (fo=16, unplaced)        0.394     3.901    ofm[4][15]_i_1_n_0
                         FDRE                                         r  ofm_reg[4][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, unplaced)       0.439     6.368    clk_IBUF_BUFG
                         FDRE                                         r  ofm_reg[4][4]/C
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         FDRE (Setup_fdre_C_R)       -0.294     6.183    ofm_reg[4][4]
  -------------------------------------------------------------------
                         required time                          6.183    
                         arrival time                          -3.901    
  -------------------------------------------------------------------
                         slack                                  2.281    

Slack (MET) :             2.281ns  (required time - arrival time)
  Source:                 genblk1[4].mac_i/mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm_reg[4][5]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.244ns  (logic 1.161ns (51.728%)  route 1.083ns (48.272%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, unplaced)       0.584     1.657    genblk1[4].mac_i/clk
                         DSP48E1                                      r  genblk1[4].mac_i/mul_out_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.324     1.981 r  genblk1[4].mac_i/mul_out_reg/P[2]
                         net (fo=1, unplaced)         0.434     2.415    genblk1[4].mac_i/mul_out_reg_n_103
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.295     2.710 r  genblk1[4].mac_i/ofm_reg[4][2]_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     2.710    genblk1[4].mac_i/ofm_reg[4][2]_i_6_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.760 r  genblk1[4].mac_i/ofm_reg[4][2]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     2.760    genblk1[4].mac_i/ofm_reg[4][2]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.810 r  genblk1[4].mac_i/ofm_reg[4][2]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.810    genblk1[4].mac_i/ofm_reg[4][2]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.860 r  genblk1[4].mac_i/ofm_reg[4][2]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.860    genblk1[4].mac_i/ofm_reg[4][2]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.910 r  genblk1[4].mac_i/ofm_reg[4][6]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.910    genblk1[4].mac_i/ofm_reg[4][6]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.960 r  genblk1[4].mac_i/ofm_reg[4][10]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.960    genblk1[4].mac_i/ofm_reg[4][10]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.010 r  genblk1[4].mac_i/ofm_reg[4][14]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.010    genblk1[4].mac_i/ofm_reg[4][14]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.116     3.126 r  genblk1[4].mac_i/ofm_reg[4][15]_i_2/O[2]
                         net (fo=2, unplaced)         0.255     3.381    ofmw2[4][31]
                         LUT4 (Prop_lut4_I3_O)        0.126     3.507 r  ofm[4][15]_i_1/O
                         net (fo=16, unplaced)        0.394     3.901    ofm[4][15]_i_1_n_0
                         FDRE                                         r  ofm_reg[4][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, unplaced)       0.439     6.368    clk_IBUF_BUFG
                         FDRE                                         r  ofm_reg[4][5]/C
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         FDRE (Setup_fdre_C_R)       -0.294     6.183    ofm_reg[4][5]
  -------------------------------------------------------------------
                         required time                          6.183    
                         arrival time                          -3.901    
  -------------------------------------------------------------------
                         slack                                  2.281    

Slack (MET) :             2.281ns  (required time - arrival time)
  Source:                 genblk1[4].mac_i/mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm_reg[4][6]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.244ns  (logic 1.161ns (51.728%)  route 1.083ns (48.272%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, unplaced)       0.584     1.657    genblk1[4].mac_i/clk
                         DSP48E1                                      r  genblk1[4].mac_i/mul_out_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.324     1.981 r  genblk1[4].mac_i/mul_out_reg/P[2]
                         net (fo=1, unplaced)         0.434     2.415    genblk1[4].mac_i/mul_out_reg_n_103
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.295     2.710 r  genblk1[4].mac_i/ofm_reg[4][2]_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     2.710    genblk1[4].mac_i/ofm_reg[4][2]_i_6_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.760 r  genblk1[4].mac_i/ofm_reg[4][2]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     2.760    genblk1[4].mac_i/ofm_reg[4][2]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.810 r  genblk1[4].mac_i/ofm_reg[4][2]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.810    genblk1[4].mac_i/ofm_reg[4][2]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.860 r  genblk1[4].mac_i/ofm_reg[4][2]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.860    genblk1[4].mac_i/ofm_reg[4][2]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.910 r  genblk1[4].mac_i/ofm_reg[4][6]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.910    genblk1[4].mac_i/ofm_reg[4][6]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.960 r  genblk1[4].mac_i/ofm_reg[4][10]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.960    genblk1[4].mac_i/ofm_reg[4][10]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.010 r  genblk1[4].mac_i/ofm_reg[4][14]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.010    genblk1[4].mac_i/ofm_reg[4][14]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.116     3.126 r  genblk1[4].mac_i/ofm_reg[4][15]_i_2/O[2]
                         net (fo=2, unplaced)         0.255     3.381    ofmw2[4][31]
                         LUT4 (Prop_lut4_I3_O)        0.126     3.507 r  ofm[4][15]_i_1/O
                         net (fo=16, unplaced)        0.394     3.901    ofm[4][15]_i_1_n_0
                         FDRE                                         r  ofm_reg[4][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, unplaced)       0.439     6.368    clk_IBUF_BUFG
                         FDRE                                         r  ofm_reg[4][6]/C
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         FDRE (Setup_fdre_C_R)       -0.294     6.183    ofm_reg[4][6]
  -------------------------------------------------------------------
                         required time                          6.183    
                         arrival time                          -3.901    
  -------------------------------------------------------------------
                         slack                                  2.281    

Slack (MET) :             2.281ns  (required time - arrival time)
  Source:                 genblk1[4].mac_i/mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm_reg[4][7]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.244ns  (logic 1.161ns (51.728%)  route 1.083ns (48.272%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, unplaced)       0.584     1.657    genblk1[4].mac_i/clk
                         DSP48E1                                      r  genblk1[4].mac_i/mul_out_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.324     1.981 r  genblk1[4].mac_i/mul_out_reg/P[2]
                         net (fo=1, unplaced)         0.434     2.415    genblk1[4].mac_i/mul_out_reg_n_103
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.295     2.710 r  genblk1[4].mac_i/ofm_reg[4][2]_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     2.710    genblk1[4].mac_i/ofm_reg[4][2]_i_6_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.760 r  genblk1[4].mac_i/ofm_reg[4][2]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     2.760    genblk1[4].mac_i/ofm_reg[4][2]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.810 r  genblk1[4].mac_i/ofm_reg[4][2]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.810    genblk1[4].mac_i/ofm_reg[4][2]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.860 r  genblk1[4].mac_i/ofm_reg[4][2]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.860    genblk1[4].mac_i/ofm_reg[4][2]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.910 r  genblk1[4].mac_i/ofm_reg[4][6]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.910    genblk1[4].mac_i/ofm_reg[4][6]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.960 r  genblk1[4].mac_i/ofm_reg[4][10]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.960    genblk1[4].mac_i/ofm_reg[4][10]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.010 r  genblk1[4].mac_i/ofm_reg[4][14]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.010    genblk1[4].mac_i/ofm_reg[4][14]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.116     3.126 r  genblk1[4].mac_i/ofm_reg[4][15]_i_2/O[2]
                         net (fo=2, unplaced)         0.255     3.381    ofmw2[4][31]
                         LUT4 (Prop_lut4_I3_O)        0.126     3.507 r  ofm[4][15]_i_1/O
                         net (fo=16, unplaced)        0.394     3.901    ofm[4][15]_i_1_n_0
                         FDRE                                         r  ofm_reg[4][7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, unplaced)       0.439     6.368    clk_IBUF_BUFG
                         FDRE                                         r  ofm_reg[4][7]/C
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         FDRE (Setup_fdre_C_R)       -0.294     6.183    ofm_reg[4][7]
  -------------------------------------------------------------------
                         required time                          6.183    
                         arrival time                          -3.901    
  -------------------------------------------------------------------
                         slack                                  2.281    

Slack (MET) :             2.281ns  (required time - arrival time)
  Source:                 genblk1[4].mac_i/mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm_reg[4][8]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.244ns  (logic 1.161ns (51.728%)  route 1.083ns (48.272%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, unplaced)       0.584     1.657    genblk1[4].mac_i/clk
                         DSP48E1                                      r  genblk1[4].mac_i/mul_out_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.324     1.981 r  genblk1[4].mac_i/mul_out_reg/P[2]
                         net (fo=1, unplaced)         0.434     2.415    genblk1[4].mac_i/mul_out_reg_n_103
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.295     2.710 r  genblk1[4].mac_i/ofm_reg[4][2]_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     2.710    genblk1[4].mac_i/ofm_reg[4][2]_i_6_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.760 r  genblk1[4].mac_i/ofm_reg[4][2]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     2.760    genblk1[4].mac_i/ofm_reg[4][2]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.810 r  genblk1[4].mac_i/ofm_reg[4][2]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.810    genblk1[4].mac_i/ofm_reg[4][2]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.860 r  genblk1[4].mac_i/ofm_reg[4][2]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.860    genblk1[4].mac_i/ofm_reg[4][2]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.910 r  genblk1[4].mac_i/ofm_reg[4][6]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.910    genblk1[4].mac_i/ofm_reg[4][6]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.960 r  genblk1[4].mac_i/ofm_reg[4][10]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.960    genblk1[4].mac_i/ofm_reg[4][10]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.010 r  genblk1[4].mac_i/ofm_reg[4][14]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.010    genblk1[4].mac_i/ofm_reg[4][14]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.116     3.126 r  genblk1[4].mac_i/ofm_reg[4][15]_i_2/O[2]
                         net (fo=2, unplaced)         0.255     3.381    ofmw2[4][31]
                         LUT4 (Prop_lut4_I3_O)        0.126     3.507 r  ofm[4][15]_i_1/O
                         net (fo=16, unplaced)        0.394     3.901    ofm[4][15]_i_1_n_0
                         FDRE                                         r  ofm_reg[4][8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, unplaced)       0.439     6.368    clk_IBUF_BUFG
                         FDRE                                         r  ofm_reg[4][8]/C
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         FDRE (Setup_fdre_C_R)       -0.294     6.183    ofm_reg[4][8]
  -------------------------------------------------------------------
                         required time                          6.183    
                         arrival time                          -3.901    
  -------------------------------------------------------------------
                         slack                                  2.281    

Slack (MET) :             2.281ns  (required time - arrival time)
  Source:                 genblk1[4].mac_i/mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm_reg[4][9]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.244ns  (logic 1.161ns (51.728%)  route 1.083ns (48.272%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, unplaced)       0.584     1.657    genblk1[4].mac_i/clk
                         DSP48E1                                      r  genblk1[4].mac_i/mul_out_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.324     1.981 r  genblk1[4].mac_i/mul_out_reg/P[2]
                         net (fo=1, unplaced)         0.434     2.415    genblk1[4].mac_i/mul_out_reg_n_103
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.295     2.710 r  genblk1[4].mac_i/ofm_reg[4][2]_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     2.710    genblk1[4].mac_i/ofm_reg[4][2]_i_6_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.760 r  genblk1[4].mac_i/ofm_reg[4][2]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     2.760    genblk1[4].mac_i/ofm_reg[4][2]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.810 r  genblk1[4].mac_i/ofm_reg[4][2]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.810    genblk1[4].mac_i/ofm_reg[4][2]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.860 r  genblk1[4].mac_i/ofm_reg[4][2]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.860    genblk1[4].mac_i/ofm_reg[4][2]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.910 r  genblk1[4].mac_i/ofm_reg[4][6]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.910    genblk1[4].mac_i/ofm_reg[4][6]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.960 r  genblk1[4].mac_i/ofm_reg[4][10]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.960    genblk1[4].mac_i/ofm_reg[4][10]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.010 r  genblk1[4].mac_i/ofm_reg[4][14]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.010    genblk1[4].mac_i/ofm_reg[4][14]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.116     3.126 r  genblk1[4].mac_i/ofm_reg[4][15]_i_2/O[2]
                         net (fo=2, unplaced)         0.255     3.381    ofmw2[4][31]
                         LUT4 (Prop_lut4_I3_O)        0.126     3.507 r  ofm[4][15]_i_1/O
                         net (fo=16, unplaced)        0.394     3.901    ofm[4][15]_i_1_n_0
                         FDRE                                         r  ofm_reg[4][9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, unplaced)       0.439     6.368    clk_IBUF_BUFG
                         FDRE                                         r  ofm_reg[4][9]/C
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         FDRE (Setup_fdre_C_R)       -0.294     6.183    ofm_reg[4][9]
  -------------------------------------------------------------------
                         required time                          6.183    
                         arrival time                          -3.901    
  -------------------------------------------------------------------
                         slack                                  2.281    

Slack (MET) :             2.287ns  (required time - arrival time)
  Source:                 genblk1[14].mac_i/mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm_reg[14][0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.238ns  (logic 1.155ns (51.599%)  route 1.083ns (48.401%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, unplaced)       0.584     1.657    genblk1[14].mac_i/clk
                         DSP48E1                                      r  genblk1[14].mac_i/mul_out_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.324     1.981 f  genblk1[14].mac_i/mul_out_reg/P[2]
                         net (fo=2, unplaced)         0.434     2.415    genblk1[14].mac_i/mul_out_reg_n_103
                         LUT1 (Prop_lut1_I0_O)        0.043     2.458 r  genblk1[14].mac_i/ofm[14][2]_i_10/O
                         net (fo=1, unplaced)         0.000     2.458    genblk1[14].mac_i/ofm[14][2]_i_10_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     2.704 r  genblk1[14].mac_i/ofm_reg[14][2]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     2.704    genblk1[14].mac_i/ofm_reg[14][2]_i_5_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.754 r  genblk1[14].mac_i/ofm_reg[14][2]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     2.754    genblk1[14].mac_i/ofm_reg[14][2]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.804 r  genblk1[14].mac_i/ofm_reg[14][2]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.804    genblk1[14].mac_i/ofm_reg[14][2]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.854 r  genblk1[14].mac_i/ofm_reg[14][2]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.854    genblk1[14].mac_i/ofm_reg[14][2]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.904 r  genblk1[14].mac_i/ofm_reg[14][6]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.904    genblk1[14].mac_i/ofm_reg[14][6]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.954 r  genblk1[14].mac_i/ofm_reg[14][10]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.954    genblk1[14].mac_i/ofm_reg[14][10]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.004 r  genblk1[14].mac_i/ofm_reg[14][14]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.004    genblk1[14].mac_i/ofm_reg[14][14]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.116     3.120 r  genblk1[14].mac_i/ofm_reg[14][15]_i_2/O[2]
                         net (fo=2, unplaced)         0.255     3.375    ofmw2[14][31]
                         LUT4 (Prop_lut4_I3_O)        0.126     3.501 r  ofm[14][15]_i_1/O
                         net (fo=16, unplaced)        0.394     3.895    ofm[14][15]_i_1_n_0
                         FDRE                                         r  ofm_reg[14][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, unplaced)       0.439     6.368    clk_IBUF_BUFG
                         FDRE                                         r  ofm_reg[14][0]/C
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         FDRE (Setup_fdre_C_R)       -0.294     6.183    ofm_reg[14][0]
  -------------------------------------------------------------------
                         required time                          6.183    
                         arrival time                          -3.895    
  -------------------------------------------------------------------
                         slack                                  2.287    

Slack (MET) :             2.287ns  (required time - arrival time)
  Source:                 genblk1[14].mac_i/mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm_reg[14][10]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.238ns  (logic 1.155ns (51.599%)  route 1.083ns (48.401%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 6.368 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, unplaced)       0.584     1.657    genblk1[14].mac_i/clk
                         DSP48E1                                      r  genblk1[14].mac_i/mul_out_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.324     1.981 f  genblk1[14].mac_i/mul_out_reg/P[2]
                         net (fo=2, unplaced)         0.434     2.415    genblk1[14].mac_i/mul_out_reg_n_103
                         LUT1 (Prop_lut1_I0_O)        0.043     2.458 r  genblk1[14].mac_i/ofm[14][2]_i_10/O
                         net (fo=1, unplaced)         0.000     2.458    genblk1[14].mac_i/ofm[14][2]_i_10_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     2.704 r  genblk1[14].mac_i/ofm_reg[14][2]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     2.704    genblk1[14].mac_i/ofm_reg[14][2]_i_5_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.754 r  genblk1[14].mac_i/ofm_reg[14][2]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     2.754    genblk1[14].mac_i/ofm_reg[14][2]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.804 r  genblk1[14].mac_i/ofm_reg[14][2]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.804    genblk1[14].mac_i/ofm_reg[14][2]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.854 r  genblk1[14].mac_i/ofm_reg[14][2]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.854    genblk1[14].mac_i/ofm_reg[14][2]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.904 r  genblk1[14].mac_i/ofm_reg[14][6]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.904    genblk1[14].mac_i/ofm_reg[14][6]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.954 r  genblk1[14].mac_i/ofm_reg[14][10]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.954    genblk1[14].mac_i/ofm_reg[14][10]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.004 r  genblk1[14].mac_i/ofm_reg[14][14]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.004    genblk1[14].mac_i/ofm_reg[14][14]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.116     3.120 r  genblk1[14].mac_i/ofm_reg[14][15]_i_2/O[2]
                         net (fo=2, unplaced)         0.255     3.375    ofmw2[14][31]
                         LUT4 (Prop_lut4_I3_O)        0.126     3.501 r  ofm[14][15]_i_1/O
                         net (fo=16, unplaced)        0.394     3.895    ofm[14][15]_i_1_n_0
                         FDRE                                         r  ofm_reg[14][10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445     5.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     5.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     5.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, unplaced)       0.439     6.368    clk_IBUF_BUFG
                         FDRE                                         r  ofm_reg[14][10]/C
                         clock pessimism              0.144     6.512    
                         clock uncertainty           -0.035     6.477    
                         FDRE (Setup_fdre_C_R)       -0.294     6.183    ofm_reg[14][10]
  -------------------------------------------------------------------
                         required time                          6.183    
                         arrival time                          -3.895    
  -------------------------------------------------------------------
                         slack                                  2.287    




