$date
	Sun Oct 23 06:51:51 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#170367
b1010 !
1"
#170370
b1010 &
b1010 %
1$
#170371
0"
#170374
b101 &
b101 %
#170378
b10000 &
b10000 %
#170382
b1000 &
b1000 %
#170386
b100 &
b100 %
#170390
b10 &
b10 %
#170394
b1 &
b1 %
1#
#170398
b0 &
0#
b0 %
0$
#1159049
b1 !
1"
#1159050
b1 &
b1 %
1$
#1159051
0"
#1159054
1#
#1159058
b0 &
b0 %
0#
0$
#2189274
b10 &
b10 %
1$
b10 !
1"
#2189275
0"
#2189278
b1 &
1#
b1 %
#2189282
b0 &
b0 %
0#
0$
#4500012
