// Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
// Date        : Wed Apr 17 16:08:22 2024
// Host        : Zenbook_Tomtom running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ bd_0_hls_inst_0_sim_netlist.v
// Design      : bd_0_hls_inst_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg484-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* C_S_AXI_CONTROL_BUS_ADDR_WIDTH = "4" *) (* C_S_AXI_CONTROL_BUS_DATA_WIDTH = "32" *) (* C_S_AXI_CONTROL_BUS_WSTRB_WIDTH = "4" *) 
(* C_S_AXI_DATA_WIDTH = "32" *) (* C_S_AXI_WSTRB_WIDTH = "4" *) (* ap_ST_fsm_pp2_stage0 = "9'b000100000" *) 
(* ap_ST_fsm_pp3_stage0 = "9'b010000000" *) (* ap_ST_fsm_state1 = "9'b000000001" *) (* ap_ST_fsm_state12 = "9'b001000000" *) 
(* ap_ST_fsm_state17 = "9'b100000000" *) (* ap_ST_fsm_state2 = "9'b000000010" *) (* ap_ST_fsm_state3 = "9'b000000100" *) 
(* ap_ST_fsm_state4 = "9'b000001000" *) (* ap_ST_fsm_state5 = "9'b000010000" *) (* hls_module = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel
   (ap_clk,
    ap_rst_n,
    INPUT_STREAM_TDATA,
    INPUT_STREAM_TVALID,
    INPUT_STREAM_TREADY,
    INPUT_STREAM_TKEEP,
    INPUT_STREAM_TSTRB,
    INPUT_STREAM_TUSER,
    INPUT_STREAM_TLAST,
    INPUT_STREAM_TID,
    INPUT_STREAM_TDEST,
    OUTPUT_STREAM_TDATA,
    OUTPUT_STREAM_TVALID,
    OUTPUT_STREAM_TREADY,
    OUTPUT_STREAM_TKEEP,
    OUTPUT_STREAM_TSTRB,
    OUTPUT_STREAM_TUSER,
    OUTPUT_STREAM_TLAST,
    OUTPUT_STREAM_TID,
    OUTPUT_STREAM_TDEST,
    s_axi_CONTROL_BUS_AWVALID,
    s_axi_CONTROL_BUS_AWREADY,
    s_axi_CONTROL_BUS_AWADDR,
    s_axi_CONTROL_BUS_WVALID,
    s_axi_CONTROL_BUS_WREADY,
    s_axi_CONTROL_BUS_WDATA,
    s_axi_CONTROL_BUS_WSTRB,
    s_axi_CONTROL_BUS_ARVALID,
    s_axi_CONTROL_BUS_ARREADY,
    s_axi_CONTROL_BUS_ARADDR,
    s_axi_CONTROL_BUS_RVALID,
    s_axi_CONTROL_BUS_RREADY,
    s_axi_CONTROL_BUS_RDATA,
    s_axi_CONTROL_BUS_RRESP,
    s_axi_CONTROL_BUS_BVALID,
    s_axi_CONTROL_BUS_BREADY,
    s_axi_CONTROL_BUS_BRESP,
    interrupt);
  input ap_clk;
  input ap_rst_n;
  input [7:0]INPUT_STREAM_TDATA;
  input INPUT_STREAM_TVALID;
  output INPUT_STREAM_TREADY;
  input [0:0]INPUT_STREAM_TKEEP;
  input [0:0]INPUT_STREAM_TSTRB;
  input [3:0]INPUT_STREAM_TUSER;
  input [0:0]INPUT_STREAM_TLAST;
  input [4:0]INPUT_STREAM_TID;
  input [4:0]INPUT_STREAM_TDEST;
  output [7:0]OUTPUT_STREAM_TDATA;
  output OUTPUT_STREAM_TVALID;
  input OUTPUT_STREAM_TREADY;
  output [0:0]OUTPUT_STREAM_TKEEP;
  output [0:0]OUTPUT_STREAM_TSTRB;
  output [3:0]OUTPUT_STREAM_TUSER;
  output [0:0]OUTPUT_STREAM_TLAST;
  output [4:0]OUTPUT_STREAM_TID;
  output [4:0]OUTPUT_STREAM_TDEST;
  input s_axi_CONTROL_BUS_AWVALID;
  output s_axi_CONTROL_BUS_AWREADY;
  input [3:0]s_axi_CONTROL_BUS_AWADDR;
  input s_axi_CONTROL_BUS_WVALID;
  output s_axi_CONTROL_BUS_WREADY;
  input [31:0]s_axi_CONTROL_BUS_WDATA;
  input [3:0]s_axi_CONTROL_BUS_WSTRB;
  input s_axi_CONTROL_BUS_ARVALID;
  output s_axi_CONTROL_BUS_ARREADY;
  input [3:0]s_axi_CONTROL_BUS_ARADDR;
  output s_axi_CONTROL_BUS_RVALID;
  input s_axi_CONTROL_BUS_RREADY;
  output [31:0]s_axi_CONTROL_BUS_RDATA;
  output [1:0]s_axi_CONTROL_BUS_RRESP;
  output s_axi_CONTROL_BUS_BVALID;
  input s_axi_CONTROL_BUS_BREADY;
  output [1:0]s_axi_CONTROL_BUS_BRESP;
  output interrupt;

  wire \<const0> ;
  wire \<const1> ;
  wire CEP;
  wire HLS_accel_CONTROL_BUS_s_axi_U_n_12;
  wire HLS_accel_CONTROL_BUS_s_axi_U_n_15;
  wire HLS_accel_mac_mulbkb_U12_n_10;
  wire HLS_accel_mac_mulbkb_U12_n_11;
  wire HLS_accel_mac_mulbkb_U12_n_12;
  wire HLS_accel_mac_mulbkb_U12_n_13;
  wire HLS_accel_mac_mulbkb_U12_n_14;
  wire HLS_accel_mac_mulbkb_U12_n_15;
  wire HLS_accel_mac_mulbkb_U12_n_16;
  wire HLS_accel_mac_mulbkb_U12_n_17;
  wire HLS_accel_mac_mulbkb_U12_n_18;
  wire HLS_accel_mac_mulbkb_U12_n_19;
  wire HLS_accel_mac_mulbkb_U12_n_20;
  wire HLS_accel_mac_mulbkb_U12_n_21;
  wire HLS_accel_mac_mulbkb_U12_n_22;
  wire HLS_accel_mac_mulbkb_U12_n_23;
  wire HLS_accel_mac_mulbkb_U12_n_24;
  wire HLS_accel_mac_mulbkb_U12_n_25;
  wire HLS_accel_mac_mulbkb_U12_n_26;
  wire HLS_accel_mac_mulbkb_U12_n_27;
  wire HLS_accel_mac_mulbkb_U12_n_28;
  wire HLS_accel_mac_mulbkb_U12_n_29;
  wire HLS_accel_mac_mulbkb_U12_n_3;
  wire HLS_accel_mac_mulbkb_U12_n_30;
  wire HLS_accel_mac_mulbkb_U12_n_31;
  wire HLS_accel_mac_mulbkb_U12_n_32;
  wire HLS_accel_mac_mulbkb_U12_n_33;
  wire HLS_accel_mac_mulbkb_U12_n_34;
  wire HLS_accel_mac_mulbkb_U12_n_35;
  wire HLS_accel_mac_mulbkb_U12_n_36;
  wire HLS_accel_mac_mulbkb_U12_n_37;
  wire HLS_accel_mac_mulbkb_U12_n_38;
  wire HLS_accel_mac_mulbkb_U12_n_39;
  wire HLS_accel_mac_mulbkb_U12_n_4;
  wire HLS_accel_mac_mulbkb_U12_n_40;
  wire HLS_accel_mac_mulbkb_U12_n_41;
  wire HLS_accel_mac_mulbkb_U12_n_42;
  wire HLS_accel_mac_mulbkb_U12_n_43;
  wire HLS_accel_mac_mulbkb_U12_n_44;
  wire HLS_accel_mac_mulbkb_U12_n_45;
  wire HLS_accel_mac_mulbkb_U12_n_46;
  wire HLS_accel_mac_mulbkb_U12_n_47;
  wire HLS_accel_mac_mulbkb_U12_n_48;
  wire HLS_accel_mac_mulbkb_U12_n_49;
  wire HLS_accel_mac_mulbkb_U12_n_5;
  wire HLS_accel_mac_mulbkb_U12_n_50;
  wire HLS_accel_mac_mulbkb_U12_n_6;
  wire HLS_accel_mac_mulbkb_U12_n_7;
  wire HLS_accel_mac_mulbkb_U12_n_8;
  wire HLS_accel_mac_mulbkb_U12_n_9;
  wire HLS_accel_mac_mulbkb_U15_n_10;
  wire HLS_accel_mac_mulbkb_U15_n_11;
  wire HLS_accel_mac_mulbkb_U15_n_12;
  wire HLS_accel_mac_mulbkb_U15_n_13;
  wire HLS_accel_mac_mulbkb_U15_n_14;
  wire HLS_accel_mac_mulbkb_U15_n_15;
  wire HLS_accel_mac_mulbkb_U15_n_16;
  wire HLS_accel_mac_mulbkb_U15_n_17;
  wire HLS_accel_mac_mulbkb_U15_n_18;
  wire HLS_accel_mac_mulbkb_U15_n_19;
  wire HLS_accel_mac_mulbkb_U15_n_20;
  wire HLS_accel_mac_mulbkb_U15_n_21;
  wire HLS_accel_mac_mulbkb_U15_n_22;
  wire HLS_accel_mac_mulbkb_U15_n_23;
  wire HLS_accel_mac_mulbkb_U15_n_24;
  wire HLS_accel_mac_mulbkb_U15_n_25;
  wire HLS_accel_mac_mulbkb_U15_n_26;
  wire HLS_accel_mac_mulbkb_U15_n_27;
  wire HLS_accel_mac_mulbkb_U15_n_28;
  wire HLS_accel_mac_mulbkb_U15_n_29;
  wire HLS_accel_mac_mulbkb_U15_n_3;
  wire HLS_accel_mac_mulbkb_U15_n_30;
  wire HLS_accel_mac_mulbkb_U15_n_31;
  wire HLS_accel_mac_mulbkb_U15_n_32;
  wire HLS_accel_mac_mulbkb_U15_n_33;
  wire HLS_accel_mac_mulbkb_U15_n_34;
  wire HLS_accel_mac_mulbkb_U15_n_35;
  wire HLS_accel_mac_mulbkb_U15_n_36;
  wire HLS_accel_mac_mulbkb_U15_n_37;
  wire HLS_accel_mac_mulbkb_U15_n_38;
  wire HLS_accel_mac_mulbkb_U15_n_39;
  wire HLS_accel_mac_mulbkb_U15_n_4;
  wire HLS_accel_mac_mulbkb_U15_n_40;
  wire HLS_accel_mac_mulbkb_U15_n_41;
  wire HLS_accel_mac_mulbkb_U15_n_42;
  wire HLS_accel_mac_mulbkb_U15_n_43;
  wire HLS_accel_mac_mulbkb_U15_n_44;
  wire HLS_accel_mac_mulbkb_U15_n_45;
  wire HLS_accel_mac_mulbkb_U15_n_46;
  wire HLS_accel_mac_mulbkb_U15_n_47;
  wire HLS_accel_mac_mulbkb_U15_n_48;
  wire HLS_accel_mac_mulbkb_U15_n_49;
  wire HLS_accel_mac_mulbkb_U15_n_5;
  wire HLS_accel_mac_mulbkb_U15_n_50;
  wire HLS_accel_mac_mulbkb_U15_n_6;
  wire HLS_accel_mac_mulbkb_U15_n_7;
  wire HLS_accel_mac_mulbkb_U15_n_8;
  wire HLS_accel_mac_mulbkb_U15_n_9;
  wire HLS_accel_mac_mulbkb_U19_n_10;
  wire HLS_accel_mac_mulbkb_U19_n_11;
  wire HLS_accel_mac_mulbkb_U19_n_12;
  wire HLS_accel_mac_mulbkb_U19_n_13;
  wire HLS_accel_mac_mulbkb_U19_n_14;
  wire HLS_accel_mac_mulbkb_U19_n_15;
  wire HLS_accel_mac_mulbkb_U19_n_16;
  wire HLS_accel_mac_mulbkb_U19_n_17;
  wire HLS_accel_mac_mulbkb_U19_n_18;
  wire HLS_accel_mac_mulbkb_U19_n_19;
  wire HLS_accel_mac_mulbkb_U19_n_20;
  wire HLS_accel_mac_mulbkb_U19_n_21;
  wire HLS_accel_mac_mulbkb_U19_n_22;
  wire HLS_accel_mac_mulbkb_U19_n_23;
  wire HLS_accel_mac_mulbkb_U19_n_24;
  wire HLS_accel_mac_mulbkb_U19_n_25;
  wire HLS_accel_mac_mulbkb_U19_n_26;
  wire HLS_accel_mac_mulbkb_U19_n_27;
  wire HLS_accel_mac_mulbkb_U19_n_28;
  wire HLS_accel_mac_mulbkb_U19_n_29;
  wire HLS_accel_mac_mulbkb_U19_n_3;
  wire HLS_accel_mac_mulbkb_U19_n_30;
  wire HLS_accel_mac_mulbkb_U19_n_31;
  wire HLS_accel_mac_mulbkb_U19_n_32;
  wire HLS_accel_mac_mulbkb_U19_n_33;
  wire HLS_accel_mac_mulbkb_U19_n_34;
  wire HLS_accel_mac_mulbkb_U19_n_35;
  wire HLS_accel_mac_mulbkb_U19_n_36;
  wire HLS_accel_mac_mulbkb_U19_n_37;
  wire HLS_accel_mac_mulbkb_U19_n_38;
  wire HLS_accel_mac_mulbkb_U19_n_39;
  wire HLS_accel_mac_mulbkb_U19_n_4;
  wire HLS_accel_mac_mulbkb_U19_n_40;
  wire HLS_accel_mac_mulbkb_U19_n_41;
  wire HLS_accel_mac_mulbkb_U19_n_42;
  wire HLS_accel_mac_mulbkb_U19_n_43;
  wire HLS_accel_mac_mulbkb_U19_n_44;
  wire HLS_accel_mac_mulbkb_U19_n_45;
  wire HLS_accel_mac_mulbkb_U19_n_46;
  wire HLS_accel_mac_mulbkb_U19_n_47;
  wire HLS_accel_mac_mulbkb_U19_n_48;
  wire HLS_accel_mac_mulbkb_U19_n_49;
  wire HLS_accel_mac_mulbkb_U19_n_5;
  wire HLS_accel_mac_mulbkb_U19_n_50;
  wire HLS_accel_mac_mulbkb_U19_n_6;
  wire HLS_accel_mac_mulbkb_U19_n_7;
  wire HLS_accel_mac_mulbkb_U19_n_8;
  wire HLS_accel_mac_mulbkb_U19_n_9;
  wire HLS_accel_mac_mulbkb_U23_n_10;
  wire HLS_accel_mac_mulbkb_U23_n_11;
  wire HLS_accel_mac_mulbkb_U23_n_12;
  wire HLS_accel_mac_mulbkb_U23_n_13;
  wire HLS_accel_mac_mulbkb_U23_n_14;
  wire HLS_accel_mac_mulbkb_U23_n_15;
  wire HLS_accel_mac_mulbkb_U23_n_16;
  wire HLS_accel_mac_mulbkb_U23_n_17;
  wire HLS_accel_mac_mulbkb_U23_n_18;
  wire HLS_accel_mac_mulbkb_U23_n_19;
  wire HLS_accel_mac_mulbkb_U23_n_20;
  wire HLS_accel_mac_mulbkb_U23_n_21;
  wire HLS_accel_mac_mulbkb_U23_n_22;
  wire HLS_accel_mac_mulbkb_U23_n_23;
  wire HLS_accel_mac_mulbkb_U23_n_24;
  wire HLS_accel_mac_mulbkb_U23_n_25;
  wire HLS_accel_mac_mulbkb_U23_n_26;
  wire HLS_accel_mac_mulbkb_U23_n_27;
  wire HLS_accel_mac_mulbkb_U23_n_28;
  wire HLS_accel_mac_mulbkb_U23_n_29;
  wire HLS_accel_mac_mulbkb_U23_n_3;
  wire HLS_accel_mac_mulbkb_U23_n_30;
  wire HLS_accel_mac_mulbkb_U23_n_31;
  wire HLS_accel_mac_mulbkb_U23_n_32;
  wire HLS_accel_mac_mulbkb_U23_n_33;
  wire HLS_accel_mac_mulbkb_U23_n_34;
  wire HLS_accel_mac_mulbkb_U23_n_35;
  wire HLS_accel_mac_mulbkb_U23_n_36;
  wire HLS_accel_mac_mulbkb_U23_n_37;
  wire HLS_accel_mac_mulbkb_U23_n_38;
  wire HLS_accel_mac_mulbkb_U23_n_39;
  wire HLS_accel_mac_mulbkb_U23_n_4;
  wire HLS_accel_mac_mulbkb_U23_n_40;
  wire HLS_accel_mac_mulbkb_U23_n_41;
  wire HLS_accel_mac_mulbkb_U23_n_42;
  wire HLS_accel_mac_mulbkb_U23_n_43;
  wire HLS_accel_mac_mulbkb_U23_n_44;
  wire HLS_accel_mac_mulbkb_U23_n_45;
  wire HLS_accel_mac_mulbkb_U23_n_46;
  wire HLS_accel_mac_mulbkb_U23_n_47;
  wire HLS_accel_mac_mulbkb_U23_n_48;
  wire HLS_accel_mac_mulbkb_U23_n_49;
  wire HLS_accel_mac_mulbkb_U23_n_5;
  wire HLS_accel_mac_mulbkb_U23_n_50;
  wire HLS_accel_mac_mulbkb_U23_n_6;
  wire HLS_accel_mac_mulbkb_U23_n_7;
  wire HLS_accel_mac_mulbkb_U23_n_8;
  wire HLS_accel_mac_mulbkb_U23_n_9;
  wire HLS_accel_mac_mulbkb_U27_n_10;
  wire HLS_accel_mac_mulbkb_U27_n_11;
  wire HLS_accel_mac_mulbkb_U27_n_12;
  wire HLS_accel_mac_mulbkb_U27_n_13;
  wire HLS_accel_mac_mulbkb_U27_n_14;
  wire HLS_accel_mac_mulbkb_U27_n_15;
  wire HLS_accel_mac_mulbkb_U27_n_16;
  wire HLS_accel_mac_mulbkb_U27_n_17;
  wire HLS_accel_mac_mulbkb_U27_n_18;
  wire HLS_accel_mac_mulbkb_U27_n_19;
  wire HLS_accel_mac_mulbkb_U27_n_20;
  wire HLS_accel_mac_mulbkb_U27_n_21;
  wire HLS_accel_mac_mulbkb_U27_n_22;
  wire HLS_accel_mac_mulbkb_U27_n_23;
  wire HLS_accel_mac_mulbkb_U27_n_24;
  wire HLS_accel_mac_mulbkb_U27_n_25;
  wire HLS_accel_mac_mulbkb_U27_n_26;
  wire HLS_accel_mac_mulbkb_U27_n_27;
  wire HLS_accel_mac_mulbkb_U27_n_28;
  wire HLS_accel_mac_mulbkb_U27_n_29;
  wire HLS_accel_mac_mulbkb_U27_n_3;
  wire HLS_accel_mac_mulbkb_U27_n_30;
  wire HLS_accel_mac_mulbkb_U27_n_31;
  wire HLS_accel_mac_mulbkb_U27_n_32;
  wire HLS_accel_mac_mulbkb_U27_n_33;
  wire HLS_accel_mac_mulbkb_U27_n_34;
  wire HLS_accel_mac_mulbkb_U27_n_35;
  wire HLS_accel_mac_mulbkb_U27_n_36;
  wire HLS_accel_mac_mulbkb_U27_n_37;
  wire HLS_accel_mac_mulbkb_U27_n_38;
  wire HLS_accel_mac_mulbkb_U27_n_39;
  wire HLS_accel_mac_mulbkb_U27_n_4;
  wire HLS_accel_mac_mulbkb_U27_n_40;
  wire HLS_accel_mac_mulbkb_U27_n_41;
  wire HLS_accel_mac_mulbkb_U27_n_42;
  wire HLS_accel_mac_mulbkb_U27_n_43;
  wire HLS_accel_mac_mulbkb_U27_n_44;
  wire HLS_accel_mac_mulbkb_U27_n_45;
  wire HLS_accel_mac_mulbkb_U27_n_46;
  wire HLS_accel_mac_mulbkb_U27_n_47;
  wire HLS_accel_mac_mulbkb_U27_n_48;
  wire HLS_accel_mac_mulbkb_U27_n_49;
  wire HLS_accel_mac_mulbkb_U27_n_5;
  wire HLS_accel_mac_mulbkb_U27_n_50;
  wire HLS_accel_mac_mulbkb_U27_n_6;
  wire HLS_accel_mac_mulbkb_U27_n_7;
  wire HLS_accel_mac_mulbkb_U27_n_8;
  wire HLS_accel_mac_mulbkb_U27_n_9;
  wire HLS_accel_mac_mulbkb_U31_n_10;
  wire HLS_accel_mac_mulbkb_U31_n_11;
  wire HLS_accel_mac_mulbkb_U31_n_12;
  wire HLS_accel_mac_mulbkb_U31_n_13;
  wire HLS_accel_mac_mulbkb_U31_n_14;
  wire HLS_accel_mac_mulbkb_U31_n_15;
  wire HLS_accel_mac_mulbkb_U31_n_16;
  wire HLS_accel_mac_mulbkb_U31_n_17;
  wire HLS_accel_mac_mulbkb_U31_n_18;
  wire HLS_accel_mac_mulbkb_U31_n_19;
  wire HLS_accel_mac_mulbkb_U31_n_20;
  wire HLS_accel_mac_mulbkb_U31_n_21;
  wire HLS_accel_mac_mulbkb_U31_n_22;
  wire HLS_accel_mac_mulbkb_U31_n_23;
  wire HLS_accel_mac_mulbkb_U31_n_24;
  wire HLS_accel_mac_mulbkb_U31_n_25;
  wire HLS_accel_mac_mulbkb_U31_n_26;
  wire HLS_accel_mac_mulbkb_U31_n_27;
  wire HLS_accel_mac_mulbkb_U31_n_28;
  wire HLS_accel_mac_mulbkb_U31_n_29;
  wire HLS_accel_mac_mulbkb_U31_n_3;
  wire HLS_accel_mac_mulbkb_U31_n_30;
  wire HLS_accel_mac_mulbkb_U31_n_31;
  wire HLS_accel_mac_mulbkb_U31_n_32;
  wire HLS_accel_mac_mulbkb_U31_n_33;
  wire HLS_accel_mac_mulbkb_U31_n_34;
  wire HLS_accel_mac_mulbkb_U31_n_35;
  wire HLS_accel_mac_mulbkb_U31_n_36;
  wire HLS_accel_mac_mulbkb_U31_n_37;
  wire HLS_accel_mac_mulbkb_U31_n_38;
  wire HLS_accel_mac_mulbkb_U31_n_39;
  wire HLS_accel_mac_mulbkb_U31_n_4;
  wire HLS_accel_mac_mulbkb_U31_n_40;
  wire HLS_accel_mac_mulbkb_U31_n_41;
  wire HLS_accel_mac_mulbkb_U31_n_42;
  wire HLS_accel_mac_mulbkb_U31_n_43;
  wire HLS_accel_mac_mulbkb_U31_n_44;
  wire HLS_accel_mac_mulbkb_U31_n_45;
  wire HLS_accel_mac_mulbkb_U31_n_46;
  wire HLS_accel_mac_mulbkb_U31_n_47;
  wire HLS_accel_mac_mulbkb_U31_n_48;
  wire HLS_accel_mac_mulbkb_U31_n_49;
  wire HLS_accel_mac_mulbkb_U31_n_5;
  wire HLS_accel_mac_mulbkb_U31_n_50;
  wire HLS_accel_mac_mulbkb_U31_n_6;
  wire HLS_accel_mac_mulbkb_U31_n_7;
  wire HLS_accel_mac_mulbkb_U31_n_8;
  wire HLS_accel_mac_mulbkb_U31_n_9;
  wire HLS_accel_mac_mulbkb_U35_n_10;
  wire HLS_accel_mac_mulbkb_U35_n_11;
  wire HLS_accel_mac_mulbkb_U35_n_12;
  wire HLS_accel_mac_mulbkb_U35_n_13;
  wire HLS_accel_mac_mulbkb_U35_n_14;
  wire HLS_accel_mac_mulbkb_U35_n_15;
  wire HLS_accel_mac_mulbkb_U35_n_16;
  wire HLS_accel_mac_mulbkb_U35_n_17;
  wire HLS_accel_mac_mulbkb_U35_n_18;
  wire HLS_accel_mac_mulbkb_U35_n_19;
  wire HLS_accel_mac_mulbkb_U35_n_20;
  wire HLS_accel_mac_mulbkb_U35_n_21;
  wire HLS_accel_mac_mulbkb_U35_n_22;
  wire HLS_accel_mac_mulbkb_U35_n_23;
  wire HLS_accel_mac_mulbkb_U35_n_24;
  wire HLS_accel_mac_mulbkb_U35_n_25;
  wire HLS_accel_mac_mulbkb_U35_n_26;
  wire HLS_accel_mac_mulbkb_U35_n_27;
  wire HLS_accel_mac_mulbkb_U35_n_28;
  wire HLS_accel_mac_mulbkb_U35_n_29;
  wire HLS_accel_mac_mulbkb_U35_n_3;
  wire HLS_accel_mac_mulbkb_U35_n_30;
  wire HLS_accel_mac_mulbkb_U35_n_31;
  wire HLS_accel_mac_mulbkb_U35_n_32;
  wire HLS_accel_mac_mulbkb_U35_n_33;
  wire HLS_accel_mac_mulbkb_U35_n_34;
  wire HLS_accel_mac_mulbkb_U35_n_35;
  wire HLS_accel_mac_mulbkb_U35_n_36;
  wire HLS_accel_mac_mulbkb_U35_n_37;
  wire HLS_accel_mac_mulbkb_U35_n_38;
  wire HLS_accel_mac_mulbkb_U35_n_39;
  wire HLS_accel_mac_mulbkb_U35_n_4;
  wire HLS_accel_mac_mulbkb_U35_n_40;
  wire HLS_accel_mac_mulbkb_U35_n_41;
  wire HLS_accel_mac_mulbkb_U35_n_42;
  wire HLS_accel_mac_mulbkb_U35_n_43;
  wire HLS_accel_mac_mulbkb_U35_n_44;
  wire HLS_accel_mac_mulbkb_U35_n_45;
  wire HLS_accel_mac_mulbkb_U35_n_46;
  wire HLS_accel_mac_mulbkb_U35_n_47;
  wire HLS_accel_mac_mulbkb_U35_n_48;
  wire HLS_accel_mac_mulbkb_U35_n_49;
  wire HLS_accel_mac_mulbkb_U35_n_5;
  wire HLS_accel_mac_mulbkb_U35_n_50;
  wire HLS_accel_mac_mulbkb_U35_n_6;
  wire HLS_accel_mac_mulbkb_U35_n_7;
  wire HLS_accel_mac_mulbkb_U35_n_8;
  wire HLS_accel_mac_mulbkb_U35_n_9;
  wire HLS_accel_mac_mulbkb_U3_n_10;
  wire HLS_accel_mac_mulbkb_U3_n_11;
  wire HLS_accel_mac_mulbkb_U3_n_12;
  wire HLS_accel_mac_mulbkb_U3_n_13;
  wire HLS_accel_mac_mulbkb_U3_n_14;
  wire HLS_accel_mac_mulbkb_U3_n_15;
  wire HLS_accel_mac_mulbkb_U3_n_16;
  wire HLS_accel_mac_mulbkb_U3_n_17;
  wire HLS_accel_mac_mulbkb_U3_n_18;
  wire HLS_accel_mac_mulbkb_U3_n_19;
  wire HLS_accel_mac_mulbkb_U3_n_20;
  wire HLS_accel_mac_mulbkb_U3_n_21;
  wire HLS_accel_mac_mulbkb_U3_n_22;
  wire HLS_accel_mac_mulbkb_U3_n_23;
  wire HLS_accel_mac_mulbkb_U3_n_24;
  wire HLS_accel_mac_mulbkb_U3_n_25;
  wire HLS_accel_mac_mulbkb_U3_n_26;
  wire HLS_accel_mac_mulbkb_U3_n_27;
  wire HLS_accel_mac_mulbkb_U3_n_28;
  wire HLS_accel_mac_mulbkb_U3_n_29;
  wire HLS_accel_mac_mulbkb_U3_n_3;
  wire HLS_accel_mac_mulbkb_U3_n_30;
  wire HLS_accel_mac_mulbkb_U3_n_31;
  wire HLS_accel_mac_mulbkb_U3_n_32;
  wire HLS_accel_mac_mulbkb_U3_n_33;
  wire HLS_accel_mac_mulbkb_U3_n_34;
  wire HLS_accel_mac_mulbkb_U3_n_35;
  wire HLS_accel_mac_mulbkb_U3_n_36;
  wire HLS_accel_mac_mulbkb_U3_n_37;
  wire HLS_accel_mac_mulbkb_U3_n_38;
  wire HLS_accel_mac_mulbkb_U3_n_39;
  wire HLS_accel_mac_mulbkb_U3_n_4;
  wire HLS_accel_mac_mulbkb_U3_n_40;
  wire HLS_accel_mac_mulbkb_U3_n_41;
  wire HLS_accel_mac_mulbkb_U3_n_42;
  wire HLS_accel_mac_mulbkb_U3_n_43;
  wire HLS_accel_mac_mulbkb_U3_n_44;
  wire HLS_accel_mac_mulbkb_U3_n_45;
  wire HLS_accel_mac_mulbkb_U3_n_46;
  wire HLS_accel_mac_mulbkb_U3_n_47;
  wire HLS_accel_mac_mulbkb_U3_n_48;
  wire HLS_accel_mac_mulbkb_U3_n_49;
  wire HLS_accel_mac_mulbkb_U3_n_5;
  wire HLS_accel_mac_mulbkb_U3_n_50;
  wire HLS_accel_mac_mulbkb_U3_n_6;
  wire HLS_accel_mac_mulbkb_U3_n_7;
  wire HLS_accel_mac_mulbkb_U3_n_8;
  wire HLS_accel_mac_mulbkb_U3_n_9;
  wire HLS_accel_mac_mulbkb_U45_n_10;
  wire HLS_accel_mac_mulbkb_U45_n_11;
  wire HLS_accel_mac_mulbkb_U45_n_12;
  wire HLS_accel_mac_mulbkb_U45_n_13;
  wire HLS_accel_mac_mulbkb_U45_n_14;
  wire HLS_accel_mac_mulbkb_U45_n_15;
  wire HLS_accel_mac_mulbkb_U45_n_16;
  wire HLS_accel_mac_mulbkb_U45_n_17;
  wire HLS_accel_mac_mulbkb_U45_n_18;
  wire HLS_accel_mac_mulbkb_U45_n_19;
  wire HLS_accel_mac_mulbkb_U45_n_20;
  wire HLS_accel_mac_mulbkb_U45_n_21;
  wire HLS_accel_mac_mulbkb_U45_n_22;
  wire HLS_accel_mac_mulbkb_U45_n_23;
  wire HLS_accel_mac_mulbkb_U45_n_24;
  wire HLS_accel_mac_mulbkb_U45_n_25;
  wire HLS_accel_mac_mulbkb_U45_n_26;
  wire HLS_accel_mac_mulbkb_U45_n_27;
  wire HLS_accel_mac_mulbkb_U45_n_28;
  wire HLS_accel_mac_mulbkb_U45_n_29;
  wire HLS_accel_mac_mulbkb_U45_n_3;
  wire HLS_accel_mac_mulbkb_U45_n_30;
  wire HLS_accel_mac_mulbkb_U45_n_31;
  wire HLS_accel_mac_mulbkb_U45_n_32;
  wire HLS_accel_mac_mulbkb_U45_n_33;
  wire HLS_accel_mac_mulbkb_U45_n_34;
  wire HLS_accel_mac_mulbkb_U45_n_35;
  wire HLS_accel_mac_mulbkb_U45_n_36;
  wire HLS_accel_mac_mulbkb_U45_n_37;
  wire HLS_accel_mac_mulbkb_U45_n_38;
  wire HLS_accel_mac_mulbkb_U45_n_39;
  wire HLS_accel_mac_mulbkb_U45_n_4;
  wire HLS_accel_mac_mulbkb_U45_n_40;
  wire HLS_accel_mac_mulbkb_U45_n_41;
  wire HLS_accel_mac_mulbkb_U45_n_42;
  wire HLS_accel_mac_mulbkb_U45_n_43;
  wire HLS_accel_mac_mulbkb_U45_n_44;
  wire HLS_accel_mac_mulbkb_U45_n_45;
  wire HLS_accel_mac_mulbkb_U45_n_46;
  wire HLS_accel_mac_mulbkb_U45_n_47;
  wire HLS_accel_mac_mulbkb_U45_n_48;
  wire HLS_accel_mac_mulbkb_U45_n_49;
  wire HLS_accel_mac_mulbkb_U45_n_5;
  wire HLS_accel_mac_mulbkb_U45_n_50;
  wire HLS_accel_mac_mulbkb_U45_n_6;
  wire HLS_accel_mac_mulbkb_U45_n_7;
  wire HLS_accel_mac_mulbkb_U45_n_8;
  wire HLS_accel_mac_mulbkb_U45_n_9;
  wire HLS_accel_mac_mulbkb_U48_n_10;
  wire HLS_accel_mac_mulbkb_U48_n_11;
  wire HLS_accel_mac_mulbkb_U48_n_12;
  wire HLS_accel_mac_mulbkb_U48_n_13;
  wire HLS_accel_mac_mulbkb_U48_n_14;
  wire HLS_accel_mac_mulbkb_U48_n_15;
  wire HLS_accel_mac_mulbkb_U48_n_16;
  wire HLS_accel_mac_mulbkb_U48_n_17;
  wire HLS_accel_mac_mulbkb_U48_n_18;
  wire HLS_accel_mac_mulbkb_U48_n_19;
  wire HLS_accel_mac_mulbkb_U48_n_20;
  wire HLS_accel_mac_mulbkb_U48_n_21;
  wire HLS_accel_mac_mulbkb_U48_n_22;
  wire HLS_accel_mac_mulbkb_U48_n_23;
  wire HLS_accel_mac_mulbkb_U48_n_24;
  wire HLS_accel_mac_mulbkb_U48_n_25;
  wire HLS_accel_mac_mulbkb_U48_n_26;
  wire HLS_accel_mac_mulbkb_U48_n_27;
  wire HLS_accel_mac_mulbkb_U48_n_28;
  wire HLS_accel_mac_mulbkb_U48_n_29;
  wire HLS_accel_mac_mulbkb_U48_n_3;
  wire HLS_accel_mac_mulbkb_U48_n_30;
  wire HLS_accel_mac_mulbkb_U48_n_31;
  wire HLS_accel_mac_mulbkb_U48_n_32;
  wire HLS_accel_mac_mulbkb_U48_n_33;
  wire HLS_accel_mac_mulbkb_U48_n_34;
  wire HLS_accel_mac_mulbkb_U48_n_35;
  wire HLS_accel_mac_mulbkb_U48_n_36;
  wire HLS_accel_mac_mulbkb_U48_n_37;
  wire HLS_accel_mac_mulbkb_U48_n_38;
  wire HLS_accel_mac_mulbkb_U48_n_39;
  wire HLS_accel_mac_mulbkb_U48_n_4;
  wire HLS_accel_mac_mulbkb_U48_n_40;
  wire HLS_accel_mac_mulbkb_U48_n_41;
  wire HLS_accel_mac_mulbkb_U48_n_42;
  wire HLS_accel_mac_mulbkb_U48_n_43;
  wire HLS_accel_mac_mulbkb_U48_n_44;
  wire HLS_accel_mac_mulbkb_U48_n_45;
  wire HLS_accel_mac_mulbkb_U48_n_46;
  wire HLS_accel_mac_mulbkb_U48_n_47;
  wire HLS_accel_mac_mulbkb_U48_n_48;
  wire HLS_accel_mac_mulbkb_U48_n_49;
  wire HLS_accel_mac_mulbkb_U48_n_5;
  wire HLS_accel_mac_mulbkb_U48_n_50;
  wire HLS_accel_mac_mulbkb_U48_n_6;
  wire HLS_accel_mac_mulbkb_U48_n_7;
  wire HLS_accel_mac_mulbkb_U48_n_8;
  wire HLS_accel_mac_mulbkb_U48_n_9;
  wire HLS_accel_mac_mulbkb_U53_n_10;
  wire HLS_accel_mac_mulbkb_U53_n_11;
  wire HLS_accel_mac_mulbkb_U53_n_12;
  wire HLS_accel_mac_mulbkb_U53_n_13;
  wire HLS_accel_mac_mulbkb_U53_n_14;
  wire HLS_accel_mac_mulbkb_U53_n_15;
  wire HLS_accel_mac_mulbkb_U53_n_16;
  wire HLS_accel_mac_mulbkb_U53_n_17;
  wire HLS_accel_mac_mulbkb_U53_n_18;
  wire HLS_accel_mac_mulbkb_U53_n_19;
  wire HLS_accel_mac_mulbkb_U53_n_20;
  wire HLS_accel_mac_mulbkb_U53_n_21;
  wire HLS_accel_mac_mulbkb_U53_n_22;
  wire HLS_accel_mac_mulbkb_U53_n_23;
  wire HLS_accel_mac_mulbkb_U53_n_24;
  wire HLS_accel_mac_mulbkb_U53_n_25;
  wire HLS_accel_mac_mulbkb_U53_n_26;
  wire HLS_accel_mac_mulbkb_U53_n_27;
  wire HLS_accel_mac_mulbkb_U53_n_28;
  wire HLS_accel_mac_mulbkb_U53_n_29;
  wire HLS_accel_mac_mulbkb_U53_n_3;
  wire HLS_accel_mac_mulbkb_U53_n_30;
  wire HLS_accel_mac_mulbkb_U53_n_31;
  wire HLS_accel_mac_mulbkb_U53_n_32;
  wire HLS_accel_mac_mulbkb_U53_n_33;
  wire HLS_accel_mac_mulbkb_U53_n_34;
  wire HLS_accel_mac_mulbkb_U53_n_35;
  wire HLS_accel_mac_mulbkb_U53_n_36;
  wire HLS_accel_mac_mulbkb_U53_n_37;
  wire HLS_accel_mac_mulbkb_U53_n_38;
  wire HLS_accel_mac_mulbkb_U53_n_39;
  wire HLS_accel_mac_mulbkb_U53_n_4;
  wire HLS_accel_mac_mulbkb_U53_n_40;
  wire HLS_accel_mac_mulbkb_U53_n_41;
  wire HLS_accel_mac_mulbkb_U53_n_42;
  wire HLS_accel_mac_mulbkb_U53_n_43;
  wire HLS_accel_mac_mulbkb_U53_n_44;
  wire HLS_accel_mac_mulbkb_U53_n_45;
  wire HLS_accel_mac_mulbkb_U53_n_46;
  wire HLS_accel_mac_mulbkb_U53_n_47;
  wire HLS_accel_mac_mulbkb_U53_n_48;
  wire HLS_accel_mac_mulbkb_U53_n_49;
  wire HLS_accel_mac_mulbkb_U53_n_5;
  wire HLS_accel_mac_mulbkb_U53_n_50;
  wire HLS_accel_mac_mulbkb_U53_n_6;
  wire HLS_accel_mac_mulbkb_U53_n_7;
  wire HLS_accel_mac_mulbkb_U53_n_8;
  wire HLS_accel_mac_mulbkb_U53_n_9;
  wire HLS_accel_mac_mulbkb_U56_n_10;
  wire HLS_accel_mac_mulbkb_U56_n_11;
  wire HLS_accel_mac_mulbkb_U56_n_12;
  wire HLS_accel_mac_mulbkb_U56_n_13;
  wire HLS_accel_mac_mulbkb_U56_n_14;
  wire HLS_accel_mac_mulbkb_U56_n_15;
  wire HLS_accel_mac_mulbkb_U56_n_16;
  wire HLS_accel_mac_mulbkb_U56_n_17;
  wire HLS_accel_mac_mulbkb_U56_n_18;
  wire HLS_accel_mac_mulbkb_U56_n_19;
  wire HLS_accel_mac_mulbkb_U56_n_20;
  wire HLS_accel_mac_mulbkb_U56_n_21;
  wire HLS_accel_mac_mulbkb_U56_n_22;
  wire HLS_accel_mac_mulbkb_U56_n_23;
  wire HLS_accel_mac_mulbkb_U56_n_24;
  wire HLS_accel_mac_mulbkb_U56_n_25;
  wire HLS_accel_mac_mulbkb_U56_n_26;
  wire HLS_accel_mac_mulbkb_U56_n_27;
  wire HLS_accel_mac_mulbkb_U56_n_28;
  wire HLS_accel_mac_mulbkb_U56_n_29;
  wire HLS_accel_mac_mulbkb_U56_n_3;
  wire HLS_accel_mac_mulbkb_U56_n_30;
  wire HLS_accel_mac_mulbkb_U56_n_31;
  wire HLS_accel_mac_mulbkb_U56_n_32;
  wire HLS_accel_mac_mulbkb_U56_n_33;
  wire HLS_accel_mac_mulbkb_U56_n_34;
  wire HLS_accel_mac_mulbkb_U56_n_35;
  wire HLS_accel_mac_mulbkb_U56_n_36;
  wire HLS_accel_mac_mulbkb_U56_n_37;
  wire HLS_accel_mac_mulbkb_U56_n_38;
  wire HLS_accel_mac_mulbkb_U56_n_39;
  wire HLS_accel_mac_mulbkb_U56_n_4;
  wire HLS_accel_mac_mulbkb_U56_n_40;
  wire HLS_accel_mac_mulbkb_U56_n_41;
  wire HLS_accel_mac_mulbkb_U56_n_42;
  wire HLS_accel_mac_mulbkb_U56_n_43;
  wire HLS_accel_mac_mulbkb_U56_n_44;
  wire HLS_accel_mac_mulbkb_U56_n_45;
  wire HLS_accel_mac_mulbkb_U56_n_46;
  wire HLS_accel_mac_mulbkb_U56_n_47;
  wire HLS_accel_mac_mulbkb_U56_n_48;
  wire HLS_accel_mac_mulbkb_U56_n_49;
  wire HLS_accel_mac_mulbkb_U56_n_5;
  wire HLS_accel_mac_mulbkb_U56_n_50;
  wire HLS_accel_mac_mulbkb_U56_n_6;
  wire HLS_accel_mac_mulbkb_U56_n_7;
  wire HLS_accel_mac_mulbkb_U56_n_8;
  wire HLS_accel_mac_mulbkb_U56_n_9;
  wire HLS_accel_mac_mulbkb_U61_n_10;
  wire HLS_accel_mac_mulbkb_U61_n_11;
  wire HLS_accel_mac_mulbkb_U61_n_12;
  wire HLS_accel_mac_mulbkb_U61_n_13;
  wire HLS_accel_mac_mulbkb_U61_n_14;
  wire HLS_accel_mac_mulbkb_U61_n_15;
  wire HLS_accel_mac_mulbkb_U61_n_16;
  wire HLS_accel_mac_mulbkb_U61_n_17;
  wire HLS_accel_mac_mulbkb_U61_n_18;
  wire HLS_accel_mac_mulbkb_U61_n_19;
  wire HLS_accel_mac_mulbkb_U61_n_20;
  wire HLS_accel_mac_mulbkb_U61_n_21;
  wire HLS_accel_mac_mulbkb_U61_n_22;
  wire HLS_accel_mac_mulbkb_U61_n_23;
  wire HLS_accel_mac_mulbkb_U61_n_24;
  wire HLS_accel_mac_mulbkb_U61_n_25;
  wire HLS_accel_mac_mulbkb_U61_n_26;
  wire HLS_accel_mac_mulbkb_U61_n_27;
  wire HLS_accel_mac_mulbkb_U61_n_28;
  wire HLS_accel_mac_mulbkb_U61_n_29;
  wire HLS_accel_mac_mulbkb_U61_n_3;
  wire HLS_accel_mac_mulbkb_U61_n_30;
  wire HLS_accel_mac_mulbkb_U61_n_31;
  wire HLS_accel_mac_mulbkb_U61_n_32;
  wire HLS_accel_mac_mulbkb_U61_n_33;
  wire HLS_accel_mac_mulbkb_U61_n_34;
  wire HLS_accel_mac_mulbkb_U61_n_35;
  wire HLS_accel_mac_mulbkb_U61_n_36;
  wire HLS_accel_mac_mulbkb_U61_n_37;
  wire HLS_accel_mac_mulbkb_U61_n_38;
  wire HLS_accel_mac_mulbkb_U61_n_39;
  wire HLS_accel_mac_mulbkb_U61_n_4;
  wire HLS_accel_mac_mulbkb_U61_n_40;
  wire HLS_accel_mac_mulbkb_U61_n_41;
  wire HLS_accel_mac_mulbkb_U61_n_42;
  wire HLS_accel_mac_mulbkb_U61_n_43;
  wire HLS_accel_mac_mulbkb_U61_n_44;
  wire HLS_accel_mac_mulbkb_U61_n_45;
  wire HLS_accel_mac_mulbkb_U61_n_46;
  wire HLS_accel_mac_mulbkb_U61_n_47;
  wire HLS_accel_mac_mulbkb_U61_n_48;
  wire HLS_accel_mac_mulbkb_U61_n_49;
  wire HLS_accel_mac_mulbkb_U61_n_5;
  wire HLS_accel_mac_mulbkb_U61_n_50;
  wire HLS_accel_mac_mulbkb_U61_n_6;
  wire HLS_accel_mac_mulbkb_U61_n_7;
  wire HLS_accel_mac_mulbkb_U61_n_8;
  wire HLS_accel_mac_mulbkb_U61_n_9;
  wire HLS_accel_mac_mulbkb_U64_n_10;
  wire HLS_accel_mac_mulbkb_U64_n_11;
  wire HLS_accel_mac_mulbkb_U64_n_12;
  wire HLS_accel_mac_mulbkb_U64_n_13;
  wire HLS_accel_mac_mulbkb_U64_n_14;
  wire HLS_accel_mac_mulbkb_U64_n_15;
  wire HLS_accel_mac_mulbkb_U64_n_16;
  wire HLS_accel_mac_mulbkb_U64_n_17;
  wire HLS_accel_mac_mulbkb_U64_n_18;
  wire HLS_accel_mac_mulbkb_U64_n_19;
  wire HLS_accel_mac_mulbkb_U64_n_20;
  wire HLS_accel_mac_mulbkb_U64_n_21;
  wire HLS_accel_mac_mulbkb_U64_n_22;
  wire HLS_accel_mac_mulbkb_U64_n_23;
  wire HLS_accel_mac_mulbkb_U64_n_24;
  wire HLS_accel_mac_mulbkb_U64_n_25;
  wire HLS_accel_mac_mulbkb_U64_n_26;
  wire HLS_accel_mac_mulbkb_U64_n_27;
  wire HLS_accel_mac_mulbkb_U64_n_28;
  wire HLS_accel_mac_mulbkb_U64_n_29;
  wire HLS_accel_mac_mulbkb_U64_n_3;
  wire HLS_accel_mac_mulbkb_U64_n_30;
  wire HLS_accel_mac_mulbkb_U64_n_31;
  wire HLS_accel_mac_mulbkb_U64_n_32;
  wire HLS_accel_mac_mulbkb_U64_n_33;
  wire HLS_accel_mac_mulbkb_U64_n_34;
  wire HLS_accel_mac_mulbkb_U64_n_35;
  wire HLS_accel_mac_mulbkb_U64_n_36;
  wire HLS_accel_mac_mulbkb_U64_n_37;
  wire HLS_accel_mac_mulbkb_U64_n_38;
  wire HLS_accel_mac_mulbkb_U64_n_39;
  wire HLS_accel_mac_mulbkb_U64_n_4;
  wire HLS_accel_mac_mulbkb_U64_n_40;
  wire HLS_accel_mac_mulbkb_U64_n_41;
  wire HLS_accel_mac_mulbkb_U64_n_42;
  wire HLS_accel_mac_mulbkb_U64_n_43;
  wire HLS_accel_mac_mulbkb_U64_n_44;
  wire HLS_accel_mac_mulbkb_U64_n_45;
  wire HLS_accel_mac_mulbkb_U64_n_46;
  wire HLS_accel_mac_mulbkb_U64_n_47;
  wire HLS_accel_mac_mulbkb_U64_n_48;
  wire HLS_accel_mac_mulbkb_U64_n_49;
  wire HLS_accel_mac_mulbkb_U64_n_5;
  wire HLS_accel_mac_mulbkb_U64_n_50;
  wire HLS_accel_mac_mulbkb_U64_n_6;
  wire HLS_accel_mac_mulbkb_U64_n_7;
  wire HLS_accel_mac_mulbkb_U64_n_8;
  wire HLS_accel_mac_mulbkb_U64_n_9;
  wire HLS_accel_mac_mulbkb_U67_n_10;
  wire HLS_accel_mac_mulbkb_U67_n_11;
  wire HLS_accel_mac_mulbkb_U67_n_12;
  wire HLS_accel_mac_mulbkb_U67_n_13;
  wire HLS_accel_mac_mulbkb_U67_n_14;
  wire HLS_accel_mac_mulbkb_U67_n_15;
  wire HLS_accel_mac_mulbkb_U67_n_16;
  wire HLS_accel_mac_mulbkb_U67_n_17;
  wire HLS_accel_mac_mulbkb_U67_n_18;
  wire HLS_accel_mac_mulbkb_U67_n_19;
  wire HLS_accel_mac_mulbkb_U67_n_20;
  wire HLS_accel_mac_mulbkb_U67_n_21;
  wire HLS_accel_mac_mulbkb_U67_n_22;
  wire HLS_accel_mac_mulbkb_U67_n_23;
  wire HLS_accel_mac_mulbkb_U67_n_24;
  wire HLS_accel_mac_mulbkb_U67_n_25;
  wire HLS_accel_mac_mulbkb_U67_n_26;
  wire HLS_accel_mac_mulbkb_U67_n_27;
  wire HLS_accel_mac_mulbkb_U67_n_28;
  wire HLS_accel_mac_mulbkb_U67_n_29;
  wire HLS_accel_mac_mulbkb_U67_n_3;
  wire HLS_accel_mac_mulbkb_U67_n_30;
  wire HLS_accel_mac_mulbkb_U67_n_31;
  wire HLS_accel_mac_mulbkb_U67_n_32;
  wire HLS_accel_mac_mulbkb_U67_n_33;
  wire HLS_accel_mac_mulbkb_U67_n_34;
  wire HLS_accel_mac_mulbkb_U67_n_35;
  wire HLS_accel_mac_mulbkb_U67_n_36;
  wire HLS_accel_mac_mulbkb_U67_n_37;
  wire HLS_accel_mac_mulbkb_U67_n_38;
  wire HLS_accel_mac_mulbkb_U67_n_39;
  wire HLS_accel_mac_mulbkb_U67_n_4;
  wire HLS_accel_mac_mulbkb_U67_n_40;
  wire HLS_accel_mac_mulbkb_U67_n_41;
  wire HLS_accel_mac_mulbkb_U67_n_42;
  wire HLS_accel_mac_mulbkb_U67_n_43;
  wire HLS_accel_mac_mulbkb_U67_n_44;
  wire HLS_accel_mac_mulbkb_U67_n_45;
  wire HLS_accel_mac_mulbkb_U67_n_46;
  wire HLS_accel_mac_mulbkb_U67_n_47;
  wire HLS_accel_mac_mulbkb_U67_n_48;
  wire HLS_accel_mac_mulbkb_U67_n_49;
  wire HLS_accel_mac_mulbkb_U67_n_5;
  wire HLS_accel_mac_mulbkb_U67_n_50;
  wire HLS_accel_mac_mulbkb_U67_n_6;
  wire HLS_accel_mac_mulbkb_U67_n_7;
  wire HLS_accel_mac_mulbkb_U67_n_8;
  wire HLS_accel_mac_mulbkb_U67_n_9;
  wire HLS_accel_mac_mulbkb_U6_n_10;
  wire HLS_accel_mac_mulbkb_U6_n_11;
  wire HLS_accel_mac_mulbkb_U6_n_12;
  wire HLS_accel_mac_mulbkb_U6_n_13;
  wire HLS_accel_mac_mulbkb_U6_n_14;
  wire HLS_accel_mac_mulbkb_U6_n_15;
  wire HLS_accel_mac_mulbkb_U6_n_16;
  wire HLS_accel_mac_mulbkb_U6_n_17;
  wire HLS_accel_mac_mulbkb_U6_n_18;
  wire HLS_accel_mac_mulbkb_U6_n_19;
  wire HLS_accel_mac_mulbkb_U6_n_20;
  wire HLS_accel_mac_mulbkb_U6_n_21;
  wire HLS_accel_mac_mulbkb_U6_n_22;
  wire HLS_accel_mac_mulbkb_U6_n_23;
  wire HLS_accel_mac_mulbkb_U6_n_24;
  wire HLS_accel_mac_mulbkb_U6_n_25;
  wire HLS_accel_mac_mulbkb_U6_n_26;
  wire HLS_accel_mac_mulbkb_U6_n_27;
  wire HLS_accel_mac_mulbkb_U6_n_28;
  wire HLS_accel_mac_mulbkb_U6_n_29;
  wire HLS_accel_mac_mulbkb_U6_n_3;
  wire HLS_accel_mac_mulbkb_U6_n_30;
  wire HLS_accel_mac_mulbkb_U6_n_31;
  wire HLS_accel_mac_mulbkb_U6_n_32;
  wire HLS_accel_mac_mulbkb_U6_n_33;
  wire HLS_accel_mac_mulbkb_U6_n_34;
  wire HLS_accel_mac_mulbkb_U6_n_35;
  wire HLS_accel_mac_mulbkb_U6_n_36;
  wire HLS_accel_mac_mulbkb_U6_n_37;
  wire HLS_accel_mac_mulbkb_U6_n_38;
  wire HLS_accel_mac_mulbkb_U6_n_39;
  wire HLS_accel_mac_mulbkb_U6_n_4;
  wire HLS_accel_mac_mulbkb_U6_n_40;
  wire HLS_accel_mac_mulbkb_U6_n_41;
  wire HLS_accel_mac_mulbkb_U6_n_42;
  wire HLS_accel_mac_mulbkb_U6_n_43;
  wire HLS_accel_mac_mulbkb_U6_n_44;
  wire HLS_accel_mac_mulbkb_U6_n_45;
  wire HLS_accel_mac_mulbkb_U6_n_46;
  wire HLS_accel_mac_mulbkb_U6_n_47;
  wire HLS_accel_mac_mulbkb_U6_n_48;
  wire HLS_accel_mac_mulbkb_U6_n_49;
  wire HLS_accel_mac_mulbkb_U6_n_5;
  wire HLS_accel_mac_mulbkb_U6_n_50;
  wire HLS_accel_mac_mulbkb_U6_n_6;
  wire HLS_accel_mac_mulbkb_U6_n_7;
  wire HLS_accel_mac_mulbkb_U6_n_8;
  wire HLS_accel_mac_mulbkb_U6_n_9;
  wire HLS_accel_mac_mulbkb_U70_n_10;
  wire HLS_accel_mac_mulbkb_U70_n_11;
  wire HLS_accel_mac_mulbkb_U70_n_12;
  wire HLS_accel_mac_mulbkb_U70_n_13;
  wire HLS_accel_mac_mulbkb_U70_n_14;
  wire HLS_accel_mac_mulbkb_U70_n_15;
  wire HLS_accel_mac_mulbkb_U70_n_16;
  wire HLS_accel_mac_mulbkb_U70_n_17;
  wire HLS_accel_mac_mulbkb_U70_n_18;
  wire HLS_accel_mac_mulbkb_U70_n_19;
  wire HLS_accel_mac_mulbkb_U70_n_20;
  wire HLS_accel_mac_mulbkb_U70_n_21;
  wire HLS_accel_mac_mulbkb_U70_n_22;
  wire HLS_accel_mac_mulbkb_U70_n_23;
  wire HLS_accel_mac_mulbkb_U70_n_24;
  wire HLS_accel_mac_mulbkb_U70_n_25;
  wire HLS_accel_mac_mulbkb_U70_n_26;
  wire HLS_accel_mac_mulbkb_U70_n_27;
  wire HLS_accel_mac_mulbkb_U70_n_28;
  wire HLS_accel_mac_mulbkb_U70_n_29;
  wire HLS_accel_mac_mulbkb_U70_n_3;
  wire HLS_accel_mac_mulbkb_U70_n_30;
  wire HLS_accel_mac_mulbkb_U70_n_31;
  wire HLS_accel_mac_mulbkb_U70_n_32;
  wire HLS_accel_mac_mulbkb_U70_n_33;
  wire HLS_accel_mac_mulbkb_U70_n_34;
  wire HLS_accel_mac_mulbkb_U70_n_35;
  wire HLS_accel_mac_mulbkb_U70_n_36;
  wire HLS_accel_mac_mulbkb_U70_n_37;
  wire HLS_accel_mac_mulbkb_U70_n_38;
  wire HLS_accel_mac_mulbkb_U70_n_39;
  wire HLS_accel_mac_mulbkb_U70_n_4;
  wire HLS_accel_mac_mulbkb_U70_n_40;
  wire HLS_accel_mac_mulbkb_U70_n_41;
  wire HLS_accel_mac_mulbkb_U70_n_42;
  wire HLS_accel_mac_mulbkb_U70_n_43;
  wire HLS_accel_mac_mulbkb_U70_n_44;
  wire HLS_accel_mac_mulbkb_U70_n_45;
  wire HLS_accel_mac_mulbkb_U70_n_46;
  wire HLS_accel_mac_mulbkb_U70_n_47;
  wire HLS_accel_mac_mulbkb_U70_n_48;
  wire HLS_accel_mac_mulbkb_U70_n_49;
  wire HLS_accel_mac_mulbkb_U70_n_5;
  wire HLS_accel_mac_mulbkb_U70_n_50;
  wire HLS_accel_mac_mulbkb_U70_n_6;
  wire HLS_accel_mac_mulbkb_U70_n_7;
  wire HLS_accel_mac_mulbkb_U70_n_8;
  wire HLS_accel_mac_mulbkb_U70_n_9;
  wire HLS_accel_mac_mulbkb_U73_n_10;
  wire HLS_accel_mac_mulbkb_U73_n_11;
  wire HLS_accel_mac_mulbkb_U73_n_12;
  wire HLS_accel_mac_mulbkb_U73_n_13;
  wire HLS_accel_mac_mulbkb_U73_n_14;
  wire HLS_accel_mac_mulbkb_U73_n_15;
  wire HLS_accel_mac_mulbkb_U73_n_16;
  wire HLS_accel_mac_mulbkb_U73_n_17;
  wire HLS_accel_mac_mulbkb_U73_n_18;
  wire HLS_accel_mac_mulbkb_U73_n_19;
  wire HLS_accel_mac_mulbkb_U73_n_20;
  wire HLS_accel_mac_mulbkb_U73_n_21;
  wire HLS_accel_mac_mulbkb_U73_n_22;
  wire HLS_accel_mac_mulbkb_U73_n_23;
  wire HLS_accel_mac_mulbkb_U73_n_24;
  wire HLS_accel_mac_mulbkb_U73_n_25;
  wire HLS_accel_mac_mulbkb_U73_n_26;
  wire HLS_accel_mac_mulbkb_U73_n_27;
  wire HLS_accel_mac_mulbkb_U73_n_28;
  wire HLS_accel_mac_mulbkb_U73_n_29;
  wire HLS_accel_mac_mulbkb_U73_n_3;
  wire HLS_accel_mac_mulbkb_U73_n_30;
  wire HLS_accel_mac_mulbkb_U73_n_31;
  wire HLS_accel_mac_mulbkb_U73_n_32;
  wire HLS_accel_mac_mulbkb_U73_n_33;
  wire HLS_accel_mac_mulbkb_U73_n_34;
  wire HLS_accel_mac_mulbkb_U73_n_35;
  wire HLS_accel_mac_mulbkb_U73_n_36;
  wire HLS_accel_mac_mulbkb_U73_n_37;
  wire HLS_accel_mac_mulbkb_U73_n_38;
  wire HLS_accel_mac_mulbkb_U73_n_39;
  wire HLS_accel_mac_mulbkb_U73_n_4;
  wire HLS_accel_mac_mulbkb_U73_n_40;
  wire HLS_accel_mac_mulbkb_U73_n_41;
  wire HLS_accel_mac_mulbkb_U73_n_42;
  wire HLS_accel_mac_mulbkb_U73_n_43;
  wire HLS_accel_mac_mulbkb_U73_n_44;
  wire HLS_accel_mac_mulbkb_U73_n_45;
  wire HLS_accel_mac_mulbkb_U73_n_46;
  wire HLS_accel_mac_mulbkb_U73_n_47;
  wire HLS_accel_mac_mulbkb_U73_n_48;
  wire HLS_accel_mac_mulbkb_U73_n_49;
  wire HLS_accel_mac_mulbkb_U73_n_5;
  wire HLS_accel_mac_mulbkb_U73_n_50;
  wire HLS_accel_mac_mulbkb_U73_n_6;
  wire HLS_accel_mac_mulbkb_U73_n_7;
  wire HLS_accel_mac_mulbkb_U73_n_8;
  wire HLS_accel_mac_mulbkb_U73_n_9;
  wire HLS_accel_mac_mulbkb_U76_n_10;
  wire HLS_accel_mac_mulbkb_U76_n_11;
  wire HLS_accel_mac_mulbkb_U76_n_12;
  wire HLS_accel_mac_mulbkb_U76_n_13;
  wire HLS_accel_mac_mulbkb_U76_n_14;
  wire HLS_accel_mac_mulbkb_U76_n_15;
  wire HLS_accel_mac_mulbkb_U76_n_16;
  wire HLS_accel_mac_mulbkb_U76_n_17;
  wire HLS_accel_mac_mulbkb_U76_n_18;
  wire HLS_accel_mac_mulbkb_U76_n_19;
  wire HLS_accel_mac_mulbkb_U76_n_20;
  wire HLS_accel_mac_mulbkb_U76_n_21;
  wire HLS_accel_mac_mulbkb_U76_n_22;
  wire HLS_accel_mac_mulbkb_U76_n_23;
  wire HLS_accel_mac_mulbkb_U76_n_24;
  wire HLS_accel_mac_mulbkb_U76_n_25;
  wire HLS_accel_mac_mulbkb_U76_n_26;
  wire HLS_accel_mac_mulbkb_U76_n_27;
  wire HLS_accel_mac_mulbkb_U76_n_28;
  wire HLS_accel_mac_mulbkb_U76_n_29;
  wire HLS_accel_mac_mulbkb_U76_n_3;
  wire HLS_accel_mac_mulbkb_U76_n_30;
  wire HLS_accel_mac_mulbkb_U76_n_31;
  wire HLS_accel_mac_mulbkb_U76_n_32;
  wire HLS_accel_mac_mulbkb_U76_n_33;
  wire HLS_accel_mac_mulbkb_U76_n_34;
  wire HLS_accel_mac_mulbkb_U76_n_35;
  wire HLS_accel_mac_mulbkb_U76_n_36;
  wire HLS_accel_mac_mulbkb_U76_n_37;
  wire HLS_accel_mac_mulbkb_U76_n_38;
  wire HLS_accel_mac_mulbkb_U76_n_39;
  wire HLS_accel_mac_mulbkb_U76_n_4;
  wire HLS_accel_mac_mulbkb_U76_n_40;
  wire HLS_accel_mac_mulbkb_U76_n_41;
  wire HLS_accel_mac_mulbkb_U76_n_42;
  wire HLS_accel_mac_mulbkb_U76_n_43;
  wire HLS_accel_mac_mulbkb_U76_n_44;
  wire HLS_accel_mac_mulbkb_U76_n_45;
  wire HLS_accel_mac_mulbkb_U76_n_46;
  wire HLS_accel_mac_mulbkb_U76_n_47;
  wire HLS_accel_mac_mulbkb_U76_n_48;
  wire HLS_accel_mac_mulbkb_U76_n_49;
  wire HLS_accel_mac_mulbkb_U76_n_5;
  wire HLS_accel_mac_mulbkb_U76_n_50;
  wire HLS_accel_mac_mulbkb_U76_n_6;
  wire HLS_accel_mac_mulbkb_U76_n_7;
  wire HLS_accel_mac_mulbkb_U76_n_8;
  wire HLS_accel_mac_mulbkb_U76_n_9;
  wire HLS_accel_mac_mulbkb_U81_n_10;
  wire HLS_accel_mac_mulbkb_U81_n_11;
  wire HLS_accel_mac_mulbkb_U81_n_12;
  wire HLS_accel_mac_mulbkb_U81_n_13;
  wire HLS_accel_mac_mulbkb_U81_n_14;
  wire HLS_accel_mac_mulbkb_U81_n_15;
  wire HLS_accel_mac_mulbkb_U81_n_16;
  wire HLS_accel_mac_mulbkb_U81_n_17;
  wire HLS_accel_mac_mulbkb_U81_n_18;
  wire HLS_accel_mac_mulbkb_U81_n_19;
  wire HLS_accel_mac_mulbkb_U81_n_20;
  wire HLS_accel_mac_mulbkb_U81_n_21;
  wire HLS_accel_mac_mulbkb_U81_n_22;
  wire HLS_accel_mac_mulbkb_U81_n_23;
  wire HLS_accel_mac_mulbkb_U81_n_24;
  wire HLS_accel_mac_mulbkb_U81_n_25;
  wire HLS_accel_mac_mulbkb_U81_n_26;
  wire HLS_accel_mac_mulbkb_U81_n_27;
  wire HLS_accel_mac_mulbkb_U81_n_28;
  wire HLS_accel_mac_mulbkb_U81_n_29;
  wire HLS_accel_mac_mulbkb_U81_n_3;
  wire HLS_accel_mac_mulbkb_U81_n_30;
  wire HLS_accel_mac_mulbkb_U81_n_31;
  wire HLS_accel_mac_mulbkb_U81_n_32;
  wire HLS_accel_mac_mulbkb_U81_n_33;
  wire HLS_accel_mac_mulbkb_U81_n_34;
  wire HLS_accel_mac_mulbkb_U81_n_35;
  wire HLS_accel_mac_mulbkb_U81_n_36;
  wire HLS_accel_mac_mulbkb_U81_n_37;
  wire HLS_accel_mac_mulbkb_U81_n_38;
  wire HLS_accel_mac_mulbkb_U81_n_39;
  wire HLS_accel_mac_mulbkb_U81_n_4;
  wire HLS_accel_mac_mulbkb_U81_n_40;
  wire HLS_accel_mac_mulbkb_U81_n_41;
  wire HLS_accel_mac_mulbkb_U81_n_42;
  wire HLS_accel_mac_mulbkb_U81_n_43;
  wire HLS_accel_mac_mulbkb_U81_n_44;
  wire HLS_accel_mac_mulbkb_U81_n_45;
  wire HLS_accel_mac_mulbkb_U81_n_46;
  wire HLS_accel_mac_mulbkb_U81_n_47;
  wire HLS_accel_mac_mulbkb_U81_n_48;
  wire HLS_accel_mac_mulbkb_U81_n_49;
  wire HLS_accel_mac_mulbkb_U81_n_5;
  wire HLS_accel_mac_mulbkb_U81_n_50;
  wire HLS_accel_mac_mulbkb_U81_n_6;
  wire HLS_accel_mac_mulbkb_U81_n_7;
  wire HLS_accel_mac_mulbkb_U81_n_8;
  wire HLS_accel_mac_mulbkb_U81_n_9;
  wire HLS_accel_mac_mulbkb_U84_n_10;
  wire HLS_accel_mac_mulbkb_U84_n_11;
  wire HLS_accel_mac_mulbkb_U84_n_12;
  wire HLS_accel_mac_mulbkb_U84_n_13;
  wire HLS_accel_mac_mulbkb_U84_n_14;
  wire HLS_accel_mac_mulbkb_U84_n_15;
  wire HLS_accel_mac_mulbkb_U84_n_16;
  wire HLS_accel_mac_mulbkb_U84_n_17;
  wire HLS_accel_mac_mulbkb_U84_n_18;
  wire HLS_accel_mac_mulbkb_U84_n_19;
  wire HLS_accel_mac_mulbkb_U84_n_20;
  wire HLS_accel_mac_mulbkb_U84_n_21;
  wire HLS_accel_mac_mulbkb_U84_n_22;
  wire HLS_accel_mac_mulbkb_U84_n_23;
  wire HLS_accel_mac_mulbkb_U84_n_24;
  wire HLS_accel_mac_mulbkb_U84_n_25;
  wire HLS_accel_mac_mulbkb_U84_n_26;
  wire HLS_accel_mac_mulbkb_U84_n_27;
  wire HLS_accel_mac_mulbkb_U84_n_28;
  wire HLS_accel_mac_mulbkb_U84_n_29;
  wire HLS_accel_mac_mulbkb_U84_n_3;
  wire HLS_accel_mac_mulbkb_U84_n_30;
  wire HLS_accel_mac_mulbkb_U84_n_31;
  wire HLS_accel_mac_mulbkb_U84_n_32;
  wire HLS_accel_mac_mulbkb_U84_n_33;
  wire HLS_accel_mac_mulbkb_U84_n_34;
  wire HLS_accel_mac_mulbkb_U84_n_35;
  wire HLS_accel_mac_mulbkb_U84_n_36;
  wire HLS_accel_mac_mulbkb_U84_n_37;
  wire HLS_accel_mac_mulbkb_U84_n_38;
  wire HLS_accel_mac_mulbkb_U84_n_39;
  wire HLS_accel_mac_mulbkb_U84_n_4;
  wire HLS_accel_mac_mulbkb_U84_n_40;
  wire HLS_accel_mac_mulbkb_U84_n_41;
  wire HLS_accel_mac_mulbkb_U84_n_42;
  wire HLS_accel_mac_mulbkb_U84_n_43;
  wire HLS_accel_mac_mulbkb_U84_n_44;
  wire HLS_accel_mac_mulbkb_U84_n_45;
  wire HLS_accel_mac_mulbkb_U84_n_46;
  wire HLS_accel_mac_mulbkb_U84_n_47;
  wire HLS_accel_mac_mulbkb_U84_n_48;
  wire HLS_accel_mac_mulbkb_U84_n_49;
  wire HLS_accel_mac_mulbkb_U84_n_5;
  wire HLS_accel_mac_mulbkb_U84_n_50;
  wire HLS_accel_mac_mulbkb_U84_n_6;
  wire HLS_accel_mac_mulbkb_U84_n_7;
  wire HLS_accel_mac_mulbkb_U84_n_8;
  wire HLS_accel_mac_mulbkb_U84_n_9;
  wire HLS_accel_mac_mulbkb_U85_n_3;
  wire HLS_accel_mac_mulbkb_U87_n_10;
  wire HLS_accel_mac_mulbkb_U87_n_11;
  wire HLS_accel_mac_mulbkb_U87_n_12;
  wire HLS_accel_mac_mulbkb_U87_n_13;
  wire HLS_accel_mac_mulbkb_U87_n_14;
  wire HLS_accel_mac_mulbkb_U87_n_15;
  wire HLS_accel_mac_mulbkb_U87_n_16;
  wire HLS_accel_mac_mulbkb_U87_n_17;
  wire HLS_accel_mac_mulbkb_U87_n_18;
  wire HLS_accel_mac_mulbkb_U87_n_19;
  wire HLS_accel_mac_mulbkb_U87_n_20;
  wire HLS_accel_mac_mulbkb_U87_n_21;
  wire HLS_accel_mac_mulbkb_U87_n_22;
  wire HLS_accel_mac_mulbkb_U87_n_23;
  wire HLS_accel_mac_mulbkb_U87_n_24;
  wire HLS_accel_mac_mulbkb_U87_n_25;
  wire HLS_accel_mac_mulbkb_U87_n_26;
  wire HLS_accel_mac_mulbkb_U87_n_27;
  wire HLS_accel_mac_mulbkb_U87_n_28;
  wire HLS_accel_mac_mulbkb_U87_n_29;
  wire HLS_accel_mac_mulbkb_U87_n_3;
  wire HLS_accel_mac_mulbkb_U87_n_30;
  wire HLS_accel_mac_mulbkb_U87_n_31;
  wire HLS_accel_mac_mulbkb_U87_n_32;
  wire HLS_accel_mac_mulbkb_U87_n_33;
  wire HLS_accel_mac_mulbkb_U87_n_34;
  wire HLS_accel_mac_mulbkb_U87_n_35;
  wire HLS_accel_mac_mulbkb_U87_n_36;
  wire HLS_accel_mac_mulbkb_U87_n_37;
  wire HLS_accel_mac_mulbkb_U87_n_38;
  wire HLS_accel_mac_mulbkb_U87_n_39;
  wire HLS_accel_mac_mulbkb_U87_n_4;
  wire HLS_accel_mac_mulbkb_U87_n_40;
  wire HLS_accel_mac_mulbkb_U87_n_41;
  wire HLS_accel_mac_mulbkb_U87_n_42;
  wire HLS_accel_mac_mulbkb_U87_n_43;
  wire HLS_accel_mac_mulbkb_U87_n_44;
  wire HLS_accel_mac_mulbkb_U87_n_45;
  wire HLS_accel_mac_mulbkb_U87_n_46;
  wire HLS_accel_mac_mulbkb_U87_n_47;
  wire HLS_accel_mac_mulbkb_U87_n_48;
  wire HLS_accel_mac_mulbkb_U87_n_49;
  wire HLS_accel_mac_mulbkb_U87_n_5;
  wire HLS_accel_mac_mulbkb_U87_n_50;
  wire HLS_accel_mac_mulbkb_U87_n_6;
  wire HLS_accel_mac_mulbkb_U87_n_7;
  wire HLS_accel_mac_mulbkb_U87_n_8;
  wire HLS_accel_mac_mulbkb_U87_n_9;
  wire HLS_accel_mac_mulbkb_U90_n_10;
  wire HLS_accel_mac_mulbkb_U90_n_11;
  wire HLS_accel_mac_mulbkb_U90_n_12;
  wire HLS_accel_mac_mulbkb_U90_n_13;
  wire HLS_accel_mac_mulbkb_U90_n_14;
  wire HLS_accel_mac_mulbkb_U90_n_15;
  wire HLS_accel_mac_mulbkb_U90_n_16;
  wire HLS_accel_mac_mulbkb_U90_n_17;
  wire HLS_accel_mac_mulbkb_U90_n_18;
  wire HLS_accel_mac_mulbkb_U90_n_19;
  wire HLS_accel_mac_mulbkb_U90_n_20;
  wire HLS_accel_mac_mulbkb_U90_n_21;
  wire HLS_accel_mac_mulbkb_U90_n_22;
  wire HLS_accel_mac_mulbkb_U90_n_23;
  wire HLS_accel_mac_mulbkb_U90_n_24;
  wire HLS_accel_mac_mulbkb_U90_n_25;
  wire HLS_accel_mac_mulbkb_U90_n_26;
  wire HLS_accel_mac_mulbkb_U90_n_27;
  wire HLS_accel_mac_mulbkb_U90_n_28;
  wire HLS_accel_mac_mulbkb_U90_n_29;
  wire HLS_accel_mac_mulbkb_U90_n_3;
  wire HLS_accel_mac_mulbkb_U90_n_30;
  wire HLS_accel_mac_mulbkb_U90_n_31;
  wire HLS_accel_mac_mulbkb_U90_n_32;
  wire HLS_accel_mac_mulbkb_U90_n_33;
  wire HLS_accel_mac_mulbkb_U90_n_34;
  wire HLS_accel_mac_mulbkb_U90_n_35;
  wire HLS_accel_mac_mulbkb_U90_n_36;
  wire HLS_accel_mac_mulbkb_U90_n_37;
  wire HLS_accel_mac_mulbkb_U90_n_38;
  wire HLS_accel_mac_mulbkb_U90_n_39;
  wire HLS_accel_mac_mulbkb_U90_n_4;
  wire HLS_accel_mac_mulbkb_U90_n_40;
  wire HLS_accel_mac_mulbkb_U90_n_41;
  wire HLS_accel_mac_mulbkb_U90_n_42;
  wire HLS_accel_mac_mulbkb_U90_n_43;
  wire HLS_accel_mac_mulbkb_U90_n_44;
  wire HLS_accel_mac_mulbkb_U90_n_45;
  wire HLS_accel_mac_mulbkb_U90_n_46;
  wire HLS_accel_mac_mulbkb_U90_n_47;
  wire HLS_accel_mac_mulbkb_U90_n_48;
  wire HLS_accel_mac_mulbkb_U90_n_49;
  wire HLS_accel_mac_mulbkb_U90_n_5;
  wire HLS_accel_mac_mulbkb_U90_n_50;
  wire HLS_accel_mac_mulbkb_U90_n_6;
  wire HLS_accel_mac_mulbkb_U90_n_7;
  wire HLS_accel_mac_mulbkb_U90_n_8;
  wire HLS_accel_mac_mulbkb_U90_n_9;
  wire HLS_accel_mac_mulbkb_U93_n_10;
  wire HLS_accel_mac_mulbkb_U93_n_11;
  wire HLS_accel_mac_mulbkb_U93_n_12;
  wire HLS_accel_mac_mulbkb_U93_n_13;
  wire HLS_accel_mac_mulbkb_U93_n_14;
  wire HLS_accel_mac_mulbkb_U93_n_15;
  wire HLS_accel_mac_mulbkb_U93_n_16;
  wire HLS_accel_mac_mulbkb_U93_n_17;
  wire HLS_accel_mac_mulbkb_U93_n_18;
  wire HLS_accel_mac_mulbkb_U93_n_19;
  wire HLS_accel_mac_mulbkb_U93_n_20;
  wire HLS_accel_mac_mulbkb_U93_n_21;
  wire HLS_accel_mac_mulbkb_U93_n_22;
  wire HLS_accel_mac_mulbkb_U93_n_23;
  wire HLS_accel_mac_mulbkb_U93_n_24;
  wire HLS_accel_mac_mulbkb_U93_n_25;
  wire HLS_accel_mac_mulbkb_U93_n_26;
  wire HLS_accel_mac_mulbkb_U93_n_27;
  wire HLS_accel_mac_mulbkb_U93_n_28;
  wire HLS_accel_mac_mulbkb_U93_n_29;
  wire HLS_accel_mac_mulbkb_U93_n_3;
  wire HLS_accel_mac_mulbkb_U93_n_30;
  wire HLS_accel_mac_mulbkb_U93_n_31;
  wire HLS_accel_mac_mulbkb_U93_n_32;
  wire HLS_accel_mac_mulbkb_U93_n_33;
  wire HLS_accel_mac_mulbkb_U93_n_34;
  wire HLS_accel_mac_mulbkb_U93_n_35;
  wire HLS_accel_mac_mulbkb_U93_n_36;
  wire HLS_accel_mac_mulbkb_U93_n_37;
  wire HLS_accel_mac_mulbkb_U93_n_38;
  wire HLS_accel_mac_mulbkb_U93_n_39;
  wire HLS_accel_mac_mulbkb_U93_n_4;
  wire HLS_accel_mac_mulbkb_U93_n_40;
  wire HLS_accel_mac_mulbkb_U93_n_41;
  wire HLS_accel_mac_mulbkb_U93_n_42;
  wire HLS_accel_mac_mulbkb_U93_n_43;
  wire HLS_accel_mac_mulbkb_U93_n_44;
  wire HLS_accel_mac_mulbkb_U93_n_45;
  wire HLS_accel_mac_mulbkb_U93_n_46;
  wire HLS_accel_mac_mulbkb_U93_n_47;
  wire HLS_accel_mac_mulbkb_U93_n_48;
  wire HLS_accel_mac_mulbkb_U93_n_49;
  wire HLS_accel_mac_mulbkb_U93_n_5;
  wire HLS_accel_mac_mulbkb_U93_n_50;
  wire HLS_accel_mac_mulbkb_U93_n_6;
  wire HLS_accel_mac_mulbkb_U93_n_7;
  wire HLS_accel_mac_mulbkb_U93_n_8;
  wire HLS_accel_mac_mulbkb_U93_n_9;
  wire HLS_accel_mac_mulbkb_U96_n_10;
  wire HLS_accel_mac_mulbkb_U96_n_11;
  wire HLS_accel_mac_mulbkb_U96_n_12;
  wire HLS_accel_mac_mulbkb_U96_n_13;
  wire HLS_accel_mac_mulbkb_U96_n_14;
  wire HLS_accel_mac_mulbkb_U96_n_15;
  wire HLS_accel_mac_mulbkb_U96_n_16;
  wire HLS_accel_mac_mulbkb_U96_n_17;
  wire HLS_accel_mac_mulbkb_U96_n_18;
  wire HLS_accel_mac_mulbkb_U96_n_19;
  wire HLS_accel_mac_mulbkb_U96_n_20;
  wire HLS_accel_mac_mulbkb_U96_n_21;
  wire HLS_accel_mac_mulbkb_U96_n_22;
  wire HLS_accel_mac_mulbkb_U96_n_23;
  wire HLS_accel_mac_mulbkb_U96_n_24;
  wire HLS_accel_mac_mulbkb_U96_n_25;
  wire HLS_accel_mac_mulbkb_U96_n_26;
  wire HLS_accel_mac_mulbkb_U96_n_27;
  wire HLS_accel_mac_mulbkb_U96_n_28;
  wire HLS_accel_mac_mulbkb_U96_n_29;
  wire HLS_accel_mac_mulbkb_U96_n_3;
  wire HLS_accel_mac_mulbkb_U96_n_30;
  wire HLS_accel_mac_mulbkb_U96_n_31;
  wire HLS_accel_mac_mulbkb_U96_n_32;
  wire HLS_accel_mac_mulbkb_U96_n_33;
  wire HLS_accel_mac_mulbkb_U96_n_34;
  wire HLS_accel_mac_mulbkb_U96_n_35;
  wire HLS_accel_mac_mulbkb_U96_n_36;
  wire HLS_accel_mac_mulbkb_U96_n_37;
  wire HLS_accel_mac_mulbkb_U96_n_38;
  wire HLS_accel_mac_mulbkb_U96_n_39;
  wire HLS_accel_mac_mulbkb_U96_n_4;
  wire HLS_accel_mac_mulbkb_U96_n_40;
  wire HLS_accel_mac_mulbkb_U96_n_41;
  wire HLS_accel_mac_mulbkb_U96_n_42;
  wire HLS_accel_mac_mulbkb_U96_n_43;
  wire HLS_accel_mac_mulbkb_U96_n_44;
  wire HLS_accel_mac_mulbkb_U96_n_45;
  wire HLS_accel_mac_mulbkb_U96_n_46;
  wire HLS_accel_mac_mulbkb_U96_n_47;
  wire HLS_accel_mac_mulbkb_U96_n_48;
  wire HLS_accel_mac_mulbkb_U96_n_49;
  wire HLS_accel_mac_mulbkb_U96_n_5;
  wire HLS_accel_mac_mulbkb_U96_n_50;
  wire HLS_accel_mac_mulbkb_U96_n_51;
  wire HLS_accel_mac_mulbkb_U96_n_6;
  wire HLS_accel_mac_mulbkb_U96_n_7;
  wire HLS_accel_mac_mulbkb_U96_n_8;
  wire HLS_accel_mac_mulbkb_U96_n_9;
  wire HLS_accel_mac_mulbkb_U9_n_10;
  wire HLS_accel_mac_mulbkb_U9_n_11;
  wire HLS_accel_mac_mulbkb_U9_n_12;
  wire HLS_accel_mac_mulbkb_U9_n_13;
  wire HLS_accel_mac_mulbkb_U9_n_14;
  wire HLS_accel_mac_mulbkb_U9_n_15;
  wire HLS_accel_mac_mulbkb_U9_n_16;
  wire HLS_accel_mac_mulbkb_U9_n_17;
  wire HLS_accel_mac_mulbkb_U9_n_18;
  wire HLS_accel_mac_mulbkb_U9_n_19;
  wire HLS_accel_mac_mulbkb_U9_n_20;
  wire HLS_accel_mac_mulbkb_U9_n_21;
  wire HLS_accel_mac_mulbkb_U9_n_22;
  wire HLS_accel_mac_mulbkb_U9_n_23;
  wire HLS_accel_mac_mulbkb_U9_n_24;
  wire HLS_accel_mac_mulbkb_U9_n_25;
  wire HLS_accel_mac_mulbkb_U9_n_26;
  wire HLS_accel_mac_mulbkb_U9_n_27;
  wire HLS_accel_mac_mulbkb_U9_n_28;
  wire HLS_accel_mac_mulbkb_U9_n_29;
  wire HLS_accel_mac_mulbkb_U9_n_3;
  wire HLS_accel_mac_mulbkb_U9_n_30;
  wire HLS_accel_mac_mulbkb_U9_n_31;
  wire HLS_accel_mac_mulbkb_U9_n_32;
  wire HLS_accel_mac_mulbkb_U9_n_33;
  wire HLS_accel_mac_mulbkb_U9_n_34;
  wire HLS_accel_mac_mulbkb_U9_n_35;
  wire HLS_accel_mac_mulbkb_U9_n_36;
  wire HLS_accel_mac_mulbkb_U9_n_37;
  wire HLS_accel_mac_mulbkb_U9_n_38;
  wire HLS_accel_mac_mulbkb_U9_n_39;
  wire HLS_accel_mac_mulbkb_U9_n_4;
  wire HLS_accel_mac_mulbkb_U9_n_40;
  wire HLS_accel_mac_mulbkb_U9_n_41;
  wire HLS_accel_mac_mulbkb_U9_n_42;
  wire HLS_accel_mac_mulbkb_U9_n_43;
  wire HLS_accel_mac_mulbkb_U9_n_44;
  wire HLS_accel_mac_mulbkb_U9_n_45;
  wire HLS_accel_mac_mulbkb_U9_n_46;
  wire HLS_accel_mac_mulbkb_U9_n_47;
  wire HLS_accel_mac_mulbkb_U9_n_48;
  wire HLS_accel_mac_mulbkb_U9_n_49;
  wire HLS_accel_mac_mulbkb_U9_n_5;
  wire HLS_accel_mac_mulbkb_U9_n_50;
  wire HLS_accel_mac_mulbkb_U9_n_6;
  wire HLS_accel_mac_mulbkb_U9_n_7;
  wire HLS_accel_mac_mulbkb_U9_n_8;
  wire HLS_accel_mac_mulbkb_U9_n_9;
  wire HLS_accel_mac_mulcud_U11_n_10;
  wire HLS_accel_mac_mulcud_U11_n_3;
  wire HLS_accel_mac_mulcud_U11_n_4;
  wire HLS_accel_mac_mulcud_U11_n_5;
  wire HLS_accel_mac_mulcud_U11_n_6;
  wire HLS_accel_mac_mulcud_U11_n_7;
  wire HLS_accel_mac_mulcud_U11_n_8;
  wire HLS_accel_mac_mulcud_U11_n_9;
  wire HLS_accel_mac_mulcud_U14_n_10;
  wire HLS_accel_mac_mulcud_U14_n_3;
  wire HLS_accel_mac_mulcud_U14_n_4;
  wire HLS_accel_mac_mulcud_U14_n_5;
  wire HLS_accel_mac_mulcud_U14_n_6;
  wire HLS_accel_mac_mulcud_U14_n_7;
  wire HLS_accel_mac_mulcud_U14_n_8;
  wire HLS_accel_mac_mulcud_U14_n_9;
  wire HLS_accel_mac_mulcud_U18_n_10;
  wire HLS_accel_mac_mulcud_U18_n_3;
  wire HLS_accel_mac_mulcud_U18_n_4;
  wire HLS_accel_mac_mulcud_U18_n_5;
  wire HLS_accel_mac_mulcud_U18_n_6;
  wire HLS_accel_mac_mulcud_U18_n_7;
  wire HLS_accel_mac_mulcud_U18_n_8;
  wire HLS_accel_mac_mulcud_U18_n_9;
  wire HLS_accel_mac_mulcud_U22_n_10;
  wire HLS_accel_mac_mulcud_U22_n_3;
  wire HLS_accel_mac_mulcud_U22_n_4;
  wire HLS_accel_mac_mulcud_U22_n_5;
  wire HLS_accel_mac_mulcud_U22_n_6;
  wire HLS_accel_mac_mulcud_U22_n_7;
  wire HLS_accel_mac_mulcud_U22_n_8;
  wire HLS_accel_mac_mulcud_U22_n_9;
  wire HLS_accel_mac_mulcud_U26_n_10;
  wire HLS_accel_mac_mulcud_U26_n_3;
  wire HLS_accel_mac_mulcud_U26_n_4;
  wire HLS_accel_mac_mulcud_U26_n_5;
  wire HLS_accel_mac_mulcud_U26_n_6;
  wire HLS_accel_mac_mulcud_U26_n_7;
  wire HLS_accel_mac_mulcud_U26_n_8;
  wire HLS_accel_mac_mulcud_U26_n_9;
  wire HLS_accel_mac_mulcud_U2_n_10;
  wire HLS_accel_mac_mulcud_U2_n_3;
  wire HLS_accel_mac_mulcud_U2_n_4;
  wire HLS_accel_mac_mulcud_U2_n_5;
  wire HLS_accel_mac_mulcud_U2_n_6;
  wire HLS_accel_mac_mulcud_U2_n_7;
  wire HLS_accel_mac_mulcud_U2_n_8;
  wire HLS_accel_mac_mulcud_U2_n_9;
  wire HLS_accel_mac_mulcud_U30_n_10;
  wire HLS_accel_mac_mulcud_U30_n_3;
  wire HLS_accel_mac_mulcud_U30_n_4;
  wire HLS_accel_mac_mulcud_U30_n_5;
  wire HLS_accel_mac_mulcud_U30_n_6;
  wire HLS_accel_mac_mulcud_U30_n_7;
  wire HLS_accel_mac_mulcud_U30_n_8;
  wire HLS_accel_mac_mulcud_U30_n_9;
  wire HLS_accel_mac_mulcud_U34_n_10;
  wire HLS_accel_mac_mulcud_U34_n_3;
  wire HLS_accel_mac_mulcud_U34_n_4;
  wire HLS_accel_mac_mulcud_U34_n_5;
  wire HLS_accel_mac_mulcud_U34_n_6;
  wire HLS_accel_mac_mulcud_U34_n_7;
  wire HLS_accel_mac_mulcud_U34_n_8;
  wire HLS_accel_mac_mulcud_U34_n_9;
  wire HLS_accel_mac_mulcud_U38_n_10;
  wire HLS_accel_mac_mulcud_U38_n_3;
  wire HLS_accel_mac_mulcud_U38_n_4;
  wire HLS_accel_mac_mulcud_U38_n_5;
  wire HLS_accel_mac_mulcud_U38_n_6;
  wire HLS_accel_mac_mulcud_U38_n_7;
  wire HLS_accel_mac_mulcud_U38_n_8;
  wire HLS_accel_mac_mulcud_U38_n_9;
  wire HLS_accel_mac_mulcud_U40_n_10;
  wire HLS_accel_mac_mulcud_U40_n_3;
  wire HLS_accel_mac_mulcud_U40_n_4;
  wire HLS_accel_mac_mulcud_U40_n_5;
  wire HLS_accel_mac_mulcud_U40_n_6;
  wire HLS_accel_mac_mulcud_U40_n_7;
  wire HLS_accel_mac_mulcud_U40_n_8;
  wire HLS_accel_mac_mulcud_U40_n_9;
  wire HLS_accel_mac_mulcud_U42_n_10;
  wire HLS_accel_mac_mulcud_U42_n_3;
  wire HLS_accel_mac_mulcud_U42_n_4;
  wire HLS_accel_mac_mulcud_U42_n_5;
  wire HLS_accel_mac_mulcud_U42_n_6;
  wire HLS_accel_mac_mulcud_U42_n_7;
  wire HLS_accel_mac_mulcud_U42_n_8;
  wire HLS_accel_mac_mulcud_U42_n_9;
  wire HLS_accel_mac_mulcud_U44_n_10;
  wire HLS_accel_mac_mulcud_U44_n_3;
  wire HLS_accel_mac_mulcud_U44_n_4;
  wire HLS_accel_mac_mulcud_U44_n_5;
  wire HLS_accel_mac_mulcud_U44_n_6;
  wire HLS_accel_mac_mulcud_U44_n_7;
  wire HLS_accel_mac_mulcud_U44_n_8;
  wire HLS_accel_mac_mulcud_U44_n_9;
  wire HLS_accel_mac_mulcud_U47_n_10;
  wire HLS_accel_mac_mulcud_U47_n_3;
  wire HLS_accel_mac_mulcud_U47_n_4;
  wire HLS_accel_mac_mulcud_U47_n_5;
  wire HLS_accel_mac_mulcud_U47_n_6;
  wire HLS_accel_mac_mulcud_U47_n_7;
  wire HLS_accel_mac_mulcud_U47_n_8;
  wire HLS_accel_mac_mulcud_U47_n_9;
  wire HLS_accel_mac_mulcud_U50_n_10;
  wire HLS_accel_mac_mulcud_U50_n_3;
  wire HLS_accel_mac_mulcud_U50_n_4;
  wire HLS_accel_mac_mulcud_U50_n_5;
  wire HLS_accel_mac_mulcud_U50_n_6;
  wire HLS_accel_mac_mulcud_U50_n_7;
  wire HLS_accel_mac_mulcud_U50_n_8;
  wire HLS_accel_mac_mulcud_U50_n_9;
  wire HLS_accel_mac_mulcud_U52_n_10;
  wire HLS_accel_mac_mulcud_U52_n_3;
  wire HLS_accel_mac_mulcud_U52_n_4;
  wire HLS_accel_mac_mulcud_U52_n_5;
  wire HLS_accel_mac_mulcud_U52_n_6;
  wire HLS_accel_mac_mulcud_U52_n_7;
  wire HLS_accel_mac_mulcud_U52_n_8;
  wire HLS_accel_mac_mulcud_U52_n_9;
  wire HLS_accel_mac_mulcud_U55_n_10;
  wire HLS_accel_mac_mulcud_U55_n_3;
  wire HLS_accel_mac_mulcud_U55_n_4;
  wire HLS_accel_mac_mulcud_U55_n_5;
  wire HLS_accel_mac_mulcud_U55_n_6;
  wire HLS_accel_mac_mulcud_U55_n_7;
  wire HLS_accel_mac_mulcud_U55_n_8;
  wire HLS_accel_mac_mulcud_U55_n_9;
  wire HLS_accel_mac_mulcud_U58_n_10;
  wire HLS_accel_mac_mulcud_U58_n_3;
  wire HLS_accel_mac_mulcud_U58_n_4;
  wire HLS_accel_mac_mulcud_U58_n_5;
  wire HLS_accel_mac_mulcud_U58_n_6;
  wire HLS_accel_mac_mulcud_U58_n_7;
  wire HLS_accel_mac_mulcud_U58_n_8;
  wire HLS_accel_mac_mulcud_U58_n_9;
  wire HLS_accel_mac_mulcud_U60_n_10;
  wire HLS_accel_mac_mulcud_U60_n_3;
  wire HLS_accel_mac_mulcud_U60_n_4;
  wire HLS_accel_mac_mulcud_U60_n_5;
  wire HLS_accel_mac_mulcud_U60_n_6;
  wire HLS_accel_mac_mulcud_U60_n_7;
  wire HLS_accel_mac_mulcud_U60_n_8;
  wire HLS_accel_mac_mulcud_U60_n_9;
  wire HLS_accel_mac_mulcud_U63_n_10;
  wire HLS_accel_mac_mulcud_U63_n_3;
  wire HLS_accel_mac_mulcud_U63_n_4;
  wire HLS_accel_mac_mulcud_U63_n_5;
  wire HLS_accel_mac_mulcud_U63_n_6;
  wire HLS_accel_mac_mulcud_U63_n_7;
  wire HLS_accel_mac_mulcud_U63_n_8;
  wire HLS_accel_mac_mulcud_U63_n_9;
  wire HLS_accel_mac_mulcud_U66_n_10;
  wire HLS_accel_mac_mulcud_U66_n_3;
  wire HLS_accel_mac_mulcud_U66_n_4;
  wire HLS_accel_mac_mulcud_U66_n_5;
  wire HLS_accel_mac_mulcud_U66_n_6;
  wire HLS_accel_mac_mulcud_U66_n_7;
  wire HLS_accel_mac_mulcud_U66_n_8;
  wire HLS_accel_mac_mulcud_U66_n_9;
  wire HLS_accel_mac_mulcud_U72_n_10;
  wire HLS_accel_mac_mulcud_U72_n_3;
  wire HLS_accel_mac_mulcud_U72_n_4;
  wire HLS_accel_mac_mulcud_U72_n_5;
  wire HLS_accel_mac_mulcud_U72_n_6;
  wire HLS_accel_mac_mulcud_U72_n_7;
  wire HLS_accel_mac_mulcud_U72_n_8;
  wire HLS_accel_mac_mulcud_U72_n_9;
  wire HLS_accel_mac_mulcud_U78_n_10;
  wire HLS_accel_mac_mulcud_U78_n_3;
  wire HLS_accel_mac_mulcud_U78_n_4;
  wire HLS_accel_mac_mulcud_U78_n_5;
  wire HLS_accel_mac_mulcud_U78_n_6;
  wire HLS_accel_mac_mulcud_U78_n_7;
  wire HLS_accel_mac_mulcud_U78_n_8;
  wire HLS_accel_mac_mulcud_U78_n_9;
  wire HLS_accel_mac_mulcud_U80_n_10;
  wire HLS_accel_mac_mulcud_U80_n_3;
  wire HLS_accel_mac_mulcud_U80_n_4;
  wire HLS_accel_mac_mulcud_U80_n_5;
  wire HLS_accel_mac_mulcud_U80_n_6;
  wire HLS_accel_mac_mulcud_U80_n_7;
  wire HLS_accel_mac_mulcud_U80_n_8;
  wire HLS_accel_mac_mulcud_U80_n_9;
  wire HLS_accel_mac_mulcud_U83_n_10;
  wire HLS_accel_mac_mulcud_U83_n_3;
  wire HLS_accel_mac_mulcud_U83_n_4;
  wire HLS_accel_mac_mulcud_U83_n_5;
  wire HLS_accel_mac_mulcud_U83_n_6;
  wire HLS_accel_mac_mulcud_U83_n_7;
  wire HLS_accel_mac_mulcud_U83_n_8;
  wire HLS_accel_mac_mulcud_U83_n_9;
  wire HLS_accel_mac_mulcud_U86_n_10;
  wire HLS_accel_mac_mulcud_U86_n_3;
  wire HLS_accel_mac_mulcud_U86_n_4;
  wire HLS_accel_mac_mulcud_U86_n_5;
  wire HLS_accel_mac_mulcud_U86_n_6;
  wire HLS_accel_mac_mulcud_U86_n_7;
  wire HLS_accel_mac_mulcud_U86_n_8;
  wire HLS_accel_mac_mulcud_U86_n_9;
  wire HLS_accel_mac_mulcud_U8_n_10;
  wire HLS_accel_mac_mulcud_U8_n_3;
  wire HLS_accel_mac_mulcud_U8_n_4;
  wire HLS_accel_mac_mulcud_U8_n_5;
  wire HLS_accel_mac_mulcud_U8_n_6;
  wire HLS_accel_mac_mulcud_U8_n_7;
  wire HLS_accel_mac_mulcud_U8_n_8;
  wire HLS_accel_mac_mulcud_U8_n_9;
  wire HLS_accel_mac_mulcud_U92_n_10;
  wire HLS_accel_mac_mulcud_U92_n_3;
  wire HLS_accel_mac_mulcud_U92_n_4;
  wire HLS_accel_mac_mulcud_U92_n_5;
  wire HLS_accel_mac_mulcud_U92_n_6;
  wire HLS_accel_mac_mulcud_U92_n_7;
  wire HLS_accel_mac_mulcud_U92_n_8;
  wire HLS_accel_mac_mulcud_U92_n_9;
  wire [7:0]INPUT_STREAM_TDATA;
  wire INPUT_STREAM_TREADY;
  wire INPUT_STREAM_TVALID;
  wire [7:0]INPUT_STREAM_data_V_0_data_out;
  wire INPUT_STREAM_data_V_0_load_A;
  wire INPUT_STREAM_data_V_0_load_B;
  wire [7:0]INPUT_STREAM_data_V_0_payload_A;
  wire [7:0]INPUT_STREAM_data_V_0_payload_B;
  wire INPUT_STREAM_data_V_0_sel;
  wire INPUT_STREAM_data_V_0_sel2;
  wire INPUT_STREAM_data_V_0_sel2429_out;
  wire INPUT_STREAM_data_V_0_sel_rd_i_1_n_3;
  wire INPUT_STREAM_data_V_0_sel_wr;
  wire INPUT_STREAM_data_V_0_sel_wr_i_1_n_3;
  wire [1:1]INPUT_STREAM_data_V_0_state;
  wire \INPUT_STREAM_data_V_0_state[0]_i_1_n_3 ;
  wire \INPUT_STREAM_data_V_0_state_reg_n_3_[0] ;
  wire \INPUT_STREAM_data_V_0_state_reg_n_3_[1] ;
  wire [1:1]INPUT_STREAM_dest_V_0_state;
  wire \INPUT_STREAM_dest_V_0_state[0]_i_1_n_3 ;
  wire \INPUT_STREAM_dest_V_0_state_reg_n_3_[0] ;
  wire [7:0]OUTPUT_STREAM_TDATA;
  wire [0:0]OUTPUT_STREAM_TLAST;
  wire OUTPUT_STREAM_TREADY;
  wire OUTPUT_STREAM_TVALID;
  wire OUTPUT_STREAM_data_V_1_ack_in414_in;
  wire OUTPUT_STREAM_data_V_1_load_A;
  wire OUTPUT_STREAM_data_V_1_load_B;
  wire [7:0]OUTPUT_STREAM_data_V_1_payload_A;
  wire [7:0]OUTPUT_STREAM_data_V_1_payload_B;
  wire OUTPUT_STREAM_data_V_1_sel;
  wire OUTPUT_STREAM_data_V_1_sel_rd_i_1_n_3;
  wire OUTPUT_STREAM_data_V_1_sel_wr;
  wire OUTPUT_STREAM_data_V_1_sel_wr_i_1_n_3;
  wire [1:1]OUTPUT_STREAM_data_V_1_state;
  wire \OUTPUT_STREAM_data_V_1_state[0]_i_1_n_3 ;
  wire \OUTPUT_STREAM_data_V_1_state_reg_n_3_[0] ;
  wire [1:1]OUTPUT_STREAM_dest_V_1_state;
  wire \OUTPUT_STREAM_dest_V_1_state[0]_i_1_n_3 ;
  wire \OUTPUT_STREAM_dest_V_1_state_reg_n_3_[1] ;
  wire [1:1]OUTPUT_STREAM_id_V_1_state;
  wire \OUTPUT_STREAM_id_V_1_state[0]_i_1_n_3 ;
  wire \OUTPUT_STREAM_id_V_1_state_reg_n_3_[0] ;
  wire \OUTPUT_STREAM_id_V_1_state_reg_n_3_[1] ;
  wire [1:1]OUTPUT_STREAM_keep_V_1_state;
  wire \OUTPUT_STREAM_keep_V_1_state[0]_i_1_n_3 ;
  wire \OUTPUT_STREAM_keep_V_1_state_reg_n_3_[0] ;
  wire \OUTPUT_STREAM_keep_V_1_state_reg_n_3_[1] ;
  wire OUTPUT_STREAM_last_V_1_ack_in;
  wire OUTPUT_STREAM_last_V_1_payload_A;
  wire \OUTPUT_STREAM_last_V_1_payload_A[0]_i_1_n_3 ;
  wire OUTPUT_STREAM_last_V_1_payload_B;
  wire \OUTPUT_STREAM_last_V_1_payload_B[0]_i_1_n_3 ;
  wire OUTPUT_STREAM_last_V_1_sel;
  wire OUTPUT_STREAM_last_V_1_sel_rd_i_1_n_3;
  wire OUTPUT_STREAM_last_V_1_sel_wr;
  wire OUTPUT_STREAM_last_V_1_sel_wr_i_1_n_3;
  wire [1:1]OUTPUT_STREAM_last_V_1_state;
  wire \OUTPUT_STREAM_last_V_1_state[0]_i_1_n_3 ;
  wire \OUTPUT_STREAM_last_V_1_state_reg_n_3_[0] ;
  wire [1:1]OUTPUT_STREAM_strb_V_1_state;
  wire \OUTPUT_STREAM_strb_V_1_state[0]_i_1_n_3 ;
  wire \OUTPUT_STREAM_strb_V_1_state_reg_n_3_[0] ;
  wire \OUTPUT_STREAM_strb_V_1_state_reg_n_3_[1] ;
  wire [1:1]OUTPUT_STREAM_user_V_1_state;
  wire \OUTPUT_STREAM_user_V_1_state[0]_i_1_n_3 ;
  wire \OUTPUT_STREAM_user_V_1_state_reg_n_3_[0] ;
  wire \OUTPUT_STREAM_user_V_1_state_reg_n_3_[1] ;
  wire a_0_U_n_11;
  wire a_0_U_n_12;
  wire a_0_U_n_13;
  wire a_0_U_n_14;
  wire a_0_U_n_15;
  wire a_0_U_n_16;
  wire a_0_U_n_17;
  wire a_0_U_n_18;
  wire [8:0]a_0_address0;
  wire a_0_ce0;
  wire a_0_ce1;
  wire a_0_load_1_mid2_reg_8151_reg0;
  wire [8:1]a_0_load_mid2_reg_8096;
  wire \a_0_load_mid2_reg_8096_reg[1]_rep_n_3 ;
  wire \a_0_load_mid2_reg_8096_reg[2]_rep_n_3 ;
  wire \a_0_load_mid2_reg_8096_reg[3]_rep_n_3 ;
  wire \a_0_load_mid2_reg_8096_reg[4]_rep_n_3 ;
  wire \a_0_load_mid2_reg_8096_reg[5]_rep_n_3 ;
  wire \a_0_load_mid2_reg_8096_reg[6]_rep_n_3 ;
  wire \a_0_load_mid2_reg_8096_reg[7]_rep_n_3 ;
  wire \a_0_load_mid2_reg_8096_reg[8]_rep_n_3 ;
  wire [7:0]a_0_q0;
  wire a_10_U_n_11;
  wire a_10_U_n_12;
  wire a_10_U_n_13;
  wire a_10_U_n_14;
  wire a_10_U_n_15;
  wire a_10_U_n_16;
  wire a_10_U_n_17;
  wire a_10_U_n_18;
  wire [7:0]a_10_q0;
  wire a_11_U_n_19;
  wire [7:0]a_11_q0;
  wire [7:0]a_11_q1;
  wire a_12_U_n_10;
  wire a_12_U_n_3;
  wire a_12_U_n_4;
  wire a_12_U_n_5;
  wire a_12_U_n_6;
  wire a_12_U_n_7;
  wire a_12_U_n_8;
  wire a_12_U_n_9;
  wire a_12_ce1;
  wire a_12_load_1_reg_104030;
  wire [7:0]a_12_q1;
  wire a_13_U_n_10;
  wire a_13_U_n_3;
  wire a_13_U_n_4;
  wire a_13_U_n_5;
  wire a_13_U_n_6;
  wire a_13_U_n_7;
  wire a_13_U_n_8;
  wire a_13_U_n_9;
  wire [8:0]a_13_address0;
  wire a_13_ce0;
  wire [7:0]a_13_q1;
  wire a_14_U_n_11;
  wire a_14_U_n_12;
  wire a_14_U_n_13;
  wire a_14_U_n_14;
  wire a_14_U_n_15;
  wire a_14_U_n_16;
  wire a_14_U_n_17;
  wire a_14_U_n_18;
  wire [7:0]a_14_q0;
  wire a_15_U_n_11;
  wire a_15_U_n_12;
  wire a_15_U_n_13;
  wire a_15_U_n_14;
  wire a_15_U_n_15;
  wire a_15_U_n_16;
  wire a_15_U_n_17;
  wire a_15_U_n_18;
  wire a_15_U_n_19;
  wire [7:0]a_15_q0;
  wire [7:0]a_16_q0;
  wire [7:0]a_16_q1;
  wire a_17_U_n_10;
  wire a_17_U_n_3;
  wire a_17_U_n_4;
  wire a_17_U_n_5;
  wire a_17_U_n_6;
  wire a_17_U_n_7;
  wire a_17_U_n_8;
  wire a_17_U_n_9;
  wire [7:0]a_17_q1;
  wire a_18_U_n_10;
  wire a_18_U_n_3;
  wire a_18_U_n_4;
  wire a_18_U_n_5;
  wire a_18_U_n_6;
  wire a_18_U_n_7;
  wire a_18_U_n_8;
  wire a_18_U_n_9;
  wire [7:0]a_18_q1;
  wire a_19_U_n_11;
  wire a_19_U_n_12;
  wire a_19_U_n_13;
  wire a_19_U_n_14;
  wire a_19_U_n_15;
  wire a_19_U_n_16;
  wire a_19_U_n_17;
  wire a_19_U_n_18;
  wire a_19_U_n_19;
  wire [7:0]a_19_q0;
  wire [7:0]a_1_q0;
  wire [7:0]a_1_q1;
  wire a_20_U_n_11;
  wire a_20_U_n_12;
  wire a_20_U_n_13;
  wire a_20_U_n_14;
  wire a_20_U_n_15;
  wire a_20_U_n_16;
  wire a_20_U_n_17;
  wire a_20_U_n_18;
  wire [7:0]a_20_q0;
  wire [7:0]a_21_q0;
  wire [7:0]a_21_q1;
  wire a_22_U_n_10;
  wire a_22_U_n_3;
  wire a_22_U_n_4;
  wire a_22_U_n_5;
  wire a_22_U_n_6;
  wire a_22_U_n_7;
  wire a_22_U_n_8;
  wire a_22_U_n_9;
  wire [7:0]a_22_q1;
  wire a_23_U_n_10;
  wire a_23_U_n_19;
  wire a_23_U_n_3;
  wire a_23_U_n_4;
  wire a_23_U_n_5;
  wire a_23_U_n_6;
  wire a_23_U_n_7;
  wire a_23_U_n_8;
  wire a_23_U_n_9;
  wire [7:0]a_23_q1;
  wire a_24_U_n_11;
  wire a_24_U_n_12;
  wire a_24_U_n_13;
  wire a_24_U_n_14;
  wire a_24_U_n_15;
  wire a_24_U_n_16;
  wire a_24_U_n_17;
  wire a_24_U_n_18;
  wire [7:0]a_24_q0;
  wire a_25_U_n_11;
  wire a_25_U_n_12;
  wire a_25_U_n_13;
  wire a_25_U_n_14;
  wire a_25_U_n_15;
  wire a_25_U_n_16;
  wire a_25_U_n_17;
  wire a_25_U_n_18;
  wire [7:0]a_25_q0;
  wire [7:0]a_26_q0;
  wire [7:0]a_26_q1;
  wire a_27_U_n_10;
  wire a_27_U_n_19;
  wire a_27_U_n_3;
  wire a_27_U_n_4;
  wire a_27_U_n_5;
  wire a_27_U_n_6;
  wire a_27_U_n_7;
  wire a_27_U_n_8;
  wire a_27_U_n_9;
  wire [7:0]a_27_q1;
  wire a_28_U_n_10;
  wire a_28_U_n_19;
  wire a_28_U_n_3;
  wire a_28_U_n_4;
  wire a_28_U_n_5;
  wire a_28_U_n_6;
  wire a_28_U_n_7;
  wire a_28_U_n_8;
  wire a_28_U_n_9;
  wire [7:0]a_28_q1;
  wire a_29_U_n_11;
  wire a_29_U_n_12;
  wire a_29_U_n_13;
  wire a_29_U_n_14;
  wire a_29_U_n_15;
  wire a_29_U_n_16;
  wire a_29_U_n_17;
  wire a_29_U_n_18;
  wire [7:0]a_29_q0;
  wire a_2_U_n_10;
  wire a_2_U_n_3;
  wire a_2_U_n_4;
  wire a_2_U_n_5;
  wire a_2_U_n_6;
  wire a_2_U_n_7;
  wire a_2_U_n_8;
  wire a_2_U_n_9;
  wire [7:0]a_2_q1;
  wire a_30_U_n_11;
  wire a_30_U_n_12;
  wire a_30_U_n_13;
  wire a_30_U_n_14;
  wire a_30_U_n_15;
  wire a_30_U_n_16;
  wire a_30_U_n_17;
  wire a_30_U_n_18;
  wire [7:0]a_30_q0;
  wire a_31_U_n_19;
  wire [7:0]a_31_q0;
  wire [7:0]a_31_q1;
  wire a_32_U_n_10;
  wire a_32_U_n_3;
  wire a_32_U_n_4;
  wire a_32_U_n_5;
  wire a_32_U_n_6;
  wire a_32_U_n_7;
  wire a_32_U_n_8;
  wire a_32_U_n_9;
  wire [7:0]a_32_q1;
  wire a_33_U_n_10;
  wire a_33_U_n_3;
  wire a_33_U_n_4;
  wire a_33_U_n_5;
  wire a_33_U_n_6;
  wire a_33_U_n_7;
  wire a_33_U_n_8;
  wire a_33_U_n_9;
  wire [7:0]a_33_q1;
  wire a_34_U_n_11;
  wire a_34_U_n_12;
  wire a_34_U_n_13;
  wire a_34_U_n_14;
  wire a_34_U_n_15;
  wire a_34_U_n_16;
  wire a_34_U_n_17;
  wire a_34_U_n_18;
  wire [7:0]a_34_q0;
  wire a_35_U_n_11;
  wire a_35_U_n_12;
  wire a_35_U_n_13;
  wire a_35_U_n_14;
  wire a_35_U_n_15;
  wire a_35_U_n_16;
  wire a_35_U_n_17;
  wire a_35_U_n_18;
  wire a_35_U_n_19;
  wire [7:0]a_35_q0;
  wire [7:0]a_36_q0;
  wire [7:0]a_36_q1;
  wire a_37_U_n_10;
  wire a_37_U_n_3;
  wire a_37_U_n_4;
  wire a_37_U_n_5;
  wire a_37_U_n_6;
  wire a_37_U_n_7;
  wire a_37_U_n_8;
  wire a_37_U_n_9;
  wire [7:0]a_37_q1;
  wire a_38_U_n_10;
  wire a_38_U_n_3;
  wire a_38_U_n_4;
  wire a_38_U_n_5;
  wire a_38_U_n_6;
  wire a_38_U_n_7;
  wire a_38_U_n_8;
  wire a_38_U_n_9;
  wire [7:0]a_38_q1;
  wire a_39_U_n_11;
  wire a_39_U_n_12;
  wire a_39_U_n_13;
  wire a_39_U_n_14;
  wire a_39_U_n_15;
  wire a_39_U_n_16;
  wire a_39_U_n_17;
  wire a_39_U_n_18;
  wire a_39_U_n_19;
  wire [7:0]a_39_q0;
  wire a_3_U_n_10;
  wire a_3_U_n_19;
  wire a_3_U_n_3;
  wire a_3_U_n_4;
  wire a_3_U_n_5;
  wire a_3_U_n_6;
  wire a_3_U_n_7;
  wire a_3_U_n_8;
  wire a_3_U_n_9;
  wire [7:0]a_3_q1;
  wire a_40_U_n_11;
  wire a_40_U_n_12;
  wire a_40_U_n_13;
  wire a_40_U_n_14;
  wire a_40_U_n_15;
  wire a_40_U_n_16;
  wire a_40_U_n_17;
  wire a_40_U_n_18;
  wire [7:0]a_40_q0;
  wire [7:0]a_41_q0;
  wire [7:0]a_41_q1;
  wire a_42_U_n_10;
  wire a_42_U_n_3;
  wire a_42_U_n_4;
  wire a_42_U_n_5;
  wire a_42_U_n_6;
  wire a_42_U_n_7;
  wire a_42_U_n_8;
  wire a_42_U_n_9;
  wire [7:0]a_42_q1;
  wire a_43_U_n_10;
  wire a_43_U_n_19;
  wire a_43_U_n_3;
  wire a_43_U_n_4;
  wire a_43_U_n_5;
  wire a_43_U_n_6;
  wire a_43_U_n_7;
  wire a_43_U_n_8;
  wire a_43_U_n_9;
  wire [7:0]a_43_q1;
  wire a_44_U_n_11;
  wire a_44_U_n_12;
  wire a_44_U_n_13;
  wire a_44_U_n_14;
  wire a_44_U_n_15;
  wire a_44_U_n_16;
  wire a_44_U_n_17;
  wire a_44_U_n_18;
  wire [7:0]a_44_q0;
  wire a_45_U_n_11;
  wire a_45_U_n_12;
  wire a_45_U_n_13;
  wire a_45_U_n_14;
  wire a_45_U_n_15;
  wire a_45_U_n_16;
  wire a_45_U_n_17;
  wire a_45_U_n_18;
  wire [7:0]a_45_q0;
  wire [7:0]a_46_q0;
  wire [7:0]a_46_q1;
  wire a_47_U_n_10;
  wire a_47_U_n_19;
  wire a_47_U_n_3;
  wire a_47_U_n_4;
  wire a_47_U_n_5;
  wire a_47_U_n_6;
  wire a_47_U_n_7;
  wire a_47_U_n_8;
  wire a_47_U_n_9;
  wire [7:0]a_47_q1;
  wire a_48_U_n_10;
  wire a_48_U_n_3;
  wire a_48_U_n_4;
  wire a_48_U_n_5;
  wire a_48_U_n_6;
  wire a_48_U_n_7;
  wire a_48_U_n_8;
  wire a_48_U_n_9;
  wire [7:0]a_48_q1;
  wire a_49_U_n_11;
  wire a_49_U_n_12;
  wire a_49_U_n_13;
  wire a_49_U_n_14;
  wire a_49_U_n_15;
  wire a_49_U_n_16;
  wire a_49_U_n_17;
  wire a_49_U_n_18;
  wire [7:0]a_49_q0;
  wire a_4_U_n_11;
  wire a_4_U_n_12;
  wire a_4_U_n_13;
  wire a_4_U_n_14;
  wire a_4_U_n_15;
  wire a_4_U_n_16;
  wire a_4_U_n_17;
  wire a_4_U_n_18;
  wire [7:0]a_4_q0;
  wire a_50_U_n_11;
  wire a_50_U_n_12;
  wire a_50_U_n_13;
  wire a_50_U_n_14;
  wire a_50_U_n_15;
  wire a_50_U_n_16;
  wire a_50_U_n_17;
  wire a_50_U_n_18;
  wire [7:0]a_50_q0;
  wire [7:0]a_51_q0;
  wire [7:0]a_51_q1;
  wire a_52_U_n_10;
  wire a_52_U_n_3;
  wire a_52_U_n_4;
  wire a_52_U_n_5;
  wire a_52_U_n_6;
  wire a_52_U_n_7;
  wire a_52_U_n_8;
  wire a_52_U_n_9;
  wire [7:0]a_52_q1;
  wire a_53_U_n_10;
  wire a_53_U_n_3;
  wire a_53_U_n_4;
  wire a_53_U_n_5;
  wire a_53_U_n_6;
  wire a_53_U_n_7;
  wire a_53_U_n_8;
  wire a_53_U_n_9;
  wire [7:0]a_53_q1;
  wire a_54_U_n_11;
  wire a_54_U_n_12;
  wire a_54_U_n_13;
  wire a_54_U_n_14;
  wire a_54_U_n_15;
  wire a_54_U_n_16;
  wire a_54_U_n_17;
  wire a_54_U_n_18;
  wire [7:0]a_54_q0;
  wire a_55_U_n_11;
  wire a_55_U_n_12;
  wire a_55_U_n_13;
  wire a_55_U_n_14;
  wire a_55_U_n_15;
  wire a_55_U_n_16;
  wire a_55_U_n_17;
  wire a_55_U_n_18;
  wire a_55_U_n_19;
  wire [7:0]a_55_q0;
  wire [7:0]a_56_q0;
  wire [7:0]a_56_q1;
  wire a_57_U_n_10;
  wire a_57_U_n_3;
  wire a_57_U_n_4;
  wire a_57_U_n_5;
  wire a_57_U_n_6;
  wire a_57_U_n_7;
  wire a_57_U_n_8;
  wire a_57_U_n_9;
  wire [7:0]a_57_q1;
  wire a_58_U_n_10;
  wire a_58_U_n_3;
  wire a_58_U_n_4;
  wire a_58_U_n_5;
  wire a_58_U_n_6;
  wire a_58_U_n_7;
  wire a_58_U_n_8;
  wire a_58_U_n_9;
  wire [7:0]a_58_q1;
  wire a_59_U_n_11;
  wire a_59_U_n_12;
  wire a_59_U_n_13;
  wire a_59_U_n_14;
  wire a_59_U_n_15;
  wire a_59_U_n_16;
  wire a_59_U_n_17;
  wire a_59_U_n_18;
  wire a_59_U_n_19;
  wire [7:0]a_59_q0;
  wire a_5_U_n_11;
  wire a_5_U_n_12;
  wire a_5_U_n_13;
  wire a_5_U_n_14;
  wire a_5_U_n_15;
  wire a_5_U_n_16;
  wire a_5_U_n_17;
  wire a_5_U_n_18;
  wire [7:0]a_5_q0;
  wire a_60_U_n_11;
  wire a_60_U_n_12;
  wire a_60_U_n_13;
  wire a_60_U_n_14;
  wire a_60_U_n_15;
  wire a_60_U_n_16;
  wire a_60_U_n_17;
  wire a_60_U_n_18;
  wire [7:0]a_60_q0;
  wire [7:0]a_61_q0;
  wire [7:0]a_61_q1;
  wire a_62_U_n_10;
  wire a_62_U_n_3;
  wire a_62_U_n_4;
  wire a_62_U_n_5;
  wire a_62_U_n_6;
  wire a_62_U_n_7;
  wire a_62_U_n_8;
  wire a_62_U_n_9;
  wire [7:0]a_62_q1;
  wire a_63_U_n_10;
  wire a_63_U_n_19;
  wire a_63_U_n_3;
  wire a_63_U_n_4;
  wire a_63_U_n_5;
  wire a_63_U_n_6;
  wire a_63_U_n_7;
  wire a_63_U_n_8;
  wire a_63_U_n_9;
  wire [7:0]a_63_q1;
  wire a_64_U_n_11;
  wire a_64_U_n_12;
  wire a_64_U_n_13;
  wire a_64_U_n_14;
  wire a_64_U_n_15;
  wire a_64_U_n_16;
  wire a_64_U_n_17;
  wire a_64_U_n_18;
  wire a_64_U_n_20;
  wire a_64_U_n_42;
  wire [7:0]a_64_q0;
  wire a_65_U_n_11;
  wire a_65_U_n_12;
  wire a_65_U_n_13;
  wire a_65_U_n_14;
  wire a_65_U_n_15;
  wire a_65_U_n_16;
  wire a_65_U_n_17;
  wire a_65_U_n_18;
  wire [7:0]a_65_q0;
  wire [7:0]a_66_q0;
  wire [7:0]a_66_q1;
  wire a_67_U_n_10;
  wire a_67_U_n_19;
  wire a_67_U_n_3;
  wire a_67_U_n_4;
  wire a_67_U_n_5;
  wire a_67_U_n_6;
  wire a_67_U_n_7;
  wire a_67_U_n_8;
  wire a_67_U_n_9;
  wire [7:0]a_67_q1;
  wire a_68_U_n_10;
  wire a_68_U_n_3;
  wire a_68_U_n_4;
  wire a_68_U_n_5;
  wire a_68_U_n_6;
  wire a_68_U_n_7;
  wire a_68_U_n_8;
  wire a_68_U_n_9;
  wire [7:0]a_68_q1;
  wire a_69_U_n_11;
  wire a_69_U_n_12;
  wire a_69_U_n_13;
  wire a_69_U_n_14;
  wire a_69_U_n_15;
  wire a_69_U_n_16;
  wire a_69_U_n_17;
  wire a_69_U_n_18;
  wire [7:0]a_69_q0;
  wire [7:0]a_6_q0;
  wire [7:0]a_6_q1;
  wire a_70_U_n_11;
  wire a_70_U_n_12;
  wire a_70_U_n_13;
  wire a_70_U_n_14;
  wire a_70_U_n_15;
  wire a_70_U_n_16;
  wire a_70_U_n_17;
  wire a_70_U_n_18;
  wire [7:0]a_70_q0;
  wire a_71_U_n_19;
  wire [7:0]a_71_q0;
  wire [7:0]a_71_q1;
  wire a_72_U_n_10;
  wire a_72_U_n_3;
  wire a_72_U_n_4;
  wire a_72_U_n_5;
  wire a_72_U_n_6;
  wire a_72_U_n_7;
  wire a_72_U_n_8;
  wire a_72_U_n_9;
  wire [7:0]a_72_q1;
  wire a_73_U_n_10;
  wire a_73_U_n_3;
  wire a_73_U_n_4;
  wire a_73_U_n_5;
  wire a_73_U_n_6;
  wire a_73_U_n_7;
  wire a_73_U_n_8;
  wire a_73_U_n_9;
  wire [7:0]a_73_q1;
  wire a_74_U_n_11;
  wire a_74_U_n_12;
  wire a_74_U_n_13;
  wire a_74_U_n_14;
  wire a_74_U_n_15;
  wire a_74_U_n_16;
  wire a_74_U_n_17;
  wire a_74_U_n_18;
  wire [7:0]a_74_q0;
  wire a_75_U_n_11;
  wire a_75_U_n_12;
  wire a_75_U_n_13;
  wire a_75_U_n_14;
  wire a_75_U_n_15;
  wire a_75_U_n_16;
  wire a_75_U_n_17;
  wire a_75_U_n_18;
  wire [7:0]a_75_q0;
  wire a_76_U_n_19;
  wire [7:0]a_76_q0;
  wire [7:0]a_76_q1;
  wire a_77_U_n_10;
  wire a_77_U_n_3;
  wire a_77_U_n_4;
  wire a_77_U_n_5;
  wire a_77_U_n_6;
  wire a_77_U_n_7;
  wire a_77_U_n_8;
  wire a_77_U_n_9;
  wire [7:0]a_77_q1;
  wire a_78_U_n_10;
  wire a_78_U_n_3;
  wire a_78_U_n_4;
  wire a_78_U_n_5;
  wire a_78_U_n_6;
  wire a_78_U_n_7;
  wire a_78_U_n_8;
  wire a_78_U_n_9;
  wire [7:0]a_78_q1;
  wire a_79_U_n_11;
  wire a_79_U_n_12;
  wire a_79_U_n_13;
  wire a_79_U_n_14;
  wire a_79_U_n_15;
  wire a_79_U_n_16;
  wire a_79_U_n_17;
  wire a_79_U_n_18;
  wire a_79_U_n_34;
  wire a_79_U_n_35;
  wire a_79_U_n_36;
  wire a_79_U_n_37;
  wire a_79_U_n_38;
  wire a_79_U_n_39;
  wire [7:0]a_79_q0;
  wire a_7_U_n_10;
  wire a_7_U_n_19;
  wire a_7_U_n_3;
  wire a_7_U_n_4;
  wire a_7_U_n_5;
  wire a_7_U_n_6;
  wire a_7_U_n_7;
  wire a_7_U_n_8;
  wire a_7_U_n_9;
  wire [7:0]a_7_q1;
  wire a_8_U_n_10;
  wire a_8_U_n_3;
  wire a_8_U_n_4;
  wire a_8_U_n_5;
  wire a_8_U_n_6;
  wire a_8_U_n_7;
  wire a_8_U_n_8;
  wire a_8_U_n_9;
  wire [7:0]a_8_q1;
  wire a_9_U_n_11;
  wire a_9_U_n_12;
  wire a_9_U_n_13;
  wire a_9_U_n_14;
  wire a_9_U_n_15;
  wire a_9_U_n_16;
  wire a_9_U_n_17;
  wire a_9_U_n_18;
  wire [7:0]a_9_q0;
  wire \ap_CS_fsm[5]_i_2_n_3 ;
  wire \ap_CS_fsm[8]_i_2_n_3 ;
  wire ap_CS_fsm_pp2_stage0;
  wire ap_CS_fsm_pp3_stage0;
  wire \ap_CS_fsm_reg_n_3_[0] ;
  wire \ap_CS_fsm_reg_n_3_[8] ;
  wire ap_CS_fsm_state12;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state5;
  wire [8:0]ap_NS_fsm;
  wire ap_block_pp3_stage0_subdone;
  wire ap_clk;
  wire ap_done;
  wire ap_enable_reg_pp2_iter0;
  wire ap_enable_reg_pp2_iter0_i_1_n_3;
  wire ap_enable_reg_pp2_iter1;
  wire ap_enable_reg_pp2_iter1_i_1_n_3;
  wire ap_enable_reg_pp2_iter2;
  wire ap_enable_reg_pp2_iter3;
  wire ap_enable_reg_pp2_iter4;
  wire ap_enable_reg_pp2_iter5;
  wire ap_enable_reg_pp3_iter0;
  wire ap_enable_reg_pp3_iter0_i_1_n_3;
  wire ap_enable_reg_pp3_iter1_i_1_n_3;
  wire ap_enable_reg_pp3_iter1_reg_n_3;
  wire ap_enable_reg_pp3_iter2;
  wire ap_enable_reg_pp3_iter2_i_1_n_3;
  wire ap_enable_reg_pp3_iter3_i_1_n_3;
  wire ap_enable_reg_pp3_iter3_reg_n_3;
  wire [6:5]ap_phi_mux_i4_0_i_phi_fu_5902_p4;
  wire [7:0]ap_phi_mux_ia_0_i_i_phi_fu_5869_p4;
  wire ap_phi_mux_ia_0_i_i_phi_fu_5869_p41;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [7:0]arrayNo1_mid2_v_fu_6268_p3;
  wire b_0_U_n_11;
  wire b_0_U_n_12;
  wire b_0_U_n_13;
  wire b_0_U_n_14;
  wire b_0_U_n_15;
  wire b_0_U_n_16;
  wire b_0_U_n_17;
  wire b_0_U_n_18;
  wire b_0_U_n_19;
  wire b_0_U_n_20;
  wire b_0_U_n_21;
  wire b_0_U_n_22;
  wire b_0_U_n_23;
  wire b_0_U_n_24;
  wire b_0_U_n_25;
  wire b_0_U_n_26;
  wire b_0_U_n_27;
  wire [8:0]b_0_address0;
  wire [8:5]b_0_address1;
  wire b_0_ce0;
  wire [7:0]b_0_q0;
  wire b_10_U_n_11;
  wire b_10_U_n_12;
  wire b_10_U_n_13;
  wire b_10_U_n_14;
  wire b_10_U_n_15;
  wire b_10_U_n_16;
  wire b_10_U_n_17;
  wire b_10_U_n_18;
  wire b_10_U_n_19;
  wire b_10_U_n_20;
  wire b_10_U_n_21;
  wire b_10_U_n_22;
  wire b_10_U_n_23;
  wire b_10_U_n_24;
  wire b_10_U_n_25;
  wire b_10_U_n_26;
  wire [7:0]b_10_q0;
  wire [7:0]b_11_q0;
  wire [7:0]b_11_q1;
  wire b_12_U_n_10;
  wire b_12_U_n_3;
  wire b_12_U_n_4;
  wire b_12_U_n_5;
  wire b_12_U_n_6;
  wire b_12_U_n_7;
  wire b_12_U_n_8;
  wire b_12_U_n_9;
  wire [7:0]b_12_q1;
  wire b_13_U_n_10;
  wire b_13_U_n_3;
  wire b_13_U_n_4;
  wire b_13_U_n_5;
  wire b_13_U_n_6;
  wire b_13_U_n_7;
  wire b_13_U_n_8;
  wire b_13_U_n_9;
  wire [8:0]b_13_address0;
  wire b_13_ce0;
  wire [7:0]b_13_q1;
  wire b_14_U_n_11;
  wire b_14_U_n_12;
  wire b_14_U_n_13;
  wire b_14_U_n_14;
  wire b_14_U_n_15;
  wire b_14_U_n_16;
  wire b_14_U_n_17;
  wire b_14_U_n_18;
  wire b_14_U_n_19;
  wire [7:0]b_14_q0;
  wire b_15_U_n_11;
  wire b_15_U_n_12;
  wire b_15_U_n_13;
  wire b_15_U_n_14;
  wire b_15_U_n_15;
  wire b_15_U_n_16;
  wire b_15_U_n_17;
  wire b_15_U_n_18;
  wire [7:0]b_15_q0;
  wire [7:0]b_16_q0;
  wire [7:0]b_16_q1;
  wire b_17_U_n_10;
  wire b_17_U_n_3;
  wire b_17_U_n_4;
  wire b_17_U_n_5;
  wire b_17_U_n_6;
  wire b_17_U_n_7;
  wire b_17_U_n_8;
  wire b_17_U_n_9;
  wire [7:0]b_17_q1;
  wire b_18_U_n_10;
  wire b_18_U_n_3;
  wire b_18_U_n_4;
  wire b_18_U_n_5;
  wire b_18_U_n_6;
  wire b_18_U_n_7;
  wire b_18_U_n_8;
  wire b_18_U_n_9;
  wire [7:0]b_18_q1;
  wire b_19_U_n_11;
  wire b_19_U_n_12;
  wire b_19_U_n_13;
  wire b_19_U_n_14;
  wire b_19_U_n_15;
  wire b_19_U_n_16;
  wire b_19_U_n_17;
  wire b_19_U_n_18;
  wire b_19_U_n_19;
  wire [7:0]b_19_q0;
  wire [7:0]b_1_q0;
  wire [7:0]b_1_q1;
  wire b_20_U_n_11;
  wire b_20_U_n_12;
  wire b_20_U_n_13;
  wire b_20_U_n_14;
  wire b_20_U_n_15;
  wire b_20_U_n_16;
  wire b_20_U_n_17;
  wire b_20_U_n_18;
  wire b_20_U_n_19;
  wire b_20_U_n_20;
  wire b_20_U_n_21;
  wire b_20_U_n_22;
  wire b_20_U_n_23;
  wire b_20_U_n_24;
  wire b_20_U_n_25;
  wire b_20_U_n_26;
  wire [7:0]b_20_q0;
  wire [7:0]b_21_q0;
  wire [7:0]b_21_q1;
  wire b_22_U_n_10;
  wire b_22_U_n_3;
  wire b_22_U_n_4;
  wire b_22_U_n_5;
  wire b_22_U_n_6;
  wire b_22_U_n_7;
  wire b_22_U_n_8;
  wire b_22_U_n_9;
  wire [7:0]b_22_q1;
  wire b_23_U_n_10;
  wire b_23_U_n_3;
  wire b_23_U_n_4;
  wire b_23_U_n_5;
  wire b_23_U_n_6;
  wire b_23_U_n_7;
  wire b_23_U_n_8;
  wire b_23_U_n_9;
  wire [7:0]b_23_q1;
  wire b_24_U_n_11;
  wire b_24_U_n_12;
  wire b_24_U_n_13;
  wire b_24_U_n_14;
  wire b_24_U_n_15;
  wire b_24_U_n_16;
  wire b_24_U_n_17;
  wire b_24_U_n_18;
  wire [7:0]b_24_q0;
  wire b_25_U_n_11;
  wire b_25_U_n_12;
  wire b_25_U_n_13;
  wire b_25_U_n_14;
  wire b_25_U_n_15;
  wire b_25_U_n_16;
  wire b_25_U_n_17;
  wire b_25_U_n_18;
  wire [7:0]b_25_q0;
  wire [7:0]b_26_q0;
  wire [7:0]b_26_q1;
  wire b_27_U_n_10;
  wire b_27_U_n_3;
  wire b_27_U_n_4;
  wire b_27_U_n_5;
  wire b_27_U_n_6;
  wire b_27_U_n_7;
  wire b_27_U_n_8;
  wire b_27_U_n_9;
  wire [7:0]b_27_q1;
  wire b_28_U_n_10;
  wire b_28_U_n_3;
  wire b_28_U_n_4;
  wire b_28_U_n_5;
  wire b_28_U_n_6;
  wire b_28_U_n_7;
  wire b_28_U_n_8;
  wire b_28_U_n_9;
  wire [7:0]b_28_q1;
  wire b_29_U_n_11;
  wire b_29_U_n_12;
  wire b_29_U_n_13;
  wire b_29_U_n_14;
  wire b_29_U_n_15;
  wire b_29_U_n_16;
  wire b_29_U_n_17;
  wire b_29_U_n_18;
  wire [7:0]b_29_q0;
  wire b_2_U_n_10;
  wire b_2_U_n_3;
  wire b_2_U_n_4;
  wire b_2_U_n_5;
  wire b_2_U_n_6;
  wire b_2_U_n_7;
  wire b_2_U_n_8;
  wire b_2_U_n_9;
  wire [7:0]b_2_q1;
  wire b_30_U_n_11;
  wire b_30_U_n_12;
  wire b_30_U_n_13;
  wire b_30_U_n_14;
  wire b_30_U_n_15;
  wire b_30_U_n_16;
  wire b_30_U_n_17;
  wire b_30_U_n_18;
  wire [7:0]b_30_q0;
  wire [7:0]b_31_q0;
  wire [7:0]b_31_q1;
  wire b_32_U_n_10;
  wire b_32_U_n_3;
  wire b_32_U_n_4;
  wire b_32_U_n_5;
  wire b_32_U_n_6;
  wire b_32_U_n_7;
  wire b_32_U_n_8;
  wire b_32_U_n_9;
  wire [7:0]b_32_q1;
  wire b_33_U_n_10;
  wire b_33_U_n_3;
  wire b_33_U_n_4;
  wire b_33_U_n_5;
  wire b_33_U_n_6;
  wire b_33_U_n_7;
  wire b_33_U_n_8;
  wire b_33_U_n_9;
  wire [7:0]b_33_q1;
  wire b_34_U_n_11;
  wire b_34_U_n_12;
  wire b_34_U_n_13;
  wire b_34_U_n_14;
  wire b_34_U_n_15;
  wire b_34_U_n_16;
  wire b_34_U_n_17;
  wire b_34_U_n_18;
  wire [7:0]b_34_q0;
  wire b_35_U_n_11;
  wire b_35_U_n_12;
  wire b_35_U_n_13;
  wire b_35_U_n_14;
  wire b_35_U_n_15;
  wire b_35_U_n_16;
  wire b_35_U_n_17;
  wire b_35_U_n_18;
  wire b_35_U_n_19;
  wire b_35_U_n_20;
  wire b_35_U_n_21;
  wire b_35_U_n_22;
  wire b_35_U_n_23;
  wire b_35_U_n_24;
  wire b_35_U_n_25;
  wire b_35_U_n_26;
  wire [7:0]b_35_q0;
  wire [7:0]b_36_q0;
  wire [7:0]b_36_q1;
  wire b_37_U_n_10;
  wire b_37_U_n_3;
  wire b_37_U_n_4;
  wire b_37_U_n_5;
  wire b_37_U_n_6;
  wire b_37_U_n_7;
  wire b_37_U_n_8;
  wire b_37_U_n_9;
  wire [7:0]b_37_q1;
  wire b_38_U_n_10;
  wire b_38_U_n_3;
  wire b_38_U_n_4;
  wire b_38_U_n_5;
  wire b_38_U_n_6;
  wire b_38_U_n_7;
  wire b_38_U_n_8;
  wire b_38_U_n_9;
  wire [7:0]b_38_q1;
  wire b_39_U_n_11;
  wire b_39_U_n_12;
  wire b_39_U_n_13;
  wire b_39_U_n_14;
  wire b_39_U_n_15;
  wire b_39_U_n_16;
  wire b_39_U_n_17;
  wire b_39_U_n_18;
  wire [7:0]b_39_q0;
  wire b_3_U_n_10;
  wire b_3_U_n_3;
  wire b_3_U_n_4;
  wire b_3_U_n_5;
  wire b_3_U_n_6;
  wire b_3_U_n_7;
  wire b_3_U_n_8;
  wire b_3_U_n_9;
  wire [7:0]b_3_q1;
  wire b_40_U_n_11;
  wire b_40_U_n_12;
  wire b_40_U_n_13;
  wire b_40_U_n_14;
  wire b_40_U_n_15;
  wire b_40_U_n_16;
  wire b_40_U_n_17;
  wire b_40_U_n_18;
  wire [7:0]b_40_q0;
  wire [7:0]b_41_q0;
  wire [7:0]b_41_q1;
  wire b_42_U_n_10;
  wire b_42_U_n_3;
  wire b_42_U_n_4;
  wire b_42_U_n_5;
  wire b_42_U_n_6;
  wire b_42_U_n_7;
  wire b_42_U_n_8;
  wire b_42_U_n_9;
  wire [7:0]b_42_q1;
  wire b_43_U_n_10;
  wire b_43_U_n_3;
  wire b_43_U_n_4;
  wire b_43_U_n_5;
  wire b_43_U_n_6;
  wire b_43_U_n_7;
  wire b_43_U_n_8;
  wire b_43_U_n_9;
  wire [7:0]b_43_q1;
  wire b_44_U_n_11;
  wire b_44_U_n_12;
  wire b_44_U_n_13;
  wire b_44_U_n_14;
  wire b_44_U_n_15;
  wire b_44_U_n_16;
  wire b_44_U_n_17;
  wire b_44_U_n_18;
  wire [7:0]b_44_q0;
  wire b_45_U_n_11;
  wire b_45_U_n_12;
  wire b_45_U_n_13;
  wire b_45_U_n_14;
  wire b_45_U_n_15;
  wire b_45_U_n_16;
  wire b_45_U_n_17;
  wire b_45_U_n_18;
  wire [7:0]b_45_q0;
  wire [7:0]b_46_q0;
  wire [7:0]b_46_q1;
  wire b_47_U_n_10;
  wire b_47_U_n_3;
  wire b_47_U_n_4;
  wire b_47_U_n_5;
  wire b_47_U_n_6;
  wire b_47_U_n_7;
  wire b_47_U_n_8;
  wire b_47_U_n_9;
  wire [7:0]b_47_q1;
  wire b_48_U_n_10;
  wire b_48_U_n_3;
  wire b_48_U_n_4;
  wire b_48_U_n_5;
  wire b_48_U_n_6;
  wire b_48_U_n_7;
  wire b_48_U_n_8;
  wire b_48_U_n_9;
  wire [7:0]b_48_q1;
  wire b_49_U_n_11;
  wire b_49_U_n_12;
  wire b_49_U_n_13;
  wire b_49_U_n_14;
  wire b_49_U_n_15;
  wire b_49_U_n_16;
  wire b_49_U_n_17;
  wire b_49_U_n_18;
  wire [7:0]b_49_q0;
  wire b_4_U_n_11;
  wire b_4_U_n_12;
  wire b_4_U_n_13;
  wire b_4_U_n_14;
  wire b_4_U_n_15;
  wire b_4_U_n_16;
  wire b_4_U_n_17;
  wire b_4_U_n_18;
  wire [7:0]b_4_q0;
  wire b_50_U_n_11;
  wire b_50_U_n_12;
  wire b_50_U_n_13;
  wire b_50_U_n_14;
  wire b_50_U_n_15;
  wire b_50_U_n_16;
  wire b_50_U_n_17;
  wire b_50_U_n_18;
  wire b_50_U_n_19;
  wire b_50_U_n_20;
  wire b_50_U_n_21;
  wire b_50_U_n_22;
  wire b_50_U_n_23;
  wire b_50_U_n_24;
  wire b_50_U_n_25;
  wire b_50_U_n_26;
  wire [7:0]b_50_q0;
  wire [7:0]b_51_q0;
  wire [7:0]b_51_q1;
  wire b_52_U_n_10;
  wire b_52_U_n_3;
  wire b_52_U_n_4;
  wire b_52_U_n_5;
  wire b_52_U_n_6;
  wire b_52_U_n_7;
  wire b_52_U_n_8;
  wire b_52_U_n_9;
  wire [7:0]b_52_q1;
  wire b_53_U_n_10;
  wire b_53_U_n_3;
  wire b_53_U_n_4;
  wire b_53_U_n_5;
  wire b_53_U_n_6;
  wire b_53_U_n_7;
  wire b_53_U_n_8;
  wire b_53_U_n_9;
  wire [7:0]b_53_q1;
  wire b_54_U_n_11;
  wire b_54_U_n_12;
  wire b_54_U_n_13;
  wire b_54_U_n_14;
  wire b_54_U_n_15;
  wire b_54_U_n_16;
  wire b_54_U_n_17;
  wire b_54_U_n_18;
  wire [7:0]b_54_q0;
  wire b_55_U_n_11;
  wire b_55_U_n_12;
  wire b_55_U_n_13;
  wire b_55_U_n_14;
  wire b_55_U_n_15;
  wire b_55_U_n_16;
  wire b_55_U_n_17;
  wire b_55_U_n_18;
  wire [7:0]b_55_q0;
  wire [7:0]b_56_q0;
  wire [7:0]b_56_q1;
  wire b_57_U_n_10;
  wire b_57_U_n_3;
  wire b_57_U_n_4;
  wire b_57_U_n_5;
  wire b_57_U_n_6;
  wire b_57_U_n_7;
  wire b_57_U_n_8;
  wire b_57_U_n_9;
  wire [7:0]b_57_q1;
  wire b_58_U_n_10;
  wire b_58_U_n_3;
  wire b_58_U_n_4;
  wire b_58_U_n_5;
  wire b_58_U_n_6;
  wire b_58_U_n_7;
  wire b_58_U_n_8;
  wire b_58_U_n_9;
  wire [7:0]b_58_q1;
  wire b_59_U_n_11;
  wire b_59_U_n_12;
  wire b_59_U_n_13;
  wire b_59_U_n_14;
  wire b_59_U_n_15;
  wire b_59_U_n_16;
  wire b_59_U_n_17;
  wire b_59_U_n_18;
  wire [7:0]b_59_q0;
  wire b_5_U_n_11;
  wire b_5_U_n_12;
  wire b_5_U_n_13;
  wire b_5_U_n_14;
  wire b_5_U_n_15;
  wire b_5_U_n_16;
  wire b_5_U_n_17;
  wire b_5_U_n_18;
  wire [7:0]b_5_q0;
  wire b_60_U_n_11;
  wire b_60_U_n_12;
  wire b_60_U_n_13;
  wire b_60_U_n_14;
  wire b_60_U_n_15;
  wire b_60_U_n_16;
  wire b_60_U_n_17;
  wire b_60_U_n_18;
  wire [7:0]b_60_q0;
  wire [7:0]b_61_q0;
  wire [7:0]b_61_q1;
  wire b_62_U_n_10;
  wire b_62_U_n_19;
  wire b_62_U_n_3;
  wire b_62_U_n_4;
  wire b_62_U_n_5;
  wire b_62_U_n_6;
  wire b_62_U_n_7;
  wire b_62_U_n_8;
  wire b_62_U_n_9;
  wire [7:0]b_62_q1;
  wire b_63_U_n_10;
  wire b_63_U_n_3;
  wire b_63_U_n_4;
  wire b_63_U_n_5;
  wire b_63_U_n_6;
  wire b_63_U_n_7;
  wire b_63_U_n_8;
  wire b_63_U_n_9;
  wire [7:0]b_63_q1;
  wire b_64_U_n_11;
  wire b_64_U_n_12;
  wire b_64_U_n_13;
  wire b_64_U_n_14;
  wire b_64_U_n_15;
  wire b_64_U_n_16;
  wire b_64_U_n_17;
  wire b_64_U_n_18;
  wire [7:0]b_64_q0;
  wire b_65_U_n_11;
  wire b_65_U_n_12;
  wire b_65_U_n_13;
  wire b_65_U_n_14;
  wire b_65_U_n_15;
  wire b_65_U_n_16;
  wire b_65_U_n_17;
  wire b_65_U_n_18;
  wire [7:0]b_65_q0;
  wire [7:0]b_66_q0;
  wire [7:0]b_66_q1;
  wire b_67_U_n_10;
  wire b_67_U_n_3;
  wire b_67_U_n_4;
  wire b_67_U_n_5;
  wire b_67_U_n_6;
  wire b_67_U_n_7;
  wire b_67_U_n_8;
  wire b_67_U_n_9;
  wire [7:0]b_67_q1;
  wire b_68_U_n_10;
  wire b_68_U_n_20;
  wire b_68_U_n_21;
  wire b_68_U_n_3;
  wire b_68_U_n_4;
  wire b_68_U_n_5;
  wire b_68_U_n_6;
  wire b_68_U_n_7;
  wire b_68_U_n_8;
  wire b_68_U_n_9;
  wire [7:0]b_68_q1;
  wire b_69_U_n_11;
  wire b_69_U_n_12;
  wire b_69_U_n_13;
  wire b_69_U_n_14;
  wire b_69_U_n_15;
  wire b_69_U_n_16;
  wire b_69_U_n_17;
  wire b_69_U_n_18;
  wire [7:0]b_69_q0;
  wire [7:0]b_6_q0;
  wire [7:0]b_6_q1;
  wire b_70_U_n_11;
  wire b_70_U_n_12;
  wire b_70_U_n_13;
  wire b_70_U_n_14;
  wire b_70_U_n_15;
  wire b_70_U_n_16;
  wire b_70_U_n_17;
  wire b_70_U_n_18;
  wire [7:0]b_70_q0;
  wire b_71_U_n_19;
  wire [7:0]b_71_q0;
  wire [7:0]b_71_q1;
  wire b_72_U_n_10;
  wire b_72_U_n_3;
  wire b_72_U_n_4;
  wire b_72_U_n_5;
  wire b_72_U_n_6;
  wire b_72_U_n_7;
  wire b_72_U_n_8;
  wire b_72_U_n_9;
  wire [7:0]b_72_q1;
  wire b_73_U_n_10;
  wire b_73_U_n_3;
  wire b_73_U_n_4;
  wire b_73_U_n_5;
  wire b_73_U_n_6;
  wire b_73_U_n_7;
  wire b_73_U_n_8;
  wire b_73_U_n_9;
  wire [7:0]b_73_q1;
  wire b_74_U_n_11;
  wire b_74_U_n_12;
  wire b_74_U_n_13;
  wire b_74_U_n_14;
  wire b_74_U_n_15;
  wire b_74_U_n_16;
  wire b_74_U_n_17;
  wire b_74_U_n_18;
  wire [7:0]b_74_q0;
  wire b_75_U_n_11;
  wire b_75_U_n_12;
  wire b_75_U_n_13;
  wire b_75_U_n_14;
  wire b_75_U_n_15;
  wire b_75_U_n_16;
  wire b_75_U_n_17;
  wire b_75_U_n_18;
  wire [7:0]b_75_q0;
  wire [7:0]b_76_q0;
  wire [7:0]b_76_q1;
  wire b_77_U_n_10;
  wire b_77_U_n_3;
  wire b_77_U_n_4;
  wire b_77_U_n_5;
  wire b_77_U_n_6;
  wire b_77_U_n_7;
  wire b_77_U_n_8;
  wire b_77_U_n_9;
  wire [7:0]b_77_q1;
  wire b_78_U_n_10;
  wire b_78_U_n_3;
  wire b_78_U_n_4;
  wire b_78_U_n_5;
  wire b_78_U_n_6;
  wire b_78_U_n_7;
  wire b_78_U_n_8;
  wire b_78_U_n_9;
  wire [7:0]b_78_q1;
  wire b_79_U_n_11;
  wire b_79_U_n_12;
  wire b_79_U_n_13;
  wire b_79_U_n_14;
  wire b_79_U_n_15;
  wire b_79_U_n_16;
  wire b_79_U_n_17;
  wire b_79_U_n_18;
  wire b_79_U_n_38;
  wire b_79_U_n_39;
  wire b_79_U_n_40;
  wire b_79_U_n_41;
  wire b_79_U_n_42;
  wire b_79_U_n_45;
  wire b_79_U_n_53;
  wire b_79_U_n_54;
  wire b_79_U_n_55;
  wire b_79_U_n_56;
  wire b_79_U_n_57;
  wire b_79_U_n_58;
  wire b_79_U_n_59;
  wire b_79_U_n_60;
  wire b_79_U_n_61;
  wire b_79_U_n_62;
  wire b_79_U_n_63;
  wire b_79_U_n_64;
  wire b_79_U_n_65;
  wire b_79_U_n_66;
  wire b_79_U_n_67;
  wire b_79_U_n_68;
  wire b_79_U_n_69;
  wire [7:0]b_79_q0;
  wire b_7_U_n_10;
  wire b_7_U_n_3;
  wire b_7_U_n_4;
  wire b_7_U_n_5;
  wire b_7_U_n_6;
  wire b_7_U_n_7;
  wire b_7_U_n_8;
  wire b_7_U_n_9;
  wire [7:0]b_7_q1;
  wire b_8_U_n_10;
  wire b_8_U_n_3;
  wire b_8_U_n_4;
  wire b_8_U_n_5;
  wire b_8_U_n_6;
  wire b_8_U_n_7;
  wire b_8_U_n_8;
  wire b_8_U_n_9;
  wire [7:0]b_8_q1;
  wire b_9_U_n_11;
  wire b_9_U_n_12;
  wire b_9_U_n_13;
  wire b_9_U_n_14;
  wire b_9_U_n_15;
  wire b_9_U_n_16;
  wire b_9_U_n_17;
  wire b_9_U_n_18;
  wire [7:0]b_9_q0;
  wire exitcond1_i_i_fu_6438_p2;
  wire exitcond2_i_fu_6254_p2;
  wire exitcond4_i_fu_6102_p2;
  wire exitcond_flatten1_fu_6420_p2;
  wire exitcond_flatten1_reg_8075;
  wire \exitcond_flatten1_reg_8075[0]_i_2_n_3 ;
  wire \exitcond_flatten1_reg_8075[0]_i_3_n_3 ;
  wire \exitcond_flatten1_reg_8075[0]_i_4_n_3 ;
  wire exitcond_flatten1_reg_8075_pp2_iter1_reg;
  wire exitcond_flatten1_reg_8075_pp2_iter2_reg;
  wire exitcond_flatten1_reg_8075_pp2_iter3_reg;
  wire exitcond_flatten1_reg_8075_pp2_iter4_reg;
  wire \exitcond_flatten1_reg_8075_reg_n_3_[0] ;
  wire exitcond_flatten2_fu_7360_p2;
  wire exitcond_flatten2_reg_11428;
  wire \exitcond_flatten2_reg_11428[0]_i_1_n_3 ;
  wire \exitcond_flatten2_reg_11428_pp3_iter1_reg[0]_i_1_n_3 ;
  wire \exitcond_flatten2_reg_11428_pp3_iter1_reg_reg_n_3_[0] ;
  wire exitcond_flatten2_reg_11428_pp3_iter2_reg;
  wire \exitcond_flatten2_reg_11428_pp3_iter2_reg[0]_i_1_n_3 ;
  wire exitcond_flatten8_fu_6236_p2;
  wire exitcond_flatten_fu_6084_p2;
  wire exitcond_i_fu_7378_p2;
  wire [7:0]i1_0_i_reg_5832_reg__0;
  wire [7:0]i4_0_i_reg_5898;
  wire \i4_0_i_reg_5898[7]_i_1_n_3 ;
  wire [7:0]i_0_i_reg_5799;
  wire [7:0]ia_0_i_i_reg_5865;
  wire [7:0]ib_0_i_i_mid2_fu_6444_p3;
  wire [7:0]ib_0_i_i_mid2_reg_8084_pp2_iter1_reg;
  wire \ib_0_i_i_mid2_reg_8084_pp2_iter3_reg_reg[0]_srl2_n_3 ;
  wire \ib_0_i_i_mid2_reg_8084_pp2_iter3_reg_reg[1]_srl2_n_3 ;
  wire \ib_0_i_i_mid2_reg_8084_pp2_iter3_reg_reg[2]_srl2_n_3 ;
  wire \ib_0_i_i_mid2_reg_8084_pp2_iter3_reg_reg[3]_srl2_n_3 ;
  wire \ib_0_i_i_mid2_reg_8084_pp2_iter3_reg_reg[4]_srl2_n_3 ;
  wire \ib_0_i_i_mid2_reg_8084_pp2_iter3_reg_reg[5]_srl2_n_3 ;
  wire \ib_0_i_i_mid2_reg_8084_pp2_iter3_reg_reg[6]_srl2_n_3 ;
  wire \ib_0_i_i_mid2_reg_8084_pp2_iter3_reg_reg[7]_srl2_n_3 ;
  wire [7:0]ib_0_i_i_mid2_reg_8084_pp2_iter4_reg;
  wire [7:0]ib_0_i_i_reg_5876;
  wire ib_0_i_i_reg_58760;
  wire \ib_0_i_i_reg_5876[6]_i_2_n_3 ;
  wire \ib_0_i_i_reg_5876[7]_i_3_n_3 ;
  wire [7:0]ib_fu_6644_p2;
  wire \indvar_flatten1_reg_5854[0]_i_2_n_3 ;
  wire [14:0]indvar_flatten1_reg_5854_reg;
  wire \indvar_flatten1_reg_5854_reg[0]_i_1_n_10 ;
  wire \indvar_flatten1_reg_5854_reg[0]_i_1_n_3 ;
  wire \indvar_flatten1_reg_5854_reg[0]_i_1_n_4 ;
  wire \indvar_flatten1_reg_5854_reg[0]_i_1_n_5 ;
  wire \indvar_flatten1_reg_5854_reg[0]_i_1_n_6 ;
  wire \indvar_flatten1_reg_5854_reg[0]_i_1_n_7 ;
  wire \indvar_flatten1_reg_5854_reg[0]_i_1_n_8 ;
  wire \indvar_flatten1_reg_5854_reg[0]_i_1_n_9 ;
  wire \indvar_flatten1_reg_5854_reg[12]_i_1_n_10 ;
  wire \indvar_flatten1_reg_5854_reg[12]_i_1_n_5 ;
  wire \indvar_flatten1_reg_5854_reg[12]_i_1_n_6 ;
  wire \indvar_flatten1_reg_5854_reg[12]_i_1_n_8 ;
  wire \indvar_flatten1_reg_5854_reg[12]_i_1_n_9 ;
  wire \indvar_flatten1_reg_5854_reg[4]_i_1_n_10 ;
  wire \indvar_flatten1_reg_5854_reg[4]_i_1_n_3 ;
  wire \indvar_flatten1_reg_5854_reg[4]_i_1_n_4 ;
  wire \indvar_flatten1_reg_5854_reg[4]_i_1_n_5 ;
  wire \indvar_flatten1_reg_5854_reg[4]_i_1_n_6 ;
  wire \indvar_flatten1_reg_5854_reg[4]_i_1_n_7 ;
  wire \indvar_flatten1_reg_5854_reg[4]_i_1_n_8 ;
  wire \indvar_flatten1_reg_5854_reg[4]_i_1_n_9 ;
  wire \indvar_flatten1_reg_5854_reg[8]_i_1_n_10 ;
  wire \indvar_flatten1_reg_5854_reg[8]_i_1_n_3 ;
  wire \indvar_flatten1_reg_5854_reg[8]_i_1_n_4 ;
  wire \indvar_flatten1_reg_5854_reg[8]_i_1_n_5 ;
  wire \indvar_flatten1_reg_5854_reg[8]_i_1_n_6 ;
  wire \indvar_flatten1_reg_5854_reg[8]_i_1_n_7 ;
  wire \indvar_flatten1_reg_5854_reg[8]_i_1_n_8 ;
  wire \indvar_flatten1_reg_5854_reg[8]_i_1_n_9 ;
  wire indvar_flatten2_reg_58870;
  wire \indvar_flatten2_reg_5887[0]_i_2_n_3 ;
  wire [14:0]indvar_flatten2_reg_5887_reg;
  wire \indvar_flatten2_reg_5887_reg[0]_i_1_n_10 ;
  wire \indvar_flatten2_reg_5887_reg[0]_i_1_n_3 ;
  wire \indvar_flatten2_reg_5887_reg[0]_i_1_n_4 ;
  wire \indvar_flatten2_reg_5887_reg[0]_i_1_n_5 ;
  wire \indvar_flatten2_reg_5887_reg[0]_i_1_n_6 ;
  wire \indvar_flatten2_reg_5887_reg[0]_i_1_n_7 ;
  wire \indvar_flatten2_reg_5887_reg[0]_i_1_n_8 ;
  wire \indvar_flatten2_reg_5887_reg[0]_i_1_n_9 ;
  wire \indvar_flatten2_reg_5887_reg[12]_i_1_n_10 ;
  wire \indvar_flatten2_reg_5887_reg[12]_i_1_n_5 ;
  wire \indvar_flatten2_reg_5887_reg[12]_i_1_n_6 ;
  wire \indvar_flatten2_reg_5887_reg[12]_i_1_n_8 ;
  wire \indvar_flatten2_reg_5887_reg[12]_i_1_n_9 ;
  wire \indvar_flatten2_reg_5887_reg[4]_i_1_n_10 ;
  wire \indvar_flatten2_reg_5887_reg[4]_i_1_n_3 ;
  wire \indvar_flatten2_reg_5887_reg[4]_i_1_n_4 ;
  wire \indvar_flatten2_reg_5887_reg[4]_i_1_n_5 ;
  wire \indvar_flatten2_reg_5887_reg[4]_i_1_n_6 ;
  wire \indvar_flatten2_reg_5887_reg[4]_i_1_n_7 ;
  wire \indvar_flatten2_reg_5887_reg[4]_i_1_n_8 ;
  wire \indvar_flatten2_reg_5887_reg[4]_i_1_n_9 ;
  wire \indvar_flatten2_reg_5887_reg[8]_i_1_n_10 ;
  wire \indvar_flatten2_reg_5887_reg[8]_i_1_n_3 ;
  wire \indvar_flatten2_reg_5887_reg[8]_i_1_n_4 ;
  wire \indvar_flatten2_reg_5887_reg[8]_i_1_n_5 ;
  wire \indvar_flatten2_reg_5887_reg[8]_i_1_n_6 ;
  wire \indvar_flatten2_reg_5887_reg[8]_i_1_n_7 ;
  wire \indvar_flatten2_reg_5887_reg[8]_i_1_n_8 ;
  wire \indvar_flatten2_reg_5887_reg[8]_i_1_n_9 ;
  wire \indvar_flatten6_reg_5821[0]_i_2_n_3 ;
  wire [14:0]indvar_flatten6_reg_5821_reg;
  wire \indvar_flatten6_reg_5821_reg[0]_i_1_n_10 ;
  wire \indvar_flatten6_reg_5821_reg[0]_i_1_n_3 ;
  wire \indvar_flatten6_reg_5821_reg[0]_i_1_n_4 ;
  wire \indvar_flatten6_reg_5821_reg[0]_i_1_n_5 ;
  wire \indvar_flatten6_reg_5821_reg[0]_i_1_n_6 ;
  wire \indvar_flatten6_reg_5821_reg[0]_i_1_n_7 ;
  wire \indvar_flatten6_reg_5821_reg[0]_i_1_n_8 ;
  wire \indvar_flatten6_reg_5821_reg[0]_i_1_n_9 ;
  wire \indvar_flatten6_reg_5821_reg[12]_i_1_n_10 ;
  wire \indvar_flatten6_reg_5821_reg[12]_i_1_n_5 ;
  wire \indvar_flatten6_reg_5821_reg[12]_i_1_n_6 ;
  wire \indvar_flatten6_reg_5821_reg[12]_i_1_n_8 ;
  wire \indvar_flatten6_reg_5821_reg[12]_i_1_n_9 ;
  wire \indvar_flatten6_reg_5821_reg[4]_i_1_n_10 ;
  wire \indvar_flatten6_reg_5821_reg[4]_i_1_n_3 ;
  wire \indvar_flatten6_reg_5821_reg[4]_i_1_n_4 ;
  wire \indvar_flatten6_reg_5821_reg[4]_i_1_n_5 ;
  wire \indvar_flatten6_reg_5821_reg[4]_i_1_n_6 ;
  wire \indvar_flatten6_reg_5821_reg[4]_i_1_n_7 ;
  wire \indvar_flatten6_reg_5821_reg[4]_i_1_n_8 ;
  wire \indvar_flatten6_reg_5821_reg[4]_i_1_n_9 ;
  wire \indvar_flatten6_reg_5821_reg[8]_i_1_n_10 ;
  wire \indvar_flatten6_reg_5821_reg[8]_i_1_n_3 ;
  wire \indvar_flatten6_reg_5821_reg[8]_i_1_n_4 ;
  wire \indvar_flatten6_reg_5821_reg[8]_i_1_n_5 ;
  wire \indvar_flatten6_reg_5821_reg[8]_i_1_n_6 ;
  wire \indvar_flatten6_reg_5821_reg[8]_i_1_n_7 ;
  wire \indvar_flatten6_reg_5821_reg[8]_i_1_n_8 ;
  wire \indvar_flatten6_reg_5821_reg[8]_i_1_n_9 ;
  wire indvar_flatten_reg_5788;
  wire \indvar_flatten_reg_5788[0]_i_2_n_3 ;
  wire [14:0]indvar_flatten_reg_5788_reg;
  wire \indvar_flatten_reg_5788_reg[0]_i_1_n_10 ;
  wire \indvar_flatten_reg_5788_reg[0]_i_1_n_3 ;
  wire \indvar_flatten_reg_5788_reg[0]_i_1_n_4 ;
  wire \indvar_flatten_reg_5788_reg[0]_i_1_n_5 ;
  wire \indvar_flatten_reg_5788_reg[0]_i_1_n_6 ;
  wire \indvar_flatten_reg_5788_reg[0]_i_1_n_7 ;
  wire \indvar_flatten_reg_5788_reg[0]_i_1_n_8 ;
  wire \indvar_flatten_reg_5788_reg[0]_i_1_n_9 ;
  wire \indvar_flatten_reg_5788_reg[12]_i_1_n_10 ;
  wire \indvar_flatten_reg_5788_reg[12]_i_1_n_5 ;
  wire \indvar_flatten_reg_5788_reg[12]_i_1_n_6 ;
  wire \indvar_flatten_reg_5788_reg[12]_i_1_n_8 ;
  wire \indvar_flatten_reg_5788_reg[12]_i_1_n_9 ;
  wire \indvar_flatten_reg_5788_reg[4]_i_1_n_10 ;
  wire \indvar_flatten_reg_5788_reg[4]_i_1_n_3 ;
  wire \indvar_flatten_reg_5788_reg[4]_i_1_n_4 ;
  wire \indvar_flatten_reg_5788_reg[4]_i_1_n_5 ;
  wire \indvar_flatten_reg_5788_reg[4]_i_1_n_6 ;
  wire \indvar_flatten_reg_5788_reg[4]_i_1_n_7 ;
  wire \indvar_flatten_reg_5788_reg[4]_i_1_n_8 ;
  wire \indvar_flatten_reg_5788_reg[4]_i_1_n_9 ;
  wire \indvar_flatten_reg_5788_reg[8]_i_1_n_10 ;
  wire \indvar_flatten_reg_5788_reg[8]_i_1_n_3 ;
  wire \indvar_flatten_reg_5788_reg[8]_i_1_n_4 ;
  wire \indvar_flatten_reg_5788_reg[8]_i_1_n_5 ;
  wire \indvar_flatten_reg_5788_reg[8]_i_1_n_6 ;
  wire \indvar_flatten_reg_5788_reg[8]_i_1_n_7 ;
  wire \indvar_flatten_reg_5788_reg[8]_i_1_n_8 ;
  wire \indvar_flatten_reg_5788_reg[8]_i_1_n_9 ;
  wire interrupt;
  wire [7:0]j2_0_i_reg_5843;
  wire \j2_0_i_reg_5843[7]_i_3_n_3 ;
  wire [7:0]j5_0_i_mid2_fu_7384_p3;
  wire [7:0]j5_0_i_mid2_reg_11437;
  wire j5_0_i_mid2_reg_114370;
  wire [7:0]j5_0_i_reg_5909;
  wire \j5_0_i_reg_5909[7]_i_4_n_3 ;
  wire \j5_0_i_reg_5909[7]_i_6_n_3 ;
  wire \j5_0_i_reg_5909[7]_i_7_n_3 ;
  wire \j5_0_i_reg_5909[7]_i_8_n_3 ;
  wire \j5_0_i_reg_5909[7]_i_9_n_3 ;
  wire [7:0]j_0_i_reg_5810;
  wire \j_0_i_reg_5810[7]_i_4_n_3 ;
  wire [7:0]j_1_fu_6392_p2;
  wire [7:0]j_2_fu_7400_p2;
  wire [7:0]j_fu_6230_p2;
  wire [14:6]k_fu_7447_p2;
  wire last_assign_fu_7467_p2;
  wire last_assign_reg_11460;
  wire \last_assign_reg_11460[0]_i_10_n_3 ;
  wire \last_assign_reg_11460[0]_i_11_n_3 ;
  wire \last_assign_reg_11460[0]_i_12_n_3 ;
  wire \last_assign_reg_11460[0]_i_13_n_3 ;
  wire \last_assign_reg_11460[0]_i_14_n_3 ;
  wire \last_assign_reg_11460[0]_i_15_n_3 ;
  wire \last_assign_reg_11460[0]_i_16_n_3 ;
  wire \last_assign_reg_11460[0]_i_17_n_3 ;
  wire \last_assign_reg_11460[0]_i_18_n_3 ;
  wire \last_assign_reg_11460[0]_i_1_n_3 ;
  wire \last_assign_reg_11460[0]_i_3_n_3 ;
  wire \last_assign_reg_11460[0]_i_4_n_3 ;
  wire \last_assign_reg_11460[0]_i_5_n_3 ;
  wire \last_assign_reg_11460_reg[0]_i_19_n_3 ;
  wire \last_assign_reg_11460_reg[0]_i_19_n_4 ;
  wire \last_assign_reg_11460_reg[0]_i_19_n_5 ;
  wire \last_assign_reg_11460_reg[0]_i_19_n_6 ;
  wire \last_assign_reg_11460_reg[0]_i_6_n_3 ;
  wire \last_assign_reg_11460_reg[0]_i_6_n_4 ;
  wire \last_assign_reg_11460_reg[0]_i_6_n_5 ;
  wire \last_assign_reg_11460_reg[0]_i_6_n_6 ;
  wire \last_assign_reg_11460_reg[0]_i_7_n_3 ;
  wire \last_assign_reg_11460_reg[0]_i_7_n_4 ;
  wire \last_assign_reg_11460_reg[0]_i_7_n_5 ;
  wire \last_assign_reg_11460_reg[0]_i_7_n_6 ;
  wire \last_assign_reg_11460_reg[0]_i_8_n_3 ;
  wire \last_assign_reg_11460_reg[0]_i_8_n_4 ;
  wire \last_assign_reg_11460_reg[0]_i_8_n_5 ;
  wire \last_assign_reg_11460_reg[0]_i_8_n_6 ;
  wire [7:0]out_q0;
  wire p_489_in;
  wire [12:5]p_shl3_cast_fu_7424_p1;
  wire [7:0]p_shl4_mid2_v_v_fu_7392_p3;
  wire \p_shl4_mid2_v_v_reg_11443[3]_i_2_n_3 ;
  wire \p_shl4_mid2_v_v_reg_11443[4]_i_2_n_3 ;
  wire \p_shl4_mid2_v_v_reg_11443[7]_i_3_n_3 ;
  wire \p_shl4_mid2_v_v_reg_11443[7]_i_5_n_3 ;
  wire [3:0]s_axi_CONTROL_BUS_ARADDR;
  wire s_axi_CONTROL_BUS_ARREADY;
  wire s_axi_CONTROL_BUS_ARVALID;
  wire [3:0]s_axi_CONTROL_BUS_AWADDR;
  wire s_axi_CONTROL_BUS_AWREADY;
  wire s_axi_CONTROL_BUS_AWVALID;
  wire s_axi_CONTROL_BUS_BREADY;
  wire s_axi_CONTROL_BUS_BVALID;
  wire [7:0]\^s_axi_CONTROL_BUS_RDATA ;
  wire s_axi_CONTROL_BUS_RREADY;
  wire s_axi_CONTROL_BUS_RVALID;
  wire [31:0]s_axi_CONTROL_BUS_WDATA;
  wire s_axi_CONTROL_BUS_WREADY;
  wire [3:0]s_axi_CONTROL_BUS_WSTRB;
  wire s_axi_CONTROL_BUS_WVALID;
  wire temp_100_reg_10933_reg_n_101;
  wire temp_100_reg_10933_reg_n_102;
  wire temp_100_reg_10933_reg_n_103;
  wire temp_100_reg_10933_reg_n_104;
  wire temp_100_reg_10933_reg_n_105;
  wire temp_100_reg_10933_reg_n_106;
  wire temp_100_reg_10933_reg_n_107;
  wire temp_100_reg_10933_reg_n_108;
  wire temp_100_reg_10933_reg_n_109;
  wire temp_100_reg_10933_reg_n_110;
  wire temp_100_reg_10933_reg_n_111;
  wire temp_100_reg_10933_reg_n_112;
  wire temp_100_reg_10933_reg_n_113;
  wire temp_100_reg_10933_reg_n_114;
  wire temp_100_reg_10933_reg_n_115;
  wire temp_100_reg_10933_reg_n_116;
  wire temp_100_reg_10933_reg_n_117;
  wire temp_100_reg_10933_reg_n_118;
  wire temp_100_reg_10933_reg_n_119;
  wire temp_100_reg_10933_reg_n_120;
  wire temp_100_reg_10933_reg_n_121;
  wire temp_100_reg_10933_reg_n_122;
  wire temp_100_reg_10933_reg_n_123;
  wire temp_100_reg_10933_reg_n_124;
  wire temp_100_reg_10933_reg_n_125;
  wire temp_100_reg_10933_reg_n_126;
  wire temp_100_reg_10933_reg_n_127;
  wire temp_100_reg_10933_reg_n_128;
  wire temp_100_reg_10933_reg_n_129;
  wire temp_100_reg_10933_reg_n_130;
  wire temp_100_reg_10933_reg_n_131;
  wire temp_100_reg_10933_reg_n_132;
  wire temp_100_reg_10933_reg_n_133;
  wire temp_100_reg_10933_reg_n_134;
  wire temp_100_reg_10933_reg_n_135;
  wire temp_100_reg_10933_reg_n_136;
  wire temp_100_reg_10933_reg_n_137;
  wire temp_100_reg_10933_reg_n_138;
  wire temp_100_reg_10933_reg_n_139;
  wire temp_100_reg_10933_reg_n_140;
  wire temp_100_reg_10933_reg_n_141;
  wire temp_100_reg_10933_reg_n_142;
  wire temp_100_reg_10933_reg_n_143;
  wire temp_100_reg_10933_reg_n_144;
  wire temp_100_reg_10933_reg_n_145;
  wire temp_100_reg_10933_reg_n_146;
  wire temp_100_reg_10933_reg_n_147;
  wire temp_100_reg_10933_reg_n_148;
  wire temp_100_reg_10933_reg_n_149;
  wire temp_100_reg_10933_reg_n_150;
  wire temp_100_reg_10933_reg_n_151;
  wire temp_100_reg_10933_reg_n_152;
  wire temp_100_reg_10933_reg_n_153;
  wire temp_100_reg_10933_reg_n_154;
  wire temp_100_reg_10933_reg_n_155;
  wire temp_100_reg_10933_reg_n_156;
  wire temp_103_reg_10948_reg_n_101;
  wire temp_103_reg_10948_reg_n_102;
  wire temp_103_reg_10948_reg_n_103;
  wire temp_103_reg_10948_reg_n_104;
  wire temp_103_reg_10948_reg_n_105;
  wire temp_103_reg_10948_reg_n_106;
  wire temp_103_reg_10948_reg_n_107;
  wire temp_103_reg_10948_reg_n_108;
  wire temp_103_reg_10948_reg_n_109;
  wire temp_103_reg_10948_reg_n_110;
  wire temp_103_reg_10948_reg_n_111;
  wire temp_103_reg_10948_reg_n_112;
  wire temp_103_reg_10948_reg_n_113;
  wire temp_103_reg_10948_reg_n_114;
  wire temp_103_reg_10948_reg_n_115;
  wire temp_103_reg_10948_reg_n_116;
  wire temp_103_reg_10948_reg_n_117;
  wire temp_103_reg_10948_reg_n_118;
  wire temp_103_reg_10948_reg_n_119;
  wire temp_103_reg_10948_reg_n_120;
  wire temp_103_reg_10948_reg_n_121;
  wire temp_103_reg_10948_reg_n_122;
  wire temp_103_reg_10948_reg_n_123;
  wire temp_103_reg_10948_reg_n_124;
  wire temp_103_reg_10948_reg_n_125;
  wire temp_103_reg_10948_reg_n_126;
  wire temp_103_reg_10948_reg_n_127;
  wire temp_103_reg_10948_reg_n_128;
  wire temp_103_reg_10948_reg_n_129;
  wire temp_103_reg_10948_reg_n_130;
  wire temp_103_reg_10948_reg_n_131;
  wire temp_103_reg_10948_reg_n_132;
  wire temp_103_reg_10948_reg_n_133;
  wire temp_103_reg_10948_reg_n_134;
  wire temp_103_reg_10948_reg_n_135;
  wire temp_103_reg_10948_reg_n_136;
  wire temp_103_reg_10948_reg_n_137;
  wire temp_103_reg_10948_reg_n_138;
  wire temp_103_reg_10948_reg_n_139;
  wire temp_103_reg_10948_reg_n_140;
  wire temp_103_reg_10948_reg_n_141;
  wire temp_103_reg_10948_reg_n_142;
  wire temp_103_reg_10948_reg_n_143;
  wire temp_103_reg_10948_reg_n_144;
  wire temp_103_reg_10948_reg_n_145;
  wire temp_103_reg_10948_reg_n_146;
  wire temp_103_reg_10948_reg_n_147;
  wire temp_103_reg_10948_reg_n_148;
  wire temp_103_reg_10948_reg_n_149;
  wire temp_103_reg_10948_reg_n_150;
  wire temp_103_reg_10948_reg_n_151;
  wire temp_103_reg_10948_reg_n_152;
  wire temp_103_reg_10948_reg_n_153;
  wire temp_103_reg_10948_reg_n_154;
  wire temp_103_reg_10948_reg_n_155;
  wire temp_103_reg_10948_reg_n_156;
  wire temp_105_reg_10958_reg_n_101;
  wire temp_105_reg_10958_reg_n_102;
  wire temp_105_reg_10958_reg_n_103;
  wire temp_105_reg_10958_reg_n_104;
  wire temp_105_reg_10958_reg_n_105;
  wire temp_105_reg_10958_reg_n_106;
  wire temp_105_reg_10958_reg_n_107;
  wire temp_105_reg_10958_reg_n_108;
  wire temp_105_reg_10958_reg_n_109;
  wire temp_105_reg_10958_reg_n_110;
  wire temp_105_reg_10958_reg_n_111;
  wire temp_105_reg_10958_reg_n_112;
  wire temp_105_reg_10958_reg_n_113;
  wire temp_105_reg_10958_reg_n_114;
  wire temp_105_reg_10958_reg_n_115;
  wire temp_105_reg_10958_reg_n_116;
  wire temp_105_reg_10958_reg_n_117;
  wire temp_105_reg_10958_reg_n_118;
  wire temp_105_reg_10958_reg_n_119;
  wire temp_105_reg_10958_reg_n_120;
  wire temp_105_reg_10958_reg_n_121;
  wire temp_105_reg_10958_reg_n_122;
  wire temp_105_reg_10958_reg_n_123;
  wire temp_105_reg_10958_reg_n_124;
  wire temp_105_reg_10958_reg_n_125;
  wire temp_105_reg_10958_reg_n_126;
  wire temp_105_reg_10958_reg_n_127;
  wire temp_105_reg_10958_reg_n_128;
  wire temp_105_reg_10958_reg_n_129;
  wire temp_105_reg_10958_reg_n_130;
  wire temp_105_reg_10958_reg_n_131;
  wire temp_105_reg_10958_reg_n_132;
  wire temp_105_reg_10958_reg_n_133;
  wire temp_105_reg_10958_reg_n_134;
  wire temp_105_reg_10958_reg_n_135;
  wire temp_105_reg_10958_reg_n_136;
  wire temp_105_reg_10958_reg_n_137;
  wire temp_105_reg_10958_reg_n_138;
  wire temp_105_reg_10958_reg_n_139;
  wire temp_105_reg_10958_reg_n_140;
  wire temp_105_reg_10958_reg_n_141;
  wire temp_105_reg_10958_reg_n_142;
  wire temp_105_reg_10958_reg_n_143;
  wire temp_105_reg_10958_reg_n_144;
  wire temp_105_reg_10958_reg_n_145;
  wire temp_105_reg_10958_reg_n_146;
  wire temp_105_reg_10958_reg_n_147;
  wire temp_105_reg_10958_reg_n_148;
  wire temp_105_reg_10958_reg_n_149;
  wire temp_105_reg_10958_reg_n_150;
  wire temp_105_reg_10958_reg_n_151;
  wire temp_105_reg_10958_reg_n_152;
  wire temp_105_reg_10958_reg_n_153;
  wire temp_105_reg_10958_reg_n_154;
  wire temp_105_reg_10958_reg_n_155;
  wire temp_105_reg_10958_reg_n_156;
  wire temp_108_reg_10973_reg_n_101;
  wire temp_108_reg_10973_reg_n_102;
  wire temp_108_reg_10973_reg_n_103;
  wire temp_108_reg_10973_reg_n_104;
  wire temp_108_reg_10973_reg_n_105;
  wire temp_108_reg_10973_reg_n_106;
  wire temp_108_reg_10973_reg_n_107;
  wire temp_108_reg_10973_reg_n_108;
  wire temp_108_reg_10973_reg_n_109;
  wire temp_108_reg_10973_reg_n_110;
  wire temp_108_reg_10973_reg_n_111;
  wire temp_108_reg_10973_reg_n_112;
  wire temp_108_reg_10973_reg_n_113;
  wire temp_108_reg_10973_reg_n_114;
  wire temp_108_reg_10973_reg_n_115;
  wire temp_108_reg_10973_reg_n_116;
  wire temp_108_reg_10973_reg_n_117;
  wire temp_108_reg_10973_reg_n_118;
  wire temp_108_reg_10973_reg_n_119;
  wire temp_108_reg_10973_reg_n_120;
  wire temp_108_reg_10973_reg_n_121;
  wire temp_108_reg_10973_reg_n_122;
  wire temp_108_reg_10973_reg_n_123;
  wire temp_108_reg_10973_reg_n_124;
  wire temp_108_reg_10973_reg_n_125;
  wire temp_108_reg_10973_reg_n_126;
  wire temp_108_reg_10973_reg_n_127;
  wire temp_108_reg_10973_reg_n_128;
  wire temp_108_reg_10973_reg_n_129;
  wire temp_108_reg_10973_reg_n_130;
  wire temp_108_reg_10973_reg_n_131;
  wire temp_108_reg_10973_reg_n_132;
  wire temp_108_reg_10973_reg_n_133;
  wire temp_108_reg_10973_reg_n_134;
  wire temp_108_reg_10973_reg_n_135;
  wire temp_108_reg_10973_reg_n_136;
  wire temp_108_reg_10973_reg_n_137;
  wire temp_108_reg_10973_reg_n_138;
  wire temp_108_reg_10973_reg_n_139;
  wire temp_108_reg_10973_reg_n_140;
  wire temp_108_reg_10973_reg_n_141;
  wire temp_108_reg_10973_reg_n_142;
  wire temp_108_reg_10973_reg_n_143;
  wire temp_108_reg_10973_reg_n_144;
  wire temp_108_reg_10973_reg_n_145;
  wire temp_108_reg_10973_reg_n_146;
  wire temp_108_reg_10973_reg_n_147;
  wire temp_108_reg_10973_reg_n_148;
  wire temp_108_reg_10973_reg_n_149;
  wire temp_108_reg_10973_reg_n_150;
  wire temp_108_reg_10973_reg_n_151;
  wire temp_108_reg_10973_reg_n_152;
  wire temp_108_reg_10973_reg_n_153;
  wire temp_108_reg_10973_reg_n_154;
  wire temp_108_reg_10973_reg_n_155;
  wire temp_108_reg_10973_reg_n_156;
  wire temp_10_reg_10148_reg_n_101;
  wire temp_10_reg_10148_reg_n_102;
  wire temp_10_reg_10148_reg_n_103;
  wire temp_10_reg_10148_reg_n_104;
  wire temp_10_reg_10148_reg_n_105;
  wire temp_10_reg_10148_reg_n_106;
  wire temp_10_reg_10148_reg_n_107;
  wire temp_10_reg_10148_reg_n_108;
  wire temp_10_reg_10148_reg_n_109;
  wire temp_10_reg_10148_reg_n_110;
  wire temp_10_reg_10148_reg_n_111;
  wire temp_10_reg_10148_reg_n_112;
  wire temp_10_reg_10148_reg_n_113;
  wire temp_10_reg_10148_reg_n_114;
  wire temp_10_reg_10148_reg_n_115;
  wire temp_10_reg_10148_reg_n_116;
  wire temp_10_reg_10148_reg_n_117;
  wire temp_10_reg_10148_reg_n_118;
  wire temp_10_reg_10148_reg_n_119;
  wire temp_10_reg_10148_reg_n_120;
  wire temp_10_reg_10148_reg_n_121;
  wire temp_10_reg_10148_reg_n_122;
  wire temp_10_reg_10148_reg_n_123;
  wire temp_10_reg_10148_reg_n_124;
  wire temp_10_reg_10148_reg_n_125;
  wire temp_10_reg_10148_reg_n_126;
  wire temp_10_reg_10148_reg_n_127;
  wire temp_10_reg_10148_reg_n_128;
  wire temp_10_reg_10148_reg_n_129;
  wire temp_10_reg_10148_reg_n_130;
  wire temp_10_reg_10148_reg_n_131;
  wire temp_10_reg_10148_reg_n_132;
  wire temp_10_reg_10148_reg_n_133;
  wire temp_10_reg_10148_reg_n_134;
  wire temp_10_reg_10148_reg_n_135;
  wire temp_10_reg_10148_reg_n_136;
  wire temp_10_reg_10148_reg_n_137;
  wire temp_10_reg_10148_reg_n_138;
  wire temp_10_reg_10148_reg_n_139;
  wire temp_10_reg_10148_reg_n_140;
  wire temp_10_reg_10148_reg_n_141;
  wire temp_10_reg_10148_reg_n_142;
  wire temp_10_reg_10148_reg_n_143;
  wire temp_10_reg_10148_reg_n_144;
  wire temp_10_reg_10148_reg_n_145;
  wire temp_10_reg_10148_reg_n_146;
  wire temp_10_reg_10148_reg_n_147;
  wire temp_10_reg_10148_reg_n_148;
  wire temp_10_reg_10148_reg_n_149;
  wire temp_10_reg_10148_reg_n_150;
  wire temp_10_reg_10148_reg_n_151;
  wire temp_10_reg_10148_reg_n_152;
  wire temp_10_reg_10148_reg_n_153;
  wire temp_10_reg_10148_reg_n_154;
  wire temp_10_reg_10148_reg_n_155;
  wire temp_10_reg_10148_reg_n_156;
  wire temp_110_reg_10983_reg_n_101;
  wire temp_110_reg_10983_reg_n_102;
  wire temp_110_reg_10983_reg_n_103;
  wire temp_110_reg_10983_reg_n_104;
  wire temp_110_reg_10983_reg_n_105;
  wire temp_110_reg_10983_reg_n_106;
  wire temp_110_reg_10983_reg_n_107;
  wire temp_110_reg_10983_reg_n_108;
  wire temp_110_reg_10983_reg_n_109;
  wire temp_110_reg_10983_reg_n_110;
  wire temp_110_reg_10983_reg_n_111;
  wire temp_110_reg_10983_reg_n_112;
  wire temp_110_reg_10983_reg_n_113;
  wire temp_110_reg_10983_reg_n_114;
  wire temp_110_reg_10983_reg_n_115;
  wire temp_110_reg_10983_reg_n_116;
  wire temp_110_reg_10983_reg_n_117;
  wire temp_110_reg_10983_reg_n_118;
  wire temp_110_reg_10983_reg_n_119;
  wire temp_110_reg_10983_reg_n_120;
  wire temp_110_reg_10983_reg_n_121;
  wire temp_110_reg_10983_reg_n_122;
  wire temp_110_reg_10983_reg_n_123;
  wire temp_110_reg_10983_reg_n_124;
  wire temp_110_reg_10983_reg_n_125;
  wire temp_110_reg_10983_reg_n_126;
  wire temp_110_reg_10983_reg_n_127;
  wire temp_110_reg_10983_reg_n_128;
  wire temp_110_reg_10983_reg_n_129;
  wire temp_110_reg_10983_reg_n_130;
  wire temp_110_reg_10983_reg_n_131;
  wire temp_110_reg_10983_reg_n_132;
  wire temp_110_reg_10983_reg_n_133;
  wire temp_110_reg_10983_reg_n_134;
  wire temp_110_reg_10983_reg_n_135;
  wire temp_110_reg_10983_reg_n_136;
  wire temp_110_reg_10983_reg_n_137;
  wire temp_110_reg_10983_reg_n_138;
  wire temp_110_reg_10983_reg_n_139;
  wire temp_110_reg_10983_reg_n_140;
  wire temp_110_reg_10983_reg_n_141;
  wire temp_110_reg_10983_reg_n_142;
  wire temp_110_reg_10983_reg_n_143;
  wire temp_110_reg_10983_reg_n_144;
  wire temp_110_reg_10983_reg_n_145;
  wire temp_110_reg_10983_reg_n_146;
  wire temp_110_reg_10983_reg_n_147;
  wire temp_110_reg_10983_reg_n_148;
  wire temp_110_reg_10983_reg_n_149;
  wire temp_110_reg_10983_reg_n_150;
  wire temp_110_reg_10983_reg_n_151;
  wire temp_110_reg_10983_reg_n_152;
  wire temp_110_reg_10983_reg_n_153;
  wire temp_110_reg_10983_reg_n_154;
  wire temp_110_reg_10983_reg_n_155;
  wire temp_110_reg_10983_reg_n_156;
  wire temp_113_reg_10998_reg_n_101;
  wire temp_113_reg_10998_reg_n_102;
  wire temp_113_reg_10998_reg_n_103;
  wire temp_113_reg_10998_reg_n_104;
  wire temp_113_reg_10998_reg_n_105;
  wire temp_113_reg_10998_reg_n_106;
  wire temp_113_reg_10998_reg_n_107;
  wire temp_113_reg_10998_reg_n_108;
  wire temp_113_reg_10998_reg_n_109;
  wire temp_113_reg_10998_reg_n_110;
  wire temp_113_reg_10998_reg_n_111;
  wire temp_113_reg_10998_reg_n_112;
  wire temp_113_reg_10998_reg_n_113;
  wire temp_113_reg_10998_reg_n_114;
  wire temp_113_reg_10998_reg_n_115;
  wire temp_113_reg_10998_reg_n_116;
  wire temp_113_reg_10998_reg_n_117;
  wire temp_113_reg_10998_reg_n_118;
  wire temp_113_reg_10998_reg_n_119;
  wire temp_113_reg_10998_reg_n_120;
  wire temp_113_reg_10998_reg_n_121;
  wire temp_113_reg_10998_reg_n_122;
  wire temp_113_reg_10998_reg_n_123;
  wire temp_113_reg_10998_reg_n_124;
  wire temp_113_reg_10998_reg_n_125;
  wire temp_113_reg_10998_reg_n_126;
  wire temp_113_reg_10998_reg_n_127;
  wire temp_113_reg_10998_reg_n_128;
  wire temp_113_reg_10998_reg_n_129;
  wire temp_113_reg_10998_reg_n_130;
  wire temp_113_reg_10998_reg_n_131;
  wire temp_113_reg_10998_reg_n_132;
  wire temp_113_reg_10998_reg_n_133;
  wire temp_113_reg_10998_reg_n_134;
  wire temp_113_reg_10998_reg_n_135;
  wire temp_113_reg_10998_reg_n_136;
  wire temp_113_reg_10998_reg_n_137;
  wire temp_113_reg_10998_reg_n_138;
  wire temp_113_reg_10998_reg_n_139;
  wire temp_113_reg_10998_reg_n_140;
  wire temp_113_reg_10998_reg_n_141;
  wire temp_113_reg_10998_reg_n_142;
  wire temp_113_reg_10998_reg_n_143;
  wire temp_113_reg_10998_reg_n_144;
  wire temp_113_reg_10998_reg_n_145;
  wire temp_113_reg_10998_reg_n_146;
  wire temp_113_reg_10998_reg_n_147;
  wire temp_113_reg_10998_reg_n_148;
  wire temp_113_reg_10998_reg_n_149;
  wire temp_113_reg_10998_reg_n_150;
  wire temp_113_reg_10998_reg_n_151;
  wire temp_113_reg_10998_reg_n_152;
  wire temp_113_reg_10998_reg_n_153;
  wire temp_113_reg_10998_reg_n_154;
  wire temp_113_reg_10998_reg_n_155;
  wire temp_113_reg_10998_reg_n_156;
  wire temp_115_reg_11008_reg_n_101;
  wire temp_115_reg_11008_reg_n_102;
  wire temp_115_reg_11008_reg_n_103;
  wire temp_115_reg_11008_reg_n_104;
  wire temp_115_reg_11008_reg_n_105;
  wire temp_115_reg_11008_reg_n_106;
  wire temp_115_reg_11008_reg_n_107;
  wire temp_115_reg_11008_reg_n_108;
  wire temp_115_reg_11008_reg_n_109;
  wire temp_115_reg_11008_reg_n_110;
  wire temp_115_reg_11008_reg_n_111;
  wire temp_115_reg_11008_reg_n_112;
  wire temp_115_reg_11008_reg_n_113;
  wire temp_115_reg_11008_reg_n_114;
  wire temp_115_reg_11008_reg_n_115;
  wire temp_115_reg_11008_reg_n_116;
  wire temp_115_reg_11008_reg_n_117;
  wire temp_115_reg_11008_reg_n_118;
  wire temp_115_reg_11008_reg_n_119;
  wire temp_115_reg_11008_reg_n_120;
  wire temp_115_reg_11008_reg_n_121;
  wire temp_115_reg_11008_reg_n_122;
  wire temp_115_reg_11008_reg_n_123;
  wire temp_115_reg_11008_reg_n_124;
  wire temp_115_reg_11008_reg_n_125;
  wire temp_115_reg_11008_reg_n_126;
  wire temp_115_reg_11008_reg_n_127;
  wire temp_115_reg_11008_reg_n_128;
  wire temp_115_reg_11008_reg_n_129;
  wire temp_115_reg_11008_reg_n_130;
  wire temp_115_reg_11008_reg_n_131;
  wire temp_115_reg_11008_reg_n_132;
  wire temp_115_reg_11008_reg_n_133;
  wire temp_115_reg_11008_reg_n_134;
  wire temp_115_reg_11008_reg_n_135;
  wire temp_115_reg_11008_reg_n_136;
  wire temp_115_reg_11008_reg_n_137;
  wire temp_115_reg_11008_reg_n_138;
  wire temp_115_reg_11008_reg_n_139;
  wire temp_115_reg_11008_reg_n_140;
  wire temp_115_reg_11008_reg_n_141;
  wire temp_115_reg_11008_reg_n_142;
  wire temp_115_reg_11008_reg_n_143;
  wire temp_115_reg_11008_reg_n_144;
  wire temp_115_reg_11008_reg_n_145;
  wire temp_115_reg_11008_reg_n_146;
  wire temp_115_reg_11008_reg_n_147;
  wire temp_115_reg_11008_reg_n_148;
  wire temp_115_reg_11008_reg_n_149;
  wire temp_115_reg_11008_reg_n_150;
  wire temp_115_reg_11008_reg_n_151;
  wire temp_115_reg_11008_reg_n_152;
  wire temp_115_reg_11008_reg_n_153;
  wire temp_115_reg_11008_reg_n_154;
  wire temp_115_reg_11008_reg_n_155;
  wire temp_115_reg_11008_reg_n_156;
  wire temp_118_reg_11023_reg_n_101;
  wire temp_118_reg_11023_reg_n_102;
  wire temp_118_reg_11023_reg_n_103;
  wire temp_118_reg_11023_reg_n_104;
  wire temp_118_reg_11023_reg_n_105;
  wire temp_118_reg_11023_reg_n_106;
  wire temp_118_reg_11023_reg_n_107;
  wire temp_118_reg_11023_reg_n_108;
  wire temp_118_reg_11023_reg_n_109;
  wire temp_118_reg_11023_reg_n_110;
  wire temp_118_reg_11023_reg_n_111;
  wire temp_118_reg_11023_reg_n_112;
  wire temp_118_reg_11023_reg_n_113;
  wire temp_118_reg_11023_reg_n_114;
  wire temp_118_reg_11023_reg_n_115;
  wire temp_118_reg_11023_reg_n_116;
  wire temp_118_reg_11023_reg_n_117;
  wire temp_118_reg_11023_reg_n_118;
  wire temp_118_reg_11023_reg_n_119;
  wire temp_118_reg_11023_reg_n_120;
  wire temp_118_reg_11023_reg_n_121;
  wire temp_118_reg_11023_reg_n_122;
  wire temp_118_reg_11023_reg_n_123;
  wire temp_118_reg_11023_reg_n_124;
  wire temp_118_reg_11023_reg_n_125;
  wire temp_118_reg_11023_reg_n_126;
  wire temp_118_reg_11023_reg_n_127;
  wire temp_118_reg_11023_reg_n_128;
  wire temp_118_reg_11023_reg_n_129;
  wire temp_118_reg_11023_reg_n_130;
  wire temp_118_reg_11023_reg_n_131;
  wire temp_118_reg_11023_reg_n_132;
  wire temp_118_reg_11023_reg_n_133;
  wire temp_118_reg_11023_reg_n_134;
  wire temp_118_reg_11023_reg_n_135;
  wire temp_118_reg_11023_reg_n_136;
  wire temp_118_reg_11023_reg_n_137;
  wire temp_118_reg_11023_reg_n_138;
  wire temp_118_reg_11023_reg_n_139;
  wire temp_118_reg_11023_reg_n_140;
  wire temp_118_reg_11023_reg_n_141;
  wire temp_118_reg_11023_reg_n_142;
  wire temp_118_reg_11023_reg_n_143;
  wire temp_118_reg_11023_reg_n_144;
  wire temp_118_reg_11023_reg_n_145;
  wire temp_118_reg_11023_reg_n_146;
  wire temp_118_reg_11023_reg_n_147;
  wire temp_118_reg_11023_reg_n_148;
  wire temp_118_reg_11023_reg_n_149;
  wire temp_118_reg_11023_reg_n_150;
  wire temp_118_reg_11023_reg_n_151;
  wire temp_118_reg_11023_reg_n_152;
  wire temp_118_reg_11023_reg_n_153;
  wire temp_118_reg_11023_reg_n_154;
  wire temp_118_reg_11023_reg_n_155;
  wire temp_118_reg_11023_reg_n_156;
  wire temp_120_reg_10373_reg_n_101;
  wire temp_120_reg_10373_reg_n_102;
  wire temp_120_reg_10373_reg_n_103;
  wire temp_120_reg_10373_reg_n_104;
  wire temp_120_reg_10373_reg_n_105;
  wire temp_120_reg_10373_reg_n_106;
  wire temp_120_reg_10373_reg_n_107;
  wire temp_120_reg_10373_reg_n_108;
  wire temp_120_reg_10373_reg_n_109;
  wire temp_120_reg_10373_reg_n_110;
  wire temp_120_reg_10373_reg_n_111;
  wire temp_120_reg_10373_reg_n_112;
  wire temp_120_reg_10373_reg_n_113;
  wire temp_120_reg_10373_reg_n_114;
  wire temp_120_reg_10373_reg_n_115;
  wire temp_120_reg_10373_reg_n_116;
  wire temp_120_reg_10373_reg_n_117;
  wire temp_120_reg_10373_reg_n_118;
  wire temp_120_reg_10373_reg_n_119;
  wire temp_120_reg_10373_reg_n_120;
  wire temp_120_reg_10373_reg_n_121;
  wire temp_120_reg_10373_reg_n_122;
  wire temp_120_reg_10373_reg_n_123;
  wire temp_120_reg_10373_reg_n_124;
  wire temp_120_reg_10373_reg_n_125;
  wire temp_120_reg_10373_reg_n_126;
  wire temp_120_reg_10373_reg_n_127;
  wire temp_120_reg_10373_reg_n_128;
  wire temp_120_reg_10373_reg_n_129;
  wire temp_120_reg_10373_reg_n_130;
  wire temp_120_reg_10373_reg_n_131;
  wire temp_120_reg_10373_reg_n_132;
  wire temp_120_reg_10373_reg_n_133;
  wire temp_120_reg_10373_reg_n_134;
  wire temp_120_reg_10373_reg_n_135;
  wire temp_120_reg_10373_reg_n_136;
  wire temp_120_reg_10373_reg_n_137;
  wire temp_120_reg_10373_reg_n_138;
  wire temp_120_reg_10373_reg_n_139;
  wire temp_120_reg_10373_reg_n_140;
  wire temp_120_reg_10373_reg_n_141;
  wire temp_120_reg_10373_reg_n_142;
  wire temp_120_reg_10373_reg_n_143;
  wire temp_120_reg_10373_reg_n_144;
  wire temp_120_reg_10373_reg_n_145;
  wire temp_120_reg_10373_reg_n_146;
  wire temp_120_reg_10373_reg_n_147;
  wire temp_120_reg_10373_reg_n_148;
  wire temp_120_reg_10373_reg_n_149;
  wire temp_120_reg_10373_reg_n_150;
  wire temp_120_reg_10373_reg_n_151;
  wire temp_120_reg_10373_reg_n_152;
  wire temp_120_reg_10373_reg_n_153;
  wire temp_120_reg_10373_reg_n_154;
  wire temp_120_reg_10373_reg_n_155;
  wire temp_120_reg_10373_reg_n_156;
  wire temp_123_reg_10388_reg_n_101;
  wire temp_123_reg_10388_reg_n_102;
  wire temp_123_reg_10388_reg_n_103;
  wire temp_123_reg_10388_reg_n_104;
  wire temp_123_reg_10388_reg_n_105;
  wire temp_123_reg_10388_reg_n_106;
  wire temp_123_reg_10388_reg_n_107;
  wire temp_123_reg_10388_reg_n_108;
  wire temp_123_reg_10388_reg_n_109;
  wire temp_123_reg_10388_reg_n_110;
  wire temp_123_reg_10388_reg_n_111;
  wire temp_123_reg_10388_reg_n_112;
  wire temp_123_reg_10388_reg_n_113;
  wire temp_123_reg_10388_reg_n_114;
  wire temp_123_reg_10388_reg_n_115;
  wire temp_123_reg_10388_reg_n_116;
  wire temp_123_reg_10388_reg_n_117;
  wire temp_123_reg_10388_reg_n_118;
  wire temp_123_reg_10388_reg_n_119;
  wire temp_123_reg_10388_reg_n_120;
  wire temp_123_reg_10388_reg_n_121;
  wire temp_123_reg_10388_reg_n_122;
  wire temp_123_reg_10388_reg_n_123;
  wire temp_123_reg_10388_reg_n_124;
  wire temp_123_reg_10388_reg_n_125;
  wire temp_123_reg_10388_reg_n_126;
  wire temp_123_reg_10388_reg_n_127;
  wire temp_123_reg_10388_reg_n_128;
  wire temp_123_reg_10388_reg_n_129;
  wire temp_123_reg_10388_reg_n_130;
  wire temp_123_reg_10388_reg_n_131;
  wire temp_123_reg_10388_reg_n_132;
  wire temp_123_reg_10388_reg_n_133;
  wire temp_123_reg_10388_reg_n_134;
  wire temp_123_reg_10388_reg_n_135;
  wire temp_123_reg_10388_reg_n_136;
  wire temp_123_reg_10388_reg_n_137;
  wire temp_123_reg_10388_reg_n_138;
  wire temp_123_reg_10388_reg_n_139;
  wire temp_123_reg_10388_reg_n_140;
  wire temp_123_reg_10388_reg_n_141;
  wire temp_123_reg_10388_reg_n_142;
  wire temp_123_reg_10388_reg_n_143;
  wire temp_123_reg_10388_reg_n_144;
  wire temp_123_reg_10388_reg_n_145;
  wire temp_123_reg_10388_reg_n_146;
  wire temp_123_reg_10388_reg_n_147;
  wire temp_123_reg_10388_reg_n_148;
  wire temp_123_reg_10388_reg_n_149;
  wire temp_123_reg_10388_reg_n_150;
  wire temp_123_reg_10388_reg_n_151;
  wire temp_123_reg_10388_reg_n_152;
  wire temp_123_reg_10388_reg_n_153;
  wire temp_123_reg_10388_reg_n_154;
  wire temp_123_reg_10388_reg_n_155;
  wire temp_123_reg_10388_reg_n_156;
  wire temp_125_reg_11033_reg_n_101;
  wire temp_125_reg_11033_reg_n_102;
  wire temp_125_reg_11033_reg_n_103;
  wire temp_125_reg_11033_reg_n_104;
  wire temp_125_reg_11033_reg_n_105;
  wire temp_125_reg_11033_reg_n_106;
  wire temp_125_reg_11033_reg_n_107;
  wire temp_125_reg_11033_reg_n_108;
  wire temp_125_reg_11033_reg_n_109;
  wire temp_125_reg_11033_reg_n_110;
  wire temp_125_reg_11033_reg_n_111;
  wire temp_125_reg_11033_reg_n_112;
  wire temp_125_reg_11033_reg_n_113;
  wire temp_125_reg_11033_reg_n_114;
  wire temp_125_reg_11033_reg_n_115;
  wire temp_125_reg_11033_reg_n_116;
  wire temp_125_reg_11033_reg_n_117;
  wire temp_125_reg_11033_reg_n_118;
  wire temp_125_reg_11033_reg_n_119;
  wire temp_125_reg_11033_reg_n_120;
  wire temp_125_reg_11033_reg_n_121;
  wire temp_125_reg_11033_reg_n_122;
  wire temp_125_reg_11033_reg_n_123;
  wire temp_125_reg_11033_reg_n_124;
  wire temp_125_reg_11033_reg_n_125;
  wire temp_125_reg_11033_reg_n_126;
  wire temp_125_reg_11033_reg_n_127;
  wire temp_125_reg_11033_reg_n_128;
  wire temp_125_reg_11033_reg_n_129;
  wire temp_125_reg_11033_reg_n_130;
  wire temp_125_reg_11033_reg_n_131;
  wire temp_125_reg_11033_reg_n_132;
  wire temp_125_reg_11033_reg_n_133;
  wire temp_125_reg_11033_reg_n_134;
  wire temp_125_reg_11033_reg_n_135;
  wire temp_125_reg_11033_reg_n_136;
  wire temp_125_reg_11033_reg_n_137;
  wire temp_125_reg_11033_reg_n_138;
  wire temp_125_reg_11033_reg_n_139;
  wire temp_125_reg_11033_reg_n_140;
  wire temp_125_reg_11033_reg_n_141;
  wire temp_125_reg_11033_reg_n_142;
  wire temp_125_reg_11033_reg_n_143;
  wire temp_125_reg_11033_reg_n_144;
  wire temp_125_reg_11033_reg_n_145;
  wire temp_125_reg_11033_reg_n_146;
  wire temp_125_reg_11033_reg_n_147;
  wire temp_125_reg_11033_reg_n_148;
  wire temp_125_reg_11033_reg_n_149;
  wire temp_125_reg_11033_reg_n_150;
  wire temp_125_reg_11033_reg_n_151;
  wire temp_125_reg_11033_reg_n_152;
  wire temp_125_reg_11033_reg_n_153;
  wire temp_125_reg_11033_reg_n_154;
  wire temp_125_reg_11033_reg_n_155;
  wire temp_125_reg_11033_reg_n_156;
  wire temp_128_reg_10398_reg_n_101;
  wire temp_128_reg_10398_reg_n_102;
  wire temp_128_reg_10398_reg_n_103;
  wire temp_128_reg_10398_reg_n_104;
  wire temp_128_reg_10398_reg_n_105;
  wire temp_128_reg_10398_reg_n_106;
  wire temp_128_reg_10398_reg_n_107;
  wire temp_128_reg_10398_reg_n_108;
  wire temp_128_reg_10398_reg_n_109;
  wire temp_128_reg_10398_reg_n_110;
  wire temp_128_reg_10398_reg_n_111;
  wire temp_128_reg_10398_reg_n_112;
  wire temp_128_reg_10398_reg_n_113;
  wire temp_128_reg_10398_reg_n_114;
  wire temp_128_reg_10398_reg_n_115;
  wire temp_128_reg_10398_reg_n_116;
  wire temp_128_reg_10398_reg_n_117;
  wire temp_128_reg_10398_reg_n_118;
  wire temp_128_reg_10398_reg_n_119;
  wire temp_128_reg_10398_reg_n_120;
  wire temp_128_reg_10398_reg_n_121;
  wire temp_128_reg_10398_reg_n_122;
  wire temp_128_reg_10398_reg_n_123;
  wire temp_128_reg_10398_reg_n_124;
  wire temp_128_reg_10398_reg_n_125;
  wire temp_128_reg_10398_reg_n_126;
  wire temp_128_reg_10398_reg_n_127;
  wire temp_128_reg_10398_reg_n_128;
  wire temp_128_reg_10398_reg_n_129;
  wire temp_128_reg_10398_reg_n_130;
  wire temp_128_reg_10398_reg_n_131;
  wire temp_128_reg_10398_reg_n_132;
  wire temp_128_reg_10398_reg_n_133;
  wire temp_128_reg_10398_reg_n_134;
  wire temp_128_reg_10398_reg_n_135;
  wire temp_128_reg_10398_reg_n_136;
  wire temp_128_reg_10398_reg_n_137;
  wire temp_128_reg_10398_reg_n_138;
  wire temp_128_reg_10398_reg_n_139;
  wire temp_128_reg_10398_reg_n_140;
  wire temp_128_reg_10398_reg_n_141;
  wire temp_128_reg_10398_reg_n_142;
  wire temp_128_reg_10398_reg_n_143;
  wire temp_128_reg_10398_reg_n_144;
  wire temp_128_reg_10398_reg_n_145;
  wire temp_128_reg_10398_reg_n_146;
  wire temp_128_reg_10398_reg_n_147;
  wire temp_128_reg_10398_reg_n_148;
  wire temp_128_reg_10398_reg_n_149;
  wire temp_128_reg_10398_reg_n_150;
  wire temp_128_reg_10398_reg_n_151;
  wire temp_128_reg_10398_reg_n_152;
  wire temp_128_reg_10398_reg_n_153;
  wire temp_128_reg_10398_reg_n_154;
  wire temp_128_reg_10398_reg_n_155;
  wire temp_128_reg_10398_reg_n_156;
  wire temp_130_reg_11048_reg_n_101;
  wire temp_130_reg_11048_reg_n_102;
  wire temp_130_reg_11048_reg_n_103;
  wire temp_130_reg_11048_reg_n_104;
  wire temp_130_reg_11048_reg_n_105;
  wire temp_130_reg_11048_reg_n_106;
  wire temp_130_reg_11048_reg_n_107;
  wire temp_130_reg_11048_reg_n_108;
  wire temp_130_reg_11048_reg_n_109;
  wire temp_130_reg_11048_reg_n_110;
  wire temp_130_reg_11048_reg_n_111;
  wire temp_130_reg_11048_reg_n_112;
  wire temp_130_reg_11048_reg_n_113;
  wire temp_130_reg_11048_reg_n_114;
  wire temp_130_reg_11048_reg_n_115;
  wire temp_130_reg_11048_reg_n_116;
  wire temp_130_reg_11048_reg_n_117;
  wire temp_130_reg_11048_reg_n_118;
  wire temp_130_reg_11048_reg_n_119;
  wire temp_130_reg_11048_reg_n_120;
  wire temp_130_reg_11048_reg_n_121;
  wire temp_130_reg_11048_reg_n_122;
  wire temp_130_reg_11048_reg_n_123;
  wire temp_130_reg_11048_reg_n_124;
  wire temp_130_reg_11048_reg_n_125;
  wire temp_130_reg_11048_reg_n_126;
  wire temp_130_reg_11048_reg_n_127;
  wire temp_130_reg_11048_reg_n_128;
  wire temp_130_reg_11048_reg_n_129;
  wire temp_130_reg_11048_reg_n_130;
  wire temp_130_reg_11048_reg_n_131;
  wire temp_130_reg_11048_reg_n_132;
  wire temp_130_reg_11048_reg_n_133;
  wire temp_130_reg_11048_reg_n_134;
  wire temp_130_reg_11048_reg_n_135;
  wire temp_130_reg_11048_reg_n_136;
  wire temp_130_reg_11048_reg_n_137;
  wire temp_130_reg_11048_reg_n_138;
  wire temp_130_reg_11048_reg_n_139;
  wire temp_130_reg_11048_reg_n_140;
  wire temp_130_reg_11048_reg_n_141;
  wire temp_130_reg_11048_reg_n_142;
  wire temp_130_reg_11048_reg_n_143;
  wire temp_130_reg_11048_reg_n_144;
  wire temp_130_reg_11048_reg_n_145;
  wire temp_130_reg_11048_reg_n_146;
  wire temp_130_reg_11048_reg_n_147;
  wire temp_130_reg_11048_reg_n_148;
  wire temp_130_reg_11048_reg_n_149;
  wire temp_130_reg_11048_reg_n_150;
  wire temp_130_reg_11048_reg_n_151;
  wire temp_130_reg_11048_reg_n_152;
  wire temp_130_reg_11048_reg_n_153;
  wire temp_130_reg_11048_reg_n_154;
  wire temp_130_reg_11048_reg_n_155;
  wire temp_130_reg_11048_reg_n_156;
  wire temp_133_reg_11063_reg_n_101;
  wire temp_133_reg_11063_reg_n_102;
  wire temp_133_reg_11063_reg_n_103;
  wire temp_133_reg_11063_reg_n_104;
  wire temp_133_reg_11063_reg_n_105;
  wire temp_133_reg_11063_reg_n_106;
  wire temp_133_reg_11063_reg_n_107;
  wire temp_133_reg_11063_reg_n_108;
  wire temp_133_reg_11063_reg_n_109;
  wire temp_133_reg_11063_reg_n_110;
  wire temp_133_reg_11063_reg_n_111;
  wire temp_133_reg_11063_reg_n_112;
  wire temp_133_reg_11063_reg_n_113;
  wire temp_133_reg_11063_reg_n_114;
  wire temp_133_reg_11063_reg_n_115;
  wire temp_133_reg_11063_reg_n_116;
  wire temp_133_reg_11063_reg_n_117;
  wire temp_133_reg_11063_reg_n_118;
  wire temp_133_reg_11063_reg_n_119;
  wire temp_133_reg_11063_reg_n_120;
  wire temp_133_reg_11063_reg_n_121;
  wire temp_133_reg_11063_reg_n_122;
  wire temp_133_reg_11063_reg_n_123;
  wire temp_133_reg_11063_reg_n_124;
  wire temp_133_reg_11063_reg_n_125;
  wire temp_133_reg_11063_reg_n_126;
  wire temp_133_reg_11063_reg_n_127;
  wire temp_133_reg_11063_reg_n_128;
  wire temp_133_reg_11063_reg_n_129;
  wire temp_133_reg_11063_reg_n_130;
  wire temp_133_reg_11063_reg_n_131;
  wire temp_133_reg_11063_reg_n_132;
  wire temp_133_reg_11063_reg_n_133;
  wire temp_133_reg_11063_reg_n_134;
  wire temp_133_reg_11063_reg_n_135;
  wire temp_133_reg_11063_reg_n_136;
  wire temp_133_reg_11063_reg_n_137;
  wire temp_133_reg_11063_reg_n_138;
  wire temp_133_reg_11063_reg_n_139;
  wire temp_133_reg_11063_reg_n_140;
  wire temp_133_reg_11063_reg_n_141;
  wire temp_133_reg_11063_reg_n_142;
  wire temp_133_reg_11063_reg_n_143;
  wire temp_133_reg_11063_reg_n_144;
  wire temp_133_reg_11063_reg_n_145;
  wire temp_133_reg_11063_reg_n_146;
  wire temp_133_reg_11063_reg_n_147;
  wire temp_133_reg_11063_reg_n_148;
  wire temp_133_reg_11063_reg_n_149;
  wire temp_133_reg_11063_reg_n_150;
  wire temp_133_reg_11063_reg_n_151;
  wire temp_133_reg_11063_reg_n_152;
  wire temp_133_reg_11063_reg_n_153;
  wire temp_133_reg_11063_reg_n_154;
  wire temp_133_reg_11063_reg_n_155;
  wire temp_133_reg_11063_reg_n_156;
  wire temp_135_reg_11073_reg_n_101;
  wire temp_135_reg_11073_reg_n_102;
  wire temp_135_reg_11073_reg_n_103;
  wire temp_135_reg_11073_reg_n_104;
  wire temp_135_reg_11073_reg_n_105;
  wire temp_135_reg_11073_reg_n_106;
  wire temp_135_reg_11073_reg_n_107;
  wire temp_135_reg_11073_reg_n_108;
  wire temp_135_reg_11073_reg_n_109;
  wire temp_135_reg_11073_reg_n_110;
  wire temp_135_reg_11073_reg_n_111;
  wire temp_135_reg_11073_reg_n_112;
  wire temp_135_reg_11073_reg_n_113;
  wire temp_135_reg_11073_reg_n_114;
  wire temp_135_reg_11073_reg_n_115;
  wire temp_135_reg_11073_reg_n_116;
  wire temp_135_reg_11073_reg_n_117;
  wire temp_135_reg_11073_reg_n_118;
  wire temp_135_reg_11073_reg_n_119;
  wire temp_135_reg_11073_reg_n_120;
  wire temp_135_reg_11073_reg_n_121;
  wire temp_135_reg_11073_reg_n_122;
  wire temp_135_reg_11073_reg_n_123;
  wire temp_135_reg_11073_reg_n_124;
  wire temp_135_reg_11073_reg_n_125;
  wire temp_135_reg_11073_reg_n_126;
  wire temp_135_reg_11073_reg_n_127;
  wire temp_135_reg_11073_reg_n_128;
  wire temp_135_reg_11073_reg_n_129;
  wire temp_135_reg_11073_reg_n_130;
  wire temp_135_reg_11073_reg_n_131;
  wire temp_135_reg_11073_reg_n_132;
  wire temp_135_reg_11073_reg_n_133;
  wire temp_135_reg_11073_reg_n_134;
  wire temp_135_reg_11073_reg_n_135;
  wire temp_135_reg_11073_reg_n_136;
  wire temp_135_reg_11073_reg_n_137;
  wire temp_135_reg_11073_reg_n_138;
  wire temp_135_reg_11073_reg_n_139;
  wire temp_135_reg_11073_reg_n_140;
  wire temp_135_reg_11073_reg_n_141;
  wire temp_135_reg_11073_reg_n_142;
  wire temp_135_reg_11073_reg_n_143;
  wire temp_135_reg_11073_reg_n_144;
  wire temp_135_reg_11073_reg_n_145;
  wire temp_135_reg_11073_reg_n_146;
  wire temp_135_reg_11073_reg_n_147;
  wire temp_135_reg_11073_reg_n_148;
  wire temp_135_reg_11073_reg_n_149;
  wire temp_135_reg_11073_reg_n_150;
  wire temp_135_reg_11073_reg_n_151;
  wire temp_135_reg_11073_reg_n_152;
  wire temp_135_reg_11073_reg_n_153;
  wire temp_135_reg_11073_reg_n_154;
  wire temp_135_reg_11073_reg_n_155;
  wire temp_135_reg_11073_reg_n_156;
  wire temp_138_reg_11088_reg_n_101;
  wire temp_138_reg_11088_reg_n_102;
  wire temp_138_reg_11088_reg_n_103;
  wire temp_138_reg_11088_reg_n_104;
  wire temp_138_reg_11088_reg_n_105;
  wire temp_138_reg_11088_reg_n_106;
  wire temp_138_reg_11088_reg_n_107;
  wire temp_138_reg_11088_reg_n_108;
  wire temp_138_reg_11088_reg_n_109;
  wire temp_138_reg_11088_reg_n_110;
  wire temp_138_reg_11088_reg_n_111;
  wire temp_138_reg_11088_reg_n_112;
  wire temp_138_reg_11088_reg_n_113;
  wire temp_138_reg_11088_reg_n_114;
  wire temp_138_reg_11088_reg_n_115;
  wire temp_138_reg_11088_reg_n_116;
  wire temp_138_reg_11088_reg_n_117;
  wire temp_138_reg_11088_reg_n_118;
  wire temp_138_reg_11088_reg_n_119;
  wire temp_138_reg_11088_reg_n_120;
  wire temp_138_reg_11088_reg_n_121;
  wire temp_138_reg_11088_reg_n_122;
  wire temp_138_reg_11088_reg_n_123;
  wire temp_138_reg_11088_reg_n_124;
  wire temp_138_reg_11088_reg_n_125;
  wire temp_138_reg_11088_reg_n_126;
  wire temp_138_reg_11088_reg_n_127;
  wire temp_138_reg_11088_reg_n_128;
  wire temp_138_reg_11088_reg_n_129;
  wire temp_138_reg_11088_reg_n_130;
  wire temp_138_reg_11088_reg_n_131;
  wire temp_138_reg_11088_reg_n_132;
  wire temp_138_reg_11088_reg_n_133;
  wire temp_138_reg_11088_reg_n_134;
  wire temp_138_reg_11088_reg_n_135;
  wire temp_138_reg_11088_reg_n_136;
  wire temp_138_reg_11088_reg_n_137;
  wire temp_138_reg_11088_reg_n_138;
  wire temp_138_reg_11088_reg_n_139;
  wire temp_138_reg_11088_reg_n_140;
  wire temp_138_reg_11088_reg_n_141;
  wire temp_138_reg_11088_reg_n_142;
  wire temp_138_reg_11088_reg_n_143;
  wire temp_138_reg_11088_reg_n_144;
  wire temp_138_reg_11088_reg_n_145;
  wire temp_138_reg_11088_reg_n_146;
  wire temp_138_reg_11088_reg_n_147;
  wire temp_138_reg_11088_reg_n_148;
  wire temp_138_reg_11088_reg_n_149;
  wire temp_138_reg_11088_reg_n_150;
  wire temp_138_reg_11088_reg_n_151;
  wire temp_138_reg_11088_reg_n_152;
  wire temp_138_reg_11088_reg_n_153;
  wire temp_138_reg_11088_reg_n_154;
  wire temp_138_reg_11088_reg_n_155;
  wire temp_138_reg_11088_reg_n_156;
  wire temp_13_reg_10163_reg_n_101;
  wire temp_13_reg_10163_reg_n_102;
  wire temp_13_reg_10163_reg_n_103;
  wire temp_13_reg_10163_reg_n_104;
  wire temp_13_reg_10163_reg_n_105;
  wire temp_13_reg_10163_reg_n_106;
  wire temp_13_reg_10163_reg_n_107;
  wire temp_13_reg_10163_reg_n_108;
  wire temp_13_reg_10163_reg_n_109;
  wire temp_13_reg_10163_reg_n_110;
  wire temp_13_reg_10163_reg_n_111;
  wire temp_13_reg_10163_reg_n_112;
  wire temp_13_reg_10163_reg_n_113;
  wire temp_13_reg_10163_reg_n_114;
  wire temp_13_reg_10163_reg_n_115;
  wire temp_13_reg_10163_reg_n_116;
  wire temp_13_reg_10163_reg_n_117;
  wire temp_13_reg_10163_reg_n_118;
  wire temp_13_reg_10163_reg_n_119;
  wire temp_13_reg_10163_reg_n_120;
  wire temp_13_reg_10163_reg_n_121;
  wire temp_13_reg_10163_reg_n_122;
  wire temp_13_reg_10163_reg_n_123;
  wire temp_13_reg_10163_reg_n_124;
  wire temp_13_reg_10163_reg_n_125;
  wire temp_13_reg_10163_reg_n_126;
  wire temp_13_reg_10163_reg_n_127;
  wire temp_13_reg_10163_reg_n_128;
  wire temp_13_reg_10163_reg_n_129;
  wire temp_13_reg_10163_reg_n_130;
  wire temp_13_reg_10163_reg_n_131;
  wire temp_13_reg_10163_reg_n_132;
  wire temp_13_reg_10163_reg_n_133;
  wire temp_13_reg_10163_reg_n_134;
  wire temp_13_reg_10163_reg_n_135;
  wire temp_13_reg_10163_reg_n_136;
  wire temp_13_reg_10163_reg_n_137;
  wire temp_13_reg_10163_reg_n_138;
  wire temp_13_reg_10163_reg_n_139;
  wire temp_13_reg_10163_reg_n_140;
  wire temp_13_reg_10163_reg_n_141;
  wire temp_13_reg_10163_reg_n_142;
  wire temp_13_reg_10163_reg_n_143;
  wire temp_13_reg_10163_reg_n_144;
  wire temp_13_reg_10163_reg_n_145;
  wire temp_13_reg_10163_reg_n_146;
  wire temp_13_reg_10163_reg_n_147;
  wire temp_13_reg_10163_reg_n_148;
  wire temp_13_reg_10163_reg_n_149;
  wire temp_13_reg_10163_reg_n_150;
  wire temp_13_reg_10163_reg_n_151;
  wire temp_13_reg_10163_reg_n_152;
  wire temp_13_reg_10163_reg_n_153;
  wire temp_13_reg_10163_reg_n_154;
  wire temp_13_reg_10163_reg_n_155;
  wire temp_13_reg_10163_reg_n_156;
  wire temp_140_reg_11098_reg_n_101;
  wire temp_140_reg_11098_reg_n_102;
  wire temp_140_reg_11098_reg_n_103;
  wire temp_140_reg_11098_reg_n_104;
  wire temp_140_reg_11098_reg_n_105;
  wire temp_140_reg_11098_reg_n_106;
  wire temp_140_reg_11098_reg_n_107;
  wire temp_140_reg_11098_reg_n_108;
  wire temp_140_reg_11098_reg_n_109;
  wire temp_140_reg_11098_reg_n_110;
  wire temp_140_reg_11098_reg_n_111;
  wire temp_140_reg_11098_reg_n_112;
  wire temp_140_reg_11098_reg_n_113;
  wire temp_140_reg_11098_reg_n_114;
  wire temp_140_reg_11098_reg_n_115;
  wire temp_140_reg_11098_reg_n_116;
  wire temp_140_reg_11098_reg_n_117;
  wire temp_140_reg_11098_reg_n_118;
  wire temp_140_reg_11098_reg_n_119;
  wire temp_140_reg_11098_reg_n_120;
  wire temp_140_reg_11098_reg_n_121;
  wire temp_140_reg_11098_reg_n_122;
  wire temp_140_reg_11098_reg_n_123;
  wire temp_140_reg_11098_reg_n_124;
  wire temp_140_reg_11098_reg_n_125;
  wire temp_140_reg_11098_reg_n_126;
  wire temp_140_reg_11098_reg_n_127;
  wire temp_140_reg_11098_reg_n_128;
  wire temp_140_reg_11098_reg_n_129;
  wire temp_140_reg_11098_reg_n_130;
  wire temp_140_reg_11098_reg_n_131;
  wire temp_140_reg_11098_reg_n_132;
  wire temp_140_reg_11098_reg_n_133;
  wire temp_140_reg_11098_reg_n_134;
  wire temp_140_reg_11098_reg_n_135;
  wire temp_140_reg_11098_reg_n_136;
  wire temp_140_reg_11098_reg_n_137;
  wire temp_140_reg_11098_reg_n_138;
  wire temp_140_reg_11098_reg_n_139;
  wire temp_140_reg_11098_reg_n_140;
  wire temp_140_reg_11098_reg_n_141;
  wire temp_140_reg_11098_reg_n_142;
  wire temp_140_reg_11098_reg_n_143;
  wire temp_140_reg_11098_reg_n_144;
  wire temp_140_reg_11098_reg_n_145;
  wire temp_140_reg_11098_reg_n_146;
  wire temp_140_reg_11098_reg_n_147;
  wire temp_140_reg_11098_reg_n_148;
  wire temp_140_reg_11098_reg_n_149;
  wire temp_140_reg_11098_reg_n_150;
  wire temp_140_reg_11098_reg_n_151;
  wire temp_140_reg_11098_reg_n_152;
  wire temp_140_reg_11098_reg_n_153;
  wire temp_140_reg_11098_reg_n_154;
  wire temp_140_reg_11098_reg_n_155;
  wire temp_140_reg_11098_reg_n_156;
  wire temp_143_reg_11113_reg_n_101;
  wire temp_143_reg_11113_reg_n_102;
  wire temp_143_reg_11113_reg_n_103;
  wire temp_143_reg_11113_reg_n_104;
  wire temp_143_reg_11113_reg_n_105;
  wire temp_143_reg_11113_reg_n_106;
  wire temp_143_reg_11113_reg_n_107;
  wire temp_143_reg_11113_reg_n_108;
  wire temp_143_reg_11113_reg_n_109;
  wire temp_143_reg_11113_reg_n_110;
  wire temp_143_reg_11113_reg_n_111;
  wire temp_143_reg_11113_reg_n_112;
  wire temp_143_reg_11113_reg_n_113;
  wire temp_143_reg_11113_reg_n_114;
  wire temp_143_reg_11113_reg_n_115;
  wire temp_143_reg_11113_reg_n_116;
  wire temp_143_reg_11113_reg_n_117;
  wire temp_143_reg_11113_reg_n_118;
  wire temp_143_reg_11113_reg_n_119;
  wire temp_143_reg_11113_reg_n_120;
  wire temp_143_reg_11113_reg_n_121;
  wire temp_143_reg_11113_reg_n_122;
  wire temp_143_reg_11113_reg_n_123;
  wire temp_143_reg_11113_reg_n_124;
  wire temp_143_reg_11113_reg_n_125;
  wire temp_143_reg_11113_reg_n_126;
  wire temp_143_reg_11113_reg_n_127;
  wire temp_143_reg_11113_reg_n_128;
  wire temp_143_reg_11113_reg_n_129;
  wire temp_143_reg_11113_reg_n_130;
  wire temp_143_reg_11113_reg_n_131;
  wire temp_143_reg_11113_reg_n_132;
  wire temp_143_reg_11113_reg_n_133;
  wire temp_143_reg_11113_reg_n_134;
  wire temp_143_reg_11113_reg_n_135;
  wire temp_143_reg_11113_reg_n_136;
  wire temp_143_reg_11113_reg_n_137;
  wire temp_143_reg_11113_reg_n_138;
  wire temp_143_reg_11113_reg_n_139;
  wire temp_143_reg_11113_reg_n_140;
  wire temp_143_reg_11113_reg_n_141;
  wire temp_143_reg_11113_reg_n_142;
  wire temp_143_reg_11113_reg_n_143;
  wire temp_143_reg_11113_reg_n_144;
  wire temp_143_reg_11113_reg_n_145;
  wire temp_143_reg_11113_reg_n_146;
  wire temp_143_reg_11113_reg_n_147;
  wire temp_143_reg_11113_reg_n_148;
  wire temp_143_reg_11113_reg_n_149;
  wire temp_143_reg_11113_reg_n_150;
  wire temp_143_reg_11113_reg_n_151;
  wire temp_143_reg_11113_reg_n_152;
  wire temp_143_reg_11113_reg_n_153;
  wire temp_143_reg_11113_reg_n_154;
  wire temp_143_reg_11113_reg_n_155;
  wire temp_143_reg_11113_reg_n_156;
  wire temp_145_reg_11123_reg_n_101;
  wire temp_145_reg_11123_reg_n_102;
  wire temp_145_reg_11123_reg_n_103;
  wire temp_145_reg_11123_reg_n_104;
  wire temp_145_reg_11123_reg_n_105;
  wire temp_145_reg_11123_reg_n_106;
  wire temp_145_reg_11123_reg_n_107;
  wire temp_145_reg_11123_reg_n_108;
  wire temp_145_reg_11123_reg_n_109;
  wire temp_145_reg_11123_reg_n_110;
  wire temp_145_reg_11123_reg_n_111;
  wire temp_145_reg_11123_reg_n_112;
  wire temp_145_reg_11123_reg_n_113;
  wire temp_145_reg_11123_reg_n_114;
  wire temp_145_reg_11123_reg_n_115;
  wire temp_145_reg_11123_reg_n_116;
  wire temp_145_reg_11123_reg_n_117;
  wire temp_145_reg_11123_reg_n_118;
  wire temp_145_reg_11123_reg_n_119;
  wire temp_145_reg_11123_reg_n_120;
  wire temp_145_reg_11123_reg_n_121;
  wire temp_145_reg_11123_reg_n_122;
  wire temp_145_reg_11123_reg_n_123;
  wire temp_145_reg_11123_reg_n_124;
  wire temp_145_reg_11123_reg_n_125;
  wire temp_145_reg_11123_reg_n_126;
  wire temp_145_reg_11123_reg_n_127;
  wire temp_145_reg_11123_reg_n_128;
  wire temp_145_reg_11123_reg_n_129;
  wire temp_145_reg_11123_reg_n_130;
  wire temp_145_reg_11123_reg_n_131;
  wire temp_145_reg_11123_reg_n_132;
  wire temp_145_reg_11123_reg_n_133;
  wire temp_145_reg_11123_reg_n_134;
  wire temp_145_reg_11123_reg_n_135;
  wire temp_145_reg_11123_reg_n_136;
  wire temp_145_reg_11123_reg_n_137;
  wire temp_145_reg_11123_reg_n_138;
  wire temp_145_reg_11123_reg_n_139;
  wire temp_145_reg_11123_reg_n_140;
  wire temp_145_reg_11123_reg_n_141;
  wire temp_145_reg_11123_reg_n_142;
  wire temp_145_reg_11123_reg_n_143;
  wire temp_145_reg_11123_reg_n_144;
  wire temp_145_reg_11123_reg_n_145;
  wire temp_145_reg_11123_reg_n_146;
  wire temp_145_reg_11123_reg_n_147;
  wire temp_145_reg_11123_reg_n_148;
  wire temp_145_reg_11123_reg_n_149;
  wire temp_145_reg_11123_reg_n_150;
  wire temp_145_reg_11123_reg_n_151;
  wire temp_145_reg_11123_reg_n_152;
  wire temp_145_reg_11123_reg_n_153;
  wire temp_145_reg_11123_reg_n_154;
  wire temp_145_reg_11123_reg_n_155;
  wire temp_145_reg_11123_reg_n_156;
  wire temp_148_reg_11138_reg_n_101;
  wire temp_148_reg_11138_reg_n_102;
  wire temp_148_reg_11138_reg_n_103;
  wire temp_148_reg_11138_reg_n_104;
  wire temp_148_reg_11138_reg_n_105;
  wire temp_148_reg_11138_reg_n_106;
  wire temp_148_reg_11138_reg_n_107;
  wire temp_148_reg_11138_reg_n_108;
  wire temp_148_reg_11138_reg_n_109;
  wire temp_148_reg_11138_reg_n_110;
  wire temp_148_reg_11138_reg_n_111;
  wire temp_148_reg_11138_reg_n_112;
  wire temp_148_reg_11138_reg_n_113;
  wire temp_148_reg_11138_reg_n_114;
  wire temp_148_reg_11138_reg_n_115;
  wire temp_148_reg_11138_reg_n_116;
  wire temp_148_reg_11138_reg_n_117;
  wire temp_148_reg_11138_reg_n_118;
  wire temp_148_reg_11138_reg_n_119;
  wire temp_148_reg_11138_reg_n_120;
  wire temp_148_reg_11138_reg_n_121;
  wire temp_148_reg_11138_reg_n_122;
  wire temp_148_reg_11138_reg_n_123;
  wire temp_148_reg_11138_reg_n_124;
  wire temp_148_reg_11138_reg_n_125;
  wire temp_148_reg_11138_reg_n_126;
  wire temp_148_reg_11138_reg_n_127;
  wire temp_148_reg_11138_reg_n_128;
  wire temp_148_reg_11138_reg_n_129;
  wire temp_148_reg_11138_reg_n_130;
  wire temp_148_reg_11138_reg_n_131;
  wire temp_148_reg_11138_reg_n_132;
  wire temp_148_reg_11138_reg_n_133;
  wire temp_148_reg_11138_reg_n_134;
  wire temp_148_reg_11138_reg_n_135;
  wire temp_148_reg_11138_reg_n_136;
  wire temp_148_reg_11138_reg_n_137;
  wire temp_148_reg_11138_reg_n_138;
  wire temp_148_reg_11138_reg_n_139;
  wire temp_148_reg_11138_reg_n_140;
  wire temp_148_reg_11138_reg_n_141;
  wire temp_148_reg_11138_reg_n_142;
  wire temp_148_reg_11138_reg_n_143;
  wire temp_148_reg_11138_reg_n_144;
  wire temp_148_reg_11138_reg_n_145;
  wire temp_148_reg_11138_reg_n_146;
  wire temp_148_reg_11138_reg_n_147;
  wire temp_148_reg_11138_reg_n_148;
  wire temp_148_reg_11138_reg_n_149;
  wire temp_148_reg_11138_reg_n_150;
  wire temp_148_reg_11138_reg_n_151;
  wire temp_148_reg_11138_reg_n_152;
  wire temp_148_reg_11138_reg_n_153;
  wire temp_148_reg_11138_reg_n_154;
  wire temp_148_reg_11138_reg_n_155;
  wire temp_148_reg_11138_reg_n_156;
  wire temp_150_reg_11148_reg_n_101;
  wire temp_150_reg_11148_reg_n_102;
  wire temp_150_reg_11148_reg_n_103;
  wire temp_150_reg_11148_reg_n_104;
  wire temp_150_reg_11148_reg_n_105;
  wire temp_150_reg_11148_reg_n_106;
  wire temp_150_reg_11148_reg_n_107;
  wire temp_150_reg_11148_reg_n_108;
  wire temp_150_reg_11148_reg_n_109;
  wire temp_150_reg_11148_reg_n_110;
  wire temp_150_reg_11148_reg_n_111;
  wire temp_150_reg_11148_reg_n_112;
  wire temp_150_reg_11148_reg_n_113;
  wire temp_150_reg_11148_reg_n_114;
  wire temp_150_reg_11148_reg_n_115;
  wire temp_150_reg_11148_reg_n_116;
  wire temp_150_reg_11148_reg_n_117;
  wire temp_150_reg_11148_reg_n_118;
  wire temp_150_reg_11148_reg_n_119;
  wire temp_150_reg_11148_reg_n_120;
  wire temp_150_reg_11148_reg_n_121;
  wire temp_150_reg_11148_reg_n_122;
  wire temp_150_reg_11148_reg_n_123;
  wire temp_150_reg_11148_reg_n_124;
  wire temp_150_reg_11148_reg_n_125;
  wire temp_150_reg_11148_reg_n_126;
  wire temp_150_reg_11148_reg_n_127;
  wire temp_150_reg_11148_reg_n_128;
  wire temp_150_reg_11148_reg_n_129;
  wire temp_150_reg_11148_reg_n_130;
  wire temp_150_reg_11148_reg_n_131;
  wire temp_150_reg_11148_reg_n_132;
  wire temp_150_reg_11148_reg_n_133;
  wire temp_150_reg_11148_reg_n_134;
  wire temp_150_reg_11148_reg_n_135;
  wire temp_150_reg_11148_reg_n_136;
  wire temp_150_reg_11148_reg_n_137;
  wire temp_150_reg_11148_reg_n_138;
  wire temp_150_reg_11148_reg_n_139;
  wire temp_150_reg_11148_reg_n_140;
  wire temp_150_reg_11148_reg_n_141;
  wire temp_150_reg_11148_reg_n_142;
  wire temp_150_reg_11148_reg_n_143;
  wire temp_150_reg_11148_reg_n_144;
  wire temp_150_reg_11148_reg_n_145;
  wire temp_150_reg_11148_reg_n_146;
  wire temp_150_reg_11148_reg_n_147;
  wire temp_150_reg_11148_reg_n_148;
  wire temp_150_reg_11148_reg_n_149;
  wire temp_150_reg_11148_reg_n_150;
  wire temp_150_reg_11148_reg_n_151;
  wire temp_150_reg_11148_reg_n_152;
  wire temp_150_reg_11148_reg_n_153;
  wire temp_150_reg_11148_reg_n_154;
  wire temp_150_reg_11148_reg_n_155;
  wire temp_150_reg_11148_reg_n_156;
  wire temp_153_reg_11163_reg_n_101;
  wire temp_153_reg_11163_reg_n_102;
  wire temp_153_reg_11163_reg_n_103;
  wire temp_153_reg_11163_reg_n_104;
  wire temp_153_reg_11163_reg_n_105;
  wire temp_153_reg_11163_reg_n_106;
  wire temp_153_reg_11163_reg_n_107;
  wire temp_153_reg_11163_reg_n_108;
  wire temp_153_reg_11163_reg_n_109;
  wire temp_153_reg_11163_reg_n_110;
  wire temp_153_reg_11163_reg_n_111;
  wire temp_153_reg_11163_reg_n_112;
  wire temp_153_reg_11163_reg_n_113;
  wire temp_153_reg_11163_reg_n_114;
  wire temp_153_reg_11163_reg_n_115;
  wire temp_153_reg_11163_reg_n_116;
  wire temp_153_reg_11163_reg_n_117;
  wire temp_153_reg_11163_reg_n_118;
  wire temp_153_reg_11163_reg_n_119;
  wire temp_153_reg_11163_reg_n_120;
  wire temp_153_reg_11163_reg_n_121;
  wire temp_153_reg_11163_reg_n_122;
  wire temp_153_reg_11163_reg_n_123;
  wire temp_153_reg_11163_reg_n_124;
  wire temp_153_reg_11163_reg_n_125;
  wire temp_153_reg_11163_reg_n_126;
  wire temp_153_reg_11163_reg_n_127;
  wire temp_153_reg_11163_reg_n_128;
  wire temp_153_reg_11163_reg_n_129;
  wire temp_153_reg_11163_reg_n_130;
  wire temp_153_reg_11163_reg_n_131;
  wire temp_153_reg_11163_reg_n_132;
  wire temp_153_reg_11163_reg_n_133;
  wire temp_153_reg_11163_reg_n_134;
  wire temp_153_reg_11163_reg_n_135;
  wire temp_153_reg_11163_reg_n_136;
  wire temp_153_reg_11163_reg_n_137;
  wire temp_153_reg_11163_reg_n_138;
  wire temp_153_reg_11163_reg_n_139;
  wire temp_153_reg_11163_reg_n_140;
  wire temp_153_reg_11163_reg_n_141;
  wire temp_153_reg_11163_reg_n_142;
  wire temp_153_reg_11163_reg_n_143;
  wire temp_153_reg_11163_reg_n_144;
  wire temp_153_reg_11163_reg_n_145;
  wire temp_153_reg_11163_reg_n_146;
  wire temp_153_reg_11163_reg_n_147;
  wire temp_153_reg_11163_reg_n_148;
  wire temp_153_reg_11163_reg_n_149;
  wire temp_153_reg_11163_reg_n_150;
  wire temp_153_reg_11163_reg_n_151;
  wire temp_153_reg_11163_reg_n_152;
  wire temp_153_reg_11163_reg_n_153;
  wire temp_153_reg_11163_reg_n_154;
  wire temp_153_reg_11163_reg_n_155;
  wire temp_153_reg_11163_reg_n_156;
  wire temp_155_reg_11173_reg_n_101;
  wire temp_155_reg_11173_reg_n_102;
  wire temp_155_reg_11173_reg_n_103;
  wire temp_155_reg_11173_reg_n_104;
  wire temp_155_reg_11173_reg_n_105;
  wire temp_155_reg_11173_reg_n_106;
  wire temp_155_reg_11173_reg_n_107;
  wire temp_155_reg_11173_reg_n_108;
  wire temp_155_reg_11173_reg_n_109;
  wire temp_155_reg_11173_reg_n_110;
  wire temp_155_reg_11173_reg_n_111;
  wire temp_155_reg_11173_reg_n_112;
  wire temp_155_reg_11173_reg_n_113;
  wire temp_155_reg_11173_reg_n_114;
  wire temp_155_reg_11173_reg_n_115;
  wire temp_155_reg_11173_reg_n_116;
  wire temp_155_reg_11173_reg_n_117;
  wire temp_155_reg_11173_reg_n_118;
  wire temp_155_reg_11173_reg_n_119;
  wire temp_155_reg_11173_reg_n_120;
  wire temp_155_reg_11173_reg_n_121;
  wire temp_155_reg_11173_reg_n_122;
  wire temp_155_reg_11173_reg_n_123;
  wire temp_155_reg_11173_reg_n_124;
  wire temp_155_reg_11173_reg_n_125;
  wire temp_155_reg_11173_reg_n_126;
  wire temp_155_reg_11173_reg_n_127;
  wire temp_155_reg_11173_reg_n_128;
  wire temp_155_reg_11173_reg_n_129;
  wire temp_155_reg_11173_reg_n_130;
  wire temp_155_reg_11173_reg_n_131;
  wire temp_155_reg_11173_reg_n_132;
  wire temp_155_reg_11173_reg_n_133;
  wire temp_155_reg_11173_reg_n_134;
  wire temp_155_reg_11173_reg_n_135;
  wire temp_155_reg_11173_reg_n_136;
  wire temp_155_reg_11173_reg_n_137;
  wire temp_155_reg_11173_reg_n_138;
  wire temp_155_reg_11173_reg_n_139;
  wire temp_155_reg_11173_reg_n_140;
  wire temp_155_reg_11173_reg_n_141;
  wire temp_155_reg_11173_reg_n_142;
  wire temp_155_reg_11173_reg_n_143;
  wire temp_155_reg_11173_reg_n_144;
  wire temp_155_reg_11173_reg_n_145;
  wire temp_155_reg_11173_reg_n_146;
  wire temp_155_reg_11173_reg_n_147;
  wire temp_155_reg_11173_reg_n_148;
  wire temp_155_reg_11173_reg_n_149;
  wire temp_155_reg_11173_reg_n_150;
  wire temp_155_reg_11173_reg_n_151;
  wire temp_155_reg_11173_reg_n_152;
  wire temp_155_reg_11173_reg_n_153;
  wire temp_155_reg_11173_reg_n_154;
  wire temp_155_reg_11173_reg_n_155;
  wire temp_155_reg_11173_reg_n_156;
  wire temp_158_reg_11188_reg_n_101;
  wire temp_158_reg_11188_reg_n_102;
  wire temp_158_reg_11188_reg_n_103;
  wire temp_158_reg_11188_reg_n_104;
  wire temp_158_reg_11188_reg_n_105;
  wire temp_158_reg_11188_reg_n_106;
  wire temp_158_reg_11188_reg_n_107;
  wire temp_158_reg_11188_reg_n_108;
  wire temp_158_reg_11188_reg_n_109;
  wire temp_158_reg_11188_reg_n_110;
  wire temp_158_reg_11188_reg_n_111;
  wire temp_158_reg_11188_reg_n_112;
  wire temp_158_reg_11188_reg_n_113;
  wire temp_158_reg_11188_reg_n_114;
  wire temp_158_reg_11188_reg_n_115;
  wire temp_158_reg_11188_reg_n_116;
  wire temp_158_reg_11188_reg_n_117;
  wire temp_158_reg_11188_reg_n_118;
  wire temp_158_reg_11188_reg_n_119;
  wire temp_158_reg_11188_reg_n_120;
  wire temp_158_reg_11188_reg_n_121;
  wire temp_158_reg_11188_reg_n_122;
  wire temp_158_reg_11188_reg_n_123;
  wire temp_158_reg_11188_reg_n_124;
  wire temp_158_reg_11188_reg_n_125;
  wire temp_158_reg_11188_reg_n_126;
  wire temp_158_reg_11188_reg_n_127;
  wire temp_158_reg_11188_reg_n_128;
  wire temp_158_reg_11188_reg_n_129;
  wire temp_158_reg_11188_reg_n_130;
  wire temp_158_reg_11188_reg_n_131;
  wire temp_158_reg_11188_reg_n_132;
  wire temp_158_reg_11188_reg_n_133;
  wire temp_158_reg_11188_reg_n_134;
  wire temp_158_reg_11188_reg_n_135;
  wire temp_158_reg_11188_reg_n_136;
  wire temp_158_reg_11188_reg_n_137;
  wire temp_158_reg_11188_reg_n_138;
  wire temp_158_reg_11188_reg_n_139;
  wire temp_158_reg_11188_reg_n_140;
  wire temp_158_reg_11188_reg_n_141;
  wire temp_158_reg_11188_reg_n_142;
  wire temp_158_reg_11188_reg_n_143;
  wire temp_158_reg_11188_reg_n_144;
  wire temp_158_reg_11188_reg_n_145;
  wire temp_158_reg_11188_reg_n_146;
  wire temp_158_reg_11188_reg_n_147;
  wire temp_158_reg_11188_reg_n_148;
  wire temp_158_reg_11188_reg_n_149;
  wire temp_158_reg_11188_reg_n_150;
  wire temp_158_reg_11188_reg_n_151;
  wire temp_158_reg_11188_reg_n_152;
  wire temp_158_reg_11188_reg_n_153;
  wire temp_158_reg_11188_reg_n_154;
  wire temp_158_reg_11188_reg_n_155;
  wire temp_158_reg_11188_reg_n_156;
  wire temp_15_reg_10173_reg_n_101;
  wire temp_15_reg_10173_reg_n_102;
  wire temp_15_reg_10173_reg_n_103;
  wire temp_15_reg_10173_reg_n_104;
  wire temp_15_reg_10173_reg_n_105;
  wire temp_15_reg_10173_reg_n_106;
  wire temp_15_reg_10173_reg_n_107;
  wire temp_15_reg_10173_reg_n_108;
  wire temp_15_reg_10173_reg_n_109;
  wire temp_15_reg_10173_reg_n_110;
  wire temp_15_reg_10173_reg_n_111;
  wire temp_15_reg_10173_reg_n_112;
  wire temp_15_reg_10173_reg_n_113;
  wire temp_15_reg_10173_reg_n_114;
  wire temp_15_reg_10173_reg_n_115;
  wire temp_15_reg_10173_reg_n_116;
  wire temp_15_reg_10173_reg_n_117;
  wire temp_15_reg_10173_reg_n_118;
  wire temp_15_reg_10173_reg_n_119;
  wire temp_15_reg_10173_reg_n_120;
  wire temp_15_reg_10173_reg_n_121;
  wire temp_15_reg_10173_reg_n_122;
  wire temp_15_reg_10173_reg_n_123;
  wire temp_15_reg_10173_reg_n_124;
  wire temp_15_reg_10173_reg_n_125;
  wire temp_15_reg_10173_reg_n_126;
  wire temp_15_reg_10173_reg_n_127;
  wire temp_15_reg_10173_reg_n_128;
  wire temp_15_reg_10173_reg_n_129;
  wire temp_15_reg_10173_reg_n_130;
  wire temp_15_reg_10173_reg_n_131;
  wire temp_15_reg_10173_reg_n_132;
  wire temp_15_reg_10173_reg_n_133;
  wire temp_15_reg_10173_reg_n_134;
  wire temp_15_reg_10173_reg_n_135;
  wire temp_15_reg_10173_reg_n_136;
  wire temp_15_reg_10173_reg_n_137;
  wire temp_15_reg_10173_reg_n_138;
  wire temp_15_reg_10173_reg_n_139;
  wire temp_15_reg_10173_reg_n_140;
  wire temp_15_reg_10173_reg_n_141;
  wire temp_15_reg_10173_reg_n_142;
  wire temp_15_reg_10173_reg_n_143;
  wire temp_15_reg_10173_reg_n_144;
  wire temp_15_reg_10173_reg_n_145;
  wire temp_15_reg_10173_reg_n_146;
  wire temp_15_reg_10173_reg_n_147;
  wire temp_15_reg_10173_reg_n_148;
  wire temp_15_reg_10173_reg_n_149;
  wire temp_15_reg_10173_reg_n_150;
  wire temp_15_reg_10173_reg_n_151;
  wire temp_15_reg_10173_reg_n_152;
  wire temp_15_reg_10173_reg_n_153;
  wire temp_15_reg_10173_reg_n_154;
  wire temp_15_reg_10173_reg_n_155;
  wire temp_15_reg_10173_reg_n_156;
  wire temp_18_reg_10188_reg_n_101;
  wire temp_18_reg_10188_reg_n_102;
  wire temp_18_reg_10188_reg_n_103;
  wire temp_18_reg_10188_reg_n_104;
  wire temp_18_reg_10188_reg_n_105;
  wire temp_18_reg_10188_reg_n_106;
  wire temp_18_reg_10188_reg_n_107;
  wire temp_18_reg_10188_reg_n_108;
  wire temp_18_reg_10188_reg_n_109;
  wire temp_18_reg_10188_reg_n_110;
  wire temp_18_reg_10188_reg_n_111;
  wire temp_18_reg_10188_reg_n_112;
  wire temp_18_reg_10188_reg_n_113;
  wire temp_18_reg_10188_reg_n_114;
  wire temp_18_reg_10188_reg_n_115;
  wire temp_18_reg_10188_reg_n_116;
  wire temp_18_reg_10188_reg_n_117;
  wire temp_18_reg_10188_reg_n_118;
  wire temp_18_reg_10188_reg_n_119;
  wire temp_18_reg_10188_reg_n_120;
  wire temp_18_reg_10188_reg_n_121;
  wire temp_18_reg_10188_reg_n_122;
  wire temp_18_reg_10188_reg_n_123;
  wire temp_18_reg_10188_reg_n_124;
  wire temp_18_reg_10188_reg_n_125;
  wire temp_18_reg_10188_reg_n_126;
  wire temp_18_reg_10188_reg_n_127;
  wire temp_18_reg_10188_reg_n_128;
  wire temp_18_reg_10188_reg_n_129;
  wire temp_18_reg_10188_reg_n_130;
  wire temp_18_reg_10188_reg_n_131;
  wire temp_18_reg_10188_reg_n_132;
  wire temp_18_reg_10188_reg_n_133;
  wire temp_18_reg_10188_reg_n_134;
  wire temp_18_reg_10188_reg_n_135;
  wire temp_18_reg_10188_reg_n_136;
  wire temp_18_reg_10188_reg_n_137;
  wire temp_18_reg_10188_reg_n_138;
  wire temp_18_reg_10188_reg_n_139;
  wire temp_18_reg_10188_reg_n_140;
  wire temp_18_reg_10188_reg_n_141;
  wire temp_18_reg_10188_reg_n_142;
  wire temp_18_reg_10188_reg_n_143;
  wire temp_18_reg_10188_reg_n_144;
  wire temp_18_reg_10188_reg_n_145;
  wire temp_18_reg_10188_reg_n_146;
  wire temp_18_reg_10188_reg_n_147;
  wire temp_18_reg_10188_reg_n_148;
  wire temp_18_reg_10188_reg_n_149;
  wire temp_18_reg_10188_reg_n_150;
  wire temp_18_reg_10188_reg_n_151;
  wire temp_18_reg_10188_reg_n_152;
  wire temp_18_reg_10188_reg_n_153;
  wire temp_18_reg_10188_reg_n_154;
  wire temp_18_reg_10188_reg_n_155;
  wire temp_18_reg_10188_reg_n_156;
  wire temp_1_reg_10098_reg_n_101;
  wire temp_1_reg_10098_reg_n_102;
  wire temp_1_reg_10098_reg_n_103;
  wire temp_1_reg_10098_reg_n_104;
  wire temp_1_reg_10098_reg_n_105;
  wire temp_1_reg_10098_reg_n_106;
  wire temp_1_reg_10098_reg_n_107;
  wire temp_1_reg_10098_reg_n_108;
  wire temp_1_reg_10098_reg_n_109;
  wire temp_1_reg_10098_reg_n_110;
  wire temp_1_reg_10098_reg_n_111;
  wire temp_1_reg_10098_reg_n_112;
  wire temp_1_reg_10098_reg_n_113;
  wire temp_1_reg_10098_reg_n_114;
  wire temp_1_reg_10098_reg_n_115;
  wire temp_1_reg_10098_reg_n_116;
  wire temp_1_reg_10098_reg_n_117;
  wire temp_1_reg_10098_reg_n_118;
  wire temp_1_reg_10098_reg_n_119;
  wire temp_1_reg_10098_reg_n_120;
  wire temp_1_reg_10098_reg_n_121;
  wire temp_1_reg_10098_reg_n_122;
  wire temp_1_reg_10098_reg_n_123;
  wire temp_1_reg_10098_reg_n_124;
  wire temp_1_reg_10098_reg_n_125;
  wire temp_1_reg_10098_reg_n_126;
  wire temp_1_reg_10098_reg_n_127;
  wire temp_1_reg_10098_reg_n_128;
  wire temp_1_reg_10098_reg_n_129;
  wire temp_1_reg_10098_reg_n_130;
  wire temp_1_reg_10098_reg_n_131;
  wire temp_1_reg_10098_reg_n_132;
  wire temp_1_reg_10098_reg_n_133;
  wire temp_1_reg_10098_reg_n_134;
  wire temp_1_reg_10098_reg_n_135;
  wire temp_1_reg_10098_reg_n_136;
  wire temp_1_reg_10098_reg_n_137;
  wire temp_1_reg_10098_reg_n_138;
  wire temp_1_reg_10098_reg_n_139;
  wire temp_1_reg_10098_reg_n_140;
  wire temp_1_reg_10098_reg_n_141;
  wire temp_1_reg_10098_reg_n_142;
  wire temp_1_reg_10098_reg_n_143;
  wire temp_1_reg_10098_reg_n_144;
  wire temp_1_reg_10098_reg_n_145;
  wire temp_1_reg_10098_reg_n_146;
  wire temp_1_reg_10098_reg_n_147;
  wire temp_1_reg_10098_reg_n_148;
  wire temp_1_reg_10098_reg_n_149;
  wire temp_1_reg_10098_reg_n_150;
  wire temp_1_reg_10098_reg_n_151;
  wire temp_1_reg_10098_reg_n_152;
  wire temp_1_reg_10098_reg_n_153;
  wire temp_1_reg_10098_reg_n_154;
  wire temp_1_reg_10098_reg_n_155;
  wire temp_1_reg_10098_reg_n_156;
  wire temp_20_reg_10198_reg_n_101;
  wire temp_20_reg_10198_reg_n_102;
  wire temp_20_reg_10198_reg_n_103;
  wire temp_20_reg_10198_reg_n_104;
  wire temp_20_reg_10198_reg_n_105;
  wire temp_20_reg_10198_reg_n_106;
  wire temp_20_reg_10198_reg_n_107;
  wire temp_20_reg_10198_reg_n_108;
  wire temp_20_reg_10198_reg_n_109;
  wire temp_20_reg_10198_reg_n_110;
  wire temp_20_reg_10198_reg_n_111;
  wire temp_20_reg_10198_reg_n_112;
  wire temp_20_reg_10198_reg_n_113;
  wire temp_20_reg_10198_reg_n_114;
  wire temp_20_reg_10198_reg_n_115;
  wire temp_20_reg_10198_reg_n_116;
  wire temp_20_reg_10198_reg_n_117;
  wire temp_20_reg_10198_reg_n_118;
  wire temp_20_reg_10198_reg_n_119;
  wire temp_20_reg_10198_reg_n_120;
  wire temp_20_reg_10198_reg_n_121;
  wire temp_20_reg_10198_reg_n_122;
  wire temp_20_reg_10198_reg_n_123;
  wire temp_20_reg_10198_reg_n_124;
  wire temp_20_reg_10198_reg_n_125;
  wire temp_20_reg_10198_reg_n_126;
  wire temp_20_reg_10198_reg_n_127;
  wire temp_20_reg_10198_reg_n_128;
  wire temp_20_reg_10198_reg_n_129;
  wire temp_20_reg_10198_reg_n_130;
  wire temp_20_reg_10198_reg_n_131;
  wire temp_20_reg_10198_reg_n_132;
  wire temp_20_reg_10198_reg_n_133;
  wire temp_20_reg_10198_reg_n_134;
  wire temp_20_reg_10198_reg_n_135;
  wire temp_20_reg_10198_reg_n_136;
  wire temp_20_reg_10198_reg_n_137;
  wire temp_20_reg_10198_reg_n_138;
  wire temp_20_reg_10198_reg_n_139;
  wire temp_20_reg_10198_reg_n_140;
  wire temp_20_reg_10198_reg_n_141;
  wire temp_20_reg_10198_reg_n_142;
  wire temp_20_reg_10198_reg_n_143;
  wire temp_20_reg_10198_reg_n_144;
  wire temp_20_reg_10198_reg_n_145;
  wire temp_20_reg_10198_reg_n_146;
  wire temp_20_reg_10198_reg_n_147;
  wire temp_20_reg_10198_reg_n_148;
  wire temp_20_reg_10198_reg_n_149;
  wire temp_20_reg_10198_reg_n_150;
  wire temp_20_reg_10198_reg_n_151;
  wire temp_20_reg_10198_reg_n_152;
  wire temp_20_reg_10198_reg_n_153;
  wire temp_20_reg_10198_reg_n_154;
  wire temp_20_reg_10198_reg_n_155;
  wire temp_20_reg_10198_reg_n_156;
  wire temp_23_reg_10213_reg_n_101;
  wire temp_23_reg_10213_reg_n_102;
  wire temp_23_reg_10213_reg_n_103;
  wire temp_23_reg_10213_reg_n_104;
  wire temp_23_reg_10213_reg_n_105;
  wire temp_23_reg_10213_reg_n_106;
  wire temp_23_reg_10213_reg_n_107;
  wire temp_23_reg_10213_reg_n_108;
  wire temp_23_reg_10213_reg_n_109;
  wire temp_23_reg_10213_reg_n_110;
  wire temp_23_reg_10213_reg_n_111;
  wire temp_23_reg_10213_reg_n_112;
  wire temp_23_reg_10213_reg_n_113;
  wire temp_23_reg_10213_reg_n_114;
  wire temp_23_reg_10213_reg_n_115;
  wire temp_23_reg_10213_reg_n_116;
  wire temp_23_reg_10213_reg_n_117;
  wire temp_23_reg_10213_reg_n_118;
  wire temp_23_reg_10213_reg_n_119;
  wire temp_23_reg_10213_reg_n_120;
  wire temp_23_reg_10213_reg_n_121;
  wire temp_23_reg_10213_reg_n_122;
  wire temp_23_reg_10213_reg_n_123;
  wire temp_23_reg_10213_reg_n_124;
  wire temp_23_reg_10213_reg_n_125;
  wire temp_23_reg_10213_reg_n_126;
  wire temp_23_reg_10213_reg_n_127;
  wire temp_23_reg_10213_reg_n_128;
  wire temp_23_reg_10213_reg_n_129;
  wire temp_23_reg_10213_reg_n_130;
  wire temp_23_reg_10213_reg_n_131;
  wire temp_23_reg_10213_reg_n_132;
  wire temp_23_reg_10213_reg_n_133;
  wire temp_23_reg_10213_reg_n_134;
  wire temp_23_reg_10213_reg_n_135;
  wire temp_23_reg_10213_reg_n_136;
  wire temp_23_reg_10213_reg_n_137;
  wire temp_23_reg_10213_reg_n_138;
  wire temp_23_reg_10213_reg_n_139;
  wire temp_23_reg_10213_reg_n_140;
  wire temp_23_reg_10213_reg_n_141;
  wire temp_23_reg_10213_reg_n_142;
  wire temp_23_reg_10213_reg_n_143;
  wire temp_23_reg_10213_reg_n_144;
  wire temp_23_reg_10213_reg_n_145;
  wire temp_23_reg_10213_reg_n_146;
  wire temp_23_reg_10213_reg_n_147;
  wire temp_23_reg_10213_reg_n_148;
  wire temp_23_reg_10213_reg_n_149;
  wire temp_23_reg_10213_reg_n_150;
  wire temp_23_reg_10213_reg_n_151;
  wire temp_23_reg_10213_reg_n_152;
  wire temp_23_reg_10213_reg_n_153;
  wire temp_23_reg_10213_reg_n_154;
  wire temp_23_reg_10213_reg_n_155;
  wire temp_23_reg_10213_reg_n_156;
  wire temp_25_reg_10708_reg_n_101;
  wire temp_25_reg_10708_reg_n_102;
  wire temp_25_reg_10708_reg_n_103;
  wire temp_25_reg_10708_reg_n_104;
  wire temp_25_reg_10708_reg_n_105;
  wire temp_25_reg_10708_reg_n_106;
  wire temp_25_reg_10708_reg_n_107;
  wire temp_25_reg_10708_reg_n_108;
  wire temp_25_reg_10708_reg_n_109;
  wire temp_25_reg_10708_reg_n_110;
  wire temp_25_reg_10708_reg_n_111;
  wire temp_25_reg_10708_reg_n_112;
  wire temp_25_reg_10708_reg_n_113;
  wire temp_25_reg_10708_reg_n_114;
  wire temp_25_reg_10708_reg_n_115;
  wire temp_25_reg_10708_reg_n_116;
  wire temp_25_reg_10708_reg_n_117;
  wire temp_25_reg_10708_reg_n_118;
  wire temp_25_reg_10708_reg_n_119;
  wire temp_25_reg_10708_reg_n_120;
  wire temp_25_reg_10708_reg_n_121;
  wire temp_25_reg_10708_reg_n_122;
  wire temp_25_reg_10708_reg_n_123;
  wire temp_25_reg_10708_reg_n_124;
  wire temp_25_reg_10708_reg_n_125;
  wire temp_25_reg_10708_reg_n_126;
  wire temp_25_reg_10708_reg_n_127;
  wire temp_25_reg_10708_reg_n_128;
  wire temp_25_reg_10708_reg_n_129;
  wire temp_25_reg_10708_reg_n_130;
  wire temp_25_reg_10708_reg_n_131;
  wire temp_25_reg_10708_reg_n_132;
  wire temp_25_reg_10708_reg_n_133;
  wire temp_25_reg_10708_reg_n_134;
  wire temp_25_reg_10708_reg_n_135;
  wire temp_25_reg_10708_reg_n_136;
  wire temp_25_reg_10708_reg_n_137;
  wire temp_25_reg_10708_reg_n_138;
  wire temp_25_reg_10708_reg_n_139;
  wire temp_25_reg_10708_reg_n_140;
  wire temp_25_reg_10708_reg_n_141;
  wire temp_25_reg_10708_reg_n_142;
  wire temp_25_reg_10708_reg_n_143;
  wire temp_25_reg_10708_reg_n_144;
  wire temp_25_reg_10708_reg_n_145;
  wire temp_25_reg_10708_reg_n_146;
  wire temp_25_reg_10708_reg_n_147;
  wire temp_25_reg_10708_reg_n_148;
  wire temp_25_reg_10708_reg_n_149;
  wire temp_25_reg_10708_reg_n_150;
  wire temp_25_reg_10708_reg_n_151;
  wire temp_25_reg_10708_reg_n_152;
  wire temp_25_reg_10708_reg_n_153;
  wire temp_25_reg_10708_reg_n_154;
  wire temp_25_reg_10708_reg_n_155;
  wire temp_25_reg_10708_reg_n_156;
  wire temp_28_reg_10223_reg_n_101;
  wire temp_28_reg_10223_reg_n_102;
  wire temp_28_reg_10223_reg_n_103;
  wire temp_28_reg_10223_reg_n_104;
  wire temp_28_reg_10223_reg_n_105;
  wire temp_28_reg_10223_reg_n_106;
  wire temp_28_reg_10223_reg_n_107;
  wire temp_28_reg_10223_reg_n_108;
  wire temp_28_reg_10223_reg_n_109;
  wire temp_28_reg_10223_reg_n_110;
  wire temp_28_reg_10223_reg_n_111;
  wire temp_28_reg_10223_reg_n_112;
  wire temp_28_reg_10223_reg_n_113;
  wire temp_28_reg_10223_reg_n_114;
  wire temp_28_reg_10223_reg_n_115;
  wire temp_28_reg_10223_reg_n_116;
  wire temp_28_reg_10223_reg_n_117;
  wire temp_28_reg_10223_reg_n_118;
  wire temp_28_reg_10223_reg_n_119;
  wire temp_28_reg_10223_reg_n_120;
  wire temp_28_reg_10223_reg_n_121;
  wire temp_28_reg_10223_reg_n_122;
  wire temp_28_reg_10223_reg_n_123;
  wire temp_28_reg_10223_reg_n_124;
  wire temp_28_reg_10223_reg_n_125;
  wire temp_28_reg_10223_reg_n_126;
  wire temp_28_reg_10223_reg_n_127;
  wire temp_28_reg_10223_reg_n_128;
  wire temp_28_reg_10223_reg_n_129;
  wire temp_28_reg_10223_reg_n_130;
  wire temp_28_reg_10223_reg_n_131;
  wire temp_28_reg_10223_reg_n_132;
  wire temp_28_reg_10223_reg_n_133;
  wire temp_28_reg_10223_reg_n_134;
  wire temp_28_reg_10223_reg_n_135;
  wire temp_28_reg_10223_reg_n_136;
  wire temp_28_reg_10223_reg_n_137;
  wire temp_28_reg_10223_reg_n_138;
  wire temp_28_reg_10223_reg_n_139;
  wire temp_28_reg_10223_reg_n_140;
  wire temp_28_reg_10223_reg_n_141;
  wire temp_28_reg_10223_reg_n_142;
  wire temp_28_reg_10223_reg_n_143;
  wire temp_28_reg_10223_reg_n_144;
  wire temp_28_reg_10223_reg_n_145;
  wire temp_28_reg_10223_reg_n_146;
  wire temp_28_reg_10223_reg_n_147;
  wire temp_28_reg_10223_reg_n_148;
  wire temp_28_reg_10223_reg_n_149;
  wire temp_28_reg_10223_reg_n_150;
  wire temp_28_reg_10223_reg_n_151;
  wire temp_28_reg_10223_reg_n_152;
  wire temp_28_reg_10223_reg_n_153;
  wire temp_28_reg_10223_reg_n_154;
  wire temp_28_reg_10223_reg_n_155;
  wire temp_28_reg_10223_reg_n_156;
  wire temp_30_reg_10233_reg_n_101;
  wire temp_30_reg_10233_reg_n_102;
  wire temp_30_reg_10233_reg_n_103;
  wire temp_30_reg_10233_reg_n_104;
  wire temp_30_reg_10233_reg_n_105;
  wire temp_30_reg_10233_reg_n_106;
  wire temp_30_reg_10233_reg_n_107;
  wire temp_30_reg_10233_reg_n_108;
  wire temp_30_reg_10233_reg_n_109;
  wire temp_30_reg_10233_reg_n_110;
  wire temp_30_reg_10233_reg_n_111;
  wire temp_30_reg_10233_reg_n_112;
  wire temp_30_reg_10233_reg_n_113;
  wire temp_30_reg_10233_reg_n_114;
  wire temp_30_reg_10233_reg_n_115;
  wire temp_30_reg_10233_reg_n_116;
  wire temp_30_reg_10233_reg_n_117;
  wire temp_30_reg_10233_reg_n_118;
  wire temp_30_reg_10233_reg_n_119;
  wire temp_30_reg_10233_reg_n_120;
  wire temp_30_reg_10233_reg_n_121;
  wire temp_30_reg_10233_reg_n_122;
  wire temp_30_reg_10233_reg_n_123;
  wire temp_30_reg_10233_reg_n_124;
  wire temp_30_reg_10233_reg_n_125;
  wire temp_30_reg_10233_reg_n_126;
  wire temp_30_reg_10233_reg_n_127;
  wire temp_30_reg_10233_reg_n_128;
  wire temp_30_reg_10233_reg_n_129;
  wire temp_30_reg_10233_reg_n_130;
  wire temp_30_reg_10233_reg_n_131;
  wire temp_30_reg_10233_reg_n_132;
  wire temp_30_reg_10233_reg_n_133;
  wire temp_30_reg_10233_reg_n_134;
  wire temp_30_reg_10233_reg_n_135;
  wire temp_30_reg_10233_reg_n_136;
  wire temp_30_reg_10233_reg_n_137;
  wire temp_30_reg_10233_reg_n_138;
  wire temp_30_reg_10233_reg_n_139;
  wire temp_30_reg_10233_reg_n_140;
  wire temp_30_reg_10233_reg_n_141;
  wire temp_30_reg_10233_reg_n_142;
  wire temp_30_reg_10233_reg_n_143;
  wire temp_30_reg_10233_reg_n_144;
  wire temp_30_reg_10233_reg_n_145;
  wire temp_30_reg_10233_reg_n_146;
  wire temp_30_reg_10233_reg_n_147;
  wire temp_30_reg_10233_reg_n_148;
  wire temp_30_reg_10233_reg_n_149;
  wire temp_30_reg_10233_reg_n_150;
  wire temp_30_reg_10233_reg_n_151;
  wire temp_30_reg_10233_reg_n_152;
  wire temp_30_reg_10233_reg_n_153;
  wire temp_30_reg_10233_reg_n_154;
  wire temp_30_reg_10233_reg_n_155;
  wire temp_30_reg_10233_reg_n_156;
  wire temp_33_reg_10248_reg_n_101;
  wire temp_33_reg_10248_reg_n_102;
  wire temp_33_reg_10248_reg_n_103;
  wire temp_33_reg_10248_reg_n_104;
  wire temp_33_reg_10248_reg_n_105;
  wire temp_33_reg_10248_reg_n_106;
  wire temp_33_reg_10248_reg_n_107;
  wire temp_33_reg_10248_reg_n_108;
  wire temp_33_reg_10248_reg_n_109;
  wire temp_33_reg_10248_reg_n_110;
  wire temp_33_reg_10248_reg_n_111;
  wire temp_33_reg_10248_reg_n_112;
  wire temp_33_reg_10248_reg_n_113;
  wire temp_33_reg_10248_reg_n_114;
  wire temp_33_reg_10248_reg_n_115;
  wire temp_33_reg_10248_reg_n_116;
  wire temp_33_reg_10248_reg_n_117;
  wire temp_33_reg_10248_reg_n_118;
  wire temp_33_reg_10248_reg_n_119;
  wire temp_33_reg_10248_reg_n_120;
  wire temp_33_reg_10248_reg_n_121;
  wire temp_33_reg_10248_reg_n_122;
  wire temp_33_reg_10248_reg_n_123;
  wire temp_33_reg_10248_reg_n_124;
  wire temp_33_reg_10248_reg_n_125;
  wire temp_33_reg_10248_reg_n_126;
  wire temp_33_reg_10248_reg_n_127;
  wire temp_33_reg_10248_reg_n_128;
  wire temp_33_reg_10248_reg_n_129;
  wire temp_33_reg_10248_reg_n_130;
  wire temp_33_reg_10248_reg_n_131;
  wire temp_33_reg_10248_reg_n_132;
  wire temp_33_reg_10248_reg_n_133;
  wire temp_33_reg_10248_reg_n_134;
  wire temp_33_reg_10248_reg_n_135;
  wire temp_33_reg_10248_reg_n_136;
  wire temp_33_reg_10248_reg_n_137;
  wire temp_33_reg_10248_reg_n_138;
  wire temp_33_reg_10248_reg_n_139;
  wire temp_33_reg_10248_reg_n_140;
  wire temp_33_reg_10248_reg_n_141;
  wire temp_33_reg_10248_reg_n_142;
  wire temp_33_reg_10248_reg_n_143;
  wire temp_33_reg_10248_reg_n_144;
  wire temp_33_reg_10248_reg_n_145;
  wire temp_33_reg_10248_reg_n_146;
  wire temp_33_reg_10248_reg_n_147;
  wire temp_33_reg_10248_reg_n_148;
  wire temp_33_reg_10248_reg_n_149;
  wire temp_33_reg_10248_reg_n_150;
  wire temp_33_reg_10248_reg_n_151;
  wire temp_33_reg_10248_reg_n_152;
  wire temp_33_reg_10248_reg_n_153;
  wire temp_33_reg_10248_reg_n_154;
  wire temp_33_reg_10248_reg_n_155;
  wire temp_33_reg_10248_reg_n_156;
  wire temp_35_reg_10723_reg_n_101;
  wire temp_35_reg_10723_reg_n_102;
  wire temp_35_reg_10723_reg_n_103;
  wire temp_35_reg_10723_reg_n_104;
  wire temp_35_reg_10723_reg_n_105;
  wire temp_35_reg_10723_reg_n_106;
  wire temp_35_reg_10723_reg_n_107;
  wire temp_35_reg_10723_reg_n_108;
  wire temp_35_reg_10723_reg_n_109;
  wire temp_35_reg_10723_reg_n_110;
  wire temp_35_reg_10723_reg_n_111;
  wire temp_35_reg_10723_reg_n_112;
  wire temp_35_reg_10723_reg_n_113;
  wire temp_35_reg_10723_reg_n_114;
  wire temp_35_reg_10723_reg_n_115;
  wire temp_35_reg_10723_reg_n_116;
  wire temp_35_reg_10723_reg_n_117;
  wire temp_35_reg_10723_reg_n_118;
  wire temp_35_reg_10723_reg_n_119;
  wire temp_35_reg_10723_reg_n_120;
  wire temp_35_reg_10723_reg_n_121;
  wire temp_35_reg_10723_reg_n_122;
  wire temp_35_reg_10723_reg_n_123;
  wire temp_35_reg_10723_reg_n_124;
  wire temp_35_reg_10723_reg_n_125;
  wire temp_35_reg_10723_reg_n_126;
  wire temp_35_reg_10723_reg_n_127;
  wire temp_35_reg_10723_reg_n_128;
  wire temp_35_reg_10723_reg_n_129;
  wire temp_35_reg_10723_reg_n_130;
  wire temp_35_reg_10723_reg_n_131;
  wire temp_35_reg_10723_reg_n_132;
  wire temp_35_reg_10723_reg_n_133;
  wire temp_35_reg_10723_reg_n_134;
  wire temp_35_reg_10723_reg_n_135;
  wire temp_35_reg_10723_reg_n_136;
  wire temp_35_reg_10723_reg_n_137;
  wire temp_35_reg_10723_reg_n_138;
  wire temp_35_reg_10723_reg_n_139;
  wire temp_35_reg_10723_reg_n_140;
  wire temp_35_reg_10723_reg_n_141;
  wire temp_35_reg_10723_reg_n_142;
  wire temp_35_reg_10723_reg_n_143;
  wire temp_35_reg_10723_reg_n_144;
  wire temp_35_reg_10723_reg_n_145;
  wire temp_35_reg_10723_reg_n_146;
  wire temp_35_reg_10723_reg_n_147;
  wire temp_35_reg_10723_reg_n_148;
  wire temp_35_reg_10723_reg_n_149;
  wire temp_35_reg_10723_reg_n_150;
  wire temp_35_reg_10723_reg_n_151;
  wire temp_35_reg_10723_reg_n_152;
  wire temp_35_reg_10723_reg_n_153;
  wire temp_35_reg_10723_reg_n_154;
  wire temp_35_reg_10723_reg_n_155;
  wire temp_35_reg_10723_reg_n_156;
  wire temp_38_reg_10258_reg_n_101;
  wire temp_38_reg_10258_reg_n_102;
  wire temp_38_reg_10258_reg_n_103;
  wire temp_38_reg_10258_reg_n_104;
  wire temp_38_reg_10258_reg_n_105;
  wire temp_38_reg_10258_reg_n_106;
  wire temp_38_reg_10258_reg_n_107;
  wire temp_38_reg_10258_reg_n_108;
  wire temp_38_reg_10258_reg_n_109;
  wire temp_38_reg_10258_reg_n_110;
  wire temp_38_reg_10258_reg_n_111;
  wire temp_38_reg_10258_reg_n_112;
  wire temp_38_reg_10258_reg_n_113;
  wire temp_38_reg_10258_reg_n_114;
  wire temp_38_reg_10258_reg_n_115;
  wire temp_38_reg_10258_reg_n_116;
  wire temp_38_reg_10258_reg_n_117;
  wire temp_38_reg_10258_reg_n_118;
  wire temp_38_reg_10258_reg_n_119;
  wire temp_38_reg_10258_reg_n_120;
  wire temp_38_reg_10258_reg_n_121;
  wire temp_38_reg_10258_reg_n_122;
  wire temp_38_reg_10258_reg_n_123;
  wire temp_38_reg_10258_reg_n_124;
  wire temp_38_reg_10258_reg_n_125;
  wire temp_38_reg_10258_reg_n_126;
  wire temp_38_reg_10258_reg_n_127;
  wire temp_38_reg_10258_reg_n_128;
  wire temp_38_reg_10258_reg_n_129;
  wire temp_38_reg_10258_reg_n_130;
  wire temp_38_reg_10258_reg_n_131;
  wire temp_38_reg_10258_reg_n_132;
  wire temp_38_reg_10258_reg_n_133;
  wire temp_38_reg_10258_reg_n_134;
  wire temp_38_reg_10258_reg_n_135;
  wire temp_38_reg_10258_reg_n_136;
  wire temp_38_reg_10258_reg_n_137;
  wire temp_38_reg_10258_reg_n_138;
  wire temp_38_reg_10258_reg_n_139;
  wire temp_38_reg_10258_reg_n_140;
  wire temp_38_reg_10258_reg_n_141;
  wire temp_38_reg_10258_reg_n_142;
  wire temp_38_reg_10258_reg_n_143;
  wire temp_38_reg_10258_reg_n_144;
  wire temp_38_reg_10258_reg_n_145;
  wire temp_38_reg_10258_reg_n_146;
  wire temp_38_reg_10258_reg_n_147;
  wire temp_38_reg_10258_reg_n_148;
  wire temp_38_reg_10258_reg_n_149;
  wire temp_38_reg_10258_reg_n_150;
  wire temp_38_reg_10258_reg_n_151;
  wire temp_38_reg_10258_reg_n_152;
  wire temp_38_reg_10258_reg_n_153;
  wire temp_38_reg_10258_reg_n_154;
  wire temp_38_reg_10258_reg_n_155;
  wire temp_38_reg_10258_reg_n_156;
  wire temp_40_reg_10268_reg_n_101;
  wire temp_40_reg_10268_reg_n_102;
  wire temp_40_reg_10268_reg_n_103;
  wire temp_40_reg_10268_reg_n_104;
  wire temp_40_reg_10268_reg_n_105;
  wire temp_40_reg_10268_reg_n_106;
  wire temp_40_reg_10268_reg_n_107;
  wire temp_40_reg_10268_reg_n_108;
  wire temp_40_reg_10268_reg_n_109;
  wire temp_40_reg_10268_reg_n_110;
  wire temp_40_reg_10268_reg_n_111;
  wire temp_40_reg_10268_reg_n_112;
  wire temp_40_reg_10268_reg_n_113;
  wire temp_40_reg_10268_reg_n_114;
  wire temp_40_reg_10268_reg_n_115;
  wire temp_40_reg_10268_reg_n_116;
  wire temp_40_reg_10268_reg_n_117;
  wire temp_40_reg_10268_reg_n_118;
  wire temp_40_reg_10268_reg_n_119;
  wire temp_40_reg_10268_reg_n_120;
  wire temp_40_reg_10268_reg_n_121;
  wire temp_40_reg_10268_reg_n_122;
  wire temp_40_reg_10268_reg_n_123;
  wire temp_40_reg_10268_reg_n_124;
  wire temp_40_reg_10268_reg_n_125;
  wire temp_40_reg_10268_reg_n_126;
  wire temp_40_reg_10268_reg_n_127;
  wire temp_40_reg_10268_reg_n_128;
  wire temp_40_reg_10268_reg_n_129;
  wire temp_40_reg_10268_reg_n_130;
  wire temp_40_reg_10268_reg_n_131;
  wire temp_40_reg_10268_reg_n_132;
  wire temp_40_reg_10268_reg_n_133;
  wire temp_40_reg_10268_reg_n_134;
  wire temp_40_reg_10268_reg_n_135;
  wire temp_40_reg_10268_reg_n_136;
  wire temp_40_reg_10268_reg_n_137;
  wire temp_40_reg_10268_reg_n_138;
  wire temp_40_reg_10268_reg_n_139;
  wire temp_40_reg_10268_reg_n_140;
  wire temp_40_reg_10268_reg_n_141;
  wire temp_40_reg_10268_reg_n_142;
  wire temp_40_reg_10268_reg_n_143;
  wire temp_40_reg_10268_reg_n_144;
  wire temp_40_reg_10268_reg_n_145;
  wire temp_40_reg_10268_reg_n_146;
  wire temp_40_reg_10268_reg_n_147;
  wire temp_40_reg_10268_reg_n_148;
  wire temp_40_reg_10268_reg_n_149;
  wire temp_40_reg_10268_reg_n_150;
  wire temp_40_reg_10268_reg_n_151;
  wire temp_40_reg_10268_reg_n_152;
  wire temp_40_reg_10268_reg_n_153;
  wire temp_40_reg_10268_reg_n_154;
  wire temp_40_reg_10268_reg_n_155;
  wire temp_40_reg_10268_reg_n_156;
  wire temp_43_reg_10283_reg_n_101;
  wire temp_43_reg_10283_reg_n_102;
  wire temp_43_reg_10283_reg_n_103;
  wire temp_43_reg_10283_reg_n_104;
  wire temp_43_reg_10283_reg_n_105;
  wire temp_43_reg_10283_reg_n_106;
  wire temp_43_reg_10283_reg_n_107;
  wire temp_43_reg_10283_reg_n_108;
  wire temp_43_reg_10283_reg_n_109;
  wire temp_43_reg_10283_reg_n_110;
  wire temp_43_reg_10283_reg_n_111;
  wire temp_43_reg_10283_reg_n_112;
  wire temp_43_reg_10283_reg_n_113;
  wire temp_43_reg_10283_reg_n_114;
  wire temp_43_reg_10283_reg_n_115;
  wire temp_43_reg_10283_reg_n_116;
  wire temp_43_reg_10283_reg_n_117;
  wire temp_43_reg_10283_reg_n_118;
  wire temp_43_reg_10283_reg_n_119;
  wire temp_43_reg_10283_reg_n_120;
  wire temp_43_reg_10283_reg_n_121;
  wire temp_43_reg_10283_reg_n_122;
  wire temp_43_reg_10283_reg_n_123;
  wire temp_43_reg_10283_reg_n_124;
  wire temp_43_reg_10283_reg_n_125;
  wire temp_43_reg_10283_reg_n_126;
  wire temp_43_reg_10283_reg_n_127;
  wire temp_43_reg_10283_reg_n_128;
  wire temp_43_reg_10283_reg_n_129;
  wire temp_43_reg_10283_reg_n_130;
  wire temp_43_reg_10283_reg_n_131;
  wire temp_43_reg_10283_reg_n_132;
  wire temp_43_reg_10283_reg_n_133;
  wire temp_43_reg_10283_reg_n_134;
  wire temp_43_reg_10283_reg_n_135;
  wire temp_43_reg_10283_reg_n_136;
  wire temp_43_reg_10283_reg_n_137;
  wire temp_43_reg_10283_reg_n_138;
  wire temp_43_reg_10283_reg_n_139;
  wire temp_43_reg_10283_reg_n_140;
  wire temp_43_reg_10283_reg_n_141;
  wire temp_43_reg_10283_reg_n_142;
  wire temp_43_reg_10283_reg_n_143;
  wire temp_43_reg_10283_reg_n_144;
  wire temp_43_reg_10283_reg_n_145;
  wire temp_43_reg_10283_reg_n_146;
  wire temp_43_reg_10283_reg_n_147;
  wire temp_43_reg_10283_reg_n_148;
  wire temp_43_reg_10283_reg_n_149;
  wire temp_43_reg_10283_reg_n_150;
  wire temp_43_reg_10283_reg_n_151;
  wire temp_43_reg_10283_reg_n_152;
  wire temp_43_reg_10283_reg_n_153;
  wire temp_43_reg_10283_reg_n_154;
  wire temp_43_reg_10283_reg_n_155;
  wire temp_43_reg_10283_reg_n_156;
  wire temp_45_reg_10738_reg_n_101;
  wire temp_45_reg_10738_reg_n_102;
  wire temp_45_reg_10738_reg_n_103;
  wire temp_45_reg_10738_reg_n_104;
  wire temp_45_reg_10738_reg_n_105;
  wire temp_45_reg_10738_reg_n_106;
  wire temp_45_reg_10738_reg_n_107;
  wire temp_45_reg_10738_reg_n_108;
  wire temp_45_reg_10738_reg_n_109;
  wire temp_45_reg_10738_reg_n_110;
  wire temp_45_reg_10738_reg_n_111;
  wire temp_45_reg_10738_reg_n_112;
  wire temp_45_reg_10738_reg_n_113;
  wire temp_45_reg_10738_reg_n_114;
  wire temp_45_reg_10738_reg_n_115;
  wire temp_45_reg_10738_reg_n_116;
  wire temp_45_reg_10738_reg_n_117;
  wire temp_45_reg_10738_reg_n_118;
  wire temp_45_reg_10738_reg_n_119;
  wire temp_45_reg_10738_reg_n_120;
  wire temp_45_reg_10738_reg_n_121;
  wire temp_45_reg_10738_reg_n_122;
  wire temp_45_reg_10738_reg_n_123;
  wire temp_45_reg_10738_reg_n_124;
  wire temp_45_reg_10738_reg_n_125;
  wire temp_45_reg_10738_reg_n_126;
  wire temp_45_reg_10738_reg_n_127;
  wire temp_45_reg_10738_reg_n_128;
  wire temp_45_reg_10738_reg_n_129;
  wire temp_45_reg_10738_reg_n_130;
  wire temp_45_reg_10738_reg_n_131;
  wire temp_45_reg_10738_reg_n_132;
  wire temp_45_reg_10738_reg_n_133;
  wire temp_45_reg_10738_reg_n_134;
  wire temp_45_reg_10738_reg_n_135;
  wire temp_45_reg_10738_reg_n_136;
  wire temp_45_reg_10738_reg_n_137;
  wire temp_45_reg_10738_reg_n_138;
  wire temp_45_reg_10738_reg_n_139;
  wire temp_45_reg_10738_reg_n_140;
  wire temp_45_reg_10738_reg_n_141;
  wire temp_45_reg_10738_reg_n_142;
  wire temp_45_reg_10738_reg_n_143;
  wire temp_45_reg_10738_reg_n_144;
  wire temp_45_reg_10738_reg_n_145;
  wire temp_45_reg_10738_reg_n_146;
  wire temp_45_reg_10738_reg_n_147;
  wire temp_45_reg_10738_reg_n_148;
  wire temp_45_reg_10738_reg_n_149;
  wire temp_45_reg_10738_reg_n_150;
  wire temp_45_reg_10738_reg_n_151;
  wire temp_45_reg_10738_reg_n_152;
  wire temp_45_reg_10738_reg_n_153;
  wire temp_45_reg_10738_reg_n_154;
  wire temp_45_reg_10738_reg_n_155;
  wire temp_45_reg_10738_reg_n_156;
  wire temp_48_reg_10293_reg_n_101;
  wire temp_48_reg_10293_reg_n_102;
  wire temp_48_reg_10293_reg_n_103;
  wire temp_48_reg_10293_reg_n_104;
  wire temp_48_reg_10293_reg_n_105;
  wire temp_48_reg_10293_reg_n_106;
  wire temp_48_reg_10293_reg_n_107;
  wire temp_48_reg_10293_reg_n_108;
  wire temp_48_reg_10293_reg_n_109;
  wire temp_48_reg_10293_reg_n_110;
  wire temp_48_reg_10293_reg_n_111;
  wire temp_48_reg_10293_reg_n_112;
  wire temp_48_reg_10293_reg_n_113;
  wire temp_48_reg_10293_reg_n_114;
  wire temp_48_reg_10293_reg_n_115;
  wire temp_48_reg_10293_reg_n_116;
  wire temp_48_reg_10293_reg_n_117;
  wire temp_48_reg_10293_reg_n_118;
  wire temp_48_reg_10293_reg_n_119;
  wire temp_48_reg_10293_reg_n_120;
  wire temp_48_reg_10293_reg_n_121;
  wire temp_48_reg_10293_reg_n_122;
  wire temp_48_reg_10293_reg_n_123;
  wire temp_48_reg_10293_reg_n_124;
  wire temp_48_reg_10293_reg_n_125;
  wire temp_48_reg_10293_reg_n_126;
  wire temp_48_reg_10293_reg_n_127;
  wire temp_48_reg_10293_reg_n_128;
  wire temp_48_reg_10293_reg_n_129;
  wire temp_48_reg_10293_reg_n_130;
  wire temp_48_reg_10293_reg_n_131;
  wire temp_48_reg_10293_reg_n_132;
  wire temp_48_reg_10293_reg_n_133;
  wire temp_48_reg_10293_reg_n_134;
  wire temp_48_reg_10293_reg_n_135;
  wire temp_48_reg_10293_reg_n_136;
  wire temp_48_reg_10293_reg_n_137;
  wire temp_48_reg_10293_reg_n_138;
  wire temp_48_reg_10293_reg_n_139;
  wire temp_48_reg_10293_reg_n_140;
  wire temp_48_reg_10293_reg_n_141;
  wire temp_48_reg_10293_reg_n_142;
  wire temp_48_reg_10293_reg_n_143;
  wire temp_48_reg_10293_reg_n_144;
  wire temp_48_reg_10293_reg_n_145;
  wire temp_48_reg_10293_reg_n_146;
  wire temp_48_reg_10293_reg_n_147;
  wire temp_48_reg_10293_reg_n_148;
  wire temp_48_reg_10293_reg_n_149;
  wire temp_48_reg_10293_reg_n_150;
  wire temp_48_reg_10293_reg_n_151;
  wire temp_48_reg_10293_reg_n_152;
  wire temp_48_reg_10293_reg_n_153;
  wire temp_48_reg_10293_reg_n_154;
  wire temp_48_reg_10293_reg_n_155;
  wire temp_48_reg_10293_reg_n_156;
  wire temp_4_reg_10113_reg_n_101;
  wire temp_4_reg_10113_reg_n_102;
  wire temp_4_reg_10113_reg_n_103;
  wire temp_4_reg_10113_reg_n_104;
  wire temp_4_reg_10113_reg_n_105;
  wire temp_4_reg_10113_reg_n_106;
  wire temp_4_reg_10113_reg_n_107;
  wire temp_4_reg_10113_reg_n_108;
  wire temp_4_reg_10113_reg_n_109;
  wire temp_4_reg_10113_reg_n_110;
  wire temp_4_reg_10113_reg_n_111;
  wire temp_4_reg_10113_reg_n_112;
  wire temp_4_reg_10113_reg_n_113;
  wire temp_4_reg_10113_reg_n_114;
  wire temp_4_reg_10113_reg_n_115;
  wire temp_4_reg_10113_reg_n_116;
  wire temp_4_reg_10113_reg_n_117;
  wire temp_4_reg_10113_reg_n_118;
  wire temp_4_reg_10113_reg_n_119;
  wire temp_4_reg_10113_reg_n_120;
  wire temp_4_reg_10113_reg_n_121;
  wire temp_4_reg_10113_reg_n_122;
  wire temp_4_reg_10113_reg_n_123;
  wire temp_4_reg_10113_reg_n_124;
  wire temp_4_reg_10113_reg_n_125;
  wire temp_4_reg_10113_reg_n_126;
  wire temp_4_reg_10113_reg_n_127;
  wire temp_4_reg_10113_reg_n_128;
  wire temp_4_reg_10113_reg_n_129;
  wire temp_4_reg_10113_reg_n_130;
  wire temp_4_reg_10113_reg_n_131;
  wire temp_4_reg_10113_reg_n_132;
  wire temp_4_reg_10113_reg_n_133;
  wire temp_4_reg_10113_reg_n_134;
  wire temp_4_reg_10113_reg_n_135;
  wire temp_4_reg_10113_reg_n_136;
  wire temp_4_reg_10113_reg_n_137;
  wire temp_4_reg_10113_reg_n_138;
  wire temp_4_reg_10113_reg_n_139;
  wire temp_4_reg_10113_reg_n_140;
  wire temp_4_reg_10113_reg_n_141;
  wire temp_4_reg_10113_reg_n_142;
  wire temp_4_reg_10113_reg_n_143;
  wire temp_4_reg_10113_reg_n_144;
  wire temp_4_reg_10113_reg_n_145;
  wire temp_4_reg_10113_reg_n_146;
  wire temp_4_reg_10113_reg_n_147;
  wire temp_4_reg_10113_reg_n_148;
  wire temp_4_reg_10113_reg_n_149;
  wire temp_4_reg_10113_reg_n_150;
  wire temp_4_reg_10113_reg_n_151;
  wire temp_4_reg_10113_reg_n_152;
  wire temp_4_reg_10113_reg_n_153;
  wire temp_4_reg_10113_reg_n_154;
  wire temp_4_reg_10113_reg_n_155;
  wire temp_4_reg_10113_reg_n_156;
  wire temp_50_reg_10753_reg_n_101;
  wire temp_50_reg_10753_reg_n_102;
  wire temp_50_reg_10753_reg_n_103;
  wire temp_50_reg_10753_reg_n_104;
  wire temp_50_reg_10753_reg_n_105;
  wire temp_50_reg_10753_reg_n_106;
  wire temp_50_reg_10753_reg_n_107;
  wire temp_50_reg_10753_reg_n_108;
  wire temp_50_reg_10753_reg_n_109;
  wire temp_50_reg_10753_reg_n_110;
  wire temp_50_reg_10753_reg_n_111;
  wire temp_50_reg_10753_reg_n_112;
  wire temp_50_reg_10753_reg_n_113;
  wire temp_50_reg_10753_reg_n_114;
  wire temp_50_reg_10753_reg_n_115;
  wire temp_50_reg_10753_reg_n_116;
  wire temp_50_reg_10753_reg_n_117;
  wire temp_50_reg_10753_reg_n_118;
  wire temp_50_reg_10753_reg_n_119;
  wire temp_50_reg_10753_reg_n_120;
  wire temp_50_reg_10753_reg_n_121;
  wire temp_50_reg_10753_reg_n_122;
  wire temp_50_reg_10753_reg_n_123;
  wire temp_50_reg_10753_reg_n_124;
  wire temp_50_reg_10753_reg_n_125;
  wire temp_50_reg_10753_reg_n_126;
  wire temp_50_reg_10753_reg_n_127;
  wire temp_50_reg_10753_reg_n_128;
  wire temp_50_reg_10753_reg_n_129;
  wire temp_50_reg_10753_reg_n_130;
  wire temp_50_reg_10753_reg_n_131;
  wire temp_50_reg_10753_reg_n_132;
  wire temp_50_reg_10753_reg_n_133;
  wire temp_50_reg_10753_reg_n_134;
  wire temp_50_reg_10753_reg_n_135;
  wire temp_50_reg_10753_reg_n_136;
  wire temp_50_reg_10753_reg_n_137;
  wire temp_50_reg_10753_reg_n_138;
  wire temp_50_reg_10753_reg_n_139;
  wire temp_50_reg_10753_reg_n_140;
  wire temp_50_reg_10753_reg_n_141;
  wire temp_50_reg_10753_reg_n_142;
  wire temp_50_reg_10753_reg_n_143;
  wire temp_50_reg_10753_reg_n_144;
  wire temp_50_reg_10753_reg_n_145;
  wire temp_50_reg_10753_reg_n_146;
  wire temp_50_reg_10753_reg_n_147;
  wire temp_50_reg_10753_reg_n_148;
  wire temp_50_reg_10753_reg_n_149;
  wire temp_50_reg_10753_reg_n_150;
  wire temp_50_reg_10753_reg_n_151;
  wire temp_50_reg_10753_reg_n_152;
  wire temp_50_reg_10753_reg_n_153;
  wire temp_50_reg_10753_reg_n_154;
  wire temp_50_reg_10753_reg_n_155;
  wire temp_50_reg_10753_reg_n_156;
  wire temp_53_reg_10768_reg_n_101;
  wire temp_53_reg_10768_reg_n_102;
  wire temp_53_reg_10768_reg_n_103;
  wire temp_53_reg_10768_reg_n_104;
  wire temp_53_reg_10768_reg_n_105;
  wire temp_53_reg_10768_reg_n_106;
  wire temp_53_reg_10768_reg_n_107;
  wire temp_53_reg_10768_reg_n_108;
  wire temp_53_reg_10768_reg_n_109;
  wire temp_53_reg_10768_reg_n_110;
  wire temp_53_reg_10768_reg_n_111;
  wire temp_53_reg_10768_reg_n_112;
  wire temp_53_reg_10768_reg_n_113;
  wire temp_53_reg_10768_reg_n_114;
  wire temp_53_reg_10768_reg_n_115;
  wire temp_53_reg_10768_reg_n_116;
  wire temp_53_reg_10768_reg_n_117;
  wire temp_53_reg_10768_reg_n_118;
  wire temp_53_reg_10768_reg_n_119;
  wire temp_53_reg_10768_reg_n_120;
  wire temp_53_reg_10768_reg_n_121;
  wire temp_53_reg_10768_reg_n_122;
  wire temp_53_reg_10768_reg_n_123;
  wire temp_53_reg_10768_reg_n_124;
  wire temp_53_reg_10768_reg_n_125;
  wire temp_53_reg_10768_reg_n_126;
  wire temp_53_reg_10768_reg_n_127;
  wire temp_53_reg_10768_reg_n_128;
  wire temp_53_reg_10768_reg_n_129;
  wire temp_53_reg_10768_reg_n_130;
  wire temp_53_reg_10768_reg_n_131;
  wire temp_53_reg_10768_reg_n_132;
  wire temp_53_reg_10768_reg_n_133;
  wire temp_53_reg_10768_reg_n_134;
  wire temp_53_reg_10768_reg_n_135;
  wire temp_53_reg_10768_reg_n_136;
  wire temp_53_reg_10768_reg_n_137;
  wire temp_53_reg_10768_reg_n_138;
  wire temp_53_reg_10768_reg_n_139;
  wire temp_53_reg_10768_reg_n_140;
  wire temp_53_reg_10768_reg_n_141;
  wire temp_53_reg_10768_reg_n_142;
  wire temp_53_reg_10768_reg_n_143;
  wire temp_53_reg_10768_reg_n_144;
  wire temp_53_reg_10768_reg_n_145;
  wire temp_53_reg_10768_reg_n_146;
  wire temp_53_reg_10768_reg_n_147;
  wire temp_53_reg_10768_reg_n_148;
  wire temp_53_reg_10768_reg_n_149;
  wire temp_53_reg_10768_reg_n_150;
  wire temp_53_reg_10768_reg_n_151;
  wire temp_53_reg_10768_reg_n_152;
  wire temp_53_reg_10768_reg_n_153;
  wire temp_53_reg_10768_reg_n_154;
  wire temp_53_reg_10768_reg_n_155;
  wire temp_53_reg_10768_reg_n_156;
  wire temp_55_reg_10778_reg_n_101;
  wire temp_55_reg_10778_reg_n_102;
  wire temp_55_reg_10778_reg_n_103;
  wire temp_55_reg_10778_reg_n_104;
  wire temp_55_reg_10778_reg_n_105;
  wire temp_55_reg_10778_reg_n_106;
  wire temp_55_reg_10778_reg_n_107;
  wire temp_55_reg_10778_reg_n_108;
  wire temp_55_reg_10778_reg_n_109;
  wire temp_55_reg_10778_reg_n_110;
  wire temp_55_reg_10778_reg_n_111;
  wire temp_55_reg_10778_reg_n_112;
  wire temp_55_reg_10778_reg_n_113;
  wire temp_55_reg_10778_reg_n_114;
  wire temp_55_reg_10778_reg_n_115;
  wire temp_55_reg_10778_reg_n_116;
  wire temp_55_reg_10778_reg_n_117;
  wire temp_55_reg_10778_reg_n_118;
  wire temp_55_reg_10778_reg_n_119;
  wire temp_55_reg_10778_reg_n_120;
  wire temp_55_reg_10778_reg_n_121;
  wire temp_55_reg_10778_reg_n_122;
  wire temp_55_reg_10778_reg_n_123;
  wire temp_55_reg_10778_reg_n_124;
  wire temp_55_reg_10778_reg_n_125;
  wire temp_55_reg_10778_reg_n_126;
  wire temp_55_reg_10778_reg_n_127;
  wire temp_55_reg_10778_reg_n_128;
  wire temp_55_reg_10778_reg_n_129;
  wire temp_55_reg_10778_reg_n_130;
  wire temp_55_reg_10778_reg_n_131;
  wire temp_55_reg_10778_reg_n_132;
  wire temp_55_reg_10778_reg_n_133;
  wire temp_55_reg_10778_reg_n_134;
  wire temp_55_reg_10778_reg_n_135;
  wire temp_55_reg_10778_reg_n_136;
  wire temp_55_reg_10778_reg_n_137;
  wire temp_55_reg_10778_reg_n_138;
  wire temp_55_reg_10778_reg_n_139;
  wire temp_55_reg_10778_reg_n_140;
  wire temp_55_reg_10778_reg_n_141;
  wire temp_55_reg_10778_reg_n_142;
  wire temp_55_reg_10778_reg_n_143;
  wire temp_55_reg_10778_reg_n_144;
  wire temp_55_reg_10778_reg_n_145;
  wire temp_55_reg_10778_reg_n_146;
  wire temp_55_reg_10778_reg_n_147;
  wire temp_55_reg_10778_reg_n_148;
  wire temp_55_reg_10778_reg_n_149;
  wire temp_55_reg_10778_reg_n_150;
  wire temp_55_reg_10778_reg_n_151;
  wire temp_55_reg_10778_reg_n_152;
  wire temp_55_reg_10778_reg_n_153;
  wire temp_55_reg_10778_reg_n_154;
  wire temp_55_reg_10778_reg_n_155;
  wire temp_55_reg_10778_reg_n_156;
  wire temp_58_reg_10793_reg_n_101;
  wire temp_58_reg_10793_reg_n_102;
  wire temp_58_reg_10793_reg_n_103;
  wire temp_58_reg_10793_reg_n_104;
  wire temp_58_reg_10793_reg_n_105;
  wire temp_58_reg_10793_reg_n_106;
  wire temp_58_reg_10793_reg_n_107;
  wire temp_58_reg_10793_reg_n_108;
  wire temp_58_reg_10793_reg_n_109;
  wire temp_58_reg_10793_reg_n_110;
  wire temp_58_reg_10793_reg_n_111;
  wire temp_58_reg_10793_reg_n_112;
  wire temp_58_reg_10793_reg_n_113;
  wire temp_58_reg_10793_reg_n_114;
  wire temp_58_reg_10793_reg_n_115;
  wire temp_58_reg_10793_reg_n_116;
  wire temp_58_reg_10793_reg_n_117;
  wire temp_58_reg_10793_reg_n_118;
  wire temp_58_reg_10793_reg_n_119;
  wire temp_58_reg_10793_reg_n_120;
  wire temp_58_reg_10793_reg_n_121;
  wire temp_58_reg_10793_reg_n_122;
  wire temp_58_reg_10793_reg_n_123;
  wire temp_58_reg_10793_reg_n_124;
  wire temp_58_reg_10793_reg_n_125;
  wire temp_58_reg_10793_reg_n_126;
  wire temp_58_reg_10793_reg_n_127;
  wire temp_58_reg_10793_reg_n_128;
  wire temp_58_reg_10793_reg_n_129;
  wire temp_58_reg_10793_reg_n_130;
  wire temp_58_reg_10793_reg_n_131;
  wire temp_58_reg_10793_reg_n_132;
  wire temp_58_reg_10793_reg_n_133;
  wire temp_58_reg_10793_reg_n_134;
  wire temp_58_reg_10793_reg_n_135;
  wire temp_58_reg_10793_reg_n_136;
  wire temp_58_reg_10793_reg_n_137;
  wire temp_58_reg_10793_reg_n_138;
  wire temp_58_reg_10793_reg_n_139;
  wire temp_58_reg_10793_reg_n_140;
  wire temp_58_reg_10793_reg_n_141;
  wire temp_58_reg_10793_reg_n_142;
  wire temp_58_reg_10793_reg_n_143;
  wire temp_58_reg_10793_reg_n_144;
  wire temp_58_reg_10793_reg_n_145;
  wire temp_58_reg_10793_reg_n_146;
  wire temp_58_reg_10793_reg_n_147;
  wire temp_58_reg_10793_reg_n_148;
  wire temp_58_reg_10793_reg_n_149;
  wire temp_58_reg_10793_reg_n_150;
  wire temp_58_reg_10793_reg_n_151;
  wire temp_58_reg_10793_reg_n_152;
  wire temp_58_reg_10793_reg_n_153;
  wire temp_58_reg_10793_reg_n_154;
  wire temp_58_reg_10793_reg_n_155;
  wire temp_58_reg_10793_reg_n_156;
  wire temp_60_reg_10303_reg_n_101;
  wire temp_60_reg_10303_reg_n_102;
  wire temp_60_reg_10303_reg_n_103;
  wire temp_60_reg_10303_reg_n_104;
  wire temp_60_reg_10303_reg_n_105;
  wire temp_60_reg_10303_reg_n_106;
  wire temp_60_reg_10303_reg_n_107;
  wire temp_60_reg_10303_reg_n_108;
  wire temp_60_reg_10303_reg_n_109;
  wire temp_60_reg_10303_reg_n_110;
  wire temp_60_reg_10303_reg_n_111;
  wire temp_60_reg_10303_reg_n_112;
  wire temp_60_reg_10303_reg_n_113;
  wire temp_60_reg_10303_reg_n_114;
  wire temp_60_reg_10303_reg_n_115;
  wire temp_60_reg_10303_reg_n_116;
  wire temp_60_reg_10303_reg_n_117;
  wire temp_60_reg_10303_reg_n_118;
  wire temp_60_reg_10303_reg_n_119;
  wire temp_60_reg_10303_reg_n_120;
  wire temp_60_reg_10303_reg_n_121;
  wire temp_60_reg_10303_reg_n_122;
  wire temp_60_reg_10303_reg_n_123;
  wire temp_60_reg_10303_reg_n_124;
  wire temp_60_reg_10303_reg_n_125;
  wire temp_60_reg_10303_reg_n_126;
  wire temp_60_reg_10303_reg_n_127;
  wire temp_60_reg_10303_reg_n_128;
  wire temp_60_reg_10303_reg_n_129;
  wire temp_60_reg_10303_reg_n_130;
  wire temp_60_reg_10303_reg_n_131;
  wire temp_60_reg_10303_reg_n_132;
  wire temp_60_reg_10303_reg_n_133;
  wire temp_60_reg_10303_reg_n_134;
  wire temp_60_reg_10303_reg_n_135;
  wire temp_60_reg_10303_reg_n_136;
  wire temp_60_reg_10303_reg_n_137;
  wire temp_60_reg_10303_reg_n_138;
  wire temp_60_reg_10303_reg_n_139;
  wire temp_60_reg_10303_reg_n_140;
  wire temp_60_reg_10303_reg_n_141;
  wire temp_60_reg_10303_reg_n_142;
  wire temp_60_reg_10303_reg_n_143;
  wire temp_60_reg_10303_reg_n_144;
  wire temp_60_reg_10303_reg_n_145;
  wire temp_60_reg_10303_reg_n_146;
  wire temp_60_reg_10303_reg_n_147;
  wire temp_60_reg_10303_reg_n_148;
  wire temp_60_reg_10303_reg_n_149;
  wire temp_60_reg_10303_reg_n_150;
  wire temp_60_reg_10303_reg_n_151;
  wire temp_60_reg_10303_reg_n_152;
  wire temp_60_reg_10303_reg_n_153;
  wire temp_60_reg_10303_reg_n_154;
  wire temp_60_reg_10303_reg_n_155;
  wire temp_60_reg_10303_reg_n_156;
  wire temp_63_reg_10318_reg_n_101;
  wire temp_63_reg_10318_reg_n_102;
  wire temp_63_reg_10318_reg_n_103;
  wire temp_63_reg_10318_reg_n_104;
  wire temp_63_reg_10318_reg_n_105;
  wire temp_63_reg_10318_reg_n_106;
  wire temp_63_reg_10318_reg_n_107;
  wire temp_63_reg_10318_reg_n_108;
  wire temp_63_reg_10318_reg_n_109;
  wire temp_63_reg_10318_reg_n_110;
  wire temp_63_reg_10318_reg_n_111;
  wire temp_63_reg_10318_reg_n_112;
  wire temp_63_reg_10318_reg_n_113;
  wire temp_63_reg_10318_reg_n_114;
  wire temp_63_reg_10318_reg_n_115;
  wire temp_63_reg_10318_reg_n_116;
  wire temp_63_reg_10318_reg_n_117;
  wire temp_63_reg_10318_reg_n_118;
  wire temp_63_reg_10318_reg_n_119;
  wire temp_63_reg_10318_reg_n_120;
  wire temp_63_reg_10318_reg_n_121;
  wire temp_63_reg_10318_reg_n_122;
  wire temp_63_reg_10318_reg_n_123;
  wire temp_63_reg_10318_reg_n_124;
  wire temp_63_reg_10318_reg_n_125;
  wire temp_63_reg_10318_reg_n_126;
  wire temp_63_reg_10318_reg_n_127;
  wire temp_63_reg_10318_reg_n_128;
  wire temp_63_reg_10318_reg_n_129;
  wire temp_63_reg_10318_reg_n_130;
  wire temp_63_reg_10318_reg_n_131;
  wire temp_63_reg_10318_reg_n_132;
  wire temp_63_reg_10318_reg_n_133;
  wire temp_63_reg_10318_reg_n_134;
  wire temp_63_reg_10318_reg_n_135;
  wire temp_63_reg_10318_reg_n_136;
  wire temp_63_reg_10318_reg_n_137;
  wire temp_63_reg_10318_reg_n_138;
  wire temp_63_reg_10318_reg_n_139;
  wire temp_63_reg_10318_reg_n_140;
  wire temp_63_reg_10318_reg_n_141;
  wire temp_63_reg_10318_reg_n_142;
  wire temp_63_reg_10318_reg_n_143;
  wire temp_63_reg_10318_reg_n_144;
  wire temp_63_reg_10318_reg_n_145;
  wire temp_63_reg_10318_reg_n_146;
  wire temp_63_reg_10318_reg_n_147;
  wire temp_63_reg_10318_reg_n_148;
  wire temp_63_reg_10318_reg_n_149;
  wire temp_63_reg_10318_reg_n_150;
  wire temp_63_reg_10318_reg_n_151;
  wire temp_63_reg_10318_reg_n_152;
  wire temp_63_reg_10318_reg_n_153;
  wire temp_63_reg_10318_reg_n_154;
  wire temp_63_reg_10318_reg_n_155;
  wire temp_63_reg_10318_reg_n_156;
  wire temp_65_reg_10803_reg_n_101;
  wire temp_65_reg_10803_reg_n_102;
  wire temp_65_reg_10803_reg_n_103;
  wire temp_65_reg_10803_reg_n_104;
  wire temp_65_reg_10803_reg_n_105;
  wire temp_65_reg_10803_reg_n_106;
  wire temp_65_reg_10803_reg_n_107;
  wire temp_65_reg_10803_reg_n_108;
  wire temp_65_reg_10803_reg_n_109;
  wire temp_65_reg_10803_reg_n_110;
  wire temp_65_reg_10803_reg_n_111;
  wire temp_65_reg_10803_reg_n_112;
  wire temp_65_reg_10803_reg_n_113;
  wire temp_65_reg_10803_reg_n_114;
  wire temp_65_reg_10803_reg_n_115;
  wire temp_65_reg_10803_reg_n_116;
  wire temp_65_reg_10803_reg_n_117;
  wire temp_65_reg_10803_reg_n_118;
  wire temp_65_reg_10803_reg_n_119;
  wire temp_65_reg_10803_reg_n_120;
  wire temp_65_reg_10803_reg_n_121;
  wire temp_65_reg_10803_reg_n_122;
  wire temp_65_reg_10803_reg_n_123;
  wire temp_65_reg_10803_reg_n_124;
  wire temp_65_reg_10803_reg_n_125;
  wire temp_65_reg_10803_reg_n_126;
  wire temp_65_reg_10803_reg_n_127;
  wire temp_65_reg_10803_reg_n_128;
  wire temp_65_reg_10803_reg_n_129;
  wire temp_65_reg_10803_reg_n_130;
  wire temp_65_reg_10803_reg_n_131;
  wire temp_65_reg_10803_reg_n_132;
  wire temp_65_reg_10803_reg_n_133;
  wire temp_65_reg_10803_reg_n_134;
  wire temp_65_reg_10803_reg_n_135;
  wire temp_65_reg_10803_reg_n_136;
  wire temp_65_reg_10803_reg_n_137;
  wire temp_65_reg_10803_reg_n_138;
  wire temp_65_reg_10803_reg_n_139;
  wire temp_65_reg_10803_reg_n_140;
  wire temp_65_reg_10803_reg_n_141;
  wire temp_65_reg_10803_reg_n_142;
  wire temp_65_reg_10803_reg_n_143;
  wire temp_65_reg_10803_reg_n_144;
  wire temp_65_reg_10803_reg_n_145;
  wire temp_65_reg_10803_reg_n_146;
  wire temp_65_reg_10803_reg_n_147;
  wire temp_65_reg_10803_reg_n_148;
  wire temp_65_reg_10803_reg_n_149;
  wire temp_65_reg_10803_reg_n_150;
  wire temp_65_reg_10803_reg_n_151;
  wire temp_65_reg_10803_reg_n_152;
  wire temp_65_reg_10803_reg_n_153;
  wire temp_65_reg_10803_reg_n_154;
  wire temp_65_reg_10803_reg_n_155;
  wire temp_65_reg_10803_reg_n_156;
  wire temp_68_reg_10328_reg_n_101;
  wire temp_68_reg_10328_reg_n_102;
  wire temp_68_reg_10328_reg_n_103;
  wire temp_68_reg_10328_reg_n_104;
  wire temp_68_reg_10328_reg_n_105;
  wire temp_68_reg_10328_reg_n_106;
  wire temp_68_reg_10328_reg_n_107;
  wire temp_68_reg_10328_reg_n_108;
  wire temp_68_reg_10328_reg_n_109;
  wire temp_68_reg_10328_reg_n_110;
  wire temp_68_reg_10328_reg_n_111;
  wire temp_68_reg_10328_reg_n_112;
  wire temp_68_reg_10328_reg_n_113;
  wire temp_68_reg_10328_reg_n_114;
  wire temp_68_reg_10328_reg_n_115;
  wire temp_68_reg_10328_reg_n_116;
  wire temp_68_reg_10328_reg_n_117;
  wire temp_68_reg_10328_reg_n_118;
  wire temp_68_reg_10328_reg_n_119;
  wire temp_68_reg_10328_reg_n_120;
  wire temp_68_reg_10328_reg_n_121;
  wire temp_68_reg_10328_reg_n_122;
  wire temp_68_reg_10328_reg_n_123;
  wire temp_68_reg_10328_reg_n_124;
  wire temp_68_reg_10328_reg_n_125;
  wire temp_68_reg_10328_reg_n_126;
  wire temp_68_reg_10328_reg_n_127;
  wire temp_68_reg_10328_reg_n_128;
  wire temp_68_reg_10328_reg_n_129;
  wire temp_68_reg_10328_reg_n_130;
  wire temp_68_reg_10328_reg_n_131;
  wire temp_68_reg_10328_reg_n_132;
  wire temp_68_reg_10328_reg_n_133;
  wire temp_68_reg_10328_reg_n_134;
  wire temp_68_reg_10328_reg_n_135;
  wire temp_68_reg_10328_reg_n_136;
  wire temp_68_reg_10328_reg_n_137;
  wire temp_68_reg_10328_reg_n_138;
  wire temp_68_reg_10328_reg_n_139;
  wire temp_68_reg_10328_reg_n_140;
  wire temp_68_reg_10328_reg_n_141;
  wire temp_68_reg_10328_reg_n_142;
  wire temp_68_reg_10328_reg_n_143;
  wire temp_68_reg_10328_reg_n_144;
  wire temp_68_reg_10328_reg_n_145;
  wire temp_68_reg_10328_reg_n_146;
  wire temp_68_reg_10328_reg_n_147;
  wire temp_68_reg_10328_reg_n_148;
  wire temp_68_reg_10328_reg_n_149;
  wire temp_68_reg_10328_reg_n_150;
  wire temp_68_reg_10328_reg_n_151;
  wire temp_68_reg_10328_reg_n_152;
  wire temp_68_reg_10328_reg_n_153;
  wire temp_68_reg_10328_reg_n_154;
  wire temp_68_reg_10328_reg_n_155;
  wire temp_68_reg_10328_reg_n_156;
  wire temp_6_reg_10123_reg_n_101;
  wire temp_6_reg_10123_reg_n_102;
  wire temp_6_reg_10123_reg_n_103;
  wire temp_6_reg_10123_reg_n_104;
  wire temp_6_reg_10123_reg_n_105;
  wire temp_6_reg_10123_reg_n_106;
  wire temp_6_reg_10123_reg_n_107;
  wire temp_6_reg_10123_reg_n_108;
  wire temp_6_reg_10123_reg_n_109;
  wire temp_6_reg_10123_reg_n_110;
  wire temp_6_reg_10123_reg_n_111;
  wire temp_6_reg_10123_reg_n_112;
  wire temp_6_reg_10123_reg_n_113;
  wire temp_6_reg_10123_reg_n_114;
  wire temp_6_reg_10123_reg_n_115;
  wire temp_6_reg_10123_reg_n_116;
  wire temp_6_reg_10123_reg_n_117;
  wire temp_6_reg_10123_reg_n_118;
  wire temp_6_reg_10123_reg_n_119;
  wire temp_6_reg_10123_reg_n_120;
  wire temp_6_reg_10123_reg_n_121;
  wire temp_6_reg_10123_reg_n_122;
  wire temp_6_reg_10123_reg_n_123;
  wire temp_6_reg_10123_reg_n_124;
  wire temp_6_reg_10123_reg_n_125;
  wire temp_6_reg_10123_reg_n_126;
  wire temp_6_reg_10123_reg_n_127;
  wire temp_6_reg_10123_reg_n_128;
  wire temp_6_reg_10123_reg_n_129;
  wire temp_6_reg_10123_reg_n_130;
  wire temp_6_reg_10123_reg_n_131;
  wire temp_6_reg_10123_reg_n_132;
  wire temp_6_reg_10123_reg_n_133;
  wire temp_6_reg_10123_reg_n_134;
  wire temp_6_reg_10123_reg_n_135;
  wire temp_6_reg_10123_reg_n_136;
  wire temp_6_reg_10123_reg_n_137;
  wire temp_6_reg_10123_reg_n_138;
  wire temp_6_reg_10123_reg_n_139;
  wire temp_6_reg_10123_reg_n_140;
  wire temp_6_reg_10123_reg_n_141;
  wire temp_6_reg_10123_reg_n_142;
  wire temp_6_reg_10123_reg_n_143;
  wire temp_6_reg_10123_reg_n_144;
  wire temp_6_reg_10123_reg_n_145;
  wire temp_6_reg_10123_reg_n_146;
  wire temp_6_reg_10123_reg_n_147;
  wire temp_6_reg_10123_reg_n_148;
  wire temp_6_reg_10123_reg_n_149;
  wire temp_6_reg_10123_reg_n_150;
  wire temp_6_reg_10123_reg_n_151;
  wire temp_6_reg_10123_reg_n_152;
  wire temp_6_reg_10123_reg_n_153;
  wire temp_6_reg_10123_reg_n_154;
  wire temp_6_reg_10123_reg_n_155;
  wire temp_6_reg_10123_reg_n_156;
  wire temp_70_reg_10818_reg_n_101;
  wire temp_70_reg_10818_reg_n_102;
  wire temp_70_reg_10818_reg_n_103;
  wire temp_70_reg_10818_reg_n_104;
  wire temp_70_reg_10818_reg_n_105;
  wire temp_70_reg_10818_reg_n_106;
  wire temp_70_reg_10818_reg_n_107;
  wire temp_70_reg_10818_reg_n_108;
  wire temp_70_reg_10818_reg_n_109;
  wire temp_70_reg_10818_reg_n_110;
  wire temp_70_reg_10818_reg_n_111;
  wire temp_70_reg_10818_reg_n_112;
  wire temp_70_reg_10818_reg_n_113;
  wire temp_70_reg_10818_reg_n_114;
  wire temp_70_reg_10818_reg_n_115;
  wire temp_70_reg_10818_reg_n_116;
  wire temp_70_reg_10818_reg_n_117;
  wire temp_70_reg_10818_reg_n_118;
  wire temp_70_reg_10818_reg_n_119;
  wire temp_70_reg_10818_reg_n_120;
  wire temp_70_reg_10818_reg_n_121;
  wire temp_70_reg_10818_reg_n_122;
  wire temp_70_reg_10818_reg_n_123;
  wire temp_70_reg_10818_reg_n_124;
  wire temp_70_reg_10818_reg_n_125;
  wire temp_70_reg_10818_reg_n_126;
  wire temp_70_reg_10818_reg_n_127;
  wire temp_70_reg_10818_reg_n_128;
  wire temp_70_reg_10818_reg_n_129;
  wire temp_70_reg_10818_reg_n_130;
  wire temp_70_reg_10818_reg_n_131;
  wire temp_70_reg_10818_reg_n_132;
  wire temp_70_reg_10818_reg_n_133;
  wire temp_70_reg_10818_reg_n_134;
  wire temp_70_reg_10818_reg_n_135;
  wire temp_70_reg_10818_reg_n_136;
  wire temp_70_reg_10818_reg_n_137;
  wire temp_70_reg_10818_reg_n_138;
  wire temp_70_reg_10818_reg_n_139;
  wire temp_70_reg_10818_reg_n_140;
  wire temp_70_reg_10818_reg_n_141;
  wire temp_70_reg_10818_reg_n_142;
  wire temp_70_reg_10818_reg_n_143;
  wire temp_70_reg_10818_reg_n_144;
  wire temp_70_reg_10818_reg_n_145;
  wire temp_70_reg_10818_reg_n_146;
  wire temp_70_reg_10818_reg_n_147;
  wire temp_70_reg_10818_reg_n_148;
  wire temp_70_reg_10818_reg_n_149;
  wire temp_70_reg_10818_reg_n_150;
  wire temp_70_reg_10818_reg_n_151;
  wire temp_70_reg_10818_reg_n_152;
  wire temp_70_reg_10818_reg_n_153;
  wire temp_70_reg_10818_reg_n_154;
  wire temp_70_reg_10818_reg_n_155;
  wire temp_70_reg_10818_reg_n_156;
  wire temp_73_reg_10833_reg_n_101;
  wire temp_73_reg_10833_reg_n_102;
  wire temp_73_reg_10833_reg_n_103;
  wire temp_73_reg_10833_reg_n_104;
  wire temp_73_reg_10833_reg_n_105;
  wire temp_73_reg_10833_reg_n_106;
  wire temp_73_reg_10833_reg_n_107;
  wire temp_73_reg_10833_reg_n_108;
  wire temp_73_reg_10833_reg_n_109;
  wire temp_73_reg_10833_reg_n_110;
  wire temp_73_reg_10833_reg_n_111;
  wire temp_73_reg_10833_reg_n_112;
  wire temp_73_reg_10833_reg_n_113;
  wire temp_73_reg_10833_reg_n_114;
  wire temp_73_reg_10833_reg_n_115;
  wire temp_73_reg_10833_reg_n_116;
  wire temp_73_reg_10833_reg_n_117;
  wire temp_73_reg_10833_reg_n_118;
  wire temp_73_reg_10833_reg_n_119;
  wire temp_73_reg_10833_reg_n_120;
  wire temp_73_reg_10833_reg_n_121;
  wire temp_73_reg_10833_reg_n_122;
  wire temp_73_reg_10833_reg_n_123;
  wire temp_73_reg_10833_reg_n_124;
  wire temp_73_reg_10833_reg_n_125;
  wire temp_73_reg_10833_reg_n_126;
  wire temp_73_reg_10833_reg_n_127;
  wire temp_73_reg_10833_reg_n_128;
  wire temp_73_reg_10833_reg_n_129;
  wire temp_73_reg_10833_reg_n_130;
  wire temp_73_reg_10833_reg_n_131;
  wire temp_73_reg_10833_reg_n_132;
  wire temp_73_reg_10833_reg_n_133;
  wire temp_73_reg_10833_reg_n_134;
  wire temp_73_reg_10833_reg_n_135;
  wire temp_73_reg_10833_reg_n_136;
  wire temp_73_reg_10833_reg_n_137;
  wire temp_73_reg_10833_reg_n_138;
  wire temp_73_reg_10833_reg_n_139;
  wire temp_73_reg_10833_reg_n_140;
  wire temp_73_reg_10833_reg_n_141;
  wire temp_73_reg_10833_reg_n_142;
  wire temp_73_reg_10833_reg_n_143;
  wire temp_73_reg_10833_reg_n_144;
  wire temp_73_reg_10833_reg_n_145;
  wire temp_73_reg_10833_reg_n_146;
  wire temp_73_reg_10833_reg_n_147;
  wire temp_73_reg_10833_reg_n_148;
  wire temp_73_reg_10833_reg_n_149;
  wire temp_73_reg_10833_reg_n_150;
  wire temp_73_reg_10833_reg_n_151;
  wire temp_73_reg_10833_reg_n_152;
  wire temp_73_reg_10833_reg_n_153;
  wire temp_73_reg_10833_reg_n_154;
  wire temp_73_reg_10833_reg_n_155;
  wire temp_73_reg_10833_reg_n_156;
  wire temp_75_reg_10843_reg_n_101;
  wire temp_75_reg_10843_reg_n_102;
  wire temp_75_reg_10843_reg_n_103;
  wire temp_75_reg_10843_reg_n_104;
  wire temp_75_reg_10843_reg_n_105;
  wire temp_75_reg_10843_reg_n_106;
  wire temp_75_reg_10843_reg_n_107;
  wire temp_75_reg_10843_reg_n_108;
  wire temp_75_reg_10843_reg_n_109;
  wire temp_75_reg_10843_reg_n_110;
  wire temp_75_reg_10843_reg_n_111;
  wire temp_75_reg_10843_reg_n_112;
  wire temp_75_reg_10843_reg_n_113;
  wire temp_75_reg_10843_reg_n_114;
  wire temp_75_reg_10843_reg_n_115;
  wire temp_75_reg_10843_reg_n_116;
  wire temp_75_reg_10843_reg_n_117;
  wire temp_75_reg_10843_reg_n_118;
  wire temp_75_reg_10843_reg_n_119;
  wire temp_75_reg_10843_reg_n_120;
  wire temp_75_reg_10843_reg_n_121;
  wire temp_75_reg_10843_reg_n_122;
  wire temp_75_reg_10843_reg_n_123;
  wire temp_75_reg_10843_reg_n_124;
  wire temp_75_reg_10843_reg_n_125;
  wire temp_75_reg_10843_reg_n_126;
  wire temp_75_reg_10843_reg_n_127;
  wire temp_75_reg_10843_reg_n_128;
  wire temp_75_reg_10843_reg_n_129;
  wire temp_75_reg_10843_reg_n_130;
  wire temp_75_reg_10843_reg_n_131;
  wire temp_75_reg_10843_reg_n_132;
  wire temp_75_reg_10843_reg_n_133;
  wire temp_75_reg_10843_reg_n_134;
  wire temp_75_reg_10843_reg_n_135;
  wire temp_75_reg_10843_reg_n_136;
  wire temp_75_reg_10843_reg_n_137;
  wire temp_75_reg_10843_reg_n_138;
  wire temp_75_reg_10843_reg_n_139;
  wire temp_75_reg_10843_reg_n_140;
  wire temp_75_reg_10843_reg_n_141;
  wire temp_75_reg_10843_reg_n_142;
  wire temp_75_reg_10843_reg_n_143;
  wire temp_75_reg_10843_reg_n_144;
  wire temp_75_reg_10843_reg_n_145;
  wire temp_75_reg_10843_reg_n_146;
  wire temp_75_reg_10843_reg_n_147;
  wire temp_75_reg_10843_reg_n_148;
  wire temp_75_reg_10843_reg_n_149;
  wire temp_75_reg_10843_reg_n_150;
  wire temp_75_reg_10843_reg_n_151;
  wire temp_75_reg_10843_reg_n_152;
  wire temp_75_reg_10843_reg_n_153;
  wire temp_75_reg_10843_reg_n_154;
  wire temp_75_reg_10843_reg_n_155;
  wire temp_75_reg_10843_reg_n_156;
  wire temp_78_reg_10858_reg_n_101;
  wire temp_78_reg_10858_reg_n_102;
  wire temp_78_reg_10858_reg_n_103;
  wire temp_78_reg_10858_reg_n_104;
  wire temp_78_reg_10858_reg_n_105;
  wire temp_78_reg_10858_reg_n_106;
  wire temp_78_reg_10858_reg_n_107;
  wire temp_78_reg_10858_reg_n_108;
  wire temp_78_reg_10858_reg_n_109;
  wire temp_78_reg_10858_reg_n_110;
  wire temp_78_reg_10858_reg_n_111;
  wire temp_78_reg_10858_reg_n_112;
  wire temp_78_reg_10858_reg_n_113;
  wire temp_78_reg_10858_reg_n_114;
  wire temp_78_reg_10858_reg_n_115;
  wire temp_78_reg_10858_reg_n_116;
  wire temp_78_reg_10858_reg_n_117;
  wire temp_78_reg_10858_reg_n_118;
  wire temp_78_reg_10858_reg_n_119;
  wire temp_78_reg_10858_reg_n_120;
  wire temp_78_reg_10858_reg_n_121;
  wire temp_78_reg_10858_reg_n_122;
  wire temp_78_reg_10858_reg_n_123;
  wire temp_78_reg_10858_reg_n_124;
  wire temp_78_reg_10858_reg_n_125;
  wire temp_78_reg_10858_reg_n_126;
  wire temp_78_reg_10858_reg_n_127;
  wire temp_78_reg_10858_reg_n_128;
  wire temp_78_reg_10858_reg_n_129;
  wire temp_78_reg_10858_reg_n_130;
  wire temp_78_reg_10858_reg_n_131;
  wire temp_78_reg_10858_reg_n_132;
  wire temp_78_reg_10858_reg_n_133;
  wire temp_78_reg_10858_reg_n_134;
  wire temp_78_reg_10858_reg_n_135;
  wire temp_78_reg_10858_reg_n_136;
  wire temp_78_reg_10858_reg_n_137;
  wire temp_78_reg_10858_reg_n_138;
  wire temp_78_reg_10858_reg_n_139;
  wire temp_78_reg_10858_reg_n_140;
  wire temp_78_reg_10858_reg_n_141;
  wire temp_78_reg_10858_reg_n_142;
  wire temp_78_reg_10858_reg_n_143;
  wire temp_78_reg_10858_reg_n_144;
  wire temp_78_reg_10858_reg_n_145;
  wire temp_78_reg_10858_reg_n_146;
  wire temp_78_reg_10858_reg_n_147;
  wire temp_78_reg_10858_reg_n_148;
  wire temp_78_reg_10858_reg_n_149;
  wire temp_78_reg_10858_reg_n_150;
  wire temp_78_reg_10858_reg_n_151;
  wire temp_78_reg_10858_reg_n_152;
  wire temp_78_reg_10858_reg_n_153;
  wire temp_78_reg_10858_reg_n_154;
  wire temp_78_reg_10858_reg_n_155;
  wire temp_78_reg_10858_reg_n_156;
  wire temp_80_reg_10338_reg_n_101;
  wire temp_80_reg_10338_reg_n_102;
  wire temp_80_reg_10338_reg_n_103;
  wire temp_80_reg_10338_reg_n_104;
  wire temp_80_reg_10338_reg_n_105;
  wire temp_80_reg_10338_reg_n_106;
  wire temp_80_reg_10338_reg_n_107;
  wire temp_80_reg_10338_reg_n_108;
  wire temp_80_reg_10338_reg_n_109;
  wire temp_80_reg_10338_reg_n_110;
  wire temp_80_reg_10338_reg_n_111;
  wire temp_80_reg_10338_reg_n_112;
  wire temp_80_reg_10338_reg_n_113;
  wire temp_80_reg_10338_reg_n_114;
  wire temp_80_reg_10338_reg_n_115;
  wire temp_80_reg_10338_reg_n_116;
  wire temp_80_reg_10338_reg_n_117;
  wire temp_80_reg_10338_reg_n_118;
  wire temp_80_reg_10338_reg_n_119;
  wire temp_80_reg_10338_reg_n_120;
  wire temp_80_reg_10338_reg_n_121;
  wire temp_80_reg_10338_reg_n_122;
  wire temp_80_reg_10338_reg_n_123;
  wire temp_80_reg_10338_reg_n_124;
  wire temp_80_reg_10338_reg_n_125;
  wire temp_80_reg_10338_reg_n_126;
  wire temp_80_reg_10338_reg_n_127;
  wire temp_80_reg_10338_reg_n_128;
  wire temp_80_reg_10338_reg_n_129;
  wire temp_80_reg_10338_reg_n_130;
  wire temp_80_reg_10338_reg_n_131;
  wire temp_80_reg_10338_reg_n_132;
  wire temp_80_reg_10338_reg_n_133;
  wire temp_80_reg_10338_reg_n_134;
  wire temp_80_reg_10338_reg_n_135;
  wire temp_80_reg_10338_reg_n_136;
  wire temp_80_reg_10338_reg_n_137;
  wire temp_80_reg_10338_reg_n_138;
  wire temp_80_reg_10338_reg_n_139;
  wire temp_80_reg_10338_reg_n_140;
  wire temp_80_reg_10338_reg_n_141;
  wire temp_80_reg_10338_reg_n_142;
  wire temp_80_reg_10338_reg_n_143;
  wire temp_80_reg_10338_reg_n_144;
  wire temp_80_reg_10338_reg_n_145;
  wire temp_80_reg_10338_reg_n_146;
  wire temp_80_reg_10338_reg_n_147;
  wire temp_80_reg_10338_reg_n_148;
  wire temp_80_reg_10338_reg_n_149;
  wire temp_80_reg_10338_reg_n_150;
  wire temp_80_reg_10338_reg_n_151;
  wire temp_80_reg_10338_reg_n_152;
  wire temp_80_reg_10338_reg_n_153;
  wire temp_80_reg_10338_reg_n_154;
  wire temp_80_reg_10338_reg_n_155;
  wire temp_80_reg_10338_reg_n_156;
  wire temp_83_reg_10353_reg_n_101;
  wire temp_83_reg_10353_reg_n_102;
  wire temp_83_reg_10353_reg_n_103;
  wire temp_83_reg_10353_reg_n_104;
  wire temp_83_reg_10353_reg_n_105;
  wire temp_83_reg_10353_reg_n_106;
  wire temp_83_reg_10353_reg_n_107;
  wire temp_83_reg_10353_reg_n_108;
  wire temp_83_reg_10353_reg_n_109;
  wire temp_83_reg_10353_reg_n_110;
  wire temp_83_reg_10353_reg_n_111;
  wire temp_83_reg_10353_reg_n_112;
  wire temp_83_reg_10353_reg_n_113;
  wire temp_83_reg_10353_reg_n_114;
  wire temp_83_reg_10353_reg_n_115;
  wire temp_83_reg_10353_reg_n_116;
  wire temp_83_reg_10353_reg_n_117;
  wire temp_83_reg_10353_reg_n_118;
  wire temp_83_reg_10353_reg_n_119;
  wire temp_83_reg_10353_reg_n_120;
  wire temp_83_reg_10353_reg_n_121;
  wire temp_83_reg_10353_reg_n_122;
  wire temp_83_reg_10353_reg_n_123;
  wire temp_83_reg_10353_reg_n_124;
  wire temp_83_reg_10353_reg_n_125;
  wire temp_83_reg_10353_reg_n_126;
  wire temp_83_reg_10353_reg_n_127;
  wire temp_83_reg_10353_reg_n_128;
  wire temp_83_reg_10353_reg_n_129;
  wire temp_83_reg_10353_reg_n_130;
  wire temp_83_reg_10353_reg_n_131;
  wire temp_83_reg_10353_reg_n_132;
  wire temp_83_reg_10353_reg_n_133;
  wire temp_83_reg_10353_reg_n_134;
  wire temp_83_reg_10353_reg_n_135;
  wire temp_83_reg_10353_reg_n_136;
  wire temp_83_reg_10353_reg_n_137;
  wire temp_83_reg_10353_reg_n_138;
  wire temp_83_reg_10353_reg_n_139;
  wire temp_83_reg_10353_reg_n_140;
  wire temp_83_reg_10353_reg_n_141;
  wire temp_83_reg_10353_reg_n_142;
  wire temp_83_reg_10353_reg_n_143;
  wire temp_83_reg_10353_reg_n_144;
  wire temp_83_reg_10353_reg_n_145;
  wire temp_83_reg_10353_reg_n_146;
  wire temp_83_reg_10353_reg_n_147;
  wire temp_83_reg_10353_reg_n_148;
  wire temp_83_reg_10353_reg_n_149;
  wire temp_83_reg_10353_reg_n_150;
  wire temp_83_reg_10353_reg_n_151;
  wire temp_83_reg_10353_reg_n_152;
  wire temp_83_reg_10353_reg_n_153;
  wire temp_83_reg_10353_reg_n_154;
  wire temp_83_reg_10353_reg_n_155;
  wire temp_83_reg_10353_reg_n_156;
  wire temp_85_reg_10868_reg_n_101;
  wire temp_85_reg_10868_reg_n_102;
  wire temp_85_reg_10868_reg_n_103;
  wire temp_85_reg_10868_reg_n_104;
  wire temp_85_reg_10868_reg_n_105;
  wire temp_85_reg_10868_reg_n_106;
  wire temp_85_reg_10868_reg_n_107;
  wire temp_85_reg_10868_reg_n_108;
  wire temp_85_reg_10868_reg_n_109;
  wire temp_85_reg_10868_reg_n_110;
  wire temp_85_reg_10868_reg_n_111;
  wire temp_85_reg_10868_reg_n_112;
  wire temp_85_reg_10868_reg_n_113;
  wire temp_85_reg_10868_reg_n_114;
  wire temp_85_reg_10868_reg_n_115;
  wire temp_85_reg_10868_reg_n_116;
  wire temp_85_reg_10868_reg_n_117;
  wire temp_85_reg_10868_reg_n_118;
  wire temp_85_reg_10868_reg_n_119;
  wire temp_85_reg_10868_reg_n_120;
  wire temp_85_reg_10868_reg_n_121;
  wire temp_85_reg_10868_reg_n_122;
  wire temp_85_reg_10868_reg_n_123;
  wire temp_85_reg_10868_reg_n_124;
  wire temp_85_reg_10868_reg_n_125;
  wire temp_85_reg_10868_reg_n_126;
  wire temp_85_reg_10868_reg_n_127;
  wire temp_85_reg_10868_reg_n_128;
  wire temp_85_reg_10868_reg_n_129;
  wire temp_85_reg_10868_reg_n_130;
  wire temp_85_reg_10868_reg_n_131;
  wire temp_85_reg_10868_reg_n_132;
  wire temp_85_reg_10868_reg_n_133;
  wire temp_85_reg_10868_reg_n_134;
  wire temp_85_reg_10868_reg_n_135;
  wire temp_85_reg_10868_reg_n_136;
  wire temp_85_reg_10868_reg_n_137;
  wire temp_85_reg_10868_reg_n_138;
  wire temp_85_reg_10868_reg_n_139;
  wire temp_85_reg_10868_reg_n_140;
  wire temp_85_reg_10868_reg_n_141;
  wire temp_85_reg_10868_reg_n_142;
  wire temp_85_reg_10868_reg_n_143;
  wire temp_85_reg_10868_reg_n_144;
  wire temp_85_reg_10868_reg_n_145;
  wire temp_85_reg_10868_reg_n_146;
  wire temp_85_reg_10868_reg_n_147;
  wire temp_85_reg_10868_reg_n_148;
  wire temp_85_reg_10868_reg_n_149;
  wire temp_85_reg_10868_reg_n_150;
  wire temp_85_reg_10868_reg_n_151;
  wire temp_85_reg_10868_reg_n_152;
  wire temp_85_reg_10868_reg_n_153;
  wire temp_85_reg_10868_reg_n_154;
  wire temp_85_reg_10868_reg_n_155;
  wire temp_85_reg_10868_reg_n_156;
  wire temp_88_reg_10363_reg_n_101;
  wire temp_88_reg_10363_reg_n_102;
  wire temp_88_reg_10363_reg_n_103;
  wire temp_88_reg_10363_reg_n_104;
  wire temp_88_reg_10363_reg_n_105;
  wire temp_88_reg_10363_reg_n_106;
  wire temp_88_reg_10363_reg_n_107;
  wire temp_88_reg_10363_reg_n_108;
  wire temp_88_reg_10363_reg_n_109;
  wire temp_88_reg_10363_reg_n_110;
  wire temp_88_reg_10363_reg_n_111;
  wire temp_88_reg_10363_reg_n_112;
  wire temp_88_reg_10363_reg_n_113;
  wire temp_88_reg_10363_reg_n_114;
  wire temp_88_reg_10363_reg_n_115;
  wire temp_88_reg_10363_reg_n_116;
  wire temp_88_reg_10363_reg_n_117;
  wire temp_88_reg_10363_reg_n_118;
  wire temp_88_reg_10363_reg_n_119;
  wire temp_88_reg_10363_reg_n_120;
  wire temp_88_reg_10363_reg_n_121;
  wire temp_88_reg_10363_reg_n_122;
  wire temp_88_reg_10363_reg_n_123;
  wire temp_88_reg_10363_reg_n_124;
  wire temp_88_reg_10363_reg_n_125;
  wire temp_88_reg_10363_reg_n_126;
  wire temp_88_reg_10363_reg_n_127;
  wire temp_88_reg_10363_reg_n_128;
  wire temp_88_reg_10363_reg_n_129;
  wire temp_88_reg_10363_reg_n_130;
  wire temp_88_reg_10363_reg_n_131;
  wire temp_88_reg_10363_reg_n_132;
  wire temp_88_reg_10363_reg_n_133;
  wire temp_88_reg_10363_reg_n_134;
  wire temp_88_reg_10363_reg_n_135;
  wire temp_88_reg_10363_reg_n_136;
  wire temp_88_reg_10363_reg_n_137;
  wire temp_88_reg_10363_reg_n_138;
  wire temp_88_reg_10363_reg_n_139;
  wire temp_88_reg_10363_reg_n_140;
  wire temp_88_reg_10363_reg_n_141;
  wire temp_88_reg_10363_reg_n_142;
  wire temp_88_reg_10363_reg_n_143;
  wire temp_88_reg_10363_reg_n_144;
  wire temp_88_reg_10363_reg_n_145;
  wire temp_88_reg_10363_reg_n_146;
  wire temp_88_reg_10363_reg_n_147;
  wire temp_88_reg_10363_reg_n_148;
  wire temp_88_reg_10363_reg_n_149;
  wire temp_88_reg_10363_reg_n_150;
  wire temp_88_reg_10363_reg_n_151;
  wire temp_88_reg_10363_reg_n_152;
  wire temp_88_reg_10363_reg_n_153;
  wire temp_88_reg_10363_reg_n_154;
  wire temp_88_reg_10363_reg_n_155;
  wire temp_88_reg_10363_reg_n_156;
  wire temp_90_reg_10883_reg_n_101;
  wire temp_90_reg_10883_reg_n_102;
  wire temp_90_reg_10883_reg_n_103;
  wire temp_90_reg_10883_reg_n_104;
  wire temp_90_reg_10883_reg_n_105;
  wire temp_90_reg_10883_reg_n_106;
  wire temp_90_reg_10883_reg_n_107;
  wire temp_90_reg_10883_reg_n_108;
  wire temp_90_reg_10883_reg_n_109;
  wire temp_90_reg_10883_reg_n_110;
  wire temp_90_reg_10883_reg_n_111;
  wire temp_90_reg_10883_reg_n_112;
  wire temp_90_reg_10883_reg_n_113;
  wire temp_90_reg_10883_reg_n_114;
  wire temp_90_reg_10883_reg_n_115;
  wire temp_90_reg_10883_reg_n_116;
  wire temp_90_reg_10883_reg_n_117;
  wire temp_90_reg_10883_reg_n_118;
  wire temp_90_reg_10883_reg_n_119;
  wire temp_90_reg_10883_reg_n_120;
  wire temp_90_reg_10883_reg_n_121;
  wire temp_90_reg_10883_reg_n_122;
  wire temp_90_reg_10883_reg_n_123;
  wire temp_90_reg_10883_reg_n_124;
  wire temp_90_reg_10883_reg_n_125;
  wire temp_90_reg_10883_reg_n_126;
  wire temp_90_reg_10883_reg_n_127;
  wire temp_90_reg_10883_reg_n_128;
  wire temp_90_reg_10883_reg_n_129;
  wire temp_90_reg_10883_reg_n_130;
  wire temp_90_reg_10883_reg_n_131;
  wire temp_90_reg_10883_reg_n_132;
  wire temp_90_reg_10883_reg_n_133;
  wire temp_90_reg_10883_reg_n_134;
  wire temp_90_reg_10883_reg_n_135;
  wire temp_90_reg_10883_reg_n_136;
  wire temp_90_reg_10883_reg_n_137;
  wire temp_90_reg_10883_reg_n_138;
  wire temp_90_reg_10883_reg_n_139;
  wire temp_90_reg_10883_reg_n_140;
  wire temp_90_reg_10883_reg_n_141;
  wire temp_90_reg_10883_reg_n_142;
  wire temp_90_reg_10883_reg_n_143;
  wire temp_90_reg_10883_reg_n_144;
  wire temp_90_reg_10883_reg_n_145;
  wire temp_90_reg_10883_reg_n_146;
  wire temp_90_reg_10883_reg_n_147;
  wire temp_90_reg_10883_reg_n_148;
  wire temp_90_reg_10883_reg_n_149;
  wire temp_90_reg_10883_reg_n_150;
  wire temp_90_reg_10883_reg_n_151;
  wire temp_90_reg_10883_reg_n_152;
  wire temp_90_reg_10883_reg_n_153;
  wire temp_90_reg_10883_reg_n_154;
  wire temp_90_reg_10883_reg_n_155;
  wire temp_90_reg_10883_reg_n_156;
  wire temp_93_reg_10898_reg_n_101;
  wire temp_93_reg_10898_reg_n_102;
  wire temp_93_reg_10898_reg_n_103;
  wire temp_93_reg_10898_reg_n_104;
  wire temp_93_reg_10898_reg_n_105;
  wire temp_93_reg_10898_reg_n_106;
  wire temp_93_reg_10898_reg_n_107;
  wire temp_93_reg_10898_reg_n_108;
  wire temp_93_reg_10898_reg_n_109;
  wire temp_93_reg_10898_reg_n_110;
  wire temp_93_reg_10898_reg_n_111;
  wire temp_93_reg_10898_reg_n_112;
  wire temp_93_reg_10898_reg_n_113;
  wire temp_93_reg_10898_reg_n_114;
  wire temp_93_reg_10898_reg_n_115;
  wire temp_93_reg_10898_reg_n_116;
  wire temp_93_reg_10898_reg_n_117;
  wire temp_93_reg_10898_reg_n_118;
  wire temp_93_reg_10898_reg_n_119;
  wire temp_93_reg_10898_reg_n_120;
  wire temp_93_reg_10898_reg_n_121;
  wire temp_93_reg_10898_reg_n_122;
  wire temp_93_reg_10898_reg_n_123;
  wire temp_93_reg_10898_reg_n_124;
  wire temp_93_reg_10898_reg_n_125;
  wire temp_93_reg_10898_reg_n_126;
  wire temp_93_reg_10898_reg_n_127;
  wire temp_93_reg_10898_reg_n_128;
  wire temp_93_reg_10898_reg_n_129;
  wire temp_93_reg_10898_reg_n_130;
  wire temp_93_reg_10898_reg_n_131;
  wire temp_93_reg_10898_reg_n_132;
  wire temp_93_reg_10898_reg_n_133;
  wire temp_93_reg_10898_reg_n_134;
  wire temp_93_reg_10898_reg_n_135;
  wire temp_93_reg_10898_reg_n_136;
  wire temp_93_reg_10898_reg_n_137;
  wire temp_93_reg_10898_reg_n_138;
  wire temp_93_reg_10898_reg_n_139;
  wire temp_93_reg_10898_reg_n_140;
  wire temp_93_reg_10898_reg_n_141;
  wire temp_93_reg_10898_reg_n_142;
  wire temp_93_reg_10898_reg_n_143;
  wire temp_93_reg_10898_reg_n_144;
  wire temp_93_reg_10898_reg_n_145;
  wire temp_93_reg_10898_reg_n_146;
  wire temp_93_reg_10898_reg_n_147;
  wire temp_93_reg_10898_reg_n_148;
  wire temp_93_reg_10898_reg_n_149;
  wire temp_93_reg_10898_reg_n_150;
  wire temp_93_reg_10898_reg_n_151;
  wire temp_93_reg_10898_reg_n_152;
  wire temp_93_reg_10898_reg_n_153;
  wire temp_93_reg_10898_reg_n_154;
  wire temp_93_reg_10898_reg_n_155;
  wire temp_93_reg_10898_reg_n_156;
  wire temp_95_reg_10908_reg_n_101;
  wire temp_95_reg_10908_reg_n_102;
  wire temp_95_reg_10908_reg_n_103;
  wire temp_95_reg_10908_reg_n_104;
  wire temp_95_reg_10908_reg_n_105;
  wire temp_95_reg_10908_reg_n_106;
  wire temp_95_reg_10908_reg_n_107;
  wire temp_95_reg_10908_reg_n_108;
  wire temp_95_reg_10908_reg_n_109;
  wire temp_95_reg_10908_reg_n_110;
  wire temp_95_reg_10908_reg_n_111;
  wire temp_95_reg_10908_reg_n_112;
  wire temp_95_reg_10908_reg_n_113;
  wire temp_95_reg_10908_reg_n_114;
  wire temp_95_reg_10908_reg_n_115;
  wire temp_95_reg_10908_reg_n_116;
  wire temp_95_reg_10908_reg_n_117;
  wire temp_95_reg_10908_reg_n_118;
  wire temp_95_reg_10908_reg_n_119;
  wire temp_95_reg_10908_reg_n_120;
  wire temp_95_reg_10908_reg_n_121;
  wire temp_95_reg_10908_reg_n_122;
  wire temp_95_reg_10908_reg_n_123;
  wire temp_95_reg_10908_reg_n_124;
  wire temp_95_reg_10908_reg_n_125;
  wire temp_95_reg_10908_reg_n_126;
  wire temp_95_reg_10908_reg_n_127;
  wire temp_95_reg_10908_reg_n_128;
  wire temp_95_reg_10908_reg_n_129;
  wire temp_95_reg_10908_reg_n_130;
  wire temp_95_reg_10908_reg_n_131;
  wire temp_95_reg_10908_reg_n_132;
  wire temp_95_reg_10908_reg_n_133;
  wire temp_95_reg_10908_reg_n_134;
  wire temp_95_reg_10908_reg_n_135;
  wire temp_95_reg_10908_reg_n_136;
  wire temp_95_reg_10908_reg_n_137;
  wire temp_95_reg_10908_reg_n_138;
  wire temp_95_reg_10908_reg_n_139;
  wire temp_95_reg_10908_reg_n_140;
  wire temp_95_reg_10908_reg_n_141;
  wire temp_95_reg_10908_reg_n_142;
  wire temp_95_reg_10908_reg_n_143;
  wire temp_95_reg_10908_reg_n_144;
  wire temp_95_reg_10908_reg_n_145;
  wire temp_95_reg_10908_reg_n_146;
  wire temp_95_reg_10908_reg_n_147;
  wire temp_95_reg_10908_reg_n_148;
  wire temp_95_reg_10908_reg_n_149;
  wire temp_95_reg_10908_reg_n_150;
  wire temp_95_reg_10908_reg_n_151;
  wire temp_95_reg_10908_reg_n_152;
  wire temp_95_reg_10908_reg_n_153;
  wire temp_95_reg_10908_reg_n_154;
  wire temp_95_reg_10908_reg_n_155;
  wire temp_95_reg_10908_reg_n_156;
  wire temp_98_reg_10923_reg_n_101;
  wire temp_98_reg_10923_reg_n_102;
  wire temp_98_reg_10923_reg_n_103;
  wire temp_98_reg_10923_reg_n_104;
  wire temp_98_reg_10923_reg_n_105;
  wire temp_98_reg_10923_reg_n_106;
  wire temp_98_reg_10923_reg_n_107;
  wire temp_98_reg_10923_reg_n_108;
  wire temp_98_reg_10923_reg_n_109;
  wire temp_98_reg_10923_reg_n_110;
  wire temp_98_reg_10923_reg_n_111;
  wire temp_98_reg_10923_reg_n_112;
  wire temp_98_reg_10923_reg_n_113;
  wire temp_98_reg_10923_reg_n_114;
  wire temp_98_reg_10923_reg_n_115;
  wire temp_98_reg_10923_reg_n_116;
  wire temp_98_reg_10923_reg_n_117;
  wire temp_98_reg_10923_reg_n_118;
  wire temp_98_reg_10923_reg_n_119;
  wire temp_98_reg_10923_reg_n_120;
  wire temp_98_reg_10923_reg_n_121;
  wire temp_98_reg_10923_reg_n_122;
  wire temp_98_reg_10923_reg_n_123;
  wire temp_98_reg_10923_reg_n_124;
  wire temp_98_reg_10923_reg_n_125;
  wire temp_98_reg_10923_reg_n_126;
  wire temp_98_reg_10923_reg_n_127;
  wire temp_98_reg_10923_reg_n_128;
  wire temp_98_reg_10923_reg_n_129;
  wire temp_98_reg_10923_reg_n_130;
  wire temp_98_reg_10923_reg_n_131;
  wire temp_98_reg_10923_reg_n_132;
  wire temp_98_reg_10923_reg_n_133;
  wire temp_98_reg_10923_reg_n_134;
  wire temp_98_reg_10923_reg_n_135;
  wire temp_98_reg_10923_reg_n_136;
  wire temp_98_reg_10923_reg_n_137;
  wire temp_98_reg_10923_reg_n_138;
  wire temp_98_reg_10923_reg_n_139;
  wire temp_98_reg_10923_reg_n_140;
  wire temp_98_reg_10923_reg_n_141;
  wire temp_98_reg_10923_reg_n_142;
  wire temp_98_reg_10923_reg_n_143;
  wire temp_98_reg_10923_reg_n_144;
  wire temp_98_reg_10923_reg_n_145;
  wire temp_98_reg_10923_reg_n_146;
  wire temp_98_reg_10923_reg_n_147;
  wire temp_98_reg_10923_reg_n_148;
  wire temp_98_reg_10923_reg_n_149;
  wire temp_98_reg_10923_reg_n_150;
  wire temp_98_reg_10923_reg_n_151;
  wire temp_98_reg_10923_reg_n_152;
  wire temp_98_reg_10923_reg_n_153;
  wire temp_98_reg_10923_reg_n_154;
  wire temp_98_reg_10923_reg_n_155;
  wire temp_98_reg_10923_reg_n_156;
  wire temp_9_reg_10138_reg_n_101;
  wire temp_9_reg_10138_reg_n_102;
  wire temp_9_reg_10138_reg_n_103;
  wire temp_9_reg_10138_reg_n_104;
  wire temp_9_reg_10138_reg_n_105;
  wire temp_9_reg_10138_reg_n_106;
  wire temp_9_reg_10138_reg_n_107;
  wire temp_9_reg_10138_reg_n_108;
  wire temp_9_reg_10138_reg_n_109;
  wire temp_9_reg_10138_reg_n_110;
  wire temp_9_reg_10138_reg_n_111;
  wire temp_9_reg_10138_reg_n_112;
  wire temp_9_reg_10138_reg_n_113;
  wire temp_9_reg_10138_reg_n_114;
  wire temp_9_reg_10138_reg_n_115;
  wire temp_9_reg_10138_reg_n_116;
  wire temp_9_reg_10138_reg_n_117;
  wire temp_9_reg_10138_reg_n_118;
  wire temp_9_reg_10138_reg_n_119;
  wire temp_9_reg_10138_reg_n_120;
  wire temp_9_reg_10138_reg_n_121;
  wire temp_9_reg_10138_reg_n_122;
  wire temp_9_reg_10138_reg_n_123;
  wire temp_9_reg_10138_reg_n_124;
  wire temp_9_reg_10138_reg_n_125;
  wire temp_9_reg_10138_reg_n_126;
  wire temp_9_reg_10138_reg_n_127;
  wire temp_9_reg_10138_reg_n_128;
  wire temp_9_reg_10138_reg_n_129;
  wire temp_9_reg_10138_reg_n_130;
  wire temp_9_reg_10138_reg_n_131;
  wire temp_9_reg_10138_reg_n_132;
  wire temp_9_reg_10138_reg_n_133;
  wire temp_9_reg_10138_reg_n_134;
  wire temp_9_reg_10138_reg_n_135;
  wire temp_9_reg_10138_reg_n_136;
  wire temp_9_reg_10138_reg_n_137;
  wire temp_9_reg_10138_reg_n_138;
  wire temp_9_reg_10138_reg_n_139;
  wire temp_9_reg_10138_reg_n_140;
  wire temp_9_reg_10138_reg_n_141;
  wire temp_9_reg_10138_reg_n_142;
  wire temp_9_reg_10138_reg_n_143;
  wire temp_9_reg_10138_reg_n_144;
  wire temp_9_reg_10138_reg_n_145;
  wire temp_9_reg_10138_reg_n_146;
  wire temp_9_reg_10138_reg_n_147;
  wire temp_9_reg_10138_reg_n_148;
  wire temp_9_reg_10138_reg_n_149;
  wire temp_9_reg_10138_reg_n_150;
  wire temp_9_reg_10138_reg_n_151;
  wire temp_9_reg_10138_reg_n_152;
  wire temp_9_reg_10138_reg_n_153;
  wire temp_9_reg_10138_reg_n_154;
  wire temp_9_reg_10138_reg_n_155;
  wire temp_9_reg_10138_reg_n_156;
  wire [7:0]tmp102_fu_7158_p2;
  wire [7:0]tmp102_reg_11338;
  wire [7:0]tmp106_fu_7239_p2;
  wire tmp107_reg_113430;
  wire tmp107_reg_11343_reg_n_101;
  wire tmp107_reg_11343_reg_n_102;
  wire tmp107_reg_11343_reg_n_103;
  wire tmp107_reg_11343_reg_n_104;
  wire tmp107_reg_11343_reg_n_105;
  wire tmp107_reg_11343_reg_n_106;
  wire tmp107_reg_11343_reg_n_107;
  wire tmp107_reg_11343_reg_n_108;
  wire tmp108_reg_11348_reg_n_101;
  wire tmp108_reg_11348_reg_n_102;
  wire tmp108_reg_11348_reg_n_103;
  wire tmp108_reg_11348_reg_n_104;
  wire tmp108_reg_11348_reg_n_105;
  wire tmp108_reg_11348_reg_n_106;
  wire tmp108_reg_11348_reg_n_107;
  wire tmp108_reg_11348_reg_n_108;
  wire tmp10_reg_11203_reg_n_101;
  wire tmp10_reg_11203_reg_n_102;
  wire tmp10_reg_11203_reg_n_103;
  wire tmp10_reg_11203_reg_n_104;
  wire tmp10_reg_11203_reg_n_105;
  wire tmp10_reg_11203_reg_n_106;
  wire tmp10_reg_11203_reg_n_107;
  wire tmp10_reg_11203_reg_n_108;
  wire [7:0]tmp111_fu_7162_p2;
  wire [7:0]tmp111_reg_11353;
  wire [7:0]tmp115_fu_7248_p2;
  wire tmp116_reg_11358_reg_n_101;
  wire tmp116_reg_11358_reg_n_102;
  wire tmp116_reg_11358_reg_n_103;
  wire tmp116_reg_11358_reg_n_104;
  wire tmp116_reg_11358_reg_n_105;
  wire tmp116_reg_11358_reg_n_106;
  wire tmp116_reg_11358_reg_n_107;
  wire tmp116_reg_11358_reg_n_108;
  wire tmp117_reg_11363_reg_n_101;
  wire tmp117_reg_11363_reg_n_102;
  wire tmp117_reg_11363_reg_n_103;
  wire tmp117_reg_11363_reg_n_104;
  wire tmp117_reg_11363_reg_n_105;
  wire tmp117_reg_11363_reg_n_106;
  wire tmp117_reg_11363_reg_n_107;
  wire tmp117_reg_11363_reg_n_108;
  wire [7:0]tmp119_fu_7302_p2;
  wire [7:0]tmp119_reg_11423;
  wire \tmp119_reg_11423[3]_i_2_n_3 ;
  wire \tmp119_reg_11423[3]_i_3_n_3 ;
  wire \tmp119_reg_11423[3]_i_4_n_3 ;
  wire \tmp119_reg_11423[3]_i_5_n_3 ;
  wire \tmp119_reg_11423[3]_i_6_n_3 ;
  wire \tmp119_reg_11423[3]_i_7_n_3 ;
  wire \tmp119_reg_11423[3]_i_8_n_3 ;
  wire \tmp119_reg_11423[7]_i_16_n_3 ;
  wire \tmp119_reg_11423[7]_i_17_n_3 ;
  wire \tmp119_reg_11423[7]_i_18_n_3 ;
  wire \tmp119_reg_11423[7]_i_19_n_3 ;
  wire \tmp119_reg_11423[7]_i_1_n_3 ;
  wire \tmp119_reg_11423[7]_i_20_n_3 ;
  wire \tmp119_reg_11423[7]_i_21_n_3 ;
  wire \tmp119_reg_11423[7]_i_22_n_3 ;
  wire \tmp119_reg_11423[7]_i_23_n_3 ;
  wire \tmp119_reg_11423[7]_i_24_n_3 ;
  wire \tmp119_reg_11423[7]_i_25_n_3 ;
  wire \tmp119_reg_11423[7]_i_26_n_3 ;
  wire \tmp119_reg_11423[7]_i_27_n_3 ;
  wire \tmp119_reg_11423[7]_i_28_n_3 ;
  wire \tmp119_reg_11423[7]_i_29_n_3 ;
  wire \tmp119_reg_11423[7]_i_30_n_3 ;
  wire \tmp119_reg_11423[7]_i_31_n_3 ;
  wire \tmp119_reg_11423[7]_i_32_n_3 ;
  wire \tmp119_reg_11423[7]_i_33_n_3 ;
  wire \tmp119_reg_11423[7]_i_34_n_3 ;
  wire \tmp119_reg_11423[7]_i_35_n_3 ;
  wire \tmp119_reg_11423[7]_i_36_n_3 ;
  wire \tmp119_reg_11423[7]_i_37_n_3 ;
  wire \tmp119_reg_11423[7]_i_38_n_3 ;
  wire \tmp119_reg_11423[7]_i_39_n_3 ;
  wire \tmp119_reg_11423[7]_i_3_n_3 ;
  wire \tmp119_reg_11423[7]_i_40_n_3 ;
  wire \tmp119_reg_11423[7]_i_41_n_3 ;
  wire \tmp119_reg_11423[7]_i_42_n_3 ;
  wire \tmp119_reg_11423[7]_i_43_n_3 ;
  wire \tmp119_reg_11423[7]_i_44_n_3 ;
  wire \tmp119_reg_11423[7]_i_45_n_3 ;
  wire \tmp119_reg_11423[7]_i_46_n_3 ;
  wire \tmp119_reg_11423[7]_i_47_n_3 ;
  wire \tmp119_reg_11423[7]_i_48_n_3 ;
  wire \tmp119_reg_11423[7]_i_49_n_3 ;
  wire \tmp119_reg_11423[7]_i_4_n_3 ;
  wire \tmp119_reg_11423[7]_i_50_n_3 ;
  wire \tmp119_reg_11423[7]_i_51_n_3 ;
  wire \tmp119_reg_11423[7]_i_54_n_3 ;
  wire \tmp119_reg_11423[7]_i_55_n_3 ;
  wire \tmp119_reg_11423[7]_i_56_n_3 ;
  wire \tmp119_reg_11423[7]_i_57_n_3 ;
  wire \tmp119_reg_11423[7]_i_58_n_3 ;
  wire \tmp119_reg_11423[7]_i_59_n_3 ;
  wire \tmp119_reg_11423[7]_i_5_n_3 ;
  wire \tmp119_reg_11423[7]_i_60_n_3 ;
  wire \tmp119_reg_11423[7]_i_61_n_3 ;
  wire \tmp119_reg_11423[7]_i_6_n_3 ;
  wire \tmp119_reg_11423[7]_i_7_n_3 ;
  wire \tmp119_reg_11423[7]_i_8_n_3 ;
  wire \tmp119_reg_11423[7]_i_9_n_3 ;
  wire \tmp119_reg_11423_reg[3]_i_1_n_3 ;
  wire \tmp119_reg_11423_reg[3]_i_1_n_4 ;
  wire \tmp119_reg_11423_reg[3]_i_1_n_5 ;
  wire \tmp119_reg_11423_reg[3]_i_1_n_6 ;
  wire \tmp119_reg_11423_reg[7]_i_10_n_10 ;
  wire \tmp119_reg_11423_reg[7]_i_10_n_4 ;
  wire \tmp119_reg_11423_reg[7]_i_10_n_5 ;
  wire \tmp119_reg_11423_reg[7]_i_10_n_6 ;
  wire \tmp119_reg_11423_reg[7]_i_10_n_7 ;
  wire \tmp119_reg_11423_reg[7]_i_10_n_8 ;
  wire \tmp119_reg_11423_reg[7]_i_10_n_9 ;
  wire \tmp119_reg_11423_reg[7]_i_11_n_10 ;
  wire \tmp119_reg_11423_reg[7]_i_11_n_4 ;
  wire \tmp119_reg_11423_reg[7]_i_11_n_5 ;
  wire \tmp119_reg_11423_reg[7]_i_11_n_6 ;
  wire \tmp119_reg_11423_reg[7]_i_11_n_7 ;
  wire \tmp119_reg_11423_reg[7]_i_11_n_8 ;
  wire \tmp119_reg_11423_reg[7]_i_11_n_9 ;
  wire \tmp119_reg_11423_reg[7]_i_12_n_4 ;
  wire \tmp119_reg_11423_reg[7]_i_12_n_5 ;
  wire \tmp119_reg_11423_reg[7]_i_12_n_6 ;
  wire \tmp119_reg_11423_reg[7]_i_13_n_10 ;
  wire \tmp119_reg_11423_reg[7]_i_13_n_3 ;
  wire \tmp119_reg_11423_reg[7]_i_13_n_4 ;
  wire \tmp119_reg_11423_reg[7]_i_13_n_5 ;
  wire \tmp119_reg_11423_reg[7]_i_13_n_6 ;
  wire \tmp119_reg_11423_reg[7]_i_13_n_7 ;
  wire \tmp119_reg_11423_reg[7]_i_13_n_8 ;
  wire \tmp119_reg_11423_reg[7]_i_13_n_9 ;
  wire \tmp119_reg_11423_reg[7]_i_14_n_10 ;
  wire \tmp119_reg_11423_reg[7]_i_14_n_3 ;
  wire \tmp119_reg_11423_reg[7]_i_14_n_4 ;
  wire \tmp119_reg_11423_reg[7]_i_14_n_5 ;
  wire \tmp119_reg_11423_reg[7]_i_14_n_6 ;
  wire \tmp119_reg_11423_reg[7]_i_14_n_7 ;
  wire \tmp119_reg_11423_reg[7]_i_14_n_8 ;
  wire \tmp119_reg_11423_reg[7]_i_14_n_9 ;
  wire \tmp119_reg_11423_reg[7]_i_15_n_3 ;
  wire \tmp119_reg_11423_reg[7]_i_15_n_4 ;
  wire \tmp119_reg_11423_reg[7]_i_15_n_5 ;
  wire \tmp119_reg_11423_reg[7]_i_15_n_6 ;
  wire \tmp119_reg_11423_reg[7]_i_2_n_4 ;
  wire \tmp119_reg_11423_reg[7]_i_2_n_5 ;
  wire \tmp119_reg_11423_reg[7]_i_2_n_6 ;
  wire \tmp119_reg_11423_reg[7]_i_52_n_4 ;
  wire \tmp119_reg_11423_reg[7]_i_52_n_5 ;
  wire \tmp119_reg_11423_reg[7]_i_52_n_6 ;
  wire \tmp119_reg_11423_reg[7]_i_53_n_3 ;
  wire \tmp119_reg_11423_reg[7]_i_53_n_4 ;
  wire \tmp119_reg_11423_reg[7]_i_53_n_5 ;
  wire \tmp119_reg_11423_reg[7]_i_53_n_6 ;
  wire [7:0]tmp121_fu_7170_p2;
  wire [7:0]tmp121_reg_11368;
  wire \tmp121_reg_11368[3]_i_2_n_3 ;
  wire \tmp121_reg_11368[3]_i_3_n_3 ;
  wire \tmp121_reg_11368[3]_i_4_n_3 ;
  wire \tmp121_reg_11368[3]_i_5_n_3 ;
  wire \tmp121_reg_11368[7]_i_2_n_3 ;
  wire \tmp121_reg_11368[7]_i_3_n_3 ;
  wire \tmp121_reg_11368[7]_i_4_n_3 ;
  wire \tmp121_reg_11368[7]_i_5_n_3 ;
  wire \tmp121_reg_11368_reg[3]_i_1_n_3 ;
  wire \tmp121_reg_11368_reg[3]_i_1_n_4 ;
  wire \tmp121_reg_11368_reg[3]_i_1_n_5 ;
  wire \tmp121_reg_11368_reg[3]_i_1_n_6 ;
  wire \tmp121_reg_11368_reg[7]_i_1_n_4 ;
  wire \tmp121_reg_11368_reg[7]_i_1_n_5 ;
  wire \tmp121_reg_11368_reg[7]_i_1_n_6 ;
  wire [7:0]tmp122_fu_7066_p2;
  wire [7:0]tmp122_reg_11268;
  wire [7:0]tmp126_fu_7166_p2;
  wire tmp129_reg_11273_reg_n_109;
  wire tmp129_reg_11273_reg_n_110;
  wire tmp129_reg_11273_reg_n_111;
  wire tmp129_reg_11273_reg_n_112;
  wire tmp129_reg_11273_reg_n_113;
  wire tmp129_reg_11273_reg_n_114;
  wire tmp129_reg_11273_reg_n_115;
  wire tmp129_reg_11273_reg_n_116;
  wire tmp129_reg_11273_reg_n_117;
  wire tmp129_reg_11273_reg_n_118;
  wire tmp129_reg_11273_reg_n_119;
  wire tmp129_reg_11273_reg_n_120;
  wire tmp129_reg_11273_reg_n_121;
  wire tmp129_reg_11273_reg_n_122;
  wire tmp129_reg_11273_reg_n_123;
  wire tmp129_reg_11273_reg_n_124;
  wire tmp129_reg_11273_reg_n_125;
  wire tmp129_reg_11273_reg_n_126;
  wire tmp129_reg_11273_reg_n_127;
  wire tmp129_reg_11273_reg_n_128;
  wire tmp129_reg_11273_reg_n_129;
  wire tmp129_reg_11273_reg_n_130;
  wire tmp129_reg_11273_reg_n_131;
  wire tmp129_reg_11273_reg_n_132;
  wire tmp129_reg_11273_reg_n_133;
  wire tmp129_reg_11273_reg_n_134;
  wire tmp129_reg_11273_reg_n_135;
  wire tmp129_reg_11273_reg_n_136;
  wire tmp129_reg_11273_reg_n_137;
  wire tmp129_reg_11273_reg_n_138;
  wire tmp129_reg_11273_reg_n_139;
  wire tmp129_reg_11273_reg_n_140;
  wire tmp129_reg_11273_reg_n_141;
  wire tmp129_reg_11273_reg_n_142;
  wire tmp129_reg_11273_reg_n_143;
  wire tmp129_reg_11273_reg_n_144;
  wire tmp129_reg_11273_reg_n_145;
  wire tmp129_reg_11273_reg_n_146;
  wire tmp129_reg_11273_reg_n_147;
  wire tmp129_reg_11273_reg_n_148;
  wire tmp129_reg_11273_reg_n_149;
  wire tmp129_reg_11273_reg_n_150;
  wire tmp129_reg_11273_reg_n_151;
  wire tmp129_reg_11273_reg_n_152;
  wire tmp129_reg_11273_reg_n_153;
  wire tmp129_reg_11273_reg_n_154;
  wire tmp129_reg_11273_reg_n_155;
  wire tmp129_reg_11273_reg_n_156;
  wire [7:0]tmp131_fu_7175_p2;
  wire [7:0]tmp131_reg_11373;
  wire [7:0]tmp135_fu_7179_p2;
  wire [7:0]tmp135_reg_11378;
  wire [7:0]tmp13_fu_7038_p2;
  wire [7:0]tmp13_reg_11208;
  wire [7:0]tmp141_fu_7183_p2;
  wire [7:0]tmp141_reg_11383;
  wire [7:0]tmp145_fu_7278_p2;
  wire tmp146_reg_11388_reg_n_101;
  wire tmp146_reg_11388_reg_n_102;
  wire tmp146_reg_11388_reg_n_103;
  wire tmp146_reg_11388_reg_n_104;
  wire tmp146_reg_11388_reg_n_105;
  wire tmp146_reg_11388_reg_n_106;
  wire tmp146_reg_11388_reg_n_107;
  wire tmp146_reg_11388_reg_n_108;
  wire tmp147_reg_11393_reg_n_101;
  wire tmp147_reg_11393_reg_n_102;
  wire tmp147_reg_11393_reg_n_103;
  wire tmp147_reg_11393_reg_n_104;
  wire tmp147_reg_11393_reg_n_105;
  wire tmp147_reg_11393_reg_n_106;
  wire tmp147_reg_11393_reg_n_107;
  wire tmp147_reg_11393_reg_n_108;
  wire [7:0]tmp150_fu_7187_p2;
  wire [7:0]tmp150_reg_11398;
  wire \tmp150_reg_11398[7]_i_1_n_3 ;
  wire [7:0]tmp154_fu_7287_p2;
  wire tmp155_reg_11403_reg_n_101;
  wire tmp155_reg_11403_reg_n_102;
  wire tmp155_reg_11403_reg_n_103;
  wire tmp155_reg_11403_reg_n_104;
  wire tmp155_reg_11403_reg_n_105;
  wire tmp155_reg_11403_reg_n_106;
  wire tmp155_reg_11403_reg_n_107;
  wire tmp155_reg_11403_reg_n_108;
  wire tmp156_reg_11408_reg_n_101;
  wire tmp156_reg_11408_reg_n_102;
  wire tmp156_reg_11408_reg_n_103;
  wire tmp156_reg_11408_reg_n_104;
  wire tmp156_reg_11408_reg_n_105;
  wire tmp156_reg_11408_reg_n_106;
  wire tmp156_reg_11408_reg_n_107;
  wire tmp156_reg_11408_reg_n_108;
  wire [12:4]tmp158_cast_fu_7443_p1;
  wire [7:0]tmp17_fu_7042_p2;
  wire [7:0]tmp17_reg_11213;
  wire [7:0]tmp22_fu_7093_p2;
  wire [7:0]tmp22_reg_11283;
  wire \tmp22_reg_11283[3]_i_2_n_3 ;
  wire \tmp22_reg_11283[3]_i_3_n_3 ;
  wire \tmp22_reg_11283[3]_i_4_n_3 ;
  wire \tmp22_reg_11283[3]_i_5_n_3 ;
  wire \tmp22_reg_11283[7]_i_2_n_3 ;
  wire \tmp22_reg_11283[7]_i_3_n_3 ;
  wire \tmp22_reg_11283[7]_i_4_n_3 ;
  wire \tmp22_reg_11283[7]_i_5_n_3 ;
  wire \tmp22_reg_11283_reg[3]_i_1_n_3 ;
  wire \tmp22_reg_11283_reg[3]_i_1_n_4 ;
  wire \tmp22_reg_11283_reg[3]_i_1_n_5 ;
  wire \tmp22_reg_11283_reg[3]_i_1_n_6 ;
  wire \tmp22_reg_11283_reg[7]_i_1_n_4 ;
  wire \tmp22_reg_11283_reg[7]_i_1_n_5 ;
  wire \tmp22_reg_11283_reg[7]_i_1_n_6 ;
  wire [7:0]tmp23_fu_7046_p2;
  wire [7:0]tmp23_reg_11218;
  wire [7:0]tmp27_fu_7089_p2;
  wire [7:0]tmp2_fu_7083_p2;
  wire [7:0]tmp2_reg_11278;
  wire \tmp2_reg_11278[3]_i_10_n_3 ;
  wire \tmp2_reg_11278[3]_i_2_n_3 ;
  wire \tmp2_reg_11278[3]_i_3_n_3 ;
  wire \tmp2_reg_11278[3]_i_4_n_3 ;
  wire \tmp2_reg_11278[3]_i_5_n_3 ;
  wire \tmp2_reg_11278[3]_i_6_n_3 ;
  wire \tmp2_reg_11278[3]_i_7_n_3 ;
  wire \tmp2_reg_11278[3]_i_8_n_3 ;
  wire \tmp2_reg_11278[3]_i_9_n_3 ;
  wire \tmp2_reg_11278[7]_i_10_n_3 ;
  wire \tmp2_reg_11278[7]_i_12_n_3 ;
  wire \tmp2_reg_11278[7]_i_13_n_3 ;
  wire \tmp2_reg_11278[7]_i_14_n_3 ;
  wire \tmp2_reg_11278[7]_i_15_n_3 ;
  wire \tmp2_reg_11278[7]_i_16_n_3 ;
  wire \tmp2_reg_11278[7]_i_17_n_3 ;
  wire \tmp2_reg_11278[7]_i_18_n_3 ;
  wire \tmp2_reg_11278[7]_i_19_n_3 ;
  wire \tmp2_reg_11278[7]_i_20_n_3 ;
  wire \tmp2_reg_11278[7]_i_21_n_3 ;
  wire \tmp2_reg_11278[7]_i_22_n_3 ;
  wire \tmp2_reg_11278[7]_i_23_n_3 ;
  wire \tmp2_reg_11278[7]_i_2_n_3 ;
  wire \tmp2_reg_11278[7]_i_3_n_3 ;
  wire \tmp2_reg_11278[7]_i_4_n_3 ;
  wire \tmp2_reg_11278[7]_i_5_n_3 ;
  wire \tmp2_reg_11278[7]_i_6_n_3 ;
  wire \tmp2_reg_11278[7]_i_7_n_3 ;
  wire \tmp2_reg_11278[7]_i_8_n_3 ;
  wire \tmp2_reg_11278_reg[3]_i_1_n_3 ;
  wire \tmp2_reg_11278_reg[3]_i_1_n_4 ;
  wire \tmp2_reg_11278_reg[3]_i_1_n_5 ;
  wire \tmp2_reg_11278_reg[3]_i_1_n_6 ;
  wire \tmp2_reg_11278_reg[7]_i_11_n_3 ;
  wire \tmp2_reg_11278_reg[7]_i_11_n_4 ;
  wire \tmp2_reg_11278_reg[7]_i_11_n_5 ;
  wire \tmp2_reg_11278_reg[7]_i_11_n_6 ;
  wire \tmp2_reg_11278_reg[7]_i_1_n_4 ;
  wire \tmp2_reg_11278_reg[7]_i_1_n_5 ;
  wire \tmp2_reg_11278_reg[7]_i_1_n_6 ;
  wire \tmp2_reg_11278_reg[7]_i_9_n_4 ;
  wire \tmp2_reg_11278_reg[7]_i_9_n_5 ;
  wire \tmp2_reg_11278_reg[7]_i_9_n_6 ;
  wire tmp30_reg_11223_reg_n_109;
  wire tmp30_reg_11223_reg_n_110;
  wire tmp30_reg_11223_reg_n_111;
  wire tmp30_reg_11223_reg_n_112;
  wire tmp30_reg_11223_reg_n_113;
  wire tmp30_reg_11223_reg_n_114;
  wire tmp30_reg_11223_reg_n_115;
  wire tmp30_reg_11223_reg_n_116;
  wire tmp30_reg_11223_reg_n_117;
  wire tmp30_reg_11223_reg_n_118;
  wire tmp30_reg_11223_reg_n_119;
  wire tmp30_reg_11223_reg_n_120;
  wire tmp30_reg_11223_reg_n_121;
  wire tmp30_reg_11223_reg_n_122;
  wire tmp30_reg_11223_reg_n_123;
  wire tmp30_reg_11223_reg_n_124;
  wire tmp30_reg_11223_reg_n_125;
  wire tmp30_reg_11223_reg_n_126;
  wire tmp30_reg_11223_reg_n_127;
  wire tmp30_reg_11223_reg_n_128;
  wire tmp30_reg_11223_reg_n_129;
  wire tmp30_reg_11223_reg_n_130;
  wire tmp30_reg_11223_reg_n_131;
  wire tmp30_reg_11223_reg_n_132;
  wire tmp30_reg_11223_reg_n_133;
  wire tmp30_reg_11223_reg_n_134;
  wire tmp30_reg_11223_reg_n_135;
  wire tmp30_reg_11223_reg_n_136;
  wire tmp30_reg_11223_reg_n_137;
  wire tmp30_reg_11223_reg_n_138;
  wire tmp30_reg_11223_reg_n_139;
  wire tmp30_reg_11223_reg_n_140;
  wire tmp30_reg_11223_reg_n_141;
  wire tmp30_reg_11223_reg_n_142;
  wire tmp30_reg_11223_reg_n_143;
  wire tmp30_reg_11223_reg_n_144;
  wire tmp30_reg_11223_reg_n_145;
  wire tmp30_reg_11223_reg_n_146;
  wire tmp30_reg_11223_reg_n_147;
  wire tmp30_reg_11223_reg_n_148;
  wire tmp30_reg_11223_reg_n_149;
  wire tmp30_reg_11223_reg_n_150;
  wire tmp30_reg_11223_reg_n_151;
  wire tmp30_reg_11223_reg_n_152;
  wire tmp30_reg_11223_reg_n_153;
  wire tmp30_reg_11223_reg_n_154;
  wire tmp30_reg_11223_reg_n_155;
  wire tmp30_reg_11223_reg_n_156;
  wire [7:0]tmp31_fu_7102_p2;
  wire [7:0]tmp31_reg_11288;
  wire \tmp31_reg_11288[3]_i_2_n_3 ;
  wire \tmp31_reg_11288[3]_i_3_n_3 ;
  wire \tmp31_reg_11288[3]_i_4_n_3 ;
  wire \tmp31_reg_11288[3]_i_5_n_3 ;
  wire \tmp31_reg_11288[7]_i_2_n_3 ;
  wire \tmp31_reg_11288[7]_i_3_n_3 ;
  wire \tmp31_reg_11288[7]_i_4_n_3 ;
  wire \tmp31_reg_11288[7]_i_5_n_3 ;
  wire \tmp31_reg_11288_reg[3]_i_1_n_3 ;
  wire \tmp31_reg_11288_reg[3]_i_1_n_4 ;
  wire \tmp31_reg_11288_reg[3]_i_1_n_5 ;
  wire \tmp31_reg_11288_reg[3]_i_1_n_6 ;
  wire \tmp31_reg_11288_reg[7]_i_1_n_4 ;
  wire \tmp31_reg_11288_reg[7]_i_1_n_5 ;
  wire \tmp31_reg_11288_reg[7]_i_1_n_6 ;
  wire [7:0]tmp32_fu_7050_p2;
  wire [7:0]tmp32_reg_11228;
  wire [7:0]tmp36_fu_7098_p2;
  wire tmp39_reg_11233_reg_n_109;
  wire tmp39_reg_11233_reg_n_110;
  wire tmp39_reg_11233_reg_n_111;
  wire tmp39_reg_11233_reg_n_112;
  wire tmp39_reg_11233_reg_n_113;
  wire tmp39_reg_11233_reg_n_114;
  wire tmp39_reg_11233_reg_n_115;
  wire tmp39_reg_11233_reg_n_116;
  wire tmp39_reg_11233_reg_n_117;
  wire tmp39_reg_11233_reg_n_118;
  wire tmp39_reg_11233_reg_n_119;
  wire tmp39_reg_11233_reg_n_120;
  wire tmp39_reg_11233_reg_n_121;
  wire tmp39_reg_11233_reg_n_122;
  wire tmp39_reg_11233_reg_n_123;
  wire tmp39_reg_11233_reg_n_124;
  wire tmp39_reg_11233_reg_n_125;
  wire tmp39_reg_11233_reg_n_126;
  wire tmp39_reg_11233_reg_n_127;
  wire tmp39_reg_11233_reg_n_128;
  wire tmp39_reg_11233_reg_n_129;
  wire tmp39_reg_11233_reg_n_130;
  wire tmp39_reg_11233_reg_n_131;
  wire tmp39_reg_11233_reg_n_132;
  wire tmp39_reg_11233_reg_n_133;
  wire tmp39_reg_11233_reg_n_134;
  wire tmp39_reg_11233_reg_n_135;
  wire tmp39_reg_11233_reg_n_136;
  wire tmp39_reg_11233_reg_n_137;
  wire tmp39_reg_11233_reg_n_138;
  wire tmp39_reg_11233_reg_n_139;
  wire tmp39_reg_11233_reg_n_140;
  wire tmp39_reg_11233_reg_n_141;
  wire tmp39_reg_11233_reg_n_142;
  wire tmp39_reg_11233_reg_n_143;
  wire tmp39_reg_11233_reg_n_144;
  wire tmp39_reg_11233_reg_n_145;
  wire tmp39_reg_11233_reg_n_146;
  wire tmp39_reg_11233_reg_n_147;
  wire tmp39_reg_11233_reg_n_148;
  wire tmp39_reg_11233_reg_n_149;
  wire tmp39_reg_11233_reg_n_150;
  wire tmp39_reg_11233_reg_n_151;
  wire tmp39_reg_11233_reg_n_152;
  wire tmp39_reg_11233_reg_n_153;
  wire tmp39_reg_11233_reg_n_154;
  wire tmp39_reg_11233_reg_n_155;
  wire tmp39_reg_11233_reg_n_156;
  wire [7:0]tmp42_fu_7111_p2;
  wire [7:0]tmp42_reg_11293;
  wire \tmp42_reg_11293[3]_i_2_n_3 ;
  wire \tmp42_reg_11293[3]_i_3_n_3 ;
  wire \tmp42_reg_11293[3]_i_4_n_3 ;
  wire \tmp42_reg_11293[3]_i_5_n_3 ;
  wire \tmp42_reg_11293[7]_i_2_n_3 ;
  wire \tmp42_reg_11293[7]_i_3_n_3 ;
  wire \tmp42_reg_11293[7]_i_4_n_3 ;
  wire \tmp42_reg_11293[7]_i_5_n_3 ;
  wire \tmp42_reg_11293_reg[3]_i_1_n_3 ;
  wire \tmp42_reg_11293_reg[3]_i_1_n_4 ;
  wire \tmp42_reg_11293_reg[3]_i_1_n_5 ;
  wire \tmp42_reg_11293_reg[3]_i_1_n_6 ;
  wire \tmp42_reg_11293_reg[7]_i_1_n_4 ;
  wire \tmp42_reg_11293_reg[7]_i_1_n_5 ;
  wire \tmp42_reg_11293_reg[7]_i_1_n_6 ;
  wire [7:0]tmp43_fu_7054_p2;
  wire [7:0]tmp43_reg_11238;
  wire [7:0]tmp47_fu_7107_p2;
  wire [7:0]tmp4_fu_7034_p2;
  wire [7:0]tmp4_reg_11193;
  wire tmp50_reg_11243_reg_n_109;
  wire tmp50_reg_11243_reg_n_110;
  wire tmp50_reg_11243_reg_n_111;
  wire tmp50_reg_11243_reg_n_112;
  wire tmp50_reg_11243_reg_n_113;
  wire tmp50_reg_11243_reg_n_114;
  wire tmp50_reg_11243_reg_n_115;
  wire tmp50_reg_11243_reg_n_116;
  wire tmp50_reg_11243_reg_n_117;
  wire tmp50_reg_11243_reg_n_118;
  wire tmp50_reg_11243_reg_n_119;
  wire tmp50_reg_11243_reg_n_120;
  wire tmp50_reg_11243_reg_n_121;
  wire tmp50_reg_11243_reg_n_122;
  wire tmp50_reg_11243_reg_n_123;
  wire tmp50_reg_11243_reg_n_124;
  wire tmp50_reg_11243_reg_n_125;
  wire tmp50_reg_11243_reg_n_126;
  wire tmp50_reg_11243_reg_n_127;
  wire tmp50_reg_11243_reg_n_128;
  wire tmp50_reg_11243_reg_n_129;
  wire tmp50_reg_11243_reg_n_130;
  wire tmp50_reg_11243_reg_n_131;
  wire tmp50_reg_11243_reg_n_132;
  wire tmp50_reg_11243_reg_n_133;
  wire tmp50_reg_11243_reg_n_134;
  wire tmp50_reg_11243_reg_n_135;
  wire tmp50_reg_11243_reg_n_136;
  wire tmp50_reg_11243_reg_n_137;
  wire tmp50_reg_11243_reg_n_138;
  wire tmp50_reg_11243_reg_n_139;
  wire tmp50_reg_11243_reg_n_140;
  wire tmp50_reg_11243_reg_n_141;
  wire tmp50_reg_11243_reg_n_142;
  wire tmp50_reg_11243_reg_n_143;
  wire tmp50_reg_11243_reg_n_144;
  wire tmp50_reg_11243_reg_n_145;
  wire tmp50_reg_11243_reg_n_146;
  wire tmp50_reg_11243_reg_n_147;
  wire tmp50_reg_11243_reg_n_148;
  wire tmp50_reg_11243_reg_n_149;
  wire tmp50_reg_11243_reg_n_150;
  wire tmp50_reg_11243_reg_n_151;
  wire tmp50_reg_11243_reg_n_152;
  wire tmp50_reg_11243_reg_n_153;
  wire tmp50_reg_11243_reg_n_154;
  wire tmp50_reg_11243_reg_n_155;
  wire tmp50_reg_11243_reg_n_156;
  wire [7:0]tmp52_fu_7116_p2;
  wire [7:0]tmp52_reg_11298;
  wire [7:0]tmp56_fu_7120_p2;
  wire [7:0]tmp56_reg_11303;
  wire [7:0]tmp61_fu_7128_p2;
  wire [7:0]tmp61_reg_11308;
  wire \tmp61_reg_11308[3]_i_2_n_3 ;
  wire \tmp61_reg_11308[3]_i_3_n_3 ;
  wire \tmp61_reg_11308[3]_i_4_n_3 ;
  wire \tmp61_reg_11308[3]_i_5_n_3 ;
  wire \tmp61_reg_11308[7]_i_2_n_3 ;
  wire \tmp61_reg_11308[7]_i_3_n_3 ;
  wire \tmp61_reg_11308[7]_i_4_n_3 ;
  wire \tmp61_reg_11308[7]_i_5_n_3 ;
  wire \tmp61_reg_11308_reg[3]_i_1_n_3 ;
  wire \tmp61_reg_11308_reg[3]_i_1_n_4 ;
  wire \tmp61_reg_11308_reg[3]_i_1_n_5 ;
  wire \tmp61_reg_11308_reg[3]_i_1_n_6 ;
  wire \tmp61_reg_11308_reg[7]_i_1_n_4 ;
  wire \tmp61_reg_11308_reg[7]_i_1_n_5 ;
  wire \tmp61_reg_11308_reg[7]_i_1_n_6 ;
  wire [7:0]tmp62_fu_7058_p2;
  wire [7:0]tmp62_reg_11248;
  wire [7:0]tmp66_fu_7124_p2;
  wire tmp69_reg_11253_reg_n_109;
  wire tmp69_reg_11253_reg_n_110;
  wire tmp69_reg_11253_reg_n_111;
  wire tmp69_reg_11253_reg_n_112;
  wire tmp69_reg_11253_reg_n_113;
  wire tmp69_reg_11253_reg_n_114;
  wire tmp69_reg_11253_reg_n_115;
  wire tmp69_reg_11253_reg_n_116;
  wire tmp69_reg_11253_reg_n_117;
  wire tmp69_reg_11253_reg_n_118;
  wire tmp69_reg_11253_reg_n_119;
  wire tmp69_reg_11253_reg_n_120;
  wire tmp69_reg_11253_reg_n_121;
  wire tmp69_reg_11253_reg_n_122;
  wire tmp69_reg_11253_reg_n_123;
  wire tmp69_reg_11253_reg_n_124;
  wire tmp69_reg_11253_reg_n_125;
  wire tmp69_reg_11253_reg_n_126;
  wire tmp69_reg_11253_reg_n_127;
  wire tmp69_reg_11253_reg_n_128;
  wire tmp69_reg_11253_reg_n_129;
  wire tmp69_reg_11253_reg_n_130;
  wire tmp69_reg_11253_reg_n_131;
  wire tmp69_reg_11253_reg_n_132;
  wire tmp69_reg_11253_reg_n_133;
  wire tmp69_reg_11253_reg_n_134;
  wire tmp69_reg_11253_reg_n_135;
  wire tmp69_reg_11253_reg_n_136;
  wire tmp69_reg_11253_reg_n_137;
  wire tmp69_reg_11253_reg_n_138;
  wire tmp69_reg_11253_reg_n_139;
  wire tmp69_reg_11253_reg_n_140;
  wire tmp69_reg_11253_reg_n_141;
  wire tmp69_reg_11253_reg_n_142;
  wire tmp69_reg_11253_reg_n_143;
  wire tmp69_reg_11253_reg_n_144;
  wire tmp69_reg_11253_reg_n_145;
  wire tmp69_reg_11253_reg_n_146;
  wire tmp69_reg_11253_reg_n_147;
  wire tmp69_reg_11253_reg_n_148;
  wire tmp69_reg_11253_reg_n_149;
  wire tmp69_reg_11253_reg_n_150;
  wire tmp69_reg_11253_reg_n_151;
  wire tmp69_reg_11253_reg_n_152;
  wire tmp69_reg_11253_reg_n_153;
  wire tmp69_reg_11253_reg_n_154;
  wire tmp69_reg_11253_reg_n_155;
  wire tmp69_reg_11253_reg_n_156;
  wire [7:0]tmp71_fu_7133_p2;
  wire [7:0]tmp71_reg_11313;
  wire [7:0]tmp75_fu_7137_p2;
  wire [7:0]tmp75_reg_11318;
  wire [7:0]tmp80_fu_7263_p2;
  wire [7:0]tmp80_reg_11418;
  wire \tmp80_reg_11418[3]_i_2_n_3 ;
  wire \tmp80_reg_11418[3]_i_3_n_3 ;
  wire \tmp80_reg_11418[3]_i_4_n_3 ;
  wire \tmp80_reg_11418[3]_i_5_n_3 ;
  wire \tmp80_reg_11418[3]_i_6_n_3 ;
  wire \tmp80_reg_11418[3]_i_7_n_3 ;
  wire \tmp80_reg_11418[3]_i_8_n_3 ;
  wire \tmp80_reg_11418[7]_i_15_n_3 ;
  wire \tmp80_reg_11418[7]_i_16_n_3 ;
  wire \tmp80_reg_11418[7]_i_17_n_3 ;
  wire \tmp80_reg_11418[7]_i_18_n_3 ;
  wire \tmp80_reg_11418[7]_i_19_n_3 ;
  wire \tmp80_reg_11418[7]_i_20_n_3 ;
  wire \tmp80_reg_11418[7]_i_21_n_3 ;
  wire \tmp80_reg_11418[7]_i_22_n_3 ;
  wire \tmp80_reg_11418[7]_i_23_n_3 ;
  wire \tmp80_reg_11418[7]_i_24_n_3 ;
  wire \tmp80_reg_11418[7]_i_25_n_3 ;
  wire \tmp80_reg_11418[7]_i_26_n_3 ;
  wire \tmp80_reg_11418[7]_i_27_n_3 ;
  wire \tmp80_reg_11418[7]_i_28_n_3 ;
  wire \tmp80_reg_11418[7]_i_29_n_3 ;
  wire \tmp80_reg_11418[7]_i_2_n_3 ;
  wire \tmp80_reg_11418[7]_i_30_n_3 ;
  wire \tmp80_reg_11418[7]_i_31_n_3 ;
  wire \tmp80_reg_11418[7]_i_32_n_3 ;
  wire \tmp80_reg_11418[7]_i_33_n_3 ;
  wire \tmp80_reg_11418[7]_i_34_n_3 ;
  wire \tmp80_reg_11418[7]_i_35_n_3 ;
  wire \tmp80_reg_11418[7]_i_36_n_3 ;
  wire \tmp80_reg_11418[7]_i_37_n_3 ;
  wire \tmp80_reg_11418[7]_i_38_n_3 ;
  wire \tmp80_reg_11418[7]_i_39_n_3 ;
  wire \tmp80_reg_11418[7]_i_3_n_3 ;
  wire \tmp80_reg_11418[7]_i_40_n_3 ;
  wire \tmp80_reg_11418[7]_i_41_n_3 ;
  wire \tmp80_reg_11418[7]_i_42_n_3 ;
  wire \tmp80_reg_11418[7]_i_43_n_3 ;
  wire \tmp80_reg_11418[7]_i_44_n_3 ;
  wire \tmp80_reg_11418[7]_i_45_n_3 ;
  wire \tmp80_reg_11418[7]_i_46_n_3 ;
  wire \tmp80_reg_11418[7]_i_47_n_3 ;
  wire \tmp80_reg_11418[7]_i_48_n_3 ;
  wire \tmp80_reg_11418[7]_i_49_n_3 ;
  wire \tmp80_reg_11418[7]_i_4_n_3 ;
  wire \tmp80_reg_11418[7]_i_50_n_3 ;
  wire \tmp80_reg_11418[7]_i_53_n_3 ;
  wire \tmp80_reg_11418[7]_i_54_n_3 ;
  wire \tmp80_reg_11418[7]_i_55_n_3 ;
  wire \tmp80_reg_11418[7]_i_56_n_3 ;
  wire \tmp80_reg_11418[7]_i_57_n_3 ;
  wire \tmp80_reg_11418[7]_i_58_n_3 ;
  wire \tmp80_reg_11418[7]_i_59_n_3 ;
  wire \tmp80_reg_11418[7]_i_5_n_3 ;
  wire \tmp80_reg_11418[7]_i_60_n_3 ;
  wire \tmp80_reg_11418[7]_i_6_n_3 ;
  wire \tmp80_reg_11418[7]_i_7_n_3 ;
  wire \tmp80_reg_11418[7]_i_8_n_3 ;
  wire \tmp80_reg_11418_reg[3]_i_1_n_3 ;
  wire \tmp80_reg_11418_reg[3]_i_1_n_4 ;
  wire \tmp80_reg_11418_reg[3]_i_1_n_5 ;
  wire \tmp80_reg_11418_reg[3]_i_1_n_6 ;
  wire \tmp80_reg_11418_reg[7]_i_10_n_10 ;
  wire \tmp80_reg_11418_reg[7]_i_10_n_4 ;
  wire \tmp80_reg_11418_reg[7]_i_10_n_5 ;
  wire \tmp80_reg_11418_reg[7]_i_10_n_6 ;
  wire \tmp80_reg_11418_reg[7]_i_10_n_7 ;
  wire \tmp80_reg_11418_reg[7]_i_10_n_8 ;
  wire \tmp80_reg_11418_reg[7]_i_10_n_9 ;
  wire \tmp80_reg_11418_reg[7]_i_11_n_4 ;
  wire \tmp80_reg_11418_reg[7]_i_11_n_5 ;
  wire \tmp80_reg_11418_reg[7]_i_11_n_6 ;
  wire \tmp80_reg_11418_reg[7]_i_12_n_10 ;
  wire \tmp80_reg_11418_reg[7]_i_12_n_3 ;
  wire \tmp80_reg_11418_reg[7]_i_12_n_4 ;
  wire \tmp80_reg_11418_reg[7]_i_12_n_5 ;
  wire \tmp80_reg_11418_reg[7]_i_12_n_6 ;
  wire \tmp80_reg_11418_reg[7]_i_12_n_7 ;
  wire \tmp80_reg_11418_reg[7]_i_12_n_8 ;
  wire \tmp80_reg_11418_reg[7]_i_12_n_9 ;
  wire \tmp80_reg_11418_reg[7]_i_13_n_10 ;
  wire \tmp80_reg_11418_reg[7]_i_13_n_3 ;
  wire \tmp80_reg_11418_reg[7]_i_13_n_4 ;
  wire \tmp80_reg_11418_reg[7]_i_13_n_5 ;
  wire \tmp80_reg_11418_reg[7]_i_13_n_6 ;
  wire \tmp80_reg_11418_reg[7]_i_13_n_7 ;
  wire \tmp80_reg_11418_reg[7]_i_13_n_8 ;
  wire \tmp80_reg_11418_reg[7]_i_13_n_9 ;
  wire \tmp80_reg_11418_reg[7]_i_14_n_3 ;
  wire \tmp80_reg_11418_reg[7]_i_14_n_4 ;
  wire \tmp80_reg_11418_reg[7]_i_14_n_5 ;
  wire \tmp80_reg_11418_reg[7]_i_14_n_6 ;
  wire \tmp80_reg_11418_reg[7]_i_1_n_4 ;
  wire \tmp80_reg_11418_reg[7]_i_1_n_5 ;
  wire \tmp80_reg_11418_reg[7]_i_1_n_6 ;
  wire \tmp80_reg_11418_reg[7]_i_51_n_4 ;
  wire \tmp80_reg_11418_reg[7]_i_51_n_5 ;
  wire \tmp80_reg_11418_reg[7]_i_51_n_6 ;
  wire \tmp80_reg_11418_reg[7]_i_52_n_3 ;
  wire \tmp80_reg_11418_reg[7]_i_52_n_4 ;
  wire \tmp80_reg_11418_reg[7]_i_52_n_5 ;
  wire \tmp80_reg_11418_reg[7]_i_52_n_6 ;
  wire \tmp80_reg_11418_reg[7]_i_9_n_10 ;
  wire \tmp80_reg_11418_reg[7]_i_9_n_4 ;
  wire \tmp80_reg_11418_reg[7]_i_9_n_5 ;
  wire \tmp80_reg_11418_reg[7]_i_9_n_6 ;
  wire \tmp80_reg_11418_reg[7]_i_9_n_7 ;
  wire \tmp80_reg_11418_reg[7]_i_9_n_8 ;
  wire \tmp80_reg_11418_reg[7]_i_9_n_9 ;
  wire [7:0]tmp82_fu_7145_p2;
  wire [7:0]tmp82_reg_11323;
  wire \tmp82_reg_11323[3]_i_2_n_3 ;
  wire \tmp82_reg_11323[3]_i_3_n_3 ;
  wire \tmp82_reg_11323[3]_i_4_n_3 ;
  wire \tmp82_reg_11323[3]_i_5_n_3 ;
  wire \tmp82_reg_11323[7]_i_2_n_3 ;
  wire \tmp82_reg_11323[7]_i_3_n_3 ;
  wire \tmp82_reg_11323[7]_i_4_n_3 ;
  wire \tmp82_reg_11323[7]_i_5_n_3 ;
  wire \tmp82_reg_11323_reg[3]_i_1_n_3 ;
  wire \tmp82_reg_11323_reg[3]_i_1_n_4 ;
  wire \tmp82_reg_11323_reg[3]_i_1_n_5 ;
  wire \tmp82_reg_11323_reg[3]_i_1_n_6 ;
  wire \tmp82_reg_11323_reg[7]_i_1_n_4 ;
  wire \tmp82_reg_11323_reg[7]_i_1_n_5 ;
  wire \tmp82_reg_11323_reg[7]_i_1_n_6 ;
  wire [7:0]tmp83_fu_7062_p2;
  wire [7:0]tmp83_reg_11258;
  wire [7:0]tmp87_fu_7141_p2;
  wire [7:0]tmp8_fu_7070_p2;
  wire tmp90_reg_11263_reg_n_109;
  wire tmp90_reg_11263_reg_n_110;
  wire tmp90_reg_11263_reg_n_111;
  wire tmp90_reg_11263_reg_n_112;
  wire tmp90_reg_11263_reg_n_113;
  wire tmp90_reg_11263_reg_n_114;
  wire tmp90_reg_11263_reg_n_115;
  wire tmp90_reg_11263_reg_n_116;
  wire tmp90_reg_11263_reg_n_117;
  wire tmp90_reg_11263_reg_n_118;
  wire tmp90_reg_11263_reg_n_119;
  wire tmp90_reg_11263_reg_n_120;
  wire tmp90_reg_11263_reg_n_121;
  wire tmp90_reg_11263_reg_n_122;
  wire tmp90_reg_11263_reg_n_123;
  wire tmp90_reg_11263_reg_n_124;
  wire tmp90_reg_11263_reg_n_125;
  wire tmp90_reg_11263_reg_n_126;
  wire tmp90_reg_11263_reg_n_127;
  wire tmp90_reg_11263_reg_n_128;
  wire tmp90_reg_11263_reg_n_129;
  wire tmp90_reg_11263_reg_n_130;
  wire tmp90_reg_11263_reg_n_131;
  wire tmp90_reg_11263_reg_n_132;
  wire tmp90_reg_11263_reg_n_133;
  wire tmp90_reg_11263_reg_n_134;
  wire tmp90_reg_11263_reg_n_135;
  wire tmp90_reg_11263_reg_n_136;
  wire tmp90_reg_11263_reg_n_137;
  wire tmp90_reg_11263_reg_n_138;
  wire tmp90_reg_11263_reg_n_139;
  wire tmp90_reg_11263_reg_n_140;
  wire tmp90_reg_11263_reg_n_141;
  wire tmp90_reg_11263_reg_n_142;
  wire tmp90_reg_11263_reg_n_143;
  wire tmp90_reg_11263_reg_n_144;
  wire tmp90_reg_11263_reg_n_145;
  wire tmp90_reg_11263_reg_n_146;
  wire tmp90_reg_11263_reg_n_147;
  wire tmp90_reg_11263_reg_n_148;
  wire tmp90_reg_11263_reg_n_149;
  wire tmp90_reg_11263_reg_n_150;
  wire tmp90_reg_11263_reg_n_151;
  wire tmp90_reg_11263_reg_n_152;
  wire tmp90_reg_11263_reg_n_153;
  wire tmp90_reg_11263_reg_n_154;
  wire tmp90_reg_11263_reg_n_155;
  wire tmp90_reg_11263_reg_n_156;
  wire [7:0]tmp92_fu_7150_p2;
  wire [7:0]tmp92_reg_11328;
  wire [7:0]tmp96_fu_7154_p2;
  wire [7:0]tmp96_reg_11333;
  wire tmp9_reg_11198_reg_n_101;
  wire tmp9_reg_11198_reg_n_102;
  wire tmp9_reg_11198_reg_n_103;
  wire tmp9_reg_11198_reg_n_104;
  wire tmp9_reg_11198_reg_n_105;
  wire tmp9_reg_11198_reg_n_106;
  wire tmp9_reg_11198_reg_n_107;
  wire tmp9_reg_11198_reg_n_108;
  wire [8:1]tmp_1_fu_6138_p3__0;
  wire \tmp_22_cast_reg_8567_reg[5]_rep_n_3 ;
  wire \tmp_22_cast_reg_8567_reg[6]_rep_n_3 ;
  wire \tmp_22_cast_reg_8567_reg[7]_rep_n_3 ;
  wire \tmp_22_cast_reg_8567_reg[8]_rep_n_3 ;
  wire \tmp_22_cast_reg_8567_reg_n_3_[5] ;
  wire \tmp_22_cast_reg_8567_reg_n_3_[6] ;
  wire \tmp_22_cast_reg_8567_reg_n_3_[7] ;
  wire \tmp_22_cast_reg_8567_reg_n_3_[8] ;
  wire \tmp_5_reg_8512_reg[0]_rep_n_3 ;
  wire \tmp_5_reg_8512_reg[1]_rep_n_3 ;
  wire \tmp_5_reg_8512_reg[2]_rep_n_3 ;
  wire \tmp_5_reg_8512_reg[3]_rep_n_3 ;
  wire \tmp_5_reg_8512_reg[4]_rep_n_3 ;
  wire [7:0]tmp_5_reg_8512_reg__1;
  wire [7:7]tmp_8_fu_6302_p2;
  wire [7:0]tmp_8_mid2_v_fu_6474_p3;
  wire [7:0]tmp_8_mid2_v_reg_8089;
  wire [7:0]tmp_8_mid2_v_reg_8089_pp2_iter1_reg;
  wire \tmp_8_mid2_v_reg_8089_pp2_iter3_reg_reg[0]_srl2_n_3 ;
  wire \tmp_8_mid2_v_reg_8089_pp2_iter3_reg_reg[1]_srl2_n_3 ;
  wire \tmp_8_mid2_v_reg_8089_pp2_iter3_reg_reg[2]_srl2_n_3 ;
  wire \tmp_8_mid2_v_reg_8089_pp2_iter3_reg_reg[3]_srl2_n_3 ;
  wire \tmp_8_mid2_v_reg_8089_pp2_iter3_reg_reg[4]_srl2_n_3 ;
  wire \tmp_8_mid2_v_reg_8089_pp2_iter3_reg_reg[5]_srl2_n_3 ;
  wire \tmp_8_mid2_v_reg_8089_pp2_iter3_reg_reg[6]_srl2_n_3 ;
  wire \tmp_8_mid2_v_reg_8089_pp2_iter3_reg_reg[7]_srl2_n_3 ;
  wire [7:0]tmp_8_mid2_v_reg_8089_pp2_iter4_reg;
  wire [7:0]tmp_fu_7224_p2;
  wire [7:0]tmp_reg_11413;
  wire \tmp_reg_11413[3]_i_2_n_3 ;
  wire \tmp_reg_11413[3]_i_3_n_3 ;
  wire \tmp_reg_11413[3]_i_4_n_3 ;
  wire \tmp_reg_11413[3]_i_5_n_3 ;
  wire \tmp_reg_11413[3]_i_6_n_3 ;
  wire \tmp_reg_11413[3]_i_7_n_3 ;
  wire \tmp_reg_11413[3]_i_8_n_3 ;
  wire \tmp_reg_11413[7]_i_15_n_3 ;
  wire \tmp_reg_11413[7]_i_16_n_3 ;
  wire \tmp_reg_11413[7]_i_17_n_3 ;
  wire \tmp_reg_11413[7]_i_18_n_3 ;
  wire \tmp_reg_11413[7]_i_19_n_3 ;
  wire \tmp_reg_11413[7]_i_20_n_3 ;
  wire \tmp_reg_11413[7]_i_21_n_3 ;
  wire \tmp_reg_11413[7]_i_22_n_3 ;
  wire \tmp_reg_11413[7]_i_23_n_3 ;
  wire \tmp_reg_11413[7]_i_24_n_3 ;
  wire \tmp_reg_11413[7]_i_25_n_3 ;
  wire \tmp_reg_11413[7]_i_26_n_3 ;
  wire \tmp_reg_11413[7]_i_27_n_3 ;
  wire \tmp_reg_11413[7]_i_28_n_3 ;
  wire \tmp_reg_11413[7]_i_29_n_3 ;
  wire \tmp_reg_11413[7]_i_2_n_3 ;
  wire \tmp_reg_11413[7]_i_30_n_3 ;
  wire \tmp_reg_11413[7]_i_31_n_3 ;
  wire \tmp_reg_11413[7]_i_32_n_3 ;
  wire \tmp_reg_11413[7]_i_33_n_3 ;
  wire \tmp_reg_11413[7]_i_34_n_3 ;
  wire \tmp_reg_11413[7]_i_35_n_3 ;
  wire \tmp_reg_11413[7]_i_36_n_3 ;
  wire \tmp_reg_11413[7]_i_37_n_3 ;
  wire \tmp_reg_11413[7]_i_38_n_3 ;
  wire \tmp_reg_11413[7]_i_39_n_3 ;
  wire \tmp_reg_11413[7]_i_3_n_3 ;
  wire \tmp_reg_11413[7]_i_40_n_3 ;
  wire \tmp_reg_11413[7]_i_41_n_3 ;
  wire \tmp_reg_11413[7]_i_42_n_3 ;
  wire \tmp_reg_11413[7]_i_43_n_3 ;
  wire \tmp_reg_11413[7]_i_44_n_3 ;
  wire \tmp_reg_11413[7]_i_45_n_3 ;
  wire \tmp_reg_11413[7]_i_46_n_3 ;
  wire \tmp_reg_11413[7]_i_47_n_3 ;
  wire \tmp_reg_11413[7]_i_48_n_3 ;
  wire \tmp_reg_11413[7]_i_49_n_3 ;
  wire \tmp_reg_11413[7]_i_4_n_3 ;
  wire \tmp_reg_11413[7]_i_50_n_3 ;
  wire \tmp_reg_11413[7]_i_51_n_3 ;
  wire \tmp_reg_11413[7]_i_52_n_3 ;
  wire \tmp_reg_11413[7]_i_53_n_3 ;
  wire \tmp_reg_11413[7]_i_54_n_3 ;
  wire \tmp_reg_11413[7]_i_55_n_3 ;
  wire \tmp_reg_11413[7]_i_56_n_3 ;
  wire \tmp_reg_11413[7]_i_5_n_3 ;
  wire \tmp_reg_11413[7]_i_6_n_3 ;
  wire \tmp_reg_11413[7]_i_7_n_3 ;
  wire \tmp_reg_11413[7]_i_8_n_3 ;
  wire \tmp_reg_11413_reg[3]_i_1_n_3 ;
  wire \tmp_reg_11413_reg[3]_i_1_n_4 ;
  wire \tmp_reg_11413_reg[3]_i_1_n_5 ;
  wire \tmp_reg_11413_reg[3]_i_1_n_6 ;
  wire \tmp_reg_11413_reg[7]_i_10_n_10 ;
  wire \tmp_reg_11413_reg[7]_i_10_n_4 ;
  wire \tmp_reg_11413_reg[7]_i_10_n_5 ;
  wire \tmp_reg_11413_reg[7]_i_10_n_6 ;
  wire \tmp_reg_11413_reg[7]_i_10_n_7 ;
  wire \tmp_reg_11413_reg[7]_i_10_n_8 ;
  wire \tmp_reg_11413_reg[7]_i_10_n_9 ;
  wire \tmp_reg_11413_reg[7]_i_11_n_10 ;
  wire \tmp_reg_11413_reg[7]_i_11_n_4 ;
  wire \tmp_reg_11413_reg[7]_i_11_n_5 ;
  wire \tmp_reg_11413_reg[7]_i_11_n_6 ;
  wire \tmp_reg_11413_reg[7]_i_11_n_7 ;
  wire \tmp_reg_11413_reg[7]_i_11_n_8 ;
  wire \tmp_reg_11413_reg[7]_i_11_n_9 ;
  wire \tmp_reg_11413_reg[7]_i_12_n_10 ;
  wire \tmp_reg_11413_reg[7]_i_12_n_3 ;
  wire \tmp_reg_11413_reg[7]_i_12_n_4 ;
  wire \tmp_reg_11413_reg[7]_i_12_n_5 ;
  wire \tmp_reg_11413_reg[7]_i_12_n_6 ;
  wire \tmp_reg_11413_reg[7]_i_12_n_7 ;
  wire \tmp_reg_11413_reg[7]_i_12_n_8 ;
  wire \tmp_reg_11413_reg[7]_i_12_n_9 ;
  wire \tmp_reg_11413_reg[7]_i_13_n_10 ;
  wire \tmp_reg_11413_reg[7]_i_13_n_3 ;
  wire \tmp_reg_11413_reg[7]_i_13_n_4 ;
  wire \tmp_reg_11413_reg[7]_i_13_n_5 ;
  wire \tmp_reg_11413_reg[7]_i_13_n_6 ;
  wire \tmp_reg_11413_reg[7]_i_13_n_7 ;
  wire \tmp_reg_11413_reg[7]_i_13_n_8 ;
  wire \tmp_reg_11413_reg[7]_i_13_n_9 ;
  wire \tmp_reg_11413_reg[7]_i_14_n_10 ;
  wire \tmp_reg_11413_reg[7]_i_14_n_3 ;
  wire \tmp_reg_11413_reg[7]_i_14_n_4 ;
  wire \tmp_reg_11413_reg[7]_i_14_n_5 ;
  wire \tmp_reg_11413_reg[7]_i_14_n_6 ;
  wire \tmp_reg_11413_reg[7]_i_14_n_7 ;
  wire \tmp_reg_11413_reg[7]_i_14_n_8 ;
  wire \tmp_reg_11413_reg[7]_i_14_n_9 ;
  wire \tmp_reg_11413_reg[7]_i_1_n_4 ;
  wire \tmp_reg_11413_reg[7]_i_1_n_5 ;
  wire \tmp_reg_11413_reg[7]_i_1_n_6 ;
  wire \tmp_reg_11413_reg[7]_i_9_n_10 ;
  wire \tmp_reg_11413_reg[7]_i_9_n_4 ;
  wire \tmp_reg_11413_reg[7]_i_9_n_5 ;
  wire \tmp_reg_11413_reg[7]_i_9_n_6 ;
  wire \tmp_reg_11413_reg[7]_i_9_n_7 ;
  wire \tmp_reg_11413_reg[7]_i_9_n_8 ;
  wire \tmp_reg_11413_reg[7]_i_9_n_9 ;
  wire [3:2]\NLW_indvar_flatten1_reg_5854_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_indvar_flatten1_reg_5854_reg[12]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_indvar_flatten2_reg_5887_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_indvar_flatten2_reg_5887_reg[12]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_indvar_flatten6_reg_5821_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_indvar_flatten6_reg_5821_reg[12]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_indvar_flatten_reg_5788_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_indvar_flatten_reg_5788_reg[12]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_last_assign_reg_11460_reg[0]_i_20_CO_UNCONNECTED ;
  wire [3:1]\NLW_last_assign_reg_11460_reg[0]_i_20_O_UNCONNECTED ;
  wire [3:0]\NLW_last_assign_reg_11460_reg[0]_i_9_CO_UNCONNECTED ;
  wire [3:1]\NLW_last_assign_reg_11460_reg[0]_i_9_O_UNCONNECTED ;
  wire NLW_temp_100_reg_10933_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_temp_100_reg_10933_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_temp_100_reg_10933_reg_OVERFLOW_UNCONNECTED;
  wire NLW_temp_100_reg_10933_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_temp_100_reg_10933_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_temp_100_reg_10933_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_temp_100_reg_10933_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_temp_100_reg_10933_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_temp_100_reg_10933_reg_CARRYOUT_UNCONNECTED;
  wire [47:8]NLW_temp_100_reg_10933_reg_P_UNCONNECTED;
  wire NLW_temp_103_reg_10948_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_temp_103_reg_10948_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_temp_103_reg_10948_reg_OVERFLOW_UNCONNECTED;
  wire NLW_temp_103_reg_10948_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_temp_103_reg_10948_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_temp_103_reg_10948_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_temp_103_reg_10948_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_temp_103_reg_10948_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_temp_103_reg_10948_reg_CARRYOUT_UNCONNECTED;
  wire [47:8]NLW_temp_103_reg_10948_reg_P_UNCONNECTED;
  wire NLW_temp_105_reg_10958_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_temp_105_reg_10958_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_temp_105_reg_10958_reg_OVERFLOW_UNCONNECTED;
  wire NLW_temp_105_reg_10958_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_temp_105_reg_10958_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_temp_105_reg_10958_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_temp_105_reg_10958_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_temp_105_reg_10958_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_temp_105_reg_10958_reg_CARRYOUT_UNCONNECTED;
  wire [47:8]NLW_temp_105_reg_10958_reg_P_UNCONNECTED;
  wire NLW_temp_108_reg_10973_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_temp_108_reg_10973_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_temp_108_reg_10973_reg_OVERFLOW_UNCONNECTED;
  wire NLW_temp_108_reg_10973_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_temp_108_reg_10973_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_temp_108_reg_10973_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_temp_108_reg_10973_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_temp_108_reg_10973_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_temp_108_reg_10973_reg_CARRYOUT_UNCONNECTED;
  wire [47:8]NLW_temp_108_reg_10973_reg_P_UNCONNECTED;
  wire NLW_temp_10_reg_10148_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_temp_10_reg_10148_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_temp_10_reg_10148_reg_OVERFLOW_UNCONNECTED;
  wire NLW_temp_10_reg_10148_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_temp_10_reg_10148_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_temp_10_reg_10148_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_temp_10_reg_10148_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_temp_10_reg_10148_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_temp_10_reg_10148_reg_CARRYOUT_UNCONNECTED;
  wire [47:8]NLW_temp_10_reg_10148_reg_P_UNCONNECTED;
  wire NLW_temp_110_reg_10983_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_temp_110_reg_10983_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_temp_110_reg_10983_reg_OVERFLOW_UNCONNECTED;
  wire NLW_temp_110_reg_10983_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_temp_110_reg_10983_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_temp_110_reg_10983_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_temp_110_reg_10983_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_temp_110_reg_10983_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_temp_110_reg_10983_reg_CARRYOUT_UNCONNECTED;
  wire [47:8]NLW_temp_110_reg_10983_reg_P_UNCONNECTED;
  wire NLW_temp_113_reg_10998_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_temp_113_reg_10998_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_temp_113_reg_10998_reg_OVERFLOW_UNCONNECTED;
  wire NLW_temp_113_reg_10998_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_temp_113_reg_10998_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_temp_113_reg_10998_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_temp_113_reg_10998_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_temp_113_reg_10998_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_temp_113_reg_10998_reg_CARRYOUT_UNCONNECTED;
  wire [47:8]NLW_temp_113_reg_10998_reg_P_UNCONNECTED;
  wire NLW_temp_115_reg_11008_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_temp_115_reg_11008_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_temp_115_reg_11008_reg_OVERFLOW_UNCONNECTED;
  wire NLW_temp_115_reg_11008_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_temp_115_reg_11008_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_temp_115_reg_11008_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_temp_115_reg_11008_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_temp_115_reg_11008_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_temp_115_reg_11008_reg_CARRYOUT_UNCONNECTED;
  wire [47:8]NLW_temp_115_reg_11008_reg_P_UNCONNECTED;
  wire NLW_temp_118_reg_11023_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_temp_118_reg_11023_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_temp_118_reg_11023_reg_OVERFLOW_UNCONNECTED;
  wire NLW_temp_118_reg_11023_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_temp_118_reg_11023_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_temp_118_reg_11023_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_temp_118_reg_11023_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_temp_118_reg_11023_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_temp_118_reg_11023_reg_CARRYOUT_UNCONNECTED;
  wire [47:8]NLW_temp_118_reg_11023_reg_P_UNCONNECTED;
  wire NLW_temp_120_reg_10373_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_temp_120_reg_10373_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_temp_120_reg_10373_reg_OVERFLOW_UNCONNECTED;
  wire NLW_temp_120_reg_10373_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_temp_120_reg_10373_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_temp_120_reg_10373_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_temp_120_reg_10373_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_temp_120_reg_10373_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_temp_120_reg_10373_reg_CARRYOUT_UNCONNECTED;
  wire [47:8]NLW_temp_120_reg_10373_reg_P_UNCONNECTED;
  wire NLW_temp_123_reg_10388_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_temp_123_reg_10388_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_temp_123_reg_10388_reg_OVERFLOW_UNCONNECTED;
  wire NLW_temp_123_reg_10388_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_temp_123_reg_10388_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_temp_123_reg_10388_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_temp_123_reg_10388_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_temp_123_reg_10388_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_temp_123_reg_10388_reg_CARRYOUT_UNCONNECTED;
  wire [47:8]NLW_temp_123_reg_10388_reg_P_UNCONNECTED;
  wire NLW_temp_125_reg_11033_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_temp_125_reg_11033_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_temp_125_reg_11033_reg_OVERFLOW_UNCONNECTED;
  wire NLW_temp_125_reg_11033_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_temp_125_reg_11033_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_temp_125_reg_11033_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_temp_125_reg_11033_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_temp_125_reg_11033_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_temp_125_reg_11033_reg_CARRYOUT_UNCONNECTED;
  wire [47:8]NLW_temp_125_reg_11033_reg_P_UNCONNECTED;
  wire NLW_temp_128_reg_10398_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_temp_128_reg_10398_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_temp_128_reg_10398_reg_OVERFLOW_UNCONNECTED;
  wire NLW_temp_128_reg_10398_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_temp_128_reg_10398_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_temp_128_reg_10398_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_temp_128_reg_10398_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_temp_128_reg_10398_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_temp_128_reg_10398_reg_CARRYOUT_UNCONNECTED;
  wire [47:8]NLW_temp_128_reg_10398_reg_P_UNCONNECTED;
  wire NLW_temp_130_reg_11048_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_temp_130_reg_11048_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_temp_130_reg_11048_reg_OVERFLOW_UNCONNECTED;
  wire NLW_temp_130_reg_11048_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_temp_130_reg_11048_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_temp_130_reg_11048_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_temp_130_reg_11048_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_temp_130_reg_11048_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_temp_130_reg_11048_reg_CARRYOUT_UNCONNECTED;
  wire [47:8]NLW_temp_130_reg_11048_reg_P_UNCONNECTED;
  wire NLW_temp_133_reg_11063_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_temp_133_reg_11063_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_temp_133_reg_11063_reg_OVERFLOW_UNCONNECTED;
  wire NLW_temp_133_reg_11063_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_temp_133_reg_11063_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_temp_133_reg_11063_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_temp_133_reg_11063_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_temp_133_reg_11063_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_temp_133_reg_11063_reg_CARRYOUT_UNCONNECTED;
  wire [47:8]NLW_temp_133_reg_11063_reg_P_UNCONNECTED;
  wire NLW_temp_135_reg_11073_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_temp_135_reg_11073_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_temp_135_reg_11073_reg_OVERFLOW_UNCONNECTED;
  wire NLW_temp_135_reg_11073_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_temp_135_reg_11073_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_temp_135_reg_11073_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_temp_135_reg_11073_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_temp_135_reg_11073_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_temp_135_reg_11073_reg_CARRYOUT_UNCONNECTED;
  wire [47:8]NLW_temp_135_reg_11073_reg_P_UNCONNECTED;
  wire NLW_temp_138_reg_11088_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_temp_138_reg_11088_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_temp_138_reg_11088_reg_OVERFLOW_UNCONNECTED;
  wire NLW_temp_138_reg_11088_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_temp_138_reg_11088_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_temp_138_reg_11088_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_temp_138_reg_11088_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_temp_138_reg_11088_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_temp_138_reg_11088_reg_CARRYOUT_UNCONNECTED;
  wire [47:8]NLW_temp_138_reg_11088_reg_P_UNCONNECTED;
  wire NLW_temp_13_reg_10163_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_temp_13_reg_10163_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_temp_13_reg_10163_reg_OVERFLOW_UNCONNECTED;
  wire NLW_temp_13_reg_10163_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_temp_13_reg_10163_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_temp_13_reg_10163_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_temp_13_reg_10163_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_temp_13_reg_10163_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_temp_13_reg_10163_reg_CARRYOUT_UNCONNECTED;
  wire [47:8]NLW_temp_13_reg_10163_reg_P_UNCONNECTED;
  wire NLW_temp_140_reg_11098_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_temp_140_reg_11098_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_temp_140_reg_11098_reg_OVERFLOW_UNCONNECTED;
  wire NLW_temp_140_reg_11098_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_temp_140_reg_11098_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_temp_140_reg_11098_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_temp_140_reg_11098_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_temp_140_reg_11098_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_temp_140_reg_11098_reg_CARRYOUT_UNCONNECTED;
  wire [47:8]NLW_temp_140_reg_11098_reg_P_UNCONNECTED;
  wire NLW_temp_143_reg_11113_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_temp_143_reg_11113_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_temp_143_reg_11113_reg_OVERFLOW_UNCONNECTED;
  wire NLW_temp_143_reg_11113_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_temp_143_reg_11113_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_temp_143_reg_11113_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_temp_143_reg_11113_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_temp_143_reg_11113_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_temp_143_reg_11113_reg_CARRYOUT_UNCONNECTED;
  wire [47:8]NLW_temp_143_reg_11113_reg_P_UNCONNECTED;
  wire NLW_temp_145_reg_11123_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_temp_145_reg_11123_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_temp_145_reg_11123_reg_OVERFLOW_UNCONNECTED;
  wire NLW_temp_145_reg_11123_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_temp_145_reg_11123_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_temp_145_reg_11123_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_temp_145_reg_11123_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_temp_145_reg_11123_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_temp_145_reg_11123_reg_CARRYOUT_UNCONNECTED;
  wire [47:8]NLW_temp_145_reg_11123_reg_P_UNCONNECTED;
  wire NLW_temp_148_reg_11138_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_temp_148_reg_11138_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_temp_148_reg_11138_reg_OVERFLOW_UNCONNECTED;
  wire NLW_temp_148_reg_11138_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_temp_148_reg_11138_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_temp_148_reg_11138_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_temp_148_reg_11138_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_temp_148_reg_11138_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_temp_148_reg_11138_reg_CARRYOUT_UNCONNECTED;
  wire [47:8]NLW_temp_148_reg_11138_reg_P_UNCONNECTED;
  wire NLW_temp_150_reg_11148_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_temp_150_reg_11148_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_temp_150_reg_11148_reg_OVERFLOW_UNCONNECTED;
  wire NLW_temp_150_reg_11148_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_temp_150_reg_11148_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_temp_150_reg_11148_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_temp_150_reg_11148_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_temp_150_reg_11148_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_temp_150_reg_11148_reg_CARRYOUT_UNCONNECTED;
  wire [47:8]NLW_temp_150_reg_11148_reg_P_UNCONNECTED;
  wire NLW_temp_153_reg_11163_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_temp_153_reg_11163_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_temp_153_reg_11163_reg_OVERFLOW_UNCONNECTED;
  wire NLW_temp_153_reg_11163_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_temp_153_reg_11163_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_temp_153_reg_11163_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_temp_153_reg_11163_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_temp_153_reg_11163_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_temp_153_reg_11163_reg_CARRYOUT_UNCONNECTED;
  wire [47:8]NLW_temp_153_reg_11163_reg_P_UNCONNECTED;
  wire NLW_temp_155_reg_11173_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_temp_155_reg_11173_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_temp_155_reg_11173_reg_OVERFLOW_UNCONNECTED;
  wire NLW_temp_155_reg_11173_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_temp_155_reg_11173_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_temp_155_reg_11173_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_temp_155_reg_11173_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_temp_155_reg_11173_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_temp_155_reg_11173_reg_CARRYOUT_UNCONNECTED;
  wire [47:8]NLW_temp_155_reg_11173_reg_P_UNCONNECTED;
  wire NLW_temp_158_reg_11188_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_temp_158_reg_11188_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_temp_158_reg_11188_reg_OVERFLOW_UNCONNECTED;
  wire NLW_temp_158_reg_11188_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_temp_158_reg_11188_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_temp_158_reg_11188_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_temp_158_reg_11188_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_temp_158_reg_11188_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_temp_158_reg_11188_reg_CARRYOUT_UNCONNECTED;
  wire [47:8]NLW_temp_158_reg_11188_reg_P_UNCONNECTED;
  wire NLW_temp_15_reg_10173_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_temp_15_reg_10173_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_temp_15_reg_10173_reg_OVERFLOW_UNCONNECTED;
  wire NLW_temp_15_reg_10173_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_temp_15_reg_10173_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_temp_15_reg_10173_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_temp_15_reg_10173_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_temp_15_reg_10173_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_temp_15_reg_10173_reg_CARRYOUT_UNCONNECTED;
  wire [47:8]NLW_temp_15_reg_10173_reg_P_UNCONNECTED;
  wire NLW_temp_18_reg_10188_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_temp_18_reg_10188_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_temp_18_reg_10188_reg_OVERFLOW_UNCONNECTED;
  wire NLW_temp_18_reg_10188_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_temp_18_reg_10188_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_temp_18_reg_10188_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_temp_18_reg_10188_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_temp_18_reg_10188_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_temp_18_reg_10188_reg_CARRYOUT_UNCONNECTED;
  wire [47:8]NLW_temp_18_reg_10188_reg_P_UNCONNECTED;
  wire NLW_temp_1_reg_10098_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_temp_1_reg_10098_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_temp_1_reg_10098_reg_OVERFLOW_UNCONNECTED;
  wire NLW_temp_1_reg_10098_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_temp_1_reg_10098_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_temp_1_reg_10098_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_temp_1_reg_10098_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_temp_1_reg_10098_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_temp_1_reg_10098_reg_CARRYOUT_UNCONNECTED;
  wire [47:8]NLW_temp_1_reg_10098_reg_P_UNCONNECTED;
  wire NLW_temp_20_reg_10198_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_temp_20_reg_10198_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_temp_20_reg_10198_reg_OVERFLOW_UNCONNECTED;
  wire NLW_temp_20_reg_10198_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_temp_20_reg_10198_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_temp_20_reg_10198_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_temp_20_reg_10198_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_temp_20_reg_10198_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_temp_20_reg_10198_reg_CARRYOUT_UNCONNECTED;
  wire [47:8]NLW_temp_20_reg_10198_reg_P_UNCONNECTED;
  wire NLW_temp_23_reg_10213_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_temp_23_reg_10213_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_temp_23_reg_10213_reg_OVERFLOW_UNCONNECTED;
  wire NLW_temp_23_reg_10213_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_temp_23_reg_10213_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_temp_23_reg_10213_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_temp_23_reg_10213_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_temp_23_reg_10213_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_temp_23_reg_10213_reg_CARRYOUT_UNCONNECTED;
  wire [47:8]NLW_temp_23_reg_10213_reg_P_UNCONNECTED;
  wire NLW_temp_25_reg_10708_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_temp_25_reg_10708_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_temp_25_reg_10708_reg_OVERFLOW_UNCONNECTED;
  wire NLW_temp_25_reg_10708_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_temp_25_reg_10708_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_temp_25_reg_10708_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_temp_25_reg_10708_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_temp_25_reg_10708_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_temp_25_reg_10708_reg_CARRYOUT_UNCONNECTED;
  wire [47:8]NLW_temp_25_reg_10708_reg_P_UNCONNECTED;
  wire NLW_temp_28_reg_10223_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_temp_28_reg_10223_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_temp_28_reg_10223_reg_OVERFLOW_UNCONNECTED;
  wire NLW_temp_28_reg_10223_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_temp_28_reg_10223_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_temp_28_reg_10223_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_temp_28_reg_10223_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_temp_28_reg_10223_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_temp_28_reg_10223_reg_CARRYOUT_UNCONNECTED;
  wire [47:8]NLW_temp_28_reg_10223_reg_P_UNCONNECTED;
  wire NLW_temp_30_reg_10233_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_temp_30_reg_10233_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_temp_30_reg_10233_reg_OVERFLOW_UNCONNECTED;
  wire NLW_temp_30_reg_10233_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_temp_30_reg_10233_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_temp_30_reg_10233_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_temp_30_reg_10233_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_temp_30_reg_10233_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_temp_30_reg_10233_reg_CARRYOUT_UNCONNECTED;
  wire [47:8]NLW_temp_30_reg_10233_reg_P_UNCONNECTED;
  wire NLW_temp_33_reg_10248_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_temp_33_reg_10248_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_temp_33_reg_10248_reg_OVERFLOW_UNCONNECTED;
  wire NLW_temp_33_reg_10248_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_temp_33_reg_10248_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_temp_33_reg_10248_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_temp_33_reg_10248_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_temp_33_reg_10248_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_temp_33_reg_10248_reg_CARRYOUT_UNCONNECTED;
  wire [47:8]NLW_temp_33_reg_10248_reg_P_UNCONNECTED;
  wire NLW_temp_35_reg_10723_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_temp_35_reg_10723_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_temp_35_reg_10723_reg_OVERFLOW_UNCONNECTED;
  wire NLW_temp_35_reg_10723_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_temp_35_reg_10723_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_temp_35_reg_10723_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_temp_35_reg_10723_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_temp_35_reg_10723_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_temp_35_reg_10723_reg_CARRYOUT_UNCONNECTED;
  wire [47:8]NLW_temp_35_reg_10723_reg_P_UNCONNECTED;
  wire NLW_temp_38_reg_10258_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_temp_38_reg_10258_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_temp_38_reg_10258_reg_OVERFLOW_UNCONNECTED;
  wire NLW_temp_38_reg_10258_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_temp_38_reg_10258_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_temp_38_reg_10258_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_temp_38_reg_10258_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_temp_38_reg_10258_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_temp_38_reg_10258_reg_CARRYOUT_UNCONNECTED;
  wire [47:8]NLW_temp_38_reg_10258_reg_P_UNCONNECTED;
  wire NLW_temp_40_reg_10268_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_temp_40_reg_10268_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_temp_40_reg_10268_reg_OVERFLOW_UNCONNECTED;
  wire NLW_temp_40_reg_10268_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_temp_40_reg_10268_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_temp_40_reg_10268_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_temp_40_reg_10268_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_temp_40_reg_10268_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_temp_40_reg_10268_reg_CARRYOUT_UNCONNECTED;
  wire [47:8]NLW_temp_40_reg_10268_reg_P_UNCONNECTED;
  wire NLW_temp_43_reg_10283_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_temp_43_reg_10283_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_temp_43_reg_10283_reg_OVERFLOW_UNCONNECTED;
  wire NLW_temp_43_reg_10283_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_temp_43_reg_10283_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_temp_43_reg_10283_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_temp_43_reg_10283_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_temp_43_reg_10283_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_temp_43_reg_10283_reg_CARRYOUT_UNCONNECTED;
  wire [47:8]NLW_temp_43_reg_10283_reg_P_UNCONNECTED;
  wire NLW_temp_45_reg_10738_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_temp_45_reg_10738_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_temp_45_reg_10738_reg_OVERFLOW_UNCONNECTED;
  wire NLW_temp_45_reg_10738_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_temp_45_reg_10738_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_temp_45_reg_10738_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_temp_45_reg_10738_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_temp_45_reg_10738_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_temp_45_reg_10738_reg_CARRYOUT_UNCONNECTED;
  wire [47:8]NLW_temp_45_reg_10738_reg_P_UNCONNECTED;
  wire NLW_temp_48_reg_10293_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_temp_48_reg_10293_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_temp_48_reg_10293_reg_OVERFLOW_UNCONNECTED;
  wire NLW_temp_48_reg_10293_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_temp_48_reg_10293_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_temp_48_reg_10293_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_temp_48_reg_10293_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_temp_48_reg_10293_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_temp_48_reg_10293_reg_CARRYOUT_UNCONNECTED;
  wire [47:8]NLW_temp_48_reg_10293_reg_P_UNCONNECTED;
  wire NLW_temp_4_reg_10113_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_temp_4_reg_10113_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_temp_4_reg_10113_reg_OVERFLOW_UNCONNECTED;
  wire NLW_temp_4_reg_10113_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_temp_4_reg_10113_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_temp_4_reg_10113_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_temp_4_reg_10113_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_temp_4_reg_10113_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_temp_4_reg_10113_reg_CARRYOUT_UNCONNECTED;
  wire [47:8]NLW_temp_4_reg_10113_reg_P_UNCONNECTED;
  wire NLW_temp_50_reg_10753_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_temp_50_reg_10753_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_temp_50_reg_10753_reg_OVERFLOW_UNCONNECTED;
  wire NLW_temp_50_reg_10753_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_temp_50_reg_10753_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_temp_50_reg_10753_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_temp_50_reg_10753_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_temp_50_reg_10753_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_temp_50_reg_10753_reg_CARRYOUT_UNCONNECTED;
  wire [47:8]NLW_temp_50_reg_10753_reg_P_UNCONNECTED;
  wire NLW_temp_53_reg_10768_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_temp_53_reg_10768_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_temp_53_reg_10768_reg_OVERFLOW_UNCONNECTED;
  wire NLW_temp_53_reg_10768_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_temp_53_reg_10768_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_temp_53_reg_10768_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_temp_53_reg_10768_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_temp_53_reg_10768_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_temp_53_reg_10768_reg_CARRYOUT_UNCONNECTED;
  wire [47:8]NLW_temp_53_reg_10768_reg_P_UNCONNECTED;
  wire NLW_temp_55_reg_10778_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_temp_55_reg_10778_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_temp_55_reg_10778_reg_OVERFLOW_UNCONNECTED;
  wire NLW_temp_55_reg_10778_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_temp_55_reg_10778_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_temp_55_reg_10778_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_temp_55_reg_10778_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_temp_55_reg_10778_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_temp_55_reg_10778_reg_CARRYOUT_UNCONNECTED;
  wire [47:8]NLW_temp_55_reg_10778_reg_P_UNCONNECTED;
  wire NLW_temp_58_reg_10793_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_temp_58_reg_10793_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_temp_58_reg_10793_reg_OVERFLOW_UNCONNECTED;
  wire NLW_temp_58_reg_10793_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_temp_58_reg_10793_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_temp_58_reg_10793_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_temp_58_reg_10793_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_temp_58_reg_10793_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_temp_58_reg_10793_reg_CARRYOUT_UNCONNECTED;
  wire [47:8]NLW_temp_58_reg_10793_reg_P_UNCONNECTED;
  wire NLW_temp_60_reg_10303_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_temp_60_reg_10303_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_temp_60_reg_10303_reg_OVERFLOW_UNCONNECTED;
  wire NLW_temp_60_reg_10303_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_temp_60_reg_10303_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_temp_60_reg_10303_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_temp_60_reg_10303_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_temp_60_reg_10303_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_temp_60_reg_10303_reg_CARRYOUT_UNCONNECTED;
  wire [47:8]NLW_temp_60_reg_10303_reg_P_UNCONNECTED;
  wire NLW_temp_63_reg_10318_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_temp_63_reg_10318_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_temp_63_reg_10318_reg_OVERFLOW_UNCONNECTED;
  wire NLW_temp_63_reg_10318_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_temp_63_reg_10318_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_temp_63_reg_10318_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_temp_63_reg_10318_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_temp_63_reg_10318_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_temp_63_reg_10318_reg_CARRYOUT_UNCONNECTED;
  wire [47:8]NLW_temp_63_reg_10318_reg_P_UNCONNECTED;
  wire NLW_temp_65_reg_10803_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_temp_65_reg_10803_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_temp_65_reg_10803_reg_OVERFLOW_UNCONNECTED;
  wire NLW_temp_65_reg_10803_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_temp_65_reg_10803_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_temp_65_reg_10803_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_temp_65_reg_10803_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_temp_65_reg_10803_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_temp_65_reg_10803_reg_CARRYOUT_UNCONNECTED;
  wire [47:8]NLW_temp_65_reg_10803_reg_P_UNCONNECTED;
  wire NLW_temp_68_reg_10328_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_temp_68_reg_10328_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_temp_68_reg_10328_reg_OVERFLOW_UNCONNECTED;
  wire NLW_temp_68_reg_10328_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_temp_68_reg_10328_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_temp_68_reg_10328_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_temp_68_reg_10328_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_temp_68_reg_10328_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_temp_68_reg_10328_reg_CARRYOUT_UNCONNECTED;
  wire [47:8]NLW_temp_68_reg_10328_reg_P_UNCONNECTED;
  wire NLW_temp_6_reg_10123_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_temp_6_reg_10123_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_temp_6_reg_10123_reg_OVERFLOW_UNCONNECTED;
  wire NLW_temp_6_reg_10123_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_temp_6_reg_10123_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_temp_6_reg_10123_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_temp_6_reg_10123_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_temp_6_reg_10123_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_temp_6_reg_10123_reg_CARRYOUT_UNCONNECTED;
  wire [47:8]NLW_temp_6_reg_10123_reg_P_UNCONNECTED;
  wire NLW_temp_70_reg_10818_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_temp_70_reg_10818_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_temp_70_reg_10818_reg_OVERFLOW_UNCONNECTED;
  wire NLW_temp_70_reg_10818_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_temp_70_reg_10818_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_temp_70_reg_10818_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_temp_70_reg_10818_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_temp_70_reg_10818_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_temp_70_reg_10818_reg_CARRYOUT_UNCONNECTED;
  wire [47:8]NLW_temp_70_reg_10818_reg_P_UNCONNECTED;
  wire NLW_temp_73_reg_10833_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_temp_73_reg_10833_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_temp_73_reg_10833_reg_OVERFLOW_UNCONNECTED;
  wire NLW_temp_73_reg_10833_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_temp_73_reg_10833_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_temp_73_reg_10833_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_temp_73_reg_10833_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_temp_73_reg_10833_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_temp_73_reg_10833_reg_CARRYOUT_UNCONNECTED;
  wire [47:8]NLW_temp_73_reg_10833_reg_P_UNCONNECTED;
  wire NLW_temp_75_reg_10843_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_temp_75_reg_10843_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_temp_75_reg_10843_reg_OVERFLOW_UNCONNECTED;
  wire NLW_temp_75_reg_10843_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_temp_75_reg_10843_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_temp_75_reg_10843_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_temp_75_reg_10843_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_temp_75_reg_10843_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_temp_75_reg_10843_reg_CARRYOUT_UNCONNECTED;
  wire [47:8]NLW_temp_75_reg_10843_reg_P_UNCONNECTED;
  wire NLW_temp_78_reg_10858_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_temp_78_reg_10858_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_temp_78_reg_10858_reg_OVERFLOW_UNCONNECTED;
  wire NLW_temp_78_reg_10858_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_temp_78_reg_10858_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_temp_78_reg_10858_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_temp_78_reg_10858_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_temp_78_reg_10858_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_temp_78_reg_10858_reg_CARRYOUT_UNCONNECTED;
  wire [47:8]NLW_temp_78_reg_10858_reg_P_UNCONNECTED;
  wire NLW_temp_80_reg_10338_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_temp_80_reg_10338_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_temp_80_reg_10338_reg_OVERFLOW_UNCONNECTED;
  wire NLW_temp_80_reg_10338_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_temp_80_reg_10338_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_temp_80_reg_10338_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_temp_80_reg_10338_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_temp_80_reg_10338_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_temp_80_reg_10338_reg_CARRYOUT_UNCONNECTED;
  wire [47:8]NLW_temp_80_reg_10338_reg_P_UNCONNECTED;
  wire NLW_temp_83_reg_10353_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_temp_83_reg_10353_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_temp_83_reg_10353_reg_OVERFLOW_UNCONNECTED;
  wire NLW_temp_83_reg_10353_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_temp_83_reg_10353_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_temp_83_reg_10353_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_temp_83_reg_10353_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_temp_83_reg_10353_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_temp_83_reg_10353_reg_CARRYOUT_UNCONNECTED;
  wire [47:8]NLW_temp_83_reg_10353_reg_P_UNCONNECTED;
  wire NLW_temp_85_reg_10868_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_temp_85_reg_10868_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_temp_85_reg_10868_reg_OVERFLOW_UNCONNECTED;
  wire NLW_temp_85_reg_10868_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_temp_85_reg_10868_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_temp_85_reg_10868_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_temp_85_reg_10868_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_temp_85_reg_10868_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_temp_85_reg_10868_reg_CARRYOUT_UNCONNECTED;
  wire [47:8]NLW_temp_85_reg_10868_reg_P_UNCONNECTED;
  wire NLW_temp_88_reg_10363_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_temp_88_reg_10363_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_temp_88_reg_10363_reg_OVERFLOW_UNCONNECTED;
  wire NLW_temp_88_reg_10363_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_temp_88_reg_10363_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_temp_88_reg_10363_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_temp_88_reg_10363_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_temp_88_reg_10363_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_temp_88_reg_10363_reg_CARRYOUT_UNCONNECTED;
  wire [47:8]NLW_temp_88_reg_10363_reg_P_UNCONNECTED;
  wire NLW_temp_90_reg_10883_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_temp_90_reg_10883_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_temp_90_reg_10883_reg_OVERFLOW_UNCONNECTED;
  wire NLW_temp_90_reg_10883_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_temp_90_reg_10883_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_temp_90_reg_10883_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_temp_90_reg_10883_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_temp_90_reg_10883_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_temp_90_reg_10883_reg_CARRYOUT_UNCONNECTED;
  wire [47:8]NLW_temp_90_reg_10883_reg_P_UNCONNECTED;
  wire NLW_temp_93_reg_10898_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_temp_93_reg_10898_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_temp_93_reg_10898_reg_OVERFLOW_UNCONNECTED;
  wire NLW_temp_93_reg_10898_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_temp_93_reg_10898_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_temp_93_reg_10898_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_temp_93_reg_10898_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_temp_93_reg_10898_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_temp_93_reg_10898_reg_CARRYOUT_UNCONNECTED;
  wire [47:8]NLW_temp_93_reg_10898_reg_P_UNCONNECTED;
  wire NLW_temp_95_reg_10908_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_temp_95_reg_10908_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_temp_95_reg_10908_reg_OVERFLOW_UNCONNECTED;
  wire NLW_temp_95_reg_10908_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_temp_95_reg_10908_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_temp_95_reg_10908_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_temp_95_reg_10908_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_temp_95_reg_10908_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_temp_95_reg_10908_reg_CARRYOUT_UNCONNECTED;
  wire [47:8]NLW_temp_95_reg_10908_reg_P_UNCONNECTED;
  wire NLW_temp_98_reg_10923_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_temp_98_reg_10923_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_temp_98_reg_10923_reg_OVERFLOW_UNCONNECTED;
  wire NLW_temp_98_reg_10923_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_temp_98_reg_10923_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_temp_98_reg_10923_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_temp_98_reg_10923_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_temp_98_reg_10923_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_temp_98_reg_10923_reg_CARRYOUT_UNCONNECTED;
  wire [47:8]NLW_temp_98_reg_10923_reg_P_UNCONNECTED;
  wire NLW_temp_9_reg_10138_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_temp_9_reg_10138_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_temp_9_reg_10138_reg_OVERFLOW_UNCONNECTED;
  wire NLW_temp_9_reg_10138_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_temp_9_reg_10138_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_temp_9_reg_10138_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_temp_9_reg_10138_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_temp_9_reg_10138_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_temp_9_reg_10138_reg_CARRYOUT_UNCONNECTED;
  wire [47:8]NLW_temp_9_reg_10138_reg_P_UNCONNECTED;
  wire NLW_tmp107_reg_11343_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp107_reg_11343_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp107_reg_11343_reg_OVERFLOW_UNCONNECTED;
  wire NLW_tmp107_reg_11343_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp107_reg_11343_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp107_reg_11343_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp107_reg_11343_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp107_reg_11343_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp107_reg_11343_reg_CARRYOUT_UNCONNECTED;
  wire [47:8]NLW_tmp107_reg_11343_reg_P_UNCONNECTED;
  wire [47:0]NLW_tmp107_reg_11343_reg_PCOUT_UNCONNECTED;
  wire NLW_tmp108_reg_11348_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp108_reg_11348_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp108_reg_11348_reg_OVERFLOW_UNCONNECTED;
  wire NLW_tmp108_reg_11348_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp108_reg_11348_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp108_reg_11348_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp108_reg_11348_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp108_reg_11348_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp108_reg_11348_reg_CARRYOUT_UNCONNECTED;
  wire [47:8]NLW_tmp108_reg_11348_reg_P_UNCONNECTED;
  wire [47:0]NLW_tmp108_reg_11348_reg_PCOUT_UNCONNECTED;
  wire NLW_tmp10_reg_11203_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp10_reg_11203_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp10_reg_11203_reg_OVERFLOW_UNCONNECTED;
  wire NLW_tmp10_reg_11203_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp10_reg_11203_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp10_reg_11203_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp10_reg_11203_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp10_reg_11203_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp10_reg_11203_reg_CARRYOUT_UNCONNECTED;
  wire [47:8]NLW_tmp10_reg_11203_reg_P_UNCONNECTED;
  wire [47:0]NLW_tmp10_reg_11203_reg_PCOUT_UNCONNECTED;
  wire NLW_tmp116_reg_11358_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp116_reg_11358_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp116_reg_11358_reg_OVERFLOW_UNCONNECTED;
  wire NLW_tmp116_reg_11358_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp116_reg_11358_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp116_reg_11358_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp116_reg_11358_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp116_reg_11358_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp116_reg_11358_reg_CARRYOUT_UNCONNECTED;
  wire [47:8]NLW_tmp116_reg_11358_reg_P_UNCONNECTED;
  wire [47:0]NLW_tmp116_reg_11358_reg_PCOUT_UNCONNECTED;
  wire NLW_tmp117_reg_11363_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp117_reg_11363_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp117_reg_11363_reg_OVERFLOW_UNCONNECTED;
  wire NLW_tmp117_reg_11363_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp117_reg_11363_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp117_reg_11363_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp117_reg_11363_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp117_reg_11363_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp117_reg_11363_reg_CARRYOUT_UNCONNECTED;
  wire [47:8]NLW_tmp117_reg_11363_reg_P_UNCONNECTED;
  wire [47:0]NLW_tmp117_reg_11363_reg_PCOUT_UNCONNECTED;
  wire [3:3]\NLW_tmp119_reg_11423_reg[7]_i_10_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp119_reg_11423_reg[7]_i_11_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp119_reg_11423_reg[7]_i_12_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp119_reg_11423_reg[7]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp119_reg_11423_reg[7]_i_52_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp121_reg_11368_reg[7]_i_1_CO_UNCONNECTED ;
  wire NLW_tmp129_reg_11273_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp129_reg_11273_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp129_reg_11273_reg_OVERFLOW_UNCONNECTED;
  wire NLW_tmp129_reg_11273_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp129_reg_11273_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp129_reg_11273_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp129_reg_11273_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp129_reg_11273_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp129_reg_11273_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_tmp129_reg_11273_reg_P_UNCONNECTED;
  wire NLW_tmp146_reg_11388_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp146_reg_11388_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp146_reg_11388_reg_OVERFLOW_UNCONNECTED;
  wire NLW_tmp146_reg_11388_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp146_reg_11388_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp146_reg_11388_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp146_reg_11388_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp146_reg_11388_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp146_reg_11388_reg_CARRYOUT_UNCONNECTED;
  wire [47:8]NLW_tmp146_reg_11388_reg_P_UNCONNECTED;
  wire [47:0]NLW_tmp146_reg_11388_reg_PCOUT_UNCONNECTED;
  wire NLW_tmp147_reg_11393_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp147_reg_11393_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp147_reg_11393_reg_OVERFLOW_UNCONNECTED;
  wire NLW_tmp147_reg_11393_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp147_reg_11393_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp147_reg_11393_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp147_reg_11393_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp147_reg_11393_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp147_reg_11393_reg_CARRYOUT_UNCONNECTED;
  wire [47:8]NLW_tmp147_reg_11393_reg_P_UNCONNECTED;
  wire [47:0]NLW_tmp147_reg_11393_reg_PCOUT_UNCONNECTED;
  wire NLW_tmp155_reg_11403_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp155_reg_11403_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp155_reg_11403_reg_OVERFLOW_UNCONNECTED;
  wire NLW_tmp155_reg_11403_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp155_reg_11403_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp155_reg_11403_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp155_reg_11403_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp155_reg_11403_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp155_reg_11403_reg_CARRYOUT_UNCONNECTED;
  wire [47:8]NLW_tmp155_reg_11403_reg_P_UNCONNECTED;
  wire [47:0]NLW_tmp155_reg_11403_reg_PCOUT_UNCONNECTED;
  wire NLW_tmp156_reg_11408_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp156_reg_11408_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp156_reg_11408_reg_OVERFLOW_UNCONNECTED;
  wire NLW_tmp156_reg_11408_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp156_reg_11408_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp156_reg_11408_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp156_reg_11408_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp156_reg_11408_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp156_reg_11408_reg_CARRYOUT_UNCONNECTED;
  wire [47:8]NLW_tmp156_reg_11408_reg_P_UNCONNECTED;
  wire [47:0]NLW_tmp156_reg_11408_reg_PCOUT_UNCONNECTED;
  wire [3:3]\NLW_tmp22_reg_11283_reg[7]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp2_reg_11278_reg[7]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp2_reg_11278_reg[7]_i_9_CO_UNCONNECTED ;
  wire NLW_tmp30_reg_11223_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp30_reg_11223_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp30_reg_11223_reg_OVERFLOW_UNCONNECTED;
  wire NLW_tmp30_reg_11223_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp30_reg_11223_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp30_reg_11223_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp30_reg_11223_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp30_reg_11223_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp30_reg_11223_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_tmp30_reg_11223_reg_P_UNCONNECTED;
  wire [3:3]\NLW_tmp31_reg_11288_reg[7]_i_1_CO_UNCONNECTED ;
  wire NLW_tmp39_reg_11233_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp39_reg_11233_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp39_reg_11233_reg_OVERFLOW_UNCONNECTED;
  wire NLW_tmp39_reg_11233_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp39_reg_11233_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp39_reg_11233_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp39_reg_11233_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp39_reg_11233_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp39_reg_11233_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_tmp39_reg_11233_reg_P_UNCONNECTED;
  wire [3:3]\NLW_tmp42_reg_11293_reg[7]_i_1_CO_UNCONNECTED ;
  wire NLW_tmp50_reg_11243_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp50_reg_11243_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp50_reg_11243_reg_OVERFLOW_UNCONNECTED;
  wire NLW_tmp50_reg_11243_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp50_reg_11243_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp50_reg_11243_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp50_reg_11243_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp50_reg_11243_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp50_reg_11243_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_tmp50_reg_11243_reg_P_UNCONNECTED;
  wire [3:3]\NLW_tmp61_reg_11308_reg[7]_i_1_CO_UNCONNECTED ;
  wire NLW_tmp69_reg_11253_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp69_reg_11253_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp69_reg_11253_reg_OVERFLOW_UNCONNECTED;
  wire NLW_tmp69_reg_11253_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp69_reg_11253_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp69_reg_11253_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp69_reg_11253_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp69_reg_11253_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp69_reg_11253_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_tmp69_reg_11253_reg_P_UNCONNECTED;
  wire [3:3]\NLW_tmp80_reg_11418_reg[7]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp80_reg_11418_reg[7]_i_10_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp80_reg_11418_reg[7]_i_11_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp80_reg_11418_reg[7]_i_51_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp80_reg_11418_reg[7]_i_9_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp82_reg_11323_reg[7]_i_1_CO_UNCONNECTED ;
  wire NLW_tmp90_reg_11263_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp90_reg_11263_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp90_reg_11263_reg_OVERFLOW_UNCONNECTED;
  wire NLW_tmp90_reg_11263_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp90_reg_11263_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp90_reg_11263_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp90_reg_11263_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp90_reg_11263_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp90_reg_11263_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_tmp90_reg_11263_reg_P_UNCONNECTED;
  wire NLW_tmp9_reg_11198_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp9_reg_11198_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp9_reg_11198_reg_OVERFLOW_UNCONNECTED;
  wire NLW_tmp9_reg_11198_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp9_reg_11198_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp9_reg_11198_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp9_reg_11198_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp9_reg_11198_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp9_reg_11198_reg_CARRYOUT_UNCONNECTED;
  wire [47:8]NLW_tmp9_reg_11198_reg_P_UNCONNECTED;
  wire [47:0]NLW_tmp9_reg_11198_reg_PCOUT_UNCONNECTED;
  wire [3:3]\NLW_tmp_reg_11413_reg[7]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp_reg_11413_reg[7]_i_10_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp_reg_11413_reg[7]_i_11_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp_reg_11413_reg[7]_i_9_CO_UNCONNECTED ;

  assign OUTPUT_STREAM_TDEST[4] = \<const0> ;
  assign OUTPUT_STREAM_TDEST[3] = \<const0> ;
  assign OUTPUT_STREAM_TDEST[2] = \<const0> ;
  assign OUTPUT_STREAM_TDEST[1] = \<const0> ;
  assign OUTPUT_STREAM_TDEST[0] = \<const0> ;
  assign OUTPUT_STREAM_TID[4] = \<const0> ;
  assign OUTPUT_STREAM_TID[3] = \<const0> ;
  assign OUTPUT_STREAM_TID[2] = \<const0> ;
  assign OUTPUT_STREAM_TID[1] = \<const0> ;
  assign OUTPUT_STREAM_TID[0] = \<const0> ;
  assign OUTPUT_STREAM_TKEEP[0] = \<const1> ;
  assign OUTPUT_STREAM_TSTRB[0] = \<const1> ;
  assign OUTPUT_STREAM_TUSER[3] = \<const0> ;
  assign OUTPUT_STREAM_TUSER[2] = \<const0> ;
  assign OUTPUT_STREAM_TUSER[1] = \<const0> ;
  assign OUTPUT_STREAM_TUSER[0] = \<const0> ;
  assign s_axi_CONTROL_BUS_BRESP[1] = \<const0> ;
  assign s_axi_CONTROL_BUS_BRESP[0] = \<const0> ;
  assign s_axi_CONTROL_BUS_RDATA[31] = \<const0> ;
  assign s_axi_CONTROL_BUS_RDATA[30] = \<const0> ;
  assign s_axi_CONTROL_BUS_RDATA[29] = \<const0> ;
  assign s_axi_CONTROL_BUS_RDATA[28] = \<const0> ;
  assign s_axi_CONTROL_BUS_RDATA[27] = \<const0> ;
  assign s_axi_CONTROL_BUS_RDATA[26] = \<const0> ;
  assign s_axi_CONTROL_BUS_RDATA[25] = \<const0> ;
  assign s_axi_CONTROL_BUS_RDATA[24] = \<const0> ;
  assign s_axi_CONTROL_BUS_RDATA[23] = \<const0> ;
  assign s_axi_CONTROL_BUS_RDATA[22] = \<const0> ;
  assign s_axi_CONTROL_BUS_RDATA[21] = \<const0> ;
  assign s_axi_CONTROL_BUS_RDATA[20] = \<const0> ;
  assign s_axi_CONTROL_BUS_RDATA[19] = \<const0> ;
  assign s_axi_CONTROL_BUS_RDATA[18] = \<const0> ;
  assign s_axi_CONTROL_BUS_RDATA[17] = \<const0> ;
  assign s_axi_CONTROL_BUS_RDATA[16] = \<const0> ;
  assign s_axi_CONTROL_BUS_RDATA[15] = \<const0> ;
  assign s_axi_CONTROL_BUS_RDATA[14] = \<const0> ;
  assign s_axi_CONTROL_BUS_RDATA[13] = \<const0> ;
  assign s_axi_CONTROL_BUS_RDATA[12] = \<const0> ;
  assign s_axi_CONTROL_BUS_RDATA[11] = \<const0> ;
  assign s_axi_CONTROL_BUS_RDATA[10] = \<const0> ;
  assign s_axi_CONTROL_BUS_RDATA[9] = \<const0> ;
  assign s_axi_CONTROL_BUS_RDATA[8] = \<const0> ;
  assign s_axi_CONTROL_BUS_RDATA[7] = \^s_axi_CONTROL_BUS_RDATA [7];
  assign s_axi_CONTROL_BUS_RDATA[6] = \<const0> ;
  assign s_axi_CONTROL_BUS_RDATA[5] = \<const0> ;
  assign s_axi_CONTROL_BUS_RDATA[4] = \<const0> ;
  assign s_axi_CONTROL_BUS_RDATA[3:0] = \^s_axi_CONTROL_BUS_RDATA [3:0];
  assign s_axi_CONTROL_BUS_RRESP[1] = \<const0> ;
  assign s_axi_CONTROL_BUS_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_CONTROL_BUS_s_axi HLS_accel_CONTROL_BUS_s_axi_U
       (.D(ap_NS_fsm[1:0]),
        .\FSM_onehot_rstate_reg[1]_0 (s_axi_CONTROL_BUS_ARREADY),
        .\FSM_onehot_wstate_reg[1]_0 (s_axi_CONTROL_BUS_AWREADY),
        .\FSM_onehot_wstate_reg[2]_0 (s_axi_CONTROL_BUS_WREADY),
        .INPUT_STREAM_data_V_0_sel2(INPUT_STREAM_data_V_0_sel2),
        .OUTPUT_STREAM_data_V_1_ack_in414_in(OUTPUT_STREAM_data_V_1_ack_in414_in),
        .OUTPUT_STREAM_last_V_1_ack_in(OUTPUT_STREAM_last_V_1_ack_in),
        .Q({\ap_CS_fsm_reg_n_3_[8] ,ap_CS_fsm_state2,\ap_CS_fsm_reg_n_3_[0] }),
        .\ap_CS_fsm_reg[0] (HLS_accel_CONTROL_BUS_s_axi_U_n_12),
        .ap_clk(ap_clk),
        .ap_done(ap_done),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .exitcond_flatten_fu_6084_p2(exitcond_flatten_fu_6084_p2),
        .indvar_flatten_reg_5788(indvar_flatten_reg_5788),
        .int_ap_ready_reg_0(\OUTPUT_STREAM_id_V_1_state_reg_n_3_[0] ),
        .int_ap_ready_reg_1(\OUTPUT_STREAM_dest_V_1_state_reg_n_3_[1] ),
        .int_ap_ready_reg_10(\OUTPUT_STREAM_user_V_1_state_reg_n_3_[0] ),
        .int_ap_ready_reg_11(\OUTPUT_STREAM_id_V_1_state_reg_n_3_[1] ),
        .int_ap_ready_reg_2(OUTPUT_STREAM_TVALID),
        .int_ap_ready_reg_3(\OUTPUT_STREAM_last_V_1_state_reg_n_3_[0] ),
        .int_ap_ready_reg_4(\OUTPUT_STREAM_keep_V_1_state_reg_n_3_[1] ),
        .int_ap_ready_reg_5(\OUTPUT_STREAM_keep_V_1_state_reg_n_3_[0] ),
        .int_ap_ready_reg_6(\OUTPUT_STREAM_strb_V_1_state_reg_n_3_[1] ),
        .int_ap_ready_reg_7(\OUTPUT_STREAM_data_V_1_state_reg_n_3_[0] ),
        .int_ap_ready_reg_8(\OUTPUT_STREAM_strb_V_1_state_reg_n_3_[0] ),
        .int_ap_ready_reg_9(\OUTPUT_STREAM_user_V_1_state_reg_n_3_[1] ),
        .int_ap_start_reg_0(HLS_accel_CONTROL_BUS_s_axi_U_n_15),
        .interrupt(interrupt),
        .s_axi_CONTROL_BUS_ARADDR(s_axi_CONTROL_BUS_ARADDR),
        .s_axi_CONTROL_BUS_ARVALID(s_axi_CONTROL_BUS_ARVALID),
        .s_axi_CONTROL_BUS_AWADDR(s_axi_CONTROL_BUS_AWADDR),
        .s_axi_CONTROL_BUS_AWVALID(s_axi_CONTROL_BUS_AWVALID),
        .s_axi_CONTROL_BUS_BREADY(s_axi_CONTROL_BUS_BREADY),
        .s_axi_CONTROL_BUS_BVALID(s_axi_CONTROL_BUS_BVALID),
        .s_axi_CONTROL_BUS_RDATA({\^s_axi_CONTROL_BUS_RDATA [7],\^s_axi_CONTROL_BUS_RDATA [3:0]}),
        .s_axi_CONTROL_BUS_RREADY(s_axi_CONTROL_BUS_RREADY),
        .s_axi_CONTROL_BUS_RVALID(s_axi_CONTROL_BUS_RVALID),
        .s_axi_CONTROL_BUS_WDATA({s_axi_CONTROL_BUS_WDATA[7],s_axi_CONTROL_BUS_WDATA[1:0]}),
        .s_axi_CONTROL_BUS_WSTRB(s_axi_CONTROL_BUS_WSTRB[0]),
        .s_axi_CONTROL_BUS_WVALID(s_axi_CONTROL_BUS_WVALID));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb HLS_accel_mac_mulbkb_U1
       (.DOADO(a_0_q0),
        .P({HLS_accel_mac_mulcud_U2_n_3,HLS_accel_mac_mulcud_U2_n_4,HLS_accel_mac_mulcud_U2_n_5,HLS_accel_mac_mulcud_U2_n_6,HLS_accel_mac_mulcud_U2_n_7,HLS_accel_mac_mulcud_U2_n_8,HLS_accel_mac_mulcud_U2_n_9,HLS_accel_mac_mulcud_U2_n_10}),
        .PCOUT({temp_1_reg_10098_reg_n_109,temp_1_reg_10098_reg_n_110,temp_1_reg_10098_reg_n_111,temp_1_reg_10098_reg_n_112,temp_1_reg_10098_reg_n_113,temp_1_reg_10098_reg_n_114,temp_1_reg_10098_reg_n_115,temp_1_reg_10098_reg_n_116,temp_1_reg_10098_reg_n_117,temp_1_reg_10098_reg_n_118,temp_1_reg_10098_reg_n_119,temp_1_reg_10098_reg_n_120,temp_1_reg_10098_reg_n_121,temp_1_reg_10098_reg_n_122,temp_1_reg_10098_reg_n_123,temp_1_reg_10098_reg_n_124,temp_1_reg_10098_reg_n_125,temp_1_reg_10098_reg_n_126,temp_1_reg_10098_reg_n_127,temp_1_reg_10098_reg_n_128,temp_1_reg_10098_reg_n_129,temp_1_reg_10098_reg_n_130,temp_1_reg_10098_reg_n_131,temp_1_reg_10098_reg_n_132,temp_1_reg_10098_reg_n_133,temp_1_reg_10098_reg_n_134,temp_1_reg_10098_reg_n_135,temp_1_reg_10098_reg_n_136,temp_1_reg_10098_reg_n_137,temp_1_reg_10098_reg_n_138,temp_1_reg_10098_reg_n_139,temp_1_reg_10098_reg_n_140,temp_1_reg_10098_reg_n_141,temp_1_reg_10098_reg_n_142,temp_1_reg_10098_reg_n_143,temp_1_reg_10098_reg_n_144,temp_1_reg_10098_reg_n_145,temp_1_reg_10098_reg_n_146,temp_1_reg_10098_reg_n_147,temp_1_reg_10098_reg_n_148,temp_1_reg_10098_reg_n_149,temp_1_reg_10098_reg_n_150,temp_1_reg_10098_reg_n_151,temp_1_reg_10098_reg_n_152,temp_1_reg_10098_reg_n_153,temp_1_reg_10098_reg_n_154,temp_1_reg_10098_reg_n_155,temp_1_reg_10098_reg_n_156}),
        .ap_clk(ap_clk),
        .ap_phi_mux_ia_0_i_i_phi_fu_5869_p41(ap_phi_mux_ia_0_i_i_phi_fu_5869_p41),
        .p(b_0_q0),
        .tmp4_fu_7034_p2(tmp4_fu_7034_p2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_0 HLS_accel_mac_mulbkb_U10
       (.DOBDO(a_7_q1),
        .P({HLS_accel_mac_mulcud_U11_n_3,HLS_accel_mac_mulcud_U11_n_4,HLS_accel_mac_mulcud_U11_n_5,HLS_accel_mac_mulcud_U11_n_6,HLS_accel_mac_mulcud_U11_n_7,HLS_accel_mac_mulcud_U11_n_8,HLS_accel_mac_mulcud_U11_n_9,HLS_accel_mac_mulcud_U11_n_10}),
        .PCOUT({temp_15_reg_10173_reg_n_109,temp_15_reg_10173_reg_n_110,temp_15_reg_10173_reg_n_111,temp_15_reg_10173_reg_n_112,temp_15_reg_10173_reg_n_113,temp_15_reg_10173_reg_n_114,temp_15_reg_10173_reg_n_115,temp_15_reg_10173_reg_n_116,temp_15_reg_10173_reg_n_117,temp_15_reg_10173_reg_n_118,temp_15_reg_10173_reg_n_119,temp_15_reg_10173_reg_n_120,temp_15_reg_10173_reg_n_121,temp_15_reg_10173_reg_n_122,temp_15_reg_10173_reg_n_123,temp_15_reg_10173_reg_n_124,temp_15_reg_10173_reg_n_125,temp_15_reg_10173_reg_n_126,temp_15_reg_10173_reg_n_127,temp_15_reg_10173_reg_n_128,temp_15_reg_10173_reg_n_129,temp_15_reg_10173_reg_n_130,temp_15_reg_10173_reg_n_131,temp_15_reg_10173_reg_n_132,temp_15_reg_10173_reg_n_133,temp_15_reg_10173_reg_n_134,temp_15_reg_10173_reg_n_135,temp_15_reg_10173_reg_n_136,temp_15_reg_10173_reg_n_137,temp_15_reg_10173_reg_n_138,temp_15_reg_10173_reg_n_139,temp_15_reg_10173_reg_n_140,temp_15_reg_10173_reg_n_141,temp_15_reg_10173_reg_n_142,temp_15_reg_10173_reg_n_143,temp_15_reg_10173_reg_n_144,temp_15_reg_10173_reg_n_145,temp_15_reg_10173_reg_n_146,temp_15_reg_10173_reg_n_147,temp_15_reg_10173_reg_n_148,temp_15_reg_10173_reg_n_149,temp_15_reg_10173_reg_n_150,temp_15_reg_10173_reg_n_151,temp_15_reg_10173_reg_n_152,temp_15_reg_10173_reg_n_153,temp_15_reg_10173_reg_n_154,temp_15_reg_10173_reg_n_155,temp_15_reg_10173_reg_n_156}),
        .ap_clk(ap_clk),
        .ap_phi_mux_ia_0_i_i_phi_fu_5869_p41(ap_phi_mux_ia_0_i_i_phi_fu_5869_p41),
        .p(b_7_q1),
        .tmp17_fu_7042_p2(tmp17_fu_7042_p2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_1 HLS_accel_mac_mulbkb_U12
       (.DOADO(a_9_q0),
        .PCOUT({HLS_accel_mac_mulbkb_U12_n_3,HLS_accel_mac_mulbkb_U12_n_4,HLS_accel_mac_mulbkb_U12_n_5,HLS_accel_mac_mulbkb_U12_n_6,HLS_accel_mac_mulbkb_U12_n_7,HLS_accel_mac_mulbkb_U12_n_8,HLS_accel_mac_mulbkb_U12_n_9,HLS_accel_mac_mulbkb_U12_n_10,HLS_accel_mac_mulbkb_U12_n_11,HLS_accel_mac_mulbkb_U12_n_12,HLS_accel_mac_mulbkb_U12_n_13,HLS_accel_mac_mulbkb_U12_n_14,HLS_accel_mac_mulbkb_U12_n_15,HLS_accel_mac_mulbkb_U12_n_16,HLS_accel_mac_mulbkb_U12_n_17,HLS_accel_mac_mulbkb_U12_n_18,HLS_accel_mac_mulbkb_U12_n_19,HLS_accel_mac_mulbkb_U12_n_20,HLS_accel_mac_mulbkb_U12_n_21,HLS_accel_mac_mulbkb_U12_n_22,HLS_accel_mac_mulbkb_U12_n_23,HLS_accel_mac_mulbkb_U12_n_24,HLS_accel_mac_mulbkb_U12_n_25,HLS_accel_mac_mulbkb_U12_n_26,HLS_accel_mac_mulbkb_U12_n_27,HLS_accel_mac_mulbkb_U12_n_28,HLS_accel_mac_mulbkb_U12_n_29,HLS_accel_mac_mulbkb_U12_n_30,HLS_accel_mac_mulbkb_U12_n_31,HLS_accel_mac_mulbkb_U12_n_32,HLS_accel_mac_mulbkb_U12_n_33,HLS_accel_mac_mulbkb_U12_n_34,HLS_accel_mac_mulbkb_U12_n_35,HLS_accel_mac_mulbkb_U12_n_36,HLS_accel_mac_mulbkb_U12_n_37,HLS_accel_mac_mulbkb_U12_n_38,HLS_accel_mac_mulbkb_U12_n_39,HLS_accel_mac_mulbkb_U12_n_40,HLS_accel_mac_mulbkb_U12_n_41,HLS_accel_mac_mulbkb_U12_n_42,HLS_accel_mac_mulbkb_U12_n_43,HLS_accel_mac_mulbkb_U12_n_44,HLS_accel_mac_mulbkb_U12_n_45,HLS_accel_mac_mulbkb_U12_n_46,HLS_accel_mac_mulbkb_U12_n_47,HLS_accel_mac_mulbkb_U12_n_48,HLS_accel_mac_mulbkb_U12_n_49,HLS_accel_mac_mulbkb_U12_n_50}),
        .ap_clk(ap_clk),
        .ap_phi_mux_ia_0_i_i_phi_fu_5869_p41(ap_phi_mux_ia_0_i_i_phi_fu_5869_p41),
        .p(b_9_q0),
        .p_0({temp_18_reg_10188_reg_n_109,temp_18_reg_10188_reg_n_110,temp_18_reg_10188_reg_n_111,temp_18_reg_10188_reg_n_112,temp_18_reg_10188_reg_n_113,temp_18_reg_10188_reg_n_114,temp_18_reg_10188_reg_n_115,temp_18_reg_10188_reg_n_116,temp_18_reg_10188_reg_n_117,temp_18_reg_10188_reg_n_118,temp_18_reg_10188_reg_n_119,temp_18_reg_10188_reg_n_120,temp_18_reg_10188_reg_n_121,temp_18_reg_10188_reg_n_122,temp_18_reg_10188_reg_n_123,temp_18_reg_10188_reg_n_124,temp_18_reg_10188_reg_n_125,temp_18_reg_10188_reg_n_126,temp_18_reg_10188_reg_n_127,temp_18_reg_10188_reg_n_128,temp_18_reg_10188_reg_n_129,temp_18_reg_10188_reg_n_130,temp_18_reg_10188_reg_n_131,temp_18_reg_10188_reg_n_132,temp_18_reg_10188_reg_n_133,temp_18_reg_10188_reg_n_134,temp_18_reg_10188_reg_n_135,temp_18_reg_10188_reg_n_136,temp_18_reg_10188_reg_n_137,temp_18_reg_10188_reg_n_138,temp_18_reg_10188_reg_n_139,temp_18_reg_10188_reg_n_140,temp_18_reg_10188_reg_n_141,temp_18_reg_10188_reg_n_142,temp_18_reg_10188_reg_n_143,temp_18_reg_10188_reg_n_144,temp_18_reg_10188_reg_n_145,temp_18_reg_10188_reg_n_146,temp_18_reg_10188_reg_n_147,temp_18_reg_10188_reg_n_148,temp_18_reg_10188_reg_n_149,temp_18_reg_10188_reg_n_150,temp_18_reg_10188_reg_n_151,temp_18_reg_10188_reg_n_152,temp_18_reg_10188_reg_n_153,temp_18_reg_10188_reg_n_154,temp_18_reg_10188_reg_n_155,temp_18_reg_10188_reg_n_156}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_2 HLS_accel_mac_mulbkb_U13
       (.DOADO(a_10_q0),
        .P({HLS_accel_mac_mulcud_U14_n_3,HLS_accel_mac_mulcud_U14_n_4,HLS_accel_mac_mulcud_U14_n_5,HLS_accel_mac_mulcud_U14_n_6,HLS_accel_mac_mulcud_U14_n_7,HLS_accel_mac_mulcud_U14_n_8,HLS_accel_mac_mulcud_U14_n_9,HLS_accel_mac_mulcud_U14_n_10}),
        .PCOUT({temp_20_reg_10198_reg_n_109,temp_20_reg_10198_reg_n_110,temp_20_reg_10198_reg_n_111,temp_20_reg_10198_reg_n_112,temp_20_reg_10198_reg_n_113,temp_20_reg_10198_reg_n_114,temp_20_reg_10198_reg_n_115,temp_20_reg_10198_reg_n_116,temp_20_reg_10198_reg_n_117,temp_20_reg_10198_reg_n_118,temp_20_reg_10198_reg_n_119,temp_20_reg_10198_reg_n_120,temp_20_reg_10198_reg_n_121,temp_20_reg_10198_reg_n_122,temp_20_reg_10198_reg_n_123,temp_20_reg_10198_reg_n_124,temp_20_reg_10198_reg_n_125,temp_20_reg_10198_reg_n_126,temp_20_reg_10198_reg_n_127,temp_20_reg_10198_reg_n_128,temp_20_reg_10198_reg_n_129,temp_20_reg_10198_reg_n_130,temp_20_reg_10198_reg_n_131,temp_20_reg_10198_reg_n_132,temp_20_reg_10198_reg_n_133,temp_20_reg_10198_reg_n_134,temp_20_reg_10198_reg_n_135,temp_20_reg_10198_reg_n_136,temp_20_reg_10198_reg_n_137,temp_20_reg_10198_reg_n_138,temp_20_reg_10198_reg_n_139,temp_20_reg_10198_reg_n_140,temp_20_reg_10198_reg_n_141,temp_20_reg_10198_reg_n_142,temp_20_reg_10198_reg_n_143,temp_20_reg_10198_reg_n_144,temp_20_reg_10198_reg_n_145,temp_20_reg_10198_reg_n_146,temp_20_reg_10198_reg_n_147,temp_20_reg_10198_reg_n_148,temp_20_reg_10198_reg_n_149,temp_20_reg_10198_reg_n_150,temp_20_reg_10198_reg_n_151,temp_20_reg_10198_reg_n_152,temp_20_reg_10198_reg_n_153,temp_20_reg_10198_reg_n_154,temp_20_reg_10198_reg_n_155,temp_20_reg_10198_reg_n_156}),
        .ap_clk(ap_clk),
        .ap_phi_mux_ia_0_i_i_phi_fu_5869_p41(ap_phi_mux_ia_0_i_i_phi_fu_5869_p41),
        .p(b_10_q0),
        .tmp23_fu_7046_p2(tmp23_fu_7046_p2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_3 HLS_accel_mac_mulbkb_U15
       (.DOBDO(a_11_q1),
        .PCOUT({HLS_accel_mac_mulbkb_U15_n_3,HLS_accel_mac_mulbkb_U15_n_4,HLS_accel_mac_mulbkb_U15_n_5,HLS_accel_mac_mulbkb_U15_n_6,HLS_accel_mac_mulbkb_U15_n_7,HLS_accel_mac_mulbkb_U15_n_8,HLS_accel_mac_mulbkb_U15_n_9,HLS_accel_mac_mulbkb_U15_n_10,HLS_accel_mac_mulbkb_U15_n_11,HLS_accel_mac_mulbkb_U15_n_12,HLS_accel_mac_mulbkb_U15_n_13,HLS_accel_mac_mulbkb_U15_n_14,HLS_accel_mac_mulbkb_U15_n_15,HLS_accel_mac_mulbkb_U15_n_16,HLS_accel_mac_mulbkb_U15_n_17,HLS_accel_mac_mulbkb_U15_n_18,HLS_accel_mac_mulbkb_U15_n_19,HLS_accel_mac_mulbkb_U15_n_20,HLS_accel_mac_mulbkb_U15_n_21,HLS_accel_mac_mulbkb_U15_n_22,HLS_accel_mac_mulbkb_U15_n_23,HLS_accel_mac_mulbkb_U15_n_24,HLS_accel_mac_mulbkb_U15_n_25,HLS_accel_mac_mulbkb_U15_n_26,HLS_accel_mac_mulbkb_U15_n_27,HLS_accel_mac_mulbkb_U15_n_28,HLS_accel_mac_mulbkb_U15_n_29,HLS_accel_mac_mulbkb_U15_n_30,HLS_accel_mac_mulbkb_U15_n_31,HLS_accel_mac_mulbkb_U15_n_32,HLS_accel_mac_mulbkb_U15_n_33,HLS_accel_mac_mulbkb_U15_n_34,HLS_accel_mac_mulbkb_U15_n_35,HLS_accel_mac_mulbkb_U15_n_36,HLS_accel_mac_mulbkb_U15_n_37,HLS_accel_mac_mulbkb_U15_n_38,HLS_accel_mac_mulbkb_U15_n_39,HLS_accel_mac_mulbkb_U15_n_40,HLS_accel_mac_mulbkb_U15_n_41,HLS_accel_mac_mulbkb_U15_n_42,HLS_accel_mac_mulbkb_U15_n_43,HLS_accel_mac_mulbkb_U15_n_44,HLS_accel_mac_mulbkb_U15_n_45,HLS_accel_mac_mulbkb_U15_n_46,HLS_accel_mac_mulbkb_U15_n_47,HLS_accel_mac_mulbkb_U15_n_48,HLS_accel_mac_mulbkb_U15_n_49,HLS_accel_mac_mulbkb_U15_n_50}),
        .ap_clk(ap_clk),
        .ap_phi_mux_ia_0_i_i_phi_fu_5869_p41(ap_phi_mux_ia_0_i_i_phi_fu_5869_p41),
        .p(b_11_q1),
        .p_0({temp_23_reg_10213_reg_n_109,temp_23_reg_10213_reg_n_110,temp_23_reg_10213_reg_n_111,temp_23_reg_10213_reg_n_112,temp_23_reg_10213_reg_n_113,temp_23_reg_10213_reg_n_114,temp_23_reg_10213_reg_n_115,temp_23_reg_10213_reg_n_116,temp_23_reg_10213_reg_n_117,temp_23_reg_10213_reg_n_118,temp_23_reg_10213_reg_n_119,temp_23_reg_10213_reg_n_120,temp_23_reg_10213_reg_n_121,temp_23_reg_10213_reg_n_122,temp_23_reg_10213_reg_n_123,temp_23_reg_10213_reg_n_124,temp_23_reg_10213_reg_n_125,temp_23_reg_10213_reg_n_126,temp_23_reg_10213_reg_n_127,temp_23_reg_10213_reg_n_128,temp_23_reg_10213_reg_n_129,temp_23_reg_10213_reg_n_130,temp_23_reg_10213_reg_n_131,temp_23_reg_10213_reg_n_132,temp_23_reg_10213_reg_n_133,temp_23_reg_10213_reg_n_134,temp_23_reg_10213_reg_n_135,temp_23_reg_10213_reg_n_136,temp_23_reg_10213_reg_n_137,temp_23_reg_10213_reg_n_138,temp_23_reg_10213_reg_n_139,temp_23_reg_10213_reg_n_140,temp_23_reg_10213_reg_n_141,temp_23_reg_10213_reg_n_142,temp_23_reg_10213_reg_n_143,temp_23_reg_10213_reg_n_144,temp_23_reg_10213_reg_n_145,temp_23_reg_10213_reg_n_146,temp_23_reg_10213_reg_n_147,temp_23_reg_10213_reg_n_148,temp_23_reg_10213_reg_n_149,temp_23_reg_10213_reg_n_150,temp_23_reg_10213_reg_n_151,temp_23_reg_10213_reg_n_152,temp_23_reg_10213_reg_n_153,temp_23_reg_10213_reg_n_154,temp_23_reg_10213_reg_n_155,temp_23_reg_10213_reg_n_156}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_4 HLS_accel_mac_mulbkb_U17
       (.DOADO(a_15_q0),
        .P({HLS_accel_mac_mulcud_U18_n_3,HLS_accel_mac_mulcud_U18_n_4,HLS_accel_mac_mulcud_U18_n_5,HLS_accel_mac_mulcud_U18_n_6,HLS_accel_mac_mulcud_U18_n_7,HLS_accel_mac_mulcud_U18_n_8,HLS_accel_mac_mulcud_U18_n_9,HLS_accel_mac_mulcud_U18_n_10}),
        .PCOUT({temp_30_reg_10233_reg_n_109,temp_30_reg_10233_reg_n_110,temp_30_reg_10233_reg_n_111,temp_30_reg_10233_reg_n_112,temp_30_reg_10233_reg_n_113,temp_30_reg_10233_reg_n_114,temp_30_reg_10233_reg_n_115,temp_30_reg_10233_reg_n_116,temp_30_reg_10233_reg_n_117,temp_30_reg_10233_reg_n_118,temp_30_reg_10233_reg_n_119,temp_30_reg_10233_reg_n_120,temp_30_reg_10233_reg_n_121,temp_30_reg_10233_reg_n_122,temp_30_reg_10233_reg_n_123,temp_30_reg_10233_reg_n_124,temp_30_reg_10233_reg_n_125,temp_30_reg_10233_reg_n_126,temp_30_reg_10233_reg_n_127,temp_30_reg_10233_reg_n_128,temp_30_reg_10233_reg_n_129,temp_30_reg_10233_reg_n_130,temp_30_reg_10233_reg_n_131,temp_30_reg_10233_reg_n_132,temp_30_reg_10233_reg_n_133,temp_30_reg_10233_reg_n_134,temp_30_reg_10233_reg_n_135,temp_30_reg_10233_reg_n_136,temp_30_reg_10233_reg_n_137,temp_30_reg_10233_reg_n_138,temp_30_reg_10233_reg_n_139,temp_30_reg_10233_reg_n_140,temp_30_reg_10233_reg_n_141,temp_30_reg_10233_reg_n_142,temp_30_reg_10233_reg_n_143,temp_30_reg_10233_reg_n_144,temp_30_reg_10233_reg_n_145,temp_30_reg_10233_reg_n_146,temp_30_reg_10233_reg_n_147,temp_30_reg_10233_reg_n_148,temp_30_reg_10233_reg_n_149,temp_30_reg_10233_reg_n_150,temp_30_reg_10233_reg_n_151,temp_30_reg_10233_reg_n_152,temp_30_reg_10233_reg_n_153,temp_30_reg_10233_reg_n_154,temp_30_reg_10233_reg_n_155,temp_30_reg_10233_reg_n_156}),
        .ap_clk(ap_clk),
        .ap_phi_mux_ia_0_i_i_phi_fu_5869_p41(ap_phi_mux_ia_0_i_i_phi_fu_5869_p41),
        .p(b_15_q0),
        .tmp32_fu_7050_p2(tmp32_fu_7050_p2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_5 HLS_accel_mac_mulbkb_U19
       (.DOBDO(a_16_q1),
        .PCOUT({HLS_accel_mac_mulbkb_U19_n_3,HLS_accel_mac_mulbkb_U19_n_4,HLS_accel_mac_mulbkb_U19_n_5,HLS_accel_mac_mulbkb_U19_n_6,HLS_accel_mac_mulbkb_U19_n_7,HLS_accel_mac_mulbkb_U19_n_8,HLS_accel_mac_mulbkb_U19_n_9,HLS_accel_mac_mulbkb_U19_n_10,HLS_accel_mac_mulbkb_U19_n_11,HLS_accel_mac_mulbkb_U19_n_12,HLS_accel_mac_mulbkb_U19_n_13,HLS_accel_mac_mulbkb_U19_n_14,HLS_accel_mac_mulbkb_U19_n_15,HLS_accel_mac_mulbkb_U19_n_16,HLS_accel_mac_mulbkb_U19_n_17,HLS_accel_mac_mulbkb_U19_n_18,HLS_accel_mac_mulbkb_U19_n_19,HLS_accel_mac_mulbkb_U19_n_20,HLS_accel_mac_mulbkb_U19_n_21,HLS_accel_mac_mulbkb_U19_n_22,HLS_accel_mac_mulbkb_U19_n_23,HLS_accel_mac_mulbkb_U19_n_24,HLS_accel_mac_mulbkb_U19_n_25,HLS_accel_mac_mulbkb_U19_n_26,HLS_accel_mac_mulbkb_U19_n_27,HLS_accel_mac_mulbkb_U19_n_28,HLS_accel_mac_mulbkb_U19_n_29,HLS_accel_mac_mulbkb_U19_n_30,HLS_accel_mac_mulbkb_U19_n_31,HLS_accel_mac_mulbkb_U19_n_32,HLS_accel_mac_mulbkb_U19_n_33,HLS_accel_mac_mulbkb_U19_n_34,HLS_accel_mac_mulbkb_U19_n_35,HLS_accel_mac_mulbkb_U19_n_36,HLS_accel_mac_mulbkb_U19_n_37,HLS_accel_mac_mulbkb_U19_n_38,HLS_accel_mac_mulbkb_U19_n_39,HLS_accel_mac_mulbkb_U19_n_40,HLS_accel_mac_mulbkb_U19_n_41,HLS_accel_mac_mulbkb_U19_n_42,HLS_accel_mac_mulbkb_U19_n_43,HLS_accel_mac_mulbkb_U19_n_44,HLS_accel_mac_mulbkb_U19_n_45,HLS_accel_mac_mulbkb_U19_n_46,HLS_accel_mac_mulbkb_U19_n_47,HLS_accel_mac_mulbkb_U19_n_48,HLS_accel_mac_mulbkb_U19_n_49,HLS_accel_mac_mulbkb_U19_n_50}),
        .ap_clk(ap_clk),
        .ap_phi_mux_ia_0_i_i_phi_fu_5869_p41(ap_phi_mux_ia_0_i_i_phi_fu_5869_p41),
        .p(b_16_q1),
        .p_0({temp_33_reg_10248_reg_n_109,temp_33_reg_10248_reg_n_110,temp_33_reg_10248_reg_n_111,temp_33_reg_10248_reg_n_112,temp_33_reg_10248_reg_n_113,temp_33_reg_10248_reg_n_114,temp_33_reg_10248_reg_n_115,temp_33_reg_10248_reg_n_116,temp_33_reg_10248_reg_n_117,temp_33_reg_10248_reg_n_118,temp_33_reg_10248_reg_n_119,temp_33_reg_10248_reg_n_120,temp_33_reg_10248_reg_n_121,temp_33_reg_10248_reg_n_122,temp_33_reg_10248_reg_n_123,temp_33_reg_10248_reg_n_124,temp_33_reg_10248_reg_n_125,temp_33_reg_10248_reg_n_126,temp_33_reg_10248_reg_n_127,temp_33_reg_10248_reg_n_128,temp_33_reg_10248_reg_n_129,temp_33_reg_10248_reg_n_130,temp_33_reg_10248_reg_n_131,temp_33_reg_10248_reg_n_132,temp_33_reg_10248_reg_n_133,temp_33_reg_10248_reg_n_134,temp_33_reg_10248_reg_n_135,temp_33_reg_10248_reg_n_136,temp_33_reg_10248_reg_n_137,temp_33_reg_10248_reg_n_138,temp_33_reg_10248_reg_n_139,temp_33_reg_10248_reg_n_140,temp_33_reg_10248_reg_n_141,temp_33_reg_10248_reg_n_142,temp_33_reg_10248_reg_n_143,temp_33_reg_10248_reg_n_144,temp_33_reg_10248_reg_n_145,temp_33_reg_10248_reg_n_146,temp_33_reg_10248_reg_n_147,temp_33_reg_10248_reg_n_148,temp_33_reg_10248_reg_n_149,temp_33_reg_10248_reg_n_150,temp_33_reg_10248_reg_n_151,temp_33_reg_10248_reg_n_152,temp_33_reg_10248_reg_n_153,temp_33_reg_10248_reg_n_154,temp_33_reg_10248_reg_n_155,temp_33_reg_10248_reg_n_156}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_6 HLS_accel_mac_mulbkb_U21
       (.DOADO(a_20_q0),
        .P({HLS_accel_mac_mulcud_U22_n_3,HLS_accel_mac_mulcud_U22_n_4,HLS_accel_mac_mulcud_U22_n_5,HLS_accel_mac_mulcud_U22_n_6,HLS_accel_mac_mulcud_U22_n_7,HLS_accel_mac_mulcud_U22_n_8,HLS_accel_mac_mulcud_U22_n_9,HLS_accel_mac_mulcud_U22_n_10}),
        .PCOUT({temp_40_reg_10268_reg_n_109,temp_40_reg_10268_reg_n_110,temp_40_reg_10268_reg_n_111,temp_40_reg_10268_reg_n_112,temp_40_reg_10268_reg_n_113,temp_40_reg_10268_reg_n_114,temp_40_reg_10268_reg_n_115,temp_40_reg_10268_reg_n_116,temp_40_reg_10268_reg_n_117,temp_40_reg_10268_reg_n_118,temp_40_reg_10268_reg_n_119,temp_40_reg_10268_reg_n_120,temp_40_reg_10268_reg_n_121,temp_40_reg_10268_reg_n_122,temp_40_reg_10268_reg_n_123,temp_40_reg_10268_reg_n_124,temp_40_reg_10268_reg_n_125,temp_40_reg_10268_reg_n_126,temp_40_reg_10268_reg_n_127,temp_40_reg_10268_reg_n_128,temp_40_reg_10268_reg_n_129,temp_40_reg_10268_reg_n_130,temp_40_reg_10268_reg_n_131,temp_40_reg_10268_reg_n_132,temp_40_reg_10268_reg_n_133,temp_40_reg_10268_reg_n_134,temp_40_reg_10268_reg_n_135,temp_40_reg_10268_reg_n_136,temp_40_reg_10268_reg_n_137,temp_40_reg_10268_reg_n_138,temp_40_reg_10268_reg_n_139,temp_40_reg_10268_reg_n_140,temp_40_reg_10268_reg_n_141,temp_40_reg_10268_reg_n_142,temp_40_reg_10268_reg_n_143,temp_40_reg_10268_reg_n_144,temp_40_reg_10268_reg_n_145,temp_40_reg_10268_reg_n_146,temp_40_reg_10268_reg_n_147,temp_40_reg_10268_reg_n_148,temp_40_reg_10268_reg_n_149,temp_40_reg_10268_reg_n_150,temp_40_reg_10268_reg_n_151,temp_40_reg_10268_reg_n_152,temp_40_reg_10268_reg_n_153,temp_40_reg_10268_reg_n_154,temp_40_reg_10268_reg_n_155,temp_40_reg_10268_reg_n_156}),
        .ap_clk(ap_clk),
        .ap_phi_mux_ia_0_i_i_phi_fu_5869_p41(ap_phi_mux_ia_0_i_i_phi_fu_5869_p41),
        .p(b_20_q0),
        .tmp43_fu_7054_p2(tmp43_fu_7054_p2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_7 HLS_accel_mac_mulbkb_U23
       (.DOBDO(a_21_q1),
        .PCOUT({HLS_accel_mac_mulbkb_U23_n_3,HLS_accel_mac_mulbkb_U23_n_4,HLS_accel_mac_mulbkb_U23_n_5,HLS_accel_mac_mulbkb_U23_n_6,HLS_accel_mac_mulbkb_U23_n_7,HLS_accel_mac_mulbkb_U23_n_8,HLS_accel_mac_mulbkb_U23_n_9,HLS_accel_mac_mulbkb_U23_n_10,HLS_accel_mac_mulbkb_U23_n_11,HLS_accel_mac_mulbkb_U23_n_12,HLS_accel_mac_mulbkb_U23_n_13,HLS_accel_mac_mulbkb_U23_n_14,HLS_accel_mac_mulbkb_U23_n_15,HLS_accel_mac_mulbkb_U23_n_16,HLS_accel_mac_mulbkb_U23_n_17,HLS_accel_mac_mulbkb_U23_n_18,HLS_accel_mac_mulbkb_U23_n_19,HLS_accel_mac_mulbkb_U23_n_20,HLS_accel_mac_mulbkb_U23_n_21,HLS_accel_mac_mulbkb_U23_n_22,HLS_accel_mac_mulbkb_U23_n_23,HLS_accel_mac_mulbkb_U23_n_24,HLS_accel_mac_mulbkb_U23_n_25,HLS_accel_mac_mulbkb_U23_n_26,HLS_accel_mac_mulbkb_U23_n_27,HLS_accel_mac_mulbkb_U23_n_28,HLS_accel_mac_mulbkb_U23_n_29,HLS_accel_mac_mulbkb_U23_n_30,HLS_accel_mac_mulbkb_U23_n_31,HLS_accel_mac_mulbkb_U23_n_32,HLS_accel_mac_mulbkb_U23_n_33,HLS_accel_mac_mulbkb_U23_n_34,HLS_accel_mac_mulbkb_U23_n_35,HLS_accel_mac_mulbkb_U23_n_36,HLS_accel_mac_mulbkb_U23_n_37,HLS_accel_mac_mulbkb_U23_n_38,HLS_accel_mac_mulbkb_U23_n_39,HLS_accel_mac_mulbkb_U23_n_40,HLS_accel_mac_mulbkb_U23_n_41,HLS_accel_mac_mulbkb_U23_n_42,HLS_accel_mac_mulbkb_U23_n_43,HLS_accel_mac_mulbkb_U23_n_44,HLS_accel_mac_mulbkb_U23_n_45,HLS_accel_mac_mulbkb_U23_n_46,HLS_accel_mac_mulbkb_U23_n_47,HLS_accel_mac_mulbkb_U23_n_48,HLS_accel_mac_mulbkb_U23_n_49,HLS_accel_mac_mulbkb_U23_n_50}),
        .ap_clk(ap_clk),
        .ap_phi_mux_ia_0_i_i_phi_fu_5869_p41(ap_phi_mux_ia_0_i_i_phi_fu_5869_p41),
        .p(b_21_q1),
        .p_0({temp_43_reg_10283_reg_n_109,temp_43_reg_10283_reg_n_110,temp_43_reg_10283_reg_n_111,temp_43_reg_10283_reg_n_112,temp_43_reg_10283_reg_n_113,temp_43_reg_10283_reg_n_114,temp_43_reg_10283_reg_n_115,temp_43_reg_10283_reg_n_116,temp_43_reg_10283_reg_n_117,temp_43_reg_10283_reg_n_118,temp_43_reg_10283_reg_n_119,temp_43_reg_10283_reg_n_120,temp_43_reg_10283_reg_n_121,temp_43_reg_10283_reg_n_122,temp_43_reg_10283_reg_n_123,temp_43_reg_10283_reg_n_124,temp_43_reg_10283_reg_n_125,temp_43_reg_10283_reg_n_126,temp_43_reg_10283_reg_n_127,temp_43_reg_10283_reg_n_128,temp_43_reg_10283_reg_n_129,temp_43_reg_10283_reg_n_130,temp_43_reg_10283_reg_n_131,temp_43_reg_10283_reg_n_132,temp_43_reg_10283_reg_n_133,temp_43_reg_10283_reg_n_134,temp_43_reg_10283_reg_n_135,temp_43_reg_10283_reg_n_136,temp_43_reg_10283_reg_n_137,temp_43_reg_10283_reg_n_138,temp_43_reg_10283_reg_n_139,temp_43_reg_10283_reg_n_140,temp_43_reg_10283_reg_n_141,temp_43_reg_10283_reg_n_142,temp_43_reg_10283_reg_n_143,temp_43_reg_10283_reg_n_144,temp_43_reg_10283_reg_n_145,temp_43_reg_10283_reg_n_146,temp_43_reg_10283_reg_n_147,temp_43_reg_10283_reg_n_148,temp_43_reg_10283_reg_n_149,temp_43_reg_10283_reg_n_150,temp_43_reg_10283_reg_n_151,temp_43_reg_10283_reg_n_152,temp_43_reg_10283_reg_n_153,temp_43_reg_10283_reg_n_154,temp_43_reg_10283_reg_n_155,temp_43_reg_10283_reg_n_156}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_8 HLS_accel_mac_mulbkb_U25
       (.DOADO(a_30_q0),
        .P({HLS_accel_mac_mulcud_U26_n_3,HLS_accel_mac_mulcud_U26_n_4,HLS_accel_mac_mulcud_U26_n_5,HLS_accel_mac_mulcud_U26_n_6,HLS_accel_mac_mulcud_U26_n_7,HLS_accel_mac_mulcud_U26_n_8,HLS_accel_mac_mulcud_U26_n_9,HLS_accel_mac_mulcud_U26_n_10}),
        .PCOUT({temp_60_reg_10303_reg_n_109,temp_60_reg_10303_reg_n_110,temp_60_reg_10303_reg_n_111,temp_60_reg_10303_reg_n_112,temp_60_reg_10303_reg_n_113,temp_60_reg_10303_reg_n_114,temp_60_reg_10303_reg_n_115,temp_60_reg_10303_reg_n_116,temp_60_reg_10303_reg_n_117,temp_60_reg_10303_reg_n_118,temp_60_reg_10303_reg_n_119,temp_60_reg_10303_reg_n_120,temp_60_reg_10303_reg_n_121,temp_60_reg_10303_reg_n_122,temp_60_reg_10303_reg_n_123,temp_60_reg_10303_reg_n_124,temp_60_reg_10303_reg_n_125,temp_60_reg_10303_reg_n_126,temp_60_reg_10303_reg_n_127,temp_60_reg_10303_reg_n_128,temp_60_reg_10303_reg_n_129,temp_60_reg_10303_reg_n_130,temp_60_reg_10303_reg_n_131,temp_60_reg_10303_reg_n_132,temp_60_reg_10303_reg_n_133,temp_60_reg_10303_reg_n_134,temp_60_reg_10303_reg_n_135,temp_60_reg_10303_reg_n_136,temp_60_reg_10303_reg_n_137,temp_60_reg_10303_reg_n_138,temp_60_reg_10303_reg_n_139,temp_60_reg_10303_reg_n_140,temp_60_reg_10303_reg_n_141,temp_60_reg_10303_reg_n_142,temp_60_reg_10303_reg_n_143,temp_60_reg_10303_reg_n_144,temp_60_reg_10303_reg_n_145,temp_60_reg_10303_reg_n_146,temp_60_reg_10303_reg_n_147,temp_60_reg_10303_reg_n_148,temp_60_reg_10303_reg_n_149,temp_60_reg_10303_reg_n_150,temp_60_reg_10303_reg_n_151,temp_60_reg_10303_reg_n_152,temp_60_reg_10303_reg_n_153,temp_60_reg_10303_reg_n_154,temp_60_reg_10303_reg_n_155,temp_60_reg_10303_reg_n_156}),
        .ap_clk(ap_clk),
        .ap_phi_mux_ia_0_i_i_phi_fu_5869_p41(ap_phi_mux_ia_0_i_i_phi_fu_5869_p41),
        .p(b_30_q0),
        .tmp62_fu_7058_p2(tmp62_fu_7058_p2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_9 HLS_accel_mac_mulbkb_U27
       (.DOBDO(a_31_q1),
        .PCOUT({HLS_accel_mac_mulbkb_U27_n_3,HLS_accel_mac_mulbkb_U27_n_4,HLS_accel_mac_mulbkb_U27_n_5,HLS_accel_mac_mulbkb_U27_n_6,HLS_accel_mac_mulbkb_U27_n_7,HLS_accel_mac_mulbkb_U27_n_8,HLS_accel_mac_mulbkb_U27_n_9,HLS_accel_mac_mulbkb_U27_n_10,HLS_accel_mac_mulbkb_U27_n_11,HLS_accel_mac_mulbkb_U27_n_12,HLS_accel_mac_mulbkb_U27_n_13,HLS_accel_mac_mulbkb_U27_n_14,HLS_accel_mac_mulbkb_U27_n_15,HLS_accel_mac_mulbkb_U27_n_16,HLS_accel_mac_mulbkb_U27_n_17,HLS_accel_mac_mulbkb_U27_n_18,HLS_accel_mac_mulbkb_U27_n_19,HLS_accel_mac_mulbkb_U27_n_20,HLS_accel_mac_mulbkb_U27_n_21,HLS_accel_mac_mulbkb_U27_n_22,HLS_accel_mac_mulbkb_U27_n_23,HLS_accel_mac_mulbkb_U27_n_24,HLS_accel_mac_mulbkb_U27_n_25,HLS_accel_mac_mulbkb_U27_n_26,HLS_accel_mac_mulbkb_U27_n_27,HLS_accel_mac_mulbkb_U27_n_28,HLS_accel_mac_mulbkb_U27_n_29,HLS_accel_mac_mulbkb_U27_n_30,HLS_accel_mac_mulbkb_U27_n_31,HLS_accel_mac_mulbkb_U27_n_32,HLS_accel_mac_mulbkb_U27_n_33,HLS_accel_mac_mulbkb_U27_n_34,HLS_accel_mac_mulbkb_U27_n_35,HLS_accel_mac_mulbkb_U27_n_36,HLS_accel_mac_mulbkb_U27_n_37,HLS_accel_mac_mulbkb_U27_n_38,HLS_accel_mac_mulbkb_U27_n_39,HLS_accel_mac_mulbkb_U27_n_40,HLS_accel_mac_mulbkb_U27_n_41,HLS_accel_mac_mulbkb_U27_n_42,HLS_accel_mac_mulbkb_U27_n_43,HLS_accel_mac_mulbkb_U27_n_44,HLS_accel_mac_mulbkb_U27_n_45,HLS_accel_mac_mulbkb_U27_n_46,HLS_accel_mac_mulbkb_U27_n_47,HLS_accel_mac_mulbkb_U27_n_48,HLS_accel_mac_mulbkb_U27_n_49,HLS_accel_mac_mulbkb_U27_n_50}),
        .ap_clk(ap_clk),
        .ap_phi_mux_ia_0_i_i_phi_fu_5869_p41(ap_phi_mux_ia_0_i_i_phi_fu_5869_p41),
        .p(b_31_q1),
        .p_0({temp_63_reg_10318_reg_n_109,temp_63_reg_10318_reg_n_110,temp_63_reg_10318_reg_n_111,temp_63_reg_10318_reg_n_112,temp_63_reg_10318_reg_n_113,temp_63_reg_10318_reg_n_114,temp_63_reg_10318_reg_n_115,temp_63_reg_10318_reg_n_116,temp_63_reg_10318_reg_n_117,temp_63_reg_10318_reg_n_118,temp_63_reg_10318_reg_n_119,temp_63_reg_10318_reg_n_120,temp_63_reg_10318_reg_n_121,temp_63_reg_10318_reg_n_122,temp_63_reg_10318_reg_n_123,temp_63_reg_10318_reg_n_124,temp_63_reg_10318_reg_n_125,temp_63_reg_10318_reg_n_126,temp_63_reg_10318_reg_n_127,temp_63_reg_10318_reg_n_128,temp_63_reg_10318_reg_n_129,temp_63_reg_10318_reg_n_130,temp_63_reg_10318_reg_n_131,temp_63_reg_10318_reg_n_132,temp_63_reg_10318_reg_n_133,temp_63_reg_10318_reg_n_134,temp_63_reg_10318_reg_n_135,temp_63_reg_10318_reg_n_136,temp_63_reg_10318_reg_n_137,temp_63_reg_10318_reg_n_138,temp_63_reg_10318_reg_n_139,temp_63_reg_10318_reg_n_140,temp_63_reg_10318_reg_n_141,temp_63_reg_10318_reg_n_142,temp_63_reg_10318_reg_n_143,temp_63_reg_10318_reg_n_144,temp_63_reg_10318_reg_n_145,temp_63_reg_10318_reg_n_146,temp_63_reg_10318_reg_n_147,temp_63_reg_10318_reg_n_148,temp_63_reg_10318_reg_n_149,temp_63_reg_10318_reg_n_150,temp_63_reg_10318_reg_n_151,temp_63_reg_10318_reg_n_152,temp_63_reg_10318_reg_n_153,temp_63_reg_10318_reg_n_154,temp_63_reg_10318_reg_n_155,temp_63_reg_10318_reg_n_156}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_10 HLS_accel_mac_mulbkb_U29
       (.DOADO(a_40_q0),
        .P({HLS_accel_mac_mulcud_U30_n_3,HLS_accel_mac_mulcud_U30_n_4,HLS_accel_mac_mulcud_U30_n_5,HLS_accel_mac_mulcud_U30_n_6,HLS_accel_mac_mulcud_U30_n_7,HLS_accel_mac_mulcud_U30_n_8,HLS_accel_mac_mulcud_U30_n_9,HLS_accel_mac_mulcud_U30_n_10}),
        .PCOUT({temp_80_reg_10338_reg_n_109,temp_80_reg_10338_reg_n_110,temp_80_reg_10338_reg_n_111,temp_80_reg_10338_reg_n_112,temp_80_reg_10338_reg_n_113,temp_80_reg_10338_reg_n_114,temp_80_reg_10338_reg_n_115,temp_80_reg_10338_reg_n_116,temp_80_reg_10338_reg_n_117,temp_80_reg_10338_reg_n_118,temp_80_reg_10338_reg_n_119,temp_80_reg_10338_reg_n_120,temp_80_reg_10338_reg_n_121,temp_80_reg_10338_reg_n_122,temp_80_reg_10338_reg_n_123,temp_80_reg_10338_reg_n_124,temp_80_reg_10338_reg_n_125,temp_80_reg_10338_reg_n_126,temp_80_reg_10338_reg_n_127,temp_80_reg_10338_reg_n_128,temp_80_reg_10338_reg_n_129,temp_80_reg_10338_reg_n_130,temp_80_reg_10338_reg_n_131,temp_80_reg_10338_reg_n_132,temp_80_reg_10338_reg_n_133,temp_80_reg_10338_reg_n_134,temp_80_reg_10338_reg_n_135,temp_80_reg_10338_reg_n_136,temp_80_reg_10338_reg_n_137,temp_80_reg_10338_reg_n_138,temp_80_reg_10338_reg_n_139,temp_80_reg_10338_reg_n_140,temp_80_reg_10338_reg_n_141,temp_80_reg_10338_reg_n_142,temp_80_reg_10338_reg_n_143,temp_80_reg_10338_reg_n_144,temp_80_reg_10338_reg_n_145,temp_80_reg_10338_reg_n_146,temp_80_reg_10338_reg_n_147,temp_80_reg_10338_reg_n_148,temp_80_reg_10338_reg_n_149,temp_80_reg_10338_reg_n_150,temp_80_reg_10338_reg_n_151,temp_80_reg_10338_reg_n_152,temp_80_reg_10338_reg_n_153,temp_80_reg_10338_reg_n_154,temp_80_reg_10338_reg_n_155,temp_80_reg_10338_reg_n_156}),
        .ap_clk(ap_clk),
        .ap_phi_mux_ia_0_i_i_phi_fu_5869_p41(ap_phi_mux_ia_0_i_i_phi_fu_5869_p41),
        .p(b_40_q0),
        .tmp83_fu_7062_p2(tmp83_fu_7062_p2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_11 HLS_accel_mac_mulbkb_U3
       (.DOBDO(a_1_q1),
        .PCOUT({HLS_accel_mac_mulbkb_U3_n_3,HLS_accel_mac_mulbkb_U3_n_4,HLS_accel_mac_mulbkb_U3_n_5,HLS_accel_mac_mulbkb_U3_n_6,HLS_accel_mac_mulbkb_U3_n_7,HLS_accel_mac_mulbkb_U3_n_8,HLS_accel_mac_mulbkb_U3_n_9,HLS_accel_mac_mulbkb_U3_n_10,HLS_accel_mac_mulbkb_U3_n_11,HLS_accel_mac_mulbkb_U3_n_12,HLS_accel_mac_mulbkb_U3_n_13,HLS_accel_mac_mulbkb_U3_n_14,HLS_accel_mac_mulbkb_U3_n_15,HLS_accel_mac_mulbkb_U3_n_16,HLS_accel_mac_mulbkb_U3_n_17,HLS_accel_mac_mulbkb_U3_n_18,HLS_accel_mac_mulbkb_U3_n_19,HLS_accel_mac_mulbkb_U3_n_20,HLS_accel_mac_mulbkb_U3_n_21,HLS_accel_mac_mulbkb_U3_n_22,HLS_accel_mac_mulbkb_U3_n_23,HLS_accel_mac_mulbkb_U3_n_24,HLS_accel_mac_mulbkb_U3_n_25,HLS_accel_mac_mulbkb_U3_n_26,HLS_accel_mac_mulbkb_U3_n_27,HLS_accel_mac_mulbkb_U3_n_28,HLS_accel_mac_mulbkb_U3_n_29,HLS_accel_mac_mulbkb_U3_n_30,HLS_accel_mac_mulbkb_U3_n_31,HLS_accel_mac_mulbkb_U3_n_32,HLS_accel_mac_mulbkb_U3_n_33,HLS_accel_mac_mulbkb_U3_n_34,HLS_accel_mac_mulbkb_U3_n_35,HLS_accel_mac_mulbkb_U3_n_36,HLS_accel_mac_mulbkb_U3_n_37,HLS_accel_mac_mulbkb_U3_n_38,HLS_accel_mac_mulbkb_U3_n_39,HLS_accel_mac_mulbkb_U3_n_40,HLS_accel_mac_mulbkb_U3_n_41,HLS_accel_mac_mulbkb_U3_n_42,HLS_accel_mac_mulbkb_U3_n_43,HLS_accel_mac_mulbkb_U3_n_44,HLS_accel_mac_mulbkb_U3_n_45,HLS_accel_mac_mulbkb_U3_n_46,HLS_accel_mac_mulbkb_U3_n_47,HLS_accel_mac_mulbkb_U3_n_48,HLS_accel_mac_mulbkb_U3_n_49,HLS_accel_mac_mulbkb_U3_n_50}),
        .ap_clk(ap_clk),
        .ap_phi_mux_ia_0_i_i_phi_fu_5869_p41(ap_phi_mux_ia_0_i_i_phi_fu_5869_p41),
        .p(b_1_q1),
        .p_0({temp_4_reg_10113_reg_n_109,temp_4_reg_10113_reg_n_110,temp_4_reg_10113_reg_n_111,temp_4_reg_10113_reg_n_112,temp_4_reg_10113_reg_n_113,temp_4_reg_10113_reg_n_114,temp_4_reg_10113_reg_n_115,temp_4_reg_10113_reg_n_116,temp_4_reg_10113_reg_n_117,temp_4_reg_10113_reg_n_118,temp_4_reg_10113_reg_n_119,temp_4_reg_10113_reg_n_120,temp_4_reg_10113_reg_n_121,temp_4_reg_10113_reg_n_122,temp_4_reg_10113_reg_n_123,temp_4_reg_10113_reg_n_124,temp_4_reg_10113_reg_n_125,temp_4_reg_10113_reg_n_126,temp_4_reg_10113_reg_n_127,temp_4_reg_10113_reg_n_128,temp_4_reg_10113_reg_n_129,temp_4_reg_10113_reg_n_130,temp_4_reg_10113_reg_n_131,temp_4_reg_10113_reg_n_132,temp_4_reg_10113_reg_n_133,temp_4_reg_10113_reg_n_134,temp_4_reg_10113_reg_n_135,temp_4_reg_10113_reg_n_136,temp_4_reg_10113_reg_n_137,temp_4_reg_10113_reg_n_138,temp_4_reg_10113_reg_n_139,temp_4_reg_10113_reg_n_140,temp_4_reg_10113_reg_n_141,temp_4_reg_10113_reg_n_142,temp_4_reg_10113_reg_n_143,temp_4_reg_10113_reg_n_144,temp_4_reg_10113_reg_n_145,temp_4_reg_10113_reg_n_146,temp_4_reg_10113_reg_n_147,temp_4_reg_10113_reg_n_148,temp_4_reg_10113_reg_n_149,temp_4_reg_10113_reg_n_150,temp_4_reg_10113_reg_n_151,temp_4_reg_10113_reg_n_152,temp_4_reg_10113_reg_n_153,temp_4_reg_10113_reg_n_154,temp_4_reg_10113_reg_n_155,temp_4_reg_10113_reg_n_156}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_12 HLS_accel_mac_mulbkb_U31
       (.DOBDO(a_41_q1),
        .PCOUT({HLS_accel_mac_mulbkb_U31_n_3,HLS_accel_mac_mulbkb_U31_n_4,HLS_accel_mac_mulbkb_U31_n_5,HLS_accel_mac_mulbkb_U31_n_6,HLS_accel_mac_mulbkb_U31_n_7,HLS_accel_mac_mulbkb_U31_n_8,HLS_accel_mac_mulbkb_U31_n_9,HLS_accel_mac_mulbkb_U31_n_10,HLS_accel_mac_mulbkb_U31_n_11,HLS_accel_mac_mulbkb_U31_n_12,HLS_accel_mac_mulbkb_U31_n_13,HLS_accel_mac_mulbkb_U31_n_14,HLS_accel_mac_mulbkb_U31_n_15,HLS_accel_mac_mulbkb_U31_n_16,HLS_accel_mac_mulbkb_U31_n_17,HLS_accel_mac_mulbkb_U31_n_18,HLS_accel_mac_mulbkb_U31_n_19,HLS_accel_mac_mulbkb_U31_n_20,HLS_accel_mac_mulbkb_U31_n_21,HLS_accel_mac_mulbkb_U31_n_22,HLS_accel_mac_mulbkb_U31_n_23,HLS_accel_mac_mulbkb_U31_n_24,HLS_accel_mac_mulbkb_U31_n_25,HLS_accel_mac_mulbkb_U31_n_26,HLS_accel_mac_mulbkb_U31_n_27,HLS_accel_mac_mulbkb_U31_n_28,HLS_accel_mac_mulbkb_U31_n_29,HLS_accel_mac_mulbkb_U31_n_30,HLS_accel_mac_mulbkb_U31_n_31,HLS_accel_mac_mulbkb_U31_n_32,HLS_accel_mac_mulbkb_U31_n_33,HLS_accel_mac_mulbkb_U31_n_34,HLS_accel_mac_mulbkb_U31_n_35,HLS_accel_mac_mulbkb_U31_n_36,HLS_accel_mac_mulbkb_U31_n_37,HLS_accel_mac_mulbkb_U31_n_38,HLS_accel_mac_mulbkb_U31_n_39,HLS_accel_mac_mulbkb_U31_n_40,HLS_accel_mac_mulbkb_U31_n_41,HLS_accel_mac_mulbkb_U31_n_42,HLS_accel_mac_mulbkb_U31_n_43,HLS_accel_mac_mulbkb_U31_n_44,HLS_accel_mac_mulbkb_U31_n_45,HLS_accel_mac_mulbkb_U31_n_46,HLS_accel_mac_mulbkb_U31_n_47,HLS_accel_mac_mulbkb_U31_n_48,HLS_accel_mac_mulbkb_U31_n_49,HLS_accel_mac_mulbkb_U31_n_50}),
        .ap_clk(ap_clk),
        .ap_phi_mux_ia_0_i_i_phi_fu_5869_p41(ap_phi_mux_ia_0_i_i_phi_fu_5869_p41),
        .p(b_41_q1),
        .p_0({temp_83_reg_10353_reg_n_109,temp_83_reg_10353_reg_n_110,temp_83_reg_10353_reg_n_111,temp_83_reg_10353_reg_n_112,temp_83_reg_10353_reg_n_113,temp_83_reg_10353_reg_n_114,temp_83_reg_10353_reg_n_115,temp_83_reg_10353_reg_n_116,temp_83_reg_10353_reg_n_117,temp_83_reg_10353_reg_n_118,temp_83_reg_10353_reg_n_119,temp_83_reg_10353_reg_n_120,temp_83_reg_10353_reg_n_121,temp_83_reg_10353_reg_n_122,temp_83_reg_10353_reg_n_123,temp_83_reg_10353_reg_n_124,temp_83_reg_10353_reg_n_125,temp_83_reg_10353_reg_n_126,temp_83_reg_10353_reg_n_127,temp_83_reg_10353_reg_n_128,temp_83_reg_10353_reg_n_129,temp_83_reg_10353_reg_n_130,temp_83_reg_10353_reg_n_131,temp_83_reg_10353_reg_n_132,temp_83_reg_10353_reg_n_133,temp_83_reg_10353_reg_n_134,temp_83_reg_10353_reg_n_135,temp_83_reg_10353_reg_n_136,temp_83_reg_10353_reg_n_137,temp_83_reg_10353_reg_n_138,temp_83_reg_10353_reg_n_139,temp_83_reg_10353_reg_n_140,temp_83_reg_10353_reg_n_141,temp_83_reg_10353_reg_n_142,temp_83_reg_10353_reg_n_143,temp_83_reg_10353_reg_n_144,temp_83_reg_10353_reg_n_145,temp_83_reg_10353_reg_n_146,temp_83_reg_10353_reg_n_147,temp_83_reg_10353_reg_n_148,temp_83_reg_10353_reg_n_149,temp_83_reg_10353_reg_n_150,temp_83_reg_10353_reg_n_151,temp_83_reg_10353_reg_n_152,temp_83_reg_10353_reg_n_153,temp_83_reg_10353_reg_n_154,temp_83_reg_10353_reg_n_155,temp_83_reg_10353_reg_n_156}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_13 HLS_accel_mac_mulbkb_U33
       (.DOADO(a_60_q0),
        .P({HLS_accel_mac_mulcud_U34_n_3,HLS_accel_mac_mulcud_U34_n_4,HLS_accel_mac_mulcud_U34_n_5,HLS_accel_mac_mulcud_U34_n_6,HLS_accel_mac_mulcud_U34_n_7,HLS_accel_mac_mulcud_U34_n_8,HLS_accel_mac_mulcud_U34_n_9,HLS_accel_mac_mulcud_U34_n_10}),
        .PCOUT({temp_120_reg_10373_reg_n_109,temp_120_reg_10373_reg_n_110,temp_120_reg_10373_reg_n_111,temp_120_reg_10373_reg_n_112,temp_120_reg_10373_reg_n_113,temp_120_reg_10373_reg_n_114,temp_120_reg_10373_reg_n_115,temp_120_reg_10373_reg_n_116,temp_120_reg_10373_reg_n_117,temp_120_reg_10373_reg_n_118,temp_120_reg_10373_reg_n_119,temp_120_reg_10373_reg_n_120,temp_120_reg_10373_reg_n_121,temp_120_reg_10373_reg_n_122,temp_120_reg_10373_reg_n_123,temp_120_reg_10373_reg_n_124,temp_120_reg_10373_reg_n_125,temp_120_reg_10373_reg_n_126,temp_120_reg_10373_reg_n_127,temp_120_reg_10373_reg_n_128,temp_120_reg_10373_reg_n_129,temp_120_reg_10373_reg_n_130,temp_120_reg_10373_reg_n_131,temp_120_reg_10373_reg_n_132,temp_120_reg_10373_reg_n_133,temp_120_reg_10373_reg_n_134,temp_120_reg_10373_reg_n_135,temp_120_reg_10373_reg_n_136,temp_120_reg_10373_reg_n_137,temp_120_reg_10373_reg_n_138,temp_120_reg_10373_reg_n_139,temp_120_reg_10373_reg_n_140,temp_120_reg_10373_reg_n_141,temp_120_reg_10373_reg_n_142,temp_120_reg_10373_reg_n_143,temp_120_reg_10373_reg_n_144,temp_120_reg_10373_reg_n_145,temp_120_reg_10373_reg_n_146,temp_120_reg_10373_reg_n_147,temp_120_reg_10373_reg_n_148,temp_120_reg_10373_reg_n_149,temp_120_reg_10373_reg_n_150,temp_120_reg_10373_reg_n_151,temp_120_reg_10373_reg_n_152,temp_120_reg_10373_reg_n_153,temp_120_reg_10373_reg_n_154,temp_120_reg_10373_reg_n_155,temp_120_reg_10373_reg_n_156}),
        .ap_clk(ap_clk),
        .ap_phi_mux_ia_0_i_i_phi_fu_5869_p41(ap_phi_mux_ia_0_i_i_phi_fu_5869_p41),
        .p(b_60_q0),
        .tmp122_fu_7066_p2(tmp122_fu_7066_p2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_14 HLS_accel_mac_mulbkb_U35
       (.DOBDO(a_61_q1),
        .PCOUT({HLS_accel_mac_mulbkb_U35_n_3,HLS_accel_mac_mulbkb_U35_n_4,HLS_accel_mac_mulbkb_U35_n_5,HLS_accel_mac_mulbkb_U35_n_6,HLS_accel_mac_mulbkb_U35_n_7,HLS_accel_mac_mulbkb_U35_n_8,HLS_accel_mac_mulbkb_U35_n_9,HLS_accel_mac_mulbkb_U35_n_10,HLS_accel_mac_mulbkb_U35_n_11,HLS_accel_mac_mulbkb_U35_n_12,HLS_accel_mac_mulbkb_U35_n_13,HLS_accel_mac_mulbkb_U35_n_14,HLS_accel_mac_mulbkb_U35_n_15,HLS_accel_mac_mulbkb_U35_n_16,HLS_accel_mac_mulbkb_U35_n_17,HLS_accel_mac_mulbkb_U35_n_18,HLS_accel_mac_mulbkb_U35_n_19,HLS_accel_mac_mulbkb_U35_n_20,HLS_accel_mac_mulbkb_U35_n_21,HLS_accel_mac_mulbkb_U35_n_22,HLS_accel_mac_mulbkb_U35_n_23,HLS_accel_mac_mulbkb_U35_n_24,HLS_accel_mac_mulbkb_U35_n_25,HLS_accel_mac_mulbkb_U35_n_26,HLS_accel_mac_mulbkb_U35_n_27,HLS_accel_mac_mulbkb_U35_n_28,HLS_accel_mac_mulbkb_U35_n_29,HLS_accel_mac_mulbkb_U35_n_30,HLS_accel_mac_mulbkb_U35_n_31,HLS_accel_mac_mulbkb_U35_n_32,HLS_accel_mac_mulbkb_U35_n_33,HLS_accel_mac_mulbkb_U35_n_34,HLS_accel_mac_mulbkb_U35_n_35,HLS_accel_mac_mulbkb_U35_n_36,HLS_accel_mac_mulbkb_U35_n_37,HLS_accel_mac_mulbkb_U35_n_38,HLS_accel_mac_mulbkb_U35_n_39,HLS_accel_mac_mulbkb_U35_n_40,HLS_accel_mac_mulbkb_U35_n_41,HLS_accel_mac_mulbkb_U35_n_42,HLS_accel_mac_mulbkb_U35_n_43,HLS_accel_mac_mulbkb_U35_n_44,HLS_accel_mac_mulbkb_U35_n_45,HLS_accel_mac_mulbkb_U35_n_46,HLS_accel_mac_mulbkb_U35_n_47,HLS_accel_mac_mulbkb_U35_n_48,HLS_accel_mac_mulbkb_U35_n_49,HLS_accel_mac_mulbkb_U35_n_50}),
        .ap_clk(ap_clk),
        .ap_phi_mux_ia_0_i_i_phi_fu_5869_p41(ap_phi_mux_ia_0_i_i_phi_fu_5869_p41),
        .p(b_61_q1),
        .p_0({temp_123_reg_10388_reg_n_109,temp_123_reg_10388_reg_n_110,temp_123_reg_10388_reg_n_111,temp_123_reg_10388_reg_n_112,temp_123_reg_10388_reg_n_113,temp_123_reg_10388_reg_n_114,temp_123_reg_10388_reg_n_115,temp_123_reg_10388_reg_n_116,temp_123_reg_10388_reg_n_117,temp_123_reg_10388_reg_n_118,temp_123_reg_10388_reg_n_119,temp_123_reg_10388_reg_n_120,temp_123_reg_10388_reg_n_121,temp_123_reg_10388_reg_n_122,temp_123_reg_10388_reg_n_123,temp_123_reg_10388_reg_n_124,temp_123_reg_10388_reg_n_125,temp_123_reg_10388_reg_n_126,temp_123_reg_10388_reg_n_127,temp_123_reg_10388_reg_n_128,temp_123_reg_10388_reg_n_129,temp_123_reg_10388_reg_n_130,temp_123_reg_10388_reg_n_131,temp_123_reg_10388_reg_n_132,temp_123_reg_10388_reg_n_133,temp_123_reg_10388_reg_n_134,temp_123_reg_10388_reg_n_135,temp_123_reg_10388_reg_n_136,temp_123_reg_10388_reg_n_137,temp_123_reg_10388_reg_n_138,temp_123_reg_10388_reg_n_139,temp_123_reg_10388_reg_n_140,temp_123_reg_10388_reg_n_141,temp_123_reg_10388_reg_n_142,temp_123_reg_10388_reg_n_143,temp_123_reg_10388_reg_n_144,temp_123_reg_10388_reg_n_145,temp_123_reg_10388_reg_n_146,temp_123_reg_10388_reg_n_147,temp_123_reg_10388_reg_n_148,temp_123_reg_10388_reg_n_149,temp_123_reg_10388_reg_n_150,temp_123_reg_10388_reg_n_151,temp_123_reg_10388_reg_n_152,temp_123_reg_10388_reg_n_153,temp_123_reg_10388_reg_n_154,temp_123_reg_10388_reg_n_155,temp_123_reg_10388_reg_n_156}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_15 HLS_accel_mac_mulbkb_U37
       (.DOBDO(a_12_q1),
        .P({HLS_accel_mac_mulcud_U38_n_3,HLS_accel_mac_mulcud_U38_n_4,HLS_accel_mac_mulcud_U38_n_5,HLS_accel_mac_mulcud_U38_n_6,HLS_accel_mac_mulcud_U38_n_7,HLS_accel_mac_mulcud_U38_n_8,HLS_accel_mac_mulcud_U38_n_9,HLS_accel_mac_mulcud_U38_n_10}),
        .PCOUT({temp_25_reg_10708_reg_n_109,temp_25_reg_10708_reg_n_110,temp_25_reg_10708_reg_n_111,temp_25_reg_10708_reg_n_112,temp_25_reg_10708_reg_n_113,temp_25_reg_10708_reg_n_114,temp_25_reg_10708_reg_n_115,temp_25_reg_10708_reg_n_116,temp_25_reg_10708_reg_n_117,temp_25_reg_10708_reg_n_118,temp_25_reg_10708_reg_n_119,temp_25_reg_10708_reg_n_120,temp_25_reg_10708_reg_n_121,temp_25_reg_10708_reg_n_122,temp_25_reg_10708_reg_n_123,temp_25_reg_10708_reg_n_124,temp_25_reg_10708_reg_n_125,temp_25_reg_10708_reg_n_126,temp_25_reg_10708_reg_n_127,temp_25_reg_10708_reg_n_128,temp_25_reg_10708_reg_n_129,temp_25_reg_10708_reg_n_130,temp_25_reg_10708_reg_n_131,temp_25_reg_10708_reg_n_132,temp_25_reg_10708_reg_n_133,temp_25_reg_10708_reg_n_134,temp_25_reg_10708_reg_n_135,temp_25_reg_10708_reg_n_136,temp_25_reg_10708_reg_n_137,temp_25_reg_10708_reg_n_138,temp_25_reg_10708_reg_n_139,temp_25_reg_10708_reg_n_140,temp_25_reg_10708_reg_n_141,temp_25_reg_10708_reg_n_142,temp_25_reg_10708_reg_n_143,temp_25_reg_10708_reg_n_144,temp_25_reg_10708_reg_n_145,temp_25_reg_10708_reg_n_146,temp_25_reg_10708_reg_n_147,temp_25_reg_10708_reg_n_148,temp_25_reg_10708_reg_n_149,temp_25_reg_10708_reg_n_150,temp_25_reg_10708_reg_n_151,temp_25_reg_10708_reg_n_152,temp_25_reg_10708_reg_n_153,temp_25_reg_10708_reg_n_154,temp_25_reg_10708_reg_n_155,temp_25_reg_10708_reg_n_156}),
        .a_12_load_1_reg_104030(a_12_load_1_reg_104030),
        .ap_clk(ap_clk),
        .p(b_12_q1),
        .tmp27_fu_7089_p2(tmp27_fu_7089_p2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_16 HLS_accel_mac_mulbkb_U39
       (.DOBDO(a_17_q1),
        .P({HLS_accel_mac_mulcud_U40_n_3,HLS_accel_mac_mulcud_U40_n_4,HLS_accel_mac_mulcud_U40_n_5,HLS_accel_mac_mulcud_U40_n_6,HLS_accel_mac_mulcud_U40_n_7,HLS_accel_mac_mulcud_U40_n_8,HLS_accel_mac_mulcud_U40_n_9,HLS_accel_mac_mulcud_U40_n_10}),
        .PCOUT({temp_35_reg_10723_reg_n_109,temp_35_reg_10723_reg_n_110,temp_35_reg_10723_reg_n_111,temp_35_reg_10723_reg_n_112,temp_35_reg_10723_reg_n_113,temp_35_reg_10723_reg_n_114,temp_35_reg_10723_reg_n_115,temp_35_reg_10723_reg_n_116,temp_35_reg_10723_reg_n_117,temp_35_reg_10723_reg_n_118,temp_35_reg_10723_reg_n_119,temp_35_reg_10723_reg_n_120,temp_35_reg_10723_reg_n_121,temp_35_reg_10723_reg_n_122,temp_35_reg_10723_reg_n_123,temp_35_reg_10723_reg_n_124,temp_35_reg_10723_reg_n_125,temp_35_reg_10723_reg_n_126,temp_35_reg_10723_reg_n_127,temp_35_reg_10723_reg_n_128,temp_35_reg_10723_reg_n_129,temp_35_reg_10723_reg_n_130,temp_35_reg_10723_reg_n_131,temp_35_reg_10723_reg_n_132,temp_35_reg_10723_reg_n_133,temp_35_reg_10723_reg_n_134,temp_35_reg_10723_reg_n_135,temp_35_reg_10723_reg_n_136,temp_35_reg_10723_reg_n_137,temp_35_reg_10723_reg_n_138,temp_35_reg_10723_reg_n_139,temp_35_reg_10723_reg_n_140,temp_35_reg_10723_reg_n_141,temp_35_reg_10723_reg_n_142,temp_35_reg_10723_reg_n_143,temp_35_reg_10723_reg_n_144,temp_35_reg_10723_reg_n_145,temp_35_reg_10723_reg_n_146,temp_35_reg_10723_reg_n_147,temp_35_reg_10723_reg_n_148,temp_35_reg_10723_reg_n_149,temp_35_reg_10723_reg_n_150,temp_35_reg_10723_reg_n_151,temp_35_reg_10723_reg_n_152,temp_35_reg_10723_reg_n_153,temp_35_reg_10723_reg_n_154,temp_35_reg_10723_reg_n_155,temp_35_reg_10723_reg_n_156}),
        .a_12_load_1_reg_104030(a_12_load_1_reg_104030),
        .ap_clk(ap_clk),
        .p(b_17_q1),
        .tmp36_fu_7098_p2(tmp36_fu_7098_p2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_17 HLS_accel_mac_mulbkb_U41
       (.DOBDO(a_22_q1),
        .P({HLS_accel_mac_mulcud_U42_n_3,HLS_accel_mac_mulcud_U42_n_4,HLS_accel_mac_mulcud_U42_n_5,HLS_accel_mac_mulcud_U42_n_6,HLS_accel_mac_mulcud_U42_n_7,HLS_accel_mac_mulcud_U42_n_8,HLS_accel_mac_mulcud_U42_n_9,HLS_accel_mac_mulcud_U42_n_10}),
        .PCOUT({temp_45_reg_10738_reg_n_109,temp_45_reg_10738_reg_n_110,temp_45_reg_10738_reg_n_111,temp_45_reg_10738_reg_n_112,temp_45_reg_10738_reg_n_113,temp_45_reg_10738_reg_n_114,temp_45_reg_10738_reg_n_115,temp_45_reg_10738_reg_n_116,temp_45_reg_10738_reg_n_117,temp_45_reg_10738_reg_n_118,temp_45_reg_10738_reg_n_119,temp_45_reg_10738_reg_n_120,temp_45_reg_10738_reg_n_121,temp_45_reg_10738_reg_n_122,temp_45_reg_10738_reg_n_123,temp_45_reg_10738_reg_n_124,temp_45_reg_10738_reg_n_125,temp_45_reg_10738_reg_n_126,temp_45_reg_10738_reg_n_127,temp_45_reg_10738_reg_n_128,temp_45_reg_10738_reg_n_129,temp_45_reg_10738_reg_n_130,temp_45_reg_10738_reg_n_131,temp_45_reg_10738_reg_n_132,temp_45_reg_10738_reg_n_133,temp_45_reg_10738_reg_n_134,temp_45_reg_10738_reg_n_135,temp_45_reg_10738_reg_n_136,temp_45_reg_10738_reg_n_137,temp_45_reg_10738_reg_n_138,temp_45_reg_10738_reg_n_139,temp_45_reg_10738_reg_n_140,temp_45_reg_10738_reg_n_141,temp_45_reg_10738_reg_n_142,temp_45_reg_10738_reg_n_143,temp_45_reg_10738_reg_n_144,temp_45_reg_10738_reg_n_145,temp_45_reg_10738_reg_n_146,temp_45_reg_10738_reg_n_147,temp_45_reg_10738_reg_n_148,temp_45_reg_10738_reg_n_149,temp_45_reg_10738_reg_n_150,temp_45_reg_10738_reg_n_151,temp_45_reg_10738_reg_n_152,temp_45_reg_10738_reg_n_153,temp_45_reg_10738_reg_n_154,temp_45_reg_10738_reg_n_155,temp_45_reg_10738_reg_n_156}),
        .a_12_load_1_reg_104030(a_12_load_1_reg_104030),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp2_iter2(ap_enable_reg_pp2_iter2),
        .exitcond_flatten1_reg_8075_pp2_iter1_reg(exitcond_flatten1_reg_8075_pp2_iter1_reg),
        .p(b_22_q1),
        .tmp47_fu_7107_p2(tmp47_fu_7107_p2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_18 HLS_accel_mac_mulbkb_U43
       (.DOADO(a_25_q0),
        .P({HLS_accel_mac_mulcud_U44_n_3,HLS_accel_mac_mulcud_U44_n_4,HLS_accel_mac_mulcud_U44_n_5,HLS_accel_mac_mulcud_U44_n_6,HLS_accel_mac_mulcud_U44_n_7,HLS_accel_mac_mulcud_U44_n_8,HLS_accel_mac_mulcud_U44_n_9,HLS_accel_mac_mulcud_U44_n_10}),
        .PCOUT({temp_50_reg_10753_reg_n_109,temp_50_reg_10753_reg_n_110,temp_50_reg_10753_reg_n_111,temp_50_reg_10753_reg_n_112,temp_50_reg_10753_reg_n_113,temp_50_reg_10753_reg_n_114,temp_50_reg_10753_reg_n_115,temp_50_reg_10753_reg_n_116,temp_50_reg_10753_reg_n_117,temp_50_reg_10753_reg_n_118,temp_50_reg_10753_reg_n_119,temp_50_reg_10753_reg_n_120,temp_50_reg_10753_reg_n_121,temp_50_reg_10753_reg_n_122,temp_50_reg_10753_reg_n_123,temp_50_reg_10753_reg_n_124,temp_50_reg_10753_reg_n_125,temp_50_reg_10753_reg_n_126,temp_50_reg_10753_reg_n_127,temp_50_reg_10753_reg_n_128,temp_50_reg_10753_reg_n_129,temp_50_reg_10753_reg_n_130,temp_50_reg_10753_reg_n_131,temp_50_reg_10753_reg_n_132,temp_50_reg_10753_reg_n_133,temp_50_reg_10753_reg_n_134,temp_50_reg_10753_reg_n_135,temp_50_reg_10753_reg_n_136,temp_50_reg_10753_reg_n_137,temp_50_reg_10753_reg_n_138,temp_50_reg_10753_reg_n_139,temp_50_reg_10753_reg_n_140,temp_50_reg_10753_reg_n_141,temp_50_reg_10753_reg_n_142,temp_50_reg_10753_reg_n_143,temp_50_reg_10753_reg_n_144,temp_50_reg_10753_reg_n_145,temp_50_reg_10753_reg_n_146,temp_50_reg_10753_reg_n_147,temp_50_reg_10753_reg_n_148,temp_50_reg_10753_reg_n_149,temp_50_reg_10753_reg_n_150,temp_50_reg_10753_reg_n_151,temp_50_reg_10753_reg_n_152,temp_50_reg_10753_reg_n_153,temp_50_reg_10753_reg_n_154,temp_50_reg_10753_reg_n_155,temp_50_reg_10753_reg_n_156}),
        .a_12_load_1_reg_104030(a_12_load_1_reg_104030),
        .ap_clk(ap_clk),
        .p(b_25_q0),
        .tmp52_fu_7116_p2(tmp52_fu_7116_p2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_19 HLS_accel_mac_mulbkb_U45
       (.DOBDO(a_26_q1),
        .PCOUT({HLS_accel_mac_mulbkb_U45_n_3,HLS_accel_mac_mulbkb_U45_n_4,HLS_accel_mac_mulbkb_U45_n_5,HLS_accel_mac_mulbkb_U45_n_6,HLS_accel_mac_mulbkb_U45_n_7,HLS_accel_mac_mulbkb_U45_n_8,HLS_accel_mac_mulbkb_U45_n_9,HLS_accel_mac_mulbkb_U45_n_10,HLS_accel_mac_mulbkb_U45_n_11,HLS_accel_mac_mulbkb_U45_n_12,HLS_accel_mac_mulbkb_U45_n_13,HLS_accel_mac_mulbkb_U45_n_14,HLS_accel_mac_mulbkb_U45_n_15,HLS_accel_mac_mulbkb_U45_n_16,HLS_accel_mac_mulbkb_U45_n_17,HLS_accel_mac_mulbkb_U45_n_18,HLS_accel_mac_mulbkb_U45_n_19,HLS_accel_mac_mulbkb_U45_n_20,HLS_accel_mac_mulbkb_U45_n_21,HLS_accel_mac_mulbkb_U45_n_22,HLS_accel_mac_mulbkb_U45_n_23,HLS_accel_mac_mulbkb_U45_n_24,HLS_accel_mac_mulbkb_U45_n_25,HLS_accel_mac_mulbkb_U45_n_26,HLS_accel_mac_mulbkb_U45_n_27,HLS_accel_mac_mulbkb_U45_n_28,HLS_accel_mac_mulbkb_U45_n_29,HLS_accel_mac_mulbkb_U45_n_30,HLS_accel_mac_mulbkb_U45_n_31,HLS_accel_mac_mulbkb_U45_n_32,HLS_accel_mac_mulbkb_U45_n_33,HLS_accel_mac_mulbkb_U45_n_34,HLS_accel_mac_mulbkb_U45_n_35,HLS_accel_mac_mulbkb_U45_n_36,HLS_accel_mac_mulbkb_U45_n_37,HLS_accel_mac_mulbkb_U45_n_38,HLS_accel_mac_mulbkb_U45_n_39,HLS_accel_mac_mulbkb_U45_n_40,HLS_accel_mac_mulbkb_U45_n_41,HLS_accel_mac_mulbkb_U45_n_42,HLS_accel_mac_mulbkb_U45_n_43,HLS_accel_mac_mulbkb_U45_n_44,HLS_accel_mac_mulbkb_U45_n_45,HLS_accel_mac_mulbkb_U45_n_46,HLS_accel_mac_mulbkb_U45_n_47,HLS_accel_mac_mulbkb_U45_n_48,HLS_accel_mac_mulbkb_U45_n_49,HLS_accel_mac_mulbkb_U45_n_50}),
        .a_12_load_1_reg_104030(a_12_load_1_reg_104030),
        .ap_clk(ap_clk),
        .p(b_26_q1),
        .p_0({temp_53_reg_10768_reg_n_109,temp_53_reg_10768_reg_n_110,temp_53_reg_10768_reg_n_111,temp_53_reg_10768_reg_n_112,temp_53_reg_10768_reg_n_113,temp_53_reg_10768_reg_n_114,temp_53_reg_10768_reg_n_115,temp_53_reg_10768_reg_n_116,temp_53_reg_10768_reg_n_117,temp_53_reg_10768_reg_n_118,temp_53_reg_10768_reg_n_119,temp_53_reg_10768_reg_n_120,temp_53_reg_10768_reg_n_121,temp_53_reg_10768_reg_n_122,temp_53_reg_10768_reg_n_123,temp_53_reg_10768_reg_n_124,temp_53_reg_10768_reg_n_125,temp_53_reg_10768_reg_n_126,temp_53_reg_10768_reg_n_127,temp_53_reg_10768_reg_n_128,temp_53_reg_10768_reg_n_129,temp_53_reg_10768_reg_n_130,temp_53_reg_10768_reg_n_131,temp_53_reg_10768_reg_n_132,temp_53_reg_10768_reg_n_133,temp_53_reg_10768_reg_n_134,temp_53_reg_10768_reg_n_135,temp_53_reg_10768_reg_n_136,temp_53_reg_10768_reg_n_137,temp_53_reg_10768_reg_n_138,temp_53_reg_10768_reg_n_139,temp_53_reg_10768_reg_n_140,temp_53_reg_10768_reg_n_141,temp_53_reg_10768_reg_n_142,temp_53_reg_10768_reg_n_143,temp_53_reg_10768_reg_n_144,temp_53_reg_10768_reg_n_145,temp_53_reg_10768_reg_n_146,temp_53_reg_10768_reg_n_147,temp_53_reg_10768_reg_n_148,temp_53_reg_10768_reg_n_149,temp_53_reg_10768_reg_n_150,temp_53_reg_10768_reg_n_151,temp_53_reg_10768_reg_n_152,temp_53_reg_10768_reg_n_153,temp_53_reg_10768_reg_n_154,temp_53_reg_10768_reg_n_155,temp_53_reg_10768_reg_n_156}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_20 HLS_accel_mac_mulbkb_U46
       (.DOBDO(a_27_q1),
        .P({HLS_accel_mac_mulcud_U47_n_3,HLS_accel_mac_mulcud_U47_n_4,HLS_accel_mac_mulcud_U47_n_5,HLS_accel_mac_mulcud_U47_n_6,HLS_accel_mac_mulcud_U47_n_7,HLS_accel_mac_mulcud_U47_n_8,HLS_accel_mac_mulcud_U47_n_9,HLS_accel_mac_mulcud_U47_n_10}),
        .PCOUT({temp_55_reg_10778_reg_n_109,temp_55_reg_10778_reg_n_110,temp_55_reg_10778_reg_n_111,temp_55_reg_10778_reg_n_112,temp_55_reg_10778_reg_n_113,temp_55_reg_10778_reg_n_114,temp_55_reg_10778_reg_n_115,temp_55_reg_10778_reg_n_116,temp_55_reg_10778_reg_n_117,temp_55_reg_10778_reg_n_118,temp_55_reg_10778_reg_n_119,temp_55_reg_10778_reg_n_120,temp_55_reg_10778_reg_n_121,temp_55_reg_10778_reg_n_122,temp_55_reg_10778_reg_n_123,temp_55_reg_10778_reg_n_124,temp_55_reg_10778_reg_n_125,temp_55_reg_10778_reg_n_126,temp_55_reg_10778_reg_n_127,temp_55_reg_10778_reg_n_128,temp_55_reg_10778_reg_n_129,temp_55_reg_10778_reg_n_130,temp_55_reg_10778_reg_n_131,temp_55_reg_10778_reg_n_132,temp_55_reg_10778_reg_n_133,temp_55_reg_10778_reg_n_134,temp_55_reg_10778_reg_n_135,temp_55_reg_10778_reg_n_136,temp_55_reg_10778_reg_n_137,temp_55_reg_10778_reg_n_138,temp_55_reg_10778_reg_n_139,temp_55_reg_10778_reg_n_140,temp_55_reg_10778_reg_n_141,temp_55_reg_10778_reg_n_142,temp_55_reg_10778_reg_n_143,temp_55_reg_10778_reg_n_144,temp_55_reg_10778_reg_n_145,temp_55_reg_10778_reg_n_146,temp_55_reg_10778_reg_n_147,temp_55_reg_10778_reg_n_148,temp_55_reg_10778_reg_n_149,temp_55_reg_10778_reg_n_150,temp_55_reg_10778_reg_n_151,temp_55_reg_10778_reg_n_152,temp_55_reg_10778_reg_n_153,temp_55_reg_10778_reg_n_154,temp_55_reg_10778_reg_n_155,temp_55_reg_10778_reg_n_156}),
        .a_12_load_1_reg_104030(a_12_load_1_reg_104030),
        .ap_clk(ap_clk),
        .p(b_27_q1),
        .tmp56_fu_7120_p2(tmp56_fu_7120_p2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_21 HLS_accel_mac_mulbkb_U48
       (.DOADO(a_29_q0),
        .PCOUT({HLS_accel_mac_mulbkb_U48_n_3,HLS_accel_mac_mulbkb_U48_n_4,HLS_accel_mac_mulbkb_U48_n_5,HLS_accel_mac_mulbkb_U48_n_6,HLS_accel_mac_mulbkb_U48_n_7,HLS_accel_mac_mulbkb_U48_n_8,HLS_accel_mac_mulbkb_U48_n_9,HLS_accel_mac_mulbkb_U48_n_10,HLS_accel_mac_mulbkb_U48_n_11,HLS_accel_mac_mulbkb_U48_n_12,HLS_accel_mac_mulbkb_U48_n_13,HLS_accel_mac_mulbkb_U48_n_14,HLS_accel_mac_mulbkb_U48_n_15,HLS_accel_mac_mulbkb_U48_n_16,HLS_accel_mac_mulbkb_U48_n_17,HLS_accel_mac_mulbkb_U48_n_18,HLS_accel_mac_mulbkb_U48_n_19,HLS_accel_mac_mulbkb_U48_n_20,HLS_accel_mac_mulbkb_U48_n_21,HLS_accel_mac_mulbkb_U48_n_22,HLS_accel_mac_mulbkb_U48_n_23,HLS_accel_mac_mulbkb_U48_n_24,HLS_accel_mac_mulbkb_U48_n_25,HLS_accel_mac_mulbkb_U48_n_26,HLS_accel_mac_mulbkb_U48_n_27,HLS_accel_mac_mulbkb_U48_n_28,HLS_accel_mac_mulbkb_U48_n_29,HLS_accel_mac_mulbkb_U48_n_30,HLS_accel_mac_mulbkb_U48_n_31,HLS_accel_mac_mulbkb_U48_n_32,HLS_accel_mac_mulbkb_U48_n_33,HLS_accel_mac_mulbkb_U48_n_34,HLS_accel_mac_mulbkb_U48_n_35,HLS_accel_mac_mulbkb_U48_n_36,HLS_accel_mac_mulbkb_U48_n_37,HLS_accel_mac_mulbkb_U48_n_38,HLS_accel_mac_mulbkb_U48_n_39,HLS_accel_mac_mulbkb_U48_n_40,HLS_accel_mac_mulbkb_U48_n_41,HLS_accel_mac_mulbkb_U48_n_42,HLS_accel_mac_mulbkb_U48_n_43,HLS_accel_mac_mulbkb_U48_n_44,HLS_accel_mac_mulbkb_U48_n_45,HLS_accel_mac_mulbkb_U48_n_46,HLS_accel_mac_mulbkb_U48_n_47,HLS_accel_mac_mulbkb_U48_n_48,HLS_accel_mac_mulbkb_U48_n_49,HLS_accel_mac_mulbkb_U48_n_50}),
        .a_12_load_1_reg_104030(a_12_load_1_reg_104030),
        .ap_clk(ap_clk),
        .p(b_29_q0),
        .p_0({temp_58_reg_10793_reg_n_109,temp_58_reg_10793_reg_n_110,temp_58_reg_10793_reg_n_111,temp_58_reg_10793_reg_n_112,temp_58_reg_10793_reg_n_113,temp_58_reg_10793_reg_n_114,temp_58_reg_10793_reg_n_115,temp_58_reg_10793_reg_n_116,temp_58_reg_10793_reg_n_117,temp_58_reg_10793_reg_n_118,temp_58_reg_10793_reg_n_119,temp_58_reg_10793_reg_n_120,temp_58_reg_10793_reg_n_121,temp_58_reg_10793_reg_n_122,temp_58_reg_10793_reg_n_123,temp_58_reg_10793_reg_n_124,temp_58_reg_10793_reg_n_125,temp_58_reg_10793_reg_n_126,temp_58_reg_10793_reg_n_127,temp_58_reg_10793_reg_n_128,temp_58_reg_10793_reg_n_129,temp_58_reg_10793_reg_n_130,temp_58_reg_10793_reg_n_131,temp_58_reg_10793_reg_n_132,temp_58_reg_10793_reg_n_133,temp_58_reg_10793_reg_n_134,temp_58_reg_10793_reg_n_135,temp_58_reg_10793_reg_n_136,temp_58_reg_10793_reg_n_137,temp_58_reg_10793_reg_n_138,temp_58_reg_10793_reg_n_139,temp_58_reg_10793_reg_n_140,temp_58_reg_10793_reg_n_141,temp_58_reg_10793_reg_n_142,temp_58_reg_10793_reg_n_143,temp_58_reg_10793_reg_n_144,temp_58_reg_10793_reg_n_145,temp_58_reg_10793_reg_n_146,temp_58_reg_10793_reg_n_147,temp_58_reg_10793_reg_n_148,temp_58_reg_10793_reg_n_149,temp_58_reg_10793_reg_n_150,temp_58_reg_10793_reg_n_151,temp_58_reg_10793_reg_n_152,temp_58_reg_10793_reg_n_153,temp_58_reg_10793_reg_n_154,temp_58_reg_10793_reg_n_155,temp_58_reg_10793_reg_n_156}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_22 HLS_accel_mac_mulbkb_U49
       (.DOBDO(a_32_q1),
        .P({HLS_accel_mac_mulcud_U50_n_3,HLS_accel_mac_mulcud_U50_n_4,HLS_accel_mac_mulcud_U50_n_5,HLS_accel_mac_mulcud_U50_n_6,HLS_accel_mac_mulcud_U50_n_7,HLS_accel_mac_mulcud_U50_n_8,HLS_accel_mac_mulcud_U50_n_9,HLS_accel_mac_mulcud_U50_n_10}),
        .PCOUT({temp_65_reg_10803_reg_n_109,temp_65_reg_10803_reg_n_110,temp_65_reg_10803_reg_n_111,temp_65_reg_10803_reg_n_112,temp_65_reg_10803_reg_n_113,temp_65_reg_10803_reg_n_114,temp_65_reg_10803_reg_n_115,temp_65_reg_10803_reg_n_116,temp_65_reg_10803_reg_n_117,temp_65_reg_10803_reg_n_118,temp_65_reg_10803_reg_n_119,temp_65_reg_10803_reg_n_120,temp_65_reg_10803_reg_n_121,temp_65_reg_10803_reg_n_122,temp_65_reg_10803_reg_n_123,temp_65_reg_10803_reg_n_124,temp_65_reg_10803_reg_n_125,temp_65_reg_10803_reg_n_126,temp_65_reg_10803_reg_n_127,temp_65_reg_10803_reg_n_128,temp_65_reg_10803_reg_n_129,temp_65_reg_10803_reg_n_130,temp_65_reg_10803_reg_n_131,temp_65_reg_10803_reg_n_132,temp_65_reg_10803_reg_n_133,temp_65_reg_10803_reg_n_134,temp_65_reg_10803_reg_n_135,temp_65_reg_10803_reg_n_136,temp_65_reg_10803_reg_n_137,temp_65_reg_10803_reg_n_138,temp_65_reg_10803_reg_n_139,temp_65_reg_10803_reg_n_140,temp_65_reg_10803_reg_n_141,temp_65_reg_10803_reg_n_142,temp_65_reg_10803_reg_n_143,temp_65_reg_10803_reg_n_144,temp_65_reg_10803_reg_n_145,temp_65_reg_10803_reg_n_146,temp_65_reg_10803_reg_n_147,temp_65_reg_10803_reg_n_148,temp_65_reg_10803_reg_n_149,temp_65_reg_10803_reg_n_150,temp_65_reg_10803_reg_n_151,temp_65_reg_10803_reg_n_152,temp_65_reg_10803_reg_n_153,temp_65_reg_10803_reg_n_154,temp_65_reg_10803_reg_n_155,temp_65_reg_10803_reg_n_156}),
        .a_12_load_1_reg_104030(a_12_load_1_reg_104030),
        .ap_clk(ap_clk),
        .p(b_32_q1),
        .tmp66_fu_7124_p2(tmp66_fu_7124_p2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_23 HLS_accel_mac_mulbkb_U51
       (.DOADO(a_35_q0),
        .P({HLS_accel_mac_mulcud_U52_n_3,HLS_accel_mac_mulcud_U52_n_4,HLS_accel_mac_mulcud_U52_n_5,HLS_accel_mac_mulcud_U52_n_6,HLS_accel_mac_mulcud_U52_n_7,HLS_accel_mac_mulcud_U52_n_8,HLS_accel_mac_mulcud_U52_n_9,HLS_accel_mac_mulcud_U52_n_10}),
        .PCOUT({temp_70_reg_10818_reg_n_109,temp_70_reg_10818_reg_n_110,temp_70_reg_10818_reg_n_111,temp_70_reg_10818_reg_n_112,temp_70_reg_10818_reg_n_113,temp_70_reg_10818_reg_n_114,temp_70_reg_10818_reg_n_115,temp_70_reg_10818_reg_n_116,temp_70_reg_10818_reg_n_117,temp_70_reg_10818_reg_n_118,temp_70_reg_10818_reg_n_119,temp_70_reg_10818_reg_n_120,temp_70_reg_10818_reg_n_121,temp_70_reg_10818_reg_n_122,temp_70_reg_10818_reg_n_123,temp_70_reg_10818_reg_n_124,temp_70_reg_10818_reg_n_125,temp_70_reg_10818_reg_n_126,temp_70_reg_10818_reg_n_127,temp_70_reg_10818_reg_n_128,temp_70_reg_10818_reg_n_129,temp_70_reg_10818_reg_n_130,temp_70_reg_10818_reg_n_131,temp_70_reg_10818_reg_n_132,temp_70_reg_10818_reg_n_133,temp_70_reg_10818_reg_n_134,temp_70_reg_10818_reg_n_135,temp_70_reg_10818_reg_n_136,temp_70_reg_10818_reg_n_137,temp_70_reg_10818_reg_n_138,temp_70_reg_10818_reg_n_139,temp_70_reg_10818_reg_n_140,temp_70_reg_10818_reg_n_141,temp_70_reg_10818_reg_n_142,temp_70_reg_10818_reg_n_143,temp_70_reg_10818_reg_n_144,temp_70_reg_10818_reg_n_145,temp_70_reg_10818_reg_n_146,temp_70_reg_10818_reg_n_147,temp_70_reg_10818_reg_n_148,temp_70_reg_10818_reg_n_149,temp_70_reg_10818_reg_n_150,temp_70_reg_10818_reg_n_151,temp_70_reg_10818_reg_n_152,temp_70_reg_10818_reg_n_153,temp_70_reg_10818_reg_n_154,temp_70_reg_10818_reg_n_155,temp_70_reg_10818_reg_n_156}),
        .a_12_load_1_reg_104030(a_12_load_1_reg_104030),
        .ap_clk(ap_clk),
        .p(b_35_q0),
        .tmp71_fu_7133_p2(tmp71_fu_7133_p2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_24 HLS_accel_mac_mulbkb_U53
       (.DOBDO(a_36_q1),
        .PCOUT({HLS_accel_mac_mulbkb_U53_n_3,HLS_accel_mac_mulbkb_U53_n_4,HLS_accel_mac_mulbkb_U53_n_5,HLS_accel_mac_mulbkb_U53_n_6,HLS_accel_mac_mulbkb_U53_n_7,HLS_accel_mac_mulbkb_U53_n_8,HLS_accel_mac_mulbkb_U53_n_9,HLS_accel_mac_mulbkb_U53_n_10,HLS_accel_mac_mulbkb_U53_n_11,HLS_accel_mac_mulbkb_U53_n_12,HLS_accel_mac_mulbkb_U53_n_13,HLS_accel_mac_mulbkb_U53_n_14,HLS_accel_mac_mulbkb_U53_n_15,HLS_accel_mac_mulbkb_U53_n_16,HLS_accel_mac_mulbkb_U53_n_17,HLS_accel_mac_mulbkb_U53_n_18,HLS_accel_mac_mulbkb_U53_n_19,HLS_accel_mac_mulbkb_U53_n_20,HLS_accel_mac_mulbkb_U53_n_21,HLS_accel_mac_mulbkb_U53_n_22,HLS_accel_mac_mulbkb_U53_n_23,HLS_accel_mac_mulbkb_U53_n_24,HLS_accel_mac_mulbkb_U53_n_25,HLS_accel_mac_mulbkb_U53_n_26,HLS_accel_mac_mulbkb_U53_n_27,HLS_accel_mac_mulbkb_U53_n_28,HLS_accel_mac_mulbkb_U53_n_29,HLS_accel_mac_mulbkb_U53_n_30,HLS_accel_mac_mulbkb_U53_n_31,HLS_accel_mac_mulbkb_U53_n_32,HLS_accel_mac_mulbkb_U53_n_33,HLS_accel_mac_mulbkb_U53_n_34,HLS_accel_mac_mulbkb_U53_n_35,HLS_accel_mac_mulbkb_U53_n_36,HLS_accel_mac_mulbkb_U53_n_37,HLS_accel_mac_mulbkb_U53_n_38,HLS_accel_mac_mulbkb_U53_n_39,HLS_accel_mac_mulbkb_U53_n_40,HLS_accel_mac_mulbkb_U53_n_41,HLS_accel_mac_mulbkb_U53_n_42,HLS_accel_mac_mulbkb_U53_n_43,HLS_accel_mac_mulbkb_U53_n_44,HLS_accel_mac_mulbkb_U53_n_45,HLS_accel_mac_mulbkb_U53_n_46,HLS_accel_mac_mulbkb_U53_n_47,HLS_accel_mac_mulbkb_U53_n_48,HLS_accel_mac_mulbkb_U53_n_49,HLS_accel_mac_mulbkb_U53_n_50}),
        .a_12_load_1_reg_104030(a_12_load_1_reg_104030),
        .ap_clk(ap_clk),
        .p(b_36_q1),
        .p_0({temp_73_reg_10833_reg_n_109,temp_73_reg_10833_reg_n_110,temp_73_reg_10833_reg_n_111,temp_73_reg_10833_reg_n_112,temp_73_reg_10833_reg_n_113,temp_73_reg_10833_reg_n_114,temp_73_reg_10833_reg_n_115,temp_73_reg_10833_reg_n_116,temp_73_reg_10833_reg_n_117,temp_73_reg_10833_reg_n_118,temp_73_reg_10833_reg_n_119,temp_73_reg_10833_reg_n_120,temp_73_reg_10833_reg_n_121,temp_73_reg_10833_reg_n_122,temp_73_reg_10833_reg_n_123,temp_73_reg_10833_reg_n_124,temp_73_reg_10833_reg_n_125,temp_73_reg_10833_reg_n_126,temp_73_reg_10833_reg_n_127,temp_73_reg_10833_reg_n_128,temp_73_reg_10833_reg_n_129,temp_73_reg_10833_reg_n_130,temp_73_reg_10833_reg_n_131,temp_73_reg_10833_reg_n_132,temp_73_reg_10833_reg_n_133,temp_73_reg_10833_reg_n_134,temp_73_reg_10833_reg_n_135,temp_73_reg_10833_reg_n_136,temp_73_reg_10833_reg_n_137,temp_73_reg_10833_reg_n_138,temp_73_reg_10833_reg_n_139,temp_73_reg_10833_reg_n_140,temp_73_reg_10833_reg_n_141,temp_73_reg_10833_reg_n_142,temp_73_reg_10833_reg_n_143,temp_73_reg_10833_reg_n_144,temp_73_reg_10833_reg_n_145,temp_73_reg_10833_reg_n_146,temp_73_reg_10833_reg_n_147,temp_73_reg_10833_reg_n_148,temp_73_reg_10833_reg_n_149,temp_73_reg_10833_reg_n_150,temp_73_reg_10833_reg_n_151,temp_73_reg_10833_reg_n_152,temp_73_reg_10833_reg_n_153,temp_73_reg_10833_reg_n_154,temp_73_reg_10833_reg_n_155,temp_73_reg_10833_reg_n_156}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_25 HLS_accel_mac_mulbkb_U54
       (.DOBDO(a_37_q1),
        .P({HLS_accel_mac_mulcud_U55_n_3,HLS_accel_mac_mulcud_U55_n_4,HLS_accel_mac_mulcud_U55_n_5,HLS_accel_mac_mulcud_U55_n_6,HLS_accel_mac_mulcud_U55_n_7,HLS_accel_mac_mulcud_U55_n_8,HLS_accel_mac_mulcud_U55_n_9,HLS_accel_mac_mulcud_U55_n_10}),
        .PCOUT({temp_75_reg_10843_reg_n_109,temp_75_reg_10843_reg_n_110,temp_75_reg_10843_reg_n_111,temp_75_reg_10843_reg_n_112,temp_75_reg_10843_reg_n_113,temp_75_reg_10843_reg_n_114,temp_75_reg_10843_reg_n_115,temp_75_reg_10843_reg_n_116,temp_75_reg_10843_reg_n_117,temp_75_reg_10843_reg_n_118,temp_75_reg_10843_reg_n_119,temp_75_reg_10843_reg_n_120,temp_75_reg_10843_reg_n_121,temp_75_reg_10843_reg_n_122,temp_75_reg_10843_reg_n_123,temp_75_reg_10843_reg_n_124,temp_75_reg_10843_reg_n_125,temp_75_reg_10843_reg_n_126,temp_75_reg_10843_reg_n_127,temp_75_reg_10843_reg_n_128,temp_75_reg_10843_reg_n_129,temp_75_reg_10843_reg_n_130,temp_75_reg_10843_reg_n_131,temp_75_reg_10843_reg_n_132,temp_75_reg_10843_reg_n_133,temp_75_reg_10843_reg_n_134,temp_75_reg_10843_reg_n_135,temp_75_reg_10843_reg_n_136,temp_75_reg_10843_reg_n_137,temp_75_reg_10843_reg_n_138,temp_75_reg_10843_reg_n_139,temp_75_reg_10843_reg_n_140,temp_75_reg_10843_reg_n_141,temp_75_reg_10843_reg_n_142,temp_75_reg_10843_reg_n_143,temp_75_reg_10843_reg_n_144,temp_75_reg_10843_reg_n_145,temp_75_reg_10843_reg_n_146,temp_75_reg_10843_reg_n_147,temp_75_reg_10843_reg_n_148,temp_75_reg_10843_reg_n_149,temp_75_reg_10843_reg_n_150,temp_75_reg_10843_reg_n_151,temp_75_reg_10843_reg_n_152,temp_75_reg_10843_reg_n_153,temp_75_reg_10843_reg_n_154,temp_75_reg_10843_reg_n_155,temp_75_reg_10843_reg_n_156}),
        .a_12_load_1_reg_104030(a_12_load_1_reg_104030),
        .ap_clk(ap_clk),
        .p(b_37_q1),
        .tmp75_fu_7137_p2(tmp75_fu_7137_p2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_26 HLS_accel_mac_mulbkb_U56
       (.DOADO(a_39_q0),
        .PCOUT({HLS_accel_mac_mulbkb_U56_n_3,HLS_accel_mac_mulbkb_U56_n_4,HLS_accel_mac_mulbkb_U56_n_5,HLS_accel_mac_mulbkb_U56_n_6,HLS_accel_mac_mulbkb_U56_n_7,HLS_accel_mac_mulbkb_U56_n_8,HLS_accel_mac_mulbkb_U56_n_9,HLS_accel_mac_mulbkb_U56_n_10,HLS_accel_mac_mulbkb_U56_n_11,HLS_accel_mac_mulbkb_U56_n_12,HLS_accel_mac_mulbkb_U56_n_13,HLS_accel_mac_mulbkb_U56_n_14,HLS_accel_mac_mulbkb_U56_n_15,HLS_accel_mac_mulbkb_U56_n_16,HLS_accel_mac_mulbkb_U56_n_17,HLS_accel_mac_mulbkb_U56_n_18,HLS_accel_mac_mulbkb_U56_n_19,HLS_accel_mac_mulbkb_U56_n_20,HLS_accel_mac_mulbkb_U56_n_21,HLS_accel_mac_mulbkb_U56_n_22,HLS_accel_mac_mulbkb_U56_n_23,HLS_accel_mac_mulbkb_U56_n_24,HLS_accel_mac_mulbkb_U56_n_25,HLS_accel_mac_mulbkb_U56_n_26,HLS_accel_mac_mulbkb_U56_n_27,HLS_accel_mac_mulbkb_U56_n_28,HLS_accel_mac_mulbkb_U56_n_29,HLS_accel_mac_mulbkb_U56_n_30,HLS_accel_mac_mulbkb_U56_n_31,HLS_accel_mac_mulbkb_U56_n_32,HLS_accel_mac_mulbkb_U56_n_33,HLS_accel_mac_mulbkb_U56_n_34,HLS_accel_mac_mulbkb_U56_n_35,HLS_accel_mac_mulbkb_U56_n_36,HLS_accel_mac_mulbkb_U56_n_37,HLS_accel_mac_mulbkb_U56_n_38,HLS_accel_mac_mulbkb_U56_n_39,HLS_accel_mac_mulbkb_U56_n_40,HLS_accel_mac_mulbkb_U56_n_41,HLS_accel_mac_mulbkb_U56_n_42,HLS_accel_mac_mulbkb_U56_n_43,HLS_accel_mac_mulbkb_U56_n_44,HLS_accel_mac_mulbkb_U56_n_45,HLS_accel_mac_mulbkb_U56_n_46,HLS_accel_mac_mulbkb_U56_n_47,HLS_accel_mac_mulbkb_U56_n_48,HLS_accel_mac_mulbkb_U56_n_49,HLS_accel_mac_mulbkb_U56_n_50}),
        .a_12_load_1_reg_104030(a_12_load_1_reg_104030),
        .ap_clk(ap_clk),
        .p(b_39_q0),
        .p_0({temp_78_reg_10858_reg_n_109,temp_78_reg_10858_reg_n_110,temp_78_reg_10858_reg_n_111,temp_78_reg_10858_reg_n_112,temp_78_reg_10858_reg_n_113,temp_78_reg_10858_reg_n_114,temp_78_reg_10858_reg_n_115,temp_78_reg_10858_reg_n_116,temp_78_reg_10858_reg_n_117,temp_78_reg_10858_reg_n_118,temp_78_reg_10858_reg_n_119,temp_78_reg_10858_reg_n_120,temp_78_reg_10858_reg_n_121,temp_78_reg_10858_reg_n_122,temp_78_reg_10858_reg_n_123,temp_78_reg_10858_reg_n_124,temp_78_reg_10858_reg_n_125,temp_78_reg_10858_reg_n_126,temp_78_reg_10858_reg_n_127,temp_78_reg_10858_reg_n_128,temp_78_reg_10858_reg_n_129,temp_78_reg_10858_reg_n_130,temp_78_reg_10858_reg_n_131,temp_78_reg_10858_reg_n_132,temp_78_reg_10858_reg_n_133,temp_78_reg_10858_reg_n_134,temp_78_reg_10858_reg_n_135,temp_78_reg_10858_reg_n_136,temp_78_reg_10858_reg_n_137,temp_78_reg_10858_reg_n_138,temp_78_reg_10858_reg_n_139,temp_78_reg_10858_reg_n_140,temp_78_reg_10858_reg_n_141,temp_78_reg_10858_reg_n_142,temp_78_reg_10858_reg_n_143,temp_78_reg_10858_reg_n_144,temp_78_reg_10858_reg_n_145,temp_78_reg_10858_reg_n_146,temp_78_reg_10858_reg_n_147,temp_78_reg_10858_reg_n_148,temp_78_reg_10858_reg_n_149,temp_78_reg_10858_reg_n_150,temp_78_reg_10858_reg_n_151,temp_78_reg_10858_reg_n_152,temp_78_reg_10858_reg_n_153,temp_78_reg_10858_reg_n_154,temp_78_reg_10858_reg_n_155,temp_78_reg_10858_reg_n_156}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_27 HLS_accel_mac_mulbkb_U57
       (.DOBDO(a_42_q1),
        .P({HLS_accel_mac_mulcud_U58_n_3,HLS_accel_mac_mulcud_U58_n_4,HLS_accel_mac_mulcud_U58_n_5,HLS_accel_mac_mulcud_U58_n_6,HLS_accel_mac_mulcud_U58_n_7,HLS_accel_mac_mulcud_U58_n_8,HLS_accel_mac_mulcud_U58_n_9,HLS_accel_mac_mulcud_U58_n_10}),
        .PCOUT({temp_85_reg_10868_reg_n_109,temp_85_reg_10868_reg_n_110,temp_85_reg_10868_reg_n_111,temp_85_reg_10868_reg_n_112,temp_85_reg_10868_reg_n_113,temp_85_reg_10868_reg_n_114,temp_85_reg_10868_reg_n_115,temp_85_reg_10868_reg_n_116,temp_85_reg_10868_reg_n_117,temp_85_reg_10868_reg_n_118,temp_85_reg_10868_reg_n_119,temp_85_reg_10868_reg_n_120,temp_85_reg_10868_reg_n_121,temp_85_reg_10868_reg_n_122,temp_85_reg_10868_reg_n_123,temp_85_reg_10868_reg_n_124,temp_85_reg_10868_reg_n_125,temp_85_reg_10868_reg_n_126,temp_85_reg_10868_reg_n_127,temp_85_reg_10868_reg_n_128,temp_85_reg_10868_reg_n_129,temp_85_reg_10868_reg_n_130,temp_85_reg_10868_reg_n_131,temp_85_reg_10868_reg_n_132,temp_85_reg_10868_reg_n_133,temp_85_reg_10868_reg_n_134,temp_85_reg_10868_reg_n_135,temp_85_reg_10868_reg_n_136,temp_85_reg_10868_reg_n_137,temp_85_reg_10868_reg_n_138,temp_85_reg_10868_reg_n_139,temp_85_reg_10868_reg_n_140,temp_85_reg_10868_reg_n_141,temp_85_reg_10868_reg_n_142,temp_85_reg_10868_reg_n_143,temp_85_reg_10868_reg_n_144,temp_85_reg_10868_reg_n_145,temp_85_reg_10868_reg_n_146,temp_85_reg_10868_reg_n_147,temp_85_reg_10868_reg_n_148,temp_85_reg_10868_reg_n_149,temp_85_reg_10868_reg_n_150,temp_85_reg_10868_reg_n_151,temp_85_reg_10868_reg_n_152,temp_85_reg_10868_reg_n_153,temp_85_reg_10868_reg_n_154,temp_85_reg_10868_reg_n_155,temp_85_reg_10868_reg_n_156}),
        .a_12_load_1_reg_104030(a_12_load_1_reg_104030),
        .ap_clk(ap_clk),
        .p(b_42_q1),
        .tmp87_fu_7141_p2(tmp87_fu_7141_p2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_28 HLS_accel_mac_mulbkb_U59
       (.DOADO(a_45_q0),
        .P({HLS_accel_mac_mulcud_U60_n_3,HLS_accel_mac_mulcud_U60_n_4,HLS_accel_mac_mulcud_U60_n_5,HLS_accel_mac_mulcud_U60_n_6,HLS_accel_mac_mulcud_U60_n_7,HLS_accel_mac_mulcud_U60_n_8,HLS_accel_mac_mulcud_U60_n_9,HLS_accel_mac_mulcud_U60_n_10}),
        .PCOUT({temp_90_reg_10883_reg_n_109,temp_90_reg_10883_reg_n_110,temp_90_reg_10883_reg_n_111,temp_90_reg_10883_reg_n_112,temp_90_reg_10883_reg_n_113,temp_90_reg_10883_reg_n_114,temp_90_reg_10883_reg_n_115,temp_90_reg_10883_reg_n_116,temp_90_reg_10883_reg_n_117,temp_90_reg_10883_reg_n_118,temp_90_reg_10883_reg_n_119,temp_90_reg_10883_reg_n_120,temp_90_reg_10883_reg_n_121,temp_90_reg_10883_reg_n_122,temp_90_reg_10883_reg_n_123,temp_90_reg_10883_reg_n_124,temp_90_reg_10883_reg_n_125,temp_90_reg_10883_reg_n_126,temp_90_reg_10883_reg_n_127,temp_90_reg_10883_reg_n_128,temp_90_reg_10883_reg_n_129,temp_90_reg_10883_reg_n_130,temp_90_reg_10883_reg_n_131,temp_90_reg_10883_reg_n_132,temp_90_reg_10883_reg_n_133,temp_90_reg_10883_reg_n_134,temp_90_reg_10883_reg_n_135,temp_90_reg_10883_reg_n_136,temp_90_reg_10883_reg_n_137,temp_90_reg_10883_reg_n_138,temp_90_reg_10883_reg_n_139,temp_90_reg_10883_reg_n_140,temp_90_reg_10883_reg_n_141,temp_90_reg_10883_reg_n_142,temp_90_reg_10883_reg_n_143,temp_90_reg_10883_reg_n_144,temp_90_reg_10883_reg_n_145,temp_90_reg_10883_reg_n_146,temp_90_reg_10883_reg_n_147,temp_90_reg_10883_reg_n_148,temp_90_reg_10883_reg_n_149,temp_90_reg_10883_reg_n_150,temp_90_reg_10883_reg_n_151,temp_90_reg_10883_reg_n_152,temp_90_reg_10883_reg_n_153,temp_90_reg_10883_reg_n_154,temp_90_reg_10883_reg_n_155,temp_90_reg_10883_reg_n_156}),
        .ap_clk(ap_clk),
        .p(HLS_accel_mac_mulbkb_U85_n_3),
        .p_0(b_45_q0),
        .tmp92_fu_7150_p2(tmp92_fu_7150_p2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_29 HLS_accel_mac_mulbkb_U6
       (.DOADO(a_4_q0),
        .PCOUT({HLS_accel_mac_mulbkb_U6_n_3,HLS_accel_mac_mulbkb_U6_n_4,HLS_accel_mac_mulbkb_U6_n_5,HLS_accel_mac_mulbkb_U6_n_6,HLS_accel_mac_mulbkb_U6_n_7,HLS_accel_mac_mulbkb_U6_n_8,HLS_accel_mac_mulbkb_U6_n_9,HLS_accel_mac_mulbkb_U6_n_10,HLS_accel_mac_mulbkb_U6_n_11,HLS_accel_mac_mulbkb_U6_n_12,HLS_accel_mac_mulbkb_U6_n_13,HLS_accel_mac_mulbkb_U6_n_14,HLS_accel_mac_mulbkb_U6_n_15,HLS_accel_mac_mulbkb_U6_n_16,HLS_accel_mac_mulbkb_U6_n_17,HLS_accel_mac_mulbkb_U6_n_18,HLS_accel_mac_mulbkb_U6_n_19,HLS_accel_mac_mulbkb_U6_n_20,HLS_accel_mac_mulbkb_U6_n_21,HLS_accel_mac_mulbkb_U6_n_22,HLS_accel_mac_mulbkb_U6_n_23,HLS_accel_mac_mulbkb_U6_n_24,HLS_accel_mac_mulbkb_U6_n_25,HLS_accel_mac_mulbkb_U6_n_26,HLS_accel_mac_mulbkb_U6_n_27,HLS_accel_mac_mulbkb_U6_n_28,HLS_accel_mac_mulbkb_U6_n_29,HLS_accel_mac_mulbkb_U6_n_30,HLS_accel_mac_mulbkb_U6_n_31,HLS_accel_mac_mulbkb_U6_n_32,HLS_accel_mac_mulbkb_U6_n_33,HLS_accel_mac_mulbkb_U6_n_34,HLS_accel_mac_mulbkb_U6_n_35,HLS_accel_mac_mulbkb_U6_n_36,HLS_accel_mac_mulbkb_U6_n_37,HLS_accel_mac_mulbkb_U6_n_38,HLS_accel_mac_mulbkb_U6_n_39,HLS_accel_mac_mulbkb_U6_n_40,HLS_accel_mac_mulbkb_U6_n_41,HLS_accel_mac_mulbkb_U6_n_42,HLS_accel_mac_mulbkb_U6_n_43,HLS_accel_mac_mulbkb_U6_n_44,HLS_accel_mac_mulbkb_U6_n_45,HLS_accel_mac_mulbkb_U6_n_46,HLS_accel_mac_mulbkb_U6_n_47,HLS_accel_mac_mulbkb_U6_n_48,HLS_accel_mac_mulbkb_U6_n_49,HLS_accel_mac_mulbkb_U6_n_50}),
        .ap_clk(ap_clk),
        .ap_phi_mux_ia_0_i_i_phi_fu_5869_p41(ap_phi_mux_ia_0_i_i_phi_fu_5869_p41),
        .p(b_4_q0),
        .p_0({temp_9_reg_10138_reg_n_109,temp_9_reg_10138_reg_n_110,temp_9_reg_10138_reg_n_111,temp_9_reg_10138_reg_n_112,temp_9_reg_10138_reg_n_113,temp_9_reg_10138_reg_n_114,temp_9_reg_10138_reg_n_115,temp_9_reg_10138_reg_n_116,temp_9_reg_10138_reg_n_117,temp_9_reg_10138_reg_n_118,temp_9_reg_10138_reg_n_119,temp_9_reg_10138_reg_n_120,temp_9_reg_10138_reg_n_121,temp_9_reg_10138_reg_n_122,temp_9_reg_10138_reg_n_123,temp_9_reg_10138_reg_n_124,temp_9_reg_10138_reg_n_125,temp_9_reg_10138_reg_n_126,temp_9_reg_10138_reg_n_127,temp_9_reg_10138_reg_n_128,temp_9_reg_10138_reg_n_129,temp_9_reg_10138_reg_n_130,temp_9_reg_10138_reg_n_131,temp_9_reg_10138_reg_n_132,temp_9_reg_10138_reg_n_133,temp_9_reg_10138_reg_n_134,temp_9_reg_10138_reg_n_135,temp_9_reg_10138_reg_n_136,temp_9_reg_10138_reg_n_137,temp_9_reg_10138_reg_n_138,temp_9_reg_10138_reg_n_139,temp_9_reg_10138_reg_n_140,temp_9_reg_10138_reg_n_141,temp_9_reg_10138_reg_n_142,temp_9_reg_10138_reg_n_143,temp_9_reg_10138_reg_n_144,temp_9_reg_10138_reg_n_145,temp_9_reg_10138_reg_n_146,temp_9_reg_10138_reg_n_147,temp_9_reg_10138_reg_n_148,temp_9_reg_10138_reg_n_149,temp_9_reg_10138_reg_n_150,temp_9_reg_10138_reg_n_151,temp_9_reg_10138_reg_n_152,temp_9_reg_10138_reg_n_153,temp_9_reg_10138_reg_n_154,temp_9_reg_10138_reg_n_155,temp_9_reg_10138_reg_n_156}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_30 HLS_accel_mac_mulbkb_U61
       (.DOBDO(a_46_q1),
        .PCOUT({HLS_accel_mac_mulbkb_U61_n_3,HLS_accel_mac_mulbkb_U61_n_4,HLS_accel_mac_mulbkb_U61_n_5,HLS_accel_mac_mulbkb_U61_n_6,HLS_accel_mac_mulbkb_U61_n_7,HLS_accel_mac_mulbkb_U61_n_8,HLS_accel_mac_mulbkb_U61_n_9,HLS_accel_mac_mulbkb_U61_n_10,HLS_accel_mac_mulbkb_U61_n_11,HLS_accel_mac_mulbkb_U61_n_12,HLS_accel_mac_mulbkb_U61_n_13,HLS_accel_mac_mulbkb_U61_n_14,HLS_accel_mac_mulbkb_U61_n_15,HLS_accel_mac_mulbkb_U61_n_16,HLS_accel_mac_mulbkb_U61_n_17,HLS_accel_mac_mulbkb_U61_n_18,HLS_accel_mac_mulbkb_U61_n_19,HLS_accel_mac_mulbkb_U61_n_20,HLS_accel_mac_mulbkb_U61_n_21,HLS_accel_mac_mulbkb_U61_n_22,HLS_accel_mac_mulbkb_U61_n_23,HLS_accel_mac_mulbkb_U61_n_24,HLS_accel_mac_mulbkb_U61_n_25,HLS_accel_mac_mulbkb_U61_n_26,HLS_accel_mac_mulbkb_U61_n_27,HLS_accel_mac_mulbkb_U61_n_28,HLS_accel_mac_mulbkb_U61_n_29,HLS_accel_mac_mulbkb_U61_n_30,HLS_accel_mac_mulbkb_U61_n_31,HLS_accel_mac_mulbkb_U61_n_32,HLS_accel_mac_mulbkb_U61_n_33,HLS_accel_mac_mulbkb_U61_n_34,HLS_accel_mac_mulbkb_U61_n_35,HLS_accel_mac_mulbkb_U61_n_36,HLS_accel_mac_mulbkb_U61_n_37,HLS_accel_mac_mulbkb_U61_n_38,HLS_accel_mac_mulbkb_U61_n_39,HLS_accel_mac_mulbkb_U61_n_40,HLS_accel_mac_mulbkb_U61_n_41,HLS_accel_mac_mulbkb_U61_n_42,HLS_accel_mac_mulbkb_U61_n_43,HLS_accel_mac_mulbkb_U61_n_44,HLS_accel_mac_mulbkb_U61_n_45,HLS_accel_mac_mulbkb_U61_n_46,HLS_accel_mac_mulbkb_U61_n_47,HLS_accel_mac_mulbkb_U61_n_48,HLS_accel_mac_mulbkb_U61_n_49,HLS_accel_mac_mulbkb_U61_n_50}),
        .ap_clk(ap_clk),
        .p(HLS_accel_mac_mulbkb_U85_n_3),
        .p_0(b_46_q1),
        .p_1({temp_93_reg_10898_reg_n_109,temp_93_reg_10898_reg_n_110,temp_93_reg_10898_reg_n_111,temp_93_reg_10898_reg_n_112,temp_93_reg_10898_reg_n_113,temp_93_reg_10898_reg_n_114,temp_93_reg_10898_reg_n_115,temp_93_reg_10898_reg_n_116,temp_93_reg_10898_reg_n_117,temp_93_reg_10898_reg_n_118,temp_93_reg_10898_reg_n_119,temp_93_reg_10898_reg_n_120,temp_93_reg_10898_reg_n_121,temp_93_reg_10898_reg_n_122,temp_93_reg_10898_reg_n_123,temp_93_reg_10898_reg_n_124,temp_93_reg_10898_reg_n_125,temp_93_reg_10898_reg_n_126,temp_93_reg_10898_reg_n_127,temp_93_reg_10898_reg_n_128,temp_93_reg_10898_reg_n_129,temp_93_reg_10898_reg_n_130,temp_93_reg_10898_reg_n_131,temp_93_reg_10898_reg_n_132,temp_93_reg_10898_reg_n_133,temp_93_reg_10898_reg_n_134,temp_93_reg_10898_reg_n_135,temp_93_reg_10898_reg_n_136,temp_93_reg_10898_reg_n_137,temp_93_reg_10898_reg_n_138,temp_93_reg_10898_reg_n_139,temp_93_reg_10898_reg_n_140,temp_93_reg_10898_reg_n_141,temp_93_reg_10898_reg_n_142,temp_93_reg_10898_reg_n_143,temp_93_reg_10898_reg_n_144,temp_93_reg_10898_reg_n_145,temp_93_reg_10898_reg_n_146,temp_93_reg_10898_reg_n_147,temp_93_reg_10898_reg_n_148,temp_93_reg_10898_reg_n_149,temp_93_reg_10898_reg_n_150,temp_93_reg_10898_reg_n_151,temp_93_reg_10898_reg_n_152,temp_93_reg_10898_reg_n_153,temp_93_reg_10898_reg_n_154,temp_93_reg_10898_reg_n_155,temp_93_reg_10898_reg_n_156}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_31 HLS_accel_mac_mulbkb_U62
       (.DOBDO(a_47_q1),
        .P({HLS_accel_mac_mulcud_U63_n_3,HLS_accel_mac_mulcud_U63_n_4,HLS_accel_mac_mulcud_U63_n_5,HLS_accel_mac_mulcud_U63_n_6,HLS_accel_mac_mulcud_U63_n_7,HLS_accel_mac_mulcud_U63_n_8,HLS_accel_mac_mulcud_U63_n_9,HLS_accel_mac_mulcud_U63_n_10}),
        .PCOUT({temp_95_reg_10908_reg_n_109,temp_95_reg_10908_reg_n_110,temp_95_reg_10908_reg_n_111,temp_95_reg_10908_reg_n_112,temp_95_reg_10908_reg_n_113,temp_95_reg_10908_reg_n_114,temp_95_reg_10908_reg_n_115,temp_95_reg_10908_reg_n_116,temp_95_reg_10908_reg_n_117,temp_95_reg_10908_reg_n_118,temp_95_reg_10908_reg_n_119,temp_95_reg_10908_reg_n_120,temp_95_reg_10908_reg_n_121,temp_95_reg_10908_reg_n_122,temp_95_reg_10908_reg_n_123,temp_95_reg_10908_reg_n_124,temp_95_reg_10908_reg_n_125,temp_95_reg_10908_reg_n_126,temp_95_reg_10908_reg_n_127,temp_95_reg_10908_reg_n_128,temp_95_reg_10908_reg_n_129,temp_95_reg_10908_reg_n_130,temp_95_reg_10908_reg_n_131,temp_95_reg_10908_reg_n_132,temp_95_reg_10908_reg_n_133,temp_95_reg_10908_reg_n_134,temp_95_reg_10908_reg_n_135,temp_95_reg_10908_reg_n_136,temp_95_reg_10908_reg_n_137,temp_95_reg_10908_reg_n_138,temp_95_reg_10908_reg_n_139,temp_95_reg_10908_reg_n_140,temp_95_reg_10908_reg_n_141,temp_95_reg_10908_reg_n_142,temp_95_reg_10908_reg_n_143,temp_95_reg_10908_reg_n_144,temp_95_reg_10908_reg_n_145,temp_95_reg_10908_reg_n_146,temp_95_reg_10908_reg_n_147,temp_95_reg_10908_reg_n_148,temp_95_reg_10908_reg_n_149,temp_95_reg_10908_reg_n_150,temp_95_reg_10908_reg_n_151,temp_95_reg_10908_reg_n_152,temp_95_reg_10908_reg_n_153,temp_95_reg_10908_reg_n_154,temp_95_reg_10908_reg_n_155,temp_95_reg_10908_reg_n_156}),
        .ap_clk(ap_clk),
        .p(HLS_accel_mac_mulbkb_U85_n_3),
        .p_0(b_47_q1),
        .tmp96_fu_7154_p2(tmp96_fu_7154_p2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_32 HLS_accel_mac_mulbkb_U64
       (.DOADO(a_49_q0),
        .PCOUT({HLS_accel_mac_mulbkb_U64_n_3,HLS_accel_mac_mulbkb_U64_n_4,HLS_accel_mac_mulbkb_U64_n_5,HLS_accel_mac_mulbkb_U64_n_6,HLS_accel_mac_mulbkb_U64_n_7,HLS_accel_mac_mulbkb_U64_n_8,HLS_accel_mac_mulbkb_U64_n_9,HLS_accel_mac_mulbkb_U64_n_10,HLS_accel_mac_mulbkb_U64_n_11,HLS_accel_mac_mulbkb_U64_n_12,HLS_accel_mac_mulbkb_U64_n_13,HLS_accel_mac_mulbkb_U64_n_14,HLS_accel_mac_mulbkb_U64_n_15,HLS_accel_mac_mulbkb_U64_n_16,HLS_accel_mac_mulbkb_U64_n_17,HLS_accel_mac_mulbkb_U64_n_18,HLS_accel_mac_mulbkb_U64_n_19,HLS_accel_mac_mulbkb_U64_n_20,HLS_accel_mac_mulbkb_U64_n_21,HLS_accel_mac_mulbkb_U64_n_22,HLS_accel_mac_mulbkb_U64_n_23,HLS_accel_mac_mulbkb_U64_n_24,HLS_accel_mac_mulbkb_U64_n_25,HLS_accel_mac_mulbkb_U64_n_26,HLS_accel_mac_mulbkb_U64_n_27,HLS_accel_mac_mulbkb_U64_n_28,HLS_accel_mac_mulbkb_U64_n_29,HLS_accel_mac_mulbkb_U64_n_30,HLS_accel_mac_mulbkb_U64_n_31,HLS_accel_mac_mulbkb_U64_n_32,HLS_accel_mac_mulbkb_U64_n_33,HLS_accel_mac_mulbkb_U64_n_34,HLS_accel_mac_mulbkb_U64_n_35,HLS_accel_mac_mulbkb_U64_n_36,HLS_accel_mac_mulbkb_U64_n_37,HLS_accel_mac_mulbkb_U64_n_38,HLS_accel_mac_mulbkb_U64_n_39,HLS_accel_mac_mulbkb_U64_n_40,HLS_accel_mac_mulbkb_U64_n_41,HLS_accel_mac_mulbkb_U64_n_42,HLS_accel_mac_mulbkb_U64_n_43,HLS_accel_mac_mulbkb_U64_n_44,HLS_accel_mac_mulbkb_U64_n_45,HLS_accel_mac_mulbkb_U64_n_46,HLS_accel_mac_mulbkb_U64_n_47,HLS_accel_mac_mulbkb_U64_n_48,HLS_accel_mac_mulbkb_U64_n_49,HLS_accel_mac_mulbkb_U64_n_50}),
        .ap_clk(ap_clk),
        .p(HLS_accel_mac_mulbkb_U85_n_3),
        .p_0(b_49_q0),
        .p_1({temp_98_reg_10923_reg_n_109,temp_98_reg_10923_reg_n_110,temp_98_reg_10923_reg_n_111,temp_98_reg_10923_reg_n_112,temp_98_reg_10923_reg_n_113,temp_98_reg_10923_reg_n_114,temp_98_reg_10923_reg_n_115,temp_98_reg_10923_reg_n_116,temp_98_reg_10923_reg_n_117,temp_98_reg_10923_reg_n_118,temp_98_reg_10923_reg_n_119,temp_98_reg_10923_reg_n_120,temp_98_reg_10923_reg_n_121,temp_98_reg_10923_reg_n_122,temp_98_reg_10923_reg_n_123,temp_98_reg_10923_reg_n_124,temp_98_reg_10923_reg_n_125,temp_98_reg_10923_reg_n_126,temp_98_reg_10923_reg_n_127,temp_98_reg_10923_reg_n_128,temp_98_reg_10923_reg_n_129,temp_98_reg_10923_reg_n_130,temp_98_reg_10923_reg_n_131,temp_98_reg_10923_reg_n_132,temp_98_reg_10923_reg_n_133,temp_98_reg_10923_reg_n_134,temp_98_reg_10923_reg_n_135,temp_98_reg_10923_reg_n_136,temp_98_reg_10923_reg_n_137,temp_98_reg_10923_reg_n_138,temp_98_reg_10923_reg_n_139,temp_98_reg_10923_reg_n_140,temp_98_reg_10923_reg_n_141,temp_98_reg_10923_reg_n_142,temp_98_reg_10923_reg_n_143,temp_98_reg_10923_reg_n_144,temp_98_reg_10923_reg_n_145,temp_98_reg_10923_reg_n_146,temp_98_reg_10923_reg_n_147,temp_98_reg_10923_reg_n_148,temp_98_reg_10923_reg_n_149,temp_98_reg_10923_reg_n_150,temp_98_reg_10923_reg_n_151,temp_98_reg_10923_reg_n_152,temp_98_reg_10923_reg_n_153,temp_98_reg_10923_reg_n_154,temp_98_reg_10923_reg_n_155,temp_98_reg_10923_reg_n_156}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_33 HLS_accel_mac_mulbkb_U65
       (.DOADO(a_50_q0),
        .P({HLS_accel_mac_mulcud_U66_n_3,HLS_accel_mac_mulcud_U66_n_4,HLS_accel_mac_mulcud_U66_n_5,HLS_accel_mac_mulcud_U66_n_6,HLS_accel_mac_mulcud_U66_n_7,HLS_accel_mac_mulcud_U66_n_8,HLS_accel_mac_mulcud_U66_n_9,HLS_accel_mac_mulcud_U66_n_10}),
        .PCOUT({temp_100_reg_10933_reg_n_109,temp_100_reg_10933_reg_n_110,temp_100_reg_10933_reg_n_111,temp_100_reg_10933_reg_n_112,temp_100_reg_10933_reg_n_113,temp_100_reg_10933_reg_n_114,temp_100_reg_10933_reg_n_115,temp_100_reg_10933_reg_n_116,temp_100_reg_10933_reg_n_117,temp_100_reg_10933_reg_n_118,temp_100_reg_10933_reg_n_119,temp_100_reg_10933_reg_n_120,temp_100_reg_10933_reg_n_121,temp_100_reg_10933_reg_n_122,temp_100_reg_10933_reg_n_123,temp_100_reg_10933_reg_n_124,temp_100_reg_10933_reg_n_125,temp_100_reg_10933_reg_n_126,temp_100_reg_10933_reg_n_127,temp_100_reg_10933_reg_n_128,temp_100_reg_10933_reg_n_129,temp_100_reg_10933_reg_n_130,temp_100_reg_10933_reg_n_131,temp_100_reg_10933_reg_n_132,temp_100_reg_10933_reg_n_133,temp_100_reg_10933_reg_n_134,temp_100_reg_10933_reg_n_135,temp_100_reg_10933_reg_n_136,temp_100_reg_10933_reg_n_137,temp_100_reg_10933_reg_n_138,temp_100_reg_10933_reg_n_139,temp_100_reg_10933_reg_n_140,temp_100_reg_10933_reg_n_141,temp_100_reg_10933_reg_n_142,temp_100_reg_10933_reg_n_143,temp_100_reg_10933_reg_n_144,temp_100_reg_10933_reg_n_145,temp_100_reg_10933_reg_n_146,temp_100_reg_10933_reg_n_147,temp_100_reg_10933_reg_n_148,temp_100_reg_10933_reg_n_149,temp_100_reg_10933_reg_n_150,temp_100_reg_10933_reg_n_151,temp_100_reg_10933_reg_n_152,temp_100_reg_10933_reg_n_153,temp_100_reg_10933_reg_n_154,temp_100_reg_10933_reg_n_155,temp_100_reg_10933_reg_n_156}),
        .ap_clk(ap_clk),
        .p(HLS_accel_mac_mulbkb_U85_n_3),
        .p_0(b_50_q0),
        .tmp102_fu_7158_p2(tmp102_fu_7158_p2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_34 HLS_accel_mac_mulbkb_U67
       (.DOBDO(a_51_q1),
        .PCOUT({HLS_accel_mac_mulbkb_U67_n_3,HLS_accel_mac_mulbkb_U67_n_4,HLS_accel_mac_mulbkb_U67_n_5,HLS_accel_mac_mulbkb_U67_n_6,HLS_accel_mac_mulbkb_U67_n_7,HLS_accel_mac_mulbkb_U67_n_8,HLS_accel_mac_mulbkb_U67_n_9,HLS_accel_mac_mulbkb_U67_n_10,HLS_accel_mac_mulbkb_U67_n_11,HLS_accel_mac_mulbkb_U67_n_12,HLS_accel_mac_mulbkb_U67_n_13,HLS_accel_mac_mulbkb_U67_n_14,HLS_accel_mac_mulbkb_U67_n_15,HLS_accel_mac_mulbkb_U67_n_16,HLS_accel_mac_mulbkb_U67_n_17,HLS_accel_mac_mulbkb_U67_n_18,HLS_accel_mac_mulbkb_U67_n_19,HLS_accel_mac_mulbkb_U67_n_20,HLS_accel_mac_mulbkb_U67_n_21,HLS_accel_mac_mulbkb_U67_n_22,HLS_accel_mac_mulbkb_U67_n_23,HLS_accel_mac_mulbkb_U67_n_24,HLS_accel_mac_mulbkb_U67_n_25,HLS_accel_mac_mulbkb_U67_n_26,HLS_accel_mac_mulbkb_U67_n_27,HLS_accel_mac_mulbkb_U67_n_28,HLS_accel_mac_mulbkb_U67_n_29,HLS_accel_mac_mulbkb_U67_n_30,HLS_accel_mac_mulbkb_U67_n_31,HLS_accel_mac_mulbkb_U67_n_32,HLS_accel_mac_mulbkb_U67_n_33,HLS_accel_mac_mulbkb_U67_n_34,HLS_accel_mac_mulbkb_U67_n_35,HLS_accel_mac_mulbkb_U67_n_36,HLS_accel_mac_mulbkb_U67_n_37,HLS_accel_mac_mulbkb_U67_n_38,HLS_accel_mac_mulbkb_U67_n_39,HLS_accel_mac_mulbkb_U67_n_40,HLS_accel_mac_mulbkb_U67_n_41,HLS_accel_mac_mulbkb_U67_n_42,HLS_accel_mac_mulbkb_U67_n_43,HLS_accel_mac_mulbkb_U67_n_44,HLS_accel_mac_mulbkb_U67_n_45,HLS_accel_mac_mulbkb_U67_n_46,HLS_accel_mac_mulbkb_U67_n_47,HLS_accel_mac_mulbkb_U67_n_48,HLS_accel_mac_mulbkb_U67_n_49,HLS_accel_mac_mulbkb_U67_n_50}),
        .ap_clk(ap_clk),
        .p(HLS_accel_mac_mulbkb_U85_n_3),
        .p_0(b_51_q1),
        .p_1({temp_103_reg_10948_reg_n_109,temp_103_reg_10948_reg_n_110,temp_103_reg_10948_reg_n_111,temp_103_reg_10948_reg_n_112,temp_103_reg_10948_reg_n_113,temp_103_reg_10948_reg_n_114,temp_103_reg_10948_reg_n_115,temp_103_reg_10948_reg_n_116,temp_103_reg_10948_reg_n_117,temp_103_reg_10948_reg_n_118,temp_103_reg_10948_reg_n_119,temp_103_reg_10948_reg_n_120,temp_103_reg_10948_reg_n_121,temp_103_reg_10948_reg_n_122,temp_103_reg_10948_reg_n_123,temp_103_reg_10948_reg_n_124,temp_103_reg_10948_reg_n_125,temp_103_reg_10948_reg_n_126,temp_103_reg_10948_reg_n_127,temp_103_reg_10948_reg_n_128,temp_103_reg_10948_reg_n_129,temp_103_reg_10948_reg_n_130,temp_103_reg_10948_reg_n_131,temp_103_reg_10948_reg_n_132,temp_103_reg_10948_reg_n_133,temp_103_reg_10948_reg_n_134,temp_103_reg_10948_reg_n_135,temp_103_reg_10948_reg_n_136,temp_103_reg_10948_reg_n_137,temp_103_reg_10948_reg_n_138,temp_103_reg_10948_reg_n_139,temp_103_reg_10948_reg_n_140,temp_103_reg_10948_reg_n_141,temp_103_reg_10948_reg_n_142,temp_103_reg_10948_reg_n_143,temp_103_reg_10948_reg_n_144,temp_103_reg_10948_reg_n_145,temp_103_reg_10948_reg_n_146,temp_103_reg_10948_reg_n_147,temp_103_reg_10948_reg_n_148,temp_103_reg_10948_reg_n_149,temp_103_reg_10948_reg_n_150,temp_103_reg_10948_reg_n_151,temp_103_reg_10948_reg_n_152,temp_103_reg_10948_reg_n_153,temp_103_reg_10948_reg_n_154,temp_103_reg_10948_reg_n_155,temp_103_reg_10948_reg_n_156}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_35 HLS_accel_mac_mulbkb_U7
       (.DOADO(a_5_q0),
        .P({HLS_accel_mac_mulcud_U8_n_3,HLS_accel_mac_mulcud_U8_n_4,HLS_accel_mac_mulcud_U8_n_5,HLS_accel_mac_mulcud_U8_n_6,HLS_accel_mac_mulcud_U8_n_7,HLS_accel_mac_mulcud_U8_n_8,HLS_accel_mac_mulcud_U8_n_9,HLS_accel_mac_mulcud_U8_n_10}),
        .PCOUT({temp_10_reg_10148_reg_n_109,temp_10_reg_10148_reg_n_110,temp_10_reg_10148_reg_n_111,temp_10_reg_10148_reg_n_112,temp_10_reg_10148_reg_n_113,temp_10_reg_10148_reg_n_114,temp_10_reg_10148_reg_n_115,temp_10_reg_10148_reg_n_116,temp_10_reg_10148_reg_n_117,temp_10_reg_10148_reg_n_118,temp_10_reg_10148_reg_n_119,temp_10_reg_10148_reg_n_120,temp_10_reg_10148_reg_n_121,temp_10_reg_10148_reg_n_122,temp_10_reg_10148_reg_n_123,temp_10_reg_10148_reg_n_124,temp_10_reg_10148_reg_n_125,temp_10_reg_10148_reg_n_126,temp_10_reg_10148_reg_n_127,temp_10_reg_10148_reg_n_128,temp_10_reg_10148_reg_n_129,temp_10_reg_10148_reg_n_130,temp_10_reg_10148_reg_n_131,temp_10_reg_10148_reg_n_132,temp_10_reg_10148_reg_n_133,temp_10_reg_10148_reg_n_134,temp_10_reg_10148_reg_n_135,temp_10_reg_10148_reg_n_136,temp_10_reg_10148_reg_n_137,temp_10_reg_10148_reg_n_138,temp_10_reg_10148_reg_n_139,temp_10_reg_10148_reg_n_140,temp_10_reg_10148_reg_n_141,temp_10_reg_10148_reg_n_142,temp_10_reg_10148_reg_n_143,temp_10_reg_10148_reg_n_144,temp_10_reg_10148_reg_n_145,temp_10_reg_10148_reg_n_146,temp_10_reg_10148_reg_n_147,temp_10_reg_10148_reg_n_148,temp_10_reg_10148_reg_n_149,temp_10_reg_10148_reg_n_150,temp_10_reg_10148_reg_n_151,temp_10_reg_10148_reg_n_152,temp_10_reg_10148_reg_n_153,temp_10_reg_10148_reg_n_154,temp_10_reg_10148_reg_n_155,temp_10_reg_10148_reg_n_156}),
        .ap_clk(ap_clk),
        .ap_phi_mux_ia_0_i_i_phi_fu_5869_p41(ap_phi_mux_ia_0_i_i_phi_fu_5869_p41),
        .p(b_5_q0),
        .tmp13_fu_7038_p2(tmp13_fu_7038_p2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_36 HLS_accel_mac_mulbkb_U70
       (.DOADO(a_54_q0),
        .PCOUT({HLS_accel_mac_mulbkb_U70_n_3,HLS_accel_mac_mulbkb_U70_n_4,HLS_accel_mac_mulbkb_U70_n_5,HLS_accel_mac_mulbkb_U70_n_6,HLS_accel_mac_mulbkb_U70_n_7,HLS_accel_mac_mulbkb_U70_n_8,HLS_accel_mac_mulbkb_U70_n_9,HLS_accel_mac_mulbkb_U70_n_10,HLS_accel_mac_mulbkb_U70_n_11,HLS_accel_mac_mulbkb_U70_n_12,HLS_accel_mac_mulbkb_U70_n_13,HLS_accel_mac_mulbkb_U70_n_14,HLS_accel_mac_mulbkb_U70_n_15,HLS_accel_mac_mulbkb_U70_n_16,HLS_accel_mac_mulbkb_U70_n_17,HLS_accel_mac_mulbkb_U70_n_18,HLS_accel_mac_mulbkb_U70_n_19,HLS_accel_mac_mulbkb_U70_n_20,HLS_accel_mac_mulbkb_U70_n_21,HLS_accel_mac_mulbkb_U70_n_22,HLS_accel_mac_mulbkb_U70_n_23,HLS_accel_mac_mulbkb_U70_n_24,HLS_accel_mac_mulbkb_U70_n_25,HLS_accel_mac_mulbkb_U70_n_26,HLS_accel_mac_mulbkb_U70_n_27,HLS_accel_mac_mulbkb_U70_n_28,HLS_accel_mac_mulbkb_U70_n_29,HLS_accel_mac_mulbkb_U70_n_30,HLS_accel_mac_mulbkb_U70_n_31,HLS_accel_mac_mulbkb_U70_n_32,HLS_accel_mac_mulbkb_U70_n_33,HLS_accel_mac_mulbkb_U70_n_34,HLS_accel_mac_mulbkb_U70_n_35,HLS_accel_mac_mulbkb_U70_n_36,HLS_accel_mac_mulbkb_U70_n_37,HLS_accel_mac_mulbkb_U70_n_38,HLS_accel_mac_mulbkb_U70_n_39,HLS_accel_mac_mulbkb_U70_n_40,HLS_accel_mac_mulbkb_U70_n_41,HLS_accel_mac_mulbkb_U70_n_42,HLS_accel_mac_mulbkb_U70_n_43,HLS_accel_mac_mulbkb_U70_n_44,HLS_accel_mac_mulbkb_U70_n_45,HLS_accel_mac_mulbkb_U70_n_46,HLS_accel_mac_mulbkb_U70_n_47,HLS_accel_mac_mulbkb_U70_n_48,HLS_accel_mac_mulbkb_U70_n_49,HLS_accel_mac_mulbkb_U70_n_50}),
        .ap_clk(ap_clk),
        .p(HLS_accel_mac_mulbkb_U85_n_3),
        .p_0(b_54_q0),
        .p_1({temp_108_reg_10973_reg_n_109,temp_108_reg_10973_reg_n_110,temp_108_reg_10973_reg_n_111,temp_108_reg_10973_reg_n_112,temp_108_reg_10973_reg_n_113,temp_108_reg_10973_reg_n_114,temp_108_reg_10973_reg_n_115,temp_108_reg_10973_reg_n_116,temp_108_reg_10973_reg_n_117,temp_108_reg_10973_reg_n_118,temp_108_reg_10973_reg_n_119,temp_108_reg_10973_reg_n_120,temp_108_reg_10973_reg_n_121,temp_108_reg_10973_reg_n_122,temp_108_reg_10973_reg_n_123,temp_108_reg_10973_reg_n_124,temp_108_reg_10973_reg_n_125,temp_108_reg_10973_reg_n_126,temp_108_reg_10973_reg_n_127,temp_108_reg_10973_reg_n_128,temp_108_reg_10973_reg_n_129,temp_108_reg_10973_reg_n_130,temp_108_reg_10973_reg_n_131,temp_108_reg_10973_reg_n_132,temp_108_reg_10973_reg_n_133,temp_108_reg_10973_reg_n_134,temp_108_reg_10973_reg_n_135,temp_108_reg_10973_reg_n_136,temp_108_reg_10973_reg_n_137,temp_108_reg_10973_reg_n_138,temp_108_reg_10973_reg_n_139,temp_108_reg_10973_reg_n_140,temp_108_reg_10973_reg_n_141,temp_108_reg_10973_reg_n_142,temp_108_reg_10973_reg_n_143,temp_108_reg_10973_reg_n_144,temp_108_reg_10973_reg_n_145,temp_108_reg_10973_reg_n_146,temp_108_reg_10973_reg_n_147,temp_108_reg_10973_reg_n_148,temp_108_reg_10973_reg_n_149,temp_108_reg_10973_reg_n_150,temp_108_reg_10973_reg_n_151,temp_108_reg_10973_reg_n_152,temp_108_reg_10973_reg_n_153,temp_108_reg_10973_reg_n_154,temp_108_reg_10973_reg_n_155,temp_108_reg_10973_reg_n_156}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_37 HLS_accel_mac_mulbkb_U71
       (.DOADO(a_55_q0),
        .P({HLS_accel_mac_mulcud_U72_n_3,HLS_accel_mac_mulcud_U72_n_4,HLS_accel_mac_mulcud_U72_n_5,HLS_accel_mac_mulcud_U72_n_6,HLS_accel_mac_mulcud_U72_n_7,HLS_accel_mac_mulcud_U72_n_8,HLS_accel_mac_mulcud_U72_n_9,HLS_accel_mac_mulcud_U72_n_10}),
        .PCOUT({temp_110_reg_10983_reg_n_109,temp_110_reg_10983_reg_n_110,temp_110_reg_10983_reg_n_111,temp_110_reg_10983_reg_n_112,temp_110_reg_10983_reg_n_113,temp_110_reg_10983_reg_n_114,temp_110_reg_10983_reg_n_115,temp_110_reg_10983_reg_n_116,temp_110_reg_10983_reg_n_117,temp_110_reg_10983_reg_n_118,temp_110_reg_10983_reg_n_119,temp_110_reg_10983_reg_n_120,temp_110_reg_10983_reg_n_121,temp_110_reg_10983_reg_n_122,temp_110_reg_10983_reg_n_123,temp_110_reg_10983_reg_n_124,temp_110_reg_10983_reg_n_125,temp_110_reg_10983_reg_n_126,temp_110_reg_10983_reg_n_127,temp_110_reg_10983_reg_n_128,temp_110_reg_10983_reg_n_129,temp_110_reg_10983_reg_n_130,temp_110_reg_10983_reg_n_131,temp_110_reg_10983_reg_n_132,temp_110_reg_10983_reg_n_133,temp_110_reg_10983_reg_n_134,temp_110_reg_10983_reg_n_135,temp_110_reg_10983_reg_n_136,temp_110_reg_10983_reg_n_137,temp_110_reg_10983_reg_n_138,temp_110_reg_10983_reg_n_139,temp_110_reg_10983_reg_n_140,temp_110_reg_10983_reg_n_141,temp_110_reg_10983_reg_n_142,temp_110_reg_10983_reg_n_143,temp_110_reg_10983_reg_n_144,temp_110_reg_10983_reg_n_145,temp_110_reg_10983_reg_n_146,temp_110_reg_10983_reg_n_147,temp_110_reg_10983_reg_n_148,temp_110_reg_10983_reg_n_149,temp_110_reg_10983_reg_n_150,temp_110_reg_10983_reg_n_151,temp_110_reg_10983_reg_n_152,temp_110_reg_10983_reg_n_153,temp_110_reg_10983_reg_n_154,temp_110_reg_10983_reg_n_155,temp_110_reg_10983_reg_n_156}),
        .ap_clk(ap_clk),
        .p(HLS_accel_mac_mulbkb_U85_n_3),
        .p_0(b_55_q0),
        .tmp111_fu_7162_p2(tmp111_fu_7162_p2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_38 HLS_accel_mac_mulbkb_U73
       (.DOBDO(a_56_q1),
        .PCOUT({HLS_accel_mac_mulbkb_U73_n_3,HLS_accel_mac_mulbkb_U73_n_4,HLS_accel_mac_mulbkb_U73_n_5,HLS_accel_mac_mulbkb_U73_n_6,HLS_accel_mac_mulbkb_U73_n_7,HLS_accel_mac_mulbkb_U73_n_8,HLS_accel_mac_mulbkb_U73_n_9,HLS_accel_mac_mulbkb_U73_n_10,HLS_accel_mac_mulbkb_U73_n_11,HLS_accel_mac_mulbkb_U73_n_12,HLS_accel_mac_mulbkb_U73_n_13,HLS_accel_mac_mulbkb_U73_n_14,HLS_accel_mac_mulbkb_U73_n_15,HLS_accel_mac_mulbkb_U73_n_16,HLS_accel_mac_mulbkb_U73_n_17,HLS_accel_mac_mulbkb_U73_n_18,HLS_accel_mac_mulbkb_U73_n_19,HLS_accel_mac_mulbkb_U73_n_20,HLS_accel_mac_mulbkb_U73_n_21,HLS_accel_mac_mulbkb_U73_n_22,HLS_accel_mac_mulbkb_U73_n_23,HLS_accel_mac_mulbkb_U73_n_24,HLS_accel_mac_mulbkb_U73_n_25,HLS_accel_mac_mulbkb_U73_n_26,HLS_accel_mac_mulbkb_U73_n_27,HLS_accel_mac_mulbkb_U73_n_28,HLS_accel_mac_mulbkb_U73_n_29,HLS_accel_mac_mulbkb_U73_n_30,HLS_accel_mac_mulbkb_U73_n_31,HLS_accel_mac_mulbkb_U73_n_32,HLS_accel_mac_mulbkb_U73_n_33,HLS_accel_mac_mulbkb_U73_n_34,HLS_accel_mac_mulbkb_U73_n_35,HLS_accel_mac_mulbkb_U73_n_36,HLS_accel_mac_mulbkb_U73_n_37,HLS_accel_mac_mulbkb_U73_n_38,HLS_accel_mac_mulbkb_U73_n_39,HLS_accel_mac_mulbkb_U73_n_40,HLS_accel_mac_mulbkb_U73_n_41,HLS_accel_mac_mulbkb_U73_n_42,HLS_accel_mac_mulbkb_U73_n_43,HLS_accel_mac_mulbkb_U73_n_44,HLS_accel_mac_mulbkb_U73_n_45,HLS_accel_mac_mulbkb_U73_n_46,HLS_accel_mac_mulbkb_U73_n_47,HLS_accel_mac_mulbkb_U73_n_48,HLS_accel_mac_mulbkb_U73_n_49,HLS_accel_mac_mulbkb_U73_n_50}),
        .ap_clk(ap_clk),
        .p(HLS_accel_mac_mulbkb_U85_n_3),
        .p_0(b_56_q1),
        .p_1({temp_113_reg_10998_reg_n_109,temp_113_reg_10998_reg_n_110,temp_113_reg_10998_reg_n_111,temp_113_reg_10998_reg_n_112,temp_113_reg_10998_reg_n_113,temp_113_reg_10998_reg_n_114,temp_113_reg_10998_reg_n_115,temp_113_reg_10998_reg_n_116,temp_113_reg_10998_reg_n_117,temp_113_reg_10998_reg_n_118,temp_113_reg_10998_reg_n_119,temp_113_reg_10998_reg_n_120,temp_113_reg_10998_reg_n_121,temp_113_reg_10998_reg_n_122,temp_113_reg_10998_reg_n_123,temp_113_reg_10998_reg_n_124,temp_113_reg_10998_reg_n_125,temp_113_reg_10998_reg_n_126,temp_113_reg_10998_reg_n_127,temp_113_reg_10998_reg_n_128,temp_113_reg_10998_reg_n_129,temp_113_reg_10998_reg_n_130,temp_113_reg_10998_reg_n_131,temp_113_reg_10998_reg_n_132,temp_113_reg_10998_reg_n_133,temp_113_reg_10998_reg_n_134,temp_113_reg_10998_reg_n_135,temp_113_reg_10998_reg_n_136,temp_113_reg_10998_reg_n_137,temp_113_reg_10998_reg_n_138,temp_113_reg_10998_reg_n_139,temp_113_reg_10998_reg_n_140,temp_113_reg_10998_reg_n_141,temp_113_reg_10998_reg_n_142,temp_113_reg_10998_reg_n_143,temp_113_reg_10998_reg_n_144,temp_113_reg_10998_reg_n_145,temp_113_reg_10998_reg_n_146,temp_113_reg_10998_reg_n_147,temp_113_reg_10998_reg_n_148,temp_113_reg_10998_reg_n_149,temp_113_reg_10998_reg_n_150,temp_113_reg_10998_reg_n_151,temp_113_reg_10998_reg_n_152,temp_113_reg_10998_reg_n_153,temp_113_reg_10998_reg_n_154,temp_113_reg_10998_reg_n_155,temp_113_reg_10998_reg_n_156}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_39 HLS_accel_mac_mulbkb_U76
       (.DOADO(a_59_q0),
        .PCOUT({HLS_accel_mac_mulbkb_U76_n_3,HLS_accel_mac_mulbkb_U76_n_4,HLS_accel_mac_mulbkb_U76_n_5,HLS_accel_mac_mulbkb_U76_n_6,HLS_accel_mac_mulbkb_U76_n_7,HLS_accel_mac_mulbkb_U76_n_8,HLS_accel_mac_mulbkb_U76_n_9,HLS_accel_mac_mulbkb_U76_n_10,HLS_accel_mac_mulbkb_U76_n_11,HLS_accel_mac_mulbkb_U76_n_12,HLS_accel_mac_mulbkb_U76_n_13,HLS_accel_mac_mulbkb_U76_n_14,HLS_accel_mac_mulbkb_U76_n_15,HLS_accel_mac_mulbkb_U76_n_16,HLS_accel_mac_mulbkb_U76_n_17,HLS_accel_mac_mulbkb_U76_n_18,HLS_accel_mac_mulbkb_U76_n_19,HLS_accel_mac_mulbkb_U76_n_20,HLS_accel_mac_mulbkb_U76_n_21,HLS_accel_mac_mulbkb_U76_n_22,HLS_accel_mac_mulbkb_U76_n_23,HLS_accel_mac_mulbkb_U76_n_24,HLS_accel_mac_mulbkb_U76_n_25,HLS_accel_mac_mulbkb_U76_n_26,HLS_accel_mac_mulbkb_U76_n_27,HLS_accel_mac_mulbkb_U76_n_28,HLS_accel_mac_mulbkb_U76_n_29,HLS_accel_mac_mulbkb_U76_n_30,HLS_accel_mac_mulbkb_U76_n_31,HLS_accel_mac_mulbkb_U76_n_32,HLS_accel_mac_mulbkb_U76_n_33,HLS_accel_mac_mulbkb_U76_n_34,HLS_accel_mac_mulbkb_U76_n_35,HLS_accel_mac_mulbkb_U76_n_36,HLS_accel_mac_mulbkb_U76_n_37,HLS_accel_mac_mulbkb_U76_n_38,HLS_accel_mac_mulbkb_U76_n_39,HLS_accel_mac_mulbkb_U76_n_40,HLS_accel_mac_mulbkb_U76_n_41,HLS_accel_mac_mulbkb_U76_n_42,HLS_accel_mac_mulbkb_U76_n_43,HLS_accel_mac_mulbkb_U76_n_44,HLS_accel_mac_mulbkb_U76_n_45,HLS_accel_mac_mulbkb_U76_n_46,HLS_accel_mac_mulbkb_U76_n_47,HLS_accel_mac_mulbkb_U76_n_48,HLS_accel_mac_mulbkb_U76_n_49,HLS_accel_mac_mulbkb_U76_n_50}),
        .ap_clk(ap_clk),
        .p(HLS_accel_mac_mulbkb_U85_n_3),
        .p_0(b_59_q0),
        .p_1({temp_118_reg_11023_reg_n_109,temp_118_reg_11023_reg_n_110,temp_118_reg_11023_reg_n_111,temp_118_reg_11023_reg_n_112,temp_118_reg_11023_reg_n_113,temp_118_reg_11023_reg_n_114,temp_118_reg_11023_reg_n_115,temp_118_reg_11023_reg_n_116,temp_118_reg_11023_reg_n_117,temp_118_reg_11023_reg_n_118,temp_118_reg_11023_reg_n_119,temp_118_reg_11023_reg_n_120,temp_118_reg_11023_reg_n_121,temp_118_reg_11023_reg_n_122,temp_118_reg_11023_reg_n_123,temp_118_reg_11023_reg_n_124,temp_118_reg_11023_reg_n_125,temp_118_reg_11023_reg_n_126,temp_118_reg_11023_reg_n_127,temp_118_reg_11023_reg_n_128,temp_118_reg_11023_reg_n_129,temp_118_reg_11023_reg_n_130,temp_118_reg_11023_reg_n_131,temp_118_reg_11023_reg_n_132,temp_118_reg_11023_reg_n_133,temp_118_reg_11023_reg_n_134,temp_118_reg_11023_reg_n_135,temp_118_reg_11023_reg_n_136,temp_118_reg_11023_reg_n_137,temp_118_reg_11023_reg_n_138,temp_118_reg_11023_reg_n_139,temp_118_reg_11023_reg_n_140,temp_118_reg_11023_reg_n_141,temp_118_reg_11023_reg_n_142,temp_118_reg_11023_reg_n_143,temp_118_reg_11023_reg_n_144,temp_118_reg_11023_reg_n_145,temp_118_reg_11023_reg_n_146,temp_118_reg_11023_reg_n_147,temp_118_reg_11023_reg_n_148,temp_118_reg_11023_reg_n_149,temp_118_reg_11023_reg_n_150,temp_118_reg_11023_reg_n_151,temp_118_reg_11023_reg_n_152,temp_118_reg_11023_reg_n_153,temp_118_reg_11023_reg_n_154,temp_118_reg_11023_reg_n_155,temp_118_reg_11023_reg_n_156}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_40 HLS_accel_mac_mulbkb_U77
       (.DOBDO(a_62_q1),
        .P({HLS_accel_mac_mulcud_U78_n_3,HLS_accel_mac_mulcud_U78_n_4,HLS_accel_mac_mulcud_U78_n_5,HLS_accel_mac_mulcud_U78_n_6,HLS_accel_mac_mulcud_U78_n_7,HLS_accel_mac_mulcud_U78_n_8,HLS_accel_mac_mulcud_U78_n_9,HLS_accel_mac_mulcud_U78_n_10}),
        .PCOUT({temp_125_reg_11033_reg_n_109,temp_125_reg_11033_reg_n_110,temp_125_reg_11033_reg_n_111,temp_125_reg_11033_reg_n_112,temp_125_reg_11033_reg_n_113,temp_125_reg_11033_reg_n_114,temp_125_reg_11033_reg_n_115,temp_125_reg_11033_reg_n_116,temp_125_reg_11033_reg_n_117,temp_125_reg_11033_reg_n_118,temp_125_reg_11033_reg_n_119,temp_125_reg_11033_reg_n_120,temp_125_reg_11033_reg_n_121,temp_125_reg_11033_reg_n_122,temp_125_reg_11033_reg_n_123,temp_125_reg_11033_reg_n_124,temp_125_reg_11033_reg_n_125,temp_125_reg_11033_reg_n_126,temp_125_reg_11033_reg_n_127,temp_125_reg_11033_reg_n_128,temp_125_reg_11033_reg_n_129,temp_125_reg_11033_reg_n_130,temp_125_reg_11033_reg_n_131,temp_125_reg_11033_reg_n_132,temp_125_reg_11033_reg_n_133,temp_125_reg_11033_reg_n_134,temp_125_reg_11033_reg_n_135,temp_125_reg_11033_reg_n_136,temp_125_reg_11033_reg_n_137,temp_125_reg_11033_reg_n_138,temp_125_reg_11033_reg_n_139,temp_125_reg_11033_reg_n_140,temp_125_reg_11033_reg_n_141,temp_125_reg_11033_reg_n_142,temp_125_reg_11033_reg_n_143,temp_125_reg_11033_reg_n_144,temp_125_reg_11033_reg_n_145,temp_125_reg_11033_reg_n_146,temp_125_reg_11033_reg_n_147,temp_125_reg_11033_reg_n_148,temp_125_reg_11033_reg_n_149,temp_125_reg_11033_reg_n_150,temp_125_reg_11033_reg_n_151,temp_125_reg_11033_reg_n_152,temp_125_reg_11033_reg_n_153,temp_125_reg_11033_reg_n_154,temp_125_reg_11033_reg_n_155,temp_125_reg_11033_reg_n_156}),
        .ap_clk(ap_clk),
        .p(HLS_accel_mac_mulbkb_U85_n_3),
        .p_0(b_62_q1),
        .tmp126_fu_7166_p2(tmp126_fu_7166_p2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_41 HLS_accel_mac_mulbkb_U79
       (.DOADO(a_65_q0),
        .P({HLS_accel_mac_mulcud_U80_n_3,HLS_accel_mac_mulcud_U80_n_4,HLS_accel_mac_mulcud_U80_n_5,HLS_accel_mac_mulcud_U80_n_6,HLS_accel_mac_mulcud_U80_n_7,HLS_accel_mac_mulcud_U80_n_8,HLS_accel_mac_mulcud_U80_n_9,HLS_accel_mac_mulcud_U80_n_10}),
        .PCOUT({temp_130_reg_11048_reg_n_109,temp_130_reg_11048_reg_n_110,temp_130_reg_11048_reg_n_111,temp_130_reg_11048_reg_n_112,temp_130_reg_11048_reg_n_113,temp_130_reg_11048_reg_n_114,temp_130_reg_11048_reg_n_115,temp_130_reg_11048_reg_n_116,temp_130_reg_11048_reg_n_117,temp_130_reg_11048_reg_n_118,temp_130_reg_11048_reg_n_119,temp_130_reg_11048_reg_n_120,temp_130_reg_11048_reg_n_121,temp_130_reg_11048_reg_n_122,temp_130_reg_11048_reg_n_123,temp_130_reg_11048_reg_n_124,temp_130_reg_11048_reg_n_125,temp_130_reg_11048_reg_n_126,temp_130_reg_11048_reg_n_127,temp_130_reg_11048_reg_n_128,temp_130_reg_11048_reg_n_129,temp_130_reg_11048_reg_n_130,temp_130_reg_11048_reg_n_131,temp_130_reg_11048_reg_n_132,temp_130_reg_11048_reg_n_133,temp_130_reg_11048_reg_n_134,temp_130_reg_11048_reg_n_135,temp_130_reg_11048_reg_n_136,temp_130_reg_11048_reg_n_137,temp_130_reg_11048_reg_n_138,temp_130_reg_11048_reg_n_139,temp_130_reg_11048_reg_n_140,temp_130_reg_11048_reg_n_141,temp_130_reg_11048_reg_n_142,temp_130_reg_11048_reg_n_143,temp_130_reg_11048_reg_n_144,temp_130_reg_11048_reg_n_145,temp_130_reg_11048_reg_n_146,temp_130_reg_11048_reg_n_147,temp_130_reg_11048_reg_n_148,temp_130_reg_11048_reg_n_149,temp_130_reg_11048_reg_n_150,temp_130_reg_11048_reg_n_151,temp_130_reg_11048_reg_n_152,temp_130_reg_11048_reg_n_153,temp_130_reg_11048_reg_n_154,temp_130_reg_11048_reg_n_155,temp_130_reg_11048_reg_n_156}),
        .ap_clk(ap_clk),
        .p(HLS_accel_mac_mulbkb_U85_n_3),
        .p_0(b_65_q0),
        .tmp131_fu_7175_p2(tmp131_fu_7175_p2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_42 HLS_accel_mac_mulbkb_U81
       (.DOBDO(a_66_q1),
        .PCOUT({HLS_accel_mac_mulbkb_U81_n_3,HLS_accel_mac_mulbkb_U81_n_4,HLS_accel_mac_mulbkb_U81_n_5,HLS_accel_mac_mulbkb_U81_n_6,HLS_accel_mac_mulbkb_U81_n_7,HLS_accel_mac_mulbkb_U81_n_8,HLS_accel_mac_mulbkb_U81_n_9,HLS_accel_mac_mulbkb_U81_n_10,HLS_accel_mac_mulbkb_U81_n_11,HLS_accel_mac_mulbkb_U81_n_12,HLS_accel_mac_mulbkb_U81_n_13,HLS_accel_mac_mulbkb_U81_n_14,HLS_accel_mac_mulbkb_U81_n_15,HLS_accel_mac_mulbkb_U81_n_16,HLS_accel_mac_mulbkb_U81_n_17,HLS_accel_mac_mulbkb_U81_n_18,HLS_accel_mac_mulbkb_U81_n_19,HLS_accel_mac_mulbkb_U81_n_20,HLS_accel_mac_mulbkb_U81_n_21,HLS_accel_mac_mulbkb_U81_n_22,HLS_accel_mac_mulbkb_U81_n_23,HLS_accel_mac_mulbkb_U81_n_24,HLS_accel_mac_mulbkb_U81_n_25,HLS_accel_mac_mulbkb_U81_n_26,HLS_accel_mac_mulbkb_U81_n_27,HLS_accel_mac_mulbkb_U81_n_28,HLS_accel_mac_mulbkb_U81_n_29,HLS_accel_mac_mulbkb_U81_n_30,HLS_accel_mac_mulbkb_U81_n_31,HLS_accel_mac_mulbkb_U81_n_32,HLS_accel_mac_mulbkb_U81_n_33,HLS_accel_mac_mulbkb_U81_n_34,HLS_accel_mac_mulbkb_U81_n_35,HLS_accel_mac_mulbkb_U81_n_36,HLS_accel_mac_mulbkb_U81_n_37,HLS_accel_mac_mulbkb_U81_n_38,HLS_accel_mac_mulbkb_U81_n_39,HLS_accel_mac_mulbkb_U81_n_40,HLS_accel_mac_mulbkb_U81_n_41,HLS_accel_mac_mulbkb_U81_n_42,HLS_accel_mac_mulbkb_U81_n_43,HLS_accel_mac_mulbkb_U81_n_44,HLS_accel_mac_mulbkb_U81_n_45,HLS_accel_mac_mulbkb_U81_n_46,HLS_accel_mac_mulbkb_U81_n_47,HLS_accel_mac_mulbkb_U81_n_48,HLS_accel_mac_mulbkb_U81_n_49,HLS_accel_mac_mulbkb_U81_n_50}),
        .ap_clk(ap_clk),
        .p(HLS_accel_mac_mulbkb_U85_n_3),
        .p_0(b_66_q1),
        .p_1({temp_133_reg_11063_reg_n_109,temp_133_reg_11063_reg_n_110,temp_133_reg_11063_reg_n_111,temp_133_reg_11063_reg_n_112,temp_133_reg_11063_reg_n_113,temp_133_reg_11063_reg_n_114,temp_133_reg_11063_reg_n_115,temp_133_reg_11063_reg_n_116,temp_133_reg_11063_reg_n_117,temp_133_reg_11063_reg_n_118,temp_133_reg_11063_reg_n_119,temp_133_reg_11063_reg_n_120,temp_133_reg_11063_reg_n_121,temp_133_reg_11063_reg_n_122,temp_133_reg_11063_reg_n_123,temp_133_reg_11063_reg_n_124,temp_133_reg_11063_reg_n_125,temp_133_reg_11063_reg_n_126,temp_133_reg_11063_reg_n_127,temp_133_reg_11063_reg_n_128,temp_133_reg_11063_reg_n_129,temp_133_reg_11063_reg_n_130,temp_133_reg_11063_reg_n_131,temp_133_reg_11063_reg_n_132,temp_133_reg_11063_reg_n_133,temp_133_reg_11063_reg_n_134,temp_133_reg_11063_reg_n_135,temp_133_reg_11063_reg_n_136,temp_133_reg_11063_reg_n_137,temp_133_reg_11063_reg_n_138,temp_133_reg_11063_reg_n_139,temp_133_reg_11063_reg_n_140,temp_133_reg_11063_reg_n_141,temp_133_reg_11063_reg_n_142,temp_133_reg_11063_reg_n_143,temp_133_reg_11063_reg_n_144,temp_133_reg_11063_reg_n_145,temp_133_reg_11063_reg_n_146,temp_133_reg_11063_reg_n_147,temp_133_reg_11063_reg_n_148,temp_133_reg_11063_reg_n_149,temp_133_reg_11063_reg_n_150,temp_133_reg_11063_reg_n_151,temp_133_reg_11063_reg_n_152,temp_133_reg_11063_reg_n_153,temp_133_reg_11063_reg_n_154,temp_133_reg_11063_reg_n_155,temp_133_reg_11063_reg_n_156}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_43 HLS_accel_mac_mulbkb_U82
       (.DOBDO(a_67_q1),
        .P({HLS_accel_mac_mulcud_U83_n_3,HLS_accel_mac_mulcud_U83_n_4,HLS_accel_mac_mulcud_U83_n_5,HLS_accel_mac_mulcud_U83_n_6,HLS_accel_mac_mulcud_U83_n_7,HLS_accel_mac_mulcud_U83_n_8,HLS_accel_mac_mulcud_U83_n_9,HLS_accel_mac_mulcud_U83_n_10}),
        .PCOUT({temp_135_reg_11073_reg_n_109,temp_135_reg_11073_reg_n_110,temp_135_reg_11073_reg_n_111,temp_135_reg_11073_reg_n_112,temp_135_reg_11073_reg_n_113,temp_135_reg_11073_reg_n_114,temp_135_reg_11073_reg_n_115,temp_135_reg_11073_reg_n_116,temp_135_reg_11073_reg_n_117,temp_135_reg_11073_reg_n_118,temp_135_reg_11073_reg_n_119,temp_135_reg_11073_reg_n_120,temp_135_reg_11073_reg_n_121,temp_135_reg_11073_reg_n_122,temp_135_reg_11073_reg_n_123,temp_135_reg_11073_reg_n_124,temp_135_reg_11073_reg_n_125,temp_135_reg_11073_reg_n_126,temp_135_reg_11073_reg_n_127,temp_135_reg_11073_reg_n_128,temp_135_reg_11073_reg_n_129,temp_135_reg_11073_reg_n_130,temp_135_reg_11073_reg_n_131,temp_135_reg_11073_reg_n_132,temp_135_reg_11073_reg_n_133,temp_135_reg_11073_reg_n_134,temp_135_reg_11073_reg_n_135,temp_135_reg_11073_reg_n_136,temp_135_reg_11073_reg_n_137,temp_135_reg_11073_reg_n_138,temp_135_reg_11073_reg_n_139,temp_135_reg_11073_reg_n_140,temp_135_reg_11073_reg_n_141,temp_135_reg_11073_reg_n_142,temp_135_reg_11073_reg_n_143,temp_135_reg_11073_reg_n_144,temp_135_reg_11073_reg_n_145,temp_135_reg_11073_reg_n_146,temp_135_reg_11073_reg_n_147,temp_135_reg_11073_reg_n_148,temp_135_reg_11073_reg_n_149,temp_135_reg_11073_reg_n_150,temp_135_reg_11073_reg_n_151,temp_135_reg_11073_reg_n_152,temp_135_reg_11073_reg_n_153,temp_135_reg_11073_reg_n_154,temp_135_reg_11073_reg_n_155,temp_135_reg_11073_reg_n_156}),
        .ap_clk(ap_clk),
        .p(HLS_accel_mac_mulbkb_U96_n_51),
        .p_0(b_67_q1),
        .tmp135_fu_7179_p2(tmp135_fu_7179_p2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_44 HLS_accel_mac_mulbkb_U84
       (.DOADO(a_69_q0),
        .PCOUT({HLS_accel_mac_mulbkb_U84_n_3,HLS_accel_mac_mulbkb_U84_n_4,HLS_accel_mac_mulbkb_U84_n_5,HLS_accel_mac_mulbkb_U84_n_6,HLS_accel_mac_mulbkb_U84_n_7,HLS_accel_mac_mulbkb_U84_n_8,HLS_accel_mac_mulbkb_U84_n_9,HLS_accel_mac_mulbkb_U84_n_10,HLS_accel_mac_mulbkb_U84_n_11,HLS_accel_mac_mulbkb_U84_n_12,HLS_accel_mac_mulbkb_U84_n_13,HLS_accel_mac_mulbkb_U84_n_14,HLS_accel_mac_mulbkb_U84_n_15,HLS_accel_mac_mulbkb_U84_n_16,HLS_accel_mac_mulbkb_U84_n_17,HLS_accel_mac_mulbkb_U84_n_18,HLS_accel_mac_mulbkb_U84_n_19,HLS_accel_mac_mulbkb_U84_n_20,HLS_accel_mac_mulbkb_U84_n_21,HLS_accel_mac_mulbkb_U84_n_22,HLS_accel_mac_mulbkb_U84_n_23,HLS_accel_mac_mulbkb_U84_n_24,HLS_accel_mac_mulbkb_U84_n_25,HLS_accel_mac_mulbkb_U84_n_26,HLS_accel_mac_mulbkb_U84_n_27,HLS_accel_mac_mulbkb_U84_n_28,HLS_accel_mac_mulbkb_U84_n_29,HLS_accel_mac_mulbkb_U84_n_30,HLS_accel_mac_mulbkb_U84_n_31,HLS_accel_mac_mulbkb_U84_n_32,HLS_accel_mac_mulbkb_U84_n_33,HLS_accel_mac_mulbkb_U84_n_34,HLS_accel_mac_mulbkb_U84_n_35,HLS_accel_mac_mulbkb_U84_n_36,HLS_accel_mac_mulbkb_U84_n_37,HLS_accel_mac_mulbkb_U84_n_38,HLS_accel_mac_mulbkb_U84_n_39,HLS_accel_mac_mulbkb_U84_n_40,HLS_accel_mac_mulbkb_U84_n_41,HLS_accel_mac_mulbkb_U84_n_42,HLS_accel_mac_mulbkb_U84_n_43,HLS_accel_mac_mulbkb_U84_n_44,HLS_accel_mac_mulbkb_U84_n_45,HLS_accel_mac_mulbkb_U84_n_46,HLS_accel_mac_mulbkb_U84_n_47,HLS_accel_mac_mulbkb_U84_n_48,HLS_accel_mac_mulbkb_U84_n_49,HLS_accel_mac_mulbkb_U84_n_50}),
        .ap_clk(ap_clk),
        .p(HLS_accel_mac_mulbkb_U96_n_51),
        .p_0(b_69_q0),
        .p_1({temp_138_reg_11088_reg_n_109,temp_138_reg_11088_reg_n_110,temp_138_reg_11088_reg_n_111,temp_138_reg_11088_reg_n_112,temp_138_reg_11088_reg_n_113,temp_138_reg_11088_reg_n_114,temp_138_reg_11088_reg_n_115,temp_138_reg_11088_reg_n_116,temp_138_reg_11088_reg_n_117,temp_138_reg_11088_reg_n_118,temp_138_reg_11088_reg_n_119,temp_138_reg_11088_reg_n_120,temp_138_reg_11088_reg_n_121,temp_138_reg_11088_reg_n_122,temp_138_reg_11088_reg_n_123,temp_138_reg_11088_reg_n_124,temp_138_reg_11088_reg_n_125,temp_138_reg_11088_reg_n_126,temp_138_reg_11088_reg_n_127,temp_138_reg_11088_reg_n_128,temp_138_reg_11088_reg_n_129,temp_138_reg_11088_reg_n_130,temp_138_reg_11088_reg_n_131,temp_138_reg_11088_reg_n_132,temp_138_reg_11088_reg_n_133,temp_138_reg_11088_reg_n_134,temp_138_reg_11088_reg_n_135,temp_138_reg_11088_reg_n_136,temp_138_reg_11088_reg_n_137,temp_138_reg_11088_reg_n_138,temp_138_reg_11088_reg_n_139,temp_138_reg_11088_reg_n_140,temp_138_reg_11088_reg_n_141,temp_138_reg_11088_reg_n_142,temp_138_reg_11088_reg_n_143,temp_138_reg_11088_reg_n_144,temp_138_reg_11088_reg_n_145,temp_138_reg_11088_reg_n_146,temp_138_reg_11088_reg_n_147,temp_138_reg_11088_reg_n_148,temp_138_reg_11088_reg_n_149,temp_138_reg_11088_reg_n_150,temp_138_reg_11088_reg_n_151,temp_138_reg_11088_reg_n_152,temp_138_reg_11088_reg_n_153,temp_138_reg_11088_reg_n_154,temp_138_reg_11088_reg_n_155,temp_138_reg_11088_reg_n_156}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_45 HLS_accel_mac_mulbkb_U85
       (.DOADO(a_70_q0),
        .P({HLS_accel_mac_mulcud_U86_n_3,HLS_accel_mac_mulcud_U86_n_4,HLS_accel_mac_mulcud_U86_n_5,HLS_accel_mac_mulcud_U86_n_6,HLS_accel_mac_mulcud_U86_n_7,HLS_accel_mac_mulcud_U86_n_8,HLS_accel_mac_mulcud_U86_n_9,HLS_accel_mac_mulcud_U86_n_10}),
        .PCOUT({temp_140_reg_11098_reg_n_109,temp_140_reg_11098_reg_n_110,temp_140_reg_11098_reg_n_111,temp_140_reg_11098_reg_n_112,temp_140_reg_11098_reg_n_113,temp_140_reg_11098_reg_n_114,temp_140_reg_11098_reg_n_115,temp_140_reg_11098_reg_n_116,temp_140_reg_11098_reg_n_117,temp_140_reg_11098_reg_n_118,temp_140_reg_11098_reg_n_119,temp_140_reg_11098_reg_n_120,temp_140_reg_11098_reg_n_121,temp_140_reg_11098_reg_n_122,temp_140_reg_11098_reg_n_123,temp_140_reg_11098_reg_n_124,temp_140_reg_11098_reg_n_125,temp_140_reg_11098_reg_n_126,temp_140_reg_11098_reg_n_127,temp_140_reg_11098_reg_n_128,temp_140_reg_11098_reg_n_129,temp_140_reg_11098_reg_n_130,temp_140_reg_11098_reg_n_131,temp_140_reg_11098_reg_n_132,temp_140_reg_11098_reg_n_133,temp_140_reg_11098_reg_n_134,temp_140_reg_11098_reg_n_135,temp_140_reg_11098_reg_n_136,temp_140_reg_11098_reg_n_137,temp_140_reg_11098_reg_n_138,temp_140_reg_11098_reg_n_139,temp_140_reg_11098_reg_n_140,temp_140_reg_11098_reg_n_141,temp_140_reg_11098_reg_n_142,temp_140_reg_11098_reg_n_143,temp_140_reg_11098_reg_n_144,temp_140_reg_11098_reg_n_145,temp_140_reg_11098_reg_n_146,temp_140_reg_11098_reg_n_147,temp_140_reg_11098_reg_n_148,temp_140_reg_11098_reg_n_149,temp_140_reg_11098_reg_n_150,temp_140_reg_11098_reg_n_151,temp_140_reg_11098_reg_n_152,temp_140_reg_11098_reg_n_153,temp_140_reg_11098_reg_n_154,temp_140_reg_11098_reg_n_155,temp_140_reg_11098_reg_n_156}),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp2_iter2(ap_enable_reg_pp2_iter2),
        .ap_enable_reg_pp2_iter2_reg(HLS_accel_mac_mulbkb_U85_n_3),
        .exitcond_flatten1_reg_8075_pp2_iter1_reg(exitcond_flatten1_reg_8075_pp2_iter1_reg),
        .p(b_70_q0),
        .tmp141_fu_7183_p2(tmp141_fu_7183_p2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_46 HLS_accel_mac_mulbkb_U87
       (.DOBDO(a_71_q1),
        .PCOUT({HLS_accel_mac_mulbkb_U87_n_3,HLS_accel_mac_mulbkb_U87_n_4,HLS_accel_mac_mulbkb_U87_n_5,HLS_accel_mac_mulbkb_U87_n_6,HLS_accel_mac_mulbkb_U87_n_7,HLS_accel_mac_mulbkb_U87_n_8,HLS_accel_mac_mulbkb_U87_n_9,HLS_accel_mac_mulbkb_U87_n_10,HLS_accel_mac_mulbkb_U87_n_11,HLS_accel_mac_mulbkb_U87_n_12,HLS_accel_mac_mulbkb_U87_n_13,HLS_accel_mac_mulbkb_U87_n_14,HLS_accel_mac_mulbkb_U87_n_15,HLS_accel_mac_mulbkb_U87_n_16,HLS_accel_mac_mulbkb_U87_n_17,HLS_accel_mac_mulbkb_U87_n_18,HLS_accel_mac_mulbkb_U87_n_19,HLS_accel_mac_mulbkb_U87_n_20,HLS_accel_mac_mulbkb_U87_n_21,HLS_accel_mac_mulbkb_U87_n_22,HLS_accel_mac_mulbkb_U87_n_23,HLS_accel_mac_mulbkb_U87_n_24,HLS_accel_mac_mulbkb_U87_n_25,HLS_accel_mac_mulbkb_U87_n_26,HLS_accel_mac_mulbkb_U87_n_27,HLS_accel_mac_mulbkb_U87_n_28,HLS_accel_mac_mulbkb_U87_n_29,HLS_accel_mac_mulbkb_U87_n_30,HLS_accel_mac_mulbkb_U87_n_31,HLS_accel_mac_mulbkb_U87_n_32,HLS_accel_mac_mulbkb_U87_n_33,HLS_accel_mac_mulbkb_U87_n_34,HLS_accel_mac_mulbkb_U87_n_35,HLS_accel_mac_mulbkb_U87_n_36,HLS_accel_mac_mulbkb_U87_n_37,HLS_accel_mac_mulbkb_U87_n_38,HLS_accel_mac_mulbkb_U87_n_39,HLS_accel_mac_mulbkb_U87_n_40,HLS_accel_mac_mulbkb_U87_n_41,HLS_accel_mac_mulbkb_U87_n_42,HLS_accel_mac_mulbkb_U87_n_43,HLS_accel_mac_mulbkb_U87_n_44,HLS_accel_mac_mulbkb_U87_n_45,HLS_accel_mac_mulbkb_U87_n_46,HLS_accel_mac_mulbkb_U87_n_47,HLS_accel_mac_mulbkb_U87_n_48,HLS_accel_mac_mulbkb_U87_n_49,HLS_accel_mac_mulbkb_U87_n_50}),
        .ap_clk(ap_clk),
        .p(HLS_accel_mac_mulbkb_U85_n_3),
        .p_0(b_71_q1),
        .p_1({temp_143_reg_11113_reg_n_109,temp_143_reg_11113_reg_n_110,temp_143_reg_11113_reg_n_111,temp_143_reg_11113_reg_n_112,temp_143_reg_11113_reg_n_113,temp_143_reg_11113_reg_n_114,temp_143_reg_11113_reg_n_115,temp_143_reg_11113_reg_n_116,temp_143_reg_11113_reg_n_117,temp_143_reg_11113_reg_n_118,temp_143_reg_11113_reg_n_119,temp_143_reg_11113_reg_n_120,temp_143_reg_11113_reg_n_121,temp_143_reg_11113_reg_n_122,temp_143_reg_11113_reg_n_123,temp_143_reg_11113_reg_n_124,temp_143_reg_11113_reg_n_125,temp_143_reg_11113_reg_n_126,temp_143_reg_11113_reg_n_127,temp_143_reg_11113_reg_n_128,temp_143_reg_11113_reg_n_129,temp_143_reg_11113_reg_n_130,temp_143_reg_11113_reg_n_131,temp_143_reg_11113_reg_n_132,temp_143_reg_11113_reg_n_133,temp_143_reg_11113_reg_n_134,temp_143_reg_11113_reg_n_135,temp_143_reg_11113_reg_n_136,temp_143_reg_11113_reg_n_137,temp_143_reg_11113_reg_n_138,temp_143_reg_11113_reg_n_139,temp_143_reg_11113_reg_n_140,temp_143_reg_11113_reg_n_141,temp_143_reg_11113_reg_n_142,temp_143_reg_11113_reg_n_143,temp_143_reg_11113_reg_n_144,temp_143_reg_11113_reg_n_145,temp_143_reg_11113_reg_n_146,temp_143_reg_11113_reg_n_147,temp_143_reg_11113_reg_n_148,temp_143_reg_11113_reg_n_149,temp_143_reg_11113_reg_n_150,temp_143_reg_11113_reg_n_151,temp_143_reg_11113_reg_n_152,temp_143_reg_11113_reg_n_153,temp_143_reg_11113_reg_n_154,temp_143_reg_11113_reg_n_155,temp_143_reg_11113_reg_n_156}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_47 HLS_accel_mac_mulbkb_U9
       (.DOBDO(a_6_q1),
        .PCOUT({HLS_accel_mac_mulbkb_U9_n_3,HLS_accel_mac_mulbkb_U9_n_4,HLS_accel_mac_mulbkb_U9_n_5,HLS_accel_mac_mulbkb_U9_n_6,HLS_accel_mac_mulbkb_U9_n_7,HLS_accel_mac_mulbkb_U9_n_8,HLS_accel_mac_mulbkb_U9_n_9,HLS_accel_mac_mulbkb_U9_n_10,HLS_accel_mac_mulbkb_U9_n_11,HLS_accel_mac_mulbkb_U9_n_12,HLS_accel_mac_mulbkb_U9_n_13,HLS_accel_mac_mulbkb_U9_n_14,HLS_accel_mac_mulbkb_U9_n_15,HLS_accel_mac_mulbkb_U9_n_16,HLS_accel_mac_mulbkb_U9_n_17,HLS_accel_mac_mulbkb_U9_n_18,HLS_accel_mac_mulbkb_U9_n_19,HLS_accel_mac_mulbkb_U9_n_20,HLS_accel_mac_mulbkb_U9_n_21,HLS_accel_mac_mulbkb_U9_n_22,HLS_accel_mac_mulbkb_U9_n_23,HLS_accel_mac_mulbkb_U9_n_24,HLS_accel_mac_mulbkb_U9_n_25,HLS_accel_mac_mulbkb_U9_n_26,HLS_accel_mac_mulbkb_U9_n_27,HLS_accel_mac_mulbkb_U9_n_28,HLS_accel_mac_mulbkb_U9_n_29,HLS_accel_mac_mulbkb_U9_n_30,HLS_accel_mac_mulbkb_U9_n_31,HLS_accel_mac_mulbkb_U9_n_32,HLS_accel_mac_mulbkb_U9_n_33,HLS_accel_mac_mulbkb_U9_n_34,HLS_accel_mac_mulbkb_U9_n_35,HLS_accel_mac_mulbkb_U9_n_36,HLS_accel_mac_mulbkb_U9_n_37,HLS_accel_mac_mulbkb_U9_n_38,HLS_accel_mac_mulbkb_U9_n_39,HLS_accel_mac_mulbkb_U9_n_40,HLS_accel_mac_mulbkb_U9_n_41,HLS_accel_mac_mulbkb_U9_n_42,HLS_accel_mac_mulbkb_U9_n_43,HLS_accel_mac_mulbkb_U9_n_44,HLS_accel_mac_mulbkb_U9_n_45,HLS_accel_mac_mulbkb_U9_n_46,HLS_accel_mac_mulbkb_U9_n_47,HLS_accel_mac_mulbkb_U9_n_48,HLS_accel_mac_mulbkb_U9_n_49,HLS_accel_mac_mulbkb_U9_n_50}),
        .ap_clk(ap_clk),
        .ap_phi_mux_ia_0_i_i_phi_fu_5869_p41(ap_phi_mux_ia_0_i_i_phi_fu_5869_p41),
        .p(b_6_q1),
        .p_0({temp_13_reg_10163_reg_n_109,temp_13_reg_10163_reg_n_110,temp_13_reg_10163_reg_n_111,temp_13_reg_10163_reg_n_112,temp_13_reg_10163_reg_n_113,temp_13_reg_10163_reg_n_114,temp_13_reg_10163_reg_n_115,temp_13_reg_10163_reg_n_116,temp_13_reg_10163_reg_n_117,temp_13_reg_10163_reg_n_118,temp_13_reg_10163_reg_n_119,temp_13_reg_10163_reg_n_120,temp_13_reg_10163_reg_n_121,temp_13_reg_10163_reg_n_122,temp_13_reg_10163_reg_n_123,temp_13_reg_10163_reg_n_124,temp_13_reg_10163_reg_n_125,temp_13_reg_10163_reg_n_126,temp_13_reg_10163_reg_n_127,temp_13_reg_10163_reg_n_128,temp_13_reg_10163_reg_n_129,temp_13_reg_10163_reg_n_130,temp_13_reg_10163_reg_n_131,temp_13_reg_10163_reg_n_132,temp_13_reg_10163_reg_n_133,temp_13_reg_10163_reg_n_134,temp_13_reg_10163_reg_n_135,temp_13_reg_10163_reg_n_136,temp_13_reg_10163_reg_n_137,temp_13_reg_10163_reg_n_138,temp_13_reg_10163_reg_n_139,temp_13_reg_10163_reg_n_140,temp_13_reg_10163_reg_n_141,temp_13_reg_10163_reg_n_142,temp_13_reg_10163_reg_n_143,temp_13_reg_10163_reg_n_144,temp_13_reg_10163_reg_n_145,temp_13_reg_10163_reg_n_146,temp_13_reg_10163_reg_n_147,temp_13_reg_10163_reg_n_148,temp_13_reg_10163_reg_n_149,temp_13_reg_10163_reg_n_150,temp_13_reg_10163_reg_n_151,temp_13_reg_10163_reg_n_152,temp_13_reg_10163_reg_n_153,temp_13_reg_10163_reg_n_154,temp_13_reg_10163_reg_n_155,temp_13_reg_10163_reg_n_156}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_48 HLS_accel_mac_mulbkb_U90
       (.DOADO(a_74_q0),
        .PCOUT({HLS_accel_mac_mulbkb_U90_n_3,HLS_accel_mac_mulbkb_U90_n_4,HLS_accel_mac_mulbkb_U90_n_5,HLS_accel_mac_mulbkb_U90_n_6,HLS_accel_mac_mulbkb_U90_n_7,HLS_accel_mac_mulbkb_U90_n_8,HLS_accel_mac_mulbkb_U90_n_9,HLS_accel_mac_mulbkb_U90_n_10,HLS_accel_mac_mulbkb_U90_n_11,HLS_accel_mac_mulbkb_U90_n_12,HLS_accel_mac_mulbkb_U90_n_13,HLS_accel_mac_mulbkb_U90_n_14,HLS_accel_mac_mulbkb_U90_n_15,HLS_accel_mac_mulbkb_U90_n_16,HLS_accel_mac_mulbkb_U90_n_17,HLS_accel_mac_mulbkb_U90_n_18,HLS_accel_mac_mulbkb_U90_n_19,HLS_accel_mac_mulbkb_U90_n_20,HLS_accel_mac_mulbkb_U90_n_21,HLS_accel_mac_mulbkb_U90_n_22,HLS_accel_mac_mulbkb_U90_n_23,HLS_accel_mac_mulbkb_U90_n_24,HLS_accel_mac_mulbkb_U90_n_25,HLS_accel_mac_mulbkb_U90_n_26,HLS_accel_mac_mulbkb_U90_n_27,HLS_accel_mac_mulbkb_U90_n_28,HLS_accel_mac_mulbkb_U90_n_29,HLS_accel_mac_mulbkb_U90_n_30,HLS_accel_mac_mulbkb_U90_n_31,HLS_accel_mac_mulbkb_U90_n_32,HLS_accel_mac_mulbkb_U90_n_33,HLS_accel_mac_mulbkb_U90_n_34,HLS_accel_mac_mulbkb_U90_n_35,HLS_accel_mac_mulbkb_U90_n_36,HLS_accel_mac_mulbkb_U90_n_37,HLS_accel_mac_mulbkb_U90_n_38,HLS_accel_mac_mulbkb_U90_n_39,HLS_accel_mac_mulbkb_U90_n_40,HLS_accel_mac_mulbkb_U90_n_41,HLS_accel_mac_mulbkb_U90_n_42,HLS_accel_mac_mulbkb_U90_n_43,HLS_accel_mac_mulbkb_U90_n_44,HLS_accel_mac_mulbkb_U90_n_45,HLS_accel_mac_mulbkb_U90_n_46,HLS_accel_mac_mulbkb_U90_n_47,HLS_accel_mac_mulbkb_U90_n_48,HLS_accel_mac_mulbkb_U90_n_49,HLS_accel_mac_mulbkb_U90_n_50}),
        .ap_clk(ap_clk),
        .p(HLS_accel_mac_mulbkb_U96_n_51),
        .p_0(b_74_q0),
        .p_1({temp_148_reg_11138_reg_n_109,temp_148_reg_11138_reg_n_110,temp_148_reg_11138_reg_n_111,temp_148_reg_11138_reg_n_112,temp_148_reg_11138_reg_n_113,temp_148_reg_11138_reg_n_114,temp_148_reg_11138_reg_n_115,temp_148_reg_11138_reg_n_116,temp_148_reg_11138_reg_n_117,temp_148_reg_11138_reg_n_118,temp_148_reg_11138_reg_n_119,temp_148_reg_11138_reg_n_120,temp_148_reg_11138_reg_n_121,temp_148_reg_11138_reg_n_122,temp_148_reg_11138_reg_n_123,temp_148_reg_11138_reg_n_124,temp_148_reg_11138_reg_n_125,temp_148_reg_11138_reg_n_126,temp_148_reg_11138_reg_n_127,temp_148_reg_11138_reg_n_128,temp_148_reg_11138_reg_n_129,temp_148_reg_11138_reg_n_130,temp_148_reg_11138_reg_n_131,temp_148_reg_11138_reg_n_132,temp_148_reg_11138_reg_n_133,temp_148_reg_11138_reg_n_134,temp_148_reg_11138_reg_n_135,temp_148_reg_11138_reg_n_136,temp_148_reg_11138_reg_n_137,temp_148_reg_11138_reg_n_138,temp_148_reg_11138_reg_n_139,temp_148_reg_11138_reg_n_140,temp_148_reg_11138_reg_n_141,temp_148_reg_11138_reg_n_142,temp_148_reg_11138_reg_n_143,temp_148_reg_11138_reg_n_144,temp_148_reg_11138_reg_n_145,temp_148_reg_11138_reg_n_146,temp_148_reg_11138_reg_n_147,temp_148_reg_11138_reg_n_148,temp_148_reg_11138_reg_n_149,temp_148_reg_11138_reg_n_150,temp_148_reg_11138_reg_n_151,temp_148_reg_11138_reg_n_152,temp_148_reg_11138_reg_n_153,temp_148_reg_11138_reg_n_154,temp_148_reg_11138_reg_n_155,temp_148_reg_11138_reg_n_156}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_49 HLS_accel_mac_mulbkb_U91
       (.DOADO(a_75_q0),
        .P({HLS_accel_mac_mulcud_U92_n_3,HLS_accel_mac_mulcud_U92_n_4,HLS_accel_mac_mulcud_U92_n_5,HLS_accel_mac_mulcud_U92_n_6,HLS_accel_mac_mulcud_U92_n_7,HLS_accel_mac_mulcud_U92_n_8,HLS_accel_mac_mulcud_U92_n_9,HLS_accel_mac_mulcud_U92_n_10}),
        .PCOUT({temp_150_reg_11148_reg_n_109,temp_150_reg_11148_reg_n_110,temp_150_reg_11148_reg_n_111,temp_150_reg_11148_reg_n_112,temp_150_reg_11148_reg_n_113,temp_150_reg_11148_reg_n_114,temp_150_reg_11148_reg_n_115,temp_150_reg_11148_reg_n_116,temp_150_reg_11148_reg_n_117,temp_150_reg_11148_reg_n_118,temp_150_reg_11148_reg_n_119,temp_150_reg_11148_reg_n_120,temp_150_reg_11148_reg_n_121,temp_150_reg_11148_reg_n_122,temp_150_reg_11148_reg_n_123,temp_150_reg_11148_reg_n_124,temp_150_reg_11148_reg_n_125,temp_150_reg_11148_reg_n_126,temp_150_reg_11148_reg_n_127,temp_150_reg_11148_reg_n_128,temp_150_reg_11148_reg_n_129,temp_150_reg_11148_reg_n_130,temp_150_reg_11148_reg_n_131,temp_150_reg_11148_reg_n_132,temp_150_reg_11148_reg_n_133,temp_150_reg_11148_reg_n_134,temp_150_reg_11148_reg_n_135,temp_150_reg_11148_reg_n_136,temp_150_reg_11148_reg_n_137,temp_150_reg_11148_reg_n_138,temp_150_reg_11148_reg_n_139,temp_150_reg_11148_reg_n_140,temp_150_reg_11148_reg_n_141,temp_150_reg_11148_reg_n_142,temp_150_reg_11148_reg_n_143,temp_150_reg_11148_reg_n_144,temp_150_reg_11148_reg_n_145,temp_150_reg_11148_reg_n_146,temp_150_reg_11148_reg_n_147,temp_150_reg_11148_reg_n_148,temp_150_reg_11148_reg_n_149,temp_150_reg_11148_reg_n_150,temp_150_reg_11148_reg_n_151,temp_150_reg_11148_reg_n_152,temp_150_reg_11148_reg_n_153,temp_150_reg_11148_reg_n_154,temp_150_reg_11148_reg_n_155,temp_150_reg_11148_reg_n_156}),
        .ap_clk(ap_clk),
        .p(HLS_accel_mac_mulbkb_U96_n_51),
        .p_0(b_75_q0),
        .tmp150_fu_7187_p2(tmp150_fu_7187_p2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_50 HLS_accel_mac_mulbkb_U93
       (.DOBDO(a_76_q1),
        .PCOUT({HLS_accel_mac_mulbkb_U93_n_3,HLS_accel_mac_mulbkb_U93_n_4,HLS_accel_mac_mulbkb_U93_n_5,HLS_accel_mac_mulbkb_U93_n_6,HLS_accel_mac_mulbkb_U93_n_7,HLS_accel_mac_mulbkb_U93_n_8,HLS_accel_mac_mulbkb_U93_n_9,HLS_accel_mac_mulbkb_U93_n_10,HLS_accel_mac_mulbkb_U93_n_11,HLS_accel_mac_mulbkb_U93_n_12,HLS_accel_mac_mulbkb_U93_n_13,HLS_accel_mac_mulbkb_U93_n_14,HLS_accel_mac_mulbkb_U93_n_15,HLS_accel_mac_mulbkb_U93_n_16,HLS_accel_mac_mulbkb_U93_n_17,HLS_accel_mac_mulbkb_U93_n_18,HLS_accel_mac_mulbkb_U93_n_19,HLS_accel_mac_mulbkb_U93_n_20,HLS_accel_mac_mulbkb_U93_n_21,HLS_accel_mac_mulbkb_U93_n_22,HLS_accel_mac_mulbkb_U93_n_23,HLS_accel_mac_mulbkb_U93_n_24,HLS_accel_mac_mulbkb_U93_n_25,HLS_accel_mac_mulbkb_U93_n_26,HLS_accel_mac_mulbkb_U93_n_27,HLS_accel_mac_mulbkb_U93_n_28,HLS_accel_mac_mulbkb_U93_n_29,HLS_accel_mac_mulbkb_U93_n_30,HLS_accel_mac_mulbkb_U93_n_31,HLS_accel_mac_mulbkb_U93_n_32,HLS_accel_mac_mulbkb_U93_n_33,HLS_accel_mac_mulbkb_U93_n_34,HLS_accel_mac_mulbkb_U93_n_35,HLS_accel_mac_mulbkb_U93_n_36,HLS_accel_mac_mulbkb_U93_n_37,HLS_accel_mac_mulbkb_U93_n_38,HLS_accel_mac_mulbkb_U93_n_39,HLS_accel_mac_mulbkb_U93_n_40,HLS_accel_mac_mulbkb_U93_n_41,HLS_accel_mac_mulbkb_U93_n_42,HLS_accel_mac_mulbkb_U93_n_43,HLS_accel_mac_mulbkb_U93_n_44,HLS_accel_mac_mulbkb_U93_n_45,HLS_accel_mac_mulbkb_U93_n_46,HLS_accel_mac_mulbkb_U93_n_47,HLS_accel_mac_mulbkb_U93_n_48,HLS_accel_mac_mulbkb_U93_n_49,HLS_accel_mac_mulbkb_U93_n_50}),
        .ap_clk(ap_clk),
        .p(HLS_accel_mac_mulbkb_U96_n_51),
        .p_0(b_76_q1),
        .p_1({temp_153_reg_11163_reg_n_109,temp_153_reg_11163_reg_n_110,temp_153_reg_11163_reg_n_111,temp_153_reg_11163_reg_n_112,temp_153_reg_11163_reg_n_113,temp_153_reg_11163_reg_n_114,temp_153_reg_11163_reg_n_115,temp_153_reg_11163_reg_n_116,temp_153_reg_11163_reg_n_117,temp_153_reg_11163_reg_n_118,temp_153_reg_11163_reg_n_119,temp_153_reg_11163_reg_n_120,temp_153_reg_11163_reg_n_121,temp_153_reg_11163_reg_n_122,temp_153_reg_11163_reg_n_123,temp_153_reg_11163_reg_n_124,temp_153_reg_11163_reg_n_125,temp_153_reg_11163_reg_n_126,temp_153_reg_11163_reg_n_127,temp_153_reg_11163_reg_n_128,temp_153_reg_11163_reg_n_129,temp_153_reg_11163_reg_n_130,temp_153_reg_11163_reg_n_131,temp_153_reg_11163_reg_n_132,temp_153_reg_11163_reg_n_133,temp_153_reg_11163_reg_n_134,temp_153_reg_11163_reg_n_135,temp_153_reg_11163_reg_n_136,temp_153_reg_11163_reg_n_137,temp_153_reg_11163_reg_n_138,temp_153_reg_11163_reg_n_139,temp_153_reg_11163_reg_n_140,temp_153_reg_11163_reg_n_141,temp_153_reg_11163_reg_n_142,temp_153_reg_11163_reg_n_143,temp_153_reg_11163_reg_n_144,temp_153_reg_11163_reg_n_145,temp_153_reg_11163_reg_n_146,temp_153_reg_11163_reg_n_147,temp_153_reg_11163_reg_n_148,temp_153_reg_11163_reg_n_149,temp_153_reg_11163_reg_n_150,temp_153_reg_11163_reg_n_151,temp_153_reg_11163_reg_n_152,temp_153_reg_11163_reg_n_153,temp_153_reg_11163_reg_n_154,temp_153_reg_11163_reg_n_155,temp_153_reg_11163_reg_n_156}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_51 HLS_accel_mac_mulbkb_U96
       (.DOADO(a_79_q0),
        .PCOUT({HLS_accel_mac_mulbkb_U96_n_3,HLS_accel_mac_mulbkb_U96_n_4,HLS_accel_mac_mulbkb_U96_n_5,HLS_accel_mac_mulbkb_U96_n_6,HLS_accel_mac_mulbkb_U96_n_7,HLS_accel_mac_mulbkb_U96_n_8,HLS_accel_mac_mulbkb_U96_n_9,HLS_accel_mac_mulbkb_U96_n_10,HLS_accel_mac_mulbkb_U96_n_11,HLS_accel_mac_mulbkb_U96_n_12,HLS_accel_mac_mulbkb_U96_n_13,HLS_accel_mac_mulbkb_U96_n_14,HLS_accel_mac_mulbkb_U96_n_15,HLS_accel_mac_mulbkb_U96_n_16,HLS_accel_mac_mulbkb_U96_n_17,HLS_accel_mac_mulbkb_U96_n_18,HLS_accel_mac_mulbkb_U96_n_19,HLS_accel_mac_mulbkb_U96_n_20,HLS_accel_mac_mulbkb_U96_n_21,HLS_accel_mac_mulbkb_U96_n_22,HLS_accel_mac_mulbkb_U96_n_23,HLS_accel_mac_mulbkb_U96_n_24,HLS_accel_mac_mulbkb_U96_n_25,HLS_accel_mac_mulbkb_U96_n_26,HLS_accel_mac_mulbkb_U96_n_27,HLS_accel_mac_mulbkb_U96_n_28,HLS_accel_mac_mulbkb_U96_n_29,HLS_accel_mac_mulbkb_U96_n_30,HLS_accel_mac_mulbkb_U96_n_31,HLS_accel_mac_mulbkb_U96_n_32,HLS_accel_mac_mulbkb_U96_n_33,HLS_accel_mac_mulbkb_U96_n_34,HLS_accel_mac_mulbkb_U96_n_35,HLS_accel_mac_mulbkb_U96_n_36,HLS_accel_mac_mulbkb_U96_n_37,HLS_accel_mac_mulbkb_U96_n_38,HLS_accel_mac_mulbkb_U96_n_39,HLS_accel_mac_mulbkb_U96_n_40,HLS_accel_mac_mulbkb_U96_n_41,HLS_accel_mac_mulbkb_U96_n_42,HLS_accel_mac_mulbkb_U96_n_43,HLS_accel_mac_mulbkb_U96_n_44,HLS_accel_mac_mulbkb_U96_n_45,HLS_accel_mac_mulbkb_U96_n_46,HLS_accel_mac_mulbkb_U96_n_47,HLS_accel_mac_mulbkb_U96_n_48,HLS_accel_mac_mulbkb_U96_n_49,HLS_accel_mac_mulbkb_U96_n_50}),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp2_iter2(ap_enable_reg_pp2_iter2),
        .ap_enable_reg_pp2_iter2_reg(HLS_accel_mac_mulbkb_U96_n_51),
        .exitcond_flatten1_reg_8075_pp2_iter1_reg(exitcond_flatten1_reg_8075_pp2_iter1_reg),
        .p(b_79_q0),
        .p_0({temp_158_reg_11188_reg_n_109,temp_158_reg_11188_reg_n_110,temp_158_reg_11188_reg_n_111,temp_158_reg_11188_reg_n_112,temp_158_reg_11188_reg_n_113,temp_158_reg_11188_reg_n_114,temp_158_reg_11188_reg_n_115,temp_158_reg_11188_reg_n_116,temp_158_reg_11188_reg_n_117,temp_158_reg_11188_reg_n_118,temp_158_reg_11188_reg_n_119,temp_158_reg_11188_reg_n_120,temp_158_reg_11188_reg_n_121,temp_158_reg_11188_reg_n_122,temp_158_reg_11188_reg_n_123,temp_158_reg_11188_reg_n_124,temp_158_reg_11188_reg_n_125,temp_158_reg_11188_reg_n_126,temp_158_reg_11188_reg_n_127,temp_158_reg_11188_reg_n_128,temp_158_reg_11188_reg_n_129,temp_158_reg_11188_reg_n_130,temp_158_reg_11188_reg_n_131,temp_158_reg_11188_reg_n_132,temp_158_reg_11188_reg_n_133,temp_158_reg_11188_reg_n_134,temp_158_reg_11188_reg_n_135,temp_158_reg_11188_reg_n_136,temp_158_reg_11188_reg_n_137,temp_158_reg_11188_reg_n_138,temp_158_reg_11188_reg_n_139,temp_158_reg_11188_reg_n_140,temp_158_reg_11188_reg_n_141,temp_158_reg_11188_reg_n_142,temp_158_reg_11188_reg_n_143,temp_158_reg_11188_reg_n_144,temp_158_reg_11188_reg_n_145,temp_158_reg_11188_reg_n_146,temp_158_reg_11188_reg_n_147,temp_158_reg_11188_reg_n_148,temp_158_reg_11188_reg_n_149,temp_158_reg_11188_reg_n_150,temp_158_reg_11188_reg_n_151,temp_158_reg_11188_reg_n_152,temp_158_reg_11188_reg_n_153,temp_158_reg_11188_reg_n_154,temp_158_reg_11188_reg_n_155,temp_158_reg_11188_reg_n_156}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulcud HLS_accel_mac_mulcud_U11
       (.DOBDO(a_8_q1),
        .P({HLS_accel_mac_mulcud_U11_n_3,HLS_accel_mac_mulcud_U11_n_4,HLS_accel_mac_mulcud_U11_n_5,HLS_accel_mac_mulcud_U11_n_6,HLS_accel_mac_mulcud_U11_n_7,HLS_accel_mac_mulcud_U11_n_8,HLS_accel_mac_mulcud_U11_n_9,HLS_accel_mac_mulcud_U11_n_10}),
        .PCOUT({HLS_accel_mac_mulbkb_U12_n_3,HLS_accel_mac_mulbkb_U12_n_4,HLS_accel_mac_mulbkb_U12_n_5,HLS_accel_mac_mulbkb_U12_n_6,HLS_accel_mac_mulbkb_U12_n_7,HLS_accel_mac_mulbkb_U12_n_8,HLS_accel_mac_mulbkb_U12_n_9,HLS_accel_mac_mulbkb_U12_n_10,HLS_accel_mac_mulbkb_U12_n_11,HLS_accel_mac_mulbkb_U12_n_12,HLS_accel_mac_mulbkb_U12_n_13,HLS_accel_mac_mulbkb_U12_n_14,HLS_accel_mac_mulbkb_U12_n_15,HLS_accel_mac_mulbkb_U12_n_16,HLS_accel_mac_mulbkb_U12_n_17,HLS_accel_mac_mulbkb_U12_n_18,HLS_accel_mac_mulbkb_U12_n_19,HLS_accel_mac_mulbkb_U12_n_20,HLS_accel_mac_mulbkb_U12_n_21,HLS_accel_mac_mulbkb_U12_n_22,HLS_accel_mac_mulbkb_U12_n_23,HLS_accel_mac_mulbkb_U12_n_24,HLS_accel_mac_mulbkb_U12_n_25,HLS_accel_mac_mulbkb_U12_n_26,HLS_accel_mac_mulbkb_U12_n_27,HLS_accel_mac_mulbkb_U12_n_28,HLS_accel_mac_mulbkb_U12_n_29,HLS_accel_mac_mulbkb_U12_n_30,HLS_accel_mac_mulbkb_U12_n_31,HLS_accel_mac_mulbkb_U12_n_32,HLS_accel_mac_mulbkb_U12_n_33,HLS_accel_mac_mulbkb_U12_n_34,HLS_accel_mac_mulbkb_U12_n_35,HLS_accel_mac_mulbkb_U12_n_36,HLS_accel_mac_mulbkb_U12_n_37,HLS_accel_mac_mulbkb_U12_n_38,HLS_accel_mac_mulbkb_U12_n_39,HLS_accel_mac_mulbkb_U12_n_40,HLS_accel_mac_mulbkb_U12_n_41,HLS_accel_mac_mulbkb_U12_n_42,HLS_accel_mac_mulbkb_U12_n_43,HLS_accel_mac_mulbkb_U12_n_44,HLS_accel_mac_mulbkb_U12_n_45,HLS_accel_mac_mulbkb_U12_n_46,HLS_accel_mac_mulbkb_U12_n_47,HLS_accel_mac_mulbkb_U12_n_48,HLS_accel_mac_mulbkb_U12_n_49,HLS_accel_mac_mulbkb_U12_n_50}),
        .ap_clk(ap_clk),
        .ap_phi_mux_ia_0_i_i_phi_fu_5869_p41(ap_phi_mux_ia_0_i_i_phi_fu_5869_p41),
        .p(b_8_q1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulcud_52 HLS_accel_mac_mulcud_U14
       (.DOADO(a_11_q0),
        .P({HLS_accel_mac_mulcud_U14_n_3,HLS_accel_mac_mulcud_U14_n_4,HLS_accel_mac_mulcud_U14_n_5,HLS_accel_mac_mulcud_U14_n_6,HLS_accel_mac_mulcud_U14_n_7,HLS_accel_mac_mulcud_U14_n_8,HLS_accel_mac_mulcud_U14_n_9,HLS_accel_mac_mulcud_U14_n_10}),
        .PCOUT({HLS_accel_mac_mulbkb_U15_n_3,HLS_accel_mac_mulbkb_U15_n_4,HLS_accel_mac_mulbkb_U15_n_5,HLS_accel_mac_mulbkb_U15_n_6,HLS_accel_mac_mulbkb_U15_n_7,HLS_accel_mac_mulbkb_U15_n_8,HLS_accel_mac_mulbkb_U15_n_9,HLS_accel_mac_mulbkb_U15_n_10,HLS_accel_mac_mulbkb_U15_n_11,HLS_accel_mac_mulbkb_U15_n_12,HLS_accel_mac_mulbkb_U15_n_13,HLS_accel_mac_mulbkb_U15_n_14,HLS_accel_mac_mulbkb_U15_n_15,HLS_accel_mac_mulbkb_U15_n_16,HLS_accel_mac_mulbkb_U15_n_17,HLS_accel_mac_mulbkb_U15_n_18,HLS_accel_mac_mulbkb_U15_n_19,HLS_accel_mac_mulbkb_U15_n_20,HLS_accel_mac_mulbkb_U15_n_21,HLS_accel_mac_mulbkb_U15_n_22,HLS_accel_mac_mulbkb_U15_n_23,HLS_accel_mac_mulbkb_U15_n_24,HLS_accel_mac_mulbkb_U15_n_25,HLS_accel_mac_mulbkb_U15_n_26,HLS_accel_mac_mulbkb_U15_n_27,HLS_accel_mac_mulbkb_U15_n_28,HLS_accel_mac_mulbkb_U15_n_29,HLS_accel_mac_mulbkb_U15_n_30,HLS_accel_mac_mulbkb_U15_n_31,HLS_accel_mac_mulbkb_U15_n_32,HLS_accel_mac_mulbkb_U15_n_33,HLS_accel_mac_mulbkb_U15_n_34,HLS_accel_mac_mulbkb_U15_n_35,HLS_accel_mac_mulbkb_U15_n_36,HLS_accel_mac_mulbkb_U15_n_37,HLS_accel_mac_mulbkb_U15_n_38,HLS_accel_mac_mulbkb_U15_n_39,HLS_accel_mac_mulbkb_U15_n_40,HLS_accel_mac_mulbkb_U15_n_41,HLS_accel_mac_mulbkb_U15_n_42,HLS_accel_mac_mulbkb_U15_n_43,HLS_accel_mac_mulbkb_U15_n_44,HLS_accel_mac_mulbkb_U15_n_45,HLS_accel_mac_mulbkb_U15_n_46,HLS_accel_mac_mulbkb_U15_n_47,HLS_accel_mac_mulbkb_U15_n_48,HLS_accel_mac_mulbkb_U15_n_49,HLS_accel_mac_mulbkb_U15_n_50}),
        .ap_clk(ap_clk),
        .ap_phi_mux_ia_0_i_i_phi_fu_5869_p41(ap_phi_mux_ia_0_i_i_phi_fu_5869_p41),
        .p(b_11_q0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulcud_53 HLS_accel_mac_mulcud_U18
       (.DOADO(a_16_q0),
        .P({HLS_accel_mac_mulcud_U18_n_3,HLS_accel_mac_mulcud_U18_n_4,HLS_accel_mac_mulcud_U18_n_5,HLS_accel_mac_mulcud_U18_n_6,HLS_accel_mac_mulcud_U18_n_7,HLS_accel_mac_mulcud_U18_n_8,HLS_accel_mac_mulcud_U18_n_9,HLS_accel_mac_mulcud_U18_n_10}),
        .PCOUT({HLS_accel_mac_mulbkb_U19_n_3,HLS_accel_mac_mulbkb_U19_n_4,HLS_accel_mac_mulbkb_U19_n_5,HLS_accel_mac_mulbkb_U19_n_6,HLS_accel_mac_mulbkb_U19_n_7,HLS_accel_mac_mulbkb_U19_n_8,HLS_accel_mac_mulbkb_U19_n_9,HLS_accel_mac_mulbkb_U19_n_10,HLS_accel_mac_mulbkb_U19_n_11,HLS_accel_mac_mulbkb_U19_n_12,HLS_accel_mac_mulbkb_U19_n_13,HLS_accel_mac_mulbkb_U19_n_14,HLS_accel_mac_mulbkb_U19_n_15,HLS_accel_mac_mulbkb_U19_n_16,HLS_accel_mac_mulbkb_U19_n_17,HLS_accel_mac_mulbkb_U19_n_18,HLS_accel_mac_mulbkb_U19_n_19,HLS_accel_mac_mulbkb_U19_n_20,HLS_accel_mac_mulbkb_U19_n_21,HLS_accel_mac_mulbkb_U19_n_22,HLS_accel_mac_mulbkb_U19_n_23,HLS_accel_mac_mulbkb_U19_n_24,HLS_accel_mac_mulbkb_U19_n_25,HLS_accel_mac_mulbkb_U19_n_26,HLS_accel_mac_mulbkb_U19_n_27,HLS_accel_mac_mulbkb_U19_n_28,HLS_accel_mac_mulbkb_U19_n_29,HLS_accel_mac_mulbkb_U19_n_30,HLS_accel_mac_mulbkb_U19_n_31,HLS_accel_mac_mulbkb_U19_n_32,HLS_accel_mac_mulbkb_U19_n_33,HLS_accel_mac_mulbkb_U19_n_34,HLS_accel_mac_mulbkb_U19_n_35,HLS_accel_mac_mulbkb_U19_n_36,HLS_accel_mac_mulbkb_U19_n_37,HLS_accel_mac_mulbkb_U19_n_38,HLS_accel_mac_mulbkb_U19_n_39,HLS_accel_mac_mulbkb_U19_n_40,HLS_accel_mac_mulbkb_U19_n_41,HLS_accel_mac_mulbkb_U19_n_42,HLS_accel_mac_mulbkb_U19_n_43,HLS_accel_mac_mulbkb_U19_n_44,HLS_accel_mac_mulbkb_U19_n_45,HLS_accel_mac_mulbkb_U19_n_46,HLS_accel_mac_mulbkb_U19_n_47,HLS_accel_mac_mulbkb_U19_n_48,HLS_accel_mac_mulbkb_U19_n_49,HLS_accel_mac_mulbkb_U19_n_50}),
        .ap_clk(ap_clk),
        .ap_phi_mux_ia_0_i_i_phi_fu_5869_p41(ap_phi_mux_ia_0_i_i_phi_fu_5869_p41),
        .p(b_16_q0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulcud_54 HLS_accel_mac_mulcud_U2
       (.DOADO(a_1_q0),
        .P({HLS_accel_mac_mulcud_U2_n_3,HLS_accel_mac_mulcud_U2_n_4,HLS_accel_mac_mulcud_U2_n_5,HLS_accel_mac_mulcud_U2_n_6,HLS_accel_mac_mulcud_U2_n_7,HLS_accel_mac_mulcud_U2_n_8,HLS_accel_mac_mulcud_U2_n_9,HLS_accel_mac_mulcud_U2_n_10}),
        .PCOUT({HLS_accel_mac_mulbkb_U3_n_3,HLS_accel_mac_mulbkb_U3_n_4,HLS_accel_mac_mulbkb_U3_n_5,HLS_accel_mac_mulbkb_U3_n_6,HLS_accel_mac_mulbkb_U3_n_7,HLS_accel_mac_mulbkb_U3_n_8,HLS_accel_mac_mulbkb_U3_n_9,HLS_accel_mac_mulbkb_U3_n_10,HLS_accel_mac_mulbkb_U3_n_11,HLS_accel_mac_mulbkb_U3_n_12,HLS_accel_mac_mulbkb_U3_n_13,HLS_accel_mac_mulbkb_U3_n_14,HLS_accel_mac_mulbkb_U3_n_15,HLS_accel_mac_mulbkb_U3_n_16,HLS_accel_mac_mulbkb_U3_n_17,HLS_accel_mac_mulbkb_U3_n_18,HLS_accel_mac_mulbkb_U3_n_19,HLS_accel_mac_mulbkb_U3_n_20,HLS_accel_mac_mulbkb_U3_n_21,HLS_accel_mac_mulbkb_U3_n_22,HLS_accel_mac_mulbkb_U3_n_23,HLS_accel_mac_mulbkb_U3_n_24,HLS_accel_mac_mulbkb_U3_n_25,HLS_accel_mac_mulbkb_U3_n_26,HLS_accel_mac_mulbkb_U3_n_27,HLS_accel_mac_mulbkb_U3_n_28,HLS_accel_mac_mulbkb_U3_n_29,HLS_accel_mac_mulbkb_U3_n_30,HLS_accel_mac_mulbkb_U3_n_31,HLS_accel_mac_mulbkb_U3_n_32,HLS_accel_mac_mulbkb_U3_n_33,HLS_accel_mac_mulbkb_U3_n_34,HLS_accel_mac_mulbkb_U3_n_35,HLS_accel_mac_mulbkb_U3_n_36,HLS_accel_mac_mulbkb_U3_n_37,HLS_accel_mac_mulbkb_U3_n_38,HLS_accel_mac_mulbkb_U3_n_39,HLS_accel_mac_mulbkb_U3_n_40,HLS_accel_mac_mulbkb_U3_n_41,HLS_accel_mac_mulbkb_U3_n_42,HLS_accel_mac_mulbkb_U3_n_43,HLS_accel_mac_mulbkb_U3_n_44,HLS_accel_mac_mulbkb_U3_n_45,HLS_accel_mac_mulbkb_U3_n_46,HLS_accel_mac_mulbkb_U3_n_47,HLS_accel_mac_mulbkb_U3_n_48,HLS_accel_mac_mulbkb_U3_n_49,HLS_accel_mac_mulbkb_U3_n_50}),
        .ap_clk(ap_clk),
        .ap_phi_mux_ia_0_i_i_phi_fu_5869_p41(ap_phi_mux_ia_0_i_i_phi_fu_5869_p41),
        .p(b_1_q0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulcud_55 HLS_accel_mac_mulcud_U22
       (.DOADO(a_21_q0),
        .P({HLS_accel_mac_mulcud_U22_n_3,HLS_accel_mac_mulcud_U22_n_4,HLS_accel_mac_mulcud_U22_n_5,HLS_accel_mac_mulcud_U22_n_6,HLS_accel_mac_mulcud_U22_n_7,HLS_accel_mac_mulcud_U22_n_8,HLS_accel_mac_mulcud_U22_n_9,HLS_accel_mac_mulcud_U22_n_10}),
        .PCOUT({HLS_accel_mac_mulbkb_U23_n_3,HLS_accel_mac_mulbkb_U23_n_4,HLS_accel_mac_mulbkb_U23_n_5,HLS_accel_mac_mulbkb_U23_n_6,HLS_accel_mac_mulbkb_U23_n_7,HLS_accel_mac_mulbkb_U23_n_8,HLS_accel_mac_mulbkb_U23_n_9,HLS_accel_mac_mulbkb_U23_n_10,HLS_accel_mac_mulbkb_U23_n_11,HLS_accel_mac_mulbkb_U23_n_12,HLS_accel_mac_mulbkb_U23_n_13,HLS_accel_mac_mulbkb_U23_n_14,HLS_accel_mac_mulbkb_U23_n_15,HLS_accel_mac_mulbkb_U23_n_16,HLS_accel_mac_mulbkb_U23_n_17,HLS_accel_mac_mulbkb_U23_n_18,HLS_accel_mac_mulbkb_U23_n_19,HLS_accel_mac_mulbkb_U23_n_20,HLS_accel_mac_mulbkb_U23_n_21,HLS_accel_mac_mulbkb_U23_n_22,HLS_accel_mac_mulbkb_U23_n_23,HLS_accel_mac_mulbkb_U23_n_24,HLS_accel_mac_mulbkb_U23_n_25,HLS_accel_mac_mulbkb_U23_n_26,HLS_accel_mac_mulbkb_U23_n_27,HLS_accel_mac_mulbkb_U23_n_28,HLS_accel_mac_mulbkb_U23_n_29,HLS_accel_mac_mulbkb_U23_n_30,HLS_accel_mac_mulbkb_U23_n_31,HLS_accel_mac_mulbkb_U23_n_32,HLS_accel_mac_mulbkb_U23_n_33,HLS_accel_mac_mulbkb_U23_n_34,HLS_accel_mac_mulbkb_U23_n_35,HLS_accel_mac_mulbkb_U23_n_36,HLS_accel_mac_mulbkb_U23_n_37,HLS_accel_mac_mulbkb_U23_n_38,HLS_accel_mac_mulbkb_U23_n_39,HLS_accel_mac_mulbkb_U23_n_40,HLS_accel_mac_mulbkb_U23_n_41,HLS_accel_mac_mulbkb_U23_n_42,HLS_accel_mac_mulbkb_U23_n_43,HLS_accel_mac_mulbkb_U23_n_44,HLS_accel_mac_mulbkb_U23_n_45,HLS_accel_mac_mulbkb_U23_n_46,HLS_accel_mac_mulbkb_U23_n_47,HLS_accel_mac_mulbkb_U23_n_48,HLS_accel_mac_mulbkb_U23_n_49,HLS_accel_mac_mulbkb_U23_n_50}),
        .ap_clk(ap_clk),
        .ap_phi_mux_ia_0_i_i_phi_fu_5869_p41(ap_phi_mux_ia_0_i_i_phi_fu_5869_p41),
        .p(b_21_q0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulcud_56 HLS_accel_mac_mulcud_U26
       (.DOADO(a_31_q0),
        .P({HLS_accel_mac_mulcud_U26_n_3,HLS_accel_mac_mulcud_U26_n_4,HLS_accel_mac_mulcud_U26_n_5,HLS_accel_mac_mulcud_U26_n_6,HLS_accel_mac_mulcud_U26_n_7,HLS_accel_mac_mulcud_U26_n_8,HLS_accel_mac_mulcud_U26_n_9,HLS_accel_mac_mulcud_U26_n_10}),
        .PCOUT({HLS_accel_mac_mulbkb_U27_n_3,HLS_accel_mac_mulbkb_U27_n_4,HLS_accel_mac_mulbkb_U27_n_5,HLS_accel_mac_mulbkb_U27_n_6,HLS_accel_mac_mulbkb_U27_n_7,HLS_accel_mac_mulbkb_U27_n_8,HLS_accel_mac_mulbkb_U27_n_9,HLS_accel_mac_mulbkb_U27_n_10,HLS_accel_mac_mulbkb_U27_n_11,HLS_accel_mac_mulbkb_U27_n_12,HLS_accel_mac_mulbkb_U27_n_13,HLS_accel_mac_mulbkb_U27_n_14,HLS_accel_mac_mulbkb_U27_n_15,HLS_accel_mac_mulbkb_U27_n_16,HLS_accel_mac_mulbkb_U27_n_17,HLS_accel_mac_mulbkb_U27_n_18,HLS_accel_mac_mulbkb_U27_n_19,HLS_accel_mac_mulbkb_U27_n_20,HLS_accel_mac_mulbkb_U27_n_21,HLS_accel_mac_mulbkb_U27_n_22,HLS_accel_mac_mulbkb_U27_n_23,HLS_accel_mac_mulbkb_U27_n_24,HLS_accel_mac_mulbkb_U27_n_25,HLS_accel_mac_mulbkb_U27_n_26,HLS_accel_mac_mulbkb_U27_n_27,HLS_accel_mac_mulbkb_U27_n_28,HLS_accel_mac_mulbkb_U27_n_29,HLS_accel_mac_mulbkb_U27_n_30,HLS_accel_mac_mulbkb_U27_n_31,HLS_accel_mac_mulbkb_U27_n_32,HLS_accel_mac_mulbkb_U27_n_33,HLS_accel_mac_mulbkb_U27_n_34,HLS_accel_mac_mulbkb_U27_n_35,HLS_accel_mac_mulbkb_U27_n_36,HLS_accel_mac_mulbkb_U27_n_37,HLS_accel_mac_mulbkb_U27_n_38,HLS_accel_mac_mulbkb_U27_n_39,HLS_accel_mac_mulbkb_U27_n_40,HLS_accel_mac_mulbkb_U27_n_41,HLS_accel_mac_mulbkb_U27_n_42,HLS_accel_mac_mulbkb_U27_n_43,HLS_accel_mac_mulbkb_U27_n_44,HLS_accel_mac_mulbkb_U27_n_45,HLS_accel_mac_mulbkb_U27_n_46,HLS_accel_mac_mulbkb_U27_n_47,HLS_accel_mac_mulbkb_U27_n_48,HLS_accel_mac_mulbkb_U27_n_49,HLS_accel_mac_mulbkb_U27_n_50}),
        .ap_clk(ap_clk),
        .ap_phi_mux_ia_0_i_i_phi_fu_5869_p41(ap_phi_mux_ia_0_i_i_phi_fu_5869_p41),
        .p(b_31_q0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulcud_57 HLS_accel_mac_mulcud_U30
       (.DOADO(a_41_q0),
        .P({HLS_accel_mac_mulcud_U30_n_3,HLS_accel_mac_mulcud_U30_n_4,HLS_accel_mac_mulcud_U30_n_5,HLS_accel_mac_mulcud_U30_n_6,HLS_accel_mac_mulcud_U30_n_7,HLS_accel_mac_mulcud_U30_n_8,HLS_accel_mac_mulcud_U30_n_9,HLS_accel_mac_mulcud_U30_n_10}),
        .PCOUT({HLS_accel_mac_mulbkb_U31_n_3,HLS_accel_mac_mulbkb_U31_n_4,HLS_accel_mac_mulbkb_U31_n_5,HLS_accel_mac_mulbkb_U31_n_6,HLS_accel_mac_mulbkb_U31_n_7,HLS_accel_mac_mulbkb_U31_n_8,HLS_accel_mac_mulbkb_U31_n_9,HLS_accel_mac_mulbkb_U31_n_10,HLS_accel_mac_mulbkb_U31_n_11,HLS_accel_mac_mulbkb_U31_n_12,HLS_accel_mac_mulbkb_U31_n_13,HLS_accel_mac_mulbkb_U31_n_14,HLS_accel_mac_mulbkb_U31_n_15,HLS_accel_mac_mulbkb_U31_n_16,HLS_accel_mac_mulbkb_U31_n_17,HLS_accel_mac_mulbkb_U31_n_18,HLS_accel_mac_mulbkb_U31_n_19,HLS_accel_mac_mulbkb_U31_n_20,HLS_accel_mac_mulbkb_U31_n_21,HLS_accel_mac_mulbkb_U31_n_22,HLS_accel_mac_mulbkb_U31_n_23,HLS_accel_mac_mulbkb_U31_n_24,HLS_accel_mac_mulbkb_U31_n_25,HLS_accel_mac_mulbkb_U31_n_26,HLS_accel_mac_mulbkb_U31_n_27,HLS_accel_mac_mulbkb_U31_n_28,HLS_accel_mac_mulbkb_U31_n_29,HLS_accel_mac_mulbkb_U31_n_30,HLS_accel_mac_mulbkb_U31_n_31,HLS_accel_mac_mulbkb_U31_n_32,HLS_accel_mac_mulbkb_U31_n_33,HLS_accel_mac_mulbkb_U31_n_34,HLS_accel_mac_mulbkb_U31_n_35,HLS_accel_mac_mulbkb_U31_n_36,HLS_accel_mac_mulbkb_U31_n_37,HLS_accel_mac_mulbkb_U31_n_38,HLS_accel_mac_mulbkb_U31_n_39,HLS_accel_mac_mulbkb_U31_n_40,HLS_accel_mac_mulbkb_U31_n_41,HLS_accel_mac_mulbkb_U31_n_42,HLS_accel_mac_mulbkb_U31_n_43,HLS_accel_mac_mulbkb_U31_n_44,HLS_accel_mac_mulbkb_U31_n_45,HLS_accel_mac_mulbkb_U31_n_46,HLS_accel_mac_mulbkb_U31_n_47,HLS_accel_mac_mulbkb_U31_n_48,HLS_accel_mac_mulbkb_U31_n_49,HLS_accel_mac_mulbkb_U31_n_50}),
        .ap_clk(ap_clk),
        .ap_phi_mux_ia_0_i_i_phi_fu_5869_p41(ap_phi_mux_ia_0_i_i_phi_fu_5869_p41),
        .p(b_41_q0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulcud_58 HLS_accel_mac_mulcud_U34
       (.DOADO(a_61_q0),
        .P({HLS_accel_mac_mulcud_U34_n_3,HLS_accel_mac_mulcud_U34_n_4,HLS_accel_mac_mulcud_U34_n_5,HLS_accel_mac_mulcud_U34_n_6,HLS_accel_mac_mulcud_U34_n_7,HLS_accel_mac_mulcud_U34_n_8,HLS_accel_mac_mulcud_U34_n_9,HLS_accel_mac_mulcud_U34_n_10}),
        .PCOUT({HLS_accel_mac_mulbkb_U35_n_3,HLS_accel_mac_mulbkb_U35_n_4,HLS_accel_mac_mulbkb_U35_n_5,HLS_accel_mac_mulbkb_U35_n_6,HLS_accel_mac_mulbkb_U35_n_7,HLS_accel_mac_mulbkb_U35_n_8,HLS_accel_mac_mulbkb_U35_n_9,HLS_accel_mac_mulbkb_U35_n_10,HLS_accel_mac_mulbkb_U35_n_11,HLS_accel_mac_mulbkb_U35_n_12,HLS_accel_mac_mulbkb_U35_n_13,HLS_accel_mac_mulbkb_U35_n_14,HLS_accel_mac_mulbkb_U35_n_15,HLS_accel_mac_mulbkb_U35_n_16,HLS_accel_mac_mulbkb_U35_n_17,HLS_accel_mac_mulbkb_U35_n_18,HLS_accel_mac_mulbkb_U35_n_19,HLS_accel_mac_mulbkb_U35_n_20,HLS_accel_mac_mulbkb_U35_n_21,HLS_accel_mac_mulbkb_U35_n_22,HLS_accel_mac_mulbkb_U35_n_23,HLS_accel_mac_mulbkb_U35_n_24,HLS_accel_mac_mulbkb_U35_n_25,HLS_accel_mac_mulbkb_U35_n_26,HLS_accel_mac_mulbkb_U35_n_27,HLS_accel_mac_mulbkb_U35_n_28,HLS_accel_mac_mulbkb_U35_n_29,HLS_accel_mac_mulbkb_U35_n_30,HLS_accel_mac_mulbkb_U35_n_31,HLS_accel_mac_mulbkb_U35_n_32,HLS_accel_mac_mulbkb_U35_n_33,HLS_accel_mac_mulbkb_U35_n_34,HLS_accel_mac_mulbkb_U35_n_35,HLS_accel_mac_mulbkb_U35_n_36,HLS_accel_mac_mulbkb_U35_n_37,HLS_accel_mac_mulbkb_U35_n_38,HLS_accel_mac_mulbkb_U35_n_39,HLS_accel_mac_mulbkb_U35_n_40,HLS_accel_mac_mulbkb_U35_n_41,HLS_accel_mac_mulbkb_U35_n_42,HLS_accel_mac_mulbkb_U35_n_43,HLS_accel_mac_mulbkb_U35_n_44,HLS_accel_mac_mulbkb_U35_n_45,HLS_accel_mac_mulbkb_U35_n_46,HLS_accel_mac_mulbkb_U35_n_47,HLS_accel_mac_mulbkb_U35_n_48,HLS_accel_mac_mulbkb_U35_n_49,HLS_accel_mac_mulbkb_U35_n_50}),
        .ap_clk(ap_clk),
        .ap_phi_mux_ia_0_i_i_phi_fu_5869_p41(ap_phi_mux_ia_0_i_i_phi_fu_5869_p41),
        .p(b_61_q0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulcud_59 HLS_accel_mac_mulcud_U38
       (.DOBDO(a_13_q1),
        .P({HLS_accel_mac_mulcud_U38_n_3,HLS_accel_mac_mulcud_U38_n_4,HLS_accel_mac_mulcud_U38_n_5,HLS_accel_mac_mulcud_U38_n_6,HLS_accel_mac_mulcud_U38_n_7,HLS_accel_mac_mulcud_U38_n_8,HLS_accel_mac_mulcud_U38_n_9,HLS_accel_mac_mulcud_U38_n_10}),
        .PCOUT({tmp30_reg_11223_reg_n_109,tmp30_reg_11223_reg_n_110,tmp30_reg_11223_reg_n_111,tmp30_reg_11223_reg_n_112,tmp30_reg_11223_reg_n_113,tmp30_reg_11223_reg_n_114,tmp30_reg_11223_reg_n_115,tmp30_reg_11223_reg_n_116,tmp30_reg_11223_reg_n_117,tmp30_reg_11223_reg_n_118,tmp30_reg_11223_reg_n_119,tmp30_reg_11223_reg_n_120,tmp30_reg_11223_reg_n_121,tmp30_reg_11223_reg_n_122,tmp30_reg_11223_reg_n_123,tmp30_reg_11223_reg_n_124,tmp30_reg_11223_reg_n_125,tmp30_reg_11223_reg_n_126,tmp30_reg_11223_reg_n_127,tmp30_reg_11223_reg_n_128,tmp30_reg_11223_reg_n_129,tmp30_reg_11223_reg_n_130,tmp30_reg_11223_reg_n_131,tmp30_reg_11223_reg_n_132,tmp30_reg_11223_reg_n_133,tmp30_reg_11223_reg_n_134,tmp30_reg_11223_reg_n_135,tmp30_reg_11223_reg_n_136,tmp30_reg_11223_reg_n_137,tmp30_reg_11223_reg_n_138,tmp30_reg_11223_reg_n_139,tmp30_reg_11223_reg_n_140,tmp30_reg_11223_reg_n_141,tmp30_reg_11223_reg_n_142,tmp30_reg_11223_reg_n_143,tmp30_reg_11223_reg_n_144,tmp30_reg_11223_reg_n_145,tmp30_reg_11223_reg_n_146,tmp30_reg_11223_reg_n_147,tmp30_reg_11223_reg_n_148,tmp30_reg_11223_reg_n_149,tmp30_reg_11223_reg_n_150,tmp30_reg_11223_reg_n_151,tmp30_reg_11223_reg_n_152,tmp30_reg_11223_reg_n_153,tmp30_reg_11223_reg_n_154,tmp30_reg_11223_reg_n_155,tmp30_reg_11223_reg_n_156}),
        .a_12_load_1_reg_104030(a_12_load_1_reg_104030),
        .ap_clk(ap_clk),
        .p(b_13_q1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulcud_60 HLS_accel_mac_mulcud_U40
       (.DOBDO(a_18_q1),
        .P({HLS_accel_mac_mulcud_U40_n_3,HLS_accel_mac_mulcud_U40_n_4,HLS_accel_mac_mulcud_U40_n_5,HLS_accel_mac_mulcud_U40_n_6,HLS_accel_mac_mulcud_U40_n_7,HLS_accel_mac_mulcud_U40_n_8,HLS_accel_mac_mulcud_U40_n_9,HLS_accel_mac_mulcud_U40_n_10}),
        .PCOUT({tmp39_reg_11233_reg_n_109,tmp39_reg_11233_reg_n_110,tmp39_reg_11233_reg_n_111,tmp39_reg_11233_reg_n_112,tmp39_reg_11233_reg_n_113,tmp39_reg_11233_reg_n_114,tmp39_reg_11233_reg_n_115,tmp39_reg_11233_reg_n_116,tmp39_reg_11233_reg_n_117,tmp39_reg_11233_reg_n_118,tmp39_reg_11233_reg_n_119,tmp39_reg_11233_reg_n_120,tmp39_reg_11233_reg_n_121,tmp39_reg_11233_reg_n_122,tmp39_reg_11233_reg_n_123,tmp39_reg_11233_reg_n_124,tmp39_reg_11233_reg_n_125,tmp39_reg_11233_reg_n_126,tmp39_reg_11233_reg_n_127,tmp39_reg_11233_reg_n_128,tmp39_reg_11233_reg_n_129,tmp39_reg_11233_reg_n_130,tmp39_reg_11233_reg_n_131,tmp39_reg_11233_reg_n_132,tmp39_reg_11233_reg_n_133,tmp39_reg_11233_reg_n_134,tmp39_reg_11233_reg_n_135,tmp39_reg_11233_reg_n_136,tmp39_reg_11233_reg_n_137,tmp39_reg_11233_reg_n_138,tmp39_reg_11233_reg_n_139,tmp39_reg_11233_reg_n_140,tmp39_reg_11233_reg_n_141,tmp39_reg_11233_reg_n_142,tmp39_reg_11233_reg_n_143,tmp39_reg_11233_reg_n_144,tmp39_reg_11233_reg_n_145,tmp39_reg_11233_reg_n_146,tmp39_reg_11233_reg_n_147,tmp39_reg_11233_reg_n_148,tmp39_reg_11233_reg_n_149,tmp39_reg_11233_reg_n_150,tmp39_reg_11233_reg_n_151,tmp39_reg_11233_reg_n_152,tmp39_reg_11233_reg_n_153,tmp39_reg_11233_reg_n_154,tmp39_reg_11233_reg_n_155,tmp39_reg_11233_reg_n_156}),
        .a_12_load_1_reg_104030(a_12_load_1_reg_104030),
        .ap_clk(ap_clk),
        .p(b_18_q1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulcud_61 HLS_accel_mac_mulcud_U42
       (.DOBDO(a_23_q1),
        .P({HLS_accel_mac_mulcud_U42_n_3,HLS_accel_mac_mulcud_U42_n_4,HLS_accel_mac_mulcud_U42_n_5,HLS_accel_mac_mulcud_U42_n_6,HLS_accel_mac_mulcud_U42_n_7,HLS_accel_mac_mulcud_U42_n_8,HLS_accel_mac_mulcud_U42_n_9,HLS_accel_mac_mulcud_U42_n_10}),
        .PCOUT({tmp50_reg_11243_reg_n_109,tmp50_reg_11243_reg_n_110,tmp50_reg_11243_reg_n_111,tmp50_reg_11243_reg_n_112,tmp50_reg_11243_reg_n_113,tmp50_reg_11243_reg_n_114,tmp50_reg_11243_reg_n_115,tmp50_reg_11243_reg_n_116,tmp50_reg_11243_reg_n_117,tmp50_reg_11243_reg_n_118,tmp50_reg_11243_reg_n_119,tmp50_reg_11243_reg_n_120,tmp50_reg_11243_reg_n_121,tmp50_reg_11243_reg_n_122,tmp50_reg_11243_reg_n_123,tmp50_reg_11243_reg_n_124,tmp50_reg_11243_reg_n_125,tmp50_reg_11243_reg_n_126,tmp50_reg_11243_reg_n_127,tmp50_reg_11243_reg_n_128,tmp50_reg_11243_reg_n_129,tmp50_reg_11243_reg_n_130,tmp50_reg_11243_reg_n_131,tmp50_reg_11243_reg_n_132,tmp50_reg_11243_reg_n_133,tmp50_reg_11243_reg_n_134,tmp50_reg_11243_reg_n_135,tmp50_reg_11243_reg_n_136,tmp50_reg_11243_reg_n_137,tmp50_reg_11243_reg_n_138,tmp50_reg_11243_reg_n_139,tmp50_reg_11243_reg_n_140,tmp50_reg_11243_reg_n_141,tmp50_reg_11243_reg_n_142,tmp50_reg_11243_reg_n_143,tmp50_reg_11243_reg_n_144,tmp50_reg_11243_reg_n_145,tmp50_reg_11243_reg_n_146,tmp50_reg_11243_reg_n_147,tmp50_reg_11243_reg_n_148,tmp50_reg_11243_reg_n_149,tmp50_reg_11243_reg_n_150,tmp50_reg_11243_reg_n_151,tmp50_reg_11243_reg_n_152,tmp50_reg_11243_reg_n_153,tmp50_reg_11243_reg_n_154,tmp50_reg_11243_reg_n_155,tmp50_reg_11243_reg_n_156}),
        .a_12_load_1_reg_104030(a_12_load_1_reg_104030),
        .ap_clk(ap_clk),
        .p(b_23_q1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulcud_62 HLS_accel_mac_mulcud_U44
       (.DOADO(a_26_q0),
        .P({HLS_accel_mac_mulcud_U44_n_3,HLS_accel_mac_mulcud_U44_n_4,HLS_accel_mac_mulcud_U44_n_5,HLS_accel_mac_mulcud_U44_n_6,HLS_accel_mac_mulcud_U44_n_7,HLS_accel_mac_mulcud_U44_n_8,HLS_accel_mac_mulcud_U44_n_9,HLS_accel_mac_mulcud_U44_n_10}),
        .PCOUT({HLS_accel_mac_mulbkb_U45_n_3,HLS_accel_mac_mulbkb_U45_n_4,HLS_accel_mac_mulbkb_U45_n_5,HLS_accel_mac_mulbkb_U45_n_6,HLS_accel_mac_mulbkb_U45_n_7,HLS_accel_mac_mulbkb_U45_n_8,HLS_accel_mac_mulbkb_U45_n_9,HLS_accel_mac_mulbkb_U45_n_10,HLS_accel_mac_mulbkb_U45_n_11,HLS_accel_mac_mulbkb_U45_n_12,HLS_accel_mac_mulbkb_U45_n_13,HLS_accel_mac_mulbkb_U45_n_14,HLS_accel_mac_mulbkb_U45_n_15,HLS_accel_mac_mulbkb_U45_n_16,HLS_accel_mac_mulbkb_U45_n_17,HLS_accel_mac_mulbkb_U45_n_18,HLS_accel_mac_mulbkb_U45_n_19,HLS_accel_mac_mulbkb_U45_n_20,HLS_accel_mac_mulbkb_U45_n_21,HLS_accel_mac_mulbkb_U45_n_22,HLS_accel_mac_mulbkb_U45_n_23,HLS_accel_mac_mulbkb_U45_n_24,HLS_accel_mac_mulbkb_U45_n_25,HLS_accel_mac_mulbkb_U45_n_26,HLS_accel_mac_mulbkb_U45_n_27,HLS_accel_mac_mulbkb_U45_n_28,HLS_accel_mac_mulbkb_U45_n_29,HLS_accel_mac_mulbkb_U45_n_30,HLS_accel_mac_mulbkb_U45_n_31,HLS_accel_mac_mulbkb_U45_n_32,HLS_accel_mac_mulbkb_U45_n_33,HLS_accel_mac_mulbkb_U45_n_34,HLS_accel_mac_mulbkb_U45_n_35,HLS_accel_mac_mulbkb_U45_n_36,HLS_accel_mac_mulbkb_U45_n_37,HLS_accel_mac_mulbkb_U45_n_38,HLS_accel_mac_mulbkb_U45_n_39,HLS_accel_mac_mulbkb_U45_n_40,HLS_accel_mac_mulbkb_U45_n_41,HLS_accel_mac_mulbkb_U45_n_42,HLS_accel_mac_mulbkb_U45_n_43,HLS_accel_mac_mulbkb_U45_n_44,HLS_accel_mac_mulbkb_U45_n_45,HLS_accel_mac_mulbkb_U45_n_46,HLS_accel_mac_mulbkb_U45_n_47,HLS_accel_mac_mulbkb_U45_n_48,HLS_accel_mac_mulbkb_U45_n_49,HLS_accel_mac_mulbkb_U45_n_50}),
        .a_12_load_1_reg_104030(a_12_load_1_reg_104030),
        .ap_clk(ap_clk),
        .p(b_26_q0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulcud_63 HLS_accel_mac_mulcud_U47
       (.DOBDO(a_28_q1),
        .P({HLS_accel_mac_mulcud_U47_n_3,HLS_accel_mac_mulcud_U47_n_4,HLS_accel_mac_mulcud_U47_n_5,HLS_accel_mac_mulcud_U47_n_6,HLS_accel_mac_mulcud_U47_n_7,HLS_accel_mac_mulcud_U47_n_8,HLS_accel_mac_mulcud_U47_n_9,HLS_accel_mac_mulcud_U47_n_10}),
        .PCOUT({HLS_accel_mac_mulbkb_U48_n_3,HLS_accel_mac_mulbkb_U48_n_4,HLS_accel_mac_mulbkb_U48_n_5,HLS_accel_mac_mulbkb_U48_n_6,HLS_accel_mac_mulbkb_U48_n_7,HLS_accel_mac_mulbkb_U48_n_8,HLS_accel_mac_mulbkb_U48_n_9,HLS_accel_mac_mulbkb_U48_n_10,HLS_accel_mac_mulbkb_U48_n_11,HLS_accel_mac_mulbkb_U48_n_12,HLS_accel_mac_mulbkb_U48_n_13,HLS_accel_mac_mulbkb_U48_n_14,HLS_accel_mac_mulbkb_U48_n_15,HLS_accel_mac_mulbkb_U48_n_16,HLS_accel_mac_mulbkb_U48_n_17,HLS_accel_mac_mulbkb_U48_n_18,HLS_accel_mac_mulbkb_U48_n_19,HLS_accel_mac_mulbkb_U48_n_20,HLS_accel_mac_mulbkb_U48_n_21,HLS_accel_mac_mulbkb_U48_n_22,HLS_accel_mac_mulbkb_U48_n_23,HLS_accel_mac_mulbkb_U48_n_24,HLS_accel_mac_mulbkb_U48_n_25,HLS_accel_mac_mulbkb_U48_n_26,HLS_accel_mac_mulbkb_U48_n_27,HLS_accel_mac_mulbkb_U48_n_28,HLS_accel_mac_mulbkb_U48_n_29,HLS_accel_mac_mulbkb_U48_n_30,HLS_accel_mac_mulbkb_U48_n_31,HLS_accel_mac_mulbkb_U48_n_32,HLS_accel_mac_mulbkb_U48_n_33,HLS_accel_mac_mulbkb_U48_n_34,HLS_accel_mac_mulbkb_U48_n_35,HLS_accel_mac_mulbkb_U48_n_36,HLS_accel_mac_mulbkb_U48_n_37,HLS_accel_mac_mulbkb_U48_n_38,HLS_accel_mac_mulbkb_U48_n_39,HLS_accel_mac_mulbkb_U48_n_40,HLS_accel_mac_mulbkb_U48_n_41,HLS_accel_mac_mulbkb_U48_n_42,HLS_accel_mac_mulbkb_U48_n_43,HLS_accel_mac_mulbkb_U48_n_44,HLS_accel_mac_mulbkb_U48_n_45,HLS_accel_mac_mulbkb_U48_n_46,HLS_accel_mac_mulbkb_U48_n_47,HLS_accel_mac_mulbkb_U48_n_48,HLS_accel_mac_mulbkb_U48_n_49,HLS_accel_mac_mulbkb_U48_n_50}),
        .a_12_load_1_reg_104030(a_12_load_1_reg_104030),
        .ap_clk(ap_clk),
        .p(b_28_q1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulcud_64 HLS_accel_mac_mulcud_U50
       (.DOBDO(a_33_q1),
        .P({HLS_accel_mac_mulcud_U50_n_3,HLS_accel_mac_mulcud_U50_n_4,HLS_accel_mac_mulcud_U50_n_5,HLS_accel_mac_mulcud_U50_n_6,HLS_accel_mac_mulcud_U50_n_7,HLS_accel_mac_mulcud_U50_n_8,HLS_accel_mac_mulcud_U50_n_9,HLS_accel_mac_mulcud_U50_n_10}),
        .PCOUT({tmp69_reg_11253_reg_n_109,tmp69_reg_11253_reg_n_110,tmp69_reg_11253_reg_n_111,tmp69_reg_11253_reg_n_112,tmp69_reg_11253_reg_n_113,tmp69_reg_11253_reg_n_114,tmp69_reg_11253_reg_n_115,tmp69_reg_11253_reg_n_116,tmp69_reg_11253_reg_n_117,tmp69_reg_11253_reg_n_118,tmp69_reg_11253_reg_n_119,tmp69_reg_11253_reg_n_120,tmp69_reg_11253_reg_n_121,tmp69_reg_11253_reg_n_122,tmp69_reg_11253_reg_n_123,tmp69_reg_11253_reg_n_124,tmp69_reg_11253_reg_n_125,tmp69_reg_11253_reg_n_126,tmp69_reg_11253_reg_n_127,tmp69_reg_11253_reg_n_128,tmp69_reg_11253_reg_n_129,tmp69_reg_11253_reg_n_130,tmp69_reg_11253_reg_n_131,tmp69_reg_11253_reg_n_132,tmp69_reg_11253_reg_n_133,tmp69_reg_11253_reg_n_134,tmp69_reg_11253_reg_n_135,tmp69_reg_11253_reg_n_136,tmp69_reg_11253_reg_n_137,tmp69_reg_11253_reg_n_138,tmp69_reg_11253_reg_n_139,tmp69_reg_11253_reg_n_140,tmp69_reg_11253_reg_n_141,tmp69_reg_11253_reg_n_142,tmp69_reg_11253_reg_n_143,tmp69_reg_11253_reg_n_144,tmp69_reg_11253_reg_n_145,tmp69_reg_11253_reg_n_146,tmp69_reg_11253_reg_n_147,tmp69_reg_11253_reg_n_148,tmp69_reg_11253_reg_n_149,tmp69_reg_11253_reg_n_150,tmp69_reg_11253_reg_n_151,tmp69_reg_11253_reg_n_152,tmp69_reg_11253_reg_n_153,tmp69_reg_11253_reg_n_154,tmp69_reg_11253_reg_n_155,tmp69_reg_11253_reg_n_156}),
        .a_12_load_1_reg_104030(a_12_load_1_reg_104030),
        .ap_clk(ap_clk),
        .p(b_33_q1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulcud_65 HLS_accel_mac_mulcud_U52
       (.DOADO(a_36_q0),
        .P({HLS_accel_mac_mulcud_U52_n_3,HLS_accel_mac_mulcud_U52_n_4,HLS_accel_mac_mulcud_U52_n_5,HLS_accel_mac_mulcud_U52_n_6,HLS_accel_mac_mulcud_U52_n_7,HLS_accel_mac_mulcud_U52_n_8,HLS_accel_mac_mulcud_U52_n_9,HLS_accel_mac_mulcud_U52_n_10}),
        .PCOUT({HLS_accel_mac_mulbkb_U53_n_3,HLS_accel_mac_mulbkb_U53_n_4,HLS_accel_mac_mulbkb_U53_n_5,HLS_accel_mac_mulbkb_U53_n_6,HLS_accel_mac_mulbkb_U53_n_7,HLS_accel_mac_mulbkb_U53_n_8,HLS_accel_mac_mulbkb_U53_n_9,HLS_accel_mac_mulbkb_U53_n_10,HLS_accel_mac_mulbkb_U53_n_11,HLS_accel_mac_mulbkb_U53_n_12,HLS_accel_mac_mulbkb_U53_n_13,HLS_accel_mac_mulbkb_U53_n_14,HLS_accel_mac_mulbkb_U53_n_15,HLS_accel_mac_mulbkb_U53_n_16,HLS_accel_mac_mulbkb_U53_n_17,HLS_accel_mac_mulbkb_U53_n_18,HLS_accel_mac_mulbkb_U53_n_19,HLS_accel_mac_mulbkb_U53_n_20,HLS_accel_mac_mulbkb_U53_n_21,HLS_accel_mac_mulbkb_U53_n_22,HLS_accel_mac_mulbkb_U53_n_23,HLS_accel_mac_mulbkb_U53_n_24,HLS_accel_mac_mulbkb_U53_n_25,HLS_accel_mac_mulbkb_U53_n_26,HLS_accel_mac_mulbkb_U53_n_27,HLS_accel_mac_mulbkb_U53_n_28,HLS_accel_mac_mulbkb_U53_n_29,HLS_accel_mac_mulbkb_U53_n_30,HLS_accel_mac_mulbkb_U53_n_31,HLS_accel_mac_mulbkb_U53_n_32,HLS_accel_mac_mulbkb_U53_n_33,HLS_accel_mac_mulbkb_U53_n_34,HLS_accel_mac_mulbkb_U53_n_35,HLS_accel_mac_mulbkb_U53_n_36,HLS_accel_mac_mulbkb_U53_n_37,HLS_accel_mac_mulbkb_U53_n_38,HLS_accel_mac_mulbkb_U53_n_39,HLS_accel_mac_mulbkb_U53_n_40,HLS_accel_mac_mulbkb_U53_n_41,HLS_accel_mac_mulbkb_U53_n_42,HLS_accel_mac_mulbkb_U53_n_43,HLS_accel_mac_mulbkb_U53_n_44,HLS_accel_mac_mulbkb_U53_n_45,HLS_accel_mac_mulbkb_U53_n_46,HLS_accel_mac_mulbkb_U53_n_47,HLS_accel_mac_mulbkb_U53_n_48,HLS_accel_mac_mulbkb_U53_n_49,HLS_accel_mac_mulbkb_U53_n_50}),
        .a_12_load_1_reg_104030(a_12_load_1_reg_104030),
        .ap_clk(ap_clk),
        .p(b_36_q0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulcud_66 HLS_accel_mac_mulcud_U55
       (.DOBDO(a_38_q1),
        .P({HLS_accel_mac_mulcud_U55_n_3,HLS_accel_mac_mulcud_U55_n_4,HLS_accel_mac_mulcud_U55_n_5,HLS_accel_mac_mulcud_U55_n_6,HLS_accel_mac_mulcud_U55_n_7,HLS_accel_mac_mulcud_U55_n_8,HLS_accel_mac_mulcud_U55_n_9,HLS_accel_mac_mulcud_U55_n_10}),
        .PCOUT({HLS_accel_mac_mulbkb_U56_n_3,HLS_accel_mac_mulbkb_U56_n_4,HLS_accel_mac_mulbkb_U56_n_5,HLS_accel_mac_mulbkb_U56_n_6,HLS_accel_mac_mulbkb_U56_n_7,HLS_accel_mac_mulbkb_U56_n_8,HLS_accel_mac_mulbkb_U56_n_9,HLS_accel_mac_mulbkb_U56_n_10,HLS_accel_mac_mulbkb_U56_n_11,HLS_accel_mac_mulbkb_U56_n_12,HLS_accel_mac_mulbkb_U56_n_13,HLS_accel_mac_mulbkb_U56_n_14,HLS_accel_mac_mulbkb_U56_n_15,HLS_accel_mac_mulbkb_U56_n_16,HLS_accel_mac_mulbkb_U56_n_17,HLS_accel_mac_mulbkb_U56_n_18,HLS_accel_mac_mulbkb_U56_n_19,HLS_accel_mac_mulbkb_U56_n_20,HLS_accel_mac_mulbkb_U56_n_21,HLS_accel_mac_mulbkb_U56_n_22,HLS_accel_mac_mulbkb_U56_n_23,HLS_accel_mac_mulbkb_U56_n_24,HLS_accel_mac_mulbkb_U56_n_25,HLS_accel_mac_mulbkb_U56_n_26,HLS_accel_mac_mulbkb_U56_n_27,HLS_accel_mac_mulbkb_U56_n_28,HLS_accel_mac_mulbkb_U56_n_29,HLS_accel_mac_mulbkb_U56_n_30,HLS_accel_mac_mulbkb_U56_n_31,HLS_accel_mac_mulbkb_U56_n_32,HLS_accel_mac_mulbkb_U56_n_33,HLS_accel_mac_mulbkb_U56_n_34,HLS_accel_mac_mulbkb_U56_n_35,HLS_accel_mac_mulbkb_U56_n_36,HLS_accel_mac_mulbkb_U56_n_37,HLS_accel_mac_mulbkb_U56_n_38,HLS_accel_mac_mulbkb_U56_n_39,HLS_accel_mac_mulbkb_U56_n_40,HLS_accel_mac_mulbkb_U56_n_41,HLS_accel_mac_mulbkb_U56_n_42,HLS_accel_mac_mulbkb_U56_n_43,HLS_accel_mac_mulbkb_U56_n_44,HLS_accel_mac_mulbkb_U56_n_45,HLS_accel_mac_mulbkb_U56_n_46,HLS_accel_mac_mulbkb_U56_n_47,HLS_accel_mac_mulbkb_U56_n_48,HLS_accel_mac_mulbkb_U56_n_49,HLS_accel_mac_mulbkb_U56_n_50}),
        .a_12_load_1_reg_104030(a_12_load_1_reg_104030),
        .ap_clk(ap_clk),
        .p(b_38_q1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulcud_67 HLS_accel_mac_mulcud_U58
       (.DOBDO(a_43_q1),
        .P({HLS_accel_mac_mulcud_U58_n_3,HLS_accel_mac_mulcud_U58_n_4,HLS_accel_mac_mulcud_U58_n_5,HLS_accel_mac_mulcud_U58_n_6,HLS_accel_mac_mulcud_U58_n_7,HLS_accel_mac_mulcud_U58_n_8,HLS_accel_mac_mulcud_U58_n_9,HLS_accel_mac_mulcud_U58_n_10}),
        .PCOUT({tmp90_reg_11263_reg_n_109,tmp90_reg_11263_reg_n_110,tmp90_reg_11263_reg_n_111,tmp90_reg_11263_reg_n_112,tmp90_reg_11263_reg_n_113,tmp90_reg_11263_reg_n_114,tmp90_reg_11263_reg_n_115,tmp90_reg_11263_reg_n_116,tmp90_reg_11263_reg_n_117,tmp90_reg_11263_reg_n_118,tmp90_reg_11263_reg_n_119,tmp90_reg_11263_reg_n_120,tmp90_reg_11263_reg_n_121,tmp90_reg_11263_reg_n_122,tmp90_reg_11263_reg_n_123,tmp90_reg_11263_reg_n_124,tmp90_reg_11263_reg_n_125,tmp90_reg_11263_reg_n_126,tmp90_reg_11263_reg_n_127,tmp90_reg_11263_reg_n_128,tmp90_reg_11263_reg_n_129,tmp90_reg_11263_reg_n_130,tmp90_reg_11263_reg_n_131,tmp90_reg_11263_reg_n_132,tmp90_reg_11263_reg_n_133,tmp90_reg_11263_reg_n_134,tmp90_reg_11263_reg_n_135,tmp90_reg_11263_reg_n_136,tmp90_reg_11263_reg_n_137,tmp90_reg_11263_reg_n_138,tmp90_reg_11263_reg_n_139,tmp90_reg_11263_reg_n_140,tmp90_reg_11263_reg_n_141,tmp90_reg_11263_reg_n_142,tmp90_reg_11263_reg_n_143,tmp90_reg_11263_reg_n_144,tmp90_reg_11263_reg_n_145,tmp90_reg_11263_reg_n_146,tmp90_reg_11263_reg_n_147,tmp90_reg_11263_reg_n_148,tmp90_reg_11263_reg_n_149,tmp90_reg_11263_reg_n_150,tmp90_reg_11263_reg_n_151,tmp90_reg_11263_reg_n_152,tmp90_reg_11263_reg_n_153,tmp90_reg_11263_reg_n_154,tmp90_reg_11263_reg_n_155,tmp90_reg_11263_reg_n_156}),
        .a_12_load_1_reg_104030(a_12_load_1_reg_104030),
        .ap_clk(ap_clk),
        .p(b_43_q1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulcud_68 HLS_accel_mac_mulcud_U60
       (.DOADO(a_46_q0),
        .P({HLS_accel_mac_mulcud_U60_n_3,HLS_accel_mac_mulcud_U60_n_4,HLS_accel_mac_mulcud_U60_n_5,HLS_accel_mac_mulcud_U60_n_6,HLS_accel_mac_mulcud_U60_n_7,HLS_accel_mac_mulcud_U60_n_8,HLS_accel_mac_mulcud_U60_n_9,HLS_accel_mac_mulcud_U60_n_10}),
        .PCOUT({HLS_accel_mac_mulbkb_U61_n_3,HLS_accel_mac_mulbkb_U61_n_4,HLS_accel_mac_mulbkb_U61_n_5,HLS_accel_mac_mulbkb_U61_n_6,HLS_accel_mac_mulbkb_U61_n_7,HLS_accel_mac_mulbkb_U61_n_8,HLS_accel_mac_mulbkb_U61_n_9,HLS_accel_mac_mulbkb_U61_n_10,HLS_accel_mac_mulbkb_U61_n_11,HLS_accel_mac_mulbkb_U61_n_12,HLS_accel_mac_mulbkb_U61_n_13,HLS_accel_mac_mulbkb_U61_n_14,HLS_accel_mac_mulbkb_U61_n_15,HLS_accel_mac_mulbkb_U61_n_16,HLS_accel_mac_mulbkb_U61_n_17,HLS_accel_mac_mulbkb_U61_n_18,HLS_accel_mac_mulbkb_U61_n_19,HLS_accel_mac_mulbkb_U61_n_20,HLS_accel_mac_mulbkb_U61_n_21,HLS_accel_mac_mulbkb_U61_n_22,HLS_accel_mac_mulbkb_U61_n_23,HLS_accel_mac_mulbkb_U61_n_24,HLS_accel_mac_mulbkb_U61_n_25,HLS_accel_mac_mulbkb_U61_n_26,HLS_accel_mac_mulbkb_U61_n_27,HLS_accel_mac_mulbkb_U61_n_28,HLS_accel_mac_mulbkb_U61_n_29,HLS_accel_mac_mulbkb_U61_n_30,HLS_accel_mac_mulbkb_U61_n_31,HLS_accel_mac_mulbkb_U61_n_32,HLS_accel_mac_mulbkb_U61_n_33,HLS_accel_mac_mulbkb_U61_n_34,HLS_accel_mac_mulbkb_U61_n_35,HLS_accel_mac_mulbkb_U61_n_36,HLS_accel_mac_mulbkb_U61_n_37,HLS_accel_mac_mulbkb_U61_n_38,HLS_accel_mac_mulbkb_U61_n_39,HLS_accel_mac_mulbkb_U61_n_40,HLS_accel_mac_mulbkb_U61_n_41,HLS_accel_mac_mulbkb_U61_n_42,HLS_accel_mac_mulbkb_U61_n_43,HLS_accel_mac_mulbkb_U61_n_44,HLS_accel_mac_mulbkb_U61_n_45,HLS_accel_mac_mulbkb_U61_n_46,HLS_accel_mac_mulbkb_U61_n_47,HLS_accel_mac_mulbkb_U61_n_48,HLS_accel_mac_mulbkb_U61_n_49,HLS_accel_mac_mulbkb_U61_n_50}),
        .ap_clk(ap_clk),
        .p(HLS_accel_mac_mulbkb_U85_n_3),
        .p_0(b_46_q0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulcud_69 HLS_accel_mac_mulcud_U63
       (.DOBDO(a_48_q1),
        .P({HLS_accel_mac_mulcud_U63_n_3,HLS_accel_mac_mulcud_U63_n_4,HLS_accel_mac_mulcud_U63_n_5,HLS_accel_mac_mulcud_U63_n_6,HLS_accel_mac_mulcud_U63_n_7,HLS_accel_mac_mulcud_U63_n_8,HLS_accel_mac_mulcud_U63_n_9,HLS_accel_mac_mulcud_U63_n_10}),
        .PCOUT({HLS_accel_mac_mulbkb_U64_n_3,HLS_accel_mac_mulbkb_U64_n_4,HLS_accel_mac_mulbkb_U64_n_5,HLS_accel_mac_mulbkb_U64_n_6,HLS_accel_mac_mulbkb_U64_n_7,HLS_accel_mac_mulbkb_U64_n_8,HLS_accel_mac_mulbkb_U64_n_9,HLS_accel_mac_mulbkb_U64_n_10,HLS_accel_mac_mulbkb_U64_n_11,HLS_accel_mac_mulbkb_U64_n_12,HLS_accel_mac_mulbkb_U64_n_13,HLS_accel_mac_mulbkb_U64_n_14,HLS_accel_mac_mulbkb_U64_n_15,HLS_accel_mac_mulbkb_U64_n_16,HLS_accel_mac_mulbkb_U64_n_17,HLS_accel_mac_mulbkb_U64_n_18,HLS_accel_mac_mulbkb_U64_n_19,HLS_accel_mac_mulbkb_U64_n_20,HLS_accel_mac_mulbkb_U64_n_21,HLS_accel_mac_mulbkb_U64_n_22,HLS_accel_mac_mulbkb_U64_n_23,HLS_accel_mac_mulbkb_U64_n_24,HLS_accel_mac_mulbkb_U64_n_25,HLS_accel_mac_mulbkb_U64_n_26,HLS_accel_mac_mulbkb_U64_n_27,HLS_accel_mac_mulbkb_U64_n_28,HLS_accel_mac_mulbkb_U64_n_29,HLS_accel_mac_mulbkb_U64_n_30,HLS_accel_mac_mulbkb_U64_n_31,HLS_accel_mac_mulbkb_U64_n_32,HLS_accel_mac_mulbkb_U64_n_33,HLS_accel_mac_mulbkb_U64_n_34,HLS_accel_mac_mulbkb_U64_n_35,HLS_accel_mac_mulbkb_U64_n_36,HLS_accel_mac_mulbkb_U64_n_37,HLS_accel_mac_mulbkb_U64_n_38,HLS_accel_mac_mulbkb_U64_n_39,HLS_accel_mac_mulbkb_U64_n_40,HLS_accel_mac_mulbkb_U64_n_41,HLS_accel_mac_mulbkb_U64_n_42,HLS_accel_mac_mulbkb_U64_n_43,HLS_accel_mac_mulbkb_U64_n_44,HLS_accel_mac_mulbkb_U64_n_45,HLS_accel_mac_mulbkb_U64_n_46,HLS_accel_mac_mulbkb_U64_n_47,HLS_accel_mac_mulbkb_U64_n_48,HLS_accel_mac_mulbkb_U64_n_49,HLS_accel_mac_mulbkb_U64_n_50}),
        .ap_clk(ap_clk),
        .p(HLS_accel_mac_mulbkb_U85_n_3),
        .p_0(b_48_q1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulcud_70 HLS_accel_mac_mulcud_U66
       (.DOADO(a_51_q0),
        .P({HLS_accel_mac_mulcud_U66_n_3,HLS_accel_mac_mulcud_U66_n_4,HLS_accel_mac_mulcud_U66_n_5,HLS_accel_mac_mulcud_U66_n_6,HLS_accel_mac_mulcud_U66_n_7,HLS_accel_mac_mulcud_U66_n_8,HLS_accel_mac_mulcud_U66_n_9,HLS_accel_mac_mulcud_U66_n_10}),
        .PCOUT({HLS_accel_mac_mulbkb_U67_n_3,HLS_accel_mac_mulbkb_U67_n_4,HLS_accel_mac_mulbkb_U67_n_5,HLS_accel_mac_mulbkb_U67_n_6,HLS_accel_mac_mulbkb_U67_n_7,HLS_accel_mac_mulbkb_U67_n_8,HLS_accel_mac_mulbkb_U67_n_9,HLS_accel_mac_mulbkb_U67_n_10,HLS_accel_mac_mulbkb_U67_n_11,HLS_accel_mac_mulbkb_U67_n_12,HLS_accel_mac_mulbkb_U67_n_13,HLS_accel_mac_mulbkb_U67_n_14,HLS_accel_mac_mulbkb_U67_n_15,HLS_accel_mac_mulbkb_U67_n_16,HLS_accel_mac_mulbkb_U67_n_17,HLS_accel_mac_mulbkb_U67_n_18,HLS_accel_mac_mulbkb_U67_n_19,HLS_accel_mac_mulbkb_U67_n_20,HLS_accel_mac_mulbkb_U67_n_21,HLS_accel_mac_mulbkb_U67_n_22,HLS_accel_mac_mulbkb_U67_n_23,HLS_accel_mac_mulbkb_U67_n_24,HLS_accel_mac_mulbkb_U67_n_25,HLS_accel_mac_mulbkb_U67_n_26,HLS_accel_mac_mulbkb_U67_n_27,HLS_accel_mac_mulbkb_U67_n_28,HLS_accel_mac_mulbkb_U67_n_29,HLS_accel_mac_mulbkb_U67_n_30,HLS_accel_mac_mulbkb_U67_n_31,HLS_accel_mac_mulbkb_U67_n_32,HLS_accel_mac_mulbkb_U67_n_33,HLS_accel_mac_mulbkb_U67_n_34,HLS_accel_mac_mulbkb_U67_n_35,HLS_accel_mac_mulbkb_U67_n_36,HLS_accel_mac_mulbkb_U67_n_37,HLS_accel_mac_mulbkb_U67_n_38,HLS_accel_mac_mulbkb_U67_n_39,HLS_accel_mac_mulbkb_U67_n_40,HLS_accel_mac_mulbkb_U67_n_41,HLS_accel_mac_mulbkb_U67_n_42,HLS_accel_mac_mulbkb_U67_n_43,HLS_accel_mac_mulbkb_U67_n_44,HLS_accel_mac_mulbkb_U67_n_45,HLS_accel_mac_mulbkb_U67_n_46,HLS_accel_mac_mulbkb_U67_n_47,HLS_accel_mac_mulbkb_U67_n_48,HLS_accel_mac_mulbkb_U67_n_49,HLS_accel_mac_mulbkb_U67_n_50}),
        .ap_clk(ap_clk),
        .p(HLS_accel_mac_mulbkb_U85_n_3),
        .p_0(b_51_q0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulcud_71 HLS_accel_mac_mulcud_U72
       (.DOADO(a_56_q0),
        .P({HLS_accel_mac_mulcud_U72_n_3,HLS_accel_mac_mulcud_U72_n_4,HLS_accel_mac_mulcud_U72_n_5,HLS_accel_mac_mulcud_U72_n_6,HLS_accel_mac_mulcud_U72_n_7,HLS_accel_mac_mulcud_U72_n_8,HLS_accel_mac_mulcud_U72_n_9,HLS_accel_mac_mulcud_U72_n_10}),
        .PCOUT({HLS_accel_mac_mulbkb_U73_n_3,HLS_accel_mac_mulbkb_U73_n_4,HLS_accel_mac_mulbkb_U73_n_5,HLS_accel_mac_mulbkb_U73_n_6,HLS_accel_mac_mulbkb_U73_n_7,HLS_accel_mac_mulbkb_U73_n_8,HLS_accel_mac_mulbkb_U73_n_9,HLS_accel_mac_mulbkb_U73_n_10,HLS_accel_mac_mulbkb_U73_n_11,HLS_accel_mac_mulbkb_U73_n_12,HLS_accel_mac_mulbkb_U73_n_13,HLS_accel_mac_mulbkb_U73_n_14,HLS_accel_mac_mulbkb_U73_n_15,HLS_accel_mac_mulbkb_U73_n_16,HLS_accel_mac_mulbkb_U73_n_17,HLS_accel_mac_mulbkb_U73_n_18,HLS_accel_mac_mulbkb_U73_n_19,HLS_accel_mac_mulbkb_U73_n_20,HLS_accel_mac_mulbkb_U73_n_21,HLS_accel_mac_mulbkb_U73_n_22,HLS_accel_mac_mulbkb_U73_n_23,HLS_accel_mac_mulbkb_U73_n_24,HLS_accel_mac_mulbkb_U73_n_25,HLS_accel_mac_mulbkb_U73_n_26,HLS_accel_mac_mulbkb_U73_n_27,HLS_accel_mac_mulbkb_U73_n_28,HLS_accel_mac_mulbkb_U73_n_29,HLS_accel_mac_mulbkb_U73_n_30,HLS_accel_mac_mulbkb_U73_n_31,HLS_accel_mac_mulbkb_U73_n_32,HLS_accel_mac_mulbkb_U73_n_33,HLS_accel_mac_mulbkb_U73_n_34,HLS_accel_mac_mulbkb_U73_n_35,HLS_accel_mac_mulbkb_U73_n_36,HLS_accel_mac_mulbkb_U73_n_37,HLS_accel_mac_mulbkb_U73_n_38,HLS_accel_mac_mulbkb_U73_n_39,HLS_accel_mac_mulbkb_U73_n_40,HLS_accel_mac_mulbkb_U73_n_41,HLS_accel_mac_mulbkb_U73_n_42,HLS_accel_mac_mulbkb_U73_n_43,HLS_accel_mac_mulbkb_U73_n_44,HLS_accel_mac_mulbkb_U73_n_45,HLS_accel_mac_mulbkb_U73_n_46,HLS_accel_mac_mulbkb_U73_n_47,HLS_accel_mac_mulbkb_U73_n_48,HLS_accel_mac_mulbkb_U73_n_49,HLS_accel_mac_mulbkb_U73_n_50}),
        .ap_clk(ap_clk),
        .p(HLS_accel_mac_mulbkb_U85_n_3),
        .p_0(b_56_q0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulcud_72 HLS_accel_mac_mulcud_U78
       (.DOBDO(a_63_q1),
        .P({HLS_accel_mac_mulcud_U78_n_3,HLS_accel_mac_mulcud_U78_n_4,HLS_accel_mac_mulcud_U78_n_5,HLS_accel_mac_mulcud_U78_n_6,HLS_accel_mac_mulcud_U78_n_7,HLS_accel_mac_mulcud_U78_n_8,HLS_accel_mac_mulcud_U78_n_9,HLS_accel_mac_mulcud_U78_n_10}),
        .PCOUT({tmp129_reg_11273_reg_n_109,tmp129_reg_11273_reg_n_110,tmp129_reg_11273_reg_n_111,tmp129_reg_11273_reg_n_112,tmp129_reg_11273_reg_n_113,tmp129_reg_11273_reg_n_114,tmp129_reg_11273_reg_n_115,tmp129_reg_11273_reg_n_116,tmp129_reg_11273_reg_n_117,tmp129_reg_11273_reg_n_118,tmp129_reg_11273_reg_n_119,tmp129_reg_11273_reg_n_120,tmp129_reg_11273_reg_n_121,tmp129_reg_11273_reg_n_122,tmp129_reg_11273_reg_n_123,tmp129_reg_11273_reg_n_124,tmp129_reg_11273_reg_n_125,tmp129_reg_11273_reg_n_126,tmp129_reg_11273_reg_n_127,tmp129_reg_11273_reg_n_128,tmp129_reg_11273_reg_n_129,tmp129_reg_11273_reg_n_130,tmp129_reg_11273_reg_n_131,tmp129_reg_11273_reg_n_132,tmp129_reg_11273_reg_n_133,tmp129_reg_11273_reg_n_134,tmp129_reg_11273_reg_n_135,tmp129_reg_11273_reg_n_136,tmp129_reg_11273_reg_n_137,tmp129_reg_11273_reg_n_138,tmp129_reg_11273_reg_n_139,tmp129_reg_11273_reg_n_140,tmp129_reg_11273_reg_n_141,tmp129_reg_11273_reg_n_142,tmp129_reg_11273_reg_n_143,tmp129_reg_11273_reg_n_144,tmp129_reg_11273_reg_n_145,tmp129_reg_11273_reg_n_146,tmp129_reg_11273_reg_n_147,tmp129_reg_11273_reg_n_148,tmp129_reg_11273_reg_n_149,tmp129_reg_11273_reg_n_150,tmp129_reg_11273_reg_n_151,tmp129_reg_11273_reg_n_152,tmp129_reg_11273_reg_n_153,tmp129_reg_11273_reg_n_154,tmp129_reg_11273_reg_n_155,tmp129_reg_11273_reg_n_156}),
        .ap_clk(ap_clk),
        .p(HLS_accel_mac_mulbkb_U85_n_3),
        .p_0(b_63_q1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulcud_73 HLS_accel_mac_mulcud_U8
       (.DOADO(a_6_q0),
        .P({HLS_accel_mac_mulcud_U8_n_3,HLS_accel_mac_mulcud_U8_n_4,HLS_accel_mac_mulcud_U8_n_5,HLS_accel_mac_mulcud_U8_n_6,HLS_accel_mac_mulcud_U8_n_7,HLS_accel_mac_mulcud_U8_n_8,HLS_accel_mac_mulcud_U8_n_9,HLS_accel_mac_mulcud_U8_n_10}),
        .PCOUT({HLS_accel_mac_mulbkb_U9_n_3,HLS_accel_mac_mulbkb_U9_n_4,HLS_accel_mac_mulbkb_U9_n_5,HLS_accel_mac_mulbkb_U9_n_6,HLS_accel_mac_mulbkb_U9_n_7,HLS_accel_mac_mulbkb_U9_n_8,HLS_accel_mac_mulbkb_U9_n_9,HLS_accel_mac_mulbkb_U9_n_10,HLS_accel_mac_mulbkb_U9_n_11,HLS_accel_mac_mulbkb_U9_n_12,HLS_accel_mac_mulbkb_U9_n_13,HLS_accel_mac_mulbkb_U9_n_14,HLS_accel_mac_mulbkb_U9_n_15,HLS_accel_mac_mulbkb_U9_n_16,HLS_accel_mac_mulbkb_U9_n_17,HLS_accel_mac_mulbkb_U9_n_18,HLS_accel_mac_mulbkb_U9_n_19,HLS_accel_mac_mulbkb_U9_n_20,HLS_accel_mac_mulbkb_U9_n_21,HLS_accel_mac_mulbkb_U9_n_22,HLS_accel_mac_mulbkb_U9_n_23,HLS_accel_mac_mulbkb_U9_n_24,HLS_accel_mac_mulbkb_U9_n_25,HLS_accel_mac_mulbkb_U9_n_26,HLS_accel_mac_mulbkb_U9_n_27,HLS_accel_mac_mulbkb_U9_n_28,HLS_accel_mac_mulbkb_U9_n_29,HLS_accel_mac_mulbkb_U9_n_30,HLS_accel_mac_mulbkb_U9_n_31,HLS_accel_mac_mulbkb_U9_n_32,HLS_accel_mac_mulbkb_U9_n_33,HLS_accel_mac_mulbkb_U9_n_34,HLS_accel_mac_mulbkb_U9_n_35,HLS_accel_mac_mulbkb_U9_n_36,HLS_accel_mac_mulbkb_U9_n_37,HLS_accel_mac_mulbkb_U9_n_38,HLS_accel_mac_mulbkb_U9_n_39,HLS_accel_mac_mulbkb_U9_n_40,HLS_accel_mac_mulbkb_U9_n_41,HLS_accel_mac_mulbkb_U9_n_42,HLS_accel_mac_mulbkb_U9_n_43,HLS_accel_mac_mulbkb_U9_n_44,HLS_accel_mac_mulbkb_U9_n_45,HLS_accel_mac_mulbkb_U9_n_46,HLS_accel_mac_mulbkb_U9_n_47,HLS_accel_mac_mulbkb_U9_n_48,HLS_accel_mac_mulbkb_U9_n_49,HLS_accel_mac_mulbkb_U9_n_50}),
        .ap_clk(ap_clk),
        .ap_phi_mux_ia_0_i_i_phi_fu_5869_p41(ap_phi_mux_ia_0_i_i_phi_fu_5869_p41),
        .p(b_6_q0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulcud_74 HLS_accel_mac_mulcud_U80
       (.DOADO(a_66_q0),
        .P({HLS_accel_mac_mulcud_U80_n_3,HLS_accel_mac_mulcud_U80_n_4,HLS_accel_mac_mulcud_U80_n_5,HLS_accel_mac_mulcud_U80_n_6,HLS_accel_mac_mulcud_U80_n_7,HLS_accel_mac_mulcud_U80_n_8,HLS_accel_mac_mulcud_U80_n_9,HLS_accel_mac_mulcud_U80_n_10}),
        .PCOUT({HLS_accel_mac_mulbkb_U81_n_3,HLS_accel_mac_mulbkb_U81_n_4,HLS_accel_mac_mulbkb_U81_n_5,HLS_accel_mac_mulbkb_U81_n_6,HLS_accel_mac_mulbkb_U81_n_7,HLS_accel_mac_mulbkb_U81_n_8,HLS_accel_mac_mulbkb_U81_n_9,HLS_accel_mac_mulbkb_U81_n_10,HLS_accel_mac_mulbkb_U81_n_11,HLS_accel_mac_mulbkb_U81_n_12,HLS_accel_mac_mulbkb_U81_n_13,HLS_accel_mac_mulbkb_U81_n_14,HLS_accel_mac_mulbkb_U81_n_15,HLS_accel_mac_mulbkb_U81_n_16,HLS_accel_mac_mulbkb_U81_n_17,HLS_accel_mac_mulbkb_U81_n_18,HLS_accel_mac_mulbkb_U81_n_19,HLS_accel_mac_mulbkb_U81_n_20,HLS_accel_mac_mulbkb_U81_n_21,HLS_accel_mac_mulbkb_U81_n_22,HLS_accel_mac_mulbkb_U81_n_23,HLS_accel_mac_mulbkb_U81_n_24,HLS_accel_mac_mulbkb_U81_n_25,HLS_accel_mac_mulbkb_U81_n_26,HLS_accel_mac_mulbkb_U81_n_27,HLS_accel_mac_mulbkb_U81_n_28,HLS_accel_mac_mulbkb_U81_n_29,HLS_accel_mac_mulbkb_U81_n_30,HLS_accel_mac_mulbkb_U81_n_31,HLS_accel_mac_mulbkb_U81_n_32,HLS_accel_mac_mulbkb_U81_n_33,HLS_accel_mac_mulbkb_U81_n_34,HLS_accel_mac_mulbkb_U81_n_35,HLS_accel_mac_mulbkb_U81_n_36,HLS_accel_mac_mulbkb_U81_n_37,HLS_accel_mac_mulbkb_U81_n_38,HLS_accel_mac_mulbkb_U81_n_39,HLS_accel_mac_mulbkb_U81_n_40,HLS_accel_mac_mulbkb_U81_n_41,HLS_accel_mac_mulbkb_U81_n_42,HLS_accel_mac_mulbkb_U81_n_43,HLS_accel_mac_mulbkb_U81_n_44,HLS_accel_mac_mulbkb_U81_n_45,HLS_accel_mac_mulbkb_U81_n_46,HLS_accel_mac_mulbkb_U81_n_47,HLS_accel_mac_mulbkb_U81_n_48,HLS_accel_mac_mulbkb_U81_n_49,HLS_accel_mac_mulbkb_U81_n_50}),
        .ap_clk(ap_clk),
        .p(HLS_accel_mac_mulbkb_U85_n_3),
        .p_0(b_66_q0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulcud_75 HLS_accel_mac_mulcud_U83
       (.DOBDO(a_68_q1),
        .P({HLS_accel_mac_mulcud_U83_n_3,HLS_accel_mac_mulcud_U83_n_4,HLS_accel_mac_mulcud_U83_n_5,HLS_accel_mac_mulcud_U83_n_6,HLS_accel_mac_mulcud_U83_n_7,HLS_accel_mac_mulcud_U83_n_8,HLS_accel_mac_mulcud_U83_n_9,HLS_accel_mac_mulcud_U83_n_10}),
        .PCOUT({HLS_accel_mac_mulbkb_U84_n_3,HLS_accel_mac_mulbkb_U84_n_4,HLS_accel_mac_mulbkb_U84_n_5,HLS_accel_mac_mulbkb_U84_n_6,HLS_accel_mac_mulbkb_U84_n_7,HLS_accel_mac_mulbkb_U84_n_8,HLS_accel_mac_mulbkb_U84_n_9,HLS_accel_mac_mulbkb_U84_n_10,HLS_accel_mac_mulbkb_U84_n_11,HLS_accel_mac_mulbkb_U84_n_12,HLS_accel_mac_mulbkb_U84_n_13,HLS_accel_mac_mulbkb_U84_n_14,HLS_accel_mac_mulbkb_U84_n_15,HLS_accel_mac_mulbkb_U84_n_16,HLS_accel_mac_mulbkb_U84_n_17,HLS_accel_mac_mulbkb_U84_n_18,HLS_accel_mac_mulbkb_U84_n_19,HLS_accel_mac_mulbkb_U84_n_20,HLS_accel_mac_mulbkb_U84_n_21,HLS_accel_mac_mulbkb_U84_n_22,HLS_accel_mac_mulbkb_U84_n_23,HLS_accel_mac_mulbkb_U84_n_24,HLS_accel_mac_mulbkb_U84_n_25,HLS_accel_mac_mulbkb_U84_n_26,HLS_accel_mac_mulbkb_U84_n_27,HLS_accel_mac_mulbkb_U84_n_28,HLS_accel_mac_mulbkb_U84_n_29,HLS_accel_mac_mulbkb_U84_n_30,HLS_accel_mac_mulbkb_U84_n_31,HLS_accel_mac_mulbkb_U84_n_32,HLS_accel_mac_mulbkb_U84_n_33,HLS_accel_mac_mulbkb_U84_n_34,HLS_accel_mac_mulbkb_U84_n_35,HLS_accel_mac_mulbkb_U84_n_36,HLS_accel_mac_mulbkb_U84_n_37,HLS_accel_mac_mulbkb_U84_n_38,HLS_accel_mac_mulbkb_U84_n_39,HLS_accel_mac_mulbkb_U84_n_40,HLS_accel_mac_mulbkb_U84_n_41,HLS_accel_mac_mulbkb_U84_n_42,HLS_accel_mac_mulbkb_U84_n_43,HLS_accel_mac_mulbkb_U84_n_44,HLS_accel_mac_mulbkb_U84_n_45,HLS_accel_mac_mulbkb_U84_n_46,HLS_accel_mac_mulbkb_U84_n_47,HLS_accel_mac_mulbkb_U84_n_48,HLS_accel_mac_mulbkb_U84_n_49,HLS_accel_mac_mulbkb_U84_n_50}),
        .ap_clk(ap_clk),
        .p(HLS_accel_mac_mulbkb_U96_n_51),
        .p_0(b_68_q1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulcud_76 HLS_accel_mac_mulcud_U86
       (.DOADO(a_71_q0),
        .P({HLS_accel_mac_mulcud_U86_n_3,HLS_accel_mac_mulcud_U86_n_4,HLS_accel_mac_mulcud_U86_n_5,HLS_accel_mac_mulcud_U86_n_6,HLS_accel_mac_mulcud_U86_n_7,HLS_accel_mac_mulcud_U86_n_8,HLS_accel_mac_mulcud_U86_n_9,HLS_accel_mac_mulcud_U86_n_10}),
        .PCOUT({HLS_accel_mac_mulbkb_U87_n_3,HLS_accel_mac_mulbkb_U87_n_4,HLS_accel_mac_mulbkb_U87_n_5,HLS_accel_mac_mulbkb_U87_n_6,HLS_accel_mac_mulbkb_U87_n_7,HLS_accel_mac_mulbkb_U87_n_8,HLS_accel_mac_mulbkb_U87_n_9,HLS_accel_mac_mulbkb_U87_n_10,HLS_accel_mac_mulbkb_U87_n_11,HLS_accel_mac_mulbkb_U87_n_12,HLS_accel_mac_mulbkb_U87_n_13,HLS_accel_mac_mulbkb_U87_n_14,HLS_accel_mac_mulbkb_U87_n_15,HLS_accel_mac_mulbkb_U87_n_16,HLS_accel_mac_mulbkb_U87_n_17,HLS_accel_mac_mulbkb_U87_n_18,HLS_accel_mac_mulbkb_U87_n_19,HLS_accel_mac_mulbkb_U87_n_20,HLS_accel_mac_mulbkb_U87_n_21,HLS_accel_mac_mulbkb_U87_n_22,HLS_accel_mac_mulbkb_U87_n_23,HLS_accel_mac_mulbkb_U87_n_24,HLS_accel_mac_mulbkb_U87_n_25,HLS_accel_mac_mulbkb_U87_n_26,HLS_accel_mac_mulbkb_U87_n_27,HLS_accel_mac_mulbkb_U87_n_28,HLS_accel_mac_mulbkb_U87_n_29,HLS_accel_mac_mulbkb_U87_n_30,HLS_accel_mac_mulbkb_U87_n_31,HLS_accel_mac_mulbkb_U87_n_32,HLS_accel_mac_mulbkb_U87_n_33,HLS_accel_mac_mulbkb_U87_n_34,HLS_accel_mac_mulbkb_U87_n_35,HLS_accel_mac_mulbkb_U87_n_36,HLS_accel_mac_mulbkb_U87_n_37,HLS_accel_mac_mulbkb_U87_n_38,HLS_accel_mac_mulbkb_U87_n_39,HLS_accel_mac_mulbkb_U87_n_40,HLS_accel_mac_mulbkb_U87_n_41,HLS_accel_mac_mulbkb_U87_n_42,HLS_accel_mac_mulbkb_U87_n_43,HLS_accel_mac_mulbkb_U87_n_44,HLS_accel_mac_mulbkb_U87_n_45,HLS_accel_mac_mulbkb_U87_n_46,HLS_accel_mac_mulbkb_U87_n_47,HLS_accel_mac_mulbkb_U87_n_48,HLS_accel_mac_mulbkb_U87_n_49,HLS_accel_mac_mulbkb_U87_n_50}),
        .ap_clk(ap_clk),
        .p(HLS_accel_mac_mulbkb_U85_n_3),
        .p_0(b_71_q0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulcud_77 HLS_accel_mac_mulcud_U92
       (.DOADO(a_76_q0),
        .P({HLS_accel_mac_mulcud_U92_n_3,HLS_accel_mac_mulcud_U92_n_4,HLS_accel_mac_mulcud_U92_n_5,HLS_accel_mac_mulcud_U92_n_6,HLS_accel_mac_mulcud_U92_n_7,HLS_accel_mac_mulcud_U92_n_8,HLS_accel_mac_mulcud_U92_n_9,HLS_accel_mac_mulcud_U92_n_10}),
        .PCOUT({HLS_accel_mac_mulbkb_U93_n_3,HLS_accel_mac_mulbkb_U93_n_4,HLS_accel_mac_mulbkb_U93_n_5,HLS_accel_mac_mulbkb_U93_n_6,HLS_accel_mac_mulbkb_U93_n_7,HLS_accel_mac_mulbkb_U93_n_8,HLS_accel_mac_mulbkb_U93_n_9,HLS_accel_mac_mulbkb_U93_n_10,HLS_accel_mac_mulbkb_U93_n_11,HLS_accel_mac_mulbkb_U93_n_12,HLS_accel_mac_mulbkb_U93_n_13,HLS_accel_mac_mulbkb_U93_n_14,HLS_accel_mac_mulbkb_U93_n_15,HLS_accel_mac_mulbkb_U93_n_16,HLS_accel_mac_mulbkb_U93_n_17,HLS_accel_mac_mulbkb_U93_n_18,HLS_accel_mac_mulbkb_U93_n_19,HLS_accel_mac_mulbkb_U93_n_20,HLS_accel_mac_mulbkb_U93_n_21,HLS_accel_mac_mulbkb_U93_n_22,HLS_accel_mac_mulbkb_U93_n_23,HLS_accel_mac_mulbkb_U93_n_24,HLS_accel_mac_mulbkb_U93_n_25,HLS_accel_mac_mulbkb_U93_n_26,HLS_accel_mac_mulbkb_U93_n_27,HLS_accel_mac_mulbkb_U93_n_28,HLS_accel_mac_mulbkb_U93_n_29,HLS_accel_mac_mulbkb_U93_n_30,HLS_accel_mac_mulbkb_U93_n_31,HLS_accel_mac_mulbkb_U93_n_32,HLS_accel_mac_mulbkb_U93_n_33,HLS_accel_mac_mulbkb_U93_n_34,HLS_accel_mac_mulbkb_U93_n_35,HLS_accel_mac_mulbkb_U93_n_36,HLS_accel_mac_mulbkb_U93_n_37,HLS_accel_mac_mulbkb_U93_n_38,HLS_accel_mac_mulbkb_U93_n_39,HLS_accel_mac_mulbkb_U93_n_40,HLS_accel_mac_mulbkb_U93_n_41,HLS_accel_mac_mulbkb_U93_n_42,HLS_accel_mac_mulbkb_U93_n_43,HLS_accel_mac_mulbkb_U93_n_44,HLS_accel_mac_mulbkb_U93_n_45,HLS_accel_mac_mulbkb_U93_n_46,HLS_accel_mac_mulbkb_U93_n_47,HLS_accel_mac_mulbkb_U93_n_48,HLS_accel_mac_mulbkb_U93_n_49,HLS_accel_mac_mulbkb_U93_n_50}),
        .ap_clk(ap_clk),
        .p(HLS_accel_mac_mulbkb_U96_n_51),
        .p_0(b_76_q0));
  LUT3 #(
    .INIT(8'h0D)) 
    \INPUT_STREAM_data_V_0_payload_A[7]_i_1 
       (.I0(\INPUT_STREAM_data_V_0_state_reg_n_3_[0] ),
        .I1(\INPUT_STREAM_data_V_0_state_reg_n_3_[1] ),
        .I2(INPUT_STREAM_data_V_0_sel_wr),
        .O(INPUT_STREAM_data_V_0_load_A));
  FDRE \INPUT_STREAM_data_V_0_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(INPUT_STREAM_data_V_0_load_A),
        .D(INPUT_STREAM_TDATA[0]),
        .Q(INPUT_STREAM_data_V_0_payload_A[0]),
        .R(1'b0));
  FDRE \INPUT_STREAM_data_V_0_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(INPUT_STREAM_data_V_0_load_A),
        .D(INPUT_STREAM_TDATA[1]),
        .Q(INPUT_STREAM_data_V_0_payload_A[1]),
        .R(1'b0));
  FDRE \INPUT_STREAM_data_V_0_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(INPUT_STREAM_data_V_0_load_A),
        .D(INPUT_STREAM_TDATA[2]),
        .Q(INPUT_STREAM_data_V_0_payload_A[2]),
        .R(1'b0));
  FDRE \INPUT_STREAM_data_V_0_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(INPUT_STREAM_data_V_0_load_A),
        .D(INPUT_STREAM_TDATA[3]),
        .Q(INPUT_STREAM_data_V_0_payload_A[3]),
        .R(1'b0));
  FDRE \INPUT_STREAM_data_V_0_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(INPUT_STREAM_data_V_0_load_A),
        .D(INPUT_STREAM_TDATA[4]),
        .Q(INPUT_STREAM_data_V_0_payload_A[4]),
        .R(1'b0));
  FDRE \INPUT_STREAM_data_V_0_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(INPUT_STREAM_data_V_0_load_A),
        .D(INPUT_STREAM_TDATA[5]),
        .Q(INPUT_STREAM_data_V_0_payload_A[5]),
        .R(1'b0));
  FDRE \INPUT_STREAM_data_V_0_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(INPUT_STREAM_data_V_0_load_A),
        .D(INPUT_STREAM_TDATA[6]),
        .Q(INPUT_STREAM_data_V_0_payload_A[6]),
        .R(1'b0));
  FDRE \INPUT_STREAM_data_V_0_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(INPUT_STREAM_data_V_0_load_A),
        .D(INPUT_STREAM_TDATA[7]),
        .Q(INPUT_STREAM_data_V_0_payload_A[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hA2)) 
    \INPUT_STREAM_data_V_0_payload_B[7]_i_1 
       (.I0(INPUT_STREAM_data_V_0_sel_wr),
        .I1(\INPUT_STREAM_data_V_0_state_reg_n_3_[0] ),
        .I2(\INPUT_STREAM_data_V_0_state_reg_n_3_[1] ),
        .O(INPUT_STREAM_data_V_0_load_B));
  FDRE \INPUT_STREAM_data_V_0_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(INPUT_STREAM_data_V_0_load_B),
        .D(INPUT_STREAM_TDATA[0]),
        .Q(INPUT_STREAM_data_V_0_payload_B[0]),
        .R(1'b0));
  FDRE \INPUT_STREAM_data_V_0_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(INPUT_STREAM_data_V_0_load_B),
        .D(INPUT_STREAM_TDATA[1]),
        .Q(INPUT_STREAM_data_V_0_payload_B[1]),
        .R(1'b0));
  FDRE \INPUT_STREAM_data_V_0_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(INPUT_STREAM_data_V_0_load_B),
        .D(INPUT_STREAM_TDATA[2]),
        .Q(INPUT_STREAM_data_V_0_payload_B[2]),
        .R(1'b0));
  FDRE \INPUT_STREAM_data_V_0_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(INPUT_STREAM_data_V_0_load_B),
        .D(INPUT_STREAM_TDATA[3]),
        .Q(INPUT_STREAM_data_V_0_payload_B[3]),
        .R(1'b0));
  FDRE \INPUT_STREAM_data_V_0_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(INPUT_STREAM_data_V_0_load_B),
        .D(INPUT_STREAM_TDATA[4]),
        .Q(INPUT_STREAM_data_V_0_payload_B[4]),
        .R(1'b0));
  FDRE \INPUT_STREAM_data_V_0_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(INPUT_STREAM_data_V_0_load_B),
        .D(INPUT_STREAM_TDATA[5]),
        .Q(INPUT_STREAM_data_V_0_payload_B[5]),
        .R(1'b0));
  FDRE \INPUT_STREAM_data_V_0_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(INPUT_STREAM_data_V_0_load_B),
        .D(INPUT_STREAM_TDATA[6]),
        .Q(INPUT_STREAM_data_V_0_payload_B[6]),
        .R(1'b0));
  FDRE \INPUT_STREAM_data_V_0_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(INPUT_STREAM_data_V_0_load_B),
        .D(INPUT_STREAM_TDATA[7]),
        .Q(INPUT_STREAM_data_V_0_payload_B[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h57A8)) 
    INPUT_STREAM_data_V_0_sel_rd_i_1
       (.I0(\INPUT_STREAM_data_V_0_state_reg_n_3_[0] ),
        .I1(INPUT_STREAM_data_V_0_sel2429_out),
        .I2(INPUT_STREAM_data_V_0_sel2),
        .I3(INPUT_STREAM_data_V_0_sel),
        .O(INPUT_STREAM_data_V_0_sel_rd_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    INPUT_STREAM_data_V_0_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(INPUT_STREAM_data_V_0_sel_rd_i_1_n_3),
        .Q(INPUT_STREAM_data_V_0_sel),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h78)) 
    INPUT_STREAM_data_V_0_sel_wr_i_1
       (.I0(\INPUT_STREAM_data_V_0_state_reg_n_3_[1] ),
        .I1(INPUT_STREAM_TVALID),
        .I2(INPUT_STREAM_data_V_0_sel_wr),
        .O(INPUT_STREAM_data_V_0_sel_wr_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    INPUT_STREAM_data_V_0_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(INPUT_STREAM_data_V_0_sel_wr_i_1_n_3),
        .Q(INPUT_STREAM_data_V_0_sel_wr),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hAA02AAAAAA000000)) 
    \INPUT_STREAM_data_V_0_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(INPUT_STREAM_data_V_0_sel2429_out),
        .I2(INPUT_STREAM_data_V_0_sel2),
        .I3(INPUT_STREAM_TVALID),
        .I4(\INPUT_STREAM_data_V_0_state_reg_n_3_[1] ),
        .I5(\INPUT_STREAM_data_V_0_state_reg_n_3_[0] ),
        .O(\INPUT_STREAM_data_V_0_state[0]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hEFEEFFFF)) 
    \INPUT_STREAM_data_V_0_state[1]_i_1 
       (.I0(INPUT_STREAM_data_V_0_sel2429_out),
        .I1(INPUT_STREAM_data_V_0_sel2),
        .I2(INPUT_STREAM_TVALID),
        .I3(\INPUT_STREAM_data_V_0_state_reg_n_3_[1] ),
        .I4(\INPUT_STREAM_data_V_0_state_reg_n_3_[0] ),
        .O(INPUT_STREAM_data_V_0_state));
  FDRE #(
    .INIT(1'b0)) 
    \INPUT_STREAM_data_V_0_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\INPUT_STREAM_data_V_0_state[0]_i_1_n_3 ),
        .Q(\INPUT_STREAM_data_V_0_state_reg_n_3_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \INPUT_STREAM_data_V_0_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(INPUT_STREAM_data_V_0_state),
        .Q(\INPUT_STREAM_data_V_0_state_reg_n_3_[1] ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hAA02AAAAAA000000)) 
    \INPUT_STREAM_dest_V_0_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(INPUT_STREAM_data_V_0_sel2429_out),
        .I2(INPUT_STREAM_data_V_0_sel2),
        .I3(INPUT_STREAM_TVALID),
        .I4(INPUT_STREAM_TREADY),
        .I5(\INPUT_STREAM_dest_V_0_state_reg_n_3_[0] ),
        .O(\INPUT_STREAM_dest_V_0_state[0]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hEFEEFFFF)) 
    \INPUT_STREAM_dest_V_0_state[1]_i_2 
       (.I0(INPUT_STREAM_data_V_0_sel2429_out),
        .I1(INPUT_STREAM_data_V_0_sel2),
        .I2(INPUT_STREAM_TVALID),
        .I3(INPUT_STREAM_TREADY),
        .I4(\INPUT_STREAM_dest_V_0_state_reg_n_3_[0] ),
        .O(INPUT_STREAM_dest_V_0_state));
  FDRE #(
    .INIT(1'b0)) 
    \INPUT_STREAM_dest_V_0_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\INPUT_STREAM_dest_V_0_state[0]_i_1_n_3 ),
        .Q(\INPUT_STREAM_dest_V_0_state_reg_n_3_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \INPUT_STREAM_dest_V_0_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(INPUT_STREAM_dest_V_0_state),
        .Q(INPUT_STREAM_TREADY),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \OUTPUT_STREAM_TDATA[0]_INST_0 
       (.I0(OUTPUT_STREAM_data_V_1_payload_B[0]),
        .I1(OUTPUT_STREAM_data_V_1_payload_A[0]),
        .I2(OUTPUT_STREAM_data_V_1_sel),
        .O(OUTPUT_STREAM_TDATA[0]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \OUTPUT_STREAM_TDATA[1]_INST_0 
       (.I0(OUTPUT_STREAM_data_V_1_payload_B[1]),
        .I1(OUTPUT_STREAM_data_V_1_payload_A[1]),
        .I2(OUTPUT_STREAM_data_V_1_sel),
        .O(OUTPUT_STREAM_TDATA[1]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \OUTPUT_STREAM_TDATA[2]_INST_0 
       (.I0(OUTPUT_STREAM_data_V_1_payload_B[2]),
        .I1(OUTPUT_STREAM_data_V_1_payload_A[2]),
        .I2(OUTPUT_STREAM_data_V_1_sel),
        .O(OUTPUT_STREAM_TDATA[2]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \OUTPUT_STREAM_TDATA[3]_INST_0 
       (.I0(OUTPUT_STREAM_data_V_1_payload_B[3]),
        .I1(OUTPUT_STREAM_data_V_1_payload_A[3]),
        .I2(OUTPUT_STREAM_data_V_1_sel),
        .O(OUTPUT_STREAM_TDATA[3]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \OUTPUT_STREAM_TDATA[4]_INST_0 
       (.I0(OUTPUT_STREAM_data_V_1_payload_B[4]),
        .I1(OUTPUT_STREAM_data_V_1_payload_A[4]),
        .I2(OUTPUT_STREAM_data_V_1_sel),
        .O(OUTPUT_STREAM_TDATA[4]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \OUTPUT_STREAM_TDATA[5]_INST_0 
       (.I0(OUTPUT_STREAM_data_V_1_payload_B[5]),
        .I1(OUTPUT_STREAM_data_V_1_payload_A[5]),
        .I2(OUTPUT_STREAM_data_V_1_sel),
        .O(OUTPUT_STREAM_TDATA[5]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \OUTPUT_STREAM_TDATA[6]_INST_0 
       (.I0(OUTPUT_STREAM_data_V_1_payload_B[6]),
        .I1(OUTPUT_STREAM_data_V_1_payload_A[6]),
        .I2(OUTPUT_STREAM_data_V_1_sel),
        .O(OUTPUT_STREAM_TDATA[6]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \OUTPUT_STREAM_TDATA[7]_INST_0 
       (.I0(OUTPUT_STREAM_data_V_1_payload_B[7]),
        .I1(OUTPUT_STREAM_data_V_1_payload_A[7]),
        .I2(OUTPUT_STREAM_data_V_1_sel),
        .O(OUTPUT_STREAM_TDATA[7]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \OUTPUT_STREAM_TLAST[0]_INST_0 
       (.I0(OUTPUT_STREAM_last_V_1_payload_B),
        .I1(OUTPUT_STREAM_last_V_1_sel),
        .I2(OUTPUT_STREAM_last_V_1_payload_A),
        .O(OUTPUT_STREAM_TLAST));
  LUT3 #(
    .INIT(8'h0D)) 
    \OUTPUT_STREAM_data_V_1_payload_A[7]_i_1 
       (.I0(\OUTPUT_STREAM_data_V_1_state_reg_n_3_[0] ),
        .I1(OUTPUT_STREAM_data_V_1_ack_in414_in),
        .I2(OUTPUT_STREAM_data_V_1_sel_wr),
        .O(OUTPUT_STREAM_data_V_1_load_A));
  FDRE \OUTPUT_STREAM_data_V_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(OUTPUT_STREAM_data_V_1_load_A),
        .D(out_q0[0]),
        .Q(OUTPUT_STREAM_data_V_1_payload_A[0]),
        .R(1'b0));
  FDRE \OUTPUT_STREAM_data_V_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(OUTPUT_STREAM_data_V_1_load_A),
        .D(out_q0[1]),
        .Q(OUTPUT_STREAM_data_V_1_payload_A[1]),
        .R(1'b0));
  FDRE \OUTPUT_STREAM_data_V_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(OUTPUT_STREAM_data_V_1_load_A),
        .D(out_q0[2]),
        .Q(OUTPUT_STREAM_data_V_1_payload_A[2]),
        .R(1'b0));
  FDRE \OUTPUT_STREAM_data_V_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(OUTPUT_STREAM_data_V_1_load_A),
        .D(out_q0[3]),
        .Q(OUTPUT_STREAM_data_V_1_payload_A[3]),
        .R(1'b0));
  FDRE \OUTPUT_STREAM_data_V_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(OUTPUT_STREAM_data_V_1_load_A),
        .D(out_q0[4]),
        .Q(OUTPUT_STREAM_data_V_1_payload_A[4]),
        .R(1'b0));
  FDRE \OUTPUT_STREAM_data_V_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(OUTPUT_STREAM_data_V_1_load_A),
        .D(out_q0[5]),
        .Q(OUTPUT_STREAM_data_V_1_payload_A[5]),
        .R(1'b0));
  FDRE \OUTPUT_STREAM_data_V_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(OUTPUT_STREAM_data_V_1_load_A),
        .D(out_q0[6]),
        .Q(OUTPUT_STREAM_data_V_1_payload_A[6]),
        .R(1'b0));
  FDRE \OUTPUT_STREAM_data_V_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(OUTPUT_STREAM_data_V_1_load_A),
        .D(out_q0[7]),
        .Q(OUTPUT_STREAM_data_V_1_payload_A[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hA2)) 
    \OUTPUT_STREAM_data_V_1_payload_B[7]_i_1 
       (.I0(OUTPUT_STREAM_data_V_1_sel_wr),
        .I1(\OUTPUT_STREAM_data_V_1_state_reg_n_3_[0] ),
        .I2(OUTPUT_STREAM_data_V_1_ack_in414_in),
        .O(OUTPUT_STREAM_data_V_1_load_B));
  FDRE \OUTPUT_STREAM_data_V_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(OUTPUT_STREAM_data_V_1_load_B),
        .D(out_q0[0]),
        .Q(OUTPUT_STREAM_data_V_1_payload_B[0]),
        .R(1'b0));
  FDRE \OUTPUT_STREAM_data_V_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(OUTPUT_STREAM_data_V_1_load_B),
        .D(out_q0[1]),
        .Q(OUTPUT_STREAM_data_V_1_payload_B[1]),
        .R(1'b0));
  FDRE \OUTPUT_STREAM_data_V_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(OUTPUT_STREAM_data_V_1_load_B),
        .D(out_q0[2]),
        .Q(OUTPUT_STREAM_data_V_1_payload_B[2]),
        .R(1'b0));
  FDRE \OUTPUT_STREAM_data_V_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(OUTPUT_STREAM_data_V_1_load_B),
        .D(out_q0[3]),
        .Q(OUTPUT_STREAM_data_V_1_payload_B[3]),
        .R(1'b0));
  FDRE \OUTPUT_STREAM_data_V_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(OUTPUT_STREAM_data_V_1_load_B),
        .D(out_q0[4]),
        .Q(OUTPUT_STREAM_data_V_1_payload_B[4]),
        .R(1'b0));
  FDRE \OUTPUT_STREAM_data_V_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(OUTPUT_STREAM_data_V_1_load_B),
        .D(out_q0[5]),
        .Q(OUTPUT_STREAM_data_V_1_payload_B[5]),
        .R(1'b0));
  FDRE \OUTPUT_STREAM_data_V_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(OUTPUT_STREAM_data_V_1_load_B),
        .D(out_q0[6]),
        .Q(OUTPUT_STREAM_data_V_1_payload_B[6]),
        .R(1'b0));
  FDRE \OUTPUT_STREAM_data_V_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(OUTPUT_STREAM_data_V_1_load_B),
        .D(out_q0[7]),
        .Q(OUTPUT_STREAM_data_V_1_payload_B[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'h78)) 
    OUTPUT_STREAM_data_V_1_sel_rd_i_1
       (.I0(\OUTPUT_STREAM_data_V_1_state_reg_n_3_[0] ),
        .I1(OUTPUT_STREAM_TREADY),
        .I2(OUTPUT_STREAM_data_V_1_sel),
        .O(OUTPUT_STREAM_data_V_1_sel_rd_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    OUTPUT_STREAM_data_V_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(OUTPUT_STREAM_data_V_1_sel_rd_i_1_n_3),
        .Q(OUTPUT_STREAM_data_V_1_sel),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hDF20)) 
    OUTPUT_STREAM_data_V_1_sel_wr_i_1
       (.I0(OUTPUT_STREAM_data_V_1_ack_in414_in),
        .I1(\exitcond_flatten2_reg_11428_pp3_iter1_reg_reg_n_3_[0] ),
        .I2(ap_enable_reg_pp3_iter2),
        .I3(OUTPUT_STREAM_data_V_1_sel_wr),
        .O(OUTPUT_STREAM_data_V_1_sel_wr_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    OUTPUT_STREAM_data_V_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(OUTPUT_STREAM_data_V_1_sel_wr_i_1_n_3),
        .Q(OUTPUT_STREAM_data_V_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hA820A8A0)) 
    \OUTPUT_STREAM_data_V_1_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(OUTPUT_STREAM_data_V_1_ack_in414_in),
        .I2(\OUTPUT_STREAM_data_V_1_state_reg_n_3_[0] ),
        .I3(p_489_in),
        .I4(OUTPUT_STREAM_TREADY),
        .O(\OUTPUT_STREAM_data_V_1_state[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'hFF3B)) 
    \OUTPUT_STREAM_data_V_1_state[1]_i_1 
       (.I0(OUTPUT_STREAM_data_V_1_ack_in414_in),
        .I1(\OUTPUT_STREAM_data_V_1_state_reg_n_3_[0] ),
        .I2(p_489_in),
        .I3(OUTPUT_STREAM_TREADY),
        .O(OUTPUT_STREAM_data_V_1_state));
  FDRE #(
    .INIT(1'b0)) 
    \OUTPUT_STREAM_data_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\OUTPUT_STREAM_data_V_1_state[0]_i_1_n_3 ),
        .Q(\OUTPUT_STREAM_data_V_1_state_reg_n_3_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \OUTPUT_STREAM_data_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(OUTPUT_STREAM_data_V_1_state),
        .Q(OUTPUT_STREAM_data_V_1_ack_in414_in),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hA820A8A0)) 
    \OUTPUT_STREAM_dest_V_1_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(\OUTPUT_STREAM_dest_V_1_state_reg_n_3_[1] ),
        .I2(OUTPUT_STREAM_TVALID),
        .I3(p_489_in),
        .I4(OUTPUT_STREAM_TREADY),
        .O(\OUTPUT_STREAM_dest_V_1_state[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \OUTPUT_STREAM_dest_V_1_state[0]_i_2 
       (.I0(OUTPUT_STREAM_data_V_1_ack_in414_in),
        .I1(\exitcond_flatten2_reg_11428_pp3_iter1_reg_reg_n_3_[0] ),
        .I2(ap_enable_reg_pp3_iter2),
        .O(p_489_in));
  LUT4 #(
    .INIT(16'hFF3B)) 
    \OUTPUT_STREAM_dest_V_1_state[1]_i_1 
       (.I0(\OUTPUT_STREAM_dest_V_1_state_reg_n_3_[1] ),
        .I1(OUTPUT_STREAM_TVALID),
        .I2(p_489_in),
        .I3(OUTPUT_STREAM_TREADY),
        .O(OUTPUT_STREAM_dest_V_1_state));
  FDRE #(
    .INIT(1'b0)) 
    \OUTPUT_STREAM_dest_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\OUTPUT_STREAM_dest_V_1_state[0]_i_1_n_3 ),
        .Q(OUTPUT_STREAM_TVALID),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \OUTPUT_STREAM_dest_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(OUTPUT_STREAM_dest_V_1_state),
        .Q(\OUTPUT_STREAM_dest_V_1_state_reg_n_3_[1] ),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hA820A8A0)) 
    \OUTPUT_STREAM_id_V_1_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(\OUTPUT_STREAM_id_V_1_state_reg_n_3_[1] ),
        .I2(\OUTPUT_STREAM_id_V_1_state_reg_n_3_[0] ),
        .I3(p_489_in),
        .I4(OUTPUT_STREAM_TREADY),
        .O(\OUTPUT_STREAM_id_V_1_state[0]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFF3B)) 
    \OUTPUT_STREAM_id_V_1_state[1]_i_1 
       (.I0(\OUTPUT_STREAM_id_V_1_state_reg_n_3_[1] ),
        .I1(\OUTPUT_STREAM_id_V_1_state_reg_n_3_[0] ),
        .I2(p_489_in),
        .I3(OUTPUT_STREAM_TREADY),
        .O(OUTPUT_STREAM_id_V_1_state));
  FDRE #(
    .INIT(1'b0)) 
    \OUTPUT_STREAM_id_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\OUTPUT_STREAM_id_V_1_state[0]_i_1_n_3 ),
        .Q(\OUTPUT_STREAM_id_V_1_state_reg_n_3_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \OUTPUT_STREAM_id_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(OUTPUT_STREAM_id_V_1_state),
        .Q(\OUTPUT_STREAM_id_V_1_state_reg_n_3_[1] ),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hA820A8A0)) 
    \OUTPUT_STREAM_keep_V_1_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(\OUTPUT_STREAM_keep_V_1_state_reg_n_3_[1] ),
        .I2(\OUTPUT_STREAM_keep_V_1_state_reg_n_3_[0] ),
        .I3(p_489_in),
        .I4(OUTPUT_STREAM_TREADY),
        .O(\OUTPUT_STREAM_keep_V_1_state[0]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFF3B)) 
    \OUTPUT_STREAM_keep_V_1_state[1]_i_1 
       (.I0(\OUTPUT_STREAM_keep_V_1_state_reg_n_3_[1] ),
        .I1(\OUTPUT_STREAM_keep_V_1_state_reg_n_3_[0] ),
        .I2(p_489_in),
        .I3(OUTPUT_STREAM_TREADY),
        .O(OUTPUT_STREAM_keep_V_1_state));
  FDRE #(
    .INIT(1'b0)) 
    \OUTPUT_STREAM_keep_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\OUTPUT_STREAM_keep_V_1_state[0]_i_1_n_3 ),
        .Q(\OUTPUT_STREAM_keep_V_1_state_reg_n_3_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \OUTPUT_STREAM_keep_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(OUTPUT_STREAM_keep_V_1_state),
        .Q(\OUTPUT_STREAM_keep_V_1_state_reg_n_3_[1] ),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \OUTPUT_STREAM_last_V_1_payload_A[0]_i_1 
       (.I0(last_assign_reg_11460),
        .I1(\OUTPUT_STREAM_last_V_1_state_reg_n_3_[0] ),
        .I2(OUTPUT_STREAM_last_V_1_ack_in),
        .I3(OUTPUT_STREAM_last_V_1_sel_wr),
        .I4(OUTPUT_STREAM_last_V_1_payload_A),
        .O(\OUTPUT_STREAM_last_V_1_payload_A[0]_i_1_n_3 ));
  FDRE \OUTPUT_STREAM_last_V_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\OUTPUT_STREAM_last_V_1_payload_A[0]_i_1_n_3 ),
        .Q(OUTPUT_STREAM_last_V_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBBFB8808)) 
    \OUTPUT_STREAM_last_V_1_payload_B[0]_i_1 
       (.I0(last_assign_reg_11460),
        .I1(OUTPUT_STREAM_last_V_1_sel_wr),
        .I2(\OUTPUT_STREAM_last_V_1_state_reg_n_3_[0] ),
        .I3(OUTPUT_STREAM_last_V_1_ack_in),
        .I4(OUTPUT_STREAM_last_V_1_payload_B),
        .O(\OUTPUT_STREAM_last_V_1_payload_B[0]_i_1_n_3 ));
  FDRE \OUTPUT_STREAM_last_V_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\OUTPUT_STREAM_last_V_1_payload_B[0]_i_1_n_3 ),
        .Q(OUTPUT_STREAM_last_V_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'h78)) 
    OUTPUT_STREAM_last_V_1_sel_rd_i_1
       (.I0(OUTPUT_STREAM_TREADY),
        .I1(\OUTPUT_STREAM_last_V_1_state_reg_n_3_[0] ),
        .I2(OUTPUT_STREAM_last_V_1_sel),
        .O(OUTPUT_STREAM_last_V_1_sel_rd_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    OUTPUT_STREAM_last_V_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(OUTPUT_STREAM_last_V_1_sel_rd_i_1_n_3),
        .Q(OUTPUT_STREAM_last_V_1_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'h78)) 
    OUTPUT_STREAM_last_V_1_sel_wr_i_1
       (.I0(OUTPUT_STREAM_last_V_1_ack_in),
        .I1(p_489_in),
        .I2(OUTPUT_STREAM_last_V_1_sel_wr),
        .O(OUTPUT_STREAM_last_V_1_sel_wr_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    OUTPUT_STREAM_last_V_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(OUTPUT_STREAM_last_V_1_sel_wr_i_1_n_3),
        .Q(OUTPUT_STREAM_last_V_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hA820A8A0)) 
    \OUTPUT_STREAM_last_V_1_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(OUTPUT_STREAM_last_V_1_ack_in),
        .I2(\OUTPUT_STREAM_last_V_1_state_reg_n_3_[0] ),
        .I3(p_489_in),
        .I4(OUTPUT_STREAM_TREADY),
        .O(\OUTPUT_STREAM_last_V_1_state[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'hFF3B)) 
    \OUTPUT_STREAM_last_V_1_state[1]_i_1 
       (.I0(OUTPUT_STREAM_last_V_1_ack_in),
        .I1(\OUTPUT_STREAM_last_V_1_state_reg_n_3_[0] ),
        .I2(p_489_in),
        .I3(OUTPUT_STREAM_TREADY),
        .O(OUTPUT_STREAM_last_V_1_state));
  FDRE #(
    .INIT(1'b0)) 
    \OUTPUT_STREAM_last_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\OUTPUT_STREAM_last_V_1_state[0]_i_1_n_3 ),
        .Q(\OUTPUT_STREAM_last_V_1_state_reg_n_3_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \OUTPUT_STREAM_last_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(OUTPUT_STREAM_last_V_1_state),
        .Q(OUTPUT_STREAM_last_V_1_ack_in),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hA820A8A0)) 
    \OUTPUT_STREAM_strb_V_1_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(\OUTPUT_STREAM_strb_V_1_state_reg_n_3_[1] ),
        .I2(\OUTPUT_STREAM_strb_V_1_state_reg_n_3_[0] ),
        .I3(p_489_in),
        .I4(OUTPUT_STREAM_TREADY),
        .O(\OUTPUT_STREAM_strb_V_1_state[0]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFF3B)) 
    \OUTPUT_STREAM_strb_V_1_state[1]_i_1 
       (.I0(\OUTPUT_STREAM_strb_V_1_state_reg_n_3_[1] ),
        .I1(\OUTPUT_STREAM_strb_V_1_state_reg_n_3_[0] ),
        .I2(p_489_in),
        .I3(OUTPUT_STREAM_TREADY),
        .O(OUTPUT_STREAM_strb_V_1_state));
  FDRE #(
    .INIT(1'b0)) 
    \OUTPUT_STREAM_strb_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\OUTPUT_STREAM_strb_V_1_state[0]_i_1_n_3 ),
        .Q(\OUTPUT_STREAM_strb_V_1_state_reg_n_3_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \OUTPUT_STREAM_strb_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(OUTPUT_STREAM_strb_V_1_state),
        .Q(\OUTPUT_STREAM_strb_V_1_state_reg_n_3_[1] ),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hAAA02A00)) 
    \OUTPUT_STREAM_user_V_1_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(OUTPUT_STREAM_TREADY),
        .I2(\OUTPUT_STREAM_user_V_1_state_reg_n_3_[1] ),
        .I3(\OUTPUT_STREAM_user_V_1_state_reg_n_3_[0] ),
        .I4(p_489_in),
        .O(\OUTPUT_STREAM_user_V_1_state[0]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hAFEF)) 
    \OUTPUT_STREAM_user_V_1_state[1]_i_1 
       (.I0(OUTPUT_STREAM_TREADY),
        .I1(\OUTPUT_STREAM_user_V_1_state_reg_n_3_[1] ),
        .I2(\OUTPUT_STREAM_user_V_1_state_reg_n_3_[0] ),
        .I3(p_489_in),
        .O(OUTPUT_STREAM_user_V_1_state));
  FDRE #(
    .INIT(1'b0)) 
    \OUTPUT_STREAM_user_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\OUTPUT_STREAM_user_V_1_state[0]_i_1_n_3 ),
        .Q(\OUTPUT_STREAM_user_V_1_state_reg_n_3_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \OUTPUT_STREAM_user_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(OUTPUT_STREAM_user_V_1_state),
        .Q(\OUTPUT_STREAM_user_V_1_state_reg_n_3_[1] ),
        .R(ap_rst_n_inv));
  VCC VCC
       (.P(\<const1> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0 a_0_U
       (.ADDRARDADDR(a_0_address0),
        .DIADI({b_0_U_n_19,b_0_U_n_20,b_0_U_n_21,b_0_U_n_22,b_0_U_n_23,b_0_U_n_24,b_0_U_n_25,b_0_U_n_26}),
        .DOADO(a_0_q0),
        .DOBDO({a_0_U_n_11,a_0_U_n_12,a_0_U_n_13,a_0_U_n_14,a_0_U_n_15,a_0_U_n_16,a_0_U_n_17,a_0_U_n_18}),
        .INPUT_STREAM_data_V_0_sel2(INPUT_STREAM_data_V_0_sel2),
        .a_0_ce0(a_0_ce0),
        .ap_clk(ap_clk),
        .ram_reg(a_64_U_n_20),
        .ram_reg_0(a_3_U_n_19),
        .ram_reg_1(a_79_U_n_39),
        .tmp_8_mid2_v_fu_6474_p3(tmp_8_mid2_v_fu_6474_p3));
  (* ORIG_CELL_NAME = "a_0_load_mid2_reg_8096_reg[1]" *) 
  FDRE \a_0_load_mid2_reg_8096_reg[1] 
       (.C(ap_clk),
        .CE(a_0_load_1_mid2_reg_8151_reg0),
        .D(tmp_8_mid2_v_fu_6474_p3[0]),
        .Q(a_0_load_mid2_reg_8096[1]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "a_0_load_mid2_reg_8096_reg[1]" *) 
  FDRE \a_0_load_mid2_reg_8096_reg[1]_rep 
       (.C(ap_clk),
        .CE(a_0_load_1_mid2_reg_8151_reg0),
        .D(tmp_8_mid2_v_fu_6474_p3[0]),
        .Q(\a_0_load_mid2_reg_8096_reg[1]_rep_n_3 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "a_0_load_mid2_reg_8096_reg[2]" *) 
  FDRE \a_0_load_mid2_reg_8096_reg[2] 
       (.C(ap_clk),
        .CE(a_0_load_1_mid2_reg_8151_reg0),
        .D(tmp_8_mid2_v_fu_6474_p3[1]),
        .Q(a_0_load_mid2_reg_8096[2]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "a_0_load_mid2_reg_8096_reg[2]" *) 
  FDRE \a_0_load_mid2_reg_8096_reg[2]_rep 
       (.C(ap_clk),
        .CE(a_0_load_1_mid2_reg_8151_reg0),
        .D(tmp_8_mid2_v_fu_6474_p3[1]),
        .Q(\a_0_load_mid2_reg_8096_reg[2]_rep_n_3 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "a_0_load_mid2_reg_8096_reg[3]" *) 
  FDRE \a_0_load_mid2_reg_8096_reg[3] 
       (.C(ap_clk),
        .CE(a_0_load_1_mid2_reg_8151_reg0),
        .D(tmp_8_mid2_v_fu_6474_p3[2]),
        .Q(a_0_load_mid2_reg_8096[3]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "a_0_load_mid2_reg_8096_reg[3]" *) 
  FDRE \a_0_load_mid2_reg_8096_reg[3]_rep 
       (.C(ap_clk),
        .CE(a_0_load_1_mid2_reg_8151_reg0),
        .D(tmp_8_mid2_v_fu_6474_p3[2]),
        .Q(\a_0_load_mid2_reg_8096_reg[3]_rep_n_3 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "a_0_load_mid2_reg_8096_reg[4]" *) 
  FDRE \a_0_load_mid2_reg_8096_reg[4] 
       (.C(ap_clk),
        .CE(a_0_load_1_mid2_reg_8151_reg0),
        .D(tmp_8_mid2_v_fu_6474_p3[3]),
        .Q(a_0_load_mid2_reg_8096[4]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "a_0_load_mid2_reg_8096_reg[4]" *) 
  FDRE \a_0_load_mid2_reg_8096_reg[4]_rep 
       (.C(ap_clk),
        .CE(a_0_load_1_mid2_reg_8151_reg0),
        .D(tmp_8_mid2_v_fu_6474_p3[3]),
        .Q(\a_0_load_mid2_reg_8096_reg[4]_rep_n_3 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "a_0_load_mid2_reg_8096_reg[5]" *) 
  FDRE \a_0_load_mid2_reg_8096_reg[5] 
       (.C(ap_clk),
        .CE(a_0_load_1_mid2_reg_8151_reg0),
        .D(tmp_8_mid2_v_fu_6474_p3[4]),
        .Q(a_0_load_mid2_reg_8096[5]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "a_0_load_mid2_reg_8096_reg[5]" *) 
  FDRE \a_0_load_mid2_reg_8096_reg[5]_rep 
       (.C(ap_clk),
        .CE(a_0_load_1_mid2_reg_8151_reg0),
        .D(tmp_8_mid2_v_fu_6474_p3[4]),
        .Q(\a_0_load_mid2_reg_8096_reg[5]_rep_n_3 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "a_0_load_mid2_reg_8096_reg[6]" *) 
  FDRE \a_0_load_mid2_reg_8096_reg[6] 
       (.C(ap_clk),
        .CE(a_0_load_1_mid2_reg_8151_reg0),
        .D(tmp_8_mid2_v_fu_6474_p3[5]),
        .Q(a_0_load_mid2_reg_8096[6]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "a_0_load_mid2_reg_8096_reg[6]" *) 
  FDRE \a_0_load_mid2_reg_8096_reg[6]_rep 
       (.C(ap_clk),
        .CE(a_0_load_1_mid2_reg_8151_reg0),
        .D(tmp_8_mid2_v_fu_6474_p3[5]),
        .Q(\a_0_load_mid2_reg_8096_reg[6]_rep_n_3 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "a_0_load_mid2_reg_8096_reg[7]" *) 
  FDRE \a_0_load_mid2_reg_8096_reg[7] 
       (.C(ap_clk),
        .CE(a_0_load_1_mid2_reg_8151_reg0),
        .D(tmp_8_mid2_v_fu_6474_p3[6]),
        .Q(a_0_load_mid2_reg_8096[7]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "a_0_load_mid2_reg_8096_reg[7]" *) 
  FDRE \a_0_load_mid2_reg_8096_reg[7]_rep 
       (.C(ap_clk),
        .CE(a_0_load_1_mid2_reg_8151_reg0),
        .D(tmp_8_mid2_v_fu_6474_p3[6]),
        .Q(\a_0_load_mid2_reg_8096_reg[7]_rep_n_3 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "a_0_load_mid2_reg_8096_reg[8]" *) 
  FDRE \a_0_load_mid2_reg_8096_reg[8] 
       (.C(ap_clk),
        .CE(a_0_load_1_mid2_reg_8151_reg0),
        .D(tmp_8_mid2_v_fu_6474_p3[7]),
        .Q(a_0_load_mid2_reg_8096[8]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "a_0_load_mid2_reg_8096_reg[8]" *) 
  FDRE \a_0_load_mid2_reg_8096_reg[8]_rep 
       (.C(ap_clk),
        .CE(a_0_load_1_mid2_reg_8151_reg0),
        .D(tmp_8_mid2_v_fu_6474_p3[7]),
        .Q(\a_0_load_mid2_reg_8096_reg[8]_rep_n_3 ),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_78 a_10_U
       (.ADDRARDADDR(a_0_address0),
        .DIADI({b_10_U_n_19,b_10_U_n_20,b_10_U_n_21,b_10_U_n_22,b_10_U_n_23,b_10_U_n_24,b_10_U_n_25,b_10_U_n_26}),
        .DOADO(a_10_q0),
        .DOBDO({a_10_U_n_11,a_10_U_n_12,a_10_U_n_13,a_10_U_n_14,a_10_U_n_15,a_10_U_n_16,a_10_U_n_17,a_10_U_n_18}),
        .INPUT_STREAM_data_V_0_sel2(INPUT_STREAM_data_V_0_sel2),
        .a_0_ce0(a_0_ce0),
        .ap_clk(ap_clk),
        .ram_reg(a_64_U_n_20),
        .ram_reg_0(a_11_U_n_19),
        .ram_reg_1(a_79_U_n_37),
        .tmp_8_mid2_v_fu_6474_p3(tmp_8_mid2_v_fu_6474_p3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_79 a_11_U
       (.ADDRARDADDR(a_0_address0),
        .DIADI({b_10_U_n_19,b_10_U_n_20,b_10_U_n_21,b_10_U_n_22,b_10_U_n_23,b_10_U_n_24,b_10_U_n_25,b_10_U_n_26}),
        .DOADO(a_11_q0),
        .DOBDO(a_11_q1),
        .INPUT_STREAM_data_V_0_sel2(INPUT_STREAM_data_V_0_sel2),
        .Q(j_0_i_reg_5810[7:1]),
        .a_0_ce0(a_0_ce0),
        .ap_clk(ap_clk),
        .exitcond4_i_fu_6102_p2(exitcond4_i_fu_6102_p2),
        .\j_0_i_reg_5810_reg[3] (a_11_U_n_19),
        .ram_reg(a_64_U_n_20),
        .tmp_8_mid2_v_fu_6474_p3(tmp_8_mid2_v_fu_6474_p3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_80 a_12_U
       (.ADDRARDADDR(a_0_address0),
        .ADDRBWRADDR({\a_0_load_mid2_reg_8096_reg[8]_rep_n_3 ,\a_0_load_mid2_reg_8096_reg[7]_rep_n_3 ,\a_0_load_mid2_reg_8096_reg[6]_rep_n_3 ,\a_0_load_mid2_reg_8096_reg[5]_rep_n_3 ,\a_0_load_mid2_reg_8096_reg[4]_rep_n_3 ,\a_0_load_mid2_reg_8096_reg[3]_rep_n_3 ,\a_0_load_mid2_reg_8096_reg[2]_rep_n_3 ,\a_0_load_mid2_reg_8096_reg[1]_rep_n_3 }),
        .DIADI({b_10_U_n_19,b_10_U_n_20,b_10_U_n_21,b_10_U_n_22,b_10_U_n_23,b_10_U_n_24,b_10_U_n_25,b_10_U_n_26}),
        .DOADO({a_12_U_n_3,a_12_U_n_4,a_12_U_n_5,a_12_U_n_6,a_12_U_n_7,a_12_U_n_8,a_12_U_n_9,a_12_U_n_10}),
        .DOBDO(a_12_q1),
        .INPUT_STREAM_data_V_0_sel2(INPUT_STREAM_data_V_0_sel2),
        .a_0_ce0(a_0_ce0),
        .ap_clk(ap_clk),
        .ram_reg(a_64_U_n_42),
        .ram_reg_0(a_15_U_n_19),
        .ram_reg_1(a_79_U_n_39));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_81 a_13_U
       (.ADDRARDADDR(a_13_address0),
        .ADDRBWRADDR({\a_0_load_mid2_reg_8096_reg[8]_rep_n_3 ,\a_0_load_mid2_reg_8096_reg[7]_rep_n_3 ,\a_0_load_mid2_reg_8096_reg[6]_rep_n_3 ,\a_0_load_mid2_reg_8096_reg[5]_rep_n_3 ,\a_0_load_mid2_reg_8096_reg[4]_rep_n_3 ,\a_0_load_mid2_reg_8096_reg[3]_rep_n_3 ,\a_0_load_mid2_reg_8096_reg[2]_rep_n_3 ,\a_0_load_mid2_reg_8096_reg[1]_rep_n_3 }),
        .DIADI({b_10_U_n_19,b_10_U_n_20,b_10_U_n_21,b_10_U_n_22,b_10_U_n_23,b_10_U_n_24,b_10_U_n_25,b_10_U_n_26}),
        .DOADO({a_13_U_n_3,a_13_U_n_4,a_13_U_n_5,a_13_U_n_6,a_13_U_n_7,a_13_U_n_8,a_13_U_n_9,a_13_U_n_10}),
        .DOBDO(a_13_q1),
        .INPUT_STREAM_data_V_0_sel2(INPUT_STREAM_data_V_0_sel2),
        .a_13_ce0(a_13_ce0),
        .ap_clk(ap_clk),
        .ram_reg(b_62_U_n_19),
        .ram_reg_0(a_15_U_n_19),
        .ram_reg_1(a_79_U_n_38));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_82 a_14_U
       (.ADDRARDADDR(a_0_address0),
        .DIADI({b_10_U_n_19,b_10_U_n_20,b_10_U_n_21,b_10_U_n_22,b_10_U_n_23,b_10_U_n_24,b_10_U_n_25,b_10_U_n_26}),
        .DOADO(a_14_q0),
        .DOBDO({a_14_U_n_11,a_14_U_n_12,a_14_U_n_13,a_14_U_n_14,a_14_U_n_15,a_14_U_n_16,a_14_U_n_17,a_14_U_n_18}),
        .INPUT_STREAM_data_V_0_sel2(INPUT_STREAM_data_V_0_sel2),
        .a_0_ce0(a_0_ce0),
        .ap_clk(ap_clk),
        .ram_reg(a_64_U_n_20),
        .ram_reg_0(a_15_U_n_19),
        .ram_reg_1(a_79_U_n_37),
        .tmp_8_mid2_v_fu_6474_p3(tmp_8_mid2_v_fu_6474_p3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_83 a_15_U
       (.ADDRARDADDR(a_0_address0),
        .DIADI({b_10_U_n_19,b_10_U_n_20,b_10_U_n_21,b_10_U_n_22,b_10_U_n_23,b_10_U_n_24,b_10_U_n_25,b_10_U_n_26}),
        .DOADO(a_15_q0),
        .DOBDO({a_15_U_n_11,a_15_U_n_12,a_15_U_n_13,a_15_U_n_14,a_15_U_n_15,a_15_U_n_16,a_15_U_n_17,a_15_U_n_18}),
        .INPUT_STREAM_data_V_0_sel2(INPUT_STREAM_data_V_0_sel2),
        .Q(j_0_i_reg_5810[7:1]),
        .a_0_ce0(a_0_ce0),
        .ap_clk(ap_clk),
        .exitcond4_i_fu_6102_p2(exitcond4_i_fu_6102_p2),
        .\j_0_i_reg_5810_reg[4] (a_15_U_n_19),
        .ram_reg(a_64_U_n_20),
        .tmp_8_mid2_v_fu_6474_p3(tmp_8_mid2_v_fu_6474_p3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_84 a_16_U
       (.ADDRARDADDR(a_0_address0),
        .DIADI({b_10_U_n_19,b_10_U_n_20,b_10_U_n_21,b_10_U_n_22,b_10_U_n_23,b_10_U_n_24,b_10_U_n_25,b_10_U_n_26}),
        .DOADO(a_16_q0),
        .DOBDO(a_16_q1),
        .INPUT_STREAM_data_V_0_sel2(INPUT_STREAM_data_V_0_sel2),
        .a_0_ce0(a_0_ce0),
        .ap_clk(ap_clk),
        .ram_reg(a_64_U_n_20),
        .ram_reg_0(a_19_U_n_19),
        .ram_reg_1(a_79_U_n_39),
        .tmp_8_mid2_v_fu_6474_p3(tmp_8_mid2_v_fu_6474_p3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_85 a_17_U
       (.ADDRARDADDR(a_0_address0),
        .ADDRBWRADDR({\a_0_load_mid2_reg_8096_reg[8]_rep_n_3 ,\a_0_load_mid2_reg_8096_reg[7]_rep_n_3 ,\a_0_load_mid2_reg_8096_reg[6]_rep_n_3 ,\a_0_load_mid2_reg_8096_reg[5]_rep_n_3 ,\a_0_load_mid2_reg_8096_reg[4]_rep_n_3 ,\a_0_load_mid2_reg_8096_reg[3]_rep_n_3 ,\a_0_load_mid2_reg_8096_reg[2]_rep_n_3 ,\a_0_load_mid2_reg_8096_reg[1]_rep_n_3 }),
        .DIADI({b_10_U_n_19,b_10_U_n_20,b_10_U_n_21,b_10_U_n_22,b_10_U_n_23,b_10_U_n_24,b_10_U_n_25,b_10_U_n_26}),
        .DOADO({a_17_U_n_3,a_17_U_n_4,a_17_U_n_5,a_17_U_n_6,a_17_U_n_7,a_17_U_n_8,a_17_U_n_9,a_17_U_n_10}),
        .DOBDO(a_17_q1),
        .INPUT_STREAM_data_V_0_sel2(INPUT_STREAM_data_V_0_sel2),
        .a_0_ce0(a_0_ce0),
        .ap_clk(ap_clk),
        .ram_reg(b_62_U_n_19),
        .ram_reg_0(a_19_U_n_19),
        .ram_reg_1(a_79_U_n_38));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_86 a_18_U
       (.ADDRARDADDR(a_13_address0),
        .ADDRBWRADDR({\a_0_load_mid2_reg_8096_reg[8]_rep_n_3 ,\a_0_load_mid2_reg_8096_reg[7]_rep_n_3 ,\a_0_load_mid2_reg_8096_reg[6]_rep_n_3 ,\a_0_load_mid2_reg_8096_reg[5]_rep_n_3 ,\a_0_load_mid2_reg_8096_reg[4]_rep_n_3 ,\a_0_load_mid2_reg_8096_reg[3]_rep_n_3 ,\a_0_load_mid2_reg_8096_reg[2]_rep_n_3 ,\a_0_load_mid2_reg_8096_reg[1]_rep_n_3 }),
        .DIADI({b_10_U_n_19,b_10_U_n_20,b_10_U_n_21,b_10_U_n_22,b_10_U_n_23,b_10_U_n_24,b_10_U_n_25,b_10_U_n_26}),
        .DOADO({a_18_U_n_3,a_18_U_n_4,a_18_U_n_5,a_18_U_n_6,a_18_U_n_7,a_18_U_n_8,a_18_U_n_9,a_18_U_n_10}),
        .DOBDO(a_18_q1),
        .INPUT_STREAM_data_V_0_sel2(INPUT_STREAM_data_V_0_sel2),
        .a_13_ce0(a_13_ce0),
        .ap_clk(ap_clk),
        .ram_reg(b_62_U_n_19),
        .ram_reg_0(a_19_U_n_19),
        .ram_reg_1(a_79_U_n_37));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_87 a_19_U
       (.ADDRARDADDR(a_0_address0),
        .DIADI({b_10_U_n_19,b_10_U_n_20,b_10_U_n_21,b_10_U_n_22,b_10_U_n_23,b_10_U_n_24,b_10_U_n_25,b_10_U_n_26}),
        .DOADO(a_19_q0),
        .DOBDO({a_19_U_n_11,a_19_U_n_12,a_19_U_n_13,a_19_U_n_14,a_19_U_n_15,a_19_U_n_16,a_19_U_n_17,a_19_U_n_18}),
        .INPUT_STREAM_data_V_0_sel2(INPUT_STREAM_data_V_0_sel2),
        .Q(j_0_i_reg_5810[7:1]),
        .a_0_ce0(a_0_ce0),
        .ap_clk(ap_clk),
        .exitcond4_i_fu_6102_p2(exitcond4_i_fu_6102_p2),
        .\j_0_i_reg_5810_reg[4] (a_19_U_n_19),
        .ram_reg(a_64_U_n_20),
        .tmp_8_mid2_v_fu_6474_p3(tmp_8_mid2_v_fu_6474_p3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_88 a_1_U
       (.ADDRARDADDR(a_0_address0),
        .DIADI({b_0_U_n_19,b_0_U_n_20,b_0_U_n_21,b_0_U_n_22,b_0_U_n_23,b_0_U_n_24,b_0_U_n_25,b_0_U_n_26}),
        .DOADO(a_1_q0),
        .DOBDO(a_1_q1),
        .INPUT_STREAM_data_V_0_sel2(INPUT_STREAM_data_V_0_sel2),
        .a_0_ce0(a_0_ce0),
        .ap_clk(ap_clk),
        .ram_reg(a_64_U_n_20),
        .ram_reg_0(a_3_U_n_19),
        .ram_reg_1(a_79_U_n_38),
        .tmp_8_mid2_v_fu_6474_p3(tmp_8_mid2_v_fu_6474_p3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_89 a_20_U
       (.ADDRARDADDR(a_0_address0),
        .DIADI({b_20_U_n_19,b_20_U_n_20,b_20_U_n_21,b_20_U_n_22,b_20_U_n_23,b_20_U_n_24,b_20_U_n_25,b_20_U_n_26}),
        .DOADO(a_20_q0),
        .DOBDO({a_20_U_n_11,a_20_U_n_12,a_20_U_n_13,a_20_U_n_14,a_20_U_n_15,a_20_U_n_16,a_20_U_n_17,a_20_U_n_18}),
        .INPUT_STREAM_data_V_0_sel2(INPUT_STREAM_data_V_0_sel2),
        .a_0_ce0(a_0_ce0),
        .ap_clk(ap_clk),
        .ram_reg(a_64_U_n_20),
        .ram_reg_0(a_23_U_n_19),
        .ram_reg_1(a_79_U_n_39),
        .tmp_8_mid2_v_fu_6474_p3(tmp_8_mid2_v_fu_6474_p3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_90 a_21_U
       (.ADDRARDADDR(a_0_address0),
        .DIADI({b_20_U_n_19,b_20_U_n_20,b_20_U_n_21,b_20_U_n_22,b_20_U_n_23,b_20_U_n_24,b_20_U_n_25,b_20_U_n_26}),
        .DOADO(a_21_q0),
        .DOBDO(a_21_q1),
        .INPUT_STREAM_data_V_0_sel2(INPUT_STREAM_data_V_0_sel2),
        .a_0_ce0(a_0_ce0),
        .ap_clk(ap_clk),
        .ram_reg(a_64_U_n_20),
        .ram_reg_0(a_23_U_n_19),
        .ram_reg_1(a_79_U_n_38),
        .tmp_8_mid2_v_fu_6474_p3(tmp_8_mid2_v_fu_6474_p3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_91 a_22_U
       (.ADDRARDADDR(a_0_address0),
        .ADDRBWRADDR({\a_0_load_mid2_reg_8096_reg[8]_rep_n_3 ,\a_0_load_mid2_reg_8096_reg[7]_rep_n_3 ,\a_0_load_mid2_reg_8096_reg[6]_rep_n_3 ,\a_0_load_mid2_reg_8096_reg[5]_rep_n_3 ,\a_0_load_mid2_reg_8096_reg[4]_rep_n_3 ,\a_0_load_mid2_reg_8096_reg[3]_rep_n_3 ,\a_0_load_mid2_reg_8096_reg[2]_rep_n_3 ,\a_0_load_mid2_reg_8096_reg[1]_rep_n_3 }),
        .DIADI({b_20_U_n_19,b_20_U_n_20,b_20_U_n_21,b_20_U_n_22,b_20_U_n_23,b_20_U_n_24,b_20_U_n_25,b_20_U_n_26}),
        .DOADO({a_22_U_n_3,a_22_U_n_4,a_22_U_n_5,a_22_U_n_6,a_22_U_n_7,a_22_U_n_8,a_22_U_n_9,a_22_U_n_10}),
        .DOBDO(a_22_q1),
        .INPUT_STREAM_data_V_0_sel2(INPUT_STREAM_data_V_0_sel2),
        .a_0_ce0(a_0_ce0),
        .ap_clk(ap_clk),
        .ram_reg(b_62_U_n_19),
        .ram_reg_0(a_23_U_n_19),
        .ram_reg_1(a_79_U_n_37));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_92 a_23_U
       (.ADDRARDADDR(a_13_address0),
        .ADDRBWRADDR({\a_0_load_mid2_reg_8096_reg[8]_rep_n_3 ,\a_0_load_mid2_reg_8096_reg[7]_rep_n_3 ,\a_0_load_mid2_reg_8096_reg[6]_rep_n_3 ,\a_0_load_mid2_reg_8096_reg[5]_rep_n_3 ,\a_0_load_mid2_reg_8096_reg[4]_rep_n_3 ,\a_0_load_mid2_reg_8096_reg[3]_rep_n_3 ,\a_0_load_mid2_reg_8096_reg[2]_rep_n_3 ,\a_0_load_mid2_reg_8096_reg[1]_rep_n_3 }),
        .DIADI({b_20_U_n_19,b_20_U_n_20,b_20_U_n_21,b_20_U_n_22,b_20_U_n_23,b_20_U_n_24,b_20_U_n_25,b_20_U_n_26}),
        .DOADO({a_23_U_n_3,a_23_U_n_4,a_23_U_n_5,a_23_U_n_6,a_23_U_n_7,a_23_U_n_8,a_23_U_n_9,a_23_U_n_10}),
        .DOBDO(a_23_q1),
        .INPUT_STREAM_data_V_0_sel2(INPUT_STREAM_data_V_0_sel2),
        .Q(j_0_i_reg_5810[7:1]),
        .a_13_ce0(a_13_ce0),
        .ap_clk(ap_clk),
        .exitcond4_i_fu_6102_p2(exitcond4_i_fu_6102_p2),
        .\j_0_i_reg_5810_reg[4] (a_23_U_n_19),
        .ram_reg(b_62_U_n_19));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_93 a_24_U
       (.ADDRARDADDR(a_0_address0),
        .DIADI({b_20_U_n_19,b_20_U_n_20,b_20_U_n_21,b_20_U_n_22,b_20_U_n_23,b_20_U_n_24,b_20_U_n_25,b_20_U_n_26}),
        .DOADO(a_24_q0),
        .DOBDO({a_24_U_n_11,a_24_U_n_12,a_24_U_n_13,a_24_U_n_14,a_24_U_n_15,a_24_U_n_16,a_24_U_n_17,a_24_U_n_18}),
        .INPUT_STREAM_data_V_0_sel2(INPUT_STREAM_data_V_0_sel2),
        .a_0_ce0(a_0_ce0),
        .ap_clk(ap_clk),
        .ram_reg(a_64_U_n_20),
        .ram_reg_0(a_27_U_n_19),
        .ram_reg_1(a_79_U_n_39),
        .tmp_8_mid2_v_fu_6474_p3(tmp_8_mid2_v_fu_6474_p3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_94 a_25_U
       (.ADDRARDADDR(a_13_address0),
        .ADDRBWRADDR({\a_0_load_mid2_reg_8096_reg[8]_rep_n_3 ,\a_0_load_mid2_reg_8096_reg[7]_rep_n_3 ,\a_0_load_mid2_reg_8096_reg[6]_rep_n_3 ,\a_0_load_mid2_reg_8096_reg[5]_rep_n_3 ,\a_0_load_mid2_reg_8096_reg[4]_rep_n_3 ,\a_0_load_mid2_reg_8096_reg[3]_rep_n_3 ,\a_0_load_mid2_reg_8096_reg[2]_rep_n_3 ,\a_0_load_mid2_reg_8096_reg[1]_rep_n_3 }),
        .DIADI({b_35_U_n_19,b_35_U_n_20,b_35_U_n_21,b_35_U_n_22,b_35_U_n_23,b_35_U_n_24,b_35_U_n_25,b_35_U_n_26}),
        .DOADO(a_25_q0),
        .DOBDO({a_25_U_n_11,a_25_U_n_12,a_25_U_n_13,a_25_U_n_14,a_25_U_n_15,a_25_U_n_16,a_25_U_n_17,a_25_U_n_18}),
        .INPUT_STREAM_data_V_0_sel2(INPUT_STREAM_data_V_0_sel2),
        .a_13_ce0(a_13_ce0),
        .ap_clk(ap_clk),
        .ram_reg(b_62_U_n_19),
        .ram_reg_0(a_27_U_n_19),
        .ram_reg_1(a_79_U_n_38));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_95 a_26_U
       (.ADDRARDADDR(a_13_address0),
        .ADDRBWRADDR({\a_0_load_mid2_reg_8096_reg[8]_rep_n_3 ,\a_0_load_mid2_reg_8096_reg[7]_rep_n_3 ,\a_0_load_mid2_reg_8096_reg[6]_rep_n_3 ,\a_0_load_mid2_reg_8096_reg[5]_rep_n_3 ,\a_0_load_mid2_reg_8096_reg[4]_rep_n_3 ,\a_0_load_mid2_reg_8096_reg[3]_rep_n_3 ,\a_0_load_mid2_reg_8096_reg[2]_rep_n_3 ,\a_0_load_mid2_reg_8096_reg[1]_rep_n_3 }),
        .DIADI({b_35_U_n_19,b_35_U_n_20,b_35_U_n_21,b_35_U_n_22,b_35_U_n_23,b_35_U_n_24,b_35_U_n_25,b_35_U_n_26}),
        .DOADO(a_26_q0),
        .DOBDO(a_26_q1),
        .INPUT_STREAM_data_V_0_sel2(INPUT_STREAM_data_V_0_sel2),
        .a_13_ce0(a_13_ce0),
        .ap_clk(ap_clk),
        .ram_reg(b_62_U_n_19),
        .ram_reg_0(a_27_U_n_19),
        .ram_reg_1(a_79_U_n_37));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_96 a_27_U
       (.ADDRARDADDR(a_13_address0),
        .ADDRBWRADDR({\a_0_load_mid2_reg_8096_reg[8]_rep_n_3 ,\a_0_load_mid2_reg_8096_reg[7]_rep_n_3 ,\a_0_load_mid2_reg_8096_reg[6]_rep_n_3 ,\a_0_load_mid2_reg_8096_reg[5]_rep_n_3 ,\a_0_load_mid2_reg_8096_reg[4]_rep_n_3 ,\a_0_load_mid2_reg_8096_reg[3]_rep_n_3 ,\a_0_load_mid2_reg_8096_reg[2]_rep_n_3 ,\a_0_load_mid2_reg_8096_reg[1]_rep_n_3 }),
        .DIADI({b_35_U_n_19,b_35_U_n_20,b_35_U_n_21,b_35_U_n_22,b_35_U_n_23,b_35_U_n_24,b_35_U_n_25,b_35_U_n_26}),
        .DOADO({a_27_U_n_3,a_27_U_n_4,a_27_U_n_5,a_27_U_n_6,a_27_U_n_7,a_27_U_n_8,a_27_U_n_9,a_27_U_n_10}),
        .DOBDO(a_27_q1),
        .INPUT_STREAM_data_V_0_sel2(INPUT_STREAM_data_V_0_sel2),
        .Q(j_0_i_reg_5810[7:1]),
        .a_13_ce0(a_13_ce0),
        .ap_clk(ap_clk),
        .exitcond4_i_fu_6102_p2(exitcond4_i_fu_6102_p2),
        .\j_0_i_reg_5810_reg[3] (a_27_U_n_19),
        .ram_reg(b_62_U_n_19));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_97 a_28_U
       (.ADDRARDADDR(a_13_address0),
        .ADDRBWRADDR({\a_0_load_mid2_reg_8096_reg[8]_rep_n_3 ,\a_0_load_mid2_reg_8096_reg[7]_rep_n_3 ,\a_0_load_mid2_reg_8096_reg[6]_rep_n_3 ,\a_0_load_mid2_reg_8096_reg[5]_rep_n_3 ,\a_0_load_mid2_reg_8096_reg[4]_rep_n_3 ,\a_0_load_mid2_reg_8096_reg[3]_rep_n_3 ,\a_0_load_mid2_reg_8096_reg[2]_rep_n_3 ,\a_0_load_mid2_reg_8096_reg[1]_rep_n_3 }),
        .DIADI({b_35_U_n_19,b_35_U_n_20,b_35_U_n_21,b_35_U_n_22,b_35_U_n_23,b_35_U_n_24,b_35_U_n_25,b_35_U_n_26}),
        .DOADO({a_28_U_n_3,a_28_U_n_4,a_28_U_n_5,a_28_U_n_6,a_28_U_n_7,a_28_U_n_8,a_28_U_n_9,a_28_U_n_10}),
        .DOBDO(a_28_q1),
        .INPUT_STREAM_data_V_0_sel2(INPUT_STREAM_data_V_0_sel2),
        .Q(ap_CS_fsm_pp2_stage0),
        .a_13_ce0(a_13_ce0),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp2_iter1(ap_enable_reg_pp2_iter1),
        .ap_enable_reg_pp2_iter1_reg(a_28_U_n_19),
        .ram_reg(a_31_U_n_19),
        .ram_reg_0(a_79_U_n_39));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_98 a_29_U
       (.ADDRARDADDR(a_13_address0),
        .ADDRBWRADDR({\a_0_load_mid2_reg_8096_reg[8]_rep_n_3 ,\a_0_load_mid2_reg_8096_reg[7]_rep_n_3 ,\a_0_load_mid2_reg_8096_reg[6]_rep_n_3 ,\a_0_load_mid2_reg_8096_reg[5]_rep_n_3 ,\a_0_load_mid2_reg_8096_reg[4]_rep_n_3 ,\a_0_load_mid2_reg_8096_reg[3]_rep_n_3 ,\a_0_load_mid2_reg_8096_reg[2]_rep_n_3 ,\a_0_load_mid2_reg_8096_reg[1]_rep_n_3 }),
        .DIADI({b_35_U_n_19,b_35_U_n_20,b_35_U_n_21,b_35_U_n_22,b_35_U_n_23,b_35_U_n_24,b_35_U_n_25,b_35_U_n_26}),
        .DOADO(a_29_q0),
        .DOBDO({a_29_U_n_11,a_29_U_n_12,a_29_U_n_13,a_29_U_n_14,a_29_U_n_15,a_29_U_n_16,a_29_U_n_17,a_29_U_n_18}),
        .INPUT_STREAM_data_V_0_sel2(INPUT_STREAM_data_V_0_sel2),
        .a_13_ce0(a_13_ce0),
        .ap_clk(ap_clk),
        .ram_reg(a_28_U_n_19),
        .ram_reg_0(a_31_U_n_19),
        .ram_reg_1(a_79_U_n_38));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_99 a_2_U
       (.ADDRARDADDR(a_0_address0),
        .DIADI({b_0_U_n_19,b_0_U_n_20,b_0_U_n_21,b_0_U_n_22,b_0_U_n_23,b_0_U_n_24,b_0_U_n_25,b_0_U_n_26}),
        .DOADO({a_2_U_n_3,a_2_U_n_4,a_2_U_n_5,a_2_U_n_6,a_2_U_n_7,a_2_U_n_8,a_2_U_n_9,a_2_U_n_10}),
        .DOBDO(a_2_q1),
        .INPUT_STREAM_data_V_0_sel2(INPUT_STREAM_data_V_0_sel2),
        .a_0_ce0(a_0_ce0),
        .ap_clk(ap_clk),
        .ram_reg(a_64_U_n_20),
        .ram_reg_0(a_3_U_n_19),
        .ram_reg_1(a_79_U_n_37),
        .tmp_8_mid2_v_fu_6474_p3(tmp_8_mid2_v_fu_6474_p3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_100 a_30_U
       (.ADDRARDADDR(a_0_address0),
        .DIADI({b_20_U_n_19,b_20_U_n_20,b_20_U_n_21,b_20_U_n_22,b_20_U_n_23,b_20_U_n_24,b_20_U_n_25,b_20_U_n_26}),
        .DOADO(a_30_q0),
        .DOBDO({a_30_U_n_11,a_30_U_n_12,a_30_U_n_13,a_30_U_n_14,a_30_U_n_15,a_30_U_n_16,a_30_U_n_17,a_30_U_n_18}),
        .INPUT_STREAM_data_V_0_sel2(INPUT_STREAM_data_V_0_sel2),
        .a_0_ce0(a_0_ce0),
        .ap_clk(ap_clk),
        .ram_reg(a_64_U_n_20),
        .ram_reg_0(a_31_U_n_19),
        .ram_reg_1(a_79_U_n_37),
        .tmp_8_mid2_v_fu_6474_p3(tmp_8_mid2_v_fu_6474_p3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_101 a_31_U
       (.ADDRARDADDR(a_0_address0),
        .DIADI({b_20_U_n_19,b_20_U_n_20,b_20_U_n_21,b_20_U_n_22,b_20_U_n_23,b_20_U_n_24,b_20_U_n_25,b_20_U_n_26}),
        .DOADO(a_31_q0),
        .DOBDO(a_31_q1),
        .INPUT_STREAM_data_V_0_sel2(INPUT_STREAM_data_V_0_sel2),
        .Q(j_0_i_reg_5810[7:1]),
        .a_0_ce0(a_0_ce0),
        .ap_clk(ap_clk),
        .exitcond4_i_fu_6102_p2(exitcond4_i_fu_6102_p2),
        .\j_0_i_reg_5810_reg[4] (a_31_U_n_19),
        .ram_reg(a_64_U_n_20),
        .tmp_8_mid2_v_fu_6474_p3(tmp_8_mid2_v_fu_6474_p3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_102 a_32_U
       (.ADDRARDADDR(a_0_address0),
        .ADDRBWRADDR({\a_0_load_mid2_reg_8096_reg[8]_rep_n_3 ,\a_0_load_mid2_reg_8096_reg[7]_rep_n_3 ,\a_0_load_mid2_reg_8096_reg[6]_rep_n_3 ,\a_0_load_mid2_reg_8096_reg[5]_rep_n_3 ,\a_0_load_mid2_reg_8096_reg[4]_rep_n_3 ,\a_0_load_mid2_reg_8096_reg[3]_rep_n_3 ,\a_0_load_mid2_reg_8096_reg[2]_rep_n_3 ,\a_0_load_mid2_reg_8096_reg[1]_rep_n_3 }),
        .DIADI({b_20_U_n_19,b_20_U_n_20,b_20_U_n_21,b_20_U_n_22,b_20_U_n_23,b_20_U_n_24,b_20_U_n_25,b_20_U_n_26}),
        .DOADO({a_32_U_n_3,a_32_U_n_4,a_32_U_n_5,a_32_U_n_6,a_32_U_n_7,a_32_U_n_8,a_32_U_n_9,a_32_U_n_10}),
        .DOBDO(a_32_q1),
        .INPUT_STREAM_data_V_0_sel2(INPUT_STREAM_data_V_0_sel2),
        .a_0_ce0(a_0_ce0),
        .ap_clk(ap_clk),
        .ram_reg(b_62_U_n_19),
        .ram_reg_0(a_35_U_n_19),
        .ram_reg_1(a_79_U_n_39));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_103 a_33_U
       (.ADDRARDADDR(a_13_address0),
        .ADDRBWRADDR({\a_0_load_mid2_reg_8096_reg[8]_rep_n_3 ,\a_0_load_mid2_reg_8096_reg[7]_rep_n_3 ,\a_0_load_mid2_reg_8096_reg[6]_rep_n_3 ,\a_0_load_mid2_reg_8096_reg[5]_rep_n_3 ,\a_0_load_mid2_reg_8096_reg[4]_rep_n_3 ,\a_0_load_mid2_reg_8096_reg[3]_rep_n_3 ,\a_0_load_mid2_reg_8096_reg[2]_rep_n_3 ,\a_0_load_mid2_reg_8096_reg[1]_rep_n_3 }),
        .DIADI({b_20_U_n_19,b_20_U_n_20,b_20_U_n_21,b_20_U_n_22,b_20_U_n_23,b_20_U_n_24,b_20_U_n_25,b_20_U_n_26}),
        .DOADO({a_33_U_n_3,a_33_U_n_4,a_33_U_n_5,a_33_U_n_6,a_33_U_n_7,a_33_U_n_8,a_33_U_n_9,a_33_U_n_10}),
        .DOBDO(a_33_q1),
        .INPUT_STREAM_data_V_0_sel2(INPUT_STREAM_data_V_0_sel2),
        .a_13_ce0(a_13_ce0),
        .ap_clk(ap_clk),
        .ram_reg(a_28_U_n_19),
        .ram_reg_0(a_35_U_n_19),
        .ram_reg_1(a_79_U_n_38));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_104 a_34_U
       (.ADDRARDADDR(a_0_address0),
        .DIADI({b_20_U_n_19,b_20_U_n_20,b_20_U_n_21,b_20_U_n_22,b_20_U_n_23,b_20_U_n_24,b_20_U_n_25,b_20_U_n_26}),
        .DOADO(a_34_q0),
        .DOBDO({a_34_U_n_11,a_34_U_n_12,a_34_U_n_13,a_34_U_n_14,a_34_U_n_15,a_34_U_n_16,a_34_U_n_17,a_34_U_n_18}),
        .INPUT_STREAM_data_V_0_sel2(INPUT_STREAM_data_V_0_sel2),
        .a_0_ce0(a_0_ce0),
        .ap_clk(ap_clk),
        .ram_reg(a_64_U_n_20),
        .ram_reg_0(a_35_U_n_19),
        .ram_reg_1(a_79_U_n_37),
        .tmp_8_mid2_v_fu_6474_p3(tmp_8_mid2_v_fu_6474_p3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_105 a_35_U
       (.ADDRARDADDR(a_13_address0),
        .ADDRBWRADDR({\a_0_load_mid2_reg_8096_reg[8]_rep_n_3 ,\a_0_load_mid2_reg_8096_reg[7]_rep_n_3 ,\a_0_load_mid2_reg_8096_reg[6]_rep_n_3 ,\a_0_load_mid2_reg_8096_reg[5]_rep_n_3 ,\a_0_load_mid2_reg_8096_reg[4]_rep_n_3 ,\a_0_load_mid2_reg_8096_reg[3]_rep_n_3 ,\a_0_load_mid2_reg_8096_reg[2]_rep_n_3 ,\a_0_load_mid2_reg_8096_reg[1]_rep_n_3 }),
        .DIADI({b_35_U_n_19,b_35_U_n_20,b_35_U_n_21,b_35_U_n_22,b_35_U_n_23,b_35_U_n_24,b_35_U_n_25,b_35_U_n_26}),
        .DOADO(a_35_q0),
        .DOBDO({a_35_U_n_11,a_35_U_n_12,a_35_U_n_13,a_35_U_n_14,a_35_U_n_15,a_35_U_n_16,a_35_U_n_17,a_35_U_n_18}),
        .INPUT_STREAM_data_V_0_sel2(INPUT_STREAM_data_V_0_sel2),
        .Q(j_0_i_reg_5810[7:1]),
        .a_13_ce0(a_13_ce0),
        .ap_clk(ap_clk),
        .exitcond4_i_fu_6102_p2(exitcond4_i_fu_6102_p2),
        .\j_0_i_reg_5810_reg[4] (a_35_U_n_19),
        .ram_reg(a_28_U_n_19));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_106 a_36_U
       (.ADDRARDADDR(a_13_address0),
        .ADDRBWRADDR({\a_0_load_mid2_reg_8096_reg[8]_rep_n_3 ,\a_0_load_mid2_reg_8096_reg[7]_rep_n_3 ,\a_0_load_mid2_reg_8096_reg[6]_rep_n_3 ,\a_0_load_mid2_reg_8096_reg[5]_rep_n_3 ,\a_0_load_mid2_reg_8096_reg[4]_rep_n_3 ,\a_0_load_mid2_reg_8096_reg[3]_rep_n_3 ,\a_0_load_mid2_reg_8096_reg[2]_rep_n_3 ,\a_0_load_mid2_reg_8096_reg[1]_rep_n_3 }),
        .DIADI({b_35_U_n_19,b_35_U_n_20,b_35_U_n_21,b_35_U_n_22,b_35_U_n_23,b_35_U_n_24,b_35_U_n_25,b_35_U_n_26}),
        .DOADO(a_36_q0),
        .DOBDO(a_36_q1),
        .INPUT_STREAM_data_V_0_sel2(INPUT_STREAM_data_V_0_sel2),
        .a_13_ce0(a_13_ce0),
        .ap_clk(ap_clk),
        .ram_reg(a_28_U_n_19),
        .ram_reg_0(a_39_U_n_19),
        .ram_reg_1(a_79_U_n_39));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_107 a_37_U
       (.ADDRARDADDR(a_13_address0),
        .ADDRBWRADDR({\a_0_load_mid2_reg_8096_reg[8]_rep_n_3 ,\a_0_load_mid2_reg_8096_reg[7]_rep_n_3 ,\a_0_load_mid2_reg_8096_reg[6]_rep_n_3 ,\a_0_load_mid2_reg_8096_reg[5]_rep_n_3 ,\a_0_load_mid2_reg_8096_reg[4]_rep_n_3 ,\a_0_load_mid2_reg_8096_reg[3]_rep_n_3 ,\a_0_load_mid2_reg_8096_reg[2]_rep_n_3 ,\a_0_load_mid2_reg_8096_reg[1]_rep_n_3 }),
        .DIADI({b_35_U_n_19,b_35_U_n_20,b_35_U_n_21,b_35_U_n_22,b_35_U_n_23,b_35_U_n_24,b_35_U_n_25,b_35_U_n_26}),
        .DOADO({a_37_U_n_3,a_37_U_n_4,a_37_U_n_5,a_37_U_n_6,a_37_U_n_7,a_37_U_n_8,a_37_U_n_9,a_37_U_n_10}),
        .DOBDO(a_37_q1),
        .INPUT_STREAM_data_V_0_sel2(INPUT_STREAM_data_V_0_sel2),
        .a_13_ce0(a_13_ce0),
        .ap_clk(ap_clk),
        .ram_reg(a_28_U_n_19),
        .ram_reg_0(a_39_U_n_19),
        .ram_reg_1(a_79_U_n_38));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_108 a_38_U
       (.ADDRARDADDR(a_13_address0),
        .ADDRBWRADDR({\a_0_load_mid2_reg_8096_reg[8]_rep_n_3 ,\a_0_load_mid2_reg_8096_reg[7]_rep_n_3 ,\a_0_load_mid2_reg_8096_reg[6]_rep_n_3 ,\a_0_load_mid2_reg_8096_reg[5]_rep_n_3 ,\a_0_load_mid2_reg_8096_reg[4]_rep_n_3 ,\a_0_load_mid2_reg_8096_reg[3]_rep_n_3 ,\a_0_load_mid2_reg_8096_reg[2]_rep_n_3 ,\a_0_load_mid2_reg_8096_reg[1]_rep_n_3 }),
        .DIADI({b_35_U_n_19,b_35_U_n_20,b_35_U_n_21,b_35_U_n_22,b_35_U_n_23,b_35_U_n_24,b_35_U_n_25,b_35_U_n_26}),
        .DOADO({a_38_U_n_3,a_38_U_n_4,a_38_U_n_5,a_38_U_n_6,a_38_U_n_7,a_38_U_n_8,a_38_U_n_9,a_38_U_n_10}),
        .DOBDO(a_38_q1),
        .INPUT_STREAM_data_V_0_sel2(INPUT_STREAM_data_V_0_sel2),
        .a_13_ce0(a_13_ce0),
        .ap_clk(ap_clk),
        .ram_reg(a_28_U_n_19),
        .ram_reg_0(a_39_U_n_19),
        .ram_reg_1(a_79_U_n_37));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_109 a_39_U
       (.ADDRARDADDR(a_13_address0),
        .ADDRBWRADDR({\a_0_load_mid2_reg_8096_reg[8]_rep_n_3 ,\a_0_load_mid2_reg_8096_reg[7]_rep_n_3 ,\a_0_load_mid2_reg_8096_reg[6]_rep_n_3 ,\a_0_load_mid2_reg_8096_reg[5]_rep_n_3 ,\a_0_load_mid2_reg_8096_reg[4]_rep_n_3 ,\a_0_load_mid2_reg_8096_reg[3]_rep_n_3 ,\a_0_load_mid2_reg_8096_reg[2]_rep_n_3 ,\a_0_load_mid2_reg_8096_reg[1]_rep_n_3 }),
        .DIADI({b_35_U_n_19,b_35_U_n_20,b_35_U_n_21,b_35_U_n_22,b_35_U_n_23,b_35_U_n_24,b_35_U_n_25,b_35_U_n_26}),
        .DOADO(a_39_q0),
        .DOBDO({a_39_U_n_11,a_39_U_n_12,a_39_U_n_13,a_39_U_n_14,a_39_U_n_15,a_39_U_n_16,a_39_U_n_17,a_39_U_n_18}),
        .INPUT_STREAM_data_V_0_sel2(INPUT_STREAM_data_V_0_sel2),
        .Q(j_0_i_reg_5810[7:1]),
        .a_13_ce0(a_13_ce0),
        .ap_clk(ap_clk),
        .exitcond4_i_fu_6102_p2(exitcond4_i_fu_6102_p2),
        .\j_0_i_reg_5810_reg[4] (a_39_U_n_19),
        .ram_reg(a_28_U_n_19));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_110 a_3_U
       (.ADDRARDADDR(a_0_address0),
        .DIADI({b_0_U_n_19,b_0_U_n_20,b_0_U_n_21,b_0_U_n_22,b_0_U_n_23,b_0_U_n_24,b_0_U_n_25,b_0_U_n_26}),
        .DOADO({a_3_U_n_3,a_3_U_n_4,a_3_U_n_5,a_3_U_n_6,a_3_U_n_7,a_3_U_n_8,a_3_U_n_9,a_3_U_n_10}),
        .DOBDO(a_3_q1),
        .INPUT_STREAM_data_V_0_sel2(INPUT_STREAM_data_V_0_sel2),
        .Q(j_0_i_reg_5810[7:1]),
        .a_0_ce0(a_0_ce0),
        .ap_clk(ap_clk),
        .exitcond4_i_fu_6102_p2(exitcond4_i_fu_6102_p2),
        .\j_0_i_reg_5810_reg[4] (a_3_U_n_19),
        .ram_reg(a_64_U_n_20),
        .tmp_8_mid2_v_fu_6474_p3(tmp_8_mid2_v_fu_6474_p3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_111 a_40_U
       (.ADDRARDADDR(a_0_address0),
        .DIADI({b_20_U_n_19,b_20_U_n_20,b_20_U_n_21,b_20_U_n_22,b_20_U_n_23,b_20_U_n_24,b_20_U_n_25,b_20_U_n_26}),
        .DOADO(a_40_q0),
        .DOBDO({a_40_U_n_11,a_40_U_n_12,a_40_U_n_13,a_40_U_n_14,a_40_U_n_15,a_40_U_n_16,a_40_U_n_17,a_40_U_n_18}),
        .INPUT_STREAM_data_V_0_sel2(INPUT_STREAM_data_V_0_sel2),
        .a_0_ce0(a_0_ce0),
        .ap_clk(ap_clk),
        .ram_reg(a_64_U_n_20),
        .ram_reg_0(a_43_U_n_19),
        .ram_reg_1(a_79_U_n_39),
        .tmp_8_mid2_v_fu_6474_p3(tmp_8_mid2_v_fu_6474_p3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_112 a_41_U
       (.ADDRARDADDR(a_0_address0),
        .DIADI({b_20_U_n_19,b_20_U_n_20,b_20_U_n_21,b_20_U_n_22,b_20_U_n_23,b_20_U_n_24,b_20_U_n_25,b_20_U_n_26}),
        .DOADO(a_41_q0),
        .DOBDO(a_41_q1),
        .INPUT_STREAM_data_V_0_sel2(INPUT_STREAM_data_V_0_sel2),
        .a_0_ce0(a_0_ce0),
        .ap_clk(ap_clk),
        .ram_reg(a_64_U_n_20),
        .ram_reg_0(a_43_U_n_19),
        .ram_reg_1(a_79_U_n_38),
        .tmp_8_mid2_v_fu_6474_p3(tmp_8_mid2_v_fu_6474_p3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_113 a_42_U
       (.ADDRARDADDR(a_0_address0),
        .ADDRBWRADDR({\a_0_load_mid2_reg_8096_reg[8]_rep_n_3 ,\a_0_load_mid2_reg_8096_reg[7]_rep_n_3 ,\a_0_load_mid2_reg_8096_reg[6]_rep_n_3 ,\a_0_load_mid2_reg_8096_reg[5]_rep_n_3 ,\a_0_load_mid2_reg_8096_reg[4]_rep_n_3 ,\a_0_load_mid2_reg_8096_reg[3]_rep_n_3 ,\a_0_load_mid2_reg_8096_reg[2]_rep_n_3 ,\a_0_load_mid2_reg_8096_reg[1]_rep_n_3 }),
        .DIADI({b_20_U_n_19,b_20_U_n_20,b_20_U_n_21,b_20_U_n_22,b_20_U_n_23,b_20_U_n_24,b_20_U_n_25,b_20_U_n_26}),
        .DOADO({a_42_U_n_3,a_42_U_n_4,a_42_U_n_5,a_42_U_n_6,a_42_U_n_7,a_42_U_n_8,a_42_U_n_9,a_42_U_n_10}),
        .DOBDO(a_42_q1),
        .INPUT_STREAM_data_V_0_sel2(INPUT_STREAM_data_V_0_sel2),
        .a_0_ce0(a_0_ce0),
        .ap_clk(ap_clk),
        .ram_reg(b_62_U_n_19),
        .ram_reg_0(a_43_U_n_19),
        .ram_reg_1(a_79_U_n_37));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_114 a_43_U
       (.ADDRARDADDR(a_13_address0),
        .ADDRBWRADDR({\a_0_load_mid2_reg_8096_reg[8]_rep_n_3 ,\a_0_load_mid2_reg_8096_reg[7]_rep_n_3 ,\a_0_load_mid2_reg_8096_reg[6]_rep_n_3 ,\a_0_load_mid2_reg_8096_reg[5]_rep_n_3 ,\a_0_load_mid2_reg_8096_reg[4]_rep_n_3 ,\a_0_load_mid2_reg_8096_reg[3]_rep_n_3 ,\a_0_load_mid2_reg_8096_reg[2]_rep_n_3 ,\a_0_load_mid2_reg_8096_reg[1]_rep_n_3 }),
        .DIADI({b_20_U_n_19,b_20_U_n_20,b_20_U_n_21,b_20_U_n_22,b_20_U_n_23,b_20_U_n_24,b_20_U_n_25,b_20_U_n_26}),
        .DOADO({a_43_U_n_3,a_43_U_n_4,a_43_U_n_5,a_43_U_n_6,a_43_U_n_7,a_43_U_n_8,a_43_U_n_9,a_43_U_n_10}),
        .DOBDO(a_43_q1),
        .INPUT_STREAM_data_V_0_sel2(INPUT_STREAM_data_V_0_sel2),
        .Q(j_0_i_reg_5810[7:1]),
        .a_13_ce0(a_13_ce0),
        .ap_clk(ap_clk),
        .exitcond4_i_fu_6102_p2(exitcond4_i_fu_6102_p2),
        .\j_0_i_reg_5810_reg[3] (a_43_U_n_19),
        .ram_reg(a_28_U_n_19));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_115 a_44_U
       (.ADDRARDADDR(a_0_address0),
        .DIADI({b_20_U_n_19,b_20_U_n_20,b_20_U_n_21,b_20_U_n_22,b_20_U_n_23,b_20_U_n_24,b_20_U_n_25,b_20_U_n_26}),
        .DOADO(a_44_q0),
        .DOBDO({a_44_U_n_11,a_44_U_n_12,a_44_U_n_13,a_44_U_n_14,a_44_U_n_15,a_44_U_n_16,a_44_U_n_17,a_44_U_n_18}),
        .INPUT_STREAM_data_V_0_sel2(INPUT_STREAM_data_V_0_sel2),
        .a_0_ce0(a_0_ce0),
        .ap_clk(ap_clk),
        .ram_reg(a_64_U_n_20),
        .ram_reg_0(a_47_U_n_19),
        .ram_reg_1(a_79_U_n_39),
        .tmp_8_mid2_v_fu_6474_p3(tmp_8_mid2_v_fu_6474_p3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_116 a_45_U
       (.ADDRARDADDR(a_13_address0),
        .ADDRBWRADDR(a_0_load_mid2_reg_8096),
        .DIADI({b_50_U_n_19,b_50_U_n_20,b_50_U_n_21,b_50_U_n_22,b_50_U_n_23,b_50_U_n_24,b_50_U_n_25,b_50_U_n_26}),
        .DOADO(a_45_q0),
        .DOBDO({a_45_U_n_11,a_45_U_n_12,a_45_U_n_13,a_45_U_n_14,a_45_U_n_15,a_45_U_n_16,a_45_U_n_17,a_45_U_n_18}),
        .INPUT_STREAM_data_V_0_sel2(INPUT_STREAM_data_V_0_sel2),
        .a_13_ce0(a_13_ce0),
        .ap_clk(ap_clk),
        .ram_reg(a_28_U_n_19),
        .ram_reg_0(a_47_U_n_19),
        .ram_reg_1(a_79_U_n_38));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_117 a_46_U
       (.ADDRARDADDR(a_13_address0),
        .ADDRBWRADDR(a_0_load_mid2_reg_8096),
        .DIADI({b_50_U_n_19,b_50_U_n_20,b_50_U_n_21,b_50_U_n_22,b_50_U_n_23,b_50_U_n_24,b_50_U_n_25,b_50_U_n_26}),
        .DOADO(a_46_q0),
        .DOBDO(a_46_q1),
        .INPUT_STREAM_data_V_0_sel2(INPUT_STREAM_data_V_0_sel2),
        .a_13_ce0(a_13_ce0),
        .ap_clk(ap_clk),
        .ram_reg(a_28_U_n_19),
        .ram_reg_0(a_47_U_n_19),
        .ram_reg_1(a_79_U_n_37));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_118 a_47_U
       (.ADDRARDADDR(a_13_address0),
        .ADDRBWRADDR(a_0_load_mid2_reg_8096),
        .DIADI({b_50_U_n_19,b_50_U_n_20,b_50_U_n_21,b_50_U_n_22,b_50_U_n_23,b_50_U_n_24,b_50_U_n_25,b_50_U_n_26}),
        .DOADO({a_47_U_n_3,a_47_U_n_4,a_47_U_n_5,a_47_U_n_6,a_47_U_n_7,a_47_U_n_8,a_47_U_n_9,a_47_U_n_10}),
        .DOBDO(a_47_q1),
        .INPUT_STREAM_data_V_0_sel2(INPUT_STREAM_data_V_0_sel2),
        .Q(j_0_i_reg_5810[7:1]),
        .a_13_ce0(a_13_ce0),
        .ap_clk(ap_clk),
        .exitcond4_i_fu_6102_p2(exitcond4_i_fu_6102_p2),
        .\j_0_i_reg_5810_reg[4] (a_47_U_n_19),
        .ram_reg(a_28_U_n_19));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_119 a_48_U
       (.ADDRARDADDR(a_13_address0),
        .ADDRBWRADDR(a_0_load_mid2_reg_8096),
        .DIADI({b_50_U_n_19,b_50_U_n_20,b_50_U_n_21,b_50_U_n_22,b_50_U_n_23,b_50_U_n_24,b_50_U_n_25,b_50_U_n_26}),
        .DOADO({a_48_U_n_3,a_48_U_n_4,a_48_U_n_5,a_48_U_n_6,a_48_U_n_7,a_48_U_n_8,a_48_U_n_9,a_48_U_n_10}),
        .DOBDO(a_48_q1),
        .INPUT_STREAM_data_V_0_sel2(INPUT_STREAM_data_V_0_sel2),
        .a_13_ce0(a_13_ce0),
        .ap_clk(ap_clk),
        .ram_reg(a_28_U_n_19),
        .ram_reg_0(a_79_U_n_35),
        .ram_reg_1(a_79_U_n_39));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_120 a_49_U
       (.ADDRARDADDR(a_13_address0),
        .ADDRBWRADDR(a_0_load_mid2_reg_8096),
        .DIADI({b_50_U_n_19,b_50_U_n_20,b_50_U_n_21,b_50_U_n_22,b_50_U_n_23,b_50_U_n_24,b_50_U_n_25,b_50_U_n_26}),
        .DOADO(a_49_q0),
        .DOBDO({a_49_U_n_11,a_49_U_n_12,a_49_U_n_13,a_49_U_n_14,a_49_U_n_15,a_49_U_n_16,a_49_U_n_17,a_49_U_n_18}),
        .INPUT_STREAM_data_V_0_sel2(INPUT_STREAM_data_V_0_sel2),
        .a_13_ce0(a_13_ce0),
        .ap_clk(ap_clk),
        .ram_reg(a_28_U_n_19),
        .ram_reg_0(a_79_U_n_35),
        .ram_reg_1(a_79_U_n_38));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_121 a_4_U
       (.ADDRARDADDR(a_0_address0),
        .DIADI({b_0_U_n_19,b_0_U_n_20,b_0_U_n_21,b_0_U_n_22,b_0_U_n_23,b_0_U_n_24,b_0_U_n_25,b_0_U_n_26}),
        .DOADO(a_4_q0),
        .DOBDO({a_4_U_n_11,a_4_U_n_12,a_4_U_n_13,a_4_U_n_14,a_4_U_n_15,a_4_U_n_16,a_4_U_n_17,a_4_U_n_18}),
        .INPUT_STREAM_data_V_0_sel2(INPUT_STREAM_data_V_0_sel2),
        .a_0_ce0(a_0_ce0),
        .ap_clk(ap_clk),
        .ram_reg(a_64_U_n_20),
        .ram_reg_0(a_7_U_n_19),
        .ram_reg_1(a_79_U_n_39),
        .tmp_8_mid2_v_fu_6474_p3(tmp_8_mid2_v_fu_6474_p3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_122 a_50_U
       (.ADDRARDADDR(a_13_address0),
        .ADDRBWRADDR(a_0_load_mid2_reg_8096),
        .DIADI({b_50_U_n_19,b_50_U_n_20,b_50_U_n_21,b_50_U_n_22,b_50_U_n_23,b_50_U_n_24,b_50_U_n_25,b_50_U_n_26}),
        .DOADO(a_50_q0),
        .DOBDO({a_50_U_n_11,a_50_U_n_12,a_50_U_n_13,a_50_U_n_14,a_50_U_n_15,a_50_U_n_16,a_50_U_n_17,a_50_U_n_18}),
        .INPUT_STREAM_data_V_0_sel2(INPUT_STREAM_data_V_0_sel2),
        .a_13_ce0(a_13_ce0),
        .ap_clk(ap_clk),
        .ram_reg(a_28_U_n_19),
        .ram_reg_0(a_79_U_n_35),
        .ram_reg_1(a_79_U_n_37));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_123 a_51_U
       (.ADDRARDADDR(a_13_address0),
        .ADDRBWRADDR(a_0_load_mid2_reg_8096),
        .DIADI({b_50_U_n_19,b_50_U_n_20,b_50_U_n_21,b_50_U_n_22,b_50_U_n_23,b_50_U_n_24,b_50_U_n_25,b_50_U_n_26}),
        .DOADO(a_51_q0),
        .DOBDO(a_51_q1),
        .INPUT_STREAM_data_V_0_sel2(INPUT_STREAM_data_V_0_sel2),
        .Q(j_0_i_reg_5810[2:1]),
        .a_13_ce0(a_13_ce0),
        .ap_clk(ap_clk),
        .exitcond4_i_fu_6102_p2(exitcond4_i_fu_6102_p2),
        .ram_reg(a_28_U_n_19),
        .ram_reg_0(a_79_U_n_35));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_124 a_52_U
       (.ADDRARDADDR(a_13_address0),
        .ADDRBWRADDR(a_0_load_mid2_reg_8096),
        .DIADI({b_50_U_n_19,b_50_U_n_20,b_50_U_n_21,b_50_U_n_22,b_50_U_n_23,b_50_U_n_24,b_50_U_n_25,b_50_U_n_26}),
        .DOADO({a_52_U_n_3,a_52_U_n_4,a_52_U_n_5,a_52_U_n_6,a_52_U_n_7,a_52_U_n_8,a_52_U_n_9,a_52_U_n_10}),
        .DOBDO(a_52_q1),
        .INPUT_STREAM_data_V_0_sel2(INPUT_STREAM_data_V_0_sel2),
        .a_13_ce0(a_13_ce0),
        .ap_clk(ap_clk),
        .ram_reg(a_28_U_n_19),
        .ram_reg_0(a_55_U_n_19),
        .ram_reg_1(a_79_U_n_39));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_125 a_53_U
       (.ADDRARDADDR(a_13_address0),
        .ADDRBWRADDR(a_0_load_mid2_reg_8096),
        .DIADI({b_50_U_n_19,b_50_U_n_20,b_50_U_n_21,b_50_U_n_22,b_50_U_n_23,b_50_U_n_24,b_50_U_n_25,b_50_U_n_26}),
        .DOADO({a_53_U_n_3,a_53_U_n_4,a_53_U_n_5,a_53_U_n_6,a_53_U_n_7,a_53_U_n_8,a_53_U_n_9,a_53_U_n_10}),
        .DOBDO(a_53_q1),
        .INPUT_STREAM_data_V_0_sel2(INPUT_STREAM_data_V_0_sel2),
        .a_13_ce0(a_13_ce0),
        .ap_clk(ap_clk),
        .ram_reg(a_28_U_n_19),
        .ram_reg_0(a_55_U_n_19),
        .ram_reg_1(a_79_U_n_38));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_126 a_54_U
       (.ADDRARDADDR(a_13_address0),
        .ADDRBWRADDR(a_0_load_mid2_reg_8096),
        .DIADI({b_50_U_n_19,b_50_U_n_20,b_50_U_n_21,b_50_U_n_22,b_50_U_n_23,b_50_U_n_24,b_50_U_n_25,b_50_U_n_26}),
        .DOADO(a_54_q0),
        .DOBDO({a_54_U_n_11,a_54_U_n_12,a_54_U_n_13,a_54_U_n_14,a_54_U_n_15,a_54_U_n_16,a_54_U_n_17,a_54_U_n_18}),
        .INPUT_STREAM_data_V_0_sel2(INPUT_STREAM_data_V_0_sel2),
        .a_13_ce0(a_13_ce0),
        .ap_clk(ap_clk),
        .ram_reg(a_28_U_n_19),
        .ram_reg_0(a_55_U_n_19),
        .ram_reg_1(a_79_U_n_37));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_127 a_55_U
       (.ADDRARDADDR(a_13_address0),
        .ADDRBWRADDR(a_0_load_mid2_reg_8096),
        .DIADI({b_50_U_n_19,b_50_U_n_20,b_50_U_n_21,b_50_U_n_22,b_50_U_n_23,b_50_U_n_24,b_50_U_n_25,b_50_U_n_26}),
        .DOADO(a_55_q0),
        .DOBDO({a_55_U_n_11,a_55_U_n_12,a_55_U_n_13,a_55_U_n_14,a_55_U_n_15,a_55_U_n_16,a_55_U_n_17,a_55_U_n_18}),
        .INPUT_STREAM_data_V_0_sel2(INPUT_STREAM_data_V_0_sel2),
        .Q(j_0_i_reg_5810[7:1]),
        .a_13_ce0(a_13_ce0),
        .ap_clk(ap_clk),
        .exitcond4_i_fu_6102_p2(exitcond4_i_fu_6102_p2),
        .\j_0_i_reg_5810_reg[4] (a_55_U_n_19),
        .ram_reg(a_28_U_n_19));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_128 a_56_U
       (.ADDRARDADDR(a_13_address0),
        .ADDRBWRADDR(a_0_load_mid2_reg_8096),
        .DIADI({b_50_U_n_19,b_50_U_n_20,b_50_U_n_21,b_50_U_n_22,b_50_U_n_23,b_50_U_n_24,b_50_U_n_25,b_50_U_n_26}),
        .DOADO(a_56_q0),
        .DOBDO(a_56_q1),
        .INPUT_STREAM_data_V_0_sel2(INPUT_STREAM_data_V_0_sel2),
        .a_13_ce0(a_13_ce0),
        .ap_clk(ap_clk),
        .ram_reg(a_28_U_n_19),
        .ram_reg_0(a_59_U_n_19),
        .ram_reg_1(a_79_U_n_39));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_129 a_57_U
       (.ADDRARDADDR(a_13_address0),
        .ADDRBWRADDR(a_0_load_mid2_reg_8096),
        .DIADI({b_50_U_n_19,b_50_U_n_20,b_50_U_n_21,b_50_U_n_22,b_50_U_n_23,b_50_U_n_24,b_50_U_n_25,b_50_U_n_26}),
        .DOADO({a_57_U_n_3,a_57_U_n_4,a_57_U_n_5,a_57_U_n_6,a_57_U_n_7,a_57_U_n_8,a_57_U_n_9,a_57_U_n_10}),
        .DOBDO(a_57_q1),
        .INPUT_STREAM_data_V_0_sel2(INPUT_STREAM_data_V_0_sel2),
        .a_13_ce0(a_13_ce0),
        .ap_clk(ap_clk),
        .ram_reg(a_28_U_n_19),
        .ram_reg_0(a_59_U_n_19),
        .ram_reg_1(a_79_U_n_38));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_130 a_58_U
       (.ADDRARDADDR(a_13_address0),
        .ADDRBWRADDR(a_0_load_mid2_reg_8096),
        .DIADI({b_50_U_n_19,b_50_U_n_20,b_50_U_n_21,b_50_U_n_22,b_50_U_n_23,b_50_U_n_24,b_50_U_n_25,b_50_U_n_26}),
        .DOADO({a_58_U_n_3,a_58_U_n_4,a_58_U_n_5,a_58_U_n_6,a_58_U_n_7,a_58_U_n_8,a_58_U_n_9,a_58_U_n_10}),
        .DOBDO(a_58_q1),
        .INPUT_STREAM_data_V_0_sel2(INPUT_STREAM_data_V_0_sel2),
        .a_13_ce0(a_13_ce0),
        .ap_clk(ap_clk),
        .ram_reg(a_64_U_n_42),
        .ram_reg_0(a_59_U_n_19),
        .ram_reg_1(a_79_U_n_37));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_131 a_59_U
       (.ADDRARDADDR(a_13_address0),
        .ADDRBWRADDR(a_0_load_mid2_reg_8096),
        .DIADI({b_50_U_n_19,b_50_U_n_20,b_50_U_n_21,b_50_U_n_22,b_50_U_n_23,b_50_U_n_24,b_50_U_n_25,b_50_U_n_26}),
        .DOADO(a_59_q0),
        .DOBDO({a_59_U_n_11,a_59_U_n_12,a_59_U_n_13,a_59_U_n_14,a_59_U_n_15,a_59_U_n_16,a_59_U_n_17,a_59_U_n_18}),
        .INPUT_STREAM_data_V_0_sel2(INPUT_STREAM_data_V_0_sel2),
        .Q(j_0_i_reg_5810[7:1]),
        .a_13_ce0(a_13_ce0),
        .ap_clk(ap_clk),
        .exitcond4_i_fu_6102_p2(exitcond4_i_fu_6102_p2),
        .\j_0_i_reg_5810_reg[3] (a_59_U_n_19),
        .ram_reg(a_64_U_n_42));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_132 a_5_U
       (.ADDRARDADDR(a_0_address0),
        .DIADI({b_0_U_n_19,b_0_U_n_20,b_0_U_n_21,b_0_U_n_22,b_0_U_n_23,b_0_U_n_24,b_0_U_n_25,b_0_U_n_26}),
        .DOADO(a_5_q0),
        .DOBDO({a_5_U_n_11,a_5_U_n_12,a_5_U_n_13,a_5_U_n_14,a_5_U_n_15,a_5_U_n_16,a_5_U_n_17,a_5_U_n_18}),
        .INPUT_STREAM_data_V_0_sel2(INPUT_STREAM_data_V_0_sel2),
        .a_0_ce0(a_0_ce0),
        .ap_clk(ap_clk),
        .ram_reg(a_64_U_n_20),
        .ram_reg_0(a_7_U_n_19),
        .ram_reg_1(a_79_U_n_38),
        .tmp_8_mid2_v_fu_6474_p3(tmp_8_mid2_v_fu_6474_p3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_133 a_60_U
       (.ADDRARDADDR(a_0_address0),
        .DIADI({b_20_U_n_19,b_20_U_n_20,b_20_U_n_21,b_20_U_n_22,b_20_U_n_23,b_20_U_n_24,b_20_U_n_25,b_20_U_n_26}),
        .DOADO(a_60_q0),
        .DOBDO({a_60_U_n_11,a_60_U_n_12,a_60_U_n_13,a_60_U_n_14,a_60_U_n_15,a_60_U_n_16,a_60_U_n_17,a_60_U_n_18}),
        .INPUT_STREAM_data_V_0_sel2(INPUT_STREAM_data_V_0_sel2),
        .a_0_ce0(a_0_ce0),
        .ap_clk(ap_clk),
        .ram_reg(a_64_U_n_20),
        .ram_reg_0(a_63_U_n_19),
        .ram_reg_1(a_79_U_n_39),
        .tmp_8_mid2_v_fu_6474_p3(tmp_8_mid2_v_fu_6474_p3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_134 a_61_U
       (.ADDRARDADDR(a_0_address0),
        .DIADI({b_20_U_n_19,b_20_U_n_20,b_20_U_n_21,b_20_U_n_22,b_20_U_n_23,b_20_U_n_24,b_20_U_n_25,b_20_U_n_26}),
        .DOADO(a_61_q0),
        .DOBDO(a_61_q1),
        .INPUT_STREAM_data_V_0_sel2(INPUT_STREAM_data_V_0_sel2),
        .a_0_ce0(a_0_ce0),
        .ap_clk(ap_clk),
        .ram_reg(a_64_U_n_20),
        .ram_reg_0(a_63_U_n_19),
        .ram_reg_1(a_79_U_n_38),
        .tmp_8_mid2_v_fu_6474_p3(tmp_8_mid2_v_fu_6474_p3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_135 a_62_U
       (.ADDRARDADDR(a_0_address0),
        .ADDRBWRADDR(a_0_load_mid2_reg_8096),
        .DIADI({b_20_U_n_19,b_20_U_n_20,b_20_U_n_21,b_20_U_n_22,b_20_U_n_23,b_20_U_n_24,b_20_U_n_25,b_20_U_n_26}),
        .DOADO({a_62_U_n_3,a_62_U_n_4,a_62_U_n_5,a_62_U_n_6,a_62_U_n_7,a_62_U_n_8,a_62_U_n_9,a_62_U_n_10}),
        .DOBDO(a_62_q1),
        .INPUT_STREAM_data_V_0_sel2(INPUT_STREAM_data_V_0_sel2),
        .a_0_ce0(a_0_ce0),
        .ap_clk(ap_clk),
        .ram_reg(b_62_U_n_19),
        .ram_reg_0(a_63_U_n_19),
        .ram_reg_1(a_79_U_n_37));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_136 a_63_U
       (.ADDRARDADDR(a_13_address0),
        .ADDRBWRADDR(a_0_load_mid2_reg_8096),
        .DIADI({b_20_U_n_19,b_20_U_n_20,b_20_U_n_21,b_20_U_n_22,b_20_U_n_23,b_20_U_n_24,b_20_U_n_25,b_20_U_n_26}),
        .DOADO({a_63_U_n_3,a_63_U_n_4,a_63_U_n_5,a_63_U_n_6,a_63_U_n_7,a_63_U_n_8,a_63_U_n_9,a_63_U_n_10}),
        .DOBDO(a_63_q1),
        .INPUT_STREAM_data_V_0_sel2(INPUT_STREAM_data_V_0_sel2),
        .Q(j_0_i_reg_5810[7:1]),
        .a_13_ce0(a_13_ce0),
        .ap_clk(ap_clk),
        .exitcond4_i_fu_6102_p2(exitcond4_i_fu_6102_p2),
        .\j_0_i_reg_5810_reg[4] (a_63_U_n_19),
        .ram_reg(a_64_U_n_42));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_137 a_64_U
       (.ADDRARDADDR(a_0_address0),
        .D({ap_phi_mux_ia_0_i_i_phi_fu_5869_p4[6],ap_phi_mux_ia_0_i_i_phi_fu_5869_p4[2],ap_phi_mux_ia_0_i_i_phi_fu_5869_p4[0]}),
        .DIADI({b_20_U_n_19,b_20_U_n_20,b_20_U_n_21,b_20_U_n_22,b_20_U_n_23,b_20_U_n_24,b_20_U_n_25,b_20_U_n_26}),
        .DOADO(a_64_q0),
        .DOBDO({a_64_U_n_11,a_64_U_n_12,a_64_U_n_13,a_64_U_n_14,a_64_U_n_15,a_64_U_n_16,a_64_U_n_17,a_64_U_n_18}),
        .INPUT_STREAM_data_V_0_sel2(INPUT_STREAM_data_V_0_sel2),
        .Q({ap_CS_fsm_pp2_stage0,ap_CS_fsm_state2}),
        .a_0_ce0(a_0_ce0),
        .\ap_CS_fsm_reg[5] (a_64_U_n_20),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp2_iter0(ap_enable_reg_pp2_iter0),
        .ap_enable_reg_pp2_iter1(ap_enable_reg_pp2_iter1),
        .ap_enable_reg_pp2_iter1_reg(a_64_U_n_42),
        .ap_phi_mux_ia_0_i_i_phi_fu_5869_p41(ap_phi_mux_ia_0_i_i_phi_fu_5869_p41),
        .exitcond1_i_i_fu_6438_p2(exitcond1_i_i_fu_6438_p2),
        .exitcond4_i_fu_6102_p2(exitcond4_i_fu_6102_p2),
        .exitcond_flatten_fu_6084_p2(exitcond_flatten_fu_6084_p2),
        .i_0_i_reg_5799({i_0_i_reg_5799[6:5],i_0_i_reg_5799[2:0]}),
        .p(\exitcond_flatten1_reg_8075_reg_n_3_[0] ),
        .ram_reg(a_67_U_n_19),
        .ram_reg_0(a_79_U_n_39),
        .ram_reg_1(tmp_8_mid2_v_reg_8089),
        .ram_reg_2(ia_0_i_i_reg_5865),
        .ram_reg_3(j_0_i_reg_5810[0]),
        .ram_reg_4(\INPUT_STREAM_data_V_0_state_reg_n_3_[0] ),
        .ram_reg_5(a_79_U_n_34),
        .tmp_1_fu_6138_p3__0({tmp_1_fu_6138_p3__0[8],tmp_1_fu_6138_p3__0[5:4]}),
        .tmp_8_mid2_v_fu_6474_p3(tmp_8_mid2_v_fu_6474_p3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_138 a_65_U
       (.ADDRARDADDR(a_13_address0),
        .ADDRBWRADDR(a_0_load_mid2_reg_8096),
        .DIADI(INPUT_STREAM_data_V_0_data_out),
        .DOADO(a_65_q0),
        .DOBDO({a_65_U_n_11,a_65_U_n_12,a_65_U_n_13,a_65_U_n_14,a_65_U_n_15,a_65_U_n_16,a_65_U_n_17,a_65_U_n_18}),
        .INPUT_STREAM_data_V_0_sel2(INPUT_STREAM_data_V_0_sel2),
        .a_13_ce0(a_13_ce0),
        .ap_clk(ap_clk),
        .ram_reg(a_64_U_n_42),
        .ram_reg_0(a_67_U_n_19),
        .ram_reg_1(a_79_U_n_38));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_139 a_66_U
       (.ADDRARDADDR(a_13_address0),
        .ADDRBWRADDR(a_0_load_mid2_reg_8096),
        .DIADI(INPUT_STREAM_data_V_0_data_out),
        .DOADO(a_66_q0),
        .DOBDO(a_66_q1),
        .INPUT_STREAM_data_V_0_sel2(INPUT_STREAM_data_V_0_sel2),
        .a_13_ce0(a_13_ce0),
        .ap_clk(ap_clk),
        .ram_reg(a_64_U_n_42),
        .ram_reg_0(a_67_U_n_19),
        .ram_reg_1(a_79_U_n_37));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_140 a_67_U
       (.ADDRARDADDR(a_13_address0),
        .ADDRBWRADDR(a_0_load_mid2_reg_8096),
        .DIADI(INPUT_STREAM_data_V_0_data_out),
        .DOADO({a_67_U_n_3,a_67_U_n_4,a_67_U_n_5,a_67_U_n_6,a_67_U_n_7,a_67_U_n_8,a_67_U_n_9,a_67_U_n_10}),
        .DOBDO(a_67_q1),
        .INPUT_STREAM_data_V_0_sel2(INPUT_STREAM_data_V_0_sel2),
        .Q(j_0_i_reg_5810[7:1]),
        .a_13_ce0(a_13_ce0),
        .ap_clk(ap_clk),
        .exitcond4_i_fu_6102_p2(exitcond4_i_fu_6102_p2),
        .\j_0_i_reg_5810_reg[4] (a_67_U_n_19),
        .ram_reg(a_64_U_n_42));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_141 a_68_U
       (.ADDRARDADDR(a_13_address0),
        .ADDRBWRADDR(a_0_load_mid2_reg_8096),
        .DIADI(INPUT_STREAM_data_V_0_data_out),
        .DOADO({a_68_U_n_3,a_68_U_n_4,a_68_U_n_5,a_68_U_n_6,a_68_U_n_7,a_68_U_n_8,a_68_U_n_9,a_68_U_n_10}),
        .DOBDO(a_68_q1),
        .INPUT_STREAM_data_V_0_sel2(INPUT_STREAM_data_V_0_sel2),
        .a_13_ce0(a_13_ce0),
        .ap_clk(ap_clk),
        .ram_reg(a_64_U_n_42),
        .ram_reg_0(a_71_U_n_19),
        .ram_reg_1(a_79_U_n_39));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_142 a_69_U
       (.ADDRARDADDR(a_13_address0),
        .ADDRBWRADDR(a_0_load_mid2_reg_8096),
        .DIADI(INPUT_STREAM_data_V_0_data_out),
        .DOADO(a_69_q0),
        .DOBDO({a_69_U_n_11,a_69_U_n_12,a_69_U_n_13,a_69_U_n_14,a_69_U_n_15,a_69_U_n_16,a_69_U_n_17,a_69_U_n_18}),
        .INPUT_STREAM_data_V_0_sel2(INPUT_STREAM_data_V_0_sel2),
        .a_13_ce0(a_13_ce0),
        .ap_clk(ap_clk),
        .ram_reg(a_64_U_n_42),
        .ram_reg_0(a_71_U_n_19),
        .ram_reg_1(a_79_U_n_38));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_143 a_6_U
       (.ADDRARDADDR(a_0_address0),
        .DIADI({b_0_U_n_19,b_0_U_n_20,b_0_U_n_21,b_0_U_n_22,b_0_U_n_23,b_0_U_n_24,b_0_U_n_25,b_0_U_n_26}),
        .DOADO(a_6_q0),
        .DOBDO(a_6_q1),
        .INPUT_STREAM_data_V_0_sel2(INPUT_STREAM_data_V_0_sel2),
        .a_0_ce0(a_0_ce0),
        .ap_clk(ap_clk),
        .ram_reg(a_64_U_n_20),
        .ram_reg_0(a_7_U_n_19),
        .ram_reg_1(a_79_U_n_37),
        .tmp_8_mid2_v_fu_6474_p3(tmp_8_mid2_v_fu_6474_p3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_144 a_70_U
       (.ADDRARDADDR(a_13_address0),
        .ADDRBWRADDR(a_0_load_mid2_reg_8096),
        .DIADI(INPUT_STREAM_data_V_0_data_out),
        .DOADO(a_70_q0),
        .DOBDO({a_70_U_n_11,a_70_U_n_12,a_70_U_n_13,a_70_U_n_14,a_70_U_n_15,a_70_U_n_16,a_70_U_n_17,a_70_U_n_18}),
        .INPUT_STREAM_data_V_0_sel2(INPUT_STREAM_data_V_0_sel2),
        .a_13_ce0(a_13_ce0),
        .ap_clk(ap_clk),
        .ram_reg(a_64_U_n_42),
        .ram_reg_0(a_71_U_n_19),
        .ram_reg_1(a_79_U_n_37));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_145 a_71_U
       (.ADDRARDADDR(a_13_address0),
        .ADDRBWRADDR(a_0_load_mid2_reg_8096),
        .DIADI(INPUT_STREAM_data_V_0_data_out),
        .DOADO(a_71_q0),
        .DOBDO(a_71_q1),
        .INPUT_STREAM_data_V_0_sel2(INPUT_STREAM_data_V_0_sel2),
        .Q(j_0_i_reg_5810[7:1]),
        .a_13_ce0(a_13_ce0),
        .ap_clk(ap_clk),
        .exitcond4_i_fu_6102_p2(exitcond4_i_fu_6102_p2),
        .\j_0_i_reg_5810_reg[4] (a_71_U_n_19),
        .ram_reg(a_64_U_n_42));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_146 a_72_U
       (.ADDRARDADDR(a_13_address0),
        .ADDRBWRADDR(a_0_load_mid2_reg_8096),
        .DIADI(INPUT_STREAM_data_V_0_data_out),
        .DOADO({a_72_U_n_3,a_72_U_n_4,a_72_U_n_5,a_72_U_n_6,a_72_U_n_7,a_72_U_n_8,a_72_U_n_9,a_72_U_n_10}),
        .DOBDO(a_72_q1),
        .INPUT_STREAM_data_V_0_sel2(INPUT_STREAM_data_V_0_sel2),
        .a_13_ce0(a_13_ce0),
        .ap_clk(ap_clk),
        .ram_reg(a_64_U_n_42),
        .ram_reg_0(a_79_U_n_36),
        .ram_reg_1(a_79_U_n_39));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_147 a_73_U
       (.ADDRARDADDR(a_13_address0),
        .ADDRBWRADDR(a_0_load_mid2_reg_8096),
        .DIADI(INPUT_STREAM_data_V_0_data_out),
        .DOADO({a_73_U_n_3,a_73_U_n_4,a_73_U_n_5,a_73_U_n_6,a_73_U_n_7,a_73_U_n_8,a_73_U_n_9,a_73_U_n_10}),
        .DOBDO(a_73_q1),
        .INPUT_STREAM_data_V_0_sel2(INPUT_STREAM_data_V_0_sel2),
        .a_13_ce0(a_13_ce0),
        .ap_clk(ap_clk),
        .ram_reg(a_64_U_n_42),
        .ram_reg_0(a_79_U_n_36),
        .ram_reg_1(a_79_U_n_38));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_148 a_74_U
       (.ADDRARDADDR(a_13_address0),
        .ADDRBWRADDR(a_0_load_mid2_reg_8096),
        .DIADI(INPUT_STREAM_data_V_0_data_out),
        .DOADO(a_74_q0),
        .DOBDO({a_74_U_n_11,a_74_U_n_12,a_74_U_n_13,a_74_U_n_14,a_74_U_n_15,a_74_U_n_16,a_74_U_n_17,a_74_U_n_18}),
        .INPUT_STREAM_data_V_0_sel2(INPUT_STREAM_data_V_0_sel2),
        .a_13_ce0(a_13_ce0),
        .ap_clk(ap_clk),
        .ram_reg(a_64_U_n_42),
        .ram_reg_0(a_79_U_n_36),
        .ram_reg_1(a_79_U_n_37));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_149 a_75_U
       (.ADDRARDADDR(a_13_address0),
        .ADDRBWRADDR(a_0_load_mid2_reg_8096),
        .DIADI(INPUT_STREAM_data_V_0_data_out),
        .DOADO(a_75_q0),
        .DOBDO({a_75_U_n_11,a_75_U_n_12,a_75_U_n_13,a_75_U_n_14,a_75_U_n_15,a_75_U_n_16,a_75_U_n_17,a_75_U_n_18}),
        .INPUT_STREAM_data_V_0_sel2(INPUT_STREAM_data_V_0_sel2),
        .Q(ap_CS_fsm_state2),
        .a_13_ce0(a_13_ce0),
        .ap_clk(ap_clk),
        .exitcond4_i_fu_6102_p2(exitcond4_i_fu_6102_p2),
        .exitcond_flatten_fu_6084_p2(exitcond_flatten_fu_6084_p2),
        .\indvar_flatten_reg_5788_reg[0] (\INPUT_STREAM_data_V_0_state_reg_n_3_[0] ),
        .ram_reg(a_64_U_n_42),
        .ram_reg_0(j_0_i_reg_5810[2:1]),
        .ram_reg_1(a_79_U_n_36));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_150 a_76_U
       (.ADDRARDADDR(a_13_address0),
        .ADDRBWRADDR(a_0_load_mid2_reg_8096),
        .DIADI(INPUT_STREAM_data_V_0_data_out),
        .DOADO(a_76_q0),
        .DOBDO(a_76_q1),
        .INPUT_STREAM_data_V_0_sel2(INPUT_STREAM_data_V_0_sel2),
        .Q(j_0_i_reg_5810[7:3]),
        .a_13_ce0(a_13_ce0),
        .ap_clk(ap_clk),
        .exitcond4_i_fu_6102_p2(exitcond4_i_fu_6102_p2),
        .\j_0_i_reg_5810_reg[4] (a_76_U_n_19),
        .ram_reg(a_64_U_n_42),
        .ram_reg_0(a_79_U_n_39));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_151 a_77_U
       (.ADDRARDADDR(a_13_address0),
        .ADDRBWRADDR(a_0_load_mid2_reg_8096),
        .DIADI(INPUT_STREAM_data_V_0_data_out),
        .DOADO({a_77_U_n_3,a_77_U_n_4,a_77_U_n_5,a_77_U_n_6,a_77_U_n_7,a_77_U_n_8,a_77_U_n_9,a_77_U_n_10}),
        .DOBDO(a_77_q1),
        .INPUT_STREAM_data_V_0_sel2(INPUT_STREAM_data_V_0_sel2),
        .a_13_ce0(a_13_ce0),
        .ap_clk(ap_clk),
        .ram_reg(a_64_U_n_42),
        .ram_reg_0(a_76_U_n_19),
        .ram_reg_1(a_79_U_n_38));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_152 a_78_U
       (.ADDRARDADDR(a_13_address0),
        .ADDRBWRADDR(a_0_load_mid2_reg_8096),
        .DIADI(INPUT_STREAM_data_V_0_data_out),
        .DOADO({a_78_U_n_3,a_78_U_n_4,a_78_U_n_5,a_78_U_n_6,a_78_U_n_7,a_78_U_n_8,a_78_U_n_9,a_78_U_n_10}),
        .DOBDO(a_78_q1),
        .INPUT_STREAM_data_V_0_sel2(INPUT_STREAM_data_V_0_sel2),
        .a_13_ce0(a_13_ce0),
        .ap_clk(ap_clk),
        .ram_reg(a_64_U_n_42),
        .ram_reg_0(a_76_U_n_19),
        .ram_reg_1(a_79_U_n_37));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_153 a_79_U
       (.ADDRARDADDR(a_13_address0),
        .ADDRBWRADDR(a_0_load_mid2_reg_8096),
        .DIADI(INPUT_STREAM_data_V_0_data_out),
        .DOADO(a_79_q0),
        .DOBDO({a_79_U_n_11,a_79_U_n_12,a_79_U_n_13,a_79_U_n_14,a_79_U_n_15,a_79_U_n_16,a_79_U_n_17,a_79_U_n_18}),
        .Q({ap_CS_fsm_pp2_stage0,ap_CS_fsm_state2}),
        .a_13_ce0(a_13_ce0),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp2_iter1(ap_enable_reg_pp2_iter1),
        .exitcond4_i_fu_6102_p2(exitcond4_i_fu_6102_p2),
        .exitcond_flatten_fu_6084_p2(exitcond_flatten_fu_6084_p2),
        .i_0_i_reg_5799(i_0_i_reg_5799),
        .\i_0_i_reg_5799_reg[4] (a_79_U_n_34),
        .\i_0_i_reg_5799_reg[4]_0 (j_0_i_reg_5810),
        .indvar_flatten_reg_5788_reg(indvar_flatten_reg_5788_reg),
        .\j_0_i_reg_5810_reg[1] (a_79_U_n_38),
        .\j_0_i_reg_5810_reg[2] (a_79_U_n_37),
        .\j_0_i_reg_5810_reg[2]_0 (a_79_U_n_39),
        .\j_0_i_reg_5810_reg[3] (a_79_U_n_36),
        .\j_0_i_reg_5810_reg[4] (a_79_U_n_35),
        .ram_reg(a_64_U_n_42),
        .ram_reg_0(a_43_U_n_19),
        .ram_reg_1(a_47_U_n_19),
        .ram_reg_2(a_63_U_n_19),
        .ram_reg_3(\INPUT_STREAM_data_V_0_state_reg_n_3_[0] ),
        .ram_reg_i_7__4(a_55_U_n_19),
        .ram_reg_i_7__4_0(a_7_U_n_19),
        .ram_reg_i_7__4_1(a_59_U_n_19),
        .ram_reg_i_7__4_2(a_3_U_n_19),
        .tmp_1_fu_6138_p3__0({tmp_1_fu_6138_p3__0[8],tmp_1_fu_6138_p3__0[5:4]}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_154 a_7_U
       (.ADDRARDADDR(a_0_address0),
        .DIADI({b_0_U_n_19,b_0_U_n_20,b_0_U_n_21,b_0_U_n_22,b_0_U_n_23,b_0_U_n_24,b_0_U_n_25,b_0_U_n_26}),
        .DOADO({a_7_U_n_3,a_7_U_n_4,a_7_U_n_5,a_7_U_n_6,a_7_U_n_7,a_7_U_n_8,a_7_U_n_9,a_7_U_n_10}),
        .DOBDO(a_7_q1),
        .INPUT_STREAM_data_V_0_sel2(INPUT_STREAM_data_V_0_sel2),
        .Q(j_0_i_reg_5810[7:1]),
        .a_0_ce0(a_0_ce0),
        .ap_clk(ap_clk),
        .exitcond4_i_fu_6102_p2(exitcond4_i_fu_6102_p2),
        .\j_0_i_reg_5810_reg[4] (a_7_U_n_19),
        .ram_reg(a_64_U_n_20),
        .tmp_8_mid2_v_fu_6474_p3(tmp_8_mid2_v_fu_6474_p3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_155 a_8_U
       (.ADDRARDADDR(a_0_address0),
        .DIADI({b_0_U_n_19,b_0_U_n_20,b_0_U_n_21,b_0_U_n_22,b_0_U_n_23,b_0_U_n_24,b_0_U_n_25,b_0_U_n_26}),
        .DOADO({a_8_U_n_3,a_8_U_n_4,a_8_U_n_5,a_8_U_n_6,a_8_U_n_7,a_8_U_n_8,a_8_U_n_9,a_8_U_n_10}),
        .DOBDO(a_8_q1),
        .INPUT_STREAM_data_V_0_sel2(INPUT_STREAM_data_V_0_sel2),
        .a_0_ce0(a_0_ce0),
        .ap_clk(ap_clk),
        .ram_reg(a_64_U_n_20),
        .ram_reg_0(a_11_U_n_19),
        .ram_reg_1(a_79_U_n_39),
        .tmp_8_mid2_v_fu_6474_p3(tmp_8_mid2_v_fu_6474_p3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_156 a_9_U
       (.ADDRARDADDR(a_0_address0),
        .DIADI({b_0_U_n_19,b_0_U_n_20,b_0_U_n_21,b_0_U_n_22,b_0_U_n_23,b_0_U_n_24,b_0_U_n_25,b_0_U_n_26}),
        .DOADO(a_9_q0),
        .DOBDO({a_9_U_n_11,a_9_U_n_12,a_9_U_n_13,a_9_U_n_14,a_9_U_n_15,a_9_U_n_16,a_9_U_n_17,a_9_U_n_18}),
        .INPUT_STREAM_data_V_0_sel2(INPUT_STREAM_data_V_0_sel2),
        .a_0_ce0(a_0_ce0),
        .ap_clk(ap_clk),
        .ram_reg(a_64_U_n_20),
        .ram_reg_0(a_11_U_n_19),
        .ram_reg_1(a_79_U_n_38),
        .tmp_8_mid2_v_fu_6474_p3(tmp_8_mid2_v_fu_6474_p3));
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(exitcond_flatten_fu_6084_p2),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \ap_CS_fsm[3]_i_1 
       (.I0(exitcond_flatten8_fu_6236_p2),
        .I1(ap_CS_fsm_state4),
        .I2(ap_CS_fsm_state3),
        .O(ap_NS_fsm[3]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[4]_i_1 
       (.I0(exitcond_flatten8_fu_6236_p2),
        .I1(ap_CS_fsm_state4),
        .O(ap_NS_fsm[4]));
  LUT3 #(
    .INIT(8'hF4)) 
    \ap_CS_fsm[5]_i_1 
       (.I0(\ap_CS_fsm[5]_i_2_n_3 ),
        .I1(ap_CS_fsm_pp2_stage0),
        .I2(ap_CS_fsm_state5),
        .O(ap_NS_fsm[5]));
  LUT5 #(
    .INIT(32'h08FF0808)) 
    \ap_CS_fsm[5]_i_2 
       (.I0(exitcond_flatten1_fu_6420_p2),
        .I1(ap_enable_reg_pp2_iter0),
        .I2(ap_enable_reg_pp2_iter1),
        .I3(ap_enable_reg_pp2_iter4),
        .I4(ap_enable_reg_pp2_iter5),
        .O(\ap_CS_fsm[5]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h08AA080808080808)) 
    \ap_CS_fsm[6]_i_1 
       (.I0(ap_CS_fsm_pp2_stage0),
        .I1(ap_enable_reg_pp2_iter5),
        .I2(ap_enable_reg_pp2_iter4),
        .I3(ap_enable_reg_pp2_iter1),
        .I4(ap_enable_reg_pp2_iter0),
        .I5(exitcond_flatten1_fu_6420_p2),
        .O(ap_NS_fsm[6]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \ap_CS_fsm[7]_i_1 
       (.I0(\ap_CS_fsm[8]_i_2_n_3 ),
        .I1(ap_CS_fsm_pp3_stage0),
        .I2(ap_CS_fsm_state12),
        .O(ap_NS_fsm[7]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'hF444)) 
    \ap_CS_fsm[8]_i_1 
       (.I0(ap_done),
        .I1(\ap_CS_fsm_reg_n_3_[8] ),
        .I2(ap_CS_fsm_pp3_stage0),
        .I3(\ap_CS_fsm[8]_i_2_n_3 ),
        .O(ap_NS_fsm[8]));
  LUT6 #(
    .INIT(64'h0000000022F22222)) 
    \ap_CS_fsm[8]_i_2 
       (.I0(ap_enable_reg_pp3_iter3_reg_n_3),
        .I1(ap_enable_reg_pp3_iter2),
        .I2(exitcond_flatten2_fu_7360_p2),
        .I3(ap_enable_reg_pp3_iter1_reg_n_3),
        .I4(ap_enable_reg_pp3_iter0),
        .I5(ap_block_pp3_stage0_subdone),
        .O(\ap_CS_fsm[8]_i_2_n_3 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_3_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state5),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_pp2_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(ap_CS_fsm_state12),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[7]),
        .Q(ap_CS_fsm_pp3_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[8]),
        .Q(\ap_CS_fsm_reg_n_3_[8] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT5 #(
    .INIT(32'h00E0E0E0)) 
    ap_enable_reg_pp2_iter0_i_1
       (.I0(ap_enable_reg_pp2_iter0),
        .I1(ap_CS_fsm_state5),
        .I2(ap_rst_n),
        .I3(ap_CS_fsm_pp2_stage0),
        .I4(exitcond_flatten1_fu_6420_p2),
        .O(ap_enable_reg_pp2_iter0_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp2_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp2_iter0_i_1_n_3),
        .Q(ap_enable_reg_pp2_iter0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'h08)) 
    ap_enable_reg_pp2_iter1_i_1
       (.I0(ap_enable_reg_pp2_iter0),
        .I1(ap_rst_n),
        .I2(exitcond_flatten1_fu_6420_p2),
        .O(ap_enable_reg_pp2_iter1_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp2_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp2_iter1_i_1_n_3),
        .Q(ap_enable_reg_pp2_iter1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp2_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp2_iter1),
        .Q(ap_enable_reg_pp2_iter2),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp2_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp2_iter2),
        .Q(ap_enable_reg_pp2_iter3),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp2_iter4_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp2_iter3),
        .Q(ap_enable_reg_pp2_iter4),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp2_iter5_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp2_iter4),
        .Q(ap_enable_reg_pp2_iter5),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hE000E0E0E0E0E0E0)) 
    ap_enable_reg_pp3_iter0_i_1
       (.I0(ap_enable_reg_pp3_iter0),
        .I1(ap_CS_fsm_state12),
        .I2(ap_rst_n),
        .I3(ap_block_pp3_stage0_subdone),
        .I4(ap_CS_fsm_pp3_stage0),
        .I5(exitcond_flatten2_fu_7360_p2),
        .O(ap_enable_reg_pp3_iter0_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp3_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp3_iter0_i_1_n_3),
        .Q(ap_enable_reg_pp3_iter0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hC0C000A0)) 
    ap_enable_reg_pp3_iter1_i_1
       (.I0(ap_enable_reg_pp3_iter0),
        .I1(ap_enable_reg_pp3_iter1_reg_n_3),
        .I2(ap_rst_n),
        .I3(exitcond_flatten2_fu_7360_p2),
        .I4(ap_block_pp3_stage0_subdone),
        .O(ap_enable_reg_pp3_iter1_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp3_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp3_iter1_i_1_n_3),
        .Q(ap_enable_reg_pp3_iter1_reg_n_3),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAABAAAFFAA8AAA8A)) 
    ap_enable_reg_pp3_iter2_i_1
       (.I0(ap_enable_reg_pp3_iter1_reg_n_3),
        .I1(exitcond_flatten2_reg_11428_pp3_iter2_reg),
        .I2(ap_enable_reg_pp3_iter3_reg_n_3),
        .I3(OUTPUT_STREAM_data_V_1_ack_in414_in),
        .I4(\exitcond_flatten2_reg_11428_pp3_iter1_reg_reg_n_3_[0] ),
        .I5(ap_enable_reg_pp3_iter2),
        .O(ap_enable_reg_pp3_iter2_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp3_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp3_iter2_i_1_n_3),
        .Q(ap_enable_reg_pp3_iter2),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h00A0C0A0)) 
    ap_enable_reg_pp3_iter3_i_1
       (.I0(ap_enable_reg_pp3_iter2),
        .I1(ap_enable_reg_pp3_iter3_reg_n_3),
        .I2(ap_rst_n),
        .I3(ap_block_pp3_stage0_subdone),
        .I4(ap_CS_fsm_state12),
        .O(ap_enable_reg_pp3_iter3_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp3_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp3_iter3_i_1_n_3),
        .Q(ap_enable_reg_pp3_iter3_reg_n_3),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_157 b_0_U
       (.ADDRARDADDR(b_0_address0),
        .ADDRBWRADDR({b_0_address1,ib_0_i_i_mid2_fu_6444_p3[4:0]}),
        .DIADI({b_0_U_n_19,b_0_U_n_20,b_0_U_n_21,b_0_U_n_22,b_0_U_n_23,b_0_U_n_24,b_0_U_n_25,b_0_U_n_26}),
        .DOBDO({b_0_U_n_11,b_0_U_n_12,b_0_U_n_13,b_0_U_n_14,b_0_U_n_15,b_0_U_n_16,b_0_U_n_17,b_0_U_n_18}),
        .INPUT_STREAM_data_V_0_sel(INPUT_STREAM_data_V_0_sel),
        .INPUT_STREAM_data_V_0_sel2429_out(INPUT_STREAM_data_V_0_sel2429_out),
        .Q(i1_0_i_reg_5832_reg__0[7:3]),
        .a_0_ce1(a_0_ce1),
        .ap_clk(ap_clk),
        .b_0_ce0(b_0_ce0),
        .\i1_0_i_reg_5832_reg[5] (b_0_U_n_27),
        .ram_reg(b_0_q0),
        .ram_reg_0(b_79_U_n_39),
        .ram_reg_1(b_79_U_n_67),
        .ram_reg_2(INPUT_STREAM_data_V_0_payload_B),
        .ram_reg_3(INPUT_STREAM_data_V_0_payload_A));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_158 b_10_U
       (.ADDRARDADDR(b_0_address0),
        .ADDRBWRADDR({b_0_address1,ib_0_i_i_mid2_fu_6444_p3[4:0]}),
        .DIADI({b_10_U_n_19,b_10_U_n_20,b_10_U_n_21,b_10_U_n_22,b_10_U_n_23,b_10_U_n_24,b_10_U_n_25,b_10_U_n_26}),
        .DOBDO({b_10_U_n_11,b_10_U_n_12,b_10_U_n_13,b_10_U_n_14,b_10_U_n_15,b_10_U_n_16,b_10_U_n_17,b_10_U_n_18}),
        .INPUT_STREAM_data_V_0_sel(INPUT_STREAM_data_V_0_sel),
        .INPUT_STREAM_data_V_0_sel2429_out(INPUT_STREAM_data_V_0_sel2429_out),
        .Q(INPUT_STREAM_data_V_0_payload_B),
        .a_0_ce1(a_0_ce1),
        .ap_clk(ap_clk),
        .b_0_ce0(b_0_ce0),
        .ram_reg(b_10_q0),
        .ram_reg_0(b_79_U_n_60),
        .ram_reg_1(b_79_U_n_41),
        .ram_reg_2(INPUT_STREAM_data_V_0_payload_A));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_159 b_11_U
       (.ADDRARDADDR(b_0_address0),
        .ADDRBWRADDR({b_0_address1,ib_0_i_i_mid2_fu_6444_p3[4:0]}),
        .DIADI({b_10_U_n_19,b_10_U_n_20,b_10_U_n_21,b_10_U_n_22,b_10_U_n_23,b_10_U_n_24,b_10_U_n_25,b_10_U_n_26}),
        .INPUT_STREAM_data_V_0_sel2429_out(INPUT_STREAM_data_V_0_sel2429_out),
        .a_0_ce1(a_0_ce1),
        .ap_clk(ap_clk),
        .b_0_ce0(b_0_ce0),
        .ram_reg(b_11_q0),
        .ram_reg_0(b_11_q1),
        .ram_reg_1(b_79_U_n_60),
        .ram_reg_2(b_71_U_n_19));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_160 b_12_U
       (.ADDRARDADDR(b_0_address0),
        .ADDRBWRADDR({\tmp_5_reg_8512_reg[4]_rep_n_3 ,\tmp_5_reg_8512_reg[3]_rep_n_3 ,\tmp_5_reg_8512_reg[2]_rep_n_3 ,\tmp_5_reg_8512_reg[1]_rep_n_3 ,\tmp_5_reg_8512_reg[0]_rep_n_3 }),
        .DIADI({b_10_U_n_19,b_10_U_n_20,b_10_U_n_21,b_10_U_n_22,b_10_U_n_23,b_10_U_n_24,b_10_U_n_25,b_10_U_n_26}),
        .DOADO({b_12_U_n_3,b_12_U_n_4,b_12_U_n_5,b_12_U_n_6,b_12_U_n_7,b_12_U_n_8,b_12_U_n_9,b_12_U_n_10}),
        .INPUT_STREAM_data_V_0_sel2429_out(INPUT_STREAM_data_V_0_sel2429_out),
        .Q({\tmp_22_cast_reg_8567_reg_n_3_[8] ,\tmp_22_cast_reg_8567_reg_n_3_[7] ,\tmp_22_cast_reg_8567_reg_n_3_[6] ,\tmp_22_cast_reg_8567_reg_n_3_[5] }),
        .ap_clk(ap_clk),
        .b_0_ce0(b_0_ce0),
        .ram_reg(b_12_q1),
        .ram_reg_0(a_64_U_n_42),
        .ram_reg_1(b_14_U_n_19),
        .ram_reg_2(b_79_U_n_39));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_161 b_13_U
       (.ADDRARDADDR(b_13_address0),
        .ADDRBWRADDR({\tmp_5_reg_8512_reg[4]_rep_n_3 ,\tmp_5_reg_8512_reg[3]_rep_n_3 ,\tmp_5_reg_8512_reg[2]_rep_n_3 ,\tmp_5_reg_8512_reg[1]_rep_n_3 ,\tmp_5_reg_8512_reg[0]_rep_n_3 }),
        .DIADI({b_10_U_n_19,b_10_U_n_20,b_10_U_n_21,b_10_U_n_22,b_10_U_n_23,b_10_U_n_24,b_10_U_n_25,b_10_U_n_26}),
        .DOADO({b_13_U_n_3,b_13_U_n_4,b_13_U_n_5,b_13_U_n_6,b_13_U_n_7,b_13_U_n_8,b_13_U_n_9,b_13_U_n_10}),
        .INPUT_STREAM_data_V_0_sel2429_out(INPUT_STREAM_data_V_0_sel2429_out),
        .Q({\tmp_22_cast_reg_8567_reg_n_3_[8] ,\tmp_22_cast_reg_8567_reg_n_3_[7] ,\tmp_22_cast_reg_8567_reg_n_3_[6] ,\tmp_22_cast_reg_8567_reg_n_3_[5] }),
        .ap_clk(ap_clk),
        .b_13_ce0(b_13_ce0),
        .ram_reg(b_13_q1),
        .ram_reg_0(a_64_U_n_42),
        .ram_reg_1(b_14_U_n_19),
        .ram_reg_2(b_79_U_n_40));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_162 b_14_U
       (.ADDRARDADDR(b_0_address0),
        .ADDRBWRADDR({b_0_address1,ib_0_i_i_mid2_fu_6444_p3[4:0]}),
        .DIADI({b_10_U_n_19,b_10_U_n_20,b_10_U_n_21,b_10_U_n_22,b_10_U_n_23,b_10_U_n_24,b_10_U_n_25,b_10_U_n_26}),
        .DOADO(b_14_q0),
        .DOBDO({b_14_U_n_11,b_14_U_n_12,b_14_U_n_13,b_14_U_n_14,b_14_U_n_15,b_14_U_n_16,b_14_U_n_17,b_14_U_n_18}),
        .INPUT_STREAM_data_V_0_sel2429_out(INPUT_STREAM_data_V_0_sel2429_out),
        .Q(i1_0_i_reg_5832_reg__0[7:5]),
        .a_0_ce1(a_0_ce1),
        .ap_clk(ap_clk),
        .b_0_ce0(b_0_ce0),
        .\i1_0_i_reg_5832_reg[5] (b_14_U_n_19),
        .ram_reg(b_79_U_n_41),
        .ram_reg_0(b_79_U_n_68),
        .ram_reg_1(b_79_U_n_69));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_163 b_15_U
       (.ADDRARDADDR(b_0_address0),
        .ADDRBWRADDR({b_0_address1,ib_0_i_i_mid2_fu_6444_p3[4:0]}),
        .DIADI({b_10_U_n_19,b_10_U_n_20,b_10_U_n_21,b_10_U_n_22,b_10_U_n_23,b_10_U_n_24,b_10_U_n_25,b_10_U_n_26}),
        .DOBDO({b_15_U_n_11,b_15_U_n_12,b_15_U_n_13,b_15_U_n_14,b_15_U_n_15,b_15_U_n_16,b_15_U_n_17,b_15_U_n_18}),
        .INPUT_STREAM_data_V_0_sel2429_out(INPUT_STREAM_data_V_0_sel2429_out),
        .a_0_ce1(a_0_ce1),
        .ap_clk(ap_clk),
        .b_0_ce0(b_0_ce0),
        .ram_reg(b_15_q0),
        .ram_reg_0(b_14_U_n_19),
        .ram_reg_1(b_71_U_n_19));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_164 b_16_U
       (.ADDRARDADDR(b_0_address0),
        .ADDRBWRADDR({b_0_address1,ib_0_i_i_mid2_fu_6444_p3[4:0]}),
        .DIADI({b_10_U_n_19,b_10_U_n_20,b_10_U_n_21,b_10_U_n_22,b_10_U_n_23,b_10_U_n_24,b_10_U_n_25,b_10_U_n_26}),
        .INPUT_STREAM_data_V_0_sel2429_out(INPUT_STREAM_data_V_0_sel2429_out),
        .a_0_ce1(a_0_ce1),
        .ap_clk(ap_clk),
        .b_0_ce0(b_0_ce0),
        .ram_reg(b_16_q0),
        .ram_reg_0(b_16_q1),
        .ram_reg_1(b_19_U_n_19),
        .ram_reg_2(b_79_U_n_39));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_165 b_17_U
       (.ADDRARDADDR(b_0_address0),
        .ADDRBWRADDR({\tmp_5_reg_8512_reg[4]_rep_n_3 ,\tmp_5_reg_8512_reg[3]_rep_n_3 ,\tmp_5_reg_8512_reg[2]_rep_n_3 ,\tmp_5_reg_8512_reg[1]_rep_n_3 ,\tmp_5_reg_8512_reg[0]_rep_n_3 }),
        .DIADI({b_10_U_n_19,b_10_U_n_20,b_10_U_n_21,b_10_U_n_22,b_10_U_n_23,b_10_U_n_24,b_10_U_n_25,b_10_U_n_26}),
        .DOADO({b_17_U_n_3,b_17_U_n_4,b_17_U_n_5,b_17_U_n_6,b_17_U_n_7,b_17_U_n_8,b_17_U_n_9,b_17_U_n_10}),
        .INPUT_STREAM_data_V_0_sel2429_out(INPUT_STREAM_data_V_0_sel2429_out),
        .Q({\tmp_22_cast_reg_8567_reg_n_3_[8] ,\tmp_22_cast_reg_8567_reg_n_3_[7] ,\tmp_22_cast_reg_8567_reg_n_3_[6] ,\tmp_22_cast_reg_8567_reg_n_3_[5] }),
        .ap_clk(ap_clk),
        .b_0_ce0(b_0_ce0),
        .ram_reg(b_17_q1),
        .ram_reg_0(b_62_U_n_19),
        .ram_reg_1(b_19_U_n_19),
        .ram_reg_2(b_79_U_n_40));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_166 b_18_U
       (.ADDRARDADDR(b_13_address0),
        .ADDRBWRADDR({\tmp_5_reg_8512_reg[4]_rep_n_3 ,\tmp_5_reg_8512_reg[3]_rep_n_3 ,\tmp_5_reg_8512_reg[2]_rep_n_3 ,\tmp_5_reg_8512_reg[1]_rep_n_3 ,\tmp_5_reg_8512_reg[0]_rep_n_3 }),
        .DIADI({b_10_U_n_19,b_10_U_n_20,b_10_U_n_21,b_10_U_n_22,b_10_U_n_23,b_10_U_n_24,b_10_U_n_25,b_10_U_n_26}),
        .DOADO({b_18_U_n_3,b_18_U_n_4,b_18_U_n_5,b_18_U_n_6,b_18_U_n_7,b_18_U_n_8,b_18_U_n_9,b_18_U_n_10}),
        .INPUT_STREAM_data_V_0_sel2429_out(INPUT_STREAM_data_V_0_sel2429_out),
        .Q({\tmp_22_cast_reg_8567_reg_n_3_[8] ,\tmp_22_cast_reg_8567_reg_n_3_[7] ,\tmp_22_cast_reg_8567_reg_n_3_[6] ,\tmp_22_cast_reg_8567_reg_n_3_[5] }),
        .ap_clk(ap_clk),
        .b_13_ce0(b_13_ce0),
        .ram_reg(b_18_q1),
        .ram_reg_0(b_62_U_n_19),
        .ram_reg_1(b_19_U_n_19),
        .ram_reg_2(b_79_U_n_41));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_167 b_19_U
       (.ADDRARDADDR(b_0_address0),
        .ADDRBWRADDR({b_0_address1,ib_0_i_i_mid2_fu_6444_p3[4:0]}),
        .DIADI({b_10_U_n_19,b_10_U_n_20,b_10_U_n_21,b_10_U_n_22,b_10_U_n_23,b_10_U_n_24,b_10_U_n_25,b_10_U_n_26}),
        .DOADO(b_19_q0),
        .DOBDO({b_19_U_n_11,b_19_U_n_12,b_19_U_n_13,b_19_U_n_14,b_19_U_n_15,b_19_U_n_16,b_19_U_n_17,b_19_U_n_18}),
        .INPUT_STREAM_data_V_0_sel2429_out(INPUT_STREAM_data_V_0_sel2429_out),
        .Q(i1_0_i_reg_5832_reg__0[7:5]),
        .a_0_ce1(a_0_ce1),
        .ap_clk(ap_clk),
        .b_0_ce0(b_0_ce0),
        .\i1_0_i_reg_5832_reg[5] (b_19_U_n_19),
        .ram_reg(b_71_U_n_19),
        .ram_reg_0(b_79_U_n_63),
        .ram_reg_1(b_79_U_n_69));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_168 b_1_U
       (.ADDRARDADDR(b_0_address0),
        .ADDRBWRADDR({b_0_address1,ib_0_i_i_mid2_fu_6444_p3[4:0]}),
        .DIADI({b_0_U_n_19,b_0_U_n_20,b_0_U_n_21,b_0_U_n_22,b_0_U_n_23,b_0_U_n_24,b_0_U_n_25,b_0_U_n_26}),
        .INPUT_STREAM_data_V_0_sel2429_out(INPUT_STREAM_data_V_0_sel2429_out),
        .a_0_ce1(a_0_ce1),
        .ap_clk(ap_clk),
        .b_0_ce0(b_0_ce0),
        .ram_reg(b_1_q0),
        .ram_reg_0(b_1_q1),
        .ram_reg_1(b_0_U_n_27),
        .ram_reg_2(b_79_U_n_40));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_169 b_20_U
       (.ADDRARDADDR(b_0_address0),
        .ADDRBWRADDR({b_0_address1,ib_0_i_i_mid2_fu_6444_p3[4:0]}),
        .DIADI({b_20_U_n_19,b_20_U_n_20,b_20_U_n_21,b_20_U_n_22,b_20_U_n_23,b_20_U_n_24,b_20_U_n_25,b_20_U_n_26}),
        .DOBDO({b_20_U_n_11,b_20_U_n_12,b_20_U_n_13,b_20_U_n_14,b_20_U_n_15,b_20_U_n_16,b_20_U_n_17,b_20_U_n_18}),
        .INPUT_STREAM_data_V_0_sel(INPUT_STREAM_data_V_0_sel),
        .INPUT_STREAM_data_V_0_sel2429_out(INPUT_STREAM_data_V_0_sel2429_out),
        .Q(INPUT_STREAM_data_V_0_payload_B),
        .a_0_ce1(a_0_ce1),
        .ap_clk(ap_clk),
        .b_0_ce0(b_0_ce0),
        .ram_reg(b_20_q0),
        .ram_reg_0(b_79_U_n_57),
        .ram_reg_1(b_79_U_n_39),
        .ram_reg_2(INPUT_STREAM_data_V_0_payload_A));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_170 b_21_U
       (.ADDRARDADDR(b_0_address0),
        .ADDRBWRADDR({b_0_address1,ib_0_i_i_mid2_fu_6444_p3[4:0]}),
        .DIADI({b_20_U_n_19,b_20_U_n_20,b_20_U_n_21,b_20_U_n_22,b_20_U_n_23,b_20_U_n_24,b_20_U_n_25,b_20_U_n_26}),
        .INPUT_STREAM_data_V_0_sel2429_out(INPUT_STREAM_data_V_0_sel2429_out),
        .a_0_ce1(a_0_ce1),
        .ap_clk(ap_clk),
        .b_0_ce0(b_0_ce0),
        .ram_reg(b_21_q0),
        .ram_reg_0(b_21_q1),
        .ram_reg_1(b_79_U_n_57),
        .ram_reg_2(b_79_U_n_40));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_171 b_22_U
       (.ADDRARDADDR(b_0_address0),
        .ADDRBWRADDR({\tmp_22_cast_reg_8567_reg[8]_rep_n_3 ,\tmp_22_cast_reg_8567_reg[7]_rep_n_3 ,\tmp_22_cast_reg_8567_reg[6]_rep_n_3 ,\tmp_22_cast_reg_8567_reg[5]_rep_n_3 }),
        .DIADI({b_20_U_n_19,b_20_U_n_20,b_20_U_n_21,b_20_U_n_22,b_20_U_n_23,b_20_U_n_24,b_20_U_n_25,b_20_U_n_26}),
        .DOADO({b_22_U_n_3,b_22_U_n_4,b_22_U_n_5,b_22_U_n_6,b_22_U_n_7,b_22_U_n_8,b_22_U_n_9,b_22_U_n_10}),
        .INPUT_STREAM_data_V_0_sel2429_out(INPUT_STREAM_data_V_0_sel2429_out),
        .ap_clk(ap_clk),
        .b_0_ce0(b_0_ce0),
        .ram_reg(b_22_q1),
        .ram_reg_0(b_62_U_n_19),
        .ram_reg_1({\tmp_5_reg_8512_reg[4]_rep_n_3 ,\tmp_5_reg_8512_reg[3]_rep_n_3 ,\tmp_5_reg_8512_reg[2]_rep_n_3 ,\tmp_5_reg_8512_reg[1]_rep_n_3 ,\tmp_5_reg_8512_reg[0]_rep_n_3 }),
        .ram_reg_2(b_79_U_n_57),
        .ram_reg_3(b_79_U_n_41));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_172 b_23_U
       (.ADDRARDADDR(b_13_address0),
        .ADDRBWRADDR({\tmp_22_cast_reg_8567_reg[8]_rep_n_3 ,\tmp_22_cast_reg_8567_reg[7]_rep_n_3 ,\tmp_22_cast_reg_8567_reg[6]_rep_n_3 ,\tmp_22_cast_reg_8567_reg[5]_rep_n_3 }),
        .DIADI({b_20_U_n_19,b_20_U_n_20,b_20_U_n_21,b_20_U_n_22,b_20_U_n_23,b_20_U_n_24,b_20_U_n_25,b_20_U_n_26}),
        .DOADO({b_23_U_n_3,b_23_U_n_4,b_23_U_n_5,b_23_U_n_6,b_23_U_n_7,b_23_U_n_8,b_23_U_n_9,b_23_U_n_10}),
        .INPUT_STREAM_data_V_0_sel2429_out(INPUT_STREAM_data_V_0_sel2429_out),
        .ap_clk(ap_clk),
        .b_13_ce0(b_13_ce0),
        .ram_reg(b_23_q1),
        .ram_reg_0(b_62_U_n_19),
        .ram_reg_1({\tmp_5_reg_8512_reg[4]_rep_n_3 ,\tmp_5_reg_8512_reg[3]_rep_n_3 ,\tmp_5_reg_8512_reg[2]_rep_n_3 ,\tmp_5_reg_8512_reg[1]_rep_n_3 ,\tmp_5_reg_8512_reg[0]_rep_n_3 }),
        .ram_reg_2(b_79_U_n_57),
        .ram_reg_3(b_71_U_n_19));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_173 b_24_U
       (.ADDRARDADDR(b_0_address0),
        .ADDRBWRADDR({b_0_address1,ib_0_i_i_mid2_fu_6444_p3[4:0]}),
        .DIADI({b_20_U_n_19,b_20_U_n_20,b_20_U_n_21,b_20_U_n_22,b_20_U_n_23,b_20_U_n_24,b_20_U_n_25,b_20_U_n_26}),
        .DOADO(b_24_q0),
        .DOBDO({b_24_U_n_11,b_24_U_n_12,b_24_U_n_13,b_24_U_n_14,b_24_U_n_15,b_24_U_n_16,b_24_U_n_17,b_24_U_n_18}),
        .INPUT_STREAM_data_V_0_sel2429_out(INPUT_STREAM_data_V_0_sel2429_out),
        .a_0_ce1(a_0_ce1),
        .ap_clk(ap_clk),
        .b_0_ce0(b_0_ce0),
        .ram_reg(b_79_U_n_61),
        .ram_reg_0(b_79_U_n_39));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_174 b_25_U
       (.ADDRARDADDR(b_13_address0),
        .DIADI({b_35_U_n_19,b_35_U_n_20,b_35_U_n_21,b_35_U_n_22,b_35_U_n_23,b_35_U_n_24,b_35_U_n_25,b_35_U_n_26}),
        .DOBDO({b_25_U_n_11,b_25_U_n_12,b_25_U_n_13,b_25_U_n_14,b_25_U_n_15,b_25_U_n_16,b_25_U_n_17,b_25_U_n_18}),
        .INPUT_STREAM_data_V_0_sel2429_out(INPUT_STREAM_data_V_0_sel2429_out),
        .Q({\tmp_22_cast_reg_8567_reg_n_3_[8] ,\tmp_22_cast_reg_8567_reg_n_3_[7] ,\tmp_22_cast_reg_8567_reg_n_3_[6] ,\tmp_22_cast_reg_8567_reg_n_3_[5] }),
        .a_12_ce1(a_12_ce1),
        .ap_clk(ap_clk),
        .b_13_ce0(b_13_ce0),
        .ram_reg(b_25_q0),
        .ram_reg_0({\tmp_5_reg_8512_reg[4]_rep_n_3 ,\tmp_5_reg_8512_reg[3]_rep_n_3 ,\tmp_5_reg_8512_reg[2]_rep_n_3 ,\tmp_5_reg_8512_reg[1]_rep_n_3 ,\tmp_5_reg_8512_reg[0]_rep_n_3 }),
        .ram_reg_1(b_79_U_n_61),
        .ram_reg_2(b_79_U_n_40));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_175 b_26_U
       (.ADDRARDADDR(b_13_address0),
        .DIADI({b_35_U_n_19,b_35_U_n_20,b_35_U_n_21,b_35_U_n_22,b_35_U_n_23,b_35_U_n_24,b_35_U_n_25,b_35_U_n_26}),
        .INPUT_STREAM_data_V_0_sel2429_out(INPUT_STREAM_data_V_0_sel2429_out),
        .Q({\tmp_22_cast_reg_8567_reg_n_3_[8] ,\tmp_22_cast_reg_8567_reg_n_3_[7] ,\tmp_22_cast_reg_8567_reg_n_3_[6] ,\tmp_22_cast_reg_8567_reg_n_3_[5] }),
        .a_12_ce1(a_12_ce1),
        .ap_clk(ap_clk),
        .b_13_ce0(b_13_ce0),
        .ram_reg(b_26_q0),
        .ram_reg_0(b_26_q1),
        .ram_reg_1({\tmp_5_reg_8512_reg[4]_rep_n_3 ,\tmp_5_reg_8512_reg[3]_rep_n_3 ,\tmp_5_reg_8512_reg[2]_rep_n_3 ,\tmp_5_reg_8512_reg[1]_rep_n_3 ,\tmp_5_reg_8512_reg[0]_rep_n_3 }),
        .ram_reg_2(b_79_U_n_61),
        .ram_reg_3(b_79_U_n_41));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_176 b_27_U
       (.ADDRARDADDR(b_13_address0),
        .DIADI({b_35_U_n_19,b_35_U_n_20,b_35_U_n_21,b_35_U_n_22,b_35_U_n_23,b_35_U_n_24,b_35_U_n_25,b_35_U_n_26}),
        .DOADO({b_27_U_n_3,b_27_U_n_4,b_27_U_n_5,b_27_U_n_6,b_27_U_n_7,b_27_U_n_8,b_27_U_n_9,b_27_U_n_10}),
        .INPUT_STREAM_data_V_0_sel2429_out(INPUT_STREAM_data_V_0_sel2429_out),
        .Q({\tmp_22_cast_reg_8567_reg_n_3_[8] ,\tmp_22_cast_reg_8567_reg_n_3_[7] ,\tmp_22_cast_reg_8567_reg_n_3_[6] ,\tmp_22_cast_reg_8567_reg_n_3_[5] }),
        .a_12_ce1(a_12_ce1),
        .ap_clk(ap_clk),
        .b_13_ce0(b_13_ce0),
        .ram_reg(b_27_q1),
        .ram_reg_0({\tmp_5_reg_8512_reg[4]_rep_n_3 ,\tmp_5_reg_8512_reg[3]_rep_n_3 ,\tmp_5_reg_8512_reg[2]_rep_n_3 ,\tmp_5_reg_8512_reg[1]_rep_n_3 ,\tmp_5_reg_8512_reg[0]_rep_n_3 }),
        .ram_reg_1(b_79_U_n_61),
        .ram_reg_2(b_71_U_n_19));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_177 b_28_U
       (.ADDRARDADDR(b_13_address0),
        .DIADI({b_35_U_n_19,b_35_U_n_20,b_35_U_n_21,b_35_U_n_22,b_35_U_n_23,b_35_U_n_24,b_35_U_n_25,b_35_U_n_26}),
        .DOADO({b_28_U_n_3,b_28_U_n_4,b_28_U_n_5,b_28_U_n_6,b_28_U_n_7,b_28_U_n_8,b_28_U_n_9,b_28_U_n_10}),
        .INPUT_STREAM_data_V_0_sel2429_out(INPUT_STREAM_data_V_0_sel2429_out),
        .Q({\tmp_22_cast_reg_8567_reg_n_3_[8] ,\tmp_22_cast_reg_8567_reg_n_3_[7] ,\tmp_22_cast_reg_8567_reg_n_3_[6] ,\tmp_22_cast_reg_8567_reg_n_3_[5] }),
        .a_12_ce1(a_12_ce1),
        .ap_clk(ap_clk),
        .b_13_ce0(b_13_ce0),
        .ram_reg(b_28_q1),
        .ram_reg_0({\tmp_5_reg_8512_reg[4]_rep_n_3 ,\tmp_5_reg_8512_reg[3]_rep_n_3 ,\tmp_5_reg_8512_reg[2]_rep_n_3 ,\tmp_5_reg_8512_reg[1]_rep_n_3 ,\tmp_5_reg_8512_reg[0]_rep_n_3 }),
        .ram_reg_1(b_79_U_n_59),
        .ram_reg_2(b_79_U_n_39));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_178 b_29_U
       (.ADDRARDADDR(b_13_address0),
        .DIADI({b_35_U_n_19,b_35_U_n_20,b_35_U_n_21,b_35_U_n_22,b_35_U_n_23,b_35_U_n_24,b_35_U_n_25,b_35_U_n_26}),
        .DOBDO({b_29_U_n_11,b_29_U_n_12,b_29_U_n_13,b_29_U_n_14,b_29_U_n_15,b_29_U_n_16,b_29_U_n_17,b_29_U_n_18}),
        .INPUT_STREAM_data_V_0_sel2429_out(INPUT_STREAM_data_V_0_sel2429_out),
        .Q({\tmp_22_cast_reg_8567_reg_n_3_[8] ,\tmp_22_cast_reg_8567_reg_n_3_[7] ,\tmp_22_cast_reg_8567_reg_n_3_[6] ,\tmp_22_cast_reg_8567_reg_n_3_[5] }),
        .a_12_ce1(a_12_ce1),
        .ap_clk(ap_clk),
        .b_13_ce0(b_13_ce0),
        .ram_reg(b_29_q0),
        .ram_reg_0({\tmp_5_reg_8512_reg[4]_rep_n_3 ,\tmp_5_reg_8512_reg[3]_rep_n_3 ,\tmp_5_reg_8512_reg[2]_rep_n_3 ,\tmp_5_reg_8512_reg[1]_rep_n_3 ,\tmp_5_reg_8512_reg[0]_rep_n_3 }),
        .ram_reg_1(b_79_U_n_59),
        .ram_reg_2(b_79_U_n_40));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_179 b_2_U
       (.ADDRARDADDR(b_0_address0),
        .ADDRBWRADDR({b_0_address1,ib_0_i_i_mid2_fu_6444_p3[4:0]}),
        .DIADI({b_0_U_n_19,b_0_U_n_20,b_0_U_n_21,b_0_U_n_22,b_0_U_n_23,b_0_U_n_24,b_0_U_n_25,b_0_U_n_26}),
        .DOADO({b_2_U_n_3,b_2_U_n_4,b_2_U_n_5,b_2_U_n_6,b_2_U_n_7,b_2_U_n_8,b_2_U_n_9,b_2_U_n_10}),
        .DOBDO(b_2_q1),
        .INPUT_STREAM_data_V_0_sel2429_out(INPUT_STREAM_data_V_0_sel2429_out),
        .a_0_ce1(a_0_ce1),
        .ap_clk(ap_clk),
        .b_0_ce0(b_0_ce0),
        .ram_reg(b_0_U_n_27),
        .ram_reg_0(b_79_U_n_41));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_180 b_30_U
       (.ADDRARDADDR(b_0_address0),
        .ADDRBWRADDR({b_0_address1,ib_0_i_i_mid2_fu_6444_p3[4:0]}),
        .DIADI({b_20_U_n_19,b_20_U_n_20,b_20_U_n_21,b_20_U_n_22,b_20_U_n_23,b_20_U_n_24,b_20_U_n_25,b_20_U_n_26}),
        .DOBDO({b_30_U_n_11,b_30_U_n_12,b_30_U_n_13,b_30_U_n_14,b_30_U_n_15,b_30_U_n_16,b_30_U_n_17,b_30_U_n_18}),
        .INPUT_STREAM_data_V_0_sel2429_out(INPUT_STREAM_data_V_0_sel2429_out),
        .a_0_ce1(a_0_ce1),
        .ap_clk(ap_clk),
        .b_0_ce0(b_0_ce0),
        .ram_reg(b_30_q0),
        .ram_reg_0(b_79_U_n_59),
        .ram_reg_1(b_79_U_n_41));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_181 b_31_U
       (.ADDRARDADDR(b_0_address0),
        .ADDRBWRADDR({b_0_address1,ib_0_i_i_mid2_fu_6444_p3[4:0]}),
        .DIADI({b_20_U_n_19,b_20_U_n_20,b_20_U_n_21,b_20_U_n_22,b_20_U_n_23,b_20_U_n_24,b_20_U_n_25,b_20_U_n_26}),
        .INPUT_STREAM_data_V_0_sel2429_out(INPUT_STREAM_data_V_0_sel2429_out),
        .a_0_ce1(a_0_ce1),
        .ap_clk(ap_clk),
        .b_0_ce0(b_0_ce0),
        .ram_reg(b_31_q0),
        .ram_reg_0(b_31_q1),
        .ram_reg_1(b_79_U_n_59),
        .ram_reg_2(b_71_U_n_19));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_182 b_32_U
       (.ADDRARDADDR(b_0_address0),
        .DIADI({b_20_U_n_19,b_20_U_n_20,b_20_U_n_21,b_20_U_n_22,b_20_U_n_23,b_20_U_n_24,b_20_U_n_25,b_20_U_n_26}),
        .DOADO({b_32_U_n_3,b_32_U_n_4,b_32_U_n_5,b_32_U_n_6,b_32_U_n_7,b_32_U_n_8,b_32_U_n_9,b_32_U_n_10}),
        .INPUT_STREAM_data_V_0_sel2429_out(INPUT_STREAM_data_V_0_sel2429_out),
        .Q({\tmp_22_cast_reg_8567_reg_n_3_[8] ,\tmp_22_cast_reg_8567_reg_n_3_[7] ,\tmp_22_cast_reg_8567_reg_n_3_[6] ,\tmp_22_cast_reg_8567_reg_n_3_[5] }),
        .ap_clk(ap_clk),
        .b_0_ce0(b_0_ce0),
        .ram_reg(b_32_q1),
        .ram_reg_0(b_62_U_n_19),
        .ram_reg_1({\tmp_5_reg_8512_reg[4]_rep_n_3 ,\tmp_5_reg_8512_reg[3]_rep_n_3 ,\tmp_5_reg_8512_reg[2]_rep_n_3 ,\tmp_5_reg_8512_reg[1]_rep_n_3 ,\tmp_5_reg_8512_reg[0]_rep_n_3 }),
        .ram_reg_2(b_79_U_n_55),
        .ram_reg_3(b_79_U_n_39));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_183 b_33_U
       (.ADDRARDADDR(b_13_address0),
        .DIADI({b_20_U_n_19,b_20_U_n_20,b_20_U_n_21,b_20_U_n_22,b_20_U_n_23,b_20_U_n_24,b_20_U_n_25,b_20_U_n_26}),
        .DOADO({b_33_U_n_3,b_33_U_n_4,b_33_U_n_5,b_33_U_n_6,b_33_U_n_7,b_33_U_n_8,b_33_U_n_9,b_33_U_n_10}),
        .INPUT_STREAM_data_V_0_sel2429_out(INPUT_STREAM_data_V_0_sel2429_out),
        .Q({\tmp_22_cast_reg_8567_reg_n_3_[8] ,\tmp_22_cast_reg_8567_reg_n_3_[7] ,\tmp_22_cast_reg_8567_reg_n_3_[6] ,\tmp_22_cast_reg_8567_reg_n_3_[5] }),
        .ap_clk(ap_clk),
        .b_13_ce0(b_13_ce0),
        .ram_reg(b_33_q1),
        .ram_reg_0(b_62_U_n_19),
        .ram_reg_1({\tmp_5_reg_8512_reg[4]_rep_n_3 ,\tmp_5_reg_8512_reg[3]_rep_n_3 ,\tmp_5_reg_8512_reg[2]_rep_n_3 ,\tmp_5_reg_8512_reg[1]_rep_n_3 ,\tmp_5_reg_8512_reg[0]_rep_n_3 }),
        .ram_reg_2(b_79_U_n_55),
        .ram_reg_3(b_79_U_n_40));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_184 b_34_U
       (.ADDRARDADDR(b_0_address0),
        .ADDRBWRADDR({b_0_address1,ib_0_i_i_mid2_fu_6444_p3[4:0]}),
        .DIADI({b_20_U_n_19,b_20_U_n_20,b_20_U_n_21,b_20_U_n_22,b_20_U_n_23,b_20_U_n_24,b_20_U_n_25,b_20_U_n_26}),
        .DOADO(b_34_q0),
        .DOBDO({b_34_U_n_11,b_34_U_n_12,b_34_U_n_13,b_34_U_n_14,b_34_U_n_15,b_34_U_n_16,b_34_U_n_17,b_34_U_n_18}),
        .INPUT_STREAM_data_V_0_sel2429_out(INPUT_STREAM_data_V_0_sel2429_out),
        .a_0_ce1(a_0_ce1),
        .ap_clk(ap_clk),
        .b_0_ce0(b_0_ce0),
        .ram_reg(b_79_U_n_55),
        .ram_reg_0(b_79_U_n_41));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_185 b_35_U
       (.ADDRARDADDR(b_13_address0),
        .DIADI({b_35_U_n_19,b_35_U_n_20,b_35_U_n_21,b_35_U_n_22,b_35_U_n_23,b_35_U_n_24,b_35_U_n_25,b_35_U_n_26}),
        .DOBDO({b_35_U_n_11,b_35_U_n_12,b_35_U_n_13,b_35_U_n_14,b_35_U_n_15,b_35_U_n_16,b_35_U_n_17,b_35_U_n_18}),
        .INPUT_STREAM_data_V_0_sel(INPUT_STREAM_data_V_0_sel),
        .INPUT_STREAM_data_V_0_sel2429_out(INPUT_STREAM_data_V_0_sel2429_out),
        .Q({\tmp_22_cast_reg_8567_reg_n_3_[8] ,\tmp_22_cast_reg_8567_reg_n_3_[7] ,\tmp_22_cast_reg_8567_reg_n_3_[6] ,\tmp_22_cast_reg_8567_reg_n_3_[5] }),
        .a_12_ce1(a_12_ce1),
        .ap_clk(ap_clk),
        .b_13_ce0(b_13_ce0),
        .ram_reg(b_35_q0),
        .ram_reg_0({\tmp_5_reg_8512_reg[4]_rep_n_3 ,\tmp_5_reg_8512_reg[3]_rep_n_3 ,\tmp_5_reg_8512_reg[2]_rep_n_3 ,\tmp_5_reg_8512_reg[1]_rep_n_3 ,\tmp_5_reg_8512_reg[0]_rep_n_3 }),
        .ram_reg_1(b_79_U_n_55),
        .ram_reg_2(b_71_U_n_19),
        .ram_reg_3(INPUT_STREAM_data_V_0_payload_B),
        .ram_reg_4(INPUT_STREAM_data_V_0_payload_A));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_186 b_36_U
       (.ADDRARDADDR(b_13_address0),
        .DIADI({b_35_U_n_19,b_35_U_n_20,b_35_U_n_21,b_35_U_n_22,b_35_U_n_23,b_35_U_n_24,b_35_U_n_25,b_35_U_n_26}),
        .INPUT_STREAM_data_V_0_sel2429_out(INPUT_STREAM_data_V_0_sel2429_out),
        .Q({\tmp_22_cast_reg_8567_reg_n_3_[8] ,\tmp_22_cast_reg_8567_reg_n_3_[7] ,\tmp_22_cast_reg_8567_reg_n_3_[6] ,\tmp_22_cast_reg_8567_reg_n_3_[5] }),
        .a_12_ce1(a_12_ce1),
        .ap_clk(ap_clk),
        .b_13_ce0(b_13_ce0),
        .ram_reg(b_36_q0),
        .ram_reg_0(b_36_q1),
        .ram_reg_1({\tmp_5_reg_8512_reg[4]_rep_n_3 ,\tmp_5_reg_8512_reg[3]_rep_n_3 ,\tmp_5_reg_8512_reg[2]_rep_n_3 ,\tmp_5_reg_8512_reg[1]_rep_n_3 ,\tmp_5_reg_8512_reg[0]_rep_n_3 }),
        .ram_reg_2(b_79_U_n_58),
        .ram_reg_3(b_79_U_n_39));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_187 b_37_U
       (.ADDRARDADDR(b_13_address0),
        .DIADI({b_35_U_n_19,b_35_U_n_20,b_35_U_n_21,b_35_U_n_22,b_35_U_n_23,b_35_U_n_24,b_35_U_n_25,b_35_U_n_26}),
        .DOADO({b_37_U_n_3,b_37_U_n_4,b_37_U_n_5,b_37_U_n_6,b_37_U_n_7,b_37_U_n_8,b_37_U_n_9,b_37_U_n_10}),
        .INPUT_STREAM_data_V_0_sel2429_out(INPUT_STREAM_data_V_0_sel2429_out),
        .Q({\tmp_22_cast_reg_8567_reg_n_3_[8] ,\tmp_22_cast_reg_8567_reg_n_3_[7] ,\tmp_22_cast_reg_8567_reg_n_3_[6] ,\tmp_22_cast_reg_8567_reg_n_3_[5] }),
        .a_12_ce1(a_12_ce1),
        .ap_clk(ap_clk),
        .b_13_ce0(b_13_ce0),
        .ram_reg(b_37_q1),
        .ram_reg_0({\tmp_5_reg_8512_reg[4]_rep_n_3 ,\tmp_5_reg_8512_reg[3]_rep_n_3 ,\tmp_5_reg_8512_reg[2]_rep_n_3 ,\tmp_5_reg_8512_reg[1]_rep_n_3 ,\tmp_5_reg_8512_reg[0]_rep_n_3 }),
        .ram_reg_1(b_79_U_n_58),
        .ram_reg_2(b_79_U_n_40));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_188 b_38_U
       (.ADDRARDADDR(b_13_address0),
        .DIADI({b_35_U_n_19,b_35_U_n_20,b_35_U_n_21,b_35_U_n_22,b_35_U_n_23,b_35_U_n_24,b_35_U_n_25,b_35_U_n_26}),
        .DOADO({b_38_U_n_3,b_38_U_n_4,b_38_U_n_5,b_38_U_n_6,b_38_U_n_7,b_38_U_n_8,b_38_U_n_9,b_38_U_n_10}),
        .INPUT_STREAM_data_V_0_sel2429_out(INPUT_STREAM_data_V_0_sel2429_out),
        .Q({\tmp_22_cast_reg_8567_reg_n_3_[8] ,\tmp_22_cast_reg_8567_reg_n_3_[7] ,\tmp_22_cast_reg_8567_reg_n_3_[6] ,\tmp_22_cast_reg_8567_reg_n_3_[5] }),
        .a_12_ce1(a_12_ce1),
        .ap_clk(ap_clk),
        .b_13_ce0(b_13_ce0),
        .ram_reg(b_38_q1),
        .ram_reg_0({\tmp_5_reg_8512_reg[4]_rep_n_3 ,\tmp_5_reg_8512_reg[3]_rep_n_3 ,\tmp_5_reg_8512_reg[2]_rep_n_3 ,\tmp_5_reg_8512_reg[1]_rep_n_3 ,\tmp_5_reg_8512_reg[0]_rep_n_3 }),
        .ram_reg_1(b_79_U_n_58),
        .ram_reg_2(b_79_U_n_41));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_189 b_39_U
       (.ADDRARDADDR(b_13_address0),
        .DIADI({b_35_U_n_19,b_35_U_n_20,b_35_U_n_21,b_35_U_n_22,b_35_U_n_23,b_35_U_n_24,b_35_U_n_25,b_35_U_n_26}),
        .DOBDO({b_39_U_n_11,b_39_U_n_12,b_39_U_n_13,b_39_U_n_14,b_39_U_n_15,b_39_U_n_16,b_39_U_n_17,b_39_U_n_18}),
        .INPUT_STREAM_data_V_0_sel2429_out(INPUT_STREAM_data_V_0_sel2429_out),
        .Q({\tmp_22_cast_reg_8567_reg_n_3_[8] ,\tmp_22_cast_reg_8567_reg_n_3_[7] ,\tmp_22_cast_reg_8567_reg_n_3_[6] ,\tmp_22_cast_reg_8567_reg_n_3_[5] }),
        .a_12_ce1(a_12_ce1),
        .ap_clk(ap_clk),
        .b_13_ce0(b_13_ce0),
        .ram_reg(b_39_q0),
        .ram_reg_0({\tmp_5_reg_8512_reg[4]_rep_n_3 ,\tmp_5_reg_8512_reg[3]_rep_n_3 ,\tmp_5_reg_8512_reg[2]_rep_n_3 ,\tmp_5_reg_8512_reg[1]_rep_n_3 ,\tmp_5_reg_8512_reg[0]_rep_n_3 }),
        .ram_reg_1(b_79_U_n_58),
        .ram_reg_2(b_71_U_n_19));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_190 b_3_U
       (.ADDRARDADDR(b_0_address0),
        .ADDRBWRADDR({b_0_address1,ib_0_i_i_mid2_fu_6444_p3[4:0]}),
        .DIADI({b_0_U_n_19,b_0_U_n_20,b_0_U_n_21,b_0_U_n_22,b_0_U_n_23,b_0_U_n_24,b_0_U_n_25,b_0_U_n_26}),
        .DOADO({b_3_U_n_3,b_3_U_n_4,b_3_U_n_5,b_3_U_n_6,b_3_U_n_7,b_3_U_n_8,b_3_U_n_9,b_3_U_n_10}),
        .DOBDO(b_3_q1),
        .INPUT_STREAM_data_V_0_sel2429_out(INPUT_STREAM_data_V_0_sel2429_out),
        .a_0_ce1(a_0_ce1),
        .ap_clk(ap_clk),
        .b_0_ce0(b_0_ce0),
        .ram_reg(b_0_U_n_27),
        .ram_reg_0(b_71_U_n_19));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_191 b_40_U
       (.ADDRARDADDR(b_0_address0),
        .ADDRBWRADDR({b_0_address1,ib_0_i_i_mid2_fu_6444_p3[4:0]}),
        .DIADI({b_20_U_n_19,b_20_U_n_20,b_20_U_n_21,b_20_U_n_22,b_20_U_n_23,b_20_U_n_24,b_20_U_n_25,b_20_U_n_26}),
        .DOBDO({b_40_U_n_11,b_40_U_n_12,b_40_U_n_13,b_40_U_n_14,b_40_U_n_15,b_40_U_n_16,b_40_U_n_17,b_40_U_n_18}),
        .INPUT_STREAM_data_V_0_sel2429_out(INPUT_STREAM_data_V_0_sel2429_out),
        .a_0_ce1(a_0_ce1),
        .ap_clk(ap_clk),
        .b_0_ce0(b_0_ce0),
        .ram_reg(b_40_q0),
        .ram_reg_0(b_79_U_n_62),
        .ram_reg_1(b_79_U_n_39));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_192 b_41_U
       (.ADDRARDADDR(b_0_address0),
        .ADDRBWRADDR({b_0_address1,ib_0_i_i_mid2_fu_6444_p3[4:0]}),
        .DIADI({b_20_U_n_19,b_20_U_n_20,b_20_U_n_21,b_20_U_n_22,b_20_U_n_23,b_20_U_n_24,b_20_U_n_25,b_20_U_n_26}),
        .INPUT_STREAM_data_V_0_sel2429_out(INPUT_STREAM_data_V_0_sel2429_out),
        .a_0_ce1(a_0_ce1),
        .ap_clk(ap_clk),
        .b_0_ce0(b_0_ce0),
        .ram_reg(b_41_q0),
        .ram_reg_0(b_41_q1),
        .ram_reg_1(b_79_U_n_62),
        .ram_reg_2(b_79_U_n_40));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_193 b_42_U
       (.ADDRARDADDR(b_0_address0),
        .ADDRBWRADDR({\tmp_22_cast_reg_8567_reg[8]_rep_n_3 ,\tmp_22_cast_reg_8567_reg[7]_rep_n_3 ,\tmp_22_cast_reg_8567_reg[6]_rep_n_3 ,\tmp_22_cast_reg_8567_reg[5]_rep_n_3 }),
        .DIADI({b_20_U_n_19,b_20_U_n_20,b_20_U_n_21,b_20_U_n_22,b_20_U_n_23,b_20_U_n_24,b_20_U_n_25,b_20_U_n_26}),
        .DOADO({b_42_U_n_3,b_42_U_n_4,b_42_U_n_5,b_42_U_n_6,b_42_U_n_7,b_42_U_n_8,b_42_U_n_9,b_42_U_n_10}),
        .INPUT_STREAM_data_V_0_sel2429_out(INPUT_STREAM_data_V_0_sel2429_out),
        .ap_clk(ap_clk),
        .b_0_ce0(b_0_ce0),
        .ram_reg(b_42_q1),
        .ram_reg_0(b_62_U_n_19),
        .ram_reg_1({\tmp_5_reg_8512_reg[4]_rep_n_3 ,\tmp_5_reg_8512_reg[3]_rep_n_3 ,\tmp_5_reg_8512_reg[2]_rep_n_3 ,\tmp_5_reg_8512_reg[1]_rep_n_3 ,\tmp_5_reg_8512_reg[0]_rep_n_3 }),
        .ram_reg_2(b_79_U_n_62),
        .ram_reg_3(b_79_U_n_41));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_194 b_43_U
       (.ADDRARDADDR(b_13_address0),
        .ADDRBWRADDR({\tmp_22_cast_reg_8567_reg[8]_rep_n_3 ,\tmp_22_cast_reg_8567_reg[7]_rep_n_3 ,\tmp_22_cast_reg_8567_reg[6]_rep_n_3 ,\tmp_22_cast_reg_8567_reg[5]_rep_n_3 }),
        .DIADI({b_20_U_n_19,b_20_U_n_20,b_20_U_n_21,b_20_U_n_22,b_20_U_n_23,b_20_U_n_24,b_20_U_n_25,b_20_U_n_26}),
        .DOADO({b_43_U_n_3,b_43_U_n_4,b_43_U_n_5,b_43_U_n_6,b_43_U_n_7,b_43_U_n_8,b_43_U_n_9,b_43_U_n_10}),
        .INPUT_STREAM_data_V_0_sel2429_out(INPUT_STREAM_data_V_0_sel2429_out),
        .ap_clk(ap_clk),
        .b_13_ce0(b_13_ce0),
        .ram_reg(b_43_q1),
        .ram_reg_0(b_62_U_n_19),
        .ram_reg_1({\tmp_5_reg_8512_reg[4]_rep_n_3 ,\tmp_5_reg_8512_reg[3]_rep_n_3 ,\tmp_5_reg_8512_reg[2]_rep_n_3 ,\tmp_5_reg_8512_reg[1]_rep_n_3 ,\tmp_5_reg_8512_reg[0]_rep_n_3 }),
        .ram_reg_2(b_79_U_n_62),
        .ram_reg_3(b_71_U_n_19));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_195 b_44_U
       (.ADDRARDADDR(b_0_address0),
        .ADDRBWRADDR({b_0_address1,ib_0_i_i_mid2_fu_6444_p3[4:0]}),
        .DIADI({b_20_U_n_19,b_20_U_n_20,b_20_U_n_21,b_20_U_n_22,b_20_U_n_23,b_20_U_n_24,b_20_U_n_25,b_20_U_n_26}),
        .DOADO(b_44_q0),
        .DOBDO({b_44_U_n_11,b_44_U_n_12,b_44_U_n_13,b_44_U_n_14,b_44_U_n_15,b_44_U_n_16,b_44_U_n_17,b_44_U_n_18}),
        .INPUT_STREAM_data_V_0_sel2429_out(INPUT_STREAM_data_V_0_sel2429_out),
        .a_0_ce1(a_0_ce1),
        .ap_clk(ap_clk),
        .b_0_ce0(b_0_ce0),
        .ram_reg(b_79_U_n_56),
        .ram_reg_0(b_79_U_n_39));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_196 b_45_U
       (.ADDRARDADDR(b_13_address0),
        .ADDRBWRADDR(tmp_5_reg_8512_reg__1[4:0]),
        .DIADI({b_50_U_n_19,b_50_U_n_20,b_50_U_n_21,b_50_U_n_22,b_50_U_n_23,b_50_U_n_24,b_50_U_n_25,b_50_U_n_26}),
        .DOBDO({b_45_U_n_11,b_45_U_n_12,b_45_U_n_13,b_45_U_n_14,b_45_U_n_15,b_45_U_n_16,b_45_U_n_17,b_45_U_n_18}),
        .INPUT_STREAM_data_V_0_sel2429_out(INPUT_STREAM_data_V_0_sel2429_out),
        .Q({\tmp_22_cast_reg_8567_reg_n_3_[8] ,\tmp_22_cast_reg_8567_reg_n_3_[7] ,\tmp_22_cast_reg_8567_reg_n_3_[6] ,\tmp_22_cast_reg_8567_reg_n_3_[5] }),
        .a_12_ce1(a_12_ce1),
        .ap_clk(ap_clk),
        .b_13_ce0(b_13_ce0),
        .ram_reg(b_45_q0),
        .ram_reg_0(b_79_U_n_56),
        .ram_reg_1(b_79_U_n_40));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_197 b_46_U
       (.ADDRARDADDR(b_13_address0),
        .ADDRBWRADDR(tmp_5_reg_8512_reg__1[4:0]),
        .DIADI({b_50_U_n_19,b_50_U_n_20,b_50_U_n_21,b_50_U_n_22,b_50_U_n_23,b_50_U_n_24,b_50_U_n_25,b_50_U_n_26}),
        .INPUT_STREAM_data_V_0_sel2429_out(INPUT_STREAM_data_V_0_sel2429_out),
        .Q({\tmp_22_cast_reg_8567_reg_n_3_[8] ,\tmp_22_cast_reg_8567_reg_n_3_[7] ,\tmp_22_cast_reg_8567_reg_n_3_[6] ,\tmp_22_cast_reg_8567_reg_n_3_[5] }),
        .a_12_ce1(a_12_ce1),
        .ap_clk(ap_clk),
        .b_13_ce0(b_13_ce0),
        .ram_reg(b_46_q0),
        .ram_reg_0(b_46_q1),
        .ram_reg_1(b_79_U_n_56),
        .ram_reg_2(b_79_U_n_41));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_198 b_47_U
       (.ADDRARDADDR(b_13_address0),
        .ADDRBWRADDR(tmp_5_reg_8512_reg__1[4:0]),
        .DIADI({b_50_U_n_19,b_50_U_n_20,b_50_U_n_21,b_50_U_n_22,b_50_U_n_23,b_50_U_n_24,b_50_U_n_25,b_50_U_n_26}),
        .DOADO({b_47_U_n_3,b_47_U_n_4,b_47_U_n_5,b_47_U_n_6,b_47_U_n_7,b_47_U_n_8,b_47_U_n_9,b_47_U_n_10}),
        .INPUT_STREAM_data_V_0_sel2429_out(INPUT_STREAM_data_V_0_sel2429_out),
        .Q({\tmp_22_cast_reg_8567_reg_n_3_[8] ,\tmp_22_cast_reg_8567_reg_n_3_[7] ,\tmp_22_cast_reg_8567_reg_n_3_[6] ,\tmp_22_cast_reg_8567_reg_n_3_[5] }),
        .a_12_ce1(a_12_ce1),
        .ap_clk(ap_clk),
        .b_13_ce0(b_13_ce0),
        .ram_reg(b_47_q1),
        .ram_reg_0(b_79_U_n_56),
        .ram_reg_1(b_71_U_n_19));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_199 b_48_U
       (.ADDRARDADDR(b_13_address0),
        .ADDRBWRADDR(tmp_5_reg_8512_reg__1[4:0]),
        .DIADI({b_50_U_n_19,b_50_U_n_20,b_50_U_n_21,b_50_U_n_22,b_50_U_n_23,b_50_U_n_24,b_50_U_n_25,b_50_U_n_26}),
        .DOADO({b_48_U_n_3,b_48_U_n_4,b_48_U_n_5,b_48_U_n_6,b_48_U_n_7,b_48_U_n_8,b_48_U_n_9,b_48_U_n_10}),
        .INPUT_STREAM_data_V_0_sel2429_out(INPUT_STREAM_data_V_0_sel2429_out),
        .Q({\tmp_22_cast_reg_8567_reg_n_3_[8] ,\tmp_22_cast_reg_8567_reg_n_3_[7] ,\tmp_22_cast_reg_8567_reg_n_3_[6] ,\tmp_22_cast_reg_8567_reg_n_3_[5] }),
        .a_12_ce1(a_12_ce1),
        .ap_clk(ap_clk),
        .b_13_ce0(b_13_ce0),
        .ram_reg(b_48_q1),
        .ram_reg_0(b_79_U_n_54),
        .ram_reg_1(b_79_U_n_39));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_200 b_49_U
       (.ADDRARDADDR(b_13_address0),
        .ADDRBWRADDR(tmp_5_reg_8512_reg__1[4:0]),
        .DIADI({b_50_U_n_19,b_50_U_n_20,b_50_U_n_21,b_50_U_n_22,b_50_U_n_23,b_50_U_n_24,b_50_U_n_25,b_50_U_n_26}),
        .DOBDO({b_49_U_n_11,b_49_U_n_12,b_49_U_n_13,b_49_U_n_14,b_49_U_n_15,b_49_U_n_16,b_49_U_n_17,b_49_U_n_18}),
        .INPUT_STREAM_data_V_0_sel2429_out(INPUT_STREAM_data_V_0_sel2429_out),
        .Q({\tmp_22_cast_reg_8567_reg_n_3_[8] ,\tmp_22_cast_reg_8567_reg_n_3_[7] ,\tmp_22_cast_reg_8567_reg_n_3_[6] ,\tmp_22_cast_reg_8567_reg_n_3_[5] }),
        .a_12_ce1(a_12_ce1),
        .ap_clk(ap_clk),
        .b_13_ce0(b_13_ce0),
        .ram_reg(b_49_q0),
        .ram_reg_0(b_79_U_n_54),
        .ram_reg_1(b_79_U_n_40));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_201 b_4_U
       (.ADDRARDADDR(b_0_address0),
        .ADDRBWRADDR({b_0_address1,ib_0_i_i_mid2_fu_6444_p3[4:0]}),
        .DIADI({b_0_U_n_19,b_0_U_n_20,b_0_U_n_21,b_0_U_n_22,b_0_U_n_23,b_0_U_n_24,b_0_U_n_25,b_0_U_n_26}),
        .DOBDO({b_4_U_n_11,b_4_U_n_12,b_4_U_n_13,b_4_U_n_14,b_4_U_n_15,b_4_U_n_16,b_4_U_n_17,b_4_U_n_18}),
        .INPUT_STREAM_data_V_0_sel2429_out(INPUT_STREAM_data_V_0_sel2429_out),
        .a_0_ce1(a_0_ce1),
        .ap_clk(ap_clk),
        .b_0_ce0(b_0_ce0),
        .ram_reg(b_4_q0),
        .ram_reg_0(b_79_U_n_53),
        .ram_reg_1(b_79_U_n_39));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_202 b_50_U
       (.ADDRARDADDR(b_13_address0),
        .ADDRBWRADDR(tmp_5_reg_8512_reg__1[4:0]),
        .DIADI({b_50_U_n_19,b_50_U_n_20,b_50_U_n_21,b_50_U_n_22,b_50_U_n_23,b_50_U_n_24,b_50_U_n_25,b_50_U_n_26}),
        .DOBDO({b_50_U_n_11,b_50_U_n_12,b_50_U_n_13,b_50_U_n_14,b_50_U_n_15,b_50_U_n_16,b_50_U_n_17,b_50_U_n_18}),
        .INPUT_STREAM_data_V_0_sel(INPUT_STREAM_data_V_0_sel),
        .INPUT_STREAM_data_V_0_sel2429_out(INPUT_STREAM_data_V_0_sel2429_out),
        .Q({\tmp_22_cast_reg_8567_reg_n_3_[8] ,\tmp_22_cast_reg_8567_reg_n_3_[7] ,\tmp_22_cast_reg_8567_reg_n_3_[6] ,\tmp_22_cast_reg_8567_reg_n_3_[5] }),
        .a_12_ce1(a_12_ce1),
        .ap_clk(ap_clk),
        .b_13_ce0(b_13_ce0),
        .ram_reg(b_50_q0),
        .ram_reg_0(b_79_U_n_54),
        .ram_reg_1(b_79_U_n_41),
        .ram_reg_2(INPUT_STREAM_data_V_0_payload_B),
        .ram_reg_3(INPUT_STREAM_data_V_0_payload_A));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_203 b_51_U
       (.ADDRARDADDR(b_13_address0),
        .ADDRBWRADDR(tmp_5_reg_8512_reg__1[4:0]),
        .DIADI({b_50_U_n_19,b_50_U_n_20,b_50_U_n_21,b_50_U_n_22,b_50_U_n_23,b_50_U_n_24,b_50_U_n_25,b_50_U_n_26}),
        .INPUT_STREAM_data_V_0_sel2429_out(INPUT_STREAM_data_V_0_sel2429_out),
        .Q({\tmp_22_cast_reg_8567_reg_n_3_[8] ,\tmp_22_cast_reg_8567_reg_n_3_[7] ,\tmp_22_cast_reg_8567_reg_n_3_[6] ,\tmp_22_cast_reg_8567_reg_n_3_[5] }),
        .a_12_ce1(a_12_ce1),
        .ap_clk(ap_clk),
        .b_13_ce0(b_13_ce0),
        .ram_reg(b_51_q0),
        .ram_reg_0(b_51_q1),
        .ram_reg_1(b_79_U_n_54),
        .ram_reg_2(b_71_U_n_19));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_204 b_52_U
       (.ADDRARDADDR(b_13_address0),
        .ADDRBWRADDR(tmp_5_reg_8512_reg__1[4:0]),
        .DIADI({b_50_U_n_19,b_50_U_n_20,b_50_U_n_21,b_50_U_n_22,b_50_U_n_23,b_50_U_n_24,b_50_U_n_25,b_50_U_n_26}),
        .DOADO({b_52_U_n_3,b_52_U_n_4,b_52_U_n_5,b_52_U_n_6,b_52_U_n_7,b_52_U_n_8,b_52_U_n_9,b_52_U_n_10}),
        .DOBDO(b_52_q1),
        .INPUT_STREAM_data_V_0_sel2429_out(INPUT_STREAM_data_V_0_sel2429_out),
        .Q({\tmp_22_cast_reg_8567_reg_n_3_[8] ,\tmp_22_cast_reg_8567_reg_n_3_[7] ,\tmp_22_cast_reg_8567_reg_n_3_[6] ,\tmp_22_cast_reg_8567_reg_n_3_[5] }),
        .a_12_ce1(a_12_ce1),
        .ap_clk(ap_clk),
        .b_13_ce0(b_13_ce0),
        .ram_reg(b_79_U_n_45),
        .ram_reg_0(b_79_U_n_39));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_205 b_53_U
       (.ADDRARDADDR(b_13_address0),
        .ADDRBWRADDR(tmp_5_reg_8512_reg__1[4:0]),
        .DIADI({b_50_U_n_19,b_50_U_n_20,b_50_U_n_21,b_50_U_n_22,b_50_U_n_23,b_50_U_n_24,b_50_U_n_25,b_50_U_n_26}),
        .DOADO({b_53_U_n_3,b_53_U_n_4,b_53_U_n_5,b_53_U_n_6,b_53_U_n_7,b_53_U_n_8,b_53_U_n_9,b_53_U_n_10}),
        .DOBDO(b_53_q1),
        .INPUT_STREAM_data_V_0_sel2429_out(INPUT_STREAM_data_V_0_sel2429_out),
        .Q({\tmp_22_cast_reg_8567_reg_n_3_[8] ,\tmp_22_cast_reg_8567_reg_n_3_[7] ,\tmp_22_cast_reg_8567_reg_n_3_[6] ,\tmp_22_cast_reg_8567_reg_n_3_[5] }),
        .a_12_ce1(a_12_ce1),
        .ap_clk(ap_clk),
        .b_13_ce0(b_13_ce0),
        .ram_reg(b_79_U_n_45),
        .ram_reg_0(b_79_U_n_40));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_206 b_54_U
       (.ADDRARDADDR(b_13_address0),
        .ADDRBWRADDR(tmp_5_reg_8512_reg__1[4:0]),
        .DIADI({b_50_U_n_19,b_50_U_n_20,b_50_U_n_21,b_50_U_n_22,b_50_U_n_23,b_50_U_n_24,b_50_U_n_25,b_50_U_n_26}),
        .DOBDO({b_54_U_n_11,b_54_U_n_12,b_54_U_n_13,b_54_U_n_14,b_54_U_n_15,b_54_U_n_16,b_54_U_n_17,b_54_U_n_18}),
        .INPUT_STREAM_data_V_0_sel2429_out(INPUT_STREAM_data_V_0_sel2429_out),
        .Q({\tmp_22_cast_reg_8567_reg_n_3_[8] ,\tmp_22_cast_reg_8567_reg_n_3_[7] ,\tmp_22_cast_reg_8567_reg_n_3_[6] ,\tmp_22_cast_reg_8567_reg_n_3_[5] }),
        .a_12_ce1(a_12_ce1),
        .ap_clk(ap_clk),
        .b_13_ce0(b_13_ce0),
        .ram_reg(b_54_q0),
        .ram_reg_0(b_79_U_n_45),
        .ram_reg_1(b_79_U_n_41));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_207 b_55_U
       (.ADDRARDADDR(b_13_address0),
        .ADDRBWRADDR(tmp_5_reg_8512_reg__1[4:0]),
        .DIADI({b_50_U_n_19,b_50_U_n_20,b_50_U_n_21,b_50_U_n_22,b_50_U_n_23,b_50_U_n_24,b_50_U_n_25,b_50_U_n_26}),
        .DOBDO({b_55_U_n_11,b_55_U_n_12,b_55_U_n_13,b_55_U_n_14,b_55_U_n_15,b_55_U_n_16,b_55_U_n_17,b_55_U_n_18}),
        .INPUT_STREAM_data_V_0_sel2429_out(INPUT_STREAM_data_V_0_sel2429_out),
        .Q({\tmp_22_cast_reg_8567_reg_n_3_[8] ,\tmp_22_cast_reg_8567_reg_n_3_[7] ,\tmp_22_cast_reg_8567_reg_n_3_[6] ,\tmp_22_cast_reg_8567_reg_n_3_[5] }),
        .a_12_ce1(a_12_ce1),
        .ap_clk(ap_clk),
        .b_13_ce0(b_13_ce0),
        .ram_reg(b_55_q0),
        .ram_reg_0(b_79_U_n_45),
        .ram_reg_1(b_71_U_n_19));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_208 b_56_U
       (.ADDRARDADDR(b_13_address0),
        .ADDRBWRADDR(tmp_5_reg_8512_reg__1[4:0]),
        .DIADI({b_50_U_n_19,b_50_U_n_20,b_50_U_n_21,b_50_U_n_22,b_50_U_n_23,b_50_U_n_24,b_50_U_n_25,b_50_U_n_26}),
        .INPUT_STREAM_data_V_0_sel2429_out(INPUT_STREAM_data_V_0_sel2429_out),
        .Q({\tmp_22_cast_reg_8567_reg_n_3_[8] ,\tmp_22_cast_reg_8567_reg_n_3_[7] ,\tmp_22_cast_reg_8567_reg_n_3_[6] ,\tmp_22_cast_reg_8567_reg_n_3_[5] }),
        .a_12_ce1(a_12_ce1),
        .ap_clk(ap_clk),
        .b_13_ce0(b_13_ce0),
        .ram_reg(b_56_q0),
        .ram_reg_0(b_56_q1),
        .ram_reg_1(b_79_U_n_65),
        .ram_reg_2(b_79_U_n_39));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_209 b_57_U
       (.ADDRARDADDR(b_13_address0),
        .ADDRBWRADDR(tmp_5_reg_8512_reg__1[4:0]),
        .DIADI({b_50_U_n_19,b_50_U_n_20,b_50_U_n_21,b_50_U_n_22,b_50_U_n_23,b_50_U_n_24,b_50_U_n_25,b_50_U_n_26}),
        .DOADO({b_57_U_n_3,b_57_U_n_4,b_57_U_n_5,b_57_U_n_6,b_57_U_n_7,b_57_U_n_8,b_57_U_n_9,b_57_U_n_10}),
        .DOBDO(b_57_q1),
        .INPUT_STREAM_data_V_0_sel2429_out(INPUT_STREAM_data_V_0_sel2429_out),
        .Q({\tmp_22_cast_reg_8567_reg_n_3_[8] ,\tmp_22_cast_reg_8567_reg_n_3_[7] ,\tmp_22_cast_reg_8567_reg_n_3_[6] ,\tmp_22_cast_reg_8567_reg_n_3_[5] }),
        .a_12_ce1(a_12_ce1),
        .ap_clk(ap_clk),
        .b_13_ce0(b_13_ce0),
        .ram_reg(b_79_U_n_65),
        .ram_reg_0(b_79_U_n_40));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_210 b_58_U
       (.ADDRARDADDR(b_13_address0),
        .ADDRBWRADDR(tmp_5_reg_8512_reg__1[4:0]),
        .DIADI({b_50_U_n_19,b_50_U_n_20,b_50_U_n_21,b_50_U_n_22,b_50_U_n_23,b_50_U_n_24,b_50_U_n_25,b_50_U_n_26}),
        .DOADO({b_58_U_n_3,b_58_U_n_4,b_58_U_n_5,b_58_U_n_6,b_58_U_n_7,b_58_U_n_8,b_58_U_n_9,b_58_U_n_10}),
        .DOBDO(b_58_q1),
        .INPUT_STREAM_data_V_0_sel2429_out(INPUT_STREAM_data_V_0_sel2429_out),
        .Q({\tmp_22_cast_reg_8567_reg_n_3_[8] ,\tmp_22_cast_reg_8567_reg_n_3_[7] ,\tmp_22_cast_reg_8567_reg_n_3_[6] ,\tmp_22_cast_reg_8567_reg_n_3_[5] }),
        .a_12_ce1(a_12_ce1),
        .ap_clk(ap_clk),
        .b_13_ce0(b_13_ce0),
        .ram_reg(b_79_U_n_65),
        .ram_reg_0(b_79_U_n_41));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_211 b_59_U
       (.ADDRARDADDR(b_13_address0),
        .ADDRBWRADDR(tmp_5_reg_8512_reg__1[4:0]),
        .DIADI({b_50_U_n_19,b_50_U_n_20,b_50_U_n_21,b_50_U_n_22,b_50_U_n_23,b_50_U_n_24,b_50_U_n_25,b_50_U_n_26}),
        .DOBDO({b_59_U_n_11,b_59_U_n_12,b_59_U_n_13,b_59_U_n_14,b_59_U_n_15,b_59_U_n_16,b_59_U_n_17,b_59_U_n_18}),
        .INPUT_STREAM_data_V_0_sel2429_out(INPUT_STREAM_data_V_0_sel2429_out),
        .Q({\tmp_22_cast_reg_8567_reg_n_3_[8] ,\tmp_22_cast_reg_8567_reg_n_3_[7] ,\tmp_22_cast_reg_8567_reg_n_3_[6] ,\tmp_22_cast_reg_8567_reg_n_3_[5] }),
        .a_12_ce1(a_12_ce1),
        .ap_clk(ap_clk),
        .b_13_ce0(b_13_ce0),
        .ram_reg(b_59_q0),
        .ram_reg_0(b_79_U_n_65),
        .ram_reg_1(b_71_U_n_19));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_212 b_5_U
       (.ADDRARDADDR(b_0_address0),
        .ADDRBWRADDR({b_0_address1,ib_0_i_i_mid2_fu_6444_p3[4:0]}),
        .DIADI({b_0_U_n_19,b_0_U_n_20,b_0_U_n_21,b_0_U_n_22,b_0_U_n_23,b_0_U_n_24,b_0_U_n_25,b_0_U_n_26}),
        .DOBDO({b_5_U_n_11,b_5_U_n_12,b_5_U_n_13,b_5_U_n_14,b_5_U_n_15,b_5_U_n_16,b_5_U_n_17,b_5_U_n_18}),
        .INPUT_STREAM_data_V_0_sel2429_out(INPUT_STREAM_data_V_0_sel2429_out),
        .a_0_ce1(a_0_ce1),
        .ap_clk(ap_clk),
        .b_0_ce0(b_0_ce0),
        .ram_reg(b_5_q0),
        .ram_reg_0(b_79_U_n_53),
        .ram_reg_1(b_79_U_n_40));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_213 b_60_U
       (.ADDRARDADDR(b_0_address0),
        .ADDRBWRADDR({b_0_address1,ib_0_i_i_mid2_fu_6444_p3[4:0]}),
        .DIADI({b_20_U_n_19,b_20_U_n_20,b_20_U_n_21,b_20_U_n_22,b_20_U_n_23,b_20_U_n_24,b_20_U_n_25,b_20_U_n_26}),
        .DOBDO({b_60_U_n_11,b_60_U_n_12,b_60_U_n_13,b_60_U_n_14,b_60_U_n_15,b_60_U_n_16,b_60_U_n_17,b_60_U_n_18}),
        .INPUT_STREAM_data_V_0_sel2429_out(INPUT_STREAM_data_V_0_sel2429_out),
        .a_0_ce1(a_0_ce1),
        .ap_clk(ap_clk),
        .b_0_ce0(b_0_ce0),
        .ram_reg(b_60_q0),
        .ram_reg_0(b_79_U_n_64),
        .ram_reg_1(b_79_U_n_39));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_214 b_61_U
       (.ADDRARDADDR(b_0_address0),
        .ADDRBWRADDR({b_0_address1,ib_0_i_i_mid2_fu_6444_p3[4:0]}),
        .DIADI({b_20_U_n_19,b_20_U_n_20,b_20_U_n_21,b_20_U_n_22,b_20_U_n_23,b_20_U_n_24,b_20_U_n_25,b_20_U_n_26}),
        .INPUT_STREAM_data_V_0_sel2429_out(INPUT_STREAM_data_V_0_sel2429_out),
        .a_0_ce1(a_0_ce1),
        .ap_clk(ap_clk),
        .b_0_ce0(b_0_ce0),
        .ram_reg(b_61_q0),
        .ram_reg_0(b_61_q1),
        .ram_reg_1(b_79_U_n_64),
        .ram_reg_2(b_79_U_n_40));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_215 b_62_U
       (.ADDRARDADDR(b_0_address0),
        .ADDRBWRADDR(tmp_5_reg_8512_reg__1[4:0]),
        .DIADI({b_20_U_n_19,b_20_U_n_20,b_20_U_n_21,b_20_U_n_22,b_20_U_n_23,b_20_U_n_24,b_20_U_n_25,b_20_U_n_26}),
        .DOADO({b_62_U_n_3,b_62_U_n_4,b_62_U_n_5,b_62_U_n_6,b_62_U_n_7,b_62_U_n_8,b_62_U_n_9,b_62_U_n_10}),
        .INPUT_STREAM_data_V_0_sel2429_out(INPUT_STREAM_data_V_0_sel2429_out),
        .Q({\tmp_22_cast_reg_8567_reg_n_3_[8] ,\tmp_22_cast_reg_8567_reg_n_3_[7] ,\tmp_22_cast_reg_8567_reg_n_3_[6] ,\tmp_22_cast_reg_8567_reg_n_3_[5] }),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp2_iter1(ap_enable_reg_pp2_iter1),
        .ap_enable_reg_pp2_iter1_reg(b_62_U_n_19),
        .b_0_ce0(b_0_ce0),
        .ram_reg(b_62_q1),
        .ram_reg_0(b_79_U_n_64),
        .ram_reg_1(b_79_U_n_41),
        .ram_reg_2(ap_CS_fsm_pp2_stage0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_216 b_63_U
       (.ADDRARDADDR(b_13_address0),
        .ADDRBWRADDR(tmp_5_reg_8512_reg__1[4:0]),
        .DIADI({b_20_U_n_19,b_20_U_n_20,b_20_U_n_21,b_20_U_n_22,b_20_U_n_23,b_20_U_n_24,b_20_U_n_25,b_20_U_n_26}),
        .DOADO({b_63_U_n_3,b_63_U_n_4,b_63_U_n_5,b_63_U_n_6,b_63_U_n_7,b_63_U_n_8,b_63_U_n_9,b_63_U_n_10}),
        .INPUT_STREAM_data_V_0_sel2429_out(INPUT_STREAM_data_V_0_sel2429_out),
        .Q({\tmp_22_cast_reg_8567_reg_n_3_[8] ,\tmp_22_cast_reg_8567_reg_n_3_[7] ,\tmp_22_cast_reg_8567_reg_n_3_[6] ,\tmp_22_cast_reg_8567_reg_n_3_[5] }),
        .ap_clk(ap_clk),
        .b_13_ce0(b_13_ce0),
        .ram_reg(b_63_q1),
        .ram_reg_0(b_62_U_n_19),
        .ram_reg_1(b_79_U_n_64),
        .ram_reg_2(b_71_U_n_19));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_217 b_64_U
       (.ADDRARDADDR(b_0_address0),
        .ADDRBWRADDR({b_0_address1,ib_0_i_i_mid2_fu_6444_p3[4:0]}),
        .DIADI({b_20_U_n_19,b_20_U_n_20,b_20_U_n_21,b_20_U_n_22,b_20_U_n_23,b_20_U_n_24,b_20_U_n_25,b_20_U_n_26}),
        .DOADO(b_64_q0),
        .DOBDO({b_64_U_n_11,b_64_U_n_12,b_64_U_n_13,b_64_U_n_14,b_64_U_n_15,b_64_U_n_16,b_64_U_n_17,b_64_U_n_18}),
        .INPUT_STREAM_data_V_0_sel2429_out(INPUT_STREAM_data_V_0_sel2429_out),
        .Q(i1_0_i_reg_5832_reg__0[0]),
        .a_0_ce1(a_0_ce1),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp2_iter0(ap_enable_reg_pp2_iter0),
        .b_0_ce0(b_0_ce0),
        .exitcond1_i_i_fu_6438_p2(exitcond1_i_i_fu_6438_p2),
        .exitcond2_i_fu_6254_p2(exitcond2_i_fu_6254_p2),
        .exitcond_flatten8_fu_6236_p2(exitcond_flatten8_fu_6236_p2),
        .ib_0_i_i_mid2_fu_6444_p3(ib_0_i_i_mid2_fu_6444_p3[6]),
        .ram_reg(b_79_U_n_66),
        .ram_reg_0(b_79_U_n_39),
        .ram_reg_1(j2_0_i_reg_5843),
        .ram_reg_2(ib_0_i_i_reg_5876),
        .ram_reg_3({ap_CS_fsm_pp2_stage0,ap_CS_fsm_state4}),
        .ram_reg_4(\INPUT_STREAM_data_V_0_state_reg_n_3_[0] ),
        .tmp_8_fu_6302_p2(tmp_8_fu_6302_p2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_218 b_65_U
       (.ADDRARDADDR(b_13_address0),
        .ADDRBWRADDR({\tmp_22_cast_reg_8567_reg[8]_rep_n_3 ,\tmp_22_cast_reg_8567_reg[7]_rep_n_3 ,\tmp_22_cast_reg_8567_reg[6]_rep_n_3 ,\tmp_22_cast_reg_8567_reg[5]_rep_n_3 }),
        .DIADI(INPUT_STREAM_data_V_0_data_out),
        .DOBDO({b_65_U_n_11,b_65_U_n_12,b_65_U_n_13,b_65_U_n_14,b_65_U_n_15,b_65_U_n_16,b_65_U_n_17,b_65_U_n_18}),
        .INPUT_STREAM_data_V_0_sel2429_out(INPUT_STREAM_data_V_0_sel2429_out),
        .a_12_ce1(a_12_ce1),
        .ap_clk(ap_clk),
        .b_13_ce0(b_13_ce0),
        .ram_reg(b_65_q0),
        .ram_reg_0(tmp_5_reg_8512_reg__1[4:0]),
        .ram_reg_1(b_79_U_n_66),
        .ram_reg_2(b_79_U_n_40));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_219 b_66_U
       (.ADDRARDADDR(b_13_address0),
        .ADDRBWRADDR({\tmp_22_cast_reg_8567_reg[8]_rep_n_3 ,\tmp_22_cast_reg_8567_reg[7]_rep_n_3 ,\tmp_22_cast_reg_8567_reg[6]_rep_n_3 ,\tmp_22_cast_reg_8567_reg[5]_rep_n_3 }),
        .DIADI(INPUT_STREAM_data_V_0_data_out),
        .INPUT_STREAM_data_V_0_sel2429_out(INPUT_STREAM_data_V_0_sel2429_out),
        .a_12_ce1(a_12_ce1),
        .ap_clk(ap_clk),
        .b_13_ce0(b_13_ce0),
        .ram_reg(b_66_q0),
        .ram_reg_0(b_66_q1),
        .ram_reg_1(tmp_5_reg_8512_reg__1[4:0]),
        .ram_reg_2(b_79_U_n_66),
        .ram_reg_3(b_79_U_n_41));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_220 b_67_U
       (.ADDRARDADDR(b_13_address0),
        .ADDRBWRADDR({\tmp_22_cast_reg_8567_reg[8]_rep_n_3 ,\tmp_22_cast_reg_8567_reg[7]_rep_n_3 ,\tmp_22_cast_reg_8567_reg[6]_rep_n_3 ,\tmp_22_cast_reg_8567_reg[5]_rep_n_3 }),
        .DIADI(INPUT_STREAM_data_V_0_data_out),
        .DOADO({b_67_U_n_3,b_67_U_n_4,b_67_U_n_5,b_67_U_n_6,b_67_U_n_7,b_67_U_n_8,b_67_U_n_9,b_67_U_n_10}),
        .INPUT_STREAM_data_V_0_sel2429_out(INPUT_STREAM_data_V_0_sel2429_out),
        .a_12_ce1(a_12_ce1),
        .ap_clk(ap_clk),
        .b_13_ce0(b_13_ce0),
        .ram_reg(b_67_q1),
        .ram_reg_0(tmp_5_reg_8512_reg__1[4:0]),
        .ram_reg_1(b_79_U_n_66),
        .ram_reg_2(b_71_U_n_19));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_221 b_68_U
       (.ADDRARDADDR(b_13_address0),
        .ADDRBWRADDR({\tmp_22_cast_reg_8567_reg[8]_rep_n_3 ,\tmp_22_cast_reg_8567_reg[7]_rep_n_3 ,\tmp_22_cast_reg_8567_reg[6]_rep_n_3 ,\tmp_22_cast_reg_8567_reg[5]_rep_n_3 }),
        .DIADI(INPUT_STREAM_data_V_0_data_out),
        .DOADO({b_68_U_n_3,b_68_U_n_4,b_68_U_n_5,b_68_U_n_6,b_68_U_n_7,b_68_U_n_8,b_68_U_n_9,b_68_U_n_10}),
        .INPUT_STREAM_data_V_0_sel2429_out(INPUT_STREAM_data_V_0_sel2429_out),
        .Q(ap_CS_fsm_state4),
        .a_12_ce1(a_12_ce1),
        .ap_clk(ap_clk),
        .b_13_ce0(b_13_ce0),
        .exitcond2_i_fu_6254_p2(exitcond2_i_fu_6254_p2),
        .exitcond_flatten8_fu_6236_p2(exitcond_flatten8_fu_6236_p2),
        .\i1_0_i_reg_5832_reg[4] (b_68_U_n_20),
        .\i1_0_i_reg_5832_reg[7] (b_68_U_n_21),
        .\indvar_flatten6_reg_5821_reg[0] (\INPUT_STREAM_data_V_0_state_reg_n_3_[0] ),
        .ram_reg(b_68_q1),
        .ram_reg_0(tmp_5_reg_8512_reg__1[4:0]),
        .ram_reg_1(i1_0_i_reg_5832_reg__0),
        .ram_reg_2(b_79_U_n_69),
        .ram_reg_3(b_79_U_n_39));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_222 b_69_U
       (.ADDRARDADDR(b_13_address0),
        .ADDRBWRADDR({\tmp_22_cast_reg_8567_reg[8]_rep_n_3 ,\tmp_22_cast_reg_8567_reg[7]_rep_n_3 ,\tmp_22_cast_reg_8567_reg[6]_rep_n_3 ,\tmp_22_cast_reg_8567_reg[5]_rep_n_3 }),
        .DIADI(INPUT_STREAM_data_V_0_data_out),
        .DOBDO({b_69_U_n_11,b_69_U_n_12,b_69_U_n_13,b_69_U_n_14,b_69_U_n_15,b_69_U_n_16,b_69_U_n_17,b_69_U_n_18}),
        .INPUT_STREAM_data_V_0_sel2429_out(INPUT_STREAM_data_V_0_sel2429_out),
        .a_12_ce1(a_12_ce1),
        .ap_clk(ap_clk),
        .b_13_ce0(b_13_ce0),
        .ram_reg(b_69_q0),
        .ram_reg_0(tmp_5_reg_8512_reg__1[4:0]),
        .ram_reg_1(b_68_U_n_20),
        .ram_reg_2(b_68_U_n_21),
        .ram_reg_3(b_79_U_n_40));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_223 b_6_U
       (.ADDRARDADDR(b_0_address0),
        .ADDRBWRADDR({b_0_address1,ib_0_i_i_mid2_fu_6444_p3[4:0]}),
        .DIADI({b_0_U_n_19,b_0_U_n_20,b_0_U_n_21,b_0_U_n_22,b_0_U_n_23,b_0_U_n_24,b_0_U_n_25,b_0_U_n_26}),
        .INPUT_STREAM_data_V_0_sel2429_out(INPUT_STREAM_data_V_0_sel2429_out),
        .a_0_ce1(a_0_ce1),
        .ap_clk(ap_clk),
        .b_0_ce0(b_0_ce0),
        .ram_reg(b_6_q0),
        .ram_reg_0(b_6_q1),
        .ram_reg_1(b_79_U_n_53),
        .ram_reg_2(b_79_U_n_41));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_224 b_70_U
       (.ADDRARDADDR(b_13_address0),
        .ADDRBWRADDR({\tmp_22_cast_reg_8567_reg[8]_rep_n_3 ,\tmp_22_cast_reg_8567_reg[7]_rep_n_3 ,\tmp_22_cast_reg_8567_reg[6]_rep_n_3 ,\tmp_22_cast_reg_8567_reg[5]_rep_n_3 }),
        .DIADI(INPUT_STREAM_data_V_0_data_out),
        .DOBDO({b_70_U_n_11,b_70_U_n_12,b_70_U_n_13,b_70_U_n_14,b_70_U_n_15,b_70_U_n_16,b_70_U_n_17,b_70_U_n_18}),
        .INPUT_STREAM_data_V_0_sel2429_out(INPUT_STREAM_data_V_0_sel2429_out),
        .a_12_ce1(a_12_ce1),
        .ap_clk(ap_clk),
        .b_13_ce0(b_13_ce0),
        .ram_reg(b_70_q0),
        .ram_reg_0(tmp_5_reg_8512_reg__1[4:0]),
        .ram_reg_1(b_68_U_n_20),
        .ram_reg_2(b_68_U_n_21),
        .ram_reg_3(b_79_U_n_41));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_225 b_71_U
       (.ADDRARDADDR(b_13_address0),
        .ADDRBWRADDR({\tmp_22_cast_reg_8567_reg[8]_rep_n_3 ,\tmp_22_cast_reg_8567_reg[7]_rep_n_3 ,\tmp_22_cast_reg_8567_reg[6]_rep_n_3 ,\tmp_22_cast_reg_8567_reg[5]_rep_n_3 }),
        .DIADI(INPUT_STREAM_data_V_0_data_out),
        .INPUT_STREAM_data_V_0_sel2429_out(INPUT_STREAM_data_V_0_sel2429_out),
        .Q(i1_0_i_reg_5832_reg__0[2:0]),
        .a_12_ce1(a_12_ce1),
        .ap_clk(ap_clk),
        .b_13_ce0(b_13_ce0),
        .exitcond2_i_fu_6254_p2(exitcond2_i_fu_6254_p2),
        .\i1_0_i_reg_5832_reg[2] (b_71_U_n_19),
        .ram_reg(b_71_q0),
        .ram_reg_0(b_71_q1),
        .ram_reg_1(tmp_5_reg_8512_reg__1[4:0]),
        .ram_reg_2(b_68_U_n_20),
        .ram_reg_3(b_68_U_n_21));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_226 b_72_U
       (.ADDRARDADDR(b_13_address0),
        .ADDRBWRADDR({\tmp_22_cast_reg_8567_reg[8]_rep_n_3 ,\tmp_22_cast_reg_8567_reg[7]_rep_n_3 ,\tmp_22_cast_reg_8567_reg[6]_rep_n_3 ,\tmp_22_cast_reg_8567_reg[5]_rep_n_3 }),
        .DIADI(INPUT_STREAM_data_V_0_data_out),
        .DOADO({b_72_U_n_3,b_72_U_n_4,b_72_U_n_5,b_72_U_n_6,b_72_U_n_7,b_72_U_n_8,b_72_U_n_9,b_72_U_n_10}),
        .DOBDO(b_72_q1),
        .INPUT_STREAM_data_V_0_sel2429_out(INPUT_STREAM_data_V_0_sel2429_out),
        .a_12_ce1(a_12_ce1),
        .ap_clk(ap_clk),
        .b_13_ce0(b_13_ce0),
        .ram_reg(tmp_5_reg_8512_reg__1[4:0]),
        .ram_reg_0(b_79_U_n_38),
        .ram_reg_1(b_79_U_n_39));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_227 b_73_U
       (.ADDRARDADDR(b_13_address0),
        .ADDRBWRADDR({\tmp_22_cast_reg_8567_reg[8]_rep_n_3 ,\tmp_22_cast_reg_8567_reg[7]_rep_n_3 ,\tmp_22_cast_reg_8567_reg[6]_rep_n_3 ,\tmp_22_cast_reg_8567_reg[5]_rep_n_3 }),
        .DIADI(INPUT_STREAM_data_V_0_data_out),
        .DOADO({b_73_U_n_3,b_73_U_n_4,b_73_U_n_5,b_73_U_n_6,b_73_U_n_7,b_73_U_n_8,b_73_U_n_9,b_73_U_n_10}),
        .DOBDO(b_73_q1),
        .INPUT_STREAM_data_V_0_sel2429_out(INPUT_STREAM_data_V_0_sel2429_out),
        .a_12_ce1(a_12_ce1),
        .ap_clk(ap_clk),
        .b_13_ce0(b_13_ce0),
        .ram_reg(tmp_5_reg_8512_reg__1[4:0]),
        .ram_reg_0(b_79_U_n_38),
        .ram_reg_1(b_79_U_n_40));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_228 b_74_U
       (.ADDRARDADDR(b_13_address0),
        .ADDRBWRADDR({\tmp_22_cast_reg_8567_reg[8]_rep_n_3 ,\tmp_22_cast_reg_8567_reg[7]_rep_n_3 ,\tmp_22_cast_reg_8567_reg[6]_rep_n_3 ,\tmp_22_cast_reg_8567_reg[5]_rep_n_3 }),
        .DIADI(INPUT_STREAM_data_V_0_data_out),
        .DOBDO({b_74_U_n_11,b_74_U_n_12,b_74_U_n_13,b_74_U_n_14,b_74_U_n_15,b_74_U_n_16,b_74_U_n_17,b_74_U_n_18}),
        .INPUT_STREAM_data_V_0_sel2429_out(INPUT_STREAM_data_V_0_sel2429_out),
        .a_12_ce1(a_12_ce1),
        .ap_clk(ap_clk),
        .b_13_ce0(b_13_ce0),
        .ram_reg(b_74_q0),
        .ram_reg_0(tmp_5_reg_8512_reg__1[4:0]),
        .ram_reg_1(b_79_U_n_38),
        .ram_reg_2(b_79_U_n_41));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_229 b_75_U
       (.ADDRARDADDR(b_13_address0),
        .ADDRBWRADDR({\tmp_22_cast_reg_8567_reg[8]_rep_n_3 ,\tmp_22_cast_reg_8567_reg[7]_rep_n_3 ,\tmp_22_cast_reg_8567_reg[6]_rep_n_3 ,\tmp_22_cast_reg_8567_reg[5]_rep_n_3 }),
        .DIADI(INPUT_STREAM_data_V_0_data_out),
        .DOBDO({b_75_U_n_11,b_75_U_n_12,b_75_U_n_13,b_75_U_n_14,b_75_U_n_15,b_75_U_n_16,b_75_U_n_17,b_75_U_n_18}),
        .INPUT_STREAM_data_V_0_sel2429_out(INPUT_STREAM_data_V_0_sel2429_out),
        .a_12_ce1(a_12_ce1),
        .ap_clk(ap_clk),
        .b_13_ce0(b_13_ce0),
        .ram_reg(b_75_q0),
        .ram_reg_0(tmp_5_reg_8512_reg__1[4:0]),
        .ram_reg_1(b_79_U_n_38),
        .ram_reg_2(b_71_U_n_19));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_230 b_76_U
       (.ADDRARDADDR(b_13_address0),
        .ADDRBWRADDR({\tmp_22_cast_reg_8567_reg[8]_rep_n_3 ,\tmp_22_cast_reg_8567_reg[7]_rep_n_3 ,\tmp_22_cast_reg_8567_reg[6]_rep_n_3 ,\tmp_22_cast_reg_8567_reg[5]_rep_n_3 }),
        .DIADI(INPUT_STREAM_data_V_0_data_out),
        .INPUT_STREAM_data_V_0_sel2429_out(INPUT_STREAM_data_V_0_sel2429_out),
        .a_12_ce1(a_12_ce1),
        .ap_clk(ap_clk),
        .b_13_ce0(b_13_ce0),
        .ram_reg(b_76_q0),
        .ram_reg_0(b_76_q1),
        .ram_reg_1(tmp_5_reg_8512_reg__1[4:0]),
        .ram_reg_2(b_79_U_n_42),
        .ram_reg_3(b_79_U_n_39));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_231 b_77_U
       (.ADDRARDADDR(b_13_address0),
        .ADDRBWRADDR({\tmp_22_cast_reg_8567_reg[8]_rep_n_3 ,\tmp_22_cast_reg_8567_reg[7]_rep_n_3 ,\tmp_22_cast_reg_8567_reg[6]_rep_n_3 ,\tmp_22_cast_reg_8567_reg[5]_rep_n_3 }),
        .DIADI(INPUT_STREAM_data_V_0_data_out),
        .DOADO({b_77_U_n_3,b_77_U_n_4,b_77_U_n_5,b_77_U_n_6,b_77_U_n_7,b_77_U_n_8,b_77_U_n_9,b_77_U_n_10}),
        .DOBDO(b_77_q1),
        .INPUT_STREAM_data_V_0_sel2429_out(INPUT_STREAM_data_V_0_sel2429_out),
        .a_12_ce1(a_12_ce1),
        .ap_clk(ap_clk),
        .b_13_ce0(b_13_ce0),
        .ram_reg(tmp_5_reg_8512_reg__1[4:0]),
        .ram_reg_0(b_79_U_n_42),
        .ram_reg_1(b_79_U_n_40));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_232 b_78_U
       (.ADDRARDADDR(b_13_address0),
        .ADDRBWRADDR({\tmp_22_cast_reg_8567_reg[8]_rep_n_3 ,\tmp_22_cast_reg_8567_reg[7]_rep_n_3 ,\tmp_22_cast_reg_8567_reg[6]_rep_n_3 ,\tmp_22_cast_reg_8567_reg[5]_rep_n_3 }),
        .DIADI(INPUT_STREAM_data_V_0_data_out),
        .DOADO({b_78_U_n_3,b_78_U_n_4,b_78_U_n_5,b_78_U_n_6,b_78_U_n_7,b_78_U_n_8,b_78_U_n_9,b_78_U_n_10}),
        .DOBDO(b_78_q1),
        .INPUT_STREAM_data_V_0_sel2429_out(INPUT_STREAM_data_V_0_sel2429_out),
        .a_12_ce1(a_12_ce1),
        .ap_clk(ap_clk),
        .b_13_ce0(b_13_ce0),
        .ram_reg(tmp_5_reg_8512_reg__1[4:0]),
        .ram_reg_0(b_79_U_n_42),
        .ram_reg_1(b_79_U_n_41));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_233 b_79_U
       (.ADDRARDADDR(b_13_address0),
        .ADDRBWRADDR({\tmp_22_cast_reg_8567_reg[8]_rep_n_3 ,\tmp_22_cast_reg_8567_reg[7]_rep_n_3 ,\tmp_22_cast_reg_8567_reg[6]_rep_n_3 ,\tmp_22_cast_reg_8567_reg[5]_rep_n_3 }),
        .DIADI(INPUT_STREAM_data_V_0_data_out),
        .DOBDO({b_79_U_n_11,b_79_U_n_12,b_79_U_n_13,b_79_U_n_14,b_79_U_n_15,b_79_U_n_16,b_79_U_n_17,b_79_U_n_18}),
        .INPUT_STREAM_data_V_0_sel(INPUT_STREAM_data_V_0_sel),
        .INPUT_STREAM_data_V_0_sel2429_out(INPUT_STREAM_data_V_0_sel2429_out),
        .Q(i1_0_i_reg_5832_reg__0),
        .a_12_ce1(a_12_ce1),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp2_iter1(ap_enable_reg_pp2_iter1),
        .arrayNo1_mid2_v_fu_6268_p3(arrayNo1_mid2_v_fu_6268_p3[7:1]),
        .b_13_ce0(b_13_ce0),
        .exitcond2_i_fu_6254_p2(exitcond2_i_fu_6254_p2),
        .exitcond_flatten8_fu_6236_p2(exitcond_flatten8_fu_6236_p2),
        .\i1_0_i_reg_5832_reg[2] (b_79_U_n_39),
        .\i1_0_i_reg_5832_reg[2]_0 (b_79_U_n_40),
        .\i1_0_i_reg_5832_reg[2]_1 (b_79_U_n_41),
        .\i1_0_i_reg_5832_reg[2]_2 (b_79_U_n_67),
        .\i1_0_i_reg_5832_reg[4] (b_79_U_n_63),
        .\i1_0_i_reg_5832_reg[4]_0 (b_79_U_n_68),
        .\i1_0_i_reg_5832_reg[4]_1 (b_79_U_n_69),
        .\i1_0_i_reg_5832_reg[5] (b_79_U_n_38),
        .\i1_0_i_reg_5832_reg[5]_0 (b_79_U_n_42),
        .\i1_0_i_reg_5832_reg[5]_1 (b_79_U_n_45),
        .\i1_0_i_reg_5832_reg[5]_10 (b_79_U_n_61),
        .\i1_0_i_reg_5832_reg[5]_11 (b_79_U_n_62),
        .\i1_0_i_reg_5832_reg[5]_12 (b_79_U_n_64),
        .\i1_0_i_reg_5832_reg[5]_13 (b_79_U_n_65),
        .\i1_0_i_reg_5832_reg[5]_14 (b_79_U_n_66),
        .\i1_0_i_reg_5832_reg[5]_2 (b_79_U_n_53),
        .\i1_0_i_reg_5832_reg[5]_3 (b_79_U_n_54),
        .\i1_0_i_reg_5832_reg[5]_4 (b_79_U_n_55),
        .\i1_0_i_reg_5832_reg[5]_5 (b_79_U_n_56),
        .\i1_0_i_reg_5832_reg[5]_6 (b_79_U_n_57),
        .\i1_0_i_reg_5832_reg[5]_7 (b_79_U_n_58),
        .\i1_0_i_reg_5832_reg[5]_8 (b_79_U_n_59),
        .\i1_0_i_reg_5832_reg[5]_9 (b_79_U_n_60),
        .indvar_flatten6_reg_5821_reg(indvar_flatten6_reg_5821_reg),
        .ram_reg(b_79_q0),
        .ram_reg_0(j2_0_i_reg_5843),
        .ram_reg_1({ap_CS_fsm_pp2_stage0,ap_CS_fsm_state4}),
        .ram_reg_2(b_68_U_n_21),
        .ram_reg_3(b_71_U_n_19),
        .ram_reg_4(b_68_U_n_20),
        .ram_reg_5(INPUT_STREAM_data_V_0_payload_B),
        .ram_reg_6(INPUT_STREAM_data_V_0_payload_A),
        .ram_reg_7(\INPUT_STREAM_data_V_0_state_reg_n_3_[0] ),
        .tmp_5_reg_8512_reg__1(tmp_5_reg_8512_reg__1),
        .tmp_8_fu_6302_p2(tmp_8_fu_6302_p2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_234 b_7_U
       (.ADDRARDADDR(b_0_address0),
        .ADDRBWRADDR({b_0_address1,ib_0_i_i_mid2_fu_6444_p3[4:0]}),
        .DIADI({b_0_U_n_19,b_0_U_n_20,b_0_U_n_21,b_0_U_n_22,b_0_U_n_23,b_0_U_n_24,b_0_U_n_25,b_0_U_n_26}),
        .DOADO({b_7_U_n_3,b_7_U_n_4,b_7_U_n_5,b_7_U_n_6,b_7_U_n_7,b_7_U_n_8,b_7_U_n_9,b_7_U_n_10}),
        .INPUT_STREAM_data_V_0_sel2429_out(INPUT_STREAM_data_V_0_sel2429_out),
        .a_0_ce1(a_0_ce1),
        .ap_clk(ap_clk),
        .b_0_ce0(b_0_ce0),
        .ram_reg(b_7_q1),
        .ram_reg_0(b_79_U_n_53),
        .ram_reg_1(b_71_U_n_19));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_235 b_8_U
       (.ADDRARDADDR(b_0_address0),
        .ADDRBWRADDR({b_0_address1,ib_0_i_i_mid2_fu_6444_p3[4:0]}),
        .DIADI({b_0_U_n_19,b_0_U_n_20,b_0_U_n_21,b_0_U_n_22,b_0_U_n_23,b_0_U_n_24,b_0_U_n_25,b_0_U_n_26}),
        .DOADO({b_8_U_n_3,b_8_U_n_4,b_8_U_n_5,b_8_U_n_6,b_8_U_n_7,b_8_U_n_8,b_8_U_n_9,b_8_U_n_10}),
        .INPUT_STREAM_data_V_0_sel2429_out(INPUT_STREAM_data_V_0_sel2429_out),
        .a_0_ce1(a_0_ce1),
        .ap_clk(ap_clk),
        .b_0_ce0(b_0_ce0),
        .ram_reg(b_8_q1),
        .ram_reg_0(b_79_U_n_60),
        .ram_reg_1(b_79_U_n_39));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_236 b_9_U
       (.ADDRARDADDR(b_0_address0),
        .ADDRBWRADDR({b_0_address1,ib_0_i_i_mid2_fu_6444_p3[4:0]}),
        .DIADI({b_0_U_n_19,b_0_U_n_20,b_0_U_n_21,b_0_U_n_22,b_0_U_n_23,b_0_U_n_24,b_0_U_n_25,b_0_U_n_26}),
        .DOBDO({b_9_U_n_11,b_9_U_n_12,b_9_U_n_13,b_9_U_n_14,b_9_U_n_15,b_9_U_n_16,b_9_U_n_17,b_9_U_n_18}),
        .INPUT_STREAM_data_V_0_sel2429_out(INPUT_STREAM_data_V_0_sel2429_out),
        .a_0_ce1(a_0_ce1),
        .ap_clk(ap_clk),
        .b_0_ce0(b_0_ce0),
        .ram_reg(b_9_q0),
        .ram_reg_0(b_79_U_n_60),
        .ram_reg_1(b_79_U_n_40));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \exitcond_flatten1_reg_8075[0]_i_1 
       (.I0(\exitcond_flatten1_reg_8075[0]_i_2_n_3 ),
        .I1(indvar_flatten1_reg_5854_reg[2]),
        .I2(indvar_flatten1_reg_5854_reg[1]),
        .I3(indvar_flatten1_reg_5854_reg[0]),
        .I4(\exitcond_flatten1_reg_8075[0]_i_3_n_3 ),
        .I5(\exitcond_flatten1_reg_8075[0]_i_4_n_3 ),
        .O(exitcond_flatten1_fu_6420_p2));
  LUT4 #(
    .INIT(16'h0001)) 
    \exitcond_flatten1_reg_8075[0]_i_2 
       (.I0(indvar_flatten1_reg_5854_reg[6]),
        .I1(indvar_flatten1_reg_5854_reg[5]),
        .I2(indvar_flatten1_reg_5854_reg[4]),
        .I3(indvar_flatten1_reg_5854_reg[3]),
        .O(\exitcond_flatten1_reg_8075[0]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \exitcond_flatten1_reg_8075[0]_i_3 
       (.I0(indvar_flatten1_reg_5854_reg[9]),
        .I1(indvar_flatten1_reg_5854_reg[10]),
        .I2(indvar_flatten1_reg_5854_reg[8]),
        .I3(indvar_flatten1_reg_5854_reg[7]),
        .O(\exitcond_flatten1_reg_8075[0]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'h0008)) 
    \exitcond_flatten1_reg_8075[0]_i_4 
       (.I0(indvar_flatten1_reg_5854_reg[14]),
        .I1(indvar_flatten1_reg_5854_reg[13]),
        .I2(indvar_flatten1_reg_5854_reg[12]),
        .I3(indvar_flatten1_reg_5854_reg[11]),
        .O(\exitcond_flatten1_reg_8075[0]_i_4_n_3 ));
  FDRE \exitcond_flatten1_reg_8075_pp2_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp2_stage0),
        .D(\exitcond_flatten1_reg_8075_reg_n_3_[0] ),
        .Q(exitcond_flatten1_reg_8075_pp2_iter1_reg),
        .R(1'b0));
  FDRE \exitcond_flatten1_reg_8075_pp2_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(exitcond_flatten1_reg_8075_pp2_iter1_reg),
        .Q(exitcond_flatten1_reg_8075_pp2_iter2_reg),
        .R(1'b0));
  FDRE \exitcond_flatten1_reg_8075_pp2_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(exitcond_flatten1_reg_8075_pp2_iter2_reg),
        .Q(exitcond_flatten1_reg_8075_pp2_iter3_reg),
        .R(1'b0));
  FDRE \exitcond_flatten1_reg_8075_pp2_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(exitcond_flatten1_reg_8075_pp2_iter3_reg),
        .Q(exitcond_flatten1_reg_8075_pp2_iter4_reg),
        .R(1'b0));
  FDRE \exitcond_flatten1_reg_8075_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp2_stage0),
        .D(exitcond_flatten1_fu_6420_p2),
        .Q(\exitcond_flatten1_reg_8075_reg_n_3_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \exitcond_flatten2_reg_11428[0]_i_1 
       (.I0(exitcond_flatten2_fu_7360_p2),
        .I1(ap_CS_fsm_pp3_stage0),
        .I2(ap_block_pp3_stage0_subdone),
        .I3(exitcond_flatten2_reg_11428),
        .O(\exitcond_flatten2_reg_11428[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \exitcond_flatten2_reg_11428_pp3_iter1_reg[0]_i_1 
       (.I0(exitcond_flatten2_reg_11428),
        .I1(ap_CS_fsm_pp3_stage0),
        .I2(ap_block_pp3_stage0_subdone),
        .I3(\exitcond_flatten2_reg_11428_pp3_iter1_reg_reg_n_3_[0] ),
        .O(\exitcond_flatten2_reg_11428_pp3_iter1_reg[0]_i_1_n_3 ));
  FDRE \exitcond_flatten2_reg_11428_pp3_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exitcond_flatten2_reg_11428_pp3_iter1_reg[0]_i_1_n_3 ),
        .Q(\exitcond_flatten2_reg_11428_pp3_iter1_reg_reg_n_3_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT5 #(
    .INIT(32'hFB0AFB00)) 
    \exitcond_flatten2_reg_11428_pp3_iter2_reg[0]_i_1 
       (.I0(exitcond_flatten2_reg_11428_pp3_iter2_reg),
        .I1(ap_enable_reg_pp3_iter3_reg_n_3),
        .I2(OUTPUT_STREAM_data_V_1_ack_in414_in),
        .I3(\exitcond_flatten2_reg_11428_pp3_iter1_reg_reg_n_3_[0] ),
        .I4(ap_enable_reg_pp3_iter2),
        .O(\exitcond_flatten2_reg_11428_pp3_iter2_reg[0]_i_1_n_3 ));
  FDRE \exitcond_flatten2_reg_11428_pp3_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exitcond_flatten2_reg_11428_pp3_iter2_reg[0]_i_1_n_3 ),
        .Q(exitcond_flatten2_reg_11428_pp3_iter2_reg),
        .R(1'b0));
  FDRE \exitcond_flatten2_reg_11428_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exitcond_flatten2_reg_11428[0]_i_1_n_3 ),
        .Q(exitcond_flatten2_reg_11428),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i1_0_i_reg_5832[0]_i_1 
       (.I0(exitcond2_i_fu_6254_p2),
        .I1(i1_0_i_reg_5832_reg__0[0]),
        .O(arrayNo1_mid2_v_fu_6268_p3[0]));
  FDRE \i1_0_i_reg_5832_reg[0] 
       (.C(ap_clk),
        .CE(INPUT_STREAM_data_V_0_sel2429_out),
        .D(arrayNo1_mid2_v_fu_6268_p3[0]),
        .Q(i1_0_i_reg_5832_reg__0[0]),
        .R(ap_CS_fsm_state3));
  FDRE \i1_0_i_reg_5832_reg[1] 
       (.C(ap_clk),
        .CE(INPUT_STREAM_data_V_0_sel2429_out),
        .D(arrayNo1_mid2_v_fu_6268_p3[1]),
        .Q(i1_0_i_reg_5832_reg__0[1]),
        .R(ap_CS_fsm_state3));
  FDRE \i1_0_i_reg_5832_reg[2] 
       (.C(ap_clk),
        .CE(INPUT_STREAM_data_V_0_sel2429_out),
        .D(arrayNo1_mid2_v_fu_6268_p3[2]),
        .Q(i1_0_i_reg_5832_reg__0[2]),
        .R(ap_CS_fsm_state3));
  FDRE \i1_0_i_reg_5832_reg[3] 
       (.C(ap_clk),
        .CE(INPUT_STREAM_data_V_0_sel2429_out),
        .D(arrayNo1_mid2_v_fu_6268_p3[3]),
        .Q(i1_0_i_reg_5832_reg__0[3]),
        .R(ap_CS_fsm_state3));
  FDRE \i1_0_i_reg_5832_reg[4] 
       (.C(ap_clk),
        .CE(INPUT_STREAM_data_V_0_sel2429_out),
        .D(arrayNo1_mid2_v_fu_6268_p3[4]),
        .Q(i1_0_i_reg_5832_reg__0[4]),
        .R(ap_CS_fsm_state3));
  FDRE \i1_0_i_reg_5832_reg[5] 
       (.C(ap_clk),
        .CE(INPUT_STREAM_data_V_0_sel2429_out),
        .D(arrayNo1_mid2_v_fu_6268_p3[5]),
        .Q(i1_0_i_reg_5832_reg__0[5]),
        .R(ap_CS_fsm_state3));
  FDRE \i1_0_i_reg_5832_reg[6] 
       (.C(ap_clk),
        .CE(INPUT_STREAM_data_V_0_sel2429_out),
        .D(arrayNo1_mid2_v_fu_6268_p3[6]),
        .Q(i1_0_i_reg_5832_reg__0[6]),
        .R(ap_CS_fsm_state3));
  FDRE \i1_0_i_reg_5832_reg[7] 
       (.C(ap_clk),
        .CE(INPUT_STREAM_data_V_0_sel2429_out),
        .D(arrayNo1_mid2_v_fu_6268_p3[7]),
        .Q(i1_0_i_reg_5832_reg__0[7]),
        .R(ap_CS_fsm_state3));
  LUT4 #(
    .INIT(16'h0008)) 
    \i4_0_i_reg_5898[7]_i_1 
       (.I0(ap_enable_reg_pp3_iter1_reg_n_3),
        .I1(ap_CS_fsm_pp3_stage0),
        .I2(exitcond_flatten2_reg_11428),
        .I3(ap_block_pp3_stage0_subdone),
        .O(\i4_0_i_reg_5898[7]_i_1_n_3 ));
  FDRE \i4_0_i_reg_5898_reg[0] 
       (.C(ap_clk),
        .CE(\i4_0_i_reg_5898[7]_i_1_n_3 ),
        .D(p_shl3_cast_fu_7424_p1[5]),
        .Q(i4_0_i_reg_5898[0]),
        .R(ap_CS_fsm_state12));
  FDRE \i4_0_i_reg_5898_reg[1] 
       (.C(ap_clk),
        .CE(\i4_0_i_reg_5898[7]_i_1_n_3 ),
        .D(p_shl3_cast_fu_7424_p1[6]),
        .Q(i4_0_i_reg_5898[1]),
        .R(ap_CS_fsm_state12));
  FDRE \i4_0_i_reg_5898_reg[2] 
       (.C(ap_clk),
        .CE(\i4_0_i_reg_5898[7]_i_1_n_3 ),
        .D(p_shl3_cast_fu_7424_p1[7]),
        .Q(i4_0_i_reg_5898[2]),
        .R(ap_CS_fsm_state12));
  FDRE \i4_0_i_reg_5898_reg[3] 
       (.C(ap_clk),
        .CE(\i4_0_i_reg_5898[7]_i_1_n_3 ),
        .D(p_shl3_cast_fu_7424_p1[8]),
        .Q(i4_0_i_reg_5898[3]),
        .R(ap_CS_fsm_state12));
  FDRE \i4_0_i_reg_5898_reg[4] 
       (.C(ap_clk),
        .CE(\i4_0_i_reg_5898[7]_i_1_n_3 ),
        .D(p_shl3_cast_fu_7424_p1[9]),
        .Q(i4_0_i_reg_5898[4]),
        .R(ap_CS_fsm_state12));
  FDRE \i4_0_i_reg_5898_reg[5] 
       (.C(ap_clk),
        .CE(\i4_0_i_reg_5898[7]_i_1_n_3 ),
        .D(p_shl3_cast_fu_7424_p1[10]),
        .Q(i4_0_i_reg_5898[5]),
        .R(ap_CS_fsm_state12));
  FDRE \i4_0_i_reg_5898_reg[6] 
       (.C(ap_clk),
        .CE(\i4_0_i_reg_5898[7]_i_1_n_3 ),
        .D(p_shl3_cast_fu_7424_p1[11]),
        .Q(i4_0_i_reg_5898[6]),
        .R(ap_CS_fsm_state12));
  FDRE \i4_0_i_reg_5898_reg[7] 
       (.C(ap_clk),
        .CE(\i4_0_i_reg_5898[7]_i_1_n_3 ),
        .D(p_shl3_cast_fu_7424_p1[12]),
        .Q(i4_0_i_reg_5898[7]),
        .R(ap_CS_fsm_state12));
  LUT2 #(
    .INIT(4'h6)) 
    \i_0_i_reg_5799[0]_i_1 
       (.I0(exitcond4_i_fu_6102_p2),
        .I1(i_0_i_reg_5799[0]),
        .O(tmp_1_fu_6138_p3__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \i_0_i_reg_5799[1]_i_1 
       (.I0(exitcond4_i_fu_6102_p2),
        .I1(i_0_i_reg_5799[0]),
        .I2(i_0_i_reg_5799[1]),
        .O(tmp_1_fu_6138_p3__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \i_0_i_reg_5799[2]_i_1 
       (.I0(i_0_i_reg_5799[0]),
        .I1(exitcond4_i_fu_6102_p2),
        .I2(i_0_i_reg_5799[1]),
        .I3(i_0_i_reg_5799[2]),
        .O(tmp_1_fu_6138_p3__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_0_i_reg_5799[5]_i_1 
       (.I0(a_79_U_n_34),
        .I1(i_0_i_reg_5799[5]),
        .O(tmp_1_fu_6138_p3__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \i_0_i_reg_5799[6]_i_1 
       (.I0(a_79_U_n_34),
        .I1(i_0_i_reg_5799[5]),
        .I2(i_0_i_reg_5799[6]),
        .O(tmp_1_fu_6138_p3__0[7]));
  FDRE \i_0_i_reg_5799_reg[0] 
       (.C(ap_clk),
        .CE(HLS_accel_CONTROL_BUS_s_axi_U_n_12),
        .D(tmp_1_fu_6138_p3__0[1]),
        .Q(i_0_i_reg_5799[0]),
        .R(HLS_accel_CONTROL_BUS_s_axi_U_n_15));
  FDRE \i_0_i_reg_5799_reg[1] 
       (.C(ap_clk),
        .CE(HLS_accel_CONTROL_BUS_s_axi_U_n_12),
        .D(tmp_1_fu_6138_p3__0[2]),
        .Q(i_0_i_reg_5799[1]),
        .R(HLS_accel_CONTROL_BUS_s_axi_U_n_15));
  FDRE \i_0_i_reg_5799_reg[2] 
       (.C(ap_clk),
        .CE(HLS_accel_CONTROL_BUS_s_axi_U_n_12),
        .D(tmp_1_fu_6138_p3__0[3]),
        .Q(i_0_i_reg_5799[2]),
        .R(HLS_accel_CONTROL_BUS_s_axi_U_n_15));
  FDRE \i_0_i_reg_5799_reg[3] 
       (.C(ap_clk),
        .CE(HLS_accel_CONTROL_BUS_s_axi_U_n_12),
        .D(tmp_1_fu_6138_p3__0[4]),
        .Q(i_0_i_reg_5799[3]),
        .R(HLS_accel_CONTROL_BUS_s_axi_U_n_15));
  FDRE \i_0_i_reg_5799_reg[4] 
       (.C(ap_clk),
        .CE(HLS_accel_CONTROL_BUS_s_axi_U_n_12),
        .D(tmp_1_fu_6138_p3__0[5]),
        .Q(i_0_i_reg_5799[4]),
        .R(HLS_accel_CONTROL_BUS_s_axi_U_n_15));
  FDRE \i_0_i_reg_5799_reg[5] 
       (.C(ap_clk),
        .CE(HLS_accel_CONTROL_BUS_s_axi_U_n_12),
        .D(tmp_1_fu_6138_p3__0[6]),
        .Q(i_0_i_reg_5799[5]),
        .R(HLS_accel_CONTROL_BUS_s_axi_U_n_15));
  FDRE \i_0_i_reg_5799_reg[6] 
       (.C(ap_clk),
        .CE(HLS_accel_CONTROL_BUS_s_axi_U_n_12),
        .D(tmp_1_fu_6138_p3__0[7]),
        .Q(i_0_i_reg_5799[6]),
        .R(HLS_accel_CONTROL_BUS_s_axi_U_n_15));
  FDRE \i_0_i_reg_5799_reg[7] 
       (.C(ap_clk),
        .CE(HLS_accel_CONTROL_BUS_s_axi_U_n_12),
        .D(tmp_1_fu_6138_p3__0[8]),
        .Q(i_0_i_reg_5799[7]),
        .R(HLS_accel_CONTROL_BUS_s_axi_U_n_15));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \ia_0_i_i_reg_5865[1]_i_1 
       (.I0(tmp_8_mid2_v_reg_8089[1]),
        .I1(ap_CS_fsm_pp2_stage0),
        .I2(ap_enable_reg_pp2_iter1),
        .I3(\exitcond_flatten1_reg_8075_reg_n_3_[0] ),
        .I4(ia_0_i_i_reg_5865[1]),
        .O(ap_phi_mux_ia_0_i_i_phi_fu_5869_p4[1]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \ia_0_i_i_reg_5865[3]_i_1 
       (.I0(tmp_8_mid2_v_reg_8089[3]),
        .I1(ap_CS_fsm_pp2_stage0),
        .I2(ap_enable_reg_pp2_iter1),
        .I3(\exitcond_flatten1_reg_8075_reg_n_3_[0] ),
        .I4(ia_0_i_i_reg_5865[3]),
        .O(ap_phi_mux_ia_0_i_i_phi_fu_5869_p4[3]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \ia_0_i_i_reg_5865[4]_i_1 
       (.I0(tmp_8_mid2_v_reg_8089[4]),
        .I1(ap_CS_fsm_pp2_stage0),
        .I2(ap_enable_reg_pp2_iter1),
        .I3(\exitcond_flatten1_reg_8075_reg_n_3_[0] ),
        .I4(ia_0_i_i_reg_5865[4]),
        .O(ap_phi_mux_ia_0_i_i_phi_fu_5869_p4[4]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \ia_0_i_i_reg_5865[5]_i_1 
       (.I0(tmp_8_mid2_v_reg_8089[5]),
        .I1(ap_CS_fsm_pp2_stage0),
        .I2(ap_enable_reg_pp2_iter1),
        .I3(\exitcond_flatten1_reg_8075_reg_n_3_[0] ),
        .I4(ia_0_i_i_reg_5865[5]),
        .O(ap_phi_mux_ia_0_i_i_phi_fu_5869_p4[5]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \ia_0_i_i_reg_5865[7]_i_1 
       (.I0(tmp_8_mid2_v_reg_8089[7]),
        .I1(ap_CS_fsm_pp2_stage0),
        .I2(ap_enable_reg_pp2_iter1),
        .I3(\exitcond_flatten1_reg_8075_reg_n_3_[0] ),
        .I4(ia_0_i_i_reg_5865[7]),
        .O(ap_phi_mux_ia_0_i_i_phi_fu_5869_p4[7]));
  FDRE \ia_0_i_i_reg_5865_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_ia_0_i_i_phi_fu_5869_p4[0]),
        .Q(ia_0_i_i_reg_5865[0]),
        .R(ap_CS_fsm_state5));
  FDRE \ia_0_i_i_reg_5865_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_ia_0_i_i_phi_fu_5869_p4[1]),
        .Q(ia_0_i_i_reg_5865[1]),
        .R(ap_CS_fsm_state5));
  FDRE \ia_0_i_i_reg_5865_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_ia_0_i_i_phi_fu_5869_p4[2]),
        .Q(ia_0_i_i_reg_5865[2]),
        .R(ap_CS_fsm_state5));
  FDRE \ia_0_i_i_reg_5865_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_ia_0_i_i_phi_fu_5869_p4[3]),
        .Q(ia_0_i_i_reg_5865[3]),
        .R(ap_CS_fsm_state5));
  FDRE \ia_0_i_i_reg_5865_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_ia_0_i_i_phi_fu_5869_p4[4]),
        .Q(ia_0_i_i_reg_5865[4]),
        .R(ap_CS_fsm_state5));
  FDRE \ia_0_i_i_reg_5865_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_ia_0_i_i_phi_fu_5869_p4[5]),
        .Q(ia_0_i_i_reg_5865[5]),
        .R(ap_CS_fsm_state5));
  FDRE \ia_0_i_i_reg_5865_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_ia_0_i_i_phi_fu_5869_p4[6]),
        .Q(ia_0_i_i_reg_5865[6]),
        .R(ap_CS_fsm_state5));
  FDRE \ia_0_i_i_reg_5865_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_ia_0_i_i_phi_fu_5869_p4[7]),
        .Q(ia_0_i_i_reg_5865[7]),
        .R(ap_CS_fsm_state5));
  FDRE \ib_0_i_i_mid2_reg_8084_pp2_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp2_stage0),
        .D(tmp_5_reg_8512_reg__1[0]),
        .Q(ib_0_i_i_mid2_reg_8084_pp2_iter1_reg[0]),
        .R(1'b0));
  FDRE \ib_0_i_i_mid2_reg_8084_pp2_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp2_stage0),
        .D(tmp_5_reg_8512_reg__1[1]),
        .Q(ib_0_i_i_mid2_reg_8084_pp2_iter1_reg[1]),
        .R(1'b0));
  FDRE \ib_0_i_i_mid2_reg_8084_pp2_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp2_stage0),
        .D(tmp_5_reg_8512_reg__1[2]),
        .Q(ib_0_i_i_mid2_reg_8084_pp2_iter1_reg[2]),
        .R(1'b0));
  FDRE \ib_0_i_i_mid2_reg_8084_pp2_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp2_stage0),
        .D(tmp_5_reg_8512_reg__1[3]),
        .Q(ib_0_i_i_mid2_reg_8084_pp2_iter1_reg[3]),
        .R(1'b0));
  FDRE \ib_0_i_i_mid2_reg_8084_pp2_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp2_stage0),
        .D(tmp_5_reg_8512_reg__1[4]),
        .Q(ib_0_i_i_mid2_reg_8084_pp2_iter1_reg[4]),
        .R(1'b0));
  FDRE \ib_0_i_i_mid2_reg_8084_pp2_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp2_stage0),
        .D(tmp_5_reg_8512_reg__1[5]),
        .Q(ib_0_i_i_mid2_reg_8084_pp2_iter1_reg[5]),
        .R(1'b0));
  FDRE \ib_0_i_i_mid2_reg_8084_pp2_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp2_stage0),
        .D(tmp_5_reg_8512_reg__1[6]),
        .Q(ib_0_i_i_mid2_reg_8084_pp2_iter1_reg[6]),
        .R(1'b0));
  FDRE \ib_0_i_i_mid2_reg_8084_pp2_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp2_stage0),
        .D(tmp_5_reg_8512_reg__1[7]),
        .Q(ib_0_i_i_mid2_reg_8084_pp2_iter1_reg[7]),
        .R(1'b0));
  (* srl_bus_name = "inst/\ib_0_i_i_mid2_reg_8084_pp2_iter3_reg_reg " *) 
  (* srl_name = "inst/\ib_0_i_i_mid2_reg_8084_pp2_iter3_reg_reg[0]_srl2 " *) 
  SRL16E \ib_0_i_i_mid2_reg_8084_pp2_iter3_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(ib_0_i_i_mid2_reg_8084_pp2_iter1_reg[0]),
        .Q(\ib_0_i_i_mid2_reg_8084_pp2_iter3_reg_reg[0]_srl2_n_3 ));
  (* srl_bus_name = "inst/\ib_0_i_i_mid2_reg_8084_pp2_iter3_reg_reg " *) 
  (* srl_name = "inst/\ib_0_i_i_mid2_reg_8084_pp2_iter3_reg_reg[1]_srl2 " *) 
  SRL16E \ib_0_i_i_mid2_reg_8084_pp2_iter3_reg_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(ib_0_i_i_mid2_reg_8084_pp2_iter1_reg[1]),
        .Q(\ib_0_i_i_mid2_reg_8084_pp2_iter3_reg_reg[1]_srl2_n_3 ));
  (* srl_bus_name = "inst/\ib_0_i_i_mid2_reg_8084_pp2_iter3_reg_reg " *) 
  (* srl_name = "inst/\ib_0_i_i_mid2_reg_8084_pp2_iter3_reg_reg[2]_srl2 " *) 
  SRL16E \ib_0_i_i_mid2_reg_8084_pp2_iter3_reg_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(ib_0_i_i_mid2_reg_8084_pp2_iter1_reg[2]),
        .Q(\ib_0_i_i_mid2_reg_8084_pp2_iter3_reg_reg[2]_srl2_n_3 ));
  (* srl_bus_name = "inst/\ib_0_i_i_mid2_reg_8084_pp2_iter3_reg_reg " *) 
  (* srl_name = "inst/\ib_0_i_i_mid2_reg_8084_pp2_iter3_reg_reg[3]_srl2 " *) 
  SRL16E \ib_0_i_i_mid2_reg_8084_pp2_iter3_reg_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(ib_0_i_i_mid2_reg_8084_pp2_iter1_reg[3]),
        .Q(\ib_0_i_i_mid2_reg_8084_pp2_iter3_reg_reg[3]_srl2_n_3 ));
  (* srl_bus_name = "inst/\ib_0_i_i_mid2_reg_8084_pp2_iter3_reg_reg " *) 
  (* srl_name = "inst/\ib_0_i_i_mid2_reg_8084_pp2_iter3_reg_reg[4]_srl2 " *) 
  SRL16E \ib_0_i_i_mid2_reg_8084_pp2_iter3_reg_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(ib_0_i_i_mid2_reg_8084_pp2_iter1_reg[4]),
        .Q(\ib_0_i_i_mid2_reg_8084_pp2_iter3_reg_reg[4]_srl2_n_3 ));
  (* srl_bus_name = "inst/\ib_0_i_i_mid2_reg_8084_pp2_iter3_reg_reg " *) 
  (* srl_name = "inst/\ib_0_i_i_mid2_reg_8084_pp2_iter3_reg_reg[5]_srl2 " *) 
  SRL16E \ib_0_i_i_mid2_reg_8084_pp2_iter3_reg_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(ib_0_i_i_mid2_reg_8084_pp2_iter1_reg[5]),
        .Q(\ib_0_i_i_mid2_reg_8084_pp2_iter3_reg_reg[5]_srl2_n_3 ));
  (* srl_bus_name = "inst/\ib_0_i_i_mid2_reg_8084_pp2_iter3_reg_reg " *) 
  (* srl_name = "inst/\ib_0_i_i_mid2_reg_8084_pp2_iter3_reg_reg[6]_srl2 " *) 
  SRL16E \ib_0_i_i_mid2_reg_8084_pp2_iter3_reg_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(ib_0_i_i_mid2_reg_8084_pp2_iter1_reg[6]),
        .Q(\ib_0_i_i_mid2_reg_8084_pp2_iter3_reg_reg[6]_srl2_n_3 ));
  (* srl_bus_name = "inst/\ib_0_i_i_mid2_reg_8084_pp2_iter3_reg_reg " *) 
  (* srl_name = "inst/\ib_0_i_i_mid2_reg_8084_pp2_iter3_reg_reg[7]_srl2 " *) 
  SRL16E \ib_0_i_i_mid2_reg_8084_pp2_iter3_reg_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(ib_0_i_i_mid2_reg_8084_pp2_iter1_reg[7]),
        .Q(\ib_0_i_i_mid2_reg_8084_pp2_iter3_reg_reg[7]_srl2_n_3 ));
  FDRE \ib_0_i_i_mid2_reg_8084_pp2_iter4_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ib_0_i_i_mid2_reg_8084_pp2_iter3_reg_reg[0]_srl2_n_3 ),
        .Q(ib_0_i_i_mid2_reg_8084_pp2_iter4_reg[0]),
        .R(1'b0));
  FDRE \ib_0_i_i_mid2_reg_8084_pp2_iter4_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ib_0_i_i_mid2_reg_8084_pp2_iter3_reg_reg[1]_srl2_n_3 ),
        .Q(ib_0_i_i_mid2_reg_8084_pp2_iter4_reg[1]),
        .R(1'b0));
  FDRE \ib_0_i_i_mid2_reg_8084_pp2_iter4_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ib_0_i_i_mid2_reg_8084_pp2_iter3_reg_reg[2]_srl2_n_3 ),
        .Q(ib_0_i_i_mid2_reg_8084_pp2_iter4_reg[2]),
        .R(1'b0));
  FDRE \ib_0_i_i_mid2_reg_8084_pp2_iter4_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ib_0_i_i_mid2_reg_8084_pp2_iter3_reg_reg[3]_srl2_n_3 ),
        .Q(ib_0_i_i_mid2_reg_8084_pp2_iter4_reg[3]),
        .R(1'b0));
  FDRE \ib_0_i_i_mid2_reg_8084_pp2_iter4_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ib_0_i_i_mid2_reg_8084_pp2_iter3_reg_reg[4]_srl2_n_3 ),
        .Q(ib_0_i_i_mid2_reg_8084_pp2_iter4_reg[4]),
        .R(1'b0));
  FDRE \ib_0_i_i_mid2_reg_8084_pp2_iter4_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ib_0_i_i_mid2_reg_8084_pp2_iter3_reg_reg[5]_srl2_n_3 ),
        .Q(ib_0_i_i_mid2_reg_8084_pp2_iter4_reg[5]),
        .R(1'b0));
  FDRE \ib_0_i_i_mid2_reg_8084_pp2_iter4_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ib_0_i_i_mid2_reg_8084_pp2_iter3_reg_reg[6]_srl2_n_3 ),
        .Q(ib_0_i_i_mid2_reg_8084_pp2_iter4_reg[6]),
        .R(1'b0));
  FDRE \ib_0_i_i_mid2_reg_8084_pp2_iter4_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ib_0_i_i_mid2_reg_8084_pp2_iter3_reg_reg[7]_srl2_n_3 ),
        .Q(ib_0_i_i_mid2_reg_8084_pp2_iter4_reg[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \ib_0_i_i_reg_5876[0]_i_1 
       (.I0(ib_0_i_i_mid2_fu_6444_p3[0]),
        .O(ib_fu_6644_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \ib_0_i_i_reg_5876[1]_i_1 
       (.I0(ib_0_i_i_mid2_fu_6444_p3[0]),
        .I1(ib_0_i_i_mid2_fu_6444_p3[1]),
        .O(ib_fu_6644_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \ib_0_i_i_reg_5876[2]_i_1 
       (.I0(ib_0_i_i_mid2_fu_6444_p3[0]),
        .I1(ib_0_i_i_mid2_fu_6444_p3[1]),
        .I2(ib_0_i_i_mid2_fu_6444_p3[2]),
        .O(ib_fu_6644_p2[2]));
  LUT5 #(
    .INIT(32'h007F0080)) 
    \ib_0_i_i_reg_5876[3]_i_1 
       (.I0(ib_0_i_i_reg_5876[1]),
        .I1(ib_0_i_i_reg_5876[0]),
        .I2(ib_0_i_i_reg_5876[2]),
        .I3(exitcond1_i_i_fu_6438_p2),
        .I4(ib_0_i_i_reg_5876[3]),
        .O(ib_fu_6644_p2[3]));
  LUT6 #(
    .INIT(64'h00007FFF00008000)) 
    \ib_0_i_i_reg_5876[4]_i_1 
       (.I0(ib_0_i_i_reg_5876[2]),
        .I1(ib_0_i_i_reg_5876[0]),
        .I2(ib_0_i_i_reg_5876[1]),
        .I3(ib_0_i_i_reg_5876[3]),
        .I4(exitcond1_i_i_fu_6438_p2),
        .I5(ib_0_i_i_reg_5876[4]),
        .O(ib_fu_6644_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \ib_0_i_i_reg_5876[5]_i_1 
       (.I0(ib_0_i_i_mid2_fu_6444_p3[3]),
        .I1(ib_0_i_i_mid2_fu_6444_p3[1]),
        .I2(ib_0_i_i_mid2_fu_6444_p3[0]),
        .I3(ib_0_i_i_mid2_fu_6444_p3[2]),
        .I4(ib_0_i_i_mid2_fu_6444_p3[4]),
        .I5(ib_0_i_i_mid2_fu_6444_p3[5]),
        .O(ib_fu_6644_p2[5]));
  LUT6 #(
    .INIT(64'h00007FFF00008000)) 
    \ib_0_i_i_reg_5876[6]_i_1 
       (.I0(ib_0_i_i_reg_5876[4]),
        .I1(\ib_0_i_i_reg_5876[6]_i_2_n_3 ),
        .I2(ib_0_i_i_reg_5876[3]),
        .I3(ib_0_i_i_reg_5876[5]),
        .I4(exitcond1_i_i_fu_6438_p2),
        .I5(ib_0_i_i_reg_5876[6]),
        .O(ib_fu_6644_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \ib_0_i_i_reg_5876[6]_i_2 
       (.I0(ib_0_i_i_mid2_fu_6444_p3[2]),
        .I1(ib_0_i_i_mid2_fu_6444_p3[0]),
        .I2(ib_0_i_i_mid2_fu_6444_p3[1]),
        .O(\ib_0_i_i_reg_5876[6]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'h08)) 
    \ib_0_i_i_reg_5876[7]_i_1 
       (.I0(ap_CS_fsm_pp2_stage0),
        .I1(ap_enable_reg_pp2_iter0),
        .I2(exitcond_flatten1_fu_6420_p2),
        .O(ib_0_i_i_reg_58760));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT5 #(
    .INIT(32'h007F0080)) 
    \ib_0_i_i_reg_5876[7]_i_2 
       (.I0(ib_0_i_i_reg_5876[5]),
        .I1(\ib_0_i_i_reg_5876[7]_i_3_n_3 ),
        .I2(ib_0_i_i_reg_5876[6]),
        .I3(exitcond1_i_i_fu_6438_p2),
        .I4(ib_0_i_i_reg_5876[7]),
        .O(ib_fu_6644_p2[7]));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \ib_0_i_i_reg_5876[7]_i_3 
       (.I0(ib_0_i_i_reg_5876[4]),
        .I1(ib_0_i_i_reg_5876[2]),
        .I2(ib_0_i_i_reg_5876[0]),
        .I3(exitcond1_i_i_fu_6438_p2),
        .I4(ib_0_i_i_reg_5876[1]),
        .I5(ib_0_i_i_reg_5876[3]),
        .O(\ib_0_i_i_reg_5876[7]_i_3_n_3 ));
  FDRE \ib_0_i_i_reg_5876_reg[0] 
       (.C(ap_clk),
        .CE(ib_0_i_i_reg_58760),
        .D(ib_fu_6644_p2[0]),
        .Q(ib_0_i_i_reg_5876[0]),
        .R(ap_CS_fsm_state5));
  FDRE \ib_0_i_i_reg_5876_reg[1] 
       (.C(ap_clk),
        .CE(ib_0_i_i_reg_58760),
        .D(ib_fu_6644_p2[1]),
        .Q(ib_0_i_i_reg_5876[1]),
        .R(ap_CS_fsm_state5));
  FDRE \ib_0_i_i_reg_5876_reg[2] 
       (.C(ap_clk),
        .CE(ib_0_i_i_reg_58760),
        .D(ib_fu_6644_p2[2]),
        .Q(ib_0_i_i_reg_5876[2]),
        .R(ap_CS_fsm_state5));
  FDRE \ib_0_i_i_reg_5876_reg[3] 
       (.C(ap_clk),
        .CE(ib_0_i_i_reg_58760),
        .D(ib_fu_6644_p2[3]),
        .Q(ib_0_i_i_reg_5876[3]),
        .R(ap_CS_fsm_state5));
  FDRE \ib_0_i_i_reg_5876_reg[4] 
       (.C(ap_clk),
        .CE(ib_0_i_i_reg_58760),
        .D(ib_fu_6644_p2[4]),
        .Q(ib_0_i_i_reg_5876[4]),
        .R(ap_CS_fsm_state5));
  FDRE \ib_0_i_i_reg_5876_reg[5] 
       (.C(ap_clk),
        .CE(ib_0_i_i_reg_58760),
        .D(ib_fu_6644_p2[5]),
        .Q(ib_0_i_i_reg_5876[5]),
        .R(ap_CS_fsm_state5));
  FDRE \ib_0_i_i_reg_5876_reg[6] 
       (.C(ap_clk),
        .CE(ib_0_i_i_reg_58760),
        .D(ib_fu_6644_p2[6]),
        .Q(ib_0_i_i_reg_5876[6]),
        .R(ap_CS_fsm_state5));
  FDRE \ib_0_i_i_reg_5876_reg[7] 
       (.C(ap_clk),
        .CE(ib_0_i_i_reg_58760),
        .D(ib_fu_6644_p2[7]),
        .Q(ib_0_i_i_reg_5876[7]),
        .R(ap_CS_fsm_state5));
  LUT1 #(
    .INIT(2'h1)) 
    \indvar_flatten1_reg_5854[0]_i_2 
       (.I0(indvar_flatten1_reg_5854_reg[0]),
        .O(\indvar_flatten1_reg_5854[0]_i_2_n_3 ));
  FDRE \indvar_flatten1_reg_5854_reg[0] 
       (.C(ap_clk),
        .CE(ib_0_i_i_reg_58760),
        .D(\indvar_flatten1_reg_5854_reg[0]_i_1_n_10 ),
        .Q(indvar_flatten1_reg_5854_reg[0]),
        .R(ap_CS_fsm_state5));
  CARRY4 \indvar_flatten1_reg_5854_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\indvar_flatten1_reg_5854_reg[0]_i_1_n_3 ,\indvar_flatten1_reg_5854_reg[0]_i_1_n_4 ,\indvar_flatten1_reg_5854_reg[0]_i_1_n_5 ,\indvar_flatten1_reg_5854_reg[0]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\indvar_flatten1_reg_5854_reg[0]_i_1_n_7 ,\indvar_flatten1_reg_5854_reg[0]_i_1_n_8 ,\indvar_flatten1_reg_5854_reg[0]_i_1_n_9 ,\indvar_flatten1_reg_5854_reg[0]_i_1_n_10 }),
        .S({indvar_flatten1_reg_5854_reg[3:1],\indvar_flatten1_reg_5854[0]_i_2_n_3 }));
  FDRE \indvar_flatten1_reg_5854_reg[10] 
       (.C(ap_clk),
        .CE(ib_0_i_i_reg_58760),
        .D(\indvar_flatten1_reg_5854_reg[8]_i_1_n_8 ),
        .Q(indvar_flatten1_reg_5854_reg[10]),
        .R(ap_CS_fsm_state5));
  FDRE \indvar_flatten1_reg_5854_reg[11] 
       (.C(ap_clk),
        .CE(ib_0_i_i_reg_58760),
        .D(\indvar_flatten1_reg_5854_reg[8]_i_1_n_7 ),
        .Q(indvar_flatten1_reg_5854_reg[11]),
        .R(ap_CS_fsm_state5));
  FDRE \indvar_flatten1_reg_5854_reg[12] 
       (.C(ap_clk),
        .CE(ib_0_i_i_reg_58760),
        .D(\indvar_flatten1_reg_5854_reg[12]_i_1_n_10 ),
        .Q(indvar_flatten1_reg_5854_reg[12]),
        .R(ap_CS_fsm_state5));
  CARRY4 \indvar_flatten1_reg_5854_reg[12]_i_1 
       (.CI(\indvar_flatten1_reg_5854_reg[8]_i_1_n_3 ),
        .CO({\NLW_indvar_flatten1_reg_5854_reg[12]_i_1_CO_UNCONNECTED [3:2],\indvar_flatten1_reg_5854_reg[12]_i_1_n_5 ,\indvar_flatten1_reg_5854_reg[12]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_indvar_flatten1_reg_5854_reg[12]_i_1_O_UNCONNECTED [3],\indvar_flatten1_reg_5854_reg[12]_i_1_n_8 ,\indvar_flatten1_reg_5854_reg[12]_i_1_n_9 ,\indvar_flatten1_reg_5854_reg[12]_i_1_n_10 }),
        .S({1'b0,indvar_flatten1_reg_5854_reg[14:12]}));
  FDRE \indvar_flatten1_reg_5854_reg[13] 
       (.C(ap_clk),
        .CE(ib_0_i_i_reg_58760),
        .D(\indvar_flatten1_reg_5854_reg[12]_i_1_n_9 ),
        .Q(indvar_flatten1_reg_5854_reg[13]),
        .R(ap_CS_fsm_state5));
  FDRE \indvar_flatten1_reg_5854_reg[14] 
       (.C(ap_clk),
        .CE(ib_0_i_i_reg_58760),
        .D(\indvar_flatten1_reg_5854_reg[12]_i_1_n_8 ),
        .Q(indvar_flatten1_reg_5854_reg[14]),
        .R(ap_CS_fsm_state5));
  FDRE \indvar_flatten1_reg_5854_reg[1] 
       (.C(ap_clk),
        .CE(ib_0_i_i_reg_58760),
        .D(\indvar_flatten1_reg_5854_reg[0]_i_1_n_9 ),
        .Q(indvar_flatten1_reg_5854_reg[1]),
        .R(ap_CS_fsm_state5));
  FDRE \indvar_flatten1_reg_5854_reg[2] 
       (.C(ap_clk),
        .CE(ib_0_i_i_reg_58760),
        .D(\indvar_flatten1_reg_5854_reg[0]_i_1_n_8 ),
        .Q(indvar_flatten1_reg_5854_reg[2]),
        .R(ap_CS_fsm_state5));
  FDRE \indvar_flatten1_reg_5854_reg[3] 
       (.C(ap_clk),
        .CE(ib_0_i_i_reg_58760),
        .D(\indvar_flatten1_reg_5854_reg[0]_i_1_n_7 ),
        .Q(indvar_flatten1_reg_5854_reg[3]),
        .R(ap_CS_fsm_state5));
  FDRE \indvar_flatten1_reg_5854_reg[4] 
       (.C(ap_clk),
        .CE(ib_0_i_i_reg_58760),
        .D(\indvar_flatten1_reg_5854_reg[4]_i_1_n_10 ),
        .Q(indvar_flatten1_reg_5854_reg[4]),
        .R(ap_CS_fsm_state5));
  CARRY4 \indvar_flatten1_reg_5854_reg[4]_i_1 
       (.CI(\indvar_flatten1_reg_5854_reg[0]_i_1_n_3 ),
        .CO({\indvar_flatten1_reg_5854_reg[4]_i_1_n_3 ,\indvar_flatten1_reg_5854_reg[4]_i_1_n_4 ,\indvar_flatten1_reg_5854_reg[4]_i_1_n_5 ,\indvar_flatten1_reg_5854_reg[4]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten1_reg_5854_reg[4]_i_1_n_7 ,\indvar_flatten1_reg_5854_reg[4]_i_1_n_8 ,\indvar_flatten1_reg_5854_reg[4]_i_1_n_9 ,\indvar_flatten1_reg_5854_reg[4]_i_1_n_10 }),
        .S(indvar_flatten1_reg_5854_reg[7:4]));
  FDRE \indvar_flatten1_reg_5854_reg[5] 
       (.C(ap_clk),
        .CE(ib_0_i_i_reg_58760),
        .D(\indvar_flatten1_reg_5854_reg[4]_i_1_n_9 ),
        .Q(indvar_flatten1_reg_5854_reg[5]),
        .R(ap_CS_fsm_state5));
  FDRE \indvar_flatten1_reg_5854_reg[6] 
       (.C(ap_clk),
        .CE(ib_0_i_i_reg_58760),
        .D(\indvar_flatten1_reg_5854_reg[4]_i_1_n_8 ),
        .Q(indvar_flatten1_reg_5854_reg[6]),
        .R(ap_CS_fsm_state5));
  FDRE \indvar_flatten1_reg_5854_reg[7] 
       (.C(ap_clk),
        .CE(ib_0_i_i_reg_58760),
        .D(\indvar_flatten1_reg_5854_reg[4]_i_1_n_7 ),
        .Q(indvar_flatten1_reg_5854_reg[7]),
        .R(ap_CS_fsm_state5));
  FDRE \indvar_flatten1_reg_5854_reg[8] 
       (.C(ap_clk),
        .CE(ib_0_i_i_reg_58760),
        .D(\indvar_flatten1_reg_5854_reg[8]_i_1_n_10 ),
        .Q(indvar_flatten1_reg_5854_reg[8]),
        .R(ap_CS_fsm_state5));
  CARRY4 \indvar_flatten1_reg_5854_reg[8]_i_1 
       (.CI(\indvar_flatten1_reg_5854_reg[4]_i_1_n_3 ),
        .CO({\indvar_flatten1_reg_5854_reg[8]_i_1_n_3 ,\indvar_flatten1_reg_5854_reg[8]_i_1_n_4 ,\indvar_flatten1_reg_5854_reg[8]_i_1_n_5 ,\indvar_flatten1_reg_5854_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten1_reg_5854_reg[8]_i_1_n_7 ,\indvar_flatten1_reg_5854_reg[8]_i_1_n_8 ,\indvar_flatten1_reg_5854_reg[8]_i_1_n_9 ,\indvar_flatten1_reg_5854_reg[8]_i_1_n_10 }),
        .S(indvar_flatten1_reg_5854_reg[11:8]));
  FDRE \indvar_flatten1_reg_5854_reg[9] 
       (.C(ap_clk),
        .CE(ib_0_i_i_reg_58760),
        .D(\indvar_flatten1_reg_5854_reg[8]_i_1_n_9 ),
        .Q(indvar_flatten1_reg_5854_reg[9]),
        .R(ap_CS_fsm_state5));
  LUT1 #(
    .INIT(2'h1)) 
    \indvar_flatten2_reg_5887[0]_i_2 
       (.I0(indvar_flatten2_reg_5887_reg[0]),
        .O(\indvar_flatten2_reg_5887[0]_i_2_n_3 ));
  FDRE \indvar_flatten2_reg_5887_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten2_reg_58870),
        .D(\indvar_flatten2_reg_5887_reg[0]_i_1_n_10 ),
        .Q(indvar_flatten2_reg_5887_reg[0]),
        .R(ap_CS_fsm_state12));
  CARRY4 \indvar_flatten2_reg_5887_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\indvar_flatten2_reg_5887_reg[0]_i_1_n_3 ,\indvar_flatten2_reg_5887_reg[0]_i_1_n_4 ,\indvar_flatten2_reg_5887_reg[0]_i_1_n_5 ,\indvar_flatten2_reg_5887_reg[0]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\indvar_flatten2_reg_5887_reg[0]_i_1_n_7 ,\indvar_flatten2_reg_5887_reg[0]_i_1_n_8 ,\indvar_flatten2_reg_5887_reg[0]_i_1_n_9 ,\indvar_flatten2_reg_5887_reg[0]_i_1_n_10 }),
        .S({indvar_flatten2_reg_5887_reg[3:1],\indvar_flatten2_reg_5887[0]_i_2_n_3 }));
  FDRE \indvar_flatten2_reg_5887_reg[10] 
       (.C(ap_clk),
        .CE(indvar_flatten2_reg_58870),
        .D(\indvar_flatten2_reg_5887_reg[8]_i_1_n_8 ),
        .Q(indvar_flatten2_reg_5887_reg[10]),
        .R(ap_CS_fsm_state12));
  FDRE \indvar_flatten2_reg_5887_reg[11] 
       (.C(ap_clk),
        .CE(indvar_flatten2_reg_58870),
        .D(\indvar_flatten2_reg_5887_reg[8]_i_1_n_7 ),
        .Q(indvar_flatten2_reg_5887_reg[11]),
        .R(ap_CS_fsm_state12));
  FDRE \indvar_flatten2_reg_5887_reg[12] 
       (.C(ap_clk),
        .CE(indvar_flatten2_reg_58870),
        .D(\indvar_flatten2_reg_5887_reg[12]_i_1_n_10 ),
        .Q(indvar_flatten2_reg_5887_reg[12]),
        .R(ap_CS_fsm_state12));
  CARRY4 \indvar_flatten2_reg_5887_reg[12]_i_1 
       (.CI(\indvar_flatten2_reg_5887_reg[8]_i_1_n_3 ),
        .CO({\NLW_indvar_flatten2_reg_5887_reg[12]_i_1_CO_UNCONNECTED [3:2],\indvar_flatten2_reg_5887_reg[12]_i_1_n_5 ,\indvar_flatten2_reg_5887_reg[12]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_indvar_flatten2_reg_5887_reg[12]_i_1_O_UNCONNECTED [3],\indvar_flatten2_reg_5887_reg[12]_i_1_n_8 ,\indvar_flatten2_reg_5887_reg[12]_i_1_n_9 ,\indvar_flatten2_reg_5887_reg[12]_i_1_n_10 }),
        .S({1'b0,indvar_flatten2_reg_5887_reg[14:12]}));
  FDRE \indvar_flatten2_reg_5887_reg[13] 
       (.C(ap_clk),
        .CE(indvar_flatten2_reg_58870),
        .D(\indvar_flatten2_reg_5887_reg[12]_i_1_n_9 ),
        .Q(indvar_flatten2_reg_5887_reg[13]),
        .R(ap_CS_fsm_state12));
  FDRE \indvar_flatten2_reg_5887_reg[14] 
       (.C(ap_clk),
        .CE(indvar_flatten2_reg_58870),
        .D(\indvar_flatten2_reg_5887_reg[12]_i_1_n_8 ),
        .Q(indvar_flatten2_reg_5887_reg[14]),
        .R(ap_CS_fsm_state12));
  FDRE \indvar_flatten2_reg_5887_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten2_reg_58870),
        .D(\indvar_flatten2_reg_5887_reg[0]_i_1_n_9 ),
        .Q(indvar_flatten2_reg_5887_reg[1]),
        .R(ap_CS_fsm_state12));
  FDRE \indvar_flatten2_reg_5887_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten2_reg_58870),
        .D(\indvar_flatten2_reg_5887_reg[0]_i_1_n_8 ),
        .Q(indvar_flatten2_reg_5887_reg[2]),
        .R(ap_CS_fsm_state12));
  FDRE \indvar_flatten2_reg_5887_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten2_reg_58870),
        .D(\indvar_flatten2_reg_5887_reg[0]_i_1_n_7 ),
        .Q(indvar_flatten2_reg_5887_reg[3]),
        .R(ap_CS_fsm_state12));
  FDRE \indvar_flatten2_reg_5887_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten2_reg_58870),
        .D(\indvar_flatten2_reg_5887_reg[4]_i_1_n_10 ),
        .Q(indvar_flatten2_reg_5887_reg[4]),
        .R(ap_CS_fsm_state12));
  CARRY4 \indvar_flatten2_reg_5887_reg[4]_i_1 
       (.CI(\indvar_flatten2_reg_5887_reg[0]_i_1_n_3 ),
        .CO({\indvar_flatten2_reg_5887_reg[4]_i_1_n_3 ,\indvar_flatten2_reg_5887_reg[4]_i_1_n_4 ,\indvar_flatten2_reg_5887_reg[4]_i_1_n_5 ,\indvar_flatten2_reg_5887_reg[4]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten2_reg_5887_reg[4]_i_1_n_7 ,\indvar_flatten2_reg_5887_reg[4]_i_1_n_8 ,\indvar_flatten2_reg_5887_reg[4]_i_1_n_9 ,\indvar_flatten2_reg_5887_reg[4]_i_1_n_10 }),
        .S(indvar_flatten2_reg_5887_reg[7:4]));
  FDRE \indvar_flatten2_reg_5887_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten2_reg_58870),
        .D(\indvar_flatten2_reg_5887_reg[4]_i_1_n_9 ),
        .Q(indvar_flatten2_reg_5887_reg[5]),
        .R(ap_CS_fsm_state12));
  FDRE \indvar_flatten2_reg_5887_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten2_reg_58870),
        .D(\indvar_flatten2_reg_5887_reg[4]_i_1_n_8 ),
        .Q(indvar_flatten2_reg_5887_reg[6]),
        .R(ap_CS_fsm_state12));
  FDRE \indvar_flatten2_reg_5887_reg[7] 
       (.C(ap_clk),
        .CE(indvar_flatten2_reg_58870),
        .D(\indvar_flatten2_reg_5887_reg[4]_i_1_n_7 ),
        .Q(indvar_flatten2_reg_5887_reg[7]),
        .R(ap_CS_fsm_state12));
  FDRE \indvar_flatten2_reg_5887_reg[8] 
       (.C(ap_clk),
        .CE(indvar_flatten2_reg_58870),
        .D(\indvar_flatten2_reg_5887_reg[8]_i_1_n_10 ),
        .Q(indvar_flatten2_reg_5887_reg[8]),
        .R(ap_CS_fsm_state12));
  CARRY4 \indvar_flatten2_reg_5887_reg[8]_i_1 
       (.CI(\indvar_flatten2_reg_5887_reg[4]_i_1_n_3 ),
        .CO({\indvar_flatten2_reg_5887_reg[8]_i_1_n_3 ,\indvar_flatten2_reg_5887_reg[8]_i_1_n_4 ,\indvar_flatten2_reg_5887_reg[8]_i_1_n_5 ,\indvar_flatten2_reg_5887_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten2_reg_5887_reg[8]_i_1_n_7 ,\indvar_flatten2_reg_5887_reg[8]_i_1_n_8 ,\indvar_flatten2_reg_5887_reg[8]_i_1_n_9 ,\indvar_flatten2_reg_5887_reg[8]_i_1_n_10 }),
        .S(indvar_flatten2_reg_5887_reg[11:8]));
  FDRE \indvar_flatten2_reg_5887_reg[9] 
       (.C(ap_clk),
        .CE(indvar_flatten2_reg_58870),
        .D(\indvar_flatten2_reg_5887_reg[8]_i_1_n_9 ),
        .Q(indvar_flatten2_reg_5887_reg[9]),
        .R(ap_CS_fsm_state12));
  LUT1 #(
    .INIT(2'h1)) 
    \indvar_flatten6_reg_5821[0]_i_2 
       (.I0(indvar_flatten6_reg_5821_reg[0]),
        .O(\indvar_flatten6_reg_5821[0]_i_2_n_3 ));
  FDRE \indvar_flatten6_reg_5821_reg[0] 
       (.C(ap_clk),
        .CE(INPUT_STREAM_data_V_0_sel2429_out),
        .D(\indvar_flatten6_reg_5821_reg[0]_i_1_n_10 ),
        .Q(indvar_flatten6_reg_5821_reg[0]),
        .R(ap_CS_fsm_state3));
  CARRY4 \indvar_flatten6_reg_5821_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\indvar_flatten6_reg_5821_reg[0]_i_1_n_3 ,\indvar_flatten6_reg_5821_reg[0]_i_1_n_4 ,\indvar_flatten6_reg_5821_reg[0]_i_1_n_5 ,\indvar_flatten6_reg_5821_reg[0]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\indvar_flatten6_reg_5821_reg[0]_i_1_n_7 ,\indvar_flatten6_reg_5821_reg[0]_i_1_n_8 ,\indvar_flatten6_reg_5821_reg[0]_i_1_n_9 ,\indvar_flatten6_reg_5821_reg[0]_i_1_n_10 }),
        .S({indvar_flatten6_reg_5821_reg[3:1],\indvar_flatten6_reg_5821[0]_i_2_n_3 }));
  FDRE \indvar_flatten6_reg_5821_reg[10] 
       (.C(ap_clk),
        .CE(INPUT_STREAM_data_V_0_sel2429_out),
        .D(\indvar_flatten6_reg_5821_reg[8]_i_1_n_8 ),
        .Q(indvar_flatten6_reg_5821_reg[10]),
        .R(ap_CS_fsm_state3));
  FDRE \indvar_flatten6_reg_5821_reg[11] 
       (.C(ap_clk),
        .CE(INPUT_STREAM_data_V_0_sel2429_out),
        .D(\indvar_flatten6_reg_5821_reg[8]_i_1_n_7 ),
        .Q(indvar_flatten6_reg_5821_reg[11]),
        .R(ap_CS_fsm_state3));
  FDRE \indvar_flatten6_reg_5821_reg[12] 
       (.C(ap_clk),
        .CE(INPUT_STREAM_data_V_0_sel2429_out),
        .D(\indvar_flatten6_reg_5821_reg[12]_i_1_n_10 ),
        .Q(indvar_flatten6_reg_5821_reg[12]),
        .R(ap_CS_fsm_state3));
  CARRY4 \indvar_flatten6_reg_5821_reg[12]_i_1 
       (.CI(\indvar_flatten6_reg_5821_reg[8]_i_1_n_3 ),
        .CO({\NLW_indvar_flatten6_reg_5821_reg[12]_i_1_CO_UNCONNECTED [3:2],\indvar_flatten6_reg_5821_reg[12]_i_1_n_5 ,\indvar_flatten6_reg_5821_reg[12]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_indvar_flatten6_reg_5821_reg[12]_i_1_O_UNCONNECTED [3],\indvar_flatten6_reg_5821_reg[12]_i_1_n_8 ,\indvar_flatten6_reg_5821_reg[12]_i_1_n_9 ,\indvar_flatten6_reg_5821_reg[12]_i_1_n_10 }),
        .S({1'b0,indvar_flatten6_reg_5821_reg[14:12]}));
  FDRE \indvar_flatten6_reg_5821_reg[13] 
       (.C(ap_clk),
        .CE(INPUT_STREAM_data_V_0_sel2429_out),
        .D(\indvar_flatten6_reg_5821_reg[12]_i_1_n_9 ),
        .Q(indvar_flatten6_reg_5821_reg[13]),
        .R(ap_CS_fsm_state3));
  FDRE \indvar_flatten6_reg_5821_reg[14] 
       (.C(ap_clk),
        .CE(INPUT_STREAM_data_V_0_sel2429_out),
        .D(\indvar_flatten6_reg_5821_reg[12]_i_1_n_8 ),
        .Q(indvar_flatten6_reg_5821_reg[14]),
        .R(ap_CS_fsm_state3));
  FDRE \indvar_flatten6_reg_5821_reg[1] 
       (.C(ap_clk),
        .CE(INPUT_STREAM_data_V_0_sel2429_out),
        .D(\indvar_flatten6_reg_5821_reg[0]_i_1_n_9 ),
        .Q(indvar_flatten6_reg_5821_reg[1]),
        .R(ap_CS_fsm_state3));
  FDRE \indvar_flatten6_reg_5821_reg[2] 
       (.C(ap_clk),
        .CE(INPUT_STREAM_data_V_0_sel2429_out),
        .D(\indvar_flatten6_reg_5821_reg[0]_i_1_n_8 ),
        .Q(indvar_flatten6_reg_5821_reg[2]),
        .R(ap_CS_fsm_state3));
  FDRE \indvar_flatten6_reg_5821_reg[3] 
       (.C(ap_clk),
        .CE(INPUT_STREAM_data_V_0_sel2429_out),
        .D(\indvar_flatten6_reg_5821_reg[0]_i_1_n_7 ),
        .Q(indvar_flatten6_reg_5821_reg[3]),
        .R(ap_CS_fsm_state3));
  FDRE \indvar_flatten6_reg_5821_reg[4] 
       (.C(ap_clk),
        .CE(INPUT_STREAM_data_V_0_sel2429_out),
        .D(\indvar_flatten6_reg_5821_reg[4]_i_1_n_10 ),
        .Q(indvar_flatten6_reg_5821_reg[4]),
        .R(ap_CS_fsm_state3));
  CARRY4 \indvar_flatten6_reg_5821_reg[4]_i_1 
       (.CI(\indvar_flatten6_reg_5821_reg[0]_i_1_n_3 ),
        .CO({\indvar_flatten6_reg_5821_reg[4]_i_1_n_3 ,\indvar_flatten6_reg_5821_reg[4]_i_1_n_4 ,\indvar_flatten6_reg_5821_reg[4]_i_1_n_5 ,\indvar_flatten6_reg_5821_reg[4]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten6_reg_5821_reg[4]_i_1_n_7 ,\indvar_flatten6_reg_5821_reg[4]_i_1_n_8 ,\indvar_flatten6_reg_5821_reg[4]_i_1_n_9 ,\indvar_flatten6_reg_5821_reg[4]_i_1_n_10 }),
        .S(indvar_flatten6_reg_5821_reg[7:4]));
  FDRE \indvar_flatten6_reg_5821_reg[5] 
       (.C(ap_clk),
        .CE(INPUT_STREAM_data_V_0_sel2429_out),
        .D(\indvar_flatten6_reg_5821_reg[4]_i_1_n_9 ),
        .Q(indvar_flatten6_reg_5821_reg[5]),
        .R(ap_CS_fsm_state3));
  FDRE \indvar_flatten6_reg_5821_reg[6] 
       (.C(ap_clk),
        .CE(INPUT_STREAM_data_V_0_sel2429_out),
        .D(\indvar_flatten6_reg_5821_reg[4]_i_1_n_8 ),
        .Q(indvar_flatten6_reg_5821_reg[6]),
        .R(ap_CS_fsm_state3));
  FDRE \indvar_flatten6_reg_5821_reg[7] 
       (.C(ap_clk),
        .CE(INPUT_STREAM_data_V_0_sel2429_out),
        .D(\indvar_flatten6_reg_5821_reg[4]_i_1_n_7 ),
        .Q(indvar_flatten6_reg_5821_reg[7]),
        .R(ap_CS_fsm_state3));
  FDRE \indvar_flatten6_reg_5821_reg[8] 
       (.C(ap_clk),
        .CE(INPUT_STREAM_data_V_0_sel2429_out),
        .D(\indvar_flatten6_reg_5821_reg[8]_i_1_n_10 ),
        .Q(indvar_flatten6_reg_5821_reg[8]),
        .R(ap_CS_fsm_state3));
  CARRY4 \indvar_flatten6_reg_5821_reg[8]_i_1 
       (.CI(\indvar_flatten6_reg_5821_reg[4]_i_1_n_3 ),
        .CO({\indvar_flatten6_reg_5821_reg[8]_i_1_n_3 ,\indvar_flatten6_reg_5821_reg[8]_i_1_n_4 ,\indvar_flatten6_reg_5821_reg[8]_i_1_n_5 ,\indvar_flatten6_reg_5821_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten6_reg_5821_reg[8]_i_1_n_7 ,\indvar_flatten6_reg_5821_reg[8]_i_1_n_8 ,\indvar_flatten6_reg_5821_reg[8]_i_1_n_9 ,\indvar_flatten6_reg_5821_reg[8]_i_1_n_10 }),
        .S(indvar_flatten6_reg_5821_reg[11:8]));
  FDRE \indvar_flatten6_reg_5821_reg[9] 
       (.C(ap_clk),
        .CE(INPUT_STREAM_data_V_0_sel2429_out),
        .D(\indvar_flatten6_reg_5821_reg[8]_i_1_n_9 ),
        .Q(indvar_flatten6_reg_5821_reg[9]),
        .R(ap_CS_fsm_state3));
  LUT1 #(
    .INIT(2'h1)) 
    \indvar_flatten_reg_5788[0]_i_2 
       (.I0(indvar_flatten_reg_5788_reg[0]),
        .O(\indvar_flatten_reg_5788[0]_i_2_n_3 ));
  FDRE \indvar_flatten_reg_5788_reg[0] 
       (.C(ap_clk),
        .CE(INPUT_STREAM_data_V_0_sel2),
        .D(\indvar_flatten_reg_5788_reg[0]_i_1_n_10 ),
        .Q(indvar_flatten_reg_5788_reg[0]),
        .R(indvar_flatten_reg_5788));
  CARRY4 \indvar_flatten_reg_5788_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\indvar_flatten_reg_5788_reg[0]_i_1_n_3 ,\indvar_flatten_reg_5788_reg[0]_i_1_n_4 ,\indvar_flatten_reg_5788_reg[0]_i_1_n_5 ,\indvar_flatten_reg_5788_reg[0]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\indvar_flatten_reg_5788_reg[0]_i_1_n_7 ,\indvar_flatten_reg_5788_reg[0]_i_1_n_8 ,\indvar_flatten_reg_5788_reg[0]_i_1_n_9 ,\indvar_flatten_reg_5788_reg[0]_i_1_n_10 }),
        .S({indvar_flatten_reg_5788_reg[3:1],\indvar_flatten_reg_5788[0]_i_2_n_3 }));
  FDRE \indvar_flatten_reg_5788_reg[10] 
       (.C(ap_clk),
        .CE(INPUT_STREAM_data_V_0_sel2),
        .D(\indvar_flatten_reg_5788_reg[8]_i_1_n_8 ),
        .Q(indvar_flatten_reg_5788_reg[10]),
        .R(indvar_flatten_reg_5788));
  FDRE \indvar_flatten_reg_5788_reg[11] 
       (.C(ap_clk),
        .CE(INPUT_STREAM_data_V_0_sel2),
        .D(\indvar_flatten_reg_5788_reg[8]_i_1_n_7 ),
        .Q(indvar_flatten_reg_5788_reg[11]),
        .R(indvar_flatten_reg_5788));
  FDRE \indvar_flatten_reg_5788_reg[12] 
       (.C(ap_clk),
        .CE(INPUT_STREAM_data_V_0_sel2),
        .D(\indvar_flatten_reg_5788_reg[12]_i_1_n_10 ),
        .Q(indvar_flatten_reg_5788_reg[12]),
        .R(indvar_flatten_reg_5788));
  CARRY4 \indvar_flatten_reg_5788_reg[12]_i_1 
       (.CI(\indvar_flatten_reg_5788_reg[8]_i_1_n_3 ),
        .CO({\NLW_indvar_flatten_reg_5788_reg[12]_i_1_CO_UNCONNECTED [3:2],\indvar_flatten_reg_5788_reg[12]_i_1_n_5 ,\indvar_flatten_reg_5788_reg[12]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_indvar_flatten_reg_5788_reg[12]_i_1_O_UNCONNECTED [3],\indvar_flatten_reg_5788_reg[12]_i_1_n_8 ,\indvar_flatten_reg_5788_reg[12]_i_1_n_9 ,\indvar_flatten_reg_5788_reg[12]_i_1_n_10 }),
        .S({1'b0,indvar_flatten_reg_5788_reg[14:12]}));
  FDRE \indvar_flatten_reg_5788_reg[13] 
       (.C(ap_clk),
        .CE(INPUT_STREAM_data_V_0_sel2),
        .D(\indvar_flatten_reg_5788_reg[12]_i_1_n_9 ),
        .Q(indvar_flatten_reg_5788_reg[13]),
        .R(indvar_flatten_reg_5788));
  FDRE \indvar_flatten_reg_5788_reg[14] 
       (.C(ap_clk),
        .CE(INPUT_STREAM_data_V_0_sel2),
        .D(\indvar_flatten_reg_5788_reg[12]_i_1_n_8 ),
        .Q(indvar_flatten_reg_5788_reg[14]),
        .R(indvar_flatten_reg_5788));
  FDRE \indvar_flatten_reg_5788_reg[1] 
       (.C(ap_clk),
        .CE(INPUT_STREAM_data_V_0_sel2),
        .D(\indvar_flatten_reg_5788_reg[0]_i_1_n_9 ),
        .Q(indvar_flatten_reg_5788_reg[1]),
        .R(indvar_flatten_reg_5788));
  FDRE \indvar_flatten_reg_5788_reg[2] 
       (.C(ap_clk),
        .CE(INPUT_STREAM_data_V_0_sel2),
        .D(\indvar_flatten_reg_5788_reg[0]_i_1_n_8 ),
        .Q(indvar_flatten_reg_5788_reg[2]),
        .R(indvar_flatten_reg_5788));
  FDRE \indvar_flatten_reg_5788_reg[3] 
       (.C(ap_clk),
        .CE(INPUT_STREAM_data_V_0_sel2),
        .D(\indvar_flatten_reg_5788_reg[0]_i_1_n_7 ),
        .Q(indvar_flatten_reg_5788_reg[3]),
        .R(indvar_flatten_reg_5788));
  FDRE \indvar_flatten_reg_5788_reg[4] 
       (.C(ap_clk),
        .CE(INPUT_STREAM_data_V_0_sel2),
        .D(\indvar_flatten_reg_5788_reg[4]_i_1_n_10 ),
        .Q(indvar_flatten_reg_5788_reg[4]),
        .R(indvar_flatten_reg_5788));
  CARRY4 \indvar_flatten_reg_5788_reg[4]_i_1 
       (.CI(\indvar_flatten_reg_5788_reg[0]_i_1_n_3 ),
        .CO({\indvar_flatten_reg_5788_reg[4]_i_1_n_3 ,\indvar_flatten_reg_5788_reg[4]_i_1_n_4 ,\indvar_flatten_reg_5788_reg[4]_i_1_n_5 ,\indvar_flatten_reg_5788_reg[4]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_5788_reg[4]_i_1_n_7 ,\indvar_flatten_reg_5788_reg[4]_i_1_n_8 ,\indvar_flatten_reg_5788_reg[4]_i_1_n_9 ,\indvar_flatten_reg_5788_reg[4]_i_1_n_10 }),
        .S(indvar_flatten_reg_5788_reg[7:4]));
  FDRE \indvar_flatten_reg_5788_reg[5] 
       (.C(ap_clk),
        .CE(INPUT_STREAM_data_V_0_sel2),
        .D(\indvar_flatten_reg_5788_reg[4]_i_1_n_9 ),
        .Q(indvar_flatten_reg_5788_reg[5]),
        .R(indvar_flatten_reg_5788));
  FDRE \indvar_flatten_reg_5788_reg[6] 
       (.C(ap_clk),
        .CE(INPUT_STREAM_data_V_0_sel2),
        .D(\indvar_flatten_reg_5788_reg[4]_i_1_n_8 ),
        .Q(indvar_flatten_reg_5788_reg[6]),
        .R(indvar_flatten_reg_5788));
  FDRE \indvar_flatten_reg_5788_reg[7] 
       (.C(ap_clk),
        .CE(INPUT_STREAM_data_V_0_sel2),
        .D(\indvar_flatten_reg_5788_reg[4]_i_1_n_7 ),
        .Q(indvar_flatten_reg_5788_reg[7]),
        .R(indvar_flatten_reg_5788));
  FDRE \indvar_flatten_reg_5788_reg[8] 
       (.C(ap_clk),
        .CE(INPUT_STREAM_data_V_0_sel2),
        .D(\indvar_flatten_reg_5788_reg[8]_i_1_n_10 ),
        .Q(indvar_flatten_reg_5788_reg[8]),
        .R(indvar_flatten_reg_5788));
  CARRY4 \indvar_flatten_reg_5788_reg[8]_i_1 
       (.CI(\indvar_flatten_reg_5788_reg[4]_i_1_n_3 ),
        .CO({\indvar_flatten_reg_5788_reg[8]_i_1_n_3 ,\indvar_flatten_reg_5788_reg[8]_i_1_n_4 ,\indvar_flatten_reg_5788_reg[8]_i_1_n_5 ,\indvar_flatten_reg_5788_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_5788_reg[8]_i_1_n_7 ,\indvar_flatten_reg_5788_reg[8]_i_1_n_8 ,\indvar_flatten_reg_5788_reg[8]_i_1_n_9 ,\indvar_flatten_reg_5788_reg[8]_i_1_n_10 }),
        .S(indvar_flatten_reg_5788_reg[11:8]));
  FDRE \indvar_flatten_reg_5788_reg[9] 
       (.C(ap_clk),
        .CE(INPUT_STREAM_data_V_0_sel2),
        .D(\indvar_flatten_reg_5788_reg[8]_i_1_n_9 ),
        .Q(indvar_flatten_reg_5788_reg[9]),
        .R(indvar_flatten_reg_5788));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \j2_0_i_reg_5843[0]_i_1 
       (.I0(exitcond2_i_fu_6254_p2),
        .I1(j2_0_i_reg_5843[0]),
        .O(j_1_fu_6392_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'h12)) 
    \j2_0_i_reg_5843[1]_i_1 
       (.I0(j2_0_i_reg_5843[0]),
        .I1(exitcond2_i_fu_6254_p2),
        .I2(j2_0_i_reg_5843[1]),
        .O(j_1_fu_6392_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'h0708)) 
    \j2_0_i_reg_5843[2]_i_1 
       (.I0(j2_0_i_reg_5843[0]),
        .I1(j2_0_i_reg_5843[1]),
        .I2(exitcond2_i_fu_6254_p2),
        .I3(j2_0_i_reg_5843[2]),
        .O(j_1_fu_6392_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'h007F0080)) 
    \j2_0_i_reg_5843[3]_i_1 
       (.I0(j2_0_i_reg_5843[1]),
        .I1(j2_0_i_reg_5843[0]),
        .I2(j2_0_i_reg_5843[2]),
        .I3(exitcond2_i_fu_6254_p2),
        .I4(j2_0_i_reg_5843[3]),
        .O(j_1_fu_6392_p2[3]));
  LUT6 #(
    .INIT(64'h00007FFF00008000)) 
    \j2_0_i_reg_5843[4]_i_1 
       (.I0(j2_0_i_reg_5843[2]),
        .I1(j2_0_i_reg_5843[0]),
        .I2(j2_0_i_reg_5843[1]),
        .I3(j2_0_i_reg_5843[3]),
        .I4(exitcond2_i_fu_6254_p2),
        .I5(j2_0_i_reg_5843[4]),
        .O(j_1_fu_6392_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \j2_0_i_reg_5843[5]_i_1 
       (.I0(\j2_0_i_reg_5843[7]_i_3_n_3 ),
        .I1(exitcond2_i_fu_6254_p2),
        .I2(j2_0_i_reg_5843[5]),
        .O(j_1_fu_6392_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'h0708)) 
    \j2_0_i_reg_5843[6]_i_1 
       (.I0(\j2_0_i_reg_5843[7]_i_3_n_3 ),
        .I1(j2_0_i_reg_5843[5]),
        .I2(exitcond2_i_fu_6254_p2),
        .I3(j2_0_i_reg_5843[6]),
        .O(j_1_fu_6392_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'h007F0080)) 
    \j2_0_i_reg_5843[7]_i_2 
       (.I0(j2_0_i_reg_5843[5]),
        .I1(\j2_0_i_reg_5843[7]_i_3_n_3 ),
        .I2(j2_0_i_reg_5843[6]),
        .I3(exitcond2_i_fu_6254_p2),
        .I4(j2_0_i_reg_5843[7]),
        .O(j_1_fu_6392_p2[7]));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \j2_0_i_reg_5843[7]_i_3 
       (.I0(j2_0_i_reg_5843[4]),
        .I1(j2_0_i_reg_5843[2]),
        .I2(j2_0_i_reg_5843[0]),
        .I3(exitcond2_i_fu_6254_p2),
        .I4(j2_0_i_reg_5843[1]),
        .I5(j2_0_i_reg_5843[3]),
        .O(\j2_0_i_reg_5843[7]_i_3_n_3 ));
  FDRE \j2_0_i_reg_5843_reg[0] 
       (.C(ap_clk),
        .CE(INPUT_STREAM_data_V_0_sel2429_out),
        .D(j_1_fu_6392_p2[0]),
        .Q(j2_0_i_reg_5843[0]),
        .R(ap_CS_fsm_state3));
  FDRE \j2_0_i_reg_5843_reg[1] 
       (.C(ap_clk),
        .CE(INPUT_STREAM_data_V_0_sel2429_out),
        .D(j_1_fu_6392_p2[1]),
        .Q(j2_0_i_reg_5843[1]),
        .R(ap_CS_fsm_state3));
  FDRE \j2_0_i_reg_5843_reg[2] 
       (.C(ap_clk),
        .CE(INPUT_STREAM_data_V_0_sel2429_out),
        .D(j_1_fu_6392_p2[2]),
        .Q(j2_0_i_reg_5843[2]),
        .R(ap_CS_fsm_state3));
  FDRE \j2_0_i_reg_5843_reg[3] 
       (.C(ap_clk),
        .CE(INPUT_STREAM_data_V_0_sel2429_out),
        .D(j_1_fu_6392_p2[3]),
        .Q(j2_0_i_reg_5843[3]),
        .R(ap_CS_fsm_state3));
  FDRE \j2_0_i_reg_5843_reg[4] 
       (.C(ap_clk),
        .CE(INPUT_STREAM_data_V_0_sel2429_out),
        .D(j_1_fu_6392_p2[4]),
        .Q(j2_0_i_reg_5843[4]),
        .R(ap_CS_fsm_state3));
  FDRE \j2_0_i_reg_5843_reg[5] 
       (.C(ap_clk),
        .CE(INPUT_STREAM_data_V_0_sel2429_out),
        .D(j_1_fu_6392_p2[5]),
        .Q(j2_0_i_reg_5843[5]),
        .R(ap_CS_fsm_state3));
  FDRE \j2_0_i_reg_5843_reg[6] 
       (.C(ap_clk),
        .CE(INPUT_STREAM_data_V_0_sel2429_out),
        .D(j_1_fu_6392_p2[6]),
        .Q(j2_0_i_reg_5843[6]),
        .R(ap_CS_fsm_state3));
  FDRE \j2_0_i_reg_5843_reg[7] 
       (.C(ap_clk),
        .CE(INPUT_STREAM_data_V_0_sel2429_out),
        .D(j_1_fu_6392_p2[7]),
        .Q(j2_0_i_reg_5843[7]),
        .R(ap_CS_fsm_state3));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \j5_0_i_mid2_reg_11437[0]_i_1 
       (.I0(j5_0_i_reg_5909[0]),
        .I1(exitcond_i_fu_7378_p2),
        .O(j5_0_i_mid2_fu_7384_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \j5_0_i_mid2_reg_11437[1]_i_1 
       (.I0(j5_0_i_reg_5909[1]),
        .I1(exitcond_i_fu_7378_p2),
        .O(j5_0_i_mid2_fu_7384_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \j5_0_i_mid2_reg_11437[2]_i_1 
       (.I0(j5_0_i_reg_5909[2]),
        .I1(exitcond_i_fu_7378_p2),
        .O(j5_0_i_mid2_fu_7384_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \j5_0_i_mid2_reg_11437[3]_i_1 
       (.I0(j5_0_i_reg_5909[3]),
        .I1(exitcond_i_fu_7378_p2),
        .O(j5_0_i_mid2_fu_7384_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \j5_0_i_mid2_reg_11437[4]_i_1 
       (.I0(j5_0_i_reg_5909[4]),
        .I1(exitcond_i_fu_7378_p2),
        .O(j5_0_i_mid2_fu_7384_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \j5_0_i_mid2_reg_11437[5]_i_1 
       (.I0(j5_0_i_reg_5909[5]),
        .I1(exitcond_i_fu_7378_p2),
        .O(j5_0_i_mid2_fu_7384_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \j5_0_i_mid2_reg_11437[6]_i_1 
       (.I0(j5_0_i_reg_5909[6]),
        .I1(exitcond_i_fu_7378_p2),
        .O(j5_0_i_mid2_fu_7384_p3[6]));
  LUT3 #(
    .INIT(8'h04)) 
    \j5_0_i_mid2_reg_11437[7]_i_1 
       (.I0(ap_block_pp3_stage0_subdone),
        .I1(ap_CS_fsm_pp3_stage0),
        .I2(exitcond_flatten2_fu_7360_p2),
        .O(j5_0_i_mid2_reg_114370));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \j5_0_i_mid2_reg_11437[7]_i_2 
       (.I0(j5_0_i_reg_5909[7]),
        .I1(exitcond_i_fu_7378_p2),
        .O(j5_0_i_mid2_fu_7384_p3[7]));
  FDRE \j5_0_i_mid2_reg_11437_reg[0] 
       (.C(ap_clk),
        .CE(j5_0_i_mid2_reg_114370),
        .D(j5_0_i_mid2_fu_7384_p3[0]),
        .Q(j5_0_i_mid2_reg_11437[0]),
        .R(1'b0));
  FDRE \j5_0_i_mid2_reg_11437_reg[1] 
       (.C(ap_clk),
        .CE(j5_0_i_mid2_reg_114370),
        .D(j5_0_i_mid2_fu_7384_p3[1]),
        .Q(j5_0_i_mid2_reg_11437[1]),
        .R(1'b0));
  FDRE \j5_0_i_mid2_reg_11437_reg[2] 
       (.C(ap_clk),
        .CE(j5_0_i_mid2_reg_114370),
        .D(j5_0_i_mid2_fu_7384_p3[2]),
        .Q(j5_0_i_mid2_reg_11437[2]),
        .R(1'b0));
  FDRE \j5_0_i_mid2_reg_11437_reg[3] 
       (.C(ap_clk),
        .CE(j5_0_i_mid2_reg_114370),
        .D(j5_0_i_mid2_fu_7384_p3[3]),
        .Q(j5_0_i_mid2_reg_11437[3]),
        .R(1'b0));
  FDRE \j5_0_i_mid2_reg_11437_reg[4] 
       (.C(ap_clk),
        .CE(j5_0_i_mid2_reg_114370),
        .D(j5_0_i_mid2_fu_7384_p3[4]),
        .Q(j5_0_i_mid2_reg_11437[4]),
        .R(1'b0));
  FDRE \j5_0_i_mid2_reg_11437_reg[5] 
       (.C(ap_clk),
        .CE(j5_0_i_mid2_reg_114370),
        .D(j5_0_i_mid2_fu_7384_p3[5]),
        .Q(j5_0_i_mid2_reg_11437[5]),
        .R(1'b0));
  FDRE \j5_0_i_mid2_reg_11437_reg[6] 
       (.C(ap_clk),
        .CE(j5_0_i_mid2_reg_114370),
        .D(j5_0_i_mid2_fu_7384_p3[6]),
        .Q(j5_0_i_mid2_reg_11437[6]),
        .R(1'b0));
  FDRE \j5_0_i_mid2_reg_11437_reg[7] 
       (.C(ap_clk),
        .CE(j5_0_i_mid2_reg_114370),
        .D(j5_0_i_mid2_fu_7384_p3[7]),
        .Q(j5_0_i_mid2_reg_11437[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \j5_0_i_reg_5909[0]_i_1 
       (.I0(exitcond_i_fu_7378_p2),
        .I1(j5_0_i_reg_5909[0]),
        .O(j_2_fu_7400_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'h12)) 
    \j5_0_i_reg_5909[1]_i_1 
       (.I0(j5_0_i_reg_5909[0]),
        .I1(exitcond_i_fu_7378_p2),
        .I2(j5_0_i_reg_5909[1]),
        .O(j_2_fu_7400_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'h0708)) 
    \j5_0_i_reg_5909[2]_i_1 
       (.I0(j5_0_i_reg_5909[0]),
        .I1(j5_0_i_reg_5909[1]),
        .I2(exitcond_i_fu_7378_p2),
        .I3(j5_0_i_reg_5909[2]),
        .O(j_2_fu_7400_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT5 #(
    .INIT(32'h007F0080)) 
    \j5_0_i_reg_5909[3]_i_1 
       (.I0(j5_0_i_reg_5909[1]),
        .I1(j5_0_i_reg_5909[0]),
        .I2(j5_0_i_reg_5909[2]),
        .I3(exitcond_i_fu_7378_p2),
        .I4(j5_0_i_reg_5909[3]),
        .O(j_2_fu_7400_p2[3]));
  LUT6 #(
    .INIT(64'h00007FFF00008000)) 
    \j5_0_i_reg_5909[4]_i_1 
       (.I0(j5_0_i_reg_5909[2]),
        .I1(j5_0_i_reg_5909[0]),
        .I2(j5_0_i_reg_5909[1]),
        .I3(j5_0_i_reg_5909[3]),
        .I4(exitcond_i_fu_7378_p2),
        .I5(j5_0_i_reg_5909[4]),
        .O(j_2_fu_7400_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \j5_0_i_reg_5909[5]_i_1 
       (.I0(\j5_0_i_reg_5909[7]_i_4_n_3 ),
        .I1(exitcond_i_fu_7378_p2),
        .I2(j5_0_i_reg_5909[5]),
        .O(j_2_fu_7400_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'h0708)) 
    \j5_0_i_reg_5909[6]_i_1 
       (.I0(\j5_0_i_reg_5909[7]_i_4_n_3 ),
        .I1(j5_0_i_reg_5909[5]),
        .I2(exitcond_i_fu_7378_p2),
        .I3(j5_0_i_reg_5909[6]),
        .O(j_2_fu_7400_p2[6]));
  LUT4 #(
    .INIT(16'h0400)) 
    \j5_0_i_reg_5909[7]_i_1 
       (.I0(ap_block_pp3_stage0_subdone),
        .I1(ap_CS_fsm_pp3_stage0),
        .I2(exitcond_flatten2_fu_7360_p2),
        .I3(ap_enable_reg_pp3_iter0),
        .O(indvar_flatten2_reg_58870));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'h007F0080)) 
    \j5_0_i_reg_5909[7]_i_2 
       (.I0(j5_0_i_reg_5909[5]),
        .I1(\j5_0_i_reg_5909[7]_i_4_n_3 ),
        .I2(j5_0_i_reg_5909[6]),
        .I3(exitcond_i_fu_7378_p2),
        .I4(j5_0_i_reg_5909[7]),
        .O(j_2_fu_7400_p2[7]));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \j5_0_i_reg_5909[7]_i_3 
       (.I0(\j5_0_i_reg_5909[7]_i_6_n_3 ),
        .I1(indvar_flatten2_reg_5887_reg[2]),
        .I2(indvar_flatten2_reg_5887_reg[1]),
        .I3(indvar_flatten2_reg_5887_reg[0]),
        .I4(\j5_0_i_reg_5909[7]_i_7_n_3 ),
        .I5(\j5_0_i_reg_5909[7]_i_8_n_3 ),
        .O(exitcond_flatten2_fu_7360_p2));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \j5_0_i_reg_5909[7]_i_4 
       (.I0(j5_0_i_reg_5909[4]),
        .I1(j5_0_i_reg_5909[2]),
        .I2(j5_0_i_reg_5909[0]),
        .I3(exitcond_i_fu_7378_p2),
        .I4(j5_0_i_reg_5909[1]),
        .I5(j5_0_i_reg_5909[3]),
        .O(\j5_0_i_reg_5909[7]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h00200000)) 
    \j5_0_i_reg_5909[7]_i_5 
       (.I0(j5_0_i_reg_5909[5]),
        .I1(j5_0_i_reg_5909[4]),
        .I2(j5_0_i_reg_5909[7]),
        .I3(j5_0_i_reg_5909[6]),
        .I4(\j5_0_i_reg_5909[7]_i_9_n_3 ),
        .O(exitcond_i_fu_7378_p2));
  LUT4 #(
    .INIT(16'h0001)) 
    \j5_0_i_reg_5909[7]_i_6 
       (.I0(indvar_flatten2_reg_5887_reg[6]),
        .I1(indvar_flatten2_reg_5887_reg[5]),
        .I2(indvar_flatten2_reg_5887_reg[4]),
        .I3(indvar_flatten2_reg_5887_reg[3]),
        .O(\j5_0_i_reg_5909[7]_i_6_n_3 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \j5_0_i_reg_5909[7]_i_7 
       (.I0(indvar_flatten2_reg_5887_reg[9]),
        .I1(indvar_flatten2_reg_5887_reg[10]),
        .I2(indvar_flatten2_reg_5887_reg[8]),
        .I3(indvar_flatten2_reg_5887_reg[7]),
        .O(\j5_0_i_reg_5909[7]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'h0008)) 
    \j5_0_i_reg_5909[7]_i_8 
       (.I0(indvar_flatten2_reg_5887_reg[14]),
        .I1(indvar_flatten2_reg_5887_reg[13]),
        .I2(indvar_flatten2_reg_5887_reg[12]),
        .I3(indvar_flatten2_reg_5887_reg[11]),
        .O(\j5_0_i_reg_5909[7]_i_8_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \j5_0_i_reg_5909[7]_i_9 
       (.I0(j5_0_i_reg_5909[1]),
        .I1(j5_0_i_reg_5909[0]),
        .I2(j5_0_i_reg_5909[3]),
        .I3(j5_0_i_reg_5909[2]),
        .O(\j5_0_i_reg_5909[7]_i_9_n_3 ));
  FDRE \j5_0_i_reg_5909_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten2_reg_58870),
        .D(j_2_fu_7400_p2[0]),
        .Q(j5_0_i_reg_5909[0]),
        .R(ap_CS_fsm_state12));
  FDRE \j5_0_i_reg_5909_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten2_reg_58870),
        .D(j_2_fu_7400_p2[1]),
        .Q(j5_0_i_reg_5909[1]),
        .R(ap_CS_fsm_state12));
  FDRE \j5_0_i_reg_5909_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten2_reg_58870),
        .D(j_2_fu_7400_p2[2]),
        .Q(j5_0_i_reg_5909[2]),
        .R(ap_CS_fsm_state12));
  FDRE \j5_0_i_reg_5909_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten2_reg_58870),
        .D(j_2_fu_7400_p2[3]),
        .Q(j5_0_i_reg_5909[3]),
        .R(ap_CS_fsm_state12));
  FDRE \j5_0_i_reg_5909_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten2_reg_58870),
        .D(j_2_fu_7400_p2[4]),
        .Q(j5_0_i_reg_5909[4]),
        .R(ap_CS_fsm_state12));
  FDRE \j5_0_i_reg_5909_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten2_reg_58870),
        .D(j_2_fu_7400_p2[5]),
        .Q(j5_0_i_reg_5909[5]),
        .R(ap_CS_fsm_state12));
  FDRE \j5_0_i_reg_5909_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten2_reg_58870),
        .D(j_2_fu_7400_p2[6]),
        .Q(j5_0_i_reg_5909[6]),
        .R(ap_CS_fsm_state12));
  FDRE \j5_0_i_reg_5909_reg[7] 
       (.C(ap_clk),
        .CE(indvar_flatten2_reg_58870),
        .D(j_2_fu_7400_p2[7]),
        .Q(j5_0_i_reg_5909[7]),
        .R(ap_CS_fsm_state12));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \j_0_i_reg_5810[0]_i_1 
       (.I0(exitcond4_i_fu_6102_p2),
        .I1(j_0_i_reg_5810[0]),
        .O(j_fu_6230_p2[0]));
  LUT3 #(
    .INIT(8'h12)) 
    \j_0_i_reg_5810[1]_i_1 
       (.I0(j_0_i_reg_5810[0]),
        .I1(exitcond4_i_fu_6102_p2),
        .I2(j_0_i_reg_5810[1]),
        .O(j_fu_6230_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'h0708)) 
    \j_0_i_reg_5810[2]_i_1 
       (.I0(j_0_i_reg_5810[0]),
        .I1(j_0_i_reg_5810[1]),
        .I2(exitcond4_i_fu_6102_p2),
        .I3(j_0_i_reg_5810[2]),
        .O(j_fu_6230_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'h007F0080)) 
    \j_0_i_reg_5810[3]_i_1 
       (.I0(j_0_i_reg_5810[1]),
        .I1(j_0_i_reg_5810[0]),
        .I2(j_0_i_reg_5810[2]),
        .I3(exitcond4_i_fu_6102_p2),
        .I4(j_0_i_reg_5810[3]),
        .O(j_fu_6230_p2[3]));
  LUT6 #(
    .INIT(64'h00007FFF00008000)) 
    \j_0_i_reg_5810[4]_i_1 
       (.I0(j_0_i_reg_5810[2]),
        .I1(j_0_i_reg_5810[0]),
        .I2(j_0_i_reg_5810[1]),
        .I3(j_0_i_reg_5810[3]),
        .I4(exitcond4_i_fu_6102_p2),
        .I5(j_0_i_reg_5810[4]),
        .O(j_fu_6230_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \j_0_i_reg_5810[5]_i_1 
       (.I0(j_0_i_reg_5810[5]),
        .I1(exitcond4_i_fu_6102_p2),
        .I2(\j_0_i_reg_5810[7]_i_4_n_3 ),
        .O(j_fu_6230_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'h0708)) 
    \j_0_i_reg_5810[6]_i_1 
       (.I0(\j_0_i_reg_5810[7]_i_4_n_3 ),
        .I1(j_0_i_reg_5810[5]),
        .I2(exitcond4_i_fu_6102_p2),
        .I3(j_0_i_reg_5810[6]),
        .O(j_fu_6230_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT5 #(
    .INIT(32'h007F0080)) 
    \j_0_i_reg_5810[7]_i_3 
       (.I0(j_0_i_reg_5810[5]),
        .I1(\j_0_i_reg_5810[7]_i_4_n_3 ),
        .I2(j_0_i_reg_5810[6]),
        .I3(exitcond4_i_fu_6102_p2),
        .I4(j_0_i_reg_5810[7]),
        .O(j_fu_6230_p2[7]));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \j_0_i_reg_5810[7]_i_4 
       (.I0(j_0_i_reg_5810[4]),
        .I1(j_0_i_reg_5810[2]),
        .I2(j_0_i_reg_5810[0]),
        .I3(exitcond4_i_fu_6102_p2),
        .I4(j_0_i_reg_5810[1]),
        .I5(j_0_i_reg_5810[3]),
        .O(\j_0_i_reg_5810[7]_i_4_n_3 ));
  FDRE \j_0_i_reg_5810_reg[0] 
       (.C(ap_clk),
        .CE(INPUT_STREAM_data_V_0_sel2),
        .D(j_fu_6230_p2[0]),
        .Q(j_0_i_reg_5810[0]),
        .R(indvar_flatten_reg_5788));
  FDRE \j_0_i_reg_5810_reg[1] 
       (.C(ap_clk),
        .CE(INPUT_STREAM_data_V_0_sel2),
        .D(j_fu_6230_p2[1]),
        .Q(j_0_i_reg_5810[1]),
        .R(indvar_flatten_reg_5788));
  FDRE \j_0_i_reg_5810_reg[2] 
       (.C(ap_clk),
        .CE(INPUT_STREAM_data_V_0_sel2),
        .D(j_fu_6230_p2[2]),
        .Q(j_0_i_reg_5810[2]),
        .R(indvar_flatten_reg_5788));
  FDRE \j_0_i_reg_5810_reg[3] 
       (.C(ap_clk),
        .CE(INPUT_STREAM_data_V_0_sel2),
        .D(j_fu_6230_p2[3]),
        .Q(j_0_i_reg_5810[3]),
        .R(indvar_flatten_reg_5788));
  FDRE \j_0_i_reg_5810_reg[4] 
       (.C(ap_clk),
        .CE(INPUT_STREAM_data_V_0_sel2),
        .D(j_fu_6230_p2[4]),
        .Q(j_0_i_reg_5810[4]),
        .R(indvar_flatten_reg_5788));
  FDRE \j_0_i_reg_5810_reg[5] 
       (.C(ap_clk),
        .CE(INPUT_STREAM_data_V_0_sel2),
        .D(j_fu_6230_p2[5]),
        .Q(j_0_i_reg_5810[5]),
        .R(indvar_flatten_reg_5788));
  FDRE \j_0_i_reg_5810_reg[6] 
       (.C(ap_clk),
        .CE(INPUT_STREAM_data_V_0_sel2),
        .D(j_fu_6230_p2[6]),
        .Q(j_0_i_reg_5810[6]),
        .R(indvar_flatten_reg_5788));
  FDRE \j_0_i_reg_5810_reg[7] 
       (.C(ap_clk),
        .CE(INPUT_STREAM_data_V_0_sel2),
        .D(j_fu_6230_p2[7]),
        .Q(j_0_i_reg_5810[7]),
        .R(indvar_flatten_reg_5788));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \last_assign_reg_11460[0]_i_1 
       (.I0(last_assign_fu_7467_p2),
        .I1(ap_block_pp3_stage0_subdone),
        .I2(ap_CS_fsm_pp3_stage0),
        .I3(exitcond_flatten2_reg_11428),
        .I4(last_assign_reg_11460),
        .O(\last_assign_reg_11460[0]_i_1_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \last_assign_reg_11460[0]_i_10 
       (.I0(p_shl3_cast_fu_7424_p1[7]),
        .I1(tmp158_cast_fu_7443_p1[9]),
        .O(\last_assign_reg_11460[0]_i_10_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \last_assign_reg_11460[0]_i_11 
       (.I0(p_shl3_cast_fu_7424_p1[6]),
        .I1(tmp158_cast_fu_7443_p1[8]),
        .O(\last_assign_reg_11460[0]_i_11_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \last_assign_reg_11460[0]_i_12 
       (.I0(p_shl3_cast_fu_7424_p1[5]),
        .I1(tmp158_cast_fu_7443_p1[7]),
        .O(\last_assign_reg_11460[0]_i_12_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \last_assign_reg_11460[0]_i_13 
       (.I0(j5_0_i_mid2_reg_11437[7]),
        .I1(p_shl3_cast_fu_7424_p1[7]),
        .O(\last_assign_reg_11460[0]_i_13_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \last_assign_reg_11460[0]_i_14 
       (.I0(j5_0_i_mid2_reg_11437[6]),
        .I1(p_shl3_cast_fu_7424_p1[6]),
        .O(\last_assign_reg_11460[0]_i_14_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \last_assign_reg_11460[0]_i_15 
       (.I0(j5_0_i_mid2_reg_11437[5]),
        .I1(p_shl3_cast_fu_7424_p1[5]),
        .O(\last_assign_reg_11460[0]_i_15_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \last_assign_reg_11460[0]_i_16 
       (.I0(p_shl3_cast_fu_7424_p1[10]),
        .I1(tmp158_cast_fu_7443_p1[12]),
        .O(\last_assign_reg_11460[0]_i_16_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \last_assign_reg_11460[0]_i_17 
       (.I0(p_shl3_cast_fu_7424_p1[9]),
        .I1(tmp158_cast_fu_7443_p1[11]),
        .O(\last_assign_reg_11460[0]_i_17_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \last_assign_reg_11460[0]_i_18 
       (.I0(p_shl3_cast_fu_7424_p1[8]),
        .I1(tmp158_cast_fu_7443_p1[10]),
        .O(\last_assign_reg_11460[0]_i_18_n_3 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \last_assign_reg_11460[0]_i_2 
       (.I0(\last_assign_reg_11460[0]_i_3_n_3 ),
        .I1(j5_0_i_mid2_reg_11437[2]),
        .I2(j5_0_i_mid2_reg_11437[1]),
        .I3(j5_0_i_mid2_reg_11437[0]),
        .I4(\last_assign_reg_11460[0]_i_4_n_3 ),
        .I5(\last_assign_reg_11460[0]_i_5_n_3 ),
        .O(last_assign_fu_7467_p2));
  LUT4 #(
    .INIT(16'h8000)) 
    \last_assign_reg_11460[0]_i_3 
       (.I0(k_fu_7447_p2[6]),
        .I1(tmp158_cast_fu_7443_p1[5]),
        .I2(tmp158_cast_fu_7443_p1[4]),
        .I3(j5_0_i_mid2_reg_11437[3]),
        .O(\last_assign_reg_11460[0]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'h4000)) 
    \last_assign_reg_11460[0]_i_4 
       (.I0(k_fu_7447_p2[10]),
        .I1(k_fu_7447_p2[9]),
        .I2(k_fu_7447_p2[8]),
        .I3(k_fu_7447_p2[7]),
        .O(\last_assign_reg_11460[0]_i_4_n_3 ));
  LUT4 #(
    .INIT(16'h0008)) 
    \last_assign_reg_11460[0]_i_5 
       (.I0(k_fu_7447_p2[14]),
        .I1(k_fu_7447_p2[13]),
        .I2(k_fu_7447_p2[12]),
        .I3(k_fu_7447_p2[11]),
        .O(\last_assign_reg_11460[0]_i_5_n_3 ));
  FDRE \last_assign_reg_11460_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\last_assign_reg_11460[0]_i_1_n_3 ),
        .Q(last_assign_reg_11460),
        .R(1'b0));
  CARRY4 \last_assign_reg_11460_reg[0]_i_19 
       (.CI(\last_assign_reg_11460_reg[0]_i_7_n_3 ),
        .CO({\last_assign_reg_11460_reg[0]_i_19_n_3 ,\last_assign_reg_11460_reg[0]_i_19_n_4 ,\last_assign_reg_11460_reg[0]_i_19_n_5 ,\last_assign_reg_11460_reg[0]_i_19_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp158_cast_fu_7443_p1[11:8]),
        .S(p_shl3_cast_fu_7424_p1[11:8]));
  CARRY4 \last_assign_reg_11460_reg[0]_i_20 
       (.CI(\last_assign_reg_11460_reg[0]_i_19_n_3 ),
        .CO(\NLW_last_assign_reg_11460_reg[0]_i_20_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_last_assign_reg_11460_reg[0]_i_20_O_UNCONNECTED [3:1],tmp158_cast_fu_7443_p1[12]}),
        .S({1'b0,1'b0,1'b0,p_shl3_cast_fu_7424_p1[12]}));
  CARRY4 \last_assign_reg_11460_reg[0]_i_6 
       (.CI(1'b0),
        .CO({\last_assign_reg_11460_reg[0]_i_6_n_3 ,\last_assign_reg_11460_reg[0]_i_6_n_4 ,\last_assign_reg_11460_reg[0]_i_6_n_5 ,\last_assign_reg_11460_reg[0]_i_6_n_6 }),
        .CYINIT(1'b0),
        .DI({p_shl3_cast_fu_7424_p1[7:5],1'b0}),
        .O(k_fu_7447_p2[9:6]),
        .S({\last_assign_reg_11460[0]_i_10_n_3 ,\last_assign_reg_11460[0]_i_11_n_3 ,\last_assign_reg_11460[0]_i_12_n_3 ,tmp158_cast_fu_7443_p1[6]}));
  CARRY4 \last_assign_reg_11460_reg[0]_i_7 
       (.CI(1'b0),
        .CO({\last_assign_reg_11460_reg[0]_i_7_n_3 ,\last_assign_reg_11460_reg[0]_i_7_n_4 ,\last_assign_reg_11460_reg[0]_i_7_n_5 ,\last_assign_reg_11460_reg[0]_i_7_n_6 }),
        .CYINIT(1'b0),
        .DI({j5_0_i_mid2_reg_11437[7:5],1'b0}),
        .O(tmp158_cast_fu_7443_p1[7:4]),
        .S({\last_assign_reg_11460[0]_i_13_n_3 ,\last_assign_reg_11460[0]_i_14_n_3 ,\last_assign_reg_11460[0]_i_15_n_3 ,j5_0_i_mid2_reg_11437[4]}));
  CARRY4 \last_assign_reg_11460_reg[0]_i_8 
       (.CI(\last_assign_reg_11460_reg[0]_i_6_n_3 ),
        .CO({\last_assign_reg_11460_reg[0]_i_8_n_3 ,\last_assign_reg_11460_reg[0]_i_8_n_4 ,\last_assign_reg_11460_reg[0]_i_8_n_5 ,\last_assign_reg_11460_reg[0]_i_8_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,p_shl3_cast_fu_7424_p1[10:8]}),
        .O(k_fu_7447_p2[13:10]),
        .S({p_shl3_cast_fu_7424_p1[11],\last_assign_reg_11460[0]_i_16_n_3 ,\last_assign_reg_11460[0]_i_17_n_3 ,\last_assign_reg_11460[0]_i_18_n_3 }));
  CARRY4 \last_assign_reg_11460_reg[0]_i_9 
       (.CI(\last_assign_reg_11460_reg[0]_i_8_n_3 ),
        .CO(\NLW_last_assign_reg_11460_reg[0]_i_9_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_last_assign_reg_11460_reg[0]_i_9_O_UNCONNECTED [3:1],k_fu_7447_p2[14]}),
        .S({1'b0,1'b0,1'b0,p_shl3_cast_fu_7424_p1[12]}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_out out_U
       (.OUTPUT_STREAM_data_V_1_ack_in414_in(OUTPUT_STREAM_data_V_1_ack_in414_in),
        .Q(ap_CS_fsm_pp3_stage0),
        .ap_block_pp3_stage0_subdone(ap_block_pp3_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp2_iter5(ap_enable_reg_pp2_iter5),
        .ap_enable_reg_pp3_iter2(ap_enable_reg_pp3_iter2),
        .exitcond_flatten1_reg_8075_pp2_iter4_reg(exitcond_flatten1_reg_8075_pp2_iter4_reg),
        .exitcond_flatten2_reg_11428_pp3_iter2_reg(exitcond_flatten2_reg_11428_pp3_iter2_reg),
        .ib_0_i_i_mid2_reg_8084_pp2_iter4_reg(ib_0_i_i_mid2_reg_8084_pp2_iter4_reg),
        .q0(out_q0),
        .ram_reg_0_0(ap_enable_reg_pp3_iter1_reg_n_3),
        .ram_reg_0_0_0(\exitcond_flatten2_reg_11428_pp3_iter1_reg_reg_n_3_[0] ),
        .ram_reg_0_0_1(ap_enable_reg_pp3_iter3_reg_n_3),
        .ram_reg_0_0_2(p_shl3_cast_fu_7424_p1),
        .ram_reg_0_0_3(j5_0_i_mid2_reg_11437),
        .ram_reg_0_7(tmp80_reg_11418),
        .ram_reg_0_7_0(tmp119_reg_11423),
        .ram_reg_0_7_1(tmp_reg_11413),
        .tmp_8_mid2_v_reg_8089_pp2_iter4_reg(tmp_8_mid2_v_reg_8089_pp2_iter4_reg));
  LUT6 #(
    .INIT(64'h0040FF7FFFBF0080)) 
    \p_shl4_mid2_v_v_reg_11443[0]_i_1 
       (.I0(p_shl3_cast_fu_7424_p1[5]),
        .I1(ap_enable_reg_pp3_iter1_reg_n_3),
        .I2(ap_CS_fsm_pp3_stage0),
        .I3(exitcond_flatten2_reg_11428),
        .I4(i4_0_i_reg_5898[0]),
        .I5(exitcond_i_fu_7378_p2),
        .O(p_shl4_mid2_v_v_fu_7392_p3[0]));
  LUT6 #(
    .INIT(64'h5F5F3FC0A0A03FC0)) 
    \p_shl4_mid2_v_v_reg_11443[1]_i_1 
       (.I0(i4_0_i_reg_5898[0]),
        .I1(p_shl3_cast_fu_7424_p1[5]),
        .I2(exitcond_i_fu_7378_p2),
        .I3(p_shl3_cast_fu_7424_p1[6]),
        .I4(\p_shl4_mid2_v_v_reg_11443[7]_i_5_n_3 ),
        .I5(i4_0_i_reg_5898[1]),
        .O(p_shl4_mid2_v_v_fu_7392_p3[1]));
  LUT6 #(
    .INIT(64'h55556555AAAA6AAA)) 
    \p_shl4_mid2_v_v_reg_11443[2]_i_1 
       (.I0(\p_shl4_mid2_v_v_reg_11443[3]_i_2_n_3 ),
        .I1(p_shl3_cast_fu_7424_p1[7]),
        .I2(ap_enable_reg_pp3_iter1_reg_n_3),
        .I3(ap_CS_fsm_pp3_stage0),
        .I4(exitcond_flatten2_reg_11428),
        .I5(i4_0_i_reg_5898[2]),
        .O(p_shl4_mid2_v_v_fu_7392_p3[2]));
  LUT6 #(
    .INIT(64'h77775FA088885FA0)) 
    \p_shl4_mid2_v_v_reg_11443[3]_i_1 
       (.I0(\p_shl4_mid2_v_v_reg_11443[3]_i_2_n_3 ),
        .I1(i4_0_i_reg_5898[2]),
        .I2(p_shl3_cast_fu_7424_p1[7]),
        .I3(p_shl3_cast_fu_7424_p1[8]),
        .I4(\p_shl4_mid2_v_v_reg_11443[7]_i_5_n_3 ),
        .I5(i4_0_i_reg_5898[3]),
        .O(p_shl4_mid2_v_v_fu_7392_p3[3]));
  LUT6 #(
    .INIT(64'hC0AAC00000000000)) 
    \p_shl4_mid2_v_v_reg_11443[3]_i_2 
       (.I0(p_shl3_cast_fu_7424_p1[6]),
        .I1(i4_0_i_reg_5898[1]),
        .I2(i4_0_i_reg_5898[0]),
        .I3(\p_shl4_mid2_v_v_reg_11443[7]_i_5_n_3 ),
        .I4(p_shl3_cast_fu_7424_p1[5]),
        .I5(exitcond_i_fu_7378_p2),
        .O(\p_shl4_mid2_v_v_reg_11443[3]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h55556555AAAA6AAA)) 
    \p_shl4_mid2_v_v_reg_11443[4]_i_1 
       (.I0(\p_shl4_mid2_v_v_reg_11443[4]_i_2_n_3 ),
        .I1(p_shl3_cast_fu_7424_p1[9]),
        .I2(ap_enable_reg_pp3_iter1_reg_n_3),
        .I3(ap_CS_fsm_pp3_stage0),
        .I4(exitcond_flatten2_reg_11428),
        .I5(i4_0_i_reg_5898[4]),
        .O(p_shl4_mid2_v_v_fu_7392_p3[4]));
  LUT6 #(
    .INIT(64'hC000A0A0C0000000)) 
    \p_shl4_mid2_v_v_reg_11443[4]_i_2 
       (.I0(p_shl3_cast_fu_7424_p1[8]),
        .I1(i4_0_i_reg_5898[3]),
        .I2(\p_shl4_mid2_v_v_reg_11443[3]_i_2_n_3 ),
        .I3(i4_0_i_reg_5898[2]),
        .I4(\p_shl4_mid2_v_v_reg_11443[7]_i_5_n_3 ),
        .I5(p_shl3_cast_fu_7424_p1[7]),
        .O(\p_shl4_mid2_v_v_reg_11443[4]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h55556555AAAA6AAA)) 
    \p_shl4_mid2_v_v_reg_11443[5]_i_1 
       (.I0(\p_shl4_mid2_v_v_reg_11443[7]_i_3_n_3 ),
        .I1(p_shl3_cast_fu_7424_p1[10]),
        .I2(ap_enable_reg_pp3_iter1_reg_n_3),
        .I3(ap_CS_fsm_pp3_stage0),
        .I4(exitcond_flatten2_reg_11428),
        .I5(i4_0_i_reg_5898[5]),
        .O(p_shl4_mid2_v_v_fu_7392_p3[5]));
  LUT6 #(
    .INIT(64'h77775FA088885FA0)) 
    \p_shl4_mid2_v_v_reg_11443[6]_i_1 
       (.I0(\p_shl4_mid2_v_v_reg_11443[7]_i_3_n_3 ),
        .I1(i4_0_i_reg_5898[5]),
        .I2(p_shl3_cast_fu_7424_p1[10]),
        .I3(p_shl3_cast_fu_7424_p1[11]),
        .I4(\p_shl4_mid2_v_v_reg_11443[7]_i_5_n_3 ),
        .I5(i4_0_i_reg_5898[6]),
        .O(p_shl4_mid2_v_v_fu_7392_p3[6]));
  LUT6 #(
    .INIT(64'h7F7F7F8080807F80)) 
    \p_shl4_mid2_v_v_reg_11443[7]_i_1 
       (.I0(ap_phi_mux_i4_0_i_phi_fu_5902_p4[5]),
        .I1(\p_shl4_mid2_v_v_reg_11443[7]_i_3_n_3 ),
        .I2(ap_phi_mux_i4_0_i_phi_fu_5902_p4[6]),
        .I3(p_shl3_cast_fu_7424_p1[12]),
        .I4(\p_shl4_mid2_v_v_reg_11443[7]_i_5_n_3 ),
        .I5(i4_0_i_reg_5898[7]),
        .O(p_shl4_mid2_v_v_fu_7392_p3[7]));
  LUT5 #(
    .INIT(32'hBAAA8AAA)) 
    \p_shl4_mid2_v_v_reg_11443[7]_i_2 
       (.I0(i4_0_i_reg_5898[5]),
        .I1(exitcond_flatten2_reg_11428),
        .I2(ap_CS_fsm_pp3_stage0),
        .I3(ap_enable_reg_pp3_iter1_reg_n_3),
        .I4(p_shl3_cast_fu_7424_p1[10]),
        .O(ap_phi_mux_i4_0_i_phi_fu_5902_p4[5]));
  LUT6 #(
    .INIT(64'hFFBF008000000000)) 
    \p_shl4_mid2_v_v_reg_11443[7]_i_3 
       (.I0(p_shl3_cast_fu_7424_p1[9]),
        .I1(ap_enable_reg_pp3_iter1_reg_n_3),
        .I2(ap_CS_fsm_pp3_stage0),
        .I3(exitcond_flatten2_reg_11428),
        .I4(i4_0_i_reg_5898[4]),
        .I5(\p_shl4_mid2_v_v_reg_11443[4]_i_2_n_3 ),
        .O(\p_shl4_mid2_v_v_reg_11443[7]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT5 #(
    .INIT(32'hBAAA8AAA)) 
    \p_shl4_mid2_v_v_reg_11443[7]_i_4 
       (.I0(i4_0_i_reg_5898[6]),
        .I1(exitcond_flatten2_reg_11428),
        .I2(ap_CS_fsm_pp3_stage0),
        .I3(ap_enable_reg_pp3_iter1_reg_n_3),
        .I4(p_shl3_cast_fu_7424_p1[11]),
        .O(ap_phi_mux_i4_0_i_phi_fu_5902_p4[6]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \p_shl4_mid2_v_v_reg_11443[7]_i_5 
       (.I0(exitcond_flatten2_reg_11428),
        .I1(ap_CS_fsm_pp3_stage0),
        .I2(ap_enable_reg_pp3_iter1_reg_n_3),
        .O(\p_shl4_mid2_v_v_reg_11443[7]_i_5_n_3 ));
  FDRE \p_shl4_mid2_v_v_reg_11443_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten2_reg_58870),
        .D(p_shl4_mid2_v_v_fu_7392_p3[0]),
        .Q(p_shl3_cast_fu_7424_p1[5]),
        .R(1'b0));
  FDRE \p_shl4_mid2_v_v_reg_11443_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten2_reg_58870),
        .D(p_shl4_mid2_v_v_fu_7392_p3[1]),
        .Q(p_shl3_cast_fu_7424_p1[6]),
        .R(1'b0));
  FDRE \p_shl4_mid2_v_v_reg_11443_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten2_reg_58870),
        .D(p_shl4_mid2_v_v_fu_7392_p3[2]),
        .Q(p_shl3_cast_fu_7424_p1[7]),
        .R(1'b0));
  FDRE \p_shl4_mid2_v_v_reg_11443_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten2_reg_58870),
        .D(p_shl4_mid2_v_v_fu_7392_p3[3]),
        .Q(p_shl3_cast_fu_7424_p1[8]),
        .R(1'b0));
  FDRE \p_shl4_mid2_v_v_reg_11443_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten2_reg_58870),
        .D(p_shl4_mid2_v_v_fu_7392_p3[4]),
        .Q(p_shl3_cast_fu_7424_p1[9]),
        .R(1'b0));
  FDRE \p_shl4_mid2_v_v_reg_11443_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten2_reg_58870),
        .D(p_shl4_mid2_v_v_fu_7392_p3[5]),
        .Q(p_shl3_cast_fu_7424_p1[10]),
        .R(1'b0));
  FDRE \p_shl4_mid2_v_v_reg_11443_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten2_reg_58870),
        .D(p_shl4_mid2_v_v_fu_7392_p3[6]),
        .Q(p_shl3_cast_fu_7424_p1[11]),
        .R(1'b0));
  FDRE \p_shl4_mid2_v_v_reg_11443_reg[7] 
       (.C(ap_clk),
        .CE(indvar_flatten2_reg_58870),
        .D(p_shl4_mid2_v_v_fu_7392_p3[7]),
        .Q(p_shl3_cast_fu_7424_p1[12]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    temp_100_reg_10933_reg
       (.A({b_50_U_n_11,b_50_U_n_11,b_50_U_n_11,b_50_U_n_11,b_50_U_n_11,b_50_U_n_11,b_50_U_n_11,b_50_U_n_11,b_50_U_n_11,b_50_U_n_11,b_50_U_n_11,b_50_U_n_11,b_50_U_n_11,b_50_U_n_11,b_50_U_n_11,b_50_U_n_11,b_50_U_n_11,b_50_U_n_11,b_50_U_n_11,b_50_U_n_11,b_50_U_n_11,b_50_U_n_11,b_50_U_n_11,b_50_U_n_12,b_50_U_n_13,b_50_U_n_14,b_50_U_n_15,b_50_U_n_16,b_50_U_n_17,b_50_U_n_18}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_temp_100_reg_10933_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({a_50_U_n_11,a_50_U_n_11,a_50_U_n_11,a_50_U_n_11,a_50_U_n_11,a_50_U_n_11,a_50_U_n_11,a_50_U_n_11,a_50_U_n_11,a_50_U_n_11,a_50_U_n_11,a_50_U_n_12,a_50_U_n_13,a_50_U_n_14,a_50_U_n_15,a_50_U_n_16,a_50_U_n_17,a_50_U_n_18}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_temp_100_reg_10933_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_temp_100_reg_10933_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_temp_100_reg_10933_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(CEP),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_temp_100_reg_10933_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_temp_100_reg_10933_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_temp_100_reg_10933_reg_P_UNCONNECTED[47:8],temp_100_reg_10933_reg_n_101,temp_100_reg_10933_reg_n_102,temp_100_reg_10933_reg_n_103,temp_100_reg_10933_reg_n_104,temp_100_reg_10933_reg_n_105,temp_100_reg_10933_reg_n_106,temp_100_reg_10933_reg_n_107,temp_100_reg_10933_reg_n_108}),
        .PATTERNBDETECT(NLW_temp_100_reg_10933_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_temp_100_reg_10933_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({temp_100_reg_10933_reg_n_109,temp_100_reg_10933_reg_n_110,temp_100_reg_10933_reg_n_111,temp_100_reg_10933_reg_n_112,temp_100_reg_10933_reg_n_113,temp_100_reg_10933_reg_n_114,temp_100_reg_10933_reg_n_115,temp_100_reg_10933_reg_n_116,temp_100_reg_10933_reg_n_117,temp_100_reg_10933_reg_n_118,temp_100_reg_10933_reg_n_119,temp_100_reg_10933_reg_n_120,temp_100_reg_10933_reg_n_121,temp_100_reg_10933_reg_n_122,temp_100_reg_10933_reg_n_123,temp_100_reg_10933_reg_n_124,temp_100_reg_10933_reg_n_125,temp_100_reg_10933_reg_n_126,temp_100_reg_10933_reg_n_127,temp_100_reg_10933_reg_n_128,temp_100_reg_10933_reg_n_129,temp_100_reg_10933_reg_n_130,temp_100_reg_10933_reg_n_131,temp_100_reg_10933_reg_n_132,temp_100_reg_10933_reg_n_133,temp_100_reg_10933_reg_n_134,temp_100_reg_10933_reg_n_135,temp_100_reg_10933_reg_n_136,temp_100_reg_10933_reg_n_137,temp_100_reg_10933_reg_n_138,temp_100_reg_10933_reg_n_139,temp_100_reg_10933_reg_n_140,temp_100_reg_10933_reg_n_141,temp_100_reg_10933_reg_n_142,temp_100_reg_10933_reg_n_143,temp_100_reg_10933_reg_n_144,temp_100_reg_10933_reg_n_145,temp_100_reg_10933_reg_n_146,temp_100_reg_10933_reg_n_147,temp_100_reg_10933_reg_n_148,temp_100_reg_10933_reg_n_149,temp_100_reg_10933_reg_n_150,temp_100_reg_10933_reg_n_151,temp_100_reg_10933_reg_n_152,temp_100_reg_10933_reg_n_153,temp_100_reg_10933_reg_n_154,temp_100_reg_10933_reg_n_155,temp_100_reg_10933_reg_n_156}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_temp_100_reg_10933_reg_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    temp_103_reg_10948_reg
       (.A({b_52_U_n_3,b_52_U_n_3,b_52_U_n_3,b_52_U_n_3,b_52_U_n_3,b_52_U_n_3,b_52_U_n_3,b_52_U_n_3,b_52_U_n_3,b_52_U_n_3,b_52_U_n_3,b_52_U_n_3,b_52_U_n_3,b_52_U_n_3,b_52_U_n_3,b_52_U_n_3,b_52_U_n_3,b_52_U_n_3,b_52_U_n_3,b_52_U_n_3,b_52_U_n_3,b_52_U_n_3,b_52_U_n_3,b_52_U_n_4,b_52_U_n_5,b_52_U_n_6,b_52_U_n_7,b_52_U_n_8,b_52_U_n_9,b_52_U_n_10}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_temp_103_reg_10948_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({a_52_U_n_3,a_52_U_n_3,a_52_U_n_3,a_52_U_n_3,a_52_U_n_3,a_52_U_n_3,a_52_U_n_3,a_52_U_n_3,a_52_U_n_3,a_52_U_n_3,a_52_U_n_3,a_52_U_n_4,a_52_U_n_5,a_52_U_n_6,a_52_U_n_7,a_52_U_n_8,a_52_U_n_9,a_52_U_n_10}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_temp_103_reg_10948_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_temp_103_reg_10948_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_temp_103_reg_10948_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(CEP),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_temp_103_reg_10948_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_temp_103_reg_10948_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_temp_103_reg_10948_reg_P_UNCONNECTED[47:8],temp_103_reg_10948_reg_n_101,temp_103_reg_10948_reg_n_102,temp_103_reg_10948_reg_n_103,temp_103_reg_10948_reg_n_104,temp_103_reg_10948_reg_n_105,temp_103_reg_10948_reg_n_106,temp_103_reg_10948_reg_n_107,temp_103_reg_10948_reg_n_108}),
        .PATTERNBDETECT(NLW_temp_103_reg_10948_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_temp_103_reg_10948_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({temp_103_reg_10948_reg_n_109,temp_103_reg_10948_reg_n_110,temp_103_reg_10948_reg_n_111,temp_103_reg_10948_reg_n_112,temp_103_reg_10948_reg_n_113,temp_103_reg_10948_reg_n_114,temp_103_reg_10948_reg_n_115,temp_103_reg_10948_reg_n_116,temp_103_reg_10948_reg_n_117,temp_103_reg_10948_reg_n_118,temp_103_reg_10948_reg_n_119,temp_103_reg_10948_reg_n_120,temp_103_reg_10948_reg_n_121,temp_103_reg_10948_reg_n_122,temp_103_reg_10948_reg_n_123,temp_103_reg_10948_reg_n_124,temp_103_reg_10948_reg_n_125,temp_103_reg_10948_reg_n_126,temp_103_reg_10948_reg_n_127,temp_103_reg_10948_reg_n_128,temp_103_reg_10948_reg_n_129,temp_103_reg_10948_reg_n_130,temp_103_reg_10948_reg_n_131,temp_103_reg_10948_reg_n_132,temp_103_reg_10948_reg_n_133,temp_103_reg_10948_reg_n_134,temp_103_reg_10948_reg_n_135,temp_103_reg_10948_reg_n_136,temp_103_reg_10948_reg_n_137,temp_103_reg_10948_reg_n_138,temp_103_reg_10948_reg_n_139,temp_103_reg_10948_reg_n_140,temp_103_reg_10948_reg_n_141,temp_103_reg_10948_reg_n_142,temp_103_reg_10948_reg_n_143,temp_103_reg_10948_reg_n_144,temp_103_reg_10948_reg_n_145,temp_103_reg_10948_reg_n_146,temp_103_reg_10948_reg_n_147,temp_103_reg_10948_reg_n_148,temp_103_reg_10948_reg_n_149,temp_103_reg_10948_reg_n_150,temp_103_reg_10948_reg_n_151,temp_103_reg_10948_reg_n_152,temp_103_reg_10948_reg_n_153,temp_103_reg_10948_reg_n_154,temp_103_reg_10948_reg_n_155,temp_103_reg_10948_reg_n_156}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_temp_103_reg_10948_reg_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    temp_105_reg_10958_reg
       (.A({b_53_U_n_3,b_53_U_n_3,b_53_U_n_3,b_53_U_n_3,b_53_U_n_3,b_53_U_n_3,b_53_U_n_3,b_53_U_n_3,b_53_U_n_3,b_53_U_n_3,b_53_U_n_3,b_53_U_n_3,b_53_U_n_3,b_53_U_n_3,b_53_U_n_3,b_53_U_n_3,b_53_U_n_3,b_53_U_n_3,b_53_U_n_3,b_53_U_n_3,b_53_U_n_3,b_53_U_n_3,b_53_U_n_3,b_53_U_n_4,b_53_U_n_5,b_53_U_n_6,b_53_U_n_7,b_53_U_n_8,b_53_U_n_9,b_53_U_n_10}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_temp_105_reg_10958_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({a_53_U_n_3,a_53_U_n_3,a_53_U_n_3,a_53_U_n_3,a_53_U_n_3,a_53_U_n_3,a_53_U_n_3,a_53_U_n_3,a_53_U_n_3,a_53_U_n_3,a_53_U_n_3,a_53_U_n_4,a_53_U_n_5,a_53_U_n_6,a_53_U_n_7,a_53_U_n_8,a_53_U_n_9,a_53_U_n_10}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_temp_105_reg_10958_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_temp_105_reg_10958_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_temp_105_reg_10958_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(CEP),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_temp_105_reg_10958_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_temp_105_reg_10958_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_temp_105_reg_10958_reg_P_UNCONNECTED[47:8],temp_105_reg_10958_reg_n_101,temp_105_reg_10958_reg_n_102,temp_105_reg_10958_reg_n_103,temp_105_reg_10958_reg_n_104,temp_105_reg_10958_reg_n_105,temp_105_reg_10958_reg_n_106,temp_105_reg_10958_reg_n_107,temp_105_reg_10958_reg_n_108}),
        .PATTERNBDETECT(NLW_temp_105_reg_10958_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_temp_105_reg_10958_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({temp_105_reg_10958_reg_n_109,temp_105_reg_10958_reg_n_110,temp_105_reg_10958_reg_n_111,temp_105_reg_10958_reg_n_112,temp_105_reg_10958_reg_n_113,temp_105_reg_10958_reg_n_114,temp_105_reg_10958_reg_n_115,temp_105_reg_10958_reg_n_116,temp_105_reg_10958_reg_n_117,temp_105_reg_10958_reg_n_118,temp_105_reg_10958_reg_n_119,temp_105_reg_10958_reg_n_120,temp_105_reg_10958_reg_n_121,temp_105_reg_10958_reg_n_122,temp_105_reg_10958_reg_n_123,temp_105_reg_10958_reg_n_124,temp_105_reg_10958_reg_n_125,temp_105_reg_10958_reg_n_126,temp_105_reg_10958_reg_n_127,temp_105_reg_10958_reg_n_128,temp_105_reg_10958_reg_n_129,temp_105_reg_10958_reg_n_130,temp_105_reg_10958_reg_n_131,temp_105_reg_10958_reg_n_132,temp_105_reg_10958_reg_n_133,temp_105_reg_10958_reg_n_134,temp_105_reg_10958_reg_n_135,temp_105_reg_10958_reg_n_136,temp_105_reg_10958_reg_n_137,temp_105_reg_10958_reg_n_138,temp_105_reg_10958_reg_n_139,temp_105_reg_10958_reg_n_140,temp_105_reg_10958_reg_n_141,temp_105_reg_10958_reg_n_142,temp_105_reg_10958_reg_n_143,temp_105_reg_10958_reg_n_144,temp_105_reg_10958_reg_n_145,temp_105_reg_10958_reg_n_146,temp_105_reg_10958_reg_n_147,temp_105_reg_10958_reg_n_148,temp_105_reg_10958_reg_n_149,temp_105_reg_10958_reg_n_150,temp_105_reg_10958_reg_n_151,temp_105_reg_10958_reg_n_152,temp_105_reg_10958_reg_n_153,temp_105_reg_10958_reg_n_154,temp_105_reg_10958_reg_n_155,temp_105_reg_10958_reg_n_156}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_temp_105_reg_10958_reg_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    temp_108_reg_10973_reg
       (.A({b_54_U_n_11,b_54_U_n_11,b_54_U_n_11,b_54_U_n_11,b_54_U_n_11,b_54_U_n_11,b_54_U_n_11,b_54_U_n_11,b_54_U_n_11,b_54_U_n_11,b_54_U_n_11,b_54_U_n_11,b_54_U_n_11,b_54_U_n_11,b_54_U_n_11,b_54_U_n_11,b_54_U_n_11,b_54_U_n_11,b_54_U_n_11,b_54_U_n_11,b_54_U_n_11,b_54_U_n_11,b_54_U_n_11,b_54_U_n_12,b_54_U_n_13,b_54_U_n_14,b_54_U_n_15,b_54_U_n_16,b_54_U_n_17,b_54_U_n_18}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_temp_108_reg_10973_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({a_54_U_n_11,a_54_U_n_11,a_54_U_n_11,a_54_U_n_11,a_54_U_n_11,a_54_U_n_11,a_54_U_n_11,a_54_U_n_11,a_54_U_n_11,a_54_U_n_11,a_54_U_n_11,a_54_U_n_12,a_54_U_n_13,a_54_U_n_14,a_54_U_n_15,a_54_U_n_16,a_54_U_n_17,a_54_U_n_18}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_temp_108_reg_10973_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_temp_108_reg_10973_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_temp_108_reg_10973_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(CEP),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_temp_108_reg_10973_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_temp_108_reg_10973_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_temp_108_reg_10973_reg_P_UNCONNECTED[47:8],temp_108_reg_10973_reg_n_101,temp_108_reg_10973_reg_n_102,temp_108_reg_10973_reg_n_103,temp_108_reg_10973_reg_n_104,temp_108_reg_10973_reg_n_105,temp_108_reg_10973_reg_n_106,temp_108_reg_10973_reg_n_107,temp_108_reg_10973_reg_n_108}),
        .PATTERNBDETECT(NLW_temp_108_reg_10973_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_temp_108_reg_10973_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({temp_108_reg_10973_reg_n_109,temp_108_reg_10973_reg_n_110,temp_108_reg_10973_reg_n_111,temp_108_reg_10973_reg_n_112,temp_108_reg_10973_reg_n_113,temp_108_reg_10973_reg_n_114,temp_108_reg_10973_reg_n_115,temp_108_reg_10973_reg_n_116,temp_108_reg_10973_reg_n_117,temp_108_reg_10973_reg_n_118,temp_108_reg_10973_reg_n_119,temp_108_reg_10973_reg_n_120,temp_108_reg_10973_reg_n_121,temp_108_reg_10973_reg_n_122,temp_108_reg_10973_reg_n_123,temp_108_reg_10973_reg_n_124,temp_108_reg_10973_reg_n_125,temp_108_reg_10973_reg_n_126,temp_108_reg_10973_reg_n_127,temp_108_reg_10973_reg_n_128,temp_108_reg_10973_reg_n_129,temp_108_reg_10973_reg_n_130,temp_108_reg_10973_reg_n_131,temp_108_reg_10973_reg_n_132,temp_108_reg_10973_reg_n_133,temp_108_reg_10973_reg_n_134,temp_108_reg_10973_reg_n_135,temp_108_reg_10973_reg_n_136,temp_108_reg_10973_reg_n_137,temp_108_reg_10973_reg_n_138,temp_108_reg_10973_reg_n_139,temp_108_reg_10973_reg_n_140,temp_108_reg_10973_reg_n_141,temp_108_reg_10973_reg_n_142,temp_108_reg_10973_reg_n_143,temp_108_reg_10973_reg_n_144,temp_108_reg_10973_reg_n_145,temp_108_reg_10973_reg_n_146,temp_108_reg_10973_reg_n_147,temp_108_reg_10973_reg_n_148,temp_108_reg_10973_reg_n_149,temp_108_reg_10973_reg_n_150,temp_108_reg_10973_reg_n_151,temp_108_reg_10973_reg_n_152,temp_108_reg_10973_reg_n_153,temp_108_reg_10973_reg_n_154,temp_108_reg_10973_reg_n_155,temp_108_reg_10973_reg_n_156}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_temp_108_reg_10973_reg_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    temp_10_reg_10148_reg
       (.A({b_5_U_n_11,b_5_U_n_11,b_5_U_n_11,b_5_U_n_11,b_5_U_n_11,b_5_U_n_11,b_5_U_n_11,b_5_U_n_11,b_5_U_n_11,b_5_U_n_11,b_5_U_n_11,b_5_U_n_11,b_5_U_n_11,b_5_U_n_11,b_5_U_n_11,b_5_U_n_11,b_5_U_n_11,b_5_U_n_11,b_5_U_n_11,b_5_U_n_11,b_5_U_n_11,b_5_U_n_11,b_5_U_n_11,b_5_U_n_12,b_5_U_n_13,b_5_U_n_14,b_5_U_n_15,b_5_U_n_16,b_5_U_n_17,b_5_U_n_18}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_temp_10_reg_10148_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({a_5_U_n_11,a_5_U_n_11,a_5_U_n_11,a_5_U_n_11,a_5_U_n_11,a_5_U_n_11,a_5_U_n_11,a_5_U_n_11,a_5_U_n_11,a_5_U_n_11,a_5_U_n_11,a_5_U_n_12,a_5_U_n_13,a_5_U_n_14,a_5_U_n_15,a_5_U_n_16,a_5_U_n_17,a_5_U_n_18}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_temp_10_reg_10148_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_temp_10_reg_10148_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_temp_10_reg_10148_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(exitcond_flatten1_reg_8075),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_temp_10_reg_10148_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_temp_10_reg_10148_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_temp_10_reg_10148_reg_P_UNCONNECTED[47:8],temp_10_reg_10148_reg_n_101,temp_10_reg_10148_reg_n_102,temp_10_reg_10148_reg_n_103,temp_10_reg_10148_reg_n_104,temp_10_reg_10148_reg_n_105,temp_10_reg_10148_reg_n_106,temp_10_reg_10148_reg_n_107,temp_10_reg_10148_reg_n_108}),
        .PATTERNBDETECT(NLW_temp_10_reg_10148_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_temp_10_reg_10148_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({temp_10_reg_10148_reg_n_109,temp_10_reg_10148_reg_n_110,temp_10_reg_10148_reg_n_111,temp_10_reg_10148_reg_n_112,temp_10_reg_10148_reg_n_113,temp_10_reg_10148_reg_n_114,temp_10_reg_10148_reg_n_115,temp_10_reg_10148_reg_n_116,temp_10_reg_10148_reg_n_117,temp_10_reg_10148_reg_n_118,temp_10_reg_10148_reg_n_119,temp_10_reg_10148_reg_n_120,temp_10_reg_10148_reg_n_121,temp_10_reg_10148_reg_n_122,temp_10_reg_10148_reg_n_123,temp_10_reg_10148_reg_n_124,temp_10_reg_10148_reg_n_125,temp_10_reg_10148_reg_n_126,temp_10_reg_10148_reg_n_127,temp_10_reg_10148_reg_n_128,temp_10_reg_10148_reg_n_129,temp_10_reg_10148_reg_n_130,temp_10_reg_10148_reg_n_131,temp_10_reg_10148_reg_n_132,temp_10_reg_10148_reg_n_133,temp_10_reg_10148_reg_n_134,temp_10_reg_10148_reg_n_135,temp_10_reg_10148_reg_n_136,temp_10_reg_10148_reg_n_137,temp_10_reg_10148_reg_n_138,temp_10_reg_10148_reg_n_139,temp_10_reg_10148_reg_n_140,temp_10_reg_10148_reg_n_141,temp_10_reg_10148_reg_n_142,temp_10_reg_10148_reg_n_143,temp_10_reg_10148_reg_n_144,temp_10_reg_10148_reg_n_145,temp_10_reg_10148_reg_n_146,temp_10_reg_10148_reg_n_147,temp_10_reg_10148_reg_n_148,temp_10_reg_10148_reg_n_149,temp_10_reg_10148_reg_n_150,temp_10_reg_10148_reg_n_151,temp_10_reg_10148_reg_n_152,temp_10_reg_10148_reg_n_153,temp_10_reg_10148_reg_n_154,temp_10_reg_10148_reg_n_155,temp_10_reg_10148_reg_n_156}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_temp_10_reg_10148_reg_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    temp_110_reg_10983_reg
       (.A({b_55_U_n_11,b_55_U_n_11,b_55_U_n_11,b_55_U_n_11,b_55_U_n_11,b_55_U_n_11,b_55_U_n_11,b_55_U_n_11,b_55_U_n_11,b_55_U_n_11,b_55_U_n_11,b_55_U_n_11,b_55_U_n_11,b_55_U_n_11,b_55_U_n_11,b_55_U_n_11,b_55_U_n_11,b_55_U_n_11,b_55_U_n_11,b_55_U_n_11,b_55_U_n_11,b_55_U_n_11,b_55_U_n_11,b_55_U_n_12,b_55_U_n_13,b_55_U_n_14,b_55_U_n_15,b_55_U_n_16,b_55_U_n_17,b_55_U_n_18}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_temp_110_reg_10983_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({a_55_U_n_11,a_55_U_n_11,a_55_U_n_11,a_55_U_n_11,a_55_U_n_11,a_55_U_n_11,a_55_U_n_11,a_55_U_n_11,a_55_U_n_11,a_55_U_n_11,a_55_U_n_11,a_55_U_n_12,a_55_U_n_13,a_55_U_n_14,a_55_U_n_15,a_55_U_n_16,a_55_U_n_17,a_55_U_n_18}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_temp_110_reg_10983_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_temp_110_reg_10983_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_temp_110_reg_10983_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(CEP),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_temp_110_reg_10983_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_temp_110_reg_10983_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_temp_110_reg_10983_reg_P_UNCONNECTED[47:8],temp_110_reg_10983_reg_n_101,temp_110_reg_10983_reg_n_102,temp_110_reg_10983_reg_n_103,temp_110_reg_10983_reg_n_104,temp_110_reg_10983_reg_n_105,temp_110_reg_10983_reg_n_106,temp_110_reg_10983_reg_n_107,temp_110_reg_10983_reg_n_108}),
        .PATTERNBDETECT(NLW_temp_110_reg_10983_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_temp_110_reg_10983_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({temp_110_reg_10983_reg_n_109,temp_110_reg_10983_reg_n_110,temp_110_reg_10983_reg_n_111,temp_110_reg_10983_reg_n_112,temp_110_reg_10983_reg_n_113,temp_110_reg_10983_reg_n_114,temp_110_reg_10983_reg_n_115,temp_110_reg_10983_reg_n_116,temp_110_reg_10983_reg_n_117,temp_110_reg_10983_reg_n_118,temp_110_reg_10983_reg_n_119,temp_110_reg_10983_reg_n_120,temp_110_reg_10983_reg_n_121,temp_110_reg_10983_reg_n_122,temp_110_reg_10983_reg_n_123,temp_110_reg_10983_reg_n_124,temp_110_reg_10983_reg_n_125,temp_110_reg_10983_reg_n_126,temp_110_reg_10983_reg_n_127,temp_110_reg_10983_reg_n_128,temp_110_reg_10983_reg_n_129,temp_110_reg_10983_reg_n_130,temp_110_reg_10983_reg_n_131,temp_110_reg_10983_reg_n_132,temp_110_reg_10983_reg_n_133,temp_110_reg_10983_reg_n_134,temp_110_reg_10983_reg_n_135,temp_110_reg_10983_reg_n_136,temp_110_reg_10983_reg_n_137,temp_110_reg_10983_reg_n_138,temp_110_reg_10983_reg_n_139,temp_110_reg_10983_reg_n_140,temp_110_reg_10983_reg_n_141,temp_110_reg_10983_reg_n_142,temp_110_reg_10983_reg_n_143,temp_110_reg_10983_reg_n_144,temp_110_reg_10983_reg_n_145,temp_110_reg_10983_reg_n_146,temp_110_reg_10983_reg_n_147,temp_110_reg_10983_reg_n_148,temp_110_reg_10983_reg_n_149,temp_110_reg_10983_reg_n_150,temp_110_reg_10983_reg_n_151,temp_110_reg_10983_reg_n_152,temp_110_reg_10983_reg_n_153,temp_110_reg_10983_reg_n_154,temp_110_reg_10983_reg_n_155,temp_110_reg_10983_reg_n_156}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_temp_110_reg_10983_reg_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    temp_113_reg_10998_reg
       (.A({b_57_U_n_3,b_57_U_n_3,b_57_U_n_3,b_57_U_n_3,b_57_U_n_3,b_57_U_n_3,b_57_U_n_3,b_57_U_n_3,b_57_U_n_3,b_57_U_n_3,b_57_U_n_3,b_57_U_n_3,b_57_U_n_3,b_57_U_n_3,b_57_U_n_3,b_57_U_n_3,b_57_U_n_3,b_57_U_n_3,b_57_U_n_3,b_57_U_n_3,b_57_U_n_3,b_57_U_n_3,b_57_U_n_3,b_57_U_n_4,b_57_U_n_5,b_57_U_n_6,b_57_U_n_7,b_57_U_n_8,b_57_U_n_9,b_57_U_n_10}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_temp_113_reg_10998_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({a_57_U_n_3,a_57_U_n_3,a_57_U_n_3,a_57_U_n_3,a_57_U_n_3,a_57_U_n_3,a_57_U_n_3,a_57_U_n_3,a_57_U_n_3,a_57_U_n_3,a_57_U_n_3,a_57_U_n_4,a_57_U_n_5,a_57_U_n_6,a_57_U_n_7,a_57_U_n_8,a_57_U_n_9,a_57_U_n_10}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_temp_113_reg_10998_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_temp_113_reg_10998_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_temp_113_reg_10998_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(CEP),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_temp_113_reg_10998_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_temp_113_reg_10998_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_temp_113_reg_10998_reg_P_UNCONNECTED[47:8],temp_113_reg_10998_reg_n_101,temp_113_reg_10998_reg_n_102,temp_113_reg_10998_reg_n_103,temp_113_reg_10998_reg_n_104,temp_113_reg_10998_reg_n_105,temp_113_reg_10998_reg_n_106,temp_113_reg_10998_reg_n_107,temp_113_reg_10998_reg_n_108}),
        .PATTERNBDETECT(NLW_temp_113_reg_10998_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_temp_113_reg_10998_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({temp_113_reg_10998_reg_n_109,temp_113_reg_10998_reg_n_110,temp_113_reg_10998_reg_n_111,temp_113_reg_10998_reg_n_112,temp_113_reg_10998_reg_n_113,temp_113_reg_10998_reg_n_114,temp_113_reg_10998_reg_n_115,temp_113_reg_10998_reg_n_116,temp_113_reg_10998_reg_n_117,temp_113_reg_10998_reg_n_118,temp_113_reg_10998_reg_n_119,temp_113_reg_10998_reg_n_120,temp_113_reg_10998_reg_n_121,temp_113_reg_10998_reg_n_122,temp_113_reg_10998_reg_n_123,temp_113_reg_10998_reg_n_124,temp_113_reg_10998_reg_n_125,temp_113_reg_10998_reg_n_126,temp_113_reg_10998_reg_n_127,temp_113_reg_10998_reg_n_128,temp_113_reg_10998_reg_n_129,temp_113_reg_10998_reg_n_130,temp_113_reg_10998_reg_n_131,temp_113_reg_10998_reg_n_132,temp_113_reg_10998_reg_n_133,temp_113_reg_10998_reg_n_134,temp_113_reg_10998_reg_n_135,temp_113_reg_10998_reg_n_136,temp_113_reg_10998_reg_n_137,temp_113_reg_10998_reg_n_138,temp_113_reg_10998_reg_n_139,temp_113_reg_10998_reg_n_140,temp_113_reg_10998_reg_n_141,temp_113_reg_10998_reg_n_142,temp_113_reg_10998_reg_n_143,temp_113_reg_10998_reg_n_144,temp_113_reg_10998_reg_n_145,temp_113_reg_10998_reg_n_146,temp_113_reg_10998_reg_n_147,temp_113_reg_10998_reg_n_148,temp_113_reg_10998_reg_n_149,temp_113_reg_10998_reg_n_150,temp_113_reg_10998_reg_n_151,temp_113_reg_10998_reg_n_152,temp_113_reg_10998_reg_n_153,temp_113_reg_10998_reg_n_154,temp_113_reg_10998_reg_n_155,temp_113_reg_10998_reg_n_156}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_temp_113_reg_10998_reg_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    temp_115_reg_11008_reg
       (.A({b_58_U_n_3,b_58_U_n_3,b_58_U_n_3,b_58_U_n_3,b_58_U_n_3,b_58_U_n_3,b_58_U_n_3,b_58_U_n_3,b_58_U_n_3,b_58_U_n_3,b_58_U_n_3,b_58_U_n_3,b_58_U_n_3,b_58_U_n_3,b_58_U_n_3,b_58_U_n_3,b_58_U_n_3,b_58_U_n_3,b_58_U_n_3,b_58_U_n_3,b_58_U_n_3,b_58_U_n_3,b_58_U_n_3,b_58_U_n_4,b_58_U_n_5,b_58_U_n_6,b_58_U_n_7,b_58_U_n_8,b_58_U_n_9,b_58_U_n_10}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_temp_115_reg_11008_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({a_58_U_n_3,a_58_U_n_3,a_58_U_n_3,a_58_U_n_3,a_58_U_n_3,a_58_U_n_3,a_58_U_n_3,a_58_U_n_3,a_58_U_n_3,a_58_U_n_3,a_58_U_n_3,a_58_U_n_4,a_58_U_n_5,a_58_U_n_6,a_58_U_n_7,a_58_U_n_8,a_58_U_n_9,a_58_U_n_10}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_temp_115_reg_11008_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_temp_115_reg_11008_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_temp_115_reg_11008_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(CEP),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_temp_115_reg_11008_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_temp_115_reg_11008_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_temp_115_reg_11008_reg_P_UNCONNECTED[47:8],temp_115_reg_11008_reg_n_101,temp_115_reg_11008_reg_n_102,temp_115_reg_11008_reg_n_103,temp_115_reg_11008_reg_n_104,temp_115_reg_11008_reg_n_105,temp_115_reg_11008_reg_n_106,temp_115_reg_11008_reg_n_107,temp_115_reg_11008_reg_n_108}),
        .PATTERNBDETECT(NLW_temp_115_reg_11008_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_temp_115_reg_11008_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({temp_115_reg_11008_reg_n_109,temp_115_reg_11008_reg_n_110,temp_115_reg_11008_reg_n_111,temp_115_reg_11008_reg_n_112,temp_115_reg_11008_reg_n_113,temp_115_reg_11008_reg_n_114,temp_115_reg_11008_reg_n_115,temp_115_reg_11008_reg_n_116,temp_115_reg_11008_reg_n_117,temp_115_reg_11008_reg_n_118,temp_115_reg_11008_reg_n_119,temp_115_reg_11008_reg_n_120,temp_115_reg_11008_reg_n_121,temp_115_reg_11008_reg_n_122,temp_115_reg_11008_reg_n_123,temp_115_reg_11008_reg_n_124,temp_115_reg_11008_reg_n_125,temp_115_reg_11008_reg_n_126,temp_115_reg_11008_reg_n_127,temp_115_reg_11008_reg_n_128,temp_115_reg_11008_reg_n_129,temp_115_reg_11008_reg_n_130,temp_115_reg_11008_reg_n_131,temp_115_reg_11008_reg_n_132,temp_115_reg_11008_reg_n_133,temp_115_reg_11008_reg_n_134,temp_115_reg_11008_reg_n_135,temp_115_reg_11008_reg_n_136,temp_115_reg_11008_reg_n_137,temp_115_reg_11008_reg_n_138,temp_115_reg_11008_reg_n_139,temp_115_reg_11008_reg_n_140,temp_115_reg_11008_reg_n_141,temp_115_reg_11008_reg_n_142,temp_115_reg_11008_reg_n_143,temp_115_reg_11008_reg_n_144,temp_115_reg_11008_reg_n_145,temp_115_reg_11008_reg_n_146,temp_115_reg_11008_reg_n_147,temp_115_reg_11008_reg_n_148,temp_115_reg_11008_reg_n_149,temp_115_reg_11008_reg_n_150,temp_115_reg_11008_reg_n_151,temp_115_reg_11008_reg_n_152,temp_115_reg_11008_reg_n_153,temp_115_reg_11008_reg_n_154,temp_115_reg_11008_reg_n_155,temp_115_reg_11008_reg_n_156}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_temp_115_reg_11008_reg_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    temp_118_reg_11023_reg
       (.A({b_59_U_n_11,b_59_U_n_11,b_59_U_n_11,b_59_U_n_11,b_59_U_n_11,b_59_U_n_11,b_59_U_n_11,b_59_U_n_11,b_59_U_n_11,b_59_U_n_11,b_59_U_n_11,b_59_U_n_11,b_59_U_n_11,b_59_U_n_11,b_59_U_n_11,b_59_U_n_11,b_59_U_n_11,b_59_U_n_11,b_59_U_n_11,b_59_U_n_11,b_59_U_n_11,b_59_U_n_11,b_59_U_n_11,b_59_U_n_12,b_59_U_n_13,b_59_U_n_14,b_59_U_n_15,b_59_U_n_16,b_59_U_n_17,b_59_U_n_18}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_temp_118_reg_11023_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({a_59_U_n_11,a_59_U_n_11,a_59_U_n_11,a_59_U_n_11,a_59_U_n_11,a_59_U_n_11,a_59_U_n_11,a_59_U_n_11,a_59_U_n_11,a_59_U_n_11,a_59_U_n_11,a_59_U_n_12,a_59_U_n_13,a_59_U_n_14,a_59_U_n_15,a_59_U_n_16,a_59_U_n_17,a_59_U_n_18}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_temp_118_reg_11023_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_temp_118_reg_11023_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_temp_118_reg_11023_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(CEP),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_temp_118_reg_11023_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_temp_118_reg_11023_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_temp_118_reg_11023_reg_P_UNCONNECTED[47:8],temp_118_reg_11023_reg_n_101,temp_118_reg_11023_reg_n_102,temp_118_reg_11023_reg_n_103,temp_118_reg_11023_reg_n_104,temp_118_reg_11023_reg_n_105,temp_118_reg_11023_reg_n_106,temp_118_reg_11023_reg_n_107,temp_118_reg_11023_reg_n_108}),
        .PATTERNBDETECT(NLW_temp_118_reg_11023_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_temp_118_reg_11023_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({temp_118_reg_11023_reg_n_109,temp_118_reg_11023_reg_n_110,temp_118_reg_11023_reg_n_111,temp_118_reg_11023_reg_n_112,temp_118_reg_11023_reg_n_113,temp_118_reg_11023_reg_n_114,temp_118_reg_11023_reg_n_115,temp_118_reg_11023_reg_n_116,temp_118_reg_11023_reg_n_117,temp_118_reg_11023_reg_n_118,temp_118_reg_11023_reg_n_119,temp_118_reg_11023_reg_n_120,temp_118_reg_11023_reg_n_121,temp_118_reg_11023_reg_n_122,temp_118_reg_11023_reg_n_123,temp_118_reg_11023_reg_n_124,temp_118_reg_11023_reg_n_125,temp_118_reg_11023_reg_n_126,temp_118_reg_11023_reg_n_127,temp_118_reg_11023_reg_n_128,temp_118_reg_11023_reg_n_129,temp_118_reg_11023_reg_n_130,temp_118_reg_11023_reg_n_131,temp_118_reg_11023_reg_n_132,temp_118_reg_11023_reg_n_133,temp_118_reg_11023_reg_n_134,temp_118_reg_11023_reg_n_135,temp_118_reg_11023_reg_n_136,temp_118_reg_11023_reg_n_137,temp_118_reg_11023_reg_n_138,temp_118_reg_11023_reg_n_139,temp_118_reg_11023_reg_n_140,temp_118_reg_11023_reg_n_141,temp_118_reg_11023_reg_n_142,temp_118_reg_11023_reg_n_143,temp_118_reg_11023_reg_n_144,temp_118_reg_11023_reg_n_145,temp_118_reg_11023_reg_n_146,temp_118_reg_11023_reg_n_147,temp_118_reg_11023_reg_n_148,temp_118_reg_11023_reg_n_149,temp_118_reg_11023_reg_n_150,temp_118_reg_11023_reg_n_151,temp_118_reg_11023_reg_n_152,temp_118_reg_11023_reg_n_153,temp_118_reg_11023_reg_n_154,temp_118_reg_11023_reg_n_155,temp_118_reg_11023_reg_n_156}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_temp_118_reg_11023_reg_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    temp_120_reg_10373_reg
       (.A({b_60_U_n_11,b_60_U_n_11,b_60_U_n_11,b_60_U_n_11,b_60_U_n_11,b_60_U_n_11,b_60_U_n_11,b_60_U_n_11,b_60_U_n_11,b_60_U_n_11,b_60_U_n_11,b_60_U_n_11,b_60_U_n_11,b_60_U_n_11,b_60_U_n_11,b_60_U_n_11,b_60_U_n_11,b_60_U_n_11,b_60_U_n_11,b_60_U_n_11,b_60_U_n_11,b_60_U_n_11,b_60_U_n_11,b_60_U_n_12,b_60_U_n_13,b_60_U_n_14,b_60_U_n_15,b_60_U_n_16,b_60_U_n_17,b_60_U_n_18}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_temp_120_reg_10373_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({a_60_U_n_11,a_60_U_n_11,a_60_U_n_11,a_60_U_n_11,a_60_U_n_11,a_60_U_n_11,a_60_U_n_11,a_60_U_n_11,a_60_U_n_11,a_60_U_n_11,a_60_U_n_11,a_60_U_n_12,a_60_U_n_13,a_60_U_n_14,a_60_U_n_15,a_60_U_n_16,a_60_U_n_17,a_60_U_n_18}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_temp_120_reg_10373_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_temp_120_reg_10373_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_temp_120_reg_10373_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(exitcond_flatten1_reg_8075),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_temp_120_reg_10373_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_temp_120_reg_10373_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_temp_120_reg_10373_reg_P_UNCONNECTED[47:8],temp_120_reg_10373_reg_n_101,temp_120_reg_10373_reg_n_102,temp_120_reg_10373_reg_n_103,temp_120_reg_10373_reg_n_104,temp_120_reg_10373_reg_n_105,temp_120_reg_10373_reg_n_106,temp_120_reg_10373_reg_n_107,temp_120_reg_10373_reg_n_108}),
        .PATTERNBDETECT(NLW_temp_120_reg_10373_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_temp_120_reg_10373_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({temp_120_reg_10373_reg_n_109,temp_120_reg_10373_reg_n_110,temp_120_reg_10373_reg_n_111,temp_120_reg_10373_reg_n_112,temp_120_reg_10373_reg_n_113,temp_120_reg_10373_reg_n_114,temp_120_reg_10373_reg_n_115,temp_120_reg_10373_reg_n_116,temp_120_reg_10373_reg_n_117,temp_120_reg_10373_reg_n_118,temp_120_reg_10373_reg_n_119,temp_120_reg_10373_reg_n_120,temp_120_reg_10373_reg_n_121,temp_120_reg_10373_reg_n_122,temp_120_reg_10373_reg_n_123,temp_120_reg_10373_reg_n_124,temp_120_reg_10373_reg_n_125,temp_120_reg_10373_reg_n_126,temp_120_reg_10373_reg_n_127,temp_120_reg_10373_reg_n_128,temp_120_reg_10373_reg_n_129,temp_120_reg_10373_reg_n_130,temp_120_reg_10373_reg_n_131,temp_120_reg_10373_reg_n_132,temp_120_reg_10373_reg_n_133,temp_120_reg_10373_reg_n_134,temp_120_reg_10373_reg_n_135,temp_120_reg_10373_reg_n_136,temp_120_reg_10373_reg_n_137,temp_120_reg_10373_reg_n_138,temp_120_reg_10373_reg_n_139,temp_120_reg_10373_reg_n_140,temp_120_reg_10373_reg_n_141,temp_120_reg_10373_reg_n_142,temp_120_reg_10373_reg_n_143,temp_120_reg_10373_reg_n_144,temp_120_reg_10373_reg_n_145,temp_120_reg_10373_reg_n_146,temp_120_reg_10373_reg_n_147,temp_120_reg_10373_reg_n_148,temp_120_reg_10373_reg_n_149,temp_120_reg_10373_reg_n_150,temp_120_reg_10373_reg_n_151,temp_120_reg_10373_reg_n_152,temp_120_reg_10373_reg_n_153,temp_120_reg_10373_reg_n_154,temp_120_reg_10373_reg_n_155,temp_120_reg_10373_reg_n_156}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_temp_120_reg_10373_reg_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    temp_123_reg_10388_reg
       (.A({b_62_U_n_3,b_62_U_n_3,b_62_U_n_3,b_62_U_n_3,b_62_U_n_3,b_62_U_n_3,b_62_U_n_3,b_62_U_n_3,b_62_U_n_3,b_62_U_n_3,b_62_U_n_3,b_62_U_n_3,b_62_U_n_3,b_62_U_n_3,b_62_U_n_3,b_62_U_n_3,b_62_U_n_3,b_62_U_n_3,b_62_U_n_3,b_62_U_n_3,b_62_U_n_3,b_62_U_n_3,b_62_U_n_3,b_62_U_n_4,b_62_U_n_5,b_62_U_n_6,b_62_U_n_7,b_62_U_n_8,b_62_U_n_9,b_62_U_n_10}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_temp_123_reg_10388_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({a_62_U_n_3,a_62_U_n_3,a_62_U_n_3,a_62_U_n_3,a_62_U_n_3,a_62_U_n_3,a_62_U_n_3,a_62_U_n_3,a_62_U_n_3,a_62_U_n_3,a_62_U_n_3,a_62_U_n_4,a_62_U_n_5,a_62_U_n_6,a_62_U_n_7,a_62_U_n_8,a_62_U_n_9,a_62_U_n_10}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_temp_123_reg_10388_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_temp_123_reg_10388_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_temp_123_reg_10388_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(exitcond_flatten1_reg_8075),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_temp_123_reg_10388_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_temp_123_reg_10388_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_temp_123_reg_10388_reg_P_UNCONNECTED[47:8],temp_123_reg_10388_reg_n_101,temp_123_reg_10388_reg_n_102,temp_123_reg_10388_reg_n_103,temp_123_reg_10388_reg_n_104,temp_123_reg_10388_reg_n_105,temp_123_reg_10388_reg_n_106,temp_123_reg_10388_reg_n_107,temp_123_reg_10388_reg_n_108}),
        .PATTERNBDETECT(NLW_temp_123_reg_10388_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_temp_123_reg_10388_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({temp_123_reg_10388_reg_n_109,temp_123_reg_10388_reg_n_110,temp_123_reg_10388_reg_n_111,temp_123_reg_10388_reg_n_112,temp_123_reg_10388_reg_n_113,temp_123_reg_10388_reg_n_114,temp_123_reg_10388_reg_n_115,temp_123_reg_10388_reg_n_116,temp_123_reg_10388_reg_n_117,temp_123_reg_10388_reg_n_118,temp_123_reg_10388_reg_n_119,temp_123_reg_10388_reg_n_120,temp_123_reg_10388_reg_n_121,temp_123_reg_10388_reg_n_122,temp_123_reg_10388_reg_n_123,temp_123_reg_10388_reg_n_124,temp_123_reg_10388_reg_n_125,temp_123_reg_10388_reg_n_126,temp_123_reg_10388_reg_n_127,temp_123_reg_10388_reg_n_128,temp_123_reg_10388_reg_n_129,temp_123_reg_10388_reg_n_130,temp_123_reg_10388_reg_n_131,temp_123_reg_10388_reg_n_132,temp_123_reg_10388_reg_n_133,temp_123_reg_10388_reg_n_134,temp_123_reg_10388_reg_n_135,temp_123_reg_10388_reg_n_136,temp_123_reg_10388_reg_n_137,temp_123_reg_10388_reg_n_138,temp_123_reg_10388_reg_n_139,temp_123_reg_10388_reg_n_140,temp_123_reg_10388_reg_n_141,temp_123_reg_10388_reg_n_142,temp_123_reg_10388_reg_n_143,temp_123_reg_10388_reg_n_144,temp_123_reg_10388_reg_n_145,temp_123_reg_10388_reg_n_146,temp_123_reg_10388_reg_n_147,temp_123_reg_10388_reg_n_148,temp_123_reg_10388_reg_n_149,temp_123_reg_10388_reg_n_150,temp_123_reg_10388_reg_n_151,temp_123_reg_10388_reg_n_152,temp_123_reg_10388_reg_n_153,temp_123_reg_10388_reg_n_154,temp_123_reg_10388_reg_n_155,temp_123_reg_10388_reg_n_156}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_temp_123_reg_10388_reg_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    temp_125_reg_11033_reg
       (.A({b_63_U_n_3,b_63_U_n_3,b_63_U_n_3,b_63_U_n_3,b_63_U_n_3,b_63_U_n_3,b_63_U_n_3,b_63_U_n_3,b_63_U_n_3,b_63_U_n_3,b_63_U_n_3,b_63_U_n_3,b_63_U_n_3,b_63_U_n_3,b_63_U_n_3,b_63_U_n_3,b_63_U_n_3,b_63_U_n_3,b_63_U_n_3,b_63_U_n_3,b_63_U_n_3,b_63_U_n_3,b_63_U_n_3,b_63_U_n_4,b_63_U_n_5,b_63_U_n_6,b_63_U_n_7,b_63_U_n_8,b_63_U_n_9,b_63_U_n_10}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_temp_125_reg_11033_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({a_63_U_n_3,a_63_U_n_3,a_63_U_n_3,a_63_U_n_3,a_63_U_n_3,a_63_U_n_3,a_63_U_n_3,a_63_U_n_3,a_63_U_n_3,a_63_U_n_3,a_63_U_n_3,a_63_U_n_4,a_63_U_n_5,a_63_U_n_6,a_63_U_n_7,a_63_U_n_8,a_63_U_n_9,a_63_U_n_10}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_temp_125_reg_11033_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_temp_125_reg_11033_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_temp_125_reg_11033_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(CEP),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_temp_125_reg_11033_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_temp_125_reg_11033_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_temp_125_reg_11033_reg_P_UNCONNECTED[47:8],temp_125_reg_11033_reg_n_101,temp_125_reg_11033_reg_n_102,temp_125_reg_11033_reg_n_103,temp_125_reg_11033_reg_n_104,temp_125_reg_11033_reg_n_105,temp_125_reg_11033_reg_n_106,temp_125_reg_11033_reg_n_107,temp_125_reg_11033_reg_n_108}),
        .PATTERNBDETECT(NLW_temp_125_reg_11033_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_temp_125_reg_11033_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({temp_125_reg_11033_reg_n_109,temp_125_reg_11033_reg_n_110,temp_125_reg_11033_reg_n_111,temp_125_reg_11033_reg_n_112,temp_125_reg_11033_reg_n_113,temp_125_reg_11033_reg_n_114,temp_125_reg_11033_reg_n_115,temp_125_reg_11033_reg_n_116,temp_125_reg_11033_reg_n_117,temp_125_reg_11033_reg_n_118,temp_125_reg_11033_reg_n_119,temp_125_reg_11033_reg_n_120,temp_125_reg_11033_reg_n_121,temp_125_reg_11033_reg_n_122,temp_125_reg_11033_reg_n_123,temp_125_reg_11033_reg_n_124,temp_125_reg_11033_reg_n_125,temp_125_reg_11033_reg_n_126,temp_125_reg_11033_reg_n_127,temp_125_reg_11033_reg_n_128,temp_125_reg_11033_reg_n_129,temp_125_reg_11033_reg_n_130,temp_125_reg_11033_reg_n_131,temp_125_reg_11033_reg_n_132,temp_125_reg_11033_reg_n_133,temp_125_reg_11033_reg_n_134,temp_125_reg_11033_reg_n_135,temp_125_reg_11033_reg_n_136,temp_125_reg_11033_reg_n_137,temp_125_reg_11033_reg_n_138,temp_125_reg_11033_reg_n_139,temp_125_reg_11033_reg_n_140,temp_125_reg_11033_reg_n_141,temp_125_reg_11033_reg_n_142,temp_125_reg_11033_reg_n_143,temp_125_reg_11033_reg_n_144,temp_125_reg_11033_reg_n_145,temp_125_reg_11033_reg_n_146,temp_125_reg_11033_reg_n_147,temp_125_reg_11033_reg_n_148,temp_125_reg_11033_reg_n_149,temp_125_reg_11033_reg_n_150,temp_125_reg_11033_reg_n_151,temp_125_reg_11033_reg_n_152,temp_125_reg_11033_reg_n_153,temp_125_reg_11033_reg_n_154,temp_125_reg_11033_reg_n_155,temp_125_reg_11033_reg_n_156}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_temp_125_reg_11033_reg_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    temp_128_reg_10398_reg
       (.A({b_64_U_n_11,b_64_U_n_11,b_64_U_n_11,b_64_U_n_11,b_64_U_n_11,b_64_U_n_11,b_64_U_n_11,b_64_U_n_11,b_64_U_n_11,b_64_U_n_11,b_64_U_n_11,b_64_U_n_11,b_64_U_n_11,b_64_U_n_11,b_64_U_n_11,b_64_U_n_11,b_64_U_n_11,b_64_U_n_11,b_64_U_n_11,b_64_U_n_11,b_64_U_n_11,b_64_U_n_11,b_64_U_n_11,b_64_U_n_12,b_64_U_n_13,b_64_U_n_14,b_64_U_n_15,b_64_U_n_16,b_64_U_n_17,b_64_U_n_18}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_temp_128_reg_10398_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({a_64_U_n_11,a_64_U_n_11,a_64_U_n_11,a_64_U_n_11,a_64_U_n_11,a_64_U_n_11,a_64_U_n_11,a_64_U_n_11,a_64_U_n_11,a_64_U_n_11,a_64_U_n_11,a_64_U_n_12,a_64_U_n_13,a_64_U_n_14,a_64_U_n_15,a_64_U_n_16,a_64_U_n_17,a_64_U_n_18}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_temp_128_reg_10398_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_temp_128_reg_10398_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_temp_128_reg_10398_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(exitcond_flatten1_reg_8075),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_temp_128_reg_10398_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_temp_128_reg_10398_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_temp_128_reg_10398_reg_P_UNCONNECTED[47:8],temp_128_reg_10398_reg_n_101,temp_128_reg_10398_reg_n_102,temp_128_reg_10398_reg_n_103,temp_128_reg_10398_reg_n_104,temp_128_reg_10398_reg_n_105,temp_128_reg_10398_reg_n_106,temp_128_reg_10398_reg_n_107,temp_128_reg_10398_reg_n_108}),
        .PATTERNBDETECT(NLW_temp_128_reg_10398_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_temp_128_reg_10398_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({temp_128_reg_10398_reg_n_109,temp_128_reg_10398_reg_n_110,temp_128_reg_10398_reg_n_111,temp_128_reg_10398_reg_n_112,temp_128_reg_10398_reg_n_113,temp_128_reg_10398_reg_n_114,temp_128_reg_10398_reg_n_115,temp_128_reg_10398_reg_n_116,temp_128_reg_10398_reg_n_117,temp_128_reg_10398_reg_n_118,temp_128_reg_10398_reg_n_119,temp_128_reg_10398_reg_n_120,temp_128_reg_10398_reg_n_121,temp_128_reg_10398_reg_n_122,temp_128_reg_10398_reg_n_123,temp_128_reg_10398_reg_n_124,temp_128_reg_10398_reg_n_125,temp_128_reg_10398_reg_n_126,temp_128_reg_10398_reg_n_127,temp_128_reg_10398_reg_n_128,temp_128_reg_10398_reg_n_129,temp_128_reg_10398_reg_n_130,temp_128_reg_10398_reg_n_131,temp_128_reg_10398_reg_n_132,temp_128_reg_10398_reg_n_133,temp_128_reg_10398_reg_n_134,temp_128_reg_10398_reg_n_135,temp_128_reg_10398_reg_n_136,temp_128_reg_10398_reg_n_137,temp_128_reg_10398_reg_n_138,temp_128_reg_10398_reg_n_139,temp_128_reg_10398_reg_n_140,temp_128_reg_10398_reg_n_141,temp_128_reg_10398_reg_n_142,temp_128_reg_10398_reg_n_143,temp_128_reg_10398_reg_n_144,temp_128_reg_10398_reg_n_145,temp_128_reg_10398_reg_n_146,temp_128_reg_10398_reg_n_147,temp_128_reg_10398_reg_n_148,temp_128_reg_10398_reg_n_149,temp_128_reg_10398_reg_n_150,temp_128_reg_10398_reg_n_151,temp_128_reg_10398_reg_n_152,temp_128_reg_10398_reg_n_153,temp_128_reg_10398_reg_n_154,temp_128_reg_10398_reg_n_155,temp_128_reg_10398_reg_n_156}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_temp_128_reg_10398_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h2)) 
    temp_128_reg_10398_reg_i_1
       (.I0(ap_CS_fsm_pp2_stage0),
        .I1(\exitcond_flatten1_reg_8075_reg_n_3_[0] ),
        .O(exitcond_flatten1_reg_8075));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    temp_130_reg_11048_reg
       (.A({b_65_U_n_11,b_65_U_n_11,b_65_U_n_11,b_65_U_n_11,b_65_U_n_11,b_65_U_n_11,b_65_U_n_11,b_65_U_n_11,b_65_U_n_11,b_65_U_n_11,b_65_U_n_11,b_65_U_n_11,b_65_U_n_11,b_65_U_n_11,b_65_U_n_11,b_65_U_n_11,b_65_U_n_11,b_65_U_n_11,b_65_U_n_11,b_65_U_n_11,b_65_U_n_11,b_65_U_n_11,b_65_U_n_11,b_65_U_n_12,b_65_U_n_13,b_65_U_n_14,b_65_U_n_15,b_65_U_n_16,b_65_U_n_17,b_65_U_n_18}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_temp_130_reg_11048_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({a_65_U_n_11,a_65_U_n_11,a_65_U_n_11,a_65_U_n_11,a_65_U_n_11,a_65_U_n_11,a_65_U_n_11,a_65_U_n_11,a_65_U_n_11,a_65_U_n_11,a_65_U_n_11,a_65_U_n_12,a_65_U_n_13,a_65_U_n_14,a_65_U_n_15,a_65_U_n_16,a_65_U_n_17,a_65_U_n_18}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_temp_130_reg_11048_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_temp_130_reg_11048_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_temp_130_reg_11048_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(CEP),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_temp_130_reg_11048_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_temp_130_reg_11048_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_temp_130_reg_11048_reg_P_UNCONNECTED[47:8],temp_130_reg_11048_reg_n_101,temp_130_reg_11048_reg_n_102,temp_130_reg_11048_reg_n_103,temp_130_reg_11048_reg_n_104,temp_130_reg_11048_reg_n_105,temp_130_reg_11048_reg_n_106,temp_130_reg_11048_reg_n_107,temp_130_reg_11048_reg_n_108}),
        .PATTERNBDETECT(NLW_temp_130_reg_11048_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_temp_130_reg_11048_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({temp_130_reg_11048_reg_n_109,temp_130_reg_11048_reg_n_110,temp_130_reg_11048_reg_n_111,temp_130_reg_11048_reg_n_112,temp_130_reg_11048_reg_n_113,temp_130_reg_11048_reg_n_114,temp_130_reg_11048_reg_n_115,temp_130_reg_11048_reg_n_116,temp_130_reg_11048_reg_n_117,temp_130_reg_11048_reg_n_118,temp_130_reg_11048_reg_n_119,temp_130_reg_11048_reg_n_120,temp_130_reg_11048_reg_n_121,temp_130_reg_11048_reg_n_122,temp_130_reg_11048_reg_n_123,temp_130_reg_11048_reg_n_124,temp_130_reg_11048_reg_n_125,temp_130_reg_11048_reg_n_126,temp_130_reg_11048_reg_n_127,temp_130_reg_11048_reg_n_128,temp_130_reg_11048_reg_n_129,temp_130_reg_11048_reg_n_130,temp_130_reg_11048_reg_n_131,temp_130_reg_11048_reg_n_132,temp_130_reg_11048_reg_n_133,temp_130_reg_11048_reg_n_134,temp_130_reg_11048_reg_n_135,temp_130_reg_11048_reg_n_136,temp_130_reg_11048_reg_n_137,temp_130_reg_11048_reg_n_138,temp_130_reg_11048_reg_n_139,temp_130_reg_11048_reg_n_140,temp_130_reg_11048_reg_n_141,temp_130_reg_11048_reg_n_142,temp_130_reg_11048_reg_n_143,temp_130_reg_11048_reg_n_144,temp_130_reg_11048_reg_n_145,temp_130_reg_11048_reg_n_146,temp_130_reg_11048_reg_n_147,temp_130_reg_11048_reg_n_148,temp_130_reg_11048_reg_n_149,temp_130_reg_11048_reg_n_150,temp_130_reg_11048_reg_n_151,temp_130_reg_11048_reg_n_152,temp_130_reg_11048_reg_n_153,temp_130_reg_11048_reg_n_154,temp_130_reg_11048_reg_n_155,temp_130_reg_11048_reg_n_156}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_temp_130_reg_11048_reg_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    temp_133_reg_11063_reg
       (.A({b_67_U_n_3,b_67_U_n_3,b_67_U_n_3,b_67_U_n_3,b_67_U_n_3,b_67_U_n_3,b_67_U_n_3,b_67_U_n_3,b_67_U_n_3,b_67_U_n_3,b_67_U_n_3,b_67_U_n_3,b_67_U_n_3,b_67_U_n_3,b_67_U_n_3,b_67_U_n_3,b_67_U_n_3,b_67_U_n_3,b_67_U_n_3,b_67_U_n_3,b_67_U_n_3,b_67_U_n_3,b_67_U_n_3,b_67_U_n_4,b_67_U_n_5,b_67_U_n_6,b_67_U_n_7,b_67_U_n_8,b_67_U_n_9,b_67_U_n_10}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_temp_133_reg_11063_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({a_67_U_n_3,a_67_U_n_3,a_67_U_n_3,a_67_U_n_3,a_67_U_n_3,a_67_U_n_3,a_67_U_n_3,a_67_U_n_3,a_67_U_n_3,a_67_U_n_3,a_67_U_n_3,a_67_U_n_4,a_67_U_n_5,a_67_U_n_6,a_67_U_n_7,a_67_U_n_8,a_67_U_n_9,a_67_U_n_10}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_temp_133_reg_11063_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_temp_133_reg_11063_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_temp_133_reg_11063_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(CEP),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_temp_133_reg_11063_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_temp_133_reg_11063_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_temp_133_reg_11063_reg_P_UNCONNECTED[47:8],temp_133_reg_11063_reg_n_101,temp_133_reg_11063_reg_n_102,temp_133_reg_11063_reg_n_103,temp_133_reg_11063_reg_n_104,temp_133_reg_11063_reg_n_105,temp_133_reg_11063_reg_n_106,temp_133_reg_11063_reg_n_107,temp_133_reg_11063_reg_n_108}),
        .PATTERNBDETECT(NLW_temp_133_reg_11063_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_temp_133_reg_11063_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({temp_133_reg_11063_reg_n_109,temp_133_reg_11063_reg_n_110,temp_133_reg_11063_reg_n_111,temp_133_reg_11063_reg_n_112,temp_133_reg_11063_reg_n_113,temp_133_reg_11063_reg_n_114,temp_133_reg_11063_reg_n_115,temp_133_reg_11063_reg_n_116,temp_133_reg_11063_reg_n_117,temp_133_reg_11063_reg_n_118,temp_133_reg_11063_reg_n_119,temp_133_reg_11063_reg_n_120,temp_133_reg_11063_reg_n_121,temp_133_reg_11063_reg_n_122,temp_133_reg_11063_reg_n_123,temp_133_reg_11063_reg_n_124,temp_133_reg_11063_reg_n_125,temp_133_reg_11063_reg_n_126,temp_133_reg_11063_reg_n_127,temp_133_reg_11063_reg_n_128,temp_133_reg_11063_reg_n_129,temp_133_reg_11063_reg_n_130,temp_133_reg_11063_reg_n_131,temp_133_reg_11063_reg_n_132,temp_133_reg_11063_reg_n_133,temp_133_reg_11063_reg_n_134,temp_133_reg_11063_reg_n_135,temp_133_reg_11063_reg_n_136,temp_133_reg_11063_reg_n_137,temp_133_reg_11063_reg_n_138,temp_133_reg_11063_reg_n_139,temp_133_reg_11063_reg_n_140,temp_133_reg_11063_reg_n_141,temp_133_reg_11063_reg_n_142,temp_133_reg_11063_reg_n_143,temp_133_reg_11063_reg_n_144,temp_133_reg_11063_reg_n_145,temp_133_reg_11063_reg_n_146,temp_133_reg_11063_reg_n_147,temp_133_reg_11063_reg_n_148,temp_133_reg_11063_reg_n_149,temp_133_reg_11063_reg_n_150,temp_133_reg_11063_reg_n_151,temp_133_reg_11063_reg_n_152,temp_133_reg_11063_reg_n_153,temp_133_reg_11063_reg_n_154,temp_133_reg_11063_reg_n_155,temp_133_reg_11063_reg_n_156}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_temp_133_reg_11063_reg_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    temp_135_reg_11073_reg
       (.A({b_68_U_n_3,b_68_U_n_3,b_68_U_n_3,b_68_U_n_3,b_68_U_n_3,b_68_U_n_3,b_68_U_n_3,b_68_U_n_3,b_68_U_n_3,b_68_U_n_3,b_68_U_n_3,b_68_U_n_3,b_68_U_n_3,b_68_U_n_3,b_68_U_n_3,b_68_U_n_3,b_68_U_n_3,b_68_U_n_3,b_68_U_n_3,b_68_U_n_3,b_68_U_n_3,b_68_U_n_3,b_68_U_n_3,b_68_U_n_4,b_68_U_n_5,b_68_U_n_6,b_68_U_n_7,b_68_U_n_8,b_68_U_n_9,b_68_U_n_10}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_temp_135_reg_11073_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({a_68_U_n_3,a_68_U_n_3,a_68_U_n_3,a_68_U_n_3,a_68_U_n_3,a_68_U_n_3,a_68_U_n_3,a_68_U_n_3,a_68_U_n_3,a_68_U_n_3,a_68_U_n_3,a_68_U_n_4,a_68_U_n_5,a_68_U_n_6,a_68_U_n_7,a_68_U_n_8,a_68_U_n_9,a_68_U_n_10}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_temp_135_reg_11073_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_temp_135_reg_11073_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_temp_135_reg_11073_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(CEP),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_temp_135_reg_11073_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_temp_135_reg_11073_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_temp_135_reg_11073_reg_P_UNCONNECTED[47:8],temp_135_reg_11073_reg_n_101,temp_135_reg_11073_reg_n_102,temp_135_reg_11073_reg_n_103,temp_135_reg_11073_reg_n_104,temp_135_reg_11073_reg_n_105,temp_135_reg_11073_reg_n_106,temp_135_reg_11073_reg_n_107,temp_135_reg_11073_reg_n_108}),
        .PATTERNBDETECT(NLW_temp_135_reg_11073_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_temp_135_reg_11073_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({temp_135_reg_11073_reg_n_109,temp_135_reg_11073_reg_n_110,temp_135_reg_11073_reg_n_111,temp_135_reg_11073_reg_n_112,temp_135_reg_11073_reg_n_113,temp_135_reg_11073_reg_n_114,temp_135_reg_11073_reg_n_115,temp_135_reg_11073_reg_n_116,temp_135_reg_11073_reg_n_117,temp_135_reg_11073_reg_n_118,temp_135_reg_11073_reg_n_119,temp_135_reg_11073_reg_n_120,temp_135_reg_11073_reg_n_121,temp_135_reg_11073_reg_n_122,temp_135_reg_11073_reg_n_123,temp_135_reg_11073_reg_n_124,temp_135_reg_11073_reg_n_125,temp_135_reg_11073_reg_n_126,temp_135_reg_11073_reg_n_127,temp_135_reg_11073_reg_n_128,temp_135_reg_11073_reg_n_129,temp_135_reg_11073_reg_n_130,temp_135_reg_11073_reg_n_131,temp_135_reg_11073_reg_n_132,temp_135_reg_11073_reg_n_133,temp_135_reg_11073_reg_n_134,temp_135_reg_11073_reg_n_135,temp_135_reg_11073_reg_n_136,temp_135_reg_11073_reg_n_137,temp_135_reg_11073_reg_n_138,temp_135_reg_11073_reg_n_139,temp_135_reg_11073_reg_n_140,temp_135_reg_11073_reg_n_141,temp_135_reg_11073_reg_n_142,temp_135_reg_11073_reg_n_143,temp_135_reg_11073_reg_n_144,temp_135_reg_11073_reg_n_145,temp_135_reg_11073_reg_n_146,temp_135_reg_11073_reg_n_147,temp_135_reg_11073_reg_n_148,temp_135_reg_11073_reg_n_149,temp_135_reg_11073_reg_n_150,temp_135_reg_11073_reg_n_151,temp_135_reg_11073_reg_n_152,temp_135_reg_11073_reg_n_153,temp_135_reg_11073_reg_n_154,temp_135_reg_11073_reg_n_155,temp_135_reg_11073_reg_n_156}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_temp_135_reg_11073_reg_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    temp_138_reg_11088_reg
       (.A({b_69_U_n_11,b_69_U_n_11,b_69_U_n_11,b_69_U_n_11,b_69_U_n_11,b_69_U_n_11,b_69_U_n_11,b_69_U_n_11,b_69_U_n_11,b_69_U_n_11,b_69_U_n_11,b_69_U_n_11,b_69_U_n_11,b_69_U_n_11,b_69_U_n_11,b_69_U_n_11,b_69_U_n_11,b_69_U_n_11,b_69_U_n_11,b_69_U_n_11,b_69_U_n_11,b_69_U_n_11,b_69_U_n_11,b_69_U_n_12,b_69_U_n_13,b_69_U_n_14,b_69_U_n_15,b_69_U_n_16,b_69_U_n_17,b_69_U_n_18}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_temp_138_reg_11088_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({a_69_U_n_11,a_69_U_n_11,a_69_U_n_11,a_69_U_n_11,a_69_U_n_11,a_69_U_n_11,a_69_U_n_11,a_69_U_n_11,a_69_U_n_11,a_69_U_n_11,a_69_U_n_11,a_69_U_n_12,a_69_U_n_13,a_69_U_n_14,a_69_U_n_15,a_69_U_n_16,a_69_U_n_17,a_69_U_n_18}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_temp_138_reg_11088_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_temp_138_reg_11088_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_temp_138_reg_11088_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(CEP),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_temp_138_reg_11088_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_temp_138_reg_11088_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_temp_138_reg_11088_reg_P_UNCONNECTED[47:8],temp_138_reg_11088_reg_n_101,temp_138_reg_11088_reg_n_102,temp_138_reg_11088_reg_n_103,temp_138_reg_11088_reg_n_104,temp_138_reg_11088_reg_n_105,temp_138_reg_11088_reg_n_106,temp_138_reg_11088_reg_n_107,temp_138_reg_11088_reg_n_108}),
        .PATTERNBDETECT(NLW_temp_138_reg_11088_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_temp_138_reg_11088_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({temp_138_reg_11088_reg_n_109,temp_138_reg_11088_reg_n_110,temp_138_reg_11088_reg_n_111,temp_138_reg_11088_reg_n_112,temp_138_reg_11088_reg_n_113,temp_138_reg_11088_reg_n_114,temp_138_reg_11088_reg_n_115,temp_138_reg_11088_reg_n_116,temp_138_reg_11088_reg_n_117,temp_138_reg_11088_reg_n_118,temp_138_reg_11088_reg_n_119,temp_138_reg_11088_reg_n_120,temp_138_reg_11088_reg_n_121,temp_138_reg_11088_reg_n_122,temp_138_reg_11088_reg_n_123,temp_138_reg_11088_reg_n_124,temp_138_reg_11088_reg_n_125,temp_138_reg_11088_reg_n_126,temp_138_reg_11088_reg_n_127,temp_138_reg_11088_reg_n_128,temp_138_reg_11088_reg_n_129,temp_138_reg_11088_reg_n_130,temp_138_reg_11088_reg_n_131,temp_138_reg_11088_reg_n_132,temp_138_reg_11088_reg_n_133,temp_138_reg_11088_reg_n_134,temp_138_reg_11088_reg_n_135,temp_138_reg_11088_reg_n_136,temp_138_reg_11088_reg_n_137,temp_138_reg_11088_reg_n_138,temp_138_reg_11088_reg_n_139,temp_138_reg_11088_reg_n_140,temp_138_reg_11088_reg_n_141,temp_138_reg_11088_reg_n_142,temp_138_reg_11088_reg_n_143,temp_138_reg_11088_reg_n_144,temp_138_reg_11088_reg_n_145,temp_138_reg_11088_reg_n_146,temp_138_reg_11088_reg_n_147,temp_138_reg_11088_reg_n_148,temp_138_reg_11088_reg_n_149,temp_138_reg_11088_reg_n_150,temp_138_reg_11088_reg_n_151,temp_138_reg_11088_reg_n_152,temp_138_reg_11088_reg_n_153,temp_138_reg_11088_reg_n_154,temp_138_reg_11088_reg_n_155,temp_138_reg_11088_reg_n_156}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_temp_138_reg_11088_reg_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    temp_13_reg_10163_reg
       (.A({b_7_U_n_3,b_7_U_n_3,b_7_U_n_3,b_7_U_n_3,b_7_U_n_3,b_7_U_n_3,b_7_U_n_3,b_7_U_n_3,b_7_U_n_3,b_7_U_n_3,b_7_U_n_3,b_7_U_n_3,b_7_U_n_3,b_7_U_n_3,b_7_U_n_3,b_7_U_n_3,b_7_U_n_3,b_7_U_n_3,b_7_U_n_3,b_7_U_n_3,b_7_U_n_3,b_7_U_n_3,b_7_U_n_3,b_7_U_n_4,b_7_U_n_5,b_7_U_n_6,b_7_U_n_7,b_7_U_n_8,b_7_U_n_9,b_7_U_n_10}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_temp_13_reg_10163_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({a_7_U_n_3,a_7_U_n_3,a_7_U_n_3,a_7_U_n_3,a_7_U_n_3,a_7_U_n_3,a_7_U_n_3,a_7_U_n_3,a_7_U_n_3,a_7_U_n_3,a_7_U_n_3,a_7_U_n_4,a_7_U_n_5,a_7_U_n_6,a_7_U_n_7,a_7_U_n_8,a_7_U_n_9,a_7_U_n_10}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_temp_13_reg_10163_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_temp_13_reg_10163_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_temp_13_reg_10163_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(exitcond_flatten1_reg_8075),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_temp_13_reg_10163_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_temp_13_reg_10163_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_temp_13_reg_10163_reg_P_UNCONNECTED[47:8],temp_13_reg_10163_reg_n_101,temp_13_reg_10163_reg_n_102,temp_13_reg_10163_reg_n_103,temp_13_reg_10163_reg_n_104,temp_13_reg_10163_reg_n_105,temp_13_reg_10163_reg_n_106,temp_13_reg_10163_reg_n_107,temp_13_reg_10163_reg_n_108}),
        .PATTERNBDETECT(NLW_temp_13_reg_10163_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_temp_13_reg_10163_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({temp_13_reg_10163_reg_n_109,temp_13_reg_10163_reg_n_110,temp_13_reg_10163_reg_n_111,temp_13_reg_10163_reg_n_112,temp_13_reg_10163_reg_n_113,temp_13_reg_10163_reg_n_114,temp_13_reg_10163_reg_n_115,temp_13_reg_10163_reg_n_116,temp_13_reg_10163_reg_n_117,temp_13_reg_10163_reg_n_118,temp_13_reg_10163_reg_n_119,temp_13_reg_10163_reg_n_120,temp_13_reg_10163_reg_n_121,temp_13_reg_10163_reg_n_122,temp_13_reg_10163_reg_n_123,temp_13_reg_10163_reg_n_124,temp_13_reg_10163_reg_n_125,temp_13_reg_10163_reg_n_126,temp_13_reg_10163_reg_n_127,temp_13_reg_10163_reg_n_128,temp_13_reg_10163_reg_n_129,temp_13_reg_10163_reg_n_130,temp_13_reg_10163_reg_n_131,temp_13_reg_10163_reg_n_132,temp_13_reg_10163_reg_n_133,temp_13_reg_10163_reg_n_134,temp_13_reg_10163_reg_n_135,temp_13_reg_10163_reg_n_136,temp_13_reg_10163_reg_n_137,temp_13_reg_10163_reg_n_138,temp_13_reg_10163_reg_n_139,temp_13_reg_10163_reg_n_140,temp_13_reg_10163_reg_n_141,temp_13_reg_10163_reg_n_142,temp_13_reg_10163_reg_n_143,temp_13_reg_10163_reg_n_144,temp_13_reg_10163_reg_n_145,temp_13_reg_10163_reg_n_146,temp_13_reg_10163_reg_n_147,temp_13_reg_10163_reg_n_148,temp_13_reg_10163_reg_n_149,temp_13_reg_10163_reg_n_150,temp_13_reg_10163_reg_n_151,temp_13_reg_10163_reg_n_152,temp_13_reg_10163_reg_n_153,temp_13_reg_10163_reg_n_154,temp_13_reg_10163_reg_n_155,temp_13_reg_10163_reg_n_156}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_temp_13_reg_10163_reg_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    temp_140_reg_11098_reg
       (.A({b_70_U_n_11,b_70_U_n_11,b_70_U_n_11,b_70_U_n_11,b_70_U_n_11,b_70_U_n_11,b_70_U_n_11,b_70_U_n_11,b_70_U_n_11,b_70_U_n_11,b_70_U_n_11,b_70_U_n_11,b_70_U_n_11,b_70_U_n_11,b_70_U_n_11,b_70_U_n_11,b_70_U_n_11,b_70_U_n_11,b_70_U_n_11,b_70_U_n_11,b_70_U_n_11,b_70_U_n_11,b_70_U_n_11,b_70_U_n_12,b_70_U_n_13,b_70_U_n_14,b_70_U_n_15,b_70_U_n_16,b_70_U_n_17,b_70_U_n_18}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_temp_140_reg_11098_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({a_70_U_n_11,a_70_U_n_11,a_70_U_n_11,a_70_U_n_11,a_70_U_n_11,a_70_U_n_11,a_70_U_n_11,a_70_U_n_11,a_70_U_n_11,a_70_U_n_11,a_70_U_n_11,a_70_U_n_12,a_70_U_n_13,a_70_U_n_14,a_70_U_n_15,a_70_U_n_16,a_70_U_n_17,a_70_U_n_18}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_temp_140_reg_11098_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_temp_140_reg_11098_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_temp_140_reg_11098_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(CEP),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_temp_140_reg_11098_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_temp_140_reg_11098_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_temp_140_reg_11098_reg_P_UNCONNECTED[47:8],temp_140_reg_11098_reg_n_101,temp_140_reg_11098_reg_n_102,temp_140_reg_11098_reg_n_103,temp_140_reg_11098_reg_n_104,temp_140_reg_11098_reg_n_105,temp_140_reg_11098_reg_n_106,temp_140_reg_11098_reg_n_107,temp_140_reg_11098_reg_n_108}),
        .PATTERNBDETECT(NLW_temp_140_reg_11098_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_temp_140_reg_11098_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({temp_140_reg_11098_reg_n_109,temp_140_reg_11098_reg_n_110,temp_140_reg_11098_reg_n_111,temp_140_reg_11098_reg_n_112,temp_140_reg_11098_reg_n_113,temp_140_reg_11098_reg_n_114,temp_140_reg_11098_reg_n_115,temp_140_reg_11098_reg_n_116,temp_140_reg_11098_reg_n_117,temp_140_reg_11098_reg_n_118,temp_140_reg_11098_reg_n_119,temp_140_reg_11098_reg_n_120,temp_140_reg_11098_reg_n_121,temp_140_reg_11098_reg_n_122,temp_140_reg_11098_reg_n_123,temp_140_reg_11098_reg_n_124,temp_140_reg_11098_reg_n_125,temp_140_reg_11098_reg_n_126,temp_140_reg_11098_reg_n_127,temp_140_reg_11098_reg_n_128,temp_140_reg_11098_reg_n_129,temp_140_reg_11098_reg_n_130,temp_140_reg_11098_reg_n_131,temp_140_reg_11098_reg_n_132,temp_140_reg_11098_reg_n_133,temp_140_reg_11098_reg_n_134,temp_140_reg_11098_reg_n_135,temp_140_reg_11098_reg_n_136,temp_140_reg_11098_reg_n_137,temp_140_reg_11098_reg_n_138,temp_140_reg_11098_reg_n_139,temp_140_reg_11098_reg_n_140,temp_140_reg_11098_reg_n_141,temp_140_reg_11098_reg_n_142,temp_140_reg_11098_reg_n_143,temp_140_reg_11098_reg_n_144,temp_140_reg_11098_reg_n_145,temp_140_reg_11098_reg_n_146,temp_140_reg_11098_reg_n_147,temp_140_reg_11098_reg_n_148,temp_140_reg_11098_reg_n_149,temp_140_reg_11098_reg_n_150,temp_140_reg_11098_reg_n_151,temp_140_reg_11098_reg_n_152,temp_140_reg_11098_reg_n_153,temp_140_reg_11098_reg_n_154,temp_140_reg_11098_reg_n_155,temp_140_reg_11098_reg_n_156}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_temp_140_reg_11098_reg_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    temp_143_reg_11113_reg
       (.A({b_72_U_n_3,b_72_U_n_3,b_72_U_n_3,b_72_U_n_3,b_72_U_n_3,b_72_U_n_3,b_72_U_n_3,b_72_U_n_3,b_72_U_n_3,b_72_U_n_3,b_72_U_n_3,b_72_U_n_3,b_72_U_n_3,b_72_U_n_3,b_72_U_n_3,b_72_U_n_3,b_72_U_n_3,b_72_U_n_3,b_72_U_n_3,b_72_U_n_3,b_72_U_n_3,b_72_U_n_3,b_72_U_n_3,b_72_U_n_4,b_72_U_n_5,b_72_U_n_6,b_72_U_n_7,b_72_U_n_8,b_72_U_n_9,b_72_U_n_10}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_temp_143_reg_11113_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({a_72_U_n_3,a_72_U_n_3,a_72_U_n_3,a_72_U_n_3,a_72_U_n_3,a_72_U_n_3,a_72_U_n_3,a_72_U_n_3,a_72_U_n_3,a_72_U_n_3,a_72_U_n_3,a_72_U_n_4,a_72_U_n_5,a_72_U_n_6,a_72_U_n_7,a_72_U_n_8,a_72_U_n_9,a_72_U_n_10}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_temp_143_reg_11113_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_temp_143_reg_11113_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_temp_143_reg_11113_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(CEP),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_temp_143_reg_11113_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_temp_143_reg_11113_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_temp_143_reg_11113_reg_P_UNCONNECTED[47:8],temp_143_reg_11113_reg_n_101,temp_143_reg_11113_reg_n_102,temp_143_reg_11113_reg_n_103,temp_143_reg_11113_reg_n_104,temp_143_reg_11113_reg_n_105,temp_143_reg_11113_reg_n_106,temp_143_reg_11113_reg_n_107,temp_143_reg_11113_reg_n_108}),
        .PATTERNBDETECT(NLW_temp_143_reg_11113_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_temp_143_reg_11113_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({temp_143_reg_11113_reg_n_109,temp_143_reg_11113_reg_n_110,temp_143_reg_11113_reg_n_111,temp_143_reg_11113_reg_n_112,temp_143_reg_11113_reg_n_113,temp_143_reg_11113_reg_n_114,temp_143_reg_11113_reg_n_115,temp_143_reg_11113_reg_n_116,temp_143_reg_11113_reg_n_117,temp_143_reg_11113_reg_n_118,temp_143_reg_11113_reg_n_119,temp_143_reg_11113_reg_n_120,temp_143_reg_11113_reg_n_121,temp_143_reg_11113_reg_n_122,temp_143_reg_11113_reg_n_123,temp_143_reg_11113_reg_n_124,temp_143_reg_11113_reg_n_125,temp_143_reg_11113_reg_n_126,temp_143_reg_11113_reg_n_127,temp_143_reg_11113_reg_n_128,temp_143_reg_11113_reg_n_129,temp_143_reg_11113_reg_n_130,temp_143_reg_11113_reg_n_131,temp_143_reg_11113_reg_n_132,temp_143_reg_11113_reg_n_133,temp_143_reg_11113_reg_n_134,temp_143_reg_11113_reg_n_135,temp_143_reg_11113_reg_n_136,temp_143_reg_11113_reg_n_137,temp_143_reg_11113_reg_n_138,temp_143_reg_11113_reg_n_139,temp_143_reg_11113_reg_n_140,temp_143_reg_11113_reg_n_141,temp_143_reg_11113_reg_n_142,temp_143_reg_11113_reg_n_143,temp_143_reg_11113_reg_n_144,temp_143_reg_11113_reg_n_145,temp_143_reg_11113_reg_n_146,temp_143_reg_11113_reg_n_147,temp_143_reg_11113_reg_n_148,temp_143_reg_11113_reg_n_149,temp_143_reg_11113_reg_n_150,temp_143_reg_11113_reg_n_151,temp_143_reg_11113_reg_n_152,temp_143_reg_11113_reg_n_153,temp_143_reg_11113_reg_n_154,temp_143_reg_11113_reg_n_155,temp_143_reg_11113_reg_n_156}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_temp_143_reg_11113_reg_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    temp_145_reg_11123_reg
       (.A({b_73_U_n_3,b_73_U_n_3,b_73_U_n_3,b_73_U_n_3,b_73_U_n_3,b_73_U_n_3,b_73_U_n_3,b_73_U_n_3,b_73_U_n_3,b_73_U_n_3,b_73_U_n_3,b_73_U_n_3,b_73_U_n_3,b_73_U_n_3,b_73_U_n_3,b_73_U_n_3,b_73_U_n_3,b_73_U_n_3,b_73_U_n_3,b_73_U_n_3,b_73_U_n_3,b_73_U_n_3,b_73_U_n_3,b_73_U_n_4,b_73_U_n_5,b_73_U_n_6,b_73_U_n_7,b_73_U_n_8,b_73_U_n_9,b_73_U_n_10}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_temp_145_reg_11123_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({a_73_U_n_3,a_73_U_n_3,a_73_U_n_3,a_73_U_n_3,a_73_U_n_3,a_73_U_n_3,a_73_U_n_3,a_73_U_n_3,a_73_U_n_3,a_73_U_n_3,a_73_U_n_3,a_73_U_n_4,a_73_U_n_5,a_73_U_n_6,a_73_U_n_7,a_73_U_n_8,a_73_U_n_9,a_73_U_n_10}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_temp_145_reg_11123_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_temp_145_reg_11123_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_temp_145_reg_11123_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(CEP),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_temp_145_reg_11123_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_temp_145_reg_11123_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_temp_145_reg_11123_reg_P_UNCONNECTED[47:8],temp_145_reg_11123_reg_n_101,temp_145_reg_11123_reg_n_102,temp_145_reg_11123_reg_n_103,temp_145_reg_11123_reg_n_104,temp_145_reg_11123_reg_n_105,temp_145_reg_11123_reg_n_106,temp_145_reg_11123_reg_n_107,temp_145_reg_11123_reg_n_108}),
        .PATTERNBDETECT(NLW_temp_145_reg_11123_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_temp_145_reg_11123_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({temp_145_reg_11123_reg_n_109,temp_145_reg_11123_reg_n_110,temp_145_reg_11123_reg_n_111,temp_145_reg_11123_reg_n_112,temp_145_reg_11123_reg_n_113,temp_145_reg_11123_reg_n_114,temp_145_reg_11123_reg_n_115,temp_145_reg_11123_reg_n_116,temp_145_reg_11123_reg_n_117,temp_145_reg_11123_reg_n_118,temp_145_reg_11123_reg_n_119,temp_145_reg_11123_reg_n_120,temp_145_reg_11123_reg_n_121,temp_145_reg_11123_reg_n_122,temp_145_reg_11123_reg_n_123,temp_145_reg_11123_reg_n_124,temp_145_reg_11123_reg_n_125,temp_145_reg_11123_reg_n_126,temp_145_reg_11123_reg_n_127,temp_145_reg_11123_reg_n_128,temp_145_reg_11123_reg_n_129,temp_145_reg_11123_reg_n_130,temp_145_reg_11123_reg_n_131,temp_145_reg_11123_reg_n_132,temp_145_reg_11123_reg_n_133,temp_145_reg_11123_reg_n_134,temp_145_reg_11123_reg_n_135,temp_145_reg_11123_reg_n_136,temp_145_reg_11123_reg_n_137,temp_145_reg_11123_reg_n_138,temp_145_reg_11123_reg_n_139,temp_145_reg_11123_reg_n_140,temp_145_reg_11123_reg_n_141,temp_145_reg_11123_reg_n_142,temp_145_reg_11123_reg_n_143,temp_145_reg_11123_reg_n_144,temp_145_reg_11123_reg_n_145,temp_145_reg_11123_reg_n_146,temp_145_reg_11123_reg_n_147,temp_145_reg_11123_reg_n_148,temp_145_reg_11123_reg_n_149,temp_145_reg_11123_reg_n_150,temp_145_reg_11123_reg_n_151,temp_145_reg_11123_reg_n_152,temp_145_reg_11123_reg_n_153,temp_145_reg_11123_reg_n_154,temp_145_reg_11123_reg_n_155,temp_145_reg_11123_reg_n_156}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_temp_145_reg_11123_reg_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    temp_148_reg_11138_reg
       (.A({b_74_U_n_11,b_74_U_n_11,b_74_U_n_11,b_74_U_n_11,b_74_U_n_11,b_74_U_n_11,b_74_U_n_11,b_74_U_n_11,b_74_U_n_11,b_74_U_n_11,b_74_U_n_11,b_74_U_n_11,b_74_U_n_11,b_74_U_n_11,b_74_U_n_11,b_74_U_n_11,b_74_U_n_11,b_74_U_n_11,b_74_U_n_11,b_74_U_n_11,b_74_U_n_11,b_74_U_n_11,b_74_U_n_11,b_74_U_n_12,b_74_U_n_13,b_74_U_n_14,b_74_U_n_15,b_74_U_n_16,b_74_U_n_17,b_74_U_n_18}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_temp_148_reg_11138_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({a_74_U_n_11,a_74_U_n_11,a_74_U_n_11,a_74_U_n_11,a_74_U_n_11,a_74_U_n_11,a_74_U_n_11,a_74_U_n_11,a_74_U_n_11,a_74_U_n_11,a_74_U_n_11,a_74_U_n_12,a_74_U_n_13,a_74_U_n_14,a_74_U_n_15,a_74_U_n_16,a_74_U_n_17,a_74_U_n_18}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_temp_148_reg_11138_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_temp_148_reg_11138_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_temp_148_reg_11138_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(CEP),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_temp_148_reg_11138_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_temp_148_reg_11138_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_temp_148_reg_11138_reg_P_UNCONNECTED[47:8],temp_148_reg_11138_reg_n_101,temp_148_reg_11138_reg_n_102,temp_148_reg_11138_reg_n_103,temp_148_reg_11138_reg_n_104,temp_148_reg_11138_reg_n_105,temp_148_reg_11138_reg_n_106,temp_148_reg_11138_reg_n_107,temp_148_reg_11138_reg_n_108}),
        .PATTERNBDETECT(NLW_temp_148_reg_11138_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_temp_148_reg_11138_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({temp_148_reg_11138_reg_n_109,temp_148_reg_11138_reg_n_110,temp_148_reg_11138_reg_n_111,temp_148_reg_11138_reg_n_112,temp_148_reg_11138_reg_n_113,temp_148_reg_11138_reg_n_114,temp_148_reg_11138_reg_n_115,temp_148_reg_11138_reg_n_116,temp_148_reg_11138_reg_n_117,temp_148_reg_11138_reg_n_118,temp_148_reg_11138_reg_n_119,temp_148_reg_11138_reg_n_120,temp_148_reg_11138_reg_n_121,temp_148_reg_11138_reg_n_122,temp_148_reg_11138_reg_n_123,temp_148_reg_11138_reg_n_124,temp_148_reg_11138_reg_n_125,temp_148_reg_11138_reg_n_126,temp_148_reg_11138_reg_n_127,temp_148_reg_11138_reg_n_128,temp_148_reg_11138_reg_n_129,temp_148_reg_11138_reg_n_130,temp_148_reg_11138_reg_n_131,temp_148_reg_11138_reg_n_132,temp_148_reg_11138_reg_n_133,temp_148_reg_11138_reg_n_134,temp_148_reg_11138_reg_n_135,temp_148_reg_11138_reg_n_136,temp_148_reg_11138_reg_n_137,temp_148_reg_11138_reg_n_138,temp_148_reg_11138_reg_n_139,temp_148_reg_11138_reg_n_140,temp_148_reg_11138_reg_n_141,temp_148_reg_11138_reg_n_142,temp_148_reg_11138_reg_n_143,temp_148_reg_11138_reg_n_144,temp_148_reg_11138_reg_n_145,temp_148_reg_11138_reg_n_146,temp_148_reg_11138_reg_n_147,temp_148_reg_11138_reg_n_148,temp_148_reg_11138_reg_n_149,temp_148_reg_11138_reg_n_150,temp_148_reg_11138_reg_n_151,temp_148_reg_11138_reg_n_152,temp_148_reg_11138_reg_n_153,temp_148_reg_11138_reg_n_154,temp_148_reg_11138_reg_n_155,temp_148_reg_11138_reg_n_156}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_temp_148_reg_11138_reg_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    temp_150_reg_11148_reg
       (.A({b_75_U_n_11,b_75_U_n_11,b_75_U_n_11,b_75_U_n_11,b_75_U_n_11,b_75_U_n_11,b_75_U_n_11,b_75_U_n_11,b_75_U_n_11,b_75_U_n_11,b_75_U_n_11,b_75_U_n_11,b_75_U_n_11,b_75_U_n_11,b_75_U_n_11,b_75_U_n_11,b_75_U_n_11,b_75_U_n_11,b_75_U_n_11,b_75_U_n_11,b_75_U_n_11,b_75_U_n_11,b_75_U_n_11,b_75_U_n_12,b_75_U_n_13,b_75_U_n_14,b_75_U_n_15,b_75_U_n_16,b_75_U_n_17,b_75_U_n_18}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_temp_150_reg_11148_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({a_75_U_n_11,a_75_U_n_11,a_75_U_n_11,a_75_U_n_11,a_75_U_n_11,a_75_U_n_11,a_75_U_n_11,a_75_U_n_11,a_75_U_n_11,a_75_U_n_11,a_75_U_n_11,a_75_U_n_12,a_75_U_n_13,a_75_U_n_14,a_75_U_n_15,a_75_U_n_16,a_75_U_n_17,a_75_U_n_18}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_temp_150_reg_11148_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_temp_150_reg_11148_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_temp_150_reg_11148_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(CEP),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_temp_150_reg_11148_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_temp_150_reg_11148_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_temp_150_reg_11148_reg_P_UNCONNECTED[47:8],temp_150_reg_11148_reg_n_101,temp_150_reg_11148_reg_n_102,temp_150_reg_11148_reg_n_103,temp_150_reg_11148_reg_n_104,temp_150_reg_11148_reg_n_105,temp_150_reg_11148_reg_n_106,temp_150_reg_11148_reg_n_107,temp_150_reg_11148_reg_n_108}),
        .PATTERNBDETECT(NLW_temp_150_reg_11148_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_temp_150_reg_11148_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({temp_150_reg_11148_reg_n_109,temp_150_reg_11148_reg_n_110,temp_150_reg_11148_reg_n_111,temp_150_reg_11148_reg_n_112,temp_150_reg_11148_reg_n_113,temp_150_reg_11148_reg_n_114,temp_150_reg_11148_reg_n_115,temp_150_reg_11148_reg_n_116,temp_150_reg_11148_reg_n_117,temp_150_reg_11148_reg_n_118,temp_150_reg_11148_reg_n_119,temp_150_reg_11148_reg_n_120,temp_150_reg_11148_reg_n_121,temp_150_reg_11148_reg_n_122,temp_150_reg_11148_reg_n_123,temp_150_reg_11148_reg_n_124,temp_150_reg_11148_reg_n_125,temp_150_reg_11148_reg_n_126,temp_150_reg_11148_reg_n_127,temp_150_reg_11148_reg_n_128,temp_150_reg_11148_reg_n_129,temp_150_reg_11148_reg_n_130,temp_150_reg_11148_reg_n_131,temp_150_reg_11148_reg_n_132,temp_150_reg_11148_reg_n_133,temp_150_reg_11148_reg_n_134,temp_150_reg_11148_reg_n_135,temp_150_reg_11148_reg_n_136,temp_150_reg_11148_reg_n_137,temp_150_reg_11148_reg_n_138,temp_150_reg_11148_reg_n_139,temp_150_reg_11148_reg_n_140,temp_150_reg_11148_reg_n_141,temp_150_reg_11148_reg_n_142,temp_150_reg_11148_reg_n_143,temp_150_reg_11148_reg_n_144,temp_150_reg_11148_reg_n_145,temp_150_reg_11148_reg_n_146,temp_150_reg_11148_reg_n_147,temp_150_reg_11148_reg_n_148,temp_150_reg_11148_reg_n_149,temp_150_reg_11148_reg_n_150,temp_150_reg_11148_reg_n_151,temp_150_reg_11148_reg_n_152,temp_150_reg_11148_reg_n_153,temp_150_reg_11148_reg_n_154,temp_150_reg_11148_reg_n_155,temp_150_reg_11148_reg_n_156}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_temp_150_reg_11148_reg_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    temp_153_reg_11163_reg
       (.A({b_77_U_n_3,b_77_U_n_3,b_77_U_n_3,b_77_U_n_3,b_77_U_n_3,b_77_U_n_3,b_77_U_n_3,b_77_U_n_3,b_77_U_n_3,b_77_U_n_3,b_77_U_n_3,b_77_U_n_3,b_77_U_n_3,b_77_U_n_3,b_77_U_n_3,b_77_U_n_3,b_77_U_n_3,b_77_U_n_3,b_77_U_n_3,b_77_U_n_3,b_77_U_n_3,b_77_U_n_3,b_77_U_n_3,b_77_U_n_4,b_77_U_n_5,b_77_U_n_6,b_77_U_n_7,b_77_U_n_8,b_77_U_n_9,b_77_U_n_10}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_temp_153_reg_11163_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({a_77_U_n_3,a_77_U_n_3,a_77_U_n_3,a_77_U_n_3,a_77_U_n_3,a_77_U_n_3,a_77_U_n_3,a_77_U_n_3,a_77_U_n_3,a_77_U_n_3,a_77_U_n_3,a_77_U_n_4,a_77_U_n_5,a_77_U_n_6,a_77_U_n_7,a_77_U_n_8,a_77_U_n_9,a_77_U_n_10}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_temp_153_reg_11163_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_temp_153_reg_11163_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_temp_153_reg_11163_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(CEP),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_temp_153_reg_11163_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_temp_153_reg_11163_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_temp_153_reg_11163_reg_P_UNCONNECTED[47:8],temp_153_reg_11163_reg_n_101,temp_153_reg_11163_reg_n_102,temp_153_reg_11163_reg_n_103,temp_153_reg_11163_reg_n_104,temp_153_reg_11163_reg_n_105,temp_153_reg_11163_reg_n_106,temp_153_reg_11163_reg_n_107,temp_153_reg_11163_reg_n_108}),
        .PATTERNBDETECT(NLW_temp_153_reg_11163_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_temp_153_reg_11163_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({temp_153_reg_11163_reg_n_109,temp_153_reg_11163_reg_n_110,temp_153_reg_11163_reg_n_111,temp_153_reg_11163_reg_n_112,temp_153_reg_11163_reg_n_113,temp_153_reg_11163_reg_n_114,temp_153_reg_11163_reg_n_115,temp_153_reg_11163_reg_n_116,temp_153_reg_11163_reg_n_117,temp_153_reg_11163_reg_n_118,temp_153_reg_11163_reg_n_119,temp_153_reg_11163_reg_n_120,temp_153_reg_11163_reg_n_121,temp_153_reg_11163_reg_n_122,temp_153_reg_11163_reg_n_123,temp_153_reg_11163_reg_n_124,temp_153_reg_11163_reg_n_125,temp_153_reg_11163_reg_n_126,temp_153_reg_11163_reg_n_127,temp_153_reg_11163_reg_n_128,temp_153_reg_11163_reg_n_129,temp_153_reg_11163_reg_n_130,temp_153_reg_11163_reg_n_131,temp_153_reg_11163_reg_n_132,temp_153_reg_11163_reg_n_133,temp_153_reg_11163_reg_n_134,temp_153_reg_11163_reg_n_135,temp_153_reg_11163_reg_n_136,temp_153_reg_11163_reg_n_137,temp_153_reg_11163_reg_n_138,temp_153_reg_11163_reg_n_139,temp_153_reg_11163_reg_n_140,temp_153_reg_11163_reg_n_141,temp_153_reg_11163_reg_n_142,temp_153_reg_11163_reg_n_143,temp_153_reg_11163_reg_n_144,temp_153_reg_11163_reg_n_145,temp_153_reg_11163_reg_n_146,temp_153_reg_11163_reg_n_147,temp_153_reg_11163_reg_n_148,temp_153_reg_11163_reg_n_149,temp_153_reg_11163_reg_n_150,temp_153_reg_11163_reg_n_151,temp_153_reg_11163_reg_n_152,temp_153_reg_11163_reg_n_153,temp_153_reg_11163_reg_n_154,temp_153_reg_11163_reg_n_155,temp_153_reg_11163_reg_n_156}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_temp_153_reg_11163_reg_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    temp_155_reg_11173_reg
       (.A({b_78_U_n_3,b_78_U_n_3,b_78_U_n_3,b_78_U_n_3,b_78_U_n_3,b_78_U_n_3,b_78_U_n_3,b_78_U_n_3,b_78_U_n_3,b_78_U_n_3,b_78_U_n_3,b_78_U_n_3,b_78_U_n_3,b_78_U_n_3,b_78_U_n_3,b_78_U_n_3,b_78_U_n_3,b_78_U_n_3,b_78_U_n_3,b_78_U_n_3,b_78_U_n_3,b_78_U_n_3,b_78_U_n_3,b_78_U_n_4,b_78_U_n_5,b_78_U_n_6,b_78_U_n_7,b_78_U_n_8,b_78_U_n_9,b_78_U_n_10}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_temp_155_reg_11173_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({a_78_U_n_3,a_78_U_n_3,a_78_U_n_3,a_78_U_n_3,a_78_U_n_3,a_78_U_n_3,a_78_U_n_3,a_78_U_n_3,a_78_U_n_3,a_78_U_n_3,a_78_U_n_3,a_78_U_n_4,a_78_U_n_5,a_78_U_n_6,a_78_U_n_7,a_78_U_n_8,a_78_U_n_9,a_78_U_n_10}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_temp_155_reg_11173_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_temp_155_reg_11173_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_temp_155_reg_11173_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(CEP),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_temp_155_reg_11173_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_temp_155_reg_11173_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_temp_155_reg_11173_reg_P_UNCONNECTED[47:8],temp_155_reg_11173_reg_n_101,temp_155_reg_11173_reg_n_102,temp_155_reg_11173_reg_n_103,temp_155_reg_11173_reg_n_104,temp_155_reg_11173_reg_n_105,temp_155_reg_11173_reg_n_106,temp_155_reg_11173_reg_n_107,temp_155_reg_11173_reg_n_108}),
        .PATTERNBDETECT(NLW_temp_155_reg_11173_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_temp_155_reg_11173_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({temp_155_reg_11173_reg_n_109,temp_155_reg_11173_reg_n_110,temp_155_reg_11173_reg_n_111,temp_155_reg_11173_reg_n_112,temp_155_reg_11173_reg_n_113,temp_155_reg_11173_reg_n_114,temp_155_reg_11173_reg_n_115,temp_155_reg_11173_reg_n_116,temp_155_reg_11173_reg_n_117,temp_155_reg_11173_reg_n_118,temp_155_reg_11173_reg_n_119,temp_155_reg_11173_reg_n_120,temp_155_reg_11173_reg_n_121,temp_155_reg_11173_reg_n_122,temp_155_reg_11173_reg_n_123,temp_155_reg_11173_reg_n_124,temp_155_reg_11173_reg_n_125,temp_155_reg_11173_reg_n_126,temp_155_reg_11173_reg_n_127,temp_155_reg_11173_reg_n_128,temp_155_reg_11173_reg_n_129,temp_155_reg_11173_reg_n_130,temp_155_reg_11173_reg_n_131,temp_155_reg_11173_reg_n_132,temp_155_reg_11173_reg_n_133,temp_155_reg_11173_reg_n_134,temp_155_reg_11173_reg_n_135,temp_155_reg_11173_reg_n_136,temp_155_reg_11173_reg_n_137,temp_155_reg_11173_reg_n_138,temp_155_reg_11173_reg_n_139,temp_155_reg_11173_reg_n_140,temp_155_reg_11173_reg_n_141,temp_155_reg_11173_reg_n_142,temp_155_reg_11173_reg_n_143,temp_155_reg_11173_reg_n_144,temp_155_reg_11173_reg_n_145,temp_155_reg_11173_reg_n_146,temp_155_reg_11173_reg_n_147,temp_155_reg_11173_reg_n_148,temp_155_reg_11173_reg_n_149,temp_155_reg_11173_reg_n_150,temp_155_reg_11173_reg_n_151,temp_155_reg_11173_reg_n_152,temp_155_reg_11173_reg_n_153,temp_155_reg_11173_reg_n_154,temp_155_reg_11173_reg_n_155,temp_155_reg_11173_reg_n_156}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_temp_155_reg_11173_reg_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    temp_158_reg_11188_reg
       (.A({b_79_U_n_11,b_79_U_n_11,b_79_U_n_11,b_79_U_n_11,b_79_U_n_11,b_79_U_n_11,b_79_U_n_11,b_79_U_n_11,b_79_U_n_11,b_79_U_n_11,b_79_U_n_11,b_79_U_n_11,b_79_U_n_11,b_79_U_n_11,b_79_U_n_11,b_79_U_n_11,b_79_U_n_11,b_79_U_n_11,b_79_U_n_11,b_79_U_n_11,b_79_U_n_11,b_79_U_n_11,b_79_U_n_11,b_79_U_n_12,b_79_U_n_13,b_79_U_n_14,b_79_U_n_15,b_79_U_n_16,b_79_U_n_17,b_79_U_n_18}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_temp_158_reg_11188_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({a_79_U_n_11,a_79_U_n_11,a_79_U_n_11,a_79_U_n_11,a_79_U_n_11,a_79_U_n_11,a_79_U_n_11,a_79_U_n_11,a_79_U_n_11,a_79_U_n_11,a_79_U_n_11,a_79_U_n_12,a_79_U_n_13,a_79_U_n_14,a_79_U_n_15,a_79_U_n_16,a_79_U_n_17,a_79_U_n_18}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_temp_158_reg_11188_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_temp_158_reg_11188_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_temp_158_reg_11188_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(CEP),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_temp_158_reg_11188_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_temp_158_reg_11188_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_temp_158_reg_11188_reg_P_UNCONNECTED[47:8],temp_158_reg_11188_reg_n_101,temp_158_reg_11188_reg_n_102,temp_158_reg_11188_reg_n_103,temp_158_reg_11188_reg_n_104,temp_158_reg_11188_reg_n_105,temp_158_reg_11188_reg_n_106,temp_158_reg_11188_reg_n_107,temp_158_reg_11188_reg_n_108}),
        .PATTERNBDETECT(NLW_temp_158_reg_11188_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_temp_158_reg_11188_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({temp_158_reg_11188_reg_n_109,temp_158_reg_11188_reg_n_110,temp_158_reg_11188_reg_n_111,temp_158_reg_11188_reg_n_112,temp_158_reg_11188_reg_n_113,temp_158_reg_11188_reg_n_114,temp_158_reg_11188_reg_n_115,temp_158_reg_11188_reg_n_116,temp_158_reg_11188_reg_n_117,temp_158_reg_11188_reg_n_118,temp_158_reg_11188_reg_n_119,temp_158_reg_11188_reg_n_120,temp_158_reg_11188_reg_n_121,temp_158_reg_11188_reg_n_122,temp_158_reg_11188_reg_n_123,temp_158_reg_11188_reg_n_124,temp_158_reg_11188_reg_n_125,temp_158_reg_11188_reg_n_126,temp_158_reg_11188_reg_n_127,temp_158_reg_11188_reg_n_128,temp_158_reg_11188_reg_n_129,temp_158_reg_11188_reg_n_130,temp_158_reg_11188_reg_n_131,temp_158_reg_11188_reg_n_132,temp_158_reg_11188_reg_n_133,temp_158_reg_11188_reg_n_134,temp_158_reg_11188_reg_n_135,temp_158_reg_11188_reg_n_136,temp_158_reg_11188_reg_n_137,temp_158_reg_11188_reg_n_138,temp_158_reg_11188_reg_n_139,temp_158_reg_11188_reg_n_140,temp_158_reg_11188_reg_n_141,temp_158_reg_11188_reg_n_142,temp_158_reg_11188_reg_n_143,temp_158_reg_11188_reg_n_144,temp_158_reg_11188_reg_n_145,temp_158_reg_11188_reg_n_146,temp_158_reg_11188_reg_n_147,temp_158_reg_11188_reg_n_148,temp_158_reg_11188_reg_n_149,temp_158_reg_11188_reg_n_150,temp_158_reg_11188_reg_n_151,temp_158_reg_11188_reg_n_152,temp_158_reg_11188_reg_n_153,temp_158_reg_11188_reg_n_154,temp_158_reg_11188_reg_n_155,temp_158_reg_11188_reg_n_156}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_temp_158_reg_11188_reg_UNDERFLOW_UNCONNECTED));
  LUT1 #(
    .INIT(2'h1)) 
    temp_158_reg_11188_reg_i_1
       (.I0(exitcond_flatten1_reg_8075_pp2_iter1_reg),
        .O(CEP));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    temp_15_reg_10173_reg
       (.A({b_8_U_n_3,b_8_U_n_3,b_8_U_n_3,b_8_U_n_3,b_8_U_n_3,b_8_U_n_3,b_8_U_n_3,b_8_U_n_3,b_8_U_n_3,b_8_U_n_3,b_8_U_n_3,b_8_U_n_3,b_8_U_n_3,b_8_U_n_3,b_8_U_n_3,b_8_U_n_3,b_8_U_n_3,b_8_U_n_3,b_8_U_n_3,b_8_U_n_3,b_8_U_n_3,b_8_U_n_3,b_8_U_n_3,b_8_U_n_4,b_8_U_n_5,b_8_U_n_6,b_8_U_n_7,b_8_U_n_8,b_8_U_n_9,b_8_U_n_10}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_temp_15_reg_10173_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({a_8_U_n_3,a_8_U_n_3,a_8_U_n_3,a_8_U_n_3,a_8_U_n_3,a_8_U_n_3,a_8_U_n_3,a_8_U_n_3,a_8_U_n_3,a_8_U_n_3,a_8_U_n_3,a_8_U_n_4,a_8_U_n_5,a_8_U_n_6,a_8_U_n_7,a_8_U_n_8,a_8_U_n_9,a_8_U_n_10}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_temp_15_reg_10173_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_temp_15_reg_10173_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_temp_15_reg_10173_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(exitcond_flatten1_reg_8075),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_temp_15_reg_10173_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_temp_15_reg_10173_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_temp_15_reg_10173_reg_P_UNCONNECTED[47:8],temp_15_reg_10173_reg_n_101,temp_15_reg_10173_reg_n_102,temp_15_reg_10173_reg_n_103,temp_15_reg_10173_reg_n_104,temp_15_reg_10173_reg_n_105,temp_15_reg_10173_reg_n_106,temp_15_reg_10173_reg_n_107,temp_15_reg_10173_reg_n_108}),
        .PATTERNBDETECT(NLW_temp_15_reg_10173_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_temp_15_reg_10173_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({temp_15_reg_10173_reg_n_109,temp_15_reg_10173_reg_n_110,temp_15_reg_10173_reg_n_111,temp_15_reg_10173_reg_n_112,temp_15_reg_10173_reg_n_113,temp_15_reg_10173_reg_n_114,temp_15_reg_10173_reg_n_115,temp_15_reg_10173_reg_n_116,temp_15_reg_10173_reg_n_117,temp_15_reg_10173_reg_n_118,temp_15_reg_10173_reg_n_119,temp_15_reg_10173_reg_n_120,temp_15_reg_10173_reg_n_121,temp_15_reg_10173_reg_n_122,temp_15_reg_10173_reg_n_123,temp_15_reg_10173_reg_n_124,temp_15_reg_10173_reg_n_125,temp_15_reg_10173_reg_n_126,temp_15_reg_10173_reg_n_127,temp_15_reg_10173_reg_n_128,temp_15_reg_10173_reg_n_129,temp_15_reg_10173_reg_n_130,temp_15_reg_10173_reg_n_131,temp_15_reg_10173_reg_n_132,temp_15_reg_10173_reg_n_133,temp_15_reg_10173_reg_n_134,temp_15_reg_10173_reg_n_135,temp_15_reg_10173_reg_n_136,temp_15_reg_10173_reg_n_137,temp_15_reg_10173_reg_n_138,temp_15_reg_10173_reg_n_139,temp_15_reg_10173_reg_n_140,temp_15_reg_10173_reg_n_141,temp_15_reg_10173_reg_n_142,temp_15_reg_10173_reg_n_143,temp_15_reg_10173_reg_n_144,temp_15_reg_10173_reg_n_145,temp_15_reg_10173_reg_n_146,temp_15_reg_10173_reg_n_147,temp_15_reg_10173_reg_n_148,temp_15_reg_10173_reg_n_149,temp_15_reg_10173_reg_n_150,temp_15_reg_10173_reg_n_151,temp_15_reg_10173_reg_n_152,temp_15_reg_10173_reg_n_153,temp_15_reg_10173_reg_n_154,temp_15_reg_10173_reg_n_155,temp_15_reg_10173_reg_n_156}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_temp_15_reg_10173_reg_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    temp_18_reg_10188_reg
       (.A({b_9_U_n_11,b_9_U_n_11,b_9_U_n_11,b_9_U_n_11,b_9_U_n_11,b_9_U_n_11,b_9_U_n_11,b_9_U_n_11,b_9_U_n_11,b_9_U_n_11,b_9_U_n_11,b_9_U_n_11,b_9_U_n_11,b_9_U_n_11,b_9_U_n_11,b_9_U_n_11,b_9_U_n_11,b_9_U_n_11,b_9_U_n_11,b_9_U_n_11,b_9_U_n_11,b_9_U_n_11,b_9_U_n_11,b_9_U_n_12,b_9_U_n_13,b_9_U_n_14,b_9_U_n_15,b_9_U_n_16,b_9_U_n_17,b_9_U_n_18}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_temp_18_reg_10188_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({a_9_U_n_11,a_9_U_n_11,a_9_U_n_11,a_9_U_n_11,a_9_U_n_11,a_9_U_n_11,a_9_U_n_11,a_9_U_n_11,a_9_U_n_11,a_9_U_n_11,a_9_U_n_11,a_9_U_n_12,a_9_U_n_13,a_9_U_n_14,a_9_U_n_15,a_9_U_n_16,a_9_U_n_17,a_9_U_n_18}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_temp_18_reg_10188_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_temp_18_reg_10188_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_temp_18_reg_10188_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(exitcond_flatten1_reg_8075),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_temp_18_reg_10188_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_temp_18_reg_10188_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_temp_18_reg_10188_reg_P_UNCONNECTED[47:8],temp_18_reg_10188_reg_n_101,temp_18_reg_10188_reg_n_102,temp_18_reg_10188_reg_n_103,temp_18_reg_10188_reg_n_104,temp_18_reg_10188_reg_n_105,temp_18_reg_10188_reg_n_106,temp_18_reg_10188_reg_n_107,temp_18_reg_10188_reg_n_108}),
        .PATTERNBDETECT(NLW_temp_18_reg_10188_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_temp_18_reg_10188_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({temp_18_reg_10188_reg_n_109,temp_18_reg_10188_reg_n_110,temp_18_reg_10188_reg_n_111,temp_18_reg_10188_reg_n_112,temp_18_reg_10188_reg_n_113,temp_18_reg_10188_reg_n_114,temp_18_reg_10188_reg_n_115,temp_18_reg_10188_reg_n_116,temp_18_reg_10188_reg_n_117,temp_18_reg_10188_reg_n_118,temp_18_reg_10188_reg_n_119,temp_18_reg_10188_reg_n_120,temp_18_reg_10188_reg_n_121,temp_18_reg_10188_reg_n_122,temp_18_reg_10188_reg_n_123,temp_18_reg_10188_reg_n_124,temp_18_reg_10188_reg_n_125,temp_18_reg_10188_reg_n_126,temp_18_reg_10188_reg_n_127,temp_18_reg_10188_reg_n_128,temp_18_reg_10188_reg_n_129,temp_18_reg_10188_reg_n_130,temp_18_reg_10188_reg_n_131,temp_18_reg_10188_reg_n_132,temp_18_reg_10188_reg_n_133,temp_18_reg_10188_reg_n_134,temp_18_reg_10188_reg_n_135,temp_18_reg_10188_reg_n_136,temp_18_reg_10188_reg_n_137,temp_18_reg_10188_reg_n_138,temp_18_reg_10188_reg_n_139,temp_18_reg_10188_reg_n_140,temp_18_reg_10188_reg_n_141,temp_18_reg_10188_reg_n_142,temp_18_reg_10188_reg_n_143,temp_18_reg_10188_reg_n_144,temp_18_reg_10188_reg_n_145,temp_18_reg_10188_reg_n_146,temp_18_reg_10188_reg_n_147,temp_18_reg_10188_reg_n_148,temp_18_reg_10188_reg_n_149,temp_18_reg_10188_reg_n_150,temp_18_reg_10188_reg_n_151,temp_18_reg_10188_reg_n_152,temp_18_reg_10188_reg_n_153,temp_18_reg_10188_reg_n_154,temp_18_reg_10188_reg_n_155,temp_18_reg_10188_reg_n_156}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_temp_18_reg_10188_reg_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    temp_1_reg_10098_reg
       (.A({b_0_U_n_11,b_0_U_n_11,b_0_U_n_11,b_0_U_n_11,b_0_U_n_11,b_0_U_n_11,b_0_U_n_11,b_0_U_n_11,b_0_U_n_11,b_0_U_n_11,b_0_U_n_11,b_0_U_n_11,b_0_U_n_11,b_0_U_n_11,b_0_U_n_11,b_0_U_n_11,b_0_U_n_11,b_0_U_n_11,b_0_U_n_11,b_0_U_n_11,b_0_U_n_11,b_0_U_n_11,b_0_U_n_11,b_0_U_n_12,b_0_U_n_13,b_0_U_n_14,b_0_U_n_15,b_0_U_n_16,b_0_U_n_17,b_0_U_n_18}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_temp_1_reg_10098_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({a_0_U_n_11,a_0_U_n_11,a_0_U_n_11,a_0_U_n_11,a_0_U_n_11,a_0_U_n_11,a_0_U_n_11,a_0_U_n_11,a_0_U_n_11,a_0_U_n_11,a_0_U_n_11,a_0_U_n_12,a_0_U_n_13,a_0_U_n_14,a_0_U_n_15,a_0_U_n_16,a_0_U_n_17,a_0_U_n_18}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_temp_1_reg_10098_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_temp_1_reg_10098_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_temp_1_reg_10098_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(exitcond_flatten1_reg_8075),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_temp_1_reg_10098_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_temp_1_reg_10098_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_temp_1_reg_10098_reg_P_UNCONNECTED[47:8],temp_1_reg_10098_reg_n_101,temp_1_reg_10098_reg_n_102,temp_1_reg_10098_reg_n_103,temp_1_reg_10098_reg_n_104,temp_1_reg_10098_reg_n_105,temp_1_reg_10098_reg_n_106,temp_1_reg_10098_reg_n_107,temp_1_reg_10098_reg_n_108}),
        .PATTERNBDETECT(NLW_temp_1_reg_10098_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_temp_1_reg_10098_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({temp_1_reg_10098_reg_n_109,temp_1_reg_10098_reg_n_110,temp_1_reg_10098_reg_n_111,temp_1_reg_10098_reg_n_112,temp_1_reg_10098_reg_n_113,temp_1_reg_10098_reg_n_114,temp_1_reg_10098_reg_n_115,temp_1_reg_10098_reg_n_116,temp_1_reg_10098_reg_n_117,temp_1_reg_10098_reg_n_118,temp_1_reg_10098_reg_n_119,temp_1_reg_10098_reg_n_120,temp_1_reg_10098_reg_n_121,temp_1_reg_10098_reg_n_122,temp_1_reg_10098_reg_n_123,temp_1_reg_10098_reg_n_124,temp_1_reg_10098_reg_n_125,temp_1_reg_10098_reg_n_126,temp_1_reg_10098_reg_n_127,temp_1_reg_10098_reg_n_128,temp_1_reg_10098_reg_n_129,temp_1_reg_10098_reg_n_130,temp_1_reg_10098_reg_n_131,temp_1_reg_10098_reg_n_132,temp_1_reg_10098_reg_n_133,temp_1_reg_10098_reg_n_134,temp_1_reg_10098_reg_n_135,temp_1_reg_10098_reg_n_136,temp_1_reg_10098_reg_n_137,temp_1_reg_10098_reg_n_138,temp_1_reg_10098_reg_n_139,temp_1_reg_10098_reg_n_140,temp_1_reg_10098_reg_n_141,temp_1_reg_10098_reg_n_142,temp_1_reg_10098_reg_n_143,temp_1_reg_10098_reg_n_144,temp_1_reg_10098_reg_n_145,temp_1_reg_10098_reg_n_146,temp_1_reg_10098_reg_n_147,temp_1_reg_10098_reg_n_148,temp_1_reg_10098_reg_n_149,temp_1_reg_10098_reg_n_150,temp_1_reg_10098_reg_n_151,temp_1_reg_10098_reg_n_152,temp_1_reg_10098_reg_n_153,temp_1_reg_10098_reg_n_154,temp_1_reg_10098_reg_n_155,temp_1_reg_10098_reg_n_156}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_temp_1_reg_10098_reg_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    temp_20_reg_10198_reg
       (.A({b_10_U_n_11,b_10_U_n_11,b_10_U_n_11,b_10_U_n_11,b_10_U_n_11,b_10_U_n_11,b_10_U_n_11,b_10_U_n_11,b_10_U_n_11,b_10_U_n_11,b_10_U_n_11,b_10_U_n_11,b_10_U_n_11,b_10_U_n_11,b_10_U_n_11,b_10_U_n_11,b_10_U_n_11,b_10_U_n_11,b_10_U_n_11,b_10_U_n_11,b_10_U_n_11,b_10_U_n_11,b_10_U_n_11,b_10_U_n_12,b_10_U_n_13,b_10_U_n_14,b_10_U_n_15,b_10_U_n_16,b_10_U_n_17,b_10_U_n_18}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_temp_20_reg_10198_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({a_10_U_n_11,a_10_U_n_11,a_10_U_n_11,a_10_U_n_11,a_10_U_n_11,a_10_U_n_11,a_10_U_n_11,a_10_U_n_11,a_10_U_n_11,a_10_U_n_11,a_10_U_n_11,a_10_U_n_12,a_10_U_n_13,a_10_U_n_14,a_10_U_n_15,a_10_U_n_16,a_10_U_n_17,a_10_U_n_18}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_temp_20_reg_10198_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_temp_20_reg_10198_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_temp_20_reg_10198_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(exitcond_flatten1_reg_8075),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_temp_20_reg_10198_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_temp_20_reg_10198_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_temp_20_reg_10198_reg_P_UNCONNECTED[47:8],temp_20_reg_10198_reg_n_101,temp_20_reg_10198_reg_n_102,temp_20_reg_10198_reg_n_103,temp_20_reg_10198_reg_n_104,temp_20_reg_10198_reg_n_105,temp_20_reg_10198_reg_n_106,temp_20_reg_10198_reg_n_107,temp_20_reg_10198_reg_n_108}),
        .PATTERNBDETECT(NLW_temp_20_reg_10198_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_temp_20_reg_10198_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({temp_20_reg_10198_reg_n_109,temp_20_reg_10198_reg_n_110,temp_20_reg_10198_reg_n_111,temp_20_reg_10198_reg_n_112,temp_20_reg_10198_reg_n_113,temp_20_reg_10198_reg_n_114,temp_20_reg_10198_reg_n_115,temp_20_reg_10198_reg_n_116,temp_20_reg_10198_reg_n_117,temp_20_reg_10198_reg_n_118,temp_20_reg_10198_reg_n_119,temp_20_reg_10198_reg_n_120,temp_20_reg_10198_reg_n_121,temp_20_reg_10198_reg_n_122,temp_20_reg_10198_reg_n_123,temp_20_reg_10198_reg_n_124,temp_20_reg_10198_reg_n_125,temp_20_reg_10198_reg_n_126,temp_20_reg_10198_reg_n_127,temp_20_reg_10198_reg_n_128,temp_20_reg_10198_reg_n_129,temp_20_reg_10198_reg_n_130,temp_20_reg_10198_reg_n_131,temp_20_reg_10198_reg_n_132,temp_20_reg_10198_reg_n_133,temp_20_reg_10198_reg_n_134,temp_20_reg_10198_reg_n_135,temp_20_reg_10198_reg_n_136,temp_20_reg_10198_reg_n_137,temp_20_reg_10198_reg_n_138,temp_20_reg_10198_reg_n_139,temp_20_reg_10198_reg_n_140,temp_20_reg_10198_reg_n_141,temp_20_reg_10198_reg_n_142,temp_20_reg_10198_reg_n_143,temp_20_reg_10198_reg_n_144,temp_20_reg_10198_reg_n_145,temp_20_reg_10198_reg_n_146,temp_20_reg_10198_reg_n_147,temp_20_reg_10198_reg_n_148,temp_20_reg_10198_reg_n_149,temp_20_reg_10198_reg_n_150,temp_20_reg_10198_reg_n_151,temp_20_reg_10198_reg_n_152,temp_20_reg_10198_reg_n_153,temp_20_reg_10198_reg_n_154,temp_20_reg_10198_reg_n_155,temp_20_reg_10198_reg_n_156}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_temp_20_reg_10198_reg_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    temp_23_reg_10213_reg
       (.A({b_12_U_n_3,b_12_U_n_3,b_12_U_n_3,b_12_U_n_3,b_12_U_n_3,b_12_U_n_3,b_12_U_n_3,b_12_U_n_3,b_12_U_n_3,b_12_U_n_3,b_12_U_n_3,b_12_U_n_3,b_12_U_n_3,b_12_U_n_3,b_12_U_n_3,b_12_U_n_3,b_12_U_n_3,b_12_U_n_3,b_12_U_n_3,b_12_U_n_3,b_12_U_n_3,b_12_U_n_3,b_12_U_n_3,b_12_U_n_4,b_12_U_n_5,b_12_U_n_6,b_12_U_n_7,b_12_U_n_8,b_12_U_n_9,b_12_U_n_10}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_temp_23_reg_10213_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({a_12_U_n_3,a_12_U_n_3,a_12_U_n_3,a_12_U_n_3,a_12_U_n_3,a_12_U_n_3,a_12_U_n_3,a_12_U_n_3,a_12_U_n_3,a_12_U_n_3,a_12_U_n_3,a_12_U_n_4,a_12_U_n_5,a_12_U_n_6,a_12_U_n_7,a_12_U_n_8,a_12_U_n_9,a_12_U_n_10}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_temp_23_reg_10213_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_temp_23_reg_10213_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_temp_23_reg_10213_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(exitcond_flatten1_reg_8075),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_temp_23_reg_10213_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_temp_23_reg_10213_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_temp_23_reg_10213_reg_P_UNCONNECTED[47:8],temp_23_reg_10213_reg_n_101,temp_23_reg_10213_reg_n_102,temp_23_reg_10213_reg_n_103,temp_23_reg_10213_reg_n_104,temp_23_reg_10213_reg_n_105,temp_23_reg_10213_reg_n_106,temp_23_reg_10213_reg_n_107,temp_23_reg_10213_reg_n_108}),
        .PATTERNBDETECT(NLW_temp_23_reg_10213_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_temp_23_reg_10213_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({temp_23_reg_10213_reg_n_109,temp_23_reg_10213_reg_n_110,temp_23_reg_10213_reg_n_111,temp_23_reg_10213_reg_n_112,temp_23_reg_10213_reg_n_113,temp_23_reg_10213_reg_n_114,temp_23_reg_10213_reg_n_115,temp_23_reg_10213_reg_n_116,temp_23_reg_10213_reg_n_117,temp_23_reg_10213_reg_n_118,temp_23_reg_10213_reg_n_119,temp_23_reg_10213_reg_n_120,temp_23_reg_10213_reg_n_121,temp_23_reg_10213_reg_n_122,temp_23_reg_10213_reg_n_123,temp_23_reg_10213_reg_n_124,temp_23_reg_10213_reg_n_125,temp_23_reg_10213_reg_n_126,temp_23_reg_10213_reg_n_127,temp_23_reg_10213_reg_n_128,temp_23_reg_10213_reg_n_129,temp_23_reg_10213_reg_n_130,temp_23_reg_10213_reg_n_131,temp_23_reg_10213_reg_n_132,temp_23_reg_10213_reg_n_133,temp_23_reg_10213_reg_n_134,temp_23_reg_10213_reg_n_135,temp_23_reg_10213_reg_n_136,temp_23_reg_10213_reg_n_137,temp_23_reg_10213_reg_n_138,temp_23_reg_10213_reg_n_139,temp_23_reg_10213_reg_n_140,temp_23_reg_10213_reg_n_141,temp_23_reg_10213_reg_n_142,temp_23_reg_10213_reg_n_143,temp_23_reg_10213_reg_n_144,temp_23_reg_10213_reg_n_145,temp_23_reg_10213_reg_n_146,temp_23_reg_10213_reg_n_147,temp_23_reg_10213_reg_n_148,temp_23_reg_10213_reg_n_149,temp_23_reg_10213_reg_n_150,temp_23_reg_10213_reg_n_151,temp_23_reg_10213_reg_n_152,temp_23_reg_10213_reg_n_153,temp_23_reg_10213_reg_n_154,temp_23_reg_10213_reg_n_155,temp_23_reg_10213_reg_n_156}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_temp_23_reg_10213_reg_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    temp_25_reg_10708_reg
       (.A({b_13_U_n_3,b_13_U_n_3,b_13_U_n_3,b_13_U_n_3,b_13_U_n_3,b_13_U_n_3,b_13_U_n_3,b_13_U_n_3,b_13_U_n_3,b_13_U_n_3,b_13_U_n_3,b_13_U_n_3,b_13_U_n_3,b_13_U_n_3,b_13_U_n_3,b_13_U_n_3,b_13_U_n_3,b_13_U_n_3,b_13_U_n_3,b_13_U_n_3,b_13_U_n_3,b_13_U_n_3,b_13_U_n_3,b_13_U_n_4,b_13_U_n_5,b_13_U_n_6,b_13_U_n_7,b_13_U_n_8,b_13_U_n_9,b_13_U_n_10}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_temp_25_reg_10708_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({a_13_U_n_3,a_13_U_n_3,a_13_U_n_3,a_13_U_n_3,a_13_U_n_3,a_13_U_n_3,a_13_U_n_3,a_13_U_n_3,a_13_U_n_3,a_13_U_n_3,a_13_U_n_3,a_13_U_n_4,a_13_U_n_5,a_13_U_n_6,a_13_U_n_7,a_13_U_n_8,a_13_U_n_9,a_13_U_n_10}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_temp_25_reg_10708_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_temp_25_reg_10708_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_temp_25_reg_10708_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(CEP),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_temp_25_reg_10708_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_temp_25_reg_10708_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_temp_25_reg_10708_reg_P_UNCONNECTED[47:8],temp_25_reg_10708_reg_n_101,temp_25_reg_10708_reg_n_102,temp_25_reg_10708_reg_n_103,temp_25_reg_10708_reg_n_104,temp_25_reg_10708_reg_n_105,temp_25_reg_10708_reg_n_106,temp_25_reg_10708_reg_n_107,temp_25_reg_10708_reg_n_108}),
        .PATTERNBDETECT(NLW_temp_25_reg_10708_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_temp_25_reg_10708_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({temp_25_reg_10708_reg_n_109,temp_25_reg_10708_reg_n_110,temp_25_reg_10708_reg_n_111,temp_25_reg_10708_reg_n_112,temp_25_reg_10708_reg_n_113,temp_25_reg_10708_reg_n_114,temp_25_reg_10708_reg_n_115,temp_25_reg_10708_reg_n_116,temp_25_reg_10708_reg_n_117,temp_25_reg_10708_reg_n_118,temp_25_reg_10708_reg_n_119,temp_25_reg_10708_reg_n_120,temp_25_reg_10708_reg_n_121,temp_25_reg_10708_reg_n_122,temp_25_reg_10708_reg_n_123,temp_25_reg_10708_reg_n_124,temp_25_reg_10708_reg_n_125,temp_25_reg_10708_reg_n_126,temp_25_reg_10708_reg_n_127,temp_25_reg_10708_reg_n_128,temp_25_reg_10708_reg_n_129,temp_25_reg_10708_reg_n_130,temp_25_reg_10708_reg_n_131,temp_25_reg_10708_reg_n_132,temp_25_reg_10708_reg_n_133,temp_25_reg_10708_reg_n_134,temp_25_reg_10708_reg_n_135,temp_25_reg_10708_reg_n_136,temp_25_reg_10708_reg_n_137,temp_25_reg_10708_reg_n_138,temp_25_reg_10708_reg_n_139,temp_25_reg_10708_reg_n_140,temp_25_reg_10708_reg_n_141,temp_25_reg_10708_reg_n_142,temp_25_reg_10708_reg_n_143,temp_25_reg_10708_reg_n_144,temp_25_reg_10708_reg_n_145,temp_25_reg_10708_reg_n_146,temp_25_reg_10708_reg_n_147,temp_25_reg_10708_reg_n_148,temp_25_reg_10708_reg_n_149,temp_25_reg_10708_reg_n_150,temp_25_reg_10708_reg_n_151,temp_25_reg_10708_reg_n_152,temp_25_reg_10708_reg_n_153,temp_25_reg_10708_reg_n_154,temp_25_reg_10708_reg_n_155,temp_25_reg_10708_reg_n_156}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_temp_25_reg_10708_reg_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    temp_28_reg_10223_reg
       (.A({b_14_U_n_11,b_14_U_n_11,b_14_U_n_11,b_14_U_n_11,b_14_U_n_11,b_14_U_n_11,b_14_U_n_11,b_14_U_n_11,b_14_U_n_11,b_14_U_n_11,b_14_U_n_11,b_14_U_n_11,b_14_U_n_11,b_14_U_n_11,b_14_U_n_11,b_14_U_n_11,b_14_U_n_11,b_14_U_n_11,b_14_U_n_11,b_14_U_n_11,b_14_U_n_11,b_14_U_n_11,b_14_U_n_11,b_14_U_n_12,b_14_U_n_13,b_14_U_n_14,b_14_U_n_15,b_14_U_n_16,b_14_U_n_17,b_14_U_n_18}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_temp_28_reg_10223_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({a_14_U_n_11,a_14_U_n_11,a_14_U_n_11,a_14_U_n_11,a_14_U_n_11,a_14_U_n_11,a_14_U_n_11,a_14_U_n_11,a_14_U_n_11,a_14_U_n_11,a_14_U_n_11,a_14_U_n_12,a_14_U_n_13,a_14_U_n_14,a_14_U_n_15,a_14_U_n_16,a_14_U_n_17,a_14_U_n_18}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_temp_28_reg_10223_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_temp_28_reg_10223_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_temp_28_reg_10223_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(exitcond_flatten1_reg_8075),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_temp_28_reg_10223_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_temp_28_reg_10223_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_temp_28_reg_10223_reg_P_UNCONNECTED[47:8],temp_28_reg_10223_reg_n_101,temp_28_reg_10223_reg_n_102,temp_28_reg_10223_reg_n_103,temp_28_reg_10223_reg_n_104,temp_28_reg_10223_reg_n_105,temp_28_reg_10223_reg_n_106,temp_28_reg_10223_reg_n_107,temp_28_reg_10223_reg_n_108}),
        .PATTERNBDETECT(NLW_temp_28_reg_10223_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_temp_28_reg_10223_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({temp_28_reg_10223_reg_n_109,temp_28_reg_10223_reg_n_110,temp_28_reg_10223_reg_n_111,temp_28_reg_10223_reg_n_112,temp_28_reg_10223_reg_n_113,temp_28_reg_10223_reg_n_114,temp_28_reg_10223_reg_n_115,temp_28_reg_10223_reg_n_116,temp_28_reg_10223_reg_n_117,temp_28_reg_10223_reg_n_118,temp_28_reg_10223_reg_n_119,temp_28_reg_10223_reg_n_120,temp_28_reg_10223_reg_n_121,temp_28_reg_10223_reg_n_122,temp_28_reg_10223_reg_n_123,temp_28_reg_10223_reg_n_124,temp_28_reg_10223_reg_n_125,temp_28_reg_10223_reg_n_126,temp_28_reg_10223_reg_n_127,temp_28_reg_10223_reg_n_128,temp_28_reg_10223_reg_n_129,temp_28_reg_10223_reg_n_130,temp_28_reg_10223_reg_n_131,temp_28_reg_10223_reg_n_132,temp_28_reg_10223_reg_n_133,temp_28_reg_10223_reg_n_134,temp_28_reg_10223_reg_n_135,temp_28_reg_10223_reg_n_136,temp_28_reg_10223_reg_n_137,temp_28_reg_10223_reg_n_138,temp_28_reg_10223_reg_n_139,temp_28_reg_10223_reg_n_140,temp_28_reg_10223_reg_n_141,temp_28_reg_10223_reg_n_142,temp_28_reg_10223_reg_n_143,temp_28_reg_10223_reg_n_144,temp_28_reg_10223_reg_n_145,temp_28_reg_10223_reg_n_146,temp_28_reg_10223_reg_n_147,temp_28_reg_10223_reg_n_148,temp_28_reg_10223_reg_n_149,temp_28_reg_10223_reg_n_150,temp_28_reg_10223_reg_n_151,temp_28_reg_10223_reg_n_152,temp_28_reg_10223_reg_n_153,temp_28_reg_10223_reg_n_154,temp_28_reg_10223_reg_n_155,temp_28_reg_10223_reg_n_156}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_temp_28_reg_10223_reg_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    temp_30_reg_10233_reg
       (.A({b_15_U_n_11,b_15_U_n_11,b_15_U_n_11,b_15_U_n_11,b_15_U_n_11,b_15_U_n_11,b_15_U_n_11,b_15_U_n_11,b_15_U_n_11,b_15_U_n_11,b_15_U_n_11,b_15_U_n_11,b_15_U_n_11,b_15_U_n_11,b_15_U_n_11,b_15_U_n_11,b_15_U_n_11,b_15_U_n_11,b_15_U_n_11,b_15_U_n_11,b_15_U_n_11,b_15_U_n_11,b_15_U_n_11,b_15_U_n_12,b_15_U_n_13,b_15_U_n_14,b_15_U_n_15,b_15_U_n_16,b_15_U_n_17,b_15_U_n_18}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_temp_30_reg_10233_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({a_15_U_n_11,a_15_U_n_11,a_15_U_n_11,a_15_U_n_11,a_15_U_n_11,a_15_U_n_11,a_15_U_n_11,a_15_U_n_11,a_15_U_n_11,a_15_U_n_11,a_15_U_n_11,a_15_U_n_12,a_15_U_n_13,a_15_U_n_14,a_15_U_n_15,a_15_U_n_16,a_15_U_n_17,a_15_U_n_18}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_temp_30_reg_10233_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_temp_30_reg_10233_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_temp_30_reg_10233_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(exitcond_flatten1_reg_8075),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_temp_30_reg_10233_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_temp_30_reg_10233_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_temp_30_reg_10233_reg_P_UNCONNECTED[47:8],temp_30_reg_10233_reg_n_101,temp_30_reg_10233_reg_n_102,temp_30_reg_10233_reg_n_103,temp_30_reg_10233_reg_n_104,temp_30_reg_10233_reg_n_105,temp_30_reg_10233_reg_n_106,temp_30_reg_10233_reg_n_107,temp_30_reg_10233_reg_n_108}),
        .PATTERNBDETECT(NLW_temp_30_reg_10233_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_temp_30_reg_10233_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({temp_30_reg_10233_reg_n_109,temp_30_reg_10233_reg_n_110,temp_30_reg_10233_reg_n_111,temp_30_reg_10233_reg_n_112,temp_30_reg_10233_reg_n_113,temp_30_reg_10233_reg_n_114,temp_30_reg_10233_reg_n_115,temp_30_reg_10233_reg_n_116,temp_30_reg_10233_reg_n_117,temp_30_reg_10233_reg_n_118,temp_30_reg_10233_reg_n_119,temp_30_reg_10233_reg_n_120,temp_30_reg_10233_reg_n_121,temp_30_reg_10233_reg_n_122,temp_30_reg_10233_reg_n_123,temp_30_reg_10233_reg_n_124,temp_30_reg_10233_reg_n_125,temp_30_reg_10233_reg_n_126,temp_30_reg_10233_reg_n_127,temp_30_reg_10233_reg_n_128,temp_30_reg_10233_reg_n_129,temp_30_reg_10233_reg_n_130,temp_30_reg_10233_reg_n_131,temp_30_reg_10233_reg_n_132,temp_30_reg_10233_reg_n_133,temp_30_reg_10233_reg_n_134,temp_30_reg_10233_reg_n_135,temp_30_reg_10233_reg_n_136,temp_30_reg_10233_reg_n_137,temp_30_reg_10233_reg_n_138,temp_30_reg_10233_reg_n_139,temp_30_reg_10233_reg_n_140,temp_30_reg_10233_reg_n_141,temp_30_reg_10233_reg_n_142,temp_30_reg_10233_reg_n_143,temp_30_reg_10233_reg_n_144,temp_30_reg_10233_reg_n_145,temp_30_reg_10233_reg_n_146,temp_30_reg_10233_reg_n_147,temp_30_reg_10233_reg_n_148,temp_30_reg_10233_reg_n_149,temp_30_reg_10233_reg_n_150,temp_30_reg_10233_reg_n_151,temp_30_reg_10233_reg_n_152,temp_30_reg_10233_reg_n_153,temp_30_reg_10233_reg_n_154,temp_30_reg_10233_reg_n_155,temp_30_reg_10233_reg_n_156}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_temp_30_reg_10233_reg_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    temp_33_reg_10248_reg
       (.A({b_17_U_n_3,b_17_U_n_3,b_17_U_n_3,b_17_U_n_3,b_17_U_n_3,b_17_U_n_3,b_17_U_n_3,b_17_U_n_3,b_17_U_n_3,b_17_U_n_3,b_17_U_n_3,b_17_U_n_3,b_17_U_n_3,b_17_U_n_3,b_17_U_n_3,b_17_U_n_3,b_17_U_n_3,b_17_U_n_3,b_17_U_n_3,b_17_U_n_3,b_17_U_n_3,b_17_U_n_3,b_17_U_n_3,b_17_U_n_4,b_17_U_n_5,b_17_U_n_6,b_17_U_n_7,b_17_U_n_8,b_17_U_n_9,b_17_U_n_10}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_temp_33_reg_10248_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({a_17_U_n_3,a_17_U_n_3,a_17_U_n_3,a_17_U_n_3,a_17_U_n_3,a_17_U_n_3,a_17_U_n_3,a_17_U_n_3,a_17_U_n_3,a_17_U_n_3,a_17_U_n_3,a_17_U_n_4,a_17_U_n_5,a_17_U_n_6,a_17_U_n_7,a_17_U_n_8,a_17_U_n_9,a_17_U_n_10}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_temp_33_reg_10248_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_temp_33_reg_10248_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_temp_33_reg_10248_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(exitcond_flatten1_reg_8075),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_temp_33_reg_10248_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_temp_33_reg_10248_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_temp_33_reg_10248_reg_P_UNCONNECTED[47:8],temp_33_reg_10248_reg_n_101,temp_33_reg_10248_reg_n_102,temp_33_reg_10248_reg_n_103,temp_33_reg_10248_reg_n_104,temp_33_reg_10248_reg_n_105,temp_33_reg_10248_reg_n_106,temp_33_reg_10248_reg_n_107,temp_33_reg_10248_reg_n_108}),
        .PATTERNBDETECT(NLW_temp_33_reg_10248_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_temp_33_reg_10248_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({temp_33_reg_10248_reg_n_109,temp_33_reg_10248_reg_n_110,temp_33_reg_10248_reg_n_111,temp_33_reg_10248_reg_n_112,temp_33_reg_10248_reg_n_113,temp_33_reg_10248_reg_n_114,temp_33_reg_10248_reg_n_115,temp_33_reg_10248_reg_n_116,temp_33_reg_10248_reg_n_117,temp_33_reg_10248_reg_n_118,temp_33_reg_10248_reg_n_119,temp_33_reg_10248_reg_n_120,temp_33_reg_10248_reg_n_121,temp_33_reg_10248_reg_n_122,temp_33_reg_10248_reg_n_123,temp_33_reg_10248_reg_n_124,temp_33_reg_10248_reg_n_125,temp_33_reg_10248_reg_n_126,temp_33_reg_10248_reg_n_127,temp_33_reg_10248_reg_n_128,temp_33_reg_10248_reg_n_129,temp_33_reg_10248_reg_n_130,temp_33_reg_10248_reg_n_131,temp_33_reg_10248_reg_n_132,temp_33_reg_10248_reg_n_133,temp_33_reg_10248_reg_n_134,temp_33_reg_10248_reg_n_135,temp_33_reg_10248_reg_n_136,temp_33_reg_10248_reg_n_137,temp_33_reg_10248_reg_n_138,temp_33_reg_10248_reg_n_139,temp_33_reg_10248_reg_n_140,temp_33_reg_10248_reg_n_141,temp_33_reg_10248_reg_n_142,temp_33_reg_10248_reg_n_143,temp_33_reg_10248_reg_n_144,temp_33_reg_10248_reg_n_145,temp_33_reg_10248_reg_n_146,temp_33_reg_10248_reg_n_147,temp_33_reg_10248_reg_n_148,temp_33_reg_10248_reg_n_149,temp_33_reg_10248_reg_n_150,temp_33_reg_10248_reg_n_151,temp_33_reg_10248_reg_n_152,temp_33_reg_10248_reg_n_153,temp_33_reg_10248_reg_n_154,temp_33_reg_10248_reg_n_155,temp_33_reg_10248_reg_n_156}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_temp_33_reg_10248_reg_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    temp_35_reg_10723_reg
       (.A({b_18_U_n_3,b_18_U_n_3,b_18_U_n_3,b_18_U_n_3,b_18_U_n_3,b_18_U_n_3,b_18_U_n_3,b_18_U_n_3,b_18_U_n_3,b_18_U_n_3,b_18_U_n_3,b_18_U_n_3,b_18_U_n_3,b_18_U_n_3,b_18_U_n_3,b_18_U_n_3,b_18_U_n_3,b_18_U_n_3,b_18_U_n_3,b_18_U_n_3,b_18_U_n_3,b_18_U_n_3,b_18_U_n_3,b_18_U_n_4,b_18_U_n_5,b_18_U_n_6,b_18_U_n_7,b_18_U_n_8,b_18_U_n_9,b_18_U_n_10}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_temp_35_reg_10723_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({a_18_U_n_3,a_18_U_n_3,a_18_U_n_3,a_18_U_n_3,a_18_U_n_3,a_18_U_n_3,a_18_U_n_3,a_18_U_n_3,a_18_U_n_3,a_18_U_n_3,a_18_U_n_3,a_18_U_n_4,a_18_U_n_5,a_18_U_n_6,a_18_U_n_7,a_18_U_n_8,a_18_U_n_9,a_18_U_n_10}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_temp_35_reg_10723_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_temp_35_reg_10723_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_temp_35_reg_10723_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(CEP),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_temp_35_reg_10723_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_temp_35_reg_10723_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_temp_35_reg_10723_reg_P_UNCONNECTED[47:8],temp_35_reg_10723_reg_n_101,temp_35_reg_10723_reg_n_102,temp_35_reg_10723_reg_n_103,temp_35_reg_10723_reg_n_104,temp_35_reg_10723_reg_n_105,temp_35_reg_10723_reg_n_106,temp_35_reg_10723_reg_n_107,temp_35_reg_10723_reg_n_108}),
        .PATTERNBDETECT(NLW_temp_35_reg_10723_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_temp_35_reg_10723_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({temp_35_reg_10723_reg_n_109,temp_35_reg_10723_reg_n_110,temp_35_reg_10723_reg_n_111,temp_35_reg_10723_reg_n_112,temp_35_reg_10723_reg_n_113,temp_35_reg_10723_reg_n_114,temp_35_reg_10723_reg_n_115,temp_35_reg_10723_reg_n_116,temp_35_reg_10723_reg_n_117,temp_35_reg_10723_reg_n_118,temp_35_reg_10723_reg_n_119,temp_35_reg_10723_reg_n_120,temp_35_reg_10723_reg_n_121,temp_35_reg_10723_reg_n_122,temp_35_reg_10723_reg_n_123,temp_35_reg_10723_reg_n_124,temp_35_reg_10723_reg_n_125,temp_35_reg_10723_reg_n_126,temp_35_reg_10723_reg_n_127,temp_35_reg_10723_reg_n_128,temp_35_reg_10723_reg_n_129,temp_35_reg_10723_reg_n_130,temp_35_reg_10723_reg_n_131,temp_35_reg_10723_reg_n_132,temp_35_reg_10723_reg_n_133,temp_35_reg_10723_reg_n_134,temp_35_reg_10723_reg_n_135,temp_35_reg_10723_reg_n_136,temp_35_reg_10723_reg_n_137,temp_35_reg_10723_reg_n_138,temp_35_reg_10723_reg_n_139,temp_35_reg_10723_reg_n_140,temp_35_reg_10723_reg_n_141,temp_35_reg_10723_reg_n_142,temp_35_reg_10723_reg_n_143,temp_35_reg_10723_reg_n_144,temp_35_reg_10723_reg_n_145,temp_35_reg_10723_reg_n_146,temp_35_reg_10723_reg_n_147,temp_35_reg_10723_reg_n_148,temp_35_reg_10723_reg_n_149,temp_35_reg_10723_reg_n_150,temp_35_reg_10723_reg_n_151,temp_35_reg_10723_reg_n_152,temp_35_reg_10723_reg_n_153,temp_35_reg_10723_reg_n_154,temp_35_reg_10723_reg_n_155,temp_35_reg_10723_reg_n_156}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_temp_35_reg_10723_reg_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    temp_38_reg_10258_reg
       (.A({b_19_U_n_11,b_19_U_n_11,b_19_U_n_11,b_19_U_n_11,b_19_U_n_11,b_19_U_n_11,b_19_U_n_11,b_19_U_n_11,b_19_U_n_11,b_19_U_n_11,b_19_U_n_11,b_19_U_n_11,b_19_U_n_11,b_19_U_n_11,b_19_U_n_11,b_19_U_n_11,b_19_U_n_11,b_19_U_n_11,b_19_U_n_11,b_19_U_n_11,b_19_U_n_11,b_19_U_n_11,b_19_U_n_11,b_19_U_n_12,b_19_U_n_13,b_19_U_n_14,b_19_U_n_15,b_19_U_n_16,b_19_U_n_17,b_19_U_n_18}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_temp_38_reg_10258_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({a_19_U_n_11,a_19_U_n_11,a_19_U_n_11,a_19_U_n_11,a_19_U_n_11,a_19_U_n_11,a_19_U_n_11,a_19_U_n_11,a_19_U_n_11,a_19_U_n_11,a_19_U_n_11,a_19_U_n_12,a_19_U_n_13,a_19_U_n_14,a_19_U_n_15,a_19_U_n_16,a_19_U_n_17,a_19_U_n_18}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_temp_38_reg_10258_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_temp_38_reg_10258_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_temp_38_reg_10258_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(exitcond_flatten1_reg_8075),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_temp_38_reg_10258_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_temp_38_reg_10258_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_temp_38_reg_10258_reg_P_UNCONNECTED[47:8],temp_38_reg_10258_reg_n_101,temp_38_reg_10258_reg_n_102,temp_38_reg_10258_reg_n_103,temp_38_reg_10258_reg_n_104,temp_38_reg_10258_reg_n_105,temp_38_reg_10258_reg_n_106,temp_38_reg_10258_reg_n_107,temp_38_reg_10258_reg_n_108}),
        .PATTERNBDETECT(NLW_temp_38_reg_10258_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_temp_38_reg_10258_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({temp_38_reg_10258_reg_n_109,temp_38_reg_10258_reg_n_110,temp_38_reg_10258_reg_n_111,temp_38_reg_10258_reg_n_112,temp_38_reg_10258_reg_n_113,temp_38_reg_10258_reg_n_114,temp_38_reg_10258_reg_n_115,temp_38_reg_10258_reg_n_116,temp_38_reg_10258_reg_n_117,temp_38_reg_10258_reg_n_118,temp_38_reg_10258_reg_n_119,temp_38_reg_10258_reg_n_120,temp_38_reg_10258_reg_n_121,temp_38_reg_10258_reg_n_122,temp_38_reg_10258_reg_n_123,temp_38_reg_10258_reg_n_124,temp_38_reg_10258_reg_n_125,temp_38_reg_10258_reg_n_126,temp_38_reg_10258_reg_n_127,temp_38_reg_10258_reg_n_128,temp_38_reg_10258_reg_n_129,temp_38_reg_10258_reg_n_130,temp_38_reg_10258_reg_n_131,temp_38_reg_10258_reg_n_132,temp_38_reg_10258_reg_n_133,temp_38_reg_10258_reg_n_134,temp_38_reg_10258_reg_n_135,temp_38_reg_10258_reg_n_136,temp_38_reg_10258_reg_n_137,temp_38_reg_10258_reg_n_138,temp_38_reg_10258_reg_n_139,temp_38_reg_10258_reg_n_140,temp_38_reg_10258_reg_n_141,temp_38_reg_10258_reg_n_142,temp_38_reg_10258_reg_n_143,temp_38_reg_10258_reg_n_144,temp_38_reg_10258_reg_n_145,temp_38_reg_10258_reg_n_146,temp_38_reg_10258_reg_n_147,temp_38_reg_10258_reg_n_148,temp_38_reg_10258_reg_n_149,temp_38_reg_10258_reg_n_150,temp_38_reg_10258_reg_n_151,temp_38_reg_10258_reg_n_152,temp_38_reg_10258_reg_n_153,temp_38_reg_10258_reg_n_154,temp_38_reg_10258_reg_n_155,temp_38_reg_10258_reg_n_156}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_temp_38_reg_10258_reg_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    temp_40_reg_10268_reg
       (.A({b_20_U_n_11,b_20_U_n_11,b_20_U_n_11,b_20_U_n_11,b_20_U_n_11,b_20_U_n_11,b_20_U_n_11,b_20_U_n_11,b_20_U_n_11,b_20_U_n_11,b_20_U_n_11,b_20_U_n_11,b_20_U_n_11,b_20_U_n_11,b_20_U_n_11,b_20_U_n_11,b_20_U_n_11,b_20_U_n_11,b_20_U_n_11,b_20_U_n_11,b_20_U_n_11,b_20_U_n_11,b_20_U_n_11,b_20_U_n_12,b_20_U_n_13,b_20_U_n_14,b_20_U_n_15,b_20_U_n_16,b_20_U_n_17,b_20_U_n_18}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_temp_40_reg_10268_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({a_20_U_n_11,a_20_U_n_11,a_20_U_n_11,a_20_U_n_11,a_20_U_n_11,a_20_U_n_11,a_20_U_n_11,a_20_U_n_11,a_20_U_n_11,a_20_U_n_11,a_20_U_n_11,a_20_U_n_12,a_20_U_n_13,a_20_U_n_14,a_20_U_n_15,a_20_U_n_16,a_20_U_n_17,a_20_U_n_18}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_temp_40_reg_10268_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_temp_40_reg_10268_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_temp_40_reg_10268_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(exitcond_flatten1_reg_8075),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_temp_40_reg_10268_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_temp_40_reg_10268_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_temp_40_reg_10268_reg_P_UNCONNECTED[47:8],temp_40_reg_10268_reg_n_101,temp_40_reg_10268_reg_n_102,temp_40_reg_10268_reg_n_103,temp_40_reg_10268_reg_n_104,temp_40_reg_10268_reg_n_105,temp_40_reg_10268_reg_n_106,temp_40_reg_10268_reg_n_107,temp_40_reg_10268_reg_n_108}),
        .PATTERNBDETECT(NLW_temp_40_reg_10268_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_temp_40_reg_10268_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({temp_40_reg_10268_reg_n_109,temp_40_reg_10268_reg_n_110,temp_40_reg_10268_reg_n_111,temp_40_reg_10268_reg_n_112,temp_40_reg_10268_reg_n_113,temp_40_reg_10268_reg_n_114,temp_40_reg_10268_reg_n_115,temp_40_reg_10268_reg_n_116,temp_40_reg_10268_reg_n_117,temp_40_reg_10268_reg_n_118,temp_40_reg_10268_reg_n_119,temp_40_reg_10268_reg_n_120,temp_40_reg_10268_reg_n_121,temp_40_reg_10268_reg_n_122,temp_40_reg_10268_reg_n_123,temp_40_reg_10268_reg_n_124,temp_40_reg_10268_reg_n_125,temp_40_reg_10268_reg_n_126,temp_40_reg_10268_reg_n_127,temp_40_reg_10268_reg_n_128,temp_40_reg_10268_reg_n_129,temp_40_reg_10268_reg_n_130,temp_40_reg_10268_reg_n_131,temp_40_reg_10268_reg_n_132,temp_40_reg_10268_reg_n_133,temp_40_reg_10268_reg_n_134,temp_40_reg_10268_reg_n_135,temp_40_reg_10268_reg_n_136,temp_40_reg_10268_reg_n_137,temp_40_reg_10268_reg_n_138,temp_40_reg_10268_reg_n_139,temp_40_reg_10268_reg_n_140,temp_40_reg_10268_reg_n_141,temp_40_reg_10268_reg_n_142,temp_40_reg_10268_reg_n_143,temp_40_reg_10268_reg_n_144,temp_40_reg_10268_reg_n_145,temp_40_reg_10268_reg_n_146,temp_40_reg_10268_reg_n_147,temp_40_reg_10268_reg_n_148,temp_40_reg_10268_reg_n_149,temp_40_reg_10268_reg_n_150,temp_40_reg_10268_reg_n_151,temp_40_reg_10268_reg_n_152,temp_40_reg_10268_reg_n_153,temp_40_reg_10268_reg_n_154,temp_40_reg_10268_reg_n_155,temp_40_reg_10268_reg_n_156}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_temp_40_reg_10268_reg_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    temp_43_reg_10283_reg
       (.A({b_22_U_n_3,b_22_U_n_3,b_22_U_n_3,b_22_U_n_3,b_22_U_n_3,b_22_U_n_3,b_22_U_n_3,b_22_U_n_3,b_22_U_n_3,b_22_U_n_3,b_22_U_n_3,b_22_U_n_3,b_22_U_n_3,b_22_U_n_3,b_22_U_n_3,b_22_U_n_3,b_22_U_n_3,b_22_U_n_3,b_22_U_n_3,b_22_U_n_3,b_22_U_n_3,b_22_U_n_3,b_22_U_n_3,b_22_U_n_4,b_22_U_n_5,b_22_U_n_6,b_22_U_n_7,b_22_U_n_8,b_22_U_n_9,b_22_U_n_10}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_temp_43_reg_10283_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({a_22_U_n_3,a_22_U_n_3,a_22_U_n_3,a_22_U_n_3,a_22_U_n_3,a_22_U_n_3,a_22_U_n_3,a_22_U_n_3,a_22_U_n_3,a_22_U_n_3,a_22_U_n_3,a_22_U_n_4,a_22_U_n_5,a_22_U_n_6,a_22_U_n_7,a_22_U_n_8,a_22_U_n_9,a_22_U_n_10}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_temp_43_reg_10283_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_temp_43_reg_10283_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_temp_43_reg_10283_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(exitcond_flatten1_reg_8075),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_temp_43_reg_10283_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_temp_43_reg_10283_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_temp_43_reg_10283_reg_P_UNCONNECTED[47:8],temp_43_reg_10283_reg_n_101,temp_43_reg_10283_reg_n_102,temp_43_reg_10283_reg_n_103,temp_43_reg_10283_reg_n_104,temp_43_reg_10283_reg_n_105,temp_43_reg_10283_reg_n_106,temp_43_reg_10283_reg_n_107,temp_43_reg_10283_reg_n_108}),
        .PATTERNBDETECT(NLW_temp_43_reg_10283_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_temp_43_reg_10283_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({temp_43_reg_10283_reg_n_109,temp_43_reg_10283_reg_n_110,temp_43_reg_10283_reg_n_111,temp_43_reg_10283_reg_n_112,temp_43_reg_10283_reg_n_113,temp_43_reg_10283_reg_n_114,temp_43_reg_10283_reg_n_115,temp_43_reg_10283_reg_n_116,temp_43_reg_10283_reg_n_117,temp_43_reg_10283_reg_n_118,temp_43_reg_10283_reg_n_119,temp_43_reg_10283_reg_n_120,temp_43_reg_10283_reg_n_121,temp_43_reg_10283_reg_n_122,temp_43_reg_10283_reg_n_123,temp_43_reg_10283_reg_n_124,temp_43_reg_10283_reg_n_125,temp_43_reg_10283_reg_n_126,temp_43_reg_10283_reg_n_127,temp_43_reg_10283_reg_n_128,temp_43_reg_10283_reg_n_129,temp_43_reg_10283_reg_n_130,temp_43_reg_10283_reg_n_131,temp_43_reg_10283_reg_n_132,temp_43_reg_10283_reg_n_133,temp_43_reg_10283_reg_n_134,temp_43_reg_10283_reg_n_135,temp_43_reg_10283_reg_n_136,temp_43_reg_10283_reg_n_137,temp_43_reg_10283_reg_n_138,temp_43_reg_10283_reg_n_139,temp_43_reg_10283_reg_n_140,temp_43_reg_10283_reg_n_141,temp_43_reg_10283_reg_n_142,temp_43_reg_10283_reg_n_143,temp_43_reg_10283_reg_n_144,temp_43_reg_10283_reg_n_145,temp_43_reg_10283_reg_n_146,temp_43_reg_10283_reg_n_147,temp_43_reg_10283_reg_n_148,temp_43_reg_10283_reg_n_149,temp_43_reg_10283_reg_n_150,temp_43_reg_10283_reg_n_151,temp_43_reg_10283_reg_n_152,temp_43_reg_10283_reg_n_153,temp_43_reg_10283_reg_n_154,temp_43_reg_10283_reg_n_155,temp_43_reg_10283_reg_n_156}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_temp_43_reg_10283_reg_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    temp_45_reg_10738_reg
       (.A({b_23_U_n_3,b_23_U_n_3,b_23_U_n_3,b_23_U_n_3,b_23_U_n_3,b_23_U_n_3,b_23_U_n_3,b_23_U_n_3,b_23_U_n_3,b_23_U_n_3,b_23_U_n_3,b_23_U_n_3,b_23_U_n_3,b_23_U_n_3,b_23_U_n_3,b_23_U_n_3,b_23_U_n_3,b_23_U_n_3,b_23_U_n_3,b_23_U_n_3,b_23_U_n_3,b_23_U_n_3,b_23_U_n_3,b_23_U_n_4,b_23_U_n_5,b_23_U_n_6,b_23_U_n_7,b_23_U_n_8,b_23_U_n_9,b_23_U_n_10}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_temp_45_reg_10738_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({a_23_U_n_3,a_23_U_n_3,a_23_U_n_3,a_23_U_n_3,a_23_U_n_3,a_23_U_n_3,a_23_U_n_3,a_23_U_n_3,a_23_U_n_3,a_23_U_n_3,a_23_U_n_3,a_23_U_n_4,a_23_U_n_5,a_23_U_n_6,a_23_U_n_7,a_23_U_n_8,a_23_U_n_9,a_23_U_n_10}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_temp_45_reg_10738_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_temp_45_reg_10738_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_temp_45_reg_10738_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(CEP),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_temp_45_reg_10738_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_temp_45_reg_10738_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_temp_45_reg_10738_reg_P_UNCONNECTED[47:8],temp_45_reg_10738_reg_n_101,temp_45_reg_10738_reg_n_102,temp_45_reg_10738_reg_n_103,temp_45_reg_10738_reg_n_104,temp_45_reg_10738_reg_n_105,temp_45_reg_10738_reg_n_106,temp_45_reg_10738_reg_n_107,temp_45_reg_10738_reg_n_108}),
        .PATTERNBDETECT(NLW_temp_45_reg_10738_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_temp_45_reg_10738_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({temp_45_reg_10738_reg_n_109,temp_45_reg_10738_reg_n_110,temp_45_reg_10738_reg_n_111,temp_45_reg_10738_reg_n_112,temp_45_reg_10738_reg_n_113,temp_45_reg_10738_reg_n_114,temp_45_reg_10738_reg_n_115,temp_45_reg_10738_reg_n_116,temp_45_reg_10738_reg_n_117,temp_45_reg_10738_reg_n_118,temp_45_reg_10738_reg_n_119,temp_45_reg_10738_reg_n_120,temp_45_reg_10738_reg_n_121,temp_45_reg_10738_reg_n_122,temp_45_reg_10738_reg_n_123,temp_45_reg_10738_reg_n_124,temp_45_reg_10738_reg_n_125,temp_45_reg_10738_reg_n_126,temp_45_reg_10738_reg_n_127,temp_45_reg_10738_reg_n_128,temp_45_reg_10738_reg_n_129,temp_45_reg_10738_reg_n_130,temp_45_reg_10738_reg_n_131,temp_45_reg_10738_reg_n_132,temp_45_reg_10738_reg_n_133,temp_45_reg_10738_reg_n_134,temp_45_reg_10738_reg_n_135,temp_45_reg_10738_reg_n_136,temp_45_reg_10738_reg_n_137,temp_45_reg_10738_reg_n_138,temp_45_reg_10738_reg_n_139,temp_45_reg_10738_reg_n_140,temp_45_reg_10738_reg_n_141,temp_45_reg_10738_reg_n_142,temp_45_reg_10738_reg_n_143,temp_45_reg_10738_reg_n_144,temp_45_reg_10738_reg_n_145,temp_45_reg_10738_reg_n_146,temp_45_reg_10738_reg_n_147,temp_45_reg_10738_reg_n_148,temp_45_reg_10738_reg_n_149,temp_45_reg_10738_reg_n_150,temp_45_reg_10738_reg_n_151,temp_45_reg_10738_reg_n_152,temp_45_reg_10738_reg_n_153,temp_45_reg_10738_reg_n_154,temp_45_reg_10738_reg_n_155,temp_45_reg_10738_reg_n_156}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_temp_45_reg_10738_reg_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    temp_48_reg_10293_reg
       (.A({b_24_U_n_11,b_24_U_n_11,b_24_U_n_11,b_24_U_n_11,b_24_U_n_11,b_24_U_n_11,b_24_U_n_11,b_24_U_n_11,b_24_U_n_11,b_24_U_n_11,b_24_U_n_11,b_24_U_n_11,b_24_U_n_11,b_24_U_n_11,b_24_U_n_11,b_24_U_n_11,b_24_U_n_11,b_24_U_n_11,b_24_U_n_11,b_24_U_n_11,b_24_U_n_11,b_24_U_n_11,b_24_U_n_11,b_24_U_n_12,b_24_U_n_13,b_24_U_n_14,b_24_U_n_15,b_24_U_n_16,b_24_U_n_17,b_24_U_n_18}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_temp_48_reg_10293_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({a_24_U_n_11,a_24_U_n_11,a_24_U_n_11,a_24_U_n_11,a_24_U_n_11,a_24_U_n_11,a_24_U_n_11,a_24_U_n_11,a_24_U_n_11,a_24_U_n_11,a_24_U_n_11,a_24_U_n_12,a_24_U_n_13,a_24_U_n_14,a_24_U_n_15,a_24_U_n_16,a_24_U_n_17,a_24_U_n_18}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_temp_48_reg_10293_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_temp_48_reg_10293_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_temp_48_reg_10293_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(exitcond_flatten1_reg_8075),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_temp_48_reg_10293_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_temp_48_reg_10293_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_temp_48_reg_10293_reg_P_UNCONNECTED[47:8],temp_48_reg_10293_reg_n_101,temp_48_reg_10293_reg_n_102,temp_48_reg_10293_reg_n_103,temp_48_reg_10293_reg_n_104,temp_48_reg_10293_reg_n_105,temp_48_reg_10293_reg_n_106,temp_48_reg_10293_reg_n_107,temp_48_reg_10293_reg_n_108}),
        .PATTERNBDETECT(NLW_temp_48_reg_10293_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_temp_48_reg_10293_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({temp_48_reg_10293_reg_n_109,temp_48_reg_10293_reg_n_110,temp_48_reg_10293_reg_n_111,temp_48_reg_10293_reg_n_112,temp_48_reg_10293_reg_n_113,temp_48_reg_10293_reg_n_114,temp_48_reg_10293_reg_n_115,temp_48_reg_10293_reg_n_116,temp_48_reg_10293_reg_n_117,temp_48_reg_10293_reg_n_118,temp_48_reg_10293_reg_n_119,temp_48_reg_10293_reg_n_120,temp_48_reg_10293_reg_n_121,temp_48_reg_10293_reg_n_122,temp_48_reg_10293_reg_n_123,temp_48_reg_10293_reg_n_124,temp_48_reg_10293_reg_n_125,temp_48_reg_10293_reg_n_126,temp_48_reg_10293_reg_n_127,temp_48_reg_10293_reg_n_128,temp_48_reg_10293_reg_n_129,temp_48_reg_10293_reg_n_130,temp_48_reg_10293_reg_n_131,temp_48_reg_10293_reg_n_132,temp_48_reg_10293_reg_n_133,temp_48_reg_10293_reg_n_134,temp_48_reg_10293_reg_n_135,temp_48_reg_10293_reg_n_136,temp_48_reg_10293_reg_n_137,temp_48_reg_10293_reg_n_138,temp_48_reg_10293_reg_n_139,temp_48_reg_10293_reg_n_140,temp_48_reg_10293_reg_n_141,temp_48_reg_10293_reg_n_142,temp_48_reg_10293_reg_n_143,temp_48_reg_10293_reg_n_144,temp_48_reg_10293_reg_n_145,temp_48_reg_10293_reg_n_146,temp_48_reg_10293_reg_n_147,temp_48_reg_10293_reg_n_148,temp_48_reg_10293_reg_n_149,temp_48_reg_10293_reg_n_150,temp_48_reg_10293_reg_n_151,temp_48_reg_10293_reg_n_152,temp_48_reg_10293_reg_n_153,temp_48_reg_10293_reg_n_154,temp_48_reg_10293_reg_n_155,temp_48_reg_10293_reg_n_156}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_temp_48_reg_10293_reg_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    temp_4_reg_10113_reg
       (.A({b_2_U_n_3,b_2_U_n_3,b_2_U_n_3,b_2_U_n_3,b_2_U_n_3,b_2_U_n_3,b_2_U_n_3,b_2_U_n_3,b_2_U_n_3,b_2_U_n_3,b_2_U_n_3,b_2_U_n_3,b_2_U_n_3,b_2_U_n_3,b_2_U_n_3,b_2_U_n_3,b_2_U_n_3,b_2_U_n_3,b_2_U_n_3,b_2_U_n_3,b_2_U_n_3,b_2_U_n_3,b_2_U_n_3,b_2_U_n_4,b_2_U_n_5,b_2_U_n_6,b_2_U_n_7,b_2_U_n_8,b_2_U_n_9,b_2_U_n_10}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_temp_4_reg_10113_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({a_2_U_n_3,a_2_U_n_3,a_2_U_n_3,a_2_U_n_3,a_2_U_n_3,a_2_U_n_3,a_2_U_n_3,a_2_U_n_3,a_2_U_n_3,a_2_U_n_3,a_2_U_n_3,a_2_U_n_4,a_2_U_n_5,a_2_U_n_6,a_2_U_n_7,a_2_U_n_8,a_2_U_n_9,a_2_U_n_10}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_temp_4_reg_10113_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_temp_4_reg_10113_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_temp_4_reg_10113_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(exitcond_flatten1_reg_8075),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_temp_4_reg_10113_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_temp_4_reg_10113_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_temp_4_reg_10113_reg_P_UNCONNECTED[47:8],temp_4_reg_10113_reg_n_101,temp_4_reg_10113_reg_n_102,temp_4_reg_10113_reg_n_103,temp_4_reg_10113_reg_n_104,temp_4_reg_10113_reg_n_105,temp_4_reg_10113_reg_n_106,temp_4_reg_10113_reg_n_107,temp_4_reg_10113_reg_n_108}),
        .PATTERNBDETECT(NLW_temp_4_reg_10113_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_temp_4_reg_10113_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({temp_4_reg_10113_reg_n_109,temp_4_reg_10113_reg_n_110,temp_4_reg_10113_reg_n_111,temp_4_reg_10113_reg_n_112,temp_4_reg_10113_reg_n_113,temp_4_reg_10113_reg_n_114,temp_4_reg_10113_reg_n_115,temp_4_reg_10113_reg_n_116,temp_4_reg_10113_reg_n_117,temp_4_reg_10113_reg_n_118,temp_4_reg_10113_reg_n_119,temp_4_reg_10113_reg_n_120,temp_4_reg_10113_reg_n_121,temp_4_reg_10113_reg_n_122,temp_4_reg_10113_reg_n_123,temp_4_reg_10113_reg_n_124,temp_4_reg_10113_reg_n_125,temp_4_reg_10113_reg_n_126,temp_4_reg_10113_reg_n_127,temp_4_reg_10113_reg_n_128,temp_4_reg_10113_reg_n_129,temp_4_reg_10113_reg_n_130,temp_4_reg_10113_reg_n_131,temp_4_reg_10113_reg_n_132,temp_4_reg_10113_reg_n_133,temp_4_reg_10113_reg_n_134,temp_4_reg_10113_reg_n_135,temp_4_reg_10113_reg_n_136,temp_4_reg_10113_reg_n_137,temp_4_reg_10113_reg_n_138,temp_4_reg_10113_reg_n_139,temp_4_reg_10113_reg_n_140,temp_4_reg_10113_reg_n_141,temp_4_reg_10113_reg_n_142,temp_4_reg_10113_reg_n_143,temp_4_reg_10113_reg_n_144,temp_4_reg_10113_reg_n_145,temp_4_reg_10113_reg_n_146,temp_4_reg_10113_reg_n_147,temp_4_reg_10113_reg_n_148,temp_4_reg_10113_reg_n_149,temp_4_reg_10113_reg_n_150,temp_4_reg_10113_reg_n_151,temp_4_reg_10113_reg_n_152,temp_4_reg_10113_reg_n_153,temp_4_reg_10113_reg_n_154,temp_4_reg_10113_reg_n_155,temp_4_reg_10113_reg_n_156}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_temp_4_reg_10113_reg_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    temp_50_reg_10753_reg
       (.A({b_25_U_n_11,b_25_U_n_11,b_25_U_n_11,b_25_U_n_11,b_25_U_n_11,b_25_U_n_11,b_25_U_n_11,b_25_U_n_11,b_25_U_n_11,b_25_U_n_11,b_25_U_n_11,b_25_U_n_11,b_25_U_n_11,b_25_U_n_11,b_25_U_n_11,b_25_U_n_11,b_25_U_n_11,b_25_U_n_11,b_25_U_n_11,b_25_U_n_11,b_25_U_n_11,b_25_U_n_11,b_25_U_n_11,b_25_U_n_12,b_25_U_n_13,b_25_U_n_14,b_25_U_n_15,b_25_U_n_16,b_25_U_n_17,b_25_U_n_18}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_temp_50_reg_10753_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({a_25_U_n_11,a_25_U_n_11,a_25_U_n_11,a_25_U_n_11,a_25_U_n_11,a_25_U_n_11,a_25_U_n_11,a_25_U_n_11,a_25_U_n_11,a_25_U_n_11,a_25_U_n_11,a_25_U_n_12,a_25_U_n_13,a_25_U_n_14,a_25_U_n_15,a_25_U_n_16,a_25_U_n_17,a_25_U_n_18}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_temp_50_reg_10753_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_temp_50_reg_10753_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_temp_50_reg_10753_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(CEP),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_temp_50_reg_10753_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_temp_50_reg_10753_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_temp_50_reg_10753_reg_P_UNCONNECTED[47:8],temp_50_reg_10753_reg_n_101,temp_50_reg_10753_reg_n_102,temp_50_reg_10753_reg_n_103,temp_50_reg_10753_reg_n_104,temp_50_reg_10753_reg_n_105,temp_50_reg_10753_reg_n_106,temp_50_reg_10753_reg_n_107,temp_50_reg_10753_reg_n_108}),
        .PATTERNBDETECT(NLW_temp_50_reg_10753_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_temp_50_reg_10753_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({temp_50_reg_10753_reg_n_109,temp_50_reg_10753_reg_n_110,temp_50_reg_10753_reg_n_111,temp_50_reg_10753_reg_n_112,temp_50_reg_10753_reg_n_113,temp_50_reg_10753_reg_n_114,temp_50_reg_10753_reg_n_115,temp_50_reg_10753_reg_n_116,temp_50_reg_10753_reg_n_117,temp_50_reg_10753_reg_n_118,temp_50_reg_10753_reg_n_119,temp_50_reg_10753_reg_n_120,temp_50_reg_10753_reg_n_121,temp_50_reg_10753_reg_n_122,temp_50_reg_10753_reg_n_123,temp_50_reg_10753_reg_n_124,temp_50_reg_10753_reg_n_125,temp_50_reg_10753_reg_n_126,temp_50_reg_10753_reg_n_127,temp_50_reg_10753_reg_n_128,temp_50_reg_10753_reg_n_129,temp_50_reg_10753_reg_n_130,temp_50_reg_10753_reg_n_131,temp_50_reg_10753_reg_n_132,temp_50_reg_10753_reg_n_133,temp_50_reg_10753_reg_n_134,temp_50_reg_10753_reg_n_135,temp_50_reg_10753_reg_n_136,temp_50_reg_10753_reg_n_137,temp_50_reg_10753_reg_n_138,temp_50_reg_10753_reg_n_139,temp_50_reg_10753_reg_n_140,temp_50_reg_10753_reg_n_141,temp_50_reg_10753_reg_n_142,temp_50_reg_10753_reg_n_143,temp_50_reg_10753_reg_n_144,temp_50_reg_10753_reg_n_145,temp_50_reg_10753_reg_n_146,temp_50_reg_10753_reg_n_147,temp_50_reg_10753_reg_n_148,temp_50_reg_10753_reg_n_149,temp_50_reg_10753_reg_n_150,temp_50_reg_10753_reg_n_151,temp_50_reg_10753_reg_n_152,temp_50_reg_10753_reg_n_153,temp_50_reg_10753_reg_n_154,temp_50_reg_10753_reg_n_155,temp_50_reg_10753_reg_n_156}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_temp_50_reg_10753_reg_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    temp_53_reg_10768_reg
       (.A({b_27_U_n_3,b_27_U_n_3,b_27_U_n_3,b_27_U_n_3,b_27_U_n_3,b_27_U_n_3,b_27_U_n_3,b_27_U_n_3,b_27_U_n_3,b_27_U_n_3,b_27_U_n_3,b_27_U_n_3,b_27_U_n_3,b_27_U_n_3,b_27_U_n_3,b_27_U_n_3,b_27_U_n_3,b_27_U_n_3,b_27_U_n_3,b_27_U_n_3,b_27_U_n_3,b_27_U_n_3,b_27_U_n_3,b_27_U_n_4,b_27_U_n_5,b_27_U_n_6,b_27_U_n_7,b_27_U_n_8,b_27_U_n_9,b_27_U_n_10}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_temp_53_reg_10768_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({a_27_U_n_3,a_27_U_n_3,a_27_U_n_3,a_27_U_n_3,a_27_U_n_3,a_27_U_n_3,a_27_U_n_3,a_27_U_n_3,a_27_U_n_3,a_27_U_n_3,a_27_U_n_3,a_27_U_n_4,a_27_U_n_5,a_27_U_n_6,a_27_U_n_7,a_27_U_n_8,a_27_U_n_9,a_27_U_n_10}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_temp_53_reg_10768_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_temp_53_reg_10768_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_temp_53_reg_10768_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(CEP),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_temp_53_reg_10768_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_temp_53_reg_10768_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_temp_53_reg_10768_reg_P_UNCONNECTED[47:8],temp_53_reg_10768_reg_n_101,temp_53_reg_10768_reg_n_102,temp_53_reg_10768_reg_n_103,temp_53_reg_10768_reg_n_104,temp_53_reg_10768_reg_n_105,temp_53_reg_10768_reg_n_106,temp_53_reg_10768_reg_n_107,temp_53_reg_10768_reg_n_108}),
        .PATTERNBDETECT(NLW_temp_53_reg_10768_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_temp_53_reg_10768_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({temp_53_reg_10768_reg_n_109,temp_53_reg_10768_reg_n_110,temp_53_reg_10768_reg_n_111,temp_53_reg_10768_reg_n_112,temp_53_reg_10768_reg_n_113,temp_53_reg_10768_reg_n_114,temp_53_reg_10768_reg_n_115,temp_53_reg_10768_reg_n_116,temp_53_reg_10768_reg_n_117,temp_53_reg_10768_reg_n_118,temp_53_reg_10768_reg_n_119,temp_53_reg_10768_reg_n_120,temp_53_reg_10768_reg_n_121,temp_53_reg_10768_reg_n_122,temp_53_reg_10768_reg_n_123,temp_53_reg_10768_reg_n_124,temp_53_reg_10768_reg_n_125,temp_53_reg_10768_reg_n_126,temp_53_reg_10768_reg_n_127,temp_53_reg_10768_reg_n_128,temp_53_reg_10768_reg_n_129,temp_53_reg_10768_reg_n_130,temp_53_reg_10768_reg_n_131,temp_53_reg_10768_reg_n_132,temp_53_reg_10768_reg_n_133,temp_53_reg_10768_reg_n_134,temp_53_reg_10768_reg_n_135,temp_53_reg_10768_reg_n_136,temp_53_reg_10768_reg_n_137,temp_53_reg_10768_reg_n_138,temp_53_reg_10768_reg_n_139,temp_53_reg_10768_reg_n_140,temp_53_reg_10768_reg_n_141,temp_53_reg_10768_reg_n_142,temp_53_reg_10768_reg_n_143,temp_53_reg_10768_reg_n_144,temp_53_reg_10768_reg_n_145,temp_53_reg_10768_reg_n_146,temp_53_reg_10768_reg_n_147,temp_53_reg_10768_reg_n_148,temp_53_reg_10768_reg_n_149,temp_53_reg_10768_reg_n_150,temp_53_reg_10768_reg_n_151,temp_53_reg_10768_reg_n_152,temp_53_reg_10768_reg_n_153,temp_53_reg_10768_reg_n_154,temp_53_reg_10768_reg_n_155,temp_53_reg_10768_reg_n_156}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_temp_53_reg_10768_reg_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    temp_55_reg_10778_reg
       (.A({b_28_U_n_3,b_28_U_n_3,b_28_U_n_3,b_28_U_n_3,b_28_U_n_3,b_28_U_n_3,b_28_U_n_3,b_28_U_n_3,b_28_U_n_3,b_28_U_n_3,b_28_U_n_3,b_28_U_n_3,b_28_U_n_3,b_28_U_n_3,b_28_U_n_3,b_28_U_n_3,b_28_U_n_3,b_28_U_n_3,b_28_U_n_3,b_28_U_n_3,b_28_U_n_3,b_28_U_n_3,b_28_U_n_3,b_28_U_n_4,b_28_U_n_5,b_28_U_n_6,b_28_U_n_7,b_28_U_n_8,b_28_U_n_9,b_28_U_n_10}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_temp_55_reg_10778_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({a_28_U_n_3,a_28_U_n_3,a_28_U_n_3,a_28_U_n_3,a_28_U_n_3,a_28_U_n_3,a_28_U_n_3,a_28_U_n_3,a_28_U_n_3,a_28_U_n_3,a_28_U_n_3,a_28_U_n_4,a_28_U_n_5,a_28_U_n_6,a_28_U_n_7,a_28_U_n_8,a_28_U_n_9,a_28_U_n_10}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_temp_55_reg_10778_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_temp_55_reg_10778_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_temp_55_reg_10778_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(CEP),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_temp_55_reg_10778_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_temp_55_reg_10778_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_temp_55_reg_10778_reg_P_UNCONNECTED[47:8],temp_55_reg_10778_reg_n_101,temp_55_reg_10778_reg_n_102,temp_55_reg_10778_reg_n_103,temp_55_reg_10778_reg_n_104,temp_55_reg_10778_reg_n_105,temp_55_reg_10778_reg_n_106,temp_55_reg_10778_reg_n_107,temp_55_reg_10778_reg_n_108}),
        .PATTERNBDETECT(NLW_temp_55_reg_10778_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_temp_55_reg_10778_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({temp_55_reg_10778_reg_n_109,temp_55_reg_10778_reg_n_110,temp_55_reg_10778_reg_n_111,temp_55_reg_10778_reg_n_112,temp_55_reg_10778_reg_n_113,temp_55_reg_10778_reg_n_114,temp_55_reg_10778_reg_n_115,temp_55_reg_10778_reg_n_116,temp_55_reg_10778_reg_n_117,temp_55_reg_10778_reg_n_118,temp_55_reg_10778_reg_n_119,temp_55_reg_10778_reg_n_120,temp_55_reg_10778_reg_n_121,temp_55_reg_10778_reg_n_122,temp_55_reg_10778_reg_n_123,temp_55_reg_10778_reg_n_124,temp_55_reg_10778_reg_n_125,temp_55_reg_10778_reg_n_126,temp_55_reg_10778_reg_n_127,temp_55_reg_10778_reg_n_128,temp_55_reg_10778_reg_n_129,temp_55_reg_10778_reg_n_130,temp_55_reg_10778_reg_n_131,temp_55_reg_10778_reg_n_132,temp_55_reg_10778_reg_n_133,temp_55_reg_10778_reg_n_134,temp_55_reg_10778_reg_n_135,temp_55_reg_10778_reg_n_136,temp_55_reg_10778_reg_n_137,temp_55_reg_10778_reg_n_138,temp_55_reg_10778_reg_n_139,temp_55_reg_10778_reg_n_140,temp_55_reg_10778_reg_n_141,temp_55_reg_10778_reg_n_142,temp_55_reg_10778_reg_n_143,temp_55_reg_10778_reg_n_144,temp_55_reg_10778_reg_n_145,temp_55_reg_10778_reg_n_146,temp_55_reg_10778_reg_n_147,temp_55_reg_10778_reg_n_148,temp_55_reg_10778_reg_n_149,temp_55_reg_10778_reg_n_150,temp_55_reg_10778_reg_n_151,temp_55_reg_10778_reg_n_152,temp_55_reg_10778_reg_n_153,temp_55_reg_10778_reg_n_154,temp_55_reg_10778_reg_n_155,temp_55_reg_10778_reg_n_156}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_temp_55_reg_10778_reg_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    temp_58_reg_10793_reg
       (.A({b_29_U_n_11,b_29_U_n_11,b_29_U_n_11,b_29_U_n_11,b_29_U_n_11,b_29_U_n_11,b_29_U_n_11,b_29_U_n_11,b_29_U_n_11,b_29_U_n_11,b_29_U_n_11,b_29_U_n_11,b_29_U_n_11,b_29_U_n_11,b_29_U_n_11,b_29_U_n_11,b_29_U_n_11,b_29_U_n_11,b_29_U_n_11,b_29_U_n_11,b_29_U_n_11,b_29_U_n_11,b_29_U_n_11,b_29_U_n_12,b_29_U_n_13,b_29_U_n_14,b_29_U_n_15,b_29_U_n_16,b_29_U_n_17,b_29_U_n_18}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_temp_58_reg_10793_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({a_29_U_n_11,a_29_U_n_11,a_29_U_n_11,a_29_U_n_11,a_29_U_n_11,a_29_U_n_11,a_29_U_n_11,a_29_U_n_11,a_29_U_n_11,a_29_U_n_11,a_29_U_n_11,a_29_U_n_12,a_29_U_n_13,a_29_U_n_14,a_29_U_n_15,a_29_U_n_16,a_29_U_n_17,a_29_U_n_18}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_temp_58_reg_10793_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_temp_58_reg_10793_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_temp_58_reg_10793_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(CEP),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_temp_58_reg_10793_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_temp_58_reg_10793_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_temp_58_reg_10793_reg_P_UNCONNECTED[47:8],temp_58_reg_10793_reg_n_101,temp_58_reg_10793_reg_n_102,temp_58_reg_10793_reg_n_103,temp_58_reg_10793_reg_n_104,temp_58_reg_10793_reg_n_105,temp_58_reg_10793_reg_n_106,temp_58_reg_10793_reg_n_107,temp_58_reg_10793_reg_n_108}),
        .PATTERNBDETECT(NLW_temp_58_reg_10793_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_temp_58_reg_10793_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({temp_58_reg_10793_reg_n_109,temp_58_reg_10793_reg_n_110,temp_58_reg_10793_reg_n_111,temp_58_reg_10793_reg_n_112,temp_58_reg_10793_reg_n_113,temp_58_reg_10793_reg_n_114,temp_58_reg_10793_reg_n_115,temp_58_reg_10793_reg_n_116,temp_58_reg_10793_reg_n_117,temp_58_reg_10793_reg_n_118,temp_58_reg_10793_reg_n_119,temp_58_reg_10793_reg_n_120,temp_58_reg_10793_reg_n_121,temp_58_reg_10793_reg_n_122,temp_58_reg_10793_reg_n_123,temp_58_reg_10793_reg_n_124,temp_58_reg_10793_reg_n_125,temp_58_reg_10793_reg_n_126,temp_58_reg_10793_reg_n_127,temp_58_reg_10793_reg_n_128,temp_58_reg_10793_reg_n_129,temp_58_reg_10793_reg_n_130,temp_58_reg_10793_reg_n_131,temp_58_reg_10793_reg_n_132,temp_58_reg_10793_reg_n_133,temp_58_reg_10793_reg_n_134,temp_58_reg_10793_reg_n_135,temp_58_reg_10793_reg_n_136,temp_58_reg_10793_reg_n_137,temp_58_reg_10793_reg_n_138,temp_58_reg_10793_reg_n_139,temp_58_reg_10793_reg_n_140,temp_58_reg_10793_reg_n_141,temp_58_reg_10793_reg_n_142,temp_58_reg_10793_reg_n_143,temp_58_reg_10793_reg_n_144,temp_58_reg_10793_reg_n_145,temp_58_reg_10793_reg_n_146,temp_58_reg_10793_reg_n_147,temp_58_reg_10793_reg_n_148,temp_58_reg_10793_reg_n_149,temp_58_reg_10793_reg_n_150,temp_58_reg_10793_reg_n_151,temp_58_reg_10793_reg_n_152,temp_58_reg_10793_reg_n_153,temp_58_reg_10793_reg_n_154,temp_58_reg_10793_reg_n_155,temp_58_reg_10793_reg_n_156}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_temp_58_reg_10793_reg_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    temp_60_reg_10303_reg
       (.A({b_30_U_n_11,b_30_U_n_11,b_30_U_n_11,b_30_U_n_11,b_30_U_n_11,b_30_U_n_11,b_30_U_n_11,b_30_U_n_11,b_30_U_n_11,b_30_U_n_11,b_30_U_n_11,b_30_U_n_11,b_30_U_n_11,b_30_U_n_11,b_30_U_n_11,b_30_U_n_11,b_30_U_n_11,b_30_U_n_11,b_30_U_n_11,b_30_U_n_11,b_30_U_n_11,b_30_U_n_11,b_30_U_n_11,b_30_U_n_12,b_30_U_n_13,b_30_U_n_14,b_30_U_n_15,b_30_U_n_16,b_30_U_n_17,b_30_U_n_18}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_temp_60_reg_10303_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({a_30_U_n_11,a_30_U_n_11,a_30_U_n_11,a_30_U_n_11,a_30_U_n_11,a_30_U_n_11,a_30_U_n_11,a_30_U_n_11,a_30_U_n_11,a_30_U_n_11,a_30_U_n_11,a_30_U_n_12,a_30_U_n_13,a_30_U_n_14,a_30_U_n_15,a_30_U_n_16,a_30_U_n_17,a_30_U_n_18}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_temp_60_reg_10303_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_temp_60_reg_10303_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_temp_60_reg_10303_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(exitcond_flatten1_reg_8075),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_temp_60_reg_10303_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_temp_60_reg_10303_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_temp_60_reg_10303_reg_P_UNCONNECTED[47:8],temp_60_reg_10303_reg_n_101,temp_60_reg_10303_reg_n_102,temp_60_reg_10303_reg_n_103,temp_60_reg_10303_reg_n_104,temp_60_reg_10303_reg_n_105,temp_60_reg_10303_reg_n_106,temp_60_reg_10303_reg_n_107,temp_60_reg_10303_reg_n_108}),
        .PATTERNBDETECT(NLW_temp_60_reg_10303_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_temp_60_reg_10303_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({temp_60_reg_10303_reg_n_109,temp_60_reg_10303_reg_n_110,temp_60_reg_10303_reg_n_111,temp_60_reg_10303_reg_n_112,temp_60_reg_10303_reg_n_113,temp_60_reg_10303_reg_n_114,temp_60_reg_10303_reg_n_115,temp_60_reg_10303_reg_n_116,temp_60_reg_10303_reg_n_117,temp_60_reg_10303_reg_n_118,temp_60_reg_10303_reg_n_119,temp_60_reg_10303_reg_n_120,temp_60_reg_10303_reg_n_121,temp_60_reg_10303_reg_n_122,temp_60_reg_10303_reg_n_123,temp_60_reg_10303_reg_n_124,temp_60_reg_10303_reg_n_125,temp_60_reg_10303_reg_n_126,temp_60_reg_10303_reg_n_127,temp_60_reg_10303_reg_n_128,temp_60_reg_10303_reg_n_129,temp_60_reg_10303_reg_n_130,temp_60_reg_10303_reg_n_131,temp_60_reg_10303_reg_n_132,temp_60_reg_10303_reg_n_133,temp_60_reg_10303_reg_n_134,temp_60_reg_10303_reg_n_135,temp_60_reg_10303_reg_n_136,temp_60_reg_10303_reg_n_137,temp_60_reg_10303_reg_n_138,temp_60_reg_10303_reg_n_139,temp_60_reg_10303_reg_n_140,temp_60_reg_10303_reg_n_141,temp_60_reg_10303_reg_n_142,temp_60_reg_10303_reg_n_143,temp_60_reg_10303_reg_n_144,temp_60_reg_10303_reg_n_145,temp_60_reg_10303_reg_n_146,temp_60_reg_10303_reg_n_147,temp_60_reg_10303_reg_n_148,temp_60_reg_10303_reg_n_149,temp_60_reg_10303_reg_n_150,temp_60_reg_10303_reg_n_151,temp_60_reg_10303_reg_n_152,temp_60_reg_10303_reg_n_153,temp_60_reg_10303_reg_n_154,temp_60_reg_10303_reg_n_155,temp_60_reg_10303_reg_n_156}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_temp_60_reg_10303_reg_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    temp_63_reg_10318_reg
       (.A({b_32_U_n_3,b_32_U_n_3,b_32_U_n_3,b_32_U_n_3,b_32_U_n_3,b_32_U_n_3,b_32_U_n_3,b_32_U_n_3,b_32_U_n_3,b_32_U_n_3,b_32_U_n_3,b_32_U_n_3,b_32_U_n_3,b_32_U_n_3,b_32_U_n_3,b_32_U_n_3,b_32_U_n_3,b_32_U_n_3,b_32_U_n_3,b_32_U_n_3,b_32_U_n_3,b_32_U_n_3,b_32_U_n_3,b_32_U_n_4,b_32_U_n_5,b_32_U_n_6,b_32_U_n_7,b_32_U_n_8,b_32_U_n_9,b_32_U_n_10}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_temp_63_reg_10318_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({a_32_U_n_3,a_32_U_n_3,a_32_U_n_3,a_32_U_n_3,a_32_U_n_3,a_32_U_n_3,a_32_U_n_3,a_32_U_n_3,a_32_U_n_3,a_32_U_n_3,a_32_U_n_3,a_32_U_n_4,a_32_U_n_5,a_32_U_n_6,a_32_U_n_7,a_32_U_n_8,a_32_U_n_9,a_32_U_n_10}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_temp_63_reg_10318_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_temp_63_reg_10318_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_temp_63_reg_10318_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(exitcond_flatten1_reg_8075),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_temp_63_reg_10318_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_temp_63_reg_10318_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_temp_63_reg_10318_reg_P_UNCONNECTED[47:8],temp_63_reg_10318_reg_n_101,temp_63_reg_10318_reg_n_102,temp_63_reg_10318_reg_n_103,temp_63_reg_10318_reg_n_104,temp_63_reg_10318_reg_n_105,temp_63_reg_10318_reg_n_106,temp_63_reg_10318_reg_n_107,temp_63_reg_10318_reg_n_108}),
        .PATTERNBDETECT(NLW_temp_63_reg_10318_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_temp_63_reg_10318_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({temp_63_reg_10318_reg_n_109,temp_63_reg_10318_reg_n_110,temp_63_reg_10318_reg_n_111,temp_63_reg_10318_reg_n_112,temp_63_reg_10318_reg_n_113,temp_63_reg_10318_reg_n_114,temp_63_reg_10318_reg_n_115,temp_63_reg_10318_reg_n_116,temp_63_reg_10318_reg_n_117,temp_63_reg_10318_reg_n_118,temp_63_reg_10318_reg_n_119,temp_63_reg_10318_reg_n_120,temp_63_reg_10318_reg_n_121,temp_63_reg_10318_reg_n_122,temp_63_reg_10318_reg_n_123,temp_63_reg_10318_reg_n_124,temp_63_reg_10318_reg_n_125,temp_63_reg_10318_reg_n_126,temp_63_reg_10318_reg_n_127,temp_63_reg_10318_reg_n_128,temp_63_reg_10318_reg_n_129,temp_63_reg_10318_reg_n_130,temp_63_reg_10318_reg_n_131,temp_63_reg_10318_reg_n_132,temp_63_reg_10318_reg_n_133,temp_63_reg_10318_reg_n_134,temp_63_reg_10318_reg_n_135,temp_63_reg_10318_reg_n_136,temp_63_reg_10318_reg_n_137,temp_63_reg_10318_reg_n_138,temp_63_reg_10318_reg_n_139,temp_63_reg_10318_reg_n_140,temp_63_reg_10318_reg_n_141,temp_63_reg_10318_reg_n_142,temp_63_reg_10318_reg_n_143,temp_63_reg_10318_reg_n_144,temp_63_reg_10318_reg_n_145,temp_63_reg_10318_reg_n_146,temp_63_reg_10318_reg_n_147,temp_63_reg_10318_reg_n_148,temp_63_reg_10318_reg_n_149,temp_63_reg_10318_reg_n_150,temp_63_reg_10318_reg_n_151,temp_63_reg_10318_reg_n_152,temp_63_reg_10318_reg_n_153,temp_63_reg_10318_reg_n_154,temp_63_reg_10318_reg_n_155,temp_63_reg_10318_reg_n_156}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_temp_63_reg_10318_reg_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    temp_65_reg_10803_reg
       (.A({b_33_U_n_3,b_33_U_n_3,b_33_U_n_3,b_33_U_n_3,b_33_U_n_3,b_33_U_n_3,b_33_U_n_3,b_33_U_n_3,b_33_U_n_3,b_33_U_n_3,b_33_U_n_3,b_33_U_n_3,b_33_U_n_3,b_33_U_n_3,b_33_U_n_3,b_33_U_n_3,b_33_U_n_3,b_33_U_n_3,b_33_U_n_3,b_33_U_n_3,b_33_U_n_3,b_33_U_n_3,b_33_U_n_3,b_33_U_n_4,b_33_U_n_5,b_33_U_n_6,b_33_U_n_7,b_33_U_n_8,b_33_U_n_9,b_33_U_n_10}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_temp_65_reg_10803_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({a_33_U_n_3,a_33_U_n_3,a_33_U_n_3,a_33_U_n_3,a_33_U_n_3,a_33_U_n_3,a_33_U_n_3,a_33_U_n_3,a_33_U_n_3,a_33_U_n_3,a_33_U_n_3,a_33_U_n_4,a_33_U_n_5,a_33_U_n_6,a_33_U_n_7,a_33_U_n_8,a_33_U_n_9,a_33_U_n_10}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_temp_65_reg_10803_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_temp_65_reg_10803_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_temp_65_reg_10803_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(CEP),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_temp_65_reg_10803_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_temp_65_reg_10803_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_temp_65_reg_10803_reg_P_UNCONNECTED[47:8],temp_65_reg_10803_reg_n_101,temp_65_reg_10803_reg_n_102,temp_65_reg_10803_reg_n_103,temp_65_reg_10803_reg_n_104,temp_65_reg_10803_reg_n_105,temp_65_reg_10803_reg_n_106,temp_65_reg_10803_reg_n_107,temp_65_reg_10803_reg_n_108}),
        .PATTERNBDETECT(NLW_temp_65_reg_10803_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_temp_65_reg_10803_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({temp_65_reg_10803_reg_n_109,temp_65_reg_10803_reg_n_110,temp_65_reg_10803_reg_n_111,temp_65_reg_10803_reg_n_112,temp_65_reg_10803_reg_n_113,temp_65_reg_10803_reg_n_114,temp_65_reg_10803_reg_n_115,temp_65_reg_10803_reg_n_116,temp_65_reg_10803_reg_n_117,temp_65_reg_10803_reg_n_118,temp_65_reg_10803_reg_n_119,temp_65_reg_10803_reg_n_120,temp_65_reg_10803_reg_n_121,temp_65_reg_10803_reg_n_122,temp_65_reg_10803_reg_n_123,temp_65_reg_10803_reg_n_124,temp_65_reg_10803_reg_n_125,temp_65_reg_10803_reg_n_126,temp_65_reg_10803_reg_n_127,temp_65_reg_10803_reg_n_128,temp_65_reg_10803_reg_n_129,temp_65_reg_10803_reg_n_130,temp_65_reg_10803_reg_n_131,temp_65_reg_10803_reg_n_132,temp_65_reg_10803_reg_n_133,temp_65_reg_10803_reg_n_134,temp_65_reg_10803_reg_n_135,temp_65_reg_10803_reg_n_136,temp_65_reg_10803_reg_n_137,temp_65_reg_10803_reg_n_138,temp_65_reg_10803_reg_n_139,temp_65_reg_10803_reg_n_140,temp_65_reg_10803_reg_n_141,temp_65_reg_10803_reg_n_142,temp_65_reg_10803_reg_n_143,temp_65_reg_10803_reg_n_144,temp_65_reg_10803_reg_n_145,temp_65_reg_10803_reg_n_146,temp_65_reg_10803_reg_n_147,temp_65_reg_10803_reg_n_148,temp_65_reg_10803_reg_n_149,temp_65_reg_10803_reg_n_150,temp_65_reg_10803_reg_n_151,temp_65_reg_10803_reg_n_152,temp_65_reg_10803_reg_n_153,temp_65_reg_10803_reg_n_154,temp_65_reg_10803_reg_n_155,temp_65_reg_10803_reg_n_156}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_temp_65_reg_10803_reg_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    temp_68_reg_10328_reg
       (.A({b_34_U_n_11,b_34_U_n_11,b_34_U_n_11,b_34_U_n_11,b_34_U_n_11,b_34_U_n_11,b_34_U_n_11,b_34_U_n_11,b_34_U_n_11,b_34_U_n_11,b_34_U_n_11,b_34_U_n_11,b_34_U_n_11,b_34_U_n_11,b_34_U_n_11,b_34_U_n_11,b_34_U_n_11,b_34_U_n_11,b_34_U_n_11,b_34_U_n_11,b_34_U_n_11,b_34_U_n_11,b_34_U_n_11,b_34_U_n_12,b_34_U_n_13,b_34_U_n_14,b_34_U_n_15,b_34_U_n_16,b_34_U_n_17,b_34_U_n_18}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_temp_68_reg_10328_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({a_34_U_n_11,a_34_U_n_11,a_34_U_n_11,a_34_U_n_11,a_34_U_n_11,a_34_U_n_11,a_34_U_n_11,a_34_U_n_11,a_34_U_n_11,a_34_U_n_11,a_34_U_n_11,a_34_U_n_12,a_34_U_n_13,a_34_U_n_14,a_34_U_n_15,a_34_U_n_16,a_34_U_n_17,a_34_U_n_18}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_temp_68_reg_10328_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_temp_68_reg_10328_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_temp_68_reg_10328_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(exitcond_flatten1_reg_8075),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_temp_68_reg_10328_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_temp_68_reg_10328_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_temp_68_reg_10328_reg_P_UNCONNECTED[47:8],temp_68_reg_10328_reg_n_101,temp_68_reg_10328_reg_n_102,temp_68_reg_10328_reg_n_103,temp_68_reg_10328_reg_n_104,temp_68_reg_10328_reg_n_105,temp_68_reg_10328_reg_n_106,temp_68_reg_10328_reg_n_107,temp_68_reg_10328_reg_n_108}),
        .PATTERNBDETECT(NLW_temp_68_reg_10328_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_temp_68_reg_10328_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({temp_68_reg_10328_reg_n_109,temp_68_reg_10328_reg_n_110,temp_68_reg_10328_reg_n_111,temp_68_reg_10328_reg_n_112,temp_68_reg_10328_reg_n_113,temp_68_reg_10328_reg_n_114,temp_68_reg_10328_reg_n_115,temp_68_reg_10328_reg_n_116,temp_68_reg_10328_reg_n_117,temp_68_reg_10328_reg_n_118,temp_68_reg_10328_reg_n_119,temp_68_reg_10328_reg_n_120,temp_68_reg_10328_reg_n_121,temp_68_reg_10328_reg_n_122,temp_68_reg_10328_reg_n_123,temp_68_reg_10328_reg_n_124,temp_68_reg_10328_reg_n_125,temp_68_reg_10328_reg_n_126,temp_68_reg_10328_reg_n_127,temp_68_reg_10328_reg_n_128,temp_68_reg_10328_reg_n_129,temp_68_reg_10328_reg_n_130,temp_68_reg_10328_reg_n_131,temp_68_reg_10328_reg_n_132,temp_68_reg_10328_reg_n_133,temp_68_reg_10328_reg_n_134,temp_68_reg_10328_reg_n_135,temp_68_reg_10328_reg_n_136,temp_68_reg_10328_reg_n_137,temp_68_reg_10328_reg_n_138,temp_68_reg_10328_reg_n_139,temp_68_reg_10328_reg_n_140,temp_68_reg_10328_reg_n_141,temp_68_reg_10328_reg_n_142,temp_68_reg_10328_reg_n_143,temp_68_reg_10328_reg_n_144,temp_68_reg_10328_reg_n_145,temp_68_reg_10328_reg_n_146,temp_68_reg_10328_reg_n_147,temp_68_reg_10328_reg_n_148,temp_68_reg_10328_reg_n_149,temp_68_reg_10328_reg_n_150,temp_68_reg_10328_reg_n_151,temp_68_reg_10328_reg_n_152,temp_68_reg_10328_reg_n_153,temp_68_reg_10328_reg_n_154,temp_68_reg_10328_reg_n_155,temp_68_reg_10328_reg_n_156}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_temp_68_reg_10328_reg_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    temp_6_reg_10123_reg
       (.A({b_3_U_n_3,b_3_U_n_3,b_3_U_n_3,b_3_U_n_3,b_3_U_n_3,b_3_U_n_3,b_3_U_n_3,b_3_U_n_3,b_3_U_n_3,b_3_U_n_3,b_3_U_n_3,b_3_U_n_3,b_3_U_n_3,b_3_U_n_3,b_3_U_n_3,b_3_U_n_3,b_3_U_n_3,b_3_U_n_3,b_3_U_n_3,b_3_U_n_3,b_3_U_n_3,b_3_U_n_3,b_3_U_n_3,b_3_U_n_4,b_3_U_n_5,b_3_U_n_6,b_3_U_n_7,b_3_U_n_8,b_3_U_n_9,b_3_U_n_10}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_temp_6_reg_10123_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({a_3_U_n_3,a_3_U_n_3,a_3_U_n_3,a_3_U_n_3,a_3_U_n_3,a_3_U_n_3,a_3_U_n_3,a_3_U_n_3,a_3_U_n_3,a_3_U_n_3,a_3_U_n_3,a_3_U_n_4,a_3_U_n_5,a_3_U_n_6,a_3_U_n_7,a_3_U_n_8,a_3_U_n_9,a_3_U_n_10}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_temp_6_reg_10123_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_temp_6_reg_10123_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_temp_6_reg_10123_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(exitcond_flatten1_reg_8075),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_temp_6_reg_10123_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_temp_6_reg_10123_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_temp_6_reg_10123_reg_P_UNCONNECTED[47:8],temp_6_reg_10123_reg_n_101,temp_6_reg_10123_reg_n_102,temp_6_reg_10123_reg_n_103,temp_6_reg_10123_reg_n_104,temp_6_reg_10123_reg_n_105,temp_6_reg_10123_reg_n_106,temp_6_reg_10123_reg_n_107,temp_6_reg_10123_reg_n_108}),
        .PATTERNBDETECT(NLW_temp_6_reg_10123_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_temp_6_reg_10123_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({temp_6_reg_10123_reg_n_109,temp_6_reg_10123_reg_n_110,temp_6_reg_10123_reg_n_111,temp_6_reg_10123_reg_n_112,temp_6_reg_10123_reg_n_113,temp_6_reg_10123_reg_n_114,temp_6_reg_10123_reg_n_115,temp_6_reg_10123_reg_n_116,temp_6_reg_10123_reg_n_117,temp_6_reg_10123_reg_n_118,temp_6_reg_10123_reg_n_119,temp_6_reg_10123_reg_n_120,temp_6_reg_10123_reg_n_121,temp_6_reg_10123_reg_n_122,temp_6_reg_10123_reg_n_123,temp_6_reg_10123_reg_n_124,temp_6_reg_10123_reg_n_125,temp_6_reg_10123_reg_n_126,temp_6_reg_10123_reg_n_127,temp_6_reg_10123_reg_n_128,temp_6_reg_10123_reg_n_129,temp_6_reg_10123_reg_n_130,temp_6_reg_10123_reg_n_131,temp_6_reg_10123_reg_n_132,temp_6_reg_10123_reg_n_133,temp_6_reg_10123_reg_n_134,temp_6_reg_10123_reg_n_135,temp_6_reg_10123_reg_n_136,temp_6_reg_10123_reg_n_137,temp_6_reg_10123_reg_n_138,temp_6_reg_10123_reg_n_139,temp_6_reg_10123_reg_n_140,temp_6_reg_10123_reg_n_141,temp_6_reg_10123_reg_n_142,temp_6_reg_10123_reg_n_143,temp_6_reg_10123_reg_n_144,temp_6_reg_10123_reg_n_145,temp_6_reg_10123_reg_n_146,temp_6_reg_10123_reg_n_147,temp_6_reg_10123_reg_n_148,temp_6_reg_10123_reg_n_149,temp_6_reg_10123_reg_n_150,temp_6_reg_10123_reg_n_151,temp_6_reg_10123_reg_n_152,temp_6_reg_10123_reg_n_153,temp_6_reg_10123_reg_n_154,temp_6_reg_10123_reg_n_155,temp_6_reg_10123_reg_n_156}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_temp_6_reg_10123_reg_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    temp_70_reg_10818_reg
       (.A({b_35_U_n_11,b_35_U_n_11,b_35_U_n_11,b_35_U_n_11,b_35_U_n_11,b_35_U_n_11,b_35_U_n_11,b_35_U_n_11,b_35_U_n_11,b_35_U_n_11,b_35_U_n_11,b_35_U_n_11,b_35_U_n_11,b_35_U_n_11,b_35_U_n_11,b_35_U_n_11,b_35_U_n_11,b_35_U_n_11,b_35_U_n_11,b_35_U_n_11,b_35_U_n_11,b_35_U_n_11,b_35_U_n_11,b_35_U_n_12,b_35_U_n_13,b_35_U_n_14,b_35_U_n_15,b_35_U_n_16,b_35_U_n_17,b_35_U_n_18}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_temp_70_reg_10818_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({a_35_U_n_11,a_35_U_n_11,a_35_U_n_11,a_35_U_n_11,a_35_U_n_11,a_35_U_n_11,a_35_U_n_11,a_35_U_n_11,a_35_U_n_11,a_35_U_n_11,a_35_U_n_11,a_35_U_n_12,a_35_U_n_13,a_35_U_n_14,a_35_U_n_15,a_35_U_n_16,a_35_U_n_17,a_35_U_n_18}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_temp_70_reg_10818_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_temp_70_reg_10818_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_temp_70_reg_10818_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(CEP),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_temp_70_reg_10818_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_temp_70_reg_10818_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_temp_70_reg_10818_reg_P_UNCONNECTED[47:8],temp_70_reg_10818_reg_n_101,temp_70_reg_10818_reg_n_102,temp_70_reg_10818_reg_n_103,temp_70_reg_10818_reg_n_104,temp_70_reg_10818_reg_n_105,temp_70_reg_10818_reg_n_106,temp_70_reg_10818_reg_n_107,temp_70_reg_10818_reg_n_108}),
        .PATTERNBDETECT(NLW_temp_70_reg_10818_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_temp_70_reg_10818_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({temp_70_reg_10818_reg_n_109,temp_70_reg_10818_reg_n_110,temp_70_reg_10818_reg_n_111,temp_70_reg_10818_reg_n_112,temp_70_reg_10818_reg_n_113,temp_70_reg_10818_reg_n_114,temp_70_reg_10818_reg_n_115,temp_70_reg_10818_reg_n_116,temp_70_reg_10818_reg_n_117,temp_70_reg_10818_reg_n_118,temp_70_reg_10818_reg_n_119,temp_70_reg_10818_reg_n_120,temp_70_reg_10818_reg_n_121,temp_70_reg_10818_reg_n_122,temp_70_reg_10818_reg_n_123,temp_70_reg_10818_reg_n_124,temp_70_reg_10818_reg_n_125,temp_70_reg_10818_reg_n_126,temp_70_reg_10818_reg_n_127,temp_70_reg_10818_reg_n_128,temp_70_reg_10818_reg_n_129,temp_70_reg_10818_reg_n_130,temp_70_reg_10818_reg_n_131,temp_70_reg_10818_reg_n_132,temp_70_reg_10818_reg_n_133,temp_70_reg_10818_reg_n_134,temp_70_reg_10818_reg_n_135,temp_70_reg_10818_reg_n_136,temp_70_reg_10818_reg_n_137,temp_70_reg_10818_reg_n_138,temp_70_reg_10818_reg_n_139,temp_70_reg_10818_reg_n_140,temp_70_reg_10818_reg_n_141,temp_70_reg_10818_reg_n_142,temp_70_reg_10818_reg_n_143,temp_70_reg_10818_reg_n_144,temp_70_reg_10818_reg_n_145,temp_70_reg_10818_reg_n_146,temp_70_reg_10818_reg_n_147,temp_70_reg_10818_reg_n_148,temp_70_reg_10818_reg_n_149,temp_70_reg_10818_reg_n_150,temp_70_reg_10818_reg_n_151,temp_70_reg_10818_reg_n_152,temp_70_reg_10818_reg_n_153,temp_70_reg_10818_reg_n_154,temp_70_reg_10818_reg_n_155,temp_70_reg_10818_reg_n_156}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_temp_70_reg_10818_reg_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    temp_73_reg_10833_reg
       (.A({b_37_U_n_3,b_37_U_n_3,b_37_U_n_3,b_37_U_n_3,b_37_U_n_3,b_37_U_n_3,b_37_U_n_3,b_37_U_n_3,b_37_U_n_3,b_37_U_n_3,b_37_U_n_3,b_37_U_n_3,b_37_U_n_3,b_37_U_n_3,b_37_U_n_3,b_37_U_n_3,b_37_U_n_3,b_37_U_n_3,b_37_U_n_3,b_37_U_n_3,b_37_U_n_3,b_37_U_n_3,b_37_U_n_3,b_37_U_n_4,b_37_U_n_5,b_37_U_n_6,b_37_U_n_7,b_37_U_n_8,b_37_U_n_9,b_37_U_n_10}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_temp_73_reg_10833_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({a_37_U_n_3,a_37_U_n_3,a_37_U_n_3,a_37_U_n_3,a_37_U_n_3,a_37_U_n_3,a_37_U_n_3,a_37_U_n_3,a_37_U_n_3,a_37_U_n_3,a_37_U_n_3,a_37_U_n_4,a_37_U_n_5,a_37_U_n_6,a_37_U_n_7,a_37_U_n_8,a_37_U_n_9,a_37_U_n_10}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_temp_73_reg_10833_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_temp_73_reg_10833_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_temp_73_reg_10833_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(CEP),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_temp_73_reg_10833_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_temp_73_reg_10833_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_temp_73_reg_10833_reg_P_UNCONNECTED[47:8],temp_73_reg_10833_reg_n_101,temp_73_reg_10833_reg_n_102,temp_73_reg_10833_reg_n_103,temp_73_reg_10833_reg_n_104,temp_73_reg_10833_reg_n_105,temp_73_reg_10833_reg_n_106,temp_73_reg_10833_reg_n_107,temp_73_reg_10833_reg_n_108}),
        .PATTERNBDETECT(NLW_temp_73_reg_10833_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_temp_73_reg_10833_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({temp_73_reg_10833_reg_n_109,temp_73_reg_10833_reg_n_110,temp_73_reg_10833_reg_n_111,temp_73_reg_10833_reg_n_112,temp_73_reg_10833_reg_n_113,temp_73_reg_10833_reg_n_114,temp_73_reg_10833_reg_n_115,temp_73_reg_10833_reg_n_116,temp_73_reg_10833_reg_n_117,temp_73_reg_10833_reg_n_118,temp_73_reg_10833_reg_n_119,temp_73_reg_10833_reg_n_120,temp_73_reg_10833_reg_n_121,temp_73_reg_10833_reg_n_122,temp_73_reg_10833_reg_n_123,temp_73_reg_10833_reg_n_124,temp_73_reg_10833_reg_n_125,temp_73_reg_10833_reg_n_126,temp_73_reg_10833_reg_n_127,temp_73_reg_10833_reg_n_128,temp_73_reg_10833_reg_n_129,temp_73_reg_10833_reg_n_130,temp_73_reg_10833_reg_n_131,temp_73_reg_10833_reg_n_132,temp_73_reg_10833_reg_n_133,temp_73_reg_10833_reg_n_134,temp_73_reg_10833_reg_n_135,temp_73_reg_10833_reg_n_136,temp_73_reg_10833_reg_n_137,temp_73_reg_10833_reg_n_138,temp_73_reg_10833_reg_n_139,temp_73_reg_10833_reg_n_140,temp_73_reg_10833_reg_n_141,temp_73_reg_10833_reg_n_142,temp_73_reg_10833_reg_n_143,temp_73_reg_10833_reg_n_144,temp_73_reg_10833_reg_n_145,temp_73_reg_10833_reg_n_146,temp_73_reg_10833_reg_n_147,temp_73_reg_10833_reg_n_148,temp_73_reg_10833_reg_n_149,temp_73_reg_10833_reg_n_150,temp_73_reg_10833_reg_n_151,temp_73_reg_10833_reg_n_152,temp_73_reg_10833_reg_n_153,temp_73_reg_10833_reg_n_154,temp_73_reg_10833_reg_n_155,temp_73_reg_10833_reg_n_156}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_temp_73_reg_10833_reg_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    temp_75_reg_10843_reg
       (.A({b_38_U_n_3,b_38_U_n_3,b_38_U_n_3,b_38_U_n_3,b_38_U_n_3,b_38_U_n_3,b_38_U_n_3,b_38_U_n_3,b_38_U_n_3,b_38_U_n_3,b_38_U_n_3,b_38_U_n_3,b_38_U_n_3,b_38_U_n_3,b_38_U_n_3,b_38_U_n_3,b_38_U_n_3,b_38_U_n_3,b_38_U_n_3,b_38_U_n_3,b_38_U_n_3,b_38_U_n_3,b_38_U_n_3,b_38_U_n_4,b_38_U_n_5,b_38_U_n_6,b_38_U_n_7,b_38_U_n_8,b_38_U_n_9,b_38_U_n_10}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_temp_75_reg_10843_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({a_38_U_n_3,a_38_U_n_3,a_38_U_n_3,a_38_U_n_3,a_38_U_n_3,a_38_U_n_3,a_38_U_n_3,a_38_U_n_3,a_38_U_n_3,a_38_U_n_3,a_38_U_n_3,a_38_U_n_4,a_38_U_n_5,a_38_U_n_6,a_38_U_n_7,a_38_U_n_8,a_38_U_n_9,a_38_U_n_10}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_temp_75_reg_10843_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_temp_75_reg_10843_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_temp_75_reg_10843_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(CEP),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_temp_75_reg_10843_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_temp_75_reg_10843_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_temp_75_reg_10843_reg_P_UNCONNECTED[47:8],temp_75_reg_10843_reg_n_101,temp_75_reg_10843_reg_n_102,temp_75_reg_10843_reg_n_103,temp_75_reg_10843_reg_n_104,temp_75_reg_10843_reg_n_105,temp_75_reg_10843_reg_n_106,temp_75_reg_10843_reg_n_107,temp_75_reg_10843_reg_n_108}),
        .PATTERNBDETECT(NLW_temp_75_reg_10843_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_temp_75_reg_10843_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({temp_75_reg_10843_reg_n_109,temp_75_reg_10843_reg_n_110,temp_75_reg_10843_reg_n_111,temp_75_reg_10843_reg_n_112,temp_75_reg_10843_reg_n_113,temp_75_reg_10843_reg_n_114,temp_75_reg_10843_reg_n_115,temp_75_reg_10843_reg_n_116,temp_75_reg_10843_reg_n_117,temp_75_reg_10843_reg_n_118,temp_75_reg_10843_reg_n_119,temp_75_reg_10843_reg_n_120,temp_75_reg_10843_reg_n_121,temp_75_reg_10843_reg_n_122,temp_75_reg_10843_reg_n_123,temp_75_reg_10843_reg_n_124,temp_75_reg_10843_reg_n_125,temp_75_reg_10843_reg_n_126,temp_75_reg_10843_reg_n_127,temp_75_reg_10843_reg_n_128,temp_75_reg_10843_reg_n_129,temp_75_reg_10843_reg_n_130,temp_75_reg_10843_reg_n_131,temp_75_reg_10843_reg_n_132,temp_75_reg_10843_reg_n_133,temp_75_reg_10843_reg_n_134,temp_75_reg_10843_reg_n_135,temp_75_reg_10843_reg_n_136,temp_75_reg_10843_reg_n_137,temp_75_reg_10843_reg_n_138,temp_75_reg_10843_reg_n_139,temp_75_reg_10843_reg_n_140,temp_75_reg_10843_reg_n_141,temp_75_reg_10843_reg_n_142,temp_75_reg_10843_reg_n_143,temp_75_reg_10843_reg_n_144,temp_75_reg_10843_reg_n_145,temp_75_reg_10843_reg_n_146,temp_75_reg_10843_reg_n_147,temp_75_reg_10843_reg_n_148,temp_75_reg_10843_reg_n_149,temp_75_reg_10843_reg_n_150,temp_75_reg_10843_reg_n_151,temp_75_reg_10843_reg_n_152,temp_75_reg_10843_reg_n_153,temp_75_reg_10843_reg_n_154,temp_75_reg_10843_reg_n_155,temp_75_reg_10843_reg_n_156}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_temp_75_reg_10843_reg_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    temp_78_reg_10858_reg
       (.A({b_39_U_n_11,b_39_U_n_11,b_39_U_n_11,b_39_U_n_11,b_39_U_n_11,b_39_U_n_11,b_39_U_n_11,b_39_U_n_11,b_39_U_n_11,b_39_U_n_11,b_39_U_n_11,b_39_U_n_11,b_39_U_n_11,b_39_U_n_11,b_39_U_n_11,b_39_U_n_11,b_39_U_n_11,b_39_U_n_11,b_39_U_n_11,b_39_U_n_11,b_39_U_n_11,b_39_U_n_11,b_39_U_n_11,b_39_U_n_12,b_39_U_n_13,b_39_U_n_14,b_39_U_n_15,b_39_U_n_16,b_39_U_n_17,b_39_U_n_18}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_temp_78_reg_10858_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({a_39_U_n_11,a_39_U_n_11,a_39_U_n_11,a_39_U_n_11,a_39_U_n_11,a_39_U_n_11,a_39_U_n_11,a_39_U_n_11,a_39_U_n_11,a_39_U_n_11,a_39_U_n_11,a_39_U_n_12,a_39_U_n_13,a_39_U_n_14,a_39_U_n_15,a_39_U_n_16,a_39_U_n_17,a_39_U_n_18}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_temp_78_reg_10858_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_temp_78_reg_10858_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_temp_78_reg_10858_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(CEP),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_temp_78_reg_10858_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_temp_78_reg_10858_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_temp_78_reg_10858_reg_P_UNCONNECTED[47:8],temp_78_reg_10858_reg_n_101,temp_78_reg_10858_reg_n_102,temp_78_reg_10858_reg_n_103,temp_78_reg_10858_reg_n_104,temp_78_reg_10858_reg_n_105,temp_78_reg_10858_reg_n_106,temp_78_reg_10858_reg_n_107,temp_78_reg_10858_reg_n_108}),
        .PATTERNBDETECT(NLW_temp_78_reg_10858_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_temp_78_reg_10858_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({temp_78_reg_10858_reg_n_109,temp_78_reg_10858_reg_n_110,temp_78_reg_10858_reg_n_111,temp_78_reg_10858_reg_n_112,temp_78_reg_10858_reg_n_113,temp_78_reg_10858_reg_n_114,temp_78_reg_10858_reg_n_115,temp_78_reg_10858_reg_n_116,temp_78_reg_10858_reg_n_117,temp_78_reg_10858_reg_n_118,temp_78_reg_10858_reg_n_119,temp_78_reg_10858_reg_n_120,temp_78_reg_10858_reg_n_121,temp_78_reg_10858_reg_n_122,temp_78_reg_10858_reg_n_123,temp_78_reg_10858_reg_n_124,temp_78_reg_10858_reg_n_125,temp_78_reg_10858_reg_n_126,temp_78_reg_10858_reg_n_127,temp_78_reg_10858_reg_n_128,temp_78_reg_10858_reg_n_129,temp_78_reg_10858_reg_n_130,temp_78_reg_10858_reg_n_131,temp_78_reg_10858_reg_n_132,temp_78_reg_10858_reg_n_133,temp_78_reg_10858_reg_n_134,temp_78_reg_10858_reg_n_135,temp_78_reg_10858_reg_n_136,temp_78_reg_10858_reg_n_137,temp_78_reg_10858_reg_n_138,temp_78_reg_10858_reg_n_139,temp_78_reg_10858_reg_n_140,temp_78_reg_10858_reg_n_141,temp_78_reg_10858_reg_n_142,temp_78_reg_10858_reg_n_143,temp_78_reg_10858_reg_n_144,temp_78_reg_10858_reg_n_145,temp_78_reg_10858_reg_n_146,temp_78_reg_10858_reg_n_147,temp_78_reg_10858_reg_n_148,temp_78_reg_10858_reg_n_149,temp_78_reg_10858_reg_n_150,temp_78_reg_10858_reg_n_151,temp_78_reg_10858_reg_n_152,temp_78_reg_10858_reg_n_153,temp_78_reg_10858_reg_n_154,temp_78_reg_10858_reg_n_155,temp_78_reg_10858_reg_n_156}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_temp_78_reg_10858_reg_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    temp_80_reg_10338_reg
       (.A({b_40_U_n_11,b_40_U_n_11,b_40_U_n_11,b_40_U_n_11,b_40_U_n_11,b_40_U_n_11,b_40_U_n_11,b_40_U_n_11,b_40_U_n_11,b_40_U_n_11,b_40_U_n_11,b_40_U_n_11,b_40_U_n_11,b_40_U_n_11,b_40_U_n_11,b_40_U_n_11,b_40_U_n_11,b_40_U_n_11,b_40_U_n_11,b_40_U_n_11,b_40_U_n_11,b_40_U_n_11,b_40_U_n_11,b_40_U_n_12,b_40_U_n_13,b_40_U_n_14,b_40_U_n_15,b_40_U_n_16,b_40_U_n_17,b_40_U_n_18}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_temp_80_reg_10338_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({a_40_U_n_11,a_40_U_n_11,a_40_U_n_11,a_40_U_n_11,a_40_U_n_11,a_40_U_n_11,a_40_U_n_11,a_40_U_n_11,a_40_U_n_11,a_40_U_n_11,a_40_U_n_11,a_40_U_n_12,a_40_U_n_13,a_40_U_n_14,a_40_U_n_15,a_40_U_n_16,a_40_U_n_17,a_40_U_n_18}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_temp_80_reg_10338_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_temp_80_reg_10338_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_temp_80_reg_10338_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(exitcond_flatten1_reg_8075),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_temp_80_reg_10338_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_temp_80_reg_10338_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_temp_80_reg_10338_reg_P_UNCONNECTED[47:8],temp_80_reg_10338_reg_n_101,temp_80_reg_10338_reg_n_102,temp_80_reg_10338_reg_n_103,temp_80_reg_10338_reg_n_104,temp_80_reg_10338_reg_n_105,temp_80_reg_10338_reg_n_106,temp_80_reg_10338_reg_n_107,temp_80_reg_10338_reg_n_108}),
        .PATTERNBDETECT(NLW_temp_80_reg_10338_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_temp_80_reg_10338_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({temp_80_reg_10338_reg_n_109,temp_80_reg_10338_reg_n_110,temp_80_reg_10338_reg_n_111,temp_80_reg_10338_reg_n_112,temp_80_reg_10338_reg_n_113,temp_80_reg_10338_reg_n_114,temp_80_reg_10338_reg_n_115,temp_80_reg_10338_reg_n_116,temp_80_reg_10338_reg_n_117,temp_80_reg_10338_reg_n_118,temp_80_reg_10338_reg_n_119,temp_80_reg_10338_reg_n_120,temp_80_reg_10338_reg_n_121,temp_80_reg_10338_reg_n_122,temp_80_reg_10338_reg_n_123,temp_80_reg_10338_reg_n_124,temp_80_reg_10338_reg_n_125,temp_80_reg_10338_reg_n_126,temp_80_reg_10338_reg_n_127,temp_80_reg_10338_reg_n_128,temp_80_reg_10338_reg_n_129,temp_80_reg_10338_reg_n_130,temp_80_reg_10338_reg_n_131,temp_80_reg_10338_reg_n_132,temp_80_reg_10338_reg_n_133,temp_80_reg_10338_reg_n_134,temp_80_reg_10338_reg_n_135,temp_80_reg_10338_reg_n_136,temp_80_reg_10338_reg_n_137,temp_80_reg_10338_reg_n_138,temp_80_reg_10338_reg_n_139,temp_80_reg_10338_reg_n_140,temp_80_reg_10338_reg_n_141,temp_80_reg_10338_reg_n_142,temp_80_reg_10338_reg_n_143,temp_80_reg_10338_reg_n_144,temp_80_reg_10338_reg_n_145,temp_80_reg_10338_reg_n_146,temp_80_reg_10338_reg_n_147,temp_80_reg_10338_reg_n_148,temp_80_reg_10338_reg_n_149,temp_80_reg_10338_reg_n_150,temp_80_reg_10338_reg_n_151,temp_80_reg_10338_reg_n_152,temp_80_reg_10338_reg_n_153,temp_80_reg_10338_reg_n_154,temp_80_reg_10338_reg_n_155,temp_80_reg_10338_reg_n_156}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_temp_80_reg_10338_reg_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    temp_83_reg_10353_reg
       (.A({b_42_U_n_3,b_42_U_n_3,b_42_U_n_3,b_42_U_n_3,b_42_U_n_3,b_42_U_n_3,b_42_U_n_3,b_42_U_n_3,b_42_U_n_3,b_42_U_n_3,b_42_U_n_3,b_42_U_n_3,b_42_U_n_3,b_42_U_n_3,b_42_U_n_3,b_42_U_n_3,b_42_U_n_3,b_42_U_n_3,b_42_U_n_3,b_42_U_n_3,b_42_U_n_3,b_42_U_n_3,b_42_U_n_3,b_42_U_n_4,b_42_U_n_5,b_42_U_n_6,b_42_U_n_7,b_42_U_n_8,b_42_U_n_9,b_42_U_n_10}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_temp_83_reg_10353_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({a_42_U_n_3,a_42_U_n_3,a_42_U_n_3,a_42_U_n_3,a_42_U_n_3,a_42_U_n_3,a_42_U_n_3,a_42_U_n_3,a_42_U_n_3,a_42_U_n_3,a_42_U_n_3,a_42_U_n_4,a_42_U_n_5,a_42_U_n_6,a_42_U_n_7,a_42_U_n_8,a_42_U_n_9,a_42_U_n_10}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_temp_83_reg_10353_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_temp_83_reg_10353_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_temp_83_reg_10353_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(exitcond_flatten1_reg_8075),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_temp_83_reg_10353_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_temp_83_reg_10353_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_temp_83_reg_10353_reg_P_UNCONNECTED[47:8],temp_83_reg_10353_reg_n_101,temp_83_reg_10353_reg_n_102,temp_83_reg_10353_reg_n_103,temp_83_reg_10353_reg_n_104,temp_83_reg_10353_reg_n_105,temp_83_reg_10353_reg_n_106,temp_83_reg_10353_reg_n_107,temp_83_reg_10353_reg_n_108}),
        .PATTERNBDETECT(NLW_temp_83_reg_10353_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_temp_83_reg_10353_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({temp_83_reg_10353_reg_n_109,temp_83_reg_10353_reg_n_110,temp_83_reg_10353_reg_n_111,temp_83_reg_10353_reg_n_112,temp_83_reg_10353_reg_n_113,temp_83_reg_10353_reg_n_114,temp_83_reg_10353_reg_n_115,temp_83_reg_10353_reg_n_116,temp_83_reg_10353_reg_n_117,temp_83_reg_10353_reg_n_118,temp_83_reg_10353_reg_n_119,temp_83_reg_10353_reg_n_120,temp_83_reg_10353_reg_n_121,temp_83_reg_10353_reg_n_122,temp_83_reg_10353_reg_n_123,temp_83_reg_10353_reg_n_124,temp_83_reg_10353_reg_n_125,temp_83_reg_10353_reg_n_126,temp_83_reg_10353_reg_n_127,temp_83_reg_10353_reg_n_128,temp_83_reg_10353_reg_n_129,temp_83_reg_10353_reg_n_130,temp_83_reg_10353_reg_n_131,temp_83_reg_10353_reg_n_132,temp_83_reg_10353_reg_n_133,temp_83_reg_10353_reg_n_134,temp_83_reg_10353_reg_n_135,temp_83_reg_10353_reg_n_136,temp_83_reg_10353_reg_n_137,temp_83_reg_10353_reg_n_138,temp_83_reg_10353_reg_n_139,temp_83_reg_10353_reg_n_140,temp_83_reg_10353_reg_n_141,temp_83_reg_10353_reg_n_142,temp_83_reg_10353_reg_n_143,temp_83_reg_10353_reg_n_144,temp_83_reg_10353_reg_n_145,temp_83_reg_10353_reg_n_146,temp_83_reg_10353_reg_n_147,temp_83_reg_10353_reg_n_148,temp_83_reg_10353_reg_n_149,temp_83_reg_10353_reg_n_150,temp_83_reg_10353_reg_n_151,temp_83_reg_10353_reg_n_152,temp_83_reg_10353_reg_n_153,temp_83_reg_10353_reg_n_154,temp_83_reg_10353_reg_n_155,temp_83_reg_10353_reg_n_156}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_temp_83_reg_10353_reg_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    temp_85_reg_10868_reg
       (.A({b_43_U_n_3,b_43_U_n_3,b_43_U_n_3,b_43_U_n_3,b_43_U_n_3,b_43_U_n_3,b_43_U_n_3,b_43_U_n_3,b_43_U_n_3,b_43_U_n_3,b_43_U_n_3,b_43_U_n_3,b_43_U_n_3,b_43_U_n_3,b_43_U_n_3,b_43_U_n_3,b_43_U_n_3,b_43_U_n_3,b_43_U_n_3,b_43_U_n_3,b_43_U_n_3,b_43_U_n_3,b_43_U_n_3,b_43_U_n_4,b_43_U_n_5,b_43_U_n_6,b_43_U_n_7,b_43_U_n_8,b_43_U_n_9,b_43_U_n_10}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_temp_85_reg_10868_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({a_43_U_n_3,a_43_U_n_3,a_43_U_n_3,a_43_U_n_3,a_43_U_n_3,a_43_U_n_3,a_43_U_n_3,a_43_U_n_3,a_43_U_n_3,a_43_U_n_3,a_43_U_n_3,a_43_U_n_4,a_43_U_n_5,a_43_U_n_6,a_43_U_n_7,a_43_U_n_8,a_43_U_n_9,a_43_U_n_10}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_temp_85_reg_10868_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_temp_85_reg_10868_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_temp_85_reg_10868_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(CEP),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_temp_85_reg_10868_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_temp_85_reg_10868_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_temp_85_reg_10868_reg_P_UNCONNECTED[47:8],temp_85_reg_10868_reg_n_101,temp_85_reg_10868_reg_n_102,temp_85_reg_10868_reg_n_103,temp_85_reg_10868_reg_n_104,temp_85_reg_10868_reg_n_105,temp_85_reg_10868_reg_n_106,temp_85_reg_10868_reg_n_107,temp_85_reg_10868_reg_n_108}),
        .PATTERNBDETECT(NLW_temp_85_reg_10868_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_temp_85_reg_10868_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({temp_85_reg_10868_reg_n_109,temp_85_reg_10868_reg_n_110,temp_85_reg_10868_reg_n_111,temp_85_reg_10868_reg_n_112,temp_85_reg_10868_reg_n_113,temp_85_reg_10868_reg_n_114,temp_85_reg_10868_reg_n_115,temp_85_reg_10868_reg_n_116,temp_85_reg_10868_reg_n_117,temp_85_reg_10868_reg_n_118,temp_85_reg_10868_reg_n_119,temp_85_reg_10868_reg_n_120,temp_85_reg_10868_reg_n_121,temp_85_reg_10868_reg_n_122,temp_85_reg_10868_reg_n_123,temp_85_reg_10868_reg_n_124,temp_85_reg_10868_reg_n_125,temp_85_reg_10868_reg_n_126,temp_85_reg_10868_reg_n_127,temp_85_reg_10868_reg_n_128,temp_85_reg_10868_reg_n_129,temp_85_reg_10868_reg_n_130,temp_85_reg_10868_reg_n_131,temp_85_reg_10868_reg_n_132,temp_85_reg_10868_reg_n_133,temp_85_reg_10868_reg_n_134,temp_85_reg_10868_reg_n_135,temp_85_reg_10868_reg_n_136,temp_85_reg_10868_reg_n_137,temp_85_reg_10868_reg_n_138,temp_85_reg_10868_reg_n_139,temp_85_reg_10868_reg_n_140,temp_85_reg_10868_reg_n_141,temp_85_reg_10868_reg_n_142,temp_85_reg_10868_reg_n_143,temp_85_reg_10868_reg_n_144,temp_85_reg_10868_reg_n_145,temp_85_reg_10868_reg_n_146,temp_85_reg_10868_reg_n_147,temp_85_reg_10868_reg_n_148,temp_85_reg_10868_reg_n_149,temp_85_reg_10868_reg_n_150,temp_85_reg_10868_reg_n_151,temp_85_reg_10868_reg_n_152,temp_85_reg_10868_reg_n_153,temp_85_reg_10868_reg_n_154,temp_85_reg_10868_reg_n_155,temp_85_reg_10868_reg_n_156}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_temp_85_reg_10868_reg_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    temp_88_reg_10363_reg
       (.A({b_44_U_n_11,b_44_U_n_11,b_44_U_n_11,b_44_U_n_11,b_44_U_n_11,b_44_U_n_11,b_44_U_n_11,b_44_U_n_11,b_44_U_n_11,b_44_U_n_11,b_44_U_n_11,b_44_U_n_11,b_44_U_n_11,b_44_U_n_11,b_44_U_n_11,b_44_U_n_11,b_44_U_n_11,b_44_U_n_11,b_44_U_n_11,b_44_U_n_11,b_44_U_n_11,b_44_U_n_11,b_44_U_n_11,b_44_U_n_12,b_44_U_n_13,b_44_U_n_14,b_44_U_n_15,b_44_U_n_16,b_44_U_n_17,b_44_U_n_18}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_temp_88_reg_10363_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({a_44_U_n_11,a_44_U_n_11,a_44_U_n_11,a_44_U_n_11,a_44_U_n_11,a_44_U_n_11,a_44_U_n_11,a_44_U_n_11,a_44_U_n_11,a_44_U_n_11,a_44_U_n_11,a_44_U_n_12,a_44_U_n_13,a_44_U_n_14,a_44_U_n_15,a_44_U_n_16,a_44_U_n_17,a_44_U_n_18}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_temp_88_reg_10363_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_temp_88_reg_10363_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_temp_88_reg_10363_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(exitcond_flatten1_reg_8075),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_temp_88_reg_10363_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_temp_88_reg_10363_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_temp_88_reg_10363_reg_P_UNCONNECTED[47:8],temp_88_reg_10363_reg_n_101,temp_88_reg_10363_reg_n_102,temp_88_reg_10363_reg_n_103,temp_88_reg_10363_reg_n_104,temp_88_reg_10363_reg_n_105,temp_88_reg_10363_reg_n_106,temp_88_reg_10363_reg_n_107,temp_88_reg_10363_reg_n_108}),
        .PATTERNBDETECT(NLW_temp_88_reg_10363_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_temp_88_reg_10363_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({temp_88_reg_10363_reg_n_109,temp_88_reg_10363_reg_n_110,temp_88_reg_10363_reg_n_111,temp_88_reg_10363_reg_n_112,temp_88_reg_10363_reg_n_113,temp_88_reg_10363_reg_n_114,temp_88_reg_10363_reg_n_115,temp_88_reg_10363_reg_n_116,temp_88_reg_10363_reg_n_117,temp_88_reg_10363_reg_n_118,temp_88_reg_10363_reg_n_119,temp_88_reg_10363_reg_n_120,temp_88_reg_10363_reg_n_121,temp_88_reg_10363_reg_n_122,temp_88_reg_10363_reg_n_123,temp_88_reg_10363_reg_n_124,temp_88_reg_10363_reg_n_125,temp_88_reg_10363_reg_n_126,temp_88_reg_10363_reg_n_127,temp_88_reg_10363_reg_n_128,temp_88_reg_10363_reg_n_129,temp_88_reg_10363_reg_n_130,temp_88_reg_10363_reg_n_131,temp_88_reg_10363_reg_n_132,temp_88_reg_10363_reg_n_133,temp_88_reg_10363_reg_n_134,temp_88_reg_10363_reg_n_135,temp_88_reg_10363_reg_n_136,temp_88_reg_10363_reg_n_137,temp_88_reg_10363_reg_n_138,temp_88_reg_10363_reg_n_139,temp_88_reg_10363_reg_n_140,temp_88_reg_10363_reg_n_141,temp_88_reg_10363_reg_n_142,temp_88_reg_10363_reg_n_143,temp_88_reg_10363_reg_n_144,temp_88_reg_10363_reg_n_145,temp_88_reg_10363_reg_n_146,temp_88_reg_10363_reg_n_147,temp_88_reg_10363_reg_n_148,temp_88_reg_10363_reg_n_149,temp_88_reg_10363_reg_n_150,temp_88_reg_10363_reg_n_151,temp_88_reg_10363_reg_n_152,temp_88_reg_10363_reg_n_153,temp_88_reg_10363_reg_n_154,temp_88_reg_10363_reg_n_155,temp_88_reg_10363_reg_n_156}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_temp_88_reg_10363_reg_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    temp_90_reg_10883_reg
       (.A({b_45_U_n_11,b_45_U_n_11,b_45_U_n_11,b_45_U_n_11,b_45_U_n_11,b_45_U_n_11,b_45_U_n_11,b_45_U_n_11,b_45_U_n_11,b_45_U_n_11,b_45_U_n_11,b_45_U_n_11,b_45_U_n_11,b_45_U_n_11,b_45_U_n_11,b_45_U_n_11,b_45_U_n_11,b_45_U_n_11,b_45_U_n_11,b_45_U_n_11,b_45_U_n_11,b_45_U_n_11,b_45_U_n_11,b_45_U_n_12,b_45_U_n_13,b_45_U_n_14,b_45_U_n_15,b_45_U_n_16,b_45_U_n_17,b_45_U_n_18}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_temp_90_reg_10883_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({a_45_U_n_11,a_45_U_n_11,a_45_U_n_11,a_45_U_n_11,a_45_U_n_11,a_45_U_n_11,a_45_U_n_11,a_45_U_n_11,a_45_U_n_11,a_45_U_n_11,a_45_U_n_11,a_45_U_n_12,a_45_U_n_13,a_45_U_n_14,a_45_U_n_15,a_45_U_n_16,a_45_U_n_17,a_45_U_n_18}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_temp_90_reg_10883_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_temp_90_reg_10883_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_temp_90_reg_10883_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(CEP),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_temp_90_reg_10883_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_temp_90_reg_10883_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_temp_90_reg_10883_reg_P_UNCONNECTED[47:8],temp_90_reg_10883_reg_n_101,temp_90_reg_10883_reg_n_102,temp_90_reg_10883_reg_n_103,temp_90_reg_10883_reg_n_104,temp_90_reg_10883_reg_n_105,temp_90_reg_10883_reg_n_106,temp_90_reg_10883_reg_n_107,temp_90_reg_10883_reg_n_108}),
        .PATTERNBDETECT(NLW_temp_90_reg_10883_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_temp_90_reg_10883_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({temp_90_reg_10883_reg_n_109,temp_90_reg_10883_reg_n_110,temp_90_reg_10883_reg_n_111,temp_90_reg_10883_reg_n_112,temp_90_reg_10883_reg_n_113,temp_90_reg_10883_reg_n_114,temp_90_reg_10883_reg_n_115,temp_90_reg_10883_reg_n_116,temp_90_reg_10883_reg_n_117,temp_90_reg_10883_reg_n_118,temp_90_reg_10883_reg_n_119,temp_90_reg_10883_reg_n_120,temp_90_reg_10883_reg_n_121,temp_90_reg_10883_reg_n_122,temp_90_reg_10883_reg_n_123,temp_90_reg_10883_reg_n_124,temp_90_reg_10883_reg_n_125,temp_90_reg_10883_reg_n_126,temp_90_reg_10883_reg_n_127,temp_90_reg_10883_reg_n_128,temp_90_reg_10883_reg_n_129,temp_90_reg_10883_reg_n_130,temp_90_reg_10883_reg_n_131,temp_90_reg_10883_reg_n_132,temp_90_reg_10883_reg_n_133,temp_90_reg_10883_reg_n_134,temp_90_reg_10883_reg_n_135,temp_90_reg_10883_reg_n_136,temp_90_reg_10883_reg_n_137,temp_90_reg_10883_reg_n_138,temp_90_reg_10883_reg_n_139,temp_90_reg_10883_reg_n_140,temp_90_reg_10883_reg_n_141,temp_90_reg_10883_reg_n_142,temp_90_reg_10883_reg_n_143,temp_90_reg_10883_reg_n_144,temp_90_reg_10883_reg_n_145,temp_90_reg_10883_reg_n_146,temp_90_reg_10883_reg_n_147,temp_90_reg_10883_reg_n_148,temp_90_reg_10883_reg_n_149,temp_90_reg_10883_reg_n_150,temp_90_reg_10883_reg_n_151,temp_90_reg_10883_reg_n_152,temp_90_reg_10883_reg_n_153,temp_90_reg_10883_reg_n_154,temp_90_reg_10883_reg_n_155,temp_90_reg_10883_reg_n_156}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_temp_90_reg_10883_reg_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    temp_93_reg_10898_reg
       (.A({b_47_U_n_3,b_47_U_n_3,b_47_U_n_3,b_47_U_n_3,b_47_U_n_3,b_47_U_n_3,b_47_U_n_3,b_47_U_n_3,b_47_U_n_3,b_47_U_n_3,b_47_U_n_3,b_47_U_n_3,b_47_U_n_3,b_47_U_n_3,b_47_U_n_3,b_47_U_n_3,b_47_U_n_3,b_47_U_n_3,b_47_U_n_3,b_47_U_n_3,b_47_U_n_3,b_47_U_n_3,b_47_U_n_3,b_47_U_n_4,b_47_U_n_5,b_47_U_n_6,b_47_U_n_7,b_47_U_n_8,b_47_U_n_9,b_47_U_n_10}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_temp_93_reg_10898_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({a_47_U_n_3,a_47_U_n_3,a_47_U_n_3,a_47_U_n_3,a_47_U_n_3,a_47_U_n_3,a_47_U_n_3,a_47_U_n_3,a_47_U_n_3,a_47_U_n_3,a_47_U_n_3,a_47_U_n_4,a_47_U_n_5,a_47_U_n_6,a_47_U_n_7,a_47_U_n_8,a_47_U_n_9,a_47_U_n_10}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_temp_93_reg_10898_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_temp_93_reg_10898_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_temp_93_reg_10898_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(CEP),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_temp_93_reg_10898_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_temp_93_reg_10898_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_temp_93_reg_10898_reg_P_UNCONNECTED[47:8],temp_93_reg_10898_reg_n_101,temp_93_reg_10898_reg_n_102,temp_93_reg_10898_reg_n_103,temp_93_reg_10898_reg_n_104,temp_93_reg_10898_reg_n_105,temp_93_reg_10898_reg_n_106,temp_93_reg_10898_reg_n_107,temp_93_reg_10898_reg_n_108}),
        .PATTERNBDETECT(NLW_temp_93_reg_10898_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_temp_93_reg_10898_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({temp_93_reg_10898_reg_n_109,temp_93_reg_10898_reg_n_110,temp_93_reg_10898_reg_n_111,temp_93_reg_10898_reg_n_112,temp_93_reg_10898_reg_n_113,temp_93_reg_10898_reg_n_114,temp_93_reg_10898_reg_n_115,temp_93_reg_10898_reg_n_116,temp_93_reg_10898_reg_n_117,temp_93_reg_10898_reg_n_118,temp_93_reg_10898_reg_n_119,temp_93_reg_10898_reg_n_120,temp_93_reg_10898_reg_n_121,temp_93_reg_10898_reg_n_122,temp_93_reg_10898_reg_n_123,temp_93_reg_10898_reg_n_124,temp_93_reg_10898_reg_n_125,temp_93_reg_10898_reg_n_126,temp_93_reg_10898_reg_n_127,temp_93_reg_10898_reg_n_128,temp_93_reg_10898_reg_n_129,temp_93_reg_10898_reg_n_130,temp_93_reg_10898_reg_n_131,temp_93_reg_10898_reg_n_132,temp_93_reg_10898_reg_n_133,temp_93_reg_10898_reg_n_134,temp_93_reg_10898_reg_n_135,temp_93_reg_10898_reg_n_136,temp_93_reg_10898_reg_n_137,temp_93_reg_10898_reg_n_138,temp_93_reg_10898_reg_n_139,temp_93_reg_10898_reg_n_140,temp_93_reg_10898_reg_n_141,temp_93_reg_10898_reg_n_142,temp_93_reg_10898_reg_n_143,temp_93_reg_10898_reg_n_144,temp_93_reg_10898_reg_n_145,temp_93_reg_10898_reg_n_146,temp_93_reg_10898_reg_n_147,temp_93_reg_10898_reg_n_148,temp_93_reg_10898_reg_n_149,temp_93_reg_10898_reg_n_150,temp_93_reg_10898_reg_n_151,temp_93_reg_10898_reg_n_152,temp_93_reg_10898_reg_n_153,temp_93_reg_10898_reg_n_154,temp_93_reg_10898_reg_n_155,temp_93_reg_10898_reg_n_156}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_temp_93_reg_10898_reg_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    temp_95_reg_10908_reg
       (.A({b_48_U_n_3,b_48_U_n_3,b_48_U_n_3,b_48_U_n_3,b_48_U_n_3,b_48_U_n_3,b_48_U_n_3,b_48_U_n_3,b_48_U_n_3,b_48_U_n_3,b_48_U_n_3,b_48_U_n_3,b_48_U_n_3,b_48_U_n_3,b_48_U_n_3,b_48_U_n_3,b_48_U_n_3,b_48_U_n_3,b_48_U_n_3,b_48_U_n_3,b_48_U_n_3,b_48_U_n_3,b_48_U_n_3,b_48_U_n_4,b_48_U_n_5,b_48_U_n_6,b_48_U_n_7,b_48_U_n_8,b_48_U_n_9,b_48_U_n_10}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_temp_95_reg_10908_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({a_48_U_n_3,a_48_U_n_3,a_48_U_n_3,a_48_U_n_3,a_48_U_n_3,a_48_U_n_3,a_48_U_n_3,a_48_U_n_3,a_48_U_n_3,a_48_U_n_3,a_48_U_n_3,a_48_U_n_4,a_48_U_n_5,a_48_U_n_6,a_48_U_n_7,a_48_U_n_8,a_48_U_n_9,a_48_U_n_10}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_temp_95_reg_10908_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_temp_95_reg_10908_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_temp_95_reg_10908_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(CEP),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_temp_95_reg_10908_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_temp_95_reg_10908_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_temp_95_reg_10908_reg_P_UNCONNECTED[47:8],temp_95_reg_10908_reg_n_101,temp_95_reg_10908_reg_n_102,temp_95_reg_10908_reg_n_103,temp_95_reg_10908_reg_n_104,temp_95_reg_10908_reg_n_105,temp_95_reg_10908_reg_n_106,temp_95_reg_10908_reg_n_107,temp_95_reg_10908_reg_n_108}),
        .PATTERNBDETECT(NLW_temp_95_reg_10908_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_temp_95_reg_10908_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({temp_95_reg_10908_reg_n_109,temp_95_reg_10908_reg_n_110,temp_95_reg_10908_reg_n_111,temp_95_reg_10908_reg_n_112,temp_95_reg_10908_reg_n_113,temp_95_reg_10908_reg_n_114,temp_95_reg_10908_reg_n_115,temp_95_reg_10908_reg_n_116,temp_95_reg_10908_reg_n_117,temp_95_reg_10908_reg_n_118,temp_95_reg_10908_reg_n_119,temp_95_reg_10908_reg_n_120,temp_95_reg_10908_reg_n_121,temp_95_reg_10908_reg_n_122,temp_95_reg_10908_reg_n_123,temp_95_reg_10908_reg_n_124,temp_95_reg_10908_reg_n_125,temp_95_reg_10908_reg_n_126,temp_95_reg_10908_reg_n_127,temp_95_reg_10908_reg_n_128,temp_95_reg_10908_reg_n_129,temp_95_reg_10908_reg_n_130,temp_95_reg_10908_reg_n_131,temp_95_reg_10908_reg_n_132,temp_95_reg_10908_reg_n_133,temp_95_reg_10908_reg_n_134,temp_95_reg_10908_reg_n_135,temp_95_reg_10908_reg_n_136,temp_95_reg_10908_reg_n_137,temp_95_reg_10908_reg_n_138,temp_95_reg_10908_reg_n_139,temp_95_reg_10908_reg_n_140,temp_95_reg_10908_reg_n_141,temp_95_reg_10908_reg_n_142,temp_95_reg_10908_reg_n_143,temp_95_reg_10908_reg_n_144,temp_95_reg_10908_reg_n_145,temp_95_reg_10908_reg_n_146,temp_95_reg_10908_reg_n_147,temp_95_reg_10908_reg_n_148,temp_95_reg_10908_reg_n_149,temp_95_reg_10908_reg_n_150,temp_95_reg_10908_reg_n_151,temp_95_reg_10908_reg_n_152,temp_95_reg_10908_reg_n_153,temp_95_reg_10908_reg_n_154,temp_95_reg_10908_reg_n_155,temp_95_reg_10908_reg_n_156}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_temp_95_reg_10908_reg_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    temp_98_reg_10923_reg
       (.A({b_49_U_n_11,b_49_U_n_11,b_49_U_n_11,b_49_U_n_11,b_49_U_n_11,b_49_U_n_11,b_49_U_n_11,b_49_U_n_11,b_49_U_n_11,b_49_U_n_11,b_49_U_n_11,b_49_U_n_11,b_49_U_n_11,b_49_U_n_11,b_49_U_n_11,b_49_U_n_11,b_49_U_n_11,b_49_U_n_11,b_49_U_n_11,b_49_U_n_11,b_49_U_n_11,b_49_U_n_11,b_49_U_n_11,b_49_U_n_12,b_49_U_n_13,b_49_U_n_14,b_49_U_n_15,b_49_U_n_16,b_49_U_n_17,b_49_U_n_18}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_temp_98_reg_10923_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({a_49_U_n_11,a_49_U_n_11,a_49_U_n_11,a_49_U_n_11,a_49_U_n_11,a_49_U_n_11,a_49_U_n_11,a_49_U_n_11,a_49_U_n_11,a_49_U_n_11,a_49_U_n_11,a_49_U_n_12,a_49_U_n_13,a_49_U_n_14,a_49_U_n_15,a_49_U_n_16,a_49_U_n_17,a_49_U_n_18}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_temp_98_reg_10923_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_temp_98_reg_10923_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_temp_98_reg_10923_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(CEP),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_temp_98_reg_10923_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_temp_98_reg_10923_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_temp_98_reg_10923_reg_P_UNCONNECTED[47:8],temp_98_reg_10923_reg_n_101,temp_98_reg_10923_reg_n_102,temp_98_reg_10923_reg_n_103,temp_98_reg_10923_reg_n_104,temp_98_reg_10923_reg_n_105,temp_98_reg_10923_reg_n_106,temp_98_reg_10923_reg_n_107,temp_98_reg_10923_reg_n_108}),
        .PATTERNBDETECT(NLW_temp_98_reg_10923_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_temp_98_reg_10923_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({temp_98_reg_10923_reg_n_109,temp_98_reg_10923_reg_n_110,temp_98_reg_10923_reg_n_111,temp_98_reg_10923_reg_n_112,temp_98_reg_10923_reg_n_113,temp_98_reg_10923_reg_n_114,temp_98_reg_10923_reg_n_115,temp_98_reg_10923_reg_n_116,temp_98_reg_10923_reg_n_117,temp_98_reg_10923_reg_n_118,temp_98_reg_10923_reg_n_119,temp_98_reg_10923_reg_n_120,temp_98_reg_10923_reg_n_121,temp_98_reg_10923_reg_n_122,temp_98_reg_10923_reg_n_123,temp_98_reg_10923_reg_n_124,temp_98_reg_10923_reg_n_125,temp_98_reg_10923_reg_n_126,temp_98_reg_10923_reg_n_127,temp_98_reg_10923_reg_n_128,temp_98_reg_10923_reg_n_129,temp_98_reg_10923_reg_n_130,temp_98_reg_10923_reg_n_131,temp_98_reg_10923_reg_n_132,temp_98_reg_10923_reg_n_133,temp_98_reg_10923_reg_n_134,temp_98_reg_10923_reg_n_135,temp_98_reg_10923_reg_n_136,temp_98_reg_10923_reg_n_137,temp_98_reg_10923_reg_n_138,temp_98_reg_10923_reg_n_139,temp_98_reg_10923_reg_n_140,temp_98_reg_10923_reg_n_141,temp_98_reg_10923_reg_n_142,temp_98_reg_10923_reg_n_143,temp_98_reg_10923_reg_n_144,temp_98_reg_10923_reg_n_145,temp_98_reg_10923_reg_n_146,temp_98_reg_10923_reg_n_147,temp_98_reg_10923_reg_n_148,temp_98_reg_10923_reg_n_149,temp_98_reg_10923_reg_n_150,temp_98_reg_10923_reg_n_151,temp_98_reg_10923_reg_n_152,temp_98_reg_10923_reg_n_153,temp_98_reg_10923_reg_n_154,temp_98_reg_10923_reg_n_155,temp_98_reg_10923_reg_n_156}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_temp_98_reg_10923_reg_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    temp_9_reg_10138_reg
       (.A({b_4_U_n_11,b_4_U_n_11,b_4_U_n_11,b_4_U_n_11,b_4_U_n_11,b_4_U_n_11,b_4_U_n_11,b_4_U_n_11,b_4_U_n_11,b_4_U_n_11,b_4_U_n_11,b_4_U_n_11,b_4_U_n_11,b_4_U_n_11,b_4_U_n_11,b_4_U_n_11,b_4_U_n_11,b_4_U_n_11,b_4_U_n_11,b_4_U_n_11,b_4_U_n_11,b_4_U_n_11,b_4_U_n_11,b_4_U_n_12,b_4_U_n_13,b_4_U_n_14,b_4_U_n_15,b_4_U_n_16,b_4_U_n_17,b_4_U_n_18}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_temp_9_reg_10138_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({a_4_U_n_11,a_4_U_n_11,a_4_U_n_11,a_4_U_n_11,a_4_U_n_11,a_4_U_n_11,a_4_U_n_11,a_4_U_n_11,a_4_U_n_11,a_4_U_n_11,a_4_U_n_11,a_4_U_n_12,a_4_U_n_13,a_4_U_n_14,a_4_U_n_15,a_4_U_n_16,a_4_U_n_17,a_4_U_n_18}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_temp_9_reg_10138_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_temp_9_reg_10138_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_temp_9_reg_10138_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(exitcond_flatten1_reg_8075),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_temp_9_reg_10138_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_temp_9_reg_10138_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_temp_9_reg_10138_reg_P_UNCONNECTED[47:8],temp_9_reg_10138_reg_n_101,temp_9_reg_10138_reg_n_102,temp_9_reg_10138_reg_n_103,temp_9_reg_10138_reg_n_104,temp_9_reg_10138_reg_n_105,temp_9_reg_10138_reg_n_106,temp_9_reg_10138_reg_n_107,temp_9_reg_10138_reg_n_108}),
        .PATTERNBDETECT(NLW_temp_9_reg_10138_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_temp_9_reg_10138_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({temp_9_reg_10138_reg_n_109,temp_9_reg_10138_reg_n_110,temp_9_reg_10138_reg_n_111,temp_9_reg_10138_reg_n_112,temp_9_reg_10138_reg_n_113,temp_9_reg_10138_reg_n_114,temp_9_reg_10138_reg_n_115,temp_9_reg_10138_reg_n_116,temp_9_reg_10138_reg_n_117,temp_9_reg_10138_reg_n_118,temp_9_reg_10138_reg_n_119,temp_9_reg_10138_reg_n_120,temp_9_reg_10138_reg_n_121,temp_9_reg_10138_reg_n_122,temp_9_reg_10138_reg_n_123,temp_9_reg_10138_reg_n_124,temp_9_reg_10138_reg_n_125,temp_9_reg_10138_reg_n_126,temp_9_reg_10138_reg_n_127,temp_9_reg_10138_reg_n_128,temp_9_reg_10138_reg_n_129,temp_9_reg_10138_reg_n_130,temp_9_reg_10138_reg_n_131,temp_9_reg_10138_reg_n_132,temp_9_reg_10138_reg_n_133,temp_9_reg_10138_reg_n_134,temp_9_reg_10138_reg_n_135,temp_9_reg_10138_reg_n_136,temp_9_reg_10138_reg_n_137,temp_9_reg_10138_reg_n_138,temp_9_reg_10138_reg_n_139,temp_9_reg_10138_reg_n_140,temp_9_reg_10138_reg_n_141,temp_9_reg_10138_reg_n_142,temp_9_reg_10138_reg_n_143,temp_9_reg_10138_reg_n_144,temp_9_reg_10138_reg_n_145,temp_9_reg_10138_reg_n_146,temp_9_reg_10138_reg_n_147,temp_9_reg_10138_reg_n_148,temp_9_reg_10138_reg_n_149,temp_9_reg_10138_reg_n_150,temp_9_reg_10138_reg_n_151,temp_9_reg_10138_reg_n_152,temp_9_reg_10138_reg_n_153,temp_9_reg_10138_reg_n_154,temp_9_reg_10138_reg_n_155,temp_9_reg_10138_reg_n_156}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_temp_9_reg_10138_reg_UNDERFLOW_UNCONNECTED));
  FDRE \tmp102_reg_11338_reg[0] 
       (.C(ap_clk),
        .CE(\tmp150_reg_11398[7]_i_1_n_3 ),
        .D(tmp102_fu_7158_p2[0]),
        .Q(tmp102_reg_11338[0]),
        .R(1'b0));
  FDRE \tmp102_reg_11338_reg[1] 
       (.C(ap_clk),
        .CE(\tmp150_reg_11398[7]_i_1_n_3 ),
        .D(tmp102_fu_7158_p2[1]),
        .Q(tmp102_reg_11338[1]),
        .R(1'b0));
  FDRE \tmp102_reg_11338_reg[2] 
       (.C(ap_clk),
        .CE(\tmp150_reg_11398[7]_i_1_n_3 ),
        .D(tmp102_fu_7158_p2[2]),
        .Q(tmp102_reg_11338[2]),
        .R(1'b0));
  FDRE \tmp102_reg_11338_reg[3] 
       (.C(ap_clk),
        .CE(\tmp150_reg_11398[7]_i_1_n_3 ),
        .D(tmp102_fu_7158_p2[3]),
        .Q(tmp102_reg_11338[3]),
        .R(1'b0));
  FDRE \tmp102_reg_11338_reg[4] 
       (.C(ap_clk),
        .CE(\tmp150_reg_11398[7]_i_1_n_3 ),
        .D(tmp102_fu_7158_p2[4]),
        .Q(tmp102_reg_11338[4]),
        .R(1'b0));
  FDRE \tmp102_reg_11338_reg[5] 
       (.C(ap_clk),
        .CE(\tmp150_reg_11398[7]_i_1_n_3 ),
        .D(tmp102_fu_7158_p2[5]),
        .Q(tmp102_reg_11338[5]),
        .R(1'b0));
  FDRE \tmp102_reg_11338_reg[6] 
       (.C(ap_clk),
        .CE(\tmp150_reg_11398[7]_i_1_n_3 ),
        .D(tmp102_fu_7158_p2[6]),
        .Q(tmp102_reg_11338[6]),
        .R(1'b0));
  FDRE \tmp102_reg_11338_reg[7] 
       (.C(ap_clk),
        .CE(\tmp150_reg_11398[7]_i_1_n_3 ),
        .D(tmp102_fu_7158_p2[7]),
        .Q(tmp102_reg_11338[7]),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp107_reg_11343_reg
       (.A({b_52_q1[7],b_52_q1[7],b_52_q1[7],b_52_q1[7],b_52_q1[7],b_52_q1[7],b_52_q1[7],b_52_q1[7],b_52_q1[7],b_52_q1[7],b_52_q1[7],b_52_q1[7],b_52_q1[7],b_52_q1[7],b_52_q1[7],b_52_q1[7],b_52_q1[7],b_52_q1[7],b_52_q1[7],b_52_q1[7],b_52_q1[7],b_52_q1[7],b_52_q1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp107_reg_11343_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({a_52_q1[7],a_52_q1[7],a_52_q1[7],a_52_q1[7],a_52_q1[7],a_52_q1[7],a_52_q1[7],a_52_q1[7],a_52_q1[7],a_52_q1[7],a_52_q1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp107_reg_11343_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp107_reg_11343_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp107_reg_11343_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(HLS_accel_mac_mulbkb_U85_n_3),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(HLS_accel_mac_mulbkb_U85_n_3),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(tmp107_reg_113430),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp107_reg_11343_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp107_reg_11343_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp107_reg_11343_reg_P_UNCONNECTED[47:8],tmp107_reg_11343_reg_n_101,tmp107_reg_11343_reg_n_102,tmp107_reg_11343_reg_n_103,tmp107_reg_11343_reg_n_104,tmp107_reg_11343_reg_n_105,tmp107_reg_11343_reg_n_106,tmp107_reg_11343_reg_n_107,tmp107_reg_11343_reg_n_108}),
        .PATTERNBDETECT(NLW_tmp107_reg_11343_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp107_reg_11343_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({temp_105_reg_10958_reg_n_109,temp_105_reg_10958_reg_n_110,temp_105_reg_10958_reg_n_111,temp_105_reg_10958_reg_n_112,temp_105_reg_10958_reg_n_113,temp_105_reg_10958_reg_n_114,temp_105_reg_10958_reg_n_115,temp_105_reg_10958_reg_n_116,temp_105_reg_10958_reg_n_117,temp_105_reg_10958_reg_n_118,temp_105_reg_10958_reg_n_119,temp_105_reg_10958_reg_n_120,temp_105_reg_10958_reg_n_121,temp_105_reg_10958_reg_n_122,temp_105_reg_10958_reg_n_123,temp_105_reg_10958_reg_n_124,temp_105_reg_10958_reg_n_125,temp_105_reg_10958_reg_n_126,temp_105_reg_10958_reg_n_127,temp_105_reg_10958_reg_n_128,temp_105_reg_10958_reg_n_129,temp_105_reg_10958_reg_n_130,temp_105_reg_10958_reg_n_131,temp_105_reg_10958_reg_n_132,temp_105_reg_10958_reg_n_133,temp_105_reg_10958_reg_n_134,temp_105_reg_10958_reg_n_135,temp_105_reg_10958_reg_n_136,temp_105_reg_10958_reg_n_137,temp_105_reg_10958_reg_n_138,temp_105_reg_10958_reg_n_139,temp_105_reg_10958_reg_n_140,temp_105_reg_10958_reg_n_141,temp_105_reg_10958_reg_n_142,temp_105_reg_10958_reg_n_143,temp_105_reg_10958_reg_n_144,temp_105_reg_10958_reg_n_145,temp_105_reg_10958_reg_n_146,temp_105_reg_10958_reg_n_147,temp_105_reg_10958_reg_n_148,temp_105_reg_10958_reg_n_149,temp_105_reg_10958_reg_n_150,temp_105_reg_10958_reg_n_151,temp_105_reg_10958_reg_n_152,temp_105_reg_10958_reg_n_153,temp_105_reg_10958_reg_n_154,temp_105_reg_10958_reg_n_155,temp_105_reg_10958_reg_n_156}),
        .PCOUT(NLW_tmp107_reg_11343_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp107_reg_11343_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp108_reg_11348_reg
       (.A({b_53_q1[7],b_53_q1[7],b_53_q1[7],b_53_q1[7],b_53_q1[7],b_53_q1[7],b_53_q1[7],b_53_q1[7],b_53_q1[7],b_53_q1[7],b_53_q1[7],b_53_q1[7],b_53_q1[7],b_53_q1[7],b_53_q1[7],b_53_q1[7],b_53_q1[7],b_53_q1[7],b_53_q1[7],b_53_q1[7],b_53_q1[7],b_53_q1[7],b_53_q1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp108_reg_11348_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({a_53_q1[7],a_53_q1[7],a_53_q1[7],a_53_q1[7],a_53_q1[7],a_53_q1[7],a_53_q1[7],a_53_q1[7],a_53_q1[7],a_53_q1[7],a_53_q1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp108_reg_11348_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp108_reg_11348_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp108_reg_11348_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(HLS_accel_mac_mulbkb_U85_n_3),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(HLS_accel_mac_mulbkb_U85_n_3),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(tmp107_reg_113430),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp108_reg_11348_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp108_reg_11348_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp108_reg_11348_reg_P_UNCONNECTED[47:8],tmp108_reg_11348_reg_n_101,tmp108_reg_11348_reg_n_102,tmp108_reg_11348_reg_n_103,tmp108_reg_11348_reg_n_104,tmp108_reg_11348_reg_n_105,tmp108_reg_11348_reg_n_106,tmp108_reg_11348_reg_n_107,tmp108_reg_11348_reg_n_108}),
        .PATTERNBDETECT(NLW_tmp108_reg_11348_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp108_reg_11348_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({HLS_accel_mac_mulbkb_U70_n_3,HLS_accel_mac_mulbkb_U70_n_4,HLS_accel_mac_mulbkb_U70_n_5,HLS_accel_mac_mulbkb_U70_n_6,HLS_accel_mac_mulbkb_U70_n_7,HLS_accel_mac_mulbkb_U70_n_8,HLS_accel_mac_mulbkb_U70_n_9,HLS_accel_mac_mulbkb_U70_n_10,HLS_accel_mac_mulbkb_U70_n_11,HLS_accel_mac_mulbkb_U70_n_12,HLS_accel_mac_mulbkb_U70_n_13,HLS_accel_mac_mulbkb_U70_n_14,HLS_accel_mac_mulbkb_U70_n_15,HLS_accel_mac_mulbkb_U70_n_16,HLS_accel_mac_mulbkb_U70_n_17,HLS_accel_mac_mulbkb_U70_n_18,HLS_accel_mac_mulbkb_U70_n_19,HLS_accel_mac_mulbkb_U70_n_20,HLS_accel_mac_mulbkb_U70_n_21,HLS_accel_mac_mulbkb_U70_n_22,HLS_accel_mac_mulbkb_U70_n_23,HLS_accel_mac_mulbkb_U70_n_24,HLS_accel_mac_mulbkb_U70_n_25,HLS_accel_mac_mulbkb_U70_n_26,HLS_accel_mac_mulbkb_U70_n_27,HLS_accel_mac_mulbkb_U70_n_28,HLS_accel_mac_mulbkb_U70_n_29,HLS_accel_mac_mulbkb_U70_n_30,HLS_accel_mac_mulbkb_U70_n_31,HLS_accel_mac_mulbkb_U70_n_32,HLS_accel_mac_mulbkb_U70_n_33,HLS_accel_mac_mulbkb_U70_n_34,HLS_accel_mac_mulbkb_U70_n_35,HLS_accel_mac_mulbkb_U70_n_36,HLS_accel_mac_mulbkb_U70_n_37,HLS_accel_mac_mulbkb_U70_n_38,HLS_accel_mac_mulbkb_U70_n_39,HLS_accel_mac_mulbkb_U70_n_40,HLS_accel_mac_mulbkb_U70_n_41,HLS_accel_mac_mulbkb_U70_n_42,HLS_accel_mac_mulbkb_U70_n_43,HLS_accel_mac_mulbkb_U70_n_44,HLS_accel_mac_mulbkb_U70_n_45,HLS_accel_mac_mulbkb_U70_n_46,HLS_accel_mac_mulbkb_U70_n_47,HLS_accel_mac_mulbkb_U70_n_48,HLS_accel_mac_mulbkb_U70_n_49,HLS_accel_mac_mulbkb_U70_n_50}),
        .PCOUT(NLW_tmp108_reg_11348_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp108_reg_11348_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp10_reg_11203_reg
       (.A({b_3_q1[7],b_3_q1[7],b_3_q1[7],b_3_q1[7],b_3_q1[7],b_3_q1[7],b_3_q1[7],b_3_q1[7],b_3_q1[7],b_3_q1[7],b_3_q1[7],b_3_q1[7],b_3_q1[7],b_3_q1[7],b_3_q1[7],b_3_q1[7],b_3_q1[7],b_3_q1[7],b_3_q1[7],b_3_q1[7],b_3_q1[7],b_3_q1[7],b_3_q1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp10_reg_11203_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({a_3_q1[7],a_3_q1[7],a_3_q1[7],a_3_q1[7],a_3_q1[7],a_3_q1[7],a_3_q1[7],a_3_q1[7],a_3_q1[7],a_3_q1[7],a_3_q1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp10_reg_11203_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp10_reg_11203_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp10_reg_11203_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_phi_mux_ia_0_i_i_phi_fu_5869_p41),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_phi_mux_ia_0_i_i_phi_fu_5869_p41),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(a_12_load_1_reg_104030),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp10_reg_11203_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp10_reg_11203_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp10_reg_11203_reg_P_UNCONNECTED[47:8],tmp10_reg_11203_reg_n_101,tmp10_reg_11203_reg_n_102,tmp10_reg_11203_reg_n_103,tmp10_reg_11203_reg_n_104,tmp10_reg_11203_reg_n_105,tmp10_reg_11203_reg_n_106,tmp10_reg_11203_reg_n_107,tmp10_reg_11203_reg_n_108}),
        .PATTERNBDETECT(NLW_tmp10_reg_11203_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp10_reg_11203_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({HLS_accel_mac_mulbkb_U6_n_3,HLS_accel_mac_mulbkb_U6_n_4,HLS_accel_mac_mulbkb_U6_n_5,HLS_accel_mac_mulbkb_U6_n_6,HLS_accel_mac_mulbkb_U6_n_7,HLS_accel_mac_mulbkb_U6_n_8,HLS_accel_mac_mulbkb_U6_n_9,HLS_accel_mac_mulbkb_U6_n_10,HLS_accel_mac_mulbkb_U6_n_11,HLS_accel_mac_mulbkb_U6_n_12,HLS_accel_mac_mulbkb_U6_n_13,HLS_accel_mac_mulbkb_U6_n_14,HLS_accel_mac_mulbkb_U6_n_15,HLS_accel_mac_mulbkb_U6_n_16,HLS_accel_mac_mulbkb_U6_n_17,HLS_accel_mac_mulbkb_U6_n_18,HLS_accel_mac_mulbkb_U6_n_19,HLS_accel_mac_mulbkb_U6_n_20,HLS_accel_mac_mulbkb_U6_n_21,HLS_accel_mac_mulbkb_U6_n_22,HLS_accel_mac_mulbkb_U6_n_23,HLS_accel_mac_mulbkb_U6_n_24,HLS_accel_mac_mulbkb_U6_n_25,HLS_accel_mac_mulbkb_U6_n_26,HLS_accel_mac_mulbkb_U6_n_27,HLS_accel_mac_mulbkb_U6_n_28,HLS_accel_mac_mulbkb_U6_n_29,HLS_accel_mac_mulbkb_U6_n_30,HLS_accel_mac_mulbkb_U6_n_31,HLS_accel_mac_mulbkb_U6_n_32,HLS_accel_mac_mulbkb_U6_n_33,HLS_accel_mac_mulbkb_U6_n_34,HLS_accel_mac_mulbkb_U6_n_35,HLS_accel_mac_mulbkb_U6_n_36,HLS_accel_mac_mulbkb_U6_n_37,HLS_accel_mac_mulbkb_U6_n_38,HLS_accel_mac_mulbkb_U6_n_39,HLS_accel_mac_mulbkb_U6_n_40,HLS_accel_mac_mulbkb_U6_n_41,HLS_accel_mac_mulbkb_U6_n_42,HLS_accel_mac_mulbkb_U6_n_43,HLS_accel_mac_mulbkb_U6_n_44,HLS_accel_mac_mulbkb_U6_n_45,HLS_accel_mac_mulbkb_U6_n_46,HLS_accel_mac_mulbkb_U6_n_47,HLS_accel_mac_mulbkb_U6_n_48,HLS_accel_mac_mulbkb_U6_n_49,HLS_accel_mac_mulbkb_U6_n_50}),
        .PCOUT(NLW_tmp10_reg_11203_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp10_reg_11203_reg_UNDERFLOW_UNCONNECTED));
  FDRE \tmp111_reg_11353_reg[0] 
       (.C(ap_clk),
        .CE(\tmp150_reg_11398[7]_i_1_n_3 ),
        .D(tmp111_fu_7162_p2[0]),
        .Q(tmp111_reg_11353[0]),
        .R(1'b0));
  FDRE \tmp111_reg_11353_reg[1] 
       (.C(ap_clk),
        .CE(\tmp150_reg_11398[7]_i_1_n_3 ),
        .D(tmp111_fu_7162_p2[1]),
        .Q(tmp111_reg_11353[1]),
        .R(1'b0));
  FDRE \tmp111_reg_11353_reg[2] 
       (.C(ap_clk),
        .CE(\tmp150_reg_11398[7]_i_1_n_3 ),
        .D(tmp111_fu_7162_p2[2]),
        .Q(tmp111_reg_11353[2]),
        .R(1'b0));
  FDRE \tmp111_reg_11353_reg[3] 
       (.C(ap_clk),
        .CE(\tmp150_reg_11398[7]_i_1_n_3 ),
        .D(tmp111_fu_7162_p2[3]),
        .Q(tmp111_reg_11353[3]),
        .R(1'b0));
  FDRE \tmp111_reg_11353_reg[4] 
       (.C(ap_clk),
        .CE(\tmp150_reg_11398[7]_i_1_n_3 ),
        .D(tmp111_fu_7162_p2[4]),
        .Q(tmp111_reg_11353[4]),
        .R(1'b0));
  FDRE \tmp111_reg_11353_reg[5] 
       (.C(ap_clk),
        .CE(\tmp150_reg_11398[7]_i_1_n_3 ),
        .D(tmp111_fu_7162_p2[5]),
        .Q(tmp111_reg_11353[5]),
        .R(1'b0));
  FDRE \tmp111_reg_11353_reg[6] 
       (.C(ap_clk),
        .CE(\tmp150_reg_11398[7]_i_1_n_3 ),
        .D(tmp111_fu_7162_p2[6]),
        .Q(tmp111_reg_11353[6]),
        .R(1'b0));
  FDRE \tmp111_reg_11353_reg[7] 
       (.C(ap_clk),
        .CE(\tmp150_reg_11398[7]_i_1_n_3 ),
        .D(tmp111_fu_7162_p2[7]),
        .Q(tmp111_reg_11353[7]),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp116_reg_11358_reg
       (.A({b_57_q1[7],b_57_q1[7],b_57_q1[7],b_57_q1[7],b_57_q1[7],b_57_q1[7],b_57_q1[7],b_57_q1[7],b_57_q1[7],b_57_q1[7],b_57_q1[7],b_57_q1[7],b_57_q1[7],b_57_q1[7],b_57_q1[7],b_57_q1[7],b_57_q1[7],b_57_q1[7],b_57_q1[7],b_57_q1[7],b_57_q1[7],b_57_q1[7],b_57_q1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp116_reg_11358_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({a_57_q1[7],a_57_q1[7],a_57_q1[7],a_57_q1[7],a_57_q1[7],a_57_q1[7],a_57_q1[7],a_57_q1[7],a_57_q1[7],a_57_q1[7],a_57_q1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp116_reg_11358_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp116_reg_11358_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp116_reg_11358_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(HLS_accel_mac_mulbkb_U85_n_3),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(HLS_accel_mac_mulbkb_U85_n_3),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(tmp107_reg_113430),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp116_reg_11358_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp116_reg_11358_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp116_reg_11358_reg_P_UNCONNECTED[47:8],tmp116_reg_11358_reg_n_101,tmp116_reg_11358_reg_n_102,tmp116_reg_11358_reg_n_103,tmp116_reg_11358_reg_n_104,tmp116_reg_11358_reg_n_105,tmp116_reg_11358_reg_n_106,tmp116_reg_11358_reg_n_107,tmp116_reg_11358_reg_n_108}),
        .PATTERNBDETECT(NLW_tmp116_reg_11358_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp116_reg_11358_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({temp_115_reg_11008_reg_n_109,temp_115_reg_11008_reg_n_110,temp_115_reg_11008_reg_n_111,temp_115_reg_11008_reg_n_112,temp_115_reg_11008_reg_n_113,temp_115_reg_11008_reg_n_114,temp_115_reg_11008_reg_n_115,temp_115_reg_11008_reg_n_116,temp_115_reg_11008_reg_n_117,temp_115_reg_11008_reg_n_118,temp_115_reg_11008_reg_n_119,temp_115_reg_11008_reg_n_120,temp_115_reg_11008_reg_n_121,temp_115_reg_11008_reg_n_122,temp_115_reg_11008_reg_n_123,temp_115_reg_11008_reg_n_124,temp_115_reg_11008_reg_n_125,temp_115_reg_11008_reg_n_126,temp_115_reg_11008_reg_n_127,temp_115_reg_11008_reg_n_128,temp_115_reg_11008_reg_n_129,temp_115_reg_11008_reg_n_130,temp_115_reg_11008_reg_n_131,temp_115_reg_11008_reg_n_132,temp_115_reg_11008_reg_n_133,temp_115_reg_11008_reg_n_134,temp_115_reg_11008_reg_n_135,temp_115_reg_11008_reg_n_136,temp_115_reg_11008_reg_n_137,temp_115_reg_11008_reg_n_138,temp_115_reg_11008_reg_n_139,temp_115_reg_11008_reg_n_140,temp_115_reg_11008_reg_n_141,temp_115_reg_11008_reg_n_142,temp_115_reg_11008_reg_n_143,temp_115_reg_11008_reg_n_144,temp_115_reg_11008_reg_n_145,temp_115_reg_11008_reg_n_146,temp_115_reg_11008_reg_n_147,temp_115_reg_11008_reg_n_148,temp_115_reg_11008_reg_n_149,temp_115_reg_11008_reg_n_150,temp_115_reg_11008_reg_n_151,temp_115_reg_11008_reg_n_152,temp_115_reg_11008_reg_n_153,temp_115_reg_11008_reg_n_154,temp_115_reg_11008_reg_n_155,temp_115_reg_11008_reg_n_156}),
        .PCOUT(NLW_tmp116_reg_11358_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp116_reg_11358_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp117_reg_11363_reg
       (.A({b_58_q1[7],b_58_q1[7],b_58_q1[7],b_58_q1[7],b_58_q1[7],b_58_q1[7],b_58_q1[7],b_58_q1[7],b_58_q1[7],b_58_q1[7],b_58_q1[7],b_58_q1[7],b_58_q1[7],b_58_q1[7],b_58_q1[7],b_58_q1[7],b_58_q1[7],b_58_q1[7],b_58_q1[7],b_58_q1[7],b_58_q1[7],b_58_q1[7],b_58_q1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp117_reg_11363_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({a_58_q1[7],a_58_q1[7],a_58_q1[7],a_58_q1[7],a_58_q1[7],a_58_q1[7],a_58_q1[7],a_58_q1[7],a_58_q1[7],a_58_q1[7],a_58_q1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp117_reg_11363_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp117_reg_11363_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp117_reg_11363_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(HLS_accel_mac_mulbkb_U85_n_3),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(HLS_accel_mac_mulbkb_U85_n_3),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(tmp107_reg_113430),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp117_reg_11363_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp117_reg_11363_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp117_reg_11363_reg_P_UNCONNECTED[47:8],tmp117_reg_11363_reg_n_101,tmp117_reg_11363_reg_n_102,tmp117_reg_11363_reg_n_103,tmp117_reg_11363_reg_n_104,tmp117_reg_11363_reg_n_105,tmp117_reg_11363_reg_n_106,tmp117_reg_11363_reg_n_107,tmp117_reg_11363_reg_n_108}),
        .PATTERNBDETECT(NLW_tmp117_reg_11363_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp117_reg_11363_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({HLS_accel_mac_mulbkb_U76_n_3,HLS_accel_mac_mulbkb_U76_n_4,HLS_accel_mac_mulbkb_U76_n_5,HLS_accel_mac_mulbkb_U76_n_6,HLS_accel_mac_mulbkb_U76_n_7,HLS_accel_mac_mulbkb_U76_n_8,HLS_accel_mac_mulbkb_U76_n_9,HLS_accel_mac_mulbkb_U76_n_10,HLS_accel_mac_mulbkb_U76_n_11,HLS_accel_mac_mulbkb_U76_n_12,HLS_accel_mac_mulbkb_U76_n_13,HLS_accel_mac_mulbkb_U76_n_14,HLS_accel_mac_mulbkb_U76_n_15,HLS_accel_mac_mulbkb_U76_n_16,HLS_accel_mac_mulbkb_U76_n_17,HLS_accel_mac_mulbkb_U76_n_18,HLS_accel_mac_mulbkb_U76_n_19,HLS_accel_mac_mulbkb_U76_n_20,HLS_accel_mac_mulbkb_U76_n_21,HLS_accel_mac_mulbkb_U76_n_22,HLS_accel_mac_mulbkb_U76_n_23,HLS_accel_mac_mulbkb_U76_n_24,HLS_accel_mac_mulbkb_U76_n_25,HLS_accel_mac_mulbkb_U76_n_26,HLS_accel_mac_mulbkb_U76_n_27,HLS_accel_mac_mulbkb_U76_n_28,HLS_accel_mac_mulbkb_U76_n_29,HLS_accel_mac_mulbkb_U76_n_30,HLS_accel_mac_mulbkb_U76_n_31,HLS_accel_mac_mulbkb_U76_n_32,HLS_accel_mac_mulbkb_U76_n_33,HLS_accel_mac_mulbkb_U76_n_34,HLS_accel_mac_mulbkb_U76_n_35,HLS_accel_mac_mulbkb_U76_n_36,HLS_accel_mac_mulbkb_U76_n_37,HLS_accel_mac_mulbkb_U76_n_38,HLS_accel_mac_mulbkb_U76_n_39,HLS_accel_mac_mulbkb_U76_n_40,HLS_accel_mac_mulbkb_U76_n_41,HLS_accel_mac_mulbkb_U76_n_42,HLS_accel_mac_mulbkb_U76_n_43,HLS_accel_mac_mulbkb_U76_n_44,HLS_accel_mac_mulbkb_U76_n_45,HLS_accel_mac_mulbkb_U76_n_46,HLS_accel_mac_mulbkb_U76_n_47,HLS_accel_mac_mulbkb_U76_n_48,HLS_accel_mac_mulbkb_U76_n_49,HLS_accel_mac_mulbkb_U76_n_50}),
        .PCOUT(NLW_tmp117_reg_11363_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp117_reg_11363_reg_UNDERFLOW_UNCONNECTED));
  (* HLUTNM = "lutpair11" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp119_reg_11423[3]_i_2 
       (.I0(\tmp119_reg_11423_reg[7]_i_13_n_8 ),
        .I1(\tmp119_reg_11423_reg[7]_i_14_n_8 ),
        .I2(tmp154_fu_7287_p2[2]),
        .O(\tmp119_reg_11423[3]_i_2_n_3 ));
  (* HLUTNM = "lutpair10" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp119_reg_11423[3]_i_3 
       (.I0(\tmp119_reg_11423_reg[7]_i_13_n_9 ),
        .I1(\tmp119_reg_11423_reg[7]_i_14_n_9 ),
        .I2(tmp154_fu_7287_p2[1]),
        .O(\tmp119_reg_11423[3]_i_3_n_3 ));
  (* HLUTNM = "lutpair9" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp119_reg_11423[3]_i_4 
       (.I0(\tmp119_reg_11423_reg[7]_i_13_n_10 ),
        .I1(\tmp119_reg_11423_reg[7]_i_14_n_10 ),
        .I2(tmp154_fu_7287_p2[0]),
        .O(\tmp119_reg_11423[3]_i_4_n_3 ));
  (* HLUTNM = "lutpair12" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp119_reg_11423[3]_i_5 
       (.I0(\tmp119_reg_11423_reg[7]_i_13_n_7 ),
        .I1(\tmp119_reg_11423_reg[7]_i_14_n_7 ),
        .I2(tmp154_fu_7287_p2[3]),
        .I3(\tmp119_reg_11423[3]_i_2_n_3 ),
        .O(\tmp119_reg_11423[3]_i_5_n_3 ));
  (* HLUTNM = "lutpair11" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp119_reg_11423[3]_i_6 
       (.I0(\tmp119_reg_11423_reg[7]_i_13_n_8 ),
        .I1(\tmp119_reg_11423_reg[7]_i_14_n_8 ),
        .I2(tmp154_fu_7287_p2[2]),
        .I3(\tmp119_reg_11423[3]_i_3_n_3 ),
        .O(\tmp119_reg_11423[3]_i_6_n_3 ));
  (* HLUTNM = "lutpair10" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp119_reg_11423[3]_i_7 
       (.I0(\tmp119_reg_11423_reg[7]_i_13_n_9 ),
        .I1(\tmp119_reg_11423_reg[7]_i_14_n_9 ),
        .I2(tmp154_fu_7287_p2[1]),
        .I3(\tmp119_reg_11423[3]_i_4_n_3 ),
        .O(\tmp119_reg_11423[3]_i_7_n_3 ));
  (* HLUTNM = "lutpair9" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \tmp119_reg_11423[3]_i_8 
       (.I0(\tmp119_reg_11423_reg[7]_i_13_n_10 ),
        .I1(\tmp119_reg_11423_reg[7]_i_14_n_10 ),
        .I2(tmp154_fu_7287_p2[0]),
        .O(\tmp119_reg_11423[3]_i_8_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp119_reg_11423[7]_i_1 
       (.I0(exitcond_flatten1_reg_8075_pp2_iter3_reg),
        .O(\tmp119_reg_11423[7]_i_1_n_3 ));
  (* HLUTNM = "lutpair8" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp119_reg_11423[7]_i_16 
       (.I0(tmp145_fu_7278_p2[5]),
        .I1(tmp150_reg_11398[5]),
        .I2(tmp135_reg_11378[5]),
        .O(\tmp119_reg_11423[7]_i_16_n_3 ));
  (* HLUTNM = "lutpair7" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp119_reg_11423[7]_i_17 
       (.I0(tmp145_fu_7278_p2[4]),
        .I1(tmp150_reg_11398[4]),
        .I2(tmp135_reg_11378[4]),
        .O(\tmp119_reg_11423[7]_i_17_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp119_reg_11423[7]_i_18 
       (.I0(tmp145_fu_7278_p2[3]),
        .I1(tmp150_reg_11398[3]),
        .I2(tmp135_reg_11378[3]),
        .O(\tmp119_reg_11423[7]_i_18_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \tmp119_reg_11423[7]_i_19 
       (.I0(tmp135_reg_11378[6]),
        .I1(tmp150_reg_11398[6]),
        .I2(tmp145_fu_7278_p2[6]),
        .I3(tmp150_reg_11398[7]),
        .I4(tmp145_fu_7278_p2[7]),
        .I5(tmp135_reg_11378[7]),
        .O(\tmp119_reg_11423[7]_i_19_n_3 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp119_reg_11423[7]_i_20 
       (.I0(\tmp119_reg_11423[7]_i_16_n_3 ),
        .I1(tmp150_reg_11398[6]),
        .I2(tmp145_fu_7278_p2[6]),
        .I3(tmp135_reg_11378[6]),
        .O(\tmp119_reg_11423[7]_i_20_n_3 ));
  (* HLUTNM = "lutpair8" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp119_reg_11423[7]_i_21 
       (.I0(tmp145_fu_7278_p2[5]),
        .I1(tmp150_reg_11398[5]),
        .I2(tmp135_reg_11378[5]),
        .I3(\tmp119_reg_11423[7]_i_17_n_3 ),
        .O(\tmp119_reg_11423[7]_i_21_n_3 ));
  (* HLUTNM = "lutpair7" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp119_reg_11423[7]_i_22 
       (.I0(tmp145_fu_7278_p2[4]),
        .I1(tmp150_reg_11398[4]),
        .I2(tmp135_reg_11378[4]),
        .I3(\tmp119_reg_11423[7]_i_18_n_3 ),
        .O(\tmp119_reg_11423[7]_i_22_n_3 ));
  (* HLUTNM = "lutpair5" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp119_reg_11423[7]_i_23 
       (.I0(tmp131_reg_11373[5]),
        .I1(tmp141_reg_11383[5]),
        .I2(tmp121_reg_11368[5]),
        .O(\tmp119_reg_11423[7]_i_23_n_3 ));
  (* HLUTNM = "lutpair4" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp119_reg_11423[7]_i_24 
       (.I0(tmp131_reg_11373[4]),
        .I1(tmp141_reg_11383[4]),
        .I2(tmp121_reg_11368[4]),
        .O(\tmp119_reg_11423[7]_i_24_n_3 ));
  (* HLUTNM = "lutpair3" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp119_reg_11423[7]_i_25 
       (.I0(tmp131_reg_11373[3]),
        .I1(tmp141_reg_11383[3]),
        .I2(tmp121_reg_11368[3]),
        .O(\tmp119_reg_11423[7]_i_25_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \tmp119_reg_11423[7]_i_26 
       (.I0(tmp121_reg_11368[6]),
        .I1(tmp141_reg_11383[6]),
        .I2(tmp131_reg_11373[6]),
        .I3(tmp141_reg_11383[7]),
        .I4(tmp131_reg_11373[7]),
        .I5(tmp121_reg_11368[7]),
        .O(\tmp119_reg_11423[7]_i_26_n_3 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp119_reg_11423[7]_i_27 
       (.I0(\tmp119_reg_11423[7]_i_23_n_3 ),
        .I1(tmp141_reg_11383[6]),
        .I2(tmp131_reg_11373[6]),
        .I3(tmp121_reg_11368[6]),
        .O(\tmp119_reg_11423[7]_i_27_n_3 ));
  (* HLUTNM = "lutpair5" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp119_reg_11423[7]_i_28 
       (.I0(tmp131_reg_11373[5]),
        .I1(tmp141_reg_11383[5]),
        .I2(tmp121_reg_11368[5]),
        .I3(\tmp119_reg_11423[7]_i_24_n_3 ),
        .O(\tmp119_reg_11423[7]_i_28_n_3 ));
  (* HLUTNM = "lutpair4" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp119_reg_11423[7]_i_29 
       (.I0(tmp131_reg_11373[4]),
        .I1(tmp141_reg_11383[4]),
        .I2(tmp121_reg_11368[4]),
        .I3(\tmp119_reg_11423[7]_i_25_n_3 ),
        .O(\tmp119_reg_11423[7]_i_29_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp119_reg_11423[7]_i_3 
       (.I0(\tmp119_reg_11423_reg[7]_i_10_n_9 ),
        .I1(\tmp119_reg_11423_reg[7]_i_11_n_9 ),
        .I2(tmp154_fu_7287_p2[5]),
        .O(\tmp119_reg_11423[7]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp119_reg_11423[7]_i_30 
       (.I0(tmp155_reg_11403_reg_n_101),
        .I1(tmp156_reg_11408_reg_n_101),
        .O(\tmp119_reg_11423[7]_i_30_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp119_reg_11423[7]_i_31 
       (.I0(tmp155_reg_11403_reg_n_102),
        .I1(tmp156_reg_11408_reg_n_102),
        .O(\tmp119_reg_11423[7]_i_31_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp119_reg_11423[7]_i_32 
       (.I0(tmp155_reg_11403_reg_n_103),
        .I1(tmp156_reg_11408_reg_n_103),
        .O(\tmp119_reg_11423[7]_i_32_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp119_reg_11423[7]_i_33 
       (.I0(tmp155_reg_11403_reg_n_104),
        .I1(tmp156_reg_11408_reg_n_104),
        .O(\tmp119_reg_11423[7]_i_33_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp119_reg_11423[7]_i_34 
       (.I0(tmp145_fu_7278_p2[2]),
        .I1(tmp150_reg_11398[2]),
        .I2(tmp135_reg_11378[2]),
        .O(\tmp119_reg_11423[7]_i_34_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp119_reg_11423[7]_i_35 
       (.I0(tmp145_fu_7278_p2[1]),
        .I1(tmp150_reg_11398[1]),
        .I2(tmp135_reg_11378[1]),
        .O(\tmp119_reg_11423[7]_i_35_n_3 ));
  (* HLUTNM = "lutpair6" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp119_reg_11423[7]_i_36 
       (.I0(tmp145_fu_7278_p2[0]),
        .I1(tmp150_reg_11398[0]),
        .I2(tmp135_reg_11378[0]),
        .O(\tmp119_reg_11423[7]_i_36_n_3 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp119_reg_11423[7]_i_37 
       (.I0(tmp145_fu_7278_p2[3]),
        .I1(tmp150_reg_11398[3]),
        .I2(tmp135_reg_11378[3]),
        .I3(\tmp119_reg_11423[7]_i_34_n_3 ),
        .O(\tmp119_reg_11423[7]_i_37_n_3 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp119_reg_11423[7]_i_38 
       (.I0(tmp145_fu_7278_p2[2]),
        .I1(tmp150_reg_11398[2]),
        .I2(tmp135_reg_11378[2]),
        .I3(\tmp119_reg_11423[7]_i_35_n_3 ),
        .O(\tmp119_reg_11423[7]_i_38_n_3 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp119_reg_11423[7]_i_39 
       (.I0(tmp145_fu_7278_p2[1]),
        .I1(tmp150_reg_11398[1]),
        .I2(tmp135_reg_11378[1]),
        .I3(\tmp119_reg_11423[7]_i_36_n_3 ),
        .O(\tmp119_reg_11423[7]_i_39_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp119_reg_11423[7]_i_4 
       (.I0(\tmp119_reg_11423_reg[7]_i_10_n_10 ),
        .I1(\tmp119_reg_11423_reg[7]_i_11_n_10 ),
        .I2(tmp154_fu_7287_p2[4]),
        .O(\tmp119_reg_11423[7]_i_4_n_3 ));
  (* HLUTNM = "lutpair6" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \tmp119_reg_11423[7]_i_40 
       (.I0(tmp145_fu_7278_p2[0]),
        .I1(tmp150_reg_11398[0]),
        .I2(tmp135_reg_11378[0]),
        .O(\tmp119_reg_11423[7]_i_40_n_3 ));
  (* HLUTNM = "lutpair2" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp119_reg_11423[7]_i_41 
       (.I0(tmp131_reg_11373[2]),
        .I1(tmp141_reg_11383[2]),
        .I2(tmp121_reg_11368[2]),
        .O(\tmp119_reg_11423[7]_i_41_n_3 ));
  (* HLUTNM = "lutpair1" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp119_reg_11423[7]_i_42 
       (.I0(tmp131_reg_11373[1]),
        .I1(tmp141_reg_11383[1]),
        .I2(tmp121_reg_11368[1]),
        .O(\tmp119_reg_11423[7]_i_42_n_3 ));
  (* HLUTNM = "lutpair0" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp119_reg_11423[7]_i_43 
       (.I0(tmp131_reg_11373[0]),
        .I1(tmp141_reg_11383[0]),
        .I2(tmp121_reg_11368[0]),
        .O(\tmp119_reg_11423[7]_i_43_n_3 ));
  (* HLUTNM = "lutpair3" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp119_reg_11423[7]_i_44 
       (.I0(tmp131_reg_11373[3]),
        .I1(tmp141_reg_11383[3]),
        .I2(tmp121_reg_11368[3]),
        .I3(\tmp119_reg_11423[7]_i_41_n_3 ),
        .O(\tmp119_reg_11423[7]_i_44_n_3 ));
  (* HLUTNM = "lutpair2" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp119_reg_11423[7]_i_45 
       (.I0(tmp131_reg_11373[2]),
        .I1(tmp141_reg_11383[2]),
        .I2(tmp121_reg_11368[2]),
        .I3(\tmp119_reg_11423[7]_i_42_n_3 ),
        .O(\tmp119_reg_11423[7]_i_45_n_3 ));
  (* HLUTNM = "lutpair1" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp119_reg_11423[7]_i_46 
       (.I0(tmp131_reg_11373[1]),
        .I1(tmp141_reg_11383[1]),
        .I2(tmp121_reg_11368[1]),
        .I3(\tmp119_reg_11423[7]_i_43_n_3 ),
        .O(\tmp119_reg_11423[7]_i_46_n_3 ));
  (* HLUTNM = "lutpair0" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \tmp119_reg_11423[7]_i_47 
       (.I0(tmp131_reg_11373[0]),
        .I1(tmp141_reg_11383[0]),
        .I2(tmp121_reg_11368[0]),
        .O(\tmp119_reg_11423[7]_i_47_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp119_reg_11423[7]_i_48 
       (.I0(tmp155_reg_11403_reg_n_105),
        .I1(tmp156_reg_11408_reg_n_105),
        .O(\tmp119_reg_11423[7]_i_48_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp119_reg_11423[7]_i_49 
       (.I0(tmp155_reg_11403_reg_n_106),
        .I1(tmp156_reg_11408_reg_n_106),
        .O(\tmp119_reg_11423[7]_i_49_n_3 ));
  (* HLUTNM = "lutpair12" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp119_reg_11423[7]_i_5 
       (.I0(\tmp119_reg_11423_reg[7]_i_13_n_7 ),
        .I1(\tmp119_reg_11423_reg[7]_i_14_n_7 ),
        .I2(tmp154_fu_7287_p2[3]),
        .O(\tmp119_reg_11423[7]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp119_reg_11423[7]_i_50 
       (.I0(tmp155_reg_11403_reg_n_107),
        .I1(tmp156_reg_11408_reg_n_107),
        .O(\tmp119_reg_11423[7]_i_50_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp119_reg_11423[7]_i_51 
       (.I0(tmp155_reg_11403_reg_n_108),
        .I1(tmp156_reg_11408_reg_n_108),
        .O(\tmp119_reg_11423[7]_i_51_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp119_reg_11423[7]_i_54 
       (.I0(tmp146_reg_11388_reg_n_101),
        .I1(tmp147_reg_11393_reg_n_101),
        .O(\tmp119_reg_11423[7]_i_54_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp119_reg_11423[7]_i_55 
       (.I0(tmp146_reg_11388_reg_n_102),
        .I1(tmp147_reg_11393_reg_n_102),
        .O(\tmp119_reg_11423[7]_i_55_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp119_reg_11423[7]_i_56 
       (.I0(tmp146_reg_11388_reg_n_103),
        .I1(tmp147_reg_11393_reg_n_103),
        .O(\tmp119_reg_11423[7]_i_56_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp119_reg_11423[7]_i_57 
       (.I0(tmp146_reg_11388_reg_n_104),
        .I1(tmp147_reg_11393_reg_n_104),
        .O(\tmp119_reg_11423[7]_i_57_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp119_reg_11423[7]_i_58 
       (.I0(tmp146_reg_11388_reg_n_105),
        .I1(tmp147_reg_11393_reg_n_105),
        .O(\tmp119_reg_11423[7]_i_58_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp119_reg_11423[7]_i_59 
       (.I0(tmp146_reg_11388_reg_n_106),
        .I1(tmp147_reg_11393_reg_n_106),
        .O(\tmp119_reg_11423[7]_i_59_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \tmp119_reg_11423[7]_i_6 
       (.I0(tmp154_fu_7287_p2[6]),
        .I1(\tmp119_reg_11423_reg[7]_i_11_n_8 ),
        .I2(\tmp119_reg_11423_reg[7]_i_10_n_8 ),
        .I3(\tmp119_reg_11423_reg[7]_i_11_n_7 ),
        .I4(\tmp119_reg_11423_reg[7]_i_10_n_7 ),
        .I5(tmp154_fu_7287_p2[7]),
        .O(\tmp119_reg_11423[7]_i_6_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp119_reg_11423[7]_i_60 
       (.I0(tmp146_reg_11388_reg_n_107),
        .I1(tmp147_reg_11393_reg_n_107),
        .O(\tmp119_reg_11423[7]_i_60_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp119_reg_11423[7]_i_61 
       (.I0(tmp146_reg_11388_reg_n_108),
        .I1(tmp147_reg_11393_reg_n_108),
        .O(\tmp119_reg_11423[7]_i_61_n_3 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp119_reg_11423[7]_i_7 
       (.I0(\tmp119_reg_11423[7]_i_3_n_3 ),
        .I1(\tmp119_reg_11423_reg[7]_i_11_n_8 ),
        .I2(\tmp119_reg_11423_reg[7]_i_10_n_8 ),
        .I3(tmp154_fu_7287_p2[6]),
        .O(\tmp119_reg_11423[7]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp119_reg_11423[7]_i_8 
       (.I0(\tmp119_reg_11423_reg[7]_i_10_n_9 ),
        .I1(\tmp119_reg_11423_reg[7]_i_11_n_9 ),
        .I2(tmp154_fu_7287_p2[5]),
        .I3(\tmp119_reg_11423[7]_i_4_n_3 ),
        .O(\tmp119_reg_11423[7]_i_8_n_3 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp119_reg_11423[7]_i_9 
       (.I0(\tmp119_reg_11423_reg[7]_i_10_n_10 ),
        .I1(\tmp119_reg_11423_reg[7]_i_11_n_10 ),
        .I2(tmp154_fu_7287_p2[4]),
        .I3(\tmp119_reg_11423[7]_i_5_n_3 ),
        .O(\tmp119_reg_11423[7]_i_9_n_3 ));
  FDRE \tmp119_reg_11423_reg[0] 
       (.C(ap_clk),
        .CE(\tmp119_reg_11423[7]_i_1_n_3 ),
        .D(tmp119_fu_7302_p2[0]),
        .Q(tmp119_reg_11423[0]),
        .R(1'b0));
  FDRE \tmp119_reg_11423_reg[1] 
       (.C(ap_clk),
        .CE(\tmp119_reg_11423[7]_i_1_n_3 ),
        .D(tmp119_fu_7302_p2[1]),
        .Q(tmp119_reg_11423[1]),
        .R(1'b0));
  FDRE \tmp119_reg_11423_reg[2] 
       (.C(ap_clk),
        .CE(\tmp119_reg_11423[7]_i_1_n_3 ),
        .D(tmp119_fu_7302_p2[2]),
        .Q(tmp119_reg_11423[2]),
        .R(1'b0));
  FDRE \tmp119_reg_11423_reg[3] 
       (.C(ap_clk),
        .CE(\tmp119_reg_11423[7]_i_1_n_3 ),
        .D(tmp119_fu_7302_p2[3]),
        .Q(tmp119_reg_11423[3]),
        .R(1'b0));
  CARRY4 \tmp119_reg_11423_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\tmp119_reg_11423_reg[3]_i_1_n_3 ,\tmp119_reg_11423_reg[3]_i_1_n_4 ,\tmp119_reg_11423_reg[3]_i_1_n_5 ,\tmp119_reg_11423_reg[3]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\tmp119_reg_11423[3]_i_2_n_3 ,\tmp119_reg_11423[3]_i_3_n_3 ,\tmp119_reg_11423[3]_i_4_n_3 ,1'b0}),
        .O(tmp119_fu_7302_p2[3:0]),
        .S({\tmp119_reg_11423[3]_i_5_n_3 ,\tmp119_reg_11423[3]_i_6_n_3 ,\tmp119_reg_11423[3]_i_7_n_3 ,\tmp119_reg_11423[3]_i_8_n_3 }));
  FDRE \tmp119_reg_11423_reg[4] 
       (.C(ap_clk),
        .CE(\tmp119_reg_11423[7]_i_1_n_3 ),
        .D(tmp119_fu_7302_p2[4]),
        .Q(tmp119_reg_11423[4]),
        .R(1'b0));
  FDRE \tmp119_reg_11423_reg[5] 
       (.C(ap_clk),
        .CE(\tmp119_reg_11423[7]_i_1_n_3 ),
        .D(tmp119_fu_7302_p2[5]),
        .Q(tmp119_reg_11423[5]),
        .R(1'b0));
  FDRE \tmp119_reg_11423_reg[6] 
       (.C(ap_clk),
        .CE(\tmp119_reg_11423[7]_i_1_n_3 ),
        .D(tmp119_fu_7302_p2[6]),
        .Q(tmp119_reg_11423[6]),
        .R(1'b0));
  FDRE \tmp119_reg_11423_reg[7] 
       (.C(ap_clk),
        .CE(\tmp119_reg_11423[7]_i_1_n_3 ),
        .D(tmp119_fu_7302_p2[7]),
        .Q(tmp119_reg_11423[7]),
        .R(1'b0));
  CARRY4 \tmp119_reg_11423_reg[7]_i_10 
       (.CI(\tmp119_reg_11423_reg[7]_i_13_n_3 ),
        .CO({\NLW_tmp119_reg_11423_reg[7]_i_10_CO_UNCONNECTED [3],\tmp119_reg_11423_reg[7]_i_10_n_4 ,\tmp119_reg_11423_reg[7]_i_10_n_5 ,\tmp119_reg_11423_reg[7]_i_10_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,\tmp119_reg_11423[7]_i_16_n_3 ,\tmp119_reg_11423[7]_i_17_n_3 ,\tmp119_reg_11423[7]_i_18_n_3 }),
        .O({\tmp119_reg_11423_reg[7]_i_10_n_7 ,\tmp119_reg_11423_reg[7]_i_10_n_8 ,\tmp119_reg_11423_reg[7]_i_10_n_9 ,\tmp119_reg_11423_reg[7]_i_10_n_10 }),
        .S({\tmp119_reg_11423[7]_i_19_n_3 ,\tmp119_reg_11423[7]_i_20_n_3 ,\tmp119_reg_11423[7]_i_21_n_3 ,\tmp119_reg_11423[7]_i_22_n_3 }));
  CARRY4 \tmp119_reg_11423_reg[7]_i_11 
       (.CI(\tmp119_reg_11423_reg[7]_i_14_n_3 ),
        .CO({\NLW_tmp119_reg_11423_reg[7]_i_11_CO_UNCONNECTED [3],\tmp119_reg_11423_reg[7]_i_11_n_4 ,\tmp119_reg_11423_reg[7]_i_11_n_5 ,\tmp119_reg_11423_reg[7]_i_11_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,\tmp119_reg_11423[7]_i_23_n_3 ,\tmp119_reg_11423[7]_i_24_n_3 ,\tmp119_reg_11423[7]_i_25_n_3 }),
        .O({\tmp119_reg_11423_reg[7]_i_11_n_7 ,\tmp119_reg_11423_reg[7]_i_11_n_8 ,\tmp119_reg_11423_reg[7]_i_11_n_9 ,\tmp119_reg_11423_reg[7]_i_11_n_10 }),
        .S({\tmp119_reg_11423[7]_i_26_n_3 ,\tmp119_reg_11423[7]_i_27_n_3 ,\tmp119_reg_11423[7]_i_28_n_3 ,\tmp119_reg_11423[7]_i_29_n_3 }));
  CARRY4 \tmp119_reg_11423_reg[7]_i_12 
       (.CI(\tmp119_reg_11423_reg[7]_i_15_n_3 ),
        .CO({\NLW_tmp119_reg_11423_reg[7]_i_12_CO_UNCONNECTED [3],\tmp119_reg_11423_reg[7]_i_12_n_4 ,\tmp119_reg_11423_reg[7]_i_12_n_5 ,\tmp119_reg_11423_reg[7]_i_12_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,tmp155_reg_11403_reg_n_102,tmp155_reg_11403_reg_n_103,tmp155_reg_11403_reg_n_104}),
        .O(tmp154_fu_7287_p2[7:4]),
        .S({\tmp119_reg_11423[7]_i_30_n_3 ,\tmp119_reg_11423[7]_i_31_n_3 ,\tmp119_reg_11423[7]_i_32_n_3 ,\tmp119_reg_11423[7]_i_33_n_3 }));
  CARRY4 \tmp119_reg_11423_reg[7]_i_13 
       (.CI(1'b0),
        .CO({\tmp119_reg_11423_reg[7]_i_13_n_3 ,\tmp119_reg_11423_reg[7]_i_13_n_4 ,\tmp119_reg_11423_reg[7]_i_13_n_5 ,\tmp119_reg_11423_reg[7]_i_13_n_6 }),
        .CYINIT(1'b0),
        .DI({\tmp119_reg_11423[7]_i_34_n_3 ,\tmp119_reg_11423[7]_i_35_n_3 ,\tmp119_reg_11423[7]_i_36_n_3 ,1'b0}),
        .O({\tmp119_reg_11423_reg[7]_i_13_n_7 ,\tmp119_reg_11423_reg[7]_i_13_n_8 ,\tmp119_reg_11423_reg[7]_i_13_n_9 ,\tmp119_reg_11423_reg[7]_i_13_n_10 }),
        .S({\tmp119_reg_11423[7]_i_37_n_3 ,\tmp119_reg_11423[7]_i_38_n_3 ,\tmp119_reg_11423[7]_i_39_n_3 ,\tmp119_reg_11423[7]_i_40_n_3 }));
  CARRY4 \tmp119_reg_11423_reg[7]_i_14 
       (.CI(1'b0),
        .CO({\tmp119_reg_11423_reg[7]_i_14_n_3 ,\tmp119_reg_11423_reg[7]_i_14_n_4 ,\tmp119_reg_11423_reg[7]_i_14_n_5 ,\tmp119_reg_11423_reg[7]_i_14_n_6 }),
        .CYINIT(1'b0),
        .DI({\tmp119_reg_11423[7]_i_41_n_3 ,\tmp119_reg_11423[7]_i_42_n_3 ,\tmp119_reg_11423[7]_i_43_n_3 ,1'b0}),
        .O({\tmp119_reg_11423_reg[7]_i_14_n_7 ,\tmp119_reg_11423_reg[7]_i_14_n_8 ,\tmp119_reg_11423_reg[7]_i_14_n_9 ,\tmp119_reg_11423_reg[7]_i_14_n_10 }),
        .S({\tmp119_reg_11423[7]_i_44_n_3 ,\tmp119_reg_11423[7]_i_45_n_3 ,\tmp119_reg_11423[7]_i_46_n_3 ,\tmp119_reg_11423[7]_i_47_n_3 }));
  CARRY4 \tmp119_reg_11423_reg[7]_i_15 
       (.CI(1'b0),
        .CO({\tmp119_reg_11423_reg[7]_i_15_n_3 ,\tmp119_reg_11423_reg[7]_i_15_n_4 ,\tmp119_reg_11423_reg[7]_i_15_n_5 ,\tmp119_reg_11423_reg[7]_i_15_n_6 }),
        .CYINIT(1'b0),
        .DI({tmp155_reg_11403_reg_n_105,tmp155_reg_11403_reg_n_106,tmp155_reg_11403_reg_n_107,tmp155_reg_11403_reg_n_108}),
        .O(tmp154_fu_7287_p2[3:0]),
        .S({\tmp119_reg_11423[7]_i_48_n_3 ,\tmp119_reg_11423[7]_i_49_n_3 ,\tmp119_reg_11423[7]_i_50_n_3 ,\tmp119_reg_11423[7]_i_51_n_3 }));
  CARRY4 \tmp119_reg_11423_reg[7]_i_2 
       (.CI(\tmp119_reg_11423_reg[3]_i_1_n_3 ),
        .CO({\NLW_tmp119_reg_11423_reg[7]_i_2_CO_UNCONNECTED [3],\tmp119_reg_11423_reg[7]_i_2_n_4 ,\tmp119_reg_11423_reg[7]_i_2_n_5 ,\tmp119_reg_11423_reg[7]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,\tmp119_reg_11423[7]_i_3_n_3 ,\tmp119_reg_11423[7]_i_4_n_3 ,\tmp119_reg_11423[7]_i_5_n_3 }),
        .O(tmp119_fu_7302_p2[7:4]),
        .S({\tmp119_reg_11423[7]_i_6_n_3 ,\tmp119_reg_11423[7]_i_7_n_3 ,\tmp119_reg_11423[7]_i_8_n_3 ,\tmp119_reg_11423[7]_i_9_n_3 }));
  CARRY4 \tmp119_reg_11423_reg[7]_i_52 
       (.CI(\tmp119_reg_11423_reg[7]_i_53_n_3 ),
        .CO({\NLW_tmp119_reg_11423_reg[7]_i_52_CO_UNCONNECTED [3],\tmp119_reg_11423_reg[7]_i_52_n_4 ,\tmp119_reg_11423_reg[7]_i_52_n_5 ,\tmp119_reg_11423_reg[7]_i_52_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,tmp146_reg_11388_reg_n_102,tmp146_reg_11388_reg_n_103,tmp146_reg_11388_reg_n_104}),
        .O(tmp145_fu_7278_p2[7:4]),
        .S({\tmp119_reg_11423[7]_i_54_n_3 ,\tmp119_reg_11423[7]_i_55_n_3 ,\tmp119_reg_11423[7]_i_56_n_3 ,\tmp119_reg_11423[7]_i_57_n_3 }));
  CARRY4 \tmp119_reg_11423_reg[7]_i_53 
       (.CI(1'b0),
        .CO({\tmp119_reg_11423_reg[7]_i_53_n_3 ,\tmp119_reg_11423_reg[7]_i_53_n_4 ,\tmp119_reg_11423_reg[7]_i_53_n_5 ,\tmp119_reg_11423_reg[7]_i_53_n_6 }),
        .CYINIT(1'b0),
        .DI({tmp146_reg_11388_reg_n_105,tmp146_reg_11388_reg_n_106,tmp146_reg_11388_reg_n_107,tmp146_reg_11388_reg_n_108}),
        .O(tmp145_fu_7278_p2[3:0]),
        .S({\tmp119_reg_11423[7]_i_58_n_3 ,\tmp119_reg_11423[7]_i_59_n_3 ,\tmp119_reg_11423[7]_i_60_n_3 ,\tmp119_reg_11423[7]_i_61_n_3 }));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp121_reg_11368[3]_i_2 
       (.I0(tmp122_reg_11268[3]),
        .I1(tmp126_fu_7166_p2[3]),
        .O(\tmp121_reg_11368[3]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp121_reg_11368[3]_i_3 
       (.I0(tmp122_reg_11268[2]),
        .I1(tmp126_fu_7166_p2[2]),
        .O(\tmp121_reg_11368[3]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp121_reg_11368[3]_i_4 
       (.I0(tmp122_reg_11268[1]),
        .I1(tmp126_fu_7166_p2[1]),
        .O(\tmp121_reg_11368[3]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp121_reg_11368[3]_i_5 
       (.I0(tmp122_reg_11268[0]),
        .I1(tmp126_fu_7166_p2[0]),
        .O(\tmp121_reg_11368[3]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp121_reg_11368[7]_i_2 
       (.I0(tmp122_reg_11268[7]),
        .I1(tmp126_fu_7166_p2[7]),
        .O(\tmp121_reg_11368[7]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp121_reg_11368[7]_i_3 
       (.I0(tmp122_reg_11268[6]),
        .I1(tmp126_fu_7166_p2[6]),
        .O(\tmp121_reg_11368[7]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp121_reg_11368[7]_i_4 
       (.I0(tmp122_reg_11268[5]),
        .I1(tmp126_fu_7166_p2[5]),
        .O(\tmp121_reg_11368[7]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp121_reg_11368[7]_i_5 
       (.I0(tmp122_reg_11268[4]),
        .I1(tmp126_fu_7166_p2[4]),
        .O(\tmp121_reg_11368[7]_i_5_n_3 ));
  FDRE \tmp121_reg_11368_reg[0] 
       (.C(ap_clk),
        .CE(\tmp150_reg_11398[7]_i_1_n_3 ),
        .D(tmp121_fu_7170_p2[0]),
        .Q(tmp121_reg_11368[0]),
        .R(1'b0));
  FDRE \tmp121_reg_11368_reg[1] 
       (.C(ap_clk),
        .CE(\tmp150_reg_11398[7]_i_1_n_3 ),
        .D(tmp121_fu_7170_p2[1]),
        .Q(tmp121_reg_11368[1]),
        .R(1'b0));
  FDRE \tmp121_reg_11368_reg[2] 
       (.C(ap_clk),
        .CE(\tmp150_reg_11398[7]_i_1_n_3 ),
        .D(tmp121_fu_7170_p2[2]),
        .Q(tmp121_reg_11368[2]),
        .R(1'b0));
  FDRE \tmp121_reg_11368_reg[3] 
       (.C(ap_clk),
        .CE(\tmp150_reg_11398[7]_i_1_n_3 ),
        .D(tmp121_fu_7170_p2[3]),
        .Q(tmp121_reg_11368[3]),
        .R(1'b0));
  CARRY4 \tmp121_reg_11368_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\tmp121_reg_11368_reg[3]_i_1_n_3 ,\tmp121_reg_11368_reg[3]_i_1_n_4 ,\tmp121_reg_11368_reg[3]_i_1_n_5 ,\tmp121_reg_11368_reg[3]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(tmp122_reg_11268[3:0]),
        .O(tmp121_fu_7170_p2[3:0]),
        .S({\tmp121_reg_11368[3]_i_2_n_3 ,\tmp121_reg_11368[3]_i_3_n_3 ,\tmp121_reg_11368[3]_i_4_n_3 ,\tmp121_reg_11368[3]_i_5_n_3 }));
  FDRE \tmp121_reg_11368_reg[4] 
       (.C(ap_clk),
        .CE(\tmp150_reg_11398[7]_i_1_n_3 ),
        .D(tmp121_fu_7170_p2[4]),
        .Q(tmp121_reg_11368[4]),
        .R(1'b0));
  FDRE \tmp121_reg_11368_reg[5] 
       (.C(ap_clk),
        .CE(\tmp150_reg_11398[7]_i_1_n_3 ),
        .D(tmp121_fu_7170_p2[5]),
        .Q(tmp121_reg_11368[5]),
        .R(1'b0));
  FDRE \tmp121_reg_11368_reg[6] 
       (.C(ap_clk),
        .CE(\tmp150_reg_11398[7]_i_1_n_3 ),
        .D(tmp121_fu_7170_p2[6]),
        .Q(tmp121_reg_11368[6]),
        .R(1'b0));
  FDRE \tmp121_reg_11368_reg[7] 
       (.C(ap_clk),
        .CE(\tmp150_reg_11398[7]_i_1_n_3 ),
        .D(tmp121_fu_7170_p2[7]),
        .Q(tmp121_reg_11368[7]),
        .R(1'b0));
  CARRY4 \tmp121_reg_11368_reg[7]_i_1 
       (.CI(\tmp121_reg_11368_reg[3]_i_1_n_3 ),
        .CO({\NLW_tmp121_reg_11368_reg[7]_i_1_CO_UNCONNECTED [3],\tmp121_reg_11368_reg[7]_i_1_n_4 ,\tmp121_reg_11368_reg[7]_i_1_n_5 ,\tmp121_reg_11368_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,tmp122_reg_11268[6:4]}),
        .O(tmp121_fu_7170_p2[7:4]),
        .S({\tmp121_reg_11368[7]_i_2_n_3 ,\tmp121_reg_11368[7]_i_3_n_3 ,\tmp121_reg_11368[7]_i_4_n_3 ,\tmp121_reg_11368[7]_i_5_n_3 }));
  FDRE \tmp122_reg_11268_reg[0] 
       (.C(ap_clk),
        .CE(CEP),
        .D(tmp122_fu_7066_p2[0]),
        .Q(tmp122_reg_11268[0]),
        .R(1'b0));
  FDRE \tmp122_reg_11268_reg[1] 
       (.C(ap_clk),
        .CE(CEP),
        .D(tmp122_fu_7066_p2[1]),
        .Q(tmp122_reg_11268[1]),
        .R(1'b0));
  FDRE \tmp122_reg_11268_reg[2] 
       (.C(ap_clk),
        .CE(CEP),
        .D(tmp122_fu_7066_p2[2]),
        .Q(tmp122_reg_11268[2]),
        .R(1'b0));
  FDRE \tmp122_reg_11268_reg[3] 
       (.C(ap_clk),
        .CE(CEP),
        .D(tmp122_fu_7066_p2[3]),
        .Q(tmp122_reg_11268[3]),
        .R(1'b0));
  FDRE \tmp122_reg_11268_reg[4] 
       (.C(ap_clk),
        .CE(CEP),
        .D(tmp122_fu_7066_p2[4]),
        .Q(tmp122_reg_11268[4]),
        .R(1'b0));
  FDRE \tmp122_reg_11268_reg[5] 
       (.C(ap_clk),
        .CE(CEP),
        .D(tmp122_fu_7066_p2[5]),
        .Q(tmp122_reg_11268[5]),
        .R(1'b0));
  FDRE \tmp122_reg_11268_reg[6] 
       (.C(ap_clk),
        .CE(CEP),
        .D(tmp122_fu_7066_p2[6]),
        .Q(tmp122_reg_11268[6]),
        .R(1'b0));
  FDRE \tmp122_reg_11268_reg[7] 
       (.C(ap_clk),
        .CE(CEP),
        .D(tmp122_fu_7066_p2[7]),
        .Q(tmp122_reg_11268[7]),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp129_reg_11273_reg
       (.A({b_64_q0[7],b_64_q0[7],b_64_q0[7],b_64_q0[7],b_64_q0[7],b_64_q0[7],b_64_q0[7],b_64_q0[7],b_64_q0[7],b_64_q0[7],b_64_q0[7],b_64_q0[7],b_64_q0[7],b_64_q0[7],b_64_q0[7],b_64_q0[7],b_64_q0[7],b_64_q0[7],b_64_q0[7],b_64_q0[7],b_64_q0[7],b_64_q0[7],b_64_q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp129_reg_11273_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({a_64_q0[7],a_64_q0[7],a_64_q0[7],a_64_q0[7],a_64_q0[7],a_64_q0[7],a_64_q0[7],a_64_q0[7],a_64_q0[7],a_64_q0[7],a_64_q0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp129_reg_11273_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp129_reg_11273_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp129_reg_11273_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_phi_mux_ia_0_i_i_phi_fu_5869_p41),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_phi_mux_ia_0_i_i_phi_fu_5869_p41),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(HLS_accel_mac_mulbkb_U85_n_3),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp129_reg_11273_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp129_reg_11273_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_tmp129_reg_11273_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_tmp129_reg_11273_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp129_reg_11273_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({temp_128_reg_10398_reg_n_109,temp_128_reg_10398_reg_n_110,temp_128_reg_10398_reg_n_111,temp_128_reg_10398_reg_n_112,temp_128_reg_10398_reg_n_113,temp_128_reg_10398_reg_n_114,temp_128_reg_10398_reg_n_115,temp_128_reg_10398_reg_n_116,temp_128_reg_10398_reg_n_117,temp_128_reg_10398_reg_n_118,temp_128_reg_10398_reg_n_119,temp_128_reg_10398_reg_n_120,temp_128_reg_10398_reg_n_121,temp_128_reg_10398_reg_n_122,temp_128_reg_10398_reg_n_123,temp_128_reg_10398_reg_n_124,temp_128_reg_10398_reg_n_125,temp_128_reg_10398_reg_n_126,temp_128_reg_10398_reg_n_127,temp_128_reg_10398_reg_n_128,temp_128_reg_10398_reg_n_129,temp_128_reg_10398_reg_n_130,temp_128_reg_10398_reg_n_131,temp_128_reg_10398_reg_n_132,temp_128_reg_10398_reg_n_133,temp_128_reg_10398_reg_n_134,temp_128_reg_10398_reg_n_135,temp_128_reg_10398_reg_n_136,temp_128_reg_10398_reg_n_137,temp_128_reg_10398_reg_n_138,temp_128_reg_10398_reg_n_139,temp_128_reg_10398_reg_n_140,temp_128_reg_10398_reg_n_141,temp_128_reg_10398_reg_n_142,temp_128_reg_10398_reg_n_143,temp_128_reg_10398_reg_n_144,temp_128_reg_10398_reg_n_145,temp_128_reg_10398_reg_n_146,temp_128_reg_10398_reg_n_147,temp_128_reg_10398_reg_n_148,temp_128_reg_10398_reg_n_149,temp_128_reg_10398_reg_n_150,temp_128_reg_10398_reg_n_151,temp_128_reg_10398_reg_n_152,temp_128_reg_10398_reg_n_153,temp_128_reg_10398_reg_n_154,temp_128_reg_10398_reg_n_155,temp_128_reg_10398_reg_n_156}),
        .PCOUT({tmp129_reg_11273_reg_n_109,tmp129_reg_11273_reg_n_110,tmp129_reg_11273_reg_n_111,tmp129_reg_11273_reg_n_112,tmp129_reg_11273_reg_n_113,tmp129_reg_11273_reg_n_114,tmp129_reg_11273_reg_n_115,tmp129_reg_11273_reg_n_116,tmp129_reg_11273_reg_n_117,tmp129_reg_11273_reg_n_118,tmp129_reg_11273_reg_n_119,tmp129_reg_11273_reg_n_120,tmp129_reg_11273_reg_n_121,tmp129_reg_11273_reg_n_122,tmp129_reg_11273_reg_n_123,tmp129_reg_11273_reg_n_124,tmp129_reg_11273_reg_n_125,tmp129_reg_11273_reg_n_126,tmp129_reg_11273_reg_n_127,tmp129_reg_11273_reg_n_128,tmp129_reg_11273_reg_n_129,tmp129_reg_11273_reg_n_130,tmp129_reg_11273_reg_n_131,tmp129_reg_11273_reg_n_132,tmp129_reg_11273_reg_n_133,tmp129_reg_11273_reg_n_134,tmp129_reg_11273_reg_n_135,tmp129_reg_11273_reg_n_136,tmp129_reg_11273_reg_n_137,tmp129_reg_11273_reg_n_138,tmp129_reg_11273_reg_n_139,tmp129_reg_11273_reg_n_140,tmp129_reg_11273_reg_n_141,tmp129_reg_11273_reg_n_142,tmp129_reg_11273_reg_n_143,tmp129_reg_11273_reg_n_144,tmp129_reg_11273_reg_n_145,tmp129_reg_11273_reg_n_146,tmp129_reg_11273_reg_n_147,tmp129_reg_11273_reg_n_148,tmp129_reg_11273_reg_n_149,tmp129_reg_11273_reg_n_150,tmp129_reg_11273_reg_n_151,tmp129_reg_11273_reg_n_152,tmp129_reg_11273_reg_n_153,tmp129_reg_11273_reg_n_154,tmp129_reg_11273_reg_n_155,tmp129_reg_11273_reg_n_156}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp129_reg_11273_reg_UNDERFLOW_UNCONNECTED));
  FDRE \tmp131_reg_11373_reg[0] 
       (.C(ap_clk),
        .CE(\tmp150_reg_11398[7]_i_1_n_3 ),
        .D(tmp131_fu_7175_p2[0]),
        .Q(tmp131_reg_11373[0]),
        .R(1'b0));
  FDRE \tmp131_reg_11373_reg[1] 
       (.C(ap_clk),
        .CE(\tmp150_reg_11398[7]_i_1_n_3 ),
        .D(tmp131_fu_7175_p2[1]),
        .Q(tmp131_reg_11373[1]),
        .R(1'b0));
  FDRE \tmp131_reg_11373_reg[2] 
       (.C(ap_clk),
        .CE(\tmp150_reg_11398[7]_i_1_n_3 ),
        .D(tmp131_fu_7175_p2[2]),
        .Q(tmp131_reg_11373[2]),
        .R(1'b0));
  FDRE \tmp131_reg_11373_reg[3] 
       (.C(ap_clk),
        .CE(\tmp150_reg_11398[7]_i_1_n_3 ),
        .D(tmp131_fu_7175_p2[3]),
        .Q(tmp131_reg_11373[3]),
        .R(1'b0));
  FDRE \tmp131_reg_11373_reg[4] 
       (.C(ap_clk),
        .CE(\tmp150_reg_11398[7]_i_1_n_3 ),
        .D(tmp131_fu_7175_p2[4]),
        .Q(tmp131_reg_11373[4]),
        .R(1'b0));
  FDRE \tmp131_reg_11373_reg[5] 
       (.C(ap_clk),
        .CE(\tmp150_reg_11398[7]_i_1_n_3 ),
        .D(tmp131_fu_7175_p2[5]),
        .Q(tmp131_reg_11373[5]),
        .R(1'b0));
  FDRE \tmp131_reg_11373_reg[6] 
       (.C(ap_clk),
        .CE(\tmp150_reg_11398[7]_i_1_n_3 ),
        .D(tmp131_fu_7175_p2[6]),
        .Q(tmp131_reg_11373[6]),
        .R(1'b0));
  FDRE \tmp131_reg_11373_reg[7] 
       (.C(ap_clk),
        .CE(\tmp150_reg_11398[7]_i_1_n_3 ),
        .D(tmp131_fu_7175_p2[7]),
        .Q(tmp131_reg_11373[7]),
        .R(1'b0));
  FDRE \tmp135_reg_11378_reg[0] 
       (.C(ap_clk),
        .CE(\tmp150_reg_11398[7]_i_1_n_3 ),
        .D(tmp135_fu_7179_p2[0]),
        .Q(tmp135_reg_11378[0]),
        .R(1'b0));
  FDRE \tmp135_reg_11378_reg[1] 
       (.C(ap_clk),
        .CE(\tmp150_reg_11398[7]_i_1_n_3 ),
        .D(tmp135_fu_7179_p2[1]),
        .Q(tmp135_reg_11378[1]),
        .R(1'b0));
  FDRE \tmp135_reg_11378_reg[2] 
       (.C(ap_clk),
        .CE(\tmp150_reg_11398[7]_i_1_n_3 ),
        .D(tmp135_fu_7179_p2[2]),
        .Q(tmp135_reg_11378[2]),
        .R(1'b0));
  FDRE \tmp135_reg_11378_reg[3] 
       (.C(ap_clk),
        .CE(\tmp150_reg_11398[7]_i_1_n_3 ),
        .D(tmp135_fu_7179_p2[3]),
        .Q(tmp135_reg_11378[3]),
        .R(1'b0));
  FDRE \tmp135_reg_11378_reg[4] 
       (.C(ap_clk),
        .CE(\tmp150_reg_11398[7]_i_1_n_3 ),
        .D(tmp135_fu_7179_p2[4]),
        .Q(tmp135_reg_11378[4]),
        .R(1'b0));
  FDRE \tmp135_reg_11378_reg[5] 
       (.C(ap_clk),
        .CE(\tmp150_reg_11398[7]_i_1_n_3 ),
        .D(tmp135_fu_7179_p2[5]),
        .Q(tmp135_reg_11378[5]),
        .R(1'b0));
  FDRE \tmp135_reg_11378_reg[6] 
       (.C(ap_clk),
        .CE(\tmp150_reg_11398[7]_i_1_n_3 ),
        .D(tmp135_fu_7179_p2[6]),
        .Q(tmp135_reg_11378[6]),
        .R(1'b0));
  FDRE \tmp135_reg_11378_reg[7] 
       (.C(ap_clk),
        .CE(\tmp150_reg_11398[7]_i_1_n_3 ),
        .D(tmp135_fu_7179_p2[7]),
        .Q(tmp135_reg_11378[7]),
        .R(1'b0));
  FDRE \tmp13_reg_11208_reg[0] 
       (.C(ap_clk),
        .CE(CEP),
        .D(tmp13_fu_7038_p2[0]),
        .Q(tmp13_reg_11208[0]),
        .R(1'b0));
  FDRE \tmp13_reg_11208_reg[1] 
       (.C(ap_clk),
        .CE(CEP),
        .D(tmp13_fu_7038_p2[1]),
        .Q(tmp13_reg_11208[1]),
        .R(1'b0));
  FDRE \tmp13_reg_11208_reg[2] 
       (.C(ap_clk),
        .CE(CEP),
        .D(tmp13_fu_7038_p2[2]),
        .Q(tmp13_reg_11208[2]),
        .R(1'b0));
  FDRE \tmp13_reg_11208_reg[3] 
       (.C(ap_clk),
        .CE(CEP),
        .D(tmp13_fu_7038_p2[3]),
        .Q(tmp13_reg_11208[3]),
        .R(1'b0));
  FDRE \tmp13_reg_11208_reg[4] 
       (.C(ap_clk),
        .CE(CEP),
        .D(tmp13_fu_7038_p2[4]),
        .Q(tmp13_reg_11208[4]),
        .R(1'b0));
  FDRE \tmp13_reg_11208_reg[5] 
       (.C(ap_clk),
        .CE(CEP),
        .D(tmp13_fu_7038_p2[5]),
        .Q(tmp13_reg_11208[5]),
        .R(1'b0));
  FDRE \tmp13_reg_11208_reg[6] 
       (.C(ap_clk),
        .CE(CEP),
        .D(tmp13_fu_7038_p2[6]),
        .Q(tmp13_reg_11208[6]),
        .R(1'b0));
  FDRE \tmp13_reg_11208_reg[7] 
       (.C(ap_clk),
        .CE(CEP),
        .D(tmp13_fu_7038_p2[7]),
        .Q(tmp13_reg_11208[7]),
        .R(1'b0));
  FDRE \tmp141_reg_11383_reg[0] 
       (.C(ap_clk),
        .CE(\tmp150_reg_11398[7]_i_1_n_3 ),
        .D(tmp141_fu_7183_p2[0]),
        .Q(tmp141_reg_11383[0]),
        .R(1'b0));
  FDRE \tmp141_reg_11383_reg[1] 
       (.C(ap_clk),
        .CE(\tmp150_reg_11398[7]_i_1_n_3 ),
        .D(tmp141_fu_7183_p2[1]),
        .Q(tmp141_reg_11383[1]),
        .R(1'b0));
  FDRE \tmp141_reg_11383_reg[2] 
       (.C(ap_clk),
        .CE(\tmp150_reg_11398[7]_i_1_n_3 ),
        .D(tmp141_fu_7183_p2[2]),
        .Q(tmp141_reg_11383[2]),
        .R(1'b0));
  FDRE \tmp141_reg_11383_reg[3] 
       (.C(ap_clk),
        .CE(\tmp150_reg_11398[7]_i_1_n_3 ),
        .D(tmp141_fu_7183_p2[3]),
        .Q(tmp141_reg_11383[3]),
        .R(1'b0));
  FDRE \tmp141_reg_11383_reg[4] 
       (.C(ap_clk),
        .CE(\tmp150_reg_11398[7]_i_1_n_3 ),
        .D(tmp141_fu_7183_p2[4]),
        .Q(tmp141_reg_11383[4]),
        .R(1'b0));
  FDRE \tmp141_reg_11383_reg[5] 
       (.C(ap_clk),
        .CE(\tmp150_reg_11398[7]_i_1_n_3 ),
        .D(tmp141_fu_7183_p2[5]),
        .Q(tmp141_reg_11383[5]),
        .R(1'b0));
  FDRE \tmp141_reg_11383_reg[6] 
       (.C(ap_clk),
        .CE(\tmp150_reg_11398[7]_i_1_n_3 ),
        .D(tmp141_fu_7183_p2[6]),
        .Q(tmp141_reg_11383[6]),
        .R(1'b0));
  FDRE \tmp141_reg_11383_reg[7] 
       (.C(ap_clk),
        .CE(\tmp150_reg_11398[7]_i_1_n_3 ),
        .D(tmp141_fu_7183_p2[7]),
        .Q(tmp141_reg_11383[7]),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp146_reg_11388_reg
       (.A({b_72_q1[7],b_72_q1[7],b_72_q1[7],b_72_q1[7],b_72_q1[7],b_72_q1[7],b_72_q1[7],b_72_q1[7],b_72_q1[7],b_72_q1[7],b_72_q1[7],b_72_q1[7],b_72_q1[7],b_72_q1[7],b_72_q1[7],b_72_q1[7],b_72_q1[7],b_72_q1[7],b_72_q1[7],b_72_q1[7],b_72_q1[7],b_72_q1[7],b_72_q1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp146_reg_11388_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({a_72_q1[7],a_72_q1[7],a_72_q1[7],a_72_q1[7],a_72_q1[7],a_72_q1[7],a_72_q1[7],a_72_q1[7],a_72_q1[7],a_72_q1[7],a_72_q1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp146_reg_11388_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp146_reg_11388_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp146_reg_11388_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(HLS_accel_mac_mulbkb_U96_n_51),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(HLS_accel_mac_mulbkb_U96_n_51),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(tmp107_reg_113430),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp146_reg_11388_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp146_reg_11388_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp146_reg_11388_reg_P_UNCONNECTED[47:8],tmp146_reg_11388_reg_n_101,tmp146_reg_11388_reg_n_102,tmp146_reg_11388_reg_n_103,tmp146_reg_11388_reg_n_104,tmp146_reg_11388_reg_n_105,tmp146_reg_11388_reg_n_106,tmp146_reg_11388_reg_n_107,tmp146_reg_11388_reg_n_108}),
        .PATTERNBDETECT(NLW_tmp146_reg_11388_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp146_reg_11388_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({temp_145_reg_11123_reg_n_109,temp_145_reg_11123_reg_n_110,temp_145_reg_11123_reg_n_111,temp_145_reg_11123_reg_n_112,temp_145_reg_11123_reg_n_113,temp_145_reg_11123_reg_n_114,temp_145_reg_11123_reg_n_115,temp_145_reg_11123_reg_n_116,temp_145_reg_11123_reg_n_117,temp_145_reg_11123_reg_n_118,temp_145_reg_11123_reg_n_119,temp_145_reg_11123_reg_n_120,temp_145_reg_11123_reg_n_121,temp_145_reg_11123_reg_n_122,temp_145_reg_11123_reg_n_123,temp_145_reg_11123_reg_n_124,temp_145_reg_11123_reg_n_125,temp_145_reg_11123_reg_n_126,temp_145_reg_11123_reg_n_127,temp_145_reg_11123_reg_n_128,temp_145_reg_11123_reg_n_129,temp_145_reg_11123_reg_n_130,temp_145_reg_11123_reg_n_131,temp_145_reg_11123_reg_n_132,temp_145_reg_11123_reg_n_133,temp_145_reg_11123_reg_n_134,temp_145_reg_11123_reg_n_135,temp_145_reg_11123_reg_n_136,temp_145_reg_11123_reg_n_137,temp_145_reg_11123_reg_n_138,temp_145_reg_11123_reg_n_139,temp_145_reg_11123_reg_n_140,temp_145_reg_11123_reg_n_141,temp_145_reg_11123_reg_n_142,temp_145_reg_11123_reg_n_143,temp_145_reg_11123_reg_n_144,temp_145_reg_11123_reg_n_145,temp_145_reg_11123_reg_n_146,temp_145_reg_11123_reg_n_147,temp_145_reg_11123_reg_n_148,temp_145_reg_11123_reg_n_149,temp_145_reg_11123_reg_n_150,temp_145_reg_11123_reg_n_151,temp_145_reg_11123_reg_n_152,temp_145_reg_11123_reg_n_153,temp_145_reg_11123_reg_n_154,temp_145_reg_11123_reg_n_155,temp_145_reg_11123_reg_n_156}),
        .PCOUT(NLW_tmp146_reg_11388_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp146_reg_11388_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp147_reg_11393_reg
       (.A({b_73_q1[7],b_73_q1[7],b_73_q1[7],b_73_q1[7],b_73_q1[7],b_73_q1[7],b_73_q1[7],b_73_q1[7],b_73_q1[7],b_73_q1[7],b_73_q1[7],b_73_q1[7],b_73_q1[7],b_73_q1[7],b_73_q1[7],b_73_q1[7],b_73_q1[7],b_73_q1[7],b_73_q1[7],b_73_q1[7],b_73_q1[7],b_73_q1[7],b_73_q1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp147_reg_11393_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({a_73_q1[7],a_73_q1[7],a_73_q1[7],a_73_q1[7],a_73_q1[7],a_73_q1[7],a_73_q1[7],a_73_q1[7],a_73_q1[7],a_73_q1[7],a_73_q1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp147_reg_11393_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp147_reg_11393_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp147_reg_11393_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(HLS_accel_mac_mulbkb_U96_n_51),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(HLS_accel_mac_mulbkb_U96_n_51),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(tmp107_reg_113430),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp147_reg_11393_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp147_reg_11393_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp147_reg_11393_reg_P_UNCONNECTED[47:8],tmp147_reg_11393_reg_n_101,tmp147_reg_11393_reg_n_102,tmp147_reg_11393_reg_n_103,tmp147_reg_11393_reg_n_104,tmp147_reg_11393_reg_n_105,tmp147_reg_11393_reg_n_106,tmp147_reg_11393_reg_n_107,tmp147_reg_11393_reg_n_108}),
        .PATTERNBDETECT(NLW_tmp147_reg_11393_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp147_reg_11393_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({HLS_accel_mac_mulbkb_U90_n_3,HLS_accel_mac_mulbkb_U90_n_4,HLS_accel_mac_mulbkb_U90_n_5,HLS_accel_mac_mulbkb_U90_n_6,HLS_accel_mac_mulbkb_U90_n_7,HLS_accel_mac_mulbkb_U90_n_8,HLS_accel_mac_mulbkb_U90_n_9,HLS_accel_mac_mulbkb_U90_n_10,HLS_accel_mac_mulbkb_U90_n_11,HLS_accel_mac_mulbkb_U90_n_12,HLS_accel_mac_mulbkb_U90_n_13,HLS_accel_mac_mulbkb_U90_n_14,HLS_accel_mac_mulbkb_U90_n_15,HLS_accel_mac_mulbkb_U90_n_16,HLS_accel_mac_mulbkb_U90_n_17,HLS_accel_mac_mulbkb_U90_n_18,HLS_accel_mac_mulbkb_U90_n_19,HLS_accel_mac_mulbkb_U90_n_20,HLS_accel_mac_mulbkb_U90_n_21,HLS_accel_mac_mulbkb_U90_n_22,HLS_accel_mac_mulbkb_U90_n_23,HLS_accel_mac_mulbkb_U90_n_24,HLS_accel_mac_mulbkb_U90_n_25,HLS_accel_mac_mulbkb_U90_n_26,HLS_accel_mac_mulbkb_U90_n_27,HLS_accel_mac_mulbkb_U90_n_28,HLS_accel_mac_mulbkb_U90_n_29,HLS_accel_mac_mulbkb_U90_n_30,HLS_accel_mac_mulbkb_U90_n_31,HLS_accel_mac_mulbkb_U90_n_32,HLS_accel_mac_mulbkb_U90_n_33,HLS_accel_mac_mulbkb_U90_n_34,HLS_accel_mac_mulbkb_U90_n_35,HLS_accel_mac_mulbkb_U90_n_36,HLS_accel_mac_mulbkb_U90_n_37,HLS_accel_mac_mulbkb_U90_n_38,HLS_accel_mac_mulbkb_U90_n_39,HLS_accel_mac_mulbkb_U90_n_40,HLS_accel_mac_mulbkb_U90_n_41,HLS_accel_mac_mulbkb_U90_n_42,HLS_accel_mac_mulbkb_U90_n_43,HLS_accel_mac_mulbkb_U90_n_44,HLS_accel_mac_mulbkb_U90_n_45,HLS_accel_mac_mulbkb_U90_n_46,HLS_accel_mac_mulbkb_U90_n_47,HLS_accel_mac_mulbkb_U90_n_48,HLS_accel_mac_mulbkb_U90_n_49,HLS_accel_mac_mulbkb_U90_n_50}),
        .PCOUT(NLW_tmp147_reg_11393_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp147_reg_11393_reg_UNDERFLOW_UNCONNECTED));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp150_reg_11398[7]_i_1 
       (.I0(exitcond_flatten1_reg_8075_pp2_iter2_reg),
        .O(\tmp150_reg_11398[7]_i_1_n_3 ));
  FDRE \tmp150_reg_11398_reg[0] 
       (.C(ap_clk),
        .CE(\tmp150_reg_11398[7]_i_1_n_3 ),
        .D(tmp150_fu_7187_p2[0]),
        .Q(tmp150_reg_11398[0]),
        .R(1'b0));
  FDRE \tmp150_reg_11398_reg[1] 
       (.C(ap_clk),
        .CE(\tmp150_reg_11398[7]_i_1_n_3 ),
        .D(tmp150_fu_7187_p2[1]),
        .Q(tmp150_reg_11398[1]),
        .R(1'b0));
  FDRE \tmp150_reg_11398_reg[2] 
       (.C(ap_clk),
        .CE(\tmp150_reg_11398[7]_i_1_n_3 ),
        .D(tmp150_fu_7187_p2[2]),
        .Q(tmp150_reg_11398[2]),
        .R(1'b0));
  FDRE \tmp150_reg_11398_reg[3] 
       (.C(ap_clk),
        .CE(\tmp150_reg_11398[7]_i_1_n_3 ),
        .D(tmp150_fu_7187_p2[3]),
        .Q(tmp150_reg_11398[3]),
        .R(1'b0));
  FDRE \tmp150_reg_11398_reg[4] 
       (.C(ap_clk),
        .CE(\tmp150_reg_11398[7]_i_1_n_3 ),
        .D(tmp150_fu_7187_p2[4]),
        .Q(tmp150_reg_11398[4]),
        .R(1'b0));
  FDRE \tmp150_reg_11398_reg[5] 
       (.C(ap_clk),
        .CE(\tmp150_reg_11398[7]_i_1_n_3 ),
        .D(tmp150_fu_7187_p2[5]),
        .Q(tmp150_reg_11398[5]),
        .R(1'b0));
  FDRE \tmp150_reg_11398_reg[6] 
       (.C(ap_clk),
        .CE(\tmp150_reg_11398[7]_i_1_n_3 ),
        .D(tmp150_fu_7187_p2[6]),
        .Q(tmp150_reg_11398[6]),
        .R(1'b0));
  FDRE \tmp150_reg_11398_reg[7] 
       (.C(ap_clk),
        .CE(\tmp150_reg_11398[7]_i_1_n_3 ),
        .D(tmp150_fu_7187_p2[7]),
        .Q(tmp150_reg_11398[7]),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp155_reg_11403_reg
       (.A({b_77_q1[7],b_77_q1[7],b_77_q1[7],b_77_q1[7],b_77_q1[7],b_77_q1[7],b_77_q1[7],b_77_q1[7],b_77_q1[7],b_77_q1[7],b_77_q1[7],b_77_q1[7],b_77_q1[7],b_77_q1[7],b_77_q1[7],b_77_q1[7],b_77_q1[7],b_77_q1[7],b_77_q1[7],b_77_q1[7],b_77_q1[7],b_77_q1[7],b_77_q1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp155_reg_11403_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({a_77_q1[7],a_77_q1[7],a_77_q1[7],a_77_q1[7],a_77_q1[7],a_77_q1[7],a_77_q1[7],a_77_q1[7],a_77_q1[7],a_77_q1[7],a_77_q1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp155_reg_11403_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp155_reg_11403_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp155_reg_11403_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(HLS_accel_mac_mulbkb_U96_n_51),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(HLS_accel_mac_mulbkb_U96_n_51),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(tmp107_reg_113430),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp155_reg_11403_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp155_reg_11403_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp155_reg_11403_reg_P_UNCONNECTED[47:8],tmp155_reg_11403_reg_n_101,tmp155_reg_11403_reg_n_102,tmp155_reg_11403_reg_n_103,tmp155_reg_11403_reg_n_104,tmp155_reg_11403_reg_n_105,tmp155_reg_11403_reg_n_106,tmp155_reg_11403_reg_n_107,tmp155_reg_11403_reg_n_108}),
        .PATTERNBDETECT(NLW_tmp155_reg_11403_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp155_reg_11403_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({temp_155_reg_11173_reg_n_109,temp_155_reg_11173_reg_n_110,temp_155_reg_11173_reg_n_111,temp_155_reg_11173_reg_n_112,temp_155_reg_11173_reg_n_113,temp_155_reg_11173_reg_n_114,temp_155_reg_11173_reg_n_115,temp_155_reg_11173_reg_n_116,temp_155_reg_11173_reg_n_117,temp_155_reg_11173_reg_n_118,temp_155_reg_11173_reg_n_119,temp_155_reg_11173_reg_n_120,temp_155_reg_11173_reg_n_121,temp_155_reg_11173_reg_n_122,temp_155_reg_11173_reg_n_123,temp_155_reg_11173_reg_n_124,temp_155_reg_11173_reg_n_125,temp_155_reg_11173_reg_n_126,temp_155_reg_11173_reg_n_127,temp_155_reg_11173_reg_n_128,temp_155_reg_11173_reg_n_129,temp_155_reg_11173_reg_n_130,temp_155_reg_11173_reg_n_131,temp_155_reg_11173_reg_n_132,temp_155_reg_11173_reg_n_133,temp_155_reg_11173_reg_n_134,temp_155_reg_11173_reg_n_135,temp_155_reg_11173_reg_n_136,temp_155_reg_11173_reg_n_137,temp_155_reg_11173_reg_n_138,temp_155_reg_11173_reg_n_139,temp_155_reg_11173_reg_n_140,temp_155_reg_11173_reg_n_141,temp_155_reg_11173_reg_n_142,temp_155_reg_11173_reg_n_143,temp_155_reg_11173_reg_n_144,temp_155_reg_11173_reg_n_145,temp_155_reg_11173_reg_n_146,temp_155_reg_11173_reg_n_147,temp_155_reg_11173_reg_n_148,temp_155_reg_11173_reg_n_149,temp_155_reg_11173_reg_n_150,temp_155_reg_11173_reg_n_151,temp_155_reg_11173_reg_n_152,temp_155_reg_11173_reg_n_153,temp_155_reg_11173_reg_n_154,temp_155_reg_11173_reg_n_155,temp_155_reg_11173_reg_n_156}),
        .PCOUT(NLW_tmp155_reg_11403_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp155_reg_11403_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp156_reg_11408_reg
       (.A({b_78_q1[7],b_78_q1[7],b_78_q1[7],b_78_q1[7],b_78_q1[7],b_78_q1[7],b_78_q1[7],b_78_q1[7],b_78_q1[7],b_78_q1[7],b_78_q1[7],b_78_q1[7],b_78_q1[7],b_78_q1[7],b_78_q1[7],b_78_q1[7],b_78_q1[7],b_78_q1[7],b_78_q1[7],b_78_q1[7],b_78_q1[7],b_78_q1[7],b_78_q1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp156_reg_11408_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({a_78_q1[7],a_78_q1[7],a_78_q1[7],a_78_q1[7],a_78_q1[7],a_78_q1[7],a_78_q1[7],a_78_q1[7],a_78_q1[7],a_78_q1[7],a_78_q1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp156_reg_11408_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp156_reg_11408_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp156_reg_11408_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(HLS_accel_mac_mulbkb_U96_n_51),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(HLS_accel_mac_mulbkb_U96_n_51),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(tmp107_reg_113430),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp156_reg_11408_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp156_reg_11408_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp156_reg_11408_reg_P_UNCONNECTED[47:8],tmp156_reg_11408_reg_n_101,tmp156_reg_11408_reg_n_102,tmp156_reg_11408_reg_n_103,tmp156_reg_11408_reg_n_104,tmp156_reg_11408_reg_n_105,tmp156_reg_11408_reg_n_106,tmp156_reg_11408_reg_n_107,tmp156_reg_11408_reg_n_108}),
        .PATTERNBDETECT(NLW_tmp156_reg_11408_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp156_reg_11408_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({HLS_accel_mac_mulbkb_U96_n_3,HLS_accel_mac_mulbkb_U96_n_4,HLS_accel_mac_mulbkb_U96_n_5,HLS_accel_mac_mulbkb_U96_n_6,HLS_accel_mac_mulbkb_U96_n_7,HLS_accel_mac_mulbkb_U96_n_8,HLS_accel_mac_mulbkb_U96_n_9,HLS_accel_mac_mulbkb_U96_n_10,HLS_accel_mac_mulbkb_U96_n_11,HLS_accel_mac_mulbkb_U96_n_12,HLS_accel_mac_mulbkb_U96_n_13,HLS_accel_mac_mulbkb_U96_n_14,HLS_accel_mac_mulbkb_U96_n_15,HLS_accel_mac_mulbkb_U96_n_16,HLS_accel_mac_mulbkb_U96_n_17,HLS_accel_mac_mulbkb_U96_n_18,HLS_accel_mac_mulbkb_U96_n_19,HLS_accel_mac_mulbkb_U96_n_20,HLS_accel_mac_mulbkb_U96_n_21,HLS_accel_mac_mulbkb_U96_n_22,HLS_accel_mac_mulbkb_U96_n_23,HLS_accel_mac_mulbkb_U96_n_24,HLS_accel_mac_mulbkb_U96_n_25,HLS_accel_mac_mulbkb_U96_n_26,HLS_accel_mac_mulbkb_U96_n_27,HLS_accel_mac_mulbkb_U96_n_28,HLS_accel_mac_mulbkb_U96_n_29,HLS_accel_mac_mulbkb_U96_n_30,HLS_accel_mac_mulbkb_U96_n_31,HLS_accel_mac_mulbkb_U96_n_32,HLS_accel_mac_mulbkb_U96_n_33,HLS_accel_mac_mulbkb_U96_n_34,HLS_accel_mac_mulbkb_U96_n_35,HLS_accel_mac_mulbkb_U96_n_36,HLS_accel_mac_mulbkb_U96_n_37,HLS_accel_mac_mulbkb_U96_n_38,HLS_accel_mac_mulbkb_U96_n_39,HLS_accel_mac_mulbkb_U96_n_40,HLS_accel_mac_mulbkb_U96_n_41,HLS_accel_mac_mulbkb_U96_n_42,HLS_accel_mac_mulbkb_U96_n_43,HLS_accel_mac_mulbkb_U96_n_44,HLS_accel_mac_mulbkb_U96_n_45,HLS_accel_mac_mulbkb_U96_n_46,HLS_accel_mac_mulbkb_U96_n_47,HLS_accel_mac_mulbkb_U96_n_48,HLS_accel_mac_mulbkb_U96_n_49,HLS_accel_mac_mulbkb_U96_n_50}),
        .PCOUT(NLW_tmp156_reg_11408_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp156_reg_11408_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h2)) 
    tmp156_reg_11408_reg_i_1
       (.I0(ap_enable_reg_pp2_iter3),
        .I1(exitcond_flatten1_reg_8075_pp2_iter2_reg),
        .O(tmp107_reg_113430));
  FDRE \tmp17_reg_11213_reg[0] 
       (.C(ap_clk),
        .CE(CEP),
        .D(tmp17_fu_7042_p2[0]),
        .Q(tmp17_reg_11213[0]),
        .R(1'b0));
  FDRE \tmp17_reg_11213_reg[1] 
       (.C(ap_clk),
        .CE(CEP),
        .D(tmp17_fu_7042_p2[1]),
        .Q(tmp17_reg_11213[1]),
        .R(1'b0));
  FDRE \tmp17_reg_11213_reg[2] 
       (.C(ap_clk),
        .CE(CEP),
        .D(tmp17_fu_7042_p2[2]),
        .Q(tmp17_reg_11213[2]),
        .R(1'b0));
  FDRE \tmp17_reg_11213_reg[3] 
       (.C(ap_clk),
        .CE(CEP),
        .D(tmp17_fu_7042_p2[3]),
        .Q(tmp17_reg_11213[3]),
        .R(1'b0));
  FDRE \tmp17_reg_11213_reg[4] 
       (.C(ap_clk),
        .CE(CEP),
        .D(tmp17_fu_7042_p2[4]),
        .Q(tmp17_reg_11213[4]),
        .R(1'b0));
  FDRE \tmp17_reg_11213_reg[5] 
       (.C(ap_clk),
        .CE(CEP),
        .D(tmp17_fu_7042_p2[5]),
        .Q(tmp17_reg_11213[5]),
        .R(1'b0));
  FDRE \tmp17_reg_11213_reg[6] 
       (.C(ap_clk),
        .CE(CEP),
        .D(tmp17_fu_7042_p2[6]),
        .Q(tmp17_reg_11213[6]),
        .R(1'b0));
  FDRE \tmp17_reg_11213_reg[7] 
       (.C(ap_clk),
        .CE(CEP),
        .D(tmp17_fu_7042_p2[7]),
        .Q(tmp17_reg_11213[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp22_reg_11283[3]_i_2 
       (.I0(tmp23_reg_11218[3]),
        .I1(tmp27_fu_7089_p2[3]),
        .O(\tmp22_reg_11283[3]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp22_reg_11283[3]_i_3 
       (.I0(tmp23_reg_11218[2]),
        .I1(tmp27_fu_7089_p2[2]),
        .O(\tmp22_reg_11283[3]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp22_reg_11283[3]_i_4 
       (.I0(tmp23_reg_11218[1]),
        .I1(tmp27_fu_7089_p2[1]),
        .O(\tmp22_reg_11283[3]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp22_reg_11283[3]_i_5 
       (.I0(tmp23_reg_11218[0]),
        .I1(tmp27_fu_7089_p2[0]),
        .O(\tmp22_reg_11283[3]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp22_reg_11283[7]_i_2 
       (.I0(tmp23_reg_11218[7]),
        .I1(tmp27_fu_7089_p2[7]),
        .O(\tmp22_reg_11283[7]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp22_reg_11283[7]_i_3 
       (.I0(tmp23_reg_11218[6]),
        .I1(tmp27_fu_7089_p2[6]),
        .O(\tmp22_reg_11283[7]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp22_reg_11283[7]_i_4 
       (.I0(tmp23_reg_11218[5]),
        .I1(tmp27_fu_7089_p2[5]),
        .O(\tmp22_reg_11283[7]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp22_reg_11283[7]_i_5 
       (.I0(tmp23_reg_11218[4]),
        .I1(tmp27_fu_7089_p2[4]),
        .O(\tmp22_reg_11283[7]_i_5_n_3 ));
  FDRE \tmp22_reg_11283_reg[0] 
       (.C(ap_clk),
        .CE(\tmp150_reg_11398[7]_i_1_n_3 ),
        .D(tmp22_fu_7093_p2[0]),
        .Q(tmp22_reg_11283[0]),
        .R(1'b0));
  FDRE \tmp22_reg_11283_reg[1] 
       (.C(ap_clk),
        .CE(\tmp150_reg_11398[7]_i_1_n_3 ),
        .D(tmp22_fu_7093_p2[1]),
        .Q(tmp22_reg_11283[1]),
        .R(1'b0));
  FDRE \tmp22_reg_11283_reg[2] 
       (.C(ap_clk),
        .CE(\tmp150_reg_11398[7]_i_1_n_3 ),
        .D(tmp22_fu_7093_p2[2]),
        .Q(tmp22_reg_11283[2]),
        .R(1'b0));
  FDRE \tmp22_reg_11283_reg[3] 
       (.C(ap_clk),
        .CE(\tmp150_reg_11398[7]_i_1_n_3 ),
        .D(tmp22_fu_7093_p2[3]),
        .Q(tmp22_reg_11283[3]),
        .R(1'b0));
  CARRY4 \tmp22_reg_11283_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\tmp22_reg_11283_reg[3]_i_1_n_3 ,\tmp22_reg_11283_reg[3]_i_1_n_4 ,\tmp22_reg_11283_reg[3]_i_1_n_5 ,\tmp22_reg_11283_reg[3]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(tmp23_reg_11218[3:0]),
        .O(tmp22_fu_7093_p2[3:0]),
        .S({\tmp22_reg_11283[3]_i_2_n_3 ,\tmp22_reg_11283[3]_i_3_n_3 ,\tmp22_reg_11283[3]_i_4_n_3 ,\tmp22_reg_11283[3]_i_5_n_3 }));
  FDRE \tmp22_reg_11283_reg[4] 
       (.C(ap_clk),
        .CE(\tmp150_reg_11398[7]_i_1_n_3 ),
        .D(tmp22_fu_7093_p2[4]),
        .Q(tmp22_reg_11283[4]),
        .R(1'b0));
  FDRE \tmp22_reg_11283_reg[5] 
       (.C(ap_clk),
        .CE(\tmp150_reg_11398[7]_i_1_n_3 ),
        .D(tmp22_fu_7093_p2[5]),
        .Q(tmp22_reg_11283[5]),
        .R(1'b0));
  FDRE \tmp22_reg_11283_reg[6] 
       (.C(ap_clk),
        .CE(\tmp150_reg_11398[7]_i_1_n_3 ),
        .D(tmp22_fu_7093_p2[6]),
        .Q(tmp22_reg_11283[6]),
        .R(1'b0));
  FDRE \tmp22_reg_11283_reg[7] 
       (.C(ap_clk),
        .CE(\tmp150_reg_11398[7]_i_1_n_3 ),
        .D(tmp22_fu_7093_p2[7]),
        .Q(tmp22_reg_11283[7]),
        .R(1'b0));
  CARRY4 \tmp22_reg_11283_reg[7]_i_1 
       (.CI(\tmp22_reg_11283_reg[3]_i_1_n_3 ),
        .CO({\NLW_tmp22_reg_11283_reg[7]_i_1_CO_UNCONNECTED [3],\tmp22_reg_11283_reg[7]_i_1_n_4 ,\tmp22_reg_11283_reg[7]_i_1_n_5 ,\tmp22_reg_11283_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,tmp23_reg_11218[6:4]}),
        .O(tmp22_fu_7093_p2[7:4]),
        .S({\tmp22_reg_11283[7]_i_2_n_3 ,\tmp22_reg_11283[7]_i_3_n_3 ,\tmp22_reg_11283[7]_i_4_n_3 ,\tmp22_reg_11283[7]_i_5_n_3 }));
  FDRE \tmp23_reg_11218_reg[0] 
       (.C(ap_clk),
        .CE(CEP),
        .D(tmp23_fu_7046_p2[0]),
        .Q(tmp23_reg_11218[0]),
        .R(1'b0));
  FDRE \tmp23_reg_11218_reg[1] 
       (.C(ap_clk),
        .CE(CEP),
        .D(tmp23_fu_7046_p2[1]),
        .Q(tmp23_reg_11218[1]),
        .R(1'b0));
  FDRE \tmp23_reg_11218_reg[2] 
       (.C(ap_clk),
        .CE(CEP),
        .D(tmp23_fu_7046_p2[2]),
        .Q(tmp23_reg_11218[2]),
        .R(1'b0));
  FDRE \tmp23_reg_11218_reg[3] 
       (.C(ap_clk),
        .CE(CEP),
        .D(tmp23_fu_7046_p2[3]),
        .Q(tmp23_reg_11218[3]),
        .R(1'b0));
  FDRE \tmp23_reg_11218_reg[4] 
       (.C(ap_clk),
        .CE(CEP),
        .D(tmp23_fu_7046_p2[4]),
        .Q(tmp23_reg_11218[4]),
        .R(1'b0));
  FDRE \tmp23_reg_11218_reg[5] 
       (.C(ap_clk),
        .CE(CEP),
        .D(tmp23_fu_7046_p2[5]),
        .Q(tmp23_reg_11218[5]),
        .R(1'b0));
  FDRE \tmp23_reg_11218_reg[6] 
       (.C(ap_clk),
        .CE(CEP),
        .D(tmp23_fu_7046_p2[6]),
        .Q(tmp23_reg_11218[6]),
        .R(1'b0));
  FDRE \tmp23_reg_11218_reg[7] 
       (.C(ap_clk),
        .CE(CEP),
        .D(tmp23_fu_7046_p2[7]),
        .Q(tmp23_reg_11218[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \tmp2_reg_11278[3]_i_10 
       (.I0(tmp13_reg_11208[2]),
        .I1(tmp17_reg_11213[2]),
        .I2(tmp8_fu_7070_p2[2]),
        .O(\tmp2_reg_11278[3]_i_10_n_3 ));
  LUT5 #(
    .INIT(32'hFF969600)) 
    \tmp2_reg_11278[3]_i_2 
       (.I0(tmp13_reg_11208[2]),
        .I1(tmp17_reg_11213[2]),
        .I2(tmp8_fu_7070_p2[2]),
        .I3(\tmp2_reg_11278[3]_i_9_n_3 ),
        .I4(tmp4_reg_11193[2]),
        .O(\tmp2_reg_11278[3]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \tmp2_reg_11278[3]_i_3 
       (.I0(\tmp2_reg_11278[3]_i_9_n_3 ),
        .I1(tmp4_reg_11193[2]),
        .I2(tmp13_reg_11208[2]),
        .I3(tmp17_reg_11213[2]),
        .I4(tmp8_fu_7070_p2[2]),
        .O(\tmp2_reg_11278[3]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp2_reg_11278[3]_i_4 
       (.I0(tmp8_fu_7070_p2[1]),
        .I1(tmp17_reg_11213[1]),
        .I2(tmp13_reg_11208[1]),
        .I3(tmp4_reg_11193[1]),
        .O(\tmp2_reg_11278[3]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \tmp2_reg_11278[3]_i_5 
       (.I0(\tmp2_reg_11278[3]_i_2_n_3 ),
        .I1(tmp8_fu_7070_p2[3]),
        .I2(tmp17_reg_11213[3]),
        .I3(tmp13_reg_11208[3]),
        .I4(tmp4_reg_11193[3]),
        .I5(\tmp2_reg_11278[7]_i_13_n_3 ),
        .O(\tmp2_reg_11278[3]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h6999999699969666)) 
    \tmp2_reg_11278[3]_i_6 
       (.I0(\tmp2_reg_11278[3]_i_10_n_3 ),
        .I1(tmp4_reg_11193[2]),
        .I2(tmp4_reg_11193[1]),
        .I3(tmp13_reg_11208[1]),
        .I4(tmp17_reg_11213[1]),
        .I5(tmp8_fu_7070_p2[1]),
        .O(\tmp2_reg_11278[3]_i_6_n_3 ));
  LUT4 #(
    .INIT(16'h566A)) 
    \tmp2_reg_11278[3]_i_7 
       (.I0(\tmp2_reg_11278[3]_i_4_n_3 ),
        .I1(tmp17_reg_11213[0]),
        .I2(tmp13_reg_11208[0]),
        .I3(tmp8_fu_7070_p2[0]),
        .O(\tmp2_reg_11278[3]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp2_reg_11278[3]_i_8 
       (.I0(tmp8_fu_7070_p2[0]),
        .I1(tmp17_reg_11213[0]),
        .I2(tmp13_reg_11208[0]),
        .I3(tmp4_reg_11193[0]),
        .O(\tmp2_reg_11278[3]_i_8_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp2_reg_11278[3]_i_9 
       (.I0(tmp13_reg_11208[1]),
        .I1(tmp17_reg_11213[1]),
        .I2(tmp8_fu_7070_p2[1]),
        .O(\tmp2_reg_11278[3]_i_9_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp2_reg_11278[7]_i_10 
       (.I0(tmp13_reg_11208[4]),
        .I1(tmp17_reg_11213[4]),
        .I2(tmp8_fu_7070_p2[4]),
        .O(\tmp2_reg_11278[7]_i_10_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \tmp2_reg_11278[7]_i_12 
       (.I0(tmp13_reg_11208[4]),
        .I1(tmp17_reg_11213[4]),
        .I2(tmp8_fu_7070_p2[4]),
        .O(\tmp2_reg_11278[7]_i_12_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp2_reg_11278[7]_i_13 
       (.I0(tmp17_reg_11213[2]),
        .I1(tmp8_fu_7070_p2[2]),
        .I2(tmp13_reg_11208[2]),
        .O(\tmp2_reg_11278[7]_i_13_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp2_reg_11278[7]_i_14 
       (.I0(tmp17_reg_11213[5]),
        .I1(tmp13_reg_11208[5]),
        .I2(tmp8_fu_7070_p2[5]),
        .O(\tmp2_reg_11278[7]_i_14_n_3 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp2_reg_11278[7]_i_15 
       (.I0(tmp8_fu_7070_p2[7]),
        .I1(tmp17_reg_11213[7]),
        .I2(tmp13_reg_11208[7]),
        .I3(tmp4_reg_11193[7]),
        .O(\tmp2_reg_11278[7]_i_15_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp2_reg_11278[7]_i_16 
       (.I0(tmp9_reg_11198_reg_n_101),
        .I1(tmp10_reg_11203_reg_n_101),
        .O(\tmp2_reg_11278[7]_i_16_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp2_reg_11278[7]_i_17 
       (.I0(tmp9_reg_11198_reg_n_102),
        .I1(tmp10_reg_11203_reg_n_102),
        .O(\tmp2_reg_11278[7]_i_17_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp2_reg_11278[7]_i_18 
       (.I0(tmp9_reg_11198_reg_n_103),
        .I1(tmp10_reg_11203_reg_n_103),
        .O(\tmp2_reg_11278[7]_i_18_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp2_reg_11278[7]_i_19 
       (.I0(tmp9_reg_11198_reg_n_104),
        .I1(tmp10_reg_11203_reg_n_104),
        .O(\tmp2_reg_11278[7]_i_19_n_3 ));
  LUT5 #(
    .INIT(32'hFF969600)) 
    \tmp2_reg_11278[7]_i_2 
       (.I0(tmp13_reg_11208[5]),
        .I1(tmp17_reg_11213[5]),
        .I2(tmp8_fu_7070_p2[5]),
        .I3(\tmp2_reg_11278[7]_i_10_n_3 ),
        .I4(tmp4_reg_11193[5]),
        .O(\tmp2_reg_11278[7]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp2_reg_11278[7]_i_20 
       (.I0(tmp9_reg_11198_reg_n_105),
        .I1(tmp10_reg_11203_reg_n_105),
        .O(\tmp2_reg_11278[7]_i_20_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp2_reg_11278[7]_i_21 
       (.I0(tmp9_reg_11198_reg_n_106),
        .I1(tmp10_reg_11203_reg_n_106),
        .O(\tmp2_reg_11278[7]_i_21_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp2_reg_11278[7]_i_22 
       (.I0(tmp9_reg_11198_reg_n_107),
        .I1(tmp10_reg_11203_reg_n_107),
        .O(\tmp2_reg_11278[7]_i_22_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp2_reg_11278[7]_i_23 
       (.I0(tmp9_reg_11198_reg_n_108),
        .I1(tmp10_reg_11203_reg_n_108),
        .O(\tmp2_reg_11278[7]_i_23_n_3 ));
  LUT5 #(
    .INIT(32'hFEEAA880)) 
    \tmp2_reg_11278[7]_i_3 
       (.I0(tmp4_reg_11193[4]),
        .I1(tmp13_reg_11208[3]),
        .I2(tmp17_reg_11213[3]),
        .I3(tmp8_fu_7070_p2[3]),
        .I4(\tmp2_reg_11278[7]_i_12_n_3 ),
        .O(\tmp2_reg_11278[7]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hFF969600)) 
    \tmp2_reg_11278[7]_i_4 
       (.I0(tmp13_reg_11208[3]),
        .I1(tmp17_reg_11213[3]),
        .I2(tmp8_fu_7070_p2[3]),
        .I3(\tmp2_reg_11278[7]_i_13_n_3 ),
        .I4(tmp4_reg_11193[3]),
        .O(\tmp2_reg_11278[7]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hE187871E871E1E78)) 
    \tmp2_reg_11278[7]_i_5 
       (.I0(tmp4_reg_11193[6]),
        .I1(\tmp2_reg_11278[7]_i_14_n_3 ),
        .I2(\tmp2_reg_11278[7]_i_15_n_3 ),
        .I3(tmp13_reg_11208[6]),
        .I4(tmp17_reg_11213[6]),
        .I5(tmp8_fu_7070_p2[6]),
        .O(\tmp2_reg_11278[7]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \tmp2_reg_11278[7]_i_6 
       (.I0(\tmp2_reg_11278[7]_i_2_n_3 ),
        .I1(tmp8_fu_7070_p2[6]),
        .I2(tmp17_reg_11213[6]),
        .I3(tmp13_reg_11208[6]),
        .I4(tmp4_reg_11193[6]),
        .I5(\tmp2_reg_11278[7]_i_14_n_3 ),
        .O(\tmp2_reg_11278[7]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \tmp2_reg_11278[7]_i_7 
       (.I0(\tmp2_reg_11278[7]_i_3_n_3 ),
        .I1(tmp8_fu_7070_p2[5]),
        .I2(tmp17_reg_11213[5]),
        .I3(tmp13_reg_11208[5]),
        .I4(tmp4_reg_11193[5]),
        .I5(\tmp2_reg_11278[7]_i_10_n_3 ),
        .O(\tmp2_reg_11278[7]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \tmp2_reg_11278[7]_i_8 
       (.I0(\tmp2_reg_11278[7]_i_4_n_3 ),
        .I1(\tmp2_reg_11278[7]_i_12_n_3 ),
        .I2(tmp4_reg_11193[4]),
        .I3(tmp8_fu_7070_p2[3]),
        .I4(tmp17_reg_11213[3]),
        .I5(tmp13_reg_11208[3]),
        .O(\tmp2_reg_11278[7]_i_8_n_3 ));
  FDRE \tmp2_reg_11278_reg[0] 
       (.C(ap_clk),
        .CE(\tmp150_reg_11398[7]_i_1_n_3 ),
        .D(tmp2_fu_7083_p2[0]),
        .Q(tmp2_reg_11278[0]),
        .R(1'b0));
  FDRE \tmp2_reg_11278_reg[1] 
       (.C(ap_clk),
        .CE(\tmp150_reg_11398[7]_i_1_n_3 ),
        .D(tmp2_fu_7083_p2[1]),
        .Q(tmp2_reg_11278[1]),
        .R(1'b0));
  FDRE \tmp2_reg_11278_reg[2] 
       (.C(ap_clk),
        .CE(\tmp150_reg_11398[7]_i_1_n_3 ),
        .D(tmp2_fu_7083_p2[2]),
        .Q(tmp2_reg_11278[2]),
        .R(1'b0));
  FDRE \tmp2_reg_11278_reg[3] 
       (.C(ap_clk),
        .CE(\tmp150_reg_11398[7]_i_1_n_3 ),
        .D(tmp2_fu_7083_p2[3]),
        .Q(tmp2_reg_11278[3]),
        .R(1'b0));
  CARRY4 \tmp2_reg_11278_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\tmp2_reg_11278_reg[3]_i_1_n_3 ,\tmp2_reg_11278_reg[3]_i_1_n_4 ,\tmp2_reg_11278_reg[3]_i_1_n_5 ,\tmp2_reg_11278_reg[3]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\tmp2_reg_11278[3]_i_2_n_3 ,\tmp2_reg_11278[3]_i_3_n_3 ,\tmp2_reg_11278[3]_i_4_n_3 ,tmp4_reg_11193[0]}),
        .O(tmp2_fu_7083_p2[3:0]),
        .S({\tmp2_reg_11278[3]_i_5_n_3 ,\tmp2_reg_11278[3]_i_6_n_3 ,\tmp2_reg_11278[3]_i_7_n_3 ,\tmp2_reg_11278[3]_i_8_n_3 }));
  FDRE \tmp2_reg_11278_reg[4] 
       (.C(ap_clk),
        .CE(\tmp150_reg_11398[7]_i_1_n_3 ),
        .D(tmp2_fu_7083_p2[4]),
        .Q(tmp2_reg_11278[4]),
        .R(1'b0));
  FDRE \tmp2_reg_11278_reg[5] 
       (.C(ap_clk),
        .CE(\tmp150_reg_11398[7]_i_1_n_3 ),
        .D(tmp2_fu_7083_p2[5]),
        .Q(tmp2_reg_11278[5]),
        .R(1'b0));
  FDRE \tmp2_reg_11278_reg[6] 
       (.C(ap_clk),
        .CE(\tmp150_reg_11398[7]_i_1_n_3 ),
        .D(tmp2_fu_7083_p2[6]),
        .Q(tmp2_reg_11278[6]),
        .R(1'b0));
  FDRE \tmp2_reg_11278_reg[7] 
       (.C(ap_clk),
        .CE(\tmp150_reg_11398[7]_i_1_n_3 ),
        .D(tmp2_fu_7083_p2[7]),
        .Q(tmp2_reg_11278[7]),
        .R(1'b0));
  CARRY4 \tmp2_reg_11278_reg[7]_i_1 
       (.CI(\tmp2_reg_11278_reg[3]_i_1_n_3 ),
        .CO({\NLW_tmp2_reg_11278_reg[7]_i_1_CO_UNCONNECTED [3],\tmp2_reg_11278_reg[7]_i_1_n_4 ,\tmp2_reg_11278_reg[7]_i_1_n_5 ,\tmp2_reg_11278_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,\tmp2_reg_11278[7]_i_2_n_3 ,\tmp2_reg_11278[7]_i_3_n_3 ,\tmp2_reg_11278[7]_i_4_n_3 }),
        .O(tmp2_fu_7083_p2[7:4]),
        .S({\tmp2_reg_11278[7]_i_5_n_3 ,\tmp2_reg_11278[7]_i_6_n_3 ,\tmp2_reg_11278[7]_i_7_n_3 ,\tmp2_reg_11278[7]_i_8_n_3 }));
  CARRY4 \tmp2_reg_11278_reg[7]_i_11 
       (.CI(1'b0),
        .CO({\tmp2_reg_11278_reg[7]_i_11_n_3 ,\tmp2_reg_11278_reg[7]_i_11_n_4 ,\tmp2_reg_11278_reg[7]_i_11_n_5 ,\tmp2_reg_11278_reg[7]_i_11_n_6 }),
        .CYINIT(1'b0),
        .DI({tmp9_reg_11198_reg_n_105,tmp9_reg_11198_reg_n_106,tmp9_reg_11198_reg_n_107,tmp9_reg_11198_reg_n_108}),
        .O(tmp8_fu_7070_p2[3:0]),
        .S({\tmp2_reg_11278[7]_i_20_n_3 ,\tmp2_reg_11278[7]_i_21_n_3 ,\tmp2_reg_11278[7]_i_22_n_3 ,\tmp2_reg_11278[7]_i_23_n_3 }));
  CARRY4 \tmp2_reg_11278_reg[7]_i_9 
       (.CI(\tmp2_reg_11278_reg[7]_i_11_n_3 ),
        .CO({\NLW_tmp2_reg_11278_reg[7]_i_9_CO_UNCONNECTED [3],\tmp2_reg_11278_reg[7]_i_9_n_4 ,\tmp2_reg_11278_reg[7]_i_9_n_5 ,\tmp2_reg_11278_reg[7]_i_9_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,tmp9_reg_11198_reg_n_102,tmp9_reg_11198_reg_n_103,tmp9_reg_11198_reg_n_104}),
        .O(tmp8_fu_7070_p2[7:4]),
        .S({\tmp2_reg_11278[7]_i_16_n_3 ,\tmp2_reg_11278[7]_i_17_n_3 ,\tmp2_reg_11278[7]_i_18_n_3 ,\tmp2_reg_11278[7]_i_19_n_3 }));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp30_reg_11223_reg
       (.A({b_14_q0[7],b_14_q0[7],b_14_q0[7],b_14_q0[7],b_14_q0[7],b_14_q0[7],b_14_q0[7],b_14_q0[7],b_14_q0[7],b_14_q0[7],b_14_q0[7],b_14_q0[7],b_14_q0[7],b_14_q0[7],b_14_q0[7],b_14_q0[7],b_14_q0[7],b_14_q0[7],b_14_q0[7],b_14_q0[7],b_14_q0[7],b_14_q0[7],b_14_q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp30_reg_11223_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({a_14_q0[7],a_14_q0[7],a_14_q0[7],a_14_q0[7],a_14_q0[7],a_14_q0[7],a_14_q0[7],a_14_q0[7],a_14_q0[7],a_14_q0[7],a_14_q0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp30_reg_11223_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp30_reg_11223_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp30_reg_11223_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_phi_mux_ia_0_i_i_phi_fu_5869_p41),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_phi_mux_ia_0_i_i_phi_fu_5869_p41),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(a_12_load_1_reg_104030),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp30_reg_11223_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp30_reg_11223_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_tmp30_reg_11223_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_tmp30_reg_11223_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp30_reg_11223_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({temp_28_reg_10223_reg_n_109,temp_28_reg_10223_reg_n_110,temp_28_reg_10223_reg_n_111,temp_28_reg_10223_reg_n_112,temp_28_reg_10223_reg_n_113,temp_28_reg_10223_reg_n_114,temp_28_reg_10223_reg_n_115,temp_28_reg_10223_reg_n_116,temp_28_reg_10223_reg_n_117,temp_28_reg_10223_reg_n_118,temp_28_reg_10223_reg_n_119,temp_28_reg_10223_reg_n_120,temp_28_reg_10223_reg_n_121,temp_28_reg_10223_reg_n_122,temp_28_reg_10223_reg_n_123,temp_28_reg_10223_reg_n_124,temp_28_reg_10223_reg_n_125,temp_28_reg_10223_reg_n_126,temp_28_reg_10223_reg_n_127,temp_28_reg_10223_reg_n_128,temp_28_reg_10223_reg_n_129,temp_28_reg_10223_reg_n_130,temp_28_reg_10223_reg_n_131,temp_28_reg_10223_reg_n_132,temp_28_reg_10223_reg_n_133,temp_28_reg_10223_reg_n_134,temp_28_reg_10223_reg_n_135,temp_28_reg_10223_reg_n_136,temp_28_reg_10223_reg_n_137,temp_28_reg_10223_reg_n_138,temp_28_reg_10223_reg_n_139,temp_28_reg_10223_reg_n_140,temp_28_reg_10223_reg_n_141,temp_28_reg_10223_reg_n_142,temp_28_reg_10223_reg_n_143,temp_28_reg_10223_reg_n_144,temp_28_reg_10223_reg_n_145,temp_28_reg_10223_reg_n_146,temp_28_reg_10223_reg_n_147,temp_28_reg_10223_reg_n_148,temp_28_reg_10223_reg_n_149,temp_28_reg_10223_reg_n_150,temp_28_reg_10223_reg_n_151,temp_28_reg_10223_reg_n_152,temp_28_reg_10223_reg_n_153,temp_28_reg_10223_reg_n_154,temp_28_reg_10223_reg_n_155,temp_28_reg_10223_reg_n_156}),
        .PCOUT({tmp30_reg_11223_reg_n_109,tmp30_reg_11223_reg_n_110,tmp30_reg_11223_reg_n_111,tmp30_reg_11223_reg_n_112,tmp30_reg_11223_reg_n_113,tmp30_reg_11223_reg_n_114,tmp30_reg_11223_reg_n_115,tmp30_reg_11223_reg_n_116,tmp30_reg_11223_reg_n_117,tmp30_reg_11223_reg_n_118,tmp30_reg_11223_reg_n_119,tmp30_reg_11223_reg_n_120,tmp30_reg_11223_reg_n_121,tmp30_reg_11223_reg_n_122,tmp30_reg_11223_reg_n_123,tmp30_reg_11223_reg_n_124,tmp30_reg_11223_reg_n_125,tmp30_reg_11223_reg_n_126,tmp30_reg_11223_reg_n_127,tmp30_reg_11223_reg_n_128,tmp30_reg_11223_reg_n_129,tmp30_reg_11223_reg_n_130,tmp30_reg_11223_reg_n_131,tmp30_reg_11223_reg_n_132,tmp30_reg_11223_reg_n_133,tmp30_reg_11223_reg_n_134,tmp30_reg_11223_reg_n_135,tmp30_reg_11223_reg_n_136,tmp30_reg_11223_reg_n_137,tmp30_reg_11223_reg_n_138,tmp30_reg_11223_reg_n_139,tmp30_reg_11223_reg_n_140,tmp30_reg_11223_reg_n_141,tmp30_reg_11223_reg_n_142,tmp30_reg_11223_reg_n_143,tmp30_reg_11223_reg_n_144,tmp30_reg_11223_reg_n_145,tmp30_reg_11223_reg_n_146,tmp30_reg_11223_reg_n_147,tmp30_reg_11223_reg_n_148,tmp30_reg_11223_reg_n_149,tmp30_reg_11223_reg_n_150,tmp30_reg_11223_reg_n_151,tmp30_reg_11223_reg_n_152,tmp30_reg_11223_reg_n_153,tmp30_reg_11223_reg_n_154,tmp30_reg_11223_reg_n_155,tmp30_reg_11223_reg_n_156}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp30_reg_11223_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp31_reg_11288[3]_i_2 
       (.I0(tmp32_reg_11228[3]),
        .I1(tmp36_fu_7098_p2[3]),
        .O(\tmp31_reg_11288[3]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp31_reg_11288[3]_i_3 
       (.I0(tmp32_reg_11228[2]),
        .I1(tmp36_fu_7098_p2[2]),
        .O(\tmp31_reg_11288[3]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp31_reg_11288[3]_i_4 
       (.I0(tmp32_reg_11228[1]),
        .I1(tmp36_fu_7098_p2[1]),
        .O(\tmp31_reg_11288[3]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp31_reg_11288[3]_i_5 
       (.I0(tmp32_reg_11228[0]),
        .I1(tmp36_fu_7098_p2[0]),
        .O(\tmp31_reg_11288[3]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp31_reg_11288[7]_i_2 
       (.I0(tmp32_reg_11228[7]),
        .I1(tmp36_fu_7098_p2[7]),
        .O(\tmp31_reg_11288[7]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp31_reg_11288[7]_i_3 
       (.I0(tmp32_reg_11228[6]),
        .I1(tmp36_fu_7098_p2[6]),
        .O(\tmp31_reg_11288[7]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp31_reg_11288[7]_i_4 
       (.I0(tmp32_reg_11228[5]),
        .I1(tmp36_fu_7098_p2[5]),
        .O(\tmp31_reg_11288[7]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp31_reg_11288[7]_i_5 
       (.I0(tmp32_reg_11228[4]),
        .I1(tmp36_fu_7098_p2[4]),
        .O(\tmp31_reg_11288[7]_i_5_n_3 ));
  FDRE \tmp31_reg_11288_reg[0] 
       (.C(ap_clk),
        .CE(\tmp150_reg_11398[7]_i_1_n_3 ),
        .D(tmp31_fu_7102_p2[0]),
        .Q(tmp31_reg_11288[0]),
        .R(1'b0));
  FDRE \tmp31_reg_11288_reg[1] 
       (.C(ap_clk),
        .CE(\tmp150_reg_11398[7]_i_1_n_3 ),
        .D(tmp31_fu_7102_p2[1]),
        .Q(tmp31_reg_11288[1]),
        .R(1'b0));
  FDRE \tmp31_reg_11288_reg[2] 
       (.C(ap_clk),
        .CE(\tmp150_reg_11398[7]_i_1_n_3 ),
        .D(tmp31_fu_7102_p2[2]),
        .Q(tmp31_reg_11288[2]),
        .R(1'b0));
  FDRE \tmp31_reg_11288_reg[3] 
       (.C(ap_clk),
        .CE(\tmp150_reg_11398[7]_i_1_n_3 ),
        .D(tmp31_fu_7102_p2[3]),
        .Q(tmp31_reg_11288[3]),
        .R(1'b0));
  CARRY4 \tmp31_reg_11288_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\tmp31_reg_11288_reg[3]_i_1_n_3 ,\tmp31_reg_11288_reg[3]_i_1_n_4 ,\tmp31_reg_11288_reg[3]_i_1_n_5 ,\tmp31_reg_11288_reg[3]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(tmp32_reg_11228[3:0]),
        .O(tmp31_fu_7102_p2[3:0]),
        .S({\tmp31_reg_11288[3]_i_2_n_3 ,\tmp31_reg_11288[3]_i_3_n_3 ,\tmp31_reg_11288[3]_i_4_n_3 ,\tmp31_reg_11288[3]_i_5_n_3 }));
  FDRE \tmp31_reg_11288_reg[4] 
       (.C(ap_clk),
        .CE(\tmp150_reg_11398[7]_i_1_n_3 ),
        .D(tmp31_fu_7102_p2[4]),
        .Q(tmp31_reg_11288[4]),
        .R(1'b0));
  FDRE \tmp31_reg_11288_reg[5] 
       (.C(ap_clk),
        .CE(\tmp150_reg_11398[7]_i_1_n_3 ),
        .D(tmp31_fu_7102_p2[5]),
        .Q(tmp31_reg_11288[5]),
        .R(1'b0));
  FDRE \tmp31_reg_11288_reg[6] 
       (.C(ap_clk),
        .CE(\tmp150_reg_11398[7]_i_1_n_3 ),
        .D(tmp31_fu_7102_p2[6]),
        .Q(tmp31_reg_11288[6]),
        .R(1'b0));
  FDRE \tmp31_reg_11288_reg[7] 
       (.C(ap_clk),
        .CE(\tmp150_reg_11398[7]_i_1_n_3 ),
        .D(tmp31_fu_7102_p2[7]),
        .Q(tmp31_reg_11288[7]),
        .R(1'b0));
  CARRY4 \tmp31_reg_11288_reg[7]_i_1 
       (.CI(\tmp31_reg_11288_reg[3]_i_1_n_3 ),
        .CO({\NLW_tmp31_reg_11288_reg[7]_i_1_CO_UNCONNECTED [3],\tmp31_reg_11288_reg[7]_i_1_n_4 ,\tmp31_reg_11288_reg[7]_i_1_n_5 ,\tmp31_reg_11288_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,tmp32_reg_11228[6:4]}),
        .O(tmp31_fu_7102_p2[7:4]),
        .S({\tmp31_reg_11288[7]_i_2_n_3 ,\tmp31_reg_11288[7]_i_3_n_3 ,\tmp31_reg_11288[7]_i_4_n_3 ,\tmp31_reg_11288[7]_i_5_n_3 }));
  FDRE \tmp32_reg_11228_reg[0] 
       (.C(ap_clk),
        .CE(CEP),
        .D(tmp32_fu_7050_p2[0]),
        .Q(tmp32_reg_11228[0]),
        .R(1'b0));
  FDRE \tmp32_reg_11228_reg[1] 
       (.C(ap_clk),
        .CE(CEP),
        .D(tmp32_fu_7050_p2[1]),
        .Q(tmp32_reg_11228[1]),
        .R(1'b0));
  FDRE \tmp32_reg_11228_reg[2] 
       (.C(ap_clk),
        .CE(CEP),
        .D(tmp32_fu_7050_p2[2]),
        .Q(tmp32_reg_11228[2]),
        .R(1'b0));
  FDRE \tmp32_reg_11228_reg[3] 
       (.C(ap_clk),
        .CE(CEP),
        .D(tmp32_fu_7050_p2[3]),
        .Q(tmp32_reg_11228[3]),
        .R(1'b0));
  FDRE \tmp32_reg_11228_reg[4] 
       (.C(ap_clk),
        .CE(CEP),
        .D(tmp32_fu_7050_p2[4]),
        .Q(tmp32_reg_11228[4]),
        .R(1'b0));
  FDRE \tmp32_reg_11228_reg[5] 
       (.C(ap_clk),
        .CE(CEP),
        .D(tmp32_fu_7050_p2[5]),
        .Q(tmp32_reg_11228[5]),
        .R(1'b0));
  FDRE \tmp32_reg_11228_reg[6] 
       (.C(ap_clk),
        .CE(CEP),
        .D(tmp32_fu_7050_p2[6]),
        .Q(tmp32_reg_11228[6]),
        .R(1'b0));
  FDRE \tmp32_reg_11228_reg[7] 
       (.C(ap_clk),
        .CE(CEP),
        .D(tmp32_fu_7050_p2[7]),
        .Q(tmp32_reg_11228[7]),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp39_reg_11233_reg
       (.A({b_19_q0[7],b_19_q0[7],b_19_q0[7],b_19_q0[7],b_19_q0[7],b_19_q0[7],b_19_q0[7],b_19_q0[7],b_19_q0[7],b_19_q0[7],b_19_q0[7],b_19_q0[7],b_19_q0[7],b_19_q0[7],b_19_q0[7],b_19_q0[7],b_19_q0[7],b_19_q0[7],b_19_q0[7],b_19_q0[7],b_19_q0[7],b_19_q0[7],b_19_q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp39_reg_11233_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({a_19_q0[7],a_19_q0[7],a_19_q0[7],a_19_q0[7],a_19_q0[7],a_19_q0[7],a_19_q0[7],a_19_q0[7],a_19_q0[7],a_19_q0[7],a_19_q0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp39_reg_11233_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp39_reg_11233_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp39_reg_11233_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_phi_mux_ia_0_i_i_phi_fu_5869_p41),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_phi_mux_ia_0_i_i_phi_fu_5869_p41),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(a_12_load_1_reg_104030),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp39_reg_11233_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp39_reg_11233_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_tmp39_reg_11233_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_tmp39_reg_11233_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp39_reg_11233_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({temp_38_reg_10258_reg_n_109,temp_38_reg_10258_reg_n_110,temp_38_reg_10258_reg_n_111,temp_38_reg_10258_reg_n_112,temp_38_reg_10258_reg_n_113,temp_38_reg_10258_reg_n_114,temp_38_reg_10258_reg_n_115,temp_38_reg_10258_reg_n_116,temp_38_reg_10258_reg_n_117,temp_38_reg_10258_reg_n_118,temp_38_reg_10258_reg_n_119,temp_38_reg_10258_reg_n_120,temp_38_reg_10258_reg_n_121,temp_38_reg_10258_reg_n_122,temp_38_reg_10258_reg_n_123,temp_38_reg_10258_reg_n_124,temp_38_reg_10258_reg_n_125,temp_38_reg_10258_reg_n_126,temp_38_reg_10258_reg_n_127,temp_38_reg_10258_reg_n_128,temp_38_reg_10258_reg_n_129,temp_38_reg_10258_reg_n_130,temp_38_reg_10258_reg_n_131,temp_38_reg_10258_reg_n_132,temp_38_reg_10258_reg_n_133,temp_38_reg_10258_reg_n_134,temp_38_reg_10258_reg_n_135,temp_38_reg_10258_reg_n_136,temp_38_reg_10258_reg_n_137,temp_38_reg_10258_reg_n_138,temp_38_reg_10258_reg_n_139,temp_38_reg_10258_reg_n_140,temp_38_reg_10258_reg_n_141,temp_38_reg_10258_reg_n_142,temp_38_reg_10258_reg_n_143,temp_38_reg_10258_reg_n_144,temp_38_reg_10258_reg_n_145,temp_38_reg_10258_reg_n_146,temp_38_reg_10258_reg_n_147,temp_38_reg_10258_reg_n_148,temp_38_reg_10258_reg_n_149,temp_38_reg_10258_reg_n_150,temp_38_reg_10258_reg_n_151,temp_38_reg_10258_reg_n_152,temp_38_reg_10258_reg_n_153,temp_38_reg_10258_reg_n_154,temp_38_reg_10258_reg_n_155,temp_38_reg_10258_reg_n_156}),
        .PCOUT({tmp39_reg_11233_reg_n_109,tmp39_reg_11233_reg_n_110,tmp39_reg_11233_reg_n_111,tmp39_reg_11233_reg_n_112,tmp39_reg_11233_reg_n_113,tmp39_reg_11233_reg_n_114,tmp39_reg_11233_reg_n_115,tmp39_reg_11233_reg_n_116,tmp39_reg_11233_reg_n_117,tmp39_reg_11233_reg_n_118,tmp39_reg_11233_reg_n_119,tmp39_reg_11233_reg_n_120,tmp39_reg_11233_reg_n_121,tmp39_reg_11233_reg_n_122,tmp39_reg_11233_reg_n_123,tmp39_reg_11233_reg_n_124,tmp39_reg_11233_reg_n_125,tmp39_reg_11233_reg_n_126,tmp39_reg_11233_reg_n_127,tmp39_reg_11233_reg_n_128,tmp39_reg_11233_reg_n_129,tmp39_reg_11233_reg_n_130,tmp39_reg_11233_reg_n_131,tmp39_reg_11233_reg_n_132,tmp39_reg_11233_reg_n_133,tmp39_reg_11233_reg_n_134,tmp39_reg_11233_reg_n_135,tmp39_reg_11233_reg_n_136,tmp39_reg_11233_reg_n_137,tmp39_reg_11233_reg_n_138,tmp39_reg_11233_reg_n_139,tmp39_reg_11233_reg_n_140,tmp39_reg_11233_reg_n_141,tmp39_reg_11233_reg_n_142,tmp39_reg_11233_reg_n_143,tmp39_reg_11233_reg_n_144,tmp39_reg_11233_reg_n_145,tmp39_reg_11233_reg_n_146,tmp39_reg_11233_reg_n_147,tmp39_reg_11233_reg_n_148,tmp39_reg_11233_reg_n_149,tmp39_reg_11233_reg_n_150,tmp39_reg_11233_reg_n_151,tmp39_reg_11233_reg_n_152,tmp39_reg_11233_reg_n_153,tmp39_reg_11233_reg_n_154,tmp39_reg_11233_reg_n_155,tmp39_reg_11233_reg_n_156}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp39_reg_11233_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp42_reg_11293[3]_i_2 
       (.I0(tmp43_reg_11238[3]),
        .I1(tmp47_fu_7107_p2[3]),
        .O(\tmp42_reg_11293[3]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp42_reg_11293[3]_i_3 
       (.I0(tmp43_reg_11238[2]),
        .I1(tmp47_fu_7107_p2[2]),
        .O(\tmp42_reg_11293[3]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp42_reg_11293[3]_i_4 
       (.I0(tmp43_reg_11238[1]),
        .I1(tmp47_fu_7107_p2[1]),
        .O(\tmp42_reg_11293[3]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp42_reg_11293[3]_i_5 
       (.I0(tmp43_reg_11238[0]),
        .I1(tmp47_fu_7107_p2[0]),
        .O(\tmp42_reg_11293[3]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp42_reg_11293[7]_i_2 
       (.I0(tmp43_reg_11238[7]),
        .I1(tmp47_fu_7107_p2[7]),
        .O(\tmp42_reg_11293[7]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp42_reg_11293[7]_i_3 
       (.I0(tmp43_reg_11238[6]),
        .I1(tmp47_fu_7107_p2[6]),
        .O(\tmp42_reg_11293[7]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp42_reg_11293[7]_i_4 
       (.I0(tmp43_reg_11238[5]),
        .I1(tmp47_fu_7107_p2[5]),
        .O(\tmp42_reg_11293[7]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp42_reg_11293[7]_i_5 
       (.I0(tmp43_reg_11238[4]),
        .I1(tmp47_fu_7107_p2[4]),
        .O(\tmp42_reg_11293[7]_i_5_n_3 ));
  FDRE \tmp42_reg_11293_reg[0] 
       (.C(ap_clk),
        .CE(\tmp150_reg_11398[7]_i_1_n_3 ),
        .D(tmp42_fu_7111_p2[0]),
        .Q(tmp42_reg_11293[0]),
        .R(1'b0));
  FDRE \tmp42_reg_11293_reg[1] 
       (.C(ap_clk),
        .CE(\tmp150_reg_11398[7]_i_1_n_3 ),
        .D(tmp42_fu_7111_p2[1]),
        .Q(tmp42_reg_11293[1]),
        .R(1'b0));
  FDRE \tmp42_reg_11293_reg[2] 
       (.C(ap_clk),
        .CE(\tmp150_reg_11398[7]_i_1_n_3 ),
        .D(tmp42_fu_7111_p2[2]),
        .Q(tmp42_reg_11293[2]),
        .R(1'b0));
  FDRE \tmp42_reg_11293_reg[3] 
       (.C(ap_clk),
        .CE(\tmp150_reg_11398[7]_i_1_n_3 ),
        .D(tmp42_fu_7111_p2[3]),
        .Q(tmp42_reg_11293[3]),
        .R(1'b0));
  CARRY4 \tmp42_reg_11293_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\tmp42_reg_11293_reg[3]_i_1_n_3 ,\tmp42_reg_11293_reg[3]_i_1_n_4 ,\tmp42_reg_11293_reg[3]_i_1_n_5 ,\tmp42_reg_11293_reg[3]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(tmp43_reg_11238[3:0]),
        .O(tmp42_fu_7111_p2[3:0]),
        .S({\tmp42_reg_11293[3]_i_2_n_3 ,\tmp42_reg_11293[3]_i_3_n_3 ,\tmp42_reg_11293[3]_i_4_n_3 ,\tmp42_reg_11293[3]_i_5_n_3 }));
  FDRE \tmp42_reg_11293_reg[4] 
       (.C(ap_clk),
        .CE(\tmp150_reg_11398[7]_i_1_n_3 ),
        .D(tmp42_fu_7111_p2[4]),
        .Q(tmp42_reg_11293[4]),
        .R(1'b0));
  FDRE \tmp42_reg_11293_reg[5] 
       (.C(ap_clk),
        .CE(\tmp150_reg_11398[7]_i_1_n_3 ),
        .D(tmp42_fu_7111_p2[5]),
        .Q(tmp42_reg_11293[5]),
        .R(1'b0));
  FDRE \tmp42_reg_11293_reg[6] 
       (.C(ap_clk),
        .CE(\tmp150_reg_11398[7]_i_1_n_3 ),
        .D(tmp42_fu_7111_p2[6]),
        .Q(tmp42_reg_11293[6]),
        .R(1'b0));
  FDRE \tmp42_reg_11293_reg[7] 
       (.C(ap_clk),
        .CE(\tmp150_reg_11398[7]_i_1_n_3 ),
        .D(tmp42_fu_7111_p2[7]),
        .Q(tmp42_reg_11293[7]),
        .R(1'b0));
  CARRY4 \tmp42_reg_11293_reg[7]_i_1 
       (.CI(\tmp42_reg_11293_reg[3]_i_1_n_3 ),
        .CO({\NLW_tmp42_reg_11293_reg[7]_i_1_CO_UNCONNECTED [3],\tmp42_reg_11293_reg[7]_i_1_n_4 ,\tmp42_reg_11293_reg[7]_i_1_n_5 ,\tmp42_reg_11293_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,tmp43_reg_11238[6:4]}),
        .O(tmp42_fu_7111_p2[7:4]),
        .S({\tmp42_reg_11293[7]_i_2_n_3 ,\tmp42_reg_11293[7]_i_3_n_3 ,\tmp42_reg_11293[7]_i_4_n_3 ,\tmp42_reg_11293[7]_i_5_n_3 }));
  FDRE \tmp43_reg_11238_reg[0] 
       (.C(ap_clk),
        .CE(CEP),
        .D(tmp43_fu_7054_p2[0]),
        .Q(tmp43_reg_11238[0]),
        .R(1'b0));
  FDRE \tmp43_reg_11238_reg[1] 
       (.C(ap_clk),
        .CE(CEP),
        .D(tmp43_fu_7054_p2[1]),
        .Q(tmp43_reg_11238[1]),
        .R(1'b0));
  FDRE \tmp43_reg_11238_reg[2] 
       (.C(ap_clk),
        .CE(CEP),
        .D(tmp43_fu_7054_p2[2]),
        .Q(tmp43_reg_11238[2]),
        .R(1'b0));
  FDRE \tmp43_reg_11238_reg[3] 
       (.C(ap_clk),
        .CE(CEP),
        .D(tmp43_fu_7054_p2[3]),
        .Q(tmp43_reg_11238[3]),
        .R(1'b0));
  FDRE \tmp43_reg_11238_reg[4] 
       (.C(ap_clk),
        .CE(CEP),
        .D(tmp43_fu_7054_p2[4]),
        .Q(tmp43_reg_11238[4]),
        .R(1'b0));
  FDRE \tmp43_reg_11238_reg[5] 
       (.C(ap_clk),
        .CE(CEP),
        .D(tmp43_fu_7054_p2[5]),
        .Q(tmp43_reg_11238[5]),
        .R(1'b0));
  FDRE \tmp43_reg_11238_reg[6] 
       (.C(ap_clk),
        .CE(CEP),
        .D(tmp43_fu_7054_p2[6]),
        .Q(tmp43_reg_11238[6]),
        .R(1'b0));
  FDRE \tmp43_reg_11238_reg[7] 
       (.C(ap_clk),
        .CE(CEP),
        .D(tmp43_fu_7054_p2[7]),
        .Q(tmp43_reg_11238[7]),
        .R(1'b0));
  FDRE \tmp4_reg_11193_reg[0] 
       (.C(ap_clk),
        .CE(CEP),
        .D(tmp4_fu_7034_p2[0]),
        .Q(tmp4_reg_11193[0]),
        .R(1'b0));
  FDRE \tmp4_reg_11193_reg[1] 
       (.C(ap_clk),
        .CE(CEP),
        .D(tmp4_fu_7034_p2[1]),
        .Q(tmp4_reg_11193[1]),
        .R(1'b0));
  FDRE \tmp4_reg_11193_reg[2] 
       (.C(ap_clk),
        .CE(CEP),
        .D(tmp4_fu_7034_p2[2]),
        .Q(tmp4_reg_11193[2]),
        .R(1'b0));
  FDRE \tmp4_reg_11193_reg[3] 
       (.C(ap_clk),
        .CE(CEP),
        .D(tmp4_fu_7034_p2[3]),
        .Q(tmp4_reg_11193[3]),
        .R(1'b0));
  FDRE \tmp4_reg_11193_reg[4] 
       (.C(ap_clk),
        .CE(CEP),
        .D(tmp4_fu_7034_p2[4]),
        .Q(tmp4_reg_11193[4]),
        .R(1'b0));
  FDRE \tmp4_reg_11193_reg[5] 
       (.C(ap_clk),
        .CE(CEP),
        .D(tmp4_fu_7034_p2[5]),
        .Q(tmp4_reg_11193[5]),
        .R(1'b0));
  FDRE \tmp4_reg_11193_reg[6] 
       (.C(ap_clk),
        .CE(CEP),
        .D(tmp4_fu_7034_p2[6]),
        .Q(tmp4_reg_11193[6]),
        .R(1'b0));
  FDRE \tmp4_reg_11193_reg[7] 
       (.C(ap_clk),
        .CE(CEP),
        .D(tmp4_fu_7034_p2[7]),
        .Q(tmp4_reg_11193[7]),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp50_reg_11243_reg
       (.A({b_24_q0[7],b_24_q0[7],b_24_q0[7],b_24_q0[7],b_24_q0[7],b_24_q0[7],b_24_q0[7],b_24_q0[7],b_24_q0[7],b_24_q0[7],b_24_q0[7],b_24_q0[7],b_24_q0[7],b_24_q0[7],b_24_q0[7],b_24_q0[7],b_24_q0[7],b_24_q0[7],b_24_q0[7],b_24_q0[7],b_24_q0[7],b_24_q0[7],b_24_q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp50_reg_11243_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({a_24_q0[7],a_24_q0[7],a_24_q0[7],a_24_q0[7],a_24_q0[7],a_24_q0[7],a_24_q0[7],a_24_q0[7],a_24_q0[7],a_24_q0[7],a_24_q0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp50_reg_11243_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp50_reg_11243_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp50_reg_11243_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_phi_mux_ia_0_i_i_phi_fu_5869_p41),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_phi_mux_ia_0_i_i_phi_fu_5869_p41),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(a_12_load_1_reg_104030),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp50_reg_11243_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp50_reg_11243_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_tmp50_reg_11243_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_tmp50_reg_11243_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp50_reg_11243_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({temp_48_reg_10293_reg_n_109,temp_48_reg_10293_reg_n_110,temp_48_reg_10293_reg_n_111,temp_48_reg_10293_reg_n_112,temp_48_reg_10293_reg_n_113,temp_48_reg_10293_reg_n_114,temp_48_reg_10293_reg_n_115,temp_48_reg_10293_reg_n_116,temp_48_reg_10293_reg_n_117,temp_48_reg_10293_reg_n_118,temp_48_reg_10293_reg_n_119,temp_48_reg_10293_reg_n_120,temp_48_reg_10293_reg_n_121,temp_48_reg_10293_reg_n_122,temp_48_reg_10293_reg_n_123,temp_48_reg_10293_reg_n_124,temp_48_reg_10293_reg_n_125,temp_48_reg_10293_reg_n_126,temp_48_reg_10293_reg_n_127,temp_48_reg_10293_reg_n_128,temp_48_reg_10293_reg_n_129,temp_48_reg_10293_reg_n_130,temp_48_reg_10293_reg_n_131,temp_48_reg_10293_reg_n_132,temp_48_reg_10293_reg_n_133,temp_48_reg_10293_reg_n_134,temp_48_reg_10293_reg_n_135,temp_48_reg_10293_reg_n_136,temp_48_reg_10293_reg_n_137,temp_48_reg_10293_reg_n_138,temp_48_reg_10293_reg_n_139,temp_48_reg_10293_reg_n_140,temp_48_reg_10293_reg_n_141,temp_48_reg_10293_reg_n_142,temp_48_reg_10293_reg_n_143,temp_48_reg_10293_reg_n_144,temp_48_reg_10293_reg_n_145,temp_48_reg_10293_reg_n_146,temp_48_reg_10293_reg_n_147,temp_48_reg_10293_reg_n_148,temp_48_reg_10293_reg_n_149,temp_48_reg_10293_reg_n_150,temp_48_reg_10293_reg_n_151,temp_48_reg_10293_reg_n_152,temp_48_reg_10293_reg_n_153,temp_48_reg_10293_reg_n_154,temp_48_reg_10293_reg_n_155,temp_48_reg_10293_reg_n_156}),
        .PCOUT({tmp50_reg_11243_reg_n_109,tmp50_reg_11243_reg_n_110,tmp50_reg_11243_reg_n_111,tmp50_reg_11243_reg_n_112,tmp50_reg_11243_reg_n_113,tmp50_reg_11243_reg_n_114,tmp50_reg_11243_reg_n_115,tmp50_reg_11243_reg_n_116,tmp50_reg_11243_reg_n_117,tmp50_reg_11243_reg_n_118,tmp50_reg_11243_reg_n_119,tmp50_reg_11243_reg_n_120,tmp50_reg_11243_reg_n_121,tmp50_reg_11243_reg_n_122,tmp50_reg_11243_reg_n_123,tmp50_reg_11243_reg_n_124,tmp50_reg_11243_reg_n_125,tmp50_reg_11243_reg_n_126,tmp50_reg_11243_reg_n_127,tmp50_reg_11243_reg_n_128,tmp50_reg_11243_reg_n_129,tmp50_reg_11243_reg_n_130,tmp50_reg_11243_reg_n_131,tmp50_reg_11243_reg_n_132,tmp50_reg_11243_reg_n_133,tmp50_reg_11243_reg_n_134,tmp50_reg_11243_reg_n_135,tmp50_reg_11243_reg_n_136,tmp50_reg_11243_reg_n_137,tmp50_reg_11243_reg_n_138,tmp50_reg_11243_reg_n_139,tmp50_reg_11243_reg_n_140,tmp50_reg_11243_reg_n_141,tmp50_reg_11243_reg_n_142,tmp50_reg_11243_reg_n_143,tmp50_reg_11243_reg_n_144,tmp50_reg_11243_reg_n_145,tmp50_reg_11243_reg_n_146,tmp50_reg_11243_reg_n_147,tmp50_reg_11243_reg_n_148,tmp50_reg_11243_reg_n_149,tmp50_reg_11243_reg_n_150,tmp50_reg_11243_reg_n_151,tmp50_reg_11243_reg_n_152,tmp50_reg_11243_reg_n_153,tmp50_reg_11243_reg_n_154,tmp50_reg_11243_reg_n_155,tmp50_reg_11243_reg_n_156}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp50_reg_11243_reg_UNDERFLOW_UNCONNECTED));
  FDRE \tmp52_reg_11298_reg[0] 
       (.C(ap_clk),
        .CE(\tmp150_reg_11398[7]_i_1_n_3 ),
        .D(tmp52_fu_7116_p2[0]),
        .Q(tmp52_reg_11298[0]),
        .R(1'b0));
  FDRE \tmp52_reg_11298_reg[1] 
       (.C(ap_clk),
        .CE(\tmp150_reg_11398[7]_i_1_n_3 ),
        .D(tmp52_fu_7116_p2[1]),
        .Q(tmp52_reg_11298[1]),
        .R(1'b0));
  FDRE \tmp52_reg_11298_reg[2] 
       (.C(ap_clk),
        .CE(\tmp150_reg_11398[7]_i_1_n_3 ),
        .D(tmp52_fu_7116_p2[2]),
        .Q(tmp52_reg_11298[2]),
        .R(1'b0));
  FDRE \tmp52_reg_11298_reg[3] 
       (.C(ap_clk),
        .CE(\tmp150_reg_11398[7]_i_1_n_3 ),
        .D(tmp52_fu_7116_p2[3]),
        .Q(tmp52_reg_11298[3]),
        .R(1'b0));
  FDRE \tmp52_reg_11298_reg[4] 
       (.C(ap_clk),
        .CE(\tmp150_reg_11398[7]_i_1_n_3 ),
        .D(tmp52_fu_7116_p2[4]),
        .Q(tmp52_reg_11298[4]),
        .R(1'b0));
  FDRE \tmp52_reg_11298_reg[5] 
       (.C(ap_clk),
        .CE(\tmp150_reg_11398[7]_i_1_n_3 ),
        .D(tmp52_fu_7116_p2[5]),
        .Q(tmp52_reg_11298[5]),
        .R(1'b0));
  FDRE \tmp52_reg_11298_reg[6] 
       (.C(ap_clk),
        .CE(\tmp150_reg_11398[7]_i_1_n_3 ),
        .D(tmp52_fu_7116_p2[6]),
        .Q(tmp52_reg_11298[6]),
        .R(1'b0));
  FDRE \tmp52_reg_11298_reg[7] 
       (.C(ap_clk),
        .CE(\tmp150_reg_11398[7]_i_1_n_3 ),
        .D(tmp52_fu_7116_p2[7]),
        .Q(tmp52_reg_11298[7]),
        .R(1'b0));
  FDRE \tmp56_reg_11303_reg[0] 
       (.C(ap_clk),
        .CE(\tmp150_reg_11398[7]_i_1_n_3 ),
        .D(tmp56_fu_7120_p2[0]),
        .Q(tmp56_reg_11303[0]),
        .R(1'b0));
  FDRE \tmp56_reg_11303_reg[1] 
       (.C(ap_clk),
        .CE(\tmp150_reg_11398[7]_i_1_n_3 ),
        .D(tmp56_fu_7120_p2[1]),
        .Q(tmp56_reg_11303[1]),
        .R(1'b0));
  FDRE \tmp56_reg_11303_reg[2] 
       (.C(ap_clk),
        .CE(\tmp150_reg_11398[7]_i_1_n_3 ),
        .D(tmp56_fu_7120_p2[2]),
        .Q(tmp56_reg_11303[2]),
        .R(1'b0));
  FDRE \tmp56_reg_11303_reg[3] 
       (.C(ap_clk),
        .CE(\tmp150_reg_11398[7]_i_1_n_3 ),
        .D(tmp56_fu_7120_p2[3]),
        .Q(tmp56_reg_11303[3]),
        .R(1'b0));
  FDRE \tmp56_reg_11303_reg[4] 
       (.C(ap_clk),
        .CE(\tmp150_reg_11398[7]_i_1_n_3 ),
        .D(tmp56_fu_7120_p2[4]),
        .Q(tmp56_reg_11303[4]),
        .R(1'b0));
  FDRE \tmp56_reg_11303_reg[5] 
       (.C(ap_clk),
        .CE(\tmp150_reg_11398[7]_i_1_n_3 ),
        .D(tmp56_fu_7120_p2[5]),
        .Q(tmp56_reg_11303[5]),
        .R(1'b0));
  FDRE \tmp56_reg_11303_reg[6] 
       (.C(ap_clk),
        .CE(\tmp150_reg_11398[7]_i_1_n_3 ),
        .D(tmp56_fu_7120_p2[6]),
        .Q(tmp56_reg_11303[6]),
        .R(1'b0));
  FDRE \tmp56_reg_11303_reg[7] 
       (.C(ap_clk),
        .CE(\tmp150_reg_11398[7]_i_1_n_3 ),
        .D(tmp56_fu_7120_p2[7]),
        .Q(tmp56_reg_11303[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp61_reg_11308[3]_i_2 
       (.I0(tmp62_reg_11248[3]),
        .I1(tmp66_fu_7124_p2[3]),
        .O(\tmp61_reg_11308[3]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp61_reg_11308[3]_i_3 
       (.I0(tmp62_reg_11248[2]),
        .I1(tmp66_fu_7124_p2[2]),
        .O(\tmp61_reg_11308[3]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp61_reg_11308[3]_i_4 
       (.I0(tmp62_reg_11248[1]),
        .I1(tmp66_fu_7124_p2[1]),
        .O(\tmp61_reg_11308[3]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp61_reg_11308[3]_i_5 
       (.I0(tmp62_reg_11248[0]),
        .I1(tmp66_fu_7124_p2[0]),
        .O(\tmp61_reg_11308[3]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp61_reg_11308[7]_i_2 
       (.I0(tmp62_reg_11248[7]),
        .I1(tmp66_fu_7124_p2[7]),
        .O(\tmp61_reg_11308[7]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp61_reg_11308[7]_i_3 
       (.I0(tmp62_reg_11248[6]),
        .I1(tmp66_fu_7124_p2[6]),
        .O(\tmp61_reg_11308[7]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp61_reg_11308[7]_i_4 
       (.I0(tmp62_reg_11248[5]),
        .I1(tmp66_fu_7124_p2[5]),
        .O(\tmp61_reg_11308[7]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp61_reg_11308[7]_i_5 
       (.I0(tmp62_reg_11248[4]),
        .I1(tmp66_fu_7124_p2[4]),
        .O(\tmp61_reg_11308[7]_i_5_n_3 ));
  FDRE \tmp61_reg_11308_reg[0] 
       (.C(ap_clk),
        .CE(\tmp150_reg_11398[7]_i_1_n_3 ),
        .D(tmp61_fu_7128_p2[0]),
        .Q(tmp61_reg_11308[0]),
        .R(1'b0));
  FDRE \tmp61_reg_11308_reg[1] 
       (.C(ap_clk),
        .CE(\tmp150_reg_11398[7]_i_1_n_3 ),
        .D(tmp61_fu_7128_p2[1]),
        .Q(tmp61_reg_11308[1]),
        .R(1'b0));
  FDRE \tmp61_reg_11308_reg[2] 
       (.C(ap_clk),
        .CE(\tmp150_reg_11398[7]_i_1_n_3 ),
        .D(tmp61_fu_7128_p2[2]),
        .Q(tmp61_reg_11308[2]),
        .R(1'b0));
  FDRE \tmp61_reg_11308_reg[3] 
       (.C(ap_clk),
        .CE(\tmp150_reg_11398[7]_i_1_n_3 ),
        .D(tmp61_fu_7128_p2[3]),
        .Q(tmp61_reg_11308[3]),
        .R(1'b0));
  CARRY4 \tmp61_reg_11308_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\tmp61_reg_11308_reg[3]_i_1_n_3 ,\tmp61_reg_11308_reg[3]_i_1_n_4 ,\tmp61_reg_11308_reg[3]_i_1_n_5 ,\tmp61_reg_11308_reg[3]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(tmp62_reg_11248[3:0]),
        .O(tmp61_fu_7128_p2[3:0]),
        .S({\tmp61_reg_11308[3]_i_2_n_3 ,\tmp61_reg_11308[3]_i_3_n_3 ,\tmp61_reg_11308[3]_i_4_n_3 ,\tmp61_reg_11308[3]_i_5_n_3 }));
  FDRE \tmp61_reg_11308_reg[4] 
       (.C(ap_clk),
        .CE(\tmp150_reg_11398[7]_i_1_n_3 ),
        .D(tmp61_fu_7128_p2[4]),
        .Q(tmp61_reg_11308[4]),
        .R(1'b0));
  FDRE \tmp61_reg_11308_reg[5] 
       (.C(ap_clk),
        .CE(\tmp150_reg_11398[7]_i_1_n_3 ),
        .D(tmp61_fu_7128_p2[5]),
        .Q(tmp61_reg_11308[5]),
        .R(1'b0));
  FDRE \tmp61_reg_11308_reg[6] 
       (.C(ap_clk),
        .CE(\tmp150_reg_11398[7]_i_1_n_3 ),
        .D(tmp61_fu_7128_p2[6]),
        .Q(tmp61_reg_11308[6]),
        .R(1'b0));
  FDRE \tmp61_reg_11308_reg[7] 
       (.C(ap_clk),
        .CE(\tmp150_reg_11398[7]_i_1_n_3 ),
        .D(tmp61_fu_7128_p2[7]),
        .Q(tmp61_reg_11308[7]),
        .R(1'b0));
  CARRY4 \tmp61_reg_11308_reg[7]_i_1 
       (.CI(\tmp61_reg_11308_reg[3]_i_1_n_3 ),
        .CO({\NLW_tmp61_reg_11308_reg[7]_i_1_CO_UNCONNECTED [3],\tmp61_reg_11308_reg[7]_i_1_n_4 ,\tmp61_reg_11308_reg[7]_i_1_n_5 ,\tmp61_reg_11308_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,tmp62_reg_11248[6:4]}),
        .O(tmp61_fu_7128_p2[7:4]),
        .S({\tmp61_reg_11308[7]_i_2_n_3 ,\tmp61_reg_11308[7]_i_3_n_3 ,\tmp61_reg_11308[7]_i_4_n_3 ,\tmp61_reg_11308[7]_i_5_n_3 }));
  FDRE \tmp62_reg_11248_reg[0] 
       (.C(ap_clk),
        .CE(CEP),
        .D(tmp62_fu_7058_p2[0]),
        .Q(tmp62_reg_11248[0]),
        .R(1'b0));
  FDRE \tmp62_reg_11248_reg[1] 
       (.C(ap_clk),
        .CE(CEP),
        .D(tmp62_fu_7058_p2[1]),
        .Q(tmp62_reg_11248[1]),
        .R(1'b0));
  FDRE \tmp62_reg_11248_reg[2] 
       (.C(ap_clk),
        .CE(CEP),
        .D(tmp62_fu_7058_p2[2]),
        .Q(tmp62_reg_11248[2]),
        .R(1'b0));
  FDRE \tmp62_reg_11248_reg[3] 
       (.C(ap_clk),
        .CE(CEP),
        .D(tmp62_fu_7058_p2[3]),
        .Q(tmp62_reg_11248[3]),
        .R(1'b0));
  FDRE \tmp62_reg_11248_reg[4] 
       (.C(ap_clk),
        .CE(CEP),
        .D(tmp62_fu_7058_p2[4]),
        .Q(tmp62_reg_11248[4]),
        .R(1'b0));
  FDRE \tmp62_reg_11248_reg[5] 
       (.C(ap_clk),
        .CE(CEP),
        .D(tmp62_fu_7058_p2[5]),
        .Q(tmp62_reg_11248[5]),
        .R(1'b0));
  FDRE \tmp62_reg_11248_reg[6] 
       (.C(ap_clk),
        .CE(CEP),
        .D(tmp62_fu_7058_p2[6]),
        .Q(tmp62_reg_11248[6]),
        .R(1'b0));
  FDRE \tmp62_reg_11248_reg[7] 
       (.C(ap_clk),
        .CE(CEP),
        .D(tmp62_fu_7058_p2[7]),
        .Q(tmp62_reg_11248[7]),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp69_reg_11253_reg
       (.A({b_34_q0[7],b_34_q0[7],b_34_q0[7],b_34_q0[7],b_34_q0[7],b_34_q0[7],b_34_q0[7],b_34_q0[7],b_34_q0[7],b_34_q0[7],b_34_q0[7],b_34_q0[7],b_34_q0[7],b_34_q0[7],b_34_q0[7],b_34_q0[7],b_34_q0[7],b_34_q0[7],b_34_q0[7],b_34_q0[7],b_34_q0[7],b_34_q0[7],b_34_q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp69_reg_11253_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({a_34_q0[7],a_34_q0[7],a_34_q0[7],a_34_q0[7],a_34_q0[7],a_34_q0[7],a_34_q0[7],a_34_q0[7],a_34_q0[7],a_34_q0[7],a_34_q0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp69_reg_11253_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp69_reg_11253_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp69_reg_11253_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_phi_mux_ia_0_i_i_phi_fu_5869_p41),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_phi_mux_ia_0_i_i_phi_fu_5869_p41),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(a_12_load_1_reg_104030),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp69_reg_11253_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp69_reg_11253_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_tmp69_reg_11253_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_tmp69_reg_11253_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp69_reg_11253_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({temp_68_reg_10328_reg_n_109,temp_68_reg_10328_reg_n_110,temp_68_reg_10328_reg_n_111,temp_68_reg_10328_reg_n_112,temp_68_reg_10328_reg_n_113,temp_68_reg_10328_reg_n_114,temp_68_reg_10328_reg_n_115,temp_68_reg_10328_reg_n_116,temp_68_reg_10328_reg_n_117,temp_68_reg_10328_reg_n_118,temp_68_reg_10328_reg_n_119,temp_68_reg_10328_reg_n_120,temp_68_reg_10328_reg_n_121,temp_68_reg_10328_reg_n_122,temp_68_reg_10328_reg_n_123,temp_68_reg_10328_reg_n_124,temp_68_reg_10328_reg_n_125,temp_68_reg_10328_reg_n_126,temp_68_reg_10328_reg_n_127,temp_68_reg_10328_reg_n_128,temp_68_reg_10328_reg_n_129,temp_68_reg_10328_reg_n_130,temp_68_reg_10328_reg_n_131,temp_68_reg_10328_reg_n_132,temp_68_reg_10328_reg_n_133,temp_68_reg_10328_reg_n_134,temp_68_reg_10328_reg_n_135,temp_68_reg_10328_reg_n_136,temp_68_reg_10328_reg_n_137,temp_68_reg_10328_reg_n_138,temp_68_reg_10328_reg_n_139,temp_68_reg_10328_reg_n_140,temp_68_reg_10328_reg_n_141,temp_68_reg_10328_reg_n_142,temp_68_reg_10328_reg_n_143,temp_68_reg_10328_reg_n_144,temp_68_reg_10328_reg_n_145,temp_68_reg_10328_reg_n_146,temp_68_reg_10328_reg_n_147,temp_68_reg_10328_reg_n_148,temp_68_reg_10328_reg_n_149,temp_68_reg_10328_reg_n_150,temp_68_reg_10328_reg_n_151,temp_68_reg_10328_reg_n_152,temp_68_reg_10328_reg_n_153,temp_68_reg_10328_reg_n_154,temp_68_reg_10328_reg_n_155,temp_68_reg_10328_reg_n_156}),
        .PCOUT({tmp69_reg_11253_reg_n_109,tmp69_reg_11253_reg_n_110,tmp69_reg_11253_reg_n_111,tmp69_reg_11253_reg_n_112,tmp69_reg_11253_reg_n_113,tmp69_reg_11253_reg_n_114,tmp69_reg_11253_reg_n_115,tmp69_reg_11253_reg_n_116,tmp69_reg_11253_reg_n_117,tmp69_reg_11253_reg_n_118,tmp69_reg_11253_reg_n_119,tmp69_reg_11253_reg_n_120,tmp69_reg_11253_reg_n_121,tmp69_reg_11253_reg_n_122,tmp69_reg_11253_reg_n_123,tmp69_reg_11253_reg_n_124,tmp69_reg_11253_reg_n_125,tmp69_reg_11253_reg_n_126,tmp69_reg_11253_reg_n_127,tmp69_reg_11253_reg_n_128,tmp69_reg_11253_reg_n_129,tmp69_reg_11253_reg_n_130,tmp69_reg_11253_reg_n_131,tmp69_reg_11253_reg_n_132,tmp69_reg_11253_reg_n_133,tmp69_reg_11253_reg_n_134,tmp69_reg_11253_reg_n_135,tmp69_reg_11253_reg_n_136,tmp69_reg_11253_reg_n_137,tmp69_reg_11253_reg_n_138,tmp69_reg_11253_reg_n_139,tmp69_reg_11253_reg_n_140,tmp69_reg_11253_reg_n_141,tmp69_reg_11253_reg_n_142,tmp69_reg_11253_reg_n_143,tmp69_reg_11253_reg_n_144,tmp69_reg_11253_reg_n_145,tmp69_reg_11253_reg_n_146,tmp69_reg_11253_reg_n_147,tmp69_reg_11253_reg_n_148,tmp69_reg_11253_reg_n_149,tmp69_reg_11253_reg_n_150,tmp69_reg_11253_reg_n_151,tmp69_reg_11253_reg_n_152,tmp69_reg_11253_reg_n_153,tmp69_reg_11253_reg_n_154,tmp69_reg_11253_reg_n_155,tmp69_reg_11253_reg_n_156}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp69_reg_11253_reg_UNDERFLOW_UNCONNECTED));
  FDRE \tmp71_reg_11313_reg[0] 
       (.C(ap_clk),
        .CE(\tmp150_reg_11398[7]_i_1_n_3 ),
        .D(tmp71_fu_7133_p2[0]),
        .Q(tmp71_reg_11313[0]),
        .R(1'b0));
  FDRE \tmp71_reg_11313_reg[1] 
       (.C(ap_clk),
        .CE(\tmp150_reg_11398[7]_i_1_n_3 ),
        .D(tmp71_fu_7133_p2[1]),
        .Q(tmp71_reg_11313[1]),
        .R(1'b0));
  FDRE \tmp71_reg_11313_reg[2] 
       (.C(ap_clk),
        .CE(\tmp150_reg_11398[7]_i_1_n_3 ),
        .D(tmp71_fu_7133_p2[2]),
        .Q(tmp71_reg_11313[2]),
        .R(1'b0));
  FDRE \tmp71_reg_11313_reg[3] 
       (.C(ap_clk),
        .CE(\tmp150_reg_11398[7]_i_1_n_3 ),
        .D(tmp71_fu_7133_p2[3]),
        .Q(tmp71_reg_11313[3]),
        .R(1'b0));
  FDRE \tmp71_reg_11313_reg[4] 
       (.C(ap_clk),
        .CE(\tmp150_reg_11398[7]_i_1_n_3 ),
        .D(tmp71_fu_7133_p2[4]),
        .Q(tmp71_reg_11313[4]),
        .R(1'b0));
  FDRE \tmp71_reg_11313_reg[5] 
       (.C(ap_clk),
        .CE(\tmp150_reg_11398[7]_i_1_n_3 ),
        .D(tmp71_fu_7133_p2[5]),
        .Q(tmp71_reg_11313[5]),
        .R(1'b0));
  FDRE \tmp71_reg_11313_reg[6] 
       (.C(ap_clk),
        .CE(\tmp150_reg_11398[7]_i_1_n_3 ),
        .D(tmp71_fu_7133_p2[6]),
        .Q(tmp71_reg_11313[6]),
        .R(1'b0));
  FDRE \tmp71_reg_11313_reg[7] 
       (.C(ap_clk),
        .CE(\tmp150_reg_11398[7]_i_1_n_3 ),
        .D(tmp71_fu_7133_p2[7]),
        .Q(tmp71_reg_11313[7]),
        .R(1'b0));
  FDRE \tmp75_reg_11318_reg[0] 
       (.C(ap_clk),
        .CE(\tmp150_reg_11398[7]_i_1_n_3 ),
        .D(tmp75_fu_7137_p2[0]),
        .Q(tmp75_reg_11318[0]),
        .R(1'b0));
  FDRE \tmp75_reg_11318_reg[1] 
       (.C(ap_clk),
        .CE(\tmp150_reg_11398[7]_i_1_n_3 ),
        .D(tmp75_fu_7137_p2[1]),
        .Q(tmp75_reg_11318[1]),
        .R(1'b0));
  FDRE \tmp75_reg_11318_reg[2] 
       (.C(ap_clk),
        .CE(\tmp150_reg_11398[7]_i_1_n_3 ),
        .D(tmp75_fu_7137_p2[2]),
        .Q(tmp75_reg_11318[2]),
        .R(1'b0));
  FDRE \tmp75_reg_11318_reg[3] 
       (.C(ap_clk),
        .CE(\tmp150_reg_11398[7]_i_1_n_3 ),
        .D(tmp75_fu_7137_p2[3]),
        .Q(tmp75_reg_11318[3]),
        .R(1'b0));
  FDRE \tmp75_reg_11318_reg[4] 
       (.C(ap_clk),
        .CE(\tmp150_reg_11398[7]_i_1_n_3 ),
        .D(tmp75_fu_7137_p2[4]),
        .Q(tmp75_reg_11318[4]),
        .R(1'b0));
  FDRE \tmp75_reg_11318_reg[5] 
       (.C(ap_clk),
        .CE(\tmp150_reg_11398[7]_i_1_n_3 ),
        .D(tmp75_fu_7137_p2[5]),
        .Q(tmp75_reg_11318[5]),
        .R(1'b0));
  FDRE \tmp75_reg_11318_reg[6] 
       (.C(ap_clk),
        .CE(\tmp150_reg_11398[7]_i_1_n_3 ),
        .D(tmp75_fu_7137_p2[6]),
        .Q(tmp75_reg_11318[6]),
        .R(1'b0));
  FDRE \tmp75_reg_11318_reg[7] 
       (.C(ap_clk),
        .CE(\tmp150_reg_11398[7]_i_1_n_3 ),
        .D(tmp75_fu_7137_p2[7]),
        .Q(tmp75_reg_11318[7]),
        .R(1'b0));
  (* HLUTNM = "lutpair24" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp80_reg_11418[3]_i_2 
       (.I0(\tmp80_reg_11418_reg[7]_i_12_n_8 ),
        .I1(\tmp80_reg_11418_reg[7]_i_13_n_8 ),
        .I2(tmp115_fu_7248_p2[2]),
        .O(\tmp80_reg_11418[3]_i_2_n_3 ));
  (* HLUTNM = "lutpair23" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp80_reg_11418[3]_i_3 
       (.I0(\tmp80_reg_11418_reg[7]_i_12_n_9 ),
        .I1(\tmp80_reg_11418_reg[7]_i_13_n_9 ),
        .I2(tmp115_fu_7248_p2[1]),
        .O(\tmp80_reg_11418[3]_i_3_n_3 ));
  (* HLUTNM = "lutpair22" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp80_reg_11418[3]_i_4 
       (.I0(\tmp80_reg_11418_reg[7]_i_12_n_10 ),
        .I1(\tmp80_reg_11418_reg[7]_i_13_n_10 ),
        .I2(tmp115_fu_7248_p2[0]),
        .O(\tmp80_reg_11418[3]_i_4_n_3 ));
  (* HLUTNM = "lutpair25" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp80_reg_11418[3]_i_5 
       (.I0(\tmp80_reg_11418_reg[7]_i_12_n_7 ),
        .I1(\tmp80_reg_11418_reg[7]_i_13_n_7 ),
        .I2(tmp115_fu_7248_p2[3]),
        .I3(\tmp80_reg_11418[3]_i_2_n_3 ),
        .O(\tmp80_reg_11418[3]_i_5_n_3 ));
  (* HLUTNM = "lutpair24" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp80_reg_11418[3]_i_6 
       (.I0(\tmp80_reg_11418_reg[7]_i_12_n_8 ),
        .I1(\tmp80_reg_11418_reg[7]_i_13_n_8 ),
        .I2(tmp115_fu_7248_p2[2]),
        .I3(\tmp80_reg_11418[3]_i_3_n_3 ),
        .O(\tmp80_reg_11418[3]_i_6_n_3 ));
  (* HLUTNM = "lutpair23" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp80_reg_11418[3]_i_7 
       (.I0(\tmp80_reg_11418_reg[7]_i_12_n_9 ),
        .I1(\tmp80_reg_11418_reg[7]_i_13_n_9 ),
        .I2(tmp115_fu_7248_p2[1]),
        .I3(\tmp80_reg_11418[3]_i_4_n_3 ),
        .O(\tmp80_reg_11418[3]_i_7_n_3 ));
  (* HLUTNM = "lutpair22" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \tmp80_reg_11418[3]_i_8 
       (.I0(\tmp80_reg_11418_reg[7]_i_12_n_10 ),
        .I1(\tmp80_reg_11418_reg[7]_i_13_n_10 ),
        .I2(tmp115_fu_7248_p2[0]),
        .O(\tmp80_reg_11418[3]_i_8_n_3 ));
  (* HLUTNM = "lutpair21" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp80_reg_11418[7]_i_15 
       (.I0(tmp106_fu_7239_p2[5]),
        .I1(tmp111_reg_11353[5]),
        .I2(tmp96_reg_11333[5]),
        .O(\tmp80_reg_11418[7]_i_15_n_3 ));
  (* HLUTNM = "lutpair20" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp80_reg_11418[7]_i_16 
       (.I0(tmp106_fu_7239_p2[4]),
        .I1(tmp111_reg_11353[4]),
        .I2(tmp96_reg_11333[4]),
        .O(\tmp80_reg_11418[7]_i_16_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp80_reg_11418[7]_i_17 
       (.I0(tmp106_fu_7239_p2[3]),
        .I1(tmp111_reg_11353[3]),
        .I2(tmp96_reg_11333[3]),
        .O(\tmp80_reg_11418[7]_i_17_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \tmp80_reg_11418[7]_i_18 
       (.I0(tmp96_reg_11333[6]),
        .I1(tmp111_reg_11353[6]),
        .I2(tmp106_fu_7239_p2[6]),
        .I3(tmp111_reg_11353[7]),
        .I4(tmp106_fu_7239_p2[7]),
        .I5(tmp96_reg_11333[7]),
        .O(\tmp80_reg_11418[7]_i_18_n_3 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp80_reg_11418[7]_i_19 
       (.I0(\tmp80_reg_11418[7]_i_15_n_3 ),
        .I1(tmp111_reg_11353[6]),
        .I2(tmp106_fu_7239_p2[6]),
        .I3(tmp96_reg_11333[6]),
        .O(\tmp80_reg_11418[7]_i_19_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp80_reg_11418[7]_i_2 
       (.I0(\tmp80_reg_11418_reg[7]_i_9_n_9 ),
        .I1(\tmp80_reg_11418_reg[7]_i_10_n_9 ),
        .I2(tmp115_fu_7248_p2[5]),
        .O(\tmp80_reg_11418[7]_i_2_n_3 ));
  (* HLUTNM = "lutpair21" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp80_reg_11418[7]_i_20 
       (.I0(tmp106_fu_7239_p2[5]),
        .I1(tmp111_reg_11353[5]),
        .I2(tmp96_reg_11333[5]),
        .I3(\tmp80_reg_11418[7]_i_16_n_3 ),
        .O(\tmp80_reg_11418[7]_i_20_n_3 ));
  (* HLUTNM = "lutpair20" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp80_reg_11418[7]_i_21 
       (.I0(tmp106_fu_7239_p2[4]),
        .I1(tmp111_reg_11353[4]),
        .I2(tmp96_reg_11333[4]),
        .I3(\tmp80_reg_11418[7]_i_17_n_3 ),
        .O(\tmp80_reg_11418[7]_i_21_n_3 ));
  (* HLUTNM = "lutpair18" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp80_reg_11418[7]_i_22 
       (.I0(tmp92_reg_11328[5]),
        .I1(tmp102_reg_11338[5]),
        .I2(tmp82_reg_11323[5]),
        .O(\tmp80_reg_11418[7]_i_22_n_3 ));
  (* HLUTNM = "lutpair17" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp80_reg_11418[7]_i_23 
       (.I0(tmp92_reg_11328[4]),
        .I1(tmp102_reg_11338[4]),
        .I2(tmp82_reg_11323[4]),
        .O(\tmp80_reg_11418[7]_i_23_n_3 ));
  (* HLUTNM = "lutpair16" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp80_reg_11418[7]_i_24 
       (.I0(tmp92_reg_11328[3]),
        .I1(tmp102_reg_11338[3]),
        .I2(tmp82_reg_11323[3]),
        .O(\tmp80_reg_11418[7]_i_24_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \tmp80_reg_11418[7]_i_25 
       (.I0(tmp82_reg_11323[6]),
        .I1(tmp102_reg_11338[6]),
        .I2(tmp92_reg_11328[6]),
        .I3(tmp102_reg_11338[7]),
        .I4(tmp92_reg_11328[7]),
        .I5(tmp82_reg_11323[7]),
        .O(\tmp80_reg_11418[7]_i_25_n_3 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp80_reg_11418[7]_i_26 
       (.I0(\tmp80_reg_11418[7]_i_22_n_3 ),
        .I1(tmp102_reg_11338[6]),
        .I2(tmp92_reg_11328[6]),
        .I3(tmp82_reg_11323[6]),
        .O(\tmp80_reg_11418[7]_i_26_n_3 ));
  (* HLUTNM = "lutpair18" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp80_reg_11418[7]_i_27 
       (.I0(tmp92_reg_11328[5]),
        .I1(tmp102_reg_11338[5]),
        .I2(tmp82_reg_11323[5]),
        .I3(\tmp80_reg_11418[7]_i_23_n_3 ),
        .O(\tmp80_reg_11418[7]_i_27_n_3 ));
  (* HLUTNM = "lutpair17" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp80_reg_11418[7]_i_28 
       (.I0(tmp92_reg_11328[4]),
        .I1(tmp102_reg_11338[4]),
        .I2(tmp82_reg_11323[4]),
        .I3(\tmp80_reg_11418[7]_i_24_n_3 ),
        .O(\tmp80_reg_11418[7]_i_28_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp80_reg_11418[7]_i_29 
       (.I0(tmp116_reg_11358_reg_n_101),
        .I1(tmp117_reg_11363_reg_n_101),
        .O(\tmp80_reg_11418[7]_i_29_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp80_reg_11418[7]_i_3 
       (.I0(\tmp80_reg_11418_reg[7]_i_9_n_10 ),
        .I1(\tmp80_reg_11418_reg[7]_i_10_n_10 ),
        .I2(tmp115_fu_7248_p2[4]),
        .O(\tmp80_reg_11418[7]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp80_reg_11418[7]_i_30 
       (.I0(tmp116_reg_11358_reg_n_102),
        .I1(tmp117_reg_11363_reg_n_102),
        .O(\tmp80_reg_11418[7]_i_30_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp80_reg_11418[7]_i_31 
       (.I0(tmp116_reg_11358_reg_n_103),
        .I1(tmp117_reg_11363_reg_n_103),
        .O(\tmp80_reg_11418[7]_i_31_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp80_reg_11418[7]_i_32 
       (.I0(tmp116_reg_11358_reg_n_104),
        .I1(tmp117_reg_11363_reg_n_104),
        .O(\tmp80_reg_11418[7]_i_32_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp80_reg_11418[7]_i_33 
       (.I0(tmp106_fu_7239_p2[2]),
        .I1(tmp111_reg_11353[2]),
        .I2(tmp96_reg_11333[2]),
        .O(\tmp80_reg_11418[7]_i_33_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp80_reg_11418[7]_i_34 
       (.I0(tmp106_fu_7239_p2[1]),
        .I1(tmp111_reg_11353[1]),
        .I2(tmp96_reg_11333[1]),
        .O(\tmp80_reg_11418[7]_i_34_n_3 ));
  (* HLUTNM = "lutpair19" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp80_reg_11418[7]_i_35 
       (.I0(tmp106_fu_7239_p2[0]),
        .I1(tmp111_reg_11353[0]),
        .I2(tmp96_reg_11333[0]),
        .O(\tmp80_reg_11418[7]_i_35_n_3 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp80_reg_11418[7]_i_36 
       (.I0(tmp106_fu_7239_p2[3]),
        .I1(tmp111_reg_11353[3]),
        .I2(tmp96_reg_11333[3]),
        .I3(\tmp80_reg_11418[7]_i_33_n_3 ),
        .O(\tmp80_reg_11418[7]_i_36_n_3 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp80_reg_11418[7]_i_37 
       (.I0(tmp106_fu_7239_p2[2]),
        .I1(tmp111_reg_11353[2]),
        .I2(tmp96_reg_11333[2]),
        .I3(\tmp80_reg_11418[7]_i_34_n_3 ),
        .O(\tmp80_reg_11418[7]_i_37_n_3 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp80_reg_11418[7]_i_38 
       (.I0(tmp106_fu_7239_p2[1]),
        .I1(tmp111_reg_11353[1]),
        .I2(tmp96_reg_11333[1]),
        .I3(\tmp80_reg_11418[7]_i_35_n_3 ),
        .O(\tmp80_reg_11418[7]_i_38_n_3 ));
  (* HLUTNM = "lutpair19" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \tmp80_reg_11418[7]_i_39 
       (.I0(tmp106_fu_7239_p2[0]),
        .I1(tmp111_reg_11353[0]),
        .I2(tmp96_reg_11333[0]),
        .O(\tmp80_reg_11418[7]_i_39_n_3 ));
  (* HLUTNM = "lutpair25" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp80_reg_11418[7]_i_4 
       (.I0(\tmp80_reg_11418_reg[7]_i_12_n_7 ),
        .I1(\tmp80_reg_11418_reg[7]_i_13_n_7 ),
        .I2(tmp115_fu_7248_p2[3]),
        .O(\tmp80_reg_11418[7]_i_4_n_3 ));
  (* HLUTNM = "lutpair15" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp80_reg_11418[7]_i_40 
       (.I0(tmp92_reg_11328[2]),
        .I1(tmp102_reg_11338[2]),
        .I2(tmp82_reg_11323[2]),
        .O(\tmp80_reg_11418[7]_i_40_n_3 ));
  (* HLUTNM = "lutpair14" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp80_reg_11418[7]_i_41 
       (.I0(tmp92_reg_11328[1]),
        .I1(tmp102_reg_11338[1]),
        .I2(tmp82_reg_11323[1]),
        .O(\tmp80_reg_11418[7]_i_41_n_3 ));
  (* HLUTNM = "lutpair13" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp80_reg_11418[7]_i_42 
       (.I0(tmp92_reg_11328[0]),
        .I1(tmp102_reg_11338[0]),
        .I2(tmp82_reg_11323[0]),
        .O(\tmp80_reg_11418[7]_i_42_n_3 ));
  (* HLUTNM = "lutpair16" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp80_reg_11418[7]_i_43 
       (.I0(tmp92_reg_11328[3]),
        .I1(tmp102_reg_11338[3]),
        .I2(tmp82_reg_11323[3]),
        .I3(\tmp80_reg_11418[7]_i_40_n_3 ),
        .O(\tmp80_reg_11418[7]_i_43_n_3 ));
  (* HLUTNM = "lutpair15" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp80_reg_11418[7]_i_44 
       (.I0(tmp92_reg_11328[2]),
        .I1(tmp102_reg_11338[2]),
        .I2(tmp82_reg_11323[2]),
        .I3(\tmp80_reg_11418[7]_i_41_n_3 ),
        .O(\tmp80_reg_11418[7]_i_44_n_3 ));
  (* HLUTNM = "lutpair14" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp80_reg_11418[7]_i_45 
       (.I0(tmp92_reg_11328[1]),
        .I1(tmp102_reg_11338[1]),
        .I2(tmp82_reg_11323[1]),
        .I3(\tmp80_reg_11418[7]_i_42_n_3 ),
        .O(\tmp80_reg_11418[7]_i_45_n_3 ));
  (* HLUTNM = "lutpair13" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \tmp80_reg_11418[7]_i_46 
       (.I0(tmp92_reg_11328[0]),
        .I1(tmp102_reg_11338[0]),
        .I2(tmp82_reg_11323[0]),
        .O(\tmp80_reg_11418[7]_i_46_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp80_reg_11418[7]_i_47 
       (.I0(tmp116_reg_11358_reg_n_105),
        .I1(tmp117_reg_11363_reg_n_105),
        .O(\tmp80_reg_11418[7]_i_47_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp80_reg_11418[7]_i_48 
       (.I0(tmp116_reg_11358_reg_n_106),
        .I1(tmp117_reg_11363_reg_n_106),
        .O(\tmp80_reg_11418[7]_i_48_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp80_reg_11418[7]_i_49 
       (.I0(tmp116_reg_11358_reg_n_107),
        .I1(tmp117_reg_11363_reg_n_107),
        .O(\tmp80_reg_11418[7]_i_49_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \tmp80_reg_11418[7]_i_5 
       (.I0(tmp115_fu_7248_p2[6]),
        .I1(\tmp80_reg_11418_reg[7]_i_10_n_8 ),
        .I2(\tmp80_reg_11418_reg[7]_i_9_n_8 ),
        .I3(\tmp80_reg_11418_reg[7]_i_10_n_7 ),
        .I4(\tmp80_reg_11418_reg[7]_i_9_n_7 ),
        .I5(tmp115_fu_7248_p2[7]),
        .O(\tmp80_reg_11418[7]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp80_reg_11418[7]_i_50 
       (.I0(tmp116_reg_11358_reg_n_108),
        .I1(tmp117_reg_11363_reg_n_108),
        .O(\tmp80_reg_11418[7]_i_50_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp80_reg_11418[7]_i_53 
       (.I0(tmp107_reg_11343_reg_n_101),
        .I1(tmp108_reg_11348_reg_n_101),
        .O(\tmp80_reg_11418[7]_i_53_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp80_reg_11418[7]_i_54 
       (.I0(tmp107_reg_11343_reg_n_102),
        .I1(tmp108_reg_11348_reg_n_102),
        .O(\tmp80_reg_11418[7]_i_54_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp80_reg_11418[7]_i_55 
       (.I0(tmp107_reg_11343_reg_n_103),
        .I1(tmp108_reg_11348_reg_n_103),
        .O(\tmp80_reg_11418[7]_i_55_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp80_reg_11418[7]_i_56 
       (.I0(tmp107_reg_11343_reg_n_104),
        .I1(tmp108_reg_11348_reg_n_104),
        .O(\tmp80_reg_11418[7]_i_56_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp80_reg_11418[7]_i_57 
       (.I0(tmp107_reg_11343_reg_n_105),
        .I1(tmp108_reg_11348_reg_n_105),
        .O(\tmp80_reg_11418[7]_i_57_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp80_reg_11418[7]_i_58 
       (.I0(tmp107_reg_11343_reg_n_106),
        .I1(tmp108_reg_11348_reg_n_106),
        .O(\tmp80_reg_11418[7]_i_58_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp80_reg_11418[7]_i_59 
       (.I0(tmp107_reg_11343_reg_n_107),
        .I1(tmp108_reg_11348_reg_n_107),
        .O(\tmp80_reg_11418[7]_i_59_n_3 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp80_reg_11418[7]_i_6 
       (.I0(\tmp80_reg_11418[7]_i_2_n_3 ),
        .I1(\tmp80_reg_11418_reg[7]_i_10_n_8 ),
        .I2(\tmp80_reg_11418_reg[7]_i_9_n_8 ),
        .I3(tmp115_fu_7248_p2[6]),
        .O(\tmp80_reg_11418[7]_i_6_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp80_reg_11418[7]_i_60 
       (.I0(tmp107_reg_11343_reg_n_108),
        .I1(tmp108_reg_11348_reg_n_108),
        .O(\tmp80_reg_11418[7]_i_60_n_3 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp80_reg_11418[7]_i_7 
       (.I0(\tmp80_reg_11418_reg[7]_i_9_n_9 ),
        .I1(\tmp80_reg_11418_reg[7]_i_10_n_9 ),
        .I2(tmp115_fu_7248_p2[5]),
        .I3(\tmp80_reg_11418[7]_i_3_n_3 ),
        .O(\tmp80_reg_11418[7]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp80_reg_11418[7]_i_8 
       (.I0(\tmp80_reg_11418_reg[7]_i_9_n_10 ),
        .I1(\tmp80_reg_11418_reg[7]_i_10_n_10 ),
        .I2(tmp115_fu_7248_p2[4]),
        .I3(\tmp80_reg_11418[7]_i_4_n_3 ),
        .O(\tmp80_reg_11418[7]_i_8_n_3 ));
  FDRE \tmp80_reg_11418_reg[0] 
       (.C(ap_clk),
        .CE(\tmp119_reg_11423[7]_i_1_n_3 ),
        .D(tmp80_fu_7263_p2[0]),
        .Q(tmp80_reg_11418[0]),
        .R(1'b0));
  FDRE \tmp80_reg_11418_reg[1] 
       (.C(ap_clk),
        .CE(\tmp119_reg_11423[7]_i_1_n_3 ),
        .D(tmp80_fu_7263_p2[1]),
        .Q(tmp80_reg_11418[1]),
        .R(1'b0));
  FDRE \tmp80_reg_11418_reg[2] 
       (.C(ap_clk),
        .CE(\tmp119_reg_11423[7]_i_1_n_3 ),
        .D(tmp80_fu_7263_p2[2]),
        .Q(tmp80_reg_11418[2]),
        .R(1'b0));
  FDRE \tmp80_reg_11418_reg[3] 
       (.C(ap_clk),
        .CE(\tmp119_reg_11423[7]_i_1_n_3 ),
        .D(tmp80_fu_7263_p2[3]),
        .Q(tmp80_reg_11418[3]),
        .R(1'b0));
  CARRY4 \tmp80_reg_11418_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\tmp80_reg_11418_reg[3]_i_1_n_3 ,\tmp80_reg_11418_reg[3]_i_1_n_4 ,\tmp80_reg_11418_reg[3]_i_1_n_5 ,\tmp80_reg_11418_reg[3]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\tmp80_reg_11418[3]_i_2_n_3 ,\tmp80_reg_11418[3]_i_3_n_3 ,\tmp80_reg_11418[3]_i_4_n_3 ,1'b0}),
        .O(tmp80_fu_7263_p2[3:0]),
        .S({\tmp80_reg_11418[3]_i_5_n_3 ,\tmp80_reg_11418[3]_i_6_n_3 ,\tmp80_reg_11418[3]_i_7_n_3 ,\tmp80_reg_11418[3]_i_8_n_3 }));
  FDRE \tmp80_reg_11418_reg[4] 
       (.C(ap_clk),
        .CE(\tmp119_reg_11423[7]_i_1_n_3 ),
        .D(tmp80_fu_7263_p2[4]),
        .Q(tmp80_reg_11418[4]),
        .R(1'b0));
  FDRE \tmp80_reg_11418_reg[5] 
       (.C(ap_clk),
        .CE(\tmp119_reg_11423[7]_i_1_n_3 ),
        .D(tmp80_fu_7263_p2[5]),
        .Q(tmp80_reg_11418[5]),
        .R(1'b0));
  FDRE \tmp80_reg_11418_reg[6] 
       (.C(ap_clk),
        .CE(\tmp119_reg_11423[7]_i_1_n_3 ),
        .D(tmp80_fu_7263_p2[6]),
        .Q(tmp80_reg_11418[6]),
        .R(1'b0));
  FDRE \tmp80_reg_11418_reg[7] 
       (.C(ap_clk),
        .CE(\tmp119_reg_11423[7]_i_1_n_3 ),
        .D(tmp80_fu_7263_p2[7]),
        .Q(tmp80_reg_11418[7]),
        .R(1'b0));
  CARRY4 \tmp80_reg_11418_reg[7]_i_1 
       (.CI(\tmp80_reg_11418_reg[3]_i_1_n_3 ),
        .CO({\NLW_tmp80_reg_11418_reg[7]_i_1_CO_UNCONNECTED [3],\tmp80_reg_11418_reg[7]_i_1_n_4 ,\tmp80_reg_11418_reg[7]_i_1_n_5 ,\tmp80_reg_11418_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,\tmp80_reg_11418[7]_i_2_n_3 ,\tmp80_reg_11418[7]_i_3_n_3 ,\tmp80_reg_11418[7]_i_4_n_3 }),
        .O(tmp80_fu_7263_p2[7:4]),
        .S({\tmp80_reg_11418[7]_i_5_n_3 ,\tmp80_reg_11418[7]_i_6_n_3 ,\tmp80_reg_11418[7]_i_7_n_3 ,\tmp80_reg_11418[7]_i_8_n_3 }));
  CARRY4 \tmp80_reg_11418_reg[7]_i_10 
       (.CI(\tmp80_reg_11418_reg[7]_i_13_n_3 ),
        .CO({\NLW_tmp80_reg_11418_reg[7]_i_10_CO_UNCONNECTED [3],\tmp80_reg_11418_reg[7]_i_10_n_4 ,\tmp80_reg_11418_reg[7]_i_10_n_5 ,\tmp80_reg_11418_reg[7]_i_10_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,\tmp80_reg_11418[7]_i_22_n_3 ,\tmp80_reg_11418[7]_i_23_n_3 ,\tmp80_reg_11418[7]_i_24_n_3 }),
        .O({\tmp80_reg_11418_reg[7]_i_10_n_7 ,\tmp80_reg_11418_reg[7]_i_10_n_8 ,\tmp80_reg_11418_reg[7]_i_10_n_9 ,\tmp80_reg_11418_reg[7]_i_10_n_10 }),
        .S({\tmp80_reg_11418[7]_i_25_n_3 ,\tmp80_reg_11418[7]_i_26_n_3 ,\tmp80_reg_11418[7]_i_27_n_3 ,\tmp80_reg_11418[7]_i_28_n_3 }));
  CARRY4 \tmp80_reg_11418_reg[7]_i_11 
       (.CI(\tmp80_reg_11418_reg[7]_i_14_n_3 ),
        .CO({\NLW_tmp80_reg_11418_reg[7]_i_11_CO_UNCONNECTED [3],\tmp80_reg_11418_reg[7]_i_11_n_4 ,\tmp80_reg_11418_reg[7]_i_11_n_5 ,\tmp80_reg_11418_reg[7]_i_11_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,tmp116_reg_11358_reg_n_102,tmp116_reg_11358_reg_n_103,tmp116_reg_11358_reg_n_104}),
        .O(tmp115_fu_7248_p2[7:4]),
        .S({\tmp80_reg_11418[7]_i_29_n_3 ,\tmp80_reg_11418[7]_i_30_n_3 ,\tmp80_reg_11418[7]_i_31_n_3 ,\tmp80_reg_11418[7]_i_32_n_3 }));
  CARRY4 \tmp80_reg_11418_reg[7]_i_12 
       (.CI(1'b0),
        .CO({\tmp80_reg_11418_reg[7]_i_12_n_3 ,\tmp80_reg_11418_reg[7]_i_12_n_4 ,\tmp80_reg_11418_reg[7]_i_12_n_5 ,\tmp80_reg_11418_reg[7]_i_12_n_6 }),
        .CYINIT(1'b0),
        .DI({\tmp80_reg_11418[7]_i_33_n_3 ,\tmp80_reg_11418[7]_i_34_n_3 ,\tmp80_reg_11418[7]_i_35_n_3 ,1'b0}),
        .O({\tmp80_reg_11418_reg[7]_i_12_n_7 ,\tmp80_reg_11418_reg[7]_i_12_n_8 ,\tmp80_reg_11418_reg[7]_i_12_n_9 ,\tmp80_reg_11418_reg[7]_i_12_n_10 }),
        .S({\tmp80_reg_11418[7]_i_36_n_3 ,\tmp80_reg_11418[7]_i_37_n_3 ,\tmp80_reg_11418[7]_i_38_n_3 ,\tmp80_reg_11418[7]_i_39_n_3 }));
  CARRY4 \tmp80_reg_11418_reg[7]_i_13 
       (.CI(1'b0),
        .CO({\tmp80_reg_11418_reg[7]_i_13_n_3 ,\tmp80_reg_11418_reg[7]_i_13_n_4 ,\tmp80_reg_11418_reg[7]_i_13_n_5 ,\tmp80_reg_11418_reg[7]_i_13_n_6 }),
        .CYINIT(1'b0),
        .DI({\tmp80_reg_11418[7]_i_40_n_3 ,\tmp80_reg_11418[7]_i_41_n_3 ,\tmp80_reg_11418[7]_i_42_n_3 ,1'b0}),
        .O({\tmp80_reg_11418_reg[7]_i_13_n_7 ,\tmp80_reg_11418_reg[7]_i_13_n_8 ,\tmp80_reg_11418_reg[7]_i_13_n_9 ,\tmp80_reg_11418_reg[7]_i_13_n_10 }),
        .S({\tmp80_reg_11418[7]_i_43_n_3 ,\tmp80_reg_11418[7]_i_44_n_3 ,\tmp80_reg_11418[7]_i_45_n_3 ,\tmp80_reg_11418[7]_i_46_n_3 }));
  CARRY4 \tmp80_reg_11418_reg[7]_i_14 
       (.CI(1'b0),
        .CO({\tmp80_reg_11418_reg[7]_i_14_n_3 ,\tmp80_reg_11418_reg[7]_i_14_n_4 ,\tmp80_reg_11418_reg[7]_i_14_n_5 ,\tmp80_reg_11418_reg[7]_i_14_n_6 }),
        .CYINIT(1'b0),
        .DI({tmp116_reg_11358_reg_n_105,tmp116_reg_11358_reg_n_106,tmp116_reg_11358_reg_n_107,tmp116_reg_11358_reg_n_108}),
        .O(tmp115_fu_7248_p2[3:0]),
        .S({\tmp80_reg_11418[7]_i_47_n_3 ,\tmp80_reg_11418[7]_i_48_n_3 ,\tmp80_reg_11418[7]_i_49_n_3 ,\tmp80_reg_11418[7]_i_50_n_3 }));
  CARRY4 \tmp80_reg_11418_reg[7]_i_51 
       (.CI(\tmp80_reg_11418_reg[7]_i_52_n_3 ),
        .CO({\NLW_tmp80_reg_11418_reg[7]_i_51_CO_UNCONNECTED [3],\tmp80_reg_11418_reg[7]_i_51_n_4 ,\tmp80_reg_11418_reg[7]_i_51_n_5 ,\tmp80_reg_11418_reg[7]_i_51_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,tmp107_reg_11343_reg_n_102,tmp107_reg_11343_reg_n_103,tmp107_reg_11343_reg_n_104}),
        .O(tmp106_fu_7239_p2[7:4]),
        .S({\tmp80_reg_11418[7]_i_53_n_3 ,\tmp80_reg_11418[7]_i_54_n_3 ,\tmp80_reg_11418[7]_i_55_n_3 ,\tmp80_reg_11418[7]_i_56_n_3 }));
  CARRY4 \tmp80_reg_11418_reg[7]_i_52 
       (.CI(1'b0),
        .CO({\tmp80_reg_11418_reg[7]_i_52_n_3 ,\tmp80_reg_11418_reg[7]_i_52_n_4 ,\tmp80_reg_11418_reg[7]_i_52_n_5 ,\tmp80_reg_11418_reg[7]_i_52_n_6 }),
        .CYINIT(1'b0),
        .DI({tmp107_reg_11343_reg_n_105,tmp107_reg_11343_reg_n_106,tmp107_reg_11343_reg_n_107,tmp107_reg_11343_reg_n_108}),
        .O(tmp106_fu_7239_p2[3:0]),
        .S({\tmp80_reg_11418[7]_i_57_n_3 ,\tmp80_reg_11418[7]_i_58_n_3 ,\tmp80_reg_11418[7]_i_59_n_3 ,\tmp80_reg_11418[7]_i_60_n_3 }));
  CARRY4 \tmp80_reg_11418_reg[7]_i_9 
       (.CI(\tmp80_reg_11418_reg[7]_i_12_n_3 ),
        .CO({\NLW_tmp80_reg_11418_reg[7]_i_9_CO_UNCONNECTED [3],\tmp80_reg_11418_reg[7]_i_9_n_4 ,\tmp80_reg_11418_reg[7]_i_9_n_5 ,\tmp80_reg_11418_reg[7]_i_9_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,\tmp80_reg_11418[7]_i_15_n_3 ,\tmp80_reg_11418[7]_i_16_n_3 ,\tmp80_reg_11418[7]_i_17_n_3 }),
        .O({\tmp80_reg_11418_reg[7]_i_9_n_7 ,\tmp80_reg_11418_reg[7]_i_9_n_8 ,\tmp80_reg_11418_reg[7]_i_9_n_9 ,\tmp80_reg_11418_reg[7]_i_9_n_10 }),
        .S({\tmp80_reg_11418[7]_i_18_n_3 ,\tmp80_reg_11418[7]_i_19_n_3 ,\tmp80_reg_11418[7]_i_20_n_3 ,\tmp80_reg_11418[7]_i_21_n_3 }));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp82_reg_11323[3]_i_2 
       (.I0(tmp83_reg_11258[3]),
        .I1(tmp87_fu_7141_p2[3]),
        .O(\tmp82_reg_11323[3]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp82_reg_11323[3]_i_3 
       (.I0(tmp83_reg_11258[2]),
        .I1(tmp87_fu_7141_p2[2]),
        .O(\tmp82_reg_11323[3]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp82_reg_11323[3]_i_4 
       (.I0(tmp83_reg_11258[1]),
        .I1(tmp87_fu_7141_p2[1]),
        .O(\tmp82_reg_11323[3]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp82_reg_11323[3]_i_5 
       (.I0(tmp83_reg_11258[0]),
        .I1(tmp87_fu_7141_p2[0]),
        .O(\tmp82_reg_11323[3]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp82_reg_11323[7]_i_2 
       (.I0(tmp83_reg_11258[7]),
        .I1(tmp87_fu_7141_p2[7]),
        .O(\tmp82_reg_11323[7]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp82_reg_11323[7]_i_3 
       (.I0(tmp83_reg_11258[6]),
        .I1(tmp87_fu_7141_p2[6]),
        .O(\tmp82_reg_11323[7]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp82_reg_11323[7]_i_4 
       (.I0(tmp83_reg_11258[5]),
        .I1(tmp87_fu_7141_p2[5]),
        .O(\tmp82_reg_11323[7]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp82_reg_11323[7]_i_5 
       (.I0(tmp83_reg_11258[4]),
        .I1(tmp87_fu_7141_p2[4]),
        .O(\tmp82_reg_11323[7]_i_5_n_3 ));
  FDRE \tmp82_reg_11323_reg[0] 
       (.C(ap_clk),
        .CE(\tmp150_reg_11398[7]_i_1_n_3 ),
        .D(tmp82_fu_7145_p2[0]),
        .Q(tmp82_reg_11323[0]),
        .R(1'b0));
  FDRE \tmp82_reg_11323_reg[1] 
       (.C(ap_clk),
        .CE(\tmp150_reg_11398[7]_i_1_n_3 ),
        .D(tmp82_fu_7145_p2[1]),
        .Q(tmp82_reg_11323[1]),
        .R(1'b0));
  FDRE \tmp82_reg_11323_reg[2] 
       (.C(ap_clk),
        .CE(\tmp150_reg_11398[7]_i_1_n_3 ),
        .D(tmp82_fu_7145_p2[2]),
        .Q(tmp82_reg_11323[2]),
        .R(1'b0));
  FDRE \tmp82_reg_11323_reg[3] 
       (.C(ap_clk),
        .CE(\tmp150_reg_11398[7]_i_1_n_3 ),
        .D(tmp82_fu_7145_p2[3]),
        .Q(tmp82_reg_11323[3]),
        .R(1'b0));
  CARRY4 \tmp82_reg_11323_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\tmp82_reg_11323_reg[3]_i_1_n_3 ,\tmp82_reg_11323_reg[3]_i_1_n_4 ,\tmp82_reg_11323_reg[3]_i_1_n_5 ,\tmp82_reg_11323_reg[3]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(tmp83_reg_11258[3:0]),
        .O(tmp82_fu_7145_p2[3:0]),
        .S({\tmp82_reg_11323[3]_i_2_n_3 ,\tmp82_reg_11323[3]_i_3_n_3 ,\tmp82_reg_11323[3]_i_4_n_3 ,\tmp82_reg_11323[3]_i_5_n_3 }));
  FDRE \tmp82_reg_11323_reg[4] 
       (.C(ap_clk),
        .CE(\tmp150_reg_11398[7]_i_1_n_3 ),
        .D(tmp82_fu_7145_p2[4]),
        .Q(tmp82_reg_11323[4]),
        .R(1'b0));
  FDRE \tmp82_reg_11323_reg[5] 
       (.C(ap_clk),
        .CE(\tmp150_reg_11398[7]_i_1_n_3 ),
        .D(tmp82_fu_7145_p2[5]),
        .Q(tmp82_reg_11323[5]),
        .R(1'b0));
  FDRE \tmp82_reg_11323_reg[6] 
       (.C(ap_clk),
        .CE(\tmp150_reg_11398[7]_i_1_n_3 ),
        .D(tmp82_fu_7145_p2[6]),
        .Q(tmp82_reg_11323[6]),
        .R(1'b0));
  FDRE \tmp82_reg_11323_reg[7] 
       (.C(ap_clk),
        .CE(\tmp150_reg_11398[7]_i_1_n_3 ),
        .D(tmp82_fu_7145_p2[7]),
        .Q(tmp82_reg_11323[7]),
        .R(1'b0));
  CARRY4 \tmp82_reg_11323_reg[7]_i_1 
       (.CI(\tmp82_reg_11323_reg[3]_i_1_n_3 ),
        .CO({\NLW_tmp82_reg_11323_reg[7]_i_1_CO_UNCONNECTED [3],\tmp82_reg_11323_reg[7]_i_1_n_4 ,\tmp82_reg_11323_reg[7]_i_1_n_5 ,\tmp82_reg_11323_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,tmp83_reg_11258[6:4]}),
        .O(tmp82_fu_7145_p2[7:4]),
        .S({\tmp82_reg_11323[7]_i_2_n_3 ,\tmp82_reg_11323[7]_i_3_n_3 ,\tmp82_reg_11323[7]_i_4_n_3 ,\tmp82_reg_11323[7]_i_5_n_3 }));
  FDRE \tmp83_reg_11258_reg[0] 
       (.C(ap_clk),
        .CE(CEP),
        .D(tmp83_fu_7062_p2[0]),
        .Q(tmp83_reg_11258[0]),
        .R(1'b0));
  FDRE \tmp83_reg_11258_reg[1] 
       (.C(ap_clk),
        .CE(CEP),
        .D(tmp83_fu_7062_p2[1]),
        .Q(tmp83_reg_11258[1]),
        .R(1'b0));
  FDRE \tmp83_reg_11258_reg[2] 
       (.C(ap_clk),
        .CE(CEP),
        .D(tmp83_fu_7062_p2[2]),
        .Q(tmp83_reg_11258[2]),
        .R(1'b0));
  FDRE \tmp83_reg_11258_reg[3] 
       (.C(ap_clk),
        .CE(CEP),
        .D(tmp83_fu_7062_p2[3]),
        .Q(tmp83_reg_11258[3]),
        .R(1'b0));
  FDRE \tmp83_reg_11258_reg[4] 
       (.C(ap_clk),
        .CE(CEP),
        .D(tmp83_fu_7062_p2[4]),
        .Q(tmp83_reg_11258[4]),
        .R(1'b0));
  FDRE \tmp83_reg_11258_reg[5] 
       (.C(ap_clk),
        .CE(CEP),
        .D(tmp83_fu_7062_p2[5]),
        .Q(tmp83_reg_11258[5]),
        .R(1'b0));
  FDRE \tmp83_reg_11258_reg[6] 
       (.C(ap_clk),
        .CE(CEP),
        .D(tmp83_fu_7062_p2[6]),
        .Q(tmp83_reg_11258[6]),
        .R(1'b0));
  FDRE \tmp83_reg_11258_reg[7] 
       (.C(ap_clk),
        .CE(CEP),
        .D(tmp83_fu_7062_p2[7]),
        .Q(tmp83_reg_11258[7]),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp90_reg_11263_reg
       (.A({b_44_q0[7],b_44_q0[7],b_44_q0[7],b_44_q0[7],b_44_q0[7],b_44_q0[7],b_44_q0[7],b_44_q0[7],b_44_q0[7],b_44_q0[7],b_44_q0[7],b_44_q0[7],b_44_q0[7],b_44_q0[7],b_44_q0[7],b_44_q0[7],b_44_q0[7],b_44_q0[7],b_44_q0[7],b_44_q0[7],b_44_q0[7],b_44_q0[7],b_44_q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp90_reg_11263_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({a_44_q0[7],a_44_q0[7],a_44_q0[7],a_44_q0[7],a_44_q0[7],a_44_q0[7],a_44_q0[7],a_44_q0[7],a_44_q0[7],a_44_q0[7],a_44_q0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp90_reg_11263_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp90_reg_11263_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp90_reg_11263_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_phi_mux_ia_0_i_i_phi_fu_5869_p41),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_phi_mux_ia_0_i_i_phi_fu_5869_p41),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(a_12_load_1_reg_104030),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp90_reg_11263_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp90_reg_11263_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_tmp90_reg_11263_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_tmp90_reg_11263_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp90_reg_11263_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({temp_88_reg_10363_reg_n_109,temp_88_reg_10363_reg_n_110,temp_88_reg_10363_reg_n_111,temp_88_reg_10363_reg_n_112,temp_88_reg_10363_reg_n_113,temp_88_reg_10363_reg_n_114,temp_88_reg_10363_reg_n_115,temp_88_reg_10363_reg_n_116,temp_88_reg_10363_reg_n_117,temp_88_reg_10363_reg_n_118,temp_88_reg_10363_reg_n_119,temp_88_reg_10363_reg_n_120,temp_88_reg_10363_reg_n_121,temp_88_reg_10363_reg_n_122,temp_88_reg_10363_reg_n_123,temp_88_reg_10363_reg_n_124,temp_88_reg_10363_reg_n_125,temp_88_reg_10363_reg_n_126,temp_88_reg_10363_reg_n_127,temp_88_reg_10363_reg_n_128,temp_88_reg_10363_reg_n_129,temp_88_reg_10363_reg_n_130,temp_88_reg_10363_reg_n_131,temp_88_reg_10363_reg_n_132,temp_88_reg_10363_reg_n_133,temp_88_reg_10363_reg_n_134,temp_88_reg_10363_reg_n_135,temp_88_reg_10363_reg_n_136,temp_88_reg_10363_reg_n_137,temp_88_reg_10363_reg_n_138,temp_88_reg_10363_reg_n_139,temp_88_reg_10363_reg_n_140,temp_88_reg_10363_reg_n_141,temp_88_reg_10363_reg_n_142,temp_88_reg_10363_reg_n_143,temp_88_reg_10363_reg_n_144,temp_88_reg_10363_reg_n_145,temp_88_reg_10363_reg_n_146,temp_88_reg_10363_reg_n_147,temp_88_reg_10363_reg_n_148,temp_88_reg_10363_reg_n_149,temp_88_reg_10363_reg_n_150,temp_88_reg_10363_reg_n_151,temp_88_reg_10363_reg_n_152,temp_88_reg_10363_reg_n_153,temp_88_reg_10363_reg_n_154,temp_88_reg_10363_reg_n_155,temp_88_reg_10363_reg_n_156}),
        .PCOUT({tmp90_reg_11263_reg_n_109,tmp90_reg_11263_reg_n_110,tmp90_reg_11263_reg_n_111,tmp90_reg_11263_reg_n_112,tmp90_reg_11263_reg_n_113,tmp90_reg_11263_reg_n_114,tmp90_reg_11263_reg_n_115,tmp90_reg_11263_reg_n_116,tmp90_reg_11263_reg_n_117,tmp90_reg_11263_reg_n_118,tmp90_reg_11263_reg_n_119,tmp90_reg_11263_reg_n_120,tmp90_reg_11263_reg_n_121,tmp90_reg_11263_reg_n_122,tmp90_reg_11263_reg_n_123,tmp90_reg_11263_reg_n_124,tmp90_reg_11263_reg_n_125,tmp90_reg_11263_reg_n_126,tmp90_reg_11263_reg_n_127,tmp90_reg_11263_reg_n_128,tmp90_reg_11263_reg_n_129,tmp90_reg_11263_reg_n_130,tmp90_reg_11263_reg_n_131,tmp90_reg_11263_reg_n_132,tmp90_reg_11263_reg_n_133,tmp90_reg_11263_reg_n_134,tmp90_reg_11263_reg_n_135,tmp90_reg_11263_reg_n_136,tmp90_reg_11263_reg_n_137,tmp90_reg_11263_reg_n_138,tmp90_reg_11263_reg_n_139,tmp90_reg_11263_reg_n_140,tmp90_reg_11263_reg_n_141,tmp90_reg_11263_reg_n_142,tmp90_reg_11263_reg_n_143,tmp90_reg_11263_reg_n_144,tmp90_reg_11263_reg_n_145,tmp90_reg_11263_reg_n_146,tmp90_reg_11263_reg_n_147,tmp90_reg_11263_reg_n_148,tmp90_reg_11263_reg_n_149,tmp90_reg_11263_reg_n_150,tmp90_reg_11263_reg_n_151,tmp90_reg_11263_reg_n_152,tmp90_reg_11263_reg_n_153,tmp90_reg_11263_reg_n_154,tmp90_reg_11263_reg_n_155,tmp90_reg_11263_reg_n_156}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp90_reg_11263_reg_UNDERFLOW_UNCONNECTED));
  FDRE \tmp92_reg_11328_reg[0] 
       (.C(ap_clk),
        .CE(\tmp150_reg_11398[7]_i_1_n_3 ),
        .D(tmp92_fu_7150_p2[0]),
        .Q(tmp92_reg_11328[0]),
        .R(1'b0));
  FDRE \tmp92_reg_11328_reg[1] 
       (.C(ap_clk),
        .CE(\tmp150_reg_11398[7]_i_1_n_3 ),
        .D(tmp92_fu_7150_p2[1]),
        .Q(tmp92_reg_11328[1]),
        .R(1'b0));
  FDRE \tmp92_reg_11328_reg[2] 
       (.C(ap_clk),
        .CE(\tmp150_reg_11398[7]_i_1_n_3 ),
        .D(tmp92_fu_7150_p2[2]),
        .Q(tmp92_reg_11328[2]),
        .R(1'b0));
  FDRE \tmp92_reg_11328_reg[3] 
       (.C(ap_clk),
        .CE(\tmp150_reg_11398[7]_i_1_n_3 ),
        .D(tmp92_fu_7150_p2[3]),
        .Q(tmp92_reg_11328[3]),
        .R(1'b0));
  FDRE \tmp92_reg_11328_reg[4] 
       (.C(ap_clk),
        .CE(\tmp150_reg_11398[7]_i_1_n_3 ),
        .D(tmp92_fu_7150_p2[4]),
        .Q(tmp92_reg_11328[4]),
        .R(1'b0));
  FDRE \tmp92_reg_11328_reg[5] 
       (.C(ap_clk),
        .CE(\tmp150_reg_11398[7]_i_1_n_3 ),
        .D(tmp92_fu_7150_p2[5]),
        .Q(tmp92_reg_11328[5]),
        .R(1'b0));
  FDRE \tmp92_reg_11328_reg[6] 
       (.C(ap_clk),
        .CE(\tmp150_reg_11398[7]_i_1_n_3 ),
        .D(tmp92_fu_7150_p2[6]),
        .Q(tmp92_reg_11328[6]),
        .R(1'b0));
  FDRE \tmp92_reg_11328_reg[7] 
       (.C(ap_clk),
        .CE(\tmp150_reg_11398[7]_i_1_n_3 ),
        .D(tmp92_fu_7150_p2[7]),
        .Q(tmp92_reg_11328[7]),
        .R(1'b0));
  FDRE \tmp96_reg_11333_reg[0] 
       (.C(ap_clk),
        .CE(\tmp150_reg_11398[7]_i_1_n_3 ),
        .D(tmp96_fu_7154_p2[0]),
        .Q(tmp96_reg_11333[0]),
        .R(1'b0));
  FDRE \tmp96_reg_11333_reg[1] 
       (.C(ap_clk),
        .CE(\tmp150_reg_11398[7]_i_1_n_3 ),
        .D(tmp96_fu_7154_p2[1]),
        .Q(tmp96_reg_11333[1]),
        .R(1'b0));
  FDRE \tmp96_reg_11333_reg[2] 
       (.C(ap_clk),
        .CE(\tmp150_reg_11398[7]_i_1_n_3 ),
        .D(tmp96_fu_7154_p2[2]),
        .Q(tmp96_reg_11333[2]),
        .R(1'b0));
  FDRE \tmp96_reg_11333_reg[3] 
       (.C(ap_clk),
        .CE(\tmp150_reg_11398[7]_i_1_n_3 ),
        .D(tmp96_fu_7154_p2[3]),
        .Q(tmp96_reg_11333[3]),
        .R(1'b0));
  FDRE \tmp96_reg_11333_reg[4] 
       (.C(ap_clk),
        .CE(\tmp150_reg_11398[7]_i_1_n_3 ),
        .D(tmp96_fu_7154_p2[4]),
        .Q(tmp96_reg_11333[4]),
        .R(1'b0));
  FDRE \tmp96_reg_11333_reg[5] 
       (.C(ap_clk),
        .CE(\tmp150_reg_11398[7]_i_1_n_3 ),
        .D(tmp96_fu_7154_p2[5]),
        .Q(tmp96_reg_11333[5]),
        .R(1'b0));
  FDRE \tmp96_reg_11333_reg[6] 
       (.C(ap_clk),
        .CE(\tmp150_reg_11398[7]_i_1_n_3 ),
        .D(tmp96_fu_7154_p2[6]),
        .Q(tmp96_reg_11333[6]),
        .R(1'b0));
  FDRE \tmp96_reg_11333_reg[7] 
       (.C(ap_clk),
        .CE(\tmp150_reg_11398[7]_i_1_n_3 ),
        .D(tmp96_fu_7154_p2[7]),
        .Q(tmp96_reg_11333[7]),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp9_reg_11198_reg
       (.A({b_2_q1[7],b_2_q1[7],b_2_q1[7],b_2_q1[7],b_2_q1[7],b_2_q1[7],b_2_q1[7],b_2_q1[7],b_2_q1[7],b_2_q1[7],b_2_q1[7],b_2_q1[7],b_2_q1[7],b_2_q1[7],b_2_q1[7],b_2_q1[7],b_2_q1[7],b_2_q1[7],b_2_q1[7],b_2_q1[7],b_2_q1[7],b_2_q1[7],b_2_q1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp9_reg_11198_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({a_2_q1[7],a_2_q1[7],a_2_q1[7],a_2_q1[7],a_2_q1[7],a_2_q1[7],a_2_q1[7],a_2_q1[7],a_2_q1[7],a_2_q1[7],a_2_q1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp9_reg_11198_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp9_reg_11198_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp9_reg_11198_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_phi_mux_ia_0_i_i_phi_fu_5869_p41),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_phi_mux_ia_0_i_i_phi_fu_5869_p41),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(a_12_load_1_reg_104030),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp9_reg_11198_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp9_reg_11198_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp9_reg_11198_reg_P_UNCONNECTED[47:8],tmp9_reg_11198_reg_n_101,tmp9_reg_11198_reg_n_102,tmp9_reg_11198_reg_n_103,tmp9_reg_11198_reg_n_104,tmp9_reg_11198_reg_n_105,tmp9_reg_11198_reg_n_106,tmp9_reg_11198_reg_n_107,tmp9_reg_11198_reg_n_108}),
        .PATTERNBDETECT(NLW_tmp9_reg_11198_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp9_reg_11198_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({temp_6_reg_10123_reg_n_109,temp_6_reg_10123_reg_n_110,temp_6_reg_10123_reg_n_111,temp_6_reg_10123_reg_n_112,temp_6_reg_10123_reg_n_113,temp_6_reg_10123_reg_n_114,temp_6_reg_10123_reg_n_115,temp_6_reg_10123_reg_n_116,temp_6_reg_10123_reg_n_117,temp_6_reg_10123_reg_n_118,temp_6_reg_10123_reg_n_119,temp_6_reg_10123_reg_n_120,temp_6_reg_10123_reg_n_121,temp_6_reg_10123_reg_n_122,temp_6_reg_10123_reg_n_123,temp_6_reg_10123_reg_n_124,temp_6_reg_10123_reg_n_125,temp_6_reg_10123_reg_n_126,temp_6_reg_10123_reg_n_127,temp_6_reg_10123_reg_n_128,temp_6_reg_10123_reg_n_129,temp_6_reg_10123_reg_n_130,temp_6_reg_10123_reg_n_131,temp_6_reg_10123_reg_n_132,temp_6_reg_10123_reg_n_133,temp_6_reg_10123_reg_n_134,temp_6_reg_10123_reg_n_135,temp_6_reg_10123_reg_n_136,temp_6_reg_10123_reg_n_137,temp_6_reg_10123_reg_n_138,temp_6_reg_10123_reg_n_139,temp_6_reg_10123_reg_n_140,temp_6_reg_10123_reg_n_141,temp_6_reg_10123_reg_n_142,temp_6_reg_10123_reg_n_143,temp_6_reg_10123_reg_n_144,temp_6_reg_10123_reg_n_145,temp_6_reg_10123_reg_n_146,temp_6_reg_10123_reg_n_147,temp_6_reg_10123_reg_n_148,temp_6_reg_10123_reg_n_149,temp_6_reg_10123_reg_n_150,temp_6_reg_10123_reg_n_151,temp_6_reg_10123_reg_n_152,temp_6_reg_10123_reg_n_153,temp_6_reg_10123_reg_n_154,temp_6_reg_10123_reg_n_155,temp_6_reg_10123_reg_n_156}),
        .PCOUT(NLW_tmp9_reg_11198_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp9_reg_11198_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_22_cast_reg_8567[8]_i_1 
       (.I0(ap_CS_fsm_pp2_stage0),
        .I1(exitcond_flatten1_fu_6420_p2),
        .O(a_0_load_1_mid2_reg_8151_reg0));
  (* ORIG_CELL_NAME = "tmp_22_cast_reg_8567_reg[5]" *) 
  FDRE \tmp_22_cast_reg_8567_reg[5] 
       (.C(ap_clk),
        .CE(a_0_load_1_mid2_reg_8151_reg0),
        .D(b_0_address1[5]),
        .Q(\tmp_22_cast_reg_8567_reg_n_3_[5] ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "tmp_22_cast_reg_8567_reg[5]" *) 
  FDRE \tmp_22_cast_reg_8567_reg[5]_rep 
       (.C(ap_clk),
        .CE(a_0_load_1_mid2_reg_8151_reg0),
        .D(b_0_address1[5]),
        .Q(\tmp_22_cast_reg_8567_reg[5]_rep_n_3 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "tmp_22_cast_reg_8567_reg[6]" *) 
  FDRE \tmp_22_cast_reg_8567_reg[6] 
       (.C(ap_clk),
        .CE(a_0_load_1_mid2_reg_8151_reg0),
        .D(b_0_address1[6]),
        .Q(\tmp_22_cast_reg_8567_reg_n_3_[6] ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "tmp_22_cast_reg_8567_reg[6]" *) 
  FDRE \tmp_22_cast_reg_8567_reg[6]_rep 
       (.C(ap_clk),
        .CE(a_0_load_1_mid2_reg_8151_reg0),
        .D(b_0_address1[6]),
        .Q(\tmp_22_cast_reg_8567_reg[6]_rep_n_3 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "tmp_22_cast_reg_8567_reg[7]" *) 
  FDRE \tmp_22_cast_reg_8567_reg[7] 
       (.C(ap_clk),
        .CE(a_0_load_1_mid2_reg_8151_reg0),
        .D(b_0_address1[7]),
        .Q(\tmp_22_cast_reg_8567_reg_n_3_[7] ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "tmp_22_cast_reg_8567_reg[7]" *) 
  FDRE \tmp_22_cast_reg_8567_reg[7]_rep 
       (.C(ap_clk),
        .CE(a_0_load_1_mid2_reg_8151_reg0),
        .D(b_0_address1[7]),
        .Q(\tmp_22_cast_reg_8567_reg[7]_rep_n_3 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "tmp_22_cast_reg_8567_reg[8]" *) 
  FDRE \tmp_22_cast_reg_8567_reg[8] 
       (.C(ap_clk),
        .CE(a_0_load_1_mid2_reg_8151_reg0),
        .D(b_0_address1[8]),
        .Q(\tmp_22_cast_reg_8567_reg_n_3_[8] ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "tmp_22_cast_reg_8567_reg[8]" *) 
  FDRE \tmp_22_cast_reg_8567_reg[8]_rep 
       (.C(ap_clk),
        .CE(a_0_load_1_mid2_reg_8151_reg0),
        .D(b_0_address1[8]),
        .Q(\tmp_22_cast_reg_8567_reg[8]_rep_n_3 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_5_reg_8512[5]_i_1 
       (.I0(ib_0_i_i_reg_5876[5]),
        .I1(exitcond1_i_i_fu_6438_p2),
        .O(ib_0_i_i_mid2_fu_6444_p3[5]));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_5_reg_8512[7]_i_1 
       (.I0(ib_0_i_i_reg_5876[7]),
        .I1(exitcond1_i_i_fu_6438_p2),
        .O(ib_0_i_i_mid2_fu_6444_p3[7]));
  (* ORIG_CELL_NAME = "tmp_5_reg_8512_reg[0]" *) 
  FDRE \tmp_5_reg_8512_reg[0] 
       (.C(ap_clk),
        .CE(a_0_load_1_mid2_reg_8151_reg0),
        .D(ib_0_i_i_mid2_fu_6444_p3[0]),
        .Q(tmp_5_reg_8512_reg__1[0]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "tmp_5_reg_8512_reg[0]" *) 
  FDRE \tmp_5_reg_8512_reg[0]_rep 
       (.C(ap_clk),
        .CE(a_0_load_1_mid2_reg_8151_reg0),
        .D(ib_0_i_i_mid2_fu_6444_p3[0]),
        .Q(\tmp_5_reg_8512_reg[0]_rep_n_3 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "tmp_5_reg_8512_reg[1]" *) 
  FDRE \tmp_5_reg_8512_reg[1] 
       (.C(ap_clk),
        .CE(a_0_load_1_mid2_reg_8151_reg0),
        .D(ib_0_i_i_mid2_fu_6444_p3[1]),
        .Q(tmp_5_reg_8512_reg__1[1]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "tmp_5_reg_8512_reg[1]" *) 
  FDRE \tmp_5_reg_8512_reg[1]_rep 
       (.C(ap_clk),
        .CE(a_0_load_1_mid2_reg_8151_reg0),
        .D(ib_0_i_i_mid2_fu_6444_p3[1]),
        .Q(\tmp_5_reg_8512_reg[1]_rep_n_3 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "tmp_5_reg_8512_reg[2]" *) 
  FDRE \tmp_5_reg_8512_reg[2] 
       (.C(ap_clk),
        .CE(a_0_load_1_mid2_reg_8151_reg0),
        .D(ib_0_i_i_mid2_fu_6444_p3[2]),
        .Q(tmp_5_reg_8512_reg__1[2]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "tmp_5_reg_8512_reg[2]" *) 
  FDRE \tmp_5_reg_8512_reg[2]_rep 
       (.C(ap_clk),
        .CE(a_0_load_1_mid2_reg_8151_reg0),
        .D(ib_0_i_i_mid2_fu_6444_p3[2]),
        .Q(\tmp_5_reg_8512_reg[2]_rep_n_3 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "tmp_5_reg_8512_reg[3]" *) 
  FDRE \tmp_5_reg_8512_reg[3] 
       (.C(ap_clk),
        .CE(a_0_load_1_mid2_reg_8151_reg0),
        .D(ib_0_i_i_mid2_fu_6444_p3[3]),
        .Q(tmp_5_reg_8512_reg__1[3]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "tmp_5_reg_8512_reg[3]" *) 
  FDRE \tmp_5_reg_8512_reg[3]_rep 
       (.C(ap_clk),
        .CE(a_0_load_1_mid2_reg_8151_reg0),
        .D(ib_0_i_i_mid2_fu_6444_p3[3]),
        .Q(\tmp_5_reg_8512_reg[3]_rep_n_3 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "tmp_5_reg_8512_reg[4]" *) 
  FDRE \tmp_5_reg_8512_reg[4] 
       (.C(ap_clk),
        .CE(a_0_load_1_mid2_reg_8151_reg0),
        .D(ib_0_i_i_mid2_fu_6444_p3[4]),
        .Q(tmp_5_reg_8512_reg__1[4]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "tmp_5_reg_8512_reg[4]" *) 
  FDRE \tmp_5_reg_8512_reg[4]_rep 
       (.C(ap_clk),
        .CE(a_0_load_1_mid2_reg_8151_reg0),
        .D(ib_0_i_i_mid2_fu_6444_p3[4]),
        .Q(\tmp_5_reg_8512_reg[4]_rep_n_3 ),
        .R(1'b0));
  FDRE \tmp_5_reg_8512_reg[5] 
       (.C(ap_clk),
        .CE(a_0_load_1_mid2_reg_8151_reg0),
        .D(ib_0_i_i_mid2_fu_6444_p3[5]),
        .Q(tmp_5_reg_8512_reg__1[5]),
        .R(1'b0));
  FDRE \tmp_5_reg_8512_reg[6] 
       (.C(ap_clk),
        .CE(a_0_load_1_mid2_reg_8151_reg0),
        .D(ib_0_i_i_mid2_fu_6444_p3[6]),
        .Q(tmp_5_reg_8512_reg__1[6]),
        .R(1'b0));
  FDRE \tmp_5_reg_8512_reg[7] 
       (.C(ap_clk),
        .CE(a_0_load_1_mid2_reg_8151_reg0),
        .D(ib_0_i_i_mid2_fu_6444_p3[7]),
        .Q(tmp_5_reg_8512_reg__1[7]),
        .R(1'b0));
  FDRE \tmp_8_mid2_v_reg_8089_pp2_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp2_stage0),
        .D(tmp_8_mid2_v_reg_8089[0]),
        .Q(tmp_8_mid2_v_reg_8089_pp2_iter1_reg[0]),
        .R(1'b0));
  FDRE \tmp_8_mid2_v_reg_8089_pp2_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp2_stage0),
        .D(tmp_8_mid2_v_reg_8089[1]),
        .Q(tmp_8_mid2_v_reg_8089_pp2_iter1_reg[1]),
        .R(1'b0));
  FDRE \tmp_8_mid2_v_reg_8089_pp2_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp2_stage0),
        .D(tmp_8_mid2_v_reg_8089[2]),
        .Q(tmp_8_mid2_v_reg_8089_pp2_iter1_reg[2]),
        .R(1'b0));
  FDRE \tmp_8_mid2_v_reg_8089_pp2_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp2_stage0),
        .D(tmp_8_mid2_v_reg_8089[3]),
        .Q(tmp_8_mid2_v_reg_8089_pp2_iter1_reg[3]),
        .R(1'b0));
  FDRE \tmp_8_mid2_v_reg_8089_pp2_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp2_stage0),
        .D(tmp_8_mid2_v_reg_8089[4]),
        .Q(tmp_8_mid2_v_reg_8089_pp2_iter1_reg[4]),
        .R(1'b0));
  FDRE \tmp_8_mid2_v_reg_8089_pp2_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp2_stage0),
        .D(tmp_8_mid2_v_reg_8089[5]),
        .Q(tmp_8_mid2_v_reg_8089_pp2_iter1_reg[5]),
        .R(1'b0));
  FDRE \tmp_8_mid2_v_reg_8089_pp2_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp2_stage0),
        .D(tmp_8_mid2_v_reg_8089[6]),
        .Q(tmp_8_mid2_v_reg_8089_pp2_iter1_reg[6]),
        .R(1'b0));
  FDRE \tmp_8_mid2_v_reg_8089_pp2_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp2_stage0),
        .D(tmp_8_mid2_v_reg_8089[7]),
        .Q(tmp_8_mid2_v_reg_8089_pp2_iter1_reg[7]),
        .R(1'b0));
  (* srl_bus_name = "inst/\tmp_8_mid2_v_reg_8089_pp2_iter3_reg_reg " *) 
  (* srl_name = "inst/\tmp_8_mid2_v_reg_8089_pp2_iter3_reg_reg[0]_srl2 " *) 
  SRL16E \tmp_8_mid2_v_reg_8089_pp2_iter3_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(tmp_8_mid2_v_reg_8089_pp2_iter1_reg[0]),
        .Q(\tmp_8_mid2_v_reg_8089_pp2_iter3_reg_reg[0]_srl2_n_3 ));
  (* srl_bus_name = "inst/\tmp_8_mid2_v_reg_8089_pp2_iter3_reg_reg " *) 
  (* srl_name = "inst/\tmp_8_mid2_v_reg_8089_pp2_iter3_reg_reg[1]_srl2 " *) 
  SRL16E \tmp_8_mid2_v_reg_8089_pp2_iter3_reg_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(tmp_8_mid2_v_reg_8089_pp2_iter1_reg[1]),
        .Q(\tmp_8_mid2_v_reg_8089_pp2_iter3_reg_reg[1]_srl2_n_3 ));
  (* srl_bus_name = "inst/\tmp_8_mid2_v_reg_8089_pp2_iter3_reg_reg " *) 
  (* srl_name = "inst/\tmp_8_mid2_v_reg_8089_pp2_iter3_reg_reg[2]_srl2 " *) 
  SRL16E \tmp_8_mid2_v_reg_8089_pp2_iter3_reg_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(tmp_8_mid2_v_reg_8089_pp2_iter1_reg[2]),
        .Q(\tmp_8_mid2_v_reg_8089_pp2_iter3_reg_reg[2]_srl2_n_3 ));
  (* srl_bus_name = "inst/\tmp_8_mid2_v_reg_8089_pp2_iter3_reg_reg " *) 
  (* srl_name = "inst/\tmp_8_mid2_v_reg_8089_pp2_iter3_reg_reg[3]_srl2 " *) 
  SRL16E \tmp_8_mid2_v_reg_8089_pp2_iter3_reg_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(tmp_8_mid2_v_reg_8089_pp2_iter1_reg[3]),
        .Q(\tmp_8_mid2_v_reg_8089_pp2_iter3_reg_reg[3]_srl2_n_3 ));
  (* srl_bus_name = "inst/\tmp_8_mid2_v_reg_8089_pp2_iter3_reg_reg " *) 
  (* srl_name = "inst/\tmp_8_mid2_v_reg_8089_pp2_iter3_reg_reg[4]_srl2 " *) 
  SRL16E \tmp_8_mid2_v_reg_8089_pp2_iter3_reg_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(tmp_8_mid2_v_reg_8089_pp2_iter1_reg[4]),
        .Q(\tmp_8_mid2_v_reg_8089_pp2_iter3_reg_reg[4]_srl2_n_3 ));
  (* srl_bus_name = "inst/\tmp_8_mid2_v_reg_8089_pp2_iter3_reg_reg " *) 
  (* srl_name = "inst/\tmp_8_mid2_v_reg_8089_pp2_iter3_reg_reg[5]_srl2 " *) 
  SRL16E \tmp_8_mid2_v_reg_8089_pp2_iter3_reg_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(tmp_8_mid2_v_reg_8089_pp2_iter1_reg[5]),
        .Q(\tmp_8_mid2_v_reg_8089_pp2_iter3_reg_reg[5]_srl2_n_3 ));
  (* srl_bus_name = "inst/\tmp_8_mid2_v_reg_8089_pp2_iter3_reg_reg " *) 
  (* srl_name = "inst/\tmp_8_mid2_v_reg_8089_pp2_iter3_reg_reg[6]_srl2 " *) 
  SRL16E \tmp_8_mid2_v_reg_8089_pp2_iter3_reg_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(tmp_8_mid2_v_reg_8089_pp2_iter1_reg[6]),
        .Q(\tmp_8_mid2_v_reg_8089_pp2_iter3_reg_reg[6]_srl2_n_3 ));
  (* srl_bus_name = "inst/\tmp_8_mid2_v_reg_8089_pp2_iter3_reg_reg " *) 
  (* srl_name = "inst/\tmp_8_mid2_v_reg_8089_pp2_iter3_reg_reg[7]_srl2 " *) 
  SRL16E \tmp_8_mid2_v_reg_8089_pp2_iter3_reg_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(tmp_8_mid2_v_reg_8089_pp2_iter1_reg[7]),
        .Q(\tmp_8_mid2_v_reg_8089_pp2_iter3_reg_reg[7]_srl2_n_3 ));
  FDRE \tmp_8_mid2_v_reg_8089_pp2_iter4_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_8_mid2_v_reg_8089_pp2_iter3_reg_reg[0]_srl2_n_3 ),
        .Q(tmp_8_mid2_v_reg_8089_pp2_iter4_reg[0]),
        .R(1'b0));
  FDRE \tmp_8_mid2_v_reg_8089_pp2_iter4_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_8_mid2_v_reg_8089_pp2_iter3_reg_reg[1]_srl2_n_3 ),
        .Q(tmp_8_mid2_v_reg_8089_pp2_iter4_reg[1]),
        .R(1'b0));
  FDRE \tmp_8_mid2_v_reg_8089_pp2_iter4_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_8_mid2_v_reg_8089_pp2_iter3_reg_reg[2]_srl2_n_3 ),
        .Q(tmp_8_mid2_v_reg_8089_pp2_iter4_reg[2]),
        .R(1'b0));
  FDRE \tmp_8_mid2_v_reg_8089_pp2_iter4_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_8_mid2_v_reg_8089_pp2_iter3_reg_reg[3]_srl2_n_3 ),
        .Q(tmp_8_mid2_v_reg_8089_pp2_iter4_reg[3]),
        .R(1'b0));
  FDRE \tmp_8_mid2_v_reg_8089_pp2_iter4_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_8_mid2_v_reg_8089_pp2_iter3_reg_reg[4]_srl2_n_3 ),
        .Q(tmp_8_mid2_v_reg_8089_pp2_iter4_reg[4]),
        .R(1'b0));
  FDRE \tmp_8_mid2_v_reg_8089_pp2_iter4_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_8_mid2_v_reg_8089_pp2_iter3_reg_reg[5]_srl2_n_3 ),
        .Q(tmp_8_mid2_v_reg_8089_pp2_iter4_reg[5]),
        .R(1'b0));
  FDRE \tmp_8_mid2_v_reg_8089_pp2_iter4_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_8_mid2_v_reg_8089_pp2_iter3_reg_reg[6]_srl2_n_3 ),
        .Q(tmp_8_mid2_v_reg_8089_pp2_iter4_reg[6]),
        .R(1'b0));
  FDRE \tmp_8_mid2_v_reg_8089_pp2_iter4_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_8_mid2_v_reg_8089_pp2_iter3_reg_reg[7]_srl2_n_3 ),
        .Q(tmp_8_mid2_v_reg_8089_pp2_iter4_reg[7]),
        .R(1'b0));
  FDRE \tmp_8_mid2_v_reg_8089_reg[0] 
       (.C(ap_clk),
        .CE(ib_0_i_i_reg_58760),
        .D(tmp_8_mid2_v_fu_6474_p3[0]),
        .Q(tmp_8_mid2_v_reg_8089[0]),
        .R(1'b0));
  FDRE \tmp_8_mid2_v_reg_8089_reg[1] 
       (.C(ap_clk),
        .CE(ib_0_i_i_reg_58760),
        .D(tmp_8_mid2_v_fu_6474_p3[1]),
        .Q(tmp_8_mid2_v_reg_8089[1]),
        .R(1'b0));
  FDRE \tmp_8_mid2_v_reg_8089_reg[2] 
       (.C(ap_clk),
        .CE(ib_0_i_i_reg_58760),
        .D(tmp_8_mid2_v_fu_6474_p3[2]),
        .Q(tmp_8_mid2_v_reg_8089[2]),
        .R(1'b0));
  FDRE \tmp_8_mid2_v_reg_8089_reg[3] 
       (.C(ap_clk),
        .CE(ib_0_i_i_reg_58760),
        .D(tmp_8_mid2_v_fu_6474_p3[3]),
        .Q(tmp_8_mid2_v_reg_8089[3]),
        .R(1'b0));
  FDRE \tmp_8_mid2_v_reg_8089_reg[4] 
       (.C(ap_clk),
        .CE(ib_0_i_i_reg_58760),
        .D(tmp_8_mid2_v_fu_6474_p3[4]),
        .Q(tmp_8_mid2_v_reg_8089[4]),
        .R(1'b0));
  FDRE \tmp_8_mid2_v_reg_8089_reg[5] 
       (.C(ap_clk),
        .CE(ib_0_i_i_reg_58760),
        .D(tmp_8_mid2_v_fu_6474_p3[5]),
        .Q(tmp_8_mid2_v_reg_8089[5]),
        .R(1'b0));
  FDRE \tmp_8_mid2_v_reg_8089_reg[6] 
       (.C(ap_clk),
        .CE(ib_0_i_i_reg_58760),
        .D(tmp_8_mid2_v_fu_6474_p3[6]),
        .Q(tmp_8_mid2_v_reg_8089[6]),
        .R(1'b0));
  FDRE \tmp_8_mid2_v_reg_8089_reg[7] 
       (.C(ap_clk),
        .CE(ib_0_i_i_reg_58760),
        .D(tmp_8_mid2_v_fu_6474_p3[7]),
        .Q(tmp_8_mid2_v_reg_8089[7]),
        .R(1'b0));
  (* HLUTNM = "lutpair46" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_reg_11413[3]_i_2 
       (.I0(\tmp_reg_11413_reg[7]_i_12_n_8 ),
        .I1(\tmp_reg_11413_reg[7]_i_13_n_8 ),
        .I2(\tmp_reg_11413_reg[7]_i_14_n_8 ),
        .O(\tmp_reg_11413[3]_i_2_n_3 ));
  (* HLUTNM = "lutpair45" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_reg_11413[3]_i_3 
       (.I0(\tmp_reg_11413_reg[7]_i_12_n_9 ),
        .I1(\tmp_reg_11413_reg[7]_i_13_n_9 ),
        .I2(\tmp_reg_11413_reg[7]_i_14_n_9 ),
        .O(\tmp_reg_11413[3]_i_3_n_3 ));
  (* HLUTNM = "lutpair44" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_reg_11413[3]_i_4 
       (.I0(\tmp_reg_11413_reg[7]_i_12_n_10 ),
        .I1(\tmp_reg_11413_reg[7]_i_13_n_10 ),
        .I2(\tmp_reg_11413_reg[7]_i_14_n_10 ),
        .O(\tmp_reg_11413[3]_i_4_n_3 ));
  (* HLUTNM = "lutpair47" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_reg_11413[3]_i_5 
       (.I0(\tmp_reg_11413_reg[7]_i_12_n_7 ),
        .I1(\tmp_reg_11413_reg[7]_i_13_n_7 ),
        .I2(\tmp_reg_11413_reg[7]_i_14_n_7 ),
        .I3(\tmp_reg_11413[3]_i_2_n_3 ),
        .O(\tmp_reg_11413[3]_i_5_n_3 ));
  (* HLUTNM = "lutpair46" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_reg_11413[3]_i_6 
       (.I0(\tmp_reg_11413_reg[7]_i_12_n_8 ),
        .I1(\tmp_reg_11413_reg[7]_i_13_n_8 ),
        .I2(\tmp_reg_11413_reg[7]_i_14_n_8 ),
        .I3(\tmp_reg_11413[3]_i_3_n_3 ),
        .O(\tmp_reg_11413[3]_i_6_n_3 ));
  (* HLUTNM = "lutpair45" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_reg_11413[3]_i_7 
       (.I0(\tmp_reg_11413_reg[7]_i_12_n_9 ),
        .I1(\tmp_reg_11413_reg[7]_i_13_n_9 ),
        .I2(\tmp_reg_11413_reg[7]_i_14_n_9 ),
        .I3(\tmp_reg_11413[3]_i_4_n_3 ),
        .O(\tmp_reg_11413[3]_i_7_n_3 ));
  (* HLUTNM = "lutpair44" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \tmp_reg_11413[3]_i_8 
       (.I0(\tmp_reg_11413_reg[7]_i_12_n_10 ),
        .I1(\tmp_reg_11413_reg[7]_i_13_n_10 ),
        .I2(\tmp_reg_11413_reg[7]_i_14_n_10 ),
        .O(\tmp_reg_11413[3]_i_8_n_3 ));
  (* HLUTNM = "lutpair43" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_reg_11413[7]_i_15 
       (.I0(tmp75_reg_11318[5]),
        .I1(tmp71_reg_11313[5]),
        .I2(tmp56_reg_11303[5]),
        .O(\tmp_reg_11413[7]_i_15_n_3 ));
  (* HLUTNM = "lutpair42" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_reg_11413[7]_i_16 
       (.I0(tmp75_reg_11318[4]),
        .I1(tmp71_reg_11313[4]),
        .I2(tmp56_reg_11303[4]),
        .O(\tmp_reg_11413[7]_i_16_n_3 ));
  (* HLUTNM = "lutpair41" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_reg_11413[7]_i_17 
       (.I0(tmp75_reg_11318[3]),
        .I1(tmp71_reg_11313[3]),
        .I2(tmp56_reg_11303[3]),
        .O(\tmp_reg_11413[7]_i_17_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \tmp_reg_11413[7]_i_18 
       (.I0(tmp56_reg_11303[6]),
        .I1(tmp71_reg_11313[6]),
        .I2(tmp75_reg_11318[6]),
        .I3(tmp71_reg_11313[7]),
        .I4(tmp75_reg_11318[7]),
        .I5(tmp56_reg_11303[7]),
        .O(\tmp_reg_11413[7]_i_18_n_3 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_reg_11413[7]_i_19 
       (.I0(\tmp_reg_11413[7]_i_15_n_3 ),
        .I1(tmp71_reg_11313[6]),
        .I2(tmp75_reg_11318[6]),
        .I3(tmp56_reg_11303[6]),
        .O(\tmp_reg_11413[7]_i_19_n_3 ));
  (* HLUTNM = "lutpair49" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_reg_11413[7]_i_2 
       (.I0(\tmp_reg_11413_reg[7]_i_9_n_9 ),
        .I1(\tmp_reg_11413_reg[7]_i_10_n_9 ),
        .I2(\tmp_reg_11413_reg[7]_i_11_n_9 ),
        .O(\tmp_reg_11413[7]_i_2_n_3 ));
  (* HLUTNM = "lutpair43" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_reg_11413[7]_i_20 
       (.I0(tmp75_reg_11318[5]),
        .I1(tmp71_reg_11313[5]),
        .I2(tmp56_reg_11303[5]),
        .I3(\tmp_reg_11413[7]_i_16_n_3 ),
        .O(\tmp_reg_11413[7]_i_20_n_3 ));
  (* HLUTNM = "lutpair42" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_reg_11413[7]_i_21 
       (.I0(tmp75_reg_11318[4]),
        .I1(tmp71_reg_11313[4]),
        .I2(tmp56_reg_11303[4]),
        .I3(\tmp_reg_11413[7]_i_17_n_3 ),
        .O(\tmp_reg_11413[7]_i_21_n_3 ));
  (* HLUTNM = "lutpair37" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_reg_11413[7]_i_22 
       (.I0(tmp52_reg_11298[5]),
        .I1(tmp61_reg_11308[5]),
        .I2(tmp31_reg_11288[5]),
        .O(\tmp_reg_11413[7]_i_22_n_3 ));
  (* HLUTNM = "lutpair36" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_reg_11413[7]_i_23 
       (.I0(tmp52_reg_11298[4]),
        .I1(tmp61_reg_11308[4]),
        .I2(tmp31_reg_11288[4]),
        .O(\tmp_reg_11413[7]_i_23_n_3 ));
  (* HLUTNM = "lutpair35" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_reg_11413[7]_i_24 
       (.I0(tmp52_reg_11298[3]),
        .I1(tmp61_reg_11308[3]),
        .I2(tmp31_reg_11288[3]),
        .O(\tmp_reg_11413[7]_i_24_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \tmp_reg_11413[7]_i_25 
       (.I0(tmp31_reg_11288[6]),
        .I1(tmp61_reg_11308[6]),
        .I2(tmp52_reg_11298[6]),
        .I3(tmp61_reg_11308[7]),
        .I4(tmp52_reg_11298[7]),
        .I5(tmp31_reg_11288[7]),
        .O(\tmp_reg_11413[7]_i_25_n_3 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_reg_11413[7]_i_26 
       (.I0(\tmp_reg_11413[7]_i_22_n_3 ),
        .I1(tmp61_reg_11308[6]),
        .I2(tmp52_reg_11298[6]),
        .I3(tmp31_reg_11288[6]),
        .O(\tmp_reg_11413[7]_i_26_n_3 ));
  (* HLUTNM = "lutpair37" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_reg_11413[7]_i_27 
       (.I0(tmp52_reg_11298[5]),
        .I1(tmp61_reg_11308[5]),
        .I2(tmp31_reg_11288[5]),
        .I3(\tmp_reg_11413[7]_i_23_n_3 ),
        .O(\tmp_reg_11413[7]_i_27_n_3 ));
  (* HLUTNM = "lutpair36" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_reg_11413[7]_i_28 
       (.I0(tmp52_reg_11298[4]),
        .I1(tmp61_reg_11308[4]),
        .I2(tmp31_reg_11288[4]),
        .I3(\tmp_reg_11413[7]_i_24_n_3 ),
        .O(\tmp_reg_11413[7]_i_28_n_3 ));
  (* HLUTNM = "lutpair31" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_reg_11413[7]_i_29 
       (.I0(tmp22_reg_11283[5]),
        .I1(tmp42_reg_11293[5]),
        .I2(tmp2_reg_11278[5]),
        .O(\tmp_reg_11413[7]_i_29_n_3 ));
  (* HLUTNM = "lutpair48" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_reg_11413[7]_i_3 
       (.I0(\tmp_reg_11413_reg[7]_i_9_n_10 ),
        .I1(\tmp_reg_11413_reg[7]_i_10_n_10 ),
        .I2(\tmp_reg_11413_reg[7]_i_11_n_10 ),
        .O(\tmp_reg_11413[7]_i_3_n_3 ));
  (* HLUTNM = "lutpair30" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_reg_11413[7]_i_30 
       (.I0(tmp22_reg_11283[4]),
        .I1(tmp42_reg_11293[4]),
        .I2(tmp2_reg_11278[4]),
        .O(\tmp_reg_11413[7]_i_30_n_3 ));
  (* HLUTNM = "lutpair29" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_reg_11413[7]_i_31 
       (.I0(tmp22_reg_11283[3]),
        .I1(tmp42_reg_11293[3]),
        .I2(tmp2_reg_11278[3]),
        .O(\tmp_reg_11413[7]_i_31_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \tmp_reg_11413[7]_i_32 
       (.I0(tmp2_reg_11278[6]),
        .I1(tmp42_reg_11293[6]),
        .I2(tmp22_reg_11283[6]),
        .I3(tmp42_reg_11293[7]),
        .I4(tmp22_reg_11283[7]),
        .I5(tmp2_reg_11278[7]),
        .O(\tmp_reg_11413[7]_i_32_n_3 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_reg_11413[7]_i_33 
       (.I0(\tmp_reg_11413[7]_i_29_n_3 ),
        .I1(tmp42_reg_11293[6]),
        .I2(tmp22_reg_11283[6]),
        .I3(tmp2_reg_11278[6]),
        .O(\tmp_reg_11413[7]_i_33_n_3 ));
  (* HLUTNM = "lutpair31" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_reg_11413[7]_i_34 
       (.I0(tmp22_reg_11283[5]),
        .I1(tmp42_reg_11293[5]),
        .I2(tmp2_reg_11278[5]),
        .I3(\tmp_reg_11413[7]_i_30_n_3 ),
        .O(\tmp_reg_11413[7]_i_34_n_3 ));
  (* HLUTNM = "lutpair30" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_reg_11413[7]_i_35 
       (.I0(tmp22_reg_11283[4]),
        .I1(tmp42_reg_11293[4]),
        .I2(tmp2_reg_11278[4]),
        .I3(\tmp_reg_11413[7]_i_31_n_3 ),
        .O(\tmp_reg_11413[7]_i_35_n_3 ));
  (* HLUTNM = "lutpair40" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_reg_11413[7]_i_36 
       (.I0(tmp75_reg_11318[2]),
        .I1(tmp71_reg_11313[2]),
        .I2(tmp56_reg_11303[2]),
        .O(\tmp_reg_11413[7]_i_36_n_3 ));
  (* HLUTNM = "lutpair39" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_reg_11413[7]_i_37 
       (.I0(tmp75_reg_11318[1]),
        .I1(tmp71_reg_11313[1]),
        .I2(tmp56_reg_11303[1]),
        .O(\tmp_reg_11413[7]_i_37_n_3 ));
  (* HLUTNM = "lutpair38" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_reg_11413[7]_i_38 
       (.I0(tmp75_reg_11318[0]),
        .I1(tmp71_reg_11313[0]),
        .I2(tmp56_reg_11303[0]),
        .O(\tmp_reg_11413[7]_i_38_n_3 ));
  (* HLUTNM = "lutpair41" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_reg_11413[7]_i_39 
       (.I0(tmp75_reg_11318[3]),
        .I1(tmp71_reg_11313[3]),
        .I2(tmp56_reg_11303[3]),
        .I3(\tmp_reg_11413[7]_i_36_n_3 ),
        .O(\tmp_reg_11413[7]_i_39_n_3 ));
  (* HLUTNM = "lutpair47" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_reg_11413[7]_i_4 
       (.I0(\tmp_reg_11413_reg[7]_i_12_n_7 ),
        .I1(\tmp_reg_11413_reg[7]_i_13_n_7 ),
        .I2(\tmp_reg_11413_reg[7]_i_14_n_7 ),
        .O(\tmp_reg_11413[7]_i_4_n_3 ));
  (* HLUTNM = "lutpair40" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_reg_11413[7]_i_40 
       (.I0(tmp75_reg_11318[2]),
        .I1(tmp71_reg_11313[2]),
        .I2(tmp56_reg_11303[2]),
        .I3(\tmp_reg_11413[7]_i_37_n_3 ),
        .O(\tmp_reg_11413[7]_i_40_n_3 ));
  (* HLUTNM = "lutpair39" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_reg_11413[7]_i_41 
       (.I0(tmp75_reg_11318[1]),
        .I1(tmp71_reg_11313[1]),
        .I2(tmp56_reg_11303[1]),
        .I3(\tmp_reg_11413[7]_i_38_n_3 ),
        .O(\tmp_reg_11413[7]_i_41_n_3 ));
  (* HLUTNM = "lutpair38" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \tmp_reg_11413[7]_i_42 
       (.I0(tmp75_reg_11318[0]),
        .I1(tmp71_reg_11313[0]),
        .I2(tmp56_reg_11303[0]),
        .O(\tmp_reg_11413[7]_i_42_n_3 ));
  (* HLUTNM = "lutpair34" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_reg_11413[7]_i_43 
       (.I0(tmp52_reg_11298[2]),
        .I1(tmp61_reg_11308[2]),
        .I2(tmp31_reg_11288[2]),
        .O(\tmp_reg_11413[7]_i_43_n_3 ));
  (* HLUTNM = "lutpair33" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_reg_11413[7]_i_44 
       (.I0(tmp52_reg_11298[1]),
        .I1(tmp61_reg_11308[1]),
        .I2(tmp31_reg_11288[1]),
        .O(\tmp_reg_11413[7]_i_44_n_3 ));
  (* HLUTNM = "lutpair32" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_reg_11413[7]_i_45 
       (.I0(tmp52_reg_11298[0]),
        .I1(tmp61_reg_11308[0]),
        .I2(tmp31_reg_11288[0]),
        .O(\tmp_reg_11413[7]_i_45_n_3 ));
  (* HLUTNM = "lutpair35" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_reg_11413[7]_i_46 
       (.I0(tmp52_reg_11298[3]),
        .I1(tmp61_reg_11308[3]),
        .I2(tmp31_reg_11288[3]),
        .I3(\tmp_reg_11413[7]_i_43_n_3 ),
        .O(\tmp_reg_11413[7]_i_46_n_3 ));
  (* HLUTNM = "lutpair34" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_reg_11413[7]_i_47 
       (.I0(tmp52_reg_11298[2]),
        .I1(tmp61_reg_11308[2]),
        .I2(tmp31_reg_11288[2]),
        .I3(\tmp_reg_11413[7]_i_44_n_3 ),
        .O(\tmp_reg_11413[7]_i_47_n_3 ));
  (* HLUTNM = "lutpair33" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_reg_11413[7]_i_48 
       (.I0(tmp52_reg_11298[1]),
        .I1(tmp61_reg_11308[1]),
        .I2(tmp31_reg_11288[1]),
        .I3(\tmp_reg_11413[7]_i_45_n_3 ),
        .O(\tmp_reg_11413[7]_i_48_n_3 ));
  (* HLUTNM = "lutpair32" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \tmp_reg_11413[7]_i_49 
       (.I0(tmp52_reg_11298[0]),
        .I1(tmp61_reg_11308[0]),
        .I2(tmp31_reg_11288[0]),
        .O(\tmp_reg_11413[7]_i_49_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \tmp_reg_11413[7]_i_5 
       (.I0(\tmp_reg_11413_reg[7]_i_11_n_8 ),
        .I1(\tmp_reg_11413_reg[7]_i_10_n_8 ),
        .I2(\tmp_reg_11413_reg[7]_i_9_n_8 ),
        .I3(\tmp_reg_11413_reg[7]_i_10_n_7 ),
        .I4(\tmp_reg_11413_reg[7]_i_9_n_7 ),
        .I5(\tmp_reg_11413_reg[7]_i_11_n_7 ),
        .O(\tmp_reg_11413[7]_i_5_n_3 ));
  (* HLUTNM = "lutpair28" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_reg_11413[7]_i_50 
       (.I0(tmp22_reg_11283[2]),
        .I1(tmp42_reg_11293[2]),
        .I2(tmp2_reg_11278[2]),
        .O(\tmp_reg_11413[7]_i_50_n_3 ));
  (* HLUTNM = "lutpair27" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_reg_11413[7]_i_51 
       (.I0(tmp22_reg_11283[1]),
        .I1(tmp42_reg_11293[1]),
        .I2(tmp2_reg_11278[1]),
        .O(\tmp_reg_11413[7]_i_51_n_3 ));
  (* HLUTNM = "lutpair26" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_reg_11413[7]_i_52 
       (.I0(tmp22_reg_11283[0]),
        .I1(tmp42_reg_11293[0]),
        .I2(tmp2_reg_11278[0]),
        .O(\tmp_reg_11413[7]_i_52_n_3 ));
  (* HLUTNM = "lutpair29" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_reg_11413[7]_i_53 
       (.I0(tmp22_reg_11283[3]),
        .I1(tmp42_reg_11293[3]),
        .I2(tmp2_reg_11278[3]),
        .I3(\tmp_reg_11413[7]_i_50_n_3 ),
        .O(\tmp_reg_11413[7]_i_53_n_3 ));
  (* HLUTNM = "lutpair28" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_reg_11413[7]_i_54 
       (.I0(tmp22_reg_11283[2]),
        .I1(tmp42_reg_11293[2]),
        .I2(tmp2_reg_11278[2]),
        .I3(\tmp_reg_11413[7]_i_51_n_3 ),
        .O(\tmp_reg_11413[7]_i_54_n_3 ));
  (* HLUTNM = "lutpair27" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_reg_11413[7]_i_55 
       (.I0(tmp22_reg_11283[1]),
        .I1(tmp42_reg_11293[1]),
        .I2(tmp2_reg_11278[1]),
        .I3(\tmp_reg_11413[7]_i_52_n_3 ),
        .O(\tmp_reg_11413[7]_i_55_n_3 ));
  (* HLUTNM = "lutpair26" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \tmp_reg_11413[7]_i_56 
       (.I0(tmp22_reg_11283[0]),
        .I1(tmp42_reg_11293[0]),
        .I2(tmp2_reg_11278[0]),
        .O(\tmp_reg_11413[7]_i_56_n_3 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_reg_11413[7]_i_6 
       (.I0(\tmp_reg_11413[7]_i_2_n_3 ),
        .I1(\tmp_reg_11413_reg[7]_i_10_n_8 ),
        .I2(\tmp_reg_11413_reg[7]_i_9_n_8 ),
        .I3(\tmp_reg_11413_reg[7]_i_11_n_8 ),
        .O(\tmp_reg_11413[7]_i_6_n_3 ));
  (* HLUTNM = "lutpair49" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_reg_11413[7]_i_7 
       (.I0(\tmp_reg_11413_reg[7]_i_9_n_9 ),
        .I1(\tmp_reg_11413_reg[7]_i_10_n_9 ),
        .I2(\tmp_reg_11413_reg[7]_i_11_n_9 ),
        .I3(\tmp_reg_11413[7]_i_3_n_3 ),
        .O(\tmp_reg_11413[7]_i_7_n_3 ));
  (* HLUTNM = "lutpair48" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_reg_11413[7]_i_8 
       (.I0(\tmp_reg_11413_reg[7]_i_9_n_10 ),
        .I1(\tmp_reg_11413_reg[7]_i_10_n_10 ),
        .I2(\tmp_reg_11413_reg[7]_i_11_n_10 ),
        .I3(\tmp_reg_11413[7]_i_4_n_3 ),
        .O(\tmp_reg_11413[7]_i_8_n_3 ));
  FDRE \tmp_reg_11413_reg[0] 
       (.C(ap_clk),
        .CE(\tmp119_reg_11423[7]_i_1_n_3 ),
        .D(tmp_fu_7224_p2[0]),
        .Q(tmp_reg_11413[0]),
        .R(1'b0));
  FDRE \tmp_reg_11413_reg[1] 
       (.C(ap_clk),
        .CE(\tmp119_reg_11423[7]_i_1_n_3 ),
        .D(tmp_fu_7224_p2[1]),
        .Q(tmp_reg_11413[1]),
        .R(1'b0));
  FDRE \tmp_reg_11413_reg[2] 
       (.C(ap_clk),
        .CE(\tmp119_reg_11423[7]_i_1_n_3 ),
        .D(tmp_fu_7224_p2[2]),
        .Q(tmp_reg_11413[2]),
        .R(1'b0));
  FDRE \tmp_reg_11413_reg[3] 
       (.C(ap_clk),
        .CE(\tmp119_reg_11423[7]_i_1_n_3 ),
        .D(tmp_fu_7224_p2[3]),
        .Q(tmp_reg_11413[3]),
        .R(1'b0));
  CARRY4 \tmp_reg_11413_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\tmp_reg_11413_reg[3]_i_1_n_3 ,\tmp_reg_11413_reg[3]_i_1_n_4 ,\tmp_reg_11413_reg[3]_i_1_n_5 ,\tmp_reg_11413_reg[3]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\tmp_reg_11413[3]_i_2_n_3 ,\tmp_reg_11413[3]_i_3_n_3 ,\tmp_reg_11413[3]_i_4_n_3 ,1'b0}),
        .O(tmp_fu_7224_p2[3:0]),
        .S({\tmp_reg_11413[3]_i_5_n_3 ,\tmp_reg_11413[3]_i_6_n_3 ,\tmp_reg_11413[3]_i_7_n_3 ,\tmp_reg_11413[3]_i_8_n_3 }));
  FDRE \tmp_reg_11413_reg[4] 
       (.C(ap_clk),
        .CE(\tmp119_reg_11423[7]_i_1_n_3 ),
        .D(tmp_fu_7224_p2[4]),
        .Q(tmp_reg_11413[4]),
        .R(1'b0));
  FDRE \tmp_reg_11413_reg[5] 
       (.C(ap_clk),
        .CE(\tmp119_reg_11423[7]_i_1_n_3 ),
        .D(tmp_fu_7224_p2[5]),
        .Q(tmp_reg_11413[5]),
        .R(1'b0));
  FDRE \tmp_reg_11413_reg[6] 
       (.C(ap_clk),
        .CE(\tmp119_reg_11423[7]_i_1_n_3 ),
        .D(tmp_fu_7224_p2[6]),
        .Q(tmp_reg_11413[6]),
        .R(1'b0));
  FDRE \tmp_reg_11413_reg[7] 
       (.C(ap_clk),
        .CE(\tmp119_reg_11423[7]_i_1_n_3 ),
        .D(tmp_fu_7224_p2[7]),
        .Q(tmp_reg_11413[7]),
        .R(1'b0));
  CARRY4 \tmp_reg_11413_reg[7]_i_1 
       (.CI(\tmp_reg_11413_reg[3]_i_1_n_3 ),
        .CO({\NLW_tmp_reg_11413_reg[7]_i_1_CO_UNCONNECTED [3],\tmp_reg_11413_reg[7]_i_1_n_4 ,\tmp_reg_11413_reg[7]_i_1_n_5 ,\tmp_reg_11413_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,\tmp_reg_11413[7]_i_2_n_3 ,\tmp_reg_11413[7]_i_3_n_3 ,\tmp_reg_11413[7]_i_4_n_3 }),
        .O(tmp_fu_7224_p2[7:4]),
        .S({\tmp_reg_11413[7]_i_5_n_3 ,\tmp_reg_11413[7]_i_6_n_3 ,\tmp_reg_11413[7]_i_7_n_3 ,\tmp_reg_11413[7]_i_8_n_3 }));
  CARRY4 \tmp_reg_11413_reg[7]_i_10 
       (.CI(\tmp_reg_11413_reg[7]_i_13_n_3 ),
        .CO({\NLW_tmp_reg_11413_reg[7]_i_10_CO_UNCONNECTED [3],\tmp_reg_11413_reg[7]_i_10_n_4 ,\tmp_reg_11413_reg[7]_i_10_n_5 ,\tmp_reg_11413_reg[7]_i_10_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,\tmp_reg_11413[7]_i_22_n_3 ,\tmp_reg_11413[7]_i_23_n_3 ,\tmp_reg_11413[7]_i_24_n_3 }),
        .O({\tmp_reg_11413_reg[7]_i_10_n_7 ,\tmp_reg_11413_reg[7]_i_10_n_8 ,\tmp_reg_11413_reg[7]_i_10_n_9 ,\tmp_reg_11413_reg[7]_i_10_n_10 }),
        .S({\tmp_reg_11413[7]_i_25_n_3 ,\tmp_reg_11413[7]_i_26_n_3 ,\tmp_reg_11413[7]_i_27_n_3 ,\tmp_reg_11413[7]_i_28_n_3 }));
  CARRY4 \tmp_reg_11413_reg[7]_i_11 
       (.CI(\tmp_reg_11413_reg[7]_i_14_n_3 ),
        .CO({\NLW_tmp_reg_11413_reg[7]_i_11_CO_UNCONNECTED [3],\tmp_reg_11413_reg[7]_i_11_n_4 ,\tmp_reg_11413_reg[7]_i_11_n_5 ,\tmp_reg_11413_reg[7]_i_11_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,\tmp_reg_11413[7]_i_29_n_3 ,\tmp_reg_11413[7]_i_30_n_3 ,\tmp_reg_11413[7]_i_31_n_3 }),
        .O({\tmp_reg_11413_reg[7]_i_11_n_7 ,\tmp_reg_11413_reg[7]_i_11_n_8 ,\tmp_reg_11413_reg[7]_i_11_n_9 ,\tmp_reg_11413_reg[7]_i_11_n_10 }),
        .S({\tmp_reg_11413[7]_i_32_n_3 ,\tmp_reg_11413[7]_i_33_n_3 ,\tmp_reg_11413[7]_i_34_n_3 ,\tmp_reg_11413[7]_i_35_n_3 }));
  CARRY4 \tmp_reg_11413_reg[7]_i_12 
       (.CI(1'b0),
        .CO({\tmp_reg_11413_reg[7]_i_12_n_3 ,\tmp_reg_11413_reg[7]_i_12_n_4 ,\tmp_reg_11413_reg[7]_i_12_n_5 ,\tmp_reg_11413_reg[7]_i_12_n_6 }),
        .CYINIT(1'b0),
        .DI({\tmp_reg_11413[7]_i_36_n_3 ,\tmp_reg_11413[7]_i_37_n_3 ,\tmp_reg_11413[7]_i_38_n_3 ,1'b0}),
        .O({\tmp_reg_11413_reg[7]_i_12_n_7 ,\tmp_reg_11413_reg[7]_i_12_n_8 ,\tmp_reg_11413_reg[7]_i_12_n_9 ,\tmp_reg_11413_reg[7]_i_12_n_10 }),
        .S({\tmp_reg_11413[7]_i_39_n_3 ,\tmp_reg_11413[7]_i_40_n_3 ,\tmp_reg_11413[7]_i_41_n_3 ,\tmp_reg_11413[7]_i_42_n_3 }));
  CARRY4 \tmp_reg_11413_reg[7]_i_13 
       (.CI(1'b0),
        .CO({\tmp_reg_11413_reg[7]_i_13_n_3 ,\tmp_reg_11413_reg[7]_i_13_n_4 ,\tmp_reg_11413_reg[7]_i_13_n_5 ,\tmp_reg_11413_reg[7]_i_13_n_6 }),
        .CYINIT(1'b0),
        .DI({\tmp_reg_11413[7]_i_43_n_3 ,\tmp_reg_11413[7]_i_44_n_3 ,\tmp_reg_11413[7]_i_45_n_3 ,1'b0}),
        .O({\tmp_reg_11413_reg[7]_i_13_n_7 ,\tmp_reg_11413_reg[7]_i_13_n_8 ,\tmp_reg_11413_reg[7]_i_13_n_9 ,\tmp_reg_11413_reg[7]_i_13_n_10 }),
        .S({\tmp_reg_11413[7]_i_46_n_3 ,\tmp_reg_11413[7]_i_47_n_3 ,\tmp_reg_11413[7]_i_48_n_3 ,\tmp_reg_11413[7]_i_49_n_3 }));
  CARRY4 \tmp_reg_11413_reg[7]_i_14 
       (.CI(1'b0),
        .CO({\tmp_reg_11413_reg[7]_i_14_n_3 ,\tmp_reg_11413_reg[7]_i_14_n_4 ,\tmp_reg_11413_reg[7]_i_14_n_5 ,\tmp_reg_11413_reg[7]_i_14_n_6 }),
        .CYINIT(1'b0),
        .DI({\tmp_reg_11413[7]_i_50_n_3 ,\tmp_reg_11413[7]_i_51_n_3 ,\tmp_reg_11413[7]_i_52_n_3 ,1'b0}),
        .O({\tmp_reg_11413_reg[7]_i_14_n_7 ,\tmp_reg_11413_reg[7]_i_14_n_8 ,\tmp_reg_11413_reg[7]_i_14_n_9 ,\tmp_reg_11413_reg[7]_i_14_n_10 }),
        .S({\tmp_reg_11413[7]_i_53_n_3 ,\tmp_reg_11413[7]_i_54_n_3 ,\tmp_reg_11413[7]_i_55_n_3 ,\tmp_reg_11413[7]_i_56_n_3 }));
  CARRY4 \tmp_reg_11413_reg[7]_i_9 
       (.CI(\tmp_reg_11413_reg[7]_i_12_n_3 ),
        .CO({\NLW_tmp_reg_11413_reg[7]_i_9_CO_UNCONNECTED [3],\tmp_reg_11413_reg[7]_i_9_n_4 ,\tmp_reg_11413_reg[7]_i_9_n_5 ,\tmp_reg_11413_reg[7]_i_9_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,\tmp_reg_11413[7]_i_15_n_3 ,\tmp_reg_11413[7]_i_16_n_3 ,\tmp_reg_11413[7]_i_17_n_3 }),
        .O({\tmp_reg_11413_reg[7]_i_9_n_7 ,\tmp_reg_11413_reg[7]_i_9_n_8 ,\tmp_reg_11413_reg[7]_i_9_n_9 ,\tmp_reg_11413_reg[7]_i_9_n_10 }),
        .S({\tmp_reg_11413[7]_i_18_n_3 ,\tmp_reg_11413[7]_i_19_n_3 ,\tmp_reg_11413[7]_i_20_n_3 ,\tmp_reg_11413[7]_i_21_n_3 }));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_CONTROL_BUS_s_axi
   (ap_rst_n_inv,
    ap_done,
    \FSM_onehot_wstate_reg[1]_0 ,
    \FSM_onehot_wstate_reg[2]_0 ,
    D,
    s_axi_CONTROL_BUS_RVALID,
    \FSM_onehot_rstate_reg[1]_0 ,
    interrupt,
    \ap_CS_fsm_reg[0] ,
    indvar_flatten_reg_5788,
    s_axi_CONTROL_BUS_BVALID,
    int_ap_start_reg_0,
    s_axi_CONTROL_BUS_RDATA,
    ap_clk,
    s_axi_CONTROL_BUS_AWVALID,
    s_axi_CONTROL_BUS_WDATA,
    s_axi_CONTROL_BUS_WSTRB,
    s_axi_CONTROL_BUS_WVALID,
    Q,
    int_ap_ready_reg_0,
    int_ap_ready_reg_1,
    int_ap_ready_reg_2,
    int_ap_ready_reg_3,
    int_ap_ready_reg_4,
    int_ap_ready_reg_5,
    int_ap_ready_reg_6,
    OUTPUT_STREAM_data_V_1_ack_in414_in,
    int_ap_ready_reg_7,
    OUTPUT_STREAM_last_V_1_ack_in,
    int_ap_ready_reg_8,
    int_ap_ready_reg_9,
    int_ap_ready_reg_10,
    int_ap_ready_reg_11,
    s_axi_CONTROL_BUS_ARADDR,
    s_axi_CONTROL_BUS_RREADY,
    s_axi_CONTROL_BUS_ARVALID,
    INPUT_STREAM_data_V_0_sel2,
    ap_rst_n,
    s_axi_CONTROL_BUS_BREADY,
    exitcond_flatten_fu_6084_p2,
    s_axi_CONTROL_BUS_AWADDR);
  output ap_rst_n_inv;
  output ap_done;
  output \FSM_onehot_wstate_reg[1]_0 ;
  output \FSM_onehot_wstate_reg[2]_0 ;
  output [1:0]D;
  output s_axi_CONTROL_BUS_RVALID;
  output \FSM_onehot_rstate_reg[1]_0 ;
  output interrupt;
  output \ap_CS_fsm_reg[0] ;
  output indvar_flatten_reg_5788;
  output s_axi_CONTROL_BUS_BVALID;
  output int_ap_start_reg_0;
  output [4:0]s_axi_CONTROL_BUS_RDATA;
  input ap_clk;
  input s_axi_CONTROL_BUS_AWVALID;
  input [2:0]s_axi_CONTROL_BUS_WDATA;
  input [0:0]s_axi_CONTROL_BUS_WSTRB;
  input s_axi_CONTROL_BUS_WVALID;
  input [2:0]Q;
  input int_ap_ready_reg_0;
  input int_ap_ready_reg_1;
  input int_ap_ready_reg_2;
  input int_ap_ready_reg_3;
  input int_ap_ready_reg_4;
  input int_ap_ready_reg_5;
  input int_ap_ready_reg_6;
  input OUTPUT_STREAM_data_V_1_ack_in414_in;
  input int_ap_ready_reg_7;
  input OUTPUT_STREAM_last_V_1_ack_in;
  input int_ap_ready_reg_8;
  input int_ap_ready_reg_9;
  input int_ap_ready_reg_10;
  input int_ap_ready_reg_11;
  input [3:0]s_axi_CONTROL_BUS_ARADDR;
  input s_axi_CONTROL_BUS_RREADY;
  input s_axi_CONTROL_BUS_ARVALID;
  input INPUT_STREAM_data_V_0_sel2;
  input ap_rst_n;
  input s_axi_CONTROL_BUS_BREADY;
  input exitcond_flatten_fu_6084_p2;
  input [3:0]s_axi_CONTROL_BUS_AWADDR;

  wire [1:0]D;
  wire \FSM_onehot_rstate[1]_i_1_n_3 ;
  wire \FSM_onehot_rstate[2]_i_1_n_3 ;
  wire \FSM_onehot_rstate_reg[1]_0 ;
  wire \FSM_onehot_wstate[1]_i_1_n_3 ;
  wire \FSM_onehot_wstate[2]_i_1_n_3 ;
  wire \FSM_onehot_wstate[3]_i_1_n_3 ;
  wire \FSM_onehot_wstate_reg[1]_0 ;
  wire \FSM_onehot_wstate_reg[2]_0 ;
  wire INPUT_STREAM_data_V_0_sel2;
  wire OUTPUT_STREAM_data_V_1_ack_in414_in;
  wire OUTPUT_STREAM_last_V_1_ack_in;
  wire [2:0]Q;
  wire \ap_CS_fsm_reg[0] ;
  wire ap_clk;
  wire ap_done;
  wire ap_idle;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ar_hs;
  wire [7:1]data0;
  wire exitcond_flatten_fu_6084_p2;
  wire indvar_flatten_reg_5788;
  wire int_ap_done_i_1_n_3;
  wire int_ap_done_i_2_n_3;
  wire int_ap_ready_i_2_n_3;
  wire int_ap_ready_i_3_n_3;
  wire int_ap_ready_i_4_n_3;
  wire int_ap_ready_reg_0;
  wire int_ap_ready_reg_1;
  wire int_ap_ready_reg_10;
  wire int_ap_ready_reg_11;
  wire int_ap_ready_reg_2;
  wire int_ap_ready_reg_3;
  wire int_ap_ready_reg_4;
  wire int_ap_ready_reg_5;
  wire int_ap_ready_reg_6;
  wire int_ap_ready_reg_7;
  wire int_ap_ready_reg_8;
  wire int_ap_ready_reg_9;
  wire int_ap_start3_out;
  wire int_ap_start_i_1_n_3;
  wire int_ap_start_reg_0;
  wire int_auto_restart_i_1_n_3;
  wire int_gie_i_1_n_3;
  wire int_gie_reg_n_3;
  wire \int_ier[0]_i_1_n_3 ;
  wire \int_ier[1]_i_1_n_3 ;
  wire \int_ier[1]_i_2_n_3 ;
  wire \int_ier_reg_n_3_[0] ;
  wire int_isr;
  wire int_isr7_out;
  wire \int_isr[0]_i_1_n_3 ;
  wire \int_isr[1]_i_1_n_3 ;
  wire \int_isr_reg_n_3_[0] ;
  wire interrupt;
  wire p_0_in__0;
  wire p_1_in;
  wire [7:0]rdata;
  wire \rdata[0]_i_2_n_3 ;
  wire \rdata[1]_i_2_n_3 ;
  wire [3:0]s_axi_CONTROL_BUS_ARADDR;
  wire s_axi_CONTROL_BUS_ARVALID;
  wire [3:0]s_axi_CONTROL_BUS_AWADDR;
  wire s_axi_CONTROL_BUS_AWVALID;
  wire s_axi_CONTROL_BUS_BREADY;
  wire s_axi_CONTROL_BUS_BVALID;
  wire [4:0]s_axi_CONTROL_BUS_RDATA;
  wire s_axi_CONTROL_BUS_RREADY;
  wire s_axi_CONTROL_BUS_RVALID;
  wire [2:0]s_axi_CONTROL_BUS_WDATA;
  wire [0:0]s_axi_CONTROL_BUS_WSTRB;
  wire s_axi_CONTROL_BUS_WVALID;
  wire waddr;
  wire \waddr_reg_n_3_[0] ;
  wire \waddr_reg_n_3_[1] ;
  wire \waddr_reg_n_3_[2] ;
  wire \waddr_reg_n_3_[3] ;

  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'hF727)) 
    \FSM_onehot_rstate[1]_i_1 
       (.I0(\FSM_onehot_rstate_reg[1]_0 ),
        .I1(s_axi_CONTROL_BUS_ARVALID),
        .I2(s_axi_CONTROL_BUS_RVALID),
        .I3(s_axi_CONTROL_BUS_RREADY),
        .O(\FSM_onehot_rstate[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'hF222)) 
    \FSM_onehot_rstate[2]_i_1 
       (.I0(s_axi_CONTROL_BUS_RVALID),
        .I1(s_axi_CONTROL_BUS_RREADY),
        .I2(s_axi_CONTROL_BUS_ARVALID),
        .I3(\FSM_onehot_rstate_reg[1]_0 ),
        .O(\FSM_onehot_rstate[2]_i_1_n_3 ));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[1]_i_1_n_3 ),
        .Q(\FSM_onehot_rstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[2]_i_1_n_3 ),
        .Q(s_axi_CONTROL_BUS_RVALID),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFF0C1D1D)) 
    \FSM_onehot_wstate[1]_i_1 
       (.I0(\FSM_onehot_wstate_reg[2]_0 ),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .I2(s_axi_CONTROL_BUS_AWVALID),
        .I3(s_axi_CONTROL_BUS_BREADY),
        .I4(s_axi_CONTROL_BUS_BVALID),
        .O(\FSM_onehot_wstate[1]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_wstate[2]_i_1 
       (.I0(s_axi_CONTROL_BUS_WVALID),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(s_axi_CONTROL_BUS_AWVALID),
        .I3(\FSM_onehot_wstate_reg[1]_0 ),
        .O(\FSM_onehot_wstate[2]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[3]_i_1 
       (.I0(s_axi_CONTROL_BUS_WVALID),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(s_axi_CONTROL_BUS_BREADY),
        .I3(s_axi_CONTROL_BUS_BVALID),
        .O(\FSM_onehot_wstate[3]_i_1_n_3 ));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[1]_i_1_n_3 ),
        .Q(\FSM_onehot_wstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[2]_i_1_n_3 ),
        .Q(\FSM_onehot_wstate_reg[2]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[3]_i_1_n_3 ),
        .Q(s_axi_CONTROL_BUS_BVALID),
        .R(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    \INPUT_STREAM_dest_V_0_state[1]_i_1 
       (.I0(ap_rst_n),
        .O(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(ap_done),
        .I1(Q[2]),
        .I2(ap_start),
        .I3(Q[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'hF222)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(Q[1]),
        .I1(exitcond_flatten_fu_6084_p2),
        .I2(ap_start),
        .I3(Q[0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \i_0_i_reg_5799[7]_i_1 
       (.I0(ap_start),
        .I1(Q[0]),
        .I2(INPUT_STREAM_data_V_0_sel2),
        .O(int_ap_start_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \i_0_i_reg_5799[7]_i_2 
       (.I0(INPUT_STREAM_data_V_0_sel2),
        .I1(Q[0]),
        .I2(ap_start),
        .O(\ap_CS_fsm_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFFFF7FFFF0000)) 
    int_ap_done_i_1
       (.I0(int_ap_done_i_2_n_3),
        .I1(ar_hs),
        .I2(s_axi_CONTROL_BUS_ARADDR[0]),
        .I3(s_axi_CONTROL_BUS_ARADDR[1]),
        .I4(ap_done),
        .I5(data0[1]),
        .O(int_ap_done_i_1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h1)) 
    int_ap_done_i_2
       (.I0(s_axi_CONTROL_BUS_ARADDR[2]),
        .I1(s_axi_CONTROL_BUS_ARADDR[3]),
        .O(int_ap_done_i_2_n_3));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_done_i_1_n_3),
        .Q(data0[1]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'h2)) 
    int_ap_idle_i_1
       (.I0(Q[0]),
        .I1(ap_start),
        .O(ap_idle));
  FDRE int_ap_idle_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_idle),
        .Q(data0[2]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    int_ap_ready_i_1
       (.I0(int_ap_ready_i_2_n_3),
        .I1(int_ap_ready_reg_0),
        .I2(int_ap_ready_reg_1),
        .I3(int_ap_ready_reg_2),
        .I4(int_ap_ready_i_3_n_3),
        .I5(int_ap_ready_i_4_n_3),
        .O(ap_done));
  LUT4 #(
    .INIT(16'h0400)) 
    int_ap_ready_i_2
       (.I0(int_ap_ready_reg_8),
        .I1(int_ap_ready_reg_9),
        .I2(int_ap_ready_reg_10),
        .I3(int_ap_ready_reg_11),
        .O(int_ap_ready_i_2_n_3));
  LUT4 #(
    .INIT(16'h0400)) 
    int_ap_ready_i_3
       (.I0(int_ap_ready_reg_3),
        .I1(int_ap_ready_reg_4),
        .I2(int_ap_ready_reg_5),
        .I3(int_ap_ready_reg_6),
        .O(int_ap_ready_i_3_n_3));
  LUT4 #(
    .INIT(16'h0800)) 
    int_ap_ready_i_4
       (.I0(Q[2]),
        .I1(OUTPUT_STREAM_data_V_1_ack_in414_in),
        .I2(int_ap_ready_reg_7),
        .I3(OUTPUT_STREAM_last_V_1_ack_in),
        .O(int_ap_ready_i_4_n_3));
  FDRE int_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done),
        .Q(data0[3]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'hFBF8)) 
    int_ap_start_i_1
       (.I0(data0[7]),
        .I1(ap_done),
        .I2(int_ap_start3_out),
        .I3(ap_start),
        .O(int_ap_start_i_1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    int_ap_start_i_2
       (.I0(s_axi_CONTROL_BUS_WDATA[0]),
        .I1(\int_ier[1]_i_2_n_3 ),
        .I2(\waddr_reg_n_3_[2] ),
        .I3(\waddr_reg_n_3_[3] ),
        .O(int_ap_start3_out));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_i_1_n_3),
        .Q(ap_start),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFEFF0200)) 
    int_auto_restart_i_1
       (.I0(s_axi_CONTROL_BUS_WDATA[2]),
        .I1(\waddr_reg_n_3_[3] ),
        .I2(\waddr_reg_n_3_[2] ),
        .I3(\int_ier[1]_i_2_n_3 ),
        .I4(data0[7]),
        .O(int_auto_restart_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    int_auto_restart_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_auto_restart_i_1_n_3),
        .Q(data0[7]),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    int_gie_i_1
       (.I0(s_axi_CONTROL_BUS_WDATA[0]),
        .I1(\waddr_reg_n_3_[3] ),
        .I2(\waddr_reg_n_3_[2] ),
        .I3(\int_ier[1]_i_2_n_3 ),
        .I4(int_gie_reg_n_3),
        .O(int_gie_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    int_gie_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_gie_i_1_n_3),
        .Q(int_gie_reg_n_3),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \int_ier[0]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[0]),
        .I1(\waddr_reg_n_3_[2] ),
        .I2(\waddr_reg_n_3_[3] ),
        .I3(\int_ier[1]_i_2_n_3 ),
        .I4(\int_ier_reg_n_3_[0] ),
        .O(\int_ier[0]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \int_ier[1]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[1]),
        .I1(\waddr_reg_n_3_[2] ),
        .I2(\waddr_reg_n_3_[3] ),
        .I3(\int_ier[1]_i_2_n_3 ),
        .I4(p_0_in__0),
        .O(\int_ier[1]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'h00000080)) 
    \int_ier[1]_i_2 
       (.I0(s_axi_CONTROL_BUS_WSTRB),
        .I1(s_axi_CONTROL_BUS_WVALID),
        .I2(\FSM_onehot_wstate_reg[2]_0 ),
        .I3(\waddr_reg_n_3_[0] ),
        .I4(\waddr_reg_n_3_[1] ),
        .O(\int_ier[1]_i_2_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[0]_i_1_n_3 ),
        .Q(\int_ier_reg_n_3_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[1]_i_1_n_3 ),
        .Q(p_0_in__0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFF7FFFFFFF8000)) 
    \int_isr[0]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[0]),
        .I1(\int_ier[1]_i_2_n_3 ),
        .I2(\waddr_reg_n_3_[2] ),
        .I3(\waddr_reg_n_3_[3] ),
        .I4(int_isr7_out),
        .I5(\int_isr_reg_n_3_[0] ),
        .O(\int_isr[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \int_isr[0]_i_2 
       (.I0(ap_done),
        .I1(\int_ier_reg_n_3_[0] ),
        .O(int_isr7_out));
  LUT6 #(
    .INIT(64'hFFFF7FFFFFFF8000)) 
    \int_isr[1]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[1]),
        .I1(\int_ier[1]_i_2_n_3 ),
        .I2(\waddr_reg_n_3_[2] ),
        .I3(\waddr_reg_n_3_[3] ),
        .I4(int_isr),
        .I5(p_1_in),
        .O(\int_isr[1]_i_1_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \int_isr[1]_i_2 
       (.I0(ap_done),
        .I1(p_0_in__0),
        .O(int_isr));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[0]_i_1_n_3 ),
        .Q(\int_isr_reg_n_3_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[1]_i_1_n_3 ),
        .Q(p_1_in),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hE0)) 
    interrupt_INST_0
       (.I0(\int_isr_reg_n_3_[0] ),
        .I1(p_1_in),
        .I2(int_gie_reg_n_3),
        .O(interrupt));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \j_0_i_reg_5810[7]_i_1 
       (.I0(Q[0]),
        .I1(ap_start),
        .I2(INPUT_STREAM_data_V_0_sel2),
        .O(indvar_flatten_reg_5788));
  LUT3 #(
    .INIT(8'h10)) 
    \rdata[0]_i_1 
       (.I0(s_axi_CONTROL_BUS_ARADDR[0]),
        .I1(s_axi_CONTROL_BUS_ARADDR[1]),
        .I2(\rdata[0]_i_2_n_3 ),
        .O(rdata[0]));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \rdata[0]_i_2 
       (.I0(\int_ier_reg_n_3_[0] ),
        .I1(\int_isr_reg_n_3_[0] ),
        .I2(s_axi_CONTROL_BUS_ARADDR[3]),
        .I3(s_axi_CONTROL_BUS_ARADDR[2]),
        .I4(ap_start),
        .I5(int_gie_reg_n_3),
        .O(\rdata[0]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h80AA800A80A08000)) 
    \rdata[1]_i_1 
       (.I0(\rdata[1]_i_2_n_3 ),
        .I1(p_1_in),
        .I2(s_axi_CONTROL_BUS_ARADDR[3]),
        .I3(s_axi_CONTROL_BUS_ARADDR[2]),
        .I4(p_0_in__0),
        .I5(data0[1]),
        .O(rdata[1]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \rdata[1]_i_2 
       (.I0(s_axi_CONTROL_BUS_ARADDR[1]),
        .I1(s_axi_CONTROL_BUS_ARADDR[0]),
        .O(\rdata[1]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \rdata[2]_i_1 
       (.I0(data0[2]),
        .I1(s_axi_CONTROL_BUS_ARADDR[2]),
        .I2(s_axi_CONTROL_BUS_ARADDR[3]),
        .I3(s_axi_CONTROL_BUS_ARADDR[0]),
        .I4(s_axi_CONTROL_BUS_ARADDR[1]),
        .O(rdata[2]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \rdata[3]_i_1 
       (.I0(data0[3]),
        .I1(s_axi_CONTROL_BUS_ARADDR[2]),
        .I2(s_axi_CONTROL_BUS_ARADDR[3]),
        .I3(s_axi_CONTROL_BUS_ARADDR[0]),
        .I4(s_axi_CONTROL_BUS_ARADDR[1]),
        .O(rdata[3]));
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[7]_i_1 
       (.I0(\FSM_onehot_rstate_reg[1]_0 ),
        .I1(s_axi_CONTROL_BUS_ARVALID),
        .O(ar_hs));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \rdata[7]_i_2 
       (.I0(data0[7]),
        .I1(s_axi_CONTROL_BUS_ARADDR[2]),
        .I2(s_axi_CONTROL_BUS_ARADDR[3]),
        .I3(s_axi_CONTROL_BUS_ARADDR[0]),
        .I4(s_axi_CONTROL_BUS_ARADDR[1]),
        .O(rdata[7]));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[0]),
        .Q(s_axi_CONTROL_BUS_RDATA[0]),
        .R(1'b0));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[1]),
        .Q(s_axi_CONTROL_BUS_RDATA[1]),
        .R(1'b0));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[2]),
        .Q(s_axi_CONTROL_BUS_RDATA[2]),
        .R(1'b0));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[3]),
        .Q(s_axi_CONTROL_BUS_RDATA[3]),
        .R(1'b0));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[7]),
        .Q(s_axi_CONTROL_BUS_RDATA[4]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[3]_i_1 
       (.I0(s_axi_CONTROL_BUS_AWVALID),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .O(waddr));
  FDRE \waddr_reg[0] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CONTROL_BUS_AWADDR[0]),
        .Q(\waddr_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \waddr_reg[1] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CONTROL_BUS_AWADDR[1]),
        .Q(\waddr_reg_n_3_[1] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CONTROL_BUS_AWADDR[2]),
        .Q(\waddr_reg_n_3_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CONTROL_BUS_AWADDR[3]),
        .Q(\waddr_reg_n_3_[3] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0
   (DOADO,
    DOBDO,
    ap_clk,
    a_0_ce0,
    ram_reg,
    ADDRARDADDR,
    tmp_8_mid2_v_fu_6474_p3,
    DIADI,
    INPUT_STREAM_data_V_0_sel2,
    ram_reg_0,
    ram_reg_1);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  input ap_clk;
  input a_0_ce0;
  input ram_reg;
  input [8:0]ADDRARDADDR;
  input [7:0]tmp_8_mid2_v_fu_6474_p3;
  input [7:0]DIADI;
  input INPUT_STREAM_data_V_0_sel2;
  input ram_reg_0;
  input ram_reg_1;

  wire [8:0]ADDRARDADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2;
  wire a_0_ce0;
  wire ap_clk;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire [7:0]tmp_8_mid2_v_fu_6474_p3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_395 HLS_accel_a_0_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .DIADI(DIADI),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .INPUT_STREAM_data_V_0_sel2(INPUT_STREAM_data_V_0_sel2),
        .a_0_ce0(a_0_ce0),
        .ap_clk(ap_clk),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .tmp_8_mid2_v_fu_6474_p3(tmp_8_mid2_v_fu_6474_p3));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_100
   (DOADO,
    DOBDO,
    ap_clk,
    a_0_ce0,
    ram_reg,
    ADDRARDADDR,
    tmp_8_mid2_v_fu_6474_p3,
    DIADI,
    INPUT_STREAM_data_V_0_sel2,
    ram_reg_0,
    ram_reg_1);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  input ap_clk;
  input a_0_ce0;
  input ram_reg;
  input [8:0]ADDRARDADDR;
  input [7:0]tmp_8_mid2_v_fu_6474_p3;
  input [7:0]DIADI;
  input INPUT_STREAM_data_V_0_sel2;
  input ram_reg_0;
  input ram_reg_1;

  wire [8:0]ADDRARDADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2;
  wire a_0_ce0;
  wire ap_clk;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire [7:0]tmp_8_mid2_v_fu_6474_p3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_372 HLS_accel_a_0_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .DIADI(DIADI),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .INPUT_STREAM_data_V_0_sel2(INPUT_STREAM_data_V_0_sel2),
        .a_0_ce0(a_0_ce0),
        .ap_clk(ap_clk),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .tmp_8_mid2_v_fu_6474_p3(tmp_8_mid2_v_fu_6474_p3));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_101
   (DOADO,
    DOBDO,
    \j_0_i_reg_5810_reg[4] ,
    ap_clk,
    a_0_ce0,
    ram_reg,
    ADDRARDADDR,
    tmp_8_mid2_v_fu_6474_p3,
    DIADI,
    Q,
    exitcond4_i_fu_6102_p2,
    INPUT_STREAM_data_V_0_sel2);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  output \j_0_i_reg_5810_reg[4] ;
  input ap_clk;
  input a_0_ce0;
  input ram_reg;
  input [8:0]ADDRARDADDR;
  input [7:0]tmp_8_mid2_v_fu_6474_p3;
  input [7:0]DIADI;
  input [6:0]Q;
  input exitcond4_i_fu_6102_p2;
  input INPUT_STREAM_data_V_0_sel2;

  wire [8:0]ADDRARDADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2;
  wire [6:0]Q;
  wire a_0_ce0;
  wire ap_clk;
  wire exitcond4_i_fu_6102_p2;
  wire \j_0_i_reg_5810_reg[4] ;
  wire ram_reg;
  wire [7:0]tmp_8_mid2_v_fu_6474_p3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_371 HLS_accel_a_0_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .DIADI(DIADI),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .INPUT_STREAM_data_V_0_sel2(INPUT_STREAM_data_V_0_sel2),
        .Q(Q),
        .a_0_ce0(a_0_ce0),
        .ap_clk(ap_clk),
        .exitcond4_i_fu_6102_p2(exitcond4_i_fu_6102_p2),
        .\j_0_i_reg_5810_reg[4] (\j_0_i_reg_5810_reg[4] ),
        .ram_reg_0(ram_reg),
        .tmp_8_mid2_v_fu_6474_p3(tmp_8_mid2_v_fu_6474_p3));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_102
   (DOADO,
    DOBDO,
    ap_clk,
    a_0_ce0,
    ram_reg,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    INPUT_STREAM_data_V_0_sel2,
    ram_reg_0,
    ram_reg_1);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  input ap_clk;
  input a_0_ce0;
  input ram_reg;
  input [8:0]ADDRARDADDR;
  input [7:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input INPUT_STREAM_data_V_0_sel2;
  input ram_reg_0;
  input ram_reg_1;

  wire [8:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2;
  wire a_0_ce0;
  wire ap_clk;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_370 HLS_accel_a_0_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DIADI(DIADI),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .INPUT_STREAM_data_V_0_sel2(INPUT_STREAM_data_V_0_sel2),
        .a_0_ce0(a_0_ce0),
        .ap_clk(ap_clk),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_103
   (DOADO,
    DOBDO,
    ap_clk,
    a_13_ce0,
    ram_reg,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    INPUT_STREAM_data_V_0_sel2,
    ram_reg_0,
    ram_reg_1);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  input ap_clk;
  input a_13_ce0;
  input ram_reg;
  input [8:0]ADDRARDADDR;
  input [7:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input INPUT_STREAM_data_V_0_sel2;
  input ram_reg_0;
  input ram_reg_1;

  wire [8:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2;
  wire a_13_ce0;
  wire ap_clk;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_369 HLS_accel_a_0_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DIADI(DIADI),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .INPUT_STREAM_data_V_0_sel2(INPUT_STREAM_data_V_0_sel2),
        .a_13_ce0(a_13_ce0),
        .ap_clk(ap_clk),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_104
   (DOADO,
    DOBDO,
    ap_clk,
    a_0_ce0,
    ram_reg,
    ADDRARDADDR,
    tmp_8_mid2_v_fu_6474_p3,
    DIADI,
    INPUT_STREAM_data_V_0_sel2,
    ram_reg_0,
    ram_reg_1);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  input ap_clk;
  input a_0_ce0;
  input ram_reg;
  input [8:0]ADDRARDADDR;
  input [7:0]tmp_8_mid2_v_fu_6474_p3;
  input [7:0]DIADI;
  input INPUT_STREAM_data_V_0_sel2;
  input ram_reg_0;
  input ram_reg_1;

  wire [8:0]ADDRARDADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2;
  wire a_0_ce0;
  wire ap_clk;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire [7:0]tmp_8_mid2_v_fu_6474_p3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_368 HLS_accel_a_0_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .DIADI(DIADI),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .INPUT_STREAM_data_V_0_sel2(INPUT_STREAM_data_V_0_sel2),
        .a_0_ce0(a_0_ce0),
        .ap_clk(ap_clk),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .tmp_8_mid2_v_fu_6474_p3(tmp_8_mid2_v_fu_6474_p3));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_105
   (DOADO,
    DOBDO,
    \j_0_i_reg_5810_reg[4] ,
    ap_clk,
    a_13_ce0,
    ram_reg,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    Q,
    exitcond4_i_fu_6102_p2,
    INPUT_STREAM_data_V_0_sel2);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  output \j_0_i_reg_5810_reg[4] ;
  input ap_clk;
  input a_13_ce0;
  input ram_reg;
  input [8:0]ADDRARDADDR;
  input [7:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input [6:0]Q;
  input exitcond4_i_fu_6102_p2;
  input INPUT_STREAM_data_V_0_sel2;

  wire [8:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2;
  wire [6:0]Q;
  wire a_13_ce0;
  wire ap_clk;
  wire exitcond4_i_fu_6102_p2;
  wire \j_0_i_reg_5810_reg[4] ;
  wire ram_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_367 HLS_accel_a_0_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DIADI(DIADI),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .INPUT_STREAM_data_V_0_sel2(INPUT_STREAM_data_V_0_sel2),
        .Q(Q),
        .a_13_ce0(a_13_ce0),
        .ap_clk(ap_clk),
        .exitcond4_i_fu_6102_p2(exitcond4_i_fu_6102_p2),
        .\j_0_i_reg_5810_reg[4] (\j_0_i_reg_5810_reg[4] ),
        .ram_reg_0(ram_reg));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_106
   (DOADO,
    DOBDO,
    ap_clk,
    a_13_ce0,
    ram_reg,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    INPUT_STREAM_data_V_0_sel2,
    ram_reg_0,
    ram_reg_1);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  input ap_clk;
  input a_13_ce0;
  input ram_reg;
  input [8:0]ADDRARDADDR;
  input [7:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input INPUT_STREAM_data_V_0_sel2;
  input ram_reg_0;
  input ram_reg_1;

  wire [8:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2;
  wire a_13_ce0;
  wire ap_clk;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_366 HLS_accel_a_0_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DIADI(DIADI),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .INPUT_STREAM_data_V_0_sel2(INPUT_STREAM_data_V_0_sel2),
        .a_13_ce0(a_13_ce0),
        .ap_clk(ap_clk),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_107
   (DOADO,
    DOBDO,
    ap_clk,
    a_13_ce0,
    ram_reg,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    ram_reg_0,
    ram_reg_1,
    INPUT_STREAM_data_V_0_sel2);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  input ap_clk;
  input a_13_ce0;
  input ram_reg;
  input [8:0]ADDRARDADDR;
  input [7:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg_0;
  input ram_reg_1;
  input INPUT_STREAM_data_V_0_sel2;

  wire [8:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2;
  wire a_13_ce0;
  wire ap_clk;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_365 HLS_accel_a_0_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DIADI(DIADI),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .INPUT_STREAM_data_V_0_sel2(INPUT_STREAM_data_V_0_sel2),
        .a_13_ce0(a_13_ce0),
        .ap_clk(ap_clk),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_108
   (DOADO,
    DOBDO,
    ap_clk,
    a_13_ce0,
    ram_reg,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    ram_reg_0,
    ram_reg_1,
    INPUT_STREAM_data_V_0_sel2);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  input ap_clk;
  input a_13_ce0;
  input ram_reg;
  input [8:0]ADDRARDADDR;
  input [7:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg_0;
  input ram_reg_1;
  input INPUT_STREAM_data_V_0_sel2;

  wire [8:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2;
  wire a_13_ce0;
  wire ap_clk;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_364 HLS_accel_a_0_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DIADI(DIADI),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .INPUT_STREAM_data_V_0_sel2(INPUT_STREAM_data_V_0_sel2),
        .a_13_ce0(a_13_ce0),
        .ap_clk(ap_clk),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_109
   (DOADO,
    DOBDO,
    \j_0_i_reg_5810_reg[4] ,
    ap_clk,
    a_13_ce0,
    ram_reg,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    Q,
    exitcond4_i_fu_6102_p2,
    INPUT_STREAM_data_V_0_sel2);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  output \j_0_i_reg_5810_reg[4] ;
  input ap_clk;
  input a_13_ce0;
  input ram_reg;
  input [8:0]ADDRARDADDR;
  input [7:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input [6:0]Q;
  input exitcond4_i_fu_6102_p2;
  input INPUT_STREAM_data_V_0_sel2;

  wire [8:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2;
  wire [6:0]Q;
  wire a_13_ce0;
  wire ap_clk;
  wire exitcond4_i_fu_6102_p2;
  wire \j_0_i_reg_5810_reg[4] ;
  wire ram_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_363 HLS_accel_a_0_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DIADI(DIADI),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .INPUT_STREAM_data_V_0_sel2(INPUT_STREAM_data_V_0_sel2),
        .Q(Q),
        .a_13_ce0(a_13_ce0),
        .ap_clk(ap_clk),
        .exitcond4_i_fu_6102_p2(exitcond4_i_fu_6102_p2),
        .\j_0_i_reg_5810_reg[4] (\j_0_i_reg_5810_reg[4] ),
        .ram_reg_0(ram_reg));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_110
   (DOADO,
    DOBDO,
    \j_0_i_reg_5810_reg[4] ,
    ap_clk,
    a_0_ce0,
    ram_reg,
    ADDRARDADDR,
    tmp_8_mid2_v_fu_6474_p3,
    DIADI,
    Q,
    exitcond4_i_fu_6102_p2,
    INPUT_STREAM_data_V_0_sel2);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  output \j_0_i_reg_5810_reg[4] ;
  input ap_clk;
  input a_0_ce0;
  input ram_reg;
  input [8:0]ADDRARDADDR;
  input [7:0]tmp_8_mid2_v_fu_6474_p3;
  input [7:0]DIADI;
  input [6:0]Q;
  input exitcond4_i_fu_6102_p2;
  input INPUT_STREAM_data_V_0_sel2;

  wire [8:0]ADDRARDADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2;
  wire [6:0]Q;
  wire a_0_ce0;
  wire ap_clk;
  wire exitcond4_i_fu_6102_p2;
  wire \j_0_i_reg_5810_reg[4] ;
  wire ram_reg;
  wire [7:0]tmp_8_mid2_v_fu_6474_p3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_362 HLS_accel_a_0_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .DIADI(DIADI),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .INPUT_STREAM_data_V_0_sel2(INPUT_STREAM_data_V_0_sel2),
        .Q(Q),
        .a_0_ce0(a_0_ce0),
        .ap_clk(ap_clk),
        .exitcond4_i_fu_6102_p2(exitcond4_i_fu_6102_p2),
        .\j_0_i_reg_5810_reg[4] (\j_0_i_reg_5810_reg[4] ),
        .ram_reg_0(ram_reg),
        .tmp_8_mid2_v_fu_6474_p3(tmp_8_mid2_v_fu_6474_p3));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_111
   (DOADO,
    DOBDO,
    ap_clk,
    a_0_ce0,
    ram_reg,
    ADDRARDADDR,
    tmp_8_mid2_v_fu_6474_p3,
    DIADI,
    INPUT_STREAM_data_V_0_sel2,
    ram_reg_0,
    ram_reg_1);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  input ap_clk;
  input a_0_ce0;
  input ram_reg;
  input [8:0]ADDRARDADDR;
  input [7:0]tmp_8_mid2_v_fu_6474_p3;
  input [7:0]DIADI;
  input INPUT_STREAM_data_V_0_sel2;
  input ram_reg_0;
  input ram_reg_1;

  wire [8:0]ADDRARDADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2;
  wire a_0_ce0;
  wire ap_clk;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire [7:0]tmp_8_mid2_v_fu_6474_p3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_361 HLS_accel_a_0_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .DIADI(DIADI),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .INPUT_STREAM_data_V_0_sel2(INPUT_STREAM_data_V_0_sel2),
        .a_0_ce0(a_0_ce0),
        .ap_clk(ap_clk),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .tmp_8_mid2_v_fu_6474_p3(tmp_8_mid2_v_fu_6474_p3));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_112
   (DOADO,
    DOBDO,
    ap_clk,
    a_0_ce0,
    ram_reg,
    ADDRARDADDR,
    tmp_8_mid2_v_fu_6474_p3,
    DIADI,
    INPUT_STREAM_data_V_0_sel2,
    ram_reg_0,
    ram_reg_1);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  input ap_clk;
  input a_0_ce0;
  input ram_reg;
  input [8:0]ADDRARDADDR;
  input [7:0]tmp_8_mid2_v_fu_6474_p3;
  input [7:0]DIADI;
  input INPUT_STREAM_data_V_0_sel2;
  input ram_reg_0;
  input ram_reg_1;

  wire [8:0]ADDRARDADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2;
  wire a_0_ce0;
  wire ap_clk;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire [7:0]tmp_8_mid2_v_fu_6474_p3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_360 HLS_accel_a_0_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .DIADI(DIADI),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .INPUT_STREAM_data_V_0_sel2(INPUT_STREAM_data_V_0_sel2),
        .a_0_ce0(a_0_ce0),
        .ap_clk(ap_clk),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .tmp_8_mid2_v_fu_6474_p3(tmp_8_mid2_v_fu_6474_p3));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_113
   (DOADO,
    DOBDO,
    ap_clk,
    a_0_ce0,
    ram_reg,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    ram_reg_0,
    ram_reg_1,
    INPUT_STREAM_data_V_0_sel2);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  input ap_clk;
  input a_0_ce0;
  input ram_reg;
  input [8:0]ADDRARDADDR;
  input [7:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg_0;
  input ram_reg_1;
  input INPUT_STREAM_data_V_0_sel2;

  wire [8:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2;
  wire a_0_ce0;
  wire ap_clk;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_359 HLS_accel_a_0_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DIADI(DIADI),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .INPUT_STREAM_data_V_0_sel2(INPUT_STREAM_data_V_0_sel2),
        .a_0_ce0(a_0_ce0),
        .ap_clk(ap_clk),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_114
   (DOADO,
    DOBDO,
    \j_0_i_reg_5810_reg[3] ,
    ap_clk,
    a_13_ce0,
    ram_reg,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    Q,
    exitcond4_i_fu_6102_p2,
    INPUT_STREAM_data_V_0_sel2);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  output \j_0_i_reg_5810_reg[3] ;
  input ap_clk;
  input a_13_ce0;
  input ram_reg;
  input [8:0]ADDRARDADDR;
  input [7:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input [6:0]Q;
  input exitcond4_i_fu_6102_p2;
  input INPUT_STREAM_data_V_0_sel2;

  wire [8:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2;
  wire [6:0]Q;
  wire a_13_ce0;
  wire ap_clk;
  wire exitcond4_i_fu_6102_p2;
  wire \j_0_i_reg_5810_reg[3] ;
  wire ram_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_358 HLS_accel_a_0_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DIADI(DIADI),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .INPUT_STREAM_data_V_0_sel2(INPUT_STREAM_data_V_0_sel2),
        .Q(Q),
        .a_13_ce0(a_13_ce0),
        .ap_clk(ap_clk),
        .exitcond4_i_fu_6102_p2(exitcond4_i_fu_6102_p2),
        .\j_0_i_reg_5810_reg[3] (\j_0_i_reg_5810_reg[3] ),
        .ram_reg_0(ram_reg));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_115
   (DOADO,
    DOBDO,
    ap_clk,
    a_0_ce0,
    ram_reg,
    ADDRARDADDR,
    tmp_8_mid2_v_fu_6474_p3,
    DIADI,
    INPUT_STREAM_data_V_0_sel2,
    ram_reg_0,
    ram_reg_1);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  input ap_clk;
  input a_0_ce0;
  input ram_reg;
  input [8:0]ADDRARDADDR;
  input [7:0]tmp_8_mid2_v_fu_6474_p3;
  input [7:0]DIADI;
  input INPUT_STREAM_data_V_0_sel2;
  input ram_reg_0;
  input ram_reg_1;

  wire [8:0]ADDRARDADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2;
  wire a_0_ce0;
  wire ap_clk;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire [7:0]tmp_8_mid2_v_fu_6474_p3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_357 HLS_accel_a_0_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .DIADI(DIADI),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .INPUT_STREAM_data_V_0_sel2(INPUT_STREAM_data_V_0_sel2),
        .a_0_ce0(a_0_ce0),
        .ap_clk(ap_clk),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .tmp_8_mid2_v_fu_6474_p3(tmp_8_mid2_v_fu_6474_p3));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_116
   (DOADO,
    DOBDO,
    ap_clk,
    a_13_ce0,
    ram_reg,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    ram_reg_0,
    ram_reg_1,
    INPUT_STREAM_data_V_0_sel2);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  input ap_clk;
  input a_13_ce0;
  input ram_reg;
  input [8:0]ADDRARDADDR;
  input [7:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg_0;
  input ram_reg_1;
  input INPUT_STREAM_data_V_0_sel2;

  wire [8:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2;
  wire a_13_ce0;
  wire ap_clk;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_356 HLS_accel_a_0_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DIADI(DIADI),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .INPUT_STREAM_data_V_0_sel2(INPUT_STREAM_data_V_0_sel2),
        .a_13_ce0(a_13_ce0),
        .ap_clk(ap_clk),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_117
   (DOADO,
    DOBDO,
    ap_clk,
    a_13_ce0,
    ram_reg,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    ram_reg_0,
    ram_reg_1,
    INPUT_STREAM_data_V_0_sel2);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  input ap_clk;
  input a_13_ce0;
  input ram_reg;
  input [8:0]ADDRARDADDR;
  input [7:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg_0;
  input ram_reg_1;
  input INPUT_STREAM_data_V_0_sel2;

  wire [8:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2;
  wire a_13_ce0;
  wire ap_clk;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_355 HLS_accel_a_0_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DIADI(DIADI),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .INPUT_STREAM_data_V_0_sel2(INPUT_STREAM_data_V_0_sel2),
        .a_13_ce0(a_13_ce0),
        .ap_clk(ap_clk),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_118
   (DOADO,
    DOBDO,
    \j_0_i_reg_5810_reg[4] ,
    ap_clk,
    a_13_ce0,
    ram_reg,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    Q,
    exitcond4_i_fu_6102_p2,
    INPUT_STREAM_data_V_0_sel2);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  output \j_0_i_reg_5810_reg[4] ;
  input ap_clk;
  input a_13_ce0;
  input ram_reg;
  input [8:0]ADDRARDADDR;
  input [7:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input [6:0]Q;
  input exitcond4_i_fu_6102_p2;
  input INPUT_STREAM_data_V_0_sel2;

  wire [8:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2;
  wire [6:0]Q;
  wire a_13_ce0;
  wire ap_clk;
  wire exitcond4_i_fu_6102_p2;
  wire \j_0_i_reg_5810_reg[4] ;
  wire ram_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_354 HLS_accel_a_0_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DIADI(DIADI),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .INPUT_STREAM_data_V_0_sel2(INPUT_STREAM_data_V_0_sel2),
        .Q(Q),
        .a_13_ce0(a_13_ce0),
        .ap_clk(ap_clk),
        .exitcond4_i_fu_6102_p2(exitcond4_i_fu_6102_p2),
        .\j_0_i_reg_5810_reg[4] (\j_0_i_reg_5810_reg[4] ),
        .ram_reg_0(ram_reg));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_119
   (DOADO,
    DOBDO,
    ap_clk,
    a_13_ce0,
    ram_reg,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    ram_reg_0,
    ram_reg_1,
    INPUT_STREAM_data_V_0_sel2);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  input ap_clk;
  input a_13_ce0;
  input ram_reg;
  input [8:0]ADDRARDADDR;
  input [7:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg_0;
  input ram_reg_1;
  input INPUT_STREAM_data_V_0_sel2;

  wire [8:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2;
  wire a_13_ce0;
  wire ap_clk;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_353 HLS_accel_a_0_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DIADI(DIADI),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .INPUT_STREAM_data_V_0_sel2(INPUT_STREAM_data_V_0_sel2),
        .a_13_ce0(a_13_ce0),
        .ap_clk(ap_clk),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_120
   (DOADO,
    DOBDO,
    ap_clk,
    a_13_ce0,
    ram_reg,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    ram_reg_0,
    ram_reg_1,
    INPUT_STREAM_data_V_0_sel2);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  input ap_clk;
  input a_13_ce0;
  input ram_reg;
  input [8:0]ADDRARDADDR;
  input [7:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg_0;
  input ram_reg_1;
  input INPUT_STREAM_data_V_0_sel2;

  wire [8:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2;
  wire a_13_ce0;
  wire ap_clk;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_352 HLS_accel_a_0_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DIADI(DIADI),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .INPUT_STREAM_data_V_0_sel2(INPUT_STREAM_data_V_0_sel2),
        .a_13_ce0(a_13_ce0),
        .ap_clk(ap_clk),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_121
   (DOADO,
    DOBDO,
    ap_clk,
    a_0_ce0,
    ram_reg,
    ADDRARDADDR,
    tmp_8_mid2_v_fu_6474_p3,
    DIADI,
    INPUT_STREAM_data_V_0_sel2,
    ram_reg_0,
    ram_reg_1);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  input ap_clk;
  input a_0_ce0;
  input ram_reg;
  input [8:0]ADDRARDADDR;
  input [7:0]tmp_8_mid2_v_fu_6474_p3;
  input [7:0]DIADI;
  input INPUT_STREAM_data_V_0_sel2;
  input ram_reg_0;
  input ram_reg_1;

  wire [8:0]ADDRARDADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2;
  wire a_0_ce0;
  wire ap_clk;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire [7:0]tmp_8_mid2_v_fu_6474_p3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_351 HLS_accel_a_0_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .DIADI(DIADI),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .INPUT_STREAM_data_V_0_sel2(INPUT_STREAM_data_V_0_sel2),
        .a_0_ce0(a_0_ce0),
        .ap_clk(ap_clk),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .tmp_8_mid2_v_fu_6474_p3(tmp_8_mid2_v_fu_6474_p3));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_122
   (DOADO,
    DOBDO,
    ap_clk,
    a_13_ce0,
    ram_reg,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    ram_reg_0,
    ram_reg_1,
    INPUT_STREAM_data_V_0_sel2);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  input ap_clk;
  input a_13_ce0;
  input ram_reg;
  input [8:0]ADDRARDADDR;
  input [7:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg_0;
  input ram_reg_1;
  input INPUT_STREAM_data_V_0_sel2;

  wire [8:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2;
  wire a_13_ce0;
  wire ap_clk;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_350 HLS_accel_a_0_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DIADI(DIADI),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .INPUT_STREAM_data_V_0_sel2(INPUT_STREAM_data_V_0_sel2),
        .a_13_ce0(a_13_ce0),
        .ap_clk(ap_clk),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_123
   (DOADO,
    DOBDO,
    ap_clk,
    a_13_ce0,
    ram_reg,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    Q,
    exitcond4_i_fu_6102_p2,
    ram_reg_0,
    INPUT_STREAM_data_V_0_sel2);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  input ap_clk;
  input a_13_ce0;
  input ram_reg;
  input [8:0]ADDRARDADDR;
  input [7:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input [1:0]Q;
  input exitcond4_i_fu_6102_p2;
  input ram_reg_0;
  input INPUT_STREAM_data_V_0_sel2;

  wire [8:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2;
  wire [1:0]Q;
  wire a_13_ce0;
  wire ap_clk;
  wire exitcond4_i_fu_6102_p2;
  wire ram_reg;
  wire ram_reg_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_349 HLS_accel_a_0_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DIADI(DIADI),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .INPUT_STREAM_data_V_0_sel2(INPUT_STREAM_data_V_0_sel2),
        .Q(Q),
        .a_13_ce0(a_13_ce0),
        .ap_clk(ap_clk),
        .exitcond4_i_fu_6102_p2(exitcond4_i_fu_6102_p2),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_124
   (DOADO,
    DOBDO,
    ap_clk,
    a_13_ce0,
    ram_reg,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    ram_reg_0,
    ram_reg_1,
    INPUT_STREAM_data_V_0_sel2);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  input ap_clk;
  input a_13_ce0;
  input ram_reg;
  input [8:0]ADDRARDADDR;
  input [7:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg_0;
  input ram_reg_1;
  input INPUT_STREAM_data_V_0_sel2;

  wire [8:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2;
  wire a_13_ce0;
  wire ap_clk;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_348 HLS_accel_a_0_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DIADI(DIADI),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .INPUT_STREAM_data_V_0_sel2(INPUT_STREAM_data_V_0_sel2),
        .a_13_ce0(a_13_ce0),
        .ap_clk(ap_clk),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_125
   (DOADO,
    DOBDO,
    ap_clk,
    a_13_ce0,
    ram_reg,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    ram_reg_0,
    ram_reg_1,
    INPUT_STREAM_data_V_0_sel2);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  input ap_clk;
  input a_13_ce0;
  input ram_reg;
  input [8:0]ADDRARDADDR;
  input [7:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg_0;
  input ram_reg_1;
  input INPUT_STREAM_data_V_0_sel2;

  wire [8:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2;
  wire a_13_ce0;
  wire ap_clk;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_347 HLS_accel_a_0_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DIADI(DIADI),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .INPUT_STREAM_data_V_0_sel2(INPUT_STREAM_data_V_0_sel2),
        .a_13_ce0(a_13_ce0),
        .ap_clk(ap_clk),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_126
   (DOADO,
    DOBDO,
    ap_clk,
    a_13_ce0,
    ram_reg,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    ram_reg_0,
    ram_reg_1,
    INPUT_STREAM_data_V_0_sel2);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  input ap_clk;
  input a_13_ce0;
  input ram_reg;
  input [8:0]ADDRARDADDR;
  input [7:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg_0;
  input ram_reg_1;
  input INPUT_STREAM_data_V_0_sel2;

  wire [8:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2;
  wire a_13_ce0;
  wire ap_clk;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_346 HLS_accel_a_0_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DIADI(DIADI),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .INPUT_STREAM_data_V_0_sel2(INPUT_STREAM_data_V_0_sel2),
        .a_13_ce0(a_13_ce0),
        .ap_clk(ap_clk),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_127
   (DOADO,
    DOBDO,
    \j_0_i_reg_5810_reg[4] ,
    ap_clk,
    a_13_ce0,
    ram_reg,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    Q,
    exitcond4_i_fu_6102_p2,
    INPUT_STREAM_data_V_0_sel2);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  output \j_0_i_reg_5810_reg[4] ;
  input ap_clk;
  input a_13_ce0;
  input ram_reg;
  input [8:0]ADDRARDADDR;
  input [7:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input [6:0]Q;
  input exitcond4_i_fu_6102_p2;
  input INPUT_STREAM_data_V_0_sel2;

  wire [8:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2;
  wire [6:0]Q;
  wire a_13_ce0;
  wire ap_clk;
  wire exitcond4_i_fu_6102_p2;
  wire \j_0_i_reg_5810_reg[4] ;
  wire ram_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_345 HLS_accel_a_0_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DIADI(DIADI),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .INPUT_STREAM_data_V_0_sel2(INPUT_STREAM_data_V_0_sel2),
        .Q(Q),
        .a_13_ce0(a_13_ce0),
        .ap_clk(ap_clk),
        .exitcond4_i_fu_6102_p2(exitcond4_i_fu_6102_p2),
        .\j_0_i_reg_5810_reg[4] (\j_0_i_reg_5810_reg[4] ),
        .ram_reg_0(ram_reg));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_128
   (DOADO,
    DOBDO,
    ap_clk,
    a_13_ce0,
    ram_reg,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    ram_reg_0,
    ram_reg_1,
    INPUT_STREAM_data_V_0_sel2);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  input ap_clk;
  input a_13_ce0;
  input ram_reg;
  input [8:0]ADDRARDADDR;
  input [7:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg_0;
  input ram_reg_1;
  input INPUT_STREAM_data_V_0_sel2;

  wire [8:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2;
  wire a_13_ce0;
  wire ap_clk;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_344 HLS_accel_a_0_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DIADI(DIADI),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .INPUT_STREAM_data_V_0_sel2(INPUT_STREAM_data_V_0_sel2),
        .a_13_ce0(a_13_ce0),
        .ap_clk(ap_clk),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_129
   (DOADO,
    DOBDO,
    ap_clk,
    a_13_ce0,
    ram_reg,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    ram_reg_0,
    ram_reg_1,
    INPUT_STREAM_data_V_0_sel2);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  input ap_clk;
  input a_13_ce0;
  input ram_reg;
  input [8:0]ADDRARDADDR;
  input [7:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg_0;
  input ram_reg_1;
  input INPUT_STREAM_data_V_0_sel2;

  wire [8:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2;
  wire a_13_ce0;
  wire ap_clk;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_343 HLS_accel_a_0_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DIADI(DIADI),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .INPUT_STREAM_data_V_0_sel2(INPUT_STREAM_data_V_0_sel2),
        .a_13_ce0(a_13_ce0),
        .ap_clk(ap_clk),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_130
   (DOADO,
    DOBDO,
    ap_clk,
    a_13_ce0,
    ram_reg,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    ram_reg_0,
    ram_reg_1,
    INPUT_STREAM_data_V_0_sel2);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  input ap_clk;
  input a_13_ce0;
  input ram_reg;
  input [8:0]ADDRARDADDR;
  input [7:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg_0;
  input ram_reg_1;
  input INPUT_STREAM_data_V_0_sel2;

  wire [8:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2;
  wire a_13_ce0;
  wire ap_clk;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_342 HLS_accel_a_0_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DIADI(DIADI),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .INPUT_STREAM_data_V_0_sel2(INPUT_STREAM_data_V_0_sel2),
        .a_13_ce0(a_13_ce0),
        .ap_clk(ap_clk),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_131
   (DOADO,
    DOBDO,
    \j_0_i_reg_5810_reg[3] ,
    ap_clk,
    a_13_ce0,
    ram_reg,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    Q,
    exitcond4_i_fu_6102_p2,
    INPUT_STREAM_data_V_0_sel2);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  output \j_0_i_reg_5810_reg[3] ;
  input ap_clk;
  input a_13_ce0;
  input ram_reg;
  input [8:0]ADDRARDADDR;
  input [7:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input [6:0]Q;
  input exitcond4_i_fu_6102_p2;
  input INPUT_STREAM_data_V_0_sel2;

  wire [8:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2;
  wire [6:0]Q;
  wire a_13_ce0;
  wire ap_clk;
  wire exitcond4_i_fu_6102_p2;
  wire \j_0_i_reg_5810_reg[3] ;
  wire ram_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_341 HLS_accel_a_0_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DIADI(DIADI),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .INPUT_STREAM_data_V_0_sel2(INPUT_STREAM_data_V_0_sel2),
        .Q(Q),
        .a_13_ce0(a_13_ce0),
        .ap_clk(ap_clk),
        .exitcond4_i_fu_6102_p2(exitcond4_i_fu_6102_p2),
        .\j_0_i_reg_5810_reg[3] (\j_0_i_reg_5810_reg[3] ),
        .ram_reg_0(ram_reg));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_132
   (DOADO,
    DOBDO,
    ap_clk,
    a_0_ce0,
    ram_reg,
    ADDRARDADDR,
    tmp_8_mid2_v_fu_6474_p3,
    DIADI,
    INPUT_STREAM_data_V_0_sel2,
    ram_reg_0,
    ram_reg_1);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  input ap_clk;
  input a_0_ce0;
  input ram_reg;
  input [8:0]ADDRARDADDR;
  input [7:0]tmp_8_mid2_v_fu_6474_p3;
  input [7:0]DIADI;
  input INPUT_STREAM_data_V_0_sel2;
  input ram_reg_0;
  input ram_reg_1;

  wire [8:0]ADDRARDADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2;
  wire a_0_ce0;
  wire ap_clk;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire [7:0]tmp_8_mid2_v_fu_6474_p3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_340 HLS_accel_a_0_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .DIADI(DIADI),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .INPUT_STREAM_data_V_0_sel2(INPUT_STREAM_data_V_0_sel2),
        .a_0_ce0(a_0_ce0),
        .ap_clk(ap_clk),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .tmp_8_mid2_v_fu_6474_p3(tmp_8_mid2_v_fu_6474_p3));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_133
   (DOADO,
    DOBDO,
    ap_clk,
    a_0_ce0,
    ram_reg,
    ADDRARDADDR,
    tmp_8_mid2_v_fu_6474_p3,
    DIADI,
    INPUT_STREAM_data_V_0_sel2,
    ram_reg_0,
    ram_reg_1);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  input ap_clk;
  input a_0_ce0;
  input ram_reg;
  input [8:0]ADDRARDADDR;
  input [7:0]tmp_8_mid2_v_fu_6474_p3;
  input [7:0]DIADI;
  input INPUT_STREAM_data_V_0_sel2;
  input ram_reg_0;
  input ram_reg_1;

  wire [8:0]ADDRARDADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2;
  wire a_0_ce0;
  wire ap_clk;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire [7:0]tmp_8_mid2_v_fu_6474_p3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_339 HLS_accel_a_0_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .DIADI(DIADI),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .INPUT_STREAM_data_V_0_sel2(INPUT_STREAM_data_V_0_sel2),
        .a_0_ce0(a_0_ce0),
        .ap_clk(ap_clk),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .tmp_8_mid2_v_fu_6474_p3(tmp_8_mid2_v_fu_6474_p3));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_134
   (DOADO,
    DOBDO,
    ap_clk,
    a_0_ce0,
    ram_reg,
    ADDRARDADDR,
    tmp_8_mid2_v_fu_6474_p3,
    DIADI,
    INPUT_STREAM_data_V_0_sel2,
    ram_reg_0,
    ram_reg_1);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  input ap_clk;
  input a_0_ce0;
  input ram_reg;
  input [8:0]ADDRARDADDR;
  input [7:0]tmp_8_mid2_v_fu_6474_p3;
  input [7:0]DIADI;
  input INPUT_STREAM_data_V_0_sel2;
  input ram_reg_0;
  input ram_reg_1;

  wire [8:0]ADDRARDADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2;
  wire a_0_ce0;
  wire ap_clk;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire [7:0]tmp_8_mid2_v_fu_6474_p3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_338 HLS_accel_a_0_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .DIADI(DIADI),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .INPUT_STREAM_data_V_0_sel2(INPUT_STREAM_data_V_0_sel2),
        .a_0_ce0(a_0_ce0),
        .ap_clk(ap_clk),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .tmp_8_mid2_v_fu_6474_p3(tmp_8_mid2_v_fu_6474_p3));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_135
   (DOADO,
    DOBDO,
    ap_clk,
    a_0_ce0,
    ram_reg,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    ram_reg_0,
    ram_reg_1,
    INPUT_STREAM_data_V_0_sel2);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  input ap_clk;
  input a_0_ce0;
  input ram_reg;
  input [8:0]ADDRARDADDR;
  input [7:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg_0;
  input ram_reg_1;
  input INPUT_STREAM_data_V_0_sel2;

  wire [8:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2;
  wire a_0_ce0;
  wire ap_clk;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_337 HLS_accel_a_0_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DIADI(DIADI),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .INPUT_STREAM_data_V_0_sel2(INPUT_STREAM_data_V_0_sel2),
        .a_0_ce0(a_0_ce0),
        .ap_clk(ap_clk),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_136
   (DOADO,
    DOBDO,
    \j_0_i_reg_5810_reg[4] ,
    ap_clk,
    a_13_ce0,
    ram_reg,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    Q,
    exitcond4_i_fu_6102_p2,
    INPUT_STREAM_data_V_0_sel2);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  output \j_0_i_reg_5810_reg[4] ;
  input ap_clk;
  input a_13_ce0;
  input ram_reg;
  input [8:0]ADDRARDADDR;
  input [7:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input [6:0]Q;
  input exitcond4_i_fu_6102_p2;
  input INPUT_STREAM_data_V_0_sel2;

  wire [8:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2;
  wire [6:0]Q;
  wire a_13_ce0;
  wire ap_clk;
  wire exitcond4_i_fu_6102_p2;
  wire \j_0_i_reg_5810_reg[4] ;
  wire ram_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_336 HLS_accel_a_0_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DIADI(DIADI),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .INPUT_STREAM_data_V_0_sel2(INPUT_STREAM_data_V_0_sel2),
        .Q(Q),
        .a_13_ce0(a_13_ce0),
        .ap_clk(ap_clk),
        .exitcond4_i_fu_6102_p2(exitcond4_i_fu_6102_p2),
        .\j_0_i_reg_5810_reg[4] (\j_0_i_reg_5810_reg[4] ),
        .ram_reg_0(ram_reg));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_137
   (DOADO,
    DOBDO,
    a_0_ce0,
    \ap_CS_fsm_reg[5] ,
    ADDRARDADDR,
    tmp_8_mid2_v_fu_6474_p3,
    D,
    ap_phi_mux_ia_0_i_i_phi_fu_5869_p41,
    ap_enable_reg_pp2_iter1_reg,
    ap_clk,
    DIADI,
    INPUT_STREAM_data_V_0_sel2,
    ram_reg,
    ram_reg_0,
    Q,
    ap_enable_reg_pp2_iter0,
    tmp_1_fu_6138_p3__0,
    exitcond1_i_i_fu_6438_p2,
    ram_reg_1,
    ram_reg_2,
    i_0_i_reg_5799,
    exitcond4_i_fu_6102_p2,
    p,
    ap_enable_reg_pp2_iter1,
    ram_reg_3,
    exitcond_flatten_fu_6084_p2,
    ram_reg_4,
    ram_reg_5);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  output a_0_ce0;
  output \ap_CS_fsm_reg[5] ;
  output [8:0]ADDRARDADDR;
  output [7:0]tmp_8_mid2_v_fu_6474_p3;
  output [2:0]D;
  output ap_phi_mux_ia_0_i_i_phi_fu_5869_p41;
  output ap_enable_reg_pp2_iter1_reg;
  input ap_clk;
  input [7:0]DIADI;
  input INPUT_STREAM_data_V_0_sel2;
  input ram_reg;
  input ram_reg_0;
  input [1:0]Q;
  input ap_enable_reg_pp2_iter0;
  input [2:0]tmp_1_fu_6138_p3__0;
  input exitcond1_i_i_fu_6438_p2;
  input [7:0]ram_reg_1;
  input [7:0]ram_reg_2;
  input [4:0]i_0_i_reg_5799;
  input exitcond4_i_fu_6102_p2;
  input p;
  input ap_enable_reg_pp2_iter1;
  input [0:0]ram_reg_3;
  input exitcond_flatten_fu_6084_p2;
  input ram_reg_4;
  input ram_reg_5;

  wire [8:0]ADDRARDADDR;
  wire [2:0]D;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2;
  wire [1:0]Q;
  wire a_0_ce0;
  wire \ap_CS_fsm_reg[5] ;
  wire ap_clk;
  wire ap_enable_reg_pp2_iter0;
  wire ap_enable_reg_pp2_iter1;
  wire ap_enable_reg_pp2_iter1_reg;
  wire ap_phi_mux_ia_0_i_i_phi_fu_5869_p41;
  wire exitcond1_i_i_fu_6438_p2;
  wire exitcond4_i_fu_6102_p2;
  wire exitcond_flatten_fu_6084_p2;
  wire [4:0]i_0_i_reg_5799;
  wire p;
  wire ram_reg;
  wire ram_reg_0;
  wire [7:0]ram_reg_1;
  wire [7:0]ram_reg_2;
  wire [0:0]ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire [2:0]tmp_1_fu_6138_p3__0;
  wire [7:0]tmp_8_mid2_v_fu_6474_p3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_335 HLS_accel_a_0_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .D(D),
        .DIADI(DIADI),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .INPUT_STREAM_data_V_0_sel2(INPUT_STREAM_data_V_0_sel2),
        .Q(Q),
        .a_0_ce0(a_0_ce0),
        .\ap_CS_fsm_reg[5] (\ap_CS_fsm_reg[5] ),
        .\ap_CS_fsm_reg[5]_0 (ap_phi_mux_ia_0_i_i_phi_fu_5869_p41),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp2_iter0(ap_enable_reg_pp2_iter0),
        .ap_enable_reg_pp2_iter1(ap_enable_reg_pp2_iter1),
        .ap_enable_reg_pp2_iter1_reg(ap_enable_reg_pp2_iter1_reg),
        .exitcond1_i_i_fu_6438_p2(exitcond1_i_i_fu_6438_p2),
        .exitcond4_i_fu_6102_p2(exitcond4_i_fu_6102_p2),
        .exitcond_flatten_fu_6084_p2(exitcond_flatten_fu_6084_p2),
        .i_0_i_reg_5799(i_0_i_reg_5799),
        .p(p),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .ram_reg_3(ram_reg_2),
        .ram_reg_4(ram_reg_3),
        .ram_reg_5(ram_reg_4),
        .ram_reg_6(ram_reg_5),
        .tmp_1_fu_6138_p3__0(tmp_1_fu_6138_p3__0),
        .tmp_8_mid2_v_fu_6474_p3(tmp_8_mid2_v_fu_6474_p3));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_138
   (DOADO,
    DOBDO,
    ap_clk,
    a_13_ce0,
    ram_reg,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    ram_reg_0,
    ram_reg_1,
    INPUT_STREAM_data_V_0_sel2);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  input ap_clk;
  input a_13_ce0;
  input ram_reg;
  input [8:0]ADDRARDADDR;
  input [7:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg_0;
  input ram_reg_1;
  input INPUT_STREAM_data_V_0_sel2;

  wire [8:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2;
  wire a_13_ce0;
  wire ap_clk;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_334 HLS_accel_a_0_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DIADI(DIADI),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .INPUT_STREAM_data_V_0_sel2(INPUT_STREAM_data_V_0_sel2),
        .a_13_ce0(a_13_ce0),
        .ap_clk(ap_clk),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_139
   (DOADO,
    DOBDO,
    ap_clk,
    a_13_ce0,
    ram_reg,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    ram_reg_0,
    ram_reg_1,
    INPUT_STREAM_data_V_0_sel2);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  input ap_clk;
  input a_13_ce0;
  input ram_reg;
  input [8:0]ADDRARDADDR;
  input [7:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg_0;
  input ram_reg_1;
  input INPUT_STREAM_data_V_0_sel2;

  wire [8:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2;
  wire a_13_ce0;
  wire ap_clk;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_333 HLS_accel_a_0_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DIADI(DIADI),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .INPUT_STREAM_data_V_0_sel2(INPUT_STREAM_data_V_0_sel2),
        .a_13_ce0(a_13_ce0),
        .ap_clk(ap_clk),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_140
   (DOADO,
    DOBDO,
    \j_0_i_reg_5810_reg[4] ,
    ap_clk,
    a_13_ce0,
    ram_reg,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    Q,
    exitcond4_i_fu_6102_p2,
    INPUT_STREAM_data_V_0_sel2);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  output \j_0_i_reg_5810_reg[4] ;
  input ap_clk;
  input a_13_ce0;
  input ram_reg;
  input [8:0]ADDRARDADDR;
  input [7:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input [6:0]Q;
  input exitcond4_i_fu_6102_p2;
  input INPUT_STREAM_data_V_0_sel2;

  wire [8:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2;
  wire [6:0]Q;
  wire a_13_ce0;
  wire ap_clk;
  wire exitcond4_i_fu_6102_p2;
  wire \j_0_i_reg_5810_reg[4] ;
  wire ram_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_332 HLS_accel_a_0_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DIADI(DIADI),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .INPUT_STREAM_data_V_0_sel2(INPUT_STREAM_data_V_0_sel2),
        .Q(Q),
        .a_13_ce0(a_13_ce0),
        .ap_clk(ap_clk),
        .exitcond4_i_fu_6102_p2(exitcond4_i_fu_6102_p2),
        .\j_0_i_reg_5810_reg[4] (\j_0_i_reg_5810_reg[4] ),
        .ram_reg_0(ram_reg));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_141
   (DOADO,
    DOBDO,
    ap_clk,
    a_13_ce0,
    ram_reg,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    ram_reg_0,
    ram_reg_1,
    INPUT_STREAM_data_V_0_sel2);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  input ap_clk;
  input a_13_ce0;
  input ram_reg;
  input [8:0]ADDRARDADDR;
  input [7:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg_0;
  input ram_reg_1;
  input INPUT_STREAM_data_V_0_sel2;

  wire [8:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2;
  wire a_13_ce0;
  wire ap_clk;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_331 HLS_accel_a_0_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DIADI(DIADI),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .INPUT_STREAM_data_V_0_sel2(INPUT_STREAM_data_V_0_sel2),
        .a_13_ce0(a_13_ce0),
        .ap_clk(ap_clk),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_142
   (DOADO,
    DOBDO,
    ap_clk,
    a_13_ce0,
    ram_reg,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    ram_reg_0,
    ram_reg_1,
    INPUT_STREAM_data_V_0_sel2);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  input ap_clk;
  input a_13_ce0;
  input ram_reg;
  input [8:0]ADDRARDADDR;
  input [7:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg_0;
  input ram_reg_1;
  input INPUT_STREAM_data_V_0_sel2;

  wire [8:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2;
  wire a_13_ce0;
  wire ap_clk;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_330 HLS_accel_a_0_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DIADI(DIADI),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .INPUT_STREAM_data_V_0_sel2(INPUT_STREAM_data_V_0_sel2),
        .a_13_ce0(a_13_ce0),
        .ap_clk(ap_clk),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_143
   (DOADO,
    DOBDO,
    ap_clk,
    a_0_ce0,
    ram_reg,
    ADDRARDADDR,
    tmp_8_mid2_v_fu_6474_p3,
    DIADI,
    INPUT_STREAM_data_V_0_sel2,
    ram_reg_0,
    ram_reg_1);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  input ap_clk;
  input a_0_ce0;
  input ram_reg;
  input [8:0]ADDRARDADDR;
  input [7:0]tmp_8_mid2_v_fu_6474_p3;
  input [7:0]DIADI;
  input INPUT_STREAM_data_V_0_sel2;
  input ram_reg_0;
  input ram_reg_1;

  wire [8:0]ADDRARDADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2;
  wire a_0_ce0;
  wire ap_clk;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire [7:0]tmp_8_mid2_v_fu_6474_p3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_329 HLS_accel_a_0_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .DIADI(DIADI),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .INPUT_STREAM_data_V_0_sel2(INPUT_STREAM_data_V_0_sel2),
        .a_0_ce0(a_0_ce0),
        .ap_clk(ap_clk),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .tmp_8_mid2_v_fu_6474_p3(tmp_8_mid2_v_fu_6474_p3));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_144
   (DOADO,
    DOBDO,
    ap_clk,
    a_13_ce0,
    ram_reg,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    ram_reg_0,
    ram_reg_1,
    INPUT_STREAM_data_V_0_sel2);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  input ap_clk;
  input a_13_ce0;
  input ram_reg;
  input [8:0]ADDRARDADDR;
  input [7:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg_0;
  input ram_reg_1;
  input INPUT_STREAM_data_V_0_sel2;

  wire [8:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2;
  wire a_13_ce0;
  wire ap_clk;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_328 HLS_accel_a_0_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DIADI(DIADI),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .INPUT_STREAM_data_V_0_sel2(INPUT_STREAM_data_V_0_sel2),
        .a_13_ce0(a_13_ce0),
        .ap_clk(ap_clk),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_145
   (DOADO,
    DOBDO,
    \j_0_i_reg_5810_reg[4] ,
    ap_clk,
    a_13_ce0,
    ram_reg,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    Q,
    exitcond4_i_fu_6102_p2,
    INPUT_STREAM_data_V_0_sel2);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  output \j_0_i_reg_5810_reg[4] ;
  input ap_clk;
  input a_13_ce0;
  input ram_reg;
  input [8:0]ADDRARDADDR;
  input [7:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input [6:0]Q;
  input exitcond4_i_fu_6102_p2;
  input INPUT_STREAM_data_V_0_sel2;

  wire [8:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2;
  wire [6:0]Q;
  wire a_13_ce0;
  wire ap_clk;
  wire exitcond4_i_fu_6102_p2;
  wire \j_0_i_reg_5810_reg[4] ;
  wire ram_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_327 HLS_accel_a_0_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DIADI(DIADI),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .INPUT_STREAM_data_V_0_sel2(INPUT_STREAM_data_V_0_sel2),
        .Q(Q),
        .a_13_ce0(a_13_ce0),
        .ap_clk(ap_clk),
        .exitcond4_i_fu_6102_p2(exitcond4_i_fu_6102_p2),
        .\j_0_i_reg_5810_reg[4] (\j_0_i_reg_5810_reg[4] ),
        .ram_reg_0(ram_reg));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_146
   (DOADO,
    DOBDO,
    ap_clk,
    a_13_ce0,
    ram_reg,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    ram_reg_0,
    ram_reg_1,
    INPUT_STREAM_data_V_0_sel2);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  input ap_clk;
  input a_13_ce0;
  input ram_reg;
  input [8:0]ADDRARDADDR;
  input [7:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg_0;
  input ram_reg_1;
  input INPUT_STREAM_data_V_0_sel2;

  wire [8:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2;
  wire a_13_ce0;
  wire ap_clk;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_326 HLS_accel_a_0_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DIADI(DIADI),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .INPUT_STREAM_data_V_0_sel2(INPUT_STREAM_data_V_0_sel2),
        .a_13_ce0(a_13_ce0),
        .ap_clk(ap_clk),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_147
   (DOADO,
    DOBDO,
    ap_clk,
    a_13_ce0,
    ram_reg,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    ram_reg_0,
    ram_reg_1,
    INPUT_STREAM_data_V_0_sel2);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  input ap_clk;
  input a_13_ce0;
  input ram_reg;
  input [8:0]ADDRARDADDR;
  input [7:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg_0;
  input ram_reg_1;
  input INPUT_STREAM_data_V_0_sel2;

  wire [8:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2;
  wire a_13_ce0;
  wire ap_clk;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_325 HLS_accel_a_0_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DIADI(DIADI),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .INPUT_STREAM_data_V_0_sel2(INPUT_STREAM_data_V_0_sel2),
        .a_13_ce0(a_13_ce0),
        .ap_clk(ap_clk),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_148
   (DOADO,
    DOBDO,
    ap_clk,
    a_13_ce0,
    ram_reg,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    ram_reg_0,
    ram_reg_1,
    INPUT_STREAM_data_V_0_sel2);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  input ap_clk;
  input a_13_ce0;
  input ram_reg;
  input [8:0]ADDRARDADDR;
  input [7:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg_0;
  input ram_reg_1;
  input INPUT_STREAM_data_V_0_sel2;

  wire [8:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2;
  wire a_13_ce0;
  wire ap_clk;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_324 HLS_accel_a_0_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DIADI(DIADI),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .INPUT_STREAM_data_V_0_sel2(INPUT_STREAM_data_V_0_sel2),
        .a_13_ce0(a_13_ce0),
        .ap_clk(ap_clk),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_149
   (DOADO,
    DOBDO,
    INPUT_STREAM_data_V_0_sel2,
    ap_clk,
    a_13_ce0,
    ram_reg,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    exitcond_flatten_fu_6084_p2,
    \indvar_flatten_reg_5788_reg[0] ,
    Q,
    ram_reg_0,
    exitcond4_i_fu_6102_p2,
    ram_reg_1);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  output INPUT_STREAM_data_V_0_sel2;
  input ap_clk;
  input a_13_ce0;
  input ram_reg;
  input [8:0]ADDRARDADDR;
  input [7:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input exitcond_flatten_fu_6084_p2;
  input \indvar_flatten_reg_5788_reg[0] ;
  input [0:0]Q;
  input [1:0]ram_reg_0;
  input exitcond4_i_fu_6102_p2;
  input ram_reg_1;

  wire [8:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2;
  wire [0:0]Q;
  wire a_13_ce0;
  wire ap_clk;
  wire exitcond4_i_fu_6102_p2;
  wire exitcond_flatten_fu_6084_p2;
  wire \indvar_flatten_reg_5788_reg[0] ;
  wire ram_reg;
  wire [1:0]ram_reg_0;
  wire ram_reg_1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_323 HLS_accel_a_0_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DIADI(DIADI),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .INPUT_STREAM_data_V_0_sel2(INPUT_STREAM_data_V_0_sel2),
        .Q(Q),
        .a_13_ce0(a_13_ce0),
        .ap_clk(ap_clk),
        .exitcond4_i_fu_6102_p2(exitcond4_i_fu_6102_p2),
        .exitcond_flatten_fu_6084_p2(exitcond_flatten_fu_6084_p2),
        .\indvar_flatten_reg_5788_reg[0] (\indvar_flatten_reg_5788_reg[0] ),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_150
   (DOADO,
    DOBDO,
    \j_0_i_reg_5810_reg[4] ,
    ap_clk,
    a_13_ce0,
    ram_reg,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    ram_reg_0,
    INPUT_STREAM_data_V_0_sel2,
    Q,
    exitcond4_i_fu_6102_p2);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  output \j_0_i_reg_5810_reg[4] ;
  input ap_clk;
  input a_13_ce0;
  input ram_reg;
  input [8:0]ADDRARDADDR;
  input [7:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg_0;
  input INPUT_STREAM_data_V_0_sel2;
  input [4:0]Q;
  input exitcond4_i_fu_6102_p2;

  wire [8:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2;
  wire [4:0]Q;
  wire a_13_ce0;
  wire ap_clk;
  wire exitcond4_i_fu_6102_p2;
  wire \j_0_i_reg_5810_reg[4] ;
  wire ram_reg;
  wire ram_reg_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_322 HLS_accel_a_0_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DIADI(DIADI),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .INPUT_STREAM_data_V_0_sel2(INPUT_STREAM_data_V_0_sel2),
        .Q(Q),
        .a_13_ce0(a_13_ce0),
        .ap_clk(ap_clk),
        .exitcond4_i_fu_6102_p2(exitcond4_i_fu_6102_p2),
        .\j_0_i_reg_5810_reg[4] (\j_0_i_reg_5810_reg[4] ),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_151
   (DOADO,
    DOBDO,
    ap_clk,
    a_13_ce0,
    ram_reg,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    ram_reg_0,
    ram_reg_1,
    INPUT_STREAM_data_V_0_sel2);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  input ap_clk;
  input a_13_ce0;
  input ram_reg;
  input [8:0]ADDRARDADDR;
  input [7:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg_0;
  input ram_reg_1;
  input INPUT_STREAM_data_V_0_sel2;

  wire [8:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2;
  wire a_13_ce0;
  wire ap_clk;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_321 HLS_accel_a_0_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DIADI(DIADI),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .INPUT_STREAM_data_V_0_sel2(INPUT_STREAM_data_V_0_sel2),
        .a_13_ce0(a_13_ce0),
        .ap_clk(ap_clk),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_152
   (DOADO,
    DOBDO,
    ap_clk,
    a_13_ce0,
    ram_reg,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    ram_reg_0,
    ram_reg_1,
    INPUT_STREAM_data_V_0_sel2);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  input ap_clk;
  input a_13_ce0;
  input ram_reg;
  input [8:0]ADDRARDADDR;
  input [7:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg_0;
  input ram_reg_1;
  input INPUT_STREAM_data_V_0_sel2;

  wire [8:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2;
  wire a_13_ce0;
  wire ap_clk;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_320 HLS_accel_a_0_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DIADI(DIADI),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .INPUT_STREAM_data_V_0_sel2(INPUT_STREAM_data_V_0_sel2),
        .a_13_ce0(a_13_ce0),
        .ap_clk(ap_clk),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_153
   (DOADO,
    DOBDO,
    a_13_ce0,
    ADDRARDADDR,
    exitcond_flatten_fu_6084_p2,
    tmp_1_fu_6138_p3__0,
    exitcond4_i_fu_6102_p2,
    \i_0_i_reg_5799_reg[4] ,
    \j_0_i_reg_5810_reg[4] ,
    \j_0_i_reg_5810_reg[3] ,
    \j_0_i_reg_5810_reg[2] ,
    \j_0_i_reg_5810_reg[1] ,
    \j_0_i_reg_5810_reg[2]_0 ,
    ap_clk,
    ram_reg,
    ADDRBWRADDR,
    DIADI,
    indvar_flatten_reg_5788_reg,
    ap_enable_reg_pp2_iter1,
    Q,
    i_0_i_reg_5799,
    \i_0_i_reg_5799_reg[4]_0 ,
    ram_reg_i_7__4,
    ram_reg_i_7__4_0,
    ram_reg_i_7__4_1,
    ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    ram_reg_i_7__4_2,
    ram_reg_3);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  output a_13_ce0;
  output [8:0]ADDRARDADDR;
  output exitcond_flatten_fu_6084_p2;
  output [2:0]tmp_1_fu_6138_p3__0;
  output exitcond4_i_fu_6102_p2;
  output \i_0_i_reg_5799_reg[4] ;
  output \j_0_i_reg_5810_reg[4] ;
  output \j_0_i_reg_5810_reg[3] ;
  output \j_0_i_reg_5810_reg[2] ;
  output \j_0_i_reg_5810_reg[1] ;
  output \j_0_i_reg_5810_reg[2]_0 ;
  input ap_clk;
  input ram_reg;
  input [7:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input [14:0]indvar_flatten_reg_5788_reg;
  input ap_enable_reg_pp2_iter1;
  input [1:0]Q;
  input [7:0]i_0_i_reg_5799;
  input [7:0]\i_0_i_reg_5799_reg[4]_0 ;
  input ram_reg_i_7__4;
  input ram_reg_i_7__4_0;
  input ram_reg_i_7__4_1;
  input ram_reg_0;
  input ram_reg_1;
  input ram_reg_2;
  input ram_reg_i_7__4_2;
  input ram_reg_3;

  wire [8:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire [1:0]Q;
  wire a_13_ce0;
  wire ap_clk;
  wire ap_enable_reg_pp2_iter1;
  wire exitcond4_i_fu_6102_p2;
  wire exitcond_flatten_fu_6084_p2;
  wire [7:0]i_0_i_reg_5799;
  wire \i_0_i_reg_5799_reg[4] ;
  wire [7:0]\i_0_i_reg_5799_reg[4]_0 ;
  wire [14:0]indvar_flatten_reg_5788_reg;
  wire \j_0_i_reg_5810_reg[1] ;
  wire \j_0_i_reg_5810_reg[2] ;
  wire \j_0_i_reg_5810_reg[2]_0 ;
  wire \j_0_i_reg_5810_reg[3] ;
  wire \j_0_i_reg_5810_reg[4] ;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_i_7__4;
  wire ram_reg_i_7__4_0;
  wire ram_reg_i_7__4_1;
  wire ram_reg_i_7__4_2;
  wire [2:0]tmp_1_fu_6138_p3__0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_319 HLS_accel_a_0_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DIADI(DIADI),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .Q(Q),
        .a_13_ce0(a_13_ce0),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp2_iter1(ap_enable_reg_pp2_iter1),
        .exitcond_flatten_fu_6084_p2(exitcond_flatten_fu_6084_p2),
        .i_0_i_reg_5799(i_0_i_reg_5799),
        .\i_0_i_reg_5799_reg[4] (\i_0_i_reg_5799_reg[4] ),
        .\i_0_i_reg_5799_reg[4]_0 (\i_0_i_reg_5799_reg[4]_0 ),
        .indvar_flatten_reg_5788_reg(indvar_flatten_reg_5788_reg),
        .\j_0_i_reg_5810_reg[1] (\j_0_i_reg_5810_reg[1] ),
        .\j_0_i_reg_5810_reg[2] (\j_0_i_reg_5810_reg[2] ),
        .\j_0_i_reg_5810_reg[2]_0 (\j_0_i_reg_5810_reg[2]_0 ),
        .\j_0_i_reg_5810_reg[3] (\j_0_i_reg_5810_reg[3] ),
        .\j_0_i_reg_5810_reg[4] (\j_0_i_reg_5810_reg[4] ),
        .\j_0_i_reg_5810_reg[5] (exitcond4_i_fu_6102_p2),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .ram_reg_3(ram_reg_2),
        .ram_reg_4(ram_reg_3),
        .ram_reg_i_7__4_0(ram_reg_i_7__4),
        .ram_reg_i_7__4_1(ram_reg_i_7__4_0),
        .ram_reg_i_7__4_2(ram_reg_i_7__4_1),
        .ram_reg_i_7__4_3(ram_reg_i_7__4_2),
        .tmp_1_fu_6138_p3__0(tmp_1_fu_6138_p3__0));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_154
   (DOADO,
    DOBDO,
    \j_0_i_reg_5810_reg[4] ,
    ap_clk,
    a_0_ce0,
    ram_reg,
    ADDRARDADDR,
    tmp_8_mid2_v_fu_6474_p3,
    DIADI,
    Q,
    exitcond4_i_fu_6102_p2,
    INPUT_STREAM_data_V_0_sel2);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  output \j_0_i_reg_5810_reg[4] ;
  input ap_clk;
  input a_0_ce0;
  input ram_reg;
  input [8:0]ADDRARDADDR;
  input [7:0]tmp_8_mid2_v_fu_6474_p3;
  input [7:0]DIADI;
  input [6:0]Q;
  input exitcond4_i_fu_6102_p2;
  input INPUT_STREAM_data_V_0_sel2;

  wire [8:0]ADDRARDADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2;
  wire [6:0]Q;
  wire a_0_ce0;
  wire ap_clk;
  wire exitcond4_i_fu_6102_p2;
  wire \j_0_i_reg_5810_reg[4] ;
  wire ram_reg;
  wire [7:0]tmp_8_mid2_v_fu_6474_p3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_318 HLS_accel_a_0_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .DIADI(DIADI),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .INPUT_STREAM_data_V_0_sel2(INPUT_STREAM_data_V_0_sel2),
        .Q(Q),
        .a_0_ce0(a_0_ce0),
        .ap_clk(ap_clk),
        .exitcond4_i_fu_6102_p2(exitcond4_i_fu_6102_p2),
        .\j_0_i_reg_5810_reg[4] (\j_0_i_reg_5810_reg[4] ),
        .ram_reg_0(ram_reg),
        .tmp_8_mid2_v_fu_6474_p3(tmp_8_mid2_v_fu_6474_p3));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_155
   (DOADO,
    DOBDO,
    ap_clk,
    a_0_ce0,
    ram_reg,
    ADDRARDADDR,
    tmp_8_mid2_v_fu_6474_p3,
    DIADI,
    INPUT_STREAM_data_V_0_sel2,
    ram_reg_0,
    ram_reg_1);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  input ap_clk;
  input a_0_ce0;
  input ram_reg;
  input [8:0]ADDRARDADDR;
  input [7:0]tmp_8_mid2_v_fu_6474_p3;
  input [7:0]DIADI;
  input INPUT_STREAM_data_V_0_sel2;
  input ram_reg_0;
  input ram_reg_1;

  wire [8:0]ADDRARDADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2;
  wire a_0_ce0;
  wire ap_clk;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire [7:0]tmp_8_mid2_v_fu_6474_p3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_317 HLS_accel_a_0_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .DIADI(DIADI),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .INPUT_STREAM_data_V_0_sel2(INPUT_STREAM_data_V_0_sel2),
        .a_0_ce0(a_0_ce0),
        .ap_clk(ap_clk),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .tmp_8_mid2_v_fu_6474_p3(tmp_8_mid2_v_fu_6474_p3));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_156
   (DOADO,
    DOBDO,
    ap_clk,
    a_0_ce0,
    ram_reg,
    ADDRARDADDR,
    tmp_8_mid2_v_fu_6474_p3,
    DIADI,
    ram_reg_0,
    ram_reg_1,
    INPUT_STREAM_data_V_0_sel2);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  input ap_clk;
  input a_0_ce0;
  input ram_reg;
  input [8:0]ADDRARDADDR;
  input [7:0]tmp_8_mid2_v_fu_6474_p3;
  input [7:0]DIADI;
  input ram_reg_0;
  input ram_reg_1;
  input INPUT_STREAM_data_V_0_sel2;

  wire [8:0]ADDRARDADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2;
  wire a_0_ce0;
  wire ap_clk;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire [7:0]tmp_8_mid2_v_fu_6474_p3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_316 HLS_accel_a_0_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .DIADI(DIADI),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .INPUT_STREAM_data_V_0_sel2(INPUT_STREAM_data_V_0_sel2),
        .a_0_ce0(a_0_ce0),
        .ap_clk(ap_clk),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .tmp_8_mid2_v_fu_6474_p3(tmp_8_mid2_v_fu_6474_p3));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_157
   (ram_reg,
    DOBDO,
    DIADI,
    \i1_0_i_reg_5832_reg[5] ,
    ap_clk,
    b_0_ce0,
    a_0_ce1,
    ADDRARDADDR,
    ADDRBWRADDR,
    ram_reg_0,
    INPUT_STREAM_data_V_0_sel2429_out,
    Q,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    INPUT_STREAM_data_V_0_sel);
  output [7:0]ram_reg;
  output [7:0]DOBDO;
  output [7:0]DIADI;
  output \i1_0_i_reg_5832_reg[5] ;
  input ap_clk;
  input b_0_ce0;
  input a_0_ce1;
  input [8:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input ram_reg_0;
  input INPUT_STREAM_data_V_0_sel2429_out;
  input [4:0]Q;
  input ram_reg_1;
  input [7:0]ram_reg_2;
  input [7:0]ram_reg_3;
  input INPUT_STREAM_data_V_0_sel;

  wire [8:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel;
  wire INPUT_STREAM_data_V_0_sel2429_out;
  wire [4:0]Q;
  wire a_0_ce1;
  wire ap_clk;
  wire b_0_ce0;
  wire \i1_0_i_reg_5832_reg[5] ;
  wire [7:0]ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire [7:0]ram_reg_2;
  wire [7:0]ram_reg_3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_315 HLS_accel_a_0_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DIADI(DIADI),
        .DOBDO(DOBDO),
        .INPUT_STREAM_data_V_0_sel(INPUT_STREAM_data_V_0_sel),
        .INPUT_STREAM_data_V_0_sel2429_out(INPUT_STREAM_data_V_0_sel2429_out),
        .Q(Q),
        .a_0_ce1(a_0_ce1),
        .ap_clk(ap_clk),
        .b_0_ce0(b_0_ce0),
        .\i1_0_i_reg_5832_reg[5] (\i1_0_i_reg_5832_reg[5] ),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .ram_reg_3(ram_reg_2),
        .ram_reg_4(ram_reg_3));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_158
   (ram_reg,
    DOBDO,
    DIADI,
    ap_clk,
    b_0_ce0,
    a_0_ce1,
    ADDRARDADDR,
    ADDRBWRADDR,
    INPUT_STREAM_data_V_0_sel2429_out,
    ram_reg_0,
    ram_reg_1,
    Q,
    ram_reg_2,
    INPUT_STREAM_data_V_0_sel);
  output [7:0]ram_reg;
  output [7:0]DOBDO;
  output [7:0]DIADI;
  input ap_clk;
  input b_0_ce0;
  input a_0_ce1;
  input [8:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input INPUT_STREAM_data_V_0_sel2429_out;
  input ram_reg_0;
  input ram_reg_1;
  input [7:0]Q;
  input [7:0]ram_reg_2;
  input INPUT_STREAM_data_V_0_sel;

  wire [8:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel;
  wire INPUT_STREAM_data_V_0_sel2429_out;
  wire [7:0]Q;
  wire a_0_ce1;
  wire ap_clk;
  wire b_0_ce0;
  wire [7:0]ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire [7:0]ram_reg_2;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_314 HLS_accel_a_0_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DIADI(DIADI),
        .DOBDO(DOBDO),
        .INPUT_STREAM_data_V_0_sel(INPUT_STREAM_data_V_0_sel),
        .INPUT_STREAM_data_V_0_sel2429_out(INPUT_STREAM_data_V_0_sel2429_out),
        .Q(Q),
        .a_0_ce1(a_0_ce1),
        .ap_clk(ap_clk),
        .b_0_ce0(b_0_ce0),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .ram_reg_3(ram_reg_2));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_159
   (ram_reg,
    ram_reg_0,
    ap_clk,
    b_0_ce0,
    a_0_ce1,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    ram_reg_1,
    ram_reg_2,
    INPUT_STREAM_data_V_0_sel2429_out);
  output [7:0]ram_reg;
  output [7:0]ram_reg_0;
  input ap_clk;
  input b_0_ce0;
  input a_0_ce1;
  input [8:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg_1;
  input ram_reg_2;
  input INPUT_STREAM_data_V_0_sel2429_out;

  wire [8:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire INPUT_STREAM_data_V_0_sel2429_out;
  wire a_0_ce1;
  wire ap_clk;
  wire b_0_ce0;
  wire [7:0]ram_reg;
  wire [7:0]ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_313 HLS_accel_a_0_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DIADI(DIADI),
        .INPUT_STREAM_data_V_0_sel2429_out(INPUT_STREAM_data_V_0_sel2429_out),
        .a_0_ce1(a_0_ce1),
        .ap_clk(ap_clk),
        .b_0_ce0(b_0_ce0),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .ram_reg_3(ram_reg_2));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_160
   (DOADO,
    ram_reg,
    ap_clk,
    b_0_ce0,
    ram_reg_0,
    ADDRARDADDR,
    Q,
    ADDRBWRADDR,
    DIADI,
    ram_reg_1,
    ram_reg_2,
    INPUT_STREAM_data_V_0_sel2429_out);
  output [7:0]DOADO;
  output [7:0]ram_reg;
  input ap_clk;
  input b_0_ce0;
  input ram_reg_0;
  input [8:0]ADDRARDADDR;
  input [3:0]Q;
  input [4:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg_1;
  input ram_reg_2;
  input INPUT_STREAM_data_V_0_sel2429_out;

  wire [8:0]ADDRARDADDR;
  wire [4:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire INPUT_STREAM_data_V_0_sel2429_out;
  wire [3:0]Q;
  wire ap_clk;
  wire b_0_ce0;
  wire [7:0]ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_312 HLS_accel_a_0_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR({Q,ADDRBWRADDR}),
        .DIADI(DIADI),
        .DOADO(DOADO),
        .INPUT_STREAM_data_V_0_sel2429_out(INPUT_STREAM_data_V_0_sel2429_out),
        .ap_clk(ap_clk),
        .b_0_ce0(b_0_ce0),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .ram_reg_3(ram_reg_2));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_161
   (DOADO,
    ram_reg,
    ap_clk,
    b_13_ce0,
    ram_reg_0,
    ADDRARDADDR,
    Q,
    ADDRBWRADDR,
    DIADI,
    ram_reg_1,
    ram_reg_2,
    INPUT_STREAM_data_V_0_sel2429_out);
  output [7:0]DOADO;
  output [7:0]ram_reg;
  input ap_clk;
  input b_13_ce0;
  input ram_reg_0;
  input [8:0]ADDRARDADDR;
  input [3:0]Q;
  input [4:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg_1;
  input ram_reg_2;
  input INPUT_STREAM_data_V_0_sel2429_out;

  wire [8:0]ADDRARDADDR;
  wire [4:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire INPUT_STREAM_data_V_0_sel2429_out;
  wire [3:0]Q;
  wire ap_clk;
  wire b_13_ce0;
  wire [7:0]ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_311 HLS_accel_a_0_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR({Q,ADDRBWRADDR}),
        .DIADI(DIADI),
        .DOADO(DOADO),
        .INPUT_STREAM_data_V_0_sel2429_out(INPUT_STREAM_data_V_0_sel2429_out),
        .ap_clk(ap_clk),
        .b_13_ce0(b_13_ce0),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .ram_reg_3(ram_reg_2));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_162
   (DOADO,
    DOBDO,
    \i1_0_i_reg_5832_reg[5] ,
    ap_clk,
    b_0_ce0,
    a_0_ce1,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    ram_reg,
    INPUT_STREAM_data_V_0_sel2429_out,
    ram_reg_0,
    Q,
    ram_reg_1);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  output \i1_0_i_reg_5832_reg[5] ;
  input ap_clk;
  input b_0_ce0;
  input a_0_ce1;
  input [8:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg;
  input INPUT_STREAM_data_V_0_sel2429_out;
  input ram_reg_0;
  input [2:0]Q;
  input ram_reg_1;

  wire [8:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2429_out;
  wire [2:0]Q;
  wire a_0_ce1;
  wire ap_clk;
  wire b_0_ce0;
  wire \i1_0_i_reg_5832_reg[5] ;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_310 HLS_accel_a_0_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DIADI(DIADI),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .INPUT_STREAM_data_V_0_sel2429_out(INPUT_STREAM_data_V_0_sel2429_out),
        .Q(Q),
        .a_0_ce1(a_0_ce1),
        .ap_clk(ap_clk),
        .b_0_ce0(b_0_ce0),
        .\i1_0_i_reg_5832_reg[5] (\i1_0_i_reg_5832_reg[5] ),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_163
   (ram_reg,
    DOBDO,
    ap_clk,
    b_0_ce0,
    a_0_ce1,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    ram_reg_0,
    ram_reg_1,
    INPUT_STREAM_data_V_0_sel2429_out);
  output [7:0]ram_reg;
  output [7:0]DOBDO;
  input ap_clk;
  input b_0_ce0;
  input a_0_ce1;
  input [8:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg_0;
  input ram_reg_1;
  input INPUT_STREAM_data_V_0_sel2429_out;

  wire [8:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2429_out;
  wire a_0_ce1;
  wire ap_clk;
  wire b_0_ce0;
  wire [7:0]ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_309 HLS_accel_a_0_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DIADI(DIADI),
        .DOBDO(DOBDO),
        .INPUT_STREAM_data_V_0_sel2429_out(INPUT_STREAM_data_V_0_sel2429_out),
        .a_0_ce1(a_0_ce1),
        .ap_clk(ap_clk),
        .b_0_ce0(b_0_ce0),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_164
   (ram_reg,
    ram_reg_0,
    ap_clk,
    b_0_ce0,
    a_0_ce1,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    ram_reg_1,
    ram_reg_2,
    INPUT_STREAM_data_V_0_sel2429_out);
  output [7:0]ram_reg;
  output [7:0]ram_reg_0;
  input ap_clk;
  input b_0_ce0;
  input a_0_ce1;
  input [8:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg_1;
  input ram_reg_2;
  input INPUT_STREAM_data_V_0_sel2429_out;

  wire [8:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire INPUT_STREAM_data_V_0_sel2429_out;
  wire a_0_ce1;
  wire ap_clk;
  wire b_0_ce0;
  wire [7:0]ram_reg;
  wire [7:0]ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_308 HLS_accel_a_0_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DIADI(DIADI),
        .INPUT_STREAM_data_V_0_sel2429_out(INPUT_STREAM_data_V_0_sel2429_out),
        .a_0_ce1(a_0_ce1),
        .ap_clk(ap_clk),
        .b_0_ce0(b_0_ce0),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .ram_reg_3(ram_reg_2));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_165
   (DOADO,
    ram_reg,
    ap_clk,
    b_0_ce0,
    ram_reg_0,
    ADDRARDADDR,
    Q,
    ADDRBWRADDR,
    DIADI,
    ram_reg_1,
    ram_reg_2,
    INPUT_STREAM_data_V_0_sel2429_out);
  output [7:0]DOADO;
  output [7:0]ram_reg;
  input ap_clk;
  input b_0_ce0;
  input ram_reg_0;
  input [8:0]ADDRARDADDR;
  input [3:0]Q;
  input [4:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg_1;
  input ram_reg_2;
  input INPUT_STREAM_data_V_0_sel2429_out;

  wire [8:0]ADDRARDADDR;
  wire [4:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire INPUT_STREAM_data_V_0_sel2429_out;
  wire [3:0]Q;
  wire ap_clk;
  wire b_0_ce0;
  wire [7:0]ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_307 HLS_accel_a_0_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR({Q,ADDRBWRADDR}),
        .DIADI(DIADI),
        .DOADO(DOADO),
        .INPUT_STREAM_data_V_0_sel2429_out(INPUT_STREAM_data_V_0_sel2429_out),
        .ap_clk(ap_clk),
        .b_0_ce0(b_0_ce0),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .ram_reg_3(ram_reg_2));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_166
   (DOADO,
    ram_reg,
    ap_clk,
    b_13_ce0,
    ram_reg_0,
    ADDRARDADDR,
    Q,
    ADDRBWRADDR,
    DIADI,
    ram_reg_1,
    ram_reg_2,
    INPUT_STREAM_data_V_0_sel2429_out);
  output [7:0]DOADO;
  output [7:0]ram_reg;
  input ap_clk;
  input b_13_ce0;
  input ram_reg_0;
  input [8:0]ADDRARDADDR;
  input [3:0]Q;
  input [4:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg_1;
  input ram_reg_2;
  input INPUT_STREAM_data_V_0_sel2429_out;

  wire [8:0]ADDRARDADDR;
  wire [4:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire INPUT_STREAM_data_V_0_sel2429_out;
  wire [3:0]Q;
  wire ap_clk;
  wire b_13_ce0;
  wire [7:0]ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_306 HLS_accel_a_0_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR({Q,ADDRBWRADDR}),
        .DIADI(DIADI),
        .DOADO(DOADO),
        .INPUT_STREAM_data_V_0_sel2429_out(INPUT_STREAM_data_V_0_sel2429_out),
        .ap_clk(ap_clk),
        .b_13_ce0(b_13_ce0),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .ram_reg_3(ram_reg_2));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_167
   (DOADO,
    DOBDO,
    \i1_0_i_reg_5832_reg[5] ,
    ap_clk,
    b_0_ce0,
    a_0_ce1,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    ram_reg,
    INPUT_STREAM_data_V_0_sel2429_out,
    ram_reg_0,
    Q,
    ram_reg_1);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  output \i1_0_i_reg_5832_reg[5] ;
  input ap_clk;
  input b_0_ce0;
  input a_0_ce1;
  input [8:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg;
  input INPUT_STREAM_data_V_0_sel2429_out;
  input ram_reg_0;
  input [2:0]Q;
  input ram_reg_1;

  wire [8:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2429_out;
  wire [2:0]Q;
  wire a_0_ce1;
  wire ap_clk;
  wire b_0_ce0;
  wire \i1_0_i_reg_5832_reg[5] ;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_305 HLS_accel_a_0_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DIADI(DIADI),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .INPUT_STREAM_data_V_0_sel2429_out(INPUT_STREAM_data_V_0_sel2429_out),
        .Q(Q),
        .a_0_ce1(a_0_ce1),
        .ap_clk(ap_clk),
        .b_0_ce0(b_0_ce0),
        .\i1_0_i_reg_5832_reg[5] (\i1_0_i_reg_5832_reg[5] ),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_168
   (ram_reg,
    ram_reg_0,
    ap_clk,
    b_0_ce0,
    a_0_ce1,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    ram_reg_1,
    ram_reg_2,
    INPUT_STREAM_data_V_0_sel2429_out);
  output [7:0]ram_reg;
  output [7:0]ram_reg_0;
  input ap_clk;
  input b_0_ce0;
  input a_0_ce1;
  input [8:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg_1;
  input ram_reg_2;
  input INPUT_STREAM_data_V_0_sel2429_out;

  wire [8:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire INPUT_STREAM_data_V_0_sel2429_out;
  wire a_0_ce1;
  wire ap_clk;
  wire b_0_ce0;
  wire [7:0]ram_reg;
  wire [7:0]ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_304 HLS_accel_a_0_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DIADI(DIADI),
        .INPUT_STREAM_data_V_0_sel2429_out(INPUT_STREAM_data_V_0_sel2429_out),
        .a_0_ce1(a_0_ce1),
        .ap_clk(ap_clk),
        .b_0_ce0(b_0_ce0),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .ram_reg_3(ram_reg_2));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_169
   (ram_reg,
    DOBDO,
    DIADI,
    ap_clk,
    b_0_ce0,
    a_0_ce1,
    ADDRARDADDR,
    ADDRBWRADDR,
    ram_reg_0,
    ram_reg_1,
    INPUT_STREAM_data_V_0_sel2429_out,
    Q,
    ram_reg_2,
    INPUT_STREAM_data_V_0_sel);
  output [7:0]ram_reg;
  output [7:0]DOBDO;
  output [7:0]DIADI;
  input ap_clk;
  input b_0_ce0;
  input a_0_ce1;
  input [8:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input ram_reg_0;
  input ram_reg_1;
  input INPUT_STREAM_data_V_0_sel2429_out;
  input [7:0]Q;
  input [7:0]ram_reg_2;
  input INPUT_STREAM_data_V_0_sel;

  wire [8:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel;
  wire INPUT_STREAM_data_V_0_sel2429_out;
  wire [7:0]Q;
  wire a_0_ce1;
  wire ap_clk;
  wire b_0_ce0;
  wire [7:0]ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire [7:0]ram_reg_2;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_303 HLS_accel_a_0_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DIADI(DIADI),
        .DOBDO(DOBDO),
        .INPUT_STREAM_data_V_0_sel(INPUT_STREAM_data_V_0_sel),
        .INPUT_STREAM_data_V_0_sel2429_out(INPUT_STREAM_data_V_0_sel2429_out),
        .Q(Q),
        .a_0_ce1(a_0_ce1),
        .ap_clk(ap_clk),
        .b_0_ce0(b_0_ce0),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .ram_reg_3(ram_reg_2));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_170
   (ram_reg,
    ram_reg_0,
    ap_clk,
    b_0_ce0,
    a_0_ce1,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    ram_reg_1,
    ram_reg_2,
    INPUT_STREAM_data_V_0_sel2429_out);
  output [7:0]ram_reg;
  output [7:0]ram_reg_0;
  input ap_clk;
  input b_0_ce0;
  input a_0_ce1;
  input [8:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg_1;
  input ram_reg_2;
  input INPUT_STREAM_data_V_0_sel2429_out;

  wire [8:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire INPUT_STREAM_data_V_0_sel2429_out;
  wire a_0_ce1;
  wire ap_clk;
  wire b_0_ce0;
  wire [7:0]ram_reg;
  wire [7:0]ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_302 HLS_accel_a_0_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DIADI(DIADI),
        .INPUT_STREAM_data_V_0_sel2429_out(INPUT_STREAM_data_V_0_sel2429_out),
        .a_0_ce1(a_0_ce1),
        .ap_clk(ap_clk),
        .b_0_ce0(b_0_ce0),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .ram_reg_3(ram_reg_2));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_171
   (DOADO,
    ram_reg,
    ap_clk,
    b_0_ce0,
    ram_reg_0,
    ADDRARDADDR,
    ADDRBWRADDR,
    ram_reg_1,
    DIADI,
    ram_reg_2,
    ram_reg_3,
    INPUT_STREAM_data_V_0_sel2429_out);
  output [7:0]DOADO;
  output [7:0]ram_reg;
  input ap_clk;
  input b_0_ce0;
  input ram_reg_0;
  input [8:0]ADDRARDADDR;
  input [3:0]ADDRBWRADDR;
  input [4:0]ram_reg_1;
  input [7:0]DIADI;
  input ram_reg_2;
  input ram_reg_3;
  input INPUT_STREAM_data_V_0_sel2429_out;

  wire [8:0]ADDRARDADDR;
  wire [3:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire INPUT_STREAM_data_V_0_sel2429_out;
  wire ap_clk;
  wire b_0_ce0;
  wire [7:0]ram_reg;
  wire ram_reg_0;
  wire [4:0]ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_301 HLS_accel_a_0_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR({ADDRBWRADDR,ram_reg_1}),
        .DIADI(DIADI),
        .DOADO(DOADO),
        .INPUT_STREAM_data_V_0_sel2429_out(INPUT_STREAM_data_V_0_sel2429_out),
        .ap_clk(ap_clk),
        .b_0_ce0(b_0_ce0),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_2),
        .ram_reg_3(ram_reg_3));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_172
   (DOADO,
    ram_reg,
    ap_clk,
    b_13_ce0,
    ram_reg_0,
    ADDRARDADDR,
    ADDRBWRADDR,
    ram_reg_1,
    DIADI,
    ram_reg_2,
    ram_reg_3,
    INPUT_STREAM_data_V_0_sel2429_out);
  output [7:0]DOADO;
  output [7:0]ram_reg;
  input ap_clk;
  input b_13_ce0;
  input ram_reg_0;
  input [8:0]ADDRARDADDR;
  input [3:0]ADDRBWRADDR;
  input [4:0]ram_reg_1;
  input [7:0]DIADI;
  input ram_reg_2;
  input ram_reg_3;
  input INPUT_STREAM_data_V_0_sel2429_out;

  wire [8:0]ADDRARDADDR;
  wire [3:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire INPUT_STREAM_data_V_0_sel2429_out;
  wire ap_clk;
  wire b_13_ce0;
  wire [7:0]ram_reg;
  wire ram_reg_0;
  wire [4:0]ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_300 HLS_accel_a_0_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR({ADDRBWRADDR,ram_reg_1}),
        .DIADI(DIADI),
        .DOADO(DOADO),
        .INPUT_STREAM_data_V_0_sel2429_out(INPUT_STREAM_data_V_0_sel2429_out),
        .ap_clk(ap_clk),
        .b_13_ce0(b_13_ce0),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_2),
        .ram_reg_3(ram_reg_3));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_173
   (DOADO,
    DOBDO,
    ap_clk,
    b_0_ce0,
    a_0_ce1,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    ram_reg,
    ram_reg_0,
    INPUT_STREAM_data_V_0_sel2429_out);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  input ap_clk;
  input b_0_ce0;
  input a_0_ce1;
  input [8:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg;
  input ram_reg_0;
  input INPUT_STREAM_data_V_0_sel2429_out;

  wire [8:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2429_out;
  wire a_0_ce1;
  wire ap_clk;
  wire b_0_ce0;
  wire ram_reg;
  wire ram_reg_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_299 HLS_accel_a_0_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DIADI(DIADI),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .INPUT_STREAM_data_V_0_sel2429_out(INPUT_STREAM_data_V_0_sel2429_out),
        .a_0_ce1(a_0_ce1),
        .ap_clk(ap_clk),
        .b_0_ce0(b_0_ce0),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_174
   (ram_reg,
    DOBDO,
    ap_clk,
    b_13_ce0,
    a_12_ce1,
    ADDRARDADDR,
    Q,
    ram_reg_0,
    DIADI,
    ram_reg_1,
    ram_reg_2,
    INPUT_STREAM_data_V_0_sel2429_out);
  output [7:0]ram_reg;
  output [7:0]DOBDO;
  input ap_clk;
  input b_13_ce0;
  input a_12_ce1;
  input [8:0]ADDRARDADDR;
  input [3:0]Q;
  input [4:0]ram_reg_0;
  input [7:0]DIADI;
  input ram_reg_1;
  input ram_reg_2;
  input INPUT_STREAM_data_V_0_sel2429_out;

  wire [8:0]ADDRARDADDR;
  wire [7:0]DIADI;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2429_out;
  wire [3:0]Q;
  wire a_12_ce1;
  wire ap_clk;
  wire b_13_ce0;
  wire [7:0]ram_reg;
  wire [4:0]ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_298 HLS_accel_a_0_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR({Q,ram_reg_0}),
        .DIADI(DIADI),
        .DOBDO(DOBDO),
        .INPUT_STREAM_data_V_0_sel2429_out(INPUT_STREAM_data_V_0_sel2429_out),
        .a_12_ce1(a_12_ce1),
        .ap_clk(ap_clk),
        .b_13_ce0(b_13_ce0),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_1),
        .ram_reg_2(ram_reg_2));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_175
   (ram_reg,
    ram_reg_0,
    ap_clk,
    b_13_ce0,
    a_12_ce1,
    ADDRARDADDR,
    Q,
    ram_reg_1,
    DIADI,
    ram_reg_2,
    ram_reg_3,
    INPUT_STREAM_data_V_0_sel2429_out);
  output [7:0]ram_reg;
  output [7:0]ram_reg_0;
  input ap_clk;
  input b_13_ce0;
  input a_12_ce1;
  input [8:0]ADDRARDADDR;
  input [3:0]Q;
  input [4:0]ram_reg_1;
  input [7:0]DIADI;
  input ram_reg_2;
  input ram_reg_3;
  input INPUT_STREAM_data_V_0_sel2429_out;

  wire [8:0]ADDRARDADDR;
  wire [7:0]DIADI;
  wire INPUT_STREAM_data_V_0_sel2429_out;
  wire [3:0]Q;
  wire a_12_ce1;
  wire ap_clk;
  wire b_13_ce0;
  wire [7:0]ram_reg;
  wire [7:0]ram_reg_0;
  wire [4:0]ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_297 HLS_accel_a_0_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR({Q,ram_reg_1}),
        .DIADI(DIADI),
        .INPUT_STREAM_data_V_0_sel2429_out(INPUT_STREAM_data_V_0_sel2429_out),
        .a_12_ce1(a_12_ce1),
        .ap_clk(ap_clk),
        .b_13_ce0(b_13_ce0),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_2),
        .ram_reg_3(ram_reg_3));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_176
   (DOADO,
    ram_reg,
    ap_clk,
    b_13_ce0,
    a_12_ce1,
    ADDRARDADDR,
    Q,
    ram_reg_0,
    DIADI,
    ram_reg_1,
    ram_reg_2,
    INPUT_STREAM_data_V_0_sel2429_out);
  output [7:0]DOADO;
  output [7:0]ram_reg;
  input ap_clk;
  input b_13_ce0;
  input a_12_ce1;
  input [8:0]ADDRARDADDR;
  input [3:0]Q;
  input [4:0]ram_reg_0;
  input [7:0]DIADI;
  input ram_reg_1;
  input ram_reg_2;
  input INPUT_STREAM_data_V_0_sel2429_out;

  wire [8:0]ADDRARDADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire INPUT_STREAM_data_V_0_sel2429_out;
  wire [3:0]Q;
  wire a_12_ce1;
  wire ap_clk;
  wire b_13_ce0;
  wire [7:0]ram_reg;
  wire [4:0]ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_296 HLS_accel_a_0_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR({Q,ram_reg_0}),
        .DIADI(DIADI),
        .DOADO(DOADO),
        .INPUT_STREAM_data_V_0_sel2429_out(INPUT_STREAM_data_V_0_sel2429_out),
        .a_12_ce1(a_12_ce1),
        .ap_clk(ap_clk),
        .b_13_ce0(b_13_ce0),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_1),
        .ram_reg_2(ram_reg_2));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_177
   (DOADO,
    ram_reg,
    ap_clk,
    b_13_ce0,
    a_12_ce1,
    ADDRARDADDR,
    Q,
    ram_reg_0,
    DIADI,
    ram_reg_1,
    ram_reg_2,
    INPUT_STREAM_data_V_0_sel2429_out);
  output [7:0]DOADO;
  output [7:0]ram_reg;
  input ap_clk;
  input b_13_ce0;
  input a_12_ce1;
  input [8:0]ADDRARDADDR;
  input [3:0]Q;
  input [4:0]ram_reg_0;
  input [7:0]DIADI;
  input ram_reg_1;
  input ram_reg_2;
  input INPUT_STREAM_data_V_0_sel2429_out;

  wire [8:0]ADDRARDADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire INPUT_STREAM_data_V_0_sel2429_out;
  wire [3:0]Q;
  wire a_12_ce1;
  wire ap_clk;
  wire b_13_ce0;
  wire [7:0]ram_reg;
  wire [4:0]ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_295 HLS_accel_a_0_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR({Q,ram_reg_0}),
        .DIADI(DIADI),
        .DOADO(DOADO),
        .INPUT_STREAM_data_V_0_sel2429_out(INPUT_STREAM_data_V_0_sel2429_out),
        .a_12_ce1(a_12_ce1),
        .ap_clk(ap_clk),
        .b_13_ce0(b_13_ce0),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_1),
        .ram_reg_2(ram_reg_2));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_178
   (ram_reg,
    DOBDO,
    ap_clk,
    b_13_ce0,
    a_12_ce1,
    ADDRARDADDR,
    Q,
    ram_reg_0,
    DIADI,
    ram_reg_1,
    ram_reg_2,
    INPUT_STREAM_data_V_0_sel2429_out);
  output [7:0]ram_reg;
  output [7:0]DOBDO;
  input ap_clk;
  input b_13_ce0;
  input a_12_ce1;
  input [8:0]ADDRARDADDR;
  input [3:0]Q;
  input [4:0]ram_reg_0;
  input [7:0]DIADI;
  input ram_reg_1;
  input ram_reg_2;
  input INPUT_STREAM_data_V_0_sel2429_out;

  wire [8:0]ADDRARDADDR;
  wire [7:0]DIADI;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2429_out;
  wire [3:0]Q;
  wire a_12_ce1;
  wire ap_clk;
  wire b_13_ce0;
  wire [7:0]ram_reg;
  wire [4:0]ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_294 HLS_accel_a_0_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR({Q,ram_reg_0}),
        .DIADI(DIADI),
        .DOBDO(DOBDO),
        .INPUT_STREAM_data_V_0_sel2429_out(INPUT_STREAM_data_V_0_sel2429_out),
        .a_12_ce1(a_12_ce1),
        .ap_clk(ap_clk),
        .b_13_ce0(b_13_ce0),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_1),
        .ram_reg_2(ram_reg_2));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_179
   (DOADO,
    DOBDO,
    ap_clk,
    b_0_ce0,
    a_0_ce1,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    ram_reg,
    ram_reg_0,
    INPUT_STREAM_data_V_0_sel2429_out);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  input ap_clk;
  input b_0_ce0;
  input a_0_ce1;
  input [8:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg;
  input ram_reg_0;
  input INPUT_STREAM_data_V_0_sel2429_out;

  wire [8:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2429_out;
  wire a_0_ce1;
  wire ap_clk;
  wire b_0_ce0;
  wire ram_reg;
  wire ram_reg_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_293 HLS_accel_a_0_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DIADI(DIADI),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .INPUT_STREAM_data_V_0_sel2429_out(INPUT_STREAM_data_V_0_sel2429_out),
        .a_0_ce1(a_0_ce1),
        .ap_clk(ap_clk),
        .b_0_ce0(b_0_ce0),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_180
   (ram_reg,
    DOBDO,
    ap_clk,
    b_0_ce0,
    a_0_ce1,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    ram_reg_0,
    ram_reg_1,
    INPUT_STREAM_data_V_0_sel2429_out);
  output [7:0]ram_reg;
  output [7:0]DOBDO;
  input ap_clk;
  input b_0_ce0;
  input a_0_ce1;
  input [8:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg_0;
  input ram_reg_1;
  input INPUT_STREAM_data_V_0_sel2429_out;

  wire [8:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2429_out;
  wire a_0_ce1;
  wire ap_clk;
  wire b_0_ce0;
  wire [7:0]ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_292 HLS_accel_a_0_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DIADI(DIADI),
        .DOBDO(DOBDO),
        .INPUT_STREAM_data_V_0_sel2429_out(INPUT_STREAM_data_V_0_sel2429_out),
        .a_0_ce1(a_0_ce1),
        .ap_clk(ap_clk),
        .b_0_ce0(b_0_ce0),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_181
   (ram_reg,
    ram_reg_0,
    ap_clk,
    b_0_ce0,
    a_0_ce1,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    ram_reg_1,
    ram_reg_2,
    INPUT_STREAM_data_V_0_sel2429_out);
  output [7:0]ram_reg;
  output [7:0]ram_reg_0;
  input ap_clk;
  input b_0_ce0;
  input a_0_ce1;
  input [8:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg_1;
  input ram_reg_2;
  input INPUT_STREAM_data_V_0_sel2429_out;

  wire [8:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire INPUT_STREAM_data_V_0_sel2429_out;
  wire a_0_ce1;
  wire ap_clk;
  wire b_0_ce0;
  wire [7:0]ram_reg;
  wire [7:0]ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_291 HLS_accel_a_0_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DIADI(DIADI),
        .INPUT_STREAM_data_V_0_sel2429_out(INPUT_STREAM_data_V_0_sel2429_out),
        .a_0_ce1(a_0_ce1),
        .ap_clk(ap_clk),
        .b_0_ce0(b_0_ce0),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .ram_reg_3(ram_reg_2));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_182
   (DOADO,
    ram_reg,
    ap_clk,
    b_0_ce0,
    ram_reg_0,
    ADDRARDADDR,
    Q,
    ram_reg_1,
    DIADI,
    ram_reg_2,
    ram_reg_3,
    INPUT_STREAM_data_V_0_sel2429_out);
  output [7:0]DOADO;
  output [7:0]ram_reg;
  input ap_clk;
  input b_0_ce0;
  input ram_reg_0;
  input [8:0]ADDRARDADDR;
  input [3:0]Q;
  input [4:0]ram_reg_1;
  input [7:0]DIADI;
  input ram_reg_2;
  input ram_reg_3;
  input INPUT_STREAM_data_V_0_sel2429_out;

  wire [8:0]ADDRARDADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire INPUT_STREAM_data_V_0_sel2429_out;
  wire [3:0]Q;
  wire ap_clk;
  wire b_0_ce0;
  wire [7:0]ram_reg;
  wire ram_reg_0;
  wire [4:0]ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_290 HLS_accel_a_0_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR({Q,ram_reg_1}),
        .DIADI(DIADI),
        .DOADO(DOADO),
        .INPUT_STREAM_data_V_0_sel2429_out(INPUT_STREAM_data_V_0_sel2429_out),
        .ap_clk(ap_clk),
        .b_0_ce0(b_0_ce0),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_2),
        .ram_reg_3(ram_reg_3));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_183
   (DOADO,
    ram_reg,
    ap_clk,
    b_13_ce0,
    ram_reg_0,
    ADDRARDADDR,
    Q,
    ram_reg_1,
    DIADI,
    ram_reg_2,
    ram_reg_3,
    INPUT_STREAM_data_V_0_sel2429_out);
  output [7:0]DOADO;
  output [7:0]ram_reg;
  input ap_clk;
  input b_13_ce0;
  input ram_reg_0;
  input [8:0]ADDRARDADDR;
  input [3:0]Q;
  input [4:0]ram_reg_1;
  input [7:0]DIADI;
  input ram_reg_2;
  input ram_reg_3;
  input INPUT_STREAM_data_V_0_sel2429_out;

  wire [8:0]ADDRARDADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire INPUT_STREAM_data_V_0_sel2429_out;
  wire [3:0]Q;
  wire ap_clk;
  wire b_13_ce0;
  wire [7:0]ram_reg;
  wire ram_reg_0;
  wire [4:0]ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_289 HLS_accel_a_0_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR({Q,ram_reg_1}),
        .DIADI(DIADI),
        .DOADO(DOADO),
        .INPUT_STREAM_data_V_0_sel2429_out(INPUT_STREAM_data_V_0_sel2429_out),
        .ap_clk(ap_clk),
        .b_13_ce0(b_13_ce0),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_2),
        .ram_reg_3(ram_reg_3));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_184
   (DOADO,
    DOBDO,
    ap_clk,
    b_0_ce0,
    a_0_ce1,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    ram_reg,
    ram_reg_0,
    INPUT_STREAM_data_V_0_sel2429_out);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  input ap_clk;
  input b_0_ce0;
  input a_0_ce1;
  input [8:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg;
  input ram_reg_0;
  input INPUT_STREAM_data_V_0_sel2429_out;

  wire [8:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2429_out;
  wire a_0_ce1;
  wire ap_clk;
  wire b_0_ce0;
  wire ram_reg;
  wire ram_reg_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_288 HLS_accel_a_0_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DIADI(DIADI),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .INPUT_STREAM_data_V_0_sel2429_out(INPUT_STREAM_data_V_0_sel2429_out),
        .a_0_ce1(a_0_ce1),
        .ap_clk(ap_clk),
        .b_0_ce0(b_0_ce0),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_185
   (ram_reg,
    DOBDO,
    DIADI,
    ap_clk,
    b_13_ce0,
    a_12_ce1,
    ADDRARDADDR,
    Q,
    ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    INPUT_STREAM_data_V_0_sel2429_out,
    ram_reg_3,
    ram_reg_4,
    INPUT_STREAM_data_V_0_sel);
  output [7:0]ram_reg;
  output [7:0]DOBDO;
  output [7:0]DIADI;
  input ap_clk;
  input b_13_ce0;
  input a_12_ce1;
  input [8:0]ADDRARDADDR;
  input [3:0]Q;
  input [4:0]ram_reg_0;
  input ram_reg_1;
  input ram_reg_2;
  input INPUT_STREAM_data_V_0_sel2429_out;
  input [7:0]ram_reg_3;
  input [7:0]ram_reg_4;
  input INPUT_STREAM_data_V_0_sel;

  wire [8:0]ADDRARDADDR;
  wire [7:0]DIADI;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel;
  wire INPUT_STREAM_data_V_0_sel2429_out;
  wire [3:0]Q;
  wire a_12_ce1;
  wire ap_clk;
  wire b_13_ce0;
  wire [7:0]ram_reg;
  wire [4:0]ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire [7:0]ram_reg_3;
  wire [7:0]ram_reg_4;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_287 HLS_accel_a_0_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR({Q,ram_reg_0}),
        .DIADI(DIADI),
        .DOBDO(DOBDO),
        .INPUT_STREAM_data_V_0_sel(INPUT_STREAM_data_V_0_sel),
        .INPUT_STREAM_data_V_0_sel2429_out(INPUT_STREAM_data_V_0_sel2429_out),
        .a_12_ce1(a_12_ce1),
        .ap_clk(ap_clk),
        .b_13_ce0(b_13_ce0),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_1),
        .ram_reg_2(ram_reg_2),
        .ram_reg_3(ram_reg_3),
        .ram_reg_4(ram_reg_4));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_186
   (ram_reg,
    ram_reg_0,
    ap_clk,
    b_13_ce0,
    a_12_ce1,
    ADDRARDADDR,
    Q,
    ram_reg_1,
    DIADI,
    ram_reg_2,
    ram_reg_3,
    INPUT_STREAM_data_V_0_sel2429_out);
  output [7:0]ram_reg;
  output [7:0]ram_reg_0;
  input ap_clk;
  input b_13_ce0;
  input a_12_ce1;
  input [8:0]ADDRARDADDR;
  input [3:0]Q;
  input [4:0]ram_reg_1;
  input [7:0]DIADI;
  input ram_reg_2;
  input ram_reg_3;
  input INPUT_STREAM_data_V_0_sel2429_out;

  wire [8:0]ADDRARDADDR;
  wire [7:0]DIADI;
  wire INPUT_STREAM_data_V_0_sel2429_out;
  wire [3:0]Q;
  wire a_12_ce1;
  wire ap_clk;
  wire b_13_ce0;
  wire [7:0]ram_reg;
  wire [7:0]ram_reg_0;
  wire [4:0]ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_286 HLS_accel_a_0_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR({Q,ram_reg_1}),
        .DIADI(DIADI),
        .INPUT_STREAM_data_V_0_sel2429_out(INPUT_STREAM_data_V_0_sel2429_out),
        .a_12_ce1(a_12_ce1),
        .ap_clk(ap_clk),
        .b_13_ce0(b_13_ce0),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_2),
        .ram_reg_3(ram_reg_3));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_187
   (DOADO,
    ram_reg,
    ap_clk,
    b_13_ce0,
    a_12_ce1,
    ADDRARDADDR,
    Q,
    ram_reg_0,
    DIADI,
    ram_reg_1,
    ram_reg_2,
    INPUT_STREAM_data_V_0_sel2429_out);
  output [7:0]DOADO;
  output [7:0]ram_reg;
  input ap_clk;
  input b_13_ce0;
  input a_12_ce1;
  input [8:0]ADDRARDADDR;
  input [3:0]Q;
  input [4:0]ram_reg_0;
  input [7:0]DIADI;
  input ram_reg_1;
  input ram_reg_2;
  input INPUT_STREAM_data_V_0_sel2429_out;

  wire [8:0]ADDRARDADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire INPUT_STREAM_data_V_0_sel2429_out;
  wire [3:0]Q;
  wire a_12_ce1;
  wire ap_clk;
  wire b_13_ce0;
  wire [7:0]ram_reg;
  wire [4:0]ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_285 HLS_accel_a_0_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR({Q,ram_reg_0}),
        .DIADI(DIADI),
        .DOADO(DOADO),
        .INPUT_STREAM_data_V_0_sel2429_out(INPUT_STREAM_data_V_0_sel2429_out),
        .a_12_ce1(a_12_ce1),
        .ap_clk(ap_clk),
        .b_13_ce0(b_13_ce0),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_1),
        .ram_reg_2(ram_reg_2));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_188
   (DOADO,
    ram_reg,
    ap_clk,
    b_13_ce0,
    a_12_ce1,
    ADDRARDADDR,
    Q,
    ram_reg_0,
    DIADI,
    ram_reg_1,
    ram_reg_2,
    INPUT_STREAM_data_V_0_sel2429_out);
  output [7:0]DOADO;
  output [7:0]ram_reg;
  input ap_clk;
  input b_13_ce0;
  input a_12_ce1;
  input [8:0]ADDRARDADDR;
  input [3:0]Q;
  input [4:0]ram_reg_0;
  input [7:0]DIADI;
  input ram_reg_1;
  input ram_reg_2;
  input INPUT_STREAM_data_V_0_sel2429_out;

  wire [8:0]ADDRARDADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire INPUT_STREAM_data_V_0_sel2429_out;
  wire [3:0]Q;
  wire a_12_ce1;
  wire ap_clk;
  wire b_13_ce0;
  wire [7:0]ram_reg;
  wire [4:0]ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_284 HLS_accel_a_0_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR({Q,ram_reg_0}),
        .DIADI(DIADI),
        .DOADO(DOADO),
        .INPUT_STREAM_data_V_0_sel2429_out(INPUT_STREAM_data_V_0_sel2429_out),
        .a_12_ce1(a_12_ce1),
        .ap_clk(ap_clk),
        .b_13_ce0(b_13_ce0),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_1),
        .ram_reg_2(ram_reg_2));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_189
   (ram_reg,
    DOBDO,
    ap_clk,
    b_13_ce0,
    a_12_ce1,
    ADDRARDADDR,
    Q,
    ram_reg_0,
    DIADI,
    ram_reg_1,
    ram_reg_2,
    INPUT_STREAM_data_V_0_sel2429_out);
  output [7:0]ram_reg;
  output [7:0]DOBDO;
  input ap_clk;
  input b_13_ce0;
  input a_12_ce1;
  input [8:0]ADDRARDADDR;
  input [3:0]Q;
  input [4:0]ram_reg_0;
  input [7:0]DIADI;
  input ram_reg_1;
  input ram_reg_2;
  input INPUT_STREAM_data_V_0_sel2429_out;

  wire [8:0]ADDRARDADDR;
  wire [7:0]DIADI;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2429_out;
  wire [3:0]Q;
  wire a_12_ce1;
  wire ap_clk;
  wire b_13_ce0;
  wire [7:0]ram_reg;
  wire [4:0]ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_283 HLS_accel_a_0_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR({Q,ram_reg_0}),
        .DIADI(DIADI),
        .DOBDO(DOBDO),
        .INPUT_STREAM_data_V_0_sel2429_out(INPUT_STREAM_data_V_0_sel2429_out),
        .a_12_ce1(a_12_ce1),
        .ap_clk(ap_clk),
        .b_13_ce0(b_13_ce0),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_1),
        .ram_reg_2(ram_reg_2));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_190
   (DOADO,
    DOBDO,
    ap_clk,
    b_0_ce0,
    a_0_ce1,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    ram_reg,
    ram_reg_0,
    INPUT_STREAM_data_V_0_sel2429_out);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  input ap_clk;
  input b_0_ce0;
  input a_0_ce1;
  input [8:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg;
  input ram_reg_0;
  input INPUT_STREAM_data_V_0_sel2429_out;

  wire [8:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2429_out;
  wire a_0_ce1;
  wire ap_clk;
  wire b_0_ce0;
  wire ram_reg;
  wire ram_reg_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_282 HLS_accel_a_0_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DIADI(DIADI),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .INPUT_STREAM_data_V_0_sel2429_out(INPUT_STREAM_data_V_0_sel2429_out),
        .a_0_ce1(a_0_ce1),
        .ap_clk(ap_clk),
        .b_0_ce0(b_0_ce0),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_191
   (ram_reg,
    DOBDO,
    ap_clk,
    b_0_ce0,
    a_0_ce1,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    ram_reg_0,
    ram_reg_1,
    INPUT_STREAM_data_V_0_sel2429_out);
  output [7:0]ram_reg;
  output [7:0]DOBDO;
  input ap_clk;
  input b_0_ce0;
  input a_0_ce1;
  input [8:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg_0;
  input ram_reg_1;
  input INPUT_STREAM_data_V_0_sel2429_out;

  wire [8:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2429_out;
  wire a_0_ce1;
  wire ap_clk;
  wire b_0_ce0;
  wire [7:0]ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_281 HLS_accel_a_0_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DIADI(DIADI),
        .DOBDO(DOBDO),
        .INPUT_STREAM_data_V_0_sel2429_out(INPUT_STREAM_data_V_0_sel2429_out),
        .a_0_ce1(a_0_ce1),
        .ap_clk(ap_clk),
        .b_0_ce0(b_0_ce0),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_192
   (ram_reg,
    ram_reg_0,
    ap_clk,
    b_0_ce0,
    a_0_ce1,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    ram_reg_1,
    ram_reg_2,
    INPUT_STREAM_data_V_0_sel2429_out);
  output [7:0]ram_reg;
  output [7:0]ram_reg_0;
  input ap_clk;
  input b_0_ce0;
  input a_0_ce1;
  input [8:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg_1;
  input ram_reg_2;
  input INPUT_STREAM_data_V_0_sel2429_out;

  wire [8:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire INPUT_STREAM_data_V_0_sel2429_out;
  wire a_0_ce1;
  wire ap_clk;
  wire b_0_ce0;
  wire [7:0]ram_reg;
  wire [7:0]ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_280 HLS_accel_a_0_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DIADI(DIADI),
        .INPUT_STREAM_data_V_0_sel2429_out(INPUT_STREAM_data_V_0_sel2429_out),
        .a_0_ce1(a_0_ce1),
        .ap_clk(ap_clk),
        .b_0_ce0(b_0_ce0),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .ram_reg_3(ram_reg_2));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_193
   (DOADO,
    ram_reg,
    ap_clk,
    b_0_ce0,
    ram_reg_0,
    ADDRARDADDR,
    ADDRBWRADDR,
    ram_reg_1,
    DIADI,
    ram_reg_2,
    ram_reg_3,
    INPUT_STREAM_data_V_0_sel2429_out);
  output [7:0]DOADO;
  output [7:0]ram_reg;
  input ap_clk;
  input b_0_ce0;
  input ram_reg_0;
  input [8:0]ADDRARDADDR;
  input [3:0]ADDRBWRADDR;
  input [4:0]ram_reg_1;
  input [7:0]DIADI;
  input ram_reg_2;
  input ram_reg_3;
  input INPUT_STREAM_data_V_0_sel2429_out;

  wire [8:0]ADDRARDADDR;
  wire [3:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire INPUT_STREAM_data_V_0_sel2429_out;
  wire ap_clk;
  wire b_0_ce0;
  wire [7:0]ram_reg;
  wire ram_reg_0;
  wire [4:0]ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_279 HLS_accel_a_0_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR({ADDRBWRADDR,ram_reg_1}),
        .DIADI(DIADI),
        .DOADO(DOADO),
        .INPUT_STREAM_data_V_0_sel2429_out(INPUT_STREAM_data_V_0_sel2429_out),
        .ap_clk(ap_clk),
        .b_0_ce0(b_0_ce0),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_2),
        .ram_reg_3(ram_reg_3));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_194
   (DOADO,
    ram_reg,
    ap_clk,
    b_13_ce0,
    ram_reg_0,
    ADDRARDADDR,
    ADDRBWRADDR,
    ram_reg_1,
    DIADI,
    ram_reg_2,
    ram_reg_3,
    INPUT_STREAM_data_V_0_sel2429_out);
  output [7:0]DOADO;
  output [7:0]ram_reg;
  input ap_clk;
  input b_13_ce0;
  input ram_reg_0;
  input [8:0]ADDRARDADDR;
  input [3:0]ADDRBWRADDR;
  input [4:0]ram_reg_1;
  input [7:0]DIADI;
  input ram_reg_2;
  input ram_reg_3;
  input INPUT_STREAM_data_V_0_sel2429_out;

  wire [8:0]ADDRARDADDR;
  wire [3:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire INPUT_STREAM_data_V_0_sel2429_out;
  wire ap_clk;
  wire b_13_ce0;
  wire [7:0]ram_reg;
  wire ram_reg_0;
  wire [4:0]ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_278 HLS_accel_a_0_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR({ADDRBWRADDR,ram_reg_1}),
        .DIADI(DIADI),
        .DOADO(DOADO),
        .INPUT_STREAM_data_V_0_sel2429_out(INPUT_STREAM_data_V_0_sel2429_out),
        .ap_clk(ap_clk),
        .b_13_ce0(b_13_ce0),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_2),
        .ram_reg_3(ram_reg_3));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_195
   (DOADO,
    DOBDO,
    ap_clk,
    b_0_ce0,
    a_0_ce1,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    ram_reg,
    ram_reg_0,
    INPUT_STREAM_data_V_0_sel2429_out);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  input ap_clk;
  input b_0_ce0;
  input a_0_ce1;
  input [8:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg;
  input ram_reg_0;
  input INPUT_STREAM_data_V_0_sel2429_out;

  wire [8:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2429_out;
  wire a_0_ce1;
  wire ap_clk;
  wire b_0_ce0;
  wire ram_reg;
  wire ram_reg_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_277 HLS_accel_a_0_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DIADI(DIADI),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .INPUT_STREAM_data_V_0_sel2429_out(INPUT_STREAM_data_V_0_sel2429_out),
        .a_0_ce1(a_0_ce1),
        .ap_clk(ap_clk),
        .b_0_ce0(b_0_ce0),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_196
   (ram_reg,
    DOBDO,
    ap_clk,
    b_13_ce0,
    a_12_ce1,
    ADDRARDADDR,
    Q,
    ADDRBWRADDR,
    DIADI,
    ram_reg_0,
    ram_reg_1,
    INPUT_STREAM_data_V_0_sel2429_out);
  output [7:0]ram_reg;
  output [7:0]DOBDO;
  input ap_clk;
  input b_13_ce0;
  input a_12_ce1;
  input [8:0]ADDRARDADDR;
  input [3:0]Q;
  input [4:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg_0;
  input ram_reg_1;
  input INPUT_STREAM_data_V_0_sel2429_out;

  wire [8:0]ADDRARDADDR;
  wire [4:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2429_out;
  wire [3:0]Q;
  wire a_12_ce1;
  wire ap_clk;
  wire b_13_ce0;
  wire [7:0]ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_276 HLS_accel_a_0_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR({Q,ADDRBWRADDR}),
        .DIADI(DIADI),
        .DOBDO(DOBDO),
        .INPUT_STREAM_data_V_0_sel2429_out(INPUT_STREAM_data_V_0_sel2429_out),
        .a_12_ce1(a_12_ce1),
        .ap_clk(ap_clk),
        .b_13_ce0(b_13_ce0),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_197
   (ram_reg,
    ram_reg_0,
    ap_clk,
    b_13_ce0,
    a_12_ce1,
    ADDRARDADDR,
    Q,
    ADDRBWRADDR,
    DIADI,
    ram_reg_1,
    ram_reg_2,
    INPUT_STREAM_data_V_0_sel2429_out);
  output [7:0]ram_reg;
  output [7:0]ram_reg_0;
  input ap_clk;
  input b_13_ce0;
  input a_12_ce1;
  input [8:0]ADDRARDADDR;
  input [3:0]Q;
  input [4:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg_1;
  input ram_reg_2;
  input INPUT_STREAM_data_V_0_sel2429_out;

  wire [8:0]ADDRARDADDR;
  wire [4:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire INPUT_STREAM_data_V_0_sel2429_out;
  wire [3:0]Q;
  wire a_12_ce1;
  wire ap_clk;
  wire b_13_ce0;
  wire [7:0]ram_reg;
  wire [7:0]ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_275 HLS_accel_a_0_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR({Q,ADDRBWRADDR}),
        .DIADI(DIADI),
        .INPUT_STREAM_data_V_0_sel2429_out(INPUT_STREAM_data_V_0_sel2429_out),
        .a_12_ce1(a_12_ce1),
        .ap_clk(ap_clk),
        .b_13_ce0(b_13_ce0),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .ram_reg_3(ram_reg_2));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_198
   (DOADO,
    ram_reg,
    ap_clk,
    b_13_ce0,
    a_12_ce1,
    ADDRARDADDR,
    Q,
    ADDRBWRADDR,
    DIADI,
    ram_reg_0,
    ram_reg_1,
    INPUT_STREAM_data_V_0_sel2429_out);
  output [7:0]DOADO;
  output [7:0]ram_reg;
  input ap_clk;
  input b_13_ce0;
  input a_12_ce1;
  input [8:0]ADDRARDADDR;
  input [3:0]Q;
  input [4:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg_0;
  input ram_reg_1;
  input INPUT_STREAM_data_V_0_sel2429_out;

  wire [8:0]ADDRARDADDR;
  wire [4:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire INPUT_STREAM_data_V_0_sel2429_out;
  wire [3:0]Q;
  wire a_12_ce1;
  wire ap_clk;
  wire b_13_ce0;
  wire [7:0]ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_274 HLS_accel_a_0_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR({Q,ADDRBWRADDR}),
        .DIADI(DIADI),
        .DOADO(DOADO),
        .INPUT_STREAM_data_V_0_sel2429_out(INPUT_STREAM_data_V_0_sel2429_out),
        .a_12_ce1(a_12_ce1),
        .ap_clk(ap_clk),
        .b_13_ce0(b_13_ce0),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_199
   (DOADO,
    ram_reg,
    ap_clk,
    b_13_ce0,
    a_12_ce1,
    ADDRARDADDR,
    Q,
    ADDRBWRADDR,
    DIADI,
    ram_reg_0,
    ram_reg_1,
    INPUT_STREAM_data_V_0_sel2429_out);
  output [7:0]DOADO;
  output [7:0]ram_reg;
  input ap_clk;
  input b_13_ce0;
  input a_12_ce1;
  input [8:0]ADDRARDADDR;
  input [3:0]Q;
  input [4:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg_0;
  input ram_reg_1;
  input INPUT_STREAM_data_V_0_sel2429_out;

  wire [8:0]ADDRARDADDR;
  wire [4:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire INPUT_STREAM_data_V_0_sel2429_out;
  wire [3:0]Q;
  wire a_12_ce1;
  wire ap_clk;
  wire b_13_ce0;
  wire [7:0]ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_273 HLS_accel_a_0_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR({Q,ADDRBWRADDR}),
        .DIADI(DIADI),
        .DOADO(DOADO),
        .INPUT_STREAM_data_V_0_sel2429_out(INPUT_STREAM_data_V_0_sel2429_out),
        .a_12_ce1(a_12_ce1),
        .ap_clk(ap_clk),
        .b_13_ce0(b_13_ce0),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_200
   (ram_reg,
    DOBDO,
    ap_clk,
    b_13_ce0,
    a_12_ce1,
    ADDRARDADDR,
    Q,
    ADDRBWRADDR,
    DIADI,
    ram_reg_0,
    ram_reg_1,
    INPUT_STREAM_data_V_0_sel2429_out);
  output [7:0]ram_reg;
  output [7:0]DOBDO;
  input ap_clk;
  input b_13_ce0;
  input a_12_ce1;
  input [8:0]ADDRARDADDR;
  input [3:0]Q;
  input [4:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg_0;
  input ram_reg_1;
  input INPUT_STREAM_data_V_0_sel2429_out;

  wire [8:0]ADDRARDADDR;
  wire [4:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2429_out;
  wire [3:0]Q;
  wire a_12_ce1;
  wire ap_clk;
  wire b_13_ce0;
  wire [7:0]ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_272 HLS_accel_a_0_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR({Q,ADDRBWRADDR}),
        .DIADI(DIADI),
        .DOBDO(DOBDO),
        .INPUT_STREAM_data_V_0_sel2429_out(INPUT_STREAM_data_V_0_sel2429_out),
        .a_12_ce1(a_12_ce1),
        .ap_clk(ap_clk),
        .b_13_ce0(b_13_ce0),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_201
   (ram_reg,
    DOBDO,
    ap_clk,
    b_0_ce0,
    a_0_ce1,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    ram_reg_0,
    ram_reg_1,
    INPUT_STREAM_data_V_0_sel2429_out);
  output [7:0]ram_reg;
  output [7:0]DOBDO;
  input ap_clk;
  input b_0_ce0;
  input a_0_ce1;
  input [8:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg_0;
  input ram_reg_1;
  input INPUT_STREAM_data_V_0_sel2429_out;

  wire [8:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2429_out;
  wire a_0_ce1;
  wire ap_clk;
  wire b_0_ce0;
  wire [7:0]ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_271 HLS_accel_a_0_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DIADI(DIADI),
        .DOBDO(DOBDO),
        .INPUT_STREAM_data_V_0_sel2429_out(INPUT_STREAM_data_V_0_sel2429_out),
        .a_0_ce1(a_0_ce1),
        .ap_clk(ap_clk),
        .b_0_ce0(b_0_ce0),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_202
   (ram_reg,
    DOBDO,
    DIADI,
    ap_clk,
    b_13_ce0,
    a_12_ce1,
    ADDRARDADDR,
    Q,
    ADDRBWRADDR,
    ram_reg_0,
    ram_reg_1,
    INPUT_STREAM_data_V_0_sel2429_out,
    ram_reg_2,
    ram_reg_3,
    INPUT_STREAM_data_V_0_sel);
  output [7:0]ram_reg;
  output [7:0]DOBDO;
  output [7:0]DIADI;
  input ap_clk;
  input b_13_ce0;
  input a_12_ce1;
  input [8:0]ADDRARDADDR;
  input [3:0]Q;
  input [4:0]ADDRBWRADDR;
  input ram_reg_0;
  input ram_reg_1;
  input INPUT_STREAM_data_V_0_sel2429_out;
  input [7:0]ram_reg_2;
  input [7:0]ram_reg_3;
  input INPUT_STREAM_data_V_0_sel;

  wire [8:0]ADDRARDADDR;
  wire [4:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel;
  wire INPUT_STREAM_data_V_0_sel2429_out;
  wire [3:0]Q;
  wire a_12_ce1;
  wire ap_clk;
  wire b_13_ce0;
  wire [7:0]ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire [7:0]ram_reg_2;
  wire [7:0]ram_reg_3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_270 HLS_accel_a_0_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR({Q,ADDRBWRADDR}),
        .DIADI(DIADI),
        .DOBDO(DOBDO),
        .INPUT_STREAM_data_V_0_sel(INPUT_STREAM_data_V_0_sel),
        .INPUT_STREAM_data_V_0_sel2429_out(INPUT_STREAM_data_V_0_sel2429_out),
        .a_12_ce1(a_12_ce1),
        .ap_clk(ap_clk),
        .b_13_ce0(b_13_ce0),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .ram_reg_3(ram_reg_2),
        .ram_reg_4(ram_reg_3));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_203
   (ram_reg,
    ram_reg_0,
    ap_clk,
    b_13_ce0,
    a_12_ce1,
    ADDRARDADDR,
    Q,
    ADDRBWRADDR,
    DIADI,
    ram_reg_1,
    ram_reg_2,
    INPUT_STREAM_data_V_0_sel2429_out);
  output [7:0]ram_reg;
  output [7:0]ram_reg_0;
  input ap_clk;
  input b_13_ce0;
  input a_12_ce1;
  input [8:0]ADDRARDADDR;
  input [3:0]Q;
  input [4:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg_1;
  input ram_reg_2;
  input INPUT_STREAM_data_V_0_sel2429_out;

  wire [8:0]ADDRARDADDR;
  wire [4:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire INPUT_STREAM_data_V_0_sel2429_out;
  wire [3:0]Q;
  wire a_12_ce1;
  wire ap_clk;
  wire b_13_ce0;
  wire [7:0]ram_reg;
  wire [7:0]ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_269 HLS_accel_a_0_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR({Q,ADDRBWRADDR}),
        .DIADI(DIADI),
        .INPUT_STREAM_data_V_0_sel2429_out(INPUT_STREAM_data_V_0_sel2429_out),
        .a_12_ce1(a_12_ce1),
        .ap_clk(ap_clk),
        .b_13_ce0(b_13_ce0),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .ram_reg_3(ram_reg_2));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_204
   (DOADO,
    DOBDO,
    ap_clk,
    b_13_ce0,
    a_12_ce1,
    ADDRARDADDR,
    Q,
    ADDRBWRADDR,
    DIADI,
    ram_reg,
    ram_reg_0,
    INPUT_STREAM_data_V_0_sel2429_out);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  input ap_clk;
  input b_13_ce0;
  input a_12_ce1;
  input [8:0]ADDRARDADDR;
  input [3:0]Q;
  input [4:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg;
  input ram_reg_0;
  input INPUT_STREAM_data_V_0_sel2429_out;

  wire [8:0]ADDRARDADDR;
  wire [4:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2429_out;
  wire [3:0]Q;
  wire a_12_ce1;
  wire ap_clk;
  wire b_13_ce0;
  wire ram_reg;
  wire ram_reg_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_268 HLS_accel_a_0_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR({Q,ADDRBWRADDR}),
        .DIADI(DIADI),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .INPUT_STREAM_data_V_0_sel2429_out(INPUT_STREAM_data_V_0_sel2429_out),
        .a_12_ce1(a_12_ce1),
        .ap_clk(ap_clk),
        .b_13_ce0(b_13_ce0),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_205
   (DOADO,
    DOBDO,
    ap_clk,
    b_13_ce0,
    a_12_ce1,
    ADDRARDADDR,
    Q,
    ADDRBWRADDR,
    DIADI,
    ram_reg,
    ram_reg_0,
    INPUT_STREAM_data_V_0_sel2429_out);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  input ap_clk;
  input b_13_ce0;
  input a_12_ce1;
  input [8:0]ADDRARDADDR;
  input [3:0]Q;
  input [4:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg;
  input ram_reg_0;
  input INPUT_STREAM_data_V_0_sel2429_out;

  wire [8:0]ADDRARDADDR;
  wire [4:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2429_out;
  wire [3:0]Q;
  wire a_12_ce1;
  wire ap_clk;
  wire b_13_ce0;
  wire ram_reg;
  wire ram_reg_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_267 HLS_accel_a_0_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR({Q,ADDRBWRADDR}),
        .DIADI(DIADI),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .INPUT_STREAM_data_V_0_sel2429_out(INPUT_STREAM_data_V_0_sel2429_out),
        .a_12_ce1(a_12_ce1),
        .ap_clk(ap_clk),
        .b_13_ce0(b_13_ce0),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_206
   (ram_reg,
    DOBDO,
    ap_clk,
    b_13_ce0,
    a_12_ce1,
    ADDRARDADDR,
    Q,
    ADDRBWRADDR,
    DIADI,
    ram_reg_0,
    ram_reg_1,
    INPUT_STREAM_data_V_0_sel2429_out);
  output [7:0]ram_reg;
  output [7:0]DOBDO;
  input ap_clk;
  input b_13_ce0;
  input a_12_ce1;
  input [8:0]ADDRARDADDR;
  input [3:0]Q;
  input [4:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg_0;
  input ram_reg_1;
  input INPUT_STREAM_data_V_0_sel2429_out;

  wire [8:0]ADDRARDADDR;
  wire [4:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2429_out;
  wire [3:0]Q;
  wire a_12_ce1;
  wire ap_clk;
  wire b_13_ce0;
  wire [7:0]ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_266 HLS_accel_a_0_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR({Q,ADDRBWRADDR}),
        .DIADI(DIADI),
        .DOBDO(DOBDO),
        .INPUT_STREAM_data_V_0_sel2429_out(INPUT_STREAM_data_V_0_sel2429_out),
        .a_12_ce1(a_12_ce1),
        .ap_clk(ap_clk),
        .b_13_ce0(b_13_ce0),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_207
   (ram_reg,
    DOBDO,
    ap_clk,
    b_13_ce0,
    a_12_ce1,
    ADDRARDADDR,
    Q,
    ADDRBWRADDR,
    DIADI,
    ram_reg_0,
    ram_reg_1,
    INPUT_STREAM_data_V_0_sel2429_out);
  output [7:0]ram_reg;
  output [7:0]DOBDO;
  input ap_clk;
  input b_13_ce0;
  input a_12_ce1;
  input [8:0]ADDRARDADDR;
  input [3:0]Q;
  input [4:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg_0;
  input ram_reg_1;
  input INPUT_STREAM_data_V_0_sel2429_out;

  wire [8:0]ADDRARDADDR;
  wire [4:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2429_out;
  wire [3:0]Q;
  wire a_12_ce1;
  wire ap_clk;
  wire b_13_ce0;
  wire [7:0]ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_265 HLS_accel_a_0_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR({Q,ADDRBWRADDR}),
        .DIADI(DIADI),
        .DOBDO(DOBDO),
        .INPUT_STREAM_data_V_0_sel2429_out(INPUT_STREAM_data_V_0_sel2429_out),
        .a_12_ce1(a_12_ce1),
        .ap_clk(ap_clk),
        .b_13_ce0(b_13_ce0),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_208
   (ram_reg,
    ram_reg_0,
    ap_clk,
    b_13_ce0,
    a_12_ce1,
    ADDRARDADDR,
    Q,
    ADDRBWRADDR,
    DIADI,
    ram_reg_1,
    ram_reg_2,
    INPUT_STREAM_data_V_0_sel2429_out);
  output [7:0]ram_reg;
  output [7:0]ram_reg_0;
  input ap_clk;
  input b_13_ce0;
  input a_12_ce1;
  input [8:0]ADDRARDADDR;
  input [3:0]Q;
  input [4:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg_1;
  input ram_reg_2;
  input INPUT_STREAM_data_V_0_sel2429_out;

  wire [8:0]ADDRARDADDR;
  wire [4:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire INPUT_STREAM_data_V_0_sel2429_out;
  wire [3:0]Q;
  wire a_12_ce1;
  wire ap_clk;
  wire b_13_ce0;
  wire [7:0]ram_reg;
  wire [7:0]ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_264 HLS_accel_a_0_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR({Q,ADDRBWRADDR}),
        .DIADI(DIADI),
        .INPUT_STREAM_data_V_0_sel2429_out(INPUT_STREAM_data_V_0_sel2429_out),
        .a_12_ce1(a_12_ce1),
        .ap_clk(ap_clk),
        .b_13_ce0(b_13_ce0),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .ram_reg_3(ram_reg_2));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_209
   (DOADO,
    DOBDO,
    ap_clk,
    b_13_ce0,
    a_12_ce1,
    ADDRARDADDR,
    Q,
    ADDRBWRADDR,
    DIADI,
    ram_reg,
    ram_reg_0,
    INPUT_STREAM_data_V_0_sel2429_out);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  input ap_clk;
  input b_13_ce0;
  input a_12_ce1;
  input [8:0]ADDRARDADDR;
  input [3:0]Q;
  input [4:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg;
  input ram_reg_0;
  input INPUT_STREAM_data_V_0_sel2429_out;

  wire [8:0]ADDRARDADDR;
  wire [4:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2429_out;
  wire [3:0]Q;
  wire a_12_ce1;
  wire ap_clk;
  wire b_13_ce0;
  wire ram_reg;
  wire ram_reg_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_263 HLS_accel_a_0_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR({Q,ADDRBWRADDR}),
        .DIADI(DIADI),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .INPUT_STREAM_data_V_0_sel2429_out(INPUT_STREAM_data_V_0_sel2429_out),
        .a_12_ce1(a_12_ce1),
        .ap_clk(ap_clk),
        .b_13_ce0(b_13_ce0),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_210
   (DOADO,
    DOBDO,
    ap_clk,
    b_13_ce0,
    a_12_ce1,
    ADDRARDADDR,
    Q,
    ADDRBWRADDR,
    DIADI,
    ram_reg,
    ram_reg_0,
    INPUT_STREAM_data_V_0_sel2429_out);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  input ap_clk;
  input b_13_ce0;
  input a_12_ce1;
  input [8:0]ADDRARDADDR;
  input [3:0]Q;
  input [4:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg;
  input ram_reg_0;
  input INPUT_STREAM_data_V_0_sel2429_out;

  wire [8:0]ADDRARDADDR;
  wire [4:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2429_out;
  wire [3:0]Q;
  wire a_12_ce1;
  wire ap_clk;
  wire b_13_ce0;
  wire ram_reg;
  wire ram_reg_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_262 HLS_accel_a_0_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR({Q,ADDRBWRADDR}),
        .DIADI(DIADI),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .INPUT_STREAM_data_V_0_sel2429_out(INPUT_STREAM_data_V_0_sel2429_out),
        .a_12_ce1(a_12_ce1),
        .ap_clk(ap_clk),
        .b_13_ce0(b_13_ce0),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_211
   (ram_reg,
    DOBDO,
    ap_clk,
    b_13_ce0,
    a_12_ce1,
    ADDRARDADDR,
    Q,
    ADDRBWRADDR,
    DIADI,
    ram_reg_0,
    ram_reg_1,
    INPUT_STREAM_data_V_0_sel2429_out);
  output [7:0]ram_reg;
  output [7:0]DOBDO;
  input ap_clk;
  input b_13_ce0;
  input a_12_ce1;
  input [8:0]ADDRARDADDR;
  input [3:0]Q;
  input [4:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg_0;
  input ram_reg_1;
  input INPUT_STREAM_data_V_0_sel2429_out;

  wire [8:0]ADDRARDADDR;
  wire [4:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2429_out;
  wire [3:0]Q;
  wire a_12_ce1;
  wire ap_clk;
  wire b_13_ce0;
  wire [7:0]ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_261 HLS_accel_a_0_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR({Q,ADDRBWRADDR}),
        .DIADI(DIADI),
        .DOBDO(DOBDO),
        .INPUT_STREAM_data_V_0_sel2429_out(INPUT_STREAM_data_V_0_sel2429_out),
        .a_12_ce1(a_12_ce1),
        .ap_clk(ap_clk),
        .b_13_ce0(b_13_ce0),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_212
   (ram_reg,
    DOBDO,
    ap_clk,
    b_0_ce0,
    a_0_ce1,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    ram_reg_0,
    ram_reg_1,
    INPUT_STREAM_data_V_0_sel2429_out);
  output [7:0]ram_reg;
  output [7:0]DOBDO;
  input ap_clk;
  input b_0_ce0;
  input a_0_ce1;
  input [8:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg_0;
  input ram_reg_1;
  input INPUT_STREAM_data_V_0_sel2429_out;

  wire [8:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2429_out;
  wire a_0_ce1;
  wire ap_clk;
  wire b_0_ce0;
  wire [7:0]ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_260 HLS_accel_a_0_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DIADI(DIADI),
        .DOBDO(DOBDO),
        .INPUT_STREAM_data_V_0_sel2429_out(INPUT_STREAM_data_V_0_sel2429_out),
        .a_0_ce1(a_0_ce1),
        .ap_clk(ap_clk),
        .b_0_ce0(b_0_ce0),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_213
   (ram_reg,
    DOBDO,
    ap_clk,
    b_0_ce0,
    a_0_ce1,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    ram_reg_0,
    ram_reg_1,
    INPUT_STREAM_data_V_0_sel2429_out);
  output [7:0]ram_reg;
  output [7:0]DOBDO;
  input ap_clk;
  input b_0_ce0;
  input a_0_ce1;
  input [8:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg_0;
  input ram_reg_1;
  input INPUT_STREAM_data_V_0_sel2429_out;

  wire [8:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2429_out;
  wire a_0_ce1;
  wire ap_clk;
  wire b_0_ce0;
  wire [7:0]ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_259 HLS_accel_a_0_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DIADI(DIADI),
        .DOBDO(DOBDO),
        .INPUT_STREAM_data_V_0_sel2429_out(INPUT_STREAM_data_V_0_sel2429_out),
        .a_0_ce1(a_0_ce1),
        .ap_clk(ap_clk),
        .b_0_ce0(b_0_ce0),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_214
   (ram_reg,
    ram_reg_0,
    ap_clk,
    b_0_ce0,
    a_0_ce1,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    ram_reg_1,
    ram_reg_2,
    INPUT_STREAM_data_V_0_sel2429_out);
  output [7:0]ram_reg;
  output [7:0]ram_reg_0;
  input ap_clk;
  input b_0_ce0;
  input a_0_ce1;
  input [8:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg_1;
  input ram_reg_2;
  input INPUT_STREAM_data_V_0_sel2429_out;

  wire [8:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire INPUT_STREAM_data_V_0_sel2429_out;
  wire a_0_ce1;
  wire ap_clk;
  wire b_0_ce0;
  wire [7:0]ram_reg;
  wire [7:0]ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_258 HLS_accel_a_0_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DIADI(DIADI),
        .INPUT_STREAM_data_V_0_sel2429_out(INPUT_STREAM_data_V_0_sel2429_out),
        .a_0_ce1(a_0_ce1),
        .ap_clk(ap_clk),
        .b_0_ce0(b_0_ce0),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .ram_reg_3(ram_reg_2));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_215
   (DOADO,
    ram_reg,
    ap_enable_reg_pp2_iter1_reg,
    ap_clk,
    b_0_ce0,
    ADDRARDADDR,
    Q,
    ADDRBWRADDR,
    DIADI,
    ram_reg_0,
    ram_reg_1,
    INPUT_STREAM_data_V_0_sel2429_out,
    ap_enable_reg_pp2_iter1,
    ram_reg_2);
  output [7:0]DOADO;
  output [7:0]ram_reg;
  output ap_enable_reg_pp2_iter1_reg;
  input ap_clk;
  input b_0_ce0;
  input [8:0]ADDRARDADDR;
  input [3:0]Q;
  input [4:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg_0;
  input ram_reg_1;
  input INPUT_STREAM_data_V_0_sel2429_out;
  input ap_enable_reg_pp2_iter1;
  input [0:0]ram_reg_2;

  wire [8:0]ADDRARDADDR;
  wire [4:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire INPUT_STREAM_data_V_0_sel2429_out;
  wire [3:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp2_iter1;
  wire ap_enable_reg_pp2_iter1_reg;
  wire b_0_ce0;
  wire [7:0]ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire [0:0]ram_reg_2;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_257 HLS_accel_a_0_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR({Q,ADDRBWRADDR}),
        .DIADI(DIADI),
        .DOADO(DOADO),
        .INPUT_STREAM_data_V_0_sel2429_out(INPUT_STREAM_data_V_0_sel2429_out),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp2_iter1(ap_enable_reg_pp2_iter1),
        .ap_enable_reg_pp2_iter1_reg(ap_enable_reg_pp2_iter1_reg),
        .b_0_ce0(b_0_ce0),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .ram_reg_3(ram_reg_2));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_216
   (DOADO,
    ram_reg,
    ap_clk,
    b_13_ce0,
    ram_reg_0,
    ADDRARDADDR,
    Q,
    ADDRBWRADDR,
    DIADI,
    ram_reg_1,
    ram_reg_2,
    INPUT_STREAM_data_V_0_sel2429_out);
  output [7:0]DOADO;
  output [7:0]ram_reg;
  input ap_clk;
  input b_13_ce0;
  input ram_reg_0;
  input [8:0]ADDRARDADDR;
  input [3:0]Q;
  input [4:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg_1;
  input ram_reg_2;
  input INPUT_STREAM_data_V_0_sel2429_out;

  wire [8:0]ADDRARDADDR;
  wire [4:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire INPUT_STREAM_data_V_0_sel2429_out;
  wire [3:0]Q;
  wire ap_clk;
  wire b_13_ce0;
  wire [7:0]ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_256 HLS_accel_a_0_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR({Q,ADDRBWRADDR}),
        .DIADI(DIADI),
        .DOADO(DOADO),
        .INPUT_STREAM_data_V_0_sel2429_out(INPUT_STREAM_data_V_0_sel2429_out),
        .ap_clk(ap_clk),
        .b_13_ce0(b_13_ce0),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .ram_reg_3(ram_reg_2));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_217
   (DOADO,
    DOBDO,
    b_0_ce0,
    a_0_ce1,
    ADDRARDADDR,
    ADDRBWRADDR,
    exitcond1_i_i_fu_6438_p2,
    tmp_8_fu_6302_p2,
    ib_0_i_i_mid2_fu_6444_p3,
    ap_clk,
    DIADI,
    ram_reg,
    ram_reg_0,
    INPUT_STREAM_data_V_0_sel2429_out,
    Q,
    exitcond2_i_fu_6254_p2,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    ap_enable_reg_pp2_iter0,
    exitcond_flatten8_fu_6236_p2,
    ram_reg_4);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  output b_0_ce0;
  output a_0_ce1;
  output [8:0]ADDRARDADDR;
  output [8:0]ADDRBWRADDR;
  output exitcond1_i_i_fu_6438_p2;
  output [0:0]tmp_8_fu_6302_p2;
  output [0:0]ib_0_i_i_mid2_fu_6444_p3;
  input ap_clk;
  input [7:0]DIADI;
  input ram_reg;
  input ram_reg_0;
  input INPUT_STREAM_data_V_0_sel2429_out;
  input [0:0]Q;
  input exitcond2_i_fu_6254_p2;
  input [7:0]ram_reg_1;
  input [7:0]ram_reg_2;
  input [1:0]ram_reg_3;
  input ap_enable_reg_pp2_iter0;
  input exitcond_flatten8_fu_6236_p2;
  input ram_reg_4;

  wire [8:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2429_out;
  wire [0:0]Q;
  wire a_0_ce1;
  wire ap_clk;
  wire ap_enable_reg_pp2_iter0;
  wire b_0_ce0;
  wire exitcond1_i_i_fu_6438_p2;
  wire exitcond2_i_fu_6254_p2;
  wire exitcond_flatten8_fu_6236_p2;
  wire [0:0]ib_0_i_i_mid2_fu_6444_p3;
  wire ram_reg;
  wire ram_reg_0;
  wire [7:0]ram_reg_1;
  wire [7:0]ram_reg_2;
  wire [1:0]ram_reg_3;
  wire ram_reg_4;
  wire [0:0]tmp_8_fu_6302_p2;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_255 HLS_accel_a_0_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DIADI(DIADI),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .INPUT_STREAM_data_V_0_sel2429_out(INPUT_STREAM_data_V_0_sel2429_out),
        .Q(Q),
        .\ap_CS_fsm_reg[5] (a_0_ce1),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp2_iter0(ap_enable_reg_pp2_iter0),
        .b_0_ce0(b_0_ce0),
        .exitcond2_i_fu_6254_p2(exitcond2_i_fu_6254_p2),
        .exitcond_flatten8_fu_6236_p2(exitcond_flatten8_fu_6236_p2),
        .ib_0_i_i_mid2_fu_6444_p3(ib_0_i_i_mid2_fu_6444_p3),
        .\ib_0_i_i_reg_5876_reg[5] (exitcond1_i_i_fu_6438_p2),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .ram_reg_3(ram_reg_2),
        .ram_reg_4(ram_reg_3),
        .ram_reg_5(ram_reg_4),
        .tmp_8_fu_6302_p2(tmp_8_fu_6302_p2));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_218
   (ram_reg,
    DOBDO,
    ap_clk,
    b_13_ce0,
    a_12_ce1,
    ADDRARDADDR,
    ADDRBWRADDR,
    ram_reg_0,
    DIADI,
    ram_reg_1,
    ram_reg_2,
    INPUT_STREAM_data_V_0_sel2429_out);
  output [7:0]ram_reg;
  output [7:0]DOBDO;
  input ap_clk;
  input b_13_ce0;
  input a_12_ce1;
  input [8:0]ADDRARDADDR;
  input [3:0]ADDRBWRADDR;
  input [4:0]ram_reg_0;
  input [7:0]DIADI;
  input ram_reg_1;
  input ram_reg_2;
  input INPUT_STREAM_data_V_0_sel2429_out;

  wire [8:0]ADDRARDADDR;
  wire [3:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2429_out;
  wire a_12_ce1;
  wire ap_clk;
  wire b_13_ce0;
  wire [7:0]ram_reg;
  wire [4:0]ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_254 HLS_accel_a_0_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR({ADDRBWRADDR,ram_reg_0}),
        .DIADI(DIADI),
        .DOBDO(DOBDO),
        .INPUT_STREAM_data_V_0_sel2429_out(INPUT_STREAM_data_V_0_sel2429_out),
        .a_12_ce1(a_12_ce1),
        .ap_clk(ap_clk),
        .b_13_ce0(b_13_ce0),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_1),
        .ram_reg_2(ram_reg_2));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_219
   (ram_reg,
    ram_reg_0,
    ap_clk,
    b_13_ce0,
    a_12_ce1,
    ADDRARDADDR,
    ADDRBWRADDR,
    ram_reg_1,
    DIADI,
    ram_reg_2,
    ram_reg_3,
    INPUT_STREAM_data_V_0_sel2429_out);
  output [7:0]ram_reg;
  output [7:0]ram_reg_0;
  input ap_clk;
  input b_13_ce0;
  input a_12_ce1;
  input [8:0]ADDRARDADDR;
  input [3:0]ADDRBWRADDR;
  input [4:0]ram_reg_1;
  input [7:0]DIADI;
  input ram_reg_2;
  input ram_reg_3;
  input INPUT_STREAM_data_V_0_sel2429_out;

  wire [8:0]ADDRARDADDR;
  wire [3:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire INPUT_STREAM_data_V_0_sel2429_out;
  wire a_12_ce1;
  wire ap_clk;
  wire b_13_ce0;
  wire [7:0]ram_reg;
  wire [7:0]ram_reg_0;
  wire [4:0]ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_253 HLS_accel_a_0_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR({ADDRBWRADDR,ram_reg_1}),
        .DIADI(DIADI),
        .INPUT_STREAM_data_V_0_sel2429_out(INPUT_STREAM_data_V_0_sel2429_out),
        .a_12_ce1(a_12_ce1),
        .ap_clk(ap_clk),
        .b_13_ce0(b_13_ce0),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_2),
        .ram_reg_3(ram_reg_3));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_220
   (DOADO,
    ram_reg,
    ap_clk,
    b_13_ce0,
    a_12_ce1,
    ADDRARDADDR,
    ADDRBWRADDR,
    ram_reg_0,
    DIADI,
    ram_reg_1,
    ram_reg_2,
    INPUT_STREAM_data_V_0_sel2429_out);
  output [7:0]DOADO;
  output [7:0]ram_reg;
  input ap_clk;
  input b_13_ce0;
  input a_12_ce1;
  input [8:0]ADDRARDADDR;
  input [3:0]ADDRBWRADDR;
  input [4:0]ram_reg_0;
  input [7:0]DIADI;
  input ram_reg_1;
  input ram_reg_2;
  input INPUT_STREAM_data_V_0_sel2429_out;

  wire [8:0]ADDRARDADDR;
  wire [3:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire INPUT_STREAM_data_V_0_sel2429_out;
  wire a_12_ce1;
  wire ap_clk;
  wire b_13_ce0;
  wire [7:0]ram_reg;
  wire [4:0]ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_252 HLS_accel_a_0_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR({ADDRBWRADDR,ram_reg_0}),
        .DIADI(DIADI),
        .DOADO(DOADO),
        .INPUT_STREAM_data_V_0_sel2429_out(INPUT_STREAM_data_V_0_sel2429_out),
        .a_12_ce1(a_12_ce1),
        .ap_clk(ap_clk),
        .b_13_ce0(b_13_ce0),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_1),
        .ram_reg_2(ram_reg_2));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_221
   (DOADO,
    ram_reg,
    INPUT_STREAM_data_V_0_sel2429_out,
    \i1_0_i_reg_5832_reg[4] ,
    \i1_0_i_reg_5832_reg[7] ,
    ap_clk,
    b_13_ce0,
    a_12_ce1,
    ADDRARDADDR,
    ADDRBWRADDR,
    ram_reg_0,
    DIADI,
    Q,
    \indvar_flatten6_reg_5821_reg[0] ,
    exitcond_flatten8_fu_6236_p2,
    ram_reg_1,
    exitcond2_i_fu_6254_p2,
    ram_reg_2,
    ram_reg_3);
  output [7:0]DOADO;
  output [7:0]ram_reg;
  output INPUT_STREAM_data_V_0_sel2429_out;
  output \i1_0_i_reg_5832_reg[4] ;
  output \i1_0_i_reg_5832_reg[7] ;
  input ap_clk;
  input b_13_ce0;
  input a_12_ce1;
  input [8:0]ADDRARDADDR;
  input [3:0]ADDRBWRADDR;
  input [4:0]ram_reg_0;
  input [7:0]DIADI;
  input [0:0]Q;
  input \indvar_flatten6_reg_5821_reg[0] ;
  input exitcond_flatten8_fu_6236_p2;
  input [7:0]ram_reg_1;
  input exitcond2_i_fu_6254_p2;
  input ram_reg_2;
  input ram_reg_3;

  wire [8:0]ADDRARDADDR;
  wire [3:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire INPUT_STREAM_data_V_0_sel2429_out;
  wire [0:0]Q;
  wire a_12_ce1;
  wire ap_clk;
  wire b_13_ce0;
  wire exitcond2_i_fu_6254_p2;
  wire exitcond_flatten8_fu_6236_p2;
  wire \i1_0_i_reg_5832_reg[4] ;
  wire \i1_0_i_reg_5832_reg[7] ;
  wire \indvar_flatten6_reg_5821_reg[0] ;
  wire [7:0]ram_reg;
  wire [4:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_251 HLS_accel_a_0_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR({ADDRBWRADDR,ram_reg_0}),
        .DIADI(DIADI),
        .DOADO(DOADO),
        .INPUT_STREAM_data_V_0_sel2429_out(INPUT_STREAM_data_V_0_sel2429_out),
        .Q(Q),
        .a_12_ce1(a_12_ce1),
        .ap_clk(ap_clk),
        .b_13_ce0(b_13_ce0),
        .exitcond2_i_fu_6254_p2(exitcond2_i_fu_6254_p2),
        .exitcond_flatten8_fu_6236_p2(exitcond_flatten8_fu_6236_p2),
        .\i1_0_i_reg_5832_reg[4] (\i1_0_i_reg_5832_reg[4] ),
        .\i1_0_i_reg_5832_reg[7] (\i1_0_i_reg_5832_reg[7] ),
        .\indvar_flatten6_reg_5821_reg[0] (\indvar_flatten6_reg_5821_reg[0] ),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_1),
        .ram_reg_2(ram_reg_2),
        .ram_reg_3(ram_reg_3));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_222
   (ram_reg,
    DOBDO,
    ap_clk,
    b_13_ce0,
    a_12_ce1,
    ADDRARDADDR,
    ADDRBWRADDR,
    ram_reg_0,
    DIADI,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    INPUT_STREAM_data_V_0_sel2429_out);
  output [7:0]ram_reg;
  output [7:0]DOBDO;
  input ap_clk;
  input b_13_ce0;
  input a_12_ce1;
  input [8:0]ADDRARDADDR;
  input [3:0]ADDRBWRADDR;
  input [4:0]ram_reg_0;
  input [7:0]DIADI;
  input ram_reg_1;
  input ram_reg_2;
  input ram_reg_3;
  input INPUT_STREAM_data_V_0_sel2429_out;

  wire [8:0]ADDRARDADDR;
  wire [3:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2429_out;
  wire a_12_ce1;
  wire ap_clk;
  wire b_13_ce0;
  wire [7:0]ram_reg;
  wire [4:0]ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_250 HLS_accel_a_0_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR({ADDRBWRADDR,ram_reg_0}),
        .DIADI(DIADI),
        .DOBDO(DOBDO),
        .INPUT_STREAM_data_V_0_sel2429_out(INPUT_STREAM_data_V_0_sel2429_out),
        .a_12_ce1(a_12_ce1),
        .ap_clk(ap_clk),
        .b_13_ce0(b_13_ce0),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_1),
        .ram_reg_2(ram_reg_2),
        .ram_reg_3(ram_reg_3));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_223
   (ram_reg,
    ram_reg_0,
    ap_clk,
    b_0_ce0,
    a_0_ce1,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    ram_reg_1,
    ram_reg_2,
    INPUT_STREAM_data_V_0_sel2429_out);
  output [7:0]ram_reg;
  output [7:0]ram_reg_0;
  input ap_clk;
  input b_0_ce0;
  input a_0_ce1;
  input [8:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg_1;
  input ram_reg_2;
  input INPUT_STREAM_data_V_0_sel2429_out;

  wire [8:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire INPUT_STREAM_data_V_0_sel2429_out;
  wire a_0_ce1;
  wire ap_clk;
  wire b_0_ce0;
  wire [7:0]ram_reg;
  wire [7:0]ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_249 HLS_accel_a_0_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DIADI(DIADI),
        .INPUT_STREAM_data_V_0_sel2429_out(INPUT_STREAM_data_V_0_sel2429_out),
        .a_0_ce1(a_0_ce1),
        .ap_clk(ap_clk),
        .b_0_ce0(b_0_ce0),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .ram_reg_3(ram_reg_2));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_224
   (ram_reg,
    DOBDO,
    ap_clk,
    b_13_ce0,
    a_12_ce1,
    ADDRARDADDR,
    ADDRBWRADDR,
    ram_reg_0,
    DIADI,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    INPUT_STREAM_data_V_0_sel2429_out);
  output [7:0]ram_reg;
  output [7:0]DOBDO;
  input ap_clk;
  input b_13_ce0;
  input a_12_ce1;
  input [8:0]ADDRARDADDR;
  input [3:0]ADDRBWRADDR;
  input [4:0]ram_reg_0;
  input [7:0]DIADI;
  input ram_reg_1;
  input ram_reg_2;
  input ram_reg_3;
  input INPUT_STREAM_data_V_0_sel2429_out;

  wire [8:0]ADDRARDADDR;
  wire [3:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2429_out;
  wire a_12_ce1;
  wire ap_clk;
  wire b_13_ce0;
  wire [7:0]ram_reg;
  wire [4:0]ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_248 HLS_accel_a_0_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR({ADDRBWRADDR,ram_reg_0}),
        .DIADI(DIADI),
        .DOBDO(DOBDO),
        .INPUT_STREAM_data_V_0_sel2429_out(INPUT_STREAM_data_V_0_sel2429_out),
        .a_12_ce1(a_12_ce1),
        .ap_clk(ap_clk),
        .b_13_ce0(b_13_ce0),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_1),
        .ram_reg_2(ram_reg_2),
        .ram_reg_3(ram_reg_3));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_225
   (ram_reg,
    ram_reg_0,
    \i1_0_i_reg_5832_reg[2] ,
    ap_clk,
    b_13_ce0,
    a_12_ce1,
    ADDRARDADDR,
    ADDRBWRADDR,
    ram_reg_1,
    DIADI,
    Q,
    exitcond2_i_fu_6254_p2,
    ram_reg_2,
    ram_reg_3,
    INPUT_STREAM_data_V_0_sel2429_out);
  output [7:0]ram_reg;
  output [7:0]ram_reg_0;
  output \i1_0_i_reg_5832_reg[2] ;
  input ap_clk;
  input b_13_ce0;
  input a_12_ce1;
  input [8:0]ADDRARDADDR;
  input [3:0]ADDRBWRADDR;
  input [4:0]ram_reg_1;
  input [7:0]DIADI;
  input [2:0]Q;
  input exitcond2_i_fu_6254_p2;
  input ram_reg_2;
  input ram_reg_3;
  input INPUT_STREAM_data_V_0_sel2429_out;

  wire [8:0]ADDRARDADDR;
  wire [3:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire INPUT_STREAM_data_V_0_sel2429_out;
  wire [2:0]Q;
  wire a_12_ce1;
  wire ap_clk;
  wire b_13_ce0;
  wire exitcond2_i_fu_6254_p2;
  wire \i1_0_i_reg_5832_reg[2] ;
  wire [7:0]ram_reg;
  wire [7:0]ram_reg_0;
  wire [4:0]ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_247 HLS_accel_a_0_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR({ADDRBWRADDR,ram_reg_1}),
        .DIADI(DIADI),
        .INPUT_STREAM_data_V_0_sel2429_out(INPUT_STREAM_data_V_0_sel2429_out),
        .Q(Q),
        .a_12_ce1(a_12_ce1),
        .ap_clk(ap_clk),
        .b_13_ce0(b_13_ce0),
        .exitcond2_i_fu_6254_p2(exitcond2_i_fu_6254_p2),
        .\i1_0_i_reg_5832_reg[2] (\i1_0_i_reg_5832_reg[2] ),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_2),
        .ram_reg_3(ram_reg_3));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_226
   (DOADO,
    DOBDO,
    ap_clk,
    b_13_ce0,
    a_12_ce1,
    ADDRARDADDR,
    ADDRBWRADDR,
    ram_reg,
    DIADI,
    ram_reg_0,
    ram_reg_1,
    INPUT_STREAM_data_V_0_sel2429_out);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  input ap_clk;
  input b_13_ce0;
  input a_12_ce1;
  input [8:0]ADDRARDADDR;
  input [3:0]ADDRBWRADDR;
  input [4:0]ram_reg;
  input [7:0]DIADI;
  input ram_reg_0;
  input ram_reg_1;
  input INPUT_STREAM_data_V_0_sel2429_out;

  wire [8:0]ADDRARDADDR;
  wire [3:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2429_out;
  wire a_12_ce1;
  wire ap_clk;
  wire b_13_ce0;
  wire [4:0]ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_246 HLS_accel_a_0_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR({ADDRBWRADDR,ram_reg}),
        .DIADI(DIADI),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .INPUT_STREAM_data_V_0_sel2429_out(INPUT_STREAM_data_V_0_sel2429_out),
        .a_12_ce1(a_12_ce1),
        .ap_clk(ap_clk),
        .b_13_ce0(b_13_ce0),
        .ram_reg_0(ram_reg_0),
        .ram_reg_1(ram_reg_1));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_227
   (DOADO,
    DOBDO,
    ap_clk,
    b_13_ce0,
    a_12_ce1,
    ADDRARDADDR,
    ADDRBWRADDR,
    ram_reg,
    DIADI,
    ram_reg_0,
    ram_reg_1,
    INPUT_STREAM_data_V_0_sel2429_out);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  input ap_clk;
  input b_13_ce0;
  input a_12_ce1;
  input [8:0]ADDRARDADDR;
  input [3:0]ADDRBWRADDR;
  input [4:0]ram_reg;
  input [7:0]DIADI;
  input ram_reg_0;
  input ram_reg_1;
  input INPUT_STREAM_data_V_0_sel2429_out;

  wire [8:0]ADDRARDADDR;
  wire [3:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2429_out;
  wire a_12_ce1;
  wire ap_clk;
  wire b_13_ce0;
  wire [4:0]ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_245 HLS_accel_a_0_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR({ADDRBWRADDR,ram_reg}),
        .DIADI(DIADI),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .INPUT_STREAM_data_V_0_sel2429_out(INPUT_STREAM_data_V_0_sel2429_out),
        .a_12_ce1(a_12_ce1),
        .ap_clk(ap_clk),
        .b_13_ce0(b_13_ce0),
        .ram_reg_0(ram_reg_0),
        .ram_reg_1(ram_reg_1));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_228
   (ram_reg,
    DOBDO,
    ap_clk,
    b_13_ce0,
    a_12_ce1,
    ADDRARDADDR,
    ADDRBWRADDR,
    ram_reg_0,
    DIADI,
    ram_reg_1,
    ram_reg_2,
    INPUT_STREAM_data_V_0_sel2429_out);
  output [7:0]ram_reg;
  output [7:0]DOBDO;
  input ap_clk;
  input b_13_ce0;
  input a_12_ce1;
  input [8:0]ADDRARDADDR;
  input [3:0]ADDRBWRADDR;
  input [4:0]ram_reg_0;
  input [7:0]DIADI;
  input ram_reg_1;
  input ram_reg_2;
  input INPUT_STREAM_data_V_0_sel2429_out;

  wire [8:0]ADDRARDADDR;
  wire [3:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2429_out;
  wire a_12_ce1;
  wire ap_clk;
  wire b_13_ce0;
  wire [7:0]ram_reg;
  wire [4:0]ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_244 HLS_accel_a_0_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR({ADDRBWRADDR,ram_reg_0}),
        .DIADI(DIADI),
        .DOBDO(DOBDO),
        .INPUT_STREAM_data_V_0_sel2429_out(INPUT_STREAM_data_V_0_sel2429_out),
        .a_12_ce1(a_12_ce1),
        .ap_clk(ap_clk),
        .b_13_ce0(b_13_ce0),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_1),
        .ram_reg_2(ram_reg_2));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_229
   (ram_reg,
    DOBDO,
    ap_clk,
    b_13_ce0,
    a_12_ce1,
    ADDRARDADDR,
    ADDRBWRADDR,
    ram_reg_0,
    DIADI,
    ram_reg_1,
    ram_reg_2,
    INPUT_STREAM_data_V_0_sel2429_out);
  output [7:0]ram_reg;
  output [7:0]DOBDO;
  input ap_clk;
  input b_13_ce0;
  input a_12_ce1;
  input [8:0]ADDRARDADDR;
  input [3:0]ADDRBWRADDR;
  input [4:0]ram_reg_0;
  input [7:0]DIADI;
  input ram_reg_1;
  input ram_reg_2;
  input INPUT_STREAM_data_V_0_sel2429_out;

  wire [8:0]ADDRARDADDR;
  wire [3:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2429_out;
  wire a_12_ce1;
  wire ap_clk;
  wire b_13_ce0;
  wire [7:0]ram_reg;
  wire [4:0]ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_243 HLS_accel_a_0_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR({ADDRBWRADDR,ram_reg_0}),
        .DIADI(DIADI),
        .DOBDO(DOBDO),
        .INPUT_STREAM_data_V_0_sel2429_out(INPUT_STREAM_data_V_0_sel2429_out),
        .a_12_ce1(a_12_ce1),
        .ap_clk(ap_clk),
        .b_13_ce0(b_13_ce0),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_1),
        .ram_reg_2(ram_reg_2));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_230
   (ram_reg,
    ram_reg_0,
    ap_clk,
    b_13_ce0,
    a_12_ce1,
    ADDRARDADDR,
    ADDRBWRADDR,
    ram_reg_1,
    DIADI,
    ram_reg_2,
    ram_reg_3,
    INPUT_STREAM_data_V_0_sel2429_out);
  output [7:0]ram_reg;
  output [7:0]ram_reg_0;
  input ap_clk;
  input b_13_ce0;
  input a_12_ce1;
  input [8:0]ADDRARDADDR;
  input [3:0]ADDRBWRADDR;
  input [4:0]ram_reg_1;
  input [7:0]DIADI;
  input ram_reg_2;
  input ram_reg_3;
  input INPUT_STREAM_data_V_0_sel2429_out;

  wire [8:0]ADDRARDADDR;
  wire [3:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire INPUT_STREAM_data_V_0_sel2429_out;
  wire a_12_ce1;
  wire ap_clk;
  wire b_13_ce0;
  wire [7:0]ram_reg;
  wire [7:0]ram_reg_0;
  wire [4:0]ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_242 HLS_accel_a_0_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR({ADDRBWRADDR,ram_reg_1}),
        .DIADI(DIADI),
        .INPUT_STREAM_data_V_0_sel2429_out(INPUT_STREAM_data_V_0_sel2429_out),
        .a_12_ce1(a_12_ce1),
        .ap_clk(ap_clk),
        .b_13_ce0(b_13_ce0),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_2),
        .ram_reg_3(ram_reg_3));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_231
   (DOADO,
    DOBDO,
    ap_clk,
    b_13_ce0,
    a_12_ce1,
    ADDRARDADDR,
    ADDRBWRADDR,
    ram_reg,
    DIADI,
    ram_reg_0,
    ram_reg_1,
    INPUT_STREAM_data_V_0_sel2429_out);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  input ap_clk;
  input b_13_ce0;
  input a_12_ce1;
  input [8:0]ADDRARDADDR;
  input [3:0]ADDRBWRADDR;
  input [4:0]ram_reg;
  input [7:0]DIADI;
  input ram_reg_0;
  input ram_reg_1;
  input INPUT_STREAM_data_V_0_sel2429_out;

  wire [8:0]ADDRARDADDR;
  wire [3:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2429_out;
  wire a_12_ce1;
  wire ap_clk;
  wire b_13_ce0;
  wire [4:0]ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_241 HLS_accel_a_0_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR({ADDRBWRADDR,ram_reg}),
        .DIADI(DIADI),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .INPUT_STREAM_data_V_0_sel2429_out(INPUT_STREAM_data_V_0_sel2429_out),
        .a_12_ce1(a_12_ce1),
        .ap_clk(ap_clk),
        .b_13_ce0(b_13_ce0),
        .ram_reg_0(ram_reg_0),
        .ram_reg_1(ram_reg_1));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_232
   (DOADO,
    DOBDO,
    ap_clk,
    b_13_ce0,
    a_12_ce1,
    ADDRARDADDR,
    ADDRBWRADDR,
    ram_reg,
    DIADI,
    ram_reg_0,
    ram_reg_1,
    INPUT_STREAM_data_V_0_sel2429_out);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  input ap_clk;
  input b_13_ce0;
  input a_12_ce1;
  input [8:0]ADDRARDADDR;
  input [3:0]ADDRBWRADDR;
  input [4:0]ram_reg;
  input [7:0]DIADI;
  input ram_reg_0;
  input ram_reg_1;
  input INPUT_STREAM_data_V_0_sel2429_out;

  wire [8:0]ADDRARDADDR;
  wire [3:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2429_out;
  wire a_12_ce1;
  wire ap_clk;
  wire b_13_ce0;
  wire [4:0]ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_240 HLS_accel_a_0_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR({ADDRBWRADDR,ram_reg}),
        .DIADI(DIADI),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .INPUT_STREAM_data_V_0_sel2429_out(INPUT_STREAM_data_V_0_sel2429_out),
        .a_12_ce1(a_12_ce1),
        .ap_clk(ap_clk),
        .b_13_ce0(b_13_ce0),
        .ram_reg_0(ram_reg_0),
        .ram_reg_1(ram_reg_1));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_233
   (ram_reg,
    DOBDO,
    b_13_ce0,
    a_12_ce1,
    ADDRARDADDR,
    DIADI,
    \i1_0_i_reg_5832_reg[5] ,
    \i1_0_i_reg_5832_reg[2] ,
    \i1_0_i_reg_5832_reg[2]_0 ,
    \i1_0_i_reg_5832_reg[2]_1 ,
    \i1_0_i_reg_5832_reg[5]_0 ,
    exitcond_flatten8_fu_6236_p2,
    exitcond2_i_fu_6254_p2,
    \i1_0_i_reg_5832_reg[5]_1 ,
    arrayNo1_mid2_v_fu_6268_p3,
    \i1_0_i_reg_5832_reg[5]_2 ,
    \i1_0_i_reg_5832_reg[5]_3 ,
    \i1_0_i_reg_5832_reg[5]_4 ,
    \i1_0_i_reg_5832_reg[5]_5 ,
    \i1_0_i_reg_5832_reg[5]_6 ,
    \i1_0_i_reg_5832_reg[5]_7 ,
    \i1_0_i_reg_5832_reg[5]_8 ,
    \i1_0_i_reg_5832_reg[5]_9 ,
    \i1_0_i_reg_5832_reg[5]_10 ,
    \i1_0_i_reg_5832_reg[5]_11 ,
    \i1_0_i_reg_5832_reg[4] ,
    \i1_0_i_reg_5832_reg[5]_12 ,
    \i1_0_i_reg_5832_reg[5]_13 ,
    \i1_0_i_reg_5832_reg[5]_14 ,
    \i1_0_i_reg_5832_reg[2]_2 ,
    \i1_0_i_reg_5832_reg[4]_0 ,
    \i1_0_i_reg_5832_reg[4]_1 ,
    ap_clk,
    ADDRBWRADDR,
    tmp_5_reg_8512_reg__1,
    INPUT_STREAM_data_V_0_sel2429_out,
    indvar_flatten6_reg_5821_reg,
    Q,
    ram_reg_0,
    ap_enable_reg_pp2_iter1,
    ram_reg_1,
    tmp_8_fu_6302_p2,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5,
    ram_reg_6,
    INPUT_STREAM_data_V_0_sel,
    ram_reg_7);
  output [7:0]ram_reg;
  output [7:0]DOBDO;
  output b_13_ce0;
  output a_12_ce1;
  output [8:0]ADDRARDADDR;
  output [7:0]DIADI;
  output \i1_0_i_reg_5832_reg[5] ;
  output \i1_0_i_reg_5832_reg[2] ;
  output \i1_0_i_reg_5832_reg[2]_0 ;
  output \i1_0_i_reg_5832_reg[2]_1 ;
  output \i1_0_i_reg_5832_reg[5]_0 ;
  output exitcond_flatten8_fu_6236_p2;
  output exitcond2_i_fu_6254_p2;
  output \i1_0_i_reg_5832_reg[5]_1 ;
  output [6:0]arrayNo1_mid2_v_fu_6268_p3;
  output \i1_0_i_reg_5832_reg[5]_2 ;
  output \i1_0_i_reg_5832_reg[5]_3 ;
  output \i1_0_i_reg_5832_reg[5]_4 ;
  output \i1_0_i_reg_5832_reg[5]_5 ;
  output \i1_0_i_reg_5832_reg[5]_6 ;
  output \i1_0_i_reg_5832_reg[5]_7 ;
  output \i1_0_i_reg_5832_reg[5]_8 ;
  output \i1_0_i_reg_5832_reg[5]_9 ;
  output \i1_0_i_reg_5832_reg[5]_10 ;
  output \i1_0_i_reg_5832_reg[5]_11 ;
  output \i1_0_i_reg_5832_reg[4] ;
  output \i1_0_i_reg_5832_reg[5]_12 ;
  output \i1_0_i_reg_5832_reg[5]_13 ;
  output \i1_0_i_reg_5832_reg[5]_14 ;
  output \i1_0_i_reg_5832_reg[2]_2 ;
  output \i1_0_i_reg_5832_reg[4]_0 ;
  output \i1_0_i_reg_5832_reg[4]_1 ;
  input ap_clk;
  input [3:0]ADDRBWRADDR;
  input [7:0]tmp_5_reg_8512_reg__1;
  input INPUT_STREAM_data_V_0_sel2429_out;
  input [14:0]indvar_flatten6_reg_5821_reg;
  input [7:0]Q;
  input [7:0]ram_reg_0;
  input ap_enable_reg_pp2_iter1;
  input [1:0]ram_reg_1;
  input [0:0]tmp_8_fu_6302_p2;
  input ram_reg_2;
  input ram_reg_3;
  input ram_reg_4;
  input [7:0]ram_reg_5;
  input [7:0]ram_reg_6;
  input INPUT_STREAM_data_V_0_sel;
  input ram_reg_7;

  wire [8:0]ADDRARDADDR;
  wire [3:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel;
  wire INPUT_STREAM_data_V_0_sel2429_out;
  wire [7:0]Q;
  wire a_12_ce1;
  wire ap_clk;
  wire ap_enable_reg_pp2_iter1;
  wire [6:0]arrayNo1_mid2_v_fu_6268_p3;
  wire b_13_ce0;
  wire exitcond2_i_fu_6254_p2;
  wire exitcond_flatten8_fu_6236_p2;
  wire \i1_0_i_reg_5832_reg[2] ;
  wire \i1_0_i_reg_5832_reg[2]_0 ;
  wire \i1_0_i_reg_5832_reg[2]_1 ;
  wire \i1_0_i_reg_5832_reg[2]_2 ;
  wire \i1_0_i_reg_5832_reg[4] ;
  wire \i1_0_i_reg_5832_reg[4]_0 ;
  wire \i1_0_i_reg_5832_reg[4]_1 ;
  wire \i1_0_i_reg_5832_reg[5] ;
  wire \i1_0_i_reg_5832_reg[5]_0 ;
  wire \i1_0_i_reg_5832_reg[5]_1 ;
  wire \i1_0_i_reg_5832_reg[5]_10 ;
  wire \i1_0_i_reg_5832_reg[5]_11 ;
  wire \i1_0_i_reg_5832_reg[5]_12 ;
  wire \i1_0_i_reg_5832_reg[5]_13 ;
  wire \i1_0_i_reg_5832_reg[5]_14 ;
  wire \i1_0_i_reg_5832_reg[5]_2 ;
  wire \i1_0_i_reg_5832_reg[5]_3 ;
  wire \i1_0_i_reg_5832_reg[5]_4 ;
  wire \i1_0_i_reg_5832_reg[5]_5 ;
  wire \i1_0_i_reg_5832_reg[5]_6 ;
  wire \i1_0_i_reg_5832_reg[5]_7 ;
  wire \i1_0_i_reg_5832_reg[5]_8 ;
  wire \i1_0_i_reg_5832_reg[5]_9 ;
  wire [14:0]indvar_flatten6_reg_5821_reg;
  wire [7:0]ram_reg;
  wire [7:0]ram_reg_0;
  wire [1:0]ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire [7:0]ram_reg_5;
  wire [7:0]ram_reg_6;
  wire ram_reg_7;
  wire [7:0]tmp_5_reg_8512_reg__1;
  wire [0:0]tmp_8_fu_6302_p2;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_239 HLS_accel_a_0_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR({ADDRBWRADDR,tmp_5_reg_8512_reg__1[4:0]}),
        .DIADI(DIADI),
        .DOBDO(DOBDO),
        .INPUT_STREAM_data_V_0_sel(INPUT_STREAM_data_V_0_sel),
        .INPUT_STREAM_data_V_0_sel2429_out(INPUT_STREAM_data_V_0_sel2429_out),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp2_iter1(ap_enable_reg_pp2_iter1),
        .ap_enable_reg_pp2_iter1_reg(a_12_ce1),
        .arrayNo1_mid2_v_fu_6268_p3(arrayNo1_mid2_v_fu_6268_p3[6:4]),
        .b_13_ce0(b_13_ce0),
        .exitcond_flatten8_fu_6236_p2(exitcond_flatten8_fu_6236_p2),
        .\i1_0_i_reg_5832_reg[0] (arrayNo1_mid2_v_fu_6268_p3[0]),
        .\i1_0_i_reg_5832_reg[0]_0 (arrayNo1_mid2_v_fu_6268_p3[1]),
        .\i1_0_i_reg_5832_reg[1] (arrayNo1_mid2_v_fu_6268_p3[2]),
        .\i1_0_i_reg_5832_reg[2] (\i1_0_i_reg_5832_reg[2] ),
        .\i1_0_i_reg_5832_reg[2]_0 (\i1_0_i_reg_5832_reg[2]_0 ),
        .\i1_0_i_reg_5832_reg[2]_1 (\i1_0_i_reg_5832_reg[2]_1 ),
        .\i1_0_i_reg_5832_reg[2]_2 (arrayNo1_mid2_v_fu_6268_p3[3]),
        .\i1_0_i_reg_5832_reg[2]_3 (\i1_0_i_reg_5832_reg[2]_2 ),
        .\i1_0_i_reg_5832_reg[4] (\i1_0_i_reg_5832_reg[4] ),
        .\i1_0_i_reg_5832_reg[4]_0 (\i1_0_i_reg_5832_reg[4]_0 ),
        .\i1_0_i_reg_5832_reg[4]_1 (\i1_0_i_reg_5832_reg[4]_1 ),
        .\i1_0_i_reg_5832_reg[5] (\i1_0_i_reg_5832_reg[5] ),
        .\i1_0_i_reg_5832_reg[5]_0 (\i1_0_i_reg_5832_reg[5]_0 ),
        .\i1_0_i_reg_5832_reg[5]_1 (\i1_0_i_reg_5832_reg[5]_1 ),
        .\i1_0_i_reg_5832_reg[5]_10 (\i1_0_i_reg_5832_reg[5]_10 ),
        .\i1_0_i_reg_5832_reg[5]_11 (\i1_0_i_reg_5832_reg[5]_11 ),
        .\i1_0_i_reg_5832_reg[5]_12 (\i1_0_i_reg_5832_reg[5]_12 ),
        .\i1_0_i_reg_5832_reg[5]_13 (\i1_0_i_reg_5832_reg[5]_13 ),
        .\i1_0_i_reg_5832_reg[5]_14 (\i1_0_i_reg_5832_reg[5]_14 ),
        .\i1_0_i_reg_5832_reg[5]_2 (\i1_0_i_reg_5832_reg[5]_2 ),
        .\i1_0_i_reg_5832_reg[5]_3 (\i1_0_i_reg_5832_reg[5]_3 ),
        .\i1_0_i_reg_5832_reg[5]_4 (\i1_0_i_reg_5832_reg[5]_4 ),
        .\i1_0_i_reg_5832_reg[5]_5 (\i1_0_i_reg_5832_reg[5]_5 ),
        .\i1_0_i_reg_5832_reg[5]_6 (\i1_0_i_reg_5832_reg[5]_6 ),
        .\i1_0_i_reg_5832_reg[5]_7 (\i1_0_i_reg_5832_reg[5]_7 ),
        .\i1_0_i_reg_5832_reg[5]_8 (\i1_0_i_reg_5832_reg[5]_8 ),
        .\i1_0_i_reg_5832_reg[5]_9 (\i1_0_i_reg_5832_reg[5]_9 ),
        .indvar_flatten6_reg_5821_reg(indvar_flatten6_reg_5821_reg),
        .\j2_0_i_reg_5843_reg[5] (exitcond2_i_fu_6254_p2),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .ram_reg_3(ram_reg_2),
        .ram_reg_4(ram_reg_3),
        .ram_reg_5(ram_reg_4),
        .ram_reg_6(ram_reg_5),
        .ram_reg_7(ram_reg_6),
        .ram_reg_8(ram_reg_7),
        .tmp_5_reg_8512_reg__1(tmp_5_reg_8512_reg__1[7:5]),
        .tmp_8_fu_6302_p2(tmp_8_fu_6302_p2));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_234
   (DOADO,
    ram_reg,
    ap_clk,
    b_0_ce0,
    a_0_ce1,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    ram_reg_0,
    ram_reg_1,
    INPUT_STREAM_data_V_0_sel2429_out);
  output [7:0]DOADO;
  output [7:0]ram_reg;
  input ap_clk;
  input b_0_ce0;
  input a_0_ce1;
  input [8:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg_0;
  input ram_reg_1;
  input INPUT_STREAM_data_V_0_sel2429_out;

  wire [8:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire INPUT_STREAM_data_V_0_sel2429_out;
  wire a_0_ce1;
  wire ap_clk;
  wire b_0_ce0;
  wire [7:0]ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_238 HLS_accel_a_0_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DIADI(DIADI),
        .DOADO(DOADO),
        .INPUT_STREAM_data_V_0_sel2429_out(INPUT_STREAM_data_V_0_sel2429_out),
        .a_0_ce1(a_0_ce1),
        .ap_clk(ap_clk),
        .b_0_ce0(b_0_ce0),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_235
   (DOADO,
    ram_reg,
    ap_clk,
    b_0_ce0,
    a_0_ce1,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    ram_reg_0,
    ram_reg_1,
    INPUT_STREAM_data_V_0_sel2429_out);
  output [7:0]DOADO;
  output [7:0]ram_reg;
  input ap_clk;
  input b_0_ce0;
  input a_0_ce1;
  input [8:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg_0;
  input ram_reg_1;
  input INPUT_STREAM_data_V_0_sel2429_out;

  wire [8:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire INPUT_STREAM_data_V_0_sel2429_out;
  wire a_0_ce1;
  wire ap_clk;
  wire b_0_ce0;
  wire [7:0]ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_237 HLS_accel_a_0_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DIADI(DIADI),
        .DOADO(DOADO),
        .INPUT_STREAM_data_V_0_sel2429_out(INPUT_STREAM_data_V_0_sel2429_out),
        .a_0_ce1(a_0_ce1),
        .ap_clk(ap_clk),
        .b_0_ce0(b_0_ce0),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_236
   (ram_reg,
    DOBDO,
    ap_clk,
    b_0_ce0,
    a_0_ce1,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    ram_reg_0,
    ram_reg_1,
    INPUT_STREAM_data_V_0_sel2429_out);
  output [7:0]ram_reg;
  output [7:0]DOBDO;
  input ap_clk;
  input b_0_ce0;
  input a_0_ce1;
  input [8:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg_0;
  input ram_reg_1;
  input INPUT_STREAM_data_V_0_sel2429_out;

  wire [8:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2429_out;
  wire a_0_ce1;
  wire ap_clk;
  wire b_0_ce0;
  wire [7:0]ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram HLS_accel_a_0_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DIADI(DIADI),
        .DOBDO(DOBDO),
        .INPUT_STREAM_data_V_0_sel2429_out(INPUT_STREAM_data_V_0_sel2429_out),
        .a_0_ce1(a_0_ce1),
        .ap_clk(ap_clk),
        .b_0_ce0(b_0_ce0),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_78
   (DOADO,
    DOBDO,
    ap_clk,
    a_0_ce0,
    ram_reg,
    ADDRARDADDR,
    tmp_8_mid2_v_fu_6474_p3,
    DIADI,
    INPUT_STREAM_data_V_0_sel2,
    ram_reg_0,
    ram_reg_1);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  input ap_clk;
  input a_0_ce0;
  input ram_reg;
  input [8:0]ADDRARDADDR;
  input [7:0]tmp_8_mid2_v_fu_6474_p3;
  input [7:0]DIADI;
  input INPUT_STREAM_data_V_0_sel2;
  input ram_reg_0;
  input ram_reg_1;

  wire [8:0]ADDRARDADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2;
  wire a_0_ce0;
  wire ap_clk;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire [7:0]tmp_8_mid2_v_fu_6474_p3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_394 HLS_accel_a_0_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .DIADI(DIADI),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .INPUT_STREAM_data_V_0_sel2(INPUT_STREAM_data_V_0_sel2),
        .a_0_ce0(a_0_ce0),
        .ap_clk(ap_clk),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .tmp_8_mid2_v_fu_6474_p3(tmp_8_mid2_v_fu_6474_p3));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_79
   (DOADO,
    DOBDO,
    \j_0_i_reg_5810_reg[3] ,
    ap_clk,
    a_0_ce0,
    ram_reg,
    ADDRARDADDR,
    tmp_8_mid2_v_fu_6474_p3,
    DIADI,
    Q,
    exitcond4_i_fu_6102_p2,
    INPUT_STREAM_data_V_0_sel2);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  output \j_0_i_reg_5810_reg[3] ;
  input ap_clk;
  input a_0_ce0;
  input ram_reg;
  input [8:0]ADDRARDADDR;
  input [7:0]tmp_8_mid2_v_fu_6474_p3;
  input [7:0]DIADI;
  input [6:0]Q;
  input exitcond4_i_fu_6102_p2;
  input INPUT_STREAM_data_V_0_sel2;

  wire [8:0]ADDRARDADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2;
  wire [6:0]Q;
  wire a_0_ce0;
  wire ap_clk;
  wire exitcond4_i_fu_6102_p2;
  wire \j_0_i_reg_5810_reg[3] ;
  wire ram_reg;
  wire [7:0]tmp_8_mid2_v_fu_6474_p3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_393 HLS_accel_a_0_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .DIADI(DIADI),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .INPUT_STREAM_data_V_0_sel2(INPUT_STREAM_data_V_0_sel2),
        .Q(Q),
        .a_0_ce0(a_0_ce0),
        .ap_clk(ap_clk),
        .exitcond4_i_fu_6102_p2(exitcond4_i_fu_6102_p2),
        .\j_0_i_reg_5810_reg[3] (\j_0_i_reg_5810_reg[3] ),
        .ram_reg_0(ram_reg),
        .tmp_8_mid2_v_fu_6474_p3(tmp_8_mid2_v_fu_6474_p3));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_80
   (DOADO,
    DOBDO,
    ap_clk,
    a_0_ce0,
    ram_reg,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    INPUT_STREAM_data_V_0_sel2,
    ram_reg_0,
    ram_reg_1);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  input ap_clk;
  input a_0_ce0;
  input ram_reg;
  input [8:0]ADDRARDADDR;
  input [7:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input INPUT_STREAM_data_V_0_sel2;
  input ram_reg_0;
  input ram_reg_1;

  wire [8:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2;
  wire a_0_ce0;
  wire ap_clk;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_392 HLS_accel_a_0_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DIADI(DIADI),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .INPUT_STREAM_data_V_0_sel2(INPUT_STREAM_data_V_0_sel2),
        .a_0_ce0(a_0_ce0),
        .ap_clk(ap_clk),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_81
   (DOADO,
    DOBDO,
    ap_clk,
    a_13_ce0,
    ram_reg,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    ram_reg_0,
    ram_reg_1,
    INPUT_STREAM_data_V_0_sel2);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  input ap_clk;
  input a_13_ce0;
  input ram_reg;
  input [8:0]ADDRARDADDR;
  input [7:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg_0;
  input ram_reg_1;
  input INPUT_STREAM_data_V_0_sel2;

  wire [8:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2;
  wire a_13_ce0;
  wire ap_clk;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_391 HLS_accel_a_0_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DIADI(DIADI),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .INPUT_STREAM_data_V_0_sel2(INPUT_STREAM_data_V_0_sel2),
        .a_13_ce0(a_13_ce0),
        .ap_clk(ap_clk),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_82
   (DOADO,
    DOBDO,
    ap_clk,
    a_0_ce0,
    ram_reg,
    ADDRARDADDR,
    tmp_8_mid2_v_fu_6474_p3,
    DIADI,
    INPUT_STREAM_data_V_0_sel2,
    ram_reg_0,
    ram_reg_1);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  input ap_clk;
  input a_0_ce0;
  input ram_reg;
  input [8:0]ADDRARDADDR;
  input [7:0]tmp_8_mid2_v_fu_6474_p3;
  input [7:0]DIADI;
  input INPUT_STREAM_data_V_0_sel2;
  input ram_reg_0;
  input ram_reg_1;

  wire [8:0]ADDRARDADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2;
  wire a_0_ce0;
  wire ap_clk;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire [7:0]tmp_8_mid2_v_fu_6474_p3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_390 HLS_accel_a_0_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .DIADI(DIADI),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .INPUT_STREAM_data_V_0_sel2(INPUT_STREAM_data_V_0_sel2),
        .a_0_ce0(a_0_ce0),
        .ap_clk(ap_clk),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .tmp_8_mid2_v_fu_6474_p3(tmp_8_mid2_v_fu_6474_p3));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_83
   (DOADO,
    DOBDO,
    \j_0_i_reg_5810_reg[4] ,
    ap_clk,
    a_0_ce0,
    ram_reg,
    ADDRARDADDR,
    tmp_8_mid2_v_fu_6474_p3,
    DIADI,
    Q,
    exitcond4_i_fu_6102_p2,
    INPUT_STREAM_data_V_0_sel2);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  output \j_0_i_reg_5810_reg[4] ;
  input ap_clk;
  input a_0_ce0;
  input ram_reg;
  input [8:0]ADDRARDADDR;
  input [7:0]tmp_8_mid2_v_fu_6474_p3;
  input [7:0]DIADI;
  input [6:0]Q;
  input exitcond4_i_fu_6102_p2;
  input INPUT_STREAM_data_V_0_sel2;

  wire [8:0]ADDRARDADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2;
  wire [6:0]Q;
  wire a_0_ce0;
  wire ap_clk;
  wire exitcond4_i_fu_6102_p2;
  wire \j_0_i_reg_5810_reg[4] ;
  wire ram_reg;
  wire [7:0]tmp_8_mid2_v_fu_6474_p3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_389 HLS_accel_a_0_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .DIADI(DIADI),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .INPUT_STREAM_data_V_0_sel2(INPUT_STREAM_data_V_0_sel2),
        .Q(Q),
        .a_0_ce0(a_0_ce0),
        .ap_clk(ap_clk),
        .exitcond4_i_fu_6102_p2(exitcond4_i_fu_6102_p2),
        .\j_0_i_reg_5810_reg[4] (\j_0_i_reg_5810_reg[4] ),
        .ram_reg_0(ram_reg),
        .tmp_8_mid2_v_fu_6474_p3(tmp_8_mid2_v_fu_6474_p3));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_84
   (DOADO,
    DOBDO,
    ap_clk,
    a_0_ce0,
    ram_reg,
    ADDRARDADDR,
    tmp_8_mid2_v_fu_6474_p3,
    DIADI,
    INPUT_STREAM_data_V_0_sel2,
    ram_reg_0,
    ram_reg_1);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  input ap_clk;
  input a_0_ce0;
  input ram_reg;
  input [8:0]ADDRARDADDR;
  input [7:0]tmp_8_mid2_v_fu_6474_p3;
  input [7:0]DIADI;
  input INPUT_STREAM_data_V_0_sel2;
  input ram_reg_0;
  input ram_reg_1;

  wire [8:0]ADDRARDADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2;
  wire a_0_ce0;
  wire ap_clk;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire [7:0]tmp_8_mid2_v_fu_6474_p3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_388 HLS_accel_a_0_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .DIADI(DIADI),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .INPUT_STREAM_data_V_0_sel2(INPUT_STREAM_data_V_0_sel2),
        .a_0_ce0(a_0_ce0),
        .ap_clk(ap_clk),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .tmp_8_mid2_v_fu_6474_p3(tmp_8_mid2_v_fu_6474_p3));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_85
   (DOADO,
    DOBDO,
    ap_clk,
    a_0_ce0,
    ram_reg,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    ram_reg_0,
    ram_reg_1,
    INPUT_STREAM_data_V_0_sel2);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  input ap_clk;
  input a_0_ce0;
  input ram_reg;
  input [8:0]ADDRARDADDR;
  input [7:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg_0;
  input ram_reg_1;
  input INPUT_STREAM_data_V_0_sel2;

  wire [8:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2;
  wire a_0_ce0;
  wire ap_clk;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_387 HLS_accel_a_0_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DIADI(DIADI),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .INPUT_STREAM_data_V_0_sel2(INPUT_STREAM_data_V_0_sel2),
        .a_0_ce0(a_0_ce0),
        .ap_clk(ap_clk),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_86
   (DOADO,
    DOBDO,
    ap_clk,
    a_13_ce0,
    ram_reg,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    ram_reg_0,
    ram_reg_1,
    INPUT_STREAM_data_V_0_sel2);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  input ap_clk;
  input a_13_ce0;
  input ram_reg;
  input [8:0]ADDRARDADDR;
  input [7:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg_0;
  input ram_reg_1;
  input INPUT_STREAM_data_V_0_sel2;

  wire [8:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2;
  wire a_13_ce0;
  wire ap_clk;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_386 HLS_accel_a_0_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DIADI(DIADI),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .INPUT_STREAM_data_V_0_sel2(INPUT_STREAM_data_V_0_sel2),
        .a_13_ce0(a_13_ce0),
        .ap_clk(ap_clk),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_87
   (DOADO,
    DOBDO,
    \j_0_i_reg_5810_reg[4] ,
    ap_clk,
    a_0_ce0,
    ram_reg,
    ADDRARDADDR,
    tmp_8_mid2_v_fu_6474_p3,
    DIADI,
    Q,
    exitcond4_i_fu_6102_p2,
    INPUT_STREAM_data_V_0_sel2);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  output \j_0_i_reg_5810_reg[4] ;
  input ap_clk;
  input a_0_ce0;
  input ram_reg;
  input [8:0]ADDRARDADDR;
  input [7:0]tmp_8_mid2_v_fu_6474_p3;
  input [7:0]DIADI;
  input [6:0]Q;
  input exitcond4_i_fu_6102_p2;
  input INPUT_STREAM_data_V_0_sel2;

  wire [8:0]ADDRARDADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2;
  wire [6:0]Q;
  wire a_0_ce0;
  wire ap_clk;
  wire exitcond4_i_fu_6102_p2;
  wire \j_0_i_reg_5810_reg[4] ;
  wire ram_reg;
  wire [7:0]tmp_8_mid2_v_fu_6474_p3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_385 HLS_accel_a_0_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .DIADI(DIADI),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .INPUT_STREAM_data_V_0_sel2(INPUT_STREAM_data_V_0_sel2),
        .Q(Q),
        .a_0_ce0(a_0_ce0),
        .ap_clk(ap_clk),
        .exitcond4_i_fu_6102_p2(exitcond4_i_fu_6102_p2),
        .\j_0_i_reg_5810_reg[4] (\j_0_i_reg_5810_reg[4] ),
        .ram_reg_0(ram_reg),
        .tmp_8_mid2_v_fu_6474_p3(tmp_8_mid2_v_fu_6474_p3));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_88
   (DOADO,
    DOBDO,
    ap_clk,
    a_0_ce0,
    ram_reg,
    ADDRARDADDR,
    tmp_8_mid2_v_fu_6474_p3,
    DIADI,
    INPUT_STREAM_data_V_0_sel2,
    ram_reg_0,
    ram_reg_1);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  input ap_clk;
  input a_0_ce0;
  input ram_reg;
  input [8:0]ADDRARDADDR;
  input [7:0]tmp_8_mid2_v_fu_6474_p3;
  input [7:0]DIADI;
  input INPUT_STREAM_data_V_0_sel2;
  input ram_reg_0;
  input ram_reg_1;

  wire [8:0]ADDRARDADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2;
  wire a_0_ce0;
  wire ap_clk;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire [7:0]tmp_8_mid2_v_fu_6474_p3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_384 HLS_accel_a_0_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .DIADI(DIADI),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .INPUT_STREAM_data_V_0_sel2(INPUT_STREAM_data_V_0_sel2),
        .a_0_ce0(a_0_ce0),
        .ap_clk(ap_clk),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .tmp_8_mid2_v_fu_6474_p3(tmp_8_mid2_v_fu_6474_p3));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_89
   (DOADO,
    DOBDO,
    ap_clk,
    a_0_ce0,
    ram_reg,
    ADDRARDADDR,
    tmp_8_mid2_v_fu_6474_p3,
    DIADI,
    INPUT_STREAM_data_V_0_sel2,
    ram_reg_0,
    ram_reg_1);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  input ap_clk;
  input a_0_ce0;
  input ram_reg;
  input [8:0]ADDRARDADDR;
  input [7:0]tmp_8_mid2_v_fu_6474_p3;
  input [7:0]DIADI;
  input INPUT_STREAM_data_V_0_sel2;
  input ram_reg_0;
  input ram_reg_1;

  wire [8:0]ADDRARDADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2;
  wire a_0_ce0;
  wire ap_clk;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire [7:0]tmp_8_mid2_v_fu_6474_p3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_383 HLS_accel_a_0_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .DIADI(DIADI),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .INPUT_STREAM_data_V_0_sel2(INPUT_STREAM_data_V_0_sel2),
        .a_0_ce0(a_0_ce0),
        .ap_clk(ap_clk),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .tmp_8_mid2_v_fu_6474_p3(tmp_8_mid2_v_fu_6474_p3));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_90
   (DOADO,
    DOBDO,
    ap_clk,
    a_0_ce0,
    ram_reg,
    ADDRARDADDR,
    tmp_8_mid2_v_fu_6474_p3,
    DIADI,
    INPUT_STREAM_data_V_0_sel2,
    ram_reg_0,
    ram_reg_1);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  input ap_clk;
  input a_0_ce0;
  input ram_reg;
  input [8:0]ADDRARDADDR;
  input [7:0]tmp_8_mid2_v_fu_6474_p3;
  input [7:0]DIADI;
  input INPUT_STREAM_data_V_0_sel2;
  input ram_reg_0;
  input ram_reg_1;

  wire [8:0]ADDRARDADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2;
  wire a_0_ce0;
  wire ap_clk;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire [7:0]tmp_8_mid2_v_fu_6474_p3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_382 HLS_accel_a_0_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .DIADI(DIADI),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .INPUT_STREAM_data_V_0_sel2(INPUT_STREAM_data_V_0_sel2),
        .a_0_ce0(a_0_ce0),
        .ap_clk(ap_clk),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .tmp_8_mid2_v_fu_6474_p3(tmp_8_mid2_v_fu_6474_p3));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_91
   (DOADO,
    DOBDO,
    ap_clk,
    a_0_ce0,
    ram_reg,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    ram_reg_0,
    ram_reg_1,
    INPUT_STREAM_data_V_0_sel2);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  input ap_clk;
  input a_0_ce0;
  input ram_reg;
  input [8:0]ADDRARDADDR;
  input [7:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg_0;
  input ram_reg_1;
  input INPUT_STREAM_data_V_0_sel2;

  wire [8:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2;
  wire a_0_ce0;
  wire ap_clk;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_381 HLS_accel_a_0_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DIADI(DIADI),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .INPUT_STREAM_data_V_0_sel2(INPUT_STREAM_data_V_0_sel2),
        .a_0_ce0(a_0_ce0),
        .ap_clk(ap_clk),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_92
   (DOADO,
    DOBDO,
    \j_0_i_reg_5810_reg[4] ,
    ap_clk,
    a_13_ce0,
    ram_reg,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    Q,
    exitcond4_i_fu_6102_p2,
    INPUT_STREAM_data_V_0_sel2);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  output \j_0_i_reg_5810_reg[4] ;
  input ap_clk;
  input a_13_ce0;
  input ram_reg;
  input [8:0]ADDRARDADDR;
  input [7:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input [6:0]Q;
  input exitcond4_i_fu_6102_p2;
  input INPUT_STREAM_data_V_0_sel2;

  wire [8:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2;
  wire [6:0]Q;
  wire a_13_ce0;
  wire ap_clk;
  wire exitcond4_i_fu_6102_p2;
  wire \j_0_i_reg_5810_reg[4] ;
  wire ram_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_380 HLS_accel_a_0_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DIADI(DIADI),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .INPUT_STREAM_data_V_0_sel2(INPUT_STREAM_data_V_0_sel2),
        .Q(Q),
        .a_13_ce0(a_13_ce0),
        .ap_clk(ap_clk),
        .exitcond4_i_fu_6102_p2(exitcond4_i_fu_6102_p2),
        .\j_0_i_reg_5810_reg[4] (\j_0_i_reg_5810_reg[4] ),
        .ram_reg_0(ram_reg));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_93
   (DOADO,
    DOBDO,
    ap_clk,
    a_0_ce0,
    ram_reg,
    ADDRARDADDR,
    tmp_8_mid2_v_fu_6474_p3,
    DIADI,
    INPUT_STREAM_data_V_0_sel2,
    ram_reg_0,
    ram_reg_1);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  input ap_clk;
  input a_0_ce0;
  input ram_reg;
  input [8:0]ADDRARDADDR;
  input [7:0]tmp_8_mid2_v_fu_6474_p3;
  input [7:0]DIADI;
  input INPUT_STREAM_data_V_0_sel2;
  input ram_reg_0;
  input ram_reg_1;

  wire [8:0]ADDRARDADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2;
  wire a_0_ce0;
  wire ap_clk;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire [7:0]tmp_8_mid2_v_fu_6474_p3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_379 HLS_accel_a_0_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .DIADI(DIADI),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .INPUT_STREAM_data_V_0_sel2(INPUT_STREAM_data_V_0_sel2),
        .a_0_ce0(a_0_ce0),
        .ap_clk(ap_clk),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .tmp_8_mid2_v_fu_6474_p3(tmp_8_mid2_v_fu_6474_p3));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_94
   (DOADO,
    DOBDO,
    ap_clk,
    a_13_ce0,
    ram_reg,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    ram_reg_0,
    ram_reg_1,
    INPUT_STREAM_data_V_0_sel2);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  input ap_clk;
  input a_13_ce0;
  input ram_reg;
  input [8:0]ADDRARDADDR;
  input [7:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg_0;
  input ram_reg_1;
  input INPUT_STREAM_data_V_0_sel2;

  wire [8:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2;
  wire a_13_ce0;
  wire ap_clk;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_378 HLS_accel_a_0_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DIADI(DIADI),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .INPUT_STREAM_data_V_0_sel2(INPUT_STREAM_data_V_0_sel2),
        .a_13_ce0(a_13_ce0),
        .ap_clk(ap_clk),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_95
   (DOADO,
    DOBDO,
    ap_clk,
    a_13_ce0,
    ram_reg,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    INPUT_STREAM_data_V_0_sel2,
    ram_reg_0,
    ram_reg_1);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  input ap_clk;
  input a_13_ce0;
  input ram_reg;
  input [8:0]ADDRARDADDR;
  input [7:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input INPUT_STREAM_data_V_0_sel2;
  input ram_reg_0;
  input ram_reg_1;

  wire [8:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2;
  wire a_13_ce0;
  wire ap_clk;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_377 HLS_accel_a_0_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DIADI(DIADI),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .INPUT_STREAM_data_V_0_sel2(INPUT_STREAM_data_V_0_sel2),
        .a_13_ce0(a_13_ce0),
        .ap_clk(ap_clk),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_96
   (DOADO,
    DOBDO,
    \j_0_i_reg_5810_reg[3] ,
    ap_clk,
    a_13_ce0,
    ram_reg,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    Q,
    exitcond4_i_fu_6102_p2,
    INPUT_STREAM_data_V_0_sel2);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  output \j_0_i_reg_5810_reg[3] ;
  input ap_clk;
  input a_13_ce0;
  input ram_reg;
  input [8:0]ADDRARDADDR;
  input [7:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input [6:0]Q;
  input exitcond4_i_fu_6102_p2;
  input INPUT_STREAM_data_V_0_sel2;

  wire [8:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2;
  wire [6:0]Q;
  wire a_13_ce0;
  wire ap_clk;
  wire exitcond4_i_fu_6102_p2;
  wire \j_0_i_reg_5810_reg[3] ;
  wire ram_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_376 HLS_accel_a_0_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DIADI(DIADI),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .INPUT_STREAM_data_V_0_sel2(INPUT_STREAM_data_V_0_sel2),
        .Q(Q),
        .a_13_ce0(a_13_ce0),
        .ap_clk(ap_clk),
        .exitcond4_i_fu_6102_p2(exitcond4_i_fu_6102_p2),
        .\j_0_i_reg_5810_reg[3] (\j_0_i_reg_5810_reg[3] ),
        .ram_reg_0(ram_reg));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_97
   (DOADO,
    DOBDO,
    ap_enable_reg_pp2_iter1_reg,
    ap_clk,
    a_13_ce0,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    INPUT_STREAM_data_V_0_sel2,
    ram_reg,
    ram_reg_0,
    ap_enable_reg_pp2_iter1,
    Q);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  output ap_enable_reg_pp2_iter1_reg;
  input ap_clk;
  input a_13_ce0;
  input [8:0]ADDRARDADDR;
  input [7:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input INPUT_STREAM_data_V_0_sel2;
  input ram_reg;
  input ram_reg_0;
  input ap_enable_reg_pp2_iter1;
  input [0:0]Q;

  wire [8:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2;
  wire [0:0]Q;
  wire a_13_ce0;
  wire ap_clk;
  wire ap_enable_reg_pp2_iter1;
  wire ap_enable_reg_pp2_iter1_reg;
  wire ram_reg;
  wire ram_reg_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_375 HLS_accel_a_0_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DIADI(DIADI),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .INPUT_STREAM_data_V_0_sel2(INPUT_STREAM_data_V_0_sel2),
        .Q(Q),
        .a_13_ce0(a_13_ce0),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp2_iter1(ap_enable_reg_pp2_iter1),
        .ap_enable_reg_pp2_iter1_reg(ap_enable_reg_pp2_iter1_reg),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_98
   (DOADO,
    DOBDO,
    ap_clk,
    a_13_ce0,
    ram_reg,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    INPUT_STREAM_data_V_0_sel2,
    ram_reg_0,
    ram_reg_1);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  input ap_clk;
  input a_13_ce0;
  input ram_reg;
  input [8:0]ADDRARDADDR;
  input [7:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input INPUT_STREAM_data_V_0_sel2;
  input ram_reg_0;
  input ram_reg_1;

  wire [8:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2;
  wire a_13_ce0;
  wire ap_clk;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_374 HLS_accel_a_0_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DIADI(DIADI),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .INPUT_STREAM_data_V_0_sel2(INPUT_STREAM_data_V_0_sel2),
        .a_13_ce0(a_13_ce0),
        .ap_clk(ap_clk),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_99
   (DOADO,
    DOBDO,
    ap_clk,
    a_0_ce0,
    ram_reg,
    ADDRARDADDR,
    tmp_8_mid2_v_fu_6474_p3,
    DIADI,
    INPUT_STREAM_data_V_0_sel2,
    ram_reg_0,
    ram_reg_1);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  input ap_clk;
  input a_0_ce0;
  input ram_reg;
  input [8:0]ADDRARDADDR;
  input [7:0]tmp_8_mid2_v_fu_6474_p3;
  input [7:0]DIADI;
  input INPUT_STREAM_data_V_0_sel2;
  input ram_reg_0;
  input ram_reg_1;

  wire [8:0]ADDRARDADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2;
  wire a_0_ce0;
  wire ap_clk;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire [7:0]tmp_8_mid2_v_fu_6474_p3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_373 HLS_accel_a_0_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .DIADI(DIADI),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .INPUT_STREAM_data_V_0_sel2(INPUT_STREAM_data_V_0_sel2),
        .a_0_ce0(a_0_ce0),
        .ap_clk(ap_clk),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .tmp_8_mid2_v_fu_6474_p3(tmp_8_mid2_v_fu_6474_p3));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram
   (ram_reg_0,
    DOBDO,
    ap_clk,
    b_0_ce0,
    a_0_ce1,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    ram_reg_1,
    ram_reg_2,
    INPUT_STREAM_data_V_0_sel2429_out);
  output [7:0]ram_reg_0;
  output [7:0]DOBDO;
  input ap_clk;
  input b_0_ce0;
  input a_0_ce1;
  input [8:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg_1;
  input ram_reg_2;
  input INPUT_STREAM_data_V_0_sel2429_out;

  wire [8:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2429_out;
  wire a_0_ce1;
  wire ap_clk;
  wire b_0_ce0;
  wire b_9_we0;
  wire [7:0]ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2560" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],ram_reg_0}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(b_0_ce0),
        .ENBWREN(a_0_ce1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({b_9_we0,b_9_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_1__121
       (.I0(ram_reg_1),
        .I1(ram_reg_2),
        .I2(INPUT_STREAM_data_V_0_sel2429_out),
        .O(b_9_we0));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_237
   (DOADO,
    ram_reg_0,
    ap_clk,
    b_0_ce0,
    a_0_ce1,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    ram_reg_1,
    ram_reg_2,
    INPUT_STREAM_data_V_0_sel2429_out);
  output [7:0]DOADO;
  output [7:0]ram_reg_0;
  input ap_clk;
  input b_0_ce0;
  input a_0_ce1;
  input [8:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg_1;
  input ram_reg_2;
  input INPUT_STREAM_data_V_0_sel2429_out;

  wire [8:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire INPUT_STREAM_data_V_0_sel2429_out;
  wire a_0_ce1;
  wire ap_clk;
  wire b_0_ce0;
  wire b_8_we0;
  wire [7:0]ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2560" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],ram_reg_0}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(b_0_ce0),
        .ENBWREN(a_0_ce1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({b_8_we0,b_8_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_1__103
       (.I0(ram_reg_1),
        .I1(ram_reg_2),
        .I2(INPUT_STREAM_data_V_0_sel2429_out),
        .O(b_8_we0));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_238
   (DOADO,
    ram_reg_0,
    ap_clk,
    b_0_ce0,
    a_0_ce1,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    ram_reg_1,
    ram_reg_2,
    INPUT_STREAM_data_V_0_sel2429_out);
  output [7:0]DOADO;
  output [7:0]ram_reg_0;
  input ap_clk;
  input b_0_ce0;
  input a_0_ce1;
  input [8:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg_1;
  input ram_reg_2;
  input INPUT_STREAM_data_V_0_sel2429_out;

  wire [8:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire INPUT_STREAM_data_V_0_sel2429_out;
  wire a_0_ce1;
  wire ap_clk;
  wire b_0_ce0;
  wire b_7_we0;
  wire [7:0]ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2560" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],ram_reg_0}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(b_0_ce0),
        .ENBWREN(a_0_ce1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({b_7_we0,b_7_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_1__104
       (.I0(ram_reg_1),
        .I1(ram_reg_2),
        .I2(INPUT_STREAM_data_V_0_sel2429_out),
        .O(b_7_we0));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_239
   (ram_reg_0,
    DOBDO,
    b_13_ce0,
    ap_enable_reg_pp2_iter1_reg,
    ADDRARDADDR,
    DIADI,
    \i1_0_i_reg_5832_reg[5] ,
    \i1_0_i_reg_5832_reg[2] ,
    \i1_0_i_reg_5832_reg[2]_0 ,
    \i1_0_i_reg_5832_reg[2]_1 ,
    \i1_0_i_reg_5832_reg[5]_0 ,
    exitcond_flatten8_fu_6236_p2,
    \j2_0_i_reg_5843_reg[5] ,
    \i1_0_i_reg_5832_reg[5]_1 ,
    \i1_0_i_reg_5832_reg[1] ,
    \i1_0_i_reg_5832_reg[2]_2 ,
    \i1_0_i_reg_5832_reg[0] ,
    \i1_0_i_reg_5832_reg[0]_0 ,
    \i1_0_i_reg_5832_reg[5]_2 ,
    \i1_0_i_reg_5832_reg[5]_3 ,
    \i1_0_i_reg_5832_reg[5]_4 ,
    \i1_0_i_reg_5832_reg[5]_5 ,
    \i1_0_i_reg_5832_reg[5]_6 ,
    \i1_0_i_reg_5832_reg[5]_7 ,
    \i1_0_i_reg_5832_reg[5]_8 ,
    \i1_0_i_reg_5832_reg[5]_9 ,
    \i1_0_i_reg_5832_reg[5]_10 ,
    \i1_0_i_reg_5832_reg[5]_11 ,
    arrayNo1_mid2_v_fu_6268_p3,
    \i1_0_i_reg_5832_reg[4] ,
    \i1_0_i_reg_5832_reg[5]_12 ,
    \i1_0_i_reg_5832_reg[5]_13 ,
    \i1_0_i_reg_5832_reg[5]_14 ,
    \i1_0_i_reg_5832_reg[2]_3 ,
    \i1_0_i_reg_5832_reg[4]_0 ,
    \i1_0_i_reg_5832_reg[4]_1 ,
    ap_clk,
    ADDRBWRADDR,
    INPUT_STREAM_data_V_0_sel2429_out,
    indvar_flatten6_reg_5821_reg,
    Q,
    ram_reg_1,
    tmp_5_reg_8512_reg__1,
    ap_enable_reg_pp2_iter1,
    ram_reg_2,
    tmp_8_fu_6302_p2,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5,
    ram_reg_6,
    ram_reg_7,
    INPUT_STREAM_data_V_0_sel,
    ram_reg_8);
  output [7:0]ram_reg_0;
  output [7:0]DOBDO;
  output b_13_ce0;
  output ap_enable_reg_pp2_iter1_reg;
  output [8:0]ADDRARDADDR;
  output [7:0]DIADI;
  output \i1_0_i_reg_5832_reg[5] ;
  output \i1_0_i_reg_5832_reg[2] ;
  output \i1_0_i_reg_5832_reg[2]_0 ;
  output \i1_0_i_reg_5832_reg[2]_1 ;
  output \i1_0_i_reg_5832_reg[5]_0 ;
  output exitcond_flatten8_fu_6236_p2;
  output \j2_0_i_reg_5843_reg[5] ;
  output \i1_0_i_reg_5832_reg[5]_1 ;
  output \i1_0_i_reg_5832_reg[1] ;
  output \i1_0_i_reg_5832_reg[2]_2 ;
  output \i1_0_i_reg_5832_reg[0] ;
  output \i1_0_i_reg_5832_reg[0]_0 ;
  output \i1_0_i_reg_5832_reg[5]_2 ;
  output \i1_0_i_reg_5832_reg[5]_3 ;
  output \i1_0_i_reg_5832_reg[5]_4 ;
  output \i1_0_i_reg_5832_reg[5]_5 ;
  output \i1_0_i_reg_5832_reg[5]_6 ;
  output \i1_0_i_reg_5832_reg[5]_7 ;
  output \i1_0_i_reg_5832_reg[5]_8 ;
  output \i1_0_i_reg_5832_reg[5]_9 ;
  output \i1_0_i_reg_5832_reg[5]_10 ;
  output \i1_0_i_reg_5832_reg[5]_11 ;
  output [2:0]arrayNo1_mid2_v_fu_6268_p3;
  output \i1_0_i_reg_5832_reg[4] ;
  output \i1_0_i_reg_5832_reg[5]_12 ;
  output \i1_0_i_reg_5832_reg[5]_13 ;
  output \i1_0_i_reg_5832_reg[5]_14 ;
  output \i1_0_i_reg_5832_reg[2]_3 ;
  output \i1_0_i_reg_5832_reg[4]_0 ;
  output \i1_0_i_reg_5832_reg[4]_1 ;
  input ap_clk;
  input [8:0]ADDRBWRADDR;
  input INPUT_STREAM_data_V_0_sel2429_out;
  input [14:0]indvar_flatten6_reg_5821_reg;
  input [7:0]Q;
  input [7:0]ram_reg_1;
  input [2:0]tmp_5_reg_8512_reg__1;
  input ap_enable_reg_pp2_iter1;
  input [1:0]ram_reg_2;
  input [0:0]tmp_8_fu_6302_p2;
  input ram_reg_3;
  input ram_reg_4;
  input ram_reg_5;
  input [7:0]ram_reg_6;
  input [7:0]ram_reg_7;
  input INPUT_STREAM_data_V_0_sel;
  input ram_reg_8;

  wire [8:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel;
  wire INPUT_STREAM_data_V_0_sel2429_out;
  wire [7:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp2_iter1;
  wire ap_enable_reg_pp2_iter1_reg;
  wire [2:0]arrayNo1_mid2_v_fu_6268_p3;
  wire b_13_ce0;
  wire b_79_we0;
  wire exitcond_flatten8_fu_6236_p2;
  wire \i1_0_i_reg_5832[5]_i_2_n_3 ;
  wire \i1_0_i_reg_5832[7]_i_2_n_3 ;
  wire \i1_0_i_reg_5832[7]_i_3_n_3 ;
  wire \i1_0_i_reg_5832_reg[0] ;
  wire \i1_0_i_reg_5832_reg[0]_0 ;
  wire \i1_0_i_reg_5832_reg[1] ;
  wire \i1_0_i_reg_5832_reg[2] ;
  wire \i1_0_i_reg_5832_reg[2]_0 ;
  wire \i1_0_i_reg_5832_reg[2]_1 ;
  wire \i1_0_i_reg_5832_reg[2]_2 ;
  wire \i1_0_i_reg_5832_reg[2]_3 ;
  wire \i1_0_i_reg_5832_reg[4] ;
  wire \i1_0_i_reg_5832_reg[4]_0 ;
  wire \i1_0_i_reg_5832_reg[4]_1 ;
  wire \i1_0_i_reg_5832_reg[5] ;
  wire \i1_0_i_reg_5832_reg[5]_0 ;
  wire \i1_0_i_reg_5832_reg[5]_1 ;
  wire \i1_0_i_reg_5832_reg[5]_10 ;
  wire \i1_0_i_reg_5832_reg[5]_11 ;
  wire \i1_0_i_reg_5832_reg[5]_12 ;
  wire \i1_0_i_reg_5832_reg[5]_13 ;
  wire \i1_0_i_reg_5832_reg[5]_14 ;
  wire \i1_0_i_reg_5832_reg[5]_2 ;
  wire \i1_0_i_reg_5832_reg[5]_3 ;
  wire \i1_0_i_reg_5832_reg[5]_4 ;
  wire \i1_0_i_reg_5832_reg[5]_5 ;
  wire \i1_0_i_reg_5832_reg[5]_6 ;
  wire \i1_0_i_reg_5832_reg[5]_7 ;
  wire \i1_0_i_reg_5832_reg[5]_8 ;
  wire \i1_0_i_reg_5832_reg[5]_9 ;
  wire [14:0]indvar_flatten6_reg_5821_reg;
  wire \j2_0_i_reg_5843_reg[5] ;
  wire p_4_in292_in;
  wire [7:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire [1:0]ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire [7:0]ram_reg_6;
  wire [7:0]ram_reg_7;
  wire ram_reg_8;
  wire ram_reg_i_10__3_n_3;
  wire ram_reg_i_11__3_n_3;
  wire ram_reg_i_12__1_n_3;
  wire ram_reg_i_13__0_n_3;
  wire ram_reg_i_15__0_n_3;
  wire ram_reg_i_16__0_n_3;
  wire ram_reg_i_17__0_n_3;
  wire ram_reg_i_27_n_3;
  wire ram_reg_i_28__0_n_3;
  wire ram_reg_i_29__0_n_3;
  wire ram_reg_i_2__5_n_3;
  wire ram_reg_i_30_n_3;
  wire ram_reg_i_3__5_n_3;
  wire ram_reg_i_3_n_3;
  wire ram_reg_i_4__1_n_3;
  wire ram_reg_i_5__1_n_3;
  wire ram_reg_i_6__3_n_3;
  wire ram_reg_i_7__3_n_3;
  wire ram_reg_i_8__3_n_3;
  wire ram_reg_i_9__8_n_3;
  wire [2:0]tmp_5_reg_8512_reg__1;
  wire [0:0]tmp_8_fu_6302_p2;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \i1_0_i_reg_5832[1]_i_1 
       (.I0(\j2_0_i_reg_5843_reg[5] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(\i1_0_i_reg_5832_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \i1_0_i_reg_5832[2]_i_1 
       (.I0(Q[0]),
        .I1(\j2_0_i_reg_5843_reg[5] ),
        .I2(Q[1]),
        .I3(Q[2]),
        .O(\i1_0_i_reg_5832_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \i1_0_i_reg_5832[3]_i_1 
       (.I0(Q[1]),
        .I1(\j2_0_i_reg_5843_reg[5] ),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[3]),
        .O(\i1_0_i_reg_5832_reg[1] ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \i1_0_i_reg_5832[4]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(\j2_0_i_reg_5843_reg[5] ),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(Q[4]),
        .O(\i1_0_i_reg_5832_reg[2]_2 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \i1_0_i_reg_5832[5]_i_1 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(\i1_0_i_reg_5832[5]_i_2_n_3 ),
        .I3(Q[2]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(arrayNo1_mid2_v_fu_6268_p3[0]));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    \i1_0_i_reg_5832[5]_i_2 
       (.I0(Q[0]),
        .I1(ram_reg_i_30_n_3),
        .I2(ram_reg_1[6]),
        .I3(ram_reg_1[7]),
        .I4(ram_reg_1[4]),
        .I5(ram_reg_1[5]),
        .O(\i1_0_i_reg_5832[5]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \i1_0_i_reg_5832[6]_i_1 
       (.I0(Q[4]),
        .I1(\i1_0_i_reg_5832[7]_i_2_n_3 ),
        .I2(Q[5]),
        .I3(Q[6]),
        .O(arrayNo1_mid2_v_fu_6268_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \i1_0_i_reg_5832[7]_i_1 
       (.I0(Q[5]),
        .I1(\i1_0_i_reg_5832[7]_i_2_n_3 ),
        .I2(Q[4]),
        .I3(Q[6]),
        .I4(Q[7]),
        .O(arrayNo1_mid2_v_fu_6268_p3[2]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \i1_0_i_reg_5832[7]_i_2 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(\i1_0_i_reg_5832[7]_i_3_n_3 ),
        .I3(ram_reg_i_30_n_3),
        .I4(Q[0]),
        .I5(Q[2]),
        .O(\i1_0_i_reg_5832[7]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \i1_0_i_reg_5832[7]_i_3 
       (.I0(ram_reg_1[6]),
        .I1(ram_reg_1[7]),
        .I2(ram_reg_1[4]),
        .I3(ram_reg_1[5]),
        .O(\i1_0_i_reg_5832[7]_i_3_n_3 ));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2560" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],ram_reg_0}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(b_13_ce0),
        .ENBWREN(ap_enable_reg_pp2_iter1_reg),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({b_79_we0,b_79_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT5 #(
    .INIT(32'h8080BF80)) 
    ram_reg_i_10__0
       (.I0(ADDRBWRADDR[0]),
        .I1(ap_enable_reg_pp2_iter1),
        .I2(ram_reg_2[1]),
        .I3(ram_reg_1[0]),
        .I4(\j2_0_i_reg_5843_reg[5] ),
        .O(ADDRARDADDR[0]));
  LUT6 #(
    .INIT(64'h30304040FF60FF40)) 
    ram_reg_i_10__3
       (.I0(\i1_0_i_reg_5832_reg[1] ),
        .I1(\i1_0_i_reg_5832_reg[2]_2 ),
        .I2(ram_reg_i_17__0_n_3),
        .I3(\i1_0_i_reg_5832_reg[5]_7 ),
        .I4(\i1_0_i_reg_5832_reg[0] ),
        .I5(\i1_0_i_reg_5832_reg[0]_0 ),
        .O(ram_reg_i_10__3_n_3));
  LUT6 #(
    .INIT(64'hFFCA0FCAF0CA00CA)) 
    ram_reg_i_11__3
       (.I0(\i1_0_i_reg_5832_reg[5]_3 ),
        .I1(\i1_0_i_reg_5832_reg[5]_4 ),
        .I2(\i1_0_i_reg_5832_reg[0]_0 ),
        .I3(\i1_0_i_reg_5832_reg[0] ),
        .I4(\i1_0_i_reg_5832_reg[5]_5 ),
        .I5(\i1_0_i_reg_5832_reg[5]_6 ),
        .O(ram_reg_i_11__3_n_3));
  LUT6 #(
    .INIT(64'hFFFCF0FAFCFCF0FA)) 
    ram_reg_i_12__1
       (.I0(\i1_0_i_reg_5832_reg[5]_8 ),
        .I1(\i1_0_i_reg_5832_reg[5]_10 ),
        .I2(\i1_0_i_reg_5832_reg[5]_11 ),
        .I3(\i1_0_i_reg_5832_reg[0] ),
        .I4(\i1_0_i_reg_5832_reg[0]_0 ),
        .I5(\i1_0_i_reg_5832_reg[5]_2 ),
        .O(ram_reg_i_12__1_n_3));
  LUT6 #(
    .INIT(64'hEFFFE0EFEFFFE0E0)) 
    ram_reg_i_13__0
       (.I0(\i1_0_i_reg_5832_reg[5]_7 ),
        .I1(\i1_0_i_reg_5832_reg[5]_8 ),
        .I2(\i1_0_i_reg_5832_reg[0]_0 ),
        .I3(\i1_0_i_reg_5832_reg[0] ),
        .I4(\i1_0_i_reg_5832_reg[5]_9 ),
        .I5(\i1_0_i_reg_5832_reg[5]_4 ),
        .O(ram_reg_i_13__0_n_3));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_14__0
       (.I0(\i1_0_i_reg_5832_reg[2] ),
        .I1(\i1_0_i_reg_5832_reg[5]_5 ),
        .O(p_4_in292_in));
  LUT6 #(
    .INIT(64'hFFEAFFC0FFEAC0C0)) 
    ram_reg_i_15__0
       (.I0(\i1_0_i_reg_5832_reg[2]_1 ),
        .I1(\i1_0_i_reg_5832_reg[2] ),
        .I2(\i1_0_i_reg_5832_reg[5]_6 ),
        .I3(\i1_0_i_reg_5832_reg[2]_0 ),
        .I4(\i1_0_i_reg_5832_reg[5]_5 ),
        .I5(\i1_0_i_reg_5832_reg[5]_8 ),
        .O(ram_reg_i_15__0_n_3));
  LUT6 #(
    .INIT(64'h0000640100000000)) 
    ram_reg_i_16__0
       (.I0(\i1_0_i_reg_5832_reg[0]_0 ),
        .I1(\i1_0_i_reg_5832_reg[0] ),
        .I2(arrayNo1_mid2_v_fu_6268_p3[0]),
        .I3(arrayNo1_mid2_v_fu_6268_p3[1]),
        .I4(arrayNo1_mid2_v_fu_6268_p3[2]),
        .I5(\i1_0_i_reg_5832_reg[4] ),
        .O(ram_reg_i_16__0_n_3));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'h04444000)) 
    ram_reg_i_17__0
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(Q[4]),
        .I3(\i1_0_i_reg_5832[7]_i_2_n_3 ),
        .I4(Q[5]),
        .O(ram_reg_i_17__0_n_3));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    ram_reg_i_1__122
       (.I0(ram_reg_i_2__5_n_3),
        .I1(ram_reg_i_3_n_3),
        .I2(ram_reg_i_4__1_n_3),
        .I3(ram_reg_i_5__1_n_3),
        .I4(ram_reg_i_6__3_n_3),
        .I5(ram_reg_i_7__3_n_3),
        .O(b_79_we0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_1__124
       (.I0(ap_enable_reg_pp2_iter1),
        .I1(ram_reg_2[1]),
        .O(ap_enable_reg_pp2_iter1_reg));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_1__127
       (.I0(ram_reg_6[7]),
        .I1(ram_reg_7[7]),
        .I2(INPUT_STREAM_data_V_0_sel),
        .O(DIADI[7]));
  LUT5 #(
    .INIT(32'hFFE0E0E0)) 
    ram_reg_i_1__135
       (.I0(exitcond_flatten8_fu_6236_p2),
        .I1(ram_reg_8),
        .I2(ram_reg_2[0]),
        .I3(ram_reg_2[1]),
        .I4(ap_enable_reg_pp2_iter1),
        .O(b_13_ce0));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    ram_reg_i_22
       (.I0(ram_reg_i_27_n_3),
        .I1(indvar_flatten6_reg_5821_reg[2]),
        .I2(indvar_flatten6_reg_5821_reg[1]),
        .I3(indvar_flatten6_reg_5821_reg[0]),
        .I4(ram_reg_i_28__0_n_3),
        .I5(ram_reg_i_29__0_n_3),
        .O(exitcond_flatten8_fu_6236_p2));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'h00200000)) 
    ram_reg_i_23
       (.I0(ram_reg_1[5]),
        .I1(ram_reg_1[4]),
        .I2(ram_reg_1[7]),
        .I3(ram_reg_1[6]),
        .I4(ram_reg_i_30_n_3),
        .O(\j2_0_i_reg_5843_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'h8111)) 
    ram_reg_i_26
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(\j2_0_i_reg_5843_reg[5] ),
        .I3(Q[0]),
        .O(\i1_0_i_reg_5832_reg[2] ));
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_i_27
       (.I0(indvar_flatten6_reg_5821_reg[6]),
        .I1(indvar_flatten6_reg_5821_reg[5]),
        .I2(indvar_flatten6_reg_5821_reg[4]),
        .I3(indvar_flatten6_reg_5821_reg[3]),
        .O(ram_reg_i_27_n_3));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_28__0
       (.I0(indvar_flatten6_reg_5821_reg[9]),
        .I1(indvar_flatten6_reg_5821_reg[10]),
        .I2(indvar_flatten6_reg_5821_reg[8]),
        .I3(indvar_flatten6_reg_5821_reg[7]),
        .O(ram_reg_i_28__0_n_3));
  LUT4 #(
    .INIT(16'h0008)) 
    ram_reg_i_29__0
       (.I0(indvar_flatten6_reg_5821_reg[14]),
        .I1(indvar_flatten6_reg_5821_reg[13]),
        .I2(indvar_flatten6_reg_5821_reg[12]),
        .I3(indvar_flatten6_reg_5821_reg[11]),
        .O(ram_reg_i_29__0_n_3));
  LUT6 #(
    .INIT(64'h0000000000002800)) 
    ram_reg_i_2__10
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(\i1_0_i_reg_5832_reg[2]_3 ),
        .I3(Q[4]),
        .I4(Q[6]),
        .I5(Q[7]),
        .O(\i1_0_i_reg_5832_reg[5]_8 ));
  LUT6 #(
    .INIT(64'h0000000014000000)) 
    ram_reg_i_2__11
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(\i1_0_i_reg_5832_reg[2]_3 ),
        .I3(Q[4]),
        .I4(Q[6]),
        .I5(Q[7]),
        .O(\i1_0_i_reg_5832_reg[5]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'h00002800)) 
    ram_reg_i_2__12
       (.I0(\i1_0_i_reg_5832_reg[4]_0 ),
        .I1(Q[5]),
        .I2(\i1_0_i_reg_5832_reg[4]_1 ),
        .I3(Q[6]),
        .I4(Q[7]),
        .O(\i1_0_i_reg_5832_reg[5]_12 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'h00028000)) 
    ram_reg_i_2__13
       (.I0(\i1_0_i_reg_5832_reg[4]_0 ),
        .I1(Q[5]),
        .I2(\i1_0_i_reg_5832_reg[4]_1 ),
        .I3(Q[6]),
        .I4(Q[7]),
        .O(\i1_0_i_reg_5832_reg[5]_0 ));
  LUT6 #(
    .INIT(64'h0000000000000140)) 
    ram_reg_i_2__14
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(\i1_0_i_reg_5832_reg[2]_3 ),
        .I3(Q[4]),
        .I4(Q[6]),
        .I5(Q[7]),
        .O(\i1_0_i_reg_5832_reg[5]_9 ));
  LUT6 #(
    .INIT(64'h0000000000000280)) 
    ram_reg_i_2__15
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(\i1_0_i_reg_5832_reg[2]_3 ),
        .I3(Q[4]),
        .I4(Q[6]),
        .I5(Q[7]),
        .O(\i1_0_i_reg_5832_reg[5]_10 ));
  LUT6 #(
    .INIT(64'h0000000001400000)) 
    ram_reg_i_2__16
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(\i1_0_i_reg_5832_reg[2]_3 ),
        .I3(Q[4]),
        .I4(Q[6]),
        .I5(Q[7]),
        .O(\i1_0_i_reg_5832_reg[5]_11 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'h00002800)) 
    ram_reg_i_2__17
       (.I0(ram_reg_i_3__5_n_3),
        .I1(Q[5]),
        .I2(\i1_0_i_reg_5832_reg[4]_1 ),
        .I3(Q[6]),
        .I4(Q[7]),
        .O(\i1_0_i_reg_5832_reg[5]_13 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'h00028000)) 
    ram_reg_i_2__18
       (.I0(ram_reg_i_3__5_n_3),
        .I1(Q[5]),
        .I2(\i1_0_i_reg_5832_reg[4]_1 ),
        .I3(Q[6]),
        .I4(Q[7]),
        .O(\i1_0_i_reg_5832_reg[5] ));
  LUT6 #(
    .INIT(64'h0000000000000014)) 
    ram_reg_i_2__19
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(\i1_0_i_reg_5832_reg[2]_3 ),
        .I3(Q[4]),
        .I4(Q[6]),
        .I5(Q[7]),
        .O(\i1_0_i_reg_5832_reg[5]_2 ));
  LUT6 #(
    .INIT(64'h0000000000000028)) 
    ram_reg_i_2__20
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(\i1_0_i_reg_5832_reg[2]_3 ),
        .I3(Q[4]),
        .I4(Q[6]),
        .I5(Q[7]),
        .O(\i1_0_i_reg_5832_reg[5]_6 ));
  LUT6 #(
    .INIT(64'h0000000000140000)) 
    ram_reg_i_2__21
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(\i1_0_i_reg_5832_reg[2]_3 ),
        .I3(Q[4]),
        .I4(Q[6]),
        .I5(Q[7]),
        .O(\i1_0_i_reg_5832_reg[5]_7 ));
  LUT5 #(
    .INIT(32'h00002800)) 
    ram_reg_i_2__22
       (.I0(ram_reg_5),
        .I1(Q[5]),
        .I2(\i1_0_i_reg_5832_reg[4]_1 ),
        .I3(Q[6]),
        .I4(Q[7]),
        .O(\i1_0_i_reg_5832_reg[5]_1 ));
  LUT6 #(
    .INIT(64'h0000000000018000)) 
    ram_reg_i_2__25
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(\i1_0_i_reg_5832_reg[2]_3 ),
        .I3(Q[4]),
        .I4(Q[6]),
        .I5(Q[7]),
        .O(\i1_0_i_reg_5832_reg[5]_4 ));
  LUT6 #(
    .INIT(64'h0000000040020000)) 
    ram_reg_i_2__26
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(\i1_0_i_reg_5832_reg[2]_3 ),
        .I3(Q[4]),
        .I4(Q[6]),
        .I5(Q[7]),
        .O(\i1_0_i_reg_5832_reg[5]_3 ));
  LUT5 #(
    .INIT(32'h00028000)) 
    ram_reg_i_2__27
       (.I0(\i1_0_i_reg_5832_reg[4] ),
        .I1(Q[5]),
        .I2(\i1_0_i_reg_5832_reg[4]_1 ),
        .I3(Q[6]),
        .I4(Q[7]),
        .O(\i1_0_i_reg_5832_reg[5]_14 ));
  LUT6 #(
    .INIT(64'h0000000022202020)) 
    ram_reg_i_2__3
       (.I0(Q[0]),
        .I1(\j2_0_i_reg_5843_reg[5] ),
        .I2(ram_reg_1[7]),
        .I3(ram_reg_1[6]),
        .I4(ram_reg_1[5]),
        .I5(ap_enable_reg_pp2_iter1_reg),
        .O(ADDRARDADDR[8]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_2__48
       (.I0(ram_reg_6[6]),
        .I1(ram_reg_7[6]),
        .I2(INPUT_STREAM_data_V_0_sel),
        .O(DIADI[6]));
  LUT6 #(
    .INIT(64'hF0D5FAFFF08050E0)) 
    ram_reg_i_2__5
       (.I0(\i1_0_i_reg_5832_reg[0]_0 ),
        .I1(\i1_0_i_reg_5832_reg[0] ),
        .I2(ram_reg_i_8__3_n_3),
        .I3(\i1_0_i_reg_5832_reg[1] ),
        .I4(\i1_0_i_reg_5832_reg[2]_2 ),
        .I5(ram_reg_i_9__8_n_3),
        .O(ram_reg_i_2__5_n_3));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'h4222)) 
    ram_reg_i_2__6
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\j2_0_i_reg_5843_reg[5] ),
        .O(\i1_0_i_reg_5832_reg[2]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'h1444)) 
    ram_reg_i_2__7
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(\j2_0_i_reg_5843_reg[5] ),
        .I3(Q[0]),
        .O(\i1_0_i_reg_5832_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h0003575700000000)) 
    ram_reg_i_3
       (.I0(\i1_0_i_reg_5832_reg[5] ),
        .I1(\i1_0_i_reg_5832_reg[2] ),
        .I2(\i1_0_i_reg_5832_reg[2]_0 ),
        .I3(\i1_0_i_reg_5832_reg[2]_1 ),
        .I4(\i1_0_i_reg_5832_reg[5]_0 ),
        .I5(INPUT_STREAM_data_V_0_sel2429_out),
        .O(ram_reg_i_3_n_3));
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_i_30
       (.I0(ram_reg_1[1]),
        .I1(ram_reg_1[0]),
        .I2(ram_reg_1[3]),
        .I3(ram_reg_1[2]),
        .O(ram_reg_i_30_n_3));
  LUT5 #(
    .INIT(32'h80000000)) 
    ram_reg_i_31
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(ram_reg_i_30_n_3),
        .I3(\i1_0_i_reg_5832[7]_i_3_n_3 ),
        .I4(Q[1]),
        .O(\i1_0_i_reg_5832_reg[2]_3 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_3__1
       (.I0(tmp_5_reg_8512_reg__1[2]),
        .I1(ap_enable_reg_pp2_iter1),
        .I2(ram_reg_2[1]),
        .I3(tmp_8_fu_6302_p2),
        .O(ADDRARDADDR[7]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_3__11
       (.I0(ram_reg_6[5]),
        .I1(ram_reg_7[5]),
        .I2(INPUT_STREAM_data_V_0_sel),
        .O(DIADI[5]));
  LUT6 #(
    .INIT(64'h2888888888888888)) 
    ram_reg_i_3__4
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\j2_0_i_reg_5843_reg[5] ),
        .I5(Q[1]),
        .O(\i1_0_i_reg_5832_reg[4]_0 ));
  LUT6 #(
    .INIT(64'h4222222222222222)) 
    ram_reg_i_3__5
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\j2_0_i_reg_5843_reg[5] ),
        .I5(Q[1]),
        .O(ram_reg_i_3__5_n_3));
  LUT6 #(
    .INIT(64'h8111111111111111)) 
    ram_reg_i_3__6
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\j2_0_i_reg_5843_reg[5] ),
        .I5(Q[1]),
        .O(\i1_0_i_reg_5832_reg[4] ));
  LUT6 #(
    .INIT(64'h88888BBB8888B888)) 
    ram_reg_i_4
       (.I0(tmp_5_reg_8512_reg__1[1]),
        .I1(ap_enable_reg_pp2_iter1_reg),
        .I2(Q[0]),
        .I3(ram_reg_1[5]),
        .I4(\j2_0_i_reg_5843_reg[5] ),
        .I5(ram_reg_1[6]),
        .O(ADDRARDADDR[6]));
  LUT6 #(
    .INIT(64'hC0FF4155F3FFF3FF)) 
    ram_reg_i_4__1
       (.I0(\i1_0_i_reg_5832_reg[5]_1 ),
        .I1(\i1_0_i_reg_5832_reg[1] ),
        .I2(\i1_0_i_reg_5832_reg[2]_2 ),
        .I3(ram_reg_3),
        .I4(\i1_0_i_reg_5832_reg[0] ),
        .I5(\i1_0_i_reg_5832_reg[0]_0 ),
        .O(ram_reg_i_4__1_n_3));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    ram_reg_i_4__2
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(\j2_0_i_reg_5843_reg[5] ),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(\i1_0_i_reg_5832_reg[4]_1 ));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_4__4
       (.I0(ram_reg_6[4]),
        .I1(ram_reg_7[4]),
        .I2(INPUT_STREAM_data_V_0_sel),
        .O(DIADI[4]));
  LUT6 #(
    .INIT(64'h80BF80BF80BFBF80)) 
    ram_reg_i_5
       (.I0(tmp_5_reg_8512_reg__1[0]),
        .I1(ap_enable_reg_pp2_iter1),
        .I2(ram_reg_2[1]),
        .I3(Q[0]),
        .I4(\j2_0_i_reg_5843_reg[5] ),
        .I5(ram_reg_1[5]),
        .O(ADDRARDADDR[5]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF7F8F0)) 
    ram_reg_i_5__1
       (.I0(\i1_0_i_reg_5832_reg[0]_0 ),
        .I1(\i1_0_i_reg_5832_reg[0] ),
        .I2(\i1_0_i_reg_5832_reg[5]_12 ),
        .I3(\i1_0_i_reg_5832_reg[5]_13 ),
        .I4(\i1_0_i_reg_5832_reg[5]_14 ),
        .I5(ram_reg_i_10__3_n_3),
        .O(ram_reg_i_5__1_n_3));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_5__3
       (.I0(ram_reg_6[3]),
        .I1(ram_reg_7[3]),
        .I2(INPUT_STREAM_data_V_0_sel),
        .O(DIADI[3]));
  LUT5 #(
    .INIT(32'h8080BF80)) 
    ram_reg_i_6__0
       (.I0(ADDRBWRADDR[4]),
        .I1(ap_enable_reg_pp2_iter1),
        .I2(ram_reg_2[1]),
        .I3(ram_reg_1[4]),
        .I4(\j2_0_i_reg_5843_reg[5] ),
        .O(ADDRARDADDR[4]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFEFE)) 
    ram_reg_i_6__3
       (.I0(ram_reg_i_11__3_n_3),
        .I1(ram_reg_i_12__1_n_3),
        .I2(ram_reg_i_13__0_n_3),
        .I3(\i1_0_i_reg_5832_reg[5]_2 ),
        .I4(\i1_0_i_reg_5832_reg[2]_1 ),
        .I5(p_4_in292_in),
        .O(ram_reg_i_6__3_n_3));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_6__5
       (.I0(ram_reg_6[2]),
        .I1(ram_reg_7[2]),
        .I2(INPUT_STREAM_data_V_0_sel),
        .O(DIADI[2]));
  LUT5 #(
    .INIT(32'h8080BF80)) 
    ram_reg_i_7__0
       (.I0(ADDRBWRADDR[3]),
        .I1(ap_enable_reg_pp2_iter1),
        .I2(ram_reg_2[1]),
        .I3(ram_reg_1[3]),
        .I4(\j2_0_i_reg_5843_reg[5] ),
        .O(ADDRARDADDR[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    ram_reg_i_7__3
       (.I0(\i1_0_i_reg_5832_reg[5]_1 ),
        .I1(\i1_0_i_reg_5832_reg[2] ),
        .I2(\i1_0_i_reg_5832_reg[5]_4 ),
        .I3(ram_reg_4),
        .I4(ram_reg_i_15__0_n_3),
        .I5(ram_reg_i_16__0_n_3),
        .O(ram_reg_i_7__3_n_3));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_7__5
       (.I0(ram_reg_6[1]),
        .I1(ram_reg_7[1]),
        .I2(INPUT_STREAM_data_V_0_sel),
        .O(DIADI[1]));
  LUT5 #(
    .INIT(32'h8080BF80)) 
    ram_reg_i_8__0
       (.I0(ADDRBWRADDR[2]),
        .I1(ap_enable_reg_pp2_iter1),
        .I2(ram_reg_2[1]),
        .I3(ram_reg_1[2]),
        .I4(\j2_0_i_reg_5843_reg[5] ),
        .O(ADDRARDADDR[2]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'h80000111)) 
    ram_reg_i_8__3
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(Q[4]),
        .I3(\i1_0_i_reg_5832[7]_i_2_n_3 ),
        .I4(Q[5]),
        .O(ram_reg_i_8__3_n_3));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_8__4
       (.I0(ram_reg_6[0]),
        .I1(ram_reg_7[0]),
        .I2(INPUT_STREAM_data_V_0_sel),
        .O(DIADI[0]));
  LUT5 #(
    .INIT(32'h8080BF80)) 
    ram_reg_i_9__5
       (.I0(ADDRBWRADDR[1]),
        .I1(ap_enable_reg_pp2_iter1),
        .I2(ram_reg_2[1]),
        .I3(ram_reg_1[1]),
        .I4(\j2_0_i_reg_5843_reg[5] ),
        .O(ADDRARDADDR[1]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'h01111000)) 
    ram_reg_i_9__8
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(Q[4]),
        .I3(\i1_0_i_reg_5832[7]_i_2_n_3 ),
        .I4(Q[5]),
        .O(ram_reg_i_9__8_n_3));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_240
   (DOADO,
    DOBDO,
    ap_clk,
    b_13_ce0,
    a_12_ce1,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    ram_reg_0,
    ram_reg_1,
    INPUT_STREAM_data_V_0_sel2429_out);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  input ap_clk;
  input b_13_ce0;
  input a_12_ce1;
  input [8:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg_0;
  input ram_reg_1;
  input INPUT_STREAM_data_V_0_sel2429_out;

  wire [8:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2429_out;
  wire a_12_ce1;
  wire ap_clk;
  wire b_13_ce0;
  wire b_78_we0;
  wire ram_reg_0;
  wire ram_reg_1;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2560" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(b_13_ce0),
        .ENBWREN(a_12_ce1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({b_78_we0,b_78_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_1__51
       (.I0(ram_reg_0),
        .I1(ram_reg_1),
        .I2(INPUT_STREAM_data_V_0_sel2429_out),
        .O(b_78_we0));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_241
   (DOADO,
    DOBDO,
    ap_clk,
    b_13_ce0,
    a_12_ce1,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    ram_reg_0,
    ram_reg_1,
    INPUT_STREAM_data_V_0_sel2429_out);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  input ap_clk;
  input b_13_ce0;
  input a_12_ce1;
  input [8:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg_0;
  input ram_reg_1;
  input INPUT_STREAM_data_V_0_sel2429_out;

  wire [8:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2429_out;
  wire a_12_ce1;
  wire ap_clk;
  wire b_13_ce0;
  wire b_77_we0;
  wire ram_reg_0;
  wire ram_reg_1;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2560" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(b_13_ce0),
        .ENBWREN(a_12_ce1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({b_77_we0,b_77_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_1__52
       (.I0(ram_reg_0),
        .I1(ram_reg_1),
        .I2(INPUT_STREAM_data_V_0_sel2429_out),
        .O(b_77_we0));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_242
   (ram_reg_0,
    ram_reg_1,
    ap_clk,
    b_13_ce0,
    a_12_ce1,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    ram_reg_2,
    ram_reg_3,
    INPUT_STREAM_data_V_0_sel2429_out);
  output [7:0]ram_reg_0;
  output [7:0]ram_reg_1;
  input ap_clk;
  input b_13_ce0;
  input a_12_ce1;
  input [8:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg_2;
  input ram_reg_3;
  input INPUT_STREAM_data_V_0_sel2429_out;

  wire [8:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire INPUT_STREAM_data_V_0_sel2429_out;
  wire a_12_ce1;
  wire ap_clk;
  wire b_13_ce0;
  wire b_76_we0;
  wire [7:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_3;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2560" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],ram_reg_0}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],ram_reg_1}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(b_13_ce0),
        .ENBWREN(a_12_ce1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({b_76_we0,b_76_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_1__55
       (.I0(ram_reg_2),
        .I1(ram_reg_3),
        .I2(INPUT_STREAM_data_V_0_sel2429_out),
        .O(b_76_we0));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_243
   (ram_reg_0,
    DOBDO,
    ap_clk,
    b_13_ce0,
    a_12_ce1,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    ram_reg_1,
    ram_reg_2,
    INPUT_STREAM_data_V_0_sel2429_out);
  output [7:0]ram_reg_0;
  output [7:0]DOBDO;
  input ap_clk;
  input b_13_ce0;
  input a_12_ce1;
  input [8:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg_1;
  input ram_reg_2;
  input INPUT_STREAM_data_V_0_sel2429_out;

  wire [8:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2429_out;
  wire a_12_ce1;
  wire ap_clk;
  wire b_13_ce0;
  wire b_75_we0;
  wire [7:0]ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2560" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],ram_reg_0}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(b_13_ce0),
        .ENBWREN(a_12_ce1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({b_75_we0,b_75_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_1__56
       (.I0(ram_reg_1),
        .I1(ram_reg_2),
        .I2(INPUT_STREAM_data_V_0_sel2429_out),
        .O(b_75_we0));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_244
   (ram_reg_0,
    DOBDO,
    ap_clk,
    b_13_ce0,
    a_12_ce1,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    ram_reg_1,
    ram_reg_2,
    INPUT_STREAM_data_V_0_sel2429_out);
  output [7:0]ram_reg_0;
  output [7:0]DOBDO;
  input ap_clk;
  input b_13_ce0;
  input a_12_ce1;
  input [8:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg_1;
  input ram_reg_2;
  input INPUT_STREAM_data_V_0_sel2429_out;

  wire [8:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2429_out;
  wire a_12_ce1;
  wire ap_clk;
  wire b_13_ce0;
  wire b_74_we0;
  wire [7:0]ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2560" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],ram_reg_0}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(b_13_ce0),
        .ENBWREN(a_12_ce1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({b_74_we0,b_74_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_1__108
       (.I0(ram_reg_1),
        .I1(ram_reg_2),
        .I2(INPUT_STREAM_data_V_0_sel2429_out),
        .O(b_74_we0));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_245
   (DOADO,
    DOBDO,
    ap_clk,
    b_13_ce0,
    a_12_ce1,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    ram_reg_0,
    ram_reg_1,
    INPUT_STREAM_data_V_0_sel2429_out);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  input ap_clk;
  input b_13_ce0;
  input a_12_ce1;
  input [8:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg_0;
  input ram_reg_1;
  input INPUT_STREAM_data_V_0_sel2429_out;

  wire [8:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2429_out;
  wire a_12_ce1;
  wire ap_clk;
  wire b_13_ce0;
  wire b_73_we0;
  wire ram_reg_0;
  wire ram_reg_1;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2560" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(b_13_ce0),
        .ENBWREN(a_12_ce1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({b_73_we0,b_73_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_1__53
       (.I0(ram_reg_0),
        .I1(ram_reg_1),
        .I2(INPUT_STREAM_data_V_0_sel2429_out),
        .O(b_73_we0));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_246
   (DOADO,
    DOBDO,
    ap_clk,
    b_13_ce0,
    a_12_ce1,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    ram_reg_0,
    ram_reg_1,
    INPUT_STREAM_data_V_0_sel2429_out);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  input ap_clk;
  input b_13_ce0;
  input a_12_ce1;
  input [8:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg_0;
  input ram_reg_1;
  input INPUT_STREAM_data_V_0_sel2429_out;

  wire [8:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2429_out;
  wire a_12_ce1;
  wire ap_clk;
  wire b_13_ce0;
  wire b_72_we0;
  wire ram_reg_0;
  wire ram_reg_1;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2560" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(b_13_ce0),
        .ENBWREN(a_12_ce1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({b_72_we0,b_72_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_1__54
       (.I0(ram_reg_0),
        .I1(ram_reg_1),
        .I2(INPUT_STREAM_data_V_0_sel2429_out),
        .O(b_72_we0));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_247
   (ram_reg_0,
    ram_reg_1,
    \i1_0_i_reg_5832_reg[2] ,
    ap_clk,
    b_13_ce0,
    a_12_ce1,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    Q,
    exitcond2_i_fu_6254_p2,
    ram_reg_2,
    ram_reg_3,
    INPUT_STREAM_data_V_0_sel2429_out);
  output [7:0]ram_reg_0;
  output [7:0]ram_reg_1;
  output \i1_0_i_reg_5832_reg[2] ;
  input ap_clk;
  input b_13_ce0;
  input a_12_ce1;
  input [8:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input [2:0]Q;
  input exitcond2_i_fu_6254_p2;
  input ram_reg_2;
  input ram_reg_3;
  input INPUT_STREAM_data_V_0_sel2429_out;

  wire [8:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire INPUT_STREAM_data_V_0_sel2429_out;
  wire [2:0]Q;
  wire a_12_ce1;
  wire ap_clk;
  wire b_13_ce0;
  wire b_71_we0;
  wire exitcond2_i_fu_6254_p2;
  wire \i1_0_i_reg_5832_reg[2] ;
  wire [7:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_3;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2560" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],ram_reg_0}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],ram_reg_1}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(b_13_ce0),
        .ENBWREN(a_12_ce1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({b_71_we0,b_71_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'h8000)) 
    ram_reg_i_1__138
       (.I0(ram_reg_2),
        .I1(ram_reg_3),
        .I2(\i1_0_i_reg_5832_reg[2] ),
        .I3(INPUT_STREAM_data_V_0_sel2429_out),
        .O(b_71_we0));
  LUT4 #(
    .INIT(16'h2888)) 
    ram_reg_i_2__8
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(exitcond2_i_fu_6254_p2),
        .I3(Q[0]),
        .O(\i1_0_i_reg_5832_reg[2] ));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_248
   (ram_reg_0,
    DOBDO,
    ap_clk,
    b_13_ce0,
    a_12_ce1,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    INPUT_STREAM_data_V_0_sel2429_out);
  output [7:0]ram_reg_0;
  output [7:0]DOBDO;
  input ap_clk;
  input b_13_ce0;
  input a_12_ce1;
  input [8:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg_1;
  input ram_reg_2;
  input ram_reg_3;
  input INPUT_STREAM_data_V_0_sel2429_out;

  wire [8:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2429_out;
  wire a_12_ce1;
  wire ap_clk;
  wire b_13_ce0;
  wire b_70_we0;
  wire [7:0]ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_3;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2560" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],ram_reg_0}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(b_13_ce0),
        .ENBWREN(a_12_ce1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({b_70_we0,b_70_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'h8000)) 
    ram_reg_i_1__137
       (.I0(ram_reg_1),
        .I1(ram_reg_2),
        .I2(ram_reg_3),
        .I3(INPUT_STREAM_data_V_0_sel2429_out),
        .O(b_70_we0));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_249
   (ram_reg_0,
    ram_reg_1,
    ap_clk,
    b_0_ce0,
    a_0_ce1,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    ram_reg_2,
    ram_reg_3,
    INPUT_STREAM_data_V_0_sel2429_out);
  output [7:0]ram_reg_0;
  output [7:0]ram_reg_1;
  input ap_clk;
  input b_0_ce0;
  input a_0_ce1;
  input [8:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg_2;
  input ram_reg_3;
  input INPUT_STREAM_data_V_0_sel2429_out;

  wire [8:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire INPUT_STREAM_data_V_0_sel2429_out;
  wire a_0_ce1;
  wire ap_clk;
  wire b_0_ce0;
  wire b_6_we0;
  wire [7:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_3;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2560" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],ram_reg_0}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],ram_reg_1}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(b_0_ce0),
        .ENBWREN(a_0_ce1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({b_6_we0,b_6_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_1__105
       (.I0(ram_reg_2),
        .I1(ram_reg_3),
        .I2(INPUT_STREAM_data_V_0_sel2429_out),
        .O(b_6_we0));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_250
   (ram_reg_0,
    DOBDO,
    ap_clk,
    b_13_ce0,
    a_12_ce1,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    INPUT_STREAM_data_V_0_sel2429_out);
  output [7:0]ram_reg_0;
  output [7:0]DOBDO;
  input ap_clk;
  input b_13_ce0;
  input a_12_ce1;
  input [8:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg_1;
  input ram_reg_2;
  input ram_reg_3;
  input INPUT_STREAM_data_V_0_sel2429_out;

  wire [8:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2429_out;
  wire a_12_ce1;
  wire ap_clk;
  wire b_13_ce0;
  wire b_69_we0;
  wire [7:0]ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_3;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2560" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],ram_reg_0}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(b_13_ce0),
        .ENBWREN(a_12_ce1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({b_69_we0,b_69_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'h8000)) 
    ram_reg_i_1__136
       (.I0(ram_reg_1),
        .I1(ram_reg_2),
        .I2(ram_reg_3),
        .I3(INPUT_STREAM_data_V_0_sel2429_out),
        .O(b_69_we0));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_251
   (DOADO,
    ram_reg_0,
    INPUT_STREAM_data_V_0_sel2429_out,
    \i1_0_i_reg_5832_reg[4] ,
    \i1_0_i_reg_5832_reg[7] ,
    ap_clk,
    b_13_ce0,
    a_12_ce1,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    Q,
    \indvar_flatten6_reg_5821_reg[0] ,
    exitcond_flatten8_fu_6236_p2,
    ram_reg_1,
    exitcond2_i_fu_6254_p2,
    ram_reg_2,
    ram_reg_3);
  output [7:0]DOADO;
  output [7:0]ram_reg_0;
  output INPUT_STREAM_data_V_0_sel2429_out;
  output \i1_0_i_reg_5832_reg[4] ;
  output \i1_0_i_reg_5832_reg[7] ;
  input ap_clk;
  input b_13_ce0;
  input a_12_ce1;
  input [8:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input [0:0]Q;
  input \indvar_flatten6_reg_5821_reg[0] ;
  input exitcond_flatten8_fu_6236_p2;
  input [7:0]ram_reg_1;
  input exitcond2_i_fu_6254_p2;
  input ram_reg_2;
  input ram_reg_3;

  wire [8:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire INPUT_STREAM_data_V_0_sel2429_out;
  wire [0:0]Q;
  wire a_12_ce1;
  wire ap_clk;
  wire b_13_ce0;
  wire b_68_we0;
  wire exitcond2_i_fu_6254_p2;
  wire exitcond_flatten8_fu_6236_p2;
  wire \i1_0_i_reg_5832_reg[4] ;
  wire \i1_0_i_reg_5832_reg[7] ;
  wire \indvar_flatten6_reg_5821_reg[0] ;
  wire [7:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_3;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  LUT3 #(
    .INIT(8'h08)) 
    \j2_0_i_reg_5843[7]_i_1 
       (.I0(Q),
        .I1(\indvar_flatten6_reg_5821_reg[0] ),
        .I2(exitcond_flatten8_fu_6236_p2),
        .O(INPUT_STREAM_data_V_0_sel2429_out));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2560" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],ram_reg_0}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(b_13_ce0),
        .ENBWREN(a_12_ce1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({b_68_we0,b_68_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'h8000)) 
    ram_reg_i_1__139
       (.I0(\i1_0_i_reg_5832_reg[4] ),
        .I1(\i1_0_i_reg_5832_reg[7] ),
        .I2(ram_reg_3),
        .I3(INPUT_STREAM_data_V_0_sel2429_out),
        .O(b_68_we0));
  LUT6 #(
    .INIT(64'h1444444444444444)) 
    ram_reg_i_2__23
       (.I0(ram_reg_1[4]),
        .I1(ram_reg_1[3]),
        .I2(ram_reg_1[1]),
        .I3(exitcond2_i_fu_6254_p2),
        .I4(ram_reg_1[0]),
        .I5(ram_reg_1[2]),
        .O(\i1_0_i_reg_5832_reg[4] ));
  LUT4 #(
    .INIT(16'h4002)) 
    ram_reg_i_3__7
       (.I0(ram_reg_1[7]),
        .I1(ram_reg_1[6]),
        .I2(ram_reg_2),
        .I3(ram_reg_1[5]),
        .O(\i1_0_i_reg_5832_reg[7] ));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_252
   (DOADO,
    ram_reg_0,
    ap_clk,
    b_13_ce0,
    a_12_ce1,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    ram_reg_1,
    ram_reg_2,
    INPUT_STREAM_data_V_0_sel2429_out);
  output [7:0]DOADO;
  output [7:0]ram_reg_0;
  input ap_clk;
  input b_13_ce0;
  input a_12_ce1;
  input [8:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg_1;
  input ram_reg_2;
  input INPUT_STREAM_data_V_0_sel2429_out;

  wire [8:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire INPUT_STREAM_data_V_0_sel2429_out;
  wire a_12_ce1;
  wire ap_clk;
  wire b_13_ce0;
  wire b_67_we0;
  wire [7:0]ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2560" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],ram_reg_0}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(b_13_ce0),
        .ENBWREN(a_12_ce1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({b_67_we0,b_67_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_1__57
       (.I0(ram_reg_1),
        .I1(ram_reg_2),
        .I2(INPUT_STREAM_data_V_0_sel2429_out),
        .O(b_67_we0));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_253
   (ram_reg_0,
    ram_reg_1,
    ap_clk,
    b_13_ce0,
    a_12_ce1,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    ram_reg_2,
    ram_reg_3,
    INPUT_STREAM_data_V_0_sel2429_out);
  output [7:0]ram_reg_0;
  output [7:0]ram_reg_1;
  input ap_clk;
  input b_13_ce0;
  input a_12_ce1;
  input [8:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg_2;
  input ram_reg_3;
  input INPUT_STREAM_data_V_0_sel2429_out;

  wire [8:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire INPUT_STREAM_data_V_0_sel2429_out;
  wire a_12_ce1;
  wire ap_clk;
  wire b_13_ce0;
  wire b_66_we0;
  wire [7:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_3;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2560" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],ram_reg_0}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],ram_reg_1}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(b_13_ce0),
        .ENBWREN(a_12_ce1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({b_66_we0,b_66_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_1__58
       (.I0(ram_reg_2),
        .I1(ram_reg_3),
        .I2(INPUT_STREAM_data_V_0_sel2429_out),
        .O(b_66_we0));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_254
   (ram_reg_0,
    DOBDO,
    ap_clk,
    b_13_ce0,
    a_12_ce1,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    ram_reg_1,
    ram_reg_2,
    INPUT_STREAM_data_V_0_sel2429_out);
  output [7:0]ram_reg_0;
  output [7:0]DOBDO;
  input ap_clk;
  input b_13_ce0;
  input a_12_ce1;
  input [8:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg_1;
  input ram_reg_2;
  input INPUT_STREAM_data_V_0_sel2429_out;

  wire [8:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2429_out;
  wire a_12_ce1;
  wire ap_clk;
  wire b_13_ce0;
  wire b_65_we0;
  wire [7:0]ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2560" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],ram_reg_0}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(b_13_ce0),
        .ENBWREN(a_12_ce1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({b_65_we0,b_65_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_1__59
       (.I0(ram_reg_1),
        .I1(ram_reg_2),
        .I2(INPUT_STREAM_data_V_0_sel2429_out),
        .O(b_65_we0));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_255
   (DOADO,
    DOBDO,
    b_0_ce0,
    \ap_CS_fsm_reg[5] ,
    ADDRARDADDR,
    ADDRBWRADDR,
    \ib_0_i_i_reg_5876_reg[5] ,
    tmp_8_fu_6302_p2,
    ib_0_i_i_mid2_fu_6444_p3,
    ap_clk,
    DIADI,
    ram_reg_0,
    ram_reg_1,
    INPUT_STREAM_data_V_0_sel2429_out,
    Q,
    exitcond2_i_fu_6254_p2,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    ap_enable_reg_pp2_iter0,
    exitcond_flatten8_fu_6236_p2,
    ram_reg_5);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  output b_0_ce0;
  output \ap_CS_fsm_reg[5] ;
  output [8:0]ADDRARDADDR;
  output [8:0]ADDRBWRADDR;
  output \ib_0_i_i_reg_5876_reg[5] ;
  output [0:0]tmp_8_fu_6302_p2;
  output [0:0]ib_0_i_i_mid2_fu_6444_p3;
  input ap_clk;
  input [7:0]DIADI;
  input ram_reg_0;
  input ram_reg_1;
  input INPUT_STREAM_data_V_0_sel2429_out;
  input [0:0]Q;
  input exitcond2_i_fu_6254_p2;
  input [7:0]ram_reg_2;
  input [7:0]ram_reg_3;
  input [1:0]ram_reg_4;
  input ap_enable_reg_pp2_iter0;
  input exitcond_flatten8_fu_6236_p2;
  input ram_reg_5;

  wire [8:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2429_out;
  wire [0:0]Q;
  wire \ap_CS_fsm_reg[5] ;
  wire ap_clk;
  wire ap_enable_reg_pp2_iter0;
  wire b_0_ce0;
  wire b_64_we0;
  wire exitcond2_i_fu_6254_p2;
  wire exitcond_flatten8_fu_6236_p2;
  wire [0:0]ib_0_i_i_mid2_fu_6444_p3;
  wire \ib_0_i_i_reg_5876_reg[5] ;
  wire ram_reg_0;
  wire ram_reg_1;
  wire [7:0]ram_reg_2;
  wire [7:0]ram_reg_3;
  wire [1:0]ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_i_43_n_3;
  wire [0:0]tmp_8_fu_6302_p2;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2560" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(b_0_ce0),
        .ENBWREN(\ap_CS_fsm_reg[5] ),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({b_64_we0,b_64_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT5 #(
    .INIT(32'h8080BF80)) 
    ram_reg_i_10__2
       (.I0(ADDRBWRADDR[1]),
        .I1(ram_reg_4[1]),
        .I2(ap_enable_reg_pp2_iter0),
        .I3(ram_reg_2[1]),
        .I4(exitcond2_i_fu_6254_p2),
        .O(ADDRARDADDR[1]));
  LUT5 #(
    .INIT(32'h8080BF80)) 
    ram_reg_i_11__1
       (.I0(ADDRBWRADDR[0]),
        .I1(ram_reg_4[1]),
        .I2(ap_enable_reg_pp2_iter0),
        .I3(ram_reg_2[0]),
        .I4(exitcond2_i_fu_6254_p2),
        .O(ADDRARDADDR[0]));
  LUT4 #(
    .INIT(16'h0F08)) 
    ram_reg_i_12__2
       (.I0(ram_reg_3[5]),
        .I1(ram_reg_3[6]),
        .I2(\ib_0_i_i_reg_5876_reg[5] ),
        .I3(ram_reg_3[7]),
        .O(ADDRBWRADDR[8]));
  LUT4 #(
    .INIT(16'hF8F7)) 
    ram_reg_i_13__1
       (.I0(ram_reg_3[5]),
        .I1(ram_reg_3[6]),
        .I2(\ib_0_i_i_reg_5876_reg[5] ),
        .I3(ram_reg_3[7]),
        .O(ADDRBWRADDR[7]));
  LUT3 #(
    .INIT(8'h12)) 
    ram_reg_i_14__1
       (.I0(ram_reg_3[5]),
        .I1(\ib_0_i_i_reg_5876_reg[5] ),
        .I2(ram_reg_3[6]),
        .O(ADDRBWRADDR[6]));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_i_15__1
       (.I0(\ib_0_i_i_reg_5876_reg[5] ),
        .I1(ram_reg_3[5]),
        .O(ADDRBWRADDR[5]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_16__1
       (.I0(ram_reg_3[4]),
        .I1(\ib_0_i_i_reg_5876_reg[5] ),
        .O(ADDRBWRADDR[4]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_17__1
       (.I0(ram_reg_3[3]),
        .I1(\ib_0_i_i_reg_5876_reg[5] ),
        .O(ADDRBWRADDR[3]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_18__0
       (.I0(ram_reg_3[2]),
        .I1(\ib_0_i_i_reg_5876_reg[5] ),
        .O(ADDRBWRADDR[2]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_19__0
       (.I0(ram_reg_3[1]),
        .I1(\ib_0_i_i_reg_5876_reg[5] ),
        .O(ADDRBWRADDR[1]));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_1__109
       (.I0(ram_reg_0),
        .I1(ram_reg_1),
        .I2(INPUT_STREAM_data_V_0_sel2429_out),
        .O(b_64_we0));
  LUT5 #(
    .INIT(32'hFFE0E0E0)) 
    ram_reg_i_1__134
       (.I0(exitcond_flatten8_fu_6236_p2),
        .I1(ram_reg_5),
        .I2(ram_reg_4[0]),
        .I3(ap_enable_reg_pp2_iter0),
        .I4(ram_reg_4[1]),
        .O(b_0_ce0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_20
       (.I0(ram_reg_3[0]),
        .I1(\ib_0_i_i_reg_5876_reg[5] ),
        .O(ADDRBWRADDR[0]));
  LUT5 #(
    .INIT(32'h0087FFF0)) 
    ram_reg_i_24
       (.I0(ram_reg_2[5]),
        .I1(ram_reg_2[6]),
        .I2(ram_reg_2[7]),
        .I3(exitcond2_i_fu_6254_p2),
        .I4(Q),
        .O(tmp_8_fu_6302_p2));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_2__4
       (.I0(ram_reg_4[1]),
        .I1(ap_enable_reg_pp2_iter0),
        .O(\ap_CS_fsm_reg[5] ));
  LUT5 #(
    .INIT(32'h00200000)) 
    ram_reg_i_33
       (.I0(ram_reg_3[5]),
        .I1(ram_reg_3[4]),
        .I2(ram_reg_3[7]),
        .I3(ram_reg_3[6]),
        .I4(ram_reg_i_43_n_3),
        .O(\ib_0_i_i_reg_5876_reg[5] ));
  LUT6 #(
    .INIT(64'h0000000022202020)) 
    ram_reg_i_3__3
       (.I0(Q),
        .I1(exitcond2_i_fu_6254_p2),
        .I2(ram_reg_2[7]),
        .I3(ram_reg_2[6]),
        .I4(ram_reg_2[5]),
        .I5(\ap_CS_fsm_reg[5] ),
        .O(ADDRARDADDR[8]));
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_i_43
       (.I0(ram_reg_3[1]),
        .I1(ram_reg_3[0]),
        .I2(ram_reg_3[3]),
        .I3(ram_reg_3[2]),
        .O(ram_reg_i_43_n_3));
  LUT5 #(
    .INIT(32'h2FFF2000)) 
    ram_reg_i_4__0
       (.I0(ram_reg_3[7]),
        .I1(\ib_0_i_i_reg_5876_reg[5] ),
        .I2(ram_reg_4[1]),
        .I3(ap_enable_reg_pp2_iter0),
        .I4(tmp_8_fu_6302_p2),
        .O(ADDRARDADDR[7]));
  LUT6 #(
    .INIT(64'h88888BBB8888B888)) 
    ram_reg_i_5__0
       (.I0(ib_0_i_i_mid2_fu_6444_p3),
        .I1(\ap_CS_fsm_reg[5] ),
        .I2(Q),
        .I3(ram_reg_2[5]),
        .I4(exitcond2_i_fu_6254_p2),
        .I5(ram_reg_2[6]),
        .O(ADDRARDADDR[6]));
  LUT6 #(
    .INIT(64'h202F202F202F2F20)) 
    ram_reg_i_6__2
       (.I0(ram_reg_3[5]),
        .I1(\ib_0_i_i_reg_5876_reg[5] ),
        .I2(\ap_CS_fsm_reg[5] ),
        .I3(Q),
        .I4(exitcond2_i_fu_6254_p2),
        .I5(ram_reg_2[5]),
        .O(ADDRARDADDR[5]));
  LUT5 #(
    .INIT(32'h8080BF80)) 
    ram_reg_i_7__2
       (.I0(ADDRBWRADDR[4]),
        .I1(ram_reg_4[1]),
        .I2(ap_enable_reg_pp2_iter0),
        .I3(ram_reg_2[4]),
        .I4(exitcond2_i_fu_6254_p2),
        .O(ADDRARDADDR[4]));
  LUT5 #(
    .INIT(32'h8080BF80)) 
    ram_reg_i_8__2
       (.I0(ADDRBWRADDR[3]),
        .I1(ram_reg_4[1]),
        .I2(ap_enable_reg_pp2_iter0),
        .I3(ram_reg_2[3]),
        .I4(exitcond2_i_fu_6254_p2),
        .O(ADDRARDADDR[3]));
  LUT5 #(
    .INIT(32'h8080BF80)) 
    ram_reg_i_9__7
       (.I0(ADDRBWRADDR[2]),
        .I1(ram_reg_4[1]),
        .I2(ap_enable_reg_pp2_iter0),
        .I3(ram_reg_2[2]),
        .I4(exitcond2_i_fu_6254_p2),
        .O(ADDRARDADDR[2]));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_5_reg_8512[6]_i_1 
       (.I0(ram_reg_3[6]),
        .I1(\ib_0_i_i_reg_5876_reg[5] ),
        .O(ib_0_i_i_mid2_fu_6444_p3));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_256
   (DOADO,
    ram_reg_0,
    ap_clk,
    b_13_ce0,
    ram_reg_1,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    ram_reg_2,
    ram_reg_3,
    INPUT_STREAM_data_V_0_sel2429_out);
  output [7:0]DOADO;
  output [7:0]ram_reg_0;
  input ap_clk;
  input b_13_ce0;
  input ram_reg_1;
  input [8:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg_2;
  input ram_reg_3;
  input INPUT_STREAM_data_V_0_sel2429_out;

  wire [8:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire INPUT_STREAM_data_V_0_sel2429_out;
  wire ap_clk;
  wire b_13_ce0;
  wire b_63_we0;
  wire [7:0]ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_3;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2560" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],ram_reg_0}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(b_13_ce0),
        .ENBWREN(ram_reg_1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({b_63_we0,b_63_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_1__60
       (.I0(ram_reg_2),
        .I1(ram_reg_3),
        .I2(INPUT_STREAM_data_V_0_sel2429_out),
        .O(b_63_we0));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_257
   (DOADO,
    ram_reg_0,
    ap_enable_reg_pp2_iter1_reg,
    ap_clk,
    b_0_ce0,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    ram_reg_1,
    ram_reg_2,
    INPUT_STREAM_data_V_0_sel2429_out,
    ap_enable_reg_pp2_iter1,
    ram_reg_3);
  output [7:0]DOADO;
  output [7:0]ram_reg_0;
  output ap_enable_reg_pp2_iter1_reg;
  input ap_clk;
  input b_0_ce0;
  input [8:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg_1;
  input ram_reg_2;
  input INPUT_STREAM_data_V_0_sel2429_out;
  input ap_enable_reg_pp2_iter1;
  input [0:0]ram_reg_3;

  wire [8:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire INPUT_STREAM_data_V_0_sel2429_out;
  wire ap_clk;
  wire ap_enable_reg_pp2_iter1;
  wire ap_enable_reg_pp2_iter1_reg;
  wire b_0_ce0;
  wire b_62_we0;
  wire [7:0]ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire [0:0]ram_reg_3;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2560" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],ram_reg_0}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(b_0_ce0),
        .ENBWREN(ap_enable_reg_pp2_iter1_reg),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({b_62_we0,b_62_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_1__61
       (.I0(ram_reg_1),
        .I1(ram_reg_2),
        .I2(INPUT_STREAM_data_V_0_sel2429_out),
        .O(b_62_we0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_2__47
       (.I0(ap_enable_reg_pp2_iter1),
        .I1(ram_reg_3),
        .O(ap_enable_reg_pp2_iter1_reg));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_258
   (ram_reg_0,
    ram_reg_1,
    ap_clk,
    b_0_ce0,
    a_0_ce1,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    ram_reg_2,
    ram_reg_3,
    INPUT_STREAM_data_V_0_sel2429_out);
  output [7:0]ram_reg_0;
  output [7:0]ram_reg_1;
  input ap_clk;
  input b_0_ce0;
  input a_0_ce1;
  input [8:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg_2;
  input ram_reg_3;
  input INPUT_STREAM_data_V_0_sel2429_out;

  wire [8:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire INPUT_STREAM_data_V_0_sel2429_out;
  wire a_0_ce1;
  wire ap_clk;
  wire b_0_ce0;
  wire b_61_we0;
  wire [7:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_3;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2560" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],ram_reg_0}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],ram_reg_1}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(b_0_ce0),
        .ENBWREN(a_0_ce1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({b_61_we0,b_61_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_1__62
       (.I0(ram_reg_2),
        .I1(ram_reg_3),
        .I2(INPUT_STREAM_data_V_0_sel2429_out),
        .O(b_61_we0));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_259
   (ram_reg_0,
    DOBDO,
    ap_clk,
    b_0_ce0,
    a_0_ce1,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    ram_reg_1,
    ram_reg_2,
    INPUT_STREAM_data_V_0_sel2429_out);
  output [7:0]ram_reg_0;
  output [7:0]DOBDO;
  input ap_clk;
  input b_0_ce0;
  input a_0_ce1;
  input [8:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg_1;
  input ram_reg_2;
  input INPUT_STREAM_data_V_0_sel2429_out;

  wire [8:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2429_out;
  wire a_0_ce1;
  wire ap_clk;
  wire b_0_ce0;
  wire b_60_we0;
  wire [7:0]ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2560" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],ram_reg_0}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(b_0_ce0),
        .ENBWREN(a_0_ce1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({b_60_we0,b_60_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_1__63
       (.I0(ram_reg_1),
        .I1(ram_reg_2),
        .I2(INPUT_STREAM_data_V_0_sel2429_out),
        .O(b_60_we0));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_260
   (ram_reg_0,
    DOBDO,
    ap_clk,
    b_0_ce0,
    a_0_ce1,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    ram_reg_1,
    ram_reg_2,
    INPUT_STREAM_data_V_0_sel2429_out);
  output [7:0]ram_reg_0;
  output [7:0]DOBDO;
  input ap_clk;
  input b_0_ce0;
  input a_0_ce1;
  input [8:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg_1;
  input ram_reg_2;
  input INPUT_STREAM_data_V_0_sel2429_out;

  wire [8:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2429_out;
  wire a_0_ce1;
  wire ap_clk;
  wire b_0_ce0;
  wire b_5_we0;
  wire [7:0]ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2560" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],ram_reg_0}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(b_0_ce0),
        .ENBWREN(a_0_ce1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({b_5_we0,b_5_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_1__106
       (.I0(ram_reg_1),
        .I1(ram_reg_2),
        .I2(INPUT_STREAM_data_V_0_sel2429_out),
        .O(b_5_we0));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_261
   (ram_reg_0,
    DOBDO,
    ap_clk,
    b_13_ce0,
    a_12_ce1,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    ram_reg_1,
    ram_reg_2,
    INPUT_STREAM_data_V_0_sel2429_out);
  output [7:0]ram_reg_0;
  output [7:0]DOBDO;
  input ap_clk;
  input b_13_ce0;
  input a_12_ce1;
  input [8:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg_1;
  input ram_reg_2;
  input INPUT_STREAM_data_V_0_sel2429_out;

  wire [8:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2429_out;
  wire a_12_ce1;
  wire ap_clk;
  wire b_13_ce0;
  wire b_59_we0;
  wire [7:0]ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2560" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],ram_reg_0}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(b_13_ce0),
        .ENBWREN(a_12_ce1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({b_59_we0,b_59_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_1__110
       (.I0(ram_reg_1),
        .I1(ram_reg_2),
        .I2(INPUT_STREAM_data_V_0_sel2429_out),
        .O(b_59_we0));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_262
   (DOADO,
    DOBDO,
    ap_clk,
    b_13_ce0,
    a_12_ce1,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    ram_reg_0,
    ram_reg_1,
    INPUT_STREAM_data_V_0_sel2429_out);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  input ap_clk;
  input b_13_ce0;
  input a_12_ce1;
  input [8:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg_0;
  input ram_reg_1;
  input INPUT_STREAM_data_V_0_sel2429_out;

  wire [8:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2429_out;
  wire a_12_ce1;
  wire ap_clk;
  wire b_13_ce0;
  wire b_58_we0;
  wire ram_reg_0;
  wire ram_reg_1;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2560" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(b_13_ce0),
        .ENBWREN(a_12_ce1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({b_58_we0,b_58_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_1__64
       (.I0(ram_reg_0),
        .I1(ram_reg_1),
        .I2(INPUT_STREAM_data_V_0_sel2429_out),
        .O(b_58_we0));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_263
   (DOADO,
    DOBDO,
    ap_clk,
    b_13_ce0,
    a_12_ce1,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    ram_reg_0,
    ram_reg_1,
    INPUT_STREAM_data_V_0_sel2429_out);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  input ap_clk;
  input b_13_ce0;
  input a_12_ce1;
  input [8:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg_0;
  input ram_reg_1;
  input INPUT_STREAM_data_V_0_sel2429_out;

  wire [8:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2429_out;
  wire a_12_ce1;
  wire ap_clk;
  wire b_13_ce0;
  wire b_57_we0;
  wire ram_reg_0;
  wire ram_reg_1;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2560" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(b_13_ce0),
        .ENBWREN(a_12_ce1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({b_57_we0,b_57_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_1__65
       (.I0(ram_reg_0),
        .I1(ram_reg_1),
        .I2(INPUT_STREAM_data_V_0_sel2429_out),
        .O(b_57_we0));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_264
   (ram_reg_0,
    ram_reg_1,
    ap_clk,
    b_13_ce0,
    a_12_ce1,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    ram_reg_2,
    ram_reg_3,
    INPUT_STREAM_data_V_0_sel2429_out);
  output [7:0]ram_reg_0;
  output [7:0]ram_reg_1;
  input ap_clk;
  input b_13_ce0;
  input a_12_ce1;
  input [8:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg_2;
  input ram_reg_3;
  input INPUT_STREAM_data_V_0_sel2429_out;

  wire [8:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire INPUT_STREAM_data_V_0_sel2429_out;
  wire a_12_ce1;
  wire ap_clk;
  wire b_13_ce0;
  wire b_56_we0;
  wire [7:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_3;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2560" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],ram_reg_0}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],ram_reg_1}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(b_13_ce0),
        .ENBWREN(a_12_ce1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({b_56_we0,b_56_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_1__68
       (.I0(ram_reg_2),
        .I1(ram_reg_3),
        .I2(INPUT_STREAM_data_V_0_sel2429_out),
        .O(b_56_we0));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_265
   (ram_reg_0,
    DOBDO,
    ap_clk,
    b_13_ce0,
    a_12_ce1,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    ram_reg_1,
    ram_reg_2,
    INPUT_STREAM_data_V_0_sel2429_out);
  output [7:0]ram_reg_0;
  output [7:0]DOBDO;
  input ap_clk;
  input b_13_ce0;
  input a_12_ce1;
  input [8:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg_1;
  input ram_reg_2;
  input INPUT_STREAM_data_V_0_sel2429_out;

  wire [8:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2429_out;
  wire a_12_ce1;
  wire ap_clk;
  wire b_13_ce0;
  wire b_55_we0;
  wire [7:0]ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2560" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],ram_reg_0}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(b_13_ce0),
        .ENBWREN(a_12_ce1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({b_55_we0,b_55_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_1__69
       (.I0(ram_reg_1),
        .I1(ram_reg_2),
        .I2(INPUT_STREAM_data_V_0_sel2429_out),
        .O(b_55_we0));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_266
   (ram_reg_0,
    DOBDO,
    ap_clk,
    b_13_ce0,
    a_12_ce1,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    ram_reg_1,
    ram_reg_2,
    INPUT_STREAM_data_V_0_sel2429_out);
  output [7:0]ram_reg_0;
  output [7:0]DOBDO;
  input ap_clk;
  input b_13_ce0;
  input a_12_ce1;
  input [8:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg_1;
  input ram_reg_2;
  input INPUT_STREAM_data_V_0_sel2429_out;

  wire [8:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2429_out;
  wire a_12_ce1;
  wire ap_clk;
  wire b_13_ce0;
  wire b_54_we0;
  wire [7:0]ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2560" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],ram_reg_0}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(b_13_ce0),
        .ENBWREN(a_12_ce1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({b_54_we0,b_54_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_1__111
       (.I0(ram_reg_1),
        .I1(ram_reg_2),
        .I2(INPUT_STREAM_data_V_0_sel2429_out),
        .O(b_54_we0));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_267
   (DOADO,
    DOBDO,
    ap_clk,
    b_13_ce0,
    a_12_ce1,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    ram_reg_0,
    ram_reg_1,
    INPUT_STREAM_data_V_0_sel2429_out);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  input ap_clk;
  input b_13_ce0;
  input a_12_ce1;
  input [8:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg_0;
  input ram_reg_1;
  input INPUT_STREAM_data_V_0_sel2429_out;

  wire [8:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2429_out;
  wire a_12_ce1;
  wire ap_clk;
  wire b_13_ce0;
  wire b_53_we0;
  wire ram_reg_0;
  wire ram_reg_1;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2560" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(b_13_ce0),
        .ENBWREN(a_12_ce1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({b_53_we0,b_53_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_1__66
       (.I0(ram_reg_0),
        .I1(ram_reg_1),
        .I2(INPUT_STREAM_data_V_0_sel2429_out),
        .O(b_53_we0));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_268
   (DOADO,
    DOBDO,
    ap_clk,
    b_13_ce0,
    a_12_ce1,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    ram_reg_0,
    ram_reg_1,
    INPUT_STREAM_data_V_0_sel2429_out);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  input ap_clk;
  input b_13_ce0;
  input a_12_ce1;
  input [8:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg_0;
  input ram_reg_1;
  input INPUT_STREAM_data_V_0_sel2429_out;

  wire [8:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2429_out;
  wire a_12_ce1;
  wire ap_clk;
  wire b_13_ce0;
  wire b_52_we0;
  wire ram_reg_0;
  wire ram_reg_1;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2560" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(b_13_ce0),
        .ENBWREN(a_12_ce1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({b_52_we0,b_52_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_1__67
       (.I0(ram_reg_0),
        .I1(ram_reg_1),
        .I2(INPUT_STREAM_data_V_0_sel2429_out),
        .O(b_52_we0));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_269
   (ram_reg_0,
    ram_reg_1,
    ap_clk,
    b_13_ce0,
    a_12_ce1,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    ram_reg_2,
    ram_reg_3,
    INPUT_STREAM_data_V_0_sel2429_out);
  output [7:0]ram_reg_0;
  output [7:0]ram_reg_1;
  input ap_clk;
  input b_13_ce0;
  input a_12_ce1;
  input [8:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg_2;
  input ram_reg_3;
  input INPUT_STREAM_data_V_0_sel2429_out;

  wire [8:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire INPUT_STREAM_data_V_0_sel2429_out;
  wire a_12_ce1;
  wire ap_clk;
  wire b_13_ce0;
  wire b_51_we0;
  wire [7:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_3;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2560" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],ram_reg_0}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],ram_reg_1}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(b_13_ce0),
        .ENBWREN(a_12_ce1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({b_51_we0,b_51_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_1__74
       (.I0(ram_reg_2),
        .I1(ram_reg_3),
        .I2(INPUT_STREAM_data_V_0_sel2429_out),
        .O(b_51_we0));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_270
   (ram_reg_0,
    DOBDO,
    DIADI,
    ap_clk,
    b_13_ce0,
    a_12_ce1,
    ADDRARDADDR,
    ADDRBWRADDR,
    ram_reg_1,
    ram_reg_2,
    INPUT_STREAM_data_V_0_sel2429_out,
    ram_reg_3,
    ram_reg_4,
    INPUT_STREAM_data_V_0_sel);
  output [7:0]ram_reg_0;
  output [7:0]DOBDO;
  output [7:0]DIADI;
  input ap_clk;
  input b_13_ce0;
  input a_12_ce1;
  input [8:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input ram_reg_1;
  input ram_reg_2;
  input INPUT_STREAM_data_V_0_sel2429_out;
  input [7:0]ram_reg_3;
  input [7:0]ram_reg_4;
  input INPUT_STREAM_data_V_0_sel;

  wire [8:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel;
  wire INPUT_STREAM_data_V_0_sel2429_out;
  wire a_12_ce1;
  wire ap_clk;
  wire b_13_ce0;
  wire b_50_we0;
  wire [7:0]ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire [7:0]ram_reg_3;
  wire [7:0]ram_reg_4;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2560" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],ram_reg_0}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(b_13_ce0),
        .ENBWREN(a_12_ce1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({b_50_we0,b_50_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_1__129
       (.I0(ram_reg_3[7]),
        .I1(ram_reg_4[7]),
        .I2(INPUT_STREAM_data_V_0_sel),
        .O(DIADI[7]));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_1__75
       (.I0(ram_reg_1),
        .I1(ram_reg_2),
        .I2(INPUT_STREAM_data_V_0_sel2429_out),
        .O(b_50_we0));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_2__50
       (.I0(ram_reg_3[6]),
        .I1(ram_reg_4[6]),
        .I2(INPUT_STREAM_data_V_0_sel),
        .O(DIADI[6]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_3__13
       (.I0(ram_reg_3[5]),
        .I1(ram_reg_4[5]),
        .I2(INPUT_STREAM_data_V_0_sel),
        .O(DIADI[5]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_4__6
       (.I0(ram_reg_3[4]),
        .I1(ram_reg_4[4]),
        .I2(INPUT_STREAM_data_V_0_sel),
        .O(DIADI[4]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_5__5
       (.I0(ram_reg_3[3]),
        .I1(ram_reg_4[3]),
        .I2(INPUT_STREAM_data_V_0_sel),
        .O(DIADI[3]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_6__7
       (.I0(ram_reg_3[2]),
        .I1(ram_reg_4[2]),
        .I2(INPUT_STREAM_data_V_0_sel),
        .O(DIADI[2]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_7__7
       (.I0(ram_reg_3[1]),
        .I1(ram_reg_4[1]),
        .I2(INPUT_STREAM_data_V_0_sel),
        .O(DIADI[1]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_8__6
       (.I0(ram_reg_3[0]),
        .I1(ram_reg_4[0]),
        .I2(INPUT_STREAM_data_V_0_sel),
        .O(DIADI[0]));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_271
   (ram_reg_0,
    DOBDO,
    ap_clk,
    b_0_ce0,
    a_0_ce1,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    ram_reg_1,
    ram_reg_2,
    INPUT_STREAM_data_V_0_sel2429_out);
  output [7:0]ram_reg_0;
  output [7:0]DOBDO;
  input ap_clk;
  input b_0_ce0;
  input a_0_ce1;
  input [8:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg_1;
  input ram_reg_2;
  input INPUT_STREAM_data_V_0_sel2429_out;

  wire [8:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2429_out;
  wire a_0_ce1;
  wire ap_clk;
  wire b_0_ce0;
  wire b_4_we0;
  wire [7:0]ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2560" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],ram_reg_0}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(b_0_ce0),
        .ENBWREN(a_0_ce1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({b_4_we0,b_4_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_1__120
       (.I0(ram_reg_1),
        .I1(ram_reg_2),
        .I2(INPUT_STREAM_data_V_0_sel2429_out),
        .O(b_4_we0));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_272
   (ram_reg_0,
    DOBDO,
    ap_clk,
    b_13_ce0,
    a_12_ce1,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    ram_reg_1,
    ram_reg_2,
    INPUT_STREAM_data_V_0_sel2429_out);
  output [7:0]ram_reg_0;
  output [7:0]DOBDO;
  input ap_clk;
  input b_13_ce0;
  input a_12_ce1;
  input [8:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg_1;
  input ram_reg_2;
  input INPUT_STREAM_data_V_0_sel2429_out;

  wire [8:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2429_out;
  wire a_12_ce1;
  wire ap_clk;
  wire b_13_ce0;
  wire b_49_we0;
  wire [7:0]ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2560" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],ram_reg_0}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(b_13_ce0),
        .ENBWREN(a_12_ce1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({b_49_we0,b_49_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_1__112
       (.I0(ram_reg_1),
        .I1(ram_reg_2),
        .I2(INPUT_STREAM_data_V_0_sel2429_out),
        .O(b_49_we0));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_273
   (DOADO,
    ram_reg_0,
    ap_clk,
    b_13_ce0,
    a_12_ce1,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    ram_reg_1,
    ram_reg_2,
    INPUT_STREAM_data_V_0_sel2429_out);
  output [7:0]DOADO;
  output [7:0]ram_reg_0;
  input ap_clk;
  input b_13_ce0;
  input a_12_ce1;
  input [8:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg_1;
  input ram_reg_2;
  input INPUT_STREAM_data_V_0_sel2429_out;

  wire [8:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire INPUT_STREAM_data_V_0_sel2429_out;
  wire a_12_ce1;
  wire ap_clk;
  wire b_13_ce0;
  wire b_48_we0;
  wire [7:0]ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2560" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],ram_reg_0}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(b_13_ce0),
        .ENBWREN(a_12_ce1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({b_48_we0,b_48_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_1__70
       (.I0(ram_reg_1),
        .I1(ram_reg_2),
        .I2(INPUT_STREAM_data_V_0_sel2429_out),
        .O(b_48_we0));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_274
   (DOADO,
    ram_reg_0,
    ap_clk,
    b_13_ce0,
    a_12_ce1,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    ram_reg_1,
    ram_reg_2,
    INPUT_STREAM_data_V_0_sel2429_out);
  output [7:0]DOADO;
  output [7:0]ram_reg_0;
  input ap_clk;
  input b_13_ce0;
  input a_12_ce1;
  input [8:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg_1;
  input ram_reg_2;
  input INPUT_STREAM_data_V_0_sel2429_out;

  wire [8:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire INPUT_STREAM_data_V_0_sel2429_out;
  wire a_12_ce1;
  wire ap_clk;
  wire b_13_ce0;
  wire b_47_we0;
  wire [7:0]ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2560" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],ram_reg_0}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(b_13_ce0),
        .ENBWREN(a_12_ce1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({b_47_we0,b_47_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_1__71
       (.I0(ram_reg_1),
        .I1(ram_reg_2),
        .I2(INPUT_STREAM_data_V_0_sel2429_out),
        .O(b_47_we0));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_275
   (ram_reg_0,
    ram_reg_1,
    ap_clk,
    b_13_ce0,
    a_12_ce1,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    ram_reg_2,
    ram_reg_3,
    INPUT_STREAM_data_V_0_sel2429_out);
  output [7:0]ram_reg_0;
  output [7:0]ram_reg_1;
  input ap_clk;
  input b_13_ce0;
  input a_12_ce1;
  input [8:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg_2;
  input ram_reg_3;
  input INPUT_STREAM_data_V_0_sel2429_out;

  wire [8:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire INPUT_STREAM_data_V_0_sel2429_out;
  wire a_12_ce1;
  wire ap_clk;
  wire b_13_ce0;
  wire b_46_we0;
  wire [7:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_3;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2560" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],ram_reg_0}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],ram_reg_1}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(b_13_ce0),
        .ENBWREN(a_12_ce1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({b_46_we0,b_46_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_1__72
       (.I0(ram_reg_2),
        .I1(ram_reg_3),
        .I2(INPUT_STREAM_data_V_0_sel2429_out),
        .O(b_46_we0));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_276
   (ram_reg_0,
    DOBDO,
    ap_clk,
    b_13_ce0,
    a_12_ce1,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    ram_reg_1,
    ram_reg_2,
    INPUT_STREAM_data_V_0_sel2429_out);
  output [7:0]ram_reg_0;
  output [7:0]DOBDO;
  input ap_clk;
  input b_13_ce0;
  input a_12_ce1;
  input [8:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg_1;
  input ram_reg_2;
  input INPUT_STREAM_data_V_0_sel2429_out;

  wire [8:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2429_out;
  wire a_12_ce1;
  wire ap_clk;
  wire b_13_ce0;
  wire b_45_we0;
  wire [7:0]ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2560" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],ram_reg_0}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(b_13_ce0),
        .ENBWREN(a_12_ce1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({b_45_we0,b_45_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_1__73
       (.I0(ram_reg_1),
        .I1(ram_reg_2),
        .I2(INPUT_STREAM_data_V_0_sel2429_out),
        .O(b_45_we0));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_277
   (DOADO,
    DOBDO,
    ap_clk,
    b_0_ce0,
    a_0_ce1,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    ram_reg_0,
    ram_reg_1,
    INPUT_STREAM_data_V_0_sel2429_out);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  input ap_clk;
  input b_0_ce0;
  input a_0_ce1;
  input [8:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg_0;
  input ram_reg_1;
  input INPUT_STREAM_data_V_0_sel2429_out;

  wire [8:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2429_out;
  wire a_0_ce1;
  wire ap_clk;
  wire b_0_ce0;
  wire b_44_we0;
  wire ram_reg_0;
  wire ram_reg_1;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2560" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(b_0_ce0),
        .ENBWREN(a_0_ce1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({b_44_we0,b_44_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_1__113
       (.I0(ram_reg_0),
        .I1(ram_reg_1),
        .I2(INPUT_STREAM_data_V_0_sel2429_out),
        .O(b_44_we0));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_278
   (DOADO,
    ram_reg_0,
    ap_clk,
    b_13_ce0,
    ram_reg_1,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    ram_reg_2,
    ram_reg_3,
    INPUT_STREAM_data_V_0_sel2429_out);
  output [7:0]DOADO;
  output [7:0]ram_reg_0;
  input ap_clk;
  input b_13_ce0;
  input ram_reg_1;
  input [8:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg_2;
  input ram_reg_3;
  input INPUT_STREAM_data_V_0_sel2429_out;

  wire [8:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire INPUT_STREAM_data_V_0_sel2429_out;
  wire ap_clk;
  wire b_13_ce0;
  wire b_43_we0;
  wire [7:0]ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_3;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2560" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],ram_reg_0}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(b_13_ce0),
        .ENBWREN(ram_reg_1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({b_43_we0,b_43_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_1__76
       (.I0(ram_reg_2),
        .I1(ram_reg_3),
        .I2(INPUT_STREAM_data_V_0_sel2429_out),
        .O(b_43_we0));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_279
   (DOADO,
    ram_reg_0,
    ap_clk,
    b_0_ce0,
    ram_reg_1,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    ram_reg_2,
    ram_reg_3,
    INPUT_STREAM_data_V_0_sel2429_out);
  output [7:0]DOADO;
  output [7:0]ram_reg_0;
  input ap_clk;
  input b_0_ce0;
  input ram_reg_1;
  input [8:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg_2;
  input ram_reg_3;
  input INPUT_STREAM_data_V_0_sel2429_out;

  wire [8:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire INPUT_STREAM_data_V_0_sel2429_out;
  wire ap_clk;
  wire b_0_ce0;
  wire b_42_we0;
  wire [7:0]ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_3;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2560" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],ram_reg_0}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(b_0_ce0),
        .ENBWREN(ram_reg_1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({b_42_we0,b_42_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_1__77
       (.I0(ram_reg_2),
        .I1(ram_reg_3),
        .I2(INPUT_STREAM_data_V_0_sel2429_out),
        .O(b_42_we0));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_280
   (ram_reg_0,
    ram_reg_1,
    ap_clk,
    b_0_ce0,
    a_0_ce1,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    ram_reg_2,
    ram_reg_3,
    INPUT_STREAM_data_V_0_sel2429_out);
  output [7:0]ram_reg_0;
  output [7:0]ram_reg_1;
  input ap_clk;
  input b_0_ce0;
  input a_0_ce1;
  input [8:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg_2;
  input ram_reg_3;
  input INPUT_STREAM_data_V_0_sel2429_out;

  wire [8:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire INPUT_STREAM_data_V_0_sel2429_out;
  wire a_0_ce1;
  wire ap_clk;
  wire b_0_ce0;
  wire b_41_we0;
  wire [7:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_3;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2560" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],ram_reg_0}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],ram_reg_1}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(b_0_ce0),
        .ENBWREN(a_0_ce1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({b_41_we0,b_41_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_1__78
       (.I0(ram_reg_2),
        .I1(ram_reg_3),
        .I2(INPUT_STREAM_data_V_0_sel2429_out),
        .O(b_41_we0));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_281
   (ram_reg_0,
    DOBDO,
    ap_clk,
    b_0_ce0,
    a_0_ce1,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    ram_reg_1,
    ram_reg_2,
    INPUT_STREAM_data_V_0_sel2429_out);
  output [7:0]ram_reg_0;
  output [7:0]DOBDO;
  input ap_clk;
  input b_0_ce0;
  input a_0_ce1;
  input [8:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg_1;
  input ram_reg_2;
  input INPUT_STREAM_data_V_0_sel2429_out;

  wire [8:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2429_out;
  wire a_0_ce1;
  wire ap_clk;
  wire b_0_ce0;
  wire b_40_we0;
  wire [7:0]ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2560" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],ram_reg_0}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(b_0_ce0),
        .ENBWREN(a_0_ce1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({b_40_we0,b_40_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_1__79
       (.I0(ram_reg_1),
        .I1(ram_reg_2),
        .I2(INPUT_STREAM_data_V_0_sel2429_out),
        .O(b_40_we0));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_282
   (DOADO,
    DOBDO,
    ap_clk,
    b_0_ce0,
    a_0_ce1,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    ram_reg_0,
    ram_reg_1,
    INPUT_STREAM_data_V_0_sel2429_out);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  input ap_clk;
  input b_0_ce0;
  input a_0_ce1;
  input [8:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg_0;
  input ram_reg_1;
  input INPUT_STREAM_data_V_0_sel2429_out;

  wire [8:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2429_out;
  wire a_0_ce1;
  wire ap_clk;
  wire b_0_ce0;
  wire b_3_we0;
  wire ram_reg_0;
  wire ram_reg_1;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2560" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(b_0_ce0),
        .ENBWREN(a_0_ce1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({b_3_we0,b_3_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_1__101
       (.I0(ram_reg_0),
        .I1(ram_reg_1),
        .I2(INPUT_STREAM_data_V_0_sel2429_out),
        .O(b_3_we0));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_283
   (ram_reg_0,
    DOBDO,
    ap_clk,
    b_13_ce0,
    a_12_ce1,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    ram_reg_1,
    ram_reg_2,
    INPUT_STREAM_data_V_0_sel2429_out);
  output [7:0]ram_reg_0;
  output [7:0]DOBDO;
  input ap_clk;
  input b_13_ce0;
  input a_12_ce1;
  input [8:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg_1;
  input ram_reg_2;
  input INPUT_STREAM_data_V_0_sel2429_out;

  wire [8:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2429_out;
  wire a_12_ce1;
  wire ap_clk;
  wire b_13_ce0;
  wire b_39_we0;
  wire [7:0]ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2560" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],ram_reg_0}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(b_13_ce0),
        .ENBWREN(a_12_ce1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({b_39_we0,b_39_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_1__114
       (.I0(ram_reg_1),
        .I1(ram_reg_2),
        .I2(INPUT_STREAM_data_V_0_sel2429_out),
        .O(b_39_we0));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_284
   (DOADO,
    ram_reg_0,
    ap_clk,
    b_13_ce0,
    a_12_ce1,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    ram_reg_1,
    ram_reg_2,
    INPUT_STREAM_data_V_0_sel2429_out);
  output [7:0]DOADO;
  output [7:0]ram_reg_0;
  input ap_clk;
  input b_13_ce0;
  input a_12_ce1;
  input [8:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg_1;
  input ram_reg_2;
  input INPUT_STREAM_data_V_0_sel2429_out;

  wire [8:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire INPUT_STREAM_data_V_0_sel2429_out;
  wire a_12_ce1;
  wire ap_clk;
  wire b_13_ce0;
  wire b_38_we0;
  wire [7:0]ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2560" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],ram_reg_0}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(b_13_ce0),
        .ENBWREN(a_12_ce1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({b_38_we0,b_38_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_1__80
       (.I0(ram_reg_1),
        .I1(ram_reg_2),
        .I2(INPUT_STREAM_data_V_0_sel2429_out),
        .O(b_38_we0));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_285
   (DOADO,
    ram_reg_0,
    ap_clk,
    b_13_ce0,
    a_12_ce1,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    ram_reg_1,
    ram_reg_2,
    INPUT_STREAM_data_V_0_sel2429_out);
  output [7:0]DOADO;
  output [7:0]ram_reg_0;
  input ap_clk;
  input b_13_ce0;
  input a_12_ce1;
  input [8:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg_1;
  input ram_reg_2;
  input INPUT_STREAM_data_V_0_sel2429_out;

  wire [8:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire INPUT_STREAM_data_V_0_sel2429_out;
  wire a_12_ce1;
  wire ap_clk;
  wire b_13_ce0;
  wire b_37_we0;
  wire [7:0]ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2560" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],ram_reg_0}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(b_13_ce0),
        .ENBWREN(a_12_ce1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({b_37_we0,b_37_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_1__81
       (.I0(ram_reg_1),
        .I1(ram_reg_2),
        .I2(INPUT_STREAM_data_V_0_sel2429_out),
        .O(b_37_we0));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_286
   (ram_reg_0,
    ram_reg_1,
    ap_clk,
    b_13_ce0,
    a_12_ce1,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    ram_reg_2,
    ram_reg_3,
    INPUT_STREAM_data_V_0_sel2429_out);
  output [7:0]ram_reg_0;
  output [7:0]ram_reg_1;
  input ap_clk;
  input b_13_ce0;
  input a_12_ce1;
  input [8:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg_2;
  input ram_reg_3;
  input INPUT_STREAM_data_V_0_sel2429_out;

  wire [8:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire INPUT_STREAM_data_V_0_sel2429_out;
  wire a_12_ce1;
  wire ap_clk;
  wire b_13_ce0;
  wire b_36_we0;
  wire [7:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_3;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2560" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],ram_reg_0}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],ram_reg_1}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(b_13_ce0),
        .ENBWREN(a_12_ce1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({b_36_we0,b_36_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_1__82
       (.I0(ram_reg_2),
        .I1(ram_reg_3),
        .I2(INPUT_STREAM_data_V_0_sel2429_out),
        .O(b_36_we0));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_287
   (ram_reg_0,
    DOBDO,
    DIADI,
    ap_clk,
    b_13_ce0,
    a_12_ce1,
    ADDRARDADDR,
    ADDRBWRADDR,
    ram_reg_1,
    ram_reg_2,
    INPUT_STREAM_data_V_0_sel2429_out,
    ram_reg_3,
    ram_reg_4,
    INPUT_STREAM_data_V_0_sel);
  output [7:0]ram_reg_0;
  output [7:0]DOBDO;
  output [7:0]DIADI;
  input ap_clk;
  input b_13_ce0;
  input a_12_ce1;
  input [8:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input ram_reg_1;
  input ram_reg_2;
  input INPUT_STREAM_data_V_0_sel2429_out;
  input [7:0]ram_reg_3;
  input [7:0]ram_reg_4;
  input INPUT_STREAM_data_V_0_sel;

  wire [8:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel;
  wire INPUT_STREAM_data_V_0_sel2429_out;
  wire a_12_ce1;
  wire ap_clk;
  wire b_13_ce0;
  wire b_35_we0;
  wire [7:0]ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire [7:0]ram_reg_3;
  wire [7:0]ram_reg_4;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2560" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],ram_reg_0}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(b_13_ce0),
        .ENBWREN(a_12_ce1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({b_35_we0,b_35_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_1__130
       (.I0(ram_reg_3[7]),
        .I1(ram_reg_4[7]),
        .I2(INPUT_STREAM_data_V_0_sel),
        .O(DIADI[7]));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_1__83
       (.I0(ram_reg_1),
        .I1(ram_reg_2),
        .I2(INPUT_STREAM_data_V_0_sel2429_out),
        .O(b_35_we0));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_2__51
       (.I0(ram_reg_3[6]),
        .I1(ram_reg_4[6]),
        .I2(INPUT_STREAM_data_V_0_sel),
        .O(DIADI[6]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_3__14
       (.I0(ram_reg_3[5]),
        .I1(ram_reg_4[5]),
        .I2(INPUT_STREAM_data_V_0_sel),
        .O(DIADI[5]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_4__7
       (.I0(ram_reg_3[4]),
        .I1(ram_reg_4[4]),
        .I2(INPUT_STREAM_data_V_0_sel),
        .O(DIADI[4]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_5__6
       (.I0(ram_reg_3[3]),
        .I1(ram_reg_4[3]),
        .I2(INPUT_STREAM_data_V_0_sel),
        .O(DIADI[3]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_6__8
       (.I0(ram_reg_3[2]),
        .I1(ram_reg_4[2]),
        .I2(INPUT_STREAM_data_V_0_sel),
        .O(DIADI[2]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_7__8
       (.I0(ram_reg_3[1]),
        .I1(ram_reg_4[1]),
        .I2(INPUT_STREAM_data_V_0_sel),
        .O(DIADI[1]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_8__7
       (.I0(ram_reg_3[0]),
        .I1(ram_reg_4[0]),
        .I2(INPUT_STREAM_data_V_0_sel),
        .O(DIADI[0]));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_288
   (DOADO,
    DOBDO,
    ap_clk,
    b_0_ce0,
    a_0_ce1,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    ram_reg_0,
    ram_reg_1,
    INPUT_STREAM_data_V_0_sel2429_out);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  input ap_clk;
  input b_0_ce0;
  input a_0_ce1;
  input [8:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg_0;
  input ram_reg_1;
  input INPUT_STREAM_data_V_0_sel2429_out;

  wire [8:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2429_out;
  wire a_0_ce1;
  wire ap_clk;
  wire b_0_ce0;
  wire b_34_we0;
  wire ram_reg_0;
  wire ram_reg_1;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2560" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(b_0_ce0),
        .ENBWREN(a_0_ce1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({b_34_we0,b_34_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_1__116
       (.I0(ram_reg_0),
        .I1(ram_reg_1),
        .I2(INPUT_STREAM_data_V_0_sel2429_out),
        .O(b_34_we0));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_289
   (DOADO,
    ram_reg_0,
    ap_clk,
    b_13_ce0,
    ram_reg_1,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    ram_reg_2,
    ram_reg_3,
    INPUT_STREAM_data_V_0_sel2429_out);
  output [7:0]DOADO;
  output [7:0]ram_reg_0;
  input ap_clk;
  input b_13_ce0;
  input ram_reg_1;
  input [8:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg_2;
  input ram_reg_3;
  input INPUT_STREAM_data_V_0_sel2429_out;

  wire [8:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire INPUT_STREAM_data_V_0_sel2429_out;
  wire ap_clk;
  wire b_13_ce0;
  wire b_33_we0;
  wire [7:0]ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_3;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2560" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],ram_reg_0}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(b_13_ce0),
        .ENBWREN(ram_reg_1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({b_33_we0,b_33_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_1__87
       (.I0(ram_reg_2),
        .I1(ram_reg_3),
        .I2(INPUT_STREAM_data_V_0_sel2429_out),
        .O(b_33_we0));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_290
   (DOADO,
    ram_reg_0,
    ap_clk,
    b_0_ce0,
    ram_reg_1,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    ram_reg_2,
    ram_reg_3,
    INPUT_STREAM_data_V_0_sel2429_out);
  output [7:0]DOADO;
  output [7:0]ram_reg_0;
  input ap_clk;
  input b_0_ce0;
  input ram_reg_1;
  input [8:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg_2;
  input ram_reg_3;
  input INPUT_STREAM_data_V_0_sel2429_out;

  wire [8:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire INPUT_STREAM_data_V_0_sel2429_out;
  wire ap_clk;
  wire b_0_ce0;
  wire b_32_we0;
  wire [7:0]ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_3;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2560" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],ram_reg_0}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(b_0_ce0),
        .ENBWREN(ram_reg_1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({b_32_we0,b_32_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_1__88
       (.I0(ram_reg_2),
        .I1(ram_reg_3),
        .I2(INPUT_STREAM_data_V_0_sel2429_out),
        .O(b_32_we0));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_291
   (ram_reg_0,
    ram_reg_1,
    ap_clk,
    b_0_ce0,
    a_0_ce1,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    ram_reg_2,
    ram_reg_3,
    INPUT_STREAM_data_V_0_sel2429_out);
  output [7:0]ram_reg_0;
  output [7:0]ram_reg_1;
  input ap_clk;
  input b_0_ce0;
  input a_0_ce1;
  input [8:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg_2;
  input ram_reg_3;
  input INPUT_STREAM_data_V_0_sel2429_out;

  wire [8:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire INPUT_STREAM_data_V_0_sel2429_out;
  wire a_0_ce1;
  wire ap_clk;
  wire b_0_ce0;
  wire b_31_we0;
  wire [7:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_3;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2560" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],ram_reg_0}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],ram_reg_1}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(b_0_ce0),
        .ENBWREN(a_0_ce1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({b_31_we0,b_31_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_1__89
       (.I0(ram_reg_2),
        .I1(ram_reg_3),
        .I2(INPUT_STREAM_data_V_0_sel2429_out),
        .O(b_31_we0));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_292
   (ram_reg_0,
    DOBDO,
    ap_clk,
    b_0_ce0,
    a_0_ce1,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    ram_reg_1,
    ram_reg_2,
    INPUT_STREAM_data_V_0_sel2429_out);
  output [7:0]ram_reg_0;
  output [7:0]DOBDO;
  input ap_clk;
  input b_0_ce0;
  input a_0_ce1;
  input [8:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg_1;
  input ram_reg_2;
  input INPUT_STREAM_data_V_0_sel2429_out;

  wire [8:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2429_out;
  wire a_0_ce1;
  wire ap_clk;
  wire b_0_ce0;
  wire b_30_we0;
  wire [7:0]ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2560" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],ram_reg_0}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(b_0_ce0),
        .ENBWREN(a_0_ce1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({b_30_we0,b_30_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_1__90
       (.I0(ram_reg_1),
        .I1(ram_reg_2),
        .I2(INPUT_STREAM_data_V_0_sel2429_out),
        .O(b_30_we0));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_293
   (DOADO,
    DOBDO,
    ap_clk,
    b_0_ce0,
    a_0_ce1,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    ram_reg_0,
    ram_reg_1,
    INPUT_STREAM_data_V_0_sel2429_out);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  input ap_clk;
  input b_0_ce0;
  input a_0_ce1;
  input [8:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg_0;
  input ram_reg_1;
  input INPUT_STREAM_data_V_0_sel2429_out;

  wire [8:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2429_out;
  wire a_0_ce1;
  wire ap_clk;
  wire b_0_ce0;
  wire b_2_we0;
  wire ram_reg_0;
  wire ram_reg_1;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2560" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(b_0_ce0),
        .ENBWREN(a_0_ce1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({b_2_we0,b_2_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_1__102
       (.I0(ram_reg_0),
        .I1(ram_reg_1),
        .I2(INPUT_STREAM_data_V_0_sel2429_out),
        .O(b_2_we0));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_294
   (ram_reg_0,
    DOBDO,
    ap_clk,
    b_13_ce0,
    a_12_ce1,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    ram_reg_1,
    ram_reg_2,
    INPUT_STREAM_data_V_0_sel2429_out);
  output [7:0]ram_reg_0;
  output [7:0]DOBDO;
  input ap_clk;
  input b_13_ce0;
  input a_12_ce1;
  input [8:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg_1;
  input ram_reg_2;
  input INPUT_STREAM_data_V_0_sel2429_out;

  wire [8:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2429_out;
  wire a_12_ce1;
  wire ap_clk;
  wire b_13_ce0;
  wire b_29_we0;
  wire [7:0]ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2560" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],ram_reg_0}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(b_13_ce0),
        .ENBWREN(a_12_ce1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({b_29_we0,b_29_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_1__115
       (.I0(ram_reg_1),
        .I1(ram_reg_2),
        .I2(INPUT_STREAM_data_V_0_sel2429_out),
        .O(b_29_we0));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_295
   (DOADO,
    ram_reg_0,
    ap_clk,
    b_13_ce0,
    a_12_ce1,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    ram_reg_1,
    ram_reg_2,
    INPUT_STREAM_data_V_0_sel2429_out);
  output [7:0]DOADO;
  output [7:0]ram_reg_0;
  input ap_clk;
  input b_13_ce0;
  input a_12_ce1;
  input [8:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg_1;
  input ram_reg_2;
  input INPUT_STREAM_data_V_0_sel2429_out;

  wire [8:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire INPUT_STREAM_data_V_0_sel2429_out;
  wire a_12_ce1;
  wire ap_clk;
  wire b_13_ce0;
  wire b_28_we0;
  wire [7:0]ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2560" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],ram_reg_0}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(b_13_ce0),
        .ENBWREN(a_12_ce1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({b_28_we0,b_28_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_1__84
       (.I0(ram_reg_1),
        .I1(ram_reg_2),
        .I2(INPUT_STREAM_data_V_0_sel2429_out),
        .O(b_28_we0));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_296
   (DOADO,
    ram_reg_0,
    ap_clk,
    b_13_ce0,
    a_12_ce1,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    ram_reg_1,
    ram_reg_2,
    INPUT_STREAM_data_V_0_sel2429_out);
  output [7:0]DOADO;
  output [7:0]ram_reg_0;
  input ap_clk;
  input b_13_ce0;
  input a_12_ce1;
  input [8:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg_1;
  input ram_reg_2;
  input INPUT_STREAM_data_V_0_sel2429_out;

  wire [8:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire INPUT_STREAM_data_V_0_sel2429_out;
  wire a_12_ce1;
  wire ap_clk;
  wire b_13_ce0;
  wire b_27_we0;
  wire [7:0]ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2560" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],ram_reg_0}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(b_13_ce0),
        .ENBWREN(a_12_ce1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({b_27_we0,b_27_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_1__85
       (.I0(ram_reg_1),
        .I1(ram_reg_2),
        .I2(INPUT_STREAM_data_V_0_sel2429_out),
        .O(b_27_we0));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_297
   (ram_reg_0,
    ram_reg_1,
    ap_clk,
    b_13_ce0,
    a_12_ce1,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    ram_reg_2,
    ram_reg_3,
    INPUT_STREAM_data_V_0_sel2429_out);
  output [7:0]ram_reg_0;
  output [7:0]ram_reg_1;
  input ap_clk;
  input b_13_ce0;
  input a_12_ce1;
  input [8:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg_2;
  input ram_reg_3;
  input INPUT_STREAM_data_V_0_sel2429_out;

  wire [8:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire INPUT_STREAM_data_V_0_sel2429_out;
  wire a_12_ce1;
  wire ap_clk;
  wire b_13_ce0;
  wire b_26_we0;
  wire [7:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_3;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2560" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],ram_reg_0}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],ram_reg_1}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(b_13_ce0),
        .ENBWREN(a_12_ce1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({b_26_we0,b_26_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_1__86
       (.I0(ram_reg_2),
        .I1(ram_reg_3),
        .I2(INPUT_STREAM_data_V_0_sel2429_out),
        .O(b_26_we0));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_298
   (ram_reg_0,
    DOBDO,
    ap_clk,
    b_13_ce0,
    a_12_ce1,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    ram_reg_1,
    ram_reg_2,
    INPUT_STREAM_data_V_0_sel2429_out);
  output [7:0]ram_reg_0;
  output [7:0]DOBDO;
  input ap_clk;
  input b_13_ce0;
  input a_12_ce1;
  input [8:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg_1;
  input ram_reg_2;
  input INPUT_STREAM_data_V_0_sel2429_out;

  wire [8:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2429_out;
  wire a_12_ce1;
  wire ap_clk;
  wire b_13_ce0;
  wire b_25_we0;
  wire [7:0]ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2560" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],ram_reg_0}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(b_13_ce0),
        .ENBWREN(a_12_ce1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({b_25_we0,b_25_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_2__2
       (.I0(ram_reg_1),
        .I1(ram_reg_2),
        .I2(INPUT_STREAM_data_V_0_sel2429_out),
        .O(b_25_we0));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_299
   (DOADO,
    DOBDO,
    ap_clk,
    b_0_ce0,
    a_0_ce1,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    ram_reg_0,
    ram_reg_1,
    INPUT_STREAM_data_V_0_sel2429_out);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  input ap_clk;
  input b_0_ce0;
  input a_0_ce1;
  input [8:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg_0;
  input ram_reg_1;
  input INPUT_STREAM_data_V_0_sel2429_out;

  wire [8:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2429_out;
  wire a_0_ce1;
  wire ap_clk;
  wire b_0_ce0;
  wire b_24_we0;
  wire ram_reg_0;
  wire ram_reg_1;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2560" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(b_0_ce0),
        .ENBWREN(a_0_ce1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({b_24_we0,b_24_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_1__119
       (.I0(ram_reg_0),
        .I1(ram_reg_1),
        .I2(INPUT_STREAM_data_V_0_sel2429_out),
        .O(b_24_we0));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_300
   (DOADO,
    ram_reg_0,
    ap_clk,
    b_13_ce0,
    ram_reg_1,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    ram_reg_2,
    ram_reg_3,
    INPUT_STREAM_data_V_0_sel2429_out);
  output [7:0]DOADO;
  output [7:0]ram_reg_0;
  input ap_clk;
  input b_13_ce0;
  input ram_reg_1;
  input [8:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg_2;
  input ram_reg_3;
  input INPUT_STREAM_data_V_0_sel2429_out;

  wire [8:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire INPUT_STREAM_data_V_0_sel2429_out;
  wire ap_clk;
  wire b_13_ce0;
  wire b_23_we0;
  wire [7:0]ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_3;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2560" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],ram_reg_0}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(b_13_ce0),
        .ENBWREN(ram_reg_1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({b_23_we0,b_23_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_1__97
       (.I0(ram_reg_2),
        .I1(ram_reg_3),
        .I2(INPUT_STREAM_data_V_0_sel2429_out),
        .O(b_23_we0));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_301
   (DOADO,
    ram_reg_0,
    ap_clk,
    b_0_ce0,
    ram_reg_1,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    ram_reg_2,
    ram_reg_3,
    INPUT_STREAM_data_V_0_sel2429_out);
  output [7:0]DOADO;
  output [7:0]ram_reg_0;
  input ap_clk;
  input b_0_ce0;
  input ram_reg_1;
  input [8:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg_2;
  input ram_reg_3;
  input INPUT_STREAM_data_V_0_sel2429_out;

  wire [8:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire INPUT_STREAM_data_V_0_sel2429_out;
  wire ap_clk;
  wire b_0_ce0;
  wire b_22_we0;
  wire [7:0]ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_3;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2560" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],ram_reg_0}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(b_0_ce0),
        .ENBWREN(ram_reg_1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({b_22_we0,b_22_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_1__98
       (.I0(ram_reg_2),
        .I1(ram_reg_3),
        .I2(INPUT_STREAM_data_V_0_sel2429_out),
        .O(b_22_we0));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_302
   (ram_reg_0,
    ram_reg_1,
    ap_clk,
    b_0_ce0,
    a_0_ce1,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    ram_reg_2,
    ram_reg_3,
    INPUT_STREAM_data_V_0_sel2429_out);
  output [7:0]ram_reg_0;
  output [7:0]ram_reg_1;
  input ap_clk;
  input b_0_ce0;
  input a_0_ce1;
  input [8:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg_2;
  input ram_reg_3;
  input INPUT_STREAM_data_V_0_sel2429_out;

  wire [8:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire INPUT_STREAM_data_V_0_sel2429_out;
  wire a_0_ce1;
  wire ap_clk;
  wire b_0_ce0;
  wire b_21_we0;
  wire [7:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_3;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2560" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],ram_reg_0}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],ram_reg_1}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(b_0_ce0),
        .ENBWREN(a_0_ce1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({b_21_we0,b_21_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_1__99
       (.I0(ram_reg_2),
        .I1(ram_reg_3),
        .I2(INPUT_STREAM_data_V_0_sel2429_out),
        .O(b_21_we0));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_303
   (ram_reg_0,
    DOBDO,
    DIADI,
    ap_clk,
    b_0_ce0,
    a_0_ce1,
    ADDRARDADDR,
    ADDRBWRADDR,
    ram_reg_1,
    ram_reg_2,
    INPUT_STREAM_data_V_0_sel2429_out,
    Q,
    ram_reg_3,
    INPUT_STREAM_data_V_0_sel);
  output [7:0]ram_reg_0;
  output [7:0]DOBDO;
  output [7:0]DIADI;
  input ap_clk;
  input b_0_ce0;
  input a_0_ce1;
  input [8:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input ram_reg_1;
  input ram_reg_2;
  input INPUT_STREAM_data_V_0_sel2429_out;
  input [7:0]Q;
  input [7:0]ram_reg_3;
  input INPUT_STREAM_data_V_0_sel;

  wire [8:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel;
  wire INPUT_STREAM_data_V_0_sel2429_out;
  wire [7:0]Q;
  wire a_0_ce1;
  wire ap_clk;
  wire b_0_ce0;
  wire b_20_we0;
  wire [7:0]ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire [7:0]ram_reg_3;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2560" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],ram_reg_0}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(b_0_ce0),
        .ENBWREN(a_0_ce1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({b_20_we0,b_20_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_1__100
       (.I0(ram_reg_1),
        .I1(ram_reg_2),
        .I2(INPUT_STREAM_data_V_0_sel2429_out),
        .O(b_20_we0));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_1__128
       (.I0(Q[7]),
        .I1(ram_reg_3[7]),
        .I2(INPUT_STREAM_data_V_0_sel),
        .O(DIADI[7]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_2__49
       (.I0(Q[6]),
        .I1(ram_reg_3[6]),
        .I2(INPUT_STREAM_data_V_0_sel),
        .O(DIADI[6]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_3__12
       (.I0(Q[5]),
        .I1(ram_reg_3[5]),
        .I2(INPUT_STREAM_data_V_0_sel),
        .O(DIADI[5]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_4__5
       (.I0(Q[4]),
        .I1(ram_reg_3[4]),
        .I2(INPUT_STREAM_data_V_0_sel),
        .O(DIADI[4]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_5__4
       (.I0(Q[3]),
        .I1(ram_reg_3[3]),
        .I2(INPUT_STREAM_data_V_0_sel),
        .O(DIADI[3]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_6__6
       (.I0(Q[2]),
        .I1(ram_reg_3[2]),
        .I2(INPUT_STREAM_data_V_0_sel),
        .O(DIADI[2]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_7__6
       (.I0(Q[1]),
        .I1(ram_reg_3[1]),
        .I2(INPUT_STREAM_data_V_0_sel),
        .O(DIADI[1]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_8__5
       (.I0(Q[0]),
        .I1(ram_reg_3[0]),
        .I2(INPUT_STREAM_data_V_0_sel),
        .O(DIADI[0]));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_304
   (ram_reg_0,
    ram_reg_1,
    ap_clk,
    b_0_ce0,
    a_0_ce1,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    ram_reg_2,
    ram_reg_3,
    INPUT_STREAM_data_V_0_sel2429_out);
  output [7:0]ram_reg_0;
  output [7:0]ram_reg_1;
  input ap_clk;
  input b_0_ce0;
  input a_0_ce1;
  input [8:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg_2;
  input ram_reg_3;
  input INPUT_STREAM_data_V_0_sel2429_out;

  wire [8:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire INPUT_STREAM_data_V_0_sel2429_out;
  wire a_0_ce1;
  wire ap_clk;
  wire b_0_ce0;
  wire b_1_we0;
  wire [7:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_3;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2560" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],ram_reg_0}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],ram_reg_1}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(b_0_ce0),
        .ENBWREN(a_0_ce1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({b_1_we0,b_1_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_1__107
       (.I0(ram_reg_2),
        .I1(ram_reg_3),
        .I2(INPUT_STREAM_data_V_0_sel2429_out),
        .O(b_1_we0));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_305
   (DOADO,
    DOBDO,
    \i1_0_i_reg_5832_reg[5] ,
    ap_clk,
    b_0_ce0,
    a_0_ce1,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    ram_reg_0,
    INPUT_STREAM_data_V_0_sel2429_out,
    ram_reg_1,
    Q,
    ram_reg_2);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  output \i1_0_i_reg_5832_reg[5] ;
  input ap_clk;
  input b_0_ce0;
  input a_0_ce1;
  input [8:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg_0;
  input INPUT_STREAM_data_V_0_sel2429_out;
  input ram_reg_1;
  input [2:0]Q;
  input ram_reg_2;

  wire [8:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2429_out;
  wire [2:0]Q;
  wire a_0_ce1;
  wire ap_clk;
  wire b_0_ce0;
  wire b_19_we0;
  wire \i1_0_i_reg_5832_reg[5] ;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2560" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(b_0_ce0),
        .ENBWREN(a_0_ce1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({b_19_we0,b_19_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_1__117
       (.I0(\i1_0_i_reg_5832_reg[5] ),
        .I1(ram_reg_0),
        .I2(INPUT_STREAM_data_V_0_sel2429_out),
        .O(b_19_we0));
  LUT5 #(
    .INIT(32'h00000028)) 
    ram_reg_i_2__24
       (.I0(ram_reg_1),
        .I1(Q[0]),
        .I2(ram_reg_2),
        .I3(Q[1]),
        .I4(Q[2]),
        .O(\i1_0_i_reg_5832_reg[5] ));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_306
   (DOADO,
    ram_reg_0,
    ap_clk,
    b_13_ce0,
    ram_reg_1,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    ram_reg_2,
    ram_reg_3,
    INPUT_STREAM_data_V_0_sel2429_out);
  output [7:0]DOADO;
  output [7:0]ram_reg_0;
  input ap_clk;
  input b_13_ce0;
  input ram_reg_1;
  input [8:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg_2;
  input ram_reg_3;
  input INPUT_STREAM_data_V_0_sel2429_out;

  wire [8:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire INPUT_STREAM_data_V_0_sel2429_out;
  wire ap_clk;
  wire b_13_ce0;
  wire b_18_we0;
  wire [7:0]ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_3;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2560" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],ram_reg_0}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(b_13_ce0),
        .ENBWREN(ram_reg_1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({b_18_we0,b_18_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_1__91
       (.I0(ram_reg_2),
        .I1(ram_reg_3),
        .I2(INPUT_STREAM_data_V_0_sel2429_out),
        .O(b_18_we0));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_307
   (DOADO,
    ram_reg_0,
    ap_clk,
    b_0_ce0,
    ram_reg_1,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    ram_reg_2,
    ram_reg_3,
    INPUT_STREAM_data_V_0_sel2429_out);
  output [7:0]DOADO;
  output [7:0]ram_reg_0;
  input ap_clk;
  input b_0_ce0;
  input ram_reg_1;
  input [8:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg_2;
  input ram_reg_3;
  input INPUT_STREAM_data_V_0_sel2429_out;

  wire [8:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire INPUT_STREAM_data_V_0_sel2429_out;
  wire ap_clk;
  wire b_0_ce0;
  wire b_17_we0;
  wire [7:0]ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_3;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2560" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],ram_reg_0}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(b_0_ce0),
        .ENBWREN(ram_reg_1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({b_17_we0,b_17_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_1__92
       (.I0(ram_reg_2),
        .I1(ram_reg_3),
        .I2(INPUT_STREAM_data_V_0_sel2429_out),
        .O(b_17_we0));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_308
   (ram_reg_0,
    ram_reg_1,
    ap_clk,
    b_0_ce0,
    a_0_ce1,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    ram_reg_2,
    ram_reg_3,
    INPUT_STREAM_data_V_0_sel2429_out);
  output [7:0]ram_reg_0;
  output [7:0]ram_reg_1;
  input ap_clk;
  input b_0_ce0;
  input a_0_ce1;
  input [8:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg_2;
  input ram_reg_3;
  input INPUT_STREAM_data_V_0_sel2429_out;

  wire [8:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire INPUT_STREAM_data_V_0_sel2429_out;
  wire a_0_ce1;
  wire ap_clk;
  wire b_0_ce0;
  wire b_16_we0;
  wire [7:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_3;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2560" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],ram_reg_0}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],ram_reg_1}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(b_0_ce0),
        .ENBWREN(a_0_ce1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({b_16_we0,b_16_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_1__93
       (.I0(ram_reg_2),
        .I1(ram_reg_3),
        .I2(INPUT_STREAM_data_V_0_sel2429_out),
        .O(b_16_we0));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_309
   (ram_reg_0,
    DOBDO,
    ap_clk,
    b_0_ce0,
    a_0_ce1,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    ram_reg_1,
    ram_reg_2,
    INPUT_STREAM_data_V_0_sel2429_out);
  output [7:0]ram_reg_0;
  output [7:0]DOBDO;
  input ap_clk;
  input b_0_ce0;
  input a_0_ce1;
  input [8:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg_1;
  input ram_reg_2;
  input INPUT_STREAM_data_V_0_sel2429_out;

  wire [8:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2429_out;
  wire a_0_ce1;
  wire ap_clk;
  wire b_0_ce0;
  wire b_15_we0;
  wire [7:0]ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2560" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],ram_reg_0}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(b_0_ce0),
        .ENBWREN(a_0_ce1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({b_15_we0,b_15_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_1__94
       (.I0(ram_reg_1),
        .I1(ram_reg_2),
        .I2(INPUT_STREAM_data_V_0_sel2429_out),
        .O(b_15_we0));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_310
   (DOADO,
    DOBDO,
    \i1_0_i_reg_5832_reg[5] ,
    ap_clk,
    b_0_ce0,
    a_0_ce1,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    ram_reg_0,
    INPUT_STREAM_data_V_0_sel2429_out,
    ram_reg_1,
    Q,
    ram_reg_2);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  output \i1_0_i_reg_5832_reg[5] ;
  input ap_clk;
  input b_0_ce0;
  input a_0_ce1;
  input [8:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg_0;
  input INPUT_STREAM_data_V_0_sel2429_out;
  input ram_reg_1;
  input [2:0]Q;
  input ram_reg_2;

  wire [8:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2429_out;
  wire [2:0]Q;
  wire a_0_ce1;
  wire ap_clk;
  wire b_0_ce0;
  wire b_14_we0;
  wire \i1_0_i_reg_5832_reg[5] ;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2560" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(b_0_ce0),
        .ENBWREN(a_0_ce1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({b_14_we0,b_14_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_1__118
       (.I0(\i1_0_i_reg_5832_reg[5] ),
        .I1(ram_reg_0),
        .I2(INPUT_STREAM_data_V_0_sel2429_out),
        .O(b_14_we0));
  LUT5 #(
    .INIT(32'h80000002)) 
    ram_reg_i_2__9
       (.I0(ram_reg_1),
        .I1(Q[0]),
        .I2(ram_reg_2),
        .I3(Q[1]),
        .I4(Q[2]),
        .O(\i1_0_i_reg_5832_reg[5] ));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_311
   (DOADO,
    ram_reg_0,
    ap_clk,
    b_13_ce0,
    ram_reg_1,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    ram_reg_2,
    ram_reg_3,
    INPUT_STREAM_data_V_0_sel2429_out);
  output [7:0]DOADO;
  output [7:0]ram_reg_0;
  input ap_clk;
  input b_13_ce0;
  input ram_reg_1;
  input [8:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg_2;
  input ram_reg_3;
  input INPUT_STREAM_data_V_0_sel2429_out;

  wire [8:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire INPUT_STREAM_data_V_0_sel2429_out;
  wire ap_clk;
  wire b_13_ce0;
  wire b_13_we0;
  wire [7:0]ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_3;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2560" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],ram_reg_0}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(b_13_ce0),
        .ENBWREN(ram_reg_1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({b_13_we0,b_13_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_11
       (.I0(ram_reg_2),
        .I1(ram_reg_3),
        .I2(INPUT_STREAM_data_V_0_sel2429_out),
        .O(b_13_we0));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_312
   (DOADO,
    ram_reg_0,
    ap_clk,
    b_0_ce0,
    ram_reg_1,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    ram_reg_2,
    ram_reg_3,
    INPUT_STREAM_data_V_0_sel2429_out);
  output [7:0]DOADO;
  output [7:0]ram_reg_0;
  input ap_clk;
  input b_0_ce0;
  input ram_reg_1;
  input [8:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg_2;
  input ram_reg_3;
  input INPUT_STREAM_data_V_0_sel2429_out;

  wire [8:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire INPUT_STREAM_data_V_0_sel2429_out;
  wire ap_clk;
  wire b_0_ce0;
  wire b_12_we0;
  wire [7:0]ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_3;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2560" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],ram_reg_0}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(b_0_ce0),
        .ENBWREN(ram_reg_1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({b_12_we0,b_12_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_1__95
       (.I0(ram_reg_2),
        .I1(ram_reg_3),
        .I2(INPUT_STREAM_data_V_0_sel2429_out),
        .O(b_12_we0));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_313
   (ram_reg_0,
    ram_reg_1,
    ap_clk,
    b_0_ce0,
    a_0_ce1,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    ram_reg_2,
    ram_reg_3,
    INPUT_STREAM_data_V_0_sel2429_out);
  output [7:0]ram_reg_0;
  output [7:0]ram_reg_1;
  input ap_clk;
  input b_0_ce0;
  input a_0_ce1;
  input [8:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg_2;
  input ram_reg_3;
  input INPUT_STREAM_data_V_0_sel2429_out;

  wire [8:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire INPUT_STREAM_data_V_0_sel2429_out;
  wire a_0_ce1;
  wire ap_clk;
  wire b_0_ce0;
  wire b_11_we0;
  wire [7:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_3;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2560" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],ram_reg_0}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],ram_reg_1}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(b_0_ce0),
        .ENBWREN(a_0_ce1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({b_11_we0,b_11_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_1__96
       (.I0(ram_reg_2),
        .I1(ram_reg_3),
        .I2(INPUT_STREAM_data_V_0_sel2429_out),
        .O(b_11_we0));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_314
   (ram_reg_0,
    DOBDO,
    DIADI,
    ap_clk,
    b_0_ce0,
    a_0_ce1,
    ADDRARDADDR,
    ADDRBWRADDR,
    INPUT_STREAM_data_V_0_sel2429_out,
    ram_reg_1,
    ram_reg_2,
    Q,
    ram_reg_3,
    INPUT_STREAM_data_V_0_sel);
  output [7:0]ram_reg_0;
  output [7:0]DOBDO;
  output [7:0]DIADI;
  input ap_clk;
  input b_0_ce0;
  input a_0_ce1;
  input [8:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input INPUT_STREAM_data_V_0_sel2429_out;
  input ram_reg_1;
  input ram_reg_2;
  input [7:0]Q;
  input [7:0]ram_reg_3;
  input INPUT_STREAM_data_V_0_sel;

  wire [8:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel;
  wire INPUT_STREAM_data_V_0_sel2429_out;
  wire [7:0]Q;
  wire a_0_ce1;
  wire ap_clk;
  wire b_0_ce0;
  wire b_10_we0;
  wire [7:0]ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire [7:0]ram_reg_3;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2560" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],ram_reg_0}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(b_0_ce0),
        .ENBWREN(a_0_ce1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({b_10_we0,b_10_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_1__123
       (.I0(INPUT_STREAM_data_V_0_sel2429_out),
        .I1(ram_reg_1),
        .I2(ram_reg_2),
        .O(b_10_we0));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_1__131
       (.I0(Q[7]),
        .I1(ram_reg_3[7]),
        .I2(INPUT_STREAM_data_V_0_sel),
        .O(DIADI[7]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_2__52
       (.I0(Q[6]),
        .I1(ram_reg_3[6]),
        .I2(INPUT_STREAM_data_V_0_sel),
        .O(DIADI[6]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_3__15
       (.I0(Q[5]),
        .I1(ram_reg_3[5]),
        .I2(INPUT_STREAM_data_V_0_sel),
        .O(DIADI[5]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_4__8
       (.I0(Q[4]),
        .I1(ram_reg_3[4]),
        .I2(INPUT_STREAM_data_V_0_sel),
        .O(DIADI[4]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_5__7
       (.I0(Q[3]),
        .I1(ram_reg_3[3]),
        .I2(INPUT_STREAM_data_V_0_sel),
        .O(DIADI[3]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_6__9
       (.I0(Q[2]),
        .I1(ram_reg_3[2]),
        .I2(INPUT_STREAM_data_V_0_sel),
        .O(DIADI[2]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_7__9
       (.I0(Q[1]),
        .I1(ram_reg_3[1]),
        .I2(INPUT_STREAM_data_V_0_sel),
        .O(DIADI[1]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_8__8
       (.I0(Q[0]),
        .I1(ram_reg_3[0]),
        .I2(INPUT_STREAM_data_V_0_sel),
        .O(DIADI[0]));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_315
   (ram_reg_0,
    DOBDO,
    DIADI,
    \i1_0_i_reg_5832_reg[5] ,
    ap_clk,
    b_0_ce0,
    a_0_ce1,
    ADDRARDADDR,
    ADDRBWRADDR,
    ram_reg_1,
    INPUT_STREAM_data_V_0_sel2429_out,
    Q,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    INPUT_STREAM_data_V_0_sel);
  output [7:0]ram_reg_0;
  output [7:0]DOBDO;
  output [7:0]DIADI;
  output \i1_0_i_reg_5832_reg[5] ;
  input ap_clk;
  input b_0_ce0;
  input a_0_ce1;
  input [8:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input ram_reg_1;
  input INPUT_STREAM_data_V_0_sel2429_out;
  input [4:0]Q;
  input ram_reg_2;
  input [7:0]ram_reg_3;
  input [7:0]ram_reg_4;
  input INPUT_STREAM_data_V_0_sel;

  wire [8:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel;
  wire INPUT_STREAM_data_V_0_sel2429_out;
  wire [4:0]Q;
  wire a_0_ce1;
  wire ap_clk;
  wire b_0_ce0;
  wire b_0_we0;
  wire \i1_0_i_reg_5832_reg[5] ;
  wire [7:0]ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire [7:0]ram_reg_3;
  wire [7:0]ram_reg_4;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2560" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],ram_reg_0}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(b_0_ce0),
        .ENBWREN(a_0_ce1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({b_0_we0,b_0_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_20__1
       (.I0(ram_reg_3[7]),
        .I1(ram_reg_4[7]),
        .I2(INPUT_STREAM_data_V_0_sel),
        .O(DIADI[7]));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_21
       (.I0(\i1_0_i_reg_5832_reg[5] ),
        .I1(ram_reg_1),
        .I2(INPUT_STREAM_data_V_0_sel2429_out),
        .O(b_0_we0));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_21__1
       (.I0(ram_reg_3[6]),
        .I1(ram_reg_4[6]),
        .I2(INPUT_STREAM_data_V_0_sel),
        .O(DIADI[6]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_22__1
       (.I0(ram_reg_3[5]),
        .I1(ram_reg_4[5]),
        .I2(INPUT_STREAM_data_V_0_sel),
        .O(DIADI[5]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_23__1
       (.I0(ram_reg_3[4]),
        .I1(ram_reg_4[4]),
        .I2(INPUT_STREAM_data_V_0_sel),
        .O(DIADI[4]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_24__1
       (.I0(ram_reg_3[3]),
        .I1(ram_reg_4[3]),
        .I2(INPUT_STREAM_data_V_0_sel),
        .O(DIADI[3]));
  LUT6 #(
    .INIT(64'h8000000000000001)) 
    ram_reg_i_25
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(ram_reg_2),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(Q[4]),
        .O(\i1_0_i_reg_5832_reg[5] ));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_25__0
       (.I0(ram_reg_3[2]),
        .I1(ram_reg_4[2]),
        .I2(INPUT_STREAM_data_V_0_sel),
        .O(DIADI[2]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_26__0
       (.I0(ram_reg_3[1]),
        .I1(ram_reg_4[1]),
        .I2(INPUT_STREAM_data_V_0_sel),
        .O(DIADI[1]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_27__0
       (.I0(ram_reg_3[0]),
        .I1(ram_reg_4[0]),
        .I2(INPUT_STREAM_data_V_0_sel),
        .O(DIADI[0]));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_316
   (DOADO,
    DOBDO,
    ap_clk,
    a_0_ce0,
    ram_reg_0,
    ADDRARDADDR,
    tmp_8_mid2_v_fu_6474_p3,
    DIADI,
    ram_reg_1,
    ram_reg_2,
    INPUT_STREAM_data_V_0_sel2);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  input ap_clk;
  input a_0_ce0;
  input ram_reg_0;
  input [8:0]ADDRARDADDR;
  input [7:0]tmp_8_mid2_v_fu_6474_p3;
  input [7:0]DIADI;
  input ram_reg_1;
  input ram_reg_2;
  input INPUT_STREAM_data_V_0_sel2;

  wire [8:0]ADDRARDADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2;
  wire a_0_ce0;
  wire a_9_we0;
  wire ap_clk;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire [7:0]tmp_8_mid2_v_fu_6474_p3;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2560" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,tmp_8_mid2_v_fu_6474_p3,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(a_0_ce0),
        .ENBWREN(ram_reg_0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({a_9_we0,a_9_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_1__27
       (.I0(ram_reg_1),
        .I1(ram_reg_2),
        .I2(INPUT_STREAM_data_V_0_sel2),
        .O(a_9_we0));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_317
   (DOADO,
    DOBDO,
    ap_clk,
    a_0_ce0,
    ram_reg_0,
    ADDRARDADDR,
    tmp_8_mid2_v_fu_6474_p3,
    DIADI,
    INPUT_STREAM_data_V_0_sel2,
    ram_reg_1,
    ram_reg_2);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  input ap_clk;
  input a_0_ce0;
  input ram_reg_0;
  input [8:0]ADDRARDADDR;
  input [7:0]tmp_8_mid2_v_fu_6474_p3;
  input [7:0]DIADI;
  input INPUT_STREAM_data_V_0_sel2;
  input ram_reg_1;
  input ram_reg_2;

  wire [8:0]ADDRARDADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2;
  wire a_0_ce0;
  wire a_8_we0;
  wire ap_clk;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire [7:0]tmp_8_mid2_v_fu_6474_p3;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2560" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,tmp_8_mid2_v_fu_6474_p3,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(a_0_ce0),
        .ENBWREN(ram_reg_0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({a_8_we0,a_8_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_1__38
       (.I0(INPUT_STREAM_data_V_0_sel2),
        .I1(ram_reg_1),
        .I2(ram_reg_2),
        .O(a_8_we0));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_318
   (DOADO,
    DOBDO,
    \j_0_i_reg_5810_reg[4] ,
    ap_clk,
    a_0_ce0,
    ram_reg_0,
    ADDRARDADDR,
    tmp_8_mid2_v_fu_6474_p3,
    DIADI,
    Q,
    exitcond4_i_fu_6102_p2,
    INPUT_STREAM_data_V_0_sel2);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  output \j_0_i_reg_5810_reg[4] ;
  input ap_clk;
  input a_0_ce0;
  input ram_reg_0;
  input [8:0]ADDRARDADDR;
  input [7:0]tmp_8_mid2_v_fu_6474_p3;
  input [7:0]DIADI;
  input [6:0]Q;
  input exitcond4_i_fu_6102_p2;
  input INPUT_STREAM_data_V_0_sel2;

  wire [8:0]ADDRARDADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2;
  wire [6:0]Q;
  wire a_0_ce0;
  wire a_7_we0;
  wire ap_clk;
  wire exitcond4_i_fu_6102_p2;
  wire \j_0_i_reg_5810_reg[4] ;
  wire ram_reg_0;
  wire [7:0]tmp_8_mid2_v_fu_6474_p3;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2560" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,tmp_8_mid2_v_fu_6474_p3,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(a_0_ce0),
        .ENBWREN(ram_reg_0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({a_7_we0,a_7_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT5 #(
    .INIT(32'h20000000)) 
    ram_reg_i_1__146
       (.I0(Q[1]),
        .I1(exitcond4_i_fu_6102_p2),
        .I2(Q[0]),
        .I3(INPUT_STREAM_data_V_0_sel2),
        .I4(\j_0_i_reg_5810_reg[4] ),
        .O(a_7_we0));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    ram_reg_i_2__34
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[6]),
        .I3(exitcond4_i_fu_6102_p2),
        .I4(Q[5]),
        .I5(Q[4]),
        .O(\j_0_i_reg_5810_reg[4] ));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_319
   (DOADO,
    DOBDO,
    a_13_ce0,
    ADDRARDADDR,
    exitcond_flatten_fu_6084_p2,
    tmp_1_fu_6138_p3__0,
    \j_0_i_reg_5810_reg[5] ,
    \i_0_i_reg_5799_reg[4] ,
    \j_0_i_reg_5810_reg[4] ,
    \j_0_i_reg_5810_reg[3] ,
    \j_0_i_reg_5810_reg[2] ,
    \j_0_i_reg_5810_reg[1] ,
    \j_0_i_reg_5810_reg[2]_0 ,
    ap_clk,
    ram_reg_0,
    ADDRBWRADDR,
    DIADI,
    indvar_flatten_reg_5788_reg,
    ap_enable_reg_pp2_iter1,
    Q,
    i_0_i_reg_5799,
    \i_0_i_reg_5799_reg[4]_0 ,
    ram_reg_i_7__4_0,
    ram_reg_i_7__4_1,
    ram_reg_i_7__4_2,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    ram_reg_i_7__4_3,
    ram_reg_4);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  output a_13_ce0;
  output [8:0]ADDRARDADDR;
  output exitcond_flatten_fu_6084_p2;
  output [2:0]tmp_1_fu_6138_p3__0;
  output \j_0_i_reg_5810_reg[5] ;
  output \i_0_i_reg_5799_reg[4] ;
  output \j_0_i_reg_5810_reg[4] ;
  output \j_0_i_reg_5810_reg[3] ;
  output \j_0_i_reg_5810_reg[2] ;
  output \j_0_i_reg_5810_reg[1] ;
  output \j_0_i_reg_5810_reg[2]_0 ;
  input ap_clk;
  input ram_reg_0;
  input [7:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input [14:0]indvar_flatten_reg_5788_reg;
  input ap_enable_reg_pp2_iter1;
  input [1:0]Q;
  input [7:0]i_0_i_reg_5799;
  input [7:0]\i_0_i_reg_5799_reg[4]_0 ;
  input ram_reg_i_7__4_0;
  input ram_reg_i_7__4_1;
  input ram_reg_i_7__4_2;
  input ram_reg_1;
  input ram_reg_2;
  input ram_reg_3;
  input ram_reg_i_7__4_3;
  input ram_reg_4;

  wire [8:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire [1:0]Q;
  wire a_13_ce0;
  wire a_79_we0;
  wire ap_clk;
  wire ap_enable_reg_pp2_iter1;
  wire exitcond_flatten_fu_6084_p2;
  wire [7:0]i_0_i_reg_5799;
  wire \i_0_i_reg_5799_reg[4] ;
  wire [7:0]\i_0_i_reg_5799_reg[4]_0 ;
  wire [14:0]indvar_flatten_reg_5788_reg;
  wire \j_0_i_reg_5810_reg[1] ;
  wire \j_0_i_reg_5810_reg[2] ;
  wire \j_0_i_reg_5810_reg[2]_0 ;
  wire \j_0_i_reg_5810_reg[3] ;
  wire \j_0_i_reg_5810_reg[4] ;
  wire \j_0_i_reg_5810_reg[5] ;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_i_10__5_n_3;
  wire ram_reg_i_11__4_n_3;
  wire ram_reg_i_12__3_n_3;
  wire ram_reg_i_13__2_n_3;
  wire ram_reg_i_14__2_n_3;
  wire ram_reg_i_15__2_n_3;
  wire ram_reg_i_16__2_n_3;
  wire ram_reg_i_17__2_n_3;
  wire ram_reg_i_18__1_n_3;
  wire ram_reg_i_19__1_n_3;
  wire ram_reg_i_20__0_n_3;
  wire ram_reg_i_21__0_n_3;
  wire ram_reg_i_22__0_n_3;
  wire ram_reg_i_23__0_n_3;
  wire ram_reg_i_24__0_n_3;
  wire ram_reg_i_2_n_3;
  wire ram_reg_i_39_n_3;
  wire ram_reg_i_3__8_n_3;
  wire ram_reg_i_40_n_3;
  wire ram_reg_i_41_n_3;
  wire ram_reg_i_42_n_3;
  wire ram_reg_i_4__3_n_3;
  wire ram_reg_i_5__2_n_3;
  wire ram_reg_i_6__4_n_3;
  wire ram_reg_i_7__4_0;
  wire ram_reg_i_7__4_1;
  wire ram_reg_i_7__4_2;
  wire ram_reg_i_7__4_3;
  wire ram_reg_i_7__4_n_3;
  wire ram_reg_i_8__9_n_3;
  wire ram_reg_i_9__9_n_3;
  wire [2:0]tmp_1_fu_6138_p3__0;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \i_0_i_reg_5799[3]_i_1 
       (.I0(i_0_i_reg_5799[1]),
        .I1(\j_0_i_reg_5810_reg[5] ),
        .I2(i_0_i_reg_5799[0]),
        .I3(i_0_i_reg_5799[2]),
        .I4(i_0_i_reg_5799[3]),
        .O(tmp_1_fu_6138_p3__0[0]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \i_0_i_reg_5799[4]_i_1 
       (.I0(i_0_i_reg_5799[2]),
        .I1(i_0_i_reg_5799[0]),
        .I2(\j_0_i_reg_5810_reg[5] ),
        .I3(i_0_i_reg_5799[1]),
        .I4(i_0_i_reg_5799[3]),
        .I5(i_0_i_reg_5799[4]),
        .O(tmp_1_fu_6138_p3__0[1]));
  LUT4 #(
    .INIT(16'h7F80)) 
    \i_0_i_reg_5799[7]_i_3 
       (.I0(i_0_i_reg_5799[5]),
        .I1(\i_0_i_reg_5799_reg[4] ),
        .I2(i_0_i_reg_5799[6]),
        .I3(i_0_i_reg_5799[7]),
        .O(tmp_1_fu_6138_p3__0[2]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2560" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(a_13_ce0),
        .ENBWREN(ram_reg_0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({a_79_we0,a_79_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h0000000010000000)) 
    ram_reg_i_1
       (.I0(ram_reg_i_2_n_3),
        .I1(ram_reg_i_3__8_n_3),
        .I2(ram_reg_i_4__3_n_3),
        .I3(ram_reg_i_5__2_n_3),
        .I4(ram_reg_i_6__4_n_3),
        .I5(ram_reg_i_7__4_n_3),
        .O(a_79_we0));
  LUT5 #(
    .INIT(32'h80BFBF80)) 
    ram_reg_i_10__1
       (.I0(ADDRBWRADDR[0]),
        .I1(ap_enable_reg_pp2_iter1),
        .I2(Q[1]),
        .I3(\j_0_i_reg_5810_reg[5] ),
        .I4(i_0_i_reg_5799[0]),
        .O(ADDRARDADDR[1]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_10__5
       (.I0(\i_0_i_reg_5799_reg[4]_0 [3]),
        .I1(\j_0_i_reg_5810_reg[5] ),
        .O(ram_reg_i_10__5_n_3));
  LUT4 #(
    .INIT(16'h0444)) 
    ram_reg_i_11__0
       (.I0(\j_0_i_reg_5810_reg[5] ),
        .I1(\i_0_i_reg_5799_reg[4]_0 [0]),
        .I2(Q[1]),
        .I3(ap_enable_reg_pp2_iter1),
        .O(ADDRARDADDR[0]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    ram_reg_i_11__4
       (.I0(\i_0_i_reg_5799_reg[4]_0 [5]),
        .I1(\i_0_i_reg_5799_reg[4]_0 [6]),
        .I2(\j_0_i_reg_5810_reg[5] ),
        .I3(\i_0_i_reg_5799_reg[4]_0 [7]),
        .O(ram_reg_i_11__4_n_3));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_12__3
       (.I0(\i_0_i_reg_5799_reg[4]_0 [2]),
        .I1(\j_0_i_reg_5810_reg[5] ),
        .O(ram_reg_i_12__3_n_3));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_13__2
       (.I0(\i_0_i_reg_5799_reg[4]_0 [1]),
        .I1(\j_0_i_reg_5810_reg[5] ),
        .O(ram_reg_i_13__2_n_3));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    ram_reg_i_14__2
       (.I0(\i_0_i_reg_5799_reg[4]_0 [5]),
        .I1(\i_0_i_reg_5799_reg[4]_0 [6]),
        .I2(\j_0_i_reg_5810_reg[5] ),
        .I3(\i_0_i_reg_5799_reg[4]_0 [7]),
        .O(ram_reg_i_14__2_n_3));
  LUT3 #(
    .INIT(8'h2A)) 
    ram_reg_i_15__2
       (.I0(Q[0]),
        .I1(\j_0_i_reg_5810_reg[3] ),
        .I2(\j_0_i_reg_5810_reg[1] ),
        .O(ram_reg_i_15__2_n_3));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_16__2
       (.I0(\i_0_i_reg_5799_reg[4]_0 [5]),
        .I1(\i_0_i_reg_5799_reg[4]_0 [6]),
        .I2(\j_0_i_reg_5810_reg[5] ),
        .I3(\i_0_i_reg_5799_reg[4]_0 [7]),
        .O(ram_reg_i_16__2_n_3));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_17__2
       (.I0(\i_0_i_reg_5799_reg[4]_0 [6]),
        .I1(\i_0_i_reg_5799_reg[4]_0 [5]),
        .I2(\j_0_i_reg_5810_reg[5] ),
        .I3(\i_0_i_reg_5799_reg[4]_0 [7]),
        .O(ram_reg_i_17__2_n_3));
  LUT6 #(
    .INIT(64'hF0000E02F2022E22)) 
    ram_reg_i_18__1
       (.I0(ram_reg_i_17__2_n_3),
        .I1(ram_reg_i_9__9_n_3),
        .I2(ram_reg_i_10__5_n_3),
        .I3(ram_reg_i_24__0_n_3),
        .I4(ram_reg_i_13__2_n_3),
        .I5(ram_reg_i_12__3_n_3),
        .O(ram_reg_i_18__1_n_3));
  LUT6 #(
    .INIT(64'h0100000010000000)) 
    ram_reg_i_19__1
       (.I0(\i_0_i_reg_5799_reg[4]_0 [4]),
        .I1(\j_0_i_reg_5810_reg[5] ),
        .I2(\i_0_i_reg_5799_reg[4]_0 [3]),
        .I3(ram_reg_i_24__0_n_3),
        .I4(\i_0_i_reg_5799_reg[4]_0 [2]),
        .I5(\i_0_i_reg_5799_reg[4]_0 [1]),
        .O(ram_reg_i_19__1_n_3));
  LUT5 #(
    .INIT(32'hFFA8A8A8)) 
    ram_reg_i_1__132
       (.I0(Q[0]),
        .I1(exitcond_flatten_fu_6084_p2),
        .I2(ram_reg_4),
        .I3(Q[1]),
        .I4(ap_enable_reg_pp2_iter1),
        .O(a_13_ce0));
  LUT6 #(
    .INIT(64'hEBAAAEAAAEAAEEAA)) 
    ram_reg_i_2
       (.I0(ram_reg_i_8__9_n_3),
        .I1(ram_reg_i_9__9_n_3),
        .I2(ram_reg_i_10__5_n_3),
        .I3(ram_reg_i_11__4_n_3),
        .I4(ram_reg_i_12__3_n_3),
        .I5(ram_reg_i_13__2_n_3),
        .O(ram_reg_i_2_n_3));
  LUT6 #(
    .INIT(64'hCFDF4D7D3FFFCFDF)) 
    ram_reg_i_20__0
       (.I0(ram_reg_i_14__2_n_3),
        .I1(ram_reg_i_9__9_n_3),
        .I2(ram_reg_i_10__5_n_3),
        .I3(ram_reg_i_11__4_n_3),
        .I4(ram_reg_i_12__3_n_3),
        .I5(ram_reg_i_13__2_n_3),
        .O(ram_reg_i_20__0_n_3));
  LUT6 #(
    .INIT(64'h00F305F3F0F3F5F3)) 
    ram_reg_i_21__0
       (.I0(ram_reg_i_7__4_0),
        .I1(ram_reg_i_7__4_1),
        .I2(ram_reg_i_13__2_n_3),
        .I3(ram_reg_i_12__3_n_3),
        .I4(\j_0_i_reg_5810_reg[3] ),
        .I5(ram_reg_i_7__4_2),
        .O(ram_reg_i_21__0_n_3));
  LUT5 #(
    .INIT(32'h00770577)) 
    ram_reg_i_22__0
       (.I0(\j_0_i_reg_5810_reg[2] ),
        .I1(\j_0_i_reg_5810_reg[4] ),
        .I2(\j_0_i_reg_5810_reg[1] ),
        .I3(ram_reg_i_7__4_3),
        .I4(\j_0_i_reg_5810_reg[2]_0 ),
        .O(ram_reg_i_22__0_n_3));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'h00400080)) 
    ram_reg_i_23__0
       (.I0(\i_0_i_reg_5799_reg[4]_0 [1]),
        .I1(ram_reg_i_24__0_n_3),
        .I2(\i_0_i_reg_5799_reg[4]_0 [4]),
        .I3(\j_0_i_reg_5810_reg[5] ),
        .I4(\i_0_i_reg_5799_reg[4]_0 [3]),
        .O(ram_reg_i_23__0_n_3));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'hF0F1)) 
    ram_reg_i_24__0
       (.I0(\i_0_i_reg_5799_reg[4]_0 [5]),
        .I1(\i_0_i_reg_5799_reg[4]_0 [6]),
        .I2(\j_0_i_reg_5810_reg[5] ),
        .I3(\i_0_i_reg_5799_reg[4]_0 [7]),
        .O(ram_reg_i_24__0_n_3));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    ram_reg_i_29
       (.I0(ram_reg_i_39_n_3),
        .I1(indvar_flatten_reg_5788_reg[2]),
        .I2(indvar_flatten_reg_5788_reg[1]),
        .I3(indvar_flatten_reg_5788_reg[0]),
        .I4(ram_reg_i_40_n_3),
        .I5(ram_reg_i_41_n_3),
        .O(exitcond_flatten_fu_6084_p2));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'h02)) 
    ram_reg_i_2__28
       (.I0(\i_0_i_reg_5799_reg[4]_0 [1]),
        .I1(\j_0_i_reg_5810_reg[5] ),
        .I2(\i_0_i_reg_5799_reg[4]_0 [2]),
        .O(\j_0_i_reg_5810_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'h02)) 
    ram_reg_i_2__29
       (.I0(\i_0_i_reg_5799_reg[4]_0 [2]),
        .I1(\j_0_i_reg_5810_reg[5] ),
        .I2(\i_0_i_reg_5799_reg[4]_0 [1]),
        .O(\j_0_i_reg_5810_reg[2] ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    ram_reg_i_2__32
       (.I0(\i_0_i_reg_5799_reg[4]_0 [4]),
        .I1(\i_0_i_reg_5799_reg[4]_0 [3]),
        .I2(\i_0_i_reg_5799_reg[4]_0 [7]),
        .I3(\j_0_i_reg_5810_reg[5] ),
        .I4(\i_0_i_reg_5799_reg[4]_0 [6]),
        .I5(\i_0_i_reg_5799_reg[4]_0 [5]),
        .O(\j_0_i_reg_5810_reg[4] ));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    ram_reg_i_2__42
       (.I0(\i_0_i_reg_5799_reg[4]_0 [3]),
        .I1(\i_0_i_reg_5799_reg[4]_0 [4]),
        .I2(\i_0_i_reg_5799_reg[4]_0 [7]),
        .I3(\j_0_i_reg_5810_reg[5] ),
        .I4(\i_0_i_reg_5799_reg[4]_0 [6]),
        .I5(\i_0_i_reg_5799_reg[4]_0 [5]),
        .O(\j_0_i_reg_5810_reg[3] ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    ram_reg_i_30__0
       (.I0(i_0_i_reg_5799[4]),
        .I1(i_0_i_reg_5799[2]),
        .I2(i_0_i_reg_5799[0]),
        .I3(\j_0_i_reg_5810_reg[5] ),
        .I4(i_0_i_reg_5799[1]),
        .I5(i_0_i_reg_5799[3]),
        .O(\i_0_i_reg_5799_reg[4] ));
  LUT5 #(
    .INIT(32'h00200000)) 
    ram_reg_i_31__0
       (.I0(\i_0_i_reg_5799_reg[4]_0 [5]),
        .I1(\i_0_i_reg_5799_reg[4]_0 [4]),
        .I2(\i_0_i_reg_5799_reg[4]_0 [7]),
        .I3(\i_0_i_reg_5799_reg[4]_0 [6]),
        .I4(ram_reg_i_42_n_3),
        .O(\j_0_i_reg_5810_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hCD)) 
    ram_reg_i_38
       (.I0(\i_0_i_reg_5799_reg[4]_0 [2]),
        .I1(\j_0_i_reg_5810_reg[5] ),
        .I2(\i_0_i_reg_5799_reg[4]_0 [1]),
        .O(\j_0_i_reg_5810_reg[2]_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_i_39
       (.I0(indvar_flatten_reg_5788_reg[6]),
        .I1(indvar_flatten_reg_5788_reg[5]),
        .I2(indvar_flatten_reg_5788_reg[4]),
        .I3(indvar_flatten_reg_5788_reg[3]),
        .O(ram_reg_i_39_n_3));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_3__2
       (.I0(ADDRBWRADDR[7]),
        .I1(ap_enable_reg_pp2_iter1),
        .I2(Q[1]),
        .I3(tmp_1_fu_6138_p3__0[2]),
        .O(ADDRARDADDR[8]));
  LUT6 #(
    .INIT(64'h3300AEAA0300F300)) 
    ram_reg_i_3__8
       (.I0(ram_reg_3),
        .I1(ram_reg_i_10__5_n_3),
        .I2(ram_reg_i_9__9_n_3),
        .I3(ram_reg_i_14__2_n_3),
        .I4(ram_reg_i_12__3_n_3),
        .I5(ram_reg_i_13__2_n_3),
        .O(ram_reg_i_3__8_n_3));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_40
       (.I0(indvar_flatten_reg_5788_reg[9]),
        .I1(indvar_flatten_reg_5788_reg[10]),
        .I2(indvar_flatten_reg_5788_reg[8]),
        .I3(indvar_flatten_reg_5788_reg[7]),
        .O(ram_reg_i_40_n_3));
  LUT4 #(
    .INIT(16'h0008)) 
    ram_reg_i_41
       (.I0(indvar_flatten_reg_5788_reg[14]),
        .I1(indvar_flatten_reg_5788_reg[13]),
        .I2(indvar_flatten_reg_5788_reg[12]),
        .I3(indvar_flatten_reg_5788_reg[11]),
        .O(ram_reg_i_41_n_3));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_i_42
       (.I0(\i_0_i_reg_5799_reg[4]_0 [1]),
        .I1(\i_0_i_reg_5799_reg[4]_0 [0]),
        .I2(\i_0_i_reg_5799_reg[4]_0 [3]),
        .I3(\i_0_i_reg_5799_reg[4]_0 [2]),
        .O(ram_reg_i_42_n_3));
  LUT6 #(
    .INIT(64'h000000440CCC0C44)) 
    ram_reg_i_4__3
       (.I0(\j_0_i_reg_5810_reg[4] ),
        .I1(ram_reg_i_15__2_n_3),
        .I2(ram_reg_1),
        .I3(ram_reg_i_12__3_n_3),
        .I4(ram_reg_i_13__2_n_3),
        .I5(ram_reg_2),
        .O(ram_reg_i_4__3_n_3));
  LUT6 #(
    .INIT(64'hFF00787878787878)) 
    ram_reg_i_4__9
       (.I0(\i_0_i_reg_5799_reg[4] ),
        .I1(i_0_i_reg_5799[5]),
        .I2(i_0_i_reg_5799[6]),
        .I3(ADDRBWRADDR[6]),
        .I4(ap_enable_reg_pp2_iter1),
        .I5(Q[1]),
        .O(ADDRARDADDR[7]));
  LUT6 #(
    .INIT(64'hCCFF4155CFFF33FF)) 
    ram_reg_i_5__2
       (.I0(\j_0_i_reg_5810_reg[4] ),
        .I1(ram_reg_i_9__9_n_3),
        .I2(ram_reg_i_10__5_n_3),
        .I3(ram_reg_i_16__2_n_3),
        .I4(ram_reg_i_12__3_n_3),
        .I5(ram_reg_i_13__2_n_3),
        .O(ram_reg_i_5__2_n_3));
  LUT5 #(
    .INIT(32'hF0666666)) 
    ram_reg_i_5__8
       (.I0(\i_0_i_reg_5799_reg[4] ),
        .I1(i_0_i_reg_5799[5]),
        .I2(ADDRBWRADDR[5]),
        .I3(ap_enable_reg_pp2_iter1),
        .I4(Q[1]),
        .O(ADDRARDADDR[6]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_6__1
       (.I0(ADDRBWRADDR[4]),
        .I1(ap_enable_reg_pp2_iter1),
        .I2(Q[1]),
        .I3(tmp_1_fu_6138_p3__0[1]),
        .O(ADDRARDADDR[5]));
  LUT6 #(
    .INIT(64'h00000107FFFFEF8F)) 
    ram_reg_i_6__4
       (.I0(ram_reg_i_13__2_n_3),
        .I1(ram_reg_i_12__3_n_3),
        .I2(ram_reg_i_16__2_n_3),
        .I3(ram_reg_i_10__5_n_3),
        .I4(ram_reg_i_9__9_n_3),
        .I5(ram_reg_i_17__2_n_3),
        .O(ram_reg_i_6__4_n_3));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_7__1
       (.I0(ADDRBWRADDR[3]),
        .I1(ap_enable_reg_pp2_iter1),
        .I2(Q[1]),
        .I3(tmp_1_fu_6138_p3__0[0]),
        .O(ADDRARDADDR[4]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFFFFFFF)) 
    ram_reg_i_7__4
       (.I0(ram_reg_i_18__1_n_3),
        .I1(ram_reg_i_19__1_n_3),
        .I2(ram_reg_i_20__0_n_3),
        .I3(ram_reg_i_21__0_n_3),
        .I4(ram_reg_i_22__0_n_3),
        .I5(ram_reg_i_23__0_n_3),
        .O(ram_reg_i_7__4_n_3));
  LUT6 #(
    .INIT(64'h8BBBBBBBB8888888)) 
    ram_reg_i_8__1
       (.I0(ADDRBWRADDR[2]),
        .I1(ram_reg_0),
        .I2(i_0_i_reg_5799[0]),
        .I3(\j_0_i_reg_5810_reg[5] ),
        .I4(i_0_i_reg_5799[1]),
        .I5(i_0_i_reg_5799[2]),
        .O(ADDRARDADDR[3]));
  LUT6 #(
    .INIT(64'hDDDDDDDDFDDDDDDD)) 
    ram_reg_i_8__9
       (.I0(ram_reg_4),
        .I1(exitcond_flatten_fu_6084_p2),
        .I2(\j_0_i_reg_5810_reg[2] ),
        .I3(ram_reg_i_14__2_n_3),
        .I4(\i_0_i_reg_5799_reg[4]_0 [3]),
        .I5(\j_0_i_reg_5810_reg[5] ),
        .O(ram_reg_i_8__9_n_3));
  LUT6 #(
    .INIT(64'h80BFBFBFBF808080)) 
    ram_reg_i_9__6
       (.I0(ADDRBWRADDR[1]),
        .I1(ap_enable_reg_pp2_iter1),
        .I2(Q[1]),
        .I3(\j_0_i_reg_5810_reg[5] ),
        .I4(i_0_i_reg_5799[0]),
        .I5(i_0_i_reg_5799[1]),
        .O(ADDRARDADDR[2]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_9__9
       (.I0(\i_0_i_reg_5799_reg[4]_0 [4]),
        .I1(\j_0_i_reg_5810_reg[5] ),
        .O(ram_reg_i_9__9_n_3));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_320
   (DOADO,
    DOBDO,
    ap_clk,
    a_13_ce0,
    ram_reg_0,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    ram_reg_1,
    ram_reg_2,
    INPUT_STREAM_data_V_0_sel2);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  input ap_clk;
  input a_13_ce0;
  input ram_reg_0;
  input [8:0]ADDRARDADDR;
  input [7:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg_1;
  input ram_reg_2;
  input INPUT_STREAM_data_V_0_sel2;

  wire [8:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2;
  wire a_13_ce0;
  wire a_78_we0;
  wire ap_clk;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2560" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(a_13_ce0),
        .ENBWREN(ram_reg_0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({a_78_we0,a_78_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_1__0
       (.I0(ram_reg_1),
        .I1(ram_reg_2),
        .I2(INPUT_STREAM_data_V_0_sel2),
        .O(a_78_we0));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_321
   (DOADO,
    DOBDO,
    ap_clk,
    a_13_ce0,
    ram_reg_0,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    ram_reg_1,
    ram_reg_2,
    INPUT_STREAM_data_V_0_sel2);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  input ap_clk;
  input a_13_ce0;
  input ram_reg_0;
  input [8:0]ADDRARDADDR;
  input [7:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg_1;
  input ram_reg_2;
  input INPUT_STREAM_data_V_0_sel2;

  wire [8:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2;
  wire a_13_ce0;
  wire a_77_we0;
  wire ap_clk;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2560" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(a_13_ce0),
        .ENBWREN(ram_reg_0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({a_77_we0,a_77_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_1__1
       (.I0(ram_reg_1),
        .I1(ram_reg_2),
        .I2(INPUT_STREAM_data_V_0_sel2),
        .O(a_77_we0));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_322
   (DOADO,
    DOBDO,
    \j_0_i_reg_5810_reg[4] ,
    ap_clk,
    a_13_ce0,
    ram_reg_0,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    ram_reg_1,
    INPUT_STREAM_data_V_0_sel2,
    Q,
    exitcond4_i_fu_6102_p2);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  output \j_0_i_reg_5810_reg[4] ;
  input ap_clk;
  input a_13_ce0;
  input ram_reg_0;
  input [8:0]ADDRARDADDR;
  input [7:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg_1;
  input INPUT_STREAM_data_V_0_sel2;
  input [4:0]Q;
  input exitcond4_i_fu_6102_p2;

  wire [8:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2;
  wire [4:0]Q;
  wire a_13_ce0;
  wire a_76_we0;
  wire ap_clk;
  wire exitcond4_i_fu_6102_p2;
  wire \j_0_i_reg_5810_reg[4] ;
  wire ram_reg_0;
  wire ram_reg_1;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2560" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(a_13_ce0),
        .ENBWREN(ram_reg_0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({a_76_we0,a_76_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_1__4
       (.I0(\j_0_i_reg_5810_reg[4] ),
        .I1(ram_reg_1),
        .I2(INPUT_STREAM_data_V_0_sel2),
        .O(a_76_we0));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    ram_reg_i_2__45
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[4]),
        .I3(exitcond4_i_fu_6102_p2),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(\j_0_i_reg_5810_reg[4] ));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_323
   (DOADO,
    DOBDO,
    INPUT_STREAM_data_V_0_sel2,
    ap_clk,
    a_13_ce0,
    ram_reg_0,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    exitcond_flatten_fu_6084_p2,
    \indvar_flatten_reg_5788_reg[0] ,
    Q,
    ram_reg_1,
    exitcond4_i_fu_6102_p2,
    ram_reg_2);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  output INPUT_STREAM_data_V_0_sel2;
  input ap_clk;
  input a_13_ce0;
  input ram_reg_0;
  input [8:0]ADDRARDADDR;
  input [7:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input exitcond_flatten_fu_6084_p2;
  input \indvar_flatten_reg_5788_reg[0] ;
  input [0:0]Q;
  input [1:0]ram_reg_1;
  input exitcond4_i_fu_6102_p2;
  input ram_reg_2;

  wire [8:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2;
  wire [0:0]Q;
  wire a_13_ce0;
  wire a_75_we0;
  wire ap_clk;
  wire exitcond4_i_fu_6102_p2;
  wire exitcond_flatten_fu_6084_p2;
  wire \indvar_flatten_reg_5788_reg[0] ;
  wire ram_reg_0;
  wire [1:0]ram_reg_1;
  wire ram_reg_2;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  LUT3 #(
    .INIT(8'h40)) 
    \j_0_i_reg_5810[7]_i_2 
       (.I0(exitcond_flatten_fu_6084_p2),
        .I1(\indvar_flatten_reg_5788_reg[0] ),
        .I2(Q),
        .O(INPUT_STREAM_data_V_0_sel2));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2560" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(a_13_ce0),
        .ENBWREN(ram_reg_0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({a_75_we0,a_75_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT5 #(
    .INIT(32'h20000000)) 
    ram_reg_i_1__158
       (.I0(ram_reg_1[1]),
        .I1(exitcond4_i_fu_6102_p2),
        .I2(ram_reg_1[0]),
        .I3(ram_reg_2),
        .I4(INPUT_STREAM_data_V_0_sel2),
        .O(a_75_we0));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_324
   (DOADO,
    DOBDO,
    ap_clk,
    a_13_ce0,
    ram_reg_0,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    ram_reg_1,
    ram_reg_2,
    INPUT_STREAM_data_V_0_sel2);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  input ap_clk;
  input a_13_ce0;
  input ram_reg_0;
  input [8:0]ADDRARDADDR;
  input [7:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg_1;
  input ram_reg_2;
  input INPUT_STREAM_data_V_0_sel2;

  wire [8:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2;
  wire a_13_ce0;
  wire a_74_we0;
  wire ap_clk;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2560" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(a_13_ce0),
        .ENBWREN(ram_reg_0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({a_74_we0,a_74_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_1__23
       (.I0(ram_reg_1),
        .I1(ram_reg_2),
        .I2(INPUT_STREAM_data_V_0_sel2),
        .O(a_74_we0));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_325
   (DOADO,
    DOBDO,
    ap_clk,
    a_13_ce0,
    ram_reg_0,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    ram_reg_1,
    ram_reg_2,
    INPUT_STREAM_data_V_0_sel2);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  input ap_clk;
  input a_13_ce0;
  input ram_reg_0;
  input [8:0]ADDRARDADDR;
  input [7:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg_1;
  input ram_reg_2;
  input INPUT_STREAM_data_V_0_sel2;

  wire [8:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2;
  wire a_13_ce0;
  wire a_73_we0;
  wire ap_clk;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2560" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(a_13_ce0),
        .ENBWREN(ram_reg_0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({a_73_we0,a_73_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_1__2
       (.I0(ram_reg_1),
        .I1(ram_reg_2),
        .I2(INPUT_STREAM_data_V_0_sel2),
        .O(a_73_we0));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_326
   (DOADO,
    DOBDO,
    ap_clk,
    a_13_ce0,
    ram_reg_0,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    ram_reg_1,
    ram_reg_2,
    INPUT_STREAM_data_V_0_sel2);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  input ap_clk;
  input a_13_ce0;
  input ram_reg_0;
  input [8:0]ADDRARDADDR;
  input [7:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg_1;
  input ram_reg_2;
  input INPUT_STREAM_data_V_0_sel2;

  wire [8:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2;
  wire a_13_ce0;
  wire a_72_we0;
  wire ap_clk;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2560" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(a_13_ce0),
        .ENBWREN(ram_reg_0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({a_72_we0,a_72_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_1__3
       (.I0(ram_reg_1),
        .I1(ram_reg_2),
        .I2(INPUT_STREAM_data_V_0_sel2),
        .O(a_72_we0));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_327
   (DOADO,
    DOBDO,
    \j_0_i_reg_5810_reg[4] ,
    ap_clk,
    a_13_ce0,
    ram_reg_0,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    Q,
    exitcond4_i_fu_6102_p2,
    INPUT_STREAM_data_V_0_sel2);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  output \j_0_i_reg_5810_reg[4] ;
  input ap_clk;
  input a_13_ce0;
  input ram_reg_0;
  input [8:0]ADDRARDADDR;
  input [7:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input [6:0]Q;
  input exitcond4_i_fu_6102_p2;
  input INPUT_STREAM_data_V_0_sel2;

  wire [8:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2;
  wire [6:0]Q;
  wire a_13_ce0;
  wire a_71_we0;
  wire ap_clk;
  wire exitcond4_i_fu_6102_p2;
  wire \j_0_i_reg_5810_reg[4] ;
  wire ram_reg_0;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2560" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(a_13_ce0),
        .ENBWREN(ram_reg_0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({a_71_we0,a_71_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT5 #(
    .INIT(32'h20000000)) 
    ram_reg_i_1__156
       (.I0(Q[1]),
        .I1(exitcond4_i_fu_6102_p2),
        .I2(Q[0]),
        .I3(\j_0_i_reg_5810_reg[4] ),
        .I4(INPUT_STREAM_data_V_0_sel2),
        .O(a_71_we0));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    ram_reg_i_2__37
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[6]),
        .I3(exitcond4_i_fu_6102_p2),
        .I4(Q[5]),
        .I5(Q[4]),
        .O(\j_0_i_reg_5810_reg[4] ));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_328
   (DOADO,
    DOBDO,
    ap_clk,
    a_13_ce0,
    ram_reg_0,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    ram_reg_1,
    ram_reg_2,
    INPUT_STREAM_data_V_0_sel2);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  input ap_clk;
  input a_13_ce0;
  input ram_reg_0;
  input [8:0]ADDRARDADDR;
  input [7:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg_1;
  input ram_reg_2;
  input INPUT_STREAM_data_V_0_sel2;

  wire [8:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2;
  wire a_13_ce0;
  wire a_70_we0;
  wire ap_clk;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2560" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(a_13_ce0),
        .ENBWREN(ram_reg_0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({a_70_we0,a_70_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_1__7
       (.I0(ram_reg_1),
        .I1(ram_reg_2),
        .I2(INPUT_STREAM_data_V_0_sel2),
        .O(a_70_we0));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_329
   (DOADO,
    DOBDO,
    ap_clk,
    a_0_ce0,
    ram_reg_0,
    ADDRARDADDR,
    tmp_8_mid2_v_fu_6474_p3,
    DIADI,
    INPUT_STREAM_data_V_0_sel2,
    ram_reg_1,
    ram_reg_2);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  input ap_clk;
  input a_0_ce0;
  input ram_reg_0;
  input [8:0]ADDRARDADDR;
  input [7:0]tmp_8_mid2_v_fu_6474_p3;
  input [7:0]DIADI;
  input INPUT_STREAM_data_V_0_sel2;
  input ram_reg_1;
  input ram_reg_2;

  wire [8:0]ADDRARDADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2;
  wire a_0_ce0;
  wire a_6_we0;
  wire ap_clk;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire [7:0]tmp_8_mid2_v_fu_6474_p3;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2560" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,tmp_8_mid2_v_fu_6474_p3,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(a_0_ce0),
        .ENBWREN(ram_reg_0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({a_6_we0,a_6_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_1__37
       (.I0(INPUT_STREAM_data_V_0_sel2),
        .I1(ram_reg_1),
        .I2(ram_reg_2),
        .O(a_6_we0));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_330
   (DOADO,
    DOBDO,
    ap_clk,
    a_13_ce0,
    ram_reg_0,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    ram_reg_1,
    ram_reg_2,
    INPUT_STREAM_data_V_0_sel2);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  input ap_clk;
  input a_13_ce0;
  input ram_reg_0;
  input [8:0]ADDRARDADDR;
  input [7:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg_1;
  input ram_reg_2;
  input INPUT_STREAM_data_V_0_sel2;

  wire [8:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2;
  wire a_13_ce0;
  wire a_69_we0;
  wire ap_clk;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2560" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(a_13_ce0),
        .ENBWREN(ram_reg_0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({a_69_we0,a_69_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_1__24
       (.I0(ram_reg_1),
        .I1(ram_reg_2),
        .I2(INPUT_STREAM_data_V_0_sel2),
        .O(a_69_we0));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_331
   (DOADO,
    DOBDO,
    ap_clk,
    a_13_ce0,
    ram_reg_0,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    ram_reg_1,
    ram_reg_2,
    INPUT_STREAM_data_V_0_sel2);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  input ap_clk;
  input a_13_ce0;
  input ram_reg_0;
  input [8:0]ADDRARDADDR;
  input [7:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg_1;
  input ram_reg_2;
  input INPUT_STREAM_data_V_0_sel2;

  wire [8:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2;
  wire a_13_ce0;
  wire a_68_we0;
  wire ap_clk;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2560" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(a_13_ce0),
        .ENBWREN(ram_reg_0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({a_68_we0,a_68_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_1__5
       (.I0(ram_reg_1),
        .I1(ram_reg_2),
        .I2(INPUT_STREAM_data_V_0_sel2),
        .O(a_68_we0));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_332
   (DOADO,
    DOBDO,
    \j_0_i_reg_5810_reg[4] ,
    ap_clk,
    a_13_ce0,
    ram_reg_0,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    Q,
    exitcond4_i_fu_6102_p2,
    INPUT_STREAM_data_V_0_sel2);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  output \j_0_i_reg_5810_reg[4] ;
  input ap_clk;
  input a_13_ce0;
  input ram_reg_0;
  input [8:0]ADDRARDADDR;
  input [7:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input [6:0]Q;
  input exitcond4_i_fu_6102_p2;
  input INPUT_STREAM_data_V_0_sel2;

  wire [8:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2;
  wire [6:0]Q;
  wire a_13_ce0;
  wire a_67_we0;
  wire ap_clk;
  wire exitcond4_i_fu_6102_p2;
  wire \j_0_i_reg_5810_reg[4] ;
  wire ram_reg_0;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2560" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(a_13_ce0),
        .ENBWREN(ram_reg_0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({a_67_we0,a_67_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT5 #(
    .INIT(32'h20000000)) 
    ram_reg_i_1__157
       (.I0(Q[1]),
        .I1(exitcond4_i_fu_6102_p2),
        .I2(Q[0]),
        .I3(\j_0_i_reg_5810_reg[4] ),
        .I4(INPUT_STREAM_data_V_0_sel2),
        .O(a_67_we0));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    ram_reg_i_2__33
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[6]),
        .I3(exitcond4_i_fu_6102_p2),
        .I4(Q[5]),
        .I5(Q[4]),
        .O(\j_0_i_reg_5810_reg[4] ));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_333
   (DOADO,
    DOBDO,
    ap_clk,
    a_13_ce0,
    ram_reg_0,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    ram_reg_1,
    ram_reg_2,
    INPUT_STREAM_data_V_0_sel2);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  input ap_clk;
  input a_13_ce0;
  input ram_reg_0;
  input [8:0]ADDRARDADDR;
  input [7:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg_1;
  input ram_reg_2;
  input INPUT_STREAM_data_V_0_sel2;

  wire [8:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2;
  wire a_13_ce0;
  wire a_66_we0;
  wire ap_clk;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2560" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(a_13_ce0),
        .ENBWREN(ram_reg_0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({a_66_we0,a_66_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_1__6
       (.I0(ram_reg_1),
        .I1(ram_reg_2),
        .I2(INPUT_STREAM_data_V_0_sel2),
        .O(a_66_we0));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_334
   (DOADO,
    DOBDO,
    ap_clk,
    a_13_ce0,
    ram_reg_0,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    ram_reg_1,
    ram_reg_2,
    INPUT_STREAM_data_V_0_sel2);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  input ap_clk;
  input a_13_ce0;
  input ram_reg_0;
  input [8:0]ADDRARDADDR;
  input [7:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg_1;
  input ram_reg_2;
  input INPUT_STREAM_data_V_0_sel2;

  wire [8:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2;
  wire a_13_ce0;
  wire a_65_we0;
  wire ap_clk;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2560" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(a_13_ce0),
        .ENBWREN(ram_reg_0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({a_65_we0,a_65_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_9
       (.I0(ram_reg_1),
        .I1(ram_reg_2),
        .I2(INPUT_STREAM_data_V_0_sel2),
        .O(a_65_we0));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_335
   (DOADO,
    DOBDO,
    a_0_ce0,
    \ap_CS_fsm_reg[5] ,
    ADDRARDADDR,
    tmp_8_mid2_v_fu_6474_p3,
    D,
    \ap_CS_fsm_reg[5]_0 ,
    ap_enable_reg_pp2_iter1_reg,
    ap_clk,
    DIADI,
    INPUT_STREAM_data_V_0_sel2,
    ram_reg_0,
    ram_reg_1,
    Q,
    ap_enable_reg_pp2_iter0,
    tmp_1_fu_6138_p3__0,
    exitcond1_i_i_fu_6438_p2,
    ram_reg_2,
    ram_reg_3,
    i_0_i_reg_5799,
    exitcond4_i_fu_6102_p2,
    p,
    ap_enable_reg_pp2_iter1,
    ram_reg_4,
    exitcond_flatten_fu_6084_p2,
    ram_reg_5,
    ram_reg_6);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  output a_0_ce0;
  output \ap_CS_fsm_reg[5] ;
  output [8:0]ADDRARDADDR;
  output [7:0]tmp_8_mid2_v_fu_6474_p3;
  output [2:0]D;
  output \ap_CS_fsm_reg[5]_0 ;
  output ap_enable_reg_pp2_iter1_reg;
  input ap_clk;
  input [7:0]DIADI;
  input INPUT_STREAM_data_V_0_sel2;
  input ram_reg_0;
  input ram_reg_1;
  input [1:0]Q;
  input ap_enable_reg_pp2_iter0;
  input [2:0]tmp_1_fu_6138_p3__0;
  input exitcond1_i_i_fu_6438_p2;
  input [7:0]ram_reg_2;
  input [7:0]ram_reg_3;
  input [4:0]i_0_i_reg_5799;
  input exitcond4_i_fu_6102_p2;
  input p;
  input ap_enable_reg_pp2_iter1;
  input [0:0]ram_reg_4;
  input exitcond_flatten_fu_6084_p2;
  input ram_reg_5;
  input ram_reg_6;

  wire [8:0]ADDRARDADDR;
  wire [2:0]D;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2;
  wire [1:0]Q;
  wire a_0_ce0;
  wire a_64_we0;
  wire \ap_CS_fsm_reg[5] ;
  wire \ap_CS_fsm_reg[5]_0 ;
  wire ap_clk;
  wire ap_enable_reg_pp2_iter0;
  wire ap_enable_reg_pp2_iter1;
  wire ap_enable_reg_pp2_iter1_reg;
  wire exitcond1_i_i_fu_6438_p2;
  wire exitcond4_i_fu_6102_p2;
  wire exitcond_flatten_fu_6084_p2;
  wire [4:0]i_0_i_reg_5799;
  wire p;
  wire ram_reg_0;
  wire ram_reg_1;
  wire [7:0]ram_reg_2;
  wire [7:0]ram_reg_3;
  wire [0:0]ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_i_32_n_3;
  wire ram_reg_i_34_n_3;
  wire ram_reg_i_35_n_3;
  wire ram_reg_i_36_n_3;
  wire ram_reg_i_44_n_3;
  wire [2:0]tmp_1_fu_6138_p3__0;
  wire [7:0]tmp_8_mid2_v_fu_6474_p3;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \ia_0_i_i_reg_5865[0]_i_1 
       (.I0(ram_reg_2[0]),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp2_iter1),
        .I3(p),
        .I4(ram_reg_3[0]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \ia_0_i_i_reg_5865[2]_i_1 
       (.I0(ram_reg_2[2]),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp2_iter1),
        .I3(p),
        .I4(ram_reg_3[2]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \ia_0_i_i_reg_5865[6]_i_1 
       (.I0(ram_reg_2[6]),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp2_iter1),
        .I3(p),
        .I4(ram_reg_3[6]),
        .O(D[2]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2560" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,tmp_8_mid2_v_fu_6474_p3,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(a_0_ce0),
        .ENBWREN(\ap_CS_fsm_reg[5] ),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({a_64_we0,a_64_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT5 #(
    .INIT(32'h80BFBF80)) 
    ram_reg_i_10
       (.I0(tmp_8_mid2_v_fu_6474_p3[0]),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp2_iter0),
        .I3(exitcond4_i_fu_6102_p2),
        .I4(i_0_i_reg_5799[0]),
        .O(ADDRARDADDR[1]));
  LUT4 #(
    .INIT(16'h0444)) 
    ram_reg_i_11__2
       (.I0(exitcond4_i_fu_6102_p2),
        .I1(ram_reg_4),
        .I2(ap_enable_reg_pp2_iter0),
        .I3(Q[1]),
        .O(ADDRARDADDR[0]));
  LUT6 #(
    .INIT(64'h7F807F7F7F808080)) 
    ram_reg_i_12__0
       (.I0(ram_reg_i_32_n_3),
        .I1(D[2]),
        .I2(exitcond1_i_i_fu_6438_p2),
        .I3(ram_reg_2[7]),
        .I4(\ap_CS_fsm_reg[5]_0 ),
        .I5(ram_reg_3[7]),
        .O(tmp_8_mid2_v_fu_6474_p3[7]));
  LUT6 #(
    .INIT(64'h7777787788887888)) 
    ram_reg_i_13
       (.I0(ram_reg_i_32_n_3),
        .I1(exitcond1_i_i_fu_6438_p2),
        .I2(ram_reg_2[6]),
        .I3(ap_enable_reg_pp2_iter1_reg),
        .I4(p),
        .I5(ram_reg_3[6]),
        .O(tmp_8_mid2_v_fu_6474_p3[6]));
  LUT6 #(
    .INIT(64'h7777787788887888)) 
    ram_reg_i_14
       (.I0(ram_reg_i_34_n_3),
        .I1(exitcond1_i_i_fu_6438_p2),
        .I2(ram_reg_2[5]),
        .I3(ap_enable_reg_pp2_iter1_reg),
        .I4(p),
        .I5(ram_reg_3[5]),
        .O(tmp_8_mid2_v_fu_6474_p3[5]));
  LUT6 #(
    .INIT(64'h7777787788887888)) 
    ram_reg_i_15
       (.I0(ram_reg_i_35_n_3),
        .I1(exitcond1_i_i_fu_6438_p2),
        .I2(ram_reg_2[4]),
        .I3(ap_enable_reg_pp2_iter1_reg),
        .I4(p),
        .I5(ram_reg_3[4]),
        .O(tmp_8_mid2_v_fu_6474_p3[4]));
  LUT6 #(
    .INIT(64'h7777787788887888)) 
    ram_reg_i_16
       (.I0(ram_reg_i_36_n_3),
        .I1(exitcond1_i_i_fu_6438_p2),
        .I2(ram_reg_2[3]),
        .I3(ap_enable_reg_pp2_iter1_reg),
        .I4(p),
        .I5(ram_reg_3[3]),
        .O(tmp_8_mid2_v_fu_6474_p3[3]));
  LUT6 #(
    .INIT(64'h757FFFFF8A800000)) 
    ram_reg_i_17
       (.I0(D[0]),
        .I1(ram_reg_2[1]),
        .I2(\ap_CS_fsm_reg[5]_0 ),
        .I3(ram_reg_3[1]),
        .I4(exitcond1_i_i_fu_6438_p2),
        .I5(D[1]),
        .O(tmp_8_mid2_v_fu_6474_p3[2]));
  LUT6 #(
    .INIT(64'h3FC05F5F3FC0A0A0)) 
    ram_reg_i_18
       (.I0(ram_reg_3[0]),
        .I1(ram_reg_2[0]),
        .I2(exitcond1_i_i_fu_6438_p2),
        .I3(ram_reg_2[1]),
        .I4(\ap_CS_fsm_reg[5]_0 ),
        .I5(ram_reg_3[1]),
        .O(tmp_8_mid2_v_fu_6474_p3[1]));
  LUT6 #(
    .INIT(64'h656666666A666666)) 
    ram_reg_i_19
       (.I0(exitcond1_i_i_fu_6438_p2),
        .I1(ram_reg_3[0]),
        .I2(p),
        .I3(ap_enable_reg_pp2_iter1),
        .I4(Q[1]),
        .I5(ram_reg_2[0]),
        .O(tmp_8_mid2_v_fu_6474_p3[0]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_1__125
       (.I0(ap_enable_reg_pp2_iter1),
        .I1(Q[1]),
        .O(ap_enable_reg_pp2_iter1_reg));
  LUT5 #(
    .INIT(32'hFFA8A8A8)) 
    ram_reg_i_1__133
       (.I0(Q[0]),
        .I1(exitcond_flatten_fu_6084_p2),
        .I2(ram_reg_5),
        .I3(ap_enable_reg_pp2_iter0),
        .I4(Q[1]),
        .O(a_0_ce0));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_1__34
       (.I0(INPUT_STREAM_data_V_0_sel2),
        .I1(ram_reg_0),
        .I2(ram_reg_1),
        .O(a_64_we0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_2__46
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp2_iter0),
        .O(\ap_CS_fsm_reg[5] ));
  LUT6 #(
    .INIT(64'hC000A0A0C0000000)) 
    ram_reg_i_32
       (.I0(ram_reg_3[5]),
        .I1(ram_reg_2[5]),
        .I2(ram_reg_i_35_n_3),
        .I3(ram_reg_2[4]),
        .I4(\ap_CS_fsm_reg[5]_0 ),
        .I5(ram_reg_3[4]),
        .O(ram_reg_i_32_n_3));
  LUT6 #(
    .INIT(64'hC000A0A0C0000000)) 
    ram_reg_i_34
       (.I0(ram_reg_3[4]),
        .I1(ram_reg_2[4]),
        .I2(ram_reg_i_36_n_3),
        .I3(ram_reg_2[3]),
        .I4(\ap_CS_fsm_reg[5]_0 ),
        .I5(ram_reg_3[3]),
        .O(ram_reg_i_34_n_3));
  LUT6 #(
    .INIT(64'hC000A0A0C0000000)) 
    ram_reg_i_35
       (.I0(ram_reg_3[3]),
        .I1(ram_reg_2[3]),
        .I2(ram_reg_i_44_n_3),
        .I3(ram_reg_2[2]),
        .I4(\ap_CS_fsm_reg[5]_0 ),
        .I5(ram_reg_3[2]),
        .O(ram_reg_i_35_n_3));
  LUT6 #(
    .INIT(64'hC000A0A0C0000000)) 
    ram_reg_i_36
       (.I0(ram_reg_3[2]),
        .I1(ram_reg_2[2]),
        .I2(D[0]),
        .I3(ram_reg_2[1]),
        .I4(\ap_CS_fsm_reg[5]_0 ),
        .I5(ram_reg_3[1]),
        .O(ram_reg_i_36_n_3));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_3__0
       (.I0(tmp_8_mid2_v_fu_6474_p3[7]),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp2_iter0),
        .I3(tmp_1_fu_6138_p3__0[2]),
        .O(ADDRARDADDR[8]));
  LUT6 #(
    .INIT(64'hA0CCA0A0A000A0A0)) 
    ram_reg_i_44
       (.I0(ram_reg_3[1]),
        .I1(ram_reg_2[1]),
        .I2(ram_reg_3[0]),
        .I3(p),
        .I4(ap_enable_reg_pp2_iter1_reg),
        .I5(ram_reg_2[0]),
        .O(ram_reg_i_44_n_3));
  LUT6 #(
    .INIT(64'hFF00787878787878)) 
    ram_reg_i_4__10
       (.I0(ram_reg_6),
        .I1(i_0_i_reg_5799[3]),
        .I2(i_0_i_reg_5799[4]),
        .I3(tmp_8_mid2_v_fu_6474_p3[6]),
        .I4(Q[1]),
        .I5(ap_enable_reg_pp2_iter0),
        .O(ADDRARDADDR[7]));
  LUT5 #(
    .INIT(32'hF0666666)) 
    ram_reg_i_5__9
       (.I0(ram_reg_6),
        .I1(i_0_i_reg_5799[3]),
        .I2(tmp_8_mid2_v_fu_6474_p3[5]),
        .I3(Q[1]),
        .I4(ap_enable_reg_pp2_iter0),
        .O(ADDRARDADDR[6]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_6
       (.I0(tmp_8_mid2_v_fu_6474_p3[4]),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp2_iter0),
        .I3(tmp_1_fu_6138_p3__0[1]),
        .O(ADDRARDADDR[5]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_7
       (.I0(tmp_8_mid2_v_fu_6474_p3[3]),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp2_iter0),
        .I3(tmp_1_fu_6138_p3__0[0]),
        .O(ADDRARDADDR[4]));
  LUT6 #(
    .INIT(64'h8BBBBBBBB8888888)) 
    ram_reg_i_8
       (.I0(tmp_8_mid2_v_fu_6474_p3[2]),
        .I1(\ap_CS_fsm_reg[5] ),
        .I2(i_0_i_reg_5799[0]),
        .I3(exitcond4_i_fu_6102_p2),
        .I4(i_0_i_reg_5799[1]),
        .I5(i_0_i_reg_5799[2]),
        .O(ADDRARDADDR[3]));
  LUT6 #(
    .INIT(64'h80BFBFBFBF808080)) 
    ram_reg_i_9__4
       (.I0(tmp_8_mid2_v_fu_6474_p3[1]),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp2_iter0),
        .I3(exitcond4_i_fu_6102_p2),
        .I4(i_0_i_reg_5799[0]),
        .I5(i_0_i_reg_5799[1]),
        .O(ADDRARDADDR[2]));
  LUT3 #(
    .INIT(8'h08)) 
    tmp129_reg_11273_reg_i_1
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp2_iter1),
        .I2(p),
        .O(\ap_CS_fsm_reg[5]_0 ));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_336
   (DOADO,
    DOBDO,
    \j_0_i_reg_5810_reg[4] ,
    ap_clk,
    a_13_ce0,
    ram_reg_0,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    Q,
    exitcond4_i_fu_6102_p2,
    INPUT_STREAM_data_V_0_sel2);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  output \j_0_i_reg_5810_reg[4] ;
  input ap_clk;
  input a_13_ce0;
  input ram_reg_0;
  input [8:0]ADDRARDADDR;
  input [7:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input [6:0]Q;
  input exitcond4_i_fu_6102_p2;
  input INPUT_STREAM_data_V_0_sel2;

  wire [8:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2;
  wire [6:0]Q;
  wire a_13_ce0;
  wire a_63_we0;
  wire ap_clk;
  wire exitcond4_i_fu_6102_p2;
  wire \j_0_i_reg_5810_reg[4] ;
  wire ram_reg_0;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2560" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(a_13_ce0),
        .ENBWREN(ram_reg_0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({a_63_we0,a_63_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT5 #(
    .INIT(32'h20000000)) 
    ram_reg_i_1__155
       (.I0(Q[1]),
        .I1(exitcond4_i_fu_6102_p2),
        .I2(Q[0]),
        .I3(\j_0_i_reg_5810_reg[4] ),
        .I4(INPUT_STREAM_data_V_0_sel2),
        .O(a_63_we0));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    ram_reg_i_2__44
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[6]),
        .I3(exitcond4_i_fu_6102_p2),
        .I4(Q[5]),
        .I5(Q[4]),
        .O(\j_0_i_reg_5810_reg[4] ));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_337
   (DOADO,
    DOBDO,
    ap_clk,
    a_0_ce0,
    ram_reg_0,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    ram_reg_1,
    ram_reg_2,
    INPUT_STREAM_data_V_0_sel2);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  input ap_clk;
  input a_0_ce0;
  input ram_reg_0;
  input [8:0]ADDRARDADDR;
  input [7:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg_1;
  input ram_reg_2;
  input INPUT_STREAM_data_V_0_sel2;

  wire [8:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2;
  wire a_0_ce0;
  wire a_62_we0;
  wire ap_clk;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2560" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(a_0_ce0),
        .ENBWREN(ram_reg_0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({a_62_we0,a_62_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_1__8
       (.I0(ram_reg_1),
        .I1(ram_reg_2),
        .I2(INPUT_STREAM_data_V_0_sel2),
        .O(a_62_we0));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_338
   (DOADO,
    DOBDO,
    ap_clk,
    a_0_ce0,
    ram_reg_0,
    ADDRARDADDR,
    tmp_8_mid2_v_fu_6474_p3,
    DIADI,
    INPUT_STREAM_data_V_0_sel2,
    ram_reg_1,
    ram_reg_2);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  input ap_clk;
  input a_0_ce0;
  input ram_reg_0;
  input [8:0]ADDRARDADDR;
  input [7:0]tmp_8_mid2_v_fu_6474_p3;
  input [7:0]DIADI;
  input INPUT_STREAM_data_V_0_sel2;
  input ram_reg_1;
  input ram_reg_2;

  wire [8:0]ADDRARDADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2;
  wire a_0_ce0;
  wire a_61_we0;
  wire ap_clk;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire [7:0]tmp_8_mid2_v_fu_6474_p3;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2560" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,tmp_8_mid2_v_fu_6474_p3,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(a_0_ce0),
        .ENBWREN(ram_reg_0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({a_61_we0,a_61_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_1__50
       (.I0(INPUT_STREAM_data_V_0_sel2),
        .I1(ram_reg_1),
        .I2(ram_reg_2),
        .O(a_61_we0));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_339
   (DOADO,
    DOBDO,
    ap_clk,
    a_0_ce0,
    ram_reg_0,
    ADDRARDADDR,
    tmp_8_mid2_v_fu_6474_p3,
    DIADI,
    INPUT_STREAM_data_V_0_sel2,
    ram_reg_1,
    ram_reg_2);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  input ap_clk;
  input a_0_ce0;
  input ram_reg_0;
  input [8:0]ADDRARDADDR;
  input [7:0]tmp_8_mid2_v_fu_6474_p3;
  input [7:0]DIADI;
  input INPUT_STREAM_data_V_0_sel2;
  input ram_reg_1;
  input ram_reg_2;

  wire [8:0]ADDRARDADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2;
  wire a_0_ce0;
  wire a_60_we0;
  wire ap_clk;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire [7:0]tmp_8_mid2_v_fu_6474_p3;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2560" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,tmp_8_mid2_v_fu_6474_p3,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(a_0_ce0),
        .ENBWREN(ram_reg_0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({a_60_we0,a_60_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_1__49
       (.I0(INPUT_STREAM_data_V_0_sel2),
        .I1(ram_reg_1),
        .I2(ram_reg_2),
        .O(a_60_we0));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_340
   (DOADO,
    DOBDO,
    ap_clk,
    a_0_ce0,
    ram_reg_0,
    ADDRARDADDR,
    tmp_8_mid2_v_fu_6474_p3,
    DIADI,
    INPUT_STREAM_data_V_0_sel2,
    ram_reg_1,
    ram_reg_2);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  input ap_clk;
  input a_0_ce0;
  input ram_reg_0;
  input [8:0]ADDRARDADDR;
  input [7:0]tmp_8_mid2_v_fu_6474_p3;
  input [7:0]DIADI;
  input INPUT_STREAM_data_V_0_sel2;
  input ram_reg_1;
  input ram_reg_2;

  wire [8:0]ADDRARDADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2;
  wire a_0_ce0;
  wire a_5_we0;
  wire ap_clk;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire [7:0]tmp_8_mid2_v_fu_6474_p3;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2560" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,tmp_8_mid2_v_fu_6474_p3,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(a_0_ce0),
        .ENBWREN(ram_reg_0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({a_5_we0,a_5_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_1__36
       (.I0(INPUT_STREAM_data_V_0_sel2),
        .I1(ram_reg_1),
        .I2(ram_reg_2),
        .O(a_5_we0));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_341
   (DOADO,
    DOBDO,
    \j_0_i_reg_5810_reg[3] ,
    ap_clk,
    a_13_ce0,
    ram_reg_0,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    Q,
    exitcond4_i_fu_6102_p2,
    INPUT_STREAM_data_V_0_sel2);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  output \j_0_i_reg_5810_reg[3] ;
  input ap_clk;
  input a_13_ce0;
  input ram_reg_0;
  input [8:0]ADDRARDADDR;
  input [7:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input [6:0]Q;
  input exitcond4_i_fu_6102_p2;
  input INPUT_STREAM_data_V_0_sel2;

  wire [8:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2;
  wire [6:0]Q;
  wire a_13_ce0;
  wire a_59_we0;
  wire ap_clk;
  wire exitcond4_i_fu_6102_p2;
  wire \j_0_i_reg_5810_reg[3] ;
  wire ram_reg_0;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2560" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(a_13_ce0),
        .ENBWREN(ram_reg_0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({a_59_we0,a_59_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT5 #(
    .INIT(32'h20000000)) 
    ram_reg_i_1__149
       (.I0(Q[1]),
        .I1(exitcond4_i_fu_6102_p2),
        .I2(Q[0]),
        .I3(\j_0_i_reg_5810_reg[3] ),
        .I4(INPUT_STREAM_data_V_0_sel2),
        .O(a_59_we0));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    ram_reg_i_2__41
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[6]),
        .I3(exitcond4_i_fu_6102_p2),
        .I4(Q[5]),
        .I5(Q[4]),
        .O(\j_0_i_reg_5810_reg[3] ));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_342
   (DOADO,
    DOBDO,
    ap_clk,
    a_13_ce0,
    ram_reg_0,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    ram_reg_1,
    ram_reg_2,
    INPUT_STREAM_data_V_0_sel2);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  input ap_clk;
  input a_13_ce0;
  input ram_reg_0;
  input [8:0]ADDRARDADDR;
  input [7:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg_1;
  input ram_reg_2;
  input INPUT_STREAM_data_V_0_sel2;

  wire [8:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2;
  wire a_13_ce0;
  wire a_58_we0;
  wire ap_clk;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2560" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(a_13_ce0),
        .ENBWREN(ram_reg_0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({a_58_we0,a_58_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_1__9
       (.I0(ram_reg_1),
        .I1(ram_reg_2),
        .I2(INPUT_STREAM_data_V_0_sel2),
        .O(a_58_we0));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_343
   (DOADO,
    DOBDO,
    ap_clk,
    a_13_ce0,
    ram_reg_0,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    ram_reg_1,
    ram_reg_2,
    INPUT_STREAM_data_V_0_sel2);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  input ap_clk;
  input a_13_ce0;
  input ram_reg_0;
  input [8:0]ADDRARDADDR;
  input [7:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg_1;
  input ram_reg_2;
  input INPUT_STREAM_data_V_0_sel2;

  wire [8:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2;
  wire a_13_ce0;
  wire a_57_we0;
  wire ap_clk;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2560" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(a_13_ce0),
        .ENBWREN(ram_reg_0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({a_57_we0,a_57_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_1__10
       (.I0(ram_reg_1),
        .I1(ram_reg_2),
        .I2(INPUT_STREAM_data_V_0_sel2),
        .O(a_57_we0));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_344
   (DOADO,
    DOBDO,
    ap_clk,
    a_13_ce0,
    ram_reg_0,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    ram_reg_1,
    ram_reg_2,
    INPUT_STREAM_data_V_0_sel2);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  input ap_clk;
  input a_13_ce0;
  input ram_reg_0;
  input [8:0]ADDRARDADDR;
  input [7:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg_1;
  input ram_reg_2;
  input INPUT_STREAM_data_V_0_sel2;

  wire [8:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2;
  wire a_13_ce0;
  wire a_56_we0;
  wire ap_clk;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2560" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(a_13_ce0),
        .ENBWREN(ram_reg_0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({a_56_we0,a_56_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_1__13
       (.I0(ram_reg_1),
        .I1(ram_reg_2),
        .I2(INPUT_STREAM_data_V_0_sel2),
        .O(a_56_we0));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_345
   (DOADO,
    DOBDO,
    \j_0_i_reg_5810_reg[4] ,
    ap_clk,
    a_13_ce0,
    ram_reg_0,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    Q,
    exitcond4_i_fu_6102_p2,
    INPUT_STREAM_data_V_0_sel2);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  output \j_0_i_reg_5810_reg[4] ;
  input ap_clk;
  input a_13_ce0;
  input ram_reg_0;
  input [8:0]ADDRARDADDR;
  input [7:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input [6:0]Q;
  input exitcond4_i_fu_6102_p2;
  input INPUT_STREAM_data_V_0_sel2;

  wire [8:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2;
  wire [6:0]Q;
  wire a_13_ce0;
  wire a_55_we0;
  wire ap_clk;
  wire exitcond4_i_fu_6102_p2;
  wire \j_0_i_reg_5810_reg[4] ;
  wire ram_reg_0;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2560" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(a_13_ce0),
        .ENBWREN(ram_reg_0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({a_55_we0,a_55_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT5 #(
    .INIT(32'h20000000)) 
    ram_reg_i_1__154
       (.I0(Q[1]),
        .I1(exitcond4_i_fu_6102_p2),
        .I2(Q[0]),
        .I3(\j_0_i_reg_5810_reg[4] ),
        .I4(INPUT_STREAM_data_V_0_sel2),
        .O(a_55_we0));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    ram_reg_i_2__36
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[6]),
        .I3(exitcond4_i_fu_6102_p2),
        .I4(Q[5]),
        .I5(Q[4]),
        .O(\j_0_i_reg_5810_reg[4] ));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_346
   (DOADO,
    DOBDO,
    ap_clk,
    a_13_ce0,
    ram_reg_0,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    ram_reg_1,
    ram_reg_2,
    INPUT_STREAM_data_V_0_sel2);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  input ap_clk;
  input a_13_ce0;
  input ram_reg_0;
  input [8:0]ADDRARDADDR;
  input [7:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg_1;
  input ram_reg_2;
  input INPUT_STREAM_data_V_0_sel2;

  wire [8:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2;
  wire a_13_ce0;
  wire a_54_we0;
  wire ap_clk;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2560" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(a_13_ce0),
        .ENBWREN(ram_reg_0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({a_54_we0,a_54_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_1__25
       (.I0(ram_reg_1),
        .I1(ram_reg_2),
        .I2(INPUT_STREAM_data_V_0_sel2),
        .O(a_54_we0));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_347
   (DOADO,
    DOBDO,
    ap_clk,
    a_13_ce0,
    ram_reg_0,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    ram_reg_1,
    ram_reg_2,
    INPUT_STREAM_data_V_0_sel2);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  input ap_clk;
  input a_13_ce0;
  input ram_reg_0;
  input [8:0]ADDRARDADDR;
  input [7:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg_1;
  input ram_reg_2;
  input INPUT_STREAM_data_V_0_sel2;

  wire [8:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2;
  wire a_13_ce0;
  wire a_53_we0;
  wire ap_clk;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2560" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(a_13_ce0),
        .ENBWREN(ram_reg_0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({a_53_we0,a_53_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_1__11
       (.I0(ram_reg_1),
        .I1(ram_reg_2),
        .I2(INPUT_STREAM_data_V_0_sel2),
        .O(a_53_we0));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_348
   (DOADO,
    DOBDO,
    ap_clk,
    a_13_ce0,
    ram_reg_0,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    ram_reg_1,
    ram_reg_2,
    INPUT_STREAM_data_V_0_sel2);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  input ap_clk;
  input a_13_ce0;
  input ram_reg_0;
  input [8:0]ADDRARDADDR;
  input [7:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg_1;
  input ram_reg_2;
  input INPUT_STREAM_data_V_0_sel2;

  wire [8:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2;
  wire a_13_ce0;
  wire a_52_we0;
  wire ap_clk;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2560" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(a_13_ce0),
        .ENBWREN(ram_reg_0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({a_52_we0,a_52_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_1__12
       (.I0(ram_reg_1),
        .I1(ram_reg_2),
        .I2(INPUT_STREAM_data_V_0_sel2),
        .O(a_52_we0));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_349
   (DOADO,
    DOBDO,
    ap_clk,
    a_13_ce0,
    ram_reg_0,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    Q,
    exitcond4_i_fu_6102_p2,
    ram_reg_1,
    INPUT_STREAM_data_V_0_sel2);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  input ap_clk;
  input a_13_ce0;
  input ram_reg_0;
  input [8:0]ADDRARDADDR;
  input [7:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input [1:0]Q;
  input exitcond4_i_fu_6102_p2;
  input ram_reg_1;
  input INPUT_STREAM_data_V_0_sel2;

  wire [8:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2;
  wire [1:0]Q;
  wire a_13_ce0;
  wire a_51_we0;
  wire ap_clk;
  wire exitcond4_i_fu_6102_p2;
  wire ram_reg_0;
  wire ram_reg_1;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2560" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(a_13_ce0),
        .ENBWREN(ram_reg_0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({a_51_we0,a_51_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT5 #(
    .INIT(32'h20000000)) 
    ram_reg_i_1__152
       (.I0(Q[1]),
        .I1(exitcond4_i_fu_6102_p2),
        .I2(Q[0]),
        .I3(ram_reg_1),
        .I4(INPUT_STREAM_data_V_0_sel2),
        .O(a_51_we0));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_350
   (DOADO,
    DOBDO,
    ap_clk,
    a_13_ce0,
    ram_reg_0,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    ram_reg_1,
    ram_reg_2,
    INPUT_STREAM_data_V_0_sel2);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  input ap_clk;
  input a_13_ce0;
  input ram_reg_0;
  input [8:0]ADDRARDADDR;
  input [7:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg_1;
  input ram_reg_2;
  input INPUT_STREAM_data_V_0_sel2;

  wire [8:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2;
  wire a_13_ce0;
  wire a_50_we0;
  wire ap_clk;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2560" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(a_13_ce0),
        .ENBWREN(ram_reg_0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({a_50_we0,a_50_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_1__16
       (.I0(ram_reg_1),
        .I1(ram_reg_2),
        .I2(INPUT_STREAM_data_V_0_sel2),
        .O(a_50_we0));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_351
   (DOADO,
    DOBDO,
    ap_clk,
    a_0_ce0,
    ram_reg_0,
    ADDRARDADDR,
    tmp_8_mid2_v_fu_6474_p3,
    DIADI,
    INPUT_STREAM_data_V_0_sel2,
    ram_reg_1,
    ram_reg_2);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  input ap_clk;
  input a_0_ce0;
  input ram_reg_0;
  input [8:0]ADDRARDADDR;
  input [7:0]tmp_8_mid2_v_fu_6474_p3;
  input [7:0]DIADI;
  input INPUT_STREAM_data_V_0_sel2;
  input ram_reg_1;
  input ram_reg_2;

  wire [8:0]ADDRARDADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2;
  wire a_0_ce0;
  wire a_4_we0;
  wire ap_clk;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire [7:0]tmp_8_mid2_v_fu_6474_p3;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2560" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,tmp_8_mid2_v_fu_6474_p3,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(a_0_ce0),
        .ENBWREN(ram_reg_0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({a_4_we0,a_4_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_1__28
       (.I0(INPUT_STREAM_data_V_0_sel2),
        .I1(ram_reg_1),
        .I2(ram_reg_2),
        .O(a_4_we0));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_352
   (DOADO,
    DOBDO,
    ap_clk,
    a_13_ce0,
    ram_reg_0,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    ram_reg_1,
    ram_reg_2,
    INPUT_STREAM_data_V_0_sel2);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  input ap_clk;
  input a_13_ce0;
  input ram_reg_0;
  input [8:0]ADDRARDADDR;
  input [7:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg_1;
  input ram_reg_2;
  input INPUT_STREAM_data_V_0_sel2;

  wire [8:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2;
  wire a_13_ce0;
  wire a_49_we0;
  wire ap_clk;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2560" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(a_13_ce0),
        .ENBWREN(ram_reg_0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({a_49_we0,a_49_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_1__26
       (.I0(ram_reg_1),
        .I1(ram_reg_2),
        .I2(INPUT_STREAM_data_V_0_sel2),
        .O(a_49_we0));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_353
   (DOADO,
    DOBDO,
    ap_clk,
    a_13_ce0,
    ram_reg_0,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    ram_reg_1,
    ram_reg_2,
    INPUT_STREAM_data_V_0_sel2);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  input ap_clk;
  input a_13_ce0;
  input ram_reg_0;
  input [8:0]ADDRARDADDR;
  input [7:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg_1;
  input ram_reg_2;
  input INPUT_STREAM_data_V_0_sel2;

  wire [8:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2;
  wire a_13_ce0;
  wire a_48_we0;
  wire ap_clk;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2560" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(a_13_ce0),
        .ENBWREN(ram_reg_0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({a_48_we0,a_48_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_1__14
       (.I0(ram_reg_1),
        .I1(ram_reg_2),
        .I2(INPUT_STREAM_data_V_0_sel2),
        .O(a_48_we0));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_354
   (DOADO,
    DOBDO,
    \j_0_i_reg_5810_reg[4] ,
    ap_clk,
    a_13_ce0,
    ram_reg_0,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    Q,
    exitcond4_i_fu_6102_p2,
    INPUT_STREAM_data_V_0_sel2);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  output \j_0_i_reg_5810_reg[4] ;
  input ap_clk;
  input a_13_ce0;
  input ram_reg_0;
  input [8:0]ADDRARDADDR;
  input [7:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input [6:0]Q;
  input exitcond4_i_fu_6102_p2;
  input INPUT_STREAM_data_V_0_sel2;

  wire [8:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2;
  wire [6:0]Q;
  wire a_13_ce0;
  wire a_47_we0;
  wire ap_clk;
  wire exitcond4_i_fu_6102_p2;
  wire \j_0_i_reg_5810_reg[4] ;
  wire ram_reg_0;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2560" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(a_13_ce0),
        .ENBWREN(ram_reg_0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({a_47_we0,a_47_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT5 #(
    .INIT(32'h20000000)) 
    ram_reg_i_1__153
       (.I0(Q[1]),
        .I1(exitcond4_i_fu_6102_p2),
        .I2(Q[0]),
        .I3(\j_0_i_reg_5810_reg[4] ),
        .I4(INPUT_STREAM_data_V_0_sel2),
        .O(a_47_we0));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    ram_reg_i_2__43
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[6]),
        .I3(exitcond4_i_fu_6102_p2),
        .I4(Q[5]),
        .I5(Q[4]),
        .O(\j_0_i_reg_5810_reg[4] ));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_355
   (DOADO,
    DOBDO,
    ap_clk,
    a_13_ce0,
    ram_reg_0,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    ram_reg_1,
    ram_reg_2,
    INPUT_STREAM_data_V_0_sel2);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  input ap_clk;
  input a_13_ce0;
  input ram_reg_0;
  input [8:0]ADDRARDADDR;
  input [7:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg_1;
  input ram_reg_2;
  input INPUT_STREAM_data_V_0_sel2;

  wire [8:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2;
  wire a_13_ce0;
  wire a_46_we0;
  wire ap_clk;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2560" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(a_13_ce0),
        .ENBWREN(ram_reg_0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({a_46_we0,a_46_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_1__15
       (.I0(ram_reg_1),
        .I1(ram_reg_2),
        .I2(INPUT_STREAM_data_V_0_sel2),
        .O(a_46_we0));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_356
   (DOADO,
    DOBDO,
    ap_clk,
    a_13_ce0,
    ram_reg_0,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    ram_reg_1,
    ram_reg_2,
    INPUT_STREAM_data_V_0_sel2);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  input ap_clk;
  input a_13_ce0;
  input ram_reg_0;
  input [8:0]ADDRARDADDR;
  input [7:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg_1;
  input ram_reg_2;
  input INPUT_STREAM_data_V_0_sel2;

  wire [8:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2;
  wire a_13_ce0;
  wire a_45_we0;
  wire ap_clk;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2560" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(a_13_ce0),
        .ENBWREN(ram_reg_0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({a_45_we0,a_45_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_9__0
       (.I0(ram_reg_1),
        .I1(ram_reg_2),
        .I2(INPUT_STREAM_data_V_0_sel2),
        .O(a_45_we0));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_357
   (DOADO,
    DOBDO,
    ap_clk,
    a_0_ce0,
    ram_reg_0,
    ADDRARDADDR,
    tmp_8_mid2_v_fu_6474_p3,
    DIADI,
    INPUT_STREAM_data_V_0_sel2,
    ram_reg_1,
    ram_reg_2);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  input ap_clk;
  input a_0_ce0;
  input ram_reg_0;
  input [8:0]ADDRARDADDR;
  input [7:0]tmp_8_mid2_v_fu_6474_p3;
  input [7:0]DIADI;
  input INPUT_STREAM_data_V_0_sel2;
  input ram_reg_1;
  input ram_reg_2;

  wire [8:0]ADDRARDADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2;
  wire a_0_ce0;
  wire a_44_we0;
  wire ap_clk;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire [7:0]tmp_8_mid2_v_fu_6474_p3;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2560" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,tmp_8_mid2_v_fu_6474_p3,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(a_0_ce0),
        .ENBWREN(ram_reg_0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({a_44_we0,a_44_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_1__33
       (.I0(INPUT_STREAM_data_V_0_sel2),
        .I1(ram_reg_1),
        .I2(ram_reg_2),
        .O(a_44_we0));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_358
   (DOADO,
    DOBDO,
    \j_0_i_reg_5810_reg[3] ,
    ap_clk,
    a_13_ce0,
    ram_reg_0,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    Q,
    exitcond4_i_fu_6102_p2,
    INPUT_STREAM_data_V_0_sel2);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  output \j_0_i_reg_5810_reg[3] ;
  input ap_clk;
  input a_13_ce0;
  input ram_reg_0;
  input [8:0]ADDRARDADDR;
  input [7:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input [6:0]Q;
  input exitcond4_i_fu_6102_p2;
  input INPUT_STREAM_data_V_0_sel2;

  wire [8:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2;
  wire [6:0]Q;
  wire a_13_ce0;
  wire a_43_we0;
  wire ap_clk;
  wire exitcond4_i_fu_6102_p2;
  wire \j_0_i_reg_5810_reg[3] ;
  wire ram_reg_0;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2560" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(a_13_ce0),
        .ENBWREN(ram_reg_0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({a_43_we0,a_43_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT5 #(
    .INIT(32'h20000000)) 
    ram_reg_i_1__151
       (.I0(Q[1]),
        .I1(exitcond4_i_fu_6102_p2),
        .I2(Q[0]),
        .I3(\j_0_i_reg_5810_reg[3] ),
        .I4(INPUT_STREAM_data_V_0_sel2),
        .O(a_43_we0));
  LUT6 #(
    .INIT(64'h0000000000040000)) 
    ram_reg_i_2__40
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[6]),
        .I3(exitcond4_i_fu_6102_p2),
        .I4(Q[5]),
        .I5(Q[4]),
        .O(\j_0_i_reg_5810_reg[3] ));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_359
   (DOADO,
    DOBDO,
    ap_clk,
    a_0_ce0,
    ram_reg_0,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    ram_reg_1,
    ram_reg_2,
    INPUT_STREAM_data_V_0_sel2);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  input ap_clk;
  input a_0_ce0;
  input ram_reg_0;
  input [8:0]ADDRARDADDR;
  input [7:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg_1;
  input ram_reg_2;
  input INPUT_STREAM_data_V_0_sel2;

  wire [8:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2;
  wire a_0_ce0;
  wire a_42_we0;
  wire ap_clk;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2560" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(a_0_ce0),
        .ENBWREN(ram_reg_0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({a_42_we0,a_42_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_1__17
       (.I0(ram_reg_1),
        .I1(ram_reg_2),
        .I2(INPUT_STREAM_data_V_0_sel2),
        .O(a_42_we0));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_360
   (DOADO,
    DOBDO,
    ap_clk,
    a_0_ce0,
    ram_reg_0,
    ADDRARDADDR,
    tmp_8_mid2_v_fu_6474_p3,
    DIADI,
    INPUT_STREAM_data_V_0_sel2,
    ram_reg_1,
    ram_reg_2);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  input ap_clk;
  input a_0_ce0;
  input ram_reg_0;
  input [8:0]ADDRARDADDR;
  input [7:0]tmp_8_mid2_v_fu_6474_p3;
  input [7:0]DIADI;
  input INPUT_STREAM_data_V_0_sel2;
  input ram_reg_1;
  input ram_reg_2;

  wire [8:0]ADDRARDADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2;
  wire a_0_ce0;
  wire a_41_we0;
  wire ap_clk;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire [7:0]tmp_8_mid2_v_fu_6474_p3;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2560" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,tmp_8_mid2_v_fu_6474_p3,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(a_0_ce0),
        .ENBWREN(ram_reg_0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({a_41_we0,a_41_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_1__48
       (.I0(INPUT_STREAM_data_V_0_sel2),
        .I1(ram_reg_1),
        .I2(ram_reg_2),
        .O(a_41_we0));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_361
   (DOADO,
    DOBDO,
    ap_clk,
    a_0_ce0,
    ram_reg_0,
    ADDRARDADDR,
    tmp_8_mid2_v_fu_6474_p3,
    DIADI,
    INPUT_STREAM_data_V_0_sel2,
    ram_reg_1,
    ram_reg_2);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  input ap_clk;
  input a_0_ce0;
  input ram_reg_0;
  input [8:0]ADDRARDADDR;
  input [7:0]tmp_8_mid2_v_fu_6474_p3;
  input [7:0]DIADI;
  input INPUT_STREAM_data_V_0_sel2;
  input ram_reg_1;
  input ram_reg_2;

  wire [8:0]ADDRARDADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2;
  wire a_0_ce0;
  wire a_40_we0;
  wire ap_clk;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire [7:0]tmp_8_mid2_v_fu_6474_p3;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2560" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,tmp_8_mid2_v_fu_6474_p3,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(a_0_ce0),
        .ENBWREN(ram_reg_0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({a_40_we0,a_40_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_1__47
       (.I0(INPUT_STREAM_data_V_0_sel2),
        .I1(ram_reg_1),
        .I2(ram_reg_2),
        .O(a_40_we0));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_362
   (DOADO,
    DOBDO,
    \j_0_i_reg_5810_reg[4] ,
    ap_clk,
    a_0_ce0,
    ram_reg_0,
    ADDRARDADDR,
    tmp_8_mid2_v_fu_6474_p3,
    DIADI,
    Q,
    exitcond4_i_fu_6102_p2,
    INPUT_STREAM_data_V_0_sel2);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  output \j_0_i_reg_5810_reg[4] ;
  input ap_clk;
  input a_0_ce0;
  input ram_reg_0;
  input [8:0]ADDRARDADDR;
  input [7:0]tmp_8_mid2_v_fu_6474_p3;
  input [7:0]DIADI;
  input [6:0]Q;
  input exitcond4_i_fu_6102_p2;
  input INPUT_STREAM_data_V_0_sel2;

  wire [8:0]ADDRARDADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2;
  wire [6:0]Q;
  wire a_0_ce0;
  wire a_3_we0;
  wire ap_clk;
  wire exitcond4_i_fu_6102_p2;
  wire \j_0_i_reg_5810_reg[4] ;
  wire ram_reg_0;
  wire [7:0]tmp_8_mid2_v_fu_6474_p3;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2560" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,tmp_8_mid2_v_fu_6474_p3,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(a_0_ce0),
        .ENBWREN(ram_reg_0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({a_3_we0,a_3_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT5 #(
    .INIT(32'h20000000)) 
    ram_reg_i_1__145
       (.I0(Q[1]),
        .I1(exitcond4_i_fu_6102_p2),
        .I2(Q[0]),
        .I3(INPUT_STREAM_data_V_0_sel2),
        .I4(\j_0_i_reg_5810_reg[4] ),
        .O(a_3_we0));
  LUT6 #(
    .INIT(64'hFF00FF00FF00FF01)) 
    ram_reg_i_37
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[6]),
        .I3(exitcond4_i_fu_6102_p2),
        .I4(Q[5]),
        .I5(Q[4]),
        .O(\j_0_i_reg_5810_reg[4] ));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_363
   (DOADO,
    DOBDO,
    \j_0_i_reg_5810_reg[4] ,
    ap_clk,
    a_13_ce0,
    ram_reg_0,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    Q,
    exitcond4_i_fu_6102_p2,
    INPUT_STREAM_data_V_0_sel2);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  output \j_0_i_reg_5810_reg[4] ;
  input ap_clk;
  input a_13_ce0;
  input ram_reg_0;
  input [8:0]ADDRARDADDR;
  input [7:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input [6:0]Q;
  input exitcond4_i_fu_6102_p2;
  input INPUT_STREAM_data_V_0_sel2;

  wire [8:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2;
  wire [6:0]Q;
  wire a_13_ce0;
  wire a_39_we0;
  wire ap_clk;
  wire exitcond4_i_fu_6102_p2;
  wire \j_0_i_reg_5810_reg[4] ;
  wire ram_reg_0;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2560" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(a_13_ce0),
        .ENBWREN(ram_reg_0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({a_39_we0,a_39_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT5 #(
    .INIT(32'h20000000)) 
    ram_reg_i_1__148
       (.I0(Q[1]),
        .I1(exitcond4_i_fu_6102_p2),
        .I2(Q[0]),
        .I3(\j_0_i_reg_5810_reg[4] ),
        .I4(INPUT_STREAM_data_V_0_sel2),
        .O(a_39_we0));
  LUT6 #(
    .INIT(64'h0000000000040000)) 
    ram_reg_i_2__35
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[6]),
        .I3(exitcond4_i_fu_6102_p2),
        .I4(Q[5]),
        .I5(Q[4]),
        .O(\j_0_i_reg_5810_reg[4] ));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_364
   (DOADO,
    DOBDO,
    ap_clk,
    a_13_ce0,
    ram_reg_0,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    ram_reg_1,
    ram_reg_2,
    INPUT_STREAM_data_V_0_sel2);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  input ap_clk;
  input a_13_ce0;
  input ram_reg_0;
  input [8:0]ADDRARDADDR;
  input [7:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg_1;
  input ram_reg_2;
  input INPUT_STREAM_data_V_0_sel2;

  wire [8:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2;
  wire a_13_ce0;
  wire a_38_we0;
  wire ap_clk;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2560" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(a_13_ce0),
        .ENBWREN(ram_reg_0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({a_38_we0,a_38_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_1__18
       (.I0(ram_reg_1),
        .I1(ram_reg_2),
        .I2(INPUT_STREAM_data_V_0_sel2),
        .O(a_38_we0));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_365
   (DOADO,
    DOBDO,
    ap_clk,
    a_13_ce0,
    ram_reg_0,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    ram_reg_1,
    ram_reg_2,
    INPUT_STREAM_data_V_0_sel2);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  input ap_clk;
  input a_13_ce0;
  input ram_reg_0;
  input [8:0]ADDRARDADDR;
  input [7:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg_1;
  input ram_reg_2;
  input INPUT_STREAM_data_V_0_sel2;

  wire [8:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2;
  wire a_13_ce0;
  wire a_37_we0;
  wire ap_clk;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2560" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(a_13_ce0),
        .ENBWREN(ram_reg_0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({a_37_we0,a_37_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_1__19
       (.I0(ram_reg_1),
        .I1(ram_reg_2),
        .I2(INPUT_STREAM_data_V_0_sel2),
        .O(a_37_we0));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_366
   (DOADO,
    DOBDO,
    ap_clk,
    a_13_ce0,
    ram_reg_0,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    INPUT_STREAM_data_V_0_sel2,
    ram_reg_1,
    ram_reg_2);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  input ap_clk;
  input a_13_ce0;
  input ram_reg_0;
  input [8:0]ADDRARDADDR;
  input [7:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input INPUT_STREAM_data_V_0_sel2;
  input ram_reg_1;
  input ram_reg_2;

  wire [8:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2;
  wire a_13_ce0;
  wire a_36_we0;
  wire ap_clk;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2560" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(a_13_ce0),
        .ENBWREN(ram_reg_0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({a_36_we0,a_36_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_1__46
       (.I0(INPUT_STREAM_data_V_0_sel2),
        .I1(ram_reg_1),
        .I2(ram_reg_2),
        .O(a_36_we0));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_367
   (DOADO,
    DOBDO,
    \j_0_i_reg_5810_reg[4] ,
    ap_clk,
    a_13_ce0,
    ram_reg_0,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    Q,
    exitcond4_i_fu_6102_p2,
    INPUT_STREAM_data_V_0_sel2);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  output \j_0_i_reg_5810_reg[4] ;
  input ap_clk;
  input a_13_ce0;
  input ram_reg_0;
  input [8:0]ADDRARDADDR;
  input [7:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input [6:0]Q;
  input exitcond4_i_fu_6102_p2;
  input INPUT_STREAM_data_V_0_sel2;

  wire [8:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2;
  wire [6:0]Q;
  wire a_13_ce0;
  wire a_35_we0;
  wire ap_clk;
  wire exitcond4_i_fu_6102_p2;
  wire \j_0_i_reg_5810_reg[4] ;
  wire ram_reg_0;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2560" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(a_13_ce0),
        .ENBWREN(ram_reg_0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({a_35_we0,a_35_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT5 #(
    .INIT(32'h20000000)) 
    ram_reg_i_1__140
       (.I0(Q[1]),
        .I1(exitcond4_i_fu_6102_p2),
        .I2(Q[0]),
        .I3(INPUT_STREAM_data_V_0_sel2),
        .I4(\j_0_i_reg_5810_reg[4] ),
        .O(a_35_we0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    ram_reg_i_2__31
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[6]),
        .I3(exitcond4_i_fu_6102_p2),
        .I4(Q[5]),
        .I5(Q[4]),
        .O(\j_0_i_reg_5810_reg[4] ));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_368
   (DOADO,
    DOBDO,
    ap_clk,
    a_0_ce0,
    ram_reg_0,
    ADDRARDADDR,
    tmp_8_mid2_v_fu_6474_p3,
    DIADI,
    INPUT_STREAM_data_V_0_sel2,
    ram_reg_1,
    ram_reg_2);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  input ap_clk;
  input a_0_ce0;
  input ram_reg_0;
  input [8:0]ADDRARDADDR;
  input [7:0]tmp_8_mid2_v_fu_6474_p3;
  input [7:0]DIADI;
  input INPUT_STREAM_data_V_0_sel2;
  input ram_reg_1;
  input ram_reg_2;

  wire [8:0]ADDRARDADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2;
  wire a_0_ce0;
  wire a_34_we0;
  wire ap_clk;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire [7:0]tmp_8_mid2_v_fu_6474_p3;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2560" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,tmp_8_mid2_v_fu_6474_p3,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(a_0_ce0),
        .ENBWREN(ram_reg_0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({a_34_we0,a_34_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_1__31
       (.I0(INPUT_STREAM_data_V_0_sel2),
        .I1(ram_reg_1),
        .I2(ram_reg_2),
        .O(a_34_we0));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_369
   (DOADO,
    DOBDO,
    ap_clk,
    a_13_ce0,
    ram_reg_0,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    INPUT_STREAM_data_V_0_sel2,
    ram_reg_1,
    ram_reg_2);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  input ap_clk;
  input a_13_ce0;
  input ram_reg_0;
  input [8:0]ADDRARDADDR;
  input [7:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input INPUT_STREAM_data_V_0_sel2;
  input ram_reg_1;
  input ram_reg_2;

  wire [8:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2;
  wire a_13_ce0;
  wire a_33_we0;
  wire ap_clk;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2560" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(a_13_ce0),
        .ENBWREN(ram_reg_0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({a_33_we0,a_33_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_1__44
       (.I0(INPUT_STREAM_data_V_0_sel2),
        .I1(ram_reg_1),
        .I2(ram_reg_2),
        .O(a_33_we0));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_370
   (DOADO,
    DOBDO,
    ap_clk,
    a_0_ce0,
    ram_reg_0,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    INPUT_STREAM_data_V_0_sel2,
    ram_reg_1,
    ram_reg_2);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  input ap_clk;
  input a_0_ce0;
  input ram_reg_0;
  input [8:0]ADDRARDADDR;
  input [7:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input INPUT_STREAM_data_V_0_sel2;
  input ram_reg_1;
  input ram_reg_2;

  wire [8:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2;
  wire a_0_ce0;
  wire a_32_we0;
  wire ap_clk;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2560" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(a_0_ce0),
        .ENBWREN(ram_reg_0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({a_32_we0,a_32_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_1__43
       (.I0(INPUT_STREAM_data_V_0_sel2),
        .I1(ram_reg_1),
        .I2(ram_reg_2),
        .O(a_32_we0));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_371
   (DOADO,
    DOBDO,
    \j_0_i_reg_5810_reg[4] ,
    ap_clk,
    a_0_ce0,
    ram_reg_0,
    ADDRARDADDR,
    tmp_8_mid2_v_fu_6474_p3,
    DIADI,
    Q,
    exitcond4_i_fu_6102_p2,
    INPUT_STREAM_data_V_0_sel2);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  output \j_0_i_reg_5810_reg[4] ;
  input ap_clk;
  input a_0_ce0;
  input ram_reg_0;
  input [8:0]ADDRARDADDR;
  input [7:0]tmp_8_mid2_v_fu_6474_p3;
  input [7:0]DIADI;
  input [6:0]Q;
  input exitcond4_i_fu_6102_p2;
  input INPUT_STREAM_data_V_0_sel2;

  wire [8:0]ADDRARDADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2;
  wire [6:0]Q;
  wire a_0_ce0;
  wire a_31_we0;
  wire ap_clk;
  wire exitcond4_i_fu_6102_p2;
  wire \j_0_i_reg_5810_reg[4] ;
  wire ram_reg_0;
  wire [7:0]tmp_8_mid2_v_fu_6474_p3;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2560" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,tmp_8_mid2_v_fu_6474_p3,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(a_0_ce0),
        .ENBWREN(ram_reg_0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({a_31_we0,a_31_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT5 #(
    .INIT(32'h20000000)) 
    ram_reg_i_1__142
       (.I0(Q[1]),
        .I1(exitcond4_i_fu_6102_p2),
        .I2(Q[0]),
        .I3(INPUT_STREAM_data_V_0_sel2),
        .I4(\j_0_i_reg_5810_reg[4] ),
        .O(a_31_we0));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    ram_reg_i_3__10
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[6]),
        .I3(exitcond4_i_fu_6102_p2),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(\j_0_i_reg_5810_reg[4] ));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_372
   (DOADO,
    DOBDO,
    ap_clk,
    a_0_ce0,
    ram_reg_0,
    ADDRARDADDR,
    tmp_8_mid2_v_fu_6474_p3,
    DIADI,
    INPUT_STREAM_data_V_0_sel2,
    ram_reg_1,
    ram_reg_2);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  input ap_clk;
  input a_0_ce0;
  input ram_reg_0;
  input [8:0]ADDRARDADDR;
  input [7:0]tmp_8_mid2_v_fu_6474_p3;
  input [7:0]DIADI;
  input INPUT_STREAM_data_V_0_sel2;
  input ram_reg_1;
  input ram_reg_2;

  wire [8:0]ADDRARDADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2;
  wire a_0_ce0;
  wire a_30_we0;
  wire ap_clk;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire [7:0]tmp_8_mid2_v_fu_6474_p3;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2560" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,tmp_8_mid2_v_fu_6474_p3,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(a_0_ce0),
        .ENBWREN(ram_reg_0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({a_30_we0,a_30_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_1__42
       (.I0(INPUT_STREAM_data_V_0_sel2),
        .I1(ram_reg_1),
        .I2(ram_reg_2),
        .O(a_30_we0));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_373
   (DOADO,
    DOBDO,
    ap_clk,
    a_0_ce0,
    ram_reg_0,
    ADDRARDADDR,
    tmp_8_mid2_v_fu_6474_p3,
    DIADI,
    INPUT_STREAM_data_V_0_sel2,
    ram_reg_1,
    ram_reg_2);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  input ap_clk;
  input a_0_ce0;
  input ram_reg_0;
  input [8:0]ADDRARDADDR;
  input [7:0]tmp_8_mid2_v_fu_6474_p3;
  input [7:0]DIADI;
  input INPUT_STREAM_data_V_0_sel2;
  input ram_reg_1;
  input ram_reg_2;

  wire [8:0]ADDRARDADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2;
  wire a_0_ce0;
  wire a_2_we0;
  wire ap_clk;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire [7:0]tmp_8_mid2_v_fu_6474_p3;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2560" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,tmp_8_mid2_v_fu_6474_p3,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(a_0_ce0),
        .ENBWREN(ram_reg_0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({a_2_we0,a_2_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_1__39
       (.I0(INPUT_STREAM_data_V_0_sel2),
        .I1(ram_reg_1),
        .I2(ram_reg_2),
        .O(a_2_we0));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_374
   (DOADO,
    DOBDO,
    ap_clk,
    a_13_ce0,
    ram_reg_0,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    INPUT_STREAM_data_V_0_sel2,
    ram_reg_1,
    ram_reg_2);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  input ap_clk;
  input a_13_ce0;
  input ram_reg_0;
  input [8:0]ADDRARDADDR;
  input [7:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input INPUT_STREAM_data_V_0_sel2;
  input ram_reg_1;
  input ram_reg_2;

  wire [8:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2;
  wire a_13_ce0;
  wire a_29_we0;
  wire ap_clk;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2560" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(a_13_ce0),
        .ENBWREN(ram_reg_0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({a_29_we0,a_29_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_1__32
       (.I0(INPUT_STREAM_data_V_0_sel2),
        .I1(ram_reg_1),
        .I2(ram_reg_2),
        .O(a_29_we0));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_375
   (DOADO,
    DOBDO,
    ap_enable_reg_pp2_iter1_reg,
    ap_clk,
    a_13_ce0,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    INPUT_STREAM_data_V_0_sel2,
    ram_reg_0,
    ram_reg_1,
    ap_enable_reg_pp2_iter1,
    Q);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  output ap_enable_reg_pp2_iter1_reg;
  input ap_clk;
  input a_13_ce0;
  input [8:0]ADDRARDADDR;
  input [7:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input INPUT_STREAM_data_V_0_sel2;
  input ram_reg_0;
  input ram_reg_1;
  input ap_enable_reg_pp2_iter1;
  input [0:0]Q;

  wire [8:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2;
  wire [0:0]Q;
  wire a_13_ce0;
  wire a_28_we0;
  wire ap_clk;
  wire ap_enable_reg_pp2_iter1;
  wire ap_enable_reg_pp2_iter1_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2560" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(a_13_ce0),
        .ENBWREN(ap_enable_reg_pp2_iter1_reg),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({a_28_we0,a_28_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_1__126
       (.I0(ap_enable_reg_pp2_iter1),
        .I1(Q),
        .O(ap_enable_reg_pp2_iter1_reg));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_2__1
       (.I0(INPUT_STREAM_data_V_0_sel2),
        .I1(ram_reg_0),
        .I2(ram_reg_1),
        .O(a_28_we0));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_376
   (DOADO,
    DOBDO,
    \j_0_i_reg_5810_reg[3] ,
    ap_clk,
    a_13_ce0,
    ram_reg_0,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    Q,
    exitcond4_i_fu_6102_p2,
    INPUT_STREAM_data_V_0_sel2);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  output \j_0_i_reg_5810_reg[3] ;
  input ap_clk;
  input a_13_ce0;
  input ram_reg_0;
  input [8:0]ADDRARDADDR;
  input [7:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input [6:0]Q;
  input exitcond4_i_fu_6102_p2;
  input INPUT_STREAM_data_V_0_sel2;

  wire [8:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2;
  wire [6:0]Q;
  wire a_13_ce0;
  wire a_27_we0;
  wire ap_clk;
  wire exitcond4_i_fu_6102_p2;
  wire \j_0_i_reg_5810_reg[3] ;
  wire ram_reg_0;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2560" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(a_13_ce0),
        .ENBWREN(ram_reg_0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({a_27_we0,a_27_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT5 #(
    .INIT(32'h20000000)) 
    ram_reg_i_1__141
       (.I0(Q[1]),
        .I1(exitcond4_i_fu_6102_p2),
        .I2(Q[0]),
        .I3(INPUT_STREAM_data_V_0_sel2),
        .I4(\j_0_i_reg_5810_reg[3] ),
        .O(a_27_we0));
  LUT6 #(
    .INIT(64'h0000000000040000)) 
    ram_reg_i_2__39
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[6]),
        .I3(exitcond4_i_fu_6102_p2),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(\j_0_i_reg_5810_reg[3] ));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_377
   (DOADO,
    DOBDO,
    ap_clk,
    a_13_ce0,
    ram_reg_0,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    INPUT_STREAM_data_V_0_sel2,
    ram_reg_1,
    ram_reg_2);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  input ap_clk;
  input a_13_ce0;
  input ram_reg_0;
  input [8:0]ADDRARDADDR;
  input [7:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input INPUT_STREAM_data_V_0_sel2;
  input ram_reg_1;
  input ram_reg_2;

  wire [8:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2;
  wire a_13_ce0;
  wire a_26_we0;
  wire ap_clk;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2560" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(a_13_ce0),
        .ENBWREN(ram_reg_0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({a_26_we0,a_26_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_1__45
       (.I0(INPUT_STREAM_data_V_0_sel2),
        .I1(ram_reg_1),
        .I2(ram_reg_2),
        .O(a_26_we0));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_378
   (DOADO,
    DOBDO,
    ap_clk,
    a_13_ce0,
    ram_reg_0,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    ram_reg_1,
    ram_reg_2,
    INPUT_STREAM_data_V_0_sel2);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  input ap_clk;
  input a_13_ce0;
  input ram_reg_0;
  input [8:0]ADDRARDADDR;
  input [7:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg_1;
  input ram_reg_2;
  input INPUT_STREAM_data_V_0_sel2;

  wire [8:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2;
  wire a_13_ce0;
  wire a_25_we0;
  wire ap_clk;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2560" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(a_13_ce0),
        .ENBWREN(ram_reg_0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({a_25_we0,a_25_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_9__1
       (.I0(ram_reg_1),
        .I1(ram_reg_2),
        .I2(INPUT_STREAM_data_V_0_sel2),
        .O(a_25_we0));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_379
   (DOADO,
    DOBDO,
    ap_clk,
    a_0_ce0,
    ram_reg_0,
    ADDRARDADDR,
    tmp_8_mid2_v_fu_6474_p3,
    DIADI,
    INPUT_STREAM_data_V_0_sel2,
    ram_reg_1,
    ram_reg_2);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  input ap_clk;
  input a_0_ce0;
  input ram_reg_0;
  input [8:0]ADDRARDADDR;
  input [7:0]tmp_8_mid2_v_fu_6474_p3;
  input [7:0]DIADI;
  input INPUT_STREAM_data_V_0_sel2;
  input ram_reg_1;
  input ram_reg_2;

  wire [8:0]ADDRARDADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2;
  wire a_0_ce0;
  wire a_24_we0;
  wire ap_clk;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire [7:0]tmp_8_mid2_v_fu_6474_p3;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2560" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,tmp_8_mid2_v_fu_6474_p3,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(a_0_ce0),
        .ENBWREN(ram_reg_0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({a_24_we0,a_24_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_1__29
       (.I0(INPUT_STREAM_data_V_0_sel2),
        .I1(ram_reg_1),
        .I2(ram_reg_2),
        .O(a_24_we0));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_380
   (DOADO,
    DOBDO,
    \j_0_i_reg_5810_reg[4] ,
    ap_clk,
    a_13_ce0,
    ram_reg_0,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    Q,
    exitcond4_i_fu_6102_p2,
    INPUT_STREAM_data_V_0_sel2);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  output \j_0_i_reg_5810_reg[4] ;
  input ap_clk;
  input a_13_ce0;
  input ram_reg_0;
  input [8:0]ADDRARDADDR;
  input [7:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input [6:0]Q;
  input exitcond4_i_fu_6102_p2;
  input INPUT_STREAM_data_V_0_sel2;

  wire [8:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2;
  wire [6:0]Q;
  wire a_13_ce0;
  wire a_23_we0;
  wire ap_clk;
  wire exitcond4_i_fu_6102_p2;
  wire \j_0_i_reg_5810_reg[4] ;
  wire ram_reg_0;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2560" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(a_13_ce0),
        .ENBWREN(ram_reg_0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({a_23_we0,a_23_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h0000000000040000)) 
    ram_reg_i_10__4
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[6]),
        .I3(exitcond4_i_fu_6102_p2),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(\j_0_i_reg_5810_reg[4] ));
  LUT5 #(
    .INIT(32'h20000000)) 
    ram_reg_i_1__150
       (.I0(Q[1]),
        .I1(exitcond4_i_fu_6102_p2),
        .I2(Q[0]),
        .I3(\j_0_i_reg_5810_reg[4] ),
        .I4(INPUT_STREAM_data_V_0_sel2),
        .O(a_23_we0));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_381
   (DOADO,
    DOBDO,
    ap_clk,
    a_0_ce0,
    ram_reg_0,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    ram_reg_1,
    ram_reg_2,
    INPUT_STREAM_data_V_0_sel2);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  input ap_clk;
  input a_0_ce0;
  input ram_reg_0;
  input [8:0]ADDRARDADDR;
  input [7:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg_1;
  input ram_reg_2;
  input INPUT_STREAM_data_V_0_sel2;

  wire [8:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2;
  wire a_0_ce0;
  wire a_22_we0;
  wire ap_clk;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2560" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(a_0_ce0),
        .ENBWREN(ram_reg_0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({a_22_we0,a_22_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_1__22
       (.I0(ram_reg_1),
        .I1(ram_reg_2),
        .I2(INPUT_STREAM_data_V_0_sel2),
        .O(a_22_we0));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_382
   (DOADO,
    DOBDO,
    ap_clk,
    a_0_ce0,
    ram_reg_0,
    ADDRARDADDR,
    tmp_8_mid2_v_fu_6474_p3,
    DIADI,
    INPUT_STREAM_data_V_0_sel2,
    ram_reg_1,
    ram_reg_2);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  input ap_clk;
  input a_0_ce0;
  input ram_reg_0;
  input [8:0]ADDRARDADDR;
  input [7:0]tmp_8_mid2_v_fu_6474_p3;
  input [7:0]DIADI;
  input INPUT_STREAM_data_V_0_sel2;
  input ram_reg_1;
  input ram_reg_2;

  wire [8:0]ADDRARDADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2;
  wire a_0_ce0;
  wire a_21_we0;
  wire ap_clk;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire [7:0]tmp_8_mid2_v_fu_6474_p3;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2560" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,tmp_8_mid2_v_fu_6474_p3,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(a_0_ce0),
        .ENBWREN(ram_reg_0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({a_21_we0,a_21_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_1__40
       (.I0(INPUT_STREAM_data_V_0_sel2),
        .I1(ram_reg_1),
        .I2(ram_reg_2),
        .O(a_21_we0));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_383
   (DOADO,
    DOBDO,
    ap_clk,
    a_0_ce0,
    ram_reg_0,
    ADDRARDADDR,
    tmp_8_mid2_v_fu_6474_p3,
    DIADI,
    INPUT_STREAM_data_V_0_sel2,
    ram_reg_1,
    ram_reg_2);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  input ap_clk;
  input a_0_ce0;
  input ram_reg_0;
  input [8:0]ADDRARDADDR;
  input [7:0]tmp_8_mid2_v_fu_6474_p3;
  input [7:0]DIADI;
  input INPUT_STREAM_data_V_0_sel2;
  input ram_reg_1;
  input ram_reg_2;

  wire [8:0]ADDRARDADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2;
  wire a_0_ce0;
  wire a_20_we0;
  wire ap_clk;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire [7:0]tmp_8_mid2_v_fu_6474_p3;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2560" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,tmp_8_mid2_v_fu_6474_p3,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(a_0_ce0),
        .ENBWREN(ram_reg_0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({a_20_we0,a_20_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_9__2
       (.I0(INPUT_STREAM_data_V_0_sel2),
        .I1(ram_reg_1),
        .I2(ram_reg_2),
        .O(a_20_we0));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_384
   (DOADO,
    DOBDO,
    ap_clk,
    a_0_ce0,
    ram_reg_0,
    ADDRARDADDR,
    tmp_8_mid2_v_fu_6474_p3,
    DIADI,
    INPUT_STREAM_data_V_0_sel2,
    ram_reg_1,
    ram_reg_2);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  input ap_clk;
  input a_0_ce0;
  input ram_reg_0;
  input [8:0]ADDRARDADDR;
  input [7:0]tmp_8_mid2_v_fu_6474_p3;
  input [7:0]DIADI;
  input INPUT_STREAM_data_V_0_sel2;
  input ram_reg_1;
  input ram_reg_2;

  wire [8:0]ADDRARDADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2;
  wire a_0_ce0;
  wire a_1_we0;
  wire ap_clk;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire [7:0]tmp_8_mid2_v_fu_6474_p3;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2560" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,tmp_8_mid2_v_fu_6474_p3,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(a_0_ce0),
        .ENBWREN(ram_reg_0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({a_1_we0,a_1_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_1__35
       (.I0(INPUT_STREAM_data_V_0_sel2),
        .I1(ram_reg_1),
        .I2(ram_reg_2),
        .O(a_1_we0));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_385
   (DOADO,
    DOBDO,
    \j_0_i_reg_5810_reg[4] ,
    ap_clk,
    a_0_ce0,
    ram_reg_0,
    ADDRARDADDR,
    tmp_8_mid2_v_fu_6474_p3,
    DIADI,
    Q,
    exitcond4_i_fu_6102_p2,
    INPUT_STREAM_data_V_0_sel2);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  output \j_0_i_reg_5810_reg[4] ;
  input ap_clk;
  input a_0_ce0;
  input ram_reg_0;
  input [8:0]ADDRARDADDR;
  input [7:0]tmp_8_mid2_v_fu_6474_p3;
  input [7:0]DIADI;
  input [6:0]Q;
  input exitcond4_i_fu_6102_p2;
  input INPUT_STREAM_data_V_0_sel2;

  wire [8:0]ADDRARDADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2;
  wire [6:0]Q;
  wire a_0_ce0;
  wire a_19_we0;
  wire ap_clk;
  wire exitcond4_i_fu_6102_p2;
  wire \j_0_i_reg_5810_reg[4] ;
  wire ram_reg_0;
  wire [7:0]tmp_8_mid2_v_fu_6474_p3;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2560" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,tmp_8_mid2_v_fu_6474_p3,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(a_0_ce0),
        .ENBWREN(ram_reg_0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({a_19_we0,a_19_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT5 #(
    .INIT(32'h20000000)) 
    ram_reg_i_1__147
       (.I0(Q[1]),
        .I1(exitcond4_i_fu_6102_p2),
        .I2(Q[0]),
        .I3(INPUT_STREAM_data_V_0_sel2),
        .I4(\j_0_i_reg_5810_reg[4] ),
        .O(a_19_we0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    ram_reg_i_2__30
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[6]),
        .I3(exitcond4_i_fu_6102_p2),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(\j_0_i_reg_5810_reg[4] ));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_386
   (DOADO,
    DOBDO,
    ap_clk,
    a_13_ce0,
    ram_reg_0,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    ram_reg_1,
    ram_reg_2,
    INPUT_STREAM_data_V_0_sel2);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  input ap_clk;
  input a_13_ce0;
  input ram_reg_0;
  input [8:0]ADDRARDADDR;
  input [7:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg_1;
  input ram_reg_2;
  input INPUT_STREAM_data_V_0_sel2;

  wire [8:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2;
  wire a_13_ce0;
  wire a_18_we0;
  wire ap_clk;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2560" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(a_13_ce0),
        .ENBWREN(ram_reg_0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({a_18_we0,a_18_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_1__20
       (.I0(ram_reg_1),
        .I1(ram_reg_2),
        .I2(INPUT_STREAM_data_V_0_sel2),
        .O(a_18_we0));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_387
   (DOADO,
    DOBDO,
    ap_clk,
    a_0_ce0,
    ram_reg_0,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    ram_reg_1,
    ram_reg_2,
    INPUT_STREAM_data_V_0_sel2);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  input ap_clk;
  input a_0_ce0;
  input ram_reg_0;
  input [8:0]ADDRARDADDR;
  input [7:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg_1;
  input ram_reg_2;
  input INPUT_STREAM_data_V_0_sel2;

  wire [8:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2;
  wire a_0_ce0;
  wire a_17_we0;
  wire ap_clk;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2560" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(a_0_ce0),
        .ENBWREN(ram_reg_0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({a_17_we0,a_17_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_1__21
       (.I0(ram_reg_1),
        .I1(ram_reg_2),
        .I2(INPUT_STREAM_data_V_0_sel2),
        .O(a_17_we0));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_388
   (DOADO,
    DOBDO,
    ap_clk,
    a_0_ce0,
    ram_reg_0,
    ADDRARDADDR,
    tmp_8_mid2_v_fu_6474_p3,
    DIADI,
    INPUT_STREAM_data_V_0_sel2,
    ram_reg_1,
    ram_reg_2);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  input ap_clk;
  input a_0_ce0;
  input ram_reg_0;
  input [8:0]ADDRARDADDR;
  input [7:0]tmp_8_mid2_v_fu_6474_p3;
  input [7:0]DIADI;
  input INPUT_STREAM_data_V_0_sel2;
  input ram_reg_1;
  input ram_reg_2;

  wire [8:0]ADDRARDADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2;
  wire a_0_ce0;
  wire a_16_we0;
  wire ap_clk;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire [7:0]tmp_8_mid2_v_fu_6474_p3;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2560" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,tmp_8_mid2_v_fu_6474_p3,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(a_0_ce0),
        .ENBWREN(ram_reg_0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({a_16_we0,a_16_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_1__41
       (.I0(INPUT_STREAM_data_V_0_sel2),
        .I1(ram_reg_1),
        .I2(ram_reg_2),
        .O(a_16_we0));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_389
   (DOADO,
    DOBDO,
    \j_0_i_reg_5810_reg[4] ,
    ap_clk,
    a_0_ce0,
    ram_reg_0,
    ADDRARDADDR,
    tmp_8_mid2_v_fu_6474_p3,
    DIADI,
    Q,
    exitcond4_i_fu_6102_p2,
    INPUT_STREAM_data_V_0_sel2);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  output \j_0_i_reg_5810_reg[4] ;
  input ap_clk;
  input a_0_ce0;
  input ram_reg_0;
  input [8:0]ADDRARDADDR;
  input [7:0]tmp_8_mid2_v_fu_6474_p3;
  input [7:0]DIADI;
  input [6:0]Q;
  input exitcond4_i_fu_6102_p2;
  input INPUT_STREAM_data_V_0_sel2;

  wire [8:0]ADDRARDADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2;
  wire [6:0]Q;
  wire a_0_ce0;
  wire a_15_we0;
  wire ap_clk;
  wire exitcond4_i_fu_6102_p2;
  wire \j_0_i_reg_5810_reg[4] ;
  wire ram_reg_0;
  wire [7:0]tmp_8_mid2_v_fu_6474_p3;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2560" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,tmp_8_mid2_v_fu_6474_p3,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(a_0_ce0),
        .ENBWREN(ram_reg_0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({a_15_we0,a_15_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT5 #(
    .INIT(32'h20000000)) 
    ram_reg_i_1__143
       (.I0(Q[1]),
        .I1(exitcond4_i_fu_6102_p2),
        .I2(Q[0]),
        .I3(INPUT_STREAM_data_V_0_sel2),
        .I4(\j_0_i_reg_5810_reg[4] ),
        .O(a_15_we0));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    ram_reg_i_3__9
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[6]),
        .I3(exitcond4_i_fu_6102_p2),
        .I4(Q[5]),
        .I5(Q[4]),
        .O(\j_0_i_reg_5810_reg[4] ));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_390
   (DOADO,
    DOBDO,
    ap_clk,
    a_0_ce0,
    ram_reg_0,
    ADDRARDADDR,
    tmp_8_mid2_v_fu_6474_p3,
    DIADI,
    INPUT_STREAM_data_V_0_sel2,
    ram_reg_1,
    ram_reg_2);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  input ap_clk;
  input a_0_ce0;
  input ram_reg_0;
  input [8:0]ADDRARDADDR;
  input [7:0]tmp_8_mid2_v_fu_6474_p3;
  input [7:0]DIADI;
  input INPUT_STREAM_data_V_0_sel2;
  input ram_reg_1;
  input ram_reg_2;

  wire [8:0]ADDRARDADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2;
  wire a_0_ce0;
  wire a_14_we0;
  wire ap_clk;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire [7:0]tmp_8_mid2_v_fu_6474_p3;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2560" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,tmp_8_mid2_v_fu_6474_p3,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(a_0_ce0),
        .ENBWREN(ram_reg_0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({a_14_we0,a_14_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_1__30
       (.I0(INPUT_STREAM_data_V_0_sel2),
        .I1(ram_reg_1),
        .I2(ram_reg_2),
        .O(a_14_we0));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_391
   (DOADO,
    DOBDO,
    ap_clk,
    a_13_ce0,
    ram_reg_0,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    ram_reg_1,
    ram_reg_2,
    INPUT_STREAM_data_V_0_sel2);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  input ap_clk;
  input a_13_ce0;
  input ram_reg_0;
  input [8:0]ADDRARDADDR;
  input [7:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input ram_reg_1;
  input ram_reg_2;
  input INPUT_STREAM_data_V_0_sel2;

  wire [8:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2;
  wire a_13_ce0;
  wire a_13_we0;
  wire ap_clk;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2560" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(a_13_ce0),
        .ENBWREN(ram_reg_0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({a_13_we0,a_13_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_12
       (.I0(ram_reg_1),
        .I1(ram_reg_2),
        .I2(INPUT_STREAM_data_V_0_sel2),
        .O(a_13_we0));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_392
   (DOADO,
    DOBDO,
    ap_clk,
    a_0_ce0,
    ram_reg_0,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    INPUT_STREAM_data_V_0_sel2,
    ram_reg_1,
    ram_reg_2);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  input ap_clk;
  input a_0_ce0;
  input ram_reg_0;
  input [8:0]ADDRARDADDR;
  input [7:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input INPUT_STREAM_data_V_0_sel2;
  input ram_reg_1;
  input ram_reg_2;

  wire [8:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2;
  wire a_0_ce0;
  wire a_12_we0;
  wire ap_clk;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2560" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(a_0_ce0),
        .ENBWREN(ram_reg_0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({a_12_we0,a_12_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_2__0
       (.I0(INPUT_STREAM_data_V_0_sel2),
        .I1(ram_reg_1),
        .I2(ram_reg_2),
        .O(a_12_we0));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_393
   (DOADO,
    DOBDO,
    \j_0_i_reg_5810_reg[3] ,
    ap_clk,
    a_0_ce0,
    ram_reg_0,
    ADDRARDADDR,
    tmp_8_mid2_v_fu_6474_p3,
    DIADI,
    Q,
    exitcond4_i_fu_6102_p2,
    INPUT_STREAM_data_V_0_sel2);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  output \j_0_i_reg_5810_reg[3] ;
  input ap_clk;
  input a_0_ce0;
  input ram_reg_0;
  input [8:0]ADDRARDADDR;
  input [7:0]tmp_8_mid2_v_fu_6474_p3;
  input [7:0]DIADI;
  input [6:0]Q;
  input exitcond4_i_fu_6102_p2;
  input INPUT_STREAM_data_V_0_sel2;

  wire [8:0]ADDRARDADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2;
  wire [6:0]Q;
  wire a_0_ce0;
  wire a_11_we0;
  wire ap_clk;
  wire exitcond4_i_fu_6102_p2;
  wire \j_0_i_reg_5810_reg[3] ;
  wire ram_reg_0;
  wire [7:0]tmp_8_mid2_v_fu_6474_p3;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2560" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,tmp_8_mid2_v_fu_6474_p3,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(a_0_ce0),
        .ENBWREN(ram_reg_0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({a_11_we0,a_11_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT5 #(
    .INIT(32'h20000000)) 
    ram_reg_i_1__144
       (.I0(Q[1]),
        .I1(exitcond4_i_fu_6102_p2),
        .I2(Q[0]),
        .I3(INPUT_STREAM_data_V_0_sel2),
        .I4(\j_0_i_reg_5810_reg[3] ),
        .O(a_11_we0));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    ram_reg_i_2__38
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[6]),
        .I3(exitcond4_i_fu_6102_p2),
        .I4(Q[5]),
        .I5(Q[4]),
        .O(\j_0_i_reg_5810_reg[3] ));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_394
   (DOADO,
    DOBDO,
    ap_clk,
    a_0_ce0,
    ram_reg_0,
    ADDRARDADDR,
    tmp_8_mid2_v_fu_6474_p3,
    DIADI,
    INPUT_STREAM_data_V_0_sel2,
    ram_reg_1,
    ram_reg_2);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  input ap_clk;
  input a_0_ce0;
  input ram_reg_0;
  input [8:0]ADDRARDADDR;
  input [7:0]tmp_8_mid2_v_fu_6474_p3;
  input [7:0]DIADI;
  input INPUT_STREAM_data_V_0_sel2;
  input ram_reg_1;
  input ram_reg_2;

  wire [8:0]ADDRARDADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2;
  wire a_0_ce0;
  wire a_10_we0;
  wire ap_clk;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire [7:0]tmp_8_mid2_v_fu_6474_p3;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2560" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,tmp_8_mid2_v_fu_6474_p3,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(a_0_ce0),
        .ENBWREN(ram_reg_0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({a_10_we0,a_10_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_9__3
       (.I0(INPUT_STREAM_data_V_0_sel2),
        .I1(ram_reg_1),
        .I2(ram_reg_2),
        .O(a_10_we0));
endmodule

(* ORIG_REF_NAME = "HLS_accel_a_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_a_0_ram_395
   (DOADO,
    DOBDO,
    ap_clk,
    a_0_ce0,
    ram_reg_0,
    ADDRARDADDR,
    tmp_8_mid2_v_fu_6474_p3,
    DIADI,
    INPUT_STREAM_data_V_0_sel2,
    ram_reg_1,
    ram_reg_2);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  input ap_clk;
  input a_0_ce0;
  input ram_reg_0;
  input [8:0]ADDRARDADDR;
  input [7:0]tmp_8_mid2_v_fu_6474_p3;
  input [7:0]DIADI;
  input INPUT_STREAM_data_V_0_sel2;
  input ram_reg_1;
  input ram_reg_2;

  wire [8:0]ADDRARDADDR;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire INPUT_STREAM_data_V_0_sel2;
  wire a_0_ce0;
  wire a_0_we0;
  wire ap_clk;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire [7:0]tmp_8_mid2_v_fu_6474_p3;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2560" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,tmp_8_mid2_v_fu_6474_p3,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(a_0_ce0),
        .ENBWREN(ram_reg_0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({a_0_we0,a_0_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_28
       (.I0(INPUT_STREAM_data_V_0_sel2),
        .I1(ram_reg_1),
        .I2(ram_reg_2),
        .O(a_0_we0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb
   (tmp4_fu_7034_p2,
    ap_phi_mux_ia_0_i_i_phi_fu_5869_p41,
    ap_clk,
    DOADO,
    p,
    PCOUT,
    P);
  output [7:0]tmp4_fu_7034_p2;
  input ap_phi_mux_ia_0_i_i_phi_fu_5869_p41;
  input ap_clk;
  input [7:0]DOADO;
  input [7:0]p;
  input [47:0]PCOUT;
  input [7:0]P;

  wire [7:0]DOADO;
  wire [7:0]P;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire ap_phi_mux_ia_0_i_i_phi_fu_5869_p41;
  wire [7:0]p;
  wire [7:0]tmp4_fu_7034_p2;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_DSP48_0_473 HLS_accel_mac_mulbkb_DSP48_0_U
       (.DOADO(DOADO),
        .P(P),
        .PCOUT(PCOUT),
        .ap_clk(ap_clk),
        .ap_phi_mux_ia_0_i_i_phi_fu_5869_p41(ap_phi_mux_ia_0_i_i_phi_fu_5869_p41),
        .p_0(p),
        .tmp4_fu_7034_p2(tmp4_fu_7034_p2));
endmodule

(* ORIG_REF_NAME = "HLS_accel_mac_mulbkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_0
   (tmp17_fu_7042_p2,
    ap_phi_mux_ia_0_i_i_phi_fu_5869_p41,
    ap_clk,
    DOBDO,
    p,
    PCOUT,
    P);
  output [7:0]tmp17_fu_7042_p2;
  input ap_phi_mux_ia_0_i_i_phi_fu_5869_p41;
  input ap_clk;
  input [7:0]DOBDO;
  input [7:0]p;
  input [47:0]PCOUT;
  input [7:0]P;

  wire [7:0]DOBDO;
  wire [7:0]P;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire ap_phi_mux_ia_0_i_i_phi_fu_5869_p41;
  wire [7:0]p;
  wire [7:0]tmp17_fu_7042_p2;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_DSP48_0_472 HLS_accel_mac_mulbkb_DSP48_0_U
       (.DOBDO(DOBDO),
        .P(P),
        .PCOUT(PCOUT),
        .ap_clk(ap_clk),
        .ap_phi_mux_ia_0_i_i_phi_fu_5869_p41(ap_phi_mux_ia_0_i_i_phi_fu_5869_p41),
        .p_0(p),
        .tmp17_fu_7042_p2(tmp17_fu_7042_p2));
endmodule

(* ORIG_REF_NAME = "HLS_accel_mac_mulbkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_1
   (PCOUT,
    ap_phi_mux_ia_0_i_i_phi_fu_5869_p41,
    ap_clk,
    DOADO,
    p,
    p_0);
  output [47:0]PCOUT;
  input ap_phi_mux_ia_0_i_i_phi_fu_5869_p41;
  input ap_clk;
  input [7:0]DOADO;
  input [7:0]p;
  input [47:0]p_0;

  wire [7:0]DOADO;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire ap_phi_mux_ia_0_i_i_phi_fu_5869_p41;
  wire [7:0]p;
  wire [47:0]p_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_DSP48_0_471 HLS_accel_mac_mulbkb_DSP48_0_U
       (.DOADO(DOADO),
        .PCOUT(PCOUT),
        .ap_clk(ap_clk),
        .ap_phi_mux_ia_0_i_i_phi_fu_5869_p41(ap_phi_mux_ia_0_i_i_phi_fu_5869_p41),
        .p_0(p),
        .p_1(p_0));
endmodule

(* ORIG_REF_NAME = "HLS_accel_mac_mulbkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_10
   (tmp83_fu_7062_p2,
    ap_phi_mux_ia_0_i_i_phi_fu_5869_p41,
    ap_clk,
    DOADO,
    p,
    PCOUT,
    P);
  output [7:0]tmp83_fu_7062_p2;
  input ap_phi_mux_ia_0_i_i_phi_fu_5869_p41;
  input ap_clk;
  input [7:0]DOADO;
  input [7:0]p;
  input [47:0]PCOUT;
  input [7:0]P;

  wire [7:0]DOADO;
  wire [7:0]P;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire ap_phi_mux_ia_0_i_i_phi_fu_5869_p41;
  wire [7:0]p;
  wire [7:0]tmp83_fu_7062_p2;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_DSP48_0_462 HLS_accel_mac_mulbkb_DSP48_0_U
       (.DOADO(DOADO),
        .P(P),
        .PCOUT(PCOUT),
        .ap_clk(ap_clk),
        .ap_phi_mux_ia_0_i_i_phi_fu_5869_p41(ap_phi_mux_ia_0_i_i_phi_fu_5869_p41),
        .p_0(p),
        .tmp83_fu_7062_p2(tmp83_fu_7062_p2));
endmodule

(* ORIG_REF_NAME = "HLS_accel_mac_mulbkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_11
   (PCOUT,
    ap_phi_mux_ia_0_i_i_phi_fu_5869_p41,
    ap_clk,
    DOBDO,
    p,
    p_0);
  output [47:0]PCOUT;
  input ap_phi_mux_ia_0_i_i_phi_fu_5869_p41;
  input ap_clk;
  input [7:0]DOBDO;
  input [7:0]p;
  input [47:0]p_0;

  wire [7:0]DOBDO;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire ap_phi_mux_ia_0_i_i_phi_fu_5869_p41;
  wire [7:0]p;
  wire [47:0]p_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_DSP48_0_461 HLS_accel_mac_mulbkb_DSP48_0_U
       (.DOBDO(DOBDO),
        .PCOUT(PCOUT),
        .ap_clk(ap_clk),
        .ap_phi_mux_ia_0_i_i_phi_fu_5869_p41(ap_phi_mux_ia_0_i_i_phi_fu_5869_p41),
        .p_0(p),
        .p_1(p_0));
endmodule

(* ORIG_REF_NAME = "HLS_accel_mac_mulbkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_12
   (PCOUT,
    ap_phi_mux_ia_0_i_i_phi_fu_5869_p41,
    ap_clk,
    DOBDO,
    p,
    p_0);
  output [47:0]PCOUT;
  input ap_phi_mux_ia_0_i_i_phi_fu_5869_p41;
  input ap_clk;
  input [7:0]DOBDO;
  input [7:0]p;
  input [47:0]p_0;

  wire [7:0]DOBDO;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire ap_phi_mux_ia_0_i_i_phi_fu_5869_p41;
  wire [7:0]p;
  wire [47:0]p_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_DSP48_0_460 HLS_accel_mac_mulbkb_DSP48_0_U
       (.DOBDO(DOBDO),
        .PCOUT(PCOUT),
        .ap_clk(ap_clk),
        .ap_phi_mux_ia_0_i_i_phi_fu_5869_p41(ap_phi_mux_ia_0_i_i_phi_fu_5869_p41),
        .p_0(p),
        .p_1(p_0));
endmodule

(* ORIG_REF_NAME = "HLS_accel_mac_mulbkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_13
   (tmp122_fu_7066_p2,
    ap_phi_mux_ia_0_i_i_phi_fu_5869_p41,
    ap_clk,
    DOADO,
    p,
    PCOUT,
    P);
  output [7:0]tmp122_fu_7066_p2;
  input ap_phi_mux_ia_0_i_i_phi_fu_5869_p41;
  input ap_clk;
  input [7:0]DOADO;
  input [7:0]p;
  input [47:0]PCOUT;
  input [7:0]P;

  wire [7:0]DOADO;
  wire [7:0]P;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire ap_phi_mux_ia_0_i_i_phi_fu_5869_p41;
  wire [7:0]p;
  wire [7:0]tmp122_fu_7066_p2;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_DSP48_0_459 HLS_accel_mac_mulbkb_DSP48_0_U
       (.DOADO(DOADO),
        .P(P),
        .PCOUT(PCOUT),
        .ap_clk(ap_clk),
        .ap_phi_mux_ia_0_i_i_phi_fu_5869_p41(ap_phi_mux_ia_0_i_i_phi_fu_5869_p41),
        .p_0(p),
        .tmp122_fu_7066_p2(tmp122_fu_7066_p2));
endmodule

(* ORIG_REF_NAME = "HLS_accel_mac_mulbkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_14
   (PCOUT,
    ap_phi_mux_ia_0_i_i_phi_fu_5869_p41,
    ap_clk,
    DOBDO,
    p,
    p_0);
  output [47:0]PCOUT;
  input ap_phi_mux_ia_0_i_i_phi_fu_5869_p41;
  input ap_clk;
  input [7:0]DOBDO;
  input [7:0]p;
  input [47:0]p_0;

  wire [7:0]DOBDO;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire ap_phi_mux_ia_0_i_i_phi_fu_5869_p41;
  wire [7:0]p;
  wire [47:0]p_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_DSP48_0_458 HLS_accel_mac_mulbkb_DSP48_0_U
       (.DOBDO(DOBDO),
        .PCOUT(PCOUT),
        .ap_clk(ap_clk),
        .ap_phi_mux_ia_0_i_i_phi_fu_5869_p41(ap_phi_mux_ia_0_i_i_phi_fu_5869_p41),
        .p_0(p),
        .p_1(p_0));
endmodule

(* ORIG_REF_NAME = "HLS_accel_mac_mulbkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_15
   (tmp27_fu_7089_p2,
    a_12_load_1_reg_104030,
    ap_clk,
    DOBDO,
    p,
    PCOUT,
    P);
  output [7:0]tmp27_fu_7089_p2;
  input a_12_load_1_reg_104030;
  input ap_clk;
  input [7:0]DOBDO;
  input [7:0]p;
  input [47:0]PCOUT;
  input [7:0]P;

  wire [7:0]DOBDO;
  wire [7:0]P;
  wire [47:0]PCOUT;
  wire a_12_load_1_reg_104030;
  wire ap_clk;
  wire [7:0]p;
  wire [7:0]tmp27_fu_7089_p2;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_DSP48_0_457 HLS_accel_mac_mulbkb_DSP48_0_U
       (.DOBDO(DOBDO),
        .P(P),
        .PCOUT(PCOUT),
        .a_12_load_1_reg_104030(a_12_load_1_reg_104030),
        .ap_clk(ap_clk),
        .p_0(p),
        .tmp27_fu_7089_p2(tmp27_fu_7089_p2));
endmodule

(* ORIG_REF_NAME = "HLS_accel_mac_mulbkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_16
   (tmp36_fu_7098_p2,
    a_12_load_1_reg_104030,
    ap_clk,
    DOBDO,
    p,
    PCOUT,
    P);
  output [7:0]tmp36_fu_7098_p2;
  input a_12_load_1_reg_104030;
  input ap_clk;
  input [7:0]DOBDO;
  input [7:0]p;
  input [47:0]PCOUT;
  input [7:0]P;

  wire [7:0]DOBDO;
  wire [7:0]P;
  wire [47:0]PCOUT;
  wire a_12_load_1_reg_104030;
  wire ap_clk;
  wire [7:0]p;
  wire [7:0]tmp36_fu_7098_p2;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_DSP48_0_456 HLS_accel_mac_mulbkb_DSP48_0_U
       (.DOBDO(DOBDO),
        .P(P),
        .PCOUT(PCOUT),
        .a_12_load_1_reg_104030(a_12_load_1_reg_104030),
        .ap_clk(ap_clk),
        .p_0(p),
        .tmp36_fu_7098_p2(tmp36_fu_7098_p2));
endmodule

(* ORIG_REF_NAME = "HLS_accel_mac_mulbkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_17
   (a_12_load_1_reg_104030,
    tmp47_fu_7107_p2,
    ap_clk,
    DOBDO,
    p,
    PCOUT,
    P,
    ap_enable_reg_pp2_iter2,
    exitcond_flatten1_reg_8075_pp2_iter1_reg);
  output a_12_load_1_reg_104030;
  output [7:0]tmp47_fu_7107_p2;
  input ap_clk;
  input [7:0]DOBDO;
  input [7:0]p;
  input [47:0]PCOUT;
  input [7:0]P;
  input ap_enable_reg_pp2_iter2;
  input exitcond_flatten1_reg_8075_pp2_iter1_reg;

  wire [7:0]DOBDO;
  wire [7:0]P;
  wire [47:0]PCOUT;
  wire a_12_load_1_reg_104030;
  wire ap_clk;
  wire ap_enable_reg_pp2_iter2;
  wire exitcond_flatten1_reg_8075_pp2_iter1_reg;
  wire [7:0]p;
  wire [7:0]tmp47_fu_7107_p2;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_DSP48_0_455 HLS_accel_mac_mulbkb_DSP48_0_U
       (.DOBDO(DOBDO),
        .P(P),
        .PCOUT(PCOUT),
        .a_12_load_1_reg_104030(a_12_load_1_reg_104030),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp2_iter2(ap_enable_reg_pp2_iter2),
        .exitcond_flatten1_reg_8075_pp2_iter1_reg(exitcond_flatten1_reg_8075_pp2_iter1_reg),
        .p_0(p),
        .tmp47_fu_7107_p2(tmp47_fu_7107_p2));
endmodule

(* ORIG_REF_NAME = "HLS_accel_mac_mulbkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_18
   (tmp52_fu_7116_p2,
    a_12_load_1_reg_104030,
    ap_clk,
    DOADO,
    p,
    PCOUT,
    P);
  output [7:0]tmp52_fu_7116_p2;
  input a_12_load_1_reg_104030;
  input ap_clk;
  input [7:0]DOADO;
  input [7:0]p;
  input [47:0]PCOUT;
  input [7:0]P;

  wire [7:0]DOADO;
  wire [7:0]P;
  wire [47:0]PCOUT;
  wire a_12_load_1_reg_104030;
  wire ap_clk;
  wire [7:0]p;
  wire [7:0]tmp52_fu_7116_p2;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_DSP48_0_454 HLS_accel_mac_mulbkb_DSP48_0_U
       (.DOADO(DOADO),
        .P(P),
        .PCOUT(PCOUT),
        .a_12_load_1_reg_104030(a_12_load_1_reg_104030),
        .ap_clk(ap_clk),
        .p_0(p),
        .tmp52_fu_7116_p2(tmp52_fu_7116_p2));
endmodule

(* ORIG_REF_NAME = "HLS_accel_mac_mulbkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_19
   (PCOUT,
    a_12_load_1_reg_104030,
    ap_clk,
    DOBDO,
    p,
    p_0);
  output [47:0]PCOUT;
  input a_12_load_1_reg_104030;
  input ap_clk;
  input [7:0]DOBDO;
  input [7:0]p;
  input [47:0]p_0;

  wire [7:0]DOBDO;
  wire [47:0]PCOUT;
  wire a_12_load_1_reg_104030;
  wire ap_clk;
  wire [7:0]p;
  wire [47:0]p_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_DSP48_0_453 HLS_accel_mac_mulbkb_DSP48_0_U
       (.DOBDO(DOBDO),
        .PCOUT(PCOUT),
        .a_12_load_1_reg_104030(a_12_load_1_reg_104030),
        .ap_clk(ap_clk),
        .p_0(p),
        .p_1(p_0));
endmodule

(* ORIG_REF_NAME = "HLS_accel_mac_mulbkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_2
   (tmp23_fu_7046_p2,
    ap_phi_mux_ia_0_i_i_phi_fu_5869_p41,
    ap_clk,
    DOADO,
    p,
    PCOUT,
    P);
  output [7:0]tmp23_fu_7046_p2;
  input ap_phi_mux_ia_0_i_i_phi_fu_5869_p41;
  input ap_clk;
  input [7:0]DOADO;
  input [7:0]p;
  input [47:0]PCOUT;
  input [7:0]P;

  wire [7:0]DOADO;
  wire [7:0]P;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire ap_phi_mux_ia_0_i_i_phi_fu_5869_p41;
  wire [7:0]p;
  wire [7:0]tmp23_fu_7046_p2;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_DSP48_0_470 HLS_accel_mac_mulbkb_DSP48_0_U
       (.DOADO(DOADO),
        .P(P),
        .PCOUT(PCOUT),
        .ap_clk(ap_clk),
        .ap_phi_mux_ia_0_i_i_phi_fu_5869_p41(ap_phi_mux_ia_0_i_i_phi_fu_5869_p41),
        .p_0(p),
        .tmp23_fu_7046_p2(tmp23_fu_7046_p2));
endmodule

(* ORIG_REF_NAME = "HLS_accel_mac_mulbkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_20
   (tmp56_fu_7120_p2,
    a_12_load_1_reg_104030,
    ap_clk,
    DOBDO,
    p,
    PCOUT,
    P);
  output [7:0]tmp56_fu_7120_p2;
  input a_12_load_1_reg_104030;
  input ap_clk;
  input [7:0]DOBDO;
  input [7:0]p;
  input [47:0]PCOUT;
  input [7:0]P;

  wire [7:0]DOBDO;
  wire [7:0]P;
  wire [47:0]PCOUT;
  wire a_12_load_1_reg_104030;
  wire ap_clk;
  wire [7:0]p;
  wire [7:0]tmp56_fu_7120_p2;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_DSP48_0_452 HLS_accel_mac_mulbkb_DSP48_0_U
       (.DOBDO(DOBDO),
        .P(P),
        .PCOUT(PCOUT),
        .a_12_load_1_reg_104030(a_12_load_1_reg_104030),
        .ap_clk(ap_clk),
        .p_0(p),
        .tmp56_fu_7120_p2(tmp56_fu_7120_p2));
endmodule

(* ORIG_REF_NAME = "HLS_accel_mac_mulbkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_21
   (PCOUT,
    a_12_load_1_reg_104030,
    ap_clk,
    DOADO,
    p,
    p_0);
  output [47:0]PCOUT;
  input a_12_load_1_reg_104030;
  input ap_clk;
  input [7:0]DOADO;
  input [7:0]p;
  input [47:0]p_0;

  wire [7:0]DOADO;
  wire [47:0]PCOUT;
  wire a_12_load_1_reg_104030;
  wire ap_clk;
  wire [7:0]p;
  wire [47:0]p_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_DSP48_0_451 HLS_accel_mac_mulbkb_DSP48_0_U
       (.DOADO(DOADO),
        .PCOUT(PCOUT),
        .a_12_load_1_reg_104030(a_12_load_1_reg_104030),
        .ap_clk(ap_clk),
        .p_0(p),
        .p_1(p_0));
endmodule

(* ORIG_REF_NAME = "HLS_accel_mac_mulbkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_22
   (tmp66_fu_7124_p2,
    a_12_load_1_reg_104030,
    ap_clk,
    DOBDO,
    p,
    PCOUT,
    P);
  output [7:0]tmp66_fu_7124_p2;
  input a_12_load_1_reg_104030;
  input ap_clk;
  input [7:0]DOBDO;
  input [7:0]p;
  input [47:0]PCOUT;
  input [7:0]P;

  wire [7:0]DOBDO;
  wire [7:0]P;
  wire [47:0]PCOUT;
  wire a_12_load_1_reg_104030;
  wire ap_clk;
  wire [7:0]p;
  wire [7:0]tmp66_fu_7124_p2;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_DSP48_0_450 HLS_accel_mac_mulbkb_DSP48_0_U
       (.DOBDO(DOBDO),
        .P(P),
        .PCOUT(PCOUT),
        .a_12_load_1_reg_104030(a_12_load_1_reg_104030),
        .ap_clk(ap_clk),
        .p_0(p),
        .tmp66_fu_7124_p2(tmp66_fu_7124_p2));
endmodule

(* ORIG_REF_NAME = "HLS_accel_mac_mulbkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_23
   (tmp71_fu_7133_p2,
    a_12_load_1_reg_104030,
    ap_clk,
    DOADO,
    p,
    PCOUT,
    P);
  output [7:0]tmp71_fu_7133_p2;
  input a_12_load_1_reg_104030;
  input ap_clk;
  input [7:0]DOADO;
  input [7:0]p;
  input [47:0]PCOUT;
  input [7:0]P;

  wire [7:0]DOADO;
  wire [7:0]P;
  wire [47:0]PCOUT;
  wire a_12_load_1_reg_104030;
  wire ap_clk;
  wire [7:0]p;
  wire [7:0]tmp71_fu_7133_p2;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_DSP48_0_449 HLS_accel_mac_mulbkb_DSP48_0_U
       (.DOADO(DOADO),
        .P(P),
        .PCOUT(PCOUT),
        .a_12_load_1_reg_104030(a_12_load_1_reg_104030),
        .ap_clk(ap_clk),
        .p_0(p),
        .tmp71_fu_7133_p2(tmp71_fu_7133_p2));
endmodule

(* ORIG_REF_NAME = "HLS_accel_mac_mulbkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_24
   (PCOUT,
    a_12_load_1_reg_104030,
    ap_clk,
    DOBDO,
    p,
    p_0);
  output [47:0]PCOUT;
  input a_12_load_1_reg_104030;
  input ap_clk;
  input [7:0]DOBDO;
  input [7:0]p;
  input [47:0]p_0;

  wire [7:0]DOBDO;
  wire [47:0]PCOUT;
  wire a_12_load_1_reg_104030;
  wire ap_clk;
  wire [7:0]p;
  wire [47:0]p_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_DSP48_0_448 HLS_accel_mac_mulbkb_DSP48_0_U
       (.DOBDO(DOBDO),
        .PCOUT(PCOUT),
        .a_12_load_1_reg_104030(a_12_load_1_reg_104030),
        .ap_clk(ap_clk),
        .p_0(p),
        .p_1(p_0));
endmodule

(* ORIG_REF_NAME = "HLS_accel_mac_mulbkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_25
   (tmp75_fu_7137_p2,
    a_12_load_1_reg_104030,
    ap_clk,
    DOBDO,
    p,
    PCOUT,
    P);
  output [7:0]tmp75_fu_7137_p2;
  input a_12_load_1_reg_104030;
  input ap_clk;
  input [7:0]DOBDO;
  input [7:0]p;
  input [47:0]PCOUT;
  input [7:0]P;

  wire [7:0]DOBDO;
  wire [7:0]P;
  wire [47:0]PCOUT;
  wire a_12_load_1_reg_104030;
  wire ap_clk;
  wire [7:0]p;
  wire [7:0]tmp75_fu_7137_p2;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_DSP48_0_447 HLS_accel_mac_mulbkb_DSP48_0_U
       (.DOBDO(DOBDO),
        .P(P),
        .PCOUT(PCOUT),
        .a_12_load_1_reg_104030(a_12_load_1_reg_104030),
        .ap_clk(ap_clk),
        .p_0(p),
        .tmp75_fu_7137_p2(tmp75_fu_7137_p2));
endmodule

(* ORIG_REF_NAME = "HLS_accel_mac_mulbkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_26
   (PCOUT,
    a_12_load_1_reg_104030,
    ap_clk,
    DOADO,
    p,
    p_0);
  output [47:0]PCOUT;
  input a_12_load_1_reg_104030;
  input ap_clk;
  input [7:0]DOADO;
  input [7:0]p;
  input [47:0]p_0;

  wire [7:0]DOADO;
  wire [47:0]PCOUT;
  wire a_12_load_1_reg_104030;
  wire ap_clk;
  wire [7:0]p;
  wire [47:0]p_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_DSP48_0_446 HLS_accel_mac_mulbkb_DSP48_0_U
       (.DOADO(DOADO),
        .PCOUT(PCOUT),
        .a_12_load_1_reg_104030(a_12_load_1_reg_104030),
        .ap_clk(ap_clk),
        .p_0(p),
        .p_1(p_0));
endmodule

(* ORIG_REF_NAME = "HLS_accel_mac_mulbkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_27
   (tmp87_fu_7141_p2,
    a_12_load_1_reg_104030,
    ap_clk,
    DOBDO,
    p,
    PCOUT,
    P);
  output [7:0]tmp87_fu_7141_p2;
  input a_12_load_1_reg_104030;
  input ap_clk;
  input [7:0]DOBDO;
  input [7:0]p;
  input [47:0]PCOUT;
  input [7:0]P;

  wire [7:0]DOBDO;
  wire [7:0]P;
  wire [47:0]PCOUT;
  wire a_12_load_1_reg_104030;
  wire ap_clk;
  wire [7:0]p;
  wire [7:0]tmp87_fu_7141_p2;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_DSP48_0_445 HLS_accel_mac_mulbkb_DSP48_0_U
       (.DOBDO(DOBDO),
        .P(P),
        .PCOUT(PCOUT),
        .a_12_load_1_reg_104030(a_12_load_1_reg_104030),
        .ap_clk(ap_clk),
        .p_0(p),
        .tmp87_fu_7141_p2(tmp87_fu_7141_p2));
endmodule

(* ORIG_REF_NAME = "HLS_accel_mac_mulbkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_28
   (tmp92_fu_7150_p2,
    p,
    ap_clk,
    DOADO,
    p_0,
    PCOUT,
    P);
  output [7:0]tmp92_fu_7150_p2;
  input p;
  input ap_clk;
  input [7:0]DOADO;
  input [7:0]p_0;
  input [47:0]PCOUT;
  input [7:0]P;

  wire [7:0]DOADO;
  wire [7:0]P;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire p;
  wire [7:0]p_0;
  wire [7:0]tmp92_fu_7150_p2;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_DSP48_0_444 HLS_accel_mac_mulbkb_DSP48_0_U
       (.DOADO(DOADO),
        .P(P),
        .PCOUT(PCOUT),
        .ap_clk(ap_clk),
        .p_0(p),
        .p_1(p_0),
        .tmp92_fu_7150_p2(tmp92_fu_7150_p2));
endmodule

(* ORIG_REF_NAME = "HLS_accel_mac_mulbkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_29
   (PCOUT,
    ap_phi_mux_ia_0_i_i_phi_fu_5869_p41,
    ap_clk,
    DOADO,
    p,
    p_0);
  output [47:0]PCOUT;
  input ap_phi_mux_ia_0_i_i_phi_fu_5869_p41;
  input ap_clk;
  input [7:0]DOADO;
  input [7:0]p;
  input [47:0]p_0;

  wire [7:0]DOADO;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire ap_phi_mux_ia_0_i_i_phi_fu_5869_p41;
  wire [7:0]p;
  wire [47:0]p_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_DSP48_0_443 HLS_accel_mac_mulbkb_DSP48_0_U
       (.DOADO(DOADO),
        .PCOUT(PCOUT),
        .ap_clk(ap_clk),
        .ap_phi_mux_ia_0_i_i_phi_fu_5869_p41(ap_phi_mux_ia_0_i_i_phi_fu_5869_p41),
        .p_0(p),
        .p_1(p_0));
endmodule

(* ORIG_REF_NAME = "HLS_accel_mac_mulbkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_3
   (PCOUT,
    ap_phi_mux_ia_0_i_i_phi_fu_5869_p41,
    ap_clk,
    DOBDO,
    p,
    p_0);
  output [47:0]PCOUT;
  input ap_phi_mux_ia_0_i_i_phi_fu_5869_p41;
  input ap_clk;
  input [7:0]DOBDO;
  input [7:0]p;
  input [47:0]p_0;

  wire [7:0]DOBDO;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire ap_phi_mux_ia_0_i_i_phi_fu_5869_p41;
  wire [7:0]p;
  wire [47:0]p_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_DSP48_0_469 HLS_accel_mac_mulbkb_DSP48_0_U
       (.DOBDO(DOBDO),
        .PCOUT(PCOUT),
        .ap_clk(ap_clk),
        .ap_phi_mux_ia_0_i_i_phi_fu_5869_p41(ap_phi_mux_ia_0_i_i_phi_fu_5869_p41),
        .p_0(p),
        .p_1(p_0));
endmodule

(* ORIG_REF_NAME = "HLS_accel_mac_mulbkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_30
   (PCOUT,
    p,
    ap_clk,
    DOBDO,
    p_0,
    p_1);
  output [47:0]PCOUT;
  input p;
  input ap_clk;
  input [7:0]DOBDO;
  input [7:0]p_0;
  input [47:0]p_1;

  wire [7:0]DOBDO;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire p;
  wire [7:0]p_0;
  wire [47:0]p_1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_DSP48_0_442 HLS_accel_mac_mulbkb_DSP48_0_U
       (.DOBDO(DOBDO),
        .PCOUT(PCOUT),
        .ap_clk(ap_clk),
        .p_0(p),
        .p_1(p_0),
        .p_2(p_1));
endmodule

(* ORIG_REF_NAME = "HLS_accel_mac_mulbkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_31
   (tmp96_fu_7154_p2,
    p,
    ap_clk,
    DOBDO,
    p_0,
    PCOUT,
    P);
  output [7:0]tmp96_fu_7154_p2;
  input p;
  input ap_clk;
  input [7:0]DOBDO;
  input [7:0]p_0;
  input [47:0]PCOUT;
  input [7:0]P;

  wire [7:0]DOBDO;
  wire [7:0]P;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire p;
  wire [7:0]p_0;
  wire [7:0]tmp96_fu_7154_p2;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_DSP48_0_441 HLS_accel_mac_mulbkb_DSP48_0_U
       (.DOBDO(DOBDO),
        .P(P),
        .PCOUT(PCOUT),
        .ap_clk(ap_clk),
        .p_0(p),
        .p_1(p_0),
        .tmp96_fu_7154_p2(tmp96_fu_7154_p2));
endmodule

(* ORIG_REF_NAME = "HLS_accel_mac_mulbkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_32
   (PCOUT,
    p,
    ap_clk,
    DOADO,
    p_0,
    p_1);
  output [47:0]PCOUT;
  input p;
  input ap_clk;
  input [7:0]DOADO;
  input [7:0]p_0;
  input [47:0]p_1;

  wire [7:0]DOADO;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire p;
  wire [7:0]p_0;
  wire [47:0]p_1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_DSP48_0_440 HLS_accel_mac_mulbkb_DSP48_0_U
       (.DOADO(DOADO),
        .PCOUT(PCOUT),
        .ap_clk(ap_clk),
        .p_0(p),
        .p_1(p_0),
        .p_2(p_1));
endmodule

(* ORIG_REF_NAME = "HLS_accel_mac_mulbkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_33
   (tmp102_fu_7158_p2,
    p,
    ap_clk,
    DOADO,
    p_0,
    PCOUT,
    P);
  output [7:0]tmp102_fu_7158_p2;
  input p;
  input ap_clk;
  input [7:0]DOADO;
  input [7:0]p_0;
  input [47:0]PCOUT;
  input [7:0]P;

  wire [7:0]DOADO;
  wire [7:0]P;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire p;
  wire [7:0]p_0;
  wire [7:0]tmp102_fu_7158_p2;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_DSP48_0_439 HLS_accel_mac_mulbkb_DSP48_0_U
       (.DOADO(DOADO),
        .P(P),
        .PCOUT(PCOUT),
        .ap_clk(ap_clk),
        .p_0(p),
        .p_1(p_0),
        .tmp102_fu_7158_p2(tmp102_fu_7158_p2));
endmodule

(* ORIG_REF_NAME = "HLS_accel_mac_mulbkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_34
   (PCOUT,
    p,
    ap_clk,
    DOBDO,
    p_0,
    p_1);
  output [47:0]PCOUT;
  input p;
  input ap_clk;
  input [7:0]DOBDO;
  input [7:0]p_0;
  input [47:0]p_1;

  wire [7:0]DOBDO;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire p;
  wire [7:0]p_0;
  wire [47:0]p_1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_DSP48_0_438 HLS_accel_mac_mulbkb_DSP48_0_U
       (.DOBDO(DOBDO),
        .PCOUT(PCOUT),
        .ap_clk(ap_clk),
        .p_0(p),
        .p_1(p_0),
        .p_2(p_1));
endmodule

(* ORIG_REF_NAME = "HLS_accel_mac_mulbkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_35
   (tmp13_fu_7038_p2,
    ap_phi_mux_ia_0_i_i_phi_fu_5869_p41,
    ap_clk,
    DOADO,
    p,
    PCOUT,
    P);
  output [7:0]tmp13_fu_7038_p2;
  input ap_phi_mux_ia_0_i_i_phi_fu_5869_p41;
  input ap_clk;
  input [7:0]DOADO;
  input [7:0]p;
  input [47:0]PCOUT;
  input [7:0]P;

  wire [7:0]DOADO;
  wire [7:0]P;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire ap_phi_mux_ia_0_i_i_phi_fu_5869_p41;
  wire [7:0]p;
  wire [7:0]tmp13_fu_7038_p2;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_DSP48_0_437 HLS_accel_mac_mulbkb_DSP48_0_U
       (.DOADO(DOADO),
        .P(P),
        .PCOUT(PCOUT),
        .ap_clk(ap_clk),
        .ap_phi_mux_ia_0_i_i_phi_fu_5869_p41(ap_phi_mux_ia_0_i_i_phi_fu_5869_p41),
        .p_0(p),
        .tmp13_fu_7038_p2(tmp13_fu_7038_p2));
endmodule

(* ORIG_REF_NAME = "HLS_accel_mac_mulbkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_36
   (PCOUT,
    p,
    ap_clk,
    DOADO,
    p_0,
    p_1);
  output [47:0]PCOUT;
  input p;
  input ap_clk;
  input [7:0]DOADO;
  input [7:0]p_0;
  input [47:0]p_1;

  wire [7:0]DOADO;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire p;
  wire [7:0]p_0;
  wire [47:0]p_1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_DSP48_0_436 HLS_accel_mac_mulbkb_DSP48_0_U
       (.DOADO(DOADO),
        .PCOUT(PCOUT),
        .ap_clk(ap_clk),
        .p_0(p),
        .p_1(p_0),
        .p_2(p_1));
endmodule

(* ORIG_REF_NAME = "HLS_accel_mac_mulbkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_37
   (tmp111_fu_7162_p2,
    p,
    ap_clk,
    DOADO,
    p_0,
    PCOUT,
    P);
  output [7:0]tmp111_fu_7162_p2;
  input p;
  input ap_clk;
  input [7:0]DOADO;
  input [7:0]p_0;
  input [47:0]PCOUT;
  input [7:0]P;

  wire [7:0]DOADO;
  wire [7:0]P;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire p;
  wire [7:0]p_0;
  wire [7:0]tmp111_fu_7162_p2;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_DSP48_0_435 HLS_accel_mac_mulbkb_DSP48_0_U
       (.DOADO(DOADO),
        .P(P),
        .PCOUT(PCOUT),
        .ap_clk(ap_clk),
        .p_0(p),
        .p_1(p_0),
        .tmp111_fu_7162_p2(tmp111_fu_7162_p2));
endmodule

(* ORIG_REF_NAME = "HLS_accel_mac_mulbkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_38
   (PCOUT,
    p,
    ap_clk,
    DOBDO,
    p_0,
    p_1);
  output [47:0]PCOUT;
  input p;
  input ap_clk;
  input [7:0]DOBDO;
  input [7:0]p_0;
  input [47:0]p_1;

  wire [7:0]DOBDO;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire p;
  wire [7:0]p_0;
  wire [47:0]p_1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_DSP48_0_434 HLS_accel_mac_mulbkb_DSP48_0_U
       (.DOBDO(DOBDO),
        .PCOUT(PCOUT),
        .ap_clk(ap_clk),
        .p_0(p),
        .p_1(p_0),
        .p_2(p_1));
endmodule

(* ORIG_REF_NAME = "HLS_accel_mac_mulbkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_39
   (PCOUT,
    p,
    ap_clk,
    DOADO,
    p_0,
    p_1);
  output [47:0]PCOUT;
  input p;
  input ap_clk;
  input [7:0]DOADO;
  input [7:0]p_0;
  input [47:0]p_1;

  wire [7:0]DOADO;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire p;
  wire [7:0]p_0;
  wire [47:0]p_1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_DSP48_0_433 HLS_accel_mac_mulbkb_DSP48_0_U
       (.DOADO(DOADO),
        .PCOUT(PCOUT),
        .ap_clk(ap_clk),
        .p_0(p),
        .p_1(p_0),
        .p_2(p_1));
endmodule

(* ORIG_REF_NAME = "HLS_accel_mac_mulbkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_4
   (tmp32_fu_7050_p2,
    ap_phi_mux_ia_0_i_i_phi_fu_5869_p41,
    ap_clk,
    DOADO,
    p,
    PCOUT,
    P);
  output [7:0]tmp32_fu_7050_p2;
  input ap_phi_mux_ia_0_i_i_phi_fu_5869_p41;
  input ap_clk;
  input [7:0]DOADO;
  input [7:0]p;
  input [47:0]PCOUT;
  input [7:0]P;

  wire [7:0]DOADO;
  wire [7:0]P;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire ap_phi_mux_ia_0_i_i_phi_fu_5869_p41;
  wire [7:0]p;
  wire [7:0]tmp32_fu_7050_p2;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_DSP48_0_468 HLS_accel_mac_mulbkb_DSP48_0_U
       (.DOADO(DOADO),
        .P(P),
        .PCOUT(PCOUT),
        .ap_clk(ap_clk),
        .ap_phi_mux_ia_0_i_i_phi_fu_5869_p41(ap_phi_mux_ia_0_i_i_phi_fu_5869_p41),
        .p_0(p),
        .tmp32_fu_7050_p2(tmp32_fu_7050_p2));
endmodule

(* ORIG_REF_NAME = "HLS_accel_mac_mulbkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_40
   (tmp126_fu_7166_p2,
    p,
    ap_clk,
    DOBDO,
    p_0,
    PCOUT,
    P);
  output [7:0]tmp126_fu_7166_p2;
  input p;
  input ap_clk;
  input [7:0]DOBDO;
  input [7:0]p_0;
  input [47:0]PCOUT;
  input [7:0]P;

  wire [7:0]DOBDO;
  wire [7:0]P;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire p;
  wire [7:0]p_0;
  wire [7:0]tmp126_fu_7166_p2;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_DSP48_0_432 HLS_accel_mac_mulbkb_DSP48_0_U
       (.DOBDO(DOBDO),
        .P(P),
        .PCOUT(PCOUT),
        .ap_clk(ap_clk),
        .p_0(p),
        .p_1(p_0),
        .tmp126_fu_7166_p2(tmp126_fu_7166_p2));
endmodule

(* ORIG_REF_NAME = "HLS_accel_mac_mulbkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_41
   (tmp131_fu_7175_p2,
    p,
    ap_clk,
    DOADO,
    p_0,
    PCOUT,
    P);
  output [7:0]tmp131_fu_7175_p2;
  input p;
  input ap_clk;
  input [7:0]DOADO;
  input [7:0]p_0;
  input [47:0]PCOUT;
  input [7:0]P;

  wire [7:0]DOADO;
  wire [7:0]P;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire p;
  wire [7:0]p_0;
  wire [7:0]tmp131_fu_7175_p2;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_DSP48_0_431 HLS_accel_mac_mulbkb_DSP48_0_U
       (.DOADO(DOADO),
        .P(P),
        .PCOUT(PCOUT),
        .ap_clk(ap_clk),
        .p_0(p),
        .p_1(p_0),
        .tmp131_fu_7175_p2(tmp131_fu_7175_p2));
endmodule

(* ORIG_REF_NAME = "HLS_accel_mac_mulbkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_42
   (PCOUT,
    p,
    ap_clk,
    DOBDO,
    p_0,
    p_1);
  output [47:0]PCOUT;
  input p;
  input ap_clk;
  input [7:0]DOBDO;
  input [7:0]p_0;
  input [47:0]p_1;

  wire [7:0]DOBDO;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire p;
  wire [7:0]p_0;
  wire [47:0]p_1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_DSP48_0_430 HLS_accel_mac_mulbkb_DSP48_0_U
       (.DOBDO(DOBDO),
        .PCOUT(PCOUT),
        .ap_clk(ap_clk),
        .p_0(p),
        .p_1(p_0),
        .p_2(p_1));
endmodule

(* ORIG_REF_NAME = "HLS_accel_mac_mulbkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_43
   (tmp135_fu_7179_p2,
    p,
    ap_clk,
    DOBDO,
    p_0,
    PCOUT,
    P);
  output [7:0]tmp135_fu_7179_p2;
  input p;
  input ap_clk;
  input [7:0]DOBDO;
  input [7:0]p_0;
  input [47:0]PCOUT;
  input [7:0]P;

  wire [7:0]DOBDO;
  wire [7:0]P;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire p;
  wire [7:0]p_0;
  wire [7:0]tmp135_fu_7179_p2;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_DSP48_0_429 HLS_accel_mac_mulbkb_DSP48_0_U
       (.DOBDO(DOBDO),
        .P(P),
        .PCOUT(PCOUT),
        .ap_clk(ap_clk),
        .p_0(p),
        .p_1(p_0),
        .tmp135_fu_7179_p2(tmp135_fu_7179_p2));
endmodule

(* ORIG_REF_NAME = "HLS_accel_mac_mulbkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_44
   (PCOUT,
    p,
    ap_clk,
    DOADO,
    p_0,
    p_1);
  output [47:0]PCOUT;
  input p;
  input ap_clk;
  input [7:0]DOADO;
  input [7:0]p_0;
  input [47:0]p_1;

  wire [7:0]DOADO;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire p;
  wire [7:0]p_0;
  wire [47:0]p_1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_DSP48_0_428 HLS_accel_mac_mulbkb_DSP48_0_U
       (.DOADO(DOADO),
        .PCOUT(PCOUT),
        .ap_clk(ap_clk),
        .p_0(p),
        .p_1(p_0),
        .p_2(p_1));
endmodule

(* ORIG_REF_NAME = "HLS_accel_mac_mulbkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_45
   (ap_enable_reg_pp2_iter2_reg,
    tmp141_fu_7183_p2,
    ap_clk,
    DOADO,
    p,
    PCOUT,
    ap_enable_reg_pp2_iter2,
    exitcond_flatten1_reg_8075_pp2_iter1_reg,
    P);
  output ap_enable_reg_pp2_iter2_reg;
  output [7:0]tmp141_fu_7183_p2;
  input ap_clk;
  input [7:0]DOADO;
  input [7:0]p;
  input [47:0]PCOUT;
  input ap_enable_reg_pp2_iter2;
  input exitcond_flatten1_reg_8075_pp2_iter1_reg;
  input [7:0]P;

  wire [7:0]DOADO;
  wire [7:0]P;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire ap_enable_reg_pp2_iter2;
  wire ap_enable_reg_pp2_iter2_reg;
  wire exitcond_flatten1_reg_8075_pp2_iter1_reg;
  wire [7:0]p;
  wire [7:0]tmp141_fu_7183_p2;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_DSP48_0_427 HLS_accel_mac_mulbkb_DSP48_0_U
       (.DOADO(DOADO),
        .P(P),
        .PCOUT(PCOUT),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp2_iter2(ap_enable_reg_pp2_iter2),
        .ap_enable_reg_pp2_iter2_reg(ap_enable_reg_pp2_iter2_reg),
        .exitcond_flatten1_reg_8075_pp2_iter1_reg(exitcond_flatten1_reg_8075_pp2_iter1_reg),
        .p_0(p),
        .tmp141_fu_7183_p2(tmp141_fu_7183_p2));
endmodule

(* ORIG_REF_NAME = "HLS_accel_mac_mulbkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_46
   (PCOUT,
    p,
    ap_clk,
    DOBDO,
    p_0,
    p_1);
  output [47:0]PCOUT;
  input p;
  input ap_clk;
  input [7:0]DOBDO;
  input [7:0]p_0;
  input [47:0]p_1;

  wire [7:0]DOBDO;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire p;
  wire [7:0]p_0;
  wire [47:0]p_1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_DSP48_0_426 HLS_accel_mac_mulbkb_DSP48_0_U
       (.DOBDO(DOBDO),
        .PCOUT(PCOUT),
        .ap_clk(ap_clk),
        .p_0(p),
        .p_1(p_0),
        .p_2(p_1));
endmodule

(* ORIG_REF_NAME = "HLS_accel_mac_mulbkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_47
   (PCOUT,
    ap_phi_mux_ia_0_i_i_phi_fu_5869_p41,
    ap_clk,
    DOBDO,
    p,
    p_0);
  output [47:0]PCOUT;
  input ap_phi_mux_ia_0_i_i_phi_fu_5869_p41;
  input ap_clk;
  input [7:0]DOBDO;
  input [7:0]p;
  input [47:0]p_0;

  wire [7:0]DOBDO;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire ap_phi_mux_ia_0_i_i_phi_fu_5869_p41;
  wire [7:0]p;
  wire [47:0]p_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_DSP48_0_425 HLS_accel_mac_mulbkb_DSP48_0_U
       (.DOBDO(DOBDO),
        .PCOUT(PCOUT),
        .ap_clk(ap_clk),
        .ap_phi_mux_ia_0_i_i_phi_fu_5869_p41(ap_phi_mux_ia_0_i_i_phi_fu_5869_p41),
        .p_0(p),
        .p_1(p_0));
endmodule

(* ORIG_REF_NAME = "HLS_accel_mac_mulbkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_48
   (PCOUT,
    p,
    ap_clk,
    DOADO,
    p_0,
    p_1);
  output [47:0]PCOUT;
  input p;
  input ap_clk;
  input [7:0]DOADO;
  input [7:0]p_0;
  input [47:0]p_1;

  wire [7:0]DOADO;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire p;
  wire [7:0]p_0;
  wire [47:0]p_1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_DSP48_0_424 HLS_accel_mac_mulbkb_DSP48_0_U
       (.DOADO(DOADO),
        .PCOUT(PCOUT),
        .ap_clk(ap_clk),
        .p_0(p),
        .p_1(p_0),
        .p_2(p_1));
endmodule

(* ORIG_REF_NAME = "HLS_accel_mac_mulbkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_49
   (tmp150_fu_7187_p2,
    p,
    ap_clk,
    DOADO,
    p_0,
    PCOUT,
    P);
  output [7:0]tmp150_fu_7187_p2;
  input p;
  input ap_clk;
  input [7:0]DOADO;
  input [7:0]p_0;
  input [47:0]PCOUT;
  input [7:0]P;

  wire [7:0]DOADO;
  wire [7:0]P;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire p;
  wire [7:0]p_0;
  wire [7:0]tmp150_fu_7187_p2;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_DSP48_0_423 HLS_accel_mac_mulbkb_DSP48_0_U
       (.DOADO(DOADO),
        .P(P),
        .PCOUT(PCOUT),
        .ap_clk(ap_clk),
        .p_0(p),
        .p_1(p_0),
        .tmp150_fu_7187_p2(tmp150_fu_7187_p2));
endmodule

(* ORIG_REF_NAME = "HLS_accel_mac_mulbkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_5
   (PCOUT,
    ap_phi_mux_ia_0_i_i_phi_fu_5869_p41,
    ap_clk,
    DOBDO,
    p,
    p_0);
  output [47:0]PCOUT;
  input ap_phi_mux_ia_0_i_i_phi_fu_5869_p41;
  input ap_clk;
  input [7:0]DOBDO;
  input [7:0]p;
  input [47:0]p_0;

  wire [7:0]DOBDO;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire ap_phi_mux_ia_0_i_i_phi_fu_5869_p41;
  wire [7:0]p;
  wire [47:0]p_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_DSP48_0_467 HLS_accel_mac_mulbkb_DSP48_0_U
       (.DOBDO(DOBDO),
        .PCOUT(PCOUT),
        .ap_clk(ap_clk),
        .ap_phi_mux_ia_0_i_i_phi_fu_5869_p41(ap_phi_mux_ia_0_i_i_phi_fu_5869_p41),
        .p_0(p),
        .p_1(p_0));
endmodule

(* ORIG_REF_NAME = "HLS_accel_mac_mulbkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_50
   (PCOUT,
    p,
    ap_clk,
    DOBDO,
    p_0,
    p_1);
  output [47:0]PCOUT;
  input p;
  input ap_clk;
  input [7:0]DOBDO;
  input [7:0]p_0;
  input [47:0]p_1;

  wire [7:0]DOBDO;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire p;
  wire [7:0]p_0;
  wire [47:0]p_1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_DSP48_0_422 HLS_accel_mac_mulbkb_DSP48_0_U
       (.DOBDO(DOBDO),
        .PCOUT(PCOUT),
        .ap_clk(ap_clk),
        .p_0(p),
        .p_1(p_0),
        .p_2(p_1));
endmodule

(* ORIG_REF_NAME = "HLS_accel_mac_mulbkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_51
   (PCOUT,
    ap_enable_reg_pp2_iter2_reg,
    ap_clk,
    DOADO,
    p,
    p_0,
    ap_enable_reg_pp2_iter2,
    exitcond_flatten1_reg_8075_pp2_iter1_reg);
  output [47:0]PCOUT;
  output ap_enable_reg_pp2_iter2_reg;
  input ap_clk;
  input [7:0]DOADO;
  input [7:0]p;
  input [47:0]p_0;
  input ap_enable_reg_pp2_iter2;
  input exitcond_flatten1_reg_8075_pp2_iter1_reg;

  wire [7:0]DOADO;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire ap_enable_reg_pp2_iter2;
  wire ap_enable_reg_pp2_iter2_reg;
  wire exitcond_flatten1_reg_8075_pp2_iter1_reg;
  wire [7:0]p;
  wire [47:0]p_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_DSP48_0 HLS_accel_mac_mulbkb_DSP48_0_U
       (.DOADO(DOADO),
        .PCOUT(PCOUT),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp2_iter2(ap_enable_reg_pp2_iter2),
        .ap_enable_reg_pp2_iter2_reg(ap_enable_reg_pp2_iter2_reg),
        .exitcond_flatten1_reg_8075_pp2_iter1_reg(exitcond_flatten1_reg_8075_pp2_iter1_reg),
        .p_0(p),
        .p_1(p_0));
endmodule

(* ORIG_REF_NAME = "HLS_accel_mac_mulbkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_6
   (tmp43_fu_7054_p2,
    ap_phi_mux_ia_0_i_i_phi_fu_5869_p41,
    ap_clk,
    DOADO,
    p,
    PCOUT,
    P);
  output [7:0]tmp43_fu_7054_p2;
  input ap_phi_mux_ia_0_i_i_phi_fu_5869_p41;
  input ap_clk;
  input [7:0]DOADO;
  input [7:0]p;
  input [47:0]PCOUT;
  input [7:0]P;

  wire [7:0]DOADO;
  wire [7:0]P;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire ap_phi_mux_ia_0_i_i_phi_fu_5869_p41;
  wire [7:0]p;
  wire [7:0]tmp43_fu_7054_p2;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_DSP48_0_466 HLS_accel_mac_mulbkb_DSP48_0_U
       (.DOADO(DOADO),
        .P(P),
        .PCOUT(PCOUT),
        .ap_clk(ap_clk),
        .ap_phi_mux_ia_0_i_i_phi_fu_5869_p41(ap_phi_mux_ia_0_i_i_phi_fu_5869_p41),
        .p_0(p),
        .tmp43_fu_7054_p2(tmp43_fu_7054_p2));
endmodule

(* ORIG_REF_NAME = "HLS_accel_mac_mulbkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_7
   (PCOUT,
    ap_phi_mux_ia_0_i_i_phi_fu_5869_p41,
    ap_clk,
    DOBDO,
    p,
    p_0);
  output [47:0]PCOUT;
  input ap_phi_mux_ia_0_i_i_phi_fu_5869_p41;
  input ap_clk;
  input [7:0]DOBDO;
  input [7:0]p;
  input [47:0]p_0;

  wire [7:0]DOBDO;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire ap_phi_mux_ia_0_i_i_phi_fu_5869_p41;
  wire [7:0]p;
  wire [47:0]p_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_DSP48_0_465 HLS_accel_mac_mulbkb_DSP48_0_U
       (.DOBDO(DOBDO),
        .PCOUT(PCOUT),
        .ap_clk(ap_clk),
        .ap_phi_mux_ia_0_i_i_phi_fu_5869_p41(ap_phi_mux_ia_0_i_i_phi_fu_5869_p41),
        .p_0(p),
        .p_1(p_0));
endmodule

(* ORIG_REF_NAME = "HLS_accel_mac_mulbkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_8
   (tmp62_fu_7058_p2,
    ap_phi_mux_ia_0_i_i_phi_fu_5869_p41,
    ap_clk,
    DOADO,
    p,
    PCOUT,
    P);
  output [7:0]tmp62_fu_7058_p2;
  input ap_phi_mux_ia_0_i_i_phi_fu_5869_p41;
  input ap_clk;
  input [7:0]DOADO;
  input [7:0]p;
  input [47:0]PCOUT;
  input [7:0]P;

  wire [7:0]DOADO;
  wire [7:0]P;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire ap_phi_mux_ia_0_i_i_phi_fu_5869_p41;
  wire [7:0]p;
  wire [7:0]tmp62_fu_7058_p2;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_DSP48_0_464 HLS_accel_mac_mulbkb_DSP48_0_U
       (.DOADO(DOADO),
        .P(P),
        .PCOUT(PCOUT),
        .ap_clk(ap_clk),
        .ap_phi_mux_ia_0_i_i_phi_fu_5869_p41(ap_phi_mux_ia_0_i_i_phi_fu_5869_p41),
        .p_0(p),
        .tmp62_fu_7058_p2(tmp62_fu_7058_p2));
endmodule

(* ORIG_REF_NAME = "HLS_accel_mac_mulbkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_9
   (PCOUT,
    ap_phi_mux_ia_0_i_i_phi_fu_5869_p41,
    ap_clk,
    DOBDO,
    p,
    p_0);
  output [47:0]PCOUT;
  input ap_phi_mux_ia_0_i_i_phi_fu_5869_p41;
  input ap_clk;
  input [7:0]DOBDO;
  input [7:0]p;
  input [47:0]p_0;

  wire [7:0]DOBDO;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire ap_phi_mux_ia_0_i_i_phi_fu_5869_p41;
  wire [7:0]p;
  wire [47:0]p_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_DSP48_0_463 HLS_accel_mac_mulbkb_DSP48_0_U
       (.DOBDO(DOBDO),
        .PCOUT(PCOUT),
        .ap_clk(ap_clk),
        .ap_phi_mux_ia_0_i_i_phi_fu_5869_p41(ap_phi_mux_ia_0_i_i_phi_fu_5869_p41),
        .p_0(p),
        .p_1(p_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_DSP48_0
   (PCOUT,
    ap_enable_reg_pp2_iter2_reg,
    ap_clk,
    DOADO,
    p_0,
    p_1,
    ap_enable_reg_pp2_iter2,
    exitcond_flatten1_reg_8075_pp2_iter1_reg);
  output [47:0]PCOUT;
  output ap_enable_reg_pp2_iter2_reg;
  input ap_clk;
  input [7:0]DOADO;
  input [7:0]p_0;
  input [47:0]p_1;
  input ap_enable_reg_pp2_iter2;
  input exitcond_flatten1_reg_8075_pp2_iter1_reg;

  wire [7:0]DOADO;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire ap_enable_reg_pp2_iter2;
  wire ap_enable_reg_pp2_iter2_reg;
  wire exitcond_flatten1_reg_8075_pp2_iter1_reg;
  wire [7:0]p_0;
  wire [47:0]p_1;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_P_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_enable_reg_pp2_iter2_reg),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_enable_reg_pp2_iter2_reg),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P(NLW_p_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN(p_1),
        .PCOUT(PCOUT),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h2)) 
    p_i_1__0
       (.I0(ap_enable_reg_pp2_iter2),
        .I1(exitcond_flatten1_reg_8075_pp2_iter1_reg),
        .O(ap_enable_reg_pp2_iter2_reg));
endmodule

(* ORIG_REF_NAME = "HLS_accel_mac_mulbkb_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_DSP48_0_422
   (PCOUT,
    p_0,
    ap_clk,
    DOBDO,
    p_1,
    p_2);
  output [47:0]PCOUT;
  input p_0;
  input ap_clk;
  input [7:0]DOBDO;
  input [7:0]p_1;
  input [47:0]p_2;

  wire [7:0]DOBDO;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire p_0;
  wire [7:0]p_1;
  wire [47:0]p_2;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_P_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(p_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(p_0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P(NLW_p_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN(p_2),
        .PCOUT(PCOUT),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "HLS_accel_mac_mulbkb_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_DSP48_0_423
   (tmp150_fu_7187_p2,
    p_0,
    ap_clk,
    DOADO,
    p_1,
    PCOUT,
    P);
  output [7:0]tmp150_fu_7187_p2;
  input p_0;
  input ap_clk;
  input [7:0]DOADO;
  input [7:0]p_1;
  input [47:0]PCOUT;
  input [7:0]P;

  wire [7:0]DOADO;
  wire [7:0]P;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire p_0;
  wire [7:0]p_1;
  wire p_n_101;
  wire p_n_102;
  wire p_n_103;
  wire p_n_104;
  wire p_n_105;
  wire p_n_106;
  wire p_n_107;
  wire p_n_108;
  wire [7:0]tmp150_fu_7187_p2;
  wire \tmp150_reg_11398[3]_i_2_n_3 ;
  wire \tmp150_reg_11398[3]_i_3_n_3 ;
  wire \tmp150_reg_11398[3]_i_4_n_3 ;
  wire \tmp150_reg_11398[3]_i_5_n_3 ;
  wire \tmp150_reg_11398[7]_i_3_n_3 ;
  wire \tmp150_reg_11398[7]_i_4_n_3 ;
  wire \tmp150_reg_11398[7]_i_5_n_3 ;
  wire \tmp150_reg_11398[7]_i_6_n_3 ;
  wire \tmp150_reg_11398_reg[3]_i_1_n_3 ;
  wire \tmp150_reg_11398_reg[3]_i_1_n_4 ;
  wire \tmp150_reg_11398_reg[3]_i_1_n_5 ;
  wire \tmp150_reg_11398_reg[3]_i_1_n_6 ;
  wire \tmp150_reg_11398_reg[7]_i_2_n_4 ;
  wire \tmp150_reg_11398_reg[7]_i_2_n_5 ;
  wire \tmp150_reg_11398_reg[7]_i_2_n_6 ;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:8]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [3:3]\NLW_tmp150_reg_11398_reg[7]_i_2_CO_UNCONNECTED ;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(p_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(p_0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:8],p_n_101,p_n_102,p_n_103,p_n_104,p_n_105,p_n_106,p_n_107,p_n_108}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp150_reg_11398[3]_i_2 
       (.I0(p_n_105),
        .I1(P[3]),
        .O(\tmp150_reg_11398[3]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp150_reg_11398[3]_i_3 
       (.I0(p_n_106),
        .I1(P[2]),
        .O(\tmp150_reg_11398[3]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp150_reg_11398[3]_i_4 
       (.I0(p_n_107),
        .I1(P[1]),
        .O(\tmp150_reg_11398[3]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp150_reg_11398[3]_i_5 
       (.I0(p_n_108),
        .I1(P[0]),
        .O(\tmp150_reg_11398[3]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp150_reg_11398[7]_i_3 
       (.I0(p_n_101),
        .I1(P[7]),
        .O(\tmp150_reg_11398[7]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp150_reg_11398[7]_i_4 
       (.I0(p_n_102),
        .I1(P[6]),
        .O(\tmp150_reg_11398[7]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp150_reg_11398[7]_i_5 
       (.I0(p_n_103),
        .I1(P[5]),
        .O(\tmp150_reg_11398[7]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp150_reg_11398[7]_i_6 
       (.I0(p_n_104),
        .I1(P[4]),
        .O(\tmp150_reg_11398[7]_i_6_n_3 ));
  CARRY4 \tmp150_reg_11398_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\tmp150_reg_11398_reg[3]_i_1_n_3 ,\tmp150_reg_11398_reg[3]_i_1_n_4 ,\tmp150_reg_11398_reg[3]_i_1_n_5 ,\tmp150_reg_11398_reg[3]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({p_n_105,p_n_106,p_n_107,p_n_108}),
        .O(tmp150_fu_7187_p2[3:0]),
        .S({\tmp150_reg_11398[3]_i_2_n_3 ,\tmp150_reg_11398[3]_i_3_n_3 ,\tmp150_reg_11398[3]_i_4_n_3 ,\tmp150_reg_11398[3]_i_5_n_3 }));
  CARRY4 \tmp150_reg_11398_reg[7]_i_2 
       (.CI(\tmp150_reg_11398_reg[3]_i_1_n_3 ),
        .CO({\NLW_tmp150_reg_11398_reg[7]_i_2_CO_UNCONNECTED [3],\tmp150_reg_11398_reg[7]_i_2_n_4 ,\tmp150_reg_11398_reg[7]_i_2_n_5 ,\tmp150_reg_11398_reg[7]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,p_n_102,p_n_103,p_n_104}),
        .O(tmp150_fu_7187_p2[7:4]),
        .S({\tmp150_reg_11398[7]_i_3_n_3 ,\tmp150_reg_11398[7]_i_4_n_3 ,\tmp150_reg_11398[7]_i_5_n_3 ,\tmp150_reg_11398[7]_i_6_n_3 }));
endmodule

(* ORIG_REF_NAME = "HLS_accel_mac_mulbkb_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_DSP48_0_424
   (PCOUT,
    p_0,
    ap_clk,
    DOADO,
    p_1,
    p_2);
  output [47:0]PCOUT;
  input p_0;
  input ap_clk;
  input [7:0]DOADO;
  input [7:0]p_1;
  input [47:0]p_2;

  wire [7:0]DOADO;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire p_0;
  wire [7:0]p_1;
  wire [47:0]p_2;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_P_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(p_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(p_0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P(NLW_p_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN(p_2),
        .PCOUT(PCOUT),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "HLS_accel_mac_mulbkb_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_DSP48_0_425
   (PCOUT,
    ap_phi_mux_ia_0_i_i_phi_fu_5869_p41,
    ap_clk,
    DOBDO,
    p_0,
    p_1);
  output [47:0]PCOUT;
  input ap_phi_mux_ia_0_i_i_phi_fu_5869_p41;
  input ap_clk;
  input [7:0]DOBDO;
  input [7:0]p_0;
  input [47:0]p_1;

  wire [7:0]DOBDO;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire ap_phi_mux_ia_0_i_i_phi_fu_5869_p41;
  wire [7:0]p_0;
  wire [47:0]p_1;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_P_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_phi_mux_ia_0_i_i_phi_fu_5869_p41),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_phi_mux_ia_0_i_i_phi_fu_5869_p41),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P(NLW_p_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN(p_1),
        .PCOUT(PCOUT),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "HLS_accel_mac_mulbkb_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_DSP48_0_426
   (PCOUT,
    p_0,
    ap_clk,
    DOBDO,
    p_1,
    p_2);
  output [47:0]PCOUT;
  input p_0;
  input ap_clk;
  input [7:0]DOBDO;
  input [7:0]p_1;
  input [47:0]p_2;

  wire [7:0]DOBDO;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire p_0;
  wire [7:0]p_1;
  wire [47:0]p_2;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_P_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(p_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(p_0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P(NLW_p_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN(p_2),
        .PCOUT(PCOUT),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "HLS_accel_mac_mulbkb_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_DSP48_0_427
   (ap_enable_reg_pp2_iter2_reg,
    tmp141_fu_7183_p2,
    ap_clk,
    DOADO,
    p_0,
    PCOUT,
    ap_enable_reg_pp2_iter2,
    exitcond_flatten1_reg_8075_pp2_iter1_reg,
    P);
  output ap_enable_reg_pp2_iter2_reg;
  output [7:0]tmp141_fu_7183_p2;
  input ap_clk;
  input [7:0]DOADO;
  input [7:0]p_0;
  input [47:0]PCOUT;
  input ap_enable_reg_pp2_iter2;
  input exitcond_flatten1_reg_8075_pp2_iter1_reg;
  input [7:0]P;

  wire [7:0]DOADO;
  wire [7:0]P;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire ap_enable_reg_pp2_iter2;
  wire ap_enable_reg_pp2_iter2_reg;
  wire exitcond_flatten1_reg_8075_pp2_iter1_reg;
  wire [7:0]p_0;
  wire p_n_101;
  wire p_n_102;
  wire p_n_103;
  wire p_n_104;
  wire p_n_105;
  wire p_n_106;
  wire p_n_107;
  wire p_n_108;
  wire [7:0]tmp141_fu_7183_p2;
  wire \tmp141_reg_11383[3]_i_2_n_3 ;
  wire \tmp141_reg_11383[3]_i_3_n_3 ;
  wire \tmp141_reg_11383[3]_i_4_n_3 ;
  wire \tmp141_reg_11383[3]_i_5_n_3 ;
  wire \tmp141_reg_11383[7]_i_2_n_3 ;
  wire \tmp141_reg_11383[7]_i_3_n_3 ;
  wire \tmp141_reg_11383[7]_i_4_n_3 ;
  wire \tmp141_reg_11383[7]_i_5_n_3 ;
  wire \tmp141_reg_11383_reg[3]_i_1_n_3 ;
  wire \tmp141_reg_11383_reg[3]_i_1_n_4 ;
  wire \tmp141_reg_11383_reg[3]_i_1_n_5 ;
  wire \tmp141_reg_11383_reg[3]_i_1_n_6 ;
  wire \tmp141_reg_11383_reg[7]_i_1_n_4 ;
  wire \tmp141_reg_11383_reg[7]_i_1_n_5 ;
  wire \tmp141_reg_11383_reg[7]_i_1_n_6 ;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:8]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [3:3]\NLW_tmp141_reg_11383_reg[7]_i_1_CO_UNCONNECTED ;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_enable_reg_pp2_iter2_reg),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_enable_reg_pp2_iter2_reg),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:8],p_n_101,p_n_102,p_n_103,p_n_104,p_n_105,p_n_106,p_n_107,p_n_108}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h2)) 
    p_i_1
       (.I0(ap_enable_reg_pp2_iter2),
        .I1(exitcond_flatten1_reg_8075_pp2_iter1_reg),
        .O(ap_enable_reg_pp2_iter2_reg));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp141_reg_11383[3]_i_2 
       (.I0(p_n_105),
        .I1(P[3]),
        .O(\tmp141_reg_11383[3]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp141_reg_11383[3]_i_3 
       (.I0(p_n_106),
        .I1(P[2]),
        .O(\tmp141_reg_11383[3]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp141_reg_11383[3]_i_4 
       (.I0(p_n_107),
        .I1(P[1]),
        .O(\tmp141_reg_11383[3]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp141_reg_11383[3]_i_5 
       (.I0(p_n_108),
        .I1(P[0]),
        .O(\tmp141_reg_11383[3]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp141_reg_11383[7]_i_2 
       (.I0(p_n_101),
        .I1(P[7]),
        .O(\tmp141_reg_11383[7]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp141_reg_11383[7]_i_3 
       (.I0(p_n_102),
        .I1(P[6]),
        .O(\tmp141_reg_11383[7]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp141_reg_11383[7]_i_4 
       (.I0(p_n_103),
        .I1(P[5]),
        .O(\tmp141_reg_11383[7]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp141_reg_11383[7]_i_5 
       (.I0(p_n_104),
        .I1(P[4]),
        .O(\tmp141_reg_11383[7]_i_5_n_3 ));
  CARRY4 \tmp141_reg_11383_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\tmp141_reg_11383_reg[3]_i_1_n_3 ,\tmp141_reg_11383_reg[3]_i_1_n_4 ,\tmp141_reg_11383_reg[3]_i_1_n_5 ,\tmp141_reg_11383_reg[3]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({p_n_105,p_n_106,p_n_107,p_n_108}),
        .O(tmp141_fu_7183_p2[3:0]),
        .S({\tmp141_reg_11383[3]_i_2_n_3 ,\tmp141_reg_11383[3]_i_3_n_3 ,\tmp141_reg_11383[3]_i_4_n_3 ,\tmp141_reg_11383[3]_i_5_n_3 }));
  CARRY4 \tmp141_reg_11383_reg[7]_i_1 
       (.CI(\tmp141_reg_11383_reg[3]_i_1_n_3 ),
        .CO({\NLW_tmp141_reg_11383_reg[7]_i_1_CO_UNCONNECTED [3],\tmp141_reg_11383_reg[7]_i_1_n_4 ,\tmp141_reg_11383_reg[7]_i_1_n_5 ,\tmp141_reg_11383_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,p_n_102,p_n_103,p_n_104}),
        .O(tmp141_fu_7183_p2[7:4]),
        .S({\tmp141_reg_11383[7]_i_2_n_3 ,\tmp141_reg_11383[7]_i_3_n_3 ,\tmp141_reg_11383[7]_i_4_n_3 ,\tmp141_reg_11383[7]_i_5_n_3 }));
endmodule

(* ORIG_REF_NAME = "HLS_accel_mac_mulbkb_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_DSP48_0_428
   (PCOUT,
    p_0,
    ap_clk,
    DOADO,
    p_1,
    p_2);
  output [47:0]PCOUT;
  input p_0;
  input ap_clk;
  input [7:0]DOADO;
  input [7:0]p_1;
  input [47:0]p_2;

  wire [7:0]DOADO;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire p_0;
  wire [7:0]p_1;
  wire [47:0]p_2;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_P_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(p_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(p_0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P(NLW_p_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN(p_2),
        .PCOUT(PCOUT),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "HLS_accel_mac_mulbkb_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_DSP48_0_429
   (tmp135_fu_7179_p2,
    p_0,
    ap_clk,
    DOBDO,
    p_1,
    PCOUT,
    P);
  output [7:0]tmp135_fu_7179_p2;
  input p_0;
  input ap_clk;
  input [7:0]DOBDO;
  input [7:0]p_1;
  input [47:0]PCOUT;
  input [7:0]P;

  wire [7:0]DOBDO;
  wire [7:0]P;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire p_0;
  wire [7:0]p_1;
  wire p_n_101;
  wire p_n_102;
  wire p_n_103;
  wire p_n_104;
  wire p_n_105;
  wire p_n_106;
  wire p_n_107;
  wire p_n_108;
  wire [7:0]tmp135_fu_7179_p2;
  wire \tmp135_reg_11378[3]_i_2_n_3 ;
  wire \tmp135_reg_11378[3]_i_3_n_3 ;
  wire \tmp135_reg_11378[3]_i_4_n_3 ;
  wire \tmp135_reg_11378[3]_i_5_n_3 ;
  wire \tmp135_reg_11378[7]_i_2_n_3 ;
  wire \tmp135_reg_11378[7]_i_3_n_3 ;
  wire \tmp135_reg_11378[7]_i_4_n_3 ;
  wire \tmp135_reg_11378[7]_i_5_n_3 ;
  wire \tmp135_reg_11378_reg[3]_i_1_n_3 ;
  wire \tmp135_reg_11378_reg[3]_i_1_n_4 ;
  wire \tmp135_reg_11378_reg[3]_i_1_n_5 ;
  wire \tmp135_reg_11378_reg[3]_i_1_n_6 ;
  wire \tmp135_reg_11378_reg[7]_i_1_n_4 ;
  wire \tmp135_reg_11378_reg[7]_i_1_n_5 ;
  wire \tmp135_reg_11378_reg[7]_i_1_n_6 ;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:8]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [3:3]\NLW_tmp135_reg_11378_reg[7]_i_1_CO_UNCONNECTED ;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(p_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(p_0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:8],p_n_101,p_n_102,p_n_103,p_n_104,p_n_105,p_n_106,p_n_107,p_n_108}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp135_reg_11378[3]_i_2 
       (.I0(p_n_105),
        .I1(P[3]),
        .O(\tmp135_reg_11378[3]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp135_reg_11378[3]_i_3 
       (.I0(p_n_106),
        .I1(P[2]),
        .O(\tmp135_reg_11378[3]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp135_reg_11378[3]_i_4 
       (.I0(p_n_107),
        .I1(P[1]),
        .O(\tmp135_reg_11378[3]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp135_reg_11378[3]_i_5 
       (.I0(p_n_108),
        .I1(P[0]),
        .O(\tmp135_reg_11378[3]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp135_reg_11378[7]_i_2 
       (.I0(p_n_101),
        .I1(P[7]),
        .O(\tmp135_reg_11378[7]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp135_reg_11378[7]_i_3 
       (.I0(p_n_102),
        .I1(P[6]),
        .O(\tmp135_reg_11378[7]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp135_reg_11378[7]_i_4 
       (.I0(p_n_103),
        .I1(P[5]),
        .O(\tmp135_reg_11378[7]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp135_reg_11378[7]_i_5 
       (.I0(p_n_104),
        .I1(P[4]),
        .O(\tmp135_reg_11378[7]_i_5_n_3 ));
  CARRY4 \tmp135_reg_11378_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\tmp135_reg_11378_reg[3]_i_1_n_3 ,\tmp135_reg_11378_reg[3]_i_1_n_4 ,\tmp135_reg_11378_reg[3]_i_1_n_5 ,\tmp135_reg_11378_reg[3]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({p_n_105,p_n_106,p_n_107,p_n_108}),
        .O(tmp135_fu_7179_p2[3:0]),
        .S({\tmp135_reg_11378[3]_i_2_n_3 ,\tmp135_reg_11378[3]_i_3_n_3 ,\tmp135_reg_11378[3]_i_4_n_3 ,\tmp135_reg_11378[3]_i_5_n_3 }));
  CARRY4 \tmp135_reg_11378_reg[7]_i_1 
       (.CI(\tmp135_reg_11378_reg[3]_i_1_n_3 ),
        .CO({\NLW_tmp135_reg_11378_reg[7]_i_1_CO_UNCONNECTED [3],\tmp135_reg_11378_reg[7]_i_1_n_4 ,\tmp135_reg_11378_reg[7]_i_1_n_5 ,\tmp135_reg_11378_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,p_n_102,p_n_103,p_n_104}),
        .O(tmp135_fu_7179_p2[7:4]),
        .S({\tmp135_reg_11378[7]_i_2_n_3 ,\tmp135_reg_11378[7]_i_3_n_3 ,\tmp135_reg_11378[7]_i_4_n_3 ,\tmp135_reg_11378[7]_i_5_n_3 }));
endmodule

(* ORIG_REF_NAME = "HLS_accel_mac_mulbkb_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_DSP48_0_430
   (PCOUT,
    p_0,
    ap_clk,
    DOBDO,
    p_1,
    p_2);
  output [47:0]PCOUT;
  input p_0;
  input ap_clk;
  input [7:0]DOBDO;
  input [7:0]p_1;
  input [47:0]p_2;

  wire [7:0]DOBDO;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire p_0;
  wire [7:0]p_1;
  wire [47:0]p_2;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_P_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(p_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(p_0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P(NLW_p_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN(p_2),
        .PCOUT(PCOUT),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "HLS_accel_mac_mulbkb_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_DSP48_0_431
   (tmp131_fu_7175_p2,
    p_0,
    ap_clk,
    DOADO,
    p_1,
    PCOUT,
    P);
  output [7:0]tmp131_fu_7175_p2;
  input p_0;
  input ap_clk;
  input [7:0]DOADO;
  input [7:0]p_1;
  input [47:0]PCOUT;
  input [7:0]P;

  wire [7:0]DOADO;
  wire [7:0]P;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire p_0;
  wire [7:0]p_1;
  wire p_n_101;
  wire p_n_102;
  wire p_n_103;
  wire p_n_104;
  wire p_n_105;
  wire p_n_106;
  wire p_n_107;
  wire p_n_108;
  wire [7:0]tmp131_fu_7175_p2;
  wire \tmp131_reg_11373[3]_i_2_n_3 ;
  wire \tmp131_reg_11373[3]_i_3_n_3 ;
  wire \tmp131_reg_11373[3]_i_4_n_3 ;
  wire \tmp131_reg_11373[3]_i_5_n_3 ;
  wire \tmp131_reg_11373[7]_i_2_n_3 ;
  wire \tmp131_reg_11373[7]_i_3_n_3 ;
  wire \tmp131_reg_11373[7]_i_4_n_3 ;
  wire \tmp131_reg_11373[7]_i_5_n_3 ;
  wire \tmp131_reg_11373_reg[3]_i_1_n_3 ;
  wire \tmp131_reg_11373_reg[3]_i_1_n_4 ;
  wire \tmp131_reg_11373_reg[3]_i_1_n_5 ;
  wire \tmp131_reg_11373_reg[3]_i_1_n_6 ;
  wire \tmp131_reg_11373_reg[7]_i_1_n_4 ;
  wire \tmp131_reg_11373_reg[7]_i_1_n_5 ;
  wire \tmp131_reg_11373_reg[7]_i_1_n_6 ;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:8]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [3:3]\NLW_tmp131_reg_11373_reg[7]_i_1_CO_UNCONNECTED ;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(p_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(p_0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:8],p_n_101,p_n_102,p_n_103,p_n_104,p_n_105,p_n_106,p_n_107,p_n_108}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp131_reg_11373[3]_i_2 
       (.I0(p_n_105),
        .I1(P[3]),
        .O(\tmp131_reg_11373[3]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp131_reg_11373[3]_i_3 
       (.I0(p_n_106),
        .I1(P[2]),
        .O(\tmp131_reg_11373[3]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp131_reg_11373[3]_i_4 
       (.I0(p_n_107),
        .I1(P[1]),
        .O(\tmp131_reg_11373[3]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp131_reg_11373[3]_i_5 
       (.I0(p_n_108),
        .I1(P[0]),
        .O(\tmp131_reg_11373[3]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp131_reg_11373[7]_i_2 
       (.I0(p_n_101),
        .I1(P[7]),
        .O(\tmp131_reg_11373[7]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp131_reg_11373[7]_i_3 
       (.I0(p_n_102),
        .I1(P[6]),
        .O(\tmp131_reg_11373[7]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp131_reg_11373[7]_i_4 
       (.I0(p_n_103),
        .I1(P[5]),
        .O(\tmp131_reg_11373[7]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp131_reg_11373[7]_i_5 
       (.I0(p_n_104),
        .I1(P[4]),
        .O(\tmp131_reg_11373[7]_i_5_n_3 ));
  CARRY4 \tmp131_reg_11373_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\tmp131_reg_11373_reg[3]_i_1_n_3 ,\tmp131_reg_11373_reg[3]_i_1_n_4 ,\tmp131_reg_11373_reg[3]_i_1_n_5 ,\tmp131_reg_11373_reg[3]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({p_n_105,p_n_106,p_n_107,p_n_108}),
        .O(tmp131_fu_7175_p2[3:0]),
        .S({\tmp131_reg_11373[3]_i_2_n_3 ,\tmp131_reg_11373[3]_i_3_n_3 ,\tmp131_reg_11373[3]_i_4_n_3 ,\tmp131_reg_11373[3]_i_5_n_3 }));
  CARRY4 \tmp131_reg_11373_reg[7]_i_1 
       (.CI(\tmp131_reg_11373_reg[3]_i_1_n_3 ),
        .CO({\NLW_tmp131_reg_11373_reg[7]_i_1_CO_UNCONNECTED [3],\tmp131_reg_11373_reg[7]_i_1_n_4 ,\tmp131_reg_11373_reg[7]_i_1_n_5 ,\tmp131_reg_11373_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,p_n_102,p_n_103,p_n_104}),
        .O(tmp131_fu_7175_p2[7:4]),
        .S({\tmp131_reg_11373[7]_i_2_n_3 ,\tmp131_reg_11373[7]_i_3_n_3 ,\tmp131_reg_11373[7]_i_4_n_3 ,\tmp131_reg_11373[7]_i_5_n_3 }));
endmodule

(* ORIG_REF_NAME = "HLS_accel_mac_mulbkb_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_DSP48_0_432
   (tmp126_fu_7166_p2,
    p_0,
    ap_clk,
    DOBDO,
    p_1,
    PCOUT,
    P);
  output [7:0]tmp126_fu_7166_p2;
  input p_0;
  input ap_clk;
  input [7:0]DOBDO;
  input [7:0]p_1;
  input [47:0]PCOUT;
  input [7:0]P;

  wire [7:0]DOBDO;
  wire [7:0]P;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire p_0;
  wire [7:0]p_1;
  wire p_n_101;
  wire p_n_102;
  wire p_n_103;
  wire p_n_104;
  wire p_n_105;
  wire p_n_106;
  wire p_n_107;
  wire p_n_108;
  wire \tmp121_reg_11368[3]_i_10_n_3 ;
  wire \tmp121_reg_11368[3]_i_7_n_3 ;
  wire \tmp121_reg_11368[3]_i_8_n_3 ;
  wire \tmp121_reg_11368[3]_i_9_n_3 ;
  wire \tmp121_reg_11368[7]_i_10_n_3 ;
  wire \tmp121_reg_11368[7]_i_7_n_3 ;
  wire \tmp121_reg_11368[7]_i_8_n_3 ;
  wire \tmp121_reg_11368[7]_i_9_n_3 ;
  wire \tmp121_reg_11368_reg[3]_i_6_n_3 ;
  wire \tmp121_reg_11368_reg[3]_i_6_n_4 ;
  wire \tmp121_reg_11368_reg[3]_i_6_n_5 ;
  wire \tmp121_reg_11368_reg[3]_i_6_n_6 ;
  wire \tmp121_reg_11368_reg[7]_i_6_n_4 ;
  wire \tmp121_reg_11368_reg[7]_i_6_n_5 ;
  wire \tmp121_reg_11368_reg[7]_i_6_n_6 ;
  wire [7:0]tmp126_fu_7166_p2;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:8]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [3:3]\NLW_tmp121_reg_11368_reg[7]_i_6_CO_UNCONNECTED ;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(p_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(p_0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:8],p_n_101,p_n_102,p_n_103,p_n_104,p_n_105,p_n_106,p_n_107,p_n_108}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp121_reg_11368[3]_i_10 
       (.I0(p_n_108),
        .I1(P[0]),
        .O(\tmp121_reg_11368[3]_i_10_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp121_reg_11368[3]_i_7 
       (.I0(p_n_105),
        .I1(P[3]),
        .O(\tmp121_reg_11368[3]_i_7_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp121_reg_11368[3]_i_8 
       (.I0(p_n_106),
        .I1(P[2]),
        .O(\tmp121_reg_11368[3]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp121_reg_11368[3]_i_9 
       (.I0(p_n_107),
        .I1(P[1]),
        .O(\tmp121_reg_11368[3]_i_9_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp121_reg_11368[7]_i_10 
       (.I0(p_n_104),
        .I1(P[4]),
        .O(\tmp121_reg_11368[7]_i_10_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp121_reg_11368[7]_i_7 
       (.I0(p_n_101),
        .I1(P[7]),
        .O(\tmp121_reg_11368[7]_i_7_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp121_reg_11368[7]_i_8 
       (.I0(p_n_102),
        .I1(P[6]),
        .O(\tmp121_reg_11368[7]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp121_reg_11368[7]_i_9 
       (.I0(p_n_103),
        .I1(P[5]),
        .O(\tmp121_reg_11368[7]_i_9_n_3 ));
  CARRY4 \tmp121_reg_11368_reg[3]_i_6 
       (.CI(1'b0),
        .CO({\tmp121_reg_11368_reg[3]_i_6_n_3 ,\tmp121_reg_11368_reg[3]_i_6_n_4 ,\tmp121_reg_11368_reg[3]_i_6_n_5 ,\tmp121_reg_11368_reg[3]_i_6_n_6 }),
        .CYINIT(1'b0),
        .DI({p_n_105,p_n_106,p_n_107,p_n_108}),
        .O(tmp126_fu_7166_p2[3:0]),
        .S({\tmp121_reg_11368[3]_i_7_n_3 ,\tmp121_reg_11368[3]_i_8_n_3 ,\tmp121_reg_11368[3]_i_9_n_3 ,\tmp121_reg_11368[3]_i_10_n_3 }));
  CARRY4 \tmp121_reg_11368_reg[7]_i_6 
       (.CI(\tmp121_reg_11368_reg[3]_i_6_n_3 ),
        .CO({\NLW_tmp121_reg_11368_reg[7]_i_6_CO_UNCONNECTED [3],\tmp121_reg_11368_reg[7]_i_6_n_4 ,\tmp121_reg_11368_reg[7]_i_6_n_5 ,\tmp121_reg_11368_reg[7]_i_6_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,p_n_102,p_n_103,p_n_104}),
        .O(tmp126_fu_7166_p2[7:4]),
        .S({\tmp121_reg_11368[7]_i_7_n_3 ,\tmp121_reg_11368[7]_i_8_n_3 ,\tmp121_reg_11368[7]_i_9_n_3 ,\tmp121_reg_11368[7]_i_10_n_3 }));
endmodule

(* ORIG_REF_NAME = "HLS_accel_mac_mulbkb_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_DSP48_0_433
   (PCOUT,
    p_0,
    ap_clk,
    DOADO,
    p_1,
    p_2);
  output [47:0]PCOUT;
  input p_0;
  input ap_clk;
  input [7:0]DOADO;
  input [7:0]p_1;
  input [47:0]p_2;

  wire [7:0]DOADO;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire p_0;
  wire [7:0]p_1;
  wire [47:0]p_2;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_P_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(p_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(p_0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P(NLW_p_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN(p_2),
        .PCOUT(PCOUT),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "HLS_accel_mac_mulbkb_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_DSP48_0_434
   (PCOUT,
    p_0,
    ap_clk,
    DOBDO,
    p_1,
    p_2);
  output [47:0]PCOUT;
  input p_0;
  input ap_clk;
  input [7:0]DOBDO;
  input [7:0]p_1;
  input [47:0]p_2;

  wire [7:0]DOBDO;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire p_0;
  wire [7:0]p_1;
  wire [47:0]p_2;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_P_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(p_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(p_0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P(NLW_p_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN(p_2),
        .PCOUT(PCOUT),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "HLS_accel_mac_mulbkb_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_DSP48_0_435
   (tmp111_fu_7162_p2,
    p_0,
    ap_clk,
    DOADO,
    p_1,
    PCOUT,
    P);
  output [7:0]tmp111_fu_7162_p2;
  input p_0;
  input ap_clk;
  input [7:0]DOADO;
  input [7:0]p_1;
  input [47:0]PCOUT;
  input [7:0]P;

  wire [7:0]DOADO;
  wire [7:0]P;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire p_0;
  wire [7:0]p_1;
  wire p_n_101;
  wire p_n_102;
  wire p_n_103;
  wire p_n_104;
  wire p_n_105;
  wire p_n_106;
  wire p_n_107;
  wire p_n_108;
  wire [7:0]tmp111_fu_7162_p2;
  wire \tmp111_reg_11353[3]_i_2_n_3 ;
  wire \tmp111_reg_11353[3]_i_3_n_3 ;
  wire \tmp111_reg_11353[3]_i_4_n_3 ;
  wire \tmp111_reg_11353[3]_i_5_n_3 ;
  wire \tmp111_reg_11353[7]_i_2_n_3 ;
  wire \tmp111_reg_11353[7]_i_3_n_3 ;
  wire \tmp111_reg_11353[7]_i_4_n_3 ;
  wire \tmp111_reg_11353[7]_i_5_n_3 ;
  wire \tmp111_reg_11353_reg[3]_i_1_n_3 ;
  wire \tmp111_reg_11353_reg[3]_i_1_n_4 ;
  wire \tmp111_reg_11353_reg[3]_i_1_n_5 ;
  wire \tmp111_reg_11353_reg[3]_i_1_n_6 ;
  wire \tmp111_reg_11353_reg[7]_i_1_n_4 ;
  wire \tmp111_reg_11353_reg[7]_i_1_n_5 ;
  wire \tmp111_reg_11353_reg[7]_i_1_n_6 ;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:8]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [3:3]\NLW_tmp111_reg_11353_reg[7]_i_1_CO_UNCONNECTED ;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(p_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(p_0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:8],p_n_101,p_n_102,p_n_103,p_n_104,p_n_105,p_n_106,p_n_107,p_n_108}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp111_reg_11353[3]_i_2 
       (.I0(p_n_105),
        .I1(P[3]),
        .O(\tmp111_reg_11353[3]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp111_reg_11353[3]_i_3 
       (.I0(p_n_106),
        .I1(P[2]),
        .O(\tmp111_reg_11353[3]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp111_reg_11353[3]_i_4 
       (.I0(p_n_107),
        .I1(P[1]),
        .O(\tmp111_reg_11353[3]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp111_reg_11353[3]_i_5 
       (.I0(p_n_108),
        .I1(P[0]),
        .O(\tmp111_reg_11353[3]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp111_reg_11353[7]_i_2 
       (.I0(p_n_101),
        .I1(P[7]),
        .O(\tmp111_reg_11353[7]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp111_reg_11353[7]_i_3 
       (.I0(p_n_102),
        .I1(P[6]),
        .O(\tmp111_reg_11353[7]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp111_reg_11353[7]_i_4 
       (.I0(p_n_103),
        .I1(P[5]),
        .O(\tmp111_reg_11353[7]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp111_reg_11353[7]_i_5 
       (.I0(p_n_104),
        .I1(P[4]),
        .O(\tmp111_reg_11353[7]_i_5_n_3 ));
  CARRY4 \tmp111_reg_11353_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\tmp111_reg_11353_reg[3]_i_1_n_3 ,\tmp111_reg_11353_reg[3]_i_1_n_4 ,\tmp111_reg_11353_reg[3]_i_1_n_5 ,\tmp111_reg_11353_reg[3]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({p_n_105,p_n_106,p_n_107,p_n_108}),
        .O(tmp111_fu_7162_p2[3:0]),
        .S({\tmp111_reg_11353[3]_i_2_n_3 ,\tmp111_reg_11353[3]_i_3_n_3 ,\tmp111_reg_11353[3]_i_4_n_3 ,\tmp111_reg_11353[3]_i_5_n_3 }));
  CARRY4 \tmp111_reg_11353_reg[7]_i_1 
       (.CI(\tmp111_reg_11353_reg[3]_i_1_n_3 ),
        .CO({\NLW_tmp111_reg_11353_reg[7]_i_1_CO_UNCONNECTED [3],\tmp111_reg_11353_reg[7]_i_1_n_4 ,\tmp111_reg_11353_reg[7]_i_1_n_5 ,\tmp111_reg_11353_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,p_n_102,p_n_103,p_n_104}),
        .O(tmp111_fu_7162_p2[7:4]),
        .S({\tmp111_reg_11353[7]_i_2_n_3 ,\tmp111_reg_11353[7]_i_3_n_3 ,\tmp111_reg_11353[7]_i_4_n_3 ,\tmp111_reg_11353[7]_i_5_n_3 }));
endmodule

(* ORIG_REF_NAME = "HLS_accel_mac_mulbkb_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_DSP48_0_436
   (PCOUT,
    p_0,
    ap_clk,
    DOADO,
    p_1,
    p_2);
  output [47:0]PCOUT;
  input p_0;
  input ap_clk;
  input [7:0]DOADO;
  input [7:0]p_1;
  input [47:0]p_2;

  wire [7:0]DOADO;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire p_0;
  wire [7:0]p_1;
  wire [47:0]p_2;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_P_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(p_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(p_0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P(NLW_p_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN(p_2),
        .PCOUT(PCOUT),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "HLS_accel_mac_mulbkb_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_DSP48_0_437
   (tmp13_fu_7038_p2,
    ap_phi_mux_ia_0_i_i_phi_fu_5869_p41,
    ap_clk,
    DOADO,
    p_0,
    PCOUT,
    P);
  output [7:0]tmp13_fu_7038_p2;
  input ap_phi_mux_ia_0_i_i_phi_fu_5869_p41;
  input ap_clk;
  input [7:0]DOADO;
  input [7:0]p_0;
  input [47:0]PCOUT;
  input [7:0]P;

  wire [7:0]DOADO;
  wire [7:0]P;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire ap_phi_mux_ia_0_i_i_phi_fu_5869_p41;
  wire [7:0]p_0;
  wire p_n_101;
  wire p_n_102;
  wire p_n_103;
  wire p_n_104;
  wire p_n_105;
  wire p_n_106;
  wire p_n_107;
  wire p_n_108;
  wire [7:0]tmp13_fu_7038_p2;
  wire \tmp13_reg_11208[3]_i_2_n_3 ;
  wire \tmp13_reg_11208[3]_i_3_n_3 ;
  wire \tmp13_reg_11208[3]_i_4_n_3 ;
  wire \tmp13_reg_11208[3]_i_5_n_3 ;
  wire \tmp13_reg_11208[7]_i_2_n_3 ;
  wire \tmp13_reg_11208[7]_i_3_n_3 ;
  wire \tmp13_reg_11208[7]_i_4_n_3 ;
  wire \tmp13_reg_11208[7]_i_5_n_3 ;
  wire \tmp13_reg_11208_reg[3]_i_1_n_3 ;
  wire \tmp13_reg_11208_reg[3]_i_1_n_4 ;
  wire \tmp13_reg_11208_reg[3]_i_1_n_5 ;
  wire \tmp13_reg_11208_reg[3]_i_1_n_6 ;
  wire \tmp13_reg_11208_reg[7]_i_1_n_4 ;
  wire \tmp13_reg_11208_reg[7]_i_1_n_5 ;
  wire \tmp13_reg_11208_reg[7]_i_1_n_6 ;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:8]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [3:3]\NLW_tmp13_reg_11208_reg[7]_i_1_CO_UNCONNECTED ;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_phi_mux_ia_0_i_i_phi_fu_5869_p41),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_phi_mux_ia_0_i_i_phi_fu_5869_p41),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:8],p_n_101,p_n_102,p_n_103,p_n_104,p_n_105,p_n_106,p_n_107,p_n_108}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp13_reg_11208[3]_i_2 
       (.I0(p_n_105),
        .I1(P[3]),
        .O(\tmp13_reg_11208[3]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp13_reg_11208[3]_i_3 
       (.I0(p_n_106),
        .I1(P[2]),
        .O(\tmp13_reg_11208[3]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp13_reg_11208[3]_i_4 
       (.I0(p_n_107),
        .I1(P[1]),
        .O(\tmp13_reg_11208[3]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp13_reg_11208[3]_i_5 
       (.I0(p_n_108),
        .I1(P[0]),
        .O(\tmp13_reg_11208[3]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp13_reg_11208[7]_i_2 
       (.I0(p_n_101),
        .I1(P[7]),
        .O(\tmp13_reg_11208[7]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp13_reg_11208[7]_i_3 
       (.I0(p_n_102),
        .I1(P[6]),
        .O(\tmp13_reg_11208[7]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp13_reg_11208[7]_i_4 
       (.I0(p_n_103),
        .I1(P[5]),
        .O(\tmp13_reg_11208[7]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp13_reg_11208[7]_i_5 
       (.I0(p_n_104),
        .I1(P[4]),
        .O(\tmp13_reg_11208[7]_i_5_n_3 ));
  CARRY4 \tmp13_reg_11208_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\tmp13_reg_11208_reg[3]_i_1_n_3 ,\tmp13_reg_11208_reg[3]_i_1_n_4 ,\tmp13_reg_11208_reg[3]_i_1_n_5 ,\tmp13_reg_11208_reg[3]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({p_n_105,p_n_106,p_n_107,p_n_108}),
        .O(tmp13_fu_7038_p2[3:0]),
        .S({\tmp13_reg_11208[3]_i_2_n_3 ,\tmp13_reg_11208[3]_i_3_n_3 ,\tmp13_reg_11208[3]_i_4_n_3 ,\tmp13_reg_11208[3]_i_5_n_3 }));
  CARRY4 \tmp13_reg_11208_reg[7]_i_1 
       (.CI(\tmp13_reg_11208_reg[3]_i_1_n_3 ),
        .CO({\NLW_tmp13_reg_11208_reg[7]_i_1_CO_UNCONNECTED [3],\tmp13_reg_11208_reg[7]_i_1_n_4 ,\tmp13_reg_11208_reg[7]_i_1_n_5 ,\tmp13_reg_11208_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,p_n_102,p_n_103,p_n_104}),
        .O(tmp13_fu_7038_p2[7:4]),
        .S({\tmp13_reg_11208[7]_i_2_n_3 ,\tmp13_reg_11208[7]_i_3_n_3 ,\tmp13_reg_11208[7]_i_4_n_3 ,\tmp13_reg_11208[7]_i_5_n_3 }));
endmodule

(* ORIG_REF_NAME = "HLS_accel_mac_mulbkb_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_DSP48_0_438
   (PCOUT,
    p_0,
    ap_clk,
    DOBDO,
    p_1,
    p_2);
  output [47:0]PCOUT;
  input p_0;
  input ap_clk;
  input [7:0]DOBDO;
  input [7:0]p_1;
  input [47:0]p_2;

  wire [7:0]DOBDO;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire p_0;
  wire [7:0]p_1;
  wire [47:0]p_2;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_P_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(p_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(p_0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P(NLW_p_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN(p_2),
        .PCOUT(PCOUT),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "HLS_accel_mac_mulbkb_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_DSP48_0_439
   (tmp102_fu_7158_p2,
    p_0,
    ap_clk,
    DOADO,
    p_1,
    PCOUT,
    P);
  output [7:0]tmp102_fu_7158_p2;
  input p_0;
  input ap_clk;
  input [7:0]DOADO;
  input [7:0]p_1;
  input [47:0]PCOUT;
  input [7:0]P;

  wire [7:0]DOADO;
  wire [7:0]P;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire p_0;
  wire [7:0]p_1;
  wire p_n_101;
  wire p_n_102;
  wire p_n_103;
  wire p_n_104;
  wire p_n_105;
  wire p_n_106;
  wire p_n_107;
  wire p_n_108;
  wire [7:0]tmp102_fu_7158_p2;
  wire \tmp102_reg_11338[3]_i_2_n_3 ;
  wire \tmp102_reg_11338[3]_i_3_n_3 ;
  wire \tmp102_reg_11338[3]_i_4_n_3 ;
  wire \tmp102_reg_11338[3]_i_5_n_3 ;
  wire \tmp102_reg_11338[7]_i_2_n_3 ;
  wire \tmp102_reg_11338[7]_i_3_n_3 ;
  wire \tmp102_reg_11338[7]_i_4_n_3 ;
  wire \tmp102_reg_11338[7]_i_5_n_3 ;
  wire \tmp102_reg_11338_reg[3]_i_1_n_3 ;
  wire \tmp102_reg_11338_reg[3]_i_1_n_4 ;
  wire \tmp102_reg_11338_reg[3]_i_1_n_5 ;
  wire \tmp102_reg_11338_reg[3]_i_1_n_6 ;
  wire \tmp102_reg_11338_reg[7]_i_1_n_4 ;
  wire \tmp102_reg_11338_reg[7]_i_1_n_5 ;
  wire \tmp102_reg_11338_reg[7]_i_1_n_6 ;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:8]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [3:3]\NLW_tmp102_reg_11338_reg[7]_i_1_CO_UNCONNECTED ;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(p_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(p_0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:8],p_n_101,p_n_102,p_n_103,p_n_104,p_n_105,p_n_106,p_n_107,p_n_108}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp102_reg_11338[3]_i_2 
       (.I0(p_n_105),
        .I1(P[3]),
        .O(\tmp102_reg_11338[3]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp102_reg_11338[3]_i_3 
       (.I0(p_n_106),
        .I1(P[2]),
        .O(\tmp102_reg_11338[3]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp102_reg_11338[3]_i_4 
       (.I0(p_n_107),
        .I1(P[1]),
        .O(\tmp102_reg_11338[3]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp102_reg_11338[3]_i_5 
       (.I0(p_n_108),
        .I1(P[0]),
        .O(\tmp102_reg_11338[3]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp102_reg_11338[7]_i_2 
       (.I0(p_n_101),
        .I1(P[7]),
        .O(\tmp102_reg_11338[7]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp102_reg_11338[7]_i_3 
       (.I0(p_n_102),
        .I1(P[6]),
        .O(\tmp102_reg_11338[7]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp102_reg_11338[7]_i_4 
       (.I0(p_n_103),
        .I1(P[5]),
        .O(\tmp102_reg_11338[7]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp102_reg_11338[7]_i_5 
       (.I0(p_n_104),
        .I1(P[4]),
        .O(\tmp102_reg_11338[7]_i_5_n_3 ));
  CARRY4 \tmp102_reg_11338_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\tmp102_reg_11338_reg[3]_i_1_n_3 ,\tmp102_reg_11338_reg[3]_i_1_n_4 ,\tmp102_reg_11338_reg[3]_i_1_n_5 ,\tmp102_reg_11338_reg[3]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({p_n_105,p_n_106,p_n_107,p_n_108}),
        .O(tmp102_fu_7158_p2[3:0]),
        .S({\tmp102_reg_11338[3]_i_2_n_3 ,\tmp102_reg_11338[3]_i_3_n_3 ,\tmp102_reg_11338[3]_i_4_n_3 ,\tmp102_reg_11338[3]_i_5_n_3 }));
  CARRY4 \tmp102_reg_11338_reg[7]_i_1 
       (.CI(\tmp102_reg_11338_reg[3]_i_1_n_3 ),
        .CO({\NLW_tmp102_reg_11338_reg[7]_i_1_CO_UNCONNECTED [3],\tmp102_reg_11338_reg[7]_i_1_n_4 ,\tmp102_reg_11338_reg[7]_i_1_n_5 ,\tmp102_reg_11338_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,p_n_102,p_n_103,p_n_104}),
        .O(tmp102_fu_7158_p2[7:4]),
        .S({\tmp102_reg_11338[7]_i_2_n_3 ,\tmp102_reg_11338[7]_i_3_n_3 ,\tmp102_reg_11338[7]_i_4_n_3 ,\tmp102_reg_11338[7]_i_5_n_3 }));
endmodule

(* ORIG_REF_NAME = "HLS_accel_mac_mulbkb_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_DSP48_0_440
   (PCOUT,
    p_0,
    ap_clk,
    DOADO,
    p_1,
    p_2);
  output [47:0]PCOUT;
  input p_0;
  input ap_clk;
  input [7:0]DOADO;
  input [7:0]p_1;
  input [47:0]p_2;

  wire [7:0]DOADO;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire p_0;
  wire [7:0]p_1;
  wire [47:0]p_2;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_P_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(p_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(p_0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P(NLW_p_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN(p_2),
        .PCOUT(PCOUT),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "HLS_accel_mac_mulbkb_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_DSP48_0_441
   (tmp96_fu_7154_p2,
    p_0,
    ap_clk,
    DOBDO,
    p_1,
    PCOUT,
    P);
  output [7:0]tmp96_fu_7154_p2;
  input p_0;
  input ap_clk;
  input [7:0]DOBDO;
  input [7:0]p_1;
  input [47:0]PCOUT;
  input [7:0]P;

  wire [7:0]DOBDO;
  wire [7:0]P;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire p_0;
  wire [7:0]p_1;
  wire p_n_101;
  wire p_n_102;
  wire p_n_103;
  wire p_n_104;
  wire p_n_105;
  wire p_n_106;
  wire p_n_107;
  wire p_n_108;
  wire [7:0]tmp96_fu_7154_p2;
  wire \tmp96_reg_11333[3]_i_2_n_3 ;
  wire \tmp96_reg_11333[3]_i_3_n_3 ;
  wire \tmp96_reg_11333[3]_i_4_n_3 ;
  wire \tmp96_reg_11333[3]_i_5_n_3 ;
  wire \tmp96_reg_11333[7]_i_2_n_3 ;
  wire \tmp96_reg_11333[7]_i_3_n_3 ;
  wire \tmp96_reg_11333[7]_i_4_n_3 ;
  wire \tmp96_reg_11333[7]_i_5_n_3 ;
  wire \tmp96_reg_11333_reg[3]_i_1_n_3 ;
  wire \tmp96_reg_11333_reg[3]_i_1_n_4 ;
  wire \tmp96_reg_11333_reg[3]_i_1_n_5 ;
  wire \tmp96_reg_11333_reg[3]_i_1_n_6 ;
  wire \tmp96_reg_11333_reg[7]_i_1_n_4 ;
  wire \tmp96_reg_11333_reg[7]_i_1_n_5 ;
  wire \tmp96_reg_11333_reg[7]_i_1_n_6 ;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:8]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [3:3]\NLW_tmp96_reg_11333_reg[7]_i_1_CO_UNCONNECTED ;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(p_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(p_0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:8],p_n_101,p_n_102,p_n_103,p_n_104,p_n_105,p_n_106,p_n_107,p_n_108}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp96_reg_11333[3]_i_2 
       (.I0(p_n_105),
        .I1(P[3]),
        .O(\tmp96_reg_11333[3]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp96_reg_11333[3]_i_3 
       (.I0(p_n_106),
        .I1(P[2]),
        .O(\tmp96_reg_11333[3]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp96_reg_11333[3]_i_4 
       (.I0(p_n_107),
        .I1(P[1]),
        .O(\tmp96_reg_11333[3]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp96_reg_11333[3]_i_5 
       (.I0(p_n_108),
        .I1(P[0]),
        .O(\tmp96_reg_11333[3]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp96_reg_11333[7]_i_2 
       (.I0(p_n_101),
        .I1(P[7]),
        .O(\tmp96_reg_11333[7]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp96_reg_11333[7]_i_3 
       (.I0(p_n_102),
        .I1(P[6]),
        .O(\tmp96_reg_11333[7]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp96_reg_11333[7]_i_4 
       (.I0(p_n_103),
        .I1(P[5]),
        .O(\tmp96_reg_11333[7]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp96_reg_11333[7]_i_5 
       (.I0(p_n_104),
        .I1(P[4]),
        .O(\tmp96_reg_11333[7]_i_5_n_3 ));
  CARRY4 \tmp96_reg_11333_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\tmp96_reg_11333_reg[3]_i_1_n_3 ,\tmp96_reg_11333_reg[3]_i_1_n_4 ,\tmp96_reg_11333_reg[3]_i_1_n_5 ,\tmp96_reg_11333_reg[3]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({p_n_105,p_n_106,p_n_107,p_n_108}),
        .O(tmp96_fu_7154_p2[3:0]),
        .S({\tmp96_reg_11333[3]_i_2_n_3 ,\tmp96_reg_11333[3]_i_3_n_3 ,\tmp96_reg_11333[3]_i_4_n_3 ,\tmp96_reg_11333[3]_i_5_n_3 }));
  CARRY4 \tmp96_reg_11333_reg[7]_i_1 
       (.CI(\tmp96_reg_11333_reg[3]_i_1_n_3 ),
        .CO({\NLW_tmp96_reg_11333_reg[7]_i_1_CO_UNCONNECTED [3],\tmp96_reg_11333_reg[7]_i_1_n_4 ,\tmp96_reg_11333_reg[7]_i_1_n_5 ,\tmp96_reg_11333_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,p_n_102,p_n_103,p_n_104}),
        .O(tmp96_fu_7154_p2[7:4]),
        .S({\tmp96_reg_11333[7]_i_2_n_3 ,\tmp96_reg_11333[7]_i_3_n_3 ,\tmp96_reg_11333[7]_i_4_n_3 ,\tmp96_reg_11333[7]_i_5_n_3 }));
endmodule

(* ORIG_REF_NAME = "HLS_accel_mac_mulbkb_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_DSP48_0_442
   (PCOUT,
    p_0,
    ap_clk,
    DOBDO,
    p_1,
    p_2);
  output [47:0]PCOUT;
  input p_0;
  input ap_clk;
  input [7:0]DOBDO;
  input [7:0]p_1;
  input [47:0]p_2;

  wire [7:0]DOBDO;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire p_0;
  wire [7:0]p_1;
  wire [47:0]p_2;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_P_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(p_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(p_0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P(NLW_p_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN(p_2),
        .PCOUT(PCOUT),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "HLS_accel_mac_mulbkb_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_DSP48_0_443
   (PCOUT,
    ap_phi_mux_ia_0_i_i_phi_fu_5869_p41,
    ap_clk,
    DOADO,
    p_0,
    p_1);
  output [47:0]PCOUT;
  input ap_phi_mux_ia_0_i_i_phi_fu_5869_p41;
  input ap_clk;
  input [7:0]DOADO;
  input [7:0]p_0;
  input [47:0]p_1;

  wire [7:0]DOADO;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire ap_phi_mux_ia_0_i_i_phi_fu_5869_p41;
  wire [7:0]p_0;
  wire [47:0]p_1;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_P_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_phi_mux_ia_0_i_i_phi_fu_5869_p41),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_phi_mux_ia_0_i_i_phi_fu_5869_p41),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P(NLW_p_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN(p_1),
        .PCOUT(PCOUT),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "HLS_accel_mac_mulbkb_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_DSP48_0_444
   (tmp92_fu_7150_p2,
    p_0,
    ap_clk,
    DOADO,
    p_1,
    PCOUT,
    P);
  output [7:0]tmp92_fu_7150_p2;
  input p_0;
  input ap_clk;
  input [7:0]DOADO;
  input [7:0]p_1;
  input [47:0]PCOUT;
  input [7:0]P;

  wire [7:0]DOADO;
  wire [7:0]P;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire p_0;
  wire [7:0]p_1;
  wire p_n_101;
  wire p_n_102;
  wire p_n_103;
  wire p_n_104;
  wire p_n_105;
  wire p_n_106;
  wire p_n_107;
  wire p_n_108;
  wire [7:0]tmp92_fu_7150_p2;
  wire \tmp92_reg_11328[3]_i_2_n_3 ;
  wire \tmp92_reg_11328[3]_i_3_n_3 ;
  wire \tmp92_reg_11328[3]_i_4_n_3 ;
  wire \tmp92_reg_11328[3]_i_5_n_3 ;
  wire \tmp92_reg_11328[7]_i_2_n_3 ;
  wire \tmp92_reg_11328[7]_i_3_n_3 ;
  wire \tmp92_reg_11328[7]_i_4_n_3 ;
  wire \tmp92_reg_11328[7]_i_5_n_3 ;
  wire \tmp92_reg_11328_reg[3]_i_1_n_3 ;
  wire \tmp92_reg_11328_reg[3]_i_1_n_4 ;
  wire \tmp92_reg_11328_reg[3]_i_1_n_5 ;
  wire \tmp92_reg_11328_reg[3]_i_1_n_6 ;
  wire \tmp92_reg_11328_reg[7]_i_1_n_4 ;
  wire \tmp92_reg_11328_reg[7]_i_1_n_5 ;
  wire \tmp92_reg_11328_reg[7]_i_1_n_6 ;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:8]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [3:3]\NLW_tmp92_reg_11328_reg[7]_i_1_CO_UNCONNECTED ;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(p_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(p_0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:8],p_n_101,p_n_102,p_n_103,p_n_104,p_n_105,p_n_106,p_n_107,p_n_108}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp92_reg_11328[3]_i_2 
       (.I0(p_n_105),
        .I1(P[3]),
        .O(\tmp92_reg_11328[3]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp92_reg_11328[3]_i_3 
       (.I0(p_n_106),
        .I1(P[2]),
        .O(\tmp92_reg_11328[3]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp92_reg_11328[3]_i_4 
       (.I0(p_n_107),
        .I1(P[1]),
        .O(\tmp92_reg_11328[3]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp92_reg_11328[3]_i_5 
       (.I0(p_n_108),
        .I1(P[0]),
        .O(\tmp92_reg_11328[3]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp92_reg_11328[7]_i_2 
       (.I0(p_n_101),
        .I1(P[7]),
        .O(\tmp92_reg_11328[7]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp92_reg_11328[7]_i_3 
       (.I0(p_n_102),
        .I1(P[6]),
        .O(\tmp92_reg_11328[7]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp92_reg_11328[7]_i_4 
       (.I0(p_n_103),
        .I1(P[5]),
        .O(\tmp92_reg_11328[7]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp92_reg_11328[7]_i_5 
       (.I0(p_n_104),
        .I1(P[4]),
        .O(\tmp92_reg_11328[7]_i_5_n_3 ));
  CARRY4 \tmp92_reg_11328_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\tmp92_reg_11328_reg[3]_i_1_n_3 ,\tmp92_reg_11328_reg[3]_i_1_n_4 ,\tmp92_reg_11328_reg[3]_i_1_n_5 ,\tmp92_reg_11328_reg[3]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({p_n_105,p_n_106,p_n_107,p_n_108}),
        .O(tmp92_fu_7150_p2[3:0]),
        .S({\tmp92_reg_11328[3]_i_2_n_3 ,\tmp92_reg_11328[3]_i_3_n_3 ,\tmp92_reg_11328[3]_i_4_n_3 ,\tmp92_reg_11328[3]_i_5_n_3 }));
  CARRY4 \tmp92_reg_11328_reg[7]_i_1 
       (.CI(\tmp92_reg_11328_reg[3]_i_1_n_3 ),
        .CO({\NLW_tmp92_reg_11328_reg[7]_i_1_CO_UNCONNECTED [3],\tmp92_reg_11328_reg[7]_i_1_n_4 ,\tmp92_reg_11328_reg[7]_i_1_n_5 ,\tmp92_reg_11328_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,p_n_102,p_n_103,p_n_104}),
        .O(tmp92_fu_7150_p2[7:4]),
        .S({\tmp92_reg_11328[7]_i_2_n_3 ,\tmp92_reg_11328[7]_i_3_n_3 ,\tmp92_reg_11328[7]_i_4_n_3 ,\tmp92_reg_11328[7]_i_5_n_3 }));
endmodule

(* ORIG_REF_NAME = "HLS_accel_mac_mulbkb_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_DSP48_0_445
   (tmp87_fu_7141_p2,
    a_12_load_1_reg_104030,
    ap_clk,
    DOBDO,
    p_0,
    PCOUT,
    P);
  output [7:0]tmp87_fu_7141_p2;
  input a_12_load_1_reg_104030;
  input ap_clk;
  input [7:0]DOBDO;
  input [7:0]p_0;
  input [47:0]PCOUT;
  input [7:0]P;

  wire [7:0]DOBDO;
  wire [7:0]P;
  wire [47:0]PCOUT;
  wire a_12_load_1_reg_104030;
  wire ap_clk;
  wire [7:0]p_0;
  wire p_n_101;
  wire p_n_102;
  wire p_n_103;
  wire p_n_104;
  wire p_n_105;
  wire p_n_106;
  wire p_n_107;
  wire p_n_108;
  wire \tmp82_reg_11323[3]_i_10_n_3 ;
  wire \tmp82_reg_11323[3]_i_7_n_3 ;
  wire \tmp82_reg_11323[3]_i_8_n_3 ;
  wire \tmp82_reg_11323[3]_i_9_n_3 ;
  wire \tmp82_reg_11323[7]_i_10_n_3 ;
  wire \tmp82_reg_11323[7]_i_7_n_3 ;
  wire \tmp82_reg_11323[7]_i_8_n_3 ;
  wire \tmp82_reg_11323[7]_i_9_n_3 ;
  wire \tmp82_reg_11323_reg[3]_i_6_n_3 ;
  wire \tmp82_reg_11323_reg[3]_i_6_n_4 ;
  wire \tmp82_reg_11323_reg[3]_i_6_n_5 ;
  wire \tmp82_reg_11323_reg[3]_i_6_n_6 ;
  wire \tmp82_reg_11323_reg[7]_i_6_n_4 ;
  wire \tmp82_reg_11323_reg[7]_i_6_n_5 ;
  wire \tmp82_reg_11323_reg[7]_i_6_n_6 ;
  wire [7:0]tmp87_fu_7141_p2;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:8]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [3:3]\NLW_tmp82_reg_11323_reg[7]_i_6_CO_UNCONNECTED ;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(a_12_load_1_reg_104030),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(a_12_load_1_reg_104030),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:8],p_n_101,p_n_102,p_n_103,p_n_104,p_n_105,p_n_106,p_n_107,p_n_108}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp82_reg_11323[3]_i_10 
       (.I0(p_n_108),
        .I1(P[0]),
        .O(\tmp82_reg_11323[3]_i_10_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp82_reg_11323[3]_i_7 
       (.I0(p_n_105),
        .I1(P[3]),
        .O(\tmp82_reg_11323[3]_i_7_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp82_reg_11323[3]_i_8 
       (.I0(p_n_106),
        .I1(P[2]),
        .O(\tmp82_reg_11323[3]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp82_reg_11323[3]_i_9 
       (.I0(p_n_107),
        .I1(P[1]),
        .O(\tmp82_reg_11323[3]_i_9_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp82_reg_11323[7]_i_10 
       (.I0(p_n_104),
        .I1(P[4]),
        .O(\tmp82_reg_11323[7]_i_10_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp82_reg_11323[7]_i_7 
       (.I0(p_n_101),
        .I1(P[7]),
        .O(\tmp82_reg_11323[7]_i_7_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp82_reg_11323[7]_i_8 
       (.I0(p_n_102),
        .I1(P[6]),
        .O(\tmp82_reg_11323[7]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp82_reg_11323[7]_i_9 
       (.I0(p_n_103),
        .I1(P[5]),
        .O(\tmp82_reg_11323[7]_i_9_n_3 ));
  CARRY4 \tmp82_reg_11323_reg[3]_i_6 
       (.CI(1'b0),
        .CO({\tmp82_reg_11323_reg[3]_i_6_n_3 ,\tmp82_reg_11323_reg[3]_i_6_n_4 ,\tmp82_reg_11323_reg[3]_i_6_n_5 ,\tmp82_reg_11323_reg[3]_i_6_n_6 }),
        .CYINIT(1'b0),
        .DI({p_n_105,p_n_106,p_n_107,p_n_108}),
        .O(tmp87_fu_7141_p2[3:0]),
        .S({\tmp82_reg_11323[3]_i_7_n_3 ,\tmp82_reg_11323[3]_i_8_n_3 ,\tmp82_reg_11323[3]_i_9_n_3 ,\tmp82_reg_11323[3]_i_10_n_3 }));
  CARRY4 \tmp82_reg_11323_reg[7]_i_6 
       (.CI(\tmp82_reg_11323_reg[3]_i_6_n_3 ),
        .CO({\NLW_tmp82_reg_11323_reg[7]_i_6_CO_UNCONNECTED [3],\tmp82_reg_11323_reg[7]_i_6_n_4 ,\tmp82_reg_11323_reg[7]_i_6_n_5 ,\tmp82_reg_11323_reg[7]_i_6_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,p_n_102,p_n_103,p_n_104}),
        .O(tmp87_fu_7141_p2[7:4]),
        .S({\tmp82_reg_11323[7]_i_7_n_3 ,\tmp82_reg_11323[7]_i_8_n_3 ,\tmp82_reg_11323[7]_i_9_n_3 ,\tmp82_reg_11323[7]_i_10_n_3 }));
endmodule

(* ORIG_REF_NAME = "HLS_accel_mac_mulbkb_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_DSP48_0_446
   (PCOUT,
    a_12_load_1_reg_104030,
    ap_clk,
    DOADO,
    p_0,
    p_1);
  output [47:0]PCOUT;
  input a_12_load_1_reg_104030;
  input ap_clk;
  input [7:0]DOADO;
  input [7:0]p_0;
  input [47:0]p_1;

  wire [7:0]DOADO;
  wire [47:0]PCOUT;
  wire a_12_load_1_reg_104030;
  wire ap_clk;
  wire [7:0]p_0;
  wire [47:0]p_1;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_P_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(a_12_load_1_reg_104030),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(a_12_load_1_reg_104030),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P(NLW_p_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN(p_1),
        .PCOUT(PCOUT),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "HLS_accel_mac_mulbkb_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_DSP48_0_447
   (tmp75_fu_7137_p2,
    a_12_load_1_reg_104030,
    ap_clk,
    DOBDO,
    p_0,
    PCOUT,
    P);
  output [7:0]tmp75_fu_7137_p2;
  input a_12_load_1_reg_104030;
  input ap_clk;
  input [7:0]DOBDO;
  input [7:0]p_0;
  input [47:0]PCOUT;
  input [7:0]P;

  wire [7:0]DOBDO;
  wire [7:0]P;
  wire [47:0]PCOUT;
  wire a_12_load_1_reg_104030;
  wire ap_clk;
  wire [7:0]p_0;
  wire p_n_101;
  wire p_n_102;
  wire p_n_103;
  wire p_n_104;
  wire p_n_105;
  wire p_n_106;
  wire p_n_107;
  wire p_n_108;
  wire [7:0]tmp75_fu_7137_p2;
  wire \tmp75_reg_11318[3]_i_2_n_3 ;
  wire \tmp75_reg_11318[3]_i_3_n_3 ;
  wire \tmp75_reg_11318[3]_i_4_n_3 ;
  wire \tmp75_reg_11318[3]_i_5_n_3 ;
  wire \tmp75_reg_11318[7]_i_2_n_3 ;
  wire \tmp75_reg_11318[7]_i_3_n_3 ;
  wire \tmp75_reg_11318[7]_i_4_n_3 ;
  wire \tmp75_reg_11318[7]_i_5_n_3 ;
  wire \tmp75_reg_11318_reg[3]_i_1_n_3 ;
  wire \tmp75_reg_11318_reg[3]_i_1_n_4 ;
  wire \tmp75_reg_11318_reg[3]_i_1_n_5 ;
  wire \tmp75_reg_11318_reg[3]_i_1_n_6 ;
  wire \tmp75_reg_11318_reg[7]_i_1_n_4 ;
  wire \tmp75_reg_11318_reg[7]_i_1_n_5 ;
  wire \tmp75_reg_11318_reg[7]_i_1_n_6 ;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:8]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [3:3]\NLW_tmp75_reg_11318_reg[7]_i_1_CO_UNCONNECTED ;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(a_12_load_1_reg_104030),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(a_12_load_1_reg_104030),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:8],p_n_101,p_n_102,p_n_103,p_n_104,p_n_105,p_n_106,p_n_107,p_n_108}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp75_reg_11318[3]_i_2 
       (.I0(p_n_105),
        .I1(P[3]),
        .O(\tmp75_reg_11318[3]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp75_reg_11318[3]_i_3 
       (.I0(p_n_106),
        .I1(P[2]),
        .O(\tmp75_reg_11318[3]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp75_reg_11318[3]_i_4 
       (.I0(p_n_107),
        .I1(P[1]),
        .O(\tmp75_reg_11318[3]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp75_reg_11318[3]_i_5 
       (.I0(p_n_108),
        .I1(P[0]),
        .O(\tmp75_reg_11318[3]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp75_reg_11318[7]_i_2 
       (.I0(p_n_101),
        .I1(P[7]),
        .O(\tmp75_reg_11318[7]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp75_reg_11318[7]_i_3 
       (.I0(p_n_102),
        .I1(P[6]),
        .O(\tmp75_reg_11318[7]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp75_reg_11318[7]_i_4 
       (.I0(p_n_103),
        .I1(P[5]),
        .O(\tmp75_reg_11318[7]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp75_reg_11318[7]_i_5 
       (.I0(p_n_104),
        .I1(P[4]),
        .O(\tmp75_reg_11318[7]_i_5_n_3 ));
  CARRY4 \tmp75_reg_11318_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\tmp75_reg_11318_reg[3]_i_1_n_3 ,\tmp75_reg_11318_reg[3]_i_1_n_4 ,\tmp75_reg_11318_reg[3]_i_1_n_5 ,\tmp75_reg_11318_reg[3]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({p_n_105,p_n_106,p_n_107,p_n_108}),
        .O(tmp75_fu_7137_p2[3:0]),
        .S({\tmp75_reg_11318[3]_i_2_n_3 ,\tmp75_reg_11318[3]_i_3_n_3 ,\tmp75_reg_11318[3]_i_4_n_3 ,\tmp75_reg_11318[3]_i_5_n_3 }));
  CARRY4 \tmp75_reg_11318_reg[7]_i_1 
       (.CI(\tmp75_reg_11318_reg[3]_i_1_n_3 ),
        .CO({\NLW_tmp75_reg_11318_reg[7]_i_1_CO_UNCONNECTED [3],\tmp75_reg_11318_reg[7]_i_1_n_4 ,\tmp75_reg_11318_reg[7]_i_1_n_5 ,\tmp75_reg_11318_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,p_n_102,p_n_103,p_n_104}),
        .O(tmp75_fu_7137_p2[7:4]),
        .S({\tmp75_reg_11318[7]_i_2_n_3 ,\tmp75_reg_11318[7]_i_3_n_3 ,\tmp75_reg_11318[7]_i_4_n_3 ,\tmp75_reg_11318[7]_i_5_n_3 }));
endmodule

(* ORIG_REF_NAME = "HLS_accel_mac_mulbkb_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_DSP48_0_448
   (PCOUT,
    a_12_load_1_reg_104030,
    ap_clk,
    DOBDO,
    p_0,
    p_1);
  output [47:0]PCOUT;
  input a_12_load_1_reg_104030;
  input ap_clk;
  input [7:0]DOBDO;
  input [7:0]p_0;
  input [47:0]p_1;

  wire [7:0]DOBDO;
  wire [47:0]PCOUT;
  wire a_12_load_1_reg_104030;
  wire ap_clk;
  wire [7:0]p_0;
  wire [47:0]p_1;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_P_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(a_12_load_1_reg_104030),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(a_12_load_1_reg_104030),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P(NLW_p_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN(p_1),
        .PCOUT(PCOUT),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "HLS_accel_mac_mulbkb_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_DSP48_0_449
   (tmp71_fu_7133_p2,
    a_12_load_1_reg_104030,
    ap_clk,
    DOADO,
    p_0,
    PCOUT,
    P);
  output [7:0]tmp71_fu_7133_p2;
  input a_12_load_1_reg_104030;
  input ap_clk;
  input [7:0]DOADO;
  input [7:0]p_0;
  input [47:0]PCOUT;
  input [7:0]P;

  wire [7:0]DOADO;
  wire [7:0]P;
  wire [47:0]PCOUT;
  wire a_12_load_1_reg_104030;
  wire ap_clk;
  wire [7:0]p_0;
  wire p_n_101;
  wire p_n_102;
  wire p_n_103;
  wire p_n_104;
  wire p_n_105;
  wire p_n_106;
  wire p_n_107;
  wire p_n_108;
  wire [7:0]tmp71_fu_7133_p2;
  wire \tmp71_reg_11313[3]_i_2_n_3 ;
  wire \tmp71_reg_11313[3]_i_3_n_3 ;
  wire \tmp71_reg_11313[3]_i_4_n_3 ;
  wire \tmp71_reg_11313[3]_i_5_n_3 ;
  wire \tmp71_reg_11313[7]_i_2_n_3 ;
  wire \tmp71_reg_11313[7]_i_3_n_3 ;
  wire \tmp71_reg_11313[7]_i_4_n_3 ;
  wire \tmp71_reg_11313[7]_i_5_n_3 ;
  wire \tmp71_reg_11313_reg[3]_i_1_n_3 ;
  wire \tmp71_reg_11313_reg[3]_i_1_n_4 ;
  wire \tmp71_reg_11313_reg[3]_i_1_n_5 ;
  wire \tmp71_reg_11313_reg[3]_i_1_n_6 ;
  wire \tmp71_reg_11313_reg[7]_i_1_n_4 ;
  wire \tmp71_reg_11313_reg[7]_i_1_n_5 ;
  wire \tmp71_reg_11313_reg[7]_i_1_n_6 ;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:8]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [3:3]\NLW_tmp71_reg_11313_reg[7]_i_1_CO_UNCONNECTED ;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(a_12_load_1_reg_104030),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(a_12_load_1_reg_104030),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:8],p_n_101,p_n_102,p_n_103,p_n_104,p_n_105,p_n_106,p_n_107,p_n_108}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp71_reg_11313[3]_i_2 
       (.I0(p_n_105),
        .I1(P[3]),
        .O(\tmp71_reg_11313[3]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp71_reg_11313[3]_i_3 
       (.I0(p_n_106),
        .I1(P[2]),
        .O(\tmp71_reg_11313[3]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp71_reg_11313[3]_i_4 
       (.I0(p_n_107),
        .I1(P[1]),
        .O(\tmp71_reg_11313[3]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp71_reg_11313[3]_i_5 
       (.I0(p_n_108),
        .I1(P[0]),
        .O(\tmp71_reg_11313[3]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp71_reg_11313[7]_i_2 
       (.I0(p_n_101),
        .I1(P[7]),
        .O(\tmp71_reg_11313[7]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp71_reg_11313[7]_i_3 
       (.I0(p_n_102),
        .I1(P[6]),
        .O(\tmp71_reg_11313[7]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp71_reg_11313[7]_i_4 
       (.I0(p_n_103),
        .I1(P[5]),
        .O(\tmp71_reg_11313[7]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp71_reg_11313[7]_i_5 
       (.I0(p_n_104),
        .I1(P[4]),
        .O(\tmp71_reg_11313[7]_i_5_n_3 ));
  CARRY4 \tmp71_reg_11313_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\tmp71_reg_11313_reg[3]_i_1_n_3 ,\tmp71_reg_11313_reg[3]_i_1_n_4 ,\tmp71_reg_11313_reg[3]_i_1_n_5 ,\tmp71_reg_11313_reg[3]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({p_n_105,p_n_106,p_n_107,p_n_108}),
        .O(tmp71_fu_7133_p2[3:0]),
        .S({\tmp71_reg_11313[3]_i_2_n_3 ,\tmp71_reg_11313[3]_i_3_n_3 ,\tmp71_reg_11313[3]_i_4_n_3 ,\tmp71_reg_11313[3]_i_5_n_3 }));
  CARRY4 \tmp71_reg_11313_reg[7]_i_1 
       (.CI(\tmp71_reg_11313_reg[3]_i_1_n_3 ),
        .CO({\NLW_tmp71_reg_11313_reg[7]_i_1_CO_UNCONNECTED [3],\tmp71_reg_11313_reg[7]_i_1_n_4 ,\tmp71_reg_11313_reg[7]_i_1_n_5 ,\tmp71_reg_11313_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,p_n_102,p_n_103,p_n_104}),
        .O(tmp71_fu_7133_p2[7:4]),
        .S({\tmp71_reg_11313[7]_i_2_n_3 ,\tmp71_reg_11313[7]_i_3_n_3 ,\tmp71_reg_11313[7]_i_4_n_3 ,\tmp71_reg_11313[7]_i_5_n_3 }));
endmodule

(* ORIG_REF_NAME = "HLS_accel_mac_mulbkb_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_DSP48_0_450
   (tmp66_fu_7124_p2,
    a_12_load_1_reg_104030,
    ap_clk,
    DOBDO,
    p_0,
    PCOUT,
    P);
  output [7:0]tmp66_fu_7124_p2;
  input a_12_load_1_reg_104030;
  input ap_clk;
  input [7:0]DOBDO;
  input [7:0]p_0;
  input [47:0]PCOUT;
  input [7:0]P;

  wire [7:0]DOBDO;
  wire [7:0]P;
  wire [47:0]PCOUT;
  wire a_12_load_1_reg_104030;
  wire ap_clk;
  wire [7:0]p_0;
  wire p_n_101;
  wire p_n_102;
  wire p_n_103;
  wire p_n_104;
  wire p_n_105;
  wire p_n_106;
  wire p_n_107;
  wire p_n_108;
  wire \tmp61_reg_11308[3]_i_10_n_3 ;
  wire \tmp61_reg_11308[3]_i_7_n_3 ;
  wire \tmp61_reg_11308[3]_i_8_n_3 ;
  wire \tmp61_reg_11308[3]_i_9_n_3 ;
  wire \tmp61_reg_11308[7]_i_10_n_3 ;
  wire \tmp61_reg_11308[7]_i_7_n_3 ;
  wire \tmp61_reg_11308[7]_i_8_n_3 ;
  wire \tmp61_reg_11308[7]_i_9_n_3 ;
  wire \tmp61_reg_11308_reg[3]_i_6_n_3 ;
  wire \tmp61_reg_11308_reg[3]_i_6_n_4 ;
  wire \tmp61_reg_11308_reg[3]_i_6_n_5 ;
  wire \tmp61_reg_11308_reg[3]_i_6_n_6 ;
  wire \tmp61_reg_11308_reg[7]_i_6_n_4 ;
  wire \tmp61_reg_11308_reg[7]_i_6_n_5 ;
  wire \tmp61_reg_11308_reg[7]_i_6_n_6 ;
  wire [7:0]tmp66_fu_7124_p2;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:8]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [3:3]\NLW_tmp61_reg_11308_reg[7]_i_6_CO_UNCONNECTED ;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(a_12_load_1_reg_104030),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(a_12_load_1_reg_104030),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:8],p_n_101,p_n_102,p_n_103,p_n_104,p_n_105,p_n_106,p_n_107,p_n_108}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp61_reg_11308[3]_i_10 
       (.I0(p_n_108),
        .I1(P[0]),
        .O(\tmp61_reg_11308[3]_i_10_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp61_reg_11308[3]_i_7 
       (.I0(p_n_105),
        .I1(P[3]),
        .O(\tmp61_reg_11308[3]_i_7_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp61_reg_11308[3]_i_8 
       (.I0(p_n_106),
        .I1(P[2]),
        .O(\tmp61_reg_11308[3]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp61_reg_11308[3]_i_9 
       (.I0(p_n_107),
        .I1(P[1]),
        .O(\tmp61_reg_11308[3]_i_9_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp61_reg_11308[7]_i_10 
       (.I0(p_n_104),
        .I1(P[4]),
        .O(\tmp61_reg_11308[7]_i_10_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp61_reg_11308[7]_i_7 
       (.I0(p_n_101),
        .I1(P[7]),
        .O(\tmp61_reg_11308[7]_i_7_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp61_reg_11308[7]_i_8 
       (.I0(p_n_102),
        .I1(P[6]),
        .O(\tmp61_reg_11308[7]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp61_reg_11308[7]_i_9 
       (.I0(p_n_103),
        .I1(P[5]),
        .O(\tmp61_reg_11308[7]_i_9_n_3 ));
  CARRY4 \tmp61_reg_11308_reg[3]_i_6 
       (.CI(1'b0),
        .CO({\tmp61_reg_11308_reg[3]_i_6_n_3 ,\tmp61_reg_11308_reg[3]_i_6_n_4 ,\tmp61_reg_11308_reg[3]_i_6_n_5 ,\tmp61_reg_11308_reg[3]_i_6_n_6 }),
        .CYINIT(1'b0),
        .DI({p_n_105,p_n_106,p_n_107,p_n_108}),
        .O(tmp66_fu_7124_p2[3:0]),
        .S({\tmp61_reg_11308[3]_i_7_n_3 ,\tmp61_reg_11308[3]_i_8_n_3 ,\tmp61_reg_11308[3]_i_9_n_3 ,\tmp61_reg_11308[3]_i_10_n_3 }));
  CARRY4 \tmp61_reg_11308_reg[7]_i_6 
       (.CI(\tmp61_reg_11308_reg[3]_i_6_n_3 ),
        .CO({\NLW_tmp61_reg_11308_reg[7]_i_6_CO_UNCONNECTED [3],\tmp61_reg_11308_reg[7]_i_6_n_4 ,\tmp61_reg_11308_reg[7]_i_6_n_5 ,\tmp61_reg_11308_reg[7]_i_6_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,p_n_102,p_n_103,p_n_104}),
        .O(tmp66_fu_7124_p2[7:4]),
        .S({\tmp61_reg_11308[7]_i_7_n_3 ,\tmp61_reg_11308[7]_i_8_n_3 ,\tmp61_reg_11308[7]_i_9_n_3 ,\tmp61_reg_11308[7]_i_10_n_3 }));
endmodule

(* ORIG_REF_NAME = "HLS_accel_mac_mulbkb_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_DSP48_0_451
   (PCOUT,
    a_12_load_1_reg_104030,
    ap_clk,
    DOADO,
    p_0,
    p_1);
  output [47:0]PCOUT;
  input a_12_load_1_reg_104030;
  input ap_clk;
  input [7:0]DOADO;
  input [7:0]p_0;
  input [47:0]p_1;

  wire [7:0]DOADO;
  wire [47:0]PCOUT;
  wire a_12_load_1_reg_104030;
  wire ap_clk;
  wire [7:0]p_0;
  wire [47:0]p_1;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_P_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(a_12_load_1_reg_104030),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(a_12_load_1_reg_104030),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P(NLW_p_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN(p_1),
        .PCOUT(PCOUT),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "HLS_accel_mac_mulbkb_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_DSP48_0_452
   (tmp56_fu_7120_p2,
    a_12_load_1_reg_104030,
    ap_clk,
    DOBDO,
    p_0,
    PCOUT,
    P);
  output [7:0]tmp56_fu_7120_p2;
  input a_12_load_1_reg_104030;
  input ap_clk;
  input [7:0]DOBDO;
  input [7:0]p_0;
  input [47:0]PCOUT;
  input [7:0]P;

  wire [7:0]DOBDO;
  wire [7:0]P;
  wire [47:0]PCOUT;
  wire a_12_load_1_reg_104030;
  wire ap_clk;
  wire [7:0]p_0;
  wire p_n_101;
  wire p_n_102;
  wire p_n_103;
  wire p_n_104;
  wire p_n_105;
  wire p_n_106;
  wire p_n_107;
  wire p_n_108;
  wire [7:0]tmp56_fu_7120_p2;
  wire \tmp56_reg_11303[3]_i_2_n_3 ;
  wire \tmp56_reg_11303[3]_i_3_n_3 ;
  wire \tmp56_reg_11303[3]_i_4_n_3 ;
  wire \tmp56_reg_11303[3]_i_5_n_3 ;
  wire \tmp56_reg_11303[7]_i_2_n_3 ;
  wire \tmp56_reg_11303[7]_i_3_n_3 ;
  wire \tmp56_reg_11303[7]_i_4_n_3 ;
  wire \tmp56_reg_11303[7]_i_5_n_3 ;
  wire \tmp56_reg_11303_reg[3]_i_1_n_3 ;
  wire \tmp56_reg_11303_reg[3]_i_1_n_4 ;
  wire \tmp56_reg_11303_reg[3]_i_1_n_5 ;
  wire \tmp56_reg_11303_reg[3]_i_1_n_6 ;
  wire \tmp56_reg_11303_reg[7]_i_1_n_4 ;
  wire \tmp56_reg_11303_reg[7]_i_1_n_5 ;
  wire \tmp56_reg_11303_reg[7]_i_1_n_6 ;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:8]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [3:3]\NLW_tmp56_reg_11303_reg[7]_i_1_CO_UNCONNECTED ;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(a_12_load_1_reg_104030),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(a_12_load_1_reg_104030),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:8],p_n_101,p_n_102,p_n_103,p_n_104,p_n_105,p_n_106,p_n_107,p_n_108}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp56_reg_11303[3]_i_2 
       (.I0(p_n_105),
        .I1(P[3]),
        .O(\tmp56_reg_11303[3]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp56_reg_11303[3]_i_3 
       (.I0(p_n_106),
        .I1(P[2]),
        .O(\tmp56_reg_11303[3]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp56_reg_11303[3]_i_4 
       (.I0(p_n_107),
        .I1(P[1]),
        .O(\tmp56_reg_11303[3]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp56_reg_11303[3]_i_5 
       (.I0(p_n_108),
        .I1(P[0]),
        .O(\tmp56_reg_11303[3]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp56_reg_11303[7]_i_2 
       (.I0(p_n_101),
        .I1(P[7]),
        .O(\tmp56_reg_11303[7]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp56_reg_11303[7]_i_3 
       (.I0(p_n_102),
        .I1(P[6]),
        .O(\tmp56_reg_11303[7]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp56_reg_11303[7]_i_4 
       (.I0(p_n_103),
        .I1(P[5]),
        .O(\tmp56_reg_11303[7]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp56_reg_11303[7]_i_5 
       (.I0(p_n_104),
        .I1(P[4]),
        .O(\tmp56_reg_11303[7]_i_5_n_3 ));
  CARRY4 \tmp56_reg_11303_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\tmp56_reg_11303_reg[3]_i_1_n_3 ,\tmp56_reg_11303_reg[3]_i_1_n_4 ,\tmp56_reg_11303_reg[3]_i_1_n_5 ,\tmp56_reg_11303_reg[3]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({p_n_105,p_n_106,p_n_107,p_n_108}),
        .O(tmp56_fu_7120_p2[3:0]),
        .S({\tmp56_reg_11303[3]_i_2_n_3 ,\tmp56_reg_11303[3]_i_3_n_3 ,\tmp56_reg_11303[3]_i_4_n_3 ,\tmp56_reg_11303[3]_i_5_n_3 }));
  CARRY4 \tmp56_reg_11303_reg[7]_i_1 
       (.CI(\tmp56_reg_11303_reg[3]_i_1_n_3 ),
        .CO({\NLW_tmp56_reg_11303_reg[7]_i_1_CO_UNCONNECTED [3],\tmp56_reg_11303_reg[7]_i_1_n_4 ,\tmp56_reg_11303_reg[7]_i_1_n_5 ,\tmp56_reg_11303_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,p_n_102,p_n_103,p_n_104}),
        .O(tmp56_fu_7120_p2[7:4]),
        .S({\tmp56_reg_11303[7]_i_2_n_3 ,\tmp56_reg_11303[7]_i_3_n_3 ,\tmp56_reg_11303[7]_i_4_n_3 ,\tmp56_reg_11303[7]_i_5_n_3 }));
endmodule

(* ORIG_REF_NAME = "HLS_accel_mac_mulbkb_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_DSP48_0_453
   (PCOUT,
    a_12_load_1_reg_104030,
    ap_clk,
    DOBDO,
    p_0,
    p_1);
  output [47:0]PCOUT;
  input a_12_load_1_reg_104030;
  input ap_clk;
  input [7:0]DOBDO;
  input [7:0]p_0;
  input [47:0]p_1;

  wire [7:0]DOBDO;
  wire [47:0]PCOUT;
  wire a_12_load_1_reg_104030;
  wire ap_clk;
  wire [7:0]p_0;
  wire [47:0]p_1;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_P_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(a_12_load_1_reg_104030),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(a_12_load_1_reg_104030),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P(NLW_p_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN(p_1),
        .PCOUT(PCOUT),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "HLS_accel_mac_mulbkb_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_DSP48_0_454
   (tmp52_fu_7116_p2,
    a_12_load_1_reg_104030,
    ap_clk,
    DOADO,
    p_0,
    PCOUT,
    P);
  output [7:0]tmp52_fu_7116_p2;
  input a_12_load_1_reg_104030;
  input ap_clk;
  input [7:0]DOADO;
  input [7:0]p_0;
  input [47:0]PCOUT;
  input [7:0]P;

  wire [7:0]DOADO;
  wire [7:0]P;
  wire [47:0]PCOUT;
  wire a_12_load_1_reg_104030;
  wire ap_clk;
  wire [7:0]p_0;
  wire p_n_101;
  wire p_n_102;
  wire p_n_103;
  wire p_n_104;
  wire p_n_105;
  wire p_n_106;
  wire p_n_107;
  wire p_n_108;
  wire [7:0]tmp52_fu_7116_p2;
  wire \tmp52_reg_11298[3]_i_2_n_3 ;
  wire \tmp52_reg_11298[3]_i_3_n_3 ;
  wire \tmp52_reg_11298[3]_i_4_n_3 ;
  wire \tmp52_reg_11298[3]_i_5_n_3 ;
  wire \tmp52_reg_11298[7]_i_2_n_3 ;
  wire \tmp52_reg_11298[7]_i_3_n_3 ;
  wire \tmp52_reg_11298[7]_i_4_n_3 ;
  wire \tmp52_reg_11298[7]_i_5_n_3 ;
  wire \tmp52_reg_11298_reg[3]_i_1_n_3 ;
  wire \tmp52_reg_11298_reg[3]_i_1_n_4 ;
  wire \tmp52_reg_11298_reg[3]_i_1_n_5 ;
  wire \tmp52_reg_11298_reg[3]_i_1_n_6 ;
  wire \tmp52_reg_11298_reg[7]_i_1_n_4 ;
  wire \tmp52_reg_11298_reg[7]_i_1_n_5 ;
  wire \tmp52_reg_11298_reg[7]_i_1_n_6 ;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:8]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [3:3]\NLW_tmp52_reg_11298_reg[7]_i_1_CO_UNCONNECTED ;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(a_12_load_1_reg_104030),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(a_12_load_1_reg_104030),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:8],p_n_101,p_n_102,p_n_103,p_n_104,p_n_105,p_n_106,p_n_107,p_n_108}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp52_reg_11298[3]_i_2 
       (.I0(p_n_105),
        .I1(P[3]),
        .O(\tmp52_reg_11298[3]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp52_reg_11298[3]_i_3 
       (.I0(p_n_106),
        .I1(P[2]),
        .O(\tmp52_reg_11298[3]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp52_reg_11298[3]_i_4 
       (.I0(p_n_107),
        .I1(P[1]),
        .O(\tmp52_reg_11298[3]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp52_reg_11298[3]_i_5 
       (.I0(p_n_108),
        .I1(P[0]),
        .O(\tmp52_reg_11298[3]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp52_reg_11298[7]_i_2 
       (.I0(p_n_101),
        .I1(P[7]),
        .O(\tmp52_reg_11298[7]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp52_reg_11298[7]_i_3 
       (.I0(p_n_102),
        .I1(P[6]),
        .O(\tmp52_reg_11298[7]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp52_reg_11298[7]_i_4 
       (.I0(p_n_103),
        .I1(P[5]),
        .O(\tmp52_reg_11298[7]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp52_reg_11298[7]_i_5 
       (.I0(p_n_104),
        .I1(P[4]),
        .O(\tmp52_reg_11298[7]_i_5_n_3 ));
  CARRY4 \tmp52_reg_11298_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\tmp52_reg_11298_reg[3]_i_1_n_3 ,\tmp52_reg_11298_reg[3]_i_1_n_4 ,\tmp52_reg_11298_reg[3]_i_1_n_5 ,\tmp52_reg_11298_reg[3]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({p_n_105,p_n_106,p_n_107,p_n_108}),
        .O(tmp52_fu_7116_p2[3:0]),
        .S({\tmp52_reg_11298[3]_i_2_n_3 ,\tmp52_reg_11298[3]_i_3_n_3 ,\tmp52_reg_11298[3]_i_4_n_3 ,\tmp52_reg_11298[3]_i_5_n_3 }));
  CARRY4 \tmp52_reg_11298_reg[7]_i_1 
       (.CI(\tmp52_reg_11298_reg[3]_i_1_n_3 ),
        .CO({\NLW_tmp52_reg_11298_reg[7]_i_1_CO_UNCONNECTED [3],\tmp52_reg_11298_reg[7]_i_1_n_4 ,\tmp52_reg_11298_reg[7]_i_1_n_5 ,\tmp52_reg_11298_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,p_n_102,p_n_103,p_n_104}),
        .O(tmp52_fu_7116_p2[7:4]),
        .S({\tmp52_reg_11298[7]_i_2_n_3 ,\tmp52_reg_11298[7]_i_3_n_3 ,\tmp52_reg_11298[7]_i_4_n_3 ,\tmp52_reg_11298[7]_i_5_n_3 }));
endmodule

(* ORIG_REF_NAME = "HLS_accel_mac_mulbkb_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_DSP48_0_455
   (a_12_load_1_reg_104030,
    tmp47_fu_7107_p2,
    ap_clk,
    DOBDO,
    p_0,
    PCOUT,
    P,
    ap_enable_reg_pp2_iter2,
    exitcond_flatten1_reg_8075_pp2_iter1_reg);
  output a_12_load_1_reg_104030;
  output [7:0]tmp47_fu_7107_p2;
  input ap_clk;
  input [7:0]DOBDO;
  input [7:0]p_0;
  input [47:0]PCOUT;
  input [7:0]P;
  input ap_enable_reg_pp2_iter2;
  input exitcond_flatten1_reg_8075_pp2_iter1_reg;

  wire [7:0]DOBDO;
  wire [7:0]P;
  wire [47:0]PCOUT;
  wire a_12_load_1_reg_104030;
  wire ap_clk;
  wire ap_enable_reg_pp2_iter2;
  wire exitcond_flatten1_reg_8075_pp2_iter1_reg;
  wire [7:0]p_0;
  wire p_n_101;
  wire p_n_102;
  wire p_n_103;
  wire p_n_104;
  wire p_n_105;
  wire p_n_106;
  wire p_n_107;
  wire p_n_108;
  wire \tmp42_reg_11293[3]_i_10_n_3 ;
  wire \tmp42_reg_11293[3]_i_7_n_3 ;
  wire \tmp42_reg_11293[3]_i_8_n_3 ;
  wire \tmp42_reg_11293[3]_i_9_n_3 ;
  wire \tmp42_reg_11293[7]_i_10_n_3 ;
  wire \tmp42_reg_11293[7]_i_7_n_3 ;
  wire \tmp42_reg_11293[7]_i_8_n_3 ;
  wire \tmp42_reg_11293[7]_i_9_n_3 ;
  wire \tmp42_reg_11293_reg[3]_i_6_n_3 ;
  wire \tmp42_reg_11293_reg[3]_i_6_n_4 ;
  wire \tmp42_reg_11293_reg[3]_i_6_n_5 ;
  wire \tmp42_reg_11293_reg[3]_i_6_n_6 ;
  wire \tmp42_reg_11293_reg[7]_i_6_n_4 ;
  wire \tmp42_reg_11293_reg[7]_i_6_n_5 ;
  wire \tmp42_reg_11293_reg[7]_i_6_n_6 ;
  wire [7:0]tmp47_fu_7107_p2;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:8]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [3:3]\NLW_tmp42_reg_11293_reg[7]_i_6_CO_UNCONNECTED ;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(a_12_load_1_reg_104030),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(a_12_load_1_reg_104030),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:8],p_n_101,p_n_102,p_n_103,p_n_104,p_n_105,p_n_106,p_n_107,p_n_108}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp42_reg_11293[3]_i_10 
       (.I0(p_n_108),
        .I1(P[0]),
        .O(\tmp42_reg_11293[3]_i_10_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp42_reg_11293[3]_i_7 
       (.I0(p_n_105),
        .I1(P[3]),
        .O(\tmp42_reg_11293[3]_i_7_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp42_reg_11293[3]_i_8 
       (.I0(p_n_106),
        .I1(P[2]),
        .O(\tmp42_reg_11293[3]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp42_reg_11293[3]_i_9 
       (.I0(p_n_107),
        .I1(P[1]),
        .O(\tmp42_reg_11293[3]_i_9_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp42_reg_11293[7]_i_10 
       (.I0(p_n_104),
        .I1(P[4]),
        .O(\tmp42_reg_11293[7]_i_10_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp42_reg_11293[7]_i_7 
       (.I0(p_n_101),
        .I1(P[7]),
        .O(\tmp42_reg_11293[7]_i_7_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp42_reg_11293[7]_i_8 
       (.I0(p_n_102),
        .I1(P[6]),
        .O(\tmp42_reg_11293[7]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp42_reg_11293[7]_i_9 
       (.I0(p_n_103),
        .I1(P[5]),
        .O(\tmp42_reg_11293[7]_i_9_n_3 ));
  CARRY4 \tmp42_reg_11293_reg[3]_i_6 
       (.CI(1'b0),
        .CO({\tmp42_reg_11293_reg[3]_i_6_n_3 ,\tmp42_reg_11293_reg[3]_i_6_n_4 ,\tmp42_reg_11293_reg[3]_i_6_n_5 ,\tmp42_reg_11293_reg[3]_i_6_n_6 }),
        .CYINIT(1'b0),
        .DI({p_n_105,p_n_106,p_n_107,p_n_108}),
        .O(tmp47_fu_7107_p2[3:0]),
        .S({\tmp42_reg_11293[3]_i_7_n_3 ,\tmp42_reg_11293[3]_i_8_n_3 ,\tmp42_reg_11293[3]_i_9_n_3 ,\tmp42_reg_11293[3]_i_10_n_3 }));
  CARRY4 \tmp42_reg_11293_reg[7]_i_6 
       (.CI(\tmp42_reg_11293_reg[3]_i_6_n_3 ),
        .CO({\NLW_tmp42_reg_11293_reg[7]_i_6_CO_UNCONNECTED [3],\tmp42_reg_11293_reg[7]_i_6_n_4 ,\tmp42_reg_11293_reg[7]_i_6_n_5 ,\tmp42_reg_11293_reg[7]_i_6_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,p_n_102,p_n_103,p_n_104}),
        .O(tmp47_fu_7107_p2[7:4]),
        .S({\tmp42_reg_11293[7]_i_7_n_3 ,\tmp42_reg_11293[7]_i_8_n_3 ,\tmp42_reg_11293[7]_i_9_n_3 ,\tmp42_reg_11293[7]_i_10_n_3 }));
  LUT2 #(
    .INIT(4'h2)) 
    tmp90_reg_11263_reg_i_1
       (.I0(ap_enable_reg_pp2_iter2),
        .I1(exitcond_flatten1_reg_8075_pp2_iter1_reg),
        .O(a_12_load_1_reg_104030));
endmodule

(* ORIG_REF_NAME = "HLS_accel_mac_mulbkb_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_DSP48_0_456
   (tmp36_fu_7098_p2,
    a_12_load_1_reg_104030,
    ap_clk,
    DOBDO,
    p_0,
    PCOUT,
    P);
  output [7:0]tmp36_fu_7098_p2;
  input a_12_load_1_reg_104030;
  input ap_clk;
  input [7:0]DOBDO;
  input [7:0]p_0;
  input [47:0]PCOUT;
  input [7:0]P;

  wire [7:0]DOBDO;
  wire [7:0]P;
  wire [47:0]PCOUT;
  wire a_12_load_1_reg_104030;
  wire ap_clk;
  wire [7:0]p_0;
  wire p_n_101;
  wire p_n_102;
  wire p_n_103;
  wire p_n_104;
  wire p_n_105;
  wire p_n_106;
  wire p_n_107;
  wire p_n_108;
  wire \tmp31_reg_11288[3]_i_10_n_3 ;
  wire \tmp31_reg_11288[3]_i_7_n_3 ;
  wire \tmp31_reg_11288[3]_i_8_n_3 ;
  wire \tmp31_reg_11288[3]_i_9_n_3 ;
  wire \tmp31_reg_11288[7]_i_10_n_3 ;
  wire \tmp31_reg_11288[7]_i_7_n_3 ;
  wire \tmp31_reg_11288[7]_i_8_n_3 ;
  wire \tmp31_reg_11288[7]_i_9_n_3 ;
  wire \tmp31_reg_11288_reg[3]_i_6_n_3 ;
  wire \tmp31_reg_11288_reg[3]_i_6_n_4 ;
  wire \tmp31_reg_11288_reg[3]_i_6_n_5 ;
  wire \tmp31_reg_11288_reg[3]_i_6_n_6 ;
  wire \tmp31_reg_11288_reg[7]_i_6_n_4 ;
  wire \tmp31_reg_11288_reg[7]_i_6_n_5 ;
  wire \tmp31_reg_11288_reg[7]_i_6_n_6 ;
  wire [7:0]tmp36_fu_7098_p2;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:8]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [3:3]\NLW_tmp31_reg_11288_reg[7]_i_6_CO_UNCONNECTED ;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(a_12_load_1_reg_104030),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(a_12_load_1_reg_104030),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:8],p_n_101,p_n_102,p_n_103,p_n_104,p_n_105,p_n_106,p_n_107,p_n_108}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp31_reg_11288[3]_i_10 
       (.I0(p_n_108),
        .I1(P[0]),
        .O(\tmp31_reg_11288[3]_i_10_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp31_reg_11288[3]_i_7 
       (.I0(p_n_105),
        .I1(P[3]),
        .O(\tmp31_reg_11288[3]_i_7_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp31_reg_11288[3]_i_8 
       (.I0(p_n_106),
        .I1(P[2]),
        .O(\tmp31_reg_11288[3]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp31_reg_11288[3]_i_9 
       (.I0(p_n_107),
        .I1(P[1]),
        .O(\tmp31_reg_11288[3]_i_9_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp31_reg_11288[7]_i_10 
       (.I0(p_n_104),
        .I1(P[4]),
        .O(\tmp31_reg_11288[7]_i_10_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp31_reg_11288[7]_i_7 
       (.I0(p_n_101),
        .I1(P[7]),
        .O(\tmp31_reg_11288[7]_i_7_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp31_reg_11288[7]_i_8 
       (.I0(p_n_102),
        .I1(P[6]),
        .O(\tmp31_reg_11288[7]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp31_reg_11288[7]_i_9 
       (.I0(p_n_103),
        .I1(P[5]),
        .O(\tmp31_reg_11288[7]_i_9_n_3 ));
  CARRY4 \tmp31_reg_11288_reg[3]_i_6 
       (.CI(1'b0),
        .CO({\tmp31_reg_11288_reg[3]_i_6_n_3 ,\tmp31_reg_11288_reg[3]_i_6_n_4 ,\tmp31_reg_11288_reg[3]_i_6_n_5 ,\tmp31_reg_11288_reg[3]_i_6_n_6 }),
        .CYINIT(1'b0),
        .DI({p_n_105,p_n_106,p_n_107,p_n_108}),
        .O(tmp36_fu_7098_p2[3:0]),
        .S({\tmp31_reg_11288[3]_i_7_n_3 ,\tmp31_reg_11288[3]_i_8_n_3 ,\tmp31_reg_11288[3]_i_9_n_3 ,\tmp31_reg_11288[3]_i_10_n_3 }));
  CARRY4 \tmp31_reg_11288_reg[7]_i_6 
       (.CI(\tmp31_reg_11288_reg[3]_i_6_n_3 ),
        .CO({\NLW_tmp31_reg_11288_reg[7]_i_6_CO_UNCONNECTED [3],\tmp31_reg_11288_reg[7]_i_6_n_4 ,\tmp31_reg_11288_reg[7]_i_6_n_5 ,\tmp31_reg_11288_reg[7]_i_6_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,p_n_102,p_n_103,p_n_104}),
        .O(tmp36_fu_7098_p2[7:4]),
        .S({\tmp31_reg_11288[7]_i_7_n_3 ,\tmp31_reg_11288[7]_i_8_n_3 ,\tmp31_reg_11288[7]_i_9_n_3 ,\tmp31_reg_11288[7]_i_10_n_3 }));
endmodule

(* ORIG_REF_NAME = "HLS_accel_mac_mulbkb_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_DSP48_0_457
   (tmp27_fu_7089_p2,
    a_12_load_1_reg_104030,
    ap_clk,
    DOBDO,
    p_0,
    PCOUT,
    P);
  output [7:0]tmp27_fu_7089_p2;
  input a_12_load_1_reg_104030;
  input ap_clk;
  input [7:0]DOBDO;
  input [7:0]p_0;
  input [47:0]PCOUT;
  input [7:0]P;

  wire [7:0]DOBDO;
  wire [7:0]P;
  wire [47:0]PCOUT;
  wire a_12_load_1_reg_104030;
  wire ap_clk;
  wire [7:0]p_0;
  wire p_n_101;
  wire p_n_102;
  wire p_n_103;
  wire p_n_104;
  wire p_n_105;
  wire p_n_106;
  wire p_n_107;
  wire p_n_108;
  wire \tmp22_reg_11283[3]_i_10_n_3 ;
  wire \tmp22_reg_11283[3]_i_7_n_3 ;
  wire \tmp22_reg_11283[3]_i_8_n_3 ;
  wire \tmp22_reg_11283[3]_i_9_n_3 ;
  wire \tmp22_reg_11283[7]_i_10_n_3 ;
  wire \tmp22_reg_11283[7]_i_7_n_3 ;
  wire \tmp22_reg_11283[7]_i_8_n_3 ;
  wire \tmp22_reg_11283[7]_i_9_n_3 ;
  wire \tmp22_reg_11283_reg[3]_i_6_n_3 ;
  wire \tmp22_reg_11283_reg[3]_i_6_n_4 ;
  wire \tmp22_reg_11283_reg[3]_i_6_n_5 ;
  wire \tmp22_reg_11283_reg[3]_i_6_n_6 ;
  wire \tmp22_reg_11283_reg[7]_i_6_n_4 ;
  wire \tmp22_reg_11283_reg[7]_i_6_n_5 ;
  wire \tmp22_reg_11283_reg[7]_i_6_n_6 ;
  wire [7:0]tmp27_fu_7089_p2;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:8]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [3:3]\NLW_tmp22_reg_11283_reg[7]_i_6_CO_UNCONNECTED ;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(a_12_load_1_reg_104030),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(a_12_load_1_reg_104030),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:8],p_n_101,p_n_102,p_n_103,p_n_104,p_n_105,p_n_106,p_n_107,p_n_108}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp22_reg_11283[3]_i_10 
       (.I0(p_n_108),
        .I1(P[0]),
        .O(\tmp22_reg_11283[3]_i_10_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp22_reg_11283[3]_i_7 
       (.I0(p_n_105),
        .I1(P[3]),
        .O(\tmp22_reg_11283[3]_i_7_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp22_reg_11283[3]_i_8 
       (.I0(p_n_106),
        .I1(P[2]),
        .O(\tmp22_reg_11283[3]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp22_reg_11283[3]_i_9 
       (.I0(p_n_107),
        .I1(P[1]),
        .O(\tmp22_reg_11283[3]_i_9_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp22_reg_11283[7]_i_10 
       (.I0(p_n_104),
        .I1(P[4]),
        .O(\tmp22_reg_11283[7]_i_10_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp22_reg_11283[7]_i_7 
       (.I0(p_n_101),
        .I1(P[7]),
        .O(\tmp22_reg_11283[7]_i_7_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp22_reg_11283[7]_i_8 
       (.I0(p_n_102),
        .I1(P[6]),
        .O(\tmp22_reg_11283[7]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp22_reg_11283[7]_i_9 
       (.I0(p_n_103),
        .I1(P[5]),
        .O(\tmp22_reg_11283[7]_i_9_n_3 ));
  CARRY4 \tmp22_reg_11283_reg[3]_i_6 
       (.CI(1'b0),
        .CO({\tmp22_reg_11283_reg[3]_i_6_n_3 ,\tmp22_reg_11283_reg[3]_i_6_n_4 ,\tmp22_reg_11283_reg[3]_i_6_n_5 ,\tmp22_reg_11283_reg[3]_i_6_n_6 }),
        .CYINIT(1'b0),
        .DI({p_n_105,p_n_106,p_n_107,p_n_108}),
        .O(tmp27_fu_7089_p2[3:0]),
        .S({\tmp22_reg_11283[3]_i_7_n_3 ,\tmp22_reg_11283[3]_i_8_n_3 ,\tmp22_reg_11283[3]_i_9_n_3 ,\tmp22_reg_11283[3]_i_10_n_3 }));
  CARRY4 \tmp22_reg_11283_reg[7]_i_6 
       (.CI(\tmp22_reg_11283_reg[3]_i_6_n_3 ),
        .CO({\NLW_tmp22_reg_11283_reg[7]_i_6_CO_UNCONNECTED [3],\tmp22_reg_11283_reg[7]_i_6_n_4 ,\tmp22_reg_11283_reg[7]_i_6_n_5 ,\tmp22_reg_11283_reg[7]_i_6_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,p_n_102,p_n_103,p_n_104}),
        .O(tmp27_fu_7089_p2[7:4]),
        .S({\tmp22_reg_11283[7]_i_7_n_3 ,\tmp22_reg_11283[7]_i_8_n_3 ,\tmp22_reg_11283[7]_i_9_n_3 ,\tmp22_reg_11283[7]_i_10_n_3 }));
endmodule

(* ORIG_REF_NAME = "HLS_accel_mac_mulbkb_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_DSP48_0_458
   (PCOUT,
    ap_phi_mux_ia_0_i_i_phi_fu_5869_p41,
    ap_clk,
    DOBDO,
    p_0,
    p_1);
  output [47:0]PCOUT;
  input ap_phi_mux_ia_0_i_i_phi_fu_5869_p41;
  input ap_clk;
  input [7:0]DOBDO;
  input [7:0]p_0;
  input [47:0]p_1;

  wire [7:0]DOBDO;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire ap_phi_mux_ia_0_i_i_phi_fu_5869_p41;
  wire [7:0]p_0;
  wire [47:0]p_1;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_P_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_phi_mux_ia_0_i_i_phi_fu_5869_p41),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_phi_mux_ia_0_i_i_phi_fu_5869_p41),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P(NLW_p_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN(p_1),
        .PCOUT(PCOUT),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "HLS_accel_mac_mulbkb_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_DSP48_0_459
   (tmp122_fu_7066_p2,
    ap_phi_mux_ia_0_i_i_phi_fu_5869_p41,
    ap_clk,
    DOADO,
    p_0,
    PCOUT,
    P);
  output [7:0]tmp122_fu_7066_p2;
  input ap_phi_mux_ia_0_i_i_phi_fu_5869_p41;
  input ap_clk;
  input [7:0]DOADO;
  input [7:0]p_0;
  input [47:0]PCOUT;
  input [7:0]P;

  wire [7:0]DOADO;
  wire [7:0]P;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire ap_phi_mux_ia_0_i_i_phi_fu_5869_p41;
  wire [7:0]p_0;
  wire p_n_101;
  wire p_n_102;
  wire p_n_103;
  wire p_n_104;
  wire p_n_105;
  wire p_n_106;
  wire p_n_107;
  wire p_n_108;
  wire [7:0]tmp122_fu_7066_p2;
  wire \tmp122_reg_11268[3]_i_2_n_3 ;
  wire \tmp122_reg_11268[3]_i_3_n_3 ;
  wire \tmp122_reg_11268[3]_i_4_n_3 ;
  wire \tmp122_reg_11268[3]_i_5_n_3 ;
  wire \tmp122_reg_11268[7]_i_2_n_3 ;
  wire \tmp122_reg_11268[7]_i_3_n_3 ;
  wire \tmp122_reg_11268[7]_i_4_n_3 ;
  wire \tmp122_reg_11268[7]_i_5_n_3 ;
  wire \tmp122_reg_11268_reg[3]_i_1_n_3 ;
  wire \tmp122_reg_11268_reg[3]_i_1_n_4 ;
  wire \tmp122_reg_11268_reg[3]_i_1_n_5 ;
  wire \tmp122_reg_11268_reg[3]_i_1_n_6 ;
  wire \tmp122_reg_11268_reg[7]_i_1_n_4 ;
  wire \tmp122_reg_11268_reg[7]_i_1_n_5 ;
  wire \tmp122_reg_11268_reg[7]_i_1_n_6 ;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:8]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [3:3]\NLW_tmp122_reg_11268_reg[7]_i_1_CO_UNCONNECTED ;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_phi_mux_ia_0_i_i_phi_fu_5869_p41),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_phi_mux_ia_0_i_i_phi_fu_5869_p41),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:8],p_n_101,p_n_102,p_n_103,p_n_104,p_n_105,p_n_106,p_n_107,p_n_108}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp122_reg_11268[3]_i_2 
       (.I0(p_n_105),
        .I1(P[3]),
        .O(\tmp122_reg_11268[3]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp122_reg_11268[3]_i_3 
       (.I0(p_n_106),
        .I1(P[2]),
        .O(\tmp122_reg_11268[3]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp122_reg_11268[3]_i_4 
       (.I0(p_n_107),
        .I1(P[1]),
        .O(\tmp122_reg_11268[3]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp122_reg_11268[3]_i_5 
       (.I0(p_n_108),
        .I1(P[0]),
        .O(\tmp122_reg_11268[3]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp122_reg_11268[7]_i_2 
       (.I0(p_n_101),
        .I1(P[7]),
        .O(\tmp122_reg_11268[7]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp122_reg_11268[7]_i_3 
       (.I0(p_n_102),
        .I1(P[6]),
        .O(\tmp122_reg_11268[7]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp122_reg_11268[7]_i_4 
       (.I0(p_n_103),
        .I1(P[5]),
        .O(\tmp122_reg_11268[7]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp122_reg_11268[7]_i_5 
       (.I0(p_n_104),
        .I1(P[4]),
        .O(\tmp122_reg_11268[7]_i_5_n_3 ));
  CARRY4 \tmp122_reg_11268_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\tmp122_reg_11268_reg[3]_i_1_n_3 ,\tmp122_reg_11268_reg[3]_i_1_n_4 ,\tmp122_reg_11268_reg[3]_i_1_n_5 ,\tmp122_reg_11268_reg[3]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({p_n_105,p_n_106,p_n_107,p_n_108}),
        .O(tmp122_fu_7066_p2[3:0]),
        .S({\tmp122_reg_11268[3]_i_2_n_3 ,\tmp122_reg_11268[3]_i_3_n_3 ,\tmp122_reg_11268[3]_i_4_n_3 ,\tmp122_reg_11268[3]_i_5_n_3 }));
  CARRY4 \tmp122_reg_11268_reg[7]_i_1 
       (.CI(\tmp122_reg_11268_reg[3]_i_1_n_3 ),
        .CO({\NLW_tmp122_reg_11268_reg[7]_i_1_CO_UNCONNECTED [3],\tmp122_reg_11268_reg[7]_i_1_n_4 ,\tmp122_reg_11268_reg[7]_i_1_n_5 ,\tmp122_reg_11268_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,p_n_102,p_n_103,p_n_104}),
        .O(tmp122_fu_7066_p2[7:4]),
        .S({\tmp122_reg_11268[7]_i_2_n_3 ,\tmp122_reg_11268[7]_i_3_n_3 ,\tmp122_reg_11268[7]_i_4_n_3 ,\tmp122_reg_11268[7]_i_5_n_3 }));
endmodule

(* ORIG_REF_NAME = "HLS_accel_mac_mulbkb_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_DSP48_0_460
   (PCOUT,
    ap_phi_mux_ia_0_i_i_phi_fu_5869_p41,
    ap_clk,
    DOBDO,
    p_0,
    p_1);
  output [47:0]PCOUT;
  input ap_phi_mux_ia_0_i_i_phi_fu_5869_p41;
  input ap_clk;
  input [7:0]DOBDO;
  input [7:0]p_0;
  input [47:0]p_1;

  wire [7:0]DOBDO;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire ap_phi_mux_ia_0_i_i_phi_fu_5869_p41;
  wire [7:0]p_0;
  wire [47:0]p_1;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_P_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_phi_mux_ia_0_i_i_phi_fu_5869_p41),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_phi_mux_ia_0_i_i_phi_fu_5869_p41),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P(NLW_p_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN(p_1),
        .PCOUT(PCOUT),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "HLS_accel_mac_mulbkb_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_DSP48_0_461
   (PCOUT,
    ap_phi_mux_ia_0_i_i_phi_fu_5869_p41,
    ap_clk,
    DOBDO,
    p_0,
    p_1);
  output [47:0]PCOUT;
  input ap_phi_mux_ia_0_i_i_phi_fu_5869_p41;
  input ap_clk;
  input [7:0]DOBDO;
  input [7:0]p_0;
  input [47:0]p_1;

  wire [7:0]DOBDO;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire ap_phi_mux_ia_0_i_i_phi_fu_5869_p41;
  wire [7:0]p_0;
  wire [47:0]p_1;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_P_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_phi_mux_ia_0_i_i_phi_fu_5869_p41),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_phi_mux_ia_0_i_i_phi_fu_5869_p41),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P(NLW_p_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN(p_1),
        .PCOUT(PCOUT),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "HLS_accel_mac_mulbkb_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_DSP48_0_462
   (tmp83_fu_7062_p2,
    ap_phi_mux_ia_0_i_i_phi_fu_5869_p41,
    ap_clk,
    DOADO,
    p_0,
    PCOUT,
    P);
  output [7:0]tmp83_fu_7062_p2;
  input ap_phi_mux_ia_0_i_i_phi_fu_5869_p41;
  input ap_clk;
  input [7:0]DOADO;
  input [7:0]p_0;
  input [47:0]PCOUT;
  input [7:0]P;

  wire [7:0]DOADO;
  wire [7:0]P;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire ap_phi_mux_ia_0_i_i_phi_fu_5869_p41;
  wire [7:0]p_0;
  wire p_n_101;
  wire p_n_102;
  wire p_n_103;
  wire p_n_104;
  wire p_n_105;
  wire p_n_106;
  wire p_n_107;
  wire p_n_108;
  wire [7:0]tmp83_fu_7062_p2;
  wire \tmp83_reg_11258[3]_i_2_n_3 ;
  wire \tmp83_reg_11258[3]_i_3_n_3 ;
  wire \tmp83_reg_11258[3]_i_4_n_3 ;
  wire \tmp83_reg_11258[3]_i_5_n_3 ;
  wire \tmp83_reg_11258[7]_i_2_n_3 ;
  wire \tmp83_reg_11258[7]_i_3_n_3 ;
  wire \tmp83_reg_11258[7]_i_4_n_3 ;
  wire \tmp83_reg_11258[7]_i_5_n_3 ;
  wire \tmp83_reg_11258_reg[3]_i_1_n_3 ;
  wire \tmp83_reg_11258_reg[3]_i_1_n_4 ;
  wire \tmp83_reg_11258_reg[3]_i_1_n_5 ;
  wire \tmp83_reg_11258_reg[3]_i_1_n_6 ;
  wire \tmp83_reg_11258_reg[7]_i_1_n_4 ;
  wire \tmp83_reg_11258_reg[7]_i_1_n_5 ;
  wire \tmp83_reg_11258_reg[7]_i_1_n_6 ;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:8]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [3:3]\NLW_tmp83_reg_11258_reg[7]_i_1_CO_UNCONNECTED ;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_phi_mux_ia_0_i_i_phi_fu_5869_p41),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_phi_mux_ia_0_i_i_phi_fu_5869_p41),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:8],p_n_101,p_n_102,p_n_103,p_n_104,p_n_105,p_n_106,p_n_107,p_n_108}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp83_reg_11258[3]_i_2 
       (.I0(p_n_105),
        .I1(P[3]),
        .O(\tmp83_reg_11258[3]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp83_reg_11258[3]_i_3 
       (.I0(p_n_106),
        .I1(P[2]),
        .O(\tmp83_reg_11258[3]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp83_reg_11258[3]_i_4 
       (.I0(p_n_107),
        .I1(P[1]),
        .O(\tmp83_reg_11258[3]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp83_reg_11258[3]_i_5 
       (.I0(p_n_108),
        .I1(P[0]),
        .O(\tmp83_reg_11258[3]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp83_reg_11258[7]_i_2 
       (.I0(p_n_101),
        .I1(P[7]),
        .O(\tmp83_reg_11258[7]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp83_reg_11258[7]_i_3 
       (.I0(p_n_102),
        .I1(P[6]),
        .O(\tmp83_reg_11258[7]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp83_reg_11258[7]_i_4 
       (.I0(p_n_103),
        .I1(P[5]),
        .O(\tmp83_reg_11258[7]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp83_reg_11258[7]_i_5 
       (.I0(p_n_104),
        .I1(P[4]),
        .O(\tmp83_reg_11258[7]_i_5_n_3 ));
  CARRY4 \tmp83_reg_11258_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\tmp83_reg_11258_reg[3]_i_1_n_3 ,\tmp83_reg_11258_reg[3]_i_1_n_4 ,\tmp83_reg_11258_reg[3]_i_1_n_5 ,\tmp83_reg_11258_reg[3]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({p_n_105,p_n_106,p_n_107,p_n_108}),
        .O(tmp83_fu_7062_p2[3:0]),
        .S({\tmp83_reg_11258[3]_i_2_n_3 ,\tmp83_reg_11258[3]_i_3_n_3 ,\tmp83_reg_11258[3]_i_4_n_3 ,\tmp83_reg_11258[3]_i_5_n_3 }));
  CARRY4 \tmp83_reg_11258_reg[7]_i_1 
       (.CI(\tmp83_reg_11258_reg[3]_i_1_n_3 ),
        .CO({\NLW_tmp83_reg_11258_reg[7]_i_1_CO_UNCONNECTED [3],\tmp83_reg_11258_reg[7]_i_1_n_4 ,\tmp83_reg_11258_reg[7]_i_1_n_5 ,\tmp83_reg_11258_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,p_n_102,p_n_103,p_n_104}),
        .O(tmp83_fu_7062_p2[7:4]),
        .S({\tmp83_reg_11258[7]_i_2_n_3 ,\tmp83_reg_11258[7]_i_3_n_3 ,\tmp83_reg_11258[7]_i_4_n_3 ,\tmp83_reg_11258[7]_i_5_n_3 }));
endmodule

(* ORIG_REF_NAME = "HLS_accel_mac_mulbkb_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_DSP48_0_463
   (PCOUT,
    ap_phi_mux_ia_0_i_i_phi_fu_5869_p41,
    ap_clk,
    DOBDO,
    p_0,
    p_1);
  output [47:0]PCOUT;
  input ap_phi_mux_ia_0_i_i_phi_fu_5869_p41;
  input ap_clk;
  input [7:0]DOBDO;
  input [7:0]p_0;
  input [47:0]p_1;

  wire [7:0]DOBDO;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire ap_phi_mux_ia_0_i_i_phi_fu_5869_p41;
  wire [7:0]p_0;
  wire [47:0]p_1;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_P_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_phi_mux_ia_0_i_i_phi_fu_5869_p41),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_phi_mux_ia_0_i_i_phi_fu_5869_p41),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P(NLW_p_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN(p_1),
        .PCOUT(PCOUT),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "HLS_accel_mac_mulbkb_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_DSP48_0_464
   (tmp62_fu_7058_p2,
    ap_phi_mux_ia_0_i_i_phi_fu_5869_p41,
    ap_clk,
    DOADO,
    p_0,
    PCOUT,
    P);
  output [7:0]tmp62_fu_7058_p2;
  input ap_phi_mux_ia_0_i_i_phi_fu_5869_p41;
  input ap_clk;
  input [7:0]DOADO;
  input [7:0]p_0;
  input [47:0]PCOUT;
  input [7:0]P;

  wire [7:0]DOADO;
  wire [7:0]P;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire ap_phi_mux_ia_0_i_i_phi_fu_5869_p41;
  wire [7:0]p_0;
  wire p_n_101;
  wire p_n_102;
  wire p_n_103;
  wire p_n_104;
  wire p_n_105;
  wire p_n_106;
  wire p_n_107;
  wire p_n_108;
  wire [7:0]tmp62_fu_7058_p2;
  wire \tmp62_reg_11248[3]_i_2_n_3 ;
  wire \tmp62_reg_11248[3]_i_3_n_3 ;
  wire \tmp62_reg_11248[3]_i_4_n_3 ;
  wire \tmp62_reg_11248[3]_i_5_n_3 ;
  wire \tmp62_reg_11248[7]_i_2_n_3 ;
  wire \tmp62_reg_11248[7]_i_3_n_3 ;
  wire \tmp62_reg_11248[7]_i_4_n_3 ;
  wire \tmp62_reg_11248[7]_i_5_n_3 ;
  wire \tmp62_reg_11248_reg[3]_i_1_n_3 ;
  wire \tmp62_reg_11248_reg[3]_i_1_n_4 ;
  wire \tmp62_reg_11248_reg[3]_i_1_n_5 ;
  wire \tmp62_reg_11248_reg[3]_i_1_n_6 ;
  wire \tmp62_reg_11248_reg[7]_i_1_n_4 ;
  wire \tmp62_reg_11248_reg[7]_i_1_n_5 ;
  wire \tmp62_reg_11248_reg[7]_i_1_n_6 ;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:8]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [3:3]\NLW_tmp62_reg_11248_reg[7]_i_1_CO_UNCONNECTED ;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_phi_mux_ia_0_i_i_phi_fu_5869_p41),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_phi_mux_ia_0_i_i_phi_fu_5869_p41),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:8],p_n_101,p_n_102,p_n_103,p_n_104,p_n_105,p_n_106,p_n_107,p_n_108}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp62_reg_11248[3]_i_2 
       (.I0(p_n_105),
        .I1(P[3]),
        .O(\tmp62_reg_11248[3]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp62_reg_11248[3]_i_3 
       (.I0(p_n_106),
        .I1(P[2]),
        .O(\tmp62_reg_11248[3]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp62_reg_11248[3]_i_4 
       (.I0(p_n_107),
        .I1(P[1]),
        .O(\tmp62_reg_11248[3]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp62_reg_11248[3]_i_5 
       (.I0(p_n_108),
        .I1(P[0]),
        .O(\tmp62_reg_11248[3]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp62_reg_11248[7]_i_2 
       (.I0(p_n_101),
        .I1(P[7]),
        .O(\tmp62_reg_11248[7]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp62_reg_11248[7]_i_3 
       (.I0(p_n_102),
        .I1(P[6]),
        .O(\tmp62_reg_11248[7]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp62_reg_11248[7]_i_4 
       (.I0(p_n_103),
        .I1(P[5]),
        .O(\tmp62_reg_11248[7]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp62_reg_11248[7]_i_5 
       (.I0(p_n_104),
        .I1(P[4]),
        .O(\tmp62_reg_11248[7]_i_5_n_3 ));
  CARRY4 \tmp62_reg_11248_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\tmp62_reg_11248_reg[3]_i_1_n_3 ,\tmp62_reg_11248_reg[3]_i_1_n_4 ,\tmp62_reg_11248_reg[3]_i_1_n_5 ,\tmp62_reg_11248_reg[3]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({p_n_105,p_n_106,p_n_107,p_n_108}),
        .O(tmp62_fu_7058_p2[3:0]),
        .S({\tmp62_reg_11248[3]_i_2_n_3 ,\tmp62_reg_11248[3]_i_3_n_3 ,\tmp62_reg_11248[3]_i_4_n_3 ,\tmp62_reg_11248[3]_i_5_n_3 }));
  CARRY4 \tmp62_reg_11248_reg[7]_i_1 
       (.CI(\tmp62_reg_11248_reg[3]_i_1_n_3 ),
        .CO({\NLW_tmp62_reg_11248_reg[7]_i_1_CO_UNCONNECTED [3],\tmp62_reg_11248_reg[7]_i_1_n_4 ,\tmp62_reg_11248_reg[7]_i_1_n_5 ,\tmp62_reg_11248_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,p_n_102,p_n_103,p_n_104}),
        .O(tmp62_fu_7058_p2[7:4]),
        .S({\tmp62_reg_11248[7]_i_2_n_3 ,\tmp62_reg_11248[7]_i_3_n_3 ,\tmp62_reg_11248[7]_i_4_n_3 ,\tmp62_reg_11248[7]_i_5_n_3 }));
endmodule

(* ORIG_REF_NAME = "HLS_accel_mac_mulbkb_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_DSP48_0_465
   (PCOUT,
    ap_phi_mux_ia_0_i_i_phi_fu_5869_p41,
    ap_clk,
    DOBDO,
    p_0,
    p_1);
  output [47:0]PCOUT;
  input ap_phi_mux_ia_0_i_i_phi_fu_5869_p41;
  input ap_clk;
  input [7:0]DOBDO;
  input [7:0]p_0;
  input [47:0]p_1;

  wire [7:0]DOBDO;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire ap_phi_mux_ia_0_i_i_phi_fu_5869_p41;
  wire [7:0]p_0;
  wire [47:0]p_1;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_P_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_phi_mux_ia_0_i_i_phi_fu_5869_p41),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_phi_mux_ia_0_i_i_phi_fu_5869_p41),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P(NLW_p_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN(p_1),
        .PCOUT(PCOUT),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "HLS_accel_mac_mulbkb_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_DSP48_0_466
   (tmp43_fu_7054_p2,
    ap_phi_mux_ia_0_i_i_phi_fu_5869_p41,
    ap_clk,
    DOADO,
    p_0,
    PCOUT,
    P);
  output [7:0]tmp43_fu_7054_p2;
  input ap_phi_mux_ia_0_i_i_phi_fu_5869_p41;
  input ap_clk;
  input [7:0]DOADO;
  input [7:0]p_0;
  input [47:0]PCOUT;
  input [7:0]P;

  wire [7:0]DOADO;
  wire [7:0]P;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire ap_phi_mux_ia_0_i_i_phi_fu_5869_p41;
  wire [7:0]p_0;
  wire p_n_101;
  wire p_n_102;
  wire p_n_103;
  wire p_n_104;
  wire p_n_105;
  wire p_n_106;
  wire p_n_107;
  wire p_n_108;
  wire [7:0]tmp43_fu_7054_p2;
  wire \tmp43_reg_11238[3]_i_2_n_3 ;
  wire \tmp43_reg_11238[3]_i_3_n_3 ;
  wire \tmp43_reg_11238[3]_i_4_n_3 ;
  wire \tmp43_reg_11238[3]_i_5_n_3 ;
  wire \tmp43_reg_11238[7]_i_2_n_3 ;
  wire \tmp43_reg_11238[7]_i_3_n_3 ;
  wire \tmp43_reg_11238[7]_i_4_n_3 ;
  wire \tmp43_reg_11238[7]_i_5_n_3 ;
  wire \tmp43_reg_11238_reg[3]_i_1_n_3 ;
  wire \tmp43_reg_11238_reg[3]_i_1_n_4 ;
  wire \tmp43_reg_11238_reg[3]_i_1_n_5 ;
  wire \tmp43_reg_11238_reg[3]_i_1_n_6 ;
  wire \tmp43_reg_11238_reg[7]_i_1_n_4 ;
  wire \tmp43_reg_11238_reg[7]_i_1_n_5 ;
  wire \tmp43_reg_11238_reg[7]_i_1_n_6 ;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:8]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [3:3]\NLW_tmp43_reg_11238_reg[7]_i_1_CO_UNCONNECTED ;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_phi_mux_ia_0_i_i_phi_fu_5869_p41),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_phi_mux_ia_0_i_i_phi_fu_5869_p41),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:8],p_n_101,p_n_102,p_n_103,p_n_104,p_n_105,p_n_106,p_n_107,p_n_108}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp43_reg_11238[3]_i_2 
       (.I0(p_n_105),
        .I1(P[3]),
        .O(\tmp43_reg_11238[3]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp43_reg_11238[3]_i_3 
       (.I0(p_n_106),
        .I1(P[2]),
        .O(\tmp43_reg_11238[3]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp43_reg_11238[3]_i_4 
       (.I0(p_n_107),
        .I1(P[1]),
        .O(\tmp43_reg_11238[3]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp43_reg_11238[3]_i_5 
       (.I0(p_n_108),
        .I1(P[0]),
        .O(\tmp43_reg_11238[3]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp43_reg_11238[7]_i_2 
       (.I0(p_n_101),
        .I1(P[7]),
        .O(\tmp43_reg_11238[7]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp43_reg_11238[7]_i_3 
       (.I0(p_n_102),
        .I1(P[6]),
        .O(\tmp43_reg_11238[7]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp43_reg_11238[7]_i_4 
       (.I0(p_n_103),
        .I1(P[5]),
        .O(\tmp43_reg_11238[7]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp43_reg_11238[7]_i_5 
       (.I0(p_n_104),
        .I1(P[4]),
        .O(\tmp43_reg_11238[7]_i_5_n_3 ));
  CARRY4 \tmp43_reg_11238_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\tmp43_reg_11238_reg[3]_i_1_n_3 ,\tmp43_reg_11238_reg[3]_i_1_n_4 ,\tmp43_reg_11238_reg[3]_i_1_n_5 ,\tmp43_reg_11238_reg[3]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({p_n_105,p_n_106,p_n_107,p_n_108}),
        .O(tmp43_fu_7054_p2[3:0]),
        .S({\tmp43_reg_11238[3]_i_2_n_3 ,\tmp43_reg_11238[3]_i_3_n_3 ,\tmp43_reg_11238[3]_i_4_n_3 ,\tmp43_reg_11238[3]_i_5_n_3 }));
  CARRY4 \tmp43_reg_11238_reg[7]_i_1 
       (.CI(\tmp43_reg_11238_reg[3]_i_1_n_3 ),
        .CO({\NLW_tmp43_reg_11238_reg[7]_i_1_CO_UNCONNECTED [3],\tmp43_reg_11238_reg[7]_i_1_n_4 ,\tmp43_reg_11238_reg[7]_i_1_n_5 ,\tmp43_reg_11238_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,p_n_102,p_n_103,p_n_104}),
        .O(tmp43_fu_7054_p2[7:4]),
        .S({\tmp43_reg_11238[7]_i_2_n_3 ,\tmp43_reg_11238[7]_i_3_n_3 ,\tmp43_reg_11238[7]_i_4_n_3 ,\tmp43_reg_11238[7]_i_5_n_3 }));
endmodule

(* ORIG_REF_NAME = "HLS_accel_mac_mulbkb_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_DSP48_0_467
   (PCOUT,
    ap_phi_mux_ia_0_i_i_phi_fu_5869_p41,
    ap_clk,
    DOBDO,
    p_0,
    p_1);
  output [47:0]PCOUT;
  input ap_phi_mux_ia_0_i_i_phi_fu_5869_p41;
  input ap_clk;
  input [7:0]DOBDO;
  input [7:0]p_0;
  input [47:0]p_1;

  wire [7:0]DOBDO;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire ap_phi_mux_ia_0_i_i_phi_fu_5869_p41;
  wire [7:0]p_0;
  wire [47:0]p_1;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_P_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_phi_mux_ia_0_i_i_phi_fu_5869_p41),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_phi_mux_ia_0_i_i_phi_fu_5869_p41),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P(NLW_p_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN(p_1),
        .PCOUT(PCOUT),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "HLS_accel_mac_mulbkb_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_DSP48_0_468
   (tmp32_fu_7050_p2,
    ap_phi_mux_ia_0_i_i_phi_fu_5869_p41,
    ap_clk,
    DOADO,
    p_0,
    PCOUT,
    P);
  output [7:0]tmp32_fu_7050_p2;
  input ap_phi_mux_ia_0_i_i_phi_fu_5869_p41;
  input ap_clk;
  input [7:0]DOADO;
  input [7:0]p_0;
  input [47:0]PCOUT;
  input [7:0]P;

  wire [7:0]DOADO;
  wire [7:0]P;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire ap_phi_mux_ia_0_i_i_phi_fu_5869_p41;
  wire [7:0]p_0;
  wire p_n_101;
  wire p_n_102;
  wire p_n_103;
  wire p_n_104;
  wire p_n_105;
  wire p_n_106;
  wire p_n_107;
  wire p_n_108;
  wire [7:0]tmp32_fu_7050_p2;
  wire \tmp32_reg_11228[3]_i_2_n_3 ;
  wire \tmp32_reg_11228[3]_i_3_n_3 ;
  wire \tmp32_reg_11228[3]_i_4_n_3 ;
  wire \tmp32_reg_11228[3]_i_5_n_3 ;
  wire \tmp32_reg_11228[7]_i_2_n_3 ;
  wire \tmp32_reg_11228[7]_i_3_n_3 ;
  wire \tmp32_reg_11228[7]_i_4_n_3 ;
  wire \tmp32_reg_11228[7]_i_5_n_3 ;
  wire \tmp32_reg_11228_reg[3]_i_1_n_3 ;
  wire \tmp32_reg_11228_reg[3]_i_1_n_4 ;
  wire \tmp32_reg_11228_reg[3]_i_1_n_5 ;
  wire \tmp32_reg_11228_reg[3]_i_1_n_6 ;
  wire \tmp32_reg_11228_reg[7]_i_1_n_4 ;
  wire \tmp32_reg_11228_reg[7]_i_1_n_5 ;
  wire \tmp32_reg_11228_reg[7]_i_1_n_6 ;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:8]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [3:3]\NLW_tmp32_reg_11228_reg[7]_i_1_CO_UNCONNECTED ;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_phi_mux_ia_0_i_i_phi_fu_5869_p41),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_phi_mux_ia_0_i_i_phi_fu_5869_p41),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:8],p_n_101,p_n_102,p_n_103,p_n_104,p_n_105,p_n_106,p_n_107,p_n_108}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp32_reg_11228[3]_i_2 
       (.I0(p_n_105),
        .I1(P[3]),
        .O(\tmp32_reg_11228[3]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp32_reg_11228[3]_i_3 
       (.I0(p_n_106),
        .I1(P[2]),
        .O(\tmp32_reg_11228[3]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp32_reg_11228[3]_i_4 
       (.I0(p_n_107),
        .I1(P[1]),
        .O(\tmp32_reg_11228[3]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp32_reg_11228[3]_i_5 
       (.I0(p_n_108),
        .I1(P[0]),
        .O(\tmp32_reg_11228[3]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp32_reg_11228[7]_i_2 
       (.I0(p_n_101),
        .I1(P[7]),
        .O(\tmp32_reg_11228[7]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp32_reg_11228[7]_i_3 
       (.I0(p_n_102),
        .I1(P[6]),
        .O(\tmp32_reg_11228[7]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp32_reg_11228[7]_i_4 
       (.I0(p_n_103),
        .I1(P[5]),
        .O(\tmp32_reg_11228[7]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp32_reg_11228[7]_i_5 
       (.I0(p_n_104),
        .I1(P[4]),
        .O(\tmp32_reg_11228[7]_i_5_n_3 ));
  CARRY4 \tmp32_reg_11228_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\tmp32_reg_11228_reg[3]_i_1_n_3 ,\tmp32_reg_11228_reg[3]_i_1_n_4 ,\tmp32_reg_11228_reg[3]_i_1_n_5 ,\tmp32_reg_11228_reg[3]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({p_n_105,p_n_106,p_n_107,p_n_108}),
        .O(tmp32_fu_7050_p2[3:0]),
        .S({\tmp32_reg_11228[3]_i_2_n_3 ,\tmp32_reg_11228[3]_i_3_n_3 ,\tmp32_reg_11228[3]_i_4_n_3 ,\tmp32_reg_11228[3]_i_5_n_3 }));
  CARRY4 \tmp32_reg_11228_reg[7]_i_1 
       (.CI(\tmp32_reg_11228_reg[3]_i_1_n_3 ),
        .CO({\NLW_tmp32_reg_11228_reg[7]_i_1_CO_UNCONNECTED [3],\tmp32_reg_11228_reg[7]_i_1_n_4 ,\tmp32_reg_11228_reg[7]_i_1_n_5 ,\tmp32_reg_11228_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,p_n_102,p_n_103,p_n_104}),
        .O(tmp32_fu_7050_p2[7:4]),
        .S({\tmp32_reg_11228[7]_i_2_n_3 ,\tmp32_reg_11228[7]_i_3_n_3 ,\tmp32_reg_11228[7]_i_4_n_3 ,\tmp32_reg_11228[7]_i_5_n_3 }));
endmodule

(* ORIG_REF_NAME = "HLS_accel_mac_mulbkb_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_DSP48_0_469
   (PCOUT,
    ap_phi_mux_ia_0_i_i_phi_fu_5869_p41,
    ap_clk,
    DOBDO,
    p_0,
    p_1);
  output [47:0]PCOUT;
  input ap_phi_mux_ia_0_i_i_phi_fu_5869_p41;
  input ap_clk;
  input [7:0]DOBDO;
  input [7:0]p_0;
  input [47:0]p_1;

  wire [7:0]DOBDO;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire ap_phi_mux_ia_0_i_i_phi_fu_5869_p41;
  wire [7:0]p_0;
  wire [47:0]p_1;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_P_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_phi_mux_ia_0_i_i_phi_fu_5869_p41),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_phi_mux_ia_0_i_i_phi_fu_5869_p41),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P(NLW_p_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN(p_1),
        .PCOUT(PCOUT),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "HLS_accel_mac_mulbkb_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_DSP48_0_470
   (tmp23_fu_7046_p2,
    ap_phi_mux_ia_0_i_i_phi_fu_5869_p41,
    ap_clk,
    DOADO,
    p_0,
    PCOUT,
    P);
  output [7:0]tmp23_fu_7046_p2;
  input ap_phi_mux_ia_0_i_i_phi_fu_5869_p41;
  input ap_clk;
  input [7:0]DOADO;
  input [7:0]p_0;
  input [47:0]PCOUT;
  input [7:0]P;

  wire [7:0]DOADO;
  wire [7:0]P;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire ap_phi_mux_ia_0_i_i_phi_fu_5869_p41;
  wire [7:0]p_0;
  wire p_n_101;
  wire p_n_102;
  wire p_n_103;
  wire p_n_104;
  wire p_n_105;
  wire p_n_106;
  wire p_n_107;
  wire p_n_108;
  wire [7:0]tmp23_fu_7046_p2;
  wire \tmp23_reg_11218[3]_i_2_n_3 ;
  wire \tmp23_reg_11218[3]_i_3_n_3 ;
  wire \tmp23_reg_11218[3]_i_4_n_3 ;
  wire \tmp23_reg_11218[3]_i_5_n_3 ;
  wire \tmp23_reg_11218[7]_i_2_n_3 ;
  wire \tmp23_reg_11218[7]_i_3_n_3 ;
  wire \tmp23_reg_11218[7]_i_4_n_3 ;
  wire \tmp23_reg_11218[7]_i_5_n_3 ;
  wire \tmp23_reg_11218_reg[3]_i_1_n_3 ;
  wire \tmp23_reg_11218_reg[3]_i_1_n_4 ;
  wire \tmp23_reg_11218_reg[3]_i_1_n_5 ;
  wire \tmp23_reg_11218_reg[3]_i_1_n_6 ;
  wire \tmp23_reg_11218_reg[7]_i_1_n_4 ;
  wire \tmp23_reg_11218_reg[7]_i_1_n_5 ;
  wire \tmp23_reg_11218_reg[7]_i_1_n_6 ;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:8]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [3:3]\NLW_tmp23_reg_11218_reg[7]_i_1_CO_UNCONNECTED ;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_phi_mux_ia_0_i_i_phi_fu_5869_p41),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_phi_mux_ia_0_i_i_phi_fu_5869_p41),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:8],p_n_101,p_n_102,p_n_103,p_n_104,p_n_105,p_n_106,p_n_107,p_n_108}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp23_reg_11218[3]_i_2 
       (.I0(p_n_105),
        .I1(P[3]),
        .O(\tmp23_reg_11218[3]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp23_reg_11218[3]_i_3 
       (.I0(p_n_106),
        .I1(P[2]),
        .O(\tmp23_reg_11218[3]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp23_reg_11218[3]_i_4 
       (.I0(p_n_107),
        .I1(P[1]),
        .O(\tmp23_reg_11218[3]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp23_reg_11218[3]_i_5 
       (.I0(p_n_108),
        .I1(P[0]),
        .O(\tmp23_reg_11218[3]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp23_reg_11218[7]_i_2 
       (.I0(p_n_101),
        .I1(P[7]),
        .O(\tmp23_reg_11218[7]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp23_reg_11218[7]_i_3 
       (.I0(p_n_102),
        .I1(P[6]),
        .O(\tmp23_reg_11218[7]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp23_reg_11218[7]_i_4 
       (.I0(p_n_103),
        .I1(P[5]),
        .O(\tmp23_reg_11218[7]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp23_reg_11218[7]_i_5 
       (.I0(p_n_104),
        .I1(P[4]),
        .O(\tmp23_reg_11218[7]_i_5_n_3 ));
  CARRY4 \tmp23_reg_11218_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\tmp23_reg_11218_reg[3]_i_1_n_3 ,\tmp23_reg_11218_reg[3]_i_1_n_4 ,\tmp23_reg_11218_reg[3]_i_1_n_5 ,\tmp23_reg_11218_reg[3]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({p_n_105,p_n_106,p_n_107,p_n_108}),
        .O(tmp23_fu_7046_p2[3:0]),
        .S({\tmp23_reg_11218[3]_i_2_n_3 ,\tmp23_reg_11218[3]_i_3_n_3 ,\tmp23_reg_11218[3]_i_4_n_3 ,\tmp23_reg_11218[3]_i_5_n_3 }));
  CARRY4 \tmp23_reg_11218_reg[7]_i_1 
       (.CI(\tmp23_reg_11218_reg[3]_i_1_n_3 ),
        .CO({\NLW_tmp23_reg_11218_reg[7]_i_1_CO_UNCONNECTED [3],\tmp23_reg_11218_reg[7]_i_1_n_4 ,\tmp23_reg_11218_reg[7]_i_1_n_5 ,\tmp23_reg_11218_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,p_n_102,p_n_103,p_n_104}),
        .O(tmp23_fu_7046_p2[7:4]),
        .S({\tmp23_reg_11218[7]_i_2_n_3 ,\tmp23_reg_11218[7]_i_3_n_3 ,\tmp23_reg_11218[7]_i_4_n_3 ,\tmp23_reg_11218[7]_i_5_n_3 }));
endmodule

(* ORIG_REF_NAME = "HLS_accel_mac_mulbkb_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_DSP48_0_471
   (PCOUT,
    ap_phi_mux_ia_0_i_i_phi_fu_5869_p41,
    ap_clk,
    DOADO,
    p_0,
    p_1);
  output [47:0]PCOUT;
  input ap_phi_mux_ia_0_i_i_phi_fu_5869_p41;
  input ap_clk;
  input [7:0]DOADO;
  input [7:0]p_0;
  input [47:0]p_1;

  wire [7:0]DOADO;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire ap_phi_mux_ia_0_i_i_phi_fu_5869_p41;
  wire [7:0]p_0;
  wire [47:0]p_1;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_P_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_phi_mux_ia_0_i_i_phi_fu_5869_p41),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_phi_mux_ia_0_i_i_phi_fu_5869_p41),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P(NLW_p_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN(p_1),
        .PCOUT(PCOUT),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "HLS_accel_mac_mulbkb_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_DSP48_0_472
   (tmp17_fu_7042_p2,
    ap_phi_mux_ia_0_i_i_phi_fu_5869_p41,
    ap_clk,
    DOBDO,
    p_0,
    PCOUT,
    P);
  output [7:0]tmp17_fu_7042_p2;
  input ap_phi_mux_ia_0_i_i_phi_fu_5869_p41;
  input ap_clk;
  input [7:0]DOBDO;
  input [7:0]p_0;
  input [47:0]PCOUT;
  input [7:0]P;

  wire [7:0]DOBDO;
  wire [7:0]P;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire ap_phi_mux_ia_0_i_i_phi_fu_5869_p41;
  wire [7:0]p_0;
  wire p_n_101;
  wire p_n_102;
  wire p_n_103;
  wire p_n_104;
  wire p_n_105;
  wire p_n_106;
  wire p_n_107;
  wire p_n_108;
  wire [7:0]tmp17_fu_7042_p2;
  wire \tmp17_reg_11213[3]_i_2_n_3 ;
  wire \tmp17_reg_11213[3]_i_3_n_3 ;
  wire \tmp17_reg_11213[3]_i_4_n_3 ;
  wire \tmp17_reg_11213[3]_i_5_n_3 ;
  wire \tmp17_reg_11213[7]_i_2_n_3 ;
  wire \tmp17_reg_11213[7]_i_3_n_3 ;
  wire \tmp17_reg_11213[7]_i_4_n_3 ;
  wire \tmp17_reg_11213[7]_i_5_n_3 ;
  wire \tmp17_reg_11213_reg[3]_i_1_n_3 ;
  wire \tmp17_reg_11213_reg[3]_i_1_n_4 ;
  wire \tmp17_reg_11213_reg[3]_i_1_n_5 ;
  wire \tmp17_reg_11213_reg[3]_i_1_n_6 ;
  wire \tmp17_reg_11213_reg[7]_i_1_n_4 ;
  wire \tmp17_reg_11213_reg[7]_i_1_n_5 ;
  wire \tmp17_reg_11213_reg[7]_i_1_n_6 ;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:8]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [3:3]\NLW_tmp17_reg_11213_reg[7]_i_1_CO_UNCONNECTED ;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_phi_mux_ia_0_i_i_phi_fu_5869_p41),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_phi_mux_ia_0_i_i_phi_fu_5869_p41),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:8],p_n_101,p_n_102,p_n_103,p_n_104,p_n_105,p_n_106,p_n_107,p_n_108}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp17_reg_11213[3]_i_2 
       (.I0(p_n_105),
        .I1(P[3]),
        .O(\tmp17_reg_11213[3]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp17_reg_11213[3]_i_3 
       (.I0(p_n_106),
        .I1(P[2]),
        .O(\tmp17_reg_11213[3]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp17_reg_11213[3]_i_4 
       (.I0(p_n_107),
        .I1(P[1]),
        .O(\tmp17_reg_11213[3]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp17_reg_11213[3]_i_5 
       (.I0(p_n_108),
        .I1(P[0]),
        .O(\tmp17_reg_11213[3]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp17_reg_11213[7]_i_2 
       (.I0(p_n_101),
        .I1(P[7]),
        .O(\tmp17_reg_11213[7]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp17_reg_11213[7]_i_3 
       (.I0(p_n_102),
        .I1(P[6]),
        .O(\tmp17_reg_11213[7]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp17_reg_11213[7]_i_4 
       (.I0(p_n_103),
        .I1(P[5]),
        .O(\tmp17_reg_11213[7]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp17_reg_11213[7]_i_5 
       (.I0(p_n_104),
        .I1(P[4]),
        .O(\tmp17_reg_11213[7]_i_5_n_3 ));
  CARRY4 \tmp17_reg_11213_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\tmp17_reg_11213_reg[3]_i_1_n_3 ,\tmp17_reg_11213_reg[3]_i_1_n_4 ,\tmp17_reg_11213_reg[3]_i_1_n_5 ,\tmp17_reg_11213_reg[3]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({p_n_105,p_n_106,p_n_107,p_n_108}),
        .O(tmp17_fu_7042_p2[3:0]),
        .S({\tmp17_reg_11213[3]_i_2_n_3 ,\tmp17_reg_11213[3]_i_3_n_3 ,\tmp17_reg_11213[3]_i_4_n_3 ,\tmp17_reg_11213[3]_i_5_n_3 }));
  CARRY4 \tmp17_reg_11213_reg[7]_i_1 
       (.CI(\tmp17_reg_11213_reg[3]_i_1_n_3 ),
        .CO({\NLW_tmp17_reg_11213_reg[7]_i_1_CO_UNCONNECTED [3],\tmp17_reg_11213_reg[7]_i_1_n_4 ,\tmp17_reg_11213_reg[7]_i_1_n_5 ,\tmp17_reg_11213_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,p_n_102,p_n_103,p_n_104}),
        .O(tmp17_fu_7042_p2[7:4]),
        .S({\tmp17_reg_11213[7]_i_2_n_3 ,\tmp17_reg_11213[7]_i_3_n_3 ,\tmp17_reg_11213[7]_i_4_n_3 ,\tmp17_reg_11213[7]_i_5_n_3 }));
endmodule

(* ORIG_REF_NAME = "HLS_accel_mac_mulbkb_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulbkb_DSP48_0_473
   (tmp4_fu_7034_p2,
    ap_phi_mux_ia_0_i_i_phi_fu_5869_p41,
    ap_clk,
    DOADO,
    p_0,
    PCOUT,
    P);
  output [7:0]tmp4_fu_7034_p2;
  input ap_phi_mux_ia_0_i_i_phi_fu_5869_p41;
  input ap_clk;
  input [7:0]DOADO;
  input [7:0]p_0;
  input [47:0]PCOUT;
  input [7:0]P;

  wire [7:0]DOADO;
  wire [7:0]P;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire ap_phi_mux_ia_0_i_i_phi_fu_5869_p41;
  wire [7:0]p_0;
  wire p_n_101;
  wire p_n_102;
  wire p_n_103;
  wire p_n_104;
  wire p_n_105;
  wire p_n_106;
  wire p_n_107;
  wire p_n_108;
  wire [7:0]tmp4_fu_7034_p2;
  wire \tmp4_reg_11193[3]_i_2_n_3 ;
  wire \tmp4_reg_11193[3]_i_3_n_3 ;
  wire \tmp4_reg_11193[3]_i_4_n_3 ;
  wire \tmp4_reg_11193[3]_i_5_n_3 ;
  wire \tmp4_reg_11193[7]_i_2_n_3 ;
  wire \tmp4_reg_11193[7]_i_3_n_3 ;
  wire \tmp4_reg_11193[7]_i_4_n_3 ;
  wire \tmp4_reg_11193[7]_i_5_n_3 ;
  wire \tmp4_reg_11193_reg[3]_i_1_n_3 ;
  wire \tmp4_reg_11193_reg[3]_i_1_n_4 ;
  wire \tmp4_reg_11193_reg[3]_i_1_n_5 ;
  wire \tmp4_reg_11193_reg[3]_i_1_n_6 ;
  wire \tmp4_reg_11193_reg[7]_i_1_n_4 ;
  wire \tmp4_reg_11193_reg[7]_i_1_n_5 ;
  wire \tmp4_reg_11193_reg[7]_i_1_n_6 ;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:8]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [3:3]\NLW_tmp4_reg_11193_reg[7]_i_1_CO_UNCONNECTED ;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_phi_mux_ia_0_i_i_phi_fu_5869_p41),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_phi_mux_ia_0_i_i_phi_fu_5869_p41),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:8],p_n_101,p_n_102,p_n_103,p_n_104,p_n_105,p_n_106,p_n_107,p_n_108}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp4_reg_11193[3]_i_2 
       (.I0(p_n_105),
        .I1(P[3]),
        .O(\tmp4_reg_11193[3]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp4_reg_11193[3]_i_3 
       (.I0(p_n_106),
        .I1(P[2]),
        .O(\tmp4_reg_11193[3]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp4_reg_11193[3]_i_4 
       (.I0(p_n_107),
        .I1(P[1]),
        .O(\tmp4_reg_11193[3]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp4_reg_11193[3]_i_5 
       (.I0(p_n_108),
        .I1(P[0]),
        .O(\tmp4_reg_11193[3]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp4_reg_11193[7]_i_2 
       (.I0(p_n_101),
        .I1(P[7]),
        .O(\tmp4_reg_11193[7]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp4_reg_11193[7]_i_3 
       (.I0(p_n_102),
        .I1(P[6]),
        .O(\tmp4_reg_11193[7]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp4_reg_11193[7]_i_4 
       (.I0(p_n_103),
        .I1(P[5]),
        .O(\tmp4_reg_11193[7]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp4_reg_11193[7]_i_5 
       (.I0(p_n_104),
        .I1(P[4]),
        .O(\tmp4_reg_11193[7]_i_5_n_3 ));
  CARRY4 \tmp4_reg_11193_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\tmp4_reg_11193_reg[3]_i_1_n_3 ,\tmp4_reg_11193_reg[3]_i_1_n_4 ,\tmp4_reg_11193_reg[3]_i_1_n_5 ,\tmp4_reg_11193_reg[3]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({p_n_105,p_n_106,p_n_107,p_n_108}),
        .O(tmp4_fu_7034_p2[3:0]),
        .S({\tmp4_reg_11193[3]_i_2_n_3 ,\tmp4_reg_11193[3]_i_3_n_3 ,\tmp4_reg_11193[3]_i_4_n_3 ,\tmp4_reg_11193[3]_i_5_n_3 }));
  CARRY4 \tmp4_reg_11193_reg[7]_i_1 
       (.CI(\tmp4_reg_11193_reg[3]_i_1_n_3 ),
        .CO({\NLW_tmp4_reg_11193_reg[7]_i_1_CO_UNCONNECTED [3],\tmp4_reg_11193_reg[7]_i_1_n_4 ,\tmp4_reg_11193_reg[7]_i_1_n_5 ,\tmp4_reg_11193_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,p_n_102,p_n_103,p_n_104}),
        .O(tmp4_fu_7034_p2[7:4]),
        .S({\tmp4_reg_11193[7]_i_2_n_3 ,\tmp4_reg_11193[7]_i_3_n_3 ,\tmp4_reg_11193[7]_i_4_n_3 ,\tmp4_reg_11193[7]_i_5_n_3 }));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulcud
   (P,
    ap_phi_mux_ia_0_i_i_phi_fu_5869_p41,
    ap_clk,
    DOBDO,
    p,
    PCOUT);
  output [7:0]P;
  input ap_phi_mux_ia_0_i_i_phi_fu_5869_p41;
  input ap_clk;
  input [7:0]DOBDO;
  input [7:0]p;
  input [47:0]PCOUT;

  wire [7:0]DOBDO;
  wire [7:0]P;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire ap_phi_mux_ia_0_i_i_phi_fu_5869_p41;
  wire [7:0]p;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulcud_DSP48_1_421 HLS_accel_mac_mulcud_DSP48_1_U
       (.DOBDO(DOBDO),
        .P(P),
        .PCOUT(PCOUT),
        .ap_clk(ap_clk),
        .ap_phi_mux_ia_0_i_i_phi_fu_5869_p41(ap_phi_mux_ia_0_i_i_phi_fu_5869_p41),
        .p_0(p));
endmodule

(* ORIG_REF_NAME = "HLS_accel_mac_mulcud" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulcud_52
   (P,
    ap_phi_mux_ia_0_i_i_phi_fu_5869_p41,
    ap_clk,
    DOADO,
    p,
    PCOUT);
  output [7:0]P;
  input ap_phi_mux_ia_0_i_i_phi_fu_5869_p41;
  input ap_clk;
  input [7:0]DOADO;
  input [7:0]p;
  input [47:0]PCOUT;

  wire [7:0]DOADO;
  wire [7:0]P;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire ap_phi_mux_ia_0_i_i_phi_fu_5869_p41;
  wire [7:0]p;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulcud_DSP48_1_420 HLS_accel_mac_mulcud_DSP48_1_U
       (.DOADO(DOADO),
        .P(P),
        .PCOUT(PCOUT),
        .ap_clk(ap_clk),
        .ap_phi_mux_ia_0_i_i_phi_fu_5869_p41(ap_phi_mux_ia_0_i_i_phi_fu_5869_p41),
        .p_0(p));
endmodule

(* ORIG_REF_NAME = "HLS_accel_mac_mulcud" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulcud_53
   (P,
    ap_phi_mux_ia_0_i_i_phi_fu_5869_p41,
    ap_clk,
    DOADO,
    p,
    PCOUT);
  output [7:0]P;
  input ap_phi_mux_ia_0_i_i_phi_fu_5869_p41;
  input ap_clk;
  input [7:0]DOADO;
  input [7:0]p;
  input [47:0]PCOUT;

  wire [7:0]DOADO;
  wire [7:0]P;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire ap_phi_mux_ia_0_i_i_phi_fu_5869_p41;
  wire [7:0]p;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulcud_DSP48_1_419 HLS_accel_mac_mulcud_DSP48_1_U
       (.DOADO(DOADO),
        .P(P),
        .PCOUT(PCOUT),
        .ap_clk(ap_clk),
        .ap_phi_mux_ia_0_i_i_phi_fu_5869_p41(ap_phi_mux_ia_0_i_i_phi_fu_5869_p41),
        .p_0(p));
endmodule

(* ORIG_REF_NAME = "HLS_accel_mac_mulcud" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulcud_54
   (P,
    ap_phi_mux_ia_0_i_i_phi_fu_5869_p41,
    ap_clk,
    DOADO,
    p,
    PCOUT);
  output [7:0]P;
  input ap_phi_mux_ia_0_i_i_phi_fu_5869_p41;
  input ap_clk;
  input [7:0]DOADO;
  input [7:0]p;
  input [47:0]PCOUT;

  wire [7:0]DOADO;
  wire [7:0]P;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire ap_phi_mux_ia_0_i_i_phi_fu_5869_p41;
  wire [7:0]p;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulcud_DSP48_1_418 HLS_accel_mac_mulcud_DSP48_1_U
       (.DOADO(DOADO),
        .P(P),
        .PCOUT(PCOUT),
        .ap_clk(ap_clk),
        .ap_phi_mux_ia_0_i_i_phi_fu_5869_p41(ap_phi_mux_ia_0_i_i_phi_fu_5869_p41),
        .p_0(p));
endmodule

(* ORIG_REF_NAME = "HLS_accel_mac_mulcud" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulcud_55
   (P,
    ap_phi_mux_ia_0_i_i_phi_fu_5869_p41,
    ap_clk,
    DOADO,
    p,
    PCOUT);
  output [7:0]P;
  input ap_phi_mux_ia_0_i_i_phi_fu_5869_p41;
  input ap_clk;
  input [7:0]DOADO;
  input [7:0]p;
  input [47:0]PCOUT;

  wire [7:0]DOADO;
  wire [7:0]P;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire ap_phi_mux_ia_0_i_i_phi_fu_5869_p41;
  wire [7:0]p;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulcud_DSP48_1_417 HLS_accel_mac_mulcud_DSP48_1_U
       (.DOADO(DOADO),
        .P(P),
        .PCOUT(PCOUT),
        .ap_clk(ap_clk),
        .ap_phi_mux_ia_0_i_i_phi_fu_5869_p41(ap_phi_mux_ia_0_i_i_phi_fu_5869_p41),
        .p_0(p));
endmodule

(* ORIG_REF_NAME = "HLS_accel_mac_mulcud" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulcud_56
   (P,
    ap_phi_mux_ia_0_i_i_phi_fu_5869_p41,
    ap_clk,
    DOADO,
    p,
    PCOUT);
  output [7:0]P;
  input ap_phi_mux_ia_0_i_i_phi_fu_5869_p41;
  input ap_clk;
  input [7:0]DOADO;
  input [7:0]p;
  input [47:0]PCOUT;

  wire [7:0]DOADO;
  wire [7:0]P;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire ap_phi_mux_ia_0_i_i_phi_fu_5869_p41;
  wire [7:0]p;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulcud_DSP48_1_416 HLS_accel_mac_mulcud_DSP48_1_U
       (.DOADO(DOADO),
        .P(P),
        .PCOUT(PCOUT),
        .ap_clk(ap_clk),
        .ap_phi_mux_ia_0_i_i_phi_fu_5869_p41(ap_phi_mux_ia_0_i_i_phi_fu_5869_p41),
        .p_0(p));
endmodule

(* ORIG_REF_NAME = "HLS_accel_mac_mulcud" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulcud_57
   (P,
    ap_phi_mux_ia_0_i_i_phi_fu_5869_p41,
    ap_clk,
    DOADO,
    p,
    PCOUT);
  output [7:0]P;
  input ap_phi_mux_ia_0_i_i_phi_fu_5869_p41;
  input ap_clk;
  input [7:0]DOADO;
  input [7:0]p;
  input [47:0]PCOUT;

  wire [7:0]DOADO;
  wire [7:0]P;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire ap_phi_mux_ia_0_i_i_phi_fu_5869_p41;
  wire [7:0]p;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulcud_DSP48_1_415 HLS_accel_mac_mulcud_DSP48_1_U
       (.DOADO(DOADO),
        .P(P),
        .PCOUT(PCOUT),
        .ap_clk(ap_clk),
        .ap_phi_mux_ia_0_i_i_phi_fu_5869_p41(ap_phi_mux_ia_0_i_i_phi_fu_5869_p41),
        .p_0(p));
endmodule

(* ORIG_REF_NAME = "HLS_accel_mac_mulcud" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulcud_58
   (P,
    ap_phi_mux_ia_0_i_i_phi_fu_5869_p41,
    ap_clk,
    DOADO,
    p,
    PCOUT);
  output [7:0]P;
  input ap_phi_mux_ia_0_i_i_phi_fu_5869_p41;
  input ap_clk;
  input [7:0]DOADO;
  input [7:0]p;
  input [47:0]PCOUT;

  wire [7:0]DOADO;
  wire [7:0]P;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire ap_phi_mux_ia_0_i_i_phi_fu_5869_p41;
  wire [7:0]p;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulcud_DSP48_1_414 HLS_accel_mac_mulcud_DSP48_1_U
       (.DOADO(DOADO),
        .P(P),
        .PCOUT(PCOUT),
        .ap_clk(ap_clk),
        .ap_phi_mux_ia_0_i_i_phi_fu_5869_p41(ap_phi_mux_ia_0_i_i_phi_fu_5869_p41),
        .p_0(p));
endmodule

(* ORIG_REF_NAME = "HLS_accel_mac_mulcud" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulcud_59
   (P,
    a_12_load_1_reg_104030,
    ap_clk,
    DOBDO,
    p,
    PCOUT);
  output [7:0]P;
  input a_12_load_1_reg_104030;
  input ap_clk;
  input [7:0]DOBDO;
  input [7:0]p;
  input [47:0]PCOUT;

  wire [7:0]DOBDO;
  wire [7:0]P;
  wire [47:0]PCOUT;
  wire a_12_load_1_reg_104030;
  wire ap_clk;
  wire [7:0]p;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulcud_DSP48_1_413 HLS_accel_mac_mulcud_DSP48_1_U
       (.DOBDO(DOBDO),
        .P(P),
        .PCOUT(PCOUT),
        .a_12_load_1_reg_104030(a_12_load_1_reg_104030),
        .ap_clk(ap_clk),
        .p_0(p));
endmodule

(* ORIG_REF_NAME = "HLS_accel_mac_mulcud" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulcud_60
   (P,
    a_12_load_1_reg_104030,
    ap_clk,
    DOBDO,
    p,
    PCOUT);
  output [7:0]P;
  input a_12_load_1_reg_104030;
  input ap_clk;
  input [7:0]DOBDO;
  input [7:0]p;
  input [47:0]PCOUT;

  wire [7:0]DOBDO;
  wire [7:0]P;
  wire [47:0]PCOUT;
  wire a_12_load_1_reg_104030;
  wire ap_clk;
  wire [7:0]p;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulcud_DSP48_1_412 HLS_accel_mac_mulcud_DSP48_1_U
       (.DOBDO(DOBDO),
        .P(P),
        .PCOUT(PCOUT),
        .a_12_load_1_reg_104030(a_12_load_1_reg_104030),
        .ap_clk(ap_clk),
        .p_0(p));
endmodule

(* ORIG_REF_NAME = "HLS_accel_mac_mulcud" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulcud_61
   (P,
    a_12_load_1_reg_104030,
    ap_clk,
    DOBDO,
    p,
    PCOUT);
  output [7:0]P;
  input a_12_load_1_reg_104030;
  input ap_clk;
  input [7:0]DOBDO;
  input [7:0]p;
  input [47:0]PCOUT;

  wire [7:0]DOBDO;
  wire [7:0]P;
  wire [47:0]PCOUT;
  wire a_12_load_1_reg_104030;
  wire ap_clk;
  wire [7:0]p;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulcud_DSP48_1_411 HLS_accel_mac_mulcud_DSP48_1_U
       (.DOBDO(DOBDO),
        .P(P),
        .PCOUT(PCOUT),
        .a_12_load_1_reg_104030(a_12_load_1_reg_104030),
        .ap_clk(ap_clk),
        .p_0(p));
endmodule

(* ORIG_REF_NAME = "HLS_accel_mac_mulcud" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulcud_62
   (P,
    a_12_load_1_reg_104030,
    ap_clk,
    DOADO,
    p,
    PCOUT);
  output [7:0]P;
  input a_12_load_1_reg_104030;
  input ap_clk;
  input [7:0]DOADO;
  input [7:0]p;
  input [47:0]PCOUT;

  wire [7:0]DOADO;
  wire [7:0]P;
  wire [47:0]PCOUT;
  wire a_12_load_1_reg_104030;
  wire ap_clk;
  wire [7:0]p;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulcud_DSP48_1_410 HLS_accel_mac_mulcud_DSP48_1_U
       (.DOADO(DOADO),
        .P(P),
        .PCOUT(PCOUT),
        .a_12_load_1_reg_104030(a_12_load_1_reg_104030),
        .ap_clk(ap_clk),
        .p_0(p));
endmodule

(* ORIG_REF_NAME = "HLS_accel_mac_mulcud" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulcud_63
   (P,
    a_12_load_1_reg_104030,
    ap_clk,
    DOBDO,
    p,
    PCOUT);
  output [7:0]P;
  input a_12_load_1_reg_104030;
  input ap_clk;
  input [7:0]DOBDO;
  input [7:0]p;
  input [47:0]PCOUT;

  wire [7:0]DOBDO;
  wire [7:0]P;
  wire [47:0]PCOUT;
  wire a_12_load_1_reg_104030;
  wire ap_clk;
  wire [7:0]p;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulcud_DSP48_1_409 HLS_accel_mac_mulcud_DSP48_1_U
       (.DOBDO(DOBDO),
        .P(P),
        .PCOUT(PCOUT),
        .a_12_load_1_reg_104030(a_12_load_1_reg_104030),
        .ap_clk(ap_clk),
        .p_0(p));
endmodule

(* ORIG_REF_NAME = "HLS_accel_mac_mulcud" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulcud_64
   (P,
    a_12_load_1_reg_104030,
    ap_clk,
    DOBDO,
    p,
    PCOUT);
  output [7:0]P;
  input a_12_load_1_reg_104030;
  input ap_clk;
  input [7:0]DOBDO;
  input [7:0]p;
  input [47:0]PCOUT;

  wire [7:0]DOBDO;
  wire [7:0]P;
  wire [47:0]PCOUT;
  wire a_12_load_1_reg_104030;
  wire ap_clk;
  wire [7:0]p;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulcud_DSP48_1_408 HLS_accel_mac_mulcud_DSP48_1_U
       (.DOBDO(DOBDO),
        .P(P),
        .PCOUT(PCOUT),
        .a_12_load_1_reg_104030(a_12_load_1_reg_104030),
        .ap_clk(ap_clk),
        .p_0(p));
endmodule

(* ORIG_REF_NAME = "HLS_accel_mac_mulcud" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulcud_65
   (P,
    a_12_load_1_reg_104030,
    ap_clk,
    DOADO,
    p,
    PCOUT);
  output [7:0]P;
  input a_12_load_1_reg_104030;
  input ap_clk;
  input [7:0]DOADO;
  input [7:0]p;
  input [47:0]PCOUT;

  wire [7:0]DOADO;
  wire [7:0]P;
  wire [47:0]PCOUT;
  wire a_12_load_1_reg_104030;
  wire ap_clk;
  wire [7:0]p;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulcud_DSP48_1_407 HLS_accel_mac_mulcud_DSP48_1_U
       (.DOADO(DOADO),
        .P(P),
        .PCOUT(PCOUT),
        .a_12_load_1_reg_104030(a_12_load_1_reg_104030),
        .ap_clk(ap_clk),
        .p_0(p));
endmodule

(* ORIG_REF_NAME = "HLS_accel_mac_mulcud" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulcud_66
   (P,
    a_12_load_1_reg_104030,
    ap_clk,
    DOBDO,
    p,
    PCOUT);
  output [7:0]P;
  input a_12_load_1_reg_104030;
  input ap_clk;
  input [7:0]DOBDO;
  input [7:0]p;
  input [47:0]PCOUT;

  wire [7:0]DOBDO;
  wire [7:0]P;
  wire [47:0]PCOUT;
  wire a_12_load_1_reg_104030;
  wire ap_clk;
  wire [7:0]p;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulcud_DSP48_1_406 HLS_accel_mac_mulcud_DSP48_1_U
       (.DOBDO(DOBDO),
        .P(P),
        .PCOUT(PCOUT),
        .a_12_load_1_reg_104030(a_12_load_1_reg_104030),
        .ap_clk(ap_clk),
        .p_0(p));
endmodule

(* ORIG_REF_NAME = "HLS_accel_mac_mulcud" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulcud_67
   (P,
    a_12_load_1_reg_104030,
    ap_clk,
    DOBDO,
    p,
    PCOUT);
  output [7:0]P;
  input a_12_load_1_reg_104030;
  input ap_clk;
  input [7:0]DOBDO;
  input [7:0]p;
  input [47:0]PCOUT;

  wire [7:0]DOBDO;
  wire [7:0]P;
  wire [47:0]PCOUT;
  wire a_12_load_1_reg_104030;
  wire ap_clk;
  wire [7:0]p;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulcud_DSP48_1_405 HLS_accel_mac_mulcud_DSP48_1_U
       (.DOBDO(DOBDO),
        .P(P),
        .PCOUT(PCOUT),
        .a_12_load_1_reg_104030(a_12_load_1_reg_104030),
        .ap_clk(ap_clk),
        .p_0(p));
endmodule

(* ORIG_REF_NAME = "HLS_accel_mac_mulcud" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulcud_68
   (P,
    p,
    ap_clk,
    DOADO,
    p_0,
    PCOUT);
  output [7:0]P;
  input p;
  input ap_clk;
  input [7:0]DOADO;
  input [7:0]p_0;
  input [47:0]PCOUT;

  wire [7:0]DOADO;
  wire [7:0]P;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire p;
  wire [7:0]p_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulcud_DSP48_1_404 HLS_accel_mac_mulcud_DSP48_1_U
       (.DOADO(DOADO),
        .P(P),
        .PCOUT(PCOUT),
        .ap_clk(ap_clk),
        .p_0(p),
        .p_1(p_0));
endmodule

(* ORIG_REF_NAME = "HLS_accel_mac_mulcud" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulcud_69
   (P,
    p,
    ap_clk,
    DOBDO,
    p_0,
    PCOUT);
  output [7:0]P;
  input p;
  input ap_clk;
  input [7:0]DOBDO;
  input [7:0]p_0;
  input [47:0]PCOUT;

  wire [7:0]DOBDO;
  wire [7:0]P;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire p;
  wire [7:0]p_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulcud_DSP48_1_403 HLS_accel_mac_mulcud_DSP48_1_U
       (.DOBDO(DOBDO),
        .P(P),
        .PCOUT(PCOUT),
        .ap_clk(ap_clk),
        .p_0(p),
        .p_1(p_0));
endmodule

(* ORIG_REF_NAME = "HLS_accel_mac_mulcud" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulcud_70
   (P,
    p,
    ap_clk,
    DOADO,
    p_0,
    PCOUT);
  output [7:0]P;
  input p;
  input ap_clk;
  input [7:0]DOADO;
  input [7:0]p_0;
  input [47:0]PCOUT;

  wire [7:0]DOADO;
  wire [7:0]P;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire p;
  wire [7:0]p_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulcud_DSP48_1_402 HLS_accel_mac_mulcud_DSP48_1_U
       (.DOADO(DOADO),
        .P(P),
        .PCOUT(PCOUT),
        .ap_clk(ap_clk),
        .p_0(p),
        .p_1(p_0));
endmodule

(* ORIG_REF_NAME = "HLS_accel_mac_mulcud" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulcud_71
   (P,
    p,
    ap_clk,
    DOADO,
    p_0,
    PCOUT);
  output [7:0]P;
  input p;
  input ap_clk;
  input [7:0]DOADO;
  input [7:0]p_0;
  input [47:0]PCOUT;

  wire [7:0]DOADO;
  wire [7:0]P;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire p;
  wire [7:0]p_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulcud_DSP48_1_401 HLS_accel_mac_mulcud_DSP48_1_U
       (.DOADO(DOADO),
        .P(P),
        .PCOUT(PCOUT),
        .ap_clk(ap_clk),
        .p_0(p),
        .p_1(p_0));
endmodule

(* ORIG_REF_NAME = "HLS_accel_mac_mulcud" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulcud_72
   (P,
    p,
    ap_clk,
    DOBDO,
    p_0,
    PCOUT);
  output [7:0]P;
  input p;
  input ap_clk;
  input [7:0]DOBDO;
  input [7:0]p_0;
  input [47:0]PCOUT;

  wire [7:0]DOBDO;
  wire [7:0]P;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire p;
  wire [7:0]p_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulcud_DSP48_1_400 HLS_accel_mac_mulcud_DSP48_1_U
       (.DOBDO(DOBDO),
        .P(P),
        .PCOUT(PCOUT),
        .ap_clk(ap_clk),
        .p_0(p),
        .p_1(p_0));
endmodule

(* ORIG_REF_NAME = "HLS_accel_mac_mulcud" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulcud_73
   (P,
    ap_phi_mux_ia_0_i_i_phi_fu_5869_p41,
    ap_clk,
    DOADO,
    p,
    PCOUT);
  output [7:0]P;
  input ap_phi_mux_ia_0_i_i_phi_fu_5869_p41;
  input ap_clk;
  input [7:0]DOADO;
  input [7:0]p;
  input [47:0]PCOUT;

  wire [7:0]DOADO;
  wire [7:0]P;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire ap_phi_mux_ia_0_i_i_phi_fu_5869_p41;
  wire [7:0]p;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulcud_DSP48_1_399 HLS_accel_mac_mulcud_DSP48_1_U
       (.DOADO(DOADO),
        .P(P),
        .PCOUT(PCOUT),
        .ap_clk(ap_clk),
        .ap_phi_mux_ia_0_i_i_phi_fu_5869_p41(ap_phi_mux_ia_0_i_i_phi_fu_5869_p41),
        .p_0(p));
endmodule

(* ORIG_REF_NAME = "HLS_accel_mac_mulcud" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulcud_74
   (P,
    p,
    ap_clk,
    DOADO,
    p_0,
    PCOUT);
  output [7:0]P;
  input p;
  input ap_clk;
  input [7:0]DOADO;
  input [7:0]p_0;
  input [47:0]PCOUT;

  wire [7:0]DOADO;
  wire [7:0]P;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire p;
  wire [7:0]p_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulcud_DSP48_1_398 HLS_accel_mac_mulcud_DSP48_1_U
       (.DOADO(DOADO),
        .P(P),
        .PCOUT(PCOUT),
        .ap_clk(ap_clk),
        .p_0(p),
        .p_1(p_0));
endmodule

(* ORIG_REF_NAME = "HLS_accel_mac_mulcud" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulcud_75
   (P,
    p,
    ap_clk,
    DOBDO,
    p_0,
    PCOUT);
  output [7:0]P;
  input p;
  input ap_clk;
  input [7:0]DOBDO;
  input [7:0]p_0;
  input [47:0]PCOUT;

  wire [7:0]DOBDO;
  wire [7:0]P;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire p;
  wire [7:0]p_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulcud_DSP48_1_397 HLS_accel_mac_mulcud_DSP48_1_U
       (.DOBDO(DOBDO),
        .P(P),
        .PCOUT(PCOUT),
        .ap_clk(ap_clk),
        .p_0(p),
        .p_1(p_0));
endmodule

(* ORIG_REF_NAME = "HLS_accel_mac_mulcud" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulcud_76
   (P,
    p,
    ap_clk,
    DOADO,
    p_0,
    PCOUT);
  output [7:0]P;
  input p;
  input ap_clk;
  input [7:0]DOADO;
  input [7:0]p_0;
  input [47:0]PCOUT;

  wire [7:0]DOADO;
  wire [7:0]P;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire p;
  wire [7:0]p_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulcud_DSP48_1_396 HLS_accel_mac_mulcud_DSP48_1_U
       (.DOADO(DOADO),
        .P(P),
        .PCOUT(PCOUT),
        .ap_clk(ap_clk),
        .p_0(p),
        .p_1(p_0));
endmodule

(* ORIG_REF_NAME = "HLS_accel_mac_mulcud" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulcud_77
   (P,
    p,
    ap_clk,
    DOADO,
    p_0,
    PCOUT);
  output [7:0]P;
  input p;
  input ap_clk;
  input [7:0]DOADO;
  input [7:0]p_0;
  input [47:0]PCOUT;

  wire [7:0]DOADO;
  wire [7:0]P;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire p;
  wire [7:0]p_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulcud_DSP48_1 HLS_accel_mac_mulcud_DSP48_1_U
       (.DOADO(DOADO),
        .P(P),
        .PCOUT(PCOUT),
        .ap_clk(ap_clk),
        .p_0(p),
        .p_1(p_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulcud_DSP48_1
   (P,
    p_0,
    ap_clk,
    DOADO,
    p_1,
    PCOUT);
  output [7:0]P;
  input p_0;
  input ap_clk;
  input [7:0]DOADO;
  input [7:0]p_1;
  input [47:0]PCOUT;

  wire [7:0]DOADO;
  wire [7:0]P;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire p_0;
  wire [7:0]p_1;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:8]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(p_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(p_0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:8],P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "HLS_accel_mac_mulcud_DSP48_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulcud_DSP48_1_396
   (P,
    p_0,
    ap_clk,
    DOADO,
    p_1,
    PCOUT);
  output [7:0]P;
  input p_0;
  input ap_clk;
  input [7:0]DOADO;
  input [7:0]p_1;
  input [47:0]PCOUT;

  wire [7:0]DOADO;
  wire [7:0]P;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire p_0;
  wire [7:0]p_1;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:8]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(p_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(p_0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:8],P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "HLS_accel_mac_mulcud_DSP48_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulcud_DSP48_1_397
   (P,
    p_0,
    ap_clk,
    DOBDO,
    p_1,
    PCOUT);
  output [7:0]P;
  input p_0;
  input ap_clk;
  input [7:0]DOBDO;
  input [7:0]p_1;
  input [47:0]PCOUT;

  wire [7:0]DOBDO;
  wire [7:0]P;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire p_0;
  wire [7:0]p_1;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:8]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(p_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(p_0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:8],P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "HLS_accel_mac_mulcud_DSP48_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulcud_DSP48_1_398
   (P,
    p_0,
    ap_clk,
    DOADO,
    p_1,
    PCOUT);
  output [7:0]P;
  input p_0;
  input ap_clk;
  input [7:0]DOADO;
  input [7:0]p_1;
  input [47:0]PCOUT;

  wire [7:0]DOADO;
  wire [7:0]P;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire p_0;
  wire [7:0]p_1;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:8]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(p_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(p_0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:8],P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "HLS_accel_mac_mulcud_DSP48_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulcud_DSP48_1_399
   (P,
    ap_phi_mux_ia_0_i_i_phi_fu_5869_p41,
    ap_clk,
    DOADO,
    p_0,
    PCOUT);
  output [7:0]P;
  input ap_phi_mux_ia_0_i_i_phi_fu_5869_p41;
  input ap_clk;
  input [7:0]DOADO;
  input [7:0]p_0;
  input [47:0]PCOUT;

  wire [7:0]DOADO;
  wire [7:0]P;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire ap_phi_mux_ia_0_i_i_phi_fu_5869_p41;
  wire [7:0]p_0;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:8]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_phi_mux_ia_0_i_i_phi_fu_5869_p41),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_phi_mux_ia_0_i_i_phi_fu_5869_p41),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:8],P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "HLS_accel_mac_mulcud_DSP48_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulcud_DSP48_1_400
   (P,
    p_0,
    ap_clk,
    DOBDO,
    p_1,
    PCOUT);
  output [7:0]P;
  input p_0;
  input ap_clk;
  input [7:0]DOBDO;
  input [7:0]p_1;
  input [47:0]PCOUT;

  wire [7:0]DOBDO;
  wire [7:0]P;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire p_0;
  wire [7:0]p_1;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:8]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(p_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(p_0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:8],P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "HLS_accel_mac_mulcud_DSP48_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulcud_DSP48_1_401
   (P,
    p_0,
    ap_clk,
    DOADO,
    p_1,
    PCOUT);
  output [7:0]P;
  input p_0;
  input ap_clk;
  input [7:0]DOADO;
  input [7:0]p_1;
  input [47:0]PCOUT;

  wire [7:0]DOADO;
  wire [7:0]P;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire p_0;
  wire [7:0]p_1;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:8]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(p_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(p_0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:8],P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "HLS_accel_mac_mulcud_DSP48_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulcud_DSP48_1_402
   (P,
    p_0,
    ap_clk,
    DOADO,
    p_1,
    PCOUT);
  output [7:0]P;
  input p_0;
  input ap_clk;
  input [7:0]DOADO;
  input [7:0]p_1;
  input [47:0]PCOUT;

  wire [7:0]DOADO;
  wire [7:0]P;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire p_0;
  wire [7:0]p_1;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:8]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(p_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(p_0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:8],P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "HLS_accel_mac_mulcud_DSP48_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulcud_DSP48_1_403
   (P,
    p_0,
    ap_clk,
    DOBDO,
    p_1,
    PCOUT);
  output [7:0]P;
  input p_0;
  input ap_clk;
  input [7:0]DOBDO;
  input [7:0]p_1;
  input [47:0]PCOUT;

  wire [7:0]DOBDO;
  wire [7:0]P;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire p_0;
  wire [7:0]p_1;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:8]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(p_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(p_0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:8],P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "HLS_accel_mac_mulcud_DSP48_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulcud_DSP48_1_404
   (P,
    p_0,
    ap_clk,
    DOADO,
    p_1,
    PCOUT);
  output [7:0]P;
  input p_0;
  input ap_clk;
  input [7:0]DOADO;
  input [7:0]p_1;
  input [47:0]PCOUT;

  wire [7:0]DOADO;
  wire [7:0]P;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire p_0;
  wire [7:0]p_1;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:8]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1[7],p_1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(p_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(p_0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:8],P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "HLS_accel_mac_mulcud_DSP48_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulcud_DSP48_1_405
   (P,
    a_12_load_1_reg_104030,
    ap_clk,
    DOBDO,
    p_0,
    PCOUT);
  output [7:0]P;
  input a_12_load_1_reg_104030;
  input ap_clk;
  input [7:0]DOBDO;
  input [7:0]p_0;
  input [47:0]PCOUT;

  wire [7:0]DOBDO;
  wire [7:0]P;
  wire [47:0]PCOUT;
  wire a_12_load_1_reg_104030;
  wire ap_clk;
  wire [7:0]p_0;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:8]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(a_12_load_1_reg_104030),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(a_12_load_1_reg_104030),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:8],P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "HLS_accel_mac_mulcud_DSP48_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulcud_DSP48_1_406
   (P,
    a_12_load_1_reg_104030,
    ap_clk,
    DOBDO,
    p_0,
    PCOUT);
  output [7:0]P;
  input a_12_load_1_reg_104030;
  input ap_clk;
  input [7:0]DOBDO;
  input [7:0]p_0;
  input [47:0]PCOUT;

  wire [7:0]DOBDO;
  wire [7:0]P;
  wire [47:0]PCOUT;
  wire a_12_load_1_reg_104030;
  wire ap_clk;
  wire [7:0]p_0;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:8]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(a_12_load_1_reg_104030),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(a_12_load_1_reg_104030),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:8],P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "HLS_accel_mac_mulcud_DSP48_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulcud_DSP48_1_407
   (P,
    a_12_load_1_reg_104030,
    ap_clk,
    DOADO,
    p_0,
    PCOUT);
  output [7:0]P;
  input a_12_load_1_reg_104030;
  input ap_clk;
  input [7:0]DOADO;
  input [7:0]p_0;
  input [47:0]PCOUT;

  wire [7:0]DOADO;
  wire [7:0]P;
  wire [47:0]PCOUT;
  wire a_12_load_1_reg_104030;
  wire ap_clk;
  wire [7:0]p_0;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:8]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(a_12_load_1_reg_104030),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(a_12_load_1_reg_104030),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:8],P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "HLS_accel_mac_mulcud_DSP48_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulcud_DSP48_1_408
   (P,
    a_12_load_1_reg_104030,
    ap_clk,
    DOBDO,
    p_0,
    PCOUT);
  output [7:0]P;
  input a_12_load_1_reg_104030;
  input ap_clk;
  input [7:0]DOBDO;
  input [7:0]p_0;
  input [47:0]PCOUT;

  wire [7:0]DOBDO;
  wire [7:0]P;
  wire [47:0]PCOUT;
  wire a_12_load_1_reg_104030;
  wire ap_clk;
  wire [7:0]p_0;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:8]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(a_12_load_1_reg_104030),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(a_12_load_1_reg_104030),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:8],P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "HLS_accel_mac_mulcud_DSP48_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulcud_DSP48_1_409
   (P,
    a_12_load_1_reg_104030,
    ap_clk,
    DOBDO,
    p_0,
    PCOUT);
  output [7:0]P;
  input a_12_load_1_reg_104030;
  input ap_clk;
  input [7:0]DOBDO;
  input [7:0]p_0;
  input [47:0]PCOUT;

  wire [7:0]DOBDO;
  wire [7:0]P;
  wire [47:0]PCOUT;
  wire a_12_load_1_reg_104030;
  wire ap_clk;
  wire [7:0]p_0;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:8]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(a_12_load_1_reg_104030),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(a_12_load_1_reg_104030),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:8],P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "HLS_accel_mac_mulcud_DSP48_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulcud_DSP48_1_410
   (P,
    a_12_load_1_reg_104030,
    ap_clk,
    DOADO,
    p_0,
    PCOUT);
  output [7:0]P;
  input a_12_load_1_reg_104030;
  input ap_clk;
  input [7:0]DOADO;
  input [7:0]p_0;
  input [47:0]PCOUT;

  wire [7:0]DOADO;
  wire [7:0]P;
  wire [47:0]PCOUT;
  wire a_12_load_1_reg_104030;
  wire ap_clk;
  wire [7:0]p_0;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:8]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(a_12_load_1_reg_104030),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(a_12_load_1_reg_104030),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:8],P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "HLS_accel_mac_mulcud_DSP48_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulcud_DSP48_1_411
   (P,
    a_12_load_1_reg_104030,
    ap_clk,
    DOBDO,
    p_0,
    PCOUT);
  output [7:0]P;
  input a_12_load_1_reg_104030;
  input ap_clk;
  input [7:0]DOBDO;
  input [7:0]p_0;
  input [47:0]PCOUT;

  wire [7:0]DOBDO;
  wire [7:0]P;
  wire [47:0]PCOUT;
  wire a_12_load_1_reg_104030;
  wire ap_clk;
  wire [7:0]p_0;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:8]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(a_12_load_1_reg_104030),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(a_12_load_1_reg_104030),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:8],P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "HLS_accel_mac_mulcud_DSP48_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulcud_DSP48_1_412
   (P,
    a_12_load_1_reg_104030,
    ap_clk,
    DOBDO,
    p_0,
    PCOUT);
  output [7:0]P;
  input a_12_load_1_reg_104030;
  input ap_clk;
  input [7:0]DOBDO;
  input [7:0]p_0;
  input [47:0]PCOUT;

  wire [7:0]DOBDO;
  wire [7:0]P;
  wire [47:0]PCOUT;
  wire a_12_load_1_reg_104030;
  wire ap_clk;
  wire [7:0]p_0;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:8]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(a_12_load_1_reg_104030),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(a_12_load_1_reg_104030),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:8],P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "HLS_accel_mac_mulcud_DSP48_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulcud_DSP48_1_413
   (P,
    a_12_load_1_reg_104030,
    ap_clk,
    DOBDO,
    p_0,
    PCOUT);
  output [7:0]P;
  input a_12_load_1_reg_104030;
  input ap_clk;
  input [7:0]DOBDO;
  input [7:0]p_0;
  input [47:0]PCOUT;

  wire [7:0]DOBDO;
  wire [7:0]P;
  wire [47:0]PCOUT;
  wire a_12_load_1_reg_104030;
  wire ap_clk;
  wire [7:0]p_0;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:8]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(a_12_load_1_reg_104030),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(a_12_load_1_reg_104030),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:8],P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "HLS_accel_mac_mulcud_DSP48_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulcud_DSP48_1_414
   (P,
    ap_phi_mux_ia_0_i_i_phi_fu_5869_p41,
    ap_clk,
    DOADO,
    p_0,
    PCOUT);
  output [7:0]P;
  input ap_phi_mux_ia_0_i_i_phi_fu_5869_p41;
  input ap_clk;
  input [7:0]DOADO;
  input [7:0]p_0;
  input [47:0]PCOUT;

  wire [7:0]DOADO;
  wire [7:0]P;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire ap_phi_mux_ia_0_i_i_phi_fu_5869_p41;
  wire [7:0]p_0;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:8]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_phi_mux_ia_0_i_i_phi_fu_5869_p41),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_phi_mux_ia_0_i_i_phi_fu_5869_p41),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:8],P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "HLS_accel_mac_mulcud_DSP48_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulcud_DSP48_1_415
   (P,
    ap_phi_mux_ia_0_i_i_phi_fu_5869_p41,
    ap_clk,
    DOADO,
    p_0,
    PCOUT);
  output [7:0]P;
  input ap_phi_mux_ia_0_i_i_phi_fu_5869_p41;
  input ap_clk;
  input [7:0]DOADO;
  input [7:0]p_0;
  input [47:0]PCOUT;

  wire [7:0]DOADO;
  wire [7:0]P;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire ap_phi_mux_ia_0_i_i_phi_fu_5869_p41;
  wire [7:0]p_0;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:8]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_phi_mux_ia_0_i_i_phi_fu_5869_p41),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_phi_mux_ia_0_i_i_phi_fu_5869_p41),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:8],P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "HLS_accel_mac_mulcud_DSP48_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulcud_DSP48_1_416
   (P,
    ap_phi_mux_ia_0_i_i_phi_fu_5869_p41,
    ap_clk,
    DOADO,
    p_0,
    PCOUT);
  output [7:0]P;
  input ap_phi_mux_ia_0_i_i_phi_fu_5869_p41;
  input ap_clk;
  input [7:0]DOADO;
  input [7:0]p_0;
  input [47:0]PCOUT;

  wire [7:0]DOADO;
  wire [7:0]P;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire ap_phi_mux_ia_0_i_i_phi_fu_5869_p41;
  wire [7:0]p_0;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:8]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_phi_mux_ia_0_i_i_phi_fu_5869_p41),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_phi_mux_ia_0_i_i_phi_fu_5869_p41),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:8],P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "HLS_accel_mac_mulcud_DSP48_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulcud_DSP48_1_417
   (P,
    ap_phi_mux_ia_0_i_i_phi_fu_5869_p41,
    ap_clk,
    DOADO,
    p_0,
    PCOUT);
  output [7:0]P;
  input ap_phi_mux_ia_0_i_i_phi_fu_5869_p41;
  input ap_clk;
  input [7:0]DOADO;
  input [7:0]p_0;
  input [47:0]PCOUT;

  wire [7:0]DOADO;
  wire [7:0]P;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire ap_phi_mux_ia_0_i_i_phi_fu_5869_p41;
  wire [7:0]p_0;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:8]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_phi_mux_ia_0_i_i_phi_fu_5869_p41),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_phi_mux_ia_0_i_i_phi_fu_5869_p41),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:8],P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "HLS_accel_mac_mulcud_DSP48_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulcud_DSP48_1_418
   (P,
    ap_phi_mux_ia_0_i_i_phi_fu_5869_p41,
    ap_clk,
    DOADO,
    p_0,
    PCOUT);
  output [7:0]P;
  input ap_phi_mux_ia_0_i_i_phi_fu_5869_p41;
  input ap_clk;
  input [7:0]DOADO;
  input [7:0]p_0;
  input [47:0]PCOUT;

  wire [7:0]DOADO;
  wire [7:0]P;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire ap_phi_mux_ia_0_i_i_phi_fu_5869_p41;
  wire [7:0]p_0;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:8]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_phi_mux_ia_0_i_i_phi_fu_5869_p41),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_phi_mux_ia_0_i_i_phi_fu_5869_p41),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:8],P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "HLS_accel_mac_mulcud_DSP48_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulcud_DSP48_1_419
   (P,
    ap_phi_mux_ia_0_i_i_phi_fu_5869_p41,
    ap_clk,
    DOADO,
    p_0,
    PCOUT);
  output [7:0]P;
  input ap_phi_mux_ia_0_i_i_phi_fu_5869_p41;
  input ap_clk;
  input [7:0]DOADO;
  input [7:0]p_0;
  input [47:0]PCOUT;

  wire [7:0]DOADO;
  wire [7:0]P;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire ap_phi_mux_ia_0_i_i_phi_fu_5869_p41;
  wire [7:0]p_0;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:8]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_phi_mux_ia_0_i_i_phi_fu_5869_p41),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_phi_mux_ia_0_i_i_phi_fu_5869_p41),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:8],P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "HLS_accel_mac_mulcud_DSP48_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulcud_DSP48_1_420
   (P,
    ap_phi_mux_ia_0_i_i_phi_fu_5869_p41,
    ap_clk,
    DOADO,
    p_0,
    PCOUT);
  output [7:0]P;
  input ap_phi_mux_ia_0_i_i_phi_fu_5869_p41;
  input ap_clk;
  input [7:0]DOADO;
  input [7:0]p_0;
  input [47:0]PCOUT;

  wire [7:0]DOADO;
  wire [7:0]P;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire ap_phi_mux_ia_0_i_i_phi_fu_5869_p41;
  wire [7:0]p_0;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:8]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO[7],DOADO}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_phi_mux_ia_0_i_i_phi_fu_5869_p41),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_phi_mux_ia_0_i_i_phi_fu_5869_p41),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:8],P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "HLS_accel_mac_mulcud_DSP48_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_mac_mulcud_DSP48_1_421
   (P,
    ap_phi_mux_ia_0_i_i_phi_fu_5869_p41,
    ap_clk,
    DOBDO,
    p_0,
    PCOUT);
  output [7:0]P;
  input ap_phi_mux_ia_0_i_i_phi_fu_5869_p41;
  input ap_clk;
  input [7:0]DOBDO;
  input [7:0]p_0;
  input [47:0]PCOUT;

  wire [7:0]DOBDO;
  wire [7:0]P;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire ap_phi_mux_ia_0_i_i_phi_fu_5869_p41;
  wire [7:0]p_0;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:8]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0[7],p_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO[7],DOBDO}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_phi_mux_ia_0_i_i_phi_fu_5869_p41),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_phi_mux_ia_0_i_i_phi_fu_5869_p41),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:8],P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_out
   (ap_block_pp3_stage0_subdone,
    q0,
    ram_reg_0_0,
    Q,
    ap_enable_reg_pp2_iter5,
    ap_enable_reg_pp3_iter2,
    ram_reg_0_0_0,
    OUTPUT_STREAM_data_V_1_ack_in414_in,
    ram_reg_0_0_1,
    exitcond_flatten2_reg_11428_pp3_iter2_reg,
    tmp_8_mid2_v_reg_8089_pp2_iter4_reg,
    ram_reg_0_0_2,
    ram_reg_0_0_3,
    ib_0_i_i_mid2_reg_8084_pp2_iter4_reg,
    exitcond_flatten1_reg_8075_pp2_iter4_reg,
    ap_clk,
    ram_reg_0_7,
    ram_reg_0_7_0,
    ram_reg_0_7_1);
  output ap_block_pp3_stage0_subdone;
  output [7:0]q0;
  input ram_reg_0_0;
  input [0:0]Q;
  input ap_enable_reg_pp2_iter5;
  input ap_enable_reg_pp3_iter2;
  input ram_reg_0_0_0;
  input OUTPUT_STREAM_data_V_1_ack_in414_in;
  input ram_reg_0_0_1;
  input exitcond_flatten2_reg_11428_pp3_iter2_reg;
  input [7:0]tmp_8_mid2_v_reg_8089_pp2_iter4_reg;
  input [7:0]ram_reg_0_0_2;
  input [7:0]ram_reg_0_0_3;
  input [7:0]ib_0_i_i_mid2_reg_8084_pp2_iter4_reg;
  input exitcond_flatten1_reg_8075_pp2_iter4_reg;
  input ap_clk;
  input [7:0]ram_reg_0_7;
  input [7:0]ram_reg_0_7_0;
  input [7:0]ram_reg_0_7_1;

  wire OUTPUT_STREAM_data_V_1_ack_in414_in;
  wire [0:0]Q;
  wire ap_block_pp3_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp2_iter5;
  wire ap_enable_reg_pp3_iter2;
  wire exitcond_flatten1_reg_8075_pp2_iter4_reg;
  wire exitcond_flatten2_reg_11428_pp3_iter2_reg;
  wire [7:0]ib_0_i_i_mid2_reg_8084_pp2_iter4_reg;
  wire [7:0]q0;
  wire ram_reg_0_0;
  wire ram_reg_0_0_0;
  wire ram_reg_0_0_1;
  wire [7:0]ram_reg_0_0_2;
  wire [7:0]ram_reg_0_0_3;
  wire [7:0]ram_reg_0_7;
  wire [7:0]ram_reg_0_7_0;
  wire [7:0]ram_reg_0_7_1;
  wire [7:0]tmp_8_mid2_v_reg_8089_pp2_iter4_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_out_ram HLS_accel_out_ram_U
       (.OUTPUT_STREAM_data_V_1_ack_in414_in(OUTPUT_STREAM_data_V_1_ack_in414_in),
        .Q(Q),
        .ap_block_pp3_stage0_subdone(ap_block_pp3_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp2_iter5(ap_enable_reg_pp2_iter5),
        .ap_enable_reg_pp3_iter2(ap_enable_reg_pp3_iter2),
        .exitcond_flatten1_reg_8075_pp2_iter4_reg(exitcond_flatten1_reg_8075_pp2_iter4_reg),
        .exitcond_flatten2_reg_11428_pp3_iter2_reg(exitcond_flatten2_reg_11428_pp3_iter2_reg),
        .ib_0_i_i_mid2_reg_8084_pp2_iter4_reg(ib_0_i_i_mid2_reg_8084_pp2_iter4_reg),
        .q0(q0),
        .ram_reg_0_0_0(ram_reg_0_0),
        .ram_reg_0_0_1(ram_reg_0_0_0),
        .ram_reg_0_0_2(ram_reg_0_0_1),
        .ram_reg_0_0_3(ram_reg_0_0_2),
        .ram_reg_0_0_4(ram_reg_0_0_3),
        .ram_reg_0_7_0(ram_reg_0_7),
        .ram_reg_0_7_1(ram_reg_0_7_0),
        .ram_reg_0_7_2(ram_reg_0_7_1),
        .tmp_8_mid2_v_reg_8089_pp2_iter4_reg(tmp_8_mid2_v_reg_8089_pp2_iter4_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel_out_ram
   (ap_block_pp3_stage0_subdone,
    q0,
    ram_reg_0_0_0,
    Q,
    ap_enable_reg_pp2_iter5,
    ap_enable_reg_pp3_iter2,
    ram_reg_0_0_1,
    OUTPUT_STREAM_data_V_1_ack_in414_in,
    ram_reg_0_0_2,
    exitcond_flatten2_reg_11428_pp3_iter2_reg,
    tmp_8_mid2_v_reg_8089_pp2_iter4_reg,
    ram_reg_0_0_3,
    ram_reg_0_0_4,
    ib_0_i_i_mid2_reg_8084_pp2_iter4_reg,
    exitcond_flatten1_reg_8075_pp2_iter4_reg,
    ap_clk,
    ram_reg_0_7_0,
    ram_reg_0_7_1,
    ram_reg_0_7_2);
  output ap_block_pp3_stage0_subdone;
  output [7:0]q0;
  input ram_reg_0_0_0;
  input [0:0]Q;
  input ap_enable_reg_pp2_iter5;
  input ap_enable_reg_pp3_iter2;
  input ram_reg_0_0_1;
  input OUTPUT_STREAM_data_V_1_ack_in414_in;
  input ram_reg_0_0_2;
  input exitcond_flatten2_reg_11428_pp3_iter2_reg;
  input [7:0]tmp_8_mid2_v_reg_8089_pp2_iter4_reg;
  input [7:0]ram_reg_0_0_3;
  input [7:0]ram_reg_0_0_4;
  input [7:0]ib_0_i_i_mid2_reg_8084_pp2_iter4_reg;
  input exitcond_flatten1_reg_8075_pp2_iter4_reg;
  input ap_clk;
  input [7:0]ram_reg_0_7_0;
  input [7:0]ram_reg_0_7_1;
  input [7:0]ram_reg_0_7_2;

  wire OUTPUT_STREAM_data_V_1_ack_in414_in;
  wire [0:0]Q;
  wire ap_block_pp3_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp2_iter5;
  wire ap_enable_reg_pp3_iter2;
  wire exitcond_flatten1_reg_8075_pp2_iter4_reg;
  wire exitcond_flatten2_reg_11428_pp3_iter2_reg;
  wire [7:0]ib_0_i_i_mid2_reg_8084_pp2_iter4_reg;
  wire [14:4]out_address0;
  wire out_address01;
  wire out_ce0;
  wire [7:0]out_d0;
  wire [3:0]p_1_in__0;
  wire [5:4]p_1_in__0__0;
  wire [14:8]p_2_in;
  wire [7:0]q0;
  wire ram_reg_0_0_0;
  wire ram_reg_0_0_1;
  wire ram_reg_0_0_2;
  wire [7:0]ram_reg_0_0_3;
  wire [7:0]ram_reg_0_0_4;
  wire ram_reg_0_0_i_10_n_3;
  wire ram_reg_0_0_i_13_n_3;
  wire ram_reg_0_0_i_15_n_3;
  wire ram_reg_0_0_i_16_n_3;
  wire ram_reg_0_0_i_17_n_3;
  wire ram_reg_0_0_i_18_n_3;
  wire ram_reg_0_0_i_19_n_3;
  wire ram_reg_0_0_i_20_n_3;
  wire ram_reg_0_0_i_21_n_3;
  wire ram_reg_0_0_i_22_n_3;
  wire ram_reg_0_0_i_23_n_3;
  wire ram_reg_0_0_i_24_n_3;
  wire ram_reg_0_0_i_25_n_3;
  wire ram_reg_0_0_i_28_n_3;
  wire ram_reg_0_0_i_29_n_3;
  wire ram_reg_0_0_i_2_n_5;
  wire ram_reg_0_0_i_2_n_6;
  wire ram_reg_0_0_i_30_n_3;
  wire ram_reg_0_0_i_32_n_3;
  wire ram_reg_0_0_i_33_n_3;
  wire ram_reg_0_0_i_34_n_3;
  wire ram_reg_0_0_i_35_n_3;
  wire ram_reg_0_0_i_36_n_3;
  wire ram_reg_0_0_i_37_n_3;
  wire ram_reg_0_0_i_38_n_3;
  wire ram_reg_0_0_i_3_n_3;
  wire ram_reg_0_0_i_3_n_4;
  wire ram_reg_0_0_i_3_n_5;
  wire ram_reg_0_0_i_3_n_6;
  wire ram_reg_0_0_i_4_n_3;
  wire ram_reg_0_0_i_4_n_4;
  wire ram_reg_0_0_i_4_n_5;
  wire ram_reg_0_0_i_4_n_6;
  wire ram_reg_0_0_i_9_n_3;
  wire ram_reg_0_0_i_9_n_4;
  wire ram_reg_0_0_i_9_n_5;
  wire ram_reg_0_0_i_9_n_6;
  wire ram_reg_0_2_i_1_n_3;
  wire ram_reg_0_4_i_1_n_4;
  wire ram_reg_0_4_i_1_n_5;
  wire ram_reg_0_4_i_1_n_6;
  wire ram_reg_0_4_i_2_n_3;
  wire ram_reg_0_4_i_3_n_3;
  wire ram_reg_0_4_i_4_n_3;
  wire ram_reg_0_4_i_5_n_3;
  wire ram_reg_0_4_i_6_n_3;
  wire ram_reg_0_4_i_7_n_3;
  wire ram_reg_0_4_i_8_n_3;
  wire ram_reg_0_5_i_1_n_3;
  wire [7:0]ram_reg_0_7_0;
  wire [7:0]ram_reg_0_7_1;
  wire [7:0]ram_reg_0_7_2;
  wire ram_reg_0_7_i_1_n_3;
  wire [7:0]tmp_8_mid2_v_reg_8089_pp2_iter4_reg;
  wire NLW_ram_reg_0_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_0_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_0_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_0_SBITERR_UNCONNECTED;
  wire [31:1]NLW_ram_reg_0_0_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_0_0_RDADDRECC_UNCONNECTED;
  wire [3:2]NLW_ram_reg_0_0_i_2_CO_UNCONNECTED;
  wire [3:3]NLW_ram_reg_0_0_i_2_O_UNCONNECTED;
  wire NLW_ram_reg_0_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_0_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_0_1_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_1_SBITERR_UNCONNECTED;
  wire [31:1]NLW_ram_reg_0_1_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_0_1_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_0_2_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_0_2_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_0_2_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_2_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_2_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_2_SBITERR_UNCONNECTED;
  wire [31:1]NLW_ram_reg_0_2_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_2_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_2_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_2_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_2_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_0_2_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_0_3_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_0_3_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_0_3_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_3_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_3_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_3_SBITERR_UNCONNECTED;
  wire [31:1]NLW_ram_reg_0_3_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_3_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_3_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_3_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_3_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_0_3_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_0_4_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_0_4_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_0_4_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_4_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_4_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_4_SBITERR_UNCONNECTED;
  wire [31:1]NLW_ram_reg_0_4_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_4_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_4_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_4_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_4_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_0_4_RDADDRECC_UNCONNECTED;
  wire [3:3]NLW_ram_reg_0_4_i_1_CO_UNCONNECTED;
  wire NLW_ram_reg_0_5_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_0_5_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_0_5_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_5_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_5_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_5_SBITERR_UNCONNECTED;
  wire [31:1]NLW_ram_reg_0_5_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_5_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_5_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_5_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_5_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_0_5_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_0_6_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_0_6_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_0_6_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_6_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_6_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_6_SBITERR_UNCONNECTED;
  wire [31:1]NLW_ram_reg_0_6_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_6_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_6_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_6_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_6_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_0_6_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_0_7_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_0_7_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_0_7_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_7_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_7_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_7_SBITERR_UNCONNECTED;
  wire [31:1]NLW_ram_reg_0_7_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_7_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_7_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_7_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_7_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_0_7_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "204800" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "0" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    ram_reg_0_0
       (.ADDRARDADDR({1'b1,out_address0,p_1_in__0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_0_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_0_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_0_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,out_d0[0]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_0_0_DOADO_UNCONNECTED[31:1],q0[0]}),
        .DOBDO(NLW_ram_reg_0_0_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_0_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_0_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_0_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(out_ce0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_0_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_0_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_0_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_0_0_SBITERR_UNCONNECTED),
        .WEA({ram_reg_0_0_i_10_n_3,ram_reg_0_0_i_10_n_3,ram_reg_0_0_i_10_n_3,ram_reg_0_0_i_10_n_3}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'hFF08)) 
    ram_reg_0_0_i_1
       (.I0(ram_reg_0_0_0),
        .I1(Q),
        .I2(ap_block_pp3_stage0_subdone),
        .I3(ap_enable_reg_pp2_iter5),
        .O(out_ce0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_0_i_10
       (.I0(ap_enable_reg_pp2_iter5),
        .I1(exitcond_flatten1_reg_8075_pp2_iter4_reg),
        .O(ram_reg_0_0_i_10_n_3));
  LUT5 #(
    .INIT(32'h02020F02)) 
    ram_reg_0_0_i_11
       (.I0(ap_enable_reg_pp3_iter2),
        .I1(ram_reg_0_0_1),
        .I2(OUTPUT_STREAM_data_V_1_ack_in414_in),
        .I3(ram_reg_0_0_2),
        .I4(exitcond_flatten2_reg_11428_pp3_iter2_reg),
        .O(ap_block_pp3_stage0_subdone));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_0_0_i_12
       (.I0(ram_reg_0_0_3[6]),
        .I1(ram_reg_0_0_0),
        .I2(Q),
        .I3(tmp_8_mid2_v_reg_8089_pp2_iter4_reg[6]),
        .O(p_2_in[13]));
  LUT6 #(
    .INIT(64'hCCA0A0A000A0A0A0)) 
    ram_reg_0_0_i_13
       (.I0(tmp_8_mid2_v_reg_8089_pp2_iter4_reg[6]),
        .I1(ram_reg_0_0_3[6]),
        .I2(tmp_8_mid2_v_reg_8089_pp2_iter4_reg[4]),
        .I3(Q),
        .I4(ram_reg_0_0_0),
        .I5(ram_reg_0_0_3[4]),
        .O(ram_reg_0_0_i_13_n_3));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_0_0_i_14
       (.I0(ram_reg_0_0_3[7]),
        .I1(ram_reg_0_0_0),
        .I2(Q),
        .I3(tmp_8_mid2_v_reg_8089_pp2_iter4_reg[7]),
        .O(p_2_in[14]));
  LUT6 #(
    .INIT(64'h47CF77FFB8308800)) 
    ram_reg_0_0_i_15
       (.I0(ram_reg_0_0_3[5]),
        .I1(out_address01),
        .I2(tmp_8_mid2_v_reg_8089_pp2_iter4_reg[5]),
        .I3(ram_reg_0_0_3[7]),
        .I4(tmp_8_mid2_v_reg_8089_pp2_iter4_reg[7]),
        .I5(p_2_in[13]),
        .O(ram_reg_0_0_i_15_n_3));
  LUT6 #(
    .INIT(64'h9A956A65959A656A)) 
    ram_reg_0_0_i_16
       (.I0(ram_reg_0_0_i_13_n_3),
        .I1(ram_reg_0_0_3[7]),
        .I2(out_address01),
        .I3(tmp_8_mid2_v_reg_8089_pp2_iter4_reg[7]),
        .I4(ram_reg_0_0_3[5]),
        .I5(tmp_8_mid2_v_reg_8089_pp2_iter4_reg[5]),
        .O(ram_reg_0_0_i_16_n_3));
  LUT6 #(
    .INIT(64'hCCA0A0A000A0A0A0)) 
    ram_reg_0_0_i_17
       (.I0(tmp_8_mid2_v_reg_8089_pp2_iter4_reg[5]),
        .I1(ram_reg_0_0_3[5]),
        .I2(tmp_8_mid2_v_reg_8089_pp2_iter4_reg[3]),
        .I3(Q),
        .I4(ram_reg_0_0_0),
        .I5(ram_reg_0_0_3[3]),
        .O(ram_reg_0_0_i_17_n_3));
  LUT6 #(
    .INIT(64'hCCA0A0A000A0A0A0)) 
    ram_reg_0_0_i_18
       (.I0(tmp_8_mid2_v_reg_8089_pp2_iter4_reg[4]),
        .I1(ram_reg_0_0_3[4]),
        .I2(tmp_8_mid2_v_reg_8089_pp2_iter4_reg[2]),
        .I3(Q),
        .I4(ram_reg_0_0_0),
        .I5(ram_reg_0_0_3[2]),
        .O(ram_reg_0_0_i_18_n_3));
  LUT6 #(
    .INIT(64'hCCA0A0A000A0A0A0)) 
    ram_reg_0_0_i_19
       (.I0(tmp_8_mid2_v_reg_8089_pp2_iter4_reg[3]),
        .I1(ram_reg_0_0_3[3]),
        .I2(tmp_8_mid2_v_reg_8089_pp2_iter4_reg[1]),
        .I3(Q),
        .I4(ram_reg_0_0_0),
        .I5(ram_reg_0_0_3[1]),
        .O(ram_reg_0_0_i_19_n_3));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ram_reg_0_0_i_2
       (.CI(ram_reg_0_0_i_3_n_3),
        .CO({NLW_ram_reg_0_0_i_2_CO_UNCONNECTED[3:2],ram_reg_0_0_i_2_n_5,ram_reg_0_0_i_2_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,p_2_in[13],ram_reg_0_0_i_13_n_3}),
        .O({NLW_ram_reg_0_0_i_2_O_UNCONNECTED[3],out_address0[14:12]}),
        .S({1'b0,p_2_in[14],ram_reg_0_0_i_15_n_3,ram_reg_0_0_i_16_n_3}));
  LUT6 #(
    .INIT(64'hCCA0A0A000A0A0A0)) 
    ram_reg_0_0_i_20
       (.I0(tmp_8_mid2_v_reg_8089_pp2_iter4_reg[2]),
        .I1(ram_reg_0_0_3[2]),
        .I2(ib_0_i_i_mid2_reg_8084_pp2_iter4_reg[7]),
        .I3(Q),
        .I4(ram_reg_0_0_0),
        .I5(ram_reg_0_0_4[7]),
        .O(ram_reg_0_0_i_20_n_3));
  LUT6 #(
    .INIT(64'h9A956A65959A656A)) 
    ram_reg_0_0_i_21
       (.I0(ram_reg_0_0_i_17_n_3),
        .I1(ram_reg_0_0_3[6]),
        .I2(out_address01),
        .I3(tmp_8_mid2_v_reg_8089_pp2_iter4_reg[6]),
        .I4(ram_reg_0_0_3[4]),
        .I5(tmp_8_mid2_v_reg_8089_pp2_iter4_reg[4]),
        .O(ram_reg_0_0_i_21_n_3));
  LUT6 #(
    .INIT(64'h9A956A65959A656A)) 
    ram_reg_0_0_i_22
       (.I0(ram_reg_0_0_i_18_n_3),
        .I1(ram_reg_0_0_3[5]),
        .I2(out_address01),
        .I3(tmp_8_mid2_v_reg_8089_pp2_iter4_reg[5]),
        .I4(ram_reg_0_0_3[3]),
        .I5(tmp_8_mid2_v_reg_8089_pp2_iter4_reg[3]),
        .O(ram_reg_0_0_i_22_n_3));
  LUT6 #(
    .INIT(64'h9A956A65959A656A)) 
    ram_reg_0_0_i_23
       (.I0(ram_reg_0_0_i_19_n_3),
        .I1(ram_reg_0_0_3[4]),
        .I2(out_address01),
        .I3(tmp_8_mid2_v_reg_8089_pp2_iter4_reg[4]),
        .I4(ram_reg_0_0_3[2]),
        .I5(tmp_8_mid2_v_reg_8089_pp2_iter4_reg[2]),
        .O(ram_reg_0_0_i_23_n_3));
  LUT6 #(
    .INIT(64'h9A956A65959A656A)) 
    ram_reg_0_0_i_24
       (.I0(ram_reg_0_0_i_20_n_3),
        .I1(ram_reg_0_0_3[3]),
        .I2(out_address01),
        .I3(tmp_8_mid2_v_reg_8089_pp2_iter4_reg[3]),
        .I4(ram_reg_0_0_3[1]),
        .I5(tmp_8_mid2_v_reg_8089_pp2_iter4_reg[1]),
        .O(ram_reg_0_0_i_24_n_3));
  LUT6 #(
    .INIT(64'h335A5A5ACC5A5A5A)) 
    ram_reg_0_0_i_25
       (.I0(ib_0_i_i_mid2_reg_8084_pp2_iter4_reg[7]),
        .I1(ram_reg_0_0_4[7]),
        .I2(tmp_8_mid2_v_reg_8089_pp2_iter4_reg[2]),
        .I3(Q),
        .I4(ram_reg_0_0_0),
        .I5(ram_reg_0_0_3[2]),
        .O(ram_reg_0_0_i_25_n_3));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_0_0_i_26
       (.I0(ram_reg_0_0_3[1]),
        .I1(ram_reg_0_0_0),
        .I2(Q),
        .I3(tmp_8_mid2_v_reg_8089_pp2_iter4_reg[1]),
        .O(p_2_in[8]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_0_0_i_27
       (.I0(ram_reg_0_0_4[5]),
        .I1(ram_reg_0_0_0),
        .I2(Q),
        .I3(ib_0_i_i_mid2_reg_8084_pp2_iter4_reg[5]),
        .O(p_1_in__0__0[5]));
  LUT6 #(
    .INIT(64'h9999A55A6666A55A)) 
    ram_reg_0_0_i_28
       (.I0(p_2_in[9]),
        .I1(ram_reg_0_0_4[7]),
        .I2(ib_0_i_i_mid2_reg_8084_pp2_iter4_reg[7]),
        .I3(tmp_8_mid2_v_reg_8089_pp2_iter4_reg[0]),
        .I4(out_address01),
        .I5(ram_reg_0_0_3[0]),
        .O(ram_reg_0_0_i_28_n_3));
  LUT6 #(
    .INIT(64'h335A5A5ACC5A5A5A)) 
    ram_reg_0_0_i_29
       (.I0(ib_0_i_i_mid2_reg_8084_pp2_iter4_reg[6]),
        .I1(ram_reg_0_0_4[6]),
        .I2(tmp_8_mid2_v_reg_8089_pp2_iter4_reg[1]),
        .I3(Q),
        .I4(ram_reg_0_0_0),
        .I5(ram_reg_0_0_3[1]),
        .O(ram_reg_0_0_i_29_n_3));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ram_reg_0_0_i_3
       (.CI(ram_reg_0_0_i_4_n_3),
        .CO({ram_reg_0_0_i_3_n_3,ram_reg_0_0_i_3_n_4,ram_reg_0_0_i_3_n_5,ram_reg_0_0_i_3_n_6}),
        .CYINIT(1'b0),
        .DI({ram_reg_0_0_i_17_n_3,ram_reg_0_0_i_18_n_3,ram_reg_0_0_i_19_n_3,ram_reg_0_0_i_20_n_3}),
        .O(out_address0[11:8]),
        .S({ram_reg_0_0_i_21_n_3,ram_reg_0_0_i_22_n_3,ram_reg_0_0_i_23_n_3,ram_reg_0_0_i_24_n_3}));
  LUT6 #(
    .INIT(64'h335A5A5ACC5A5A5A)) 
    ram_reg_0_0_i_30
       (.I0(ib_0_i_i_mid2_reg_8084_pp2_iter4_reg[5]),
        .I1(ram_reg_0_0_4[5]),
        .I2(tmp_8_mid2_v_reg_8089_pp2_iter4_reg[0]),
        .I3(Q),
        .I4(ram_reg_0_0_0),
        .I5(ram_reg_0_0_3[0]),
        .O(ram_reg_0_0_i_30_n_3));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_0_0_i_31
       (.I0(ram_reg_0_0_4[4]),
        .I1(ram_reg_0_0_0),
        .I2(Q),
        .I3(ib_0_i_i_mid2_reg_8084_pp2_iter4_reg[4]),
        .O(p_1_in__0__0[4]));
  (* HLUTNM = "lutpair52" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    ram_reg_0_0_i_32
       (.I0(ram_reg_0_7_1[2]),
        .I1(ram_reg_0_7_0[2]),
        .I2(ram_reg_0_7_2[2]),
        .O(ram_reg_0_0_i_32_n_3));
  (* HLUTNM = "lutpair51" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    ram_reg_0_0_i_33
       (.I0(ram_reg_0_7_1[1]),
        .I1(ram_reg_0_7_0[1]),
        .I2(ram_reg_0_7_2[1]),
        .O(ram_reg_0_0_i_33_n_3));
  (* HLUTNM = "lutpair50" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    ram_reg_0_0_i_34
       (.I0(ram_reg_0_7_1[0]),
        .I1(ram_reg_0_7_0[0]),
        .I2(ram_reg_0_7_2[0]),
        .O(ram_reg_0_0_i_34_n_3));
  (* HLUTNM = "lutpair53" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    ram_reg_0_0_i_35
       (.I0(ram_reg_0_7_1[3]),
        .I1(ram_reg_0_7_0[3]),
        .I2(ram_reg_0_7_2[3]),
        .I3(ram_reg_0_0_i_32_n_3),
        .O(ram_reg_0_0_i_35_n_3));
  (* HLUTNM = "lutpair52" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    ram_reg_0_0_i_36
       (.I0(ram_reg_0_7_1[2]),
        .I1(ram_reg_0_7_0[2]),
        .I2(ram_reg_0_7_2[2]),
        .I3(ram_reg_0_0_i_33_n_3),
        .O(ram_reg_0_0_i_36_n_3));
  (* HLUTNM = "lutpair51" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    ram_reg_0_0_i_37
       (.I0(ram_reg_0_7_1[1]),
        .I1(ram_reg_0_7_0[1]),
        .I2(ram_reg_0_7_2[1]),
        .I3(ram_reg_0_0_i_34_n_3),
        .O(ram_reg_0_0_i_37_n_3));
  (* HLUTNM = "lutpair50" *) 
  LUT3 #(
    .INIT(8'h96)) 
    ram_reg_0_0_i_38
       (.I0(ram_reg_0_7_1[0]),
        .I1(ram_reg_0_7_0[0]),
        .I2(ram_reg_0_7_2[0]),
        .O(ram_reg_0_0_i_38_n_3));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_0_i_39
       (.I0(ram_reg_0_0_0),
        .I1(Q),
        .O(out_address01));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ram_reg_0_0_i_4
       (.CI(1'b0),
        .CO({ram_reg_0_0_i_4_n_3,ram_reg_0_0_i_4_n_4,ram_reg_0_0_i_4_n_5,ram_reg_0_0_i_4_n_6}),
        .CYINIT(1'b0),
        .DI({ram_reg_0_0_i_25_n_3,p_2_in[8],p_1_in__0__0[5],1'b0}),
        .O(out_address0[7:4]),
        .S({ram_reg_0_0_i_28_n_3,ram_reg_0_0_i_29_n_3,ram_reg_0_0_i_30_n_3,p_1_in__0__0[4]}));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_0_0_i_40
       (.I0(ram_reg_0_0_3[2]),
        .I1(ram_reg_0_0_0),
        .I2(Q),
        .I3(tmp_8_mid2_v_reg_8089_pp2_iter4_reg[2]),
        .O(p_2_in[9]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_0_0_i_5
       (.I0(ram_reg_0_0_4[3]),
        .I1(ram_reg_0_0_0),
        .I2(Q),
        .I3(ib_0_i_i_mid2_reg_8084_pp2_iter4_reg[3]),
        .O(p_1_in__0[3]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_0_0_i_6
       (.I0(ram_reg_0_0_4[2]),
        .I1(ram_reg_0_0_0),
        .I2(Q),
        .I3(ib_0_i_i_mid2_reg_8084_pp2_iter4_reg[2]),
        .O(p_1_in__0[2]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_0_0_i_7
       (.I0(ram_reg_0_0_4[1]),
        .I1(ram_reg_0_0_0),
        .I2(Q),
        .I3(ib_0_i_i_mid2_reg_8084_pp2_iter4_reg[1]),
        .O(p_1_in__0[1]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_0_0_i_8
       (.I0(ram_reg_0_0_4[0]),
        .I1(ram_reg_0_0_0),
        .I2(Q),
        .I3(ib_0_i_i_mid2_reg_8084_pp2_iter4_reg[0]),
        .O(p_1_in__0[0]));
  CARRY4 ram_reg_0_0_i_9
       (.CI(1'b0),
        .CO({ram_reg_0_0_i_9_n_3,ram_reg_0_0_i_9_n_4,ram_reg_0_0_i_9_n_5,ram_reg_0_0_i_9_n_6}),
        .CYINIT(1'b0),
        .DI({ram_reg_0_0_i_32_n_3,ram_reg_0_0_i_33_n_3,ram_reg_0_0_i_34_n_3,1'b0}),
        .O(out_d0[3:0]),
        .S({ram_reg_0_0_i_35_n_3,ram_reg_0_0_i_36_n_3,ram_reg_0_0_i_37_n_3,ram_reg_0_0_i_38_n_3}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "204800" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "1" *) 
  (* bram_slice_end = "1" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    ram_reg_0_1
       (.ADDRARDADDR({1'b1,out_address0,p_1_in__0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_0_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_0_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_0_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,out_d0[1]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_0_1_DOADO_UNCONNECTED[31:1],q0[1]}),
        .DOBDO(NLW_ram_reg_0_1_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_0_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_0_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_0_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(out_ce0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_0_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_0_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_0_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_0_1_SBITERR_UNCONNECTED),
        .WEA({ram_reg_0_0_i_10_n_3,ram_reg_0_0_i_10_n_3,ram_reg_0_0_i_10_n_3,ram_reg_0_0_i_10_n_3}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "204800" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "2" *) 
  (* bram_slice_end = "2" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    ram_reg_0_2
       (.ADDRARDADDR({1'b1,out_address0,p_1_in__0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_0_2_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_0_2_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_0_2_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,out_d0[2]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_0_2_DOADO_UNCONNECTED[31:1],q0[2]}),
        .DOBDO(NLW_ram_reg_0_2_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_0_2_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_0_2_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_0_2_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(out_ce0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_0_2_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_0_2_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_0_2_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_0_2_SBITERR_UNCONNECTED),
        .WEA({ram_reg_0_2_i_1_n_3,ram_reg_0_2_i_1_n_3,ram_reg_0_0_i_10_n_3,ram_reg_0_0_i_10_n_3}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_2_i_1
       (.I0(ap_enable_reg_pp2_iter5),
        .I1(exitcond_flatten1_reg_8075_pp2_iter4_reg),
        .O(ram_reg_0_2_i_1_n_3));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "204800" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "3" *) 
  (* bram_slice_end = "3" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    ram_reg_0_3
       (.ADDRARDADDR({1'b1,out_address0,p_1_in__0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_0_3_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_0_3_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_0_3_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,out_d0[3]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_0_3_DOADO_UNCONNECTED[31:1],q0[3]}),
        .DOBDO(NLW_ram_reg_0_3_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_0_3_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_0_3_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_0_3_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(out_ce0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_0_3_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_0_3_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_0_3_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_0_3_SBITERR_UNCONNECTED),
        .WEA({ram_reg_0_2_i_1_n_3,ram_reg_0_2_i_1_n_3,ram_reg_0_2_i_1_n_3,ram_reg_0_2_i_1_n_3}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "204800" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "4" *) 
  (* bram_slice_end = "4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    ram_reg_0_4
       (.ADDRARDADDR({1'b1,out_address0,p_1_in__0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_0_4_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_0_4_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_0_4_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,out_d0[4]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_0_4_DOADO_UNCONNECTED[31:1],q0[4]}),
        .DOBDO(NLW_ram_reg_0_4_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_0_4_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_0_4_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_0_4_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(out_ce0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_0_4_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_0_4_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_0_4_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_0_4_SBITERR_UNCONNECTED),
        .WEA({ram_reg_0_2_i_1_n_3,ram_reg_0_2_i_1_n_3,ram_reg_0_2_i_1_n_3,ram_reg_0_2_i_1_n_3}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  CARRY4 ram_reg_0_4_i_1
       (.CI(ram_reg_0_0_i_9_n_3),
        .CO({NLW_ram_reg_0_4_i_1_CO_UNCONNECTED[3],ram_reg_0_4_i_1_n_4,ram_reg_0_4_i_1_n_5,ram_reg_0_4_i_1_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,ram_reg_0_4_i_2_n_3,ram_reg_0_4_i_3_n_3,ram_reg_0_4_i_4_n_3}),
        .O(out_d0[7:4]),
        .S({ram_reg_0_4_i_5_n_3,ram_reg_0_4_i_6_n_3,ram_reg_0_4_i_7_n_3,ram_reg_0_4_i_8_n_3}));
  (* HLUTNM = "lutpair55" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    ram_reg_0_4_i_2
       (.I0(ram_reg_0_7_1[5]),
        .I1(ram_reg_0_7_0[5]),
        .I2(ram_reg_0_7_2[5]),
        .O(ram_reg_0_4_i_2_n_3));
  (* HLUTNM = "lutpair54" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    ram_reg_0_4_i_3
       (.I0(ram_reg_0_7_1[4]),
        .I1(ram_reg_0_7_0[4]),
        .I2(ram_reg_0_7_2[4]),
        .O(ram_reg_0_4_i_3_n_3));
  (* HLUTNM = "lutpair53" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    ram_reg_0_4_i_4
       (.I0(ram_reg_0_7_1[3]),
        .I1(ram_reg_0_7_0[3]),
        .I2(ram_reg_0_7_2[3]),
        .O(ram_reg_0_4_i_4_n_3));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    ram_reg_0_4_i_5
       (.I0(ram_reg_0_7_2[6]),
        .I1(ram_reg_0_7_0[6]),
        .I2(ram_reg_0_7_1[6]),
        .I3(ram_reg_0_7_0[7]),
        .I4(ram_reg_0_7_1[7]),
        .I5(ram_reg_0_7_2[7]),
        .O(ram_reg_0_4_i_5_n_3));
  LUT4 #(
    .INIT(16'h6996)) 
    ram_reg_0_4_i_6
       (.I0(ram_reg_0_4_i_2_n_3),
        .I1(ram_reg_0_7_0[6]),
        .I2(ram_reg_0_7_1[6]),
        .I3(ram_reg_0_7_2[6]),
        .O(ram_reg_0_4_i_6_n_3));
  (* HLUTNM = "lutpair55" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    ram_reg_0_4_i_7
       (.I0(ram_reg_0_7_1[5]),
        .I1(ram_reg_0_7_0[5]),
        .I2(ram_reg_0_7_2[5]),
        .I3(ram_reg_0_4_i_3_n_3),
        .O(ram_reg_0_4_i_7_n_3));
  (* HLUTNM = "lutpair54" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    ram_reg_0_4_i_8
       (.I0(ram_reg_0_7_1[4]),
        .I1(ram_reg_0_7_0[4]),
        .I2(ram_reg_0_7_2[4]),
        .I3(ram_reg_0_4_i_4_n_3),
        .O(ram_reg_0_4_i_8_n_3));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "204800" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "5" *) 
  (* bram_slice_end = "5" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    ram_reg_0_5
       (.ADDRARDADDR({1'b1,out_address0,p_1_in__0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_0_5_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_0_5_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_0_5_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,out_d0[5]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_0_5_DOADO_UNCONNECTED[31:1],q0[5]}),
        .DOBDO(NLW_ram_reg_0_5_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_0_5_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_0_5_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_0_5_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(out_ce0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_0_5_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_0_5_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_0_5_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_0_5_SBITERR_UNCONNECTED),
        .WEA({ram_reg_0_5_i_1_n_3,ram_reg_0_5_i_1_n_3,ram_reg_0_5_i_1_n_3,ram_reg_0_5_i_1_n_3}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_5_i_1
       (.I0(ap_enable_reg_pp2_iter5),
        .I1(exitcond_flatten1_reg_8075_pp2_iter4_reg),
        .O(ram_reg_0_5_i_1_n_3));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "204800" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "6" *) 
  (* bram_slice_end = "6" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    ram_reg_0_6
       (.ADDRARDADDR({1'b1,out_address0,p_1_in__0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_0_6_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_0_6_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_0_6_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,out_d0[6]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_0_6_DOADO_UNCONNECTED[31:1],q0[6]}),
        .DOBDO(NLW_ram_reg_0_6_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_0_6_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_0_6_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_0_6_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(out_ce0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_0_6_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_0_6_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_0_6_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_0_6_SBITERR_UNCONNECTED),
        .WEA({ram_reg_0_5_i_1_n_3,ram_reg_0_5_i_1_n_3,ram_reg_0_5_i_1_n_3,ram_reg_0_5_i_1_n_3}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "204800" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "7" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(0)) 
    ram_reg_0_7
       (.ADDRARDADDR({1'b1,out_address0,p_1_in__0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_0_7_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_0_7_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_0_7_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,out_d0[7]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_0_7_DOADO_UNCONNECTED[31:1],q0[7]}),
        .DOBDO(NLW_ram_reg_0_7_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_0_7_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_0_7_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_0_7_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(out_ce0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_0_7_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_0_7_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_0_7_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_0_7_SBITERR_UNCONNECTED),
        .WEA({ram_reg_0_7_i_1_n_3,ram_reg_0_7_i_1_n_3,ram_reg_0_5_i_1_n_3,ram_reg_0_5_i_1_n_3}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_7_i_1
       (.I0(ap_enable_reg_pp2_iter5),
        .I1(exitcond_flatten1_reg_8075_pp2_iter4_reg),
        .O(ram_reg_0_7_i_1_n_3));
endmodule

(* CHECK_LICENSE_TYPE = "bd_0_hls_inst_0,HLS_accel,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "HLS" *) 
(* X_CORE_INFO = "HLS_accel,Vivado 2018.3" *) (* hls_module = "yes" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (s_axi_CONTROL_BUS_AWADDR,
    s_axi_CONTROL_BUS_AWVALID,
    s_axi_CONTROL_BUS_AWREADY,
    s_axi_CONTROL_BUS_WDATA,
    s_axi_CONTROL_BUS_WSTRB,
    s_axi_CONTROL_BUS_WVALID,
    s_axi_CONTROL_BUS_WREADY,
    s_axi_CONTROL_BUS_BRESP,
    s_axi_CONTROL_BUS_BVALID,
    s_axi_CONTROL_BUS_BREADY,
    s_axi_CONTROL_BUS_ARADDR,
    s_axi_CONTROL_BUS_ARVALID,
    s_axi_CONTROL_BUS_ARREADY,
    s_axi_CONTROL_BUS_RDATA,
    s_axi_CONTROL_BUS_RRESP,
    s_axi_CONTROL_BUS_RVALID,
    s_axi_CONTROL_BUS_RREADY,
    ap_clk,
    ap_rst_n,
    interrupt,
    INPUT_STREAM_TVALID,
    INPUT_STREAM_TREADY,
    INPUT_STREAM_TDATA,
    INPUT_STREAM_TDEST,
    INPUT_STREAM_TKEEP,
    INPUT_STREAM_TSTRB,
    INPUT_STREAM_TUSER,
    INPUT_STREAM_TLAST,
    INPUT_STREAM_TID,
    OUTPUT_STREAM_TVALID,
    OUTPUT_STREAM_TREADY,
    OUTPUT_STREAM_TDATA,
    OUTPUT_STREAM_TDEST,
    OUTPUT_STREAM_TKEEP,
    OUTPUT_STREAM_TSTRB,
    OUTPUT_STREAM_TUSER,
    OUTPUT_STREAM_TLAST,
    OUTPUT_STREAM_TID);
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS AWADDR" *) input [3:0]s_axi_CONTROL_BUS_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS AWVALID" *) input s_axi_CONTROL_BUS_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS AWREADY" *) output s_axi_CONTROL_BUS_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS WDATA" *) input [31:0]s_axi_CONTROL_BUS_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS WSTRB" *) input [3:0]s_axi_CONTROL_BUS_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS WVALID" *) input s_axi_CONTROL_BUS_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS WREADY" *) output s_axi_CONTROL_BUS_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS BRESP" *) output [1:0]s_axi_CONTROL_BUS_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS BVALID" *) output s_axi_CONTROL_BUS_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS BREADY" *) input s_axi_CONTROL_BUS_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS ARADDR" *) input [3:0]s_axi_CONTROL_BUS_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS ARVALID" *) input s_axi_CONTROL_BUS_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS ARREADY" *) output s_axi_CONTROL_BUS_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS RDATA" *) output [31:0]s_axi_CONTROL_BUS_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS RRESP" *) output [1:0]s_axi_CONTROL_BUS_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS RVALID" *) output s_axi_CONTROL_BUS_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_CONTROL_BUS, ADDR_WIDTH 4, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, FREQ_HZ 100000000.0, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN bd_0_ap_clk_0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axi_CONTROL_BUS_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_CONTROL_BUS:INPUT_STREAM:OUTPUT_STREAM, ASSOCIATED_RESET ap_rst_n, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, FREQ_HZ 100000000.0, PHASE 0.000, CLK_DOMAIN bd_0_ap_clk_0, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {RST {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, INSERT_VIP 0" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {INTERRUPT {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, PortWidth 1" *) output interrupt;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 INPUT_STREAM TVALID" *) input INPUT_STREAM_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 INPUT_STREAM TREADY" *) output INPUT_STREAM_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 INPUT_STREAM TDATA" *) input [7:0]INPUT_STREAM_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 INPUT_STREAM TDEST" *) input [4:0]INPUT_STREAM_TDEST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 INPUT_STREAM TKEEP" *) input [0:0]INPUT_STREAM_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 INPUT_STREAM TSTRB" *) input [0:0]INPUT_STREAM_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 INPUT_STREAM TUSER" *) input [3:0]INPUT_STREAM_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 INPUT_STREAM TLAST" *) input [0:0]INPUT_STREAM_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 INPUT_STREAM TID" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME INPUT_STREAM, TDATA_NUM_BYTES 1, TDEST_WIDTH 5, TID_WIDTH 5, TUSER_WIDTH 4, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 4} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000.0, PHASE 0.000, CLK_DOMAIN bd_0_ap_clk_0, INSERT_VIP 0" *) input [4:0]INPUT_STREAM_TID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 OUTPUT_STREAM TVALID" *) output OUTPUT_STREAM_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 OUTPUT_STREAM TREADY" *) input OUTPUT_STREAM_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 OUTPUT_STREAM TDATA" *) output [7:0]OUTPUT_STREAM_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 OUTPUT_STREAM TDEST" *) output [4:0]OUTPUT_STREAM_TDEST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 OUTPUT_STREAM TKEEP" *) output [0:0]OUTPUT_STREAM_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 OUTPUT_STREAM TSTRB" *) output [0:0]OUTPUT_STREAM_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 OUTPUT_STREAM TUSER" *) output [3:0]OUTPUT_STREAM_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 OUTPUT_STREAM TLAST" *) output [0:0]OUTPUT_STREAM_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 OUTPUT_STREAM TID" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME OUTPUT_STREAM, TDATA_NUM_BYTES 1, TDEST_WIDTH 5, TID_WIDTH 5, TUSER_WIDTH 4, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TDATA_WIDTH 8 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 4} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TUSER_WIDTH 4}, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000.0, PHASE 0.000, CLK_DOMAIN bd_0_ap_clk_0, INSERT_VIP 0" *) output [4:0]OUTPUT_STREAM_TID;

  wire [7:0]INPUT_STREAM_TDATA;
  wire [4:0]INPUT_STREAM_TDEST;
  wire [4:0]INPUT_STREAM_TID;
  wire [0:0]INPUT_STREAM_TKEEP;
  wire [0:0]INPUT_STREAM_TLAST;
  wire INPUT_STREAM_TREADY;
  wire [0:0]INPUT_STREAM_TSTRB;
  wire [3:0]INPUT_STREAM_TUSER;
  wire INPUT_STREAM_TVALID;
  wire [7:0]OUTPUT_STREAM_TDATA;
  wire [4:0]OUTPUT_STREAM_TDEST;
  wire [4:0]OUTPUT_STREAM_TID;
  wire [0:0]OUTPUT_STREAM_TKEEP;
  wire [0:0]OUTPUT_STREAM_TLAST;
  wire OUTPUT_STREAM_TREADY;
  wire [0:0]OUTPUT_STREAM_TSTRB;
  wire [3:0]OUTPUT_STREAM_TUSER;
  wire OUTPUT_STREAM_TVALID;
  wire ap_clk;
  wire ap_rst_n;
  wire interrupt;
  wire [3:0]s_axi_CONTROL_BUS_ARADDR;
  wire s_axi_CONTROL_BUS_ARREADY;
  wire s_axi_CONTROL_BUS_ARVALID;
  wire [3:0]s_axi_CONTROL_BUS_AWADDR;
  wire s_axi_CONTROL_BUS_AWREADY;
  wire s_axi_CONTROL_BUS_AWVALID;
  wire s_axi_CONTROL_BUS_BREADY;
  wire [1:0]s_axi_CONTROL_BUS_BRESP;
  wire s_axi_CONTROL_BUS_BVALID;
  wire [31:0]s_axi_CONTROL_BUS_RDATA;
  wire s_axi_CONTROL_BUS_RREADY;
  wire [1:0]s_axi_CONTROL_BUS_RRESP;
  wire s_axi_CONTROL_BUS_RVALID;
  wire [31:0]s_axi_CONTROL_BUS_WDATA;
  wire s_axi_CONTROL_BUS_WREADY;
  wire [3:0]s_axi_CONTROL_BUS_WSTRB;
  wire s_axi_CONTROL_BUS_WVALID;

  (* C_S_AXI_CONTROL_BUS_ADDR_WIDTH = "4" *) 
  (* C_S_AXI_CONTROL_BUS_DATA_WIDTH = "32" *) 
  (* C_S_AXI_CONTROL_BUS_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_WSTRB_WIDTH = "4" *) 
  (* ap_ST_fsm_pp2_stage0 = "9'b000100000" *) 
  (* ap_ST_fsm_pp3_stage0 = "9'b010000000" *) 
  (* ap_ST_fsm_state1 = "9'b000000001" *) 
  (* ap_ST_fsm_state12 = "9'b001000000" *) 
  (* ap_ST_fsm_state17 = "9'b100000000" *) 
  (* ap_ST_fsm_state2 = "9'b000000010" *) 
  (* ap_ST_fsm_state3 = "9'b000000100" *) 
  (* ap_ST_fsm_state4 = "9'b000001000" *) 
  (* ap_ST_fsm_state5 = "9'b000010000" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HLS_accel inst
       (.INPUT_STREAM_TDATA(INPUT_STREAM_TDATA),
        .INPUT_STREAM_TDEST(INPUT_STREAM_TDEST),
        .INPUT_STREAM_TID(INPUT_STREAM_TID),
        .INPUT_STREAM_TKEEP(INPUT_STREAM_TKEEP),
        .INPUT_STREAM_TLAST(INPUT_STREAM_TLAST),
        .INPUT_STREAM_TREADY(INPUT_STREAM_TREADY),
        .INPUT_STREAM_TSTRB(INPUT_STREAM_TSTRB),
        .INPUT_STREAM_TUSER(INPUT_STREAM_TUSER),
        .INPUT_STREAM_TVALID(INPUT_STREAM_TVALID),
        .OUTPUT_STREAM_TDATA(OUTPUT_STREAM_TDATA),
        .OUTPUT_STREAM_TDEST(OUTPUT_STREAM_TDEST),
        .OUTPUT_STREAM_TID(OUTPUT_STREAM_TID),
        .OUTPUT_STREAM_TKEEP(OUTPUT_STREAM_TKEEP),
        .OUTPUT_STREAM_TLAST(OUTPUT_STREAM_TLAST),
        .OUTPUT_STREAM_TREADY(OUTPUT_STREAM_TREADY),
        .OUTPUT_STREAM_TSTRB(OUTPUT_STREAM_TSTRB),
        .OUTPUT_STREAM_TUSER(OUTPUT_STREAM_TUSER),
        .OUTPUT_STREAM_TVALID(OUTPUT_STREAM_TVALID),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .interrupt(interrupt),
        .s_axi_CONTROL_BUS_ARADDR(s_axi_CONTROL_BUS_ARADDR),
        .s_axi_CONTROL_BUS_ARREADY(s_axi_CONTROL_BUS_ARREADY),
        .s_axi_CONTROL_BUS_ARVALID(s_axi_CONTROL_BUS_ARVALID),
        .s_axi_CONTROL_BUS_AWADDR(s_axi_CONTROL_BUS_AWADDR),
        .s_axi_CONTROL_BUS_AWREADY(s_axi_CONTROL_BUS_AWREADY),
        .s_axi_CONTROL_BUS_AWVALID(s_axi_CONTROL_BUS_AWVALID),
        .s_axi_CONTROL_BUS_BREADY(s_axi_CONTROL_BUS_BREADY),
        .s_axi_CONTROL_BUS_BRESP(s_axi_CONTROL_BUS_BRESP),
        .s_axi_CONTROL_BUS_BVALID(s_axi_CONTROL_BUS_BVALID),
        .s_axi_CONTROL_BUS_RDATA(s_axi_CONTROL_BUS_RDATA),
        .s_axi_CONTROL_BUS_RREADY(s_axi_CONTROL_BUS_RREADY),
        .s_axi_CONTROL_BUS_RRESP(s_axi_CONTROL_BUS_RRESP),
        .s_axi_CONTROL_BUS_RVALID(s_axi_CONTROL_BUS_RVALID),
        .s_axi_CONTROL_BUS_WDATA(s_axi_CONTROL_BUS_WDATA),
        .s_axi_CONTROL_BUS_WREADY(s_axi_CONTROL_BUS_WREADY),
        .s_axi_CONTROL_BUS_WSTRB(s_axi_CONTROL_BUS_WSTRB),
        .s_axi_CONTROL_BUS_WVALID(s_axi_CONTROL_BUS_WVALID));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
