|an9134_test
clk => clk.IN4
key[0] => ~NO_FANOUT~
key[1] => key[1].IN1
key[2] => ~NO_FANOUT~
key[3] => ~NO_FANOUT~
hdmi_nreset <= power_on_rst.DB_MAX_OUTPUT_PORT_TYPE
hdmi_scl <> i2c_config:i2c_config_m0.i2c_scl
hdmi_sda <> i2c_config:i2c_config_m0.i2c_sda
hdmi_clk <= video_clk.DB_MAX_OUTPUT_PORT_TYPE
hdmi_hs <= mv_pattern:mv_pattern_m0.hs
hdmi_vs <= mv_pattern:mv_pattern_m0.vs
hdmi_de <= mv_pattern:mv_pattern_m0.de
hdmi_d[0] <= mv_pattern:mv_pattern_m0.rgb_b
hdmi_d[1] <= mv_pattern:mv_pattern_m0.rgb_b
hdmi_d[2] <= mv_pattern:mv_pattern_m0.rgb_b
hdmi_d[3] <= mv_pattern:mv_pattern_m0.rgb_b
hdmi_d[4] <= mv_pattern:mv_pattern_m0.rgb_b
hdmi_d[5] <= mv_pattern:mv_pattern_m0.rgb_b
hdmi_d[6] <= mv_pattern:mv_pattern_m0.rgb_b
hdmi_d[7] <= mv_pattern:mv_pattern_m0.rgb_b
hdmi_d[8] <= mv_pattern:mv_pattern_m0.rgb_g
hdmi_d[9] <= mv_pattern:mv_pattern_m0.rgb_g
hdmi_d[10] <= mv_pattern:mv_pattern_m0.rgb_g
hdmi_d[11] <= mv_pattern:mv_pattern_m0.rgb_g
hdmi_d[12] <= mv_pattern:mv_pattern_m0.rgb_g
hdmi_d[13] <= mv_pattern:mv_pattern_m0.rgb_g
hdmi_d[14] <= mv_pattern:mv_pattern_m0.rgb_g
hdmi_d[15] <= mv_pattern:mv_pattern_m0.rgb_g
hdmi_d[16] <= mv_pattern:mv_pattern_m0.rgb_r
hdmi_d[17] <= mv_pattern:mv_pattern_m0.rgb_r
hdmi_d[18] <= mv_pattern:mv_pattern_m0.rgb_r
hdmi_d[19] <= mv_pattern:mv_pattern_m0.rgb_r
hdmi_d[20] <= mv_pattern:mv_pattern_m0.rgb_r
hdmi_d[21] <= mv_pattern:mv_pattern_m0.rgb_r
hdmi_d[22] <= mv_pattern:mv_pattern_m0.rgb_r
hdmi_d[23] <= mv_pattern:mv_pattern_m0.rgb_r


|an9134_test|video_pll:video_pll_m0
inclk0 => sub_wire3[0].IN1
c0 <= altpll:altpll_component.clk


|an9134_test|video_pll:video_pll_m0|altpll:altpll_component
inclk[0] => video_pll_altpll:auto_generated.inclk[0]
inclk[1] => video_pll_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|an9134_test|video_pll:video_pll_m0|altpll:altpll_component|video_pll_altpll:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|an9134_test|reset_power_on:reset_power_on_m0
clk => rst_reg.CLK
clk => cnt[0].CLK
clk => cnt[1].CLK
clk => cnt[2].CLK
clk => cnt[3].CLK
clk => cnt[4].CLK
clk => cnt[5].CLK
clk => cnt[6].CLK
clk => cnt[7].CLK
clk => cnt[8].CLK
clk => cnt[9].CLK
clk => cnt[10].CLK
clk => cnt[11].CLK
clk => cnt[12].CLK
clk => cnt[13].CLK
clk => cnt[14].CLK
clk => cnt[15].CLK
clk => cnt[16].CLK
clk => cnt[17].CLK
clk => cnt[18].CLK
clk => cnt[19].CLK
clk => cnt[20].CLK
clk => cnt[21].CLK
clk => cnt[22].CLK
clk => cnt[23].CLK
clk => cnt[24].CLK
clk => cnt[25].CLK
clk => cnt[26].CLK
clk => cnt[27].CLK
clk => cnt[28].CLK
clk => cnt[29].CLK
clk => cnt[30].CLK
clk => cnt[31].CLK
user_rst => cnt[0].ACLR
user_rst => cnt[1].ACLR
user_rst => cnt[2].ACLR
user_rst => cnt[3].ACLR
user_rst => cnt[4].ACLR
user_rst => cnt[5].ACLR
user_rst => cnt[6].ACLR
user_rst => cnt[7].ACLR
user_rst => cnt[8].ACLR
user_rst => cnt[9].ACLR
user_rst => cnt[10].ACLR
user_rst => cnt[11].ACLR
user_rst => cnt[12].ACLR
user_rst => cnt[13].ACLR
user_rst => cnt[14].ACLR
user_rst => cnt[15].ACLR
user_rst => cnt[16].ACLR
user_rst => cnt[17].ACLR
user_rst => cnt[18].ACLR
user_rst => cnt[19].ACLR
user_rst => cnt[20].ACLR
user_rst => cnt[21].ACLR
user_rst => cnt[22].ACLR
user_rst => cnt[23].ACLR
user_rst => cnt[24].ACLR
user_rst => cnt[25].ACLR
user_rst => cnt[26].ACLR
user_rst => cnt[27].ACLR
user_rst => cnt[28].ACLR
user_rst => cnt[29].ACLR
user_rst => cnt[30].ACLR
user_rst => cnt[31].ACLR
power_on_rst <= rst_reg.DB_MAX_OUTPUT_PORT_TYPE


|an9134_test|i2c_config:i2c_config_m0
rst => rst.IN1
clk => clk.IN1
clk_div_cnt[0] => clk_div_cnt[0].IN1
clk_div_cnt[1] => clk_div_cnt[1].IN1
clk_div_cnt[2] => clk_div_cnt[2].IN1
clk_div_cnt[3] => clk_div_cnt[3].IN1
clk_div_cnt[4] => clk_div_cnt[4].IN1
clk_div_cnt[5] => clk_div_cnt[5].IN1
clk_div_cnt[6] => clk_div_cnt[6].IN1
clk_div_cnt[7] => clk_div_cnt[7].IN1
clk_div_cnt[8] => clk_div_cnt[8].IN1
clk_div_cnt[9] => clk_div_cnt[9].IN1
clk_div_cnt[10] => clk_div_cnt[10].IN1
clk_div_cnt[11] => clk_div_cnt[11].IN1
clk_div_cnt[12] => clk_div_cnt[12].IN1
clk_div_cnt[13] => clk_div_cnt[13].IN1
clk_div_cnt[14] => clk_div_cnt[14].IN1
clk_div_cnt[15] => clk_div_cnt[15].IN1
i2c_addr_2byte => i2c_addr_2byte.IN1
lut_index[0] <= lut_index[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut_index[1] <= lut_index[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut_index[2] <= lut_index[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut_index[3] <= lut_index[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut_index[4] <= lut_index[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut_index[5] <= lut_index[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut_index[6] <= lut_index[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut_index[7] <= lut_index[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut_index[8] <= lut_index[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut_index[9] <= lut_index[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut_dev_addr[0] => i2c_slave_dev_addr[0].IN1
lut_dev_addr[1] => i2c_slave_dev_addr[1].IN1
lut_dev_addr[2] => i2c_slave_dev_addr[2].IN1
lut_dev_addr[3] => i2c_slave_dev_addr[3].IN1
lut_dev_addr[4] => i2c_slave_dev_addr[4].IN1
lut_dev_addr[5] => i2c_slave_dev_addr[5].IN1
lut_dev_addr[6] => i2c_slave_dev_addr[6].IN1
lut_dev_addr[7] => i2c_slave_dev_addr[7].IN1
lut_reg_addr[0] => i2c_slave_reg_addr[0].IN1
lut_reg_addr[1] => i2c_slave_reg_addr[1].IN1
lut_reg_addr[2] => i2c_slave_reg_addr[2].IN1
lut_reg_addr[3] => i2c_slave_reg_addr[3].IN1
lut_reg_addr[4] => i2c_slave_reg_addr[4].IN1
lut_reg_addr[5] => i2c_slave_reg_addr[5].IN1
lut_reg_addr[6] => i2c_slave_reg_addr[6].IN1
lut_reg_addr[7] => i2c_slave_reg_addr[7].IN1
lut_reg_addr[8] => i2c_slave_reg_addr[8].IN1
lut_reg_addr[9] => i2c_slave_reg_addr[9].IN1
lut_reg_addr[10] => i2c_slave_reg_addr[10].IN1
lut_reg_addr[11] => i2c_slave_reg_addr[11].IN1
lut_reg_addr[12] => i2c_slave_reg_addr[12].IN1
lut_reg_addr[13] => i2c_slave_reg_addr[13].IN1
lut_reg_addr[14] => i2c_slave_reg_addr[14].IN1
lut_reg_addr[15] => i2c_slave_reg_addr[15].IN1
lut_reg_data[0] => i2c_write_data[0].IN1
lut_reg_data[1] => i2c_write_data[1].IN1
lut_reg_data[2] => i2c_write_data[2].IN1
lut_reg_data[3] => i2c_write_data[3].IN1
lut_reg_data[4] => i2c_write_data[4].IN1
lut_reg_data[5] => i2c_write_data[5].IN1
lut_reg_data[6] => i2c_write_data[6].IN1
lut_reg_data[7] => i2c_write_data[7].IN1
error <= error~reg0.DB_MAX_OUTPUT_PORT_TYPE
done <= done.DB_MAX_OUTPUT_PORT_TYPE
i2c_scl <> i2c_scl
i2c_sda <> i2c_sda


|an9134_test|i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0
rst => rst.IN1
clk => clk.IN1
clk_div_cnt[0] => clk_div_cnt[0].IN1
clk_div_cnt[1] => clk_div_cnt[1].IN1
clk_div_cnt[2] => clk_div_cnt[2].IN1
clk_div_cnt[3] => clk_div_cnt[3].IN1
clk_div_cnt[4] => clk_div_cnt[4].IN1
clk_div_cnt[5] => clk_div_cnt[5].IN1
clk_div_cnt[6] => clk_div_cnt[6].IN1
clk_div_cnt[7] => clk_div_cnt[7].IN1
clk_div_cnt[8] => clk_div_cnt[8].IN1
clk_div_cnt[9] => clk_div_cnt[9].IN1
clk_div_cnt[10] => clk_div_cnt[10].IN1
clk_div_cnt[11] => clk_div_cnt[11].IN1
clk_div_cnt[12] => clk_div_cnt[12].IN1
clk_div_cnt[13] => clk_div_cnt[13].IN1
clk_div_cnt[14] => clk_div_cnt[14].IN1
clk_div_cnt[15] => clk_div_cnt[15].IN1
scl_pad_i => scl_pad_i.IN1
scl_pad_o <= i2c_master_byte_ctrl:byte_controller.scl_o
scl_padoen_o <= i2c_master_byte_ctrl:byte_controller.scl_oen
sda_pad_i => sda_pad_i.IN1
sda_pad_o <= i2c_master_byte_ctrl:byte_controller.sda_o
sda_padoen_o <= i2c_master_byte_ctrl:byte_controller.sda_oen
i2c_addr_2byte => txr.OUTPUTSELECT
i2c_addr_2byte => txr.OUTPUTSELECT
i2c_addr_2byte => txr.OUTPUTSELECT
i2c_addr_2byte => txr.OUTPUTSELECT
i2c_addr_2byte => txr.OUTPUTSELECT
i2c_addr_2byte => txr.OUTPUTSELECT
i2c_addr_2byte => txr.OUTPUTSELECT
i2c_addr_2byte => txr.OUTPUTSELECT
i2c_addr_2byte => next_state.DATAB
i2c_addr_2byte => next_state.DATAB
i2c_read_req => next_state.DATAA
i2c_read_req => next_state.DATAA
i2c_read_req_ack <= i2c_read_req_ack.DB_MAX_OUTPUT_PORT_TYPE
i2c_write_req => next_state.OUTPUTSELECT
i2c_write_req => next_state.OUTPUTSELECT
i2c_write_req => Selector1.IN3
i2c_write_req_ack <= i2c_write_req_ack.DB_MAX_OUTPUT_PORT_TYPE
i2c_slave_dev_addr[0] => ~NO_FANOUT~
i2c_slave_dev_addr[1] => Selector19.IN6
i2c_slave_dev_addr[2] => Selector18.IN6
i2c_slave_dev_addr[3] => Selector17.IN6
i2c_slave_dev_addr[4] => Selector16.IN6
i2c_slave_dev_addr[5] => Selector15.IN6
i2c_slave_dev_addr[6] => Selector14.IN6
i2c_slave_dev_addr[7] => Selector13.IN6
i2c_slave_reg_addr[0] => txr.DATAA
i2c_slave_reg_addr[0] => Selector20.IN7
i2c_slave_reg_addr[1] => txr.DATAA
i2c_slave_reg_addr[1] => Selector19.IN7
i2c_slave_reg_addr[2] => txr.DATAA
i2c_slave_reg_addr[2] => Selector18.IN7
i2c_slave_reg_addr[3] => txr.DATAA
i2c_slave_reg_addr[3] => Selector17.IN7
i2c_slave_reg_addr[4] => txr.DATAA
i2c_slave_reg_addr[4] => Selector16.IN7
i2c_slave_reg_addr[5] => txr.DATAA
i2c_slave_reg_addr[5] => Selector15.IN7
i2c_slave_reg_addr[6] => txr.DATAA
i2c_slave_reg_addr[6] => Selector14.IN7
i2c_slave_reg_addr[7] => txr.DATAA
i2c_slave_reg_addr[7] => Selector13.IN7
i2c_slave_reg_addr[8] => txr.DATAB
i2c_slave_reg_addr[9] => txr.DATAB
i2c_slave_reg_addr[10] => txr.DATAB
i2c_slave_reg_addr[11] => txr.DATAB
i2c_slave_reg_addr[12] => txr.DATAB
i2c_slave_reg_addr[13] => txr.DATAB
i2c_slave_reg_addr[14] => txr.DATAB
i2c_slave_reg_addr[15] => txr.DATAB
i2c_write_data[0] => Selector20.IN8
i2c_write_data[1] => Selector19.IN8
i2c_write_data[2] => Selector18.IN8
i2c_write_data[3] => Selector17.IN8
i2c_write_data[4] => Selector16.IN8
i2c_write_data[5] => Selector15.IN8
i2c_write_data[6] => Selector14.IN8
i2c_write_data[7] => Selector13.IN8
i2c_read_data[0] <= i2c_read_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_read_data[1] <= i2c_read_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_read_data[2] <= i2c_read_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_read_data[3] <= i2c_read_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_read_data[4] <= i2c_read_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_read_data[5] <= i2c_read_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_read_data[6] <= i2c_read_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_read_data[7] <= i2c_read_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
error <= error~reg0.DB_MAX_OUTPUT_PORT_TYPE


|an9134_test|i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller
clk => clk.IN1
rst => rst.IN1
nReset => nReset.IN1
ena => ena.IN1
clk_cnt[0] => clk_cnt[0].IN1
clk_cnt[1] => clk_cnt[1].IN1
clk_cnt[2] => clk_cnt[2].IN1
clk_cnt[3] => clk_cnt[3].IN1
clk_cnt[4] => clk_cnt[4].IN1
clk_cnt[5] => clk_cnt[5].IN1
clk_cnt[6] => clk_cnt[6].IN1
clk_cnt[7] => clk_cnt[7].IN1
clk_cnt[8] => clk_cnt[8].IN1
clk_cnt[9] => clk_cnt[9].IN1
clk_cnt[10] => clk_cnt[10].IN1
clk_cnt[11] => clk_cnt[11].IN1
clk_cnt[12] => clk_cnt[12].IN1
clk_cnt[13] => clk_cnt[13].IN1
clk_cnt[14] => clk_cnt[14].IN1
clk_cnt[15] => clk_cnt[15].IN1
start => core_cmd.OUTPUTSELECT
start => core_cmd.OUTPUTSELECT
start => core_cmd.OUTPUTSELECT
start => c_state.DATAB
start => core_cmd.DATAB
stop => go.IN1
stop => c_state.DATAB
stop => core_cmd.DATAB
stop => cmd_ack.DATAB
stop => c_state.DATAB
read => go.IN0
read => core_cmd.OUTPUTSELECT
read => core_cmd.OUTPUTSELECT
read => core_cmd.DATAA
read => c_state.DATAB
read => core_cmd.DATAB
read => core_cmd.DATAB
read => c_state.DATAB
write => go.IN1
write => core_cmd.DATAA
write => core_cmd.DATAA
ack_in => core_txd.DATAB
ack_in => core_txd.DATAA
din[0] => sr.DATAB
din[1] => sr.DATAB
din[2] => sr.DATAB
din[3] => sr.DATAB
din[4] => sr.DATAB
din[5] => sr.DATAB
din[6] => sr.DATAB
din[7] => sr.DATAB
cmd_ack <= cmd_ack~reg0.DB_MAX_OUTPUT_PORT_TYPE
ack_out <= ack_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[0] <= sr[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= sr[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= sr[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= sr[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= sr[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= sr[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= sr[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= sr[7].DB_MAX_OUTPUT_PORT_TYPE
i2c_busy <= i2c_master_bit_ctrl:bit_controller.busy
i2c_al <= i2c_master_bit_ctrl:bit_controller.al
scl_i => scl_i.IN1
scl_o <= i2c_master_bit_ctrl:bit_controller.scl_o
scl_oen <= i2c_master_bit_ctrl:bit_controller.scl_oen
sda_i => sda_i.IN1
sda_o <= i2c_master_bit_ctrl:bit_controller.sda_o
sda_oen <= i2c_master_bit_ctrl:bit_controller.sda_oen


|an9134_test|i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller
clk => sda_chk.CLK
clk => sda_oen~reg0.CLK
clk => scl_oen~reg0.CLK
clk => cmd_ack~reg0.CLK
clk => c_state[0].CLK
clk => c_state[1].CLK
clk => c_state[2].CLK
clk => c_state[3].CLK
clk => c_state[4].CLK
clk => c_state[5].CLK
clk => c_state[6].CLK
clk => c_state[7].CLK
clk => c_state[8].CLK
clk => c_state[9].CLK
clk => c_state[10].CLK
clk => c_state[11].CLK
clk => c_state[12].CLK
clk => c_state[13].CLK
clk => c_state[14].CLK
clk => c_state[15].CLK
clk => c_state[16].CLK
clk => c_state[17].CLK
clk => dout~reg0.CLK
clk => al~reg0.CLK
clk => cmd_stop.CLK
clk => busy~reg0.CLK
clk => sto_condition.CLK
clk => sta_condition.CLK
clk => dSDA.CLK
clk => dSCL.CLK
clk => sSDA.CLK
clk => sSCL.CLK
clk => fSDA[0].CLK
clk => fSDA[1].CLK
clk => fSDA[2].CLK
clk => fSCL[0].CLK
clk => fSCL[1].CLK
clk => fSCL[2].CLK
clk => filter_cnt[0].CLK
clk => filter_cnt[1].CLK
clk => filter_cnt[2].CLK
clk => filter_cnt[3].CLK
clk => filter_cnt[4].CLK
clk => filter_cnt[5].CLK
clk => filter_cnt[6].CLK
clk => filter_cnt[7].CLK
clk => filter_cnt[8].CLK
clk => filter_cnt[9].CLK
clk => filter_cnt[10].CLK
clk => filter_cnt[11].CLK
clk => filter_cnt[12].CLK
clk => filter_cnt[13].CLK
clk => cSDA[0].CLK
clk => cSDA[1].CLK
clk => cSCL[0].CLK
clk => cSCL[1].CLK
clk => clk_en.CLK
clk => cnt[0].CLK
clk => cnt[1].CLK
clk => cnt[2].CLK
clk => cnt[3].CLK
clk => cnt[4].CLK
clk => cnt[5].CLK
clk => cnt[6].CLK
clk => cnt[7].CLK
clk => cnt[8].CLK
clk => cnt[9].CLK
clk => cnt[10].CLK
clk => cnt[11].CLK
clk => cnt[12].CLK
clk => cnt[13].CLK
clk => cnt[14].CLK
clk => cnt[15].CLK
clk => slave_wait.CLK
clk => dscl_oen.CLK
rst => always2.IN1
rst => cSCL.OUTPUTSELECT
rst => cSCL.OUTPUTSELECT
rst => cSDA.OUTPUTSELECT
rst => cSDA.OUTPUTSELECT
rst => always4.IN0
rst => fSCL.OUTPUTSELECT
rst => fSCL.OUTPUTSELECT
rst => fSCL.OUTPUTSELECT
rst => fSDA.OUTPUTSELECT
rst => fSDA.OUTPUTSELECT
rst => fSDA.OUTPUTSELECT
rst => sSCL.OUTPUTSELECT
rst => sSDA.OUTPUTSELECT
rst => dSCL.OUTPUTSELECT
rst => dSDA.OUTPUTSELECT
rst => sta_condition.OUTPUTSELECT
rst => sto_condition.OUTPUTSELECT
rst => busy.OUTPUTSELECT
rst => cmd_stop.OUTPUTSELECT
rst => al.OUTPUTSELECT
rst => always12.IN1
nReset => sda_chk.ACLR
nReset => sda_oen~reg0.PRESET
nReset => scl_oen~reg0.PRESET
nReset => cmd_ack~reg0.ACLR
nReset => c_state[0].ACLR
nReset => c_state[1].ACLR
nReset => c_state[2].ACLR
nReset => c_state[3].ACLR
nReset => c_state[4].ACLR
nReset => c_state[5].ACLR
nReset => c_state[6].ACLR
nReset => c_state[7].ACLR
nReset => c_state[8].ACLR
nReset => c_state[9].ACLR
nReset => c_state[10].ACLR
nReset => c_state[11].ACLR
nReset => c_state[12].ACLR
nReset => c_state[13].ACLR
nReset => c_state[14].ACLR
nReset => c_state[15].ACLR
nReset => c_state[16].ACLR
nReset => c_state[17].ACLR
nReset => busy~reg0.ACLR
nReset => al~reg0.ACLR
nReset => slave_wait.ACLR
nReset => clk_en.PRESET
nReset => cnt[0].ACLR
nReset => cnt[1].ACLR
nReset => cnt[2].ACLR
nReset => cnt[3].ACLR
nReset => cnt[4].ACLR
nReset => cnt[5].ACLR
nReset => cnt[6].ACLR
nReset => cnt[7].ACLR
nReset => cnt[8].ACLR
nReset => cnt[9].ACLR
nReset => cnt[10].ACLR
nReset => cnt[11].ACLR
nReset => cnt[12].ACLR
nReset => cnt[13].ACLR
nReset => cnt[14].ACLR
nReset => cnt[15].ACLR
nReset => cSDA[0].ACLR
nReset => cSDA[1].ACLR
nReset => cSCL[0].ACLR
nReset => cSCL[1].ACLR
nReset => filter_cnt[0].ACLR
nReset => filter_cnt[1].ACLR
nReset => filter_cnt[2].ACLR
nReset => filter_cnt[3].ACLR
nReset => filter_cnt[4].ACLR
nReset => filter_cnt[5].ACLR
nReset => filter_cnt[6].ACLR
nReset => filter_cnt[7].ACLR
nReset => filter_cnt[8].ACLR
nReset => filter_cnt[9].ACLR
nReset => filter_cnt[10].ACLR
nReset => filter_cnt[11].ACLR
nReset => filter_cnt[12].ACLR
nReset => filter_cnt[13].ACLR
nReset => fSDA[0].PRESET
nReset => fSDA[1].PRESET
nReset => fSDA[2].PRESET
nReset => fSCL[0].PRESET
nReset => fSCL[1].PRESET
nReset => fSCL[2].PRESET
nReset => dSDA.PRESET
nReset => dSCL.PRESET
nReset => sSDA.PRESET
nReset => sSCL.PRESET
nReset => sto_condition.ACLR
nReset => sta_condition.ACLR
nReset => cmd_stop.ACLR
ena => always2.IN1
ena => always4.IN1
clk_cnt[0] => cnt.DATAB
clk_cnt[1] => cnt.DATAB
clk_cnt[2] => cnt.DATAB
clk_cnt[2] => filter_cnt.DATAB
clk_cnt[3] => cnt.DATAB
clk_cnt[3] => filter_cnt.DATAB
clk_cnt[4] => cnt.DATAB
clk_cnt[4] => filter_cnt.DATAB
clk_cnt[5] => cnt.DATAB
clk_cnt[5] => filter_cnt.DATAB
clk_cnt[6] => cnt.DATAB
clk_cnt[6] => filter_cnt.DATAB
clk_cnt[7] => cnt.DATAB
clk_cnt[7] => filter_cnt.DATAB
clk_cnt[8] => cnt.DATAB
clk_cnt[8] => filter_cnt.DATAB
clk_cnt[9] => cnt.DATAB
clk_cnt[9] => filter_cnt.DATAB
clk_cnt[10] => cnt.DATAB
clk_cnt[10] => filter_cnt.DATAB
clk_cnt[11] => cnt.DATAB
clk_cnt[11] => filter_cnt.DATAB
clk_cnt[12] => cnt.DATAB
clk_cnt[12] => filter_cnt.DATAB
clk_cnt[13] => cnt.DATAB
clk_cnt[13] => filter_cnt.DATAB
clk_cnt[14] => cnt.DATAB
clk_cnt[14] => filter_cnt.DATAB
clk_cnt[15] => cnt.DATAB
clk_cnt[15] => filter_cnt.DATAB
cmd[0] => Decoder0.IN3
cmd[0] => Equal0.IN3
cmd[1] => Decoder0.IN2
cmd[1] => Equal0.IN0
cmd[2] => Decoder0.IN1
cmd[2] => Equal0.IN2
cmd[3] => Decoder0.IN0
cmd[3] => Equal0.IN1
cmd_ack <= cmd_ack~reg0.DB_MAX_OUTPUT_PORT_TYPE
busy <= busy~reg0.DB_MAX_OUTPUT_PORT_TYPE
al <= al~reg0.DB_MAX_OUTPUT_PORT_TYPE
din => Selector1.IN6
dout <= dout~reg0.DB_MAX_OUTPUT_PORT_TYPE
scl_i => cSCL.DATAA
scl_o <= <GND>
scl_oen <= scl_oen~reg0.DB_MAX_OUTPUT_PORT_TYPE
sda_i => cSDA.DATAA
sda_o <= <GND>
sda_oen <= sda_oen~reg0.DB_MAX_OUTPUT_PORT_TYPE


|an9134_test|lut_9134:lut_9134_m0
lut_index[0] => Equal0.IN19
lut_index[0] => Equal1.IN19
lut_index[1] => Equal0.IN18
lut_index[1] => Equal1.IN18
lut_index[2] => Equal0.IN17
lut_index[2] => Equal1.IN17
lut_index[3] => Equal0.IN16
lut_index[3] => Equal1.IN16
lut_index[4] => Equal0.IN15
lut_index[4] => Equal1.IN15
lut_index[5] => Equal0.IN14
lut_index[5] => Equal1.IN14
lut_index[6] => Equal0.IN13
lut_index[6] => Equal1.IN13
lut_index[7] => Equal0.IN12
lut_index[7] => Equal1.IN12
lut_index[8] => Equal0.IN11
lut_index[8] => Equal1.IN11
lut_index[9] => Equal0.IN10
lut_index[9] => Equal1.IN10
lut_data[0] <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
lut_data[1] <= WideNor0.DB_MAX_OUTPUT_PORT_TYPE
lut_data[2] <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
lut_data[3] <= WideNor0.DB_MAX_OUTPUT_PORT_TYPE
lut_data[4] <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
lut_data[5] <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
lut_data[6] <= WideNor0.DB_MAX_OUTPUT_PORT_TYPE
lut_data[7] <= WideNor0.DB_MAX_OUTPUT_PORT_TYPE
lut_data[8] <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
lut_data[9] <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
lut_data[10] <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
lut_data[11] <= <VCC>
lut_data[12] <= WideNor0.DB_MAX_OUTPUT_PORT_TYPE
lut_data[13] <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
lut_data[14] <= WideNor0.DB_MAX_OUTPUT_PORT_TYPE
lut_data[15] <= WideNor0.DB_MAX_OUTPUT_PORT_TYPE
lut_data[16] <= WideNor0.DB_MAX_OUTPUT_PORT_TYPE
lut_data[17] <= WideNor0.DB_MAX_OUTPUT_PORT_TYPE
lut_data[18] <= WideNor0.DB_MAX_OUTPUT_PORT_TYPE
lut_data[19] <= WideNor0.DB_MAX_OUTPUT_PORT_TYPE
lut_data[20] <= WideNor0.DB_MAX_OUTPUT_PORT_TYPE
lut_data[21] <= WideNor0.DB_MAX_OUTPUT_PORT_TYPE
lut_data[22] <= WideNor0.DB_MAX_OUTPUT_PORT_TYPE
lut_data[23] <= WideNor0.DB_MAX_OUTPUT_PORT_TYPE
lut_data[24] <= WideNor0.DB_MAX_OUTPUT_PORT_TYPE
lut_data[25] <= <VCC>
lut_data[26] <= WideNor0.DB_MAX_OUTPUT_PORT_TYPE
lut_data[27] <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
lut_data[28] <= <VCC>
lut_data[29] <= <VCC>
lut_data[30] <= <VCC>
lut_data[31] <= WideNor0.DB_MAX_OUTPUT_PORT_TYPE


|an9134_test|ax_debounce:ax_debounce_m0
clk => button_negedge~reg0.CLK
clk => button_posedge~reg0.CLK
clk => button_out_d0.CLK
clk => button_out~reg0.CLK
clk => q_reg[0].CLK
clk => q_reg[1].CLK
clk => q_reg[2].CLK
clk => q_reg[3].CLK
clk => q_reg[4].CLK
clk => q_reg[5].CLK
clk => q_reg[6].CLK
clk => q_reg[7].CLK
clk => q_reg[8].CLK
clk => q_reg[9].CLK
clk => q_reg[10].CLK
clk => q_reg[11].CLK
clk => q_reg[12].CLK
clk => q_reg[13].CLK
clk => q_reg[14].CLK
clk => q_reg[15].CLK
clk => q_reg[16].CLK
clk => q_reg[17].CLK
clk => q_reg[18].CLK
clk => q_reg[19].CLK
clk => q_reg[20].CLK
clk => q_reg[21].CLK
clk => q_reg[22].CLK
clk => q_reg[23].CLK
clk => q_reg[24].CLK
clk => q_reg[25].CLK
clk => q_reg[26].CLK
clk => q_reg[27].CLK
clk => q_reg[28].CLK
clk => q_reg[29].CLK
clk => q_reg[30].CLK
clk => q_reg[31].CLK
clk => DFF2.CLK
clk => DFF1.CLK
rst => button_negedge~reg0.ACLR
rst => button_posedge~reg0.ACLR
rst => button_out_d0.PRESET
rst => button_out~reg0.PRESET
rst => q_reg[0].ACLR
rst => q_reg[1].ACLR
rst => q_reg[2].ACLR
rst => q_reg[3].ACLR
rst => q_reg[4].ACLR
rst => q_reg[5].ACLR
rst => q_reg[6].ACLR
rst => q_reg[7].ACLR
rst => q_reg[8].ACLR
rst => q_reg[9].ACLR
rst => q_reg[10].ACLR
rst => q_reg[11].ACLR
rst => q_reg[12].ACLR
rst => q_reg[13].ACLR
rst => q_reg[14].ACLR
rst => q_reg[15].ACLR
rst => q_reg[16].ACLR
rst => q_reg[17].ACLR
rst => q_reg[18].ACLR
rst => q_reg[19].ACLR
rst => q_reg[20].ACLR
rst => q_reg[21].ACLR
rst => q_reg[22].ACLR
rst => q_reg[23].ACLR
rst => q_reg[24].ACLR
rst => q_reg[25].ACLR
rst => q_reg[26].ACLR
rst => q_reg[27].ACLR
rst => q_reg[28].ACLR
rst => q_reg[29].ACLR
rst => q_reg[30].ACLR
rst => q_reg[31].ACLR
rst => DFF2.ACLR
rst => DFF1.ACLR
button_in => DFF1.DATAIN
button_posedge <= button_posedge~reg0.DB_MAX_OUTPUT_PORT_TYPE
button_negedge <= button_negedge~reg0.DB_MAX_OUTPUT_PORT_TYPE
button_out <= button_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|an9134_test|mv_pattern:mv_pattern_m0
clk => clk.IN9
rst => rst.IN9
mode[0] => Mux0.IN3
mode[0] => Mux1.IN3
mode[0] => Mux2.IN3
mode[0] => Mux3.IN3
mode[0] => Mux4.IN3
mode[0] => Mux5.IN3
mode[0] => Mux6.IN3
mode[0] => Mux7.IN3
mode[0] => Mux8.IN3
mode[0] => Mux9.IN3
mode[0] => Mux10.IN3
mode[0] => Mux11.IN3
mode[0] => Mux12.IN3
mode[0] => Mux13.IN3
mode[0] => Mux14.IN3
mode[0] => Mux15.IN3
mode[0] => Mux16.IN3
mode[0] => Mux17.IN3
mode[0] => Mux18.IN3
mode[0] => Mux19.IN3
mode[0] => Mux20.IN3
mode[0] => Mux21.IN3
mode[0] => Mux22.IN3
mode[0] => Mux23.IN3
mode[0] => Mux24.IN3
mode[0] => Mux25.IN3
mode[0] => Mux26.IN3
mode[1] => Mux0.IN2
mode[1] => Mux1.IN2
mode[1] => Mux2.IN2
mode[1] => Mux3.IN2
mode[1] => Mux4.IN2
mode[1] => Mux5.IN2
mode[1] => Mux6.IN2
mode[1] => Mux7.IN2
mode[1] => Mux8.IN2
mode[1] => Mux9.IN2
mode[1] => Mux10.IN2
mode[1] => Mux11.IN2
mode[1] => Mux12.IN2
mode[1] => Mux13.IN2
mode[1] => Mux14.IN2
mode[1] => Mux15.IN2
mode[1] => Mux16.IN2
mode[1] => Mux17.IN2
mode[1] => Mux18.IN2
mode[1] => Mux19.IN2
mode[1] => Mux20.IN2
mode[1] => Mux21.IN2
mode[1] => Mux22.IN2
mode[1] => Mux23.IN2
mode[1] => Mux24.IN2
mode[1] => Mux25.IN2
mode[1] => Mux26.IN2
mode[2] => Mux0.IN1
mode[2] => Mux1.IN1
mode[2] => Mux2.IN1
mode[2] => Mux3.IN1
mode[2] => Mux4.IN1
mode[2] => Mux5.IN1
mode[2] => Mux6.IN1
mode[2] => Mux7.IN1
mode[2] => Mux8.IN1
mode[2] => Mux9.IN1
mode[2] => Mux10.IN1
mode[2] => Mux11.IN1
mode[2] => Mux12.IN1
mode[2] => Mux13.IN1
mode[2] => Mux14.IN1
mode[2] => Mux15.IN1
mode[2] => Mux16.IN1
mode[2] => Mux17.IN1
mode[2] => Mux18.IN1
mode[2] => Mux19.IN1
mode[2] => Mux20.IN1
mode[2] => Mux21.IN1
mode[2] => Mux22.IN1
mode[2] => Mux23.IN1
mode[2] => Mux24.IN1
mode[2] => Mux25.IN1
mode[2] => Mux26.IN1
mode[3] => Mux0.IN0
mode[3] => Mux1.IN0
mode[3] => Mux2.IN0
mode[3] => Mux3.IN0
mode[3] => Mux4.IN0
mode[3] => Mux5.IN0
mode[3] => Mux6.IN0
mode[3] => Mux7.IN0
mode[3] => Mux8.IN0
mode[3] => Mux9.IN0
mode[3] => Mux10.IN0
mode[3] => Mux11.IN0
mode[3] => Mux12.IN0
mode[3] => Mux13.IN0
mode[3] => Mux14.IN0
mode[3] => Mux15.IN0
mode[3] => Mux16.IN0
mode[3] => Mux17.IN0
mode[3] => Mux18.IN0
mode[3] => Mux19.IN0
mode[3] => Mux20.IN0
mode[3] => Mux21.IN0
mode[3] => Mux22.IN0
mode[3] => Mux23.IN0
mode[3] => Mux24.IN0
mode[3] => Mux25.IN0
mode[3] => Mux26.IN0
positive_hsync => positive_hsync.IN1
positive_vsync => positive_vsync.IN1
htotal_size[0] => htotal_size[0].IN1
htotal_size[1] => htotal_size[1].IN1
htotal_size[2] => htotal_size[2].IN1
htotal_size[3] => htotal_size[3].IN1
htotal_size[4] => htotal_size[4].IN1
htotal_size[5] => htotal_size[5].IN1
htotal_size[6] => htotal_size[6].IN1
htotal_size[7] => htotal_size[7].IN1
htotal_size[8] => htotal_size[8].IN1
htotal_size[9] => htotal_size[9].IN1
htotal_size[10] => htotal_size[10].IN1
htotal_size[11] => htotal_size[11].IN1
htotal_size[12] => htotal_size[12].IN1
htotal_size[13] => htotal_size[13].IN1
htotal_size[14] => htotal_size[14].IN1
htotal_size[15] => htotal_size[15].IN1
hactive_start[0] => hactive_start[0].IN1
hactive_start[1] => hactive_start[1].IN1
hactive_start[2] => hactive_start[2].IN1
hactive_start[3] => hactive_start[3].IN1
hactive_start[4] => hactive_start[4].IN1
hactive_start[5] => hactive_start[5].IN1
hactive_start[6] => hactive_start[6].IN1
hactive_start[7] => hactive_start[7].IN1
hactive_start[8] => hactive_start[8].IN1
hactive_start[9] => hactive_start[9].IN1
hactive_start[10] => hactive_start[10].IN1
hactive_start[11] => hactive_start[11].IN1
hactive_start[12] => hactive_start[12].IN1
hactive_start[13] => hactive_start[13].IN1
hactive_start[14] => hactive_start[14].IN1
hactive_start[15] => hactive_start[15].IN1
hactive_end[0] => hactive_end[0].IN1
hactive_end[1] => hactive_end[1].IN1
hactive_end[2] => hactive_end[2].IN1
hactive_end[3] => hactive_end[3].IN1
hactive_end[4] => hactive_end[4].IN1
hactive_end[5] => hactive_end[5].IN1
hactive_end[6] => hactive_end[6].IN1
hactive_end[7] => hactive_end[7].IN1
hactive_end[8] => hactive_end[8].IN1
hactive_end[9] => hactive_end[9].IN1
hactive_end[10] => hactive_end[10].IN1
hactive_end[11] => hactive_end[11].IN1
hactive_end[12] => hactive_end[12].IN1
hactive_end[13] => hactive_end[13].IN1
hactive_end[14] => hactive_end[14].IN1
hactive_end[15] => hactive_end[15].IN1
hsync_start[0] => hsync_start[0].IN1
hsync_start[1] => hsync_start[1].IN1
hsync_start[2] => hsync_start[2].IN1
hsync_start[3] => hsync_start[3].IN1
hsync_start[4] => hsync_start[4].IN1
hsync_start[5] => hsync_start[5].IN1
hsync_start[6] => hsync_start[6].IN1
hsync_start[7] => hsync_start[7].IN1
hsync_start[8] => hsync_start[8].IN1
hsync_start[9] => hsync_start[9].IN1
hsync_start[10] => hsync_start[10].IN1
hsync_start[11] => hsync_start[11].IN1
hsync_start[12] => hsync_start[12].IN1
hsync_start[13] => hsync_start[13].IN1
hsync_start[14] => hsync_start[14].IN1
hsync_start[15] => hsync_start[15].IN1
hsync_end[0] => hsync_end[0].IN1
hsync_end[1] => hsync_end[1].IN1
hsync_end[2] => hsync_end[2].IN1
hsync_end[3] => hsync_end[3].IN1
hsync_end[4] => hsync_end[4].IN1
hsync_end[5] => hsync_end[5].IN1
hsync_end[6] => hsync_end[6].IN1
hsync_end[7] => hsync_end[7].IN1
hsync_end[8] => hsync_end[8].IN1
hsync_end[9] => hsync_end[9].IN1
hsync_end[10] => hsync_end[10].IN1
hsync_end[11] => hsync_end[11].IN1
hsync_end[12] => hsync_end[12].IN1
hsync_end[13] => hsync_end[13].IN1
hsync_end[14] => hsync_end[14].IN1
hsync_end[15] => hsync_end[15].IN1
vtotal_size[0] => vtotal_size[0].IN1
vtotal_size[1] => vtotal_size[1].IN1
vtotal_size[2] => vtotal_size[2].IN1
vtotal_size[3] => vtotal_size[3].IN1
vtotal_size[4] => vtotal_size[4].IN1
vtotal_size[5] => vtotal_size[5].IN1
vtotal_size[6] => vtotal_size[6].IN1
vtotal_size[7] => vtotal_size[7].IN1
vtotal_size[8] => vtotal_size[8].IN1
vtotal_size[9] => vtotal_size[9].IN1
vtotal_size[10] => vtotal_size[10].IN1
vtotal_size[11] => vtotal_size[11].IN1
vtotal_size[12] => vtotal_size[12].IN1
vtotal_size[13] => vtotal_size[13].IN1
vtotal_size[14] => vtotal_size[14].IN1
vtotal_size[15] => vtotal_size[15].IN1
vactive_start[0] => vactive_start[0].IN1
vactive_start[1] => vactive_start[1].IN1
vactive_start[2] => vactive_start[2].IN1
vactive_start[3] => vactive_start[3].IN1
vactive_start[4] => vactive_start[4].IN1
vactive_start[5] => vactive_start[5].IN1
vactive_start[6] => vactive_start[6].IN1
vactive_start[7] => vactive_start[7].IN1
vactive_start[8] => vactive_start[8].IN1
vactive_start[9] => vactive_start[9].IN1
vactive_start[10] => vactive_start[10].IN1
vactive_start[11] => vactive_start[11].IN1
vactive_start[12] => vactive_start[12].IN1
vactive_start[13] => vactive_start[13].IN1
vactive_start[14] => vactive_start[14].IN1
vactive_start[15] => vactive_start[15].IN1
vactive_end[0] => vactive_end[0].IN1
vactive_end[1] => vactive_end[1].IN1
vactive_end[2] => vactive_end[2].IN1
vactive_end[3] => vactive_end[3].IN1
vactive_end[4] => vactive_end[4].IN1
vactive_end[5] => vactive_end[5].IN1
vactive_end[6] => vactive_end[6].IN1
vactive_end[7] => vactive_end[7].IN1
vactive_end[8] => vactive_end[8].IN1
vactive_end[9] => vactive_end[9].IN1
vactive_end[10] => vactive_end[10].IN1
vactive_end[11] => vactive_end[11].IN1
vactive_end[12] => vactive_end[12].IN1
vactive_end[13] => vactive_end[13].IN1
vactive_end[14] => vactive_end[14].IN1
vactive_end[15] => vactive_end[15].IN1
vsync_start[0] => vsync_start[0].IN1
vsync_start[1] => vsync_start[1].IN1
vsync_start[2] => vsync_start[2].IN1
vsync_start[3] => vsync_start[3].IN1
vsync_start[4] => vsync_start[4].IN1
vsync_start[5] => vsync_start[5].IN1
vsync_start[6] => vsync_start[6].IN1
vsync_start[7] => vsync_start[7].IN1
vsync_start[8] => vsync_start[8].IN1
vsync_start[9] => vsync_start[9].IN1
vsync_start[10] => vsync_start[10].IN1
vsync_start[11] => vsync_start[11].IN1
vsync_start[12] => vsync_start[12].IN1
vsync_start[13] => vsync_start[13].IN1
vsync_start[14] => vsync_start[14].IN1
vsync_start[15] => vsync_start[15].IN1
vsync_end[0] => vsync_end[0].IN1
vsync_end[1] => vsync_end[1].IN1
vsync_end[2] => vsync_end[2].IN1
vsync_end[3] => vsync_end[3].IN1
vsync_end[4] => vsync_end[4].IN1
vsync_end[5] => vsync_end[5].IN1
vsync_end[6] => vsync_end[6].IN1
vsync_end[7] => vsync_end[7].IN1
vsync_end[8] => vsync_end[8].IN1
vsync_end[9] => vsync_end[9].IN1
vsync_end[10] => vsync_end[10].IN1
vsync_end[11] => vsync_end[11].IN1
vsync_end[12] => vsync_end[12].IN1
vsync_end[13] => vsync_end[13].IN1
vsync_end[14] => vsync_end[14].IN1
vsync_end[15] => vsync_end[15].IN1
hs <= pattern_hs.DB_MAX_OUTPUT_PORT_TYPE
vs <= pattern_vs.DB_MAX_OUTPUT_PORT_TYPE
de <= pattern_de.DB_MAX_OUTPUT_PORT_TYPE
rgb_r[0] <= pattern_rgb_r[0].DB_MAX_OUTPUT_PORT_TYPE
rgb_r[1] <= pattern_rgb_r[1].DB_MAX_OUTPUT_PORT_TYPE
rgb_r[2] <= pattern_rgb_r[2].DB_MAX_OUTPUT_PORT_TYPE
rgb_r[3] <= pattern_rgb_r[3].DB_MAX_OUTPUT_PORT_TYPE
rgb_r[4] <= pattern_rgb_r[4].DB_MAX_OUTPUT_PORT_TYPE
rgb_r[5] <= pattern_rgb_r[5].DB_MAX_OUTPUT_PORT_TYPE
rgb_r[6] <= pattern_rgb_r[6].DB_MAX_OUTPUT_PORT_TYPE
rgb_r[7] <= pattern_rgb_r[7].DB_MAX_OUTPUT_PORT_TYPE
rgb_g[0] <= pattern_rgb_g[0].DB_MAX_OUTPUT_PORT_TYPE
rgb_g[1] <= pattern_rgb_g[1].DB_MAX_OUTPUT_PORT_TYPE
rgb_g[2] <= pattern_rgb_g[2].DB_MAX_OUTPUT_PORT_TYPE
rgb_g[3] <= pattern_rgb_g[3].DB_MAX_OUTPUT_PORT_TYPE
rgb_g[4] <= pattern_rgb_g[4].DB_MAX_OUTPUT_PORT_TYPE
rgb_g[5] <= pattern_rgb_g[5].DB_MAX_OUTPUT_PORT_TYPE
rgb_g[6] <= pattern_rgb_g[6].DB_MAX_OUTPUT_PORT_TYPE
rgb_g[7] <= pattern_rgb_g[7].DB_MAX_OUTPUT_PORT_TYPE
rgb_b[0] <= pattern_rgb_b[0].DB_MAX_OUTPUT_PORT_TYPE
rgb_b[1] <= pattern_rgb_b[1].DB_MAX_OUTPUT_PORT_TYPE
rgb_b[2] <= pattern_rgb_b[2].DB_MAX_OUTPUT_PORT_TYPE
rgb_b[3] <= pattern_rgb_b[3].DB_MAX_OUTPUT_PORT_TYPE
rgb_b[4] <= pattern_rgb_b[4].DB_MAX_OUTPUT_PORT_TYPE
rgb_b[5] <= pattern_rgb_b[5].DB_MAX_OUTPUT_PORT_TYPE
rgb_b[6] <= pattern_rgb_b[6].DB_MAX_OUTPUT_PORT_TYPE
rgb_b[7] <= pattern_rgb_b[7].DB_MAX_OUTPUT_PORT_TYPE


|an9134_test|mv_pattern:mv_pattern_m0|mv_video_timing:mv_video_timing_m0
clk => vs_out.CLK
clk => hs_out.CLK
clk => de_out.CLK
clk => vactive.CLK
clk => vsync_reg.CLK
clk => hsync_reg.CLK
clk => hactive.CLK
clk => vcnt[0].CLK
clk => vcnt[1].CLK
clk => vcnt[2].CLK
clk => vcnt[3].CLK
clk => vcnt[4].CLK
clk => vcnt[5].CLK
clk => vcnt[6].CLK
clk => vcnt[7].CLK
clk => vcnt[8].CLK
clk => vcnt[9].CLK
clk => vcnt[10].CLK
clk => vcnt[11].CLK
clk => vcnt[12].CLK
clk => vcnt[13].CLK
clk => vcnt[14].CLK
clk => vcnt[15].CLK
clk => hcnt[0].CLK
clk => hcnt[1].CLK
clk => hcnt[2].CLK
clk => hcnt[3].CLK
clk => hcnt[4].CLK
clk => hcnt[5].CLK
clk => hcnt[6].CLK
clk => hcnt[7].CLK
clk => hcnt[8].CLK
clk => hcnt[9].CLK
clk => hcnt[10].CLK
clk => hcnt[11].CLK
clk => hcnt[12].CLK
clk => hcnt[13].CLK
clk => hcnt[14].CLK
clk => hcnt[15].CLK
rst => vs_out.ACLR
rst => hs_out.ACLR
rst => de_out.ACLR
rst => vactive.ACLR
rst => vsync_reg.ACLR
rst => hsync_reg.ACLR
rst => hactive.ACLR
rst => vcnt[0].ACLR
rst => vcnt[1].ACLR
rst => vcnt[2].ACLR
rst => vcnt[3].ACLR
rst => vcnt[4].ACLR
rst => vcnt[5].ACLR
rst => vcnt[6].ACLR
rst => vcnt[7].ACLR
rst => vcnt[8].ACLR
rst => vcnt[9].ACLR
rst => vcnt[10].ACLR
rst => vcnt[11].ACLR
rst => vcnt[12].ACLR
rst => vcnt[13].ACLR
rst => vcnt[14].ACLR
rst => vcnt[15].ACLR
rst => hcnt[0].ACLR
rst => hcnt[1].ACLR
rst => hcnt[2].ACLR
rst => hcnt[3].ACLR
rst => hcnt[4].ACLR
rst => hcnt[5].ACLR
rst => hcnt[6].ACLR
rst => hcnt[7].ACLR
rst => hcnt[8].ACLR
rst => hcnt[9].ACLR
rst => hcnt[10].ACLR
rst => hcnt[11].ACLR
rst => hcnt[12].ACLR
rst => hcnt[13].ACLR
rst => hcnt[14].ACLR
rst => hcnt[15].ACLR
positive_hsync => hsync_reg.DATAB
positive_hsync => hsync_reg.DATAB
positive_vsync => vsync_reg.DATAB
positive_vsync => vsync_reg.DATAB
htotal_size[0] => Equal0.IN15
htotal_size[1] => Equal0.IN14
htotal_size[2] => Equal0.IN13
htotal_size[3] => Equal0.IN12
htotal_size[4] => Equal0.IN11
htotal_size[5] => Equal0.IN10
htotal_size[6] => Equal0.IN9
htotal_size[7] => Equal0.IN8
htotal_size[8] => Equal0.IN7
htotal_size[9] => Equal0.IN6
htotal_size[10] => Equal0.IN5
htotal_size[11] => Equal0.IN4
htotal_size[12] => Equal0.IN3
htotal_size[13] => Equal0.IN2
htotal_size[14] => Equal0.IN1
htotal_size[15] => Equal0.IN0
hactive_start[0] => Equal3.IN15
hactive_start[1] => Equal3.IN14
hactive_start[2] => Equal3.IN13
hactive_start[3] => Equal3.IN12
hactive_start[4] => Equal3.IN11
hactive_start[5] => Equal3.IN10
hactive_start[6] => Equal3.IN9
hactive_start[7] => Equal3.IN8
hactive_start[8] => Equal3.IN7
hactive_start[9] => Equal3.IN6
hactive_start[10] => Equal3.IN5
hactive_start[11] => Equal3.IN4
hactive_start[12] => Equal3.IN3
hactive_start[13] => Equal3.IN2
hactive_start[14] => Equal3.IN1
hactive_start[15] => Equal3.IN0
hactive_end[0] => Equal4.IN15
hactive_end[1] => Equal4.IN14
hactive_end[2] => Equal4.IN13
hactive_end[3] => Equal4.IN12
hactive_end[4] => Equal4.IN11
hactive_end[5] => Equal4.IN10
hactive_end[6] => Equal4.IN9
hactive_end[7] => Equal4.IN8
hactive_end[8] => Equal4.IN7
hactive_end[9] => Equal4.IN6
hactive_end[10] => Equal4.IN5
hactive_end[11] => Equal4.IN4
hactive_end[12] => Equal4.IN3
hactive_end[13] => Equal4.IN2
hactive_end[14] => Equal4.IN1
hactive_end[15] => Equal4.IN0
hsync_start[0] => Equal1.IN15
hsync_start[1] => Equal1.IN14
hsync_start[2] => Equal1.IN13
hsync_start[3] => Equal1.IN12
hsync_start[4] => Equal1.IN11
hsync_start[5] => Equal1.IN10
hsync_start[6] => Equal1.IN9
hsync_start[7] => Equal1.IN8
hsync_start[8] => Equal1.IN7
hsync_start[9] => Equal1.IN6
hsync_start[10] => Equal1.IN5
hsync_start[11] => Equal1.IN4
hsync_start[12] => Equal1.IN3
hsync_start[13] => Equal1.IN2
hsync_start[14] => Equal1.IN1
hsync_start[15] => Equal1.IN0
hsync_end[0] => Equal5.IN15
hsync_end[1] => Equal5.IN14
hsync_end[2] => Equal5.IN13
hsync_end[3] => Equal5.IN12
hsync_end[4] => Equal5.IN11
hsync_end[5] => Equal5.IN10
hsync_end[6] => Equal5.IN9
hsync_end[7] => Equal5.IN8
hsync_end[8] => Equal5.IN7
hsync_end[9] => Equal5.IN6
hsync_end[10] => Equal5.IN5
hsync_end[11] => Equal5.IN4
hsync_end[12] => Equal5.IN3
hsync_end[13] => Equal5.IN2
hsync_end[14] => Equal5.IN1
hsync_end[15] => Equal5.IN0
vtotal_size[0] => Equal2.IN15
vtotal_size[1] => Equal2.IN14
vtotal_size[2] => Equal2.IN13
vtotal_size[3] => Equal2.IN12
vtotal_size[4] => Equal2.IN11
vtotal_size[5] => Equal2.IN10
vtotal_size[6] => Equal2.IN9
vtotal_size[7] => Equal2.IN8
vtotal_size[8] => Equal2.IN7
vtotal_size[9] => Equal2.IN6
vtotal_size[10] => Equal2.IN5
vtotal_size[11] => Equal2.IN4
vtotal_size[12] => Equal2.IN3
vtotal_size[13] => Equal2.IN2
vtotal_size[14] => Equal2.IN1
vtotal_size[15] => Equal2.IN0
vactive_start[0] => Equal8.IN15
vactive_start[1] => Equal8.IN14
vactive_start[2] => Equal8.IN13
vactive_start[3] => Equal8.IN12
vactive_start[4] => Equal8.IN11
vactive_start[5] => Equal8.IN10
vactive_start[6] => Equal8.IN9
vactive_start[7] => Equal8.IN8
vactive_start[8] => Equal8.IN7
vactive_start[9] => Equal8.IN6
vactive_start[10] => Equal8.IN5
vactive_start[11] => Equal8.IN4
vactive_start[12] => Equal8.IN3
vactive_start[13] => Equal8.IN2
vactive_start[14] => Equal8.IN1
vactive_start[15] => Equal8.IN0
vactive_end[0] => Equal9.IN15
vactive_end[1] => Equal9.IN14
vactive_end[2] => Equal9.IN13
vactive_end[3] => Equal9.IN12
vactive_end[4] => Equal9.IN11
vactive_end[5] => Equal9.IN10
vactive_end[6] => Equal9.IN9
vactive_end[7] => Equal9.IN8
vactive_end[8] => Equal9.IN7
vactive_end[9] => Equal9.IN6
vactive_end[10] => Equal9.IN5
vactive_end[11] => Equal9.IN4
vactive_end[12] => Equal9.IN3
vactive_end[13] => Equal9.IN2
vactive_end[14] => Equal9.IN1
vactive_end[15] => Equal9.IN0
vsync_start[0] => Equal6.IN15
vsync_start[1] => Equal6.IN14
vsync_start[2] => Equal6.IN13
vsync_start[3] => Equal6.IN12
vsync_start[4] => Equal6.IN11
vsync_start[5] => Equal6.IN10
vsync_start[6] => Equal6.IN9
vsync_start[7] => Equal6.IN8
vsync_start[8] => Equal6.IN7
vsync_start[9] => Equal6.IN6
vsync_start[10] => Equal6.IN5
vsync_start[11] => Equal6.IN4
vsync_start[12] => Equal6.IN3
vsync_start[13] => Equal6.IN2
vsync_start[14] => Equal6.IN1
vsync_start[15] => Equal6.IN0
vsync_end[0] => Equal7.IN15
vsync_end[1] => Equal7.IN14
vsync_end[2] => Equal7.IN13
vsync_end[3] => Equal7.IN12
vsync_end[4] => Equal7.IN11
vsync_end[5] => Equal7.IN10
vsync_end[6] => Equal7.IN9
vsync_end[7] => Equal7.IN8
vsync_end[8] => Equal7.IN7
vsync_end[9] => Equal7.IN6
vsync_end[10] => Equal7.IN5
vsync_end[11] => Equal7.IN4
vsync_end[12] => Equal7.IN3
vsync_end[13] => Equal7.IN2
vsync_end[14] => Equal7.IN1
vsync_end[15] => Equal7.IN0
de <= de_out.DB_MAX_OUTPUT_PORT_TYPE
hs <= hs_out.DB_MAX_OUTPUT_PORT_TYPE
vs <= vs_out.DB_MAX_OUTPUT_PORT_TYPE


|an9134_test|mv_pattern:mv_pattern_m0|mv_timing_xy:mv_timing_xy_m0
rst => y_cnt[0].ACLR
rst => y_cnt[1].ACLR
rst => y_cnt[2].ACLR
rst => y_cnt[3].ACLR
rst => y_cnt[4].ACLR
rst => y_cnt[5].ACLR
rst => y_cnt[6].ACLR
rst => y_cnt[7].ACLR
rst => y_cnt[8].ACLR
rst => y_cnt[9].ACLR
rst => y_cnt[10].ACLR
rst => y_cnt[11].ACLR
rst => x_cnt[0].ACLR
rst => x_cnt[1].ACLR
rst => x_cnt[2].ACLR
rst => x_cnt[3].ACLR
rst => x_cnt[4].ACLR
rst => x_cnt[5].ACLR
rst => x_cnt[6].ACLR
rst => x_cnt[7].ACLR
rst => x_cnt[8].ACLR
rst => x_cnt[9].ACLR
rst => x_cnt[10].ACLR
rst => x_cnt[11].ACLR
clk => y_cnt[0].CLK
clk => y_cnt[1].CLK
clk => y_cnt[2].CLK
clk => y_cnt[3].CLK
clk => y_cnt[4].CLK
clk => y_cnt[5].CLK
clk => y_cnt[6].CLK
clk => y_cnt[7].CLK
clk => y_cnt[8].CLK
clk => y_cnt[9].CLK
clk => y_cnt[10].CLK
clk => y_cnt[11].CLK
clk => x_cnt[0].CLK
clk => x_cnt[1].CLK
clk => x_cnt[2].CLK
clk => x_cnt[3].CLK
clk => x_cnt[4].CLK
clk => x_cnt[5].CLK
clk => x_cnt[6].CLK
clk => x_cnt[7].CLK
clk => x_cnt[8].CLK
clk => x_cnt[9].CLK
clk => x_cnt[10].CLK
clk => x_cnt[11].CLK
clk => vs_d1.CLK
clk => vs_d0.CLK
clk => de_d1.CLK
clk => de_d0.CLK
i_vs => vs_d0.DATAIN
i_de => x_cnt.OUTPUTSELECT
i_de => x_cnt.OUTPUTSELECT
i_de => x_cnt.OUTPUTSELECT
i_de => x_cnt.OUTPUTSELECT
i_de => x_cnt.OUTPUTSELECT
i_de => x_cnt.OUTPUTSELECT
i_de => x_cnt.OUTPUTSELECT
i_de => x_cnt.OUTPUTSELECT
i_de => x_cnt.OUTPUTSELECT
i_de => x_cnt.OUTPUTSELECT
i_de => x_cnt.OUTPUTSELECT
i_de => x_cnt.OUTPUTSELECT
i_de => de_d0.DATAIN
timing_x[0] <= x_cnt[0].DB_MAX_OUTPUT_PORT_TYPE
timing_x[1] <= x_cnt[1].DB_MAX_OUTPUT_PORT_TYPE
timing_x[2] <= x_cnt[2].DB_MAX_OUTPUT_PORT_TYPE
timing_x[3] <= x_cnt[3].DB_MAX_OUTPUT_PORT_TYPE
timing_x[4] <= x_cnt[4].DB_MAX_OUTPUT_PORT_TYPE
timing_x[5] <= x_cnt[5].DB_MAX_OUTPUT_PORT_TYPE
timing_x[6] <= x_cnt[6].DB_MAX_OUTPUT_PORT_TYPE
timing_x[7] <= x_cnt[7].DB_MAX_OUTPUT_PORT_TYPE
timing_x[8] <= x_cnt[8].DB_MAX_OUTPUT_PORT_TYPE
timing_x[9] <= x_cnt[9].DB_MAX_OUTPUT_PORT_TYPE
timing_x[10] <= x_cnt[10].DB_MAX_OUTPUT_PORT_TYPE
timing_x[11] <= x_cnt[11].DB_MAX_OUTPUT_PORT_TYPE
timing_y[0] <= y_cnt[0].DB_MAX_OUTPUT_PORT_TYPE
timing_y[1] <= y_cnt[1].DB_MAX_OUTPUT_PORT_TYPE
timing_y[2] <= y_cnt[2].DB_MAX_OUTPUT_PORT_TYPE
timing_y[3] <= y_cnt[3].DB_MAX_OUTPUT_PORT_TYPE
timing_y[4] <= y_cnt[4].DB_MAX_OUTPUT_PORT_TYPE
timing_y[5] <= y_cnt[5].DB_MAX_OUTPUT_PORT_TYPE
timing_y[6] <= y_cnt[6].DB_MAX_OUTPUT_PORT_TYPE
timing_y[7] <= y_cnt[7].DB_MAX_OUTPUT_PORT_TYPE
timing_y[8] <= y_cnt[8].DB_MAX_OUTPUT_PORT_TYPE
timing_y[9] <= y_cnt[9].DB_MAX_OUTPUT_PORT_TYPE
timing_y[10] <= y_cnt[10].DB_MAX_OUTPUT_PORT_TYPE
timing_y[11] <= y_cnt[11].DB_MAX_OUTPUT_PORT_TYPE


|an9134_test|mv_pattern:mv_pattern_m0|mv_pattern0:mv_pattern0_m0
clk => rgb_b_out[0].CLK
clk => rgb_b_out[1].CLK
clk => rgb_b_out[2].CLK
clk => rgb_b_out[3].CLK
clk => rgb_b_out[4].CLK
clk => rgb_b_out[5].CLK
clk => rgb_b_out[6].CLK
clk => rgb_b_out[7].CLK
clk => rgb_g_out[0].CLK
clk => rgb_g_out[1].CLK
clk => rgb_g_out[2].CLK
clk => rgb_g_out[3].CLK
clk => rgb_g_out[4].CLK
clk => rgb_g_out[5].CLK
clk => rgb_g_out[6].CLK
clk => rgb_g_out[7].CLK
clk => rgb_r_out[0].CLK
clk => rgb_r_out[1].CLK
clk => rgb_r_out[2].CLK
clk => rgb_r_out[3].CLK
clk => rgb_r_out[4].CLK
clk => rgb_r_out[5].CLK
clk => rgb_r_out[6].CLK
clk => rgb_r_out[7].CLK
clk => h_bound_8th[0].CLK
clk => h_bound_8th[1].CLK
clk => h_bound_8th[2].CLK
clk => h_bound_8th[3].CLK
clk => h_bound_8th[4].CLK
clk => h_bound_8th[5].CLK
clk => h_bound_8th[6].CLK
clk => h_bound_8th[7].CLK
clk => h_bound_8th[8].CLK
clk => h_bound_8th[9].CLK
clk => h_bound_8th[10].CLK
clk => h_bound_8th[11].CLK
clk => h_bound_8th[12].CLK
clk => h_bound_8th[13].CLK
clk => h_bound_8th[14].CLK
clk => h_bound_8th[15].CLK
clk => h_bound_7th[0].CLK
clk => h_bound_7th[1].CLK
clk => h_bound_7th[2].CLK
clk => h_bound_7th[3].CLK
clk => h_bound_7th[4].CLK
clk => h_bound_7th[5].CLK
clk => h_bound_7th[6].CLK
clk => h_bound_7th[7].CLK
clk => h_bound_7th[8].CLK
clk => h_bound_7th[9].CLK
clk => h_bound_7th[10].CLK
clk => h_bound_7th[11].CLK
clk => h_bound_7th[12].CLK
clk => h_bound_7th[13].CLK
clk => h_bound_7th[14].CLK
clk => h_bound_7th[15].CLK
clk => h_bound_6th[0].CLK
clk => h_bound_6th[1].CLK
clk => h_bound_6th[2].CLK
clk => h_bound_6th[3].CLK
clk => h_bound_6th[4].CLK
clk => h_bound_6th[5].CLK
clk => h_bound_6th[6].CLK
clk => h_bound_6th[7].CLK
clk => h_bound_6th[8].CLK
clk => h_bound_6th[9].CLK
clk => h_bound_6th[10].CLK
clk => h_bound_6th[11].CLK
clk => h_bound_6th[12].CLK
clk => h_bound_6th[13].CLK
clk => h_bound_6th[14].CLK
clk => h_bound_6th[15].CLK
clk => h_bound_5th[0].CLK
clk => h_bound_5th[1].CLK
clk => h_bound_5th[2].CLK
clk => h_bound_5th[3].CLK
clk => h_bound_5th[4].CLK
clk => h_bound_5th[5].CLK
clk => h_bound_5th[6].CLK
clk => h_bound_5th[7].CLK
clk => h_bound_5th[8].CLK
clk => h_bound_5th[9].CLK
clk => h_bound_5th[10].CLK
clk => h_bound_5th[11].CLK
clk => h_bound_5th[12].CLK
clk => h_bound_5th[13].CLK
clk => h_bound_5th[14].CLK
clk => h_bound_5th[15].CLK
clk => h_bound_4th[0].CLK
clk => h_bound_4th[1].CLK
clk => h_bound_4th[2].CLK
clk => h_bound_4th[3].CLK
clk => h_bound_4th[4].CLK
clk => h_bound_4th[5].CLK
clk => h_bound_4th[6].CLK
clk => h_bound_4th[7].CLK
clk => h_bound_4th[8].CLK
clk => h_bound_4th[9].CLK
clk => h_bound_4th[10].CLK
clk => h_bound_4th[11].CLK
clk => h_bound_4th[12].CLK
clk => h_bound_4th[13].CLK
clk => h_bound_4th[14].CLK
clk => h_bound_4th[15].CLK
clk => h_bound_3rd[0].CLK
clk => h_bound_3rd[1].CLK
clk => h_bound_3rd[2].CLK
clk => h_bound_3rd[3].CLK
clk => h_bound_3rd[4].CLK
clk => h_bound_3rd[5].CLK
clk => h_bound_3rd[6].CLK
clk => h_bound_3rd[7].CLK
clk => h_bound_3rd[8].CLK
clk => h_bound_3rd[9].CLK
clk => h_bound_3rd[10].CLK
clk => h_bound_3rd[11].CLK
clk => h_bound_3rd[12].CLK
clk => h_bound_3rd[13].CLK
clk => h_bound_3rd[14].CLK
clk => h_bound_3rd[15].CLK
clk => h_bound_2nd[0].CLK
clk => h_bound_2nd[1].CLK
clk => h_bound_2nd[2].CLK
clk => h_bound_2nd[3].CLK
clk => h_bound_2nd[4].CLK
clk => h_bound_2nd[5].CLK
clk => h_bound_2nd[6].CLK
clk => h_bound_2nd[7].CLK
clk => h_bound_2nd[8].CLK
clk => h_bound_2nd[9].CLK
clk => h_bound_2nd[10].CLK
clk => h_bound_2nd[11].CLK
clk => h_bound_2nd[12].CLK
clk => h_bound_2nd[13].CLK
clk => h_bound_2nd[14].CLK
clk => h_bound_2nd[15].CLK
clk => h_bound_1st[0].CLK
clk => h_bound_1st[1].CLK
clk => h_bound_1st[2].CLK
clk => h_bound_1st[3].CLK
clk => h_bound_1st[4].CLK
clk => h_bound_1st[5].CLK
clk => h_bound_1st[6].CLK
clk => h_bound_1st[7].CLK
clk => h_bound_1st[8].CLK
clk => h_bound_1st[9].CLK
clk => h_bound_1st[10].CLK
clk => h_bound_1st[11].CLK
clk => h_bound_1st[12].CLK
clk => h_bound_1st[13].CLK
clk => h_bound_1st[14].CLK
clk => h_bound_1st[15].CLK
clk => timing_de_d0.CLK
clk => timing_vs_d0.CLK
clk => timing_hs_d0.CLK
rst => rgb_b_out[0].ACLR
rst => rgb_b_out[1].ACLR
rst => rgb_b_out[2].ACLR
rst => rgb_b_out[3].ACLR
rst => rgb_b_out[4].ACLR
rst => rgb_b_out[5].ACLR
rst => rgb_b_out[6].ACLR
rst => rgb_b_out[7].ACLR
rst => rgb_g_out[0].ACLR
rst => rgb_g_out[1].ACLR
rst => rgb_g_out[2].ACLR
rst => rgb_g_out[3].ACLR
rst => rgb_g_out[4].ACLR
rst => rgb_g_out[5].ACLR
rst => rgb_g_out[6].ACLR
rst => rgb_g_out[7].ACLR
rst => rgb_r_out[0].ACLR
rst => rgb_r_out[1].ACLR
rst => rgb_r_out[2].ACLR
rst => rgb_r_out[3].ACLR
rst => rgb_r_out[4].ACLR
rst => rgb_r_out[5].ACLR
rst => rgb_r_out[6].ACLR
rst => rgb_r_out[7].ACLR
rst => h_bound_8th[0].ACLR
rst => h_bound_8th[1].ACLR
rst => h_bound_8th[2].ACLR
rst => h_bound_8th[3].ACLR
rst => h_bound_8th[4].ACLR
rst => h_bound_8th[5].ACLR
rst => h_bound_8th[6].ACLR
rst => h_bound_8th[7].ACLR
rst => h_bound_8th[8].ACLR
rst => h_bound_8th[9].ACLR
rst => h_bound_8th[10].ACLR
rst => h_bound_8th[11].ACLR
rst => h_bound_8th[12].ACLR
rst => h_bound_8th[13].ACLR
rst => h_bound_8th[14].ACLR
rst => h_bound_8th[15].ACLR
rst => h_bound_7th[0].ACLR
rst => h_bound_7th[1].ACLR
rst => h_bound_7th[2].ACLR
rst => h_bound_7th[3].ACLR
rst => h_bound_7th[4].ACLR
rst => h_bound_7th[5].ACLR
rst => h_bound_7th[6].ACLR
rst => h_bound_7th[7].ACLR
rst => h_bound_7th[8].ACLR
rst => h_bound_7th[9].ACLR
rst => h_bound_7th[10].ACLR
rst => h_bound_7th[11].ACLR
rst => h_bound_7th[12].ACLR
rst => h_bound_7th[13].ACLR
rst => h_bound_7th[14].ACLR
rst => h_bound_7th[15].ACLR
rst => h_bound_6th[0].ACLR
rst => h_bound_6th[1].ACLR
rst => h_bound_6th[2].ACLR
rst => h_bound_6th[3].ACLR
rst => h_bound_6th[4].ACLR
rst => h_bound_6th[5].ACLR
rst => h_bound_6th[6].ACLR
rst => h_bound_6th[7].ACLR
rst => h_bound_6th[8].ACLR
rst => h_bound_6th[9].ACLR
rst => h_bound_6th[10].ACLR
rst => h_bound_6th[11].ACLR
rst => h_bound_6th[12].ACLR
rst => h_bound_6th[13].ACLR
rst => h_bound_6th[14].ACLR
rst => h_bound_6th[15].ACLR
rst => h_bound_5th[0].ACLR
rst => h_bound_5th[1].ACLR
rst => h_bound_5th[2].ACLR
rst => h_bound_5th[3].ACLR
rst => h_bound_5th[4].ACLR
rst => h_bound_5th[5].ACLR
rst => h_bound_5th[6].ACLR
rst => h_bound_5th[7].ACLR
rst => h_bound_5th[8].ACLR
rst => h_bound_5th[9].ACLR
rst => h_bound_5th[10].ACLR
rst => h_bound_5th[11].ACLR
rst => h_bound_5th[12].ACLR
rst => h_bound_5th[13].ACLR
rst => h_bound_5th[14].ACLR
rst => h_bound_5th[15].ACLR
rst => h_bound_4th[0].ACLR
rst => h_bound_4th[1].ACLR
rst => h_bound_4th[2].ACLR
rst => h_bound_4th[3].ACLR
rst => h_bound_4th[4].ACLR
rst => h_bound_4th[5].ACLR
rst => h_bound_4th[6].ACLR
rst => h_bound_4th[7].ACLR
rst => h_bound_4th[8].ACLR
rst => h_bound_4th[9].ACLR
rst => h_bound_4th[10].ACLR
rst => h_bound_4th[11].ACLR
rst => h_bound_4th[12].ACLR
rst => h_bound_4th[13].ACLR
rst => h_bound_4th[14].ACLR
rst => h_bound_4th[15].ACLR
rst => h_bound_3rd[0].ACLR
rst => h_bound_3rd[1].ACLR
rst => h_bound_3rd[2].ACLR
rst => h_bound_3rd[3].ACLR
rst => h_bound_3rd[4].ACLR
rst => h_bound_3rd[5].ACLR
rst => h_bound_3rd[6].ACLR
rst => h_bound_3rd[7].ACLR
rst => h_bound_3rd[8].ACLR
rst => h_bound_3rd[9].ACLR
rst => h_bound_3rd[10].ACLR
rst => h_bound_3rd[11].ACLR
rst => h_bound_3rd[12].ACLR
rst => h_bound_3rd[13].ACLR
rst => h_bound_3rd[14].ACLR
rst => h_bound_3rd[15].ACLR
rst => h_bound_2nd[0].ACLR
rst => h_bound_2nd[1].ACLR
rst => h_bound_2nd[2].ACLR
rst => h_bound_2nd[3].ACLR
rst => h_bound_2nd[4].ACLR
rst => h_bound_2nd[5].ACLR
rst => h_bound_2nd[6].ACLR
rst => h_bound_2nd[7].ACLR
rst => h_bound_2nd[8].ACLR
rst => h_bound_2nd[9].ACLR
rst => h_bound_2nd[10].ACLR
rst => h_bound_2nd[11].ACLR
rst => h_bound_2nd[12].ACLR
rst => h_bound_2nd[13].ACLR
rst => h_bound_2nd[14].ACLR
rst => h_bound_2nd[15].ACLR
rst => h_bound_1st[0].ACLR
rst => h_bound_1st[1].ACLR
rst => h_bound_1st[2].ACLR
rst => h_bound_1st[3].ACLR
rst => h_bound_1st[4].ACLR
rst => h_bound_1st[5].ACLR
rst => h_bound_1st[6].ACLR
rst => h_bound_1st[7].ACLR
rst => h_bound_1st[8].ACLR
rst => h_bound_1st[9].ACLR
rst => h_bound_1st[10].ACLR
rst => h_bound_1st[11].ACLR
rst => h_bound_1st[12].ACLR
rst => h_bound_1st[13].ACLR
rst => h_bound_1st[14].ACLR
rst => h_bound_1st[15].ACLR
rst => timing_de_d0.ACLR
rst => timing_vs_d0.ACLR
rst => timing_hs_d0.ACLR
hactive[0] => ~NO_FANOUT~
hactive[1] => ~NO_FANOUT~
hactive[2] => ~NO_FANOUT~
hactive[3] => Add0.IN16
hactive[3] => Add2.IN16
hactive[3] => Add3.IN16
hactive[3] => Add4.IN16
hactive[3] => Add5.IN16
hactive[3] => Add6.IN16
hactive[3] => Add7.IN16
hactive[4] => Add0.IN15
hactive[4] => Add2.IN15
hactive[4] => Add3.IN15
hactive[4] => Add4.IN15
hactive[4] => Add5.IN15
hactive[4] => Add6.IN15
hactive[4] => Add7.IN15
hactive[5] => Add0.IN14
hactive[5] => Add2.IN14
hactive[5] => Add3.IN14
hactive[5] => Add4.IN14
hactive[5] => Add5.IN14
hactive[5] => Add6.IN14
hactive[5] => Add7.IN14
hactive[6] => Add0.IN13
hactive[6] => Add2.IN13
hactive[6] => Add3.IN13
hactive[6] => Add4.IN13
hactive[6] => Add5.IN13
hactive[6] => Add6.IN13
hactive[6] => Add7.IN13
hactive[7] => Add0.IN12
hactive[7] => Add2.IN12
hactive[7] => Add3.IN12
hactive[7] => Add4.IN12
hactive[7] => Add5.IN12
hactive[7] => Add6.IN12
hactive[7] => Add7.IN12
hactive[8] => Add0.IN11
hactive[8] => Add2.IN11
hactive[8] => Add3.IN11
hactive[8] => Add4.IN11
hactive[8] => Add5.IN11
hactive[8] => Add6.IN11
hactive[8] => Add7.IN11
hactive[9] => Add0.IN10
hactive[9] => Add2.IN10
hactive[9] => Add3.IN10
hactive[9] => Add4.IN10
hactive[9] => Add5.IN10
hactive[9] => Add6.IN10
hactive[9] => Add7.IN10
hactive[10] => Add0.IN9
hactive[10] => Add2.IN9
hactive[10] => Add3.IN9
hactive[10] => Add4.IN9
hactive[10] => Add5.IN9
hactive[10] => Add6.IN9
hactive[10] => Add7.IN9
hactive[11] => Add0.IN8
hactive[11] => Add2.IN8
hactive[11] => Add3.IN8
hactive[11] => Add4.IN8
hactive[11] => Add5.IN8
hactive[11] => Add6.IN8
hactive[11] => Add7.IN8
hactive[12] => Add0.IN7
hactive[12] => Add2.IN7
hactive[12] => Add3.IN7
hactive[12] => Add4.IN7
hactive[12] => Add5.IN7
hactive[12] => Add6.IN7
hactive[12] => Add7.IN7
hactive[13] => Add0.IN6
hactive[13] => Add2.IN6
hactive[13] => Add3.IN6
hactive[13] => Add4.IN6
hactive[13] => Add5.IN6
hactive[13] => Add6.IN6
hactive[13] => Add7.IN6
hactive[14] => Add0.IN5
hactive[14] => Add2.IN5
hactive[14] => Add3.IN5
hactive[14] => Add4.IN5
hactive[14] => Add5.IN5
hactive[14] => Add6.IN5
hactive[14] => Add7.IN5
hactive[15] => Add0.IN4
hactive[15] => Add2.IN4
hactive[15] => Add3.IN4
hactive[15] => Add4.IN4
hactive[15] => Add5.IN4
hactive[15] => Add6.IN4
hactive[15] => Add7.IN4
vactive[0] => ~NO_FANOUT~
vactive[1] => ~NO_FANOUT~
vactive[2] => ~NO_FANOUT~
vactive[3] => ~NO_FANOUT~
vactive[4] => ~NO_FANOUT~
vactive[5] => ~NO_FANOUT~
vactive[6] => ~NO_FANOUT~
vactive[7] => ~NO_FANOUT~
vactive[8] => ~NO_FANOUT~
vactive[9] => ~NO_FANOUT~
vactive[10] => ~NO_FANOUT~
vactive[11] => ~NO_FANOUT~
vactive[12] => ~NO_FANOUT~
vactive[13] => ~NO_FANOUT~
vactive[14] => ~NO_FANOUT~
vactive[15] => ~NO_FANOUT~
timing_hs => timing_hs_d0.DATAIN
timing_vs => timing_vs_d0.DATAIN
timing_de => rgb_r_out.OUTPUTSELECT
timing_de => rgb_r_out.OUTPUTSELECT
timing_de => rgb_r_out.OUTPUTSELECT
timing_de => rgb_r_out.OUTPUTSELECT
timing_de => rgb_r_out.OUTPUTSELECT
timing_de => rgb_r_out.OUTPUTSELECT
timing_de => rgb_r_out.OUTPUTSELECT
timing_de => rgb_r_out.OUTPUTSELECT
timing_de => rgb_g_out.OUTPUTSELECT
timing_de => rgb_g_out.OUTPUTSELECT
timing_de => rgb_g_out.OUTPUTSELECT
timing_de => rgb_g_out.OUTPUTSELECT
timing_de => rgb_g_out.OUTPUTSELECT
timing_de => rgb_g_out.OUTPUTSELECT
timing_de => rgb_g_out.OUTPUTSELECT
timing_de => rgb_g_out.OUTPUTSELECT
timing_de => rgb_b_out.OUTPUTSELECT
timing_de => rgb_b_out.OUTPUTSELECT
timing_de => rgb_b_out.OUTPUTSELECT
timing_de => rgb_b_out.OUTPUTSELECT
timing_de => rgb_b_out.OUTPUTSELECT
timing_de => rgb_b_out.OUTPUTSELECT
timing_de => rgb_b_out.OUTPUTSELECT
timing_de => rgb_b_out.OUTPUTSELECT
timing_de => timing_de_d0.DATAIN
timing_x[0] => Equal0.IN15
timing_x[0] => Equal1.IN15
timing_x[0] => Equal2.IN15
timing_x[0] => Equal3.IN15
timing_x[0] => Equal4.IN15
timing_x[0] => Equal5.IN15
timing_x[0] => Equal6.IN15
timing_x[0] => Equal7.IN15
timing_x[1] => Equal0.IN14
timing_x[1] => Equal1.IN14
timing_x[1] => Equal2.IN14
timing_x[1] => Equal3.IN14
timing_x[1] => Equal4.IN14
timing_x[1] => Equal5.IN14
timing_x[1] => Equal6.IN14
timing_x[1] => Equal7.IN14
timing_x[2] => Equal0.IN13
timing_x[2] => Equal1.IN13
timing_x[2] => Equal2.IN13
timing_x[2] => Equal3.IN13
timing_x[2] => Equal4.IN13
timing_x[2] => Equal5.IN13
timing_x[2] => Equal6.IN13
timing_x[2] => Equal7.IN13
timing_x[3] => Equal0.IN12
timing_x[3] => Equal1.IN12
timing_x[3] => Equal2.IN12
timing_x[3] => Equal3.IN12
timing_x[3] => Equal4.IN12
timing_x[3] => Equal5.IN12
timing_x[3] => Equal6.IN12
timing_x[3] => Equal7.IN12
timing_x[4] => Equal0.IN11
timing_x[4] => Equal1.IN11
timing_x[4] => Equal2.IN11
timing_x[4] => Equal3.IN11
timing_x[4] => Equal4.IN11
timing_x[4] => Equal5.IN11
timing_x[4] => Equal6.IN11
timing_x[4] => Equal7.IN11
timing_x[5] => Equal0.IN10
timing_x[5] => Equal1.IN10
timing_x[5] => Equal2.IN10
timing_x[5] => Equal3.IN10
timing_x[5] => Equal4.IN10
timing_x[5] => Equal5.IN10
timing_x[5] => Equal6.IN10
timing_x[5] => Equal7.IN10
timing_x[6] => Equal0.IN9
timing_x[6] => Equal1.IN9
timing_x[6] => Equal2.IN9
timing_x[6] => Equal3.IN9
timing_x[6] => Equal4.IN9
timing_x[6] => Equal5.IN9
timing_x[6] => Equal6.IN9
timing_x[6] => Equal7.IN9
timing_x[7] => Equal0.IN8
timing_x[7] => Equal1.IN8
timing_x[7] => Equal2.IN8
timing_x[7] => Equal3.IN8
timing_x[7] => Equal4.IN8
timing_x[7] => Equal5.IN8
timing_x[7] => Equal6.IN8
timing_x[7] => Equal7.IN8
timing_x[8] => Equal0.IN7
timing_x[8] => Equal1.IN7
timing_x[8] => Equal2.IN7
timing_x[8] => Equal3.IN7
timing_x[8] => Equal4.IN7
timing_x[8] => Equal5.IN7
timing_x[8] => Equal6.IN7
timing_x[8] => Equal7.IN7
timing_x[9] => Equal0.IN6
timing_x[9] => Equal1.IN6
timing_x[9] => Equal2.IN6
timing_x[9] => Equal3.IN6
timing_x[9] => Equal4.IN6
timing_x[9] => Equal5.IN6
timing_x[9] => Equal6.IN6
timing_x[9] => Equal7.IN6
timing_x[10] => Equal0.IN5
timing_x[10] => Equal1.IN5
timing_x[10] => Equal2.IN5
timing_x[10] => Equal3.IN5
timing_x[10] => Equal4.IN5
timing_x[10] => Equal5.IN5
timing_x[10] => Equal6.IN5
timing_x[10] => Equal7.IN5
timing_x[11] => Equal0.IN4
timing_x[11] => Equal1.IN4
timing_x[11] => Equal2.IN4
timing_x[11] => Equal3.IN4
timing_x[11] => Equal4.IN4
timing_x[11] => Equal5.IN4
timing_x[11] => Equal6.IN4
timing_x[11] => Equal7.IN4
timing_y[0] => ~NO_FANOUT~
timing_y[1] => ~NO_FANOUT~
timing_y[2] => ~NO_FANOUT~
timing_y[3] => ~NO_FANOUT~
timing_y[4] => ~NO_FANOUT~
timing_y[5] => ~NO_FANOUT~
timing_y[6] => ~NO_FANOUT~
timing_y[7] => ~NO_FANOUT~
timing_y[8] => ~NO_FANOUT~
timing_y[9] => ~NO_FANOUT~
timing_y[10] => ~NO_FANOUT~
timing_y[11] => ~NO_FANOUT~
hs <= timing_hs_d0.DB_MAX_OUTPUT_PORT_TYPE
vs <= timing_vs_d0.DB_MAX_OUTPUT_PORT_TYPE
de <= timing_de_d0.DB_MAX_OUTPUT_PORT_TYPE
rgb_r[0] <= rgb_r_out[0].DB_MAX_OUTPUT_PORT_TYPE
rgb_r[1] <= rgb_r_out[1].DB_MAX_OUTPUT_PORT_TYPE
rgb_r[2] <= rgb_r_out[2].DB_MAX_OUTPUT_PORT_TYPE
rgb_r[3] <= rgb_r_out[3].DB_MAX_OUTPUT_PORT_TYPE
rgb_r[4] <= rgb_r_out[4].DB_MAX_OUTPUT_PORT_TYPE
rgb_r[5] <= rgb_r_out[5].DB_MAX_OUTPUT_PORT_TYPE
rgb_r[6] <= rgb_r_out[6].DB_MAX_OUTPUT_PORT_TYPE
rgb_r[7] <= rgb_r_out[7].DB_MAX_OUTPUT_PORT_TYPE
rgb_g[0] <= rgb_g_out[0].DB_MAX_OUTPUT_PORT_TYPE
rgb_g[1] <= rgb_g_out[1].DB_MAX_OUTPUT_PORT_TYPE
rgb_g[2] <= rgb_g_out[2].DB_MAX_OUTPUT_PORT_TYPE
rgb_g[3] <= rgb_g_out[3].DB_MAX_OUTPUT_PORT_TYPE
rgb_g[4] <= rgb_g_out[4].DB_MAX_OUTPUT_PORT_TYPE
rgb_g[5] <= rgb_g_out[5].DB_MAX_OUTPUT_PORT_TYPE
rgb_g[6] <= rgb_g_out[6].DB_MAX_OUTPUT_PORT_TYPE
rgb_g[7] <= rgb_g_out[7].DB_MAX_OUTPUT_PORT_TYPE
rgb_b[0] <= rgb_b_out[0].DB_MAX_OUTPUT_PORT_TYPE
rgb_b[1] <= rgb_b_out[1].DB_MAX_OUTPUT_PORT_TYPE
rgb_b[2] <= rgb_b_out[2].DB_MAX_OUTPUT_PORT_TYPE
rgb_b[3] <= rgb_b_out[3].DB_MAX_OUTPUT_PORT_TYPE
rgb_b[4] <= rgb_b_out[4].DB_MAX_OUTPUT_PORT_TYPE
rgb_b[5] <= rgb_b_out[5].DB_MAX_OUTPUT_PORT_TYPE
rgb_b[6] <= rgb_b_out[6].DB_MAX_OUTPUT_PORT_TYPE
rgb_b[7] <= rgb_b_out[7].DB_MAX_OUTPUT_PORT_TYPE


|an9134_test|mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0
clk => rgb_b_out[0].CLK
clk => rgb_b_out[1].CLK
clk => rgb_b_out[2].CLK
clk => rgb_b_out[3].CLK
clk => rgb_b_out[4].CLK
clk => rgb_b_out[5].CLK
clk => rgb_b_out[6].CLK
clk => rgb_b_out[7].CLK
clk => rgb_g_out[0].CLK
clk => rgb_g_out[1].CLK
clk => rgb_g_out[2].CLK
clk => rgb_g_out[3].CLK
clk => rgb_g_out[4].CLK
clk => rgb_g_out[5].CLK
clk => rgb_g_out[6].CLK
clk => rgb_g_out[7].CLK
clk => rgb_r_out[0].CLK
clk => rgb_r_out[1].CLK
clk => rgb_r_out[2].CLK
clk => rgb_r_out[3].CLK
clk => rgb_r_out[4].CLK
clk => rgb_r_out[5].CLK
clk => rgb_r_out[6].CLK
clk => rgb_r_out[7].CLK
clk => v_bound_8th[0].CLK
clk => v_bound_8th[1].CLK
clk => v_bound_8th[2].CLK
clk => v_bound_8th[3].CLK
clk => v_bound_8th[4].CLK
clk => v_bound_8th[5].CLK
clk => v_bound_8th[6].CLK
clk => v_bound_8th[7].CLK
clk => v_bound_8th[8].CLK
clk => v_bound_8th[9].CLK
clk => v_bound_8th[10].CLK
clk => v_bound_8th[11].CLK
clk => v_bound_8th[12].CLK
clk => v_bound_8th[13].CLK
clk => v_bound_8th[14].CLK
clk => v_bound_8th[15].CLK
clk => v_bound_7th[0].CLK
clk => v_bound_7th[1].CLK
clk => v_bound_7th[2].CLK
clk => v_bound_7th[3].CLK
clk => v_bound_7th[4].CLK
clk => v_bound_7th[5].CLK
clk => v_bound_7th[6].CLK
clk => v_bound_7th[7].CLK
clk => v_bound_7th[8].CLK
clk => v_bound_7th[9].CLK
clk => v_bound_7th[10].CLK
clk => v_bound_7th[11].CLK
clk => v_bound_7th[12].CLK
clk => v_bound_7th[13].CLK
clk => v_bound_7th[14].CLK
clk => v_bound_7th[15].CLK
clk => v_bound_6th[0].CLK
clk => v_bound_6th[1].CLK
clk => v_bound_6th[2].CLK
clk => v_bound_6th[3].CLK
clk => v_bound_6th[4].CLK
clk => v_bound_6th[5].CLK
clk => v_bound_6th[6].CLK
clk => v_bound_6th[7].CLK
clk => v_bound_6th[8].CLK
clk => v_bound_6th[9].CLK
clk => v_bound_6th[10].CLK
clk => v_bound_6th[11].CLK
clk => v_bound_6th[12].CLK
clk => v_bound_6th[13].CLK
clk => v_bound_6th[14].CLK
clk => v_bound_6th[15].CLK
clk => v_bound_5th[0].CLK
clk => v_bound_5th[1].CLK
clk => v_bound_5th[2].CLK
clk => v_bound_5th[3].CLK
clk => v_bound_5th[4].CLK
clk => v_bound_5th[5].CLK
clk => v_bound_5th[6].CLK
clk => v_bound_5th[7].CLK
clk => v_bound_5th[8].CLK
clk => v_bound_5th[9].CLK
clk => v_bound_5th[10].CLK
clk => v_bound_5th[11].CLK
clk => v_bound_5th[12].CLK
clk => v_bound_5th[13].CLK
clk => v_bound_5th[14].CLK
clk => v_bound_5th[15].CLK
clk => v_bound_4th[0].CLK
clk => v_bound_4th[1].CLK
clk => v_bound_4th[2].CLK
clk => v_bound_4th[3].CLK
clk => v_bound_4th[4].CLK
clk => v_bound_4th[5].CLK
clk => v_bound_4th[6].CLK
clk => v_bound_4th[7].CLK
clk => v_bound_4th[8].CLK
clk => v_bound_4th[9].CLK
clk => v_bound_4th[10].CLK
clk => v_bound_4th[11].CLK
clk => v_bound_4th[12].CLK
clk => v_bound_4th[13].CLK
clk => v_bound_4th[14].CLK
clk => v_bound_4th[15].CLK
clk => v_bound_3rd[0].CLK
clk => v_bound_3rd[1].CLK
clk => v_bound_3rd[2].CLK
clk => v_bound_3rd[3].CLK
clk => v_bound_3rd[4].CLK
clk => v_bound_3rd[5].CLK
clk => v_bound_3rd[6].CLK
clk => v_bound_3rd[7].CLK
clk => v_bound_3rd[8].CLK
clk => v_bound_3rd[9].CLK
clk => v_bound_3rd[10].CLK
clk => v_bound_3rd[11].CLK
clk => v_bound_3rd[12].CLK
clk => v_bound_3rd[13].CLK
clk => v_bound_3rd[14].CLK
clk => v_bound_3rd[15].CLK
clk => v_bound_2nd[0].CLK
clk => v_bound_2nd[1].CLK
clk => v_bound_2nd[2].CLK
clk => v_bound_2nd[3].CLK
clk => v_bound_2nd[4].CLK
clk => v_bound_2nd[5].CLK
clk => v_bound_2nd[6].CLK
clk => v_bound_2nd[7].CLK
clk => v_bound_2nd[8].CLK
clk => v_bound_2nd[9].CLK
clk => v_bound_2nd[10].CLK
clk => v_bound_2nd[11].CLK
clk => v_bound_2nd[12].CLK
clk => v_bound_2nd[13].CLK
clk => v_bound_2nd[14].CLK
clk => v_bound_2nd[15].CLK
clk => v_bound_1st[0].CLK
clk => v_bound_1st[1].CLK
clk => v_bound_1st[2].CLK
clk => v_bound_1st[3].CLK
clk => v_bound_1st[4].CLK
clk => v_bound_1st[5].CLK
clk => v_bound_1st[6].CLK
clk => v_bound_1st[7].CLK
clk => v_bound_1st[8].CLK
clk => v_bound_1st[9].CLK
clk => v_bound_1st[10].CLK
clk => v_bound_1st[11].CLK
clk => v_bound_1st[12].CLK
clk => v_bound_1st[13].CLK
clk => v_bound_1st[14].CLK
clk => v_bound_1st[15].CLK
clk => timing_de_d0.CLK
clk => timing_vs_d0.CLK
clk => timing_hs_d0.CLK
clk => v_bound~1.DATAIN
rst => rgb_b_out[0].ACLR
rst => rgb_b_out[1].ACLR
rst => rgb_b_out[2].ACLR
rst => rgb_b_out[3].ACLR
rst => rgb_b_out[4].ACLR
rst => rgb_b_out[5].ACLR
rst => rgb_b_out[6].ACLR
rst => rgb_b_out[7].ACLR
rst => rgb_g_out[0].ACLR
rst => rgb_g_out[1].ACLR
rst => rgb_g_out[2].ACLR
rst => rgb_g_out[3].ACLR
rst => rgb_g_out[4].ACLR
rst => rgb_g_out[5].ACLR
rst => rgb_g_out[6].ACLR
rst => rgb_g_out[7].ACLR
rst => rgb_r_out[0].ACLR
rst => rgb_r_out[1].ACLR
rst => rgb_r_out[2].ACLR
rst => rgb_r_out[3].ACLR
rst => rgb_r_out[4].ACLR
rst => rgb_r_out[5].ACLR
rst => rgb_r_out[6].ACLR
rst => rgb_r_out[7].ACLR
rst => v_bound_8th[0].ACLR
rst => v_bound_8th[1].ACLR
rst => v_bound_8th[2].ACLR
rst => v_bound_8th[3].ACLR
rst => v_bound_8th[4].ACLR
rst => v_bound_8th[5].ACLR
rst => v_bound_8th[6].ACLR
rst => v_bound_8th[7].ACLR
rst => v_bound_8th[8].ACLR
rst => v_bound_8th[9].ACLR
rst => v_bound_8th[10].ACLR
rst => v_bound_8th[11].ACLR
rst => v_bound_8th[12].ACLR
rst => v_bound_8th[13].ACLR
rst => v_bound_8th[14].ACLR
rst => v_bound_8th[15].ACLR
rst => v_bound_7th[0].ACLR
rst => v_bound_7th[1].ACLR
rst => v_bound_7th[2].ACLR
rst => v_bound_7th[3].ACLR
rst => v_bound_7th[4].ACLR
rst => v_bound_7th[5].ACLR
rst => v_bound_7th[6].ACLR
rst => v_bound_7th[7].ACLR
rst => v_bound_7th[8].ACLR
rst => v_bound_7th[9].ACLR
rst => v_bound_7th[10].ACLR
rst => v_bound_7th[11].ACLR
rst => v_bound_7th[12].ACLR
rst => v_bound_7th[13].ACLR
rst => v_bound_7th[14].ACLR
rst => v_bound_7th[15].ACLR
rst => v_bound_6th[0].ACLR
rst => v_bound_6th[1].ACLR
rst => v_bound_6th[2].ACLR
rst => v_bound_6th[3].ACLR
rst => v_bound_6th[4].ACLR
rst => v_bound_6th[5].ACLR
rst => v_bound_6th[6].ACLR
rst => v_bound_6th[7].ACLR
rst => v_bound_6th[8].ACLR
rst => v_bound_6th[9].ACLR
rst => v_bound_6th[10].ACLR
rst => v_bound_6th[11].ACLR
rst => v_bound_6th[12].ACLR
rst => v_bound_6th[13].ACLR
rst => v_bound_6th[14].ACLR
rst => v_bound_6th[15].ACLR
rst => v_bound_5th[0].ACLR
rst => v_bound_5th[1].ACLR
rst => v_bound_5th[2].ACLR
rst => v_bound_5th[3].ACLR
rst => v_bound_5th[4].ACLR
rst => v_bound_5th[5].ACLR
rst => v_bound_5th[6].ACLR
rst => v_bound_5th[7].ACLR
rst => v_bound_5th[8].ACLR
rst => v_bound_5th[9].ACLR
rst => v_bound_5th[10].ACLR
rst => v_bound_5th[11].ACLR
rst => v_bound_5th[12].ACLR
rst => v_bound_5th[13].ACLR
rst => v_bound_5th[14].ACLR
rst => v_bound_5th[15].ACLR
rst => v_bound_4th[0].ACLR
rst => v_bound_4th[1].ACLR
rst => v_bound_4th[2].ACLR
rst => v_bound_4th[3].ACLR
rst => v_bound_4th[4].ACLR
rst => v_bound_4th[5].ACLR
rst => v_bound_4th[6].ACLR
rst => v_bound_4th[7].ACLR
rst => v_bound_4th[8].ACLR
rst => v_bound_4th[9].ACLR
rst => v_bound_4th[10].ACLR
rst => v_bound_4th[11].ACLR
rst => v_bound_4th[12].ACLR
rst => v_bound_4th[13].ACLR
rst => v_bound_4th[14].ACLR
rst => v_bound_4th[15].ACLR
rst => v_bound_3rd[0].ACLR
rst => v_bound_3rd[1].ACLR
rst => v_bound_3rd[2].ACLR
rst => v_bound_3rd[3].ACLR
rst => v_bound_3rd[4].ACLR
rst => v_bound_3rd[5].ACLR
rst => v_bound_3rd[6].ACLR
rst => v_bound_3rd[7].ACLR
rst => v_bound_3rd[8].ACLR
rst => v_bound_3rd[9].ACLR
rst => v_bound_3rd[10].ACLR
rst => v_bound_3rd[11].ACLR
rst => v_bound_3rd[12].ACLR
rst => v_bound_3rd[13].ACLR
rst => v_bound_3rd[14].ACLR
rst => v_bound_3rd[15].ACLR
rst => v_bound_2nd[0].ACLR
rst => v_bound_2nd[1].ACLR
rst => v_bound_2nd[2].ACLR
rst => v_bound_2nd[3].ACLR
rst => v_bound_2nd[4].ACLR
rst => v_bound_2nd[5].ACLR
rst => v_bound_2nd[6].ACLR
rst => v_bound_2nd[7].ACLR
rst => v_bound_2nd[8].ACLR
rst => v_bound_2nd[9].ACLR
rst => v_bound_2nd[10].ACLR
rst => v_bound_2nd[11].ACLR
rst => v_bound_2nd[12].ACLR
rst => v_bound_2nd[13].ACLR
rst => v_bound_2nd[14].ACLR
rst => v_bound_2nd[15].ACLR
rst => v_bound_1st[0].ACLR
rst => v_bound_1st[1].ACLR
rst => v_bound_1st[2].ACLR
rst => v_bound_1st[3].ACLR
rst => v_bound_1st[4].ACLR
rst => v_bound_1st[5].ACLR
rst => v_bound_1st[6].ACLR
rst => v_bound_1st[7].ACLR
rst => v_bound_1st[8].ACLR
rst => v_bound_1st[9].ACLR
rst => v_bound_1st[10].ACLR
rst => v_bound_1st[11].ACLR
rst => v_bound_1st[12].ACLR
rst => v_bound_1st[13].ACLR
rst => v_bound_1st[14].ACLR
rst => v_bound_1st[15].ACLR
rst => timing_de_d0.ACLR
rst => timing_vs_d0.ACLR
rst => timing_hs_d0.ACLR
rst => v_bound~3.DATAIN
hactive[0] => ~NO_FANOUT~
hactive[1] => ~NO_FANOUT~
hactive[2] => ~NO_FANOUT~
hactive[3] => ~NO_FANOUT~
hactive[4] => ~NO_FANOUT~
hactive[5] => ~NO_FANOUT~
hactive[6] => ~NO_FANOUT~
hactive[7] => ~NO_FANOUT~
hactive[8] => ~NO_FANOUT~
hactive[9] => ~NO_FANOUT~
hactive[10] => ~NO_FANOUT~
hactive[11] => ~NO_FANOUT~
hactive[12] => ~NO_FANOUT~
hactive[13] => ~NO_FANOUT~
hactive[14] => ~NO_FANOUT~
hactive[15] => ~NO_FANOUT~
vactive[0] => ~NO_FANOUT~
vactive[1] => ~NO_FANOUT~
vactive[2] => ~NO_FANOUT~
vactive[3] => Add0.IN16
vactive[3] => Add1.IN16
vactive[3] => Add2.IN16
vactive[3] => Add3.IN16
vactive[3] => Add4.IN16
vactive[3] => Add5.IN16
vactive[3] => Add6.IN16
vactive[4] => Add0.IN15
vactive[4] => Add1.IN15
vactive[4] => Add2.IN15
vactive[4] => Add3.IN15
vactive[4] => Add4.IN15
vactive[4] => Add5.IN15
vactive[4] => Add6.IN15
vactive[5] => Add0.IN14
vactive[5] => Add1.IN14
vactive[5] => Add2.IN14
vactive[5] => Add3.IN14
vactive[5] => Add4.IN14
vactive[5] => Add5.IN14
vactive[5] => Add6.IN14
vactive[6] => Add0.IN13
vactive[6] => Add1.IN13
vactive[6] => Add2.IN13
vactive[6] => Add3.IN13
vactive[6] => Add4.IN13
vactive[6] => Add5.IN13
vactive[6] => Add6.IN13
vactive[7] => Add0.IN12
vactive[7] => Add1.IN12
vactive[7] => Add2.IN12
vactive[7] => Add3.IN12
vactive[7] => Add4.IN12
vactive[7] => Add5.IN12
vactive[7] => Add6.IN12
vactive[8] => Add0.IN11
vactive[8] => Add1.IN11
vactive[8] => Add2.IN11
vactive[8] => Add3.IN11
vactive[8] => Add4.IN11
vactive[8] => Add5.IN11
vactive[8] => Add6.IN11
vactive[9] => Add0.IN10
vactive[9] => Add1.IN10
vactive[9] => Add2.IN10
vactive[9] => Add3.IN10
vactive[9] => Add4.IN10
vactive[9] => Add5.IN10
vactive[9] => Add6.IN10
vactive[10] => Add0.IN9
vactive[10] => Add1.IN9
vactive[10] => Add2.IN9
vactive[10] => Add3.IN9
vactive[10] => Add4.IN9
vactive[10] => Add5.IN9
vactive[10] => Add6.IN9
vactive[11] => Add0.IN8
vactive[11] => Add1.IN8
vactive[11] => Add2.IN8
vactive[11] => Add3.IN8
vactive[11] => Add4.IN8
vactive[11] => Add5.IN8
vactive[11] => Add6.IN8
vactive[12] => Add0.IN7
vactive[12] => Add1.IN7
vactive[12] => Add2.IN7
vactive[12] => Add3.IN7
vactive[12] => Add4.IN7
vactive[12] => Add5.IN7
vactive[12] => Add6.IN7
vactive[13] => Add0.IN6
vactive[13] => Add1.IN6
vactive[13] => Add2.IN6
vactive[13] => Add3.IN6
vactive[13] => Add4.IN6
vactive[13] => Add5.IN6
vactive[13] => Add6.IN6
vactive[14] => Add0.IN5
vactive[14] => Add1.IN5
vactive[14] => Add2.IN5
vactive[14] => Add3.IN5
vactive[14] => Add4.IN5
vactive[14] => Add5.IN5
vactive[14] => Add6.IN5
vactive[15] => Add0.IN4
vactive[15] => Add1.IN4
vactive[15] => Add2.IN4
vactive[15] => Add3.IN4
vactive[15] => Add4.IN4
vactive[15] => Add5.IN4
vactive[15] => Add6.IN4
timing_hs => timing_hs_d0.DATAIN
timing_vs => timing_vs_d0.DATAIN
timing_de => rgb_r_out.OUTPUTSELECT
timing_de => rgb_g_out.OUTPUTSELECT
timing_de => rgb_b_out.OUTPUTSELECT
timing_de => timing_de_d0.DATAIN
timing_x[0] => ~NO_FANOUT~
timing_x[1] => ~NO_FANOUT~
timing_x[2] => ~NO_FANOUT~
timing_x[3] => ~NO_FANOUT~
timing_x[4] => ~NO_FANOUT~
timing_x[5] => ~NO_FANOUT~
timing_x[6] => ~NO_FANOUT~
timing_x[7] => ~NO_FANOUT~
timing_x[8] => ~NO_FANOUT~
timing_x[9] => ~NO_FANOUT~
timing_x[10] => ~NO_FANOUT~
timing_x[11] => ~NO_FANOUT~
timing_y[0] => Equal0.IN15
timing_y[0] => Equal1.IN15
timing_y[0] => Equal2.IN15
timing_y[0] => Equal3.IN15
timing_y[0] => Equal4.IN15
timing_y[0] => Equal5.IN15
timing_y[0] => Equal6.IN15
timing_y[0] => Equal7.IN15
timing_y[1] => Equal0.IN14
timing_y[1] => Equal1.IN14
timing_y[1] => Equal2.IN14
timing_y[1] => Equal3.IN14
timing_y[1] => Equal4.IN14
timing_y[1] => Equal5.IN14
timing_y[1] => Equal6.IN14
timing_y[1] => Equal7.IN14
timing_y[2] => Equal0.IN13
timing_y[2] => Equal1.IN13
timing_y[2] => Equal2.IN13
timing_y[2] => Equal3.IN13
timing_y[2] => Equal4.IN13
timing_y[2] => Equal5.IN13
timing_y[2] => Equal6.IN13
timing_y[2] => Equal7.IN13
timing_y[3] => Equal0.IN12
timing_y[3] => Equal1.IN12
timing_y[3] => Equal2.IN12
timing_y[3] => Equal3.IN12
timing_y[3] => Equal4.IN12
timing_y[3] => Equal5.IN12
timing_y[3] => Equal6.IN12
timing_y[3] => Equal7.IN12
timing_y[4] => Equal0.IN11
timing_y[4] => Equal1.IN11
timing_y[4] => Equal2.IN11
timing_y[4] => Equal3.IN11
timing_y[4] => Equal4.IN11
timing_y[4] => Equal5.IN11
timing_y[4] => Equal6.IN11
timing_y[4] => Equal7.IN11
timing_y[5] => Equal0.IN10
timing_y[5] => Equal1.IN10
timing_y[5] => Equal2.IN10
timing_y[5] => Equal3.IN10
timing_y[5] => Equal4.IN10
timing_y[5] => Equal5.IN10
timing_y[5] => Equal6.IN10
timing_y[5] => Equal7.IN10
timing_y[6] => Equal0.IN9
timing_y[6] => Equal1.IN9
timing_y[6] => Equal2.IN9
timing_y[6] => Equal3.IN9
timing_y[6] => Equal4.IN9
timing_y[6] => Equal5.IN9
timing_y[6] => Equal6.IN9
timing_y[6] => Equal7.IN9
timing_y[7] => Equal0.IN8
timing_y[7] => Equal1.IN8
timing_y[7] => Equal2.IN8
timing_y[7] => Equal3.IN8
timing_y[7] => Equal4.IN8
timing_y[7] => Equal5.IN8
timing_y[7] => Equal6.IN8
timing_y[7] => Equal7.IN8
timing_y[8] => Equal0.IN7
timing_y[8] => Equal1.IN7
timing_y[8] => Equal2.IN7
timing_y[8] => Equal3.IN7
timing_y[8] => Equal4.IN7
timing_y[8] => Equal5.IN7
timing_y[8] => Equal6.IN7
timing_y[8] => Equal7.IN7
timing_y[9] => Equal0.IN6
timing_y[9] => Equal1.IN6
timing_y[9] => Equal2.IN6
timing_y[9] => Equal3.IN6
timing_y[9] => Equal4.IN6
timing_y[9] => Equal5.IN6
timing_y[9] => Equal6.IN6
timing_y[9] => Equal7.IN6
timing_y[10] => Equal0.IN5
timing_y[10] => Equal1.IN5
timing_y[10] => Equal2.IN5
timing_y[10] => Equal3.IN5
timing_y[10] => Equal4.IN5
timing_y[10] => Equal5.IN5
timing_y[10] => Equal6.IN5
timing_y[10] => Equal7.IN5
timing_y[11] => Equal0.IN4
timing_y[11] => Equal1.IN4
timing_y[11] => Equal2.IN4
timing_y[11] => Equal3.IN4
timing_y[11] => Equal4.IN4
timing_y[11] => Equal5.IN4
timing_y[11] => Equal6.IN4
timing_y[11] => Equal7.IN4
hs <= timing_hs_d0.DB_MAX_OUTPUT_PORT_TYPE
vs <= timing_vs_d0.DB_MAX_OUTPUT_PORT_TYPE
de <= timing_de_d0.DB_MAX_OUTPUT_PORT_TYPE
rgb_r[0] <= rgb_r_out[0].DB_MAX_OUTPUT_PORT_TYPE
rgb_r[1] <= rgb_r_out[1].DB_MAX_OUTPUT_PORT_TYPE
rgb_r[2] <= rgb_r_out[2].DB_MAX_OUTPUT_PORT_TYPE
rgb_r[3] <= rgb_r_out[3].DB_MAX_OUTPUT_PORT_TYPE
rgb_r[4] <= rgb_r_out[4].DB_MAX_OUTPUT_PORT_TYPE
rgb_r[5] <= rgb_r_out[5].DB_MAX_OUTPUT_PORT_TYPE
rgb_r[6] <= rgb_r_out[6].DB_MAX_OUTPUT_PORT_TYPE
rgb_r[7] <= rgb_r_out[7].DB_MAX_OUTPUT_PORT_TYPE
rgb_g[0] <= rgb_g_out[0].DB_MAX_OUTPUT_PORT_TYPE
rgb_g[1] <= rgb_g_out[1].DB_MAX_OUTPUT_PORT_TYPE
rgb_g[2] <= rgb_g_out[2].DB_MAX_OUTPUT_PORT_TYPE
rgb_g[3] <= rgb_g_out[3].DB_MAX_OUTPUT_PORT_TYPE
rgb_g[4] <= rgb_g_out[4].DB_MAX_OUTPUT_PORT_TYPE
rgb_g[5] <= rgb_g_out[5].DB_MAX_OUTPUT_PORT_TYPE
rgb_g[6] <= rgb_g_out[6].DB_MAX_OUTPUT_PORT_TYPE
rgb_g[7] <= rgb_g_out[7].DB_MAX_OUTPUT_PORT_TYPE
rgb_b[0] <= rgb_b_out[0].DB_MAX_OUTPUT_PORT_TYPE
rgb_b[1] <= rgb_b_out[1].DB_MAX_OUTPUT_PORT_TYPE
rgb_b[2] <= rgb_b_out[2].DB_MAX_OUTPUT_PORT_TYPE
rgb_b[3] <= rgb_b_out[3].DB_MAX_OUTPUT_PORT_TYPE
rgb_b[4] <= rgb_b_out[4].DB_MAX_OUTPUT_PORT_TYPE
rgb_b[5] <= rgb_b_out[5].DB_MAX_OUTPUT_PORT_TYPE
rgb_b[6] <= rgb_b_out[6].DB_MAX_OUTPUT_PORT_TYPE
rgb_b[7] <= rgb_b_out[7].DB_MAX_OUTPUT_PORT_TYPE


|an9134_test|mv_pattern:mv_pattern_m0|mv_pattern2:mv_pattern2_m0
clk => rgb_b_out[0].CLK
clk => rgb_b_out[1].CLK
clk => rgb_b_out[2].CLK
clk => rgb_b_out[3].CLK
clk => rgb_b_out[4].CLK
clk => rgb_b_out[5].CLK
clk => rgb_b_out[6].CLK
clk => rgb_b_out[7].CLK
clk => rgb_g_out[0].CLK
clk => rgb_g_out[1].CLK
clk => rgb_g_out[2].CLK
clk => rgb_g_out[3].CLK
clk => rgb_g_out[4].CLK
clk => rgb_g_out[5].CLK
clk => rgb_g_out[6].CLK
clk => rgb_g_out[7].CLK
clk => rgb_r_out[0].CLK
clk => rgb_r_out[1].CLK
clk => rgb_r_out[2].CLK
clk => rgb_r_out[3].CLK
clk => rgb_r_out[4].CLK
clk => rgb_r_out[5].CLK
clk => rgb_r_out[6].CLK
clk => rgb_r_out[7].CLK
clk => timing_de_d0.CLK
clk => timing_vs_d0.CLK
clk => timing_hs_d0.CLK
clk => timing_y_offset[0].CLK
clk => timing_y_offset[1].CLK
clk => timing_y_offset[2].CLK
clk => timing_y_offset[3].CLK
clk => timing_y_offset[4].CLK
clk => timing_y_offset[5].CLK
clk => timing_y_offset[6].CLK
clk => timing_y_offset[7].CLK
clk => frame_cnt[0].CLK
clk => frame_cnt[1].CLK
clk => frame_cnt[2].CLK
clk => frame_cnt[3].CLK
clk => frame_cnt[4].CLK
clk => frame_cnt[5].CLK
clk => frame_cnt[6].CLK
clk => frame_cnt[7].CLK
clk => timing_vs_d1.CLK
rst => rgb_b_out[0].ACLR
rst => rgb_b_out[1].ACLR
rst => rgb_b_out[2].ACLR
rst => rgb_b_out[3].ACLR
rst => rgb_b_out[4].ACLR
rst => rgb_b_out[5].ACLR
rst => rgb_b_out[6].ACLR
rst => rgb_b_out[7].ACLR
rst => rgb_g_out[0].ACLR
rst => rgb_g_out[1].ACLR
rst => rgb_g_out[2].ACLR
rst => rgb_g_out[3].ACLR
rst => rgb_g_out[4].ACLR
rst => rgb_g_out[5].ACLR
rst => rgb_g_out[6].ACLR
rst => rgb_g_out[7].ACLR
rst => rgb_r_out[0].ACLR
rst => rgb_r_out[1].ACLR
rst => rgb_r_out[2].ACLR
rst => rgb_r_out[3].ACLR
rst => rgb_r_out[4].ACLR
rst => rgb_r_out[5].ACLR
rst => rgb_r_out[6].ACLR
rst => rgb_r_out[7].ACLR
rst => timing_de_d0.ACLR
rst => timing_vs_d0.ACLR
rst => timing_hs_d0.ACLR
rst => timing_y_offset[0].ACLR
rst => timing_y_offset[1].ACLR
rst => timing_y_offset[2].ACLR
rst => timing_y_offset[3].ACLR
rst => timing_y_offset[4].ACLR
rst => timing_y_offset[5].ACLR
rst => timing_y_offset[6].ACLR
rst => timing_y_offset[7].ACLR
rst => frame_cnt[0].ACLR
rst => frame_cnt[1].ACLR
rst => frame_cnt[2].ACLR
rst => frame_cnt[3].ACLR
rst => frame_cnt[4].ACLR
rst => frame_cnt[5].ACLR
rst => frame_cnt[6].ACLR
rst => frame_cnt[7].ACLR
rst => timing_vs_d1.ACLR
hactive[0] => ~NO_FANOUT~
hactive[1] => ~NO_FANOUT~
hactive[2] => ~NO_FANOUT~
hactive[3] => ~NO_FANOUT~
hactive[4] => ~NO_FANOUT~
hactive[5] => ~NO_FANOUT~
hactive[6] => ~NO_FANOUT~
hactive[7] => ~NO_FANOUT~
hactive[8] => ~NO_FANOUT~
hactive[9] => ~NO_FANOUT~
hactive[10] => ~NO_FANOUT~
hactive[11] => ~NO_FANOUT~
hactive[12] => ~NO_FANOUT~
hactive[13] => ~NO_FANOUT~
hactive[14] => ~NO_FANOUT~
hactive[15] => ~NO_FANOUT~
vactive[0] => ~NO_FANOUT~
vactive[1] => ~NO_FANOUT~
vactive[2] => ~NO_FANOUT~
vactive[3] => ~NO_FANOUT~
vactive[4] => ~NO_FANOUT~
vactive[5] => ~NO_FANOUT~
vactive[6] => ~NO_FANOUT~
vactive[7] => ~NO_FANOUT~
vactive[8] => ~NO_FANOUT~
vactive[9] => ~NO_FANOUT~
vactive[10] => ~NO_FANOUT~
vactive[11] => ~NO_FANOUT~
vactive[12] => ~NO_FANOUT~
vactive[13] => ~NO_FANOUT~
vactive[14] => ~NO_FANOUT~
vactive[15] => ~NO_FANOUT~
timing_hs => timing_hs_d0.DATAIN
timing_vs => timing_vs_d0.DATAIN
timing_de => rgb_r_out.OUTPUTSELECT
timing_de => rgb_r_out.OUTPUTSELECT
timing_de => rgb_r_out.OUTPUTSELECT
timing_de => rgb_r_out.OUTPUTSELECT
timing_de => rgb_r_out.OUTPUTSELECT
timing_de => rgb_r_out.OUTPUTSELECT
timing_de => rgb_r_out.OUTPUTSELECT
timing_de => rgb_r_out.OUTPUTSELECT
timing_de => timing_de_d0.DATAIN
timing_x[0] => Add2.IN8
timing_x[1] => Add2.IN7
timing_x[2] => Add2.IN6
timing_x[3] => Add2.IN5
timing_x[4] => Add2.IN4
timing_x[5] => Add2.IN3
timing_x[6] => Add2.IN2
timing_x[7] => Add2.IN1
timing_x[8] => ~NO_FANOUT~
timing_x[9] => ~NO_FANOUT~
timing_x[10] => ~NO_FANOUT~
timing_x[11] => ~NO_FANOUT~
timing_y[0] => Add1.IN8
timing_y[1] => Add1.IN7
timing_y[2] => Add1.IN6
timing_y[3] => Add1.IN5
timing_y[4] => Add1.IN4
timing_y[5] => Add1.IN3
timing_y[6] => Add1.IN2
timing_y[7] => Add1.IN1
timing_y[8] => ~NO_FANOUT~
timing_y[9] => ~NO_FANOUT~
timing_y[10] => ~NO_FANOUT~
timing_y[11] => ~NO_FANOUT~
hs <= timing_hs_d0.DB_MAX_OUTPUT_PORT_TYPE
vs <= timing_vs_d0.DB_MAX_OUTPUT_PORT_TYPE
de <= timing_de_d0.DB_MAX_OUTPUT_PORT_TYPE
rgb_r[0] <= rgb_r_out[0].DB_MAX_OUTPUT_PORT_TYPE
rgb_r[1] <= rgb_r_out[1].DB_MAX_OUTPUT_PORT_TYPE
rgb_r[2] <= rgb_r_out[2].DB_MAX_OUTPUT_PORT_TYPE
rgb_r[3] <= rgb_r_out[3].DB_MAX_OUTPUT_PORT_TYPE
rgb_r[4] <= rgb_r_out[4].DB_MAX_OUTPUT_PORT_TYPE
rgb_r[5] <= rgb_r_out[5].DB_MAX_OUTPUT_PORT_TYPE
rgb_r[6] <= rgb_r_out[6].DB_MAX_OUTPUT_PORT_TYPE
rgb_r[7] <= rgb_r_out[7].DB_MAX_OUTPUT_PORT_TYPE
rgb_g[0] <= rgb_g_out[0].DB_MAX_OUTPUT_PORT_TYPE
rgb_g[1] <= rgb_g_out[1].DB_MAX_OUTPUT_PORT_TYPE
rgb_g[2] <= rgb_g_out[2].DB_MAX_OUTPUT_PORT_TYPE
rgb_g[3] <= rgb_g_out[3].DB_MAX_OUTPUT_PORT_TYPE
rgb_g[4] <= rgb_g_out[4].DB_MAX_OUTPUT_PORT_TYPE
rgb_g[5] <= rgb_g_out[5].DB_MAX_OUTPUT_PORT_TYPE
rgb_g[6] <= rgb_g_out[6].DB_MAX_OUTPUT_PORT_TYPE
rgb_g[7] <= rgb_g_out[7].DB_MAX_OUTPUT_PORT_TYPE
rgb_b[0] <= rgb_b_out[0].DB_MAX_OUTPUT_PORT_TYPE
rgb_b[1] <= rgb_b_out[1].DB_MAX_OUTPUT_PORT_TYPE
rgb_b[2] <= rgb_b_out[2].DB_MAX_OUTPUT_PORT_TYPE
rgb_b[3] <= rgb_b_out[3].DB_MAX_OUTPUT_PORT_TYPE
rgb_b[4] <= rgb_b_out[4].DB_MAX_OUTPUT_PORT_TYPE
rgb_b[5] <= rgb_b_out[5].DB_MAX_OUTPUT_PORT_TYPE
rgb_b[6] <= rgb_b_out[6].DB_MAX_OUTPUT_PORT_TYPE
rgb_b[7] <= rgb_b_out[7].DB_MAX_OUTPUT_PORT_TYPE


|an9134_test|mv_pattern:mv_pattern_m0|mv_pattern3:mv_pattern3_m0
clk => rgb_b_out[0].CLK
clk => rgb_b_out[1].CLK
clk => rgb_b_out[2].CLK
clk => rgb_b_out[3].CLK
clk => rgb_b_out[4].CLK
clk => rgb_b_out[5].CLK
clk => rgb_b_out[6].CLK
clk => rgb_b_out[7].CLK
clk => rgb_g_out[0].CLK
clk => rgb_g_out[1].CLK
clk => rgb_g_out[2].CLK
clk => rgb_g_out[3].CLK
clk => rgb_g_out[4].CLK
clk => rgb_g_out[5].CLK
clk => rgb_g_out[6].CLK
clk => rgb_g_out[7].CLK
clk => rgb_r_out[0].CLK
clk => rgb_r_out[1].CLK
clk => rgb_r_out[2].CLK
clk => rgb_r_out[3].CLK
clk => rgb_r_out[4].CLK
clk => rgb_r_out[5].CLK
clk => rgb_r_out[6].CLK
clk => rgb_r_out[7].CLK
clk => timing_de_d0.CLK
clk => timing_vs_d0.CLK
clk => timing_hs_d0.CLK
rst => rgb_b_out[0].ACLR
rst => rgb_b_out[1].ACLR
rst => rgb_b_out[2].ACLR
rst => rgb_b_out[3].ACLR
rst => rgb_b_out[4].ACLR
rst => rgb_b_out[5].ACLR
rst => rgb_b_out[6].ACLR
rst => rgb_b_out[7].ACLR
rst => rgb_g_out[0].ACLR
rst => rgb_g_out[1].ACLR
rst => rgb_g_out[2].ACLR
rst => rgb_g_out[3].ACLR
rst => rgb_g_out[4].ACLR
rst => rgb_g_out[5].ACLR
rst => rgb_g_out[6].ACLR
rst => rgb_g_out[7].ACLR
rst => rgb_r_out[0].ACLR
rst => rgb_r_out[1].ACLR
rst => rgb_r_out[2].ACLR
rst => rgb_r_out[3].ACLR
rst => rgb_r_out[4].ACLR
rst => rgb_r_out[5].ACLR
rst => rgb_r_out[6].ACLR
rst => rgb_r_out[7].ACLR
rst => timing_de_d0.ACLR
rst => timing_vs_d0.ACLR
rst => timing_hs_d0.ACLR
hactive[0] => ~NO_FANOUT~
hactive[1] => ~NO_FANOUT~
hactive[2] => ~NO_FANOUT~
hactive[3] => ~NO_FANOUT~
hactive[4] => ~NO_FANOUT~
hactive[5] => ~NO_FANOUT~
hactive[6] => ~NO_FANOUT~
hactive[7] => ~NO_FANOUT~
hactive[8] => ~NO_FANOUT~
hactive[9] => ~NO_FANOUT~
hactive[10] => ~NO_FANOUT~
hactive[11] => ~NO_FANOUT~
hactive[12] => ~NO_FANOUT~
hactive[13] => ~NO_FANOUT~
hactive[14] => ~NO_FANOUT~
hactive[15] => ~NO_FANOUT~
vactive[0] => ~NO_FANOUT~
vactive[1] => ~NO_FANOUT~
vactive[2] => ~NO_FANOUT~
vactive[3] => ~NO_FANOUT~
vactive[4] => ~NO_FANOUT~
vactive[5] => ~NO_FANOUT~
vactive[6] => ~NO_FANOUT~
vactive[7] => ~NO_FANOUT~
vactive[8] => ~NO_FANOUT~
vactive[9] => ~NO_FANOUT~
vactive[10] => ~NO_FANOUT~
vactive[11] => ~NO_FANOUT~
vactive[12] => ~NO_FANOUT~
vactive[13] => ~NO_FANOUT~
vactive[14] => ~NO_FANOUT~
vactive[15] => ~NO_FANOUT~
timing_hs => timing_hs_d0.DATAIN
timing_vs => timing_vs_d0.DATAIN
timing_de => rgb_r_out.OUTPUTSELECT
timing_de => rgb_g_out.OUTPUTSELECT
timing_de => rgb_b_out.OUTPUTSELECT
timing_de => timing_de_d0.DATAIN
timing_x[0] => ~NO_FANOUT~
timing_x[1] => ~NO_FANOUT~
timing_x[2] => ~NO_FANOUT~
timing_x[3] => ~NO_FANOUT~
timing_x[4] => ~NO_FANOUT~
timing_x[5] => ~NO_FANOUT~
timing_x[6] => Add0.IN1
timing_x[7] => ~NO_FANOUT~
timing_x[8] => ~NO_FANOUT~
timing_x[9] => ~NO_FANOUT~
timing_x[10] => ~NO_FANOUT~
timing_x[11] => ~NO_FANOUT~
timing_y[0] => ~NO_FANOUT~
timing_y[1] => ~NO_FANOUT~
timing_y[2] => ~NO_FANOUT~
timing_y[3] => ~NO_FANOUT~
timing_y[4] => ~NO_FANOUT~
timing_y[5] => ~NO_FANOUT~
timing_y[6] => Add0.IN2
timing_y[7] => ~NO_FANOUT~
timing_y[8] => ~NO_FANOUT~
timing_y[9] => ~NO_FANOUT~
timing_y[10] => ~NO_FANOUT~
timing_y[11] => ~NO_FANOUT~
hs <= timing_hs_d0.DB_MAX_OUTPUT_PORT_TYPE
vs <= timing_vs_d0.DB_MAX_OUTPUT_PORT_TYPE
de <= timing_de_d0.DB_MAX_OUTPUT_PORT_TYPE
rgb_r[0] <= rgb_r_out[0].DB_MAX_OUTPUT_PORT_TYPE
rgb_r[1] <= rgb_r_out[1].DB_MAX_OUTPUT_PORT_TYPE
rgb_r[2] <= rgb_r_out[2].DB_MAX_OUTPUT_PORT_TYPE
rgb_r[3] <= rgb_r_out[3].DB_MAX_OUTPUT_PORT_TYPE
rgb_r[4] <= rgb_r_out[4].DB_MAX_OUTPUT_PORT_TYPE
rgb_r[5] <= rgb_r_out[5].DB_MAX_OUTPUT_PORT_TYPE
rgb_r[6] <= rgb_r_out[6].DB_MAX_OUTPUT_PORT_TYPE
rgb_r[7] <= rgb_r_out[7].DB_MAX_OUTPUT_PORT_TYPE
rgb_g[0] <= rgb_g_out[0].DB_MAX_OUTPUT_PORT_TYPE
rgb_g[1] <= rgb_g_out[1].DB_MAX_OUTPUT_PORT_TYPE
rgb_g[2] <= rgb_g_out[2].DB_MAX_OUTPUT_PORT_TYPE
rgb_g[3] <= rgb_g_out[3].DB_MAX_OUTPUT_PORT_TYPE
rgb_g[4] <= rgb_g_out[4].DB_MAX_OUTPUT_PORT_TYPE
rgb_g[5] <= rgb_g_out[5].DB_MAX_OUTPUT_PORT_TYPE
rgb_g[6] <= rgb_g_out[6].DB_MAX_OUTPUT_PORT_TYPE
rgb_g[7] <= rgb_g_out[7].DB_MAX_OUTPUT_PORT_TYPE
rgb_b[0] <= rgb_b_out[0].DB_MAX_OUTPUT_PORT_TYPE
rgb_b[1] <= rgb_b_out[1].DB_MAX_OUTPUT_PORT_TYPE
rgb_b[2] <= rgb_b_out[2].DB_MAX_OUTPUT_PORT_TYPE
rgb_b[3] <= rgb_b_out[3].DB_MAX_OUTPUT_PORT_TYPE
rgb_b[4] <= rgb_b_out[4].DB_MAX_OUTPUT_PORT_TYPE
rgb_b[5] <= rgb_b_out[5].DB_MAX_OUTPUT_PORT_TYPE
rgb_b[6] <= rgb_b_out[6].DB_MAX_OUTPUT_PORT_TYPE
rgb_b[7] <= rgb_b_out[7].DB_MAX_OUTPUT_PORT_TYPE


|an9134_test|mv_pattern:mv_pattern_m0|mv_pattern4:mv_pattern4_m0
clk => rgb_b_out[0].CLK
clk => rgb_b_out[1].CLK
clk => rgb_b_out[2].CLK
clk => rgb_b_out[3].CLK
clk => rgb_b_out[4].CLK
clk => rgb_b_out[5].CLK
clk => rgb_b_out[6].CLK
clk => rgb_b_out[7].CLK
clk => rgb_g_out[0].CLK
clk => rgb_g_out[1].CLK
clk => rgb_g_out[2].CLK
clk => rgb_g_out[3].CLK
clk => rgb_g_out[4].CLK
clk => rgb_g_out[5].CLK
clk => rgb_g_out[6].CLK
clk => rgb_g_out[7].CLK
clk => rgb_r_out[0].CLK
clk => rgb_r_out[1].CLK
clk => rgb_r_out[2].CLK
clk => rgb_r_out[3].CLK
clk => rgb_r_out[4].CLK
clk => rgb_r_out[5].CLK
clk => rgb_r_out[6].CLK
clk => rgb_r_out[7].CLK
clk => timing_de_d0.CLK
clk => timing_vs_d0.CLK
clk => timing_hs_d0.CLK
rst => rgb_b_out[0].ACLR
rst => rgb_b_out[1].ACLR
rst => rgb_b_out[2].ACLR
rst => rgb_b_out[3].ACLR
rst => rgb_b_out[4].ACLR
rst => rgb_b_out[5].ACLR
rst => rgb_b_out[6].ACLR
rst => rgb_b_out[7].ACLR
rst => rgb_g_out[0].ACLR
rst => rgb_g_out[1].ACLR
rst => rgb_g_out[2].ACLR
rst => rgb_g_out[3].ACLR
rst => rgb_g_out[4].ACLR
rst => rgb_g_out[5].ACLR
rst => rgb_g_out[6].ACLR
rst => rgb_g_out[7].ACLR
rst => rgb_r_out[0].ACLR
rst => rgb_r_out[1].ACLR
rst => rgb_r_out[2].ACLR
rst => rgb_r_out[3].ACLR
rst => rgb_r_out[4].ACLR
rst => rgb_r_out[5].ACLR
rst => rgb_r_out[6].ACLR
rst => rgb_r_out[7].ACLR
rst => timing_de_d0.ACLR
rst => timing_vs_d0.ACLR
rst => timing_hs_d0.ACLR
hactive[0] => ~NO_FANOUT~
hactive[1] => ~NO_FANOUT~
hactive[2] => ~NO_FANOUT~
hactive[3] => ~NO_FANOUT~
hactive[4] => ~NO_FANOUT~
hactive[5] => ~NO_FANOUT~
hactive[6] => ~NO_FANOUT~
hactive[7] => ~NO_FANOUT~
hactive[8] => ~NO_FANOUT~
hactive[9] => ~NO_FANOUT~
hactive[10] => ~NO_FANOUT~
hactive[11] => ~NO_FANOUT~
hactive[12] => ~NO_FANOUT~
hactive[13] => ~NO_FANOUT~
hactive[14] => ~NO_FANOUT~
hactive[15] => ~NO_FANOUT~
vactive[0] => ~NO_FANOUT~
vactive[1] => ~NO_FANOUT~
vactive[2] => ~NO_FANOUT~
vactive[3] => ~NO_FANOUT~
vactive[4] => ~NO_FANOUT~
vactive[5] => ~NO_FANOUT~
vactive[6] => ~NO_FANOUT~
vactive[7] => ~NO_FANOUT~
vactive[8] => ~NO_FANOUT~
vactive[9] => ~NO_FANOUT~
vactive[10] => ~NO_FANOUT~
vactive[11] => ~NO_FANOUT~
vactive[12] => ~NO_FANOUT~
vactive[13] => ~NO_FANOUT~
vactive[14] => ~NO_FANOUT~
vactive[15] => ~NO_FANOUT~
timing_hs => timing_hs_d0.DATAIN
timing_vs => timing_vs_d0.DATAIN
timing_de => timing_de_d0.DATAIN
timing_de => rgb_b_out[7].DATAIN
timing_de => rgb_b_out[6].DATAIN
timing_de => rgb_b_out[5].DATAIN
timing_de => rgb_b_out[4].DATAIN
timing_de => rgb_b_out[3].DATAIN
timing_de => rgb_b_out[2].DATAIN
timing_de => rgb_b_out[1].DATAIN
timing_de => rgb_b_out[0].DATAIN
timing_x[0] => ~NO_FANOUT~
timing_x[1] => ~NO_FANOUT~
timing_x[2] => ~NO_FANOUT~
timing_x[3] => ~NO_FANOUT~
timing_x[4] => ~NO_FANOUT~
timing_x[5] => ~NO_FANOUT~
timing_x[6] => ~NO_FANOUT~
timing_x[7] => ~NO_FANOUT~
timing_x[8] => ~NO_FANOUT~
timing_x[9] => ~NO_FANOUT~
timing_x[10] => ~NO_FANOUT~
timing_x[11] => ~NO_FANOUT~
timing_y[0] => ~NO_FANOUT~
timing_y[1] => ~NO_FANOUT~
timing_y[2] => ~NO_FANOUT~
timing_y[3] => ~NO_FANOUT~
timing_y[4] => ~NO_FANOUT~
timing_y[5] => ~NO_FANOUT~
timing_y[6] => ~NO_FANOUT~
timing_y[7] => ~NO_FANOUT~
timing_y[8] => ~NO_FANOUT~
timing_y[9] => ~NO_FANOUT~
timing_y[10] => ~NO_FANOUT~
timing_y[11] => ~NO_FANOUT~
hs <= timing_hs_d0.DB_MAX_OUTPUT_PORT_TYPE
vs <= timing_vs_d0.DB_MAX_OUTPUT_PORT_TYPE
de <= timing_de_d0.DB_MAX_OUTPUT_PORT_TYPE
rgb_r[0] <= rgb_r_out[0].DB_MAX_OUTPUT_PORT_TYPE
rgb_r[1] <= rgb_r_out[1].DB_MAX_OUTPUT_PORT_TYPE
rgb_r[2] <= rgb_r_out[2].DB_MAX_OUTPUT_PORT_TYPE
rgb_r[3] <= rgb_r_out[3].DB_MAX_OUTPUT_PORT_TYPE
rgb_r[4] <= rgb_r_out[4].DB_MAX_OUTPUT_PORT_TYPE
rgb_r[5] <= rgb_r_out[5].DB_MAX_OUTPUT_PORT_TYPE
rgb_r[6] <= rgb_r_out[6].DB_MAX_OUTPUT_PORT_TYPE
rgb_r[7] <= rgb_r_out[7].DB_MAX_OUTPUT_PORT_TYPE
rgb_g[0] <= rgb_g_out[0].DB_MAX_OUTPUT_PORT_TYPE
rgb_g[1] <= rgb_g_out[1].DB_MAX_OUTPUT_PORT_TYPE
rgb_g[2] <= rgb_g_out[2].DB_MAX_OUTPUT_PORT_TYPE
rgb_g[3] <= rgb_g_out[3].DB_MAX_OUTPUT_PORT_TYPE
rgb_g[4] <= rgb_g_out[4].DB_MAX_OUTPUT_PORT_TYPE
rgb_g[5] <= rgb_g_out[5].DB_MAX_OUTPUT_PORT_TYPE
rgb_g[6] <= rgb_g_out[6].DB_MAX_OUTPUT_PORT_TYPE
rgb_g[7] <= rgb_g_out[7].DB_MAX_OUTPUT_PORT_TYPE
rgb_b[0] <= rgb_b_out[0].DB_MAX_OUTPUT_PORT_TYPE
rgb_b[1] <= rgb_b_out[1].DB_MAX_OUTPUT_PORT_TYPE
rgb_b[2] <= rgb_b_out[2].DB_MAX_OUTPUT_PORT_TYPE
rgb_b[3] <= rgb_b_out[3].DB_MAX_OUTPUT_PORT_TYPE
rgb_b[4] <= rgb_b_out[4].DB_MAX_OUTPUT_PORT_TYPE
rgb_b[5] <= rgb_b_out[5].DB_MAX_OUTPUT_PORT_TYPE
rgb_b[6] <= rgb_b_out[6].DB_MAX_OUTPUT_PORT_TYPE
rgb_b[7] <= rgb_b_out[7].DB_MAX_OUTPUT_PORT_TYPE


|an9134_test|mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0
clk => rgb_b_out[0].CLK
clk => rgb_b_out[1].CLK
clk => rgb_b_out[2].CLK
clk => rgb_b_out[3].CLK
clk => rgb_b_out[4].CLK
clk => rgb_b_out[5].CLK
clk => rgb_b_out[6].CLK
clk => rgb_b_out[7].CLK
clk => rgb_g_out[0].CLK
clk => rgb_g_out[1].CLK
clk => rgb_g_out[2].CLK
clk => rgb_g_out[3].CLK
clk => rgb_g_out[4].CLK
clk => rgb_g_out[5].CLK
clk => rgb_g_out[6].CLK
clk => rgb_g_out[7].CLK
clk => rgb_r_out[0].CLK
clk => rgb_r_out[1].CLK
clk => rgb_r_out[2].CLK
clk => rgb_r_out[3].CLK
clk => rgb_r_out[4].CLK
clk => rgb_r_out[5].CLK
clk => rgb_r_out[6].CLK
clk => rgb_r_out[7].CLK
clk => v_bound_8th[0].CLK
clk => v_bound_8th[1].CLK
clk => v_bound_8th[2].CLK
clk => v_bound_8th[3].CLK
clk => v_bound_8th[4].CLK
clk => v_bound_8th[5].CLK
clk => v_bound_8th[6].CLK
clk => v_bound_8th[7].CLK
clk => v_bound_8th[8].CLK
clk => v_bound_8th[9].CLK
clk => v_bound_8th[10].CLK
clk => v_bound_8th[11].CLK
clk => v_bound_8th[12].CLK
clk => v_bound_8th[13].CLK
clk => v_bound_8th[14].CLK
clk => v_bound_8th[15].CLK
clk => v_bound_7th[0].CLK
clk => v_bound_7th[1].CLK
clk => v_bound_7th[2].CLK
clk => v_bound_7th[3].CLK
clk => v_bound_7th[4].CLK
clk => v_bound_7th[5].CLK
clk => v_bound_7th[6].CLK
clk => v_bound_7th[7].CLK
clk => v_bound_7th[8].CLK
clk => v_bound_7th[9].CLK
clk => v_bound_7th[10].CLK
clk => v_bound_7th[11].CLK
clk => v_bound_7th[12].CLK
clk => v_bound_7th[13].CLK
clk => v_bound_7th[14].CLK
clk => v_bound_7th[15].CLK
clk => v_bound_6th[0].CLK
clk => v_bound_6th[1].CLK
clk => v_bound_6th[2].CLK
clk => v_bound_6th[3].CLK
clk => v_bound_6th[4].CLK
clk => v_bound_6th[5].CLK
clk => v_bound_6th[6].CLK
clk => v_bound_6th[7].CLK
clk => v_bound_6th[8].CLK
clk => v_bound_6th[9].CLK
clk => v_bound_6th[10].CLK
clk => v_bound_6th[11].CLK
clk => v_bound_6th[12].CLK
clk => v_bound_6th[13].CLK
clk => v_bound_6th[14].CLK
clk => v_bound_6th[15].CLK
clk => v_bound_5th[0].CLK
clk => v_bound_5th[1].CLK
clk => v_bound_5th[2].CLK
clk => v_bound_5th[3].CLK
clk => v_bound_5th[4].CLK
clk => v_bound_5th[5].CLK
clk => v_bound_5th[6].CLK
clk => v_bound_5th[7].CLK
clk => v_bound_5th[8].CLK
clk => v_bound_5th[9].CLK
clk => v_bound_5th[10].CLK
clk => v_bound_5th[11].CLK
clk => v_bound_5th[12].CLK
clk => v_bound_5th[13].CLK
clk => v_bound_5th[14].CLK
clk => v_bound_5th[15].CLK
clk => v_bound_4th[0].CLK
clk => v_bound_4th[1].CLK
clk => v_bound_4th[2].CLK
clk => v_bound_4th[3].CLK
clk => v_bound_4th[4].CLK
clk => v_bound_4th[5].CLK
clk => v_bound_4th[6].CLK
clk => v_bound_4th[7].CLK
clk => v_bound_4th[8].CLK
clk => v_bound_4th[9].CLK
clk => v_bound_4th[10].CLK
clk => v_bound_4th[11].CLK
clk => v_bound_4th[12].CLK
clk => v_bound_4th[13].CLK
clk => v_bound_4th[14].CLK
clk => v_bound_4th[15].CLK
clk => v_bound_3rd[0].CLK
clk => v_bound_3rd[1].CLK
clk => v_bound_3rd[2].CLK
clk => v_bound_3rd[3].CLK
clk => v_bound_3rd[4].CLK
clk => v_bound_3rd[5].CLK
clk => v_bound_3rd[6].CLK
clk => v_bound_3rd[7].CLK
clk => v_bound_3rd[8].CLK
clk => v_bound_3rd[9].CLK
clk => v_bound_3rd[10].CLK
clk => v_bound_3rd[11].CLK
clk => v_bound_3rd[12].CLK
clk => v_bound_3rd[13].CLK
clk => v_bound_3rd[14].CLK
clk => v_bound_3rd[15].CLK
clk => v_bound_2nd[0].CLK
clk => v_bound_2nd[1].CLK
clk => v_bound_2nd[2].CLK
clk => v_bound_2nd[3].CLK
clk => v_bound_2nd[4].CLK
clk => v_bound_2nd[5].CLK
clk => v_bound_2nd[6].CLK
clk => v_bound_2nd[7].CLK
clk => v_bound_2nd[8].CLK
clk => v_bound_2nd[9].CLK
clk => v_bound_2nd[10].CLK
clk => v_bound_2nd[11].CLK
clk => v_bound_2nd[12].CLK
clk => v_bound_2nd[13].CLK
clk => v_bound_2nd[14].CLK
clk => v_bound_2nd[15].CLK
clk => v_bound_1st[0].CLK
clk => v_bound_1st[1].CLK
clk => v_bound_1st[2].CLK
clk => v_bound_1st[3].CLK
clk => v_bound_1st[4].CLK
clk => v_bound_1st[5].CLK
clk => v_bound_1st[6].CLK
clk => v_bound_1st[7].CLK
clk => v_bound_1st[8].CLK
clk => v_bound_1st[9].CLK
clk => v_bound_1st[10].CLK
clk => v_bound_1st[11].CLK
clk => v_bound_1st[12].CLK
clk => v_bound_1st[13].CLK
clk => v_bound_1st[14].CLK
clk => v_bound_1st[15].CLK
clk => timing_de_d0.CLK
clk => timing_vs_d0.CLK
clk => timing_hs_d0.CLK
clk => v_bound~1.DATAIN
rst => rgb_b_out[0].ACLR
rst => rgb_b_out[1].ACLR
rst => rgb_b_out[2].ACLR
rst => rgb_b_out[3].ACLR
rst => rgb_b_out[4].ACLR
rst => rgb_b_out[5].ACLR
rst => rgb_b_out[6].ACLR
rst => rgb_b_out[7].ACLR
rst => rgb_g_out[0].ACLR
rst => rgb_g_out[1].ACLR
rst => rgb_g_out[2].ACLR
rst => rgb_g_out[3].ACLR
rst => rgb_g_out[4].ACLR
rst => rgb_g_out[5].ACLR
rst => rgb_g_out[6].ACLR
rst => rgb_g_out[7].ACLR
rst => rgb_r_out[0].ACLR
rst => rgb_r_out[1].ACLR
rst => rgb_r_out[2].ACLR
rst => rgb_r_out[3].ACLR
rst => rgb_r_out[4].ACLR
rst => rgb_r_out[5].ACLR
rst => rgb_r_out[6].ACLR
rst => rgb_r_out[7].ACLR
rst => v_bound_8th[0].ACLR
rst => v_bound_8th[1].ACLR
rst => v_bound_8th[2].ACLR
rst => v_bound_8th[3].ACLR
rst => v_bound_8th[4].ACLR
rst => v_bound_8th[5].ACLR
rst => v_bound_8th[6].ACLR
rst => v_bound_8th[7].ACLR
rst => v_bound_8th[8].ACLR
rst => v_bound_8th[9].ACLR
rst => v_bound_8th[10].ACLR
rst => v_bound_8th[11].ACLR
rst => v_bound_8th[12].ACLR
rst => v_bound_8th[13].ACLR
rst => v_bound_8th[14].ACLR
rst => v_bound_8th[15].ACLR
rst => v_bound_7th[0].ACLR
rst => v_bound_7th[1].ACLR
rst => v_bound_7th[2].ACLR
rst => v_bound_7th[3].ACLR
rst => v_bound_7th[4].ACLR
rst => v_bound_7th[5].ACLR
rst => v_bound_7th[6].ACLR
rst => v_bound_7th[7].ACLR
rst => v_bound_7th[8].ACLR
rst => v_bound_7th[9].ACLR
rst => v_bound_7th[10].ACLR
rst => v_bound_7th[11].ACLR
rst => v_bound_7th[12].ACLR
rst => v_bound_7th[13].ACLR
rst => v_bound_7th[14].ACLR
rst => v_bound_7th[15].ACLR
rst => v_bound_6th[0].ACLR
rst => v_bound_6th[1].ACLR
rst => v_bound_6th[2].ACLR
rst => v_bound_6th[3].ACLR
rst => v_bound_6th[4].ACLR
rst => v_bound_6th[5].ACLR
rst => v_bound_6th[6].ACLR
rst => v_bound_6th[7].ACLR
rst => v_bound_6th[8].ACLR
rst => v_bound_6th[9].ACLR
rst => v_bound_6th[10].ACLR
rst => v_bound_6th[11].ACLR
rst => v_bound_6th[12].ACLR
rst => v_bound_6th[13].ACLR
rst => v_bound_6th[14].ACLR
rst => v_bound_6th[15].ACLR
rst => v_bound_5th[0].ACLR
rst => v_bound_5th[1].ACLR
rst => v_bound_5th[2].ACLR
rst => v_bound_5th[3].ACLR
rst => v_bound_5th[4].ACLR
rst => v_bound_5th[5].ACLR
rst => v_bound_5th[6].ACLR
rst => v_bound_5th[7].ACLR
rst => v_bound_5th[8].ACLR
rst => v_bound_5th[9].ACLR
rst => v_bound_5th[10].ACLR
rst => v_bound_5th[11].ACLR
rst => v_bound_5th[12].ACLR
rst => v_bound_5th[13].ACLR
rst => v_bound_5th[14].ACLR
rst => v_bound_5th[15].ACLR
rst => v_bound_4th[0].ACLR
rst => v_bound_4th[1].ACLR
rst => v_bound_4th[2].ACLR
rst => v_bound_4th[3].ACLR
rst => v_bound_4th[4].ACLR
rst => v_bound_4th[5].ACLR
rst => v_bound_4th[6].ACLR
rst => v_bound_4th[7].ACLR
rst => v_bound_4th[8].ACLR
rst => v_bound_4th[9].ACLR
rst => v_bound_4th[10].ACLR
rst => v_bound_4th[11].ACLR
rst => v_bound_4th[12].ACLR
rst => v_bound_4th[13].ACLR
rst => v_bound_4th[14].ACLR
rst => v_bound_4th[15].ACLR
rst => v_bound_3rd[0].ACLR
rst => v_bound_3rd[1].ACLR
rst => v_bound_3rd[2].ACLR
rst => v_bound_3rd[3].ACLR
rst => v_bound_3rd[4].ACLR
rst => v_bound_3rd[5].ACLR
rst => v_bound_3rd[6].ACLR
rst => v_bound_3rd[7].ACLR
rst => v_bound_3rd[8].ACLR
rst => v_bound_3rd[9].ACLR
rst => v_bound_3rd[10].ACLR
rst => v_bound_3rd[11].ACLR
rst => v_bound_3rd[12].ACLR
rst => v_bound_3rd[13].ACLR
rst => v_bound_3rd[14].ACLR
rst => v_bound_3rd[15].ACLR
rst => v_bound_2nd[0].ACLR
rst => v_bound_2nd[1].ACLR
rst => v_bound_2nd[2].ACLR
rst => v_bound_2nd[3].ACLR
rst => v_bound_2nd[4].ACLR
rst => v_bound_2nd[5].ACLR
rst => v_bound_2nd[6].ACLR
rst => v_bound_2nd[7].ACLR
rst => v_bound_2nd[8].ACLR
rst => v_bound_2nd[9].ACLR
rst => v_bound_2nd[10].ACLR
rst => v_bound_2nd[11].ACLR
rst => v_bound_2nd[12].ACLR
rst => v_bound_2nd[13].ACLR
rst => v_bound_2nd[14].ACLR
rst => v_bound_2nd[15].ACLR
rst => v_bound_1st[0].ACLR
rst => v_bound_1st[1].ACLR
rst => v_bound_1st[2].ACLR
rst => v_bound_1st[3].ACLR
rst => v_bound_1st[4].ACLR
rst => v_bound_1st[5].ACLR
rst => v_bound_1st[6].ACLR
rst => v_bound_1st[7].ACLR
rst => v_bound_1st[8].ACLR
rst => v_bound_1st[9].ACLR
rst => v_bound_1st[10].ACLR
rst => v_bound_1st[11].ACLR
rst => v_bound_1st[12].ACLR
rst => v_bound_1st[13].ACLR
rst => v_bound_1st[14].ACLR
rst => v_bound_1st[15].ACLR
rst => timing_de_d0.ACLR
rst => timing_vs_d0.ACLR
rst => timing_hs_d0.ACLR
rst => v_bound~3.DATAIN
hactive[0] => ~NO_FANOUT~
hactive[1] => ~NO_FANOUT~
hactive[2] => ~NO_FANOUT~
hactive[3] => ~NO_FANOUT~
hactive[4] => ~NO_FANOUT~
hactive[5] => ~NO_FANOUT~
hactive[6] => ~NO_FANOUT~
hactive[7] => ~NO_FANOUT~
hactive[8] => ~NO_FANOUT~
hactive[9] => ~NO_FANOUT~
hactive[10] => ~NO_FANOUT~
hactive[11] => ~NO_FANOUT~
hactive[12] => ~NO_FANOUT~
hactive[13] => ~NO_FANOUT~
hactive[14] => ~NO_FANOUT~
hactive[15] => ~NO_FANOUT~
vactive[0] => ~NO_FANOUT~
vactive[1] => ~NO_FANOUT~
vactive[2] => ~NO_FANOUT~
vactive[3] => ~NO_FANOUT~
vactive[4] => ~NO_FANOUT~
vactive[5] => ~NO_FANOUT~
vactive[6] => ~NO_FANOUT~
vactive[7] => ~NO_FANOUT~
vactive[8] => ~NO_FANOUT~
vactive[9] => ~NO_FANOUT~
vactive[10] => ~NO_FANOUT~
vactive[11] => ~NO_FANOUT~
vactive[12] => ~NO_FANOUT~
vactive[13] => ~NO_FANOUT~
vactive[14] => ~NO_FANOUT~
vactive[15] => ~NO_FANOUT~
timing_hs => timing_hs_d0.DATAIN
timing_vs => timing_vs_d0.DATAIN
timing_de => rgb_r_out.OUTPUTSELECT
timing_de => rgb_r_out.OUTPUTSELECT
timing_de => rgb_r_out.OUTPUTSELECT
timing_de => rgb_r_out.OUTPUTSELECT
timing_de => rgb_r_out.OUTPUTSELECT
timing_de => rgb_r_out.OUTPUTSELECT
timing_de => rgb_r_out.OUTPUTSELECT
timing_de => rgb_r_out.OUTPUTSELECT
timing_de => rgb_g_out.OUTPUTSELECT
timing_de => rgb_g_out.OUTPUTSELECT
timing_de => rgb_g_out.OUTPUTSELECT
timing_de => rgb_g_out.OUTPUTSELECT
timing_de => rgb_g_out.OUTPUTSELECT
timing_de => rgb_g_out.OUTPUTSELECT
timing_de => rgb_g_out.OUTPUTSELECT
timing_de => rgb_g_out.OUTPUTSELECT
timing_de => rgb_b_out.OUTPUTSELECT
timing_de => rgb_b_out.OUTPUTSELECT
timing_de => rgb_b_out.OUTPUTSELECT
timing_de => rgb_b_out.OUTPUTSELECT
timing_de => rgb_b_out.OUTPUTSELECT
timing_de => rgb_b_out.OUTPUTSELECT
timing_de => rgb_b_out.OUTPUTSELECT
timing_de => rgb_b_out.OUTPUTSELECT
timing_de => timing_de_d0.DATAIN
timing_x[0] => ~NO_FANOUT~
timing_x[1] => ~NO_FANOUT~
timing_x[2] => ~NO_FANOUT~
timing_x[3] => ~NO_FANOUT~
timing_x[4] => ~NO_FANOUT~
timing_x[5] => ~NO_FANOUT~
timing_x[6] => ~NO_FANOUT~
timing_x[7] => ~NO_FANOUT~
timing_x[8] => ~NO_FANOUT~
timing_x[9] => ~NO_FANOUT~
timing_x[10] => ~NO_FANOUT~
timing_x[11] => ~NO_FANOUT~
timing_y[0] => Equal0.IN15
timing_y[0] => Equal1.IN15
timing_y[0] => Equal2.IN15
timing_y[0] => Equal3.IN15
timing_y[0] => Equal4.IN15
timing_y[0] => Equal5.IN15
timing_y[0] => Equal6.IN15
timing_y[0] => Equal7.IN15
timing_y[0] => Selector15.IN5
timing_y[0] => Selector23.IN5
timing_y[0] => Selector31.IN4
timing_y[1] => Equal0.IN14
timing_y[1] => Equal1.IN14
timing_y[1] => Equal2.IN14
timing_y[1] => Equal3.IN14
timing_y[1] => Equal4.IN14
timing_y[1] => Equal5.IN14
timing_y[1] => Equal6.IN14
timing_y[1] => Equal7.IN14
timing_y[1] => Selector14.IN5
timing_y[1] => Selector22.IN5
timing_y[1] => Selector30.IN4
timing_y[2] => Equal0.IN13
timing_y[2] => Equal1.IN13
timing_y[2] => Equal2.IN13
timing_y[2] => Equal3.IN13
timing_y[2] => Equal4.IN13
timing_y[2] => Equal5.IN13
timing_y[2] => Equal6.IN13
timing_y[2] => Equal7.IN13
timing_y[2] => Selector13.IN5
timing_y[2] => Selector21.IN5
timing_y[2] => Selector29.IN4
timing_y[3] => Equal0.IN12
timing_y[3] => Equal1.IN12
timing_y[3] => Equal2.IN12
timing_y[3] => Equal3.IN12
timing_y[3] => Equal4.IN12
timing_y[3] => Equal5.IN12
timing_y[3] => Equal6.IN12
timing_y[3] => Equal7.IN12
timing_y[3] => Selector12.IN5
timing_y[3] => Selector20.IN5
timing_y[3] => Selector28.IN4
timing_y[4] => Equal0.IN11
timing_y[4] => Equal1.IN11
timing_y[4] => Equal2.IN11
timing_y[4] => Equal3.IN11
timing_y[4] => Equal4.IN11
timing_y[4] => Equal5.IN11
timing_y[4] => Equal6.IN11
timing_y[4] => Equal7.IN11
timing_y[4] => Selector11.IN5
timing_y[4] => Selector19.IN5
timing_y[4] => Selector27.IN4
timing_y[5] => Equal0.IN10
timing_y[5] => Equal1.IN10
timing_y[5] => Equal2.IN10
timing_y[5] => Equal3.IN10
timing_y[5] => Equal4.IN10
timing_y[5] => Equal5.IN10
timing_y[5] => Equal6.IN10
timing_y[5] => Equal7.IN10
timing_y[5] => Selector10.IN5
timing_y[5] => Selector18.IN5
timing_y[5] => Selector26.IN4
timing_y[6] => Equal0.IN9
timing_y[6] => Equal1.IN9
timing_y[6] => Equal2.IN9
timing_y[6] => Equal3.IN9
timing_y[6] => Equal4.IN9
timing_y[6] => Equal5.IN9
timing_y[6] => Equal6.IN9
timing_y[6] => Equal7.IN9
timing_y[6] => Selector9.IN5
timing_y[6] => Selector17.IN5
timing_y[6] => Selector25.IN4
timing_y[7] => Equal0.IN8
timing_y[7] => Equal1.IN8
timing_y[7] => Equal2.IN8
timing_y[7] => Equal3.IN8
timing_y[7] => Equal4.IN8
timing_y[7] => Equal5.IN8
timing_y[7] => Equal6.IN8
timing_y[7] => Equal7.IN8
timing_y[7] => Selector8.IN5
timing_y[7] => Selector16.IN5
timing_y[7] => Selector24.IN4
timing_y[8] => Equal0.IN7
timing_y[8] => Equal1.IN7
timing_y[8] => Equal2.IN7
timing_y[8] => Equal3.IN7
timing_y[8] => Equal4.IN7
timing_y[8] => Equal5.IN7
timing_y[8] => Equal6.IN7
timing_y[8] => Equal7.IN7
timing_y[9] => Equal0.IN6
timing_y[9] => Equal1.IN6
timing_y[9] => Equal2.IN6
timing_y[9] => Equal3.IN6
timing_y[9] => Equal4.IN6
timing_y[9] => Equal5.IN6
timing_y[9] => Equal6.IN6
timing_y[9] => Equal7.IN6
timing_y[10] => Equal0.IN5
timing_y[10] => Equal1.IN5
timing_y[10] => Equal2.IN5
timing_y[10] => Equal3.IN5
timing_y[10] => Equal4.IN5
timing_y[10] => Equal5.IN5
timing_y[10] => Equal6.IN5
timing_y[10] => Equal7.IN5
timing_y[11] => Equal0.IN4
timing_y[11] => Equal1.IN4
timing_y[11] => Equal2.IN4
timing_y[11] => Equal3.IN4
timing_y[11] => Equal4.IN4
timing_y[11] => Equal5.IN4
timing_y[11] => Equal6.IN4
timing_y[11] => Equal7.IN4
hs <= timing_hs_d0.DB_MAX_OUTPUT_PORT_TYPE
vs <= timing_vs_d0.DB_MAX_OUTPUT_PORT_TYPE
de <= timing_de_d0.DB_MAX_OUTPUT_PORT_TYPE
rgb_r[0] <= rgb_r_out[0].DB_MAX_OUTPUT_PORT_TYPE
rgb_r[1] <= rgb_r_out[1].DB_MAX_OUTPUT_PORT_TYPE
rgb_r[2] <= rgb_r_out[2].DB_MAX_OUTPUT_PORT_TYPE
rgb_r[3] <= rgb_r_out[3].DB_MAX_OUTPUT_PORT_TYPE
rgb_r[4] <= rgb_r_out[4].DB_MAX_OUTPUT_PORT_TYPE
rgb_r[5] <= rgb_r_out[5].DB_MAX_OUTPUT_PORT_TYPE
rgb_r[6] <= rgb_r_out[6].DB_MAX_OUTPUT_PORT_TYPE
rgb_r[7] <= rgb_r_out[7].DB_MAX_OUTPUT_PORT_TYPE
rgb_g[0] <= rgb_g_out[0].DB_MAX_OUTPUT_PORT_TYPE
rgb_g[1] <= rgb_g_out[1].DB_MAX_OUTPUT_PORT_TYPE
rgb_g[2] <= rgb_g_out[2].DB_MAX_OUTPUT_PORT_TYPE
rgb_g[3] <= rgb_g_out[3].DB_MAX_OUTPUT_PORT_TYPE
rgb_g[4] <= rgb_g_out[4].DB_MAX_OUTPUT_PORT_TYPE
rgb_g[5] <= rgb_g_out[5].DB_MAX_OUTPUT_PORT_TYPE
rgb_g[6] <= rgb_g_out[6].DB_MAX_OUTPUT_PORT_TYPE
rgb_g[7] <= rgb_g_out[7].DB_MAX_OUTPUT_PORT_TYPE
rgb_b[0] <= rgb_b_out[0].DB_MAX_OUTPUT_PORT_TYPE
rgb_b[1] <= rgb_b_out[1].DB_MAX_OUTPUT_PORT_TYPE
rgb_b[2] <= rgb_b_out[2].DB_MAX_OUTPUT_PORT_TYPE
rgb_b[3] <= rgb_b_out[3].DB_MAX_OUTPUT_PORT_TYPE
rgb_b[4] <= rgb_b_out[4].DB_MAX_OUTPUT_PORT_TYPE
rgb_b[5] <= rgb_b_out[5].DB_MAX_OUTPUT_PORT_TYPE
rgb_b[6] <= rgb_b_out[6].DB_MAX_OUTPUT_PORT_TYPE
rgb_b[7] <= rgb_b_out[7].DB_MAX_OUTPUT_PORT_TYPE


|an9134_test|mv_pattern:mv_pattern_m0|mv_pattern6:mv_pattern6_m0
clk => rgb_b_out[0].CLK
clk => rgb_b_out[1].CLK
clk => rgb_b_out[2].CLK
clk => rgb_b_out[3].CLK
clk => rgb_b_out[4].CLK
clk => rgb_b_out[5].CLK
clk => rgb_b_out[6].CLK
clk => rgb_b_out[7].CLK
clk => rgb_g_out[0].CLK
clk => rgb_g_out[1].CLK
clk => rgb_g_out[2].CLK
clk => rgb_g_out[3].CLK
clk => rgb_g_out[4].CLK
clk => rgb_g_out[5].CLK
clk => rgb_g_out[6].CLK
clk => rgb_g_out[7].CLK
clk => rgb_r_out[0].CLK
clk => rgb_r_out[1].CLK
clk => rgb_r_out[2].CLK
clk => rgb_r_out[3].CLK
clk => rgb_r_out[4].CLK
clk => rgb_r_out[5].CLK
clk => rgb_r_out[6].CLK
clk => rgb_r_out[7].CLK
clk => timing_de_d0.CLK
clk => timing_vs_d0.CLK
clk => timing_hs_d0.CLK
rst => rgb_b_out[0].ACLR
rst => rgb_b_out[1].ACLR
rst => rgb_b_out[2].ACLR
rst => rgb_b_out[3].ACLR
rst => rgb_b_out[4].ACLR
rst => rgb_b_out[5].ACLR
rst => rgb_b_out[6].ACLR
rst => rgb_b_out[7].ACLR
rst => rgb_g_out[0].ACLR
rst => rgb_g_out[1].ACLR
rst => rgb_g_out[2].ACLR
rst => rgb_g_out[3].ACLR
rst => rgb_g_out[4].ACLR
rst => rgb_g_out[5].ACLR
rst => rgb_g_out[6].ACLR
rst => rgb_g_out[7].ACLR
rst => rgb_r_out[0].ACLR
rst => rgb_r_out[1].ACLR
rst => rgb_r_out[2].ACLR
rst => rgb_r_out[3].ACLR
rst => rgb_r_out[4].ACLR
rst => rgb_r_out[5].ACLR
rst => rgb_r_out[6].ACLR
rst => rgb_r_out[7].ACLR
rst => timing_de_d0.ACLR
rst => timing_vs_d0.ACLR
rst => timing_hs_d0.ACLR
hactive[0] => Add0.IN32
hactive[1] => Add0.IN31
hactive[2] => Add0.IN30
hactive[3] => Add0.IN29
hactive[4] => Add0.IN28
hactive[5] => Add0.IN27
hactive[6] => Add0.IN26
hactive[7] => Add0.IN25
hactive[8] => Add0.IN24
hactive[9] => Add0.IN23
hactive[10] => Add0.IN22
hactive[11] => Add0.IN21
hactive[12] => Add0.IN20
hactive[13] => Add0.IN19
hactive[14] => Add0.IN18
hactive[15] => Add0.IN17
vactive[0] => Add1.IN32
vactive[1] => Add1.IN31
vactive[2] => Add1.IN30
vactive[3] => Add1.IN29
vactive[4] => Add1.IN28
vactive[5] => Add1.IN27
vactive[6] => Add1.IN26
vactive[7] => Add1.IN25
vactive[8] => Add1.IN24
vactive[9] => Add1.IN23
vactive[10] => Add1.IN22
vactive[11] => Add1.IN21
vactive[12] => Add1.IN20
vactive[13] => Add1.IN19
vactive[14] => Add1.IN18
vactive[15] => Add1.IN17
timing_hs => timing_hs_d0.DATAIN
timing_vs => timing_vs_d0.DATAIN
timing_de => rgb_r_out.OUTPUTSELECT
timing_de => timing_de_d0.DATAIN
timing_x[0] => Equal2.IN31
timing_x[0] => Equal0.IN15
timing_x[1] => Equal2.IN30
timing_x[1] => Equal0.IN14
timing_x[2] => Equal2.IN29
timing_x[2] => Equal0.IN13
timing_x[3] => Equal2.IN28
timing_x[3] => Equal0.IN12
timing_x[4] => Equal2.IN27
timing_x[4] => Equal0.IN11
timing_x[5] => Equal2.IN26
timing_x[5] => Equal0.IN10
timing_x[6] => Equal2.IN25
timing_x[6] => Equal0.IN9
timing_x[7] => Equal2.IN24
timing_x[7] => Equal0.IN8
timing_x[8] => Equal2.IN23
timing_x[8] => Equal0.IN7
timing_x[9] => Equal2.IN22
timing_x[9] => Equal0.IN6
timing_x[10] => Equal2.IN21
timing_x[10] => Equal0.IN5
timing_x[11] => Equal2.IN20
timing_x[11] => Equal0.IN4
timing_y[0] => Equal3.IN31
timing_y[0] => Equal1.IN15
timing_y[1] => Equal3.IN30
timing_y[1] => Equal1.IN14
timing_y[2] => Equal3.IN29
timing_y[2] => Equal1.IN13
timing_y[3] => Equal3.IN28
timing_y[3] => Equal1.IN12
timing_y[4] => Equal3.IN27
timing_y[4] => Equal1.IN11
timing_y[5] => Equal3.IN26
timing_y[5] => Equal1.IN10
timing_y[6] => Equal3.IN25
timing_y[6] => Equal1.IN9
timing_y[7] => Equal3.IN24
timing_y[7] => Equal1.IN8
timing_y[8] => Equal3.IN23
timing_y[8] => Equal1.IN7
timing_y[9] => Equal3.IN22
timing_y[9] => Equal1.IN6
timing_y[10] => Equal3.IN21
timing_y[10] => Equal1.IN5
timing_y[11] => Equal3.IN20
timing_y[11] => Equal1.IN4
hs <= timing_hs_d0.DB_MAX_OUTPUT_PORT_TYPE
vs <= timing_vs_d0.DB_MAX_OUTPUT_PORT_TYPE
de <= timing_de_d0.DB_MAX_OUTPUT_PORT_TYPE
rgb_r[0] <= rgb_r_out[0].DB_MAX_OUTPUT_PORT_TYPE
rgb_r[1] <= rgb_r_out[1].DB_MAX_OUTPUT_PORT_TYPE
rgb_r[2] <= rgb_r_out[2].DB_MAX_OUTPUT_PORT_TYPE
rgb_r[3] <= rgb_r_out[3].DB_MAX_OUTPUT_PORT_TYPE
rgb_r[4] <= rgb_r_out[4].DB_MAX_OUTPUT_PORT_TYPE
rgb_r[5] <= rgb_r_out[5].DB_MAX_OUTPUT_PORT_TYPE
rgb_r[6] <= rgb_r_out[6].DB_MAX_OUTPUT_PORT_TYPE
rgb_r[7] <= rgb_r_out[7].DB_MAX_OUTPUT_PORT_TYPE
rgb_g[0] <= rgb_g_out[0].DB_MAX_OUTPUT_PORT_TYPE
rgb_g[1] <= rgb_g_out[1].DB_MAX_OUTPUT_PORT_TYPE
rgb_g[2] <= rgb_g_out[2].DB_MAX_OUTPUT_PORT_TYPE
rgb_g[3] <= rgb_g_out[3].DB_MAX_OUTPUT_PORT_TYPE
rgb_g[4] <= rgb_g_out[4].DB_MAX_OUTPUT_PORT_TYPE
rgb_g[5] <= rgb_g_out[5].DB_MAX_OUTPUT_PORT_TYPE
rgb_g[6] <= rgb_g_out[6].DB_MAX_OUTPUT_PORT_TYPE
rgb_g[7] <= rgb_g_out[7].DB_MAX_OUTPUT_PORT_TYPE
rgb_b[0] <= rgb_b_out[0].DB_MAX_OUTPUT_PORT_TYPE
rgb_b[1] <= rgb_b_out[1].DB_MAX_OUTPUT_PORT_TYPE
rgb_b[2] <= rgb_b_out[2].DB_MAX_OUTPUT_PORT_TYPE
rgb_b[3] <= rgb_b_out[3].DB_MAX_OUTPUT_PORT_TYPE
rgb_b[4] <= rgb_b_out[4].DB_MAX_OUTPUT_PORT_TYPE
rgb_b[5] <= rgb_b_out[5].DB_MAX_OUTPUT_PORT_TYPE
rgb_b[6] <= rgb_b_out[6].DB_MAX_OUTPUT_PORT_TYPE
rgb_b[7] <= rgb_b_out[7].DB_MAX_OUTPUT_PORT_TYPE


