\section{Modules}
Here is a list of all modules\+:\begin{DoxyCompactList}
\item \contentsline{section}{Basic Math Functions}{\pageref{group__group_math}}{}
\item \contentsline{section}{Fast Math Functions}{\pageref{group__group_fast_math}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Square Root}{\pageref{group___s_q_r_t}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Complex Math Functions}{\pageref{group__group_cmplx_math}}{}
\item \contentsline{section}{Filtering Functions}{\pageref{group__group_filters}}{}
\item \contentsline{section}{Matrix Functions}{\pageref{group__group_matrix}}{}
\item \contentsline{section}{Transform Functions}{\pageref{group__group_transforms}}{}
\item \contentsline{section}{Controller Functions}{\pageref{group__group_controller}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{P\+ID Motor Control}{\pageref{group___p_i_d}}{}
\item \contentsline{section}{Vector Clarke Transform}{\pageref{group__clarke}}{}
\item \contentsline{section}{Vector Inverse Clarke Transform}{\pageref{group__inv__clarke}}{}
\item \contentsline{section}{Vector Park Transform}{\pageref{group__park}}{}
\item \contentsline{section}{Vector Inverse Park transform}{\pageref{group__inv__park}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Statistics Functions}{\pageref{group__group_stats}}{}
\item \contentsline{section}{Support Functions}{\pageref{group__group_support}}{}
\item \contentsline{section}{Interpolation Functions}{\pageref{group__group_interpolation}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Linear Interpolation}{\pageref{group___linear_interpolate}}{}
\item \contentsline{section}{Bilinear Interpolation}{\pageref{group___bilinear_interpolate}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Examples}{\pageref{group__group_examples}}{}
\item \contentsline{section}{C\+M\+S\+IS Core Instruction Interface}{\pageref{group___c_m_s_i_s___core___instruction_interface}}{}
\item \contentsline{section}{C\+M\+S\+IS S\+I\+MD Intrinsics}{\pageref{group___c_m_s_i_s___s_i_m_d__intrinsics}}{}
\item \contentsline{section}{C\+M\+S\+IS Global Defines}{\pageref{group___c_m_s_i_s__glob__defs}}{}
\item \contentsline{section}{Defines and Type Definitions}{\pageref{group___c_m_s_i_s__core__register}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Status and Control Registers}{\pageref{group___c_m_s_i_s___c_o_r_e}}{}
\item \contentsline{section}{Nested Vectored Interrupt Controller (N\+V\+IC)}{\pageref{group___c_m_s_i_s___n_v_i_c}}{}
\item \contentsline{section}{System Control Block (S\+CB)}{\pageref{group___c_m_s_i_s___s_c_b}}{}
\item \contentsline{section}{System Tick Timer (Sys\+Tick)}{\pageref{group___c_m_s_i_s___sys_tick}}{}
\item \contentsline{section}{Data Watchpoint and Trace (D\+WT)}{\pageref{group___c_m_s_i_s___d_w_t}}{}
\item \contentsline{section}{Trace Port Interface (T\+PI)}{\pageref{group___c_m_s_i_s___t_p_i}}{}
\item \contentsline{section}{Core Debug Registers (Core\+Debug)}{\pageref{group___c_m_s_i_s___core_debug}}{}
\item \contentsline{section}{Core register bit field macros}{\pageref{group___c_m_s_i_s__core__bitfield}}{}
\item \contentsline{section}{Core Definitions}{\pageref{group___c_m_s_i_s__core__base}}{}
\item \contentsline{section}{System Controls not in S\+CB (S\+Cn\+S\+CB)}{\pageref{group___c_m_s_i_s___s_cn_s_c_b}}{}
\item \contentsline{section}{Instrumentation Trace Macrocell (I\+TM)}{\pageref{group___c_m_s_i_s___i_t_m}}{}
\item \contentsline{section}{Floating Point Unit (F\+PU)}{\pageref{group___c_m_s_i_s___f_p_u}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Functions and Instructions Reference}{\pageref{group___c_m_s_i_s___core___function_interface}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{C\+M\+S\+IS Core Register Access Functions}{\pageref{group___c_m_s_i_s___core___reg_acc_functions}}{}
\item \contentsline{section}{N\+V\+IC Functions}{\pageref{group___c_m_s_i_s___core___n_v_i_c_functions}}{}
\item \contentsline{section}{F\+PU Functions}{\pageref{group___c_m_s_i_s___core___fpu_functions}}{}
\item \contentsline{section}{S\+AU Functions}{\pageref{group___c_m_s_i_s___core___s_a_u_functions}}{}
\item \contentsline{section}{Sys\+Tick Functions}{\pageref{group___c_m_s_i_s___core___sys_tick_functions}}{}
\item \contentsline{section}{I\+TM Functions}{\pageref{group___c_m_s_i_s__core___debug_functions}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Interrupt vector numbers}{\pageref{group___interrupt__vector__numbers}}{}
\item \contentsline{section}{Cortex M4 Core Configuration}{\pageref{group___cortex___core___configuration}}{}
\item \contentsline{section}{Mapping Information}{\pageref{group___mapping___information}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Edma\+\_\+request}{\pageref{group__edma__request}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Device Peripheral Access Layer}{\pageref{group___peripheral__access__layer}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{A\+DC Peripheral Access Layer}{\pageref{group___a_d_c___peripheral___access___layer}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{A\+DC Register Masks}{\pageref{group___a_d_c___register___masks}}{}
\item \contentsline{section}{A\+I\+PS Peripheral Access Layer}{\pageref{group___a_i_p_s___peripheral___access___layer}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{A\+I\+PS Register Masks}{\pageref{group___a_i_p_s___register___masks}}{}
\item \contentsline{section}{A\+X\+BS Peripheral Access Layer}{\pageref{group___a_x_b_s___peripheral___access___layer}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{A\+X\+BS Register Masks}{\pageref{group___a_x_b_s___register___masks}}{}
\item \contentsline{section}{C\+AN Peripheral Access Layer}{\pageref{group___c_a_n___peripheral___access___layer}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{C\+AN Register Masks}{\pageref{group___c_a_n___register___masks}}{}
\item \contentsline{section}{C\+AU Peripheral Access Layer}{\pageref{group___c_a_u___peripheral___access___layer}}{}
\item \contentsline{section}{C\+AU Register Masks}{\pageref{group___c_a_u___register___masks}}{}
\item \contentsline{section}{C\+MP Peripheral Access Layer}{\pageref{group___c_m_p___peripheral___access___layer}}{}
\item \contentsline{section}{C\+MP Register Masks}{\pageref{group___c_m_p___register___masks}}{}
\item \contentsline{section}{C\+MT Peripheral Access Layer}{\pageref{group___c_m_t___peripheral___access___layer}}{}
\item \contentsline{section}{C\+MT Register Masks}{\pageref{group___c_m_t___register___masks}}{}
\item \contentsline{section}{C\+RC Peripheral Access Layer}{\pageref{group___c_r_c___peripheral___access___layer}}{}
\item \contentsline{section}{C\+RC Register Masks}{\pageref{group___c_r_c___register___masks}}{}
\item \contentsline{section}{D\+AC Peripheral Access Layer}{\pageref{group___d_a_c___peripheral___access___layer}}{}
\item \contentsline{section}{D\+AC Register Masks}{\pageref{group___d_a_c___register___masks}}{}
\item \contentsline{section}{D\+MA Peripheral Access Layer}{\pageref{group___d_m_a___peripheral___access___layer}}{}
\item \contentsline{section}{D\+MA Register Masks}{\pageref{group___d_m_a___register___masks}}{}
\item \contentsline{section}{D\+M\+A\+M\+UX Peripheral Access Layer}{\pageref{group___d_m_a_m_u_x___peripheral___access___layer}}{}
\item \contentsline{section}{D\+M\+A\+M\+UX Register Masks}{\pageref{group___d_m_a_m_u_x___register___masks}}{}
\item \contentsline{section}{E\+N\+ET Peripheral Access Layer}{\pageref{group___e_n_e_t___peripheral___access___layer}}{}
\item \contentsline{section}{E\+N\+ET Register Masks}{\pageref{group___e_n_e_t___register___masks}}{}
\item \contentsline{section}{E\+WM Peripheral Access Layer}{\pageref{group___e_w_m___peripheral___access___layer}}{}
\item \contentsline{section}{E\+WM Register Masks}{\pageref{group___e_w_m___register___masks}}{}
\item \contentsline{section}{FB Peripheral Access Layer}{\pageref{group___f_b___peripheral___access___layer}}{}
\item \contentsline{section}{FB Register Masks}{\pageref{group___f_b___register___masks}}{}
\item \contentsline{section}{F\+MC Peripheral Access Layer}{\pageref{group___f_m_c___peripheral___access___layer}}{}
\item \contentsline{section}{F\+MC Register Masks}{\pageref{group___f_m_c___register___masks}}{}
\item \contentsline{section}{F\+T\+FE Peripheral Access Layer}{\pageref{group___f_t_f_e___peripheral___access___layer}}{}
\item \contentsline{section}{F\+T\+FE Register Masks}{\pageref{group___f_t_f_e___register___masks}}{}
\item \contentsline{section}{F\+TM Peripheral Access Layer}{\pageref{group___f_t_m___peripheral___access___layer}}{}
\item \contentsline{section}{F\+TM Register Masks}{\pageref{group___f_t_m___register___masks}}{}
\item \contentsline{section}{G\+P\+IO Peripheral Access Layer}{\pageref{group___g_p_i_o___peripheral___access___layer}}{}
\item \contentsline{section}{G\+P\+IO Register Masks}{\pageref{group___g_p_i_o___register___masks}}{}
\item \contentsline{section}{I2C Peripheral Access Layer}{\pageref{group___i2_c___peripheral___access___layer}}{}
\item \contentsline{section}{I2C Register Masks}{\pageref{group___i2_c___register___masks}}{}
\item \contentsline{section}{I2S Peripheral Access Layer}{\pageref{group___i2_s___peripheral___access___layer}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\end{DoxyCompactList}
\end{DoxyCompactList}
\end{DoxyCompactList}
\end{DoxyCompactList}
