Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Fri Aug 25 09:42:38 2023
| Host         : ubuntu running 64-bit Ubuntu 20.04.3 LTS
| Command      : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
| Design       : bd_0_wrapper
| Device       : xc7z020
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    49 |
|    Minimum number of control sets                        |    49 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   120 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    49 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |    11 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |    10 |
| >= 14 to < 16      |     0 |
| >= 16              |    27 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              30 |           25 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              54 |           28 |
| Yes          | No                    | No                     |            1246 |          406 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             118 |           40 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
| Clock Signal |                                               Enable Signal                                              |                                          Set/Reset Signal                                         | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  ap_clk      | bd_0_i/hls_inst/inst/regslice_both_stream_bias_in_U/ap_block_pp0_stage0_11001                            | bd_0_i/hls_inst/inst/regslice_both_stream_vector_out_U/ap_rst_n_inv                               |                2 |              4 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/regslice_both_stream_control_in_U/B_V_data_1_load_B                                 |                                                                                                   |                3 |              8 |         2.67 |
|  ap_clk      | bd_0_i/hls_inst/inst/regslice_both_axis_control_in_V_data_V_U/E[0]                                       |                                                                                                   |                1 |              8 |         8.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/regslice_both_axis_control_in_V_data_V_U/B_V_data_1_payload_A[7]_i_1__1_n_0         |                                                                                                   |                1 |              8 |         8.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/regslice_both_axis_sigmoid_switch_in_V_data_V_U/B_V_data_1_load_B                   |                                                                                                   |                2 |              8 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/regslice_both_axis_sigmoid_switch_in_V_data_V_U/B_V_data_1_payload_A[7]_i_1__2_n_0  |                                                                                                   |                2 |              8 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/regslice_both_stream_control_in_U/B_V_data_1_payload_A[7]_i_1__3_n_0                |                                                                                                   |                2 |              8 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/regslice_both_stream_sigmoid_switch_in_U/B_V_data_1_load_B                          |                                                                                                   |                2 |              8 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/regslice_both_stream_sigmoid_switch_in_U/B_V_data_1_payload_A[7]_i_1__4_n_0         |                                                                                                   |                2 |              8 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/regslice_both_axis_control_in_V_data_V_U/B_V_data_1_load_B                          |                                                                                                   |                1 |              8 |         8.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/regslice_both_axis_sigmoid_switch_in_V_data_V_U/E[0]                                |                                                                                                   |                2 |              8 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/regslice_both_stream_bias_in_U/icmp_ln1090_reg_1427_reg[0][0]                       |                                                                                                   |                7 |              9 |         1.29 |
|  ap_clk      | bd_0_i/hls_inst/inst/regslice_both_axis_vector_out_len_in_V_data_V_U/B_V_data_1_payload_A[11]_i_1__2_n_0 |                                                                                                   |                3 |             12 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/regslice_both_axis_vector_in_len_in_V_data_V_U/B_V_data_1_load_B                    |                                                                                                   |                3 |             12 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/regslice_both_axis_vector_out_len_in_V_data_V_U/E[0]                                |                                                                                                   |                3 |             12 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/regslice_both_stream_vector_out_len_in_U/B_V_data_1_payload_A[11]_i_1__4_n_0        |                                                                                                   |                3 |             12 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/regslice_both_stream_vector_in_len_in_U/B_V_data_1_payload_A[11]_i_1__3_n_0         |                                                                                                   |                3 |             12 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/regslice_both_stream_vector_in_len_in_U/B_V_data_1_load_B                           |                                                                                                   |                3 |             12 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/regslice_both_axis_vector_out_len_in_V_data_V_U/B_V_data_1_load_B                   |                                                                                                   |                2 |             12 |         6.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/regslice_both_axis_vector_in_len_in_V_data_V_U/E[0]                                 |                                                                                                   |                4 |             12 |         3.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/regslice_both_axis_vector_in_len_in_V_data_V_U/B_V_data_1_payload_A[11]_i_1__1_n_0  |                                                                                                   |                4 |             12 |         3.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/regslice_both_stream_vector_out_len_in_U/B_V_data_1_load_B                          |                                                                                                   |                3 |             12 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/regslice_both_axis_vector_in_V_data_V_U/B_V_data_1_payload_A[15]_i_1__1_n_0         |                                                                                                   |                3 |             16 |         5.33 |
|  ap_clk      | bd_0_i/hls_inst/inst/regslice_both_axis_vector_in_V_data_V_U/B_V_data_1_load_B                           |                                                                                                   |                5 |             16 |         3.20 |
|  ap_clk      | bd_0_i/hls_inst/inst/regslice_both_stream_vector_in_U/B_V_data_1_payload_A[16]_i_1__1_n_0                |                                                                                                   |                5 |             17 |         3.40 |
|  ap_clk      | bd_0_i/hls_inst/inst/regslice_both_axis_vector_in_V_data_V_U/E[0]                                        |                                                                                                   |                6 |             17 |         2.83 |
|  ap_clk      | bd_0_i/hls_inst/inst/regslice_both_stream_vector_in_U/B_V_data_1_load_B                                  |                                                                                                   |                6 |             17 |         2.83 |
|  ap_clk      | bd_0_i/hls_inst/inst/regslice_both_stream_bias_in_U/icmp_ln1090_reg_1427_pp0_iter1_reg_reg[0][0]         |                                                                                                   |                7 |             24 |         3.43 |
|  ap_clk      | bd_0_i/hls_inst/inst/regslice_both_stream_weight_in_U/B_V_data_1_payload_A[24]_i_2__0_n_0                | bd_0_i/hls_inst/inst/regslice_both_stream_weight_in_U/B_V_data_1_payload_A[24]_i_1_n_0            |                8 |             25 |         3.12 |
|  ap_clk      | bd_0_i/hls_inst/inst/regslice_both_stream_weight_in_U/B_V_data_1_load_B                                  | bd_0_i/hls_inst/inst/regslice_both_stream_weight_in_U/B_V_data_1_payload_B[24]_i_1_n_0            |                9 |             25 |         2.78 |
|  ap_clk      |                                                                                                          |                                                                                                   |               25 |             30 |         1.20 |
|  ap_clk      | bd_0_i/hls_inst/inst/regslice_both_axis_vector_out_V_data_V_U/B_V_data_1_payload_A[31]_i_2__0_n_0        | bd_0_i/hls_inst/inst/regslice_both_axis_vector_out_V_data_V_U/B_V_data_1_payload_A[31]_i_1_n_0    |               11 |             32 |         2.91 |
|  ap_clk      | bd_0_i/hls_inst/inst/regslice_both_axis_bias_in_V_data_V_U/B_V_data_1_load_B                             |                                                                                                   |                9 |             32 |         3.56 |
|  ap_clk      | bd_0_i/hls_inst/inst/regslice_both_axis_vector_out_V_data_V_U/B_V_data_1_load_B                          | bd_0_i/hls_inst/inst/regslice_both_axis_vector_out_V_data_V_U/B_V_data_1_payload_B[31]_i_1__1_n_0 |               10 |             32 |         3.20 |
|  ap_clk      | bd_0_i/hls_inst/inst/regslice_both_axis_bias_in_V_data_V_U/B_V_data_1_payload_A[31]_i_1__2_n_0           |                                                                                                   |                6 |             32 |         5.33 |
|  ap_clk      | bd_0_i/hls_inst/inst/regslice_both_axis_weight_in_V_data_V_U/B_V_data_1_payload_A[31]_i_1__1_n_0         |                                                                                                   |                6 |             32 |         5.33 |
|  ap_clk      | bd_0_i/hls_inst/inst/regslice_both_axis_weight_in_V_data_V_U/B_V_data_1_load_B                           |                                                                                                   |                9 |             32 |         3.56 |
|  ap_clk      | bd_0_i/hls_inst/inst/regslice_both_stream_bias_in_U/E[0]                                                 |                                                                                                   |               13 |             36 |         2.77 |
|  ap_clk      | bd_0_i/hls_inst/inst/regslice_both_stream_bias_in_U/tmp_7_reg_1404_reg[0][0]                             |                                                                                                   |               17 |             37 |         2.18 |
|  ap_clk      | bd_0_i/hls_inst/inst/regslice_both_stream_bias_in_U/B_V_data_1_load_B                                    |                                                                                                   |               18 |             48 |         2.67 |
|  ap_clk      | bd_0_i/hls_inst/inst/regslice_both_stream_bias_in_U/B_V_data_1_payload_A[47]_i_1_n_0                     |                                                                                                   |               17 |             48 |         2.82 |
|  ap_clk      | bd_0_i/hls_inst/inst/regslice_both_stream_vector_out_U/B_V_data_1_load_B                                 |                                                                                                   |               15 |             49 |         3.27 |
|  ap_clk      | bd_0_i/hls_inst/inst/regslice_both_stream_vector_out_U/B_V_data_1_payload_A[64]_i_1_n_0                  |                                                                                                   |               19 |             49 |         2.58 |
|  ap_clk      |                                                                                                          | bd_0_i/hls_inst/inst/regslice_both_stream_vector_out_U/ap_rst_n_inv                               |               28 |             54 |         1.93 |
|  ap_clk      | bd_0_i/hls_inst/inst/regslice_both_stream_vector_out_U/E[0]                                              |                                                                                                   |               20 |             56 |         2.80 |
|  ap_clk      | bd_0_i/hls_inst/inst/regslice_both_stream_bias_in_U/icmp_ln560_1_reg_1490_reg[0][0]                      |                                                                                                   |               33 |             65 |         1.97 |
|  ap_clk      | bd_0_i/hls_inst/inst/fpext_32ns_64_2_no_dsp_1_U1/ce_r                                                    |                                                                                                   |               26 |             70 |         2.69 |
|  ap_clk      | bd_0_i/hls_inst/inst/regslice_both_stream_bias_in_U/icmp_ln560_reg_1465_reg[0][0]                        |                                                                                                   |               30 |             72 |         2.40 |
|  ap_clk      | bd_0_i/hls_inst/inst/regslice_both_stream_bias_in_U/ap_block_pp0_stage0_11001                            |                                                                                                   |               80 |            277 |         3.46 |
+--------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


