# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../CNN_convo.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" \
"../../../../CNN_convo.srcs/sources_1/new/FP16_add.v" \
"../../../../CNN_convo.srcs/sources_1/new/FP16_mult.v" \
"../../../../CNN_convo.srcs/sources_1/new/convo_control.v" \
"../../../../CNN_convo.srcs/sources_1/new/convo_layer.v" \
"../../../../CNN_convo.srcs/sim_1/new/vtf_test.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
