-- VHDL for IBM SMS ALD page 14.71.33.1
-- Title: D AR READOUT
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 9/6/2020 8:11:27 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_14_71_33_1_D_AR_READOUT is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		PS_INDEX_REQUIRED:	 in STD_LOGIC;
		PS_I_RING_10_TIME:	 in STD_LOGIC;
		PS_B_TO_LAST_LOGIC_GATE:	 in STD_LOGIC;
		MS_CONSOLE_INHIBIT_AR_RO:	 in STD_LOGIC;
		PS_LOGIC_GATE_SPECIAL_A:	 in STD_LOGIC;
		PS_D_AR_RO_CTRL_STAR_ARITH:	 in STD_LOGIC;
		MV_CE_RO_D_AR:	 in STD_LOGIC;
		PS_1311_RO_DAR_STAR_1401:	 in STD_LOGIC;
		PS_DISPLAY_ROUTINE_1:	 in STD_LOGIC;
		PS_CONS_MX_32_POS:	 in STD_LOGIC;
		PS_CONSOLE_STROBE:	 in STD_LOGIC;
		PS_DISPLAY_OR_ALTER:	 in STD_LOGIC;
		PS_CONS_MX_33_POS:	 in STD_LOGIC;
		PS_NO_SCAN_CTRL:	 in STD_LOGIC;
		PS_ALTER_ROUTINE:	 in STD_LOGIC;
		PS_RO_D_AR:	 out STD_LOGIC);
end ALD_14_71_33_1_D_AR_READOUT;

architecture behavioral of ALD_14_71_33_1_D_AR_READOUT is 

	signal OUT_4C_C: STD_LOGIC;
	signal OUT_4D_P: STD_LOGIC;
	signal OUT_4F_E: STD_LOGIC;
	signal OUT_2F_C: STD_LOGIC;
	signal OUT_1F_G: STD_LOGIC;
	signal OUT_4G_D: STD_LOGIC;
	signal OUT_2G_C: STD_LOGIC;
	signal OUT_4H_E: STD_LOGIC;
	signal OUT_4I_R: STD_LOGIC;
	signal OUT_DOT_4D: STD_LOGIC;
	signal OUT_DOT_2F: STD_LOGIC;

begin

	OUT_4C_C <= NOT(PS_INDEX_REQUIRED AND PS_I_RING_10_TIME );
	OUT_4D_P <= NOT(PS_B_TO_LAST_LOGIC_GATE AND MS_CONSOLE_INHIBIT_AR_RO );
	OUT_4F_E <= NOT(MS_CONSOLE_INHIBIT_AR_RO AND PS_LOGIC_GATE_SPECIAL_A AND PS_D_AR_RO_CTRL_STAR_ARITH );
	OUT_2F_C <= NOT(OUT_4F_E AND OUT_DOT_4D AND MV_CE_RO_D_AR );
	OUT_1F_G <= OUT_DOT_2F;
	OUT_4G_D <= NOT(PS_CONSOLE_STROBE AND PS_DISPLAY_ROUTINE_1 AND PS_CONS_MX_32_POS );
	OUT_2G_C <= NOT(OUT_4G_D AND OUT_4H_E AND OUT_4I_R );
	OUT_4H_E <= NOT(PS_CONSOLE_STROBE AND PS_DISPLAY_OR_ALTER AND PS_CONS_MX_33_POS );
	OUT_4I_R <= NOT(PS_NO_SCAN_CTRL AND PS_ALTER_ROUTINE );
	OUT_DOT_4D <= OUT_4C_C OR OUT_4D_P;
	OUT_DOT_2F <= OUT_2F_C OR PS_1311_RO_DAR_STAR_1401 OR OUT_2G_C;

	PS_RO_D_AR <= OUT_1F_G;


end;
