# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../arrayPackage.vhd" \
"../../../../../CSR_4x32Reg.vhd" \
"../../../../../testbench/CSR_4x32Reg_TB.vhd" \

# Do not sort compile order
nosort
