Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Fri Nov 14 15:35:18 2025
| Host         : DESKTOP-800PLQ8 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file AddSub_timing_summary_routed.rpt -pb AddSub_timing_summary_routed.pb -rpx AddSub_timing_summary_routed.rpx -warn_on_violation
| Design       : AddSub
| Device       : 7a100t-csg324
| Speed File   : -2L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    5          inf        0.000                      0                    5           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ADD_SUB
                            (input port)
  Destination:            F[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.969ns  (logic 4.908ns (41.008%)  route 7.060ns (58.992%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  ADD_SUB (IN)
                         net (fo=0)                   0.000     0.000    ADD_SUB
    V14                  IBUF (Prop_ibuf_I_O)         1.430     1.430 r  ADD_SUB_IBUF_inst/O
                         net (fo=5, routed)           2.018     3.448    ADD_SUB_IBUF
    SLICE_X0Y78          LUT5 (Prop_lut5_I0_O)        0.105     3.553 r  F_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.946     4.499    Bit4FA/C[1]
    SLICE_X0Y68          LUT6 (Prop_lut6_I1_O)        0.105     4.604 r  F_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.097     8.701    F_OBUF[3]
    L3                   OBUF (Prop_obuf_I_O)         3.268    11.969 r  F_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.969    F[3]
    L3                                                                r  F[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADD_SUB
                            (input port)
  Destination:            F[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.718ns  (logic 4.910ns (41.901%)  route 6.808ns (58.099%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  ADD_SUB (IN)
                         net (fo=0)                   0.000     0.000    ADD_SUB
    V14                  IBUF (Prop_ibuf_I_O)         1.430     1.430 r  ADD_SUB_IBUF_inst/O
                         net (fo=5, routed)           2.018     3.448    ADD_SUB_IBUF
    SLICE_X0Y78          LUT5 (Prop_lut5_I0_O)        0.105     3.553 r  F_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.719     4.272    Bit4FA/C[1]
    SLICE_X0Y68          LUT4 (Prop_lut4_I0_O)        0.105     4.377 r  F_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.071     8.448    F_OBUF[2]
    L4                   OBUF (Prop_obuf_I_O)         3.270    11.718 r  F_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.718    F[2]
    L4                                                                r  F[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADD_SUB
                            (input port)
  Destination:            Cout
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.548ns  (logic 4.912ns (42.538%)  route 6.636ns (57.462%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  ADD_SUB (IN)
                         net (fo=0)                   0.000     0.000    ADD_SUB
    V14                  IBUF (Prop_ibuf_I_O)         1.430     1.430 r  ADD_SUB_IBUF_inst/O
                         net (fo=5, routed)           2.018     3.448    ADD_SUB_IBUF
    SLICE_X0Y78          LUT5 (Prop_lut5_I0_O)        0.105     3.553 r  F_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.987     4.540    Bit4FA/C[1]
    SLICE_X0Y68          LUT6 (Prop_lut6_I2_O)        0.105     4.645 r  Cout_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.631     8.276    Cout_OBUF
    P3                   OBUF (Prop_obuf_I_O)         3.272    11.548 r  Cout_OBUF_inst/O
                         net (fo=0)                   0.000    11.548    Cout
    P3                                                                r  Cout (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADD_SUB
                            (input port)
  Destination:            F[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.830ns  (logic 4.984ns (46.019%)  route 5.846ns (53.981%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  ADD_SUB (IN)
                         net (fo=0)                   0.000     0.000    ADD_SUB
    V14                  IBUF (Prop_ibuf_I_O)         1.430     1.430 r  ADD_SUB_IBUF_inst/O
                         net (fo=5, routed)           2.018     3.448    ADD_SUB_IBUF
    SLICE_X0Y78          LUT5 (Prop_lut5_I3_O)        0.119     3.567 r  F_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.828     7.396    F_OBUF[1]
    M3                   OBUF (Prop_obuf_I_O)         3.435    10.830 r  F_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.830    F[1]
    M3                                                                r  F[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            F[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.486ns  (logic 4.770ns (50.278%)  route 4.717ns (49.722%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    P18                  IBUF (Prop_ibuf_I_O)         1.411     1.411 r  A_IBUF[0]_inst/O
                         net (fo=3, routed)           1.022     2.433    A_IBUF[0]
    SLICE_X0Y78          LUT2 (Prop_lut2_I0_O)        0.105     2.538 r  F_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.695     6.233    F_OBUF[0]
    M4                   OBUF (Prop_obuf_I_O)         3.254     9.486 r  F_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.486    F[0]
    M4                                                                r  F[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 B[2]
                            (input port)
  Destination:            Cout
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.582ns  (logic 1.540ns (42.998%)  route 2.042ns (57.002%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  B[2] (IN)
                         net (fo=0)                   0.000     0.000    B[2]
    U17                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  B_IBUF[2]_inst/O
                         net (fo=3, routed)           0.400     0.668    B_IBUF[2]
    SLICE_X0Y68          LUT6 (Prop_lut6_I3_O)        0.045     0.713 r  Cout_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.642     2.355    Cout_OBUF
    P3                   OBUF (Prop_obuf_I_O)         1.227     3.582 r  Cout_OBUF_inst/O
                         net (fo=0)                   0.000     3.582    Cout
    P3                                                                r  Cout (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            F[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.596ns  (logic 1.510ns (41.989%)  route 2.086ns (58.011%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  B_IBUF[0]_inst/O
                         net (fo=3, routed)           0.378     0.634    B_IBUF[0]
    SLICE_X0Y78          LUT2 (Prop_lut2_I1_O)        0.045     0.679 r  F_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.708     2.386    F_OBUF[0]
    M4                   OBUF (Prop_obuf_I_O)         1.209     3.596 r  F_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.596    F[0]
    M4                                                                r  F[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            F[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.731ns  (logic 1.594ns (42.719%)  route 2.137ns (57.281%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  B_IBUF[0]_inst/O
                         net (fo=3, routed)           0.373     0.629    B_IBUF[0]
    SLICE_X0Y78          LUT5 (Prop_lut5_I1_O)        0.048     0.677 r  F_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.763     2.441    F_OBUF[1]
    M3                   OBUF (Prop_obuf_I_O)         1.290     3.731 r  F_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.731    F[1]
    M3                                                                r  F[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[2]
                            (input port)
  Destination:            F[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.848ns  (logic 1.536ns (39.915%)  route 2.312ns (60.085%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  B[2] (IN)
                         net (fo=0)                   0.000     0.000    B[2]
    U17                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  B_IBUF[2]_inst/O
                         net (fo=3, routed)           0.404     0.672    B_IBUF[2]
    SLICE_X0Y68          LUT6 (Prop_lut6_I2_O)        0.045     0.717 r  F_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.908     2.625    F_OBUF[3]
    L3                   OBUF (Prop_obuf_I_O)         1.223     3.848 r  F_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.848    F[3]
    L3                                                                r  F[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[2]
                            (input port)
  Destination:            F[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.968ns  (logic 1.535ns (38.675%)  route 2.433ns (61.325%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  A[2] (IN)
                         net (fo=0)                   0.000     0.000    A[2]
    V17                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  A_IBUF[2]_inst/O
                         net (fo=3, routed)           0.536     0.800    A_IBUF[2]
    SLICE_X0Y68          LUT4 (Prop_lut4_I1_O)        0.045     0.845 r  F_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.898     2.743    F_OBUF[2]
    L4                   OBUF (Prop_obuf_I_O)         1.225     3.968 r  F_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.968    F[2]
    L4                                                                r  F[2] (OUT)
  -------------------------------------------------------------------    -------------------





