#Build: Fabric Compiler 2022.1, Build 99559, Jul 12 00:20 2022
#Install: D:\fpga_competition\FPGA_competition\ziguangtongchuang_file\MES50HP_v3\set_up\set_up_file\PDS_2022.1\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.22000
#Hostname: Thecomputerofmartin
Generated by Fabric Compiler (version 2022.1 build 99559) at Mon Jul 22 15:43:25 2024
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {o_pl_err[0]} LOC=B2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {o_pl_err[0]} LOC=B2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {o_pl_err[1]} LOC=A2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {o_pl_err[1]} LOC=A2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {o_pl_err[2]} LOC=B3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {o_pl_err[2]} LOC=B3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {o_pl_err[3]} LOC=A3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {o_pl_err[3]} LOC=A3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {tx_disable[0]} LOC=H12 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {tx_disable[0]} LOC=H12 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {tx_disable[1]} LOC=F16 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {tx_disable[1]} LOC=F16 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {i_free_clk} LOC=P20 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {i_free_clk} LOC=P20 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {rst_n} LOC=K18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/prj/prj_hsst/ipcore/hsst_test/pnr/example_design/device_map/hsst_test_dut_top.pcf(line number: 10)] | Port rst_n has been placed at location K18, whose type is share pin.
Executing : def_port {rst_n} LOC=K18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
W: ConstraintEditor-4019: Port 'o_p_l2txn' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_p_l2txp' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_p_l3txn' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_p_l3txp' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_p_lx_cdr_align_2' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_p_lx_cdr_align_3' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_p_pcs_lsm_synced_2' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_p_pcs_lsm_synced_3' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_p_pll_lock_0' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_p_rx_sigdet_sta_2' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_p_rx_sigdet_sta_3' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_pll_done_0' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_rdecer_2[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_rdecer_2[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_rdecer_2[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_rdecer_2[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_rdecer_3[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_rdecer_3[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_rdecer_3[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_rdecer_3[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_rdisper_2[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_rdisper_2[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_rdisper_2[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_rdisper_2[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_rdisper_3[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_rdisper_3[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_rdisper_3[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_rdisper_3[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_rxlane_done_2' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_rxlane_done_3' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_rxstatus_2[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_rxstatus_2[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_rxstatus_2[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_rxstatus_3[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_rxstatus_3[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_rxstatus_3[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_txlane_done_2' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_txlane_done_3' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_wtchdg_st_0[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_wtchdg_st_0[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_p_l2rxn' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_p_l2rxp' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_p_l3rxn' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_p_l3rxp' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_p_refckn_0' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_p_refckp_0' unspecified I/O constraint.
Constraint check end.
I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
Mapping instance u_CORES/u_GTP_SCANCHAIN_PG/scanchain to SCANCHAIN_325_0.
Mapping instance U_INST/U_GTP_HSST_WRAPPER/U_GTP_HSST/hsst to HSST_88_340.
Phase 1.1 1st GP placement started.
Design Utilization : 8%.
Wirelength after clock region global placement is 17885.
1st GP placement takes 5.62 sec.

Phase 1.2 Clock placement started.
Mapping instance clkbufg_3/gopclkbufg to USCM_84_108.
Mapping instance clkbufg_5/gopclkbufg to USCM_84_109.
C: Place-2028: GLOBAL_CLOCK: the driver u_CORES/u_GTP_SCANCHAIN_PG/scanchain fixed at SCANCHAIN_325_0 is unreasonable. Sub-optimal placement for a clock source and a clock buffer.
Mapping instance clkbufg_4/gopclkbufg to USCM_84_110.
C: Place-2028: GLOBAL_CLOCK: the driver u_CORES/u_GTP_SCANCHAIN_PG/scanchain fixed at SCANCHAIN_325_0 is unreasonable. Sub-optimal placement for a clock source and a clock buffer.
Mapping instance clkbufg_6/gopclkbufg to USCM_84_111.
Clock placement takes 0.70 sec.

Pre global placement takes 8.66 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst i_free_clk_ibuf/opit_1 on IOL_327_210.
Placed fixed group with base inst o_pl_err_obuf[0]/opit_1 on IOL_19_374.
Placed fixed group with base inst o_pl_err_obuf[1]/opit_1 on IOL_19_373.
Placed fixed group with base inst o_pl_err_obuf[2]/opit_1 on IOL_35_374.
Placed fixed group with base inst o_pl_err_obuf[3]/opit_1 on IOL_35_373.
Placed fixed group with base inst rst_n_ibuf/opit_1 on IOL_327_257.
Placed fixed group with base inst tx_disable_obuf[0]/opit_1 on IOL_227_374.
Placed fixed group with base inst tx_disable_obuf[1]/opit_1 on IOL_247_373.
Placed fixed instance U_INST/U_GTP_HSST_WRAPPER/U_GTP_HSST/hsst on HSST_88_340.
Placed fixed instance clkbufg_3/gopclkbufg on USCM_84_108.
Placed fixed instance clkbufg_4/gopclkbufg on USCM_84_110.
Placed fixed instance clkbufg_5/gopclkbufg on USCM_84_109.
Placed fixed instance clkbufg_6/gopclkbufg on USCM_84_111.
Placed fixed instance u_CORES/u_GTP_SCANCHAIN_PG/scanchain on SCANCHAIN_325_0.
Placed fixed instance BKCL_auto_0 on BKCL_188_376.
Placed fixed instance BKCL_auto_1 on BKCL_328_184.
Fixed placement takes 0.00 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.06 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 16774.
	5 iterations finished.
	Final slack 19134.
Super clustering done.
Design Utilization : 8%.
2nd GP placement takes 4.73 sec.

Wirelength after global placement is 20518.
Global placement takes 4.80 sec.

Phase 3 Post global placement started.
Phase 3.1 Macro cell placement started.
Wirelength after macro cell placement is 24098.
Macro cell placement takes 0.00 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 16774.
	5 iterations finished.
	Final slack 19134.
Super clustering done.
Design Utilization : 8%.
3rd GP placement takes 5.23 sec.

Wirelength after post global placement is 21555.
Post global placement takes 5.23 sec.

Phase 4 Legalization started.
The average distance in LP is 2.208456.
Wirelength after legalization is 31754.
Legalization takes 0.86 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 20762.
Replication placement takes 0.30 sec.

Wirelength after replication placement is 31754.
Phase 5.2 DP placement started.
Legalized cost 20762.000000.
The detailed placement ends at 0th iteration.
DP placement takes 0.23 sec.

Wirelength after detailed placement is 31754.
Timing-driven detailed placement takes 0.53 sec.

Worst slack is 20762, TNS after placement is 0.
Placement done.
Total placement takes 21.45 sec.
Finished placement. (CPU time elapsed 0h:00m:21s)

Routing started.
Building routing graph takes 2.16 sec.
Worst slack is 20762, TNS before global route is 0.
Processing design graph takes 0.58 sec.
Total memory for routing:
	118.724482 M.
Total nets for routing : 5884.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 1 processed 54 nets, it takes 0.02 sec.
Unrouted nets 130 at the end of iteration 0.
Unrouted nets 73 at the end of iteration 1.
Unrouted nets 42 at the end of iteration 2.
Unrouted nets 22 at the end of iteration 3.
Unrouted nets 16 at the end of iteration 4.
Unrouted nets 13 at the end of iteration 5.
Unrouted nets 8 at the end of iteration 6.
Unrouted nets 7 at the end of iteration 7.
Unrouted nets 1 at the end of iteration 8.
Unrouted nets 1 at the end of iteration 9.
Unrouted nets 0 at the end of iteration 10.
Global Routing step 2 processed 223 nets, it takes 0.73 sec.
Unrouted nets 25 at the end of iteration 0.
Unrouted nets 3 at the end of iteration 1.
Unrouted nets 0 at the end of iteration 2.
Global Routing step 3 processed 118 nets, it takes 0.31 sec.
Global routing takes 1.11 sec.
Total 6247 subnets.
    forward max bucket size 34372 , backward 4000.
        Unrouted nets 4190 at the end of iteration 0.
    route iteration 0, CPU time elapsed 3.171875 sec.
    forward max bucket size 3933 , backward 2906.
        Unrouted nets 3224 at the end of iteration 1.
    route iteration 1, CPU time elapsed 1.031250 sec.
    forward max bucket size 3498 , backward 3197.
        Unrouted nets 2071 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.812500 sec.
    forward max bucket size 3316 , backward 3096.
        Unrouted nets 1832 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.609375 sec.
    forward max bucket size 371 , backward 794.
        Unrouted nets 1379 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.468750 sec.
    forward max bucket size 487 , backward 466.
        Unrouted nets 1212 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.312500 sec.
    forward max bucket size 534 , backward 1142.
        Unrouted nets 890 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.218750 sec.
    forward max bucket size 514 , backward 1152.
        Unrouted nets 640 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.140625 sec.
    forward max bucket size 1853 , backward 2407.
        Unrouted nets 405 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.140625 sec.
    forward max bucket size 496 , backward 1364.
        Unrouted nets 291 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.078125 sec.
    forward max bucket size 315 , backward 122.
        Unrouted nets 174 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.046875 sec.
    forward max bucket size 48 , backward 109.
        Unrouted nets 115 at the end of iteration 11.
    route iteration 11, CPU time elapsed 0.062500 sec.
    forward max bucket size 59 , backward 68.
        Unrouted nets 60 at the end of iteration 12.
    route iteration 12, CPU time elapsed 0.062500 sec.
    forward max bucket size 33 , backward 53.
        Unrouted nets 46 at the end of iteration 13.
    route iteration 13, CPU time elapsed 0.031250 sec.
    forward max bucket size 33 , backward 65.
        Unrouted nets 38 at the end of iteration 14.
    route iteration 14, CPU time elapsed 0.031250 sec.
    forward max bucket size 74 , backward 96.
        Unrouted nets 31 at the end of iteration 15.
    route iteration 15, CPU time elapsed 0.031250 sec.
    forward max bucket size 34 , backward 73.
        Unrouted nets 20 at the end of iteration 16.
    route iteration 16, CPU time elapsed 0.015625 sec.
    forward max bucket size 23 , backward 166.
        Unrouted nets 16 at the end of iteration 17.
    route iteration 17, CPU time elapsed 0.031250 sec.
    forward max bucket size 19 , backward 21.
        Unrouted nets 14 at the end of iteration 18.
    route iteration 18, CPU time elapsed 0.031250 sec.
    forward max bucket size 19 , backward 32.
        Unrouted nets 5 at the end of iteration 19.
    route iteration 19, CPU time elapsed 0.031250 sec.
    forward max bucket size 16 , backward 22.
        Unrouted nets 2 at the end of iteration 20.
    route iteration 20, CPU time elapsed 0.031250 sec.
    forward max bucket size 16 , backward 11.
        Unrouted nets 2 at the end of iteration 21.
    route iteration 21, CPU time elapsed 0.015625 sec.
    forward max bucket size 16 , backward 11.
        Unrouted nets 2 at the end of iteration 22.
    route iteration 22, CPU time elapsed 0.031250 sec.
    forward max bucket size 16 , backward 12.
        Unrouted nets 0 at the end of iteration 23.
    route iteration 23, CPU time elapsed 0.031250 sec.
Detailed routing takes 23 iterations
C: Route-2036: The clock path from u_CORES/u_GTP_SCANCHAIN_PG/scanchain:CAPDR to clkbufg_6/gopclkbufg:CLK is routed by SRB.
C: Route-2036: The clock path from u_CORES/u_GTP_SCANCHAIN_PG/scanchain:TCK_USER to clkbufg_4/gopclkbufg:CLK is routed by SRB.
Detailed routing takes 7.75 sec.
Start fix hold violation.
Build tmp routing results takes 0.06 sec.
Timing analysis takes 0.45 sec.
Hold violation fix iter 0 takes 0.00 sec, total_step_forward 38.
Incremental timing analysis takes 0.38 sec.
Hold violation fix iter 1 takes 0.00 sec, total_step_forward 0.
Hold Violation Fix in router takes 2 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 1.25 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.58 sec.
Used SRB routing arc is 39830.
Cleanup routing takes 0.02 sec.
Routing done.
Total routing takes 14.27 sec.


Device Utilization Summary :
+---------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+---------------------------------------------------------------------------+
| Use of APM               | 0        | 84            | 0                  
| Use of BKCL              | 2        | 4             | 50                 
| Use of CLMA              | 640      | 6450          | 10                 
|   FF                     | 2384     | 38700         | 7                  
|   LUT                    | 1953     | 25800         | 8                  
|   LUT-FF pairs           | 1356     | 25800         | 6                  
| Use of CLMS              | 395      | 4250          | 10                 
|   FF                     | 1514     | 25500         | 6                  
|   LUT                    | 1135     | 17000         | 7                  
|   LUT-FF pairs           | 782      | 17000         | 5                  
|   Distributed RAM        | 0        | 17000         | 0                  
| Use of CRYSTAL           | 0        | 2             | 0                  
| Use of DLL               | 0        | 10            | 0                  
| Use of DQSL              | 0        | 18            | 0                  
| Use of DRM               | 6        | 134           | 5                  
| Use of FUSECODE          | 0        | 1             | 0                  
| Use of HARD0N1           | 167      | 6672          | 3                  
| Use of HSST              | 1        | 1             | 100                
| Use of IO                | 44       | 296           | 15                 
|   IOBD                   | 16       | 64            | 25                 
|   IOBR_LR                | 0        | 7             | 0                  
|   IOBR_TB                | 2        | 8             | 25                 
|   IOBS_LR                | 14       | 161           | 9                  
|   IOBS_TB                | 12       | 56            | 22                 
| Use of IOCKDIV           | 0        | 20            | 0                  
| Use of IOCKDLY           | 0        | 40            | 0                  
| Use of IOCKGATE          | 0        | 20            | 0                  
| Use of IOCKGMUX_TEST     | 0        | 20            | 0                  
| Use of IOL               | 44       | 400           | 11                 
| Use of IPAL              | 0        | 1             | 0                  
| Use of LDO               | 0        | 4             | 0                  
| Use of MFG_TEST          | 0        | 1             | 0                  
| Use of OSC               | 0        | 1             | 0                  
| Use of PCIE              | 0        | 1             | 0                  
| Use of PIOMUX_TEST       | 0        | 10            | 0                  
| Use of PLL               | 0        | 5             | 0                  
| Use of PREGMUX_TEST      | 0        | 6             | 0                  
| Use of RCKB              | 0        | 24            | 0                  
| Use of RCKBMUX_TEST      | 0        | 12            | 0                  
| Use of RESCAL            | 0        | 4             | 0                  
| Use of SCANCHAIN         | 1        | 2             | 50                 
| Use of START             | 1        | 1             | 100                
| Use of UDID              | 0        | 1             | 0                  
| Use of USCM              | 4        | 30            | 14                 
| Use of USCMMUX_TEST      | 0        | 30            | 0                  
| Use of VCKBMUX_TEST      | 0        | 12            | 0                  
+---------------------------------------------------------------------------+

Finished routing. (CPU time elapsed 0h:00m:14s)
Design 'hsst_test_dut_top' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing. (CPU time elapsed 0h:00m:46s)
Action pnr: Real time elapsed is 0h:0m:50s
Action pnr: CPU time elapsed is 0h:0m:48s
Action pnr: Process CPU time elapsed is 0h:0m:48s
Current time: Mon Jul 22 15:44:13 2024
Action pnr: Peak memory pool usage is 837 MB
