\doxysection{RCC Extended MCOx Clock Config}
\label{group___r_c_c_ex___m_c_ox___clock___config}\index{RCC Extended MCOx Clock Config@{RCC Extended MCOx Clock Config}}
Collaboration diagram for RCC Extended MCOx Clock Config\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{group___r_c_c_ex___m_c_ox___clock___config}
\end{center}
\end{figure}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+MCO1\+\_\+\+CONFIG}(\+\_\+\+\_\+\+MCOCLKSOURCE\+\_\+\+\_\+,  \+\_\+\+\_\+\+MCODIV\+\_\+\+\_\+)~                 \textbf{ MODIFY\+\_\+\+REG}(\textbf{ RCC}-\/$>$CFGR, (\textbf{ RCC\+\_\+\+CFGR\+\_\+\+MCO1} $\vert$ \textbf{ RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE}), ((\+\_\+\+\_\+\+MCOCLKSOURCE\+\_\+\+\_\+) $\vert$ (\+\_\+\+\_\+\+MCODIV\+\_\+\+\_\+)))
\begin{DoxyCompactList}\small\item\em Macro to configure the MCO1 clock. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+MCO2\+\_\+\+CONFIG}(\+\_\+\+\_\+\+MCOCLKSOURCE\+\_\+\+\_\+,  \+\_\+\+\_\+\+MCODIV\+\_\+\+\_\+)~    \textbf{ MODIFY\+\_\+\+REG}(\textbf{ RCC}-\/$>$CFGR, (\textbf{ RCC\+\_\+\+CFGR\+\_\+\+MCO2} $\vert$ \textbf{ RCC\+\_\+\+CFGR\+\_\+\+MCO2\+PRE}), ((\+\_\+\+\_\+\+MCOCLKSOURCE\+\_\+\+\_\+) $\vert$ ((\+\_\+\+\_\+\+MCODIV\+\_\+\+\_\+) $<$$<$ 3U)));
\begin{DoxyCompactList}\small\item\em Macro to configure the MCO2 clock. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
~\newline
 

\doxysubsection{Macro Definition Documentation}
\mbox{\label{group___r_c_c_ex___m_c_ox___clock___config_ga7e5f7f1efc92794b6f0e96068240b45e}} 
\index{RCC Extended MCOx Clock Config@{RCC Extended MCOx Clock Config}!\_\_HAL\_RCC\_MCO1\_CONFIG@{\_\_HAL\_RCC\_MCO1\_CONFIG}}
\index{\_\_HAL\_RCC\_MCO1\_CONFIG@{\_\_HAL\_RCC\_MCO1\_CONFIG}!RCC Extended MCOx Clock Config@{RCC Extended MCOx Clock Config}}
\doxysubsubsection{\_\_HAL\_RCC\_MCO1\_CONFIG}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+MCO1\+\_\+\+CONFIG(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+MCOCLKSOURCE\+\_\+\+\_\+,  }\item[{}]{\+\_\+\+\_\+\+MCODIV\+\_\+\+\_\+ }\end{DoxyParamCaption})~                 \textbf{ MODIFY\+\_\+\+REG}(\textbf{ RCC}-\/$>$CFGR, (\textbf{ RCC\+\_\+\+CFGR\+\_\+\+MCO1} $\vert$ \textbf{ RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE}), ((\+\_\+\+\_\+\+MCOCLKSOURCE\+\_\+\+\_\+) $\vert$ (\+\_\+\+\_\+\+MCODIV\+\_\+\+\_\+)))}



Macro to configure the MCO1 clock. 


\begin{DoxyParams}{Parameters}
{\em $<$strong$>$\+MCOCLKSOURCE$<$/strong$>$} & specifies the MCO clock source. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item RCC\+\_\+\+MCO1\+SOURCE\+\_\+\+HSI\+: HSI clock selected as MCO1 source \item RCC\+\_\+\+MCO1\+SOURCE\+\_\+\+LSE\+: LSE clock selected as MCO1 source \item RCC\+\_\+\+MCO1\+SOURCE\+\_\+\+HSE\+: HSE clock selected as MCO1 source \item RCC\+\_\+\+MCO1\+SOURCE\+\_\+\+PLLCLK\+: main PLL clock selected as MCO1 source \end{DoxyItemize}
\\
\hline
{\em $<$strong$>$\+MCODIV$<$/strong$>$} & specifies the MCO clock prescaler. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item RCC\+\_\+\+MCODIV\+\_\+1\+: no division applied to MCOx clock \item RCC\+\_\+\+MCODIV\+\_\+2\+: division by 2 applied to MCOx clock \item RCC\+\_\+\+MCODIV\+\_\+3\+: division by 3 applied to MCOx clock \item RCC\+\_\+\+MCODIV\+\_\+4\+: division by 4 applied to MCOx clock \item RCC\+\_\+\+MCODIV\+\_\+5\+: division by 5 applied to MCOx clock \end{DoxyItemize}
\\
\hline
\end{DoxyParams}


Definition at line 1081 of file stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\label{group___r_c_c_ex___m_c_ox___clock___config_gabb7360422910dd65312786fc49722d25}} 
\index{RCC Extended MCOx Clock Config@{RCC Extended MCOx Clock Config}!\_\_HAL\_RCC\_MCO2\_CONFIG@{\_\_HAL\_RCC\_MCO2\_CONFIG}}
\index{\_\_HAL\_RCC\_MCO2\_CONFIG@{\_\_HAL\_RCC\_MCO2\_CONFIG}!RCC Extended MCOx Clock Config@{RCC Extended MCOx Clock Config}}
\doxysubsubsection{\_\_HAL\_RCC\_MCO2\_CONFIG}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+MCO2\+\_\+\+CONFIG(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+MCOCLKSOURCE\+\_\+\+\_\+,  }\item[{}]{\+\_\+\+\_\+\+MCODIV\+\_\+\+\_\+ }\end{DoxyParamCaption})~    \textbf{ MODIFY\+\_\+\+REG}(\textbf{ RCC}-\/$>$CFGR, (\textbf{ RCC\+\_\+\+CFGR\+\_\+\+MCO2} $\vert$ \textbf{ RCC\+\_\+\+CFGR\+\_\+\+MCO2\+PRE}), ((\+\_\+\+\_\+\+MCOCLKSOURCE\+\_\+\+\_\+) $\vert$ ((\+\_\+\+\_\+\+MCODIV\+\_\+\+\_\+) $<$$<$ 3U)));}



Macro to configure the MCO2 clock. 


\begin{DoxyParams}{Parameters}
{\em $<$strong$>$\+MCOCLKSOURCE$<$/strong$>$} & specifies the MCO clock source. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item RCC\+\_\+\+MCO2\+SOURCE\+\_\+\+SYSCLK\+: System clock (SYSCLK) selected as MCO2 source \item RCC\+\_\+\+MCO2\+SOURCE\+\_\+\+PLLI2\+SCLK\+: PLLI2S clock selected as MCO2 source, available for all STM32\+F4 devices except STM32\+F410xx \item RCC\+\_\+\+MCO2\+SOURCE\+\_\+\+I2\+SCLK\+: I2\+SCLK clock selected as MCO2 source, available only for STM32\+F410\+Rx devices ~\newline
 \item RCC\+\_\+\+MCO2\+SOURCE\+\_\+\+HSE\+: HSE clock selected as MCO2 source \item RCC\+\_\+\+MCO2\+SOURCE\+\_\+\+PLLCLK\+: main PLL clock selected as MCO2 source \end{DoxyItemize}
\\
\hline
{\em $<$strong$>$\+MCODIV$<$/strong$>$} & specifies the MCO clock prescaler. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item RCC\+\_\+\+MCODIV\+\_\+1\+: no division applied to MCOx clock \item RCC\+\_\+\+MCODIV\+\_\+2\+: division by 2 applied to MCOx clock \item RCC\+\_\+\+MCODIV\+\_\+3\+: division by 3 applied to MCOx clock \item RCC\+\_\+\+MCODIV\+\_\+4\+: division by 4 applied to MCOx clock \item RCC\+\_\+\+MCODIV\+\_\+5\+: division by 5 applied to MCOx clock \end{DoxyItemize}
\\
\hline
\end{DoxyParams}
\begin{DoxyNote}{Note}
For STM32\+F410\+Rx devices, to output I2\+SCLK clock on MCO2, you should have at least one of the SPI clocks enabled (SPI1, SPI2 or SPI5). 
\end{DoxyNote}


Definition at line 1102 of file stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

