#! /usr/local/bin/vvp
:ivl_version "11.0 (stable)" "(v11_0-132-gb2f2414f4)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x560df013b390 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x560df011efb0 .scope module, "test_conway_cell" "test_conway_cell" 3 6;
 .timescale -9 -12;
v0x560df016c7e0_0 .var "clk", 0 0;
v0x560df016c8a0_0 .var "correct_d", 0 0;
v0x560df016c940_0 .var "ena", 0 0;
v0x560df016c9e0_0 .var/2s "errors", 31 0;
v0x560df016ca80_0 .var "living_neighbors", 3 0;
v0x560df016cbb0_0 .var "neighbors", 7 0;
v0x560df016cc70_0 .var "rst", 0 0;
v0x560df016cd10_0 .var "state_0", 0 0;
v0x560df016cdb0_0 .net "state_d", 0 0, v0x560df016c4a0_0;  1 drivers
v0x560df016ce50_0 .net "state_q", 0 0, v0x560df016c560_0;  1 drivers
E_0x560df0109cb0 .event edge, v0x560df016baa0_0;
S_0x560df0124a10 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 45, 3 45 0, S_0x560df011efb0;
 .timescale -9 -12;
v0x560df0142330_0 .var/2s "i", 31 0;
E_0x560df0109b50 .event posedge, v0x560df016b960_0;
E_0x560df00e30a0 .event negedge, v0x560df016b960_0;
S_0x560df012a470 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 67, 3 67 0, S_0x560df011efb0;
 .timescale -9 -12;
v0x560df0140dd0_0 .var/2s "i", 31 0;
S_0x560df012fed0 .scope module, "UUT" "conway_cell" 3 12, 4 4 0, S_0x560df011efb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "ena";
    .port_info 3 /INPUT 1 "state_0";
    .port_info 4 /OUTPUT 1 "state_d";
    .port_info 5 /OUTPUT 1 "state_q";
    .port_info 6 /INPUT 8 "neighbors";
L_0x7fb9c04d9018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x560df016a4f0_0 .net/2u *"_ivl_0", 0 0, L_0x7fb9c04d9018;  1 drivers
L_0x7fb9c04d90f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x560df016a5f0_0 .net/2u *"_ivl_14", 0 0, L_0x7fb9c04d90f0;  1 drivers
v0x560df016a6d0_0 .net *"_ivl_17", 0 0, L_0x560df016e7c0;  1 drivers
L_0x7fb9c04d9180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x560df016a790_0 .net/2u *"_ivl_22", 0 0, L_0x7fb9c04d9180;  1 drivers
v0x560df016a870_0 .net *"_ivl_25", 0 0, L_0x560df016f4a0;  1 drivers
v0x560df016a9a0_0 .net *"_ivl_3", 0 0, L_0x560df016d960;  1 drivers
L_0x7fb9c04d9210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x560df016aa80_0 .net/2u *"_ivl_30", 0 0, L_0x7fb9c04d9210;  1 drivers
v0x560df016ab60_0 .net *"_ivl_33", 0 0, L_0x560df0170160;  1 drivers
L_0x7fb9c04d92a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x560df016ac40_0 .net/2u *"_ivl_38", 0 0, L_0x7fb9c04d92a0;  1 drivers
v0x560df016ad20_0 .net *"_ivl_41", 0 0, L_0x560df0170e20;  1 drivers
L_0x7fb9c04d9330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x560df016ae00_0 .net/2u *"_ivl_46", 0 0, L_0x7fb9c04d9330;  1 drivers
v0x560df016aee0_0 .net *"_ivl_49", 0 0, L_0x560df0171ac0;  1 drivers
L_0x7fb9c04d93c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x560df016afc0_0 .net/2u *"_ivl_54", 0 0, L_0x7fb9c04d93c0;  1 drivers
v0x560df016b0a0_0 .net *"_ivl_57", 0 0, L_0x560df0172690;  1 drivers
L_0x7fb9c04d9060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x560df016b180_0 .net/2u *"_ivl_6", 0 0, L_0x7fb9c04d9060;  1 drivers
v0x560df016b260_0 .net *"_ivl_9", 0 0, L_0x560df016db40;  1 drivers
v0x560df016b340_0 .net "c1", 0 0, L_0x560df016d7e0;  1 drivers
v0x560df016b3e0_0 .net "c2", 0 0, L_0x560df016e640;  1 drivers
v0x560df016b4b0_0 .net "c3", 0 0, L_0x560df016f320;  1 drivers
v0x560df016b580_0 .net "c4", 0 0, L_0x560df016ffe0;  1 drivers
v0x560df016b650_0 .net "c5", 0 0, L_0x560df0170ca0;  1 drivers
v0x560df016b720_0 .net "c6", 0 0, L_0x560df0171940;  1 drivers
v0x560df016b7f0_0 .net "c7", 0 0, L_0x560df0172510;  1 drivers
v0x560df016b8c0_0 .var "c_out", 0 0;
v0x560df016b960_0 .net "clk", 0 0, v0x560df016c7e0_0;  1 drivers
v0x560df016ba00_0 .net "ena", 0 0, v0x560df016c940_0;  1 drivers
v0x560df016baa0_0 .net "neighbors", 7 0, v0x560df016cbb0_0;  1 drivers
v0x560df016bb40_0 .net "rst", 0 0, v0x560df016cc70_0;  1 drivers
v0x560df016bbe0_0 .net "s1", 1 0, L_0x560df016d540;  1 drivers
v0x560df016bc80_0 .net "s2", 1 0, L_0x560df016e3a0;  1 drivers
v0x560df016bd90_0 .net "s3", 1 0, L_0x560df016f010;  1 drivers
v0x560df016bea0_0 .net "s4", 1 0, L_0x560df016fcd0;  1 drivers
v0x560df016bfb0_0 .net "s5", 1 0, L_0x560df0170990;  1 drivers
v0x560df016c2d0_0 .net "s6", 1 0, L_0x560df0171630;  1 drivers
L_0x7fb9c04d9450 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x560df016c3e0_0 .net "state_0", 0 0, L_0x7fb9c04d9450;  1 drivers
v0x560df016c4a0_0 .var "state_d", 0 0;
v0x560df016c560_0 .var "state_q", 0 0;
v0x560df016c620_0 .net "sum", 1 0, L_0x560df0172250;  1 drivers
E_0x560df0147d90/0 .event edge, v0x560df015e450_0, v0x560df01603d0_0, v0x560df0162360_0, v0x560df01642e0_0;
E_0x560df0147d90/1 .event edge, v0x560df0166280_0, v0x560df0168200_0, v0x560df016a180_0, v0x560df016bb40_0;
E_0x560df0147d90/2 .event edge, v0x560df016c560_0, v0x560df016a370_0;
E_0x560df0147d90 .event/or E_0x560df0147d90/0, E_0x560df0147d90/1, E_0x560df0147d90/2;
L_0x560df016d960 .part v0x560df016cbb0_0, 0, 1;
L_0x560df016da00 .concat [ 1 1 0 0], L_0x560df016d960, L_0x7fb9c04d9018;
L_0x560df016db40 .part v0x560df016cbb0_0, 1, 1;
L_0x560df016dbe0 .concat [ 1 1 0 0], L_0x560df016db40, L_0x7fb9c04d9060;
L_0x560df016e7c0 .part v0x560df016cbb0_0, 2, 1;
L_0x560df016e920 .concat [ 1 1 0 0], L_0x560df016e7c0, L_0x7fb9c04d90f0;
L_0x560df016f4a0 .part v0x560df016cbb0_0, 3, 1;
L_0x560df016f570 .concat [ 1 1 0 0], L_0x560df016f4a0, L_0x7fb9c04d9180;
L_0x560df0170160 .part v0x560df016cbb0_0, 4, 1;
L_0x560df0170230 .concat [ 1 1 0 0], L_0x560df0170160, L_0x7fb9c04d9210;
L_0x560df0170e20 .part v0x560df016cbb0_0, 5, 1;
L_0x560df0170ef0 .concat [ 1 1 0 0], L_0x560df0170e20, L_0x7fb9c04d92a0;
L_0x560df0171ac0 .part v0x560df016cbb0_0, 6, 1;
L_0x560df0171b90 .concat [ 1 1 0 0], L_0x560df0171ac0, L_0x7fb9c04d9330;
L_0x560df0172690 .part v0x560df016cbb0_0, 7, 1;
L_0x560df0172760 .concat [ 1 1 0 0], L_0x560df0172690, L_0x7fb9c04d93c0;
S_0x560df0135930 .scope module, "ADDER1" "adder_n" 4 24, 5 9 0, S_0x560df012fed0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
P_0x560df012bc80 .param/l "N" 0 5 11, +C4<00000000000000000000000000000010>;
L_0x7fb9c04d90a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x560df0142190 .functor BUFZ 1, L_0x7fb9c04d90a8, C4<0>, C4<0>, C4<0>;
v0x560df015e0f0_0 .net *"_ivl_19", 0 0, L_0x560df0142190;  1 drivers
v0x560df015e1f0_0 .net "a", 1 0, L_0x560df016da00;  1 drivers
v0x560df015e2d0_0 .net "b", 1 0, L_0x560df016dbe0;  1 drivers
v0x560df015e390_0 .net "c_in", 0 0, L_0x7fb9c04d90a8;  1 drivers
v0x560df015e450_0 .net "c_out", 0 0, L_0x560df016d7e0;  alias, 1 drivers
v0x560df015e560_0 .net "carries", 2 0, L_0x560df016d5e0;  1 drivers
v0x560df015e640_0 .net "sum", 1 0, L_0x560df016d540;  alias, 1 drivers
L_0x560df016cf20 .part L_0x560df016da00, 0, 1;
L_0x560df016d020 .part L_0x560df016dbe0, 0, 1;
L_0x560df016d120 .part L_0x560df016d5e0, 0, 1;
L_0x560df016d220 .part L_0x560df016da00, 1, 1;
L_0x560df016d320 .part L_0x560df016dbe0, 1, 1;
L_0x560df016d410 .part L_0x560df016d5e0, 1, 1;
L_0x560df016d540 .concat8 [ 1 1 0 0], v0x560df015d4a0_0, v0x560df015df40_0;
L_0x560df016d5e0 .concat8 [ 1 1 1 0], L_0x560df0142190, v0x560df015d3e0_0, v0x560df015de80_0;
L_0x560df016d7e0 .part L_0x560df016d5e0, 2, 1;
S_0x560df015cd20 .scope generate, "ripple_carry[0]" "ripple_carry[0]" 5 23, 5 23 0, S_0x560df0135930;
 .timescale -9 -12;
P_0x560df0137140 .param/l "i" 0 5 23, +C4<00>;
S_0x560df015cf80 .scope module, "ADDER" "adder_1" 5 24, 6 8 0, S_0x560df015cd20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
v0x560df015d1a0_0 .net "a", 0 0, L_0x560df016cf20;  1 drivers
v0x560df015d280_0 .net "b", 0 0, L_0x560df016d020;  1 drivers
v0x560df015d340_0 .net "c_in", 0 0, L_0x560df016d120;  1 drivers
v0x560df015d3e0_0 .var "c_out", 0 0;
v0x560df015d4a0_0 .var "sum", 0 0;
E_0x560df0147dd0 .event edge, v0x560df015d1a0_0, v0x560df015d280_0, v0x560df015d340_0;
S_0x560df015d650 .scope generate, "ripple_carry[1]" "ripple_carry[1]" 5 23, 5 23 0, S_0x560df0135930;
 .timescale -9 -12;
P_0x560df015d870 .param/l "i" 0 5 23, +C4<01>;
S_0x560df015d930 .scope module, "ADDER" "adder_1" 5 24, 6 8 0, S_0x560df015d650;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
v0x560df015dc10_0 .net "a", 0 0, L_0x560df016d220;  1 drivers
v0x560df015dcf0_0 .net "b", 0 0, L_0x560df016d320;  1 drivers
v0x560df015ddb0_0 .net "c_in", 0 0, L_0x560df016d410;  1 drivers
v0x560df015de80_0 .var "c_out", 0 0;
v0x560df015df40_0 .var "sum", 0 0;
E_0x560df015db90 .event edge, v0x560df015dc10_0, v0x560df015dcf0_0, v0x560df015ddb0_0;
S_0x560df015e7c0 .scope module, "ADDER2" "adder_n" 4 25, 5 9 0, S_0x560df012fed0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
P_0x560df015e9c0 .param/l "N" 0 5 11, +C4<00000000000000000000000000000010>;
L_0x7fb9c04d9138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x560df0140cb0 .functor BUFZ 1, L_0x7fb9c04d9138, C4<0>, C4<0>, C4<0>;
v0x560df0160080_0 .net *"_ivl_19", 0 0, L_0x560df0140cb0;  1 drivers
v0x560df0160180_0 .net "a", 1 0, L_0x560df016d540;  alias, 1 drivers
v0x560df0160240_0 .net "b", 1 0, L_0x560df016e920;  1 drivers
v0x560df0160310_0 .net "c_in", 0 0, L_0x7fb9c04d9138;  1 drivers
v0x560df01603d0_0 .net "c_out", 0 0, L_0x560df016e640;  alias, 1 drivers
v0x560df01604e0_0 .net "carries", 2 0, L_0x560df016e440;  1 drivers
v0x560df01605c0_0 .net "sum", 1 0, L_0x560df016e3a0;  alias, 1 drivers
L_0x560df016dda0 .part L_0x560df016d540, 0, 1;
L_0x560df016ded0 .part L_0x560df016e920, 0, 1;
L_0x560df016dfa0 .part L_0x560df016e440, 0, 1;
L_0x560df016e0a0 .part L_0x560df016d540, 1, 1;
L_0x560df016e1a0 .part L_0x560df016e920, 1, 1;
L_0x560df016e270 .part L_0x560df016e440, 1, 1;
L_0x560df016e3a0 .concat8 [ 1 1 0 0], v0x560df015f430_0, v0x560df015fed0_0;
L_0x560df016e440 .concat8 [ 1 1 1 0], L_0x560df0140cb0, v0x560df015f370_0, v0x560df015fe10_0;
L_0x560df016e640 .part L_0x560df016e440, 2, 1;
S_0x560df015eb10 .scope generate, "ripple_carry[0]" "ripple_carry[0]" 5 23, 5 23 0, S_0x560df015e7c0;
 .timescale -9 -12;
P_0x560df015ed10 .param/l "i" 0 5 23, +C4<00>;
S_0x560df015edf0 .scope module, "ADDER" "adder_1" 5 24, 6 8 0, S_0x560df015eb10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
v0x560df015f100_0 .net "a", 0 0, L_0x560df016dda0;  1 drivers
v0x560df015f1e0_0 .net "b", 0 0, L_0x560df016ded0;  1 drivers
v0x560df015f2a0_0 .net "c_in", 0 0, L_0x560df016dfa0;  1 drivers
v0x560df015f370_0 .var "c_out", 0 0;
v0x560df015f430_0 .var "sum", 0 0;
E_0x560df015f080 .event edge, v0x560df015f100_0, v0x560df015f1e0_0, v0x560df015f2a0_0;
S_0x560df015f5e0 .scope generate, "ripple_carry[1]" "ripple_carry[1]" 5 23, 5 23 0, S_0x560df015e7c0;
 .timescale -9 -12;
P_0x560df015f800 .param/l "i" 0 5 23, +C4<01>;
S_0x560df015f8c0 .scope module, "ADDER" "adder_1" 5 24, 6 8 0, S_0x560df015f5e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
v0x560df015fba0_0 .net "a", 0 0, L_0x560df016e0a0;  1 drivers
v0x560df015fc80_0 .net "b", 0 0, L_0x560df016e1a0;  1 drivers
v0x560df015fd40_0 .net "c_in", 0 0, L_0x560df016e270;  1 drivers
v0x560df015fe10_0 .var "c_out", 0 0;
v0x560df015fed0_0 .var "sum", 0 0;
E_0x560df015fb20 .event edge, v0x560df015fba0_0, v0x560df015fc80_0, v0x560df015fd40_0;
S_0x560df0160740 .scope module, "ADDER3" "adder_n" 4 26, 5 9 0, S_0x560df012fed0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
P_0x560df0160920 .param/l "N" 0 5 11, +C4<00000000000000000000000000000010>;
L_0x7fb9c04d91c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x560df016f260 .functor BUFZ 1, L_0x7fb9c04d91c8, C4<0>, C4<0>, C4<0>;
v0x560df0162010_0 .net *"_ivl_19", 0 0, L_0x560df016f260;  1 drivers
v0x560df0162110_0 .net "a", 1 0, L_0x560df016e3a0;  alias, 1 drivers
v0x560df01621d0_0 .net "b", 1 0, L_0x560df016f570;  1 drivers
v0x560df01622a0_0 .net "c_in", 0 0, L_0x7fb9c04d91c8;  1 drivers
v0x560df0162360_0 .net "c_out", 0 0, L_0x560df016f320;  alias, 1 drivers
v0x560df0162470_0 .net "carries", 2 0, L_0x560df016f0b0;  1 drivers
v0x560df0162550_0 .net "sum", 1 0, L_0x560df016f010;  alias, 1 drivers
L_0x560df016eaa0 .part L_0x560df016e3a0, 0, 1;
L_0x560df016ebd0 .part L_0x560df016f570, 0, 1;
L_0x560df016ec70 .part L_0x560df016f0b0, 0, 1;
L_0x560df016ed10 .part L_0x560df016e3a0, 1, 1;
L_0x560df016ee10 .part L_0x560df016f570, 1, 1;
L_0x560df016eee0 .part L_0x560df016f0b0, 1, 1;
L_0x560df016f010 .concat8 [ 1 1 0 0], v0x560df01613c0_0, v0x560df0161e60_0;
L_0x560df016f0b0 .concat8 [ 1 1 1 0], L_0x560df016f260, v0x560df0161300_0, v0x560df0161da0_0;
L_0x560df016f320 .part L_0x560df016f0b0, 2, 1;
S_0x560df0160aa0 .scope generate, "ripple_carry[0]" "ripple_carry[0]" 5 23, 5 23 0, S_0x560df0160740;
 .timescale -9 -12;
P_0x560df0160ca0 .param/l "i" 0 5 23, +C4<00>;
S_0x560df0160d80 .scope module, "ADDER" "adder_1" 5 24, 6 8 0, S_0x560df0160aa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
v0x560df0161090_0 .net "a", 0 0, L_0x560df016eaa0;  1 drivers
v0x560df0161170_0 .net "b", 0 0, L_0x560df016ebd0;  1 drivers
v0x560df0161230_0 .net "c_in", 0 0, L_0x560df016ec70;  1 drivers
v0x560df0161300_0 .var "c_out", 0 0;
v0x560df01613c0_0 .var "sum", 0 0;
E_0x560df0161010 .event edge, v0x560df0161090_0, v0x560df0161170_0, v0x560df0161230_0;
S_0x560df0161570 .scope generate, "ripple_carry[1]" "ripple_carry[1]" 5 23, 5 23 0, S_0x560df0160740;
 .timescale -9 -12;
P_0x560df0161790 .param/l "i" 0 5 23, +C4<01>;
S_0x560df0161850 .scope module, "ADDER" "adder_1" 5 24, 6 8 0, S_0x560df0161570;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
v0x560df0161b30_0 .net "a", 0 0, L_0x560df016ed10;  1 drivers
v0x560df0161c10_0 .net "b", 0 0, L_0x560df016ee10;  1 drivers
v0x560df0161cd0_0 .net "c_in", 0 0, L_0x560df016eee0;  1 drivers
v0x560df0161da0_0 .var "c_out", 0 0;
v0x560df0161e60_0 .var "sum", 0 0;
E_0x560df0161ab0 .event edge, v0x560df0161b30_0, v0x560df0161c10_0, v0x560df0161cd0_0;
S_0x560df01626d0 .scope module, "ADDER4" "adder_n" 4 27, 5 9 0, S_0x560df012fed0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
P_0x560df01628b0 .param/l "N" 0 5 11, +C4<00000000000000000000000000000010>;
L_0x7fb9c04d9258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x560df016ff20 .functor BUFZ 1, L_0x7fb9c04d9258, C4<0>, C4<0>, C4<0>;
v0x560df0163f90_0 .net *"_ivl_19", 0 0, L_0x560df016ff20;  1 drivers
v0x560df0164090_0 .net "a", 1 0, L_0x560df016f010;  alias, 1 drivers
v0x560df0164150_0 .net "b", 1 0, L_0x560df0170230;  1 drivers
v0x560df0164220_0 .net "c_in", 0 0, L_0x7fb9c04d9258;  1 drivers
v0x560df01642e0_0 .net "c_out", 0 0, L_0x560df016ffe0;  alias, 1 drivers
v0x560df01643f0_0 .net "carries", 2 0, L_0x560df016fd70;  1 drivers
v0x560df01644d0_0 .net "sum", 1 0, L_0x560df016fcd0;  alias, 1 drivers
L_0x560df016f700 .part L_0x560df016f010, 0, 1;
L_0x560df016f830 .part L_0x560df0170230, 0, 1;
L_0x560df016f8d0 .part L_0x560df016fd70, 0, 1;
L_0x560df016f9d0 .part L_0x560df016f010, 1, 1;
L_0x560df016fad0 .part L_0x560df0170230, 1, 1;
L_0x560df016fba0 .part L_0x560df016fd70, 1, 1;
L_0x560df016fcd0 .concat8 [ 1 1 0 0], v0x560df0163340_0, v0x560df0163de0_0;
L_0x560df016fd70 .concat8 [ 1 1 1 0], L_0x560df016ff20, v0x560df0163280_0, v0x560df0163d20_0;
L_0x560df016ffe0 .part L_0x560df016fd70, 2, 1;
S_0x560df0162a00 .scope generate, "ripple_carry[0]" "ripple_carry[0]" 5 23, 5 23 0, S_0x560df01626d0;
 .timescale -9 -12;
P_0x560df0162c20 .param/l "i" 0 5 23, +C4<00>;
S_0x560df0162d00 .scope module, "ADDER" "adder_1" 5 24, 6 8 0, S_0x560df0162a00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
v0x560df0163010_0 .net "a", 0 0, L_0x560df016f700;  1 drivers
v0x560df01630f0_0 .net "b", 0 0, L_0x560df016f830;  1 drivers
v0x560df01631b0_0 .net "c_in", 0 0, L_0x560df016f8d0;  1 drivers
v0x560df0163280_0 .var "c_out", 0 0;
v0x560df0163340_0 .var "sum", 0 0;
E_0x560df0162f90 .event edge, v0x560df0163010_0, v0x560df01630f0_0, v0x560df01631b0_0;
S_0x560df01634f0 .scope generate, "ripple_carry[1]" "ripple_carry[1]" 5 23, 5 23 0, S_0x560df01626d0;
 .timescale -9 -12;
P_0x560df0163710 .param/l "i" 0 5 23, +C4<01>;
S_0x560df01637d0 .scope module, "ADDER" "adder_1" 5 24, 6 8 0, S_0x560df01634f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
v0x560df0163ab0_0 .net "a", 0 0, L_0x560df016f9d0;  1 drivers
v0x560df0163b90_0 .net "b", 0 0, L_0x560df016fad0;  1 drivers
v0x560df0163c50_0 .net "c_in", 0 0, L_0x560df016fba0;  1 drivers
v0x560df0163d20_0 .var "c_out", 0 0;
v0x560df0163de0_0 .var "sum", 0 0;
E_0x560df0163a30 .event edge, v0x560df0163ab0_0, v0x560df0163b90_0, v0x560df0163c50_0;
S_0x560df0164650 .scope module, "ADDER5" "adder_n" 4 28, 5 9 0, S_0x560df012fed0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
P_0x560df0164880 .param/l "N" 0 5 11, +C4<00000000000000000000000000000010>;
L_0x7fb9c04d92e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x560df0170be0 .functor BUFZ 1, L_0x7fb9c04d92e8, C4<0>, C4<0>, C4<0>;
v0x560df0165f30_0 .net *"_ivl_19", 0 0, L_0x560df0170be0;  1 drivers
v0x560df0166030_0 .net "a", 1 0, L_0x560df016fcd0;  alias, 1 drivers
v0x560df01660f0_0 .net "b", 1 0, L_0x560df0170ef0;  1 drivers
v0x560df01661c0_0 .net "c_in", 0 0, L_0x7fb9c04d92e8;  1 drivers
v0x560df0166280_0 .net "c_out", 0 0, L_0x560df0170ca0;  alias, 1 drivers
v0x560df0166390_0 .net "carries", 2 0, L_0x560df0170a30;  1 drivers
v0x560df0166470_0 .net "sum", 1 0, L_0x560df0170990;  alias, 1 drivers
L_0x560df0170410 .part L_0x560df016fcd0, 0, 1;
L_0x560df0170540 .part L_0x560df0170ef0, 0, 1;
L_0x560df01705e0 .part L_0x560df0170a30, 0, 1;
L_0x560df01706e0 .part L_0x560df016fcd0, 1, 1;
L_0x560df01707e0 .part L_0x560df0170ef0, 1, 1;
L_0x560df01708b0 .part L_0x560df0170a30, 1, 1;
L_0x560df0170990 .concat8 [ 1 1 0 0], v0x560df01652e0_0, v0x560df0165d80_0;
L_0x560df0170a30 .concat8 [ 1 1 1 0], L_0x560df0170be0, v0x560df0165220_0, v0x560df0165cc0_0;
L_0x560df0170ca0 .part L_0x560df0170a30, 2, 1;
S_0x560df01649a0 .scope generate, "ripple_carry[0]" "ripple_carry[0]" 5 23, 5 23 0, S_0x560df0164650;
 .timescale -9 -12;
P_0x560df0164bc0 .param/l "i" 0 5 23, +C4<00>;
S_0x560df0164ca0 .scope module, "ADDER" "adder_1" 5 24, 6 8 0, S_0x560df01649a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
v0x560df0164fb0_0 .net "a", 0 0, L_0x560df0170410;  1 drivers
v0x560df0165090_0 .net "b", 0 0, L_0x560df0170540;  1 drivers
v0x560df0165150_0 .net "c_in", 0 0, L_0x560df01705e0;  1 drivers
v0x560df0165220_0 .var "c_out", 0 0;
v0x560df01652e0_0 .var "sum", 0 0;
E_0x560df0164f30 .event edge, v0x560df0164fb0_0, v0x560df0165090_0, v0x560df0165150_0;
S_0x560df0165490 .scope generate, "ripple_carry[1]" "ripple_carry[1]" 5 23, 5 23 0, S_0x560df0164650;
 .timescale -9 -12;
P_0x560df01656b0 .param/l "i" 0 5 23, +C4<01>;
S_0x560df0165770 .scope module, "ADDER" "adder_1" 5 24, 6 8 0, S_0x560df0165490;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
v0x560df0165a50_0 .net "a", 0 0, L_0x560df01706e0;  1 drivers
v0x560df0165b30_0 .net "b", 0 0, L_0x560df01707e0;  1 drivers
v0x560df0165bf0_0 .net "c_in", 0 0, L_0x560df01708b0;  1 drivers
v0x560df0165cc0_0 .var "c_out", 0 0;
v0x560df0165d80_0 .var "sum", 0 0;
E_0x560df01659d0 .event edge, v0x560df0165a50_0, v0x560df0165b30_0, v0x560df0165bf0_0;
S_0x560df01665f0 .scope module, "ADDER6" "adder_n" 4 29, 5 9 0, S_0x560df012fed0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
P_0x560df01667d0 .param/l "N" 0 5 11, +C4<00000000000000000000000000000010>;
L_0x7fb9c04d9378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x560df0171880 .functor BUFZ 1, L_0x7fb9c04d9378, C4<0>, C4<0>, C4<0>;
v0x560df0167eb0_0 .net *"_ivl_19", 0 0, L_0x560df0171880;  1 drivers
v0x560df0167fb0_0 .net "a", 1 0, L_0x560df0170990;  alias, 1 drivers
v0x560df0168070_0 .net "b", 1 0, L_0x560df0171b90;  1 drivers
v0x560df0168140_0 .net "c_in", 0 0, L_0x7fb9c04d9378;  1 drivers
v0x560df0168200_0 .net "c_out", 0 0, L_0x560df0171940;  alias, 1 drivers
v0x560df0168310_0 .net "carries", 2 0, L_0x560df01716d0;  1 drivers
v0x560df01683f0_0 .net "sum", 1 0, L_0x560df0171630;  alias, 1 drivers
L_0x560df01710a0 .part L_0x560df0170990, 0, 1;
L_0x560df01711d0 .part L_0x560df0171b90, 0, 1;
L_0x560df0171270 .part L_0x560df01716d0, 0, 1;
L_0x560df0171370 .part L_0x560df0170990, 1, 1;
L_0x560df0171470 .part L_0x560df0171b90, 1, 1;
L_0x560df0171540 .part L_0x560df01716d0, 1, 1;
L_0x560df0171630 .concat8 [ 1 1 0 0], v0x560df0167260_0, v0x560df0167d00_0;
L_0x560df01716d0 .concat8 [ 1 1 1 0], L_0x560df0171880, v0x560df01671a0_0, v0x560df0167c40_0;
L_0x560df0171940 .part L_0x560df01716d0, 2, 1;
S_0x560df0166920 .scope generate, "ripple_carry[0]" "ripple_carry[0]" 5 23, 5 23 0, S_0x560df01665f0;
 .timescale -9 -12;
P_0x560df0166b40 .param/l "i" 0 5 23, +C4<00>;
S_0x560df0166c20 .scope module, "ADDER" "adder_1" 5 24, 6 8 0, S_0x560df0166920;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
v0x560df0166f30_0 .net "a", 0 0, L_0x560df01710a0;  1 drivers
v0x560df0167010_0 .net "b", 0 0, L_0x560df01711d0;  1 drivers
v0x560df01670d0_0 .net "c_in", 0 0, L_0x560df0171270;  1 drivers
v0x560df01671a0_0 .var "c_out", 0 0;
v0x560df0167260_0 .var "sum", 0 0;
E_0x560df0166eb0 .event edge, v0x560df0166f30_0, v0x560df0167010_0, v0x560df01670d0_0;
S_0x560df0167410 .scope generate, "ripple_carry[1]" "ripple_carry[1]" 5 23, 5 23 0, S_0x560df01665f0;
 .timescale -9 -12;
P_0x560df0167630 .param/l "i" 0 5 23, +C4<01>;
S_0x560df01676f0 .scope module, "ADDER" "adder_1" 5 24, 6 8 0, S_0x560df0167410;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
v0x560df01679d0_0 .net "a", 0 0, L_0x560df0171370;  1 drivers
v0x560df0167ab0_0 .net "b", 0 0, L_0x560df0171470;  1 drivers
v0x560df0167b70_0 .net "c_in", 0 0, L_0x560df0171540;  1 drivers
v0x560df0167c40_0 .var "c_out", 0 0;
v0x560df0167d00_0 .var "sum", 0 0;
E_0x560df0167950 .event edge, v0x560df01679d0_0, v0x560df0167ab0_0, v0x560df0167b70_0;
S_0x560df0168570 .scope module, "ADDER7" "adder_n" 4 30, 5 9 0, S_0x560df012fed0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
P_0x560df0168750 .param/l "N" 0 5 11, +C4<00000000000000000000000000000010>;
L_0x7fb9c04d9408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x560df0170fe0 .functor BUFZ 1, L_0x7fb9c04d9408, C4<0>, C4<0>, C4<0>;
v0x560df0169e30_0 .net *"_ivl_19", 0 0, L_0x560df0170fe0;  1 drivers
v0x560df0169f30_0 .net "a", 1 0, L_0x560df0171630;  alias, 1 drivers
v0x560df0169ff0_0 .net "b", 1 0, L_0x560df0172760;  1 drivers
v0x560df016a0c0_0 .net "c_in", 0 0, L_0x7fb9c04d9408;  1 drivers
v0x560df016a180_0 .net "c_out", 0 0, L_0x560df0172510;  alias, 1 drivers
v0x560df016a290_0 .net "carries", 2 0, L_0x560df0172340;  1 drivers
v0x560df016a370_0 .net "sum", 1 0, L_0x560df0172250;  alias, 1 drivers
L_0x560df0171d50 .part L_0x560df0171630, 0, 1;
L_0x560df0171df0 .part L_0x560df0172760, 0, 1;
L_0x560df0171e90 .part L_0x560df0172340, 0, 1;
L_0x560df0171f90 .part L_0x560df0171630, 1, 1;
L_0x560df0172090 .part L_0x560df0172760, 1, 1;
L_0x560df0172160 .part L_0x560df0172340, 1, 1;
L_0x560df0172250 .concat8 [ 1 1 0 0], v0x560df01691e0_0, v0x560df0169c80_0;
L_0x560df0172340 .concat8 [ 1 1 1 0], L_0x560df0170fe0, v0x560df0169120_0, v0x560df0169bc0_0;
L_0x560df0172510 .part L_0x560df0172340, 2, 1;
S_0x560df01688a0 .scope generate, "ripple_carry[0]" "ripple_carry[0]" 5 23, 5 23 0, S_0x560df0168570;
 .timescale -9 -12;
P_0x560df0168ac0 .param/l "i" 0 5 23, +C4<00>;
S_0x560df0168ba0 .scope module, "ADDER" "adder_1" 5 24, 6 8 0, S_0x560df01688a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
v0x560df0168eb0_0 .net "a", 0 0, L_0x560df0171d50;  1 drivers
v0x560df0168f90_0 .net "b", 0 0, L_0x560df0171df0;  1 drivers
v0x560df0169050_0 .net "c_in", 0 0, L_0x560df0171e90;  1 drivers
v0x560df0169120_0 .var "c_out", 0 0;
v0x560df01691e0_0 .var "sum", 0 0;
E_0x560df0168e30 .event edge, v0x560df0168eb0_0, v0x560df0168f90_0, v0x560df0169050_0;
S_0x560df0169390 .scope generate, "ripple_carry[1]" "ripple_carry[1]" 5 23, 5 23 0, S_0x560df0168570;
 .timescale -9 -12;
P_0x560df01695b0 .param/l "i" 0 5 23, +C4<01>;
S_0x560df0169670 .scope module, "ADDER" "adder_1" 5 24, 6 8 0, S_0x560df0169390;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
v0x560df0169950_0 .net "a", 0 0, L_0x560df0171f90;  1 drivers
v0x560df0169a30_0 .net "b", 0 0, L_0x560df0172090;  1 drivers
v0x560df0169af0_0 .net "c_in", 0 0, L_0x560df0172160;  1 drivers
v0x560df0169bc0_0 .var "c_out", 0 0;
v0x560df0169c80_0 .var "sum", 0 0;
E_0x560df01698d0 .event edge, v0x560df0169950_0, v0x560df0169a30_0, v0x560df0169af0_0;
    .scope S_0x560df015cf80;
T_0 ;
Ewait_0 .event/or E_0x560df0147dd0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x560df015d1a0_0;
    %inv;
    %load/vec4 v0x560df015d280_0;
    %inv;
    %and;
    %load/vec4 v0x560df015d340_0;
    %and;
    %load/vec4 v0x560df015d1a0_0;
    %inv;
    %load/vec4 v0x560df015d280_0;
    %and;
    %load/vec4 v0x560df015d340_0;
    %inv;
    %and;
    %or;
    %load/vec4 v0x560df015d1a0_0;
    %load/vec4 v0x560df015d280_0;
    %inv;
    %and;
    %load/vec4 v0x560df015d340_0;
    %inv;
    %and;
    %or;
    %load/vec4 v0x560df015d1a0_0;
    %load/vec4 v0x560df015d280_0;
    %and;
    %load/vec4 v0x560df015d340_0;
    %and;
    %or;
    %store/vec4 v0x560df015d4a0_0, 0, 1;
    %load/vec4 v0x560df015d1a0_0;
    %load/vec4 v0x560df015d280_0;
    %xor;
    %load/vec4 v0x560df015d340_0;
    %and;
    %load/vec4 v0x560df015d1a0_0;
    %load/vec4 v0x560df015d280_0;
    %and;
    %or;
    %store/vec4 v0x560df015d3e0_0, 0, 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x560df015d930;
T_1 ;
Ewait_1 .event/or E_0x560df015db90, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0x560df015dc10_0;
    %inv;
    %load/vec4 v0x560df015dcf0_0;
    %inv;
    %and;
    %load/vec4 v0x560df015ddb0_0;
    %and;
    %load/vec4 v0x560df015dc10_0;
    %inv;
    %load/vec4 v0x560df015dcf0_0;
    %and;
    %load/vec4 v0x560df015ddb0_0;
    %inv;
    %and;
    %or;
    %load/vec4 v0x560df015dc10_0;
    %load/vec4 v0x560df015dcf0_0;
    %inv;
    %and;
    %load/vec4 v0x560df015ddb0_0;
    %inv;
    %and;
    %or;
    %load/vec4 v0x560df015dc10_0;
    %load/vec4 v0x560df015dcf0_0;
    %and;
    %load/vec4 v0x560df015ddb0_0;
    %and;
    %or;
    %store/vec4 v0x560df015df40_0, 0, 1;
    %load/vec4 v0x560df015dc10_0;
    %load/vec4 v0x560df015dcf0_0;
    %xor;
    %load/vec4 v0x560df015ddb0_0;
    %and;
    %load/vec4 v0x560df015dc10_0;
    %load/vec4 v0x560df015dcf0_0;
    %and;
    %or;
    %store/vec4 v0x560df015de80_0, 0, 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x560df015edf0;
T_2 ;
Ewait_2 .event/or E_0x560df015f080, E_0x0;
    %wait Ewait_2;
    %load/vec4 v0x560df015f100_0;
    %inv;
    %load/vec4 v0x560df015f1e0_0;
    %inv;
    %and;
    %load/vec4 v0x560df015f2a0_0;
    %and;
    %load/vec4 v0x560df015f100_0;
    %inv;
    %load/vec4 v0x560df015f1e0_0;
    %and;
    %load/vec4 v0x560df015f2a0_0;
    %inv;
    %and;
    %or;
    %load/vec4 v0x560df015f100_0;
    %load/vec4 v0x560df015f1e0_0;
    %inv;
    %and;
    %load/vec4 v0x560df015f2a0_0;
    %inv;
    %and;
    %or;
    %load/vec4 v0x560df015f100_0;
    %load/vec4 v0x560df015f1e0_0;
    %and;
    %load/vec4 v0x560df015f2a0_0;
    %and;
    %or;
    %store/vec4 v0x560df015f430_0, 0, 1;
    %load/vec4 v0x560df015f100_0;
    %load/vec4 v0x560df015f1e0_0;
    %xor;
    %load/vec4 v0x560df015f2a0_0;
    %and;
    %load/vec4 v0x560df015f100_0;
    %load/vec4 v0x560df015f1e0_0;
    %and;
    %or;
    %store/vec4 v0x560df015f370_0, 0, 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x560df015f8c0;
T_3 ;
Ewait_3 .event/or E_0x560df015fb20, E_0x0;
    %wait Ewait_3;
    %load/vec4 v0x560df015fba0_0;
    %inv;
    %load/vec4 v0x560df015fc80_0;
    %inv;
    %and;
    %load/vec4 v0x560df015fd40_0;
    %and;
    %load/vec4 v0x560df015fba0_0;
    %inv;
    %load/vec4 v0x560df015fc80_0;
    %and;
    %load/vec4 v0x560df015fd40_0;
    %inv;
    %and;
    %or;
    %load/vec4 v0x560df015fba0_0;
    %load/vec4 v0x560df015fc80_0;
    %inv;
    %and;
    %load/vec4 v0x560df015fd40_0;
    %inv;
    %and;
    %or;
    %load/vec4 v0x560df015fba0_0;
    %load/vec4 v0x560df015fc80_0;
    %and;
    %load/vec4 v0x560df015fd40_0;
    %and;
    %or;
    %store/vec4 v0x560df015fed0_0, 0, 1;
    %load/vec4 v0x560df015fba0_0;
    %load/vec4 v0x560df015fc80_0;
    %xor;
    %load/vec4 v0x560df015fd40_0;
    %and;
    %load/vec4 v0x560df015fba0_0;
    %load/vec4 v0x560df015fc80_0;
    %and;
    %or;
    %store/vec4 v0x560df015fe10_0, 0, 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x560df0160d80;
T_4 ;
Ewait_4 .event/or E_0x560df0161010, E_0x0;
    %wait Ewait_4;
    %load/vec4 v0x560df0161090_0;
    %inv;
    %load/vec4 v0x560df0161170_0;
    %inv;
    %and;
    %load/vec4 v0x560df0161230_0;
    %and;
    %load/vec4 v0x560df0161090_0;
    %inv;
    %load/vec4 v0x560df0161170_0;
    %and;
    %load/vec4 v0x560df0161230_0;
    %inv;
    %and;
    %or;
    %load/vec4 v0x560df0161090_0;
    %load/vec4 v0x560df0161170_0;
    %inv;
    %and;
    %load/vec4 v0x560df0161230_0;
    %inv;
    %and;
    %or;
    %load/vec4 v0x560df0161090_0;
    %load/vec4 v0x560df0161170_0;
    %and;
    %load/vec4 v0x560df0161230_0;
    %and;
    %or;
    %store/vec4 v0x560df01613c0_0, 0, 1;
    %load/vec4 v0x560df0161090_0;
    %load/vec4 v0x560df0161170_0;
    %xor;
    %load/vec4 v0x560df0161230_0;
    %and;
    %load/vec4 v0x560df0161090_0;
    %load/vec4 v0x560df0161170_0;
    %and;
    %or;
    %store/vec4 v0x560df0161300_0, 0, 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x560df0161850;
T_5 ;
Ewait_5 .event/or E_0x560df0161ab0, E_0x0;
    %wait Ewait_5;
    %load/vec4 v0x560df0161b30_0;
    %inv;
    %load/vec4 v0x560df0161c10_0;
    %inv;
    %and;
    %load/vec4 v0x560df0161cd0_0;
    %and;
    %load/vec4 v0x560df0161b30_0;
    %inv;
    %load/vec4 v0x560df0161c10_0;
    %and;
    %load/vec4 v0x560df0161cd0_0;
    %inv;
    %and;
    %or;
    %load/vec4 v0x560df0161b30_0;
    %load/vec4 v0x560df0161c10_0;
    %inv;
    %and;
    %load/vec4 v0x560df0161cd0_0;
    %inv;
    %and;
    %or;
    %load/vec4 v0x560df0161b30_0;
    %load/vec4 v0x560df0161c10_0;
    %and;
    %load/vec4 v0x560df0161cd0_0;
    %and;
    %or;
    %store/vec4 v0x560df0161e60_0, 0, 1;
    %load/vec4 v0x560df0161b30_0;
    %load/vec4 v0x560df0161c10_0;
    %xor;
    %load/vec4 v0x560df0161cd0_0;
    %and;
    %load/vec4 v0x560df0161b30_0;
    %load/vec4 v0x560df0161c10_0;
    %and;
    %or;
    %store/vec4 v0x560df0161da0_0, 0, 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x560df0162d00;
T_6 ;
Ewait_6 .event/or E_0x560df0162f90, E_0x0;
    %wait Ewait_6;
    %load/vec4 v0x560df0163010_0;
    %inv;
    %load/vec4 v0x560df01630f0_0;
    %inv;
    %and;
    %load/vec4 v0x560df01631b0_0;
    %and;
    %load/vec4 v0x560df0163010_0;
    %inv;
    %load/vec4 v0x560df01630f0_0;
    %and;
    %load/vec4 v0x560df01631b0_0;
    %inv;
    %and;
    %or;
    %load/vec4 v0x560df0163010_0;
    %load/vec4 v0x560df01630f0_0;
    %inv;
    %and;
    %load/vec4 v0x560df01631b0_0;
    %inv;
    %and;
    %or;
    %load/vec4 v0x560df0163010_0;
    %load/vec4 v0x560df01630f0_0;
    %and;
    %load/vec4 v0x560df01631b0_0;
    %and;
    %or;
    %store/vec4 v0x560df0163340_0, 0, 1;
    %load/vec4 v0x560df0163010_0;
    %load/vec4 v0x560df01630f0_0;
    %xor;
    %load/vec4 v0x560df01631b0_0;
    %and;
    %load/vec4 v0x560df0163010_0;
    %load/vec4 v0x560df01630f0_0;
    %and;
    %or;
    %store/vec4 v0x560df0163280_0, 0, 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x560df01637d0;
T_7 ;
Ewait_7 .event/or E_0x560df0163a30, E_0x0;
    %wait Ewait_7;
    %load/vec4 v0x560df0163ab0_0;
    %inv;
    %load/vec4 v0x560df0163b90_0;
    %inv;
    %and;
    %load/vec4 v0x560df0163c50_0;
    %and;
    %load/vec4 v0x560df0163ab0_0;
    %inv;
    %load/vec4 v0x560df0163b90_0;
    %and;
    %load/vec4 v0x560df0163c50_0;
    %inv;
    %and;
    %or;
    %load/vec4 v0x560df0163ab0_0;
    %load/vec4 v0x560df0163b90_0;
    %inv;
    %and;
    %load/vec4 v0x560df0163c50_0;
    %inv;
    %and;
    %or;
    %load/vec4 v0x560df0163ab0_0;
    %load/vec4 v0x560df0163b90_0;
    %and;
    %load/vec4 v0x560df0163c50_0;
    %and;
    %or;
    %store/vec4 v0x560df0163de0_0, 0, 1;
    %load/vec4 v0x560df0163ab0_0;
    %load/vec4 v0x560df0163b90_0;
    %xor;
    %load/vec4 v0x560df0163c50_0;
    %and;
    %load/vec4 v0x560df0163ab0_0;
    %load/vec4 v0x560df0163b90_0;
    %and;
    %or;
    %store/vec4 v0x560df0163d20_0, 0, 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x560df0164ca0;
T_8 ;
Ewait_8 .event/or E_0x560df0164f30, E_0x0;
    %wait Ewait_8;
    %load/vec4 v0x560df0164fb0_0;
    %inv;
    %load/vec4 v0x560df0165090_0;
    %inv;
    %and;
    %load/vec4 v0x560df0165150_0;
    %and;
    %load/vec4 v0x560df0164fb0_0;
    %inv;
    %load/vec4 v0x560df0165090_0;
    %and;
    %load/vec4 v0x560df0165150_0;
    %inv;
    %and;
    %or;
    %load/vec4 v0x560df0164fb0_0;
    %load/vec4 v0x560df0165090_0;
    %inv;
    %and;
    %load/vec4 v0x560df0165150_0;
    %inv;
    %and;
    %or;
    %load/vec4 v0x560df0164fb0_0;
    %load/vec4 v0x560df0165090_0;
    %and;
    %load/vec4 v0x560df0165150_0;
    %and;
    %or;
    %store/vec4 v0x560df01652e0_0, 0, 1;
    %load/vec4 v0x560df0164fb0_0;
    %load/vec4 v0x560df0165090_0;
    %xor;
    %load/vec4 v0x560df0165150_0;
    %and;
    %load/vec4 v0x560df0164fb0_0;
    %load/vec4 v0x560df0165090_0;
    %and;
    %or;
    %store/vec4 v0x560df0165220_0, 0, 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x560df0165770;
T_9 ;
Ewait_9 .event/or E_0x560df01659d0, E_0x0;
    %wait Ewait_9;
    %load/vec4 v0x560df0165a50_0;
    %inv;
    %load/vec4 v0x560df0165b30_0;
    %inv;
    %and;
    %load/vec4 v0x560df0165bf0_0;
    %and;
    %load/vec4 v0x560df0165a50_0;
    %inv;
    %load/vec4 v0x560df0165b30_0;
    %and;
    %load/vec4 v0x560df0165bf0_0;
    %inv;
    %and;
    %or;
    %load/vec4 v0x560df0165a50_0;
    %load/vec4 v0x560df0165b30_0;
    %inv;
    %and;
    %load/vec4 v0x560df0165bf0_0;
    %inv;
    %and;
    %or;
    %load/vec4 v0x560df0165a50_0;
    %load/vec4 v0x560df0165b30_0;
    %and;
    %load/vec4 v0x560df0165bf0_0;
    %and;
    %or;
    %store/vec4 v0x560df0165d80_0, 0, 1;
    %load/vec4 v0x560df0165a50_0;
    %load/vec4 v0x560df0165b30_0;
    %xor;
    %load/vec4 v0x560df0165bf0_0;
    %and;
    %load/vec4 v0x560df0165a50_0;
    %load/vec4 v0x560df0165b30_0;
    %and;
    %or;
    %store/vec4 v0x560df0165cc0_0, 0, 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x560df0166c20;
T_10 ;
Ewait_10 .event/or E_0x560df0166eb0, E_0x0;
    %wait Ewait_10;
    %load/vec4 v0x560df0166f30_0;
    %inv;
    %load/vec4 v0x560df0167010_0;
    %inv;
    %and;
    %load/vec4 v0x560df01670d0_0;
    %and;
    %load/vec4 v0x560df0166f30_0;
    %inv;
    %load/vec4 v0x560df0167010_0;
    %and;
    %load/vec4 v0x560df01670d0_0;
    %inv;
    %and;
    %or;
    %load/vec4 v0x560df0166f30_0;
    %load/vec4 v0x560df0167010_0;
    %inv;
    %and;
    %load/vec4 v0x560df01670d0_0;
    %inv;
    %and;
    %or;
    %load/vec4 v0x560df0166f30_0;
    %load/vec4 v0x560df0167010_0;
    %and;
    %load/vec4 v0x560df01670d0_0;
    %and;
    %or;
    %store/vec4 v0x560df0167260_0, 0, 1;
    %load/vec4 v0x560df0166f30_0;
    %load/vec4 v0x560df0167010_0;
    %xor;
    %load/vec4 v0x560df01670d0_0;
    %and;
    %load/vec4 v0x560df0166f30_0;
    %load/vec4 v0x560df0167010_0;
    %and;
    %or;
    %store/vec4 v0x560df01671a0_0, 0, 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x560df01676f0;
T_11 ;
Ewait_11 .event/or E_0x560df0167950, E_0x0;
    %wait Ewait_11;
    %load/vec4 v0x560df01679d0_0;
    %inv;
    %load/vec4 v0x560df0167ab0_0;
    %inv;
    %and;
    %load/vec4 v0x560df0167b70_0;
    %and;
    %load/vec4 v0x560df01679d0_0;
    %inv;
    %load/vec4 v0x560df0167ab0_0;
    %and;
    %load/vec4 v0x560df0167b70_0;
    %inv;
    %and;
    %or;
    %load/vec4 v0x560df01679d0_0;
    %load/vec4 v0x560df0167ab0_0;
    %inv;
    %and;
    %load/vec4 v0x560df0167b70_0;
    %inv;
    %and;
    %or;
    %load/vec4 v0x560df01679d0_0;
    %load/vec4 v0x560df0167ab0_0;
    %and;
    %load/vec4 v0x560df0167b70_0;
    %and;
    %or;
    %store/vec4 v0x560df0167d00_0, 0, 1;
    %load/vec4 v0x560df01679d0_0;
    %load/vec4 v0x560df0167ab0_0;
    %xor;
    %load/vec4 v0x560df0167b70_0;
    %and;
    %load/vec4 v0x560df01679d0_0;
    %load/vec4 v0x560df0167ab0_0;
    %and;
    %or;
    %store/vec4 v0x560df0167c40_0, 0, 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x560df0168ba0;
T_12 ;
Ewait_12 .event/or E_0x560df0168e30, E_0x0;
    %wait Ewait_12;
    %load/vec4 v0x560df0168eb0_0;
    %inv;
    %load/vec4 v0x560df0168f90_0;
    %inv;
    %and;
    %load/vec4 v0x560df0169050_0;
    %and;
    %load/vec4 v0x560df0168eb0_0;
    %inv;
    %load/vec4 v0x560df0168f90_0;
    %and;
    %load/vec4 v0x560df0169050_0;
    %inv;
    %and;
    %or;
    %load/vec4 v0x560df0168eb0_0;
    %load/vec4 v0x560df0168f90_0;
    %inv;
    %and;
    %load/vec4 v0x560df0169050_0;
    %inv;
    %and;
    %or;
    %load/vec4 v0x560df0168eb0_0;
    %load/vec4 v0x560df0168f90_0;
    %and;
    %load/vec4 v0x560df0169050_0;
    %and;
    %or;
    %store/vec4 v0x560df01691e0_0, 0, 1;
    %load/vec4 v0x560df0168eb0_0;
    %load/vec4 v0x560df0168f90_0;
    %xor;
    %load/vec4 v0x560df0169050_0;
    %and;
    %load/vec4 v0x560df0168eb0_0;
    %load/vec4 v0x560df0168f90_0;
    %and;
    %or;
    %store/vec4 v0x560df0169120_0, 0, 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x560df0169670;
T_13 ;
Ewait_13 .event/or E_0x560df01698d0, E_0x0;
    %wait Ewait_13;
    %load/vec4 v0x560df0169950_0;
    %inv;
    %load/vec4 v0x560df0169a30_0;
    %inv;
    %and;
    %load/vec4 v0x560df0169af0_0;
    %and;
    %load/vec4 v0x560df0169950_0;
    %inv;
    %load/vec4 v0x560df0169a30_0;
    %and;
    %load/vec4 v0x560df0169af0_0;
    %inv;
    %and;
    %or;
    %load/vec4 v0x560df0169950_0;
    %load/vec4 v0x560df0169a30_0;
    %inv;
    %and;
    %load/vec4 v0x560df0169af0_0;
    %inv;
    %and;
    %or;
    %load/vec4 v0x560df0169950_0;
    %load/vec4 v0x560df0169a30_0;
    %and;
    %load/vec4 v0x560df0169af0_0;
    %and;
    %or;
    %store/vec4 v0x560df0169c80_0, 0, 1;
    %load/vec4 v0x560df0169950_0;
    %load/vec4 v0x560df0169a30_0;
    %xor;
    %load/vec4 v0x560df0169af0_0;
    %and;
    %load/vec4 v0x560df0169950_0;
    %load/vec4 v0x560df0169a30_0;
    %and;
    %or;
    %store/vec4 v0x560df0169bc0_0, 0, 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x560df012fed0;
T_14 ;
Ewait_14 .event/or E_0x560df0147d90, E_0x0;
    %wait Ewait_14;
    %load/vec4 v0x560df016b340_0;
    %load/vec4 v0x560df016b3e0_0;
    %or;
    %load/vec4 v0x560df016b4b0_0;
    %or;
    %load/vec4 v0x560df016b580_0;
    %or;
    %load/vec4 v0x560df016b650_0;
    %or;
    %load/vec4 v0x560df016b720_0;
    %or;
    %load/vec4 v0x560df016b7f0_0;
    %or;
    %store/vec4 v0x560df016b8c0_0, 0, 1;
    %load/vec4 v0x560df016bb40_0;
    %inv;
    %load/vec4 v0x560df016c560_0;
    %load/vec4 v0x560df016c620_0;
    %pad/u 4;
    %pushi/vec4 2, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x560df016c620_0;
    %pad/u 4;
    %pushi/vec4 3, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %load/vec4 v0x560df016b8c0_0;
    %inv;
    %and;
    %load/vec4 v0x560df016c560_0;
    %inv;
    %load/vec4 v0x560df016c620_0;
    %pad/u 4;
    %pushi/vec4 3, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x560df016b8c0_0;
    %inv;
    %and;
    %or;
    %and;
    %store/vec4 v0x560df016c4a0_0, 0, 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x560df012fed0;
T_15 ;
    %wait E_0x560df0109b50;
    %load/vec4 v0x560df016c4a0_0;
    %assign/vec4 v0x560df016c560_0, 0;
    %jmp T_15;
    .thread T_15;
    .scope S_0x560df011efb0;
T_16 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560df016c9e0_0, 0, 32;
    %end;
    .thread T_16, $init;
    .scope S_0x560df011efb0;
T_17 ;
    %delay 5000, 0;
    %load/vec4 v0x560df016c7e0_0;
    %inv;
    %store/vec4 v0x560df016c7e0_0, 0, 1;
    %jmp T_17;
    .thread T_17;
    .scope S_0x560df011efb0;
T_18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560df016c7e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560df016cc70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560df016c940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560df016cd10_0, 0, 1;
    %vpi_call/w 3 37 "$dumpfile", "conway_cell.fst" {0 0 0};
    %vpi_call/w 3 38 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x560df012fed0 {0 0 0};
    %pushi/vec4 2, 0, 32;
T_18.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_18.1, 5;
    %jmp/1 T_18.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x560df0109b50;
    %jmp T_18.0;
T_18.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560df016cc70_0, 0, 1;
    %vpi_call/w 3 44 "$display", "neighbors : d : q" {0 0 0};
    %fork t_1, S_0x560df0124a10;
    %jmp t_0;
    .scope S_0x560df0124a10;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560df0142330_0, 0, 32;
T_18.2 ;
    %load/vec4 v0x560df0142330_0;
    %cmpi/s 255, 0, 32;
    %jmp/0xz T_18.3, 5;
    %wait E_0x560df00e30a0;
    %load/vec4 v0x560df0142330_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x560df016cbb0_0, 0, 8;
    %wait E_0x560df0109b50;
    %vpi_call/w 3 50 "$display", "%b : %b: %b", v0x560df016cbb0_0, v0x560df016cdb0_0, v0x560df016ce50_0 {0 0 0};
    %load/vec4 v0x560df0142330_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x560df0142330_0, 0, 32;
    %jmp T_18.2;
T_18.3 ;
    %end;
    .scope S_0x560df011efb0;
t_0 %join;
    %delay 10000, 0;
    %load/vec4 v0x560df016c9e0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_18.4, 5;
    %vpi_call/w 3 55 "$display", "FAIL: Had %d errros.", v0x560df016c9e0_0 {0 0 0};
    %jmp T_18.5;
T_18.4 ;
    %vpi_call/w 3 56 "$display", "Test finished successfully!" {0 0 0};
T_18.5 ;
    %vpi_call/w 3 57 "$finish" {0 0 0};
    %end;
    .thread T_18;
    .scope S_0x560df011efb0;
T_19 ;
    %wait E_0x560df0109cb0;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x560df016ca80_0, 0, 4;
    %fork t_3, S_0x560df012a470;
    %jmp t_2;
    .scope S_0x560df012a470;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560df0140dd0_0, 0, 32;
T_19.0 ;
    %load/vec4 v0x560df0140dd0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_19.1, 5;
    %load/vec4 v0x560df016ca80_0;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v0x560df016cbb0_0;
    %load/vec4 v0x560df0140dd0_0;
    %part/s 1;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x560df016ca80_0, 0, 4;
    %load/vec4 v0x560df0140dd0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x560df0140dd0_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .scope S_0x560df011efb0;
t_2 %join;
    %load/vec4 v0x560df016ce50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x560df016ca80_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_19.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_19.5, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560df016c8a0_0, 0, 1;
    %jmp T_19.7;
T_19.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560df016c8a0_0, 0, 1;
    %jmp T_19.7;
T_19.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560df016c8a0_0, 0, 1;
    %jmp T_19.7;
T_19.7 ;
    %pop/vec4 1;
    %jmp T_19.3;
T_19.2 ;
    %load/vec4 v0x560df016ca80_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_19.8, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560df016c8a0_0, 0, 1;
    %jmp T_19.9;
T_19.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560df016c8a0_0, 0, 1;
T_19.9 ;
T_19.3 ;
    %load/vec4 v0x560df016cdb0_0;
    %load/vec4 v0x560df016c8a0_0;
    %cmp/ne;
    %jmp/0xz  T_19.10, 6;
    %vpi_call/w 3 82 "$display", "@%t: ERROR: living_neighbors = %d, state_d should be %b, is %b", $time, v0x560df016ca80_0, v0x560df016c8a0_0, v0x560df016cdb0_0 {0 0 0};
    %load/vec4 v0x560df016c9e0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x560df016c9e0_0, 0, 32;
T_19.10 ;
    %jmp T_19;
    .thread T_19, $push;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "-";
    "tests/test_conway_cell.sv";
    "hdl/conway_cell.sv";
    "hdl/adder_n.sv";
    "hdl/adder_1.sv";
