{
  "constraints__clocks__count": 1,
  "constraints__clocks__details": [
    "core_clock: 310.0000"
  ],
  "cts__clock__skew__hold": -4.1545,
  "cts__clock__skew__hold__post_repair": -4.2452,
  "cts__clock__skew__hold__pre_repair": -4.2452,
  "cts__clock__skew__setup": 3.1386,
  "cts__clock__skew__setup__post_repair": 3.0661,
  "cts__clock__skew__setup__pre_repair": 3.0661,
  "cts__design__instance__area": 436.9559,
  "cts__design__instance__area__macros": 0.0,
  "cts__design__instance__area__macros__post_repair": 0.0,
  "cts__design__instance__area__macros__pre_repair": 0.0,
  "cts__design__instance__area__post_repair": 429.7951,
  "cts__design__instance__area__pre_repair": 429.7951,
  "cts__design__instance__area__stdcell": 436.9559,
  "cts__design__instance__area__stdcell__post_repair": 429.7951,
  "cts__design__instance__area__stdcell__pre_repair": 429.7951,
  "cts__design__instance__count": 789,
  "cts__design__instance__count__hold_buffer": 0,
  "cts__design__instance__count__macros": 0,
  "cts__design__instance__count__macros__post_repair": 0,
  "cts__design__instance__count__macros__pre_repair": 0,
  "cts__design__instance__count__post_repair": 783,
  "cts__design__instance__count__pre_repair": 783,
  "cts__design__instance__count__setup_buffer": 6.0,
  "cts__design__instance__count__stdcell": 789,
  "cts__design__instance__count__stdcell__post_repair": 783,
  "cts__design__instance__count__stdcell__pre_repair": 783,
  "cts__design__instance__displacement__max": 1.093,
  "cts__design__instance__displacement__mean": 0.0055,
  "cts__design__instance__displacement__total": 4.6965,
  "cts__design__instance__utilization": 0.0687,
  "cts__design__instance__utilization__post_repair": 0.0676,
  "cts__design__instance__utilization__pre_repair": 0.0676,
  "cts__design__instance__utilization__stdcell": 0.0687,
  "cts__design__instance__utilization__stdcell__post_repair": 0.0676,
  "cts__design__instance__utilization__stdcell__pre_repair": 0.0676,
  "cts__design__io": 54,
  "cts__design__io__post_repair": 54,
  "cts__design__io__pre_repair": 54,
  "cts__design__violations": 0,
  "cts__power__internal__total": 0.0006,
  "cts__power__internal__total__post_repair": 0.0006,
  "cts__power__internal__total__pre_repair": 0.0006,
  "cts__power__leakage__total": 0.0,
  "cts__power__leakage__total__post_repair": 0.0,
  "cts__power__leakage__total__pre_repair": 0.0,
  "cts__power__switching__total": 0.0003,
  "cts__power__switching__total__post_repair": 0.0003,
  "cts__power__switching__total__pre_repair": 0.0003,
  "cts__power__total": 0.0009,
  "cts__power__total__post_repair": 0.0009,
  "cts__power__total__pre_repair": 0.0009,
  "cts__route__wirelength__estimated": 3229.088,
  "cts__timing__drv__hold_violation_count": 0,
  "cts__timing__drv__hold_violation_count__post_repair": 0,
  "cts__timing__drv__hold_violation_count__pre_repair": 0,
  "cts__timing__drv__max_cap": 0,
  "cts__timing__drv__max_cap__post_repair": 0,
  "cts__timing__drv__max_cap__pre_repair": 0,
  "cts__timing__drv__max_cap_limit": 0.8996,
  "cts__timing__drv__max_cap_limit__post_repair": 0.8986,
  "cts__timing__drv__max_cap_limit__pre_repair": 0.8986,
  "cts__timing__drv__max_fanout": 0,
  "cts__timing__drv__max_fanout__post_repair": 0,
  "cts__timing__drv__max_fanout__pre_repair": 0,
  "cts__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "cts__timing__drv__max_fanout_limit__post_repair": 1.0000000150474662e+30,
  "cts__timing__drv__max_fanout_limit__pre_repair": 1.0000000150474662e+30,
  "cts__timing__drv__max_slew": 0,
  "cts__timing__drv__max_slew__post_repair": 0,
  "cts__timing__drv__max_slew__pre_repair": 0,
  "cts__timing__drv__max_slew_limit": 0.9349,
  "cts__timing__drv__max_slew_limit__post_repair": 0.9352,
  "cts__timing__drv__max_slew_limit__pre_repair": 0.9352,
  "cts__timing__drv__setup_violation_count": 1,
  "cts__timing__drv__setup_violation_count__post_repair": 1,
  "cts__timing__drv__setup_violation_count__pre_repair": 1,
  "cts__timing__setup__tns": -24.52,
  "cts__timing__setup__tns__post_repair": -256.85,
  "cts__timing__setup__tns__pre_repair": -256.85,
  "cts__timing__setup__ws": -10.81,
  "cts__timing__setup__ws__post_repair": -71.55,
  "cts__timing__setup__ws__pre_repair": -71.55,
  "detailedplace__cpu__total": 3.76,
  "detailedplace__design__instance__area": 426.892,
  "detailedplace__design__instance__area__macros": 0.0,
  "detailedplace__design__instance__area__stdcell": 426.892,
  "detailedplace__design__instance__count": 778,
  "detailedplace__design__instance__count__macros": 0,
  "detailedplace__design__instance__count__stdcell": 778,
  "detailedplace__design__instance__displacement__max": 2.808,
  "detailedplace__design__instance__displacement__mean": 0.2095,
  "detailedplace__design__instance__displacement__total": 163.0935,
  "detailedplace__design__instance__utilization": 0.0672,
  "detailedplace__design__instance__utilization__stdcell": 0.0672,
  "detailedplace__design__io": 54,
  "detailedplace__design__violations": 0,
  "detailedplace__mem__peak": 342532.0,
  "detailedplace__power__internal__total": 0.0005,
  "detailedplace__power__leakage__total": 0.0,
  "detailedplace__power__switching__total": 0.0002,
  "detailedplace__power__total": 0.0006,
  "detailedplace__route__wirelength__estimated": 3208.716,
  "detailedplace__runtime__total": "0:04.13",
  "detailedplace__timing__drv__hold_violation_count": 0,
  "detailedplace__timing__drv__max_cap": 0,
  "detailedplace__timing__drv__max_cap_limit": 0.8986,
  "detailedplace__timing__drv__max_fanout": 0,
  "detailedplace__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "detailedplace__timing__drv__max_slew": 0,
  "detailedplace__timing__drv__max_slew_limit": 0.7271,
  "detailedplace__timing__drv__setup_violation_count": 1,
  "detailedplace__timing__setup__tns": -62.24,
  "detailedplace__timing__setup__ws": -35.57,
  "detailedroute__route__drc_errors": 0,
  "detailedroute__route__drc_errors__iter:1": 331,
  "detailedroute__route__drc_errors__iter:2": 81,
  "detailedroute__route__drc_errors__iter:3": 41,
  "detailedroute__route__drc_errors__iter:4": 0,
  "detailedroute__route__net": 365,
  "detailedroute__route__net__special": 2,
  "detailedroute__route__vias": 2611,
  "detailedroute__route__vias__multicut": 0,
  "detailedroute__route__vias__singlecut": 2611,
  "detailedroute__route__wirelength": 3593,
  "detailedroute__route__wirelength__iter:1": 3630,
  "detailedroute__route__wirelength__iter:2": 3607,
  "detailedroute__route__wirelength__iter:3": 3593,
  "detailedroute__route__wirelength__iter:4": 3593,
  "finish__clock__skew__hold": -3.4515,
  "finish__clock__skew__setup": 3.7545,
  "finish__cpu__total": 5.29,
  "finish__design__instance__area": 436.9559,
  "finish__design__instance__area__macros": 0.0,
  "finish__design__instance__area__stdcell": 436.9559,
  "finish__design__instance__count": 789,
  "finish__design__instance__count__macros": 0,
  "finish__design__instance__count__stdcell": 789,
  "finish__design__instance__utilization": 0.0687,
  "finish__design__instance__utilization__stdcell": 0.0687,
  "finish__design__io": 54,
  "finish__mem__peak": 446544.0,
  "finish__power__internal__total": 0.0006,
  "finish__power__leakage__total": 0.0,
  "finish__power__switching__total": 0.0003,
  "finish__power__total": 0.0009,
  "finish__runtime__total": "0:06.09",
  "finish__timing__drv__hold_violation_count": 1.0,
  "finish__timing__drv__max_cap": 0,
  "finish__timing__drv__max_cap_limit": 0.9159,
  "finish__timing__drv__max_fanout": 0,
  "finish__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "finish__timing__drv__max_slew": 0,
  "finish__timing__drv__max_slew_limit": 0.9384,
  "finish__timing__drv__setup_violation_count": 0.0,
  "finish__timing__setup__tns": -2.26,
  "finish__timing__setup__ws": -2.26,
  "finish__timing__wns_percent_delay": -0.903536,
  "floorplan__cpu__total": 3.6,
  "floorplan__design__instance__area": 89.3652,
  "floorplan__design__instance__area__macros": 0.0,
  "floorplan__design__instance__area__stdcell": 89.3652,
  "floorplan__design__instance__count": 265,
  "floorplan__design__instance__count__macros": 0,
  "floorplan__design__instance__count__stdcell": 265,
  "floorplan__design__instance__utilization": 0.0141,
  "floorplan__design__instance__utilization__stdcell": 0.0141,
  "floorplan__design__io": 54,
  "floorplan__mem__peak": 325828.0,
  "floorplan__power__internal__total": 0.0004,
  "floorplan__power__leakage__total": 0.0,
  "floorplan__power__switching__total": 0.0001,
  "floorplan__power__total": 0.0005,
  "floorplan__runtime__total": "0:03.88",
  "floorplan__timing__setup__tns": 0.0,
  "floorplan__timing__setup__ws": 48.93,
  "globalplace__design__instance__area": 375.605,
  "globalplace__design__instance__area__macros": 0.0,
  "globalplace__design__instance__area__stdcell": 375.605,
  "globalplace__design__instance__count": 725,
  "globalplace__design__instance__count__macros": 0,
  "globalplace__design__instance__count__stdcell": 725,
  "globalplace__design__instance__utilization": 0.0591,
  "globalplace__design__instance__utilization__stdcell": 0.0591,
  "globalplace__design__io": 54,
  "globalplace__power__internal__total": 0.0004,
  "globalplace__power__leakage__total": 0.0,
  "globalplace__power__switching__total": 0.0001,
  "globalplace__power__total": 0.0006,
  "globalplace__timing__setup__tns": -413.33,
  "globalplace__timing__setup__ws": -66.89,
  "globalroute__clock__skew__hold": -4.3354,
  "globalroute__clock__skew__setup": 4.1009,
  "globalroute__design__instance__area": 436.9559,
  "globalroute__design__instance__area__macros": 0.0,
  "globalroute__design__instance__area__stdcell": 436.9559,
  "globalroute__design__instance__count": 789,
  "globalroute__design__instance__count__macros": 0,
  "globalroute__design__instance__count__stdcell": 789,
  "globalroute__design__instance__utilization": 0.0687,
  "globalroute__design__instance__utilization__stdcell": 0.0687,
  "globalroute__design__io": 54,
  "globalroute__power__internal__total": 0.0006,
  "globalroute__power__leakage__total": 0.0,
  "globalroute__power__switching__total": 0.0003,
  "globalroute__power__total": 0.001,
  "globalroute__timing__clock__slack": -21.172,
  "globalroute__timing__drv__hold_violation_count": 0,
  "globalroute__timing__drv__max_cap": 0,
  "globalroute__timing__drv__max_cap_limit": 0.8921,
  "globalroute__timing__drv__max_fanout": 0,
  "globalroute__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "globalroute__timing__drv__max_slew": 0,
  "globalroute__timing__drv__max_slew_limit": 0.9271,
  "globalroute__timing__drv__setup_violation_count": 1,
  "globalroute__timing__setup__tns": -75.74,
  "globalroute__timing__setup__ws": -21.17,
  "placeopt__cpu__total": 4.03,
  "placeopt__design__instance__area": 426.892,
  "placeopt__design__instance__area__macros": 0.0,
  "placeopt__design__instance__area__macros__pre_opt": 0.0,
  "placeopt__design__instance__area__pre_opt": 375.605,
  "placeopt__design__instance__area__stdcell": 426.892,
  "placeopt__design__instance__area__stdcell__pre_opt": 375.605,
  "placeopt__design__instance__count": 778,
  "placeopt__design__instance__count__macros": 0,
  "placeopt__design__instance__count__macros__pre_opt": 0,
  "placeopt__design__instance__count__pre_opt": 725,
  "placeopt__design__instance__count__stdcell": 778,
  "placeopt__design__instance__count__stdcell__pre_opt": 725,
  "placeopt__design__instance__utilization": 0.0672,
  "placeopt__design__instance__utilization__pre_opt": 0.0591,
  "placeopt__design__instance__utilization__stdcell": 0.0672,
  "placeopt__design__instance__utilization__stdcell__pre_opt": 0.0591,
  "placeopt__design__io": 54,
  "placeopt__design__io__pre_opt": 54,
  "placeopt__mem__peak": 359108.0,
  "placeopt__power__internal__total": 0.0005,
  "placeopt__power__internal__total__pre_opt": 0.0004,
  "placeopt__power__leakage__total": 0.0,
  "placeopt__power__leakage__total__pre_opt": 0.0,
  "placeopt__power__switching__total": 0.0002,
  "placeopt__power__switching__total__pre_opt": 0.0001,
  "placeopt__power__total": 0.0007,
  "placeopt__power__total__pre_opt": 0.0006,
  "placeopt__runtime__total": "0:04.45",
  "placeopt__timing__drv__hold_violation_count": 0,
  "placeopt__timing__drv__max_cap": 0,
  "placeopt__timing__drv__max_cap_limit": 0.8974,
  "placeopt__timing__drv__max_fanout": 0,
  "placeopt__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "placeopt__timing__drv__max_slew": 0,
  "placeopt__timing__drv__max_slew_limit": 0.7022,
  "placeopt__timing__drv__setup_violation_count": 1,
  "placeopt__timing__setup__tns": -62.23,
  "placeopt__timing__setup__tns__pre_opt": -413.33,
  "placeopt__timing__setup__ws": -34.39,
  "placeopt__timing__setup__ws__pre_opt": -66.89,
  "run__flow__design": "gcd_9T_gf",
  "run__flow__generate_date": "2022-09-29 14:40",
  "run__flow__metrics_version": "Metrics_2.1.2",
  "run__flow__openroad_commit": "N/A",
  "run__flow__openroad_version": "v2.0-5083-ga783d1b9c",
  "run__flow__platform": "gf12",
  "run__flow__platform__capacitance_units": "1fF",
  "run__flow__platform__current_units": "1uA",
  "run__flow__platform__distance_units": "1um",
  "run__flow__platform__power_units": "1pW",
  "run__flow__platform__resistance_units": "1kohm",
  "run__flow__platform__time_units": "1ps",
  "run__flow__platform__voltage_units": "1v",
  "run__flow__platform_commit": "2e74e07b20d0816b7427aa12b4b605a45d1d68bc",
  "run__flow__scripts_commit": "97d54ba50c9e1213757524d9bd4e1a40d26c1a17",
  "run__flow__uuid": "159ce140-b5c9-4cfb-8fbe-4d84dd7fbacb",
  "run__flow__variant": "base",
  "synth__cpu__total": 6.86,
  "synth__design__instance__area__stdcell": 92.848896,
  "synth__design__instance__count__stdcell": 281.0,
  "synth__mem__peak": 188996.0,
  "synth__runtime__total": "0:07.71",
  "total_time": "0:00:26.260000"
}