ARM GAS  /tmp/ccTvVTkZ.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32f4xx_hal_msp.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/stm32f4xx_hal_msp.c"
  20              		.section	.text.HAL_MspInit,"ax",%progbits
  21              		.align	1
  22              		.global	HAL_MspInit
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	HAL_MspInit:
  28              	.LFB130:
   1:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f4xx_hal_msp.c **** /**
   3:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f4xx_hal_msp.c ****   * @file         stm32f4xx_hal_msp.c
   5:Core/Src/stm32f4xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f4xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f4xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f4xx_hal_msp.c ****   *
  10:Core/Src/stm32f4xx_hal_msp.c ****   * Copyright (c) 2023 STMicroelectronics.
  11:Core/Src/stm32f4xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32f4xx_hal_msp.c ****   *
  13:Core/Src/stm32f4xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32f4xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32f4xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32f4xx_hal_msp.c ****   *
  17:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32f4xx_hal_msp.c ****   */
  19:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32f4xx_hal_msp.c **** 
  21:Core/Src/stm32f4xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f4xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32f4xx_hal_msp.c **** 
  24:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/stm32f4xx_hal_msp.c **** 
  26:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Includes */
  27:Core/Src/stm32f4xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_spi2_tx;
  28:Core/Src/stm32f4xx_hal_msp.c **** 
  29:Core/Src/stm32f4xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  30:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN TD */
ARM GAS  /tmp/ccTvVTkZ.s 			page 2


  31:Core/Src/stm32f4xx_hal_msp.c **** 
  32:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END TD */
  33:Core/Src/stm32f4xx_hal_msp.c **** 
  34:Core/Src/stm32f4xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  35:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Define */
  36:Core/Src/stm32f4xx_hal_msp.c **** 
  37:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Define */
  38:Core/Src/stm32f4xx_hal_msp.c **** 
  39:Core/Src/stm32f4xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  40:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  41:Core/Src/stm32f4xx_hal_msp.c **** 
  42:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Macro */
  43:Core/Src/stm32f4xx_hal_msp.c **** 
  44:Core/Src/stm32f4xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  45:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PV */
  46:Core/Src/stm32f4xx_hal_msp.c **** 
  47:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PV */
  48:Core/Src/stm32f4xx_hal_msp.c **** 
  49:Core/Src/stm32f4xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  50:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  51:Core/Src/stm32f4xx_hal_msp.c **** 
  52:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PFP */
  53:Core/Src/stm32f4xx_hal_msp.c **** 
  54:Core/Src/stm32f4xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  55:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  56:Core/Src/stm32f4xx_hal_msp.c **** 
  57:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  58:Core/Src/stm32f4xx_hal_msp.c **** 
  59:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  60:Core/Src/stm32f4xx_hal_msp.c **** 
  61:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END 0 */
  62:Core/Src/stm32f4xx_hal_msp.c **** /**
  63:Core/Src/stm32f4xx_hal_msp.c ****   * Initializes the Global MSP.
  64:Core/Src/stm32f4xx_hal_msp.c ****   */
  65:Core/Src/stm32f4xx_hal_msp.c **** void HAL_MspInit(void)
  66:Core/Src/stm32f4xx_hal_msp.c **** {
  29              		.loc 1 66 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  34 0000 82B0     		sub	sp, sp, #8
  35              		.cfi_def_cfa_offset 8
  67:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  68:Core/Src/stm32f4xx_hal_msp.c **** 
  69:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  70:Core/Src/stm32f4xx_hal_msp.c **** 
  71:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  36              		.loc 1 71 3 view .LVU1
  37              	.LBB2:
  38              		.loc 1 71 3 view .LVU2
  39 0002 0021     		movs	r1, #0
  40 0004 0091     		str	r1, [sp]
  41              		.loc 1 71 3 view .LVU3
  42 0006 0B4B     		ldr	r3, .L3
  43 0008 5A6C     		ldr	r2, [r3, #68]
  44 000a 42F48042 		orr	r2, r2, #16384
ARM GAS  /tmp/ccTvVTkZ.s 			page 3


  45 000e 5A64     		str	r2, [r3, #68]
  46              		.loc 1 71 3 view .LVU4
  47 0010 5A6C     		ldr	r2, [r3, #68]
  48 0012 02F48042 		and	r2, r2, #16384
  49 0016 0092     		str	r2, [sp]
  50              		.loc 1 71 3 view .LVU5
  51 0018 009A     		ldr	r2, [sp]
  52              	.LBE2:
  53              		.loc 1 71 3 view .LVU6
  72:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  54              		.loc 1 72 3 view .LVU7
  55              	.LBB3:
  56              		.loc 1 72 3 view .LVU8
  57 001a 0191     		str	r1, [sp, #4]
  58              		.loc 1 72 3 view .LVU9
  59 001c 1A6C     		ldr	r2, [r3, #64]
  60 001e 42F08052 		orr	r2, r2, #268435456
  61 0022 1A64     		str	r2, [r3, #64]
  62              		.loc 1 72 3 view .LVU10
  63 0024 1B6C     		ldr	r3, [r3, #64]
  64 0026 03F08053 		and	r3, r3, #268435456
  65 002a 0193     		str	r3, [sp, #4]
  66              		.loc 1 72 3 view .LVU11
  67 002c 019B     		ldr	r3, [sp, #4]
  68              	.LBE3:
  69              		.loc 1 72 3 view .LVU12
  73:Core/Src/stm32f4xx_hal_msp.c **** 
  74:Core/Src/stm32f4xx_hal_msp.c ****   /* System interrupt init*/
  75:Core/Src/stm32f4xx_hal_msp.c **** 
  76:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  77:Core/Src/stm32f4xx_hal_msp.c **** 
  78:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  79:Core/Src/stm32f4xx_hal_msp.c **** }
  70              		.loc 1 79 1 is_stmt 0 view .LVU13
  71 002e 02B0     		add	sp, sp, #8
  72              		.cfi_def_cfa_offset 0
  73              		@ sp needed
  74 0030 7047     		bx	lr
  75              	.L4:
  76 0032 00BF     		.align	2
  77              	.L3:
  78 0034 00380240 		.word	1073887232
  79              		.cfi_endproc
  80              	.LFE130:
  82              		.section	.text.HAL_I2C_MspInit,"ax",%progbits
  83              		.align	1
  84              		.global	HAL_I2C_MspInit
  85              		.syntax unified
  86              		.thumb
  87              		.thumb_func
  89              	HAL_I2C_MspInit:
  90              	.LVL0:
  91              	.LFB131:
  80:Core/Src/stm32f4xx_hal_msp.c **** 
  81:Core/Src/stm32f4xx_hal_msp.c **** /**
  82:Core/Src/stm32f4xx_hal_msp.c **** * @brief I2C MSP Initialization
  83:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
ARM GAS  /tmp/ccTvVTkZ.s 			page 4


  84:Core/Src/stm32f4xx_hal_msp.c **** * @param hi2c: I2C handle pointer
  85:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
  86:Core/Src/stm32f4xx_hal_msp.c **** */
  87:Core/Src/stm32f4xx_hal_msp.c **** void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
  88:Core/Src/stm32f4xx_hal_msp.c **** {
  92              		.loc 1 88 1 is_stmt 1 view -0
  93              		.cfi_startproc
  94              		@ args = 0, pretend = 0, frame = 32
  95              		@ frame_needed = 0, uses_anonymous_args = 0
  96              		.loc 1 88 1 is_stmt 0 view .LVU15
  97 0000 30B5     		push	{r4, r5, lr}
  98              		.cfi_def_cfa_offset 12
  99              		.cfi_offset 4, -12
 100              		.cfi_offset 5, -8
 101              		.cfi_offset 14, -4
 102 0002 89B0     		sub	sp, sp, #36
 103              		.cfi_def_cfa_offset 48
  89:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 104              		.loc 1 89 3 is_stmt 1 view .LVU16
 105              		.loc 1 89 20 is_stmt 0 view .LVU17
 106 0004 0023     		movs	r3, #0
 107 0006 0393     		str	r3, [sp, #12]
 108 0008 0493     		str	r3, [sp, #16]
 109 000a 0593     		str	r3, [sp, #20]
 110 000c 0693     		str	r3, [sp, #24]
 111 000e 0793     		str	r3, [sp, #28]
  90:Core/Src/stm32f4xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 112              		.loc 1 90 3 is_stmt 1 view .LVU18
 113              		.loc 1 90 10 is_stmt 0 view .LVU19
 114 0010 0268     		ldr	r2, [r0]
 115              		.loc 1 90 5 view .LVU20
 116 0012 144B     		ldr	r3, .L9
 117 0014 9A42     		cmp	r2, r3
 118 0016 01D0     		beq	.L8
 119              	.LVL1:
 120              	.L5:
  91:Core/Src/stm32f4xx_hal_msp.c ****   {
  92:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 0 */
  93:Core/Src/stm32f4xx_hal_msp.c **** 
  94:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END I2C1_MspInit 0 */
  95:Core/Src/stm32f4xx_hal_msp.c **** 
  96:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
  97:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
  98:Core/Src/stm32f4xx_hal_msp.c ****     PB6     ------> I2C1_SCL
  99:Core/Src/stm32f4xx_hal_msp.c ****     PB7     ------> I2C1_SDA
 100:Core/Src/stm32f4xx_hal_msp.c ****     */
 101:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 102:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 103:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 104:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 105:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 106:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 107:Core/Src/stm32f4xx_hal_msp.c **** 
 108:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 109:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_I2C1_CLK_ENABLE();
 110:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 111:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  /tmp/ccTvVTkZ.s 			page 5


 112:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END I2C1_MspInit 1 */
 113:Core/Src/stm32f4xx_hal_msp.c ****   }
 114:Core/Src/stm32f4xx_hal_msp.c **** 
 115:Core/Src/stm32f4xx_hal_msp.c **** }
 121              		.loc 1 115 1 view .LVU21
 122 0018 09B0     		add	sp, sp, #36
 123              		.cfi_remember_state
 124              		.cfi_def_cfa_offset 12
 125              		@ sp needed
 126 001a 30BD     		pop	{r4, r5, pc}
 127              	.LVL2:
 128              	.L8:
 129              		.cfi_restore_state
  96:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 130              		.loc 1 96 5 is_stmt 1 view .LVU22
 131              	.LBB4:
  96:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 132              		.loc 1 96 5 view .LVU23
 133 001c 0025     		movs	r5, #0
 134 001e 0195     		str	r5, [sp, #4]
  96:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 135              		.loc 1 96 5 view .LVU24
 136 0020 114C     		ldr	r4, .L9+4
 137 0022 236B     		ldr	r3, [r4, #48]
 138 0024 43F00203 		orr	r3, r3, #2
 139 0028 2363     		str	r3, [r4, #48]
  96:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 140              		.loc 1 96 5 view .LVU25
 141 002a 236B     		ldr	r3, [r4, #48]
 142 002c 03F00203 		and	r3, r3, #2
 143 0030 0193     		str	r3, [sp, #4]
  96:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 144              		.loc 1 96 5 view .LVU26
 145 0032 019B     		ldr	r3, [sp, #4]
 146              	.LBE4:
  96:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 147              		.loc 1 96 5 view .LVU27
 101:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 148              		.loc 1 101 5 view .LVU28
 101:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 149              		.loc 1 101 25 is_stmt 0 view .LVU29
 150 0034 C023     		movs	r3, #192
 151 0036 0393     		str	r3, [sp, #12]
 102:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 152              		.loc 1 102 5 is_stmt 1 view .LVU30
 102:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 153              		.loc 1 102 26 is_stmt 0 view .LVU31
 154 0038 1223     		movs	r3, #18
 155 003a 0493     		str	r3, [sp, #16]
 103:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 156              		.loc 1 103 5 is_stmt 1 view .LVU32
 104:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 157              		.loc 1 104 5 view .LVU33
 104:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 158              		.loc 1 104 27 is_stmt 0 view .LVU34
 159 003c 0323     		movs	r3, #3
 160 003e 0693     		str	r3, [sp, #24]
ARM GAS  /tmp/ccTvVTkZ.s 			page 6


 105:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 161              		.loc 1 105 5 is_stmt 1 view .LVU35
 105:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 162              		.loc 1 105 31 is_stmt 0 view .LVU36
 163 0040 0423     		movs	r3, #4
 164 0042 0793     		str	r3, [sp, #28]
 106:Core/Src/stm32f4xx_hal_msp.c **** 
 165              		.loc 1 106 5 is_stmt 1 view .LVU37
 166 0044 03A9     		add	r1, sp, #12
 167 0046 0948     		ldr	r0, .L9+8
 168              	.LVL3:
 106:Core/Src/stm32f4xx_hal_msp.c **** 
 169              		.loc 1 106 5 is_stmt 0 view .LVU38
 170 0048 FFF7FEFF 		bl	HAL_GPIO_Init
 171              	.LVL4:
 109:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 172              		.loc 1 109 5 is_stmt 1 view .LVU39
 173              	.LBB5:
 109:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 174              		.loc 1 109 5 view .LVU40
 175 004c 0295     		str	r5, [sp, #8]
 109:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 176              		.loc 1 109 5 view .LVU41
 177 004e 236C     		ldr	r3, [r4, #64]
 178 0050 43F40013 		orr	r3, r3, #2097152
 179 0054 2364     		str	r3, [r4, #64]
 109:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 180              		.loc 1 109 5 view .LVU42
 181 0056 236C     		ldr	r3, [r4, #64]
 182 0058 03F40013 		and	r3, r3, #2097152
 183 005c 0293     		str	r3, [sp, #8]
 109:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 184              		.loc 1 109 5 view .LVU43
 185 005e 029B     		ldr	r3, [sp, #8]
 186              	.LBE5:
 109:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 187              		.loc 1 109 5 discriminator 1 view .LVU44
 188              		.loc 1 115 1 is_stmt 0 view .LVU45
 189 0060 DAE7     		b	.L5
 190              	.L10:
 191 0062 00BF     		.align	2
 192              	.L9:
 193 0064 00540040 		.word	1073763328
 194 0068 00380240 		.word	1073887232
 195 006c 00040240 		.word	1073873920
 196              		.cfi_endproc
 197              	.LFE131:
 199              		.section	.text.HAL_I2C_MspDeInit,"ax",%progbits
 200              		.align	1
 201              		.global	HAL_I2C_MspDeInit
 202              		.syntax unified
 203              		.thumb
 204              		.thumb_func
 206              	HAL_I2C_MspDeInit:
 207              	.LVL5:
 208              	.LFB132:
 116:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  /tmp/ccTvVTkZ.s 			page 7


 117:Core/Src/stm32f4xx_hal_msp.c **** /**
 118:Core/Src/stm32f4xx_hal_msp.c **** * @brief I2C MSP De-Initialization
 119:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 120:Core/Src/stm32f4xx_hal_msp.c **** * @param hi2c: I2C handle pointer
 121:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 122:Core/Src/stm32f4xx_hal_msp.c **** */
 123:Core/Src/stm32f4xx_hal_msp.c **** void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
 124:Core/Src/stm32f4xx_hal_msp.c **** {
 209              		.loc 1 124 1 is_stmt 1 view -0
 210              		.cfi_startproc
 211              		@ args = 0, pretend = 0, frame = 0
 212              		@ frame_needed = 0, uses_anonymous_args = 0
 125:Core/Src/stm32f4xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 213              		.loc 1 125 3 view .LVU47
 214              		.loc 1 125 10 is_stmt 0 view .LVU48
 215 0000 0268     		ldr	r2, [r0]
 216              		.loc 1 125 5 view .LVU49
 217 0002 0A4B     		ldr	r3, .L18
 218 0004 9A42     		cmp	r2, r3
 219 0006 00D0     		beq	.L17
 220 0008 7047     		bx	lr
 221              	.L17:
 124:Core/Src/stm32f4xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 222              		.loc 1 124 1 view .LVU50
 223 000a 10B5     		push	{r4, lr}
 224              		.cfi_def_cfa_offset 8
 225              		.cfi_offset 4, -8
 226              		.cfi_offset 14, -4
 126:Core/Src/stm32f4xx_hal_msp.c ****   {
 127:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspDeInit 0 */
 128:Core/Src/stm32f4xx_hal_msp.c **** 
 129:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END I2C1_MspDeInit 0 */
 130:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 131:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_I2C1_CLK_DISABLE();
 227              		.loc 1 131 5 is_stmt 1 view .LVU51
 228 000c 084A     		ldr	r2, .L18+4
 229 000e 136C     		ldr	r3, [r2, #64]
 230 0010 23F40013 		bic	r3, r3, #2097152
 231 0014 1364     		str	r3, [r2, #64]
 132:Core/Src/stm32f4xx_hal_msp.c **** 
 133:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 134:Core/Src/stm32f4xx_hal_msp.c ****     PB6     ------> I2C1_SCL
 135:Core/Src/stm32f4xx_hal_msp.c ****     PB7     ------> I2C1_SDA
 136:Core/Src/stm32f4xx_hal_msp.c ****     */
 137:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_6);
 232              		.loc 1 137 5 view .LVU52
 233 0016 074C     		ldr	r4, .L18+8
 234 0018 4021     		movs	r1, #64
 235 001a 2046     		mov	r0, r4
 236              	.LVL6:
 237              		.loc 1 137 5 is_stmt 0 view .LVU53
 238 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 239              	.LVL7:
 138:Core/Src/stm32f4xx_hal_msp.c **** 
 139:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_7);
 240              		.loc 1 139 5 is_stmt 1 view .LVU54
 241 0020 8021     		movs	r1, #128
ARM GAS  /tmp/ccTvVTkZ.s 			page 8


 242 0022 2046     		mov	r0, r4
 243 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 244              	.LVL8:
 140:Core/Src/stm32f4xx_hal_msp.c **** 
 141:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspDeInit 1 */
 142:Core/Src/stm32f4xx_hal_msp.c **** 
 143:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END I2C1_MspDeInit 1 */
 144:Core/Src/stm32f4xx_hal_msp.c ****   }
 145:Core/Src/stm32f4xx_hal_msp.c **** 
 146:Core/Src/stm32f4xx_hal_msp.c **** }
 245              		.loc 1 146 1 is_stmt 0 view .LVU55
 246 0028 10BD     		pop	{r4, pc}
 247              	.L19:
 248 002a 00BF     		.align	2
 249              	.L18:
 250 002c 00540040 		.word	1073763328
 251 0030 00380240 		.word	1073887232
 252 0034 00040240 		.word	1073873920
 253              		.cfi_endproc
 254              	.LFE132:
 256              		.section	.text.HAL_I2S_MspInit,"ax",%progbits
 257              		.align	1
 258              		.global	HAL_I2S_MspInit
 259              		.syntax unified
 260              		.thumb
 261              		.thumb_func
 263              	HAL_I2S_MspInit:
 264              	.LVL9:
 265              	.LFB133:
 147:Core/Src/stm32f4xx_hal_msp.c **** 
 148:Core/Src/stm32f4xx_hal_msp.c **** /**
 149:Core/Src/stm32f4xx_hal_msp.c **** * @brief I2S MSP Initialization
 150:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 151:Core/Src/stm32f4xx_hal_msp.c **** * @param hi2s: I2S handle pointer
 152:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 153:Core/Src/stm32f4xx_hal_msp.c **** */
 154:Core/Src/stm32f4xx_hal_msp.c **** void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
 155:Core/Src/stm32f4xx_hal_msp.c **** {
 266              		.loc 1 155 1 is_stmt 1 view -0
 267              		.cfi_startproc
 268              		@ args = 0, pretend = 0, frame = 48
 269              		@ frame_needed = 0, uses_anonymous_args = 0
 270              		.loc 1 155 1 is_stmt 0 view .LVU57
 271 0000 30B5     		push	{r4, r5, lr}
 272              		.cfi_def_cfa_offset 12
 273              		.cfi_offset 4, -12
 274              		.cfi_offset 5, -8
 275              		.cfi_offset 14, -4
 276 0002 8DB0     		sub	sp, sp, #52
 277              		.cfi_def_cfa_offset 64
 156:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 278              		.loc 1 156 3 is_stmt 1 view .LVU58
 279              		.loc 1 156 20 is_stmt 0 view .LVU59
 280 0004 0023     		movs	r3, #0
 281 0006 0793     		str	r3, [sp, #28]
 282 0008 0893     		str	r3, [sp, #32]
 283 000a 0993     		str	r3, [sp, #36]
ARM GAS  /tmp/ccTvVTkZ.s 			page 9


 284 000c 0A93     		str	r3, [sp, #40]
 285 000e 0B93     		str	r3, [sp, #44]
 157:Core/Src/stm32f4xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 286              		.loc 1 157 3 is_stmt 1 view .LVU60
 287              		.loc 1 157 28 is_stmt 0 view .LVU61
 288 0010 0293     		str	r3, [sp, #8]
 289 0012 0393     		str	r3, [sp, #12]
 290 0014 0493     		str	r3, [sp, #16]
 291 0016 0593     		str	r3, [sp, #20]
 292 0018 0693     		str	r3, [sp, #24]
 158:Core/Src/stm32f4xx_hal_msp.c ****   if(hi2s->Instance==SPI2)
 293              		.loc 1 158 3 is_stmt 1 view .LVU62
 294              		.loc 1 158 10 is_stmt 0 view .LVU63
 295 001a 0268     		ldr	r2, [r0]
 296              		.loc 1 158 5 view .LVU64
 297 001c 294B     		ldr	r3, .L28
 298 001e 9A42     		cmp	r2, r3
 299 0020 01D0     		beq	.L25
 300              	.LVL10:
 301              	.L20:
 159:Core/Src/stm32f4xx_hal_msp.c ****   {
 160:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI2_MspInit 0 */
 161:Core/Src/stm32f4xx_hal_msp.c **** 
 162:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI2_MspInit 0 */
 163:Core/Src/stm32f4xx_hal_msp.c **** 
 164:Core/Src/stm32f4xx_hal_msp.c ****   /** Initializes the peripherals clock
 165:Core/Src/stm32f4xx_hal_msp.c ****   */
 166:Core/Src/stm32f4xx_hal_msp.c ****     PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 167:Core/Src/stm32f4xx_hal_msp.c ****     PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 168:Core/Src/stm32f4xx_hal_msp.c ****     PeriphClkInitStruct.PLLI2S.PLLI2SR = 4;
 169:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 170:Core/Src/stm32f4xx_hal_msp.c ****     {
 171:Core/Src/stm32f4xx_hal_msp.c ****       Error_Handler();
 172:Core/Src/stm32f4xx_hal_msp.c ****     }
 173:Core/Src/stm32f4xx_hal_msp.c **** 
 174:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 175:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_SPI2_CLK_ENABLE();
 176:Core/Src/stm32f4xx_hal_msp.c **** 
 177:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 178:Core/Src/stm32f4xx_hal_msp.c ****     /**I2S2 GPIO Configuration
 179:Core/Src/stm32f4xx_hal_msp.c ****     PB12     ------> I2S2_WS
 180:Core/Src/stm32f4xx_hal_msp.c ****     PB13     ------> I2S2_CK
 181:Core/Src/stm32f4xx_hal_msp.c ****     PB15     ------> I2S2_SD
 182:Core/Src/stm32f4xx_hal_msp.c ****     */
 183:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_15;
 184:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 185:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 186:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 187:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 188:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 189:Core/Src/stm32f4xx_hal_msp.c **** 
 190:Core/Src/stm32f4xx_hal_msp.c ****     /* I2S2 DMA Init */
 191:Core/Src/stm32f4xx_hal_msp.c ****     /* SPI2_TX Init */
 192:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_tx.Instance = DMA1_Stream4;
 193:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_tx.Init.Channel = DMA_CHANNEL_0;
 194:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 195:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
ARM GAS  /tmp/ccTvVTkZ.s 			page 10


 196:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 197:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 198:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 199:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 200:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_tx.Init.Priority = DMA_PRIORITY_LOW;
 201:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 202:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 203:Core/Src/stm32f4xx_hal_msp.c ****     {
 204:Core/Src/stm32f4xx_hal_msp.c ****       Error_Handler();
 205:Core/Src/stm32f4xx_hal_msp.c ****     }
 206:Core/Src/stm32f4xx_hal_msp.c **** 
 207:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_LINKDMA(hi2s,hdmatx,hdma_spi2_tx);
 208:Core/Src/stm32f4xx_hal_msp.c **** 
 209:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI2_MspInit 1 */
 210:Core/Src/stm32f4xx_hal_msp.c **** 
 211:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI2_MspInit 1 */
 212:Core/Src/stm32f4xx_hal_msp.c ****   }
 213:Core/Src/stm32f4xx_hal_msp.c **** 
 214:Core/Src/stm32f4xx_hal_msp.c **** }
 302              		.loc 1 214 1 view .LVU65
 303 0022 0DB0     		add	sp, sp, #52
 304              		.cfi_remember_state
 305              		.cfi_def_cfa_offset 12
 306              		@ sp needed
 307 0024 30BD     		pop	{r4, r5, pc}
 308              	.LVL11:
 309              	.L25:
 310              		.cfi_restore_state
 311              		.loc 1 214 1 view .LVU66
 312 0026 0446     		mov	r4, r0
 166:Core/Src/stm32f4xx_hal_msp.c ****     PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 313              		.loc 1 166 5 is_stmt 1 view .LVU67
 166:Core/Src/stm32f4xx_hal_msp.c ****     PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 314              		.loc 1 166 46 is_stmt 0 view .LVU68
 315 0028 0123     		movs	r3, #1
 316 002a 0293     		str	r3, [sp, #8]
 167:Core/Src/stm32f4xx_hal_msp.c ****     PeriphClkInitStruct.PLLI2S.PLLI2SR = 4;
 317              		.loc 1 167 5 is_stmt 1 view .LVU69
 167:Core/Src/stm32f4xx_hal_msp.c ****     PeriphClkInitStruct.PLLI2S.PLLI2SR = 4;
 318              		.loc 1 167 40 is_stmt 0 view .LVU70
 319 002c C023     		movs	r3, #192
 320 002e 0393     		str	r3, [sp, #12]
 168:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 321              		.loc 1 168 5 is_stmt 1 view .LVU71
 168:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 322              		.loc 1 168 40 is_stmt 0 view .LVU72
 323 0030 0423     		movs	r3, #4
 324 0032 0493     		str	r3, [sp, #16]
 169:Core/Src/stm32f4xx_hal_msp.c ****     {
 325              		.loc 1 169 5 is_stmt 1 view .LVU73
 169:Core/Src/stm32f4xx_hal_msp.c ****     {
 326              		.loc 1 169 9 is_stmt 0 view .LVU74
 327 0034 02A8     		add	r0, sp, #8
 328              	.LVL12:
 169:Core/Src/stm32f4xx_hal_msp.c ****     {
 329              		.loc 1 169 9 view .LVU75
 330 0036 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
ARM GAS  /tmp/ccTvVTkZ.s 			page 11


 331              	.LVL13:
 169:Core/Src/stm32f4xx_hal_msp.c ****     {
 332              		.loc 1 169 8 discriminator 1 view .LVU76
 333 003a 0028     		cmp	r0, #0
 334 003c 3CD1     		bne	.L26
 335              	.L22:
 175:Core/Src/stm32f4xx_hal_msp.c **** 
 336              		.loc 1 175 5 is_stmt 1 view .LVU77
 337              	.LBB6:
 175:Core/Src/stm32f4xx_hal_msp.c **** 
 338              		.loc 1 175 5 view .LVU78
 339 003e 0025     		movs	r5, #0
 340 0040 0095     		str	r5, [sp]
 175:Core/Src/stm32f4xx_hal_msp.c **** 
 341              		.loc 1 175 5 view .LVU79
 342 0042 214B     		ldr	r3, .L28+4
 343 0044 1A6C     		ldr	r2, [r3, #64]
 344 0046 42F48042 		orr	r2, r2, #16384
 345 004a 1A64     		str	r2, [r3, #64]
 175:Core/Src/stm32f4xx_hal_msp.c **** 
 346              		.loc 1 175 5 view .LVU80
 347 004c 1A6C     		ldr	r2, [r3, #64]
 348 004e 02F48042 		and	r2, r2, #16384
 349 0052 0092     		str	r2, [sp]
 175:Core/Src/stm32f4xx_hal_msp.c **** 
 350              		.loc 1 175 5 view .LVU81
 351 0054 009A     		ldr	r2, [sp]
 352              	.LBE6:
 175:Core/Src/stm32f4xx_hal_msp.c **** 
 353              		.loc 1 175 5 view .LVU82
 177:Core/Src/stm32f4xx_hal_msp.c ****     /**I2S2 GPIO Configuration
 354              		.loc 1 177 5 view .LVU83
 355              	.LBB7:
 177:Core/Src/stm32f4xx_hal_msp.c ****     /**I2S2 GPIO Configuration
 356              		.loc 1 177 5 view .LVU84
 357 0056 0195     		str	r5, [sp, #4]
 177:Core/Src/stm32f4xx_hal_msp.c ****     /**I2S2 GPIO Configuration
 358              		.loc 1 177 5 view .LVU85
 359 0058 1A6B     		ldr	r2, [r3, #48]
 360 005a 42F00202 		orr	r2, r2, #2
 361 005e 1A63     		str	r2, [r3, #48]
 177:Core/Src/stm32f4xx_hal_msp.c ****     /**I2S2 GPIO Configuration
 362              		.loc 1 177 5 view .LVU86
 363 0060 1B6B     		ldr	r3, [r3, #48]
 364 0062 03F00203 		and	r3, r3, #2
 365 0066 0193     		str	r3, [sp, #4]
 177:Core/Src/stm32f4xx_hal_msp.c ****     /**I2S2 GPIO Configuration
 366              		.loc 1 177 5 view .LVU87
 367 0068 019B     		ldr	r3, [sp, #4]
 368              	.LBE7:
 177:Core/Src/stm32f4xx_hal_msp.c ****     /**I2S2 GPIO Configuration
 369              		.loc 1 177 5 view .LVU88
 183:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 370              		.loc 1 183 5 view .LVU89
 183:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 371              		.loc 1 183 25 is_stmt 0 view .LVU90
 372 006a 4FF43043 		mov	r3, #45056
ARM GAS  /tmp/ccTvVTkZ.s 			page 12


 373 006e 0793     		str	r3, [sp, #28]
 184:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 374              		.loc 1 184 5 is_stmt 1 view .LVU91
 184:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 375              		.loc 1 184 26 is_stmt 0 view .LVU92
 376 0070 0223     		movs	r3, #2
 377 0072 0893     		str	r3, [sp, #32]
 185:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 378              		.loc 1 185 5 is_stmt 1 view .LVU93
 185:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 379              		.loc 1 185 26 is_stmt 0 view .LVU94
 380 0074 0995     		str	r5, [sp, #36]
 186:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 381              		.loc 1 186 5 is_stmt 1 view .LVU95
 186:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 382              		.loc 1 186 27 is_stmt 0 view .LVU96
 383 0076 0A95     		str	r5, [sp, #40]
 187:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 384              		.loc 1 187 5 is_stmt 1 view .LVU97
 187:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 385              		.loc 1 187 31 is_stmt 0 view .LVU98
 386 0078 0523     		movs	r3, #5
 387 007a 0B93     		str	r3, [sp, #44]
 188:Core/Src/stm32f4xx_hal_msp.c **** 
 388              		.loc 1 188 5 is_stmt 1 view .LVU99
 389 007c 07A9     		add	r1, sp, #28
 390 007e 1348     		ldr	r0, .L28+8
 391 0080 FFF7FEFF 		bl	HAL_GPIO_Init
 392              	.LVL14:
 192:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_tx.Init.Channel = DMA_CHANNEL_0;
 393              		.loc 1 192 5 view .LVU100
 192:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_tx.Init.Channel = DMA_CHANNEL_0;
 394              		.loc 1 192 27 is_stmt 0 view .LVU101
 395 0084 1248     		ldr	r0, .L28+12
 396 0086 134B     		ldr	r3, .L28+16
 397 0088 0360     		str	r3, [r0]
 193:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 398              		.loc 1 193 5 is_stmt 1 view .LVU102
 193:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 399              		.loc 1 193 31 is_stmt 0 view .LVU103
 400 008a 4560     		str	r5, [r0, #4]
 194:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 401              		.loc 1 194 5 is_stmt 1 view .LVU104
 194:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 402              		.loc 1 194 33 is_stmt 0 view .LVU105
 403 008c 4023     		movs	r3, #64
 404 008e 8360     		str	r3, [r0, #8]
 195:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 405              		.loc 1 195 5 is_stmt 1 view .LVU106
 195:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 406              		.loc 1 195 33 is_stmt 0 view .LVU107
 407 0090 C560     		str	r5, [r0, #12]
 196:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 408              		.loc 1 196 5 is_stmt 1 view .LVU108
 196:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 409              		.loc 1 196 30 is_stmt 0 view .LVU109
 410 0092 4FF48063 		mov	r3, #1024
ARM GAS  /tmp/ccTvVTkZ.s 			page 13


 411 0096 0361     		str	r3, [r0, #16]
 197:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 412              		.loc 1 197 5 is_stmt 1 view .LVU110
 197:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 413              		.loc 1 197 43 is_stmt 0 view .LVU111
 414 0098 4FF40063 		mov	r3, #2048
 415 009c 4361     		str	r3, [r0, #20]
 198:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 416              		.loc 1 198 5 is_stmt 1 view .LVU112
 198:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 417              		.loc 1 198 40 is_stmt 0 view .LVU113
 418 009e 4FF40053 		mov	r3, #8192
 419 00a2 8361     		str	r3, [r0, #24]
 199:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_tx.Init.Priority = DMA_PRIORITY_LOW;
 420              		.loc 1 199 5 is_stmt 1 view .LVU114
 199:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_tx.Init.Priority = DMA_PRIORITY_LOW;
 421              		.loc 1 199 28 is_stmt 0 view .LVU115
 422 00a4 C561     		str	r5, [r0, #28]
 200:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 423              		.loc 1 200 5 is_stmt 1 view .LVU116
 200:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 424              		.loc 1 200 32 is_stmt 0 view .LVU117
 425 00a6 0562     		str	r5, [r0, #32]
 201:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 426              		.loc 1 201 5 is_stmt 1 view .LVU118
 201:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 427              		.loc 1 201 32 is_stmt 0 view .LVU119
 428 00a8 4562     		str	r5, [r0, #36]
 202:Core/Src/stm32f4xx_hal_msp.c ****     {
 429              		.loc 1 202 5 is_stmt 1 view .LVU120
 202:Core/Src/stm32f4xx_hal_msp.c ****     {
 430              		.loc 1 202 9 is_stmt 0 view .LVU121
 431 00aa FFF7FEFF 		bl	HAL_DMA_Init
 432              	.LVL15:
 202:Core/Src/stm32f4xx_hal_msp.c ****     {
 433              		.loc 1 202 8 discriminator 1 view .LVU122
 434 00ae 30B9     		cbnz	r0, .L27
 435              	.L23:
 207:Core/Src/stm32f4xx_hal_msp.c **** 
 436              		.loc 1 207 5 is_stmt 1 view .LVU123
 207:Core/Src/stm32f4xx_hal_msp.c **** 
 437              		.loc 1 207 5 view .LVU124
 438 00b0 074B     		ldr	r3, .L28+12
 439 00b2 A363     		str	r3, [r4, #56]
 207:Core/Src/stm32f4xx_hal_msp.c **** 
 440              		.loc 1 207 5 view .LVU125
 441 00b4 9C63     		str	r4, [r3, #56]
 207:Core/Src/stm32f4xx_hal_msp.c **** 
 442              		.loc 1 207 5 discriminator 1 view .LVU126
 443              		.loc 1 214 1 is_stmt 0 view .LVU127
 444 00b6 B4E7     		b	.L20
 445              	.L26:
 171:Core/Src/stm32f4xx_hal_msp.c ****     }
 446              		.loc 1 171 7 is_stmt 1 view .LVU128
 447 00b8 FFF7FEFF 		bl	Error_Handler
 448              	.LVL16:
 449 00bc BFE7     		b	.L22
ARM GAS  /tmp/ccTvVTkZ.s 			page 14


 450              	.L27:
 204:Core/Src/stm32f4xx_hal_msp.c ****     }
 451              		.loc 1 204 7 view .LVU129
 452 00be FFF7FEFF 		bl	Error_Handler
 453              	.LVL17:
 454 00c2 F5E7     		b	.L23
 455              	.L29:
 456              		.align	2
 457              	.L28:
 458 00c4 00380040 		.word	1073756160
 459 00c8 00380240 		.word	1073887232
 460 00cc 00040240 		.word	1073873920
 461 00d0 00000000 		.word	hdma_spi2_tx
 462 00d4 70600240 		.word	1073897584
 463              		.cfi_endproc
 464              	.LFE133:
 466              		.section	.text.HAL_I2S_MspDeInit,"ax",%progbits
 467              		.align	1
 468              		.global	HAL_I2S_MspDeInit
 469              		.syntax unified
 470              		.thumb
 471              		.thumb_func
 473              	HAL_I2S_MspDeInit:
 474              	.LVL18:
 475              	.LFB134:
 215:Core/Src/stm32f4xx_hal_msp.c **** 
 216:Core/Src/stm32f4xx_hal_msp.c **** /**
 217:Core/Src/stm32f4xx_hal_msp.c **** * @brief I2S MSP De-Initialization
 218:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 219:Core/Src/stm32f4xx_hal_msp.c **** * @param hi2s: I2S handle pointer
 220:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 221:Core/Src/stm32f4xx_hal_msp.c **** */
 222:Core/Src/stm32f4xx_hal_msp.c **** void HAL_I2S_MspDeInit(I2S_HandleTypeDef* hi2s)
 223:Core/Src/stm32f4xx_hal_msp.c **** {
 476              		.loc 1 223 1 view -0
 477              		.cfi_startproc
 478              		@ args = 0, pretend = 0, frame = 0
 479              		@ frame_needed = 0, uses_anonymous_args = 0
 224:Core/Src/stm32f4xx_hal_msp.c ****   if(hi2s->Instance==SPI2)
 480              		.loc 1 224 3 view .LVU131
 481              		.loc 1 224 10 is_stmt 0 view .LVU132
 482 0000 0268     		ldr	r2, [r0]
 483              		.loc 1 224 5 view .LVU133
 484 0002 0A4B     		ldr	r3, .L37
 485 0004 9A42     		cmp	r2, r3
 486 0006 00D0     		beq	.L36
 487 0008 7047     		bx	lr
 488              	.L36:
 223:Core/Src/stm32f4xx_hal_msp.c ****   if(hi2s->Instance==SPI2)
 489              		.loc 1 223 1 view .LVU134
 490 000a 10B5     		push	{r4, lr}
 491              		.cfi_def_cfa_offset 8
 492              		.cfi_offset 4, -8
 493              		.cfi_offset 14, -4
 494 000c 0446     		mov	r4, r0
 225:Core/Src/stm32f4xx_hal_msp.c ****   {
 226:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI2_MspDeInit 0 */
ARM GAS  /tmp/ccTvVTkZ.s 			page 15


 227:Core/Src/stm32f4xx_hal_msp.c **** 
 228:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI2_MspDeInit 0 */
 229:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 230:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_SPI2_CLK_DISABLE();
 495              		.loc 1 230 5 is_stmt 1 view .LVU135
 496 000e 084A     		ldr	r2, .L37+4
 497 0010 136C     		ldr	r3, [r2, #64]
 498 0012 23F48043 		bic	r3, r3, #16384
 499 0016 1364     		str	r3, [r2, #64]
 231:Core/Src/stm32f4xx_hal_msp.c **** 
 232:Core/Src/stm32f4xx_hal_msp.c ****     /**I2S2 GPIO Configuration
 233:Core/Src/stm32f4xx_hal_msp.c ****     PB12     ------> I2S2_WS
 234:Core/Src/stm32f4xx_hal_msp.c ****     PB13     ------> I2S2_CK
 235:Core/Src/stm32f4xx_hal_msp.c ****     PB15     ------> I2S2_SD
 236:Core/Src/stm32f4xx_hal_msp.c ****     */
 237:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_15);
 500              		.loc 1 237 5 view .LVU136
 501 0018 4FF43041 		mov	r1, #45056
 502 001c 0548     		ldr	r0, .L37+8
 503              	.LVL19:
 504              		.loc 1 237 5 is_stmt 0 view .LVU137
 505 001e FFF7FEFF 		bl	HAL_GPIO_DeInit
 506              	.LVL20:
 238:Core/Src/stm32f4xx_hal_msp.c **** 
 239:Core/Src/stm32f4xx_hal_msp.c ****     /* I2S2 DMA DeInit */
 240:Core/Src/stm32f4xx_hal_msp.c ****     HAL_DMA_DeInit(hi2s->hdmatx);
 507              		.loc 1 240 5 is_stmt 1 view .LVU138
 508 0022 A06B     		ldr	r0, [r4, #56]
 509 0024 FFF7FEFF 		bl	HAL_DMA_DeInit
 510              	.LVL21:
 241:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI2_MspDeInit 1 */
 242:Core/Src/stm32f4xx_hal_msp.c **** 
 243:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI2_MspDeInit 1 */
 244:Core/Src/stm32f4xx_hal_msp.c ****   }
 245:Core/Src/stm32f4xx_hal_msp.c **** 
 246:Core/Src/stm32f4xx_hal_msp.c **** }
 511              		.loc 1 246 1 is_stmt 0 view .LVU139
 512 0028 10BD     		pop	{r4, pc}
 513              	.LVL22:
 514              	.L38:
 515              		.loc 1 246 1 view .LVU140
 516 002a 00BF     		.align	2
 517              	.L37:
 518 002c 00380040 		.word	1073756160
 519 0030 00380240 		.word	1073887232
 520 0034 00040240 		.word	1073873920
 521              		.cfi_endproc
 522              	.LFE134:
 524              		.section	.text.HAL_RTC_MspInit,"ax",%progbits
 525              		.align	1
 526              		.global	HAL_RTC_MspInit
 527              		.syntax unified
 528              		.thumb
 529              		.thumb_func
 531              	HAL_RTC_MspInit:
 532              	.LVL23:
 533              	.LFB135:
ARM GAS  /tmp/ccTvVTkZ.s 			page 16


 247:Core/Src/stm32f4xx_hal_msp.c **** 
 248:Core/Src/stm32f4xx_hal_msp.c **** /**
 249:Core/Src/stm32f4xx_hal_msp.c **** * @brief RTC MSP Initialization
 250:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 251:Core/Src/stm32f4xx_hal_msp.c **** * @param hrtc: RTC handle pointer
 252:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 253:Core/Src/stm32f4xx_hal_msp.c **** */
 254:Core/Src/stm32f4xx_hal_msp.c **** void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
 255:Core/Src/stm32f4xx_hal_msp.c **** {
 534              		.loc 1 255 1 is_stmt 1 view -0
 535              		.cfi_startproc
 536              		@ args = 0, pretend = 0, frame = 24
 537              		@ frame_needed = 0, uses_anonymous_args = 0
 538              		.loc 1 255 1 is_stmt 0 view .LVU142
 539 0000 00B5     		push	{lr}
 540              		.cfi_def_cfa_offset 4
 541              		.cfi_offset 14, -4
 542 0002 87B0     		sub	sp, sp, #28
 543              		.cfi_def_cfa_offset 32
 256:Core/Src/stm32f4xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 544              		.loc 1 256 3 is_stmt 1 view .LVU143
 545              		.loc 1 256 28 is_stmt 0 view .LVU144
 546 0004 0023     		movs	r3, #0
 547 0006 0193     		str	r3, [sp, #4]
 548 0008 0293     		str	r3, [sp, #8]
 549 000a 0393     		str	r3, [sp, #12]
 550 000c 0493     		str	r3, [sp, #16]
 551 000e 0593     		str	r3, [sp, #20]
 257:Core/Src/stm32f4xx_hal_msp.c ****   if(hrtc->Instance==RTC)
 552              		.loc 1 257 3 is_stmt 1 view .LVU145
 553              		.loc 1 257 10 is_stmt 0 view .LVU146
 554 0010 0268     		ldr	r2, [r0]
 555              		.loc 1 257 5 view .LVU147
 556 0012 0B4B     		ldr	r3, .L45
 557 0014 9A42     		cmp	r2, r3
 558 0016 02D0     		beq	.L43
 559              	.LVL24:
 560              	.L39:
 258:Core/Src/stm32f4xx_hal_msp.c ****   {
 259:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspInit 0 */
 260:Core/Src/stm32f4xx_hal_msp.c **** 
 261:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END RTC_MspInit 0 */
 262:Core/Src/stm32f4xx_hal_msp.c **** 
 263:Core/Src/stm32f4xx_hal_msp.c ****   /** Initializes the peripherals clock
 264:Core/Src/stm32f4xx_hal_msp.c ****   */
 265:Core/Src/stm32f4xx_hal_msp.c ****     PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 266:Core/Src/stm32f4xx_hal_msp.c ****     PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 267:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 268:Core/Src/stm32f4xx_hal_msp.c ****     {
 269:Core/Src/stm32f4xx_hal_msp.c ****       Error_Handler();
 270:Core/Src/stm32f4xx_hal_msp.c ****     }
 271:Core/Src/stm32f4xx_hal_msp.c **** 
 272:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 273:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_RTC_ENABLE();
 274:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspInit 1 */
 275:Core/Src/stm32f4xx_hal_msp.c **** 
 276:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END RTC_MspInit 1 */
ARM GAS  /tmp/ccTvVTkZ.s 			page 17


 277:Core/Src/stm32f4xx_hal_msp.c ****   }
 278:Core/Src/stm32f4xx_hal_msp.c **** 
 279:Core/Src/stm32f4xx_hal_msp.c **** }
 561              		.loc 1 279 1 view .LVU148
 562 0018 07B0     		add	sp, sp, #28
 563              		.cfi_remember_state
 564              		.cfi_def_cfa_offset 4
 565              		@ sp needed
 566 001a 5DF804FB 		ldr	pc, [sp], #4
 567              	.LVL25:
 568              	.L43:
 569              		.cfi_restore_state
 265:Core/Src/stm32f4xx_hal_msp.c ****     PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 570              		.loc 1 265 5 is_stmt 1 view .LVU149
 265:Core/Src/stm32f4xx_hal_msp.c ****     PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 571              		.loc 1 265 46 is_stmt 0 view .LVU150
 572 001e 0223     		movs	r3, #2
 573 0020 0193     		str	r3, [sp, #4]
 266:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 574              		.loc 1 266 5 is_stmt 1 view .LVU151
 266:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 575              		.loc 1 266 43 is_stmt 0 view .LVU152
 576 0022 4FF40073 		mov	r3, #512
 577 0026 0493     		str	r3, [sp, #16]
 267:Core/Src/stm32f4xx_hal_msp.c ****     {
 578              		.loc 1 267 5 is_stmt 1 view .LVU153
 267:Core/Src/stm32f4xx_hal_msp.c ****     {
 579              		.loc 1 267 9 is_stmt 0 view .LVU154
 580 0028 01A8     		add	r0, sp, #4
 581              	.LVL26:
 267:Core/Src/stm32f4xx_hal_msp.c ****     {
 582              		.loc 1 267 9 view .LVU155
 583 002a FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 584              	.LVL27:
 267:Core/Src/stm32f4xx_hal_msp.c ****     {
 585              		.loc 1 267 8 discriminator 1 view .LVU156
 586 002e 20B9     		cbnz	r0, .L44
 587              	.L41:
 273:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspInit 1 */
 588              		.loc 1 273 5 is_stmt 1 view .LVU157
 589 0030 044B     		ldr	r3, .L45+4
 590 0032 0122     		movs	r2, #1
 591 0034 C3F83C2E 		str	r2, [r3, #3644]
 592              		.loc 1 279 1 is_stmt 0 view .LVU158
 593 0038 EEE7     		b	.L39
 594              	.L44:
 269:Core/Src/stm32f4xx_hal_msp.c ****     }
 595              		.loc 1 269 7 is_stmt 1 view .LVU159
 596 003a FFF7FEFF 		bl	Error_Handler
 597              	.LVL28:
 598 003e F7E7     		b	.L41
 599              	.L46:
 600              		.align	2
 601              	.L45:
 602 0040 00280040 		.word	1073752064
 603 0044 00004742 		.word	1111949312
 604              		.cfi_endproc
ARM GAS  /tmp/ccTvVTkZ.s 			page 18


 605              	.LFE135:
 607              		.section	.text.HAL_RTC_MspDeInit,"ax",%progbits
 608              		.align	1
 609              		.global	HAL_RTC_MspDeInit
 610              		.syntax unified
 611              		.thumb
 612              		.thumb_func
 614              	HAL_RTC_MspDeInit:
 615              	.LVL29:
 616              	.LFB136:
 280:Core/Src/stm32f4xx_hal_msp.c **** 
 281:Core/Src/stm32f4xx_hal_msp.c **** /**
 282:Core/Src/stm32f4xx_hal_msp.c **** * @brief RTC MSP De-Initialization
 283:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 284:Core/Src/stm32f4xx_hal_msp.c **** * @param hrtc: RTC handle pointer
 285:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 286:Core/Src/stm32f4xx_hal_msp.c **** */
 287:Core/Src/stm32f4xx_hal_msp.c **** void HAL_RTC_MspDeInit(RTC_HandleTypeDef* hrtc)
 288:Core/Src/stm32f4xx_hal_msp.c **** {
 617              		.loc 1 288 1 view -0
 618              		.cfi_startproc
 619              		@ args = 0, pretend = 0, frame = 0
 620              		@ frame_needed = 0, uses_anonymous_args = 0
 621              		@ link register save eliminated.
 289:Core/Src/stm32f4xx_hal_msp.c ****   if(hrtc->Instance==RTC)
 622              		.loc 1 289 3 view .LVU161
 623              		.loc 1 289 10 is_stmt 0 view .LVU162
 624 0000 0268     		ldr	r2, [r0]
 625              		.loc 1 289 5 view .LVU163
 626 0002 044B     		ldr	r3, .L50
 627 0004 9A42     		cmp	r2, r3
 628 0006 00D0     		beq	.L49
 629              	.L47:
 290:Core/Src/stm32f4xx_hal_msp.c ****   {
 291:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspDeInit 0 */
 292:Core/Src/stm32f4xx_hal_msp.c **** 
 293:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END RTC_MspDeInit 0 */
 294:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 295:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_RTC_DISABLE();
 296:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspDeInit 1 */
 297:Core/Src/stm32f4xx_hal_msp.c **** 
 298:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END RTC_MspDeInit 1 */
 299:Core/Src/stm32f4xx_hal_msp.c ****   }
 300:Core/Src/stm32f4xx_hal_msp.c **** 
 301:Core/Src/stm32f4xx_hal_msp.c **** }
 630              		.loc 1 301 1 view .LVU164
 631 0008 7047     		bx	lr
 632              	.L49:
 295:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspDeInit 1 */
 633              		.loc 1 295 5 is_stmt 1 view .LVU165
 634 000a 034B     		ldr	r3, .L50+4
 635 000c 0022     		movs	r2, #0
 636 000e C3F83C2E 		str	r2, [r3, #3644]
 637              		.loc 1 301 1 is_stmt 0 view .LVU166
 638 0012 F9E7     		b	.L47
 639              	.L51:
 640              		.align	2
ARM GAS  /tmp/ccTvVTkZ.s 			page 19


 641              	.L50:
 642 0014 00280040 		.word	1073752064
 643 0018 00004742 		.word	1111949312
 644              		.cfi_endproc
 645              	.LFE136:
 647              		.section	.text.HAL_SPI_MspInit,"ax",%progbits
 648              		.align	1
 649              		.global	HAL_SPI_MspInit
 650              		.syntax unified
 651              		.thumb
 652              		.thumb_func
 654              	HAL_SPI_MspInit:
 655              	.LVL30:
 656              	.LFB137:
 302:Core/Src/stm32f4xx_hal_msp.c **** 
 303:Core/Src/stm32f4xx_hal_msp.c **** /**
 304:Core/Src/stm32f4xx_hal_msp.c **** * @brief SPI MSP Initialization
 305:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 306:Core/Src/stm32f4xx_hal_msp.c **** * @param hspi: SPI handle pointer
 307:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 308:Core/Src/stm32f4xx_hal_msp.c **** */
 309:Core/Src/stm32f4xx_hal_msp.c **** void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
 310:Core/Src/stm32f4xx_hal_msp.c **** {
 657              		.loc 1 310 1 is_stmt 1 view -0
 658              		.cfi_startproc
 659              		@ args = 0, pretend = 0, frame = 32
 660              		@ frame_needed = 0, uses_anonymous_args = 0
 661              		.loc 1 310 1 is_stmt 0 view .LVU168
 662 0000 00B5     		push	{lr}
 663              		.cfi_def_cfa_offset 4
 664              		.cfi_offset 14, -4
 665 0002 89B0     		sub	sp, sp, #36
 666              		.cfi_def_cfa_offset 40
 311:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 667              		.loc 1 311 3 is_stmt 1 view .LVU169
 668              		.loc 1 311 20 is_stmt 0 view .LVU170
 669 0004 0023     		movs	r3, #0
 670 0006 0393     		str	r3, [sp, #12]
 671 0008 0493     		str	r3, [sp, #16]
 672 000a 0593     		str	r3, [sp, #20]
 673 000c 0693     		str	r3, [sp, #24]
 674 000e 0793     		str	r3, [sp, #28]
 312:Core/Src/stm32f4xx_hal_msp.c ****   if(hspi->Instance==SPI1)
 675              		.loc 1 312 3 is_stmt 1 view .LVU171
 676              		.loc 1 312 10 is_stmt 0 view .LVU172
 677 0010 0268     		ldr	r2, [r0]
 678              		.loc 1 312 5 view .LVU173
 679 0012 154B     		ldr	r3, .L56
 680 0014 9A42     		cmp	r2, r3
 681 0016 02D0     		beq	.L55
 682              	.LVL31:
 683              	.L52:
 313:Core/Src/stm32f4xx_hal_msp.c ****   {
 314:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspInit 0 */
 315:Core/Src/stm32f4xx_hal_msp.c **** 
 316:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI1_MspInit 0 */
 317:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
ARM GAS  /tmp/ccTvVTkZ.s 			page 20


 318:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_SPI1_CLK_ENABLE();
 319:Core/Src/stm32f4xx_hal_msp.c **** 
 320:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 321:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 322:Core/Src/stm32f4xx_hal_msp.c ****     PA5     ------> SPI1_SCK
 323:Core/Src/stm32f4xx_hal_msp.c ****     PA6     ------> SPI1_MISO
 324:Core/Src/stm32f4xx_hal_msp.c ****     PA7     ------> SPI1_MOSI
 325:Core/Src/stm32f4xx_hal_msp.c ****     */
 326:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 327:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 328:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 329:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 330:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 331:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 332:Core/Src/stm32f4xx_hal_msp.c **** 
 333:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspInit 1 */
 334:Core/Src/stm32f4xx_hal_msp.c **** 
 335:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI1_MspInit 1 */
 336:Core/Src/stm32f4xx_hal_msp.c ****   }
 337:Core/Src/stm32f4xx_hal_msp.c **** 
 338:Core/Src/stm32f4xx_hal_msp.c **** }
 684              		.loc 1 338 1 view .LVU174
 685 0018 09B0     		add	sp, sp, #36
 686              		.cfi_remember_state
 687              		.cfi_def_cfa_offset 4
 688              		@ sp needed
 689 001a 5DF804FB 		ldr	pc, [sp], #4
 690              	.LVL32:
 691              	.L55:
 692              		.cfi_restore_state
 318:Core/Src/stm32f4xx_hal_msp.c **** 
 693              		.loc 1 318 5 is_stmt 1 view .LVU175
 694              	.LBB8:
 318:Core/Src/stm32f4xx_hal_msp.c **** 
 695              		.loc 1 318 5 view .LVU176
 696 001e 0021     		movs	r1, #0
 697 0020 0191     		str	r1, [sp, #4]
 318:Core/Src/stm32f4xx_hal_msp.c **** 
 698              		.loc 1 318 5 view .LVU177
 699 0022 03F58433 		add	r3, r3, #67584
 700 0026 5A6C     		ldr	r2, [r3, #68]
 701 0028 42F48052 		orr	r2, r2, #4096
 702 002c 5A64     		str	r2, [r3, #68]
 318:Core/Src/stm32f4xx_hal_msp.c **** 
 703              		.loc 1 318 5 view .LVU178
 704 002e 5A6C     		ldr	r2, [r3, #68]
 705 0030 02F48052 		and	r2, r2, #4096
 706 0034 0192     		str	r2, [sp, #4]
 318:Core/Src/stm32f4xx_hal_msp.c **** 
 707              		.loc 1 318 5 view .LVU179
 708 0036 019A     		ldr	r2, [sp, #4]
 709              	.LBE8:
 318:Core/Src/stm32f4xx_hal_msp.c **** 
 710              		.loc 1 318 5 view .LVU180
 320:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 711              		.loc 1 320 5 view .LVU181
 712              	.LBB9:
ARM GAS  /tmp/ccTvVTkZ.s 			page 21


 320:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 713              		.loc 1 320 5 view .LVU182
 714 0038 0291     		str	r1, [sp, #8]
 320:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 715              		.loc 1 320 5 view .LVU183
 716 003a 1A6B     		ldr	r2, [r3, #48]
 717 003c 42F00102 		orr	r2, r2, #1
 718 0040 1A63     		str	r2, [r3, #48]
 320:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 719              		.loc 1 320 5 view .LVU184
 720 0042 1B6B     		ldr	r3, [r3, #48]
 721 0044 03F00103 		and	r3, r3, #1
 722 0048 0293     		str	r3, [sp, #8]
 320:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 723              		.loc 1 320 5 view .LVU185
 724 004a 029B     		ldr	r3, [sp, #8]
 725              	.LBE9:
 320:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 726              		.loc 1 320 5 view .LVU186
 326:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 727              		.loc 1 326 5 view .LVU187
 326:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 728              		.loc 1 326 25 is_stmt 0 view .LVU188
 729 004c E023     		movs	r3, #224
 730 004e 0393     		str	r3, [sp, #12]
 327:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 731              		.loc 1 327 5 is_stmt 1 view .LVU189
 327:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 732              		.loc 1 327 26 is_stmt 0 view .LVU190
 733 0050 0223     		movs	r3, #2
 734 0052 0493     		str	r3, [sp, #16]
 328:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 735              		.loc 1 328 5 is_stmt 1 view .LVU191
 329:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 736              		.loc 1 329 5 view .LVU192
 329:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 737              		.loc 1 329 27 is_stmt 0 view .LVU193
 738 0054 0323     		movs	r3, #3
 739 0056 0693     		str	r3, [sp, #24]
 330:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 740              		.loc 1 330 5 is_stmt 1 view .LVU194
 330:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 741              		.loc 1 330 31 is_stmt 0 view .LVU195
 742 0058 0523     		movs	r3, #5
 743 005a 0793     		str	r3, [sp, #28]
 331:Core/Src/stm32f4xx_hal_msp.c **** 
 744              		.loc 1 331 5 is_stmt 1 view .LVU196
 745 005c 03A9     		add	r1, sp, #12
 746 005e 0348     		ldr	r0, .L56+4
 747              	.LVL33:
 331:Core/Src/stm32f4xx_hal_msp.c **** 
 748              		.loc 1 331 5 is_stmt 0 view .LVU197
 749 0060 FFF7FEFF 		bl	HAL_GPIO_Init
 750              	.LVL34:
 751              		.loc 1 338 1 view .LVU198
 752 0064 D8E7     		b	.L52
 753              	.L57:
ARM GAS  /tmp/ccTvVTkZ.s 			page 22


 754 0066 00BF     		.align	2
 755              	.L56:
 756 0068 00300140 		.word	1073819648
 757 006c 00000240 		.word	1073872896
 758              		.cfi_endproc
 759              	.LFE137:
 761              		.section	.text.HAL_SPI_MspDeInit,"ax",%progbits
 762              		.align	1
 763              		.global	HAL_SPI_MspDeInit
 764              		.syntax unified
 765              		.thumb
 766              		.thumb_func
 768              	HAL_SPI_MspDeInit:
 769              	.LVL35:
 770              	.LFB138:
 339:Core/Src/stm32f4xx_hal_msp.c **** 
 340:Core/Src/stm32f4xx_hal_msp.c **** /**
 341:Core/Src/stm32f4xx_hal_msp.c **** * @brief SPI MSP De-Initialization
 342:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 343:Core/Src/stm32f4xx_hal_msp.c **** * @param hspi: SPI handle pointer
 344:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 345:Core/Src/stm32f4xx_hal_msp.c **** */
 346:Core/Src/stm32f4xx_hal_msp.c **** void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
 347:Core/Src/stm32f4xx_hal_msp.c **** {
 771              		.loc 1 347 1 is_stmt 1 view -0
 772              		.cfi_startproc
 773              		@ args = 0, pretend = 0, frame = 0
 774              		@ frame_needed = 0, uses_anonymous_args = 0
 775              		.loc 1 347 1 is_stmt 0 view .LVU200
 776 0000 08B5     		push	{r3, lr}
 777              		.cfi_def_cfa_offset 8
 778              		.cfi_offset 3, -8
 779              		.cfi_offset 14, -4
 348:Core/Src/stm32f4xx_hal_msp.c ****   if(hspi->Instance==SPI1)
 780              		.loc 1 348 3 is_stmt 1 view .LVU201
 781              		.loc 1 348 10 is_stmt 0 view .LVU202
 782 0002 0268     		ldr	r2, [r0]
 783              		.loc 1 348 5 view .LVU203
 784 0004 064B     		ldr	r3, .L62
 785 0006 9A42     		cmp	r2, r3
 786 0008 00D0     		beq	.L61
 787              	.LVL36:
 788              	.L58:
 349:Core/Src/stm32f4xx_hal_msp.c ****   {
 350:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspDeInit 0 */
 351:Core/Src/stm32f4xx_hal_msp.c **** 
 352:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI1_MspDeInit 0 */
 353:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 354:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_SPI1_CLK_DISABLE();
 355:Core/Src/stm32f4xx_hal_msp.c **** 
 356:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 357:Core/Src/stm32f4xx_hal_msp.c ****     PA5     ------> SPI1_SCK
 358:Core/Src/stm32f4xx_hal_msp.c ****     PA6     ------> SPI1_MISO
 359:Core/Src/stm32f4xx_hal_msp.c ****     PA7     ------> SPI1_MOSI
 360:Core/Src/stm32f4xx_hal_msp.c ****     */
 361:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7);
 362:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  /tmp/ccTvVTkZ.s 			page 23


 363:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspDeInit 1 */
 364:Core/Src/stm32f4xx_hal_msp.c **** 
 365:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI1_MspDeInit 1 */
 366:Core/Src/stm32f4xx_hal_msp.c ****   }
 367:Core/Src/stm32f4xx_hal_msp.c **** 
 368:Core/Src/stm32f4xx_hal_msp.c **** }
 789              		.loc 1 368 1 view .LVU204
 790 000a 08BD     		pop	{r3, pc}
 791              	.LVL37:
 792              	.L61:
 354:Core/Src/stm32f4xx_hal_msp.c **** 
 793              		.loc 1 354 5 is_stmt 1 view .LVU205
 794 000c 054A     		ldr	r2, .L62+4
 795 000e 536C     		ldr	r3, [r2, #68]
 796 0010 23F48053 		bic	r3, r3, #4096
 797 0014 5364     		str	r3, [r2, #68]
 361:Core/Src/stm32f4xx_hal_msp.c **** 
 798              		.loc 1 361 5 view .LVU206
 799 0016 E021     		movs	r1, #224
 800 0018 0348     		ldr	r0, .L62+8
 801              	.LVL38:
 361:Core/Src/stm32f4xx_hal_msp.c **** 
 802              		.loc 1 361 5 is_stmt 0 view .LVU207
 803 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 804              	.LVL39:
 805              		.loc 1 368 1 view .LVU208
 806 001e F4E7     		b	.L58
 807              	.L63:
 808              		.align	2
 809              	.L62:
 810 0020 00300140 		.word	1073819648
 811 0024 00380240 		.word	1073887232
 812 0028 00000240 		.word	1073872896
 813              		.cfi_endproc
 814              	.LFE138:
 816              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 817              		.align	1
 818              		.global	HAL_UART_MspInit
 819              		.syntax unified
 820              		.thumb
 821              		.thumb_func
 823              	HAL_UART_MspInit:
 824              	.LVL40:
 825              	.LFB139:
 369:Core/Src/stm32f4xx_hal_msp.c **** 
 370:Core/Src/stm32f4xx_hal_msp.c **** /**
 371:Core/Src/stm32f4xx_hal_msp.c **** * @brief UART MSP Initialization
 372:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 373:Core/Src/stm32f4xx_hal_msp.c **** * @param huart: UART handle pointer
 374:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 375:Core/Src/stm32f4xx_hal_msp.c **** */
 376:Core/Src/stm32f4xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 377:Core/Src/stm32f4xx_hal_msp.c **** {
 826              		.loc 1 377 1 is_stmt 1 view -0
 827              		.cfi_startproc
 828              		@ args = 0, pretend = 0, frame = 32
 829              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/ccTvVTkZ.s 			page 24


 830              		.loc 1 377 1 is_stmt 0 view .LVU210
 831 0000 00B5     		push	{lr}
 832              		.cfi_def_cfa_offset 4
 833              		.cfi_offset 14, -4
 834 0002 89B0     		sub	sp, sp, #36
 835              		.cfi_def_cfa_offset 40
 378:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 836              		.loc 1 378 3 is_stmt 1 view .LVU211
 837              		.loc 1 378 20 is_stmt 0 view .LVU212
 838 0004 0023     		movs	r3, #0
 839 0006 0393     		str	r3, [sp, #12]
 840 0008 0493     		str	r3, [sp, #16]
 841 000a 0593     		str	r3, [sp, #20]
 842 000c 0693     		str	r3, [sp, #24]
 843 000e 0793     		str	r3, [sp, #28]
 379:Core/Src/stm32f4xx_hal_msp.c ****   if(huart->Instance==USART1)
 844              		.loc 1 379 3 is_stmt 1 view .LVU213
 845              		.loc 1 379 11 is_stmt 0 view .LVU214
 846 0010 0268     		ldr	r2, [r0]
 847              		.loc 1 379 5 view .LVU215
 848 0012 03F18043 		add	r3, r3, #1073741824
 849 0016 03F58833 		add	r3, r3, #69632
 850 001a 9A42     		cmp	r2, r3
 851 001c 02D0     		beq	.L67
 852              	.LVL41:
 853              	.L64:
 380:Core/Src/stm32f4xx_hal_msp.c ****   {
 381:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 0 */
 382:Core/Src/stm32f4xx_hal_msp.c **** 
 383:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 0 */
 384:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 385:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_ENABLE();
 386:Core/Src/stm32f4xx_hal_msp.c **** 
 387:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 388:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 389:Core/Src/stm32f4xx_hal_msp.c ****     PA9     ------> USART1_TX
 390:Core/Src/stm32f4xx_hal_msp.c ****     PA10     ------> USART1_RX
 391:Core/Src/stm32f4xx_hal_msp.c ****     PA11     ------> USART1_CTS
 392:Core/Src/stm32f4xx_hal_msp.c ****     PA12     ------> USART1_RTS
 393:Core/Src/stm32f4xx_hal_msp.c ****     */
 394:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 395:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 396:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 397:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 398:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 399:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 400:Core/Src/stm32f4xx_hal_msp.c **** 
 401:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 1 */
 402:Core/Src/stm32f4xx_hal_msp.c **** 
 403:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 1 */
 404:Core/Src/stm32f4xx_hal_msp.c ****   }
 405:Core/Src/stm32f4xx_hal_msp.c **** 
 406:Core/Src/stm32f4xx_hal_msp.c **** }
 854              		.loc 1 406 1 view .LVU216
 855 001e 09B0     		add	sp, sp, #36
 856              		.cfi_remember_state
 857              		.cfi_def_cfa_offset 4
ARM GAS  /tmp/ccTvVTkZ.s 			page 25


 858              		@ sp needed
 859 0020 5DF804FB 		ldr	pc, [sp], #4
 860              	.LVL42:
 861              	.L67:
 862              		.cfi_restore_state
 385:Core/Src/stm32f4xx_hal_msp.c **** 
 863              		.loc 1 385 5 is_stmt 1 view .LVU217
 864              	.LBB10:
 385:Core/Src/stm32f4xx_hal_msp.c **** 
 865              		.loc 1 385 5 view .LVU218
 866 0024 0021     		movs	r1, #0
 867 0026 0191     		str	r1, [sp, #4]
 385:Core/Src/stm32f4xx_hal_msp.c **** 
 868              		.loc 1 385 5 view .LVU219
 869 0028 03F59433 		add	r3, r3, #75776
 870 002c 5A6C     		ldr	r2, [r3, #68]
 871 002e 42F01002 		orr	r2, r2, #16
 872 0032 5A64     		str	r2, [r3, #68]
 385:Core/Src/stm32f4xx_hal_msp.c **** 
 873              		.loc 1 385 5 view .LVU220
 874 0034 5A6C     		ldr	r2, [r3, #68]
 875 0036 02F01002 		and	r2, r2, #16
 876 003a 0192     		str	r2, [sp, #4]
 385:Core/Src/stm32f4xx_hal_msp.c **** 
 877              		.loc 1 385 5 view .LVU221
 878 003c 019A     		ldr	r2, [sp, #4]
 879              	.LBE10:
 385:Core/Src/stm32f4xx_hal_msp.c **** 
 880              		.loc 1 385 5 view .LVU222
 387:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 881              		.loc 1 387 5 view .LVU223
 882              	.LBB11:
 387:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 883              		.loc 1 387 5 view .LVU224
 884 003e 0291     		str	r1, [sp, #8]
 387:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 885              		.loc 1 387 5 view .LVU225
 886 0040 1A6B     		ldr	r2, [r3, #48]
 887 0042 42F00102 		orr	r2, r2, #1
 888 0046 1A63     		str	r2, [r3, #48]
 387:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 889              		.loc 1 387 5 view .LVU226
 890 0048 1B6B     		ldr	r3, [r3, #48]
 891 004a 03F00103 		and	r3, r3, #1
 892 004e 0293     		str	r3, [sp, #8]
 387:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 893              		.loc 1 387 5 view .LVU227
 894 0050 029B     		ldr	r3, [sp, #8]
 895              	.LBE11:
 387:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 896              		.loc 1 387 5 view .LVU228
 394:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 897              		.loc 1 394 5 view .LVU229
 394:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 898              		.loc 1 394 25 is_stmt 0 view .LVU230
 899 0052 4FF4F053 		mov	r3, #7680
 900 0056 0393     		str	r3, [sp, #12]
ARM GAS  /tmp/ccTvVTkZ.s 			page 26


 395:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 901              		.loc 1 395 5 is_stmt 1 view .LVU231
 395:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 902              		.loc 1 395 26 is_stmt 0 view .LVU232
 903 0058 0223     		movs	r3, #2
 904 005a 0493     		str	r3, [sp, #16]
 396:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 905              		.loc 1 396 5 is_stmt 1 view .LVU233
 397:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 906              		.loc 1 397 5 view .LVU234
 397:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 907              		.loc 1 397 27 is_stmt 0 view .LVU235
 908 005c 0323     		movs	r3, #3
 909 005e 0693     		str	r3, [sp, #24]
 398:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 910              		.loc 1 398 5 is_stmt 1 view .LVU236
 398:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 911              		.loc 1 398 31 is_stmt 0 view .LVU237
 912 0060 0723     		movs	r3, #7
 913 0062 0793     		str	r3, [sp, #28]
 399:Core/Src/stm32f4xx_hal_msp.c **** 
 914              		.loc 1 399 5 is_stmt 1 view .LVU238
 915 0064 03A9     		add	r1, sp, #12
 916 0066 0248     		ldr	r0, .L68
 917              	.LVL43:
 399:Core/Src/stm32f4xx_hal_msp.c **** 
 918              		.loc 1 399 5 is_stmt 0 view .LVU239
 919 0068 FFF7FEFF 		bl	HAL_GPIO_Init
 920              	.LVL44:
 921              		.loc 1 406 1 view .LVU240
 922 006c D7E7     		b	.L64
 923              	.L69:
 924 006e 00BF     		.align	2
 925              	.L68:
 926 0070 00000240 		.word	1073872896
 927              		.cfi_endproc
 928              	.LFE139:
 930              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 931              		.align	1
 932              		.global	HAL_UART_MspDeInit
 933              		.syntax unified
 934              		.thumb
 935              		.thumb_func
 937              	HAL_UART_MspDeInit:
 938              	.LVL45:
 939              	.LFB140:
 407:Core/Src/stm32f4xx_hal_msp.c **** 
 408:Core/Src/stm32f4xx_hal_msp.c **** /**
 409:Core/Src/stm32f4xx_hal_msp.c **** * @brief UART MSP De-Initialization
 410:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 411:Core/Src/stm32f4xx_hal_msp.c **** * @param huart: UART handle pointer
 412:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 413:Core/Src/stm32f4xx_hal_msp.c **** */
 414:Core/Src/stm32f4xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 415:Core/Src/stm32f4xx_hal_msp.c **** {
 940              		.loc 1 415 1 is_stmt 1 view -0
 941              		.cfi_startproc
ARM GAS  /tmp/ccTvVTkZ.s 			page 27


 942              		@ args = 0, pretend = 0, frame = 0
 943              		@ frame_needed = 0, uses_anonymous_args = 0
 944              		.loc 1 415 1 is_stmt 0 view .LVU242
 945 0000 08B5     		push	{r3, lr}
 946              		.cfi_def_cfa_offset 8
 947              		.cfi_offset 3, -8
 948              		.cfi_offset 14, -4
 416:Core/Src/stm32f4xx_hal_msp.c ****   if(huart->Instance==USART1)
 949              		.loc 1 416 3 is_stmt 1 view .LVU243
 950              		.loc 1 416 11 is_stmt 0 view .LVU244
 951 0002 0268     		ldr	r2, [r0]
 952              		.loc 1 416 5 view .LVU245
 953 0004 074B     		ldr	r3, .L74
 954 0006 9A42     		cmp	r2, r3
 955 0008 00D0     		beq	.L73
 956              	.LVL46:
 957              	.L70:
 417:Core/Src/stm32f4xx_hal_msp.c ****   {
 418:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 0 */
 419:Core/Src/stm32f4xx_hal_msp.c **** 
 420:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 0 */
 421:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 422:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_DISABLE();
 423:Core/Src/stm32f4xx_hal_msp.c **** 
 424:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 425:Core/Src/stm32f4xx_hal_msp.c ****     PA9     ------> USART1_TX
 426:Core/Src/stm32f4xx_hal_msp.c ****     PA10     ------> USART1_RX
 427:Core/Src/stm32f4xx_hal_msp.c ****     PA11     ------> USART1_CTS
 428:Core/Src/stm32f4xx_hal_msp.c ****     PA12     ------> USART1_RTS
 429:Core/Src/stm32f4xx_hal_msp.c ****     */
 430:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12);
 431:Core/Src/stm32f4xx_hal_msp.c **** 
 432:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 1 */
 433:Core/Src/stm32f4xx_hal_msp.c **** 
 434:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 1 */
 435:Core/Src/stm32f4xx_hal_msp.c ****   }
 436:Core/Src/stm32f4xx_hal_msp.c **** 
 437:Core/Src/stm32f4xx_hal_msp.c **** }
 958              		.loc 1 437 1 view .LVU246
 959 000a 08BD     		pop	{r3, pc}
 960              	.LVL47:
 961              	.L73:
 422:Core/Src/stm32f4xx_hal_msp.c **** 
 962              		.loc 1 422 5 is_stmt 1 view .LVU247
 963 000c 064A     		ldr	r2, .L74+4
 964 000e 536C     		ldr	r3, [r2, #68]
 965 0010 23F01003 		bic	r3, r3, #16
 966 0014 5364     		str	r3, [r2, #68]
 430:Core/Src/stm32f4xx_hal_msp.c **** 
 967              		.loc 1 430 5 view .LVU248
 968 0016 4FF4F051 		mov	r1, #7680
 969 001a 0448     		ldr	r0, .L74+8
 970              	.LVL48:
 430:Core/Src/stm32f4xx_hal_msp.c **** 
 971              		.loc 1 430 5 is_stmt 0 view .LVU249
 972 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 973              	.LVL49:
ARM GAS  /tmp/ccTvVTkZ.s 			page 28


 974              		.loc 1 437 1 view .LVU250
 975 0020 F3E7     		b	.L70
 976              	.L75:
 977 0022 00BF     		.align	2
 978              	.L74:
 979 0024 00100140 		.word	1073811456
 980 0028 00380240 		.word	1073887232
 981 002c 00000240 		.word	1073872896
 982              		.cfi_endproc
 983              	.LFE140:
 985              		.text
 986              	.Letext0:
 987              		.file 2 "/usr/arm-none-eabi/include/machine/_default_types.h"
 988              		.file 3 "/usr/arm-none-eabi/include/sys/_stdint.h"
 989              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f401xc.h"
 990              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h"
 991              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 992              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h"
 993              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 994              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 995              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_i2c.h"
 996              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_i2s.h"
 997              		.file 12 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rtc.h"
 998              		.file 13 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_spi.h"
 999              		.file 14 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
 1000              		.file 15 "Core/Inc/main.h"
ARM GAS  /tmp/ccTvVTkZ.s 			page 29


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f4xx_hal_msp.c
     /tmp/ccTvVTkZ.s:21     .text.HAL_MspInit:00000000 $t
     /tmp/ccTvVTkZ.s:27     .text.HAL_MspInit:00000000 HAL_MspInit
     /tmp/ccTvVTkZ.s:78     .text.HAL_MspInit:00000034 $d
     /tmp/ccTvVTkZ.s:83     .text.HAL_I2C_MspInit:00000000 $t
     /tmp/ccTvVTkZ.s:89     .text.HAL_I2C_MspInit:00000000 HAL_I2C_MspInit
     /tmp/ccTvVTkZ.s:193    .text.HAL_I2C_MspInit:00000064 $d
     /tmp/ccTvVTkZ.s:200    .text.HAL_I2C_MspDeInit:00000000 $t
     /tmp/ccTvVTkZ.s:206    .text.HAL_I2C_MspDeInit:00000000 HAL_I2C_MspDeInit
     /tmp/ccTvVTkZ.s:250    .text.HAL_I2C_MspDeInit:0000002c $d
     /tmp/ccTvVTkZ.s:257    .text.HAL_I2S_MspInit:00000000 $t
     /tmp/ccTvVTkZ.s:263    .text.HAL_I2S_MspInit:00000000 HAL_I2S_MspInit
     /tmp/ccTvVTkZ.s:458    .text.HAL_I2S_MspInit:000000c4 $d
     /tmp/ccTvVTkZ.s:467    .text.HAL_I2S_MspDeInit:00000000 $t
     /tmp/ccTvVTkZ.s:473    .text.HAL_I2S_MspDeInit:00000000 HAL_I2S_MspDeInit
     /tmp/ccTvVTkZ.s:518    .text.HAL_I2S_MspDeInit:0000002c $d
     /tmp/ccTvVTkZ.s:525    .text.HAL_RTC_MspInit:00000000 $t
     /tmp/ccTvVTkZ.s:531    .text.HAL_RTC_MspInit:00000000 HAL_RTC_MspInit
     /tmp/ccTvVTkZ.s:602    .text.HAL_RTC_MspInit:00000040 $d
     /tmp/ccTvVTkZ.s:608    .text.HAL_RTC_MspDeInit:00000000 $t
     /tmp/ccTvVTkZ.s:614    .text.HAL_RTC_MspDeInit:00000000 HAL_RTC_MspDeInit
     /tmp/ccTvVTkZ.s:642    .text.HAL_RTC_MspDeInit:00000014 $d
     /tmp/ccTvVTkZ.s:648    .text.HAL_SPI_MspInit:00000000 $t
     /tmp/ccTvVTkZ.s:654    .text.HAL_SPI_MspInit:00000000 HAL_SPI_MspInit
     /tmp/ccTvVTkZ.s:756    .text.HAL_SPI_MspInit:00000068 $d
     /tmp/ccTvVTkZ.s:762    .text.HAL_SPI_MspDeInit:00000000 $t
     /tmp/ccTvVTkZ.s:768    .text.HAL_SPI_MspDeInit:00000000 HAL_SPI_MspDeInit
     /tmp/ccTvVTkZ.s:810    .text.HAL_SPI_MspDeInit:00000020 $d
     /tmp/ccTvVTkZ.s:817    .text.HAL_UART_MspInit:00000000 $t
     /tmp/ccTvVTkZ.s:823    .text.HAL_UART_MspInit:00000000 HAL_UART_MspInit
     /tmp/ccTvVTkZ.s:926    .text.HAL_UART_MspInit:00000070 $d
     /tmp/ccTvVTkZ.s:931    .text.HAL_UART_MspDeInit:00000000 $t
     /tmp/ccTvVTkZ.s:937    .text.HAL_UART_MspDeInit:00000000 HAL_UART_MspDeInit
     /tmp/ccTvVTkZ.s:979    .text.HAL_UART_MspDeInit:00000024 $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_GPIO_DeInit
HAL_RCCEx_PeriphCLKConfig
HAL_DMA_Init
Error_Handler
hdma_spi2_tx
HAL_DMA_DeInit
