// Seed: 576753292
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  uwire id_8 = 1;
  id_9(
      .id_0(1 < id_6), .id_1(1 == 1'b0), .id_2(id_3)
  );
  tri1 id_10 = id_4 == 1'b0;
endmodule
module module_1 (
    input supply1 id_0,
    input tri id_1,
    input uwire id_2,
    input tri id_3,
    input tri0 id_4,
    input tri0 id_5,
    input tri id_6,
    input wand id_7,
    output wand id_8,
    output supply0 id_9,
    input wand id_10
    , id_13,
    output uwire id_11
);
  wire id_14;
  module_0(
      id_13, id_13, id_13, id_13, id_14, id_14, id_14
  );
  wire id_15, id_16;
  xor (id_11, id_4, id_10, id_7, id_5, id_1, id_3, id_13, id_2, id_0);
  id_17(
      .id_0(id_7 - 1'b0), .id_1(id_9), .id_2(1), .id_3(1), .id_4(1 == id_0)
  );
endmodule
