Release 13.2 - xst O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: pipeline.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "pipeline.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "pipeline"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : pipeline
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file \"C:\Users\Mariano\Desktop\pipeline-arquitectura-2013\Pipeline\SumadorPC.v\" into library work
Parsing module <SumadorPC>.
Analyzing Verilog file \"C:\Users\Mariano\Desktop\pipeline-arquitectura-2013\Pipeline\storeTypes.v\" into library work
Parsing module <storeTypes>.
Analyzing Verilog file \"C:\Users\Mariano\Desktop\pipeline-arquitectura-2013\Pipeline\ShiftSalto.v\" into library work
Parsing module <ShiftSalto>.
Analyzing Verilog file \"C:\Users\Mariano\Desktop\pipeline-arquitectura-2013\Pipeline\SaltosMUX.v\" into library work
Parsing module <SaltosMUX>.
Analyzing Verilog file \"C:\Users\Mariano\Desktop\pipeline-arquitectura-2013\Pipeline\SaltosALU.v\" into library work
Parsing module <SaltosALU>.
Analyzing Verilog file \"C:\Users\Mariano\Desktop\pipeline-arquitectura-2013\Pipeline\RegistrosMUX.v\" into library work
Parsing module <RegistrosMUX>.
Analyzing Verilog file \"C:\Users\Mariano\Desktop\pipeline-arquitectura-2013\Pipeline\Registros.v\" into library work
Parsing module <Registros>.
Analyzing Verilog file \"C:\Users\Mariano\Desktop\pipeline-arquitectura-2013\Pipeline\Pc.v\" into library work
Parsing module <Pc>.
Analyzing Verilog file \"C:\Users\Mariano\Desktop\pipeline-arquitectura-2013\Pipeline\muxRegData.v\" into library work
Parsing module <muxRegData>.
Analyzing Verilog file \"C:\Users\Mariano\Desktop\pipeline-arquitectura-2013\Pipeline\MuxReg.v\" into library work
Parsing module <MuxReg>.
Analyzing Verilog file \"C:\Users\Mariano\Desktop\pipeline-arquitectura-2013\Pipeline\muxJumpReg.v\" into library work
Parsing module <muxJumpReg>.
Analyzing Verilog file \"C:\Users\Mariano\Desktop\pipeline-arquitectura-2013\Pipeline\mux3a1.v\" into library work
Parsing module <mux3a1>.
Analyzing Verilog file \"C:\Users\Mariano\Desktop\pipeline-arquitectura-2013\Pipeline\MEM_WB.v\" into library work
Parsing module <MEM_WB>.
Analyzing Verilog file \"C:\Users\Mariano\Desktop\pipeline-arquitectura-2013\Pipeline\memoriaDeInstrucciones.v\" into library work
Parsing module <memoriaDeInstrucciones>.
Analyzing Verilog file \"C:\Users\Mariano\Desktop\pipeline-arquitectura-2013\Pipeline\MemoriaDeDatos.v\" into library work
Parsing module <MemoriaDeDatos>.
Analyzing Verilog file \"C:\Users\Mariano\Desktop\pipeline-arquitectura-2013\Pipeline\loadTypes.v\" into library work
Parsing module <loadTypes>.
Analyzing Verilog file \"C:\Users\Mariano\Desktop\pipeline-arquitectura-2013\Pipeline\jrMux.v\" into library work
Parsing module <jrMux>.
Analyzing Verilog file \"C:\Users\Mariano\Desktop\pipeline-arquitectura-2013\Pipeline\IF_ID.v\" into library work
Parsing module <IF_ID>.
Analyzing Verilog file \"C:\Users\Mariano\Desktop\pipeline-arquitectura-2013\Pipeline\ID_EX.v\" into library work
Parsing module <ID_EX>.
Analyzing Verilog file \"C:\Users\Mariano\Desktop\pipeline-arquitectura-2013\Pipeline\Hazard.v\" into library work
Parsing module <Hazard>.
Analyzing Verilog file \"C:\Users\Mariano\Desktop\pipeline-arquitectura-2013\Pipeline\EX_MEM.v\" into library work
Parsing module <EX_MEM>.
Analyzing Verilog file \"C:\Users\Mariano\Desktop\pipeline-arquitectura-2013\Pipeline\ExtensionSigno.v\" into library work
Parsing module <ExtensionSigno>.
Analyzing Verilog file \"C:\Users\Mariano\Desktop\pipeline-arquitectura-2013\Pipeline\EscRegMux.v\" into library work
Parsing module <EscRegMux>.
Analyzing Verilog file \"C:\Users\Mariano\Desktop\pipeline-arquitectura-2013\Pipeline\debug.v\" into library work
Parsing module <debug>.
Analyzing Verilog file \"C:\Users\Mariano\Desktop\pipeline-arquitectura-2013\Pipeline\DatosMUX.v\" into library work
Parsing module <DatosMUX>.
Analyzing Verilog file \"C:\Users\Mariano\Desktop\pipeline-arquitectura-2013\Pipeline\Cortocircuito.v\" into library work
Parsing module <Cortocircuito>.
Analyzing Verilog file \"C:\Users\Mariano\Desktop\pipeline-arquitectura-2013\Pipeline\ControlALU.v\" into library work
Parsing module <ControlALU>.
Analyzing Verilog file \"C:\Users\Mariano\Desktop\pipeline-arquitectura-2013\Pipeline\Control.v\" into library work
Parsing module <Control>.
Analyzing Verilog file \"C:\Users\Mariano\Desktop\pipeline-arquitectura-2013\Pipeline\comparadorReg.v\" into library work
Parsing module <comparadorReg>.
Analyzing Verilog file \"C:\Users\Mariano\Desktop\pipeline-arquitectura-2013\Pipeline\Branch.v\" into library work
Parsing module <Branch>.
Analyzing Verilog file \"C:\Users\Mariano\Desktop\pipeline-arquitectura-2013\Pipeline\baud_gen.v\" into library work
Parsing module <baud_gen>.
Analyzing Verilog file \"C:\Users\Mariano\Desktop\pipeline-arquitectura-2013\Pipeline\AluMUX.v\" into library work
Parsing module <AluMUX>.
Analyzing Verilog file \"C:\Users\Mariano\Desktop\pipeline-arquitectura-2013\Pipeline\ALU.v\" into library work
Parsing module <ALU>.
Analyzing Verilog file \"C:\Users\Mariano\Desktop\pipeline-arquitectura-2013\Pipeline\pipeline.v\" into library work
Parsing module <pipeline>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "C:\Users\Mariano\Desktop\pipeline-arquitectura-2013\Pipeline\pipeline.v" Line 101: Port inst is not connected to this instance

Elaborating module <pipeline>.

Elaborating module <SaltosMUX>.

Elaborating module <Pc>.

Elaborating module <memoriaDeInstrucciones>.
WARNING:HDLCompiler:189 - "C:\Users\Mariano\Desktop\pipeline-arquitectura-2013\Pipeline\pipeline.v" Line 70: Size mismatch in connection of port <direccion>. Formal port size is 10-bit while actual signal size is 32-bit.

Elaborating module <SumadorPC>.

Elaborating module <IF_ID>.

Elaborating module <muxJumpReg>.

Elaborating module <muxRegData>.

Elaborating module <Registros>.

Elaborating module <EscRegMux>.

Elaborating module <ExtensionSigno>.

Elaborating module <Control>.

Elaborating module <SaltosALU>.
WARNING:HDLCompiler:1127 - "C:\Users\Mariano\Desktop\pipeline-arquitectura-2013\Pipeline\SaltosALU.v" Line 27: Assignment to aux ignored, since the identifier is never used

Elaborating module <Hazard>.

Elaborating module <jrMux>.

Elaborating module <ShiftSalto>.

Elaborating module <comparadorReg>.

Elaborating module <Branch>.

Elaborating module <MuxReg>.

Elaborating module <ID_EX>.

Elaborating module <RegistrosMUX>.

Elaborating module <mux3a1>.

Elaborating module <AluMUX>.

Elaborating module <ALU>.

Elaborating module <Cortocircuito>.

Elaborating module <ControlALU>.

Elaborating module <EX_MEM>.
WARNING:HDLCompiler:1127 - "C:\Users\Mariano\Desktop\pipeline-arquitectura-2013\Pipeline\pipeline.v" Line 375: Assignment to c20 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Mariano\Desktop\pipeline-arquitectura-2013\Pipeline\pipeline.v" Line 382: Assignment to c23 ignored, since the identifier is never used

Elaborating module <MemoriaDeDatos>.
WARNING:HDLCompiler:189 - "C:\Users\Mariano\Desktop\pipeline-arquitectura-2013\Pipeline\pipeline.v" Line 399: Size mismatch in connection of port <direccion>. Formal port size is 10-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Mariano\Desktop\pipeline-arquitectura-2013\Pipeline\pipeline.v" Line 400: Size mismatch in connection of port <direccion_dbg>. Formal port size is 10-bit while actual signal size is 32-bit.

Elaborating module <storeTypes>.

Elaborating module <loadTypes>.

Elaborating module <MEM_WB>.

Elaborating module <DatosMUX>.

Elaborating module <baud_gen>.
WARNING:HDLCompiler:413 - "C:\Users\Mariano\Desktop\pipeline-arquitectura-2013\Pipeline\baud_gen.v" Line 51: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Mariano\Desktop\pipeline-arquitectura-2013\Pipeline\baud_gen.v" Line 54: Result of 32-bit expression is truncated to fit in 1-bit target.

Elaborating module <debug>.
WARNING:HDLCompiler:413 - "C:\Users\Mariano\Desktop\pipeline-arquitectura-2013\Pipeline\debug.v" Line 51: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:1127 - "C:\Users\Mariano\Desktop\pipeline-arquitectura-2013\Pipeline\debug.v" Line 84: Assignment to uart_signal ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "C:\Users\Mariano\Desktop\pipeline-arquitectura-2013\Pipeline\pipeline.v" Line 487: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:552 - "C:\Users\Mariano\Desktop\pipeline-arquitectura-2013\Pipeline\pipeline.v" Line 101: Input port inst[31] is not connected on this instance

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <pipeline>.
    Related source file is "c:/users/mariano/desktop/pipeline-arquitectura-2013/pipeline/pipeline.v".
WARNING:Xst:2898 - Port 'inst', unconnected in block instance 'muxJumpReg', is tied to GND.
INFO:Xst:3210 - "c:/users/mariano/desktop/pipeline-arquitectura-2013/pipeline/pipeline.v" line 351: Output port <BranchOUT> of the instance <EX_MEM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/mariano/desktop/pipeline-arquitectura-2013/pipeline/pipeline.v" line 351: Output port <zeroOUT> of the instance <EX_MEM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/mariano/desktop/pipeline-arquitectura-2013/pipeline/pipeline.v" line 469: Output port <q> of the instance <baud_gen> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <pipeline> synthesized.

Synthesizing Unit <SaltosMUX>.
    Related source file is "c:/users/mariano/desktop/pipeline-arquitectura-2013/pipeline/saltosmux.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <SaltosMUX> synthesized.

Synthesizing Unit <Pc>.
    Related source file is "c:/users/mariano/desktop/pipeline-arquitectura-2013/pipeline/pc.v".
    Found 32-bit register for signal <dirSalida>.
    Found 1-bit register for signal <aux>.
    Summary:
	inferred  33 D-type flip-flop(s).
Unit <Pc> synthesized.

Synthesizing Unit <memoriaDeInstrucciones>.
    Related source file is "c:/users/mariano/desktop/pipeline-arquitectura-2013/pipeline/memoriadeinstrucciones.v".
WARNING:Xst:2999 - Signal 'rom', unconnected in block 'memoriaDeInstrucciones', is tied to its initial value.
    Found 1024x32-bit single-port Read Only RAM <Mram_rom> for signal <rom>.
    Found 32-bit register for signal <auxData>.
    Summary:
	inferred   1 RAM(s).
	inferred  32 D-type flip-flop(s).
Unit <memoriaDeInstrucciones> synthesized.

Synthesizing Unit <SumadorPC>.
    Related source file is "c:/users/mariano/desktop/pipeline-arquitectura-2013/pipeline/sumadorpc.v".
    Found 32-bit adder for signal <aux> created at line 30.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <SumadorPC> synthesized.

Synthesizing Unit <IF_ID>.
    Related source file is "c:/users/mariano/desktop/pipeline-arquitectura-2013/pipeline/if_id.v".
    Found 32-bit register for signal <instruccionOUT>.
    Found 32-bit register for signal <nextPcOUT>.
    Summary:
	inferred  64 D-type flip-flop(s).
Unit <IF_ID> synthesized.

Synthesizing Unit <muxJumpReg>.
    Related source file is "c:/users/mariano/desktop/pipeline-arquitectura-2013/pipeline/muxjumpreg.v".
WARNING:Xst:647 - Input <inst<25:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <inst<10:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pc<4:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred   1 Multiplexer(s).
Unit <muxJumpReg> synthesized.

Synthesizing Unit <muxRegData>.
    Related source file is "c:/users/mariano/desktop/pipeline-arquitectura-2013/pipeline/muxregdata.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <muxRegData> synthesized.

Synthesizing Unit <Registros>.
    Related source file is "c:/users/mariano/desktop/pipeline-arquitectura-2013/pipeline/registros.v".
    Found 32x32-bit dual-port RAM <Mram_RegFile> for signal <RegFile>.
    Summary:
	inferred   3 RAM(s).
Unit <Registros> synthesized.

Synthesizing Unit <EscRegMux>.
    Related source file is "c:/users/mariano/desktop/pipeline-arquitectura-2013/pipeline/escregmux.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <EscRegMux> synthesized.

Synthesizing Unit <ExtensionSigno>.
    Related source file is "c:/users/mariano/desktop/pipeline-arquitectura-2013/pipeline/extensionsigno.v".
    Found 32-bit adder for signal <GND_11_o_PWR_11_o_add_1_OUT> created at line 30.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 Multiplexer(s).
Unit <ExtensionSigno> synthesized.

Synthesizing Unit <Control>.
    Related source file is "c:/users/mariano/desktop/pipeline-arquitectura-2013/pipeline/control.v".
    Summary:
	inferred  29 Multiplexer(s).
Unit <Control> synthesized.

Synthesizing Unit <SaltosALU>.
    Related source file is "c:/users/mariano/desktop/pipeline-arquitectura-2013/pipeline/saltosalu.v".
WARNING:Xst:647 - Input <ShiftLeft<31:30>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit adder for signal <ALUResult> created at line 30.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <SaltosALU> synthesized.

Synthesizing Unit <Hazard>.
    Related source file is "c:/users/mariano/desktop/pipeline-arquitectura-2013/pipeline/hazard.v".
WARNING:Xst:647 - Input <opCode<25:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 5-bit comparator equal for signal <Rt[4]_RtEx[4]_equal_1_o> created at line 36
    Found 5-bit comparator equal for signal <Rs[4]_RtEx[4]_equal_2_o> created at line 36
    Summary:
	inferred   2 Comparator(s).
	inferred   3 Multiplexer(s).
Unit <Hazard> synthesized.

Synthesizing Unit <jrMux>.
    Related source file is "c:/users/mariano/desktop/pipeline-arquitectura-2013/pipeline/jrmux.v".
WARNING:Xst:647 - Input <opCode<25:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred   1 Multiplexer(s).
Unit <jrMux> synthesized.

Synthesizing Unit <ShiftSalto>.
    Related source file is "c:/users/mariano/desktop/pipeline-arquitectura-2013/pipeline/shiftsalto.v".
    Summary:
	no macro.
Unit <ShiftSalto> synthesized.

Synthesizing Unit <comparadorReg>.
    Related source file is "c:/users/mariano/desktop/pipeline-arquitectura-2013/pipeline/comparadorreg.v".
WARNING:Xst:737 - Found 1-bit latch for signal <salto>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 32-bit comparator equal for signal <A[31]_B[31]_equal_1_o> created at line 33
    Summary:
	inferred   1 Latch(s).
	inferred   1 Comparator(s).
Unit <comparadorReg> synthesized.

Synthesizing Unit <Branch>.
    Related source file is "c:/users/mariano/desktop/pipeline-arquitectura-2013/pipeline/branch.v".
    Summary:
	no macro.
Unit <Branch> synthesized.

Synthesizing Unit <MuxReg>.
    Related source file is "c:/users/mariano/desktop/pipeline-arquitectura-2013/pipeline/muxreg.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <MuxReg> synthesized.

Synthesizing Unit <ID_EX>.
    Related source file is "c:/users/mariano/desktop/pipeline-arquitectura-2013/pipeline/id_ex.v".
    Found 1-bit register for signal <BranchOUT>.
    Found 1-bit register for signal <MemReadOUT>.
    Found 1-bit register for signal <MemtoRegOUT>.
    Found 1-bit register for signal <MemWriteOUT>.
    Found 1-bit register for signal <ALUSrcOUT>.
    Found 1-bit register for signal <ShiftOUT>.
    Found 1-bit register for signal <RegWriteOUT>.
    Found 2-bit register for signal <ALUOpOUT>.
    Found 32-bit register for signal <readData1OUT>.
    Found 32-bit register for signal <readData2OUT>.
    Found 32-bit register for signal <signExtOUT>.
    Found 5-bit register for signal <ins20_16OUT>.
    Found 5-bit register for signal <ins15_11OUT>.
    Found 5-bit register for signal <ins25_21OUT>.
    Found 5-bit register for signal <ins10_6OUT>.
    Found 6-bit register for signal <ins31_26OUT>.
    Found 32-bit register for signal <ins31_0OUT>.
    Found 1-bit register for signal <finOUT>.
    Found 1-bit register for signal <RegDstOUT>.
    Summary:
	inferred 165 D-type flip-flop(s).
Unit <ID_EX> synthesized.

Synthesizing Unit <RegistrosMUX>.
    Related source file is "c:/users/mariano/desktop/pipeline-arquitectura-2013/pipeline/registrosmux.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <RegistrosMUX> synthesized.

Synthesizing Unit <mux3a1>.
    Related source file is "c:/users/mariano/desktop/pipeline-arquitectura-2013/pipeline/mux3a1.v".
    Found 32-bit 4-to-1 multiplexer for signal <valor> created at line 29.
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux3a1> synthesized.

Synthesizing Unit <AluMUX>.
    Related source file is "c:/users/mariano/desktop/pipeline-arquitectura-2013/pipeline/alumux.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <AluMUX> synthesized.

Synthesizing Unit <ALU>.
    Related source file is "c:/users/mariano/desktop/pipeline-arquitectura-2013/pipeline/alu.v".
    Found 32-bit subtractor for signal <A[31]_B[31]_sub_16_OUT> created at line 48.
    Found 32-bit adder for signal <A[31]_B[31]_add_11_OUT> created at line 44.
    Found 32-bit shifter logical left for signal <B[31]_shiftV[4]_shift_left_1_OUT> created at line 33
    Found 32-bit shifter logical right for signal <B[31]_shiftV[4]_shift_right_2_OUT> created at line 34
    Found 32-bit shifter logical right for signal <B[31]_A[31]_shift_right_14_OUT> created at line 46
    Found 32-bit shifter logical right for signal <A[31]_B[31]_shift_right_20_OUT> created at line 52
    Found 32-bit 15-to-1 multiplexer for signal <ALUctl[3]_B[15]_wide_mux_21_OUT> created at line 41.
    Found 32-bit comparator greater for signal <A[31]_B[31]_LessThan_17_o> created at line 49
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred   4 Multiplexer(s).
	inferred   4 Combinational logic shifter(s).
Unit <ALU> synthesized.

Synthesizing Unit <Cortocircuito>.
    Related source file is "c:/users/mariano/desktop/pipeline-arquitectura-2013/pipeline/cortocircuito.v".
    Found 5-bit comparator equal for signal <RdWb[4]_Rt[4]_equal_2_o> created at line 35
    Found 5-bit comparator equal for signal <n0003> created at line 35
    Found 5-bit comparator equal for signal <RdWb[4]_Rs[4]_equal_13_o> created at line 48
    Found 5-bit comparator equal for signal <n0019> created at line 48
    Found 5-bit comparator equal for signal <RdEx[4]_RsD[4]_equal_24_o> created at line 62
    Found 5-bit comparator equal for signal <RdEx[4]_RtD[4]_equal_27_o> created at line 71
    Summary:
	inferred   6 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <Cortocircuito> synthesized.

Synthesizing Unit <ControlALU>.
    Related source file is "c:/users/mariano/desktop/pipeline-arquitectura-2013/pipeline/controlalu.v".
WARNING:Xst:647 - Input <instruccion<25:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred  20 Multiplexer(s).
Unit <ControlALU> synthesized.

Synthesizing Unit <EX_MEM>.
    Related source file is "c:/users/mariano/desktop/pipeline-arquitectura-2013/pipeline/ex_mem.v".
    Found 1-bit register for signal <MemReadOUT>.
    Found 1-bit register for signal <MemtoRegOUT>.
    Found 1-bit register for signal <MemWriteOUT>.
    Found 1-bit register for signal <RegWriteOUT>.
    Found 1-bit register for signal <zeroOUT>.
    Found 32-bit register for signal <ALU_OUT>.
    Found 32-bit register for signal <readData2OUT>.
    Found 5-bit register for signal <DestinoOUT>.
    Found 6-bit register for signal <tipoLoadOUT>.
    Found 1-bit register for signal <finOUT>.
    Found 1-bit register for signal <BranchOUT>.
    Summary:
	inferred  82 D-type flip-flop(s).
Unit <EX_MEM> synthesized.

Synthesizing Unit <MemoriaDeDatos>.
    Related source file is "c:/users/mariano/desktop/pipeline-arquitectura-2013/pipeline/memoriadedatos.v".
    Found 1024x32-bit dual-port RAM <Mram_ram> for signal <ram>.
    Found 32-bit register for signal <data1>.
    Found 32-bit register for signal <data>.
    Summary:
	inferred   1 RAM(s).
	inferred  64 D-type flip-flop(s).
Unit <MemoriaDeDatos> synthesized.

Synthesizing Unit <storeTypes>.
    Related source file is "c:/users/mariano/desktop/pipeline-arquitectura-2013/pipeline/storetypes.v".
    Found 32-bit adder for signal <GND_31_o_PWR_31_o_add_1_OUT> created at line 37.
    Found 32-bit adder for signal <GND_31_o_PWR_31_o_add_4_OUT> created at line 44.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   2 Multiplexer(s).
Unit <storeTypes> synthesized.

Synthesizing Unit <loadTypes>.
    Related source file is "c:/users/mariano/desktop/pipeline-arquitectura-2013/pipeline/loadtypes.v".
    Found 32-bit adder for signal <GND_32_o_PWR_32_o_add_1_OUT> created at line 37.
    Found 32-bit adder for signal <GND_32_o_PWR_32_o_add_4_OUT> created at line 44.
    Found 32-bit 5-to-1 multiplexer for signal <_n0059> created at line 24.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   8 Multiplexer(s).
Unit <loadTypes> synthesized.

Synthesizing Unit <MEM_WB>.
    Related source file is "c:/users/mariano/desktop/pipeline-arquitectura-2013/pipeline/mem_wb.v".
    Found 1-bit register for signal <RegWriteOUT>.
    Found 32-bit register for signal <dataOUT>.
    Found 32-bit register for signal <ALU_OUT>.
    Found 5-bit register for signal <DestinoOUT>.
    Found 1-bit register for signal <finOUT>.
    Found 1-bit register for signal <MemtoRegOUT>.
    Summary:
	inferred  72 D-type flip-flop(s).
Unit <MEM_WB> synthesized.

Synthesizing Unit <DatosMUX>.
    Related source file is "c:/users/mariano/desktop/pipeline-arquitectura-2013/pipeline/datosmux.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <DatosMUX> synthesized.

Synthesizing Unit <baud_gen>.
    Related source file is "c:/users/mariano/desktop/pipeline-arquitectura-2013/pipeline/baud_gen.v".
        N = 8
        M = 163
    Found 8-bit register for signal <r_reg>.
    Found 1-bit register for signal <aux>.
    Found 9-bit adder for signal <n0019[8:0]> created at line 51.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   9 D-type flip-flop(s).
Unit <baud_gen> synthesized.

Synthesizing Unit <debug>.
    Related source file is "c:/users/mariano/desktop/pipeline-arquitectura-2013/pipeline/debug.v".
WARNING:Xst:647 - Input <tick> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <db_mode> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <direccionRAM>.
    Found 32-bit register for signal <i>.
    Found 5-bit register for signal <direccionFR>.
    Found 32-bit adder for signal <i[31]_GND_36_o_add_4_OUT> created at line 61.
    Found 32-bit comparator greater for signal <GND_36_o_i[31]_LessThan_2_o> created at line 48
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  69 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <debug> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 5
 1024x32-bit dual-port RAM                             : 1
 1024x32-bit single-port Read Only RAM                 : 1
 32x32-bit dual-port RAM                               : 3
# Adders/Subtractors                                   : 10
 32-bit adder                                          : 8
 32-bit subtractor                                     : 1
 9-bit adder                                           : 1
# Registers                                            : 48
 1-bit register                                        : 21
 2-bit register                                        : 1
 32-bit register                                       : 16
 5-bit register                                        : 7
 6-bit register                                        : 2
 8-bit register                                        : 1
# Latches                                              : 1
 1-bit latch                                           : 1
# Comparators                                          : 11
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 2
 5-bit comparator equal                                : 8
# Multiplexers                                         : 82
 1-bit 2-to-1 multiplexer                              : 26
 2-bit 2-to-1 multiplexer                              : 9
 32-bit 15-to-1 multiplexer                            : 1
 32-bit 2-to-1 multiplexer                             : 22
 32-bit 4-to-1 multiplexer                             : 2
 4-bit 2-to-1 multiplexer                              : 20
 5-bit 2-to-1 multiplexer                              : 2
# Logic shifters                                       : 4
 32-bit shifter logical left                           : 1
 32-bit shifter logical right                          : 3
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1290 - Hierarchical block <baud_gen> is unconnected in block <pipeline>.
   It will be removed from the design.
WARNING:Xst:2677 - Node <ins31_0OUT_6> of sequential type is unconnected in block <ID_EX>.
WARNING:Xst:2677 - Node <ins31_0OUT_7> of sequential type is unconnected in block <ID_EX>.
WARNING:Xst:2677 - Node <ins31_0OUT_8> of sequential type is unconnected in block <ID_EX>.
WARNING:Xst:2677 - Node <ins31_0OUT_9> of sequential type is unconnected in block <ID_EX>.
WARNING:Xst:2677 - Node <ins31_0OUT_10> of sequential type is unconnected in block <ID_EX>.
WARNING:Xst:2677 - Node <ins31_0OUT_11> of sequential type is unconnected in block <ID_EX>.
WARNING:Xst:2677 - Node <ins31_0OUT_12> of sequential type is unconnected in block <ID_EX>.
WARNING:Xst:2677 - Node <ins31_0OUT_13> of sequential type is unconnected in block <ID_EX>.
WARNING:Xst:2677 - Node <ins31_0OUT_14> of sequential type is unconnected in block <ID_EX>.
WARNING:Xst:2677 - Node <ins31_0OUT_15> of sequential type is unconnected in block <ID_EX>.
WARNING:Xst:2677 - Node <ins31_0OUT_16> of sequential type is unconnected in block <ID_EX>.
WARNING:Xst:2677 - Node <ins31_0OUT_17> of sequential type is unconnected in block <ID_EX>.
WARNING:Xst:2677 - Node <ins31_0OUT_18> of sequential type is unconnected in block <ID_EX>.
WARNING:Xst:2677 - Node <ins31_0OUT_19> of sequential type is unconnected in block <ID_EX>.
WARNING:Xst:2677 - Node <ins31_0OUT_20> of sequential type is unconnected in block <ID_EX>.
WARNING:Xst:2677 - Node <ins31_0OUT_21> of sequential type is unconnected in block <ID_EX>.
WARNING:Xst:2677 - Node <ins31_0OUT_22> of sequential type is unconnected in block <ID_EX>.
WARNING:Xst:2677 - Node <ins31_0OUT_23> of sequential type is unconnected in block <ID_EX>.
WARNING:Xst:2677 - Node <ins31_0OUT_24> of sequential type is unconnected in block <ID_EX>.
WARNING:Xst:2677 - Node <ins31_0OUT_25> of sequential type is unconnected in block <ID_EX>.
WARNING:Xst:2677 - Node <direccionRAM_10> of sequential type is unconnected in block <debug_unit>.
WARNING:Xst:2677 - Node <direccionRAM_11> of sequential type is unconnected in block <debug_unit>.
WARNING:Xst:2677 - Node <direccionRAM_12> of sequential type is unconnected in block <debug_unit>.
WARNING:Xst:2677 - Node <direccionRAM_13> of sequential type is unconnected in block <debug_unit>.
WARNING:Xst:2677 - Node <direccionRAM_14> of sequential type is unconnected in block <debug_unit>.
WARNING:Xst:2677 - Node <direccionRAM_15> of sequential type is unconnected in block <debug_unit>.
WARNING:Xst:2677 - Node <direccionRAM_16> of sequential type is unconnected in block <debug_unit>.
WARNING:Xst:2677 - Node <direccionRAM_17> of sequential type is unconnected in block <debug_unit>.
WARNING:Xst:2677 - Node <direccionRAM_18> of sequential type is unconnected in block <debug_unit>.
WARNING:Xst:2677 - Node <direccionRAM_19> of sequential type is unconnected in block <debug_unit>.
WARNING:Xst:2677 - Node <direccionRAM_20> of sequential type is unconnected in block <debug_unit>.
WARNING:Xst:2677 - Node <direccionRAM_21> of sequential type is unconnected in block <debug_unit>.
WARNING:Xst:2677 - Node <direccionRAM_22> of sequential type is unconnected in block <debug_unit>.
WARNING:Xst:2677 - Node <direccionRAM_23> of sequential type is unconnected in block <debug_unit>.
WARNING:Xst:2677 - Node <direccionRAM_24> of sequential type is unconnected in block <debug_unit>.
WARNING:Xst:2677 - Node <direccionRAM_25> of sequential type is unconnected in block <debug_unit>.
WARNING:Xst:2677 - Node <direccionRAM_26> of sequential type is unconnected in block <debug_unit>.
WARNING:Xst:2677 - Node <direccionRAM_27> of sequential type is unconnected in block <debug_unit>.
WARNING:Xst:2677 - Node <direccionRAM_28> of sequential type is unconnected in block <debug_unit>.
WARNING:Xst:2677 - Node <direccionRAM_29> of sequential type is unconnected in block <debug_unit>.
WARNING:Xst:2677 - Node <direccionRAM_30> of sequential type is unconnected in block <debug_unit>.
WARNING:Xst:2677 - Node <direccionRAM_31> of sequential type is unconnected in block <debug_unit>.
WARNING:Xst:2973 - All outputs of instance <baud_gen> of block <baud_gen> are unconnected in block <pipeline>. Underlying logic will be removed.

Synthesizing (advanced) Unit <baud_gen>.
The following registers are absorbed into counter <r_reg>: 1 register on signal <r_reg>.
Unit <baud_gen> synthesized (advanced).

Synthesizing (advanced) Unit <debug>.
The following registers are absorbed into counter <i>: 1 register on signal <i>.
Unit <debug> synthesized (advanced).

Synthesizing (advanced) Unit <pipeline>.
INFO:Xst:3226 - The RAM <ROM/Mram_rom> will be implemented as a BLOCK RAM, absorbing the following register(s): <ROM/auxData>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | fall     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <w2<9:0>>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <w3>            |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <registros/Mram_RegFile1> will be implemented as a BLOCK RAM, absorbing the following register(s): <IF_ID/instruccionOUT>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | fall     |
    |     weA            | connected to signal <c40>           | high     |
    |     addrA          | connected to signal <w42>           |          |
    |     diA            | connected to signal <w43>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <w3<20:16>>     |          |
    |     doB            | connected to signal <w7>            |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <registros/Mram_RegFile> will be implemented as a BLOCK RAM, absorbing the following register(s): <IF_ID/instruccionOUT>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | fall     |
    |     weA            | connected to signal <c40>           | high     |
    |     addrA          | connected to signal <w42>           |          |
    |     diA            | connected to signal <w43>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <w3<25:21>>     |          |
    |     doB            | connected to signal <w6>            |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <pipeline> synthesized (advanced).
WARNING:Xst:2677 - Node <debug_unit/direccionRAM_10> of sequential type is unconnected in block <pipeline>.
WARNING:Xst:2677 - Node <debug_unit/direccionRAM_11> of sequential type is unconnected in block <pipeline>.
WARNING:Xst:2677 - Node <debug_unit/direccionRAM_12> of sequential type is unconnected in block <pipeline>.
WARNING:Xst:2677 - Node <debug_unit/direccionRAM_13> of sequential type is unconnected in block <pipeline>.
WARNING:Xst:2677 - Node <debug_unit/direccionRAM_14> of sequential type is unconnected in block <pipeline>.
WARNING:Xst:2677 - Node <debug_unit/direccionRAM_15> of sequential type is unconnected in block <pipeline>.
WARNING:Xst:2677 - Node <debug_unit/direccionRAM_16> of sequential type is unconnected in block <pipeline>.
WARNING:Xst:2677 - Node <debug_unit/direccionRAM_17> of sequential type is unconnected in block <pipeline>.
WARNING:Xst:2677 - Node <debug_unit/direccionRAM_18> of sequential type is unconnected in block <pipeline>.
WARNING:Xst:2677 - Node <debug_unit/direccionRAM_19> of sequential type is unconnected in block <pipeline>.
WARNING:Xst:2677 - Node <debug_unit/direccionRAM_20> of sequential type is unconnected in block <pipeline>.
WARNING:Xst:2677 - Node <debug_unit/direccionRAM_21> of sequential type is unconnected in block <pipeline>.
WARNING:Xst:2677 - Node <debug_unit/direccionRAM_22> of sequential type is unconnected in block <pipeline>.
WARNING:Xst:2677 - Node <debug_unit/direccionRAM_23> of sequential type is unconnected in block <pipeline>.
WARNING:Xst:2677 - Node <debug_unit/direccionRAM_24> of sequential type is unconnected in block <pipeline>.
WARNING:Xst:2677 - Node <debug_unit/direccionRAM_25> of sequential type is unconnected in block <pipeline>.
WARNING:Xst:2677 - Node <debug_unit/direccionRAM_26> of sequential type is unconnected in block <pipeline>.
WARNING:Xst:2677 - Node <debug_unit/direccionRAM_27> of sequential type is unconnected in block <pipeline>.
WARNING:Xst:2677 - Node <debug_unit/direccionRAM_28> of sequential type is unconnected in block <pipeline>.
WARNING:Xst:2677 - Node <debug_unit/direccionRAM_29> of sequential type is unconnected in block <pipeline>.
WARNING:Xst:2677 - Node <debug_unit/direccionRAM_30> of sequential type is unconnected in block <pipeline>.
WARNING:Xst:2677 - Node <debug_unit/direccionRAM_31> of sequential type is unconnected in block <pipeline>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 1024x32-bit dual-port distributed RAM                 : 1
 1024x32-bit single-port block Read Only RAM           : 1
 32x32-bit dual-port block RAM                         : 2
# Adders/Subtractors                                   : 8
 32-bit adder                                          : 7
 32-bit subtractor                                     : 1
# Counters                                             : 1
 32-bit up counter                                     : 1
# Registers                                            : 456
 Flip-Flops                                            : 456
# Comparators                                          : 11
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 2
 5-bit comparator equal                                : 8
# Multiplexers                                         : 112
 1-bit 2-to-1 multiplexer                              : 57
 2-bit 2-to-1 multiplexer                              : 9
 32-bit 15-to-1 multiplexer                            : 1
 32-bit 2-to-1 multiplexer                             : 21
 32-bit 4-to-1 multiplexer                             : 2
 4-bit 2-to-1 multiplexer                              : 20
 5-bit 2-to-1 multiplexer                              : 2
# Logic shifters                                       : 4
 32-bit shifter logical left                           : 1
 32-bit shifter logical right                          : 3
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <ins31_0OUT_15> in Unit <ID_EX> is equivalent to the following FF/Latch, which will be removed : <ins15_11OUT_4> 
INFO:Xst:2261 - The FF/Latch <ins31_0OUT_20> in Unit <ID_EX> is equivalent to the following FF/Latch, which will be removed : <ins20_16OUT_4> 
INFO:Xst:2261 - The FF/Latch <ins31_0OUT_16> in Unit <ID_EX> is equivalent to the following FF/Latch, which will be removed : <ins20_16OUT_0> 
INFO:Xst:2261 - The FF/Latch <ins31_0OUT_21> in Unit <ID_EX> is equivalent to the following FF/Latch, which will be removed : <ins25_21OUT_0> 
INFO:Xst:2261 - The FF/Latch <ins31_0OUT_17> in Unit <ID_EX> is equivalent to the following FF/Latch, which will be removed : <ins20_16OUT_1> 
INFO:Xst:2261 - The FF/Latch <ins31_0OUT_22> in Unit <ID_EX> is equivalent to the following FF/Latch, which will be removed : <ins25_21OUT_1> 
INFO:Xst:2261 - The FF/Latch <ins31_0OUT_18> in Unit <ID_EX> is equivalent to the following FF/Latch, which will be removed : <ins20_16OUT_2> 
INFO:Xst:2261 - The FF/Latch <ins31_0OUT_23> in Unit <ID_EX> is equivalent to the following FF/Latch, which will be removed : <ins25_21OUT_2> 
INFO:Xst:2261 - The FF/Latch <ins31_0OUT_6> in Unit <ID_EX> is equivalent to the following FF/Latch, which will be removed : <ins10_6OUT_0> 
INFO:Xst:2261 - The FF/Latch <ins31_0OUT_24> in Unit <ID_EX> is equivalent to the following FF/Latch, which will be removed : <ins25_21OUT_3> 
INFO:Xst:2261 - The FF/Latch <ins31_0OUT_19> in Unit <ID_EX> is equivalent to the following FF/Latch, which will be removed : <ins20_16OUT_3> 
INFO:Xst:2261 - The FF/Latch <ins31_0OUT_7> in Unit <ID_EX> is equivalent to the following FF/Latch, which will be removed : <ins10_6OUT_1> 
INFO:Xst:2261 - The FF/Latch <ins31_0OUT_30> in Unit <ID_EX> is equivalent to the following FF/Latch, which will be removed : <ins31_26OUT_4> 
INFO:Xst:2261 - The FF/Latch <ins31_0OUT_25> in Unit <ID_EX> is equivalent to the following FF/Latch, which will be removed : <ins25_21OUT_4> 
INFO:Xst:2261 - The FF/Latch <ins31_0OUT_8> in Unit <ID_EX> is equivalent to the following FF/Latch, which will be removed : <ins10_6OUT_2> 
INFO:Xst:2261 - The FF/Latch <ins31_0OUT_31> in Unit <ID_EX> is equivalent to the following FF/Latch, which will be removed : <ins31_26OUT_5> 
INFO:Xst:2261 - The FF/Latch <ins31_0OUT_26> in Unit <ID_EX> is equivalent to the following FF/Latch, which will be removed : <ins31_26OUT_0> 
INFO:Xst:2261 - The FF/Latch <ins31_0OUT_9> in Unit <ID_EX> is equivalent to the following FF/Latch, which will be removed : <ins10_6OUT_3> 
INFO:Xst:2261 - The FF/Latch <ins31_0OUT_27> in Unit <ID_EX> is equivalent to the following FF/Latch, which will be removed : <ins31_26OUT_1> 
INFO:Xst:2261 - The FF/Latch <ins31_0OUT_28> in Unit <ID_EX> is equivalent to the following FF/Latch, which will be removed : <ins31_26OUT_2> 
INFO:Xst:2261 - The FF/Latch <ins31_0OUT_29> in Unit <ID_EX> is equivalent to the following FF/Latch, which will be removed : <ins31_26OUT_3> 
INFO:Xst:2261 - The FF/Latch <ins31_0OUT_10> in Unit <ID_EX> is equivalent to the following FF/Latch, which will be removed : <ins10_6OUT_4> 
INFO:Xst:2261 - The FF/Latch <ins31_0OUT_11> in Unit <ID_EX> is equivalent to the following FF/Latch, which will be removed : <ins15_11OUT_0> 
INFO:Xst:2261 - The FF/Latch <ins31_0OUT_12> in Unit <ID_EX> is equivalent to the following FF/Latch, which will be removed : <ins15_11OUT_1> 
INFO:Xst:2261 - The FF/Latch <ins31_0OUT_13> in Unit <ID_EX> is equivalent to the following FF/Latch, which will be removed : <ins15_11OUT_2> 
INFO:Xst:2261 - The FF/Latch <ins31_0OUT_14> in Unit <ID_EX> is equivalent to the following FF/Latch, which will be removed : <ins15_11OUT_3> 
WARNING:Xst:2677 - Node <debug_unit/direccionRAM_7> of sequential type is unconnected in block <pipeline>.
WARNING:Xst:2677 - Node <debug_unit/direccionRAM_8> of sequential type is unconnected in block <pipeline>.
WARNING:Xst:2677 - Node <debug_unit/direccionRAM_9> of sequential type is unconnected in block <pipeline>.
WARNING:Xst:2016 - Found a loop when searching source clock on port 'out:out'
Last warning will be issued only once.

Optimizing unit <ID_EX> ...

Optimizing unit <MEM_WB> ...

Optimizing unit <pipeline> ...

Optimizing unit <Cortocircuito> ...

Optimizing unit <ALU> ...

Optimizing unit <storeTypes> ...

Optimizing unit <loadTypes> ...

Optimizing unit <Control> ...

Optimizing unit <comparadorReg> ...
WARNING:Xst:2677 - Node <ID_EX/BranchOUT> of sequential type is unconnected in block <pipeline>.
WARNING:Xst:1710 - FF/Latch <debug_unit/i_31> (without init value) has a constant value of 0 in block <pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <debug_unit/i_30> (without init value) has a constant value of 0 in block <pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <debug_unit/i_29> (without init value) has a constant value of 0 in block <pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <debug_unit/i_28> (without init value) has a constant value of 0 in block <pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <debug_unit/i_27> (without init value) has a constant value of 0 in block <pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <debug_unit/i_26> (without init value) has a constant value of 0 in block <pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <debug_unit/i_25> (without init value) has a constant value of 0 in block <pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <debug_unit/i_24> (without init value) has a constant value of 0 in block <pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <debug_unit/i_23> (without init value) has a constant value of 0 in block <pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <debug_unit/i_22> (without init value) has a constant value of 0 in block <pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <debug_unit/i_21> (without init value) has a constant value of 0 in block <pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <debug_unit/i_20> (without init value) has a constant value of 0 in block <pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <debug_unit/i_19> (without init value) has a constant value of 0 in block <pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <debug_unit/i_18> (without init value) has a constant value of 0 in block <pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <debug_unit/i_17> (without init value) has a constant value of 0 in block <pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <debug_unit/i_16> (without init value) has a constant value of 0 in block <pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <debug_unit/i_15> (without init value) has a constant value of 0 in block <pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <debug_unit/i_14> (without init value) has a constant value of 0 in block <pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <debug_unit/i_13> (without init value) has a constant value of 0 in block <pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <debug_unit/i_12> (without init value) has a constant value of 0 in block <pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <debug_unit/i_11> (without init value) has a constant value of 0 in block <pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <debug_unit/i_10> (without init value) has a constant value of 0 in block <pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <debug_unit/i_9> (without init value) has a constant value of 0 in block <pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <debug_unit/i_8> (without init value) has a constant value of 0 in block <pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <debug_unit/i_7> (without init value) has a constant value of 0 in block <pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <debug_unit/i_6> (without init value) has a constant value of 0 in block <pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <debug_unit/direccionRAM_5> (without init value) has a constant value of 0 in block <pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <debug_unit/direccionRAM_6> (without init value) has a constant value of 0 in block <pipeline>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <ID_EX/ins31_0OUT_10> in Unit <pipeline> is equivalent to the following FF/Latch, which will be removed : <ID_EX/signExtOUT_10> 
INFO:Xst:2261 - The FF/Latch <ID_EX/ins31_0OUT_11> in Unit <pipeline> is equivalent to the following FF/Latch, which will be removed : <ID_EX/signExtOUT_11> 
INFO:Xst:2261 - The FF/Latch <ID_EX/ins31_0OUT_12> in Unit <pipeline> is equivalent to the following FF/Latch, which will be removed : <ID_EX/signExtOUT_12> 
INFO:Xst:2261 - The FF/Latch <ID_EX/ins31_0OUT_13> in Unit <pipeline> is equivalent to the following FF/Latch, which will be removed : <ID_EX/signExtOUT_13> 
INFO:Xst:2261 - The FF/Latch <ID_EX/ins31_0OUT_14> in Unit <pipeline> is equivalent to the following FF/Latch, which will be removed : <ID_EX/signExtOUT_14> 
INFO:Xst:2261 - The FF/Latch <ID_EX/ins31_0OUT_15> in Unit <pipeline> is equivalent to the following 17 FFs/Latches, which will be removed : <ID_EX/signExtOUT_31> <ID_EX/signExtOUT_30> <ID_EX/signExtOUT_29> <ID_EX/signExtOUT_28> <ID_EX/signExtOUT_27> <ID_EX/signExtOUT_26> <ID_EX/signExtOUT_25> <ID_EX/signExtOUT_24> <ID_EX/signExtOUT_23> <ID_EX/signExtOUT_22> <ID_EX/signExtOUT_21> <ID_EX/signExtOUT_20> <ID_EX/signExtOUT_19> <ID_EX/signExtOUT_18> <ID_EX/signExtOUT_17> <ID_EX/signExtOUT_16> <ID_EX/signExtOUT_15> 
INFO:Xst:2261 - The FF/Latch <ID_EX/ins31_0OUT_0> in Unit <pipeline> is equivalent to the following FF/Latch, which will be removed : <ID_EX/signExtOUT_0> 
INFO:Xst:2261 - The FF/Latch <ID_EX/ins31_0OUT_1> in Unit <pipeline> is equivalent to the following FF/Latch, which will be removed : <ID_EX/signExtOUT_1> 
INFO:Xst:2261 - The FF/Latch <ID_EX/ins31_0OUT_2> in Unit <pipeline> is equivalent to the following FF/Latch, which will be removed : <ID_EX/signExtOUT_2> 
INFO:Xst:2261 - The FF/Latch <ID_EX/ins31_0OUT_3> in Unit <pipeline> is equivalent to the following FF/Latch, which will be removed : <ID_EX/signExtOUT_3> 
INFO:Xst:2261 - The FF/Latch <ID_EX/ins31_0OUT_4> in Unit <pipeline> is equivalent to the following FF/Latch, which will be removed : <ID_EX/signExtOUT_4> 
INFO:Xst:2261 - The FF/Latch <ID_EX/ins31_0OUT_5> in Unit <pipeline> is equivalent to the following FF/Latch, which will be removed : <ID_EX/signExtOUT_5> 
INFO:Xst:2261 - The FF/Latch <ID_EX/ins31_0OUT_6> in Unit <pipeline> is equivalent to the following FF/Latch, which will be removed : <ID_EX/signExtOUT_6> 
INFO:Xst:2261 - The FF/Latch <ID_EX/ins31_0OUT_7> in Unit <pipeline> is equivalent to the following FF/Latch, which will be removed : <ID_EX/signExtOUT_7> 
INFO:Xst:2261 - The FF/Latch <ID_EX/ins31_0OUT_8> in Unit <pipeline> is equivalent to the following FF/Latch, which will be removed : <ID_EX/signExtOUT_8> 
INFO:Xst:2261 - The FF/Latch <ID_EX/ins31_0OUT_9> in Unit <pipeline> is equivalent to the following FF/Latch, which will be removed : <ID_EX/signExtOUT_9> 

Mapping all equations...
Building and optimizing final netlist ...
WARNING:Xst:1426 - The value init of the FF/Latch pc/aux hinder the constant cleaning in the block pipeline.
   You should achieve better results by setting this init to 0.
Found area constraint ratio of 100 (+ 5) on block pipeline, actual ratio is 16.
FlipFlop EX_MEM/ALU_OUT_0 has been replicated 1 time(s)
FlipFlop EX_MEM/ALU_OUT_1 has been replicated 1 time(s)
FlipFlop EX_MEM/ALU_OUT_2 has been replicated 1 time(s)
FlipFlop EX_MEM/ALU_OUT_3 has been replicated 1 time(s)
FlipFlop EX_MEM/ALU_OUT_4 has been replicated 1 time(s)
FlipFlop EX_MEM/ALU_OUT_5 has been replicated 1 time(s)
FlipFlop ID_EX/ins31_0OUT_15 has been replicated 1 time(s)
FlipFlop IF_ID/instruccionOUT_0 has been replicated 1 time(s)
FlipFlop MEM_WB/MemtoRegOUT has been replicated 2 time(s)

Final Macro Processing ...

Processing Unit <pipeline> :
	Found 2-bit shift register for signal <MEM_WB/finOUT>.
Unit <pipeline> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 406
 Flip-Flops                                            : 406
# Shift Registers                                      : 1
 2-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : pipeline.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 2298
#      GND                         : 1
#      INV                         : 5
#      LUT1                        : 36
#      LUT2                        : 63
#      LUT3                        : 167
#      LUT4                        : 193
#      LUT5                        : 476
#      LUT6                        : 884
#      MUXCY                       : 185
#      MUXF7                       : 131
#      VCC                         : 1
#      XORCY                       : 156
# FlipFlops/Latches                : 408
#      FD                          : 265
#      FD_1                        : 1
#      FDE                         : 12
#      FDE_1                       : 32
#      FDRE                        : 65
#      FDRE_1                      : 32
#      LD                          : 1
# RAMS                             : 260
#      RAM128X1D                   : 256
#      RAMB16BWER                  : 2
#      RAMB8BWER                   : 2
# Shift Registers                  : 1
#      SRLC16E                     : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 1
#      OBUF                        : 1

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             408  out of  18224     2%  
 Number of Slice LUTs:                 2849  out of   9112    31%  
    Number used as Logic:              1824  out of   9112    20%  
    Number used as Memory:             1025  out of   2176    47%  
       Number used as RAM:             1024
       Number used as SRL:                1

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   3103
   Number with an unused Flip Flop:    2695  out of   3103    86%  
   Number with an unused LUT:           254  out of   3103     8%  
   Number of fully used LUT-FF pairs:   154  out of   3103     4%  
   Number of unique control sets:         7

IO Utilization: 
 Number of IOs:                           2
 Number of bonded IOBs:                   2  out of    232     0%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                3  out of     32     9%  
    Number using Block RAM only:          3
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------------------------------------------------+--------------------------+-------+
Clock Signal                                                                     | Clock buffer(FF name)    | Load  |
---------------------------------------------------------------------------------+--------------------------+-------+
clk                                                                              | BUFGP                    | 670   |
comparador/opCode[5]_A[31]_Select_5_o2(comparador/opCode[5]_A[31]_Select_5_o21:O)| NONE(*)(comparador/salto)| 1     |
---------------------------------------------------------------------------------+--------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 21.133ns (Maximum Frequency: 47.319MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 4.846ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 21.133ns (frequency: 47.319MHz)
  Total number of paths / destination ports: 1557770 / 3060
-------------------------------------------------------------------------
Delay:               10.567ns (Levels of Logic = 9)
  Source:            IF_ID/instruccionOUT_31 (FF)
  Destination:       pc/dirSalida_12 (FF)
  Source Clock:      clk rising
  Destination Clock: clk falling

  Data Path: IF_ID/instruccionOUT_31 to pc/dirSalida_12
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            12   0.447   1.253  IF_ID/instruccionOUT_31 (IF_ID/instruccionOUT_31)
     LUT5:I0->O            4   0.203   1.028  control/Mmux_ALUSrc141 (control/Mmux_ALUSrc14)
     LUT6:I1->O            2   0.203   0.845  control/Mmux_RegWrite1 (c7)
     LUT3:I0->O            1   0.205   0.580  HDU/GND_14_o_GND_14_o_OR_197_o1 (HDU/GND_14_o_GND_14_o_OR_197_o)
     LUT5:I4->O          116   0.205   1.920  HDU/Mmux_pcEnable19 (c30)
     LUT4:I3->O           12   0.205   0.909  control/Mmux_fin111 (control/Mmux_fin11)
     LUT6:I5->O           12   0.205   0.909  control/Mmux_jump1_1 (control/Mmux_jump1)
     LUT6:I5->O            1   0.205   0.000  alu/Mmux_ALUOut413_SW0_SW0_F (N1005)
     MUXF7:I0->O           1   0.131   0.808  alu/Mmux_ALUOut413_SW0_SW0 (N734)
     LUT6:I3->O            1   0.205   0.000  jump/Mmux_resultado4 (w32<12>)
     FDRE_1:D                  0.102          pc/dirSalida_12
    ----------------------------------------
    Total                     10.567ns (2.316ns logic, 8.251ns route)
                                       (21.9% logic, 78.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              4.846ns (Levels of Logic = 2)
  Source:            MEM_WB/dataOUT_0 (FF)
  Destination:       salida (PAD)
  Source Clock:      clk rising

  Data Path: MEM_WB/dataOUT_0 to salida
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.447   0.879  MEM_WB/dataOUT_0 (MEM_WB/dataOUT_0)
     LUT3:I0->O            6   0.205   0.744  datosMux/Mmux_resultado321 (salida_OBUF)
     OBUF:I->O                 2.571          salida_OBUF (salida)
    ----------------------------------------
    Total                      4.846ns (3.223ns logic, 1.623ns route)
                                       (66.5% logic, 33.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
--------------------------------------+---------+---------+---------+---------+
                                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------+---------+---------+---------+---------+
clk                                   |   11.563|    3.846|   10.567|         |
comparador/opCode[5]_A[31]_Select_5_o2|         |    4.528|    4.765|         |
--------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock comparador/opCode[5]_A[31]_Select_5_o2
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   14.740|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 73.00 secs
Total CPU time to Xst completion: 72.83 secs
 
--> 

Total memory usage is 292276 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  124 (   0 filtered)
Number of infos    :   50 (   0 filtered)

